{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1711328628680 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711328628681 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 24 22:03:48 2024 " "Processing started: Sun Mar 24 22:03:48 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1711328628681 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711328628681 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPGAEx1-rev2 -c test1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPGAEx1-rev2 -c test1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711328628682 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1711328628861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Eq01-ULA.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Eq01-ULA.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-ULA_arch " "Found design unit 1: ULA-ULA_arch" {  } { { "Eq01-ULA.vhd" "" { Text "/home/lilpc/Documents/Git/ELF61 - Arq Comp/Lab 2.1/Eq01-ULA.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711328637316 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "Eq01-ULA.vhd" "" { Text "/home/lilpc/Documents/Git/ELF61 - Arq Comp/Lab 2.1/Eq01-ULA.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711328637316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711328637316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file toplevel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 toplevel-arch " "Found design unit 1: toplevel-arch" {  } { { "toplevel.vhd" "" { Text "/home/lilpc/Documents/Git/ELF61 - Arq Comp/Lab 2.1/toplevel.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711328637316 ""} { "Info" "ISGN_ENTITY_NAME" "1 toplevel " "Found entity 1: toplevel" {  } { { "toplevel.vhd" "" { Text "/home/lilpc/Documents/Git/ELF61 - Arq Comp/Lab 2.1/toplevel.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711328637316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711328637316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displays.vhd 2 1 " "Found 2 design units, including 1 entities, in source file displays.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 displays-arch " "Found design unit 1: displays-arch" {  } { { "displays.vhd" "" { Text "/home/lilpc/Documents/Git/ELF61 - Arq Comp/Lab 2.1/displays.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711328637317 ""} { "Info" "ISGN_ENTITY_NAME" "1 displays " "Found entity 1: displays" {  } { { "displays.vhd" "" { Text "/home/lilpc/Documents/Git/ELF61 - Arq Comp/Lab 2.1/displays.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711328637317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711328637317 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "toplevel " "Elaborating entity \"toplevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1711328637354 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LED_HW\[9..2\] toplevel.vhd(35) " "Using initial value X (don't care) for net \"LED_HW\[9..2\]\" at toplevel.vhd(35)" {  } { { "toplevel.vhd" "" { Text "/home/lilpc/Documents/Git/ELF61 - Arq Comp/Lab 2.1/toplevel.vhd" 35 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711328637354 "|toplevel"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displays displays:display " "Elaborating entity \"displays\" for hierarchy \"displays:display\"" {  } { { "toplevel.vhd" "display" { Text "/home/lilpc/Documents/Git/ELF61 - Arq Comp/Lab 2.1/toplevel.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711328637355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA ULA:ula_go " "Elaborating entity \"ULA\" for hierarchy \"ULA:ula_go\"" {  } { { "toplevel.vhd" "ula_go" { Text "/home/lilpc/Documents/Git/ELF61 - Arq Comp/Lab 2.1/toplevel.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711328637357 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ULA:ula_go\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ULA:ula_go\|Div0\"" {  } { { "Eq01-ULA.vhd" "Div0" { Text "/home/lilpc/Documents/Git/ELF61 - Arq Comp/Lab 2.1/Eq01-ULA.vhd" 36 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1711328637613 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ULA:ula_go\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ULA:ula_go\|Mult0\"" {  } { { "Eq01-ULA.vhd" "Mult0" { Text "/home/lilpc/Documents/Git/ELF61 - Arq Comp/Lab 2.1/Eq01-ULA.vhd" 37 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1711328637613 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1711328637613 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ULA:ula_go\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"ULA:ula_go\|lpm_divide:Div0\"" {  } { { "Eq01-ULA.vhd" "" { Text "/home/lilpc/Documents/Git/ELF61 - Arq Comp/Lab 2.1/Eq01-ULA.vhd" 36 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711328637647 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ULA:ula_go\|lpm_divide:Div0 " "Instantiated megafunction \"ULA:ula_go\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711328637647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 16 " "Parameter \"LPM_WIDTHD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711328637647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711328637647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711328637647 ""}  } { { "Eq01-ULA.vhd" "" { Text "/home/lilpc/Documents/Git/ELF61 - Arq Comp/Lab 2.1/Eq01-ULA.vhd" 36 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1711328637647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_bvl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_bvl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_bvl " "Found entity 1: lpm_divide_bvl" {  } { { "db/lpm_divide_bvl.tdf" "" { Text "/home/lilpc/Documents/Git/ELF61 - Arq Comp/Lab 2.1/db/lpm_divide_bvl.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711328637678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711328637678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_dnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_dnh " "Found entity 1: sign_div_unsign_dnh" {  } { { "db/sign_div_unsign_dnh.tdf" "" { Text "/home/lilpc/Documents/Git/ELF61 - Arq Comp/Lab 2.1/db/sign_div_unsign_dnh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711328637680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711328637680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_4le.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_4le.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_4le " "Found entity 1: alt_u_div_4le" {  } { { "db/alt_u_div_4le.tdf" "" { Text "/home/lilpc/Documents/Git/ELF61 - Arq Comp/Lab 2.1/db/alt_u_div_4le.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711328637695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711328637695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "/home/lilpc/Documents/Git/ELF61 - Arq Comp/Lab 2.1/db/add_sub_t3c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711328637729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711328637729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "/home/lilpc/Documents/Git/ELF61 - Arq Comp/Lab 2.1/db/add_sub_u3c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711328637759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711328637759 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ULA:ula_go\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ULA:ula_go\|lpm_mult:Mult0\"" {  } { { "Eq01-ULA.vhd" "" { Text "/home/lilpc/Documents/Git/ELF61 - Arq Comp/Lab 2.1/Eq01-ULA.vhd" 37 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711328637769 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ULA:ula_go\|lpm_mult:Mult0 " "Instantiated megafunction \"ULA:ula_go\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711328637769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 4 " "Parameter \"LPM_WIDTHB\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711328637769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 8 " "Parameter \"LPM_WIDTHP\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711328637769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 8 " "Parameter \"LPM_WIDTHR\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711328637769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711328637769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711328637769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711328637769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711328637769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711328637769 ""}  } { { "Eq01-ULA.vhd" "" { Text "/home/lilpc/Documents/Git/ELF61 - Arq Comp/Lab 2.1/Eq01-ULA.vhd" 37 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1711328637769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_9js.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_9js.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_9js " "Found entity 1: mult_9js" {  } { { "db/mult_9js.tdf" "" { Text "/home/lilpc/Documents/Git/ELF61 - Arq Comp/Lab 2.1/db/mult_9js.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711328637800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711328637800 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ULA:ula_go\|lpm_mult:Mult0\|mult_9js:auto_generated\|le5a\[4\] " "Synthesized away node \"ULA:ula_go\|lpm_mult:Mult0\|mult_9js:auto_generated\|le5a\[4\]\"" {  } { { "db/mult_9js.tdf" "" { Text "/home/lilpc/Documents/Git/ELF61 - Arq Comp/Lab 2.1/db/mult_9js.tdf" 42 6 0 } } { "lpm_mult.tdf" "" { Text "/home/lilpc/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Eq01-ULA.vhd" "" { Text "/home/lilpc/Documents/Git/ELF61 - Arq Comp/Lab 2.1/Eq01-ULA.vhd" 37 -1 0 } } { "toplevel.vhd" "" { Text "/home/lilpc/Documents/Git/ELF61 - Arq Comp/Lab 2.1/toplevel.vhd" 91 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711328637846 "|toplevel|ULA:ula_go|lpm_mult:Mult0|mult_9js:auto_generated|le5a[4]"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1711328637846 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1711328637846 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "48 " "Ignored 48 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "4 " "Ignored 4 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1711328638028 ""} { "Info" "IMLS_MLS_IGNORED_SOFT" "44 " "Ignored 44 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1711328638028 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1711328638028 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED_HW\[2\] GND " "Pin \"LED_HW\[2\]\" is stuck at GND" {  } { { "toplevel.vhd" "" { Text "/home/lilpc/Documents/Git/ELF61 - Arq Comp/Lab 2.1/toplevel.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711328639506 "|toplevel|LED_HW[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_HW\[3\] GND " "Pin \"LED_HW\[3\]\" is stuck at GND" {  } { { "toplevel.vhd" "" { Text "/home/lilpc/Documents/Git/ELF61 - Arq Comp/Lab 2.1/toplevel.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711328639506 "|toplevel|LED_HW[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_HW\[4\] GND " "Pin \"LED_HW\[4\]\" is stuck at GND" {  } { { "toplevel.vhd" "" { Text "/home/lilpc/Documents/Git/ELF61 - Arq Comp/Lab 2.1/toplevel.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711328639506 "|toplevel|LED_HW[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_HW\[5\] GND " "Pin \"LED_HW\[5\]\" is stuck at GND" {  } { { "toplevel.vhd" "" { Text "/home/lilpc/Documents/Git/ELF61 - Arq Comp/Lab 2.1/toplevel.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711328639506 "|toplevel|LED_HW[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_HW\[6\] GND " "Pin \"LED_HW\[6\]\" is stuck at GND" {  } { { "toplevel.vhd" "" { Text "/home/lilpc/Documents/Git/ELF61 - Arq Comp/Lab 2.1/toplevel.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711328639506 "|toplevel|LED_HW[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_HW\[7\] GND " "Pin \"LED_HW\[7\]\" is stuck at GND" {  } { { "toplevel.vhd" "" { Text "/home/lilpc/Documents/Git/ELF61 - Arq Comp/Lab 2.1/toplevel.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711328639506 "|toplevel|LED_HW[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_HW\[8\] GND " "Pin \"LED_HW\[8\]\" is stuck at GND" {  } { { "toplevel.vhd" "" { Text "/home/lilpc/Documents/Git/ELF61 - Arq Comp/Lab 2.1/toplevel.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711328639506 "|toplevel|LED_HW[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_HW\[9\] GND " "Pin \"LED_HW\[9\]\" is stuck at GND" {  } { { "toplevel.vhd" "" { Text "/home/lilpc/Documents/Git/ELF61 - Arq Comp/Lab 2.1/toplevel.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711328639506 "|toplevel|LED_HW[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1_HW\[1\] GND " "Pin \"HEX1_HW\[1\]\" is stuck at GND" {  } { { "toplevel.vhd" "" { Text "/home/lilpc/Documents/Git/ELF61 - Arq Comp/Lab 2.1/toplevel.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711328639506 "|toplevel|HEX1_HW[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1_HW\[2\] GND " "Pin \"HEX1_HW\[2\]\" is stuck at GND" {  } { { "toplevel.vhd" "" { Text "/home/lilpc/Documents/Git/ELF61 - Arq Comp/Lab 2.1/toplevel.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711328639506 "|toplevel|HEX1_HW[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1_HW\[6\] VCC " "Pin \"HEX1_HW\[6\]\" is stuck at VCC" {  } { { "toplevel.vhd" "" { Text "/home/lilpc/Documents/Git/ELF61 - Arq Comp/Lab 2.1/toplevel.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711328639506 "|toplevel|HEX1_HW[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3_HW\[1\] GND " "Pin \"HEX3_HW\[1\]\" is stuck at GND" {  } { { "toplevel.vhd" "" { Text "/home/lilpc/Documents/Git/ELF61 - Arq Comp/Lab 2.1/toplevel.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711328639506 "|toplevel|HEX3_HW[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3_HW\[2\] GND " "Pin \"HEX3_HW\[2\]\" is stuck at GND" {  } { { "toplevel.vhd" "" { Text "/home/lilpc/Documents/Git/ELF61 - Arq Comp/Lab 2.1/toplevel.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711328639506 "|toplevel|HEX3_HW[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3_HW\[6\] VCC " "Pin \"HEX3_HW\[6\]\" is stuck at VCC" {  } { { "toplevel.vhd" "" { Text "/home/lilpc/Documents/Git/ELF61 - Arq Comp/Lab 2.1/toplevel.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711328639506 "|toplevel|HEX3_HW[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1711328639506 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1711328639567 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1711328640194 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711328640194 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLK_H_HW " "No output dependent on input pin \"CLK_H_HW\"" {  } { { "toplevel.vhd" "" { Text "/home/lilpc/Documents/Git/ELF61 - Arq Comp/Lab 2.1/toplevel.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1711328640240 "|toplevel|CLK_H_HW"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RST_HW " "No output dependent on input pin \"RST_HW\"" {  } { { "toplevel.vhd" "" { Text "/home/lilpc/Documents/Git/ELF61 - Arq Comp/Lab 2.1/toplevel.vhd" 31 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1711328640240 "|toplevel|RST_HW"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY1_HW " "No output dependent on input pin \"KEY1_HW\"" {  } { { "toplevel.vhd" "" { Text "/home/lilpc/Documents/Git/ELF61 - Arq Comp/Lab 2.1/toplevel.vhd" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1711328640240 "|toplevel|KEY1_HW"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1711328640240 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "533 " "Implemented 533 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1711328640240 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1711328640240 ""} { "Info" "ICUT_CUT_TM_LCELLS" "468 " "Implemented 468 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1711328640240 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1711328640240 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 23 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1207 " "Peak virtual memory: 1207 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1711328640246 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 24 22:04:00 2024 " "Processing ended: Sun Mar 24 22:04:00 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1711328640246 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1711328640246 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1711328640246 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1711328640246 ""}
