$date
	Wed Sep 18 14:58:57 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test_ct1q1 $end
$var wire 1 ! FSop $end
$var wire 1 " FPos $end
$var reg 1 # x $end
$var reg 1 $ y $end
$var reg 1 % z $end
$scope module P $end
$var wire 1 " FP $end
$var wire 1 # x $end
$var wire 1 $ y $end
$var wire 1 % z $end
$upscope $end
$scope module S $end
$var wire 1 ! FS $end
$var wire 1 # x $end
$var wire 1 $ y $end
$var wire 1 % z $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
0$
0#
0"
0!
$end
#10
1"
1!
1%
#20
1!
0%
1$
#30
1%
#40
0!
0"
0%
0$
1#
#50
1%
#60
1!
1"
0%
1$
#70
1%
#110
