Fitter report for famimachime_top
Mon Oct 20 21:19:10 2014
Quartus II 64-Bit Version 14.0.2 Build 209 09/17/2014 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Ignored Assignments
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. Dual Purpose and Dedicated Pins
 16. I/O Bank Usage
 17. All Package Pins
 18. Fitter Resource Utilization by Entity
 19. Delay Chain Summary
 20. Pad To Core Delay Chain Fanout
 21. Control Signals
 22. Global & Other Fast Signals
 23. Non-Global High Fan-Out Signals
 24. Routing Usage Summary
 25. LAB Logic Elements
 26. LAB-wide Signals
 27. LAB Signals Sourced
 28. LAB Signals Sourced Out
 29. LAB Distinct Inputs
 30. I/O Rules Summary
 31. I/O Rules Details
 32. I/O Rules Matrix
 33. Fitter Device Options
 34. Operating Settings and Conditions
 35. Fitter Messages
 36. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------------+
; Fitter Summary                                                                  ;
+------------------------------------+--------------------------------------------+
; Fitter Status                      ; Successful - Mon Oct 20 21:19:10 2014      ;
; Quartus II 64-Bit Version          ; 14.0.2 Build 209 09/17/2014 SJ Web Edition ;
; Revision Name                      ; famimachime_top                            ;
; Top-level Entity Name              ; famimachime_top                            ;
; Family                             ; MAX 10 FPGA                                ;
; Device                             ; 10M08SAE144C8GES                           ;
; Timing Models                      ; Advance                                    ;
; Total logic elements               ; 255 / 8,064 ( 3 % )                        ;
;     Total combinational functions  ; 245 / 8,064 ( 3 % )                        ;
;     Dedicated logic registers      ; 125 / 8,064 ( 2 % )                        ;
; Total registers                    ; 125                                        ;
; Total pins                         ; 9 / 101 ( 9 % )                            ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 0 / 387,072 ( 0 % )                        ;
; Embedded Multiplier 9-bit elements ; 0 / 48 ( 0 % )                             ;
; Total PLLs                         ; 0 / 1 ( 0 % )                              ;
; UFM blocks                         ; 0 / 1 ( 0 % )                              ;
+------------------------------------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; 10M08SAE144C8GES                      ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Fit Attempts to Skip                                                       ; 0                                     ; 0.0                                   ;
; Device I/O Standard                                                        ; 3.3-V LVTTL                           ;                                       ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                            ; On                                    ; On                                    ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; PowerPlay Power Optimization                                               ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate full fit report during ECO compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; PCI I/O                                                                    ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Off                                   ; Off                                   ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.75        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;  25.0%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------+
; I/O Assignment Warnings                    ;
+-------------------+------------------------+
; Pin Name          ; Reason                 ;
+-------------------+------------------------+
; test_score_led[0] ; Missing drive strength ;
; test_score_led[1] ; Missing drive strength ;
; test_score_led[2] ; Missing drive strength ;
; test_score_led[3] ; Missing drive strength ;
; tempo_led         ; Missing drive strength ;
; aud_out           ; Missing drive strength ;
+-------------------+------------------------+


+----------------------------------------------------------------------------------------+
; Ignored Assignments                                                                    ;
+----------+----------------+--------------+------------+---------------+----------------+
; Name     ; Ignored Entity ; Ignored From ; Ignored To ; Ignored Value ; Ignored Source ;
+----------+----------------+--------------+------------+---------------+----------------+
; Location ;                ;              ; DIPSW[0]   ; PIN_120       ; QSF Assignment ;
; Location ;                ;              ; DIPSW[1]   ; PIN_124       ; QSF Assignment ;
; Location ;                ;              ; DIPSW[2]   ; PIN_127       ; QSF Assignment ;
; Location ;                ;              ; DIPSW[3]   ; PIN_130       ; QSF Assignment ;
; Location ;                ;              ; DIPSW[4]   ; PIN_131       ; QSF Assignment ;
; Location ;                ;              ; D[0]       ; PIN_74        ; QSF Assignment ;
; Location ;                ;              ; D[10]      ; PIN_65        ; QSF Assignment ;
; Location ;                ;              ; D[11]      ; PIN_66        ; QSF Assignment ;
; Location ;                ;              ; D[12]      ; PIN_69        ; QSF Assignment ;
; Location ;                ;              ; D[14]      ; PIN_29        ; QSF Assignment ;
; Location ;                ;              ; D[15]      ; PIN_28        ; QSF Assignment ;
; Location ;                ;              ; D[1]       ; PIN_75        ; QSF Assignment ;
; Location ;                ;              ; D[2]       ; PIN_76        ; QSF Assignment ;
; Location ;                ;              ; D[3]       ; PIN_77        ; QSF Assignment ;
; Location ;                ;              ; D[4]       ; PIN_79        ; QSF Assignment ;
; Location ;                ;              ; D[5]       ; PIN_81        ; QSF Assignment ;
; Location ;                ;              ; D[6]       ; PIN_84        ; QSF Assignment ;
; Location ;                ;              ; D[7]       ; PIN_86        ; QSF Assignment ;
; Location ;                ;              ; D[9]       ; PIN_64        ; QSF Assignment ;
; Location ;                ;              ; SDR_A[0]   ; PIN_89        ; QSF Assignment ;
; Location ;                ;              ; SDR_A[10]  ; PIN_96        ; QSF Assignment ;
; Location ;                ;              ; SDR_A[11]  ; PIN_55        ; QSF Assignment ;
; Location ;                ;              ; SDR_A[12]  ; PIN_50        ; QSF Assignment ;
; Location ;                ;              ; SDR_A[1]   ; PIN_91        ; QSF Assignment ;
; Location ;                ;              ; SDR_A[2]   ; PIN_88        ; QSF Assignment ;
; Location ;                ;              ; SDR_A[3]   ; PIN_90        ; QSF Assignment ;
; Location ;                ;              ; SDR_A[4]   ; PIN_60        ; QSF Assignment ;
; Location ;                ;              ; SDR_A[5]   ; PIN_58        ; QSF Assignment ;
; Location ;                ;              ; SDR_A[6]   ; PIN_59        ; QSF Assignment ;
; Location ;                ;              ; SDR_A[7]   ; PIN_57        ; QSF Assignment ;
; Location ;                ;              ; SDR_A[8]   ; PIN_56        ; QSF Assignment ;
; Location ;                ;              ; SDR_A[9]   ; PIN_52        ; QSF Assignment ;
; Location ;                ;              ; SDR_BA[0]  ; PIN_98        ; QSF Assignment ;
; Location ;                ;              ; SDR_BA[1]  ; PIN_92        ; QSF Assignment ;
; Location ;                ;              ; SDR_CAS_N  ; PIN_99        ; QSF Assignment ;
; Location ;                ;              ; SDR_CKE    ; PIN_30        ; QSF Assignment ;
; Location ;                ;              ; SDR_CLK    ; PIN_33        ; QSF Assignment ;
; Location ;                ;              ; SDR_CS_N   ; PIN_93        ; QSF Assignment ;
; Location ;                ;              ; SDR_DQM[0] ; PIN_101       ; QSF Assignment ;
; Location ;                ;              ; SDR_DQM[1] ; PIN_47        ; QSF Assignment ;
; Location ;                ;              ; SDR_DQ[0]  ; PIN_114       ; QSF Assignment ;
; Location ;                ;              ; SDR_DQ[10] ; PIN_46        ; QSF Assignment ;
; Location ;                ;              ; SDR_DQ[11] ; PIN_43        ; QSF Assignment ;
; Location ;                ;              ; SDR_DQ[12] ; PIN_39        ; QSF Assignment ;
; Location ;                ;              ; SDR_DQ[13] ; PIN_38        ; QSF Assignment ;
; Location ;                ;              ; SDR_DQ[14] ; PIN_41        ; QSF Assignment ;
; Location ;                ;              ; SDR_DQ[15] ; PIN_32        ; QSF Assignment ;
; Location ;                ;              ; SDR_DQ[1]  ; PIN_113       ; QSF Assignment ;
; Location ;                ;              ; SDR_DQ[2]  ; PIN_111       ; QSF Assignment ;
; Location ;                ;              ; SDR_DQ[3]  ; PIN_110       ; QSF Assignment ;
; Location ;                ;              ; SDR_DQ[4]  ; PIN_119       ; QSF Assignment ;
; Location ;                ;              ; SDR_DQ[5]  ; PIN_118       ; QSF Assignment ;
; Location ;                ;              ; SDR_DQ[6]  ; PIN_106       ; QSF Assignment ;
; Location ;                ;              ; SDR_DQ[7]  ; PIN_105       ; QSF Assignment ;
; Location ;                ;              ; SDR_DQ[8]  ; PIN_45        ; QSF Assignment ;
; Location ;                ;              ; SDR_DQ[9]  ; PIN_44        ; QSF Assignment ;
; Location ;                ;              ; SDR_RAS_N  ; PIN_100       ; QSF Assignment ;
; Location ;                ;              ; SDR_WE_N   ; PIN_102       ; QSF Assignment ;
; Location ;                ;              ; SD_CLK     ; PIN_112       ; QSF Assignment ;
; Location ;                ;              ; SD_CMD     ; PIN_80        ; QSF Assignment ;
; Location ;                ;              ; SD_DAT0    ; PIN_97        ; QSF Assignment ;
; Location ;                ;              ; SD_DAT3    ; PIN_123       ; QSF Assignment ;
+----------+----------------+--------------+------------+---------------+----------------+


+--------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                     ;
+---------------------+--------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]      ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+--------------------+----------------------------+--------------------------+
; Placement (by node) ;                    ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 405 ) ; 0.00 % ( 0 / 405 )         ; 0.00 % ( 0 / 405 )       ;
;     -- Achieved     ; 0.00 % ( 0 / 405 ) ; 0.00 % ( 0 / 405 )         ; 0.00 % ( 0 / 405 )       ;
;                     ;                    ;                            ;                          ;
; Routing (by net)    ;                    ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )   ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )   ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+--------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 389 )    ; N/A                     ; Source File       ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 16 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/PROJECT/EVK_MAX10/max10_chime/output_files/famimachime_top.pin.


+-------------------------------------------------------------------+
; Fitter Resource Usage Summary                                     ;
+---------------------------------------------+---------------------+
; Resource                                    ; Usage               ;
+---------------------------------------------+---------------------+
; Total logic elements                        ; 255 / 8,064 ( 3 % ) ;
;     -- Combinational with no register       ; 130                 ;
;     -- Register only                        ; 10                  ;
;     -- Combinational with a register        ; 115                 ;
;                                             ;                     ;
; Logic element usage by number of LUT inputs ;                     ;
;     -- 4 input functions                    ; 59                  ;
;     -- 3 input functions                    ; 61                  ;
;     -- <=2 input functions                  ; 125                 ;
;     -- Register only                        ; 10                  ;
;                                             ;                     ;
; Logic elements by mode                      ;                     ;
;     -- normal mode                          ; 115                 ;
;     -- arithmetic mode                      ; 130                 ;
;                                             ;                     ;
; Total registers*                            ; 125 / 8,542 ( 1 % ) ;
;     -- Dedicated logic registers            ; 125 / 8,064 ( 2 % ) ;
;     -- I/O registers                        ; 0 / 478 ( 0 % )     ;
;                                             ;                     ;
; Total LABs:  partially or completely used   ; 20 / 504 ( 4 % )    ;
; Virtual pins                                ; 0                   ;
; I/O pins                                    ; 9 / 101 ( 9 % )     ;
;     -- Clock pins                           ; 1 / 4 ( 25 % )      ;
;     -- Dedicated input pins                 ; 1 / 1 ( 100 % )     ;
;                                             ;                     ;
; Global signals                              ; 1                   ;
; M9Ks                                        ; 0 / 42 ( 0 % )      ;
; UFM blocks                                  ; 0 / 1 ( 0 % )       ;
; Total block memory bits                     ; 0 / 387,072 ( 0 % ) ;
; Total block memory implementation bits      ; 0 / 387,072 ( 0 % ) ;
; Embedded Multiplier 9-bit elements          ; 0 / 48 ( 0 % )      ;
; PLLs                                        ; 0 / 1 ( 0 % )       ;
; Global clocks                               ; 1 / 10 ( 10 % )     ;
; JTAGs                                       ; 0 / 1 ( 0 % )       ;
; CRC blocks                                  ; 0 / 1 ( 0 % )       ;
; Remote update blocks                        ; 0 / 1 ( 0 % )       ;
; Average interconnect usage (total/H/V)      ; 0.7% / 0.4% / 1.0%  ;
; Peak interconnect usage (total/H/V)         ; 1.3% / 1.0% / 2.2%  ;
; Maximum fan-out                             ; 125                 ;
; Highest non-global fan-out                  ; 119                 ;
; Total fan-out                               ; 1221                ;
; Average fan-out                             ; 2.94                ;
+---------------------------------------------+---------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+---------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                       ;
+---------------------------------------------+--------------------+--------------------------------+
; Statistic                                   ; Top                ; hard_block:auto_generated_inst ;
+---------------------------------------------+--------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                ; Low                            ;
;                                             ;                    ;                                ;
; Total logic elements                        ; 255 / 8064 ( 3 % ) ; 0 / 8064 ( 0 % )               ;
;     -- Combinational with no register       ; 130                ; 0                              ;
;     -- Register only                        ; 10                 ; 0                              ;
;     -- Combinational with a register        ; 115                ; 0                              ;
;                                             ;                    ;                                ;
; Logic element usage by number of LUT inputs ;                    ;                                ;
;     -- 4 input functions                    ; 59                 ; 0                              ;
;     -- 3 input functions                    ; 61                 ; 0                              ;
;     -- <=2 input functions                  ; 125                ; 0                              ;
;     -- Register only                        ; 10                 ; 0                              ;
;                                             ;                    ;                                ;
; Logic elements by mode                      ;                    ;                                ;
;     -- normal mode                          ; 115                ; 0                              ;
;     -- arithmetic mode                      ; 130                ; 0                              ;
;                                             ;                    ;                                ;
; Total registers                             ; 125                ; 0                              ;
;     -- Dedicated logic registers            ; 125 / 8064 ( 2 % ) ; 0 / 8064 ( 0 % )               ;
;     -- I/O registers                        ; 0                  ; 0                              ;
;                                             ;                    ;                                ;
; Total LABs:  partially or completely used   ; 20 / 504 ( 4 % )   ; 0 / 504 ( 0 % )                ;
;                                             ;                    ;                                ;
; Virtual pins                                ; 0                  ; 0                              ;
; I/O pins                                    ; 9                  ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 48 ( 0 % )     ; 0 / 48 ( 0 % )                 ;
; Total memory bits                           ; 0                  ; 0                              ;
; Total RAM block bits                        ; 0                  ; 0                              ;
; Clock control block                         ; 1 / 12 ( 8 % )     ; 0 / 12 ( 0 % )                 ;
;                                             ;                    ;                                ;
; Connections                                 ;                    ;                                ;
;     -- Input Connections                    ; 0                  ; 0                              ;
;     -- Registered Input Connections         ; 0                  ; 0                              ;
;     -- Output Connections                   ; 0                  ; 0                              ;
;     -- Registered Output Connections        ; 0                  ; 0                              ;
;                                             ;                    ;                                ;
; Internal Connections                        ;                    ;                                ;
;     -- Total Connections                    ; 1213               ; 8                              ;
;     -- Registered Connections               ; 495                ; 0                              ;
;                                             ;                    ;                                ;
; External Connections                        ;                    ;                                ;
;     -- Top                                  ; 0                  ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 0                  ; 0                              ;
;                                             ;                    ;                                ;
; Partition Interface                         ;                    ;                                ;
;     -- Input Ports                          ; 3                  ; 0                              ;
;     -- Output Ports                         ; 6                  ; 0                              ;
;     -- Bidir Ports                          ; 0                  ; 0                              ;
;                                             ;                    ;                                ;
; Registered Ports                            ;                    ;                                ;
;     -- Registered Input Ports               ; 0                  ; 0                              ;
;     -- Registered Output Ports              ; 0                  ; 0                              ;
;                                             ;                    ;                                ;
; Port Connectivity                           ;                    ;                                ;
;     -- Input Ports driven by GND            ; 0                  ; 0                              ;
;     -- Output Ports driven by GND           ; 0                  ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                  ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                  ; 0                              ;
;     -- Input Ports with no Source           ; 0                  ; 0                              ;
;     -- Output Ports with no Source          ; 0                  ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                  ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                  ; 0                              ;
+---------------------------------------------+--------------------+--------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                             ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+-----------------------+---------------------------+----------------------+
; Name     ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard          ; Termination Control Block ; Location assigned by ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+-----------------------+---------------------------+----------------------+
; CLOCK_50 ; 27    ; 2        ; 0            ; 7            ; 21           ; 125                   ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL           ; --                        ; User                 ;
; RESET_N  ; 121   ; 8        ; 15           ; 25           ; 21           ; 119                   ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3 V Schmitt Trigger ; --                        ; User                 ;
; start_n  ; 70    ; 4        ; 29           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; On           ; 3.3 V Schmitt Trigger ; --                        ; User                 ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+-----------------------+---------------------------+----------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name              ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; aud_out           ; 62    ; 4        ; 22           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; tempo_led         ; 132   ; 8        ; 6            ; 10           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; test_score_led[0] ; 134   ; 8        ; 6            ; 10           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; test_score_led[1] ; 135   ; 8        ; 3            ; 10           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; test_score_led[2] ; 140   ; 8        ; 1            ; 10           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; test_score_led[3] ; 141   ; 8        ; 1            ; 10           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                                        ;
+----------+----------------------------------------------------+--------------------------------+--------------------+------------------+
; Location ; Pin Name                                           ; Reserved As                    ; User Signal Name   ; Pin Type         ;
+----------+----------------------------------------------------+--------------------------------+--------------------+------------------+
; 16       ; DIFFIO_RX_L11n, DIFFOUT_L11n, TMS, Low_Speed       ; Reserved as secondary function ; ~ALTERA_TMS~       ; Dual Purpose Pin ;
; 18       ; DIFFIO_RX_L11p, DIFFOUT_L11p, TCK, Low_Speed       ; Reserved as secondary function ; ~ALTERA_TCK~       ; Dual Purpose Pin ;
; 19       ; DIFFIO_RX_L12n, DIFFOUT_L12n, TDI, Low_Speed       ; Reserved as secondary function ; ~ALTERA_TDI~       ; Dual Purpose Pin ;
; 20       ; DIFFIO_RX_L12p, DIFFOUT_L12p, TDO, Low_Speed       ; Reserved as secondary function ; ~ALTERA_TDO~       ; Dual Purpose Pin ;
; 121      ; DIFFIO_RX_T16n, DIFFOUT_T16n, DEV_CLRn, Low_Speed  ; Use as regular IO              ; RESET_N            ; Dual Purpose Pin ;
; 126      ; BOOT_SEL, Low_Speed                                ; Reserved as secondary function ; ~ALTERA_BOOT_SEL~  ; Dual Purpose Pin ;
; 129      ; nCONFIG, Low_Speed                                 ; Reserved as secondary function ; ~ALTERA_nCONFIG~   ; Dual Purpose Pin ;
; 132      ; DIFFIO_RX_T22p, DIFFOUT_T22p, Low_Speed            ; Use as regular IO              ; tempo_led          ; Dual Purpose Pin ;
; 134      ; DIFFIO_RX_T22n, DIFFOUT_T22n, CRC_ERROR, Low_Speed ; Use as regular IO              ; test_score_led[0]  ; Dual Purpose Pin ;
; 136      ; DIFFIO_RX_T24p, DIFFOUT_T24p, nSTATUS, Low_Speed   ; Reserved as secondary function ; ~ALTERA_nSTATUS~   ; Dual Purpose Pin ;
; 138      ; DIFFIO_RX_T24n, DIFFOUT_T24n, CONF_DONE, Low_Speed ; Reserved as secondary function ; ~ALTERA_CONF_DONE~ ; Dual Purpose Pin ;
+----------+----------------------------------------------------+--------------------------------+--------------------+------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1A       ; 0 / 8 ( 0 % )    ; 3.3V          ; --           ;
; 1B       ; 4 / 10 ( 40 % )  ; 3.3V          ; --           ;
; 2        ; 1 / 7 ( 14 % )   ; 3.3V          ; --           ;
; 3        ; 0 / 18 ( 0 % )   ; 3.3V          ; --           ;
; 4        ; 2 / 7 ( 29 % )   ; 3.3V          ; --           ;
; 5        ; 0 / 12 ( 0 % )   ; 3.3V          ; --           ;
; 6        ; 0 / 15 ( 0 % )   ; 3.3V          ; --           ;
; 7        ; 0 / 7 ( 0 % )    ; 3.3V          ; --           ;
; 8        ; 10 / 17 ( 59 % ) ; 3.3V          ; --           ;
+----------+------------------+---------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                      ;
+----------+------------+----------+------------------------------------------------+--------+-----------------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                 ; Dir.   ; I/O Standard          ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+------------------------------------------------+--------+-----------------------+---------+------------+-----------------+----------+--------------+
; 1        ;            ; --       ; VCC_ONE                                        ; power  ;                       ; 3.0V    ; --         ;                 ; --       ; --           ;
; 2        ;            ; --       ; VCCA6                                          ; power  ;                       ; 3.0V    ; --         ;                 ; --       ; --           ;
; 3        ;            ;          ; ANAIN1                                         ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; 4        ;            ;          ; REFGND                                         ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; 5        ;            ;          ; ADC_VREF                                       ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; 6        ; 0          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; 7        ; 2          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; 8        ; 4          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; 9        ;            ; --       ; VCCIO1A                                        ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; 10       ; 6          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; 11       ; 8          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; 12       ; 10         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; 13       ; 12         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; 14       ; 14         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; 15       ; 18         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; 16       ; 20         ; 1B       ; ~ALTERA_TMS~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 3.3-V LVTTL           ;         ; Row I/O    ; N               ; no       ; On           ;
; 17       ; 21         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; --       ; --           ;
; 18       ; 22         ; 1B       ; ~ALTERA_TCK~ / RESERVED_INPUT                  ; input  ; 3.3-V LVTTL           ;         ; Row I/O    ; N               ; no       ; Off          ;
; 19       ; 24         ; 1B       ; ~ALTERA_TDI~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 3.3-V LVTTL           ;         ; Row I/O    ; N               ; no       ; On           ;
; 20       ; 26         ; 1B       ; ~ALTERA_TDO~                                   ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; N               ; no       ; Off          ;
; 21       ; 28         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; 22       ; 30         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; 23       ;            ; --       ; VCCIO1B                                        ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; 24       ; 32         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; 25       ; 34         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; 26       ; 36         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; 27       ; 38         ; 2        ; CLOCK_50                                       ; input  ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 28       ; 40         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; 29       ; 42         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; 30       ; 45         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; --       ; --           ;
; 31       ;            ; 2        ; VCCIO2                                         ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; 32       ; 56         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; 33       ; 58         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; 34       ;            ; --       ; VCCA2                                          ; power  ;                       ; 3.0V    ; --         ;                 ; --       ; --           ;
; 35       ;            ; --       ; VCCA1                                          ; power  ;                       ; 3.0V    ; --         ;                 ; --       ; --           ;
; 36       ;            ; --       ; VCC_ONE                                        ; power  ;                       ; 3.0V    ; --         ;                 ; --       ; --           ;
; 37       ;            ; --       ; VCC_ONE                                        ; power  ;                       ; 3.0V    ; --         ;                 ; --       ; --           ;
; 38       ; 60         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; 39       ; 62         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; 40       ;            ; 3        ; VCCIO3                                         ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; 41       ; 64         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; 42       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; 43       ; 66         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; 44       ; 68         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; 45       ; 70         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; 46       ; 72         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; 47       ; 74         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; 48       ; 77         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; --       ; --           ;
; 49       ;            ; 3        ; VCCIO3                                         ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; 50       ; 76         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; 51       ;            ; --       ; VCC_ONE                                        ; power  ;                       ; 3.0V    ; --         ;                 ; --       ; --           ;
; 52       ; 78         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; 53       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; 54       ; 80         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; 55       ; 84         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; 56       ; 86         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; 57       ; 88         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; 58       ; 90         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; 59       ; 92         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; 60       ; 94         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; 61       ; 101        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; --       ; --           ;
; 62       ; 102        ; 4        ; aud_out                                        ; output ; 3.3-V LVCMOS          ;         ; Column I/O ; Y               ; no       ; Off          ;
; 63       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; 64       ; 108        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; 65       ; 110        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; 66       ; 112        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; 67       ;            ; 4        ; VCCIO4                                         ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; 68       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; 69       ; 116        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; 70       ; 118        ; 4        ; start_n                                        ; input  ; 3.3 V Schmitt Trigger ;         ; Column I/O ; Y               ; no       ; On           ;
; 71       ;            ; --       ; VCCA5                                          ; power  ;                       ; 3.0V    ; --         ;                 ; --       ; --           ;
; 72       ;            ; --       ; VCC_ONE                                        ; power  ;                       ; 3.0V    ; --         ;                 ; --       ; --           ;
; 73       ;            ; --       ; VCC_ONE                                        ; power  ;                       ; 3.0V    ; --         ;                 ; --       ; --           ;
; 74       ; 121        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; 75       ; 120        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; 76       ; 123        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; 77       ; 122        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; 78       ; 133        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; 79       ; 132        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; 80       ; 135        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; --       ; --           ;
; 81       ; 134        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; 82       ;            ; 5        ; VCCIO5                                         ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; 83       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; 84       ; 141        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; 85       ; 140        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; 86       ; 143        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; 87       ; 142        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; 88       ; 148        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; 89       ; 150        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; 90       ; 152        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; 91       ; 154        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; 92       ; 156        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; 93       ; 158        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; 94       ;            ; 6        ; VCCIO6                                         ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; 95       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; 96       ; 172        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; 97       ; 173        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; --       ; --           ;
; 98       ; 174        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; 99       ; 176        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; 100      ; 177        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; 101      ; 178        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; 102      ; 179        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; 103      ;            ; 6        ; VCCIO6                                         ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; 104      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; 105      ; 188        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; 106      ; 190        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; 107      ;            ; --       ; VCCA3                                          ; power  ;                       ; 3.0V    ; --         ;                 ; --       ; --           ;
; 108      ;            ; --       ; VCC_ONE                                        ; power  ;                       ; 3.0V    ; --         ;                 ; --       ; --           ;
; 109      ;            ; --       ; VCC_ONE                                        ; power  ;                       ; 3.0V    ; --         ;                 ; --       ; --           ;
; 110      ; 192        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; 111      ; 194        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; 112      ; 199        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; --       ; --           ;
; 113      ; 202        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; 114      ; 204        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; 115      ;            ; --       ; VCC_ONE                                        ; power  ;                       ; 3.0V    ; --         ;                 ; --       ; --           ;
; 116      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; 117      ;            ; 7        ; VCCIO7                                         ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; 118      ; 212        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; 119      ; 214        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; 120      ; 224        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; 121      ; 226        ; 8        ; RESET_N                                        ; input  ; 3.3 V Schmitt Trigger ;         ; Column I/O ; Y               ; no       ; Off          ;
; 122      ; 228        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; 123      ; 231        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; --       ; --           ;
; 124      ; 233        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; 125      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; 126      ; 232        ; 8        ; ~ALTERA_BOOT_SEL~ / RESERVED_INPUT             ; input  ; 3.3-V LVTTL           ;         ; Column I/O ; N               ; no       ; Off          ;
; 127      ; 235        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; 128      ;            ; 8        ; VCCIO8                                         ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; 129      ; 234        ; 8        ; ~ALTERA_nCONFIG~ / RESERVED_INPUT              ; input  ; 3.3-V LVTTL           ;         ; Column I/O ; N               ; no       ; Off          ;
; 130      ; 236        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; 131      ; 238        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; 132      ; 240        ; 8        ; tempo_led                                      ; output ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; 133      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; 134      ; 242        ; 8        ; test_score_led[0]                              ; output ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; 135      ; 243        ; 8        ; test_score_led[1]                              ; output ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; 136      ; 244        ; 8        ; ~ALTERA_nSTATUS~ / RESERVED_INPUT              ; input  ; 3.3-V LVTTL           ;         ; Column I/O ; N               ; no       ; Off          ;
; 137      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; 138      ; 246        ; 8        ; ~ALTERA_CONF_DONE~ / RESERVED_INPUT            ; input  ; 3.3-V LVTTL           ;         ; Column I/O ; N               ; no       ; Off          ;
; 139      ;            ; 8        ; VCCIO8                                         ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; 140      ; 248        ; 8        ; test_score_led[2]                              ; output ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; 141      ; 250        ; 8        ; test_score_led[3]                              ; output ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; 142      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; 143      ;            ; --       ; VCCA4                                          ; power  ;                       ; 3.0V    ; --         ;                 ; --       ; --           ;
; 144      ;            ; --       ; VCC_ONE                                        ; power  ;                       ; 3.0V    ; --         ;                 ; --       ; --           ;
+----------+------------+----------+------------------------------------------------+--------+-----------------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                           ;
+----------------------------+-------------+---------------------------+---------------+-------------+------+------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+----------------------------------------+--------------+
; Compilation Hierarchy Node ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                    ; Library Name ;
+----------------------------+-------------+---------------------------+---------------+-------------+------+------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+----------------------------------------+--------------+
; |famimachime_top           ; 255 (53)    ; 125 (33)                  ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 9    ; 0            ; 130 (20)     ; 10 (2)            ; 115 (31)         ; |famimachime_top                       ; work         ;
;    |famimachime_seq:U_SEQ| ; 62 (62)     ; 26 (26)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 28 (28)      ; 0 (0)             ; 34 (34)          ; |famimachime_top|famimachime_seq:U_SEQ ; work         ;
;    |famimachime_sg:U_SG0|  ; 74 (74)     ; 33 (33)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 41 (41)      ; 8 (8)             ; 25 (25)          ; |famimachime_top|famimachime_sg:U_SG0  ; work         ;
;    |famimachime_sg:U_SG1|  ; 74 (74)     ; 33 (33)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 41 (41)      ; 0 (0)             ; 33 (33)          ; |famimachime_top|famimachime_sg:U_SG1  ; work         ;
+----------------------------+-------------+---------------------------+---------------+-------------+------+------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+----------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                               ;
+-------------------+----------+---------------+---------------+-----------------------+-----+------+
; Name              ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+-------------------+----------+---------------+---------------+-----------------------+-----+------+
; test_score_led[0] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; test_score_led[1] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; test_score_led[2] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; test_score_led[3] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; tempo_led         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; aud_out           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; CLOCK_50          ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; RESET_N           ; Input    ; --            ; (6) 833 ps    ; --                    ; --  ; --   ;
; start_n           ; Input    ; --            ; (6) 833 ps    ; --                    ; --  ; --   ;
+-------------------+----------+---------------+---------------+-----------------------+-----+------+


+-----------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                              ;
+-----------------------------------------------+-------------------+---------+
; Source Pin / Fanout                           ; Pad To Core Index ; Setting ;
+-----------------------------------------------+-------------------+---------+
; CLOCK_50                                      ;                   ;         ;
; RESET_N                                       ;                   ;         ;
;      - tempo_led_reg                          ; 1                 ; 6       ;
;      - famimachime_seq:U_SEQ|play_reg         ; 1                 ; 6       ;
;      - famimachime_seq:U_SEQ|scorecount[0]    ; 1                 ; 6       ;
;      - famimachime_seq:U_SEQ|scorecount[1]    ; 1                 ; 6       ;
;      - famimachime_seq:U_SEQ|scorecount[2]    ; 1                 ; 6       ;
;      - famimachime_seq:U_SEQ|scorecount[3]    ; 1                 ; 6       ;
;      - dacout_reg                             ; 1                 ; 6       ;
;      - dse_reg[9]                             ; 1                 ; 6       ;
;      - dse_reg[8]                             ; 1                 ; 6       ;
;      - dse_reg[7]                             ; 1                 ; 6       ;
;      - famimachime_sg:U_SG0|sqdivcount[0]     ; 1                 ; 6       ;
;      - famimachime_sg:U_SG0|sqdivcount[1]     ; 1                 ; 6       ;
;      - famimachime_sg:U_SG0|sqdivcount[2]     ; 1                 ; 6       ;
;      - famimachime_sg:U_SG0|sqdivcount[3]     ; 1                 ; 6       ;
;      - famimachime_sg:U_SG0|sqdivcount[4]     ; 1                 ; 6       ;
;      - famimachime_sg:U_SG0|sqdivcount[5]     ; 1                 ; 6       ;
;      - famimachime_sg:U_SG0|sqdivcount[6]     ; 1                 ; 6       ;
;      - famimachime_sg:U_SG0|sqdivcount[7]     ; 1                 ; 6       ;
;      - famimachime_sg:U_SG1|sqdivcount[0]     ; 1                 ; 6       ;
;      - famimachime_sg:U_SG1|sqdivcount[1]     ; 1                 ; 6       ;
;      - famimachime_sg:U_SG1|sqdivcount[2]     ; 1                 ; 6       ;
;      - famimachime_sg:U_SG1|sqdivcount[3]     ; 1                 ; 6       ;
;      - famimachime_sg:U_SG1|sqdivcount[4]     ; 1                 ; 6       ;
;      - famimachime_sg:U_SG1|sqdivcount[5]     ; 1                 ; 6       ;
;      - famimachime_sg:U_SG1|sqdivcount[6]     ; 1                 ; 6       ;
;      - famimachime_sg:U_SG1|sqdivcount[7]     ; 1                 ; 6       ;
;      - dse_reg[6]                             ; 1                 ; 6       ;
;      - famimachime_sg:U_SG0|env_count_reg[14] ; 1                 ; 6       ;
;      - famimachime_sg:U_SG1|env_count_reg[14] ; 1                 ; 6       ;
;      - dse_reg[5]                             ; 1                 ; 6       ;
;      - famimachime_sg:U_SG0|env_count_reg[0]  ; 1                 ; 6       ;
;      - famimachime_sg:U_SG0|env_count_reg[1]  ; 1                 ; 6       ;
;      - famimachime_sg:U_SG0|env_count_reg[2]  ; 1                 ; 6       ;
;      - famimachime_sg:U_SG0|env_count_reg[3]  ; 1                 ; 6       ;
;      - famimachime_sg:U_SG0|env_count_reg[4]  ; 1                 ; 6       ;
;      - famimachime_sg:U_SG0|env_count_reg[5]  ; 1                 ; 6       ;
;      - famimachime_sg:U_SG0|env_count_reg[6]  ; 1                 ; 6       ;
;      - famimachime_sg:U_SG0|env_count_reg[7]  ; 1                 ; 6       ;
;      - famimachime_sg:U_SG0|env_count_reg[8]  ; 1                 ; 6       ;
;      - famimachime_sg:U_SG0|env_count_reg[9]  ; 1                 ; 6       ;
;      - famimachime_sg:U_SG0|env_count_reg[10] ; 1                 ; 6       ;
;      - famimachime_sg:U_SG0|env_count_reg[11] ; 1                 ; 6       ;
;      - famimachime_sg:U_SG0|env_count_reg[12] ; 1                 ; 6       ;
;      - famimachime_sg:U_SG0|env_count_reg[13] ; 1                 ; 6       ;
;      - famimachime_sg:U_SG1|env_count_reg[0]  ; 1                 ; 6       ;
;      - famimachime_sg:U_SG1|env_count_reg[1]  ; 1                 ; 6       ;
;      - famimachime_sg:U_SG1|env_count_reg[2]  ; 1                 ; 6       ;
;      - famimachime_sg:U_SG1|env_count_reg[3]  ; 1                 ; 6       ;
;      - famimachime_sg:U_SG1|env_count_reg[4]  ; 1                 ; 6       ;
;      - famimachime_sg:U_SG1|env_count_reg[5]  ; 1                 ; 6       ;
;      - famimachime_sg:U_SG1|env_count_reg[6]  ; 1                 ; 6       ;
;      - famimachime_sg:U_SG1|env_count_reg[7]  ; 1                 ; 6       ;
;      - famimachime_sg:U_SG1|env_count_reg[8]  ; 1                 ; 6       ;
;      - famimachime_sg:U_SG1|env_count_reg[9]  ; 1                 ; 6       ;
;      - famimachime_sg:U_SG1|env_count_reg[10] ; 1                 ; 6       ;
;      - famimachime_sg:U_SG1|env_count_reg[11] ; 1                 ; 6       ;
;      - famimachime_sg:U_SG1|env_count_reg[12] ; 1                 ; 6       ;
;      - famimachime_sg:U_SG1|env_count_reg[13] ; 1                 ; 6       ;
;      - dse_reg[4]                             ; 1                 ; 6       ;
;      - dse_reg[3]                             ; 1                 ; 6       ;
;      - dse_reg[2]                             ; 1                 ; 6       ;
;      - dse_reg[1]                             ; 1                 ; 6       ;
;      - dse_reg[0]                             ; 1                 ; 6       ;
;      - famimachime_seq:U_SEQ|start_reg        ; 1                 ; 6       ;
;      - timing_1ms_reg                         ; 1                 ; 6       ;
;      - famimachime_seq:U_SEQ|tempocount[8]    ; 1                 ; 6       ;
;      - famimachime_seq:U_SEQ|tempocount[7]    ; 1                 ; 6       ;
;      - famimachime_seq:U_SEQ|tempocount[6]    ; 1                 ; 6       ;
;      - famimachime_seq:U_SEQ|tempocount[5]    ; 1                 ; 6       ;
;      - famimachime_seq:U_SEQ|tempocount[4]    ; 1                 ; 6       ;
;      - famimachime_seq:U_SEQ|tempocount[3]    ; 1                 ; 6       ;
;      - famimachime_seq:U_SEQ|tempocount[2]    ; 1                 ; 6       ;
;      - famimachime_seq:U_SEQ|tempocount[1]    ; 1                 ; 6       ;
;      - famimachime_seq:U_SEQ|tempocount[0]    ; 1                 ; 6       ;
;      - famimachime_sg:U_SG0|sqwave_reg        ; 1                 ; 6       ;
;      - famimachime_sg:U_SG1|sqwave_reg        ; 1                 ; 6       ;
;      - start_in_reg[1]                        ; 1                 ; 6       ;
;      - start_in_reg[2]                        ; 1                 ; 6       ;
;      - count1ms[6]                            ; 1                 ; 6       ;
;      - count1ms[5]                            ; 1                 ; 6       ;
;      - count1ms[4]                            ; 1                 ; 6       ;
;      - count1ms[3]                            ; 1                 ; 6       ;
;      - count1ms[2]                            ; 1                 ; 6       ;
;      - count1ms[1]                            ; 1                 ; 6       ;
;      - count1ms[0]                            ; 1                 ; 6       ;
;      - count10us[8]                           ; 1                 ; 6       ;
;      - count10us[7]                           ; 1                 ; 6       ;
;      - count10us[6]                           ; 1                 ; 6       ;
;      - count10us[5]                           ; 1                 ; 6       ;
;      - count10us[4]                           ; 1                 ; 6       ;
;      - count10us[3]                           ; 1                 ; 6       ;
;      - count10us[2]                           ; 1                 ; 6       ;
;      - count10us[1]                           ; 1                 ; 6       ;
;      - count10us[0]                           ; 1                 ; 6       ;
;      - famimachime_sg:U_SG0|note_reg          ; 1                 ; 6       ;
;      - timing_10us_reg                        ; 1                 ; 6       ;
;      - famimachime_sg:U_SG1|note_reg          ; 1                 ; 6       ;
;      - start_in_reg[0]                        ; 1                 ; 6       ;
;      - famimachime_seq:U_SEQ|wrreq_reg[0]     ; 1                 ; 6       ;
;      - famimachime_sg:U_SG0|divref_reg[0]     ; 1                 ; 6       ;
;      - famimachime_sg:U_SG0|divref_reg[1]     ; 1                 ; 6       ;
;      - famimachime_sg:U_SG0|divref_reg[2]     ; 1                 ; 6       ;
;      - famimachime_sg:U_SG0|divref_reg[3]     ; 1                 ; 6       ;
;      - famimachime_sg:U_SG0|divref_reg[4]     ; 1                 ; 6       ;
;      - famimachime_sg:U_SG0|divref_reg[5]     ; 1                 ; 6       ;
;      - famimachime_sg:U_SG0|divref_reg[6]     ; 1                 ; 6       ;
;      - famimachime_sg:U_SG0|divref_reg[7]     ; 1                 ; 6       ;
;      - famimachime_seq:U_SEQ|wrreq_reg[1]     ; 1                 ; 6       ;
;      - famimachime_sg:U_SG1|divref_reg[0]     ; 1                 ; 6       ;
;      - famimachime_sg:U_SG1|divref_reg[1]     ; 1                 ; 6       ;
;      - famimachime_sg:U_SG1|divref_reg[2]     ; 1                 ; 6       ;
;      - famimachime_sg:U_SG1|divref_reg[3]     ; 1                 ; 6       ;
;      - famimachime_sg:U_SG1|divref_reg[4]     ; 1                 ; 6       ;
;      - famimachime_sg:U_SG1|divref_reg[5]     ; 1                 ; 6       ;
;      - famimachime_sg:U_SG1|divref_reg[6]     ; 1                 ; 6       ;
;      - famimachime_sg:U_SG1|divref_reg[7]     ; 1                 ; 6       ;
;      - famimachime_seq:U_SEQ|slot_reg         ; 1                 ; 6       ;
;      - famimachime_seq:U_SEQ|slotcount        ; 1                 ; 6       ;
;      - famimachime_seq:U_SEQ|tdelay_reg       ; 1                 ; 6       ;
; start_n                                       ;                   ;         ;
;      - start_in_reg[0]~0                      ; 1                 ; 6       ;
+-----------------------------------------------+-------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                       ;
+------------------------------------------+--------------------+---------+--------------+--------+----------------------+------------------+---------------------------+
; Name                                     ; Location           ; Fan-Out ; Usage        ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------------------------------------------+--------------------+---------+--------------+--------+----------------------+------------------+---------------------------+
; CLOCK_50                                 ; PIN_27             ; 125     ; Clock        ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; Equal0~2                                 ; LCCOMB_X13_Y9_N30  ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; RESET_N                                  ; PIN_121            ; 119     ; Async. clear ; no     ; --                   ; --               ; --                        ;
; famimachime_seq:U_SEQ|scorecount[0]~7    ; LCCOMB_X16_Y11_N26 ; 4       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; famimachime_seq:U_SEQ|slotcount          ; FF_X18_Y12_N31     ; 9       ; Sync. load   ; no     ; --                   ; --               ; --                        ;
; famimachime_seq:U_SEQ|start_reg          ; FF_X18_Y12_N27     ; 7       ; Sync. clear  ; no     ; --                   ; --               ; --                        ;
; famimachime_seq:U_SEQ|tempo_out          ; LCCOMB_X18_Y12_N28 ; 5       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; famimachime_seq:U_SEQ|wrreq_reg[0]       ; FF_X18_Y12_N15     ; 9       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; famimachime_seq:U_SEQ|wrreq_reg[1]       ; FF_X18_Y12_N9      ; 9       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; famimachime_sg:U_SG0|Equal0~2            ; LCCOMB_X20_Y19_N30 ; 8       ; Sync. load   ; no     ; --                   ; --               ; --                        ;
; famimachime_sg:U_SG0|env_count_reg[1]~66 ; LCCOMB_X25_Y17_N8  ; 15      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; famimachime_sg:U_SG0|note_reg            ; FF_X20_Y16_N1      ; 17      ; Sync. load   ; no     ; --                   ; --               ; --                        ;
; famimachime_sg:U_SG1|Equal0~2            ; LCCOMB_X14_Y12_N30 ; 8       ; Sync. load   ; no     ; --                   ; --               ; --                        ;
; famimachime_sg:U_SG1|env_count_reg[1]~66 ; LCCOMB_X23_Y10_N30 ; 15      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; famimachime_sg:U_SG1|note_reg            ; FF_X23_Y10_N25     ; 17      ; Sync. load   ; no     ; --                   ; --               ; --                        ;
; timing_10us_reg                          ; FF_X13_Y9_N31      ; 18      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; timing_1ms_reg                           ; FF_X13_Y9_N21      ; 14      ; Clock enable ; no     ; --                   ; --               ; --                        ;
+------------------------------------------+--------------------+---------+--------------+--------+----------------------+------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                ;
+----------+----------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name     ; Location ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+----------+----------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; CLOCK_50 ; PIN_27   ; 125     ; 0                                    ; Global Clock         ; GCLK4            ; --                        ;
+----------+----------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+-----------------------------------------------------+
; Non-Global High Fan-Out Signals                     ;
+-------------------------------------------+---------+
; Name                                      ; Fan-Out ;
+-------------------------------------------+---------+
; RESET_N~input                             ; 119     ;
; timing_10us_reg                           ; 18      ;
; famimachime_sg:U_SG1|note_reg             ; 17      ;
; famimachime_sg:U_SG0|note_reg             ; 17      ;
; ~GND                                      ; 16      ;
; famimachime_sg:U_SG1|env_count_reg[1]~66  ; 15      ;
; famimachime_sg:U_SG0|env_count_reg[1]~66  ; 15      ;
; timing_1ms_reg                            ; 14      ;
; famimachime_seq:U_SEQ|score_reg[1]        ; 13      ;
; famimachime_seq:U_SEQ|scorecount[2]       ; 13      ;
; famimachime_seq:U_SEQ|score_reg[4]        ; 12      ;
; famimachime_seq:U_SEQ|score_reg[3]        ; 12      ;
; famimachime_seq:U_SEQ|score_reg[2]        ; 12      ;
; famimachime_seq:U_SEQ|scorecount[3]       ; 12      ;
; famimachime_seq:U_SEQ|score_reg[0]        ; 11      ;
; famimachime_seq:U_SEQ|scorecount[1]       ; 11      ;
; famimachime_sg:U_SG1|sqwave_reg           ; 10      ;
; famimachime_sg:U_SG0|sqwave_reg           ; 10      ;
; famimachime_seq:U_SEQ|scorecount[0]       ; 10      ;
; famimachime_seq:U_SEQ|slotcount           ; 9       ;
; famimachime_seq:U_SEQ|wrreq_reg[1]        ; 9       ;
; famimachime_seq:U_SEQ|wrreq_reg[0]        ; 9       ;
; famimachime_sg:U_SG1|Equal0~2             ; 8       ;
; famimachime_sg:U_SG0|Equal0~2             ; 8       ;
; Equal0~2                                  ; 8       ;
; famimachime_seq:U_SEQ|tempocount[0]       ; 7       ;
; famimachime_seq:U_SEQ|start_reg           ; 7       ;
; famimachime_seq:U_SEQ|Equal0~1            ; 6       ;
; famimachime_seq:U_SEQ|Equal0~0            ; 6       ;
; count10us[0]                              ; 5       ;
; famimachime_seq:U_SEQ|tempo_out           ; 5       ;
; famimachime_sg:U_SG1|env_count_reg[7]     ; 5       ;
; famimachime_sg:U_SG1|env_count_reg[8]     ; 5       ;
; famimachime_sg:U_SG1|env_count_reg[9]     ; 5       ;
; famimachime_sg:U_SG1|env_count_reg[10]    ; 5       ;
; famimachime_sg:U_SG1|env_count_reg[11]    ; 5       ;
; famimachime_sg:U_SG1|env_count_reg[12]    ; 5       ;
; famimachime_sg:U_SG1|env_count_reg[13]    ; 5       ;
; famimachime_sg:U_SG1|env_count_reg[14]    ; 5       ;
; famimachime_sg:U_SG0|env_count_reg[7]     ; 5       ;
; famimachime_sg:U_SG0|env_count_reg[8]     ; 5       ;
; famimachime_sg:U_SG0|env_count_reg[9]     ; 5       ;
; famimachime_sg:U_SG0|env_count_reg[10]    ; 5       ;
; famimachime_sg:U_SG0|env_count_reg[11]    ; 5       ;
; famimachime_sg:U_SG0|env_count_reg[12]    ; 5       ;
; famimachime_sg:U_SG0|env_count_reg[13]    ; 5       ;
; famimachime_sg:U_SG0|env_count_reg[14]    ; 5       ;
; Equal0~1                                  ; 4       ;
; Equal0~0                                  ; 4       ;
; Equal1~1                                  ; 4       ;
; famimachime_seq:U_SEQ|scorecount[0]~7     ; 4       ;
; famimachime_sg:U_SG1|env_count_reg[0]     ; 4       ;
; famimachime_sg:U_SG1|env_count_reg[1]     ; 4       ;
; famimachime_sg:U_SG1|env_count_reg[2]     ; 4       ;
; famimachime_sg:U_SG1|env_count_reg[3]     ; 4       ;
; famimachime_sg:U_SG1|env_count_reg[4]     ; 4       ;
; famimachime_sg:U_SG1|env_count_reg[5]     ; 4       ;
; famimachime_sg:U_SG1|env_count_reg[6]     ; 4       ;
; famimachime_sg:U_SG0|env_count_reg[0]     ; 4       ;
; famimachime_sg:U_SG0|env_count_reg[1]     ; 4       ;
; famimachime_sg:U_SG0|env_count_reg[2]     ; 4       ;
; famimachime_sg:U_SG0|env_count_reg[3]     ; 4       ;
; famimachime_sg:U_SG0|env_count_reg[4]     ; 4       ;
; famimachime_sg:U_SG0|env_count_reg[5]     ; 4       ;
; famimachime_sg:U_SG0|env_count_reg[6]     ; 4       ;
; famimachime_seq:U_SEQ|slot_reg            ; 3       ;
; famimachime_seq:U_SEQ|play_reg            ; 3       ;
; famimachime_seq:U_SEQ|Mux9~1              ; 2       ;
; famimachime_seq:U_SEQ|Mux8~1              ; 2       ;
; famimachime_seq:U_SEQ|Mux5~0              ; 2       ;
; famimachime_seq:U_SEQ|tdelay_reg          ; 2       ;
; famimachime_seq:U_SEQ|Mux6~1              ; 2       ;
; famimachime_seq:U_SEQ|Mux7~1              ; 2       ;
; famimachime_seq:U_SEQ|Mux10~2             ; 2       ;
; famimachime_seq:U_SEQ|Mux11~2             ; 2       ;
; famimachime_seq:U_SEQ|Mux12~2             ; 2       ;
; famimachime_seq:U_SEQ|Mux13~2             ; 2       ;
; famimachime_seq:U_SEQ|score_reg[5]        ; 2       ;
; famimachime_sg:U_SG1|Equal0~1             ; 2       ;
; famimachime_sg:U_SG1|Equal0~0             ; 2       ;
; famimachime_sg:U_SG0|Equal0~1             ; 2       ;
; famimachime_sg:U_SG0|Equal0~0             ; 2       ;
; count10us[1]                              ; 2       ;
; count10us[2]                              ; 2       ;
; count10us[3]                              ; 2       ;
; count10us[4]                              ; 2       ;
; count10us[5]                              ; 2       ;
; count10us[6]                              ; 2       ;
; count10us[7]                              ; 2       ;
; count10us[8]                              ; 2       ;
; count1ms[0]                               ; 2       ;
; count1ms[1]                               ; 2       ;
; count1ms[2]                               ; 2       ;
; count1ms[3]                               ; 2       ;
; count1ms[4]                               ; 2       ;
; count1ms[5]                               ; 2       ;
; count1ms[6]                               ; 2       ;
; start_in_reg[1]                           ; 2       ;
; famimachime_sg:U_SG1|Add2~30              ; 2       ;
; famimachime_sg:U_SG0|Add2~30              ; 2       ;
; famimachime_seq:U_SEQ|scorecount[0]~6     ; 2       ;
; famimachime_seq:U_SEQ|tempocount[1]       ; 2       ;
; famimachime_seq:U_SEQ|tempocount[2]       ; 2       ;
; famimachime_seq:U_SEQ|tempocount[3]       ; 2       ;
; famimachime_seq:U_SEQ|tempocount[4]       ; 2       ;
; famimachime_seq:U_SEQ|tempocount[5]       ; 2       ;
; famimachime_seq:U_SEQ|tempocount[6]       ; 2       ;
; famimachime_seq:U_SEQ|tempocount[7]       ; 2       ;
; famimachime_seq:U_SEQ|tempocount[8]       ; 2       ;
; tempo_led_reg                             ; 2       ;
; famimachime_sg:U_SG1|sqdivcount[7]        ; 2       ;
; famimachime_sg:U_SG1|sqdivcount[6]        ; 2       ;
; famimachime_sg:U_SG1|sqdivcount[5]        ; 2       ;
; famimachime_sg:U_SG1|sqdivcount[4]        ; 2       ;
; famimachime_sg:U_SG1|sqdivcount[3]        ; 2       ;
; famimachime_sg:U_SG1|sqdivcount[2]        ; 2       ;
; famimachime_sg:U_SG1|sqdivcount[1]        ; 2       ;
; famimachime_sg:U_SG1|sqdivcount[0]        ; 2       ;
; famimachime_sg:U_SG0|sqdivcount[7]        ; 2       ;
; famimachime_sg:U_SG0|sqdivcount[6]        ; 2       ;
; famimachime_sg:U_SG0|sqdivcount[5]        ; 2       ;
; famimachime_sg:U_SG0|sqdivcount[4]        ; 2       ;
; famimachime_sg:U_SG0|sqdivcount[3]        ; 2       ;
; famimachime_sg:U_SG0|sqdivcount[2]        ; 2       ;
; famimachime_sg:U_SG0|sqdivcount[1]        ; 2       ;
; famimachime_sg:U_SG0|sqdivcount[0]        ; 2       ;
; start_n~input                             ; 1       ;
; famimachime_seq:U_SEQ|slotcount~0         ; 1       ;
; start_in_reg[0]~0                         ; 1       ;
; tempo_led_reg~0                           ; 1       ;
; famimachime_seq:U_SEQ|Mux0~1              ; 1       ;
; famimachime_seq:U_SEQ|Mux0~0              ; 1       ;
; famimachime_seq:U_SEQ|Mux9~0              ; 1       ;
; famimachime_seq:U_SEQ|Mux8~0              ; 1       ;
; famimachime_seq:U_SEQ|Mux1~1              ; 1       ;
; famimachime_seq:U_SEQ|Mux1~0              ; 1       ;
; famimachime_seq:U_SEQ|Mux2~1              ; 1       ;
; famimachime_seq:U_SEQ|Mux2~0              ; 1       ;
; famimachime_seq:U_SEQ|Mux3~1              ; 1       ;
; famimachime_seq:U_SEQ|Mux3~0              ; 1       ;
; famimachime_seq:U_SEQ|Mux4~1              ; 1       ;
; famimachime_seq:U_SEQ|Mux4~0              ; 1       ;
; famimachime_seq:U_SEQ|Mux5~1              ; 1       ;
; famimachime_seq:U_SEQ|slot_reg~0          ; 1       ;
; famimachime_seq:U_SEQ|wrreq_reg~1         ; 1       ;
; famimachime_seq:U_SEQ|Mux6~0              ; 1       ;
; famimachime_seq:U_SEQ|Mux7~0              ; 1       ;
; famimachime_seq:U_SEQ|Mux10~1             ; 1       ;
; famimachime_seq:U_SEQ|Mux10~0             ; 1       ;
; famimachime_seq:U_SEQ|Mux11~1             ; 1       ;
; famimachime_seq:U_SEQ|Mux11~0             ; 1       ;
; famimachime_seq:U_SEQ|Mux12~1             ; 1       ;
; famimachime_seq:U_SEQ|Mux12~0             ; 1       ;
; famimachime_seq:U_SEQ|Mux13~1             ; 1       ;
; famimachime_seq:U_SEQ|Mux13~0             ; 1       ;
; famimachime_seq:U_SEQ|wrreq_reg~0         ; 1       ;
; famimachime_sg:U_SG1|divref_reg[7]        ; 1       ;
; famimachime_sg:U_SG1|divref_reg[6]        ; 1       ;
; famimachime_sg:U_SG1|divref_reg[5]        ; 1       ;
; famimachime_sg:U_SG1|divref_reg[4]        ; 1       ;
; famimachime_sg:U_SG1|divref_reg[3]        ; 1       ;
; famimachime_sg:U_SG1|divref_reg[2]        ; 1       ;
; famimachime_sg:U_SG1|divref_reg[1]        ; 1       ;
; famimachime_sg:U_SG1|divref_reg[0]        ; 1       ;
; famimachime_sg:U_SG1|note_reg~0           ; 1       ;
; famimachime_sg:U_SG0|divref_reg[7]        ; 1       ;
; famimachime_sg:U_SG0|divref_reg[6]        ; 1       ;
; famimachime_sg:U_SG0|divref_reg[5]        ; 1       ;
; famimachime_sg:U_SG0|divref_reg[4]        ; 1       ;
; famimachime_sg:U_SG0|divref_reg[3]        ; 1       ;
; famimachime_sg:U_SG0|divref_reg[2]        ; 1       ;
; famimachime_sg:U_SG0|divref_reg[1]        ; 1       ;
; famimachime_sg:U_SG0|divref_reg[0]        ; 1       ;
; famimachime_sg:U_SG0|note_reg~0           ; 1       ;
; count10us~1                               ; 1       ;
; count10us~0                               ; 1       ;
; count1ms~2                                ; 1       ;
; count1ms~1                                ; 1       ;
; count1ms~0                                ; 1       ;
; start_in_reg[0]                           ; 1       ;
; famimachime_sg:U_SG1|sqwave_reg~0         ; 1       ;
; famimachime_sg:U_SG1|env_count_reg[4]~65  ; 1       ;
; famimachime_sg:U_SG1|env_count_reg[4]~64  ; 1       ;
; famimachime_sg:U_SG1|env_count_reg[4]~63  ; 1       ;
; famimachime_sg:U_SG1|env_count_reg[4]~62  ; 1       ;
; famimachime_sg:U_SG1|env_count_reg[4]~61  ; 1       ;
; famimachime_sg:U_SG0|sqwave_reg~0         ; 1       ;
; famimachime_sg:U_SG0|env_count_reg[9]~65  ; 1       ;
; famimachime_sg:U_SG0|env_count_reg[9]~64  ; 1       ;
; famimachime_sg:U_SG0|env_count_reg[9]~63  ; 1       ;
; famimachime_sg:U_SG0|env_count_reg[9]~62  ; 1       ;
; famimachime_sg:U_SG0|env_count_reg[9]~61  ; 1       ;
; famimachime_seq:U_SEQ|tempocount~4        ; 1       ;
; famimachime_seq:U_SEQ|tempocount~3        ; 1       ;
; famimachime_seq:U_SEQ|tempocount~2        ; 1       ;
; famimachime_seq:U_SEQ|tempocount~1        ; 1       ;
; famimachime_seq:U_SEQ|tempocount~0        ; 1       ;
; process_0~0                               ; 1       ;
; Equal1~0                                  ; 1       ;
; famimachime_seq:U_SEQ|start_reg~0         ; 1       ;
; start_in_reg[2]                           ; 1       ;
; famimachime_seq:U_SEQ|play_reg~0          ; 1       ;
; famimachime_sg:U_SG1|Add2~38              ; 1       ;
; famimachime_sg:U_SG0|Add2~38              ; 1       ;
; famimachime_sg:U_SG1|Add2~37              ; 1       ;
; famimachime_sg:U_SG0|Add2~37              ; 1       ;
; famimachime_sg:U_SG1|Add2~36              ; 1       ;
; famimachime_sg:U_SG0|Add2~36              ; 1       ;
; famimachime_sg:U_SG1|Add2~35              ; 1       ;
; famimachime_sg:U_SG0|Add2~35              ; 1       ;
; famimachime_sg:U_SG1|Add2~34              ; 1       ;
; famimachime_sg:U_SG0|Add2~34              ; 1       ;
; famimachime_sg:U_SG1|Add2~33              ; 1       ;
; famimachime_sg:U_SG0|Add2~33              ; 1       ;
; famimachime_sg:U_SG1|Add2~32              ; 1       ;
; famimachime_sg:U_SG0|Add2~32              ; 1       ;
; famimachime_sg:U_SG1|Add2~31              ; 1       ;
; famimachime_sg:U_SG0|Add2~31              ; 1       ;
; famimachime_seq:U_SEQ|score_reg[0]~0      ; 1       ;
; famimachime_sg:U_SG1|sqdivcount[7]~22     ; 1       ;
; famimachime_sg:U_SG1|sqdivcount[6]~21     ; 1       ;
; famimachime_sg:U_SG1|sqdivcount[6]~20     ; 1       ;
; famimachime_sg:U_SG1|sqdivcount[5]~19     ; 1       ;
; famimachime_sg:U_SG1|sqdivcount[5]~18     ; 1       ;
; famimachime_sg:U_SG1|sqdivcount[4]~17     ; 1       ;
; famimachime_sg:U_SG1|sqdivcount[4]~16     ; 1       ;
; famimachime_sg:U_SG1|sqdivcount[3]~15     ; 1       ;
; famimachime_sg:U_SG1|sqdivcount[3]~14     ; 1       ;
; famimachime_sg:U_SG1|sqdivcount[2]~13     ; 1       ;
; famimachime_sg:U_SG1|sqdivcount[2]~12     ; 1       ;
; famimachime_sg:U_SG1|sqdivcount[1]~11     ; 1       ;
; famimachime_sg:U_SG1|sqdivcount[1]~10     ; 1       ;
; famimachime_sg:U_SG1|sqdivcount[0]~9      ; 1       ;
; famimachime_sg:U_SG1|sqdivcount[0]~8      ; 1       ;
; famimachime_sg:U_SG0|sqdivcount[7]~22     ; 1       ;
; famimachime_sg:U_SG0|sqdivcount[6]~21     ; 1       ;
; famimachime_sg:U_SG0|sqdivcount[6]~20     ; 1       ;
; famimachime_sg:U_SG0|sqdivcount[5]~19     ; 1       ;
; famimachime_sg:U_SG0|sqdivcount[5]~18     ; 1       ;
; famimachime_sg:U_SG0|sqdivcount[4]~17     ; 1       ;
; famimachime_sg:U_SG0|sqdivcount[4]~16     ; 1       ;
; famimachime_sg:U_SG0|sqdivcount[3]~15     ; 1       ;
; famimachime_sg:U_SG0|sqdivcount[3]~14     ; 1       ;
; famimachime_sg:U_SG0|sqdivcount[2]~13     ; 1       ;
; famimachime_sg:U_SG0|sqdivcount[2]~12     ; 1       ;
; famimachime_sg:U_SG0|sqdivcount[1]~11     ; 1       ;
; famimachime_sg:U_SG0|sqdivcount[1]~10     ; 1       ;
; famimachime_sg:U_SG0|sqdivcount[0]~9      ; 1       ;
; famimachime_sg:U_SG0|sqdivcount[0]~8      ; 1       ;
; Add1~16                                   ; 1       ;
; Add1~15                                   ; 1       ;
; Add1~14                                   ; 1       ;
; Add1~13                                   ; 1       ;
; Add1~12                                   ; 1       ;
; Add1~11                                   ; 1       ;
; Add1~10                                   ; 1       ;
; Add1~9                                    ; 1       ;
; Add1~8                                    ; 1       ;
; Add1~7                                    ; 1       ;
; Add1~6                                    ; 1       ;
; Add1~5                                    ; 1       ;
; Add1~4                                    ; 1       ;
; Add1~3                                    ; 1       ;
; Add1~2                                    ; 1       ;
; Add1~1                                    ; 1       ;
; Add1~0                                    ; 1       ;
; Add0~12                                   ; 1       ;
; Add0~11                                   ; 1       ;
; Add0~10                                   ; 1       ;
; Add0~9                                    ; 1       ;
; Add0~8                                    ; 1       ;
; Add0~7                                    ; 1       ;
; Add0~6                                    ; 1       ;
; Add0~5                                    ; 1       ;
; Add0~4                                    ; 1       ;
; Add0~3                                    ; 1       ;
; Add0~2                                    ; 1       ;
; Add0~1                                    ; 1       ;
; Add0~0                                    ; 1       ;
; famimachime_sg:U_SG1|env_count_reg[14]~59 ; 1       ;
; famimachime_sg:U_SG1|env_count_reg[13]~58 ; 1       ;
; famimachime_sg:U_SG1|env_count_reg[13]~57 ; 1       ;
; famimachime_sg:U_SG1|env_count_reg[12]~56 ; 1       ;
; famimachime_sg:U_SG1|env_count_reg[12]~55 ; 1       ;
; famimachime_sg:U_SG1|env_count_reg[11]~54 ; 1       ;
; famimachime_sg:U_SG1|env_count_reg[11]~53 ; 1       ;
; famimachime_sg:U_SG1|env_count_reg[10]~52 ; 1       ;
; famimachime_sg:U_SG1|env_count_reg[10]~51 ; 1       ;
; famimachime_sg:U_SG1|env_count_reg[9]~50  ; 1       ;
; famimachime_sg:U_SG1|env_count_reg[9]~49  ; 1       ;
; famimachime_sg:U_SG1|env_count_reg[8]~48  ; 1       ;
; famimachime_sg:U_SG1|env_count_reg[8]~47  ; 1       ;
; famimachime_sg:U_SG1|env_count_reg[7]~46  ; 1       ;
; famimachime_sg:U_SG1|env_count_reg[7]~45  ; 1       ;
; famimachime_sg:U_SG1|env_count_reg[6]~44  ; 1       ;
; famimachime_sg:U_SG1|env_count_reg[6]~43  ; 1       ;
; famimachime_sg:U_SG1|env_count_reg[5]~42  ; 1       ;
; famimachime_sg:U_SG1|env_count_reg[5]~41  ; 1       ;
; famimachime_sg:U_SG1|env_count_reg[4]~40  ; 1       ;
; famimachime_sg:U_SG1|env_count_reg[4]~39  ; 1       ;
; famimachime_sg:U_SG1|env_count_reg[3]~38  ; 1       ;
; famimachime_sg:U_SG1|env_count_reg[3]~37  ; 1       ;
; famimachime_sg:U_SG1|env_count_reg[2]~36  ; 1       ;
; famimachime_sg:U_SG1|env_count_reg[2]~35  ; 1       ;
; famimachime_sg:U_SG1|env_count_reg[1]~34  ; 1       ;
; famimachime_sg:U_SG1|env_count_reg[1]~33  ; 1       ;
; famimachime_sg:U_SG1|env_count_reg[0]~32  ; 1       ;
; famimachime_sg:U_SG1|env_count_reg[0]~31  ; 1       ;
; famimachime_sg:U_SG1|env_count_reg[0]~30  ; 1       ;
; famimachime_sg:U_SG1|env_count_reg[0]~28  ; 1       ;
; famimachime_sg:U_SG1|env_count_reg[0]~26  ; 1       ;
; famimachime_sg:U_SG1|env_count_reg[0]~24  ; 1       ;
; famimachime_sg:U_SG1|env_count_reg[0]~22  ; 1       ;
; famimachime_sg:U_SG1|env_count_reg[0]~20  ; 1       ;
; famimachime_sg:U_SG1|env_count_reg[0]~18  ; 1       ;
; famimachime_sg:U_SG1|env_count_reg[0]~16  ; 1       ;
; famimachime_sg:U_SG0|env_count_reg[14]~59 ; 1       ;
; famimachime_sg:U_SG0|env_count_reg[13]~58 ; 1       ;
; famimachime_sg:U_SG0|env_count_reg[13]~57 ; 1       ;
; famimachime_sg:U_SG0|env_count_reg[12]~56 ; 1       ;
; famimachime_sg:U_SG0|env_count_reg[12]~55 ; 1       ;
; famimachime_sg:U_SG0|env_count_reg[11]~54 ; 1       ;
; famimachime_sg:U_SG0|env_count_reg[11]~53 ; 1       ;
; famimachime_sg:U_SG0|env_count_reg[10]~52 ; 1       ;
; famimachime_sg:U_SG0|env_count_reg[10]~51 ; 1       ;
; famimachime_sg:U_SG0|env_count_reg[9]~50  ; 1       ;
; famimachime_sg:U_SG0|env_count_reg[9]~49  ; 1       ;
; famimachime_sg:U_SG0|env_count_reg[8]~48  ; 1       ;
; famimachime_sg:U_SG0|env_count_reg[8]~47  ; 1       ;
; famimachime_sg:U_SG0|env_count_reg[7]~46  ; 1       ;
; famimachime_sg:U_SG0|env_count_reg[7]~45  ; 1       ;
; famimachime_sg:U_SG0|env_count_reg[6]~44  ; 1       ;
; famimachime_sg:U_SG0|env_count_reg[6]~43  ; 1       ;
; famimachime_sg:U_SG0|env_count_reg[5]~42  ; 1       ;
; famimachime_sg:U_SG0|env_count_reg[5]~41  ; 1       ;
; famimachime_sg:U_SG0|env_count_reg[4]~40  ; 1       ;
; famimachime_sg:U_SG0|env_count_reg[4]~39  ; 1       ;
; famimachime_sg:U_SG0|env_count_reg[3]~38  ; 1       ;
; famimachime_sg:U_SG0|env_count_reg[3]~37  ; 1       ;
; famimachime_sg:U_SG0|env_count_reg[2]~36  ; 1       ;
; famimachime_sg:U_SG0|env_count_reg[2]~35  ; 1       ;
; famimachime_sg:U_SG0|env_count_reg[1]~34  ; 1       ;
; famimachime_sg:U_SG0|env_count_reg[1]~33  ; 1       ;
; famimachime_sg:U_SG0|env_count_reg[0]~32  ; 1       ;
; famimachime_sg:U_SG0|env_count_reg[0]~31  ; 1       ;
; famimachime_sg:U_SG0|env_count_reg[0]~30  ; 1       ;
; famimachime_sg:U_SG0|env_count_reg[0]~28  ; 1       ;
; famimachime_sg:U_SG0|env_count_reg[0]~26  ; 1       ;
; famimachime_sg:U_SG0|env_count_reg[0]~24  ; 1       ;
; famimachime_sg:U_SG0|env_count_reg[0]~22  ; 1       ;
; famimachime_sg:U_SG0|env_count_reg[0]~20  ; 1       ;
; famimachime_sg:U_SG0|env_count_reg[0]~18  ; 1       ;
; famimachime_sg:U_SG0|env_count_reg[0]~16  ; 1       ;
; famimachime_seq:U_SEQ|Add0~16             ; 1       ;
; famimachime_seq:U_SEQ|Add0~15             ; 1       ;
; famimachime_seq:U_SEQ|Add0~14             ; 1       ;
; famimachime_seq:U_SEQ|Add0~13             ; 1       ;
; famimachime_seq:U_SEQ|Add0~12             ; 1       ;
; famimachime_seq:U_SEQ|Add0~11             ; 1       ;
; famimachime_seq:U_SEQ|Add0~10             ; 1       ;
; famimachime_seq:U_SEQ|Add0~9              ; 1       ;
; famimachime_seq:U_SEQ|Add0~8              ; 1       ;
; famimachime_seq:U_SEQ|Add0~7              ; 1       ;
; famimachime_seq:U_SEQ|Add0~6              ; 1       ;
; famimachime_seq:U_SEQ|Add0~5              ; 1       ;
; famimachime_seq:U_SEQ|Add0~4              ; 1       ;
; famimachime_seq:U_SEQ|Add0~3              ; 1       ;
; famimachime_seq:U_SEQ|Add0~2              ; 1       ;
; famimachime_seq:U_SEQ|Add0~1              ; 1       ;
; famimachime_seq:U_SEQ|Add0~0              ; 1       ;
; dacout_reg~1                              ; 1       ;
; dse_reg[9]~29                             ; 1       ;
; dse_reg[9]~28                             ; 1       ;
; dse_reg[8]~27                             ; 1       ;
; dse_reg[8]~26                             ; 1       ;
; dse_reg[7]~25                             ; 1       ;
; dse_reg[7]~24                             ; 1       ;
; dse_reg[6]~23                             ; 1       ;
; dse_reg[6]~22                             ; 1       ;
; dse_reg[5]~21                             ; 1       ;
; dse_reg[5]~20                             ; 1       ;
; dse_reg[4]~19                             ; 1       ;
; dse_reg[4]~18                             ; 1       ;
; dse_reg[3]~17                             ; 1       ;
; dse_reg[3]~16                             ; 1       ;
; dse_reg[2]~15                             ; 1       ;
; dse_reg[2]~14                             ; 1       ;
; dse_reg[1]~13                             ; 1       ;
; dse_reg[1]~12                             ; 1       ;
; dse_reg[0]~11                             ; 1       ;
; dse_reg[0]~10                             ; 1       ;
; dse_reg[0]                                ; 1       ;
; dse_reg[1]                                ; 1       ;
; dse_reg[2]                                ; 1       ;
; dse_reg[3]                                ; 1       ;
; dse_reg[4]                                ; 1       ;
; dse_reg[5]                                ; 1       ;
; dse_reg[6]                                ; 1       ;
; dse_reg[7]                                ; 1       ;
; dse_reg[8]                                ; 1       ;
; wav_add_sig[9]~18                         ; 1       ;
; wav_add_sig[8]~17                         ; 1       ;
; wav_add_sig[8]~16                         ; 1       ;
; wav_add_sig[7]~15                         ; 1       ;
; wav_add_sig[7]~14                         ; 1       ;
; wav_add_sig[6]~13                         ; 1       ;
; wav_add_sig[6]~12                         ; 1       ;
; wav_add_sig[5]~11                         ; 1       ;
; wav_add_sig[5]~10                         ; 1       ;
; wav_add_sig[4]~9                          ; 1       ;
; wav_add_sig[4]~8                          ; 1       ;
; wav_add_sig[3]~7                          ; 1       ;
; wav_add_sig[3]~6                          ; 1       ;
; wav_add_sig[2]~5                          ; 1       ;
; wav_add_sig[2]~4                          ; 1       ;
; wav_add_sig[1]~3                          ; 1       ;
; wav_add_sig[1]~2                          ; 1       ;
; wav_add_sig[0]~1                          ; 1       ;
; wav_add_sig[0]~0                          ; 1       ;
; famimachime_sg:U_SG1|Add2~28              ; 1       ;
; famimachime_sg:U_SG1|Add2~27              ; 1       ;
; famimachime_sg:U_SG1|Add2~26              ; 1       ;
; famimachime_sg:U_SG1|Add2~25              ; 1       ;
; famimachime_sg:U_SG1|Add2~24              ; 1       ;
; famimachime_sg:U_SG1|Add2~23              ; 1       ;
; famimachime_sg:U_SG1|Add2~22              ; 1       ;
; famimachime_sg:U_SG1|Add2~21              ; 1       ;
; famimachime_sg:U_SG1|Add2~20              ; 1       ;
; famimachime_sg:U_SG1|Add2~19              ; 1       ;
; famimachime_sg:U_SG1|Add2~18              ; 1       ;
; famimachime_sg:U_SG1|Add2~17              ; 1       ;
; famimachime_sg:U_SG1|Add2~16              ; 1       ;
; famimachime_sg:U_SG1|Add2~15              ; 1       ;
; famimachime_sg:U_SG1|Add2~14              ; 1       ;
; famimachime_sg:U_SG1|Add2~13              ; 1       ;
; famimachime_sg:U_SG1|Add2~12              ; 1       ;
; famimachime_sg:U_SG1|Add2~11              ; 1       ;
; famimachime_sg:U_SG1|Add2~9               ; 1       ;
; famimachime_sg:U_SG1|Add2~7               ; 1       ;
; famimachime_sg:U_SG1|Add2~5               ; 1       ;
; famimachime_sg:U_SG1|Add2~3               ; 1       ;
; famimachime_sg:U_SG1|Add2~1               ; 1       ;
; famimachime_sg:U_SG0|Add2~28              ; 1       ;
; famimachime_sg:U_SG0|Add2~27              ; 1       ;
; famimachime_sg:U_SG0|Add2~26              ; 1       ;
; famimachime_sg:U_SG0|Add2~25              ; 1       ;
; famimachime_sg:U_SG0|Add2~24              ; 1       ;
; famimachime_sg:U_SG0|Add2~23              ; 1       ;
; famimachime_sg:U_SG0|Add2~22              ; 1       ;
; famimachime_sg:U_SG0|Add2~21              ; 1       ;
; famimachime_sg:U_SG0|Add2~20              ; 1       ;
; famimachime_sg:U_SG0|Add2~19              ; 1       ;
; famimachime_sg:U_SG0|Add2~18              ; 1       ;
; famimachime_sg:U_SG0|Add2~17              ; 1       ;
; famimachime_sg:U_SG0|Add2~16              ; 1       ;
; famimachime_sg:U_SG0|Add2~15              ; 1       ;
; famimachime_sg:U_SG0|Add2~14              ; 1       ;
; famimachime_sg:U_SG0|Add2~13              ; 1       ;
; famimachime_sg:U_SG0|Add2~12              ; 1       ;
; famimachime_sg:U_SG0|Add2~11              ; 1       ;
; famimachime_sg:U_SG0|Add2~9               ; 1       ;
; famimachime_sg:U_SG0|Add2~7               ; 1       ;
; famimachime_sg:U_SG0|Add2~5               ; 1       ;
; famimachime_sg:U_SG0|Add2~3               ; 1       ;
; famimachime_sg:U_SG0|Add2~1               ; 1       ;
; dse_reg[9]                                ; 1       ;
; famimachime_seq:U_SEQ|scorecount[3]~12    ; 1       ;
; famimachime_seq:U_SEQ|scorecount[2]~11    ; 1       ;
; famimachime_seq:U_SEQ|scorecount[2]~10    ; 1       ;
; famimachime_seq:U_SEQ|scorecount[1]~9     ; 1       ;
; famimachime_seq:U_SEQ|scorecount[1]~8     ; 1       ;
; famimachime_seq:U_SEQ|scorecount[0]~5     ; 1       ;
; famimachime_seq:U_SEQ|scorecount[0]~4     ; 1       ;
; dacout_reg                                ; 1       ;
+-------------------------------------------+---------+


+------------------------------------------------+
; Routing Usage Summary                          ;
+-----------------------+------------------------+
; Routing Resource Type ; Usage                  ;
+-----------------------+------------------------+
; Block interconnects   ; 235 / 27,275 ( < 1 % ) ;
; C16 interconnects     ; 5 / 1,240 ( < 1 % )    ;
; C4 interconnects      ; 191 / 20,832 ( < 1 % ) ;
; Direct links          ; 27 / 27,275 ( < 1 % )  ;
; Global clocks         ; 1 / 10 ( 10 % )        ;
; Local interconnects   ; 133 / 8,064 ( 2 % )    ;
; R24 interconnects     ; 4 / 1,320 ( < 1 % )    ;
; R4 interconnects      ; 119 / 28,560 ( < 1 % ) ;
+-----------------------+------------------------+


+----------------------------------------------------------------------------+
; LAB Logic Elements                                                         ;
+---------------------------------------------+------------------------------+
; Number of Logic Elements  (Average = 12.75) ; Number of LABs  (Total = 20) ;
+---------------------------------------------+------------------------------+
; 1                                           ; 2                            ;
; 2                                           ; 0                            ;
; 3                                           ; 0                            ;
; 4                                           ; 0                            ;
; 5                                           ; 0                            ;
; 6                                           ; 0                            ;
; 7                                           ; 0                            ;
; 8                                           ; 1                            ;
; 9                                           ; 1                            ;
; 10                                          ; 1                            ;
; 11                                          ; 0                            ;
; 12                                          ; 2                            ;
; 13                                          ; 1                            ;
; 14                                          ; 1                            ;
; 15                                          ; 1                            ;
; 16                                          ; 10                           ;
+---------------------------------------------+------------------------------+


+-------------------------------------------------------------------+
; LAB-wide Signals                                                  ;
+------------------------------------+------------------------------+
; LAB-wide Signals  (Average = 2.15) ; Number of LABs  (Total = 20) ;
+------------------------------------+------------------------------+
; 1 Async. clear                     ; 15                           ;
; 1 Clock                            ; 15                           ;
; 1 Clock enable                     ; 10                           ;
; 1 Sync. load                       ; 3                            ;
+------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Signals Sourced                                                         ;
+----------------------------------------------+------------------------------+
; Number of Signals Sourced  (Average = 17.60) ; Number of LABs  (Total = 20) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 0                            ;
; 1                                            ; 1                            ;
; 2                                            ; 1                            ;
; 3                                            ; 0                            ;
; 4                                            ; 0                            ;
; 5                                            ; 0                            ;
; 6                                            ; 0                            ;
; 7                                            ; 0                            ;
; 8                                            ; 1                            ;
; 9                                            ; 0                            ;
; 10                                           ; 4                            ;
; 11                                           ; 1                            ;
; 12                                           ; 0                            ;
; 13                                           ; 0                            ;
; 14                                           ; 0                            ;
; 15                                           ; 0                            ;
; 16                                           ; 0                            ;
; 17                                           ; 0                            ;
; 18                                           ; 1                            ;
; 19                                           ; 1                            ;
; 20                                           ; 0                            ;
; 21                                           ; 1                            ;
; 22                                           ; 0                            ;
; 23                                           ; 3                            ;
; 24                                           ; 0                            ;
; 25                                           ; 2                            ;
; 26                                           ; 0                            ;
; 27                                           ; 0                            ;
; 28                                           ; 3                            ;
; 29                                           ; 1                            ;
+----------------------------------------------+------------------------------+


+--------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                        ;
+-------------------------------------------------+------------------------------+
; Number of Signals Sourced Out  (Average = 7.00) ; Number of LABs  (Total = 20) ;
+-------------------------------------------------+------------------------------+
; 0                                               ; 0                            ;
; 1                                               ; 4                            ;
; 2                                               ; 0                            ;
; 3                                               ; 2                            ;
; 4                                               ; 2                            ;
; 5                                               ; 2                            ;
; 6                                               ; 0                            ;
; 7                                               ; 0                            ;
; 8                                               ; 1                            ;
; 9                                               ; 3                            ;
; 10                                              ; 1                            ;
; 11                                              ; 1                            ;
; 12                                              ; 1                            ;
; 13                                              ; 0                            ;
; 14                                              ; 2                            ;
; 15                                              ; 0                            ;
; 16                                              ; 1                            ;
+-------------------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Distinct Inputs                                                         ;
+----------------------------------------------+------------------------------+
; Number of Distinct Inputs  (Average = 11.00) ; Number of LABs  (Total = 20) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 0                            ;
; 1                                            ; 0                            ;
; 2                                            ; 0                            ;
; 3                                            ; 3                            ;
; 4                                            ; 1                            ;
; 5                                            ; 1                            ;
; 6                                            ; 1                            ;
; 7                                            ; 0                            ;
; 8                                            ; 1                            ;
; 9                                            ; 1                            ;
; 10                                           ; 1                            ;
; 11                                           ; 1                            ;
; 12                                           ; 0                            ;
; 13                                           ; 2                            ;
; 14                                           ; 1                            ;
; 15                                           ; 0                            ;
; 16                                           ; 4                            ;
; 17                                           ; 0                            ;
; 18                                           ; 3                            ;
+----------------------------------------------+------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 11    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 19    ;
+----------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                 ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+-------------------------------------------------------+------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                           ; Area ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+-------------------------------------------------------+------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                   ; I/O  ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                    ; I/O  ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.               ; I/O  ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                   ; I/O  ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                ; I/O  ;                   ;
; Inapplicable ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; No Termination assignments found.                     ; I/O  ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.       ; I/O  ;                   ;
; Pass         ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                ; I/O  ;                   ;
; Inapplicable ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; No Termination assignments found.                     ; I/O  ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Pass         ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.       ; I/O  ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                      ; I/O  ;                   ;
; Inapplicable ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; No Termination assignments found.                     ; I/O  ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength or Termination assignments found. ; I/O  ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry assignments found.       ; I/O  ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                       ; I/O  ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                       ; I/O  ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                       ; I/O  ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 160mA for row I/Os and 160mA for column I/Os. ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.       ; I/O  ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.               ; I/O  ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+-------------------------------------------------------+------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules          ; IO_000001 ; IO_000002    ; IO_000003 ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007 ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass         ; 9         ; 0            ; 9         ; 0            ; 0            ; 9         ; 9         ; 0            ; 9         ; 9         ; 0            ; 0            ; 0            ; 1            ; 1            ; 0            ; 0            ; 1            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 9         ; 0            ; 0            ;
; Total Unchecked    ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable ; 0         ; 9            ; 0         ; 9            ; 9            ; 0         ; 0         ; 9            ; 0         ; 0         ; 9            ; 9            ; 9            ; 8            ; 8            ; 9            ; 9            ; 8            ; 8            ; 9            ; 9            ; 9            ; 9            ; 9            ; 9            ; 9            ; 9            ; 0         ; 9            ; 9            ;
; Total Fail         ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; test_score_led[0]  ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; test_score_led[1]  ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; test_score_led[2]  ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; test_score_led[3]  ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; tempo_led          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; aud_out            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CLOCK_50           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RESET_N            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; start_n            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Internal Configuration   ;
; Enable Error Detection CRC_ERROR pin                             ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable nCONFIG, nSTATUS, and CONF_DONE pins                      ; On                       ;
; Enable JTAG pin sharing                                          ; Off                      ;
; Enable nCE pin                                                   ; Off                      ;
; Enable BOOT_SEL pin                                              ; On                       ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; DCLK                                                             ; As output driving ground ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-----------------+
; Fitter Messages ;
+-----------------+
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (119006): Selected device 10M08SAE144C8GES for design "famimachime_top"
Info (21076): Core supply voltage operating condition is not set. Assuming a default value of '1.2V'.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (169124): Fitter converted 8 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_TMS~ is reserved at location 16
    Info (169125): Pin ~ALTERA_TCK~ is reserved at location 18
    Info (169125): Pin ~ALTERA_TDI~ is reserved at location 19
    Info (169125): Pin ~ALTERA_TDO~ is reserved at location 20
    Info (169125): Pin ~ALTERA_BOOT_SEL~ is reserved at location 126
    Info (169125): Pin ~ALTERA_nCONFIG~ is reserved at location 129
    Info (169125): Pin ~ALTERA_nSTATUS~ is reserved at location 136
    Info (169125): Pin ~ALTERA_CONF_DONE~ is reserved at location 138
Info (169141): DATA[0] dual-purpose pin not reserved
Info (12825): Data[1]/ASDO dual-purpose pin not reserved
Info (12825): nCSO dual-purpose pin not reserved
Info (12825): DCLK dual-purpose pin not reserved
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (332104): Reading SDC File: 'max10_eval_top.sdc'
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From CLOCK_50 (Rise) to CLOCK_50 (Rise) (setup and hold)
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 1 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   20.000     CLOCK_50
Info (176353): Automatically promoted node CLOCK_50~input (placed in PIN 27 (CLK0p, DIFFIO_RX_L18p, DIFFOUT_L18p, High_Speed))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "DIPSW[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DIPSW[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DIPSW[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DIPSW[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DIPSW[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "D[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "D[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "D[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "D[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "D[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "D[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "D[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "D[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "D[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "D[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "D[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "D[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "D[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "D[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDR_A[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDR_A[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDR_A[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDR_A[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDR_A[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDR_A[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDR_A[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDR_A[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDR_A[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDR_A[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDR_A[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDR_A[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDR_A[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDR_BA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDR_BA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDR_CAS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDR_CKE" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDR_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDR_CS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDR_DQM[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDR_DQM[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDR_DQ[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDR_DQ[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDR_DQ[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDR_DQ[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDR_DQ[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDR_DQ[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDR_DQ[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDR_DQ[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDR_DQ[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDR_DQ[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDR_DQ[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDR_DQ[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDR_DQ[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDR_DQ[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDR_DQ[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDR_DQ[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDR_RAS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDR_WE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_CMD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_DAT0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_DAT3" is assigned to location or region, but does not exist in design
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:01
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:00
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 0% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X21_Y13 to location X31_Y25
Info (170194): Fitter routing operations ending: elapsed time is 00:00:00
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (11888): Total time spent on timing analysis during the Fitter is 0.10 seconds.
Info (334003): Started post-fitting delay annotation
Warning (12535): Advance timing characteristics for device 10M08SAE144C8GES
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Warning (12535): Advance timing characteristics for device 10M08SAE144C8GES
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:01
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (169177): 1 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 FPGA Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems.
    Info (169178): Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at 27
Warning (14579): Pin test_score_led[0] uses I/O standard 3.3-V LVTTL located at 134 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin test_score_led[1] uses I/O standard 3.3-V LVTTL located at 135 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin test_score_led[2] uses I/O standard 3.3-V LVTTL located at 140 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin test_score_led[3] uses I/O standard 3.3-V LVTTL located at 141 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin tempo_led uses I/O standard 3.3-V LVTTL located at 132 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin RESET_N uses I/O standard 3.3 V Schmitt Trigger located at 121 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Info (144001): Generated suppressed messages file C:/PROJECT/EVK_MAX10/max10_chime/output_files/famimachime_top.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 77 warnings
    Info: Peak virtual memory: 1207 megabytes
    Info: Processing ended: Mon Oct 20 21:19:11 2014
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:05


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/PROJECT/EVK_MAX10/max10_chime/output_files/famimachime_top.fit.smsg.


