\hypertarget{struct_r_c_m___type}{}\doxysection{RCM\+\_\+\+Type Struct Reference}
\label{struct_r_c_m___type}\index{RCM\_Type@{RCM\_Type}}


RCM -\/ Size of Registers Arrays.  




{\ttfamily \#include $<$S32\+K148.\+h$>$}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{_s32_k148_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{struct_r_c_m___type_ab20ff3f0387cbcc2652477ed5d2702df}{VERID}}
\begin{DoxyCompactList}\small\item\em Version ID Register, offset\+: 0x0. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{struct_r_c_m___type_a96563b10e1e91f05203f88047408044a}{PARAM}}
\begin{DoxyCompactList}\small\item\em Parameter Register, offset\+: 0x4. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{struct_r_c_m___type_a2ebad72e01f1242c9b9e100c7dffa3a1}{SRS}}
\begin{DoxyCompactList}\small\item\em System Reset Status Register, offset\+: 0x8. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_c_m___type_ab1de22ed59996ae705de01bb2a173463}{RPC}}
\begin{DoxyCompactList}\small\item\em Reset Pin Control register, offset\+: 0xC. \end{DoxyCompactList}\item 
uint8\+\_\+t \mbox{\hyperlink{struct_r_c_m___type_ab5b3e978eb3ceb8a2aadaeeab28db00b}{RESERVED\+\_\+0}} \mbox{[}8\mbox{]}
\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_c_m___type_acc58e62c485c9a9c7651d45e14e9e7cf}{SSRS}}
\begin{DoxyCompactList}\small\item\em Sticky System Reset Status Register, offset\+: 0x18. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_c_m___type_a2f74ff620d2256b631cc4e12a29ce730}{SRIE}}
\begin{DoxyCompactList}\small\item\em System Reset Interrupt Enable Register, offset\+: 0x1C. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
RCM -\/ Size of Registers Arrays. 

RCM -\/ Register Layout Typedef 

\doxysubsection{Field Documentation}
\mbox{\Hypertarget{struct_r_c_m___type_a96563b10e1e91f05203f88047408044a}\label{struct_r_c_m___type_a96563b10e1e91f05203f88047408044a}} 
\index{RCM\_Type@{RCM\_Type}!PARAM@{PARAM}}
\index{PARAM@{PARAM}!RCM\_Type@{RCM\_Type}}
\doxysubsubsection{\texorpdfstring{PARAM}{PARAM}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t PARAM}



Parameter Register, offset\+: 0x4. 

\mbox{\Hypertarget{struct_r_c_m___type_ab5b3e978eb3ceb8a2aadaeeab28db00b}\label{struct_r_c_m___type_ab5b3e978eb3ceb8a2aadaeeab28db00b}} 
\index{RCM\_Type@{RCM\_Type}!RESERVED\_0@{RESERVED\_0}}
\index{RESERVED\_0@{RESERVED\_0}!RCM\_Type@{RCM\_Type}}
\doxysubsubsection{\texorpdfstring{RESERVED\_0}{RESERVED\_0}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+0\mbox{[}8\mbox{]}}

\mbox{\Hypertarget{struct_r_c_m___type_ab1de22ed59996ae705de01bb2a173463}\label{struct_r_c_m___type_ab1de22ed59996ae705de01bb2a173463}} 
\index{RCM\_Type@{RCM\_Type}!RPC@{RPC}}
\index{RPC@{RPC}!RCM\_Type@{RCM\_Type}}
\doxysubsubsection{\texorpdfstring{RPC}{RPC}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RPC}



Reset Pin Control register, offset\+: 0xC. 

\mbox{\Hypertarget{struct_r_c_m___type_a2f74ff620d2256b631cc4e12a29ce730}\label{struct_r_c_m___type_a2f74ff620d2256b631cc4e12a29ce730}} 
\index{RCM\_Type@{RCM\_Type}!SRIE@{SRIE}}
\index{SRIE@{SRIE}!RCM\_Type@{RCM\_Type}}
\doxysubsubsection{\texorpdfstring{SRIE}{SRIE}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SRIE}



System Reset Interrupt Enable Register, offset\+: 0x1C. 

\mbox{\Hypertarget{struct_r_c_m___type_a2ebad72e01f1242c9b9e100c7dffa3a1}\label{struct_r_c_m___type_a2ebad72e01f1242c9b9e100c7dffa3a1}} 
\index{RCM\_Type@{RCM\_Type}!SRS@{SRS}}
\index{SRS@{SRS}!RCM\_Type@{RCM\_Type}}
\doxysubsubsection{\texorpdfstring{SRS}{SRS}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t SRS}



System Reset Status Register, offset\+: 0x8. 

\mbox{\Hypertarget{struct_r_c_m___type_acc58e62c485c9a9c7651d45e14e9e7cf}\label{struct_r_c_m___type_acc58e62c485c9a9c7651d45e14e9e7cf}} 
\index{RCM\_Type@{RCM\_Type}!SSRS@{SSRS}}
\index{SSRS@{SSRS}!RCM\_Type@{RCM\_Type}}
\doxysubsubsection{\texorpdfstring{SSRS}{SSRS}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SSRS}



Sticky System Reset Status Register, offset\+: 0x18. 

\mbox{\Hypertarget{struct_r_c_m___type_ab20ff3f0387cbcc2652477ed5d2702df}\label{struct_r_c_m___type_ab20ff3f0387cbcc2652477ed5d2702df}} 
\index{RCM\_Type@{RCM\_Type}!VERID@{VERID}}
\index{VERID@{VERID}!RCM\_Type@{RCM\_Type}}
\doxysubsubsection{\texorpdfstring{VERID}{VERID}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t VERID}



Version ID Register, offset\+: 0x0. 



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
include/\mbox{\hyperlink{_s32_k148_8h}{S32\+K148.\+h}}\end{DoxyCompactItemize}
