// Seed: 1013528883
`define pp_0 0
module module_0;
  logic id_1;
  logic id_2;
  logic id_3;
  type_10(
      1, -id_0 ? id_0 : id_1, 1, 1 ? 1 : id_2, 1 * 1'h0, id_1 * (id_0)
  );
  assign id_2 = (id_2 - id_0);
  logic id_4;
  logic id_5;
  logic id_6 = 1'b0;
endmodule
`default_nettype wire
