int F_1 ( struct V_1 * V_2 , T_1 V_3 , T_2 V_4 )\r\n{\r\nT_3 V_5 = 0xc40000 + ( V_3 & ~ 3 ) ;\r\nT_3 V_6 = 0xff ;\r\nint V_7 = ( V_3 & 3 ) * 8 ;\r\nT_3 V_8 = F_2 ( V_2 , V_5 ) ;\r\nV_8 = ( V_8 & ~ ( V_6 << V_7 ) ) | ( ( T_3 ) V_4 << V_7 ) ;\r\nF_3 ( V_2 , V_8 , V_5 ) ;\r\nreturn 0 ;\r\n}\r\nint F_4 ( struct V_1 * V_2 , T_1 V_3 , T_2 V_4 , T_2 V_9 , T_2 V_6 )\r\n{\r\nT_3 V_5 = 0xc40000 + ( V_3 & ~ 3 ) ;\r\nint V_7 = ( V_3 & 3 ) * 8 ;\r\nT_3 V_8 = F_2 ( V_2 , V_5 ) ;\r\nV_8 = ( V_8 & ~ ( ( T_3 ) 0xff << V_7 ) ) | ( ( T_3 ) V_4 << V_7 ) ;\r\nF_5 ( V_2 , V_8 , V_5 ,\r\n( ( T_3 ) V_9 << V_7 ) , ( ( T_3 ) V_6 << V_7 ) ) ;\r\nreturn 0 ;\r\n}\r\nint F_6 ( struct V_1 * V_2 , T_1 V_3 , T_3 V_4 )\r\n{\r\nF_3 ( V_2 , V_4 , 0xc40000 + V_3 ) ;\r\nreturn 0 ;\r\n}\r\nint\r\nF_7 ( struct V_1 * V_2 , T_1 V_3 , T_3 V_4 , T_3 V_9 , T_3 V_6 )\r\n{\r\nF_5 ( V_2 , V_4 , 0xc40000 + V_3 , V_9 , V_6 ) ;\r\nreturn 0 ;\r\n}\r\nint F_8 ( struct V_1 * V_2 , T_1 V_3 , T_3 V_4 )\r\n{\r\nF_9 ( V_2 , V_4 , 0xc40000 + V_3 ) ;\r\nreturn 0 ;\r\n}\r\nT_2 F_10 ( struct V_1 * V_2 , T_1 V_3 )\r\n{\r\nT_3 V_8 = F_2 ( V_2 , 0xc40000 + ( V_3 & ~ 3 ) ) ;\r\nint V_7 = ( V_3 & 3 ) * 8 ;\r\nreturn ( V_8 >> V_7 ) & 0xff ;\r\n}\r\nT_3 F_11 ( struct V_1 * V_2 , T_1 V_3 )\r\n{\r\nreturn F_2 ( V_2 , 0xc40000 + V_3 ) ;\r\n}\r\nint F_12 ( struct V_1 * V_2 , T_1 V_3 , unsigned V_10 ,\r\nT_2 V_11 )\r\n{\r\nreturn F_1 ( V_2 , V_3 ,\r\n( F_10 ( V_2 , V_3 ) & V_10 ) |\r\nV_11 ) ;\r\n}\r\nint F_13 ( struct V_1 * V_2 , T_1 V_3 , T_3 V_10 ,\r\nT_3 V_11 )\r\n{\r\nreturn F_6 ( V_2 , V_3 ,\r\n( F_11 ( V_2 , V_3 ) & V_10 ) |\r\nV_11 ) ;\r\n}\r\nstatic void F_14 ( struct V_1 * V_2 )\r\n{\r\nF_6 ( V_2 , V_12 , 0x160e040f ) ;\r\nF_6 ( V_2 , V_13 , 0x002be2fe ) ;\r\nF_6 ( V_2 , V_14 , 0x005227ad ) ;\r\nF_1 ( V_2 , V_15 , 0x56 ) ;\r\n}\r\nstatic void F_15 ( struct V_16 * V_17 )\r\n{\r\nstruct V_18 * V_19 = F_16 ( V_17 ) ;\r\nstruct V_1 * V_2 = F_17 ( V_17 ) ;\r\nint V_20 ;\r\nT_3 V_21 ;\r\nF_18 ( V_2 ) ;\r\nF_7 ( V_2 , V_22 , 0x03000000 ,\r\n0x03000000 , 0x13000000 ) ;\r\nV_21 = F_11 ( V_2 , V_23 ) ;\r\nF_7 ( V_2 , V_23 , V_21 | 1 , V_21 , 0xfffe ) ;\r\nF_7 ( V_2 , V_23 , V_21 & 0xfffe ,\r\nV_21 & 0xfffe , 0xffff ) ;\r\nV_21 = F_11 ( V_2 , V_24 ) & 0xE1FFFEFF ;\r\nF_6 ( V_2 , V_24 , V_21 ) ;\r\nF_6 ( V_2 , V_24 , V_21 | 0x10000100 ) ;\r\nV_21 = F_11 ( V_2 , V_25 ) & 0xE1FFFEFF ;\r\nF_6 ( V_2 , V_25 , V_21 ) ;\r\nF_6 ( V_2 , V_25 , V_21 | 0x06000100 ) ;\r\nF_6 ( V_2 , V_26 , 0x000A1802 ) ;\r\nV_21 = F_11 ( V_2 , V_27 ) | 1 ;\r\nF_7 ( V_2 , V_27 , V_21 , V_21 , 0x03009F0F ) ;\r\nF_7 ( V_2 , V_27 ,\r\nV_21 & 0xFFFFFFFE , V_21 & 0xFFFFFFFE , 0x03009F0F ) ;\r\nF_13 ( V_2 , V_28 , ~ 0 , 0x040C00 ) ;\r\nF_13 ( V_2 , V_29 , ~ 0 , 0x2 ) ;\r\nF_6 ( V_2 , V_30 , 0x8000 ) ;\r\nF_6 ( V_2 , V_30 , 0 ) ;\r\nF_13 ( V_2 , V_31 , 0xFFFBFFFF , 0x00120000 ) ;\r\nF_14 ( V_2 ) ;\r\nF_13 ( V_2 , V_32 , 0xFFF7E7F0 , 0x02040800 ) ;\r\nF_13 ( V_2 , V_33 , ~ 0 , 0x00500000 ) ;\r\nF_13 ( V_2 , V_34 , 0xFFFF00FF , 0x00002000 ) ;\r\nF_6 ( V_2 , V_35 , 0x4013252e ) ;\r\nF_13 ( V_2 , V_36 , 0xFF000000 , 0x00005D00 ) ;\r\nF_6 ( V_2 , V_37 , 0x6628021F ) ;\r\nV_20 = F_10 ( V_2 , 0x8d4 ) ;\r\nif ( V_20 > 228 ) {\r\nV_20 = 228 ;\r\nF_1 ( V_2 , 0x8d4 , 228 ) ;\r\n} else if ( V_20 < 20 ) {\r\nV_20 = 20 ;\r\nF_1 ( V_2 , 0x8d4 , 20 ) ;\r\n}\r\nV_20 = ( ( ( 228 - V_20 ) >> 1 ) + 23 ) << 9 ;\r\nV_19 -> V_38 -> V_39 . V_40 = V_19 -> V_38 -> V_41 = V_20 ;\r\nF_19 ( & V_19 -> V_42 ) ;\r\n}\r\nstatic int F_20 ( struct V_16 * V_17 , T_3 V_40 )\r\n{\r\nF_15 ( V_17 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_21 ( struct V_16 * V_17 )\r\n{\r\nstruct V_18 * V_19 = F_16 ( V_17 ) ;\r\nif ( ! V_19 -> V_43 ) {\r\nV_19 -> V_43 = 1 ;\r\nF_15 ( V_17 ) ;\r\n}\r\nreturn 0 ;\r\n}\r\nvoid F_22 ( struct V_1 * V_2 )\r\n{\r\nstruct V_18 * V_19 = & V_2 -> V_44 ;\r\nstruct V_16 * V_17 = & V_19 -> V_17 ;\r\nT_4 V_45 = V_19 -> V_45 ;\r\nconst int V_46 = 0x21f ;\r\nint V_47 , V_48 , V_49 , V_50 , V_51 , V_52 ;\r\nint V_53 ;\r\nint V_54 , V_55 , V_56 ;\r\nT_3 V_57 , V_58 , V_59 ;\r\nif ( V_45 & ~ V_60 )\r\nF_1 ( V_2 , 0x49f , 0x11 ) ;\r\nelse\r\nF_1 ( V_2 , 0x49f , 0x14 ) ;\r\nif ( V_45 & V_61 ) {\r\nV_53 = 48 ;\r\nV_50 = 38 ;\r\nV_51 = 579 ;\r\nV_47 = 132 ;\r\nV_48 = 720 ;\r\nV_49 = 93 ;\r\nV_54 = 2 ;\r\nif ( V_45 & V_62 ) {\r\nV_55 = 1 ;\r\nV_56 = 0x20 ;\r\nV_52 = 688700 ;\r\n} else if ( V_45 == V_63 ) {\r\nV_55 = 1 ;\r\nV_56 = 0x20 ;\r\nV_52 = 556422 ;\r\n} else {\r\nV_55 = 0 ;\r\nV_56 = 0 ;\r\nV_52 = 672314 ;\r\n}\r\n} else {\r\nV_53 = 38 ;\r\nV_50 = 26 ;\r\nV_51 = 481 ;\r\nV_48 = 720 ;\r\nV_47 = 122 ;\r\nV_54 = 1 ;\r\nV_55 = 1 ;\r\nif ( V_45 == V_64 ) {\r\nV_49 = 90 ;\r\nV_54 = 2 ;\r\nV_56 = 0x20 ;\r\nV_52 = 688700 ;\r\n} else if ( V_45 == V_65 ) {\r\nV_49 = 97 ;\r\nV_56 = 0x20 ;\r\nV_52 = 555421 ;\r\n} else {\r\nV_49 = 90 ;\r\nV_56 = 0x66 ;\r\nV_52 = 556032 ;\r\n}\r\n}\r\nV_57 = F_10 ( V_2 , 0x108 ) ;\r\nV_58 = F_11 ( V_2 , 0x10c ) & 0x1ffffff ;\r\nV_59 = F_10 ( V_2 , 0x109 ) ;\r\nF_23 ( V_17 , L_1 ,\r\nV_57 , V_58 , V_59 ) ;\r\nif ( V_59 ) {\r\nint V_66 , V_67 ;\r\nT_5 V_68 ;\r\nV_67 = ( 28636360L * ( ( ( ( T_5 ) V_57 ) << 25 ) + V_58 ) ) >> 25 ;\r\nV_67 /= V_59 ;\r\nF_23 ( V_17 , L_2 ,\r\nV_67 / 1000000 , V_67 % 1000000 ) ;\r\nF_23 ( V_17 , L_3 ,\r\nV_67 / 8000000 , ( V_67 / 8 ) % 1000000 ) ;\r\nF_23 ( V_17 , L_4\r\nL_5 , V_46 / 256 ,\r\n( ( V_46 % 256 ) * 1000 ) / 256 ) ;\r\nV_68 = 28636360 * ( T_5 ) V_52 ;\r\nF_24 ( V_68 , V_46 ) ;\r\nV_66 = V_68 >> 13 ;\r\nF_23 ( V_17 ,\r\nL_6\r\nL_7 , V_66 / 1000000 , V_66 % 1000000 ) ;\r\nF_23 ( V_17 , L_8\r\nL_9\r\nL_10\r\nL_11 ,\r\nV_47 , V_48 , V_50 , V_51 , V_53 ,\r\nV_46 , V_49 , V_54 , V_55 ,\r\nV_56 , V_52 ) ;\r\n}\r\nF_1 ( V_2 , 0x470 , V_47 ) ;\r\nF_1 ( V_2 , 0x471 ,\r\n( ( ( V_47 >> 8 ) & 0x3 ) | ( V_48 << 4 ) ) & 0xff ) ;\r\nF_1 ( V_2 , 0x472 , V_48 >> 4 ) ;\r\nF_1 ( V_2 , 0x473 , V_49 ) ;\r\nF_1 ( V_2 , 0x474 , V_50 ) ;\r\nF_1 ( V_2 , 0x475 ,\r\n( ( ( V_50 >> 8 ) & 0x3 ) | ( V_51 << 4 ) ) & 0xff ) ;\r\nF_1 ( V_2 , 0x476 , V_51 >> 4 ) ;\r\nF_1 ( V_2 , 0x477 , V_53 ) ;\r\nF_1 ( V_2 , 0x478 , V_46 & 0xff ) ;\r\nF_1 ( V_2 , 0x479 , ( V_46 >> 8 ) & 0xff ) ;\r\nF_1 ( V_2 , 0x47a , V_54 << 6 | ( ( V_55 << 4 ) & 0x30 ) ) ;\r\nF_1 ( V_2 , 0x47b , V_56 ) ;\r\nF_1 ( V_2 , 0x47c , V_52 ) ;\r\nF_1 ( V_2 , 0x47d , ( V_52 >> 8 ) & 0xff ) ;\r\nF_1 ( V_2 , 0x47e , ( V_52 >> 16 ) & 0xff ) ;\r\nif ( V_45 & V_61 ) {\r\nV_19 -> V_69 = 1 ;\r\nV_19 -> V_70 = ( 6 + V_19 -> V_69 - 2 ) ;\r\n} else {\r\nV_19 -> V_69 = 0 ;\r\nV_19 -> V_70 = ( 10 + V_19 -> V_69 - 2 ) ;\r\n}\r\nF_1 ( V_2 , 0x47f , V_19 -> V_69 ) ;\r\n}\r\nstatic void F_25 ( struct V_1 * V_2 )\r\n{\r\nstruct V_18 * V_19 = & V_2 -> V_44 ;\r\nT_4 V_45 = V_19 -> V_45 ;\r\nT_2 V_21 ;\r\nF_1 ( V_2 , 0x49f , ( V_45 & V_60 ) ? 0x14 : 0x11 ) ;\r\nF_12 ( V_2 , 0x401 , ~ 0x60 , 0 ) ;\r\nF_12 ( V_2 , 0x401 , ~ 0x60 , 0x60 ) ;\r\nif ( V_45 & V_71 ) {\r\nif ( V_45 == V_72 ) {\r\nF_4 ( V_2 , 0x808 , 0xf7 , 0xf7 , 0xff ) ;\r\nF_4 ( V_2 , 0x80b , 0x02 , 0x02 , 0x3f ) ;\r\n} else if ( V_45 == V_73 ) {\r\nF_4 ( V_2 , 0x808 , 0xf8 , 0xf8 , 0xff ) ;\r\nF_4 ( V_2 , 0x80b , 0x03 , 0x03 , 0x3f ) ;\r\n} else {\r\nF_4 ( V_2 , 0x808 , 0xf6 , 0xf6 , 0xff ) ;\r\nF_4 ( V_2 , 0x80b , 0x01 , 0x01 , 0x3f ) ;\r\n}\r\n} else if ( V_45 & V_62 ) {\r\nF_4 ( V_2 , 0x808 , 0xff , 0xff , 0xff ) ;\r\nF_4 ( V_2 , 0x80b , 0x03 , 0x03 , 0x3f ) ;\r\n} else if ( V_45 & V_74 ) {\r\nF_4 ( V_2 , 0x808 , 0xff , 0xff , 0xff ) ;\r\nF_4 ( V_2 , 0x80b , 0x03 , 0x03 , 0x3f ) ;\r\n}\r\nV_21 = F_10 ( V_2 , 0x803 ) ;\r\nif ( V_21 & 0x10 ) {\r\nV_21 &= ~ 0x10 ;\r\nF_4 ( V_2 , 0x803 , V_21 , V_21 , 0x1f ) ;\r\nV_21 |= 0x10 ;\r\nF_4 ( V_2 , 0x803 , V_21 , V_21 , 0x1f ) ;\r\n}\r\n}\r\nstatic int F_26 ( struct V_16 * V_17 ,\r\nconst struct V_75 * V_76 )\r\n{\r\nstruct V_1 * V_2 = F_17 ( V_17 ) ;\r\nF_25 ( V_2 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_27 ( struct V_1 * V_2 , enum V_77 V_78 ,\r\nenum V_79 V_80 )\r\n{\r\nstruct V_18 * V_19 = & V_2 -> V_44 ;\r\nstruct V_16 * V_17 = & V_19 -> V_17 ;\r\nenum T_6 {\r\nV_81 , V_82 , V_83 , V_84 , V_85 , V_86 , V_87\r\n} V_88 [ 3 ] = { V_81 , V_81 , V_81 } ;\r\nT_2 V_89 ;\r\nT_2 V_90 ;\r\nT_2 V_91 ;\r\nT_3 V_92 ;\r\nint V_93 ;\r\nF_23 ( V_17 , L_12 ,\r\nV_78 , V_80 ) ;\r\nif ( V_78 >= V_94 &&\r\nV_78 <= V_95 ) {\r\nV_89 = 0xf0 + ( V_78 - V_94 ) ;\r\nV_88 [ 0 ] = V_82 ;\r\nV_91 = 0x0 ;\r\n} else if ( V_78 >= V_96 ) {\r\nint V_97 = V_78 & 0xf000 ;\r\nint V_98 = V_78 & 0xf0000 ;\r\nint V_99 = V_78 & 0xf00000 ;\r\nif ( ( V_78 & ~ 0xfff000 ) ||\r\nV_97 < V_96 ||\r\nV_97 > V_100 ||\r\nV_98 < V_101 ||\r\nV_98 > V_102 ||\r\nV_99 < V_103 ||\r\nV_99 > V_104 ) {\r\nF_28 ( V_17 , L_13 ,\r\nV_78 ) ;\r\nreturn - V_105 ;\r\n}\r\nV_89 = ( V_97 - V_96 ) >> 12 ;\r\nV_88 [ 0 ] = V_83 ;\r\nV_89 |= ( V_98 - V_101 ) >> 12 ;\r\nV_88 [ 1 ] = V_87 ;\r\nV_89 |= ( V_99 - V_103 ) >> 14 ;\r\nV_88 [ 2 ] = V_86 ;\r\nV_91 = 0x6 ;\r\n} else {\r\nint V_97 = V_78 & 0xf0 ;\r\nint V_106 = V_78 & 0xf00 ;\r\nif ( ( V_78 & ~ 0xff0 ) ||\r\nV_97 < V_107 ||\r\nV_97 > V_108 ||\r\nV_106 < V_109 ||\r\nV_106 > V_110 ) {\r\nF_28 ( V_17 , L_13 ,\r\nV_78 ) ;\r\nreturn - V_105 ;\r\n}\r\nV_89 = 0xf0 + ( ( V_97 - V_107 ) >> 4 ) ;\r\nV_88 [ 0 ] = V_83 ;\r\nif ( V_106 >= V_111 ) {\r\nV_89 &= 0x3f ;\r\nV_89 |= ( V_106 - V_111 ) >> 2 ;\r\nV_88 [ 2 ] = V_84 ;\r\n} else {\r\nV_89 &= 0xcf ;\r\nV_89 |= ( V_106 - V_109 ) >> 4 ;\r\nV_88 [ 1 ] = V_84 ;\r\n}\r\nV_91 = 0x2 ;\r\n}\r\nswitch ( V_80 ) {\r\ncase V_112 :\r\ncase V_113 :\r\nbreak;\r\ncase V_114 :\r\nV_89 &= ~ 0x30 ;\r\nV_88 [ 1 ] = V_85 ;\r\nbreak;\r\ncase V_115 :\r\nV_89 = ( V_89 & ~ 0x30 ) | 0x10 ;\r\nV_88 [ 1 ] = V_85 ;\r\nbreak;\r\ncase V_116 :\r\nV_89 = ( V_89 & ~ 0x30 ) | 0x20 ;\r\nV_88 [ 1 ] = V_85 ;\r\nbreak;\r\ncase V_117 :\r\nV_89 &= ~ 0xc0 ;\r\nV_88 [ 2 ] = V_85 ;\r\nbreak;\r\ncase V_118 :\r\nV_89 = ( V_89 & ~ 0xc0 ) | 0x40 ;\r\nV_88 [ 2 ] = V_85 ;\r\nbreak;\r\ndefault:\r\nF_28 ( V_17 , L_14 ,\r\nV_80 ) ;\r\nreturn - V_105 ;\r\n}\r\nF_4 ( V_2 , 0x103 , V_89 , V_89 , 0xf7 ) ;\r\nF_12 ( V_2 , 0x401 , ~ 0x6 , V_91 ) ;\r\nV_90 = F_10 ( V_2 , 0x102 ) ;\r\nif ( V_88 [ 2 ] == V_81 )\r\nV_90 &= ~ 0x2 ;\r\nelse\r\nV_90 |= 0x2 ;\r\nif ( V_88 [ 1 ] != V_81 && V_88 [ 2 ] != V_81 )\r\nV_90 |= 0x4 ;\r\nelse\r\nV_90 &= ~ 0x4 ;\r\nF_4 ( V_2 , 0x102 , V_90 , V_90 , 0x17 ) ;\r\nV_92 = F_11 ( V_2 , V_36 ) ;\r\nV_92 &= 0xff000000 ;\r\nV_92 |= 0x00005000 ;\r\nif ( V_88 [ 1 ] != V_81 && V_88 [ 2 ] != V_81 )\r\nV_92 |= 0x00000030 ;\r\nfor ( V_93 = 0 ; V_93 < 3 ; V_93 ++ ) {\r\nswitch ( V_88 [ V_93 ] ) {\r\ndefault:\r\ncase V_81 :\r\nV_92 |= ( 0x00000200 << V_93 ) ;\r\nbreak;\r\ncase V_82 :\r\ncase V_83 :\r\nif ( V_93 > 0 )\r\nV_92 |= 0x00002000 ;\r\nbreak;\r\ncase V_84 :\r\ncase V_86 :\r\ncase V_87 :\r\nV_92 |= ( 0x00000200 << V_93 ) ;\r\nif ( V_93 == 0 && V_88 [ V_93 ] == V_84 )\r\nV_92 &= ~ 0x00001000 ;\r\nbreak;\r\ncase V_85 :\r\nV_92 |= ( 0x00000240 << V_93 ) ;\r\nif ( V_93 == 0 )\r\nV_92 &= ~ 0x00004000 ;\r\nbreak;\r\n}\r\n}\r\nF_6 ( V_2 , V_36 , V_92 ) ;\r\nV_19 -> V_78 = V_78 ;\r\nV_19 -> V_80 = V_80 ;\r\nF_29 ( V_2 ) ;\r\nF_25 ( V_2 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_30 ( struct V_16 * V_17 ,\r\nT_3 V_119 , T_3 V_120 , T_3 V_121 )\r\n{\r\nstruct V_18 * V_19 = F_16 ( V_17 ) ;\r\nstruct V_1 * V_2 = F_17 ( V_17 ) ;\r\nreturn F_27 ( V_2 , V_119 , V_19 -> V_80 ) ;\r\n}\r\nstatic int F_31 ( struct V_16 * V_17 ,\r\nT_3 V_119 , T_3 V_120 , T_3 V_121 )\r\n{\r\nstruct V_18 * V_19 = F_16 ( V_17 ) ;\r\nstruct V_1 * V_2 = F_17 ( V_17 ) ;\r\nreturn F_27 ( V_2 , V_19 -> V_78 , V_119 ) ;\r\n}\r\nstatic int F_32 ( struct V_16 * V_17 , struct V_122 * V_123 )\r\n{\r\nstruct V_18 * V_19 = F_16 ( V_17 ) ;\r\nstruct V_1 * V_2 = F_17 ( V_17 ) ;\r\nT_2 V_124 ;\r\nT_2 V_125 ;\r\nint V_40 = 0 ;\r\nif ( V_19 -> V_126 )\r\nreturn 0 ;\r\nV_124 = F_10 ( V_2 , 0x40e ) & 0x20 ;\r\nV_123 -> signal = V_124 ? 0xffff : 0x0 ;\r\nV_123 -> V_127 |=\r\nV_128 | V_129 |\r\nV_130 | V_131 ;\r\nV_125 = F_10 ( V_2 , 0x804 ) ;\r\nif ( ( V_125 & 0xf ) == 1 )\r\nV_40 |= V_132 ;\r\nelse\r\nV_40 |= V_133 ;\r\nif ( V_125 == 2 || V_125 == 4 )\r\nV_40 = V_134 | V_135 ;\r\nif ( V_125 & 0x10 )\r\nV_40 |= V_136 ;\r\nV_123 -> V_137 = V_40 ;\r\nV_123 -> V_138 = V_19 -> V_138 ;\r\nreturn 0 ;\r\n}\r\nstatic int F_33 ( struct V_16 * V_17 , const struct V_122 * V_123 )\r\n{\r\nstruct V_18 * V_19 = F_16 ( V_17 ) ;\r\nstruct V_1 * V_2 = F_17 ( V_17 ) ;\r\nT_2 V_21 ;\r\nif ( V_19 -> V_126 )\r\nreturn 0 ;\r\nV_21 = F_10 ( V_2 , 0x809 ) ;\r\nV_21 &= ~ 0xf ;\r\nswitch ( V_123 -> V_138 ) {\r\ncase V_139 :\r\nbreak;\r\ncase V_140 :\r\ncase V_141 :\r\nV_21 |= 0x4 ;\r\nbreak;\r\ncase V_142 :\r\nV_21 |= 0x7 ;\r\nbreak;\r\ncase V_143 :\r\nV_21 |= 0x1 ;\r\nbreak;\r\ndefault:\r\nreturn - V_105 ;\r\n}\r\nF_4 ( V_2 , 0x809 , V_21 , V_21 , 0xff ) ;\r\nV_19 -> V_138 = V_123 -> V_138 ;\r\nreturn 0 ;\r\n}\r\nstatic int F_34 ( struct V_16 * V_17 , T_4 V_144 )\r\n{\r\nstruct V_18 * V_19 = F_16 ( V_17 ) ;\r\nstruct V_1 * V_2 = F_17 ( V_17 ) ;\r\nT_2 V_145 = 0 ;\r\nT_2 V_146 = 0 ;\r\nif ( V_19 -> V_126 == 0 && V_19 -> V_45 == V_144 )\r\nreturn 0 ;\r\nV_19 -> V_126 = 0 ;\r\nV_19 -> V_45 = V_144 ;\r\nif ( V_19 -> V_45 == V_72 ) {\r\nV_145 = 0x2 ;\r\n} else if ( V_19 -> V_45 == V_147 ) {\r\nV_145 = 0x3 ;\r\n} else if ( V_19 -> V_45 == V_65 ) {\r\nV_146 = 1 ;\r\nV_145 = 0x5 ;\r\n} else if ( V_19 -> V_45 == V_148 ) {\r\nV_145 = 0x6 ;\r\n} else if ( V_19 -> V_45 == V_63 ) {\r\nV_145 = 0x7 ;\r\n} else if ( V_19 -> V_45 == V_64 ) {\r\nV_145 = 0x8 ;\r\n} else {\r\nif ( V_19 -> V_45 & V_60 )\r\nV_145 = 0x1 ;\r\nelse if ( V_19 -> V_45 & V_62 )\r\nV_145 = 0x4 ;\r\nelse if ( V_19 -> V_45 & V_74 )\r\nV_145 = 0xc ;\r\n}\r\nF_23 ( V_17 , L_15 , V_145 ) ;\r\nif ( V_145 >= 4 && V_145 < 8 ) {\r\nF_12 ( V_2 , 0x400 , ~ 0xf , 1 ) ;\r\nF_12 ( V_2 , 0x47b , ~ 6 , 0 ) ;\r\n}\r\nF_12 ( V_2 , 0x400 , ~ 0x2f , V_145 | 0x20 ) ;\r\nF_12 ( V_2 , 0x403 , ~ 0x3 , V_146 ) ;\r\nF_22 ( V_2 ) ;\r\nF_25 ( V_2 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_35 ( struct V_16 * V_17 )\r\n{\r\nstruct V_18 * V_19 = F_16 ( V_17 ) ;\r\nV_19 -> V_126 = 1 ;\r\nreturn 0 ;\r\n}\r\nstatic int F_36 ( struct V_149 * V_150 )\r\n{\r\nstruct V_16 * V_17 = F_37 ( V_150 ) ;\r\nstruct V_1 * V_2 = F_17 ( V_17 ) ;\r\nswitch ( V_150 -> V_151 ) {\r\ncase V_152 :\r\nF_1 ( V_2 , 0x414 , V_150 -> V_40 - 128 ) ;\r\nbreak;\r\ncase V_153 :\r\nF_1 ( V_2 , 0x415 , V_150 -> V_40 << 1 ) ;\r\nbreak;\r\ncase V_154 :\r\nF_1 ( V_2 , 0x420 , V_150 -> V_40 << 1 ) ;\r\nF_1 ( V_2 , 0x421 , V_150 -> V_40 << 1 ) ;\r\nbreak;\r\ncase V_155 :\r\nF_1 ( V_2 , 0x422 , V_150 -> V_40 ) ;\r\nbreak;\r\ndefault:\r\nreturn - V_105 ;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic int F_38 ( struct V_16 * V_17 , struct V_156 * V_145 )\r\n{\r\nstruct V_18 * V_19 = F_16 ( V_17 ) ;\r\nstruct V_1 * V_2 = F_17 ( V_17 ) ;\r\nint V_157 , V_158 , V_159 , V_160 , V_161 , V_162 ;\r\nint V_163 = ! ( V_19 -> V_45 & V_71 ) ;\r\nif ( V_145 -> V_164 != V_165 )\r\nreturn - V_105 ;\r\nV_145 -> V_166 = V_167 ;\r\nV_145 -> V_168 = V_169 ;\r\nV_159 = ( F_10 ( V_2 , 0x476 ) & 0x3f ) << 4 ;\r\nV_159 |= ( F_10 ( V_2 , 0x475 ) & 0xf0 ) >> 4 ;\r\nV_160 = ( F_10 ( V_2 , 0x472 ) & 0x3f ) << 4 ;\r\nV_160 |= ( F_10 ( V_2 , 0x471 ) & 0xf0 ) >> 4 ;\r\nV_162 = V_145 -> V_170 + ( V_163 ? 3 : 1 ) ;\r\nif ( ( V_145 -> V_171 * 16 < V_160 ) || ( V_160 < V_145 -> V_171 ) ||\r\n( V_162 * 8 < V_159 ) || ( V_159 < V_162 ) ) {\r\nF_28 ( V_17 , L_16 ,\r\nV_145 -> V_171 , V_145 -> V_170 ) ;\r\nreturn - V_172 ;\r\n}\r\nV_157 = ( V_160 * ( 1 << 20 ) ) / V_145 -> V_171 - ( 1 << 20 ) ;\r\nV_158 = ( 1 << 16 ) - ( V_159 * ( 1 << 9 ) / V_162 - ( 1 << 9 ) ) ;\r\nV_158 &= 0x1fff ;\r\nif ( V_145 -> V_171 >= 385 )\r\nV_161 = 0 ;\r\nelse if ( V_145 -> V_171 > 192 )\r\nV_161 = 1 ;\r\nelse if ( V_145 -> V_171 > 96 )\r\nV_161 = 2 ;\r\nelse\r\nV_161 = 3 ;\r\nF_23 ( V_17 ,\r\nL_17 ,\r\nV_145 -> V_171 , V_145 -> V_170 , V_157 , V_158 ) ;\r\nF_1 ( V_2 , 0x418 , V_157 & 0xff ) ;\r\nF_1 ( V_2 , 0x419 , ( V_157 >> 8 ) & 0xff ) ;\r\nF_1 ( V_2 , 0x41a , V_157 >> 16 ) ;\r\nF_1 ( V_2 , 0x41c , V_158 & 0xff ) ;\r\nF_1 ( V_2 , 0x41d , V_158 >> 8 ) ;\r\nF_1 ( V_2 , 0x41e , 0x8 | V_161 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_39 ( struct V_16 * V_17 , int V_173 )\r\n{\r\nstruct V_1 * V_2 = F_17 ( V_17 ) ;\r\nF_23 ( V_17 , L_18 , V_173 ? L_19 : L_20 ) ;\r\nif ( V_173 ) {\r\nF_1 ( V_2 , 0x115 , 0x8c ) ;\r\nF_1 ( V_2 , 0x116 , 0x07 ) ;\r\n} else {\r\nF_1 ( V_2 , 0x115 , 0x00 ) ;\r\nF_1 ( V_2 , 0x116 , 0x00 ) ;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic void F_40 ( struct V_1 * V_2 )\r\n{\r\nstatic const char * const V_174 [] = {\r\nL_21 ,\r\nL_22 , L_23 , L_24 ,\r\nL_25 , L_26 , L_27 , L_28 , L_29 ,\r\nL_30 , L_31 , L_32 ,\r\nL_33 ,\r\nL_34 , L_35 , L_36\r\n} ;\r\nstruct V_18 * V_19 = & V_2 -> V_44 ;\r\nstruct V_16 * V_17 = & V_19 -> V_17 ;\r\nT_2 V_175 = F_10 ( V_2 , 0x400 ) & 0xf ;\r\nT_2 V_176 = F_10 ( V_2 , 0x40d ) ;\r\nT_2 V_177 = F_10 ( V_2 , 0x40e ) ;\r\nint V_78 = V_19 -> V_78 ;\r\nF_41 ( V_17 , L_37 ,\r\n( V_177 & 0x20 ) ? L_38 : L_39 ) ;\r\nF_41 ( V_17 , L_40 ,\r\nV_174 [ V_176 & 0xf ] ) ;\r\nF_41 ( V_17 , L_41 ,\r\nV_175 ? V_174 [ V_175 ]\r\n: L_42 ) ;\r\nif ( V_78 >= V_94 &&\r\nV_78 <= V_95 ) {\r\nF_41 ( V_17 , L_43 ,\r\nV_78 - V_94 + 1 ) ;\r\n} else {\r\nF_41 ( V_17 , L_44\r\nL_45 ,\r\n( V_78 & 0xf0 ) >> 4 ,\r\n( V_78 & 0xf00 ) >> 8 ) ;\r\n}\r\nF_41 ( V_17 , L_46 ,\r\nV_19 -> V_178 ) ;\r\n}\r\nstatic void F_42 ( struct V_1 * V_2 )\r\n{\r\nstruct V_18 * V_19 = & V_2 -> V_44 ;\r\nstruct V_16 * V_17 = & V_19 -> V_17 ;\r\nT_2 V_179 = F_10 ( V_2 , 0x803 ) ;\r\nT_2 V_180 = F_10 ( V_2 , 0x804 ) ;\r\nT_2 V_181 = F_10 ( V_2 , 0x805 ) ;\r\nT_2 V_182 = F_10 ( V_2 , 0x808 ) ;\r\nT_2 V_183 = F_10 ( V_2 , 0x809 ) ;\r\nT_2 V_184 = F_10 ( V_2 , 0x80b ) ;\r\nT_2 V_185 = F_10 ( V_2 , 0x8d3 ) ;\r\nint V_80 = V_19 -> V_80 ;\r\nchar * V_186 ;\r\nswitch ( V_180 ) {\r\ncase 0x00 : V_186 = L_47 ; break;\r\ncase 0x01 : V_186 = L_48 ; break;\r\ncase 0x02 : V_186 = L_49 ; break;\r\ncase 0x04 : V_186 = L_50 ; break;\r\ncase 0x10 : V_186 = L_51 ; break;\r\ncase 0x11 : V_186 = L_52 ; break;\r\ncase 0x12 : V_186 = L_53 ; break;\r\ncase 0x14 : V_186 = L_54 ; break;\r\ncase 0xfe : V_186 = L_55 ; break;\r\ndefault: V_186 = L_56 ; break;\r\n}\r\nF_41 ( V_17 , L_57 , V_186 ) ;\r\nswitch ( V_181 ) {\r\ncase 0x00 : V_186 = L_56 ; break;\r\ncase 0x01 : V_186 = L_58 ; break;\r\ncase 0x02 : V_186 = L_59 ; break;\r\ncase 0x03 : V_186 = L_60 ; break;\r\ncase 0x04 : V_186 = L_61 ; break;\r\ncase 0x05 : V_186 = L_62 ; break;\r\ncase 0x06 : V_186 = L_63 ; break;\r\ncase 0x07 : V_186 = L_64 ; break;\r\ncase 0x08 : V_186 = L_65 ; break;\r\ncase 0x09 : V_186 = L_66 ; break;\r\ncase 0x0a : V_186 = L_67 ; break;\r\ncase 0x0b : V_186 = L_68 ; break;\r\ncase 0x0c : V_186 = L_69 ; break;\r\ncase 0x0d : V_186 = L_70 ; break;\r\ncase 0x0e : V_186 = L_71 ; break;\r\ncase 0x0f : V_186 = L_72 ; break;\r\ncase 0x10 : V_186 = L_73 ; break;\r\ncase 0xfd : V_186 = L_74 ; break;\r\ncase 0xfe : V_186 = L_75 ; break;\r\ncase 0xff : V_186 = L_76 ; break;\r\ndefault: V_186 = L_56 ; break;\r\n}\r\nF_41 ( V_17 , L_77 , V_186 ) ;\r\nF_41 ( V_17 , L_78 ,\r\n( V_185 & 0x2 ) ? L_79 : L_80 ) ;\r\nF_41 ( V_17 , L_81 ,\r\n( V_179 & 0x10 ) ? L_82 : L_83 ) ;\r\nswitch ( V_182 >> 4 ) {\r\ncase 0x00 : V_186 = L_84 ; break;\r\ncase 0x01 : V_186 = L_72 ; break;\r\ncase 0x02 : V_186 = L_58 ; break;\r\ncase 0x03 : V_186 = L_59 ; break;\r\ncase 0x04 : V_186 = L_60 ; break;\r\ncase 0x05 : V_186 = L_61 ; break;\r\ncase 0x06 : V_186 = L_62 ; break;\r\ncase 0x07 : V_186 = L_63 ; break;\r\ncase 0x08 : V_186 = L_64 ; break;\r\ncase 0x09 : V_186 = L_65 ; break;\r\ncase 0x0a : V_186 = L_66 ; break;\r\ncase 0x0b : V_186 = L_67 ; break;\r\ncase 0x0c : V_186 = L_68 ; break;\r\ncase 0x0d : V_186 = L_69 ; break;\r\ncase 0x0e : V_186 = L_85 ; break;\r\ncase 0x0f : V_186 = L_42 ; break;\r\ndefault: V_186 = L_84 ; break;\r\n}\r\nF_41 ( V_17 , L_86 , V_186 ) ;\r\nif ( ( V_182 >> 4 ) < 0xF ) {\r\nswitch ( V_182 & 0xF ) {\r\ncase 0x00 : V_186 = L_87 ; break;\r\ncase 0x01 : V_186 = L_88 ; break;\r\ncase 0x02 : V_186 = L_89 ; break;\r\ncase 0x03 : V_186 = L_90 ; break;\r\ncase 0x04 : V_186 = L_91 ; break;\r\ncase 0x05 : V_186 = L_92 ; break;\r\ncase 0x06 : V_186 = L_93 ; break;\r\ncase 0x07 : V_186 = L_94 ; break;\r\ndefault: V_186 = L_84 ;\r\n}\r\nF_41 ( V_17 , L_95 , V_186 ) ;\r\n} else {\r\nswitch ( V_182 & 0xF ) {\r\ncase 0x00 : V_186 = L_96 ; break;\r\ncase 0x01 : V_186 = L_97 ; break;\r\ncase 0x02 : V_186 = L_98 ; break;\r\ncase 0x03 : V_186 = L_99 ; break;\r\ncase 0x04 : V_186 = L_100 ; break;\r\ncase 0x05 : V_186 = L_101 ; break;\r\ncase 0x06 : V_186 = L_72 ; break;\r\ncase 0x07 : V_186 = L_58 ; break;\r\ncase 0x08 : V_186 = L_59 ; break;\r\ncase 0x09 : V_186 = L_102 ; break;\r\ncase 0x0a : V_186 = L_103 ; break;\r\ncase 0x0b : V_186 = L_104 ; break;\r\ncase 0x0f : V_186 = L_105 ; break;\r\ndefault: V_186 = L_84 ; break;\r\n}\r\nF_41 ( V_17 , L_106 , V_186 ) ;\r\n}\r\nif ( V_80 )\r\nF_41 ( V_17 , L_107 ,\r\nV_80 ) ;\r\nelse\r\nF_41 ( V_17 , L_108 ) ;\r\nswitch ( V_183 & 0xf ) {\r\ncase 0 : V_186 = L_109 ; break;\r\ncase 1 : V_186 = L_110 ; break;\r\ncase 2 : V_186 = L_111 ; break;\r\ncase 3 : V_186 = L_112 ; break;\r\ncase 4 : V_186 = L_48 ; break;\r\ncase 5 : V_186 = L_113 ; break;\r\ncase 6 : V_186 = L_114 ; break;\r\ncase 7 : V_186 = L_115 ; break;\r\ndefault: V_186 = L_84 ; break;\r\n}\r\nF_41 ( V_17 , L_116 , V_186 ) ;\r\nif ( ( V_182 & 0xf ) == 0xf ) {\r\nswitch ( ( V_184 >> 3 ) & 0x1 ) {\r\ncase 0 : V_186 = L_117 ; break;\r\ncase 1 : V_186 = L_118 ; break;\r\n}\r\nF_41 ( V_17 , L_119 , V_186 ) ;\r\nswitch ( V_184 & 0x7 ) {\r\ncase 0 : V_186 = L_120 ; break;\r\ncase 1 : V_186 = L_72 ; break;\r\ncase 2 : V_186 = L_58 ; break;\r\ncase 3 : V_186 = L_59 ; break;\r\ncase 4 : V_186 = L_121 ; break;\r\ndefault: V_186 = L_84 ; break;\r\n}\r\nF_41 ( V_17 , L_122 , V_186 ) ;\r\n}\r\n}\r\nstatic int F_43 ( struct V_16 * V_17 )\r\n{\r\nstruct V_1 * V_2 = F_17 ( V_17 ) ;\r\nF_40 ( V_2 ) ;\r\nF_42 ( V_2 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_44 ( struct V_16 * V_17 ,\r\nstruct V_187 * V_5 )\r\n{\r\nstruct V_1 * V_2 = F_17 ( V_17 ) ;\r\nif ( ( V_5 -> V_5 & 0x3 ) != 0 )\r\nreturn - V_105 ;\r\nV_5 -> V_188 = 4 ;\r\nV_5 -> V_40 = F_11 ( V_2 , V_5 -> V_5 & 0x00000ffc ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_45 ( struct V_16 * V_17 ,\r\nconst struct V_187 * V_5 )\r\n{\r\nstruct V_1 * V_2 = F_17 ( V_17 ) ;\r\nif ( ( V_5 -> V_5 & 0x3 ) != 0 )\r\nreturn - V_105 ;\r\nF_6 ( V_2 , V_5 -> V_5 & 0x00000ffc , V_5 -> V_40 ) ;\r\nreturn 0 ;\r\n}\r\nint F_46 ( struct V_1 * V_2 )\r\n{\r\nstruct V_18 * V_19 = & V_2 -> V_44 ;\r\nstruct V_16 * V_17 ;\r\nint V_189 ;\r\nV_19 -> V_190 = F_11 ( V_2 , V_31 ) & 0xffff ;\r\nV_19 -> V_78 = V_191 ;\r\nV_19 -> V_80 = V_118 ;\r\nV_19 -> V_178 = 48000 ;\r\nV_19 -> V_138 = V_141 ;\r\nV_19 -> V_69 = 0 ;\r\nV_19 -> V_70 = ( 10 + V_19 -> V_69 - 2 ) ;\r\nV_17 = & V_19 -> V_17 ;\r\nF_47 ( V_17 , & V_192 ) ;\r\nF_48 ( V_17 , V_2 ) ;\r\nsnprintf ( V_17 -> V_193 , sizeof( V_17 -> V_193 ) ,\r\nL_123 , V_2 -> V_194 . V_193 , ( V_19 -> V_190 >> 4 ) ) ;\r\nV_17 -> V_195 = V_196 ;\r\nF_49 ( & V_19 -> V_42 , 9 ) ;\r\nF_50 ( & V_19 -> V_42 , & V_197 ,\r\nV_152 , 0 , 255 , 1 , 128 ) ;\r\nF_50 ( & V_19 -> V_42 , & V_197 ,\r\nV_153 , 0 , 127 , 1 , 64 ) ;\r\nF_50 ( & V_19 -> V_42 , & V_197 ,\r\nV_154 , 0 , 127 , 1 , 64 ) ;\r\nF_50 ( & V_19 -> V_42 , & V_197 ,\r\nV_155 , - 128 , 127 , 1 , 0 ) ;\r\nV_19 -> V_38 = F_50 ( & V_19 -> V_42 ,\r\n& V_198 , V_199 ,\r\n0 , 65535 , 65535 / 100 , 0 ) ;\r\nF_50 ( & V_19 -> V_42 ,\r\n& V_198 , V_200 ,\r\n0 , 1 , 1 , 0 ) ;\r\nF_50 ( & V_19 -> V_42 , & V_198 ,\r\nV_201 ,\r\n0 , 65535 , 65535 / 100 , 32768 ) ;\r\nF_50 ( & V_19 -> V_42 , & V_198 ,\r\nV_202 ,\r\n0 , 65535 , 65535 / 100 , 32768 ) ;\r\nF_50 ( & V_19 -> V_42 , & V_198 ,\r\nV_203 ,\r\n0 , 65535 , 65535 / 100 , 32768 ) ;\r\nV_17 -> V_204 = & V_19 -> V_42 ;\r\nif ( V_19 -> V_42 . error ) {\r\nint V_189 = V_19 -> V_42 . error ;\r\nF_51 ( & V_19 -> V_42 ) ;\r\nreturn V_189 ;\r\n}\r\nV_189 = F_52 ( & V_2 -> V_194 , V_17 ) ;\r\nif ( V_189 )\r\nF_51 ( & V_19 -> V_42 ) ;\r\nelse\r\nF_14 ( V_2 ) ;\r\nreturn V_189 ;\r\n}
