$date
	Thu Jan 16 15:36:14 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module D_Flip_Flop_tb $end
$var wire 1 ! Q $end
$var reg 1 " D $end
$var reg 1 # clk $end
$var reg 1 $ reset $end
$scope module I1 $end
$var wire 1 " D $end
$var wire 1 # clk $end
$var wire 1 $ reset $end
$var reg 1 ! Q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1$
1#
x"
1!
$end
#1
0"
0$
0#
#2
1"
1#
#3
0"
0#
#4
1"
1#
#5
0"
0#
#6
0!
1#
#7
0#
#8
1#
#9
0#
#10
1#
