
****** PlanAhead v14.7
  **** Build 321239 by xbuild on Fri Sep 27 19:31:35 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source {D:/Documents/Electrical Engineering/Projects/Microphone Array/ISE/PosedgeOne_ftdi_afifo_loopback_950112/ise/pa.fromNetlist.tcl}
# create_project -name ft_afifo_hls_loopback -dir "D:/Documents/Electrical Engineering/Projects/Microphone Array/ISE/PosedgeOne_ftdi_afifo_loopback_950112/ise/planAhead_run_3" -part xc6slx9tqg144-2
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "D:/Documents/Electrical Engineering/Projects/Microphone Array/ISE/PosedgeOne_ftdi_afifo_loopback_950112/ise/afifo_loopback.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {D:/Documents/Electrical Engineering/Projects/Microphone Array/ISE/PosedgeOne_ftdi_afifo_loopback_950112/ise} {ipcore_dir} }
# add_files [list {ipcore_dir/data_fifo.ncf}] -fileset [get_property constrset [current_run]]
# add_files [list {ipcore_dir/fifo.ncf}] -fileset [get_property constrset [current_run]]
# set_param project.pinAheadLayout  yes
# set_property target_constrs_file "afifo.ucf" [current_fileset -constrset]
Adding file 'D:/Documents/Electrical Engineering/Projects/Microphone Array/ISE/PosedgeOne_ftdi_afifo_loopback_950112/ise/afifo.ucf' to fileset 'constrs_1'
# add_files [list {afifo.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc6slx9tqg144-2
Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design afifo_loopback.ngc ...
WARNING:NetListWriters:298 - No output is written to afifo_loopback.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus fifo_din<55 : 0> on block afifo_loopback
   is not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file afifo_loopback.edif ...
ngc2edif: Total memory usage is 74568 kilobytes

Parsing EDIF File [./planAhead_run_3/ft_afifo_hls_loopback.data/cache/afifo_loopback_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_3/ft_afifo_hls_loopback.data/cache/afifo_loopback_ngc_zx.edif]
Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design fifo.ngc ...
WARNING:NetListWriters:298 - No output is written to fifo.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2 :
   0> on block fifo is not reconstructed, because there are some missing bus
   signals.
  finished :Prep
Writing EDIF netlist file fifo.edif ...
ngc2edif: Total memory usage is 74568 kilobytes

Reading core file 'D:/Documents/Electrical Engineering/Projects/Microphone Array/ISE/PosedgeOne_ftdi_afifo_loopback_950112/ise/ipcore_dir/fifo.ngc' for (cell view 'fifo', library 'afifo_loopback_lib', file 'afifo_loopback.ngc')
Parsing EDIF File [./planAhead_run_3/ft_afifo_hls_loopback.data/cache/fifo_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_3/ft_afifo_hls_loopback.data/cache/fifo_ngc_zx.edif]
Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design data_fifo.ngc ...
WARNING:NetListWriters:298 - No output is written to data_fifo.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file data_fifo.edif ...
ngc2edif: Total memory usage is 74696 kilobytes

Reading core file 'D:/Documents/Electrical Engineering/Projects/Microphone Array/ISE/PosedgeOne_ftdi_afifo_loopback_950112/ise/ipcore_dir/data_fifo.ngc' for (cell view 'data_fifo', library 'afifo_loopback_lib', file 'afifo_loopback.ngc')
Parsing EDIF File [./planAhead_run_3/ft_afifo_hls_loopback.data/cache/data_fifo_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_3/ft_afifo_hls_loopback.data/cache/data_fifo_ngc_zx.edif]
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Loading clock regions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/ClockBuffers.xml
Loading package pin functions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/PinFunctions.xml...
Loading package from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/tqg144/Package.xml
Loading io standards from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/drc.xml
Parsing UCF File [D:/Documents/Electrical Engineering/Projects/Microphone Array/ISE/PosedgeOne_ftdi_afifo_loopback_950112/ise/ipcore_dir/data_fifo.ncf]
Finished Parsing UCF File [D:/Documents/Electrical Engineering/Projects/Microphone Array/ISE/PosedgeOne_ftdi_afifo_loopback_950112/ise/ipcore_dir/data_fifo.ncf]
Parsing UCF File [D:/Documents/Electrical Engineering/Projects/Microphone Array/ISE/PosedgeOne_ftdi_afifo_loopback_950112/ise/ipcore_dir/fifo.ncf]
Finished Parsing UCF File [D:/Documents/Electrical Engineering/Projects/Microphone Array/ISE/PosedgeOne_ftdi_afifo_loopback_950112/ise/ipcore_dir/fifo.ncf]
Parsing UCF File [D:/Documents/Electrical Engineering/Projects/Microphone Array/ISE/PosedgeOne_ftdi_afifo_loopback_950112/ise/ipcore_dir/fifo.ncf]
Finished Parsing UCF File [D:/Documents/Electrical Engineering/Projects/Microphone Array/ISE/PosedgeOne_ftdi_afifo_loopback_950112/ise/ipcore_dir/fifo.ncf]
Parsing UCF File [D:/Documents/Electrical Engineering/Projects/Microphone Array/ISE/PosedgeOne_ftdi_afifo_loopback_950112/ise/afifo.ucf]
Finished Parsing UCF File [D:/Documents/Electrical Engineering/Projects/Microphone Array/ISE/PosedgeOne_ftdi_afifo_loopback_950112/ise/afifo.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  IOBUF => IOBUF (OBUFT, IBUF): 8 instances

Phase 0 | Netlist Checksum: be1b2d37
link_design: Time (s): elapsed = 00:00:12 . Memory (MB): peak = 544.926 ; gain = 110.902
set_property iostandard LVCMOS25 [get_ports [list CLK_MCLK]]
set_property iostandard LVCMOS25 [get_ports [list CLK_SCK]]
exit
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Mon Nov 07 21:05:12 2016...
INFO: [Common 17-83] Releasing license: PlanAhead
