Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 282d139d98944506a1e604afa7dcfbe0 --incr --debug typical --relax --mt 2 -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_7 -L processing_system7_vip_v1_0_9 -L xil_defaultlib -L axi_lite_ipif_v3_0_4 -L lib_cdc_v1_0_2 -L interrupt_control_v3_1_4 -L axi_gpio_v2_0_23 -L generic_baseblocks_v2_1_0 -L axi_register_slice_v2_1_21 -L fifo_generator_v13_2_5 -L axi_data_fifo_v2_1_20 -L axi_crossbar_v2_1_22 -L proc_sys_reset_v5_0_13 -L lib_pkg_v1_0_2 -L lib_fifo_v1_0_14 -L blk_mem_gen_v8_4_4 -L lib_bmg_v1_0_13 -L lib_srl_fifo_v1_0_2 -L axi_datamover_v5_1_23 -L axi_vdma_v6_3_9 -L v_tc_v6_2_0 -L v_tc_v6_1_13 -L v_vid_in_axi4s_v4_0_9 -L v_axi4s_vid_out_v4_0_10 -L xlslice_v1_0_2 -L gigantic_mux -L xlconcat_v2_1_3 -L axi_protocol_converter_v2_1_21 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zynq_design_1_wrapper_behav xil_defaultlib.zynq_design_1_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-4940] 'zynq_design_1_auto_pc_2' remains a black box since it has no binding entity [C:/Users/jaxie963/cpre488/Labs/MP-0/mp-0_SB3_section_a/mp-0_SB3_section_a.ip_user_files/bd/zynq_design_1/sim/zynq_design_1.vhd:454]
WARNING: [VRFC 10-1393] static function called recursively - might cause difference in behavior across tools [/scratch/proj/xbuilds/SWIP/2020.1_0602_1208/infra/XSIM/lin/.cxl.ip/incl/axi_vdma_v6_3_9.vh:111]
WARNING: [VRFC 10-4940] 'bd_033f' remains a black box since it has no binding entity [C:/Users/jaxie963/cpre488/Labs/MP-0/mp-0_SB3_section_a/mp-0_SB3_section_a.ip_user_files/bd/zynq_design_1/ip/zynq_design_1_system_ila_0_1/sim/zynq_design_1_system_ila_0_1.vhd:141]
WARNING: [VRFC 10-4940] 'zynq_design_1_system_ila_2_1' remains a black box since it has no binding entity [C:/Users/jaxie963/cpre488/Labs/MP-0/mp-0_SB3_section_a/mp-0_SB3_section_a.ip_user_files/bd/zynq_design_1/sim/zynq_design_1.vhd:5050]
WARNING: [VRFC 10-4940] 'zynq_design_1_system_ila_3_1' remains a black box since it has no binding entity [C:/Users/jaxie963/cpre488/Labs/MP-0/mp-0_SB3_section_a/mp-0_SB3_section_a.ip_user_files/bd/zynq_design_1/sim/zynq_design_1.vhd:5055]
WARNING: [VRFC 10-1393] static function called recursively - might cause difference in behavior across tools [/scratch/proj/xbuilds/SWIP/2020.1_0602_1208/infra/XSIM/lin/.cxl.ip/incl/axi_vdma_v6_3_9.vh:111]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 64 for port 'WR_DATA_STRB' [/scratch/proj/xbuilds/SWIP/2020.1_0602_1208/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_9_axi_gp.v:208]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_bid' [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:5496]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_rid' [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:5514]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 64 for port 'WR_DATA_STRB' [/scratch/proj/xbuilds/SWIP/2020.1_0602_1208/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_9_axi_gp.v:292]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'WR_BYTES' [/scratch/proj/xbuilds/SWIP/2020.1_0602_1208/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_9_axi_hp.v:80]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'RD_BYTES' [/scratch/proj/xbuilds/SWIP/2020.1_0602_1208/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_9_axi_hp.v:89]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_bid' [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:10203]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_rid' [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:10221]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'm_axi_rdata' [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:10222]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'WR_BYTES' [/scratch/proj/xbuilds/SWIP/2020.1_0602_1208/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_9_axi_hp.v:165]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'RD_BYTES' [/scratch/proj/xbuilds/SWIP/2020.1_0602_1208/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_9_axi_hp.v:174]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'WR_BYTES' [/scratch/proj/xbuilds/SWIP/2020.1_0602_1208/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_9_axi_hp.v:251]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'RD_BYTES' [/scratch/proj/xbuilds/SWIP/2020.1_0602_1208/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_9_axi_hp.v:260]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'WR_BYTES' [/scratch/proj/xbuilds/SWIP/2020.1_0602_1208/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_9_axi_hp.v:337]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'RD_BYTES' [/scratch/proj/xbuilds/SWIP/2020.1_0602_1208/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_9_axi_hp.v:346]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 3 for port 'm_axi_bid' [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:7107]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 3 for port 'm_axi_rid' [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:7125]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'm_axi_rdata' [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:7126]
WARNING: [VRFC 10-5021] port 'aclk2x' is not connected on this instance [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/axi_crossbar_v2_1/hdl/axi_crossbar_v2_1_vl_rfs.v:3103]
WARNING: [VRFC 10-5021] port 'ENET0_GMII_RXD' is not connected on this instance [C:/Users/jaxie963/cpre488/Labs/MP-0/mp-0_SB3_section_a/mp-0_SB3_section_a.ip_user_files/bd/zynq_design_1/ip/zynq_design_1_processing_system7_0_0/sim/zynq_design_1_processing_system7_0_0.v:365]
WARNING: [VRFC 10-3027] 'ocm_wr_strb_port0' was previously declared with a different range [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:3759]
WARNING: [VRFC 10-5021] port 'aclk2x' is not connected on this instance [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/axi_protocol_converter_v2_1/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4376]
WARNING: [VRFC 10-5021] port 'aclk2x' is not connected on this instance [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/axi_protocol_converter_v2_1/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4631]
WARNING: [VRFC 10-3283] element index 64 into 'wrp_strb' is out of bounds [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:6084]
WARNING: [VRFC 10-3283] element index 128 into 'wrp_strb' is out of bounds [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:10844]
WARNING: [VRFC 10-3283] element index 128 into 'wrp_strb' is out of bounds [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:7722]
WARNING: [VRFC 10-3705] select index 4 into 'wr_fifo_rd_ptr' is out of bounds [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:7935]
WARNING: [VRFC 10-3705] select index 4 into 'ar_cnt' is out of bounds [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8074]
WARNING: [VRFC 10-3705] select index 4 into 'wr_rresp_cnt' is out of bounds [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8171]
WARNING: [VRFC 10-3705] select index 4 into 'rd_fifo_wr_ptr' is out of bounds [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8190]
WARNING: [VRFC 10-3705] select index 4 into 'rd_cnt' is out of bounds [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8331]
WARNING: [VRFC 10-3705] select index 4 into 'rresp_time_cnt' is out of bounds [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8336]
WARNING: [VRFC 10-3705] select index 4 into 'rd_fifo_rd_ptr' is out of bounds [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8341]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package axi_lite_ipif_v3_0_4.ipif_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package lib_pkg_v1_0_2.lib_pkg
Compiling package axi_vdma_v6_3_9.axi_vdma_pkg
Compiling package xpm.vcomponents
Compiling package ieee.std_logic_signed
Compiling package v_tc_v6_2_0.video_ctrl_pkg
Compiling package v_tc_v6_2_0.hwt_pkg
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=9,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_single_bit=0,c_vecto...]
Compiling architecture imp of entity axi_gpio_v2_0_23.GPIO_Core [\GPIO_Core(c_aw=9,c_gpio_width=8...]
Compiling architecture imp of entity axi_gpio_v2_0_23.axi_gpio [\axi_gpio(c_family="zynq",c_gpio...]
Compiling architecture zynq_design_1_axi_gpio_0_0_arch of entity xil_defaultlib.zynq_design_1_axi_gpio_0_0 [zynq_design_1_axi_gpio_0_0_defau...]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_single_bit=0,c_vecto...]
Compiling architecture imp of entity axi_gpio_v2_0_23.GPIO_Core [\GPIO_Core(c_aw=9,c_gpio_width=5...]
Compiling architecture imp of entity axi_gpio_v2_0_23.axi_gpio [\axi_gpio(c_family="zynq",c_gpio...]
Compiling architecture zynq_design_1_axi_gpio_1_0_arch of entity xil_defaultlib.zynq_design_1_axi_gpio_1_0 [zynq_design_1_axi_gpio_1_0_defau...]
Compiling architecture imp of entity axi_gpio_v2_0_23.GPIO_Core [\GPIO_Core(c_aw=9,c_gpio_width=8...]
Compiling architecture imp of entity axi_gpio_v2_0_23.axi_gpio [\axi_gpio(c_family="zynq",c_gpio...]
Compiling architecture zynq_design_1_axi_gpio_2_0_arch of entity xil_defaultlib.zynq_design_1_axi_gpio_2_0 [zynq_design_1_axi_gpio_2_0_defau...]
Compiling architecture structure of entity xil_defaultlib.m00_couplers_imp_WXE98K [m00_couplers_imp_wxe98k_default]
Compiling architecture structure of entity xil_defaultlib.s00_couplers_imp_T90PQ3 [s00_couplers_imp_t90pq3_default]
Compiling architecture structure of entity xil_defaultlib.s01_couplers_imp_1V67X7Z [s01_couplers_imp_1v67x7z_default]
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_22.axi_crossbar_v2_1_22_addr_decode...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module unisims_ver.SRLC32E_default
Compiling module axi_data_fifo_v2_1_20.axi_data_fifo_v2_1_20_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_20.axi_data_fifo_v2_1_20_axic_srl_f...
Compiling module axi_crossbar_v2_1_22.axi_crossbar_v2_1_22_si_transact...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_22.axi_crossbar_v2_1_22_si_transact...
Compiling module axi_crossbar_v2_1_22.axi_crossbar_v2_1_22_splitter
Compiling module axi_data_fifo_v2_1_20.axi_data_fifo_v2_1_20_axic_reg_s...
Compiling module axi_crossbar_v2_1_22.axi_crossbar_v2_1_22_wdata_route...
Compiling module axi_crossbar_v2_1_22.axi_crossbar_v2_1_22_addr_decode...
Compiling module axi_crossbar_v2_1_22.axi_crossbar_v2_1_22_addr_decode...
Compiling module axi_data_fifo_v2_1_20.axi_data_fifo_v2_1_20_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_20.axi_data_fifo_v2_1_20_axic_reg_s...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_22.axi_crossbar_v2_1_22_wdata_mux(C...
Compiling module axi_data_fifo_v2_1_20.axi_data_fifo_v2_1_20_axic_srl_f...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_21.axi_register_slice_v2_1_21_axic_...
Compiling module axi_register_slice_v2_1_21.axi_register_slice_v2_1_21_axic_...
Compiling module axi_register_slice_v2_1_21.axi_register_slice_v2_1_21_axic_...
Compiling module axi_register_slice_v2_1_21.axi_register_slice_v2_1_21_axic_...
Compiling module axi_register_slice_v2_1_21.axi_register_slice_v2_1_21_axi_r...
Compiling module axi_crossbar_v2_1_22.axi_crossbar_v2_1_22_addr_decode...
Compiling module axi_data_fifo_v2_1_20.axi_data_fifo_v2_1_20_axic_reg_s...
Compiling module axi_crossbar_v2_1_22.axi_crossbar_v2_1_22_wdata_mux(C...
Compiling module axi_data_fifo_v2_1_20.axi_data_fifo_v2_1_20_axic_srl_f...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_22.axi_crossbar_v2_1_22_addr_arbite...
Compiling module axi_crossbar_v2_1_22.axi_crossbar_v2_1_22_decerr_slav...
Compiling module axi_crossbar_v2_1_22.axi_crossbar_v2_1_22_crossbar(C_...
Compiling module axi_crossbar_v2_1_22.axi_crossbar_v2_1_22_axi_crossba...
Compiling module xil_defaultlib.zynq_design_1_xbar_2
Compiling architecture structure of entity xil_defaultlib.zynq_design_1_axi_mem_intercon_1 [zynq_design_1_axi_mem_intercon_1...]
Compiling module axi_vdma_v6_3_9.axi_vdma_v6_3_9_axis_infrastruct...
Compiling module axi_vdma_v6_3_9.axi_vdma_v6_3_9_axis_register_sl...
Compiling module axi_vdma_v6_3_9.axi_vdma_v6_3_9_axis_infrastruct...
Compiling module axi_vdma_v6_3_9.axi_vdma_v6_3_9_axis_register_sl...
Compiling module axi_vdma_v6_3_9.axi_vdma_v6_3_9_axis_dwidth_conv...
Compiling module axi_vdma_v6_3_9.axi_vdma_v6_3_9_axis_dwidth_conv...
Compiling module axi_vdma_v6_3_9.axi_vdma_v6_3_9_axis_infrastruct...
Compiling module axi_vdma_v6_3_9.axi_vdma_v6_3_9_axis_register_sl...
Compiling module axi_vdma_v6_3_9.axi_vdma_v6_3_9_axis_infrastruct...
Compiling module axi_vdma_v6_3_9.axi_vdma_v6_3_9_axis_register_sl...
Compiling module axi_vdma_v6_3_9.axi_vdma_v6_3_9_axis_dwidth_conv...
Compiling architecture implementation of entity axi_vdma_v6_3_9.axi_vdma_mm2s_axis_dwidth_converter [\axi_vdma_mm2s_axis_dwidth_conve...]
Compiling architecture implementation of entity axi_vdma_v6_3_9.axi_vdma_sm [\axi_vdma_sm(c_include_sf=1,c_pr...]
Compiling architecture implementation of entity axi_vdma_v6_3_9.axi_vdma_cmdsts_if [\axi_vdma_cmdsts_if(c_include_s2...]
Compiling architecture implementation of entity axi_vdma_v6_3_9.axi_vdma_sts_mngr [axi_vdma_sts_mngr_default]
Compiling architecture implementation of entity axi_vdma_v6_3_9.axi_vdma_vregister [\axi_vdma_vregister(c_num_fstore...]
Compiling architecture implementation of entity axi_vdma_v6_3_9.axi_vdma_vaddrreg_mux [\axi_vdma_vaddrreg_mux(c_num_fst...]
Compiling architecture implementation of entity axi_vdma_v6_3_9.axi_vdma_vidreg_module [\axi_vdma_vidreg_module(c_includ...]
Compiling architecture implementation of entity axi_vdma_v6_3_9.axi_vdma_greycoder [\axi_vdma_greycoder(c_dwidth=5)\]
Compiling architecture implementation of entity axi_vdma_v6_3_9.axi_vdma_genlock_mux [\axi_vdma_genlock_mux(c_internal...]
Compiling architecture implementation of entity axi_vdma_v6_3_9.axi_vdma_greycoder [\axi_vdma_greycoder(c_dwidth=2)\]
Compiling architecture implementation of entity axi_vdma_v6_3_9.axi_vdma_genlock_mngr [\axi_vdma_genlock_mngr(c_genlock...]
Compiling architecture implementation of entity axi_vdma_v6_3_9.axi_vdma_mngr [\axi_vdma_mngr(c_prmy_cmdfifo_de...]
Compiling architecture implementation of entity axi_vdma_v6_3_9.axi_vdma_regdirect [\axi_vdma_regdirect(c_num_regist...]
Compiling architecture implementation of entity axi_vdma_v6_3_9.axi_vdma_register [\axi_vdma_register(c_linebuffer_...]
Compiling architecture implementation of entity axi_vdma_v6_3_9.axi_vdma_reg_mux [\axi_vdma_reg_mux(c_total_num_re...]
Compiling architecture implementation of entity axi_vdma_v6_3_9.axi_vdma_reg_module [\axi_vdma_reg_module(c_total_num...]
Compiling architecture implementation of entity axi_vdma_v6_3_9.axi_vdma_fsync_gen [\axi_vdma_fsync_gen(c_include_mm...]
Compiling architecture implementation of entity axi_vdma_v6_3_9.axi_vdma_vid_cdc [\axi_vdma_vid_cdc(c_genlock_mstr...]
Compiling architecture implementation of entity axi_vdma_v6_3_9.axi_vdma_sof_gen [axi_vdma_sof_gen_default]
Compiling module xpm.xpm_fifo_rst_default
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=9...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=9...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=5...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling architecture xilinx of entity axi_vdma_v6_3_9.axi_vdma_sfifo [\axi_vdma_sfifo(c_family="zynq",...]
Compiling architecture implementation of entity axi_vdma_v6_3_9.axi_vdma_skid_buf [axi_vdma_skid_buf_default]
Compiling architecture implementation of entity axi_vdma_v6_3_9.axi_vdma_mm2s_linebuf [\axi_vdma_mm2s_linebuf(c_m_axis_...]
Compiling architecture implementation of entity axi_vdma_v6_3_9.axi_vdma_sm [\axi_vdma_sm(c_include_sf=1,c_us...]
Compiling architecture implementation of entity axi_vdma_v6_3_9.axi_vdma_cmdsts_if [\axi_vdma_cmdsts_if(c_dm_status_...]
Compiling architecture implementation of entity axi_vdma_v6_3_9.axi_vdma_genlock_mngr [\axi_vdma_genlock_mngr(c_genlock...]
Compiling architecture implementation of entity axi_vdma_v6_3_9.axi_vdma_mngr [\axi_vdma_mngr(c_prmy_cmdfifo_de...]
Compiling architecture implementation of entity axi_vdma_v6_3_9.axi_vdma_regdirect [\axi_vdma_regdirect(c_num_regist...]
Compiling architecture implementation of entity axi_vdma_v6_3_9.axi_vdma_register [\axi_vdma_register(c_channel_is_...]
Compiling architecture implementation of entity axi_vdma_v6_3_9.axi_vdma_reg_mux [\axi_vdma_reg_mux(c_total_num_re...]
Compiling architecture implementation of entity axi_vdma_v6_3_9.axi_vdma_reg_module [\axi_vdma_reg_module(c_total_num...]
Compiling architecture implementation of entity axi_vdma_v6_3_9.axi_vdma_fsync_gen [\axi_vdma_fsync_gen(c_use_fsync=...]
Compiling module xpm.xpm_fifo_rst_default_1
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=5...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling architecture xilinx of entity axi_vdma_v6_3_9.axi_vdma_sfifo [\axi_vdma_sfifo(c_family="zynq",...]
Compiling architecture implementation of entity axi_vdma_v6_3_9.axi_vdma_s2mm_linebuf [\axi_vdma_s2mm_linebuf(c_s2mm_so...]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_cdc_type=0,c_flop_in...]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_flop_input=1,c_mtbf_...]
Compiling architecture implementation of entity axi_vdma_v6_3_9.axi_vdma_reset [\axi_vdma_reset(c_prmry_is_aclk_...]
Compiling architecture implementation of entity axi_vdma_v6_3_9.axi_vdma_rst_module [\axi_vdma_rst_module(c_include_s...]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_cdc_type=0,c_reset_s...]
Compiling architecture implementation of entity axi_vdma_v6_3_9.axi_vdma_lite_if [\axi_vdma_lite_if(c_num_ce=62)\]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_reset_state=1,c_flop...]
Compiling architecture implementation of entity axi_vdma_v6_3_9.axi_vdma_reg_if [\axi_vdma_reg_if(c_enable_debug_...]
Compiling architecture implementation of entity axi_vdma_v6_3_9.axi_vdma_intrpt [\axi_vdma_intrpt(c_enable_debug_...]
Compiling module xpm.xpm_fifo_rst_default_2
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=8...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=7...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=7...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=7...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_MEMORY_TYPE=2...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling architecture implementation of entity lib_fifo_v1_0_14.sync_fifo_fg [\sync_fifo_fg(c_family="zynq",c_...]
Compiling architecture imp of entity axi_datamover_v5_1_23.axi_datamover_sfifo_autord [\axi_datamover_sfifo_autord(c_dw...]
Compiling architecture implementation of entity axi_datamover_v5_1_23.axi_datamover_rd_sf [\axi_datamover_rd_sf(c_sf_fifo_d...]
Compiling architecture implementation of entity axi_datamover_v5_1_23.axi_datamover_reset [axi_datamover_reset_default]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=8...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=8,c_dep...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=8,c_depth=4...]
Compiling architecture imp of entity axi_datamover_v5_1_23.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=8,c...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=3,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=6...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=68,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=68,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_23.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=68,...]
Compiling architecture implementation of entity axi_datamover_v5_1_23.axi_datamover_cmd_status [\axi_datamover_cmd_status(c_fami...]
Compiling architecture implementation of entity axi_datamover_v5_1_23.axi_datamover_rd_status_cntl [axi_datamover_rd_status_cntl_def...]
Compiling architecture implementation of entity axi_datamover_v5_1_23.axi_datamover_strb_gen2 [axi_datamover_strb_gen2_default]
Compiling architecture implementation of entity axi_datamover_v5_1_23.axi_datamover_strb_gen2 [\axi_datamover_strb_gen2(c_op_mo...]
Compiling architecture implementation of entity axi_datamover_v5_1_23.axi_datamover_pcc [\axi_datamover_pcc(c_is_mm2s=1,c...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=5...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=59,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=59,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_23.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=59,...]
Compiling architecture implementation of entity axi_datamover_v5_1_23.axi_datamover_addr_cntl [\axi_datamover_addr_cntl(c_famil...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=3...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=38,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=38,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_23.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=38,...]
Compiling architecture implementation of entity axi_datamover_v5_1_23.axi_datamover_rdmux [\axi_datamover_rdmux(c_sel_addr_...]
Compiling architecture implementation of entity axi_datamover_v5_1_23.axi_datamover_rddata_cntl [\axi_datamover_rddata_cntl(c_ali...]
Compiling architecture implementation of entity axi_datamover_v5_1_23.axi_datamover_mm2s_full_wrap [\axi_datamover_mm2s_full_wrap(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_23.axi_datamover_ibttcc [\axi_datamover_ibttcc(c_sf_xfer_...]
Compiling architecture implementation of entity axi_datamover_v5_1_23.axi_datamover_ms_strb_set [\axi_datamover_ms_strb_set(c_str...]
Compiling architecture implementation of entity axi_datamover_v5_1_23.axi_datamover_mssai_skid_buf [axi_datamover_mssai_skid_buf_def...]
Compiling architecture implementation of entity axi_datamover_v5_1_23.axi_datamover_strb_gen2 [\axi_datamover_strb_gen2(c_strb_...]
Compiling architecture working of entity axi_datamover_v5_1_23.axi_datamover_slice [\axi_datamover_slice(c_data_widt...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=5,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=16,c_dwidth=...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=5,c_fam...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=5,c_family=...]
Compiling architecture imp of entity axi_datamover_v5_1_23.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=5,c...]
Compiling architecture implementation of entity axi_datamover_v5_1_23.axi_datamover_s2mm_scatter [\axi_datamover_s2mm_scatter(c_en...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=27,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=27,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_23.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=27,...]
Compiling architecture implementation of entity axi_datamover_v5_1_23.axi_datamover_s2mm_realign [\axi_datamover_s2mm_realign(c_en...]
Compiling architecture implementation of entity axi_datamover_v5_1_23.axi_datamover_stbs_set [\axi_datamover_stbs_set(c_strobe...]
Compiling architecture implementation of entity axi_datamover_v5_1_23.axi_datamover_stbs_set [axi_datamover_stbs_set_default]
Compiling architecture implementation of entity axi_datamover_v5_1_23.axi_datamover_skid_buf [\axi_datamover_skid_buf(c_wdata_...]
Compiling module xpm.xpm_fifo_rst_default_3
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=5...
Compiling module xpm.xpm_counter_updn(RESET_VALUE=1)
Compiling module xpm.xpm_counter_updn(RESET_VALUE=2)
Compiling module xpm.xpm_counter_updn(RESET_VALUE=3)
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling architecture implementation of entity lib_fifo_v1_0_14.sync_fifo_fg [\sync_fifo_fg(c_family="zynq",c_...]
Compiling architecture imp of entity axi_datamover_v5_1_23.axi_datamover_sfifo_autord [\axi_datamover_sfifo_autord(c_dw...]
Compiling module xpm.xpm_fifo_rst_default_4
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_MEMORY_TYPE=2...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling architecture implementation of entity lib_fifo_v1_0_14.sync_fifo_fg [\sync_fifo_fg(c_family="zynq",c_...]
Compiling architecture imp of entity axi_datamover_v5_1_23.axi_datamover_sfifo_autord [\axi_datamover_sfifo_autord(c_dw...]
Compiling architecture implementation of entity axi_datamover_v5_1_23.axi_datamover_indet_btt [\axi_datamover_indet_btt(c_ibtt_...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=3...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=32,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=32,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_23.axi_datamover_fifo [\axi_datamover_fifo(c_family="zy...]
Compiling architecture implementation of entity axi_datamover_v5_1_23.axi_datamover_cmd_status [\axi_datamover_cmd_status(c_sts_...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=6,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=23,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=23,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_23.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=23,...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=4,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=6,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=2,c_dep...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=2,c_depth=6...]
Compiling architecture imp of entity axi_datamover_v5_1_23.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=2,c...]
Compiling architecture implementation of entity axi_datamover_v5_1_23.axi_datamover_wr_status_cntl [\axi_datamover_wr_status_cntl(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_23.axi_datamover_addr_cntl [\axi_datamover_addr_cntl(c_addr_...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=3...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=36,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=36,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_23.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=36,...]
Compiling architecture implementation of entity axi_datamover_v5_1_23.axi_datamover_wrdata_cntl [\axi_datamover_wrdata_cntl(c_rea...]
Compiling architecture implementation of entity axi_datamover_v5_1_23.axi_datamover_wr_demux [\axi_datamover_wr_demux(c_sel_ad...]
Compiling architecture implementation of entity axi_datamover_v5_1_23.axi_datamover_skid2mm_buf [\axi_datamover_skid2mm_buf(c_mda...]
Compiling architecture implementation of entity axi_datamover_v5_1_23.axi_datamover_s2mm_full_wrap [\axi_datamover_s2mm_full_wrap(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_23.axi_datamover [\axi_datamover(c_include_mm2s=1,...]
Compiling architecture implementation of entity axi_vdma_v6_3_9.axi_vdma [\axi_vdma(c_prmry_is_aclk_async=...]
Compiling architecture zynq_design_1_axi_vdma_0_0_arch of entity xil_defaultlib.zynq_design_1_axi_vdma_0_0 [zynq_design_1_axi_vdma_0_0_defau...]
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_ge...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_ge...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_ar...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_ar...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_fm...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_ar...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_ar...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_ar...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_ar...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_ss...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_in...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_sp...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_dd...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_oc...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_oc...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_re...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_re...
Compiling module xilinx_vip.axi_vip_axi4pc(WDATA_WIDTH=32,RD...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_PROTOCOL=1,C_AX...
Compiling module axi_vip_v1_1_7.axi_vip_v1_1_7_top(C_AXI_PROTOCO...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_ax...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_ax...
Compiling module xilinx_vip.axi_vip_axi4pc(WDATA_WIDTH=32,RD...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_PROTOCOL=1,C_AX...
Compiling module axi_vip_v1_1_7.axi_vip_v1_1_7_top(C_AXI_PROTOCO...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_ax...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_ax...
Compiling module xilinx_vip.axi_vip_axi4pc(PROTOCOL=1,RID_WI...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_PROTOCOL=1,C_AX...
Compiling module axi_vip_v1_1_7.axi_vip_v1_1_7_top(C_AXI_PROTOCO...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_in...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_af...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_af...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_af...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_af...
Compiling module xilinx_vip.axi_vip_axi4pc(PROTOCOL=1,RID_WI...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_PROTOCOL=1,C_AX...
Compiling module axi_vip_v1_1_7.axi_vip_v1_1_7_top(C_AXI_PROTOCO...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_ax...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9(C_...
Compiling module xil_defaultlib.zynq_design_1_processing_system7...
Compiling architecture structure of entity xil_defaultlib.m00_couplers_imp_18AWEIM [m00_couplers_imp_18aweim_default]
Compiling architecture structure of entity xil_defaultlib.m01_couplers_imp_1CEBHM [m01_couplers_imp_1cebhm_default]
Compiling architecture structure of entity xil_defaultlib.m02_couplers_imp_VP3VRR [m02_couplers_imp_vp3vrr_default]
Compiling architecture structure of entity xil_defaultlib.m03_couplers_imp_1SQFXOJ [m03_couplers_imp_1sqfxoj_default]
Compiling architecture structure of entity xil_defaultlib.m04_couplers_imp_18DUMLP [m04_couplers_imp_18dumlp_default]
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_21.axi_register_slice_v2_1_21_axic_...
Compiling module axi_register_slice_v2_1_21.axi_register_slice_v2_1_21_axic_...
Compiling module axi_register_slice_v2_1_21.axi_register_slice_v2_1_21_axic_...
Compiling module axi_register_slice_v2_1_21.axi_register_slice_v2_1_21_axic_...
Compiling module axi_register_slice_v2_1_21.axi_register_slice_v2_1_21_axi_r...
Compiling module axi_protocol_converter_v2_1_21.axi_protocol_converter_v2_1_21_b...
Compiling module axi_protocol_converter_v2_1_21.axi_protocol_converter_v2_1_21_b...
Compiling module axi_protocol_converter_v2_1_21.axi_protocol_converter_v2_1_21_b...
Compiling module axi_protocol_converter_v2_1_21.axi_protocol_converter_v2_1_21_b...
Compiling module axi_protocol_converter_v2_1_21.axi_protocol_converter_v2_1_21_b...
Compiling module axi_protocol_converter_v2_1_21.axi_protocol_converter_v2_1_21_b...
Compiling module axi_protocol_converter_v2_1_21.axi_protocol_converter_v2_1_21_b...
Compiling module axi_protocol_converter_v2_1_21.axi_protocol_converter_v2_1_21_b...
Compiling module axi_protocol_converter_v2_1_21.axi_protocol_converter_v2_1_21_b...
Compiling module axi_protocol_converter_v2_1_21.axi_protocol_converter_v2_1_21_b...
Compiling module axi_protocol_converter_v2_1_21.axi_protocol_converter_v2_1_21_b...
Compiling module axi_protocol_converter_v2_1_21.axi_protocol_converter_v2_1_21_b...
Compiling module axi_protocol_converter_v2_1_21.axi_protocol_converter_v2_1_21_b...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_21.axi_register_slice_v2_1_21_axic_...
Compiling module axi_register_slice_v2_1_21.axi_register_slice_v2_1_21_axic_...
Compiling module axi_register_slice_v2_1_21.axi_register_slice_v2_1_21_axic_...
Compiling module axi_register_slice_v2_1_21.axi_register_slice_v2_1_21_axic_...
Compiling module axi_register_slice_v2_1_21.axi_register_slice_v2_1_21_axi_r...
Compiling module axi_protocol_converter_v2_1_21.axi_protocol_converter_v2_1_21_b...
Compiling module axi_protocol_converter_v2_1_21.axi_protocol_converter_v2_1_21_a...
Compiling module xil_defaultlib.zynq_design_1_auto_pc_0
Compiling architecture structure of entity xil_defaultlib.s00_couplers_imp_ZMS6PT [s00_couplers_imp_zms6pt_default]
Compiling module xil_defaultlib.zynq_design_1_auto_pc_1
Compiling architecture structure of entity xil_defaultlib.s01_couplers_imp_7IXLN9 [s01_couplers_imp_7ixln9_default]
Compiling module axi_crossbar_v2_1_22.axi_crossbar_v2_1_22_addr_arbite...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_22.axi_crossbar_v2_1_22_addr_decode...
Compiling module axi_crossbar_v2_1_22.axi_crossbar_v2_1_22_splitter(C_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_register_slice_v2_1_21.axi_register_slice_v2_1_21_axic_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_22.axi_crossbar_v2_1_22_decerr_slav...
Compiling module axi_crossbar_v2_1_22.axi_crossbar_v2_1_22_crossbar_sa...
Compiling module axi_crossbar_v2_1_22.axi_crossbar_v2_1_22_axi_crossba...
Compiling module xil_defaultlib.zynq_design_1_xbar_0
Compiling architecture structure of entity xil_defaultlib.zynq_design_1_ps7_0_axi_periph_0 [zynq_design_1_ps7_0_axi_periph_0...]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.proc_sys_reset [\proc_sys_reset(c_family="zynq",...]
Compiling architecture zynq_design_1_rst_ps7_0_100m_0_arch of entity xil_defaultlib.zynq_design_1_rst_ps7_0_100M_0 [zynq_design_1_rst_ps7_0_100m_0_d...]
Compiling architecture zynq_design_1_system_ila_0_1_arch of entity xil_defaultlib.zynq_design_1_system_ila_0_1 [zynq_design_1_system_ila_0_1_def...]
Compiling architecture bd_c36e_ila_lib_0_arch of entity xil_defaultlib.bd_c36e_ila_lib_0 [bd_c36e_ila_lib_0_default]
Compiling architecture structure of entity xil_defaultlib.bd_c36e [bd_c36e_default]
Compiling architecture zynq_design_1_system_ila_1_1_arch of entity xil_defaultlib.zynq_design_1_system_ila_1_1 [zynq_design_1_system_ila_1_1_def...]
Compiling module xpm.xpm_cdc_single(SRC_INPUT_REG=0)
Compiling module v_axi4s_vid_out_v4_0_10.v_axi4s_vid_out_v4_0_10_cdc_sing...
Compiling module xpm.xpm_fifo_rst_default_5
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_fifo_sync(FIFO_WRITE_DEPTH=1...
Compiling module v_axi4s_vid_out_v4_0_10.v_axi4s_vid_out_v4_0_10_fifo_syn...
Compiling module v_axi4s_vid_out_v4_0_10.v_axi4s_vid_out_v4_0_10_coupler(...
Compiling module v_axi4s_vid_out_v4_0_10.v_axi4s_vid_out_v4_0_10_sync_def...
Compiling module v_axi4s_vid_out_v4_0_10.v_axi4s_vid_out_v4_0_10_formatte...
Compiling module v_axi4s_vid_out_v4_0_10.v_axi4s_vid_out_v4_0_10(C_FAMILY...
Compiling module xil_defaultlib.zynq_design_1_v_axi4s_vid_out_0_...
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=9,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=1,c_aw=9,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=9,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture rtl of entity v_tc_v6_2_0.video_clock_cross [\video_clock_cross(c_data_width=...]
Compiling architecture rtl of entity v_tc_v6_2_0.video_clock_cross [\video_clock_cross(c_data_width=...]
Compiling architecture rtl of entity v_tc_v6_2_0.mux_tree [\mux_tree(register_sel=18724,inp...]
Compiling architecture rtl of entity v_tc_v6_2_0.mux_tree [\mux_tree(register_sel=18724,inp...]
Compiling architecture rtl of entity v_tc_v6_2_0.video_ctrl [\video_ctrl(c_family="virtex5",c...]
Compiling architecture rtl of entity v_tc_v6_2_0.tc_detector [\tc_detector(c_max_pixels=4096,c...]
Compiling architecture rtl of entity v_tc_v6_2_0.tc_generator [\tc_generator(c_max_pixels=4096,...]
Compiling architecture rtl of entity v_tc_v6_2_0.tc_top [\tc_top(c_det_achroma_en=0,c_gen...]
Compiling architecture imp of entity v_tc_v6_2_0.v_tc [\v_tc(c_gen_video_format=2,c_gen...]
Compiling architecture zynq_design_1_v_tc_0_0_arch of entity xil_defaultlib.zynq_design_1_v_tc_0_0 [zynq_design_1_v_tc_0_0_default]
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.zynq_design_1_xlslice_0_0
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.zynq_design_1_xlslice_0_1
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.zynq_design_1_xlslice_0_2
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Compiling architecture structure of entity xil_defaultlib.zynq_design_1 [zynq_design_1_default]
Compiling architecture structure of entity xil_defaultlib.zynq_design_1_wrapper
Built simulation snapshot zynq_design_1_wrapper_behav
