  **** HLS Build v2025.2 6295257
INFO: [HLS 200-2005] Using work_dir C:/Users/vladc/Desktop/Proiecte/GitHub/object_detector/object_detector 
INFO: [HLS 200-2176] Writing Vitis IDE component file C:/Users/vladc/Desktop/Proiecte/GitHub/object_detector/object_detector/vitis-comp.json
INFO: [HLS 200-10] Creating and opening component 'C:/Users/vladc/Desktop/Proiecte/GitHub/object_detector/object_detector'.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.amd.com/access/sources/dita/topic?Doc_Version=2025.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-2174] Applying component config ini file hls_config.cfg
INFO: [HLS 200-1465] Applying config ini 'syn.file=pipeline.cpp' from hls_config.cfg(7)
INFO: [HLS 200-10] Adding design file 'C:/Users/vladc/Desktop/Proiecte/GitHub/object_detector/pipeline.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.top=pointpillars_cnn' from hls_config.cfg(8)
INFO: [HLS 200-1465] Applying config ini 'flow_target=vivado' from hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.amd.com/access/sources/dita/topic?Doc_Version=2025.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying config ini 'part=xcku025-ffva1156-2-e' from hls_config.cfg(1)
INFO: [HLS 200-1611] Setting target device to 'xcku025-ffva1156-2-e'
INFO: [HLS 200-1465] Applying config ini 'package.output.format=ip_catalog' from hls_config.cfg(5)
INFO: [HLS 200-2176] Writing Vitis IDE component file C:/Users/vladc/Desktop/Proiecte/GitHub/object_detector/object_detector/vitis-comp.json
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 2 seconds. Elapsed time: 2.963 seconds; current allocated memory: 137.059 MB.
INFO: [HLS 200-2191] C-Synthesis will use clang-16 as the compiler
INFO: [HLS 200-10] Analyzing design file 'pipeline.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.319 seconds; current allocated memory: 139.754 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 8,894 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details (C:/Users/vladc/Desktop/Proiecte/GitHub/object_detector/object_detector/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 8,391 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details (C:/Users/vladc/Desktop/Proiecte/GitHub/object_detector/object_detector/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 3,081 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details (C:/Users/vladc/Desktop/Proiecte/GitHub/object_detector/object_detector/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 3,039 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details (C:/Users/vladc/Desktop/Proiecte/GitHub/object_detector/object_detector/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,945 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details (C:/Users/vladc/Desktop/Proiecte/GitHub/object_detector/object_detector/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 35,746 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details (C:/Users/vladc/Desktop/Proiecte/GitHub/object_detector/object_detector/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 17,421 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details (C:/Users/vladc/Desktop/Proiecte/GitHub/object_detector/object_detector/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 17,421 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details (C:/Users/vladc/Desktop/Proiecte/GitHub/object_detector/object_detector/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 17,421 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details (C:/Users/vladc/Desktop/Proiecte/GitHub/object_detector/object_detector/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 12,823 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details (C:/Users/vladc/Desktop/Proiecte/GitHub/object_detector/object_detector/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 12,822 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details (C:/Users/vladc/Desktop/Proiecte/GitHub/object_detector/object_detector/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 12,820 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details (C:/Users/vladc/Desktop/Proiecte/GitHub/object_detector/object_detector/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 20,891 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details (C:/Users/vladc/Desktop/Proiecte/GitHub/object_detector/object_detector/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 18,631 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details (C:/Users/vladc/Desktop/Proiecte/GitHub/object_detector/object_detector/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 19,206 instructions in the design after the 'HW Transforms' phase of compilation. See the Design Size Report for more details (C:/Users/vladc/Desktop/Proiecte/GitHub/object_detector/object_detector/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 19,045 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details (C:/Users/vladc/Desktop/Proiecte/GitHub/object_detector/object_detector/hls/syn/report/csynth_design_size.rpt:2)
WARNING: [HLS 214-275] In loop 'VITIS_LOOP_93_4 (pipeline.cpp:93:34)', partially UNROLL (pipeline.cpp:94:1) is converted into complete unroll due to PIPELINE pragma above (pipeline.cpp:90:1) as a pipelined region cannot contain loops that are not fully unrolled (pipeline.cpp:93:34)
INFO: [HLS 214-131] Inlining function 'detection_head(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64][64], BBox3D*, int&)' into 'pointpillars_cnn(PointXYZI*, int, BBox3D*, int&, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4][3][3], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [16][3][3], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (pipeline.cpp:234:5)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_93_4' is marked as complete unroll implied by the pipeline pragma (pipeline.cpp:93:34)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_95_5' is marked as complete unroll implied by the pipeline pragma (pipeline.cpp:95:38)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_96_6' is marked as complete unroll implied by the pipeline pragma (pipeline.cpp:96:42)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_60_4' is marked as complete unroll implied by the pipeline pragma (pipeline.cpp:60:34)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_61_5' is marked as complete unroll implied by the pipeline pragma (pipeline.cpp:61:38)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_62_6' is marked as complete unroll implied by the pipeline pragma (pipeline.cpp:62:42)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_93_4' (pipeline.cpp:93:34) in function 'conv2d_2' completely with a factor of 16 (pipeline.cpp:82:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_95_5' (pipeline.cpp:95:38) in function 'conv2d_2' completely with a factor of 3 (pipeline.cpp:82:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_96_6' (pipeline.cpp:96:42) in function 'conv2d_2' completely with a factor of 3 (pipeline.cpp:82:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_60_4' (pipeline.cpp:60:34) in function 'conv2d' completely with a factor of 4 (pipeline.cpp:48:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_61_5' (pipeline.cpp:61:38) in function 'conv2d' completely with a factor of 3 (pipeline.cpp:48:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_62_6' (pipeline.cpp:62:42) in function 'conv2d' completely with a factor of 3 (pipeline.cpp:48:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, float>(float, bool)' (C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, float>(float, bool)' into '__hls_fptosi_float_i32' (C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i32' into 'pointpillars_cnn(PointXYZI*, int, BBox3D*, int&, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4][3][3], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [16][3][3], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (pipeline.cpp:149:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEPS7_PA16_S9_SC_E5feat2': Complete partitioning on dimension 1. (pipeline.cpp:224:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEPS7_PA16_S9_SC_E5feat1': Complete partitioning on dimension 1. (pipeline.cpp:223:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEPS7_PA16_S9_SC_E10pseudo_img': Complete partitioning on dimension 1. (pipeline.cpp:199:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEPS7_PA16_S9_SC_E7pillars.count': Complete partitioning on dimension 2. (pipeline.cpp:164:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEPS7_PA16_S9_SC_E7pillars.i_sum': Complete partitioning on dimension 2. (pipeline.cpp:164:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEPS7_PA16_S9_SC_E7pillars.z_sum': Complete partitioning on dimension 2. (pipeline.cpp:164:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEPS7_PA16_S9_SC_E7pillars.y_sum': Complete partitioning on dimension 2. (pipeline.cpp:164:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEPS7_PA16_S9_SC_E7pillars.x_sum': Complete partitioning on dimension 2. (pipeline.cpp:164:0)
INFO: [HLS 214-248] Applying array_partition to 'w1': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (pipeline.cpp:149:0)
INFO: [HLS 214-248] Applying array_partition to 'w2': Complete partitioning on dimension 1. Cyclic partitioning with factor 4 on dimension 2. (pipeline.cpp:149:0)
INFO: [HLS 214-437] Disabling loop flattening for loop 'VITIS_LOOP_54_1'. (pipeline.cpp:54:22)
INFO: [HLS 214-437] Disabling loop flattening for loop 'VITIS_LOOP_87_1'. (pipeline.cpp:87:22)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array 'pointpillars_cnn(PointXYZI*, int, BBox3D*, int&, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4][3][3], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [16][3][3], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)::pseudo_img' due to pipeline pragma (pipeline.cpp:57:1)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=2' for array 'pointpillars_cnn(PointXYZI*, int, BBox3D*, int&, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4][3][3], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [16][3][3], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)::pseudo_img' due to pipeline pragma (pipeline.cpp:57:1)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array 'pointpillars_cnn(PointXYZI*, int, BBox3D*, int&, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4][3][3], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [16][3][3], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)::feat1' due to pipeline pragma (pipeline.cpp:90:1)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=2' for array 'pointpillars_cnn(PointXYZI*, int, BBox3D*, int&, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4][3][3], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [16][3][3], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)::feat1' due to pipeline pragma (pipeline.cpp:90:1)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array '_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEPS7_PA16_S9_SC_E5feat1_10' due to pipeline pragma (pipeline.cpp:90:1)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=2' for array '_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEPS7_PA16_S9_SC_E5feat1_10' due to pipeline pragma (pipeline.cpp:90:1)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array '_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEPS7_PA16_S9_SC_E5feat1_11' due to pipeline pragma (pipeline.cpp:90:1)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=2' for array '_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEPS7_PA16_S9_SC_E5feat1_11' due to pipeline pragma (pipeline.cpp:90:1)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array '_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEPS7_PA16_S9_SC_E5feat1_12' due to pipeline pragma (pipeline.cpp:90:1)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=2' for array '_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEPS7_PA16_S9_SC_E5feat1_12' due to pipeline pragma (pipeline.cpp:90:1)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array '_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEPS7_PA16_S9_SC_E5feat1_13' due to pipeline pragma (pipeline.cpp:90:1)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=2' for array '_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEPS7_PA16_S9_SC_E5feat1_13' due to pipeline pragma (pipeline.cpp:90:1)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array '_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEPS7_PA16_S9_SC_E5feat1_14' due to pipeline pragma (pipeline.cpp:90:1)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=2' for array '_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEPS7_PA16_S9_SC_E5feat1_14' due to pipeline pragma (pipeline.cpp:90:1)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array '_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEPS7_PA16_S9_SC_E5feat1_15' due to pipeline pragma (pipeline.cpp:90:1)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=2' for array '_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEPS7_PA16_S9_SC_E5feat1_15' due to pipeline pragma (pipeline.cpp:90:1)
INFO: [HLS 214-248] Applying array_partition to '_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEPS7_PA16_S9_SC_E5feat1_9': Cyclic partitioning with factor 3 on dimension 1. Cyclic partitioning with factor 3 on dimension 2.
INFO: [HLS 214-248] Applying array_partition to '_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEPS7_PA16_S9_SC_E5feat1_8': Cyclic partitioning with factor 3 on dimension 1. Cyclic partitioning with factor 3 on dimension 2.
INFO: [HLS 214-248] Applying array_partition to '_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEPS7_PA16_S9_SC_E5feat1_7': Cyclic partitioning with factor 3 on dimension 1. Cyclic partitioning with factor 3 on dimension 2.
INFO: [HLS 214-248] Applying array_partition to '_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEPS7_PA16_S9_SC_E5feat1_6': Cyclic partitioning with factor 3 on dimension 1. Cyclic partitioning with factor 3 on dimension 2.
INFO: [HLS 214-248] Applying array_partition to '_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEPS7_PA16_S9_SC_E5feat1_5': Cyclic partitioning with factor 3 on dimension 1. Cyclic partitioning with factor 3 on dimension 2.
INFO: [HLS 214-248] Applying array_partition to '_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEPS7_PA16_S9_SC_E5feat1_4': Cyclic partitioning with factor 3 on dimension 1. Cyclic partitioning with factor 3 on dimension 2.
INFO: [HLS 214-248] Applying array_partition to '_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEPS7_PA16_S9_SC_E5feat1_3': Cyclic partitioning with factor 3 on dimension 1. Cyclic partitioning with factor 3 on dimension 2.
INFO: [HLS 214-248] Applying array_partition to '_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEPS7_PA16_S9_SC_E5feat1_2': Cyclic partitioning with factor 3 on dimension 1. Cyclic partitioning with factor 3 on dimension 2.
INFO: [HLS 214-248] Applying array_partition to '_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEPS7_PA16_S9_SC_E5feat1_15': Cyclic partitioning with factor 3 on dimension 1. Cyclic partitioning with factor 3 on dimension 2.
INFO: [HLS 214-248] Applying array_partition to '_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEPS7_PA16_S9_SC_E5feat1_14': Cyclic partitioning with factor 3 on dimension 1. Cyclic partitioning with factor 3 on dimension 2.
INFO: [HLS 214-248] Applying array_partition to '_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEPS7_PA16_S9_SC_E5feat1_13': Cyclic partitioning with factor 3 on dimension 1. Cyclic partitioning with factor 3 on dimension 2.
INFO: [HLS 214-248] Applying array_partition to '_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEPS7_PA16_S9_SC_E5feat1_12': Cyclic partitioning with factor 3 on dimension 1. Cyclic partitioning with factor 3 on dimension 2.
INFO: [HLS 214-248] Applying array_partition to '_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEPS7_PA16_S9_SC_E5feat1_11': Cyclic partitioning with factor 3 on dimension 1. Cyclic partitioning with factor 3 on dimension 2.
INFO: [HLS 214-248] Applying array_partition to '_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEPS7_PA16_S9_SC_E5feat1_10': Cyclic partitioning with factor 3 on dimension 1. Cyclic partitioning with factor 3 on dimension 2.
INFO: [HLS 214-248] Applying array_partition to '_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEPS7_PA16_S9_SC_E5feat1_1': Cyclic partitioning with factor 3 on dimension 1. Cyclic partitioning with factor 3 on dimension 2.
INFO: [HLS 214-248] Applying array_partition to '_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEPS7_PA16_S9_SC_E5feat1_0': Cyclic partitioning with factor 3 on dimension 1. Cyclic partitioning with factor 3 on dimension 2.
INFO: [HLS 214-248] Applying array_partition to '_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEPS7_PA16_S9_SC_E10pseudo_img_3': Cyclic partitioning with factor 3 on dimension 1. Cyclic partitioning with factor 3 on dimension 2.
INFO: [HLS 214-248] Applying array_partition to '_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEPS7_PA16_S9_SC_E10pseudo_img_2': Cyclic partitioning with factor 3 on dimension 1. Cyclic partitioning with factor 3 on dimension 2.
INFO: [HLS 214-248] Applying array_partition to '_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEPS7_PA16_S9_SC_E10pseudo_img_1': Cyclic partitioning with factor 3 on dimension 1. Cyclic partitioning with factor 3 on dimension 2.
INFO: [HLS 214-248] Applying array_partition to '_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEPS7_PA16_S9_SC_E10pseudo_img_0': Cyclic partitioning with factor 3 on dimension 1. Cyclic partitioning with factor 3 on dimension 2.
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_0_0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_1_0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_2_0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_3_0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_4_0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_5_0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_6_0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_7_0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_8_0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_9_0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_10_0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_11_0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_12_0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_13_0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_14_0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_15_0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_0_1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_1_1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_2_1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_3_1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_4_1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_5_1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_6_1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_7_1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_8_1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_9_1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_10_1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_11_1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_12_1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_13_1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_14_1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_15_1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_0_2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_1_2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_2_2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_3_2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_4_2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_5_2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_6_2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_7_2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_8_2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_9_2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_10_2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_11_2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_12_2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_13_2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_14_2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_15_2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_0_3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_1_3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_2_3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_3_3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_4_3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_5_3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_6_3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_7_3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_8_3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_9_3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_10_3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_11_3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_12_3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_13_3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_14_3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_15_3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)
INFO: [HLS 214-115] Multiple burst reads of length 36 and bit width 16 has been inferred on bundle 'gmem_0_0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:97:58)
INFO: [HLS 214-115] Multiple burst reads of length 36 and bit width 16 has been inferred on bundle 'gmem_1_0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:97:58)
INFO: [HLS 214-115] Multiple burst reads of length 36 and bit width 16 has been inferred on bundle 'gmem_2_0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:97:58)
INFO: [HLS 214-115] Multiple burst reads of length 36 and bit width 16 has been inferred on bundle 'gmem_3_0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:97:58)
INFO: [HLS 214-115] Multiple burst reads of length 36 and bit width 16 has been inferred on bundle 'gmem_4_0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:97:58)
INFO: [HLS 214-115] Multiple burst reads of length 36 and bit width 16 has been inferred on bundle 'gmem_5_0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:97:58)
INFO: [HLS 214-115] Multiple burst reads of length 36 and bit width 16 has been inferred on bundle 'gmem_6_0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:97:58)
INFO: [HLS 214-115] Multiple burst reads of length 36 and bit width 16 has been inferred on bundle 'gmem_7_0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:97:58)
INFO: [HLS 214-115] Multiple burst reads of length 36 and bit width 16 has been inferred on bundle 'gmem_8_0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:97:58)
INFO: [HLS 214-115] Multiple burst reads of length 36 and bit width 16 has been inferred on bundle 'gmem_9_0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:97:58)
INFO: [HLS 214-115] Multiple burst reads of length 36 and bit width 16 has been inferred on bundle 'gmem_10_0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:97:58)
INFO: [HLS 214-115] Multiple burst reads of length 36 and bit width 16 has been inferred on bundle 'gmem_11_0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:97:58)
INFO: [HLS 214-115] Multiple burst reads of length 36 and bit width 16 has been inferred on bundle 'gmem_12_0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:97:58)
INFO: [HLS 214-115] Multiple burst reads of length 36 and bit width 16 has been inferred on bundle 'gmem_13_0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:97:58)
INFO: [HLS 214-115] Multiple burst reads of length 36 and bit width 16 has been inferred on bundle 'gmem_14_0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:97:58)
INFO: [HLS 214-115] Multiple burst reads of length 36 and bit width 16 has been inferred on bundle 'gmem_15_0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:97:58)
INFO: [HLS 214-115] Multiple burst reads of length 36 and bit width 16 has been inferred on bundle 'gmem_16_0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:97:58)
INFO: [HLS 214-115] Multiple burst reads of length 36 and bit width 16 has been inferred on bundle 'gmem_17_0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:97:58)
INFO: [HLS 214-115] Multiple burst reads of length 36 and bit width 16 has been inferred on bundle 'gmem_18_0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:97:58)
INFO: [HLS 214-115] Multiple burst reads of length 36 and bit width 16 has been inferred on bundle 'gmem_19_0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:97:58)
INFO: [HLS 214-115] Multiple burst reads of length 36 and bit width 16 has been inferred on bundle 'gmem_20_0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:97:58)
INFO: [HLS 214-115] Multiple burst reads of length 36 and bit width 16 has been inferred on bundle 'gmem_21_0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:97:58)
INFO: [HLS 214-115] Multiple burst reads of length 36 and bit width 16 has been inferred on bundle 'gmem_22_0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:97:58)
INFO: [HLS 214-115] Multiple burst reads of length 36 and bit width 16 has been inferred on bundle 'gmem_23_0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:97:58)
INFO: [HLS 214-115] Multiple burst reads of length 36 and bit width 16 has been inferred on bundle 'gmem_24_0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:97:58)
INFO: [HLS 214-115] Multiple burst reads of length 36 and bit width 16 has been inferred on bundle 'gmem_25_0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:97:58)
INFO: [HLS 214-115] Multiple burst reads of length 36 and bit width 16 has been inferred on bundle 'gmem_26_0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:97:58)
INFO: [HLS 214-115] Multiple burst reads of length 36 and bit width 16 has been inferred on bundle 'gmem_27_0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:97:58)
INFO: [HLS 214-115] Multiple burst reads of length 36 and bit width 16 has been inferred on bundle 'gmem_28_0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:97:58)
INFO: [HLS 214-115] Multiple burst reads of length 36 and bit width 16 has been inferred on bundle 'gmem_29_0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:97:58)
INFO: [HLS 214-115] Multiple burst reads of length 36 and bit width 16 has been inferred on bundle 'gmem_30_0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:97:58)
INFO: [HLS 214-115] Multiple burst reads of length 36 and bit width 16 has been inferred on bundle 'gmem_31_0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:97:58)
INFO: [HLS 214-115] Multiple burst reads of length 36 and bit width 16 has been inferred on bundle 'gmem_0_1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:97:58)
INFO: [HLS 214-115] Multiple burst reads of length 36 and bit width 16 has been inferred on bundle 'gmem_1_1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:97:58)
INFO: [HLS 214-115] Multiple burst reads of length 36 and bit width 16 has been inferred on bundle 'gmem_2_1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:97:58)
INFO: [HLS 214-115] Multiple burst reads of length 36 and bit width 16 has been inferred on bundle 'gmem_3_1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:97:58)
INFO: [HLS 214-115] Multiple burst reads of length 36 and bit width 16 has been inferred on bundle 'gmem_4_1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:97:58)
INFO: [HLS 214-115] Multiple burst reads of length 36 and bit width 16 has been inferred on bundle 'gmem_5_1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:97:58)
INFO: [HLS 214-115] Multiple burst reads of length 36 and bit width 16 has been inferred on bundle 'gmem_6_1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:97:58)
INFO: [HLS 214-115] Multiple burst reads of length 36 and bit width 16 has been inferred on bundle 'gmem_7_1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:97:58)
INFO: [HLS 214-115] Multiple burst reads of length 36 and bit width 16 has been inferred on bundle 'gmem_8_1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:97:58)
INFO: [HLS 214-115] Multiple burst reads of length 36 and bit width 16 has been inferred on bundle 'gmem_9_1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:97:58)
INFO: [HLS 214-115] Multiple burst reads of length 36 and bit width 16 has been inferred on bundle 'gmem_10_1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:97:58)
INFO: [HLS 214-115] Multiple burst reads of length 36 and bit width 16 has been inferred on bundle 'gmem_11_1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:97:58)
INFO: [HLS 214-115] Multiple burst reads of length 36 and bit width 16 has been inferred on bundle 'gmem_12_1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:97:58)
INFO: [HLS 214-115] Multiple burst reads of length 36 and bit width 16 has been inferred on bundle 'gmem_13_1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:97:58)
INFO: [HLS 214-115] Multiple burst reads of length 36 and bit width 16 has been inferred on bundle 'gmem_14_1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:97:58)
INFO: [HLS 214-115] Multiple burst reads of length 36 and bit width 16 has been inferred on bundle 'gmem_15_1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:97:58)
INFO: [HLS 214-115] Multiple burst reads of length 36 and bit width 16 has been inferred on bundle 'gmem_16_1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:97:58)
INFO: [HLS 214-115] Multiple burst reads of length 36 and bit width 16 has been inferred on bundle 'gmem_17_1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:97:58)
INFO: [HLS 214-115] Multiple burst reads of length 36 and bit width 16 has been inferred on bundle 'gmem_18_1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:97:58)
INFO: [HLS 214-115] Multiple burst reads of length 36 and bit width 16 has been inferred on bundle 'gmem_19_1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:97:58)
INFO: [HLS 214-115] Multiple burst reads of length 36 and bit width 16 has been inferred on bundle 'gmem_20_1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:97:58)
INFO: [HLS 214-115] Multiple burst reads of length 36 and bit width 16 has been inferred on bundle 'gmem_21_1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:97:58)
INFO: [HLS 214-115] Multiple burst reads of length 36 and bit width 16 has been inferred on bundle 'gmem_22_1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:97:58)
INFO: [HLS 214-115] Multiple burst reads of length 36 and bit width 16 has been inferred on bundle 'gmem_23_1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:97:58)
INFO: [HLS 214-115] Multiple burst reads of length 36 and bit width 16 has been inferred on bundle 'gmem_24_1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:97:58)
INFO: [HLS 214-115] Multiple burst reads of length 36 and bit width 16 has been inferred on bundle 'gmem_25_1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:97:58)
INFO: [HLS 214-115] Multiple burst reads of length 36 and bit width 16 has been inferred on bundle 'gmem_26_1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:97:58)
INFO: [HLS 214-115] Multiple burst reads of length 36 and bit width 16 has been inferred on bundle 'gmem_27_1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:97:58)
INFO: [HLS 214-115] Multiple burst reads of length 36 and bit width 16 has been inferred on bundle 'gmem_28_1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:97:58)
INFO: [HLS 214-115] Multiple burst reads of length 36 and bit width 16 has been inferred on bundle 'gmem_29_1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:97:58)
INFO: [HLS 214-115] Multiple burst reads of length 36 and bit width 16 has been inferred on bundle 'gmem_30_1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:97:58)
INFO: [HLS 214-115] Multiple burst reads of length 36 and bit width 16 has been inferred on bundle 'gmem_31_1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:97:58)
INFO: [HLS 214-115] Multiple burst reads of length 36 and bit width 16 has been inferred on bundle 'gmem_0_2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:97:58)
INFO: [HLS 214-115] Multiple burst reads of length 36 and bit width 16 has been inferred on bundle 'gmem_1_2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:97:58)
INFO: [HLS 214-115] Multiple burst reads of length 36 and bit width 16 has been inferred on bundle 'gmem_2_2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:97:58)
INFO: [HLS 214-115] Multiple burst reads of length 36 and bit width 16 has been inferred on bundle 'gmem_3_2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:97:58)
INFO: [HLS 214-115] Multiple burst reads of length 36 and bit width 16 has been inferred on bundle 'gmem_4_2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:97:58)
INFO: [HLS 214-115] Multiple burst reads of length 36 and bit width 16 has been inferred on bundle 'gmem_5_2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:97:58)
INFO: [HLS 214-115] Multiple burst reads of length 36 and bit width 16 has been inferred on bundle 'gmem_6_2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:97:58)
INFO: [HLS 214-115] Multiple burst reads of length 36 and bit width 16 has been inferred on bundle 'gmem_7_2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:97:58)
INFO: [HLS 214-115] Multiple burst reads of length 36 and bit width 16 has been inferred on bundle 'gmem_8_2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:97:58)
INFO: [HLS 214-115] Multiple burst reads of length 36 and bit width 16 has been inferred on bundle 'gmem_9_2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:97:58)
INFO: [HLS 214-115] Multiple burst reads of length 36 and bit width 16 has been inferred on bundle 'gmem_10_2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:97:58)
INFO: [HLS 214-115] Multiple burst reads of length 36 and bit width 16 has been inferred on bundle 'gmem_11_2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:97:58)
INFO: [HLS 214-115] Multiple burst reads of length 36 and bit width 16 has been inferred on bundle 'gmem_12_2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:97:58)
INFO: [HLS 214-115] Multiple burst reads of length 36 and bit width 16 has been inferred on bundle 'gmem_13_2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:97:58)
INFO: [HLS 214-115] Multiple burst reads of length 36 and bit width 16 has been inferred on bundle 'gmem_14_2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:97:58)
INFO: [HLS 214-115] Multiple burst reads of length 36 and bit width 16 has been inferred on bundle 'gmem_15_2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:97:58)
INFO: [HLS 214-115] Multiple burst reads of length 36 and bit width 16 has been inferred on bundle 'gmem_16_2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:97:58)
INFO: [HLS 214-115] Multiple burst reads of length 36 and bit width 16 has been inferred on bundle 'gmem_17_2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:97:58)
INFO: [HLS 214-115] Multiple burst reads of length 36 and bit width 16 has been inferred on bundle 'gmem_18_2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:97:58)
INFO: [HLS 214-115] Multiple burst reads of length 36 and bit width 16 has been inferred on bundle 'gmem_19_2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:97:58)
INFO: [HLS 214-115] Multiple burst reads of length 36 and bit width 16 has been inferred on bundle 'gmem_20_2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:97:58)
INFO: [HLS 214-115] Multiple burst reads of length 36 and bit width 16 has been inferred on bundle 'gmem_21_2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:97:58)
INFO: [HLS 214-115] Multiple burst reads of length 36 and bit width 16 has been inferred on bundle 'gmem_22_2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:97:58)
INFO: [HLS 214-115] Multiple burst reads of length 36 and bit width 16 has been inferred on bundle 'gmem_23_2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:97:58)
INFO: [HLS 214-115] Multiple burst reads of length 36 and bit width 16 has been inferred on bundle 'gmem_24_2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:97:58)
INFO: [HLS 214-115] Multiple burst reads of length 36 and bit width 16 has been inferred on bundle 'gmem_25_2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:97:58)
INFO: [HLS 214-115] Multiple burst reads of length 36 and bit width 16 has been inferred on bundle 'gmem_26_2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:97:58)
INFO: [HLS 214-115] Multiple burst reads of length 36 and bit width 16 has been inferred on bundle 'gmem_27_2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:97:58)
INFO: [HLS 214-115] Multiple burst reads of length 36 and bit width 16 has been inferred on bundle 'gmem_28_2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:97:58)
INFO: [HLS 214-115] Multiple burst reads of length 36 and bit width 16 has been inferred on bundle 'gmem_29_2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:97:58)
INFO: [HLS 214-115] Multiple burst reads of length 36 and bit width 16 has been inferred on bundle 'gmem_30_2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:97:58)
INFO: [HLS 214-115] Multiple burst reads of length 36 and bit width 16 has been inferred on bundle 'gmem_31_2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:97:58)
INFO: [HLS 214-115] Multiple burst reads of length 36 and bit width 16 has been inferred on bundle 'gmem_0_3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:97:58)
INFO: [HLS 214-115] Multiple burst reads of length 36 and bit width 16 has been inferred on bundle 'gmem_1_3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:97:58)
INFO: [HLS 214-115] Multiple burst reads of length 36 and bit width 16 has been inferred on bundle 'gmem_2_3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:97:58)
INFO: [HLS 214-115] Multiple burst reads of length 36 and bit width 16 has been inferred on bundle 'gmem_3_3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:97:58)
INFO: [HLS 214-115] Multiple burst reads of length 36 and bit width 16 has been inferred on bundle 'gmem_4_3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:97:58)
INFO: [HLS 214-115] Multiple burst reads of length 36 and bit width 16 has been inferred on bundle 'gmem_5_3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:97:58)
INFO: [HLS 214-115] Multiple burst reads of length 36 and bit width 16 has been inferred on bundle 'gmem_6_3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:97:58)
INFO: [HLS 214-115] Multiple burst reads of length 36 and bit width 16 has been inferred on bundle 'gmem_7_3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:97:58)
INFO: [HLS 214-115] Multiple burst reads of length 36 and bit width 16 has been inferred on bundle 'gmem_8_3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:97:58)
INFO: [HLS 214-115] Multiple burst reads of length 36 and bit width 16 has been inferred on bundle 'gmem_9_3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:97:58)
INFO: [HLS 214-115] Multiple burst reads of length 36 and bit width 16 has been inferred on bundle 'gmem_10_3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:97:58)
INFO: [HLS 214-115] Multiple burst reads of length 36 and bit width 16 has been inferred on bundle 'gmem_11_3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:97:58)
INFO: [HLS 214-115] Multiple burst reads of length 36 and bit width 16 has been inferred on bundle 'gmem_12_3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:97:58)
INFO: [HLS 214-115] Multiple burst reads of length 36 and bit width 16 has been inferred on bundle 'gmem_13_3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:97:58)
INFO: [HLS 214-115] Multiple burst reads of length 36 and bit width 16 has been inferred on bundle 'gmem_14_3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:97:58)
INFO: [HLS 214-115] Multiple burst reads of length 36 and bit width 16 has been inferred on bundle 'gmem_15_3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:97:58)
INFO: [HLS 214-115] Multiple burst reads of length 36 and bit width 16 has been inferred on bundle 'gmem_16_3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:97:58)
INFO: [HLS 214-115] Multiple burst reads of length 36 and bit width 16 has been inferred on bundle 'gmem_17_3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:97:58)
INFO: [HLS 214-115] Multiple burst reads of length 36 and bit width 16 has been inferred on bundle 'gmem_18_3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:97:58)
INFO: [HLS 214-115] Multiple burst reads of length 36 and bit width 16 has been inferred on bundle 'gmem_19_3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:97:58)
INFO: [HLS 214-115] Multiple burst reads of length 36 and bit width 16 has been inferred on bundle 'gmem_20_3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:97:58)
INFO: [HLS 214-115] Multiple burst reads of length 36 and bit width 16 has been inferred on bundle 'gmem_21_3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:97:58)
INFO: [HLS 214-115] Multiple burst reads of length 36 and bit width 16 has been inferred on bundle 'gmem_22_3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:97:58)
INFO: [HLS 214-115] Multiple burst reads of length 36 and bit width 16 has been inferred on bundle 'gmem_23_3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:97:58)
INFO: [HLS 214-115] Multiple burst reads of length 36 and bit width 16 has been inferred on bundle 'gmem_24_3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:97:58)
INFO: [HLS 214-115] Multiple burst reads of length 36 and bit width 16 has been inferred on bundle 'gmem_25_3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:97:58)
INFO: [HLS 214-115] Multiple burst reads of length 36 and bit width 16 has been inferred on bundle 'gmem_26_3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:97:58)
INFO: [HLS 214-115] Multiple burst reads of length 36 and bit width 16 has been inferred on bundle 'gmem_27_3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:97:58)
INFO: [HLS 214-115] Multiple burst reads of length 36 and bit width 16 has been inferred on bundle 'gmem_28_3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:97:58)
INFO: [HLS 214-115] Multiple burst reads of length 36 and bit width 16 has been inferred on bundle 'gmem_29_3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:97:58)
INFO: [HLS 214-115] Multiple burst reads of length 36 and bit width 16 has been inferred on bundle 'gmem_30_3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:97:58)
INFO: [HLS 214-115] Multiple burst reads of length 36 and bit width 16 has been inferred on bundle 'gmem_31_3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:97:58)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 15 seconds. CPU system time: 0 seconds. Elapsed time: 69.236 seconds; current allocated memory: 193.129 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.011 seconds; current allocated memory: 193.129 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.814 seconds; current allocated memory: 225.766 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.66 seconds; current allocated memory: 247.656 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (pipeline.cpp:206:34) to (pipeline.cpp:207:37) in function 'pointpillars_cnn'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (pipeline.cpp:208:53) to (pipeline.cpp:208:37) in function 'pointpillars_cnn'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (pipeline.cpp:209:53) to (pipeline.cpp:209:37) in function 'pointpillars_cnn'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (pipeline.cpp:210:53) to (pipeline.cpp:210:37) in function 'pointpillars_cnn'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (pipeline.cpp:119:1) to (pipeline.cpp:122:29) in function 'pointpillars_cnn'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (pipeline.cpp:123:40) to (pipeline.cpp:135:13) in function 'pointpillars_cnn'... converting 13 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 19 seconds. CPU system time: 0 seconds. Elapsed time: 18.935 seconds; current allocated memory: 297.555 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_168_1'(pipeline.cpp:168:23) and 'VITIS_LOOP_169_2'(pipeline.cpp:169:27) in function 'pointpillars_cnn' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_202_4'(pipeline.cpp:202:23) and 'VITIS_LOOP_203_5'(pipeline.cpp:203:27) in function 'pointpillars_cnn' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_117_1'(pipeline.cpp:117:23) and 'VITIS_LOOP_118_2'(pipeline.cpp:118:27) in function 'pointpillars_cnn' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_88_2'(pipeline.cpp:88:26) and 'VITIS_LOOP_89_3'(pipeline.cpp:89:30) in function 'conv2d_2' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_55_2'(pipeline.cpp:55:26) and 'VITIS_LOOP_56_3'(pipeline.cpp:56:30) in function 'conv2d' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_168_1' (pipeline.cpp:168:23) in function 'pointpillars_cnn'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_202_4' (pipeline.cpp:202:23) in function 'pointpillars_cnn'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_117_1' (pipeline.cpp:117:23) in function 'pointpillars_cnn'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_88_2' (pipeline.cpp:88:26) in function 'conv2d_2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_55_2' (pipeline.cpp:55:26) in function 'conv2d'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 14 seconds. CPU system time: 0 seconds. Elapsed time: 13.855 seconds; current allocated memory: 434.336 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'pointpillars_cnn' ...
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointpillars_cnn_Pipeline_VITIS_LOOP_168_1_VITIS_LOOP_169_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_168_1_VITIS_LOOP_169_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_168_1_VITIS_LOOP_169_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 104 seconds. CPU system time: 0 seconds. Elapsed time: 104.651 seconds; current allocated memory: 460.391 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.174 seconds; current allocated memory: 461.418 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointpillars_cnn_Pipeline_VITIS_LOOP_179_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_179_3'.
WARNING: [HLS 200-448] Lower bound of II is 4 due to multiple bus read operation ('gmem_addr_read', pipeline.cpp:181) on port 'gmem' (pipeline.cpp:181), bus read operation ('gmem_addr_1_read', pipeline.cpp:181) on port 'gmem' (pipeline.cpp:181), bus read operation ('gmem_addr_2_read', pipeline.cpp:190) on port 'gmem' (pipeline.cpp:190), bus read operation ('gmem_addr_3_read', pipeline.cpp:190) on port 'gmem' (pipeline.cpp:190) accessing 'gmem' m_axi read
WARNING: [HLS 200-886] Cannot meet target clock period in 'fadd' operation 32 bit ('add2', pipeline.cpp:190) (combination delay: 52.720 ns) to honor II constraint (II=1) in region 'loop 'VITIS_LOOP_179_3''.
Resolution: For help on HLS 200-886 see docs.amd.com/access/sources/dita/topic?Doc_Version=2025.2%20English&url=ug1448-hls-guidance&resourceid=200-886.html
WARNING: [HLS 200-886] Cannot meet target clock period in 'fadd' operation 32 bit ('add3', pipeline.cpp:191) (combination delay: 52.720 ns) to honor II constraint (II=1) in region 'loop 'VITIS_LOOP_179_3''.
Resolution: For help on HLS 200-886 see docs.amd.com/access/sources/dita/topic?Doc_Version=2025.2%20English&url=ug1448-hls-guidance&resourceid=200-886.html
WARNING: [HLS 200-886] Cannot meet target clock period in 'fadd' operation 32 bit ('add', pipeline.cpp:188) (combination delay: 52.720 ns) to honor II constraint (II=1) in region 'loop 'VITIS_LOOP_179_3''.
Resolution: For help on HLS 200-886 see docs.amd.com/access/sources/dita/topic?Doc_Version=2025.2%20English&url=ug1448-hls-guidance&resourceid=200-886.html
WARNING: [HLS 200-886] Cannot meet target clock period in 'fadd' operation 32 bit ('add1', pipeline.cpp:189) (combination delay: 52.720 ns) to honor II constraint (II=1) in region 'loop 'VITIS_LOOP_179_3''.
Resolution: For help on HLS 200-886 see docs.amd.com/access/sources/dita/topic?Doc_Version=2025.2%20English&url=ug1448-hls-guidance&resourceid=200-886.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 32, loop 'VITIS_LOOP_179_3'
WARNING: [HLS 200-871] Estimated clock period (52.720 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.amd.com/access/sources/dita/topic?Doc_Version=2025.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'pointpillars_cnn_Pipeline_VITIS_LOOP_179_3' consists of the following:
	'fadd' operation 32 bit ('add1', pipeline.cpp:189) [1349]  (52.720 ns)

Resolution: For help on HLS 200-1016 see docs.amd.com/access/sources/dita/topic?Doc_Version=2025.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 3.271 seconds; current allocated memory: 513.617 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.333 seconds; current allocated memory: 513.617 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointpillars_cnn_Pipeline_VITIS_LOOP_202_4_VITIS_LOOP_203_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln207_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_202_4_VITIS_LOOP_203_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 20, loop 'VITIS_LOOP_202_4_VITIS_LOOP_203_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.733 seconds; current allocated memory: 513.617 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.252 seconds; current allocated memory: 513.617 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_Pipeline_VITIS_LOOP_55_2_VITIS_LOOP_56_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln63_39) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln63_38) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln63_37) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln63_36) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln63_35) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln63_34) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln63_33) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln63_32) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln63_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln63_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln63_29) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln63_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln63_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln63_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln63_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln63_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln63_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln63_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln63_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln63_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln63_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln63_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln63_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln63_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln63_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln63_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln63_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln63_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln63_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln63_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln63_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln63_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln63_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln63_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln63_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln63_3) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_55_2_VITIS_LOOP_56_3'.
INFO: [SCHED 204-61] Discarding stage scheduling solution.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 50, loop 'VITIS_LOOP_55_2_VITIS_LOOP_56_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 3.947 seconds; current allocated memory: 513.617 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.402 seconds; current allocated memory: 513.617 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 27 seconds. CPU system time: 0 seconds. Elapsed time: 26.862 seconds; current allocated memory: 513.617 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.327 seconds; current allocated memory: 513.617 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_2_Pipeline_VITIS_LOOP_88_2_VITIS_LOOP_89_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln97_147) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln97_146) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln97_145) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln97_144) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln97_143) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln97_142) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln97_141) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln97_140) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln97_139) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln97_138) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln97_137) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln97_136) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln97_135) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln97_134) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln97_133) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln97_132) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln97_131) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln97_130) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln97_129) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln97_128) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln97_127) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln97_126) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln97_125) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln97_124) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln97_123) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln97_122) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln97_121) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln97_120) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln97_119) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln97_118) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln97_117) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln97_116) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln97_115) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln97_114) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln97_113) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln97_112) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln97_111) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln97_110) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln97_109) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln97_108) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln97_107) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln97_106) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln97_105) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln97_104) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln97_103) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln97_102) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln97_101) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln97_100) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln97_99) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln97_98) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln97_97) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln97_96) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln97_95) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln97_94) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln97_93) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln97_92) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln97_91) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln97_90) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln97_89) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln97_88) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln97_87) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln97_86) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln97_85) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln97_84) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln97_83) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln97_82) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln97_81) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln97_80) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln97_79) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln97_78) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln97_77) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln97_76) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln97_75) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln97_74) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln97_73) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln97_72) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln97_71) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln97_70) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln97_69) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln97_68) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln97_67) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln97_66) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln97_65) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln97_64) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln97_63) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln97_62) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln97_61) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln97_60) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln97_59) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln97_58) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln97_57) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln97_56) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln97_55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln97_54) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln97_53) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln97_52) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln97_51) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln97_50) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln97_49) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln97_48) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln97_47) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln97_46) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln97_45) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln97_44) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln97_43) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln97_42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln97_41) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln97_40) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln97_39) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln97_38) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln97_37) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln97_36) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln97_35) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln97_34) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln97_33) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln97_32) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln97_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln97_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln97_29) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln97_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln97_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln97_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln97_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln97_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln97_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln97_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln97_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln97_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln97_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln97_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln97_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln97_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln97_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln97_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln97_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln97_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln97_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln97_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln97_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln97_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln97_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln97_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln97_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln97_3) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_88_2_VITIS_LOOP_89_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 158, loop 'VITIS_LOOP_88_2_VITIS_LOOP_89_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 92 seconds. CPU system time: 0 seconds. Elapsed time: 98.539 seconds; current allocated memory: 558.180 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.386 seconds; current allocated memory: 558.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
