|==============================================================================|
|=========                      OpenRAM v1.1.18                       =========|
|=========                                                            =========|
|=========               VLSI Design and Automation Lab               =========|
|=========        Computer Science and Engineering Department         =========|
|=========            University of California Santa Cruz             =========|
|=========                                                            =========|
|=========          Usage help: openram-user-group@ucsc.edu           =========|
|=========        Development help: openram-dev-group@ucsc.edu        =========|
|=========     Temp dir: /tmp/openram_vincenzogiannone_8976_temp/     =========|
|=========                See LICENSE for license info                =========|
|==============================================================================|
** Start: 02/21/2022 19:52:26
Technology: sky130A
Total size: 512 bits
Word size: 8
Words: 64
Banks: 1
Write size: None
RW ports: 1
R-only ports: 0
W-only ports: 0
DRC/LVS/PEX is only run on the top-level design to save run-time (inline_lvsdrc=True to do inline checking).
Characterization is disabled (using analytical delay models) (analytical_delay=False to simulate).
Words per row: 4
Output files are: 
/home/vincenzogiannone/Desktop/work_OpenRAM_multiport/compiler/macro/sram_1rw0r0w_8_64_sky130A/sram_1rw0r0w_8_64_sky130A.lvs
/home/vincenzogiannone/Desktop/work_OpenRAM_multiport/compiler/macro/sram_1rw0r0w_8_64_sky130A/sram_1rw0r0w_8_64_sky130A.sp
/home/vincenzogiannone/Desktop/work_OpenRAM_multiport/compiler/macro/sram_1rw0r0w_8_64_sky130A/sram_1rw0r0w_8_64_sky130A.v
/home/vincenzogiannone/Desktop/work_OpenRAM_multiport/compiler/macro/sram_1rw0r0w_8_64_sky130A/sram_1rw0r0w_8_64_sky130A.lib
/home/vincenzogiannone/Desktop/work_OpenRAM_multiport/compiler/macro/sram_1rw0r0w_8_64_sky130A/sram_1rw0r0w_8_64_sky130A.py
/home/vincenzogiannone/Desktop/work_OpenRAM_multiport/compiler/macro/sram_1rw0r0w_8_64_sky130A/sram_1rw0r0w_8_64_sky130A.html
/home/vincenzogiannone/Desktop/work_OpenRAM_multiport/compiler/macro/sram_1rw0r0w_8_64_sky130A/sram_1rw0r0w_8_64_sky130A.log
/home/vincenzogiannone/Desktop/work_OpenRAM_multiport/compiler/macro/sram_1rw0r0w_8_64_sky130A/sram_1rw0r0w_8_64_sky130A.lef
/home/vincenzogiannone/Desktop/work_OpenRAM_multiport/compiler/macro/sram_1rw0r0w_8_64_sky130A/sram_1rw0r0w_8_64_sky130A.gds
ERROR: file hierarchy_spice.py: line 219: Connection mismatch:
Inst (2) -> Mod (5)
vdd -> bl
gnd -> br
 -> wl
 -> vdd
 -> gnd

