// Seed: 2529312251
module module_0 ();
  logic [7:0] id_2 = id_1;
  wire id_3;
  assign module_1.id_3 = 0;
  wire id_4;
endmodule
module module_1 (
    input  tri1  id_0,
    input  tri0  id_1,
    output uwire id_2,
    input  tri1  id_3,
    input  tri0  id_4,
    input  wire  id_5
);
  tri id_7;
  always @* begin : LABEL_0
    assign id_7 = 1;
    id_2 = id_3;
  end
  assign id_7 = id_5;
  module_0 modCall_1 ();
  id_8(
      .id_0(id_0 & 1), .id_1(id_1)
  );
  tri0 id_9 = id_0;
endmodule
