--------------------------------------------------------------------------------
Release 13.2 Trace  (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx\13.2\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml Aurora_FPGA.twx Aurora_FPGA.ncd -o Aurora_FPGA.twr
Aurora_FPGA.pcf

Design file:              Aurora_FPGA.ncd
Physical constraint file: Aurora_FPGA.pcf
Device,package,speed:     xc6slx45t,fgg484,C,-2 (PRODUCTION 1.19 2011-06-20)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "J_CLK" 
15 ns;

 18 paths analyzed, 18 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.868ns.
--------------------------------------------------------------------------------

Paths for end point u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET (SLICE_X37Y92.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    11.132ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      3.833ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/iUPDATE_OUT rising
  Destination Clock:    control3<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_iDATA_CMD to u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y106.AQ     Tcko                  0.430   u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/iDATA_CMD
                                                       u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X51Y106.A4     net (fanout=3)        0.835   u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/iDATA_CMD
    SLICE_X51Y106.A      Tilo                  0.259   u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1<131>
                                                       u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X37Y92.CE      net (fanout=3)        1.901   u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X37Y92.CLK     Tceck                 0.408   u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CMD/iTARGET<11>
                                                       u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      3.833ns (1.097ns logic, 2.736ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------

Paths for end point u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET (SLICE_X37Y92.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    11.150ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      3.815ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/iUPDATE_OUT rising
  Destination Clock:    control3<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_iDATA_CMD to u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y106.AQ     Tcko                  0.430   u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/iDATA_CMD
                                                       u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X51Y106.A4     net (fanout=3)        0.835   u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/iDATA_CMD
    SLICE_X51Y106.A      Tilo                  0.259   u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1<131>
                                                       u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X37Y92.CE      net (fanout=3)        1.901   u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X37Y92.CLK     Tceck                 0.390   u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CMD/iTARGET<11>
                                                       u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      3.815ns (1.079ns logic, 2.736ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------

Paths for end point u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (SLICE_X37Y92.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    11.158ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      3.807ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/iUPDATE_OUT rising
  Destination Clock:    control3<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_iDATA_CMD to u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y106.AQ     Tcko                  0.430   u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/iDATA_CMD
                                                       u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X51Y106.A4     net (fanout=3)        0.835   u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/iDATA_CMD
    SLICE_X51Y106.A      Tilo                  0.259   u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1<131>
                                                       u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X37Y92.CE      net (fanout=3)        1.901   u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X37Y92.CLK     Tceck                 0.382   u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CMD/iTARGET<11>
                                                       u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      3.807ns (1.071ns logic, 2.736ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "J_CLK" 15 ns;
--------------------------------------------------------------------------------

Paths for end point u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR (SLICE_X47Y103.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.107ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.142ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/iUPDATE_OUT rising
  Destination Clock:    control3<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_iDATA_CMD to u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y106.AQ     Tcko                  0.198   u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/iDATA_CMD
                                                       u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X50Y106.A5     net (fanout=3)        0.349   u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/iDATA_CMD
    SLICE_X50Y106.A      Tilo                  0.142   u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_SYNC/iDATA_CMD_n
                                                       u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X47Y103.SR     net (fanout=2)        0.592   u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X47Y103.CLK    Tcksr       (-Th)     0.139   u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_SYNC/iSYNC_WORD<3>
                                                       u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      1.142ns (0.201ns logic, 0.941ns route)
                                                       (17.6% logic, 82.4% route)
--------------------------------------------------------------------------------

Paths for end point u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR (SLICE_X47Y103.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.108ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.143ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/iUPDATE_OUT rising
  Destination Clock:    control3<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_iDATA_CMD to u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y106.AQ     Tcko                  0.198   u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/iDATA_CMD
                                                       u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X50Y106.A5     net (fanout=3)        0.349   u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/iDATA_CMD
    SLICE_X50Y106.A      Tilo                  0.142   u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_SYNC/iDATA_CMD_n
                                                       u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X47Y103.SR     net (fanout=2)        0.592   u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X47Y103.CLK    Tcksr       (-Th)     0.138   u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_SYNC/iSYNC_WORD<3>
                                                       u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      1.143ns (0.202ns logic, 0.941ns route)
                                                       (17.7% logic, 82.3% route)
--------------------------------------------------------------------------------

Paths for end point u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[2].I_NE0.U_FDR (SLICE_X47Y103.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.114ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[2].I_NE0.U_FDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.149ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/iUPDATE_OUT rising
  Destination Clock:    control3<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_iDATA_CMD to u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[2].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y106.AQ     Tcko                  0.198   u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/iDATA_CMD
                                                       u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X50Y106.A5     net (fanout=3)        0.349   u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/iDATA_CMD
    SLICE_X50Y106.A      Tilo                  0.142   u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_SYNC/iDATA_CMD_n
                                                       u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X47Y103.SR     net (fanout=2)        0.592   u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X47Y103.CLK    Tcksr       (-Th)     0.132   u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_SYNC/iSYNC_WORD<3>
                                                       u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[2].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      1.149ns (0.208ns logic, 0.941ns route)
                                                       (18.1% logic, 81.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 
15 ns;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   0.990ns.
--------------------------------------------------------------------------------

Paths for end point u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_iDATA_CMD (SLICE_X55Y106.A6), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    14.010ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          15.000ns
  Data Path Delay:      0.955ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/iUPDATE_OUT rising
  Destination Clock:    u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_iDATA_CMD to u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y106.AQ     Tcko                  0.430   u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/iDATA_CMD
                                                       u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X55Y106.A6     net (fanout=3)        0.152   u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/iDATA_CMD
    SLICE_X55Y106.CLK    Tas                   0.373   u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/iDATA_CMD
                                                       u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_iDATA_CMD_n
                                                       u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      0.955ns (0.803ns logic, 0.152ns route)
                                                       (84.1% logic, 15.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 15 ns;
--------------------------------------------------------------------------------

Paths for end point u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_iDATA_CMD (SLICE_X55Y106.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.436ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.436ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/iUPDATE_OUT rising
  Destination Clock:    u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_iDATA_CMD to u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y106.AQ     Tcko                  0.198   u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/iDATA_CMD
                                                       u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X55Y106.A6     net (fanout=3)        0.023   u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/iDATA_CMD
    SLICE_X55Y106.CLK    Tah         (-Th)    -0.215   u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/iDATA_CMD
                                                       u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_iDATA_CMD_n
                                                       u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      0.436ns (0.413ns logic, 0.023ns route)
                                                       (94.7% logic, 5.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J_TO_D_path" TIG;

 14621 paths analyzed, 1567 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[2].I_IN_RANGE.U_GAND_DLY2 (SLICE_X46Y33.SR), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     11.452ns (data path - clock path skew + uncertainty)
  Source:               u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[2].I_IN_RANGE.U_GAND_DLY2 (FF)
  Data Path Delay:      11.417ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         control3<0> rising
  Destination Clock:    user_clk_1 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_SYNC/U_SYNC to u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[2].I_IN_RANGE.U_GAND_DLY2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y103.AQ     Tcko                  0.476   u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/iSYNC
                                                       u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X37Y93.C4      net (fanout=1)        1.583   u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/iSYNC
    SLICE_X37Y93.C       Tilo                  0.259   u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/iCORE_ID<3>
                                                       u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X54Y86.A1      net (fanout=44)       3.056   u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X54Y86.A       Tilo                  0.235   u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDIN<1>
                                                       u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[3].F_CMD[0].U_HCE
    SLICE_X46Y33.SR      net (fanout=63)       5.482   control3<20>
    SLICE_X46Y33.CLK     Trck                  0.326   u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1<3>
                                                       u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[2].I_IN_RANGE.U_GAND_DLY2
    -------------------------------------------------  ---------------------------
    Total                                     11.417ns (1.296ns logic, 10.121ns route)
                                                       (11.4% logic, 88.6% route)

--------------------------------------------------------------------------------
Delay (setup path):     10.150ns (data path - clock path skew + uncertainty)
  Source:               u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Destination:          u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[2].I_IN_RANGE.U_GAND_DLY2 (FF)
  Data Path Delay:      10.115ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         control3<0> rising
  Destination Clock:    user_clk_1 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET to u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[2].I_IN_RANGE.U_GAND_DLY2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y93.DQ      Tcko                  0.430   u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/iCORE_ID<3>
                                                       u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    SLICE_X43Y91.A1      net (fanout=7)        1.413   u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/iCORE_ID<3>
    SLICE_X43Y91.A       Tilo                  0.259   u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/iCORE_ID_SEL<3>
                                                       u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[3].U_LUT
    SLICE_X54Y86.A2      net (fanout=8)        1.970   u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/iCORE_ID_SEL<3>
    SLICE_X54Y86.A       Tilo                  0.235   u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDIN<1>
                                                       u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[3].F_CMD[0].U_HCE
    SLICE_X46Y33.SR      net (fanout=63)       5.482   control3<20>
    SLICE_X46Y33.CLK     Trck                  0.326   u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1<3>
                                                       u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[2].I_IN_RANGE.U_GAND_DLY2
    -------------------------------------------------  ---------------------------
    Total                                     10.115ns (1.250ns logic, 8.865ns route)
                                                       (12.4% logic, 87.6% route)

--------------------------------------------------------------------------------
Delay (setup path):     10.150ns (data path - clock path skew + uncertainty)
  Source:               u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (FF)
  Destination:          u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[2].I_IN_RANGE.U_GAND_DLY2 (FF)
  Data Path Delay:      10.115ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         control3<0> rising
  Destination Clock:    user_clk_1 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET to u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[2].I_IN_RANGE.U_GAND_DLY2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y92.AQ      Tcko                  0.430   u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CMD/iTARGET<11>
                                                       u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    SLICE_X37Y93.D1      net (fanout=7)        1.138   u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CMD/iTARGET<8>
    SLICE_X37Y93.D       Tilo                  0.259   u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/iCORE_ID<3>
                                                       u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[0].U_LUT
    SLICE_X54Y86.A3      net (fanout=7)        2.245   u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/iCOMMAND_SEL<0>
    SLICE_X54Y86.A       Tilo                  0.235   u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDIN<1>
                                                       u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[3].F_CMD[0].U_HCE
    SLICE_X46Y33.SR      net (fanout=63)       5.482   control3<20>
    SLICE_X46Y33.CLK     Trck                  0.326   u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1<3>
                                                       u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[2].I_IN_RANGE.U_GAND_DLY2
    -------------------------------------------------  ---------------------------
    Total                                     10.115ns (1.250ns logic, 8.865ns route)
                                                       (12.4% logic, 87.6% route)

--------------------------------------------------------------------------------

Paths for end point u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[1].I_IN_RANGE.U_GAND_DLY2 (SLICE_X46Y33.SR), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     11.424ns (data path - clock path skew + uncertainty)
  Source:               u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[1].I_IN_RANGE.U_GAND_DLY2 (FF)
  Data Path Delay:      11.389ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         control3<0> rising
  Destination Clock:    user_clk_1 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_SYNC/U_SYNC to u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[1].I_IN_RANGE.U_GAND_DLY2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y103.AQ     Tcko                  0.476   u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/iSYNC
                                                       u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X37Y93.C4      net (fanout=1)        1.583   u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/iSYNC
    SLICE_X37Y93.C       Tilo                  0.259   u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/iCORE_ID<3>
                                                       u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X54Y86.A1      net (fanout=44)       3.056   u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X54Y86.A       Tilo                  0.235   u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDIN<1>
                                                       u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[3].F_CMD[0].U_HCE
    SLICE_X46Y33.SR      net (fanout=63)       5.482   control3<20>
    SLICE_X46Y33.CLK     Trck                  0.298   u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1<3>
                                                       u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[1].I_IN_RANGE.U_GAND_DLY2
    -------------------------------------------------  ---------------------------
    Total                                     11.389ns (1.268ns logic, 10.121ns route)
                                                       (11.1% logic, 88.9% route)

--------------------------------------------------------------------------------
Delay (setup path):     10.122ns (data path - clock path skew + uncertainty)
  Source:               u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Destination:          u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[1].I_IN_RANGE.U_GAND_DLY2 (FF)
  Data Path Delay:      10.087ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         control3<0> rising
  Destination Clock:    user_clk_1 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET to u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[1].I_IN_RANGE.U_GAND_DLY2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y93.DQ      Tcko                  0.430   u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/iCORE_ID<3>
                                                       u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    SLICE_X43Y91.A1      net (fanout=7)        1.413   u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/iCORE_ID<3>
    SLICE_X43Y91.A       Tilo                  0.259   u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/iCORE_ID_SEL<3>
                                                       u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[3].U_LUT
    SLICE_X54Y86.A2      net (fanout=8)        1.970   u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/iCORE_ID_SEL<3>
    SLICE_X54Y86.A       Tilo                  0.235   u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDIN<1>
                                                       u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[3].F_CMD[0].U_HCE
    SLICE_X46Y33.SR      net (fanout=63)       5.482   control3<20>
    SLICE_X46Y33.CLK     Trck                  0.298   u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1<3>
                                                       u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[1].I_IN_RANGE.U_GAND_DLY2
    -------------------------------------------------  ---------------------------
    Total                                     10.087ns (1.222ns logic, 8.865ns route)
                                                       (12.1% logic, 87.9% route)

--------------------------------------------------------------------------------
Delay (setup path):     10.122ns (data path - clock path skew + uncertainty)
  Source:               u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (FF)
  Destination:          u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[1].I_IN_RANGE.U_GAND_DLY2 (FF)
  Data Path Delay:      10.087ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         control3<0> rising
  Destination Clock:    user_clk_1 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET to u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[1].I_IN_RANGE.U_GAND_DLY2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y92.AQ      Tcko                  0.430   u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CMD/iTARGET<11>
                                                       u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    SLICE_X37Y93.D1      net (fanout=7)        1.138   u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CMD/iTARGET<8>
    SLICE_X37Y93.D       Tilo                  0.259   u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/iCORE_ID<3>
                                                       u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[0].U_LUT
    SLICE_X54Y86.A3      net (fanout=7)        2.245   u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/iCOMMAND_SEL<0>
    SLICE_X54Y86.A       Tilo                  0.235   u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDIN<1>
                                                       u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[3].F_CMD[0].U_HCE
    SLICE_X46Y33.SR      net (fanout=63)       5.482   control3<20>
    SLICE_X46Y33.CLK     Trck                  0.298   u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1<3>
                                                       u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[1].I_IN_RANGE.U_GAND_DLY2
    -------------------------------------------------  ---------------------------
    Total                                     10.087ns (1.222ns logic, 8.865ns route)
                                                       (12.1% logic, 87.9% route)

--------------------------------------------------------------------------------

Paths for end point u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[1].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (SLICE_X46Y33.SR), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     11.420ns (data path - clock path skew + uncertainty)
  Source:               u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[1].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      11.385ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         control3<0> rising
  Destination Clock:    user_clk_1 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_SYNC/U_SYNC to u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[1].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y103.AQ     Tcko                  0.476   u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/iSYNC
                                                       u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X37Y93.C4      net (fanout=1)        1.583   u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/iSYNC
    SLICE_X37Y93.C       Tilo                  0.259   u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/iCORE_ID<3>
                                                       u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X54Y86.A1      net (fanout=44)       3.056   u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X54Y86.A       Tilo                  0.235   u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDIN<1>
                                                       u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[3].F_CMD[0].U_HCE
    SLICE_X46Y33.SR      net (fanout=63)       5.482   control3<20>
    SLICE_X46Y33.CLK     Trck                  0.294   u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1<3>
                                                       u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[1].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                     11.385ns (1.264ns logic, 10.121ns route)
                                                       (11.1% logic, 88.9% route)

--------------------------------------------------------------------------------
Delay (setup path):     10.118ns (data path - clock path skew + uncertainty)
  Source:               u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Destination:          u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[1].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      10.083ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         control3<0> rising
  Destination Clock:    user_clk_1 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET to u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[1].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y93.DQ      Tcko                  0.430   u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/iCORE_ID<3>
                                                       u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    SLICE_X43Y91.A1      net (fanout=7)        1.413   u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/iCORE_ID<3>
    SLICE_X43Y91.A       Tilo                  0.259   u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/iCORE_ID_SEL<3>
                                                       u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[3].U_LUT
    SLICE_X54Y86.A2      net (fanout=8)        1.970   u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/iCORE_ID_SEL<3>
    SLICE_X54Y86.A       Tilo                  0.235   u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDIN<1>
                                                       u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[3].F_CMD[0].U_HCE
    SLICE_X46Y33.SR      net (fanout=63)       5.482   control3<20>
    SLICE_X46Y33.CLK     Trck                  0.294   u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1<3>
                                                       u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[1].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                     10.083ns (1.218ns logic, 8.865ns route)
                                                       (12.1% logic, 87.9% route)

--------------------------------------------------------------------------------
Delay (setup path):     10.118ns (data path - clock path skew + uncertainty)
  Source:               u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (FF)
  Destination:          u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[1].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      10.083ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         control3<0> rising
  Destination Clock:    user_clk_1 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET to u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[1].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y92.AQ      Tcko                  0.430   u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CMD/iTARGET<11>
                                                       u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    SLICE_X37Y93.D1      net (fanout=7)        1.138   u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CMD/iTARGET<8>
    SLICE_X37Y93.D       Tilo                  0.259   u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/iCORE_ID<3>
                                                       u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[0].U_LUT
    SLICE_X54Y86.A3      net (fanout=7)        2.245   u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/iCOMMAND_SEL<0>
    SLICE_X54Y86.A       Tilo                  0.235   u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDIN<1>
                                                       u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[3].F_CMD[0].U_HCE
    SLICE_X46Y33.SR      net (fanout=63)       5.482   control3<20>
    SLICE_X46Y33.CLK     Trck                  0.294   u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1<3>
                                                       u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[1].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                     10.083ns (1.218ns logic, 8.865ns route)
                                                       (12.1% logic, 87.9% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_J_TO_D_path" TIG;
--------------------------------------------------------------------------------

Paths for end point u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[2].U_iCAP_ADDR (SLICE_X57Y107.C5), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.546ns (datapath - clock path skew - uncertainty)
  Source:               u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[2].U_SEL (FF)
  Destination:          u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[2].U_iCAP_ADDR (FF)
  Data Path Delay:      0.581ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         control3<0> rising
  Destination Clock:    user_clk_2 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[2].U_SEL to u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[2].U_iCAP_ADDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y107.CQ     Tcko                  0.198   u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<4>
                                                       u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[2].U_SEL
    SLICE_X57Y107.C5     net (fanout=2)        0.168   u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<3>
    SLICE_X57Y107.CLK    Tah         (-Th)    -0.215   u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<3>
                                                       u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[2].U_CAP_ADDR_MUX
                                                       u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[2].U_iCAP_ADDR
    -------------------------------------------------  ---------------------------
    Total                                      0.581ns (0.413ns logic, 0.168ns route)
                                                       (71.1% logic, 28.9% route)

--------------------------------------------------------------------------------

Paths for end point u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_iCAP_ADDR (SLICE_X6Y84.A5), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.548ns (datapath - clock path skew - uncertainty)
  Source:               u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[0].U_SEL (FF)
  Destination:          u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_iCAP_ADDR (FF)
  Data Path Delay:      0.583ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         control3<0> rising
  Destination Clock:    u_Aurora_FPGA_BUS/wb_clk_2x rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[0].U_SEL to u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_iCAP_ADDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y84.AQ       Tcko                  0.200   u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<4>
                                                       u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[0].U_SEL
    SLICE_X6Y84.A5       net (fanout=2)        0.186   u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<1>
    SLICE_X6Y84.CLK      Tah         (-Th)    -0.197   u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<3>
                                                       u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_CAP_ADDR_MUX
                                                       u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_iCAP_ADDR
    -------------------------------------------------  ---------------------------
    Total                                      0.583ns (0.397ns logic, 0.186ns route)
                                                       (68.1% logic, 31.9% route)

--------------------------------------------------------------------------------

Paths for end point u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0 (SLICE_X21Y86.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.413ns (datapath - clock path skew - uncertainty)
  Source:               u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_TFDRE (FF)
  Destination:          u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0 (FF)
  Data Path Delay:      0.448ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         control3<0> rising
  Destination Clock:    u_Aurora_FPGA_BUS/wb_clk_2x rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_TFDRE to u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y87.AQ      Tcko                  0.198   u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_TFDRE
    SLICE_X21Y86.AX      net (fanout=1)        0.191   u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
    SLICE_X21Y86.CLK     Tckdi       (-Th)    -0.059   u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDIN<1>
                                                       u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0
    -------------------------------------------------  ---------------------------
    Total                                      0.448ns (0.257ns logic, 0.191ns route)
                                                       (57.4% logic, 42.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_D_TO_J_path" TIG;

 17013 paths analyzed, 4053 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_TDO_reg (SLICE_X42Y91.B4), 786 paths
--------------------------------------------------------------------------------
Delay (setup path):     13.398ns (data path - clock path skew + uncertainty)
  Source:               u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18 (RAM)
  Destination:          u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_TDO_reg (FF)
  Data Path Delay:      13.363ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         control3<0> rising at 0.000ns
  Destination Clock:    control3<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18 to u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y58.DOA7    Trcko_DOA             2.100   u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18
                                                       u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18
    SLICE_X3Y108.D1      net (fanout=1)        1.706   u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data<43>
    SLICE_X3Y108.D       Tilo                  0.259   u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_145
                                                       u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_145
    SLICE_X3Y110.A4      net (fanout=1)        1.272   u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_145
    SLICE_X3Y110.A       Tilo                  0.259   u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/rx_pe_control_r<3>
                                                       u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_91
    SLICE_X8Y107.D5      net (fanout=1)        1.292   u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_91
    SLICE_X8Y107.CMUX    Topdc                 0.402   u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/previous_cycle_data_r<15>
                                                       u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_41
                                                       u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_2_f7
    SLICE_X12Y104.D3     net (fanout=1)        0.819   u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/iDATA_DOUT
    SLICE_X12Y104.D      Tilo                  0.235   u_Aurora_FPGA_BUS/control1<3>
                                                       u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_DOUT
    SLICE_X27Y92.C1      net (fanout=1)        2.762   u_Aurora_FPGA_BUS/control1<3>
    SLICE_X27Y92.C       Tilo                  0.259   u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/control<3>
                                                       u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O22
    SLICE_X42Y91.B4      net (fanout=1)        1.649   u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O21
    SLICE_X42Y91.CLK     Tas                   0.349   u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/iTDO_VEC<15>
                                                       u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O23
                                                       u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                     13.363ns (3.863ns logic, 9.500ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------
Delay (setup path):     13.390ns (data path - clock path skew + uncertainty)
  Source:               u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_TDO_reg (FF)
  Data Path Delay:      13.355ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         control3<0> rising at 0.000ns
  Destination Clock:    control3<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_SYNC/U_SYNC to u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y103.AQ     Tcko                  0.476   u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/iSYNC
                                                       u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X37Y93.C4      net (fanout=1)        1.583   u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/iSYNC
    SLICE_X37Y93.C       Tilo                  0.259   u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/iCORE_ID<3>
                                                       u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X12Y104.C1     net (fanout=44)       5.289   u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X12Y104.C      Tilo                  0.235   u_Aurora_FPGA_BUS/control1<3>
                                                       u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[2].U_LCE
    SLICE_X12Y104.D5     net (fanout=11)       0.259   u_Aurora_FPGA_BUS/control1<6>
    SLICE_X12Y104.D      Tilo                  0.235   u_Aurora_FPGA_BUS/control1<3>
                                                       u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_DOUT
    SLICE_X27Y92.C1      net (fanout=1)        2.762   u_Aurora_FPGA_BUS/control1<3>
    SLICE_X27Y92.C       Tilo                  0.259   u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/control<3>
                                                       u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O22
    SLICE_X42Y91.B4      net (fanout=1)        1.649   u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O21
    SLICE_X42Y91.CLK     Tas                   0.349   u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/iTDO_VEC<15>
                                                       u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O23
                                                       u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                     13.355ns (1.813ns logic, 11.542ns route)
                                                       (13.6% logic, 86.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     13.189ns (data path - clock path skew + uncertainty)
  Source:               u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[8].u_ramb18/U_RAMB18 (RAM)
  Destination:          u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_TDO_reg (FF)
  Data Path Delay:      13.154ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         control3<0> rising at 0.000ns
  Destination Clock:    control3<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[8].u_ramb18/U_RAMB18 to u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X3Y60.DOA15   Trcko_DOA             2.100   u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[8].u_ramb18/U_RAMB18
                                                       u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[8].u_ramb18/U_RAMB18
    SLICE_X45Y108.A2     net (fanout=1)        2.426   u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data<160>
    SLICE_X45Y108.A      Tilo                  0.259   u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<3>
                                                       u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<7>2
    SLICE_X44Y106.B2     net (fanout=1)        0.994   u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<7>2
    SLICE_X44Y106.B      Tilo                  0.254   u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/iCAP_DONE
                                                       u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<7>3
    SLICE_X44Y106.D1     net (fanout=1)        0.598   u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<7>3
    SLICE_X44Y106.CMUX   Topdc                 0.456   u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/iCAP_DONE
                                                       u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<7>7_F
                                                       u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<7>7
    SLICE_X47Y104.C1     net (fanout=1)        0.963   u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/iDATA_DOUT
    SLICE_X47Y104.CMUX   Tilo                  0.337   u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/iCAPTURE
                                                       u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_DOUT
    SLICE_X27Y92.C4      net (fanout=1)        2.510   control4<3>
    SLICE_X27Y92.C       Tilo                  0.259   u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/control<3>
                                                       u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O22
    SLICE_X42Y91.B4      net (fanout=1)        1.649   u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O21
    SLICE_X42Y91.CLK     Tas                   0.349   u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/iTDO_VEC<15>
                                                       u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O23
                                                       u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                     13.154ns (4.014ns logic, 9.140ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------

Paths for end point u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_TDO_reg (SLICE_X42Y91.B6), 595 paths
--------------------------------------------------------------------------------
Delay (setup path):     12.874ns (data path - clock path skew + uncertainty)
  Source:               u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18 (RAM)
  Destination:          u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_TDO_reg (FF)
  Data Path Delay:      12.839ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         control3<0> rising at 0.000ns
  Destination Clock:    control3<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18 to u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X3Y20.DOA13   Trcko_DOA             2.100   u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18
                                                       u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18
    SLICE_X54Y33.D2      net (fanout=1)        1.617   u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data<32>
    SLICE_X54Y33.BMUX    Topdb                 0.430   u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_11_f81
                                                       u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_151
                                                       u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_13_f7_0
                                                       u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_11_f8_0
    SLICE_X50Y48.B3      net (fanout=1)        1.669   u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_11_f81
    SLICE_X50Y48.B       Tilo                  0.235   u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<7>3
                                                       u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<7>3
    SLICE_X50Y48.D1      net (fanout=1)        0.548   u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<7>3
    SLICE_X50Y48.CMUX    Topdc                 0.402   u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<7>3
                                                       u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<7>7_F
                                                       u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<7>7
    SLICE_X50Y59.C3      net (fanout=1)        1.284   u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/iDATA_DOUT
    SLICE_X50Y59.CMUX    Tilo                  0.298   u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/rst
                                                       u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_DOUT
    SLICE_X42Y91.C1      net (fanout=1)        3.411   control3<3>
    SLICE_X42Y91.C       Tilo                  0.235   u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/iTDO_VEC<15>
                                                       u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O21
    SLICE_X42Y91.B6      net (fanout=1)        0.261   u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O2
    SLICE_X42Y91.CLK     Tas                   0.349   u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/iTDO_VEC<15>
                                                       u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O23
                                                       u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                     12.839ns (4.049ns logic, 8.790ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     12.735ns (data path - clock path skew + uncertainty)
  Source:               u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18 (RAM)
  Destination:          u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_TDO_reg (FF)
  Data Path Delay:      12.700ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         control3<0> rising at 0.000ns
  Destination Clock:    control3<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18 to u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X2Y20.DOA13   Trcko_DOA             2.100   u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18
                                                       u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18
    SLICE_X40Y40.A1      net (fanout=1)        1.323   u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data<14>
    SLICE_X40Y40.BMUX    Topab                 0.438   u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_10_f8
                                                       u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_12
                                                       u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_11_f7
                                                       u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_10_f8
    SLICE_X50Y48.B2      net (fanout=1)        1.816   u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_10_f8
    SLICE_X50Y48.B       Tilo                  0.235   u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<7>3
                                                       u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<7>3
    SLICE_X50Y48.D1      net (fanout=1)        0.548   u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<7>3
    SLICE_X50Y48.CMUX    Topdc                 0.402   u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<7>3
                                                       u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<7>7_F
                                                       u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<7>7
    SLICE_X50Y59.C3      net (fanout=1)        1.284   u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/iDATA_DOUT
    SLICE_X50Y59.CMUX    Tilo                  0.298   u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/rst
                                                       u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_DOUT
    SLICE_X42Y91.C1      net (fanout=1)        3.411   control3<3>
    SLICE_X42Y91.C       Tilo                  0.235   u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/iTDO_VEC<15>
                                                       u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O21
    SLICE_X42Y91.B6      net (fanout=1)        0.261   u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O2
    SLICE_X42Y91.CLK     Tas                   0.349   u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/iTDO_VEC<15>
                                                       u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O23
                                                       u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                     12.700ns (4.057ns logic, 8.643ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------
Delay (setup path):     12.653ns (data path - clock path skew + uncertainty)
  Source:               u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18 (RAM)
  Destination:          u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_TDO_reg (FF)
  Data Path Delay:      12.618ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         control3<0> rising at 0.000ns
  Destination Clock:    control3<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18 to u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X3Y20.DOA15   Trcko_DOA             2.100   u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18
                                                       u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18
    SLICE_X54Y33.D3      net (fanout=1)        1.396   u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data<34>
    SLICE_X54Y33.BMUX    Topdb                 0.430   u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_11_f81
                                                       u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_151
                                                       u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_13_f7_0
                                                       u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_11_f8_0
    SLICE_X50Y48.B3      net (fanout=1)        1.669   u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_11_f81
    SLICE_X50Y48.B       Tilo                  0.235   u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<7>3
                                                       u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<7>3
    SLICE_X50Y48.D1      net (fanout=1)        0.548   u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<7>3
    SLICE_X50Y48.CMUX    Topdc                 0.402   u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<7>3
                                                       u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<7>7_F
                                                       u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<7>7
    SLICE_X50Y59.C3      net (fanout=1)        1.284   u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/iDATA_DOUT
    SLICE_X50Y59.CMUX    Tilo                  0.298   u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/rst
                                                       u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_DOUT
    SLICE_X42Y91.C1      net (fanout=1)        3.411   control3<3>
    SLICE_X42Y91.C       Tilo                  0.235   u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/iTDO_VEC<15>
                                                       u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O21
    SLICE_X42Y91.B6      net (fanout=1)        0.261   u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O2
    SLICE_X42Y91.CLK     Tas                   0.349   u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/iTDO_VEC<15>
                                                       u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O23
                                                       u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                     12.618ns (4.049ns logic, 8.569ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------

Paths for end point u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD (SLICE_X26Y107.DI), 12 paths
--------------------------------------------------------------------------------
Delay (setup path):     12.530ns (data path - clock path skew + uncertainty)
  Source:               u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD (FF)
  Data Path Delay:      12.495ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         control3<0> rising at 0.000ns
  Destination Clock:    control3<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_SYNC/U_SYNC to u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y103.AQ     Tcko                  0.476   u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/iSYNC
                                                       u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X37Y93.C4      net (fanout=1)        1.583   u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/iSYNC
    SLICE_X37Y93.C       Tilo                  0.259   u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/iCORE_ID<3>
                                                       u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X6Y109.C2      net (fanout=44)       4.904   u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X6Y109.C       Tilo                  0.255   u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr<9>
                                                       u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[5].U_LCE
    SLICE_X6Y109.D3      net (fanout=14)       0.509   u_Aurora_FPGA_BUS/control1<9>
    SLICE_X6Y109.DMUX    Tilo                  0.326   u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr<9>
                                                       u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_BRK0
    SLICE_X26Y107.DI     net (fanout=1)        4.127   u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data<2>
    SLICE_X26Y107.CLK    Tds                   0.056   u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXD/O
                                                       u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD
    -------------------------------------------------  ---------------------------
    Total                                     12.495ns (1.372ns logic, 11.123ns route)
                                                       (11.0% logic, 89.0% route)

--------------------------------------------------------------------------------
Delay (setup path):     12.267ns (data path - clock path skew + uncertainty)
  Source:               u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (FF)
  Destination:          u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD (FF)
  Data Path Delay:      12.232ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         control3<0> rising at 0.000ns
  Destination Clock:    control3<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET to u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y92.AQ      Tcko                  0.430   u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CMD/iTARGET<11>
                                                       u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    SLICE_X43Y87.A2      net (fanout=7)        2.141   u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CMD/iTARGET<8>
    SLICE_X43Y87.A       Tilo                  0.259   u_Aurora_FPGA_BUS/control2<8>
                                                       u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[5].U_LUT
    SLICE_X6Y109.C5      net (fanout=5)        4.129   u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/iCOMMAND_SEL<5>
    SLICE_X6Y109.C       Tilo                  0.255   u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr<9>
                                                       u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[5].U_LCE
    SLICE_X6Y109.D3      net (fanout=14)       0.509   u_Aurora_FPGA_BUS/control1<9>
    SLICE_X6Y109.DMUX    Tilo                  0.326   u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr<9>
                                                       u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_BRK0
    SLICE_X26Y107.DI     net (fanout=1)        4.127   u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data<2>
    SLICE_X26Y107.CLK    Tds                   0.056   u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXD/O
                                                       u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD
    -------------------------------------------------  ---------------------------
    Total                                     12.232ns (1.326ns logic, 10.906ns route)
                                                       (10.8% logic, 89.2% route)

--------------------------------------------------------------------------------
Delay (setup path):     12.149ns (data path - clock path skew + uncertainty)
  Source:               u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (FF)
  Destination:          u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD (FF)
  Data Path Delay:      12.114ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         control3<0> rising at 0.000ns
  Destination Clock:    control3<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET to u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y92.DQ      Tcko                  0.430   u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CMD/iTARGET<11>
                                                       u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET
    SLICE_X43Y87.A3      net (fanout=7)        2.023   u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CMD/iTARGET<11>
    SLICE_X43Y87.A       Tilo                  0.259   u_Aurora_FPGA_BUS/control2<8>
                                                       u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[5].U_LUT
    SLICE_X6Y109.C5      net (fanout=5)        4.129   u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/iCOMMAND_SEL<5>
    SLICE_X6Y109.C       Tilo                  0.255   u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr<9>
                                                       u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[5].U_LCE
    SLICE_X6Y109.D3      net (fanout=14)       0.509   u_Aurora_FPGA_BUS/control1<9>
    SLICE_X6Y109.DMUX    Tilo                  0.326   u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr<9>
                                                       u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_BRK0
    SLICE_X26Y107.DI     net (fanout=1)        4.127   u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data<2>
    SLICE_X26Y107.CLK    Tds                   0.056   u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXD/O
                                                       u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD
    -------------------------------------------------  ---------------------------
    Total                                     12.114ns (1.326ns logic, 10.788ns route)
                                                       (10.9% logic, 89.1% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_D_TO_J_path" TIG;
--------------------------------------------------------------------------------

Paths for end point u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX (SLICE_X6Y86.DI), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.249ns (datapath - clock path skew - uncertainty)
  Source:               u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[15].U_SEL (FF)
  Destination:          u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX (FF)
  Data Path Delay:      0.249ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         control3<0> rising at 30.000ns
  Destination Clock:    control3<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[15].U_SEL to u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y86.DQ       Tcko                  0.198   u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<16>
                                                       u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[15].U_SEL
    SLICE_X6Y86.DI       net (fanout=1)        0.018   u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<16>
    SLICE_X6Y86.CLK      Tdh         (-Th)    -0.033   u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data<0>
                                                       u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX
    -------------------------------------------------  ---------------------------
    Total                                      0.249ns (0.231ns logic, 0.018ns route)
                                                       (92.8% logic, 7.2% route)

--------------------------------------------------------------------------------

Paths for end point u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X59Y57.A6), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.438ns (datapath - clock path skew - uncertainty)
  Source:               u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Destination:          u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      0.438ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         control3<0> rising at 30.000ns
  Destination Clock:    control3<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE to u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y57.AQ      Tcko                  0.198   u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    SLICE_X59Y57.A6      net (fanout=2)        0.025   u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
    SLICE_X59Y57.CLK     Tah         (-Th)    -0.215   u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
                                                       u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      0.438ns (0.413ns logic, 0.025ns route)
                                                       (94.3% logic, 5.7% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_4/u_Aurora_vioa/U0/I_VIO/U_STATUS/U_STAT_CNT/G[7].U_FDRE (SLICE_X32Y95.D6), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.461ns (datapath - clock path skew - uncertainty)
  Source:               XLXI_4/u_Aurora_vioa/U0/I_VIO/U_STATUS/U_STAT_CNT/G[7].U_FDRE (FF)
  Destination:          XLXI_4/u_Aurora_vioa/U0/I_VIO/U_STATUS/U_STAT_CNT/G[7].U_FDRE (FF)
  Data Path Delay:      0.461ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         control3<0> rising at 30.000ns
  Destination Clock:    control3<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_4/u_Aurora_vioa/U0/I_VIO/U_STATUS/U_STAT_CNT/G[7].U_FDRE to XLXI_4/u_Aurora_vioa/U0/I_VIO/U_STATUS/U_STAT_CNT/G[7].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y95.DQ      Tcko                  0.200   XLXI_4/u_Aurora_vioa/U0/I_VIO/U_STATUS/iSTAT_CNT<7>
                                                       XLXI_4/u_Aurora_vioa/U0/I_VIO/U_STATUS/U_STAT_CNT/G[7].U_FDRE
    SLICE_X32Y95.D6      net (fanout=2)        0.024   XLXI_4/u_Aurora_vioa/U0/I_VIO/U_STATUS/iSTAT_CNT<7>
    SLICE_X32Y95.CLK     Tah         (-Th)    -0.237   XLXI_4/u_Aurora_vioa/U0/I_VIO/U_STATUS/iSTAT_CNT<7>
                                                       XLXI_4/u_Aurora_vioa/U0/I_VIO/U_STATUS/iSTAT_CNT<7>_rt
                                                       XLXI_4/u_Aurora_vioa/U0/I_VIO/U_STATUS/U_STAT_CNT/G[7].U_XORCY
                                                       XLXI_4/u_Aurora_vioa/U0/I_VIO/U_STATUS/U_STAT_CNT/G[7].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      0.461ns (0.437ns logic, 0.024ns route)
                                                       (94.8% logic, 5.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.570ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 26.430ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[7].u_ramb18/U_RAMB18/CLKA
  Logical resource: u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[7].u_ramb18/U_RAMB18/CLKA
  Location pin: RAMB16_X3Y54.CLKA
  Clock network: control3<0>
--------------------------------------------------------------------------------
Slack: 26.430ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[7].u_ramb18/U_RAMB18/CLKA
  Logical resource: u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[7].u_ramb18/U_RAMB18/CLKA
  Location pin: RAMB16_X2Y24.CLKA
  Clock network: control3<0>
--------------------------------------------------------------------------------
Slack: 26.430ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18/CLKA
  Logical resource: u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18/CLKA
  Location pin: RAMB16_X2Y50.CLKA
  Clock network: control3<0>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TOCLK = MAXDELAY FROM TIMEGRP "TCLOCK_PAD" 3.5 ns;

 3879 paths analyzed, 3879 endpoints analyzed, 8 failing endpoints
 8 timing errors detected. (8 setup errors, 0 hold errors)
 Maximum delay is   4.115ns.
--------------------------------------------------------------------------------

Paths for end point u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt_4 (SLICE_X0Y64.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  -0.615ns (requirement - data path)
  Source:               WB_CLK_2x_PAD (PAD)
  Destination:          u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt_4 (FF)
  Requirement:          3.500ns
  Data Path Delay:      4.115ns (Levels of Logic = 1)

  Maximum Data Path at Slow Process Corner: WB_CLK_2x_PAD to u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P3.I                 Tiopi                 1.557   WB_CLK_2x_PAD
                                                       WB_CLK_2x_PAD
                                                       u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/u_Aurora_FPGA_clock/clkin1_buf
                                                       ProtoComp354.IMUX.1
    SLICE_X0Y64.CLK      net (fanout=3)        2.558   u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/WB_CLK_MASTER
    -------------------------------------------------  ---------------------------
    Total                                      4.115ns (1.557ns logic, 2.558ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------

Paths for end point u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt_5 (SLICE_X0Y64.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  -0.615ns (requirement - data path)
  Source:               WB_CLK_2x_PAD (PAD)
  Destination:          u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt_5 (FF)
  Requirement:          3.500ns
  Data Path Delay:      4.115ns (Levels of Logic = 1)

  Maximum Data Path at Slow Process Corner: WB_CLK_2x_PAD to u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P3.I                 Tiopi                 1.557   WB_CLK_2x_PAD
                                                       WB_CLK_2x_PAD
                                                       u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/u_Aurora_FPGA_clock/clkin1_buf
                                                       ProtoComp354.IMUX.1
    SLICE_X0Y64.CLK      net (fanout=3)        2.558   u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/WB_CLK_MASTER
    -------------------------------------------------  ---------------------------
    Total                                      4.115ns (1.557ns logic, 2.558ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------

Paths for end point u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt_6 (SLICE_X0Y64.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  -0.615ns (requirement - data path)
  Source:               WB_CLK_2x_PAD (PAD)
  Destination:          u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt_6 (FF)
  Requirement:          3.500ns
  Data Path Delay:      4.115ns (Levels of Logic = 1)

  Maximum Data Path at Slow Process Corner: WB_CLK_2x_PAD to u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P3.I                 Tiopi                 1.557   WB_CLK_2x_PAD
                                                       WB_CLK_2x_PAD
                                                       u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/u_Aurora_FPGA_clock/clkin1_buf
                                                       ProtoComp354.IMUX.1
    SLICE_X0Y64.CLK      net (fanout=3)        2.558   u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/WB_CLK_MASTER
    -------------------------------------------------  ---------------------------
    Total                                      4.115ns (1.557ns logic, 2.558ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TOCLK = MAXDELAY FROM TIMEGRP "TCLOCK_PAD" 3.5 ns;
--------------------------------------------------------------------------------

Paths for end point u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[88].U_TQ (SLICE_X51Y87.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   -0.752ns (data path)
  Source:               WB_CLK_2x_PAD (PAD)
  Destination:          u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[88].U_TQ (FF)
  Data Path Delay:      -0.752ns (Levels of Logic = 4)

  Minimum Data Path at Slow Process Corner: WB_CLK_2x_PAD to u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[88].U_TQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P3.I                 Tiopi                 1.344   WB_CLK_2x_PAD
                                                       WB_CLK_2x_PAD
                                                       u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/u_Aurora_FPGA_clock/clkin1_buf
                                                       ProtoComp354.IMUX.1
    BUFIO2_X1Y14.I       net (fanout=3)        0.368   u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/WB_CLK_MASTER
    BUFIO2_X1Y14.DIVCLK  Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.086   u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/u_Aurora_FPGA_clock/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.351   u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/u_Aurora_FPGA_clock/dcm_sp_inst
                                                       u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/u_Aurora_FPGA_clock/dcm_sp_inst
    BUFGMUX_X3Y13.I0     net (fanout=1)        1.064   u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/u_Aurora_FPGA_clock/clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/u_Aurora_FPGA_clock/clkout1_buf
                                                       u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/u_Aurora_FPGA_clock/clkout1_buf
    SLICE_X51Y87.CLK     net (fanout=789)      1.361   u_Aurora_FPGA_BUS/wb_clk_2x
    -------------------------------------------------  ---------------------------
    Total                                     -0.752ns (-4.631ns logic, 3.879ns route)
--------------------------------------------------------------------------------

Paths for end point u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[89].U_TQ (SLICE_X51Y87.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   -0.752ns (data path)
  Source:               WB_CLK_2x_PAD (PAD)
  Destination:          u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[89].U_TQ (FF)
  Data Path Delay:      -0.752ns (Levels of Logic = 4)

  Minimum Data Path at Slow Process Corner: WB_CLK_2x_PAD to u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[89].U_TQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P3.I                 Tiopi                 1.344   WB_CLK_2x_PAD
                                                       WB_CLK_2x_PAD
                                                       u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/u_Aurora_FPGA_clock/clkin1_buf
                                                       ProtoComp354.IMUX.1
    BUFIO2_X1Y14.I       net (fanout=3)        0.368   u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/WB_CLK_MASTER
    BUFIO2_X1Y14.DIVCLK  Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.086   u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/u_Aurora_FPGA_clock/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.351   u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/u_Aurora_FPGA_clock/dcm_sp_inst
                                                       u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/u_Aurora_FPGA_clock/dcm_sp_inst
    BUFGMUX_X3Y13.I0     net (fanout=1)        1.064   u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/u_Aurora_FPGA_clock/clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/u_Aurora_FPGA_clock/clkout1_buf
                                                       u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/u_Aurora_FPGA_clock/clkout1_buf
    SLICE_X51Y87.CLK     net (fanout=789)      1.361   u_Aurora_FPGA_BUS/wb_clk_2x
    -------------------------------------------------  ---------------------------
    Total                                     -0.752ns (-4.631ns logic, 3.879ns route)
--------------------------------------------------------------------------------

Paths for end point u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[90].U_TQ (SLICE_X51Y87.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   -0.752ns (data path)
  Source:               WB_CLK_2x_PAD (PAD)
  Destination:          u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[90].U_TQ (FF)
  Data Path Delay:      -0.752ns (Levels of Logic = 4)

  Minimum Data Path at Slow Process Corner: WB_CLK_2x_PAD to u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[90].U_TQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P3.I                 Tiopi                 1.344   WB_CLK_2x_PAD
                                                       WB_CLK_2x_PAD
                                                       u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/u_Aurora_FPGA_clock/clkin1_buf
                                                       ProtoComp354.IMUX.1
    BUFIO2_X1Y14.I       net (fanout=3)        0.368   u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/WB_CLK_MASTER
    BUFIO2_X1Y14.DIVCLK  Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.086   u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/u_Aurora_FPGA_clock/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.351   u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/u_Aurora_FPGA_clock/dcm_sp_inst
                                                       u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/u_Aurora_FPGA_clock/dcm_sp_inst
    BUFGMUX_X3Y13.I0     net (fanout=1)        1.064   u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/u_Aurora_FPGA_clock/clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/u_Aurora_FPGA_clock/clkout1_buf
                                                       u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/u_Aurora_FPGA_clock/clkout1_buf
    SLICE_X51Y87.CLK     net (fanout=789)      1.361   u_Aurora_FPGA_BUS/wb_clk_2x
    -------------------------------------------------  ---------------------------
    Total                                     -0.752ns (-4.631ns logic, 3.879ns route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_OFFSET_IN = MAXDELAY FROM TIMEGRP "TBUS" 3.5 ns 
DATAPATHONLY;

 39 paths analyzed, 39 endpoints analyzed, 39 failing endpoints
 39 timing errors detected. (39 setup errors, 0 hold errors)
 Maximum delay is   3.679ns.
--------------------------------------------------------------------------------

Paths for end point u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BRR1_FF (ILOGIC_X0Y71.D), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  -0.179ns (requirement - data path)
  Source:               BUS_REQ_R_1_PAD (PAD)
  Destination:          u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BRR1_FF (FF)
  Requirement:          3.500ns
  Data Path Delay:      3.679ns (Levels of Logic = 2)
  Destination Clock:    u_Aurora_FPGA_BUS/wb_clk_2x falling at 7.500ns

  Maximum Data Path at Slow Process Corner: BUS_REQ_R_1_PAD to u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BRR1_FF
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J3.I                 Tiopi                 1.557   BUS_REQ_R_1_PAD
                                                       BUS_REQ_R_1_PAD
                                                       u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/req_r_buf_1
                                                       ProtoComp354.IMUX.2
    ILOGIC_X0Y71.D       net (fanout=1)        0.399   u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/req_r_in_1_latch
    ILOGIC_X0Y71.CLK0    Tidock                1.723   u_Aurora_FPGA_BUS/BUS_REQ_R_1
                                                       ProtoComp366.D2OFFBYP_SRC
                                                       u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BRR1_FF
    -------------------------------------------------  ---------------------------
    Total                                      3.679ns (3.280ns logic, 0.399ns route)
                                                       (89.2% logic, 10.8% route)

--------------------------------------------------------------------------------

Paths for end point u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/ACK_FF (ILOGIC_X0Y65.D), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  -0.179ns (requirement - data path)
  Source:               BUS_ACK_PAD (PAD)
  Destination:          u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/ACK_FF (FF)
  Requirement:          3.500ns
  Data Path Delay:      3.679ns (Levels of Logic = 2)
  Destination Clock:    u_Aurora_FPGA_BUS/wb_clk_2x falling at 7.500ns

  Maximum Data Path at Slow Process Corner: BUS_ACK_PAD to u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/ACK_FF
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M6.I                 Tiopi                 1.557   BUS_ACK_PAD
                                                       BUS_ACK_PAD
                                                       u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/ack_buf
                                                       ProtoComp354.IMUX.4
    ILOGIC_X0Y65.D       net (fanout=1)        0.399   u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/ack_in_latch
    ILOGIC_X0Y65.CLK0    Tidock                1.723   u_Aurora_FPGA_BUS/BUS_ACK
                                                       ProtoComp366.D2OFFBYP_SRC.2
                                                       u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/ACK_FF
    -------------------------------------------------  ---------------------------
    Total                                      3.679ns (3.280ns logic, 0.399ns route)
                                                       (89.2% logic, 10.8% route)

--------------------------------------------------------------------------------

Paths for end point u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BRW_FF_1 (ILOGIC_X0Y73.D), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  -0.179ns (requirement - data path)
  Source:               BUS_REQ_W_1_PAD (PAD)
  Destination:          u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BRW_FF_1 (FF)
  Requirement:          3.500ns
  Data Path Delay:      3.679ns (Levels of Logic = 2)
  Destination Clock:    u_Aurora_FPGA_BUS/wb_clk_2x falling at 7.500ns

  Maximum Data Path at Slow Process Corner: BUS_REQ_W_1_PAD to u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BRW_FF_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K6.I                 Tiopi                 1.557   BUS_REQ_W_1_PAD
                                                       BUS_REQ_W_1_PAD
                                                       u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/req_w_1_buf
                                                       ProtoComp354.IMUX.5
    ILOGIC_X0Y73.D       net (fanout=1)        0.399   u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/bus_req_w_1_latch
    ILOGIC_X0Y73.CLK0    Tidock                1.723   u_Aurora_FPGA_BUS/BUS_REQ_W_1
                                                       ProtoComp366.D2OFFBYP_SRC.3
                                                       u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BRW_FF_1
    -------------------------------------------------  ---------------------------
    Total                                      3.679ns (3.280ns logic, 0.399ns route)
                                                       (89.2% logic, 10.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_OFFSET_IN = MAXDELAY FROM TIMEGRP "TBUS" 3.5 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BRR2_FF (ILOGIC_X0Y70.D), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.545ns (data path)
  Source:               BUS_REQ_R_2_PAD (PAD)
  Destination:          u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BRR2_FF (FF)
  Data Path Delay:      1.545ns (Levels of Logic = 2)
  Destination Clock:    u_Aurora_FPGA_BUS/wb_clk_2x falling at 7.500ns

  Minimum Data Path at Fast Process Corner: BUS_REQ_R_2_PAD to u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BRR2_FF
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J1.I                 Tiopi                 0.763   BUS_REQ_R_2_PAD
                                                       BUS_REQ_R_2_PAD
                                                       u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/req_r_buf_2
                                                       ProtoComp354.IMUX.3
    ILOGIC_X0Y70.D       net (fanout=1)        0.152   u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/req_r_in_2_latch
    ILOGIC_X0Y70.CLK0    Tiockd      (-Th)    -0.630   u_Aurora_FPGA_BUS/BUS_REQ_R_2
                                                       ProtoComp366.D2OFFBYP_SRC.1
                                                       u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BRR2_FF
    -------------------------------------------------  ---------------------------
    Total                                      1.545ns (1.393ns logic, 0.152ns route)
                                                       (90.2% logic, 9.8% route)
--------------------------------------------------------------------------------

Paths for end point u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BRW_FF_2 (ILOGIC_X0Y72.D), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.545ns (data path)
  Source:               BUS_REQ_W_2_PAD (PAD)
  Destination:          u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BRW_FF_2 (FF)
  Data Path Delay:      1.545ns (Levels of Logic = 2)
  Destination Clock:    u_Aurora_FPGA_BUS/wb_clk_2x falling at 7.500ns

  Minimum Data Path at Fast Process Corner: BUS_REQ_W_2_PAD to u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BRW_FF_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K5.I                 Tiopi                 0.763   BUS_REQ_W_2_PAD
                                                       BUS_REQ_W_2_PAD
                                                       u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/req_w_2_buf
                                                       ProtoComp354.IMUX.6
    ILOGIC_X0Y72.D       net (fanout=1)        0.152   u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/bus_req_w_2_latch
    ILOGIC_X0Y72.CLK0    Tiockd      (-Th)    -0.630   u_Aurora_FPGA_BUS/BUS_REQ_W_2
                                                       ProtoComp366.D2OFFBYP_SRC.4
                                                       u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BRW_FF_2
    -------------------------------------------------  ---------------------------
    Total                                      1.545ns (1.393ns logic, 0.152ns route)
                                                       (90.2% logic, 9.8% route)
--------------------------------------------------------------------------------

Paths for end point u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[1].BUS_AD_IN_LATCH_FF (ILOGIC_X0Y4.D), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.545ns (data path)
  Source:               BUS_AD_PAD<1> (PAD)
  Destination:          u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[1].BUS_AD_IN_LATCH_FF (FF)
  Data Path Delay:      1.545ns (Levels of Logic = 2)
  Destination Clock:    u_Aurora_FPGA_BUS/wb_clk_2x falling at 7.500ns

  Minimum Data Path at Fast Process Corner: BUS_AD_PAD<1> to u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[1].BUS_AD_IN_LATCH_FF
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P8.I                 Tiopi                 0.763   BUS_AD_PAD<1>
                                                       BUS_AD_PAD<1>
                                                       u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[1].BUS_AD_IN_BUF
                                                       ProtoComp357.IMUX.1
    ILOGIC_X0Y4.D        net (fanout=1)        0.152   u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/adi_in_latch<1>
    ILOGIC_X0Y4.CLK0     Tiockd      (-Th)    -0.630   u_Aurora_FPGA_BUS/BUS_DAT_I<1>
                                                       ProtoComp366.D2OFFBYP_SRC.6
                                                       u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[1].BUS_AD_IN_LATCH_FF
    -------------------------------------------------  ---------------------------
    Total                                      1.545ns (1.393ns logic, 0.152ns route)
                                                       (90.2% logic, 9.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_OFFSET_OUT = MAXDELAY TO TIMEGRP "TBUS" 3.5 ns 
DATAPATHONLY;

 67 paths analyzed, 35 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.372ns.
--------------------------------------------------------------------------------

Paths for end point BUS_AD_PAD<0> (R7.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  0.128ns (requirement - data path)
  Source:               u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[0].BUS_AD_OUT_LATCH_FF (FF)
  Destination:          BUS_AD_PAD<0> (PAD)
  Requirement:          3.500ns
  Data Path Delay:      3.372ns (Levels of Logic = 1)
  Source Clock:         u_Aurora_FPGA_BUS/wb_clk_2x rising at 0.000ns

  Maximum Data Path at Slow Process Corner: u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[0].BUS_AD_OUT_LATCH_FF to BUS_AD_PAD<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y5.OQ       Tockq                 1.080   u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/ado_in_latch<0>
                                                       u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[0].BUS_AD_OUT_LATCH_FF
    R7.O                 net (fanout=1)        0.310   u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/ado_in_latch<0>
    R7.PAD               Tioop                 1.982   BUS_AD_PAD<0>
                                                       u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[0].BUS_AD_OUT_BUF
                                                       BUS_AD_PAD<0>
    -------------------------------------------------  ---------------------------
    Total                                      3.372ns (3.062ns logic, 0.310ns route)
                                                       (90.8% logic, 9.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  0.509ns (requirement - data path)
  Source:               u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[0].BUS_AD_EN_FF (FF)
  Destination:          BUS_AD_PAD<0> (PAD)
  Requirement:          3.500ns
  Data Path Delay:      2.991ns (Levels of Logic = 1)
  Source Clock:         u_Aurora_FPGA_BUS/wb_clk_2x rising at 0.000ns

  Maximum Data Path at Slow Process Corner: u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[0].BUS_AD_EN_FF to BUS_AD_PAD<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y5.TQ       Tockq                 0.699   u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/ado_in_latch<0>
                                                       u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[0].BUS_AD_EN_FF
    R7.T                 net (fanout=1)        0.310   u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/ad_enable_in_latch<0>
    R7.PAD               Tiotp                 1.982   BUS_AD_PAD<0>
                                                       u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[0].BUS_AD_OUT_BUF
                                                       BUS_AD_PAD<0>
    -------------------------------------------------  ---------------------------
    Total                                      2.991ns (2.681ns logic, 0.310ns route)
                                                       (89.6% logic, 10.4% route)

--------------------------------------------------------------------------------

Paths for end point BUS_AD_PAD<1> (P8.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  0.128ns (requirement - data path)
  Source:               u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[1].BUS_AD_OUT_LATCH_FF (FF)
  Destination:          BUS_AD_PAD<1> (PAD)
  Requirement:          3.500ns
  Data Path Delay:      3.372ns (Levels of Logic = 1)
  Source Clock:         u_Aurora_FPGA_BUS/wb_clk_2x rising at 0.000ns

  Maximum Data Path at Slow Process Corner: u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[1].BUS_AD_OUT_LATCH_FF to BUS_AD_PAD<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y4.OQ       Tockq                 1.080   u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/ado_in_latch<1>
                                                       u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[1].BUS_AD_OUT_LATCH_FF
    P8.O                 net (fanout=1)        0.310   u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/ado_in_latch<1>
    P8.PAD               Tioop                 1.982   BUS_AD_PAD<1>
                                                       u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[1].BUS_AD_OUT_BUF
                                                       BUS_AD_PAD<1>
    -------------------------------------------------  ---------------------------
    Total                                      3.372ns (3.062ns logic, 0.310ns route)
                                                       (90.8% logic, 9.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  0.509ns (requirement - data path)
  Source:               u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[1].BUS_AD_EN_FF (FF)
  Destination:          BUS_AD_PAD<1> (PAD)
  Requirement:          3.500ns
  Data Path Delay:      2.991ns (Levels of Logic = 1)
  Source Clock:         u_Aurora_FPGA_BUS/wb_clk_2x rising at 0.000ns

  Maximum Data Path at Slow Process Corner: u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[1].BUS_AD_EN_FF to BUS_AD_PAD<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y4.TQ       Tockq                 0.699   u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/ado_in_latch<1>
                                                       u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[1].BUS_AD_EN_FF
    P8.T                 net (fanout=1)        0.310   u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/ad_enable_in_latch<1>
    P8.PAD               Tiotp                 1.982   BUS_AD_PAD<1>
                                                       u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[1].BUS_AD_OUT_BUF
                                                       BUS_AD_PAD<1>
    -------------------------------------------------  ---------------------------
    Total                                      2.991ns (2.681ns logic, 0.310ns route)
                                                       (89.6% logic, 10.4% route)

--------------------------------------------------------------------------------

Paths for end point BUS_AD_PAD<2> (W4.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  0.128ns (requirement - data path)
  Source:               u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[2].BUS_AD_OUT_LATCH_FF (FF)
  Destination:          BUS_AD_PAD<2> (PAD)
  Requirement:          3.500ns
  Data Path Delay:      3.372ns (Levels of Logic = 1)
  Source Clock:         u_Aurora_FPGA_BUS/wb_clk_2x rising at 0.000ns

  Maximum Data Path at Slow Process Corner: u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[2].BUS_AD_OUT_LATCH_FF to BUS_AD_PAD<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y7.OQ       Tockq                 1.080   u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/ado_in_latch<2>
                                                       u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[2].BUS_AD_OUT_LATCH_FF
    W4.O                 net (fanout=1)        0.310   u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/ado_in_latch<2>
    W4.PAD               Tioop                 1.982   BUS_AD_PAD<2>
                                                       u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[2].BUS_AD_OUT_BUF
                                                       BUS_AD_PAD<2>
    -------------------------------------------------  ---------------------------
    Total                                      3.372ns (3.062ns logic, 0.310ns route)
                                                       (90.8% logic, 9.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  0.509ns (requirement - data path)
  Source:               u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[2].BUS_AD_EN_FF (FF)
  Destination:          BUS_AD_PAD<2> (PAD)
  Requirement:          3.500ns
  Data Path Delay:      2.991ns (Levels of Logic = 1)
  Source Clock:         u_Aurora_FPGA_BUS/wb_clk_2x rising at 0.000ns

  Maximum Data Path at Slow Process Corner: u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[2].BUS_AD_EN_FF to BUS_AD_PAD<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y7.TQ       Tockq                 0.699   u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/ado_in_latch<2>
                                                       u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[2].BUS_AD_EN_FF
    W4.T                 net (fanout=1)        0.310   u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/ad_enable_in_latch<2>
    W4.PAD               Tiotp                 1.982   BUS_AD_PAD<2>
                                                       u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[2].BUS_AD_OUT_BUF
                                                       BUS_AD_PAD<2>
    -------------------------------------------------  ---------------------------
    Total                                      2.991ns (2.681ns logic, 0.310ns route)
                                                       (89.6% logic, 10.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_OFFSET_OUT = MAXDELAY TO TIMEGRP "TBUS" 3.5 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point BUS_AD_PAD<0> (R7.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.118ns (data path)
  Source:               u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[0].BUS_AD_EN_FF (FF)
  Destination:          BUS_AD_PAD<0> (PAD)
  Data Path Delay:      1.118ns (Levels of Logic = 1)
  Source Clock:         u_Aurora_FPGA_BUS/wb_clk_2x rising at 0.000ns

  Minimum Data Path at Fast Process Corner: u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[0].BUS_AD_EN_FF to BUS_AD_PAD<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y5.TQ       Tockq                 0.228   u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/ado_in_latch<0>
                                                       u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[0].BUS_AD_EN_FF
    R7.T                 net (fanout=1)        0.191   u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/ad_enable_in_latch<0>
    R7.PAD               Tiotp                 0.699   BUS_AD_PAD<0>
                                                       u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[0].BUS_AD_OUT_BUF
                                                       BUS_AD_PAD<0>
    -------------------------------------------------  ---------------------------
    Total                                      1.118ns (0.927ns logic, 0.191ns route)
                                                       (82.9% logic, 17.1% route)
--------------------------------------------------------------------------------
Delay (fastest path):   1.226ns (data path)
  Source:               u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[0].BUS_AD_OUT_LATCH_FF (FF)
  Destination:          BUS_AD_PAD<0> (PAD)
  Data Path Delay:      1.226ns (Levels of Logic = 1)
  Source Clock:         u_Aurora_FPGA_BUS/wb_clk_2x rising at 0.000ns

  Minimum Data Path at Fast Process Corner: u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[0].BUS_AD_OUT_LATCH_FF to BUS_AD_PAD<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y5.OQ       Tockq                 0.336   u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/ado_in_latch<0>
                                                       u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[0].BUS_AD_OUT_LATCH_FF
    R7.O                 net (fanout=1)        0.191   u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/ado_in_latch<0>
    R7.PAD               Tioop                 0.699   BUS_AD_PAD<0>
                                                       u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[0].BUS_AD_OUT_BUF
                                                       BUS_AD_PAD<0>
    -------------------------------------------------  ---------------------------
    Total                                      1.226ns (1.035ns logic, 0.191ns route)
                                                       (84.4% logic, 15.6% route)
--------------------------------------------------------------------------------

Paths for end point BUS_AD_PAD<1> (P8.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.118ns (data path)
  Source:               u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[1].BUS_AD_EN_FF (FF)
  Destination:          BUS_AD_PAD<1> (PAD)
  Data Path Delay:      1.118ns (Levels of Logic = 1)
  Source Clock:         u_Aurora_FPGA_BUS/wb_clk_2x rising at 0.000ns

  Minimum Data Path at Fast Process Corner: u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[1].BUS_AD_EN_FF to BUS_AD_PAD<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y4.TQ       Tockq                 0.228   u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/ado_in_latch<1>
                                                       u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[1].BUS_AD_EN_FF
    P8.T                 net (fanout=1)        0.191   u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/ad_enable_in_latch<1>
    P8.PAD               Tiotp                 0.699   BUS_AD_PAD<1>
                                                       u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[1].BUS_AD_OUT_BUF
                                                       BUS_AD_PAD<1>
    -------------------------------------------------  ---------------------------
    Total                                      1.118ns (0.927ns logic, 0.191ns route)
                                                       (82.9% logic, 17.1% route)
--------------------------------------------------------------------------------

Paths for end point BUS_AD_PAD<1> (P8.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.226ns (data path)
  Source:               u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[1].BUS_AD_OUT_LATCH_FF (FF)
  Destination:          BUS_AD_PAD<1> (PAD)
  Data Path Delay:      1.226ns (Levels of Logic = 1)
  Source Clock:         u_Aurora_FPGA_BUS/wb_clk_2x rising at 0.000ns

  Minimum Data Path at Fast Process Corner: u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[1].BUS_AD_OUT_LATCH_FF to BUS_AD_PAD<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y4.OQ       Tockq                 0.336   u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/ado_in_latch<1>
                                                       u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[1].BUS_AD_OUT_LATCH_FF
    P8.O                 net (fanout=1)        0.191   u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/ado_in_latch<1>
    P8.PAD               Tioop                 0.699   BUS_AD_PAD<1>
                                                       u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[1].BUS_AD_OUT_BUF
                                                       BUS_AD_PAD<1>
    -------------------------------------------------  ---------------------------
    Total                                      1.226ns (1.035ns logic, 0.191ns route)
                                                       (84.4% logic, 15.6% route)
--------------------------------------------------------------------------------

Paths for end point BUS_AD_PAD<2> (W4.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.118ns (data path)
  Source:               u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[2].BUS_AD_EN_FF (FF)
  Destination:          BUS_AD_PAD<2> (PAD)
  Data Path Delay:      1.118ns (Levels of Logic = 1)
  Source Clock:         u_Aurora_FPGA_BUS/wb_clk_2x rising at 0.000ns

  Minimum Data Path at Fast Process Corner: u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[2].BUS_AD_EN_FF to BUS_AD_PAD<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y7.TQ       Tockq                 0.228   u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/ado_in_latch<2>
                                                       u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[2].BUS_AD_EN_FF
    W4.T                 net (fanout=1)        0.191   u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/ad_enable_in_latch<2>
    W4.PAD               Tiotp                 0.699   BUS_AD_PAD<2>
                                                       u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[2].BUS_AD_OUT_BUF
                                                       BUS_AD_PAD<2>
    -------------------------------------------------  ---------------------------
    Total                                      1.118ns (0.927ns logic, 0.191ns route)
                                                       (82.9% logic, 17.1% route)
--------------------------------------------------------------------------------

Paths for end point BUS_AD_PAD<2> (W4.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.226ns (data path)
  Source:               u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[2].BUS_AD_OUT_LATCH_FF (FF)
  Destination:          BUS_AD_PAD<2> (PAD)
  Data Path Delay:      1.226ns (Levels of Logic = 1)
  Source Clock:         u_Aurora_FPGA_BUS/wb_clk_2x rising at 0.000ns

  Minimum Data Path at Fast Process Corner: u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[2].BUS_AD_OUT_LATCH_FF to BUS_AD_PAD<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y7.OQ       Tockq                 0.336   u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/ado_in_latch<2>
                                                       u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[2].BUS_AD_OUT_LATCH_FF
    W4.O                 net (fanout=1)        0.191   u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/ado_in_latch<2>
    W4.PAD               Tioop                 0.699   BUS_AD_PAD<2>
                                                       u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[2].BUS_AD_OUT_BUF
                                                       BUS_AD_PAD<2>
    -------------------------------------------------  ---------------------------
    Total                                      1.226ns (1.035ns logic, 0.191ns route)
                                                       (84.4% logic, 15.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_WB_CLK_2x_PAD = PERIOD TIMEGRP "WB_CLK_2x_PAD" 15 ns HIGH 
50%;

 44 paths analyzed, 32 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.000ns.
--------------------------------------------------------------------------------

Paths for end point u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt_0 (SLICE_X0Y63.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     12.549ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt_7 (FF)
  Destination:          u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt_0 (FF)
  Requirement:          15.000ns
  Data Path Delay:      1.950ns (Levels of Logic = 1)
  Clock Path Skew:      -0.466ns (0.316 - 0.782)
  Source Clock:         u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/WB_CLK_MASTER rising at 0.000ns
  Destination Clock:    u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/WB_CLK_MASTER rising at 15.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt_7 to u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y64.DQ       Tcko                  0.476   u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt<7>
                                                       u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt_7
    SLICE_X1Y65.D6       net (fanout=2)        0.337   u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt<7>
    SLICE_X1Y65.D        Tilo                  0.259   u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt<7>_inv
                                                       u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt<7>_inv1_INV_0
    SLICE_X0Y63.CE       net (fanout=3)        0.564   u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt<7>_inv
    SLICE_X0Y63.CLK      Tceck                 0.314   u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt<3>
                                                       u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt_0
    -------------------------------------------------  ---------------------------
    Total                                      1.950ns (1.049ns logic, 0.901ns route)
                                                       (53.8% logic, 46.2% route)

--------------------------------------------------------------------------------

Paths for end point u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt_3 (SLICE_X0Y63.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     12.572ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt_7 (FF)
  Destination:          u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt_3 (FF)
  Requirement:          15.000ns
  Data Path Delay:      1.927ns (Levels of Logic = 1)
  Clock Path Skew:      -0.466ns (0.316 - 0.782)
  Source Clock:         u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/WB_CLK_MASTER rising at 0.000ns
  Destination Clock:    u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/WB_CLK_MASTER rising at 15.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt_7 to u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y64.DQ       Tcko                  0.476   u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt<7>
                                                       u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt_7
    SLICE_X1Y65.D6       net (fanout=2)        0.337   u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt<7>
    SLICE_X1Y65.D        Tilo                  0.259   u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt<7>_inv
                                                       u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt<7>_inv1_INV_0
    SLICE_X0Y63.CE       net (fanout=3)        0.564   u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt<7>_inv
    SLICE_X0Y63.CLK      Tceck                 0.291   u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt<3>
                                                       u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt_3
    -------------------------------------------------  ---------------------------
    Total                                      1.927ns (1.026ns logic, 0.901ns route)
                                                       (53.2% logic, 46.8% route)

--------------------------------------------------------------------------------

Paths for end point u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt_2 (SLICE_X0Y63.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     12.574ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt_7 (FF)
  Destination:          u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt_2 (FF)
  Requirement:          15.000ns
  Data Path Delay:      1.925ns (Levels of Logic = 1)
  Clock Path Skew:      -0.466ns (0.316 - 0.782)
  Source Clock:         u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/WB_CLK_MASTER rising at 0.000ns
  Destination Clock:    u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/WB_CLK_MASTER rising at 15.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt_7 to u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y64.DQ       Tcko                  0.476   u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt<7>
                                                       u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt_7
    SLICE_X1Y65.D6       net (fanout=2)        0.337   u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt<7>
    SLICE_X1Y65.D        Tilo                  0.259   u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt<7>_inv
                                                       u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt<7>_inv1_INV_0
    SLICE_X0Y63.CE       net (fanout=3)        0.564   u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt<7>_inv
    SLICE_X0Y63.CLK      Tceck                 0.289   u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt<3>
                                                       u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt_2
    -------------------------------------------------  ---------------------------
    Total                                      1.925ns (1.024ns logic, 0.901ns route)
                                                       (53.2% logic, 46.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_WB_CLK_2x_PAD = PERIOD TIMEGRP "WB_CLK_2x_PAD" 15 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt_4 (SLICE_X0Y64.CIN), 4 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.410ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt_2 (FF)
  Destination:          u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.710ns (Levels of Logic = 2)
  Clock Path Skew:      0.300ns (0.412 - 0.112)
  Source Clock:         u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/WB_CLK_MASTER rising at 15.000ns
  Destination Clock:    u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/WB_CLK_MASTER rising at 15.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt_2 to u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y63.CQ       Tcko                  0.200   u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt<3>
                                                       u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt_2
    SLICE_X0Y63.C5       net (fanout=1)        0.061   u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt<2>
    SLICE_X0Y63.COUT     Topcyc                0.195   u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt<3>
                                                       u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt<2>_rt
                                                       u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/Mcount_dcm_rst_cnt_cy<3>
    SLICE_X0Y64.CIN      net (fanout=1)        0.133   u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/Mcount_dcm_rst_cnt_cy<3>
    SLICE_X0Y64.CLK      Tckcin      (-Th)    -0.121   u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt<7>
                                                       u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/Mcount_dcm_rst_cnt_xor<7>
                                                       u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt_4
    -------------------------------------------------  ---------------------------
    Total                                      0.710ns (0.516ns logic, 0.194ns route)
                                                       (72.7% logic, 27.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.484ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt_1 (FF)
  Destination:          u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.784ns (Levels of Logic = 2)
  Clock Path Skew:      0.300ns (0.412 - 0.112)
  Source Clock:         u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/WB_CLK_MASTER rising at 15.000ns
  Destination Clock:    u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/WB_CLK_MASTER rising at 15.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt_1 to u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y63.BQ       Tcko                  0.200   u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt<3>
                                                       u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt_1
    SLICE_X0Y63.B5       net (fanout=1)        0.071   u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt<1>
    SLICE_X0Y63.COUT     Topcyb                0.259   u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt<3>
                                                       u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt<1>_rt
                                                       u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/Mcount_dcm_rst_cnt_cy<3>
    SLICE_X0Y64.CIN      net (fanout=1)        0.133   u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/Mcount_dcm_rst_cnt_cy<3>
    SLICE_X0Y64.CLK      Tckcin      (-Th)    -0.121   u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt<7>
                                                       u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/Mcount_dcm_rst_cnt_xor<7>
                                                       u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt_4
    -------------------------------------------------  ---------------------------
    Total                                      0.784ns (0.580ns logic, 0.204ns route)
                                                       (74.0% logic, 26.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.527ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt_3 (FF)
  Destination:          u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.827ns (Levels of Logic = 2)
  Clock Path Skew:      0.300ns (0.412 - 0.112)
  Source Clock:         u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/WB_CLK_MASTER rising at 15.000ns
  Destination Clock:    u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/WB_CLK_MASTER rising at 15.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt_3 to u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y63.DQ       Tcko                  0.200   u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt<3>
                                                       u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt_3
    SLICE_X0Y63.D5       net (fanout=1)        0.192   u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt<3>
    SLICE_X0Y63.COUT     Topcyd                0.181   u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt<3>
                                                       u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt<3>_rt
                                                       u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/Mcount_dcm_rst_cnt_cy<3>
    SLICE_X0Y64.CIN      net (fanout=1)        0.133   u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/Mcount_dcm_rst_cnt_cy<3>
    SLICE_X0Y64.CLK      Tckcin      (-Th)    -0.121   u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt<7>
                                                       u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/Mcount_dcm_rst_cnt_xor<7>
                                                       u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt_4
    -------------------------------------------------  ---------------------------
    Total                                      0.827ns (0.502ns logic, 0.325ns route)
                                                       (60.7% logic, 39.3% route)

--------------------------------------------------------------------------------

Paths for end point u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt_6 (SLICE_X0Y64.CIN), 4 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.432ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt_2 (FF)
  Destination:          u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.732ns (Levels of Logic = 2)
  Clock Path Skew:      0.300ns (0.412 - 0.112)
  Source Clock:         u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/WB_CLK_MASTER rising at 15.000ns
  Destination Clock:    u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/WB_CLK_MASTER rising at 15.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt_2 to u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y63.CQ       Tcko                  0.200   u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt<3>
                                                       u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt_2
    SLICE_X0Y63.C5       net (fanout=1)        0.061   u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt<2>
    SLICE_X0Y63.COUT     Topcyc                0.195   u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt<3>
                                                       u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt<2>_rt
                                                       u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/Mcount_dcm_rst_cnt_cy<3>
    SLICE_X0Y64.CIN      net (fanout=1)        0.133   u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/Mcount_dcm_rst_cnt_cy<3>
    SLICE_X0Y64.CLK      Tckcin      (-Th)    -0.143   u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt<7>
                                                       u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/Mcount_dcm_rst_cnt_xor<7>
                                                       u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt_6
    -------------------------------------------------  ---------------------------
    Total                                      0.732ns (0.538ns logic, 0.194ns route)
                                                       (73.5% logic, 26.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.506ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt_1 (FF)
  Destination:          u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.806ns (Levels of Logic = 2)
  Clock Path Skew:      0.300ns (0.412 - 0.112)
  Source Clock:         u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/WB_CLK_MASTER rising at 15.000ns
  Destination Clock:    u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/WB_CLK_MASTER rising at 15.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt_1 to u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y63.BQ       Tcko                  0.200   u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt<3>
                                                       u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt_1
    SLICE_X0Y63.B5       net (fanout=1)        0.071   u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt<1>
    SLICE_X0Y63.COUT     Topcyb                0.259   u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt<3>
                                                       u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt<1>_rt
                                                       u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/Mcount_dcm_rst_cnt_cy<3>
    SLICE_X0Y64.CIN      net (fanout=1)        0.133   u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/Mcount_dcm_rst_cnt_cy<3>
    SLICE_X0Y64.CLK      Tckcin      (-Th)    -0.143   u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt<7>
                                                       u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/Mcount_dcm_rst_cnt_xor<7>
                                                       u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt_6
    -------------------------------------------------  ---------------------------
    Total                                      0.806ns (0.602ns logic, 0.204ns route)
                                                       (74.7% logic, 25.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.549ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt_3 (FF)
  Destination:          u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.849ns (Levels of Logic = 2)
  Clock Path Skew:      0.300ns (0.412 - 0.112)
  Source Clock:         u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/WB_CLK_MASTER rising at 15.000ns
  Destination Clock:    u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/WB_CLK_MASTER rising at 15.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt_3 to u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y63.DQ       Tcko                  0.200   u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt<3>
                                                       u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt_3
    SLICE_X0Y63.D5       net (fanout=1)        0.192   u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt<3>
    SLICE_X0Y63.COUT     Topcyd                0.181   u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt<3>
                                                       u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt<3>_rt
                                                       u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/Mcount_dcm_rst_cnt_cy<3>
    SLICE_X0Y64.CIN      net (fanout=1)        0.133   u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/Mcount_dcm_rst_cnt_cy<3>
    SLICE_X0Y64.CLK      Tckcin      (-Th)    -0.143   u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt<7>
                                                       u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/Mcount_dcm_rst_cnt_xor<7>
                                                       u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt_6
    -------------------------------------------------  ---------------------------
    Total                                      0.849ns (0.524ns logic, 0.325ns route)
                                                       (61.7% logic, 38.3% route)

--------------------------------------------------------------------------------

Paths for end point u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt_7 (SLICE_X0Y64.CIN), 4 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.437ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt_2 (FF)
  Destination:          u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.737ns (Levels of Logic = 2)
  Clock Path Skew:      0.300ns (0.412 - 0.112)
  Source Clock:         u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/WB_CLK_MASTER rising at 15.000ns
  Destination Clock:    u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/WB_CLK_MASTER rising at 15.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt_2 to u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y63.CQ       Tcko                  0.200   u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt<3>
                                                       u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt_2
    SLICE_X0Y63.C5       net (fanout=1)        0.061   u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt<2>
    SLICE_X0Y63.COUT     Topcyc                0.195   u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt<3>
                                                       u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt<2>_rt
                                                       u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/Mcount_dcm_rst_cnt_cy<3>
    SLICE_X0Y64.CIN      net (fanout=1)        0.133   u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/Mcount_dcm_rst_cnt_cy<3>
    SLICE_X0Y64.CLK      Tckcin      (-Th)    -0.148   u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt<7>
                                                       u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/Mcount_dcm_rst_cnt_xor<7>
                                                       u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt_7
    -------------------------------------------------  ---------------------------
    Total                                      0.737ns (0.543ns logic, 0.194ns route)
                                                       (73.7% logic, 26.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.511ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt_1 (FF)
  Destination:          u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.811ns (Levels of Logic = 2)
  Clock Path Skew:      0.300ns (0.412 - 0.112)
  Source Clock:         u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/WB_CLK_MASTER rising at 15.000ns
  Destination Clock:    u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/WB_CLK_MASTER rising at 15.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt_1 to u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y63.BQ       Tcko                  0.200   u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt<3>
                                                       u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt_1
    SLICE_X0Y63.B5       net (fanout=1)        0.071   u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt<1>
    SLICE_X0Y63.COUT     Topcyb                0.259   u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt<3>
                                                       u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt<1>_rt
                                                       u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/Mcount_dcm_rst_cnt_cy<3>
    SLICE_X0Y64.CIN      net (fanout=1)        0.133   u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/Mcount_dcm_rst_cnt_cy<3>
    SLICE_X0Y64.CLK      Tckcin      (-Th)    -0.148   u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt<7>
                                                       u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/Mcount_dcm_rst_cnt_xor<7>
                                                       u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt_7
    -------------------------------------------------  ---------------------------
    Total                                      0.811ns (0.607ns logic, 0.204ns route)
                                                       (74.8% logic, 25.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.554ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt_3 (FF)
  Destination:          u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.854ns (Levels of Logic = 2)
  Clock Path Skew:      0.300ns (0.412 - 0.112)
  Source Clock:         u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/WB_CLK_MASTER rising at 15.000ns
  Destination Clock:    u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/WB_CLK_MASTER rising at 15.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt_3 to u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y63.DQ       Tcko                  0.200   u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt<3>
                                                       u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt_3
    SLICE_X0Y63.D5       net (fanout=1)        0.192   u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt<3>
    SLICE_X0Y63.COUT     Topcyd                0.181   u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt<3>
                                                       u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt<3>_rt
                                                       u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/Mcount_dcm_rst_cnt_cy<3>
    SLICE_X0Y64.CIN      net (fanout=1)        0.133   u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/Mcount_dcm_rst_cnt_cy<3>
    SLICE_X0Y64.CLK      Tckcin      (-Th)    -0.148   u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt<7>
                                                       u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/Mcount_dcm_rst_cnt_xor<7>
                                                       u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt_7
    -------------------------------------------------  ---------------------------
    Total                                      0.854ns (0.529ns logic, 0.325ns route)
                                                       (61.9% logic, 38.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_WB_CLK_2x_PAD = PERIOD TIMEGRP "WB_CLK_2x_PAD" 15 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 15.000ns
  Low pulse: 7.500ns
  Low pulse limit: 4.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/u_Aurora_FPGA_clock/dcm_sp_inst/CLKIN
  Logical resource: u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/u_Aurora_FPGA_clock/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/u_Aurora_FPGA_clock/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 7.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 15.000ns
  High pulse: 7.500ns
  High pulse limit: 4.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/u_Aurora_FPGA_clock/dcm_sp_inst/CLKIN
  Logical resource: u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/u_Aurora_FPGA_clock/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/u_Aurora_FPGA_clock/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 11.000ns (period - min period limit)
  Period: 15.000ns
  Min period limit: 4.000ns (250.000MHz) (Tdcmper_CLKIN)
  Physical resource: u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/u_Aurora_FPGA_clock/dcm_sp_inst/CLKIN
  Logical resource: u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/u_Aurora_FPGA_clock/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/u_Aurora_FPGA_clock/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GTPD1_LEFT_I = PERIOD TIMEGRP "GT1_REFCLK" 156.25 MHz 
HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.703ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GTPD1_LEFT_I = PERIOD TIMEGRP "GT1_REFCLK" 156.25 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.697ns (period - min period limit)
  Period: 6.400ns
  Min period limit: 3.703ns (270.051MHz) (Tgtpcper_CLK)
  Physical resource: u_Aurora_unit_1/aurora_module_i/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i/CLK00
  Logical resource: u_Aurora_unit_1/aurora_module_i/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i/CLK00
  Location pin: GTPA1_DUAL_X1Y0.CLK00
  Clock network: u_Aurora_unit_1/GTPD1_left_i
--------------------------------------------------------------------------------
Slack: 2.697ns (period - min period limit)
  Period: 6.400ns
  Min period limit: 3.703ns (270.051MHz) (Tgtpcper_CLK)
  Physical resource: u_Aurora_unit_1/aurora_module_i/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i/CLK01
  Logical resource: u_Aurora_unit_1/aurora_module_i/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i/CLK01
  Location pin: GTPA1_DUAL_X1Y0.CLK01
  Clock network: u_Aurora_unit_1/GTPD1_left_i
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_USER_CLK_I_1 = PERIOD TIMEGRP "USER_CLK_1" 78.125 MHz 
HIGH 50%;

 20648 paths analyzed, 10884 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.000ns.
--------------------------------------------------------------------------------

Paths for end point u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[19].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X0Y2.DIPA0), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.009ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Destination:          u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[19].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          12.800ns
  Data Path Delay:      7.696ns (Levels of Logic = 1)
  Clock Path Skew:      -0.002ns (0.636 - 0.638)
  Source Clock:         user_clk_1 rising at 0.000ns
  Destination Clock:    user_clk_1 rising at 12.800ns
  Clock Uncertainty:    0.093ns

  Clock Uncertainty:          0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.172ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram to u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[19].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y18.DOPB0   Trcko_DOPB            2.100   u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    SLICE_X17Y36.B4      net (fanout=1)        1.654   u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[5].ram.ram_doutb<8>
    SLICE_X17Y36.BMUX    Tilo                  0.337   u_fifo_pool_1/fifo_rd_data_in<21>
                                                       u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/has_mux_b.B/Mmux_dout_mux151
    RAMB16_X0Y2.DIPA0    net (fanout=8)        3.305   u_fifo_pool_1/fifo_rd_data_in<22>
    RAMB16_X0Y2.CLKA     Trdck_DIPA            0.300   u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[19].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[19].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      7.696ns (2.737ns logic, 4.959ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.315ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Destination:          u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[19].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          12.800ns
  Data Path Delay:      7.393ns (Levels of Logic = 1)
  Clock Path Skew:      0.001ns (0.636 - 0.635)
  Source Clock:         user_clk_1 rising at 0.000ns
  Destination Clock:    user_clk_1 rising at 12.800ns
  Clock Uncertainty:    0.093ns

  Clock Uncertainty:          0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.172ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram to u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[19].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y20.DOPB0   Trcko_DOPB            2.100   u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    SLICE_X17Y36.B1      net (fanout=1)        1.351   u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[4].ram.ram_doutb<8>
    SLICE_X17Y36.BMUX    Tilo                  0.337   u_fifo_pool_1/fifo_rd_data_in<21>
                                                       u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/has_mux_b.B/Mmux_dout_mux151
    RAMB16_X0Y2.DIPA0    net (fanout=8)        3.305   u_fifo_pool_1/fifo_rd_data_in<22>
    RAMB16_X0Y2.CLKA     Trdck_DIPA            0.300   u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[19].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[19].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      7.393ns (2.737ns logic, 4.656ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.794ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/has_mux_b.B/sel_pipe_0 (FF)
  Destination:          u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[19].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          12.800ns
  Data Path Delay:      5.921ns (Levels of Logic = 1)
  Clock Path Skew:      0.008ns (0.636 - 0.628)
  Source Clock:         user_clk_1 rising at 0.000ns
  Destination Clock:    user_clk_1 rising at 12.800ns
  Clock Uncertainty:    0.093ns

  Clock Uncertainty:          0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.172ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/has_mux_b.B/sel_pipe_0 to u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[19].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y33.DMUX    Tshcko                0.518   u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.tmp_ram_rd_en
                                                       u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/has_mux_b.B/sel_pipe_0
    SLICE_X17Y36.B5      net (fanout=10)       1.461   u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/has_mux_b.B/sel_pipe_0
    SLICE_X17Y36.BMUX    Tilo                  0.337   u_fifo_pool_1/fifo_rd_data_in<21>
                                                       u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/has_mux_b.B/Mmux_dout_mux151
    RAMB16_X0Y2.DIPA0    net (fanout=8)        3.305   u_fifo_pool_1/fifo_rd_data_in<22>
    RAMB16_X0Y2.CLKA     Trdck_DIPA            0.300   u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[19].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[19].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      5.921ns (1.155ns logic, 4.766ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------

Paths for end point u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[26].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X2Y12.DIA7), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.156ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Destination:          u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[26].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          12.800ns
  Data Path Delay:      7.490ns (Levels of Logic = 1)
  Clock Path Skew:      -0.061ns (0.585 - 0.646)
  Source Clock:         user_clk_1 rising at 0.000ns
  Destination Clock:    user_clk_1 rising at 12.800ns
  Clock Uncertainty:    0.093ns

  Clock Uncertainty:          0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.172ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram to u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[26].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y16.DOB7    Trcko_DOB             2.100   u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    SLICE_X4Y28.A2       net (fanout=1)        1.445   u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[7].ram.ram_doutb<7>
    SLICE_X4Y28.A        Tilo                  0.235   u_fifo_pool_1/fifo_rd_data_in<30>
                                                       u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/has_mux_b.B/Mmux_dout_mux241
    RAMB16_X2Y12.DIA7    net (fanout=8)        3.410   u_fifo_pool_1/fifo_rd_data_in<30>
    RAMB16_X2Y12.CLKA    Trdck_DIA             0.300   u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[26].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[26].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      7.490ns (2.635ns logic, 4.855ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.341ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Destination:          u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[26].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          12.800ns
  Data Path Delay:      7.303ns (Levels of Logic = 1)
  Clock Path Skew:      -0.063ns (0.585 - 0.648)
  Source Clock:         user_clk_1 rising at 0.000ns
  Destination Clock:    user_clk_1 rising at 12.800ns
  Clock Uncertainty:    0.093ns

  Clock Uncertainty:          0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.172ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram to u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[26].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y14.DOB7    Trcko_DOB             2.100   u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    SLICE_X4Y28.A1       net (fanout=1)        1.258   u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[6].ram.ram_doutb<7>
    SLICE_X4Y28.A        Tilo                  0.235   u_fifo_pool_1/fifo_rd_data_in<30>
                                                       u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/has_mux_b.B/Mmux_dout_mux241
    RAMB16_X2Y12.DIA7    net (fanout=8)        3.410   u_fifo_pool_1/fifo_rd_data_in<30>
    RAMB16_X2Y12.CLKA    Trdck_DIA             0.300   u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[26].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[26].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      7.303ns (2.635ns logic, 4.668ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.916ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/has_mux_b.B/sel_pipe_0 (FF)
  Destination:          u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[26].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          12.800ns
  Data Path Delay:      6.748ns (Levels of Logic = 1)
  Clock Path Skew:      -0.043ns (0.585 - 0.628)
  Source Clock:         user_clk_1 rising at 0.000ns
  Destination Clock:    user_clk_1 rising at 12.800ns
  Clock Uncertainty:    0.093ns

  Clock Uncertainty:          0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.172ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/has_mux_b.B/sel_pipe_0 to u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[26].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y33.DMUX    Tshcko                0.518   u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.tmp_ram_rd_en
                                                       u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/has_mux_b.B/sel_pipe_0
    SLICE_X4Y28.A5       net (fanout=10)       2.285   u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/has_mux_b.B/sel_pipe_0
    SLICE_X4Y28.A        Tilo                  0.235   u_fifo_pool_1/fifo_rd_data_in<30>
                                                       u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/has_mux_b.B/Mmux_dout_mux241
    RAMB16_X2Y12.DIA7    net (fanout=8)        3.410   u_fifo_pool_1/fifo_rd_data_in<30>
    RAMB16_X2Y12.CLKA    Trdck_DIA             0.300   u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[26].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[26].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      6.748ns (1.053ns logic, 5.695ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------

Paths for end point u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[19].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X0Y2.DIA4), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.168ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Destination:          u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[19].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          12.800ns
  Data Path Delay:      7.540ns (Levels of Logic = 1)
  Clock Path Skew:      0.001ns (0.636 - 0.635)
  Source Clock:         user_clk_1 rising at 0.000ns
  Destination Clock:    user_clk_1 rising at 12.800ns
  Clock Uncertainty:    0.093ns

  Clock Uncertainty:          0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.172ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram to u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[19].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y20.DOB4    Trcko_DOB             2.100   u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    SLICE_X10Y32.D2      net (fanout=1)        1.714   u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[4].ram.ram_doutb<4>
    SLICE_X10Y32.D       Tilo                  0.254   wr_fifo_wr_dat_1<27>
                                                       u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/has_mux_b.B/Mmux_dout_mux101
    RAMB16_X0Y2.DIA4     net (fanout=8)        3.172   u_fifo_pool_1/fifo_rd_data_in<18>
    RAMB16_X0Y2.CLKA     Trdck_DIA             0.300   u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[19].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[19].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      7.540ns (2.654ns logic, 4.886ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.613ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Destination:          u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[19].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          12.800ns
  Data Path Delay:      7.092ns (Levels of Logic = 1)
  Clock Path Skew:      -0.002ns (0.636 - 0.638)
  Source Clock:         user_clk_1 rising at 0.000ns
  Destination Clock:    user_clk_1 rising at 12.800ns
  Clock Uncertainty:    0.093ns

  Clock Uncertainty:          0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.172ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram to u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[19].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y18.DOB4    Trcko_DOB             2.100   u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    SLICE_X10Y32.D5      net (fanout=1)        1.266   u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[5].ram.ram_doutb<4>
    SLICE_X10Y32.D       Tilo                  0.254   wr_fifo_wr_dat_1<27>
                                                       u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/has_mux_b.B/Mmux_dout_mux101
    RAMB16_X0Y2.DIA4     net (fanout=8)        3.172   u_fifo_pool_1/fifo_rd_data_in<18>
    RAMB16_X0Y2.CLKA     Trdck_DIA             0.300   u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[19].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[19].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      7.092ns (2.654ns logic, 4.438ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.815ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/has_mux_b.B/sel_pipe_0 (FF)
  Destination:          u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[19].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          12.800ns
  Data Path Delay:      5.900ns (Levels of Logic = 1)
  Clock Path Skew:      0.008ns (0.636 - 0.628)
  Source Clock:         user_clk_1 rising at 0.000ns
  Destination Clock:    user_clk_1 rising at 12.800ns
  Clock Uncertainty:    0.093ns

  Clock Uncertainty:          0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.172ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/has_mux_b.B/sel_pipe_0 to u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[19].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y33.DMUX    Tshcko                0.518   u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.tmp_ram_rd_en
                                                       u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/has_mux_b.B/sel_pipe_0
    SLICE_X10Y32.D3      net (fanout=10)       1.656   u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/has_mux_b.B/sel_pipe_0
    SLICE_X10Y32.D       Tilo                  0.254   wr_fifo_wr_dat_1<27>
                                                       u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/has_mux_b.B/Mmux_dout_mux101
    RAMB16_X0Y2.DIA4     net (fanout=8)        3.172   u_fifo_pool_1/fifo_rd_data_in<18>
    RAMB16_X0Y2.CLKA     Trdck_DIA             0.300   u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[19].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[19].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      5.900ns (1.072ns logic, 4.828ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_USER_CLK_I_1 = PERIOD TIMEGRP "USER_CLK_1" 78.125 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT (SLICE_X59Y67.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.181ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT1 (FF)
  Destination:          u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.185ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.041 - 0.037)
  Source Clock:         user_clk_1 rising at 12.800ns
  Destination Clock:    user_clk_1 rising at 12.800ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT1 to u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y68.BQ      Tcko                  0.198   u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDIN<1>
                                                       u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT1
    SLICE_X59Y67.SR      net (fanout=1)        0.118   u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDIN<1>
    SLICE_X59Y67.CLK     Tcksr       (-Th)     0.131   u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDOUT
                                                       u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT
    -------------------------------------------------  ---------------------------
    Total                                      0.185ns (0.067ns logic, 0.118ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------

Paths for end point u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[140].I_SRLT_NE_0.DLY9/SRL16E (SLICE_X38Y50.AI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.252ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[140].U_TQ (FF)
  Destination:          u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[140].I_SRLT_NE_0.DLY9/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.254ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.045 - 0.043)
  Source Clock:         user_clk_1 rising at 12.800ns
  Destination Clock:    user_clk_1 rising at 12.800ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[140].U_TQ to u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[140].I_SRLT_NE_0.DLY9/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y50.AQ      Tcko                  0.198   u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/iTRIG_IN<143>
                                                       u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[140].U_TQ
    SLICE_X38Y50.AI      net (fanout=2)        0.026   u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/iTRIG_IN<140>
    SLICE_X38Y50.CLK     Tdh         (-Th)    -0.030   u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/iDATA<137>
                                                       u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[140].I_SRLT_NE_0.DLY9/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.254ns (0.228ns logic, 0.026ns route)
                                                       (89.8% logic, 10.2% route)

--------------------------------------------------------------------------------

Paths for end point u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[75].I_SRLT_NE_0.DLY9/SRL16E (SLICE_X52Y43.DI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.255ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[75].U_TQ (FF)
  Destination:          u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[75].I_SRLT_NE_0.DLY9/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.257ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.040 - 0.038)
  Source Clock:         user_clk_1 rising at 12.800ns
  Destination Clock:    user_clk_1 rising at 12.800ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[75].U_TQ to u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[75].I_SRLT_NE_0.DLY9/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y43.DQ      Tcko                  0.198   u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/iTRIG_IN<75>
                                                       u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[75].U_TQ
    SLICE_X52Y43.DI      net (fanout=2)        0.026   u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/iTRIG_IN<75>
    SLICE_X52Y43.CLK     Tdh         (-Th)    -0.033   u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/iDATA<75>
                                                       u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[75].I_SRLT_NE_0.DLY9/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.257ns (0.231ns logic, 0.026ns route)
                                                       (89.9% logic, 10.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_USER_CLK_I_1 = PERIOD TIMEGRP "USER_CLK_1" 78.125 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.800ns (period - min period limit)
  Period: 12.800ns
  Min period limit: 8.000ns (125.000MHz) (Tgtpcper_RXUSRCLK)
  Physical resource: u_Aurora_unit_1/aurora_module_i/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i/RXUSRCLK20
  Logical resource: u_Aurora_unit_1/aurora_module_i/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i/RXUSRCLK20
  Location pin: GTPA1_DUAL_X1Y0.RXUSRCLK20
  Clock network: user_clk_1
--------------------------------------------------------------------------------
Slack: 4.800ns (period - min period limit)
  Period: 12.800ns
  Min period limit: 8.000ns (125.000MHz) (Tgtpcper_TXUSRCLK)
  Physical resource: u_Aurora_unit_1/aurora_module_i/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i/TXUSRCLK20
  Logical resource: u_Aurora_unit_1/aurora_module_i/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i/TXUSRCLK20
  Location pin: GTPA1_DUAL_X1Y0.TXUSRCLK20
  Clock network: user_clk_1
--------------------------------------------------------------------------------
Slack: 9.230ns (period - min period limit)
  Period: 12.800ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X2Y18.CLKAWRCLK
  Clock network: user_clk_1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_SYNC_CLK_I_1 = PERIOD TIMEGRP "SYNC_CLK_1" 312.5 MHz HIGH 
50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 2 timing errors detected. (2 component switching limit errors)
 Minimum period is   3.703ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SYNC_CLK_I_1 = PERIOD TIMEGRP "SYNC_CLK_1" 312.5 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: -0.503ns (period - min period limit)
  Period: 3.200ns
  Min period limit: 3.703ns (270.051MHz) (Tgtpcper_RXUSRCLK)
  Physical resource: u_Aurora_unit_1/aurora_module_i/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i/RXUSRCLK0
  Logical resource: u_Aurora_unit_1/aurora_module_i/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i/RXUSRCLK0
  Location pin: GTPA1_DUAL_X1Y0.RXUSRCLK0
  Clock network: u_Aurora_unit_1/sync_clk_i
--------------------------------------------------------------------------------
Slack: -0.503ns (period - min period limit)
  Period: 3.200ns
  Min period limit: 3.703ns (270.051MHz) (Tgtpcper_TXUSRCLK)
  Physical resource: u_Aurora_unit_1/aurora_module_i/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i/TXUSRCLK0
  Logical resource: u_Aurora_unit_1/aurora_module_i/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i/TXUSRCLK0
  Location pin: GTPA1_DUAL_X1Y0.TXUSRCLK0
  Clock network: u_Aurora_unit_1/sync_clk_i
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_TIG1_path" TIG;

 40 paths analyzed, 25 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg (SLICE_X28Y38.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.578ns (data path - clock path skew + uncertainty)
  Source:               u_Aurora_unit_1/u_transceiver_reset/aurora_rst (FF)
  Destination:          u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg (FF)
  Data Path Delay:      4.014ns (Levels of Logic = 1)
  Clock Path Skew:      1.876ns (2.007 - 0.131)
  Source Clock:         wb_clk_divide rising
  Destination Clock:    user_clk_1 rising
  Clock Uncertainty:    0.440ns

  Clock Uncertainty:          0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.472ns
    Phase Error (PE):           0.201ns

  Maximum Data Path at Fast Process Corner: u_Aurora_unit_1/u_transceiver_reset/aurora_rst to u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y74.DQ      Tcko                  0.210   u_Aurora_unit_1/aurora_rst
                                                       u_Aurora_unit_1/u_transceiver_reset/aurora_rst
    SLICE_X34Y70.D1      net (fanout=2)        0.654   u_Aurora_unit_1/aurora_rst
    SLICE_X34Y70.D       Tilo                  0.166   rst_fifo_1
                                                       u_Aurora_unit_1/u_Aurora_ctrl/rst_in1
    SLICE_X28Y38.SR      net (fanout=6)        2.840   u_Aurora_unit_1/u_Aurora_ctrl/rst_in
    SLICE_X28Y38.CLK     Trck                  0.144   u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
                                                       u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    -------------------------------------------------  ---------------------------
    Total                                      4.014ns (0.520ns logic, 3.494ns route)
                                                       (13.0% logic, 87.0% route)

--------------------------------------------------------------------------------

Paths for end point u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3 (SLICE_X27Y39.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.570ns (data path - clock path skew + uncertainty)
  Source:               u_Aurora_unit_1/u_transceiver_reset/aurora_rst (FF)
  Destination:          u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3 (FF)
  Data Path Delay:      4.004ns (Levels of Logic = 1)
  Clock Path Skew:      1.874ns (2.005 - 0.131)
  Source Clock:         wb_clk_divide rising
  Destination Clock:    user_clk_1 rising
  Clock Uncertainty:    0.440ns

  Clock Uncertainty:          0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.472ns
    Phase Error (PE):           0.201ns

  Maximum Data Path at Fast Process Corner: u_Aurora_unit_1/u_transceiver_reset/aurora_rst to u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y74.DQ      Tcko                  0.210   u_Aurora_unit_1/aurora_rst
                                                       u_Aurora_unit_1/u_transceiver_reset/aurora_rst
    SLICE_X34Y70.D1      net (fanout=2)        0.654   u_Aurora_unit_1/aurora_rst
    SLICE_X34Y70.D       Tilo                  0.166   rst_fifo_1
                                                       u_Aurora_unit_1/u_Aurora_ctrl/rst_in1
    SLICE_X27Y39.SR      net (fanout=6)        2.764   u_Aurora_unit_1/u_Aurora_ctrl/rst_in
    SLICE_X27Y39.CLK     Trck                  0.210   u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3
                                                       u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3
    -------------------------------------------------  ---------------------------
    Total                                      4.004ns (0.586ns logic, 3.418ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------

Paths for end point u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2 (SLICE_X27Y39.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.562ns (data path - clock path skew + uncertainty)
  Source:               u_Aurora_unit_1/u_transceiver_reset/aurora_rst (FF)
  Destination:          u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2 (FF)
  Data Path Delay:      3.996ns (Levels of Logic = 1)
  Clock Path Skew:      1.874ns (2.005 - 0.131)
  Source Clock:         wb_clk_divide rising
  Destination Clock:    user_clk_1 rising
  Clock Uncertainty:    0.440ns

  Clock Uncertainty:          0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.472ns
    Phase Error (PE):           0.201ns

  Maximum Data Path at Fast Process Corner: u_Aurora_unit_1/u_transceiver_reset/aurora_rst to u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y74.DQ      Tcko                  0.210   u_Aurora_unit_1/aurora_rst
                                                       u_Aurora_unit_1/u_transceiver_reset/aurora_rst
    SLICE_X34Y70.D1      net (fanout=2)        0.654   u_Aurora_unit_1/aurora_rst
    SLICE_X34Y70.D       Tilo                  0.166   rst_fifo_1
                                                       u_Aurora_unit_1/u_Aurora_ctrl/rst_in1
    SLICE_X27Y39.SR      net (fanout=6)        2.764   u_Aurora_unit_1/u_Aurora_ctrl/rst_in
    SLICE_X27Y39.CLK     Trck                  0.202   u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3
                                                       u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2
    -------------------------------------------------  ---------------------------
    Total                                      3.996ns (0.578ns logic, 3.418ns route)
                                                       (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_TIG1_path" TIG;
--------------------------------------------------------------------------------

Paths for end point u_Aurora_unit_1/debug_bus_p1_0 (SLICE_X31Y63.B4), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -5.619ns (datapath - clock path skew - uncertainty)
  Source:               u_Aurora_unit_1/init_cnt_6 (FF)
  Destination:          u_Aurora_unit_1/debug_bus_p1_0 (FF)
  Data Path Delay:      1.274ns (Levels of Logic = 1)
  Clock Path Skew:      6.453ns (5.742 - -0.711)
  Source Clock:         wb_clk_divide rising
  Destination Clock:    user_clk_1 rising
  Clock Uncertainty:    0.440ns

  Clock Uncertainty:          0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.472ns
    Phase Error (PE):           0.201ns

  Minimum Data Path at Slow Process Corner: u_Aurora_unit_1/init_cnt_6 to u_Aurora_unit_1/debug_bus_p1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y63.CQ      Tcko                  0.449   u_Aurora_unit_1/init_cnt<7>
                                                       u_Aurora_unit_1/init_cnt_6
    SLICE_X31Y63.B4      net (fanout=2)        0.535   u_Aurora_unit_1/init_cnt<6>
    SLICE_X31Y63.CLK     Tah         (-Th)    -0.290   u_Aurora_unit_1/debug_bus_p1<0>
                                                       u_Aurora_unit_1/GTP_RESET1
                                                       u_Aurora_unit_1/debug_bus_p1_0
    -------------------------------------------------  ---------------------------
    Total                                      1.274ns (0.739ns logic, 0.535ns route)
                                                       (58.0% logic, 42.0% route)

--------------------------------------------------------------------------------

Paths for end point u_Aurora_unit_1/debug_bus_p1_0 (SLICE_X31Y63.B1), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -5.453ns (datapath - clock path skew - uncertainty)
  Source:               u_Aurora_unit_1/init_cnt_7 (FF)
  Destination:          u_Aurora_unit_1/debug_bus_p1_0 (FF)
  Data Path Delay:      1.440ns (Levels of Logic = 1)
  Clock Path Skew:      6.453ns (5.742 - -0.711)
  Source Clock:         wb_clk_divide rising
  Destination Clock:    user_clk_1 rising
  Clock Uncertainty:    0.440ns

  Clock Uncertainty:          0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.472ns
    Phase Error (PE):           0.201ns

  Minimum Data Path at Slow Process Corner: u_Aurora_unit_1/init_cnt_7 to u_Aurora_unit_1/debug_bus_p1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y63.DQ      Tcko                  0.449   u_Aurora_unit_1/init_cnt<7>
                                                       u_Aurora_unit_1/init_cnt_7
    SLICE_X31Y63.B1      net (fanout=3)        0.701   u_Aurora_unit_1/init_cnt<7>
    SLICE_X31Y63.CLK     Tah         (-Th)    -0.290   u_Aurora_unit_1/debug_bus_p1<0>
                                                       u_Aurora_unit_1/GTP_RESET1
                                                       u_Aurora_unit_1/debug_bus_p1_0
    -------------------------------------------------  ---------------------------
    Total                                      1.440ns (0.739ns logic, 0.701ns route)
                                                       (51.3% logic, 48.7% route)

--------------------------------------------------------------------------------

Paths for end point u_Aurora_unit_1/reset_logic_i/reset_debounce_r_0 (SLICE_X35Y81.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -5.309ns (datapath - clock path skew - uncertainty)
  Source:               u_Aurora_unit_1/u_transceiver_reset/aurora_rst (FF)
  Destination:          u_Aurora_unit_1/reset_logic_i/reset_debounce_r_0 (FF)
  Data Path Delay:      1.564ns (Levels of Logic = 0)
  Clock Path Skew:      6.433ns (5.715 - -0.718)
  Source Clock:         wb_clk_divide rising
  Destination Clock:    user_clk_1 rising
  Clock Uncertainty:    0.440ns

  Clock Uncertainty:          0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.472ns
    Phase Error (PE):           0.201ns

  Minimum Data Path at Slow Process Corner: u_Aurora_unit_1/u_transceiver_reset/aurora_rst to u_Aurora_unit_1/reset_logic_i/reset_debounce_r_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y74.DQ      Tcko                  0.405   u_Aurora_unit_1/aurora_rst
                                                       u_Aurora_unit_1/u_transceiver_reset/aurora_rst
    SLICE_X35Y81.AX      net (fanout=2)        1.113   u_Aurora_unit_1/aurora_rst
    SLICE_X35Y81.CLK     Tckdi       (-Th)    -0.046   u_Aurora_unit_1/reset_logic_i/reset_debounce_r<3>
                                                       u_Aurora_unit_1/reset_logic_i/reset_debounce_r_0
    -------------------------------------------------  ---------------------------
    Total                                      1.564ns (0.451ns logic, 1.113ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GTPD0_LEFT_I = PERIOD TIMEGRP "GT2_REFCLK" 156.25 MHz 
HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.703ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GTPD0_LEFT_I = PERIOD TIMEGRP "GT2_REFCLK" 156.25 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.697ns (period - min period limit)
  Period: 6.400ns
  Min period limit: 3.703ns (270.051MHz) (Tgtpcper_CLK)
  Physical resource: u_Aurora_unit_2/aurora_module_i/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i/CLK00
  Logical resource: u_Aurora_unit_2/aurora_module_i/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i/CLK00
  Location pin: GTPA1_DUAL_X0Y0.CLK00
  Clock network: u_Aurora_unit_2/GTPD0_left_i
--------------------------------------------------------------------------------
Slack: 2.697ns (period - min period limit)
  Period: 6.400ns
  Min period limit: 3.703ns (270.051MHz) (Tgtpcper_CLK)
  Physical resource: u_Aurora_unit_2/aurora_module_i/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i/CLK01
  Logical resource: u_Aurora_unit_2/aurora_module_i/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i/CLK01
  Location pin: GTPA1_DUAL_X0Y0.CLK01
  Clock network: u_Aurora_unit_2/GTPD0_left_i
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_USER_CLK_I_2 = PERIOD TIMEGRP "USER_CLK_2" 78.125 MHz 
HIGH 50%;

 20692 paths analyzed, 10900 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.285ns.
--------------------------------------------------------------------------------

Paths for end point u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X0Y24.DIA1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.515ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Destination:          u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          12.800ns
  Data Path Delay:      9.203ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (0.731 - 0.720)
  Source Clock:         user_clk_2 rising at 0.000ns
  Destination Clock:    user_clk_2 rising at 12.800ns
  Clock Uncertainty:    0.093ns

  Clock Uncertainty:          0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.172ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram to u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X3Y40.DOB0    Trcko_DOB             2.100   u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    RAMB16_X0Y24.DIA1    net (fanout=8)        6.803   u_fifo_pool_2/fifo_rd_data_in<6>
    RAMB16_X0Y24.CLKA    Trdck_DIA             0.300   u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      9.203ns (2.400ns logic, 6.803ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------

Paths for end point u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X0Y26.DIA1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.168ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Destination:          u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          12.800ns
  Data Path Delay:      8.543ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.724 - 0.720)
  Source Clock:         user_clk_2 rising at 0.000ns
  Destination Clock:    user_clk_2 rising at 12.800ns
  Clock Uncertainty:    0.093ns

  Clock Uncertainty:          0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.172ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram to u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X3Y40.DOB0    Trcko_DOB             2.100   u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    RAMB16_X0Y26.DIA1    net (fanout=8)        6.143   u_fifo_pool_2/fifo_rd_data_in<6>
    RAMB16_X0Y26.CLKA    Trdck_DIA             0.300   u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      8.543ns (2.400ns logic, 6.143ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------

Paths for end point u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X0Y24.DIA7), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.326ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Destination:          u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          12.800ns
  Data Path Delay:      8.399ns (Levels of Logic = 0)
  Clock Path Skew:      0.018ns (0.731 - 0.713)
  Source Clock:         user_clk_2 rising at 0.000ns
  Destination Clock:    user_clk_2 rising at 12.800ns
  Clock Uncertainty:    0.093ns

  Clock Uncertainty:          0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.172ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram to u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X3Y42.DOB2    Trcko_DOB             2.100   u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    RAMB16_X0Y24.DIA7    net (fanout=8)        5.999   u_fifo_pool_2/fifo_rd_data_in<12>
    RAMB16_X0Y24.CLKA    Trdck_DIA             0.300   u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      8.399ns (2.400ns logic, 5.999ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_USER_CLK_I_2 = PERIOD TIMEGRP "USER_CLK_2" 78.125 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT (SLICE_X59Y97.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.192ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT1 (FF)
  Destination:          u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.196ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.078 - 0.074)
  Source Clock:         user_clk_2 rising at 12.800ns
  Destination Clock:    user_clk_2 rising at 12.800ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT1 to u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y97.BQ      Tcko                  0.198   u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDIN<1>
                                                       u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT1
    SLICE_X59Y97.SR      net (fanout=1)        0.129   u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDIN<1>
    SLICE_X59Y97.CLK     Tcksr       (-Th)     0.131   u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDOUT
                                                       u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT
    -------------------------------------------------  ---------------------------
    Total                                      0.196ns (0.067ns logic, 0.129ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------

Paths for end point u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X1Y30.ADDRB13), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.292ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_10 (FF)
  Destination:          u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.293ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.076 - 0.075)
  Source Clock:         user_clk_2 rising at 12.800ns
  Destination Clock:    user_clk_2 rising at 12.800ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_10 to u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y63.BQ      Tcko                  0.200   u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2<12>
                                                       u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_10
    RAMB16_X1Y30.ADDRB13 net (fanout=30)       0.159   u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2<10>
    RAMB16_X1Y30.CLKB    Trckc_ADDRB (-Th)     0.066   u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.293ns (0.134ns logic, 0.159ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------

Paths for end point u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X2Y38.DIA2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.307ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/fifo_wr_dat_o_pipe_4 (FF)
  Destination:          u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.311ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.077 - 0.073)
  Source Clock:         user_clk_2 rising at 12.800ns
  Destination Clock:    user_clk_2 rising at 12.800ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/fifo_wr_dat_o_pipe_4 to u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y76.AQ      Tcko                  0.198   wr_fifo_wr_dat_2<7>
                                                       u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/fifo_wr_dat_o_pipe_4
    RAMB16_X2Y38.DIA2    net (fanout=2)        0.166   wr_fifo_wr_dat_2<4>
    RAMB16_X2Y38.CLKA    Trckd_DIA   (-Th)     0.053   u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.311ns (0.145ns logic, 0.166ns route)
                                                       (46.6% logic, 53.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_USER_CLK_I_2 = PERIOD TIMEGRP "USER_CLK_2" 78.125 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.800ns (period - min period limit)
  Period: 12.800ns
  Min period limit: 8.000ns (125.000MHz) (Tgtpcper_RXUSRCLK)
  Physical resource: u_Aurora_unit_2/aurora_module_i/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i/RXUSRCLK20
  Logical resource: u_Aurora_unit_2/aurora_module_i/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i/RXUSRCLK20
  Location pin: GTPA1_DUAL_X0Y0.RXUSRCLK20
  Clock network: user_clk_2
--------------------------------------------------------------------------------
Slack: 4.800ns (period - min period limit)
  Period: 12.800ns
  Min period limit: 8.000ns (125.000MHz) (Tgtpcper_TXUSRCLK)
  Physical resource: u_Aurora_unit_2/aurora_module_i/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i/TXUSRCLK20
  Logical resource: u_Aurora_unit_2/aurora_module_i/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i/TXUSRCLK20
  Location pin: GTPA1_DUAL_X0Y0.TXUSRCLK20
  Clock network: user_clk_2
--------------------------------------------------------------------------------
Slack: 9.230ns (period - min period limit)
  Period: 12.800ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X2Y44.CLKAWRCLK
  Clock network: user_clk_2
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_SYNC_CLK_I_2 = PERIOD TIMEGRP "SYNC_CLK_2" 312.5 MHz HIGH 
50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 2 timing errors detected. (2 component switching limit errors)
 Minimum period is   3.703ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SYNC_CLK_I_2 = PERIOD TIMEGRP "SYNC_CLK_2" 312.5 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: -0.503ns (period - min period limit)
  Period: 3.200ns
  Min period limit: 3.703ns (270.051MHz) (Tgtpcper_RXUSRCLK)
  Physical resource: u_Aurora_unit_2/aurora_module_i/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i/RXUSRCLK0
  Logical resource: u_Aurora_unit_2/aurora_module_i/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i/RXUSRCLK0
  Location pin: GTPA1_DUAL_X0Y0.RXUSRCLK0
  Clock network: u_Aurora_unit_2/sync_clk_i
--------------------------------------------------------------------------------
Slack: -0.503ns (period - min period limit)
  Period: 3.200ns
  Min period limit: 3.703ns (270.051MHz) (Tgtpcper_TXUSRCLK)
  Physical resource: u_Aurora_unit_2/aurora_module_i/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i/TXUSRCLK0
  Logical resource: u_Aurora_unit_2/aurora_module_i/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i/TXUSRCLK0
  Location pin: GTPA1_DUAL_X0Y0.TXUSRCLK0
  Clock network: u_Aurora_unit_2/sync_clk_i
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_TIG2_path" TIG;

 40 paths analyzed, 25 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point u_Aurora_unit_2/Mshreg_debug_bus_p2_1 (SLICE_X38Y107.AI), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.826ns (data path - clock path skew + uncertainty)
  Source:               u_Aurora_unit_2/init_cnt_7 (FF)
  Destination:          u_Aurora_unit_2/Mshreg_debug_bus_p2_1 (FF)
  Data Path Delay:      4.099ns (Levels of Logic = 1)
  Clock Path Skew:      1.713ns (1.860 - 0.147)
  Source Clock:         wb_clk_divide rising
  Destination Clock:    user_clk_2 rising
  Clock Uncertainty:    0.440ns

  Clock Uncertainty:          0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.472ns
    Phase Error (PE):           0.201ns

  Maximum Data Path at Fast Process Corner: u_Aurora_unit_2/init_cnt_7 to u_Aurora_unit_2/Mshreg_debug_bus_p2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y72.DQ      Tcko                  0.212   u_Aurora_unit_2/init_cnt<7>
                                                       u_Aurora_unit_2/init_cnt_7
    SLICE_X23Y74.B1      net (fanout=3)        0.563   u_Aurora_unit_2/init_cnt<7>
    SLICE_X23Y74.BMUX    Tilo                  0.216   u_Aurora_unit_2/debug_bus_p1<0>
                                                       u_Aurora_unit_2/RESET1
    SLICE_X38Y107.AI     net (fanout=22)       3.067   u_Aurora_unit_2/RESET
    SLICE_X38Y107.CLK    Tds                   0.041   u_Aurora_unit_2/debug_bus_p2<145>
                                                       u_Aurora_unit_2/Mshreg_debug_bus_p2_1
    -------------------------------------------------  ---------------------------
    Total                                      4.099ns (0.469ns logic, 3.630ns route)
                                                       (11.4% logic, 88.6% route)

--------------------------------------------------------------------------------

Paths for end point u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2 (SLICE_X36Y81.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.085ns (data path - clock path skew + uncertainty)
  Source:               u_Aurora_unit_2/u_transceiver_reset/aurora_rst (FF)
  Destination:          u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2 (FF)
  Data Path Delay:      3.375ns (Levels of Logic = 1)
  Clock Path Skew:      1.730ns (1.861 - 0.131)
  Source Clock:         wb_clk_divide rising
  Destination Clock:    user_clk_2 rising
  Clock Uncertainty:    0.440ns

  Clock Uncertainty:          0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.472ns
    Phase Error (PE):           0.201ns

  Maximum Data Path at Fast Process Corner: u_Aurora_unit_2/u_transceiver_reset/aurora_rst to u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y93.AQ      Tcko                  0.212   u_Aurora_unit_2/aurora_rst
                                                       u_Aurora_unit_2/u_transceiver_reset/aurora_rst
    SLICE_X29Y99.D2      net (fanout=2)        0.863   u_Aurora_unit_2/aurora_rst
    SLICE_X29Y99.D       Tilo                  0.166   rst_fifo_2
                                                       u_Aurora_unit_2/u_Aurora_ctrl/rst_in1
    SLICE_X36Y81.SR      net (fanout=6)        1.942   u_Aurora_unit_2/u_Aurora_ctrl/rst_in
    SLICE_X36Y81.CLK     Trck                  0.192   u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3
                                                       u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2
    -------------------------------------------------  ---------------------------
    Total                                      3.375ns (0.570ns logic, 2.805ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------

Paths for end point u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg (SLICE_X35Y78.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.083ns (data path - clock path skew + uncertainty)
  Source:               u_Aurora_unit_2/u_transceiver_reset/aurora_rst (FF)
  Destination:          u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg (FF)
  Data Path Delay:      3.399ns (Levels of Logic = 1)
  Clock Path Skew:      1.756ns (1.887 - 0.131)
  Source Clock:         wb_clk_divide rising
  Destination Clock:    user_clk_2 rising
  Clock Uncertainty:    0.440ns

  Clock Uncertainty:          0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.472ns
    Phase Error (PE):           0.201ns

  Maximum Data Path at Fast Process Corner: u_Aurora_unit_2/u_transceiver_reset/aurora_rst to u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y93.AQ      Tcko                  0.212   u_Aurora_unit_2/aurora_rst
                                                       u_Aurora_unit_2/u_transceiver_reset/aurora_rst
    SLICE_X29Y99.D2      net (fanout=2)        0.863   u_Aurora_unit_2/aurora_rst
    SLICE_X29Y99.D       Tilo                  0.166   rst_fifo_2
                                                       u_Aurora_unit_2/u_Aurora_ctrl/rst_in1
    SLICE_X35Y78.SR      net (fanout=6)        1.959   u_Aurora_unit_2/u_Aurora_ctrl/rst_in
    SLICE_X35Y78.CLK     Trck                  0.199   u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
                                                       u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    -------------------------------------------------  ---------------------------
    Total                                      3.399ns (0.577ns logic, 2.822ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_TIG2_path" TIG;
--------------------------------------------------------------------------------

Paths for end point u_Aurora_unit_2/debug_bus_p1_0 (SLICE_X23Y74.B4), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -5.060ns (datapath - clock path skew - uncertainty)
  Source:               u_Aurora_unit_2/init_cnt_6 (FF)
  Destination:          u_Aurora_unit_2/debug_bus_p1_0 (FF)
  Data Path Delay:      1.526ns (Levels of Logic = 1)
  Clock Path Skew:      6.146ns (5.444 - -0.702)
  Source Clock:         wb_clk_divide rising
  Destination Clock:    user_clk_2 rising
  Clock Uncertainty:    0.440ns

  Clock Uncertainty:          0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.472ns
    Phase Error (PE):           0.201ns

  Minimum Data Path at Slow Process Corner: u_Aurora_unit_2/init_cnt_6 to u_Aurora_unit_2/debug_bus_p1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y72.CQ      Tcko                  0.449   u_Aurora_unit_2/init_cnt<7>
                                                       u_Aurora_unit_2/init_cnt_6
    SLICE_X23Y74.B4      net (fanout=2)        0.787   u_Aurora_unit_2/init_cnt<6>
    SLICE_X23Y74.CLK     Tah         (-Th)    -0.290   u_Aurora_unit_2/debug_bus_p1<0>
                                                       u_Aurora_unit_2/GTP_RESET1
                                                       u_Aurora_unit_2/debug_bus_p1_0
    -------------------------------------------------  ---------------------------
    Total                                      1.526ns (0.739ns logic, 0.787ns route)
                                                       (48.4% logic, 51.6% route)

--------------------------------------------------------------------------------

Paths for end point u_Aurora_unit_2/Mshreg_debug_bus_p2_148 (SLICE_X38Y107.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -5.428ns (datapath - clock path skew - uncertainty)
  Source:               u_Aurora_unit_2/init_clk_cnt_toggle (FF)
  Destination:          u_Aurora_unit_2/Mshreg_debug_bus_p2_148 (FF)
  Data Path Delay:      1.159ns (Levels of Logic = 0)
  Clock Path Skew:      6.147ns (5.404 - -0.743)
  Source Clock:         wb_clk_divide rising
  Destination Clock:    user_clk_2 rising
  Clock Uncertainty:    0.440ns

  Clock Uncertainty:          0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.472ns
    Phase Error (PE):           0.201ns

  Minimum Data Path at Slow Process Corner: u_Aurora_unit_2/init_clk_cnt_toggle to u_Aurora_unit_2/Mshreg_debug_bus_p2_148
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y106.AQ     Tcko                  0.405   u_Aurora_unit_2/init_clk_cnt_toggle
                                                       u_Aurora_unit_2/init_clk_cnt_toggle
    SLICE_X38Y107.AX     net (fanout=2)        0.864   u_Aurora_unit_2/init_clk_cnt_toggle
    SLICE_X38Y107.CLK    Tdh         (-Th)     0.110   u_Aurora_unit_2/debug_bus_p2<145>
                                                       u_Aurora_unit_2/Mshreg_debug_bus_p2_148
    -------------------------------------------------  ---------------------------
    Total                                      1.159ns (0.295ns logic, 0.864ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------

Paths for end point u_Aurora_unit_2/debug_bus_p1_0 (SLICE_X23Y74.B1), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -4.894ns (datapath - clock path skew - uncertainty)
  Source:               u_Aurora_unit_2/init_cnt_7 (FF)
  Destination:          u_Aurora_unit_2/debug_bus_p1_0 (FF)
  Data Path Delay:      1.692ns (Levels of Logic = 1)
  Clock Path Skew:      6.146ns (5.444 - -0.702)
  Source Clock:         wb_clk_divide rising
  Destination Clock:    user_clk_2 rising
  Clock Uncertainty:    0.440ns

  Clock Uncertainty:          0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.472ns
    Phase Error (PE):           0.201ns

  Minimum Data Path at Slow Process Corner: u_Aurora_unit_2/init_cnt_7 to u_Aurora_unit_2/debug_bus_p1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y72.DQ      Tcko                  0.449   u_Aurora_unit_2/init_cnt<7>
                                                       u_Aurora_unit_2/init_cnt_7
    SLICE_X23Y74.B1      net (fanout=3)        0.953   u_Aurora_unit_2/init_cnt<7>
    SLICE_X23Y74.CLK     Tah         (-Th)    -0.290   u_Aurora_unit_2/debug_bus_p1<0>
                                                       u_Aurora_unit_2/GTP_RESET1
                                                       u_Aurora_unit_2/debug_bus_p1_0
    -------------------------------------------------  ---------------------------
    Total                                      1.692ns (0.739ns logic, 0.953ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_u_Aurora_FPGA_BUS_u_Aurora_FPGA_clk_gen_top_u_Aurora_FPGA_clock_clk0 =       
  PERIOD TIMEGRP         
"u_Aurora_FPGA_BUS_u_Aurora_FPGA_clk_gen_top_u_Aurora_FPGA_clock_clk0"         
TS_WB_CLK_2x_PAD HIGH 50%;

 15077 paths analyzed, 8869 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  13.882ns.
--------------------------------------------------------------------------------

Paths for end point u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_4 (SLICE_X0Y38.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.559ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/S_RDY_FF (FF)
  Destination:          u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_4 (FF)
  Requirement:          7.500ns
  Data Path Delay:      6.188ns (Levels of Logic = 0)
  Clock Path Skew:      -0.618ns (0.695 - 1.313)
  Source Clock:         u_Aurora_FPGA_BUS/wb_clk_2x falling at 7.500ns
  Destination Clock:    u_Aurora_FPGA_BUS/wb_clk_2x rising at 15.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/S_RDY_FF to u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y75.Q4      Tickq                 1.778   u_Aurora_FPGA_BUS/s_rdy
                                                       u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/S_RDY_FF
    SLICE_X0Y38.AX       net (fanout=2)        4.296   u_Aurora_FPGA_BUS/s_rdy
    SLICE_X0Y38.CLK      Tdick                 0.114   u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg<8>
                                                       u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_4
    -------------------------------------------------  ---------------------------
    Total                                      6.188ns (1.892ns logic, 4.296ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------

Paths for end point u_Aurora_FPGA_BUS/u_bus_master_pipeline/ad_in_pipe_2 (SLICE_X9Y38.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.230ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[2].BUS_AD_IN_LATCH_FF (FF)
  Destination:          u_Aurora_FPGA_BUS/u_bus_master_pipeline/ad_in_pipe_2 (FF)
  Requirement:          7.500ns
  Data Path Delay:      5.480ns (Levels of Logic = 0)
  Clock Path Skew:      -0.655ns (0.602 - 1.257)
  Source Clock:         u_Aurora_FPGA_BUS/wb_clk_2x falling at 7.500ns
  Destination Clock:    u_Aurora_FPGA_BUS/wb_clk_2x rising at 15.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[2].BUS_AD_IN_LATCH_FF to u_Aurora_FPGA_BUS/u_bus_master_pipeline/ad_in_pipe_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y7.Q4       Tickq                 1.778   u_Aurora_FPGA_BUS/BUS_DAT_I<2>
                                                       u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[2].BUS_AD_IN_LATCH_FF
    SLICE_X9Y38.CX       net (fanout=2)        3.588   u_Aurora_FPGA_BUS/BUS_DAT_I<2>
    SLICE_X9Y38.CLK      Tdick                 0.114   u_Aurora_FPGA_BUS/BUS_DAT_I_PIPE<3>
                                                       u_Aurora_FPGA_BUS/u_bus_master_pipeline/ad_in_pipe_2
    -------------------------------------------------  ---------------------------
    Total                                      5.480ns (1.892ns logic, 3.588ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------

Paths for end point u_Aurora_FPGA_BUS/u_bus_master_pipeline/ad_in_pipe_5 (SLICE_X9Y40.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.244ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[5].BUS_AD_IN_LATCH_FF (FF)
  Destination:          u_Aurora_FPGA_BUS/u_bus_master_pipeline/ad_in_pipe_5 (FF)
  Requirement:          7.500ns
  Data Path Delay:      5.469ns (Levels of Logic = 0)
  Clock Path Skew:      -0.652ns (0.600 - 1.252)
  Source Clock:         u_Aurora_FPGA_BUS/wb_clk_2x falling at 7.500ns
  Destination Clock:    u_Aurora_FPGA_BUS/wb_clk_2x rising at 15.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[5].BUS_AD_IN_LATCH_FF to u_Aurora_FPGA_BUS/u_bus_master_pipeline/ad_in_pipe_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y8.Q4       Tickq                 1.778   u_Aurora_FPGA_BUS/BUS_DAT_I<5>
                                                       u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[5].BUS_AD_IN_LATCH_FF
    SLICE_X9Y40.BX       net (fanout=2)        3.577   u_Aurora_FPGA_BUS/BUS_DAT_I<5>
    SLICE_X9Y40.CLK      Tdick                 0.114   u_Aurora_FPGA_BUS/BUS_DAT_I_PIPE<7>
                                                       u_Aurora_FPGA_BUS/u_bus_master_pipeline/ad_in_pipe_5
    -------------------------------------------------  ---------------------------
    Total                                      5.469ns (1.892ns logic, 3.577ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_u_Aurora_FPGA_BUS_u_Aurora_FPGA_clk_gen_top_u_Aurora_FPGA_clock_clk0 =
        PERIOD TIMEGRP
        "u_Aurora_FPGA_BUS_u_Aurora_FPGA_clk_gen_top_u_Aurora_FPGA_clock_clk0"
        TS_WB_CLK_2x_PAD HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT (SLICE_X27Y81.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.182ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT1 (FF)
  Destination:          u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.185ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.044 - 0.041)
  Source Clock:         u_Aurora_FPGA_BUS/wb_clk_2x rising at 15.000ns
  Destination Clock:    u_Aurora_FPGA_BUS/wb_clk_2x rising at 15.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT1 to u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y82.BQ      Tcko                  0.198   u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iDIN<1>
                                                       u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT1
    SLICE_X27Y81.SR      net (fanout=1)        0.118   u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iDIN<1>
    SLICE_X27Y81.CLK     Tcksr       (-Th)     0.131   u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/DSTAT_en_dly1
                                                       u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT
    -------------------------------------------------  ---------------------------
    Total                                      0.185ns (0.067ns logic, 0.118ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------

Paths for end point u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT (SLICE_X11Y96.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.194ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT1 (FF)
  Destination:          u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.198ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.077 - 0.073)
  Source Clock:         u_Aurora_FPGA_BUS/wb_clk_2x rising at 15.000ns
  Destination Clock:    u_Aurora_FPGA_BUS/wb_clk_2x rising at 15.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT1 to u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y96.BQ      Tcko                  0.200   u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDIN<1>
                                                       u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT1
    SLICE_X11Y96.SR      net (fanout=1)        0.129   u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDIN<1>
    SLICE_X11Y96.CLK     Tcksr       (-Th)     0.131   u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDOUT
                                                       u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT
    -------------------------------------------------  ---------------------------
    Total                                      0.198ns (0.069ns logic, 0.129ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------

Paths for end point u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT (SLICE_X53Y86.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.195ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT1 (FF)
  Destination:          u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.198ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.066 - 0.063)
  Source Clock:         u_Aurora_FPGA_BUS/wb_clk_2x rising at 15.000ns
  Destination Clock:    u_Aurora_FPGA_BUS/wb_clk_2x rising at 15.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT1 to u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y86.BQ      Tcko                  0.200   u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDIN<1>
                                                       u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT1
    SLICE_X53Y86.SR      net (fanout=1)        0.129   u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDIN<1>
    SLICE_X53Y86.CLK     Tcksr       (-Th)     0.131   u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDOUT
                                                       u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT
    -------------------------------------------------  ---------------------------
    Total                                      0.198ns (0.069ns logic, 0.129ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_u_Aurora_FPGA_BUS_u_Aurora_FPGA_clk_gen_top_u_Aurora_FPGA_clock_clk0 =
        PERIOD TIMEGRP
        "u_Aurora_FPGA_BUS_u_Aurora_FPGA_clk_gen_top_u_Aurora_FPGA_clock_clk0"
        TS_WB_CLK_2x_PAD HIGH 50%;
--------------------------------------------------------------------------------
Slack: 11.430ns (period - min period limit)
  Period: 15.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18/CLKB
  Logical resource: u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18/CLKB
  Location pin: RAMB16_X0Y46.CLKB
  Clock network: u_Aurora_FPGA_BUS/wb_clk_2x
--------------------------------------------------------------------------------
Slack: 11.430ns (period - min period limit)
  Period: 15.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18/CLKB
  Logical resource: u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18/CLKB
  Location pin: RAMB16_X3Y44.CLKB
  Clock network: u_Aurora_FPGA_BUS/wb_clk_2x
--------------------------------------------------------------------------------
Slack: 11.430ns (period - min period limit)
  Period: 15.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18/CLKB
  Logical resource: u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18/CLKB
  Location pin: RAMB16_X0Y58.CLKB
  Clock network: u_Aurora_FPGA_BUS/wb_clk_2x
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_u_Aurora_FPGA_BUS_u_Aurora_FPGA_clk_gen_top_u_Aurora_FPGA_clock_clkdv =      
   PERIOD TIMEGRP         
"u_Aurora_FPGA_BUS_u_Aurora_FPGA_clk_gen_top_u_Aurora_FPGA_clock_clkdv"         
TS_WB_CLK_2x_PAD * 2 HIGH 50%;

 3892 paths analyzed, 1365 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.532ns.
--------------------------------------------------------------------------------

Paths for end point u_Aurora_unit_2/u_transceiver_reset/dis_100ms_21 (SLICE_X24Y89.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     24.468ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_Aurora_unit_2/init_cnt_7 (FF)
  Destination:          u_Aurora_unit_2/u_transceiver_reset/dis_100ms_21 (FF)
  Requirement:          30.000ns
  Data Path Delay:      5.290ns (Levels of Logic = 1)
  Clock Path Skew:      -0.057ns (0.604 - 0.661)
  Source Clock:         wb_clk_divide rising at 0.000ns
  Destination Clock:    wb_clk_divide rising at 30.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_Aurora_unit_2/init_cnt_7 to u_Aurora_unit_2/u_transceiver_reset/dis_100ms_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y72.DQ      Tcko                  0.476   u_Aurora_unit_2/init_cnt<7>
                                                       u_Aurora_unit_2/init_cnt_7
    SLICE_X23Y74.B1      net (fanout=3)        1.008   u_Aurora_unit_2/init_cnt<7>
    SLICE_X23Y74.BMUX    Tilo                  0.337   u_Aurora_unit_2/debug_bus_p1<0>
                                                       u_Aurora_unit_2/RESET1
    SLICE_X24Y89.SR      net (fanout=22)       3.040   u_Aurora_unit_2/RESET
    SLICE_X24Y89.CLK     Tsrck                 0.429   u_Aurora_unit_2/u_transceiver_reset/dis_100ms<22>
                                                       u_Aurora_unit_2/u_transceiver_reset/dis_100ms_21
    -------------------------------------------------  ---------------------------
    Total                                      5.290ns (1.242ns logic, 4.048ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_50/blink_valid_cnt_11 (SLICE_X3Y96.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     24.475ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_50/wr_en_pipe_2 (FF)
  Destination:          XLXI_50/blink_valid_cnt_11 (FF)
  Requirement:          30.000ns
  Data Path Delay:      5.300ns (Levels of Logic = 1)
  Clock Path Skew:      -0.040ns (0.600 - 0.640)
  Source Clock:         wb_clk_divide rising at 0.000ns
  Destination Clock:    wb_clk_divide rising at 30.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_50/wr_en_pipe_2 to XLXI_50/blink_valid_cnt_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y85.AQ      Tcko                  0.525   XLXI_47/rd_en_pipe_2
                                                       XLXI_50/wr_en_pipe_2
    SLICE_X1Y99.D3       net (fanout=1)        2.597   XLXI_50/wr_en_pipe_2
    SLICE_X1Y99.D        Tilo                  0.259   XLXI_50/blink_valid_cnt<23>
                                                       XLXI_50/_n00511
    SLICE_X3Y96.SR       net (fanout=7)        1.451   XLXI_50/_n0051
    SLICE_X3Y96.CLK      Tsrck                 0.468   XLXI_50/blink_valid_cnt<11>
                                                       XLXI_50/blink_valid_cnt_11
    -------------------------------------------------  ---------------------------
    Total                                      5.300ns (1.252ns logic, 4.048ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     24.576ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_50/rd_en_pipe_2 (FF)
  Destination:          XLXI_50/blink_valid_cnt_11 (FF)
  Requirement:          30.000ns
  Data Path Delay:      5.199ns (Levels of Logic = 1)
  Clock Path Skew:      -0.040ns (0.600 - 0.640)
  Source Clock:         wb_clk_divide rising at 0.000ns
  Destination Clock:    wb_clk_divide rising at 30.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_50/rd_en_pipe_2 to XLXI_50/blink_valid_cnt_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y85.BQ      Tcko                  0.525   XLXI_47/rd_en_pipe_2
                                                       XLXI_50/rd_en_pipe_2
    SLICE_X1Y99.D4       net (fanout=1)        2.496   XLXI_50/rd_en_pipe_2
    SLICE_X1Y99.D        Tilo                  0.259   XLXI_50/blink_valid_cnt<23>
                                                       XLXI_50/_n00511
    SLICE_X3Y96.SR       net (fanout=7)        1.451   XLXI_50/_n0051
    SLICE_X3Y96.CLK      Tsrck                 0.468   XLXI_50/blink_valid_cnt<11>
                                                       XLXI_50/blink_valid_cnt_11
    -------------------------------------------------  ---------------------------
    Total                                      5.199ns (1.252ns logic, 3.947ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------

Paths for end point u_Aurora_unit_2/u_transceiver_reset/dis_100ms_20 (SLICE_X24Y89.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     24.479ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_Aurora_unit_2/init_cnt_7 (FF)
  Destination:          u_Aurora_unit_2/u_transceiver_reset/dis_100ms_20 (FF)
  Requirement:          30.000ns
  Data Path Delay:      5.279ns (Levels of Logic = 1)
  Clock Path Skew:      -0.057ns (0.604 - 0.661)
  Source Clock:         wb_clk_divide rising at 0.000ns
  Destination Clock:    wb_clk_divide rising at 30.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_Aurora_unit_2/init_cnt_7 to u_Aurora_unit_2/u_transceiver_reset/dis_100ms_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y72.DQ      Tcko                  0.476   u_Aurora_unit_2/init_cnt<7>
                                                       u_Aurora_unit_2/init_cnt_7
    SLICE_X23Y74.B1      net (fanout=3)        1.008   u_Aurora_unit_2/init_cnt<7>
    SLICE_X23Y74.BMUX    Tilo                  0.337   u_Aurora_unit_2/debug_bus_p1<0>
                                                       u_Aurora_unit_2/RESET1
    SLICE_X24Y89.SR      net (fanout=22)       3.040   u_Aurora_unit_2/RESET
    SLICE_X24Y89.CLK     Tsrck                 0.418   u_Aurora_unit_2/u_transceiver_reset/dis_100ms<22>
                                                       u_Aurora_unit_2/u_transceiver_reset/dis_100ms_20
    -------------------------------------------------  ---------------------------
    Total                                      5.279ns (1.231ns logic, 4.048ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_u_Aurora_FPGA_BUS_u_Aurora_FPGA_clk_gen_top_u_Aurora_FPGA_clock_clkdv =
        PERIOD TIMEGRP
        "u_Aurora_FPGA_BUS_u_Aurora_FPGA_clk_gen_top_u_Aurora_FPGA_clock_clkdv"
        TS_WB_CLK_2x_PAD * 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point u_Aurora_unit_1/u_transceiver_reset/dis_300ms_11 (SLICE_X34Y74.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.266ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_Aurora_unit_1/u_transceiver_reset/state_FSM_FFd3 (FF)
  Destination:          u_Aurora_unit_1/u_transceiver_reset/dis_300ms_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.268ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.072 - 0.070)
  Source Clock:         wb_clk_divide rising at 30.000ns
  Destination Clock:    wb_clk_divide rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_Aurora_unit_1/u_transceiver_reset/state_FSM_FFd3 to u_Aurora_unit_1/u_transceiver_reset/dis_300ms_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y75.CQ      Tcko                  0.198   u_Aurora_unit_1/u_transceiver_reset/state_FSM_FFd3
                                                       u_Aurora_unit_1/u_transceiver_reset/state_FSM_FFd3
    SLICE_X34Y74.CE      net (fanout=8)        0.178   u_Aurora_unit_1/u_transceiver_reset/state_FSM_FFd3
    SLICE_X34Y74.CLK     Tckce       (-Th)     0.108   u_Aurora_unit_1/u_transceiver_reset/dis_300ms<11>
                                                       u_Aurora_unit_1/u_transceiver_reset/dis_300ms_11
    -------------------------------------------------  ---------------------------
    Total                                      0.268ns (0.090ns logic, 0.178ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------

Paths for end point u_Aurora_unit_1/u_transceiver_reset/dis_300ms_10 (SLICE_X34Y74.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.270ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_Aurora_unit_1/u_transceiver_reset/state_FSM_FFd3 (FF)
  Destination:          u_Aurora_unit_1/u_transceiver_reset/dis_300ms_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.272ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.072 - 0.070)
  Source Clock:         wb_clk_divide rising at 30.000ns
  Destination Clock:    wb_clk_divide rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_Aurora_unit_1/u_transceiver_reset/state_FSM_FFd3 to u_Aurora_unit_1/u_transceiver_reset/dis_300ms_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y75.CQ      Tcko                  0.198   u_Aurora_unit_1/u_transceiver_reset/state_FSM_FFd3
                                                       u_Aurora_unit_1/u_transceiver_reset/state_FSM_FFd3
    SLICE_X34Y74.CE      net (fanout=8)        0.178   u_Aurora_unit_1/u_transceiver_reset/state_FSM_FFd3
    SLICE_X34Y74.CLK     Tckce       (-Th)     0.104   u_Aurora_unit_1/u_transceiver_reset/dis_300ms<11>
                                                       u_Aurora_unit_1/u_transceiver_reset/dis_300ms_10
    -------------------------------------------------  ---------------------------
    Total                                      0.272ns (0.094ns logic, 0.178ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------

Paths for end point u_Aurora_unit_1/u_transceiver_reset/dis_300ms_9 (SLICE_X34Y74.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.272ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_Aurora_unit_1/u_transceiver_reset/state_FSM_FFd3 (FF)
  Destination:          u_Aurora_unit_1/u_transceiver_reset/dis_300ms_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.274ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.072 - 0.070)
  Source Clock:         wb_clk_divide rising at 30.000ns
  Destination Clock:    wb_clk_divide rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_Aurora_unit_1/u_transceiver_reset/state_FSM_FFd3 to u_Aurora_unit_1/u_transceiver_reset/dis_300ms_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y75.CQ      Tcko                  0.198   u_Aurora_unit_1/u_transceiver_reset/state_FSM_FFd3
                                                       u_Aurora_unit_1/u_transceiver_reset/state_FSM_FFd3
    SLICE_X34Y74.CE      net (fanout=8)        0.178   u_Aurora_unit_1/u_transceiver_reset/state_FSM_FFd3
    SLICE_X34Y74.CLK     Tckce       (-Th)     0.102   u_Aurora_unit_1/u_transceiver_reset/dis_300ms<11>
                                                       u_Aurora_unit_1/u_transceiver_reset/dis_300ms_9
    -------------------------------------------------  ---------------------------
    Total                                      0.274ns (0.096ns logic, 0.178ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_u_Aurora_FPGA_BUS_u_Aurora_FPGA_clk_gen_top_u_Aurora_FPGA_clock_clkdv =
        PERIOD TIMEGRP
        "u_Aurora_FPGA_BUS_u_Aurora_FPGA_clk_gen_top_u_Aurora_FPGA_clock_clkdv"
        TS_WB_CLK_2x_PAD * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 27.334ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/u_Aurora_FPGA_clock/clkout2_buf/I0
  Logical resource: u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/u_Aurora_FPGA_clock/clkout2_buf/I0
  Location pin: BUFGMUX_X2Y3.I0
  Clock network: u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/u_Aurora_FPGA_clock/clkdv
--------------------------------------------------------------------------------
Slack: 28.601ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: XLXI_47/rd_en_pipe_2/CLK
  Logical resource: XLXI_50/Mshreg_wr_en_pipe_2/CLK
  Location pin: SLICE_X22Y85.CLK
  Clock network: wb_clk_divide
--------------------------------------------------------------------------------
Slack: 28.601ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: XLXI_47/rd_en_pipe_2/CLK
  Logical resource: XLXI_50/Mshreg_rd_en_pipe_2/CLK
  Location pin: SLICE_X22Y85.CLK
  Clock network: wb_clk_divide
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_WB_CLK_2x_PAD
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_WB_CLK_2x_PAD               |     15.000ns|      8.000ns|     13.882ns|            0|            0|           44|        18969|
| TS_u_Aurora_FPGA_BUS_u_Aurora_|     15.000ns|     13.882ns|          N/A|            0|            0|        15077|            0|
| FPGA_clk_gen_top_u_Aurora_FPGA|             |             |             |             |             |             |             |
| _clock_clk0                   |             |             |             |             |             |             |             |
| TS_u_Aurora_FPGA_BUS_u_Aurora_|     30.000ns|      5.532ns|          N/A|            0|            0|         3892|            0|
| FPGA_clk_gen_top_u_Aurora_FPGA|             |             |             |             |             |             |             |
| _clock_clkdv                  |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

4 constraints not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock WB_CLK_2x_PAD
---------------+------------+------------+------------+------------+---------------------------+--------+
               |Max Setup to|  Process   |Max Hold to |  Process   |                           | Clock  |
Source         | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s)          | Phase  |
---------------+------------+------------+------------+------------+---------------------------+--------+
BUS_ABORT      |   -3.619(F)|      SLOW  |    6.261(F)|      FAST  |u_Aurora_FPGA_BUS/wb_clk_2x|   7.500|
BUS_ACK_PAD    |   -3.624(F)|      SLOW  |    6.266(F)|      FAST  |u_Aurora_FPGA_BUS/wb_clk_2x|   7.500|
BUS_AD_PAD<0>  |   -3.640(F)|      SLOW  |    6.282(F)|      FAST  |u_Aurora_FPGA_BUS/wb_clk_2x|   7.500|
BUS_AD_PAD<1>  |   -3.810(F)|      SLOW  |    6.311(F)|      FAST  |u_Aurora_FPGA_BUS/wb_clk_2x|   7.500|
BUS_AD_PAD<2>  |   -3.636(F)|      SLOW  |    6.278(F)|      FAST  |u_Aurora_FPGA_BUS/wb_clk_2x|   7.500|
BUS_AD_PAD<3>  |   -3.806(F)|      SLOW  |    6.307(F)|      FAST  |u_Aurora_FPGA_BUS/wb_clk_2x|   7.500|
BUS_AD_PAD<4>  |   -3.631(F)|      SLOW  |    6.273(F)|      FAST  |u_Aurora_FPGA_BUS/wb_clk_2x|   7.500|
BUS_AD_PAD<5>  |   -3.801(F)|      SLOW  |    6.302(F)|      FAST  |u_Aurora_FPGA_BUS/wb_clk_2x|   7.500|
BUS_AD_PAD<6>  |   -3.633(F)|      SLOW  |    6.275(F)|      FAST  |u_Aurora_FPGA_BUS/wb_clk_2x|   7.500|
BUS_AD_PAD<7>  |   -3.803(F)|      SLOW  |    6.304(F)|      FAST  |u_Aurora_FPGA_BUS/wb_clk_2x|   7.500|
BUS_AD_PAD<8>  |   -3.639(F)|      SLOW  |    6.281(F)|      FAST  |u_Aurora_FPGA_BUS/wb_clk_2x|   7.500|
BUS_AD_PAD<9>  |   -3.809(F)|      SLOW  |    6.310(F)|      FAST  |u_Aurora_FPGA_BUS/wb_clk_2x|   7.500|
BUS_AD_PAD<10> |   -3.643(F)|      SLOW  |    6.285(F)|      FAST  |u_Aurora_FPGA_BUS/wb_clk_2x|   7.500|
BUS_AD_PAD<11> |   -3.813(F)|      SLOW  |    6.314(F)|      FAST  |u_Aurora_FPGA_BUS/wb_clk_2x|   7.500|
BUS_AD_PAD<12> |   -3.613(F)|      SLOW  |    6.255(F)|      FAST  |u_Aurora_FPGA_BUS/wb_clk_2x|   7.500|
BUS_AD_PAD<13> |   -3.783(F)|      SLOW  |    6.284(F)|      FAST  |u_Aurora_FPGA_BUS/wb_clk_2x|   7.500|
BUS_AD_PAD<14> |   -3.615(F)|      SLOW  |    6.257(F)|      FAST  |u_Aurora_FPGA_BUS/wb_clk_2x|   7.500|
BUS_AD_PAD<15> |   -3.785(F)|      SLOW  |    6.286(F)|      FAST  |u_Aurora_FPGA_BUS/wb_clk_2x|   7.500|
BUS_AD_PAD<16> |   -3.613(F)|      SLOW  |    6.255(F)|      FAST  |u_Aurora_FPGA_BUS/wb_clk_2x|   7.500|
BUS_AD_PAD<17> |   -3.783(F)|      SLOW  |    6.284(F)|      FAST  |u_Aurora_FPGA_BUS/wb_clk_2x|   7.500|
BUS_AD_PAD<18> |   -3.611(F)|      SLOW  |    6.253(F)|      FAST  |u_Aurora_FPGA_BUS/wb_clk_2x|   7.500|
BUS_AD_PAD<19> |   -3.781(F)|      SLOW  |    6.282(F)|      FAST  |u_Aurora_FPGA_BUS/wb_clk_2x|   7.500|
BUS_AD_PAD<20> |   -3.609(F)|      SLOW  |    6.251(F)|      FAST  |u_Aurora_FPGA_BUS/wb_clk_2x|   7.500|
BUS_AD_PAD<21> |   -3.779(F)|      SLOW  |    6.280(F)|      FAST  |u_Aurora_FPGA_BUS/wb_clk_2x|   7.500|
BUS_AD_PAD<22> |   -3.606(F)|      SLOW  |    6.248(F)|      FAST  |u_Aurora_FPGA_BUS/wb_clk_2x|   7.500|
BUS_AD_PAD<23> |   -3.776(F)|      SLOW  |    6.277(F)|      FAST  |u_Aurora_FPGA_BUS/wb_clk_2x|   7.500|
BUS_AD_PAD<24> |   -3.600(F)|      SLOW  |    6.242(F)|      FAST  |u_Aurora_FPGA_BUS/wb_clk_2x|   7.500|
BUS_AD_PAD<25> |   -3.770(F)|      SLOW  |    6.271(F)|      FAST  |u_Aurora_FPGA_BUS/wb_clk_2x|   7.500|
BUS_AD_PAD<26> |   -3.608(F)|      SLOW  |    6.250(F)|      FAST  |u_Aurora_FPGA_BUS/wb_clk_2x|   7.500|
BUS_AD_PAD<27> |   -3.778(F)|      SLOW  |    6.279(F)|      FAST  |u_Aurora_FPGA_BUS/wb_clk_2x|   7.500|
BUS_AD_PAD<28> |   -3.613(F)|      SLOW  |    6.255(F)|      FAST  |u_Aurora_FPGA_BUS/wb_clk_2x|   7.500|
BUS_AD_PAD<29> |   -3.783(F)|      SLOW  |    6.284(F)|      FAST  |u_Aurora_FPGA_BUS/wb_clk_2x|   7.500|
BUS_AD_PAD<30> |   -3.638(F)|      SLOW  |    6.280(F)|      FAST  |u_Aurora_FPGA_BUS/wb_clk_2x|   7.500|
BUS_AD_PAD<31> |   -3.808(F)|      SLOW  |    6.309(F)|      FAST  |u_Aurora_FPGA_BUS/wb_clk_2x|   7.500|
BUS_REQ_R_1_PAD|   -3.617(F)|      SLOW  |    6.259(F)|      FAST  |u_Aurora_FPGA_BUS/wb_clk_2x|   7.500|
BUS_REQ_R_2_PAD|   -3.787(F)|      SLOW  |    6.288(F)|      FAST  |u_Aurora_FPGA_BUS/wb_clk_2x|   7.500|
BUS_REQ_W_1_PAD|   -3.598(F)|      SLOW  |    6.240(F)|      FAST  |u_Aurora_FPGA_BUS/wb_clk_2x|   7.500|
BUS_REQ_W_2_PAD|   -3.768(F)|      SLOW  |    6.269(F)|      FAST  |u_Aurora_FPGA_BUS/wb_clk_2x|   7.500|
BUS_S_RDY      |   -3.595(F)|      SLOW  |    6.237(F)|      FAST  |u_Aurora_FPGA_BUS/wb_clk_2x|   7.500|
---------------+------------+------------+------------+------------+---------------------------+--------+

Clock WB_CLK_2x_PAD to Pad
--------------+-----------------+------------+-----------------+------------+---------------------------+--------+
              |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                           | Clock  |
Destination   |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s)          | Phase  |
--------------+-----------------+------------+-----------------+------------+---------------------------+--------+
BUS_AD_PAD<0> |         3.431(R)|      SLOW  |         1.445(R)|      FAST  |u_Aurora_FPGA_BUS/wb_clk_2x|   0.000|
BUS_AD_PAD<1> |         3.431(R)|      SLOW  |         1.445(R)|      FAST  |u_Aurora_FPGA_BUS/wb_clk_2x|   0.000|
BUS_AD_PAD<2> |         3.426(R)|      SLOW  |         1.440(R)|      FAST  |u_Aurora_FPGA_BUS/wb_clk_2x|   0.000|
BUS_AD_PAD<3> |         3.426(R)|      SLOW  |         1.440(R)|      FAST  |u_Aurora_FPGA_BUS/wb_clk_2x|   0.000|
BUS_AD_PAD<4> |         3.421(R)|      SLOW  |         1.435(R)|      FAST  |u_Aurora_FPGA_BUS/wb_clk_2x|   0.000|
BUS_AD_PAD<5> |         3.421(R)|      SLOW  |         1.435(R)|      FAST  |u_Aurora_FPGA_BUS/wb_clk_2x|   0.000|
BUS_AD_PAD<6> |         3.424(R)|      SLOW  |         1.438(R)|      FAST  |u_Aurora_FPGA_BUS/wb_clk_2x|   0.000|
BUS_AD_PAD<7> |         3.424(R)|      SLOW  |         1.438(R)|      FAST  |u_Aurora_FPGA_BUS/wb_clk_2x|   0.000|
BUS_AD_PAD<8> |         3.429(R)|      SLOW  |         1.443(R)|      FAST  |u_Aurora_FPGA_BUS/wb_clk_2x|   0.000|
BUS_AD_PAD<9> |         3.429(R)|      SLOW  |         1.443(R)|      FAST  |u_Aurora_FPGA_BUS/wb_clk_2x|   0.000|
BUS_AD_PAD<10>|         3.434(R)|      SLOW  |         1.448(R)|      FAST  |u_Aurora_FPGA_BUS/wb_clk_2x|   0.000|
BUS_AD_PAD<11>|         3.434(R)|      SLOW  |         1.448(R)|      FAST  |u_Aurora_FPGA_BUS/wb_clk_2x|   0.000|
BUS_AD_PAD<12>|         3.404(R)|      SLOW  |         1.418(R)|      FAST  |u_Aurora_FPGA_BUS/wb_clk_2x|   0.000|
BUS_AD_PAD<13>|         3.404(R)|      SLOW  |         1.418(R)|      FAST  |u_Aurora_FPGA_BUS/wb_clk_2x|   0.000|
BUS_AD_PAD<14>|         3.406(R)|      SLOW  |         1.420(R)|      FAST  |u_Aurora_FPGA_BUS/wb_clk_2x|   0.000|
BUS_AD_PAD<15>|         3.406(R)|      SLOW  |         1.420(R)|      FAST  |u_Aurora_FPGA_BUS/wb_clk_2x|   0.000|
BUS_AD_PAD<16>|         3.404(R)|      SLOW  |         1.418(R)|      FAST  |u_Aurora_FPGA_BUS/wb_clk_2x|   0.000|
BUS_AD_PAD<17>|         3.404(R)|      SLOW  |         1.418(R)|      FAST  |u_Aurora_FPGA_BUS/wb_clk_2x|   0.000|
BUS_AD_PAD<18>|         3.402(R)|      SLOW  |         1.416(R)|      FAST  |u_Aurora_FPGA_BUS/wb_clk_2x|   0.000|
BUS_AD_PAD<19>|         3.402(R)|      SLOW  |         1.416(R)|      FAST  |u_Aurora_FPGA_BUS/wb_clk_2x|   0.000|
BUS_AD_PAD<20>|         3.400(R)|      SLOW  |         1.414(R)|      FAST  |u_Aurora_FPGA_BUS/wb_clk_2x|   0.000|
BUS_AD_PAD<21>|         3.400(R)|      SLOW  |         1.414(R)|      FAST  |u_Aurora_FPGA_BUS/wb_clk_2x|   0.000|
BUS_AD_PAD<22>|         3.396(R)|      SLOW  |         1.410(R)|      FAST  |u_Aurora_FPGA_BUS/wb_clk_2x|   0.000|
BUS_AD_PAD<23>|         3.396(R)|      SLOW  |         1.410(R)|      FAST  |u_Aurora_FPGA_BUS/wb_clk_2x|   0.000|
BUS_AD_PAD<24>|         3.391(R)|      SLOW  |         1.405(R)|      FAST  |u_Aurora_FPGA_BUS/wb_clk_2x|   0.000|
BUS_AD_PAD<25>|         3.391(R)|      SLOW  |         1.405(R)|      FAST  |u_Aurora_FPGA_BUS/wb_clk_2x|   0.000|
BUS_AD_PAD<26>|         3.398(R)|      SLOW  |         1.412(R)|      FAST  |u_Aurora_FPGA_BUS/wb_clk_2x|   0.000|
BUS_AD_PAD<27>|         3.398(R)|      SLOW  |         1.412(R)|      FAST  |u_Aurora_FPGA_BUS/wb_clk_2x|   0.000|
BUS_AD_PAD<28>|         3.403(R)|      SLOW  |         1.417(R)|      FAST  |u_Aurora_FPGA_BUS/wb_clk_2x|   0.000|
BUS_AD_PAD<29>|         3.403(R)|      SLOW  |         1.417(R)|      FAST  |u_Aurora_FPGA_BUS/wb_clk_2x|   0.000|
BUS_AD_PAD<30>|         3.428(R)|      SLOW  |         1.442(R)|      FAST  |u_Aurora_FPGA_BUS/wb_clk_2x|   0.000|
BUS_AD_PAD<31>|         3.428(R)|      SLOW  |         1.442(R)|      FAST  |u_Aurora_FPGA_BUS/wb_clk_2x|   0.000|
BUS_M_RDY     |         3.409(R)|      SLOW  |         1.531(R)|      FAST  |u_Aurora_FPGA_BUS/wb_clk_2x|   0.000|
BUS_STB_PAD   |         3.412(R)|      SLOW  |         1.534(R)|      FAST  |u_Aurora_FPGA_BUS/wb_clk_2x|   0.000|
BUS_WE_PAD    |         3.415(R)|      SLOW  |         1.537(R)|      FAST  |u_Aurora_FPGA_BUS/wb_clk_2x|   0.000|
--------------+-----------------+------------+-----------------+------------+---------------------------+--------+

Clock to Setup on destination clock WB_CLK_2x_PAD
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
WB_CLK_2x_PAD  |   10.882|    6.941|         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 51  Score: 9061  (Setup/Max: 7049, Hold: 0, Component Switching Limit: 2012)

Constraints cover 96071 paths, 0 nets, and 37901 connections

Design statistics:
   Minimum period:  13.882ns{1}   (Maximum frequency:  72.036MHz)
   Maximum path delay from/to any node:   4.115ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Feb 09 09:35:20 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 281 MB



