<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>i40e_register.h source code [dpdk_18.05/drivers/net/i40e/base/i40e_register.h] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'dpdk_18.05/drivers/net/i40e/base/i40e_register.h'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>dpdk_18.05</a>/<a href='../../..'>drivers</a>/<a href='../..'>net</a>/<a href='..'>i40e</a>/<a href='./'>base</a>/<a href='i40e_register.h.html'>i40e_register.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*******************************************************************************</i></td></tr>
<tr><th id="2">2</th><td><i></i></td></tr>
<tr><th id="3">3</th><td><i>Copyright (c) 2013 - 2015, Intel Corporation</i></td></tr>
<tr><th id="4">4</th><td><i>All rights reserved.</i></td></tr>
<tr><th id="5">5</th><td><i></i></td></tr>
<tr><th id="6">6</th><td><i>Redistribution and use in source and binary forms, with or without</i></td></tr>
<tr><th id="7">7</th><td><i>modification, are permitted provided that the following conditions are met:</i></td></tr>
<tr><th id="8">8</th><td><i></i></td></tr>
<tr><th id="9">9</th><td><i> 1. Redistributions of source code must retain the above copyright notice,</i></td></tr>
<tr><th id="10">10</th><td><i>    this list of conditions and the following disclaimer.</i></td></tr>
<tr><th id="11">11</th><td><i></i></td></tr>
<tr><th id="12">12</th><td><i> 2. Redistributions in binary form must reproduce the above copyright</i></td></tr>
<tr><th id="13">13</th><td><i>    notice, this list of conditions and the following disclaimer in the</i></td></tr>
<tr><th id="14">14</th><td><i>    documentation and/or other materials provided with the distribution.</i></td></tr>
<tr><th id="15">15</th><td><i></i></td></tr>
<tr><th id="16">16</th><td><i> 3. Neither the name of the Intel Corporation nor the names of its</i></td></tr>
<tr><th id="17">17</th><td><i>    contributors may be used to endorse or promote products derived from</i></td></tr>
<tr><th id="18">18</th><td><i>    this software without specific prior written permission.</i></td></tr>
<tr><th id="19">19</th><td><i></i></td></tr>
<tr><th id="20">20</th><td><i>THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"</i></td></tr>
<tr><th id="21">21</th><td><i>AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE</i></td></tr>
<tr><th id="22">22</th><td><i>IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE</i></td></tr>
<tr><th id="23">23</th><td><i>ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE</i></td></tr>
<tr><th id="24">24</th><td><i>LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR</i></td></tr>
<tr><th id="25">25</th><td><i>CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF</i></td></tr>
<tr><th id="26">26</th><td><i>SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS</i></td></tr>
<tr><th id="27">27</th><td><i>INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN</i></td></tr>
<tr><th id="28">28</th><td><i>CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)</i></td></tr>
<tr><th id="29">29</th><td><i>ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE</i></td></tr>
<tr><th id="30">30</th><td><i>POSSIBILITY OF SUCH DAMAGE.</i></td></tr>
<tr><th id="31">31</th><td><i></i></td></tr>
<tr><th id="32">32</th><td><i>***************************************************************************/</i></td></tr>
<tr><th id="33">33</th><td></td></tr>
<tr><th id="34">34</th><td><u>#<span data-ppcond="34">ifndef</span> <span class="macro" data-ref="_M/_I40E_REGISTER_H_">_I40E_REGISTER_H_</span></u></td></tr>
<tr><th id="35">35</th><td><u>#define <dfn class="macro" id="_M/_I40E_REGISTER_H_" data-ref="_M/_I40E_REGISTER_H_">_I40E_REGISTER_H_</dfn></u></td></tr>
<tr><th id="36">36</th><td></td></tr>
<tr><th id="37">37</th><td></td></tr>
<tr><th id="38">38</th><td><u>#<span data-ppcond="38">ifdef</span> <span class="macro" data-ref="_M/PF_DRIVER">PF_DRIVER</span></u></td></tr>
<tr><th id="39">39</th><td><u>#define <dfn class="macro" id="_M/I40E_GL_ARQBAH" data-ref="_M/I40E_GL_ARQBAH">I40E_GL_ARQBAH</dfn>              0x000801C0 /* Reset: EMPR */</u></td></tr>
<tr><th id="40">40</th><td><u>#define <dfn class="macro" id="_M/I40E_GL_ARQBAH_ARQBAH_SHIFT" data-ref="_M/I40E_GL_ARQBAH_ARQBAH_SHIFT">I40E_GL_ARQBAH_ARQBAH_SHIFT</dfn> 0</u></td></tr>
<tr><th id="41">41</th><td><u>#define <dfn class="macro" id="_M/I40E_GL_ARQBAH_ARQBAH_MASK" data-ref="_M/I40E_GL_ARQBAH_ARQBAH_MASK">I40E_GL_ARQBAH_ARQBAH_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_GL_ARQBAH_ARQBAH_SHIFT)</u></td></tr>
<tr><th id="42">42</th><td><u>#define <dfn class="macro" id="_M/I40E_GL_ARQBAL" data-ref="_M/I40E_GL_ARQBAL">I40E_GL_ARQBAL</dfn>              0x000800C0 /* Reset: EMPR */</u></td></tr>
<tr><th id="43">43</th><td><u>#define <dfn class="macro" id="_M/I40E_GL_ARQBAL_ARQBAL_SHIFT" data-ref="_M/I40E_GL_ARQBAL_ARQBAL_SHIFT">I40E_GL_ARQBAL_ARQBAL_SHIFT</dfn> 0</u></td></tr>
<tr><th id="44">44</th><td><u>#define <dfn class="macro" id="_M/I40E_GL_ARQBAL_ARQBAL_MASK" data-ref="_M/I40E_GL_ARQBAL_ARQBAL_MASK">I40E_GL_ARQBAL_ARQBAL_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_GL_ARQBAL_ARQBAL_SHIFT)</u></td></tr>
<tr><th id="45">45</th><td><u>#define <dfn class="macro" id="_M/I40E_GL_ARQH" data-ref="_M/I40E_GL_ARQH">I40E_GL_ARQH</dfn>            0x000803C0 /* Reset: EMPR */</u></td></tr>
<tr><th id="46">46</th><td><u>#define <dfn class="macro" id="_M/I40E_GL_ARQH_ARQH_SHIFT" data-ref="_M/I40E_GL_ARQH_ARQH_SHIFT">I40E_GL_ARQH_ARQH_SHIFT</dfn> 0</u></td></tr>
<tr><th id="47">47</th><td><u>#define <dfn class="macro" id="_M/I40E_GL_ARQH_ARQH_MASK" data-ref="_M/I40E_GL_ARQH_ARQH_MASK">I40E_GL_ARQH_ARQH_MASK</dfn>  I40E_MASK(0x3FF, I40E_GL_ARQH_ARQH_SHIFT)</u></td></tr>
<tr><th id="48">48</th><td><u>#define <dfn class="macro" id="_M/I40E_GL_ARQT" data-ref="_M/I40E_GL_ARQT">I40E_GL_ARQT</dfn>            0x000804C0 /* Reset: EMPR */</u></td></tr>
<tr><th id="49">49</th><td><u>#define <dfn class="macro" id="_M/I40E_GL_ARQT_ARQT_SHIFT" data-ref="_M/I40E_GL_ARQT_ARQT_SHIFT">I40E_GL_ARQT_ARQT_SHIFT</dfn> 0</u></td></tr>
<tr><th id="50">50</th><td><u>#define <dfn class="macro" id="_M/I40E_GL_ARQT_ARQT_MASK" data-ref="_M/I40E_GL_ARQT_ARQT_MASK">I40E_GL_ARQT_ARQT_MASK</dfn>  I40E_MASK(0x3FF, I40E_GL_ARQT_ARQT_SHIFT)</u></td></tr>
<tr><th id="51">51</th><td><u>#define <dfn class="macro" id="_M/I40E_GL_ATQBAH" data-ref="_M/I40E_GL_ATQBAH">I40E_GL_ATQBAH</dfn>              0x00080140 /* Reset: EMPR */</u></td></tr>
<tr><th id="52">52</th><td><u>#define <dfn class="macro" id="_M/I40E_GL_ATQBAH_ATQBAH_SHIFT" data-ref="_M/I40E_GL_ATQBAH_ATQBAH_SHIFT">I40E_GL_ATQBAH_ATQBAH_SHIFT</dfn> 0</u></td></tr>
<tr><th id="53">53</th><td><u>#define <dfn class="macro" id="_M/I40E_GL_ATQBAH_ATQBAH_MASK" data-ref="_M/I40E_GL_ATQBAH_ATQBAH_MASK">I40E_GL_ATQBAH_ATQBAH_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_GL_ATQBAH_ATQBAH_SHIFT)</u></td></tr>
<tr><th id="54">54</th><td><u>#define <dfn class="macro" id="_M/I40E_GL_ATQBAL" data-ref="_M/I40E_GL_ATQBAL">I40E_GL_ATQBAL</dfn>              0x00080040 /* Reset: EMPR */</u></td></tr>
<tr><th id="55">55</th><td><u>#define <dfn class="macro" id="_M/I40E_GL_ATQBAL_ATQBAL_SHIFT" data-ref="_M/I40E_GL_ATQBAL_ATQBAL_SHIFT">I40E_GL_ATQBAL_ATQBAL_SHIFT</dfn> 0</u></td></tr>
<tr><th id="56">56</th><td><u>#define <dfn class="macro" id="_M/I40E_GL_ATQBAL_ATQBAL_MASK" data-ref="_M/I40E_GL_ATQBAL_ATQBAL_MASK">I40E_GL_ATQBAL_ATQBAL_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_GL_ATQBAL_ATQBAL_SHIFT)</u></td></tr>
<tr><th id="57">57</th><td><u>#define <dfn class="macro" id="_M/I40E_GL_ATQH" data-ref="_M/I40E_GL_ATQH">I40E_GL_ATQH</dfn>            0x00080340 /* Reset: EMPR */</u></td></tr>
<tr><th id="58">58</th><td><u>#define <dfn class="macro" id="_M/I40E_GL_ATQH_ATQH_SHIFT" data-ref="_M/I40E_GL_ATQH_ATQH_SHIFT">I40E_GL_ATQH_ATQH_SHIFT</dfn> 0</u></td></tr>
<tr><th id="59">59</th><td><u>#define <dfn class="macro" id="_M/I40E_GL_ATQH_ATQH_MASK" data-ref="_M/I40E_GL_ATQH_ATQH_MASK">I40E_GL_ATQH_ATQH_MASK</dfn>  I40E_MASK(0x3FF, I40E_GL_ATQH_ATQH_SHIFT)</u></td></tr>
<tr><th id="60">60</th><td><u>#define <dfn class="macro" id="_M/I40E_GL_ATQLEN" data-ref="_M/I40E_GL_ATQLEN">I40E_GL_ATQLEN</dfn>                 0x00080240 /* Reset: EMPR */</u></td></tr>
<tr><th id="61">61</th><td><u>#define <dfn class="macro" id="_M/I40E_GL_ATQLEN_ATQLEN_SHIFT" data-ref="_M/I40E_GL_ATQLEN_ATQLEN_SHIFT">I40E_GL_ATQLEN_ATQLEN_SHIFT</dfn>    0</u></td></tr>
<tr><th id="62">62</th><td><u>#define <dfn class="macro" id="_M/I40E_GL_ATQLEN_ATQLEN_MASK" data-ref="_M/I40E_GL_ATQLEN_ATQLEN_MASK">I40E_GL_ATQLEN_ATQLEN_MASK</dfn>     I40E_MASK(0x3FF, I40E_GL_ATQLEN_ATQLEN_SHIFT)</u></td></tr>
<tr><th id="63">63</th><td><u>#define <dfn class="macro" id="_M/I40E_GL_ATQLEN_ATQVFE_SHIFT" data-ref="_M/I40E_GL_ATQLEN_ATQVFE_SHIFT">I40E_GL_ATQLEN_ATQVFE_SHIFT</dfn>    28</u></td></tr>
<tr><th id="64">64</th><td><u>#define <dfn class="macro" id="_M/I40E_GL_ATQLEN_ATQVFE_MASK" data-ref="_M/I40E_GL_ATQLEN_ATQVFE_MASK">I40E_GL_ATQLEN_ATQVFE_MASK</dfn>     I40E_MASK(0x1, I40E_GL_ATQLEN_ATQVFE_SHIFT)</u></td></tr>
<tr><th id="65">65</th><td><u>#define <dfn class="macro" id="_M/I40E_GL_ATQLEN_ATQOVFL_SHIFT" data-ref="_M/I40E_GL_ATQLEN_ATQOVFL_SHIFT">I40E_GL_ATQLEN_ATQOVFL_SHIFT</dfn>   29</u></td></tr>
<tr><th id="66">66</th><td><u>#define <dfn class="macro" id="_M/I40E_GL_ATQLEN_ATQOVFL_MASK" data-ref="_M/I40E_GL_ATQLEN_ATQOVFL_MASK">I40E_GL_ATQLEN_ATQOVFL_MASK</dfn>    I40E_MASK(0x1, I40E_GL_ATQLEN_ATQOVFL_SHIFT)</u></td></tr>
<tr><th id="67">67</th><td><u>#define <dfn class="macro" id="_M/I40E_GL_ATQLEN_ATQCRIT_SHIFT" data-ref="_M/I40E_GL_ATQLEN_ATQCRIT_SHIFT">I40E_GL_ATQLEN_ATQCRIT_SHIFT</dfn>   30</u></td></tr>
<tr><th id="68">68</th><td><u>#define <dfn class="macro" id="_M/I40E_GL_ATQLEN_ATQCRIT_MASK" data-ref="_M/I40E_GL_ATQLEN_ATQCRIT_MASK">I40E_GL_ATQLEN_ATQCRIT_MASK</dfn>    I40E_MASK(0x1, I40E_GL_ATQLEN_ATQCRIT_SHIFT)</u></td></tr>
<tr><th id="69">69</th><td><u>#define <dfn class="macro" id="_M/I40E_GL_ATQLEN_ATQENABLE_SHIFT" data-ref="_M/I40E_GL_ATQLEN_ATQENABLE_SHIFT">I40E_GL_ATQLEN_ATQENABLE_SHIFT</dfn> 31</u></td></tr>
<tr><th id="70">70</th><td><u>#define <dfn class="macro" id="_M/I40E_GL_ATQLEN_ATQENABLE_MASK" data-ref="_M/I40E_GL_ATQLEN_ATQENABLE_MASK">I40E_GL_ATQLEN_ATQENABLE_MASK</dfn>  I40E_MASK(0x1, I40E_GL_ATQLEN_ATQENABLE_SHIFT)</u></td></tr>
<tr><th id="71">71</th><td><u>#define <dfn class="macro" id="_M/I40E_GL_ATQT" data-ref="_M/I40E_GL_ATQT">I40E_GL_ATQT</dfn>            0x00080440 /* Reset: EMPR */</u></td></tr>
<tr><th id="72">72</th><td><u>#define <dfn class="macro" id="_M/I40E_GL_ATQT_ATQT_SHIFT" data-ref="_M/I40E_GL_ATQT_ATQT_SHIFT">I40E_GL_ATQT_ATQT_SHIFT</dfn> 0</u></td></tr>
<tr><th id="73">73</th><td><u>#define <dfn class="macro" id="_M/I40E_GL_ATQT_ATQT_MASK" data-ref="_M/I40E_GL_ATQT_ATQT_MASK">I40E_GL_ATQT_ATQT_MASK</dfn>  I40E_MASK(0x3FF, I40E_GL_ATQT_ATQT_SHIFT)</u></td></tr>
<tr><th id="74">74</th><td><u>#define <dfn class="macro" id="_M/I40E_PF_ARQBAH" data-ref="_M/I40E_PF_ARQBAH">I40E_PF_ARQBAH</dfn>              0x00080180 /* Reset: EMPR */</u></td></tr>
<tr><th id="75">75</th><td><u>#define <dfn class="macro" id="_M/I40E_PF_ARQBAH_ARQBAH_SHIFT" data-ref="_M/I40E_PF_ARQBAH_ARQBAH_SHIFT">I40E_PF_ARQBAH_ARQBAH_SHIFT</dfn> 0</u></td></tr>
<tr><th id="76">76</th><td><u>#define <dfn class="macro" id="_M/I40E_PF_ARQBAH_ARQBAH_MASK" data-ref="_M/I40E_PF_ARQBAH_ARQBAH_MASK">I40E_PF_ARQBAH_ARQBAH_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_PF_ARQBAH_ARQBAH_SHIFT)</u></td></tr>
<tr><th id="77">77</th><td><u>#define <dfn class="macro" id="_M/I40E_PF_ARQBAL" data-ref="_M/I40E_PF_ARQBAL">I40E_PF_ARQBAL</dfn>              0x00080080 /* Reset: EMPR */</u></td></tr>
<tr><th id="78">78</th><td><u>#define <dfn class="macro" id="_M/I40E_PF_ARQBAL_ARQBAL_SHIFT" data-ref="_M/I40E_PF_ARQBAL_ARQBAL_SHIFT">I40E_PF_ARQBAL_ARQBAL_SHIFT</dfn> 0</u></td></tr>
<tr><th id="79">79</th><td><u>#define <dfn class="macro" id="_M/I40E_PF_ARQBAL_ARQBAL_MASK" data-ref="_M/I40E_PF_ARQBAL_ARQBAL_MASK">I40E_PF_ARQBAL_ARQBAL_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_PF_ARQBAL_ARQBAL_SHIFT)</u></td></tr>
<tr><th id="80">80</th><td><u>#define <dfn class="macro" id="_M/I40E_PF_ARQH" data-ref="_M/I40E_PF_ARQH">I40E_PF_ARQH</dfn>            0x00080380 /* Reset: EMPR */</u></td></tr>
<tr><th id="81">81</th><td><u>#define <dfn class="macro" id="_M/I40E_PF_ARQH_ARQH_SHIFT" data-ref="_M/I40E_PF_ARQH_ARQH_SHIFT">I40E_PF_ARQH_ARQH_SHIFT</dfn> 0</u></td></tr>
<tr><th id="82">82</th><td><u>#define <dfn class="macro" id="_M/I40E_PF_ARQH_ARQH_MASK" data-ref="_M/I40E_PF_ARQH_ARQH_MASK">I40E_PF_ARQH_ARQH_MASK</dfn>  I40E_MASK(0x3FF, I40E_PF_ARQH_ARQH_SHIFT)</u></td></tr>
<tr><th id="83">83</th><td><u>#define <dfn class="macro" id="_M/I40E_PF_ARQLEN" data-ref="_M/I40E_PF_ARQLEN">I40E_PF_ARQLEN</dfn>                 0x00080280 /* Reset: EMPR */</u></td></tr>
<tr><th id="84">84</th><td><u>#define <dfn class="macro" id="_M/I40E_PF_ARQLEN_ARQLEN_SHIFT" data-ref="_M/I40E_PF_ARQLEN_ARQLEN_SHIFT">I40E_PF_ARQLEN_ARQLEN_SHIFT</dfn>    0</u></td></tr>
<tr><th id="85">85</th><td><u>#define <dfn class="macro" id="_M/I40E_PF_ARQLEN_ARQLEN_MASK" data-ref="_M/I40E_PF_ARQLEN_ARQLEN_MASK">I40E_PF_ARQLEN_ARQLEN_MASK</dfn>     I40E_MASK(0x3FF, I40E_PF_ARQLEN_ARQLEN_SHIFT)</u></td></tr>
<tr><th id="86">86</th><td><u>#define <dfn class="macro" id="_M/I40E_PF_ARQLEN_ARQVFE_SHIFT" data-ref="_M/I40E_PF_ARQLEN_ARQVFE_SHIFT">I40E_PF_ARQLEN_ARQVFE_SHIFT</dfn>    28</u></td></tr>
<tr><th id="87">87</th><td><u>#define <dfn class="macro" id="_M/I40E_PF_ARQLEN_ARQVFE_MASK" data-ref="_M/I40E_PF_ARQLEN_ARQVFE_MASK">I40E_PF_ARQLEN_ARQVFE_MASK</dfn>     I40E_MASK(0x1, I40E_PF_ARQLEN_ARQVFE_SHIFT)</u></td></tr>
<tr><th id="88">88</th><td><u>#define <dfn class="macro" id="_M/I40E_PF_ARQLEN_ARQOVFL_SHIFT" data-ref="_M/I40E_PF_ARQLEN_ARQOVFL_SHIFT">I40E_PF_ARQLEN_ARQOVFL_SHIFT</dfn>   29</u></td></tr>
<tr><th id="89">89</th><td><u>#define <dfn class="macro" id="_M/I40E_PF_ARQLEN_ARQOVFL_MASK" data-ref="_M/I40E_PF_ARQLEN_ARQOVFL_MASK">I40E_PF_ARQLEN_ARQOVFL_MASK</dfn>    I40E_MASK(0x1, I40E_PF_ARQLEN_ARQOVFL_SHIFT)</u></td></tr>
<tr><th id="90">90</th><td><u>#define <dfn class="macro" id="_M/I40E_PF_ARQLEN_ARQCRIT_SHIFT" data-ref="_M/I40E_PF_ARQLEN_ARQCRIT_SHIFT">I40E_PF_ARQLEN_ARQCRIT_SHIFT</dfn>   30</u></td></tr>
<tr><th id="91">91</th><td><u>#define <dfn class="macro" id="_M/I40E_PF_ARQLEN_ARQCRIT_MASK" data-ref="_M/I40E_PF_ARQLEN_ARQCRIT_MASK">I40E_PF_ARQLEN_ARQCRIT_MASK</dfn>    I40E_MASK(0x1, I40E_PF_ARQLEN_ARQCRIT_SHIFT)</u></td></tr>
<tr><th id="92">92</th><td><u>#define <dfn class="macro" id="_M/I40E_PF_ARQLEN_ARQENABLE_SHIFT" data-ref="_M/I40E_PF_ARQLEN_ARQENABLE_SHIFT">I40E_PF_ARQLEN_ARQENABLE_SHIFT</dfn> 31</u></td></tr>
<tr><th id="93">93</th><td><u>#define <dfn class="macro" id="_M/I40E_PF_ARQLEN_ARQENABLE_MASK" data-ref="_M/I40E_PF_ARQLEN_ARQENABLE_MASK">I40E_PF_ARQLEN_ARQENABLE_MASK</dfn>  I40E_MASK(0x1u, I40E_PF_ARQLEN_ARQENABLE_SHIFT)</u></td></tr>
<tr><th id="94">94</th><td><u>#define <dfn class="macro" id="_M/I40E_PF_ARQT" data-ref="_M/I40E_PF_ARQT">I40E_PF_ARQT</dfn>            0x00080480 /* Reset: EMPR */</u></td></tr>
<tr><th id="95">95</th><td><u>#define <dfn class="macro" id="_M/I40E_PF_ARQT_ARQT_SHIFT" data-ref="_M/I40E_PF_ARQT_ARQT_SHIFT">I40E_PF_ARQT_ARQT_SHIFT</dfn> 0</u></td></tr>
<tr><th id="96">96</th><td><u>#define <dfn class="macro" id="_M/I40E_PF_ARQT_ARQT_MASK" data-ref="_M/I40E_PF_ARQT_ARQT_MASK">I40E_PF_ARQT_ARQT_MASK</dfn>  I40E_MASK(0x3FF, I40E_PF_ARQT_ARQT_SHIFT)</u></td></tr>
<tr><th id="97">97</th><td><u>#define <dfn class="macro" id="_M/I40E_PF_ATQBAH" data-ref="_M/I40E_PF_ATQBAH">I40E_PF_ATQBAH</dfn>              0x00080100 /* Reset: EMPR */</u></td></tr>
<tr><th id="98">98</th><td><u>#define <dfn class="macro" id="_M/I40E_PF_ATQBAH_ATQBAH_SHIFT" data-ref="_M/I40E_PF_ATQBAH_ATQBAH_SHIFT">I40E_PF_ATQBAH_ATQBAH_SHIFT</dfn> 0</u></td></tr>
<tr><th id="99">99</th><td><u>#define <dfn class="macro" id="_M/I40E_PF_ATQBAH_ATQBAH_MASK" data-ref="_M/I40E_PF_ATQBAH_ATQBAH_MASK">I40E_PF_ATQBAH_ATQBAH_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_PF_ATQBAH_ATQBAH_SHIFT)</u></td></tr>
<tr><th id="100">100</th><td><u>#define <dfn class="macro" id="_M/I40E_PF_ATQBAL" data-ref="_M/I40E_PF_ATQBAL">I40E_PF_ATQBAL</dfn>              0x00080000 /* Reset: EMPR */</u></td></tr>
<tr><th id="101">101</th><td><u>#define <dfn class="macro" id="_M/I40E_PF_ATQBAL_ATQBAL_SHIFT" data-ref="_M/I40E_PF_ATQBAL_ATQBAL_SHIFT">I40E_PF_ATQBAL_ATQBAL_SHIFT</dfn> 0</u></td></tr>
<tr><th id="102">102</th><td><u>#define <dfn class="macro" id="_M/I40E_PF_ATQBAL_ATQBAL_MASK" data-ref="_M/I40E_PF_ATQBAL_ATQBAL_MASK">I40E_PF_ATQBAL_ATQBAL_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_PF_ATQBAL_ATQBAL_SHIFT)</u></td></tr>
<tr><th id="103">103</th><td><u>#define <dfn class="macro" id="_M/I40E_PF_ATQH" data-ref="_M/I40E_PF_ATQH">I40E_PF_ATQH</dfn>            0x00080300 /* Reset: EMPR */</u></td></tr>
<tr><th id="104">104</th><td><u>#define <dfn class="macro" id="_M/I40E_PF_ATQH_ATQH_SHIFT" data-ref="_M/I40E_PF_ATQH_ATQH_SHIFT">I40E_PF_ATQH_ATQH_SHIFT</dfn> 0</u></td></tr>
<tr><th id="105">105</th><td><u>#define <dfn class="macro" id="_M/I40E_PF_ATQH_ATQH_MASK" data-ref="_M/I40E_PF_ATQH_ATQH_MASK">I40E_PF_ATQH_ATQH_MASK</dfn>  I40E_MASK(0x3FF, I40E_PF_ATQH_ATQH_SHIFT)</u></td></tr>
<tr><th id="106">106</th><td><u>#define <dfn class="macro" id="_M/I40E_PF_ATQLEN" data-ref="_M/I40E_PF_ATQLEN">I40E_PF_ATQLEN</dfn>                 0x00080200 /* Reset: EMPR */</u></td></tr>
<tr><th id="107">107</th><td><u>#define <dfn class="macro" id="_M/I40E_PF_ATQLEN_ATQLEN_SHIFT" data-ref="_M/I40E_PF_ATQLEN_ATQLEN_SHIFT">I40E_PF_ATQLEN_ATQLEN_SHIFT</dfn>    0</u></td></tr>
<tr><th id="108">108</th><td><u>#define <dfn class="macro" id="_M/I40E_PF_ATQLEN_ATQLEN_MASK" data-ref="_M/I40E_PF_ATQLEN_ATQLEN_MASK">I40E_PF_ATQLEN_ATQLEN_MASK</dfn>     I40E_MASK(0x3FF, I40E_PF_ATQLEN_ATQLEN_SHIFT)</u></td></tr>
<tr><th id="109">109</th><td><u>#define <dfn class="macro" id="_M/I40E_PF_ATQLEN_ATQVFE_SHIFT" data-ref="_M/I40E_PF_ATQLEN_ATQVFE_SHIFT">I40E_PF_ATQLEN_ATQVFE_SHIFT</dfn>    28</u></td></tr>
<tr><th id="110">110</th><td><u>#define <dfn class="macro" id="_M/I40E_PF_ATQLEN_ATQVFE_MASK" data-ref="_M/I40E_PF_ATQLEN_ATQVFE_MASK">I40E_PF_ATQLEN_ATQVFE_MASK</dfn>     I40E_MASK(0x1, I40E_PF_ATQLEN_ATQVFE_SHIFT)</u></td></tr>
<tr><th id="111">111</th><td><u>#define <dfn class="macro" id="_M/I40E_PF_ATQLEN_ATQOVFL_SHIFT" data-ref="_M/I40E_PF_ATQLEN_ATQOVFL_SHIFT">I40E_PF_ATQLEN_ATQOVFL_SHIFT</dfn>   29</u></td></tr>
<tr><th id="112">112</th><td><u>#define <dfn class="macro" id="_M/I40E_PF_ATQLEN_ATQOVFL_MASK" data-ref="_M/I40E_PF_ATQLEN_ATQOVFL_MASK">I40E_PF_ATQLEN_ATQOVFL_MASK</dfn>    I40E_MASK(0x1, I40E_PF_ATQLEN_ATQOVFL_SHIFT)</u></td></tr>
<tr><th id="113">113</th><td><u>#define <dfn class="macro" id="_M/I40E_PF_ATQLEN_ATQCRIT_SHIFT" data-ref="_M/I40E_PF_ATQLEN_ATQCRIT_SHIFT">I40E_PF_ATQLEN_ATQCRIT_SHIFT</dfn>   30</u></td></tr>
<tr><th id="114">114</th><td><u>#define <dfn class="macro" id="_M/I40E_PF_ATQLEN_ATQCRIT_MASK" data-ref="_M/I40E_PF_ATQLEN_ATQCRIT_MASK">I40E_PF_ATQLEN_ATQCRIT_MASK</dfn>    I40E_MASK(0x1, I40E_PF_ATQLEN_ATQCRIT_SHIFT)</u></td></tr>
<tr><th id="115">115</th><td><u>#define <dfn class="macro" id="_M/I40E_PF_ATQLEN_ATQENABLE_SHIFT" data-ref="_M/I40E_PF_ATQLEN_ATQENABLE_SHIFT">I40E_PF_ATQLEN_ATQENABLE_SHIFT</dfn> 31</u></td></tr>
<tr><th id="116">116</th><td><u>#define <dfn class="macro" id="_M/I40E_PF_ATQLEN_ATQENABLE_MASK" data-ref="_M/I40E_PF_ATQLEN_ATQENABLE_MASK">I40E_PF_ATQLEN_ATQENABLE_MASK</dfn>  I40E_MASK(0x1u, I40E_PF_ATQLEN_ATQENABLE_SHIFT)</u></td></tr>
<tr><th id="117">117</th><td><u>#define <dfn class="macro" id="_M/I40E_PF_ATQT" data-ref="_M/I40E_PF_ATQT">I40E_PF_ATQT</dfn>            0x00080400 /* Reset: EMPR */</u></td></tr>
<tr><th id="118">118</th><td><u>#define <dfn class="macro" id="_M/I40E_PF_ATQT_ATQT_SHIFT" data-ref="_M/I40E_PF_ATQT_ATQT_SHIFT">I40E_PF_ATQT_ATQT_SHIFT</dfn> 0</u></td></tr>
<tr><th id="119">119</th><td><u>#define <dfn class="macro" id="_M/I40E_PF_ATQT_ATQT_MASK" data-ref="_M/I40E_PF_ATQT_ATQT_MASK">I40E_PF_ATQT_ATQT_MASK</dfn>  I40E_MASK(0x3FF, I40E_PF_ATQT_ATQT_SHIFT)</u></td></tr>
<tr><th id="120">120</th><td><u>#define <dfn class="macro" id="_M/I40E_VF_ARQBAH" data-ref="_M/I40E_VF_ARQBAH">I40E_VF_ARQBAH</dfn>(_VF)         (0x00081400 + ((_VF) * 4)) /* _i=0...127 */ /* Reset: EMPR */</u></td></tr>
<tr><th id="121">121</th><td><u>#define <dfn class="macro" id="_M/I40E_VF_ARQBAH_MAX_INDEX" data-ref="_M/I40E_VF_ARQBAH_MAX_INDEX">I40E_VF_ARQBAH_MAX_INDEX</dfn>    127</u></td></tr>
<tr><th id="122">122</th><td><u>#define <dfn class="macro" id="_M/I40E_VF_ARQBAH_ARQBAH_SHIFT" data-ref="_M/I40E_VF_ARQBAH_ARQBAH_SHIFT">I40E_VF_ARQBAH_ARQBAH_SHIFT</dfn> 0</u></td></tr>
<tr><th id="123">123</th><td><u>#define <dfn class="macro" id="_M/I40E_VF_ARQBAH_ARQBAH_MASK" data-ref="_M/I40E_VF_ARQBAH_ARQBAH_MASK">I40E_VF_ARQBAH_ARQBAH_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_VF_ARQBAH_ARQBAH_SHIFT)</u></td></tr>
<tr><th id="124">124</th><td><u>#define <dfn class="macro" id="_M/I40E_VF_ARQBAL" data-ref="_M/I40E_VF_ARQBAL">I40E_VF_ARQBAL</dfn>(_VF)         (0x00080C00 + ((_VF) * 4)) /* _i=0...127 */ /* Reset: EMPR */</u></td></tr>
<tr><th id="125">125</th><td><u>#define <dfn class="macro" id="_M/I40E_VF_ARQBAL_MAX_INDEX" data-ref="_M/I40E_VF_ARQBAL_MAX_INDEX">I40E_VF_ARQBAL_MAX_INDEX</dfn>    127</u></td></tr>
<tr><th id="126">126</th><td><u>#define <dfn class="macro" id="_M/I40E_VF_ARQBAL_ARQBAL_SHIFT" data-ref="_M/I40E_VF_ARQBAL_ARQBAL_SHIFT">I40E_VF_ARQBAL_ARQBAL_SHIFT</dfn> 0</u></td></tr>
<tr><th id="127">127</th><td><u>#define <dfn class="macro" id="_M/I40E_VF_ARQBAL_ARQBAL_MASK" data-ref="_M/I40E_VF_ARQBAL_ARQBAL_MASK">I40E_VF_ARQBAL_ARQBAL_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_VF_ARQBAL_ARQBAL_SHIFT)</u></td></tr>
<tr><th id="128">128</th><td><u>#define <dfn class="macro" id="_M/I40E_VF_ARQH" data-ref="_M/I40E_VF_ARQH">I40E_VF_ARQH</dfn>(_VF)       (0x00082400 + ((_VF) * 4)) /* _i=0...127 */ /* Reset: EMPR */</u></td></tr>
<tr><th id="129">129</th><td><u>#define <dfn class="macro" id="_M/I40E_VF_ARQH_MAX_INDEX" data-ref="_M/I40E_VF_ARQH_MAX_INDEX">I40E_VF_ARQH_MAX_INDEX</dfn>  127</u></td></tr>
<tr><th id="130">130</th><td><u>#define <dfn class="macro" id="_M/I40E_VF_ARQH_ARQH_SHIFT" data-ref="_M/I40E_VF_ARQH_ARQH_SHIFT">I40E_VF_ARQH_ARQH_SHIFT</dfn> 0</u></td></tr>
<tr><th id="131">131</th><td><u>#define <dfn class="macro" id="_M/I40E_VF_ARQH_ARQH_MASK" data-ref="_M/I40E_VF_ARQH_ARQH_MASK">I40E_VF_ARQH_ARQH_MASK</dfn>  I40E_MASK(0x3FF, I40E_VF_ARQH_ARQH_SHIFT)</u></td></tr>
<tr><th id="132">132</th><td><u>#define <dfn class="macro" id="_M/I40E_VF_ARQLEN" data-ref="_M/I40E_VF_ARQLEN">I40E_VF_ARQLEN</dfn>(_VF)            (0x00081C00 + ((_VF) * 4)) /* _i=0...127 */ /* Reset: EMPR */</u></td></tr>
<tr><th id="133">133</th><td><u>#define <dfn class="macro" id="_M/I40E_VF_ARQLEN_MAX_INDEX" data-ref="_M/I40E_VF_ARQLEN_MAX_INDEX">I40E_VF_ARQLEN_MAX_INDEX</dfn>       127</u></td></tr>
<tr><th id="134">134</th><td><u>#define <dfn class="macro" id="_M/I40E_VF_ARQLEN_ARQLEN_SHIFT" data-ref="_M/I40E_VF_ARQLEN_ARQLEN_SHIFT">I40E_VF_ARQLEN_ARQLEN_SHIFT</dfn>    0</u></td></tr>
<tr><th id="135">135</th><td><u>#define <dfn class="macro" id="_M/I40E_VF_ARQLEN_ARQLEN_MASK" data-ref="_M/I40E_VF_ARQLEN_ARQLEN_MASK">I40E_VF_ARQLEN_ARQLEN_MASK</dfn>     I40E_MASK(0x3FF, I40E_VF_ARQLEN_ARQLEN_SHIFT)</u></td></tr>
<tr><th id="136">136</th><td><u>#define <dfn class="macro" id="_M/I40E_VF_ARQLEN_ARQVFE_SHIFT" data-ref="_M/I40E_VF_ARQLEN_ARQVFE_SHIFT">I40E_VF_ARQLEN_ARQVFE_SHIFT</dfn>    28</u></td></tr>
<tr><th id="137">137</th><td><u>#define <dfn class="macro" id="_M/I40E_VF_ARQLEN_ARQVFE_MASK" data-ref="_M/I40E_VF_ARQLEN_ARQVFE_MASK">I40E_VF_ARQLEN_ARQVFE_MASK</dfn>     I40E_MASK(0x1, I40E_VF_ARQLEN_ARQVFE_SHIFT)</u></td></tr>
<tr><th id="138">138</th><td><u>#define <dfn class="macro" id="_M/I40E_VF_ARQLEN_ARQOVFL_SHIFT" data-ref="_M/I40E_VF_ARQLEN_ARQOVFL_SHIFT">I40E_VF_ARQLEN_ARQOVFL_SHIFT</dfn>   29</u></td></tr>
<tr><th id="139">139</th><td><u>#define <dfn class="macro" id="_M/I40E_VF_ARQLEN_ARQOVFL_MASK" data-ref="_M/I40E_VF_ARQLEN_ARQOVFL_MASK">I40E_VF_ARQLEN_ARQOVFL_MASK</dfn>    I40E_MASK(0x1, I40E_VF_ARQLEN_ARQOVFL_SHIFT)</u></td></tr>
<tr><th id="140">140</th><td><u>#define <dfn class="macro" id="_M/I40E_VF_ARQLEN_ARQCRIT_SHIFT" data-ref="_M/I40E_VF_ARQLEN_ARQCRIT_SHIFT">I40E_VF_ARQLEN_ARQCRIT_SHIFT</dfn>   30</u></td></tr>
<tr><th id="141">141</th><td><u>#define <dfn class="macro" id="_M/I40E_VF_ARQLEN_ARQCRIT_MASK" data-ref="_M/I40E_VF_ARQLEN_ARQCRIT_MASK">I40E_VF_ARQLEN_ARQCRIT_MASK</dfn>    I40E_MASK(0x1, I40E_VF_ARQLEN_ARQCRIT_SHIFT)</u></td></tr>
<tr><th id="142">142</th><td><u>#define <dfn class="macro" id="_M/I40E_VF_ARQLEN_ARQENABLE_SHIFT" data-ref="_M/I40E_VF_ARQLEN_ARQENABLE_SHIFT">I40E_VF_ARQLEN_ARQENABLE_SHIFT</dfn> 31</u></td></tr>
<tr><th id="143">143</th><td><u>#define <dfn class="macro" id="_M/I40E_VF_ARQLEN_ARQENABLE_MASK" data-ref="_M/I40E_VF_ARQLEN_ARQENABLE_MASK">I40E_VF_ARQLEN_ARQENABLE_MASK</dfn>  I40E_MASK(0x1u, I40E_VF_ARQLEN_ARQENABLE_SHIFT)</u></td></tr>
<tr><th id="144">144</th><td><u>#define <dfn class="macro" id="_M/I40E_VF_ARQT" data-ref="_M/I40E_VF_ARQT">I40E_VF_ARQT</dfn>(_VF)       (0x00082C00 + ((_VF) * 4)) /* _i=0...127 */ /* Reset: EMPR */</u></td></tr>
<tr><th id="145">145</th><td><u>#define <dfn class="macro" id="_M/I40E_VF_ARQT_MAX_INDEX" data-ref="_M/I40E_VF_ARQT_MAX_INDEX">I40E_VF_ARQT_MAX_INDEX</dfn>  127</u></td></tr>
<tr><th id="146">146</th><td><u>#define <dfn class="macro" id="_M/I40E_VF_ARQT_ARQT_SHIFT" data-ref="_M/I40E_VF_ARQT_ARQT_SHIFT">I40E_VF_ARQT_ARQT_SHIFT</dfn> 0</u></td></tr>
<tr><th id="147">147</th><td><u>#define <dfn class="macro" id="_M/I40E_VF_ARQT_ARQT_MASK" data-ref="_M/I40E_VF_ARQT_ARQT_MASK">I40E_VF_ARQT_ARQT_MASK</dfn>  I40E_MASK(0x3FF, I40E_VF_ARQT_ARQT_SHIFT)</u></td></tr>
<tr><th id="148">148</th><td><u>#define <dfn class="macro" id="_M/I40E_VF_ATQBAH" data-ref="_M/I40E_VF_ATQBAH">I40E_VF_ATQBAH</dfn>(_VF)         (0x00081000 + ((_VF) * 4)) /* _i=0...127 */ /* Reset: EMPR */</u></td></tr>
<tr><th id="149">149</th><td><u>#define <dfn class="macro" id="_M/I40E_VF_ATQBAH_MAX_INDEX" data-ref="_M/I40E_VF_ATQBAH_MAX_INDEX">I40E_VF_ATQBAH_MAX_INDEX</dfn>    127</u></td></tr>
<tr><th id="150">150</th><td><u>#define <dfn class="macro" id="_M/I40E_VF_ATQBAH_ATQBAH_SHIFT" data-ref="_M/I40E_VF_ATQBAH_ATQBAH_SHIFT">I40E_VF_ATQBAH_ATQBAH_SHIFT</dfn> 0</u></td></tr>
<tr><th id="151">151</th><td><u>#define <dfn class="macro" id="_M/I40E_VF_ATQBAH_ATQBAH_MASK" data-ref="_M/I40E_VF_ATQBAH_ATQBAH_MASK">I40E_VF_ATQBAH_ATQBAH_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_VF_ATQBAH_ATQBAH_SHIFT)</u></td></tr>
<tr><th id="152">152</th><td><u>#define <dfn class="macro" id="_M/I40E_VF_ATQBAL" data-ref="_M/I40E_VF_ATQBAL">I40E_VF_ATQBAL</dfn>(_VF)         (0x00080800 + ((_VF) * 4)) /* _i=0...127 */ /* Reset: EMPR */</u></td></tr>
<tr><th id="153">153</th><td><u>#define <dfn class="macro" id="_M/I40E_VF_ATQBAL_MAX_INDEX" data-ref="_M/I40E_VF_ATQBAL_MAX_INDEX">I40E_VF_ATQBAL_MAX_INDEX</dfn>    127</u></td></tr>
<tr><th id="154">154</th><td><u>#define <dfn class="macro" id="_M/I40E_VF_ATQBAL_ATQBAL_SHIFT" data-ref="_M/I40E_VF_ATQBAL_ATQBAL_SHIFT">I40E_VF_ATQBAL_ATQBAL_SHIFT</dfn> 0</u></td></tr>
<tr><th id="155">155</th><td><u>#define <dfn class="macro" id="_M/I40E_VF_ATQBAL_ATQBAL_MASK" data-ref="_M/I40E_VF_ATQBAL_ATQBAL_MASK">I40E_VF_ATQBAL_ATQBAL_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_VF_ATQBAL_ATQBAL_SHIFT)</u></td></tr>
<tr><th id="156">156</th><td><u>#define <dfn class="macro" id="_M/I40E_VF_ATQH" data-ref="_M/I40E_VF_ATQH">I40E_VF_ATQH</dfn>(_VF)       (0x00082000 + ((_VF) * 4)) /* _i=0...127 */ /* Reset: EMPR */</u></td></tr>
<tr><th id="157">157</th><td><u>#define <dfn class="macro" id="_M/I40E_VF_ATQH_MAX_INDEX" data-ref="_M/I40E_VF_ATQH_MAX_INDEX">I40E_VF_ATQH_MAX_INDEX</dfn>  127</u></td></tr>
<tr><th id="158">158</th><td><u>#define <dfn class="macro" id="_M/I40E_VF_ATQH_ATQH_SHIFT" data-ref="_M/I40E_VF_ATQH_ATQH_SHIFT">I40E_VF_ATQH_ATQH_SHIFT</dfn> 0</u></td></tr>
<tr><th id="159">159</th><td><u>#define <dfn class="macro" id="_M/I40E_VF_ATQH_ATQH_MASK" data-ref="_M/I40E_VF_ATQH_ATQH_MASK">I40E_VF_ATQH_ATQH_MASK</dfn>  I40E_MASK(0x3FF, I40E_VF_ATQH_ATQH_SHIFT)</u></td></tr>
<tr><th id="160">160</th><td><u>#define <dfn class="macro" id="_M/I40E_VF_ATQLEN" data-ref="_M/I40E_VF_ATQLEN">I40E_VF_ATQLEN</dfn>(_VF)            (0x00081800 + ((_VF) * 4)) /* _i=0...127 */ /* Reset: EMPR */</u></td></tr>
<tr><th id="161">161</th><td><u>#define <dfn class="macro" id="_M/I40E_VF_ATQLEN_MAX_INDEX" data-ref="_M/I40E_VF_ATQLEN_MAX_INDEX">I40E_VF_ATQLEN_MAX_INDEX</dfn>       127</u></td></tr>
<tr><th id="162">162</th><td><u>#define <dfn class="macro" id="_M/I40E_VF_ATQLEN_ATQLEN_SHIFT" data-ref="_M/I40E_VF_ATQLEN_ATQLEN_SHIFT">I40E_VF_ATQLEN_ATQLEN_SHIFT</dfn>    0</u></td></tr>
<tr><th id="163">163</th><td><u>#define <dfn class="macro" id="_M/I40E_VF_ATQLEN_ATQLEN_MASK" data-ref="_M/I40E_VF_ATQLEN_ATQLEN_MASK">I40E_VF_ATQLEN_ATQLEN_MASK</dfn>     I40E_MASK(0x3FF, I40E_VF_ATQLEN_ATQLEN_SHIFT)</u></td></tr>
<tr><th id="164">164</th><td><u>#define <dfn class="macro" id="_M/I40E_VF_ATQLEN_ATQVFE_SHIFT" data-ref="_M/I40E_VF_ATQLEN_ATQVFE_SHIFT">I40E_VF_ATQLEN_ATQVFE_SHIFT</dfn>    28</u></td></tr>
<tr><th id="165">165</th><td><u>#define <dfn class="macro" id="_M/I40E_VF_ATQLEN_ATQVFE_MASK" data-ref="_M/I40E_VF_ATQLEN_ATQVFE_MASK">I40E_VF_ATQLEN_ATQVFE_MASK</dfn>     I40E_MASK(0x1, I40E_VF_ATQLEN_ATQVFE_SHIFT)</u></td></tr>
<tr><th id="166">166</th><td><u>#define <dfn class="macro" id="_M/I40E_VF_ATQLEN_ATQOVFL_SHIFT" data-ref="_M/I40E_VF_ATQLEN_ATQOVFL_SHIFT">I40E_VF_ATQLEN_ATQOVFL_SHIFT</dfn>   29</u></td></tr>
<tr><th id="167">167</th><td><u>#define <dfn class="macro" id="_M/I40E_VF_ATQLEN_ATQOVFL_MASK" data-ref="_M/I40E_VF_ATQLEN_ATQOVFL_MASK">I40E_VF_ATQLEN_ATQOVFL_MASK</dfn>    I40E_MASK(0x1, I40E_VF_ATQLEN_ATQOVFL_SHIFT)</u></td></tr>
<tr><th id="168">168</th><td><u>#define <dfn class="macro" id="_M/I40E_VF_ATQLEN_ATQCRIT_SHIFT" data-ref="_M/I40E_VF_ATQLEN_ATQCRIT_SHIFT">I40E_VF_ATQLEN_ATQCRIT_SHIFT</dfn>   30</u></td></tr>
<tr><th id="169">169</th><td><u>#define <dfn class="macro" id="_M/I40E_VF_ATQLEN_ATQCRIT_MASK" data-ref="_M/I40E_VF_ATQLEN_ATQCRIT_MASK">I40E_VF_ATQLEN_ATQCRIT_MASK</dfn>    I40E_MASK(0x1, I40E_VF_ATQLEN_ATQCRIT_SHIFT)</u></td></tr>
<tr><th id="170">170</th><td><u>#define <dfn class="macro" id="_M/I40E_VF_ATQLEN_ATQENABLE_SHIFT" data-ref="_M/I40E_VF_ATQLEN_ATQENABLE_SHIFT">I40E_VF_ATQLEN_ATQENABLE_SHIFT</dfn> 31</u></td></tr>
<tr><th id="171">171</th><td><u>#define <dfn class="macro" id="_M/I40E_VF_ATQLEN_ATQENABLE_MASK" data-ref="_M/I40E_VF_ATQLEN_ATQENABLE_MASK">I40E_VF_ATQLEN_ATQENABLE_MASK</dfn>  I40E_MASK(0x1u, I40E_VF_ATQLEN_ATQENABLE_SHIFT)</u></td></tr>
<tr><th id="172">172</th><td><u>#define <dfn class="macro" id="_M/I40E_VF_ATQT" data-ref="_M/I40E_VF_ATQT">I40E_VF_ATQT</dfn>(_VF)       (0x00082800 + ((_VF) * 4)) /* _i=0...127 */ /* Reset: EMPR */</u></td></tr>
<tr><th id="173">173</th><td><u>#define <dfn class="macro" id="_M/I40E_VF_ATQT_MAX_INDEX" data-ref="_M/I40E_VF_ATQT_MAX_INDEX">I40E_VF_ATQT_MAX_INDEX</dfn>  127</u></td></tr>
<tr><th id="174">174</th><td><u>#define <dfn class="macro" id="_M/I40E_VF_ATQT_ATQT_SHIFT" data-ref="_M/I40E_VF_ATQT_ATQT_SHIFT">I40E_VF_ATQT_ATQT_SHIFT</dfn> 0</u></td></tr>
<tr><th id="175">175</th><td><u>#define <dfn class="macro" id="_M/I40E_VF_ATQT_ATQT_MASK" data-ref="_M/I40E_VF_ATQT_ATQT_MASK">I40E_VF_ATQT_ATQT_MASK</dfn>  I40E_MASK(0x3FF, I40E_VF_ATQT_ATQT_SHIFT)</u></td></tr>
<tr><th id="176">176</th><td><u>#define <dfn class="macro" id="_M/I40E_PRT_L2TAGSEN" data-ref="_M/I40E_PRT_L2TAGSEN">I40E_PRT_L2TAGSEN</dfn>              0x001C0B20 /* Reset: CORER */</u></td></tr>
<tr><th id="177">177</th><td><u>#define <dfn class="macro" id="_M/I40E_PRT_L2TAGSEN_ENABLE_SHIFT" data-ref="_M/I40E_PRT_L2TAGSEN_ENABLE_SHIFT">I40E_PRT_L2TAGSEN_ENABLE_SHIFT</dfn> 0</u></td></tr>
<tr><th id="178">178</th><td><u>#define <dfn class="macro" id="_M/I40E_PRT_L2TAGSEN_ENABLE_MASK" data-ref="_M/I40E_PRT_L2TAGSEN_ENABLE_MASK">I40E_PRT_L2TAGSEN_ENABLE_MASK</dfn>  I40E_MASK(0xFF, I40E_PRT_L2TAGSEN_ENABLE_SHIFT)</u></td></tr>
<tr><th id="179">179</th><td><u>#define <dfn class="macro" id="_M/I40E_PFCM_LAN_ERRDATA" data-ref="_M/I40E_PFCM_LAN_ERRDATA">I40E_PFCM_LAN_ERRDATA</dfn>                  0x0010C080 /* Reset: PFR */</u></td></tr>
<tr><th id="180">180</th><td><u>#define <dfn class="macro" id="_M/I40E_PFCM_LAN_ERRDATA_ERROR_CODE_SHIFT" data-ref="_M/I40E_PFCM_LAN_ERRDATA_ERROR_CODE_SHIFT">I40E_PFCM_LAN_ERRDATA_ERROR_CODE_SHIFT</dfn> 0</u></td></tr>
<tr><th id="181">181</th><td><u>#define <dfn class="macro" id="_M/I40E_PFCM_LAN_ERRDATA_ERROR_CODE_MASK" data-ref="_M/I40E_PFCM_LAN_ERRDATA_ERROR_CODE_MASK">I40E_PFCM_LAN_ERRDATA_ERROR_CODE_MASK</dfn>  I40E_MASK(0xF, I40E_PFCM_LAN_ERRDATA_ERROR_CODE_SHIFT)</u></td></tr>
<tr><th id="182">182</th><td><u>#define <dfn class="macro" id="_M/I40E_PFCM_LAN_ERRDATA_Q_TYPE_SHIFT" data-ref="_M/I40E_PFCM_LAN_ERRDATA_Q_TYPE_SHIFT">I40E_PFCM_LAN_ERRDATA_Q_TYPE_SHIFT</dfn>     4</u></td></tr>
<tr><th id="183">183</th><td><u>#define <dfn class="macro" id="_M/I40E_PFCM_LAN_ERRDATA_Q_TYPE_MASK" data-ref="_M/I40E_PFCM_LAN_ERRDATA_Q_TYPE_MASK">I40E_PFCM_LAN_ERRDATA_Q_TYPE_MASK</dfn>      I40E_MASK(0x7, I40E_PFCM_LAN_ERRDATA_Q_TYPE_SHIFT)</u></td></tr>
<tr><th id="184">184</th><td><u>#define <dfn class="macro" id="_M/I40E_PFCM_LAN_ERRDATA_Q_NUM_SHIFT" data-ref="_M/I40E_PFCM_LAN_ERRDATA_Q_NUM_SHIFT">I40E_PFCM_LAN_ERRDATA_Q_NUM_SHIFT</dfn>      8</u></td></tr>
<tr><th id="185">185</th><td><u>#define <dfn class="macro" id="_M/I40E_PFCM_LAN_ERRDATA_Q_NUM_MASK" data-ref="_M/I40E_PFCM_LAN_ERRDATA_Q_NUM_MASK">I40E_PFCM_LAN_ERRDATA_Q_NUM_MASK</dfn>       I40E_MASK(0xFFF, I40E_PFCM_LAN_ERRDATA_Q_NUM_SHIFT)</u></td></tr>
<tr><th id="186">186</th><td><u>#define <dfn class="macro" id="_M/I40E_PFCM_LAN_ERRINFO" data-ref="_M/I40E_PFCM_LAN_ERRINFO">I40E_PFCM_LAN_ERRINFO</dfn>                     0x0010C000 /* Reset: PFR */</u></td></tr>
<tr><th id="187">187</th><td><u>#define <dfn class="macro" id="_M/I40E_PFCM_LAN_ERRINFO_ERROR_VALID_SHIFT" data-ref="_M/I40E_PFCM_LAN_ERRINFO_ERROR_VALID_SHIFT">I40E_PFCM_LAN_ERRINFO_ERROR_VALID_SHIFT</dfn>   0</u></td></tr>
<tr><th id="188">188</th><td><u>#define <dfn class="macro" id="_M/I40E_PFCM_LAN_ERRINFO_ERROR_VALID_MASK" data-ref="_M/I40E_PFCM_LAN_ERRINFO_ERROR_VALID_MASK">I40E_PFCM_LAN_ERRINFO_ERROR_VALID_MASK</dfn>    I40E_MASK(0x1, I40E_PFCM_LAN_ERRINFO_ERROR_VALID_SHIFT)</u></td></tr>
<tr><th id="189">189</th><td><u>#define <dfn class="macro" id="_M/I40E_PFCM_LAN_ERRINFO_ERROR_INST_SHIFT" data-ref="_M/I40E_PFCM_LAN_ERRINFO_ERROR_INST_SHIFT">I40E_PFCM_LAN_ERRINFO_ERROR_INST_SHIFT</dfn>    4</u></td></tr>
<tr><th id="190">190</th><td><u>#define <dfn class="macro" id="_M/I40E_PFCM_LAN_ERRINFO_ERROR_INST_MASK" data-ref="_M/I40E_PFCM_LAN_ERRINFO_ERROR_INST_MASK">I40E_PFCM_LAN_ERRINFO_ERROR_INST_MASK</dfn>     I40E_MASK(0x7, I40E_PFCM_LAN_ERRINFO_ERROR_INST_SHIFT)</u></td></tr>
<tr><th id="191">191</th><td><u>#define <dfn class="macro" id="_M/I40E_PFCM_LAN_ERRINFO_DBL_ERROR_CNT_SHIFT" data-ref="_M/I40E_PFCM_LAN_ERRINFO_DBL_ERROR_CNT_SHIFT">I40E_PFCM_LAN_ERRINFO_DBL_ERROR_CNT_SHIFT</dfn> 8</u></td></tr>
<tr><th id="192">192</th><td><u>#define <dfn class="macro" id="_M/I40E_PFCM_LAN_ERRINFO_DBL_ERROR_CNT_MASK" data-ref="_M/I40E_PFCM_LAN_ERRINFO_DBL_ERROR_CNT_MASK">I40E_PFCM_LAN_ERRINFO_DBL_ERROR_CNT_MASK</dfn>  I40E_MASK(0xFF, I40E_PFCM_LAN_ERRINFO_DBL_ERROR_CNT_SHIFT)</u></td></tr>
<tr><th id="193">193</th><td><u>#define <dfn class="macro" id="_M/I40E_PFCM_LAN_ERRINFO_RLU_ERROR_CNT_SHIFT" data-ref="_M/I40E_PFCM_LAN_ERRINFO_RLU_ERROR_CNT_SHIFT">I40E_PFCM_LAN_ERRINFO_RLU_ERROR_CNT_SHIFT</dfn> 16</u></td></tr>
<tr><th id="194">194</th><td><u>#define <dfn class="macro" id="_M/I40E_PFCM_LAN_ERRINFO_RLU_ERROR_CNT_MASK" data-ref="_M/I40E_PFCM_LAN_ERRINFO_RLU_ERROR_CNT_MASK">I40E_PFCM_LAN_ERRINFO_RLU_ERROR_CNT_MASK</dfn>  I40E_MASK(0xFF, I40E_PFCM_LAN_ERRINFO_RLU_ERROR_CNT_SHIFT)</u></td></tr>
<tr><th id="195">195</th><td><u>#define <dfn class="macro" id="_M/I40E_PFCM_LAN_ERRINFO_RLS_ERROR_CNT_SHIFT" data-ref="_M/I40E_PFCM_LAN_ERRINFO_RLS_ERROR_CNT_SHIFT">I40E_PFCM_LAN_ERRINFO_RLS_ERROR_CNT_SHIFT</dfn> 24</u></td></tr>
<tr><th id="196">196</th><td><u>#define <dfn class="macro" id="_M/I40E_PFCM_LAN_ERRINFO_RLS_ERROR_CNT_MASK" data-ref="_M/I40E_PFCM_LAN_ERRINFO_RLS_ERROR_CNT_MASK">I40E_PFCM_LAN_ERRINFO_RLS_ERROR_CNT_MASK</dfn>  I40E_MASK(0xFF, I40E_PFCM_LAN_ERRINFO_RLS_ERROR_CNT_SHIFT)</u></td></tr>
<tr><th id="197">197</th><td><u>#define <dfn class="macro" id="_M/I40E_PFCM_LANCTXCTL" data-ref="_M/I40E_PFCM_LANCTXCTL">I40E_PFCM_LANCTXCTL</dfn>                  0x0010C300 /* Reset: CORER */</u></td></tr>
<tr><th id="198">198</th><td><u>#define <dfn class="macro" id="_M/I40E_PFCM_LANCTXCTL_QUEUE_NUM_SHIFT" data-ref="_M/I40E_PFCM_LANCTXCTL_QUEUE_NUM_SHIFT">I40E_PFCM_LANCTXCTL_QUEUE_NUM_SHIFT</dfn>  0</u></td></tr>
<tr><th id="199">199</th><td><u>#define <dfn class="macro" id="_M/I40E_PFCM_LANCTXCTL_QUEUE_NUM_MASK" data-ref="_M/I40E_PFCM_LANCTXCTL_QUEUE_NUM_MASK">I40E_PFCM_LANCTXCTL_QUEUE_NUM_MASK</dfn>   I40E_MASK(0xFFF, I40E_PFCM_LANCTXCTL_QUEUE_NUM_SHIFT)</u></td></tr>
<tr><th id="200">200</th><td><u>#define <dfn class="macro" id="_M/I40E_PFCM_LANCTXCTL_SUB_LINE_SHIFT" data-ref="_M/I40E_PFCM_LANCTXCTL_SUB_LINE_SHIFT">I40E_PFCM_LANCTXCTL_SUB_LINE_SHIFT</dfn>   12</u></td></tr>
<tr><th id="201">201</th><td><u>#define <dfn class="macro" id="_M/I40E_PFCM_LANCTXCTL_SUB_LINE_MASK" data-ref="_M/I40E_PFCM_LANCTXCTL_SUB_LINE_MASK">I40E_PFCM_LANCTXCTL_SUB_LINE_MASK</dfn>    I40E_MASK(0x7, I40E_PFCM_LANCTXCTL_SUB_LINE_SHIFT)</u></td></tr>
<tr><th id="202">202</th><td><u>#define <dfn class="macro" id="_M/I40E_PFCM_LANCTXCTL_QUEUE_TYPE_SHIFT" data-ref="_M/I40E_PFCM_LANCTXCTL_QUEUE_TYPE_SHIFT">I40E_PFCM_LANCTXCTL_QUEUE_TYPE_SHIFT</dfn> 15</u></td></tr>
<tr><th id="203">203</th><td><u>#define <dfn class="macro" id="_M/I40E_PFCM_LANCTXCTL_QUEUE_TYPE_MASK" data-ref="_M/I40E_PFCM_LANCTXCTL_QUEUE_TYPE_MASK">I40E_PFCM_LANCTXCTL_QUEUE_TYPE_MASK</dfn>  I40E_MASK(0x3, I40E_PFCM_LANCTXCTL_QUEUE_TYPE_SHIFT)</u></td></tr>
<tr><th id="204">204</th><td><u>#define <dfn class="macro" id="_M/I40E_PFCM_LANCTXCTL_OP_CODE_SHIFT" data-ref="_M/I40E_PFCM_LANCTXCTL_OP_CODE_SHIFT">I40E_PFCM_LANCTXCTL_OP_CODE_SHIFT</dfn>    17</u></td></tr>
<tr><th id="205">205</th><td><u>#define <dfn class="macro" id="_M/I40E_PFCM_LANCTXCTL_OP_CODE_MASK" data-ref="_M/I40E_PFCM_LANCTXCTL_OP_CODE_MASK">I40E_PFCM_LANCTXCTL_OP_CODE_MASK</dfn>     I40E_MASK(0x3, I40E_PFCM_LANCTXCTL_OP_CODE_SHIFT)</u></td></tr>
<tr><th id="206">206</th><td><u>#define <dfn class="macro" id="_M/I40E_PFCM_LANCTXDATA" data-ref="_M/I40E_PFCM_LANCTXDATA">I40E_PFCM_LANCTXDATA</dfn>(_i)        (0x0010C100 + ((_i) * 128)) /* _i=0...3 */ /* Reset: CORER */</u></td></tr>
<tr><th id="207">207</th><td><u>#define <dfn class="macro" id="_M/I40E_PFCM_LANCTXDATA_MAX_INDEX" data-ref="_M/I40E_PFCM_LANCTXDATA_MAX_INDEX">I40E_PFCM_LANCTXDATA_MAX_INDEX</dfn>  3</u></td></tr>
<tr><th id="208">208</th><td><u>#define <dfn class="macro" id="_M/I40E_PFCM_LANCTXDATA_DATA_SHIFT" data-ref="_M/I40E_PFCM_LANCTXDATA_DATA_SHIFT">I40E_PFCM_LANCTXDATA_DATA_SHIFT</dfn> 0</u></td></tr>
<tr><th id="209">209</th><td><u>#define <dfn class="macro" id="_M/I40E_PFCM_LANCTXDATA_DATA_MASK" data-ref="_M/I40E_PFCM_LANCTXDATA_DATA_MASK">I40E_PFCM_LANCTXDATA_DATA_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_PFCM_LANCTXDATA_DATA_SHIFT)</u></td></tr>
<tr><th id="210">210</th><td><u>#define <dfn class="macro" id="_M/I40E_PFCM_LANCTXSTAT" data-ref="_M/I40E_PFCM_LANCTXSTAT">I40E_PFCM_LANCTXSTAT</dfn>                0x0010C380 /* Reset: CORER */</u></td></tr>
<tr><th id="211">211</th><td><u>#define <dfn class="macro" id="_M/I40E_PFCM_LANCTXSTAT_CTX_DONE_SHIFT" data-ref="_M/I40E_PFCM_LANCTXSTAT_CTX_DONE_SHIFT">I40E_PFCM_LANCTXSTAT_CTX_DONE_SHIFT</dfn> 0</u></td></tr>
<tr><th id="212">212</th><td><u>#define <dfn class="macro" id="_M/I40E_PFCM_LANCTXSTAT_CTX_DONE_MASK" data-ref="_M/I40E_PFCM_LANCTXSTAT_CTX_DONE_MASK">I40E_PFCM_LANCTXSTAT_CTX_DONE_MASK</dfn>  I40E_MASK(0x1, I40E_PFCM_LANCTXSTAT_CTX_DONE_SHIFT)</u></td></tr>
<tr><th id="213">213</th><td><u>#define <dfn class="macro" id="_M/I40E_PFCM_LANCTXSTAT_CTX_MISS_SHIFT" data-ref="_M/I40E_PFCM_LANCTXSTAT_CTX_MISS_SHIFT">I40E_PFCM_LANCTXSTAT_CTX_MISS_SHIFT</dfn> 1</u></td></tr>
<tr><th id="214">214</th><td><u>#define <dfn class="macro" id="_M/I40E_PFCM_LANCTXSTAT_CTX_MISS_MASK" data-ref="_M/I40E_PFCM_LANCTXSTAT_CTX_MISS_MASK">I40E_PFCM_LANCTXSTAT_CTX_MISS_MASK</dfn>  I40E_MASK(0x1, I40E_PFCM_LANCTXSTAT_CTX_MISS_SHIFT)</u></td></tr>
<tr><th id="215">215</th><td><u>#define <dfn class="macro" id="_M/I40E_VFCM_PE_ERRDATA1" data-ref="_M/I40E_VFCM_PE_ERRDATA1">I40E_VFCM_PE_ERRDATA1</dfn>(_VF)             (0x00138800 + ((_VF) * 4)) /* _i=0...127 */ /* Reset: VFR */</u></td></tr>
<tr><th id="216">216</th><td><u>#define <dfn class="macro" id="_M/I40E_VFCM_PE_ERRDATA1_MAX_INDEX" data-ref="_M/I40E_VFCM_PE_ERRDATA1_MAX_INDEX">I40E_VFCM_PE_ERRDATA1_MAX_INDEX</dfn>        127</u></td></tr>
<tr><th id="217">217</th><td><u>#define <dfn class="macro" id="_M/I40E_VFCM_PE_ERRDATA1_ERROR_CODE_SHIFT" data-ref="_M/I40E_VFCM_PE_ERRDATA1_ERROR_CODE_SHIFT">I40E_VFCM_PE_ERRDATA1_ERROR_CODE_SHIFT</dfn> 0</u></td></tr>
<tr><th id="218">218</th><td><u>#define <dfn class="macro" id="_M/I40E_VFCM_PE_ERRDATA1_ERROR_CODE_MASK" data-ref="_M/I40E_VFCM_PE_ERRDATA1_ERROR_CODE_MASK">I40E_VFCM_PE_ERRDATA1_ERROR_CODE_MASK</dfn>  I40E_MASK(0xF, I40E_VFCM_PE_ERRDATA1_ERROR_CODE_SHIFT)</u></td></tr>
<tr><th id="219">219</th><td><u>#define <dfn class="macro" id="_M/I40E_VFCM_PE_ERRDATA1_Q_TYPE_SHIFT" data-ref="_M/I40E_VFCM_PE_ERRDATA1_Q_TYPE_SHIFT">I40E_VFCM_PE_ERRDATA1_Q_TYPE_SHIFT</dfn>     4</u></td></tr>
<tr><th id="220">220</th><td><u>#define <dfn class="macro" id="_M/I40E_VFCM_PE_ERRDATA1_Q_TYPE_MASK" data-ref="_M/I40E_VFCM_PE_ERRDATA1_Q_TYPE_MASK">I40E_VFCM_PE_ERRDATA1_Q_TYPE_MASK</dfn>      I40E_MASK(0x7, I40E_VFCM_PE_ERRDATA1_Q_TYPE_SHIFT)</u></td></tr>
<tr><th id="221">221</th><td><u>#define <dfn class="macro" id="_M/I40E_VFCM_PE_ERRDATA1_Q_NUM_SHIFT" data-ref="_M/I40E_VFCM_PE_ERRDATA1_Q_NUM_SHIFT">I40E_VFCM_PE_ERRDATA1_Q_NUM_SHIFT</dfn>      8</u></td></tr>
<tr><th id="222">222</th><td><u>#define <dfn class="macro" id="_M/I40E_VFCM_PE_ERRDATA1_Q_NUM_MASK" data-ref="_M/I40E_VFCM_PE_ERRDATA1_Q_NUM_MASK">I40E_VFCM_PE_ERRDATA1_Q_NUM_MASK</dfn>       I40E_MASK(0x3FFFF, I40E_VFCM_PE_ERRDATA1_Q_NUM_SHIFT)</u></td></tr>
<tr><th id="223">223</th><td><u>#define <dfn class="macro" id="_M/I40E_VFCM_PE_ERRINFO1" data-ref="_M/I40E_VFCM_PE_ERRINFO1">I40E_VFCM_PE_ERRINFO1</dfn>(_VF)                (0x00138400 + ((_VF) * 4)) /* _i=0...127 */ /* Reset: VFR */</u></td></tr>
<tr><th id="224">224</th><td><u>#define <dfn class="macro" id="_M/I40E_VFCM_PE_ERRINFO1_MAX_INDEX" data-ref="_M/I40E_VFCM_PE_ERRINFO1_MAX_INDEX">I40E_VFCM_PE_ERRINFO1_MAX_INDEX</dfn>           127</u></td></tr>
<tr><th id="225">225</th><td><u>#define <dfn class="macro" id="_M/I40E_VFCM_PE_ERRINFO1_ERROR_VALID_SHIFT" data-ref="_M/I40E_VFCM_PE_ERRINFO1_ERROR_VALID_SHIFT">I40E_VFCM_PE_ERRINFO1_ERROR_VALID_SHIFT</dfn>   0</u></td></tr>
<tr><th id="226">226</th><td><u>#define <dfn class="macro" id="_M/I40E_VFCM_PE_ERRINFO1_ERROR_VALID_MASK" data-ref="_M/I40E_VFCM_PE_ERRINFO1_ERROR_VALID_MASK">I40E_VFCM_PE_ERRINFO1_ERROR_VALID_MASK</dfn>    I40E_MASK(0x1, I40E_VFCM_PE_ERRINFO1_ERROR_VALID_SHIFT)</u></td></tr>
<tr><th id="227">227</th><td><u>#define <dfn class="macro" id="_M/I40E_VFCM_PE_ERRINFO1_ERROR_INST_SHIFT" data-ref="_M/I40E_VFCM_PE_ERRINFO1_ERROR_INST_SHIFT">I40E_VFCM_PE_ERRINFO1_ERROR_INST_SHIFT</dfn>    4</u></td></tr>
<tr><th id="228">228</th><td><u>#define <dfn class="macro" id="_M/I40E_VFCM_PE_ERRINFO1_ERROR_INST_MASK" data-ref="_M/I40E_VFCM_PE_ERRINFO1_ERROR_INST_MASK">I40E_VFCM_PE_ERRINFO1_ERROR_INST_MASK</dfn>     I40E_MASK(0x7, I40E_VFCM_PE_ERRINFO1_ERROR_INST_SHIFT)</u></td></tr>
<tr><th id="229">229</th><td><u>#define <dfn class="macro" id="_M/I40E_VFCM_PE_ERRINFO1_DBL_ERROR_CNT_SHIFT" data-ref="_M/I40E_VFCM_PE_ERRINFO1_DBL_ERROR_CNT_SHIFT">I40E_VFCM_PE_ERRINFO1_DBL_ERROR_CNT_SHIFT</dfn> 8</u></td></tr>
<tr><th id="230">230</th><td><u>#define <dfn class="macro" id="_M/I40E_VFCM_PE_ERRINFO1_DBL_ERROR_CNT_MASK" data-ref="_M/I40E_VFCM_PE_ERRINFO1_DBL_ERROR_CNT_MASK">I40E_VFCM_PE_ERRINFO1_DBL_ERROR_CNT_MASK</dfn>  I40E_MASK(0xFF, I40E_VFCM_PE_ERRINFO1_DBL_ERROR_CNT_SHIFT)</u></td></tr>
<tr><th id="231">231</th><td><u>#define <dfn class="macro" id="_M/I40E_VFCM_PE_ERRINFO1_RLU_ERROR_CNT_SHIFT" data-ref="_M/I40E_VFCM_PE_ERRINFO1_RLU_ERROR_CNT_SHIFT">I40E_VFCM_PE_ERRINFO1_RLU_ERROR_CNT_SHIFT</dfn> 16</u></td></tr>
<tr><th id="232">232</th><td><u>#define <dfn class="macro" id="_M/I40E_VFCM_PE_ERRINFO1_RLU_ERROR_CNT_MASK" data-ref="_M/I40E_VFCM_PE_ERRINFO1_RLU_ERROR_CNT_MASK">I40E_VFCM_PE_ERRINFO1_RLU_ERROR_CNT_MASK</dfn>  I40E_MASK(0xFF, I40E_VFCM_PE_ERRINFO1_RLU_ERROR_CNT_SHIFT)</u></td></tr>
<tr><th id="233">233</th><td><u>#define <dfn class="macro" id="_M/I40E_VFCM_PE_ERRINFO1_RLS_ERROR_CNT_SHIFT" data-ref="_M/I40E_VFCM_PE_ERRINFO1_RLS_ERROR_CNT_SHIFT">I40E_VFCM_PE_ERRINFO1_RLS_ERROR_CNT_SHIFT</dfn> 24</u></td></tr>
<tr><th id="234">234</th><td><u>#define <dfn class="macro" id="_M/I40E_VFCM_PE_ERRINFO1_RLS_ERROR_CNT_MASK" data-ref="_M/I40E_VFCM_PE_ERRINFO1_RLS_ERROR_CNT_MASK">I40E_VFCM_PE_ERRINFO1_RLS_ERROR_CNT_MASK</dfn>  I40E_MASK(0xFF, I40E_VFCM_PE_ERRINFO1_RLS_ERROR_CNT_SHIFT)</u></td></tr>
<tr><th id="235">235</th><td><u>#define <dfn class="macro" id="_M/I40E_GLDCB_GENC" data-ref="_M/I40E_GLDCB_GENC">I40E_GLDCB_GENC</dfn>              0x00083044 /* Reset: CORER */</u></td></tr>
<tr><th id="236">236</th><td><u>#define <dfn class="macro" id="_M/I40E_GLDCB_GENC_PCIRTT_SHIFT" data-ref="_M/I40E_GLDCB_GENC_PCIRTT_SHIFT">I40E_GLDCB_GENC_PCIRTT_SHIFT</dfn> 0</u></td></tr>
<tr><th id="237">237</th><td><u>#define <dfn class="macro" id="_M/I40E_GLDCB_GENC_PCIRTT_MASK" data-ref="_M/I40E_GLDCB_GENC_PCIRTT_MASK">I40E_GLDCB_GENC_PCIRTT_MASK</dfn>  I40E_MASK(0xFFFF, I40E_GLDCB_GENC_PCIRTT_SHIFT)</u></td></tr>
<tr><th id="238">238</th><td><u>#define <dfn class="macro" id="_M/I40E_GLDCB_RUPTI" data-ref="_M/I40E_GLDCB_RUPTI">I40E_GLDCB_RUPTI</dfn>                     0x00122618 /* Reset: CORER */</u></td></tr>
<tr><th id="239">239</th><td><u>#define <dfn class="macro" id="_M/I40E_GLDCB_RUPTI_PFCTIMEOUT_UP_SHIFT" data-ref="_M/I40E_GLDCB_RUPTI_PFCTIMEOUT_UP_SHIFT">I40E_GLDCB_RUPTI_PFCTIMEOUT_UP_SHIFT</dfn> 0</u></td></tr>
<tr><th id="240">240</th><td><u>#define <dfn class="macro" id="_M/I40E_GLDCB_RUPTI_PFCTIMEOUT_UP_MASK" data-ref="_M/I40E_GLDCB_RUPTI_PFCTIMEOUT_UP_MASK">I40E_GLDCB_RUPTI_PFCTIMEOUT_UP_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_GLDCB_RUPTI_PFCTIMEOUT_UP_SHIFT)</u></td></tr>
<tr><th id="241">241</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTDCB_FCCFG" data-ref="_M/I40E_PRTDCB_FCCFG">I40E_PRTDCB_FCCFG</dfn>            0x001E4640 /* Reset: GLOBR */</u></td></tr>
<tr><th id="242">242</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTDCB_FCCFG_TFCE_SHIFT" data-ref="_M/I40E_PRTDCB_FCCFG_TFCE_SHIFT">I40E_PRTDCB_FCCFG_TFCE_SHIFT</dfn> 3</u></td></tr>
<tr><th id="243">243</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTDCB_FCCFG_TFCE_MASK" data-ref="_M/I40E_PRTDCB_FCCFG_TFCE_MASK">I40E_PRTDCB_FCCFG_TFCE_MASK</dfn>  I40E_MASK(0x3, I40E_PRTDCB_FCCFG_TFCE_SHIFT)</u></td></tr>
<tr><th id="244">244</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTDCB_FCRTV" data-ref="_M/I40E_PRTDCB_FCRTV">I40E_PRTDCB_FCRTV</dfn>                     0x001E4600 /* Reset: GLOBR */</u></td></tr>
<tr><th id="245">245</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTDCB_FCRTV_FC_REFRESH_TH_SHIFT" data-ref="_M/I40E_PRTDCB_FCRTV_FC_REFRESH_TH_SHIFT">I40E_PRTDCB_FCRTV_FC_REFRESH_TH_SHIFT</dfn> 0</u></td></tr>
<tr><th id="246">246</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTDCB_FCRTV_FC_REFRESH_TH_MASK" data-ref="_M/I40E_PRTDCB_FCRTV_FC_REFRESH_TH_MASK">I40E_PRTDCB_FCRTV_FC_REFRESH_TH_MASK</dfn>  I40E_MASK(0xFFFF, I40E_PRTDCB_FCRTV_FC_REFRESH_TH_SHIFT)</u></td></tr>
<tr><th id="247">247</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTDCB_FCTTVN" data-ref="_M/I40E_PRTDCB_FCTTVN">I40E_PRTDCB_FCTTVN</dfn>(_i)             (0x001E4580 + ((_i) * 32)) /* _i=0...3 */ /* Reset: GLOBR */</u></td></tr>
<tr><th id="248">248</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTDCB_FCTTVN_MAX_INDEX" data-ref="_M/I40E_PRTDCB_FCTTVN_MAX_INDEX">I40E_PRTDCB_FCTTVN_MAX_INDEX</dfn>       3</u></td></tr>
<tr><th id="249">249</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTDCB_FCTTVN_TTV_2N_SHIFT" data-ref="_M/I40E_PRTDCB_FCTTVN_TTV_2N_SHIFT">I40E_PRTDCB_FCTTVN_TTV_2N_SHIFT</dfn>    0</u></td></tr>
<tr><th id="250">250</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTDCB_FCTTVN_TTV_2N_MASK" data-ref="_M/I40E_PRTDCB_FCTTVN_TTV_2N_MASK">I40E_PRTDCB_FCTTVN_TTV_2N_MASK</dfn>     I40E_MASK(0xFFFF, I40E_PRTDCB_FCTTVN_TTV_2N_SHIFT)</u></td></tr>
<tr><th id="251">251</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTDCB_FCTTVN_TTV_2N_P1_SHIFT" data-ref="_M/I40E_PRTDCB_FCTTVN_TTV_2N_P1_SHIFT">I40E_PRTDCB_FCTTVN_TTV_2N_P1_SHIFT</dfn> 16</u></td></tr>
<tr><th id="252">252</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTDCB_FCTTVN_TTV_2N_P1_MASK" data-ref="_M/I40E_PRTDCB_FCTTVN_TTV_2N_P1_MASK">I40E_PRTDCB_FCTTVN_TTV_2N_P1_MASK</dfn>  I40E_MASK(0xFFFF, I40E_PRTDCB_FCTTVN_TTV_2N_P1_SHIFT)</u></td></tr>
<tr><th id="253">253</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTDCB_GENC" data-ref="_M/I40E_PRTDCB_GENC">I40E_PRTDCB_GENC</dfn>                    0x00083000 /* Reset: CORER */</u></td></tr>
<tr><th id="254">254</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTDCB_GENC_RESERVED_1_SHIFT" data-ref="_M/I40E_PRTDCB_GENC_RESERVED_1_SHIFT">I40E_PRTDCB_GENC_RESERVED_1_SHIFT</dfn>   0</u></td></tr>
<tr><th id="255">255</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTDCB_GENC_RESERVED_1_MASK" data-ref="_M/I40E_PRTDCB_GENC_RESERVED_1_MASK">I40E_PRTDCB_GENC_RESERVED_1_MASK</dfn>    I40E_MASK(0x3, I40E_PRTDCB_GENC_RESERVED_1_SHIFT)</u></td></tr>
<tr><th id="256">256</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTDCB_GENC_NUMTC_SHIFT" data-ref="_M/I40E_PRTDCB_GENC_NUMTC_SHIFT">I40E_PRTDCB_GENC_NUMTC_SHIFT</dfn>        2</u></td></tr>
<tr><th id="257">257</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTDCB_GENC_NUMTC_MASK" data-ref="_M/I40E_PRTDCB_GENC_NUMTC_MASK">I40E_PRTDCB_GENC_NUMTC_MASK</dfn>         I40E_MASK(0xF, I40E_PRTDCB_GENC_NUMTC_SHIFT)</u></td></tr>
<tr><th id="258">258</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTDCB_GENC_FCOEUP_SHIFT" data-ref="_M/I40E_PRTDCB_GENC_FCOEUP_SHIFT">I40E_PRTDCB_GENC_FCOEUP_SHIFT</dfn>       6</u></td></tr>
<tr><th id="259">259</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTDCB_GENC_FCOEUP_MASK" data-ref="_M/I40E_PRTDCB_GENC_FCOEUP_MASK">I40E_PRTDCB_GENC_FCOEUP_MASK</dfn>        I40E_MASK(0x7, I40E_PRTDCB_GENC_FCOEUP_SHIFT)</u></td></tr>
<tr><th id="260">260</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTDCB_GENC_FCOEUP_VALID_SHIFT" data-ref="_M/I40E_PRTDCB_GENC_FCOEUP_VALID_SHIFT">I40E_PRTDCB_GENC_FCOEUP_VALID_SHIFT</dfn> 9</u></td></tr>
<tr><th id="261">261</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTDCB_GENC_FCOEUP_VALID_MASK" data-ref="_M/I40E_PRTDCB_GENC_FCOEUP_VALID_MASK">I40E_PRTDCB_GENC_FCOEUP_VALID_MASK</dfn>  I40E_MASK(0x1, I40E_PRTDCB_GENC_FCOEUP_VALID_SHIFT)</u></td></tr>
<tr><th id="262">262</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTDCB_GENC_PFCLDA_SHIFT" data-ref="_M/I40E_PRTDCB_GENC_PFCLDA_SHIFT">I40E_PRTDCB_GENC_PFCLDA_SHIFT</dfn>       16</u></td></tr>
<tr><th id="263">263</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTDCB_GENC_PFCLDA_MASK" data-ref="_M/I40E_PRTDCB_GENC_PFCLDA_MASK">I40E_PRTDCB_GENC_PFCLDA_MASK</dfn>        I40E_MASK(0xFFFF, I40E_PRTDCB_GENC_PFCLDA_SHIFT)</u></td></tr>
<tr><th id="264">264</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTDCB_GENS" data-ref="_M/I40E_PRTDCB_GENS">I40E_PRTDCB_GENS</dfn>                   0x00083020 /* Reset: CORER */</u></td></tr>
<tr><th id="265">265</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTDCB_GENS_DCBX_STATUS_SHIFT" data-ref="_M/I40E_PRTDCB_GENS_DCBX_STATUS_SHIFT">I40E_PRTDCB_GENS_DCBX_STATUS_SHIFT</dfn> 0</u></td></tr>
<tr><th id="266">266</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTDCB_GENS_DCBX_STATUS_MASK" data-ref="_M/I40E_PRTDCB_GENS_DCBX_STATUS_MASK">I40E_PRTDCB_GENS_DCBX_STATUS_MASK</dfn>  I40E_MASK(0x7, I40E_PRTDCB_GENS_DCBX_STATUS_SHIFT)</u></td></tr>
<tr><th id="267">267</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTDCB_MFLCN" data-ref="_M/I40E_PRTDCB_MFLCN">I40E_PRTDCB_MFLCN</dfn>             0x001E2400 /* Reset: GLOBR */</u></td></tr>
<tr><th id="268">268</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTDCB_MFLCN_PMCF_SHIFT" data-ref="_M/I40E_PRTDCB_MFLCN_PMCF_SHIFT">I40E_PRTDCB_MFLCN_PMCF_SHIFT</dfn>  0</u></td></tr>
<tr><th id="269">269</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTDCB_MFLCN_PMCF_MASK" data-ref="_M/I40E_PRTDCB_MFLCN_PMCF_MASK">I40E_PRTDCB_MFLCN_PMCF_MASK</dfn>   I40E_MASK(0x1, I40E_PRTDCB_MFLCN_PMCF_SHIFT)</u></td></tr>
<tr><th id="270">270</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTDCB_MFLCN_DPF_SHIFT" data-ref="_M/I40E_PRTDCB_MFLCN_DPF_SHIFT">I40E_PRTDCB_MFLCN_DPF_SHIFT</dfn>   1</u></td></tr>
<tr><th id="271">271</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTDCB_MFLCN_DPF_MASK" data-ref="_M/I40E_PRTDCB_MFLCN_DPF_MASK">I40E_PRTDCB_MFLCN_DPF_MASK</dfn>    I40E_MASK(0x1, I40E_PRTDCB_MFLCN_DPF_SHIFT)</u></td></tr>
<tr><th id="272">272</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTDCB_MFLCN_RPFCM_SHIFT" data-ref="_M/I40E_PRTDCB_MFLCN_RPFCM_SHIFT">I40E_PRTDCB_MFLCN_RPFCM_SHIFT</dfn> 2</u></td></tr>
<tr><th id="273">273</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTDCB_MFLCN_RPFCM_MASK" data-ref="_M/I40E_PRTDCB_MFLCN_RPFCM_MASK">I40E_PRTDCB_MFLCN_RPFCM_MASK</dfn>  I40E_MASK(0x1, I40E_PRTDCB_MFLCN_RPFCM_SHIFT)</u></td></tr>
<tr><th id="274">274</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTDCB_MFLCN_RFCE_SHIFT" data-ref="_M/I40E_PRTDCB_MFLCN_RFCE_SHIFT">I40E_PRTDCB_MFLCN_RFCE_SHIFT</dfn>  3</u></td></tr>
<tr><th id="275">275</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTDCB_MFLCN_RFCE_MASK" data-ref="_M/I40E_PRTDCB_MFLCN_RFCE_MASK">I40E_PRTDCB_MFLCN_RFCE_MASK</dfn>   I40E_MASK(0x1, I40E_PRTDCB_MFLCN_RFCE_SHIFT)</u></td></tr>
<tr><th id="276">276</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTDCB_MFLCN_RPFCE_SHIFT" data-ref="_M/I40E_PRTDCB_MFLCN_RPFCE_SHIFT">I40E_PRTDCB_MFLCN_RPFCE_SHIFT</dfn> 4</u></td></tr>
<tr><th id="277">277</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTDCB_MFLCN_RPFCE_MASK" data-ref="_M/I40E_PRTDCB_MFLCN_RPFCE_MASK">I40E_PRTDCB_MFLCN_RPFCE_MASK</dfn>  I40E_MASK(0xFF, I40E_PRTDCB_MFLCN_RPFCE_SHIFT)</u></td></tr>
<tr><th id="278">278</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTDCB_RETSC" data-ref="_M/I40E_PRTDCB_RETSC">I40E_PRTDCB_RETSC</dfn>                    0x001223E0 /* Reset: CORER */</u></td></tr>
<tr><th id="279">279</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTDCB_RETSC_ETS_MODE_SHIFT" data-ref="_M/I40E_PRTDCB_RETSC_ETS_MODE_SHIFT">I40E_PRTDCB_RETSC_ETS_MODE_SHIFT</dfn>     0</u></td></tr>
<tr><th id="280">280</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTDCB_RETSC_ETS_MODE_MASK" data-ref="_M/I40E_PRTDCB_RETSC_ETS_MODE_MASK">I40E_PRTDCB_RETSC_ETS_MODE_MASK</dfn>      I40E_MASK(0x1, I40E_PRTDCB_RETSC_ETS_MODE_SHIFT)</u></td></tr>
<tr><th id="281">281</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTDCB_RETSC_NON_ETS_MODE_SHIFT" data-ref="_M/I40E_PRTDCB_RETSC_NON_ETS_MODE_SHIFT">I40E_PRTDCB_RETSC_NON_ETS_MODE_SHIFT</dfn> 1</u></td></tr>
<tr><th id="282">282</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTDCB_RETSC_NON_ETS_MODE_MASK" data-ref="_M/I40E_PRTDCB_RETSC_NON_ETS_MODE_MASK">I40E_PRTDCB_RETSC_NON_ETS_MODE_MASK</dfn>  I40E_MASK(0x1, I40E_PRTDCB_RETSC_NON_ETS_MODE_SHIFT)</u></td></tr>
<tr><th id="283">283</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTDCB_RETSC_ETS_MAX_EXP_SHIFT" data-ref="_M/I40E_PRTDCB_RETSC_ETS_MAX_EXP_SHIFT">I40E_PRTDCB_RETSC_ETS_MAX_EXP_SHIFT</dfn>  2</u></td></tr>
<tr><th id="284">284</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTDCB_RETSC_ETS_MAX_EXP_MASK" data-ref="_M/I40E_PRTDCB_RETSC_ETS_MAX_EXP_MASK">I40E_PRTDCB_RETSC_ETS_MAX_EXP_MASK</dfn>   I40E_MASK(0xF, I40E_PRTDCB_RETSC_ETS_MAX_EXP_SHIFT)</u></td></tr>
<tr><th id="285">285</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTDCB_RETSC_LLTC_SHIFT" data-ref="_M/I40E_PRTDCB_RETSC_LLTC_SHIFT">I40E_PRTDCB_RETSC_LLTC_SHIFT</dfn>         8</u></td></tr>
<tr><th id="286">286</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTDCB_RETSC_LLTC_MASK" data-ref="_M/I40E_PRTDCB_RETSC_LLTC_MASK">I40E_PRTDCB_RETSC_LLTC_MASK</dfn>          I40E_MASK(0xFF, I40E_PRTDCB_RETSC_LLTC_SHIFT)</u></td></tr>
<tr><th id="287">287</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTDCB_RETSTCC" data-ref="_M/I40E_PRTDCB_RETSTCC">I40E_PRTDCB_RETSTCC</dfn>(_i)               (0x00122180 + ((_i) * 32)) /* _i=0...7 */ /* Reset: CORER */</u></td></tr>
<tr><th id="288">288</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTDCB_RETSTCC_MAX_INDEX" data-ref="_M/I40E_PRTDCB_RETSTCC_MAX_INDEX">I40E_PRTDCB_RETSTCC_MAX_INDEX</dfn>         7</u></td></tr>
<tr><th id="289">289</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTDCB_RETSTCC_BWSHARE_SHIFT" data-ref="_M/I40E_PRTDCB_RETSTCC_BWSHARE_SHIFT">I40E_PRTDCB_RETSTCC_BWSHARE_SHIFT</dfn>     0</u></td></tr>
<tr><th id="290">290</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTDCB_RETSTCC_BWSHARE_MASK" data-ref="_M/I40E_PRTDCB_RETSTCC_BWSHARE_MASK">I40E_PRTDCB_RETSTCC_BWSHARE_MASK</dfn>      I40E_MASK(0x7F, I40E_PRTDCB_RETSTCC_BWSHARE_SHIFT)</u></td></tr>
<tr><th id="291">291</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTDCB_RETSTCC_UPINTC_MODE_SHIFT" data-ref="_M/I40E_PRTDCB_RETSTCC_UPINTC_MODE_SHIFT">I40E_PRTDCB_RETSTCC_UPINTC_MODE_SHIFT</dfn> 30</u></td></tr>
<tr><th id="292">292</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTDCB_RETSTCC_UPINTC_MODE_MASK" data-ref="_M/I40E_PRTDCB_RETSTCC_UPINTC_MODE_MASK">I40E_PRTDCB_RETSTCC_UPINTC_MODE_MASK</dfn>  I40E_MASK(0x1, I40E_PRTDCB_RETSTCC_UPINTC_MODE_SHIFT)</u></td></tr>
<tr><th id="293">293</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTDCB_RETSTCC_ETSTC_SHIFT" data-ref="_M/I40E_PRTDCB_RETSTCC_ETSTC_SHIFT">I40E_PRTDCB_RETSTCC_ETSTC_SHIFT</dfn>       31</u></td></tr>
<tr><th id="294">294</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTDCB_RETSTCC_ETSTC_MASK" data-ref="_M/I40E_PRTDCB_RETSTCC_ETSTC_MASK">I40E_PRTDCB_RETSTCC_ETSTC_MASK</dfn>        I40E_MASK(0x1u, I40E_PRTDCB_RETSTCC_ETSTC_SHIFT)</u></td></tr>
<tr><th id="295">295</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTDCB_RPPMC" data-ref="_M/I40E_PRTDCB_RPPMC">I40E_PRTDCB_RPPMC</dfn>                    0x001223A0 /* Reset: CORER */</u></td></tr>
<tr><th id="296">296</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTDCB_RPPMC_LANRPPM_SHIFT" data-ref="_M/I40E_PRTDCB_RPPMC_LANRPPM_SHIFT">I40E_PRTDCB_RPPMC_LANRPPM_SHIFT</dfn>      0</u></td></tr>
<tr><th id="297">297</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTDCB_RPPMC_LANRPPM_MASK" data-ref="_M/I40E_PRTDCB_RPPMC_LANRPPM_MASK">I40E_PRTDCB_RPPMC_LANRPPM_MASK</dfn>       I40E_MASK(0xFF, I40E_PRTDCB_RPPMC_LANRPPM_SHIFT)</u></td></tr>
<tr><th id="298">298</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTDCB_RPPMC_RDMARPPM_SHIFT" data-ref="_M/I40E_PRTDCB_RPPMC_RDMARPPM_SHIFT">I40E_PRTDCB_RPPMC_RDMARPPM_SHIFT</dfn>     8</u></td></tr>
<tr><th id="299">299</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTDCB_RPPMC_RDMARPPM_MASK" data-ref="_M/I40E_PRTDCB_RPPMC_RDMARPPM_MASK">I40E_PRTDCB_RPPMC_RDMARPPM_MASK</dfn>      I40E_MASK(0xFF, I40E_PRTDCB_RPPMC_RDMARPPM_SHIFT)</u></td></tr>
<tr><th id="300">300</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTDCB_RPPMC_RX_FIFO_SIZE_SHIFT" data-ref="_M/I40E_PRTDCB_RPPMC_RX_FIFO_SIZE_SHIFT">I40E_PRTDCB_RPPMC_RX_FIFO_SIZE_SHIFT</dfn> 16</u></td></tr>
<tr><th id="301">301</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTDCB_RPPMC_RX_FIFO_SIZE_MASK" data-ref="_M/I40E_PRTDCB_RPPMC_RX_FIFO_SIZE_MASK">I40E_PRTDCB_RPPMC_RX_FIFO_SIZE_MASK</dfn>  I40E_MASK(0xFF, I40E_PRTDCB_RPPMC_RX_FIFO_SIZE_SHIFT)</u></td></tr>
<tr><th id="302">302</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTDCB_RUP" data-ref="_M/I40E_PRTDCB_RUP">I40E_PRTDCB_RUP</dfn>                0x001C0B00 /* Reset: CORER */</u></td></tr>
<tr><th id="303">303</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTDCB_RUP_NOVLANUP_SHIFT" data-ref="_M/I40E_PRTDCB_RUP_NOVLANUP_SHIFT">I40E_PRTDCB_RUP_NOVLANUP_SHIFT</dfn> 0</u></td></tr>
<tr><th id="304">304</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTDCB_RUP_NOVLANUP_MASK" data-ref="_M/I40E_PRTDCB_RUP_NOVLANUP_MASK">I40E_PRTDCB_RUP_NOVLANUP_MASK</dfn>  I40E_MASK(0x7, I40E_PRTDCB_RUP_NOVLANUP_SHIFT)</u></td></tr>
<tr><th id="305">305</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTDCB_RUP2TC" data-ref="_M/I40E_PRTDCB_RUP2TC">I40E_PRTDCB_RUP2TC</dfn>             0x001C09A0 /* Reset: CORER */</u></td></tr>
<tr><th id="306">306</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTDCB_RUP2TC_UP0TC_SHIFT" data-ref="_M/I40E_PRTDCB_RUP2TC_UP0TC_SHIFT">I40E_PRTDCB_RUP2TC_UP0TC_SHIFT</dfn> 0</u></td></tr>
<tr><th id="307">307</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTDCB_RUP2TC_UP0TC_MASK" data-ref="_M/I40E_PRTDCB_RUP2TC_UP0TC_MASK">I40E_PRTDCB_RUP2TC_UP0TC_MASK</dfn>  I40E_MASK(0x7, I40E_PRTDCB_RUP2TC_UP0TC_SHIFT)</u></td></tr>
<tr><th id="308">308</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTDCB_RUP2TC_UP1TC_SHIFT" data-ref="_M/I40E_PRTDCB_RUP2TC_UP1TC_SHIFT">I40E_PRTDCB_RUP2TC_UP1TC_SHIFT</dfn> 3</u></td></tr>
<tr><th id="309">309</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTDCB_RUP2TC_UP1TC_MASK" data-ref="_M/I40E_PRTDCB_RUP2TC_UP1TC_MASK">I40E_PRTDCB_RUP2TC_UP1TC_MASK</dfn>  I40E_MASK(0x7, I40E_PRTDCB_RUP2TC_UP1TC_SHIFT)</u></td></tr>
<tr><th id="310">310</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTDCB_RUP2TC_UP2TC_SHIFT" data-ref="_M/I40E_PRTDCB_RUP2TC_UP2TC_SHIFT">I40E_PRTDCB_RUP2TC_UP2TC_SHIFT</dfn> 6</u></td></tr>
<tr><th id="311">311</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTDCB_RUP2TC_UP2TC_MASK" data-ref="_M/I40E_PRTDCB_RUP2TC_UP2TC_MASK">I40E_PRTDCB_RUP2TC_UP2TC_MASK</dfn>  I40E_MASK(0x7, I40E_PRTDCB_RUP2TC_UP2TC_SHIFT)</u></td></tr>
<tr><th id="312">312</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTDCB_RUP2TC_UP3TC_SHIFT" data-ref="_M/I40E_PRTDCB_RUP2TC_UP3TC_SHIFT">I40E_PRTDCB_RUP2TC_UP3TC_SHIFT</dfn> 9</u></td></tr>
<tr><th id="313">313</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTDCB_RUP2TC_UP3TC_MASK" data-ref="_M/I40E_PRTDCB_RUP2TC_UP3TC_MASK">I40E_PRTDCB_RUP2TC_UP3TC_MASK</dfn>  I40E_MASK(0x7, I40E_PRTDCB_RUP2TC_UP3TC_SHIFT)</u></td></tr>
<tr><th id="314">314</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTDCB_RUP2TC_UP4TC_SHIFT" data-ref="_M/I40E_PRTDCB_RUP2TC_UP4TC_SHIFT">I40E_PRTDCB_RUP2TC_UP4TC_SHIFT</dfn> 12</u></td></tr>
<tr><th id="315">315</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTDCB_RUP2TC_UP4TC_MASK" data-ref="_M/I40E_PRTDCB_RUP2TC_UP4TC_MASK">I40E_PRTDCB_RUP2TC_UP4TC_MASK</dfn>  I40E_MASK(0x7, I40E_PRTDCB_RUP2TC_UP4TC_SHIFT)</u></td></tr>
<tr><th id="316">316</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTDCB_RUP2TC_UP5TC_SHIFT" data-ref="_M/I40E_PRTDCB_RUP2TC_UP5TC_SHIFT">I40E_PRTDCB_RUP2TC_UP5TC_SHIFT</dfn> 15</u></td></tr>
<tr><th id="317">317</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTDCB_RUP2TC_UP5TC_MASK" data-ref="_M/I40E_PRTDCB_RUP2TC_UP5TC_MASK">I40E_PRTDCB_RUP2TC_UP5TC_MASK</dfn>  I40E_MASK(0x7, I40E_PRTDCB_RUP2TC_UP5TC_SHIFT)</u></td></tr>
<tr><th id="318">318</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTDCB_RUP2TC_UP6TC_SHIFT" data-ref="_M/I40E_PRTDCB_RUP2TC_UP6TC_SHIFT">I40E_PRTDCB_RUP2TC_UP6TC_SHIFT</dfn> 18</u></td></tr>
<tr><th id="319">319</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTDCB_RUP2TC_UP6TC_MASK" data-ref="_M/I40E_PRTDCB_RUP2TC_UP6TC_MASK">I40E_PRTDCB_RUP2TC_UP6TC_MASK</dfn>  I40E_MASK(0x7, I40E_PRTDCB_RUP2TC_UP6TC_SHIFT)</u></td></tr>
<tr><th id="320">320</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTDCB_RUP2TC_UP7TC_SHIFT" data-ref="_M/I40E_PRTDCB_RUP2TC_UP7TC_SHIFT">I40E_PRTDCB_RUP2TC_UP7TC_SHIFT</dfn> 21</u></td></tr>
<tr><th id="321">321</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTDCB_RUP2TC_UP7TC_MASK" data-ref="_M/I40E_PRTDCB_RUP2TC_UP7TC_MASK">I40E_PRTDCB_RUP2TC_UP7TC_MASK</dfn>  I40E_MASK(0x7, I40E_PRTDCB_RUP2TC_UP7TC_SHIFT)</u></td></tr>
<tr><th id="322">322</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTDCB_RUPTQ" data-ref="_M/I40E_PRTDCB_RUPTQ">I40E_PRTDCB_RUPTQ</dfn>(_i)          (0x00122400 + ((_i) * 32)) /* _i=0...7 */ /* Reset: CORER */</u></td></tr>
<tr><th id="323">323</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTDCB_RUPTQ_MAX_INDEX" data-ref="_M/I40E_PRTDCB_RUPTQ_MAX_INDEX">I40E_PRTDCB_RUPTQ_MAX_INDEX</dfn>    7</u></td></tr>
<tr><th id="324">324</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTDCB_RUPTQ_RXQNUM_SHIFT" data-ref="_M/I40E_PRTDCB_RUPTQ_RXQNUM_SHIFT">I40E_PRTDCB_RUPTQ_RXQNUM_SHIFT</dfn> 0</u></td></tr>
<tr><th id="325">325</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTDCB_RUPTQ_RXQNUM_MASK" data-ref="_M/I40E_PRTDCB_RUPTQ_RXQNUM_MASK">I40E_PRTDCB_RUPTQ_RXQNUM_MASK</dfn>  I40E_MASK(0x3FFF, I40E_PRTDCB_RUPTQ_RXQNUM_SHIFT)</u></td></tr>
<tr><th id="326">326</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTDCB_TC2PFC" data-ref="_M/I40E_PRTDCB_TC2PFC">I40E_PRTDCB_TC2PFC</dfn>              0x001C0980 /* Reset: CORER */</u></td></tr>
<tr><th id="327">327</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTDCB_TC2PFC_TC2PFC_SHIFT" data-ref="_M/I40E_PRTDCB_TC2PFC_TC2PFC_SHIFT">I40E_PRTDCB_TC2PFC_TC2PFC_SHIFT</dfn> 0</u></td></tr>
<tr><th id="328">328</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTDCB_TC2PFC_TC2PFC_MASK" data-ref="_M/I40E_PRTDCB_TC2PFC_TC2PFC_MASK">I40E_PRTDCB_TC2PFC_TC2PFC_MASK</dfn>  I40E_MASK(0xFF, I40E_PRTDCB_TC2PFC_TC2PFC_SHIFT)</u></td></tr>
<tr><th id="329">329</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTDCB_TCMSTC" data-ref="_M/I40E_PRTDCB_TCMSTC">I40E_PRTDCB_TCMSTC</dfn>(_i)        (0x000A0040 + ((_i) * 32)) /* _i=0...7 */ /* Reset: CORER */</u></td></tr>
<tr><th id="330">330</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTDCB_TCMSTC_MAX_INDEX" data-ref="_M/I40E_PRTDCB_TCMSTC_MAX_INDEX">I40E_PRTDCB_TCMSTC_MAX_INDEX</dfn>  7</u></td></tr>
<tr><th id="331">331</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTDCB_TCMSTC_MSTC_SHIFT" data-ref="_M/I40E_PRTDCB_TCMSTC_MSTC_SHIFT">I40E_PRTDCB_TCMSTC_MSTC_SHIFT</dfn> 0</u></td></tr>
<tr><th id="332">332</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTDCB_TCMSTC_MSTC_MASK" data-ref="_M/I40E_PRTDCB_TCMSTC_MSTC_MASK">I40E_PRTDCB_TCMSTC_MSTC_MASK</dfn>  I40E_MASK(0xFFFFF, I40E_PRTDCB_TCMSTC_MSTC_SHIFT)</u></td></tr>
<tr><th id="333">333</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTDCB_TCPMC" data-ref="_M/I40E_PRTDCB_TCPMC">I40E_PRTDCB_TCPMC</dfn>                 0x000A21A0 /* Reset: CORER */</u></td></tr>
<tr><th id="334">334</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTDCB_TCPMC_CPM_SHIFT" data-ref="_M/I40E_PRTDCB_TCPMC_CPM_SHIFT">I40E_PRTDCB_TCPMC_CPM_SHIFT</dfn>       0</u></td></tr>
<tr><th id="335">335</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTDCB_TCPMC_CPM_MASK" data-ref="_M/I40E_PRTDCB_TCPMC_CPM_MASK">I40E_PRTDCB_TCPMC_CPM_MASK</dfn>        I40E_MASK(0x1FFF, I40E_PRTDCB_TCPMC_CPM_SHIFT)</u></td></tr>
<tr><th id="336">336</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTDCB_TCPMC_LLTC_SHIFT" data-ref="_M/I40E_PRTDCB_TCPMC_LLTC_SHIFT">I40E_PRTDCB_TCPMC_LLTC_SHIFT</dfn>      13</u></td></tr>
<tr><th id="337">337</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTDCB_TCPMC_LLTC_MASK" data-ref="_M/I40E_PRTDCB_TCPMC_LLTC_MASK">I40E_PRTDCB_TCPMC_LLTC_MASK</dfn>       I40E_MASK(0xFF, I40E_PRTDCB_TCPMC_LLTC_SHIFT)</u></td></tr>
<tr><th id="338">338</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTDCB_TCPMC_TCPM_MODE_SHIFT" data-ref="_M/I40E_PRTDCB_TCPMC_TCPM_MODE_SHIFT">I40E_PRTDCB_TCPMC_TCPM_MODE_SHIFT</dfn> 30</u></td></tr>
<tr><th id="339">339</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTDCB_TCPMC_TCPM_MODE_MASK" data-ref="_M/I40E_PRTDCB_TCPMC_TCPM_MODE_MASK">I40E_PRTDCB_TCPMC_TCPM_MODE_MASK</dfn>  I40E_MASK(0x1, I40E_PRTDCB_TCPMC_TCPM_MODE_SHIFT)</u></td></tr>
<tr><th id="340">340</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTDCB_TCWSTC" data-ref="_M/I40E_PRTDCB_TCWSTC">I40E_PRTDCB_TCWSTC</dfn>(_i)        (0x000A2040 + ((_i) * 32)) /* _i=0...7 */ /* Reset: CORER */</u></td></tr>
<tr><th id="341">341</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTDCB_TCWSTC_MAX_INDEX" data-ref="_M/I40E_PRTDCB_TCWSTC_MAX_INDEX">I40E_PRTDCB_TCWSTC_MAX_INDEX</dfn>  7</u></td></tr>
<tr><th id="342">342</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTDCB_TCWSTC_MSTC_SHIFT" data-ref="_M/I40E_PRTDCB_TCWSTC_MSTC_SHIFT">I40E_PRTDCB_TCWSTC_MSTC_SHIFT</dfn> 0</u></td></tr>
<tr><th id="343">343</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTDCB_TCWSTC_MSTC_MASK" data-ref="_M/I40E_PRTDCB_TCWSTC_MSTC_MASK">I40E_PRTDCB_TCWSTC_MSTC_MASK</dfn>  I40E_MASK(0xFFFFF, I40E_PRTDCB_TCWSTC_MSTC_SHIFT)</u></td></tr>
<tr><th id="344">344</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTDCB_TDPMC" data-ref="_M/I40E_PRTDCB_TDPMC">I40E_PRTDCB_TDPMC</dfn>                 0x000A0180 /* Reset: CORER */</u></td></tr>
<tr><th id="345">345</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTDCB_TDPMC_DPM_SHIFT" data-ref="_M/I40E_PRTDCB_TDPMC_DPM_SHIFT">I40E_PRTDCB_TDPMC_DPM_SHIFT</dfn>       0</u></td></tr>
<tr><th id="346">346</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTDCB_TDPMC_DPM_MASK" data-ref="_M/I40E_PRTDCB_TDPMC_DPM_MASK">I40E_PRTDCB_TDPMC_DPM_MASK</dfn>        I40E_MASK(0xFF, I40E_PRTDCB_TDPMC_DPM_SHIFT)</u></td></tr>
<tr><th id="347">347</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTDCB_TDPMC_TCPM_MODE_SHIFT" data-ref="_M/I40E_PRTDCB_TDPMC_TCPM_MODE_SHIFT">I40E_PRTDCB_TDPMC_TCPM_MODE_SHIFT</dfn> 30</u></td></tr>
<tr><th id="348">348</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTDCB_TDPMC_TCPM_MODE_MASK" data-ref="_M/I40E_PRTDCB_TDPMC_TCPM_MODE_MASK">I40E_PRTDCB_TDPMC_TCPM_MODE_MASK</dfn>  I40E_MASK(0x1, I40E_PRTDCB_TDPMC_TCPM_MODE_SHIFT)</u></td></tr>
<tr><th id="349">349</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTDCB_TETSC_TCB" data-ref="_M/I40E_PRTDCB_TETSC_TCB">I40E_PRTDCB_TETSC_TCB</dfn>                             0x000AE060 /* Reset: CORER */</u></td></tr>
<tr><th id="350">350</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTDCB_TETSC_TCB_EN_LL_STRICT_PRIORITY_SHIFT" data-ref="_M/I40E_PRTDCB_TETSC_TCB_EN_LL_STRICT_PRIORITY_SHIFT">I40E_PRTDCB_TETSC_TCB_EN_LL_STRICT_PRIORITY_SHIFT</dfn> 0</u></td></tr>
<tr><th id="351">351</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTDCB_TETSC_TCB_EN_LL_STRICT_PRIORITY_MASK" data-ref="_M/I40E_PRTDCB_TETSC_TCB_EN_LL_STRICT_PRIORITY_MASK">I40E_PRTDCB_TETSC_TCB_EN_LL_STRICT_PRIORITY_MASK</dfn>  I40E_MASK(0x1, I40E_PRTDCB_TETSC_TCB_EN_LL_STRICT_PRIORITY_SHIFT)</u></td></tr>
<tr><th id="352">352</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTDCB_TETSC_TCB_LLTC_SHIFT" data-ref="_M/I40E_PRTDCB_TETSC_TCB_LLTC_SHIFT">I40E_PRTDCB_TETSC_TCB_LLTC_SHIFT</dfn>                  8</u></td></tr>
<tr><th id="353">353</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTDCB_TETSC_TCB_LLTC_MASK" data-ref="_M/I40E_PRTDCB_TETSC_TCB_LLTC_MASK">I40E_PRTDCB_TETSC_TCB_LLTC_MASK</dfn>                   I40E_MASK(0xFF, I40E_PRTDCB_TETSC_TCB_LLTC_SHIFT)</u></td></tr>
<tr><th id="354">354</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTDCB_TETSC_TPB" data-ref="_M/I40E_PRTDCB_TETSC_TPB">I40E_PRTDCB_TETSC_TPB</dfn>                             0x00098060 /* Reset: CORER */</u></td></tr>
<tr><th id="355">355</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTDCB_TETSC_TPB_EN_LL_STRICT_PRIORITY_SHIFT" data-ref="_M/I40E_PRTDCB_TETSC_TPB_EN_LL_STRICT_PRIORITY_SHIFT">I40E_PRTDCB_TETSC_TPB_EN_LL_STRICT_PRIORITY_SHIFT</dfn> 0</u></td></tr>
<tr><th id="356">356</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTDCB_TETSC_TPB_EN_LL_STRICT_PRIORITY_MASK" data-ref="_M/I40E_PRTDCB_TETSC_TPB_EN_LL_STRICT_PRIORITY_MASK">I40E_PRTDCB_TETSC_TPB_EN_LL_STRICT_PRIORITY_MASK</dfn>  I40E_MASK(0x1, I40E_PRTDCB_TETSC_TPB_EN_LL_STRICT_PRIORITY_SHIFT)</u></td></tr>
<tr><th id="357">357</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTDCB_TETSC_TPB_LLTC_SHIFT" data-ref="_M/I40E_PRTDCB_TETSC_TPB_LLTC_SHIFT">I40E_PRTDCB_TETSC_TPB_LLTC_SHIFT</dfn>                  8</u></td></tr>
<tr><th id="358">358</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTDCB_TETSC_TPB_LLTC_MASK" data-ref="_M/I40E_PRTDCB_TETSC_TPB_LLTC_MASK">I40E_PRTDCB_TETSC_TPB_LLTC_MASK</dfn>                   I40E_MASK(0xFF, I40E_PRTDCB_TETSC_TPB_LLTC_SHIFT)</u></td></tr>
<tr><th id="359">359</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTDCB_TFCS" data-ref="_M/I40E_PRTDCB_TFCS">I40E_PRTDCB_TFCS</dfn>              0x001E4560 /* Reset: GLOBR */</u></td></tr>
<tr><th id="360">360</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTDCB_TFCS_TXOFF_SHIFT" data-ref="_M/I40E_PRTDCB_TFCS_TXOFF_SHIFT">I40E_PRTDCB_TFCS_TXOFF_SHIFT</dfn>  0</u></td></tr>
<tr><th id="361">361</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTDCB_TFCS_TXOFF_MASK" data-ref="_M/I40E_PRTDCB_TFCS_TXOFF_MASK">I40E_PRTDCB_TFCS_TXOFF_MASK</dfn>   I40E_MASK(0x1, I40E_PRTDCB_TFCS_TXOFF_SHIFT)</u></td></tr>
<tr><th id="362">362</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTDCB_TFCS_TXOFF0_SHIFT" data-ref="_M/I40E_PRTDCB_TFCS_TXOFF0_SHIFT">I40E_PRTDCB_TFCS_TXOFF0_SHIFT</dfn> 8</u></td></tr>
<tr><th id="363">363</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTDCB_TFCS_TXOFF0_MASK" data-ref="_M/I40E_PRTDCB_TFCS_TXOFF0_MASK">I40E_PRTDCB_TFCS_TXOFF0_MASK</dfn>  I40E_MASK(0x1, I40E_PRTDCB_TFCS_TXOFF0_SHIFT)</u></td></tr>
<tr><th id="364">364</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTDCB_TFCS_TXOFF1_SHIFT" data-ref="_M/I40E_PRTDCB_TFCS_TXOFF1_SHIFT">I40E_PRTDCB_TFCS_TXOFF1_SHIFT</dfn> 9</u></td></tr>
<tr><th id="365">365</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTDCB_TFCS_TXOFF1_MASK" data-ref="_M/I40E_PRTDCB_TFCS_TXOFF1_MASK">I40E_PRTDCB_TFCS_TXOFF1_MASK</dfn>  I40E_MASK(0x1, I40E_PRTDCB_TFCS_TXOFF1_SHIFT)</u></td></tr>
<tr><th id="366">366</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTDCB_TFCS_TXOFF2_SHIFT" data-ref="_M/I40E_PRTDCB_TFCS_TXOFF2_SHIFT">I40E_PRTDCB_TFCS_TXOFF2_SHIFT</dfn> 10</u></td></tr>
<tr><th id="367">367</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTDCB_TFCS_TXOFF2_MASK" data-ref="_M/I40E_PRTDCB_TFCS_TXOFF2_MASK">I40E_PRTDCB_TFCS_TXOFF2_MASK</dfn>  I40E_MASK(0x1, I40E_PRTDCB_TFCS_TXOFF2_SHIFT)</u></td></tr>
<tr><th id="368">368</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTDCB_TFCS_TXOFF3_SHIFT" data-ref="_M/I40E_PRTDCB_TFCS_TXOFF3_SHIFT">I40E_PRTDCB_TFCS_TXOFF3_SHIFT</dfn> 11</u></td></tr>
<tr><th id="369">369</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTDCB_TFCS_TXOFF3_MASK" data-ref="_M/I40E_PRTDCB_TFCS_TXOFF3_MASK">I40E_PRTDCB_TFCS_TXOFF3_MASK</dfn>  I40E_MASK(0x1, I40E_PRTDCB_TFCS_TXOFF3_SHIFT)</u></td></tr>
<tr><th id="370">370</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTDCB_TFCS_TXOFF4_SHIFT" data-ref="_M/I40E_PRTDCB_TFCS_TXOFF4_SHIFT">I40E_PRTDCB_TFCS_TXOFF4_SHIFT</dfn> 12</u></td></tr>
<tr><th id="371">371</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTDCB_TFCS_TXOFF4_MASK" data-ref="_M/I40E_PRTDCB_TFCS_TXOFF4_MASK">I40E_PRTDCB_TFCS_TXOFF4_MASK</dfn>  I40E_MASK(0x1, I40E_PRTDCB_TFCS_TXOFF4_SHIFT)</u></td></tr>
<tr><th id="372">372</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTDCB_TFCS_TXOFF5_SHIFT" data-ref="_M/I40E_PRTDCB_TFCS_TXOFF5_SHIFT">I40E_PRTDCB_TFCS_TXOFF5_SHIFT</dfn> 13</u></td></tr>
<tr><th id="373">373</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTDCB_TFCS_TXOFF5_MASK" data-ref="_M/I40E_PRTDCB_TFCS_TXOFF5_MASK">I40E_PRTDCB_TFCS_TXOFF5_MASK</dfn>  I40E_MASK(0x1, I40E_PRTDCB_TFCS_TXOFF5_SHIFT)</u></td></tr>
<tr><th id="374">374</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTDCB_TFCS_TXOFF6_SHIFT" data-ref="_M/I40E_PRTDCB_TFCS_TXOFF6_SHIFT">I40E_PRTDCB_TFCS_TXOFF6_SHIFT</dfn> 14</u></td></tr>
<tr><th id="375">375</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTDCB_TFCS_TXOFF6_MASK" data-ref="_M/I40E_PRTDCB_TFCS_TXOFF6_MASK">I40E_PRTDCB_TFCS_TXOFF6_MASK</dfn>  I40E_MASK(0x1, I40E_PRTDCB_TFCS_TXOFF6_SHIFT)</u></td></tr>
<tr><th id="376">376</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTDCB_TFCS_TXOFF7_SHIFT" data-ref="_M/I40E_PRTDCB_TFCS_TXOFF7_SHIFT">I40E_PRTDCB_TFCS_TXOFF7_SHIFT</dfn> 15</u></td></tr>
<tr><th id="377">377</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTDCB_TFCS_TXOFF7_MASK" data-ref="_M/I40E_PRTDCB_TFCS_TXOFF7_MASK">I40E_PRTDCB_TFCS_TXOFF7_MASK</dfn>  I40E_MASK(0x1, I40E_PRTDCB_TFCS_TXOFF7_SHIFT)</u></td></tr>
<tr><th id="378">378</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTDCB_TPFCTS" data-ref="_M/I40E_PRTDCB_TPFCTS">I40E_PRTDCB_TPFCTS</dfn>(_i)            (0x001E4660 + ((_i) * 32)) /* _i=0...7 */ /* Reset: GLOBR */</u></td></tr>
<tr><th id="379">379</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTDCB_TPFCTS_MAX_INDEX" data-ref="_M/I40E_PRTDCB_TPFCTS_MAX_INDEX">I40E_PRTDCB_TPFCTS_MAX_INDEX</dfn>      7</u></td></tr>
<tr><th id="380">380</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTDCB_TPFCTS_PFCTIMER_SHIFT" data-ref="_M/I40E_PRTDCB_TPFCTS_PFCTIMER_SHIFT">I40E_PRTDCB_TPFCTS_PFCTIMER_SHIFT</dfn> 0</u></td></tr>
<tr><th id="381">381</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTDCB_TPFCTS_PFCTIMER_MASK" data-ref="_M/I40E_PRTDCB_TPFCTS_PFCTIMER_MASK">I40E_PRTDCB_TPFCTS_PFCTIMER_MASK</dfn>  I40E_MASK(0x3FFF, I40E_PRTDCB_TPFCTS_PFCTIMER_SHIFT)</u></td></tr>
<tr><th id="382">382</th><td><u>#define <dfn class="macro" id="_M/I40E_GLFCOE_RCTL" data-ref="_M/I40E_GLFCOE_RCTL">I40E_GLFCOE_RCTL</dfn>                0x00269B94 /* Reset: CORER */</u></td></tr>
<tr><th id="383">383</th><td><u>#define <dfn class="macro" id="_M/I40E_GLFCOE_RCTL_FCOEVER_SHIFT" data-ref="_M/I40E_GLFCOE_RCTL_FCOEVER_SHIFT">I40E_GLFCOE_RCTL_FCOEVER_SHIFT</dfn>  0</u></td></tr>
<tr><th id="384">384</th><td><u>#define <dfn class="macro" id="_M/I40E_GLFCOE_RCTL_FCOEVER_MASK" data-ref="_M/I40E_GLFCOE_RCTL_FCOEVER_MASK">I40E_GLFCOE_RCTL_FCOEVER_MASK</dfn>   I40E_MASK(0xF, I40E_GLFCOE_RCTL_FCOEVER_SHIFT)</u></td></tr>
<tr><th id="385">385</th><td><u>#define <dfn class="macro" id="_M/I40E_GLFCOE_RCTL_SAVBAD_SHIFT" data-ref="_M/I40E_GLFCOE_RCTL_SAVBAD_SHIFT">I40E_GLFCOE_RCTL_SAVBAD_SHIFT</dfn>   4</u></td></tr>
<tr><th id="386">386</th><td><u>#define <dfn class="macro" id="_M/I40E_GLFCOE_RCTL_SAVBAD_MASK" data-ref="_M/I40E_GLFCOE_RCTL_SAVBAD_MASK">I40E_GLFCOE_RCTL_SAVBAD_MASK</dfn>    I40E_MASK(0x1, I40E_GLFCOE_RCTL_SAVBAD_SHIFT)</u></td></tr>
<tr><th id="387">387</th><td><u>#define <dfn class="macro" id="_M/I40E_GLFCOE_RCTL_ICRC_SHIFT" data-ref="_M/I40E_GLFCOE_RCTL_ICRC_SHIFT">I40E_GLFCOE_RCTL_ICRC_SHIFT</dfn>     5</u></td></tr>
<tr><th id="388">388</th><td><u>#define <dfn class="macro" id="_M/I40E_GLFCOE_RCTL_ICRC_MASK" data-ref="_M/I40E_GLFCOE_RCTL_ICRC_MASK">I40E_GLFCOE_RCTL_ICRC_MASK</dfn>      I40E_MASK(0x1, I40E_GLFCOE_RCTL_ICRC_SHIFT)</u></td></tr>
<tr><th id="389">389</th><td><u>#define <dfn class="macro" id="_M/I40E_GLFCOE_RCTL_MAX_SIZE_SHIFT" data-ref="_M/I40E_GLFCOE_RCTL_MAX_SIZE_SHIFT">I40E_GLFCOE_RCTL_MAX_SIZE_SHIFT</dfn> 16</u></td></tr>
<tr><th id="390">390</th><td><u>#define <dfn class="macro" id="_M/I40E_GLFCOE_RCTL_MAX_SIZE_MASK" data-ref="_M/I40E_GLFCOE_RCTL_MAX_SIZE_MASK">I40E_GLFCOE_RCTL_MAX_SIZE_MASK</dfn>  I40E_MASK(0x3FFF, I40E_GLFCOE_RCTL_MAX_SIZE_SHIFT)</u></td></tr>
<tr><th id="391">391</th><td><u>#define <dfn class="macro" id="_M/I40E_GL_FWSTS" data-ref="_M/I40E_GL_FWSTS">I40E_GL_FWSTS</dfn>             0x00083048 /* Reset: POR */</u></td></tr>
<tr><th id="392">392</th><td><u>#define <dfn class="macro" id="_M/I40E_GL_FWSTS_FWS0B_SHIFT" data-ref="_M/I40E_GL_FWSTS_FWS0B_SHIFT">I40E_GL_FWSTS_FWS0B_SHIFT</dfn> 0</u></td></tr>
<tr><th id="393">393</th><td><u>#define <dfn class="macro" id="_M/I40E_GL_FWSTS_FWS0B_MASK" data-ref="_M/I40E_GL_FWSTS_FWS0B_MASK">I40E_GL_FWSTS_FWS0B_MASK</dfn>  I40E_MASK(0xFF, I40E_GL_FWSTS_FWS0B_SHIFT)</u></td></tr>
<tr><th id="394">394</th><td><u>#define <dfn class="macro" id="_M/I40E_GL_FWSTS_FWRI_SHIFT" data-ref="_M/I40E_GL_FWSTS_FWRI_SHIFT">I40E_GL_FWSTS_FWRI_SHIFT</dfn>  9</u></td></tr>
<tr><th id="395">395</th><td><u>#define <dfn class="macro" id="_M/I40E_GL_FWSTS_FWRI_MASK" data-ref="_M/I40E_GL_FWSTS_FWRI_MASK">I40E_GL_FWSTS_FWRI_MASK</dfn>   I40E_MASK(0x1, I40E_GL_FWSTS_FWRI_SHIFT)</u></td></tr>
<tr><th id="396">396</th><td><u>#define <dfn class="macro" id="_M/I40E_GL_FWSTS_FWS1B_SHIFT" data-ref="_M/I40E_GL_FWSTS_FWS1B_SHIFT">I40E_GL_FWSTS_FWS1B_SHIFT</dfn> 16</u></td></tr>
<tr><th id="397">397</th><td><u>#define <dfn class="macro" id="_M/I40E_GL_FWSTS_FWS1B_MASK" data-ref="_M/I40E_GL_FWSTS_FWS1B_MASK">I40E_GL_FWSTS_FWS1B_MASK</dfn>  I40E_MASK(0xFF, I40E_GL_FWSTS_FWS1B_SHIFT)</u></td></tr>
<tr><th id="398">398</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_CLKSTAT" data-ref="_M/I40E_GLGEN_CLKSTAT">I40E_GLGEN_CLKSTAT</dfn>                    0x000B8184 /* Reset: POR */</u></td></tr>
<tr><th id="399">399</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_CLKSTAT_CLKMODE_SHIFT" data-ref="_M/I40E_GLGEN_CLKSTAT_CLKMODE_SHIFT">I40E_GLGEN_CLKSTAT_CLKMODE_SHIFT</dfn>      0</u></td></tr>
<tr><th id="400">400</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_CLKSTAT_CLKMODE_MASK" data-ref="_M/I40E_GLGEN_CLKSTAT_CLKMODE_MASK">I40E_GLGEN_CLKSTAT_CLKMODE_MASK</dfn>       I40E_MASK(0x1, I40E_GLGEN_CLKSTAT_CLKMODE_SHIFT)</u></td></tr>
<tr><th id="401">401</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_CLKSTAT_U_CLK_SPEED_SHIFT" data-ref="_M/I40E_GLGEN_CLKSTAT_U_CLK_SPEED_SHIFT">I40E_GLGEN_CLKSTAT_U_CLK_SPEED_SHIFT</dfn>  4</u></td></tr>
<tr><th id="402">402</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_CLKSTAT_U_CLK_SPEED_MASK" data-ref="_M/I40E_GLGEN_CLKSTAT_U_CLK_SPEED_MASK">I40E_GLGEN_CLKSTAT_U_CLK_SPEED_MASK</dfn>   I40E_MASK(0x3, I40E_GLGEN_CLKSTAT_U_CLK_SPEED_SHIFT)</u></td></tr>
<tr><th id="403">403</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_CLKSTAT_P0_CLK_SPEED_SHIFT" data-ref="_M/I40E_GLGEN_CLKSTAT_P0_CLK_SPEED_SHIFT">I40E_GLGEN_CLKSTAT_P0_CLK_SPEED_SHIFT</dfn> 8</u></td></tr>
<tr><th id="404">404</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_CLKSTAT_P0_CLK_SPEED_MASK" data-ref="_M/I40E_GLGEN_CLKSTAT_P0_CLK_SPEED_MASK">I40E_GLGEN_CLKSTAT_P0_CLK_SPEED_MASK</dfn>  I40E_MASK(0x7, I40E_GLGEN_CLKSTAT_P0_CLK_SPEED_SHIFT)</u></td></tr>
<tr><th id="405">405</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_CLKSTAT_P1_CLK_SPEED_SHIFT" data-ref="_M/I40E_GLGEN_CLKSTAT_P1_CLK_SPEED_SHIFT">I40E_GLGEN_CLKSTAT_P1_CLK_SPEED_SHIFT</dfn> 12</u></td></tr>
<tr><th id="406">406</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_CLKSTAT_P1_CLK_SPEED_MASK" data-ref="_M/I40E_GLGEN_CLKSTAT_P1_CLK_SPEED_MASK">I40E_GLGEN_CLKSTAT_P1_CLK_SPEED_MASK</dfn>  I40E_MASK(0x7, I40E_GLGEN_CLKSTAT_P1_CLK_SPEED_SHIFT)</u></td></tr>
<tr><th id="407">407</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_CLKSTAT_P2_CLK_SPEED_SHIFT" data-ref="_M/I40E_GLGEN_CLKSTAT_P2_CLK_SPEED_SHIFT">I40E_GLGEN_CLKSTAT_P2_CLK_SPEED_SHIFT</dfn> 16</u></td></tr>
<tr><th id="408">408</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_CLKSTAT_P2_CLK_SPEED_MASK" data-ref="_M/I40E_GLGEN_CLKSTAT_P2_CLK_SPEED_MASK">I40E_GLGEN_CLKSTAT_P2_CLK_SPEED_MASK</dfn>  I40E_MASK(0x7, I40E_GLGEN_CLKSTAT_P2_CLK_SPEED_SHIFT)</u></td></tr>
<tr><th id="409">409</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_CLKSTAT_P3_CLK_SPEED_SHIFT" data-ref="_M/I40E_GLGEN_CLKSTAT_P3_CLK_SPEED_SHIFT">I40E_GLGEN_CLKSTAT_P3_CLK_SPEED_SHIFT</dfn> 20</u></td></tr>
<tr><th id="410">410</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_CLKSTAT_P3_CLK_SPEED_MASK" data-ref="_M/I40E_GLGEN_CLKSTAT_P3_CLK_SPEED_MASK">I40E_GLGEN_CLKSTAT_P3_CLK_SPEED_MASK</dfn>  I40E_MASK(0x7, I40E_GLGEN_CLKSTAT_P3_CLK_SPEED_SHIFT)</u></td></tr>
<tr><th id="411">411</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_GPIO_CTL" data-ref="_M/I40E_GLGEN_GPIO_CTL">I40E_GLGEN_GPIO_CTL</dfn>(_i)                (0x00088100 + ((_i) * 4)) /* _i=0...29 */ /* Reset: POR */</u></td></tr>
<tr><th id="412">412</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_GPIO_CTL_MAX_INDEX" data-ref="_M/I40E_GLGEN_GPIO_CTL_MAX_INDEX">I40E_GLGEN_GPIO_CTL_MAX_INDEX</dfn>          29</u></td></tr>
<tr><th id="413">413</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_GPIO_CTL_PRT_NUM_SHIFT" data-ref="_M/I40E_GLGEN_GPIO_CTL_PRT_NUM_SHIFT">I40E_GLGEN_GPIO_CTL_PRT_NUM_SHIFT</dfn>      0</u></td></tr>
<tr><th id="414">414</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_GPIO_CTL_PRT_NUM_MASK" data-ref="_M/I40E_GLGEN_GPIO_CTL_PRT_NUM_MASK">I40E_GLGEN_GPIO_CTL_PRT_NUM_MASK</dfn>       I40E_MASK(0x3, I40E_GLGEN_GPIO_CTL_PRT_NUM_SHIFT)</u></td></tr>
<tr><th id="415">415</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_GPIO_CTL_PRT_NUM_NA_SHIFT" data-ref="_M/I40E_GLGEN_GPIO_CTL_PRT_NUM_NA_SHIFT">I40E_GLGEN_GPIO_CTL_PRT_NUM_NA_SHIFT</dfn>   3</u></td></tr>
<tr><th id="416">416</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_GPIO_CTL_PRT_NUM_NA_MASK" data-ref="_M/I40E_GLGEN_GPIO_CTL_PRT_NUM_NA_MASK">I40E_GLGEN_GPIO_CTL_PRT_NUM_NA_MASK</dfn>    I40E_MASK(0x1, I40E_GLGEN_GPIO_CTL_PRT_NUM_NA_SHIFT)</u></td></tr>
<tr><th id="417">417</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_GPIO_CTL_PIN_DIR_SHIFT" data-ref="_M/I40E_GLGEN_GPIO_CTL_PIN_DIR_SHIFT">I40E_GLGEN_GPIO_CTL_PIN_DIR_SHIFT</dfn>      4</u></td></tr>
<tr><th id="418">418</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_GPIO_CTL_PIN_DIR_MASK" data-ref="_M/I40E_GLGEN_GPIO_CTL_PIN_DIR_MASK">I40E_GLGEN_GPIO_CTL_PIN_DIR_MASK</dfn>       I40E_MASK(0x1, I40E_GLGEN_GPIO_CTL_PIN_DIR_SHIFT)</u></td></tr>
<tr><th id="419">419</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_GPIO_CTL_TRI_CTL_SHIFT" data-ref="_M/I40E_GLGEN_GPIO_CTL_TRI_CTL_SHIFT">I40E_GLGEN_GPIO_CTL_TRI_CTL_SHIFT</dfn>      5</u></td></tr>
<tr><th id="420">420</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_GPIO_CTL_TRI_CTL_MASK" data-ref="_M/I40E_GLGEN_GPIO_CTL_TRI_CTL_MASK">I40E_GLGEN_GPIO_CTL_TRI_CTL_MASK</dfn>       I40E_MASK(0x1, I40E_GLGEN_GPIO_CTL_TRI_CTL_SHIFT)</u></td></tr>
<tr><th id="421">421</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_GPIO_CTL_OUT_CTL_SHIFT" data-ref="_M/I40E_GLGEN_GPIO_CTL_OUT_CTL_SHIFT">I40E_GLGEN_GPIO_CTL_OUT_CTL_SHIFT</dfn>      6</u></td></tr>
<tr><th id="422">422</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_GPIO_CTL_OUT_CTL_MASK" data-ref="_M/I40E_GLGEN_GPIO_CTL_OUT_CTL_MASK">I40E_GLGEN_GPIO_CTL_OUT_CTL_MASK</dfn>       I40E_MASK(0x1, I40E_GLGEN_GPIO_CTL_OUT_CTL_SHIFT)</u></td></tr>
<tr><th id="423">423</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_GPIO_CTL_PIN_FUNC_SHIFT" data-ref="_M/I40E_GLGEN_GPIO_CTL_PIN_FUNC_SHIFT">I40E_GLGEN_GPIO_CTL_PIN_FUNC_SHIFT</dfn>     7</u></td></tr>
<tr><th id="424">424</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_GPIO_CTL_PIN_FUNC_MASK" data-ref="_M/I40E_GLGEN_GPIO_CTL_PIN_FUNC_MASK">I40E_GLGEN_GPIO_CTL_PIN_FUNC_MASK</dfn>      I40E_MASK(0x7, I40E_GLGEN_GPIO_CTL_PIN_FUNC_SHIFT)</u></td></tr>
<tr><th id="425">425</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_GPIO_CTL_LED_INVRT_SHIFT" data-ref="_M/I40E_GLGEN_GPIO_CTL_LED_INVRT_SHIFT">I40E_GLGEN_GPIO_CTL_LED_INVRT_SHIFT</dfn>    10</u></td></tr>
<tr><th id="426">426</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_GPIO_CTL_LED_INVRT_MASK" data-ref="_M/I40E_GLGEN_GPIO_CTL_LED_INVRT_MASK">I40E_GLGEN_GPIO_CTL_LED_INVRT_MASK</dfn>     I40E_MASK(0x1, I40E_GLGEN_GPIO_CTL_LED_INVRT_SHIFT)</u></td></tr>
<tr><th id="427">427</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_GPIO_CTL_LED_BLINK_SHIFT" data-ref="_M/I40E_GLGEN_GPIO_CTL_LED_BLINK_SHIFT">I40E_GLGEN_GPIO_CTL_LED_BLINK_SHIFT</dfn>    11</u></td></tr>
<tr><th id="428">428</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_GPIO_CTL_LED_BLINK_MASK" data-ref="_M/I40E_GLGEN_GPIO_CTL_LED_BLINK_MASK">I40E_GLGEN_GPIO_CTL_LED_BLINK_MASK</dfn>     I40E_MASK(0x1, I40E_GLGEN_GPIO_CTL_LED_BLINK_SHIFT)</u></td></tr>
<tr><th id="429">429</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_GPIO_CTL_LED_MODE_SHIFT" data-ref="_M/I40E_GLGEN_GPIO_CTL_LED_MODE_SHIFT">I40E_GLGEN_GPIO_CTL_LED_MODE_SHIFT</dfn>     12</u></td></tr>
<tr><th id="430">430</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_GPIO_CTL_LED_MODE_MASK" data-ref="_M/I40E_GLGEN_GPIO_CTL_LED_MODE_MASK">I40E_GLGEN_GPIO_CTL_LED_MODE_MASK</dfn>      I40E_MASK(0x1F, I40E_GLGEN_GPIO_CTL_LED_MODE_SHIFT)</u></td></tr>
<tr><th id="431">431</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_GPIO_CTL_INT_MODE_SHIFT" data-ref="_M/I40E_GLGEN_GPIO_CTL_INT_MODE_SHIFT">I40E_GLGEN_GPIO_CTL_INT_MODE_SHIFT</dfn>     17</u></td></tr>
<tr><th id="432">432</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_GPIO_CTL_INT_MODE_MASK" data-ref="_M/I40E_GLGEN_GPIO_CTL_INT_MODE_MASK">I40E_GLGEN_GPIO_CTL_INT_MODE_MASK</dfn>      I40E_MASK(0x3, I40E_GLGEN_GPIO_CTL_INT_MODE_SHIFT)</u></td></tr>
<tr><th id="433">433</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_GPIO_CTL_OUT_DEFAULT_SHIFT" data-ref="_M/I40E_GLGEN_GPIO_CTL_OUT_DEFAULT_SHIFT">I40E_GLGEN_GPIO_CTL_OUT_DEFAULT_SHIFT</dfn>  19</u></td></tr>
<tr><th id="434">434</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_GPIO_CTL_OUT_DEFAULT_MASK" data-ref="_M/I40E_GLGEN_GPIO_CTL_OUT_DEFAULT_MASK">I40E_GLGEN_GPIO_CTL_OUT_DEFAULT_MASK</dfn>   I40E_MASK(0x1, I40E_GLGEN_GPIO_CTL_OUT_DEFAULT_SHIFT)</u></td></tr>
<tr><th id="435">435</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_GPIO_CTL_PHY_PIN_NAME_SHIFT" data-ref="_M/I40E_GLGEN_GPIO_CTL_PHY_PIN_NAME_SHIFT">I40E_GLGEN_GPIO_CTL_PHY_PIN_NAME_SHIFT</dfn> 20</u></td></tr>
<tr><th id="436">436</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_GPIO_CTL_PHY_PIN_NAME_MASK" data-ref="_M/I40E_GLGEN_GPIO_CTL_PHY_PIN_NAME_MASK">I40E_GLGEN_GPIO_CTL_PHY_PIN_NAME_MASK</dfn>  I40E_MASK(0x3F, I40E_GLGEN_GPIO_CTL_PHY_PIN_NAME_SHIFT)</u></td></tr>
<tr><th id="437">437</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_GPIO_CTL_PRT_BIT_MAP_SHIFT" data-ref="_M/I40E_GLGEN_GPIO_CTL_PRT_BIT_MAP_SHIFT">I40E_GLGEN_GPIO_CTL_PRT_BIT_MAP_SHIFT</dfn>  26</u></td></tr>
<tr><th id="438">438</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_GPIO_CTL_PRT_BIT_MAP_MASK" data-ref="_M/I40E_GLGEN_GPIO_CTL_PRT_BIT_MAP_MASK">I40E_GLGEN_GPIO_CTL_PRT_BIT_MAP_MASK</dfn>   I40E_MASK(0xF, I40E_GLGEN_GPIO_CTL_PRT_BIT_MAP_SHIFT)</u></td></tr>
<tr><th id="439">439</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_GPIO_SET" data-ref="_M/I40E_GLGEN_GPIO_SET">I40E_GLGEN_GPIO_SET</dfn>                 0x00088184 /* Reset: POR */</u></td></tr>
<tr><th id="440">440</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_GPIO_SET_GPIO_INDX_SHIFT" data-ref="_M/I40E_GLGEN_GPIO_SET_GPIO_INDX_SHIFT">I40E_GLGEN_GPIO_SET_GPIO_INDX_SHIFT</dfn> 0</u></td></tr>
<tr><th id="441">441</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_GPIO_SET_GPIO_INDX_MASK" data-ref="_M/I40E_GLGEN_GPIO_SET_GPIO_INDX_MASK">I40E_GLGEN_GPIO_SET_GPIO_INDX_MASK</dfn>  I40E_MASK(0x1F, I40E_GLGEN_GPIO_SET_GPIO_INDX_SHIFT)</u></td></tr>
<tr><th id="442">442</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_GPIO_SET_SDP_DATA_SHIFT" data-ref="_M/I40E_GLGEN_GPIO_SET_SDP_DATA_SHIFT">I40E_GLGEN_GPIO_SET_SDP_DATA_SHIFT</dfn>  5</u></td></tr>
<tr><th id="443">443</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_GPIO_SET_SDP_DATA_MASK" data-ref="_M/I40E_GLGEN_GPIO_SET_SDP_DATA_MASK">I40E_GLGEN_GPIO_SET_SDP_DATA_MASK</dfn>   I40E_MASK(0x1, I40E_GLGEN_GPIO_SET_SDP_DATA_SHIFT)</u></td></tr>
<tr><th id="444">444</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_GPIO_SET_DRIVE_SDP_SHIFT" data-ref="_M/I40E_GLGEN_GPIO_SET_DRIVE_SDP_SHIFT">I40E_GLGEN_GPIO_SET_DRIVE_SDP_SHIFT</dfn> 6</u></td></tr>
<tr><th id="445">445</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_GPIO_SET_DRIVE_SDP_MASK" data-ref="_M/I40E_GLGEN_GPIO_SET_DRIVE_SDP_MASK">I40E_GLGEN_GPIO_SET_DRIVE_SDP_MASK</dfn>  I40E_MASK(0x1, I40E_GLGEN_GPIO_SET_DRIVE_SDP_SHIFT)</u></td></tr>
<tr><th id="446">446</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_GPIO_STAT" data-ref="_M/I40E_GLGEN_GPIO_STAT">I40E_GLGEN_GPIO_STAT</dfn>                  0x0008817C /* Reset: POR */</u></td></tr>
<tr><th id="447">447</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_GPIO_STAT_GPIO_VALUE_SHIFT" data-ref="_M/I40E_GLGEN_GPIO_STAT_GPIO_VALUE_SHIFT">I40E_GLGEN_GPIO_STAT_GPIO_VALUE_SHIFT</dfn> 0</u></td></tr>
<tr><th id="448">448</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_GPIO_STAT_GPIO_VALUE_MASK" data-ref="_M/I40E_GLGEN_GPIO_STAT_GPIO_VALUE_MASK">I40E_GLGEN_GPIO_STAT_GPIO_VALUE_MASK</dfn>  I40E_MASK(0x3FFFFFFF, I40E_GLGEN_GPIO_STAT_GPIO_VALUE_SHIFT)</u></td></tr>
<tr><th id="449">449</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_GPIO_TRANSIT" data-ref="_M/I40E_GLGEN_GPIO_TRANSIT">I40E_GLGEN_GPIO_TRANSIT</dfn>                       0x00088180 /* Reset: POR */</u></td></tr>
<tr><th id="450">450</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_GPIO_TRANSIT_GPIO_TRANSITION_SHIFT" data-ref="_M/I40E_GLGEN_GPIO_TRANSIT_GPIO_TRANSITION_SHIFT">I40E_GLGEN_GPIO_TRANSIT_GPIO_TRANSITION_SHIFT</dfn> 0</u></td></tr>
<tr><th id="451">451</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_GPIO_TRANSIT_GPIO_TRANSITION_MASK" data-ref="_M/I40E_GLGEN_GPIO_TRANSIT_GPIO_TRANSITION_MASK">I40E_GLGEN_GPIO_TRANSIT_GPIO_TRANSITION_MASK</dfn>  I40E_MASK(0x3FFFFFFF, I40E_GLGEN_GPIO_TRANSIT_GPIO_TRANSITION_SHIFT)</u></td></tr>
<tr><th id="452">452</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_I2CCMD" data-ref="_M/I40E_GLGEN_I2CCMD">I40E_GLGEN_I2CCMD</dfn>(_i)          (0x000881E0 + ((_i) * 4)) /* _i=0...3 */ /* Reset: POR */</u></td></tr>
<tr><th id="453">453</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_I2CCMD_MAX_INDEX" data-ref="_M/I40E_GLGEN_I2CCMD_MAX_INDEX">I40E_GLGEN_I2CCMD_MAX_INDEX</dfn>    3</u></td></tr>
<tr><th id="454">454</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_I2CCMD_DATA_SHIFT" data-ref="_M/I40E_GLGEN_I2CCMD_DATA_SHIFT">I40E_GLGEN_I2CCMD_DATA_SHIFT</dfn>   0</u></td></tr>
<tr><th id="455">455</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_I2CCMD_DATA_MASK" data-ref="_M/I40E_GLGEN_I2CCMD_DATA_MASK">I40E_GLGEN_I2CCMD_DATA_MASK</dfn>    I40E_MASK(0xFFFF, I40E_GLGEN_I2CCMD_DATA_SHIFT)</u></td></tr>
<tr><th id="456">456</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_I2CCMD_REGADD_SHIFT" data-ref="_M/I40E_GLGEN_I2CCMD_REGADD_SHIFT">I40E_GLGEN_I2CCMD_REGADD_SHIFT</dfn> 16</u></td></tr>
<tr><th id="457">457</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_I2CCMD_REGADD_MASK" data-ref="_M/I40E_GLGEN_I2CCMD_REGADD_MASK">I40E_GLGEN_I2CCMD_REGADD_MASK</dfn>  I40E_MASK(0xFF, I40E_GLGEN_I2CCMD_REGADD_SHIFT)</u></td></tr>
<tr><th id="458">458</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_I2CCMD_PHYADD_SHIFT" data-ref="_M/I40E_GLGEN_I2CCMD_PHYADD_SHIFT">I40E_GLGEN_I2CCMD_PHYADD_SHIFT</dfn> 24</u></td></tr>
<tr><th id="459">459</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_I2CCMD_PHYADD_MASK" data-ref="_M/I40E_GLGEN_I2CCMD_PHYADD_MASK">I40E_GLGEN_I2CCMD_PHYADD_MASK</dfn>  I40E_MASK(0x7, I40E_GLGEN_I2CCMD_PHYADD_SHIFT)</u></td></tr>
<tr><th id="460">460</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_I2CCMD_OP_SHIFT" data-ref="_M/I40E_GLGEN_I2CCMD_OP_SHIFT">I40E_GLGEN_I2CCMD_OP_SHIFT</dfn>     27</u></td></tr>
<tr><th id="461">461</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_I2CCMD_OP_MASK" data-ref="_M/I40E_GLGEN_I2CCMD_OP_MASK">I40E_GLGEN_I2CCMD_OP_MASK</dfn>      I40E_MASK(0x1, I40E_GLGEN_I2CCMD_OP_SHIFT)</u></td></tr>
<tr><th id="462">462</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_I2CCMD_RESET_SHIFT" data-ref="_M/I40E_GLGEN_I2CCMD_RESET_SHIFT">I40E_GLGEN_I2CCMD_RESET_SHIFT</dfn>  28</u></td></tr>
<tr><th id="463">463</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_I2CCMD_RESET_MASK" data-ref="_M/I40E_GLGEN_I2CCMD_RESET_MASK">I40E_GLGEN_I2CCMD_RESET_MASK</dfn>   I40E_MASK(0x1, I40E_GLGEN_I2CCMD_RESET_SHIFT)</u></td></tr>
<tr><th id="464">464</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_I2CCMD_R_SHIFT" data-ref="_M/I40E_GLGEN_I2CCMD_R_SHIFT">I40E_GLGEN_I2CCMD_R_SHIFT</dfn>      29</u></td></tr>
<tr><th id="465">465</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_I2CCMD_R_MASK" data-ref="_M/I40E_GLGEN_I2CCMD_R_MASK">I40E_GLGEN_I2CCMD_R_MASK</dfn>       I40E_MASK(0x1, I40E_GLGEN_I2CCMD_R_SHIFT)</u></td></tr>
<tr><th id="466">466</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_I2CCMD_E_SHIFT" data-ref="_M/I40E_GLGEN_I2CCMD_E_SHIFT">I40E_GLGEN_I2CCMD_E_SHIFT</dfn>      31</u></td></tr>
<tr><th id="467">467</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_I2CCMD_E_MASK" data-ref="_M/I40E_GLGEN_I2CCMD_E_MASK">I40E_GLGEN_I2CCMD_E_MASK</dfn>       I40E_MASK(0x1, I40E_GLGEN_I2CCMD_E_SHIFT)</u></td></tr>
<tr><th id="468">468</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_I2CPARAMS" data-ref="_M/I40E_GLGEN_I2CPARAMS">I40E_GLGEN_I2CPARAMS</dfn>(_i)                   (0x000881AC + ((_i) * 4)) /* _i=0...3 */ /* Reset: POR */</u></td></tr>
<tr><th id="469">469</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_I2CPARAMS_MAX_INDEX" data-ref="_M/I40E_GLGEN_I2CPARAMS_MAX_INDEX">I40E_GLGEN_I2CPARAMS_MAX_INDEX</dfn>             3</u></td></tr>
<tr><th id="470">470</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_I2CPARAMS_WRITE_TIME_SHIFT" data-ref="_M/I40E_GLGEN_I2CPARAMS_WRITE_TIME_SHIFT">I40E_GLGEN_I2CPARAMS_WRITE_TIME_SHIFT</dfn>      0</u></td></tr>
<tr><th id="471">471</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_I2CPARAMS_WRITE_TIME_MASK" data-ref="_M/I40E_GLGEN_I2CPARAMS_WRITE_TIME_MASK">I40E_GLGEN_I2CPARAMS_WRITE_TIME_MASK</dfn>       I40E_MASK(0x1F, I40E_GLGEN_I2CPARAMS_WRITE_TIME_SHIFT)</u></td></tr>
<tr><th id="472">472</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_I2CPARAMS_READ_TIME_SHIFT" data-ref="_M/I40E_GLGEN_I2CPARAMS_READ_TIME_SHIFT">I40E_GLGEN_I2CPARAMS_READ_TIME_SHIFT</dfn>       5</u></td></tr>
<tr><th id="473">473</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_I2CPARAMS_READ_TIME_MASK" data-ref="_M/I40E_GLGEN_I2CPARAMS_READ_TIME_MASK">I40E_GLGEN_I2CPARAMS_READ_TIME_MASK</dfn>        I40E_MASK(0x7, I40E_GLGEN_I2CPARAMS_READ_TIME_SHIFT)</u></td></tr>
<tr><th id="474">474</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_I2CPARAMS_I2CBB_EN_SHIFT" data-ref="_M/I40E_GLGEN_I2CPARAMS_I2CBB_EN_SHIFT">I40E_GLGEN_I2CPARAMS_I2CBB_EN_SHIFT</dfn>        8</u></td></tr>
<tr><th id="475">475</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_I2CPARAMS_I2CBB_EN_MASK" data-ref="_M/I40E_GLGEN_I2CPARAMS_I2CBB_EN_MASK">I40E_GLGEN_I2CPARAMS_I2CBB_EN_MASK</dfn>         I40E_MASK(0x1, I40E_GLGEN_I2CPARAMS_I2CBB_EN_SHIFT)</u></td></tr>
<tr><th id="476">476</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_I2CPARAMS_CLK_SHIFT" data-ref="_M/I40E_GLGEN_I2CPARAMS_CLK_SHIFT">I40E_GLGEN_I2CPARAMS_CLK_SHIFT</dfn>             9</u></td></tr>
<tr><th id="477">477</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_I2CPARAMS_CLK_MASK" data-ref="_M/I40E_GLGEN_I2CPARAMS_CLK_MASK">I40E_GLGEN_I2CPARAMS_CLK_MASK</dfn>              I40E_MASK(0x1, I40E_GLGEN_I2CPARAMS_CLK_SHIFT)</u></td></tr>
<tr><th id="478">478</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_I2CPARAMS_DATA_OUT_SHIFT" data-ref="_M/I40E_GLGEN_I2CPARAMS_DATA_OUT_SHIFT">I40E_GLGEN_I2CPARAMS_DATA_OUT_SHIFT</dfn>        10</u></td></tr>
<tr><th id="479">479</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_I2CPARAMS_DATA_OUT_MASK" data-ref="_M/I40E_GLGEN_I2CPARAMS_DATA_OUT_MASK">I40E_GLGEN_I2CPARAMS_DATA_OUT_MASK</dfn>         I40E_MASK(0x1, I40E_GLGEN_I2CPARAMS_DATA_OUT_SHIFT)</u></td></tr>
<tr><th id="480">480</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_I2CPARAMS_DATA_OE_N_SHIFT" data-ref="_M/I40E_GLGEN_I2CPARAMS_DATA_OE_N_SHIFT">I40E_GLGEN_I2CPARAMS_DATA_OE_N_SHIFT</dfn>       11</u></td></tr>
<tr><th id="481">481</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_I2CPARAMS_DATA_OE_N_MASK" data-ref="_M/I40E_GLGEN_I2CPARAMS_DATA_OE_N_MASK">I40E_GLGEN_I2CPARAMS_DATA_OE_N_MASK</dfn>        I40E_MASK(0x1, I40E_GLGEN_I2CPARAMS_DATA_OE_N_SHIFT)</u></td></tr>
<tr><th id="482">482</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_I2CPARAMS_DATA_IN_SHIFT" data-ref="_M/I40E_GLGEN_I2CPARAMS_DATA_IN_SHIFT">I40E_GLGEN_I2CPARAMS_DATA_IN_SHIFT</dfn>         12</u></td></tr>
<tr><th id="483">483</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_I2CPARAMS_DATA_IN_MASK" data-ref="_M/I40E_GLGEN_I2CPARAMS_DATA_IN_MASK">I40E_GLGEN_I2CPARAMS_DATA_IN_MASK</dfn>          I40E_MASK(0x1, I40E_GLGEN_I2CPARAMS_DATA_IN_SHIFT)</u></td></tr>
<tr><th id="484">484</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_I2CPARAMS_CLK_OE_N_SHIFT" data-ref="_M/I40E_GLGEN_I2CPARAMS_CLK_OE_N_SHIFT">I40E_GLGEN_I2CPARAMS_CLK_OE_N_SHIFT</dfn>        13</u></td></tr>
<tr><th id="485">485</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_I2CPARAMS_CLK_OE_N_MASK" data-ref="_M/I40E_GLGEN_I2CPARAMS_CLK_OE_N_MASK">I40E_GLGEN_I2CPARAMS_CLK_OE_N_MASK</dfn>         I40E_MASK(0x1, I40E_GLGEN_I2CPARAMS_CLK_OE_N_SHIFT)</u></td></tr>
<tr><th id="486">486</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_I2CPARAMS_CLK_IN_SHIFT" data-ref="_M/I40E_GLGEN_I2CPARAMS_CLK_IN_SHIFT">I40E_GLGEN_I2CPARAMS_CLK_IN_SHIFT</dfn>          14</u></td></tr>
<tr><th id="487">487</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_I2CPARAMS_CLK_IN_MASK" data-ref="_M/I40E_GLGEN_I2CPARAMS_CLK_IN_MASK">I40E_GLGEN_I2CPARAMS_CLK_IN_MASK</dfn>           I40E_MASK(0x1, I40E_GLGEN_I2CPARAMS_CLK_IN_SHIFT)</u></td></tr>
<tr><th id="488">488</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_I2CPARAMS_CLK_STRETCH_DIS_SHIFT" data-ref="_M/I40E_GLGEN_I2CPARAMS_CLK_STRETCH_DIS_SHIFT">I40E_GLGEN_I2CPARAMS_CLK_STRETCH_DIS_SHIFT</dfn> 15</u></td></tr>
<tr><th id="489">489</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_I2CPARAMS_CLK_STRETCH_DIS_MASK" data-ref="_M/I40E_GLGEN_I2CPARAMS_CLK_STRETCH_DIS_MASK">I40E_GLGEN_I2CPARAMS_CLK_STRETCH_DIS_MASK</dfn>  I40E_MASK(0x1, I40E_GLGEN_I2CPARAMS_CLK_STRETCH_DIS_SHIFT)</u></td></tr>
<tr><th id="490">490</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_I2CPARAMS_I2C_DATA_ORDER_SHIFT" data-ref="_M/I40E_GLGEN_I2CPARAMS_I2C_DATA_ORDER_SHIFT">I40E_GLGEN_I2CPARAMS_I2C_DATA_ORDER_SHIFT</dfn>  31</u></td></tr>
<tr><th id="491">491</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_I2CPARAMS_I2C_DATA_ORDER_MASK" data-ref="_M/I40E_GLGEN_I2CPARAMS_I2C_DATA_ORDER_MASK">I40E_GLGEN_I2CPARAMS_I2C_DATA_ORDER_MASK</dfn>   I40E_MASK(0x1, I40E_GLGEN_I2CPARAMS_I2C_DATA_ORDER_SHIFT)</u></td></tr>
<tr><th id="492">492</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_LED_CTL" data-ref="_M/I40E_GLGEN_LED_CTL">I40E_GLGEN_LED_CTL</dfn>                          0x00088178 /* Reset: POR */</u></td></tr>
<tr><th id="493">493</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_LED_CTL_GLOBAL_BLINK_MODE_SHIFT" data-ref="_M/I40E_GLGEN_LED_CTL_GLOBAL_BLINK_MODE_SHIFT">I40E_GLGEN_LED_CTL_GLOBAL_BLINK_MODE_SHIFT</dfn>  0</u></td></tr>
<tr><th id="494">494</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_LED_CTL_GLOBAL_BLINK_MODE_MASK" data-ref="_M/I40E_GLGEN_LED_CTL_GLOBAL_BLINK_MODE_MASK">I40E_GLGEN_LED_CTL_GLOBAL_BLINK_MODE_MASK</dfn>   I40E_MASK(0x1, I40E_GLGEN_LED_CTL_GLOBAL_BLINK_MODE_SHIFT)</u></td></tr>
<tr><th id="495">495</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_MDIO_CTRL" data-ref="_M/I40E_GLGEN_MDIO_CTRL">I40E_GLGEN_MDIO_CTRL</dfn>(_i)                (0x000881D0 + ((_i) * 4)) /* _i=0...3 */ /* Reset: POR */</u></td></tr>
<tr><th id="496">496</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_MDIO_CTRL_MAX_INDEX" data-ref="_M/I40E_GLGEN_MDIO_CTRL_MAX_INDEX">I40E_GLGEN_MDIO_CTRL_MAX_INDEX</dfn>          3</u></td></tr>
<tr><th id="497">497</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_MDIO_CTRL_LEGACY_RSVD2_SHIFT" data-ref="_M/I40E_GLGEN_MDIO_CTRL_LEGACY_RSVD2_SHIFT">I40E_GLGEN_MDIO_CTRL_LEGACY_RSVD2_SHIFT</dfn> 0</u></td></tr>
<tr><th id="498">498</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_MDIO_CTRL_LEGACY_RSVD2_MASK" data-ref="_M/I40E_GLGEN_MDIO_CTRL_LEGACY_RSVD2_MASK">I40E_GLGEN_MDIO_CTRL_LEGACY_RSVD2_MASK</dfn>  I40E_MASK(0x1FFFF, I40E_GLGEN_MDIO_CTRL_LEGACY_RSVD2_SHIFT)</u></td></tr>
<tr><th id="499">499</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_MDIO_CTRL_CONTMDC_SHIFT" data-ref="_M/I40E_GLGEN_MDIO_CTRL_CONTMDC_SHIFT">I40E_GLGEN_MDIO_CTRL_CONTMDC_SHIFT</dfn>      17</u></td></tr>
<tr><th id="500">500</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_MDIO_CTRL_CONTMDC_MASK" data-ref="_M/I40E_GLGEN_MDIO_CTRL_CONTMDC_MASK">I40E_GLGEN_MDIO_CTRL_CONTMDC_MASK</dfn>       I40E_MASK(0x1, I40E_GLGEN_MDIO_CTRL_CONTMDC_SHIFT)</u></td></tr>
<tr><th id="501">501</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_MDIO_CTRL_LEGACY_RSVD1_SHIFT" data-ref="_M/I40E_GLGEN_MDIO_CTRL_LEGACY_RSVD1_SHIFT">I40E_GLGEN_MDIO_CTRL_LEGACY_RSVD1_SHIFT</dfn> 18</u></td></tr>
<tr><th id="502">502</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_MDIO_CTRL_LEGACY_RSVD1_MASK" data-ref="_M/I40E_GLGEN_MDIO_CTRL_LEGACY_RSVD1_MASK">I40E_GLGEN_MDIO_CTRL_LEGACY_RSVD1_MASK</dfn>  I40E_MASK(0x7FF, I40E_GLGEN_MDIO_CTRL_LEGACY_RSVD1_SHIFT)</u></td></tr>
<tr><th id="503">503</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_MDIO_CTRL_LEGACY_RSVD0_SHIFT" data-ref="_M/I40E_GLGEN_MDIO_CTRL_LEGACY_RSVD0_SHIFT">I40E_GLGEN_MDIO_CTRL_LEGACY_RSVD0_SHIFT</dfn> 29</u></td></tr>
<tr><th id="504">504</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_MDIO_CTRL_LEGACY_RSVD0_MASK" data-ref="_M/I40E_GLGEN_MDIO_CTRL_LEGACY_RSVD0_MASK">I40E_GLGEN_MDIO_CTRL_LEGACY_RSVD0_MASK</dfn>  I40E_MASK(0x7, I40E_GLGEN_MDIO_CTRL_LEGACY_RSVD0_SHIFT)</u></td></tr>
<tr><th id="505">505</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_MDIO_I2C_SEL" data-ref="_M/I40E_GLGEN_MDIO_I2C_SEL">I40E_GLGEN_MDIO_I2C_SEL</dfn>(_i)                (0x000881C0 + ((_i) * 4)) /* _i=0...3 */ /* Reset: POR */</u></td></tr>
<tr><th id="506">506</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_MDIO_I2C_SEL_MAX_INDEX" data-ref="_M/I40E_GLGEN_MDIO_I2C_SEL_MAX_INDEX">I40E_GLGEN_MDIO_I2C_SEL_MAX_INDEX</dfn>          3</u></td></tr>
<tr><th id="507">507</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_MDIO_I2C_SEL_MDIO_I2C_SEL_SHIFT" data-ref="_M/I40E_GLGEN_MDIO_I2C_SEL_MDIO_I2C_SEL_SHIFT">I40E_GLGEN_MDIO_I2C_SEL_MDIO_I2C_SEL_SHIFT</dfn> 0</u></td></tr>
<tr><th id="508">508</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_MDIO_I2C_SEL_MDIO_I2C_SEL_MASK" data-ref="_M/I40E_GLGEN_MDIO_I2C_SEL_MDIO_I2C_SEL_MASK">I40E_GLGEN_MDIO_I2C_SEL_MDIO_I2C_SEL_MASK</dfn>  I40E_MASK(0x1, I40E_GLGEN_MDIO_I2C_SEL_MDIO_I2C_SEL_SHIFT)</u></td></tr>
<tr><th id="509">509</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_MDIO_I2C_SEL_PHY_PORT_NUM_SHIFT" data-ref="_M/I40E_GLGEN_MDIO_I2C_SEL_PHY_PORT_NUM_SHIFT">I40E_GLGEN_MDIO_I2C_SEL_PHY_PORT_NUM_SHIFT</dfn> 1</u></td></tr>
<tr><th id="510">510</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_MDIO_I2C_SEL_PHY_PORT_NUM_MASK" data-ref="_M/I40E_GLGEN_MDIO_I2C_SEL_PHY_PORT_NUM_MASK">I40E_GLGEN_MDIO_I2C_SEL_PHY_PORT_NUM_MASK</dfn>  I40E_MASK(0xF, I40E_GLGEN_MDIO_I2C_SEL_PHY_PORT_NUM_SHIFT)</u></td></tr>
<tr><th id="511">511</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_MDIO_I2C_SEL_PHY0_ADDRESS_SHIFT" data-ref="_M/I40E_GLGEN_MDIO_I2C_SEL_PHY0_ADDRESS_SHIFT">I40E_GLGEN_MDIO_I2C_SEL_PHY0_ADDRESS_SHIFT</dfn> 5</u></td></tr>
<tr><th id="512">512</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_MDIO_I2C_SEL_PHY0_ADDRESS_MASK" data-ref="_M/I40E_GLGEN_MDIO_I2C_SEL_PHY0_ADDRESS_MASK">I40E_GLGEN_MDIO_I2C_SEL_PHY0_ADDRESS_MASK</dfn>  I40E_MASK(0x1F, I40E_GLGEN_MDIO_I2C_SEL_PHY0_ADDRESS_SHIFT)</u></td></tr>
<tr><th id="513">513</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_MDIO_I2C_SEL_PHY1_ADDRESS_SHIFT" data-ref="_M/I40E_GLGEN_MDIO_I2C_SEL_PHY1_ADDRESS_SHIFT">I40E_GLGEN_MDIO_I2C_SEL_PHY1_ADDRESS_SHIFT</dfn> 10</u></td></tr>
<tr><th id="514">514</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_MDIO_I2C_SEL_PHY1_ADDRESS_MASK" data-ref="_M/I40E_GLGEN_MDIO_I2C_SEL_PHY1_ADDRESS_MASK">I40E_GLGEN_MDIO_I2C_SEL_PHY1_ADDRESS_MASK</dfn>  I40E_MASK(0x1F, I40E_GLGEN_MDIO_I2C_SEL_PHY1_ADDRESS_SHIFT)</u></td></tr>
<tr><th id="515">515</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_MDIO_I2C_SEL_PHY2_ADDRESS_SHIFT" data-ref="_M/I40E_GLGEN_MDIO_I2C_SEL_PHY2_ADDRESS_SHIFT">I40E_GLGEN_MDIO_I2C_SEL_PHY2_ADDRESS_SHIFT</dfn> 15</u></td></tr>
<tr><th id="516">516</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_MDIO_I2C_SEL_PHY2_ADDRESS_MASK" data-ref="_M/I40E_GLGEN_MDIO_I2C_SEL_PHY2_ADDRESS_MASK">I40E_GLGEN_MDIO_I2C_SEL_PHY2_ADDRESS_MASK</dfn>  I40E_MASK(0x1F, I40E_GLGEN_MDIO_I2C_SEL_PHY2_ADDRESS_SHIFT)</u></td></tr>
<tr><th id="517">517</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_MDIO_I2C_SEL_PHY3_ADDRESS_SHIFT" data-ref="_M/I40E_GLGEN_MDIO_I2C_SEL_PHY3_ADDRESS_SHIFT">I40E_GLGEN_MDIO_I2C_SEL_PHY3_ADDRESS_SHIFT</dfn> 20</u></td></tr>
<tr><th id="518">518</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_MDIO_I2C_SEL_PHY3_ADDRESS_MASK" data-ref="_M/I40E_GLGEN_MDIO_I2C_SEL_PHY3_ADDRESS_MASK">I40E_GLGEN_MDIO_I2C_SEL_PHY3_ADDRESS_MASK</dfn>  I40E_MASK(0x1F, I40E_GLGEN_MDIO_I2C_SEL_PHY3_ADDRESS_SHIFT)</u></td></tr>
<tr><th id="519">519</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_MDIO_I2C_SEL_MDIO_IF_MODE_SHIFT" data-ref="_M/I40E_GLGEN_MDIO_I2C_SEL_MDIO_IF_MODE_SHIFT">I40E_GLGEN_MDIO_I2C_SEL_MDIO_IF_MODE_SHIFT</dfn> 25</u></td></tr>
<tr><th id="520">520</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_MDIO_I2C_SEL_MDIO_IF_MODE_MASK" data-ref="_M/I40E_GLGEN_MDIO_I2C_SEL_MDIO_IF_MODE_MASK">I40E_GLGEN_MDIO_I2C_SEL_MDIO_IF_MODE_MASK</dfn>  I40E_MASK(0xF, I40E_GLGEN_MDIO_I2C_SEL_MDIO_IF_MODE_SHIFT)</u></td></tr>
<tr><th id="521">521</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_MDIO_I2C_SEL_EN_FAST_MODE_SHIFT" data-ref="_M/I40E_GLGEN_MDIO_I2C_SEL_EN_FAST_MODE_SHIFT">I40E_GLGEN_MDIO_I2C_SEL_EN_FAST_MODE_SHIFT</dfn> 31</u></td></tr>
<tr><th id="522">522</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_MDIO_I2C_SEL_EN_FAST_MODE_MASK" data-ref="_M/I40E_GLGEN_MDIO_I2C_SEL_EN_FAST_MODE_MASK">I40E_GLGEN_MDIO_I2C_SEL_EN_FAST_MODE_MASK</dfn>  I40E_MASK(0x1, I40E_GLGEN_MDIO_I2C_SEL_EN_FAST_MODE_SHIFT)</u></td></tr>
<tr><th id="523">523</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_MSCA" data-ref="_M/I40E_GLGEN_MSCA">I40E_GLGEN_MSCA</dfn>(_i)               (0x0008818C + ((_i) * 4)) /* _i=0...3 */ /* Reset: POR */</u></td></tr>
<tr><th id="524">524</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_MSCA_MAX_INDEX" data-ref="_M/I40E_GLGEN_MSCA_MAX_INDEX">I40E_GLGEN_MSCA_MAX_INDEX</dfn>         3</u></td></tr>
<tr><th id="525">525</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_MSCA_MDIADD_SHIFT" data-ref="_M/I40E_GLGEN_MSCA_MDIADD_SHIFT">I40E_GLGEN_MSCA_MDIADD_SHIFT</dfn>      0</u></td></tr>
<tr><th id="526">526</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_MSCA_MDIADD_MASK" data-ref="_M/I40E_GLGEN_MSCA_MDIADD_MASK">I40E_GLGEN_MSCA_MDIADD_MASK</dfn>       I40E_MASK(0xFFFF, I40E_GLGEN_MSCA_MDIADD_SHIFT)</u></td></tr>
<tr><th id="527">527</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_MSCA_DEVADD_SHIFT" data-ref="_M/I40E_GLGEN_MSCA_DEVADD_SHIFT">I40E_GLGEN_MSCA_DEVADD_SHIFT</dfn>      16</u></td></tr>
<tr><th id="528">528</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_MSCA_DEVADD_MASK" data-ref="_M/I40E_GLGEN_MSCA_DEVADD_MASK">I40E_GLGEN_MSCA_DEVADD_MASK</dfn>       I40E_MASK(0x1F, I40E_GLGEN_MSCA_DEVADD_SHIFT)</u></td></tr>
<tr><th id="529">529</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_MSCA_PHYADD_SHIFT" data-ref="_M/I40E_GLGEN_MSCA_PHYADD_SHIFT">I40E_GLGEN_MSCA_PHYADD_SHIFT</dfn>      21</u></td></tr>
<tr><th id="530">530</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_MSCA_PHYADD_MASK" data-ref="_M/I40E_GLGEN_MSCA_PHYADD_MASK">I40E_GLGEN_MSCA_PHYADD_MASK</dfn>       I40E_MASK(0x1F, I40E_GLGEN_MSCA_PHYADD_SHIFT)</u></td></tr>
<tr><th id="531">531</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_MSCA_OPCODE_SHIFT" data-ref="_M/I40E_GLGEN_MSCA_OPCODE_SHIFT">I40E_GLGEN_MSCA_OPCODE_SHIFT</dfn>      26</u></td></tr>
<tr><th id="532">532</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_MSCA_OPCODE_MASK" data-ref="_M/I40E_GLGEN_MSCA_OPCODE_MASK">I40E_GLGEN_MSCA_OPCODE_MASK</dfn>       I40E_MASK(0x3, I40E_GLGEN_MSCA_OPCODE_SHIFT)</u></td></tr>
<tr><th id="533">533</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_MSCA_STCODE_SHIFT" data-ref="_M/I40E_GLGEN_MSCA_STCODE_SHIFT">I40E_GLGEN_MSCA_STCODE_SHIFT</dfn>      28</u></td></tr>
<tr><th id="534">534</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_MSCA_STCODE_MASK" data-ref="_M/I40E_GLGEN_MSCA_STCODE_MASK">I40E_GLGEN_MSCA_STCODE_MASK</dfn>       I40E_MASK(0x3, I40E_GLGEN_MSCA_STCODE_SHIFT)</u></td></tr>
<tr><th id="535">535</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_MSCA_MDICMD_SHIFT" data-ref="_M/I40E_GLGEN_MSCA_MDICMD_SHIFT">I40E_GLGEN_MSCA_MDICMD_SHIFT</dfn>      30</u></td></tr>
<tr><th id="536">536</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_MSCA_MDICMD_MASK" data-ref="_M/I40E_GLGEN_MSCA_MDICMD_MASK">I40E_GLGEN_MSCA_MDICMD_MASK</dfn>       I40E_MASK(0x1, I40E_GLGEN_MSCA_MDICMD_SHIFT)</u></td></tr>
<tr><th id="537">537</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_MSCA_MDIINPROGEN_SHIFT" data-ref="_M/I40E_GLGEN_MSCA_MDIINPROGEN_SHIFT">I40E_GLGEN_MSCA_MDIINPROGEN_SHIFT</dfn> 31</u></td></tr>
<tr><th id="538">538</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_MSCA_MDIINPROGEN_MASK" data-ref="_M/I40E_GLGEN_MSCA_MDIINPROGEN_MASK">I40E_GLGEN_MSCA_MDIINPROGEN_MASK</dfn>  I40E_MASK(0x1u, I40E_GLGEN_MSCA_MDIINPROGEN_SHIFT)</u></td></tr>
<tr><th id="539">539</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_MSRWD" data-ref="_M/I40E_GLGEN_MSRWD">I40E_GLGEN_MSRWD</dfn>(_i)             (0x0008819C + ((_i) * 4)) /* _i=0...3 */ /* Reset: POR */</u></td></tr>
<tr><th id="540">540</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_MSRWD_MAX_INDEX" data-ref="_M/I40E_GLGEN_MSRWD_MAX_INDEX">I40E_GLGEN_MSRWD_MAX_INDEX</dfn>       3</u></td></tr>
<tr><th id="541">541</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_MSRWD_MDIWRDATA_SHIFT" data-ref="_M/I40E_GLGEN_MSRWD_MDIWRDATA_SHIFT">I40E_GLGEN_MSRWD_MDIWRDATA_SHIFT</dfn> 0</u></td></tr>
<tr><th id="542">542</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_MSRWD_MDIWRDATA_MASK" data-ref="_M/I40E_GLGEN_MSRWD_MDIWRDATA_MASK">I40E_GLGEN_MSRWD_MDIWRDATA_MASK</dfn>  I40E_MASK(0xFFFF, I40E_GLGEN_MSRWD_MDIWRDATA_SHIFT)</u></td></tr>
<tr><th id="543">543</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_MSRWD_MDIRDDATA_SHIFT" data-ref="_M/I40E_GLGEN_MSRWD_MDIRDDATA_SHIFT">I40E_GLGEN_MSRWD_MDIRDDATA_SHIFT</dfn> 16</u></td></tr>
<tr><th id="544">544</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_MSRWD_MDIRDDATA_MASK" data-ref="_M/I40E_GLGEN_MSRWD_MDIRDDATA_MASK">I40E_GLGEN_MSRWD_MDIRDDATA_MASK</dfn>  I40E_MASK(0xFFFF, I40E_GLGEN_MSRWD_MDIRDDATA_SHIFT)</u></td></tr>
<tr><th id="545">545</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_PCIFCNCNT" data-ref="_M/I40E_GLGEN_PCIFCNCNT">I40E_GLGEN_PCIFCNCNT</dfn>                0x001C0AB4 /* Reset: PCIR */</u></td></tr>
<tr><th id="546">546</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_PCIFCNCNT_PCIPFCNT_SHIFT" data-ref="_M/I40E_GLGEN_PCIFCNCNT_PCIPFCNT_SHIFT">I40E_GLGEN_PCIFCNCNT_PCIPFCNT_SHIFT</dfn> 0</u></td></tr>
<tr><th id="547">547</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_PCIFCNCNT_PCIPFCNT_MASK" data-ref="_M/I40E_GLGEN_PCIFCNCNT_PCIPFCNT_MASK">I40E_GLGEN_PCIFCNCNT_PCIPFCNT_MASK</dfn>  I40E_MASK(0x1F, I40E_GLGEN_PCIFCNCNT_PCIPFCNT_SHIFT)</u></td></tr>
<tr><th id="548">548</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_PCIFCNCNT_PCIVFCNT_SHIFT" data-ref="_M/I40E_GLGEN_PCIFCNCNT_PCIVFCNT_SHIFT">I40E_GLGEN_PCIFCNCNT_PCIVFCNT_SHIFT</dfn> 16</u></td></tr>
<tr><th id="549">549</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_PCIFCNCNT_PCIVFCNT_MASK" data-ref="_M/I40E_GLGEN_PCIFCNCNT_PCIVFCNT_MASK">I40E_GLGEN_PCIFCNCNT_PCIVFCNT_MASK</dfn>  I40E_MASK(0xFF, I40E_GLGEN_PCIFCNCNT_PCIVFCNT_SHIFT)</u></td></tr>
<tr><th id="550">550</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_RSTAT" data-ref="_M/I40E_GLGEN_RSTAT">I40E_GLGEN_RSTAT</dfn>                   0x000B8188 /* Reset: POR */</u></td></tr>
<tr><th id="551">551</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_RSTAT_DEVSTATE_SHIFT" data-ref="_M/I40E_GLGEN_RSTAT_DEVSTATE_SHIFT">I40E_GLGEN_RSTAT_DEVSTATE_SHIFT</dfn>    0</u></td></tr>
<tr><th id="552">552</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_RSTAT_DEVSTATE_MASK" data-ref="_M/I40E_GLGEN_RSTAT_DEVSTATE_MASK">I40E_GLGEN_RSTAT_DEVSTATE_MASK</dfn>     I40E_MASK(0x3, I40E_GLGEN_RSTAT_DEVSTATE_SHIFT)</u></td></tr>
<tr><th id="553">553</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_RSTAT_RESET_TYPE_SHIFT" data-ref="_M/I40E_GLGEN_RSTAT_RESET_TYPE_SHIFT">I40E_GLGEN_RSTAT_RESET_TYPE_SHIFT</dfn>  2</u></td></tr>
<tr><th id="554">554</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_RSTAT_RESET_TYPE_MASK" data-ref="_M/I40E_GLGEN_RSTAT_RESET_TYPE_MASK">I40E_GLGEN_RSTAT_RESET_TYPE_MASK</dfn>   I40E_MASK(0x3, I40E_GLGEN_RSTAT_RESET_TYPE_SHIFT)</u></td></tr>
<tr><th id="555">555</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_RSTAT_CORERCNT_SHIFT" data-ref="_M/I40E_GLGEN_RSTAT_CORERCNT_SHIFT">I40E_GLGEN_RSTAT_CORERCNT_SHIFT</dfn>    4</u></td></tr>
<tr><th id="556">556</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_RSTAT_CORERCNT_MASK" data-ref="_M/I40E_GLGEN_RSTAT_CORERCNT_MASK">I40E_GLGEN_RSTAT_CORERCNT_MASK</dfn>     I40E_MASK(0x3, I40E_GLGEN_RSTAT_CORERCNT_SHIFT)</u></td></tr>
<tr><th id="557">557</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_RSTAT_GLOBRCNT_SHIFT" data-ref="_M/I40E_GLGEN_RSTAT_GLOBRCNT_SHIFT">I40E_GLGEN_RSTAT_GLOBRCNT_SHIFT</dfn>    6</u></td></tr>
<tr><th id="558">558</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_RSTAT_GLOBRCNT_MASK" data-ref="_M/I40E_GLGEN_RSTAT_GLOBRCNT_MASK">I40E_GLGEN_RSTAT_GLOBRCNT_MASK</dfn>     I40E_MASK(0x3, I40E_GLGEN_RSTAT_GLOBRCNT_SHIFT)</u></td></tr>
<tr><th id="559">559</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_RSTAT_EMPRCNT_SHIFT" data-ref="_M/I40E_GLGEN_RSTAT_EMPRCNT_SHIFT">I40E_GLGEN_RSTAT_EMPRCNT_SHIFT</dfn>     8</u></td></tr>
<tr><th id="560">560</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_RSTAT_EMPRCNT_MASK" data-ref="_M/I40E_GLGEN_RSTAT_EMPRCNT_MASK">I40E_GLGEN_RSTAT_EMPRCNT_MASK</dfn>      I40E_MASK(0x3, I40E_GLGEN_RSTAT_EMPRCNT_SHIFT)</u></td></tr>
<tr><th id="561">561</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_RSTAT_TIME_TO_RST_SHIFT" data-ref="_M/I40E_GLGEN_RSTAT_TIME_TO_RST_SHIFT">I40E_GLGEN_RSTAT_TIME_TO_RST_SHIFT</dfn> 10</u></td></tr>
<tr><th id="562">562</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_RSTAT_TIME_TO_RST_MASK" data-ref="_M/I40E_GLGEN_RSTAT_TIME_TO_RST_MASK">I40E_GLGEN_RSTAT_TIME_TO_RST_MASK</dfn>  I40E_MASK(0x3F, I40E_GLGEN_RSTAT_TIME_TO_RST_SHIFT)</u></td></tr>
<tr><th id="563">563</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_RSTCTL" data-ref="_M/I40E_GLGEN_RSTCTL">I40E_GLGEN_RSTCTL</dfn>                   0x000B8180 /* Reset: POR */</u></td></tr>
<tr><th id="564">564</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_RSTCTL_GRSTDEL_SHIFT" data-ref="_M/I40E_GLGEN_RSTCTL_GRSTDEL_SHIFT">I40E_GLGEN_RSTCTL_GRSTDEL_SHIFT</dfn>     0</u></td></tr>
<tr><th id="565">565</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_RSTCTL_GRSTDEL_MASK" data-ref="_M/I40E_GLGEN_RSTCTL_GRSTDEL_MASK">I40E_GLGEN_RSTCTL_GRSTDEL_MASK</dfn>      I40E_MASK(0x3F, I40E_GLGEN_RSTCTL_GRSTDEL_SHIFT)</u></td></tr>
<tr><th id="566">566</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_RSTCTL_ECC_RST_ENA_SHIFT" data-ref="_M/I40E_GLGEN_RSTCTL_ECC_RST_ENA_SHIFT">I40E_GLGEN_RSTCTL_ECC_RST_ENA_SHIFT</dfn> 8</u></td></tr>
<tr><th id="567">567</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_RSTCTL_ECC_RST_ENA_MASK" data-ref="_M/I40E_GLGEN_RSTCTL_ECC_RST_ENA_MASK">I40E_GLGEN_RSTCTL_ECC_RST_ENA_MASK</dfn>  I40E_MASK(0x1, I40E_GLGEN_RSTCTL_ECC_RST_ENA_SHIFT)</u></td></tr>
<tr><th id="568">568</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_RTRIG" data-ref="_M/I40E_GLGEN_RTRIG">I40E_GLGEN_RTRIG</dfn>              0x000B8190 /* Reset: CORER */</u></td></tr>
<tr><th id="569">569</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_RTRIG_CORER_SHIFT" data-ref="_M/I40E_GLGEN_RTRIG_CORER_SHIFT">I40E_GLGEN_RTRIG_CORER_SHIFT</dfn>  0</u></td></tr>
<tr><th id="570">570</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_RTRIG_CORER_MASK" data-ref="_M/I40E_GLGEN_RTRIG_CORER_MASK">I40E_GLGEN_RTRIG_CORER_MASK</dfn>   I40E_MASK(0x1, I40E_GLGEN_RTRIG_CORER_SHIFT)</u></td></tr>
<tr><th id="571">571</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_RTRIG_GLOBR_SHIFT" data-ref="_M/I40E_GLGEN_RTRIG_GLOBR_SHIFT">I40E_GLGEN_RTRIG_GLOBR_SHIFT</dfn>  1</u></td></tr>
<tr><th id="572">572</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_RTRIG_GLOBR_MASK" data-ref="_M/I40E_GLGEN_RTRIG_GLOBR_MASK">I40E_GLGEN_RTRIG_GLOBR_MASK</dfn>   I40E_MASK(0x1, I40E_GLGEN_RTRIG_GLOBR_SHIFT)</u></td></tr>
<tr><th id="573">573</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_RTRIG_EMPFWR_SHIFT" data-ref="_M/I40E_GLGEN_RTRIG_EMPFWR_SHIFT">I40E_GLGEN_RTRIG_EMPFWR_SHIFT</dfn> 2</u></td></tr>
<tr><th id="574">574</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_RTRIG_EMPFWR_MASK" data-ref="_M/I40E_GLGEN_RTRIG_EMPFWR_MASK">I40E_GLGEN_RTRIG_EMPFWR_MASK</dfn>  I40E_MASK(0x1, I40E_GLGEN_RTRIG_EMPFWR_SHIFT)</u></td></tr>
<tr><th id="575">575</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_STAT" data-ref="_M/I40E_GLGEN_STAT">I40E_GLGEN_STAT</dfn>               0x000B612C /* Reset: POR */</u></td></tr>
<tr><th id="576">576</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_STAT_HWRSVD0_SHIFT" data-ref="_M/I40E_GLGEN_STAT_HWRSVD0_SHIFT">I40E_GLGEN_STAT_HWRSVD0_SHIFT</dfn> 0</u></td></tr>
<tr><th id="577">577</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_STAT_HWRSVD0_MASK" data-ref="_M/I40E_GLGEN_STAT_HWRSVD0_MASK">I40E_GLGEN_STAT_HWRSVD0_MASK</dfn>  I40E_MASK(0x3, I40E_GLGEN_STAT_HWRSVD0_SHIFT)</u></td></tr>
<tr><th id="578">578</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_STAT_DCBEN_SHIFT" data-ref="_M/I40E_GLGEN_STAT_DCBEN_SHIFT">I40E_GLGEN_STAT_DCBEN_SHIFT</dfn>   2</u></td></tr>
<tr><th id="579">579</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_STAT_DCBEN_MASK" data-ref="_M/I40E_GLGEN_STAT_DCBEN_MASK">I40E_GLGEN_STAT_DCBEN_MASK</dfn>    I40E_MASK(0x1, I40E_GLGEN_STAT_DCBEN_SHIFT)</u></td></tr>
<tr><th id="580">580</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_STAT_VTEN_SHIFT" data-ref="_M/I40E_GLGEN_STAT_VTEN_SHIFT">I40E_GLGEN_STAT_VTEN_SHIFT</dfn>    3</u></td></tr>
<tr><th id="581">581</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_STAT_VTEN_MASK" data-ref="_M/I40E_GLGEN_STAT_VTEN_MASK">I40E_GLGEN_STAT_VTEN_MASK</dfn>     I40E_MASK(0x1, I40E_GLGEN_STAT_VTEN_SHIFT)</u></td></tr>
<tr><th id="582">582</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_STAT_FCOEN_SHIFT" data-ref="_M/I40E_GLGEN_STAT_FCOEN_SHIFT">I40E_GLGEN_STAT_FCOEN_SHIFT</dfn>   4</u></td></tr>
<tr><th id="583">583</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_STAT_FCOEN_MASK" data-ref="_M/I40E_GLGEN_STAT_FCOEN_MASK">I40E_GLGEN_STAT_FCOEN_MASK</dfn>    I40E_MASK(0x1, I40E_GLGEN_STAT_FCOEN_SHIFT)</u></td></tr>
<tr><th id="584">584</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_STAT_EVBEN_SHIFT" data-ref="_M/I40E_GLGEN_STAT_EVBEN_SHIFT">I40E_GLGEN_STAT_EVBEN_SHIFT</dfn>   5</u></td></tr>
<tr><th id="585">585</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_STAT_EVBEN_MASK" data-ref="_M/I40E_GLGEN_STAT_EVBEN_MASK">I40E_GLGEN_STAT_EVBEN_MASK</dfn>    I40E_MASK(0x1, I40E_GLGEN_STAT_EVBEN_SHIFT)</u></td></tr>
<tr><th id="586">586</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_STAT_HWRSVD1_SHIFT" data-ref="_M/I40E_GLGEN_STAT_HWRSVD1_SHIFT">I40E_GLGEN_STAT_HWRSVD1_SHIFT</dfn> 6</u></td></tr>
<tr><th id="587">587</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_STAT_HWRSVD1_MASK" data-ref="_M/I40E_GLGEN_STAT_HWRSVD1_MASK">I40E_GLGEN_STAT_HWRSVD1_MASK</dfn>  I40E_MASK(0x3, I40E_GLGEN_STAT_HWRSVD1_SHIFT)</u></td></tr>
<tr><th id="588">588</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_VFLRSTAT" data-ref="_M/I40E_GLGEN_VFLRSTAT">I40E_GLGEN_VFLRSTAT</dfn>(_i)         (0x00092600 + ((_i) * 4)) /* _i=0...3 */ /* Reset: CORER */</u></td></tr>
<tr><th id="589">589</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_VFLRSTAT_MAX_INDEX" data-ref="_M/I40E_GLGEN_VFLRSTAT_MAX_INDEX">I40E_GLGEN_VFLRSTAT_MAX_INDEX</dfn>   3</u></td></tr>
<tr><th id="590">590</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_VFLRSTAT_VFLRE_SHIFT" data-ref="_M/I40E_GLGEN_VFLRSTAT_VFLRE_SHIFT">I40E_GLGEN_VFLRSTAT_VFLRE_SHIFT</dfn> 0</u></td></tr>
<tr><th id="591">591</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_VFLRSTAT_VFLRE_MASK" data-ref="_M/I40E_GLGEN_VFLRSTAT_VFLRE_MASK">I40E_GLGEN_VFLRSTAT_VFLRE_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_GLGEN_VFLRSTAT_VFLRE_SHIFT)</u></td></tr>
<tr><th id="592">592</th><td><u>#define <dfn class="macro" id="_M/I40E_GLVFGEN_TIMER" data-ref="_M/I40E_GLVFGEN_TIMER">I40E_GLVFGEN_TIMER</dfn>             0x000881BC /* Reset: CORER */</u></td></tr>
<tr><th id="593">593</th><td><u>#define <dfn class="macro" id="_M/I40E_GLVFGEN_TIMER_GTIME_SHIFT" data-ref="_M/I40E_GLVFGEN_TIMER_GTIME_SHIFT">I40E_GLVFGEN_TIMER_GTIME_SHIFT</dfn> 0</u></td></tr>
<tr><th id="594">594</th><td><u>#define <dfn class="macro" id="_M/I40E_GLVFGEN_TIMER_GTIME_MASK" data-ref="_M/I40E_GLVFGEN_TIMER_GTIME_MASK">I40E_GLVFGEN_TIMER_GTIME_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_GLVFGEN_TIMER_GTIME_SHIFT)</u></td></tr>
<tr><th id="595">595</th><td><u>#define <dfn class="macro" id="_M/I40E_PFGEN_CTRL" data-ref="_M/I40E_PFGEN_CTRL">I40E_PFGEN_CTRL</dfn>             0x00092400 /* Reset: PFR */</u></td></tr>
<tr><th id="596">596</th><td><u>#define <dfn class="macro" id="_M/I40E_PFGEN_CTRL_PFSWR_SHIFT" data-ref="_M/I40E_PFGEN_CTRL_PFSWR_SHIFT">I40E_PFGEN_CTRL_PFSWR_SHIFT</dfn> 0</u></td></tr>
<tr><th id="597">597</th><td><u>#define <dfn class="macro" id="_M/I40E_PFGEN_CTRL_PFSWR_MASK" data-ref="_M/I40E_PFGEN_CTRL_PFSWR_MASK">I40E_PFGEN_CTRL_PFSWR_MASK</dfn>  I40E_MASK(0x1, I40E_PFGEN_CTRL_PFSWR_SHIFT)</u></td></tr>
<tr><th id="598">598</th><td><u>#define <dfn class="macro" id="_M/I40E_PFGEN_DRUN" data-ref="_M/I40E_PFGEN_DRUN">I40E_PFGEN_DRUN</dfn>               0x00092500 /* Reset: CORER */</u></td></tr>
<tr><th id="599">599</th><td><u>#define <dfn class="macro" id="_M/I40E_PFGEN_DRUN_DRVUNLD_SHIFT" data-ref="_M/I40E_PFGEN_DRUN_DRVUNLD_SHIFT">I40E_PFGEN_DRUN_DRVUNLD_SHIFT</dfn> 0</u></td></tr>
<tr><th id="600">600</th><td><u>#define <dfn class="macro" id="_M/I40E_PFGEN_DRUN_DRVUNLD_MASK" data-ref="_M/I40E_PFGEN_DRUN_DRVUNLD_MASK">I40E_PFGEN_DRUN_DRVUNLD_MASK</dfn>  I40E_MASK(0x1, I40E_PFGEN_DRUN_DRVUNLD_SHIFT)</u></td></tr>
<tr><th id="601">601</th><td><u>#define <dfn class="macro" id="_M/I40E_PFGEN_PORTNUM" data-ref="_M/I40E_PFGEN_PORTNUM">I40E_PFGEN_PORTNUM</dfn>                0x001C0480 /* Reset: CORER */</u></td></tr>
<tr><th id="602">602</th><td><u>#define <dfn class="macro" id="_M/I40E_PFGEN_PORTNUM_PORT_NUM_SHIFT" data-ref="_M/I40E_PFGEN_PORTNUM_PORT_NUM_SHIFT">I40E_PFGEN_PORTNUM_PORT_NUM_SHIFT</dfn> 0</u></td></tr>
<tr><th id="603">603</th><td><u>#define <dfn class="macro" id="_M/I40E_PFGEN_PORTNUM_PORT_NUM_MASK" data-ref="_M/I40E_PFGEN_PORTNUM_PORT_NUM_MASK">I40E_PFGEN_PORTNUM_PORT_NUM_MASK</dfn>  I40E_MASK(0x3, I40E_PFGEN_PORTNUM_PORT_NUM_SHIFT)</u></td></tr>
<tr><th id="604">604</th><td><u>#define <dfn class="macro" id="_M/I40E_PFGEN_STATE" data-ref="_M/I40E_PFGEN_STATE">I40E_PFGEN_STATE</dfn>                  0x00088000 /* Reset: CORER */</u></td></tr>
<tr><th id="605">605</th><td><u>#define <dfn class="macro" id="_M/I40E_PFGEN_STATE_RESERVED_0_SHIFT" data-ref="_M/I40E_PFGEN_STATE_RESERVED_0_SHIFT">I40E_PFGEN_STATE_RESERVED_0_SHIFT</dfn> 0</u></td></tr>
<tr><th id="606">606</th><td><u>#define <dfn class="macro" id="_M/I40E_PFGEN_STATE_RESERVED_0_MASK" data-ref="_M/I40E_PFGEN_STATE_RESERVED_0_MASK">I40E_PFGEN_STATE_RESERVED_0_MASK</dfn>  I40E_MASK(0x1, I40E_PFGEN_STATE_RESERVED_0_SHIFT)</u></td></tr>
<tr><th id="607">607</th><td><u>#define <dfn class="macro" id="_M/I40E_PFGEN_STATE_PFFCEN_SHIFT" data-ref="_M/I40E_PFGEN_STATE_PFFCEN_SHIFT">I40E_PFGEN_STATE_PFFCEN_SHIFT</dfn>     1</u></td></tr>
<tr><th id="608">608</th><td><u>#define <dfn class="macro" id="_M/I40E_PFGEN_STATE_PFFCEN_MASK" data-ref="_M/I40E_PFGEN_STATE_PFFCEN_MASK">I40E_PFGEN_STATE_PFFCEN_MASK</dfn>      I40E_MASK(0x1, I40E_PFGEN_STATE_PFFCEN_SHIFT)</u></td></tr>
<tr><th id="609">609</th><td><u>#define <dfn class="macro" id="_M/I40E_PFGEN_STATE_PFLINKEN_SHIFT" data-ref="_M/I40E_PFGEN_STATE_PFLINKEN_SHIFT">I40E_PFGEN_STATE_PFLINKEN_SHIFT</dfn>   2</u></td></tr>
<tr><th id="610">610</th><td><u>#define <dfn class="macro" id="_M/I40E_PFGEN_STATE_PFLINKEN_MASK" data-ref="_M/I40E_PFGEN_STATE_PFLINKEN_MASK">I40E_PFGEN_STATE_PFLINKEN_MASK</dfn>    I40E_MASK(0x1, I40E_PFGEN_STATE_PFLINKEN_SHIFT)</u></td></tr>
<tr><th id="611">611</th><td><u>#define <dfn class="macro" id="_M/I40E_PFGEN_STATE_PFSCEN_SHIFT" data-ref="_M/I40E_PFGEN_STATE_PFSCEN_SHIFT">I40E_PFGEN_STATE_PFSCEN_SHIFT</dfn>     3</u></td></tr>
<tr><th id="612">612</th><td><u>#define <dfn class="macro" id="_M/I40E_PFGEN_STATE_PFSCEN_MASK" data-ref="_M/I40E_PFGEN_STATE_PFSCEN_MASK">I40E_PFGEN_STATE_PFSCEN_MASK</dfn>      I40E_MASK(0x1, I40E_PFGEN_STATE_PFSCEN_SHIFT)</u></td></tr>
<tr><th id="613">613</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTGEN_CNF" data-ref="_M/I40E_PRTGEN_CNF">I40E_PRTGEN_CNF</dfn>                      0x000B8120 /* Reset: POR */</u></td></tr>
<tr><th id="614">614</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTGEN_CNF_PORT_DIS_SHIFT" data-ref="_M/I40E_PRTGEN_CNF_PORT_DIS_SHIFT">I40E_PRTGEN_CNF_PORT_DIS_SHIFT</dfn>       0</u></td></tr>
<tr><th id="615">615</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTGEN_CNF_PORT_DIS_MASK" data-ref="_M/I40E_PRTGEN_CNF_PORT_DIS_MASK">I40E_PRTGEN_CNF_PORT_DIS_MASK</dfn>        I40E_MASK(0x1, I40E_PRTGEN_CNF_PORT_DIS_SHIFT)</u></td></tr>
<tr><th id="616">616</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTGEN_CNF_ALLOW_PORT_DIS_SHIFT" data-ref="_M/I40E_PRTGEN_CNF_ALLOW_PORT_DIS_SHIFT">I40E_PRTGEN_CNF_ALLOW_PORT_DIS_SHIFT</dfn> 1</u></td></tr>
<tr><th id="617">617</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTGEN_CNF_ALLOW_PORT_DIS_MASK" data-ref="_M/I40E_PRTGEN_CNF_ALLOW_PORT_DIS_MASK">I40E_PRTGEN_CNF_ALLOW_PORT_DIS_MASK</dfn>  I40E_MASK(0x1, I40E_PRTGEN_CNF_ALLOW_PORT_DIS_SHIFT)</u></td></tr>
<tr><th id="618">618</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTGEN_CNF_EMP_PORT_DIS_SHIFT" data-ref="_M/I40E_PRTGEN_CNF_EMP_PORT_DIS_SHIFT">I40E_PRTGEN_CNF_EMP_PORT_DIS_SHIFT</dfn>   2</u></td></tr>
<tr><th id="619">619</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTGEN_CNF_EMP_PORT_DIS_MASK" data-ref="_M/I40E_PRTGEN_CNF_EMP_PORT_DIS_MASK">I40E_PRTGEN_CNF_EMP_PORT_DIS_MASK</dfn>    I40E_MASK(0x1, I40E_PRTGEN_CNF_EMP_PORT_DIS_SHIFT)</u></td></tr>
<tr><th id="620">620</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTGEN_CNF2" data-ref="_M/I40E_PRTGEN_CNF2">I40E_PRTGEN_CNF2</dfn>                          0x000B8160 /* Reset: POR */</u></td></tr>
<tr><th id="621">621</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTGEN_CNF2_ACTIVATE_PORT_LINK_SHIFT" data-ref="_M/I40E_PRTGEN_CNF2_ACTIVATE_PORT_LINK_SHIFT">I40E_PRTGEN_CNF2_ACTIVATE_PORT_LINK_SHIFT</dfn> 0</u></td></tr>
<tr><th id="622">622</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTGEN_CNF2_ACTIVATE_PORT_LINK_MASK" data-ref="_M/I40E_PRTGEN_CNF2_ACTIVATE_PORT_LINK_MASK">I40E_PRTGEN_CNF2_ACTIVATE_PORT_LINK_MASK</dfn>  I40E_MASK(0x1, I40E_PRTGEN_CNF2_ACTIVATE_PORT_LINK_SHIFT)</u></td></tr>
<tr><th id="623">623</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTGEN_STATUS" data-ref="_M/I40E_PRTGEN_STATUS">I40E_PRTGEN_STATUS</dfn>                   0x000B8100 /* Reset: POR */</u></td></tr>
<tr><th id="624">624</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTGEN_STATUS_PORT_VALID_SHIFT" data-ref="_M/I40E_PRTGEN_STATUS_PORT_VALID_SHIFT">I40E_PRTGEN_STATUS_PORT_VALID_SHIFT</dfn>  0</u></td></tr>
<tr><th id="625">625</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTGEN_STATUS_PORT_VALID_MASK" data-ref="_M/I40E_PRTGEN_STATUS_PORT_VALID_MASK">I40E_PRTGEN_STATUS_PORT_VALID_MASK</dfn>   I40E_MASK(0x1, I40E_PRTGEN_STATUS_PORT_VALID_SHIFT)</u></td></tr>
<tr><th id="626">626</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTGEN_STATUS_PORT_ACTIVE_SHIFT" data-ref="_M/I40E_PRTGEN_STATUS_PORT_ACTIVE_SHIFT">I40E_PRTGEN_STATUS_PORT_ACTIVE_SHIFT</dfn> 1</u></td></tr>
<tr><th id="627">627</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTGEN_STATUS_PORT_ACTIVE_MASK" data-ref="_M/I40E_PRTGEN_STATUS_PORT_ACTIVE_MASK">I40E_PRTGEN_STATUS_PORT_ACTIVE_MASK</dfn>  I40E_MASK(0x1, I40E_PRTGEN_STATUS_PORT_ACTIVE_SHIFT)</u></td></tr>
<tr><th id="628">628</th><td><u>#define <dfn class="macro" id="_M/I40E_VFGEN_RSTAT1" data-ref="_M/I40E_VFGEN_RSTAT1">I40E_VFGEN_RSTAT1</dfn>(_VF)            (0x00074400 + ((_VF) * 4)) /* _i=0...127 */ /* Reset: VFR */</u></td></tr>
<tr><th id="629">629</th><td><u>#define <dfn class="macro" id="_M/I40E_VFGEN_RSTAT1_MAX_INDEX" data-ref="_M/I40E_VFGEN_RSTAT1_MAX_INDEX">I40E_VFGEN_RSTAT1_MAX_INDEX</dfn>       127</u></td></tr>
<tr><th id="630">630</th><td><u>#define <dfn class="macro" id="_M/I40E_VFGEN_RSTAT1_VFR_STATE_SHIFT" data-ref="_M/I40E_VFGEN_RSTAT1_VFR_STATE_SHIFT">I40E_VFGEN_RSTAT1_VFR_STATE_SHIFT</dfn> 0</u></td></tr>
<tr><th id="631">631</th><td><u>#define <dfn class="macro" id="_M/I40E_VFGEN_RSTAT1_VFR_STATE_MASK" data-ref="_M/I40E_VFGEN_RSTAT1_VFR_STATE_MASK">I40E_VFGEN_RSTAT1_VFR_STATE_MASK</dfn>  I40E_MASK(0x3, I40E_VFGEN_RSTAT1_VFR_STATE_SHIFT)</u></td></tr>
<tr><th id="632">632</th><td><u>#define <dfn class="macro" id="_M/I40E_VPGEN_VFRSTAT" data-ref="_M/I40E_VPGEN_VFRSTAT">I40E_VPGEN_VFRSTAT</dfn>(_VF)       (0x00091C00 + ((_VF) * 4)) /* _i=0...127 */ /* Reset: CORER */</u></td></tr>
<tr><th id="633">633</th><td><u>#define <dfn class="macro" id="_M/I40E_VPGEN_VFRSTAT_MAX_INDEX" data-ref="_M/I40E_VPGEN_VFRSTAT_MAX_INDEX">I40E_VPGEN_VFRSTAT_MAX_INDEX</dfn>  127</u></td></tr>
<tr><th id="634">634</th><td><u>#define <dfn class="macro" id="_M/I40E_VPGEN_VFRSTAT_VFRD_SHIFT" data-ref="_M/I40E_VPGEN_VFRSTAT_VFRD_SHIFT">I40E_VPGEN_VFRSTAT_VFRD_SHIFT</dfn> 0</u></td></tr>
<tr><th id="635">635</th><td><u>#define <dfn class="macro" id="_M/I40E_VPGEN_VFRSTAT_VFRD_MASK" data-ref="_M/I40E_VPGEN_VFRSTAT_VFRD_MASK">I40E_VPGEN_VFRSTAT_VFRD_MASK</dfn>  I40E_MASK(0x1, I40E_VPGEN_VFRSTAT_VFRD_SHIFT)</u></td></tr>
<tr><th id="636">636</th><td><u>#define <dfn class="macro" id="_M/I40E_VPGEN_VFRTRIG" data-ref="_M/I40E_VPGEN_VFRTRIG">I40E_VPGEN_VFRTRIG</dfn>(_VF)        (0x00091800 + ((_VF) * 4)) /* _i=0...127 */ /* Reset: CORER */</u></td></tr>
<tr><th id="637">637</th><td><u>#define <dfn class="macro" id="_M/I40E_VPGEN_VFRTRIG_MAX_INDEX" data-ref="_M/I40E_VPGEN_VFRTRIG_MAX_INDEX">I40E_VPGEN_VFRTRIG_MAX_INDEX</dfn>   127</u></td></tr>
<tr><th id="638">638</th><td><u>#define <dfn class="macro" id="_M/I40E_VPGEN_VFRTRIG_VFSWR_SHIFT" data-ref="_M/I40E_VPGEN_VFRTRIG_VFSWR_SHIFT">I40E_VPGEN_VFRTRIG_VFSWR_SHIFT</dfn> 0</u></td></tr>
<tr><th id="639">639</th><td><u>#define <dfn class="macro" id="_M/I40E_VPGEN_VFRTRIG_VFSWR_MASK" data-ref="_M/I40E_VPGEN_VFRTRIG_VFSWR_MASK">I40E_VPGEN_VFRTRIG_VFSWR_MASK</dfn>  I40E_MASK(0x1, I40E_VPGEN_VFRTRIG_VFSWR_SHIFT)</u></td></tr>
<tr><th id="640">640</th><td><u>#define <dfn class="macro" id="_M/I40E_VSIGEN_RSTAT" data-ref="_M/I40E_VSIGEN_RSTAT">I40E_VSIGEN_RSTAT</dfn>(_VSI)      (0x00090800 + ((_VSI) * 4)) /* _i=0...383 */ /* Reset: CORER */</u></td></tr>
<tr><th id="641">641</th><td><u>#define <dfn class="macro" id="_M/I40E_VSIGEN_RSTAT_MAX_INDEX" data-ref="_M/I40E_VSIGEN_RSTAT_MAX_INDEX">I40E_VSIGEN_RSTAT_MAX_INDEX</dfn>  383</u></td></tr>
<tr><th id="642">642</th><td><u>#define <dfn class="macro" id="_M/I40E_VSIGEN_RSTAT_VMRD_SHIFT" data-ref="_M/I40E_VSIGEN_RSTAT_VMRD_SHIFT">I40E_VSIGEN_RSTAT_VMRD_SHIFT</dfn> 0</u></td></tr>
<tr><th id="643">643</th><td><u>#define <dfn class="macro" id="_M/I40E_VSIGEN_RSTAT_VMRD_MASK" data-ref="_M/I40E_VSIGEN_RSTAT_VMRD_MASK">I40E_VSIGEN_RSTAT_VMRD_MASK</dfn>  I40E_MASK(0x1, I40E_VSIGEN_RSTAT_VMRD_SHIFT)</u></td></tr>
<tr><th id="644">644</th><td><u>#define <dfn class="macro" id="_M/I40E_VSIGEN_RTRIG" data-ref="_M/I40E_VSIGEN_RTRIG">I40E_VSIGEN_RTRIG</dfn>(_VSI)       (0x00090000 + ((_VSI) * 4)) /* _i=0...383 */ /* Reset: CORER */</u></td></tr>
<tr><th id="645">645</th><td><u>#define <dfn class="macro" id="_M/I40E_VSIGEN_RTRIG_MAX_INDEX" data-ref="_M/I40E_VSIGEN_RTRIG_MAX_INDEX">I40E_VSIGEN_RTRIG_MAX_INDEX</dfn>   383</u></td></tr>
<tr><th id="646">646</th><td><u>#define <dfn class="macro" id="_M/I40E_VSIGEN_RTRIG_VMSWR_SHIFT" data-ref="_M/I40E_VSIGEN_RTRIG_VMSWR_SHIFT">I40E_VSIGEN_RTRIG_VMSWR_SHIFT</dfn> 0</u></td></tr>
<tr><th id="647">647</th><td><u>#define <dfn class="macro" id="_M/I40E_VSIGEN_RTRIG_VMSWR_MASK" data-ref="_M/I40E_VSIGEN_RTRIG_VMSWR_MASK">I40E_VSIGEN_RTRIG_VMSWR_MASK</dfn>  I40E_MASK(0x1, I40E_VSIGEN_RTRIG_VMSWR_SHIFT)</u></td></tr>
<tr><th id="648">648</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_FCOEDDPBASE" data-ref="_M/I40E_GLHMC_FCOEDDPBASE">I40E_GLHMC_FCOEDDPBASE</dfn>(_i)                  (0x000C6600 + ((_i) * 4)) /* _i=0...15 */ /* Reset: CORER */</u></td></tr>
<tr><th id="649">649</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_FCOEDDPBASE_MAX_INDEX" data-ref="_M/I40E_GLHMC_FCOEDDPBASE_MAX_INDEX">I40E_GLHMC_FCOEDDPBASE_MAX_INDEX</dfn>            15</u></td></tr>
<tr><th id="650">650</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_FCOEDDPBASE_FPMFCOEDDPBASE_SHIFT" data-ref="_M/I40E_GLHMC_FCOEDDPBASE_FPMFCOEDDPBASE_SHIFT">I40E_GLHMC_FCOEDDPBASE_FPMFCOEDDPBASE_SHIFT</dfn> 0</u></td></tr>
<tr><th id="651">651</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_FCOEDDPBASE_FPMFCOEDDPBASE_MASK" data-ref="_M/I40E_GLHMC_FCOEDDPBASE_FPMFCOEDDPBASE_MASK">I40E_GLHMC_FCOEDDPBASE_FPMFCOEDDPBASE_MASK</dfn>  I40E_MASK(0xFFFFFF, I40E_GLHMC_FCOEDDPBASE_FPMFCOEDDPBASE_SHIFT)</u></td></tr>
<tr><th id="652">652</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_FCOEDDPCNT" data-ref="_M/I40E_GLHMC_FCOEDDPCNT">I40E_GLHMC_FCOEDDPCNT</dfn>(_i)                 (0x000C6700 + ((_i) * 4)) /* _i=0...15 */ /* Reset: CORER */</u></td></tr>
<tr><th id="653">653</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_FCOEDDPCNT_MAX_INDEX" data-ref="_M/I40E_GLHMC_FCOEDDPCNT_MAX_INDEX">I40E_GLHMC_FCOEDDPCNT_MAX_INDEX</dfn>           15</u></td></tr>
<tr><th id="654">654</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_FCOEDDPCNT_FPMFCOEDDPCNT_SHIFT" data-ref="_M/I40E_GLHMC_FCOEDDPCNT_FPMFCOEDDPCNT_SHIFT">I40E_GLHMC_FCOEDDPCNT_FPMFCOEDDPCNT_SHIFT</dfn> 0</u></td></tr>
<tr><th id="655">655</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_FCOEDDPCNT_FPMFCOEDDPCNT_MASK" data-ref="_M/I40E_GLHMC_FCOEDDPCNT_FPMFCOEDDPCNT_MASK">I40E_GLHMC_FCOEDDPCNT_FPMFCOEDDPCNT_MASK</dfn>  I40E_MASK(0xFFFFF, I40E_GLHMC_FCOEDDPCNT_FPMFCOEDDPCNT_SHIFT)</u></td></tr>
<tr><th id="656">656</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_FCOEDDPOBJSZ" data-ref="_M/I40E_GLHMC_FCOEDDPOBJSZ">I40E_GLHMC_FCOEDDPOBJSZ</dfn>                      0x000C2010 /* Reset: CORER */</u></td></tr>
<tr><th id="657">657</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_FCOEDDPOBJSZ_PMFCOEDDPOBJSZ_SHIFT" data-ref="_M/I40E_GLHMC_FCOEDDPOBJSZ_PMFCOEDDPOBJSZ_SHIFT">I40E_GLHMC_FCOEDDPOBJSZ_PMFCOEDDPOBJSZ_SHIFT</dfn> 0</u></td></tr>
<tr><th id="658">658</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_FCOEDDPOBJSZ_PMFCOEDDPOBJSZ_MASK" data-ref="_M/I40E_GLHMC_FCOEDDPOBJSZ_PMFCOEDDPOBJSZ_MASK">I40E_GLHMC_FCOEDDPOBJSZ_PMFCOEDDPOBJSZ_MASK</dfn>  I40E_MASK(0xF, I40E_GLHMC_FCOEDDPOBJSZ_PMFCOEDDPOBJSZ_SHIFT)</u></td></tr>
<tr><th id="659">659</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_FCOEFBASE" data-ref="_M/I40E_GLHMC_FCOEFBASE">I40E_GLHMC_FCOEFBASE</dfn>(_i)                (0x000C6800 + ((_i) * 4)) /* _i=0...15 */ /* Reset: CORER */</u></td></tr>
<tr><th id="660">660</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_FCOEFBASE_MAX_INDEX" data-ref="_M/I40E_GLHMC_FCOEFBASE_MAX_INDEX">I40E_GLHMC_FCOEFBASE_MAX_INDEX</dfn>          15</u></td></tr>
<tr><th id="661">661</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_FCOEFBASE_FPMFCOEFBASE_SHIFT" data-ref="_M/I40E_GLHMC_FCOEFBASE_FPMFCOEFBASE_SHIFT">I40E_GLHMC_FCOEFBASE_FPMFCOEFBASE_SHIFT</dfn> 0</u></td></tr>
<tr><th id="662">662</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_FCOEFBASE_FPMFCOEFBASE_MASK" data-ref="_M/I40E_GLHMC_FCOEFBASE_FPMFCOEFBASE_MASK">I40E_GLHMC_FCOEFBASE_FPMFCOEFBASE_MASK</dfn>  I40E_MASK(0xFFFFFF, I40E_GLHMC_FCOEFBASE_FPMFCOEFBASE_SHIFT)</u></td></tr>
<tr><th id="663">663</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_FCOEFCNT" data-ref="_M/I40E_GLHMC_FCOEFCNT">I40E_GLHMC_FCOEFCNT</dfn>(_i)               (0x000C6900 + ((_i) * 4)) /* _i=0...15 */ /* Reset: CORER */</u></td></tr>
<tr><th id="664">664</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_FCOEFCNT_MAX_INDEX" data-ref="_M/I40E_GLHMC_FCOEFCNT_MAX_INDEX">I40E_GLHMC_FCOEFCNT_MAX_INDEX</dfn>         15</u></td></tr>
<tr><th id="665">665</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_FCOEFCNT_FPMFCOEFCNT_SHIFT" data-ref="_M/I40E_GLHMC_FCOEFCNT_FPMFCOEFCNT_SHIFT">I40E_GLHMC_FCOEFCNT_FPMFCOEFCNT_SHIFT</dfn> 0</u></td></tr>
<tr><th id="666">666</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_FCOEFCNT_FPMFCOEFCNT_MASK" data-ref="_M/I40E_GLHMC_FCOEFCNT_FPMFCOEFCNT_MASK">I40E_GLHMC_FCOEFCNT_FPMFCOEFCNT_MASK</dfn>  I40E_MASK(0x7FFFFF, I40E_GLHMC_FCOEFCNT_FPMFCOEFCNT_SHIFT)</u></td></tr>
<tr><th id="667">667</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_FCOEFMAX" data-ref="_M/I40E_GLHMC_FCOEFMAX">I40E_GLHMC_FCOEFMAX</dfn>                  0x000C20D0 /* Reset: CORER */</u></td></tr>
<tr><th id="668">668</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_FCOEFMAX_PMFCOEFMAX_SHIFT" data-ref="_M/I40E_GLHMC_FCOEFMAX_PMFCOEFMAX_SHIFT">I40E_GLHMC_FCOEFMAX_PMFCOEFMAX_SHIFT</dfn> 0</u></td></tr>
<tr><th id="669">669</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_FCOEFMAX_PMFCOEFMAX_MASK" data-ref="_M/I40E_GLHMC_FCOEFMAX_PMFCOEFMAX_MASK">I40E_GLHMC_FCOEFMAX_PMFCOEFMAX_MASK</dfn>  I40E_MASK(0xFFFF, I40E_GLHMC_FCOEFMAX_PMFCOEFMAX_SHIFT)</u></td></tr>
<tr><th id="670">670</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_FCOEFOBJSZ" data-ref="_M/I40E_GLHMC_FCOEFOBJSZ">I40E_GLHMC_FCOEFOBJSZ</dfn>                    0x000C2018 /* Reset: CORER */</u></td></tr>
<tr><th id="671">671</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_FCOEFOBJSZ_PMFCOEFOBJSZ_SHIFT" data-ref="_M/I40E_GLHMC_FCOEFOBJSZ_PMFCOEFOBJSZ_SHIFT">I40E_GLHMC_FCOEFOBJSZ_PMFCOEFOBJSZ_SHIFT</dfn> 0</u></td></tr>
<tr><th id="672">672</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_FCOEFOBJSZ_PMFCOEFOBJSZ_MASK" data-ref="_M/I40E_GLHMC_FCOEFOBJSZ_PMFCOEFOBJSZ_MASK">I40E_GLHMC_FCOEFOBJSZ_PMFCOEFOBJSZ_MASK</dfn>  I40E_MASK(0xF, I40E_GLHMC_FCOEFOBJSZ_PMFCOEFOBJSZ_SHIFT)</u></td></tr>
<tr><th id="673">673</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_FCOEMAX" data-ref="_M/I40E_GLHMC_FCOEMAX">I40E_GLHMC_FCOEMAX</dfn>                 0x000C2014 /* Reset: CORER */</u></td></tr>
<tr><th id="674">674</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_FCOEMAX_PMFCOEMAX_SHIFT" data-ref="_M/I40E_GLHMC_FCOEMAX_PMFCOEMAX_SHIFT">I40E_GLHMC_FCOEMAX_PMFCOEMAX_SHIFT</dfn> 0</u></td></tr>
<tr><th id="675">675</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_FCOEMAX_PMFCOEMAX_MASK" data-ref="_M/I40E_GLHMC_FCOEMAX_PMFCOEMAX_MASK">I40E_GLHMC_FCOEMAX_PMFCOEMAX_MASK</dfn>  I40E_MASK(0x1FFF, I40E_GLHMC_FCOEMAX_PMFCOEMAX_SHIFT)</u></td></tr>
<tr><th id="676">676</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_FSIAVBASE" data-ref="_M/I40E_GLHMC_FSIAVBASE">I40E_GLHMC_FSIAVBASE</dfn>(_i)                (0x000C5600 + ((_i) * 4)) /* _i=0...15 */ /* Reset: CORER */</u></td></tr>
<tr><th id="677">677</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_FSIAVBASE_MAX_INDEX" data-ref="_M/I40E_GLHMC_FSIAVBASE_MAX_INDEX">I40E_GLHMC_FSIAVBASE_MAX_INDEX</dfn>          15</u></td></tr>
<tr><th id="678">678</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_FSIAVBASE_FPMFSIAVBASE_SHIFT" data-ref="_M/I40E_GLHMC_FSIAVBASE_FPMFSIAVBASE_SHIFT">I40E_GLHMC_FSIAVBASE_FPMFSIAVBASE_SHIFT</dfn> 0</u></td></tr>
<tr><th id="679">679</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_FSIAVBASE_FPMFSIAVBASE_MASK" data-ref="_M/I40E_GLHMC_FSIAVBASE_FPMFSIAVBASE_MASK">I40E_GLHMC_FSIAVBASE_FPMFSIAVBASE_MASK</dfn>  I40E_MASK(0xFFFFFF, I40E_GLHMC_FSIAVBASE_FPMFSIAVBASE_SHIFT)</u></td></tr>
<tr><th id="680">680</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_FSIAVCNT" data-ref="_M/I40E_GLHMC_FSIAVCNT">I40E_GLHMC_FSIAVCNT</dfn>(_i)               (0x000C5700 + ((_i) * 4)) /* _i=0...15 */ /* Reset: CORER */</u></td></tr>
<tr><th id="681">681</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_FSIAVCNT_MAX_INDEX" data-ref="_M/I40E_GLHMC_FSIAVCNT_MAX_INDEX">I40E_GLHMC_FSIAVCNT_MAX_INDEX</dfn>         15</u></td></tr>
<tr><th id="682">682</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_FSIAVCNT_FPMFSIAVCNT_SHIFT" data-ref="_M/I40E_GLHMC_FSIAVCNT_FPMFSIAVCNT_SHIFT">I40E_GLHMC_FSIAVCNT_FPMFSIAVCNT_SHIFT</dfn> 0</u></td></tr>
<tr><th id="683">683</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_FSIAVCNT_FPMFSIAVCNT_MASK" data-ref="_M/I40E_GLHMC_FSIAVCNT_FPMFSIAVCNT_MASK">I40E_GLHMC_FSIAVCNT_FPMFSIAVCNT_MASK</dfn>  I40E_MASK(0x1FFFFFFF, I40E_GLHMC_FSIAVCNT_FPMFSIAVCNT_SHIFT)</u></td></tr>
<tr><th id="684">684</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_FSIAVCNT_RSVD_SHIFT" data-ref="_M/I40E_GLHMC_FSIAVCNT_RSVD_SHIFT">I40E_GLHMC_FSIAVCNT_RSVD_SHIFT</dfn>        29</u></td></tr>
<tr><th id="685">685</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_FSIAVCNT_RSVD_MASK" data-ref="_M/I40E_GLHMC_FSIAVCNT_RSVD_MASK">I40E_GLHMC_FSIAVCNT_RSVD_MASK</dfn>         I40E_MASK(0x7, I40E_GLHMC_FSIAVCNT_RSVD_SHIFT)</u></td></tr>
<tr><th id="686">686</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_FSIAVMAX" data-ref="_M/I40E_GLHMC_FSIAVMAX">I40E_GLHMC_FSIAVMAX</dfn>                  0x000C2068 /* Reset: CORER */</u></td></tr>
<tr><th id="687">687</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_FSIAVMAX_PMFSIAVMAX_SHIFT" data-ref="_M/I40E_GLHMC_FSIAVMAX_PMFSIAVMAX_SHIFT">I40E_GLHMC_FSIAVMAX_PMFSIAVMAX_SHIFT</dfn> 0</u></td></tr>
<tr><th id="688">688</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_FSIAVMAX_PMFSIAVMAX_MASK" data-ref="_M/I40E_GLHMC_FSIAVMAX_PMFSIAVMAX_MASK">I40E_GLHMC_FSIAVMAX_PMFSIAVMAX_MASK</dfn>  I40E_MASK(0x1FFFF, I40E_GLHMC_FSIAVMAX_PMFSIAVMAX_SHIFT)</u></td></tr>
<tr><th id="689">689</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_FSIAVOBJSZ" data-ref="_M/I40E_GLHMC_FSIAVOBJSZ">I40E_GLHMC_FSIAVOBJSZ</dfn>                    0x000C2064 /* Reset: CORER */</u></td></tr>
<tr><th id="690">690</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_FSIAVOBJSZ_PMFSIAVOBJSZ_SHIFT" data-ref="_M/I40E_GLHMC_FSIAVOBJSZ_PMFSIAVOBJSZ_SHIFT">I40E_GLHMC_FSIAVOBJSZ_PMFSIAVOBJSZ_SHIFT</dfn> 0</u></td></tr>
<tr><th id="691">691</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_FSIAVOBJSZ_PMFSIAVOBJSZ_MASK" data-ref="_M/I40E_GLHMC_FSIAVOBJSZ_PMFSIAVOBJSZ_MASK">I40E_GLHMC_FSIAVOBJSZ_PMFSIAVOBJSZ_MASK</dfn>  I40E_MASK(0xF, I40E_GLHMC_FSIAVOBJSZ_PMFSIAVOBJSZ_SHIFT)</u></td></tr>
<tr><th id="692">692</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_FSIMCBASE" data-ref="_M/I40E_GLHMC_FSIMCBASE">I40E_GLHMC_FSIMCBASE</dfn>(_i)                (0x000C6000 + ((_i) * 4)) /* _i=0...15 */ /* Reset: CORER */</u></td></tr>
<tr><th id="693">693</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_FSIMCBASE_MAX_INDEX" data-ref="_M/I40E_GLHMC_FSIMCBASE_MAX_INDEX">I40E_GLHMC_FSIMCBASE_MAX_INDEX</dfn>          15</u></td></tr>
<tr><th id="694">694</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_FSIMCBASE_FPMFSIMCBASE_SHIFT" data-ref="_M/I40E_GLHMC_FSIMCBASE_FPMFSIMCBASE_SHIFT">I40E_GLHMC_FSIMCBASE_FPMFSIMCBASE_SHIFT</dfn> 0</u></td></tr>
<tr><th id="695">695</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_FSIMCBASE_FPMFSIMCBASE_MASK" data-ref="_M/I40E_GLHMC_FSIMCBASE_FPMFSIMCBASE_MASK">I40E_GLHMC_FSIMCBASE_FPMFSIMCBASE_MASK</dfn>  I40E_MASK(0xFFFFFF, I40E_GLHMC_FSIMCBASE_FPMFSIMCBASE_SHIFT)</u></td></tr>
<tr><th id="696">696</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_FSIMCCNT" data-ref="_M/I40E_GLHMC_FSIMCCNT">I40E_GLHMC_FSIMCCNT</dfn>(_i)              (0x000C6100 + ((_i) * 4)) /* _i=0...15 */ /* Reset: CORER */</u></td></tr>
<tr><th id="697">697</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_FSIMCCNT_MAX_INDEX" data-ref="_M/I40E_GLHMC_FSIMCCNT_MAX_INDEX">I40E_GLHMC_FSIMCCNT_MAX_INDEX</dfn>        15</u></td></tr>
<tr><th id="698">698</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_FSIMCCNT_FPMFSIMCSZ_SHIFT" data-ref="_M/I40E_GLHMC_FSIMCCNT_FPMFSIMCSZ_SHIFT">I40E_GLHMC_FSIMCCNT_FPMFSIMCSZ_SHIFT</dfn> 0</u></td></tr>
<tr><th id="699">699</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_FSIMCCNT_FPMFSIMCSZ_MASK" data-ref="_M/I40E_GLHMC_FSIMCCNT_FPMFSIMCSZ_MASK">I40E_GLHMC_FSIMCCNT_FPMFSIMCSZ_MASK</dfn>  I40E_MASK(0x1FFFFFFF, I40E_GLHMC_FSIMCCNT_FPMFSIMCSZ_SHIFT)</u></td></tr>
<tr><th id="700">700</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_FSIMCMAX" data-ref="_M/I40E_GLHMC_FSIMCMAX">I40E_GLHMC_FSIMCMAX</dfn>                  0x000C2060 /* Reset: CORER */</u></td></tr>
<tr><th id="701">701</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_FSIMCMAX_PMFSIMCMAX_SHIFT" data-ref="_M/I40E_GLHMC_FSIMCMAX_PMFSIMCMAX_SHIFT">I40E_GLHMC_FSIMCMAX_PMFSIMCMAX_SHIFT</dfn> 0</u></td></tr>
<tr><th id="702">702</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_FSIMCMAX_PMFSIMCMAX_MASK" data-ref="_M/I40E_GLHMC_FSIMCMAX_PMFSIMCMAX_MASK">I40E_GLHMC_FSIMCMAX_PMFSIMCMAX_MASK</dfn>  I40E_MASK(0x3FFF, I40E_GLHMC_FSIMCMAX_PMFSIMCMAX_SHIFT)</u></td></tr>
<tr><th id="703">703</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_FSIMCOBJSZ" data-ref="_M/I40E_GLHMC_FSIMCOBJSZ">I40E_GLHMC_FSIMCOBJSZ</dfn>                    0x000C205c /* Reset: CORER */</u></td></tr>
<tr><th id="704">704</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_FSIMCOBJSZ_PMFSIMCOBJSZ_SHIFT" data-ref="_M/I40E_GLHMC_FSIMCOBJSZ_PMFSIMCOBJSZ_SHIFT">I40E_GLHMC_FSIMCOBJSZ_PMFSIMCOBJSZ_SHIFT</dfn> 0</u></td></tr>
<tr><th id="705">705</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_FSIMCOBJSZ_PMFSIMCOBJSZ_MASK" data-ref="_M/I40E_GLHMC_FSIMCOBJSZ_PMFSIMCOBJSZ_MASK">I40E_GLHMC_FSIMCOBJSZ_PMFSIMCOBJSZ_MASK</dfn>  I40E_MASK(0xF, I40E_GLHMC_FSIMCOBJSZ_PMFSIMCOBJSZ_SHIFT)</u></td></tr>
<tr><th id="706">706</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_LANQMAX" data-ref="_M/I40E_GLHMC_LANQMAX">I40E_GLHMC_LANQMAX</dfn>                 0x000C2008 /* Reset: CORER */</u></td></tr>
<tr><th id="707">707</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_LANQMAX_PMLANQMAX_SHIFT" data-ref="_M/I40E_GLHMC_LANQMAX_PMLANQMAX_SHIFT">I40E_GLHMC_LANQMAX_PMLANQMAX_SHIFT</dfn> 0</u></td></tr>
<tr><th id="708">708</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_LANQMAX_PMLANQMAX_MASK" data-ref="_M/I40E_GLHMC_LANQMAX_PMLANQMAX_MASK">I40E_GLHMC_LANQMAX_PMLANQMAX_MASK</dfn>  I40E_MASK(0x7FF, I40E_GLHMC_LANQMAX_PMLANQMAX_SHIFT)</u></td></tr>
<tr><th id="709">709</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_LANRXBASE" data-ref="_M/I40E_GLHMC_LANRXBASE">I40E_GLHMC_LANRXBASE</dfn>(_i)                (0x000C6400 + ((_i) * 4)) /* _i=0...15 */ /* Reset: CORER */</u></td></tr>
<tr><th id="710">710</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_LANRXBASE_MAX_INDEX" data-ref="_M/I40E_GLHMC_LANRXBASE_MAX_INDEX">I40E_GLHMC_LANRXBASE_MAX_INDEX</dfn>          15</u></td></tr>
<tr><th id="711">711</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_LANRXBASE_FPMLANRXBASE_SHIFT" data-ref="_M/I40E_GLHMC_LANRXBASE_FPMLANRXBASE_SHIFT">I40E_GLHMC_LANRXBASE_FPMLANRXBASE_SHIFT</dfn> 0</u></td></tr>
<tr><th id="712">712</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_LANRXBASE_FPMLANRXBASE_MASK" data-ref="_M/I40E_GLHMC_LANRXBASE_FPMLANRXBASE_MASK">I40E_GLHMC_LANRXBASE_FPMLANRXBASE_MASK</dfn>  I40E_MASK(0xFFFFFF, I40E_GLHMC_LANRXBASE_FPMLANRXBASE_SHIFT)</u></td></tr>
<tr><th id="713">713</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_LANRXCNT" data-ref="_M/I40E_GLHMC_LANRXCNT">I40E_GLHMC_LANRXCNT</dfn>(_i)               (0x000C6500 + ((_i) * 4)) /* _i=0...15 */ /* Reset: CORER */</u></td></tr>
<tr><th id="714">714</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_LANRXCNT_MAX_INDEX" data-ref="_M/I40E_GLHMC_LANRXCNT_MAX_INDEX">I40E_GLHMC_LANRXCNT_MAX_INDEX</dfn>         15</u></td></tr>
<tr><th id="715">715</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_LANRXCNT_FPMLANRXCNT_SHIFT" data-ref="_M/I40E_GLHMC_LANRXCNT_FPMLANRXCNT_SHIFT">I40E_GLHMC_LANRXCNT_FPMLANRXCNT_SHIFT</dfn> 0</u></td></tr>
<tr><th id="716">716</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_LANRXCNT_FPMLANRXCNT_MASK" data-ref="_M/I40E_GLHMC_LANRXCNT_FPMLANRXCNT_MASK">I40E_GLHMC_LANRXCNT_FPMLANRXCNT_MASK</dfn>  I40E_MASK(0x7FF, I40E_GLHMC_LANRXCNT_FPMLANRXCNT_SHIFT)</u></td></tr>
<tr><th id="717">717</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_LANRXOBJSZ" data-ref="_M/I40E_GLHMC_LANRXOBJSZ">I40E_GLHMC_LANRXOBJSZ</dfn>                    0x000C200c /* Reset: CORER */</u></td></tr>
<tr><th id="718">718</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_LANRXOBJSZ_PMLANRXOBJSZ_SHIFT" data-ref="_M/I40E_GLHMC_LANRXOBJSZ_PMLANRXOBJSZ_SHIFT">I40E_GLHMC_LANRXOBJSZ_PMLANRXOBJSZ_SHIFT</dfn> 0</u></td></tr>
<tr><th id="719">719</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_LANRXOBJSZ_PMLANRXOBJSZ_MASK" data-ref="_M/I40E_GLHMC_LANRXOBJSZ_PMLANRXOBJSZ_MASK">I40E_GLHMC_LANRXOBJSZ_PMLANRXOBJSZ_MASK</dfn>  I40E_MASK(0xF, I40E_GLHMC_LANRXOBJSZ_PMLANRXOBJSZ_SHIFT)</u></td></tr>
<tr><th id="720">720</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_LANTXBASE" data-ref="_M/I40E_GLHMC_LANTXBASE">I40E_GLHMC_LANTXBASE</dfn>(_i)                (0x000C6200 + ((_i) * 4)) /* _i=0...15 */ /* Reset: CORER */</u></td></tr>
<tr><th id="721">721</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_LANTXBASE_MAX_INDEX" data-ref="_M/I40E_GLHMC_LANTXBASE_MAX_INDEX">I40E_GLHMC_LANTXBASE_MAX_INDEX</dfn>          15</u></td></tr>
<tr><th id="722">722</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_LANTXBASE_FPMLANTXBASE_SHIFT" data-ref="_M/I40E_GLHMC_LANTXBASE_FPMLANTXBASE_SHIFT">I40E_GLHMC_LANTXBASE_FPMLANTXBASE_SHIFT</dfn> 0</u></td></tr>
<tr><th id="723">723</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_LANTXBASE_FPMLANTXBASE_MASK" data-ref="_M/I40E_GLHMC_LANTXBASE_FPMLANTXBASE_MASK">I40E_GLHMC_LANTXBASE_FPMLANTXBASE_MASK</dfn>  I40E_MASK(0xFFFFFF, I40E_GLHMC_LANTXBASE_FPMLANTXBASE_SHIFT)</u></td></tr>
<tr><th id="724">724</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_LANTXBASE_RSVD_SHIFT" data-ref="_M/I40E_GLHMC_LANTXBASE_RSVD_SHIFT">I40E_GLHMC_LANTXBASE_RSVD_SHIFT</dfn>         24</u></td></tr>
<tr><th id="725">725</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_LANTXBASE_RSVD_MASK" data-ref="_M/I40E_GLHMC_LANTXBASE_RSVD_MASK">I40E_GLHMC_LANTXBASE_RSVD_MASK</dfn>          I40E_MASK(0xFF, I40E_GLHMC_LANTXBASE_RSVD_SHIFT)</u></td></tr>
<tr><th id="726">726</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_LANTXCNT" data-ref="_M/I40E_GLHMC_LANTXCNT">I40E_GLHMC_LANTXCNT</dfn>(_i)               (0x000C6300 + ((_i) * 4)) /* _i=0...15 */ /* Reset: CORER */</u></td></tr>
<tr><th id="727">727</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_LANTXCNT_MAX_INDEX" data-ref="_M/I40E_GLHMC_LANTXCNT_MAX_INDEX">I40E_GLHMC_LANTXCNT_MAX_INDEX</dfn>         15</u></td></tr>
<tr><th id="728">728</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_LANTXCNT_FPMLANTXCNT_SHIFT" data-ref="_M/I40E_GLHMC_LANTXCNT_FPMLANTXCNT_SHIFT">I40E_GLHMC_LANTXCNT_FPMLANTXCNT_SHIFT</dfn> 0</u></td></tr>
<tr><th id="729">729</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_LANTXCNT_FPMLANTXCNT_MASK" data-ref="_M/I40E_GLHMC_LANTXCNT_FPMLANTXCNT_MASK">I40E_GLHMC_LANTXCNT_FPMLANTXCNT_MASK</dfn>  I40E_MASK(0x7FF, I40E_GLHMC_LANTXCNT_FPMLANTXCNT_SHIFT)</u></td></tr>
<tr><th id="730">730</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_LANTXOBJSZ" data-ref="_M/I40E_GLHMC_LANTXOBJSZ">I40E_GLHMC_LANTXOBJSZ</dfn>                    0x000C2004 /* Reset: CORER */</u></td></tr>
<tr><th id="731">731</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_LANTXOBJSZ_PMLANTXOBJSZ_SHIFT" data-ref="_M/I40E_GLHMC_LANTXOBJSZ_PMLANTXOBJSZ_SHIFT">I40E_GLHMC_LANTXOBJSZ_PMLANTXOBJSZ_SHIFT</dfn> 0</u></td></tr>
<tr><th id="732">732</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_LANTXOBJSZ_PMLANTXOBJSZ_MASK" data-ref="_M/I40E_GLHMC_LANTXOBJSZ_PMLANTXOBJSZ_MASK">I40E_GLHMC_LANTXOBJSZ_PMLANTXOBJSZ_MASK</dfn>  I40E_MASK(0xF, I40E_GLHMC_LANTXOBJSZ_PMLANTXOBJSZ_SHIFT)</u></td></tr>
<tr><th id="733">733</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_PFASSIGN" data-ref="_M/I40E_GLHMC_PFASSIGN">I40E_GLHMC_PFASSIGN</dfn>(_i)                 (0x000C0c00 + ((_i) * 4)) /* _i=0...15 */ /* Reset: CORER */</u></td></tr>
<tr><th id="734">734</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_PFASSIGN_MAX_INDEX" data-ref="_M/I40E_GLHMC_PFASSIGN_MAX_INDEX">I40E_GLHMC_PFASSIGN_MAX_INDEX</dfn>           15</u></td></tr>
<tr><th id="735">735</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_PFASSIGN_PMFCNPFASSIGN_SHIFT" data-ref="_M/I40E_GLHMC_PFASSIGN_PMFCNPFASSIGN_SHIFT">I40E_GLHMC_PFASSIGN_PMFCNPFASSIGN_SHIFT</dfn> 0</u></td></tr>
<tr><th id="736">736</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_PFASSIGN_PMFCNPFASSIGN_MASK" data-ref="_M/I40E_GLHMC_PFASSIGN_PMFCNPFASSIGN_MASK">I40E_GLHMC_PFASSIGN_PMFCNPFASSIGN_MASK</dfn>  I40E_MASK(0xF, I40E_GLHMC_PFASSIGN_PMFCNPFASSIGN_SHIFT)</u></td></tr>
<tr><th id="737">737</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_SDPART" data-ref="_M/I40E_GLHMC_SDPART">I40E_GLHMC_SDPART</dfn>(_i)            (0x000C0800 + ((_i) * 4)) /* _i=0...15 */ /* Reset: CORER */</u></td></tr>
<tr><th id="738">738</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_SDPART_MAX_INDEX" data-ref="_M/I40E_GLHMC_SDPART_MAX_INDEX">I40E_GLHMC_SDPART_MAX_INDEX</dfn>      15</u></td></tr>
<tr><th id="739">739</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_SDPART_PMSDBASE_SHIFT" data-ref="_M/I40E_GLHMC_SDPART_PMSDBASE_SHIFT">I40E_GLHMC_SDPART_PMSDBASE_SHIFT</dfn> 0</u></td></tr>
<tr><th id="740">740</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_SDPART_PMSDBASE_MASK" data-ref="_M/I40E_GLHMC_SDPART_PMSDBASE_MASK">I40E_GLHMC_SDPART_PMSDBASE_MASK</dfn>  I40E_MASK(0xFFF, I40E_GLHMC_SDPART_PMSDBASE_SHIFT)</u></td></tr>
<tr><th id="741">741</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_SDPART_PMSDSIZE_SHIFT" data-ref="_M/I40E_GLHMC_SDPART_PMSDSIZE_SHIFT">I40E_GLHMC_SDPART_PMSDSIZE_SHIFT</dfn> 16</u></td></tr>
<tr><th id="742">742</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_SDPART_PMSDSIZE_MASK" data-ref="_M/I40E_GLHMC_SDPART_PMSDSIZE_MASK">I40E_GLHMC_SDPART_PMSDSIZE_MASK</dfn>  I40E_MASK(0x1FFF, I40E_GLHMC_SDPART_PMSDSIZE_SHIFT)</u></td></tr>
<tr><th id="743">743</th><td><u>#define <dfn class="macro" id="_M/I40E_PFHMC_ERRORDATA" data-ref="_M/I40E_PFHMC_ERRORDATA">I40E_PFHMC_ERRORDATA</dfn>                      0x000C0500 /* Reset: PFR */</u></td></tr>
<tr><th id="744">744</th><td><u>#define <dfn class="macro" id="_M/I40E_PFHMC_ERRORDATA_HMC_ERROR_DATA_SHIFT" data-ref="_M/I40E_PFHMC_ERRORDATA_HMC_ERROR_DATA_SHIFT">I40E_PFHMC_ERRORDATA_HMC_ERROR_DATA_SHIFT</dfn> 0</u></td></tr>
<tr><th id="745">745</th><td><u>#define <dfn class="macro" id="_M/I40E_PFHMC_ERRORDATA_HMC_ERROR_DATA_MASK" data-ref="_M/I40E_PFHMC_ERRORDATA_HMC_ERROR_DATA_MASK">I40E_PFHMC_ERRORDATA_HMC_ERROR_DATA_MASK</dfn>  I40E_MASK(0x3FFFFFFF, I40E_PFHMC_ERRORDATA_HMC_ERROR_DATA_SHIFT)</u></td></tr>
<tr><th id="746">746</th><td><u>#define <dfn class="macro" id="_M/I40E_PFHMC_ERRORINFO" data-ref="_M/I40E_PFHMC_ERRORINFO">I40E_PFHMC_ERRORINFO</dfn>                       0x000C0400 /* Reset: PFR */</u></td></tr>
<tr><th id="747">747</th><td><u>#define <dfn class="macro" id="_M/I40E_PFHMC_ERRORINFO_PMF_INDEX_SHIFT" data-ref="_M/I40E_PFHMC_ERRORINFO_PMF_INDEX_SHIFT">I40E_PFHMC_ERRORINFO_PMF_INDEX_SHIFT</dfn>       0</u></td></tr>
<tr><th id="748">748</th><td><u>#define <dfn class="macro" id="_M/I40E_PFHMC_ERRORINFO_PMF_INDEX_MASK" data-ref="_M/I40E_PFHMC_ERRORINFO_PMF_INDEX_MASK">I40E_PFHMC_ERRORINFO_PMF_INDEX_MASK</dfn>        I40E_MASK(0x1F, I40E_PFHMC_ERRORINFO_PMF_INDEX_SHIFT)</u></td></tr>
<tr><th id="749">749</th><td><u>#define <dfn class="macro" id="_M/I40E_PFHMC_ERRORINFO_PMF_ISVF_SHIFT" data-ref="_M/I40E_PFHMC_ERRORINFO_PMF_ISVF_SHIFT">I40E_PFHMC_ERRORINFO_PMF_ISVF_SHIFT</dfn>        7</u></td></tr>
<tr><th id="750">750</th><td><u>#define <dfn class="macro" id="_M/I40E_PFHMC_ERRORINFO_PMF_ISVF_MASK" data-ref="_M/I40E_PFHMC_ERRORINFO_PMF_ISVF_MASK">I40E_PFHMC_ERRORINFO_PMF_ISVF_MASK</dfn>         I40E_MASK(0x1, I40E_PFHMC_ERRORINFO_PMF_ISVF_SHIFT)</u></td></tr>
<tr><th id="751">751</th><td><u>#define <dfn class="macro" id="_M/I40E_PFHMC_ERRORINFO_HMC_ERROR_TYPE_SHIFT" data-ref="_M/I40E_PFHMC_ERRORINFO_HMC_ERROR_TYPE_SHIFT">I40E_PFHMC_ERRORINFO_HMC_ERROR_TYPE_SHIFT</dfn>  8</u></td></tr>
<tr><th id="752">752</th><td><u>#define <dfn class="macro" id="_M/I40E_PFHMC_ERRORINFO_HMC_ERROR_TYPE_MASK" data-ref="_M/I40E_PFHMC_ERRORINFO_HMC_ERROR_TYPE_MASK">I40E_PFHMC_ERRORINFO_HMC_ERROR_TYPE_MASK</dfn>   I40E_MASK(0xF, I40E_PFHMC_ERRORINFO_HMC_ERROR_TYPE_SHIFT)</u></td></tr>
<tr><th id="753">753</th><td><u>#define <dfn class="macro" id="_M/I40E_PFHMC_ERRORINFO_HMC_OBJECT_TYPE_SHIFT" data-ref="_M/I40E_PFHMC_ERRORINFO_HMC_OBJECT_TYPE_SHIFT">I40E_PFHMC_ERRORINFO_HMC_OBJECT_TYPE_SHIFT</dfn> 16</u></td></tr>
<tr><th id="754">754</th><td><u>#define <dfn class="macro" id="_M/I40E_PFHMC_ERRORINFO_HMC_OBJECT_TYPE_MASK" data-ref="_M/I40E_PFHMC_ERRORINFO_HMC_OBJECT_TYPE_MASK">I40E_PFHMC_ERRORINFO_HMC_OBJECT_TYPE_MASK</dfn>  I40E_MASK(0x1F, I40E_PFHMC_ERRORINFO_HMC_OBJECT_TYPE_SHIFT)</u></td></tr>
<tr><th id="755">755</th><td><u>#define <dfn class="macro" id="_M/I40E_PFHMC_ERRORINFO_ERROR_DETECTED_SHIFT" data-ref="_M/I40E_PFHMC_ERRORINFO_ERROR_DETECTED_SHIFT">I40E_PFHMC_ERRORINFO_ERROR_DETECTED_SHIFT</dfn>  31</u></td></tr>
<tr><th id="756">756</th><td><u>#define <dfn class="macro" id="_M/I40E_PFHMC_ERRORINFO_ERROR_DETECTED_MASK" data-ref="_M/I40E_PFHMC_ERRORINFO_ERROR_DETECTED_MASK">I40E_PFHMC_ERRORINFO_ERROR_DETECTED_MASK</dfn>   I40E_MASK(0x1, I40E_PFHMC_ERRORINFO_ERROR_DETECTED_SHIFT)</u></td></tr>
<tr><th id="757">757</th><td><u>#define <dfn class="macro" id="_M/I40E_PFHMC_PDINV" data-ref="_M/I40E_PFHMC_PDINV">I40E_PFHMC_PDINV</dfn>               0x000C0300 /* Reset: PFR */</u></td></tr>
<tr><th id="758">758</th><td><u>#define <dfn class="macro" id="_M/I40E_PFHMC_PDINV_PMSDIDX_SHIFT" data-ref="_M/I40E_PFHMC_PDINV_PMSDIDX_SHIFT">I40E_PFHMC_PDINV_PMSDIDX_SHIFT</dfn> 0</u></td></tr>
<tr><th id="759">759</th><td><u>#define <dfn class="macro" id="_M/I40E_PFHMC_PDINV_PMSDIDX_MASK" data-ref="_M/I40E_PFHMC_PDINV_PMSDIDX_MASK">I40E_PFHMC_PDINV_PMSDIDX_MASK</dfn>  I40E_MASK(0xFFF, I40E_PFHMC_PDINV_PMSDIDX_SHIFT)</u></td></tr>
<tr><th id="760">760</th><td><u>#define <dfn class="macro" id="_M/I40E_PFHMC_PDINV_PMPDIDX_SHIFT" data-ref="_M/I40E_PFHMC_PDINV_PMPDIDX_SHIFT">I40E_PFHMC_PDINV_PMPDIDX_SHIFT</dfn> 16</u></td></tr>
<tr><th id="761">761</th><td><u>#define <dfn class="macro" id="_M/I40E_PFHMC_PDINV_PMPDIDX_MASK" data-ref="_M/I40E_PFHMC_PDINV_PMPDIDX_MASK">I40E_PFHMC_PDINV_PMPDIDX_MASK</dfn>  I40E_MASK(0x1FF, I40E_PFHMC_PDINV_PMPDIDX_SHIFT)</u></td></tr>
<tr><th id="762">762</th><td><u>#define <dfn class="macro" id="_M/I40E_PFHMC_SDCMD" data-ref="_M/I40E_PFHMC_SDCMD">I40E_PFHMC_SDCMD</dfn>               0x000C0000 /* Reset: PFR */</u></td></tr>
<tr><th id="763">763</th><td><u>#define <dfn class="macro" id="_M/I40E_PFHMC_SDCMD_PMSDIDX_SHIFT" data-ref="_M/I40E_PFHMC_SDCMD_PMSDIDX_SHIFT">I40E_PFHMC_SDCMD_PMSDIDX_SHIFT</dfn> 0</u></td></tr>
<tr><th id="764">764</th><td><u>#define <dfn class="macro" id="_M/I40E_PFHMC_SDCMD_PMSDIDX_MASK" data-ref="_M/I40E_PFHMC_SDCMD_PMSDIDX_MASK">I40E_PFHMC_SDCMD_PMSDIDX_MASK</dfn>  I40E_MASK(0xFFF, I40E_PFHMC_SDCMD_PMSDIDX_SHIFT)</u></td></tr>
<tr><th id="765">765</th><td><u>#define <dfn class="macro" id="_M/I40E_PFHMC_SDCMD_PMSDWR_SHIFT" data-ref="_M/I40E_PFHMC_SDCMD_PMSDWR_SHIFT">I40E_PFHMC_SDCMD_PMSDWR_SHIFT</dfn>  31</u></td></tr>
<tr><th id="766">766</th><td><u>#define <dfn class="macro" id="_M/I40E_PFHMC_SDCMD_PMSDWR_MASK" data-ref="_M/I40E_PFHMC_SDCMD_PMSDWR_MASK">I40E_PFHMC_SDCMD_PMSDWR_MASK</dfn>   I40E_MASK(0x1, I40E_PFHMC_SDCMD_PMSDWR_SHIFT)</u></td></tr>
<tr><th id="767">767</th><td><u>#define <dfn class="macro" id="_M/I40E_PFHMC_SDDATAHIGH" data-ref="_M/I40E_PFHMC_SDDATAHIGH">I40E_PFHMC_SDDATAHIGH</dfn>                    0x000C0200 /* Reset: PFR */</u></td></tr>
<tr><th id="768">768</th><td><u>#define <dfn class="macro" id="_M/I40E_PFHMC_SDDATAHIGH_PMSDDATAHIGH_SHIFT" data-ref="_M/I40E_PFHMC_SDDATAHIGH_PMSDDATAHIGH_SHIFT">I40E_PFHMC_SDDATAHIGH_PMSDDATAHIGH_SHIFT</dfn> 0</u></td></tr>
<tr><th id="769">769</th><td><u>#define <dfn class="macro" id="_M/I40E_PFHMC_SDDATAHIGH_PMSDDATAHIGH_MASK" data-ref="_M/I40E_PFHMC_SDDATAHIGH_PMSDDATAHIGH_MASK">I40E_PFHMC_SDDATAHIGH_PMSDDATAHIGH_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_PFHMC_SDDATAHIGH_PMSDDATAHIGH_SHIFT)</u></td></tr>
<tr><th id="770">770</th><td><u>#define <dfn class="macro" id="_M/I40E_PFHMC_SDDATALOW" data-ref="_M/I40E_PFHMC_SDDATALOW">I40E_PFHMC_SDDATALOW</dfn>                   0x000C0100 /* Reset: PFR */</u></td></tr>
<tr><th id="771">771</th><td><u>#define <dfn class="macro" id="_M/I40E_PFHMC_SDDATALOW_PMSDVALID_SHIFT" data-ref="_M/I40E_PFHMC_SDDATALOW_PMSDVALID_SHIFT">I40E_PFHMC_SDDATALOW_PMSDVALID_SHIFT</dfn>   0</u></td></tr>
<tr><th id="772">772</th><td><u>#define <dfn class="macro" id="_M/I40E_PFHMC_SDDATALOW_PMSDVALID_MASK" data-ref="_M/I40E_PFHMC_SDDATALOW_PMSDVALID_MASK">I40E_PFHMC_SDDATALOW_PMSDVALID_MASK</dfn>    I40E_MASK(0x1, I40E_PFHMC_SDDATALOW_PMSDVALID_SHIFT)</u></td></tr>
<tr><th id="773">773</th><td><u>#define <dfn class="macro" id="_M/I40E_PFHMC_SDDATALOW_PMSDTYPE_SHIFT" data-ref="_M/I40E_PFHMC_SDDATALOW_PMSDTYPE_SHIFT">I40E_PFHMC_SDDATALOW_PMSDTYPE_SHIFT</dfn>    1</u></td></tr>
<tr><th id="774">774</th><td><u>#define <dfn class="macro" id="_M/I40E_PFHMC_SDDATALOW_PMSDTYPE_MASK" data-ref="_M/I40E_PFHMC_SDDATALOW_PMSDTYPE_MASK">I40E_PFHMC_SDDATALOW_PMSDTYPE_MASK</dfn>     I40E_MASK(0x1, I40E_PFHMC_SDDATALOW_PMSDTYPE_SHIFT)</u></td></tr>
<tr><th id="775">775</th><td><u>#define <dfn class="macro" id="_M/I40E_PFHMC_SDDATALOW_PMSDBPCOUNT_SHIFT" data-ref="_M/I40E_PFHMC_SDDATALOW_PMSDBPCOUNT_SHIFT">I40E_PFHMC_SDDATALOW_PMSDBPCOUNT_SHIFT</dfn> 2</u></td></tr>
<tr><th id="776">776</th><td><u>#define <dfn class="macro" id="_M/I40E_PFHMC_SDDATALOW_PMSDBPCOUNT_MASK" data-ref="_M/I40E_PFHMC_SDDATALOW_PMSDBPCOUNT_MASK">I40E_PFHMC_SDDATALOW_PMSDBPCOUNT_MASK</dfn>  I40E_MASK(0x3FF, I40E_PFHMC_SDDATALOW_PMSDBPCOUNT_SHIFT)</u></td></tr>
<tr><th id="777">777</th><td><u>#define <dfn class="macro" id="_M/I40E_PFHMC_SDDATALOW_PMSDDATALOW_SHIFT" data-ref="_M/I40E_PFHMC_SDDATALOW_PMSDDATALOW_SHIFT">I40E_PFHMC_SDDATALOW_PMSDDATALOW_SHIFT</dfn> 12</u></td></tr>
<tr><th id="778">778</th><td><u>#define <dfn class="macro" id="_M/I40E_PFHMC_SDDATALOW_PMSDDATALOW_MASK" data-ref="_M/I40E_PFHMC_SDDATALOW_PMSDDATALOW_MASK">I40E_PFHMC_SDDATALOW_PMSDDATALOW_MASK</dfn>  I40E_MASK(0xFFFFF, I40E_PFHMC_SDDATALOW_PMSDDATALOW_SHIFT)</u></td></tr>
<tr><th id="779">779</th><td><u>#define <dfn class="macro" id="_M/I40E_GL_GP_FUSE" data-ref="_M/I40E_GL_GP_FUSE">I40E_GL_GP_FUSE</dfn>(_i)              (0x0009400C + ((_i) * 4)) /* _i=0...28 */ /* Reset: POR */</u></td></tr>
<tr><th id="780">780</th><td><u>#define <dfn class="macro" id="_M/I40E_GL_GP_FUSE_MAX_INDEX" data-ref="_M/I40E_GL_GP_FUSE_MAX_INDEX">I40E_GL_GP_FUSE_MAX_INDEX</dfn>        28</u></td></tr>
<tr><th id="781">781</th><td><u>#define <dfn class="macro" id="_M/I40E_GL_GP_FUSE_GL_GP_FUSE_SHIFT" data-ref="_M/I40E_GL_GP_FUSE_GL_GP_FUSE_SHIFT">I40E_GL_GP_FUSE_GL_GP_FUSE_SHIFT</dfn> 0</u></td></tr>
<tr><th id="782">782</th><td><u>#define <dfn class="macro" id="_M/I40E_GL_GP_FUSE_GL_GP_FUSE_MASK" data-ref="_M/I40E_GL_GP_FUSE_GL_GP_FUSE_MASK">I40E_GL_GP_FUSE_GL_GP_FUSE_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_GL_GP_FUSE_GL_GP_FUSE_SHIFT)</u></td></tr>
<tr><th id="783">783</th><td><u>#define <dfn class="macro" id="_M/I40E_GL_UFUSE" data-ref="_M/I40E_GL_UFUSE">I40E_GL_UFUSE</dfn>                        0x00094008 /* Reset: POR */</u></td></tr>
<tr><th id="784">784</th><td><u>#define <dfn class="macro" id="_M/I40E_GL_UFUSE_FOUR_PORT_ENABLE_SHIFT" data-ref="_M/I40E_GL_UFUSE_FOUR_PORT_ENABLE_SHIFT">I40E_GL_UFUSE_FOUR_PORT_ENABLE_SHIFT</dfn> 1</u></td></tr>
<tr><th id="785">785</th><td><u>#define <dfn class="macro" id="_M/I40E_GL_UFUSE_FOUR_PORT_ENABLE_MASK" data-ref="_M/I40E_GL_UFUSE_FOUR_PORT_ENABLE_MASK">I40E_GL_UFUSE_FOUR_PORT_ENABLE_MASK</dfn>  I40E_MASK(0x1, I40E_GL_UFUSE_FOUR_PORT_ENABLE_SHIFT)</u></td></tr>
<tr><th id="786">786</th><td><u>#define <dfn class="macro" id="_M/I40E_GL_UFUSE_NIC_ID_SHIFT" data-ref="_M/I40E_GL_UFUSE_NIC_ID_SHIFT">I40E_GL_UFUSE_NIC_ID_SHIFT</dfn>           2</u></td></tr>
<tr><th id="787">787</th><td><u>#define <dfn class="macro" id="_M/I40E_GL_UFUSE_NIC_ID_MASK" data-ref="_M/I40E_GL_UFUSE_NIC_ID_MASK">I40E_GL_UFUSE_NIC_ID_MASK</dfn>            I40E_MASK(0x1, I40E_GL_UFUSE_NIC_ID_SHIFT)</u></td></tr>
<tr><th id="788">788</th><td><u>#define <dfn class="macro" id="_M/I40E_GL_UFUSE_ULT_LOCKOUT_SHIFT" data-ref="_M/I40E_GL_UFUSE_ULT_LOCKOUT_SHIFT">I40E_GL_UFUSE_ULT_LOCKOUT_SHIFT</dfn>      10</u></td></tr>
<tr><th id="789">789</th><td><u>#define <dfn class="macro" id="_M/I40E_GL_UFUSE_ULT_LOCKOUT_MASK" data-ref="_M/I40E_GL_UFUSE_ULT_LOCKOUT_MASK">I40E_GL_UFUSE_ULT_LOCKOUT_MASK</dfn>       I40E_MASK(0x1, I40E_GL_UFUSE_ULT_LOCKOUT_SHIFT)</u></td></tr>
<tr><th id="790">790</th><td><u>#define <dfn class="macro" id="_M/I40E_GL_UFUSE_CLS_LOCKOUT_SHIFT" data-ref="_M/I40E_GL_UFUSE_CLS_LOCKOUT_SHIFT">I40E_GL_UFUSE_CLS_LOCKOUT_SHIFT</dfn>      11</u></td></tr>
<tr><th id="791">791</th><td><u>#define <dfn class="macro" id="_M/I40E_GL_UFUSE_CLS_LOCKOUT_MASK" data-ref="_M/I40E_GL_UFUSE_CLS_LOCKOUT_MASK">I40E_GL_UFUSE_CLS_LOCKOUT_MASK</dfn>       I40E_MASK(0x1, I40E_GL_UFUSE_CLS_LOCKOUT_SHIFT)</u></td></tr>
<tr><th id="792">792</th><td><u>#define <dfn class="macro" id="_M/I40E_EMPINT_GPIO_ENA" data-ref="_M/I40E_EMPINT_GPIO_ENA">I40E_EMPINT_GPIO_ENA</dfn>                  0x00088188 /* Reset: POR */</u></td></tr>
<tr><th id="793">793</th><td><u>#define <dfn class="macro" id="_M/I40E_EMPINT_GPIO_ENA_GPIO0_ENA_SHIFT" data-ref="_M/I40E_EMPINT_GPIO_ENA_GPIO0_ENA_SHIFT">I40E_EMPINT_GPIO_ENA_GPIO0_ENA_SHIFT</dfn>  0</u></td></tr>
<tr><th id="794">794</th><td><u>#define <dfn class="macro" id="_M/I40E_EMPINT_GPIO_ENA_GPIO0_ENA_MASK" data-ref="_M/I40E_EMPINT_GPIO_ENA_GPIO0_ENA_MASK">I40E_EMPINT_GPIO_ENA_GPIO0_ENA_MASK</dfn>   I40E_MASK(0x1, I40E_EMPINT_GPIO_ENA_GPIO0_ENA_SHIFT)</u></td></tr>
<tr><th id="795">795</th><td><u>#define <dfn class="macro" id="_M/I40E_EMPINT_GPIO_ENA_GPIO1_ENA_SHIFT" data-ref="_M/I40E_EMPINT_GPIO_ENA_GPIO1_ENA_SHIFT">I40E_EMPINT_GPIO_ENA_GPIO1_ENA_SHIFT</dfn>  1</u></td></tr>
<tr><th id="796">796</th><td><u>#define <dfn class="macro" id="_M/I40E_EMPINT_GPIO_ENA_GPIO1_ENA_MASK" data-ref="_M/I40E_EMPINT_GPIO_ENA_GPIO1_ENA_MASK">I40E_EMPINT_GPIO_ENA_GPIO1_ENA_MASK</dfn>   I40E_MASK(0x1, I40E_EMPINT_GPIO_ENA_GPIO1_ENA_SHIFT)</u></td></tr>
<tr><th id="797">797</th><td><u>#define <dfn class="macro" id="_M/I40E_EMPINT_GPIO_ENA_GPIO2_ENA_SHIFT" data-ref="_M/I40E_EMPINT_GPIO_ENA_GPIO2_ENA_SHIFT">I40E_EMPINT_GPIO_ENA_GPIO2_ENA_SHIFT</dfn>  2</u></td></tr>
<tr><th id="798">798</th><td><u>#define <dfn class="macro" id="_M/I40E_EMPINT_GPIO_ENA_GPIO2_ENA_MASK" data-ref="_M/I40E_EMPINT_GPIO_ENA_GPIO2_ENA_MASK">I40E_EMPINT_GPIO_ENA_GPIO2_ENA_MASK</dfn>   I40E_MASK(0x1, I40E_EMPINT_GPIO_ENA_GPIO2_ENA_SHIFT)</u></td></tr>
<tr><th id="799">799</th><td><u>#define <dfn class="macro" id="_M/I40E_EMPINT_GPIO_ENA_GPIO3_ENA_SHIFT" data-ref="_M/I40E_EMPINT_GPIO_ENA_GPIO3_ENA_SHIFT">I40E_EMPINT_GPIO_ENA_GPIO3_ENA_SHIFT</dfn>  3</u></td></tr>
<tr><th id="800">800</th><td><u>#define <dfn class="macro" id="_M/I40E_EMPINT_GPIO_ENA_GPIO3_ENA_MASK" data-ref="_M/I40E_EMPINT_GPIO_ENA_GPIO3_ENA_MASK">I40E_EMPINT_GPIO_ENA_GPIO3_ENA_MASK</dfn>   I40E_MASK(0x1, I40E_EMPINT_GPIO_ENA_GPIO3_ENA_SHIFT)</u></td></tr>
<tr><th id="801">801</th><td><u>#define <dfn class="macro" id="_M/I40E_EMPINT_GPIO_ENA_GPIO4_ENA_SHIFT" data-ref="_M/I40E_EMPINT_GPIO_ENA_GPIO4_ENA_SHIFT">I40E_EMPINT_GPIO_ENA_GPIO4_ENA_SHIFT</dfn>  4</u></td></tr>
<tr><th id="802">802</th><td><u>#define <dfn class="macro" id="_M/I40E_EMPINT_GPIO_ENA_GPIO4_ENA_MASK" data-ref="_M/I40E_EMPINT_GPIO_ENA_GPIO4_ENA_MASK">I40E_EMPINT_GPIO_ENA_GPIO4_ENA_MASK</dfn>   I40E_MASK(0x1, I40E_EMPINT_GPIO_ENA_GPIO4_ENA_SHIFT)</u></td></tr>
<tr><th id="803">803</th><td><u>#define <dfn class="macro" id="_M/I40E_EMPINT_GPIO_ENA_GPIO5_ENA_SHIFT" data-ref="_M/I40E_EMPINT_GPIO_ENA_GPIO5_ENA_SHIFT">I40E_EMPINT_GPIO_ENA_GPIO5_ENA_SHIFT</dfn>  5</u></td></tr>
<tr><th id="804">804</th><td><u>#define <dfn class="macro" id="_M/I40E_EMPINT_GPIO_ENA_GPIO5_ENA_MASK" data-ref="_M/I40E_EMPINT_GPIO_ENA_GPIO5_ENA_MASK">I40E_EMPINT_GPIO_ENA_GPIO5_ENA_MASK</dfn>   I40E_MASK(0x1, I40E_EMPINT_GPIO_ENA_GPIO5_ENA_SHIFT)</u></td></tr>
<tr><th id="805">805</th><td><u>#define <dfn class="macro" id="_M/I40E_EMPINT_GPIO_ENA_GPIO6_ENA_SHIFT" data-ref="_M/I40E_EMPINT_GPIO_ENA_GPIO6_ENA_SHIFT">I40E_EMPINT_GPIO_ENA_GPIO6_ENA_SHIFT</dfn>  6</u></td></tr>
<tr><th id="806">806</th><td><u>#define <dfn class="macro" id="_M/I40E_EMPINT_GPIO_ENA_GPIO6_ENA_MASK" data-ref="_M/I40E_EMPINT_GPIO_ENA_GPIO6_ENA_MASK">I40E_EMPINT_GPIO_ENA_GPIO6_ENA_MASK</dfn>   I40E_MASK(0x1, I40E_EMPINT_GPIO_ENA_GPIO6_ENA_SHIFT)</u></td></tr>
<tr><th id="807">807</th><td><u>#define <dfn class="macro" id="_M/I40E_EMPINT_GPIO_ENA_GPIO7_ENA_SHIFT" data-ref="_M/I40E_EMPINT_GPIO_ENA_GPIO7_ENA_SHIFT">I40E_EMPINT_GPIO_ENA_GPIO7_ENA_SHIFT</dfn>  7</u></td></tr>
<tr><th id="808">808</th><td><u>#define <dfn class="macro" id="_M/I40E_EMPINT_GPIO_ENA_GPIO7_ENA_MASK" data-ref="_M/I40E_EMPINT_GPIO_ENA_GPIO7_ENA_MASK">I40E_EMPINT_GPIO_ENA_GPIO7_ENA_MASK</dfn>   I40E_MASK(0x1, I40E_EMPINT_GPIO_ENA_GPIO7_ENA_SHIFT)</u></td></tr>
<tr><th id="809">809</th><td><u>#define <dfn class="macro" id="_M/I40E_EMPINT_GPIO_ENA_GPIO8_ENA_SHIFT" data-ref="_M/I40E_EMPINT_GPIO_ENA_GPIO8_ENA_SHIFT">I40E_EMPINT_GPIO_ENA_GPIO8_ENA_SHIFT</dfn>  8</u></td></tr>
<tr><th id="810">810</th><td><u>#define <dfn class="macro" id="_M/I40E_EMPINT_GPIO_ENA_GPIO8_ENA_MASK" data-ref="_M/I40E_EMPINT_GPIO_ENA_GPIO8_ENA_MASK">I40E_EMPINT_GPIO_ENA_GPIO8_ENA_MASK</dfn>   I40E_MASK(0x1, I40E_EMPINT_GPIO_ENA_GPIO8_ENA_SHIFT)</u></td></tr>
<tr><th id="811">811</th><td><u>#define <dfn class="macro" id="_M/I40E_EMPINT_GPIO_ENA_GPIO9_ENA_SHIFT" data-ref="_M/I40E_EMPINT_GPIO_ENA_GPIO9_ENA_SHIFT">I40E_EMPINT_GPIO_ENA_GPIO9_ENA_SHIFT</dfn>  9</u></td></tr>
<tr><th id="812">812</th><td><u>#define <dfn class="macro" id="_M/I40E_EMPINT_GPIO_ENA_GPIO9_ENA_MASK" data-ref="_M/I40E_EMPINT_GPIO_ENA_GPIO9_ENA_MASK">I40E_EMPINT_GPIO_ENA_GPIO9_ENA_MASK</dfn>   I40E_MASK(0x1, I40E_EMPINT_GPIO_ENA_GPIO9_ENA_SHIFT)</u></td></tr>
<tr><th id="813">813</th><td><u>#define <dfn class="macro" id="_M/I40E_EMPINT_GPIO_ENA_GPIO10_ENA_SHIFT" data-ref="_M/I40E_EMPINT_GPIO_ENA_GPIO10_ENA_SHIFT">I40E_EMPINT_GPIO_ENA_GPIO10_ENA_SHIFT</dfn> 10</u></td></tr>
<tr><th id="814">814</th><td><u>#define <dfn class="macro" id="_M/I40E_EMPINT_GPIO_ENA_GPIO10_ENA_MASK" data-ref="_M/I40E_EMPINT_GPIO_ENA_GPIO10_ENA_MASK">I40E_EMPINT_GPIO_ENA_GPIO10_ENA_MASK</dfn>  I40E_MASK(0x1, I40E_EMPINT_GPIO_ENA_GPIO10_ENA_SHIFT)</u></td></tr>
<tr><th id="815">815</th><td><u>#define <dfn class="macro" id="_M/I40E_EMPINT_GPIO_ENA_GPIO11_ENA_SHIFT" data-ref="_M/I40E_EMPINT_GPIO_ENA_GPIO11_ENA_SHIFT">I40E_EMPINT_GPIO_ENA_GPIO11_ENA_SHIFT</dfn> 11</u></td></tr>
<tr><th id="816">816</th><td><u>#define <dfn class="macro" id="_M/I40E_EMPINT_GPIO_ENA_GPIO11_ENA_MASK" data-ref="_M/I40E_EMPINT_GPIO_ENA_GPIO11_ENA_MASK">I40E_EMPINT_GPIO_ENA_GPIO11_ENA_MASK</dfn>  I40E_MASK(0x1, I40E_EMPINT_GPIO_ENA_GPIO11_ENA_SHIFT)</u></td></tr>
<tr><th id="817">817</th><td><u>#define <dfn class="macro" id="_M/I40E_EMPINT_GPIO_ENA_GPIO12_ENA_SHIFT" data-ref="_M/I40E_EMPINT_GPIO_ENA_GPIO12_ENA_SHIFT">I40E_EMPINT_GPIO_ENA_GPIO12_ENA_SHIFT</dfn> 12</u></td></tr>
<tr><th id="818">818</th><td><u>#define <dfn class="macro" id="_M/I40E_EMPINT_GPIO_ENA_GPIO12_ENA_MASK" data-ref="_M/I40E_EMPINT_GPIO_ENA_GPIO12_ENA_MASK">I40E_EMPINT_GPIO_ENA_GPIO12_ENA_MASK</dfn>  I40E_MASK(0x1, I40E_EMPINT_GPIO_ENA_GPIO12_ENA_SHIFT)</u></td></tr>
<tr><th id="819">819</th><td><u>#define <dfn class="macro" id="_M/I40E_EMPINT_GPIO_ENA_GPIO13_ENA_SHIFT" data-ref="_M/I40E_EMPINT_GPIO_ENA_GPIO13_ENA_SHIFT">I40E_EMPINT_GPIO_ENA_GPIO13_ENA_SHIFT</dfn> 13</u></td></tr>
<tr><th id="820">820</th><td><u>#define <dfn class="macro" id="_M/I40E_EMPINT_GPIO_ENA_GPIO13_ENA_MASK" data-ref="_M/I40E_EMPINT_GPIO_ENA_GPIO13_ENA_MASK">I40E_EMPINT_GPIO_ENA_GPIO13_ENA_MASK</dfn>  I40E_MASK(0x1, I40E_EMPINT_GPIO_ENA_GPIO13_ENA_SHIFT)</u></td></tr>
<tr><th id="821">821</th><td><u>#define <dfn class="macro" id="_M/I40E_EMPINT_GPIO_ENA_GPIO14_ENA_SHIFT" data-ref="_M/I40E_EMPINT_GPIO_ENA_GPIO14_ENA_SHIFT">I40E_EMPINT_GPIO_ENA_GPIO14_ENA_SHIFT</dfn> 14</u></td></tr>
<tr><th id="822">822</th><td><u>#define <dfn class="macro" id="_M/I40E_EMPINT_GPIO_ENA_GPIO14_ENA_MASK" data-ref="_M/I40E_EMPINT_GPIO_ENA_GPIO14_ENA_MASK">I40E_EMPINT_GPIO_ENA_GPIO14_ENA_MASK</dfn>  I40E_MASK(0x1, I40E_EMPINT_GPIO_ENA_GPIO14_ENA_SHIFT)</u></td></tr>
<tr><th id="823">823</th><td><u>#define <dfn class="macro" id="_M/I40E_EMPINT_GPIO_ENA_GPIO15_ENA_SHIFT" data-ref="_M/I40E_EMPINT_GPIO_ENA_GPIO15_ENA_SHIFT">I40E_EMPINT_GPIO_ENA_GPIO15_ENA_SHIFT</dfn> 15</u></td></tr>
<tr><th id="824">824</th><td><u>#define <dfn class="macro" id="_M/I40E_EMPINT_GPIO_ENA_GPIO15_ENA_MASK" data-ref="_M/I40E_EMPINT_GPIO_ENA_GPIO15_ENA_MASK">I40E_EMPINT_GPIO_ENA_GPIO15_ENA_MASK</dfn>  I40E_MASK(0x1, I40E_EMPINT_GPIO_ENA_GPIO15_ENA_SHIFT)</u></td></tr>
<tr><th id="825">825</th><td><u>#define <dfn class="macro" id="_M/I40E_EMPINT_GPIO_ENA_GPIO16_ENA_SHIFT" data-ref="_M/I40E_EMPINT_GPIO_ENA_GPIO16_ENA_SHIFT">I40E_EMPINT_GPIO_ENA_GPIO16_ENA_SHIFT</dfn> 16</u></td></tr>
<tr><th id="826">826</th><td><u>#define <dfn class="macro" id="_M/I40E_EMPINT_GPIO_ENA_GPIO16_ENA_MASK" data-ref="_M/I40E_EMPINT_GPIO_ENA_GPIO16_ENA_MASK">I40E_EMPINT_GPIO_ENA_GPIO16_ENA_MASK</dfn>  I40E_MASK(0x1, I40E_EMPINT_GPIO_ENA_GPIO16_ENA_SHIFT)</u></td></tr>
<tr><th id="827">827</th><td><u>#define <dfn class="macro" id="_M/I40E_EMPINT_GPIO_ENA_GPIO17_ENA_SHIFT" data-ref="_M/I40E_EMPINT_GPIO_ENA_GPIO17_ENA_SHIFT">I40E_EMPINT_GPIO_ENA_GPIO17_ENA_SHIFT</dfn> 17</u></td></tr>
<tr><th id="828">828</th><td><u>#define <dfn class="macro" id="_M/I40E_EMPINT_GPIO_ENA_GPIO17_ENA_MASK" data-ref="_M/I40E_EMPINT_GPIO_ENA_GPIO17_ENA_MASK">I40E_EMPINT_GPIO_ENA_GPIO17_ENA_MASK</dfn>  I40E_MASK(0x1, I40E_EMPINT_GPIO_ENA_GPIO17_ENA_SHIFT)</u></td></tr>
<tr><th id="829">829</th><td><u>#define <dfn class="macro" id="_M/I40E_EMPINT_GPIO_ENA_GPIO18_ENA_SHIFT" data-ref="_M/I40E_EMPINT_GPIO_ENA_GPIO18_ENA_SHIFT">I40E_EMPINT_GPIO_ENA_GPIO18_ENA_SHIFT</dfn> 18</u></td></tr>
<tr><th id="830">830</th><td><u>#define <dfn class="macro" id="_M/I40E_EMPINT_GPIO_ENA_GPIO18_ENA_MASK" data-ref="_M/I40E_EMPINT_GPIO_ENA_GPIO18_ENA_MASK">I40E_EMPINT_GPIO_ENA_GPIO18_ENA_MASK</dfn>  I40E_MASK(0x1, I40E_EMPINT_GPIO_ENA_GPIO18_ENA_SHIFT)</u></td></tr>
<tr><th id="831">831</th><td><u>#define <dfn class="macro" id="_M/I40E_EMPINT_GPIO_ENA_GPIO19_ENA_SHIFT" data-ref="_M/I40E_EMPINT_GPIO_ENA_GPIO19_ENA_SHIFT">I40E_EMPINT_GPIO_ENA_GPIO19_ENA_SHIFT</dfn> 19</u></td></tr>
<tr><th id="832">832</th><td><u>#define <dfn class="macro" id="_M/I40E_EMPINT_GPIO_ENA_GPIO19_ENA_MASK" data-ref="_M/I40E_EMPINT_GPIO_ENA_GPIO19_ENA_MASK">I40E_EMPINT_GPIO_ENA_GPIO19_ENA_MASK</dfn>  I40E_MASK(0x1, I40E_EMPINT_GPIO_ENA_GPIO19_ENA_SHIFT)</u></td></tr>
<tr><th id="833">833</th><td><u>#define <dfn class="macro" id="_M/I40E_EMPINT_GPIO_ENA_GPIO20_ENA_SHIFT" data-ref="_M/I40E_EMPINT_GPIO_ENA_GPIO20_ENA_SHIFT">I40E_EMPINT_GPIO_ENA_GPIO20_ENA_SHIFT</dfn> 20</u></td></tr>
<tr><th id="834">834</th><td><u>#define <dfn class="macro" id="_M/I40E_EMPINT_GPIO_ENA_GPIO20_ENA_MASK" data-ref="_M/I40E_EMPINT_GPIO_ENA_GPIO20_ENA_MASK">I40E_EMPINT_GPIO_ENA_GPIO20_ENA_MASK</dfn>  I40E_MASK(0x1, I40E_EMPINT_GPIO_ENA_GPIO20_ENA_SHIFT)</u></td></tr>
<tr><th id="835">835</th><td><u>#define <dfn class="macro" id="_M/I40E_EMPINT_GPIO_ENA_GPIO21_ENA_SHIFT" data-ref="_M/I40E_EMPINT_GPIO_ENA_GPIO21_ENA_SHIFT">I40E_EMPINT_GPIO_ENA_GPIO21_ENA_SHIFT</dfn> 21</u></td></tr>
<tr><th id="836">836</th><td><u>#define <dfn class="macro" id="_M/I40E_EMPINT_GPIO_ENA_GPIO21_ENA_MASK" data-ref="_M/I40E_EMPINT_GPIO_ENA_GPIO21_ENA_MASK">I40E_EMPINT_GPIO_ENA_GPIO21_ENA_MASK</dfn>  I40E_MASK(0x1, I40E_EMPINT_GPIO_ENA_GPIO21_ENA_SHIFT)</u></td></tr>
<tr><th id="837">837</th><td><u>#define <dfn class="macro" id="_M/I40E_EMPINT_GPIO_ENA_GPIO22_ENA_SHIFT" data-ref="_M/I40E_EMPINT_GPIO_ENA_GPIO22_ENA_SHIFT">I40E_EMPINT_GPIO_ENA_GPIO22_ENA_SHIFT</dfn> 22</u></td></tr>
<tr><th id="838">838</th><td><u>#define <dfn class="macro" id="_M/I40E_EMPINT_GPIO_ENA_GPIO22_ENA_MASK" data-ref="_M/I40E_EMPINT_GPIO_ENA_GPIO22_ENA_MASK">I40E_EMPINT_GPIO_ENA_GPIO22_ENA_MASK</dfn>  I40E_MASK(0x1, I40E_EMPINT_GPIO_ENA_GPIO22_ENA_SHIFT)</u></td></tr>
<tr><th id="839">839</th><td><u>#define <dfn class="macro" id="_M/I40E_EMPINT_GPIO_ENA_GPIO23_ENA_SHIFT" data-ref="_M/I40E_EMPINT_GPIO_ENA_GPIO23_ENA_SHIFT">I40E_EMPINT_GPIO_ENA_GPIO23_ENA_SHIFT</dfn> 23</u></td></tr>
<tr><th id="840">840</th><td><u>#define <dfn class="macro" id="_M/I40E_EMPINT_GPIO_ENA_GPIO23_ENA_MASK" data-ref="_M/I40E_EMPINT_GPIO_ENA_GPIO23_ENA_MASK">I40E_EMPINT_GPIO_ENA_GPIO23_ENA_MASK</dfn>  I40E_MASK(0x1, I40E_EMPINT_GPIO_ENA_GPIO23_ENA_SHIFT)</u></td></tr>
<tr><th id="841">841</th><td><u>#define <dfn class="macro" id="_M/I40E_EMPINT_GPIO_ENA_GPIO24_ENA_SHIFT" data-ref="_M/I40E_EMPINT_GPIO_ENA_GPIO24_ENA_SHIFT">I40E_EMPINT_GPIO_ENA_GPIO24_ENA_SHIFT</dfn> 24</u></td></tr>
<tr><th id="842">842</th><td><u>#define <dfn class="macro" id="_M/I40E_EMPINT_GPIO_ENA_GPIO24_ENA_MASK" data-ref="_M/I40E_EMPINT_GPIO_ENA_GPIO24_ENA_MASK">I40E_EMPINT_GPIO_ENA_GPIO24_ENA_MASK</dfn>  I40E_MASK(0x1, I40E_EMPINT_GPIO_ENA_GPIO24_ENA_SHIFT)</u></td></tr>
<tr><th id="843">843</th><td><u>#define <dfn class="macro" id="_M/I40E_EMPINT_GPIO_ENA_GPIO25_ENA_SHIFT" data-ref="_M/I40E_EMPINT_GPIO_ENA_GPIO25_ENA_SHIFT">I40E_EMPINT_GPIO_ENA_GPIO25_ENA_SHIFT</dfn> 25</u></td></tr>
<tr><th id="844">844</th><td><u>#define <dfn class="macro" id="_M/I40E_EMPINT_GPIO_ENA_GPIO25_ENA_MASK" data-ref="_M/I40E_EMPINT_GPIO_ENA_GPIO25_ENA_MASK">I40E_EMPINT_GPIO_ENA_GPIO25_ENA_MASK</dfn>  I40E_MASK(0x1, I40E_EMPINT_GPIO_ENA_GPIO25_ENA_SHIFT)</u></td></tr>
<tr><th id="845">845</th><td><u>#define <dfn class="macro" id="_M/I40E_EMPINT_GPIO_ENA_GPIO26_ENA_SHIFT" data-ref="_M/I40E_EMPINT_GPIO_ENA_GPIO26_ENA_SHIFT">I40E_EMPINT_GPIO_ENA_GPIO26_ENA_SHIFT</dfn> 26</u></td></tr>
<tr><th id="846">846</th><td><u>#define <dfn class="macro" id="_M/I40E_EMPINT_GPIO_ENA_GPIO26_ENA_MASK" data-ref="_M/I40E_EMPINT_GPIO_ENA_GPIO26_ENA_MASK">I40E_EMPINT_GPIO_ENA_GPIO26_ENA_MASK</dfn>  I40E_MASK(0x1, I40E_EMPINT_GPIO_ENA_GPIO26_ENA_SHIFT)</u></td></tr>
<tr><th id="847">847</th><td><u>#define <dfn class="macro" id="_M/I40E_EMPINT_GPIO_ENA_GPIO27_ENA_SHIFT" data-ref="_M/I40E_EMPINT_GPIO_ENA_GPIO27_ENA_SHIFT">I40E_EMPINT_GPIO_ENA_GPIO27_ENA_SHIFT</dfn> 27</u></td></tr>
<tr><th id="848">848</th><td><u>#define <dfn class="macro" id="_M/I40E_EMPINT_GPIO_ENA_GPIO27_ENA_MASK" data-ref="_M/I40E_EMPINT_GPIO_ENA_GPIO27_ENA_MASK">I40E_EMPINT_GPIO_ENA_GPIO27_ENA_MASK</dfn>  I40E_MASK(0x1, I40E_EMPINT_GPIO_ENA_GPIO27_ENA_SHIFT)</u></td></tr>
<tr><th id="849">849</th><td><u>#define <dfn class="macro" id="_M/I40E_EMPINT_GPIO_ENA_GPIO28_ENA_SHIFT" data-ref="_M/I40E_EMPINT_GPIO_ENA_GPIO28_ENA_SHIFT">I40E_EMPINT_GPIO_ENA_GPIO28_ENA_SHIFT</dfn> 28</u></td></tr>
<tr><th id="850">850</th><td><u>#define <dfn class="macro" id="_M/I40E_EMPINT_GPIO_ENA_GPIO28_ENA_MASK" data-ref="_M/I40E_EMPINT_GPIO_ENA_GPIO28_ENA_MASK">I40E_EMPINT_GPIO_ENA_GPIO28_ENA_MASK</dfn>  I40E_MASK(0x1, I40E_EMPINT_GPIO_ENA_GPIO28_ENA_SHIFT)</u></td></tr>
<tr><th id="851">851</th><td><u>#define <dfn class="macro" id="_M/I40E_EMPINT_GPIO_ENA_GPIO29_ENA_SHIFT" data-ref="_M/I40E_EMPINT_GPIO_ENA_GPIO29_ENA_SHIFT">I40E_EMPINT_GPIO_ENA_GPIO29_ENA_SHIFT</dfn> 29</u></td></tr>
<tr><th id="852">852</th><td><u>#define <dfn class="macro" id="_M/I40E_EMPINT_GPIO_ENA_GPIO29_ENA_MASK" data-ref="_M/I40E_EMPINT_GPIO_ENA_GPIO29_ENA_MASK">I40E_EMPINT_GPIO_ENA_GPIO29_ENA_MASK</dfn>  I40E_MASK(0x1, I40E_EMPINT_GPIO_ENA_GPIO29_ENA_SHIFT)</u></td></tr>
<tr><th id="853">853</th><td><u>#define <dfn class="macro" id="_M/I40E_PFGEN_PORTMDIO_NUM" data-ref="_M/I40E_PFGEN_PORTMDIO_NUM">I40E_PFGEN_PORTMDIO_NUM</dfn>                       0x0003F100 /* Reset: CORER */</u></td></tr>
<tr><th id="854">854</th><td><u>#define <dfn class="macro" id="_M/I40E_PFGEN_PORTMDIO_NUM_PORT_NUM_SHIFT" data-ref="_M/I40E_PFGEN_PORTMDIO_NUM_PORT_NUM_SHIFT">I40E_PFGEN_PORTMDIO_NUM_PORT_NUM_SHIFT</dfn>        0</u></td></tr>
<tr><th id="855">855</th><td><u>#define <dfn class="macro" id="_M/I40E_PFGEN_PORTMDIO_NUM_PORT_NUM_MASK" data-ref="_M/I40E_PFGEN_PORTMDIO_NUM_PORT_NUM_MASK">I40E_PFGEN_PORTMDIO_NUM_PORT_NUM_MASK</dfn>         I40E_MASK(0x3, I40E_PFGEN_PORTMDIO_NUM_PORT_NUM_SHIFT)</u></td></tr>
<tr><th id="856">856</th><td><u>#define <dfn class="macro" id="_M/I40E_PFGEN_PORTMDIO_NUM_VFLINK_STAT_ENA_SHIFT" data-ref="_M/I40E_PFGEN_PORTMDIO_NUM_VFLINK_STAT_ENA_SHIFT">I40E_PFGEN_PORTMDIO_NUM_VFLINK_STAT_ENA_SHIFT</dfn> 4</u></td></tr>
<tr><th id="857">857</th><td><u>#define <dfn class="macro" id="_M/I40E_PFGEN_PORTMDIO_NUM_VFLINK_STAT_ENA_MASK" data-ref="_M/I40E_PFGEN_PORTMDIO_NUM_VFLINK_STAT_ENA_MASK">I40E_PFGEN_PORTMDIO_NUM_VFLINK_STAT_ENA_MASK</dfn>  I40E_MASK(0x1, I40E_PFGEN_PORTMDIO_NUM_VFLINK_STAT_ENA_SHIFT)</u></td></tr>
<tr><th id="858">858</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_AEQCTL" data-ref="_M/I40E_PFINT_AEQCTL">I40E_PFINT_AEQCTL</dfn>                  0x00038700 /* Reset: CORER */</u></td></tr>
<tr><th id="859">859</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_AEQCTL_MSIX_INDX_SHIFT" data-ref="_M/I40E_PFINT_AEQCTL_MSIX_INDX_SHIFT">I40E_PFINT_AEQCTL_MSIX_INDX_SHIFT</dfn>  0</u></td></tr>
<tr><th id="860">860</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_AEQCTL_MSIX_INDX_MASK" data-ref="_M/I40E_PFINT_AEQCTL_MSIX_INDX_MASK">I40E_PFINT_AEQCTL_MSIX_INDX_MASK</dfn>   I40E_MASK(0xFF, I40E_PFINT_AEQCTL_MSIX_INDX_SHIFT)</u></td></tr>
<tr><th id="861">861</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_AEQCTL_ITR_INDX_SHIFT" data-ref="_M/I40E_PFINT_AEQCTL_ITR_INDX_SHIFT">I40E_PFINT_AEQCTL_ITR_INDX_SHIFT</dfn>   11</u></td></tr>
<tr><th id="862">862</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_AEQCTL_ITR_INDX_MASK" data-ref="_M/I40E_PFINT_AEQCTL_ITR_INDX_MASK">I40E_PFINT_AEQCTL_ITR_INDX_MASK</dfn>    I40E_MASK(0x3, I40E_PFINT_AEQCTL_ITR_INDX_SHIFT)</u></td></tr>
<tr><th id="863">863</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_AEQCTL_MSIX0_INDX_SHIFT" data-ref="_M/I40E_PFINT_AEQCTL_MSIX0_INDX_SHIFT">I40E_PFINT_AEQCTL_MSIX0_INDX_SHIFT</dfn> 13</u></td></tr>
<tr><th id="864">864</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_AEQCTL_MSIX0_INDX_MASK" data-ref="_M/I40E_PFINT_AEQCTL_MSIX0_INDX_MASK">I40E_PFINT_AEQCTL_MSIX0_INDX_MASK</dfn>  I40E_MASK(0x7, I40E_PFINT_AEQCTL_MSIX0_INDX_SHIFT)</u></td></tr>
<tr><th id="865">865</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_AEQCTL_CAUSE_ENA_SHIFT" data-ref="_M/I40E_PFINT_AEQCTL_CAUSE_ENA_SHIFT">I40E_PFINT_AEQCTL_CAUSE_ENA_SHIFT</dfn>  30</u></td></tr>
<tr><th id="866">866</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_AEQCTL_CAUSE_ENA_MASK" data-ref="_M/I40E_PFINT_AEQCTL_CAUSE_ENA_MASK">I40E_PFINT_AEQCTL_CAUSE_ENA_MASK</dfn>   I40E_MASK(0x1, I40E_PFINT_AEQCTL_CAUSE_ENA_SHIFT)</u></td></tr>
<tr><th id="867">867</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_AEQCTL_INTEVENT_SHIFT" data-ref="_M/I40E_PFINT_AEQCTL_INTEVENT_SHIFT">I40E_PFINT_AEQCTL_INTEVENT_SHIFT</dfn>   31</u></td></tr>
<tr><th id="868">868</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_AEQCTL_INTEVENT_MASK" data-ref="_M/I40E_PFINT_AEQCTL_INTEVENT_MASK">I40E_PFINT_AEQCTL_INTEVENT_MASK</dfn>    I40E_MASK(0x1, I40E_PFINT_AEQCTL_INTEVENT_SHIFT)</u></td></tr>
<tr><th id="869">869</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_CEQCTL" data-ref="_M/I40E_PFINT_CEQCTL">I40E_PFINT_CEQCTL</dfn>(_INTPF)          (0x00036800 + ((_INTPF) * 4)) /* _i=0...511 */ /* Reset: CORER */</u></td></tr>
<tr><th id="870">870</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_CEQCTL_MAX_INDEX" data-ref="_M/I40E_PFINT_CEQCTL_MAX_INDEX">I40E_PFINT_CEQCTL_MAX_INDEX</dfn>        511</u></td></tr>
<tr><th id="871">871</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_CEQCTL_MSIX_INDX_SHIFT" data-ref="_M/I40E_PFINT_CEQCTL_MSIX_INDX_SHIFT">I40E_PFINT_CEQCTL_MSIX_INDX_SHIFT</dfn>  0</u></td></tr>
<tr><th id="872">872</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_CEQCTL_MSIX_INDX_MASK" data-ref="_M/I40E_PFINT_CEQCTL_MSIX_INDX_MASK">I40E_PFINT_CEQCTL_MSIX_INDX_MASK</dfn>   I40E_MASK(0xFF, I40E_PFINT_CEQCTL_MSIX_INDX_SHIFT)</u></td></tr>
<tr><th id="873">873</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_CEQCTL_ITR_INDX_SHIFT" data-ref="_M/I40E_PFINT_CEQCTL_ITR_INDX_SHIFT">I40E_PFINT_CEQCTL_ITR_INDX_SHIFT</dfn>   11</u></td></tr>
<tr><th id="874">874</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_CEQCTL_ITR_INDX_MASK" data-ref="_M/I40E_PFINT_CEQCTL_ITR_INDX_MASK">I40E_PFINT_CEQCTL_ITR_INDX_MASK</dfn>    I40E_MASK(0x3, I40E_PFINT_CEQCTL_ITR_INDX_SHIFT)</u></td></tr>
<tr><th id="875">875</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_CEQCTL_MSIX0_INDX_SHIFT" data-ref="_M/I40E_PFINT_CEQCTL_MSIX0_INDX_SHIFT">I40E_PFINT_CEQCTL_MSIX0_INDX_SHIFT</dfn> 13</u></td></tr>
<tr><th id="876">876</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_CEQCTL_MSIX0_INDX_MASK" data-ref="_M/I40E_PFINT_CEQCTL_MSIX0_INDX_MASK">I40E_PFINT_CEQCTL_MSIX0_INDX_MASK</dfn>  I40E_MASK(0x7, I40E_PFINT_CEQCTL_MSIX0_INDX_SHIFT)</u></td></tr>
<tr><th id="877">877</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_CEQCTL_NEXTQ_INDX_SHIFT" data-ref="_M/I40E_PFINT_CEQCTL_NEXTQ_INDX_SHIFT">I40E_PFINT_CEQCTL_NEXTQ_INDX_SHIFT</dfn> 16</u></td></tr>
<tr><th id="878">878</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_CEQCTL_NEXTQ_INDX_MASK" data-ref="_M/I40E_PFINT_CEQCTL_NEXTQ_INDX_MASK">I40E_PFINT_CEQCTL_NEXTQ_INDX_MASK</dfn>  I40E_MASK(0x7FF, I40E_PFINT_CEQCTL_NEXTQ_INDX_SHIFT)</u></td></tr>
<tr><th id="879">879</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_CEQCTL_NEXTQ_TYPE_SHIFT" data-ref="_M/I40E_PFINT_CEQCTL_NEXTQ_TYPE_SHIFT">I40E_PFINT_CEQCTL_NEXTQ_TYPE_SHIFT</dfn> 27</u></td></tr>
<tr><th id="880">880</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_CEQCTL_NEXTQ_TYPE_MASK" data-ref="_M/I40E_PFINT_CEQCTL_NEXTQ_TYPE_MASK">I40E_PFINT_CEQCTL_NEXTQ_TYPE_MASK</dfn>  I40E_MASK(0x3, I40E_PFINT_CEQCTL_NEXTQ_TYPE_SHIFT)</u></td></tr>
<tr><th id="881">881</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_CEQCTL_CAUSE_ENA_SHIFT" data-ref="_M/I40E_PFINT_CEQCTL_CAUSE_ENA_SHIFT">I40E_PFINT_CEQCTL_CAUSE_ENA_SHIFT</dfn>  30</u></td></tr>
<tr><th id="882">882</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_CEQCTL_CAUSE_ENA_MASK" data-ref="_M/I40E_PFINT_CEQCTL_CAUSE_ENA_MASK">I40E_PFINT_CEQCTL_CAUSE_ENA_MASK</dfn>   I40E_MASK(0x1, I40E_PFINT_CEQCTL_CAUSE_ENA_SHIFT)</u></td></tr>
<tr><th id="883">883</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_CEQCTL_INTEVENT_SHIFT" data-ref="_M/I40E_PFINT_CEQCTL_INTEVENT_SHIFT">I40E_PFINT_CEQCTL_INTEVENT_SHIFT</dfn>   31</u></td></tr>
<tr><th id="884">884</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_CEQCTL_INTEVENT_MASK" data-ref="_M/I40E_PFINT_CEQCTL_INTEVENT_MASK">I40E_PFINT_CEQCTL_INTEVENT_MASK</dfn>    I40E_MASK(0x1, I40E_PFINT_CEQCTL_INTEVENT_SHIFT)</u></td></tr>
<tr><th id="885">885</th><td><u>#define <dfn class="macro" id="_M/I40E_GLINT_CTL" data-ref="_M/I40E_GLINT_CTL">I40E_GLINT_CTL</dfn>				0x0003F800 /* Reset: CORER */</u></td></tr>
<tr><th id="886">886</th><td><u>#define <dfn class="macro" id="_M/I40E_GLINT_CTL_DIS_AUTOMASK_PF0_SHIFT" data-ref="_M/I40E_GLINT_CTL_DIS_AUTOMASK_PF0_SHIFT">I40E_GLINT_CTL_DIS_AUTOMASK_PF0_SHIFT</dfn>	0</u></td></tr>
<tr><th id="887">887</th><td><u>#define <dfn class="macro" id="_M/I40E_GLINT_CTL_DIS_AUTOMASK_PF0_MASK" data-ref="_M/I40E_GLINT_CTL_DIS_AUTOMASK_PF0_MASK">I40E_GLINT_CTL_DIS_AUTOMASK_PF0_MASK</dfn>	I40E_MASK(0x1, I40E_GLINT_CTL_DIS_AUTOMASK_PF0_SHIFT)</u></td></tr>
<tr><th id="888">888</th><td><u>#define <dfn class="macro" id="_M/I40E_GLINT_CTL_DIS_AUTOMASK_VF0_SHIFT" data-ref="_M/I40E_GLINT_CTL_DIS_AUTOMASK_VF0_SHIFT">I40E_GLINT_CTL_DIS_AUTOMASK_VF0_SHIFT</dfn>	1</u></td></tr>
<tr><th id="889">889</th><td><u>#define <dfn class="macro" id="_M/I40E_GLINT_CTL_DIS_AUTOMASK_VF0_MASK" data-ref="_M/I40E_GLINT_CTL_DIS_AUTOMASK_VF0_MASK">I40E_GLINT_CTL_DIS_AUTOMASK_VF0_MASK</dfn>	I40E_MASK(0x1, I40E_GLINT_CTL_DIS_AUTOMASK_VF0_SHIFT)</u></td></tr>
<tr><th id="890">890</th><td><u>#define <dfn class="macro" id="_M/I40E_GLINT_CTL_DIS_AUTOMASK_N_SHIFT" data-ref="_M/I40E_GLINT_CTL_DIS_AUTOMASK_N_SHIFT">I40E_GLINT_CTL_DIS_AUTOMASK_N_SHIFT</dfn>	2</u></td></tr>
<tr><th id="891">891</th><td><u>#define <dfn class="macro" id="_M/I40E_GLINT_CTL_DIS_AUTOMASK_N_MASK" data-ref="_M/I40E_GLINT_CTL_DIS_AUTOMASK_N_MASK">I40E_GLINT_CTL_DIS_AUTOMASK_N_MASK</dfn>	I40E_MASK(0x1, I40E_GLINT_CTL_DIS_AUTOMASK_N_SHIFT)</u></td></tr>
<tr><th id="892">892</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_DYN_CTL0" data-ref="_M/I40E_PFINT_DYN_CTL0">I40E_PFINT_DYN_CTL0</dfn>                       0x00038480 /* Reset: PFR */</u></td></tr>
<tr><th id="893">893</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_DYN_CTL0_INTENA_SHIFT" data-ref="_M/I40E_PFINT_DYN_CTL0_INTENA_SHIFT">I40E_PFINT_DYN_CTL0_INTENA_SHIFT</dfn>          0</u></td></tr>
<tr><th id="894">894</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_DYN_CTL0_INTENA_MASK" data-ref="_M/I40E_PFINT_DYN_CTL0_INTENA_MASK">I40E_PFINT_DYN_CTL0_INTENA_MASK</dfn>           I40E_MASK(0x1, I40E_PFINT_DYN_CTL0_INTENA_SHIFT)</u></td></tr>
<tr><th id="895">895</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_DYN_CTL0_CLEARPBA_SHIFT" data-ref="_M/I40E_PFINT_DYN_CTL0_CLEARPBA_SHIFT">I40E_PFINT_DYN_CTL0_CLEARPBA_SHIFT</dfn>        1</u></td></tr>
<tr><th id="896">896</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_DYN_CTL0_CLEARPBA_MASK" data-ref="_M/I40E_PFINT_DYN_CTL0_CLEARPBA_MASK">I40E_PFINT_DYN_CTL0_CLEARPBA_MASK</dfn>         I40E_MASK(0x1, I40E_PFINT_DYN_CTL0_CLEARPBA_SHIFT)</u></td></tr>
<tr><th id="897">897</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_DYN_CTL0_SWINT_TRIG_SHIFT" data-ref="_M/I40E_PFINT_DYN_CTL0_SWINT_TRIG_SHIFT">I40E_PFINT_DYN_CTL0_SWINT_TRIG_SHIFT</dfn>      2</u></td></tr>
<tr><th id="898">898</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_DYN_CTL0_SWINT_TRIG_MASK" data-ref="_M/I40E_PFINT_DYN_CTL0_SWINT_TRIG_MASK">I40E_PFINT_DYN_CTL0_SWINT_TRIG_MASK</dfn>       I40E_MASK(0x1, I40E_PFINT_DYN_CTL0_SWINT_TRIG_SHIFT)</u></td></tr>
<tr><th id="899">899</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_DYN_CTL0_ITR_INDX_SHIFT" data-ref="_M/I40E_PFINT_DYN_CTL0_ITR_INDX_SHIFT">I40E_PFINT_DYN_CTL0_ITR_INDX_SHIFT</dfn>        3</u></td></tr>
<tr><th id="900">900</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_DYN_CTL0_ITR_INDX_MASK" data-ref="_M/I40E_PFINT_DYN_CTL0_ITR_INDX_MASK">I40E_PFINT_DYN_CTL0_ITR_INDX_MASK</dfn>         I40E_MASK(0x3, I40E_PFINT_DYN_CTL0_ITR_INDX_SHIFT)</u></td></tr>
<tr><th id="901">901</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_DYN_CTL0_INTERVAL_SHIFT" data-ref="_M/I40E_PFINT_DYN_CTL0_INTERVAL_SHIFT">I40E_PFINT_DYN_CTL0_INTERVAL_SHIFT</dfn>        5</u></td></tr>
<tr><th id="902">902</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_DYN_CTL0_INTERVAL_MASK" data-ref="_M/I40E_PFINT_DYN_CTL0_INTERVAL_MASK">I40E_PFINT_DYN_CTL0_INTERVAL_MASK</dfn>         I40E_MASK(0xFFF, I40E_PFINT_DYN_CTL0_INTERVAL_SHIFT)</u></td></tr>
<tr><th id="903">903</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_DYN_CTL0_SW_ITR_INDX_ENA_SHIFT" data-ref="_M/I40E_PFINT_DYN_CTL0_SW_ITR_INDX_ENA_SHIFT">I40E_PFINT_DYN_CTL0_SW_ITR_INDX_ENA_SHIFT</dfn> 24</u></td></tr>
<tr><th id="904">904</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_DYN_CTL0_SW_ITR_INDX_ENA_MASK" data-ref="_M/I40E_PFINT_DYN_CTL0_SW_ITR_INDX_ENA_MASK">I40E_PFINT_DYN_CTL0_SW_ITR_INDX_ENA_MASK</dfn>  I40E_MASK(0x1, I40E_PFINT_DYN_CTL0_SW_ITR_INDX_ENA_SHIFT)</u></td></tr>
<tr><th id="905">905</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_DYN_CTL0_SW_ITR_INDX_SHIFT" data-ref="_M/I40E_PFINT_DYN_CTL0_SW_ITR_INDX_SHIFT">I40E_PFINT_DYN_CTL0_SW_ITR_INDX_SHIFT</dfn>     25</u></td></tr>
<tr><th id="906">906</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_DYN_CTL0_SW_ITR_INDX_MASK" data-ref="_M/I40E_PFINT_DYN_CTL0_SW_ITR_INDX_MASK">I40E_PFINT_DYN_CTL0_SW_ITR_INDX_MASK</dfn>      I40E_MASK(0x3, I40E_PFINT_DYN_CTL0_SW_ITR_INDX_SHIFT)</u></td></tr>
<tr><th id="907">907</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_DYN_CTL0_INTENA_MSK_SHIFT" data-ref="_M/I40E_PFINT_DYN_CTL0_INTENA_MSK_SHIFT">I40E_PFINT_DYN_CTL0_INTENA_MSK_SHIFT</dfn>      31</u></td></tr>
<tr><th id="908">908</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_DYN_CTL0_INTENA_MSK_MASK" data-ref="_M/I40E_PFINT_DYN_CTL0_INTENA_MSK_MASK">I40E_PFINT_DYN_CTL0_INTENA_MSK_MASK</dfn>       I40E_MASK(0x1, I40E_PFINT_DYN_CTL0_INTENA_MSK_SHIFT)</u></td></tr>
<tr><th id="909">909</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_DYN_CTLN" data-ref="_M/I40E_PFINT_DYN_CTLN">I40E_PFINT_DYN_CTLN</dfn>(_INTPF)               (0x00034800 + ((_INTPF) * 4)) /* _i=0...511 */ /* Reset: PFR */</u></td></tr>
<tr><th id="910">910</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_DYN_CTLN_MAX_INDEX" data-ref="_M/I40E_PFINT_DYN_CTLN_MAX_INDEX">I40E_PFINT_DYN_CTLN_MAX_INDEX</dfn>             511</u></td></tr>
<tr><th id="911">911</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_DYN_CTLN_INTENA_SHIFT" data-ref="_M/I40E_PFINT_DYN_CTLN_INTENA_SHIFT">I40E_PFINT_DYN_CTLN_INTENA_SHIFT</dfn>          0</u></td></tr>
<tr><th id="912">912</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_DYN_CTLN_INTENA_MASK" data-ref="_M/I40E_PFINT_DYN_CTLN_INTENA_MASK">I40E_PFINT_DYN_CTLN_INTENA_MASK</dfn>           I40E_MASK(0x1, I40E_PFINT_DYN_CTLN_INTENA_SHIFT)</u></td></tr>
<tr><th id="913">913</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_DYN_CTLN_CLEARPBA_SHIFT" data-ref="_M/I40E_PFINT_DYN_CTLN_CLEARPBA_SHIFT">I40E_PFINT_DYN_CTLN_CLEARPBA_SHIFT</dfn>        1</u></td></tr>
<tr><th id="914">914</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_DYN_CTLN_CLEARPBA_MASK" data-ref="_M/I40E_PFINT_DYN_CTLN_CLEARPBA_MASK">I40E_PFINT_DYN_CTLN_CLEARPBA_MASK</dfn>         I40E_MASK(0x1, I40E_PFINT_DYN_CTLN_CLEARPBA_SHIFT)</u></td></tr>
<tr><th id="915">915</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_DYN_CTLN_SWINT_TRIG_SHIFT" data-ref="_M/I40E_PFINT_DYN_CTLN_SWINT_TRIG_SHIFT">I40E_PFINT_DYN_CTLN_SWINT_TRIG_SHIFT</dfn>      2</u></td></tr>
<tr><th id="916">916</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_DYN_CTLN_SWINT_TRIG_MASK" data-ref="_M/I40E_PFINT_DYN_CTLN_SWINT_TRIG_MASK">I40E_PFINT_DYN_CTLN_SWINT_TRIG_MASK</dfn>       I40E_MASK(0x1, I40E_PFINT_DYN_CTLN_SWINT_TRIG_SHIFT)</u></td></tr>
<tr><th id="917">917</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_DYN_CTLN_ITR_INDX_SHIFT" data-ref="_M/I40E_PFINT_DYN_CTLN_ITR_INDX_SHIFT">I40E_PFINT_DYN_CTLN_ITR_INDX_SHIFT</dfn>        3</u></td></tr>
<tr><th id="918">918</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_DYN_CTLN_ITR_INDX_MASK" data-ref="_M/I40E_PFINT_DYN_CTLN_ITR_INDX_MASK">I40E_PFINT_DYN_CTLN_ITR_INDX_MASK</dfn>         I40E_MASK(0x3, I40E_PFINT_DYN_CTLN_ITR_INDX_SHIFT)</u></td></tr>
<tr><th id="919">919</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_DYN_CTLN_INTERVAL_SHIFT" data-ref="_M/I40E_PFINT_DYN_CTLN_INTERVAL_SHIFT">I40E_PFINT_DYN_CTLN_INTERVAL_SHIFT</dfn>        5</u></td></tr>
<tr><th id="920">920</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_DYN_CTLN_INTERVAL_MASK" data-ref="_M/I40E_PFINT_DYN_CTLN_INTERVAL_MASK">I40E_PFINT_DYN_CTLN_INTERVAL_MASK</dfn>         I40E_MASK(0xFFF, I40E_PFINT_DYN_CTLN_INTERVAL_SHIFT)</u></td></tr>
<tr><th id="921">921</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_DYN_CTLN_SW_ITR_INDX_ENA_SHIFT" data-ref="_M/I40E_PFINT_DYN_CTLN_SW_ITR_INDX_ENA_SHIFT">I40E_PFINT_DYN_CTLN_SW_ITR_INDX_ENA_SHIFT</dfn> 24</u></td></tr>
<tr><th id="922">922</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_DYN_CTLN_SW_ITR_INDX_ENA_MASK" data-ref="_M/I40E_PFINT_DYN_CTLN_SW_ITR_INDX_ENA_MASK">I40E_PFINT_DYN_CTLN_SW_ITR_INDX_ENA_MASK</dfn>  I40E_MASK(0x1, I40E_PFINT_DYN_CTLN_SW_ITR_INDX_ENA_SHIFT)</u></td></tr>
<tr><th id="923">923</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_DYN_CTLN_SW_ITR_INDX_SHIFT" data-ref="_M/I40E_PFINT_DYN_CTLN_SW_ITR_INDX_SHIFT">I40E_PFINT_DYN_CTLN_SW_ITR_INDX_SHIFT</dfn>     25</u></td></tr>
<tr><th id="924">924</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_DYN_CTLN_SW_ITR_INDX_MASK" data-ref="_M/I40E_PFINT_DYN_CTLN_SW_ITR_INDX_MASK">I40E_PFINT_DYN_CTLN_SW_ITR_INDX_MASK</dfn>      I40E_MASK(0x3, I40E_PFINT_DYN_CTLN_SW_ITR_INDX_SHIFT)</u></td></tr>
<tr><th id="925">925</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_DYN_CTLN_INTENA_MSK_SHIFT" data-ref="_M/I40E_PFINT_DYN_CTLN_INTENA_MSK_SHIFT">I40E_PFINT_DYN_CTLN_INTENA_MSK_SHIFT</dfn>      31</u></td></tr>
<tr><th id="926">926</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_DYN_CTLN_INTENA_MSK_MASK" data-ref="_M/I40E_PFINT_DYN_CTLN_INTENA_MSK_MASK">I40E_PFINT_DYN_CTLN_INTENA_MSK_MASK</dfn>       I40E_MASK(0x1, I40E_PFINT_DYN_CTLN_INTENA_MSK_SHIFT)</u></td></tr>
<tr><th id="927">927</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_GPIO_ENA" data-ref="_M/I40E_PFINT_GPIO_ENA">I40E_PFINT_GPIO_ENA</dfn>                  0x00088080 /* Reset: CORER */</u></td></tr>
<tr><th id="928">928</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_GPIO_ENA_GPIO0_ENA_SHIFT" data-ref="_M/I40E_PFINT_GPIO_ENA_GPIO0_ENA_SHIFT">I40E_PFINT_GPIO_ENA_GPIO0_ENA_SHIFT</dfn>  0</u></td></tr>
<tr><th id="929">929</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_GPIO_ENA_GPIO0_ENA_MASK" data-ref="_M/I40E_PFINT_GPIO_ENA_GPIO0_ENA_MASK">I40E_PFINT_GPIO_ENA_GPIO0_ENA_MASK</dfn>   I40E_MASK(0x1, I40E_PFINT_GPIO_ENA_GPIO0_ENA_SHIFT)</u></td></tr>
<tr><th id="930">930</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_GPIO_ENA_GPIO1_ENA_SHIFT" data-ref="_M/I40E_PFINT_GPIO_ENA_GPIO1_ENA_SHIFT">I40E_PFINT_GPIO_ENA_GPIO1_ENA_SHIFT</dfn>  1</u></td></tr>
<tr><th id="931">931</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_GPIO_ENA_GPIO1_ENA_MASK" data-ref="_M/I40E_PFINT_GPIO_ENA_GPIO1_ENA_MASK">I40E_PFINT_GPIO_ENA_GPIO1_ENA_MASK</dfn>   I40E_MASK(0x1, I40E_PFINT_GPIO_ENA_GPIO1_ENA_SHIFT)</u></td></tr>
<tr><th id="932">932</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_GPIO_ENA_GPIO2_ENA_SHIFT" data-ref="_M/I40E_PFINT_GPIO_ENA_GPIO2_ENA_SHIFT">I40E_PFINT_GPIO_ENA_GPIO2_ENA_SHIFT</dfn>  2</u></td></tr>
<tr><th id="933">933</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_GPIO_ENA_GPIO2_ENA_MASK" data-ref="_M/I40E_PFINT_GPIO_ENA_GPIO2_ENA_MASK">I40E_PFINT_GPIO_ENA_GPIO2_ENA_MASK</dfn>   I40E_MASK(0x1, I40E_PFINT_GPIO_ENA_GPIO2_ENA_SHIFT)</u></td></tr>
<tr><th id="934">934</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_GPIO_ENA_GPIO3_ENA_SHIFT" data-ref="_M/I40E_PFINT_GPIO_ENA_GPIO3_ENA_SHIFT">I40E_PFINT_GPIO_ENA_GPIO3_ENA_SHIFT</dfn>  3</u></td></tr>
<tr><th id="935">935</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_GPIO_ENA_GPIO3_ENA_MASK" data-ref="_M/I40E_PFINT_GPIO_ENA_GPIO3_ENA_MASK">I40E_PFINT_GPIO_ENA_GPIO3_ENA_MASK</dfn>   I40E_MASK(0x1, I40E_PFINT_GPIO_ENA_GPIO3_ENA_SHIFT)</u></td></tr>
<tr><th id="936">936</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_GPIO_ENA_GPIO4_ENA_SHIFT" data-ref="_M/I40E_PFINT_GPIO_ENA_GPIO4_ENA_SHIFT">I40E_PFINT_GPIO_ENA_GPIO4_ENA_SHIFT</dfn>  4</u></td></tr>
<tr><th id="937">937</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_GPIO_ENA_GPIO4_ENA_MASK" data-ref="_M/I40E_PFINT_GPIO_ENA_GPIO4_ENA_MASK">I40E_PFINT_GPIO_ENA_GPIO4_ENA_MASK</dfn>   I40E_MASK(0x1, I40E_PFINT_GPIO_ENA_GPIO4_ENA_SHIFT)</u></td></tr>
<tr><th id="938">938</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_GPIO_ENA_GPIO5_ENA_SHIFT" data-ref="_M/I40E_PFINT_GPIO_ENA_GPIO5_ENA_SHIFT">I40E_PFINT_GPIO_ENA_GPIO5_ENA_SHIFT</dfn>  5</u></td></tr>
<tr><th id="939">939</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_GPIO_ENA_GPIO5_ENA_MASK" data-ref="_M/I40E_PFINT_GPIO_ENA_GPIO5_ENA_MASK">I40E_PFINT_GPIO_ENA_GPIO5_ENA_MASK</dfn>   I40E_MASK(0x1, I40E_PFINT_GPIO_ENA_GPIO5_ENA_SHIFT)</u></td></tr>
<tr><th id="940">940</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_GPIO_ENA_GPIO6_ENA_SHIFT" data-ref="_M/I40E_PFINT_GPIO_ENA_GPIO6_ENA_SHIFT">I40E_PFINT_GPIO_ENA_GPIO6_ENA_SHIFT</dfn>  6</u></td></tr>
<tr><th id="941">941</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_GPIO_ENA_GPIO6_ENA_MASK" data-ref="_M/I40E_PFINT_GPIO_ENA_GPIO6_ENA_MASK">I40E_PFINT_GPIO_ENA_GPIO6_ENA_MASK</dfn>   I40E_MASK(0x1, I40E_PFINT_GPIO_ENA_GPIO6_ENA_SHIFT)</u></td></tr>
<tr><th id="942">942</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_GPIO_ENA_GPIO7_ENA_SHIFT" data-ref="_M/I40E_PFINT_GPIO_ENA_GPIO7_ENA_SHIFT">I40E_PFINT_GPIO_ENA_GPIO7_ENA_SHIFT</dfn>  7</u></td></tr>
<tr><th id="943">943</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_GPIO_ENA_GPIO7_ENA_MASK" data-ref="_M/I40E_PFINT_GPIO_ENA_GPIO7_ENA_MASK">I40E_PFINT_GPIO_ENA_GPIO7_ENA_MASK</dfn>   I40E_MASK(0x1, I40E_PFINT_GPIO_ENA_GPIO7_ENA_SHIFT)</u></td></tr>
<tr><th id="944">944</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_GPIO_ENA_GPIO8_ENA_SHIFT" data-ref="_M/I40E_PFINT_GPIO_ENA_GPIO8_ENA_SHIFT">I40E_PFINT_GPIO_ENA_GPIO8_ENA_SHIFT</dfn>  8</u></td></tr>
<tr><th id="945">945</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_GPIO_ENA_GPIO8_ENA_MASK" data-ref="_M/I40E_PFINT_GPIO_ENA_GPIO8_ENA_MASK">I40E_PFINT_GPIO_ENA_GPIO8_ENA_MASK</dfn>   I40E_MASK(0x1, I40E_PFINT_GPIO_ENA_GPIO8_ENA_SHIFT)</u></td></tr>
<tr><th id="946">946</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_GPIO_ENA_GPIO9_ENA_SHIFT" data-ref="_M/I40E_PFINT_GPIO_ENA_GPIO9_ENA_SHIFT">I40E_PFINT_GPIO_ENA_GPIO9_ENA_SHIFT</dfn>  9</u></td></tr>
<tr><th id="947">947</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_GPIO_ENA_GPIO9_ENA_MASK" data-ref="_M/I40E_PFINT_GPIO_ENA_GPIO9_ENA_MASK">I40E_PFINT_GPIO_ENA_GPIO9_ENA_MASK</dfn>   I40E_MASK(0x1, I40E_PFINT_GPIO_ENA_GPIO9_ENA_SHIFT)</u></td></tr>
<tr><th id="948">948</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_GPIO_ENA_GPIO10_ENA_SHIFT" data-ref="_M/I40E_PFINT_GPIO_ENA_GPIO10_ENA_SHIFT">I40E_PFINT_GPIO_ENA_GPIO10_ENA_SHIFT</dfn> 10</u></td></tr>
<tr><th id="949">949</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_GPIO_ENA_GPIO10_ENA_MASK" data-ref="_M/I40E_PFINT_GPIO_ENA_GPIO10_ENA_MASK">I40E_PFINT_GPIO_ENA_GPIO10_ENA_MASK</dfn>  I40E_MASK(0x1, I40E_PFINT_GPIO_ENA_GPIO10_ENA_SHIFT)</u></td></tr>
<tr><th id="950">950</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_GPIO_ENA_GPIO11_ENA_SHIFT" data-ref="_M/I40E_PFINT_GPIO_ENA_GPIO11_ENA_SHIFT">I40E_PFINT_GPIO_ENA_GPIO11_ENA_SHIFT</dfn> 11</u></td></tr>
<tr><th id="951">951</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_GPIO_ENA_GPIO11_ENA_MASK" data-ref="_M/I40E_PFINT_GPIO_ENA_GPIO11_ENA_MASK">I40E_PFINT_GPIO_ENA_GPIO11_ENA_MASK</dfn>  I40E_MASK(0x1, I40E_PFINT_GPIO_ENA_GPIO11_ENA_SHIFT)</u></td></tr>
<tr><th id="952">952</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_GPIO_ENA_GPIO12_ENA_SHIFT" data-ref="_M/I40E_PFINT_GPIO_ENA_GPIO12_ENA_SHIFT">I40E_PFINT_GPIO_ENA_GPIO12_ENA_SHIFT</dfn> 12</u></td></tr>
<tr><th id="953">953</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_GPIO_ENA_GPIO12_ENA_MASK" data-ref="_M/I40E_PFINT_GPIO_ENA_GPIO12_ENA_MASK">I40E_PFINT_GPIO_ENA_GPIO12_ENA_MASK</dfn>  I40E_MASK(0x1, I40E_PFINT_GPIO_ENA_GPIO12_ENA_SHIFT)</u></td></tr>
<tr><th id="954">954</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_GPIO_ENA_GPIO13_ENA_SHIFT" data-ref="_M/I40E_PFINT_GPIO_ENA_GPIO13_ENA_SHIFT">I40E_PFINT_GPIO_ENA_GPIO13_ENA_SHIFT</dfn> 13</u></td></tr>
<tr><th id="955">955</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_GPIO_ENA_GPIO13_ENA_MASK" data-ref="_M/I40E_PFINT_GPIO_ENA_GPIO13_ENA_MASK">I40E_PFINT_GPIO_ENA_GPIO13_ENA_MASK</dfn>  I40E_MASK(0x1, I40E_PFINT_GPIO_ENA_GPIO13_ENA_SHIFT)</u></td></tr>
<tr><th id="956">956</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_GPIO_ENA_GPIO14_ENA_SHIFT" data-ref="_M/I40E_PFINT_GPIO_ENA_GPIO14_ENA_SHIFT">I40E_PFINT_GPIO_ENA_GPIO14_ENA_SHIFT</dfn> 14</u></td></tr>
<tr><th id="957">957</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_GPIO_ENA_GPIO14_ENA_MASK" data-ref="_M/I40E_PFINT_GPIO_ENA_GPIO14_ENA_MASK">I40E_PFINT_GPIO_ENA_GPIO14_ENA_MASK</dfn>  I40E_MASK(0x1, I40E_PFINT_GPIO_ENA_GPIO14_ENA_SHIFT)</u></td></tr>
<tr><th id="958">958</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_GPIO_ENA_GPIO15_ENA_SHIFT" data-ref="_M/I40E_PFINT_GPIO_ENA_GPIO15_ENA_SHIFT">I40E_PFINT_GPIO_ENA_GPIO15_ENA_SHIFT</dfn> 15</u></td></tr>
<tr><th id="959">959</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_GPIO_ENA_GPIO15_ENA_MASK" data-ref="_M/I40E_PFINT_GPIO_ENA_GPIO15_ENA_MASK">I40E_PFINT_GPIO_ENA_GPIO15_ENA_MASK</dfn>  I40E_MASK(0x1, I40E_PFINT_GPIO_ENA_GPIO15_ENA_SHIFT)</u></td></tr>
<tr><th id="960">960</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_GPIO_ENA_GPIO16_ENA_SHIFT" data-ref="_M/I40E_PFINT_GPIO_ENA_GPIO16_ENA_SHIFT">I40E_PFINT_GPIO_ENA_GPIO16_ENA_SHIFT</dfn> 16</u></td></tr>
<tr><th id="961">961</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_GPIO_ENA_GPIO16_ENA_MASK" data-ref="_M/I40E_PFINT_GPIO_ENA_GPIO16_ENA_MASK">I40E_PFINT_GPIO_ENA_GPIO16_ENA_MASK</dfn>  I40E_MASK(0x1, I40E_PFINT_GPIO_ENA_GPIO16_ENA_SHIFT)</u></td></tr>
<tr><th id="962">962</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_GPIO_ENA_GPIO17_ENA_SHIFT" data-ref="_M/I40E_PFINT_GPIO_ENA_GPIO17_ENA_SHIFT">I40E_PFINT_GPIO_ENA_GPIO17_ENA_SHIFT</dfn> 17</u></td></tr>
<tr><th id="963">963</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_GPIO_ENA_GPIO17_ENA_MASK" data-ref="_M/I40E_PFINT_GPIO_ENA_GPIO17_ENA_MASK">I40E_PFINT_GPIO_ENA_GPIO17_ENA_MASK</dfn>  I40E_MASK(0x1, I40E_PFINT_GPIO_ENA_GPIO17_ENA_SHIFT)</u></td></tr>
<tr><th id="964">964</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_GPIO_ENA_GPIO18_ENA_SHIFT" data-ref="_M/I40E_PFINT_GPIO_ENA_GPIO18_ENA_SHIFT">I40E_PFINT_GPIO_ENA_GPIO18_ENA_SHIFT</dfn> 18</u></td></tr>
<tr><th id="965">965</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_GPIO_ENA_GPIO18_ENA_MASK" data-ref="_M/I40E_PFINT_GPIO_ENA_GPIO18_ENA_MASK">I40E_PFINT_GPIO_ENA_GPIO18_ENA_MASK</dfn>  I40E_MASK(0x1, I40E_PFINT_GPIO_ENA_GPIO18_ENA_SHIFT)</u></td></tr>
<tr><th id="966">966</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_GPIO_ENA_GPIO19_ENA_SHIFT" data-ref="_M/I40E_PFINT_GPIO_ENA_GPIO19_ENA_SHIFT">I40E_PFINT_GPIO_ENA_GPIO19_ENA_SHIFT</dfn> 19</u></td></tr>
<tr><th id="967">967</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_GPIO_ENA_GPIO19_ENA_MASK" data-ref="_M/I40E_PFINT_GPIO_ENA_GPIO19_ENA_MASK">I40E_PFINT_GPIO_ENA_GPIO19_ENA_MASK</dfn>  I40E_MASK(0x1, I40E_PFINT_GPIO_ENA_GPIO19_ENA_SHIFT)</u></td></tr>
<tr><th id="968">968</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_GPIO_ENA_GPIO20_ENA_SHIFT" data-ref="_M/I40E_PFINT_GPIO_ENA_GPIO20_ENA_SHIFT">I40E_PFINT_GPIO_ENA_GPIO20_ENA_SHIFT</dfn> 20</u></td></tr>
<tr><th id="969">969</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_GPIO_ENA_GPIO20_ENA_MASK" data-ref="_M/I40E_PFINT_GPIO_ENA_GPIO20_ENA_MASK">I40E_PFINT_GPIO_ENA_GPIO20_ENA_MASK</dfn>  I40E_MASK(0x1, I40E_PFINT_GPIO_ENA_GPIO20_ENA_SHIFT)</u></td></tr>
<tr><th id="970">970</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_GPIO_ENA_GPIO21_ENA_SHIFT" data-ref="_M/I40E_PFINT_GPIO_ENA_GPIO21_ENA_SHIFT">I40E_PFINT_GPIO_ENA_GPIO21_ENA_SHIFT</dfn> 21</u></td></tr>
<tr><th id="971">971</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_GPIO_ENA_GPIO21_ENA_MASK" data-ref="_M/I40E_PFINT_GPIO_ENA_GPIO21_ENA_MASK">I40E_PFINT_GPIO_ENA_GPIO21_ENA_MASK</dfn>  I40E_MASK(0x1, I40E_PFINT_GPIO_ENA_GPIO21_ENA_SHIFT)</u></td></tr>
<tr><th id="972">972</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_GPIO_ENA_GPIO22_ENA_SHIFT" data-ref="_M/I40E_PFINT_GPIO_ENA_GPIO22_ENA_SHIFT">I40E_PFINT_GPIO_ENA_GPIO22_ENA_SHIFT</dfn> 22</u></td></tr>
<tr><th id="973">973</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_GPIO_ENA_GPIO22_ENA_MASK" data-ref="_M/I40E_PFINT_GPIO_ENA_GPIO22_ENA_MASK">I40E_PFINT_GPIO_ENA_GPIO22_ENA_MASK</dfn>  I40E_MASK(0x1, I40E_PFINT_GPIO_ENA_GPIO22_ENA_SHIFT)</u></td></tr>
<tr><th id="974">974</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_GPIO_ENA_GPIO23_ENA_SHIFT" data-ref="_M/I40E_PFINT_GPIO_ENA_GPIO23_ENA_SHIFT">I40E_PFINT_GPIO_ENA_GPIO23_ENA_SHIFT</dfn> 23</u></td></tr>
<tr><th id="975">975</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_GPIO_ENA_GPIO23_ENA_MASK" data-ref="_M/I40E_PFINT_GPIO_ENA_GPIO23_ENA_MASK">I40E_PFINT_GPIO_ENA_GPIO23_ENA_MASK</dfn>  I40E_MASK(0x1, I40E_PFINT_GPIO_ENA_GPIO23_ENA_SHIFT)</u></td></tr>
<tr><th id="976">976</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_GPIO_ENA_GPIO24_ENA_SHIFT" data-ref="_M/I40E_PFINT_GPIO_ENA_GPIO24_ENA_SHIFT">I40E_PFINT_GPIO_ENA_GPIO24_ENA_SHIFT</dfn> 24</u></td></tr>
<tr><th id="977">977</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_GPIO_ENA_GPIO24_ENA_MASK" data-ref="_M/I40E_PFINT_GPIO_ENA_GPIO24_ENA_MASK">I40E_PFINT_GPIO_ENA_GPIO24_ENA_MASK</dfn>  I40E_MASK(0x1, I40E_PFINT_GPIO_ENA_GPIO24_ENA_SHIFT)</u></td></tr>
<tr><th id="978">978</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_GPIO_ENA_GPIO25_ENA_SHIFT" data-ref="_M/I40E_PFINT_GPIO_ENA_GPIO25_ENA_SHIFT">I40E_PFINT_GPIO_ENA_GPIO25_ENA_SHIFT</dfn> 25</u></td></tr>
<tr><th id="979">979</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_GPIO_ENA_GPIO25_ENA_MASK" data-ref="_M/I40E_PFINT_GPIO_ENA_GPIO25_ENA_MASK">I40E_PFINT_GPIO_ENA_GPIO25_ENA_MASK</dfn>  I40E_MASK(0x1, I40E_PFINT_GPIO_ENA_GPIO25_ENA_SHIFT)</u></td></tr>
<tr><th id="980">980</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_GPIO_ENA_GPIO26_ENA_SHIFT" data-ref="_M/I40E_PFINT_GPIO_ENA_GPIO26_ENA_SHIFT">I40E_PFINT_GPIO_ENA_GPIO26_ENA_SHIFT</dfn> 26</u></td></tr>
<tr><th id="981">981</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_GPIO_ENA_GPIO26_ENA_MASK" data-ref="_M/I40E_PFINT_GPIO_ENA_GPIO26_ENA_MASK">I40E_PFINT_GPIO_ENA_GPIO26_ENA_MASK</dfn>  I40E_MASK(0x1, I40E_PFINT_GPIO_ENA_GPIO26_ENA_SHIFT)</u></td></tr>
<tr><th id="982">982</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_GPIO_ENA_GPIO27_ENA_SHIFT" data-ref="_M/I40E_PFINT_GPIO_ENA_GPIO27_ENA_SHIFT">I40E_PFINT_GPIO_ENA_GPIO27_ENA_SHIFT</dfn> 27</u></td></tr>
<tr><th id="983">983</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_GPIO_ENA_GPIO27_ENA_MASK" data-ref="_M/I40E_PFINT_GPIO_ENA_GPIO27_ENA_MASK">I40E_PFINT_GPIO_ENA_GPIO27_ENA_MASK</dfn>  I40E_MASK(0x1, I40E_PFINT_GPIO_ENA_GPIO27_ENA_SHIFT)</u></td></tr>
<tr><th id="984">984</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_GPIO_ENA_GPIO28_ENA_SHIFT" data-ref="_M/I40E_PFINT_GPIO_ENA_GPIO28_ENA_SHIFT">I40E_PFINT_GPIO_ENA_GPIO28_ENA_SHIFT</dfn> 28</u></td></tr>
<tr><th id="985">985</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_GPIO_ENA_GPIO28_ENA_MASK" data-ref="_M/I40E_PFINT_GPIO_ENA_GPIO28_ENA_MASK">I40E_PFINT_GPIO_ENA_GPIO28_ENA_MASK</dfn>  I40E_MASK(0x1, I40E_PFINT_GPIO_ENA_GPIO28_ENA_SHIFT)</u></td></tr>
<tr><th id="986">986</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_GPIO_ENA_GPIO29_ENA_SHIFT" data-ref="_M/I40E_PFINT_GPIO_ENA_GPIO29_ENA_SHIFT">I40E_PFINT_GPIO_ENA_GPIO29_ENA_SHIFT</dfn> 29</u></td></tr>
<tr><th id="987">987</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_GPIO_ENA_GPIO29_ENA_MASK" data-ref="_M/I40E_PFINT_GPIO_ENA_GPIO29_ENA_MASK">I40E_PFINT_GPIO_ENA_GPIO29_ENA_MASK</dfn>  I40E_MASK(0x1, I40E_PFINT_GPIO_ENA_GPIO29_ENA_SHIFT)</u></td></tr>
<tr><th id="988">988</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_ICR0" data-ref="_M/I40E_PFINT_ICR0">I40E_PFINT_ICR0</dfn>                        0x00038780 /* Reset: CORER */</u></td></tr>
<tr><th id="989">989</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_ICR0_INTEVENT_SHIFT" data-ref="_M/I40E_PFINT_ICR0_INTEVENT_SHIFT">I40E_PFINT_ICR0_INTEVENT_SHIFT</dfn>         0</u></td></tr>
<tr><th id="990">990</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_ICR0_INTEVENT_MASK" data-ref="_M/I40E_PFINT_ICR0_INTEVENT_MASK">I40E_PFINT_ICR0_INTEVENT_MASK</dfn>          I40E_MASK(0x1, I40E_PFINT_ICR0_INTEVENT_SHIFT)</u></td></tr>
<tr><th id="991">991</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_ICR0_QUEUE_0_SHIFT" data-ref="_M/I40E_PFINT_ICR0_QUEUE_0_SHIFT">I40E_PFINT_ICR0_QUEUE_0_SHIFT</dfn>          1</u></td></tr>
<tr><th id="992">992</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_ICR0_QUEUE_0_MASK" data-ref="_M/I40E_PFINT_ICR0_QUEUE_0_MASK">I40E_PFINT_ICR0_QUEUE_0_MASK</dfn>           I40E_MASK(0x1, I40E_PFINT_ICR0_QUEUE_0_SHIFT)</u></td></tr>
<tr><th id="993">993</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_ICR0_QUEUE_1_SHIFT" data-ref="_M/I40E_PFINT_ICR0_QUEUE_1_SHIFT">I40E_PFINT_ICR0_QUEUE_1_SHIFT</dfn>          2</u></td></tr>
<tr><th id="994">994</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_ICR0_QUEUE_1_MASK" data-ref="_M/I40E_PFINT_ICR0_QUEUE_1_MASK">I40E_PFINT_ICR0_QUEUE_1_MASK</dfn>           I40E_MASK(0x1, I40E_PFINT_ICR0_QUEUE_1_SHIFT)</u></td></tr>
<tr><th id="995">995</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_ICR0_QUEUE_2_SHIFT" data-ref="_M/I40E_PFINT_ICR0_QUEUE_2_SHIFT">I40E_PFINT_ICR0_QUEUE_2_SHIFT</dfn>          3</u></td></tr>
<tr><th id="996">996</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_ICR0_QUEUE_2_MASK" data-ref="_M/I40E_PFINT_ICR0_QUEUE_2_MASK">I40E_PFINT_ICR0_QUEUE_2_MASK</dfn>           I40E_MASK(0x1, I40E_PFINT_ICR0_QUEUE_2_SHIFT)</u></td></tr>
<tr><th id="997">997</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_ICR0_QUEUE_3_SHIFT" data-ref="_M/I40E_PFINT_ICR0_QUEUE_3_SHIFT">I40E_PFINT_ICR0_QUEUE_3_SHIFT</dfn>          4</u></td></tr>
<tr><th id="998">998</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_ICR0_QUEUE_3_MASK" data-ref="_M/I40E_PFINT_ICR0_QUEUE_3_MASK">I40E_PFINT_ICR0_QUEUE_3_MASK</dfn>           I40E_MASK(0x1, I40E_PFINT_ICR0_QUEUE_3_SHIFT)</u></td></tr>
<tr><th id="999">999</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_ICR0_QUEUE_4_SHIFT" data-ref="_M/I40E_PFINT_ICR0_QUEUE_4_SHIFT">I40E_PFINT_ICR0_QUEUE_4_SHIFT</dfn>          5</u></td></tr>
<tr><th id="1000">1000</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_ICR0_QUEUE_4_MASK" data-ref="_M/I40E_PFINT_ICR0_QUEUE_4_MASK">I40E_PFINT_ICR0_QUEUE_4_MASK</dfn>           I40E_MASK(0x1, I40E_PFINT_ICR0_QUEUE_4_SHIFT)</u></td></tr>
<tr><th id="1001">1001</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_ICR0_QUEUE_5_SHIFT" data-ref="_M/I40E_PFINT_ICR0_QUEUE_5_SHIFT">I40E_PFINT_ICR0_QUEUE_5_SHIFT</dfn>          6</u></td></tr>
<tr><th id="1002">1002</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_ICR0_QUEUE_5_MASK" data-ref="_M/I40E_PFINT_ICR0_QUEUE_5_MASK">I40E_PFINT_ICR0_QUEUE_5_MASK</dfn>           I40E_MASK(0x1, I40E_PFINT_ICR0_QUEUE_5_SHIFT)</u></td></tr>
<tr><th id="1003">1003</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_ICR0_QUEUE_6_SHIFT" data-ref="_M/I40E_PFINT_ICR0_QUEUE_6_SHIFT">I40E_PFINT_ICR0_QUEUE_6_SHIFT</dfn>          7</u></td></tr>
<tr><th id="1004">1004</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_ICR0_QUEUE_6_MASK" data-ref="_M/I40E_PFINT_ICR0_QUEUE_6_MASK">I40E_PFINT_ICR0_QUEUE_6_MASK</dfn>           I40E_MASK(0x1, I40E_PFINT_ICR0_QUEUE_6_SHIFT)</u></td></tr>
<tr><th id="1005">1005</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_ICR0_QUEUE_7_SHIFT" data-ref="_M/I40E_PFINT_ICR0_QUEUE_7_SHIFT">I40E_PFINT_ICR0_QUEUE_7_SHIFT</dfn>          8</u></td></tr>
<tr><th id="1006">1006</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_ICR0_QUEUE_7_MASK" data-ref="_M/I40E_PFINT_ICR0_QUEUE_7_MASK">I40E_PFINT_ICR0_QUEUE_7_MASK</dfn>           I40E_MASK(0x1, I40E_PFINT_ICR0_QUEUE_7_SHIFT)</u></td></tr>
<tr><th id="1007">1007</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_ICR0_ECC_ERR_SHIFT" data-ref="_M/I40E_PFINT_ICR0_ECC_ERR_SHIFT">I40E_PFINT_ICR0_ECC_ERR_SHIFT</dfn>          16</u></td></tr>
<tr><th id="1008">1008</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_ICR0_ECC_ERR_MASK" data-ref="_M/I40E_PFINT_ICR0_ECC_ERR_MASK">I40E_PFINT_ICR0_ECC_ERR_MASK</dfn>           I40E_MASK(0x1, I40E_PFINT_ICR0_ECC_ERR_SHIFT)</u></td></tr>
<tr><th id="1009">1009</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_ICR0_MAL_DETECT_SHIFT" data-ref="_M/I40E_PFINT_ICR0_MAL_DETECT_SHIFT">I40E_PFINT_ICR0_MAL_DETECT_SHIFT</dfn>       19</u></td></tr>
<tr><th id="1010">1010</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_ICR0_MAL_DETECT_MASK" data-ref="_M/I40E_PFINT_ICR0_MAL_DETECT_MASK">I40E_PFINT_ICR0_MAL_DETECT_MASK</dfn>        I40E_MASK(0x1, I40E_PFINT_ICR0_MAL_DETECT_SHIFT)</u></td></tr>
<tr><th id="1011">1011</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_ICR0_GRST_SHIFT" data-ref="_M/I40E_PFINT_ICR0_GRST_SHIFT">I40E_PFINT_ICR0_GRST_SHIFT</dfn>             20</u></td></tr>
<tr><th id="1012">1012</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_ICR0_GRST_MASK" data-ref="_M/I40E_PFINT_ICR0_GRST_MASK">I40E_PFINT_ICR0_GRST_MASK</dfn>              I40E_MASK(0x1, I40E_PFINT_ICR0_GRST_SHIFT)</u></td></tr>
<tr><th id="1013">1013</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_ICR0_PCI_EXCEPTION_SHIFT" data-ref="_M/I40E_PFINT_ICR0_PCI_EXCEPTION_SHIFT">I40E_PFINT_ICR0_PCI_EXCEPTION_SHIFT</dfn>    21</u></td></tr>
<tr><th id="1014">1014</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_ICR0_PCI_EXCEPTION_MASK" data-ref="_M/I40E_PFINT_ICR0_PCI_EXCEPTION_MASK">I40E_PFINT_ICR0_PCI_EXCEPTION_MASK</dfn>     I40E_MASK(0x1, I40E_PFINT_ICR0_PCI_EXCEPTION_SHIFT)</u></td></tr>
<tr><th id="1015">1015</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_ICR0_GPIO_SHIFT" data-ref="_M/I40E_PFINT_ICR0_GPIO_SHIFT">I40E_PFINT_ICR0_GPIO_SHIFT</dfn>             22</u></td></tr>
<tr><th id="1016">1016</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_ICR0_GPIO_MASK" data-ref="_M/I40E_PFINT_ICR0_GPIO_MASK">I40E_PFINT_ICR0_GPIO_MASK</dfn>              I40E_MASK(0x1, I40E_PFINT_ICR0_GPIO_SHIFT)</u></td></tr>
<tr><th id="1017">1017</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_ICR0_TIMESYNC_SHIFT" data-ref="_M/I40E_PFINT_ICR0_TIMESYNC_SHIFT">I40E_PFINT_ICR0_TIMESYNC_SHIFT</dfn>         23</u></td></tr>
<tr><th id="1018">1018</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_ICR0_TIMESYNC_MASK" data-ref="_M/I40E_PFINT_ICR0_TIMESYNC_MASK">I40E_PFINT_ICR0_TIMESYNC_MASK</dfn>          I40E_MASK(0x1, I40E_PFINT_ICR0_TIMESYNC_SHIFT)</u></td></tr>
<tr><th id="1019">1019</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_ICR0_STORM_DETECT_SHIFT" data-ref="_M/I40E_PFINT_ICR0_STORM_DETECT_SHIFT">I40E_PFINT_ICR0_STORM_DETECT_SHIFT</dfn>     24</u></td></tr>
<tr><th id="1020">1020</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_ICR0_STORM_DETECT_MASK" data-ref="_M/I40E_PFINT_ICR0_STORM_DETECT_MASK">I40E_PFINT_ICR0_STORM_DETECT_MASK</dfn>      I40E_MASK(0x1, I40E_PFINT_ICR0_STORM_DETECT_SHIFT)</u></td></tr>
<tr><th id="1021">1021</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_ICR0_LINK_STAT_CHANGE_SHIFT" data-ref="_M/I40E_PFINT_ICR0_LINK_STAT_CHANGE_SHIFT">I40E_PFINT_ICR0_LINK_STAT_CHANGE_SHIFT</dfn> 25</u></td></tr>
<tr><th id="1022">1022</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_ICR0_LINK_STAT_CHANGE_MASK" data-ref="_M/I40E_PFINT_ICR0_LINK_STAT_CHANGE_MASK">I40E_PFINT_ICR0_LINK_STAT_CHANGE_MASK</dfn>  I40E_MASK(0x1, I40E_PFINT_ICR0_LINK_STAT_CHANGE_SHIFT)</u></td></tr>
<tr><th id="1023">1023</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_ICR0_HMC_ERR_SHIFT" data-ref="_M/I40E_PFINT_ICR0_HMC_ERR_SHIFT">I40E_PFINT_ICR0_HMC_ERR_SHIFT</dfn>          26</u></td></tr>
<tr><th id="1024">1024</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_ICR0_HMC_ERR_MASK" data-ref="_M/I40E_PFINT_ICR0_HMC_ERR_MASK">I40E_PFINT_ICR0_HMC_ERR_MASK</dfn>           I40E_MASK(0x1, I40E_PFINT_ICR0_HMC_ERR_SHIFT)</u></td></tr>
<tr><th id="1025">1025</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_ICR0_PE_CRITERR_SHIFT" data-ref="_M/I40E_PFINT_ICR0_PE_CRITERR_SHIFT">I40E_PFINT_ICR0_PE_CRITERR_SHIFT</dfn>       28</u></td></tr>
<tr><th id="1026">1026</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_ICR0_PE_CRITERR_MASK" data-ref="_M/I40E_PFINT_ICR0_PE_CRITERR_MASK">I40E_PFINT_ICR0_PE_CRITERR_MASK</dfn>        I40E_MASK(0x1, I40E_PFINT_ICR0_PE_CRITERR_SHIFT)</u></td></tr>
<tr><th id="1027">1027</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_ICR0_VFLR_SHIFT" data-ref="_M/I40E_PFINT_ICR0_VFLR_SHIFT">I40E_PFINT_ICR0_VFLR_SHIFT</dfn>             29</u></td></tr>
<tr><th id="1028">1028</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_ICR0_VFLR_MASK" data-ref="_M/I40E_PFINT_ICR0_VFLR_MASK">I40E_PFINT_ICR0_VFLR_MASK</dfn>              I40E_MASK(0x1, I40E_PFINT_ICR0_VFLR_SHIFT)</u></td></tr>
<tr><th id="1029">1029</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_ICR0_ADMINQ_SHIFT" data-ref="_M/I40E_PFINT_ICR0_ADMINQ_SHIFT">I40E_PFINT_ICR0_ADMINQ_SHIFT</dfn>           30</u></td></tr>
<tr><th id="1030">1030</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_ICR0_ADMINQ_MASK" data-ref="_M/I40E_PFINT_ICR0_ADMINQ_MASK">I40E_PFINT_ICR0_ADMINQ_MASK</dfn>            I40E_MASK(0x1, I40E_PFINT_ICR0_ADMINQ_SHIFT)</u></td></tr>
<tr><th id="1031">1031</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_ICR0_SWINT_SHIFT" data-ref="_M/I40E_PFINT_ICR0_SWINT_SHIFT">I40E_PFINT_ICR0_SWINT_SHIFT</dfn>            31</u></td></tr>
<tr><th id="1032">1032</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_ICR0_SWINT_MASK" data-ref="_M/I40E_PFINT_ICR0_SWINT_MASK">I40E_PFINT_ICR0_SWINT_MASK</dfn>             I40E_MASK(0x1, I40E_PFINT_ICR0_SWINT_SHIFT)</u></td></tr>
<tr><th id="1033">1033</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_ICR0_ENA" data-ref="_M/I40E_PFINT_ICR0_ENA">I40E_PFINT_ICR0_ENA</dfn>                        0x00038800 /* Reset: CORER */</u></td></tr>
<tr><th id="1034">1034</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_ICR0_ENA_ECC_ERR_SHIFT" data-ref="_M/I40E_PFINT_ICR0_ENA_ECC_ERR_SHIFT">I40E_PFINT_ICR0_ENA_ECC_ERR_SHIFT</dfn>          16</u></td></tr>
<tr><th id="1035">1035</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_ICR0_ENA_ECC_ERR_MASK" data-ref="_M/I40E_PFINT_ICR0_ENA_ECC_ERR_MASK">I40E_PFINT_ICR0_ENA_ECC_ERR_MASK</dfn>           I40E_MASK(0x1, I40E_PFINT_ICR0_ENA_ECC_ERR_SHIFT)</u></td></tr>
<tr><th id="1036">1036</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_ICR0_ENA_MAL_DETECT_SHIFT" data-ref="_M/I40E_PFINT_ICR0_ENA_MAL_DETECT_SHIFT">I40E_PFINT_ICR0_ENA_MAL_DETECT_SHIFT</dfn>       19</u></td></tr>
<tr><th id="1037">1037</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_ICR0_ENA_MAL_DETECT_MASK" data-ref="_M/I40E_PFINT_ICR0_ENA_MAL_DETECT_MASK">I40E_PFINT_ICR0_ENA_MAL_DETECT_MASK</dfn>        I40E_MASK(0x1, I40E_PFINT_ICR0_ENA_MAL_DETECT_SHIFT)</u></td></tr>
<tr><th id="1038">1038</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_ICR0_ENA_GRST_SHIFT" data-ref="_M/I40E_PFINT_ICR0_ENA_GRST_SHIFT">I40E_PFINT_ICR0_ENA_GRST_SHIFT</dfn>             20</u></td></tr>
<tr><th id="1039">1039</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_ICR0_ENA_GRST_MASK" data-ref="_M/I40E_PFINT_ICR0_ENA_GRST_MASK">I40E_PFINT_ICR0_ENA_GRST_MASK</dfn>              I40E_MASK(0x1, I40E_PFINT_ICR0_ENA_GRST_SHIFT)</u></td></tr>
<tr><th id="1040">1040</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_ICR0_ENA_PCI_EXCEPTION_SHIFT" data-ref="_M/I40E_PFINT_ICR0_ENA_PCI_EXCEPTION_SHIFT">I40E_PFINT_ICR0_ENA_PCI_EXCEPTION_SHIFT</dfn>    21</u></td></tr>
<tr><th id="1041">1041</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_ICR0_ENA_PCI_EXCEPTION_MASK" data-ref="_M/I40E_PFINT_ICR0_ENA_PCI_EXCEPTION_MASK">I40E_PFINT_ICR0_ENA_PCI_EXCEPTION_MASK</dfn>     I40E_MASK(0x1, I40E_PFINT_ICR0_ENA_PCI_EXCEPTION_SHIFT)</u></td></tr>
<tr><th id="1042">1042</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_ICR0_ENA_GPIO_SHIFT" data-ref="_M/I40E_PFINT_ICR0_ENA_GPIO_SHIFT">I40E_PFINT_ICR0_ENA_GPIO_SHIFT</dfn>             22</u></td></tr>
<tr><th id="1043">1043</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_ICR0_ENA_GPIO_MASK" data-ref="_M/I40E_PFINT_ICR0_ENA_GPIO_MASK">I40E_PFINT_ICR0_ENA_GPIO_MASK</dfn>              I40E_MASK(0x1, I40E_PFINT_ICR0_ENA_GPIO_SHIFT)</u></td></tr>
<tr><th id="1044">1044</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_ICR0_ENA_TIMESYNC_SHIFT" data-ref="_M/I40E_PFINT_ICR0_ENA_TIMESYNC_SHIFT">I40E_PFINT_ICR0_ENA_TIMESYNC_SHIFT</dfn>         23</u></td></tr>
<tr><th id="1045">1045</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_ICR0_ENA_TIMESYNC_MASK" data-ref="_M/I40E_PFINT_ICR0_ENA_TIMESYNC_MASK">I40E_PFINT_ICR0_ENA_TIMESYNC_MASK</dfn>          I40E_MASK(0x1, I40E_PFINT_ICR0_ENA_TIMESYNC_SHIFT)</u></td></tr>
<tr><th id="1046">1046</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_ICR0_ENA_STORM_DETECT_SHIFT" data-ref="_M/I40E_PFINT_ICR0_ENA_STORM_DETECT_SHIFT">I40E_PFINT_ICR0_ENA_STORM_DETECT_SHIFT</dfn>     24</u></td></tr>
<tr><th id="1047">1047</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_ICR0_ENA_STORM_DETECT_MASK" data-ref="_M/I40E_PFINT_ICR0_ENA_STORM_DETECT_MASK">I40E_PFINT_ICR0_ENA_STORM_DETECT_MASK</dfn>      I40E_MASK(0x1, I40E_PFINT_ICR0_ENA_STORM_DETECT_SHIFT)</u></td></tr>
<tr><th id="1048">1048</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_ICR0_ENA_LINK_STAT_CHANGE_SHIFT" data-ref="_M/I40E_PFINT_ICR0_ENA_LINK_STAT_CHANGE_SHIFT">I40E_PFINT_ICR0_ENA_LINK_STAT_CHANGE_SHIFT</dfn> 25</u></td></tr>
<tr><th id="1049">1049</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_ICR0_ENA_LINK_STAT_CHANGE_MASK" data-ref="_M/I40E_PFINT_ICR0_ENA_LINK_STAT_CHANGE_MASK">I40E_PFINT_ICR0_ENA_LINK_STAT_CHANGE_MASK</dfn>  I40E_MASK(0x1, I40E_PFINT_ICR0_ENA_LINK_STAT_CHANGE_SHIFT)</u></td></tr>
<tr><th id="1050">1050</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_ICR0_ENA_HMC_ERR_SHIFT" data-ref="_M/I40E_PFINT_ICR0_ENA_HMC_ERR_SHIFT">I40E_PFINT_ICR0_ENA_HMC_ERR_SHIFT</dfn>          26</u></td></tr>
<tr><th id="1051">1051</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_ICR0_ENA_HMC_ERR_MASK" data-ref="_M/I40E_PFINT_ICR0_ENA_HMC_ERR_MASK">I40E_PFINT_ICR0_ENA_HMC_ERR_MASK</dfn>           I40E_MASK(0x1, I40E_PFINT_ICR0_ENA_HMC_ERR_SHIFT)</u></td></tr>
<tr><th id="1052">1052</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_ICR0_ENA_PE_CRITERR_SHIFT" data-ref="_M/I40E_PFINT_ICR0_ENA_PE_CRITERR_SHIFT">I40E_PFINT_ICR0_ENA_PE_CRITERR_SHIFT</dfn>       28</u></td></tr>
<tr><th id="1053">1053</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_ICR0_ENA_PE_CRITERR_MASK" data-ref="_M/I40E_PFINT_ICR0_ENA_PE_CRITERR_MASK">I40E_PFINT_ICR0_ENA_PE_CRITERR_MASK</dfn>        I40E_MASK(0x1, I40E_PFINT_ICR0_ENA_PE_CRITERR_SHIFT)</u></td></tr>
<tr><th id="1054">1054</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_ICR0_ENA_VFLR_SHIFT" data-ref="_M/I40E_PFINT_ICR0_ENA_VFLR_SHIFT">I40E_PFINT_ICR0_ENA_VFLR_SHIFT</dfn>             29</u></td></tr>
<tr><th id="1055">1055</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_ICR0_ENA_VFLR_MASK" data-ref="_M/I40E_PFINT_ICR0_ENA_VFLR_MASK">I40E_PFINT_ICR0_ENA_VFLR_MASK</dfn>              I40E_MASK(0x1, I40E_PFINT_ICR0_ENA_VFLR_SHIFT)</u></td></tr>
<tr><th id="1056">1056</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_ICR0_ENA_ADMINQ_SHIFT" data-ref="_M/I40E_PFINT_ICR0_ENA_ADMINQ_SHIFT">I40E_PFINT_ICR0_ENA_ADMINQ_SHIFT</dfn>           30</u></td></tr>
<tr><th id="1057">1057</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_ICR0_ENA_ADMINQ_MASK" data-ref="_M/I40E_PFINT_ICR0_ENA_ADMINQ_MASK">I40E_PFINT_ICR0_ENA_ADMINQ_MASK</dfn>            I40E_MASK(0x1, I40E_PFINT_ICR0_ENA_ADMINQ_SHIFT)</u></td></tr>
<tr><th id="1058">1058</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_ICR0_ENA_RSVD_SHIFT" data-ref="_M/I40E_PFINT_ICR0_ENA_RSVD_SHIFT">I40E_PFINT_ICR0_ENA_RSVD_SHIFT</dfn>             31</u></td></tr>
<tr><th id="1059">1059</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_ICR0_ENA_RSVD_MASK" data-ref="_M/I40E_PFINT_ICR0_ENA_RSVD_MASK">I40E_PFINT_ICR0_ENA_RSVD_MASK</dfn>              I40E_MASK(0x1, I40E_PFINT_ICR0_ENA_RSVD_SHIFT)</u></td></tr>
<tr><th id="1060">1060</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_ITR0" data-ref="_M/I40E_PFINT_ITR0">I40E_PFINT_ITR0</dfn>(_i)            (0x00038000 + ((_i) * 128)) /* _i=0...2 */ /* Reset: PFR */</u></td></tr>
<tr><th id="1061">1061</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_ITR0_MAX_INDEX" data-ref="_M/I40E_PFINT_ITR0_MAX_INDEX">I40E_PFINT_ITR0_MAX_INDEX</dfn>      2</u></td></tr>
<tr><th id="1062">1062</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_ITR0_INTERVAL_SHIFT" data-ref="_M/I40E_PFINT_ITR0_INTERVAL_SHIFT">I40E_PFINT_ITR0_INTERVAL_SHIFT</dfn> 0</u></td></tr>
<tr><th id="1063">1063</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_ITR0_INTERVAL_MASK" data-ref="_M/I40E_PFINT_ITR0_INTERVAL_MASK">I40E_PFINT_ITR0_INTERVAL_MASK</dfn>  I40E_MASK(0xFFF, I40E_PFINT_ITR0_INTERVAL_SHIFT)</u></td></tr>
<tr><th id="1064">1064</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_ITRN" data-ref="_M/I40E_PFINT_ITRN">I40E_PFINT_ITRN</dfn>(_i, _INTPF)     (0x00030000 + ((_i) * 2048 + (_INTPF) * 4)) /* _i=0...2, _INTPF=0...511 */ /* Reset: PFR */</u></td></tr>
<tr><th id="1065">1065</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_ITRN_MAX_INDEX" data-ref="_M/I40E_PFINT_ITRN_MAX_INDEX">I40E_PFINT_ITRN_MAX_INDEX</dfn>      2</u></td></tr>
<tr><th id="1066">1066</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_ITRN_INTERVAL_SHIFT" data-ref="_M/I40E_PFINT_ITRN_INTERVAL_SHIFT">I40E_PFINT_ITRN_INTERVAL_SHIFT</dfn> 0</u></td></tr>
<tr><th id="1067">1067</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_ITRN_INTERVAL_MASK" data-ref="_M/I40E_PFINT_ITRN_INTERVAL_MASK">I40E_PFINT_ITRN_INTERVAL_MASK</dfn>  I40E_MASK(0xFFF, I40E_PFINT_ITRN_INTERVAL_SHIFT)</u></td></tr>
<tr><th id="1068">1068</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_LNKLST0" data-ref="_M/I40E_PFINT_LNKLST0">I40E_PFINT_LNKLST0</dfn>                   0x00038500 /* Reset: PFR */</u></td></tr>
<tr><th id="1069">1069</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_LNKLST0_FIRSTQ_INDX_SHIFT" data-ref="_M/I40E_PFINT_LNKLST0_FIRSTQ_INDX_SHIFT">I40E_PFINT_LNKLST0_FIRSTQ_INDX_SHIFT</dfn> 0</u></td></tr>
<tr><th id="1070">1070</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_LNKLST0_FIRSTQ_INDX_MASK" data-ref="_M/I40E_PFINT_LNKLST0_FIRSTQ_INDX_MASK">I40E_PFINT_LNKLST0_FIRSTQ_INDX_MASK</dfn>  I40E_MASK(0x7FF, I40E_PFINT_LNKLST0_FIRSTQ_INDX_SHIFT)</u></td></tr>
<tr><th id="1071">1071</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_LNKLST0_FIRSTQ_TYPE_SHIFT" data-ref="_M/I40E_PFINT_LNKLST0_FIRSTQ_TYPE_SHIFT">I40E_PFINT_LNKLST0_FIRSTQ_TYPE_SHIFT</dfn> 11</u></td></tr>
<tr><th id="1072">1072</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_LNKLST0_FIRSTQ_TYPE_MASK" data-ref="_M/I40E_PFINT_LNKLST0_FIRSTQ_TYPE_MASK">I40E_PFINT_LNKLST0_FIRSTQ_TYPE_MASK</dfn>  I40E_MASK(0x3, I40E_PFINT_LNKLST0_FIRSTQ_TYPE_SHIFT)</u></td></tr>
<tr><th id="1073">1073</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_LNKLSTN" data-ref="_M/I40E_PFINT_LNKLSTN">I40E_PFINT_LNKLSTN</dfn>(_INTPF)           (0x00035000 + ((_INTPF) * 4)) /* _i=0...511 */ /* Reset: PFR */</u></td></tr>
<tr><th id="1074">1074</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_LNKLSTN_MAX_INDEX" data-ref="_M/I40E_PFINT_LNKLSTN_MAX_INDEX">I40E_PFINT_LNKLSTN_MAX_INDEX</dfn>         511</u></td></tr>
<tr><th id="1075">1075</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_LNKLSTN_FIRSTQ_INDX_SHIFT" data-ref="_M/I40E_PFINT_LNKLSTN_FIRSTQ_INDX_SHIFT">I40E_PFINT_LNKLSTN_FIRSTQ_INDX_SHIFT</dfn> 0</u></td></tr>
<tr><th id="1076">1076</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_LNKLSTN_FIRSTQ_INDX_MASK" data-ref="_M/I40E_PFINT_LNKLSTN_FIRSTQ_INDX_MASK">I40E_PFINT_LNKLSTN_FIRSTQ_INDX_MASK</dfn>  I40E_MASK(0x7FF, I40E_PFINT_LNKLSTN_FIRSTQ_INDX_SHIFT)</u></td></tr>
<tr><th id="1077">1077</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_LNKLSTN_FIRSTQ_TYPE_SHIFT" data-ref="_M/I40E_PFINT_LNKLSTN_FIRSTQ_TYPE_SHIFT">I40E_PFINT_LNKLSTN_FIRSTQ_TYPE_SHIFT</dfn> 11</u></td></tr>
<tr><th id="1078">1078</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_LNKLSTN_FIRSTQ_TYPE_MASK" data-ref="_M/I40E_PFINT_LNKLSTN_FIRSTQ_TYPE_MASK">I40E_PFINT_LNKLSTN_FIRSTQ_TYPE_MASK</dfn>  I40E_MASK(0x3, I40E_PFINT_LNKLSTN_FIRSTQ_TYPE_SHIFT)</u></td></tr>
<tr><th id="1079">1079</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_RATE0" data-ref="_M/I40E_PFINT_RATE0">I40E_PFINT_RATE0</dfn>                 0x00038580 /* Reset: PFR */</u></td></tr>
<tr><th id="1080">1080</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_RATE0_INTERVAL_SHIFT" data-ref="_M/I40E_PFINT_RATE0_INTERVAL_SHIFT">I40E_PFINT_RATE0_INTERVAL_SHIFT</dfn>  0</u></td></tr>
<tr><th id="1081">1081</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_RATE0_INTERVAL_MASK" data-ref="_M/I40E_PFINT_RATE0_INTERVAL_MASK">I40E_PFINT_RATE0_INTERVAL_MASK</dfn>   I40E_MASK(0x3F, I40E_PFINT_RATE0_INTERVAL_SHIFT)</u></td></tr>
<tr><th id="1082">1082</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_RATE0_INTRL_ENA_SHIFT" data-ref="_M/I40E_PFINT_RATE0_INTRL_ENA_SHIFT">I40E_PFINT_RATE0_INTRL_ENA_SHIFT</dfn> 6</u></td></tr>
<tr><th id="1083">1083</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_RATE0_INTRL_ENA_MASK" data-ref="_M/I40E_PFINT_RATE0_INTRL_ENA_MASK">I40E_PFINT_RATE0_INTRL_ENA_MASK</dfn>  I40E_MASK(0x1, I40E_PFINT_RATE0_INTRL_ENA_SHIFT)</u></td></tr>
<tr><th id="1084">1084</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_RATEN" data-ref="_M/I40E_PFINT_RATEN">I40E_PFINT_RATEN</dfn>(_INTPF)         (0x00035800 + ((_INTPF) * 4)) /* _i=0...511 */ /* Reset: PFR */</u></td></tr>
<tr><th id="1085">1085</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_RATEN_MAX_INDEX" data-ref="_M/I40E_PFINT_RATEN_MAX_INDEX">I40E_PFINT_RATEN_MAX_INDEX</dfn>       511</u></td></tr>
<tr><th id="1086">1086</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_RATEN_INTERVAL_SHIFT" data-ref="_M/I40E_PFINT_RATEN_INTERVAL_SHIFT">I40E_PFINT_RATEN_INTERVAL_SHIFT</dfn>  0</u></td></tr>
<tr><th id="1087">1087</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_RATEN_INTERVAL_MASK" data-ref="_M/I40E_PFINT_RATEN_INTERVAL_MASK">I40E_PFINT_RATEN_INTERVAL_MASK</dfn>   I40E_MASK(0x3F, I40E_PFINT_RATEN_INTERVAL_SHIFT)</u></td></tr>
<tr><th id="1088">1088</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_RATEN_INTRL_ENA_SHIFT" data-ref="_M/I40E_PFINT_RATEN_INTRL_ENA_SHIFT">I40E_PFINT_RATEN_INTRL_ENA_SHIFT</dfn> 6</u></td></tr>
<tr><th id="1089">1089</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_RATEN_INTRL_ENA_MASK" data-ref="_M/I40E_PFINT_RATEN_INTRL_ENA_MASK">I40E_PFINT_RATEN_INTRL_ENA_MASK</dfn>  I40E_MASK(0x1, I40E_PFINT_RATEN_INTRL_ENA_SHIFT)</u></td></tr>
<tr><th id="1090">1090</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_STAT_CTL0" data-ref="_M/I40E_PFINT_STAT_CTL0">I40E_PFINT_STAT_CTL0</dfn>                      0x00038400 /* Reset: CORER */</u></td></tr>
<tr><th id="1091">1091</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_STAT_CTL0_OTHER_ITR_INDX_SHIFT" data-ref="_M/I40E_PFINT_STAT_CTL0_OTHER_ITR_INDX_SHIFT">I40E_PFINT_STAT_CTL0_OTHER_ITR_INDX_SHIFT</dfn> 2</u></td></tr>
<tr><th id="1092">1092</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_STAT_CTL0_OTHER_ITR_INDX_MASK" data-ref="_M/I40E_PFINT_STAT_CTL0_OTHER_ITR_INDX_MASK">I40E_PFINT_STAT_CTL0_OTHER_ITR_INDX_MASK</dfn>  I40E_MASK(0x3, I40E_PFINT_STAT_CTL0_OTHER_ITR_INDX_SHIFT)</u></td></tr>
<tr><th id="1093">1093</th><td><u>#define <dfn class="macro" id="_M/I40E_QINT_RQCTL" data-ref="_M/I40E_QINT_RQCTL">I40E_QINT_RQCTL</dfn>(_Q)              (0x0003A000 + ((_Q) * 4)) /* _i=0...1535 */ /* Reset: CORER */</u></td></tr>
<tr><th id="1094">1094</th><td><u>#define <dfn class="macro" id="_M/I40E_QINT_RQCTL_MAX_INDEX" data-ref="_M/I40E_QINT_RQCTL_MAX_INDEX">I40E_QINT_RQCTL_MAX_INDEX</dfn>        1535</u></td></tr>
<tr><th id="1095">1095</th><td><u>#define <dfn class="macro" id="_M/I40E_QINT_RQCTL_MSIX_INDX_SHIFT" data-ref="_M/I40E_QINT_RQCTL_MSIX_INDX_SHIFT">I40E_QINT_RQCTL_MSIX_INDX_SHIFT</dfn>  0</u></td></tr>
<tr><th id="1096">1096</th><td><u>#define <dfn class="macro" id="_M/I40E_QINT_RQCTL_MSIX_INDX_MASK" data-ref="_M/I40E_QINT_RQCTL_MSIX_INDX_MASK">I40E_QINT_RQCTL_MSIX_INDX_MASK</dfn>   I40E_MASK(0xFF, I40E_QINT_RQCTL_MSIX_INDX_SHIFT)</u></td></tr>
<tr><th id="1097">1097</th><td><u>#define <dfn class="macro" id="_M/I40E_QINT_RQCTL_ITR_INDX_SHIFT" data-ref="_M/I40E_QINT_RQCTL_ITR_INDX_SHIFT">I40E_QINT_RQCTL_ITR_INDX_SHIFT</dfn>   11</u></td></tr>
<tr><th id="1098">1098</th><td><u>#define <dfn class="macro" id="_M/I40E_QINT_RQCTL_ITR_INDX_MASK" data-ref="_M/I40E_QINT_RQCTL_ITR_INDX_MASK">I40E_QINT_RQCTL_ITR_INDX_MASK</dfn>    I40E_MASK(0x3, I40E_QINT_RQCTL_ITR_INDX_SHIFT)</u></td></tr>
<tr><th id="1099">1099</th><td><u>#define <dfn class="macro" id="_M/I40E_QINT_RQCTL_MSIX0_INDX_SHIFT" data-ref="_M/I40E_QINT_RQCTL_MSIX0_INDX_SHIFT">I40E_QINT_RQCTL_MSIX0_INDX_SHIFT</dfn> 13</u></td></tr>
<tr><th id="1100">1100</th><td><u>#define <dfn class="macro" id="_M/I40E_QINT_RQCTL_MSIX0_INDX_MASK" data-ref="_M/I40E_QINT_RQCTL_MSIX0_INDX_MASK">I40E_QINT_RQCTL_MSIX0_INDX_MASK</dfn>  I40E_MASK(0x7, I40E_QINT_RQCTL_MSIX0_INDX_SHIFT)</u></td></tr>
<tr><th id="1101">1101</th><td><u>#define <dfn class="macro" id="_M/I40E_QINT_RQCTL_NEXTQ_INDX_SHIFT" data-ref="_M/I40E_QINT_RQCTL_NEXTQ_INDX_SHIFT">I40E_QINT_RQCTL_NEXTQ_INDX_SHIFT</dfn> 16</u></td></tr>
<tr><th id="1102">1102</th><td><u>#define <dfn class="macro" id="_M/I40E_QINT_RQCTL_NEXTQ_INDX_MASK" data-ref="_M/I40E_QINT_RQCTL_NEXTQ_INDX_MASK">I40E_QINT_RQCTL_NEXTQ_INDX_MASK</dfn>  I40E_MASK(0x7FF, I40E_QINT_RQCTL_NEXTQ_INDX_SHIFT)</u></td></tr>
<tr><th id="1103">1103</th><td><u>#define <dfn class="macro" id="_M/I40E_QINT_RQCTL_NEXTQ_TYPE_SHIFT" data-ref="_M/I40E_QINT_RQCTL_NEXTQ_TYPE_SHIFT">I40E_QINT_RQCTL_NEXTQ_TYPE_SHIFT</dfn> 27</u></td></tr>
<tr><th id="1104">1104</th><td><u>#define <dfn class="macro" id="_M/I40E_QINT_RQCTL_NEXTQ_TYPE_MASK" data-ref="_M/I40E_QINT_RQCTL_NEXTQ_TYPE_MASK">I40E_QINT_RQCTL_NEXTQ_TYPE_MASK</dfn>  I40E_MASK(0x3, I40E_QINT_RQCTL_NEXTQ_TYPE_SHIFT)</u></td></tr>
<tr><th id="1105">1105</th><td><u>#define <dfn class="macro" id="_M/I40E_QINT_RQCTL_CAUSE_ENA_SHIFT" data-ref="_M/I40E_QINT_RQCTL_CAUSE_ENA_SHIFT">I40E_QINT_RQCTL_CAUSE_ENA_SHIFT</dfn>  30</u></td></tr>
<tr><th id="1106">1106</th><td><u>#define <dfn class="macro" id="_M/I40E_QINT_RQCTL_CAUSE_ENA_MASK" data-ref="_M/I40E_QINT_RQCTL_CAUSE_ENA_MASK">I40E_QINT_RQCTL_CAUSE_ENA_MASK</dfn>   I40E_MASK(0x1, I40E_QINT_RQCTL_CAUSE_ENA_SHIFT)</u></td></tr>
<tr><th id="1107">1107</th><td><u>#define <dfn class="macro" id="_M/I40E_QINT_RQCTL_INTEVENT_SHIFT" data-ref="_M/I40E_QINT_RQCTL_INTEVENT_SHIFT">I40E_QINT_RQCTL_INTEVENT_SHIFT</dfn>   31</u></td></tr>
<tr><th id="1108">1108</th><td><u>#define <dfn class="macro" id="_M/I40E_QINT_RQCTL_INTEVENT_MASK" data-ref="_M/I40E_QINT_RQCTL_INTEVENT_MASK">I40E_QINT_RQCTL_INTEVENT_MASK</dfn>    I40E_MASK(0x1, I40E_QINT_RQCTL_INTEVENT_SHIFT)</u></td></tr>
<tr><th id="1109">1109</th><td><u>#define <dfn class="macro" id="_M/I40E_QINT_TQCTL" data-ref="_M/I40E_QINT_TQCTL">I40E_QINT_TQCTL</dfn>(_Q)              (0x0003C000 + ((_Q) * 4)) /* _i=0...1535 */ /* Reset: CORER */</u></td></tr>
<tr><th id="1110">1110</th><td><u>#define <dfn class="macro" id="_M/I40E_QINT_TQCTL_MAX_INDEX" data-ref="_M/I40E_QINT_TQCTL_MAX_INDEX">I40E_QINT_TQCTL_MAX_INDEX</dfn>        1535</u></td></tr>
<tr><th id="1111">1111</th><td><u>#define <dfn class="macro" id="_M/I40E_QINT_TQCTL_MSIX_INDX_SHIFT" data-ref="_M/I40E_QINT_TQCTL_MSIX_INDX_SHIFT">I40E_QINT_TQCTL_MSIX_INDX_SHIFT</dfn>  0</u></td></tr>
<tr><th id="1112">1112</th><td><u>#define <dfn class="macro" id="_M/I40E_QINT_TQCTL_MSIX_INDX_MASK" data-ref="_M/I40E_QINT_TQCTL_MSIX_INDX_MASK">I40E_QINT_TQCTL_MSIX_INDX_MASK</dfn>   I40E_MASK(0xFF, I40E_QINT_TQCTL_MSIX_INDX_SHIFT)</u></td></tr>
<tr><th id="1113">1113</th><td><u>#define <dfn class="macro" id="_M/I40E_QINT_TQCTL_ITR_INDX_SHIFT" data-ref="_M/I40E_QINT_TQCTL_ITR_INDX_SHIFT">I40E_QINT_TQCTL_ITR_INDX_SHIFT</dfn>   11</u></td></tr>
<tr><th id="1114">1114</th><td><u>#define <dfn class="macro" id="_M/I40E_QINT_TQCTL_ITR_INDX_MASK" data-ref="_M/I40E_QINT_TQCTL_ITR_INDX_MASK">I40E_QINT_TQCTL_ITR_INDX_MASK</dfn>    I40E_MASK(0x3, I40E_QINT_TQCTL_ITR_INDX_SHIFT)</u></td></tr>
<tr><th id="1115">1115</th><td><u>#define <dfn class="macro" id="_M/I40E_QINT_TQCTL_MSIX0_INDX_SHIFT" data-ref="_M/I40E_QINT_TQCTL_MSIX0_INDX_SHIFT">I40E_QINT_TQCTL_MSIX0_INDX_SHIFT</dfn> 13</u></td></tr>
<tr><th id="1116">1116</th><td><u>#define <dfn class="macro" id="_M/I40E_QINT_TQCTL_MSIX0_INDX_MASK" data-ref="_M/I40E_QINT_TQCTL_MSIX0_INDX_MASK">I40E_QINT_TQCTL_MSIX0_INDX_MASK</dfn>  I40E_MASK(0x7, I40E_QINT_TQCTL_MSIX0_INDX_SHIFT)</u></td></tr>
<tr><th id="1117">1117</th><td><u>#define <dfn class="macro" id="_M/I40E_QINT_TQCTL_NEXTQ_INDX_SHIFT" data-ref="_M/I40E_QINT_TQCTL_NEXTQ_INDX_SHIFT">I40E_QINT_TQCTL_NEXTQ_INDX_SHIFT</dfn> 16</u></td></tr>
<tr><th id="1118">1118</th><td><u>#define <dfn class="macro" id="_M/I40E_QINT_TQCTL_NEXTQ_INDX_MASK" data-ref="_M/I40E_QINT_TQCTL_NEXTQ_INDX_MASK">I40E_QINT_TQCTL_NEXTQ_INDX_MASK</dfn>  I40E_MASK(0x7FF, I40E_QINT_TQCTL_NEXTQ_INDX_SHIFT)</u></td></tr>
<tr><th id="1119">1119</th><td><u>#define <dfn class="macro" id="_M/I40E_QINT_TQCTL_NEXTQ_TYPE_SHIFT" data-ref="_M/I40E_QINT_TQCTL_NEXTQ_TYPE_SHIFT">I40E_QINT_TQCTL_NEXTQ_TYPE_SHIFT</dfn> 27</u></td></tr>
<tr><th id="1120">1120</th><td><u>#define <dfn class="macro" id="_M/I40E_QINT_TQCTL_NEXTQ_TYPE_MASK" data-ref="_M/I40E_QINT_TQCTL_NEXTQ_TYPE_MASK">I40E_QINT_TQCTL_NEXTQ_TYPE_MASK</dfn>  I40E_MASK(0x3, I40E_QINT_TQCTL_NEXTQ_TYPE_SHIFT)</u></td></tr>
<tr><th id="1121">1121</th><td><u>#define <dfn class="macro" id="_M/I40E_QINT_TQCTL_CAUSE_ENA_SHIFT" data-ref="_M/I40E_QINT_TQCTL_CAUSE_ENA_SHIFT">I40E_QINT_TQCTL_CAUSE_ENA_SHIFT</dfn>  30</u></td></tr>
<tr><th id="1122">1122</th><td><u>#define <dfn class="macro" id="_M/I40E_QINT_TQCTL_CAUSE_ENA_MASK" data-ref="_M/I40E_QINT_TQCTL_CAUSE_ENA_MASK">I40E_QINT_TQCTL_CAUSE_ENA_MASK</dfn>   I40E_MASK(0x1, I40E_QINT_TQCTL_CAUSE_ENA_SHIFT)</u></td></tr>
<tr><th id="1123">1123</th><td><u>#define <dfn class="macro" id="_M/I40E_QINT_TQCTL_INTEVENT_SHIFT" data-ref="_M/I40E_QINT_TQCTL_INTEVENT_SHIFT">I40E_QINT_TQCTL_INTEVENT_SHIFT</dfn>   31</u></td></tr>
<tr><th id="1124">1124</th><td><u>#define <dfn class="macro" id="_M/I40E_QINT_TQCTL_INTEVENT_MASK" data-ref="_M/I40E_QINT_TQCTL_INTEVENT_MASK">I40E_QINT_TQCTL_INTEVENT_MASK</dfn>    I40E_MASK(0x1, I40E_QINT_TQCTL_INTEVENT_SHIFT)</u></td></tr>
<tr><th id="1125">1125</th><td><u>#define <dfn class="macro" id="_M/I40E_VFINT_DYN_CTL0" data-ref="_M/I40E_VFINT_DYN_CTL0">I40E_VFINT_DYN_CTL0</dfn>(_VF)                  (0x0002A400 + ((_VF) * 4)) /* _i=0...127 */ /* Reset: VFR */</u></td></tr>
<tr><th id="1126">1126</th><td><u>#define <dfn class="macro" id="_M/I40E_VFINT_DYN_CTL0_MAX_INDEX" data-ref="_M/I40E_VFINT_DYN_CTL0_MAX_INDEX">I40E_VFINT_DYN_CTL0_MAX_INDEX</dfn>             127</u></td></tr>
<tr><th id="1127">1127</th><td><u>#define <dfn class="macro" id="_M/I40E_VFINT_DYN_CTL0_INTENA_SHIFT" data-ref="_M/I40E_VFINT_DYN_CTL0_INTENA_SHIFT">I40E_VFINT_DYN_CTL0_INTENA_SHIFT</dfn>          0</u></td></tr>
<tr><th id="1128">1128</th><td><u>#define <dfn class="macro" id="_M/I40E_VFINT_DYN_CTL0_INTENA_MASK" data-ref="_M/I40E_VFINT_DYN_CTL0_INTENA_MASK">I40E_VFINT_DYN_CTL0_INTENA_MASK</dfn>           I40E_MASK(0x1, I40E_VFINT_DYN_CTL0_INTENA_SHIFT)</u></td></tr>
<tr><th id="1129">1129</th><td><u>#define <dfn class="macro" id="_M/I40E_VFINT_DYN_CTL0_CLEARPBA_SHIFT" data-ref="_M/I40E_VFINT_DYN_CTL0_CLEARPBA_SHIFT">I40E_VFINT_DYN_CTL0_CLEARPBA_SHIFT</dfn>        1</u></td></tr>
<tr><th id="1130">1130</th><td><u>#define <dfn class="macro" id="_M/I40E_VFINT_DYN_CTL0_CLEARPBA_MASK" data-ref="_M/I40E_VFINT_DYN_CTL0_CLEARPBA_MASK">I40E_VFINT_DYN_CTL0_CLEARPBA_MASK</dfn>         I40E_MASK(0x1, I40E_VFINT_DYN_CTL0_CLEARPBA_SHIFT)</u></td></tr>
<tr><th id="1131">1131</th><td><u>#define <dfn class="macro" id="_M/I40E_VFINT_DYN_CTL0_SWINT_TRIG_SHIFT" data-ref="_M/I40E_VFINT_DYN_CTL0_SWINT_TRIG_SHIFT">I40E_VFINT_DYN_CTL0_SWINT_TRIG_SHIFT</dfn>      2</u></td></tr>
<tr><th id="1132">1132</th><td><u>#define <dfn class="macro" id="_M/I40E_VFINT_DYN_CTL0_SWINT_TRIG_MASK" data-ref="_M/I40E_VFINT_DYN_CTL0_SWINT_TRIG_MASK">I40E_VFINT_DYN_CTL0_SWINT_TRIG_MASK</dfn>       I40E_MASK(0x1, I40E_VFINT_DYN_CTL0_SWINT_TRIG_SHIFT)</u></td></tr>
<tr><th id="1133">1133</th><td><u>#define <dfn class="macro" id="_M/I40E_VFINT_DYN_CTL0_ITR_INDX_SHIFT" data-ref="_M/I40E_VFINT_DYN_CTL0_ITR_INDX_SHIFT">I40E_VFINT_DYN_CTL0_ITR_INDX_SHIFT</dfn>        3</u></td></tr>
<tr><th id="1134">1134</th><td><u>#define <dfn class="macro" id="_M/I40E_VFINT_DYN_CTL0_ITR_INDX_MASK" data-ref="_M/I40E_VFINT_DYN_CTL0_ITR_INDX_MASK">I40E_VFINT_DYN_CTL0_ITR_INDX_MASK</dfn>         I40E_MASK(0x3, I40E_VFINT_DYN_CTL0_ITR_INDX_SHIFT)</u></td></tr>
<tr><th id="1135">1135</th><td><u>#define <dfn class="macro" id="_M/I40E_VFINT_DYN_CTL0_INTERVAL_SHIFT" data-ref="_M/I40E_VFINT_DYN_CTL0_INTERVAL_SHIFT">I40E_VFINT_DYN_CTL0_INTERVAL_SHIFT</dfn>        5</u></td></tr>
<tr><th id="1136">1136</th><td><u>#define <dfn class="macro" id="_M/I40E_VFINT_DYN_CTL0_INTERVAL_MASK" data-ref="_M/I40E_VFINT_DYN_CTL0_INTERVAL_MASK">I40E_VFINT_DYN_CTL0_INTERVAL_MASK</dfn>         I40E_MASK(0xFFF, I40E_VFINT_DYN_CTL0_INTERVAL_SHIFT)</u></td></tr>
<tr><th id="1137">1137</th><td><u>#define <dfn class="macro" id="_M/I40E_VFINT_DYN_CTL0_SW_ITR_INDX_ENA_SHIFT" data-ref="_M/I40E_VFINT_DYN_CTL0_SW_ITR_INDX_ENA_SHIFT">I40E_VFINT_DYN_CTL0_SW_ITR_INDX_ENA_SHIFT</dfn> 24</u></td></tr>
<tr><th id="1138">1138</th><td><u>#define <dfn class="macro" id="_M/I40E_VFINT_DYN_CTL0_SW_ITR_INDX_ENA_MASK" data-ref="_M/I40E_VFINT_DYN_CTL0_SW_ITR_INDX_ENA_MASK">I40E_VFINT_DYN_CTL0_SW_ITR_INDX_ENA_MASK</dfn>  I40E_MASK(0x1, I40E_VFINT_DYN_CTL0_SW_ITR_INDX_ENA_SHIFT)</u></td></tr>
<tr><th id="1139">1139</th><td><u>#define <dfn class="macro" id="_M/I40E_VFINT_DYN_CTL0_SW_ITR_INDX_SHIFT" data-ref="_M/I40E_VFINT_DYN_CTL0_SW_ITR_INDX_SHIFT">I40E_VFINT_DYN_CTL0_SW_ITR_INDX_SHIFT</dfn>     25</u></td></tr>
<tr><th id="1140">1140</th><td><u>#define <dfn class="macro" id="_M/I40E_VFINT_DYN_CTL0_SW_ITR_INDX_MASK" data-ref="_M/I40E_VFINT_DYN_CTL0_SW_ITR_INDX_MASK">I40E_VFINT_DYN_CTL0_SW_ITR_INDX_MASK</dfn>      I40E_MASK(0x3, I40E_VFINT_DYN_CTL0_SW_ITR_INDX_SHIFT)</u></td></tr>
<tr><th id="1141">1141</th><td><u>#define <dfn class="macro" id="_M/I40E_VFINT_DYN_CTL0_INTENA_MSK_SHIFT" data-ref="_M/I40E_VFINT_DYN_CTL0_INTENA_MSK_SHIFT">I40E_VFINT_DYN_CTL0_INTENA_MSK_SHIFT</dfn>      31</u></td></tr>
<tr><th id="1142">1142</th><td><u>#define <dfn class="macro" id="_M/I40E_VFINT_DYN_CTL0_INTENA_MSK_MASK" data-ref="_M/I40E_VFINT_DYN_CTL0_INTENA_MSK_MASK">I40E_VFINT_DYN_CTL0_INTENA_MSK_MASK</dfn>       I40E_MASK(0x1, I40E_VFINT_DYN_CTL0_INTENA_MSK_SHIFT)</u></td></tr>
<tr><th id="1143">1143</th><td><u>#define <dfn class="macro" id="_M/I40E_VFINT_DYN_CTLN" data-ref="_M/I40E_VFINT_DYN_CTLN">I40E_VFINT_DYN_CTLN</dfn>(_INTVF)               (0x00024800 + ((_INTVF) * 4)) /* _i=0...511 */ /* Reset: VFR */</u></td></tr>
<tr><th id="1144">1144</th><td><u>#define <dfn class="macro" id="_M/I40E_VFINT_DYN_CTLN_MAX_INDEX" data-ref="_M/I40E_VFINT_DYN_CTLN_MAX_INDEX">I40E_VFINT_DYN_CTLN_MAX_INDEX</dfn>             511</u></td></tr>
<tr><th id="1145">1145</th><td><u>#define <dfn class="macro" id="_M/I40E_VFINT_DYN_CTLN_INTENA_SHIFT" data-ref="_M/I40E_VFINT_DYN_CTLN_INTENA_SHIFT">I40E_VFINT_DYN_CTLN_INTENA_SHIFT</dfn>          0</u></td></tr>
<tr><th id="1146">1146</th><td><u>#define <dfn class="macro" id="_M/I40E_VFINT_DYN_CTLN_INTENA_MASK" data-ref="_M/I40E_VFINT_DYN_CTLN_INTENA_MASK">I40E_VFINT_DYN_CTLN_INTENA_MASK</dfn>           I40E_MASK(0x1, I40E_VFINT_DYN_CTLN_INTENA_SHIFT)</u></td></tr>
<tr><th id="1147">1147</th><td><u>#define <dfn class="macro" id="_M/I40E_VFINT_DYN_CTLN_CLEARPBA_SHIFT" data-ref="_M/I40E_VFINT_DYN_CTLN_CLEARPBA_SHIFT">I40E_VFINT_DYN_CTLN_CLEARPBA_SHIFT</dfn>        1</u></td></tr>
<tr><th id="1148">1148</th><td><u>#define <dfn class="macro" id="_M/I40E_VFINT_DYN_CTLN_CLEARPBA_MASK" data-ref="_M/I40E_VFINT_DYN_CTLN_CLEARPBA_MASK">I40E_VFINT_DYN_CTLN_CLEARPBA_MASK</dfn>         I40E_MASK(0x1, I40E_VFINT_DYN_CTLN_CLEARPBA_SHIFT)</u></td></tr>
<tr><th id="1149">1149</th><td><u>#define <dfn class="macro" id="_M/I40E_VFINT_DYN_CTLN_SWINT_TRIG_SHIFT" data-ref="_M/I40E_VFINT_DYN_CTLN_SWINT_TRIG_SHIFT">I40E_VFINT_DYN_CTLN_SWINT_TRIG_SHIFT</dfn>      2</u></td></tr>
<tr><th id="1150">1150</th><td><u>#define <dfn class="macro" id="_M/I40E_VFINT_DYN_CTLN_SWINT_TRIG_MASK" data-ref="_M/I40E_VFINT_DYN_CTLN_SWINT_TRIG_MASK">I40E_VFINT_DYN_CTLN_SWINT_TRIG_MASK</dfn>       I40E_MASK(0x1, I40E_VFINT_DYN_CTLN_SWINT_TRIG_SHIFT)</u></td></tr>
<tr><th id="1151">1151</th><td><u>#define <dfn class="macro" id="_M/I40E_VFINT_DYN_CTLN_ITR_INDX_SHIFT" data-ref="_M/I40E_VFINT_DYN_CTLN_ITR_INDX_SHIFT">I40E_VFINT_DYN_CTLN_ITR_INDX_SHIFT</dfn>        3</u></td></tr>
<tr><th id="1152">1152</th><td><u>#define <dfn class="macro" id="_M/I40E_VFINT_DYN_CTLN_ITR_INDX_MASK" data-ref="_M/I40E_VFINT_DYN_CTLN_ITR_INDX_MASK">I40E_VFINT_DYN_CTLN_ITR_INDX_MASK</dfn>         I40E_MASK(0x3, I40E_VFINT_DYN_CTLN_ITR_INDX_SHIFT)</u></td></tr>
<tr><th id="1153">1153</th><td><u>#define <dfn class="macro" id="_M/I40E_VFINT_DYN_CTLN_INTERVAL_SHIFT" data-ref="_M/I40E_VFINT_DYN_CTLN_INTERVAL_SHIFT">I40E_VFINT_DYN_CTLN_INTERVAL_SHIFT</dfn>        5</u></td></tr>
<tr><th id="1154">1154</th><td><u>#define <dfn class="macro" id="_M/I40E_VFINT_DYN_CTLN_INTERVAL_MASK" data-ref="_M/I40E_VFINT_DYN_CTLN_INTERVAL_MASK">I40E_VFINT_DYN_CTLN_INTERVAL_MASK</dfn>         I40E_MASK(0xFFF, I40E_VFINT_DYN_CTLN_INTERVAL_SHIFT)</u></td></tr>
<tr><th id="1155">1155</th><td><u>#define <dfn class="macro" id="_M/I40E_VFINT_DYN_CTLN_SW_ITR_INDX_ENA_SHIFT" data-ref="_M/I40E_VFINT_DYN_CTLN_SW_ITR_INDX_ENA_SHIFT">I40E_VFINT_DYN_CTLN_SW_ITR_INDX_ENA_SHIFT</dfn> 24</u></td></tr>
<tr><th id="1156">1156</th><td><u>#define <dfn class="macro" id="_M/I40E_VFINT_DYN_CTLN_SW_ITR_INDX_ENA_MASK" data-ref="_M/I40E_VFINT_DYN_CTLN_SW_ITR_INDX_ENA_MASK">I40E_VFINT_DYN_CTLN_SW_ITR_INDX_ENA_MASK</dfn>  I40E_MASK(0x1, I40E_VFINT_DYN_CTLN_SW_ITR_INDX_ENA_SHIFT)</u></td></tr>
<tr><th id="1157">1157</th><td><u>#define <dfn class="macro" id="_M/I40E_VFINT_DYN_CTLN_SW_ITR_INDX_SHIFT" data-ref="_M/I40E_VFINT_DYN_CTLN_SW_ITR_INDX_SHIFT">I40E_VFINT_DYN_CTLN_SW_ITR_INDX_SHIFT</dfn>     25</u></td></tr>
<tr><th id="1158">1158</th><td><u>#define <dfn class="macro" id="_M/I40E_VFINT_DYN_CTLN_SW_ITR_INDX_MASK" data-ref="_M/I40E_VFINT_DYN_CTLN_SW_ITR_INDX_MASK">I40E_VFINT_DYN_CTLN_SW_ITR_INDX_MASK</dfn>      I40E_MASK(0x3, I40E_VFINT_DYN_CTLN_SW_ITR_INDX_SHIFT)</u></td></tr>
<tr><th id="1159">1159</th><td><u>#define <dfn class="macro" id="_M/I40E_VFINT_DYN_CTLN_INTENA_MSK_SHIFT" data-ref="_M/I40E_VFINT_DYN_CTLN_INTENA_MSK_SHIFT">I40E_VFINT_DYN_CTLN_INTENA_MSK_SHIFT</dfn>      31</u></td></tr>
<tr><th id="1160">1160</th><td><u>#define <dfn class="macro" id="_M/I40E_VFINT_DYN_CTLN_INTENA_MSK_MASK" data-ref="_M/I40E_VFINT_DYN_CTLN_INTENA_MSK_MASK">I40E_VFINT_DYN_CTLN_INTENA_MSK_MASK</dfn>       I40E_MASK(0x1, I40E_VFINT_DYN_CTLN_INTENA_MSK_SHIFT)</u></td></tr>
<tr><th id="1161">1161</th><td><u>#define <dfn class="macro" id="_M/I40E_VFINT_ICR0" data-ref="_M/I40E_VFINT_ICR0">I40E_VFINT_ICR0</dfn>(_VF)                   (0x0002BC00 + ((_VF) * 4)) /* _i=0...127 */ /* Reset: CORER */</u></td></tr>
<tr><th id="1162">1162</th><td><u>#define <dfn class="macro" id="_M/I40E_VFINT_ICR0_MAX_INDEX" data-ref="_M/I40E_VFINT_ICR0_MAX_INDEX">I40E_VFINT_ICR0_MAX_INDEX</dfn>              127</u></td></tr>
<tr><th id="1163">1163</th><td><u>#define <dfn class="macro" id="_M/I40E_VFINT_ICR0_INTEVENT_SHIFT" data-ref="_M/I40E_VFINT_ICR0_INTEVENT_SHIFT">I40E_VFINT_ICR0_INTEVENT_SHIFT</dfn>         0</u></td></tr>
<tr><th id="1164">1164</th><td><u>#define <dfn class="macro" id="_M/I40E_VFINT_ICR0_INTEVENT_MASK" data-ref="_M/I40E_VFINT_ICR0_INTEVENT_MASK">I40E_VFINT_ICR0_INTEVENT_MASK</dfn>          I40E_MASK(0x1, I40E_VFINT_ICR0_INTEVENT_SHIFT)</u></td></tr>
<tr><th id="1165">1165</th><td><u>#define <dfn class="macro" id="_M/I40E_VFINT_ICR0_QUEUE_0_SHIFT" data-ref="_M/I40E_VFINT_ICR0_QUEUE_0_SHIFT">I40E_VFINT_ICR0_QUEUE_0_SHIFT</dfn>          1</u></td></tr>
<tr><th id="1166">1166</th><td><u>#define <dfn class="macro" id="_M/I40E_VFINT_ICR0_QUEUE_0_MASK" data-ref="_M/I40E_VFINT_ICR0_QUEUE_0_MASK">I40E_VFINT_ICR0_QUEUE_0_MASK</dfn>           I40E_MASK(0x1, I40E_VFINT_ICR0_QUEUE_0_SHIFT)</u></td></tr>
<tr><th id="1167">1167</th><td><u>#define <dfn class="macro" id="_M/I40E_VFINT_ICR0_QUEUE_1_SHIFT" data-ref="_M/I40E_VFINT_ICR0_QUEUE_1_SHIFT">I40E_VFINT_ICR0_QUEUE_1_SHIFT</dfn>          2</u></td></tr>
<tr><th id="1168">1168</th><td><u>#define <dfn class="macro" id="_M/I40E_VFINT_ICR0_QUEUE_1_MASK" data-ref="_M/I40E_VFINT_ICR0_QUEUE_1_MASK">I40E_VFINT_ICR0_QUEUE_1_MASK</dfn>           I40E_MASK(0x1, I40E_VFINT_ICR0_QUEUE_1_SHIFT)</u></td></tr>
<tr><th id="1169">1169</th><td><u>#define <dfn class="macro" id="_M/I40E_VFINT_ICR0_QUEUE_2_SHIFT" data-ref="_M/I40E_VFINT_ICR0_QUEUE_2_SHIFT">I40E_VFINT_ICR0_QUEUE_2_SHIFT</dfn>          3</u></td></tr>
<tr><th id="1170">1170</th><td><u>#define <dfn class="macro" id="_M/I40E_VFINT_ICR0_QUEUE_2_MASK" data-ref="_M/I40E_VFINT_ICR0_QUEUE_2_MASK">I40E_VFINT_ICR0_QUEUE_2_MASK</dfn>           I40E_MASK(0x1, I40E_VFINT_ICR0_QUEUE_2_SHIFT)</u></td></tr>
<tr><th id="1171">1171</th><td><u>#define <dfn class="macro" id="_M/I40E_VFINT_ICR0_QUEUE_3_SHIFT" data-ref="_M/I40E_VFINT_ICR0_QUEUE_3_SHIFT">I40E_VFINT_ICR0_QUEUE_3_SHIFT</dfn>          4</u></td></tr>
<tr><th id="1172">1172</th><td><u>#define <dfn class="macro" id="_M/I40E_VFINT_ICR0_QUEUE_3_MASK" data-ref="_M/I40E_VFINT_ICR0_QUEUE_3_MASK">I40E_VFINT_ICR0_QUEUE_3_MASK</dfn>           I40E_MASK(0x1, I40E_VFINT_ICR0_QUEUE_3_SHIFT)</u></td></tr>
<tr><th id="1173">1173</th><td><u>#define <dfn class="macro" id="_M/I40E_VFINT_ICR0_LINK_STAT_CHANGE_SHIFT" data-ref="_M/I40E_VFINT_ICR0_LINK_STAT_CHANGE_SHIFT">I40E_VFINT_ICR0_LINK_STAT_CHANGE_SHIFT</dfn> 25</u></td></tr>
<tr><th id="1174">1174</th><td><u>#define <dfn class="macro" id="_M/I40E_VFINT_ICR0_LINK_STAT_CHANGE_MASK" data-ref="_M/I40E_VFINT_ICR0_LINK_STAT_CHANGE_MASK">I40E_VFINT_ICR0_LINK_STAT_CHANGE_MASK</dfn>  I40E_MASK(0x1, I40E_VFINT_ICR0_LINK_STAT_CHANGE_SHIFT)</u></td></tr>
<tr><th id="1175">1175</th><td><u>#define <dfn class="macro" id="_M/I40E_VFINT_ICR0_ADMINQ_SHIFT" data-ref="_M/I40E_VFINT_ICR0_ADMINQ_SHIFT">I40E_VFINT_ICR0_ADMINQ_SHIFT</dfn>           30</u></td></tr>
<tr><th id="1176">1176</th><td><u>#define <dfn class="macro" id="_M/I40E_VFINT_ICR0_ADMINQ_MASK" data-ref="_M/I40E_VFINT_ICR0_ADMINQ_MASK">I40E_VFINT_ICR0_ADMINQ_MASK</dfn>            I40E_MASK(0x1, I40E_VFINT_ICR0_ADMINQ_SHIFT)</u></td></tr>
<tr><th id="1177">1177</th><td><u>#define <dfn class="macro" id="_M/I40E_VFINT_ICR0_SWINT_SHIFT" data-ref="_M/I40E_VFINT_ICR0_SWINT_SHIFT">I40E_VFINT_ICR0_SWINT_SHIFT</dfn>            31</u></td></tr>
<tr><th id="1178">1178</th><td><u>#define <dfn class="macro" id="_M/I40E_VFINT_ICR0_SWINT_MASK" data-ref="_M/I40E_VFINT_ICR0_SWINT_MASK">I40E_VFINT_ICR0_SWINT_MASK</dfn>             I40E_MASK(0x1, I40E_VFINT_ICR0_SWINT_SHIFT)</u></td></tr>
<tr><th id="1179">1179</th><td><u>#define <dfn class="macro" id="_M/I40E_VFINT_ICR0_ENA" data-ref="_M/I40E_VFINT_ICR0_ENA">I40E_VFINT_ICR0_ENA</dfn>(_VF)                   (0x0002C000 + ((_VF) * 4)) /* _i=0...127 */ /* Reset: CORER */</u></td></tr>
<tr><th id="1180">1180</th><td><u>#define <dfn class="macro" id="_M/I40E_VFINT_ICR0_ENA_MAX_INDEX" data-ref="_M/I40E_VFINT_ICR0_ENA_MAX_INDEX">I40E_VFINT_ICR0_ENA_MAX_INDEX</dfn>              127</u></td></tr>
<tr><th id="1181">1181</th><td><u>#define <dfn class="macro" id="_M/I40E_VFINT_ICR0_ENA_LINK_STAT_CHANGE_SHIFT" data-ref="_M/I40E_VFINT_ICR0_ENA_LINK_STAT_CHANGE_SHIFT">I40E_VFINT_ICR0_ENA_LINK_STAT_CHANGE_SHIFT</dfn> 25</u></td></tr>
<tr><th id="1182">1182</th><td><u>#define <dfn class="macro" id="_M/I40E_VFINT_ICR0_ENA_LINK_STAT_CHANGE_MASK" data-ref="_M/I40E_VFINT_ICR0_ENA_LINK_STAT_CHANGE_MASK">I40E_VFINT_ICR0_ENA_LINK_STAT_CHANGE_MASK</dfn>  I40E_MASK(0x1, I40E_VFINT_ICR0_ENA_LINK_STAT_CHANGE_SHIFT)</u></td></tr>
<tr><th id="1183">1183</th><td><u>#define <dfn class="macro" id="_M/I40E_VFINT_ICR0_ENA_ADMINQ_SHIFT" data-ref="_M/I40E_VFINT_ICR0_ENA_ADMINQ_SHIFT">I40E_VFINT_ICR0_ENA_ADMINQ_SHIFT</dfn>           30</u></td></tr>
<tr><th id="1184">1184</th><td><u>#define <dfn class="macro" id="_M/I40E_VFINT_ICR0_ENA_ADMINQ_MASK" data-ref="_M/I40E_VFINT_ICR0_ENA_ADMINQ_MASK">I40E_VFINT_ICR0_ENA_ADMINQ_MASK</dfn>            I40E_MASK(0x1, I40E_VFINT_ICR0_ENA_ADMINQ_SHIFT)</u></td></tr>
<tr><th id="1185">1185</th><td><u>#define <dfn class="macro" id="_M/I40E_VFINT_ICR0_ENA_RSVD_SHIFT" data-ref="_M/I40E_VFINT_ICR0_ENA_RSVD_SHIFT">I40E_VFINT_ICR0_ENA_RSVD_SHIFT</dfn>             31</u></td></tr>
<tr><th id="1186">1186</th><td><u>#define <dfn class="macro" id="_M/I40E_VFINT_ICR0_ENA_RSVD_MASK" data-ref="_M/I40E_VFINT_ICR0_ENA_RSVD_MASK">I40E_VFINT_ICR0_ENA_RSVD_MASK</dfn>              I40E_MASK(0x1, I40E_VFINT_ICR0_ENA_RSVD_SHIFT)</u></td></tr>
<tr><th id="1187">1187</th><td><u>#define <dfn class="macro" id="_M/I40E_VFINT_ITR0" data-ref="_M/I40E_VFINT_ITR0">I40E_VFINT_ITR0</dfn>(_i, _VF)        (0x00028000 + ((_i) * 1024 + (_VF) * 4)) /* _i=0...2, _VF=0...127 */ /* Reset: VFR */</u></td></tr>
<tr><th id="1188">1188</th><td><u>#define <dfn class="macro" id="_M/I40E_VFINT_ITR0_MAX_INDEX" data-ref="_M/I40E_VFINT_ITR0_MAX_INDEX">I40E_VFINT_ITR0_MAX_INDEX</dfn>      2</u></td></tr>
<tr><th id="1189">1189</th><td><u>#define <dfn class="macro" id="_M/I40E_VFINT_ITR0_INTERVAL_SHIFT" data-ref="_M/I40E_VFINT_ITR0_INTERVAL_SHIFT">I40E_VFINT_ITR0_INTERVAL_SHIFT</dfn> 0</u></td></tr>
<tr><th id="1190">1190</th><td><u>#define <dfn class="macro" id="_M/I40E_VFINT_ITR0_INTERVAL_MASK" data-ref="_M/I40E_VFINT_ITR0_INTERVAL_MASK">I40E_VFINT_ITR0_INTERVAL_MASK</dfn>  I40E_MASK(0xFFF, I40E_VFINT_ITR0_INTERVAL_SHIFT)</u></td></tr>
<tr><th id="1191">1191</th><td><u>#define <dfn class="macro" id="_M/I40E_VFINT_ITRN" data-ref="_M/I40E_VFINT_ITRN">I40E_VFINT_ITRN</dfn>(_i, _INTVF)     (0x00020000 + ((_i) * 2048 + (_INTVF) * 4)) /* _i=0...2, _INTVF=0...511 */ /* Reset: VFR */</u></td></tr>
<tr><th id="1192">1192</th><td><u>#define <dfn class="macro" id="_M/I40E_VFINT_ITRN_MAX_INDEX" data-ref="_M/I40E_VFINT_ITRN_MAX_INDEX">I40E_VFINT_ITRN_MAX_INDEX</dfn>      2</u></td></tr>
<tr><th id="1193">1193</th><td><u>#define <dfn class="macro" id="_M/I40E_VFINT_ITRN_INTERVAL_SHIFT" data-ref="_M/I40E_VFINT_ITRN_INTERVAL_SHIFT">I40E_VFINT_ITRN_INTERVAL_SHIFT</dfn> 0</u></td></tr>
<tr><th id="1194">1194</th><td><u>#define <dfn class="macro" id="_M/I40E_VFINT_ITRN_INTERVAL_MASK" data-ref="_M/I40E_VFINT_ITRN_INTERVAL_MASK">I40E_VFINT_ITRN_INTERVAL_MASK</dfn>  I40E_MASK(0xFFF, I40E_VFINT_ITRN_INTERVAL_SHIFT)</u></td></tr>
<tr><th id="1195">1195</th><td><u>#define <dfn class="macro" id="_M/I40E_VFINT_STAT_CTL0" data-ref="_M/I40E_VFINT_STAT_CTL0">I40E_VFINT_STAT_CTL0</dfn>(_VF)                 (0x0002A000 + ((_VF) * 4)) /* _i=0...127 */ /* Reset: CORER */</u></td></tr>
<tr><th id="1196">1196</th><td><u>#define <dfn class="macro" id="_M/I40E_VFINT_STAT_CTL0_MAX_INDEX" data-ref="_M/I40E_VFINT_STAT_CTL0_MAX_INDEX">I40E_VFINT_STAT_CTL0_MAX_INDEX</dfn>            127</u></td></tr>
<tr><th id="1197">1197</th><td><u>#define <dfn class="macro" id="_M/I40E_VFINT_STAT_CTL0_OTHER_ITR_INDX_SHIFT" data-ref="_M/I40E_VFINT_STAT_CTL0_OTHER_ITR_INDX_SHIFT">I40E_VFINT_STAT_CTL0_OTHER_ITR_INDX_SHIFT</dfn> 2</u></td></tr>
<tr><th id="1198">1198</th><td><u>#define <dfn class="macro" id="_M/I40E_VFINT_STAT_CTL0_OTHER_ITR_INDX_MASK" data-ref="_M/I40E_VFINT_STAT_CTL0_OTHER_ITR_INDX_MASK">I40E_VFINT_STAT_CTL0_OTHER_ITR_INDX_MASK</dfn>  I40E_MASK(0x3, I40E_VFINT_STAT_CTL0_OTHER_ITR_INDX_SHIFT)</u></td></tr>
<tr><th id="1199">1199</th><td><u>#define <dfn class="macro" id="_M/I40E_VPINT_AEQCTL" data-ref="_M/I40E_VPINT_AEQCTL">I40E_VPINT_AEQCTL</dfn>(_VF)             (0x0002B800 + ((_VF) * 4)) /* _i=0...127 */ /* Reset: CORER */</u></td></tr>
<tr><th id="1200">1200</th><td><u>#define <dfn class="macro" id="_M/I40E_VPINT_AEQCTL_MAX_INDEX" data-ref="_M/I40E_VPINT_AEQCTL_MAX_INDEX">I40E_VPINT_AEQCTL_MAX_INDEX</dfn>        127</u></td></tr>
<tr><th id="1201">1201</th><td><u>#define <dfn class="macro" id="_M/I40E_VPINT_AEQCTL_MSIX_INDX_SHIFT" data-ref="_M/I40E_VPINT_AEQCTL_MSIX_INDX_SHIFT">I40E_VPINT_AEQCTL_MSIX_INDX_SHIFT</dfn>  0</u></td></tr>
<tr><th id="1202">1202</th><td><u>#define <dfn class="macro" id="_M/I40E_VPINT_AEQCTL_MSIX_INDX_MASK" data-ref="_M/I40E_VPINT_AEQCTL_MSIX_INDX_MASK">I40E_VPINT_AEQCTL_MSIX_INDX_MASK</dfn>   I40E_MASK(0xFF, I40E_VPINT_AEQCTL_MSIX_INDX_SHIFT)</u></td></tr>
<tr><th id="1203">1203</th><td><u>#define <dfn class="macro" id="_M/I40E_VPINT_AEQCTL_ITR_INDX_SHIFT" data-ref="_M/I40E_VPINT_AEQCTL_ITR_INDX_SHIFT">I40E_VPINT_AEQCTL_ITR_INDX_SHIFT</dfn>   11</u></td></tr>
<tr><th id="1204">1204</th><td><u>#define <dfn class="macro" id="_M/I40E_VPINT_AEQCTL_ITR_INDX_MASK" data-ref="_M/I40E_VPINT_AEQCTL_ITR_INDX_MASK">I40E_VPINT_AEQCTL_ITR_INDX_MASK</dfn>    I40E_MASK(0x3, I40E_VPINT_AEQCTL_ITR_INDX_SHIFT)</u></td></tr>
<tr><th id="1205">1205</th><td><u>#define <dfn class="macro" id="_M/I40E_VPINT_AEQCTL_MSIX0_INDX_SHIFT" data-ref="_M/I40E_VPINT_AEQCTL_MSIX0_INDX_SHIFT">I40E_VPINT_AEQCTL_MSIX0_INDX_SHIFT</dfn> 13</u></td></tr>
<tr><th id="1206">1206</th><td><u>#define <dfn class="macro" id="_M/I40E_VPINT_AEQCTL_MSIX0_INDX_MASK" data-ref="_M/I40E_VPINT_AEQCTL_MSIX0_INDX_MASK">I40E_VPINT_AEQCTL_MSIX0_INDX_MASK</dfn>  I40E_MASK(0x7, I40E_VPINT_AEQCTL_MSIX0_INDX_SHIFT)</u></td></tr>
<tr><th id="1207">1207</th><td><u>#define <dfn class="macro" id="_M/I40E_VPINT_AEQCTL_CAUSE_ENA_SHIFT" data-ref="_M/I40E_VPINT_AEQCTL_CAUSE_ENA_SHIFT">I40E_VPINT_AEQCTL_CAUSE_ENA_SHIFT</dfn>  30</u></td></tr>
<tr><th id="1208">1208</th><td><u>#define <dfn class="macro" id="_M/I40E_VPINT_AEQCTL_CAUSE_ENA_MASK" data-ref="_M/I40E_VPINT_AEQCTL_CAUSE_ENA_MASK">I40E_VPINT_AEQCTL_CAUSE_ENA_MASK</dfn>   I40E_MASK(0x1, I40E_VPINT_AEQCTL_CAUSE_ENA_SHIFT)</u></td></tr>
<tr><th id="1209">1209</th><td><u>#define <dfn class="macro" id="_M/I40E_VPINT_AEQCTL_INTEVENT_SHIFT" data-ref="_M/I40E_VPINT_AEQCTL_INTEVENT_SHIFT">I40E_VPINT_AEQCTL_INTEVENT_SHIFT</dfn>   31</u></td></tr>
<tr><th id="1210">1210</th><td><u>#define <dfn class="macro" id="_M/I40E_VPINT_AEQCTL_INTEVENT_MASK" data-ref="_M/I40E_VPINT_AEQCTL_INTEVENT_MASK">I40E_VPINT_AEQCTL_INTEVENT_MASK</dfn>    I40E_MASK(0x1, I40E_VPINT_AEQCTL_INTEVENT_SHIFT)</u></td></tr>
<tr><th id="1211">1211</th><td><u>#define <dfn class="macro" id="_M/I40E_VPINT_CEQCTL" data-ref="_M/I40E_VPINT_CEQCTL">I40E_VPINT_CEQCTL</dfn>(_INTVF)          (0x00026800 + ((_INTVF) * 4)) /* _i=0...511 */ /* Reset: CORER */</u></td></tr>
<tr><th id="1212">1212</th><td><u>#define <dfn class="macro" id="_M/I40E_VPINT_CEQCTL_MAX_INDEX" data-ref="_M/I40E_VPINT_CEQCTL_MAX_INDEX">I40E_VPINT_CEQCTL_MAX_INDEX</dfn>        511</u></td></tr>
<tr><th id="1213">1213</th><td><u>#define <dfn class="macro" id="_M/I40E_VPINT_CEQCTL_MSIX_INDX_SHIFT" data-ref="_M/I40E_VPINT_CEQCTL_MSIX_INDX_SHIFT">I40E_VPINT_CEQCTL_MSIX_INDX_SHIFT</dfn>  0</u></td></tr>
<tr><th id="1214">1214</th><td><u>#define <dfn class="macro" id="_M/I40E_VPINT_CEQCTL_MSIX_INDX_MASK" data-ref="_M/I40E_VPINT_CEQCTL_MSIX_INDX_MASK">I40E_VPINT_CEQCTL_MSIX_INDX_MASK</dfn>   I40E_MASK(0xFF, I40E_VPINT_CEQCTL_MSIX_INDX_SHIFT)</u></td></tr>
<tr><th id="1215">1215</th><td><u>#define <dfn class="macro" id="_M/I40E_VPINT_CEQCTL_ITR_INDX_SHIFT" data-ref="_M/I40E_VPINT_CEQCTL_ITR_INDX_SHIFT">I40E_VPINT_CEQCTL_ITR_INDX_SHIFT</dfn>   11</u></td></tr>
<tr><th id="1216">1216</th><td><u>#define <dfn class="macro" id="_M/I40E_VPINT_CEQCTL_ITR_INDX_MASK" data-ref="_M/I40E_VPINT_CEQCTL_ITR_INDX_MASK">I40E_VPINT_CEQCTL_ITR_INDX_MASK</dfn>    I40E_MASK(0x3, I40E_VPINT_CEQCTL_ITR_INDX_SHIFT)</u></td></tr>
<tr><th id="1217">1217</th><td><u>#define <dfn class="macro" id="_M/I40E_VPINT_CEQCTL_MSIX0_INDX_SHIFT" data-ref="_M/I40E_VPINT_CEQCTL_MSIX0_INDX_SHIFT">I40E_VPINT_CEQCTL_MSIX0_INDX_SHIFT</dfn> 13</u></td></tr>
<tr><th id="1218">1218</th><td><u>#define <dfn class="macro" id="_M/I40E_VPINT_CEQCTL_MSIX0_INDX_MASK" data-ref="_M/I40E_VPINT_CEQCTL_MSIX0_INDX_MASK">I40E_VPINT_CEQCTL_MSIX0_INDX_MASK</dfn>  I40E_MASK(0x7, I40E_VPINT_CEQCTL_MSIX0_INDX_SHIFT)</u></td></tr>
<tr><th id="1219">1219</th><td><u>#define <dfn class="macro" id="_M/I40E_VPINT_CEQCTL_NEXTQ_INDX_SHIFT" data-ref="_M/I40E_VPINT_CEQCTL_NEXTQ_INDX_SHIFT">I40E_VPINT_CEQCTL_NEXTQ_INDX_SHIFT</dfn> 16</u></td></tr>
<tr><th id="1220">1220</th><td><u>#define <dfn class="macro" id="_M/I40E_VPINT_CEQCTL_NEXTQ_INDX_MASK" data-ref="_M/I40E_VPINT_CEQCTL_NEXTQ_INDX_MASK">I40E_VPINT_CEQCTL_NEXTQ_INDX_MASK</dfn>  I40E_MASK(0x7FF, I40E_VPINT_CEQCTL_NEXTQ_INDX_SHIFT)</u></td></tr>
<tr><th id="1221">1221</th><td><u>#define <dfn class="macro" id="_M/I40E_VPINT_CEQCTL_NEXTQ_TYPE_SHIFT" data-ref="_M/I40E_VPINT_CEQCTL_NEXTQ_TYPE_SHIFT">I40E_VPINT_CEQCTL_NEXTQ_TYPE_SHIFT</dfn> 27</u></td></tr>
<tr><th id="1222">1222</th><td><u>#define <dfn class="macro" id="_M/I40E_VPINT_CEQCTL_NEXTQ_TYPE_MASK" data-ref="_M/I40E_VPINT_CEQCTL_NEXTQ_TYPE_MASK">I40E_VPINT_CEQCTL_NEXTQ_TYPE_MASK</dfn>  I40E_MASK(0x3, I40E_VPINT_CEQCTL_NEXTQ_TYPE_SHIFT)</u></td></tr>
<tr><th id="1223">1223</th><td><u>#define <dfn class="macro" id="_M/I40E_VPINT_CEQCTL_CAUSE_ENA_SHIFT" data-ref="_M/I40E_VPINT_CEQCTL_CAUSE_ENA_SHIFT">I40E_VPINT_CEQCTL_CAUSE_ENA_SHIFT</dfn>  30</u></td></tr>
<tr><th id="1224">1224</th><td><u>#define <dfn class="macro" id="_M/I40E_VPINT_CEQCTL_CAUSE_ENA_MASK" data-ref="_M/I40E_VPINT_CEQCTL_CAUSE_ENA_MASK">I40E_VPINT_CEQCTL_CAUSE_ENA_MASK</dfn>   I40E_MASK(0x1, I40E_VPINT_CEQCTL_CAUSE_ENA_SHIFT)</u></td></tr>
<tr><th id="1225">1225</th><td><u>#define <dfn class="macro" id="_M/I40E_VPINT_CEQCTL_INTEVENT_SHIFT" data-ref="_M/I40E_VPINT_CEQCTL_INTEVENT_SHIFT">I40E_VPINT_CEQCTL_INTEVENT_SHIFT</dfn>   31</u></td></tr>
<tr><th id="1226">1226</th><td><u>#define <dfn class="macro" id="_M/I40E_VPINT_CEQCTL_INTEVENT_MASK" data-ref="_M/I40E_VPINT_CEQCTL_INTEVENT_MASK">I40E_VPINT_CEQCTL_INTEVENT_MASK</dfn>    I40E_MASK(0x1, I40E_VPINT_CEQCTL_INTEVENT_SHIFT)</u></td></tr>
<tr><th id="1227">1227</th><td><u>#define <dfn class="macro" id="_M/I40E_VPINT_LNKLST0" data-ref="_M/I40E_VPINT_LNKLST0">I40E_VPINT_LNKLST0</dfn>(_VF)              (0x0002A800 + ((_VF) * 4)) /* _i=0...127 */ /* Reset: VFR */</u></td></tr>
<tr><th id="1228">1228</th><td><u>#define <dfn class="macro" id="_M/I40E_VPINT_LNKLST0_MAX_INDEX" data-ref="_M/I40E_VPINT_LNKLST0_MAX_INDEX">I40E_VPINT_LNKLST0_MAX_INDEX</dfn>         127</u></td></tr>
<tr><th id="1229">1229</th><td><u>#define <dfn class="macro" id="_M/I40E_VPINT_LNKLST0_FIRSTQ_INDX_SHIFT" data-ref="_M/I40E_VPINT_LNKLST0_FIRSTQ_INDX_SHIFT">I40E_VPINT_LNKLST0_FIRSTQ_INDX_SHIFT</dfn> 0</u></td></tr>
<tr><th id="1230">1230</th><td><u>#define <dfn class="macro" id="_M/I40E_VPINT_LNKLST0_FIRSTQ_INDX_MASK" data-ref="_M/I40E_VPINT_LNKLST0_FIRSTQ_INDX_MASK">I40E_VPINT_LNKLST0_FIRSTQ_INDX_MASK</dfn>  I40E_MASK(0x7FF, I40E_VPINT_LNKLST0_FIRSTQ_INDX_SHIFT)</u></td></tr>
<tr><th id="1231">1231</th><td><u>#define <dfn class="macro" id="_M/I40E_VPINT_LNKLST0_FIRSTQ_TYPE_SHIFT" data-ref="_M/I40E_VPINT_LNKLST0_FIRSTQ_TYPE_SHIFT">I40E_VPINT_LNKLST0_FIRSTQ_TYPE_SHIFT</dfn> 11</u></td></tr>
<tr><th id="1232">1232</th><td><u>#define <dfn class="macro" id="_M/I40E_VPINT_LNKLST0_FIRSTQ_TYPE_MASK" data-ref="_M/I40E_VPINT_LNKLST0_FIRSTQ_TYPE_MASK">I40E_VPINT_LNKLST0_FIRSTQ_TYPE_MASK</dfn>  I40E_MASK(0x3, I40E_VPINT_LNKLST0_FIRSTQ_TYPE_SHIFT)</u></td></tr>
<tr><th id="1233">1233</th><td><u>#define <dfn class="macro" id="_M/I40E_VPINT_LNKLSTN" data-ref="_M/I40E_VPINT_LNKLSTN">I40E_VPINT_LNKLSTN</dfn>(_INTVF)           (0x00025000 + ((_INTVF) * 4)) /* _i=0...511 */ /* Reset: VFR */</u></td></tr>
<tr><th id="1234">1234</th><td><u>#define <dfn class="macro" id="_M/I40E_VPINT_LNKLSTN_MAX_INDEX" data-ref="_M/I40E_VPINT_LNKLSTN_MAX_INDEX">I40E_VPINT_LNKLSTN_MAX_INDEX</dfn>         511</u></td></tr>
<tr><th id="1235">1235</th><td><u>#define <dfn class="macro" id="_M/I40E_VPINT_LNKLSTN_FIRSTQ_INDX_SHIFT" data-ref="_M/I40E_VPINT_LNKLSTN_FIRSTQ_INDX_SHIFT">I40E_VPINT_LNKLSTN_FIRSTQ_INDX_SHIFT</dfn> 0</u></td></tr>
<tr><th id="1236">1236</th><td><u>#define <dfn class="macro" id="_M/I40E_VPINT_LNKLSTN_FIRSTQ_INDX_MASK" data-ref="_M/I40E_VPINT_LNKLSTN_FIRSTQ_INDX_MASK">I40E_VPINT_LNKLSTN_FIRSTQ_INDX_MASK</dfn>  I40E_MASK(0x7FF, I40E_VPINT_LNKLSTN_FIRSTQ_INDX_SHIFT)</u></td></tr>
<tr><th id="1237">1237</th><td><u>#define <dfn class="macro" id="_M/I40E_VPINT_LNKLSTN_FIRSTQ_TYPE_SHIFT" data-ref="_M/I40E_VPINT_LNKLSTN_FIRSTQ_TYPE_SHIFT">I40E_VPINT_LNKLSTN_FIRSTQ_TYPE_SHIFT</dfn> 11</u></td></tr>
<tr><th id="1238">1238</th><td><u>#define <dfn class="macro" id="_M/I40E_VPINT_LNKLSTN_FIRSTQ_TYPE_MASK" data-ref="_M/I40E_VPINT_LNKLSTN_FIRSTQ_TYPE_MASK">I40E_VPINT_LNKLSTN_FIRSTQ_TYPE_MASK</dfn>  I40E_MASK(0x3, I40E_VPINT_LNKLSTN_FIRSTQ_TYPE_SHIFT)</u></td></tr>
<tr><th id="1239">1239</th><td><u>#define <dfn class="macro" id="_M/I40E_VPINT_RATE0" data-ref="_M/I40E_VPINT_RATE0">I40E_VPINT_RATE0</dfn>(_VF)            (0x0002AC00 + ((_VF) * 4)) /* _i=0...127 */ /* Reset: VFR */</u></td></tr>
<tr><th id="1240">1240</th><td><u>#define <dfn class="macro" id="_M/I40E_VPINT_RATE0_MAX_INDEX" data-ref="_M/I40E_VPINT_RATE0_MAX_INDEX">I40E_VPINT_RATE0_MAX_INDEX</dfn>       127</u></td></tr>
<tr><th id="1241">1241</th><td><u>#define <dfn class="macro" id="_M/I40E_VPINT_RATE0_INTERVAL_SHIFT" data-ref="_M/I40E_VPINT_RATE0_INTERVAL_SHIFT">I40E_VPINT_RATE0_INTERVAL_SHIFT</dfn>  0</u></td></tr>
<tr><th id="1242">1242</th><td><u>#define <dfn class="macro" id="_M/I40E_VPINT_RATE0_INTERVAL_MASK" data-ref="_M/I40E_VPINT_RATE0_INTERVAL_MASK">I40E_VPINT_RATE0_INTERVAL_MASK</dfn>   I40E_MASK(0x3F, I40E_VPINT_RATE0_INTERVAL_SHIFT)</u></td></tr>
<tr><th id="1243">1243</th><td><u>#define <dfn class="macro" id="_M/I40E_VPINT_RATE0_INTRL_ENA_SHIFT" data-ref="_M/I40E_VPINT_RATE0_INTRL_ENA_SHIFT">I40E_VPINT_RATE0_INTRL_ENA_SHIFT</dfn> 6</u></td></tr>
<tr><th id="1244">1244</th><td><u>#define <dfn class="macro" id="_M/I40E_VPINT_RATE0_INTRL_ENA_MASK" data-ref="_M/I40E_VPINT_RATE0_INTRL_ENA_MASK">I40E_VPINT_RATE0_INTRL_ENA_MASK</dfn>  I40E_MASK(0x1, I40E_VPINT_RATE0_INTRL_ENA_SHIFT)</u></td></tr>
<tr><th id="1245">1245</th><td><u>#define <dfn class="macro" id="_M/I40E_VPINT_RATEN" data-ref="_M/I40E_VPINT_RATEN">I40E_VPINT_RATEN</dfn>(_INTVF)         (0x00025800 + ((_INTVF) * 4)) /* _i=0...511 */ /* Reset: VFR */</u></td></tr>
<tr><th id="1246">1246</th><td><u>#define <dfn class="macro" id="_M/I40E_VPINT_RATEN_MAX_INDEX" data-ref="_M/I40E_VPINT_RATEN_MAX_INDEX">I40E_VPINT_RATEN_MAX_INDEX</dfn>       511</u></td></tr>
<tr><th id="1247">1247</th><td><u>#define <dfn class="macro" id="_M/I40E_VPINT_RATEN_INTERVAL_SHIFT" data-ref="_M/I40E_VPINT_RATEN_INTERVAL_SHIFT">I40E_VPINT_RATEN_INTERVAL_SHIFT</dfn>  0</u></td></tr>
<tr><th id="1248">1248</th><td><u>#define <dfn class="macro" id="_M/I40E_VPINT_RATEN_INTERVAL_MASK" data-ref="_M/I40E_VPINT_RATEN_INTERVAL_MASK">I40E_VPINT_RATEN_INTERVAL_MASK</dfn>   I40E_MASK(0x3F, I40E_VPINT_RATEN_INTERVAL_SHIFT)</u></td></tr>
<tr><th id="1249">1249</th><td><u>#define <dfn class="macro" id="_M/I40E_VPINT_RATEN_INTRL_ENA_SHIFT" data-ref="_M/I40E_VPINT_RATEN_INTRL_ENA_SHIFT">I40E_VPINT_RATEN_INTRL_ENA_SHIFT</dfn> 6</u></td></tr>
<tr><th id="1250">1250</th><td><u>#define <dfn class="macro" id="_M/I40E_VPINT_RATEN_INTRL_ENA_MASK" data-ref="_M/I40E_VPINT_RATEN_INTRL_ENA_MASK">I40E_VPINT_RATEN_INTRL_ENA_MASK</dfn>  I40E_MASK(0x1, I40E_VPINT_RATEN_INTRL_ENA_SHIFT)</u></td></tr>
<tr><th id="1251">1251</th><td><u>#define <dfn class="macro" id="_M/I40E_GL_RDPU_CNTRL" data-ref="_M/I40E_GL_RDPU_CNTRL">I40E_GL_RDPU_CNTRL</dfn>                 0x00051060 /* Reset: CORER */</u></td></tr>
<tr><th id="1252">1252</th><td><u>#define <dfn class="macro" id="_M/I40E_GL_RDPU_CNTRL_RX_PAD_EN_SHIFT" data-ref="_M/I40E_GL_RDPU_CNTRL_RX_PAD_EN_SHIFT">I40E_GL_RDPU_CNTRL_RX_PAD_EN_SHIFT</dfn> 0</u></td></tr>
<tr><th id="1253">1253</th><td><u>#define <dfn class="macro" id="_M/I40E_GL_RDPU_CNTRL_RX_PAD_EN_MASK" data-ref="_M/I40E_GL_RDPU_CNTRL_RX_PAD_EN_MASK">I40E_GL_RDPU_CNTRL_RX_PAD_EN_MASK</dfn>  I40E_MASK(0x1, I40E_GL_RDPU_CNTRL_RX_PAD_EN_SHIFT)</u></td></tr>
<tr><th id="1254">1254</th><td><u>#define <dfn class="macro" id="_M/I40E_GL_RDPU_CNTRL_ECO_SHIFT" data-ref="_M/I40E_GL_RDPU_CNTRL_ECO_SHIFT">I40E_GL_RDPU_CNTRL_ECO_SHIFT</dfn>       1</u></td></tr>
<tr><th id="1255">1255</th><td><u>#define <dfn class="macro" id="_M/I40E_GL_RDPU_CNTRL_ECO_MASK" data-ref="_M/I40E_GL_RDPU_CNTRL_ECO_MASK">I40E_GL_RDPU_CNTRL_ECO_MASK</dfn>        I40E_MASK(0x7FFFFFFF, I40E_GL_RDPU_CNTRL_ECO_SHIFT)</u></td></tr>
<tr><th id="1256">1256</th><td><u>#define <dfn class="macro" id="_M/I40E_GLLAN_RCTL_0" data-ref="_M/I40E_GLLAN_RCTL_0">I40E_GLLAN_RCTL_0</dfn>                0x0012A500 /* Reset: CORER */</u></td></tr>
<tr><th id="1257">1257</th><td><u>#define <dfn class="macro" id="_M/I40E_GLLAN_RCTL_0_PXE_MODE_SHIFT" data-ref="_M/I40E_GLLAN_RCTL_0_PXE_MODE_SHIFT">I40E_GLLAN_RCTL_0_PXE_MODE_SHIFT</dfn> 0</u></td></tr>
<tr><th id="1258">1258</th><td><u>#define <dfn class="macro" id="_M/I40E_GLLAN_RCTL_0_PXE_MODE_MASK" data-ref="_M/I40E_GLLAN_RCTL_0_PXE_MODE_MASK">I40E_GLLAN_RCTL_0_PXE_MODE_MASK</dfn>  I40E_MASK(0x1, I40E_GLLAN_RCTL_0_PXE_MODE_SHIFT)</u></td></tr>
<tr><th id="1259">1259</th><td><u>#define <dfn class="macro" id="_M/I40E_GLLAN_TSOMSK_F" data-ref="_M/I40E_GLLAN_TSOMSK_F">I40E_GLLAN_TSOMSK_F</dfn>               0x000442D8 /* Reset: CORER */</u></td></tr>
<tr><th id="1260">1260</th><td><u>#define <dfn class="macro" id="_M/I40E_GLLAN_TSOMSK_F_TCPMSKF_SHIFT" data-ref="_M/I40E_GLLAN_TSOMSK_F_TCPMSKF_SHIFT">I40E_GLLAN_TSOMSK_F_TCPMSKF_SHIFT</dfn> 0</u></td></tr>
<tr><th id="1261">1261</th><td><u>#define <dfn class="macro" id="_M/I40E_GLLAN_TSOMSK_F_TCPMSKF_MASK" data-ref="_M/I40E_GLLAN_TSOMSK_F_TCPMSKF_MASK">I40E_GLLAN_TSOMSK_F_TCPMSKF_MASK</dfn>  I40E_MASK(0xFFF, I40E_GLLAN_TSOMSK_F_TCPMSKF_SHIFT)</u></td></tr>
<tr><th id="1262">1262</th><td><u>#define <dfn class="macro" id="_M/I40E_GLLAN_TSOMSK_L" data-ref="_M/I40E_GLLAN_TSOMSK_L">I40E_GLLAN_TSOMSK_L</dfn>               0x000442E0 /* Reset: CORER */</u></td></tr>
<tr><th id="1263">1263</th><td><u>#define <dfn class="macro" id="_M/I40E_GLLAN_TSOMSK_L_TCPMSKL_SHIFT" data-ref="_M/I40E_GLLAN_TSOMSK_L_TCPMSKL_SHIFT">I40E_GLLAN_TSOMSK_L_TCPMSKL_SHIFT</dfn> 0</u></td></tr>
<tr><th id="1264">1264</th><td><u>#define <dfn class="macro" id="_M/I40E_GLLAN_TSOMSK_L_TCPMSKL_MASK" data-ref="_M/I40E_GLLAN_TSOMSK_L_TCPMSKL_MASK">I40E_GLLAN_TSOMSK_L_TCPMSKL_MASK</dfn>  I40E_MASK(0xFFF, I40E_GLLAN_TSOMSK_L_TCPMSKL_SHIFT)</u></td></tr>
<tr><th id="1265">1265</th><td><u>#define <dfn class="macro" id="_M/I40E_GLLAN_TSOMSK_M" data-ref="_M/I40E_GLLAN_TSOMSK_M">I40E_GLLAN_TSOMSK_M</dfn>               0x000442DC /* Reset: CORER */</u></td></tr>
<tr><th id="1266">1266</th><td><u>#define <dfn class="macro" id="_M/I40E_GLLAN_TSOMSK_M_TCPMSKM_SHIFT" data-ref="_M/I40E_GLLAN_TSOMSK_M_TCPMSKM_SHIFT">I40E_GLLAN_TSOMSK_M_TCPMSKM_SHIFT</dfn> 0</u></td></tr>
<tr><th id="1267">1267</th><td><u>#define <dfn class="macro" id="_M/I40E_GLLAN_TSOMSK_M_TCPMSKM_MASK" data-ref="_M/I40E_GLLAN_TSOMSK_M_TCPMSKM_MASK">I40E_GLLAN_TSOMSK_M_TCPMSKM_MASK</dfn>  I40E_MASK(0xFFF, I40E_GLLAN_TSOMSK_M_TCPMSKM_SHIFT)</u></td></tr>
<tr><th id="1268">1268</th><td><u>#define <dfn class="macro" id="_M/I40E_GLLAN_TXPRE_QDIS" data-ref="_M/I40E_GLLAN_TXPRE_QDIS">I40E_GLLAN_TXPRE_QDIS</dfn>(_i)              (0x000e6500 + ((_i) * 4)) /* _i=0...11 */ /* Reset: CORER */</u></td></tr>
<tr><th id="1269">1269</th><td><u>#define <dfn class="macro" id="_M/I40E_GLLAN_TXPRE_QDIS_MAX_INDEX" data-ref="_M/I40E_GLLAN_TXPRE_QDIS_MAX_INDEX">I40E_GLLAN_TXPRE_QDIS_MAX_INDEX</dfn>        11</u></td></tr>
<tr><th id="1270">1270</th><td><u>#define <dfn class="macro" id="_M/I40E_GLLAN_TXPRE_QDIS_QINDX_SHIFT" data-ref="_M/I40E_GLLAN_TXPRE_QDIS_QINDX_SHIFT">I40E_GLLAN_TXPRE_QDIS_QINDX_SHIFT</dfn>      0</u></td></tr>
<tr><th id="1271">1271</th><td><u>#define <dfn class="macro" id="_M/I40E_GLLAN_TXPRE_QDIS_QINDX_MASK" data-ref="_M/I40E_GLLAN_TXPRE_QDIS_QINDX_MASK">I40E_GLLAN_TXPRE_QDIS_QINDX_MASK</dfn>       I40E_MASK(0x7FF, I40E_GLLAN_TXPRE_QDIS_QINDX_SHIFT)</u></td></tr>
<tr><th id="1272">1272</th><td><u>#define <dfn class="macro" id="_M/I40E_GLLAN_TXPRE_QDIS_QDIS_STAT_SHIFT" data-ref="_M/I40E_GLLAN_TXPRE_QDIS_QDIS_STAT_SHIFT">I40E_GLLAN_TXPRE_QDIS_QDIS_STAT_SHIFT</dfn>  16</u></td></tr>
<tr><th id="1273">1273</th><td><u>#define <dfn class="macro" id="_M/I40E_GLLAN_TXPRE_QDIS_QDIS_STAT_MASK" data-ref="_M/I40E_GLLAN_TXPRE_QDIS_QDIS_STAT_MASK">I40E_GLLAN_TXPRE_QDIS_QDIS_STAT_MASK</dfn>   I40E_MASK(0x1, I40E_GLLAN_TXPRE_QDIS_QDIS_STAT_SHIFT)</u></td></tr>
<tr><th id="1274">1274</th><td><u>#define <dfn class="macro" id="_M/I40E_GLLAN_TXPRE_QDIS_SET_QDIS_SHIFT" data-ref="_M/I40E_GLLAN_TXPRE_QDIS_SET_QDIS_SHIFT">I40E_GLLAN_TXPRE_QDIS_SET_QDIS_SHIFT</dfn>   30</u></td></tr>
<tr><th id="1275">1275</th><td><u>#define <dfn class="macro" id="_M/I40E_GLLAN_TXPRE_QDIS_SET_QDIS_MASK" data-ref="_M/I40E_GLLAN_TXPRE_QDIS_SET_QDIS_MASK">I40E_GLLAN_TXPRE_QDIS_SET_QDIS_MASK</dfn>    I40E_MASK(0x1, I40E_GLLAN_TXPRE_QDIS_SET_QDIS_SHIFT)</u></td></tr>
<tr><th id="1276">1276</th><td><u>#define <dfn class="macro" id="_M/I40E_GLLAN_TXPRE_QDIS_CLEAR_QDIS_SHIFT" data-ref="_M/I40E_GLLAN_TXPRE_QDIS_CLEAR_QDIS_SHIFT">I40E_GLLAN_TXPRE_QDIS_CLEAR_QDIS_SHIFT</dfn> 31</u></td></tr>
<tr><th id="1277">1277</th><td><u>#define <dfn class="macro" id="_M/I40E_GLLAN_TXPRE_QDIS_CLEAR_QDIS_MASK" data-ref="_M/I40E_GLLAN_TXPRE_QDIS_CLEAR_QDIS_MASK">I40E_GLLAN_TXPRE_QDIS_CLEAR_QDIS_MASK</dfn>  I40E_MASK(0x1u, I40E_GLLAN_TXPRE_QDIS_CLEAR_QDIS_SHIFT)</u></td></tr>
<tr><th id="1278">1278</th><td><u>#define <dfn class="macro" id="_M/I40E_PFLAN_QALLOC" data-ref="_M/I40E_PFLAN_QALLOC">I40E_PFLAN_QALLOC</dfn>              0x001C0400 /* Reset: CORER */</u></td></tr>
<tr><th id="1279">1279</th><td><u>#define <dfn class="macro" id="_M/I40E_PFLAN_QALLOC_FIRSTQ_SHIFT" data-ref="_M/I40E_PFLAN_QALLOC_FIRSTQ_SHIFT">I40E_PFLAN_QALLOC_FIRSTQ_SHIFT</dfn> 0</u></td></tr>
<tr><th id="1280">1280</th><td><u>#define <dfn class="macro" id="_M/I40E_PFLAN_QALLOC_FIRSTQ_MASK" data-ref="_M/I40E_PFLAN_QALLOC_FIRSTQ_MASK">I40E_PFLAN_QALLOC_FIRSTQ_MASK</dfn>  I40E_MASK(0x7FF, I40E_PFLAN_QALLOC_FIRSTQ_SHIFT)</u></td></tr>
<tr><th id="1281">1281</th><td><u>#define <dfn class="macro" id="_M/I40E_PFLAN_QALLOC_LASTQ_SHIFT" data-ref="_M/I40E_PFLAN_QALLOC_LASTQ_SHIFT">I40E_PFLAN_QALLOC_LASTQ_SHIFT</dfn>  16</u></td></tr>
<tr><th id="1282">1282</th><td><u>#define <dfn class="macro" id="_M/I40E_PFLAN_QALLOC_LASTQ_MASK" data-ref="_M/I40E_PFLAN_QALLOC_LASTQ_MASK">I40E_PFLAN_QALLOC_LASTQ_MASK</dfn>   I40E_MASK(0x7FF, I40E_PFLAN_QALLOC_LASTQ_SHIFT)</u></td></tr>
<tr><th id="1283">1283</th><td><u>#define <dfn class="macro" id="_M/I40E_PFLAN_QALLOC_VALID_SHIFT" data-ref="_M/I40E_PFLAN_QALLOC_VALID_SHIFT">I40E_PFLAN_QALLOC_VALID_SHIFT</dfn>  31</u></td></tr>
<tr><th id="1284">1284</th><td><u>#define <dfn class="macro" id="_M/I40E_PFLAN_QALLOC_VALID_MASK" data-ref="_M/I40E_PFLAN_QALLOC_VALID_MASK">I40E_PFLAN_QALLOC_VALID_MASK</dfn>   I40E_MASK(0x1u, I40E_PFLAN_QALLOC_VALID_SHIFT)</u></td></tr>
<tr><th id="1285">1285</th><td><u>#define <dfn class="macro" id="_M/I40E_QRX_ENA" data-ref="_M/I40E_QRX_ENA">I40E_QRX_ENA</dfn>(_Q)             (0x00120000 + ((_Q) * 4)) /* _i=0...1535 */ /* Reset: PFR */</u></td></tr>
<tr><th id="1286">1286</th><td><u>#define <dfn class="macro" id="_M/I40E_QRX_ENA_MAX_INDEX" data-ref="_M/I40E_QRX_ENA_MAX_INDEX">I40E_QRX_ENA_MAX_INDEX</dfn>       1535</u></td></tr>
<tr><th id="1287">1287</th><td><u>#define <dfn class="macro" id="_M/I40E_QRX_ENA_QENA_REQ_SHIFT" data-ref="_M/I40E_QRX_ENA_QENA_REQ_SHIFT">I40E_QRX_ENA_QENA_REQ_SHIFT</dfn>  0</u></td></tr>
<tr><th id="1288">1288</th><td><u>#define <dfn class="macro" id="_M/I40E_QRX_ENA_QENA_REQ_MASK" data-ref="_M/I40E_QRX_ENA_QENA_REQ_MASK">I40E_QRX_ENA_QENA_REQ_MASK</dfn>   I40E_MASK(0x1, I40E_QRX_ENA_QENA_REQ_SHIFT)</u></td></tr>
<tr><th id="1289">1289</th><td><u>#define <dfn class="macro" id="_M/I40E_QRX_ENA_FAST_QDIS_SHIFT" data-ref="_M/I40E_QRX_ENA_FAST_QDIS_SHIFT">I40E_QRX_ENA_FAST_QDIS_SHIFT</dfn> 1</u></td></tr>
<tr><th id="1290">1290</th><td><u>#define <dfn class="macro" id="_M/I40E_QRX_ENA_FAST_QDIS_MASK" data-ref="_M/I40E_QRX_ENA_FAST_QDIS_MASK">I40E_QRX_ENA_FAST_QDIS_MASK</dfn>  I40E_MASK(0x1, I40E_QRX_ENA_FAST_QDIS_SHIFT)</u></td></tr>
<tr><th id="1291">1291</th><td><u>#define <dfn class="macro" id="_M/I40E_QRX_ENA_QENA_STAT_SHIFT" data-ref="_M/I40E_QRX_ENA_QENA_STAT_SHIFT">I40E_QRX_ENA_QENA_STAT_SHIFT</dfn> 2</u></td></tr>
<tr><th id="1292">1292</th><td><u>#define <dfn class="macro" id="_M/I40E_QRX_ENA_QENA_STAT_MASK" data-ref="_M/I40E_QRX_ENA_QENA_STAT_MASK">I40E_QRX_ENA_QENA_STAT_MASK</dfn>  I40E_MASK(0x1, I40E_QRX_ENA_QENA_STAT_SHIFT)</u></td></tr>
<tr><th id="1293">1293</th><td><u>#define <dfn class="macro" id="_M/I40E_QRX_TAIL" data-ref="_M/I40E_QRX_TAIL">I40E_QRX_TAIL</dfn>(_Q)        (0x00128000 + ((_Q) * 4)) /* _i=0...1535 */ /* Reset: CORER */</u></td></tr>
<tr><th id="1294">1294</th><td><u>#define <dfn class="macro" id="_M/I40E_QRX_TAIL_MAX_INDEX" data-ref="_M/I40E_QRX_TAIL_MAX_INDEX">I40E_QRX_TAIL_MAX_INDEX</dfn>  1535</u></td></tr>
<tr><th id="1295">1295</th><td><u>#define <dfn class="macro" id="_M/I40E_QRX_TAIL_TAIL_SHIFT" data-ref="_M/I40E_QRX_TAIL_TAIL_SHIFT">I40E_QRX_TAIL_TAIL_SHIFT</dfn> 0</u></td></tr>
<tr><th id="1296">1296</th><td><u>#define <dfn class="macro" id="_M/I40E_QRX_TAIL_TAIL_MASK" data-ref="_M/I40E_QRX_TAIL_TAIL_MASK">I40E_QRX_TAIL_TAIL_MASK</dfn>  I40E_MASK(0x1FFF, I40E_QRX_TAIL_TAIL_SHIFT)</u></td></tr>
<tr><th id="1297">1297</th><td><u>#define <dfn class="macro" id="_M/I40E_QTX_CTL" data-ref="_M/I40E_QTX_CTL">I40E_QTX_CTL</dfn>(_Q)             (0x00104000 + ((_Q) * 4)) /* _i=0...1535 */ /* Reset: CORER */</u></td></tr>
<tr><th id="1298">1298</th><td><u>#define <dfn class="macro" id="_M/I40E_QTX_CTL_MAX_INDEX" data-ref="_M/I40E_QTX_CTL_MAX_INDEX">I40E_QTX_CTL_MAX_INDEX</dfn>       1535</u></td></tr>
<tr><th id="1299">1299</th><td><u>#define <dfn class="macro" id="_M/I40E_QTX_CTL_PFVF_Q_SHIFT" data-ref="_M/I40E_QTX_CTL_PFVF_Q_SHIFT">I40E_QTX_CTL_PFVF_Q_SHIFT</dfn>    0</u></td></tr>
<tr><th id="1300">1300</th><td><u>#define <dfn class="macro" id="_M/I40E_QTX_CTL_PFVF_Q_MASK" data-ref="_M/I40E_QTX_CTL_PFVF_Q_MASK">I40E_QTX_CTL_PFVF_Q_MASK</dfn>     I40E_MASK(0x3, I40E_QTX_CTL_PFVF_Q_SHIFT)</u></td></tr>
<tr><th id="1301">1301</th><td><u>#define <dfn class="macro" id="_M/I40E_QTX_CTL_PF_INDX_SHIFT" data-ref="_M/I40E_QTX_CTL_PF_INDX_SHIFT">I40E_QTX_CTL_PF_INDX_SHIFT</dfn>   2</u></td></tr>
<tr><th id="1302">1302</th><td><u>#define <dfn class="macro" id="_M/I40E_QTX_CTL_PF_INDX_MASK" data-ref="_M/I40E_QTX_CTL_PF_INDX_MASK">I40E_QTX_CTL_PF_INDX_MASK</dfn>    I40E_MASK(0xF, I40E_QTX_CTL_PF_INDX_SHIFT)</u></td></tr>
<tr><th id="1303">1303</th><td><u>#define <dfn class="macro" id="_M/I40E_QTX_CTL_VFVM_INDX_SHIFT" data-ref="_M/I40E_QTX_CTL_VFVM_INDX_SHIFT">I40E_QTX_CTL_VFVM_INDX_SHIFT</dfn> 7</u></td></tr>
<tr><th id="1304">1304</th><td><u>#define <dfn class="macro" id="_M/I40E_QTX_CTL_VFVM_INDX_MASK" data-ref="_M/I40E_QTX_CTL_VFVM_INDX_MASK">I40E_QTX_CTL_VFVM_INDX_MASK</dfn>  I40E_MASK(0x1FF, I40E_QTX_CTL_VFVM_INDX_SHIFT)</u></td></tr>
<tr><th id="1305">1305</th><td><u>#define <dfn class="macro" id="_M/I40E_QTX_ENA" data-ref="_M/I40E_QTX_ENA">I40E_QTX_ENA</dfn>(_Q)             (0x00100000 + ((_Q) * 4)) /* _i=0...1535 */ /* Reset: PFR */</u></td></tr>
<tr><th id="1306">1306</th><td><u>#define <dfn class="macro" id="_M/I40E_QTX_ENA_MAX_INDEX" data-ref="_M/I40E_QTX_ENA_MAX_INDEX">I40E_QTX_ENA_MAX_INDEX</dfn>       1535</u></td></tr>
<tr><th id="1307">1307</th><td><u>#define <dfn class="macro" id="_M/I40E_QTX_ENA_QENA_REQ_SHIFT" data-ref="_M/I40E_QTX_ENA_QENA_REQ_SHIFT">I40E_QTX_ENA_QENA_REQ_SHIFT</dfn>  0</u></td></tr>
<tr><th id="1308">1308</th><td><u>#define <dfn class="macro" id="_M/I40E_QTX_ENA_QENA_REQ_MASK" data-ref="_M/I40E_QTX_ENA_QENA_REQ_MASK">I40E_QTX_ENA_QENA_REQ_MASK</dfn>   I40E_MASK(0x1, I40E_QTX_ENA_QENA_REQ_SHIFT)</u></td></tr>
<tr><th id="1309">1309</th><td><u>#define <dfn class="macro" id="_M/I40E_QTX_ENA_FAST_QDIS_SHIFT" data-ref="_M/I40E_QTX_ENA_FAST_QDIS_SHIFT">I40E_QTX_ENA_FAST_QDIS_SHIFT</dfn> 1</u></td></tr>
<tr><th id="1310">1310</th><td><u>#define <dfn class="macro" id="_M/I40E_QTX_ENA_FAST_QDIS_MASK" data-ref="_M/I40E_QTX_ENA_FAST_QDIS_MASK">I40E_QTX_ENA_FAST_QDIS_MASK</dfn>  I40E_MASK(0x1, I40E_QTX_ENA_FAST_QDIS_SHIFT)</u></td></tr>
<tr><th id="1311">1311</th><td><u>#define <dfn class="macro" id="_M/I40E_QTX_ENA_QENA_STAT_SHIFT" data-ref="_M/I40E_QTX_ENA_QENA_STAT_SHIFT">I40E_QTX_ENA_QENA_STAT_SHIFT</dfn> 2</u></td></tr>
<tr><th id="1312">1312</th><td><u>#define <dfn class="macro" id="_M/I40E_QTX_ENA_QENA_STAT_MASK" data-ref="_M/I40E_QTX_ENA_QENA_STAT_MASK">I40E_QTX_ENA_QENA_STAT_MASK</dfn>  I40E_MASK(0x1, I40E_QTX_ENA_QENA_STAT_SHIFT)</u></td></tr>
<tr><th id="1313">1313</th><td><u>#define <dfn class="macro" id="_M/I40E_QTX_HEAD" data-ref="_M/I40E_QTX_HEAD">I40E_QTX_HEAD</dfn>(_Q)              (0x000E4000 + ((_Q) * 4)) /* _i=0...1535 */ /* Reset: CORER */</u></td></tr>
<tr><th id="1314">1314</th><td><u>#define <dfn class="macro" id="_M/I40E_QTX_HEAD_MAX_INDEX" data-ref="_M/I40E_QTX_HEAD_MAX_INDEX">I40E_QTX_HEAD_MAX_INDEX</dfn>        1535</u></td></tr>
<tr><th id="1315">1315</th><td><u>#define <dfn class="macro" id="_M/I40E_QTX_HEAD_HEAD_SHIFT" data-ref="_M/I40E_QTX_HEAD_HEAD_SHIFT">I40E_QTX_HEAD_HEAD_SHIFT</dfn>       0</u></td></tr>
<tr><th id="1316">1316</th><td><u>#define <dfn class="macro" id="_M/I40E_QTX_HEAD_HEAD_MASK" data-ref="_M/I40E_QTX_HEAD_HEAD_MASK">I40E_QTX_HEAD_HEAD_MASK</dfn>        I40E_MASK(0x1FFF, I40E_QTX_HEAD_HEAD_SHIFT)</u></td></tr>
<tr><th id="1317">1317</th><td><u>#define <dfn class="macro" id="_M/I40E_QTX_HEAD_RS_PENDING_SHIFT" data-ref="_M/I40E_QTX_HEAD_RS_PENDING_SHIFT">I40E_QTX_HEAD_RS_PENDING_SHIFT</dfn> 16</u></td></tr>
<tr><th id="1318">1318</th><td><u>#define <dfn class="macro" id="_M/I40E_QTX_HEAD_RS_PENDING_MASK" data-ref="_M/I40E_QTX_HEAD_RS_PENDING_MASK">I40E_QTX_HEAD_RS_PENDING_MASK</dfn>  I40E_MASK(0x1, I40E_QTX_HEAD_RS_PENDING_SHIFT)</u></td></tr>
<tr><th id="1319">1319</th><td><u>#define <dfn class="macro" id="_M/I40E_QTX_TAIL" data-ref="_M/I40E_QTX_TAIL">I40E_QTX_TAIL</dfn>(_Q)        (0x00108000 + ((_Q) * 4)) /* _i=0...1535 */ /* Reset: PFR */</u></td></tr>
<tr><th id="1320">1320</th><td><u>#define <dfn class="macro" id="_M/I40E_QTX_TAIL_MAX_INDEX" data-ref="_M/I40E_QTX_TAIL_MAX_INDEX">I40E_QTX_TAIL_MAX_INDEX</dfn>  1535</u></td></tr>
<tr><th id="1321">1321</th><td><u>#define <dfn class="macro" id="_M/I40E_QTX_TAIL_TAIL_SHIFT" data-ref="_M/I40E_QTX_TAIL_TAIL_SHIFT">I40E_QTX_TAIL_TAIL_SHIFT</dfn> 0</u></td></tr>
<tr><th id="1322">1322</th><td><u>#define <dfn class="macro" id="_M/I40E_QTX_TAIL_TAIL_MASK" data-ref="_M/I40E_QTX_TAIL_TAIL_MASK">I40E_QTX_TAIL_TAIL_MASK</dfn>  I40E_MASK(0x1FFF, I40E_QTX_TAIL_TAIL_SHIFT)</u></td></tr>
<tr><th id="1323">1323</th><td><u>#define <dfn class="macro" id="_M/I40E_VPLAN_MAPENA" data-ref="_M/I40E_VPLAN_MAPENA">I40E_VPLAN_MAPENA</dfn>(_VF)           (0x00074000 + ((_VF) * 4)) /* _i=0...127 */ /* Reset: VFR */</u></td></tr>
<tr><th id="1324">1324</th><td><u>#define <dfn class="macro" id="_M/I40E_VPLAN_MAPENA_MAX_INDEX" data-ref="_M/I40E_VPLAN_MAPENA_MAX_INDEX">I40E_VPLAN_MAPENA_MAX_INDEX</dfn>      127</u></td></tr>
<tr><th id="1325">1325</th><td><u>#define <dfn class="macro" id="_M/I40E_VPLAN_MAPENA_TXRX_ENA_SHIFT" data-ref="_M/I40E_VPLAN_MAPENA_TXRX_ENA_SHIFT">I40E_VPLAN_MAPENA_TXRX_ENA_SHIFT</dfn> 0</u></td></tr>
<tr><th id="1326">1326</th><td><u>#define <dfn class="macro" id="_M/I40E_VPLAN_MAPENA_TXRX_ENA_MASK" data-ref="_M/I40E_VPLAN_MAPENA_TXRX_ENA_MASK">I40E_VPLAN_MAPENA_TXRX_ENA_MASK</dfn>  I40E_MASK(0x1, I40E_VPLAN_MAPENA_TXRX_ENA_SHIFT)</u></td></tr>
<tr><th id="1327">1327</th><td><u>#define <dfn class="macro" id="_M/I40E_VPLAN_QTABLE" data-ref="_M/I40E_VPLAN_QTABLE">I40E_VPLAN_QTABLE</dfn>(_i, _VF)      (0x00070000 + ((_i) * 1024 + (_VF) * 4)) /* _i=0...15, _VF=0...127 */ /* Reset: VFR */</u></td></tr>
<tr><th id="1328">1328</th><td><u>#define <dfn class="macro" id="_M/I40E_VPLAN_QTABLE_MAX_INDEX" data-ref="_M/I40E_VPLAN_QTABLE_MAX_INDEX">I40E_VPLAN_QTABLE_MAX_INDEX</dfn>    15</u></td></tr>
<tr><th id="1329">1329</th><td><u>#define <dfn class="macro" id="_M/I40E_VPLAN_QTABLE_QINDEX_SHIFT" data-ref="_M/I40E_VPLAN_QTABLE_QINDEX_SHIFT">I40E_VPLAN_QTABLE_QINDEX_SHIFT</dfn> 0</u></td></tr>
<tr><th id="1330">1330</th><td><u>#define <dfn class="macro" id="_M/I40E_VPLAN_QTABLE_QINDEX_MASK" data-ref="_M/I40E_VPLAN_QTABLE_QINDEX_MASK">I40E_VPLAN_QTABLE_QINDEX_MASK</dfn>  I40E_MASK(0x7FF, I40E_VPLAN_QTABLE_QINDEX_SHIFT)</u></td></tr>
<tr><th id="1331">1331</th><td><u>#define <dfn class="macro" id="_M/I40E_VSILAN_QBASE" data-ref="_M/I40E_VSILAN_QBASE">I40E_VSILAN_QBASE</dfn>(_VSI)               (0x0020C800 + ((_VSI) * 4)) /* _i=0...383 */ /* Reset: PFR */</u></td></tr>
<tr><th id="1332">1332</th><td><u>#define <dfn class="macro" id="_M/I40E_VSILAN_QBASE_MAX_INDEX" data-ref="_M/I40E_VSILAN_QBASE_MAX_INDEX">I40E_VSILAN_QBASE_MAX_INDEX</dfn>           383</u></td></tr>
<tr><th id="1333">1333</th><td><u>#define <dfn class="macro" id="_M/I40E_VSILAN_QBASE_VSIBASE_SHIFT" data-ref="_M/I40E_VSILAN_QBASE_VSIBASE_SHIFT">I40E_VSILAN_QBASE_VSIBASE_SHIFT</dfn>       0</u></td></tr>
<tr><th id="1334">1334</th><td><u>#define <dfn class="macro" id="_M/I40E_VSILAN_QBASE_VSIBASE_MASK" data-ref="_M/I40E_VSILAN_QBASE_VSIBASE_MASK">I40E_VSILAN_QBASE_VSIBASE_MASK</dfn>        I40E_MASK(0x7FF, I40E_VSILAN_QBASE_VSIBASE_SHIFT)</u></td></tr>
<tr><th id="1335">1335</th><td><u>#define <dfn class="macro" id="_M/I40E_VSILAN_QBASE_VSIQTABLE_ENA_SHIFT" data-ref="_M/I40E_VSILAN_QBASE_VSIQTABLE_ENA_SHIFT">I40E_VSILAN_QBASE_VSIQTABLE_ENA_SHIFT</dfn> 11</u></td></tr>
<tr><th id="1336">1336</th><td><u>#define <dfn class="macro" id="_M/I40E_VSILAN_QBASE_VSIQTABLE_ENA_MASK" data-ref="_M/I40E_VSILAN_QBASE_VSIQTABLE_ENA_MASK">I40E_VSILAN_QBASE_VSIQTABLE_ENA_MASK</dfn>  I40E_MASK(0x1, I40E_VSILAN_QBASE_VSIQTABLE_ENA_SHIFT)</u></td></tr>
<tr><th id="1337">1337</th><td><u>#define <dfn class="macro" id="_M/I40E_VSILAN_QTABLE" data-ref="_M/I40E_VSILAN_QTABLE">I40E_VSILAN_QTABLE</dfn>(_i, _VSI)       (0x00200000 + ((_i) * 2048 + (_VSI) * 4)) /* _i=0...7, _VSI=0...383 */ /* Reset: PFR */</u></td></tr>
<tr><th id="1338">1338</th><td><u>#define <dfn class="macro" id="_M/I40E_VSILAN_QTABLE_MAX_INDEX" data-ref="_M/I40E_VSILAN_QTABLE_MAX_INDEX">I40E_VSILAN_QTABLE_MAX_INDEX</dfn>      7</u></td></tr>
<tr><th id="1339">1339</th><td><u>#define <dfn class="macro" id="_M/I40E_VSILAN_QTABLE_QINDEX_0_SHIFT" data-ref="_M/I40E_VSILAN_QTABLE_QINDEX_0_SHIFT">I40E_VSILAN_QTABLE_QINDEX_0_SHIFT</dfn> 0</u></td></tr>
<tr><th id="1340">1340</th><td><u>#define <dfn class="macro" id="_M/I40E_VSILAN_QTABLE_QINDEX_0_MASK" data-ref="_M/I40E_VSILAN_QTABLE_QINDEX_0_MASK">I40E_VSILAN_QTABLE_QINDEX_0_MASK</dfn>  I40E_MASK(0x7FF, I40E_VSILAN_QTABLE_QINDEX_0_SHIFT)</u></td></tr>
<tr><th id="1341">1341</th><td><u>#define <dfn class="macro" id="_M/I40E_VSILAN_QTABLE_QINDEX_1_SHIFT" data-ref="_M/I40E_VSILAN_QTABLE_QINDEX_1_SHIFT">I40E_VSILAN_QTABLE_QINDEX_1_SHIFT</dfn> 16</u></td></tr>
<tr><th id="1342">1342</th><td><u>#define <dfn class="macro" id="_M/I40E_VSILAN_QTABLE_QINDEX_1_MASK" data-ref="_M/I40E_VSILAN_QTABLE_QINDEX_1_MASK">I40E_VSILAN_QTABLE_QINDEX_1_MASK</dfn>  I40E_MASK(0x7FF, I40E_VSILAN_QTABLE_QINDEX_1_SHIFT)</u></td></tr>
<tr><th id="1343">1343</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTGL_SAH" data-ref="_M/I40E_PRTGL_SAH">I40E_PRTGL_SAH</dfn>              0x001E2140 /* Reset: GLOBR */</u></td></tr>
<tr><th id="1344">1344</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTGL_SAH_FC_SAH_SHIFT" data-ref="_M/I40E_PRTGL_SAH_FC_SAH_SHIFT">I40E_PRTGL_SAH_FC_SAH_SHIFT</dfn> 0</u></td></tr>
<tr><th id="1345">1345</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTGL_SAH_FC_SAH_MASK" data-ref="_M/I40E_PRTGL_SAH_FC_SAH_MASK">I40E_PRTGL_SAH_FC_SAH_MASK</dfn>  I40E_MASK(0xFFFF, I40E_PRTGL_SAH_FC_SAH_SHIFT)</u></td></tr>
<tr><th id="1346">1346</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTGL_SAH_MFS_SHIFT" data-ref="_M/I40E_PRTGL_SAH_MFS_SHIFT">I40E_PRTGL_SAH_MFS_SHIFT</dfn>    16</u></td></tr>
<tr><th id="1347">1347</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTGL_SAH_MFS_MASK" data-ref="_M/I40E_PRTGL_SAH_MFS_MASK">I40E_PRTGL_SAH_MFS_MASK</dfn>     I40E_MASK(0xFFFF, I40E_PRTGL_SAH_MFS_SHIFT)</u></td></tr>
<tr><th id="1348">1348</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTGL_SAL" data-ref="_M/I40E_PRTGL_SAL">I40E_PRTGL_SAL</dfn>              0x001E2120 /* Reset: GLOBR */</u></td></tr>
<tr><th id="1349">1349</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTGL_SAL_FC_SAL_SHIFT" data-ref="_M/I40E_PRTGL_SAL_FC_SAL_SHIFT">I40E_PRTGL_SAL_FC_SAL_SHIFT</dfn> 0</u></td></tr>
<tr><th id="1350">1350</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTGL_SAL_FC_SAL_MASK" data-ref="_M/I40E_PRTGL_SAL_FC_SAL_MASK">I40E_PRTGL_SAL_FC_SAL_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_PRTGL_SAL_FC_SAL_SHIFT)</u></td></tr>
<tr><th id="1351">1351</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTMAC_HSEC_CTL_RX_ENABLE_GCP" data-ref="_M/I40E_PRTMAC_HSEC_CTL_RX_ENABLE_GCP">I40E_PRTMAC_HSEC_CTL_RX_ENABLE_GCP</dfn>                              0x001E30E0 /* Reset: GLOBR */</u></td></tr>
<tr><th id="1352">1352</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTMAC_HSEC_CTL_RX_ENABLE_GCP_HSEC_CTL_RX_ENABLE_GCP_SHIFT" data-ref="_M/I40E_PRTMAC_HSEC_CTL_RX_ENABLE_GCP_HSEC_CTL_RX_ENABLE_GCP_SHIFT">I40E_PRTMAC_HSEC_CTL_RX_ENABLE_GCP_HSEC_CTL_RX_ENABLE_GCP_SHIFT</dfn> 0</u></td></tr>
<tr><th id="1353">1353</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTMAC_HSEC_CTL_RX_ENABLE_GCP_HSEC_CTL_RX_ENABLE_GCP_MASK" data-ref="_M/I40E_PRTMAC_HSEC_CTL_RX_ENABLE_GCP_HSEC_CTL_RX_ENABLE_GCP_MASK">I40E_PRTMAC_HSEC_CTL_RX_ENABLE_GCP_HSEC_CTL_RX_ENABLE_GCP_MASK</dfn>  I40E_MASK(0x1, I40E_PRTMAC_HSEC_CTL_RX_ENABLE_GCP_HSEC_CTL_RX_ENABLE_GCP_SHIFT)</u></td></tr>
<tr><th id="1354">1354</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTMAC_HSEC_CTL_RX_ENABLE_GPP" data-ref="_M/I40E_PRTMAC_HSEC_CTL_RX_ENABLE_GPP">I40E_PRTMAC_HSEC_CTL_RX_ENABLE_GPP</dfn>                              0x001E3260 /* Reset: GLOBR */</u></td></tr>
<tr><th id="1355">1355</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTMAC_HSEC_CTL_RX_ENABLE_GPP_HSEC_CTL_RX_ENABLE_GPP_SHIFT" data-ref="_M/I40E_PRTMAC_HSEC_CTL_RX_ENABLE_GPP_HSEC_CTL_RX_ENABLE_GPP_SHIFT">I40E_PRTMAC_HSEC_CTL_RX_ENABLE_GPP_HSEC_CTL_RX_ENABLE_GPP_SHIFT</dfn> 0</u></td></tr>
<tr><th id="1356">1356</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTMAC_HSEC_CTL_RX_ENABLE_GPP_HSEC_CTL_RX_ENABLE_GPP_MASK" data-ref="_M/I40E_PRTMAC_HSEC_CTL_RX_ENABLE_GPP_HSEC_CTL_RX_ENABLE_GPP_MASK">I40E_PRTMAC_HSEC_CTL_RX_ENABLE_GPP_HSEC_CTL_RX_ENABLE_GPP_MASK</dfn>  I40E_MASK(0x1, I40E_PRTMAC_HSEC_CTL_RX_ENABLE_GPP_HSEC_CTL_RX_ENABLE_GPP_SHIFT)</u></td></tr>
<tr><th id="1357">1357</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTMAC_HSEC_CTL_RX_ENABLE_PPP" data-ref="_M/I40E_PRTMAC_HSEC_CTL_RX_ENABLE_PPP">I40E_PRTMAC_HSEC_CTL_RX_ENABLE_PPP</dfn>                              0x001E32E0 /* Reset: GLOBR */</u></td></tr>
<tr><th id="1358">1358</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTMAC_HSEC_CTL_RX_ENABLE_PPP_HSEC_CTL_RX_ENABLE_PPP_SHIFT" data-ref="_M/I40E_PRTMAC_HSEC_CTL_RX_ENABLE_PPP_HSEC_CTL_RX_ENABLE_PPP_SHIFT">I40E_PRTMAC_HSEC_CTL_RX_ENABLE_PPP_HSEC_CTL_RX_ENABLE_PPP_SHIFT</dfn> 0</u></td></tr>
<tr><th id="1359">1359</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTMAC_HSEC_CTL_RX_ENABLE_PPP_HSEC_CTL_RX_ENABLE_PPP_MASK" data-ref="_M/I40E_PRTMAC_HSEC_CTL_RX_ENABLE_PPP_HSEC_CTL_RX_ENABLE_PPP_MASK">I40E_PRTMAC_HSEC_CTL_RX_ENABLE_PPP_HSEC_CTL_RX_ENABLE_PPP_MASK</dfn>  I40E_MASK(0x1, I40E_PRTMAC_HSEC_CTL_RX_ENABLE_PPP_HSEC_CTL_RX_ENABLE_PPP_SHIFT)</u></td></tr>
<tr><th id="1360">1360</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTMAC_HSEC_CTL_RX_FORWARD_CONTROL" data-ref="_M/I40E_PRTMAC_HSEC_CTL_RX_FORWARD_CONTROL">I40E_PRTMAC_HSEC_CTL_RX_FORWARD_CONTROL</dfn>                                   0x001E3360 /* Reset: GLOBR */</u></td></tr>
<tr><th id="1361">1361</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTMAC_HSEC_CTL_RX_FORWARD_CONTROL_HSEC_CTL_RX_FORWARD_CONTROL_SHIFT" data-ref="_M/I40E_PRTMAC_HSEC_CTL_RX_FORWARD_CONTROL_HSEC_CTL_RX_FORWARD_CONTROL_SHIFT">I40E_PRTMAC_HSEC_CTL_RX_FORWARD_CONTROL_HSEC_CTL_RX_FORWARD_CONTROL_SHIFT</dfn> 0</u></td></tr>
<tr><th id="1362">1362</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTMAC_HSEC_CTL_RX_FORWARD_CONTROL_HSEC_CTL_RX_FORWARD_CONTROL_MASK" data-ref="_M/I40E_PRTMAC_HSEC_CTL_RX_FORWARD_CONTROL_HSEC_CTL_RX_FORWARD_CONTROL_MASK">I40E_PRTMAC_HSEC_CTL_RX_FORWARD_CONTROL_HSEC_CTL_RX_FORWARD_CONTROL_MASK</dfn>  I40E_MASK(0x1, I40E_PRTMAC_HSEC_CTL_RX_FORWARD_CONTROL_HSEC_CTL_RX_FORWARD_CONTROL_SHIFT)</u></td></tr>
<tr><th id="1363">1363</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTMAC_HSEC_CTL_RX_PAUSE_DA_UCAST_PART1" data-ref="_M/I40E_PRTMAC_HSEC_CTL_RX_PAUSE_DA_UCAST_PART1">I40E_PRTMAC_HSEC_CTL_RX_PAUSE_DA_UCAST_PART1</dfn>                                        0x001E3110 /* Reset: GLOBR */</u></td></tr>
<tr><th id="1364">1364</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTMAC_HSEC_CTL_RX_PAUSE_DA_UCAST_PART1_HSEC_CTL_RX_PAUSE_DA_UCAST_PART1_SHIFT" data-ref="_M/I40E_PRTMAC_HSEC_CTL_RX_PAUSE_DA_UCAST_PART1_HSEC_CTL_RX_PAUSE_DA_UCAST_PART1_SHIFT">I40E_PRTMAC_HSEC_CTL_RX_PAUSE_DA_UCAST_PART1_HSEC_CTL_RX_PAUSE_DA_UCAST_PART1_SHIFT</dfn> 0</u></td></tr>
<tr><th id="1365">1365</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTMAC_HSEC_CTL_RX_PAUSE_DA_UCAST_PART1_HSEC_CTL_RX_PAUSE_DA_UCAST_PART1_MASK" data-ref="_M/I40E_PRTMAC_HSEC_CTL_RX_PAUSE_DA_UCAST_PART1_HSEC_CTL_RX_PAUSE_DA_UCAST_PART1_MASK">I40E_PRTMAC_HSEC_CTL_RX_PAUSE_DA_UCAST_PART1_HSEC_CTL_RX_PAUSE_DA_UCAST_PART1_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_PRTMAC_HSEC_CTL_RX_PAUSE_DA_UCAST_PART1_HSEC_CTL_RX_PAUSE_DA_UCAST_PART1_SHIFT)</u></td></tr>
<tr><th id="1366">1366</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTMAC_HSEC_CTL_RX_PAUSE_DA_UCAST_PART2" data-ref="_M/I40E_PRTMAC_HSEC_CTL_RX_PAUSE_DA_UCAST_PART2">I40E_PRTMAC_HSEC_CTL_RX_PAUSE_DA_UCAST_PART2</dfn>                                        0x001E3120 /* Reset: GLOBR */</u></td></tr>
<tr><th id="1367">1367</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTMAC_HSEC_CTL_RX_PAUSE_DA_UCAST_PART2_HSEC_CTL_RX_PAUSE_DA_UCAST_PART2_SHIFT" data-ref="_M/I40E_PRTMAC_HSEC_CTL_RX_PAUSE_DA_UCAST_PART2_HSEC_CTL_RX_PAUSE_DA_UCAST_PART2_SHIFT">I40E_PRTMAC_HSEC_CTL_RX_PAUSE_DA_UCAST_PART2_HSEC_CTL_RX_PAUSE_DA_UCAST_PART2_SHIFT</dfn> 0</u></td></tr>
<tr><th id="1368">1368</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTMAC_HSEC_CTL_RX_PAUSE_DA_UCAST_PART2_HSEC_CTL_RX_PAUSE_DA_UCAST_PART2_MASK" data-ref="_M/I40E_PRTMAC_HSEC_CTL_RX_PAUSE_DA_UCAST_PART2_HSEC_CTL_RX_PAUSE_DA_UCAST_PART2_MASK">I40E_PRTMAC_HSEC_CTL_RX_PAUSE_DA_UCAST_PART2_HSEC_CTL_RX_PAUSE_DA_UCAST_PART2_MASK</dfn>  I40E_MASK(0xFFFF, I40E_PRTMAC_HSEC_CTL_RX_PAUSE_DA_UCAST_PART2_HSEC_CTL_RX_PAUSE_DA_UCAST_PART2_SHIFT)</u></td></tr>
<tr><th id="1369">1369</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTMAC_HSEC_CTL_RX_PAUSE_ENABLE" data-ref="_M/I40E_PRTMAC_HSEC_CTL_RX_PAUSE_ENABLE">I40E_PRTMAC_HSEC_CTL_RX_PAUSE_ENABLE</dfn>                                0x001E30C0 /* Reset: GLOBR */</u></td></tr>
<tr><th id="1370">1370</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTMAC_HSEC_CTL_RX_PAUSE_ENABLE_HSEC_CTL_RX_PAUSE_ENABLE_SHIFT" data-ref="_M/I40E_PRTMAC_HSEC_CTL_RX_PAUSE_ENABLE_HSEC_CTL_RX_PAUSE_ENABLE_SHIFT">I40E_PRTMAC_HSEC_CTL_RX_PAUSE_ENABLE_HSEC_CTL_RX_PAUSE_ENABLE_SHIFT</dfn> 0</u></td></tr>
<tr><th id="1371">1371</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTMAC_HSEC_CTL_RX_PAUSE_ENABLE_HSEC_CTL_RX_PAUSE_ENABLE_MASK" data-ref="_M/I40E_PRTMAC_HSEC_CTL_RX_PAUSE_ENABLE_HSEC_CTL_RX_PAUSE_ENABLE_MASK">I40E_PRTMAC_HSEC_CTL_RX_PAUSE_ENABLE_HSEC_CTL_RX_PAUSE_ENABLE_MASK</dfn>  I40E_MASK(0x1FF, I40E_PRTMAC_HSEC_CTL_RX_PAUSE_ENABLE_HSEC_CTL_RX_PAUSE_ENABLE_SHIFT)</u></td></tr>
<tr><th id="1372">1372</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTMAC_HSEC_CTL_RX_PAUSE_SA_PART1" data-ref="_M/I40E_PRTMAC_HSEC_CTL_RX_PAUSE_SA_PART1">I40E_PRTMAC_HSEC_CTL_RX_PAUSE_SA_PART1</dfn>                                  0x001E3140 /* Reset: GLOBR */</u></td></tr>
<tr><th id="1373">1373</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTMAC_HSEC_CTL_RX_PAUSE_SA_PART1_HSEC_CTL_RX_PAUSE_SA_PART1_SHIFT" data-ref="_M/I40E_PRTMAC_HSEC_CTL_RX_PAUSE_SA_PART1_HSEC_CTL_RX_PAUSE_SA_PART1_SHIFT">I40E_PRTMAC_HSEC_CTL_RX_PAUSE_SA_PART1_HSEC_CTL_RX_PAUSE_SA_PART1_SHIFT</dfn> 0</u></td></tr>
<tr><th id="1374">1374</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTMAC_HSEC_CTL_RX_PAUSE_SA_PART1_HSEC_CTL_RX_PAUSE_SA_PART1_MASK" data-ref="_M/I40E_PRTMAC_HSEC_CTL_RX_PAUSE_SA_PART1_HSEC_CTL_RX_PAUSE_SA_PART1_MASK">I40E_PRTMAC_HSEC_CTL_RX_PAUSE_SA_PART1_HSEC_CTL_RX_PAUSE_SA_PART1_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_PRTMAC_HSEC_CTL_RX_PAUSE_SA_PART1_HSEC_CTL_RX_PAUSE_SA_PART1_SHIFT)</u></td></tr>
<tr><th id="1375">1375</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTMAC_HSEC_CTL_RX_PAUSE_SA_PART2" data-ref="_M/I40E_PRTMAC_HSEC_CTL_RX_PAUSE_SA_PART2">I40E_PRTMAC_HSEC_CTL_RX_PAUSE_SA_PART2</dfn>                                  0x001E3150 /* Reset: GLOBR */</u></td></tr>
<tr><th id="1376">1376</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTMAC_HSEC_CTL_RX_PAUSE_SA_PART2_HSEC_CTL_RX_PAUSE_SA_PART2_SHIFT" data-ref="_M/I40E_PRTMAC_HSEC_CTL_RX_PAUSE_SA_PART2_HSEC_CTL_RX_PAUSE_SA_PART2_SHIFT">I40E_PRTMAC_HSEC_CTL_RX_PAUSE_SA_PART2_HSEC_CTL_RX_PAUSE_SA_PART2_SHIFT</dfn> 0</u></td></tr>
<tr><th id="1377">1377</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTMAC_HSEC_CTL_RX_PAUSE_SA_PART2_HSEC_CTL_RX_PAUSE_SA_PART2_MASK" data-ref="_M/I40E_PRTMAC_HSEC_CTL_RX_PAUSE_SA_PART2_HSEC_CTL_RX_PAUSE_SA_PART2_MASK">I40E_PRTMAC_HSEC_CTL_RX_PAUSE_SA_PART2_HSEC_CTL_RX_PAUSE_SA_PART2_MASK</dfn>  I40E_MASK(0xFFFF, I40E_PRTMAC_HSEC_CTL_RX_PAUSE_SA_PART2_HSEC_CTL_RX_PAUSE_SA_PART2_SHIFT)</u></td></tr>
<tr><th id="1378">1378</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTMAC_HSEC_CTL_TX_PAUSE_ENABLE" data-ref="_M/I40E_PRTMAC_HSEC_CTL_TX_PAUSE_ENABLE">I40E_PRTMAC_HSEC_CTL_TX_PAUSE_ENABLE</dfn>                                0x001E30D0 /* Reset: GLOBR */</u></td></tr>
<tr><th id="1379">1379</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTMAC_HSEC_CTL_TX_PAUSE_ENABLE_HSEC_CTL_TX_PAUSE_ENABLE_SHIFT" data-ref="_M/I40E_PRTMAC_HSEC_CTL_TX_PAUSE_ENABLE_HSEC_CTL_TX_PAUSE_ENABLE_SHIFT">I40E_PRTMAC_HSEC_CTL_TX_PAUSE_ENABLE_HSEC_CTL_TX_PAUSE_ENABLE_SHIFT</dfn> 0</u></td></tr>
<tr><th id="1380">1380</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTMAC_HSEC_CTL_TX_PAUSE_ENABLE_HSEC_CTL_TX_PAUSE_ENABLE_MASK" data-ref="_M/I40E_PRTMAC_HSEC_CTL_TX_PAUSE_ENABLE_HSEC_CTL_TX_PAUSE_ENABLE_MASK">I40E_PRTMAC_HSEC_CTL_TX_PAUSE_ENABLE_HSEC_CTL_TX_PAUSE_ENABLE_MASK</dfn>  I40E_MASK(0x1FF, I40E_PRTMAC_HSEC_CTL_TX_PAUSE_ENABLE_HSEC_CTL_TX_PAUSE_ENABLE_SHIFT)</u></td></tr>
<tr><th id="1381">1381</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTMAC_HSEC_CTL_TX_PAUSE_QUANTA" data-ref="_M/I40E_PRTMAC_HSEC_CTL_TX_PAUSE_QUANTA">I40E_PRTMAC_HSEC_CTL_TX_PAUSE_QUANTA</dfn>(_i)                            (0x001E3370 + ((_i) * 16)) /* _i=0...8 */ /* Reset: GLOBR */</u></td></tr>
<tr><th id="1382">1382</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTMAC_HSEC_CTL_TX_PAUSE_QUANTA_MAX_INDEX" data-ref="_M/I40E_PRTMAC_HSEC_CTL_TX_PAUSE_QUANTA_MAX_INDEX">I40E_PRTMAC_HSEC_CTL_TX_PAUSE_QUANTA_MAX_INDEX</dfn>                      8</u></td></tr>
<tr><th id="1383">1383</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTMAC_HSEC_CTL_TX_PAUSE_QUANTA_HSEC_CTL_TX_PAUSE_QUANTA_SHIFT" data-ref="_M/I40E_PRTMAC_HSEC_CTL_TX_PAUSE_QUANTA_HSEC_CTL_TX_PAUSE_QUANTA_SHIFT">I40E_PRTMAC_HSEC_CTL_TX_PAUSE_QUANTA_HSEC_CTL_TX_PAUSE_QUANTA_SHIFT</dfn> 0</u></td></tr>
<tr><th id="1384">1384</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTMAC_HSEC_CTL_TX_PAUSE_QUANTA_HSEC_CTL_TX_PAUSE_QUANTA_MASK" data-ref="_M/I40E_PRTMAC_HSEC_CTL_TX_PAUSE_QUANTA_HSEC_CTL_TX_PAUSE_QUANTA_MASK">I40E_PRTMAC_HSEC_CTL_TX_PAUSE_QUANTA_HSEC_CTL_TX_PAUSE_QUANTA_MASK</dfn>  I40E_MASK(0xFFFF, I40E_PRTMAC_HSEC_CTL_TX_PAUSE_QUANTA_HSEC_CTL_TX_PAUSE_QUANTA_SHIFT)</u></td></tr>
<tr><th id="1385">1385</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTMAC_HSEC_CTL_TX_PAUSE_REFRESH_TIMER" data-ref="_M/I40E_PRTMAC_HSEC_CTL_TX_PAUSE_REFRESH_TIMER">I40E_PRTMAC_HSEC_CTL_TX_PAUSE_REFRESH_TIMER</dfn>(_i)                                   (0x001E3400 + ((_i) * 16)) /* _i=0...8 */ /* Reset: GLOBR */</u></td></tr>
<tr><th id="1386">1386</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTMAC_HSEC_CTL_TX_PAUSE_REFRESH_TIMER_MAX_INDEX" data-ref="_M/I40E_PRTMAC_HSEC_CTL_TX_PAUSE_REFRESH_TIMER_MAX_INDEX">I40E_PRTMAC_HSEC_CTL_TX_PAUSE_REFRESH_TIMER_MAX_INDEX</dfn>                             8</u></td></tr>
<tr><th id="1387">1387</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTMAC_HSEC_CTL_TX_PAUSE_REFRESH_TIMER_HSEC_CTL_TX_PAUSE_REFRESH_TIMER_SHIFT" data-ref="_M/I40E_PRTMAC_HSEC_CTL_TX_PAUSE_REFRESH_TIMER_HSEC_CTL_TX_PAUSE_REFRESH_TIMER_SHIFT">I40E_PRTMAC_HSEC_CTL_TX_PAUSE_REFRESH_TIMER_HSEC_CTL_TX_PAUSE_REFRESH_TIMER_SHIFT</dfn> 0</u></td></tr>
<tr><th id="1388">1388</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTMAC_HSEC_CTL_TX_PAUSE_REFRESH_TIMER_HSEC_CTL_TX_PAUSE_REFRESH_TIMER_MASK" data-ref="_M/I40E_PRTMAC_HSEC_CTL_TX_PAUSE_REFRESH_TIMER_HSEC_CTL_TX_PAUSE_REFRESH_TIMER_MASK">I40E_PRTMAC_HSEC_CTL_TX_PAUSE_REFRESH_TIMER_HSEC_CTL_TX_PAUSE_REFRESH_TIMER_MASK</dfn>  I40E_MASK(0xFFFF, I40E_PRTMAC_HSEC_CTL_TX_PAUSE_REFRESH_TIMER_HSEC_CTL_TX_PAUSE_REFRESH_TIMER_SHIFT)</u></td></tr>
<tr><th id="1389">1389</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTMAC_HSEC_CTL_TX_SA_PART1" data-ref="_M/I40E_PRTMAC_HSEC_CTL_TX_SA_PART1">I40E_PRTMAC_HSEC_CTL_TX_SA_PART1</dfn>                            0x001E34B0 /* Reset: GLOBR */</u></td></tr>
<tr><th id="1390">1390</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTMAC_HSEC_CTL_TX_SA_PART1_HSEC_CTL_TX_SA_PART1_SHIFT" data-ref="_M/I40E_PRTMAC_HSEC_CTL_TX_SA_PART1_HSEC_CTL_TX_SA_PART1_SHIFT">I40E_PRTMAC_HSEC_CTL_TX_SA_PART1_HSEC_CTL_TX_SA_PART1_SHIFT</dfn> 0</u></td></tr>
<tr><th id="1391">1391</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTMAC_HSEC_CTL_TX_SA_PART1_HSEC_CTL_TX_SA_PART1_MASK" data-ref="_M/I40E_PRTMAC_HSEC_CTL_TX_SA_PART1_HSEC_CTL_TX_SA_PART1_MASK">I40E_PRTMAC_HSEC_CTL_TX_SA_PART1_HSEC_CTL_TX_SA_PART1_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_PRTMAC_HSEC_CTL_TX_SA_PART1_HSEC_CTL_TX_SA_PART1_SHIFT)</u></td></tr>
<tr><th id="1392">1392</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTMAC_HSEC_CTL_TX_SA_PART2" data-ref="_M/I40E_PRTMAC_HSEC_CTL_TX_SA_PART2">I40E_PRTMAC_HSEC_CTL_TX_SA_PART2</dfn>                            0x001E34C0 /* Reset: GLOBR */</u></td></tr>
<tr><th id="1393">1393</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTMAC_HSEC_CTL_TX_SA_PART2_HSEC_CTL_TX_SA_PART2_SHIFT" data-ref="_M/I40E_PRTMAC_HSEC_CTL_TX_SA_PART2_HSEC_CTL_TX_SA_PART2_SHIFT">I40E_PRTMAC_HSEC_CTL_TX_SA_PART2_HSEC_CTL_TX_SA_PART2_SHIFT</dfn> 0</u></td></tr>
<tr><th id="1394">1394</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTMAC_HSEC_CTL_TX_SA_PART2_HSEC_CTL_TX_SA_PART2_MASK" data-ref="_M/I40E_PRTMAC_HSEC_CTL_TX_SA_PART2_HSEC_CTL_TX_SA_PART2_MASK">I40E_PRTMAC_HSEC_CTL_TX_SA_PART2_HSEC_CTL_TX_SA_PART2_MASK</dfn>  I40E_MASK(0xFFFF, I40E_PRTMAC_HSEC_CTL_TX_SA_PART2_HSEC_CTL_TX_SA_PART2_SHIFT)</u></td></tr>
<tr><th id="1395">1395</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTMAC_PCS_XAUI_SWAP_A" data-ref="_M/I40E_PRTMAC_PCS_XAUI_SWAP_A">I40E_PRTMAC_PCS_XAUI_SWAP_A</dfn>                     0x0008C480 /* Reset: GLOBR */</u></td></tr>
<tr><th id="1396">1396</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTMAC_PCS_XAUI_SWAP_A_SWAP_TX_LANE3_SHIFT" data-ref="_M/I40E_PRTMAC_PCS_XAUI_SWAP_A_SWAP_TX_LANE3_SHIFT">I40E_PRTMAC_PCS_XAUI_SWAP_A_SWAP_TX_LANE3_SHIFT</dfn> 0</u></td></tr>
<tr><th id="1397">1397</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTMAC_PCS_XAUI_SWAP_A_SWAP_TX_LANE3_MASK" data-ref="_M/I40E_PRTMAC_PCS_XAUI_SWAP_A_SWAP_TX_LANE3_MASK">I40E_PRTMAC_PCS_XAUI_SWAP_A_SWAP_TX_LANE3_MASK</dfn>  I40E_MASK(0x3, I40E_PRTMAC_PCS_XAUI_SWAP_A_SWAP_TX_LANE3_SHIFT)</u></td></tr>
<tr><th id="1398">1398</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTMAC_PCS_XAUI_SWAP_A_SWAP_TX_LANE2_SHIFT" data-ref="_M/I40E_PRTMAC_PCS_XAUI_SWAP_A_SWAP_TX_LANE2_SHIFT">I40E_PRTMAC_PCS_XAUI_SWAP_A_SWAP_TX_LANE2_SHIFT</dfn> 2</u></td></tr>
<tr><th id="1399">1399</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTMAC_PCS_XAUI_SWAP_A_SWAP_TX_LANE2_MASK" data-ref="_M/I40E_PRTMAC_PCS_XAUI_SWAP_A_SWAP_TX_LANE2_MASK">I40E_PRTMAC_PCS_XAUI_SWAP_A_SWAP_TX_LANE2_MASK</dfn>  I40E_MASK(0x3, I40E_PRTMAC_PCS_XAUI_SWAP_A_SWAP_TX_LANE2_SHIFT)</u></td></tr>
<tr><th id="1400">1400</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTMAC_PCS_XAUI_SWAP_A_SWAP_TX_LANE1_SHIFT" data-ref="_M/I40E_PRTMAC_PCS_XAUI_SWAP_A_SWAP_TX_LANE1_SHIFT">I40E_PRTMAC_PCS_XAUI_SWAP_A_SWAP_TX_LANE1_SHIFT</dfn> 4</u></td></tr>
<tr><th id="1401">1401</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTMAC_PCS_XAUI_SWAP_A_SWAP_TX_LANE1_MASK" data-ref="_M/I40E_PRTMAC_PCS_XAUI_SWAP_A_SWAP_TX_LANE1_MASK">I40E_PRTMAC_PCS_XAUI_SWAP_A_SWAP_TX_LANE1_MASK</dfn>  I40E_MASK(0x3, I40E_PRTMAC_PCS_XAUI_SWAP_A_SWAP_TX_LANE1_SHIFT)</u></td></tr>
<tr><th id="1402">1402</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTMAC_PCS_XAUI_SWAP_A_SWAP_TX_LANE0_SHIFT" data-ref="_M/I40E_PRTMAC_PCS_XAUI_SWAP_A_SWAP_TX_LANE0_SHIFT">I40E_PRTMAC_PCS_XAUI_SWAP_A_SWAP_TX_LANE0_SHIFT</dfn> 6</u></td></tr>
<tr><th id="1403">1403</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTMAC_PCS_XAUI_SWAP_A_SWAP_TX_LANE0_MASK" data-ref="_M/I40E_PRTMAC_PCS_XAUI_SWAP_A_SWAP_TX_LANE0_MASK">I40E_PRTMAC_PCS_XAUI_SWAP_A_SWAP_TX_LANE0_MASK</dfn>  I40E_MASK(0x3, I40E_PRTMAC_PCS_XAUI_SWAP_A_SWAP_TX_LANE0_SHIFT)</u></td></tr>
<tr><th id="1404">1404</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTMAC_PCS_XAUI_SWAP_A_SWAP_RX_LANE3_SHIFT" data-ref="_M/I40E_PRTMAC_PCS_XAUI_SWAP_A_SWAP_RX_LANE3_SHIFT">I40E_PRTMAC_PCS_XAUI_SWAP_A_SWAP_RX_LANE3_SHIFT</dfn> 8</u></td></tr>
<tr><th id="1405">1405</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTMAC_PCS_XAUI_SWAP_A_SWAP_RX_LANE3_MASK" data-ref="_M/I40E_PRTMAC_PCS_XAUI_SWAP_A_SWAP_RX_LANE3_MASK">I40E_PRTMAC_PCS_XAUI_SWAP_A_SWAP_RX_LANE3_MASK</dfn>  I40E_MASK(0x3, I40E_PRTMAC_PCS_XAUI_SWAP_A_SWAP_RX_LANE3_SHIFT)</u></td></tr>
<tr><th id="1406">1406</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTMAC_PCS_XAUI_SWAP_A_SWAP_RX_LANE2_SHIFT" data-ref="_M/I40E_PRTMAC_PCS_XAUI_SWAP_A_SWAP_RX_LANE2_SHIFT">I40E_PRTMAC_PCS_XAUI_SWAP_A_SWAP_RX_LANE2_SHIFT</dfn> 10</u></td></tr>
<tr><th id="1407">1407</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTMAC_PCS_XAUI_SWAP_A_SWAP_RX_LANE2_MASK" data-ref="_M/I40E_PRTMAC_PCS_XAUI_SWAP_A_SWAP_RX_LANE2_MASK">I40E_PRTMAC_PCS_XAUI_SWAP_A_SWAP_RX_LANE2_MASK</dfn>  I40E_MASK(0x3, I40E_PRTMAC_PCS_XAUI_SWAP_A_SWAP_RX_LANE2_SHIFT)</u></td></tr>
<tr><th id="1408">1408</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTMAC_PCS_XAUI_SWAP_A_SWAP_RX_LANE1_SHIFT" data-ref="_M/I40E_PRTMAC_PCS_XAUI_SWAP_A_SWAP_RX_LANE1_SHIFT">I40E_PRTMAC_PCS_XAUI_SWAP_A_SWAP_RX_LANE1_SHIFT</dfn> 12</u></td></tr>
<tr><th id="1409">1409</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTMAC_PCS_XAUI_SWAP_A_SWAP_RX_LANE1_MASK" data-ref="_M/I40E_PRTMAC_PCS_XAUI_SWAP_A_SWAP_RX_LANE1_MASK">I40E_PRTMAC_PCS_XAUI_SWAP_A_SWAP_RX_LANE1_MASK</dfn>  I40E_MASK(0x3, I40E_PRTMAC_PCS_XAUI_SWAP_A_SWAP_RX_LANE1_SHIFT)</u></td></tr>
<tr><th id="1410">1410</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTMAC_PCS_XAUI_SWAP_A_SWAP_RX_LANE0_SHIFT" data-ref="_M/I40E_PRTMAC_PCS_XAUI_SWAP_A_SWAP_RX_LANE0_SHIFT">I40E_PRTMAC_PCS_XAUI_SWAP_A_SWAP_RX_LANE0_SHIFT</dfn> 14</u></td></tr>
<tr><th id="1411">1411</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTMAC_PCS_XAUI_SWAP_A_SWAP_RX_LANE0_MASK" data-ref="_M/I40E_PRTMAC_PCS_XAUI_SWAP_A_SWAP_RX_LANE0_MASK">I40E_PRTMAC_PCS_XAUI_SWAP_A_SWAP_RX_LANE0_MASK</dfn>  I40E_MASK(0x3, I40E_PRTMAC_PCS_XAUI_SWAP_A_SWAP_RX_LANE0_SHIFT)</u></td></tr>
<tr><th id="1412">1412</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTMAC_PCS_XAUI_SWAP_B" data-ref="_M/I40E_PRTMAC_PCS_XAUI_SWAP_B">I40E_PRTMAC_PCS_XAUI_SWAP_B</dfn>                     0x0008C484 /* Reset: GLOBR */</u></td></tr>
<tr><th id="1413">1413</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTMAC_PCS_XAUI_SWAP_B_SWAP_TX_LANE3_SHIFT" data-ref="_M/I40E_PRTMAC_PCS_XAUI_SWAP_B_SWAP_TX_LANE3_SHIFT">I40E_PRTMAC_PCS_XAUI_SWAP_B_SWAP_TX_LANE3_SHIFT</dfn> 0</u></td></tr>
<tr><th id="1414">1414</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTMAC_PCS_XAUI_SWAP_B_SWAP_TX_LANE3_MASK" data-ref="_M/I40E_PRTMAC_PCS_XAUI_SWAP_B_SWAP_TX_LANE3_MASK">I40E_PRTMAC_PCS_XAUI_SWAP_B_SWAP_TX_LANE3_MASK</dfn>  I40E_MASK(0x3, I40E_PRTMAC_PCS_XAUI_SWAP_B_SWAP_TX_LANE3_SHIFT)</u></td></tr>
<tr><th id="1415">1415</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTMAC_PCS_XAUI_SWAP_B_SWAP_TX_LANE2_SHIFT" data-ref="_M/I40E_PRTMAC_PCS_XAUI_SWAP_B_SWAP_TX_LANE2_SHIFT">I40E_PRTMAC_PCS_XAUI_SWAP_B_SWAP_TX_LANE2_SHIFT</dfn> 2</u></td></tr>
<tr><th id="1416">1416</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTMAC_PCS_XAUI_SWAP_B_SWAP_TX_LANE2_MASK" data-ref="_M/I40E_PRTMAC_PCS_XAUI_SWAP_B_SWAP_TX_LANE2_MASK">I40E_PRTMAC_PCS_XAUI_SWAP_B_SWAP_TX_LANE2_MASK</dfn>  I40E_MASK(0x3, I40E_PRTMAC_PCS_XAUI_SWAP_B_SWAP_TX_LANE2_SHIFT)</u></td></tr>
<tr><th id="1417">1417</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTMAC_PCS_XAUI_SWAP_B_SWAP_TX_LANE1_SHIFT" data-ref="_M/I40E_PRTMAC_PCS_XAUI_SWAP_B_SWAP_TX_LANE1_SHIFT">I40E_PRTMAC_PCS_XAUI_SWAP_B_SWAP_TX_LANE1_SHIFT</dfn> 4</u></td></tr>
<tr><th id="1418">1418</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTMAC_PCS_XAUI_SWAP_B_SWAP_TX_LANE1_MASK" data-ref="_M/I40E_PRTMAC_PCS_XAUI_SWAP_B_SWAP_TX_LANE1_MASK">I40E_PRTMAC_PCS_XAUI_SWAP_B_SWAP_TX_LANE1_MASK</dfn>  I40E_MASK(0x3, I40E_PRTMAC_PCS_XAUI_SWAP_B_SWAP_TX_LANE1_SHIFT)</u></td></tr>
<tr><th id="1419">1419</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTMAC_PCS_XAUI_SWAP_B_SWAP_TX_LANE0_SHIFT" data-ref="_M/I40E_PRTMAC_PCS_XAUI_SWAP_B_SWAP_TX_LANE0_SHIFT">I40E_PRTMAC_PCS_XAUI_SWAP_B_SWAP_TX_LANE0_SHIFT</dfn> 6</u></td></tr>
<tr><th id="1420">1420</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTMAC_PCS_XAUI_SWAP_B_SWAP_TX_LANE0_MASK" data-ref="_M/I40E_PRTMAC_PCS_XAUI_SWAP_B_SWAP_TX_LANE0_MASK">I40E_PRTMAC_PCS_XAUI_SWAP_B_SWAP_TX_LANE0_MASK</dfn>  I40E_MASK(0x3, I40E_PRTMAC_PCS_XAUI_SWAP_B_SWAP_TX_LANE0_SHIFT)</u></td></tr>
<tr><th id="1421">1421</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTMAC_PCS_XAUI_SWAP_B_SWAP_RX_LANE3_SHIFT" data-ref="_M/I40E_PRTMAC_PCS_XAUI_SWAP_B_SWAP_RX_LANE3_SHIFT">I40E_PRTMAC_PCS_XAUI_SWAP_B_SWAP_RX_LANE3_SHIFT</dfn> 8</u></td></tr>
<tr><th id="1422">1422</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTMAC_PCS_XAUI_SWAP_B_SWAP_RX_LANE3_MASK" data-ref="_M/I40E_PRTMAC_PCS_XAUI_SWAP_B_SWAP_RX_LANE3_MASK">I40E_PRTMAC_PCS_XAUI_SWAP_B_SWAP_RX_LANE3_MASK</dfn>  I40E_MASK(0x3, I40E_PRTMAC_PCS_XAUI_SWAP_B_SWAP_RX_LANE3_SHIFT)</u></td></tr>
<tr><th id="1423">1423</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTMAC_PCS_XAUI_SWAP_B_SWAP_RX_LANE2_SHIFT" data-ref="_M/I40E_PRTMAC_PCS_XAUI_SWAP_B_SWAP_RX_LANE2_SHIFT">I40E_PRTMAC_PCS_XAUI_SWAP_B_SWAP_RX_LANE2_SHIFT</dfn> 10</u></td></tr>
<tr><th id="1424">1424</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTMAC_PCS_XAUI_SWAP_B_SWAP_RX_LANE2_MASK" data-ref="_M/I40E_PRTMAC_PCS_XAUI_SWAP_B_SWAP_RX_LANE2_MASK">I40E_PRTMAC_PCS_XAUI_SWAP_B_SWAP_RX_LANE2_MASK</dfn>  I40E_MASK(0x3, I40E_PRTMAC_PCS_XAUI_SWAP_B_SWAP_RX_LANE2_SHIFT)</u></td></tr>
<tr><th id="1425">1425</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTMAC_PCS_XAUI_SWAP_B_SWAP_RX_LANE1_SHIFT" data-ref="_M/I40E_PRTMAC_PCS_XAUI_SWAP_B_SWAP_RX_LANE1_SHIFT">I40E_PRTMAC_PCS_XAUI_SWAP_B_SWAP_RX_LANE1_SHIFT</dfn> 12</u></td></tr>
<tr><th id="1426">1426</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTMAC_PCS_XAUI_SWAP_B_SWAP_RX_LANE1_MASK" data-ref="_M/I40E_PRTMAC_PCS_XAUI_SWAP_B_SWAP_RX_LANE1_MASK">I40E_PRTMAC_PCS_XAUI_SWAP_B_SWAP_RX_LANE1_MASK</dfn>  I40E_MASK(0x3, I40E_PRTMAC_PCS_XAUI_SWAP_B_SWAP_RX_LANE1_SHIFT)</u></td></tr>
<tr><th id="1427">1427</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTMAC_PCS_XAUI_SWAP_B_SWAP_RX_LANE0_SHIFT" data-ref="_M/I40E_PRTMAC_PCS_XAUI_SWAP_B_SWAP_RX_LANE0_SHIFT">I40E_PRTMAC_PCS_XAUI_SWAP_B_SWAP_RX_LANE0_SHIFT</dfn> 14</u></td></tr>
<tr><th id="1428">1428</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTMAC_PCS_XAUI_SWAP_B_SWAP_RX_LANE0_MASK" data-ref="_M/I40E_PRTMAC_PCS_XAUI_SWAP_B_SWAP_RX_LANE0_MASK">I40E_PRTMAC_PCS_XAUI_SWAP_B_SWAP_RX_LANE0_MASK</dfn>  I40E_MASK(0x3, I40E_PRTMAC_PCS_XAUI_SWAP_B_SWAP_RX_LANE0_SHIFT)</u></td></tr>
<tr><th id="1429">1429</th><td><u>#define <dfn class="macro" id="_M/I40E_GL_FWRESETCNT" data-ref="_M/I40E_GL_FWRESETCNT">I40E_GL_FWRESETCNT</dfn>                  0x00083100 /* Reset: POR */</u></td></tr>
<tr><th id="1430">1430</th><td><u>#define <dfn class="macro" id="_M/I40E_GL_FWRESETCNT_FWRESETCNT_SHIFT" data-ref="_M/I40E_GL_FWRESETCNT_FWRESETCNT_SHIFT">I40E_GL_FWRESETCNT_FWRESETCNT_SHIFT</dfn> 0</u></td></tr>
<tr><th id="1431">1431</th><td><u>#define <dfn class="macro" id="_M/I40E_GL_FWRESETCNT_FWRESETCNT_MASK" data-ref="_M/I40E_GL_FWRESETCNT_FWRESETCNT_MASK">I40E_GL_FWRESETCNT_FWRESETCNT_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_GL_FWRESETCNT_FWRESETCNT_SHIFT)</u></td></tr>
<tr><th id="1432">1432</th><td><u>#define <dfn class="macro" id="_M/I40E_GL_MNG_FWSM" data-ref="_M/I40E_GL_MNG_FWSM">I40E_GL_MNG_FWSM</dfn>                              0x000B6134 /* Reset: POR */</u></td></tr>
<tr><th id="1433">1433</th><td><u>#define <dfn class="macro" id="_M/I40E_GL_MNG_FWSM_FW_MODES_SHIFT" data-ref="_M/I40E_GL_MNG_FWSM_FW_MODES_SHIFT">I40E_GL_MNG_FWSM_FW_MODES_SHIFT</dfn>               0</u></td></tr>
<tr><th id="1434">1434</th><td><u>#define <dfn class="macro" id="_M/I40E_GL_MNG_FWSM_FW_MODES_MASK" data-ref="_M/I40E_GL_MNG_FWSM_FW_MODES_MASK">I40E_GL_MNG_FWSM_FW_MODES_MASK</dfn>                I40E_MASK(0x3, I40E_GL_MNG_FWSM_FW_MODES_SHIFT)</u></td></tr>
<tr><th id="1435">1435</th><td><u>#define <dfn class="macro" id="_M/I40E_GL_MNG_FWSM_EEP_RELOAD_IND_SHIFT" data-ref="_M/I40E_GL_MNG_FWSM_EEP_RELOAD_IND_SHIFT">I40E_GL_MNG_FWSM_EEP_RELOAD_IND_SHIFT</dfn>         10</u></td></tr>
<tr><th id="1436">1436</th><td><u>#define <dfn class="macro" id="_M/I40E_GL_MNG_FWSM_EEP_RELOAD_IND_MASK" data-ref="_M/I40E_GL_MNG_FWSM_EEP_RELOAD_IND_MASK">I40E_GL_MNG_FWSM_EEP_RELOAD_IND_MASK</dfn>          I40E_MASK(0x1, I40E_GL_MNG_FWSM_EEP_RELOAD_IND_SHIFT)</u></td></tr>
<tr><th id="1437">1437</th><td><u>#define <dfn class="macro" id="_M/I40E_GL_MNG_FWSM_CRC_ERROR_MODULE_SHIFT" data-ref="_M/I40E_GL_MNG_FWSM_CRC_ERROR_MODULE_SHIFT">I40E_GL_MNG_FWSM_CRC_ERROR_MODULE_SHIFT</dfn>       11</u></td></tr>
<tr><th id="1438">1438</th><td><u>#define <dfn class="macro" id="_M/I40E_GL_MNG_FWSM_CRC_ERROR_MODULE_MASK" data-ref="_M/I40E_GL_MNG_FWSM_CRC_ERROR_MODULE_MASK">I40E_GL_MNG_FWSM_CRC_ERROR_MODULE_MASK</dfn>        I40E_MASK(0xF, I40E_GL_MNG_FWSM_CRC_ERROR_MODULE_SHIFT)</u></td></tr>
<tr><th id="1439">1439</th><td><u>#define <dfn class="macro" id="_M/I40E_GL_MNG_FWSM_FW_STATUS_VALID_SHIFT" data-ref="_M/I40E_GL_MNG_FWSM_FW_STATUS_VALID_SHIFT">I40E_GL_MNG_FWSM_FW_STATUS_VALID_SHIFT</dfn>        15</u></td></tr>
<tr><th id="1440">1440</th><td><u>#define <dfn class="macro" id="_M/I40E_GL_MNG_FWSM_FW_STATUS_VALID_MASK" data-ref="_M/I40E_GL_MNG_FWSM_FW_STATUS_VALID_MASK">I40E_GL_MNG_FWSM_FW_STATUS_VALID_MASK</dfn>         I40E_MASK(0x1, I40E_GL_MNG_FWSM_FW_STATUS_VALID_SHIFT)</u></td></tr>
<tr><th id="1441">1441</th><td><u>#define <dfn class="macro" id="_M/I40E_GL_MNG_FWSM_RESET_CNT_SHIFT" data-ref="_M/I40E_GL_MNG_FWSM_RESET_CNT_SHIFT">I40E_GL_MNG_FWSM_RESET_CNT_SHIFT</dfn>              16</u></td></tr>
<tr><th id="1442">1442</th><td><u>#define <dfn class="macro" id="_M/I40E_GL_MNG_FWSM_RESET_CNT_MASK" data-ref="_M/I40E_GL_MNG_FWSM_RESET_CNT_MASK">I40E_GL_MNG_FWSM_RESET_CNT_MASK</dfn>               I40E_MASK(0x7, I40E_GL_MNG_FWSM_RESET_CNT_SHIFT)</u></td></tr>
<tr><th id="1443">1443</th><td><u>#define <dfn class="macro" id="_M/I40E_GL_MNG_FWSM_EXT_ERR_IND_SHIFT" data-ref="_M/I40E_GL_MNG_FWSM_EXT_ERR_IND_SHIFT">I40E_GL_MNG_FWSM_EXT_ERR_IND_SHIFT</dfn>            19</u></td></tr>
<tr><th id="1444">1444</th><td><u>#define <dfn class="macro" id="_M/I40E_GL_MNG_FWSM_EXT_ERR_IND_MASK" data-ref="_M/I40E_GL_MNG_FWSM_EXT_ERR_IND_MASK">I40E_GL_MNG_FWSM_EXT_ERR_IND_MASK</dfn>             I40E_MASK(0x3F, I40E_GL_MNG_FWSM_EXT_ERR_IND_SHIFT)</u></td></tr>
<tr><th id="1445">1445</th><td><u>#define <dfn class="macro" id="_M/I40E_GL_MNG_FWSM_PHY_SERDES0_CONFIG_ERR_SHIFT" data-ref="_M/I40E_GL_MNG_FWSM_PHY_SERDES0_CONFIG_ERR_SHIFT">I40E_GL_MNG_FWSM_PHY_SERDES0_CONFIG_ERR_SHIFT</dfn> 26</u></td></tr>
<tr><th id="1446">1446</th><td><u>#define <dfn class="macro" id="_M/I40E_GL_MNG_FWSM_PHY_SERDES0_CONFIG_ERR_MASK" data-ref="_M/I40E_GL_MNG_FWSM_PHY_SERDES0_CONFIG_ERR_MASK">I40E_GL_MNG_FWSM_PHY_SERDES0_CONFIG_ERR_MASK</dfn>  I40E_MASK(0x1, I40E_GL_MNG_FWSM_PHY_SERDES0_CONFIG_ERR_SHIFT)</u></td></tr>
<tr><th id="1447">1447</th><td><u>#define <dfn class="macro" id="_M/I40E_GL_MNG_FWSM_PHY_SERDES1_CONFIG_ERR_SHIFT" data-ref="_M/I40E_GL_MNG_FWSM_PHY_SERDES1_CONFIG_ERR_SHIFT">I40E_GL_MNG_FWSM_PHY_SERDES1_CONFIG_ERR_SHIFT</dfn> 27</u></td></tr>
<tr><th id="1448">1448</th><td><u>#define <dfn class="macro" id="_M/I40E_GL_MNG_FWSM_PHY_SERDES1_CONFIG_ERR_MASK" data-ref="_M/I40E_GL_MNG_FWSM_PHY_SERDES1_CONFIG_ERR_MASK">I40E_GL_MNG_FWSM_PHY_SERDES1_CONFIG_ERR_MASK</dfn>  I40E_MASK(0x1, I40E_GL_MNG_FWSM_PHY_SERDES1_CONFIG_ERR_SHIFT)</u></td></tr>
<tr><th id="1449">1449</th><td><u>#define <dfn class="macro" id="_M/I40E_GL_MNG_FWSM_PHY_SERDES2_CONFIG_ERR_SHIFT" data-ref="_M/I40E_GL_MNG_FWSM_PHY_SERDES2_CONFIG_ERR_SHIFT">I40E_GL_MNG_FWSM_PHY_SERDES2_CONFIG_ERR_SHIFT</dfn> 28</u></td></tr>
<tr><th id="1450">1450</th><td><u>#define <dfn class="macro" id="_M/I40E_GL_MNG_FWSM_PHY_SERDES2_CONFIG_ERR_MASK" data-ref="_M/I40E_GL_MNG_FWSM_PHY_SERDES2_CONFIG_ERR_MASK">I40E_GL_MNG_FWSM_PHY_SERDES2_CONFIG_ERR_MASK</dfn>  I40E_MASK(0x1, I40E_GL_MNG_FWSM_PHY_SERDES2_CONFIG_ERR_SHIFT)</u></td></tr>
<tr><th id="1451">1451</th><td><u>#define <dfn class="macro" id="_M/I40E_GL_MNG_FWSM_PHY_SERDES3_CONFIG_ERR_SHIFT" data-ref="_M/I40E_GL_MNG_FWSM_PHY_SERDES3_CONFIG_ERR_SHIFT">I40E_GL_MNG_FWSM_PHY_SERDES3_CONFIG_ERR_SHIFT</dfn> 29</u></td></tr>
<tr><th id="1452">1452</th><td><u>#define <dfn class="macro" id="_M/I40E_GL_MNG_FWSM_PHY_SERDES3_CONFIG_ERR_MASK" data-ref="_M/I40E_GL_MNG_FWSM_PHY_SERDES3_CONFIG_ERR_MASK">I40E_GL_MNG_FWSM_PHY_SERDES3_CONFIG_ERR_MASK</dfn>  I40E_MASK(0x1, I40E_GL_MNG_FWSM_PHY_SERDES3_CONFIG_ERR_SHIFT)</u></td></tr>
<tr><th id="1453">1453</th><td><u>#define <dfn class="macro" id="_M/I40E_GL_MNG_HWARB_CTRL" data-ref="_M/I40E_GL_MNG_HWARB_CTRL">I40E_GL_MNG_HWARB_CTRL</dfn>                   0x000B6130 /* Reset: POR */</u></td></tr>
<tr><th id="1454">1454</th><td><u>#define <dfn class="macro" id="_M/I40E_GL_MNG_HWARB_CTRL_NCSI_ARB_EN_SHIFT" data-ref="_M/I40E_GL_MNG_HWARB_CTRL_NCSI_ARB_EN_SHIFT">I40E_GL_MNG_HWARB_CTRL_NCSI_ARB_EN_SHIFT</dfn> 0</u></td></tr>
<tr><th id="1455">1455</th><td><u>#define <dfn class="macro" id="_M/I40E_GL_MNG_HWARB_CTRL_NCSI_ARB_EN_MASK" data-ref="_M/I40E_GL_MNG_HWARB_CTRL_NCSI_ARB_EN_MASK">I40E_GL_MNG_HWARB_CTRL_NCSI_ARB_EN_MASK</dfn>  I40E_MASK(0x1, I40E_GL_MNG_HWARB_CTRL_NCSI_ARB_EN_SHIFT)</u></td></tr>
<tr><th id="1456">1456</th><td><u>#define <dfn class="macro" id="_M/I40E_PRT_MNG_FTFT_DATA" data-ref="_M/I40E_PRT_MNG_FTFT_DATA">I40E_PRT_MNG_FTFT_DATA</dfn>(_i)         (0x000852A0 + ((_i) * 32)) /* _i=0...31 */ /* Reset: POR */</u></td></tr>
<tr><th id="1457">1457</th><td><u>#define <dfn class="macro" id="_M/I40E_PRT_MNG_FTFT_DATA_MAX_INDEX" data-ref="_M/I40E_PRT_MNG_FTFT_DATA_MAX_INDEX">I40E_PRT_MNG_FTFT_DATA_MAX_INDEX</dfn>   31</u></td></tr>
<tr><th id="1458">1458</th><td><u>#define <dfn class="macro" id="_M/I40E_PRT_MNG_FTFT_DATA_DWORD_SHIFT" data-ref="_M/I40E_PRT_MNG_FTFT_DATA_DWORD_SHIFT">I40E_PRT_MNG_FTFT_DATA_DWORD_SHIFT</dfn> 0</u></td></tr>
<tr><th id="1459">1459</th><td><u>#define <dfn class="macro" id="_M/I40E_PRT_MNG_FTFT_DATA_DWORD_MASK" data-ref="_M/I40E_PRT_MNG_FTFT_DATA_DWORD_MASK">I40E_PRT_MNG_FTFT_DATA_DWORD_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_PRT_MNG_FTFT_DATA_DWORD_SHIFT)</u></td></tr>
<tr><th id="1460">1460</th><td><u>#define <dfn class="macro" id="_M/I40E_PRT_MNG_FTFT_LENGTH" data-ref="_M/I40E_PRT_MNG_FTFT_LENGTH">I40E_PRT_MNG_FTFT_LENGTH</dfn>              0x00085260 /* Reset: POR */</u></td></tr>
<tr><th id="1461">1461</th><td><u>#define <dfn class="macro" id="_M/I40E_PRT_MNG_FTFT_LENGTH_LENGTH_SHIFT" data-ref="_M/I40E_PRT_MNG_FTFT_LENGTH_LENGTH_SHIFT">I40E_PRT_MNG_FTFT_LENGTH_LENGTH_SHIFT</dfn> 0</u></td></tr>
<tr><th id="1462">1462</th><td><u>#define <dfn class="macro" id="_M/I40E_PRT_MNG_FTFT_LENGTH_LENGTH_MASK" data-ref="_M/I40E_PRT_MNG_FTFT_LENGTH_LENGTH_MASK">I40E_PRT_MNG_FTFT_LENGTH_LENGTH_MASK</dfn>  I40E_MASK(0xFF, I40E_PRT_MNG_FTFT_LENGTH_LENGTH_SHIFT)</u></td></tr>
<tr><th id="1463">1463</th><td><u>#define <dfn class="macro" id="_M/I40E_PRT_MNG_FTFT_MASK" data-ref="_M/I40E_PRT_MNG_FTFT_MASK">I40E_PRT_MNG_FTFT_MASK</dfn>(_i)        (0x00085160 + ((_i) * 32)) /* _i=0...7 */ /* Reset: POR */</u></td></tr>
<tr><th id="1464">1464</th><td><u>#define <dfn class="macro" id="_M/I40E_PRT_MNG_FTFT_MASK_MAX_INDEX" data-ref="_M/I40E_PRT_MNG_FTFT_MASK_MAX_INDEX">I40E_PRT_MNG_FTFT_MASK_MAX_INDEX</dfn>  7</u></td></tr>
<tr><th id="1465">1465</th><td><u>#define <dfn class="macro" id="_M/I40E_PRT_MNG_FTFT_MASK_MASK_SHIFT" data-ref="_M/I40E_PRT_MNG_FTFT_MASK_MASK_SHIFT">I40E_PRT_MNG_FTFT_MASK_MASK_SHIFT</dfn> 0</u></td></tr>
<tr><th id="1466">1466</th><td><u>#define <dfn class="macro" id="_M/I40E_PRT_MNG_FTFT_MASK_MASK_MASK" data-ref="_M/I40E_PRT_MNG_FTFT_MASK_MASK_MASK">I40E_PRT_MNG_FTFT_MASK_MASK_MASK</dfn>  I40E_MASK(0xFFFF, I40E_PRT_MNG_FTFT_MASK_MASK_SHIFT)</u></td></tr>
<tr><th id="1467">1467</th><td><u>#define <dfn class="macro" id="_M/I40E_PRT_MNG_MANC" data-ref="_M/I40E_PRT_MNG_MANC">I40E_PRT_MNG_MANC</dfn>                            0x00256A20 /* Reset: POR */</u></td></tr>
<tr><th id="1468">1468</th><td><u>#define <dfn class="macro" id="_M/I40E_PRT_MNG_MANC_FLOW_CONTROL_DISCARD_SHIFT" data-ref="_M/I40E_PRT_MNG_MANC_FLOW_CONTROL_DISCARD_SHIFT">I40E_PRT_MNG_MANC_FLOW_CONTROL_DISCARD_SHIFT</dfn> 0</u></td></tr>
<tr><th id="1469">1469</th><td><u>#define <dfn class="macro" id="_M/I40E_PRT_MNG_MANC_FLOW_CONTROL_DISCARD_MASK" data-ref="_M/I40E_PRT_MNG_MANC_FLOW_CONTROL_DISCARD_MASK">I40E_PRT_MNG_MANC_FLOW_CONTROL_DISCARD_MASK</dfn>  I40E_MASK(0x1, I40E_PRT_MNG_MANC_FLOW_CONTROL_DISCARD_SHIFT)</u></td></tr>
<tr><th id="1470">1470</th><td><u>#define <dfn class="macro" id="_M/I40E_PRT_MNG_MANC_NCSI_DISCARD_SHIFT" data-ref="_M/I40E_PRT_MNG_MANC_NCSI_DISCARD_SHIFT">I40E_PRT_MNG_MANC_NCSI_DISCARD_SHIFT</dfn>         1</u></td></tr>
<tr><th id="1471">1471</th><td><u>#define <dfn class="macro" id="_M/I40E_PRT_MNG_MANC_NCSI_DISCARD_MASK" data-ref="_M/I40E_PRT_MNG_MANC_NCSI_DISCARD_MASK">I40E_PRT_MNG_MANC_NCSI_DISCARD_MASK</dfn>          I40E_MASK(0x1, I40E_PRT_MNG_MANC_NCSI_DISCARD_SHIFT)</u></td></tr>
<tr><th id="1472">1472</th><td><u>#define <dfn class="macro" id="_M/I40E_PRT_MNG_MANC_RCV_TCO_EN_SHIFT" data-ref="_M/I40E_PRT_MNG_MANC_RCV_TCO_EN_SHIFT">I40E_PRT_MNG_MANC_RCV_TCO_EN_SHIFT</dfn>           17</u></td></tr>
<tr><th id="1473">1473</th><td><u>#define <dfn class="macro" id="_M/I40E_PRT_MNG_MANC_RCV_TCO_EN_MASK" data-ref="_M/I40E_PRT_MNG_MANC_RCV_TCO_EN_MASK">I40E_PRT_MNG_MANC_RCV_TCO_EN_MASK</dfn>            I40E_MASK(0x1, I40E_PRT_MNG_MANC_RCV_TCO_EN_SHIFT)</u></td></tr>
<tr><th id="1474">1474</th><td><u>#define <dfn class="macro" id="_M/I40E_PRT_MNG_MANC_RCV_ALL_SHIFT" data-ref="_M/I40E_PRT_MNG_MANC_RCV_ALL_SHIFT">I40E_PRT_MNG_MANC_RCV_ALL_SHIFT</dfn>              19</u></td></tr>
<tr><th id="1475">1475</th><td><u>#define <dfn class="macro" id="_M/I40E_PRT_MNG_MANC_RCV_ALL_MASK" data-ref="_M/I40E_PRT_MNG_MANC_RCV_ALL_MASK">I40E_PRT_MNG_MANC_RCV_ALL_MASK</dfn>               I40E_MASK(0x1, I40E_PRT_MNG_MANC_RCV_ALL_SHIFT)</u></td></tr>
<tr><th id="1476">1476</th><td><u>#define <dfn class="macro" id="_M/I40E_PRT_MNG_MANC_FIXED_NET_TYPE_SHIFT" data-ref="_M/I40E_PRT_MNG_MANC_FIXED_NET_TYPE_SHIFT">I40E_PRT_MNG_MANC_FIXED_NET_TYPE_SHIFT</dfn>       25</u></td></tr>
<tr><th id="1477">1477</th><td><u>#define <dfn class="macro" id="_M/I40E_PRT_MNG_MANC_FIXED_NET_TYPE_MASK" data-ref="_M/I40E_PRT_MNG_MANC_FIXED_NET_TYPE_MASK">I40E_PRT_MNG_MANC_FIXED_NET_TYPE_MASK</dfn>        I40E_MASK(0x1, I40E_PRT_MNG_MANC_FIXED_NET_TYPE_SHIFT)</u></td></tr>
<tr><th id="1478">1478</th><td><u>#define <dfn class="macro" id="_M/I40E_PRT_MNG_MANC_NET_TYPE_SHIFT" data-ref="_M/I40E_PRT_MNG_MANC_NET_TYPE_SHIFT">I40E_PRT_MNG_MANC_NET_TYPE_SHIFT</dfn>             26</u></td></tr>
<tr><th id="1479">1479</th><td><u>#define <dfn class="macro" id="_M/I40E_PRT_MNG_MANC_NET_TYPE_MASK" data-ref="_M/I40E_PRT_MNG_MANC_NET_TYPE_MASK">I40E_PRT_MNG_MANC_NET_TYPE_MASK</dfn>              I40E_MASK(0x1, I40E_PRT_MNG_MANC_NET_TYPE_SHIFT)</u></td></tr>
<tr><th id="1480">1480</th><td><u>#define <dfn class="macro" id="_M/I40E_PRT_MNG_MANC_EN_BMC2OS_SHIFT" data-ref="_M/I40E_PRT_MNG_MANC_EN_BMC2OS_SHIFT">I40E_PRT_MNG_MANC_EN_BMC2OS_SHIFT</dfn>            28</u></td></tr>
<tr><th id="1481">1481</th><td><u>#define <dfn class="macro" id="_M/I40E_PRT_MNG_MANC_EN_BMC2OS_MASK" data-ref="_M/I40E_PRT_MNG_MANC_EN_BMC2OS_MASK">I40E_PRT_MNG_MANC_EN_BMC2OS_MASK</dfn>             I40E_MASK(0x1, I40E_PRT_MNG_MANC_EN_BMC2OS_SHIFT)</u></td></tr>
<tr><th id="1482">1482</th><td><u>#define <dfn class="macro" id="_M/I40E_PRT_MNG_MANC_EN_BMC2NET_SHIFT" data-ref="_M/I40E_PRT_MNG_MANC_EN_BMC2NET_SHIFT">I40E_PRT_MNG_MANC_EN_BMC2NET_SHIFT</dfn>           29</u></td></tr>
<tr><th id="1483">1483</th><td><u>#define <dfn class="macro" id="_M/I40E_PRT_MNG_MANC_EN_BMC2NET_MASK" data-ref="_M/I40E_PRT_MNG_MANC_EN_BMC2NET_MASK">I40E_PRT_MNG_MANC_EN_BMC2NET_MASK</dfn>            I40E_MASK(0x1, I40E_PRT_MNG_MANC_EN_BMC2NET_SHIFT)</u></td></tr>
<tr><th id="1484">1484</th><td><u>#define <dfn class="macro" id="_M/I40E_PRT_MNG_MAVTV" data-ref="_M/I40E_PRT_MNG_MAVTV">I40E_PRT_MNG_MAVTV</dfn>(_i)       (0x00255900 + ((_i) * 32)) /* _i=0...7 */ /* Reset: POR */</u></td></tr>
<tr><th id="1485">1485</th><td><u>#define <dfn class="macro" id="_M/I40E_PRT_MNG_MAVTV_MAX_INDEX" data-ref="_M/I40E_PRT_MNG_MAVTV_MAX_INDEX">I40E_PRT_MNG_MAVTV_MAX_INDEX</dfn> 7</u></td></tr>
<tr><th id="1486">1486</th><td><u>#define <dfn class="macro" id="_M/I40E_PRT_MNG_MAVTV_VID_SHIFT" data-ref="_M/I40E_PRT_MNG_MAVTV_VID_SHIFT">I40E_PRT_MNG_MAVTV_VID_SHIFT</dfn> 0</u></td></tr>
<tr><th id="1487">1487</th><td><u>#define <dfn class="macro" id="_M/I40E_PRT_MNG_MAVTV_VID_MASK" data-ref="_M/I40E_PRT_MNG_MAVTV_VID_MASK">I40E_PRT_MNG_MAVTV_VID_MASK</dfn>  I40E_MASK(0xFFF, I40E_PRT_MNG_MAVTV_VID_SHIFT)</u></td></tr>
<tr><th id="1488">1488</th><td><u>#define <dfn class="macro" id="_M/I40E_PRT_MNG_MDEF" data-ref="_M/I40E_PRT_MNG_MDEF">I40E_PRT_MNG_MDEF</dfn>(_i)                             (0x00255D00 + ((_i) * 32)) /* _i=0...7 */ /* Reset: POR */</u></td></tr>
<tr><th id="1489">1489</th><td><u>#define <dfn class="macro" id="_M/I40E_PRT_MNG_MDEF_MAX_INDEX" data-ref="_M/I40E_PRT_MNG_MDEF_MAX_INDEX">I40E_PRT_MNG_MDEF_MAX_INDEX</dfn>                       7</u></td></tr>
<tr><th id="1490">1490</th><td><u>#define <dfn class="macro" id="_M/I40E_PRT_MNG_MDEF_MAC_EXACT_AND_SHIFT" data-ref="_M/I40E_PRT_MNG_MDEF_MAC_EXACT_AND_SHIFT">I40E_PRT_MNG_MDEF_MAC_EXACT_AND_SHIFT</dfn>             0</u></td></tr>
<tr><th id="1491">1491</th><td><u>#define <dfn class="macro" id="_M/I40E_PRT_MNG_MDEF_MAC_EXACT_AND_MASK" data-ref="_M/I40E_PRT_MNG_MDEF_MAC_EXACT_AND_MASK">I40E_PRT_MNG_MDEF_MAC_EXACT_AND_MASK</dfn>              I40E_MASK(0xF, I40E_PRT_MNG_MDEF_MAC_EXACT_AND_SHIFT)</u></td></tr>
<tr><th id="1492">1492</th><td><u>#define <dfn class="macro" id="_M/I40E_PRT_MNG_MDEF_BROADCAST_AND_SHIFT" data-ref="_M/I40E_PRT_MNG_MDEF_BROADCAST_AND_SHIFT">I40E_PRT_MNG_MDEF_BROADCAST_AND_SHIFT</dfn>             4</u></td></tr>
<tr><th id="1493">1493</th><td><u>#define <dfn class="macro" id="_M/I40E_PRT_MNG_MDEF_BROADCAST_AND_MASK" data-ref="_M/I40E_PRT_MNG_MDEF_BROADCAST_AND_MASK">I40E_PRT_MNG_MDEF_BROADCAST_AND_MASK</dfn>              I40E_MASK(0x1, I40E_PRT_MNG_MDEF_BROADCAST_AND_SHIFT)</u></td></tr>
<tr><th id="1494">1494</th><td><u>#define <dfn class="macro" id="_M/I40E_PRT_MNG_MDEF_VLAN_AND_SHIFT" data-ref="_M/I40E_PRT_MNG_MDEF_VLAN_AND_SHIFT">I40E_PRT_MNG_MDEF_VLAN_AND_SHIFT</dfn>                  5</u></td></tr>
<tr><th id="1495">1495</th><td><u>#define <dfn class="macro" id="_M/I40E_PRT_MNG_MDEF_VLAN_AND_MASK" data-ref="_M/I40E_PRT_MNG_MDEF_VLAN_AND_MASK">I40E_PRT_MNG_MDEF_VLAN_AND_MASK</dfn>                   I40E_MASK(0xFF, I40E_PRT_MNG_MDEF_VLAN_AND_SHIFT)</u></td></tr>
<tr><th id="1496">1496</th><td><u>#define <dfn class="macro" id="_M/I40E_PRT_MNG_MDEF_IPV4_ADDRESS_AND_SHIFT" data-ref="_M/I40E_PRT_MNG_MDEF_IPV4_ADDRESS_AND_SHIFT">I40E_PRT_MNG_MDEF_IPV4_ADDRESS_AND_SHIFT</dfn>          13</u></td></tr>
<tr><th id="1497">1497</th><td><u>#define <dfn class="macro" id="_M/I40E_PRT_MNG_MDEF_IPV4_ADDRESS_AND_MASK" data-ref="_M/I40E_PRT_MNG_MDEF_IPV4_ADDRESS_AND_MASK">I40E_PRT_MNG_MDEF_IPV4_ADDRESS_AND_MASK</dfn>           I40E_MASK(0xF, I40E_PRT_MNG_MDEF_IPV4_ADDRESS_AND_SHIFT)</u></td></tr>
<tr><th id="1498">1498</th><td><u>#define <dfn class="macro" id="_M/I40E_PRT_MNG_MDEF_IPV6_ADDRESS_AND_SHIFT" data-ref="_M/I40E_PRT_MNG_MDEF_IPV6_ADDRESS_AND_SHIFT">I40E_PRT_MNG_MDEF_IPV6_ADDRESS_AND_SHIFT</dfn>          17</u></td></tr>
<tr><th id="1499">1499</th><td><u>#define <dfn class="macro" id="_M/I40E_PRT_MNG_MDEF_IPV6_ADDRESS_AND_MASK" data-ref="_M/I40E_PRT_MNG_MDEF_IPV6_ADDRESS_AND_MASK">I40E_PRT_MNG_MDEF_IPV6_ADDRESS_AND_MASK</dfn>           I40E_MASK(0xF, I40E_PRT_MNG_MDEF_IPV6_ADDRESS_AND_SHIFT)</u></td></tr>
<tr><th id="1500">1500</th><td><u>#define <dfn class="macro" id="_M/I40E_PRT_MNG_MDEF_MAC_EXACT_OR_SHIFT" data-ref="_M/I40E_PRT_MNG_MDEF_MAC_EXACT_OR_SHIFT">I40E_PRT_MNG_MDEF_MAC_EXACT_OR_SHIFT</dfn>              21</u></td></tr>
<tr><th id="1501">1501</th><td><u>#define <dfn class="macro" id="_M/I40E_PRT_MNG_MDEF_MAC_EXACT_OR_MASK" data-ref="_M/I40E_PRT_MNG_MDEF_MAC_EXACT_OR_MASK">I40E_PRT_MNG_MDEF_MAC_EXACT_OR_MASK</dfn>               I40E_MASK(0xF, I40E_PRT_MNG_MDEF_MAC_EXACT_OR_SHIFT)</u></td></tr>
<tr><th id="1502">1502</th><td><u>#define <dfn class="macro" id="_M/I40E_PRT_MNG_MDEF_BROADCAST_OR_SHIFT" data-ref="_M/I40E_PRT_MNG_MDEF_BROADCAST_OR_SHIFT">I40E_PRT_MNG_MDEF_BROADCAST_OR_SHIFT</dfn>              25</u></td></tr>
<tr><th id="1503">1503</th><td><u>#define <dfn class="macro" id="_M/I40E_PRT_MNG_MDEF_BROADCAST_OR_MASK" data-ref="_M/I40E_PRT_MNG_MDEF_BROADCAST_OR_MASK">I40E_PRT_MNG_MDEF_BROADCAST_OR_MASK</dfn>               I40E_MASK(0x1, I40E_PRT_MNG_MDEF_BROADCAST_OR_SHIFT)</u></td></tr>
<tr><th id="1504">1504</th><td><u>#define <dfn class="macro" id="_M/I40E_PRT_MNG_MDEF_MULTICAST_AND_SHIFT" data-ref="_M/I40E_PRT_MNG_MDEF_MULTICAST_AND_SHIFT">I40E_PRT_MNG_MDEF_MULTICAST_AND_SHIFT</dfn>             26</u></td></tr>
<tr><th id="1505">1505</th><td><u>#define <dfn class="macro" id="_M/I40E_PRT_MNG_MDEF_MULTICAST_AND_MASK" data-ref="_M/I40E_PRT_MNG_MDEF_MULTICAST_AND_MASK">I40E_PRT_MNG_MDEF_MULTICAST_AND_MASK</dfn>              I40E_MASK(0x1, I40E_PRT_MNG_MDEF_MULTICAST_AND_SHIFT)</u></td></tr>
<tr><th id="1506">1506</th><td><u>#define <dfn class="macro" id="_M/I40E_PRT_MNG_MDEF_ARP_REQUEST_OR_SHIFT" data-ref="_M/I40E_PRT_MNG_MDEF_ARP_REQUEST_OR_SHIFT">I40E_PRT_MNG_MDEF_ARP_REQUEST_OR_SHIFT</dfn>            27</u></td></tr>
<tr><th id="1507">1507</th><td><u>#define <dfn class="macro" id="_M/I40E_PRT_MNG_MDEF_ARP_REQUEST_OR_MASK" data-ref="_M/I40E_PRT_MNG_MDEF_ARP_REQUEST_OR_MASK">I40E_PRT_MNG_MDEF_ARP_REQUEST_OR_MASK</dfn>             I40E_MASK(0x1, I40E_PRT_MNG_MDEF_ARP_REQUEST_OR_SHIFT)</u></td></tr>
<tr><th id="1508">1508</th><td><u>#define <dfn class="macro" id="_M/I40E_PRT_MNG_MDEF_ARP_RESPONSE_OR_SHIFT" data-ref="_M/I40E_PRT_MNG_MDEF_ARP_RESPONSE_OR_SHIFT">I40E_PRT_MNG_MDEF_ARP_RESPONSE_OR_SHIFT</dfn>           28</u></td></tr>
<tr><th id="1509">1509</th><td><u>#define <dfn class="macro" id="_M/I40E_PRT_MNG_MDEF_ARP_RESPONSE_OR_MASK" data-ref="_M/I40E_PRT_MNG_MDEF_ARP_RESPONSE_OR_MASK">I40E_PRT_MNG_MDEF_ARP_RESPONSE_OR_MASK</dfn>            I40E_MASK(0x1, I40E_PRT_MNG_MDEF_ARP_RESPONSE_OR_SHIFT)</u></td></tr>
<tr><th id="1510">1510</th><td><u>#define <dfn class="macro" id="_M/I40E_PRT_MNG_MDEF_NEIGHBOR_DISCOVERY_134_OR_SHIFT" data-ref="_M/I40E_PRT_MNG_MDEF_NEIGHBOR_DISCOVERY_134_OR_SHIFT">I40E_PRT_MNG_MDEF_NEIGHBOR_DISCOVERY_134_OR_SHIFT</dfn> 29</u></td></tr>
<tr><th id="1511">1511</th><td><u>#define <dfn class="macro" id="_M/I40E_PRT_MNG_MDEF_NEIGHBOR_DISCOVERY_134_OR_MASK" data-ref="_M/I40E_PRT_MNG_MDEF_NEIGHBOR_DISCOVERY_134_OR_MASK">I40E_PRT_MNG_MDEF_NEIGHBOR_DISCOVERY_134_OR_MASK</dfn>  I40E_MASK(0x1, I40E_PRT_MNG_MDEF_NEIGHBOR_DISCOVERY_134_OR_SHIFT)</u></td></tr>
<tr><th id="1512">1512</th><td><u>#define <dfn class="macro" id="_M/I40E_PRT_MNG_MDEF_PORT_0X298_OR_SHIFT" data-ref="_M/I40E_PRT_MNG_MDEF_PORT_0X298_OR_SHIFT">I40E_PRT_MNG_MDEF_PORT_0X298_OR_SHIFT</dfn>             30</u></td></tr>
<tr><th id="1513">1513</th><td><u>#define <dfn class="macro" id="_M/I40E_PRT_MNG_MDEF_PORT_0X298_OR_MASK" data-ref="_M/I40E_PRT_MNG_MDEF_PORT_0X298_OR_MASK">I40E_PRT_MNG_MDEF_PORT_0X298_OR_MASK</dfn>              I40E_MASK(0x1, I40E_PRT_MNG_MDEF_PORT_0X298_OR_SHIFT)</u></td></tr>
<tr><th id="1514">1514</th><td><u>#define <dfn class="macro" id="_M/I40E_PRT_MNG_MDEF_PORT_0X26F_OR_SHIFT" data-ref="_M/I40E_PRT_MNG_MDEF_PORT_0X26F_OR_SHIFT">I40E_PRT_MNG_MDEF_PORT_0X26F_OR_SHIFT</dfn>             31</u></td></tr>
<tr><th id="1515">1515</th><td><u>#define <dfn class="macro" id="_M/I40E_PRT_MNG_MDEF_PORT_0X26F_OR_MASK" data-ref="_M/I40E_PRT_MNG_MDEF_PORT_0X26F_OR_MASK">I40E_PRT_MNG_MDEF_PORT_0X26F_OR_MASK</dfn>              I40E_MASK(0x1, I40E_PRT_MNG_MDEF_PORT_0X26F_OR_SHIFT)</u></td></tr>
<tr><th id="1516">1516</th><td><u>#define <dfn class="macro" id="_M/I40E_PRT_MNG_MDEF_EXT" data-ref="_M/I40E_PRT_MNG_MDEF_EXT">I40E_PRT_MNG_MDEF_EXT</dfn>(_i)                             (0x00255F00 + ((_i) * 32)) /* _i=0...7 */ /* Reset: POR */</u></td></tr>
<tr><th id="1517">1517</th><td><u>#define <dfn class="macro" id="_M/I40E_PRT_MNG_MDEF_EXT_MAX_INDEX" data-ref="_M/I40E_PRT_MNG_MDEF_EXT_MAX_INDEX">I40E_PRT_MNG_MDEF_EXT_MAX_INDEX</dfn>                       7</u></td></tr>
<tr><th id="1518">1518</th><td><u>#define <dfn class="macro" id="_M/I40E_PRT_MNG_MDEF_EXT_L2_ETHERTYPE_AND_SHIFT" data-ref="_M/I40E_PRT_MNG_MDEF_EXT_L2_ETHERTYPE_AND_SHIFT">I40E_PRT_MNG_MDEF_EXT_L2_ETHERTYPE_AND_SHIFT</dfn>          0</u></td></tr>
<tr><th id="1519">1519</th><td><u>#define <dfn class="macro" id="_M/I40E_PRT_MNG_MDEF_EXT_L2_ETHERTYPE_AND_MASK" data-ref="_M/I40E_PRT_MNG_MDEF_EXT_L2_ETHERTYPE_AND_MASK">I40E_PRT_MNG_MDEF_EXT_L2_ETHERTYPE_AND_MASK</dfn>           I40E_MASK(0xF, I40E_PRT_MNG_MDEF_EXT_L2_ETHERTYPE_AND_SHIFT)</u></td></tr>
<tr><th id="1520">1520</th><td><u>#define <dfn class="macro" id="_M/I40E_PRT_MNG_MDEF_EXT_L2_ETHERTYPE_OR_SHIFT" data-ref="_M/I40E_PRT_MNG_MDEF_EXT_L2_ETHERTYPE_OR_SHIFT">I40E_PRT_MNG_MDEF_EXT_L2_ETHERTYPE_OR_SHIFT</dfn>           4</u></td></tr>
<tr><th id="1521">1521</th><td><u>#define <dfn class="macro" id="_M/I40E_PRT_MNG_MDEF_EXT_L2_ETHERTYPE_OR_MASK" data-ref="_M/I40E_PRT_MNG_MDEF_EXT_L2_ETHERTYPE_OR_MASK">I40E_PRT_MNG_MDEF_EXT_L2_ETHERTYPE_OR_MASK</dfn>            I40E_MASK(0xF, I40E_PRT_MNG_MDEF_EXT_L2_ETHERTYPE_OR_SHIFT)</u></td></tr>
<tr><th id="1522">1522</th><td><u>#define <dfn class="macro" id="_M/I40E_PRT_MNG_MDEF_EXT_FLEX_PORT_OR_SHIFT" data-ref="_M/I40E_PRT_MNG_MDEF_EXT_FLEX_PORT_OR_SHIFT">I40E_PRT_MNG_MDEF_EXT_FLEX_PORT_OR_SHIFT</dfn>              8</u></td></tr>
<tr><th id="1523">1523</th><td><u>#define <dfn class="macro" id="_M/I40E_PRT_MNG_MDEF_EXT_FLEX_PORT_OR_MASK" data-ref="_M/I40E_PRT_MNG_MDEF_EXT_FLEX_PORT_OR_MASK">I40E_PRT_MNG_MDEF_EXT_FLEX_PORT_OR_MASK</dfn>               I40E_MASK(0xFFFF, I40E_PRT_MNG_MDEF_EXT_FLEX_PORT_OR_SHIFT)</u></td></tr>
<tr><th id="1524">1524</th><td><u>#define <dfn class="macro" id="_M/I40E_PRT_MNG_MDEF_EXT_FLEX_TCO_SHIFT" data-ref="_M/I40E_PRT_MNG_MDEF_EXT_FLEX_TCO_SHIFT">I40E_PRT_MNG_MDEF_EXT_FLEX_TCO_SHIFT</dfn>                  24</u></td></tr>
<tr><th id="1525">1525</th><td><u>#define <dfn class="macro" id="_M/I40E_PRT_MNG_MDEF_EXT_FLEX_TCO_MASK" data-ref="_M/I40E_PRT_MNG_MDEF_EXT_FLEX_TCO_MASK">I40E_PRT_MNG_MDEF_EXT_FLEX_TCO_MASK</dfn>                   I40E_MASK(0x1, I40E_PRT_MNG_MDEF_EXT_FLEX_TCO_SHIFT)</u></td></tr>
<tr><th id="1526">1526</th><td><u>#define <dfn class="macro" id="_M/I40E_PRT_MNG_MDEF_EXT_NEIGHBOR_DISCOVERY_135_OR_SHIFT" data-ref="_M/I40E_PRT_MNG_MDEF_EXT_NEIGHBOR_DISCOVERY_135_OR_SHIFT">I40E_PRT_MNG_MDEF_EXT_NEIGHBOR_DISCOVERY_135_OR_SHIFT</dfn> 25</u></td></tr>
<tr><th id="1527">1527</th><td><u>#define <dfn class="macro" id="_M/I40E_PRT_MNG_MDEF_EXT_NEIGHBOR_DISCOVERY_135_OR_MASK" data-ref="_M/I40E_PRT_MNG_MDEF_EXT_NEIGHBOR_DISCOVERY_135_OR_MASK">I40E_PRT_MNG_MDEF_EXT_NEIGHBOR_DISCOVERY_135_OR_MASK</dfn>  I40E_MASK(0x1, I40E_PRT_MNG_MDEF_EXT_NEIGHBOR_DISCOVERY_135_OR_SHIFT)</u></td></tr>
<tr><th id="1528">1528</th><td><u>#define <dfn class="macro" id="_M/I40E_PRT_MNG_MDEF_EXT_NEIGHBOR_DISCOVERY_136_OR_SHIFT" data-ref="_M/I40E_PRT_MNG_MDEF_EXT_NEIGHBOR_DISCOVERY_136_OR_SHIFT">I40E_PRT_MNG_MDEF_EXT_NEIGHBOR_DISCOVERY_136_OR_SHIFT</dfn> 26</u></td></tr>
<tr><th id="1529">1529</th><td><u>#define <dfn class="macro" id="_M/I40E_PRT_MNG_MDEF_EXT_NEIGHBOR_DISCOVERY_136_OR_MASK" data-ref="_M/I40E_PRT_MNG_MDEF_EXT_NEIGHBOR_DISCOVERY_136_OR_MASK">I40E_PRT_MNG_MDEF_EXT_NEIGHBOR_DISCOVERY_136_OR_MASK</dfn>  I40E_MASK(0x1, I40E_PRT_MNG_MDEF_EXT_NEIGHBOR_DISCOVERY_136_OR_SHIFT)</u></td></tr>
<tr><th id="1530">1530</th><td><u>#define <dfn class="macro" id="_M/I40E_PRT_MNG_MDEF_EXT_NEIGHBOR_DISCOVERY_137_OR_SHIFT" data-ref="_M/I40E_PRT_MNG_MDEF_EXT_NEIGHBOR_DISCOVERY_137_OR_SHIFT">I40E_PRT_MNG_MDEF_EXT_NEIGHBOR_DISCOVERY_137_OR_SHIFT</dfn> 27</u></td></tr>
<tr><th id="1531">1531</th><td><u>#define <dfn class="macro" id="_M/I40E_PRT_MNG_MDEF_EXT_NEIGHBOR_DISCOVERY_137_OR_MASK" data-ref="_M/I40E_PRT_MNG_MDEF_EXT_NEIGHBOR_DISCOVERY_137_OR_MASK">I40E_PRT_MNG_MDEF_EXT_NEIGHBOR_DISCOVERY_137_OR_MASK</dfn>  I40E_MASK(0x1, I40E_PRT_MNG_MDEF_EXT_NEIGHBOR_DISCOVERY_137_OR_SHIFT)</u></td></tr>
<tr><th id="1532">1532</th><td><u>#define <dfn class="macro" id="_M/I40E_PRT_MNG_MDEF_EXT_ICMP_OR_SHIFT" data-ref="_M/I40E_PRT_MNG_MDEF_EXT_ICMP_OR_SHIFT">I40E_PRT_MNG_MDEF_EXT_ICMP_OR_SHIFT</dfn>                   28</u></td></tr>
<tr><th id="1533">1533</th><td><u>#define <dfn class="macro" id="_M/I40E_PRT_MNG_MDEF_EXT_ICMP_OR_MASK" data-ref="_M/I40E_PRT_MNG_MDEF_EXT_ICMP_OR_MASK">I40E_PRT_MNG_MDEF_EXT_ICMP_OR_MASK</dfn>                    I40E_MASK(0x1, I40E_PRT_MNG_MDEF_EXT_ICMP_OR_SHIFT)</u></td></tr>
<tr><th id="1534">1534</th><td><u>#define <dfn class="macro" id="_M/I40E_PRT_MNG_MDEF_EXT_MLD_SHIFT" data-ref="_M/I40E_PRT_MNG_MDEF_EXT_MLD_SHIFT">I40E_PRT_MNG_MDEF_EXT_MLD_SHIFT</dfn>                       29</u></td></tr>
<tr><th id="1535">1535</th><td><u>#define <dfn class="macro" id="_M/I40E_PRT_MNG_MDEF_EXT_MLD_MASK" data-ref="_M/I40E_PRT_MNG_MDEF_EXT_MLD_MASK">I40E_PRT_MNG_MDEF_EXT_MLD_MASK</dfn>                        I40E_MASK(0x1, I40E_PRT_MNG_MDEF_EXT_MLD_SHIFT)</u></td></tr>
<tr><th id="1536">1536</th><td><u>#define <dfn class="macro" id="_M/I40E_PRT_MNG_MDEF_EXT_APPLY_TO_NETWORK_TRAFFIC_SHIFT" data-ref="_M/I40E_PRT_MNG_MDEF_EXT_APPLY_TO_NETWORK_TRAFFIC_SHIFT">I40E_PRT_MNG_MDEF_EXT_APPLY_TO_NETWORK_TRAFFIC_SHIFT</dfn>  30</u></td></tr>
<tr><th id="1537">1537</th><td><u>#define <dfn class="macro" id="_M/I40E_PRT_MNG_MDEF_EXT_APPLY_TO_NETWORK_TRAFFIC_MASK" data-ref="_M/I40E_PRT_MNG_MDEF_EXT_APPLY_TO_NETWORK_TRAFFIC_MASK">I40E_PRT_MNG_MDEF_EXT_APPLY_TO_NETWORK_TRAFFIC_MASK</dfn>   I40E_MASK(0x1, I40E_PRT_MNG_MDEF_EXT_APPLY_TO_NETWORK_TRAFFIC_SHIFT)</u></td></tr>
<tr><th id="1538">1538</th><td><u>#define <dfn class="macro" id="_M/I40E_PRT_MNG_MDEF_EXT_APPLY_TO_HOST_TRAFFIC_SHIFT" data-ref="_M/I40E_PRT_MNG_MDEF_EXT_APPLY_TO_HOST_TRAFFIC_SHIFT">I40E_PRT_MNG_MDEF_EXT_APPLY_TO_HOST_TRAFFIC_SHIFT</dfn>     31</u></td></tr>
<tr><th id="1539">1539</th><td><u>#define <dfn class="macro" id="_M/I40E_PRT_MNG_MDEF_EXT_APPLY_TO_HOST_TRAFFIC_MASK" data-ref="_M/I40E_PRT_MNG_MDEF_EXT_APPLY_TO_HOST_TRAFFIC_MASK">I40E_PRT_MNG_MDEF_EXT_APPLY_TO_HOST_TRAFFIC_MASK</dfn>      I40E_MASK(0x1, I40E_PRT_MNG_MDEF_EXT_APPLY_TO_HOST_TRAFFIC_SHIFT)</u></td></tr>
<tr><th id="1540">1540</th><td><u>#define <dfn class="macro" id="_M/I40E_PRT_MNG_MDEFVSI" data-ref="_M/I40E_PRT_MNG_MDEFVSI">I40E_PRT_MNG_MDEFVSI</dfn>(_i)                (0x00256580 + ((_i) * 32)) /* _i=0...3 */ /* Reset: POR */</u></td></tr>
<tr><th id="1541">1541</th><td><u>#define <dfn class="macro" id="_M/I40E_PRT_MNG_MDEFVSI_MAX_INDEX" data-ref="_M/I40E_PRT_MNG_MDEFVSI_MAX_INDEX">I40E_PRT_MNG_MDEFVSI_MAX_INDEX</dfn>          3</u></td></tr>
<tr><th id="1542">1542</th><td><u>#define <dfn class="macro" id="_M/I40E_PRT_MNG_MDEFVSI_MDEFVSI_2N_SHIFT" data-ref="_M/I40E_PRT_MNG_MDEFVSI_MDEFVSI_2N_SHIFT">I40E_PRT_MNG_MDEFVSI_MDEFVSI_2N_SHIFT</dfn>   0</u></td></tr>
<tr><th id="1543">1543</th><td><u>#define <dfn class="macro" id="_M/I40E_PRT_MNG_MDEFVSI_MDEFVSI_2N_MASK" data-ref="_M/I40E_PRT_MNG_MDEFVSI_MDEFVSI_2N_MASK">I40E_PRT_MNG_MDEFVSI_MDEFVSI_2N_MASK</dfn>    I40E_MASK(0xFFFF, I40E_PRT_MNG_MDEFVSI_MDEFVSI_2N_SHIFT)</u></td></tr>
<tr><th id="1544">1544</th><td><u>#define <dfn class="macro" id="_M/I40E_PRT_MNG_MDEFVSI_MDEFVSI_2NP1_SHIFT" data-ref="_M/I40E_PRT_MNG_MDEFVSI_MDEFVSI_2NP1_SHIFT">I40E_PRT_MNG_MDEFVSI_MDEFVSI_2NP1_SHIFT</dfn> 16</u></td></tr>
<tr><th id="1545">1545</th><td><u>#define <dfn class="macro" id="_M/I40E_PRT_MNG_MDEFVSI_MDEFVSI_2NP1_MASK" data-ref="_M/I40E_PRT_MNG_MDEFVSI_MDEFVSI_2NP1_MASK">I40E_PRT_MNG_MDEFVSI_MDEFVSI_2NP1_MASK</dfn>  I40E_MASK(0xFFFF, I40E_PRT_MNG_MDEFVSI_MDEFVSI_2NP1_SHIFT)</u></td></tr>
<tr><th id="1546">1546</th><td><u>#define <dfn class="macro" id="_M/I40E_PRT_MNG_METF" data-ref="_M/I40E_PRT_MNG_METF">I40E_PRT_MNG_METF</dfn>(_i)            (0x00256780 + ((_i) * 32)) /* _i=0...3 */ /* Reset: POR */</u></td></tr>
<tr><th id="1547">1547</th><td><u>#define <dfn class="macro" id="_M/I40E_PRT_MNG_METF_MAX_INDEX" data-ref="_M/I40E_PRT_MNG_METF_MAX_INDEX">I40E_PRT_MNG_METF_MAX_INDEX</dfn>      3</u></td></tr>
<tr><th id="1548">1548</th><td><u>#define <dfn class="macro" id="_M/I40E_PRT_MNG_METF_ETYPE_SHIFT" data-ref="_M/I40E_PRT_MNG_METF_ETYPE_SHIFT">I40E_PRT_MNG_METF_ETYPE_SHIFT</dfn>    0</u></td></tr>
<tr><th id="1549">1549</th><td><u>#define <dfn class="macro" id="_M/I40E_PRT_MNG_METF_ETYPE_MASK" data-ref="_M/I40E_PRT_MNG_METF_ETYPE_MASK">I40E_PRT_MNG_METF_ETYPE_MASK</dfn>     I40E_MASK(0xFFFF, I40E_PRT_MNG_METF_ETYPE_SHIFT)</u></td></tr>
<tr><th id="1550">1550</th><td><u>#define <dfn class="macro" id="_M/I40E_PRT_MNG_METF_POLARITY_SHIFT" data-ref="_M/I40E_PRT_MNG_METF_POLARITY_SHIFT">I40E_PRT_MNG_METF_POLARITY_SHIFT</dfn> 30</u></td></tr>
<tr><th id="1551">1551</th><td><u>#define <dfn class="macro" id="_M/I40E_PRT_MNG_METF_POLARITY_MASK" data-ref="_M/I40E_PRT_MNG_METF_POLARITY_MASK">I40E_PRT_MNG_METF_POLARITY_MASK</dfn>  I40E_MASK(0x1, I40E_PRT_MNG_METF_POLARITY_SHIFT)</u></td></tr>
<tr><th id="1552">1552</th><td><u>#define <dfn class="macro" id="_M/I40E_PRT_MNG_MFUTP" data-ref="_M/I40E_PRT_MNG_MFUTP">I40E_PRT_MNG_MFUTP</dfn>(_i)                      (0x00254E00 + ((_i) * 32)) /* _i=0...15 */ /* Reset: POR */</u></td></tr>
<tr><th id="1553">1553</th><td><u>#define <dfn class="macro" id="_M/I40E_PRT_MNG_MFUTP_MAX_INDEX" data-ref="_M/I40E_PRT_MNG_MFUTP_MAX_INDEX">I40E_PRT_MNG_MFUTP_MAX_INDEX</dfn>                15</u></td></tr>
<tr><th id="1554">1554</th><td><u>#define <dfn class="macro" id="_M/I40E_PRT_MNG_MFUTP_MFUTP_N_SHIFT" data-ref="_M/I40E_PRT_MNG_MFUTP_MFUTP_N_SHIFT">I40E_PRT_MNG_MFUTP_MFUTP_N_SHIFT</dfn>            0</u></td></tr>
<tr><th id="1555">1555</th><td><u>#define <dfn class="macro" id="_M/I40E_PRT_MNG_MFUTP_MFUTP_N_MASK" data-ref="_M/I40E_PRT_MNG_MFUTP_MFUTP_N_MASK">I40E_PRT_MNG_MFUTP_MFUTP_N_MASK</dfn>             I40E_MASK(0xFFFF, I40E_PRT_MNG_MFUTP_MFUTP_N_SHIFT)</u></td></tr>
<tr><th id="1556">1556</th><td><u>#define <dfn class="macro" id="_M/I40E_PRT_MNG_MFUTP_UDP_SHIFT" data-ref="_M/I40E_PRT_MNG_MFUTP_UDP_SHIFT">I40E_PRT_MNG_MFUTP_UDP_SHIFT</dfn>                16</u></td></tr>
<tr><th id="1557">1557</th><td><u>#define <dfn class="macro" id="_M/I40E_PRT_MNG_MFUTP_UDP_MASK" data-ref="_M/I40E_PRT_MNG_MFUTP_UDP_MASK">I40E_PRT_MNG_MFUTP_UDP_MASK</dfn>                 I40E_MASK(0x1, I40E_PRT_MNG_MFUTP_UDP_SHIFT)</u></td></tr>
<tr><th id="1558">1558</th><td><u>#define <dfn class="macro" id="_M/I40E_PRT_MNG_MFUTP_TCP_SHIFT" data-ref="_M/I40E_PRT_MNG_MFUTP_TCP_SHIFT">I40E_PRT_MNG_MFUTP_TCP_SHIFT</dfn>                17</u></td></tr>
<tr><th id="1559">1559</th><td><u>#define <dfn class="macro" id="_M/I40E_PRT_MNG_MFUTP_TCP_MASK" data-ref="_M/I40E_PRT_MNG_MFUTP_TCP_MASK">I40E_PRT_MNG_MFUTP_TCP_MASK</dfn>                 I40E_MASK(0x1, I40E_PRT_MNG_MFUTP_TCP_SHIFT)</u></td></tr>
<tr><th id="1560">1560</th><td><u>#define <dfn class="macro" id="_M/I40E_PRT_MNG_MFUTP_SOURCE_DESTINATION_SHIFT" data-ref="_M/I40E_PRT_MNG_MFUTP_SOURCE_DESTINATION_SHIFT">I40E_PRT_MNG_MFUTP_SOURCE_DESTINATION_SHIFT</dfn> 18</u></td></tr>
<tr><th id="1561">1561</th><td><u>#define <dfn class="macro" id="_M/I40E_PRT_MNG_MFUTP_SOURCE_DESTINATION_MASK" data-ref="_M/I40E_PRT_MNG_MFUTP_SOURCE_DESTINATION_MASK">I40E_PRT_MNG_MFUTP_SOURCE_DESTINATION_MASK</dfn>  I40E_MASK(0x1, I40E_PRT_MNG_MFUTP_SOURCE_DESTINATION_SHIFT)</u></td></tr>
<tr><th id="1562">1562</th><td><u>#define <dfn class="macro" id="_M/I40E_PRT_MNG_MIPAF4" data-ref="_M/I40E_PRT_MNG_MIPAF4">I40E_PRT_MNG_MIPAF4</dfn>(_i)         (0x00256280 + ((_i) * 32)) /* _i=0...3 */ /* Reset: POR */</u></td></tr>
<tr><th id="1563">1563</th><td><u>#define <dfn class="macro" id="_M/I40E_PRT_MNG_MIPAF4_MAX_INDEX" data-ref="_M/I40E_PRT_MNG_MIPAF4_MAX_INDEX">I40E_PRT_MNG_MIPAF4_MAX_INDEX</dfn>   3</u></td></tr>
<tr><th id="1564">1564</th><td><u>#define <dfn class="macro" id="_M/I40E_PRT_MNG_MIPAF4_MIPAF_SHIFT" data-ref="_M/I40E_PRT_MNG_MIPAF4_MIPAF_SHIFT">I40E_PRT_MNG_MIPAF4_MIPAF_SHIFT</dfn> 0</u></td></tr>
<tr><th id="1565">1565</th><td><u>#define <dfn class="macro" id="_M/I40E_PRT_MNG_MIPAF4_MIPAF_MASK" data-ref="_M/I40E_PRT_MNG_MIPAF4_MIPAF_MASK">I40E_PRT_MNG_MIPAF4_MIPAF_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_PRT_MNG_MIPAF4_MIPAF_SHIFT)</u></td></tr>
<tr><th id="1566">1566</th><td><u>#define <dfn class="macro" id="_M/I40E_PRT_MNG_MIPAF6" data-ref="_M/I40E_PRT_MNG_MIPAF6">I40E_PRT_MNG_MIPAF6</dfn>(_i)         (0x00254200 + ((_i) * 32)) /* _i=0...15 */ /* Reset: POR */</u></td></tr>
<tr><th id="1567">1567</th><td><u>#define <dfn class="macro" id="_M/I40E_PRT_MNG_MIPAF6_MAX_INDEX" data-ref="_M/I40E_PRT_MNG_MIPAF6_MAX_INDEX">I40E_PRT_MNG_MIPAF6_MAX_INDEX</dfn>   15</u></td></tr>
<tr><th id="1568">1568</th><td><u>#define <dfn class="macro" id="_M/I40E_PRT_MNG_MIPAF6_MIPAF_SHIFT" data-ref="_M/I40E_PRT_MNG_MIPAF6_MIPAF_SHIFT">I40E_PRT_MNG_MIPAF6_MIPAF_SHIFT</dfn> 0</u></td></tr>
<tr><th id="1569">1569</th><td><u>#define <dfn class="macro" id="_M/I40E_PRT_MNG_MIPAF6_MIPAF_MASK" data-ref="_M/I40E_PRT_MNG_MIPAF6_MIPAF_MASK">I40E_PRT_MNG_MIPAF6_MIPAF_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_PRT_MNG_MIPAF6_MIPAF_SHIFT)</u></td></tr>
<tr><th id="1570">1570</th><td><u>#define <dfn class="macro" id="_M/I40E_PRT_MNG_MMAH" data-ref="_M/I40E_PRT_MNG_MMAH">I40E_PRT_MNG_MMAH</dfn>(_i)        (0x00256380 + ((_i) * 32)) /* _i=0...3 */ /* Reset: POR */</u></td></tr>
<tr><th id="1571">1571</th><td><u>#define <dfn class="macro" id="_M/I40E_PRT_MNG_MMAH_MAX_INDEX" data-ref="_M/I40E_PRT_MNG_MMAH_MAX_INDEX">I40E_PRT_MNG_MMAH_MAX_INDEX</dfn>  3</u></td></tr>
<tr><th id="1572">1572</th><td><u>#define <dfn class="macro" id="_M/I40E_PRT_MNG_MMAH_MMAH_SHIFT" data-ref="_M/I40E_PRT_MNG_MMAH_MMAH_SHIFT">I40E_PRT_MNG_MMAH_MMAH_SHIFT</dfn> 0</u></td></tr>
<tr><th id="1573">1573</th><td><u>#define <dfn class="macro" id="_M/I40E_PRT_MNG_MMAH_MMAH_MASK" data-ref="_M/I40E_PRT_MNG_MMAH_MMAH_MASK">I40E_PRT_MNG_MMAH_MMAH_MASK</dfn>  I40E_MASK(0xFFFF, I40E_PRT_MNG_MMAH_MMAH_SHIFT)</u></td></tr>
<tr><th id="1574">1574</th><td><u>#define <dfn class="macro" id="_M/I40E_PRT_MNG_MMAL" data-ref="_M/I40E_PRT_MNG_MMAL">I40E_PRT_MNG_MMAL</dfn>(_i)        (0x00256480 + ((_i) * 32)) /* _i=0...3 */ /* Reset: POR */</u></td></tr>
<tr><th id="1575">1575</th><td><u>#define <dfn class="macro" id="_M/I40E_PRT_MNG_MMAL_MAX_INDEX" data-ref="_M/I40E_PRT_MNG_MMAL_MAX_INDEX">I40E_PRT_MNG_MMAL_MAX_INDEX</dfn>  3</u></td></tr>
<tr><th id="1576">1576</th><td><u>#define <dfn class="macro" id="_M/I40E_PRT_MNG_MMAL_MMAL_SHIFT" data-ref="_M/I40E_PRT_MNG_MMAL_MMAL_SHIFT">I40E_PRT_MNG_MMAL_MMAL_SHIFT</dfn> 0</u></td></tr>
<tr><th id="1577">1577</th><td><u>#define <dfn class="macro" id="_M/I40E_PRT_MNG_MMAL_MMAL_MASK" data-ref="_M/I40E_PRT_MNG_MMAL_MMAL_MASK">I40E_PRT_MNG_MMAL_MMAL_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_PRT_MNG_MMAL_MMAL_SHIFT)</u></td></tr>
<tr><th id="1578">1578</th><td><u>#define <dfn class="macro" id="_M/I40E_PRT_MNG_MNGONLY" data-ref="_M/I40E_PRT_MNG_MNGONLY">I40E_PRT_MNG_MNGONLY</dfn>                                  0x00256A60 /* Reset: POR */</u></td></tr>
<tr><th id="1579">1579</th><td><u>#define <dfn class="macro" id="_M/I40E_PRT_MNG_MNGONLY_EXCLUSIVE_TO_MANAGEABILITY_SHIFT" data-ref="_M/I40E_PRT_MNG_MNGONLY_EXCLUSIVE_TO_MANAGEABILITY_SHIFT">I40E_PRT_MNG_MNGONLY_EXCLUSIVE_TO_MANAGEABILITY_SHIFT</dfn> 0</u></td></tr>
<tr><th id="1580">1580</th><td><u>#define <dfn class="macro" id="_M/I40E_PRT_MNG_MNGONLY_EXCLUSIVE_TO_MANAGEABILITY_MASK" data-ref="_M/I40E_PRT_MNG_MNGONLY_EXCLUSIVE_TO_MANAGEABILITY_MASK">I40E_PRT_MNG_MNGONLY_EXCLUSIVE_TO_MANAGEABILITY_MASK</dfn>  I40E_MASK(0xFF, I40E_PRT_MNG_MNGONLY_EXCLUSIVE_TO_MANAGEABILITY_SHIFT)</u></td></tr>
<tr><th id="1581">1581</th><td><u>#define <dfn class="macro" id="_M/I40E_PRT_MNG_MSFM" data-ref="_M/I40E_PRT_MNG_MSFM">I40E_PRT_MNG_MSFM</dfn>                    0x00256AA0 /* Reset: POR */</u></td></tr>
<tr><th id="1582">1582</th><td><u>#define <dfn class="macro" id="_M/I40E_PRT_MNG_MSFM_PORT_26F_UDP_SHIFT" data-ref="_M/I40E_PRT_MNG_MSFM_PORT_26F_UDP_SHIFT">I40E_PRT_MNG_MSFM_PORT_26F_UDP_SHIFT</dfn> 0</u></td></tr>
<tr><th id="1583">1583</th><td><u>#define <dfn class="macro" id="_M/I40E_PRT_MNG_MSFM_PORT_26F_UDP_MASK" data-ref="_M/I40E_PRT_MNG_MSFM_PORT_26F_UDP_MASK">I40E_PRT_MNG_MSFM_PORT_26F_UDP_MASK</dfn>  I40E_MASK(0x1, I40E_PRT_MNG_MSFM_PORT_26F_UDP_SHIFT)</u></td></tr>
<tr><th id="1584">1584</th><td><u>#define <dfn class="macro" id="_M/I40E_PRT_MNG_MSFM_PORT_26F_TCP_SHIFT" data-ref="_M/I40E_PRT_MNG_MSFM_PORT_26F_TCP_SHIFT">I40E_PRT_MNG_MSFM_PORT_26F_TCP_SHIFT</dfn> 1</u></td></tr>
<tr><th id="1585">1585</th><td><u>#define <dfn class="macro" id="_M/I40E_PRT_MNG_MSFM_PORT_26F_TCP_MASK" data-ref="_M/I40E_PRT_MNG_MSFM_PORT_26F_TCP_MASK">I40E_PRT_MNG_MSFM_PORT_26F_TCP_MASK</dfn>  I40E_MASK(0x1, I40E_PRT_MNG_MSFM_PORT_26F_TCP_SHIFT)</u></td></tr>
<tr><th id="1586">1586</th><td><u>#define <dfn class="macro" id="_M/I40E_PRT_MNG_MSFM_PORT_298_UDP_SHIFT" data-ref="_M/I40E_PRT_MNG_MSFM_PORT_298_UDP_SHIFT">I40E_PRT_MNG_MSFM_PORT_298_UDP_SHIFT</dfn> 2</u></td></tr>
<tr><th id="1587">1587</th><td><u>#define <dfn class="macro" id="_M/I40E_PRT_MNG_MSFM_PORT_298_UDP_MASK" data-ref="_M/I40E_PRT_MNG_MSFM_PORT_298_UDP_MASK">I40E_PRT_MNG_MSFM_PORT_298_UDP_MASK</dfn>  I40E_MASK(0x1, I40E_PRT_MNG_MSFM_PORT_298_UDP_SHIFT)</u></td></tr>
<tr><th id="1588">1588</th><td><u>#define <dfn class="macro" id="_M/I40E_PRT_MNG_MSFM_PORT_298_TCP_SHIFT" data-ref="_M/I40E_PRT_MNG_MSFM_PORT_298_TCP_SHIFT">I40E_PRT_MNG_MSFM_PORT_298_TCP_SHIFT</dfn> 3</u></td></tr>
<tr><th id="1589">1589</th><td><u>#define <dfn class="macro" id="_M/I40E_PRT_MNG_MSFM_PORT_298_TCP_MASK" data-ref="_M/I40E_PRT_MNG_MSFM_PORT_298_TCP_MASK">I40E_PRT_MNG_MSFM_PORT_298_TCP_MASK</dfn>  I40E_MASK(0x1, I40E_PRT_MNG_MSFM_PORT_298_TCP_SHIFT)</u></td></tr>
<tr><th id="1590">1590</th><td><u>#define <dfn class="macro" id="_M/I40E_PRT_MNG_MSFM_IPV6_0_MASK_SHIFT" data-ref="_M/I40E_PRT_MNG_MSFM_IPV6_0_MASK_SHIFT">I40E_PRT_MNG_MSFM_IPV6_0_MASK_SHIFT</dfn>  4</u></td></tr>
<tr><th id="1591">1591</th><td><u>#define <dfn class="macro" id="_M/I40E_PRT_MNG_MSFM_IPV6_0_MASK_MASK" data-ref="_M/I40E_PRT_MNG_MSFM_IPV6_0_MASK_MASK">I40E_PRT_MNG_MSFM_IPV6_0_MASK_MASK</dfn>   I40E_MASK(0x1, I40E_PRT_MNG_MSFM_IPV6_0_MASK_SHIFT)</u></td></tr>
<tr><th id="1592">1592</th><td><u>#define <dfn class="macro" id="_M/I40E_PRT_MNG_MSFM_IPV6_1_MASK_SHIFT" data-ref="_M/I40E_PRT_MNG_MSFM_IPV6_1_MASK_SHIFT">I40E_PRT_MNG_MSFM_IPV6_1_MASK_SHIFT</dfn>  5</u></td></tr>
<tr><th id="1593">1593</th><td><u>#define <dfn class="macro" id="_M/I40E_PRT_MNG_MSFM_IPV6_1_MASK_MASK" data-ref="_M/I40E_PRT_MNG_MSFM_IPV6_1_MASK_MASK">I40E_PRT_MNG_MSFM_IPV6_1_MASK_MASK</dfn>   I40E_MASK(0x1, I40E_PRT_MNG_MSFM_IPV6_1_MASK_SHIFT)</u></td></tr>
<tr><th id="1594">1594</th><td><u>#define <dfn class="macro" id="_M/I40E_PRT_MNG_MSFM_IPV6_2_MASK_SHIFT" data-ref="_M/I40E_PRT_MNG_MSFM_IPV6_2_MASK_SHIFT">I40E_PRT_MNG_MSFM_IPV6_2_MASK_SHIFT</dfn>  6</u></td></tr>
<tr><th id="1595">1595</th><td><u>#define <dfn class="macro" id="_M/I40E_PRT_MNG_MSFM_IPV6_2_MASK_MASK" data-ref="_M/I40E_PRT_MNG_MSFM_IPV6_2_MASK_MASK">I40E_PRT_MNG_MSFM_IPV6_2_MASK_MASK</dfn>   I40E_MASK(0x1, I40E_PRT_MNG_MSFM_IPV6_2_MASK_SHIFT)</u></td></tr>
<tr><th id="1596">1596</th><td><u>#define <dfn class="macro" id="_M/I40E_PRT_MNG_MSFM_IPV6_3_MASK_SHIFT" data-ref="_M/I40E_PRT_MNG_MSFM_IPV6_3_MASK_SHIFT">I40E_PRT_MNG_MSFM_IPV6_3_MASK_SHIFT</dfn>  7</u></td></tr>
<tr><th id="1597">1597</th><td><u>#define <dfn class="macro" id="_M/I40E_PRT_MNG_MSFM_IPV6_3_MASK_MASK" data-ref="_M/I40E_PRT_MNG_MSFM_IPV6_3_MASK_MASK">I40E_PRT_MNG_MSFM_IPV6_3_MASK_MASK</dfn>   I40E_MASK(0x1, I40E_PRT_MNG_MSFM_IPV6_3_MASK_SHIFT)</u></td></tr>
<tr><th id="1598">1598</th><td><u>#define <dfn class="macro" id="_M/I40E_MSIX_PBA" data-ref="_M/I40E_MSIX_PBA">I40E_MSIX_PBA</dfn>(_i)          (0x00001000 + ((_i) * 4)) /* _i=0...5 */ /* Reset: FLR */</u></td></tr>
<tr><th id="1599">1599</th><td><u>#define <dfn class="macro" id="_M/I40E_MSIX_PBA_MAX_INDEX" data-ref="_M/I40E_MSIX_PBA_MAX_INDEX">I40E_MSIX_PBA_MAX_INDEX</dfn>    5</u></td></tr>
<tr><th id="1600">1600</th><td><u>#define <dfn class="macro" id="_M/I40E_MSIX_PBA_PENBIT_SHIFT" data-ref="_M/I40E_MSIX_PBA_PENBIT_SHIFT">I40E_MSIX_PBA_PENBIT_SHIFT</dfn> 0</u></td></tr>
<tr><th id="1601">1601</th><td><u>#define <dfn class="macro" id="_M/I40E_MSIX_PBA_PENBIT_MASK" data-ref="_M/I40E_MSIX_PBA_PENBIT_MASK">I40E_MSIX_PBA_PENBIT_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_MSIX_PBA_PENBIT_SHIFT)</u></td></tr>
<tr><th id="1602">1602</th><td><u>#define <dfn class="macro" id="_M/I40E_MSIX_TADD" data-ref="_M/I40E_MSIX_TADD">I40E_MSIX_TADD</dfn>(_i)              (0x00000000 + ((_i) * 16)) /* _i=0...128 */ /* Reset: FLR */</u></td></tr>
<tr><th id="1603">1603</th><td><u>#define <dfn class="macro" id="_M/I40E_MSIX_TADD_MAX_INDEX" data-ref="_M/I40E_MSIX_TADD_MAX_INDEX">I40E_MSIX_TADD_MAX_INDEX</dfn>        128</u></td></tr>
<tr><th id="1604">1604</th><td><u>#define <dfn class="macro" id="_M/I40E_MSIX_TADD_MSIXTADD10_SHIFT" data-ref="_M/I40E_MSIX_TADD_MSIXTADD10_SHIFT">I40E_MSIX_TADD_MSIXTADD10_SHIFT</dfn> 0</u></td></tr>
<tr><th id="1605">1605</th><td><u>#define <dfn class="macro" id="_M/I40E_MSIX_TADD_MSIXTADD10_MASK" data-ref="_M/I40E_MSIX_TADD_MSIXTADD10_MASK">I40E_MSIX_TADD_MSIXTADD10_MASK</dfn>  I40E_MASK(0x3, I40E_MSIX_TADD_MSIXTADD10_SHIFT)</u></td></tr>
<tr><th id="1606">1606</th><td><u>#define <dfn class="macro" id="_M/I40E_MSIX_TADD_MSIXTADD_SHIFT" data-ref="_M/I40E_MSIX_TADD_MSIXTADD_SHIFT">I40E_MSIX_TADD_MSIXTADD_SHIFT</dfn>   2</u></td></tr>
<tr><th id="1607">1607</th><td><u>#define <dfn class="macro" id="_M/I40E_MSIX_TADD_MSIXTADD_MASK" data-ref="_M/I40E_MSIX_TADD_MSIXTADD_MASK">I40E_MSIX_TADD_MSIXTADD_MASK</dfn>    I40E_MASK(0x3FFFFFFF, I40E_MSIX_TADD_MSIXTADD_SHIFT)</u></td></tr>
<tr><th id="1608">1608</th><td><u>#define <dfn class="macro" id="_M/I40E_MSIX_TMSG" data-ref="_M/I40E_MSIX_TMSG">I40E_MSIX_TMSG</dfn>(_i)            (0x00000008 + ((_i) * 16)) /* _i=0...128 */ /* Reset: FLR */</u></td></tr>
<tr><th id="1609">1609</th><td><u>#define <dfn class="macro" id="_M/I40E_MSIX_TMSG_MAX_INDEX" data-ref="_M/I40E_MSIX_TMSG_MAX_INDEX">I40E_MSIX_TMSG_MAX_INDEX</dfn>      128</u></td></tr>
<tr><th id="1610">1610</th><td><u>#define <dfn class="macro" id="_M/I40E_MSIX_TMSG_MSIXTMSG_SHIFT" data-ref="_M/I40E_MSIX_TMSG_MSIXTMSG_SHIFT">I40E_MSIX_TMSG_MSIXTMSG_SHIFT</dfn> 0</u></td></tr>
<tr><th id="1611">1611</th><td><u>#define <dfn class="macro" id="_M/I40E_MSIX_TMSG_MSIXTMSG_MASK" data-ref="_M/I40E_MSIX_TMSG_MSIXTMSG_MASK">I40E_MSIX_TMSG_MSIXTMSG_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_MSIX_TMSG_MSIXTMSG_SHIFT)</u></td></tr>
<tr><th id="1612">1612</th><td><u>#define <dfn class="macro" id="_M/I40E_MSIX_TUADD" data-ref="_M/I40E_MSIX_TUADD">I40E_MSIX_TUADD</dfn>(_i)             (0x00000004 + ((_i) * 16)) /* _i=0...128 */ /* Reset: FLR */</u></td></tr>
<tr><th id="1613">1613</th><td><u>#define <dfn class="macro" id="_M/I40E_MSIX_TUADD_MAX_INDEX" data-ref="_M/I40E_MSIX_TUADD_MAX_INDEX">I40E_MSIX_TUADD_MAX_INDEX</dfn>       128</u></td></tr>
<tr><th id="1614">1614</th><td><u>#define <dfn class="macro" id="_M/I40E_MSIX_TUADD_MSIXTUADD_SHIFT" data-ref="_M/I40E_MSIX_TUADD_MSIXTUADD_SHIFT">I40E_MSIX_TUADD_MSIXTUADD_SHIFT</dfn> 0</u></td></tr>
<tr><th id="1615">1615</th><td><u>#define <dfn class="macro" id="_M/I40E_MSIX_TUADD_MSIXTUADD_MASK" data-ref="_M/I40E_MSIX_TUADD_MSIXTUADD_MASK">I40E_MSIX_TUADD_MSIXTUADD_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_MSIX_TUADD_MSIXTUADD_SHIFT)</u></td></tr>
<tr><th id="1616">1616</th><td><u>#define <dfn class="macro" id="_M/I40E_MSIX_TVCTRL" data-ref="_M/I40E_MSIX_TVCTRL">I40E_MSIX_TVCTRL</dfn>(_i)        (0x0000000C + ((_i) * 16)) /* _i=0...128 */ /* Reset: FLR */</u></td></tr>
<tr><th id="1617">1617</th><td><u>#define <dfn class="macro" id="_M/I40E_MSIX_TVCTRL_MAX_INDEX" data-ref="_M/I40E_MSIX_TVCTRL_MAX_INDEX">I40E_MSIX_TVCTRL_MAX_INDEX</dfn>  128</u></td></tr>
<tr><th id="1618">1618</th><td><u>#define <dfn class="macro" id="_M/I40E_MSIX_TVCTRL_MASK_SHIFT" data-ref="_M/I40E_MSIX_TVCTRL_MASK_SHIFT">I40E_MSIX_TVCTRL_MASK_SHIFT</dfn> 0</u></td></tr>
<tr><th id="1619">1619</th><td><u>#define <dfn class="macro" id="_M/I40E_MSIX_TVCTRL_MASK_MASK" data-ref="_M/I40E_MSIX_TVCTRL_MASK_MASK">I40E_MSIX_TVCTRL_MASK_MASK</dfn>  I40E_MASK(0x1, I40E_MSIX_TVCTRL_MASK_SHIFT)</u></td></tr>
<tr><th id="1620">1620</th><td><u>#<span data-ppcond="38">endif</span> /* PF_DRIVER */</u></td></tr>
<tr><th id="1621">1621</th><td><u>#define <dfn class="macro" id="_M/I40E_VFMSIX_PBA1" data-ref="_M/I40E_VFMSIX_PBA1">I40E_VFMSIX_PBA1</dfn>(_i)          (0x00002000 + ((_i) * 4)) /* _i=0...19 */ /* Reset: VFLR */</u></td></tr>
<tr><th id="1622">1622</th><td><u>#define <dfn class="macro" id="_M/I40E_VFMSIX_PBA1_MAX_INDEX" data-ref="_M/I40E_VFMSIX_PBA1_MAX_INDEX">I40E_VFMSIX_PBA1_MAX_INDEX</dfn>    19</u></td></tr>
<tr><th id="1623">1623</th><td><u>#define <dfn class="macro" id="_M/I40E_VFMSIX_PBA1_PENBIT_SHIFT" data-ref="_M/I40E_VFMSIX_PBA1_PENBIT_SHIFT">I40E_VFMSIX_PBA1_PENBIT_SHIFT</dfn> 0</u></td></tr>
<tr><th id="1624">1624</th><td><u>#define <dfn class="macro" id="_M/I40E_VFMSIX_PBA1_PENBIT_MASK" data-ref="_M/I40E_VFMSIX_PBA1_PENBIT_MASK">I40E_VFMSIX_PBA1_PENBIT_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_VFMSIX_PBA1_PENBIT_SHIFT)</u></td></tr>
<tr><th id="1625">1625</th><td><u>#define <dfn class="macro" id="_M/I40E_VFMSIX_TADD1" data-ref="_M/I40E_VFMSIX_TADD1">I40E_VFMSIX_TADD1</dfn>(_i)              (0x00002100 + ((_i) * 16)) /* _i=0...639 */ /* Reset: VFLR */</u></td></tr>
<tr><th id="1626">1626</th><td><u>#define <dfn class="macro" id="_M/I40E_VFMSIX_TADD1_MAX_INDEX" data-ref="_M/I40E_VFMSIX_TADD1_MAX_INDEX">I40E_VFMSIX_TADD1_MAX_INDEX</dfn>        639</u></td></tr>
<tr><th id="1627">1627</th><td><u>#define <dfn class="macro" id="_M/I40E_VFMSIX_TADD1_MSIXTADD10_SHIFT" data-ref="_M/I40E_VFMSIX_TADD1_MSIXTADD10_SHIFT">I40E_VFMSIX_TADD1_MSIXTADD10_SHIFT</dfn> 0</u></td></tr>
<tr><th id="1628">1628</th><td><u>#define <dfn class="macro" id="_M/I40E_VFMSIX_TADD1_MSIXTADD10_MASK" data-ref="_M/I40E_VFMSIX_TADD1_MSIXTADD10_MASK">I40E_VFMSIX_TADD1_MSIXTADD10_MASK</dfn>  I40E_MASK(0x3, I40E_VFMSIX_TADD1_MSIXTADD10_SHIFT)</u></td></tr>
<tr><th id="1629">1629</th><td><u>#define <dfn class="macro" id="_M/I40E_VFMSIX_TADD1_MSIXTADD_SHIFT" data-ref="_M/I40E_VFMSIX_TADD1_MSIXTADD_SHIFT">I40E_VFMSIX_TADD1_MSIXTADD_SHIFT</dfn>   2</u></td></tr>
<tr><th id="1630">1630</th><td><u>#define <dfn class="macro" id="_M/I40E_VFMSIX_TADD1_MSIXTADD_MASK" data-ref="_M/I40E_VFMSIX_TADD1_MSIXTADD_MASK">I40E_VFMSIX_TADD1_MSIXTADD_MASK</dfn>    I40E_MASK(0x3FFFFFFF, I40E_VFMSIX_TADD1_MSIXTADD_SHIFT)</u></td></tr>
<tr><th id="1631">1631</th><td><u>#define <dfn class="macro" id="_M/I40E_VFMSIX_TMSG1" data-ref="_M/I40E_VFMSIX_TMSG1">I40E_VFMSIX_TMSG1</dfn>(_i)            (0x00002108 + ((_i) * 16)) /* _i=0...639 */ /* Reset: VFLR */</u></td></tr>
<tr><th id="1632">1632</th><td><u>#define <dfn class="macro" id="_M/I40E_VFMSIX_TMSG1_MAX_INDEX" data-ref="_M/I40E_VFMSIX_TMSG1_MAX_INDEX">I40E_VFMSIX_TMSG1_MAX_INDEX</dfn>      639</u></td></tr>
<tr><th id="1633">1633</th><td><u>#define <dfn class="macro" id="_M/I40E_VFMSIX_TMSG1_MSIXTMSG_SHIFT" data-ref="_M/I40E_VFMSIX_TMSG1_MSIXTMSG_SHIFT">I40E_VFMSIX_TMSG1_MSIXTMSG_SHIFT</dfn> 0</u></td></tr>
<tr><th id="1634">1634</th><td><u>#define <dfn class="macro" id="_M/I40E_VFMSIX_TMSG1_MSIXTMSG_MASK" data-ref="_M/I40E_VFMSIX_TMSG1_MSIXTMSG_MASK">I40E_VFMSIX_TMSG1_MSIXTMSG_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_VFMSIX_TMSG1_MSIXTMSG_SHIFT)</u></td></tr>
<tr><th id="1635">1635</th><td><u>#define <dfn class="macro" id="_M/I40E_VFMSIX_TUADD1" data-ref="_M/I40E_VFMSIX_TUADD1">I40E_VFMSIX_TUADD1</dfn>(_i)             (0x00002104 + ((_i) * 16)) /* _i=0...639 */ /* Reset: VFLR */</u></td></tr>
<tr><th id="1636">1636</th><td><u>#define <dfn class="macro" id="_M/I40E_VFMSIX_TUADD1_MAX_INDEX" data-ref="_M/I40E_VFMSIX_TUADD1_MAX_INDEX">I40E_VFMSIX_TUADD1_MAX_INDEX</dfn>       639</u></td></tr>
<tr><th id="1637">1637</th><td><u>#define <dfn class="macro" id="_M/I40E_VFMSIX_TUADD1_MSIXTUADD_SHIFT" data-ref="_M/I40E_VFMSIX_TUADD1_MSIXTUADD_SHIFT">I40E_VFMSIX_TUADD1_MSIXTUADD_SHIFT</dfn> 0</u></td></tr>
<tr><th id="1638">1638</th><td><u>#define <dfn class="macro" id="_M/I40E_VFMSIX_TUADD1_MSIXTUADD_MASK" data-ref="_M/I40E_VFMSIX_TUADD1_MSIXTUADD_MASK">I40E_VFMSIX_TUADD1_MSIXTUADD_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_VFMSIX_TUADD1_MSIXTUADD_SHIFT)</u></td></tr>
<tr><th id="1639">1639</th><td><u>#define <dfn class="macro" id="_M/I40E_VFMSIX_TVCTRL1" data-ref="_M/I40E_VFMSIX_TVCTRL1">I40E_VFMSIX_TVCTRL1</dfn>(_i)        (0x0000210C + ((_i) * 16)) /* _i=0...639 */ /* Reset: VFLR */</u></td></tr>
<tr><th id="1640">1640</th><td><u>#define <dfn class="macro" id="_M/I40E_VFMSIX_TVCTRL1_MAX_INDEX" data-ref="_M/I40E_VFMSIX_TVCTRL1_MAX_INDEX">I40E_VFMSIX_TVCTRL1_MAX_INDEX</dfn>  639</u></td></tr>
<tr><th id="1641">1641</th><td><u>#define <dfn class="macro" id="_M/I40E_VFMSIX_TVCTRL1_MASK_SHIFT" data-ref="_M/I40E_VFMSIX_TVCTRL1_MASK_SHIFT">I40E_VFMSIX_TVCTRL1_MASK_SHIFT</dfn> 0</u></td></tr>
<tr><th id="1642">1642</th><td><u>#define <dfn class="macro" id="_M/I40E_VFMSIX_TVCTRL1_MASK_MASK" data-ref="_M/I40E_VFMSIX_TVCTRL1_MASK_MASK">I40E_VFMSIX_TVCTRL1_MASK_MASK</dfn>  I40E_MASK(0x1, I40E_VFMSIX_TVCTRL1_MASK_SHIFT)</u></td></tr>
<tr><th id="1643">1643</th><td><u>#<span data-ppcond="1643">ifdef</span> <span class="macro" data-ref="_M/PF_DRIVER">PF_DRIVER</span></u></td></tr>
<tr><th id="1644">1644</th><td><u>#define <dfn class="macro" id="_M/I40E_GLNVM_FLA" data-ref="_M/I40E_GLNVM_FLA">I40E_GLNVM_FLA</dfn>                0x000B6108 /* Reset: POR */</u></td></tr>
<tr><th id="1645">1645</th><td><u>#define <dfn class="macro" id="_M/I40E_GLNVM_FLA_FL_SCK_SHIFT" data-ref="_M/I40E_GLNVM_FLA_FL_SCK_SHIFT">I40E_GLNVM_FLA_FL_SCK_SHIFT</dfn>   0</u></td></tr>
<tr><th id="1646">1646</th><td><u>#define <dfn class="macro" id="_M/I40E_GLNVM_FLA_FL_SCK_MASK" data-ref="_M/I40E_GLNVM_FLA_FL_SCK_MASK">I40E_GLNVM_FLA_FL_SCK_MASK</dfn>    I40E_MASK(0x1, I40E_GLNVM_FLA_FL_SCK_SHIFT)</u></td></tr>
<tr><th id="1647">1647</th><td><u>#define <dfn class="macro" id="_M/I40E_GLNVM_FLA_FL_CE_SHIFT" data-ref="_M/I40E_GLNVM_FLA_FL_CE_SHIFT">I40E_GLNVM_FLA_FL_CE_SHIFT</dfn>    1</u></td></tr>
<tr><th id="1648">1648</th><td><u>#define <dfn class="macro" id="_M/I40E_GLNVM_FLA_FL_CE_MASK" data-ref="_M/I40E_GLNVM_FLA_FL_CE_MASK">I40E_GLNVM_FLA_FL_CE_MASK</dfn>     I40E_MASK(0x1, I40E_GLNVM_FLA_FL_CE_SHIFT)</u></td></tr>
<tr><th id="1649">1649</th><td><u>#define <dfn class="macro" id="_M/I40E_GLNVM_FLA_FL_SI_SHIFT" data-ref="_M/I40E_GLNVM_FLA_FL_SI_SHIFT">I40E_GLNVM_FLA_FL_SI_SHIFT</dfn>    2</u></td></tr>
<tr><th id="1650">1650</th><td><u>#define <dfn class="macro" id="_M/I40E_GLNVM_FLA_FL_SI_MASK" data-ref="_M/I40E_GLNVM_FLA_FL_SI_MASK">I40E_GLNVM_FLA_FL_SI_MASK</dfn>     I40E_MASK(0x1, I40E_GLNVM_FLA_FL_SI_SHIFT)</u></td></tr>
<tr><th id="1651">1651</th><td><u>#define <dfn class="macro" id="_M/I40E_GLNVM_FLA_FL_SO_SHIFT" data-ref="_M/I40E_GLNVM_FLA_FL_SO_SHIFT">I40E_GLNVM_FLA_FL_SO_SHIFT</dfn>    3</u></td></tr>
<tr><th id="1652">1652</th><td><u>#define <dfn class="macro" id="_M/I40E_GLNVM_FLA_FL_SO_MASK" data-ref="_M/I40E_GLNVM_FLA_FL_SO_MASK">I40E_GLNVM_FLA_FL_SO_MASK</dfn>     I40E_MASK(0x1, I40E_GLNVM_FLA_FL_SO_SHIFT)</u></td></tr>
<tr><th id="1653">1653</th><td><u>#define <dfn class="macro" id="_M/I40E_GLNVM_FLA_FL_REQ_SHIFT" data-ref="_M/I40E_GLNVM_FLA_FL_REQ_SHIFT">I40E_GLNVM_FLA_FL_REQ_SHIFT</dfn>   4</u></td></tr>
<tr><th id="1654">1654</th><td><u>#define <dfn class="macro" id="_M/I40E_GLNVM_FLA_FL_REQ_MASK" data-ref="_M/I40E_GLNVM_FLA_FL_REQ_MASK">I40E_GLNVM_FLA_FL_REQ_MASK</dfn>    I40E_MASK(0x1, I40E_GLNVM_FLA_FL_REQ_SHIFT)</u></td></tr>
<tr><th id="1655">1655</th><td><u>#define <dfn class="macro" id="_M/I40E_GLNVM_FLA_FL_GNT_SHIFT" data-ref="_M/I40E_GLNVM_FLA_FL_GNT_SHIFT">I40E_GLNVM_FLA_FL_GNT_SHIFT</dfn>   5</u></td></tr>
<tr><th id="1656">1656</th><td><u>#define <dfn class="macro" id="_M/I40E_GLNVM_FLA_FL_GNT_MASK" data-ref="_M/I40E_GLNVM_FLA_FL_GNT_MASK">I40E_GLNVM_FLA_FL_GNT_MASK</dfn>    I40E_MASK(0x1, I40E_GLNVM_FLA_FL_GNT_SHIFT)</u></td></tr>
<tr><th id="1657">1657</th><td><u>#define <dfn class="macro" id="_M/I40E_GLNVM_FLA_LOCKED_SHIFT" data-ref="_M/I40E_GLNVM_FLA_LOCKED_SHIFT">I40E_GLNVM_FLA_LOCKED_SHIFT</dfn>   6</u></td></tr>
<tr><th id="1658">1658</th><td><u>#define <dfn class="macro" id="_M/I40E_GLNVM_FLA_LOCKED_MASK" data-ref="_M/I40E_GLNVM_FLA_LOCKED_MASK">I40E_GLNVM_FLA_LOCKED_MASK</dfn>    I40E_MASK(0x1, I40E_GLNVM_FLA_LOCKED_SHIFT)</u></td></tr>
<tr><th id="1659">1659</th><td><u>#define <dfn class="macro" id="_M/I40E_GLNVM_FLA_FL_SADDR_SHIFT" data-ref="_M/I40E_GLNVM_FLA_FL_SADDR_SHIFT">I40E_GLNVM_FLA_FL_SADDR_SHIFT</dfn> 18</u></td></tr>
<tr><th id="1660">1660</th><td><u>#define <dfn class="macro" id="_M/I40E_GLNVM_FLA_FL_SADDR_MASK" data-ref="_M/I40E_GLNVM_FLA_FL_SADDR_MASK">I40E_GLNVM_FLA_FL_SADDR_MASK</dfn>  I40E_MASK(0x7FF, I40E_GLNVM_FLA_FL_SADDR_SHIFT)</u></td></tr>
<tr><th id="1661">1661</th><td><u>#define <dfn class="macro" id="_M/I40E_GLNVM_FLA_FL_BUSY_SHIFT" data-ref="_M/I40E_GLNVM_FLA_FL_BUSY_SHIFT">I40E_GLNVM_FLA_FL_BUSY_SHIFT</dfn>  30</u></td></tr>
<tr><th id="1662">1662</th><td><u>#define <dfn class="macro" id="_M/I40E_GLNVM_FLA_FL_BUSY_MASK" data-ref="_M/I40E_GLNVM_FLA_FL_BUSY_MASK">I40E_GLNVM_FLA_FL_BUSY_MASK</dfn>   I40E_MASK(0x1, I40E_GLNVM_FLA_FL_BUSY_SHIFT)</u></td></tr>
<tr><th id="1663">1663</th><td><u>#define <dfn class="macro" id="_M/I40E_GLNVM_FLA_FL_DER_SHIFT" data-ref="_M/I40E_GLNVM_FLA_FL_DER_SHIFT">I40E_GLNVM_FLA_FL_DER_SHIFT</dfn>   31</u></td></tr>
<tr><th id="1664">1664</th><td><u>#define <dfn class="macro" id="_M/I40E_GLNVM_FLA_FL_DER_MASK" data-ref="_M/I40E_GLNVM_FLA_FL_DER_MASK">I40E_GLNVM_FLA_FL_DER_MASK</dfn>    I40E_MASK(0x1, I40E_GLNVM_FLA_FL_DER_SHIFT)</u></td></tr>
<tr><th id="1665">1665</th><td><u>#define <dfn class="macro" id="_M/I40E_GLNVM_FLASHID" data-ref="_M/I40E_GLNVM_FLASHID">I40E_GLNVM_FLASHID</dfn>                  0x000B6104 /* Reset: POR */</u></td></tr>
<tr><th id="1666">1666</th><td><u>#define <dfn class="macro" id="_M/I40E_GLNVM_FLASHID_FLASHID_SHIFT" data-ref="_M/I40E_GLNVM_FLASHID_FLASHID_SHIFT">I40E_GLNVM_FLASHID_FLASHID_SHIFT</dfn>    0</u></td></tr>
<tr><th id="1667">1667</th><td><u>#define <dfn class="macro" id="_M/I40E_GLNVM_FLASHID_FLASHID_MASK" data-ref="_M/I40E_GLNVM_FLASHID_FLASHID_MASK">I40E_GLNVM_FLASHID_FLASHID_MASK</dfn>     I40E_MASK(0xFFFFFF, I40E_GLNVM_FLASHID_FLASHID_SHIFT)</u></td></tr>
<tr><th id="1668">1668</th><td><u>#define <dfn class="macro" id="_M/I40E_GLNVM_FLASHID_FLEEP_PERF_SHIFT" data-ref="_M/I40E_GLNVM_FLASHID_FLEEP_PERF_SHIFT">I40E_GLNVM_FLASHID_FLEEP_PERF_SHIFT</dfn> 31</u></td></tr>
<tr><th id="1669">1669</th><td><u>#define <dfn class="macro" id="_M/I40E_GLNVM_FLASHID_FLEEP_PERF_MASK" data-ref="_M/I40E_GLNVM_FLASHID_FLEEP_PERF_MASK">I40E_GLNVM_FLASHID_FLEEP_PERF_MASK</dfn>  I40E_MASK(0x1, I40E_GLNVM_FLASHID_FLEEP_PERF_SHIFT)</u></td></tr>
<tr><th id="1670">1670</th><td><u>#define <dfn class="macro" id="_M/I40E_GLNVM_GENS" data-ref="_M/I40E_GLNVM_GENS">I40E_GLNVM_GENS</dfn>                  0x000B6100 /* Reset: POR */</u></td></tr>
<tr><th id="1671">1671</th><td><u>#define <dfn class="macro" id="_M/I40E_GLNVM_GENS_NVM_PRES_SHIFT" data-ref="_M/I40E_GLNVM_GENS_NVM_PRES_SHIFT">I40E_GLNVM_GENS_NVM_PRES_SHIFT</dfn>   0</u></td></tr>
<tr><th id="1672">1672</th><td><u>#define <dfn class="macro" id="_M/I40E_GLNVM_GENS_NVM_PRES_MASK" data-ref="_M/I40E_GLNVM_GENS_NVM_PRES_MASK">I40E_GLNVM_GENS_NVM_PRES_MASK</dfn>    I40E_MASK(0x1, I40E_GLNVM_GENS_NVM_PRES_SHIFT)</u></td></tr>
<tr><th id="1673">1673</th><td><u>#define <dfn class="macro" id="_M/I40E_GLNVM_GENS_SR_SIZE_SHIFT" data-ref="_M/I40E_GLNVM_GENS_SR_SIZE_SHIFT">I40E_GLNVM_GENS_SR_SIZE_SHIFT</dfn>    5</u></td></tr>
<tr><th id="1674">1674</th><td><u>#define <dfn class="macro" id="_M/I40E_GLNVM_GENS_SR_SIZE_MASK" data-ref="_M/I40E_GLNVM_GENS_SR_SIZE_MASK">I40E_GLNVM_GENS_SR_SIZE_MASK</dfn>     I40E_MASK(0x7, I40E_GLNVM_GENS_SR_SIZE_SHIFT)</u></td></tr>
<tr><th id="1675">1675</th><td><u>#define <dfn class="macro" id="_M/I40E_GLNVM_GENS_BANK1VAL_SHIFT" data-ref="_M/I40E_GLNVM_GENS_BANK1VAL_SHIFT">I40E_GLNVM_GENS_BANK1VAL_SHIFT</dfn>   8</u></td></tr>
<tr><th id="1676">1676</th><td><u>#define <dfn class="macro" id="_M/I40E_GLNVM_GENS_BANK1VAL_MASK" data-ref="_M/I40E_GLNVM_GENS_BANK1VAL_MASK">I40E_GLNVM_GENS_BANK1VAL_MASK</dfn>    I40E_MASK(0x1, I40E_GLNVM_GENS_BANK1VAL_SHIFT)</u></td></tr>
<tr><th id="1677">1677</th><td><u>#define <dfn class="macro" id="_M/I40E_GLNVM_GENS_ALT_PRST_SHIFT" data-ref="_M/I40E_GLNVM_GENS_ALT_PRST_SHIFT">I40E_GLNVM_GENS_ALT_PRST_SHIFT</dfn>   23</u></td></tr>
<tr><th id="1678">1678</th><td><u>#define <dfn class="macro" id="_M/I40E_GLNVM_GENS_ALT_PRST_MASK" data-ref="_M/I40E_GLNVM_GENS_ALT_PRST_MASK">I40E_GLNVM_GENS_ALT_PRST_MASK</dfn>    I40E_MASK(0x1, I40E_GLNVM_GENS_ALT_PRST_SHIFT)</u></td></tr>
<tr><th id="1679">1679</th><td><u>#define <dfn class="macro" id="_M/I40E_GLNVM_GENS_FL_AUTO_RD_SHIFT" data-ref="_M/I40E_GLNVM_GENS_FL_AUTO_RD_SHIFT">I40E_GLNVM_GENS_FL_AUTO_RD_SHIFT</dfn> 25</u></td></tr>
<tr><th id="1680">1680</th><td><u>#define <dfn class="macro" id="_M/I40E_GLNVM_GENS_FL_AUTO_RD_MASK" data-ref="_M/I40E_GLNVM_GENS_FL_AUTO_RD_MASK">I40E_GLNVM_GENS_FL_AUTO_RD_MASK</dfn>  I40E_MASK(0x1, I40E_GLNVM_GENS_FL_AUTO_RD_SHIFT)</u></td></tr>
<tr><th id="1681">1681</th><td><u>#define <dfn class="macro" id="_M/I40E_GLNVM_PROTCSR" data-ref="_M/I40E_GLNVM_PROTCSR">I40E_GLNVM_PROTCSR</dfn>(_i)              (0x000B6010 + ((_i) * 4)) /* _i=0...59 */ /* Reset: POR */</u></td></tr>
<tr><th id="1682">1682</th><td><u>#define <dfn class="macro" id="_M/I40E_GLNVM_PROTCSR_MAX_INDEX" data-ref="_M/I40E_GLNVM_PROTCSR_MAX_INDEX">I40E_GLNVM_PROTCSR_MAX_INDEX</dfn>        59</u></td></tr>
<tr><th id="1683">1683</th><td><u>#define <dfn class="macro" id="_M/I40E_GLNVM_PROTCSR_ADDR_BLOCK_SHIFT" data-ref="_M/I40E_GLNVM_PROTCSR_ADDR_BLOCK_SHIFT">I40E_GLNVM_PROTCSR_ADDR_BLOCK_SHIFT</dfn> 0</u></td></tr>
<tr><th id="1684">1684</th><td><u>#define <dfn class="macro" id="_M/I40E_GLNVM_PROTCSR_ADDR_BLOCK_MASK" data-ref="_M/I40E_GLNVM_PROTCSR_ADDR_BLOCK_MASK">I40E_GLNVM_PROTCSR_ADDR_BLOCK_MASK</dfn>  I40E_MASK(0xFFFFFF, I40E_GLNVM_PROTCSR_ADDR_BLOCK_SHIFT)</u></td></tr>
<tr><th id="1685">1685</th><td><u>#define <dfn class="macro" id="_M/I40E_GLNVM_SRCTL" data-ref="_M/I40E_GLNVM_SRCTL">I40E_GLNVM_SRCTL</dfn>              0x000B6110 /* Reset: POR */</u></td></tr>
<tr><th id="1686">1686</th><td><u>#define <dfn class="macro" id="_M/I40E_GLNVM_SRCTL_SRBUSY_SHIFT" data-ref="_M/I40E_GLNVM_SRCTL_SRBUSY_SHIFT">I40E_GLNVM_SRCTL_SRBUSY_SHIFT</dfn> 0</u></td></tr>
<tr><th id="1687">1687</th><td><u>#define <dfn class="macro" id="_M/I40E_GLNVM_SRCTL_SRBUSY_MASK" data-ref="_M/I40E_GLNVM_SRCTL_SRBUSY_MASK">I40E_GLNVM_SRCTL_SRBUSY_MASK</dfn>  I40E_MASK(0x1, I40E_GLNVM_SRCTL_SRBUSY_SHIFT)</u></td></tr>
<tr><th id="1688">1688</th><td><u>#define <dfn class="macro" id="_M/I40E_GLNVM_SRCTL_ADDR_SHIFT" data-ref="_M/I40E_GLNVM_SRCTL_ADDR_SHIFT">I40E_GLNVM_SRCTL_ADDR_SHIFT</dfn>   14</u></td></tr>
<tr><th id="1689">1689</th><td><u>#define <dfn class="macro" id="_M/I40E_GLNVM_SRCTL_ADDR_MASK" data-ref="_M/I40E_GLNVM_SRCTL_ADDR_MASK">I40E_GLNVM_SRCTL_ADDR_MASK</dfn>    I40E_MASK(0x7FFF, I40E_GLNVM_SRCTL_ADDR_SHIFT)</u></td></tr>
<tr><th id="1690">1690</th><td><u>#define <dfn class="macro" id="_M/I40E_GLNVM_SRCTL_WRITE_SHIFT" data-ref="_M/I40E_GLNVM_SRCTL_WRITE_SHIFT">I40E_GLNVM_SRCTL_WRITE_SHIFT</dfn>  29</u></td></tr>
<tr><th id="1691">1691</th><td><u>#define <dfn class="macro" id="_M/I40E_GLNVM_SRCTL_WRITE_MASK" data-ref="_M/I40E_GLNVM_SRCTL_WRITE_MASK">I40E_GLNVM_SRCTL_WRITE_MASK</dfn>   I40E_MASK(0x1, I40E_GLNVM_SRCTL_WRITE_SHIFT)</u></td></tr>
<tr><th id="1692">1692</th><td><u>#define <dfn class="macro" id="_M/I40E_GLNVM_SRCTL_START_SHIFT" data-ref="_M/I40E_GLNVM_SRCTL_START_SHIFT">I40E_GLNVM_SRCTL_START_SHIFT</dfn>  30</u></td></tr>
<tr><th id="1693">1693</th><td><u>#define <dfn class="macro" id="_M/I40E_GLNVM_SRCTL_START_MASK" data-ref="_M/I40E_GLNVM_SRCTL_START_MASK">I40E_GLNVM_SRCTL_START_MASK</dfn>   I40E_MASK(0x1, I40E_GLNVM_SRCTL_START_SHIFT)</u></td></tr>
<tr><th id="1694">1694</th><td><u>#define <dfn class="macro" id="_M/I40E_GLNVM_SRCTL_DONE_SHIFT" data-ref="_M/I40E_GLNVM_SRCTL_DONE_SHIFT">I40E_GLNVM_SRCTL_DONE_SHIFT</dfn>   31</u></td></tr>
<tr><th id="1695">1695</th><td><u>#define <dfn class="macro" id="_M/I40E_GLNVM_SRCTL_DONE_MASK" data-ref="_M/I40E_GLNVM_SRCTL_DONE_MASK">I40E_GLNVM_SRCTL_DONE_MASK</dfn>    I40E_MASK(0x1u, I40E_GLNVM_SRCTL_DONE_SHIFT)</u></td></tr>
<tr><th id="1696">1696</th><td><u>#define <dfn class="macro" id="_M/I40E_GLNVM_SRDATA" data-ref="_M/I40E_GLNVM_SRDATA">I40E_GLNVM_SRDATA</dfn>              0x000B6114 /* Reset: POR */</u></td></tr>
<tr><th id="1697">1697</th><td><u>#define <dfn class="macro" id="_M/I40E_GLNVM_SRDATA_WRDATA_SHIFT" data-ref="_M/I40E_GLNVM_SRDATA_WRDATA_SHIFT">I40E_GLNVM_SRDATA_WRDATA_SHIFT</dfn> 0</u></td></tr>
<tr><th id="1698">1698</th><td><u>#define <dfn class="macro" id="_M/I40E_GLNVM_SRDATA_WRDATA_MASK" data-ref="_M/I40E_GLNVM_SRDATA_WRDATA_MASK">I40E_GLNVM_SRDATA_WRDATA_MASK</dfn>  I40E_MASK(0xFFFF, I40E_GLNVM_SRDATA_WRDATA_SHIFT)</u></td></tr>
<tr><th id="1699">1699</th><td><u>#define <dfn class="macro" id="_M/I40E_GLNVM_SRDATA_RDDATA_SHIFT" data-ref="_M/I40E_GLNVM_SRDATA_RDDATA_SHIFT">I40E_GLNVM_SRDATA_RDDATA_SHIFT</dfn> 16</u></td></tr>
<tr><th id="1700">1700</th><td><u>#define <dfn class="macro" id="_M/I40E_GLNVM_SRDATA_RDDATA_MASK" data-ref="_M/I40E_GLNVM_SRDATA_RDDATA_MASK">I40E_GLNVM_SRDATA_RDDATA_MASK</dfn>  I40E_MASK(0xFFFF, I40E_GLNVM_SRDATA_RDDATA_SHIFT)</u></td></tr>
<tr><th id="1701">1701</th><td><u>#define <dfn class="macro" id="_M/I40E_GLNVM_ULD" data-ref="_M/I40E_GLNVM_ULD">I40E_GLNVM_ULD</dfn>                          0x000B6008 /* Reset: POR */</u></td></tr>
<tr><th id="1702">1702</th><td><u>#define <dfn class="macro" id="_M/I40E_GLNVM_ULD_CONF_PCIR_DONE_SHIFT" data-ref="_M/I40E_GLNVM_ULD_CONF_PCIR_DONE_SHIFT">I40E_GLNVM_ULD_CONF_PCIR_DONE_SHIFT</dfn>     0</u></td></tr>
<tr><th id="1703">1703</th><td><u>#define <dfn class="macro" id="_M/I40E_GLNVM_ULD_CONF_PCIR_DONE_MASK" data-ref="_M/I40E_GLNVM_ULD_CONF_PCIR_DONE_MASK">I40E_GLNVM_ULD_CONF_PCIR_DONE_MASK</dfn>      I40E_MASK(0x1, I40E_GLNVM_ULD_CONF_PCIR_DONE_SHIFT)</u></td></tr>
<tr><th id="1704">1704</th><td><u>#define <dfn class="macro" id="_M/I40E_GLNVM_ULD_CONF_PCIRTL_DONE_SHIFT" data-ref="_M/I40E_GLNVM_ULD_CONF_PCIRTL_DONE_SHIFT">I40E_GLNVM_ULD_CONF_PCIRTL_DONE_SHIFT</dfn>   1</u></td></tr>
<tr><th id="1705">1705</th><td><u>#define <dfn class="macro" id="_M/I40E_GLNVM_ULD_CONF_PCIRTL_DONE_MASK" data-ref="_M/I40E_GLNVM_ULD_CONF_PCIRTL_DONE_MASK">I40E_GLNVM_ULD_CONF_PCIRTL_DONE_MASK</dfn>    I40E_MASK(0x1, I40E_GLNVM_ULD_CONF_PCIRTL_DONE_SHIFT)</u></td></tr>
<tr><th id="1706">1706</th><td><u>#define <dfn class="macro" id="_M/I40E_GLNVM_ULD_CONF_LCB_DONE_SHIFT" data-ref="_M/I40E_GLNVM_ULD_CONF_LCB_DONE_SHIFT">I40E_GLNVM_ULD_CONF_LCB_DONE_SHIFT</dfn>      2</u></td></tr>
<tr><th id="1707">1707</th><td><u>#define <dfn class="macro" id="_M/I40E_GLNVM_ULD_CONF_LCB_DONE_MASK" data-ref="_M/I40E_GLNVM_ULD_CONF_LCB_DONE_MASK">I40E_GLNVM_ULD_CONF_LCB_DONE_MASK</dfn>       I40E_MASK(0x1, I40E_GLNVM_ULD_CONF_LCB_DONE_SHIFT)</u></td></tr>
<tr><th id="1708">1708</th><td><u>#define <dfn class="macro" id="_M/I40E_GLNVM_ULD_CONF_CORE_DONE_SHIFT" data-ref="_M/I40E_GLNVM_ULD_CONF_CORE_DONE_SHIFT">I40E_GLNVM_ULD_CONF_CORE_DONE_SHIFT</dfn>     3</u></td></tr>
<tr><th id="1709">1709</th><td><u>#define <dfn class="macro" id="_M/I40E_GLNVM_ULD_CONF_CORE_DONE_MASK" data-ref="_M/I40E_GLNVM_ULD_CONF_CORE_DONE_MASK">I40E_GLNVM_ULD_CONF_CORE_DONE_MASK</dfn>      I40E_MASK(0x1, I40E_GLNVM_ULD_CONF_CORE_DONE_SHIFT)</u></td></tr>
<tr><th id="1710">1710</th><td><u>#define <dfn class="macro" id="_M/I40E_GLNVM_ULD_CONF_GLOBAL_DONE_SHIFT" data-ref="_M/I40E_GLNVM_ULD_CONF_GLOBAL_DONE_SHIFT">I40E_GLNVM_ULD_CONF_GLOBAL_DONE_SHIFT</dfn>   4</u></td></tr>
<tr><th id="1711">1711</th><td><u>#define <dfn class="macro" id="_M/I40E_GLNVM_ULD_CONF_GLOBAL_DONE_MASK" data-ref="_M/I40E_GLNVM_ULD_CONF_GLOBAL_DONE_MASK">I40E_GLNVM_ULD_CONF_GLOBAL_DONE_MASK</dfn>    I40E_MASK(0x1, I40E_GLNVM_ULD_CONF_GLOBAL_DONE_SHIFT)</u></td></tr>
<tr><th id="1712">1712</th><td><u>#define <dfn class="macro" id="_M/I40E_GLNVM_ULD_CONF_POR_DONE_SHIFT" data-ref="_M/I40E_GLNVM_ULD_CONF_POR_DONE_SHIFT">I40E_GLNVM_ULD_CONF_POR_DONE_SHIFT</dfn>      5</u></td></tr>
<tr><th id="1713">1713</th><td><u>#define <dfn class="macro" id="_M/I40E_GLNVM_ULD_CONF_POR_DONE_MASK" data-ref="_M/I40E_GLNVM_ULD_CONF_POR_DONE_MASK">I40E_GLNVM_ULD_CONF_POR_DONE_MASK</dfn>       I40E_MASK(0x1, I40E_GLNVM_ULD_CONF_POR_DONE_SHIFT)</u></td></tr>
<tr><th id="1714">1714</th><td><u>#define <dfn class="macro" id="_M/I40E_GLNVM_ULD_CONF_PCIE_ANA_DONE_SHIFT" data-ref="_M/I40E_GLNVM_ULD_CONF_PCIE_ANA_DONE_SHIFT">I40E_GLNVM_ULD_CONF_PCIE_ANA_DONE_SHIFT</dfn> 6</u></td></tr>
<tr><th id="1715">1715</th><td><u>#define <dfn class="macro" id="_M/I40E_GLNVM_ULD_CONF_PCIE_ANA_DONE_MASK" data-ref="_M/I40E_GLNVM_ULD_CONF_PCIE_ANA_DONE_MASK">I40E_GLNVM_ULD_CONF_PCIE_ANA_DONE_MASK</dfn>  I40E_MASK(0x1, I40E_GLNVM_ULD_CONF_PCIE_ANA_DONE_SHIFT)</u></td></tr>
<tr><th id="1716">1716</th><td><u>#define <dfn class="macro" id="_M/I40E_GLNVM_ULD_CONF_PHY_ANA_DONE_SHIFT" data-ref="_M/I40E_GLNVM_ULD_CONF_PHY_ANA_DONE_SHIFT">I40E_GLNVM_ULD_CONF_PHY_ANA_DONE_SHIFT</dfn>  7</u></td></tr>
<tr><th id="1717">1717</th><td><u>#define <dfn class="macro" id="_M/I40E_GLNVM_ULD_CONF_PHY_ANA_DONE_MASK" data-ref="_M/I40E_GLNVM_ULD_CONF_PHY_ANA_DONE_MASK">I40E_GLNVM_ULD_CONF_PHY_ANA_DONE_MASK</dfn>   I40E_MASK(0x1, I40E_GLNVM_ULD_CONF_PHY_ANA_DONE_SHIFT)</u></td></tr>
<tr><th id="1718">1718</th><td><u>#define <dfn class="macro" id="_M/I40E_GLNVM_ULD_CONF_EMP_DONE_SHIFT" data-ref="_M/I40E_GLNVM_ULD_CONF_EMP_DONE_SHIFT">I40E_GLNVM_ULD_CONF_EMP_DONE_SHIFT</dfn>      8</u></td></tr>
<tr><th id="1719">1719</th><td><u>#define <dfn class="macro" id="_M/I40E_GLNVM_ULD_CONF_EMP_DONE_MASK" data-ref="_M/I40E_GLNVM_ULD_CONF_EMP_DONE_MASK">I40E_GLNVM_ULD_CONF_EMP_DONE_MASK</dfn>       I40E_MASK(0x1, I40E_GLNVM_ULD_CONF_EMP_DONE_SHIFT)</u></td></tr>
<tr><th id="1720">1720</th><td><u>#define <dfn class="macro" id="_M/I40E_GLNVM_ULD_CONF_PCIALT_DONE_SHIFT" data-ref="_M/I40E_GLNVM_ULD_CONF_PCIALT_DONE_SHIFT">I40E_GLNVM_ULD_CONF_PCIALT_DONE_SHIFT</dfn>   9</u></td></tr>
<tr><th id="1721">1721</th><td><u>#define <dfn class="macro" id="_M/I40E_GLNVM_ULD_CONF_PCIALT_DONE_MASK" data-ref="_M/I40E_GLNVM_ULD_CONF_PCIALT_DONE_MASK">I40E_GLNVM_ULD_CONF_PCIALT_DONE_MASK</dfn>    I40E_MASK(0x1, I40E_GLNVM_ULD_CONF_PCIALT_DONE_SHIFT)</u></td></tr>
<tr><th id="1722">1722</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_BYTCTH" data-ref="_M/I40E_GLPCI_BYTCTH">I40E_GLPCI_BYTCTH</dfn>                        0x0009C484 /* Reset: PCIR */</u></td></tr>
<tr><th id="1723">1723</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_BYTCTH_PCI_COUNT_BW_BCT_SHIFT" data-ref="_M/I40E_GLPCI_BYTCTH_PCI_COUNT_BW_BCT_SHIFT">I40E_GLPCI_BYTCTH_PCI_COUNT_BW_BCT_SHIFT</dfn> 0</u></td></tr>
<tr><th id="1724">1724</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_BYTCTH_PCI_COUNT_BW_BCT_MASK" data-ref="_M/I40E_GLPCI_BYTCTH_PCI_COUNT_BW_BCT_MASK">I40E_GLPCI_BYTCTH_PCI_COUNT_BW_BCT_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_GLPCI_BYTCTH_PCI_COUNT_BW_BCT_SHIFT)</u></td></tr>
<tr><th id="1725">1725</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_BYTCTL" data-ref="_M/I40E_GLPCI_BYTCTL">I40E_GLPCI_BYTCTL</dfn>                        0x0009C488 /* Reset: PCIR */</u></td></tr>
<tr><th id="1726">1726</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_BYTCTL_PCI_COUNT_BW_BCT_SHIFT" data-ref="_M/I40E_GLPCI_BYTCTL_PCI_COUNT_BW_BCT_SHIFT">I40E_GLPCI_BYTCTL_PCI_COUNT_BW_BCT_SHIFT</dfn> 0</u></td></tr>
<tr><th id="1727">1727</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_BYTCTL_PCI_COUNT_BW_BCT_MASK" data-ref="_M/I40E_GLPCI_BYTCTL_PCI_COUNT_BW_BCT_MASK">I40E_GLPCI_BYTCTL_PCI_COUNT_BW_BCT_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_GLPCI_BYTCTL_PCI_COUNT_BW_BCT_SHIFT)</u></td></tr>
<tr><th id="1728">1728</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_CAPCTRL" data-ref="_M/I40E_GLPCI_CAPCTRL">I40E_GLPCI_CAPCTRL</dfn>              0x000BE4A4 /* Reset: PCIR */</u></td></tr>
<tr><th id="1729">1729</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_CAPCTRL_VPD_EN_SHIFT" data-ref="_M/I40E_GLPCI_CAPCTRL_VPD_EN_SHIFT">I40E_GLPCI_CAPCTRL_VPD_EN_SHIFT</dfn> 0</u></td></tr>
<tr><th id="1730">1730</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_CAPCTRL_VPD_EN_MASK" data-ref="_M/I40E_GLPCI_CAPCTRL_VPD_EN_MASK">I40E_GLPCI_CAPCTRL_VPD_EN_MASK</dfn>  I40E_MASK(0x1, I40E_GLPCI_CAPCTRL_VPD_EN_SHIFT)</u></td></tr>
<tr><th id="1731">1731</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_CAPSUP" data-ref="_M/I40E_GLPCI_CAPSUP">I40E_GLPCI_CAPSUP</dfn>                      0x000BE4A8 /* Reset: PCIR */</u></td></tr>
<tr><th id="1732">1732</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_CAPSUP_PCIE_VER_SHIFT" data-ref="_M/I40E_GLPCI_CAPSUP_PCIE_VER_SHIFT">I40E_GLPCI_CAPSUP_PCIE_VER_SHIFT</dfn>       0</u></td></tr>
<tr><th id="1733">1733</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_CAPSUP_PCIE_VER_MASK" data-ref="_M/I40E_GLPCI_CAPSUP_PCIE_VER_MASK">I40E_GLPCI_CAPSUP_PCIE_VER_MASK</dfn>        I40E_MASK(0x1, I40E_GLPCI_CAPSUP_PCIE_VER_SHIFT)</u></td></tr>
<tr><th id="1734">1734</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_CAPSUP_LTR_EN_SHIFT" data-ref="_M/I40E_GLPCI_CAPSUP_LTR_EN_SHIFT">I40E_GLPCI_CAPSUP_LTR_EN_SHIFT</dfn>         2</u></td></tr>
<tr><th id="1735">1735</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_CAPSUP_LTR_EN_MASK" data-ref="_M/I40E_GLPCI_CAPSUP_LTR_EN_MASK">I40E_GLPCI_CAPSUP_LTR_EN_MASK</dfn>          I40E_MASK(0x1, I40E_GLPCI_CAPSUP_LTR_EN_SHIFT)</u></td></tr>
<tr><th id="1736">1736</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_CAPSUP_TPH_EN_SHIFT" data-ref="_M/I40E_GLPCI_CAPSUP_TPH_EN_SHIFT">I40E_GLPCI_CAPSUP_TPH_EN_SHIFT</dfn>         3</u></td></tr>
<tr><th id="1737">1737</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_CAPSUP_TPH_EN_MASK" data-ref="_M/I40E_GLPCI_CAPSUP_TPH_EN_MASK">I40E_GLPCI_CAPSUP_TPH_EN_MASK</dfn>          I40E_MASK(0x1, I40E_GLPCI_CAPSUP_TPH_EN_SHIFT)</u></td></tr>
<tr><th id="1738">1738</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_CAPSUP_ARI_EN_SHIFT" data-ref="_M/I40E_GLPCI_CAPSUP_ARI_EN_SHIFT">I40E_GLPCI_CAPSUP_ARI_EN_SHIFT</dfn>         4</u></td></tr>
<tr><th id="1739">1739</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_CAPSUP_ARI_EN_MASK" data-ref="_M/I40E_GLPCI_CAPSUP_ARI_EN_MASK">I40E_GLPCI_CAPSUP_ARI_EN_MASK</dfn>          I40E_MASK(0x1, I40E_GLPCI_CAPSUP_ARI_EN_SHIFT)</u></td></tr>
<tr><th id="1740">1740</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_CAPSUP_IOV_EN_SHIFT" data-ref="_M/I40E_GLPCI_CAPSUP_IOV_EN_SHIFT">I40E_GLPCI_CAPSUP_IOV_EN_SHIFT</dfn>         5</u></td></tr>
<tr><th id="1741">1741</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_CAPSUP_IOV_EN_MASK" data-ref="_M/I40E_GLPCI_CAPSUP_IOV_EN_MASK">I40E_GLPCI_CAPSUP_IOV_EN_MASK</dfn>          I40E_MASK(0x1, I40E_GLPCI_CAPSUP_IOV_EN_SHIFT)</u></td></tr>
<tr><th id="1742">1742</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_CAPSUP_ACS_EN_SHIFT" data-ref="_M/I40E_GLPCI_CAPSUP_ACS_EN_SHIFT">I40E_GLPCI_CAPSUP_ACS_EN_SHIFT</dfn>         6</u></td></tr>
<tr><th id="1743">1743</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_CAPSUP_ACS_EN_MASK" data-ref="_M/I40E_GLPCI_CAPSUP_ACS_EN_MASK">I40E_GLPCI_CAPSUP_ACS_EN_MASK</dfn>          I40E_MASK(0x1, I40E_GLPCI_CAPSUP_ACS_EN_SHIFT)</u></td></tr>
<tr><th id="1744">1744</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_CAPSUP_SEC_EN_SHIFT" data-ref="_M/I40E_GLPCI_CAPSUP_SEC_EN_SHIFT">I40E_GLPCI_CAPSUP_SEC_EN_SHIFT</dfn>         7</u></td></tr>
<tr><th id="1745">1745</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_CAPSUP_SEC_EN_MASK" data-ref="_M/I40E_GLPCI_CAPSUP_SEC_EN_MASK">I40E_GLPCI_CAPSUP_SEC_EN_MASK</dfn>          I40E_MASK(0x1, I40E_GLPCI_CAPSUP_SEC_EN_SHIFT)</u></td></tr>
<tr><th id="1746">1746</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_CAPSUP_ECRC_GEN_EN_SHIFT" data-ref="_M/I40E_GLPCI_CAPSUP_ECRC_GEN_EN_SHIFT">I40E_GLPCI_CAPSUP_ECRC_GEN_EN_SHIFT</dfn>    16</u></td></tr>
<tr><th id="1747">1747</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_CAPSUP_ECRC_GEN_EN_MASK" data-ref="_M/I40E_GLPCI_CAPSUP_ECRC_GEN_EN_MASK">I40E_GLPCI_CAPSUP_ECRC_GEN_EN_MASK</dfn>     I40E_MASK(0x1, I40E_GLPCI_CAPSUP_ECRC_GEN_EN_SHIFT)</u></td></tr>
<tr><th id="1748">1748</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_CAPSUP_ECRC_CHK_EN_SHIFT" data-ref="_M/I40E_GLPCI_CAPSUP_ECRC_CHK_EN_SHIFT">I40E_GLPCI_CAPSUP_ECRC_CHK_EN_SHIFT</dfn>    17</u></td></tr>
<tr><th id="1749">1749</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_CAPSUP_ECRC_CHK_EN_MASK" data-ref="_M/I40E_GLPCI_CAPSUP_ECRC_CHK_EN_MASK">I40E_GLPCI_CAPSUP_ECRC_CHK_EN_MASK</dfn>     I40E_MASK(0x1, I40E_GLPCI_CAPSUP_ECRC_CHK_EN_SHIFT)</u></td></tr>
<tr><th id="1750">1750</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_CAPSUP_IDO_EN_SHIFT" data-ref="_M/I40E_GLPCI_CAPSUP_IDO_EN_SHIFT">I40E_GLPCI_CAPSUP_IDO_EN_SHIFT</dfn>         18</u></td></tr>
<tr><th id="1751">1751</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_CAPSUP_IDO_EN_MASK" data-ref="_M/I40E_GLPCI_CAPSUP_IDO_EN_MASK">I40E_GLPCI_CAPSUP_IDO_EN_MASK</dfn>          I40E_MASK(0x1, I40E_GLPCI_CAPSUP_IDO_EN_SHIFT)</u></td></tr>
<tr><th id="1752">1752</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_CAPSUP_MSI_MASK_SHIFT" data-ref="_M/I40E_GLPCI_CAPSUP_MSI_MASK_SHIFT">I40E_GLPCI_CAPSUP_MSI_MASK_SHIFT</dfn>       19</u></td></tr>
<tr><th id="1753">1753</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_CAPSUP_MSI_MASK_MASK" data-ref="_M/I40E_GLPCI_CAPSUP_MSI_MASK_MASK">I40E_GLPCI_CAPSUP_MSI_MASK_MASK</dfn>        I40E_MASK(0x1, I40E_GLPCI_CAPSUP_MSI_MASK_SHIFT)</u></td></tr>
<tr><th id="1754">1754</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_CAPSUP_CSR_CONF_EN_SHIFT" data-ref="_M/I40E_GLPCI_CAPSUP_CSR_CONF_EN_SHIFT">I40E_GLPCI_CAPSUP_CSR_CONF_EN_SHIFT</dfn>    20</u></td></tr>
<tr><th id="1755">1755</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_CAPSUP_CSR_CONF_EN_MASK" data-ref="_M/I40E_GLPCI_CAPSUP_CSR_CONF_EN_MASK">I40E_GLPCI_CAPSUP_CSR_CONF_EN_MASK</dfn>     I40E_MASK(0x1, I40E_GLPCI_CAPSUP_CSR_CONF_EN_SHIFT)</u></td></tr>
<tr><th id="1756">1756</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_CAPSUP_LOAD_SUBSYS_ID_SHIFT" data-ref="_M/I40E_GLPCI_CAPSUP_LOAD_SUBSYS_ID_SHIFT">I40E_GLPCI_CAPSUP_LOAD_SUBSYS_ID_SHIFT</dfn> 30</u></td></tr>
<tr><th id="1757">1757</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_CAPSUP_LOAD_SUBSYS_ID_MASK" data-ref="_M/I40E_GLPCI_CAPSUP_LOAD_SUBSYS_ID_MASK">I40E_GLPCI_CAPSUP_LOAD_SUBSYS_ID_MASK</dfn>  I40E_MASK(0x1, I40E_GLPCI_CAPSUP_LOAD_SUBSYS_ID_SHIFT)</u></td></tr>
<tr><th id="1758">1758</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_CAPSUP_LOAD_DEV_ID_SHIFT" data-ref="_M/I40E_GLPCI_CAPSUP_LOAD_DEV_ID_SHIFT">I40E_GLPCI_CAPSUP_LOAD_DEV_ID_SHIFT</dfn>    31</u></td></tr>
<tr><th id="1759">1759</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_CAPSUP_LOAD_DEV_ID_MASK" data-ref="_M/I40E_GLPCI_CAPSUP_LOAD_DEV_ID_MASK">I40E_GLPCI_CAPSUP_LOAD_DEV_ID_MASK</dfn>     I40E_MASK(0x1, I40E_GLPCI_CAPSUP_LOAD_DEV_ID_SHIFT)</u></td></tr>
<tr><th id="1760">1760</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_CNF" data-ref="_M/I40E_GLPCI_CNF">I40E_GLPCI_CNF</dfn>                   0x000BE4C0 /* Reset: POR */</u></td></tr>
<tr><th id="1761">1761</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_CNF_FLEX10_SHIFT" data-ref="_M/I40E_GLPCI_CNF_FLEX10_SHIFT">I40E_GLPCI_CNF_FLEX10_SHIFT</dfn>      1</u></td></tr>
<tr><th id="1762">1762</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_CNF_FLEX10_MASK" data-ref="_M/I40E_GLPCI_CNF_FLEX10_MASK">I40E_GLPCI_CNF_FLEX10_MASK</dfn>       I40E_MASK(0x1, I40E_GLPCI_CNF_FLEX10_SHIFT)</u></td></tr>
<tr><th id="1763">1763</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_CNF_WAKE_PIN_EN_SHIFT" data-ref="_M/I40E_GLPCI_CNF_WAKE_PIN_EN_SHIFT">I40E_GLPCI_CNF_WAKE_PIN_EN_SHIFT</dfn> 2</u></td></tr>
<tr><th id="1764">1764</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_CNF_WAKE_PIN_EN_MASK" data-ref="_M/I40E_GLPCI_CNF_WAKE_PIN_EN_MASK">I40E_GLPCI_CNF_WAKE_PIN_EN_MASK</dfn>  I40E_MASK(0x1, I40E_GLPCI_CNF_WAKE_PIN_EN_SHIFT)</u></td></tr>
<tr><th id="1765">1765</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_CNF2" data-ref="_M/I40E_GLPCI_CNF2">I40E_GLPCI_CNF2</dfn>                      0x000BE494 /* Reset: PCIR */</u></td></tr>
<tr><th id="1766">1766</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_CNF2_RO_DIS_SHIFT" data-ref="_M/I40E_GLPCI_CNF2_RO_DIS_SHIFT">I40E_GLPCI_CNF2_RO_DIS_SHIFT</dfn>         0</u></td></tr>
<tr><th id="1767">1767</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_CNF2_RO_DIS_MASK" data-ref="_M/I40E_GLPCI_CNF2_RO_DIS_MASK">I40E_GLPCI_CNF2_RO_DIS_MASK</dfn>          I40E_MASK(0x1, I40E_GLPCI_CNF2_RO_DIS_SHIFT)</u></td></tr>
<tr><th id="1768">1768</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_CNF2_CACHELINE_SIZE_SHIFT" data-ref="_M/I40E_GLPCI_CNF2_CACHELINE_SIZE_SHIFT">I40E_GLPCI_CNF2_CACHELINE_SIZE_SHIFT</dfn> 1</u></td></tr>
<tr><th id="1769">1769</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_CNF2_CACHELINE_SIZE_MASK" data-ref="_M/I40E_GLPCI_CNF2_CACHELINE_SIZE_MASK">I40E_GLPCI_CNF2_CACHELINE_SIZE_MASK</dfn>  I40E_MASK(0x1, I40E_GLPCI_CNF2_CACHELINE_SIZE_SHIFT)</u></td></tr>
<tr><th id="1770">1770</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_CNF2_MSI_X_PF_N_SHIFT" data-ref="_M/I40E_GLPCI_CNF2_MSI_X_PF_N_SHIFT">I40E_GLPCI_CNF2_MSI_X_PF_N_SHIFT</dfn>     2</u></td></tr>
<tr><th id="1771">1771</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_CNF2_MSI_X_PF_N_MASK" data-ref="_M/I40E_GLPCI_CNF2_MSI_X_PF_N_MASK">I40E_GLPCI_CNF2_MSI_X_PF_N_MASK</dfn>      I40E_MASK(0x7FF, I40E_GLPCI_CNF2_MSI_X_PF_N_SHIFT)</u></td></tr>
<tr><th id="1772">1772</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_CNF2_MSI_X_VF_N_SHIFT" data-ref="_M/I40E_GLPCI_CNF2_MSI_X_VF_N_SHIFT">I40E_GLPCI_CNF2_MSI_X_VF_N_SHIFT</dfn>     13</u></td></tr>
<tr><th id="1773">1773</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_CNF2_MSI_X_VF_N_MASK" data-ref="_M/I40E_GLPCI_CNF2_MSI_X_VF_N_MASK">I40E_GLPCI_CNF2_MSI_X_VF_N_MASK</dfn>      I40E_MASK(0x7FF, I40E_GLPCI_CNF2_MSI_X_VF_N_SHIFT)</u></td></tr>
<tr><th id="1774">1774</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_DREVID" data-ref="_M/I40E_GLPCI_DREVID">I40E_GLPCI_DREVID</dfn>                     0x0009C480 /* Reset: PCIR */</u></td></tr>
<tr><th id="1775">1775</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_DREVID_DEFAULT_REVID_SHIFT" data-ref="_M/I40E_GLPCI_DREVID_DEFAULT_REVID_SHIFT">I40E_GLPCI_DREVID_DEFAULT_REVID_SHIFT</dfn> 0</u></td></tr>
<tr><th id="1776">1776</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_DREVID_DEFAULT_REVID_MASK" data-ref="_M/I40E_GLPCI_DREVID_DEFAULT_REVID_MASK">I40E_GLPCI_DREVID_DEFAULT_REVID_MASK</dfn>  I40E_MASK(0xFF, I40E_GLPCI_DREVID_DEFAULT_REVID_SHIFT)</u></td></tr>
<tr><th id="1777">1777</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_GSCL_1" data-ref="_M/I40E_GLPCI_GSCL_1">I40E_GLPCI_GSCL_1</dfn>                        0x0009C48C /* Reset: PCIR */</u></td></tr>
<tr><th id="1778">1778</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_GSCL_1_GIO_COUNT_EN_0_SHIFT" data-ref="_M/I40E_GLPCI_GSCL_1_GIO_COUNT_EN_0_SHIFT">I40E_GLPCI_GSCL_1_GIO_COUNT_EN_0_SHIFT</dfn>   0</u></td></tr>
<tr><th id="1779">1779</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_GSCL_1_GIO_COUNT_EN_0_MASK" data-ref="_M/I40E_GLPCI_GSCL_1_GIO_COUNT_EN_0_MASK">I40E_GLPCI_GSCL_1_GIO_COUNT_EN_0_MASK</dfn>    I40E_MASK(0x1, I40E_GLPCI_GSCL_1_GIO_COUNT_EN_0_SHIFT)</u></td></tr>
<tr><th id="1780">1780</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_GSCL_1_GIO_COUNT_EN_1_SHIFT" data-ref="_M/I40E_GLPCI_GSCL_1_GIO_COUNT_EN_1_SHIFT">I40E_GLPCI_GSCL_1_GIO_COUNT_EN_1_SHIFT</dfn>   1</u></td></tr>
<tr><th id="1781">1781</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_GSCL_1_GIO_COUNT_EN_1_MASK" data-ref="_M/I40E_GLPCI_GSCL_1_GIO_COUNT_EN_1_MASK">I40E_GLPCI_GSCL_1_GIO_COUNT_EN_1_MASK</dfn>    I40E_MASK(0x1, I40E_GLPCI_GSCL_1_GIO_COUNT_EN_1_SHIFT)</u></td></tr>
<tr><th id="1782">1782</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_GSCL_1_GIO_COUNT_EN_2_SHIFT" data-ref="_M/I40E_GLPCI_GSCL_1_GIO_COUNT_EN_2_SHIFT">I40E_GLPCI_GSCL_1_GIO_COUNT_EN_2_SHIFT</dfn>   2</u></td></tr>
<tr><th id="1783">1783</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_GSCL_1_GIO_COUNT_EN_2_MASK" data-ref="_M/I40E_GLPCI_GSCL_1_GIO_COUNT_EN_2_MASK">I40E_GLPCI_GSCL_1_GIO_COUNT_EN_2_MASK</dfn>    I40E_MASK(0x1, I40E_GLPCI_GSCL_1_GIO_COUNT_EN_2_SHIFT)</u></td></tr>
<tr><th id="1784">1784</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_GSCL_1_GIO_COUNT_EN_3_SHIFT" data-ref="_M/I40E_GLPCI_GSCL_1_GIO_COUNT_EN_3_SHIFT">I40E_GLPCI_GSCL_1_GIO_COUNT_EN_3_SHIFT</dfn>   3</u></td></tr>
<tr><th id="1785">1785</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_GSCL_1_GIO_COUNT_EN_3_MASK" data-ref="_M/I40E_GLPCI_GSCL_1_GIO_COUNT_EN_3_MASK">I40E_GLPCI_GSCL_1_GIO_COUNT_EN_3_MASK</dfn>    I40E_MASK(0x1, I40E_GLPCI_GSCL_1_GIO_COUNT_EN_3_SHIFT)</u></td></tr>
<tr><th id="1786">1786</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_GSCL_1_LBC_ENABLE_0_SHIFT" data-ref="_M/I40E_GLPCI_GSCL_1_LBC_ENABLE_0_SHIFT">I40E_GLPCI_GSCL_1_LBC_ENABLE_0_SHIFT</dfn>     4</u></td></tr>
<tr><th id="1787">1787</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_GSCL_1_LBC_ENABLE_0_MASK" data-ref="_M/I40E_GLPCI_GSCL_1_LBC_ENABLE_0_MASK">I40E_GLPCI_GSCL_1_LBC_ENABLE_0_MASK</dfn>      I40E_MASK(0x1, I40E_GLPCI_GSCL_1_LBC_ENABLE_0_SHIFT)</u></td></tr>
<tr><th id="1788">1788</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_GSCL_1_LBC_ENABLE_1_SHIFT" data-ref="_M/I40E_GLPCI_GSCL_1_LBC_ENABLE_1_SHIFT">I40E_GLPCI_GSCL_1_LBC_ENABLE_1_SHIFT</dfn>     5</u></td></tr>
<tr><th id="1789">1789</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_GSCL_1_LBC_ENABLE_1_MASK" data-ref="_M/I40E_GLPCI_GSCL_1_LBC_ENABLE_1_MASK">I40E_GLPCI_GSCL_1_LBC_ENABLE_1_MASK</dfn>      I40E_MASK(0x1, I40E_GLPCI_GSCL_1_LBC_ENABLE_1_SHIFT)</u></td></tr>
<tr><th id="1790">1790</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_GSCL_1_LBC_ENABLE_2_SHIFT" data-ref="_M/I40E_GLPCI_GSCL_1_LBC_ENABLE_2_SHIFT">I40E_GLPCI_GSCL_1_LBC_ENABLE_2_SHIFT</dfn>     6</u></td></tr>
<tr><th id="1791">1791</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_GSCL_1_LBC_ENABLE_2_MASK" data-ref="_M/I40E_GLPCI_GSCL_1_LBC_ENABLE_2_MASK">I40E_GLPCI_GSCL_1_LBC_ENABLE_2_MASK</dfn>      I40E_MASK(0x1, I40E_GLPCI_GSCL_1_LBC_ENABLE_2_SHIFT)</u></td></tr>
<tr><th id="1792">1792</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_GSCL_1_LBC_ENABLE_3_SHIFT" data-ref="_M/I40E_GLPCI_GSCL_1_LBC_ENABLE_3_SHIFT">I40E_GLPCI_GSCL_1_LBC_ENABLE_3_SHIFT</dfn>     7</u></td></tr>
<tr><th id="1793">1793</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_GSCL_1_LBC_ENABLE_3_MASK" data-ref="_M/I40E_GLPCI_GSCL_1_LBC_ENABLE_3_MASK">I40E_GLPCI_GSCL_1_LBC_ENABLE_3_MASK</dfn>      I40E_MASK(0x1, I40E_GLPCI_GSCL_1_LBC_ENABLE_3_SHIFT)</u></td></tr>
<tr><th id="1794">1794</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_GSCL_1_PCI_COUNT_LAT_EN_SHIFT" data-ref="_M/I40E_GLPCI_GSCL_1_PCI_COUNT_LAT_EN_SHIFT">I40E_GLPCI_GSCL_1_PCI_COUNT_LAT_EN_SHIFT</dfn> 8</u></td></tr>
<tr><th id="1795">1795</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_GSCL_1_PCI_COUNT_LAT_EN_MASK" data-ref="_M/I40E_GLPCI_GSCL_1_PCI_COUNT_LAT_EN_MASK">I40E_GLPCI_GSCL_1_PCI_COUNT_LAT_EN_MASK</dfn>  I40E_MASK(0x1, I40E_GLPCI_GSCL_1_PCI_COUNT_LAT_EN_SHIFT)</u></td></tr>
<tr><th id="1796">1796</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_GSCL_1_PCI_COUNT_LAT_EV_SHIFT" data-ref="_M/I40E_GLPCI_GSCL_1_PCI_COUNT_LAT_EV_SHIFT">I40E_GLPCI_GSCL_1_PCI_COUNT_LAT_EV_SHIFT</dfn> 9</u></td></tr>
<tr><th id="1797">1797</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_GSCL_1_PCI_COUNT_LAT_EV_MASK" data-ref="_M/I40E_GLPCI_GSCL_1_PCI_COUNT_LAT_EV_MASK">I40E_GLPCI_GSCL_1_PCI_COUNT_LAT_EV_MASK</dfn>  I40E_MASK(0x1F, I40E_GLPCI_GSCL_1_PCI_COUNT_LAT_EV_SHIFT)</u></td></tr>
<tr><th id="1798">1798</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_GSCL_1_PCI_COUNT_BW_EN_SHIFT" data-ref="_M/I40E_GLPCI_GSCL_1_PCI_COUNT_BW_EN_SHIFT">I40E_GLPCI_GSCL_1_PCI_COUNT_BW_EN_SHIFT</dfn>  14</u></td></tr>
<tr><th id="1799">1799</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_GSCL_1_PCI_COUNT_BW_EN_MASK" data-ref="_M/I40E_GLPCI_GSCL_1_PCI_COUNT_BW_EN_MASK">I40E_GLPCI_GSCL_1_PCI_COUNT_BW_EN_MASK</dfn>   I40E_MASK(0x1, I40E_GLPCI_GSCL_1_PCI_COUNT_BW_EN_SHIFT)</u></td></tr>
<tr><th id="1800">1800</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_GSCL_1_PCI_COUNT_BW_EV_SHIFT" data-ref="_M/I40E_GLPCI_GSCL_1_PCI_COUNT_BW_EV_SHIFT">I40E_GLPCI_GSCL_1_PCI_COUNT_BW_EV_SHIFT</dfn>  15</u></td></tr>
<tr><th id="1801">1801</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_GSCL_1_PCI_COUNT_BW_EV_MASK" data-ref="_M/I40E_GLPCI_GSCL_1_PCI_COUNT_BW_EV_MASK">I40E_GLPCI_GSCL_1_PCI_COUNT_BW_EV_MASK</dfn>   I40E_MASK(0x1F, I40E_GLPCI_GSCL_1_PCI_COUNT_BW_EV_SHIFT)</u></td></tr>
<tr><th id="1802">1802</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_GSCL_1_GIO_64_BIT_EN_SHIFT" data-ref="_M/I40E_GLPCI_GSCL_1_GIO_64_BIT_EN_SHIFT">I40E_GLPCI_GSCL_1_GIO_64_BIT_EN_SHIFT</dfn>    28</u></td></tr>
<tr><th id="1803">1803</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_GSCL_1_GIO_64_BIT_EN_MASK" data-ref="_M/I40E_GLPCI_GSCL_1_GIO_64_BIT_EN_MASK">I40E_GLPCI_GSCL_1_GIO_64_BIT_EN_MASK</dfn>     I40E_MASK(0x1, I40E_GLPCI_GSCL_1_GIO_64_BIT_EN_SHIFT)</u></td></tr>
<tr><th id="1804">1804</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_GSCL_1_GIO_COUNT_RESET_SHIFT" data-ref="_M/I40E_GLPCI_GSCL_1_GIO_COUNT_RESET_SHIFT">I40E_GLPCI_GSCL_1_GIO_COUNT_RESET_SHIFT</dfn>  29</u></td></tr>
<tr><th id="1805">1805</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_GSCL_1_GIO_COUNT_RESET_MASK" data-ref="_M/I40E_GLPCI_GSCL_1_GIO_COUNT_RESET_MASK">I40E_GLPCI_GSCL_1_GIO_COUNT_RESET_MASK</dfn>   I40E_MASK(0x1, I40E_GLPCI_GSCL_1_GIO_COUNT_RESET_SHIFT)</u></td></tr>
<tr><th id="1806">1806</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_GSCL_1_GIO_COUNT_STOP_SHIFT" data-ref="_M/I40E_GLPCI_GSCL_1_GIO_COUNT_STOP_SHIFT">I40E_GLPCI_GSCL_1_GIO_COUNT_STOP_SHIFT</dfn>   30</u></td></tr>
<tr><th id="1807">1807</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_GSCL_1_GIO_COUNT_STOP_MASK" data-ref="_M/I40E_GLPCI_GSCL_1_GIO_COUNT_STOP_MASK">I40E_GLPCI_GSCL_1_GIO_COUNT_STOP_MASK</dfn>    I40E_MASK(0x1, I40E_GLPCI_GSCL_1_GIO_COUNT_STOP_SHIFT)</u></td></tr>
<tr><th id="1808">1808</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_GSCL_1_GIO_COUNT_START_SHIFT" data-ref="_M/I40E_GLPCI_GSCL_1_GIO_COUNT_START_SHIFT">I40E_GLPCI_GSCL_1_GIO_COUNT_START_SHIFT</dfn>  31</u></td></tr>
<tr><th id="1809">1809</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_GSCL_1_GIO_COUNT_START_MASK" data-ref="_M/I40E_GLPCI_GSCL_1_GIO_COUNT_START_MASK">I40E_GLPCI_GSCL_1_GIO_COUNT_START_MASK</dfn>   I40E_MASK(0x1, I40E_GLPCI_GSCL_1_GIO_COUNT_START_SHIFT)</u></td></tr>
<tr><th id="1810">1810</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_GSCL_2" data-ref="_M/I40E_GLPCI_GSCL_2">I40E_GLPCI_GSCL_2</dfn>                       0x0009C490 /* Reset: PCIR */</u></td></tr>
<tr><th id="1811">1811</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_GSCL_2_GIO_EVENT_NUM_0_SHIFT" data-ref="_M/I40E_GLPCI_GSCL_2_GIO_EVENT_NUM_0_SHIFT">I40E_GLPCI_GSCL_2_GIO_EVENT_NUM_0_SHIFT</dfn> 0</u></td></tr>
<tr><th id="1812">1812</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_GSCL_2_GIO_EVENT_NUM_0_MASK" data-ref="_M/I40E_GLPCI_GSCL_2_GIO_EVENT_NUM_0_MASK">I40E_GLPCI_GSCL_2_GIO_EVENT_NUM_0_MASK</dfn>  I40E_MASK(0xFF, I40E_GLPCI_GSCL_2_GIO_EVENT_NUM_0_SHIFT)</u></td></tr>
<tr><th id="1813">1813</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_GSCL_2_GIO_EVENT_NUM_1_SHIFT" data-ref="_M/I40E_GLPCI_GSCL_2_GIO_EVENT_NUM_1_SHIFT">I40E_GLPCI_GSCL_2_GIO_EVENT_NUM_1_SHIFT</dfn> 8</u></td></tr>
<tr><th id="1814">1814</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_GSCL_2_GIO_EVENT_NUM_1_MASK" data-ref="_M/I40E_GLPCI_GSCL_2_GIO_EVENT_NUM_1_MASK">I40E_GLPCI_GSCL_2_GIO_EVENT_NUM_1_MASK</dfn>  I40E_MASK(0xFF, I40E_GLPCI_GSCL_2_GIO_EVENT_NUM_1_SHIFT)</u></td></tr>
<tr><th id="1815">1815</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_GSCL_2_GIO_EVENT_NUM_2_SHIFT" data-ref="_M/I40E_GLPCI_GSCL_2_GIO_EVENT_NUM_2_SHIFT">I40E_GLPCI_GSCL_2_GIO_EVENT_NUM_2_SHIFT</dfn> 16</u></td></tr>
<tr><th id="1816">1816</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_GSCL_2_GIO_EVENT_NUM_2_MASK" data-ref="_M/I40E_GLPCI_GSCL_2_GIO_EVENT_NUM_2_MASK">I40E_GLPCI_GSCL_2_GIO_EVENT_NUM_2_MASK</dfn>  I40E_MASK(0xFF, I40E_GLPCI_GSCL_2_GIO_EVENT_NUM_2_SHIFT)</u></td></tr>
<tr><th id="1817">1817</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_GSCL_2_GIO_EVENT_NUM_3_SHIFT" data-ref="_M/I40E_GLPCI_GSCL_2_GIO_EVENT_NUM_3_SHIFT">I40E_GLPCI_GSCL_2_GIO_EVENT_NUM_3_SHIFT</dfn> 24</u></td></tr>
<tr><th id="1818">1818</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_GSCL_2_GIO_EVENT_NUM_3_MASK" data-ref="_M/I40E_GLPCI_GSCL_2_GIO_EVENT_NUM_3_MASK">I40E_GLPCI_GSCL_2_GIO_EVENT_NUM_3_MASK</dfn>  I40E_MASK(0xFF, I40E_GLPCI_GSCL_2_GIO_EVENT_NUM_3_SHIFT)</u></td></tr>
<tr><th id="1819">1819</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_GSCL_5_8" data-ref="_M/I40E_GLPCI_GSCL_5_8">I40E_GLPCI_GSCL_5_8</dfn>(_i)                   (0x0009C494 + ((_i) * 4)) /* _i=0...3 */ /* Reset: PCIR */</u></td></tr>
<tr><th id="1820">1820</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_GSCL_5_8_MAX_INDEX" data-ref="_M/I40E_GLPCI_GSCL_5_8_MAX_INDEX">I40E_GLPCI_GSCL_5_8_MAX_INDEX</dfn>             3</u></td></tr>
<tr><th id="1821">1821</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_GSCL_5_8_LBC_THRESHOLD_N_SHIFT" data-ref="_M/I40E_GLPCI_GSCL_5_8_LBC_THRESHOLD_N_SHIFT">I40E_GLPCI_GSCL_5_8_LBC_THRESHOLD_N_SHIFT</dfn> 0</u></td></tr>
<tr><th id="1822">1822</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_GSCL_5_8_LBC_THRESHOLD_N_MASK" data-ref="_M/I40E_GLPCI_GSCL_5_8_LBC_THRESHOLD_N_MASK">I40E_GLPCI_GSCL_5_8_LBC_THRESHOLD_N_MASK</dfn>  I40E_MASK(0xFFFF, I40E_GLPCI_GSCL_5_8_LBC_THRESHOLD_N_SHIFT)</u></td></tr>
<tr><th id="1823">1823</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_GSCL_5_8_LBC_TIMER_N_SHIFT" data-ref="_M/I40E_GLPCI_GSCL_5_8_LBC_TIMER_N_SHIFT">I40E_GLPCI_GSCL_5_8_LBC_TIMER_N_SHIFT</dfn>     16</u></td></tr>
<tr><th id="1824">1824</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_GSCL_5_8_LBC_TIMER_N_MASK" data-ref="_M/I40E_GLPCI_GSCL_5_8_LBC_TIMER_N_MASK">I40E_GLPCI_GSCL_5_8_LBC_TIMER_N_MASK</dfn>      I40E_MASK(0xFFFF, I40E_GLPCI_GSCL_5_8_LBC_TIMER_N_SHIFT)</u></td></tr>
<tr><th id="1825">1825</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_GSCN_0_3" data-ref="_M/I40E_GLPCI_GSCN_0_3">I40E_GLPCI_GSCN_0_3</dfn>(_i)                 (0x0009C4A4 + ((_i) * 4)) /* _i=0...3 */ /* Reset: PCIR */</u></td></tr>
<tr><th id="1826">1826</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_GSCN_0_3_MAX_INDEX" data-ref="_M/I40E_GLPCI_GSCN_0_3_MAX_INDEX">I40E_GLPCI_GSCN_0_3_MAX_INDEX</dfn>           3</u></td></tr>
<tr><th id="1827">1827</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_GSCN_0_3_EVENT_COUNTER_SHIFT" data-ref="_M/I40E_GLPCI_GSCN_0_3_EVENT_COUNTER_SHIFT">I40E_GLPCI_GSCN_0_3_EVENT_COUNTER_SHIFT</dfn> 0</u></td></tr>
<tr><th id="1828">1828</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_GSCN_0_3_EVENT_COUNTER_MASK" data-ref="_M/I40E_GLPCI_GSCN_0_3_EVENT_COUNTER_MASK">I40E_GLPCI_GSCN_0_3_EVENT_COUNTER_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_GLPCI_GSCN_0_3_EVENT_COUNTER_SHIFT)</u></td></tr>
<tr><th id="1829">1829</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_LBARCTRL" data-ref="_M/I40E_GLPCI_LBARCTRL">I40E_GLPCI_LBARCTRL</dfn>                    0x000BE484 /* Reset: POR */</u></td></tr>
<tr><th id="1830">1830</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_LBARCTRL_PREFBAR_SHIFT" data-ref="_M/I40E_GLPCI_LBARCTRL_PREFBAR_SHIFT">I40E_GLPCI_LBARCTRL_PREFBAR_SHIFT</dfn>      0</u></td></tr>
<tr><th id="1831">1831</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_LBARCTRL_PREFBAR_MASK" data-ref="_M/I40E_GLPCI_LBARCTRL_PREFBAR_MASK">I40E_GLPCI_LBARCTRL_PREFBAR_MASK</dfn>       I40E_MASK(0x1, I40E_GLPCI_LBARCTRL_PREFBAR_SHIFT)</u></td></tr>
<tr><th id="1832">1832</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_LBARCTRL_BAR32_SHIFT" data-ref="_M/I40E_GLPCI_LBARCTRL_BAR32_SHIFT">I40E_GLPCI_LBARCTRL_BAR32_SHIFT</dfn>        1</u></td></tr>
<tr><th id="1833">1833</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_LBARCTRL_BAR32_MASK" data-ref="_M/I40E_GLPCI_LBARCTRL_BAR32_MASK">I40E_GLPCI_LBARCTRL_BAR32_MASK</dfn>         I40E_MASK(0x1, I40E_GLPCI_LBARCTRL_BAR32_SHIFT)</u></td></tr>
<tr><th id="1834">1834</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_LBARCTRL_FLASH_EXPOSE_SHIFT" data-ref="_M/I40E_GLPCI_LBARCTRL_FLASH_EXPOSE_SHIFT">I40E_GLPCI_LBARCTRL_FLASH_EXPOSE_SHIFT</dfn> 3</u></td></tr>
<tr><th id="1835">1835</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_LBARCTRL_FLASH_EXPOSE_MASK" data-ref="_M/I40E_GLPCI_LBARCTRL_FLASH_EXPOSE_MASK">I40E_GLPCI_LBARCTRL_FLASH_EXPOSE_MASK</dfn>  I40E_MASK(0x1, I40E_GLPCI_LBARCTRL_FLASH_EXPOSE_SHIFT)</u></td></tr>
<tr><th id="1836">1836</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_LBARCTRL_RSVD_4_SHIFT" data-ref="_M/I40E_GLPCI_LBARCTRL_RSVD_4_SHIFT">I40E_GLPCI_LBARCTRL_RSVD_4_SHIFT</dfn>       4</u></td></tr>
<tr><th id="1837">1837</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_LBARCTRL_RSVD_4_MASK" data-ref="_M/I40E_GLPCI_LBARCTRL_RSVD_4_MASK">I40E_GLPCI_LBARCTRL_RSVD_4_MASK</dfn>        I40E_MASK(0x3, I40E_GLPCI_LBARCTRL_RSVD_4_SHIFT)</u></td></tr>
<tr><th id="1838">1838</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_LBARCTRL_FL_SIZE_SHIFT" data-ref="_M/I40E_GLPCI_LBARCTRL_FL_SIZE_SHIFT">I40E_GLPCI_LBARCTRL_FL_SIZE_SHIFT</dfn>      6</u></td></tr>
<tr><th id="1839">1839</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_LBARCTRL_FL_SIZE_MASK" data-ref="_M/I40E_GLPCI_LBARCTRL_FL_SIZE_MASK">I40E_GLPCI_LBARCTRL_FL_SIZE_MASK</dfn>       I40E_MASK(0x7, I40E_GLPCI_LBARCTRL_FL_SIZE_SHIFT)</u></td></tr>
<tr><th id="1840">1840</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_LBARCTRL_RSVD_10_SHIFT" data-ref="_M/I40E_GLPCI_LBARCTRL_RSVD_10_SHIFT">I40E_GLPCI_LBARCTRL_RSVD_10_SHIFT</dfn>      10</u></td></tr>
<tr><th id="1841">1841</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_LBARCTRL_RSVD_10_MASK" data-ref="_M/I40E_GLPCI_LBARCTRL_RSVD_10_MASK">I40E_GLPCI_LBARCTRL_RSVD_10_MASK</dfn>       I40E_MASK(0x1, I40E_GLPCI_LBARCTRL_RSVD_10_SHIFT)</u></td></tr>
<tr><th id="1842">1842</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_LBARCTRL_EXROM_SIZE_SHIFT" data-ref="_M/I40E_GLPCI_LBARCTRL_EXROM_SIZE_SHIFT">I40E_GLPCI_LBARCTRL_EXROM_SIZE_SHIFT</dfn>   11</u></td></tr>
<tr><th id="1843">1843</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_LBARCTRL_EXROM_SIZE_MASK" data-ref="_M/I40E_GLPCI_LBARCTRL_EXROM_SIZE_MASK">I40E_GLPCI_LBARCTRL_EXROM_SIZE_MASK</dfn>    I40E_MASK(0x7, I40E_GLPCI_LBARCTRL_EXROM_SIZE_SHIFT)</u></td></tr>
<tr><th id="1844">1844</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_LINKCAP" data-ref="_M/I40E_GLPCI_LINKCAP">I40E_GLPCI_LINKCAP</dfn>                          0x000BE4AC /* Reset: PCIR */</u></td></tr>
<tr><th id="1845">1845</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_LINKCAP_LINK_SPEEDS_VECTOR_SHIFT" data-ref="_M/I40E_GLPCI_LINKCAP_LINK_SPEEDS_VECTOR_SHIFT">I40E_GLPCI_LINKCAP_LINK_SPEEDS_VECTOR_SHIFT</dfn> 0</u></td></tr>
<tr><th id="1846">1846</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_LINKCAP_LINK_SPEEDS_VECTOR_MASK" data-ref="_M/I40E_GLPCI_LINKCAP_LINK_SPEEDS_VECTOR_MASK">I40E_GLPCI_LINKCAP_LINK_SPEEDS_VECTOR_MASK</dfn>  I40E_MASK(0x3F, I40E_GLPCI_LINKCAP_LINK_SPEEDS_VECTOR_SHIFT)</u></td></tr>
<tr><th id="1847">1847</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_LINKCAP_MAX_PAYLOAD_SHIFT" data-ref="_M/I40E_GLPCI_LINKCAP_MAX_PAYLOAD_SHIFT">I40E_GLPCI_LINKCAP_MAX_PAYLOAD_SHIFT</dfn>        6</u></td></tr>
<tr><th id="1848">1848</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_LINKCAP_MAX_PAYLOAD_MASK" data-ref="_M/I40E_GLPCI_LINKCAP_MAX_PAYLOAD_MASK">I40E_GLPCI_LINKCAP_MAX_PAYLOAD_MASK</dfn>         I40E_MASK(0x7, I40E_GLPCI_LINKCAP_MAX_PAYLOAD_SHIFT)</u></td></tr>
<tr><th id="1849">1849</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_LINKCAP_MAX_LINK_WIDTH_SHIFT" data-ref="_M/I40E_GLPCI_LINKCAP_MAX_LINK_WIDTH_SHIFT">I40E_GLPCI_LINKCAP_MAX_LINK_WIDTH_SHIFT</dfn>     9</u></td></tr>
<tr><th id="1850">1850</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_LINKCAP_MAX_LINK_WIDTH_MASK" data-ref="_M/I40E_GLPCI_LINKCAP_MAX_LINK_WIDTH_MASK">I40E_GLPCI_LINKCAP_MAX_LINK_WIDTH_MASK</dfn>      I40E_MASK(0xF, I40E_GLPCI_LINKCAP_MAX_LINK_WIDTH_SHIFT)</u></td></tr>
<tr><th id="1851">1851</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_PCIERR" data-ref="_M/I40E_GLPCI_PCIERR">I40E_GLPCI_PCIERR</dfn>                    0x000BE4FC /* Reset: PCIR */</u></td></tr>
<tr><th id="1852">1852</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_PCIERR_PCIE_ERR_REP_SHIFT" data-ref="_M/I40E_GLPCI_PCIERR_PCIE_ERR_REP_SHIFT">I40E_GLPCI_PCIERR_PCIE_ERR_REP_SHIFT</dfn> 0</u></td></tr>
<tr><th id="1853">1853</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_PCIERR_PCIE_ERR_REP_MASK" data-ref="_M/I40E_GLPCI_PCIERR_PCIE_ERR_REP_MASK">I40E_GLPCI_PCIERR_PCIE_ERR_REP_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_GLPCI_PCIERR_PCIE_ERR_REP_SHIFT)</u></td></tr>
<tr><th id="1854">1854</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_PKTCT" data-ref="_M/I40E_GLPCI_PKTCT">I40E_GLPCI_PKTCT</dfn>                        0x0009C4BC /* Reset: PCIR */</u></td></tr>
<tr><th id="1855">1855</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_PKTCT_PCI_COUNT_BW_PCT_SHIFT" data-ref="_M/I40E_GLPCI_PKTCT_PCI_COUNT_BW_PCT_SHIFT">I40E_GLPCI_PKTCT_PCI_COUNT_BW_PCT_SHIFT</dfn> 0</u></td></tr>
<tr><th id="1856">1856</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_PKTCT_PCI_COUNT_BW_PCT_MASK" data-ref="_M/I40E_GLPCI_PKTCT_PCI_COUNT_BW_PCT_MASK">I40E_GLPCI_PKTCT_PCI_COUNT_BW_PCT_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_GLPCI_PKTCT_PCI_COUNT_BW_PCT_SHIFT)</u></td></tr>
<tr><th id="1857">1857</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_PM_MUX_NPQ" data-ref="_M/I40E_GLPCI_PM_MUX_NPQ">I40E_GLPCI_PM_MUX_NPQ</dfn>                        0x0009C4F4 /* Reset: PCIR */</u></td></tr>
<tr><th id="1858">1858</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_PM_MUX_NPQ_NPQ_NUM_PORT_SEL_SHIFT" data-ref="_M/I40E_GLPCI_PM_MUX_NPQ_NPQ_NUM_PORT_SEL_SHIFT">I40E_GLPCI_PM_MUX_NPQ_NPQ_NUM_PORT_SEL_SHIFT</dfn> 0</u></td></tr>
<tr><th id="1859">1859</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_PM_MUX_NPQ_NPQ_NUM_PORT_SEL_MASK" data-ref="_M/I40E_GLPCI_PM_MUX_NPQ_NPQ_NUM_PORT_SEL_MASK">I40E_GLPCI_PM_MUX_NPQ_NPQ_NUM_PORT_SEL_MASK</dfn>  I40E_MASK(0x7, I40E_GLPCI_PM_MUX_NPQ_NPQ_NUM_PORT_SEL_SHIFT)</u></td></tr>
<tr><th id="1860">1860</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_PM_MUX_NPQ_INNER_NPQ_SEL_SHIFT" data-ref="_M/I40E_GLPCI_PM_MUX_NPQ_INNER_NPQ_SEL_SHIFT">I40E_GLPCI_PM_MUX_NPQ_INNER_NPQ_SEL_SHIFT</dfn>    16</u></td></tr>
<tr><th id="1861">1861</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_PM_MUX_NPQ_INNER_NPQ_SEL_MASK" data-ref="_M/I40E_GLPCI_PM_MUX_NPQ_INNER_NPQ_SEL_MASK">I40E_GLPCI_PM_MUX_NPQ_INNER_NPQ_SEL_MASK</dfn>     I40E_MASK(0x1F, I40E_GLPCI_PM_MUX_NPQ_INNER_NPQ_SEL_SHIFT)</u></td></tr>
<tr><th id="1862">1862</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_PM_MUX_PFB" data-ref="_M/I40E_GLPCI_PM_MUX_PFB">I40E_GLPCI_PM_MUX_PFB</dfn>                      0x0009C4F0 /* Reset: PCIR */</u></td></tr>
<tr><th id="1863">1863</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_PM_MUX_PFB_PFB_PORT_SEL_SHIFT" data-ref="_M/I40E_GLPCI_PM_MUX_PFB_PFB_PORT_SEL_SHIFT">I40E_GLPCI_PM_MUX_PFB_PFB_PORT_SEL_SHIFT</dfn>   0</u></td></tr>
<tr><th id="1864">1864</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_PM_MUX_PFB_PFB_PORT_SEL_MASK" data-ref="_M/I40E_GLPCI_PM_MUX_PFB_PFB_PORT_SEL_MASK">I40E_GLPCI_PM_MUX_PFB_PFB_PORT_SEL_MASK</dfn>    I40E_MASK(0x1F, I40E_GLPCI_PM_MUX_PFB_PFB_PORT_SEL_SHIFT)</u></td></tr>
<tr><th id="1865">1865</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_PM_MUX_PFB_INNER_PORT_SEL_SHIFT" data-ref="_M/I40E_GLPCI_PM_MUX_PFB_INNER_PORT_SEL_SHIFT">I40E_GLPCI_PM_MUX_PFB_INNER_PORT_SEL_SHIFT</dfn> 16</u></td></tr>
<tr><th id="1866">1866</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_PM_MUX_PFB_INNER_PORT_SEL_MASK" data-ref="_M/I40E_GLPCI_PM_MUX_PFB_INNER_PORT_SEL_MASK">I40E_GLPCI_PM_MUX_PFB_INNER_PORT_SEL_MASK</dfn>  I40E_MASK(0x7, I40E_GLPCI_PM_MUX_PFB_INNER_PORT_SEL_SHIFT)</u></td></tr>
<tr><th id="1867">1867</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_PMSUP" data-ref="_M/I40E_GLPCI_PMSUP">I40E_GLPCI_PMSUP</dfn>                    0x000BE4B0 /* Reset: PCIR */</u></td></tr>
<tr><th id="1868">1868</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_PMSUP_ASPM_SUP_SHIFT" data-ref="_M/I40E_GLPCI_PMSUP_ASPM_SUP_SHIFT">I40E_GLPCI_PMSUP_ASPM_SUP_SHIFT</dfn>     0</u></td></tr>
<tr><th id="1869">1869</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_PMSUP_ASPM_SUP_MASK" data-ref="_M/I40E_GLPCI_PMSUP_ASPM_SUP_MASK">I40E_GLPCI_PMSUP_ASPM_SUP_MASK</dfn>      I40E_MASK(0x3, I40E_GLPCI_PMSUP_ASPM_SUP_SHIFT)</u></td></tr>
<tr><th id="1870">1870</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_PMSUP_L0S_EXIT_LAT_SHIFT" data-ref="_M/I40E_GLPCI_PMSUP_L0S_EXIT_LAT_SHIFT">I40E_GLPCI_PMSUP_L0S_EXIT_LAT_SHIFT</dfn> 2</u></td></tr>
<tr><th id="1871">1871</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_PMSUP_L0S_EXIT_LAT_MASK" data-ref="_M/I40E_GLPCI_PMSUP_L0S_EXIT_LAT_MASK">I40E_GLPCI_PMSUP_L0S_EXIT_LAT_MASK</dfn>  I40E_MASK(0x7, I40E_GLPCI_PMSUP_L0S_EXIT_LAT_SHIFT)</u></td></tr>
<tr><th id="1872">1872</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_PMSUP_L1_EXIT_LAT_SHIFT" data-ref="_M/I40E_GLPCI_PMSUP_L1_EXIT_LAT_SHIFT">I40E_GLPCI_PMSUP_L1_EXIT_LAT_SHIFT</dfn>  5</u></td></tr>
<tr><th id="1873">1873</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_PMSUP_L1_EXIT_LAT_MASK" data-ref="_M/I40E_GLPCI_PMSUP_L1_EXIT_LAT_MASK">I40E_GLPCI_PMSUP_L1_EXIT_LAT_MASK</dfn>   I40E_MASK(0x7, I40E_GLPCI_PMSUP_L1_EXIT_LAT_SHIFT)</u></td></tr>
<tr><th id="1874">1874</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_PMSUP_L0S_ACC_LAT_SHIFT" data-ref="_M/I40E_GLPCI_PMSUP_L0S_ACC_LAT_SHIFT">I40E_GLPCI_PMSUP_L0S_ACC_LAT_SHIFT</dfn>  8</u></td></tr>
<tr><th id="1875">1875</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_PMSUP_L0S_ACC_LAT_MASK" data-ref="_M/I40E_GLPCI_PMSUP_L0S_ACC_LAT_MASK">I40E_GLPCI_PMSUP_L0S_ACC_LAT_MASK</dfn>   I40E_MASK(0x7, I40E_GLPCI_PMSUP_L0S_ACC_LAT_SHIFT)</u></td></tr>
<tr><th id="1876">1876</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_PMSUP_L1_ACC_LAT_SHIFT" data-ref="_M/I40E_GLPCI_PMSUP_L1_ACC_LAT_SHIFT">I40E_GLPCI_PMSUP_L1_ACC_LAT_SHIFT</dfn>   11</u></td></tr>
<tr><th id="1877">1877</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_PMSUP_L1_ACC_LAT_MASK" data-ref="_M/I40E_GLPCI_PMSUP_L1_ACC_LAT_MASK">I40E_GLPCI_PMSUP_L1_ACC_LAT_MASK</dfn>    I40E_MASK(0x7, I40E_GLPCI_PMSUP_L1_ACC_LAT_SHIFT)</u></td></tr>
<tr><th id="1878">1878</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_PMSUP_SLOT_CLK_SHIFT" data-ref="_M/I40E_GLPCI_PMSUP_SLOT_CLK_SHIFT">I40E_GLPCI_PMSUP_SLOT_CLK_SHIFT</dfn>     14</u></td></tr>
<tr><th id="1879">1879</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_PMSUP_SLOT_CLK_MASK" data-ref="_M/I40E_GLPCI_PMSUP_SLOT_CLK_MASK">I40E_GLPCI_PMSUP_SLOT_CLK_MASK</dfn>      I40E_MASK(0x1, I40E_GLPCI_PMSUP_SLOT_CLK_SHIFT)</u></td></tr>
<tr><th id="1880">1880</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_PMSUP_OBFF_SUP_SHIFT" data-ref="_M/I40E_GLPCI_PMSUP_OBFF_SUP_SHIFT">I40E_GLPCI_PMSUP_OBFF_SUP_SHIFT</dfn>     15</u></td></tr>
<tr><th id="1881">1881</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_PMSUP_OBFF_SUP_MASK" data-ref="_M/I40E_GLPCI_PMSUP_OBFF_SUP_MASK">I40E_GLPCI_PMSUP_OBFF_SUP_MASK</dfn>      I40E_MASK(0x3, I40E_GLPCI_PMSUP_OBFF_SUP_SHIFT)</u></td></tr>
<tr><th id="1882">1882</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_PQ_MAX_USED_SPC" data-ref="_M/I40E_GLPCI_PQ_MAX_USED_SPC">I40E_GLPCI_PQ_MAX_USED_SPC</dfn>                                0x0009C4EC /* Reset: PCIR */</u></td></tr>
<tr><th id="1883">1883</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_PQ_MAX_USED_SPC_GLPCI_PQ_MAX_USED_SPC_12_SHIFT" data-ref="_M/I40E_GLPCI_PQ_MAX_USED_SPC_GLPCI_PQ_MAX_USED_SPC_12_SHIFT">I40E_GLPCI_PQ_MAX_USED_SPC_GLPCI_PQ_MAX_USED_SPC_12_SHIFT</dfn> 0</u></td></tr>
<tr><th id="1884">1884</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_PQ_MAX_USED_SPC_GLPCI_PQ_MAX_USED_SPC_12_MASK" data-ref="_M/I40E_GLPCI_PQ_MAX_USED_SPC_GLPCI_PQ_MAX_USED_SPC_12_MASK">I40E_GLPCI_PQ_MAX_USED_SPC_GLPCI_PQ_MAX_USED_SPC_12_MASK</dfn>  I40E_MASK(0xFF, I40E_GLPCI_PQ_MAX_USED_SPC_GLPCI_PQ_MAX_USED_SPC_12_SHIFT)</u></td></tr>
<tr><th id="1885">1885</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_PQ_MAX_USED_SPC_GLPCI_PQ_MAX_USED_SPC_13_SHIFT" data-ref="_M/I40E_GLPCI_PQ_MAX_USED_SPC_GLPCI_PQ_MAX_USED_SPC_13_SHIFT">I40E_GLPCI_PQ_MAX_USED_SPC_GLPCI_PQ_MAX_USED_SPC_13_SHIFT</dfn> 8</u></td></tr>
<tr><th id="1886">1886</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_PQ_MAX_USED_SPC_GLPCI_PQ_MAX_USED_SPC_13_MASK" data-ref="_M/I40E_GLPCI_PQ_MAX_USED_SPC_GLPCI_PQ_MAX_USED_SPC_13_MASK">I40E_GLPCI_PQ_MAX_USED_SPC_GLPCI_PQ_MAX_USED_SPC_13_MASK</dfn>  I40E_MASK(0xFF, I40E_GLPCI_PQ_MAX_USED_SPC_GLPCI_PQ_MAX_USED_SPC_13_SHIFT)</u></td></tr>
<tr><th id="1887">1887</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_PWRDATA" data-ref="_M/I40E_GLPCI_PWRDATA">I40E_GLPCI_PWRDATA</dfn>                  0x000BE490 /* Reset: PCIR */</u></td></tr>
<tr><th id="1888">1888</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_PWRDATA_D0_POWER_SHIFT" data-ref="_M/I40E_GLPCI_PWRDATA_D0_POWER_SHIFT">I40E_GLPCI_PWRDATA_D0_POWER_SHIFT</dfn>   0</u></td></tr>
<tr><th id="1889">1889</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_PWRDATA_D0_POWER_MASK" data-ref="_M/I40E_GLPCI_PWRDATA_D0_POWER_MASK">I40E_GLPCI_PWRDATA_D0_POWER_MASK</dfn>    I40E_MASK(0xFF, I40E_GLPCI_PWRDATA_D0_POWER_SHIFT)</u></td></tr>
<tr><th id="1890">1890</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_PWRDATA_COMM_POWER_SHIFT" data-ref="_M/I40E_GLPCI_PWRDATA_COMM_POWER_SHIFT">I40E_GLPCI_PWRDATA_COMM_POWER_SHIFT</dfn> 8</u></td></tr>
<tr><th id="1891">1891</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_PWRDATA_COMM_POWER_MASK" data-ref="_M/I40E_GLPCI_PWRDATA_COMM_POWER_MASK">I40E_GLPCI_PWRDATA_COMM_POWER_MASK</dfn>  I40E_MASK(0xFF, I40E_GLPCI_PWRDATA_COMM_POWER_SHIFT)</u></td></tr>
<tr><th id="1892">1892</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_PWRDATA_D3_POWER_SHIFT" data-ref="_M/I40E_GLPCI_PWRDATA_D3_POWER_SHIFT">I40E_GLPCI_PWRDATA_D3_POWER_SHIFT</dfn>   16</u></td></tr>
<tr><th id="1893">1893</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_PWRDATA_D3_POWER_MASK" data-ref="_M/I40E_GLPCI_PWRDATA_D3_POWER_MASK">I40E_GLPCI_PWRDATA_D3_POWER_MASK</dfn>    I40E_MASK(0xFF, I40E_GLPCI_PWRDATA_D3_POWER_SHIFT)</u></td></tr>
<tr><th id="1894">1894</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_PWRDATA_DATA_SCALE_SHIFT" data-ref="_M/I40E_GLPCI_PWRDATA_DATA_SCALE_SHIFT">I40E_GLPCI_PWRDATA_DATA_SCALE_SHIFT</dfn> 24</u></td></tr>
<tr><th id="1895">1895</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_PWRDATA_DATA_SCALE_MASK" data-ref="_M/I40E_GLPCI_PWRDATA_DATA_SCALE_MASK">I40E_GLPCI_PWRDATA_DATA_SCALE_MASK</dfn>  I40E_MASK(0x3, I40E_GLPCI_PWRDATA_DATA_SCALE_SHIFT)</u></td></tr>
<tr><th id="1896">1896</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_REVID" data-ref="_M/I40E_GLPCI_REVID">I40E_GLPCI_REVID</dfn>                 0x000BE4B4 /* Reset: PCIR */</u></td></tr>
<tr><th id="1897">1897</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_REVID_NVM_REVID_SHIFT" data-ref="_M/I40E_GLPCI_REVID_NVM_REVID_SHIFT">I40E_GLPCI_REVID_NVM_REVID_SHIFT</dfn> 0</u></td></tr>
<tr><th id="1898">1898</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_REVID_NVM_REVID_MASK" data-ref="_M/I40E_GLPCI_REVID_NVM_REVID_MASK">I40E_GLPCI_REVID_NVM_REVID_MASK</dfn>  I40E_MASK(0xFF, I40E_GLPCI_REVID_NVM_REVID_SHIFT)</u></td></tr>
<tr><th id="1899">1899</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_SERH" data-ref="_M/I40E_GLPCI_SERH">I40E_GLPCI_SERH</dfn>                 0x000BE49C /* Reset: PCIR */</u></td></tr>
<tr><th id="1900">1900</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_SERH_SER_NUM_H_SHIFT" data-ref="_M/I40E_GLPCI_SERH_SER_NUM_H_SHIFT">I40E_GLPCI_SERH_SER_NUM_H_SHIFT</dfn> 0</u></td></tr>
<tr><th id="1901">1901</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_SERH_SER_NUM_H_MASK" data-ref="_M/I40E_GLPCI_SERH_SER_NUM_H_MASK">I40E_GLPCI_SERH_SER_NUM_H_MASK</dfn>  I40E_MASK(0xFFFF, I40E_GLPCI_SERH_SER_NUM_H_SHIFT)</u></td></tr>
<tr><th id="1902">1902</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_SERL" data-ref="_M/I40E_GLPCI_SERL">I40E_GLPCI_SERL</dfn>                 0x000BE498 /* Reset: PCIR */</u></td></tr>
<tr><th id="1903">1903</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_SERL_SER_NUM_L_SHIFT" data-ref="_M/I40E_GLPCI_SERL_SER_NUM_L_SHIFT">I40E_GLPCI_SERL_SER_NUM_L_SHIFT</dfn> 0</u></td></tr>
<tr><th id="1904">1904</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_SERL_SER_NUM_L_MASK" data-ref="_M/I40E_GLPCI_SERL_SER_NUM_L_MASK">I40E_GLPCI_SERL_SER_NUM_L_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_GLPCI_SERL_SER_NUM_L_SHIFT)</u></td></tr>
<tr><th id="1905">1905</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_SPARE_BITS_0" data-ref="_M/I40E_GLPCI_SPARE_BITS_0">I40E_GLPCI_SPARE_BITS_0</dfn>                  0x0009C4F8 /* Reset: PCIR */</u></td></tr>
<tr><th id="1906">1906</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_SPARE_BITS_0_SPARE_BITS_SHIFT" data-ref="_M/I40E_GLPCI_SPARE_BITS_0_SPARE_BITS_SHIFT">I40E_GLPCI_SPARE_BITS_0_SPARE_BITS_SHIFT</dfn> 0</u></td></tr>
<tr><th id="1907">1907</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_SPARE_BITS_0_SPARE_BITS_MASK" data-ref="_M/I40E_GLPCI_SPARE_BITS_0_SPARE_BITS_MASK">I40E_GLPCI_SPARE_BITS_0_SPARE_BITS_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_GLPCI_SPARE_BITS_0_SPARE_BITS_SHIFT)</u></td></tr>
<tr><th id="1908">1908</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_SPARE_BITS_1" data-ref="_M/I40E_GLPCI_SPARE_BITS_1">I40E_GLPCI_SPARE_BITS_1</dfn>                  0x0009C4FC /* Reset: PCIR */</u></td></tr>
<tr><th id="1909">1909</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_SPARE_BITS_1_SPARE_BITS_SHIFT" data-ref="_M/I40E_GLPCI_SPARE_BITS_1_SPARE_BITS_SHIFT">I40E_GLPCI_SPARE_BITS_1_SPARE_BITS_SHIFT</dfn> 0</u></td></tr>
<tr><th id="1910">1910</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_SPARE_BITS_1_SPARE_BITS_MASK" data-ref="_M/I40E_GLPCI_SPARE_BITS_1_SPARE_BITS_MASK">I40E_GLPCI_SPARE_BITS_1_SPARE_BITS_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_GLPCI_SPARE_BITS_1_SPARE_BITS_SHIFT)</u></td></tr>
<tr><th id="1911">1911</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_SUBVENID" data-ref="_M/I40E_GLPCI_SUBVENID">I40E_GLPCI_SUBVENID</dfn>                  0x000BE48C /* Reset: PCIR */</u></td></tr>
<tr><th id="1912">1912</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_SUBVENID_SUB_VEN_ID_SHIFT" data-ref="_M/I40E_GLPCI_SUBVENID_SUB_VEN_ID_SHIFT">I40E_GLPCI_SUBVENID_SUB_VEN_ID_SHIFT</dfn> 0</u></td></tr>
<tr><th id="1913">1913</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_SUBVENID_SUB_VEN_ID_MASK" data-ref="_M/I40E_GLPCI_SUBVENID_SUB_VEN_ID_MASK">I40E_GLPCI_SUBVENID_SUB_VEN_ID_MASK</dfn>  I40E_MASK(0xFFFF, I40E_GLPCI_SUBVENID_SUB_VEN_ID_SHIFT)</u></td></tr>
<tr><th id="1914">1914</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_UPADD" data-ref="_M/I40E_GLPCI_UPADD">I40E_GLPCI_UPADD</dfn>               0x000BE4F8 /* Reset: PCIR */</u></td></tr>
<tr><th id="1915">1915</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_UPADD_ADDRESS_SHIFT" data-ref="_M/I40E_GLPCI_UPADD_ADDRESS_SHIFT">I40E_GLPCI_UPADD_ADDRESS_SHIFT</dfn> 1</u></td></tr>
<tr><th id="1916">1916</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_UPADD_ADDRESS_MASK" data-ref="_M/I40E_GLPCI_UPADD_ADDRESS_MASK">I40E_GLPCI_UPADD_ADDRESS_MASK</dfn>  I40E_MASK(0x7FFFFFFF, I40E_GLPCI_UPADD_ADDRESS_SHIFT)</u></td></tr>
<tr><th id="1917">1917</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_VENDORID" data-ref="_M/I40E_GLPCI_VENDORID">I40E_GLPCI_VENDORID</dfn>                0x000BE518 /* Reset: PCIR */</u></td></tr>
<tr><th id="1918">1918</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_VENDORID_VENDORID_SHIFT" data-ref="_M/I40E_GLPCI_VENDORID_VENDORID_SHIFT">I40E_GLPCI_VENDORID_VENDORID_SHIFT</dfn> 0</u></td></tr>
<tr><th id="1919">1919</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_VENDORID_VENDORID_MASK" data-ref="_M/I40E_GLPCI_VENDORID_VENDORID_MASK">I40E_GLPCI_VENDORID_VENDORID_MASK</dfn>  I40E_MASK(0xFFFF, I40E_GLPCI_VENDORID_VENDORID_SHIFT)</u></td></tr>
<tr><th id="1920">1920</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_VFSUP" data-ref="_M/I40E_GLPCI_VFSUP">I40E_GLPCI_VFSUP</dfn>                   0x000BE4B8 /* Reset: PCIR */</u></td></tr>
<tr><th id="1921">1921</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_VFSUP_VF_PREFETCH_SHIFT" data-ref="_M/I40E_GLPCI_VFSUP_VF_PREFETCH_SHIFT">I40E_GLPCI_VFSUP_VF_PREFETCH_SHIFT</dfn> 0</u></td></tr>
<tr><th id="1922">1922</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_VFSUP_VF_PREFETCH_MASK" data-ref="_M/I40E_GLPCI_VFSUP_VF_PREFETCH_MASK">I40E_GLPCI_VFSUP_VF_PREFETCH_MASK</dfn>  I40E_MASK(0x1, I40E_GLPCI_VFSUP_VF_PREFETCH_SHIFT)</u></td></tr>
<tr><th id="1923">1923</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_VFSUP_VR_BAR_TYPE_SHIFT" data-ref="_M/I40E_GLPCI_VFSUP_VR_BAR_TYPE_SHIFT">I40E_GLPCI_VFSUP_VR_BAR_TYPE_SHIFT</dfn> 1</u></td></tr>
<tr><th id="1924">1924</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_VFSUP_VR_BAR_TYPE_MASK" data-ref="_M/I40E_GLPCI_VFSUP_VR_BAR_TYPE_MASK">I40E_GLPCI_VFSUP_VR_BAR_TYPE_MASK</dfn>  I40E_MASK(0x1, I40E_GLPCI_VFSUP_VR_BAR_TYPE_SHIFT)</u></td></tr>
<tr><th id="1925">1925</th><td><u>#define <dfn class="macro" id="_M/I40E_GLTPH_CTRL" data-ref="_M/I40E_GLTPH_CTRL">I40E_GLTPH_CTRL</dfn>                         0x000BE480 /* Reset: PCIR */</u></td></tr>
<tr><th id="1926">1926</th><td><u>#define <dfn class="macro" id="_M/I40E_GLTPH_CTRL_DESC_PH_SHIFT" data-ref="_M/I40E_GLTPH_CTRL_DESC_PH_SHIFT">I40E_GLTPH_CTRL_DESC_PH_SHIFT</dfn>           9</u></td></tr>
<tr><th id="1927">1927</th><td><u>#define <dfn class="macro" id="_M/I40E_GLTPH_CTRL_DESC_PH_MASK" data-ref="_M/I40E_GLTPH_CTRL_DESC_PH_MASK">I40E_GLTPH_CTRL_DESC_PH_MASK</dfn>            I40E_MASK(0x3, I40E_GLTPH_CTRL_DESC_PH_SHIFT)</u></td></tr>
<tr><th id="1928">1928</th><td><u>#define <dfn class="macro" id="_M/I40E_GLTPH_CTRL_DATA_PH_SHIFT" data-ref="_M/I40E_GLTPH_CTRL_DATA_PH_SHIFT">I40E_GLTPH_CTRL_DATA_PH_SHIFT</dfn>           11</u></td></tr>
<tr><th id="1929">1929</th><td><u>#define <dfn class="macro" id="_M/I40E_GLTPH_CTRL_DATA_PH_MASK" data-ref="_M/I40E_GLTPH_CTRL_DATA_PH_MASK">I40E_GLTPH_CTRL_DATA_PH_MASK</dfn>            I40E_MASK(0x3, I40E_GLTPH_CTRL_DATA_PH_SHIFT)</u></td></tr>
<tr><th id="1930">1930</th><td><u>#define <dfn class="macro" id="_M/I40E_PF_FUNC_RID" data-ref="_M/I40E_PF_FUNC_RID">I40E_PF_FUNC_RID</dfn>                       0x0009C000 /* Reset: PCIR */</u></td></tr>
<tr><th id="1931">1931</th><td><u>#define <dfn class="macro" id="_M/I40E_PF_FUNC_RID_FUNCTION_NUMBER_SHIFT" data-ref="_M/I40E_PF_FUNC_RID_FUNCTION_NUMBER_SHIFT">I40E_PF_FUNC_RID_FUNCTION_NUMBER_SHIFT</dfn> 0</u></td></tr>
<tr><th id="1932">1932</th><td><u>#define <dfn class="macro" id="_M/I40E_PF_FUNC_RID_FUNCTION_NUMBER_MASK" data-ref="_M/I40E_PF_FUNC_RID_FUNCTION_NUMBER_MASK">I40E_PF_FUNC_RID_FUNCTION_NUMBER_MASK</dfn>  I40E_MASK(0x7, I40E_PF_FUNC_RID_FUNCTION_NUMBER_SHIFT)</u></td></tr>
<tr><th id="1933">1933</th><td><u>#define <dfn class="macro" id="_M/I40E_PF_FUNC_RID_DEVICE_NUMBER_SHIFT" data-ref="_M/I40E_PF_FUNC_RID_DEVICE_NUMBER_SHIFT">I40E_PF_FUNC_RID_DEVICE_NUMBER_SHIFT</dfn>   3</u></td></tr>
<tr><th id="1934">1934</th><td><u>#define <dfn class="macro" id="_M/I40E_PF_FUNC_RID_DEVICE_NUMBER_MASK" data-ref="_M/I40E_PF_FUNC_RID_DEVICE_NUMBER_MASK">I40E_PF_FUNC_RID_DEVICE_NUMBER_MASK</dfn>    I40E_MASK(0x1F, I40E_PF_FUNC_RID_DEVICE_NUMBER_SHIFT)</u></td></tr>
<tr><th id="1935">1935</th><td><u>#define <dfn class="macro" id="_M/I40E_PF_FUNC_RID_BUS_NUMBER_SHIFT" data-ref="_M/I40E_PF_FUNC_RID_BUS_NUMBER_SHIFT">I40E_PF_FUNC_RID_BUS_NUMBER_SHIFT</dfn>      8</u></td></tr>
<tr><th id="1936">1936</th><td><u>#define <dfn class="macro" id="_M/I40E_PF_FUNC_RID_BUS_NUMBER_MASK" data-ref="_M/I40E_PF_FUNC_RID_BUS_NUMBER_MASK">I40E_PF_FUNC_RID_BUS_NUMBER_MASK</dfn>       I40E_MASK(0xFF, I40E_PF_FUNC_RID_BUS_NUMBER_SHIFT)</u></td></tr>
<tr><th id="1937">1937</th><td><u>#define <dfn class="macro" id="_M/I40E_PF_PCI_CIAA" data-ref="_M/I40E_PF_PCI_CIAA">I40E_PF_PCI_CIAA</dfn>               0x0009C080 /* Reset: FLR */</u></td></tr>
<tr><th id="1938">1938</th><td><u>#define <dfn class="macro" id="_M/I40E_PF_PCI_CIAA_ADDRESS_SHIFT" data-ref="_M/I40E_PF_PCI_CIAA_ADDRESS_SHIFT">I40E_PF_PCI_CIAA_ADDRESS_SHIFT</dfn> 0</u></td></tr>
<tr><th id="1939">1939</th><td><u>#define <dfn class="macro" id="_M/I40E_PF_PCI_CIAA_ADDRESS_MASK" data-ref="_M/I40E_PF_PCI_CIAA_ADDRESS_MASK">I40E_PF_PCI_CIAA_ADDRESS_MASK</dfn>  I40E_MASK(0xFFF, I40E_PF_PCI_CIAA_ADDRESS_SHIFT)</u></td></tr>
<tr><th id="1940">1940</th><td><u>#define <dfn class="macro" id="_M/I40E_PF_PCI_CIAA_VF_NUM_SHIFT" data-ref="_M/I40E_PF_PCI_CIAA_VF_NUM_SHIFT">I40E_PF_PCI_CIAA_VF_NUM_SHIFT</dfn>  12</u></td></tr>
<tr><th id="1941">1941</th><td><u>#define <dfn class="macro" id="_M/I40E_PF_PCI_CIAA_VF_NUM_MASK" data-ref="_M/I40E_PF_PCI_CIAA_VF_NUM_MASK">I40E_PF_PCI_CIAA_VF_NUM_MASK</dfn>   I40E_MASK(0x7F, I40E_PF_PCI_CIAA_VF_NUM_SHIFT)</u></td></tr>
<tr><th id="1942">1942</th><td><u>#define <dfn class="macro" id="_M/I40E_PF_PCI_CIAD" data-ref="_M/I40E_PF_PCI_CIAD">I40E_PF_PCI_CIAD</dfn>            0x0009C100 /* Reset: FLR */</u></td></tr>
<tr><th id="1943">1943</th><td><u>#define <dfn class="macro" id="_M/I40E_PF_PCI_CIAD_DATA_SHIFT" data-ref="_M/I40E_PF_PCI_CIAD_DATA_SHIFT">I40E_PF_PCI_CIAD_DATA_SHIFT</dfn> 0</u></td></tr>
<tr><th id="1944">1944</th><td><u>#define <dfn class="macro" id="_M/I40E_PF_PCI_CIAD_DATA_MASK" data-ref="_M/I40E_PF_PCI_CIAD_DATA_MASK">I40E_PF_PCI_CIAD_DATA_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_PF_PCI_CIAD_DATA_SHIFT)</u></td></tr>
<tr><th id="1945">1945</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPCI_CLASS" data-ref="_M/I40E_PFPCI_CLASS">I40E_PFPCI_CLASS</dfn>                     0x000BE400 /* Reset: PCIR */</u></td></tr>
<tr><th id="1946">1946</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPCI_CLASS_STORAGE_CLASS_SHIFT" data-ref="_M/I40E_PFPCI_CLASS_STORAGE_CLASS_SHIFT">I40E_PFPCI_CLASS_STORAGE_CLASS_SHIFT</dfn> 0</u></td></tr>
<tr><th id="1947">1947</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPCI_CLASS_STORAGE_CLASS_MASK" data-ref="_M/I40E_PFPCI_CLASS_STORAGE_CLASS_MASK">I40E_PFPCI_CLASS_STORAGE_CLASS_MASK</dfn>  I40E_MASK(0x1, I40E_PFPCI_CLASS_STORAGE_CLASS_SHIFT)</u></td></tr>
<tr><th id="1948">1948</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPCI_CLASS_RESERVED_1_SHIFT" data-ref="_M/I40E_PFPCI_CLASS_RESERVED_1_SHIFT">I40E_PFPCI_CLASS_RESERVED_1_SHIFT</dfn>    1</u></td></tr>
<tr><th id="1949">1949</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPCI_CLASS_RESERVED_1_MASK" data-ref="_M/I40E_PFPCI_CLASS_RESERVED_1_MASK">I40E_PFPCI_CLASS_RESERVED_1_MASK</dfn>     I40E_MASK(0x1, I40E_PFPCI_CLASS_RESERVED_1_SHIFT)</u></td></tr>
<tr><th id="1950">1950</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPCI_CLASS_PF_IS_LAN_SHIFT" data-ref="_M/I40E_PFPCI_CLASS_PF_IS_LAN_SHIFT">I40E_PFPCI_CLASS_PF_IS_LAN_SHIFT</dfn>     2</u></td></tr>
<tr><th id="1951">1951</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPCI_CLASS_PF_IS_LAN_MASK" data-ref="_M/I40E_PFPCI_CLASS_PF_IS_LAN_MASK">I40E_PFPCI_CLASS_PF_IS_LAN_MASK</dfn>      I40E_MASK(0x1, I40E_PFPCI_CLASS_PF_IS_LAN_SHIFT)</u></td></tr>
<tr><th id="1952">1952</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPCI_CNF" data-ref="_M/I40E_PFPCI_CNF">I40E_PFPCI_CNF</dfn>                 0x000BE000 /* Reset: PCIR */</u></td></tr>
<tr><th id="1953">1953</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPCI_CNF_MSI_EN_SHIFT" data-ref="_M/I40E_PFPCI_CNF_MSI_EN_SHIFT">I40E_PFPCI_CNF_MSI_EN_SHIFT</dfn>    2</u></td></tr>
<tr><th id="1954">1954</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPCI_CNF_MSI_EN_MASK" data-ref="_M/I40E_PFPCI_CNF_MSI_EN_MASK">I40E_PFPCI_CNF_MSI_EN_MASK</dfn>     I40E_MASK(0x1, I40E_PFPCI_CNF_MSI_EN_SHIFT)</u></td></tr>
<tr><th id="1955">1955</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPCI_CNF_EXROM_DIS_SHIFT" data-ref="_M/I40E_PFPCI_CNF_EXROM_DIS_SHIFT">I40E_PFPCI_CNF_EXROM_DIS_SHIFT</dfn> 3</u></td></tr>
<tr><th id="1956">1956</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPCI_CNF_EXROM_DIS_MASK" data-ref="_M/I40E_PFPCI_CNF_EXROM_DIS_MASK">I40E_PFPCI_CNF_EXROM_DIS_MASK</dfn>  I40E_MASK(0x1, I40E_PFPCI_CNF_EXROM_DIS_SHIFT)</u></td></tr>
<tr><th id="1957">1957</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPCI_CNF_IO_BAR_SHIFT" data-ref="_M/I40E_PFPCI_CNF_IO_BAR_SHIFT">I40E_PFPCI_CNF_IO_BAR_SHIFT</dfn>    4</u></td></tr>
<tr><th id="1958">1958</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPCI_CNF_IO_BAR_MASK" data-ref="_M/I40E_PFPCI_CNF_IO_BAR_MASK">I40E_PFPCI_CNF_IO_BAR_MASK</dfn>     I40E_MASK(0x1, I40E_PFPCI_CNF_IO_BAR_SHIFT)</u></td></tr>
<tr><th id="1959">1959</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPCI_CNF_INT_PIN_SHIFT" data-ref="_M/I40E_PFPCI_CNF_INT_PIN_SHIFT">I40E_PFPCI_CNF_INT_PIN_SHIFT</dfn>   5</u></td></tr>
<tr><th id="1960">1960</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPCI_CNF_INT_PIN_MASK" data-ref="_M/I40E_PFPCI_CNF_INT_PIN_MASK">I40E_PFPCI_CNF_INT_PIN_MASK</dfn>    I40E_MASK(0x3, I40E_PFPCI_CNF_INT_PIN_SHIFT)</u></td></tr>
<tr><th id="1961">1961</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPCI_DEVID" data-ref="_M/I40E_PFPCI_DEVID">I40E_PFPCI_DEVID</dfn>                 0x000BE080 /* Reset: PCIR */</u></td></tr>
<tr><th id="1962">1962</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPCI_DEVID_PF_DEV_ID_SHIFT" data-ref="_M/I40E_PFPCI_DEVID_PF_DEV_ID_SHIFT">I40E_PFPCI_DEVID_PF_DEV_ID_SHIFT</dfn> 0</u></td></tr>
<tr><th id="1963">1963</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPCI_DEVID_PF_DEV_ID_MASK" data-ref="_M/I40E_PFPCI_DEVID_PF_DEV_ID_MASK">I40E_PFPCI_DEVID_PF_DEV_ID_MASK</dfn>  I40E_MASK(0xFFFF, I40E_PFPCI_DEVID_PF_DEV_ID_SHIFT)</u></td></tr>
<tr><th id="1964">1964</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPCI_DEVID_VF_DEV_ID_SHIFT" data-ref="_M/I40E_PFPCI_DEVID_VF_DEV_ID_SHIFT">I40E_PFPCI_DEVID_VF_DEV_ID_SHIFT</dfn> 16</u></td></tr>
<tr><th id="1965">1965</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPCI_DEVID_VF_DEV_ID_MASK" data-ref="_M/I40E_PFPCI_DEVID_VF_DEV_ID_MASK">I40E_PFPCI_DEVID_VF_DEV_ID_MASK</dfn>  I40E_MASK(0xFFFF, I40E_PFPCI_DEVID_VF_DEV_ID_SHIFT)</u></td></tr>
<tr><th id="1966">1966</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPCI_FACTPS" data-ref="_M/I40E_PFPCI_FACTPS">I40E_PFPCI_FACTPS</dfn>                        0x0009C180 /* Reset: FLR */</u></td></tr>
<tr><th id="1967">1967</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPCI_FACTPS_FUNC_POWER_STATE_SHIFT" data-ref="_M/I40E_PFPCI_FACTPS_FUNC_POWER_STATE_SHIFT">I40E_PFPCI_FACTPS_FUNC_POWER_STATE_SHIFT</dfn> 0</u></td></tr>
<tr><th id="1968">1968</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPCI_FACTPS_FUNC_POWER_STATE_MASK" data-ref="_M/I40E_PFPCI_FACTPS_FUNC_POWER_STATE_MASK">I40E_PFPCI_FACTPS_FUNC_POWER_STATE_MASK</dfn>  I40E_MASK(0x3, I40E_PFPCI_FACTPS_FUNC_POWER_STATE_SHIFT)</u></td></tr>
<tr><th id="1969">1969</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPCI_FACTPS_FUNC_AUX_EN_SHIFT" data-ref="_M/I40E_PFPCI_FACTPS_FUNC_AUX_EN_SHIFT">I40E_PFPCI_FACTPS_FUNC_AUX_EN_SHIFT</dfn>      3</u></td></tr>
<tr><th id="1970">1970</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPCI_FACTPS_FUNC_AUX_EN_MASK" data-ref="_M/I40E_PFPCI_FACTPS_FUNC_AUX_EN_MASK">I40E_PFPCI_FACTPS_FUNC_AUX_EN_MASK</dfn>       I40E_MASK(0x1, I40E_PFPCI_FACTPS_FUNC_AUX_EN_SHIFT)</u></td></tr>
<tr><th id="1971">1971</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPCI_FUNC" data-ref="_M/I40E_PFPCI_FUNC">I40E_PFPCI_FUNC</dfn>                            0x000BE200 /* Reset: POR */</u></td></tr>
<tr><th id="1972">1972</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPCI_FUNC_FUNC_DIS_SHIFT" data-ref="_M/I40E_PFPCI_FUNC_FUNC_DIS_SHIFT">I40E_PFPCI_FUNC_FUNC_DIS_SHIFT</dfn>             0</u></td></tr>
<tr><th id="1973">1973</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPCI_FUNC_FUNC_DIS_MASK" data-ref="_M/I40E_PFPCI_FUNC_FUNC_DIS_MASK">I40E_PFPCI_FUNC_FUNC_DIS_MASK</dfn>              I40E_MASK(0x1, I40E_PFPCI_FUNC_FUNC_DIS_SHIFT)</u></td></tr>
<tr><th id="1974">1974</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPCI_FUNC_ALLOW_FUNC_DIS_SHIFT" data-ref="_M/I40E_PFPCI_FUNC_ALLOW_FUNC_DIS_SHIFT">I40E_PFPCI_FUNC_ALLOW_FUNC_DIS_SHIFT</dfn>       1</u></td></tr>
<tr><th id="1975">1975</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPCI_FUNC_ALLOW_FUNC_DIS_MASK" data-ref="_M/I40E_PFPCI_FUNC_ALLOW_FUNC_DIS_MASK">I40E_PFPCI_FUNC_ALLOW_FUNC_DIS_MASK</dfn>        I40E_MASK(0x1, I40E_PFPCI_FUNC_ALLOW_FUNC_DIS_SHIFT)</u></td></tr>
<tr><th id="1976">1976</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPCI_FUNC_DIS_FUNC_ON_PORT_DIS_SHIFT" data-ref="_M/I40E_PFPCI_FUNC_DIS_FUNC_ON_PORT_DIS_SHIFT">I40E_PFPCI_FUNC_DIS_FUNC_ON_PORT_DIS_SHIFT</dfn> 2</u></td></tr>
<tr><th id="1977">1977</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPCI_FUNC_DIS_FUNC_ON_PORT_DIS_MASK" data-ref="_M/I40E_PFPCI_FUNC_DIS_FUNC_ON_PORT_DIS_MASK">I40E_PFPCI_FUNC_DIS_FUNC_ON_PORT_DIS_MASK</dfn>  I40E_MASK(0x1, I40E_PFPCI_FUNC_DIS_FUNC_ON_PORT_DIS_SHIFT)</u></td></tr>
<tr><th id="1978">1978</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPCI_FUNC2" data-ref="_M/I40E_PFPCI_FUNC2">I40E_PFPCI_FUNC2</dfn>                    0x000BE180 /* Reset: PCIR */</u></td></tr>
<tr><th id="1979">1979</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPCI_FUNC2_EMP_FUNC_DIS_SHIFT" data-ref="_M/I40E_PFPCI_FUNC2_EMP_FUNC_DIS_SHIFT">I40E_PFPCI_FUNC2_EMP_FUNC_DIS_SHIFT</dfn> 0</u></td></tr>
<tr><th id="1980">1980</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPCI_FUNC2_EMP_FUNC_DIS_MASK" data-ref="_M/I40E_PFPCI_FUNC2_EMP_FUNC_DIS_MASK">I40E_PFPCI_FUNC2_EMP_FUNC_DIS_MASK</dfn>  I40E_MASK(0x1, I40E_PFPCI_FUNC2_EMP_FUNC_DIS_SHIFT)</u></td></tr>
<tr><th id="1981">1981</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPCI_ICAUSE" data-ref="_M/I40E_PFPCI_ICAUSE">I40E_PFPCI_ICAUSE</dfn>                      0x0009C200 /* Reset: PFR */</u></td></tr>
<tr><th id="1982">1982</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPCI_ICAUSE_PCIE_ERR_CAUSE_SHIFT" data-ref="_M/I40E_PFPCI_ICAUSE_PCIE_ERR_CAUSE_SHIFT">I40E_PFPCI_ICAUSE_PCIE_ERR_CAUSE_SHIFT</dfn> 0</u></td></tr>
<tr><th id="1983">1983</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPCI_ICAUSE_PCIE_ERR_CAUSE_MASK" data-ref="_M/I40E_PFPCI_ICAUSE_PCIE_ERR_CAUSE_MASK">I40E_PFPCI_ICAUSE_PCIE_ERR_CAUSE_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_PFPCI_ICAUSE_PCIE_ERR_CAUSE_SHIFT)</u></td></tr>
<tr><th id="1984">1984</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPCI_IENA" data-ref="_M/I40E_PFPCI_IENA">I40E_PFPCI_IENA</dfn>                   0x0009C280 /* Reset: PFR */</u></td></tr>
<tr><th id="1985">1985</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPCI_IENA_PCIE_ERR_EN_SHIFT" data-ref="_M/I40E_PFPCI_IENA_PCIE_ERR_EN_SHIFT">I40E_PFPCI_IENA_PCIE_ERR_EN_SHIFT</dfn> 0</u></td></tr>
<tr><th id="1986">1986</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPCI_IENA_PCIE_ERR_EN_MASK" data-ref="_M/I40E_PFPCI_IENA_PCIE_ERR_EN_MASK">I40E_PFPCI_IENA_PCIE_ERR_EN_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_PFPCI_IENA_PCIE_ERR_EN_SHIFT)</u></td></tr>
<tr><th id="1987">1987</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPCI_PF_FLUSH_DONE" data-ref="_M/I40E_PFPCI_PF_FLUSH_DONE">I40E_PFPCI_PF_FLUSH_DONE</dfn>                  0x0009C800 /* Reset: PCIR */</u></td></tr>
<tr><th id="1988">1988</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPCI_PF_FLUSH_DONE_FLUSH_DONE_SHIFT" data-ref="_M/I40E_PFPCI_PF_FLUSH_DONE_FLUSH_DONE_SHIFT">I40E_PFPCI_PF_FLUSH_DONE_FLUSH_DONE_SHIFT</dfn> 0</u></td></tr>
<tr><th id="1989">1989</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPCI_PF_FLUSH_DONE_FLUSH_DONE_MASK" data-ref="_M/I40E_PFPCI_PF_FLUSH_DONE_FLUSH_DONE_MASK">I40E_PFPCI_PF_FLUSH_DONE_FLUSH_DONE_MASK</dfn>  I40E_MASK(0x1, I40E_PFPCI_PF_FLUSH_DONE_FLUSH_DONE_SHIFT)</u></td></tr>
<tr><th id="1990">1990</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPCI_PM" data-ref="_M/I40E_PFPCI_PM">I40E_PFPCI_PM</dfn>              0x000BE300 /* Reset: POR */</u></td></tr>
<tr><th id="1991">1991</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPCI_PM_PME_EN_SHIFT" data-ref="_M/I40E_PFPCI_PM_PME_EN_SHIFT">I40E_PFPCI_PM_PME_EN_SHIFT</dfn> 0</u></td></tr>
<tr><th id="1992">1992</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPCI_PM_PME_EN_MASK" data-ref="_M/I40E_PFPCI_PM_PME_EN_MASK">I40E_PFPCI_PM_PME_EN_MASK</dfn>  I40E_MASK(0x1, I40E_PFPCI_PM_PME_EN_SHIFT)</u></td></tr>
<tr><th id="1993">1993</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPCI_STATUS1" data-ref="_M/I40E_PFPCI_STATUS1">I40E_PFPCI_STATUS1</dfn>                  0x000BE280 /* Reset: POR */</u></td></tr>
<tr><th id="1994">1994</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPCI_STATUS1_FUNC_VALID_SHIFT" data-ref="_M/I40E_PFPCI_STATUS1_FUNC_VALID_SHIFT">I40E_PFPCI_STATUS1_FUNC_VALID_SHIFT</dfn> 0</u></td></tr>
<tr><th id="1995">1995</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPCI_STATUS1_FUNC_VALID_MASK" data-ref="_M/I40E_PFPCI_STATUS1_FUNC_VALID_MASK">I40E_PFPCI_STATUS1_FUNC_VALID_MASK</dfn>  I40E_MASK(0x1, I40E_PFPCI_STATUS1_FUNC_VALID_SHIFT)</u></td></tr>
<tr><th id="1996">1996</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPCI_SUBSYSID" data-ref="_M/I40E_PFPCI_SUBSYSID">I40E_PFPCI_SUBSYSID</dfn>                    0x000BE100 /* Reset: PCIR */</u></td></tr>
<tr><th id="1997">1997</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPCI_SUBSYSID_PF_SUBSYS_ID_SHIFT" data-ref="_M/I40E_PFPCI_SUBSYSID_PF_SUBSYS_ID_SHIFT">I40E_PFPCI_SUBSYSID_PF_SUBSYS_ID_SHIFT</dfn> 0</u></td></tr>
<tr><th id="1998">1998</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPCI_SUBSYSID_PF_SUBSYS_ID_MASK" data-ref="_M/I40E_PFPCI_SUBSYSID_PF_SUBSYS_ID_MASK">I40E_PFPCI_SUBSYSID_PF_SUBSYS_ID_MASK</dfn>  I40E_MASK(0xFFFF, I40E_PFPCI_SUBSYSID_PF_SUBSYS_ID_SHIFT)</u></td></tr>
<tr><th id="1999">1999</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPCI_SUBSYSID_VF_SUBSYS_ID_SHIFT" data-ref="_M/I40E_PFPCI_SUBSYSID_VF_SUBSYS_ID_SHIFT">I40E_PFPCI_SUBSYSID_VF_SUBSYS_ID_SHIFT</dfn> 16</u></td></tr>
<tr><th id="2000">2000</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPCI_SUBSYSID_VF_SUBSYS_ID_MASK" data-ref="_M/I40E_PFPCI_SUBSYSID_VF_SUBSYS_ID_MASK">I40E_PFPCI_SUBSYSID_VF_SUBSYS_ID_MASK</dfn>  I40E_MASK(0xFFFF, I40E_PFPCI_SUBSYSID_VF_SUBSYS_ID_SHIFT)</u></td></tr>
<tr><th id="2001">2001</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPCI_VF_FLUSH_DONE" data-ref="_M/I40E_PFPCI_VF_FLUSH_DONE">I40E_PFPCI_VF_FLUSH_DONE</dfn>                  0x0000E400 /* Reset: PCIR */</u></td></tr>
<tr><th id="2002">2002</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPCI_VF_FLUSH_DONE_FLUSH_DONE_SHIFT" data-ref="_M/I40E_PFPCI_VF_FLUSH_DONE_FLUSH_DONE_SHIFT">I40E_PFPCI_VF_FLUSH_DONE_FLUSH_DONE_SHIFT</dfn> 0</u></td></tr>
<tr><th id="2003">2003</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPCI_VF_FLUSH_DONE_FLUSH_DONE_MASK" data-ref="_M/I40E_PFPCI_VF_FLUSH_DONE_FLUSH_DONE_MASK">I40E_PFPCI_VF_FLUSH_DONE_FLUSH_DONE_MASK</dfn>  I40E_MASK(0x1, I40E_PFPCI_VF_FLUSH_DONE_FLUSH_DONE_SHIFT)</u></td></tr>
<tr><th id="2004">2004</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPCI_VF_FLUSH_DONE1" data-ref="_M/I40E_PFPCI_VF_FLUSH_DONE1">I40E_PFPCI_VF_FLUSH_DONE1</dfn>(_VF)             (0x0009C600 + ((_VF) * 4)) /* _i=0...127 */ /* Reset: PCIR */</u></td></tr>
<tr><th id="2005">2005</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPCI_VF_FLUSH_DONE1_MAX_INDEX" data-ref="_M/I40E_PFPCI_VF_FLUSH_DONE1_MAX_INDEX">I40E_PFPCI_VF_FLUSH_DONE1_MAX_INDEX</dfn>        127</u></td></tr>
<tr><th id="2006">2006</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPCI_VF_FLUSH_DONE1_FLUSH_DONE_SHIFT" data-ref="_M/I40E_PFPCI_VF_FLUSH_DONE1_FLUSH_DONE_SHIFT">I40E_PFPCI_VF_FLUSH_DONE1_FLUSH_DONE_SHIFT</dfn> 0</u></td></tr>
<tr><th id="2007">2007</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPCI_VF_FLUSH_DONE1_FLUSH_DONE_MASK" data-ref="_M/I40E_PFPCI_VF_FLUSH_DONE1_FLUSH_DONE_MASK">I40E_PFPCI_VF_FLUSH_DONE1_FLUSH_DONE_MASK</dfn>  I40E_MASK(0x1, I40E_PFPCI_VF_FLUSH_DONE1_FLUSH_DONE_SHIFT)</u></td></tr>
<tr><th id="2008">2008</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPCI_VM_FLUSH_DONE" data-ref="_M/I40E_PFPCI_VM_FLUSH_DONE">I40E_PFPCI_VM_FLUSH_DONE</dfn>                  0x0009C880 /* Reset: PCIR */</u></td></tr>
<tr><th id="2009">2009</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPCI_VM_FLUSH_DONE_FLUSH_DONE_SHIFT" data-ref="_M/I40E_PFPCI_VM_FLUSH_DONE_FLUSH_DONE_SHIFT">I40E_PFPCI_VM_FLUSH_DONE_FLUSH_DONE_SHIFT</dfn> 0</u></td></tr>
<tr><th id="2010">2010</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPCI_VM_FLUSH_DONE_FLUSH_DONE_MASK" data-ref="_M/I40E_PFPCI_VM_FLUSH_DONE_FLUSH_DONE_MASK">I40E_PFPCI_VM_FLUSH_DONE_FLUSH_DONE_MASK</dfn>  I40E_MASK(0x1, I40E_PFPCI_VM_FLUSH_DONE_FLUSH_DONE_SHIFT)</u></td></tr>
<tr><th id="2011">2011</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPCI_VMINDEX" data-ref="_M/I40E_PFPCI_VMINDEX">I40E_PFPCI_VMINDEX</dfn>               0x0009C300 /* Reset: PCIR */</u></td></tr>
<tr><th id="2012">2012</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPCI_VMINDEX_VMINDEX_SHIFT" data-ref="_M/I40E_PFPCI_VMINDEX_VMINDEX_SHIFT">I40E_PFPCI_VMINDEX_VMINDEX_SHIFT</dfn> 0</u></td></tr>
<tr><th id="2013">2013</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPCI_VMINDEX_VMINDEX_MASK" data-ref="_M/I40E_PFPCI_VMINDEX_VMINDEX_MASK">I40E_PFPCI_VMINDEX_VMINDEX_MASK</dfn>  I40E_MASK(0x1FF, I40E_PFPCI_VMINDEX_VMINDEX_SHIFT)</u></td></tr>
<tr><th id="2014">2014</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPCI_VMPEND" data-ref="_M/I40E_PFPCI_VMPEND">I40E_PFPCI_VMPEND</dfn>               0x0009C380 /* Reset: PCIR */</u></td></tr>
<tr><th id="2015">2015</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPCI_VMPEND_PENDING_SHIFT" data-ref="_M/I40E_PFPCI_VMPEND_PENDING_SHIFT">I40E_PFPCI_VMPEND_PENDING_SHIFT</dfn> 0</u></td></tr>
<tr><th id="2016">2016</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPCI_VMPEND_PENDING_MASK" data-ref="_M/I40E_PFPCI_VMPEND_PENDING_MASK">I40E_PFPCI_VMPEND_PENDING_MASK</dfn>  I40E_MASK(0x1, I40E_PFPCI_VMPEND_PENDING_SHIFT)</u></td></tr>
<tr><th id="2017">2017</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTPM_EEE_STAT" data-ref="_M/I40E_PRTPM_EEE_STAT">I40E_PRTPM_EEE_STAT</dfn>                     0x001E4320 /* Reset: GLOBR */</u></td></tr>
<tr><th id="2018">2018</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTPM_EEE_STAT_EEE_NEG_SHIFT" data-ref="_M/I40E_PRTPM_EEE_STAT_EEE_NEG_SHIFT">I40E_PRTPM_EEE_STAT_EEE_NEG_SHIFT</dfn>       29</u></td></tr>
<tr><th id="2019">2019</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTPM_EEE_STAT_EEE_NEG_MASK" data-ref="_M/I40E_PRTPM_EEE_STAT_EEE_NEG_MASK">I40E_PRTPM_EEE_STAT_EEE_NEG_MASK</dfn>        I40E_MASK(0x1, I40E_PRTPM_EEE_STAT_EEE_NEG_SHIFT)</u></td></tr>
<tr><th id="2020">2020</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTPM_EEE_STAT_RX_LPI_STATUS_SHIFT" data-ref="_M/I40E_PRTPM_EEE_STAT_RX_LPI_STATUS_SHIFT">I40E_PRTPM_EEE_STAT_RX_LPI_STATUS_SHIFT</dfn> 30</u></td></tr>
<tr><th id="2021">2021</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTPM_EEE_STAT_RX_LPI_STATUS_MASK" data-ref="_M/I40E_PRTPM_EEE_STAT_RX_LPI_STATUS_MASK">I40E_PRTPM_EEE_STAT_RX_LPI_STATUS_MASK</dfn>  I40E_MASK(0x1, I40E_PRTPM_EEE_STAT_RX_LPI_STATUS_SHIFT)</u></td></tr>
<tr><th id="2022">2022</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTPM_EEE_STAT_TX_LPI_STATUS_SHIFT" data-ref="_M/I40E_PRTPM_EEE_STAT_TX_LPI_STATUS_SHIFT">I40E_PRTPM_EEE_STAT_TX_LPI_STATUS_SHIFT</dfn> 31</u></td></tr>
<tr><th id="2023">2023</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTPM_EEE_STAT_TX_LPI_STATUS_MASK" data-ref="_M/I40E_PRTPM_EEE_STAT_TX_LPI_STATUS_MASK">I40E_PRTPM_EEE_STAT_TX_LPI_STATUS_MASK</dfn>  I40E_MASK(0x1, I40E_PRTPM_EEE_STAT_TX_LPI_STATUS_SHIFT)</u></td></tr>
<tr><th id="2024">2024</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTPM_EEEC" data-ref="_M/I40E_PRTPM_EEEC">I40E_PRTPM_EEEC</dfn>                     0x001E4380 /* Reset: GLOBR */</u></td></tr>
<tr><th id="2025">2025</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTPM_EEEC_TW_WAKE_MIN_SHIFT" data-ref="_M/I40E_PRTPM_EEEC_TW_WAKE_MIN_SHIFT">I40E_PRTPM_EEEC_TW_WAKE_MIN_SHIFT</dfn>   16</u></td></tr>
<tr><th id="2026">2026</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTPM_EEEC_TW_WAKE_MIN_MASK" data-ref="_M/I40E_PRTPM_EEEC_TW_WAKE_MIN_MASK">I40E_PRTPM_EEEC_TW_WAKE_MIN_MASK</dfn>    I40E_MASK(0x3F, I40E_PRTPM_EEEC_TW_WAKE_MIN_SHIFT)</u></td></tr>
<tr><th id="2027">2027</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTPM_EEEC_TX_LU_LPI_DLY_SHIFT" data-ref="_M/I40E_PRTPM_EEEC_TX_LU_LPI_DLY_SHIFT">I40E_PRTPM_EEEC_TX_LU_LPI_DLY_SHIFT</dfn> 24</u></td></tr>
<tr><th id="2028">2028</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTPM_EEEC_TX_LU_LPI_DLY_MASK" data-ref="_M/I40E_PRTPM_EEEC_TX_LU_LPI_DLY_MASK">I40E_PRTPM_EEEC_TX_LU_LPI_DLY_MASK</dfn>  I40E_MASK(0x3, I40E_PRTPM_EEEC_TX_LU_LPI_DLY_SHIFT)</u></td></tr>
<tr><th id="2029">2029</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTPM_EEEC_TEEE_DLY_SHIFT" data-ref="_M/I40E_PRTPM_EEEC_TEEE_DLY_SHIFT">I40E_PRTPM_EEEC_TEEE_DLY_SHIFT</dfn>      26</u></td></tr>
<tr><th id="2030">2030</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTPM_EEEC_TEEE_DLY_MASK" data-ref="_M/I40E_PRTPM_EEEC_TEEE_DLY_MASK">I40E_PRTPM_EEEC_TEEE_DLY_MASK</dfn>       I40E_MASK(0x3F, I40E_PRTPM_EEEC_TEEE_DLY_SHIFT)</u></td></tr>
<tr><th id="2031">2031</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTPM_EEEFWD" data-ref="_M/I40E_PRTPM_EEEFWD">I40E_PRTPM_EEEFWD</dfn>                          0x001E4400 /* Reset: GLOBR */</u></td></tr>
<tr><th id="2032">2032</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTPM_EEEFWD_EEE_FW_CONFIG_DONE_SHIFT" data-ref="_M/I40E_PRTPM_EEEFWD_EEE_FW_CONFIG_DONE_SHIFT">I40E_PRTPM_EEEFWD_EEE_FW_CONFIG_DONE_SHIFT</dfn> 31</u></td></tr>
<tr><th id="2033">2033</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTPM_EEEFWD_EEE_FW_CONFIG_DONE_MASK" data-ref="_M/I40E_PRTPM_EEEFWD_EEE_FW_CONFIG_DONE_MASK">I40E_PRTPM_EEEFWD_EEE_FW_CONFIG_DONE_MASK</dfn>  I40E_MASK(0x1, I40E_PRTPM_EEEFWD_EEE_FW_CONFIG_DONE_SHIFT)</u></td></tr>
<tr><th id="2034">2034</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTPM_EEER" data-ref="_M/I40E_PRTPM_EEER">I40E_PRTPM_EEER</dfn>                 0x001E4360 /* Reset: GLOBR */</u></td></tr>
<tr><th id="2035">2035</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTPM_EEER_TW_SYSTEM_SHIFT" data-ref="_M/I40E_PRTPM_EEER_TW_SYSTEM_SHIFT">I40E_PRTPM_EEER_TW_SYSTEM_SHIFT</dfn> 0</u></td></tr>
<tr><th id="2036">2036</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTPM_EEER_TW_SYSTEM_MASK" data-ref="_M/I40E_PRTPM_EEER_TW_SYSTEM_MASK">I40E_PRTPM_EEER_TW_SYSTEM_MASK</dfn>  I40E_MASK(0xFFFF, I40E_PRTPM_EEER_TW_SYSTEM_SHIFT)</u></td></tr>
<tr><th id="2037">2037</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTPM_EEER_TX_LPI_EN_SHIFT" data-ref="_M/I40E_PRTPM_EEER_TX_LPI_EN_SHIFT">I40E_PRTPM_EEER_TX_LPI_EN_SHIFT</dfn> 16</u></td></tr>
<tr><th id="2038">2038</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTPM_EEER_TX_LPI_EN_MASK" data-ref="_M/I40E_PRTPM_EEER_TX_LPI_EN_MASK">I40E_PRTPM_EEER_TX_LPI_EN_MASK</dfn>  I40E_MASK(0x1, I40E_PRTPM_EEER_TX_LPI_EN_SHIFT)</u></td></tr>
<tr><th id="2039">2039</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTPM_EEETXC" data-ref="_M/I40E_PRTPM_EEETXC">I40E_PRTPM_EEETXC</dfn>              0x001E43E0 /* Reset: GLOBR */</u></td></tr>
<tr><th id="2040">2040</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTPM_EEETXC_TW_PHY_SHIFT" data-ref="_M/I40E_PRTPM_EEETXC_TW_PHY_SHIFT">I40E_PRTPM_EEETXC_TW_PHY_SHIFT</dfn> 0</u></td></tr>
<tr><th id="2041">2041</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTPM_EEETXC_TW_PHY_MASK" data-ref="_M/I40E_PRTPM_EEETXC_TW_PHY_MASK">I40E_PRTPM_EEETXC_TW_PHY_MASK</dfn>  I40E_MASK(0xFFFF, I40E_PRTPM_EEETXC_TW_PHY_SHIFT)</u></td></tr>
<tr><th id="2042">2042</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTPM_GC" data-ref="_M/I40E_PRTPM_GC">I40E_PRTPM_GC</dfn>                     0x000B8140 /* Reset: POR */</u></td></tr>
<tr><th id="2043">2043</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTPM_GC_EMP_LINK_ON_SHIFT" data-ref="_M/I40E_PRTPM_GC_EMP_LINK_ON_SHIFT">I40E_PRTPM_GC_EMP_LINK_ON_SHIFT</dfn>   0</u></td></tr>
<tr><th id="2044">2044</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTPM_GC_EMP_LINK_ON_MASK" data-ref="_M/I40E_PRTPM_GC_EMP_LINK_ON_MASK">I40E_PRTPM_GC_EMP_LINK_ON_MASK</dfn>    I40E_MASK(0x1, I40E_PRTPM_GC_EMP_LINK_ON_SHIFT)</u></td></tr>
<tr><th id="2045">2045</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTPM_GC_MNG_VETO_SHIFT" data-ref="_M/I40E_PRTPM_GC_MNG_VETO_SHIFT">I40E_PRTPM_GC_MNG_VETO_SHIFT</dfn>      1</u></td></tr>
<tr><th id="2046">2046</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTPM_GC_MNG_VETO_MASK" data-ref="_M/I40E_PRTPM_GC_MNG_VETO_MASK">I40E_PRTPM_GC_MNG_VETO_MASK</dfn>       I40E_MASK(0x1, I40E_PRTPM_GC_MNG_VETO_SHIFT)</u></td></tr>
<tr><th id="2047">2047</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTPM_GC_RATD_SHIFT" data-ref="_M/I40E_PRTPM_GC_RATD_SHIFT">I40E_PRTPM_GC_RATD_SHIFT</dfn>          2</u></td></tr>
<tr><th id="2048">2048</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTPM_GC_RATD_MASK" data-ref="_M/I40E_PRTPM_GC_RATD_MASK">I40E_PRTPM_GC_RATD_MASK</dfn>           I40E_MASK(0x1, I40E_PRTPM_GC_RATD_SHIFT)</u></td></tr>
<tr><th id="2049">2049</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTPM_GC_LCDMP_SHIFT" data-ref="_M/I40E_PRTPM_GC_LCDMP_SHIFT">I40E_PRTPM_GC_LCDMP_SHIFT</dfn>         3</u></td></tr>
<tr><th id="2050">2050</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTPM_GC_LCDMP_MASK" data-ref="_M/I40E_PRTPM_GC_LCDMP_MASK">I40E_PRTPM_GC_LCDMP_MASK</dfn>          I40E_MASK(0x1, I40E_PRTPM_GC_LCDMP_SHIFT)</u></td></tr>
<tr><th id="2051">2051</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTPM_GC_LPLU_ASSERTED_SHIFT" data-ref="_M/I40E_PRTPM_GC_LPLU_ASSERTED_SHIFT">I40E_PRTPM_GC_LPLU_ASSERTED_SHIFT</dfn> 31</u></td></tr>
<tr><th id="2052">2052</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTPM_GC_LPLU_ASSERTED_MASK" data-ref="_M/I40E_PRTPM_GC_LPLU_ASSERTED_MASK">I40E_PRTPM_GC_LPLU_ASSERTED_MASK</dfn>  I40E_MASK(0x1, I40E_PRTPM_GC_LPLU_ASSERTED_SHIFT)</u></td></tr>
<tr><th id="2053">2053</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTPM_RLPIC" data-ref="_M/I40E_PRTPM_RLPIC">I40E_PRTPM_RLPIC</dfn>              0x001E43A0 /* Reset: GLOBR */</u></td></tr>
<tr><th id="2054">2054</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTPM_RLPIC_ERLPIC_SHIFT" data-ref="_M/I40E_PRTPM_RLPIC_ERLPIC_SHIFT">I40E_PRTPM_RLPIC_ERLPIC_SHIFT</dfn> 0</u></td></tr>
<tr><th id="2055">2055</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTPM_RLPIC_ERLPIC_MASK" data-ref="_M/I40E_PRTPM_RLPIC_ERLPIC_MASK">I40E_PRTPM_RLPIC_ERLPIC_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_PRTPM_RLPIC_ERLPIC_SHIFT)</u></td></tr>
<tr><th id="2056">2056</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTPM_TLPIC" data-ref="_M/I40E_PRTPM_TLPIC">I40E_PRTPM_TLPIC</dfn>              0x001E43C0 /* Reset: GLOBR */</u></td></tr>
<tr><th id="2057">2057</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTPM_TLPIC_ETLPIC_SHIFT" data-ref="_M/I40E_PRTPM_TLPIC_ETLPIC_SHIFT">I40E_PRTPM_TLPIC_ETLPIC_SHIFT</dfn> 0</u></td></tr>
<tr><th id="2058">2058</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTPM_TLPIC_ETLPIC_MASK" data-ref="_M/I40E_PRTPM_TLPIC_ETLPIC_MASK">I40E_PRTPM_TLPIC_ETLPIC_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_PRTPM_TLPIC_ETLPIC_SHIFT)</u></td></tr>
<tr><th id="2059">2059</th><td><u>#define <dfn class="macro" id="_M/I40E_GL_PRS_FVBM" data-ref="_M/I40E_GL_PRS_FVBM">I40E_GL_PRS_FVBM</dfn>(_i)                 (0x00269760 + ((_i) * 4)) /* _i=0...3 */ /* Reset: CORER */</u></td></tr>
<tr><th id="2060">2060</th><td><u>#define <dfn class="macro" id="_M/I40E_GL_PRS_FVBM_MAX_INDEX" data-ref="_M/I40E_GL_PRS_FVBM_MAX_INDEX">I40E_GL_PRS_FVBM_MAX_INDEX</dfn>           3</u></td></tr>
<tr><th id="2061">2061</th><td><u>#define <dfn class="macro" id="_M/I40E_GL_PRS_FVBM_FV_BYTE_INDX_SHIFT" data-ref="_M/I40E_GL_PRS_FVBM_FV_BYTE_INDX_SHIFT">I40E_GL_PRS_FVBM_FV_BYTE_INDX_SHIFT</dfn>  0</u></td></tr>
<tr><th id="2062">2062</th><td><u>#define <dfn class="macro" id="_M/I40E_GL_PRS_FVBM_FV_BYTE_INDX_MASK" data-ref="_M/I40E_GL_PRS_FVBM_FV_BYTE_INDX_MASK">I40E_GL_PRS_FVBM_FV_BYTE_INDX_MASK</dfn>   I40E_MASK(0x7F, I40E_GL_PRS_FVBM_FV_BYTE_INDX_SHIFT)</u></td></tr>
<tr><th id="2063">2063</th><td><u>#define <dfn class="macro" id="_M/I40E_GL_PRS_FVBM_RULE_BUS_INDX_SHIFT" data-ref="_M/I40E_GL_PRS_FVBM_RULE_BUS_INDX_SHIFT">I40E_GL_PRS_FVBM_RULE_BUS_INDX_SHIFT</dfn> 8</u></td></tr>
<tr><th id="2064">2064</th><td><u>#define <dfn class="macro" id="_M/I40E_GL_PRS_FVBM_RULE_BUS_INDX_MASK" data-ref="_M/I40E_GL_PRS_FVBM_RULE_BUS_INDX_MASK">I40E_GL_PRS_FVBM_RULE_BUS_INDX_MASK</dfn>  I40E_MASK(0x3F, I40E_GL_PRS_FVBM_RULE_BUS_INDX_SHIFT)</u></td></tr>
<tr><th id="2065">2065</th><td><u>#define <dfn class="macro" id="_M/I40E_GL_PRS_FVBM_MSK_ENA_SHIFT" data-ref="_M/I40E_GL_PRS_FVBM_MSK_ENA_SHIFT">I40E_GL_PRS_FVBM_MSK_ENA_SHIFT</dfn>       31</u></td></tr>
<tr><th id="2066">2066</th><td><u>#define <dfn class="macro" id="_M/I40E_GL_PRS_FVBM_MSK_ENA_MASK" data-ref="_M/I40E_GL_PRS_FVBM_MSK_ENA_MASK">I40E_GL_PRS_FVBM_MSK_ENA_MASK</dfn>        I40E_MASK(0x1, I40E_GL_PRS_FVBM_MSK_ENA_SHIFT)</u></td></tr>
<tr><th id="2067">2067</th><td><u>#define <dfn class="macro" id="_M/I40E_GLRPB_DPSS" data-ref="_M/I40E_GLRPB_DPSS">I40E_GLRPB_DPSS</dfn>               0x000AC828 /* Reset: CORER */</u></td></tr>
<tr><th id="2068">2068</th><td><u>#define <dfn class="macro" id="_M/I40E_GLRPB_DPSS_DPS_TCN_SHIFT" data-ref="_M/I40E_GLRPB_DPSS_DPS_TCN_SHIFT">I40E_GLRPB_DPSS_DPS_TCN_SHIFT</dfn> 0</u></td></tr>
<tr><th id="2069">2069</th><td><u>#define <dfn class="macro" id="_M/I40E_GLRPB_DPSS_DPS_TCN_MASK" data-ref="_M/I40E_GLRPB_DPSS_DPS_TCN_MASK">I40E_GLRPB_DPSS_DPS_TCN_MASK</dfn>  I40E_MASK(0xFFFFF, I40E_GLRPB_DPSS_DPS_TCN_SHIFT)</u></td></tr>
<tr><th id="2070">2070</th><td><u>#define <dfn class="macro" id="_M/I40E_GLRPB_GHW" data-ref="_M/I40E_GLRPB_GHW">I40E_GLRPB_GHW</dfn>           0x000AC830 /* Reset: CORER */</u></td></tr>
<tr><th id="2071">2071</th><td><u>#define <dfn class="macro" id="_M/I40E_GLRPB_GHW_GHW_SHIFT" data-ref="_M/I40E_GLRPB_GHW_GHW_SHIFT">I40E_GLRPB_GHW_GHW_SHIFT</dfn> 0</u></td></tr>
<tr><th id="2072">2072</th><td><u>#define <dfn class="macro" id="_M/I40E_GLRPB_GHW_GHW_MASK" data-ref="_M/I40E_GLRPB_GHW_GHW_MASK">I40E_GLRPB_GHW_GHW_MASK</dfn>  I40E_MASK(0xFFFFF, I40E_GLRPB_GHW_GHW_SHIFT)</u></td></tr>
<tr><th id="2073">2073</th><td><u>#define <dfn class="macro" id="_M/I40E_GLRPB_GLW" data-ref="_M/I40E_GLRPB_GLW">I40E_GLRPB_GLW</dfn>           0x000AC834 /* Reset: CORER */</u></td></tr>
<tr><th id="2074">2074</th><td><u>#define <dfn class="macro" id="_M/I40E_GLRPB_GLW_GLW_SHIFT" data-ref="_M/I40E_GLRPB_GLW_GLW_SHIFT">I40E_GLRPB_GLW_GLW_SHIFT</dfn> 0</u></td></tr>
<tr><th id="2075">2075</th><td><u>#define <dfn class="macro" id="_M/I40E_GLRPB_GLW_GLW_MASK" data-ref="_M/I40E_GLRPB_GLW_GLW_MASK">I40E_GLRPB_GLW_GLW_MASK</dfn>  I40E_MASK(0xFFFFF, I40E_GLRPB_GLW_GLW_SHIFT)</u></td></tr>
<tr><th id="2076">2076</th><td><u>#define <dfn class="macro" id="_M/I40E_GLRPB_PHW" data-ref="_M/I40E_GLRPB_PHW">I40E_GLRPB_PHW</dfn>           0x000AC844 /* Reset: CORER */</u></td></tr>
<tr><th id="2077">2077</th><td><u>#define <dfn class="macro" id="_M/I40E_GLRPB_PHW_PHW_SHIFT" data-ref="_M/I40E_GLRPB_PHW_PHW_SHIFT">I40E_GLRPB_PHW_PHW_SHIFT</dfn> 0</u></td></tr>
<tr><th id="2078">2078</th><td><u>#define <dfn class="macro" id="_M/I40E_GLRPB_PHW_PHW_MASK" data-ref="_M/I40E_GLRPB_PHW_PHW_MASK">I40E_GLRPB_PHW_PHW_MASK</dfn>  I40E_MASK(0xFFFFF, I40E_GLRPB_PHW_PHW_SHIFT)</u></td></tr>
<tr><th id="2079">2079</th><td><u>#define <dfn class="macro" id="_M/I40E_GLRPB_PLW" data-ref="_M/I40E_GLRPB_PLW">I40E_GLRPB_PLW</dfn>           0x000AC848 /* Reset: CORER */</u></td></tr>
<tr><th id="2080">2080</th><td><u>#define <dfn class="macro" id="_M/I40E_GLRPB_PLW_PLW_SHIFT" data-ref="_M/I40E_GLRPB_PLW_PLW_SHIFT">I40E_GLRPB_PLW_PLW_SHIFT</dfn> 0</u></td></tr>
<tr><th id="2081">2081</th><td><u>#define <dfn class="macro" id="_M/I40E_GLRPB_PLW_PLW_MASK" data-ref="_M/I40E_GLRPB_PLW_PLW_MASK">I40E_GLRPB_PLW_PLW_MASK</dfn>  I40E_MASK(0xFFFFF, I40E_GLRPB_PLW_PLW_SHIFT)</u></td></tr>
<tr><th id="2082">2082</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTRPB_DHW" data-ref="_M/I40E_PRTRPB_DHW">I40E_PRTRPB_DHW</dfn>(_i)           (0x000AC100 + ((_i) * 32)) /* _i=0...7 */ /* Reset: CORER */</u></td></tr>
<tr><th id="2083">2083</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTRPB_DHW_MAX_INDEX" data-ref="_M/I40E_PRTRPB_DHW_MAX_INDEX">I40E_PRTRPB_DHW_MAX_INDEX</dfn>     7</u></td></tr>
<tr><th id="2084">2084</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTRPB_DHW_DHW_TCN_SHIFT" data-ref="_M/I40E_PRTRPB_DHW_DHW_TCN_SHIFT">I40E_PRTRPB_DHW_DHW_TCN_SHIFT</dfn> 0</u></td></tr>
<tr><th id="2085">2085</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTRPB_DHW_DHW_TCN_MASK" data-ref="_M/I40E_PRTRPB_DHW_DHW_TCN_MASK">I40E_PRTRPB_DHW_DHW_TCN_MASK</dfn>  I40E_MASK(0xFFFFF, I40E_PRTRPB_DHW_DHW_TCN_SHIFT)</u></td></tr>
<tr><th id="2086">2086</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTRPB_DLW" data-ref="_M/I40E_PRTRPB_DLW">I40E_PRTRPB_DLW</dfn>(_i)           (0x000AC220 + ((_i) * 32)) /* _i=0...7 */ /* Reset: CORER */</u></td></tr>
<tr><th id="2087">2087</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTRPB_DLW_MAX_INDEX" data-ref="_M/I40E_PRTRPB_DLW_MAX_INDEX">I40E_PRTRPB_DLW_MAX_INDEX</dfn>     7</u></td></tr>
<tr><th id="2088">2088</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTRPB_DLW_DLW_TCN_SHIFT" data-ref="_M/I40E_PRTRPB_DLW_DLW_TCN_SHIFT">I40E_PRTRPB_DLW_DLW_TCN_SHIFT</dfn> 0</u></td></tr>
<tr><th id="2089">2089</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTRPB_DLW_DLW_TCN_MASK" data-ref="_M/I40E_PRTRPB_DLW_DLW_TCN_MASK">I40E_PRTRPB_DLW_DLW_TCN_MASK</dfn>  I40E_MASK(0xFFFFF, I40E_PRTRPB_DLW_DLW_TCN_SHIFT)</u></td></tr>
<tr><th id="2090">2090</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTRPB_DPS" data-ref="_M/I40E_PRTRPB_DPS">I40E_PRTRPB_DPS</dfn>(_i)           (0x000AC320 + ((_i) * 32)) /* _i=0...7 */ /* Reset: CORER */</u></td></tr>
<tr><th id="2091">2091</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTRPB_DPS_MAX_INDEX" data-ref="_M/I40E_PRTRPB_DPS_MAX_INDEX">I40E_PRTRPB_DPS_MAX_INDEX</dfn>     7</u></td></tr>
<tr><th id="2092">2092</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTRPB_DPS_DPS_TCN_SHIFT" data-ref="_M/I40E_PRTRPB_DPS_DPS_TCN_SHIFT">I40E_PRTRPB_DPS_DPS_TCN_SHIFT</dfn> 0</u></td></tr>
<tr><th id="2093">2093</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTRPB_DPS_DPS_TCN_MASK" data-ref="_M/I40E_PRTRPB_DPS_DPS_TCN_MASK">I40E_PRTRPB_DPS_DPS_TCN_MASK</dfn>  I40E_MASK(0xFFFFF, I40E_PRTRPB_DPS_DPS_TCN_SHIFT)</u></td></tr>
<tr><th id="2094">2094</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTRPB_SHT" data-ref="_M/I40E_PRTRPB_SHT">I40E_PRTRPB_SHT</dfn>(_i)           (0x000AC480 + ((_i) * 32)) /* _i=0...7 */ /* Reset: CORER */</u></td></tr>
<tr><th id="2095">2095</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTRPB_SHT_MAX_INDEX" data-ref="_M/I40E_PRTRPB_SHT_MAX_INDEX">I40E_PRTRPB_SHT_MAX_INDEX</dfn>     7</u></td></tr>
<tr><th id="2096">2096</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTRPB_SHT_SHT_TCN_SHIFT" data-ref="_M/I40E_PRTRPB_SHT_SHT_TCN_SHIFT">I40E_PRTRPB_SHT_SHT_TCN_SHIFT</dfn> 0</u></td></tr>
<tr><th id="2097">2097</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTRPB_SHT_SHT_TCN_MASK" data-ref="_M/I40E_PRTRPB_SHT_SHT_TCN_MASK">I40E_PRTRPB_SHT_SHT_TCN_MASK</dfn>  I40E_MASK(0xFFFFF, I40E_PRTRPB_SHT_SHT_TCN_SHIFT)</u></td></tr>
<tr><th id="2098">2098</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTRPB_SHW" data-ref="_M/I40E_PRTRPB_SHW">I40E_PRTRPB_SHW</dfn>           0x000AC580 /* Reset: CORER */</u></td></tr>
<tr><th id="2099">2099</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTRPB_SHW_SHW_SHIFT" data-ref="_M/I40E_PRTRPB_SHW_SHW_SHIFT">I40E_PRTRPB_SHW_SHW_SHIFT</dfn> 0</u></td></tr>
<tr><th id="2100">2100</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTRPB_SHW_SHW_MASK" data-ref="_M/I40E_PRTRPB_SHW_SHW_MASK">I40E_PRTRPB_SHW_SHW_MASK</dfn>  I40E_MASK(0xFFFFF, I40E_PRTRPB_SHW_SHW_SHIFT)</u></td></tr>
<tr><th id="2101">2101</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTRPB_SLT" data-ref="_M/I40E_PRTRPB_SLT">I40E_PRTRPB_SLT</dfn>(_i)           (0x000AC5A0 + ((_i) * 32)) /* _i=0...7 */ /* Reset: CORER */</u></td></tr>
<tr><th id="2102">2102</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTRPB_SLT_MAX_INDEX" data-ref="_M/I40E_PRTRPB_SLT_MAX_INDEX">I40E_PRTRPB_SLT_MAX_INDEX</dfn>     7</u></td></tr>
<tr><th id="2103">2103</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTRPB_SLT_SLT_TCN_SHIFT" data-ref="_M/I40E_PRTRPB_SLT_SLT_TCN_SHIFT">I40E_PRTRPB_SLT_SLT_TCN_SHIFT</dfn> 0</u></td></tr>
<tr><th id="2104">2104</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTRPB_SLT_SLT_TCN_MASK" data-ref="_M/I40E_PRTRPB_SLT_SLT_TCN_MASK">I40E_PRTRPB_SLT_SLT_TCN_MASK</dfn>  I40E_MASK(0xFFFFF, I40E_PRTRPB_SLT_SLT_TCN_SHIFT)</u></td></tr>
<tr><th id="2105">2105</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTRPB_SLW" data-ref="_M/I40E_PRTRPB_SLW">I40E_PRTRPB_SLW</dfn>           0x000AC6A0 /* Reset: CORER */</u></td></tr>
<tr><th id="2106">2106</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTRPB_SLW_SLW_SHIFT" data-ref="_M/I40E_PRTRPB_SLW_SLW_SHIFT">I40E_PRTRPB_SLW_SLW_SHIFT</dfn> 0</u></td></tr>
<tr><th id="2107">2107</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTRPB_SLW_SLW_MASK" data-ref="_M/I40E_PRTRPB_SLW_SLW_MASK">I40E_PRTRPB_SLW_SLW_MASK</dfn>  I40E_MASK(0xFFFFF, I40E_PRTRPB_SLW_SLW_SHIFT)</u></td></tr>
<tr><th id="2108">2108</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTRPB_SPS" data-ref="_M/I40E_PRTRPB_SPS">I40E_PRTRPB_SPS</dfn>           0x000AC7C0 /* Reset: CORER */</u></td></tr>
<tr><th id="2109">2109</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTRPB_SPS_SPS_SHIFT" data-ref="_M/I40E_PRTRPB_SPS_SPS_SHIFT">I40E_PRTRPB_SPS_SPS_SHIFT</dfn> 0</u></td></tr>
<tr><th id="2110">2110</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTRPB_SPS_SPS_MASK" data-ref="_M/I40E_PRTRPB_SPS_SPS_MASK">I40E_PRTRPB_SPS_SPS_MASK</dfn>  I40E_MASK(0xFFFFF, I40E_PRTRPB_SPS_SPS_SHIFT)</u></td></tr>
<tr><th id="2111">2111</th><td><u>#define <dfn class="macro" id="_M/I40E_GLQF_CTL" data-ref="_M/I40E_GLQF_CTL">I40E_GLQF_CTL</dfn>                      0x00269BA4 /* Reset: CORER */</u></td></tr>
<tr><th id="2112">2112</th><td><u>#define <dfn class="macro" id="_M/I40E_GLQF_CTL_HTOEP_SHIFT" data-ref="_M/I40E_GLQF_CTL_HTOEP_SHIFT">I40E_GLQF_CTL_HTOEP_SHIFT</dfn>          1</u></td></tr>
<tr><th id="2113">2113</th><td><u>#define <dfn class="macro" id="_M/I40E_GLQF_CTL_HTOEP_MASK" data-ref="_M/I40E_GLQF_CTL_HTOEP_MASK">I40E_GLQF_CTL_HTOEP_MASK</dfn>           I40E_MASK(0x1, I40E_GLQF_CTL_HTOEP_SHIFT)</u></td></tr>
<tr><th id="2114">2114</th><td><u>#define <dfn class="macro" id="_M/I40E_GLQF_CTL_HTOEP_FCOE_SHIFT" data-ref="_M/I40E_GLQF_CTL_HTOEP_FCOE_SHIFT">I40E_GLQF_CTL_HTOEP_FCOE_SHIFT</dfn>     2</u></td></tr>
<tr><th id="2115">2115</th><td><u>#define <dfn class="macro" id="_M/I40E_GLQF_CTL_HTOEP_FCOE_MASK" data-ref="_M/I40E_GLQF_CTL_HTOEP_FCOE_MASK">I40E_GLQF_CTL_HTOEP_FCOE_MASK</dfn>      I40E_MASK(0x1, I40E_GLQF_CTL_HTOEP_FCOE_SHIFT)</u></td></tr>
<tr><th id="2116">2116</th><td><u>#define <dfn class="macro" id="_M/I40E_GLQF_CTL_PCNT_ALLOC_SHIFT" data-ref="_M/I40E_GLQF_CTL_PCNT_ALLOC_SHIFT">I40E_GLQF_CTL_PCNT_ALLOC_SHIFT</dfn>     3</u></td></tr>
<tr><th id="2117">2117</th><td><u>#define <dfn class="macro" id="_M/I40E_GLQF_CTL_PCNT_ALLOC_MASK" data-ref="_M/I40E_GLQF_CTL_PCNT_ALLOC_MASK">I40E_GLQF_CTL_PCNT_ALLOC_MASK</dfn>      I40E_MASK(0x7, I40E_GLQF_CTL_PCNT_ALLOC_SHIFT)</u></td></tr>
<tr><th id="2118">2118</th><td><u>#define <dfn class="macro" id="_M/I40E_GLQF_CTL_FD_AUTO_PCTYPE_SHIFT" data-ref="_M/I40E_GLQF_CTL_FD_AUTO_PCTYPE_SHIFT">I40E_GLQF_CTL_FD_AUTO_PCTYPE_SHIFT</dfn> 6</u></td></tr>
<tr><th id="2119">2119</th><td><u>#define <dfn class="macro" id="_M/I40E_GLQF_CTL_FD_AUTO_PCTYPE_MASK" data-ref="_M/I40E_GLQF_CTL_FD_AUTO_PCTYPE_MASK">I40E_GLQF_CTL_FD_AUTO_PCTYPE_MASK</dfn>  I40E_MASK(0x1, I40E_GLQF_CTL_FD_AUTO_PCTYPE_SHIFT)</u></td></tr>
<tr><th id="2120">2120</th><td><u>#define <dfn class="macro" id="_M/I40E_GLQF_CTL_RSVD_SHIFT" data-ref="_M/I40E_GLQF_CTL_RSVD_SHIFT">I40E_GLQF_CTL_RSVD_SHIFT</dfn>           7</u></td></tr>
<tr><th id="2121">2121</th><td><u>#define <dfn class="macro" id="_M/I40E_GLQF_CTL_RSVD_MASK" data-ref="_M/I40E_GLQF_CTL_RSVD_MASK">I40E_GLQF_CTL_RSVD_MASK</dfn>            I40E_MASK(0x1, I40E_GLQF_CTL_RSVD_SHIFT)</u></td></tr>
<tr><th id="2122">2122</th><td><u>#define <dfn class="macro" id="_M/I40E_GLQF_CTL_MAXPEBLEN_SHIFT" data-ref="_M/I40E_GLQF_CTL_MAXPEBLEN_SHIFT">I40E_GLQF_CTL_MAXPEBLEN_SHIFT</dfn>      8</u></td></tr>
<tr><th id="2123">2123</th><td><u>#define <dfn class="macro" id="_M/I40E_GLQF_CTL_MAXPEBLEN_MASK" data-ref="_M/I40E_GLQF_CTL_MAXPEBLEN_MASK">I40E_GLQF_CTL_MAXPEBLEN_MASK</dfn>       I40E_MASK(0x7, I40E_GLQF_CTL_MAXPEBLEN_SHIFT)</u></td></tr>
<tr><th id="2124">2124</th><td><u>#define <dfn class="macro" id="_M/I40E_GLQF_CTL_MAXFCBLEN_SHIFT" data-ref="_M/I40E_GLQF_CTL_MAXFCBLEN_SHIFT">I40E_GLQF_CTL_MAXFCBLEN_SHIFT</dfn>      11</u></td></tr>
<tr><th id="2125">2125</th><td><u>#define <dfn class="macro" id="_M/I40E_GLQF_CTL_MAXFCBLEN_MASK" data-ref="_M/I40E_GLQF_CTL_MAXFCBLEN_MASK">I40E_GLQF_CTL_MAXFCBLEN_MASK</dfn>       I40E_MASK(0x7, I40E_GLQF_CTL_MAXFCBLEN_SHIFT)</u></td></tr>
<tr><th id="2126">2126</th><td><u>#define <dfn class="macro" id="_M/I40E_GLQF_CTL_MAXFDBLEN_SHIFT" data-ref="_M/I40E_GLQF_CTL_MAXFDBLEN_SHIFT">I40E_GLQF_CTL_MAXFDBLEN_SHIFT</dfn>      14</u></td></tr>
<tr><th id="2127">2127</th><td><u>#define <dfn class="macro" id="_M/I40E_GLQF_CTL_MAXFDBLEN_MASK" data-ref="_M/I40E_GLQF_CTL_MAXFDBLEN_MASK">I40E_GLQF_CTL_MAXFDBLEN_MASK</dfn>       I40E_MASK(0x7, I40E_GLQF_CTL_MAXFDBLEN_SHIFT)</u></td></tr>
<tr><th id="2128">2128</th><td><u>#define <dfn class="macro" id="_M/I40E_GLQF_CTL_FDBEST_SHIFT" data-ref="_M/I40E_GLQF_CTL_FDBEST_SHIFT">I40E_GLQF_CTL_FDBEST_SHIFT</dfn>         17</u></td></tr>
<tr><th id="2129">2129</th><td><u>#define <dfn class="macro" id="_M/I40E_GLQF_CTL_FDBEST_MASK" data-ref="_M/I40E_GLQF_CTL_FDBEST_MASK">I40E_GLQF_CTL_FDBEST_MASK</dfn>          I40E_MASK(0xFF, I40E_GLQF_CTL_FDBEST_SHIFT)</u></td></tr>
<tr><th id="2130">2130</th><td><u>#define <dfn class="macro" id="_M/I40E_GLQF_CTL_PROGPRIO_SHIFT" data-ref="_M/I40E_GLQF_CTL_PROGPRIO_SHIFT">I40E_GLQF_CTL_PROGPRIO_SHIFT</dfn>       25</u></td></tr>
<tr><th id="2131">2131</th><td><u>#define <dfn class="macro" id="_M/I40E_GLQF_CTL_PROGPRIO_MASK" data-ref="_M/I40E_GLQF_CTL_PROGPRIO_MASK">I40E_GLQF_CTL_PROGPRIO_MASK</dfn>        I40E_MASK(0x1, I40E_GLQF_CTL_PROGPRIO_SHIFT)</u></td></tr>
<tr><th id="2132">2132</th><td><u>#define <dfn class="macro" id="_M/I40E_GLQF_CTL_INVALPRIO_SHIFT" data-ref="_M/I40E_GLQF_CTL_INVALPRIO_SHIFT">I40E_GLQF_CTL_INVALPRIO_SHIFT</dfn>      26</u></td></tr>
<tr><th id="2133">2133</th><td><u>#define <dfn class="macro" id="_M/I40E_GLQF_CTL_INVALPRIO_MASK" data-ref="_M/I40E_GLQF_CTL_INVALPRIO_MASK">I40E_GLQF_CTL_INVALPRIO_MASK</dfn>       I40E_MASK(0x1, I40E_GLQF_CTL_INVALPRIO_SHIFT)</u></td></tr>
<tr><th id="2134">2134</th><td><u>#define <dfn class="macro" id="_M/I40E_GLQF_CTL_IGNORE_IP_SHIFT" data-ref="_M/I40E_GLQF_CTL_IGNORE_IP_SHIFT">I40E_GLQF_CTL_IGNORE_IP_SHIFT</dfn>      27</u></td></tr>
<tr><th id="2135">2135</th><td><u>#define <dfn class="macro" id="_M/I40E_GLQF_CTL_IGNORE_IP_MASK" data-ref="_M/I40E_GLQF_CTL_IGNORE_IP_MASK">I40E_GLQF_CTL_IGNORE_IP_MASK</dfn>       I40E_MASK(0x1, I40E_GLQF_CTL_IGNORE_IP_SHIFT)</u></td></tr>
<tr><th id="2136">2136</th><td><u>#define <dfn class="macro" id="_M/I40E_GLQF_FDCNT_0" data-ref="_M/I40E_GLQF_FDCNT_0">I40E_GLQF_FDCNT_0</dfn>                   0x00269BAC /* Reset: CORER */</u></td></tr>
<tr><th id="2137">2137</th><td><u>#define <dfn class="macro" id="_M/I40E_GLQF_FDCNT_0_GUARANT_CNT_SHIFT" data-ref="_M/I40E_GLQF_FDCNT_0_GUARANT_CNT_SHIFT">I40E_GLQF_FDCNT_0_GUARANT_CNT_SHIFT</dfn> 0</u></td></tr>
<tr><th id="2138">2138</th><td><u>#define <dfn class="macro" id="_M/I40E_GLQF_FDCNT_0_GUARANT_CNT_MASK" data-ref="_M/I40E_GLQF_FDCNT_0_GUARANT_CNT_MASK">I40E_GLQF_FDCNT_0_GUARANT_CNT_MASK</dfn>  I40E_MASK(0x1FFF, I40E_GLQF_FDCNT_0_GUARANT_CNT_SHIFT)</u></td></tr>
<tr><th id="2139">2139</th><td><u>#define <dfn class="macro" id="_M/I40E_GLQF_FDCNT_0_BESTCNT_SHIFT" data-ref="_M/I40E_GLQF_FDCNT_0_BESTCNT_SHIFT">I40E_GLQF_FDCNT_0_BESTCNT_SHIFT</dfn>     13</u></td></tr>
<tr><th id="2140">2140</th><td><u>#define <dfn class="macro" id="_M/I40E_GLQF_FDCNT_0_BESTCNT_MASK" data-ref="_M/I40E_GLQF_FDCNT_0_BESTCNT_MASK">I40E_GLQF_FDCNT_0_BESTCNT_MASK</dfn>      I40E_MASK(0x1FFF, I40E_GLQF_FDCNT_0_BESTCNT_SHIFT)</u></td></tr>
<tr><th id="2141">2141</th><td><u>#define <dfn class="macro" id="_M/I40E_GLQF_HKEY" data-ref="_M/I40E_GLQF_HKEY">I40E_GLQF_HKEY</dfn>(_i)         (0x00270140 + ((_i) * 4)) /* _i=0...12 */ /* Reset: CORER */</u></td></tr>
<tr><th id="2142">2142</th><td><u>#define <dfn class="macro" id="_M/I40E_GLQF_HKEY_MAX_INDEX" data-ref="_M/I40E_GLQF_HKEY_MAX_INDEX">I40E_GLQF_HKEY_MAX_INDEX</dfn>   12</u></td></tr>
<tr><th id="2143">2143</th><td><u>#define <dfn class="macro" id="_M/I40E_GLQF_HKEY_KEY_0_SHIFT" data-ref="_M/I40E_GLQF_HKEY_KEY_0_SHIFT">I40E_GLQF_HKEY_KEY_0_SHIFT</dfn> 0</u></td></tr>
<tr><th id="2144">2144</th><td><u>#define <dfn class="macro" id="_M/I40E_GLQF_HKEY_KEY_0_MASK" data-ref="_M/I40E_GLQF_HKEY_KEY_0_MASK">I40E_GLQF_HKEY_KEY_0_MASK</dfn>  I40E_MASK(0xFF, I40E_GLQF_HKEY_KEY_0_SHIFT)</u></td></tr>
<tr><th id="2145">2145</th><td><u>#define <dfn class="macro" id="_M/I40E_GLQF_HKEY_KEY_1_SHIFT" data-ref="_M/I40E_GLQF_HKEY_KEY_1_SHIFT">I40E_GLQF_HKEY_KEY_1_SHIFT</dfn> 8</u></td></tr>
<tr><th id="2146">2146</th><td><u>#define <dfn class="macro" id="_M/I40E_GLQF_HKEY_KEY_1_MASK" data-ref="_M/I40E_GLQF_HKEY_KEY_1_MASK">I40E_GLQF_HKEY_KEY_1_MASK</dfn>  I40E_MASK(0xFF, I40E_GLQF_HKEY_KEY_1_SHIFT)</u></td></tr>
<tr><th id="2147">2147</th><td><u>#define <dfn class="macro" id="_M/I40E_GLQF_HKEY_KEY_2_SHIFT" data-ref="_M/I40E_GLQF_HKEY_KEY_2_SHIFT">I40E_GLQF_HKEY_KEY_2_SHIFT</dfn> 16</u></td></tr>
<tr><th id="2148">2148</th><td><u>#define <dfn class="macro" id="_M/I40E_GLQF_HKEY_KEY_2_MASK" data-ref="_M/I40E_GLQF_HKEY_KEY_2_MASK">I40E_GLQF_HKEY_KEY_2_MASK</dfn>  I40E_MASK(0xFF, I40E_GLQF_HKEY_KEY_2_SHIFT)</u></td></tr>
<tr><th id="2149">2149</th><td><u>#define <dfn class="macro" id="_M/I40E_GLQF_HKEY_KEY_3_SHIFT" data-ref="_M/I40E_GLQF_HKEY_KEY_3_SHIFT">I40E_GLQF_HKEY_KEY_3_SHIFT</dfn> 24</u></td></tr>
<tr><th id="2150">2150</th><td><u>#define <dfn class="macro" id="_M/I40E_GLQF_HKEY_KEY_3_MASK" data-ref="_M/I40E_GLQF_HKEY_KEY_3_MASK">I40E_GLQF_HKEY_KEY_3_MASK</dfn>  I40E_MASK(0xFF, I40E_GLQF_HKEY_KEY_3_SHIFT)</u></td></tr>
<tr><th id="2151">2151</th><td><u>#define <dfn class="macro" id="_M/I40E_GLQF_HSYM" data-ref="_M/I40E_GLQF_HSYM">I40E_GLQF_HSYM</dfn>(_i)            (0x00269D00 + ((_i) * 4)) /* _i=0...63 */ /* Reset: CORER */</u></td></tr>
<tr><th id="2152">2152</th><td><u>#define <dfn class="macro" id="_M/I40E_GLQF_HSYM_MAX_INDEX" data-ref="_M/I40E_GLQF_HSYM_MAX_INDEX">I40E_GLQF_HSYM_MAX_INDEX</dfn>      63</u></td></tr>
<tr><th id="2153">2153</th><td><u>#define <dfn class="macro" id="_M/I40E_GLQF_HSYM_SYMH_ENA_SHIFT" data-ref="_M/I40E_GLQF_HSYM_SYMH_ENA_SHIFT">I40E_GLQF_HSYM_SYMH_ENA_SHIFT</dfn> 0</u></td></tr>
<tr><th id="2154">2154</th><td><u>#define <dfn class="macro" id="_M/I40E_GLQF_HSYM_SYMH_ENA_MASK" data-ref="_M/I40E_GLQF_HSYM_SYMH_ENA_MASK">I40E_GLQF_HSYM_SYMH_ENA_MASK</dfn>  I40E_MASK(0x1, I40E_GLQF_HSYM_SYMH_ENA_SHIFT)</u></td></tr>
<tr><th id="2155">2155</th><td><u>#define <dfn class="macro" id="_M/I40E_GLQF_PCNT" data-ref="_M/I40E_GLQF_PCNT">I40E_GLQF_PCNT</dfn>(_i)        (0x00266800 + ((_i) * 4)) /* _i=0...511 */ /* Reset: CORER */</u></td></tr>
<tr><th id="2156">2156</th><td><u>#define <dfn class="macro" id="_M/I40E_GLQF_PCNT_MAX_INDEX" data-ref="_M/I40E_GLQF_PCNT_MAX_INDEX">I40E_GLQF_PCNT_MAX_INDEX</dfn>  511</u></td></tr>
<tr><th id="2157">2157</th><td><u>#define <dfn class="macro" id="_M/I40E_GLQF_PCNT_PCNT_SHIFT" data-ref="_M/I40E_GLQF_PCNT_PCNT_SHIFT">I40E_GLQF_PCNT_PCNT_SHIFT</dfn> 0</u></td></tr>
<tr><th id="2158">2158</th><td><u>#define <dfn class="macro" id="_M/I40E_GLQF_PCNT_PCNT_MASK" data-ref="_M/I40E_GLQF_PCNT_PCNT_MASK">I40E_GLQF_PCNT_PCNT_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_GLQF_PCNT_PCNT_SHIFT)</u></td></tr>
<tr><th id="2159">2159</th><td><u>#define <dfn class="macro" id="_M/I40E_GLQF_SWAP" data-ref="_M/I40E_GLQF_SWAP">I40E_GLQF_SWAP</dfn>(_i, _j)          (0x00267E00 + ((_i) * 4 + (_j) * 8)) /* _i=0...1, _j=0...63 */ /* Reset: CORER */</u></td></tr>
<tr><th id="2160">2160</th><td><u>#define <dfn class="macro" id="_M/I40E_GLQF_SWAP_MAX_INDEX" data-ref="_M/I40E_GLQF_SWAP_MAX_INDEX">I40E_GLQF_SWAP_MAX_INDEX</dfn>       1</u></td></tr>
<tr><th id="2161">2161</th><td><u>#define <dfn class="macro" id="_M/I40E_GLQF_SWAP_OFF0_SRC0_SHIFT" data-ref="_M/I40E_GLQF_SWAP_OFF0_SRC0_SHIFT">I40E_GLQF_SWAP_OFF0_SRC0_SHIFT</dfn> 0</u></td></tr>
<tr><th id="2162">2162</th><td><u>#define <dfn class="macro" id="_M/I40E_GLQF_SWAP_OFF0_SRC0_MASK" data-ref="_M/I40E_GLQF_SWAP_OFF0_SRC0_MASK">I40E_GLQF_SWAP_OFF0_SRC0_MASK</dfn>  I40E_MASK(0x3F, I40E_GLQF_SWAP_OFF0_SRC0_SHIFT)</u></td></tr>
<tr><th id="2163">2163</th><td><u>#define <dfn class="macro" id="_M/I40E_GLQF_SWAP_OFF0_SRC1_SHIFT" data-ref="_M/I40E_GLQF_SWAP_OFF0_SRC1_SHIFT">I40E_GLQF_SWAP_OFF0_SRC1_SHIFT</dfn> 6</u></td></tr>
<tr><th id="2164">2164</th><td><u>#define <dfn class="macro" id="_M/I40E_GLQF_SWAP_OFF0_SRC1_MASK" data-ref="_M/I40E_GLQF_SWAP_OFF0_SRC1_MASK">I40E_GLQF_SWAP_OFF0_SRC1_MASK</dfn>  I40E_MASK(0x3F, I40E_GLQF_SWAP_OFF0_SRC1_SHIFT)</u></td></tr>
<tr><th id="2165">2165</th><td><u>#define <dfn class="macro" id="_M/I40E_GLQF_SWAP_FLEN0_SHIFT" data-ref="_M/I40E_GLQF_SWAP_FLEN0_SHIFT">I40E_GLQF_SWAP_FLEN0_SHIFT</dfn>     12</u></td></tr>
<tr><th id="2166">2166</th><td><u>#define <dfn class="macro" id="_M/I40E_GLQF_SWAP_FLEN0_MASK" data-ref="_M/I40E_GLQF_SWAP_FLEN0_MASK">I40E_GLQF_SWAP_FLEN0_MASK</dfn>      I40E_MASK(0xF, I40E_GLQF_SWAP_FLEN0_SHIFT)</u></td></tr>
<tr><th id="2167">2167</th><td><u>#define <dfn class="macro" id="_M/I40E_GLQF_SWAP_OFF1_SRC0_SHIFT" data-ref="_M/I40E_GLQF_SWAP_OFF1_SRC0_SHIFT">I40E_GLQF_SWAP_OFF1_SRC0_SHIFT</dfn> 16</u></td></tr>
<tr><th id="2168">2168</th><td><u>#define <dfn class="macro" id="_M/I40E_GLQF_SWAP_OFF1_SRC0_MASK" data-ref="_M/I40E_GLQF_SWAP_OFF1_SRC0_MASK">I40E_GLQF_SWAP_OFF1_SRC0_MASK</dfn>  I40E_MASK(0x3F, I40E_GLQF_SWAP_OFF1_SRC0_SHIFT)</u></td></tr>
<tr><th id="2169">2169</th><td><u>#define <dfn class="macro" id="_M/I40E_GLQF_SWAP_OFF1_SRC1_SHIFT" data-ref="_M/I40E_GLQF_SWAP_OFF1_SRC1_SHIFT">I40E_GLQF_SWAP_OFF1_SRC1_SHIFT</dfn> 22</u></td></tr>
<tr><th id="2170">2170</th><td><u>#define <dfn class="macro" id="_M/I40E_GLQF_SWAP_OFF1_SRC1_MASK" data-ref="_M/I40E_GLQF_SWAP_OFF1_SRC1_MASK">I40E_GLQF_SWAP_OFF1_SRC1_MASK</dfn>  I40E_MASK(0x3F, I40E_GLQF_SWAP_OFF1_SRC1_SHIFT)</u></td></tr>
<tr><th id="2171">2171</th><td><u>#define <dfn class="macro" id="_M/I40E_GLQF_SWAP_FLEN1_SHIFT" data-ref="_M/I40E_GLQF_SWAP_FLEN1_SHIFT">I40E_GLQF_SWAP_FLEN1_SHIFT</dfn>     28</u></td></tr>
<tr><th id="2172">2172</th><td><u>#define <dfn class="macro" id="_M/I40E_GLQF_SWAP_FLEN1_MASK" data-ref="_M/I40E_GLQF_SWAP_FLEN1_MASK">I40E_GLQF_SWAP_FLEN1_MASK</dfn>      I40E_MASK(0xF, I40E_GLQF_SWAP_FLEN1_SHIFT)</u></td></tr>
<tr><th id="2173">2173</th><td><u>#define <dfn class="macro" id="_M/I40E_PFQF_CTL_0" data-ref="_M/I40E_PFQF_CTL_0">I40E_PFQF_CTL_0</dfn>                   0x001C0AC0 /* Reset: CORER */</u></td></tr>
<tr><th id="2174">2174</th><td><u>#define <dfn class="macro" id="_M/I40E_PFQF_CTL_0_PEHSIZE_SHIFT" data-ref="_M/I40E_PFQF_CTL_0_PEHSIZE_SHIFT">I40E_PFQF_CTL_0_PEHSIZE_SHIFT</dfn>     0</u></td></tr>
<tr><th id="2175">2175</th><td><u>#define <dfn class="macro" id="_M/I40E_PFQF_CTL_0_PEHSIZE_MASK" data-ref="_M/I40E_PFQF_CTL_0_PEHSIZE_MASK">I40E_PFQF_CTL_0_PEHSIZE_MASK</dfn>      I40E_MASK(0x1F, I40E_PFQF_CTL_0_PEHSIZE_SHIFT)</u></td></tr>
<tr><th id="2176">2176</th><td><u>#define <dfn class="macro" id="_M/I40E_PFQF_CTL_0_PEDSIZE_SHIFT" data-ref="_M/I40E_PFQF_CTL_0_PEDSIZE_SHIFT">I40E_PFQF_CTL_0_PEDSIZE_SHIFT</dfn>     5</u></td></tr>
<tr><th id="2177">2177</th><td><u>#define <dfn class="macro" id="_M/I40E_PFQF_CTL_0_PEDSIZE_MASK" data-ref="_M/I40E_PFQF_CTL_0_PEDSIZE_MASK">I40E_PFQF_CTL_0_PEDSIZE_MASK</dfn>      I40E_MASK(0x1F, I40E_PFQF_CTL_0_PEDSIZE_SHIFT)</u></td></tr>
<tr><th id="2178">2178</th><td><u>#define <dfn class="macro" id="_M/I40E_PFQF_CTL_0_PFFCHSIZE_SHIFT" data-ref="_M/I40E_PFQF_CTL_0_PFFCHSIZE_SHIFT">I40E_PFQF_CTL_0_PFFCHSIZE_SHIFT</dfn>   10</u></td></tr>
<tr><th id="2179">2179</th><td><u>#define <dfn class="macro" id="_M/I40E_PFQF_CTL_0_PFFCHSIZE_MASK" data-ref="_M/I40E_PFQF_CTL_0_PFFCHSIZE_MASK">I40E_PFQF_CTL_0_PFFCHSIZE_MASK</dfn>    I40E_MASK(0xF, I40E_PFQF_CTL_0_PFFCHSIZE_SHIFT)</u></td></tr>
<tr><th id="2180">2180</th><td><u>#define <dfn class="macro" id="_M/I40E_PFQF_CTL_0_PFFCDSIZE_SHIFT" data-ref="_M/I40E_PFQF_CTL_0_PFFCDSIZE_SHIFT">I40E_PFQF_CTL_0_PFFCDSIZE_SHIFT</dfn>   14</u></td></tr>
<tr><th id="2181">2181</th><td><u>#define <dfn class="macro" id="_M/I40E_PFQF_CTL_0_PFFCDSIZE_MASK" data-ref="_M/I40E_PFQF_CTL_0_PFFCDSIZE_MASK">I40E_PFQF_CTL_0_PFFCDSIZE_MASK</dfn>    I40E_MASK(0x3, I40E_PFQF_CTL_0_PFFCDSIZE_SHIFT)</u></td></tr>
<tr><th id="2182">2182</th><td><u>#define <dfn class="macro" id="_M/I40E_PFQF_CTL_0_HASHLUTSIZE_SHIFT" data-ref="_M/I40E_PFQF_CTL_0_HASHLUTSIZE_SHIFT">I40E_PFQF_CTL_0_HASHLUTSIZE_SHIFT</dfn> 16</u></td></tr>
<tr><th id="2183">2183</th><td><u>#define <dfn class="macro" id="_M/I40E_PFQF_CTL_0_HASHLUTSIZE_MASK" data-ref="_M/I40E_PFQF_CTL_0_HASHLUTSIZE_MASK">I40E_PFQF_CTL_0_HASHLUTSIZE_MASK</dfn>  I40E_MASK(0x1, I40E_PFQF_CTL_0_HASHLUTSIZE_SHIFT)</u></td></tr>
<tr><th id="2184">2184</th><td><u>#define <dfn class="macro" id="_M/I40E_PFQF_CTL_0_FD_ENA_SHIFT" data-ref="_M/I40E_PFQF_CTL_0_FD_ENA_SHIFT">I40E_PFQF_CTL_0_FD_ENA_SHIFT</dfn>      17</u></td></tr>
<tr><th id="2185">2185</th><td><u>#define <dfn class="macro" id="_M/I40E_PFQF_CTL_0_FD_ENA_MASK" data-ref="_M/I40E_PFQF_CTL_0_FD_ENA_MASK">I40E_PFQF_CTL_0_FD_ENA_MASK</dfn>       I40E_MASK(0x1, I40E_PFQF_CTL_0_FD_ENA_SHIFT)</u></td></tr>
<tr><th id="2186">2186</th><td><u>#define <dfn class="macro" id="_M/I40E_PFQF_CTL_0_ETYPE_ENA_SHIFT" data-ref="_M/I40E_PFQF_CTL_0_ETYPE_ENA_SHIFT">I40E_PFQF_CTL_0_ETYPE_ENA_SHIFT</dfn>   18</u></td></tr>
<tr><th id="2187">2187</th><td><u>#define <dfn class="macro" id="_M/I40E_PFQF_CTL_0_ETYPE_ENA_MASK" data-ref="_M/I40E_PFQF_CTL_0_ETYPE_ENA_MASK">I40E_PFQF_CTL_0_ETYPE_ENA_MASK</dfn>    I40E_MASK(0x1, I40E_PFQF_CTL_0_ETYPE_ENA_SHIFT)</u></td></tr>
<tr><th id="2188">2188</th><td><u>#define <dfn class="macro" id="_M/I40E_PFQF_CTL_0_MACVLAN_ENA_SHIFT" data-ref="_M/I40E_PFQF_CTL_0_MACVLAN_ENA_SHIFT">I40E_PFQF_CTL_0_MACVLAN_ENA_SHIFT</dfn> 19</u></td></tr>
<tr><th id="2189">2189</th><td><u>#define <dfn class="macro" id="_M/I40E_PFQF_CTL_0_MACVLAN_ENA_MASK" data-ref="_M/I40E_PFQF_CTL_0_MACVLAN_ENA_MASK">I40E_PFQF_CTL_0_MACVLAN_ENA_MASK</dfn>  I40E_MASK(0x1, I40E_PFQF_CTL_0_MACVLAN_ENA_SHIFT)</u></td></tr>
<tr><th id="2190">2190</th><td><u>#define <dfn class="macro" id="_M/I40E_PFQF_CTL_0_VFFCHSIZE_SHIFT" data-ref="_M/I40E_PFQF_CTL_0_VFFCHSIZE_SHIFT">I40E_PFQF_CTL_0_VFFCHSIZE_SHIFT</dfn>   20</u></td></tr>
<tr><th id="2191">2191</th><td><u>#define <dfn class="macro" id="_M/I40E_PFQF_CTL_0_VFFCHSIZE_MASK" data-ref="_M/I40E_PFQF_CTL_0_VFFCHSIZE_MASK">I40E_PFQF_CTL_0_VFFCHSIZE_MASK</dfn>    I40E_MASK(0xF, I40E_PFQF_CTL_0_VFFCHSIZE_SHIFT)</u></td></tr>
<tr><th id="2192">2192</th><td><u>#define <dfn class="macro" id="_M/I40E_PFQF_CTL_0_VFFCDSIZE_SHIFT" data-ref="_M/I40E_PFQF_CTL_0_VFFCDSIZE_SHIFT">I40E_PFQF_CTL_0_VFFCDSIZE_SHIFT</dfn>   24</u></td></tr>
<tr><th id="2193">2193</th><td><u>#define <dfn class="macro" id="_M/I40E_PFQF_CTL_0_VFFCDSIZE_MASK" data-ref="_M/I40E_PFQF_CTL_0_VFFCDSIZE_MASK">I40E_PFQF_CTL_0_VFFCDSIZE_MASK</dfn>    I40E_MASK(0x3, I40E_PFQF_CTL_0_VFFCDSIZE_SHIFT)</u></td></tr>
<tr><th id="2194">2194</th><td><u>#define <dfn class="macro" id="_M/I40E_PFQF_CTL_1" data-ref="_M/I40E_PFQF_CTL_1">I40E_PFQF_CTL_1</dfn>                    0x00245D80 /* Reset: CORER */</u></td></tr>
<tr><th id="2195">2195</th><td><u>#define <dfn class="macro" id="_M/I40E_PFQF_CTL_1_CLEARFDTABLE_SHIFT" data-ref="_M/I40E_PFQF_CTL_1_CLEARFDTABLE_SHIFT">I40E_PFQF_CTL_1_CLEARFDTABLE_SHIFT</dfn> 0</u></td></tr>
<tr><th id="2196">2196</th><td><u>#define <dfn class="macro" id="_M/I40E_PFQF_CTL_1_CLEARFDTABLE_MASK" data-ref="_M/I40E_PFQF_CTL_1_CLEARFDTABLE_MASK">I40E_PFQF_CTL_1_CLEARFDTABLE_MASK</dfn>  I40E_MASK(0x1, I40E_PFQF_CTL_1_CLEARFDTABLE_SHIFT)</u></td></tr>
<tr><th id="2197">2197</th><td><u>#define <dfn class="macro" id="_M/I40E_PFQF_FDALLOC" data-ref="_M/I40E_PFQF_FDALLOC">I40E_PFQF_FDALLOC</dfn>               0x00246280 /* Reset: CORER */</u></td></tr>
<tr><th id="2198">2198</th><td><u>#define <dfn class="macro" id="_M/I40E_PFQF_FDALLOC_FDALLOC_SHIFT" data-ref="_M/I40E_PFQF_FDALLOC_FDALLOC_SHIFT">I40E_PFQF_FDALLOC_FDALLOC_SHIFT</dfn> 0</u></td></tr>
<tr><th id="2199">2199</th><td><u>#define <dfn class="macro" id="_M/I40E_PFQF_FDALLOC_FDALLOC_MASK" data-ref="_M/I40E_PFQF_FDALLOC_FDALLOC_MASK">I40E_PFQF_FDALLOC_FDALLOC_MASK</dfn>  I40E_MASK(0xFF, I40E_PFQF_FDALLOC_FDALLOC_SHIFT)</u></td></tr>
<tr><th id="2200">2200</th><td><u>#define <dfn class="macro" id="_M/I40E_PFQF_FDALLOC_FDBEST_SHIFT" data-ref="_M/I40E_PFQF_FDALLOC_FDBEST_SHIFT">I40E_PFQF_FDALLOC_FDBEST_SHIFT</dfn>  8</u></td></tr>
<tr><th id="2201">2201</th><td><u>#define <dfn class="macro" id="_M/I40E_PFQF_FDALLOC_FDBEST_MASK" data-ref="_M/I40E_PFQF_FDALLOC_FDBEST_MASK">I40E_PFQF_FDALLOC_FDBEST_MASK</dfn>   I40E_MASK(0xFF, I40E_PFQF_FDALLOC_FDBEST_SHIFT)</u></td></tr>
<tr><th id="2202">2202</th><td><u>#define <dfn class="macro" id="_M/I40E_PFQF_FDSTAT" data-ref="_M/I40E_PFQF_FDSTAT">I40E_PFQF_FDSTAT</dfn>                   0x00246380 /* Reset: CORER */</u></td></tr>
<tr><th id="2203">2203</th><td><u>#define <dfn class="macro" id="_M/I40E_PFQF_FDSTAT_GUARANT_CNT_SHIFT" data-ref="_M/I40E_PFQF_FDSTAT_GUARANT_CNT_SHIFT">I40E_PFQF_FDSTAT_GUARANT_CNT_SHIFT</dfn> 0</u></td></tr>
<tr><th id="2204">2204</th><td><u>#define <dfn class="macro" id="_M/I40E_PFQF_FDSTAT_GUARANT_CNT_MASK" data-ref="_M/I40E_PFQF_FDSTAT_GUARANT_CNT_MASK">I40E_PFQF_FDSTAT_GUARANT_CNT_MASK</dfn>  I40E_MASK(0x1FFF, I40E_PFQF_FDSTAT_GUARANT_CNT_SHIFT)</u></td></tr>
<tr><th id="2205">2205</th><td><u>#define <dfn class="macro" id="_M/I40E_PFQF_FDSTAT_BEST_CNT_SHIFT" data-ref="_M/I40E_PFQF_FDSTAT_BEST_CNT_SHIFT">I40E_PFQF_FDSTAT_BEST_CNT_SHIFT</dfn>    16</u></td></tr>
<tr><th id="2206">2206</th><td><u>#define <dfn class="macro" id="_M/I40E_PFQF_FDSTAT_BEST_CNT_MASK" data-ref="_M/I40E_PFQF_FDSTAT_BEST_CNT_MASK">I40E_PFQF_FDSTAT_BEST_CNT_MASK</dfn>     I40E_MASK(0x1FFF, I40E_PFQF_FDSTAT_BEST_CNT_SHIFT)</u></td></tr>
<tr><th id="2207">2207</th><td><u>#define <dfn class="macro" id="_M/I40E_PFQF_HENA" data-ref="_M/I40E_PFQF_HENA">I40E_PFQF_HENA</dfn>(_i)             (0x00245900 + ((_i) * 128)) /* _i=0...1 */ /* Reset: CORER */</u></td></tr>
<tr><th id="2208">2208</th><td><u>#define <dfn class="macro" id="_M/I40E_PFQF_HENA_MAX_INDEX" data-ref="_M/I40E_PFQF_HENA_MAX_INDEX">I40E_PFQF_HENA_MAX_INDEX</dfn>       1</u></td></tr>
<tr><th id="2209">2209</th><td><u>#define <dfn class="macro" id="_M/I40E_PFQF_HENA_PTYPE_ENA_SHIFT" data-ref="_M/I40E_PFQF_HENA_PTYPE_ENA_SHIFT">I40E_PFQF_HENA_PTYPE_ENA_SHIFT</dfn> 0</u></td></tr>
<tr><th id="2210">2210</th><td><u>#define <dfn class="macro" id="_M/I40E_PFQF_HENA_PTYPE_ENA_MASK" data-ref="_M/I40E_PFQF_HENA_PTYPE_ENA_MASK">I40E_PFQF_HENA_PTYPE_ENA_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_PFQF_HENA_PTYPE_ENA_SHIFT)</u></td></tr>
<tr><th id="2211">2211</th><td><u>#define <dfn class="macro" id="_M/I40E_PFQF_HKEY" data-ref="_M/I40E_PFQF_HKEY">I40E_PFQF_HKEY</dfn>(_i)         (0x00244800 + ((_i) * 128)) /* _i=0...12 */ /* Reset: CORER */</u></td></tr>
<tr><th id="2212">2212</th><td><u>#define <dfn class="macro" id="_M/I40E_PFQF_HKEY_MAX_INDEX" data-ref="_M/I40E_PFQF_HKEY_MAX_INDEX">I40E_PFQF_HKEY_MAX_INDEX</dfn>   12</u></td></tr>
<tr><th id="2213">2213</th><td><u>#define <dfn class="macro" id="_M/I40E_PFQF_HKEY_KEY_0_SHIFT" data-ref="_M/I40E_PFQF_HKEY_KEY_0_SHIFT">I40E_PFQF_HKEY_KEY_0_SHIFT</dfn> 0</u></td></tr>
<tr><th id="2214">2214</th><td><u>#define <dfn class="macro" id="_M/I40E_PFQF_HKEY_KEY_0_MASK" data-ref="_M/I40E_PFQF_HKEY_KEY_0_MASK">I40E_PFQF_HKEY_KEY_0_MASK</dfn>  I40E_MASK(0xFF, I40E_PFQF_HKEY_KEY_0_SHIFT)</u></td></tr>
<tr><th id="2215">2215</th><td><u>#define <dfn class="macro" id="_M/I40E_PFQF_HKEY_KEY_1_SHIFT" data-ref="_M/I40E_PFQF_HKEY_KEY_1_SHIFT">I40E_PFQF_HKEY_KEY_1_SHIFT</dfn> 8</u></td></tr>
<tr><th id="2216">2216</th><td><u>#define <dfn class="macro" id="_M/I40E_PFQF_HKEY_KEY_1_MASK" data-ref="_M/I40E_PFQF_HKEY_KEY_1_MASK">I40E_PFQF_HKEY_KEY_1_MASK</dfn>  I40E_MASK(0xFF, I40E_PFQF_HKEY_KEY_1_SHIFT)</u></td></tr>
<tr><th id="2217">2217</th><td><u>#define <dfn class="macro" id="_M/I40E_PFQF_HKEY_KEY_2_SHIFT" data-ref="_M/I40E_PFQF_HKEY_KEY_2_SHIFT">I40E_PFQF_HKEY_KEY_2_SHIFT</dfn> 16</u></td></tr>
<tr><th id="2218">2218</th><td><u>#define <dfn class="macro" id="_M/I40E_PFQF_HKEY_KEY_2_MASK" data-ref="_M/I40E_PFQF_HKEY_KEY_2_MASK">I40E_PFQF_HKEY_KEY_2_MASK</dfn>  I40E_MASK(0xFF, I40E_PFQF_HKEY_KEY_2_SHIFT)</u></td></tr>
<tr><th id="2219">2219</th><td><u>#define <dfn class="macro" id="_M/I40E_PFQF_HKEY_KEY_3_SHIFT" data-ref="_M/I40E_PFQF_HKEY_KEY_3_SHIFT">I40E_PFQF_HKEY_KEY_3_SHIFT</dfn> 24</u></td></tr>
<tr><th id="2220">2220</th><td><u>#define <dfn class="macro" id="_M/I40E_PFQF_HKEY_KEY_3_MASK" data-ref="_M/I40E_PFQF_HKEY_KEY_3_MASK">I40E_PFQF_HKEY_KEY_3_MASK</dfn>  I40E_MASK(0xFF, I40E_PFQF_HKEY_KEY_3_SHIFT)</u></td></tr>
<tr><th id="2221">2221</th><td><u>#define <dfn class="macro" id="_M/I40E_PFQF_HLUT" data-ref="_M/I40E_PFQF_HLUT">I40E_PFQF_HLUT</dfn>(_i)        (0x00240000 + ((_i) * 128)) /* _i=0...127 */ /* Reset: CORER */</u></td></tr>
<tr><th id="2222">2222</th><td><u>#define <dfn class="macro" id="_M/I40E_PFQF_HLUT_MAX_INDEX" data-ref="_M/I40E_PFQF_HLUT_MAX_INDEX">I40E_PFQF_HLUT_MAX_INDEX</dfn>  127</u></td></tr>
<tr><th id="2223">2223</th><td><u>#define <dfn class="macro" id="_M/I40E_PFQF_HLUT_LUT0_SHIFT" data-ref="_M/I40E_PFQF_HLUT_LUT0_SHIFT">I40E_PFQF_HLUT_LUT0_SHIFT</dfn> 0</u></td></tr>
<tr><th id="2224">2224</th><td><u>#define <dfn class="macro" id="_M/I40E_PFQF_HLUT_LUT0_MASK" data-ref="_M/I40E_PFQF_HLUT_LUT0_MASK">I40E_PFQF_HLUT_LUT0_MASK</dfn>  I40E_MASK(0x3F, I40E_PFQF_HLUT_LUT0_SHIFT)</u></td></tr>
<tr><th id="2225">2225</th><td><u>#define <dfn class="macro" id="_M/I40E_PFQF_HLUT_LUT1_SHIFT" data-ref="_M/I40E_PFQF_HLUT_LUT1_SHIFT">I40E_PFQF_HLUT_LUT1_SHIFT</dfn> 8</u></td></tr>
<tr><th id="2226">2226</th><td><u>#define <dfn class="macro" id="_M/I40E_PFQF_HLUT_LUT1_MASK" data-ref="_M/I40E_PFQF_HLUT_LUT1_MASK">I40E_PFQF_HLUT_LUT1_MASK</dfn>  I40E_MASK(0x3F, I40E_PFQF_HLUT_LUT1_SHIFT)</u></td></tr>
<tr><th id="2227">2227</th><td><u>#define <dfn class="macro" id="_M/I40E_PFQF_HLUT_LUT2_SHIFT" data-ref="_M/I40E_PFQF_HLUT_LUT2_SHIFT">I40E_PFQF_HLUT_LUT2_SHIFT</dfn> 16</u></td></tr>
<tr><th id="2228">2228</th><td><u>#define <dfn class="macro" id="_M/I40E_PFQF_HLUT_LUT2_MASK" data-ref="_M/I40E_PFQF_HLUT_LUT2_MASK">I40E_PFQF_HLUT_LUT2_MASK</dfn>  I40E_MASK(0x3F, I40E_PFQF_HLUT_LUT2_SHIFT)</u></td></tr>
<tr><th id="2229">2229</th><td><u>#define <dfn class="macro" id="_M/I40E_PFQF_HLUT_LUT3_SHIFT" data-ref="_M/I40E_PFQF_HLUT_LUT3_SHIFT">I40E_PFQF_HLUT_LUT3_SHIFT</dfn> 24</u></td></tr>
<tr><th id="2230">2230</th><td><u>#define <dfn class="macro" id="_M/I40E_PFQF_HLUT_LUT3_MASK" data-ref="_M/I40E_PFQF_HLUT_LUT3_MASK">I40E_PFQF_HLUT_LUT3_MASK</dfn>  I40E_MASK(0x3F, I40E_PFQF_HLUT_LUT3_SHIFT)</u></td></tr>
<tr><th id="2231">2231</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTQF_CTL_0" data-ref="_M/I40E_PRTQF_CTL_0">I40E_PRTQF_CTL_0</dfn>                0x00256E60 /* Reset: CORER */</u></td></tr>
<tr><th id="2232">2232</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTQF_CTL_0_HSYM_ENA_SHIFT" data-ref="_M/I40E_PRTQF_CTL_0_HSYM_ENA_SHIFT">I40E_PRTQF_CTL_0_HSYM_ENA_SHIFT</dfn> 0</u></td></tr>
<tr><th id="2233">2233</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTQF_CTL_0_HSYM_ENA_MASK" data-ref="_M/I40E_PRTQF_CTL_0_HSYM_ENA_MASK">I40E_PRTQF_CTL_0_HSYM_ENA_MASK</dfn>  I40E_MASK(0x1, I40E_PRTQF_CTL_0_HSYM_ENA_SHIFT)</u></td></tr>
<tr><th id="2234">2234</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTQF_FD_FLXINSET" data-ref="_M/I40E_PRTQF_FD_FLXINSET">I40E_PRTQF_FD_FLXINSET</dfn>(_i)         (0x00253800 + ((_i) * 32)) /* _i=0...63 */ /* Reset: CORER */</u></td></tr>
<tr><th id="2235">2235</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTQF_FD_FLXINSET_MAX_INDEX" data-ref="_M/I40E_PRTQF_FD_FLXINSET_MAX_INDEX">I40E_PRTQF_FD_FLXINSET_MAX_INDEX</dfn>   63</u></td></tr>
<tr><th id="2236">2236</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTQF_FD_FLXINSET_INSET_SHIFT" data-ref="_M/I40E_PRTQF_FD_FLXINSET_INSET_SHIFT">I40E_PRTQF_FD_FLXINSET_INSET_SHIFT</dfn> 0</u></td></tr>
<tr><th id="2237">2237</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTQF_FD_FLXINSET_INSET_MASK" data-ref="_M/I40E_PRTQF_FD_FLXINSET_INSET_MASK">I40E_PRTQF_FD_FLXINSET_INSET_MASK</dfn>  I40E_MASK(0xFF, I40E_PRTQF_FD_FLXINSET_INSET_SHIFT)</u></td></tr>
<tr><th id="2238">2238</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTQF_FD_INSET" data-ref="_M/I40E_PRTQF_FD_INSET">I40E_PRTQF_FD_INSET</dfn>(_i, _j)      (0x00250000 + ((_i) * 64 + (_j) * 32)) /* _i=0...63, _j=0...1 */ /* Reset: CORER */</u></td></tr>
<tr><th id="2239">2239</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTQF_FD_INSET_MAX_INDEX" data-ref="_M/I40E_PRTQF_FD_INSET_MAX_INDEX">I40E_PRTQF_FD_INSET_MAX_INDEX</dfn>   63</u></td></tr>
<tr><th id="2240">2240</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTQF_FD_INSET_INSET_SHIFT" data-ref="_M/I40E_PRTQF_FD_INSET_INSET_SHIFT">I40E_PRTQF_FD_INSET_INSET_SHIFT</dfn> 0</u></td></tr>
<tr><th id="2241">2241</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTQF_FD_INSET_INSET_MASK" data-ref="_M/I40E_PRTQF_FD_INSET_INSET_MASK">I40E_PRTQF_FD_INSET_INSET_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_PRTQF_FD_INSET_INSET_SHIFT)</u></td></tr>
<tr><th id="2242">2242</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTQF_FD_INSET" data-ref="_M/I40E_PRTQF_FD_INSET">I40E_PRTQF_FD_INSET</dfn>(_i, _j)      (0x00250000 + ((_i) * 64 + (_j) * 32)) /* _i=0...63, _j=0...1 */ /* Reset: CORER */</u></td></tr>
<tr><th id="2243">2243</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTQF_FD_INSET_MAX_INDEX" data-ref="_M/I40E_PRTQF_FD_INSET_MAX_INDEX">I40E_PRTQF_FD_INSET_MAX_INDEX</dfn>   63</u></td></tr>
<tr><th id="2244">2244</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTQF_FD_INSET_INSET_SHIFT" data-ref="_M/I40E_PRTQF_FD_INSET_INSET_SHIFT">I40E_PRTQF_FD_INSET_INSET_SHIFT</dfn> 0</u></td></tr>
<tr><th id="2245">2245</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTQF_FD_INSET_INSET_MASK" data-ref="_M/I40E_PRTQF_FD_INSET_INSET_MASK">I40E_PRTQF_FD_INSET_INSET_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_PRTQF_FD_INSET_INSET_SHIFT)</u></td></tr>
<tr><th id="2246">2246</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTQF_FD_MSK" data-ref="_M/I40E_PRTQF_FD_MSK">I40E_PRTQF_FD_MSK</dfn>(_i, _j)       (0x00252000 + ((_i) * 64 + (_j) * 32)) /* _i=0...63, _j=0...1 */ /* Reset: CORER */</u></td></tr>
<tr><th id="2247">2247</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTQF_FD_MSK_MAX_INDEX" data-ref="_M/I40E_PRTQF_FD_MSK_MAX_INDEX">I40E_PRTQF_FD_MSK_MAX_INDEX</dfn>    63</u></td></tr>
<tr><th id="2248">2248</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTQF_FD_MSK_MASK_SHIFT" data-ref="_M/I40E_PRTQF_FD_MSK_MASK_SHIFT">I40E_PRTQF_FD_MSK_MASK_SHIFT</dfn>   0</u></td></tr>
<tr><th id="2249">2249</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTQF_FD_MSK_MASK_MASK" data-ref="_M/I40E_PRTQF_FD_MSK_MASK_MASK">I40E_PRTQF_FD_MSK_MASK_MASK</dfn>    I40E_MASK(0xFFFF, I40E_PRTQF_FD_MSK_MASK_SHIFT)</u></td></tr>
<tr><th id="2250">2250</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTQF_FD_MSK_OFFSET_SHIFT" data-ref="_M/I40E_PRTQF_FD_MSK_OFFSET_SHIFT">I40E_PRTQF_FD_MSK_OFFSET_SHIFT</dfn> 16</u></td></tr>
<tr><th id="2251">2251</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTQF_FD_MSK_OFFSET_MASK" data-ref="_M/I40E_PRTQF_FD_MSK_OFFSET_MASK">I40E_PRTQF_FD_MSK_OFFSET_MASK</dfn>  I40E_MASK(0x3F, I40E_PRTQF_FD_MSK_OFFSET_SHIFT)</u></td></tr>
<tr><th id="2252">2252</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTQF_FLX_PIT" data-ref="_M/I40E_PRTQF_FLX_PIT">I40E_PRTQF_FLX_PIT</dfn>(_i)              (0x00255200 + ((_i) * 32)) /* _i=0...8 */ /* Reset: CORER */</u></td></tr>
<tr><th id="2253">2253</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTQF_FLX_PIT_MAX_INDEX" data-ref="_M/I40E_PRTQF_FLX_PIT_MAX_INDEX">I40E_PRTQF_FLX_PIT_MAX_INDEX</dfn>        8</u></td></tr>
<tr><th id="2254">2254</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTQF_FLX_PIT_SOURCE_OFF_SHIFT" data-ref="_M/I40E_PRTQF_FLX_PIT_SOURCE_OFF_SHIFT">I40E_PRTQF_FLX_PIT_SOURCE_OFF_SHIFT</dfn> 0</u></td></tr>
<tr><th id="2255">2255</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTQF_FLX_PIT_SOURCE_OFF_MASK" data-ref="_M/I40E_PRTQF_FLX_PIT_SOURCE_OFF_MASK">I40E_PRTQF_FLX_PIT_SOURCE_OFF_MASK</dfn>  I40E_MASK(0x1F, I40E_PRTQF_FLX_PIT_SOURCE_OFF_SHIFT)</u></td></tr>
<tr><th id="2256">2256</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTQF_FLX_PIT_FSIZE_SHIFT" data-ref="_M/I40E_PRTQF_FLX_PIT_FSIZE_SHIFT">I40E_PRTQF_FLX_PIT_FSIZE_SHIFT</dfn>      5</u></td></tr>
<tr><th id="2257">2257</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTQF_FLX_PIT_FSIZE_MASK" data-ref="_M/I40E_PRTQF_FLX_PIT_FSIZE_MASK">I40E_PRTQF_FLX_PIT_FSIZE_MASK</dfn>       I40E_MASK(0x1F, I40E_PRTQF_FLX_PIT_FSIZE_SHIFT)</u></td></tr>
<tr><th id="2258">2258</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTQF_FLX_PIT_DEST_OFF_SHIFT" data-ref="_M/I40E_PRTQF_FLX_PIT_DEST_OFF_SHIFT">I40E_PRTQF_FLX_PIT_DEST_OFF_SHIFT</dfn>   10</u></td></tr>
<tr><th id="2259">2259</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTQF_FLX_PIT_DEST_OFF_MASK" data-ref="_M/I40E_PRTQF_FLX_PIT_DEST_OFF_MASK">I40E_PRTQF_FLX_PIT_DEST_OFF_MASK</dfn>    I40E_MASK(0x3F, I40E_PRTQF_FLX_PIT_DEST_OFF_SHIFT)</u></td></tr>
<tr><th id="2260">2260</th><td><u>#define <dfn class="macro" id="_M/I40E_VFQF_HENA1" data-ref="_M/I40E_VFQF_HENA1">I40E_VFQF_HENA1</dfn>(_i, _VF)         (0x00230800 + ((_i) * 1024 + (_VF) * 4)) /* _i=0...1, _VF=0...127 */ /* Reset: CORER */</u></td></tr>
<tr><th id="2261">2261</th><td><u>#define <dfn class="macro" id="_M/I40E_VFQF_HENA1_MAX_INDEX" data-ref="_M/I40E_VFQF_HENA1_MAX_INDEX">I40E_VFQF_HENA1_MAX_INDEX</dfn>       1</u></td></tr>
<tr><th id="2262">2262</th><td><u>#define <dfn class="macro" id="_M/I40E_VFQF_HENA1_PTYPE_ENA_SHIFT" data-ref="_M/I40E_VFQF_HENA1_PTYPE_ENA_SHIFT">I40E_VFQF_HENA1_PTYPE_ENA_SHIFT</dfn> 0</u></td></tr>
<tr><th id="2263">2263</th><td><u>#define <dfn class="macro" id="_M/I40E_VFQF_HENA1_PTYPE_ENA_MASK" data-ref="_M/I40E_VFQF_HENA1_PTYPE_ENA_MASK">I40E_VFQF_HENA1_PTYPE_ENA_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_VFQF_HENA1_PTYPE_ENA_SHIFT)</u></td></tr>
<tr><th id="2264">2264</th><td><u>#define <dfn class="macro" id="_M/I40E_VFQF_HKEY1" data-ref="_M/I40E_VFQF_HKEY1">I40E_VFQF_HKEY1</dfn>(_i, _VF)     (0x00228000 + ((_i) * 1024 + (_VF) * 4)) /* _i=0...12, _VF=0...127 */ /* Reset: CORER */</u></td></tr>
<tr><th id="2265">2265</th><td><u>#define <dfn class="macro" id="_M/I40E_VFQF_HKEY1_MAX_INDEX" data-ref="_M/I40E_VFQF_HKEY1_MAX_INDEX">I40E_VFQF_HKEY1_MAX_INDEX</dfn>   12</u></td></tr>
<tr><th id="2266">2266</th><td><u>#define <dfn class="macro" id="_M/I40E_VFQF_HKEY1_KEY_0_SHIFT" data-ref="_M/I40E_VFQF_HKEY1_KEY_0_SHIFT">I40E_VFQF_HKEY1_KEY_0_SHIFT</dfn> 0</u></td></tr>
<tr><th id="2267">2267</th><td><u>#define <dfn class="macro" id="_M/I40E_VFQF_HKEY1_KEY_0_MASK" data-ref="_M/I40E_VFQF_HKEY1_KEY_0_MASK">I40E_VFQF_HKEY1_KEY_0_MASK</dfn>  I40E_MASK(0xFF, I40E_VFQF_HKEY1_KEY_0_SHIFT)</u></td></tr>
<tr><th id="2268">2268</th><td><u>#define <dfn class="macro" id="_M/I40E_VFQF_HKEY1_KEY_1_SHIFT" data-ref="_M/I40E_VFQF_HKEY1_KEY_1_SHIFT">I40E_VFQF_HKEY1_KEY_1_SHIFT</dfn> 8</u></td></tr>
<tr><th id="2269">2269</th><td><u>#define <dfn class="macro" id="_M/I40E_VFQF_HKEY1_KEY_1_MASK" data-ref="_M/I40E_VFQF_HKEY1_KEY_1_MASK">I40E_VFQF_HKEY1_KEY_1_MASK</dfn>  I40E_MASK(0xFF, I40E_VFQF_HKEY1_KEY_1_SHIFT)</u></td></tr>
<tr><th id="2270">2270</th><td><u>#define <dfn class="macro" id="_M/I40E_VFQF_HKEY1_KEY_2_SHIFT" data-ref="_M/I40E_VFQF_HKEY1_KEY_2_SHIFT">I40E_VFQF_HKEY1_KEY_2_SHIFT</dfn> 16</u></td></tr>
<tr><th id="2271">2271</th><td><u>#define <dfn class="macro" id="_M/I40E_VFQF_HKEY1_KEY_2_MASK" data-ref="_M/I40E_VFQF_HKEY1_KEY_2_MASK">I40E_VFQF_HKEY1_KEY_2_MASK</dfn>  I40E_MASK(0xFF, I40E_VFQF_HKEY1_KEY_2_SHIFT)</u></td></tr>
<tr><th id="2272">2272</th><td><u>#define <dfn class="macro" id="_M/I40E_VFQF_HKEY1_KEY_3_SHIFT" data-ref="_M/I40E_VFQF_HKEY1_KEY_3_SHIFT">I40E_VFQF_HKEY1_KEY_3_SHIFT</dfn> 24</u></td></tr>
<tr><th id="2273">2273</th><td><u>#define <dfn class="macro" id="_M/I40E_VFQF_HKEY1_KEY_3_MASK" data-ref="_M/I40E_VFQF_HKEY1_KEY_3_MASK">I40E_VFQF_HKEY1_KEY_3_MASK</dfn>  I40E_MASK(0xFF, I40E_VFQF_HKEY1_KEY_3_SHIFT)</u></td></tr>
<tr><th id="2274">2274</th><td><u>#define <dfn class="macro" id="_M/I40E_VFQF_HLUT1" data-ref="_M/I40E_VFQF_HLUT1">I40E_VFQF_HLUT1</dfn>(_i, _VF)    (0x00220000 + ((_i) * 1024 + (_VF) * 4)) /* _i=0...15, _VF=0...127 */ /* Reset: CORER */</u></td></tr>
<tr><th id="2275">2275</th><td><u>#define <dfn class="macro" id="_M/I40E_VFQF_HLUT1_MAX_INDEX" data-ref="_M/I40E_VFQF_HLUT1_MAX_INDEX">I40E_VFQF_HLUT1_MAX_INDEX</dfn>  15</u></td></tr>
<tr><th id="2276">2276</th><td><u>#define <dfn class="macro" id="_M/I40E_VFQF_HLUT1_LUT0_SHIFT" data-ref="_M/I40E_VFQF_HLUT1_LUT0_SHIFT">I40E_VFQF_HLUT1_LUT0_SHIFT</dfn> 0</u></td></tr>
<tr><th id="2277">2277</th><td><u>#define <dfn class="macro" id="_M/I40E_VFQF_HLUT1_LUT0_MASK" data-ref="_M/I40E_VFQF_HLUT1_LUT0_MASK">I40E_VFQF_HLUT1_LUT0_MASK</dfn>  I40E_MASK(0xF, I40E_VFQF_HLUT1_LUT0_SHIFT)</u></td></tr>
<tr><th id="2278">2278</th><td><u>#define <dfn class="macro" id="_M/I40E_VFQF_HLUT1_LUT1_SHIFT" data-ref="_M/I40E_VFQF_HLUT1_LUT1_SHIFT">I40E_VFQF_HLUT1_LUT1_SHIFT</dfn> 8</u></td></tr>
<tr><th id="2279">2279</th><td><u>#define <dfn class="macro" id="_M/I40E_VFQF_HLUT1_LUT1_MASK" data-ref="_M/I40E_VFQF_HLUT1_LUT1_MASK">I40E_VFQF_HLUT1_LUT1_MASK</dfn>  I40E_MASK(0xF, I40E_VFQF_HLUT1_LUT1_SHIFT)</u></td></tr>
<tr><th id="2280">2280</th><td><u>#define <dfn class="macro" id="_M/I40E_VFQF_HLUT1_LUT2_SHIFT" data-ref="_M/I40E_VFQF_HLUT1_LUT2_SHIFT">I40E_VFQF_HLUT1_LUT2_SHIFT</dfn> 16</u></td></tr>
<tr><th id="2281">2281</th><td><u>#define <dfn class="macro" id="_M/I40E_VFQF_HLUT1_LUT2_MASK" data-ref="_M/I40E_VFQF_HLUT1_LUT2_MASK">I40E_VFQF_HLUT1_LUT2_MASK</dfn>  I40E_MASK(0xF, I40E_VFQF_HLUT1_LUT2_SHIFT)</u></td></tr>
<tr><th id="2282">2282</th><td><u>#define <dfn class="macro" id="_M/I40E_VFQF_HLUT1_LUT3_SHIFT" data-ref="_M/I40E_VFQF_HLUT1_LUT3_SHIFT">I40E_VFQF_HLUT1_LUT3_SHIFT</dfn> 24</u></td></tr>
<tr><th id="2283">2283</th><td><u>#define <dfn class="macro" id="_M/I40E_VFQF_HLUT1_LUT3_MASK" data-ref="_M/I40E_VFQF_HLUT1_LUT3_MASK">I40E_VFQF_HLUT1_LUT3_MASK</dfn>  I40E_MASK(0xF, I40E_VFQF_HLUT1_LUT3_SHIFT)</u></td></tr>
<tr><th id="2284">2284</th><td><u>#define <dfn class="macro" id="_M/I40E_VFQF_HREGION1" data-ref="_M/I40E_VFQF_HREGION1">I40E_VFQF_HREGION1</dfn>(_i, _VF)              (0x0022E000 + ((_i) * 1024 + (_VF) * 4)) /* _i=0...7, _VF=0...127 */ /* Reset: CORER */</u></td></tr>
<tr><th id="2285">2285</th><td><u>#define <dfn class="macro" id="_M/I40E_VFQF_HREGION1_MAX_INDEX" data-ref="_M/I40E_VFQF_HREGION1_MAX_INDEX">I40E_VFQF_HREGION1_MAX_INDEX</dfn>            7</u></td></tr>
<tr><th id="2286">2286</th><td><u>#define <dfn class="macro" id="_M/I40E_VFQF_HREGION1_OVERRIDE_ENA_0_SHIFT" data-ref="_M/I40E_VFQF_HREGION1_OVERRIDE_ENA_0_SHIFT">I40E_VFQF_HREGION1_OVERRIDE_ENA_0_SHIFT</dfn> 0</u></td></tr>
<tr><th id="2287">2287</th><td><u>#define <dfn class="macro" id="_M/I40E_VFQF_HREGION1_OVERRIDE_ENA_0_MASK" data-ref="_M/I40E_VFQF_HREGION1_OVERRIDE_ENA_0_MASK">I40E_VFQF_HREGION1_OVERRIDE_ENA_0_MASK</dfn>  I40E_MASK(0x1, I40E_VFQF_HREGION1_OVERRIDE_ENA_0_SHIFT)</u></td></tr>
<tr><th id="2288">2288</th><td><u>#define <dfn class="macro" id="_M/I40E_VFQF_HREGION1_REGION_0_SHIFT" data-ref="_M/I40E_VFQF_HREGION1_REGION_0_SHIFT">I40E_VFQF_HREGION1_REGION_0_SHIFT</dfn>       1</u></td></tr>
<tr><th id="2289">2289</th><td><u>#define <dfn class="macro" id="_M/I40E_VFQF_HREGION1_REGION_0_MASK" data-ref="_M/I40E_VFQF_HREGION1_REGION_0_MASK">I40E_VFQF_HREGION1_REGION_0_MASK</dfn>        I40E_MASK(0x7, I40E_VFQF_HREGION1_REGION_0_SHIFT)</u></td></tr>
<tr><th id="2290">2290</th><td><u>#define <dfn class="macro" id="_M/I40E_VFQF_HREGION1_OVERRIDE_ENA_1_SHIFT" data-ref="_M/I40E_VFQF_HREGION1_OVERRIDE_ENA_1_SHIFT">I40E_VFQF_HREGION1_OVERRIDE_ENA_1_SHIFT</dfn> 4</u></td></tr>
<tr><th id="2291">2291</th><td><u>#define <dfn class="macro" id="_M/I40E_VFQF_HREGION1_OVERRIDE_ENA_1_MASK" data-ref="_M/I40E_VFQF_HREGION1_OVERRIDE_ENA_1_MASK">I40E_VFQF_HREGION1_OVERRIDE_ENA_1_MASK</dfn>  I40E_MASK(0x1, I40E_VFQF_HREGION1_OVERRIDE_ENA_1_SHIFT)</u></td></tr>
<tr><th id="2292">2292</th><td><u>#define <dfn class="macro" id="_M/I40E_VFQF_HREGION1_REGION_1_SHIFT" data-ref="_M/I40E_VFQF_HREGION1_REGION_1_SHIFT">I40E_VFQF_HREGION1_REGION_1_SHIFT</dfn>       5</u></td></tr>
<tr><th id="2293">2293</th><td><u>#define <dfn class="macro" id="_M/I40E_VFQF_HREGION1_REGION_1_MASK" data-ref="_M/I40E_VFQF_HREGION1_REGION_1_MASK">I40E_VFQF_HREGION1_REGION_1_MASK</dfn>        I40E_MASK(0x7, I40E_VFQF_HREGION1_REGION_1_SHIFT)</u></td></tr>
<tr><th id="2294">2294</th><td><u>#define <dfn class="macro" id="_M/I40E_VFQF_HREGION1_OVERRIDE_ENA_2_SHIFT" data-ref="_M/I40E_VFQF_HREGION1_OVERRIDE_ENA_2_SHIFT">I40E_VFQF_HREGION1_OVERRIDE_ENA_2_SHIFT</dfn> 8</u></td></tr>
<tr><th id="2295">2295</th><td><u>#define <dfn class="macro" id="_M/I40E_VFQF_HREGION1_OVERRIDE_ENA_2_MASK" data-ref="_M/I40E_VFQF_HREGION1_OVERRIDE_ENA_2_MASK">I40E_VFQF_HREGION1_OVERRIDE_ENA_2_MASK</dfn>  I40E_MASK(0x1, I40E_VFQF_HREGION1_OVERRIDE_ENA_2_SHIFT)</u></td></tr>
<tr><th id="2296">2296</th><td><u>#define <dfn class="macro" id="_M/I40E_VFQF_HREGION1_REGION_2_SHIFT" data-ref="_M/I40E_VFQF_HREGION1_REGION_2_SHIFT">I40E_VFQF_HREGION1_REGION_2_SHIFT</dfn>       9</u></td></tr>
<tr><th id="2297">2297</th><td><u>#define <dfn class="macro" id="_M/I40E_VFQF_HREGION1_REGION_2_MASK" data-ref="_M/I40E_VFQF_HREGION1_REGION_2_MASK">I40E_VFQF_HREGION1_REGION_2_MASK</dfn>        I40E_MASK(0x7, I40E_VFQF_HREGION1_REGION_2_SHIFT)</u></td></tr>
<tr><th id="2298">2298</th><td><u>#define <dfn class="macro" id="_M/I40E_VFQF_HREGION1_OVERRIDE_ENA_3_SHIFT" data-ref="_M/I40E_VFQF_HREGION1_OVERRIDE_ENA_3_SHIFT">I40E_VFQF_HREGION1_OVERRIDE_ENA_3_SHIFT</dfn> 12</u></td></tr>
<tr><th id="2299">2299</th><td><u>#define <dfn class="macro" id="_M/I40E_VFQF_HREGION1_OVERRIDE_ENA_3_MASK" data-ref="_M/I40E_VFQF_HREGION1_OVERRIDE_ENA_3_MASK">I40E_VFQF_HREGION1_OVERRIDE_ENA_3_MASK</dfn>  I40E_MASK(0x1, I40E_VFQF_HREGION1_OVERRIDE_ENA_3_SHIFT)</u></td></tr>
<tr><th id="2300">2300</th><td><u>#define <dfn class="macro" id="_M/I40E_VFQF_HREGION1_REGION_3_SHIFT" data-ref="_M/I40E_VFQF_HREGION1_REGION_3_SHIFT">I40E_VFQF_HREGION1_REGION_3_SHIFT</dfn>       13</u></td></tr>
<tr><th id="2301">2301</th><td><u>#define <dfn class="macro" id="_M/I40E_VFQF_HREGION1_REGION_3_MASK" data-ref="_M/I40E_VFQF_HREGION1_REGION_3_MASK">I40E_VFQF_HREGION1_REGION_3_MASK</dfn>        I40E_MASK(0x7, I40E_VFQF_HREGION1_REGION_3_SHIFT)</u></td></tr>
<tr><th id="2302">2302</th><td><u>#define <dfn class="macro" id="_M/I40E_VFQF_HREGION1_OVERRIDE_ENA_4_SHIFT" data-ref="_M/I40E_VFQF_HREGION1_OVERRIDE_ENA_4_SHIFT">I40E_VFQF_HREGION1_OVERRIDE_ENA_4_SHIFT</dfn> 16</u></td></tr>
<tr><th id="2303">2303</th><td><u>#define <dfn class="macro" id="_M/I40E_VFQF_HREGION1_OVERRIDE_ENA_4_MASK" data-ref="_M/I40E_VFQF_HREGION1_OVERRIDE_ENA_4_MASK">I40E_VFQF_HREGION1_OVERRIDE_ENA_4_MASK</dfn>  I40E_MASK(0x1, I40E_VFQF_HREGION1_OVERRIDE_ENA_4_SHIFT)</u></td></tr>
<tr><th id="2304">2304</th><td><u>#define <dfn class="macro" id="_M/I40E_VFQF_HREGION1_REGION_4_SHIFT" data-ref="_M/I40E_VFQF_HREGION1_REGION_4_SHIFT">I40E_VFQF_HREGION1_REGION_4_SHIFT</dfn>       17</u></td></tr>
<tr><th id="2305">2305</th><td><u>#define <dfn class="macro" id="_M/I40E_VFQF_HREGION1_REGION_4_MASK" data-ref="_M/I40E_VFQF_HREGION1_REGION_4_MASK">I40E_VFQF_HREGION1_REGION_4_MASK</dfn>        I40E_MASK(0x7, I40E_VFQF_HREGION1_REGION_4_SHIFT)</u></td></tr>
<tr><th id="2306">2306</th><td><u>#define <dfn class="macro" id="_M/I40E_VFQF_HREGION1_OVERRIDE_ENA_5_SHIFT" data-ref="_M/I40E_VFQF_HREGION1_OVERRIDE_ENA_5_SHIFT">I40E_VFQF_HREGION1_OVERRIDE_ENA_5_SHIFT</dfn> 20</u></td></tr>
<tr><th id="2307">2307</th><td><u>#define <dfn class="macro" id="_M/I40E_VFQF_HREGION1_OVERRIDE_ENA_5_MASK" data-ref="_M/I40E_VFQF_HREGION1_OVERRIDE_ENA_5_MASK">I40E_VFQF_HREGION1_OVERRIDE_ENA_5_MASK</dfn>  I40E_MASK(0x1, I40E_VFQF_HREGION1_OVERRIDE_ENA_5_SHIFT)</u></td></tr>
<tr><th id="2308">2308</th><td><u>#define <dfn class="macro" id="_M/I40E_VFQF_HREGION1_REGION_5_SHIFT" data-ref="_M/I40E_VFQF_HREGION1_REGION_5_SHIFT">I40E_VFQF_HREGION1_REGION_5_SHIFT</dfn>       21</u></td></tr>
<tr><th id="2309">2309</th><td><u>#define <dfn class="macro" id="_M/I40E_VFQF_HREGION1_REGION_5_MASK" data-ref="_M/I40E_VFQF_HREGION1_REGION_5_MASK">I40E_VFQF_HREGION1_REGION_5_MASK</dfn>        I40E_MASK(0x7, I40E_VFQF_HREGION1_REGION_5_SHIFT)</u></td></tr>
<tr><th id="2310">2310</th><td><u>#define <dfn class="macro" id="_M/I40E_VFQF_HREGION1_OVERRIDE_ENA_6_SHIFT" data-ref="_M/I40E_VFQF_HREGION1_OVERRIDE_ENA_6_SHIFT">I40E_VFQF_HREGION1_OVERRIDE_ENA_6_SHIFT</dfn> 24</u></td></tr>
<tr><th id="2311">2311</th><td><u>#define <dfn class="macro" id="_M/I40E_VFQF_HREGION1_OVERRIDE_ENA_6_MASK" data-ref="_M/I40E_VFQF_HREGION1_OVERRIDE_ENA_6_MASK">I40E_VFQF_HREGION1_OVERRIDE_ENA_6_MASK</dfn>  I40E_MASK(0x1, I40E_VFQF_HREGION1_OVERRIDE_ENA_6_SHIFT)</u></td></tr>
<tr><th id="2312">2312</th><td><u>#define <dfn class="macro" id="_M/I40E_VFQF_HREGION1_REGION_6_SHIFT" data-ref="_M/I40E_VFQF_HREGION1_REGION_6_SHIFT">I40E_VFQF_HREGION1_REGION_6_SHIFT</dfn>       25</u></td></tr>
<tr><th id="2313">2313</th><td><u>#define <dfn class="macro" id="_M/I40E_VFQF_HREGION1_REGION_6_MASK" data-ref="_M/I40E_VFQF_HREGION1_REGION_6_MASK">I40E_VFQF_HREGION1_REGION_6_MASK</dfn>        I40E_MASK(0x7, I40E_VFQF_HREGION1_REGION_6_SHIFT)</u></td></tr>
<tr><th id="2314">2314</th><td><u>#define <dfn class="macro" id="_M/I40E_VFQF_HREGION1_OVERRIDE_ENA_7_SHIFT" data-ref="_M/I40E_VFQF_HREGION1_OVERRIDE_ENA_7_SHIFT">I40E_VFQF_HREGION1_OVERRIDE_ENA_7_SHIFT</dfn> 28</u></td></tr>
<tr><th id="2315">2315</th><td><u>#define <dfn class="macro" id="_M/I40E_VFQF_HREGION1_OVERRIDE_ENA_7_MASK" data-ref="_M/I40E_VFQF_HREGION1_OVERRIDE_ENA_7_MASK">I40E_VFQF_HREGION1_OVERRIDE_ENA_7_MASK</dfn>  I40E_MASK(0x1, I40E_VFQF_HREGION1_OVERRIDE_ENA_7_SHIFT)</u></td></tr>
<tr><th id="2316">2316</th><td><u>#define <dfn class="macro" id="_M/I40E_VFQF_HREGION1_REGION_7_SHIFT" data-ref="_M/I40E_VFQF_HREGION1_REGION_7_SHIFT">I40E_VFQF_HREGION1_REGION_7_SHIFT</dfn>       29</u></td></tr>
<tr><th id="2317">2317</th><td><u>#define <dfn class="macro" id="_M/I40E_VFQF_HREGION1_REGION_7_MASK" data-ref="_M/I40E_VFQF_HREGION1_REGION_7_MASK">I40E_VFQF_HREGION1_REGION_7_MASK</dfn>        I40E_MASK(0x7, I40E_VFQF_HREGION1_REGION_7_SHIFT)</u></td></tr>
<tr><th id="2318">2318</th><td><u>#define <dfn class="macro" id="_M/I40E_VPQF_CTL" data-ref="_M/I40E_VPQF_CTL">I40E_VPQF_CTL</dfn>(_VF)          (0x001C0000 + ((_VF) * 4)) /* _i=0...127 */ /* Reset: VFR */</u></td></tr>
<tr><th id="2319">2319</th><td><u>#define <dfn class="macro" id="_M/I40E_VPQF_CTL_MAX_INDEX" data-ref="_M/I40E_VPQF_CTL_MAX_INDEX">I40E_VPQF_CTL_MAX_INDEX</dfn>     127</u></td></tr>
<tr><th id="2320">2320</th><td><u>#define <dfn class="macro" id="_M/I40E_VPQF_CTL_PEHSIZE_SHIFT" data-ref="_M/I40E_VPQF_CTL_PEHSIZE_SHIFT">I40E_VPQF_CTL_PEHSIZE_SHIFT</dfn> 0</u></td></tr>
<tr><th id="2321">2321</th><td><u>#define <dfn class="macro" id="_M/I40E_VPQF_CTL_PEHSIZE_MASK" data-ref="_M/I40E_VPQF_CTL_PEHSIZE_MASK">I40E_VPQF_CTL_PEHSIZE_MASK</dfn>  I40E_MASK(0x1F, I40E_VPQF_CTL_PEHSIZE_SHIFT)</u></td></tr>
<tr><th id="2322">2322</th><td><u>#define <dfn class="macro" id="_M/I40E_VPQF_CTL_PEDSIZE_SHIFT" data-ref="_M/I40E_VPQF_CTL_PEDSIZE_SHIFT">I40E_VPQF_CTL_PEDSIZE_SHIFT</dfn> 5</u></td></tr>
<tr><th id="2323">2323</th><td><u>#define <dfn class="macro" id="_M/I40E_VPQF_CTL_PEDSIZE_MASK" data-ref="_M/I40E_VPQF_CTL_PEDSIZE_MASK">I40E_VPQF_CTL_PEDSIZE_MASK</dfn>  I40E_MASK(0x1F, I40E_VPQF_CTL_PEDSIZE_SHIFT)</u></td></tr>
<tr><th id="2324">2324</th><td><u>#define <dfn class="macro" id="_M/I40E_VPQF_CTL_FCHSIZE_SHIFT" data-ref="_M/I40E_VPQF_CTL_FCHSIZE_SHIFT">I40E_VPQF_CTL_FCHSIZE_SHIFT</dfn> 10</u></td></tr>
<tr><th id="2325">2325</th><td><u>#define <dfn class="macro" id="_M/I40E_VPQF_CTL_FCHSIZE_MASK" data-ref="_M/I40E_VPQF_CTL_FCHSIZE_MASK">I40E_VPQF_CTL_FCHSIZE_MASK</dfn>  I40E_MASK(0xF, I40E_VPQF_CTL_FCHSIZE_SHIFT)</u></td></tr>
<tr><th id="2326">2326</th><td><u>#define <dfn class="macro" id="_M/I40E_VPQF_CTL_FCDSIZE_SHIFT" data-ref="_M/I40E_VPQF_CTL_FCDSIZE_SHIFT">I40E_VPQF_CTL_FCDSIZE_SHIFT</dfn> 14</u></td></tr>
<tr><th id="2327">2327</th><td><u>#define <dfn class="macro" id="_M/I40E_VPQF_CTL_FCDSIZE_MASK" data-ref="_M/I40E_VPQF_CTL_FCDSIZE_MASK">I40E_VPQF_CTL_FCDSIZE_MASK</dfn>  I40E_MASK(0x3, I40E_VPQF_CTL_FCDSIZE_SHIFT)</u></td></tr>
<tr><th id="2328">2328</th><td><u>#define <dfn class="macro" id="_M/I40E_VSIQF_CTL" data-ref="_M/I40E_VSIQF_CTL">I40E_VSIQF_CTL</dfn>(_VSI)             (0x0020D800 + ((_VSI) * 4)) /* _i=0...383 */ /* Reset: PFR */</u></td></tr>
<tr><th id="2329">2329</th><td><u>#define <dfn class="macro" id="_M/I40E_VSIQF_CTL_MAX_INDEX" data-ref="_M/I40E_VSIQF_CTL_MAX_INDEX">I40E_VSIQF_CTL_MAX_INDEX</dfn>         383</u></td></tr>
<tr><th id="2330">2330</th><td><u>#define <dfn class="macro" id="_M/I40E_VSIQF_CTL_FCOE_ENA_SHIFT" data-ref="_M/I40E_VSIQF_CTL_FCOE_ENA_SHIFT">I40E_VSIQF_CTL_FCOE_ENA_SHIFT</dfn>    0</u></td></tr>
<tr><th id="2331">2331</th><td><u>#define <dfn class="macro" id="_M/I40E_VSIQF_CTL_FCOE_ENA_MASK" data-ref="_M/I40E_VSIQF_CTL_FCOE_ENA_MASK">I40E_VSIQF_CTL_FCOE_ENA_MASK</dfn>     I40E_MASK(0x1, I40E_VSIQF_CTL_FCOE_ENA_SHIFT)</u></td></tr>
<tr><th id="2332">2332</th><td><u>#define <dfn class="macro" id="_M/I40E_VSIQF_CTL_PETCP_ENA_SHIFT" data-ref="_M/I40E_VSIQF_CTL_PETCP_ENA_SHIFT">I40E_VSIQF_CTL_PETCP_ENA_SHIFT</dfn>   1</u></td></tr>
<tr><th id="2333">2333</th><td><u>#define <dfn class="macro" id="_M/I40E_VSIQF_CTL_PETCP_ENA_MASK" data-ref="_M/I40E_VSIQF_CTL_PETCP_ENA_MASK">I40E_VSIQF_CTL_PETCP_ENA_MASK</dfn>    I40E_MASK(0x1, I40E_VSIQF_CTL_PETCP_ENA_SHIFT)</u></td></tr>
<tr><th id="2334">2334</th><td><u>#define <dfn class="macro" id="_M/I40E_VSIQF_CTL_PEUUDP_ENA_SHIFT" data-ref="_M/I40E_VSIQF_CTL_PEUUDP_ENA_SHIFT">I40E_VSIQF_CTL_PEUUDP_ENA_SHIFT</dfn>  2</u></td></tr>
<tr><th id="2335">2335</th><td><u>#define <dfn class="macro" id="_M/I40E_VSIQF_CTL_PEUUDP_ENA_MASK" data-ref="_M/I40E_VSIQF_CTL_PEUUDP_ENA_MASK">I40E_VSIQF_CTL_PEUUDP_ENA_MASK</dfn>   I40E_MASK(0x1, I40E_VSIQF_CTL_PEUUDP_ENA_SHIFT)</u></td></tr>
<tr><th id="2336">2336</th><td><u>#define <dfn class="macro" id="_M/I40E_VSIQF_CTL_PEMUDP_ENA_SHIFT" data-ref="_M/I40E_VSIQF_CTL_PEMUDP_ENA_SHIFT">I40E_VSIQF_CTL_PEMUDP_ENA_SHIFT</dfn>  3</u></td></tr>
<tr><th id="2337">2337</th><td><u>#define <dfn class="macro" id="_M/I40E_VSIQF_CTL_PEMUDP_ENA_MASK" data-ref="_M/I40E_VSIQF_CTL_PEMUDP_ENA_MASK">I40E_VSIQF_CTL_PEMUDP_ENA_MASK</dfn>   I40E_MASK(0x1, I40E_VSIQF_CTL_PEMUDP_ENA_SHIFT)</u></td></tr>
<tr><th id="2338">2338</th><td><u>#define <dfn class="macro" id="_M/I40E_VSIQF_CTL_PEUFRAG_ENA_SHIFT" data-ref="_M/I40E_VSIQF_CTL_PEUFRAG_ENA_SHIFT">I40E_VSIQF_CTL_PEUFRAG_ENA_SHIFT</dfn> 4</u></td></tr>
<tr><th id="2339">2339</th><td><u>#define <dfn class="macro" id="_M/I40E_VSIQF_CTL_PEUFRAG_ENA_MASK" data-ref="_M/I40E_VSIQF_CTL_PEUFRAG_ENA_MASK">I40E_VSIQF_CTL_PEUFRAG_ENA_MASK</dfn>  I40E_MASK(0x1, I40E_VSIQF_CTL_PEUFRAG_ENA_SHIFT)</u></td></tr>
<tr><th id="2340">2340</th><td><u>#define <dfn class="macro" id="_M/I40E_VSIQF_CTL_PEMFRAG_ENA_SHIFT" data-ref="_M/I40E_VSIQF_CTL_PEMFRAG_ENA_SHIFT">I40E_VSIQF_CTL_PEMFRAG_ENA_SHIFT</dfn> 5</u></td></tr>
<tr><th id="2341">2341</th><td><u>#define <dfn class="macro" id="_M/I40E_VSIQF_CTL_PEMFRAG_ENA_MASK" data-ref="_M/I40E_VSIQF_CTL_PEMFRAG_ENA_MASK">I40E_VSIQF_CTL_PEMFRAG_ENA_MASK</dfn>  I40E_MASK(0x1, I40E_VSIQF_CTL_PEMFRAG_ENA_SHIFT)</u></td></tr>
<tr><th id="2342">2342</th><td><u>#define <dfn class="macro" id="_M/I40E_VSIQF_TCREGION" data-ref="_M/I40E_VSIQF_TCREGION">I40E_VSIQF_TCREGION</dfn>(_i, _VSI)         (0x00206000 + ((_i) * 2048 + (_VSI) * 4)) /* _i=0...3, _VSI=0...383 */ /* Reset: PFR */</u></td></tr>
<tr><th id="2343">2343</th><td><u>#define <dfn class="macro" id="_M/I40E_VSIQF_TCREGION_MAX_INDEX" data-ref="_M/I40E_VSIQF_TCREGION_MAX_INDEX">I40E_VSIQF_TCREGION_MAX_INDEX</dfn>        3</u></td></tr>
<tr><th id="2344">2344</th><td><u>#define <dfn class="macro" id="_M/I40E_VSIQF_TCREGION_TC_OFFSET_SHIFT" data-ref="_M/I40E_VSIQF_TCREGION_TC_OFFSET_SHIFT">I40E_VSIQF_TCREGION_TC_OFFSET_SHIFT</dfn>  0</u></td></tr>
<tr><th id="2345">2345</th><td><u>#define <dfn class="macro" id="_M/I40E_VSIQF_TCREGION_TC_OFFSET_MASK" data-ref="_M/I40E_VSIQF_TCREGION_TC_OFFSET_MASK">I40E_VSIQF_TCREGION_TC_OFFSET_MASK</dfn>   I40E_MASK(0x1FF, I40E_VSIQF_TCREGION_TC_OFFSET_SHIFT)</u></td></tr>
<tr><th id="2346">2346</th><td><u>#define <dfn class="macro" id="_M/I40E_VSIQF_TCREGION_TC_SIZE_SHIFT" data-ref="_M/I40E_VSIQF_TCREGION_TC_SIZE_SHIFT">I40E_VSIQF_TCREGION_TC_SIZE_SHIFT</dfn>    9</u></td></tr>
<tr><th id="2347">2347</th><td><u>#define <dfn class="macro" id="_M/I40E_VSIQF_TCREGION_TC_SIZE_MASK" data-ref="_M/I40E_VSIQF_TCREGION_TC_SIZE_MASK">I40E_VSIQF_TCREGION_TC_SIZE_MASK</dfn>     I40E_MASK(0x7, I40E_VSIQF_TCREGION_TC_SIZE_SHIFT)</u></td></tr>
<tr><th id="2348">2348</th><td><u>#define <dfn class="macro" id="_M/I40E_VSIQF_TCREGION_TC_OFFSET2_SHIFT" data-ref="_M/I40E_VSIQF_TCREGION_TC_OFFSET2_SHIFT">I40E_VSIQF_TCREGION_TC_OFFSET2_SHIFT</dfn> 16</u></td></tr>
<tr><th id="2349">2349</th><td><u>#define <dfn class="macro" id="_M/I40E_VSIQF_TCREGION_TC_OFFSET2_MASK" data-ref="_M/I40E_VSIQF_TCREGION_TC_OFFSET2_MASK">I40E_VSIQF_TCREGION_TC_OFFSET2_MASK</dfn>  I40E_MASK(0x1FF, I40E_VSIQF_TCREGION_TC_OFFSET2_SHIFT)</u></td></tr>
<tr><th id="2350">2350</th><td><u>#define <dfn class="macro" id="_M/I40E_VSIQF_TCREGION_TC_SIZE2_SHIFT" data-ref="_M/I40E_VSIQF_TCREGION_TC_SIZE2_SHIFT">I40E_VSIQF_TCREGION_TC_SIZE2_SHIFT</dfn>   25</u></td></tr>
<tr><th id="2351">2351</th><td><u>#define <dfn class="macro" id="_M/I40E_VSIQF_TCREGION_TC_SIZE2_MASK" data-ref="_M/I40E_VSIQF_TCREGION_TC_SIZE2_MASK">I40E_VSIQF_TCREGION_TC_SIZE2_MASK</dfn>    I40E_MASK(0x7, I40E_VSIQF_TCREGION_TC_SIZE2_SHIFT)</u></td></tr>
<tr><th id="2352">2352</th><td><u>#define <dfn class="macro" id="_M/I40E_GL_FCOECRC" data-ref="_M/I40E_GL_FCOECRC">I40E_GL_FCOECRC</dfn>(_i)           (0x00314d80 + ((_i) * 8)) /* _i=0...143 */ /* Reset: CORER */</u></td></tr>
<tr><th id="2353">2353</th><td><u>#define <dfn class="macro" id="_M/I40E_GL_FCOECRC_MAX_INDEX" data-ref="_M/I40E_GL_FCOECRC_MAX_INDEX">I40E_GL_FCOECRC_MAX_INDEX</dfn>     143</u></td></tr>
<tr><th id="2354">2354</th><td><u>#define <dfn class="macro" id="_M/I40E_GL_FCOECRC_FCOECRC_SHIFT" data-ref="_M/I40E_GL_FCOECRC_FCOECRC_SHIFT">I40E_GL_FCOECRC_FCOECRC_SHIFT</dfn> 0</u></td></tr>
<tr><th id="2355">2355</th><td><u>#define <dfn class="macro" id="_M/I40E_GL_FCOECRC_FCOECRC_MASK" data-ref="_M/I40E_GL_FCOECRC_FCOECRC_MASK">I40E_GL_FCOECRC_FCOECRC_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_GL_FCOECRC_FCOECRC_SHIFT)</u></td></tr>
<tr><th id="2356">2356</th><td><u>#define <dfn class="macro" id="_M/I40E_GL_FCOEDDPC" data-ref="_M/I40E_GL_FCOEDDPC">I40E_GL_FCOEDDPC</dfn>(_i)            (0x00314480 + ((_i) * 8)) /* _i=0...143 */ /* Reset: CORER */</u></td></tr>
<tr><th id="2357">2357</th><td><u>#define <dfn class="macro" id="_M/I40E_GL_FCOEDDPC_MAX_INDEX" data-ref="_M/I40E_GL_FCOEDDPC_MAX_INDEX">I40E_GL_FCOEDDPC_MAX_INDEX</dfn>      143</u></td></tr>
<tr><th id="2358">2358</th><td><u>#define <dfn class="macro" id="_M/I40E_GL_FCOEDDPC_FCOEDDPC_SHIFT" data-ref="_M/I40E_GL_FCOEDDPC_FCOEDDPC_SHIFT">I40E_GL_FCOEDDPC_FCOEDDPC_SHIFT</dfn> 0</u></td></tr>
<tr><th id="2359">2359</th><td><u>#define <dfn class="macro" id="_M/I40E_GL_FCOEDDPC_FCOEDDPC_MASK" data-ref="_M/I40E_GL_FCOEDDPC_FCOEDDPC_MASK">I40E_GL_FCOEDDPC_FCOEDDPC_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_GL_FCOEDDPC_FCOEDDPC_SHIFT)</u></td></tr>
<tr><th id="2360">2360</th><td><u>#define <dfn class="macro" id="_M/I40E_GL_FCOEDIFEC" data-ref="_M/I40E_GL_FCOEDIFEC">I40E_GL_FCOEDIFEC</dfn>(_i)             (0x00318480 + ((_i) * 8)) /* _i=0...143 */ /* Reset: CORER */</u></td></tr>
<tr><th id="2361">2361</th><td><u>#define <dfn class="macro" id="_M/I40E_GL_FCOEDIFEC_MAX_INDEX" data-ref="_M/I40E_GL_FCOEDIFEC_MAX_INDEX">I40E_GL_FCOEDIFEC_MAX_INDEX</dfn>       143</u></td></tr>
<tr><th id="2362">2362</th><td><u>#define <dfn class="macro" id="_M/I40E_GL_FCOEDIFEC_FCOEDIFRC_SHIFT" data-ref="_M/I40E_GL_FCOEDIFEC_FCOEDIFRC_SHIFT">I40E_GL_FCOEDIFEC_FCOEDIFRC_SHIFT</dfn> 0</u></td></tr>
<tr><th id="2363">2363</th><td><u>#define <dfn class="macro" id="_M/I40E_GL_FCOEDIFEC_FCOEDIFRC_MASK" data-ref="_M/I40E_GL_FCOEDIFEC_FCOEDIFRC_MASK">I40E_GL_FCOEDIFEC_FCOEDIFRC_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_GL_FCOEDIFEC_FCOEDIFRC_SHIFT)</u></td></tr>
<tr><th id="2364">2364</th><td><u>#define <dfn class="macro" id="_M/I40E_GL_FCOEDIFTCL" data-ref="_M/I40E_GL_FCOEDIFTCL">I40E_GL_FCOEDIFTCL</dfn>(_i)             (0x00354000 + ((_i) * 8)) /* _i=0...143 */ /* Reset: CORER */</u></td></tr>
<tr><th id="2365">2365</th><td><u>#define <dfn class="macro" id="_M/I40E_GL_FCOEDIFTCL_MAX_INDEX" data-ref="_M/I40E_GL_FCOEDIFTCL_MAX_INDEX">I40E_GL_FCOEDIFTCL_MAX_INDEX</dfn>       143</u></td></tr>
<tr><th id="2366">2366</th><td><u>#define <dfn class="macro" id="_M/I40E_GL_FCOEDIFTCL_FCOEDIFTC_SHIFT" data-ref="_M/I40E_GL_FCOEDIFTCL_FCOEDIFTC_SHIFT">I40E_GL_FCOEDIFTCL_FCOEDIFTC_SHIFT</dfn> 0</u></td></tr>
<tr><th id="2367">2367</th><td><u>#define <dfn class="macro" id="_M/I40E_GL_FCOEDIFTCL_FCOEDIFTC_MASK" data-ref="_M/I40E_GL_FCOEDIFTCL_FCOEDIFTC_MASK">I40E_GL_FCOEDIFTCL_FCOEDIFTC_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_GL_FCOEDIFTCL_FCOEDIFTC_SHIFT)</u></td></tr>
<tr><th id="2368">2368</th><td><u>#define <dfn class="macro" id="_M/I40E_GL_FCOEDIXEC" data-ref="_M/I40E_GL_FCOEDIXEC">I40E_GL_FCOEDIXEC</dfn>(_i)             (0x0034c000 + ((_i) * 8)) /* _i=0...143 */ /* Reset: CORER */</u></td></tr>
<tr><th id="2369">2369</th><td><u>#define <dfn class="macro" id="_M/I40E_GL_FCOEDIXEC_MAX_INDEX" data-ref="_M/I40E_GL_FCOEDIXEC_MAX_INDEX">I40E_GL_FCOEDIXEC_MAX_INDEX</dfn>       143</u></td></tr>
<tr><th id="2370">2370</th><td><u>#define <dfn class="macro" id="_M/I40E_GL_FCOEDIXEC_FCOEDIXEC_SHIFT" data-ref="_M/I40E_GL_FCOEDIXEC_FCOEDIXEC_SHIFT">I40E_GL_FCOEDIXEC_FCOEDIXEC_SHIFT</dfn> 0</u></td></tr>
<tr><th id="2371">2371</th><td><u>#define <dfn class="macro" id="_M/I40E_GL_FCOEDIXEC_FCOEDIXEC_MASK" data-ref="_M/I40E_GL_FCOEDIXEC_FCOEDIXEC_MASK">I40E_GL_FCOEDIXEC_FCOEDIXEC_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_GL_FCOEDIXEC_FCOEDIXEC_SHIFT)</u></td></tr>
<tr><th id="2372">2372</th><td><u>#define <dfn class="macro" id="_M/I40E_GL_FCOEDIXVC" data-ref="_M/I40E_GL_FCOEDIXVC">I40E_GL_FCOEDIXVC</dfn>(_i)             (0x00350000 + ((_i) * 8)) /* _i=0...143 */ /* Reset: CORER */</u></td></tr>
<tr><th id="2373">2373</th><td><u>#define <dfn class="macro" id="_M/I40E_GL_FCOEDIXVC_MAX_INDEX" data-ref="_M/I40E_GL_FCOEDIXVC_MAX_INDEX">I40E_GL_FCOEDIXVC_MAX_INDEX</dfn>       143</u></td></tr>
<tr><th id="2374">2374</th><td><u>#define <dfn class="macro" id="_M/I40E_GL_FCOEDIXVC_FCOEDIXVC_SHIFT" data-ref="_M/I40E_GL_FCOEDIXVC_FCOEDIXVC_SHIFT">I40E_GL_FCOEDIXVC_FCOEDIXVC_SHIFT</dfn> 0</u></td></tr>
<tr><th id="2375">2375</th><td><u>#define <dfn class="macro" id="_M/I40E_GL_FCOEDIXVC_FCOEDIXVC_MASK" data-ref="_M/I40E_GL_FCOEDIXVC_FCOEDIXVC_MASK">I40E_GL_FCOEDIXVC_FCOEDIXVC_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_GL_FCOEDIXVC_FCOEDIXVC_SHIFT)</u></td></tr>
<tr><th id="2376">2376</th><td><u>#define <dfn class="macro" id="_M/I40E_GL_FCOEDWRCH" data-ref="_M/I40E_GL_FCOEDWRCH">I40E_GL_FCOEDWRCH</dfn>(_i)             (0x00320004 + ((_i) * 8)) /* _i=0...143 */ /* Reset: CORER */</u></td></tr>
<tr><th id="2377">2377</th><td><u>#define <dfn class="macro" id="_M/I40E_GL_FCOEDWRCH_MAX_INDEX" data-ref="_M/I40E_GL_FCOEDWRCH_MAX_INDEX">I40E_GL_FCOEDWRCH_MAX_INDEX</dfn>       143</u></td></tr>
<tr><th id="2378">2378</th><td><u>#define <dfn class="macro" id="_M/I40E_GL_FCOEDWRCH_FCOEDWRCH_SHIFT" data-ref="_M/I40E_GL_FCOEDWRCH_FCOEDWRCH_SHIFT">I40E_GL_FCOEDWRCH_FCOEDWRCH_SHIFT</dfn> 0</u></td></tr>
<tr><th id="2379">2379</th><td><u>#define <dfn class="macro" id="_M/I40E_GL_FCOEDWRCH_FCOEDWRCH_MASK" data-ref="_M/I40E_GL_FCOEDWRCH_FCOEDWRCH_MASK">I40E_GL_FCOEDWRCH_FCOEDWRCH_MASK</dfn>  I40E_MASK(0xFFFF, I40E_GL_FCOEDWRCH_FCOEDWRCH_SHIFT)</u></td></tr>
<tr><th id="2380">2380</th><td><u>#define <dfn class="macro" id="_M/I40E_GL_FCOEDWRCL" data-ref="_M/I40E_GL_FCOEDWRCL">I40E_GL_FCOEDWRCL</dfn>(_i)             (0x00320000 + ((_i) * 8)) /* _i=0...143 */ /* Reset: CORER */</u></td></tr>
<tr><th id="2381">2381</th><td><u>#define <dfn class="macro" id="_M/I40E_GL_FCOEDWRCL_MAX_INDEX" data-ref="_M/I40E_GL_FCOEDWRCL_MAX_INDEX">I40E_GL_FCOEDWRCL_MAX_INDEX</dfn>       143</u></td></tr>
<tr><th id="2382">2382</th><td><u>#define <dfn class="macro" id="_M/I40E_GL_FCOEDWRCL_FCOEDWRCL_SHIFT" data-ref="_M/I40E_GL_FCOEDWRCL_FCOEDWRCL_SHIFT">I40E_GL_FCOEDWRCL_FCOEDWRCL_SHIFT</dfn> 0</u></td></tr>
<tr><th id="2383">2383</th><td><u>#define <dfn class="macro" id="_M/I40E_GL_FCOEDWRCL_FCOEDWRCL_MASK" data-ref="_M/I40E_GL_FCOEDWRCL_FCOEDWRCL_MASK">I40E_GL_FCOEDWRCL_FCOEDWRCL_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_GL_FCOEDWRCL_FCOEDWRCL_SHIFT)</u></td></tr>
<tr><th id="2384">2384</th><td><u>#define <dfn class="macro" id="_M/I40E_GL_FCOEDWTCH" data-ref="_M/I40E_GL_FCOEDWTCH">I40E_GL_FCOEDWTCH</dfn>(_i)             (0x00348084 + ((_i) * 8)) /* _i=0...143 */ /* Reset: CORER */</u></td></tr>
<tr><th id="2385">2385</th><td><u>#define <dfn class="macro" id="_M/I40E_GL_FCOEDWTCH_MAX_INDEX" data-ref="_M/I40E_GL_FCOEDWTCH_MAX_INDEX">I40E_GL_FCOEDWTCH_MAX_INDEX</dfn>       143</u></td></tr>
<tr><th id="2386">2386</th><td><u>#define <dfn class="macro" id="_M/I40E_GL_FCOEDWTCH_FCOEDWTCH_SHIFT" data-ref="_M/I40E_GL_FCOEDWTCH_FCOEDWTCH_SHIFT">I40E_GL_FCOEDWTCH_FCOEDWTCH_SHIFT</dfn> 0</u></td></tr>
<tr><th id="2387">2387</th><td><u>#define <dfn class="macro" id="_M/I40E_GL_FCOEDWTCH_FCOEDWTCH_MASK" data-ref="_M/I40E_GL_FCOEDWTCH_FCOEDWTCH_MASK">I40E_GL_FCOEDWTCH_FCOEDWTCH_MASK</dfn>  I40E_MASK(0xFFFF, I40E_GL_FCOEDWTCH_FCOEDWTCH_SHIFT)</u></td></tr>
<tr><th id="2388">2388</th><td><u>#define <dfn class="macro" id="_M/I40E_GL_FCOEDWTCL" data-ref="_M/I40E_GL_FCOEDWTCL">I40E_GL_FCOEDWTCL</dfn>(_i)             (0x00348080 + ((_i) * 8)) /* _i=0...143 */ /* Reset: CORER */</u></td></tr>
<tr><th id="2389">2389</th><td><u>#define <dfn class="macro" id="_M/I40E_GL_FCOEDWTCL_MAX_INDEX" data-ref="_M/I40E_GL_FCOEDWTCL_MAX_INDEX">I40E_GL_FCOEDWTCL_MAX_INDEX</dfn>       143</u></td></tr>
<tr><th id="2390">2390</th><td><u>#define <dfn class="macro" id="_M/I40E_GL_FCOEDWTCL_FCOEDWTCL_SHIFT" data-ref="_M/I40E_GL_FCOEDWTCL_FCOEDWTCL_SHIFT">I40E_GL_FCOEDWTCL_FCOEDWTCL_SHIFT</dfn> 0</u></td></tr>
<tr><th id="2391">2391</th><td><u>#define <dfn class="macro" id="_M/I40E_GL_FCOEDWTCL_FCOEDWTCL_MASK" data-ref="_M/I40E_GL_FCOEDWTCL_FCOEDWTCL_MASK">I40E_GL_FCOEDWTCL_FCOEDWTCL_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_GL_FCOEDWTCL_FCOEDWTCL_SHIFT)</u></td></tr>
<tr><th id="2392">2392</th><td><u>#define <dfn class="macro" id="_M/I40E_GL_FCOELAST" data-ref="_M/I40E_GL_FCOELAST">I40E_GL_FCOELAST</dfn>(_i)            (0x00314000 + ((_i) * 8)) /* _i=0...143 */ /* Reset: CORER */</u></td></tr>
<tr><th id="2393">2393</th><td><u>#define <dfn class="macro" id="_M/I40E_GL_FCOELAST_MAX_INDEX" data-ref="_M/I40E_GL_FCOELAST_MAX_INDEX">I40E_GL_FCOELAST_MAX_INDEX</dfn>      143</u></td></tr>
<tr><th id="2394">2394</th><td><u>#define <dfn class="macro" id="_M/I40E_GL_FCOELAST_FCOELAST_SHIFT" data-ref="_M/I40E_GL_FCOELAST_FCOELAST_SHIFT">I40E_GL_FCOELAST_FCOELAST_SHIFT</dfn> 0</u></td></tr>
<tr><th id="2395">2395</th><td><u>#define <dfn class="macro" id="_M/I40E_GL_FCOELAST_FCOELAST_MASK" data-ref="_M/I40E_GL_FCOELAST_FCOELAST_MASK">I40E_GL_FCOELAST_FCOELAST_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_GL_FCOELAST_FCOELAST_SHIFT)</u></td></tr>
<tr><th id="2396">2396</th><td><u>#define <dfn class="macro" id="_M/I40E_GL_FCOEPRC" data-ref="_M/I40E_GL_FCOEPRC">I40E_GL_FCOEPRC</dfn>(_i)           (0x00315200 + ((_i) * 8)) /* _i=0...143 */ /* Reset: CORER */</u></td></tr>
<tr><th id="2397">2397</th><td><u>#define <dfn class="macro" id="_M/I40E_GL_FCOEPRC_MAX_INDEX" data-ref="_M/I40E_GL_FCOEPRC_MAX_INDEX">I40E_GL_FCOEPRC_MAX_INDEX</dfn>     143</u></td></tr>
<tr><th id="2398">2398</th><td><u>#define <dfn class="macro" id="_M/I40E_GL_FCOEPRC_FCOEPRC_SHIFT" data-ref="_M/I40E_GL_FCOEPRC_FCOEPRC_SHIFT">I40E_GL_FCOEPRC_FCOEPRC_SHIFT</dfn> 0</u></td></tr>
<tr><th id="2399">2399</th><td><u>#define <dfn class="macro" id="_M/I40E_GL_FCOEPRC_FCOEPRC_MASK" data-ref="_M/I40E_GL_FCOEPRC_FCOEPRC_MASK">I40E_GL_FCOEPRC_FCOEPRC_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_GL_FCOEPRC_FCOEPRC_SHIFT)</u></td></tr>
<tr><th id="2400">2400</th><td><u>#define <dfn class="macro" id="_M/I40E_GL_FCOEPTC" data-ref="_M/I40E_GL_FCOEPTC">I40E_GL_FCOEPTC</dfn>(_i)           (0x00344C00 + ((_i) * 8)) /* _i=0...143 */ /* Reset: CORER */</u></td></tr>
<tr><th id="2401">2401</th><td><u>#define <dfn class="macro" id="_M/I40E_GL_FCOEPTC_MAX_INDEX" data-ref="_M/I40E_GL_FCOEPTC_MAX_INDEX">I40E_GL_FCOEPTC_MAX_INDEX</dfn>     143</u></td></tr>
<tr><th id="2402">2402</th><td><u>#define <dfn class="macro" id="_M/I40E_GL_FCOEPTC_FCOEPTC_SHIFT" data-ref="_M/I40E_GL_FCOEPTC_FCOEPTC_SHIFT">I40E_GL_FCOEPTC_FCOEPTC_SHIFT</dfn> 0</u></td></tr>
<tr><th id="2403">2403</th><td><u>#define <dfn class="macro" id="_M/I40E_GL_FCOEPTC_FCOEPTC_MASK" data-ref="_M/I40E_GL_FCOEPTC_FCOEPTC_MASK">I40E_GL_FCOEPTC_FCOEPTC_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_GL_FCOEPTC_FCOEPTC_SHIFT)</u></td></tr>
<tr><th id="2404">2404</th><td><u>#define <dfn class="macro" id="_M/I40E_GL_FCOERPDC" data-ref="_M/I40E_GL_FCOERPDC">I40E_GL_FCOERPDC</dfn>(_i)            (0x00324000 + ((_i) * 8)) /* _i=0...143 */ /* Reset: CORER */</u></td></tr>
<tr><th id="2405">2405</th><td><u>#define <dfn class="macro" id="_M/I40E_GL_FCOERPDC_MAX_INDEX" data-ref="_M/I40E_GL_FCOERPDC_MAX_INDEX">I40E_GL_FCOERPDC_MAX_INDEX</dfn>      143</u></td></tr>
<tr><th id="2406">2406</th><td><u>#define <dfn class="macro" id="_M/I40E_GL_FCOERPDC_FCOERPDC_SHIFT" data-ref="_M/I40E_GL_FCOERPDC_FCOERPDC_SHIFT">I40E_GL_FCOERPDC_FCOERPDC_SHIFT</dfn> 0</u></td></tr>
<tr><th id="2407">2407</th><td><u>#define <dfn class="macro" id="_M/I40E_GL_FCOERPDC_FCOERPDC_MASK" data-ref="_M/I40E_GL_FCOERPDC_FCOERPDC_MASK">I40E_GL_FCOERPDC_FCOERPDC_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_GL_FCOERPDC_FCOERPDC_SHIFT)</u></td></tr>
<tr><th id="2408">2408</th><td><u>#define <dfn class="macro" id="_M/I40E_GL_RXERR1_L" data-ref="_M/I40E_GL_RXERR1_L">I40E_GL_RXERR1_L</dfn>(_i)             (0x00318000 + ((_i) * 8)) /* _i=0...143 */ /* Reset: CORER */</u></td></tr>
<tr><th id="2409">2409</th><td><u>#define <dfn class="macro" id="_M/I40E_GL_RXERR1_L_MAX_INDEX" data-ref="_M/I40E_GL_RXERR1_L_MAX_INDEX">I40E_GL_RXERR1_L_MAX_INDEX</dfn>       143</u></td></tr>
<tr><th id="2410">2410</th><td><u>#define <dfn class="macro" id="_M/I40E_GL_RXERR1_L_FCOEDIFRC_SHIFT" data-ref="_M/I40E_GL_RXERR1_L_FCOEDIFRC_SHIFT">I40E_GL_RXERR1_L_FCOEDIFRC_SHIFT</dfn> 0</u></td></tr>
<tr><th id="2411">2411</th><td><u>#define <dfn class="macro" id="_M/I40E_GL_RXERR1_L_FCOEDIFRC_MASK" data-ref="_M/I40E_GL_RXERR1_L_FCOEDIFRC_MASK">I40E_GL_RXERR1_L_FCOEDIFRC_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_GL_RXERR1_L_FCOEDIFRC_SHIFT)</u></td></tr>
<tr><th id="2412">2412</th><td><u>#define <dfn class="macro" id="_M/I40E_GL_RXERR2_L" data-ref="_M/I40E_GL_RXERR2_L">I40E_GL_RXERR2_L</dfn>(_i)             (0x0031c000 + ((_i) * 8)) /* _i=0...143 */ /* Reset: CORER */</u></td></tr>
<tr><th id="2413">2413</th><td><u>#define <dfn class="macro" id="_M/I40E_GL_RXERR2_L_MAX_INDEX" data-ref="_M/I40E_GL_RXERR2_L_MAX_INDEX">I40E_GL_RXERR2_L_MAX_INDEX</dfn>       143</u></td></tr>
<tr><th id="2414">2414</th><td><u>#define <dfn class="macro" id="_M/I40E_GL_RXERR2_L_FCOEDIXAC_SHIFT" data-ref="_M/I40E_GL_RXERR2_L_FCOEDIXAC_SHIFT">I40E_GL_RXERR2_L_FCOEDIXAC_SHIFT</dfn> 0</u></td></tr>
<tr><th id="2415">2415</th><td><u>#define <dfn class="macro" id="_M/I40E_GL_RXERR2_L_FCOEDIXAC_MASK" data-ref="_M/I40E_GL_RXERR2_L_FCOEDIXAC_MASK">I40E_GL_RXERR2_L_FCOEDIXAC_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_GL_RXERR2_L_FCOEDIXAC_SHIFT)</u></td></tr>
<tr><th id="2416">2416</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_BPRCH" data-ref="_M/I40E_GLPRT_BPRCH">I40E_GLPRT_BPRCH</dfn>(_i)         (0x003005E4 + ((_i) * 8)) /* _i=0...3 */ /* Reset: CORER */</u></td></tr>
<tr><th id="2417">2417</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_BPRCH_MAX_INDEX" data-ref="_M/I40E_GLPRT_BPRCH_MAX_INDEX">I40E_GLPRT_BPRCH_MAX_INDEX</dfn>   3</u></td></tr>
<tr><th id="2418">2418</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_BPRCH_BPRCH_SHIFT" data-ref="_M/I40E_GLPRT_BPRCH_BPRCH_SHIFT">I40E_GLPRT_BPRCH_BPRCH_SHIFT</dfn> 0</u></td></tr>
<tr><th id="2419">2419</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_BPRCH_BPRCH_MASK" data-ref="_M/I40E_GLPRT_BPRCH_BPRCH_MASK">I40E_GLPRT_BPRCH_BPRCH_MASK</dfn>  I40E_MASK(0xFFFF, I40E_GLPRT_BPRCH_BPRCH_SHIFT)</u></td></tr>
<tr><th id="2420">2420</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_BPRCL" data-ref="_M/I40E_GLPRT_BPRCL">I40E_GLPRT_BPRCL</dfn>(_i)         (0x003005E0 + ((_i) * 8)) /* _i=0...3 */ /* Reset: CORER */</u></td></tr>
<tr><th id="2421">2421</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_BPRCL_MAX_INDEX" data-ref="_M/I40E_GLPRT_BPRCL_MAX_INDEX">I40E_GLPRT_BPRCL_MAX_INDEX</dfn>   3</u></td></tr>
<tr><th id="2422">2422</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_BPRCL_BPRCL_SHIFT" data-ref="_M/I40E_GLPRT_BPRCL_BPRCL_SHIFT">I40E_GLPRT_BPRCL_BPRCL_SHIFT</dfn> 0</u></td></tr>
<tr><th id="2423">2423</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_BPRCL_BPRCL_MASK" data-ref="_M/I40E_GLPRT_BPRCL_BPRCL_MASK">I40E_GLPRT_BPRCL_BPRCL_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_GLPRT_BPRCL_BPRCL_SHIFT)</u></td></tr>
<tr><th id="2424">2424</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_BPTCH" data-ref="_M/I40E_GLPRT_BPTCH">I40E_GLPRT_BPTCH</dfn>(_i)         (0x00300A04 + ((_i) * 8)) /* _i=0...3 */ /* Reset: CORER */</u></td></tr>
<tr><th id="2425">2425</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_BPTCH_MAX_INDEX" data-ref="_M/I40E_GLPRT_BPTCH_MAX_INDEX">I40E_GLPRT_BPTCH_MAX_INDEX</dfn>   3</u></td></tr>
<tr><th id="2426">2426</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_BPTCH_BPTCH_SHIFT" data-ref="_M/I40E_GLPRT_BPTCH_BPTCH_SHIFT">I40E_GLPRT_BPTCH_BPTCH_SHIFT</dfn> 0</u></td></tr>
<tr><th id="2427">2427</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_BPTCH_BPTCH_MASK" data-ref="_M/I40E_GLPRT_BPTCH_BPTCH_MASK">I40E_GLPRT_BPTCH_BPTCH_MASK</dfn>  I40E_MASK(0xFFFF, I40E_GLPRT_BPTCH_BPTCH_SHIFT)</u></td></tr>
<tr><th id="2428">2428</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_BPTCL" data-ref="_M/I40E_GLPRT_BPTCL">I40E_GLPRT_BPTCL</dfn>(_i)         (0x00300A00 + ((_i) * 8)) /* _i=0...3 */ /* Reset: CORER */</u></td></tr>
<tr><th id="2429">2429</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_BPTCL_MAX_INDEX" data-ref="_M/I40E_GLPRT_BPTCL_MAX_INDEX">I40E_GLPRT_BPTCL_MAX_INDEX</dfn>   3</u></td></tr>
<tr><th id="2430">2430</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_BPTCL_BPTCL_SHIFT" data-ref="_M/I40E_GLPRT_BPTCL_BPTCL_SHIFT">I40E_GLPRT_BPTCL_BPTCL_SHIFT</dfn> 0</u></td></tr>
<tr><th id="2431">2431</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_BPTCL_BPTCL_MASK" data-ref="_M/I40E_GLPRT_BPTCL_BPTCL_MASK">I40E_GLPRT_BPTCL_BPTCL_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_GLPRT_BPTCL_BPTCL_SHIFT)</u></td></tr>
<tr><th id="2432">2432</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_CRCERRS" data-ref="_M/I40E_GLPRT_CRCERRS">I40E_GLPRT_CRCERRS</dfn>(_i)           (0x00300080 + ((_i) * 8)) /* _i=0...3 */ /* Reset: CORER */</u></td></tr>
<tr><th id="2433">2433</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_CRCERRS_MAX_INDEX" data-ref="_M/I40E_GLPRT_CRCERRS_MAX_INDEX">I40E_GLPRT_CRCERRS_MAX_INDEX</dfn>     3</u></td></tr>
<tr><th id="2434">2434</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_CRCERRS_CRCERRS_SHIFT" data-ref="_M/I40E_GLPRT_CRCERRS_CRCERRS_SHIFT">I40E_GLPRT_CRCERRS_CRCERRS_SHIFT</dfn> 0</u></td></tr>
<tr><th id="2435">2435</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_CRCERRS_CRCERRS_MASK" data-ref="_M/I40E_GLPRT_CRCERRS_CRCERRS_MASK">I40E_GLPRT_CRCERRS_CRCERRS_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_GLPRT_CRCERRS_CRCERRS_SHIFT)</u></td></tr>
<tr><th id="2436">2436</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_GORCH" data-ref="_M/I40E_GLPRT_GORCH">I40E_GLPRT_GORCH</dfn>(_i)         (0x00300004 + ((_i) * 8)) /* _i=0...3 */ /* Reset: CORER */</u></td></tr>
<tr><th id="2437">2437</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_GORCH_MAX_INDEX" data-ref="_M/I40E_GLPRT_GORCH_MAX_INDEX">I40E_GLPRT_GORCH_MAX_INDEX</dfn>   3</u></td></tr>
<tr><th id="2438">2438</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_GORCH_GORCH_SHIFT" data-ref="_M/I40E_GLPRT_GORCH_GORCH_SHIFT">I40E_GLPRT_GORCH_GORCH_SHIFT</dfn> 0</u></td></tr>
<tr><th id="2439">2439</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_GORCH_GORCH_MASK" data-ref="_M/I40E_GLPRT_GORCH_GORCH_MASK">I40E_GLPRT_GORCH_GORCH_MASK</dfn>  I40E_MASK(0xFFFF, I40E_GLPRT_GORCH_GORCH_SHIFT)</u></td></tr>
<tr><th id="2440">2440</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_GORCL" data-ref="_M/I40E_GLPRT_GORCL">I40E_GLPRT_GORCL</dfn>(_i)         (0x00300000 + ((_i) * 8)) /* _i=0...3 */ /* Reset: CORER */</u></td></tr>
<tr><th id="2441">2441</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_GORCL_MAX_INDEX" data-ref="_M/I40E_GLPRT_GORCL_MAX_INDEX">I40E_GLPRT_GORCL_MAX_INDEX</dfn>   3</u></td></tr>
<tr><th id="2442">2442</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_GORCL_GORCL_SHIFT" data-ref="_M/I40E_GLPRT_GORCL_GORCL_SHIFT">I40E_GLPRT_GORCL_GORCL_SHIFT</dfn> 0</u></td></tr>
<tr><th id="2443">2443</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_GORCL_GORCL_MASK" data-ref="_M/I40E_GLPRT_GORCL_GORCL_MASK">I40E_GLPRT_GORCL_GORCL_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_GLPRT_GORCL_GORCL_SHIFT)</u></td></tr>
<tr><th id="2444">2444</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_GOTCH" data-ref="_M/I40E_GLPRT_GOTCH">I40E_GLPRT_GOTCH</dfn>(_i)         (0x00300684 + ((_i) * 8)) /* _i=0...3 */ /* Reset: CORER */</u></td></tr>
<tr><th id="2445">2445</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_GOTCH_MAX_INDEX" data-ref="_M/I40E_GLPRT_GOTCH_MAX_INDEX">I40E_GLPRT_GOTCH_MAX_INDEX</dfn>   3</u></td></tr>
<tr><th id="2446">2446</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_GOTCH_GOTCH_SHIFT" data-ref="_M/I40E_GLPRT_GOTCH_GOTCH_SHIFT">I40E_GLPRT_GOTCH_GOTCH_SHIFT</dfn> 0</u></td></tr>
<tr><th id="2447">2447</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_GOTCH_GOTCH_MASK" data-ref="_M/I40E_GLPRT_GOTCH_GOTCH_MASK">I40E_GLPRT_GOTCH_GOTCH_MASK</dfn>  I40E_MASK(0xFFFF, I40E_GLPRT_GOTCH_GOTCH_SHIFT)</u></td></tr>
<tr><th id="2448">2448</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_GOTCL" data-ref="_M/I40E_GLPRT_GOTCL">I40E_GLPRT_GOTCL</dfn>(_i)         (0x00300680 + ((_i) * 8)) /* _i=0...3 */ /* Reset: CORER */</u></td></tr>
<tr><th id="2449">2449</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_GOTCL_MAX_INDEX" data-ref="_M/I40E_GLPRT_GOTCL_MAX_INDEX">I40E_GLPRT_GOTCL_MAX_INDEX</dfn>   3</u></td></tr>
<tr><th id="2450">2450</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_GOTCL_GOTCL_SHIFT" data-ref="_M/I40E_GLPRT_GOTCL_GOTCL_SHIFT">I40E_GLPRT_GOTCL_GOTCL_SHIFT</dfn> 0</u></td></tr>
<tr><th id="2451">2451</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_GOTCL_GOTCL_MASK" data-ref="_M/I40E_GLPRT_GOTCL_GOTCL_MASK">I40E_GLPRT_GOTCL_GOTCL_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_GLPRT_GOTCL_GOTCL_SHIFT)</u></td></tr>
<tr><th id="2452">2452</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_ILLERRC" data-ref="_M/I40E_GLPRT_ILLERRC">I40E_GLPRT_ILLERRC</dfn>(_i)           (0x003000E0 + ((_i) * 8)) /* _i=0...3 */ /* Reset: CORER */</u></td></tr>
<tr><th id="2453">2453</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_ILLERRC_MAX_INDEX" data-ref="_M/I40E_GLPRT_ILLERRC_MAX_INDEX">I40E_GLPRT_ILLERRC_MAX_INDEX</dfn>     3</u></td></tr>
<tr><th id="2454">2454</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_ILLERRC_ILLERRC_SHIFT" data-ref="_M/I40E_GLPRT_ILLERRC_ILLERRC_SHIFT">I40E_GLPRT_ILLERRC_ILLERRC_SHIFT</dfn> 0</u></td></tr>
<tr><th id="2455">2455</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_ILLERRC_ILLERRC_MASK" data-ref="_M/I40E_GLPRT_ILLERRC_ILLERRC_MASK">I40E_GLPRT_ILLERRC_ILLERRC_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_GLPRT_ILLERRC_ILLERRC_SHIFT)</u></td></tr>
<tr><th id="2456">2456</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_LDPC" data-ref="_M/I40E_GLPRT_LDPC">I40E_GLPRT_LDPC</dfn>(_i)        (0x00300620 + ((_i) * 8)) /* _i=0...3 */ /* Reset: CORER */</u></td></tr>
<tr><th id="2457">2457</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_LDPC_MAX_INDEX" data-ref="_M/I40E_GLPRT_LDPC_MAX_INDEX">I40E_GLPRT_LDPC_MAX_INDEX</dfn>  3</u></td></tr>
<tr><th id="2458">2458</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_LDPC_LDPC_SHIFT" data-ref="_M/I40E_GLPRT_LDPC_LDPC_SHIFT">I40E_GLPRT_LDPC_LDPC_SHIFT</dfn> 0</u></td></tr>
<tr><th id="2459">2459</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_LDPC_LDPC_MASK" data-ref="_M/I40E_GLPRT_LDPC_LDPC_MASK">I40E_GLPRT_LDPC_LDPC_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_GLPRT_LDPC_LDPC_SHIFT)</u></td></tr>
<tr><th id="2460">2460</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_LXOFFRXC" data-ref="_M/I40E_GLPRT_LXOFFRXC">I40E_GLPRT_LXOFFRXC</dfn>(_i)              (0x00300160 + ((_i) * 8)) /* _i=0...3 */ /* Reset: CORER */</u></td></tr>
<tr><th id="2461">2461</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_LXOFFRXC_MAX_INDEX" data-ref="_M/I40E_GLPRT_LXOFFRXC_MAX_INDEX">I40E_GLPRT_LXOFFRXC_MAX_INDEX</dfn>        3</u></td></tr>
<tr><th id="2462">2462</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_LXOFFRXC_LXOFFRXCNT_SHIFT" data-ref="_M/I40E_GLPRT_LXOFFRXC_LXOFFRXCNT_SHIFT">I40E_GLPRT_LXOFFRXC_LXOFFRXCNT_SHIFT</dfn> 0</u></td></tr>
<tr><th id="2463">2463</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_LXOFFRXC_LXOFFRXCNT_MASK" data-ref="_M/I40E_GLPRT_LXOFFRXC_LXOFFRXCNT_MASK">I40E_GLPRT_LXOFFRXC_LXOFFRXCNT_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_GLPRT_LXOFFRXC_LXOFFRXCNT_SHIFT)</u></td></tr>
<tr><th id="2464">2464</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_LXOFFTXC" data-ref="_M/I40E_GLPRT_LXOFFTXC">I40E_GLPRT_LXOFFTXC</dfn>(_i)            (0x003009A0 + ((_i) * 8)) /* _i=0...3 */ /* Reset: CORER */</u></td></tr>
<tr><th id="2465">2465</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_LXOFFTXC_MAX_INDEX" data-ref="_M/I40E_GLPRT_LXOFFTXC_MAX_INDEX">I40E_GLPRT_LXOFFTXC_MAX_INDEX</dfn>      3</u></td></tr>
<tr><th id="2466">2466</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_LXOFFTXC_LXOFFTXC_SHIFT" data-ref="_M/I40E_GLPRT_LXOFFTXC_LXOFFTXC_SHIFT">I40E_GLPRT_LXOFFTXC_LXOFFTXC_SHIFT</dfn> 0</u></td></tr>
<tr><th id="2467">2467</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_LXOFFTXC_LXOFFTXC_MASK" data-ref="_M/I40E_GLPRT_LXOFFTXC_LXOFFTXC_MASK">I40E_GLPRT_LXOFFTXC_LXOFFTXC_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_GLPRT_LXOFFTXC_LXOFFTXC_SHIFT)</u></td></tr>
<tr><th id="2468">2468</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_LXONRXC" data-ref="_M/I40E_GLPRT_LXONRXC">I40E_GLPRT_LXONRXC</dfn>(_i)             (0x00300140 + ((_i) * 8)) /* _i=0...3 */ /* Reset: CORER */</u></td></tr>
<tr><th id="2469">2469</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_LXONRXC_MAX_INDEX" data-ref="_M/I40E_GLPRT_LXONRXC_MAX_INDEX">I40E_GLPRT_LXONRXC_MAX_INDEX</dfn>       3</u></td></tr>
<tr><th id="2470">2470</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_LXONRXC_LXONRXCNT_SHIFT" data-ref="_M/I40E_GLPRT_LXONRXC_LXONRXCNT_SHIFT">I40E_GLPRT_LXONRXC_LXONRXCNT_SHIFT</dfn> 0</u></td></tr>
<tr><th id="2471">2471</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_LXONRXC_LXONRXCNT_MASK" data-ref="_M/I40E_GLPRT_LXONRXC_LXONRXCNT_MASK">I40E_GLPRT_LXONRXC_LXONRXCNT_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_GLPRT_LXONRXC_LXONRXCNT_SHIFT)</u></td></tr>
<tr><th id="2472">2472</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_LXONTXC" data-ref="_M/I40E_GLPRT_LXONTXC">I40E_GLPRT_LXONTXC</dfn>(_i)           (0x00300980 + ((_i) * 8)) /* _i=0...3 */ /* Reset: CORER */</u></td></tr>
<tr><th id="2473">2473</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_LXONTXC_MAX_INDEX" data-ref="_M/I40E_GLPRT_LXONTXC_MAX_INDEX">I40E_GLPRT_LXONTXC_MAX_INDEX</dfn>     3</u></td></tr>
<tr><th id="2474">2474</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_LXONTXC_LXONTXC_SHIFT" data-ref="_M/I40E_GLPRT_LXONTXC_LXONTXC_SHIFT">I40E_GLPRT_LXONTXC_LXONTXC_SHIFT</dfn> 0</u></td></tr>
<tr><th id="2475">2475</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_LXONTXC_LXONTXC_MASK" data-ref="_M/I40E_GLPRT_LXONTXC_LXONTXC_MASK">I40E_GLPRT_LXONTXC_LXONTXC_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_GLPRT_LXONTXC_LXONTXC_SHIFT)</u></td></tr>
<tr><th id="2476">2476</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_MLFC" data-ref="_M/I40E_GLPRT_MLFC">I40E_GLPRT_MLFC</dfn>(_i)        (0x00300020 + ((_i) * 8)) /* _i=0...3 */ /* Reset: CORER */</u></td></tr>
<tr><th id="2477">2477</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_MLFC_MAX_INDEX" data-ref="_M/I40E_GLPRT_MLFC_MAX_INDEX">I40E_GLPRT_MLFC_MAX_INDEX</dfn>  3</u></td></tr>
<tr><th id="2478">2478</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_MLFC_MLFC_SHIFT" data-ref="_M/I40E_GLPRT_MLFC_MLFC_SHIFT">I40E_GLPRT_MLFC_MLFC_SHIFT</dfn> 0</u></td></tr>
<tr><th id="2479">2479</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_MLFC_MLFC_MASK" data-ref="_M/I40E_GLPRT_MLFC_MLFC_MASK">I40E_GLPRT_MLFC_MLFC_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_GLPRT_MLFC_MLFC_SHIFT)</u></td></tr>
<tr><th id="2480">2480</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_MPRCH" data-ref="_M/I40E_GLPRT_MPRCH">I40E_GLPRT_MPRCH</dfn>(_i)         (0x003005C4 + ((_i) * 8)) /* _i=0...3 */ /* Reset: CORER */</u></td></tr>
<tr><th id="2481">2481</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_MPRCH_MAX_INDEX" data-ref="_M/I40E_GLPRT_MPRCH_MAX_INDEX">I40E_GLPRT_MPRCH_MAX_INDEX</dfn>   3</u></td></tr>
<tr><th id="2482">2482</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_MPRCH_MPRCH_SHIFT" data-ref="_M/I40E_GLPRT_MPRCH_MPRCH_SHIFT">I40E_GLPRT_MPRCH_MPRCH_SHIFT</dfn> 0</u></td></tr>
<tr><th id="2483">2483</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_MPRCH_MPRCH_MASK" data-ref="_M/I40E_GLPRT_MPRCH_MPRCH_MASK">I40E_GLPRT_MPRCH_MPRCH_MASK</dfn>  I40E_MASK(0xFFFF, I40E_GLPRT_MPRCH_MPRCH_SHIFT)</u></td></tr>
<tr><th id="2484">2484</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_MPRCL" data-ref="_M/I40E_GLPRT_MPRCL">I40E_GLPRT_MPRCL</dfn>(_i)         (0x003005C0 + ((_i) * 8)) /* _i=0...3 */ /* Reset: CORER */</u></td></tr>
<tr><th id="2485">2485</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_MPRCL_MAX_INDEX" data-ref="_M/I40E_GLPRT_MPRCL_MAX_INDEX">I40E_GLPRT_MPRCL_MAX_INDEX</dfn>   3</u></td></tr>
<tr><th id="2486">2486</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_MPRCL_MPRCL_SHIFT" data-ref="_M/I40E_GLPRT_MPRCL_MPRCL_SHIFT">I40E_GLPRT_MPRCL_MPRCL_SHIFT</dfn> 0</u></td></tr>
<tr><th id="2487">2487</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_MPRCL_MPRCL_MASK" data-ref="_M/I40E_GLPRT_MPRCL_MPRCL_MASK">I40E_GLPRT_MPRCL_MPRCL_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_GLPRT_MPRCL_MPRCL_SHIFT)</u></td></tr>
<tr><th id="2488">2488</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_MPTCH" data-ref="_M/I40E_GLPRT_MPTCH">I40E_GLPRT_MPTCH</dfn>(_i)         (0x003009E4 + ((_i) * 8)) /* _i=0...3 */ /* Reset: CORER */</u></td></tr>
<tr><th id="2489">2489</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_MPTCH_MAX_INDEX" data-ref="_M/I40E_GLPRT_MPTCH_MAX_INDEX">I40E_GLPRT_MPTCH_MAX_INDEX</dfn>   3</u></td></tr>
<tr><th id="2490">2490</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_MPTCH_MPTCH_SHIFT" data-ref="_M/I40E_GLPRT_MPTCH_MPTCH_SHIFT">I40E_GLPRT_MPTCH_MPTCH_SHIFT</dfn> 0</u></td></tr>
<tr><th id="2491">2491</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_MPTCH_MPTCH_MASK" data-ref="_M/I40E_GLPRT_MPTCH_MPTCH_MASK">I40E_GLPRT_MPTCH_MPTCH_MASK</dfn>  I40E_MASK(0xFFFF, I40E_GLPRT_MPTCH_MPTCH_SHIFT)</u></td></tr>
<tr><th id="2492">2492</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_MPTCL" data-ref="_M/I40E_GLPRT_MPTCL">I40E_GLPRT_MPTCL</dfn>(_i)         (0x003009E0 + ((_i) * 8)) /* _i=0...3 */ /* Reset: CORER */</u></td></tr>
<tr><th id="2493">2493</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_MPTCL_MAX_INDEX" data-ref="_M/I40E_GLPRT_MPTCL_MAX_INDEX">I40E_GLPRT_MPTCL_MAX_INDEX</dfn>   3</u></td></tr>
<tr><th id="2494">2494</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_MPTCL_MPTCL_SHIFT" data-ref="_M/I40E_GLPRT_MPTCL_MPTCL_SHIFT">I40E_GLPRT_MPTCL_MPTCL_SHIFT</dfn> 0</u></td></tr>
<tr><th id="2495">2495</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_MPTCL_MPTCL_MASK" data-ref="_M/I40E_GLPRT_MPTCL_MPTCL_MASK">I40E_GLPRT_MPTCL_MPTCL_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_GLPRT_MPTCL_MPTCL_SHIFT)</u></td></tr>
<tr><th id="2496">2496</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_MRFC" data-ref="_M/I40E_GLPRT_MRFC">I40E_GLPRT_MRFC</dfn>(_i)        (0x00300040 + ((_i) * 8)) /* _i=0...3 */ /* Reset: CORER */</u></td></tr>
<tr><th id="2497">2497</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_MRFC_MAX_INDEX" data-ref="_M/I40E_GLPRT_MRFC_MAX_INDEX">I40E_GLPRT_MRFC_MAX_INDEX</dfn>  3</u></td></tr>
<tr><th id="2498">2498</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_MRFC_MRFC_SHIFT" data-ref="_M/I40E_GLPRT_MRFC_MRFC_SHIFT">I40E_GLPRT_MRFC_MRFC_SHIFT</dfn> 0</u></td></tr>
<tr><th id="2499">2499</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_MRFC_MRFC_MASK" data-ref="_M/I40E_GLPRT_MRFC_MRFC_MASK">I40E_GLPRT_MRFC_MRFC_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_GLPRT_MRFC_MRFC_SHIFT)</u></td></tr>
<tr><th id="2500">2500</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_PRC1023H" data-ref="_M/I40E_GLPRT_PRC1023H">I40E_GLPRT_PRC1023H</dfn>(_i)            (0x00300504 + ((_i) * 8)) /* _i=0...3 */ /* Reset: CORER */</u></td></tr>
<tr><th id="2501">2501</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_PRC1023H_MAX_INDEX" data-ref="_M/I40E_GLPRT_PRC1023H_MAX_INDEX">I40E_GLPRT_PRC1023H_MAX_INDEX</dfn>      3</u></td></tr>
<tr><th id="2502">2502</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_PRC1023H_PRC1023H_SHIFT" data-ref="_M/I40E_GLPRT_PRC1023H_PRC1023H_SHIFT">I40E_GLPRT_PRC1023H_PRC1023H_SHIFT</dfn> 0</u></td></tr>
<tr><th id="2503">2503</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_PRC1023H_PRC1023H_MASK" data-ref="_M/I40E_GLPRT_PRC1023H_PRC1023H_MASK">I40E_GLPRT_PRC1023H_PRC1023H_MASK</dfn>  I40E_MASK(0xFFFF, I40E_GLPRT_PRC1023H_PRC1023H_SHIFT)</u></td></tr>
<tr><th id="2504">2504</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_PRC1023L" data-ref="_M/I40E_GLPRT_PRC1023L">I40E_GLPRT_PRC1023L</dfn>(_i)            (0x00300500 + ((_i) * 8)) /* _i=0...3 */ /* Reset: CORER */</u></td></tr>
<tr><th id="2505">2505</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_PRC1023L_MAX_INDEX" data-ref="_M/I40E_GLPRT_PRC1023L_MAX_INDEX">I40E_GLPRT_PRC1023L_MAX_INDEX</dfn>      3</u></td></tr>
<tr><th id="2506">2506</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_PRC1023L_PRC1023L_SHIFT" data-ref="_M/I40E_GLPRT_PRC1023L_PRC1023L_SHIFT">I40E_GLPRT_PRC1023L_PRC1023L_SHIFT</dfn> 0</u></td></tr>
<tr><th id="2507">2507</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_PRC1023L_PRC1023L_MASK" data-ref="_M/I40E_GLPRT_PRC1023L_PRC1023L_MASK">I40E_GLPRT_PRC1023L_PRC1023L_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_GLPRT_PRC1023L_PRC1023L_SHIFT)</u></td></tr>
<tr><th id="2508">2508</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_PRC127H" data-ref="_M/I40E_GLPRT_PRC127H">I40E_GLPRT_PRC127H</dfn>(_i)           (0x003004A4 + ((_i) * 8)) /* _i=0...3 */ /* Reset: CORER */</u></td></tr>
<tr><th id="2509">2509</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_PRC127H_MAX_INDEX" data-ref="_M/I40E_GLPRT_PRC127H_MAX_INDEX">I40E_GLPRT_PRC127H_MAX_INDEX</dfn>     3</u></td></tr>
<tr><th id="2510">2510</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_PRC127H_PRC127H_SHIFT" data-ref="_M/I40E_GLPRT_PRC127H_PRC127H_SHIFT">I40E_GLPRT_PRC127H_PRC127H_SHIFT</dfn> 0</u></td></tr>
<tr><th id="2511">2511</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_PRC127H_PRC127H_MASK" data-ref="_M/I40E_GLPRT_PRC127H_PRC127H_MASK">I40E_GLPRT_PRC127H_PRC127H_MASK</dfn>  I40E_MASK(0xFFFF, I40E_GLPRT_PRC127H_PRC127H_SHIFT)</u></td></tr>
<tr><th id="2512">2512</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_PRC127L" data-ref="_M/I40E_GLPRT_PRC127L">I40E_GLPRT_PRC127L</dfn>(_i)           (0x003004A0 + ((_i) * 8)) /* _i=0...3 */ /* Reset: CORER */</u></td></tr>
<tr><th id="2513">2513</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_PRC127L_MAX_INDEX" data-ref="_M/I40E_GLPRT_PRC127L_MAX_INDEX">I40E_GLPRT_PRC127L_MAX_INDEX</dfn>     3</u></td></tr>
<tr><th id="2514">2514</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_PRC127L_PRC127L_SHIFT" data-ref="_M/I40E_GLPRT_PRC127L_PRC127L_SHIFT">I40E_GLPRT_PRC127L_PRC127L_SHIFT</dfn> 0</u></td></tr>
<tr><th id="2515">2515</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_PRC127L_PRC127L_MASK" data-ref="_M/I40E_GLPRT_PRC127L_PRC127L_MASK">I40E_GLPRT_PRC127L_PRC127L_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_GLPRT_PRC127L_PRC127L_SHIFT)</u></td></tr>
<tr><th id="2516">2516</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_PRC1522H" data-ref="_M/I40E_GLPRT_PRC1522H">I40E_GLPRT_PRC1522H</dfn>(_i)            (0x00300524 + ((_i) * 8)) /* _i=0...3 */ /* Reset: CORER */</u></td></tr>
<tr><th id="2517">2517</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_PRC1522H_MAX_INDEX" data-ref="_M/I40E_GLPRT_PRC1522H_MAX_INDEX">I40E_GLPRT_PRC1522H_MAX_INDEX</dfn>      3</u></td></tr>
<tr><th id="2518">2518</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_PRC1522H_PRC1522H_SHIFT" data-ref="_M/I40E_GLPRT_PRC1522H_PRC1522H_SHIFT">I40E_GLPRT_PRC1522H_PRC1522H_SHIFT</dfn> 0</u></td></tr>
<tr><th id="2519">2519</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_PRC1522H_PRC1522H_MASK" data-ref="_M/I40E_GLPRT_PRC1522H_PRC1522H_MASK">I40E_GLPRT_PRC1522H_PRC1522H_MASK</dfn>  I40E_MASK(0xFFFF, I40E_GLPRT_PRC1522H_PRC1522H_SHIFT)</u></td></tr>
<tr><th id="2520">2520</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_PRC1522L" data-ref="_M/I40E_GLPRT_PRC1522L">I40E_GLPRT_PRC1522L</dfn>(_i)            (0x00300520 + ((_i) * 8)) /* _i=0...3 */ /* Reset: CORER */</u></td></tr>
<tr><th id="2521">2521</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_PRC1522L_MAX_INDEX" data-ref="_M/I40E_GLPRT_PRC1522L_MAX_INDEX">I40E_GLPRT_PRC1522L_MAX_INDEX</dfn>      3</u></td></tr>
<tr><th id="2522">2522</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_PRC1522L_PRC1522L_SHIFT" data-ref="_M/I40E_GLPRT_PRC1522L_PRC1522L_SHIFT">I40E_GLPRT_PRC1522L_PRC1522L_SHIFT</dfn> 0</u></td></tr>
<tr><th id="2523">2523</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_PRC1522L_PRC1522L_MASK" data-ref="_M/I40E_GLPRT_PRC1522L_PRC1522L_MASK">I40E_GLPRT_PRC1522L_PRC1522L_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_GLPRT_PRC1522L_PRC1522L_SHIFT)</u></td></tr>
<tr><th id="2524">2524</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_PRC255H" data-ref="_M/I40E_GLPRT_PRC255H">I40E_GLPRT_PRC255H</dfn>(_i)              (0x003004C4 + ((_i) * 8)) /* _i=0...3 */ /* Reset: CORER */</u></td></tr>
<tr><th id="2525">2525</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_PRC255H_MAX_INDEX" data-ref="_M/I40E_GLPRT_PRC255H_MAX_INDEX">I40E_GLPRT_PRC255H_MAX_INDEX</dfn>        3</u></td></tr>
<tr><th id="2526">2526</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_PRC255H_PRTPRC255H_SHIFT" data-ref="_M/I40E_GLPRT_PRC255H_PRTPRC255H_SHIFT">I40E_GLPRT_PRC255H_PRTPRC255H_SHIFT</dfn> 0</u></td></tr>
<tr><th id="2527">2527</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_PRC255H_PRTPRC255H_MASK" data-ref="_M/I40E_GLPRT_PRC255H_PRTPRC255H_MASK">I40E_GLPRT_PRC255H_PRTPRC255H_MASK</dfn>  I40E_MASK(0xFFFF, I40E_GLPRT_PRC255H_PRTPRC255H_SHIFT)</u></td></tr>
<tr><th id="2528">2528</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_PRC255L" data-ref="_M/I40E_GLPRT_PRC255L">I40E_GLPRT_PRC255L</dfn>(_i)           (0x003004C0 + ((_i) * 8)) /* _i=0...3 */ /* Reset: CORER */</u></td></tr>
<tr><th id="2529">2529</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_PRC255L_MAX_INDEX" data-ref="_M/I40E_GLPRT_PRC255L_MAX_INDEX">I40E_GLPRT_PRC255L_MAX_INDEX</dfn>     3</u></td></tr>
<tr><th id="2530">2530</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_PRC255L_PRC255L_SHIFT" data-ref="_M/I40E_GLPRT_PRC255L_PRC255L_SHIFT">I40E_GLPRT_PRC255L_PRC255L_SHIFT</dfn> 0</u></td></tr>
<tr><th id="2531">2531</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_PRC255L_PRC255L_MASK" data-ref="_M/I40E_GLPRT_PRC255L_PRC255L_MASK">I40E_GLPRT_PRC255L_PRC255L_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_GLPRT_PRC255L_PRC255L_SHIFT)</u></td></tr>
<tr><th id="2532">2532</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_PRC511H" data-ref="_M/I40E_GLPRT_PRC511H">I40E_GLPRT_PRC511H</dfn>(_i)           (0x003004E4 + ((_i) * 8)) /* _i=0...3 */ /* Reset: CORER */</u></td></tr>
<tr><th id="2533">2533</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_PRC511H_MAX_INDEX" data-ref="_M/I40E_GLPRT_PRC511H_MAX_INDEX">I40E_GLPRT_PRC511H_MAX_INDEX</dfn>     3</u></td></tr>
<tr><th id="2534">2534</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_PRC511H_PRC511H_SHIFT" data-ref="_M/I40E_GLPRT_PRC511H_PRC511H_SHIFT">I40E_GLPRT_PRC511H_PRC511H_SHIFT</dfn> 0</u></td></tr>
<tr><th id="2535">2535</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_PRC511H_PRC511H_MASK" data-ref="_M/I40E_GLPRT_PRC511H_PRC511H_MASK">I40E_GLPRT_PRC511H_PRC511H_MASK</dfn>  I40E_MASK(0xFFFF, I40E_GLPRT_PRC511H_PRC511H_SHIFT)</u></td></tr>
<tr><th id="2536">2536</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_PRC511L" data-ref="_M/I40E_GLPRT_PRC511L">I40E_GLPRT_PRC511L</dfn>(_i)           (0x003004E0 + ((_i) * 8)) /* _i=0...3 */ /* Reset: CORER */</u></td></tr>
<tr><th id="2537">2537</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_PRC511L_MAX_INDEX" data-ref="_M/I40E_GLPRT_PRC511L_MAX_INDEX">I40E_GLPRT_PRC511L_MAX_INDEX</dfn>     3</u></td></tr>
<tr><th id="2538">2538</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_PRC511L_PRC511L_SHIFT" data-ref="_M/I40E_GLPRT_PRC511L_PRC511L_SHIFT">I40E_GLPRT_PRC511L_PRC511L_SHIFT</dfn> 0</u></td></tr>
<tr><th id="2539">2539</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_PRC511L_PRC511L_MASK" data-ref="_M/I40E_GLPRT_PRC511L_PRC511L_MASK">I40E_GLPRT_PRC511L_PRC511L_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_GLPRT_PRC511L_PRC511L_SHIFT)</u></td></tr>
<tr><th id="2540">2540</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_PRC64H" data-ref="_M/I40E_GLPRT_PRC64H">I40E_GLPRT_PRC64H</dfn>(_i)          (0x00300484 + ((_i) * 8)) /* _i=0...3 */ /* Reset: CORER */</u></td></tr>
<tr><th id="2541">2541</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_PRC64H_MAX_INDEX" data-ref="_M/I40E_GLPRT_PRC64H_MAX_INDEX">I40E_GLPRT_PRC64H_MAX_INDEX</dfn>    3</u></td></tr>
<tr><th id="2542">2542</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_PRC64H_PRC64H_SHIFT" data-ref="_M/I40E_GLPRT_PRC64H_PRC64H_SHIFT">I40E_GLPRT_PRC64H_PRC64H_SHIFT</dfn> 0</u></td></tr>
<tr><th id="2543">2543</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_PRC64H_PRC64H_MASK" data-ref="_M/I40E_GLPRT_PRC64H_PRC64H_MASK">I40E_GLPRT_PRC64H_PRC64H_MASK</dfn>  I40E_MASK(0xFFFF, I40E_GLPRT_PRC64H_PRC64H_SHIFT)</u></td></tr>
<tr><th id="2544">2544</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_PRC64L" data-ref="_M/I40E_GLPRT_PRC64L">I40E_GLPRT_PRC64L</dfn>(_i)          (0x00300480 + ((_i) * 8)) /* _i=0...3 */ /* Reset: CORER */</u></td></tr>
<tr><th id="2545">2545</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_PRC64L_MAX_INDEX" data-ref="_M/I40E_GLPRT_PRC64L_MAX_INDEX">I40E_GLPRT_PRC64L_MAX_INDEX</dfn>    3</u></td></tr>
<tr><th id="2546">2546</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_PRC64L_PRC64L_SHIFT" data-ref="_M/I40E_GLPRT_PRC64L_PRC64L_SHIFT">I40E_GLPRT_PRC64L_PRC64L_SHIFT</dfn> 0</u></td></tr>
<tr><th id="2547">2547</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_PRC64L_PRC64L_MASK" data-ref="_M/I40E_GLPRT_PRC64L_PRC64L_MASK">I40E_GLPRT_PRC64L_PRC64L_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_GLPRT_PRC64L_PRC64L_SHIFT)</u></td></tr>
<tr><th id="2548">2548</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_PRC9522H" data-ref="_M/I40E_GLPRT_PRC9522H">I40E_GLPRT_PRC9522H</dfn>(_i)            (0x00300544 + ((_i) * 8)) /* _i=0...3 */ /* Reset: CORER */</u></td></tr>
<tr><th id="2549">2549</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_PRC9522H_MAX_INDEX" data-ref="_M/I40E_GLPRT_PRC9522H_MAX_INDEX">I40E_GLPRT_PRC9522H_MAX_INDEX</dfn>      3</u></td></tr>
<tr><th id="2550">2550</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_PRC9522H_PRC1522H_SHIFT" data-ref="_M/I40E_GLPRT_PRC9522H_PRC1522H_SHIFT">I40E_GLPRT_PRC9522H_PRC1522H_SHIFT</dfn> 0</u></td></tr>
<tr><th id="2551">2551</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_PRC9522H_PRC1522H_MASK" data-ref="_M/I40E_GLPRT_PRC9522H_PRC1522H_MASK">I40E_GLPRT_PRC9522H_PRC1522H_MASK</dfn>  I40E_MASK(0xFFFF, I40E_GLPRT_PRC9522H_PRC1522H_SHIFT)</u></td></tr>
<tr><th id="2552">2552</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_PRC9522L" data-ref="_M/I40E_GLPRT_PRC9522L">I40E_GLPRT_PRC9522L</dfn>(_i)            (0x00300540 + ((_i) * 8)) /* _i=0...3 */ /* Reset: CORER */</u></td></tr>
<tr><th id="2553">2553</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_PRC9522L_MAX_INDEX" data-ref="_M/I40E_GLPRT_PRC9522L_MAX_INDEX">I40E_GLPRT_PRC9522L_MAX_INDEX</dfn>      3</u></td></tr>
<tr><th id="2554">2554</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_PRC9522L_PRC1522L_SHIFT" data-ref="_M/I40E_GLPRT_PRC9522L_PRC1522L_SHIFT">I40E_GLPRT_PRC9522L_PRC1522L_SHIFT</dfn> 0</u></td></tr>
<tr><th id="2555">2555</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_PRC9522L_PRC1522L_MASK" data-ref="_M/I40E_GLPRT_PRC9522L_PRC1522L_MASK">I40E_GLPRT_PRC9522L_PRC1522L_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_GLPRT_PRC9522L_PRC1522L_SHIFT)</u></td></tr>
<tr><th id="2556">2556</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_PTC1023H" data-ref="_M/I40E_GLPRT_PTC1023H">I40E_GLPRT_PTC1023H</dfn>(_i)            (0x00300724 + ((_i) * 8)) /* _i=0...3 */ /* Reset: CORER */</u></td></tr>
<tr><th id="2557">2557</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_PTC1023H_MAX_INDEX" data-ref="_M/I40E_GLPRT_PTC1023H_MAX_INDEX">I40E_GLPRT_PTC1023H_MAX_INDEX</dfn>      3</u></td></tr>
<tr><th id="2558">2558</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_PTC1023H_PTC1023H_SHIFT" data-ref="_M/I40E_GLPRT_PTC1023H_PTC1023H_SHIFT">I40E_GLPRT_PTC1023H_PTC1023H_SHIFT</dfn> 0</u></td></tr>
<tr><th id="2559">2559</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_PTC1023H_PTC1023H_MASK" data-ref="_M/I40E_GLPRT_PTC1023H_PTC1023H_MASK">I40E_GLPRT_PTC1023H_PTC1023H_MASK</dfn>  I40E_MASK(0xFFFF, I40E_GLPRT_PTC1023H_PTC1023H_SHIFT)</u></td></tr>
<tr><th id="2560">2560</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_PTC1023L" data-ref="_M/I40E_GLPRT_PTC1023L">I40E_GLPRT_PTC1023L</dfn>(_i)            (0x00300720 + ((_i) * 8)) /* _i=0...3 */ /* Reset: CORER */</u></td></tr>
<tr><th id="2561">2561</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_PTC1023L_MAX_INDEX" data-ref="_M/I40E_GLPRT_PTC1023L_MAX_INDEX">I40E_GLPRT_PTC1023L_MAX_INDEX</dfn>      3</u></td></tr>
<tr><th id="2562">2562</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_PTC1023L_PTC1023L_SHIFT" data-ref="_M/I40E_GLPRT_PTC1023L_PTC1023L_SHIFT">I40E_GLPRT_PTC1023L_PTC1023L_SHIFT</dfn> 0</u></td></tr>
<tr><th id="2563">2563</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_PTC1023L_PTC1023L_MASK" data-ref="_M/I40E_GLPRT_PTC1023L_PTC1023L_MASK">I40E_GLPRT_PTC1023L_PTC1023L_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_GLPRT_PTC1023L_PTC1023L_SHIFT)</u></td></tr>
<tr><th id="2564">2564</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_PTC127H" data-ref="_M/I40E_GLPRT_PTC127H">I40E_GLPRT_PTC127H</dfn>(_i)           (0x003006C4 + ((_i) * 8)) /* _i=0...3 */ /* Reset: CORER */</u></td></tr>
<tr><th id="2565">2565</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_PTC127H_MAX_INDEX" data-ref="_M/I40E_GLPRT_PTC127H_MAX_INDEX">I40E_GLPRT_PTC127H_MAX_INDEX</dfn>     3</u></td></tr>
<tr><th id="2566">2566</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_PTC127H_PTC127H_SHIFT" data-ref="_M/I40E_GLPRT_PTC127H_PTC127H_SHIFT">I40E_GLPRT_PTC127H_PTC127H_SHIFT</dfn> 0</u></td></tr>
<tr><th id="2567">2567</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_PTC127H_PTC127H_MASK" data-ref="_M/I40E_GLPRT_PTC127H_PTC127H_MASK">I40E_GLPRT_PTC127H_PTC127H_MASK</dfn>  I40E_MASK(0xFFFF, I40E_GLPRT_PTC127H_PTC127H_SHIFT)</u></td></tr>
<tr><th id="2568">2568</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_PTC127L" data-ref="_M/I40E_GLPRT_PTC127L">I40E_GLPRT_PTC127L</dfn>(_i)           (0x003006C0 + ((_i) * 8)) /* _i=0...3 */ /* Reset: CORER */</u></td></tr>
<tr><th id="2569">2569</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_PTC127L_MAX_INDEX" data-ref="_M/I40E_GLPRT_PTC127L_MAX_INDEX">I40E_GLPRT_PTC127L_MAX_INDEX</dfn>     3</u></td></tr>
<tr><th id="2570">2570</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_PTC127L_PTC127L_SHIFT" data-ref="_M/I40E_GLPRT_PTC127L_PTC127L_SHIFT">I40E_GLPRT_PTC127L_PTC127L_SHIFT</dfn> 0</u></td></tr>
<tr><th id="2571">2571</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_PTC127L_PTC127L_MASK" data-ref="_M/I40E_GLPRT_PTC127L_PTC127L_MASK">I40E_GLPRT_PTC127L_PTC127L_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_GLPRT_PTC127L_PTC127L_SHIFT)</u></td></tr>
<tr><th id="2572">2572</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_PTC1522H" data-ref="_M/I40E_GLPRT_PTC1522H">I40E_GLPRT_PTC1522H</dfn>(_i)            (0x00300744 + ((_i) * 8)) /* _i=0...3 */ /* Reset: CORER */</u></td></tr>
<tr><th id="2573">2573</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_PTC1522H_MAX_INDEX" data-ref="_M/I40E_GLPRT_PTC1522H_MAX_INDEX">I40E_GLPRT_PTC1522H_MAX_INDEX</dfn>      3</u></td></tr>
<tr><th id="2574">2574</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_PTC1522H_PTC1522H_SHIFT" data-ref="_M/I40E_GLPRT_PTC1522H_PTC1522H_SHIFT">I40E_GLPRT_PTC1522H_PTC1522H_SHIFT</dfn> 0</u></td></tr>
<tr><th id="2575">2575</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_PTC1522H_PTC1522H_MASK" data-ref="_M/I40E_GLPRT_PTC1522H_PTC1522H_MASK">I40E_GLPRT_PTC1522H_PTC1522H_MASK</dfn>  I40E_MASK(0xFFFF, I40E_GLPRT_PTC1522H_PTC1522H_SHIFT)</u></td></tr>
<tr><th id="2576">2576</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_PTC1522L" data-ref="_M/I40E_GLPRT_PTC1522L">I40E_GLPRT_PTC1522L</dfn>(_i)            (0x00300740 + ((_i) * 8)) /* _i=0...3 */ /* Reset: CORER */</u></td></tr>
<tr><th id="2577">2577</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_PTC1522L_MAX_INDEX" data-ref="_M/I40E_GLPRT_PTC1522L_MAX_INDEX">I40E_GLPRT_PTC1522L_MAX_INDEX</dfn>      3</u></td></tr>
<tr><th id="2578">2578</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_PTC1522L_PTC1522L_SHIFT" data-ref="_M/I40E_GLPRT_PTC1522L_PTC1522L_SHIFT">I40E_GLPRT_PTC1522L_PTC1522L_SHIFT</dfn> 0</u></td></tr>
<tr><th id="2579">2579</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_PTC1522L_PTC1522L_MASK" data-ref="_M/I40E_GLPRT_PTC1522L_PTC1522L_MASK">I40E_GLPRT_PTC1522L_PTC1522L_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_GLPRT_PTC1522L_PTC1522L_SHIFT)</u></td></tr>
<tr><th id="2580">2580</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_PTC255H" data-ref="_M/I40E_GLPRT_PTC255H">I40E_GLPRT_PTC255H</dfn>(_i)           (0x003006E4 + ((_i) * 8)) /* _i=0...3 */ /* Reset: CORER */</u></td></tr>
<tr><th id="2581">2581</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_PTC255H_MAX_INDEX" data-ref="_M/I40E_GLPRT_PTC255H_MAX_INDEX">I40E_GLPRT_PTC255H_MAX_INDEX</dfn>     3</u></td></tr>
<tr><th id="2582">2582</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_PTC255H_PTC255H_SHIFT" data-ref="_M/I40E_GLPRT_PTC255H_PTC255H_SHIFT">I40E_GLPRT_PTC255H_PTC255H_SHIFT</dfn> 0</u></td></tr>
<tr><th id="2583">2583</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_PTC255H_PTC255H_MASK" data-ref="_M/I40E_GLPRT_PTC255H_PTC255H_MASK">I40E_GLPRT_PTC255H_PTC255H_MASK</dfn>  I40E_MASK(0xFFFF, I40E_GLPRT_PTC255H_PTC255H_SHIFT)</u></td></tr>
<tr><th id="2584">2584</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_PTC255L" data-ref="_M/I40E_GLPRT_PTC255L">I40E_GLPRT_PTC255L</dfn>(_i)           (0x003006E0 + ((_i) * 8)) /* _i=0...3 */ /* Reset: CORER */</u></td></tr>
<tr><th id="2585">2585</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_PTC255L_MAX_INDEX" data-ref="_M/I40E_GLPRT_PTC255L_MAX_INDEX">I40E_GLPRT_PTC255L_MAX_INDEX</dfn>     3</u></td></tr>
<tr><th id="2586">2586</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_PTC255L_PTC255L_SHIFT" data-ref="_M/I40E_GLPRT_PTC255L_PTC255L_SHIFT">I40E_GLPRT_PTC255L_PTC255L_SHIFT</dfn> 0</u></td></tr>
<tr><th id="2587">2587</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_PTC255L_PTC255L_MASK" data-ref="_M/I40E_GLPRT_PTC255L_PTC255L_MASK">I40E_GLPRT_PTC255L_PTC255L_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_GLPRT_PTC255L_PTC255L_SHIFT)</u></td></tr>
<tr><th id="2588">2588</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_PTC511H" data-ref="_M/I40E_GLPRT_PTC511H">I40E_GLPRT_PTC511H</dfn>(_i)           (0x00300704 + ((_i) * 8)) /* _i=0...3 */ /* Reset: CORER */</u></td></tr>
<tr><th id="2589">2589</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_PTC511H_MAX_INDEX" data-ref="_M/I40E_GLPRT_PTC511H_MAX_INDEX">I40E_GLPRT_PTC511H_MAX_INDEX</dfn>     3</u></td></tr>
<tr><th id="2590">2590</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_PTC511H_PTC511H_SHIFT" data-ref="_M/I40E_GLPRT_PTC511H_PTC511H_SHIFT">I40E_GLPRT_PTC511H_PTC511H_SHIFT</dfn> 0</u></td></tr>
<tr><th id="2591">2591</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_PTC511H_PTC511H_MASK" data-ref="_M/I40E_GLPRT_PTC511H_PTC511H_MASK">I40E_GLPRT_PTC511H_PTC511H_MASK</dfn>  I40E_MASK(0xFFFF, I40E_GLPRT_PTC511H_PTC511H_SHIFT)</u></td></tr>
<tr><th id="2592">2592</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_PTC511L" data-ref="_M/I40E_GLPRT_PTC511L">I40E_GLPRT_PTC511L</dfn>(_i)           (0x00300700 + ((_i) * 8)) /* _i=0...3 */ /* Reset: CORER */</u></td></tr>
<tr><th id="2593">2593</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_PTC511L_MAX_INDEX" data-ref="_M/I40E_GLPRT_PTC511L_MAX_INDEX">I40E_GLPRT_PTC511L_MAX_INDEX</dfn>     3</u></td></tr>
<tr><th id="2594">2594</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_PTC511L_PTC511L_SHIFT" data-ref="_M/I40E_GLPRT_PTC511L_PTC511L_SHIFT">I40E_GLPRT_PTC511L_PTC511L_SHIFT</dfn> 0</u></td></tr>
<tr><th id="2595">2595</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_PTC511L_PTC511L_MASK" data-ref="_M/I40E_GLPRT_PTC511L_PTC511L_MASK">I40E_GLPRT_PTC511L_PTC511L_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_GLPRT_PTC511L_PTC511L_SHIFT)</u></td></tr>
<tr><th id="2596">2596</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_PTC64H" data-ref="_M/I40E_GLPRT_PTC64H">I40E_GLPRT_PTC64H</dfn>(_i)          (0x003006A4 + ((_i) * 8)) /* _i=0...3 */ /* Reset: CORER */</u></td></tr>
<tr><th id="2597">2597</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_PTC64H_MAX_INDEX" data-ref="_M/I40E_GLPRT_PTC64H_MAX_INDEX">I40E_GLPRT_PTC64H_MAX_INDEX</dfn>    3</u></td></tr>
<tr><th id="2598">2598</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_PTC64H_PTC64H_SHIFT" data-ref="_M/I40E_GLPRT_PTC64H_PTC64H_SHIFT">I40E_GLPRT_PTC64H_PTC64H_SHIFT</dfn> 0</u></td></tr>
<tr><th id="2599">2599</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_PTC64H_PTC64H_MASK" data-ref="_M/I40E_GLPRT_PTC64H_PTC64H_MASK">I40E_GLPRT_PTC64H_PTC64H_MASK</dfn>  I40E_MASK(0xFFFF, I40E_GLPRT_PTC64H_PTC64H_SHIFT)</u></td></tr>
<tr><th id="2600">2600</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_PTC64L" data-ref="_M/I40E_GLPRT_PTC64L">I40E_GLPRT_PTC64L</dfn>(_i)          (0x003006A0 + ((_i) * 8)) /* _i=0...3 */ /* Reset: CORER */</u></td></tr>
<tr><th id="2601">2601</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_PTC64L_MAX_INDEX" data-ref="_M/I40E_GLPRT_PTC64L_MAX_INDEX">I40E_GLPRT_PTC64L_MAX_INDEX</dfn>    3</u></td></tr>
<tr><th id="2602">2602</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_PTC64L_PTC64L_SHIFT" data-ref="_M/I40E_GLPRT_PTC64L_PTC64L_SHIFT">I40E_GLPRT_PTC64L_PTC64L_SHIFT</dfn> 0</u></td></tr>
<tr><th id="2603">2603</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_PTC64L_PTC64L_MASK" data-ref="_M/I40E_GLPRT_PTC64L_PTC64L_MASK">I40E_GLPRT_PTC64L_PTC64L_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_GLPRT_PTC64L_PTC64L_SHIFT)</u></td></tr>
<tr><th id="2604">2604</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_PTC9522H" data-ref="_M/I40E_GLPRT_PTC9522H">I40E_GLPRT_PTC9522H</dfn>(_i)            (0x00300764 + ((_i) * 8)) /* _i=0...3 */ /* Reset: CORER */</u></td></tr>
<tr><th id="2605">2605</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_PTC9522H_MAX_INDEX" data-ref="_M/I40E_GLPRT_PTC9522H_MAX_INDEX">I40E_GLPRT_PTC9522H_MAX_INDEX</dfn>      3</u></td></tr>
<tr><th id="2606">2606</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_PTC9522H_PTC9522H_SHIFT" data-ref="_M/I40E_GLPRT_PTC9522H_PTC9522H_SHIFT">I40E_GLPRT_PTC9522H_PTC9522H_SHIFT</dfn> 0</u></td></tr>
<tr><th id="2607">2607</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_PTC9522H_PTC9522H_MASK" data-ref="_M/I40E_GLPRT_PTC9522H_PTC9522H_MASK">I40E_GLPRT_PTC9522H_PTC9522H_MASK</dfn>  I40E_MASK(0xFFFF, I40E_GLPRT_PTC9522H_PTC9522H_SHIFT)</u></td></tr>
<tr><th id="2608">2608</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_PTC9522L" data-ref="_M/I40E_GLPRT_PTC9522L">I40E_GLPRT_PTC9522L</dfn>(_i)            (0x00300760 + ((_i) * 8)) /* _i=0...3 */ /* Reset: CORER */</u></td></tr>
<tr><th id="2609">2609</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_PTC9522L_MAX_INDEX" data-ref="_M/I40E_GLPRT_PTC9522L_MAX_INDEX">I40E_GLPRT_PTC9522L_MAX_INDEX</dfn>      3</u></td></tr>
<tr><th id="2610">2610</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_PTC9522L_PTC9522L_SHIFT" data-ref="_M/I40E_GLPRT_PTC9522L_PTC9522L_SHIFT">I40E_GLPRT_PTC9522L_PTC9522L_SHIFT</dfn> 0</u></td></tr>
<tr><th id="2611">2611</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_PTC9522L_PTC9522L_MASK" data-ref="_M/I40E_GLPRT_PTC9522L_PTC9522L_MASK">I40E_GLPRT_PTC9522L_PTC9522L_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_GLPRT_PTC9522L_PTC9522L_SHIFT)</u></td></tr>
<tr><th id="2612">2612</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_PXOFFRXC" data-ref="_M/I40E_GLPRT_PXOFFRXC">I40E_GLPRT_PXOFFRXC</dfn>(_i, _j)             (0x00300280 + ((_i) * 8 + (_j) * 32)) /* _i=0...3, _j=0...7 */ /* Reset: CORER */</u></td></tr>
<tr><th id="2613">2613</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_PXOFFRXC_MAX_INDEX" data-ref="_M/I40E_GLPRT_PXOFFRXC_MAX_INDEX">I40E_GLPRT_PXOFFRXC_MAX_INDEX</dfn>          3</u></td></tr>
<tr><th id="2614">2614</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_PXOFFRXC_PRPXOFFRXCNT_SHIFT" data-ref="_M/I40E_GLPRT_PXOFFRXC_PRPXOFFRXCNT_SHIFT">I40E_GLPRT_PXOFFRXC_PRPXOFFRXCNT_SHIFT</dfn> 0</u></td></tr>
<tr><th id="2615">2615</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_PXOFFRXC_PRPXOFFRXCNT_MASK" data-ref="_M/I40E_GLPRT_PXOFFRXC_PRPXOFFRXCNT_MASK">I40E_GLPRT_PXOFFRXC_PRPXOFFRXCNT_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_GLPRT_PXOFFRXC_PRPXOFFRXCNT_SHIFT)</u></td></tr>
<tr><th id="2616">2616</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_PXOFFTXC" data-ref="_M/I40E_GLPRT_PXOFFTXC">I40E_GLPRT_PXOFFTXC</dfn>(_i, _j)             (0x00300880 + ((_i) * 8 + (_j) * 32)) /* _i=0...3, _j=0...7 */ /* Reset: CORER */</u></td></tr>
<tr><th id="2617">2617</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_PXOFFTXC_MAX_INDEX" data-ref="_M/I40E_GLPRT_PXOFFTXC_MAX_INDEX">I40E_GLPRT_PXOFFTXC_MAX_INDEX</dfn>          3</u></td></tr>
<tr><th id="2618">2618</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_PXOFFTXC_PRPXOFFTXCNT_SHIFT" data-ref="_M/I40E_GLPRT_PXOFFTXC_PRPXOFFTXCNT_SHIFT">I40E_GLPRT_PXOFFTXC_PRPXOFFTXCNT_SHIFT</dfn> 0</u></td></tr>
<tr><th id="2619">2619</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_PXOFFTXC_PRPXOFFTXCNT_MASK" data-ref="_M/I40E_GLPRT_PXOFFTXC_PRPXOFFTXCNT_MASK">I40E_GLPRT_PXOFFTXC_PRPXOFFTXCNT_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_GLPRT_PXOFFTXC_PRPXOFFTXCNT_SHIFT)</u></td></tr>
<tr><th id="2620">2620</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_PXONRXC" data-ref="_M/I40E_GLPRT_PXONRXC">I40E_GLPRT_PXONRXC</dfn>(_i, _j)            (0x00300180 + ((_i) * 8 + (_j) * 32)) /* _i=0...3, _j=0...7 */ /* Reset: CORER */</u></td></tr>
<tr><th id="2621">2621</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_PXONRXC_MAX_INDEX" data-ref="_M/I40E_GLPRT_PXONRXC_MAX_INDEX">I40E_GLPRT_PXONRXC_MAX_INDEX</dfn>         3</u></td></tr>
<tr><th id="2622">2622</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_PXONRXC_PRPXONRXCNT_SHIFT" data-ref="_M/I40E_GLPRT_PXONRXC_PRPXONRXCNT_SHIFT">I40E_GLPRT_PXONRXC_PRPXONRXCNT_SHIFT</dfn> 0</u></td></tr>
<tr><th id="2623">2623</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_PXONRXC_PRPXONRXCNT_MASK" data-ref="_M/I40E_GLPRT_PXONRXC_PRPXONRXCNT_MASK">I40E_GLPRT_PXONRXC_PRPXONRXCNT_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_GLPRT_PXONRXC_PRPXONRXCNT_SHIFT)</u></td></tr>
<tr><th id="2624">2624</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_PXONTXC" data-ref="_M/I40E_GLPRT_PXONTXC">I40E_GLPRT_PXONTXC</dfn>(_i, _j)          (0x00300780 + ((_i) * 8 + (_j) * 32)) /* _i=0...3, _j=0...7 */ /* Reset: CORER */</u></td></tr>
<tr><th id="2625">2625</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_PXONTXC_MAX_INDEX" data-ref="_M/I40E_GLPRT_PXONTXC_MAX_INDEX">I40E_GLPRT_PXONTXC_MAX_INDEX</dfn>       3</u></td></tr>
<tr><th id="2626">2626</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_PXONTXC_PRPXONTXC_SHIFT" data-ref="_M/I40E_GLPRT_PXONTXC_PRPXONTXC_SHIFT">I40E_GLPRT_PXONTXC_PRPXONTXC_SHIFT</dfn> 0</u></td></tr>
<tr><th id="2627">2627</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_PXONTXC_PRPXONTXC_MASK" data-ref="_M/I40E_GLPRT_PXONTXC_PRPXONTXC_MASK">I40E_GLPRT_PXONTXC_PRPXONTXC_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_GLPRT_PXONTXC_PRPXONTXC_SHIFT)</u></td></tr>
<tr><th id="2628">2628</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_RDPC" data-ref="_M/I40E_GLPRT_RDPC">I40E_GLPRT_RDPC</dfn>(_i)        (0x00300600 + ((_i) * 8)) /* _i=0...3 */ /* Reset: CORER */</u></td></tr>
<tr><th id="2629">2629</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_RDPC_MAX_INDEX" data-ref="_M/I40E_GLPRT_RDPC_MAX_INDEX">I40E_GLPRT_RDPC_MAX_INDEX</dfn>  3</u></td></tr>
<tr><th id="2630">2630</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_RDPC_RDPC_SHIFT" data-ref="_M/I40E_GLPRT_RDPC_RDPC_SHIFT">I40E_GLPRT_RDPC_RDPC_SHIFT</dfn> 0</u></td></tr>
<tr><th id="2631">2631</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_RDPC_RDPC_MASK" data-ref="_M/I40E_GLPRT_RDPC_RDPC_MASK">I40E_GLPRT_RDPC_RDPC_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_GLPRT_RDPC_RDPC_SHIFT)</u></td></tr>
<tr><th id="2632">2632</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_RFC" data-ref="_M/I40E_GLPRT_RFC">I40E_GLPRT_RFC</dfn>(_i)       (0x00300560 + ((_i) * 8)) /* _i=0...3 */ /* Reset: CORER */</u></td></tr>
<tr><th id="2633">2633</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_RFC_MAX_INDEX" data-ref="_M/I40E_GLPRT_RFC_MAX_INDEX">I40E_GLPRT_RFC_MAX_INDEX</dfn> 3</u></td></tr>
<tr><th id="2634">2634</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_RFC_RFC_SHIFT" data-ref="_M/I40E_GLPRT_RFC_RFC_SHIFT">I40E_GLPRT_RFC_RFC_SHIFT</dfn> 0</u></td></tr>
<tr><th id="2635">2635</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_RFC_RFC_MASK" data-ref="_M/I40E_GLPRT_RFC_RFC_MASK">I40E_GLPRT_RFC_RFC_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_GLPRT_RFC_RFC_SHIFT)</u></td></tr>
<tr><th id="2636">2636</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_RJC" data-ref="_M/I40E_GLPRT_RJC">I40E_GLPRT_RJC</dfn>(_i)       (0x00300580 + ((_i) * 8)) /* _i=0...3 */ /* Reset: CORER */</u></td></tr>
<tr><th id="2637">2637</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_RJC_MAX_INDEX" data-ref="_M/I40E_GLPRT_RJC_MAX_INDEX">I40E_GLPRT_RJC_MAX_INDEX</dfn> 3</u></td></tr>
<tr><th id="2638">2638</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_RJC_RJC_SHIFT" data-ref="_M/I40E_GLPRT_RJC_RJC_SHIFT">I40E_GLPRT_RJC_RJC_SHIFT</dfn> 0</u></td></tr>
<tr><th id="2639">2639</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_RJC_RJC_MASK" data-ref="_M/I40E_GLPRT_RJC_RJC_MASK">I40E_GLPRT_RJC_RJC_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_GLPRT_RJC_RJC_SHIFT)</u></td></tr>
<tr><th id="2640">2640</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_RLEC" data-ref="_M/I40E_GLPRT_RLEC">I40E_GLPRT_RLEC</dfn>(_i)        (0x003000A0 + ((_i) * 8)) /* _i=0...3 */ /* Reset: CORER */</u></td></tr>
<tr><th id="2641">2641</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_RLEC_MAX_INDEX" data-ref="_M/I40E_GLPRT_RLEC_MAX_INDEX">I40E_GLPRT_RLEC_MAX_INDEX</dfn>  3</u></td></tr>
<tr><th id="2642">2642</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_RLEC_RLEC_SHIFT" data-ref="_M/I40E_GLPRT_RLEC_RLEC_SHIFT">I40E_GLPRT_RLEC_RLEC_SHIFT</dfn> 0</u></td></tr>
<tr><th id="2643">2643</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_RLEC_RLEC_MASK" data-ref="_M/I40E_GLPRT_RLEC_RLEC_MASK">I40E_GLPRT_RLEC_RLEC_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_GLPRT_RLEC_RLEC_SHIFT)</u></td></tr>
<tr><th id="2644">2644</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_ROC" data-ref="_M/I40E_GLPRT_ROC">I40E_GLPRT_ROC</dfn>(_i)       (0x00300120 + ((_i) * 8)) /* _i=0...3 */ /* Reset: CORER */</u></td></tr>
<tr><th id="2645">2645</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_ROC_MAX_INDEX" data-ref="_M/I40E_GLPRT_ROC_MAX_INDEX">I40E_GLPRT_ROC_MAX_INDEX</dfn> 3</u></td></tr>
<tr><th id="2646">2646</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_ROC_ROC_SHIFT" data-ref="_M/I40E_GLPRT_ROC_ROC_SHIFT">I40E_GLPRT_ROC_ROC_SHIFT</dfn> 0</u></td></tr>
<tr><th id="2647">2647</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_ROC_ROC_MASK" data-ref="_M/I40E_GLPRT_ROC_ROC_MASK">I40E_GLPRT_ROC_ROC_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_GLPRT_ROC_ROC_SHIFT)</u></td></tr>
<tr><th id="2648">2648</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_RUC" data-ref="_M/I40E_GLPRT_RUC">I40E_GLPRT_RUC</dfn>(_i)       (0x00300100 + ((_i) * 8)) /* _i=0...3 */ /* Reset: CORER */</u></td></tr>
<tr><th id="2649">2649</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_RUC_MAX_INDEX" data-ref="_M/I40E_GLPRT_RUC_MAX_INDEX">I40E_GLPRT_RUC_MAX_INDEX</dfn> 3</u></td></tr>
<tr><th id="2650">2650</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_RUC_RUC_SHIFT" data-ref="_M/I40E_GLPRT_RUC_RUC_SHIFT">I40E_GLPRT_RUC_RUC_SHIFT</dfn> 0</u></td></tr>
<tr><th id="2651">2651</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_RUC_RUC_MASK" data-ref="_M/I40E_GLPRT_RUC_RUC_MASK">I40E_GLPRT_RUC_RUC_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_GLPRT_RUC_RUC_SHIFT)</u></td></tr>
<tr><th id="2652">2652</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_RUPP" data-ref="_M/I40E_GLPRT_RUPP">I40E_GLPRT_RUPP</dfn>(_i)        (0x00300660 + ((_i) * 8)) /* _i=0...3 */ /* Reset: CORER */</u></td></tr>
<tr><th id="2653">2653</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_RUPP_MAX_INDEX" data-ref="_M/I40E_GLPRT_RUPP_MAX_INDEX">I40E_GLPRT_RUPP_MAX_INDEX</dfn>  3</u></td></tr>
<tr><th id="2654">2654</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_RUPP_RUPP_SHIFT" data-ref="_M/I40E_GLPRT_RUPP_RUPP_SHIFT">I40E_GLPRT_RUPP_RUPP_SHIFT</dfn> 0</u></td></tr>
<tr><th id="2655">2655</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_RUPP_RUPP_MASK" data-ref="_M/I40E_GLPRT_RUPP_RUPP_MASK">I40E_GLPRT_RUPP_RUPP_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_GLPRT_RUPP_RUPP_SHIFT)</u></td></tr>
<tr><th id="2656">2656</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_RXON2OFFCNT" data-ref="_M/I40E_GLPRT_RXON2OFFCNT">I40E_GLPRT_RXON2OFFCNT</dfn>(_i, _j)              (0x00300380 + ((_i) * 8 + (_j) * 32)) /* _i=0...3, _j=0...7 */ /* Reset: CORER */</u></td></tr>
<tr><th id="2657">2657</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_RXON2OFFCNT_MAX_INDEX" data-ref="_M/I40E_GLPRT_RXON2OFFCNT_MAX_INDEX">I40E_GLPRT_RXON2OFFCNT_MAX_INDEX</dfn>           3</u></td></tr>
<tr><th id="2658">2658</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_RXON2OFFCNT_PRRXON2OFFCNT_SHIFT" data-ref="_M/I40E_GLPRT_RXON2OFFCNT_PRRXON2OFFCNT_SHIFT">I40E_GLPRT_RXON2OFFCNT_PRRXON2OFFCNT_SHIFT</dfn> 0</u></td></tr>
<tr><th id="2659">2659</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_RXON2OFFCNT_PRRXON2OFFCNT_MASK" data-ref="_M/I40E_GLPRT_RXON2OFFCNT_PRRXON2OFFCNT_MASK">I40E_GLPRT_RXON2OFFCNT_PRRXON2OFFCNT_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_GLPRT_RXON2OFFCNT_PRRXON2OFFCNT_SHIFT)</u></td></tr>
<tr><th id="2660">2660</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_TDOLD" data-ref="_M/I40E_GLPRT_TDOLD">I40E_GLPRT_TDOLD</dfn>(_i)               (0x00300A20 + ((_i) * 8)) /* _i=0...3 */ /* Reset: CORER */</u></td></tr>
<tr><th id="2661">2661</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_TDOLD_MAX_INDEX" data-ref="_M/I40E_GLPRT_TDOLD_MAX_INDEX">I40E_GLPRT_TDOLD_MAX_INDEX</dfn>         3</u></td></tr>
<tr><th id="2662">2662</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_TDOLD_GLPRT_TDOLD_SHIFT" data-ref="_M/I40E_GLPRT_TDOLD_GLPRT_TDOLD_SHIFT">I40E_GLPRT_TDOLD_GLPRT_TDOLD_SHIFT</dfn> 0</u></td></tr>
<tr><th id="2663">2663</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_TDOLD_GLPRT_TDOLD_MASK" data-ref="_M/I40E_GLPRT_TDOLD_GLPRT_TDOLD_MASK">I40E_GLPRT_TDOLD_GLPRT_TDOLD_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_GLPRT_TDOLD_GLPRT_TDOLD_SHIFT)</u></td></tr>
<tr><th id="2664">2664</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_UPRCH" data-ref="_M/I40E_GLPRT_UPRCH">I40E_GLPRT_UPRCH</dfn>(_i)         (0x003005A4 + ((_i) * 8)) /* _i=0...3 */ /* Reset: CORER */</u></td></tr>
<tr><th id="2665">2665</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_UPRCH_MAX_INDEX" data-ref="_M/I40E_GLPRT_UPRCH_MAX_INDEX">I40E_GLPRT_UPRCH_MAX_INDEX</dfn>   3</u></td></tr>
<tr><th id="2666">2666</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_UPRCH_UPRCH_SHIFT" data-ref="_M/I40E_GLPRT_UPRCH_UPRCH_SHIFT">I40E_GLPRT_UPRCH_UPRCH_SHIFT</dfn> 0</u></td></tr>
<tr><th id="2667">2667</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_UPRCH_UPRCH_MASK" data-ref="_M/I40E_GLPRT_UPRCH_UPRCH_MASK">I40E_GLPRT_UPRCH_UPRCH_MASK</dfn>  I40E_MASK(0xFFFF, I40E_GLPRT_UPRCH_UPRCH_SHIFT)</u></td></tr>
<tr><th id="2668">2668</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_UPRCL" data-ref="_M/I40E_GLPRT_UPRCL">I40E_GLPRT_UPRCL</dfn>(_i)         (0x003005A0 + ((_i) * 8)) /* _i=0...3 */ /* Reset: CORER */</u></td></tr>
<tr><th id="2669">2669</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_UPRCL_MAX_INDEX" data-ref="_M/I40E_GLPRT_UPRCL_MAX_INDEX">I40E_GLPRT_UPRCL_MAX_INDEX</dfn>   3</u></td></tr>
<tr><th id="2670">2670</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_UPRCL_UPRCL_SHIFT" data-ref="_M/I40E_GLPRT_UPRCL_UPRCL_SHIFT">I40E_GLPRT_UPRCL_UPRCL_SHIFT</dfn> 0</u></td></tr>
<tr><th id="2671">2671</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_UPRCL_UPRCL_MASK" data-ref="_M/I40E_GLPRT_UPRCL_UPRCL_MASK">I40E_GLPRT_UPRCL_UPRCL_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_GLPRT_UPRCL_UPRCL_SHIFT)</u></td></tr>
<tr><th id="2672">2672</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_UPTCH" data-ref="_M/I40E_GLPRT_UPTCH">I40E_GLPRT_UPTCH</dfn>(_i)         (0x003009C4 + ((_i) * 8)) /* _i=0...3 */ /* Reset: CORER */</u></td></tr>
<tr><th id="2673">2673</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_UPTCH_MAX_INDEX" data-ref="_M/I40E_GLPRT_UPTCH_MAX_INDEX">I40E_GLPRT_UPTCH_MAX_INDEX</dfn>   3</u></td></tr>
<tr><th id="2674">2674</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_UPTCH_UPTCH_SHIFT" data-ref="_M/I40E_GLPRT_UPTCH_UPTCH_SHIFT">I40E_GLPRT_UPTCH_UPTCH_SHIFT</dfn> 0</u></td></tr>
<tr><th id="2675">2675</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_UPTCH_UPTCH_MASK" data-ref="_M/I40E_GLPRT_UPTCH_UPTCH_MASK">I40E_GLPRT_UPTCH_UPTCH_MASK</dfn>  I40E_MASK(0xFFFF, I40E_GLPRT_UPTCH_UPTCH_SHIFT)</u></td></tr>
<tr><th id="2676">2676</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_UPTCL" data-ref="_M/I40E_GLPRT_UPTCL">I40E_GLPRT_UPTCL</dfn>(_i)          (0x003009C0 + ((_i) * 8)) /* _i=0...3 */ /* Reset: CORER */</u></td></tr>
<tr><th id="2677">2677</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_UPTCL_MAX_INDEX" data-ref="_M/I40E_GLPRT_UPTCL_MAX_INDEX">I40E_GLPRT_UPTCL_MAX_INDEX</dfn>    3</u></td></tr>
<tr><th id="2678">2678</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_UPTCL_VUPTCH_SHIFT" data-ref="_M/I40E_GLPRT_UPTCL_VUPTCH_SHIFT">I40E_GLPRT_UPTCL_VUPTCH_SHIFT</dfn> 0</u></td></tr>
<tr><th id="2679">2679</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPRT_UPTCL_VUPTCH_MASK" data-ref="_M/I40E_GLPRT_UPTCL_VUPTCH_MASK">I40E_GLPRT_UPTCL_VUPTCH_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_GLPRT_UPTCL_VUPTCH_SHIFT)</u></td></tr>
<tr><th id="2680">2680</th><td><u>#define <dfn class="macro" id="_M/I40E_GLSW_BPRCH" data-ref="_M/I40E_GLSW_BPRCH">I40E_GLSW_BPRCH</dfn>(_i)         (0x00370104 + ((_i) * 8)) /* _i=0...15 */ /* Reset: CORER */</u></td></tr>
<tr><th id="2681">2681</th><td><u>#define <dfn class="macro" id="_M/I40E_GLSW_BPRCH_MAX_INDEX" data-ref="_M/I40E_GLSW_BPRCH_MAX_INDEX">I40E_GLSW_BPRCH_MAX_INDEX</dfn>   15</u></td></tr>
<tr><th id="2682">2682</th><td><u>#define <dfn class="macro" id="_M/I40E_GLSW_BPRCH_BPRCH_SHIFT" data-ref="_M/I40E_GLSW_BPRCH_BPRCH_SHIFT">I40E_GLSW_BPRCH_BPRCH_SHIFT</dfn> 0</u></td></tr>
<tr><th id="2683">2683</th><td><u>#define <dfn class="macro" id="_M/I40E_GLSW_BPRCH_BPRCH_MASK" data-ref="_M/I40E_GLSW_BPRCH_BPRCH_MASK">I40E_GLSW_BPRCH_BPRCH_MASK</dfn>  I40E_MASK(0xFFFF, I40E_GLSW_BPRCH_BPRCH_SHIFT)</u></td></tr>
<tr><th id="2684">2684</th><td><u>#define <dfn class="macro" id="_M/I40E_GLSW_BPRCL" data-ref="_M/I40E_GLSW_BPRCL">I40E_GLSW_BPRCL</dfn>(_i)         (0x00370100 + ((_i) * 8)) /* _i=0...15 */ /* Reset: CORER */</u></td></tr>
<tr><th id="2685">2685</th><td><u>#define <dfn class="macro" id="_M/I40E_GLSW_BPRCL_MAX_INDEX" data-ref="_M/I40E_GLSW_BPRCL_MAX_INDEX">I40E_GLSW_BPRCL_MAX_INDEX</dfn>   15</u></td></tr>
<tr><th id="2686">2686</th><td><u>#define <dfn class="macro" id="_M/I40E_GLSW_BPRCL_BPRCL_SHIFT" data-ref="_M/I40E_GLSW_BPRCL_BPRCL_SHIFT">I40E_GLSW_BPRCL_BPRCL_SHIFT</dfn> 0</u></td></tr>
<tr><th id="2687">2687</th><td><u>#define <dfn class="macro" id="_M/I40E_GLSW_BPRCL_BPRCL_MASK" data-ref="_M/I40E_GLSW_BPRCL_BPRCL_MASK">I40E_GLSW_BPRCL_BPRCL_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_GLSW_BPRCL_BPRCL_SHIFT)</u></td></tr>
<tr><th id="2688">2688</th><td><u>#define <dfn class="macro" id="_M/I40E_GLSW_BPTCH" data-ref="_M/I40E_GLSW_BPTCH">I40E_GLSW_BPTCH</dfn>(_i)         (0x00340104 + ((_i) * 8)) /* _i=0...15 */ /* Reset: CORER */</u></td></tr>
<tr><th id="2689">2689</th><td><u>#define <dfn class="macro" id="_M/I40E_GLSW_BPTCH_MAX_INDEX" data-ref="_M/I40E_GLSW_BPTCH_MAX_INDEX">I40E_GLSW_BPTCH_MAX_INDEX</dfn>   15</u></td></tr>
<tr><th id="2690">2690</th><td><u>#define <dfn class="macro" id="_M/I40E_GLSW_BPTCH_BPTCH_SHIFT" data-ref="_M/I40E_GLSW_BPTCH_BPTCH_SHIFT">I40E_GLSW_BPTCH_BPTCH_SHIFT</dfn> 0</u></td></tr>
<tr><th id="2691">2691</th><td><u>#define <dfn class="macro" id="_M/I40E_GLSW_BPTCH_BPTCH_MASK" data-ref="_M/I40E_GLSW_BPTCH_BPTCH_MASK">I40E_GLSW_BPTCH_BPTCH_MASK</dfn>  I40E_MASK(0xFFFF, I40E_GLSW_BPTCH_BPTCH_SHIFT)</u></td></tr>
<tr><th id="2692">2692</th><td><u>#define <dfn class="macro" id="_M/I40E_GLSW_BPTCL" data-ref="_M/I40E_GLSW_BPTCL">I40E_GLSW_BPTCL</dfn>(_i)         (0x00340100 + ((_i) * 8)) /* _i=0...15 */ /* Reset: CORER */</u></td></tr>
<tr><th id="2693">2693</th><td><u>#define <dfn class="macro" id="_M/I40E_GLSW_BPTCL_MAX_INDEX" data-ref="_M/I40E_GLSW_BPTCL_MAX_INDEX">I40E_GLSW_BPTCL_MAX_INDEX</dfn>   15</u></td></tr>
<tr><th id="2694">2694</th><td><u>#define <dfn class="macro" id="_M/I40E_GLSW_BPTCL_BPTCL_SHIFT" data-ref="_M/I40E_GLSW_BPTCL_BPTCL_SHIFT">I40E_GLSW_BPTCL_BPTCL_SHIFT</dfn> 0</u></td></tr>
<tr><th id="2695">2695</th><td><u>#define <dfn class="macro" id="_M/I40E_GLSW_BPTCL_BPTCL_MASK" data-ref="_M/I40E_GLSW_BPTCL_BPTCL_MASK">I40E_GLSW_BPTCL_BPTCL_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_GLSW_BPTCL_BPTCL_SHIFT)</u></td></tr>
<tr><th id="2696">2696</th><td><u>#define <dfn class="macro" id="_M/I40E_GLSW_GORCH" data-ref="_M/I40E_GLSW_GORCH">I40E_GLSW_GORCH</dfn>(_i)         (0x0035C004 + ((_i) * 8)) /* _i=0...15 */ /* Reset: CORER */</u></td></tr>
<tr><th id="2697">2697</th><td><u>#define <dfn class="macro" id="_M/I40E_GLSW_GORCH_MAX_INDEX" data-ref="_M/I40E_GLSW_GORCH_MAX_INDEX">I40E_GLSW_GORCH_MAX_INDEX</dfn>   15</u></td></tr>
<tr><th id="2698">2698</th><td><u>#define <dfn class="macro" id="_M/I40E_GLSW_GORCH_GORCH_SHIFT" data-ref="_M/I40E_GLSW_GORCH_GORCH_SHIFT">I40E_GLSW_GORCH_GORCH_SHIFT</dfn> 0</u></td></tr>
<tr><th id="2699">2699</th><td><u>#define <dfn class="macro" id="_M/I40E_GLSW_GORCH_GORCH_MASK" data-ref="_M/I40E_GLSW_GORCH_GORCH_MASK">I40E_GLSW_GORCH_GORCH_MASK</dfn>  I40E_MASK(0xFFFF, I40E_GLSW_GORCH_GORCH_SHIFT)</u></td></tr>
<tr><th id="2700">2700</th><td><u>#define <dfn class="macro" id="_M/I40E_GLSW_GORCL" data-ref="_M/I40E_GLSW_GORCL">I40E_GLSW_GORCL</dfn>(_i)         (0x0035c000 + ((_i) * 8)) /* _i=0...15 */ /* Reset: CORER */</u></td></tr>
<tr><th id="2701">2701</th><td><u>#define <dfn class="macro" id="_M/I40E_GLSW_GORCL_MAX_INDEX" data-ref="_M/I40E_GLSW_GORCL_MAX_INDEX">I40E_GLSW_GORCL_MAX_INDEX</dfn>   15</u></td></tr>
<tr><th id="2702">2702</th><td><u>#define <dfn class="macro" id="_M/I40E_GLSW_GORCL_GORCL_SHIFT" data-ref="_M/I40E_GLSW_GORCL_GORCL_SHIFT">I40E_GLSW_GORCL_GORCL_SHIFT</dfn> 0</u></td></tr>
<tr><th id="2703">2703</th><td><u>#define <dfn class="macro" id="_M/I40E_GLSW_GORCL_GORCL_MASK" data-ref="_M/I40E_GLSW_GORCL_GORCL_MASK">I40E_GLSW_GORCL_GORCL_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_GLSW_GORCL_GORCL_SHIFT)</u></td></tr>
<tr><th id="2704">2704</th><td><u>#define <dfn class="macro" id="_M/I40E_GLSW_GOTCH" data-ref="_M/I40E_GLSW_GOTCH">I40E_GLSW_GOTCH</dfn>(_i)         (0x0032C004 + ((_i) * 8)) /* _i=0...15 */ /* Reset: CORER */</u></td></tr>
<tr><th id="2705">2705</th><td><u>#define <dfn class="macro" id="_M/I40E_GLSW_GOTCH_MAX_INDEX" data-ref="_M/I40E_GLSW_GOTCH_MAX_INDEX">I40E_GLSW_GOTCH_MAX_INDEX</dfn>   15</u></td></tr>
<tr><th id="2706">2706</th><td><u>#define <dfn class="macro" id="_M/I40E_GLSW_GOTCH_GOTCH_SHIFT" data-ref="_M/I40E_GLSW_GOTCH_GOTCH_SHIFT">I40E_GLSW_GOTCH_GOTCH_SHIFT</dfn> 0</u></td></tr>
<tr><th id="2707">2707</th><td><u>#define <dfn class="macro" id="_M/I40E_GLSW_GOTCH_GOTCH_MASK" data-ref="_M/I40E_GLSW_GOTCH_GOTCH_MASK">I40E_GLSW_GOTCH_GOTCH_MASK</dfn>  I40E_MASK(0xFFFF, I40E_GLSW_GOTCH_GOTCH_SHIFT)</u></td></tr>
<tr><th id="2708">2708</th><td><u>#define <dfn class="macro" id="_M/I40E_GLSW_GOTCL" data-ref="_M/I40E_GLSW_GOTCL">I40E_GLSW_GOTCL</dfn>(_i)         (0x0032c000 + ((_i) * 8)) /* _i=0...15 */ /* Reset: CORER */</u></td></tr>
<tr><th id="2709">2709</th><td><u>#define <dfn class="macro" id="_M/I40E_GLSW_GOTCL_MAX_INDEX" data-ref="_M/I40E_GLSW_GOTCL_MAX_INDEX">I40E_GLSW_GOTCL_MAX_INDEX</dfn>   15</u></td></tr>
<tr><th id="2710">2710</th><td><u>#define <dfn class="macro" id="_M/I40E_GLSW_GOTCL_GOTCL_SHIFT" data-ref="_M/I40E_GLSW_GOTCL_GOTCL_SHIFT">I40E_GLSW_GOTCL_GOTCL_SHIFT</dfn> 0</u></td></tr>
<tr><th id="2711">2711</th><td><u>#define <dfn class="macro" id="_M/I40E_GLSW_GOTCL_GOTCL_MASK" data-ref="_M/I40E_GLSW_GOTCL_GOTCL_MASK">I40E_GLSW_GOTCL_GOTCL_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_GLSW_GOTCL_GOTCL_SHIFT)</u></td></tr>
<tr><th id="2712">2712</th><td><u>#define <dfn class="macro" id="_M/I40E_GLSW_MPRCH" data-ref="_M/I40E_GLSW_MPRCH">I40E_GLSW_MPRCH</dfn>(_i)         (0x00370084 + ((_i) * 8)) /* _i=0...15 */ /* Reset: CORER */</u></td></tr>
<tr><th id="2713">2713</th><td><u>#define <dfn class="macro" id="_M/I40E_GLSW_MPRCH_MAX_INDEX" data-ref="_M/I40E_GLSW_MPRCH_MAX_INDEX">I40E_GLSW_MPRCH_MAX_INDEX</dfn>   15</u></td></tr>
<tr><th id="2714">2714</th><td><u>#define <dfn class="macro" id="_M/I40E_GLSW_MPRCH_MPRCH_SHIFT" data-ref="_M/I40E_GLSW_MPRCH_MPRCH_SHIFT">I40E_GLSW_MPRCH_MPRCH_SHIFT</dfn> 0</u></td></tr>
<tr><th id="2715">2715</th><td><u>#define <dfn class="macro" id="_M/I40E_GLSW_MPRCH_MPRCH_MASK" data-ref="_M/I40E_GLSW_MPRCH_MPRCH_MASK">I40E_GLSW_MPRCH_MPRCH_MASK</dfn>  I40E_MASK(0xFFFF, I40E_GLSW_MPRCH_MPRCH_SHIFT)</u></td></tr>
<tr><th id="2716">2716</th><td><u>#define <dfn class="macro" id="_M/I40E_GLSW_MPRCL" data-ref="_M/I40E_GLSW_MPRCL">I40E_GLSW_MPRCL</dfn>(_i)         (0x00370080 + ((_i) * 8)) /* _i=0...15 */ /* Reset: CORER */</u></td></tr>
<tr><th id="2717">2717</th><td><u>#define <dfn class="macro" id="_M/I40E_GLSW_MPRCL_MAX_INDEX" data-ref="_M/I40E_GLSW_MPRCL_MAX_INDEX">I40E_GLSW_MPRCL_MAX_INDEX</dfn>   15</u></td></tr>
<tr><th id="2718">2718</th><td><u>#define <dfn class="macro" id="_M/I40E_GLSW_MPRCL_MPRCL_SHIFT" data-ref="_M/I40E_GLSW_MPRCL_MPRCL_SHIFT">I40E_GLSW_MPRCL_MPRCL_SHIFT</dfn> 0</u></td></tr>
<tr><th id="2719">2719</th><td><u>#define <dfn class="macro" id="_M/I40E_GLSW_MPRCL_MPRCL_MASK" data-ref="_M/I40E_GLSW_MPRCL_MPRCL_MASK">I40E_GLSW_MPRCL_MPRCL_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_GLSW_MPRCL_MPRCL_SHIFT)</u></td></tr>
<tr><th id="2720">2720</th><td><u>#define <dfn class="macro" id="_M/I40E_GLSW_MPTCH" data-ref="_M/I40E_GLSW_MPTCH">I40E_GLSW_MPTCH</dfn>(_i)         (0x00340084 + ((_i) * 8)) /* _i=0...15 */ /* Reset: CORER */</u></td></tr>
<tr><th id="2721">2721</th><td><u>#define <dfn class="macro" id="_M/I40E_GLSW_MPTCH_MAX_INDEX" data-ref="_M/I40E_GLSW_MPTCH_MAX_INDEX">I40E_GLSW_MPTCH_MAX_INDEX</dfn>   15</u></td></tr>
<tr><th id="2722">2722</th><td><u>#define <dfn class="macro" id="_M/I40E_GLSW_MPTCH_MPTCH_SHIFT" data-ref="_M/I40E_GLSW_MPTCH_MPTCH_SHIFT">I40E_GLSW_MPTCH_MPTCH_SHIFT</dfn> 0</u></td></tr>
<tr><th id="2723">2723</th><td><u>#define <dfn class="macro" id="_M/I40E_GLSW_MPTCH_MPTCH_MASK" data-ref="_M/I40E_GLSW_MPTCH_MPTCH_MASK">I40E_GLSW_MPTCH_MPTCH_MASK</dfn>  I40E_MASK(0xFFFF, I40E_GLSW_MPTCH_MPTCH_SHIFT)</u></td></tr>
<tr><th id="2724">2724</th><td><u>#define <dfn class="macro" id="_M/I40E_GLSW_MPTCL" data-ref="_M/I40E_GLSW_MPTCL">I40E_GLSW_MPTCL</dfn>(_i)         (0x00340080 + ((_i) * 8)) /* _i=0...15 */ /* Reset: CORER */</u></td></tr>
<tr><th id="2725">2725</th><td><u>#define <dfn class="macro" id="_M/I40E_GLSW_MPTCL_MAX_INDEX" data-ref="_M/I40E_GLSW_MPTCL_MAX_INDEX">I40E_GLSW_MPTCL_MAX_INDEX</dfn>   15</u></td></tr>
<tr><th id="2726">2726</th><td><u>#define <dfn class="macro" id="_M/I40E_GLSW_MPTCL_MPTCL_SHIFT" data-ref="_M/I40E_GLSW_MPTCL_MPTCL_SHIFT">I40E_GLSW_MPTCL_MPTCL_SHIFT</dfn> 0</u></td></tr>
<tr><th id="2727">2727</th><td><u>#define <dfn class="macro" id="_M/I40E_GLSW_MPTCL_MPTCL_MASK" data-ref="_M/I40E_GLSW_MPTCL_MPTCL_MASK">I40E_GLSW_MPTCL_MPTCL_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_GLSW_MPTCL_MPTCL_SHIFT)</u></td></tr>
<tr><th id="2728">2728</th><td><u>#define <dfn class="macro" id="_M/I40E_GLSW_RUPP" data-ref="_M/I40E_GLSW_RUPP">I40E_GLSW_RUPP</dfn>(_i)        (0x00370180 + ((_i) * 8)) /* _i=0...15 */ /* Reset: CORER */</u></td></tr>
<tr><th id="2729">2729</th><td><u>#define <dfn class="macro" id="_M/I40E_GLSW_RUPP_MAX_INDEX" data-ref="_M/I40E_GLSW_RUPP_MAX_INDEX">I40E_GLSW_RUPP_MAX_INDEX</dfn>  15</u></td></tr>
<tr><th id="2730">2730</th><td><u>#define <dfn class="macro" id="_M/I40E_GLSW_RUPP_RUPP_SHIFT" data-ref="_M/I40E_GLSW_RUPP_RUPP_SHIFT">I40E_GLSW_RUPP_RUPP_SHIFT</dfn> 0</u></td></tr>
<tr><th id="2731">2731</th><td><u>#define <dfn class="macro" id="_M/I40E_GLSW_RUPP_RUPP_MASK" data-ref="_M/I40E_GLSW_RUPP_RUPP_MASK">I40E_GLSW_RUPP_RUPP_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_GLSW_RUPP_RUPP_SHIFT)</u></td></tr>
<tr><th id="2732">2732</th><td><u>#define <dfn class="macro" id="_M/I40E_GLSW_TDPC" data-ref="_M/I40E_GLSW_TDPC">I40E_GLSW_TDPC</dfn>(_i)        (0x00348000 + ((_i) * 8)) /* _i=0...15 */ /* Reset: CORER */</u></td></tr>
<tr><th id="2733">2733</th><td><u>#define <dfn class="macro" id="_M/I40E_GLSW_TDPC_MAX_INDEX" data-ref="_M/I40E_GLSW_TDPC_MAX_INDEX">I40E_GLSW_TDPC_MAX_INDEX</dfn>  15</u></td></tr>
<tr><th id="2734">2734</th><td><u>#define <dfn class="macro" id="_M/I40E_GLSW_TDPC_TDPC_SHIFT" data-ref="_M/I40E_GLSW_TDPC_TDPC_SHIFT">I40E_GLSW_TDPC_TDPC_SHIFT</dfn> 0</u></td></tr>
<tr><th id="2735">2735</th><td><u>#define <dfn class="macro" id="_M/I40E_GLSW_TDPC_TDPC_MASK" data-ref="_M/I40E_GLSW_TDPC_TDPC_MASK">I40E_GLSW_TDPC_TDPC_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_GLSW_TDPC_TDPC_SHIFT)</u></td></tr>
<tr><th id="2736">2736</th><td><u>#define <dfn class="macro" id="_M/I40E_GLSW_UPRCH" data-ref="_M/I40E_GLSW_UPRCH">I40E_GLSW_UPRCH</dfn>(_i)         (0x00370004 + ((_i) * 8)) /* _i=0...15 */ /* Reset: CORER */</u></td></tr>
<tr><th id="2737">2737</th><td><u>#define <dfn class="macro" id="_M/I40E_GLSW_UPRCH_MAX_INDEX" data-ref="_M/I40E_GLSW_UPRCH_MAX_INDEX">I40E_GLSW_UPRCH_MAX_INDEX</dfn>   15</u></td></tr>
<tr><th id="2738">2738</th><td><u>#define <dfn class="macro" id="_M/I40E_GLSW_UPRCH_UPRCH_SHIFT" data-ref="_M/I40E_GLSW_UPRCH_UPRCH_SHIFT">I40E_GLSW_UPRCH_UPRCH_SHIFT</dfn> 0</u></td></tr>
<tr><th id="2739">2739</th><td><u>#define <dfn class="macro" id="_M/I40E_GLSW_UPRCH_UPRCH_MASK" data-ref="_M/I40E_GLSW_UPRCH_UPRCH_MASK">I40E_GLSW_UPRCH_UPRCH_MASK</dfn>  I40E_MASK(0xFFFF, I40E_GLSW_UPRCH_UPRCH_SHIFT)</u></td></tr>
<tr><th id="2740">2740</th><td><u>#define <dfn class="macro" id="_M/I40E_GLSW_UPRCL" data-ref="_M/I40E_GLSW_UPRCL">I40E_GLSW_UPRCL</dfn>(_i)         (0x00370000 + ((_i) * 8)) /* _i=0...15 */ /* Reset: CORER */</u></td></tr>
<tr><th id="2741">2741</th><td><u>#define <dfn class="macro" id="_M/I40E_GLSW_UPRCL_MAX_INDEX" data-ref="_M/I40E_GLSW_UPRCL_MAX_INDEX">I40E_GLSW_UPRCL_MAX_INDEX</dfn>   15</u></td></tr>
<tr><th id="2742">2742</th><td><u>#define <dfn class="macro" id="_M/I40E_GLSW_UPRCL_UPRCL_SHIFT" data-ref="_M/I40E_GLSW_UPRCL_UPRCL_SHIFT">I40E_GLSW_UPRCL_UPRCL_SHIFT</dfn> 0</u></td></tr>
<tr><th id="2743">2743</th><td><u>#define <dfn class="macro" id="_M/I40E_GLSW_UPRCL_UPRCL_MASK" data-ref="_M/I40E_GLSW_UPRCL_UPRCL_MASK">I40E_GLSW_UPRCL_UPRCL_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_GLSW_UPRCL_UPRCL_SHIFT)</u></td></tr>
<tr><th id="2744">2744</th><td><u>#define <dfn class="macro" id="_M/I40E_GLSW_UPTCH" data-ref="_M/I40E_GLSW_UPTCH">I40E_GLSW_UPTCH</dfn>(_i)         (0x00340004 + ((_i) * 8)) /* _i=0...15 */ /* Reset: CORER */</u></td></tr>
<tr><th id="2745">2745</th><td><u>#define <dfn class="macro" id="_M/I40E_GLSW_UPTCH_MAX_INDEX" data-ref="_M/I40E_GLSW_UPTCH_MAX_INDEX">I40E_GLSW_UPTCH_MAX_INDEX</dfn>   15</u></td></tr>
<tr><th id="2746">2746</th><td><u>#define <dfn class="macro" id="_M/I40E_GLSW_UPTCH_UPTCH_SHIFT" data-ref="_M/I40E_GLSW_UPTCH_UPTCH_SHIFT">I40E_GLSW_UPTCH_UPTCH_SHIFT</dfn> 0</u></td></tr>
<tr><th id="2747">2747</th><td><u>#define <dfn class="macro" id="_M/I40E_GLSW_UPTCH_UPTCH_MASK" data-ref="_M/I40E_GLSW_UPTCH_UPTCH_MASK">I40E_GLSW_UPTCH_UPTCH_MASK</dfn>  I40E_MASK(0xFFFF, I40E_GLSW_UPTCH_UPTCH_SHIFT)</u></td></tr>
<tr><th id="2748">2748</th><td><u>#define <dfn class="macro" id="_M/I40E_GLSW_UPTCL" data-ref="_M/I40E_GLSW_UPTCL">I40E_GLSW_UPTCL</dfn>(_i)         (0x00340000 + ((_i) * 8)) /* _i=0...15 */ /* Reset: CORER */</u></td></tr>
<tr><th id="2749">2749</th><td><u>#define <dfn class="macro" id="_M/I40E_GLSW_UPTCL_MAX_INDEX" data-ref="_M/I40E_GLSW_UPTCL_MAX_INDEX">I40E_GLSW_UPTCL_MAX_INDEX</dfn>   15</u></td></tr>
<tr><th id="2750">2750</th><td><u>#define <dfn class="macro" id="_M/I40E_GLSW_UPTCL_UPTCL_SHIFT" data-ref="_M/I40E_GLSW_UPTCL_UPTCL_SHIFT">I40E_GLSW_UPTCL_UPTCL_SHIFT</dfn> 0</u></td></tr>
<tr><th id="2751">2751</th><td><u>#define <dfn class="macro" id="_M/I40E_GLSW_UPTCL_UPTCL_MASK" data-ref="_M/I40E_GLSW_UPTCL_UPTCL_MASK">I40E_GLSW_UPTCL_UPTCL_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_GLSW_UPTCL_UPTCL_SHIFT)</u></td></tr>
<tr><th id="2752">2752</th><td><u>#define <dfn class="macro" id="_M/I40E_GLV_BPRCH" data-ref="_M/I40E_GLV_BPRCH">I40E_GLV_BPRCH</dfn>(_i)         (0x0036D804 + ((_i) * 8)) /* _i=0...383 */ /* Reset: CORER */</u></td></tr>
<tr><th id="2753">2753</th><td><u>#define <dfn class="macro" id="_M/I40E_GLV_BPRCH_MAX_INDEX" data-ref="_M/I40E_GLV_BPRCH_MAX_INDEX">I40E_GLV_BPRCH_MAX_INDEX</dfn>   383</u></td></tr>
<tr><th id="2754">2754</th><td><u>#define <dfn class="macro" id="_M/I40E_GLV_BPRCH_BPRCH_SHIFT" data-ref="_M/I40E_GLV_BPRCH_BPRCH_SHIFT">I40E_GLV_BPRCH_BPRCH_SHIFT</dfn> 0</u></td></tr>
<tr><th id="2755">2755</th><td><u>#define <dfn class="macro" id="_M/I40E_GLV_BPRCH_BPRCH_MASK" data-ref="_M/I40E_GLV_BPRCH_BPRCH_MASK">I40E_GLV_BPRCH_BPRCH_MASK</dfn>  I40E_MASK(0xFFFF, I40E_GLV_BPRCH_BPRCH_SHIFT)</u></td></tr>
<tr><th id="2756">2756</th><td><u>#define <dfn class="macro" id="_M/I40E_GLV_BPRCL" data-ref="_M/I40E_GLV_BPRCL">I40E_GLV_BPRCL</dfn>(_i)         (0x0036d800 + ((_i) * 8)) /* _i=0...383 */ /* Reset: CORER */</u></td></tr>
<tr><th id="2757">2757</th><td><u>#define <dfn class="macro" id="_M/I40E_GLV_BPRCL_MAX_INDEX" data-ref="_M/I40E_GLV_BPRCL_MAX_INDEX">I40E_GLV_BPRCL_MAX_INDEX</dfn>   383</u></td></tr>
<tr><th id="2758">2758</th><td><u>#define <dfn class="macro" id="_M/I40E_GLV_BPRCL_BPRCL_SHIFT" data-ref="_M/I40E_GLV_BPRCL_BPRCL_SHIFT">I40E_GLV_BPRCL_BPRCL_SHIFT</dfn> 0</u></td></tr>
<tr><th id="2759">2759</th><td><u>#define <dfn class="macro" id="_M/I40E_GLV_BPRCL_BPRCL_MASK" data-ref="_M/I40E_GLV_BPRCL_BPRCL_MASK">I40E_GLV_BPRCL_BPRCL_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_GLV_BPRCL_BPRCL_SHIFT)</u></td></tr>
<tr><th id="2760">2760</th><td><u>#define <dfn class="macro" id="_M/I40E_GLV_BPTCH" data-ref="_M/I40E_GLV_BPTCH">I40E_GLV_BPTCH</dfn>(_i)         (0x0033D804 + ((_i) * 8)) /* _i=0...383 */ /* Reset: CORER */</u></td></tr>
<tr><th id="2761">2761</th><td><u>#define <dfn class="macro" id="_M/I40E_GLV_BPTCH_MAX_INDEX" data-ref="_M/I40E_GLV_BPTCH_MAX_INDEX">I40E_GLV_BPTCH_MAX_INDEX</dfn>   383</u></td></tr>
<tr><th id="2762">2762</th><td><u>#define <dfn class="macro" id="_M/I40E_GLV_BPTCH_BPTCH_SHIFT" data-ref="_M/I40E_GLV_BPTCH_BPTCH_SHIFT">I40E_GLV_BPTCH_BPTCH_SHIFT</dfn> 0</u></td></tr>
<tr><th id="2763">2763</th><td><u>#define <dfn class="macro" id="_M/I40E_GLV_BPTCH_BPTCH_MASK" data-ref="_M/I40E_GLV_BPTCH_BPTCH_MASK">I40E_GLV_BPTCH_BPTCH_MASK</dfn>  I40E_MASK(0xFFFF, I40E_GLV_BPTCH_BPTCH_SHIFT)</u></td></tr>
<tr><th id="2764">2764</th><td><u>#define <dfn class="macro" id="_M/I40E_GLV_BPTCL" data-ref="_M/I40E_GLV_BPTCL">I40E_GLV_BPTCL</dfn>(_i)         (0x0033d800 + ((_i) * 8)) /* _i=0...383 */ /* Reset: CORER */</u></td></tr>
<tr><th id="2765">2765</th><td><u>#define <dfn class="macro" id="_M/I40E_GLV_BPTCL_MAX_INDEX" data-ref="_M/I40E_GLV_BPTCL_MAX_INDEX">I40E_GLV_BPTCL_MAX_INDEX</dfn>   383</u></td></tr>
<tr><th id="2766">2766</th><td><u>#define <dfn class="macro" id="_M/I40E_GLV_BPTCL_BPTCL_SHIFT" data-ref="_M/I40E_GLV_BPTCL_BPTCL_SHIFT">I40E_GLV_BPTCL_BPTCL_SHIFT</dfn> 0</u></td></tr>
<tr><th id="2767">2767</th><td><u>#define <dfn class="macro" id="_M/I40E_GLV_BPTCL_BPTCL_MASK" data-ref="_M/I40E_GLV_BPTCL_BPTCL_MASK">I40E_GLV_BPTCL_BPTCL_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_GLV_BPTCL_BPTCL_SHIFT)</u></td></tr>
<tr><th id="2768">2768</th><td><u>#define <dfn class="macro" id="_M/I40E_GLV_GORCH" data-ref="_M/I40E_GLV_GORCH">I40E_GLV_GORCH</dfn>(_i)         (0x00358004 + ((_i) * 8)) /* _i=0...383 */ /* Reset: CORER */</u></td></tr>
<tr><th id="2769">2769</th><td><u>#define <dfn class="macro" id="_M/I40E_GLV_GORCH_MAX_INDEX" data-ref="_M/I40E_GLV_GORCH_MAX_INDEX">I40E_GLV_GORCH_MAX_INDEX</dfn>   383</u></td></tr>
<tr><th id="2770">2770</th><td><u>#define <dfn class="macro" id="_M/I40E_GLV_GORCH_GORCH_SHIFT" data-ref="_M/I40E_GLV_GORCH_GORCH_SHIFT">I40E_GLV_GORCH_GORCH_SHIFT</dfn> 0</u></td></tr>
<tr><th id="2771">2771</th><td><u>#define <dfn class="macro" id="_M/I40E_GLV_GORCH_GORCH_MASK" data-ref="_M/I40E_GLV_GORCH_GORCH_MASK">I40E_GLV_GORCH_GORCH_MASK</dfn>  I40E_MASK(0xFFFF, I40E_GLV_GORCH_GORCH_SHIFT)</u></td></tr>
<tr><th id="2772">2772</th><td><u>#define <dfn class="macro" id="_M/I40E_GLV_GORCL" data-ref="_M/I40E_GLV_GORCL">I40E_GLV_GORCL</dfn>(_i)         (0x00358000 + ((_i) * 8)) /* _i=0...383 */ /* Reset: CORER */</u></td></tr>
<tr><th id="2773">2773</th><td><u>#define <dfn class="macro" id="_M/I40E_GLV_GORCL_MAX_INDEX" data-ref="_M/I40E_GLV_GORCL_MAX_INDEX">I40E_GLV_GORCL_MAX_INDEX</dfn>   383</u></td></tr>
<tr><th id="2774">2774</th><td><u>#define <dfn class="macro" id="_M/I40E_GLV_GORCL_GORCL_SHIFT" data-ref="_M/I40E_GLV_GORCL_GORCL_SHIFT">I40E_GLV_GORCL_GORCL_SHIFT</dfn> 0</u></td></tr>
<tr><th id="2775">2775</th><td><u>#define <dfn class="macro" id="_M/I40E_GLV_GORCL_GORCL_MASK" data-ref="_M/I40E_GLV_GORCL_GORCL_MASK">I40E_GLV_GORCL_GORCL_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_GLV_GORCL_GORCL_SHIFT)</u></td></tr>
<tr><th id="2776">2776</th><td><u>#define <dfn class="macro" id="_M/I40E_GLV_GOTCH" data-ref="_M/I40E_GLV_GOTCH">I40E_GLV_GOTCH</dfn>(_i)         (0x00328004 + ((_i) * 8)) /* _i=0...383 */ /* Reset: CORER */</u></td></tr>
<tr><th id="2777">2777</th><td><u>#define <dfn class="macro" id="_M/I40E_GLV_GOTCH_MAX_INDEX" data-ref="_M/I40E_GLV_GOTCH_MAX_INDEX">I40E_GLV_GOTCH_MAX_INDEX</dfn>   383</u></td></tr>
<tr><th id="2778">2778</th><td><u>#define <dfn class="macro" id="_M/I40E_GLV_GOTCH_GOTCH_SHIFT" data-ref="_M/I40E_GLV_GOTCH_GOTCH_SHIFT">I40E_GLV_GOTCH_GOTCH_SHIFT</dfn> 0</u></td></tr>
<tr><th id="2779">2779</th><td><u>#define <dfn class="macro" id="_M/I40E_GLV_GOTCH_GOTCH_MASK" data-ref="_M/I40E_GLV_GOTCH_GOTCH_MASK">I40E_GLV_GOTCH_GOTCH_MASK</dfn>  I40E_MASK(0xFFFF, I40E_GLV_GOTCH_GOTCH_SHIFT)</u></td></tr>
<tr><th id="2780">2780</th><td><u>#define <dfn class="macro" id="_M/I40E_GLV_GOTCL" data-ref="_M/I40E_GLV_GOTCL">I40E_GLV_GOTCL</dfn>(_i)         (0x00328000 + ((_i) * 8)) /* _i=0...383 */ /* Reset: CORER */</u></td></tr>
<tr><th id="2781">2781</th><td><u>#define <dfn class="macro" id="_M/I40E_GLV_GOTCL_MAX_INDEX" data-ref="_M/I40E_GLV_GOTCL_MAX_INDEX">I40E_GLV_GOTCL_MAX_INDEX</dfn>   383</u></td></tr>
<tr><th id="2782">2782</th><td><u>#define <dfn class="macro" id="_M/I40E_GLV_GOTCL_GOTCL_SHIFT" data-ref="_M/I40E_GLV_GOTCL_GOTCL_SHIFT">I40E_GLV_GOTCL_GOTCL_SHIFT</dfn> 0</u></td></tr>
<tr><th id="2783">2783</th><td><u>#define <dfn class="macro" id="_M/I40E_GLV_GOTCL_GOTCL_MASK" data-ref="_M/I40E_GLV_GOTCL_GOTCL_MASK">I40E_GLV_GOTCL_GOTCL_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_GLV_GOTCL_GOTCL_SHIFT)</u></td></tr>
<tr><th id="2784">2784</th><td><u>#define <dfn class="macro" id="_M/I40E_GLV_MPRCH" data-ref="_M/I40E_GLV_MPRCH">I40E_GLV_MPRCH</dfn>(_i)         (0x0036CC04 + ((_i) * 8)) /* _i=0...383 */ /* Reset: CORER */</u></td></tr>
<tr><th id="2785">2785</th><td><u>#define <dfn class="macro" id="_M/I40E_GLV_MPRCH_MAX_INDEX" data-ref="_M/I40E_GLV_MPRCH_MAX_INDEX">I40E_GLV_MPRCH_MAX_INDEX</dfn>   383</u></td></tr>
<tr><th id="2786">2786</th><td><u>#define <dfn class="macro" id="_M/I40E_GLV_MPRCH_MPRCH_SHIFT" data-ref="_M/I40E_GLV_MPRCH_MPRCH_SHIFT">I40E_GLV_MPRCH_MPRCH_SHIFT</dfn> 0</u></td></tr>
<tr><th id="2787">2787</th><td><u>#define <dfn class="macro" id="_M/I40E_GLV_MPRCH_MPRCH_MASK" data-ref="_M/I40E_GLV_MPRCH_MPRCH_MASK">I40E_GLV_MPRCH_MPRCH_MASK</dfn>  I40E_MASK(0xFFFF, I40E_GLV_MPRCH_MPRCH_SHIFT)</u></td></tr>
<tr><th id="2788">2788</th><td><u>#define <dfn class="macro" id="_M/I40E_GLV_MPRCL" data-ref="_M/I40E_GLV_MPRCL">I40E_GLV_MPRCL</dfn>(_i)         (0x0036cc00 + ((_i) * 8)) /* _i=0...383 */ /* Reset: CORER */</u></td></tr>
<tr><th id="2789">2789</th><td><u>#define <dfn class="macro" id="_M/I40E_GLV_MPRCL_MAX_INDEX" data-ref="_M/I40E_GLV_MPRCL_MAX_INDEX">I40E_GLV_MPRCL_MAX_INDEX</dfn>   383</u></td></tr>
<tr><th id="2790">2790</th><td><u>#define <dfn class="macro" id="_M/I40E_GLV_MPRCL_MPRCL_SHIFT" data-ref="_M/I40E_GLV_MPRCL_MPRCL_SHIFT">I40E_GLV_MPRCL_MPRCL_SHIFT</dfn> 0</u></td></tr>
<tr><th id="2791">2791</th><td><u>#define <dfn class="macro" id="_M/I40E_GLV_MPRCL_MPRCL_MASK" data-ref="_M/I40E_GLV_MPRCL_MPRCL_MASK">I40E_GLV_MPRCL_MPRCL_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_GLV_MPRCL_MPRCL_SHIFT)</u></td></tr>
<tr><th id="2792">2792</th><td><u>#define <dfn class="macro" id="_M/I40E_GLV_MPTCH" data-ref="_M/I40E_GLV_MPTCH">I40E_GLV_MPTCH</dfn>(_i)         (0x0033CC04 + ((_i) * 8)) /* _i=0...383 */ /* Reset: CORER */</u></td></tr>
<tr><th id="2793">2793</th><td><u>#define <dfn class="macro" id="_M/I40E_GLV_MPTCH_MAX_INDEX" data-ref="_M/I40E_GLV_MPTCH_MAX_INDEX">I40E_GLV_MPTCH_MAX_INDEX</dfn>   383</u></td></tr>
<tr><th id="2794">2794</th><td><u>#define <dfn class="macro" id="_M/I40E_GLV_MPTCH_MPTCH_SHIFT" data-ref="_M/I40E_GLV_MPTCH_MPTCH_SHIFT">I40E_GLV_MPTCH_MPTCH_SHIFT</dfn> 0</u></td></tr>
<tr><th id="2795">2795</th><td><u>#define <dfn class="macro" id="_M/I40E_GLV_MPTCH_MPTCH_MASK" data-ref="_M/I40E_GLV_MPTCH_MPTCH_MASK">I40E_GLV_MPTCH_MPTCH_MASK</dfn>  I40E_MASK(0xFFFF, I40E_GLV_MPTCH_MPTCH_SHIFT)</u></td></tr>
<tr><th id="2796">2796</th><td><u>#define <dfn class="macro" id="_M/I40E_GLV_MPTCL" data-ref="_M/I40E_GLV_MPTCL">I40E_GLV_MPTCL</dfn>(_i)         (0x0033cc00 + ((_i) * 8)) /* _i=0...383 */ /* Reset: CORER */</u></td></tr>
<tr><th id="2797">2797</th><td><u>#define <dfn class="macro" id="_M/I40E_GLV_MPTCL_MAX_INDEX" data-ref="_M/I40E_GLV_MPTCL_MAX_INDEX">I40E_GLV_MPTCL_MAX_INDEX</dfn>   383</u></td></tr>
<tr><th id="2798">2798</th><td><u>#define <dfn class="macro" id="_M/I40E_GLV_MPTCL_MPTCL_SHIFT" data-ref="_M/I40E_GLV_MPTCL_MPTCL_SHIFT">I40E_GLV_MPTCL_MPTCL_SHIFT</dfn> 0</u></td></tr>
<tr><th id="2799">2799</th><td><u>#define <dfn class="macro" id="_M/I40E_GLV_MPTCL_MPTCL_MASK" data-ref="_M/I40E_GLV_MPTCL_MPTCL_MASK">I40E_GLV_MPTCL_MPTCL_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_GLV_MPTCL_MPTCL_SHIFT)</u></td></tr>
<tr><th id="2800">2800</th><td><u>#define <dfn class="macro" id="_M/I40E_GLV_RDPC" data-ref="_M/I40E_GLV_RDPC">I40E_GLV_RDPC</dfn>(_i)        (0x00310000 + ((_i) * 8)) /* _i=0...383 */ /* Reset: CORER */</u></td></tr>
<tr><th id="2801">2801</th><td><u>#define <dfn class="macro" id="_M/I40E_GLV_RDPC_MAX_INDEX" data-ref="_M/I40E_GLV_RDPC_MAX_INDEX">I40E_GLV_RDPC_MAX_INDEX</dfn>  383</u></td></tr>
<tr><th id="2802">2802</th><td><u>#define <dfn class="macro" id="_M/I40E_GLV_RDPC_RDPC_SHIFT" data-ref="_M/I40E_GLV_RDPC_RDPC_SHIFT">I40E_GLV_RDPC_RDPC_SHIFT</dfn> 0</u></td></tr>
<tr><th id="2803">2803</th><td><u>#define <dfn class="macro" id="_M/I40E_GLV_RDPC_RDPC_MASK" data-ref="_M/I40E_GLV_RDPC_RDPC_MASK">I40E_GLV_RDPC_RDPC_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_GLV_RDPC_RDPC_SHIFT)</u></td></tr>
<tr><th id="2804">2804</th><td><u>#define <dfn class="macro" id="_M/I40E_GLV_RUPP" data-ref="_M/I40E_GLV_RUPP">I40E_GLV_RUPP</dfn>(_i)        (0x0036E400 + ((_i) * 8)) /* _i=0...383 */ /* Reset: CORER */</u></td></tr>
<tr><th id="2805">2805</th><td><u>#define <dfn class="macro" id="_M/I40E_GLV_RUPP_MAX_INDEX" data-ref="_M/I40E_GLV_RUPP_MAX_INDEX">I40E_GLV_RUPP_MAX_INDEX</dfn>  383</u></td></tr>
<tr><th id="2806">2806</th><td><u>#define <dfn class="macro" id="_M/I40E_GLV_RUPP_RUPP_SHIFT" data-ref="_M/I40E_GLV_RUPP_RUPP_SHIFT">I40E_GLV_RUPP_RUPP_SHIFT</dfn> 0</u></td></tr>
<tr><th id="2807">2807</th><td><u>#define <dfn class="macro" id="_M/I40E_GLV_RUPP_RUPP_MASK" data-ref="_M/I40E_GLV_RUPP_RUPP_MASK">I40E_GLV_RUPP_RUPP_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_GLV_RUPP_RUPP_SHIFT)</u></td></tr>
<tr><th id="2808">2808</th><td><u>#define <dfn class="macro" id="_M/I40E_GLV_TEPC" data-ref="_M/I40E_GLV_TEPC">I40E_GLV_TEPC</dfn>(_i)        (0x00344000 + ((_i) * 8)) /* _i=0...383 */ /* Reset: CORER */</u></td></tr>
<tr><th id="2809">2809</th><td><u>#define <dfn class="macro" id="_M/I40E_GLV_TEPC_MAX_INDEX" data-ref="_M/I40E_GLV_TEPC_MAX_INDEX">I40E_GLV_TEPC_MAX_INDEX</dfn>  383</u></td></tr>
<tr><th id="2810">2810</th><td><u>#define <dfn class="macro" id="_M/I40E_GLV_TEPC_TEPC_SHIFT" data-ref="_M/I40E_GLV_TEPC_TEPC_SHIFT">I40E_GLV_TEPC_TEPC_SHIFT</dfn> 0</u></td></tr>
<tr><th id="2811">2811</th><td><u>#define <dfn class="macro" id="_M/I40E_GLV_TEPC_TEPC_MASK" data-ref="_M/I40E_GLV_TEPC_TEPC_MASK">I40E_GLV_TEPC_TEPC_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_GLV_TEPC_TEPC_SHIFT)</u></td></tr>
<tr><th id="2812">2812</th><td><u>#define <dfn class="macro" id="_M/I40E_GLV_UPRCH" data-ref="_M/I40E_GLV_UPRCH">I40E_GLV_UPRCH</dfn>(_i)         (0x0036C004 + ((_i) * 8)) /* _i=0...383 */ /* Reset: CORER */</u></td></tr>
<tr><th id="2813">2813</th><td><u>#define <dfn class="macro" id="_M/I40E_GLV_UPRCH_MAX_INDEX" data-ref="_M/I40E_GLV_UPRCH_MAX_INDEX">I40E_GLV_UPRCH_MAX_INDEX</dfn>   383</u></td></tr>
<tr><th id="2814">2814</th><td><u>#define <dfn class="macro" id="_M/I40E_GLV_UPRCH_UPRCH_SHIFT" data-ref="_M/I40E_GLV_UPRCH_UPRCH_SHIFT">I40E_GLV_UPRCH_UPRCH_SHIFT</dfn> 0</u></td></tr>
<tr><th id="2815">2815</th><td><u>#define <dfn class="macro" id="_M/I40E_GLV_UPRCH_UPRCH_MASK" data-ref="_M/I40E_GLV_UPRCH_UPRCH_MASK">I40E_GLV_UPRCH_UPRCH_MASK</dfn>  I40E_MASK(0xFFFF, I40E_GLV_UPRCH_UPRCH_SHIFT)</u></td></tr>
<tr><th id="2816">2816</th><td><u>#define <dfn class="macro" id="_M/I40E_GLV_UPRCL" data-ref="_M/I40E_GLV_UPRCL">I40E_GLV_UPRCL</dfn>(_i)         (0x0036c000 + ((_i) * 8)) /* _i=0...383 */ /* Reset: CORER */</u></td></tr>
<tr><th id="2817">2817</th><td><u>#define <dfn class="macro" id="_M/I40E_GLV_UPRCL_MAX_INDEX" data-ref="_M/I40E_GLV_UPRCL_MAX_INDEX">I40E_GLV_UPRCL_MAX_INDEX</dfn>   383</u></td></tr>
<tr><th id="2818">2818</th><td><u>#define <dfn class="macro" id="_M/I40E_GLV_UPRCL_UPRCL_SHIFT" data-ref="_M/I40E_GLV_UPRCL_UPRCL_SHIFT">I40E_GLV_UPRCL_UPRCL_SHIFT</dfn> 0</u></td></tr>
<tr><th id="2819">2819</th><td><u>#define <dfn class="macro" id="_M/I40E_GLV_UPRCL_UPRCL_MASK" data-ref="_M/I40E_GLV_UPRCL_UPRCL_MASK">I40E_GLV_UPRCL_UPRCL_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_GLV_UPRCL_UPRCL_SHIFT)</u></td></tr>
<tr><th id="2820">2820</th><td><u>#define <dfn class="macro" id="_M/I40E_GLV_UPTCH" data-ref="_M/I40E_GLV_UPTCH">I40E_GLV_UPTCH</dfn>(_i)            (0x0033C004 + ((_i) * 8)) /* _i=0...383 */ /* Reset: CORER */</u></td></tr>
<tr><th id="2821">2821</th><td><u>#define <dfn class="macro" id="_M/I40E_GLV_UPTCH_MAX_INDEX" data-ref="_M/I40E_GLV_UPTCH_MAX_INDEX">I40E_GLV_UPTCH_MAX_INDEX</dfn>      383</u></td></tr>
<tr><th id="2822">2822</th><td><u>#define <dfn class="macro" id="_M/I40E_GLV_UPTCH_GLVUPTCH_SHIFT" data-ref="_M/I40E_GLV_UPTCH_GLVUPTCH_SHIFT">I40E_GLV_UPTCH_GLVUPTCH_SHIFT</dfn> 0</u></td></tr>
<tr><th id="2823">2823</th><td><u>#define <dfn class="macro" id="_M/I40E_GLV_UPTCH_GLVUPTCH_MASK" data-ref="_M/I40E_GLV_UPTCH_GLVUPTCH_MASK">I40E_GLV_UPTCH_GLVUPTCH_MASK</dfn>  I40E_MASK(0xFFFF, I40E_GLV_UPTCH_GLVUPTCH_SHIFT)</u></td></tr>
<tr><th id="2824">2824</th><td><u>#define <dfn class="macro" id="_M/I40E_GLV_UPTCL" data-ref="_M/I40E_GLV_UPTCL">I40E_GLV_UPTCL</dfn>(_i)         (0x0033c000 + ((_i) * 8)) /* _i=0...383 */ /* Reset: CORER */</u></td></tr>
<tr><th id="2825">2825</th><td><u>#define <dfn class="macro" id="_M/I40E_GLV_UPTCL_MAX_INDEX" data-ref="_M/I40E_GLV_UPTCL_MAX_INDEX">I40E_GLV_UPTCL_MAX_INDEX</dfn>   383</u></td></tr>
<tr><th id="2826">2826</th><td><u>#define <dfn class="macro" id="_M/I40E_GLV_UPTCL_UPTCL_SHIFT" data-ref="_M/I40E_GLV_UPTCL_UPTCL_SHIFT">I40E_GLV_UPTCL_UPTCL_SHIFT</dfn> 0</u></td></tr>
<tr><th id="2827">2827</th><td><u>#define <dfn class="macro" id="_M/I40E_GLV_UPTCL_UPTCL_MASK" data-ref="_M/I40E_GLV_UPTCL_UPTCL_MASK">I40E_GLV_UPTCL_UPTCL_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_GLV_UPTCL_UPTCL_SHIFT)</u></td></tr>
<tr><th id="2828">2828</th><td><u>#define <dfn class="macro" id="_M/I40E_GLVEBTC_RBCH" data-ref="_M/I40E_GLVEBTC_RBCH">I40E_GLVEBTC_RBCH</dfn>(_i, _j)      (0x00364004 + ((_i) * 8 + (_j) * 64)) /* _i=0...7, _j=0...15 */ /* Reset: CORER */</u></td></tr>
<tr><th id="2829">2829</th><td><u>#define <dfn class="macro" id="_M/I40E_GLVEBTC_RBCH_MAX_INDEX" data-ref="_M/I40E_GLVEBTC_RBCH_MAX_INDEX">I40E_GLVEBTC_RBCH_MAX_INDEX</dfn>   7</u></td></tr>
<tr><th id="2830">2830</th><td><u>#define <dfn class="macro" id="_M/I40E_GLVEBTC_RBCH_TCBCH_SHIFT" data-ref="_M/I40E_GLVEBTC_RBCH_TCBCH_SHIFT">I40E_GLVEBTC_RBCH_TCBCH_SHIFT</dfn> 0</u></td></tr>
<tr><th id="2831">2831</th><td><u>#define <dfn class="macro" id="_M/I40E_GLVEBTC_RBCH_TCBCH_MASK" data-ref="_M/I40E_GLVEBTC_RBCH_TCBCH_MASK">I40E_GLVEBTC_RBCH_TCBCH_MASK</dfn>  I40E_MASK(0xFFFF, I40E_GLVEBTC_RBCH_TCBCH_SHIFT)</u></td></tr>
<tr><th id="2832">2832</th><td><u>#define <dfn class="macro" id="_M/I40E_GLVEBTC_RBCL" data-ref="_M/I40E_GLVEBTC_RBCL">I40E_GLVEBTC_RBCL</dfn>(_i, _j)      (0x00364000 + ((_i) * 8 + (_j) * 64)) /* _i=0...7, _j=0...15 */ /* Reset: CORER */</u></td></tr>
<tr><th id="2833">2833</th><td><u>#define <dfn class="macro" id="_M/I40E_GLVEBTC_RBCL_MAX_INDEX" data-ref="_M/I40E_GLVEBTC_RBCL_MAX_INDEX">I40E_GLVEBTC_RBCL_MAX_INDEX</dfn>   7</u></td></tr>
<tr><th id="2834">2834</th><td><u>#define <dfn class="macro" id="_M/I40E_GLVEBTC_RBCL_TCBCL_SHIFT" data-ref="_M/I40E_GLVEBTC_RBCL_TCBCL_SHIFT">I40E_GLVEBTC_RBCL_TCBCL_SHIFT</dfn> 0</u></td></tr>
<tr><th id="2835">2835</th><td><u>#define <dfn class="macro" id="_M/I40E_GLVEBTC_RBCL_TCBCL_MASK" data-ref="_M/I40E_GLVEBTC_RBCL_TCBCL_MASK">I40E_GLVEBTC_RBCL_TCBCL_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_GLVEBTC_RBCL_TCBCL_SHIFT)</u></td></tr>
<tr><th id="2836">2836</th><td><u>#define <dfn class="macro" id="_M/I40E_GLVEBTC_RPCH" data-ref="_M/I40E_GLVEBTC_RPCH">I40E_GLVEBTC_RPCH</dfn>(_i, _j)      (0x00368004 + ((_i) * 8 + (_j) * 64)) /* _i=0...7, _j=0...15 */ /* Reset: CORER */</u></td></tr>
<tr><th id="2837">2837</th><td><u>#define <dfn class="macro" id="_M/I40E_GLVEBTC_RPCH_MAX_INDEX" data-ref="_M/I40E_GLVEBTC_RPCH_MAX_INDEX">I40E_GLVEBTC_RPCH_MAX_INDEX</dfn>   7</u></td></tr>
<tr><th id="2838">2838</th><td><u>#define <dfn class="macro" id="_M/I40E_GLVEBTC_RPCH_TCPCH_SHIFT" data-ref="_M/I40E_GLVEBTC_RPCH_TCPCH_SHIFT">I40E_GLVEBTC_RPCH_TCPCH_SHIFT</dfn> 0</u></td></tr>
<tr><th id="2839">2839</th><td><u>#define <dfn class="macro" id="_M/I40E_GLVEBTC_RPCH_TCPCH_MASK" data-ref="_M/I40E_GLVEBTC_RPCH_TCPCH_MASK">I40E_GLVEBTC_RPCH_TCPCH_MASK</dfn>  I40E_MASK(0xFFFF, I40E_GLVEBTC_RPCH_TCPCH_SHIFT)</u></td></tr>
<tr><th id="2840">2840</th><td><u>#define <dfn class="macro" id="_M/I40E_GLVEBTC_RPCL" data-ref="_M/I40E_GLVEBTC_RPCL">I40E_GLVEBTC_RPCL</dfn>(_i, _j)      (0x00368000 + ((_i) * 8 + (_j) * 64)) /* _i=0...7, _j=0...15 */ /* Reset: CORER */</u></td></tr>
<tr><th id="2841">2841</th><td><u>#define <dfn class="macro" id="_M/I40E_GLVEBTC_RPCL_MAX_INDEX" data-ref="_M/I40E_GLVEBTC_RPCL_MAX_INDEX">I40E_GLVEBTC_RPCL_MAX_INDEX</dfn>   7</u></td></tr>
<tr><th id="2842">2842</th><td><u>#define <dfn class="macro" id="_M/I40E_GLVEBTC_RPCL_TCPCL_SHIFT" data-ref="_M/I40E_GLVEBTC_RPCL_TCPCL_SHIFT">I40E_GLVEBTC_RPCL_TCPCL_SHIFT</dfn> 0</u></td></tr>
<tr><th id="2843">2843</th><td><u>#define <dfn class="macro" id="_M/I40E_GLVEBTC_RPCL_TCPCL_MASK" data-ref="_M/I40E_GLVEBTC_RPCL_TCPCL_MASK">I40E_GLVEBTC_RPCL_TCPCL_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_GLVEBTC_RPCL_TCPCL_SHIFT)</u></td></tr>
<tr><th id="2844">2844</th><td><u>#define <dfn class="macro" id="_M/I40E_GLVEBTC_TBCH" data-ref="_M/I40E_GLVEBTC_TBCH">I40E_GLVEBTC_TBCH</dfn>(_i, _j)      (0x00334004 + ((_i) * 8 + (_j) * 64)) /* _i=0...7, _j=0...15 */ /* Reset: CORER */</u></td></tr>
<tr><th id="2845">2845</th><td><u>#define <dfn class="macro" id="_M/I40E_GLVEBTC_TBCH_MAX_INDEX" data-ref="_M/I40E_GLVEBTC_TBCH_MAX_INDEX">I40E_GLVEBTC_TBCH_MAX_INDEX</dfn>   7</u></td></tr>
<tr><th id="2846">2846</th><td><u>#define <dfn class="macro" id="_M/I40E_GLVEBTC_TBCH_TCBCH_SHIFT" data-ref="_M/I40E_GLVEBTC_TBCH_TCBCH_SHIFT">I40E_GLVEBTC_TBCH_TCBCH_SHIFT</dfn> 0</u></td></tr>
<tr><th id="2847">2847</th><td><u>#define <dfn class="macro" id="_M/I40E_GLVEBTC_TBCH_TCBCH_MASK" data-ref="_M/I40E_GLVEBTC_TBCH_TCBCH_MASK">I40E_GLVEBTC_TBCH_TCBCH_MASK</dfn>  I40E_MASK(0xFFFF, I40E_GLVEBTC_TBCH_TCBCH_SHIFT)</u></td></tr>
<tr><th id="2848">2848</th><td><u>#define <dfn class="macro" id="_M/I40E_GLVEBTC_TBCL" data-ref="_M/I40E_GLVEBTC_TBCL">I40E_GLVEBTC_TBCL</dfn>(_i, _j)      (0x00334000 + ((_i) * 8 + (_j) * 64)) /* _i=0...7, _j=0...15 */ /* Reset: CORER */</u></td></tr>
<tr><th id="2849">2849</th><td><u>#define <dfn class="macro" id="_M/I40E_GLVEBTC_TBCL_MAX_INDEX" data-ref="_M/I40E_GLVEBTC_TBCL_MAX_INDEX">I40E_GLVEBTC_TBCL_MAX_INDEX</dfn>   7</u></td></tr>
<tr><th id="2850">2850</th><td><u>#define <dfn class="macro" id="_M/I40E_GLVEBTC_TBCL_TCBCL_SHIFT" data-ref="_M/I40E_GLVEBTC_TBCL_TCBCL_SHIFT">I40E_GLVEBTC_TBCL_TCBCL_SHIFT</dfn> 0</u></td></tr>
<tr><th id="2851">2851</th><td><u>#define <dfn class="macro" id="_M/I40E_GLVEBTC_TBCL_TCBCL_MASK" data-ref="_M/I40E_GLVEBTC_TBCL_TCBCL_MASK">I40E_GLVEBTC_TBCL_TCBCL_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_GLVEBTC_TBCL_TCBCL_SHIFT)</u></td></tr>
<tr><th id="2852">2852</th><td><u>#define <dfn class="macro" id="_M/I40E_GLVEBTC_TPCH" data-ref="_M/I40E_GLVEBTC_TPCH">I40E_GLVEBTC_TPCH</dfn>(_i, _j)      (0x00338004 + ((_i) * 8 + (_j) * 64)) /* _i=0...7, _j=0...15 */ /* Reset: CORER */</u></td></tr>
<tr><th id="2853">2853</th><td><u>#define <dfn class="macro" id="_M/I40E_GLVEBTC_TPCH_MAX_INDEX" data-ref="_M/I40E_GLVEBTC_TPCH_MAX_INDEX">I40E_GLVEBTC_TPCH_MAX_INDEX</dfn>   7</u></td></tr>
<tr><th id="2854">2854</th><td><u>#define <dfn class="macro" id="_M/I40E_GLVEBTC_TPCH_TCPCH_SHIFT" data-ref="_M/I40E_GLVEBTC_TPCH_TCPCH_SHIFT">I40E_GLVEBTC_TPCH_TCPCH_SHIFT</dfn> 0</u></td></tr>
<tr><th id="2855">2855</th><td><u>#define <dfn class="macro" id="_M/I40E_GLVEBTC_TPCH_TCPCH_MASK" data-ref="_M/I40E_GLVEBTC_TPCH_TCPCH_MASK">I40E_GLVEBTC_TPCH_TCPCH_MASK</dfn>  I40E_MASK(0xFFFF, I40E_GLVEBTC_TPCH_TCPCH_SHIFT)</u></td></tr>
<tr><th id="2856">2856</th><td><u>#define <dfn class="macro" id="_M/I40E_GLVEBTC_TPCL" data-ref="_M/I40E_GLVEBTC_TPCL">I40E_GLVEBTC_TPCL</dfn>(_i, _j)      (0x00338000 + ((_i) * 8 + (_j) * 64)) /* _i=0...7, _j=0...15 */ /* Reset: CORER */</u></td></tr>
<tr><th id="2857">2857</th><td><u>#define <dfn class="macro" id="_M/I40E_GLVEBTC_TPCL_MAX_INDEX" data-ref="_M/I40E_GLVEBTC_TPCL_MAX_INDEX">I40E_GLVEBTC_TPCL_MAX_INDEX</dfn>   7</u></td></tr>
<tr><th id="2858">2858</th><td><u>#define <dfn class="macro" id="_M/I40E_GLVEBTC_TPCL_TCPCL_SHIFT" data-ref="_M/I40E_GLVEBTC_TPCL_TCPCL_SHIFT">I40E_GLVEBTC_TPCL_TCPCL_SHIFT</dfn> 0</u></td></tr>
<tr><th id="2859">2859</th><td><u>#define <dfn class="macro" id="_M/I40E_GLVEBTC_TPCL_TCPCL_MASK" data-ref="_M/I40E_GLVEBTC_TPCL_TCPCL_MASK">I40E_GLVEBTC_TPCL_TCPCL_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_GLVEBTC_TPCL_TCPCL_SHIFT)</u></td></tr>
<tr><th id="2860">2860</th><td><u>#define <dfn class="macro" id="_M/I40E_GLVEBVL_BPCH" data-ref="_M/I40E_GLVEBVL_BPCH">I40E_GLVEBVL_BPCH</dfn>(_i)          (0x00374804 + ((_i) * 8)) /* _i=0...127 */ /* Reset: CORER */</u></td></tr>
<tr><th id="2861">2861</th><td><u>#define <dfn class="macro" id="_M/I40E_GLVEBVL_BPCH_MAX_INDEX" data-ref="_M/I40E_GLVEBVL_BPCH_MAX_INDEX">I40E_GLVEBVL_BPCH_MAX_INDEX</dfn>    127</u></td></tr>
<tr><th id="2862">2862</th><td><u>#define <dfn class="macro" id="_M/I40E_GLVEBVL_BPCH_VLBPCH_SHIFT" data-ref="_M/I40E_GLVEBVL_BPCH_VLBPCH_SHIFT">I40E_GLVEBVL_BPCH_VLBPCH_SHIFT</dfn> 0</u></td></tr>
<tr><th id="2863">2863</th><td><u>#define <dfn class="macro" id="_M/I40E_GLVEBVL_BPCH_VLBPCH_MASK" data-ref="_M/I40E_GLVEBVL_BPCH_VLBPCH_MASK">I40E_GLVEBVL_BPCH_VLBPCH_MASK</dfn>  I40E_MASK(0xFFFF, I40E_GLVEBVL_BPCH_VLBPCH_SHIFT)</u></td></tr>
<tr><th id="2864">2864</th><td><u>#define <dfn class="macro" id="_M/I40E_GLVEBVL_BPCL" data-ref="_M/I40E_GLVEBVL_BPCL">I40E_GLVEBVL_BPCL</dfn>(_i)          (0x00374800 + ((_i) * 8)) /* _i=0...127 */ /* Reset: CORER */</u></td></tr>
<tr><th id="2865">2865</th><td><u>#define <dfn class="macro" id="_M/I40E_GLVEBVL_BPCL_MAX_INDEX" data-ref="_M/I40E_GLVEBVL_BPCL_MAX_INDEX">I40E_GLVEBVL_BPCL_MAX_INDEX</dfn>    127</u></td></tr>
<tr><th id="2866">2866</th><td><u>#define <dfn class="macro" id="_M/I40E_GLVEBVL_BPCL_VLBPCL_SHIFT" data-ref="_M/I40E_GLVEBVL_BPCL_VLBPCL_SHIFT">I40E_GLVEBVL_BPCL_VLBPCL_SHIFT</dfn> 0</u></td></tr>
<tr><th id="2867">2867</th><td><u>#define <dfn class="macro" id="_M/I40E_GLVEBVL_BPCL_VLBPCL_MASK" data-ref="_M/I40E_GLVEBVL_BPCL_VLBPCL_MASK">I40E_GLVEBVL_BPCL_VLBPCL_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_GLVEBVL_BPCL_VLBPCL_SHIFT)</u></td></tr>
<tr><th id="2868">2868</th><td><u>#define <dfn class="macro" id="_M/I40E_GLVEBVL_GORCH" data-ref="_M/I40E_GLVEBVL_GORCH">I40E_GLVEBVL_GORCH</dfn>(_i)         (0x00360004 + ((_i) * 8)) /* _i=0...127 */ /* Reset: CORER */</u></td></tr>
<tr><th id="2869">2869</th><td><u>#define <dfn class="macro" id="_M/I40E_GLVEBVL_GORCH_MAX_INDEX" data-ref="_M/I40E_GLVEBVL_GORCH_MAX_INDEX">I40E_GLVEBVL_GORCH_MAX_INDEX</dfn>   127</u></td></tr>
<tr><th id="2870">2870</th><td><u>#define <dfn class="macro" id="_M/I40E_GLVEBVL_GORCH_VLBCH_SHIFT" data-ref="_M/I40E_GLVEBVL_GORCH_VLBCH_SHIFT">I40E_GLVEBVL_GORCH_VLBCH_SHIFT</dfn> 0</u></td></tr>
<tr><th id="2871">2871</th><td><u>#define <dfn class="macro" id="_M/I40E_GLVEBVL_GORCH_VLBCH_MASK" data-ref="_M/I40E_GLVEBVL_GORCH_VLBCH_MASK">I40E_GLVEBVL_GORCH_VLBCH_MASK</dfn>  I40E_MASK(0xFFFF, I40E_GLVEBVL_GORCH_VLBCH_SHIFT)</u></td></tr>
<tr><th id="2872">2872</th><td><u>#define <dfn class="macro" id="_M/I40E_GLVEBVL_GORCL" data-ref="_M/I40E_GLVEBVL_GORCL">I40E_GLVEBVL_GORCL</dfn>(_i)         (0x00360000 + ((_i) * 8)) /* _i=0...127 */ /* Reset: CORER */</u></td></tr>
<tr><th id="2873">2873</th><td><u>#define <dfn class="macro" id="_M/I40E_GLVEBVL_GORCL_MAX_INDEX" data-ref="_M/I40E_GLVEBVL_GORCL_MAX_INDEX">I40E_GLVEBVL_GORCL_MAX_INDEX</dfn>   127</u></td></tr>
<tr><th id="2874">2874</th><td><u>#define <dfn class="macro" id="_M/I40E_GLVEBVL_GORCL_VLBCL_SHIFT" data-ref="_M/I40E_GLVEBVL_GORCL_VLBCL_SHIFT">I40E_GLVEBVL_GORCL_VLBCL_SHIFT</dfn> 0</u></td></tr>
<tr><th id="2875">2875</th><td><u>#define <dfn class="macro" id="_M/I40E_GLVEBVL_GORCL_VLBCL_MASK" data-ref="_M/I40E_GLVEBVL_GORCL_VLBCL_MASK">I40E_GLVEBVL_GORCL_VLBCL_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_GLVEBVL_GORCL_VLBCL_SHIFT)</u></td></tr>
<tr><th id="2876">2876</th><td><u>#define <dfn class="macro" id="_M/I40E_GLVEBVL_GOTCH" data-ref="_M/I40E_GLVEBVL_GOTCH">I40E_GLVEBVL_GOTCH</dfn>(_i)         (0x00330004 + ((_i) * 8)) /* _i=0...127 */ /* Reset: CORER */</u></td></tr>
<tr><th id="2877">2877</th><td><u>#define <dfn class="macro" id="_M/I40E_GLVEBVL_GOTCH_MAX_INDEX" data-ref="_M/I40E_GLVEBVL_GOTCH_MAX_INDEX">I40E_GLVEBVL_GOTCH_MAX_INDEX</dfn>   127</u></td></tr>
<tr><th id="2878">2878</th><td><u>#define <dfn class="macro" id="_M/I40E_GLVEBVL_GOTCH_VLBCH_SHIFT" data-ref="_M/I40E_GLVEBVL_GOTCH_VLBCH_SHIFT">I40E_GLVEBVL_GOTCH_VLBCH_SHIFT</dfn> 0</u></td></tr>
<tr><th id="2879">2879</th><td><u>#define <dfn class="macro" id="_M/I40E_GLVEBVL_GOTCH_VLBCH_MASK" data-ref="_M/I40E_GLVEBVL_GOTCH_VLBCH_MASK">I40E_GLVEBVL_GOTCH_VLBCH_MASK</dfn>  I40E_MASK(0xFFFF, I40E_GLVEBVL_GOTCH_VLBCH_SHIFT)</u></td></tr>
<tr><th id="2880">2880</th><td><u>#define <dfn class="macro" id="_M/I40E_GLVEBVL_GOTCL" data-ref="_M/I40E_GLVEBVL_GOTCL">I40E_GLVEBVL_GOTCL</dfn>(_i)         (0x00330000 + ((_i) * 8)) /* _i=0...127 */ /* Reset: CORER */</u></td></tr>
<tr><th id="2881">2881</th><td><u>#define <dfn class="macro" id="_M/I40E_GLVEBVL_GOTCL_MAX_INDEX" data-ref="_M/I40E_GLVEBVL_GOTCL_MAX_INDEX">I40E_GLVEBVL_GOTCL_MAX_INDEX</dfn>   127</u></td></tr>
<tr><th id="2882">2882</th><td><u>#define <dfn class="macro" id="_M/I40E_GLVEBVL_GOTCL_VLBCL_SHIFT" data-ref="_M/I40E_GLVEBVL_GOTCL_VLBCL_SHIFT">I40E_GLVEBVL_GOTCL_VLBCL_SHIFT</dfn> 0</u></td></tr>
<tr><th id="2883">2883</th><td><u>#define <dfn class="macro" id="_M/I40E_GLVEBVL_GOTCL_VLBCL_MASK" data-ref="_M/I40E_GLVEBVL_GOTCL_VLBCL_MASK">I40E_GLVEBVL_GOTCL_VLBCL_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_GLVEBVL_GOTCL_VLBCL_SHIFT)</u></td></tr>
<tr><th id="2884">2884</th><td><u>#define <dfn class="macro" id="_M/I40E_GLVEBVL_MPCH" data-ref="_M/I40E_GLVEBVL_MPCH">I40E_GLVEBVL_MPCH</dfn>(_i)          (0x00374404 + ((_i) * 8)) /* _i=0...127 */ /* Reset: CORER */</u></td></tr>
<tr><th id="2885">2885</th><td><u>#define <dfn class="macro" id="_M/I40E_GLVEBVL_MPCH_MAX_INDEX" data-ref="_M/I40E_GLVEBVL_MPCH_MAX_INDEX">I40E_GLVEBVL_MPCH_MAX_INDEX</dfn>    127</u></td></tr>
<tr><th id="2886">2886</th><td><u>#define <dfn class="macro" id="_M/I40E_GLVEBVL_MPCH_VLMPCH_SHIFT" data-ref="_M/I40E_GLVEBVL_MPCH_VLMPCH_SHIFT">I40E_GLVEBVL_MPCH_VLMPCH_SHIFT</dfn> 0</u></td></tr>
<tr><th id="2887">2887</th><td><u>#define <dfn class="macro" id="_M/I40E_GLVEBVL_MPCH_VLMPCH_MASK" data-ref="_M/I40E_GLVEBVL_MPCH_VLMPCH_MASK">I40E_GLVEBVL_MPCH_VLMPCH_MASK</dfn>  I40E_MASK(0xFFFF, I40E_GLVEBVL_MPCH_VLMPCH_SHIFT)</u></td></tr>
<tr><th id="2888">2888</th><td><u>#define <dfn class="macro" id="_M/I40E_GLVEBVL_MPCL" data-ref="_M/I40E_GLVEBVL_MPCL">I40E_GLVEBVL_MPCL</dfn>(_i)          (0x00374400 + ((_i) * 8)) /* _i=0...127 */ /* Reset: CORER */</u></td></tr>
<tr><th id="2889">2889</th><td><u>#define <dfn class="macro" id="_M/I40E_GLVEBVL_MPCL_MAX_INDEX" data-ref="_M/I40E_GLVEBVL_MPCL_MAX_INDEX">I40E_GLVEBVL_MPCL_MAX_INDEX</dfn>    127</u></td></tr>
<tr><th id="2890">2890</th><td><u>#define <dfn class="macro" id="_M/I40E_GLVEBVL_MPCL_VLMPCL_SHIFT" data-ref="_M/I40E_GLVEBVL_MPCL_VLMPCL_SHIFT">I40E_GLVEBVL_MPCL_VLMPCL_SHIFT</dfn> 0</u></td></tr>
<tr><th id="2891">2891</th><td><u>#define <dfn class="macro" id="_M/I40E_GLVEBVL_MPCL_VLMPCL_MASK" data-ref="_M/I40E_GLVEBVL_MPCL_VLMPCL_MASK">I40E_GLVEBVL_MPCL_VLMPCL_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_GLVEBVL_MPCL_VLMPCL_SHIFT)</u></td></tr>
<tr><th id="2892">2892</th><td><u>#define <dfn class="macro" id="_M/I40E_GLVEBVL_UPCH" data-ref="_M/I40E_GLVEBVL_UPCH">I40E_GLVEBVL_UPCH</dfn>(_i)          (0x00374004 + ((_i) * 8)) /* _i=0...127 */ /* Reset: CORER */</u></td></tr>
<tr><th id="2893">2893</th><td><u>#define <dfn class="macro" id="_M/I40E_GLVEBVL_UPCH_MAX_INDEX" data-ref="_M/I40E_GLVEBVL_UPCH_MAX_INDEX">I40E_GLVEBVL_UPCH_MAX_INDEX</dfn>    127</u></td></tr>
<tr><th id="2894">2894</th><td><u>#define <dfn class="macro" id="_M/I40E_GLVEBVL_UPCH_VLUPCH_SHIFT" data-ref="_M/I40E_GLVEBVL_UPCH_VLUPCH_SHIFT">I40E_GLVEBVL_UPCH_VLUPCH_SHIFT</dfn> 0</u></td></tr>
<tr><th id="2895">2895</th><td><u>#define <dfn class="macro" id="_M/I40E_GLVEBVL_UPCH_VLUPCH_MASK" data-ref="_M/I40E_GLVEBVL_UPCH_VLUPCH_MASK">I40E_GLVEBVL_UPCH_VLUPCH_MASK</dfn>  I40E_MASK(0xFFFF, I40E_GLVEBVL_UPCH_VLUPCH_SHIFT)</u></td></tr>
<tr><th id="2896">2896</th><td><u>#define <dfn class="macro" id="_M/I40E_GLVEBVL_UPCL" data-ref="_M/I40E_GLVEBVL_UPCL">I40E_GLVEBVL_UPCL</dfn>(_i)          (0x00374000 + ((_i) * 8)) /* _i=0...127 */ /* Reset: CORER */</u></td></tr>
<tr><th id="2897">2897</th><td><u>#define <dfn class="macro" id="_M/I40E_GLVEBVL_UPCL_MAX_INDEX" data-ref="_M/I40E_GLVEBVL_UPCL_MAX_INDEX">I40E_GLVEBVL_UPCL_MAX_INDEX</dfn>    127</u></td></tr>
<tr><th id="2898">2898</th><td><u>#define <dfn class="macro" id="_M/I40E_GLVEBVL_UPCL_VLUPCL_SHIFT" data-ref="_M/I40E_GLVEBVL_UPCL_VLUPCL_SHIFT">I40E_GLVEBVL_UPCL_VLUPCL_SHIFT</dfn> 0</u></td></tr>
<tr><th id="2899">2899</th><td><u>#define <dfn class="macro" id="_M/I40E_GLVEBVL_UPCL_VLUPCL_MASK" data-ref="_M/I40E_GLVEBVL_UPCL_VLUPCL_MASK">I40E_GLVEBVL_UPCL_VLUPCL_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_GLVEBVL_UPCL_VLUPCL_SHIFT)</u></td></tr>
<tr><th id="2900">2900</th><td><u>#define <dfn class="macro" id="_M/I40E_GL_MTG_FLU_MSK_H" data-ref="_M/I40E_GL_MTG_FLU_MSK_H">I40E_GL_MTG_FLU_MSK_H</dfn>                 0x00269F4C /* Reset: CORER */</u></td></tr>
<tr><th id="2901">2901</th><td><u>#define <dfn class="macro" id="_M/I40E_GL_MTG_FLU_MSK_H_MASK_HIGH_SHIFT" data-ref="_M/I40E_GL_MTG_FLU_MSK_H_MASK_HIGH_SHIFT">I40E_GL_MTG_FLU_MSK_H_MASK_HIGH_SHIFT</dfn> 0</u></td></tr>
<tr><th id="2902">2902</th><td><u>#define <dfn class="macro" id="_M/I40E_GL_MTG_FLU_MSK_H_MASK_HIGH_MASK" data-ref="_M/I40E_GL_MTG_FLU_MSK_H_MASK_HIGH_MASK">I40E_GL_MTG_FLU_MSK_H_MASK_HIGH_MASK</dfn>  I40E_MASK(0xFFFF, I40E_GL_MTG_FLU_MSK_H_MASK_HIGH_SHIFT)</u></td></tr>
<tr><th id="2903">2903</th><td><u>#define <dfn class="macro" id="_M/I40E_GL_SWR_DEF_ACT" data-ref="_M/I40E_GL_SWR_DEF_ACT">I40E_GL_SWR_DEF_ACT</dfn>(_i)              (0x00270200 + ((_i) * 4)) /* _i=0...35 */ /* Reset: CORER */</u></td></tr>
<tr><th id="2904">2904</th><td><u>#define <dfn class="macro" id="_M/I40E_GL_SWR_DEF_ACT_MAX_INDEX" data-ref="_M/I40E_GL_SWR_DEF_ACT_MAX_INDEX">I40E_GL_SWR_DEF_ACT_MAX_INDEX</dfn>        35</u></td></tr>
<tr><th id="2905">2905</th><td><u>#define <dfn class="macro" id="_M/I40E_GL_SWR_DEF_ACT_DEF_ACTION_SHIFT" data-ref="_M/I40E_GL_SWR_DEF_ACT_DEF_ACTION_SHIFT">I40E_GL_SWR_DEF_ACT_DEF_ACTION_SHIFT</dfn> 0</u></td></tr>
<tr><th id="2906">2906</th><td><u>#define <dfn class="macro" id="_M/I40E_GL_SWR_DEF_ACT_DEF_ACTION_MASK" data-ref="_M/I40E_GL_SWR_DEF_ACT_DEF_ACTION_MASK">I40E_GL_SWR_DEF_ACT_DEF_ACTION_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_GL_SWR_DEF_ACT_DEF_ACTION_SHIFT)</u></td></tr>
<tr><th id="2907">2907</th><td><u>#define <dfn class="macro" id="_M/I40E_GL_SWR_DEF_ACT_EN" data-ref="_M/I40E_GL_SWR_DEF_ACT_EN">I40E_GL_SWR_DEF_ACT_EN</dfn>(_i)                     (0x0026CFB8 + ((_i) * 4)) /* _i=0...1 */ /* Reset: CORER */</u></td></tr>
<tr><th id="2908">2908</th><td><u>#define <dfn class="macro" id="_M/I40E_GL_SWR_DEF_ACT_EN_MAX_INDEX" data-ref="_M/I40E_GL_SWR_DEF_ACT_EN_MAX_INDEX">I40E_GL_SWR_DEF_ACT_EN_MAX_INDEX</dfn>               1</u></td></tr>
<tr><th id="2909">2909</th><td><u>#define <dfn class="macro" id="_M/I40E_GL_SWR_DEF_ACT_EN_DEF_ACT_EN_BITMAP_SHIFT" data-ref="_M/I40E_GL_SWR_DEF_ACT_EN_DEF_ACT_EN_BITMAP_SHIFT">I40E_GL_SWR_DEF_ACT_EN_DEF_ACT_EN_BITMAP_SHIFT</dfn> 0</u></td></tr>
<tr><th id="2910">2910</th><td><u>#define <dfn class="macro" id="_M/I40E_GL_SWR_DEF_ACT_EN_DEF_ACT_EN_BITMAP_MASK" data-ref="_M/I40E_GL_SWR_DEF_ACT_EN_DEF_ACT_EN_BITMAP_MASK">I40E_GL_SWR_DEF_ACT_EN_DEF_ACT_EN_BITMAP_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_GL_SWR_DEF_ACT_EN_DEF_ACT_EN_BITMAP_SHIFT)</u></td></tr>
<tr><th id="2911">2911</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTTSYN_ADJ" data-ref="_M/I40E_PRTTSYN_ADJ">I40E_PRTTSYN_ADJ</dfn>               0x001E4280 /* Reset: GLOBR */</u></td></tr>
<tr><th id="2912">2912</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTTSYN_ADJ_TSYNADJ_SHIFT" data-ref="_M/I40E_PRTTSYN_ADJ_TSYNADJ_SHIFT">I40E_PRTTSYN_ADJ_TSYNADJ_SHIFT</dfn> 0</u></td></tr>
<tr><th id="2913">2913</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTTSYN_ADJ_TSYNADJ_MASK" data-ref="_M/I40E_PRTTSYN_ADJ_TSYNADJ_MASK">I40E_PRTTSYN_ADJ_TSYNADJ_MASK</dfn>  I40E_MASK(0x7FFFFFFF, I40E_PRTTSYN_ADJ_TSYNADJ_SHIFT)</u></td></tr>
<tr><th id="2914">2914</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTTSYN_ADJ_SIGN_SHIFT" data-ref="_M/I40E_PRTTSYN_ADJ_SIGN_SHIFT">I40E_PRTTSYN_ADJ_SIGN_SHIFT</dfn>    31</u></td></tr>
<tr><th id="2915">2915</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTTSYN_ADJ_SIGN_MASK" data-ref="_M/I40E_PRTTSYN_ADJ_SIGN_MASK">I40E_PRTTSYN_ADJ_SIGN_MASK</dfn>     I40E_MASK(0x1, I40E_PRTTSYN_ADJ_SIGN_SHIFT)</u></td></tr>
<tr><th id="2916">2916</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTTSYN_AUX_0" data-ref="_M/I40E_PRTTSYN_AUX_0">I40E_PRTTSYN_AUX_0</dfn>(_i)           (0x001E42A0 + ((_i) * 32)) /* _i=0...1 */ /* Reset: GLOBR */</u></td></tr>
<tr><th id="2917">2917</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTTSYN_AUX_0_MAX_INDEX" data-ref="_M/I40E_PRTTSYN_AUX_0_MAX_INDEX">I40E_PRTTSYN_AUX_0_MAX_INDEX</dfn>     1</u></td></tr>
<tr><th id="2918">2918</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTTSYN_AUX_0_OUT_ENA_SHIFT" data-ref="_M/I40E_PRTTSYN_AUX_0_OUT_ENA_SHIFT">I40E_PRTTSYN_AUX_0_OUT_ENA_SHIFT</dfn> 0</u></td></tr>
<tr><th id="2919">2919</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTTSYN_AUX_0_OUT_ENA_MASK" data-ref="_M/I40E_PRTTSYN_AUX_0_OUT_ENA_MASK">I40E_PRTTSYN_AUX_0_OUT_ENA_MASK</dfn>  I40E_MASK(0x1, I40E_PRTTSYN_AUX_0_OUT_ENA_SHIFT)</u></td></tr>
<tr><th id="2920">2920</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTTSYN_AUX_0_OUTMOD_SHIFT" data-ref="_M/I40E_PRTTSYN_AUX_0_OUTMOD_SHIFT">I40E_PRTTSYN_AUX_0_OUTMOD_SHIFT</dfn>  1</u></td></tr>
<tr><th id="2921">2921</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTTSYN_AUX_0_OUTMOD_MASK" data-ref="_M/I40E_PRTTSYN_AUX_0_OUTMOD_MASK">I40E_PRTTSYN_AUX_0_OUTMOD_MASK</dfn>   I40E_MASK(0x3, I40E_PRTTSYN_AUX_0_OUTMOD_SHIFT)</u></td></tr>
<tr><th id="2922">2922</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTTSYN_AUX_0_OUTLVL_SHIFT" data-ref="_M/I40E_PRTTSYN_AUX_0_OUTLVL_SHIFT">I40E_PRTTSYN_AUX_0_OUTLVL_SHIFT</dfn>  3</u></td></tr>
<tr><th id="2923">2923</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTTSYN_AUX_0_OUTLVL_MASK" data-ref="_M/I40E_PRTTSYN_AUX_0_OUTLVL_MASK">I40E_PRTTSYN_AUX_0_OUTLVL_MASK</dfn>   I40E_MASK(0x1, I40E_PRTTSYN_AUX_0_OUTLVL_SHIFT)</u></td></tr>
<tr><th id="2924">2924</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTTSYN_AUX_0_PULSEW_SHIFT" data-ref="_M/I40E_PRTTSYN_AUX_0_PULSEW_SHIFT">I40E_PRTTSYN_AUX_0_PULSEW_SHIFT</dfn>  8</u></td></tr>
<tr><th id="2925">2925</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTTSYN_AUX_0_PULSEW_MASK" data-ref="_M/I40E_PRTTSYN_AUX_0_PULSEW_MASK">I40E_PRTTSYN_AUX_0_PULSEW_MASK</dfn>   I40E_MASK(0xF, I40E_PRTTSYN_AUX_0_PULSEW_SHIFT)</u></td></tr>
<tr><th id="2926">2926</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTTSYN_AUX_0_EVNTLVL_SHIFT" data-ref="_M/I40E_PRTTSYN_AUX_0_EVNTLVL_SHIFT">I40E_PRTTSYN_AUX_0_EVNTLVL_SHIFT</dfn> 16</u></td></tr>
<tr><th id="2927">2927</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTTSYN_AUX_0_EVNTLVL_MASK" data-ref="_M/I40E_PRTTSYN_AUX_0_EVNTLVL_MASK">I40E_PRTTSYN_AUX_0_EVNTLVL_MASK</dfn>  I40E_MASK(0x3, I40E_PRTTSYN_AUX_0_EVNTLVL_SHIFT)</u></td></tr>
<tr><th id="2928">2928</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTTSYN_AUX_1" data-ref="_M/I40E_PRTTSYN_AUX_1">I40E_PRTTSYN_AUX_1</dfn>(_i)               (0x001E42E0 + ((_i) * 32)) /* _i=0...1 */ /* Reset: GLOBR */</u></td></tr>
<tr><th id="2929">2929</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTTSYN_AUX_1_MAX_INDEX" data-ref="_M/I40E_PRTTSYN_AUX_1_MAX_INDEX">I40E_PRTTSYN_AUX_1_MAX_INDEX</dfn>         1</u></td></tr>
<tr><th id="2930">2930</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTTSYN_AUX_1_INSTNT_SHIFT" data-ref="_M/I40E_PRTTSYN_AUX_1_INSTNT_SHIFT">I40E_PRTTSYN_AUX_1_INSTNT_SHIFT</dfn>      0</u></td></tr>
<tr><th id="2931">2931</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTTSYN_AUX_1_INSTNT_MASK" data-ref="_M/I40E_PRTTSYN_AUX_1_INSTNT_MASK">I40E_PRTTSYN_AUX_1_INSTNT_MASK</dfn>       I40E_MASK(0x1, I40E_PRTTSYN_AUX_1_INSTNT_SHIFT)</u></td></tr>
<tr><th id="2932">2932</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTTSYN_AUX_1_SAMPLE_TIME_SHIFT" data-ref="_M/I40E_PRTTSYN_AUX_1_SAMPLE_TIME_SHIFT">I40E_PRTTSYN_AUX_1_SAMPLE_TIME_SHIFT</dfn> 1</u></td></tr>
<tr><th id="2933">2933</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTTSYN_AUX_1_SAMPLE_TIME_MASK" data-ref="_M/I40E_PRTTSYN_AUX_1_SAMPLE_TIME_MASK">I40E_PRTTSYN_AUX_1_SAMPLE_TIME_MASK</dfn>  I40E_MASK(0x1, I40E_PRTTSYN_AUX_1_SAMPLE_TIME_SHIFT)</u></td></tr>
<tr><th id="2934">2934</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTTSYN_CLKO" data-ref="_M/I40E_PRTTSYN_CLKO">I40E_PRTTSYN_CLKO</dfn>(_i)            (0x001E4240 + ((_i) * 32)) /* _i=0...1 */ /* Reset: GLOBR */</u></td></tr>
<tr><th id="2935">2935</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTTSYN_CLKO_MAX_INDEX" data-ref="_M/I40E_PRTTSYN_CLKO_MAX_INDEX">I40E_PRTTSYN_CLKO_MAX_INDEX</dfn>      1</u></td></tr>
<tr><th id="2936">2936</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTTSYN_CLKO_TSYNCLKO_SHIFT" data-ref="_M/I40E_PRTTSYN_CLKO_TSYNCLKO_SHIFT">I40E_PRTTSYN_CLKO_TSYNCLKO_SHIFT</dfn> 0</u></td></tr>
<tr><th id="2937">2937</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTTSYN_CLKO_TSYNCLKO_MASK" data-ref="_M/I40E_PRTTSYN_CLKO_TSYNCLKO_MASK">I40E_PRTTSYN_CLKO_TSYNCLKO_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_PRTTSYN_CLKO_TSYNCLKO_SHIFT)</u></td></tr>
<tr><th id="2938">2938</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTTSYN_CTL0" data-ref="_M/I40E_PRTTSYN_CTL0">I40E_PRTTSYN_CTL0</dfn>                       0x001E4200 /* Reset: GLOBR */</u></td></tr>
<tr><th id="2939">2939</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTTSYN_CTL0_CLEAR_TSYNTIMER_SHIFT" data-ref="_M/I40E_PRTTSYN_CTL0_CLEAR_TSYNTIMER_SHIFT">I40E_PRTTSYN_CTL0_CLEAR_TSYNTIMER_SHIFT</dfn> 0</u></td></tr>
<tr><th id="2940">2940</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTTSYN_CTL0_CLEAR_TSYNTIMER_MASK" data-ref="_M/I40E_PRTTSYN_CTL0_CLEAR_TSYNTIMER_MASK">I40E_PRTTSYN_CTL0_CLEAR_TSYNTIMER_MASK</dfn>  I40E_MASK(0x1, I40E_PRTTSYN_CTL0_CLEAR_TSYNTIMER_SHIFT)</u></td></tr>
<tr><th id="2941">2941</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTTSYN_CTL0_TXTIME_INT_ENA_SHIFT" data-ref="_M/I40E_PRTTSYN_CTL0_TXTIME_INT_ENA_SHIFT">I40E_PRTTSYN_CTL0_TXTIME_INT_ENA_SHIFT</dfn>  1</u></td></tr>
<tr><th id="2942">2942</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTTSYN_CTL0_TXTIME_INT_ENA_MASK" data-ref="_M/I40E_PRTTSYN_CTL0_TXTIME_INT_ENA_MASK">I40E_PRTTSYN_CTL0_TXTIME_INT_ENA_MASK</dfn>   I40E_MASK(0x1, I40E_PRTTSYN_CTL0_TXTIME_INT_ENA_SHIFT)</u></td></tr>
<tr><th id="2943">2943</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTTSYN_CTL0_EVENT_INT_ENA_SHIFT" data-ref="_M/I40E_PRTTSYN_CTL0_EVENT_INT_ENA_SHIFT">I40E_PRTTSYN_CTL0_EVENT_INT_ENA_SHIFT</dfn>   2</u></td></tr>
<tr><th id="2944">2944</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTTSYN_CTL0_EVENT_INT_ENA_MASK" data-ref="_M/I40E_PRTTSYN_CTL0_EVENT_INT_ENA_MASK">I40E_PRTTSYN_CTL0_EVENT_INT_ENA_MASK</dfn>    I40E_MASK(0x1, I40E_PRTTSYN_CTL0_EVENT_INT_ENA_SHIFT)</u></td></tr>
<tr><th id="2945">2945</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTTSYN_CTL0_TGT_INT_ENA_SHIFT" data-ref="_M/I40E_PRTTSYN_CTL0_TGT_INT_ENA_SHIFT">I40E_PRTTSYN_CTL0_TGT_INT_ENA_SHIFT</dfn>     3</u></td></tr>
<tr><th id="2946">2946</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTTSYN_CTL0_TGT_INT_ENA_MASK" data-ref="_M/I40E_PRTTSYN_CTL0_TGT_INT_ENA_MASK">I40E_PRTTSYN_CTL0_TGT_INT_ENA_MASK</dfn>      I40E_MASK(0x1, I40E_PRTTSYN_CTL0_TGT_INT_ENA_SHIFT)</u></td></tr>
<tr><th id="2947">2947</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTTSYN_CTL0_PF_ID_SHIFT" data-ref="_M/I40E_PRTTSYN_CTL0_PF_ID_SHIFT">I40E_PRTTSYN_CTL0_PF_ID_SHIFT</dfn>           8</u></td></tr>
<tr><th id="2948">2948</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTTSYN_CTL0_PF_ID_MASK" data-ref="_M/I40E_PRTTSYN_CTL0_PF_ID_MASK">I40E_PRTTSYN_CTL0_PF_ID_MASK</dfn>            I40E_MASK(0xF, I40E_PRTTSYN_CTL0_PF_ID_SHIFT)</u></td></tr>
<tr><th id="2949">2949</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTTSYN_CTL0_TSYNACT_SHIFT" data-ref="_M/I40E_PRTTSYN_CTL0_TSYNACT_SHIFT">I40E_PRTTSYN_CTL0_TSYNACT_SHIFT</dfn>         12</u></td></tr>
<tr><th id="2950">2950</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTTSYN_CTL0_TSYNACT_MASK" data-ref="_M/I40E_PRTTSYN_CTL0_TSYNACT_MASK">I40E_PRTTSYN_CTL0_TSYNACT_MASK</dfn>          I40E_MASK(0x3, I40E_PRTTSYN_CTL0_TSYNACT_SHIFT)</u></td></tr>
<tr><th id="2951">2951</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTTSYN_CTL0_TSYNENA_SHIFT" data-ref="_M/I40E_PRTTSYN_CTL0_TSYNENA_SHIFT">I40E_PRTTSYN_CTL0_TSYNENA_SHIFT</dfn>         31</u></td></tr>
<tr><th id="2952">2952</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTTSYN_CTL0_TSYNENA_MASK" data-ref="_M/I40E_PRTTSYN_CTL0_TSYNENA_MASK">I40E_PRTTSYN_CTL0_TSYNENA_MASK</dfn>          I40E_MASK(0x1, I40E_PRTTSYN_CTL0_TSYNENA_SHIFT)</u></td></tr>
<tr><th id="2953">2953</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTTSYN_CTL1" data-ref="_M/I40E_PRTTSYN_CTL1">I40E_PRTTSYN_CTL1</dfn>                   0x00085020 /* Reset: CORER */</u></td></tr>
<tr><th id="2954">2954</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTTSYN_CTL1_V1MESSTYPE0_SHIFT" data-ref="_M/I40E_PRTTSYN_CTL1_V1MESSTYPE0_SHIFT">I40E_PRTTSYN_CTL1_V1MESSTYPE0_SHIFT</dfn> 0</u></td></tr>
<tr><th id="2955">2955</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTTSYN_CTL1_V1MESSTYPE0_MASK" data-ref="_M/I40E_PRTTSYN_CTL1_V1MESSTYPE0_MASK">I40E_PRTTSYN_CTL1_V1MESSTYPE0_MASK</dfn>  I40E_MASK(0xFF, I40E_PRTTSYN_CTL1_V1MESSTYPE0_SHIFT)</u></td></tr>
<tr><th id="2956">2956</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTTSYN_CTL1_V1MESSTYPE1_SHIFT" data-ref="_M/I40E_PRTTSYN_CTL1_V1MESSTYPE1_SHIFT">I40E_PRTTSYN_CTL1_V1MESSTYPE1_SHIFT</dfn> 8</u></td></tr>
<tr><th id="2957">2957</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTTSYN_CTL1_V1MESSTYPE1_MASK" data-ref="_M/I40E_PRTTSYN_CTL1_V1MESSTYPE1_MASK">I40E_PRTTSYN_CTL1_V1MESSTYPE1_MASK</dfn>  I40E_MASK(0xFF, I40E_PRTTSYN_CTL1_V1MESSTYPE1_SHIFT)</u></td></tr>
<tr><th id="2958">2958</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTTSYN_CTL1_V2MESSTYPE0_SHIFT" data-ref="_M/I40E_PRTTSYN_CTL1_V2MESSTYPE0_SHIFT">I40E_PRTTSYN_CTL1_V2MESSTYPE0_SHIFT</dfn> 16</u></td></tr>
<tr><th id="2959">2959</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTTSYN_CTL1_V2MESSTYPE0_MASK" data-ref="_M/I40E_PRTTSYN_CTL1_V2MESSTYPE0_MASK">I40E_PRTTSYN_CTL1_V2MESSTYPE0_MASK</dfn>  I40E_MASK(0xF, I40E_PRTTSYN_CTL1_V2MESSTYPE0_SHIFT)</u></td></tr>
<tr><th id="2960">2960</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTTSYN_CTL1_V2MESSTYPE1_SHIFT" data-ref="_M/I40E_PRTTSYN_CTL1_V2MESSTYPE1_SHIFT">I40E_PRTTSYN_CTL1_V2MESSTYPE1_SHIFT</dfn> 20</u></td></tr>
<tr><th id="2961">2961</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTTSYN_CTL1_V2MESSTYPE1_MASK" data-ref="_M/I40E_PRTTSYN_CTL1_V2MESSTYPE1_MASK">I40E_PRTTSYN_CTL1_V2MESSTYPE1_MASK</dfn>  I40E_MASK(0xF, I40E_PRTTSYN_CTL1_V2MESSTYPE1_SHIFT)</u></td></tr>
<tr><th id="2962">2962</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTTSYN_CTL1_TSYNTYPE_SHIFT" data-ref="_M/I40E_PRTTSYN_CTL1_TSYNTYPE_SHIFT">I40E_PRTTSYN_CTL1_TSYNTYPE_SHIFT</dfn>    24</u></td></tr>
<tr><th id="2963">2963</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTTSYN_CTL1_TSYNTYPE_MASK" data-ref="_M/I40E_PRTTSYN_CTL1_TSYNTYPE_MASK">I40E_PRTTSYN_CTL1_TSYNTYPE_MASK</dfn>     I40E_MASK(0x3, I40E_PRTTSYN_CTL1_TSYNTYPE_SHIFT)</u></td></tr>
<tr><th id="2964">2964</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTTSYN_CTL1_UDP_ENA_SHIFT" data-ref="_M/I40E_PRTTSYN_CTL1_UDP_ENA_SHIFT">I40E_PRTTSYN_CTL1_UDP_ENA_SHIFT</dfn>     26</u></td></tr>
<tr><th id="2965">2965</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTTSYN_CTL1_UDP_ENA_MASK" data-ref="_M/I40E_PRTTSYN_CTL1_UDP_ENA_MASK">I40E_PRTTSYN_CTL1_UDP_ENA_MASK</dfn>      I40E_MASK(0x3, I40E_PRTTSYN_CTL1_UDP_ENA_SHIFT)</u></td></tr>
<tr><th id="2966">2966</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTTSYN_CTL1_TSYNENA_SHIFT" data-ref="_M/I40E_PRTTSYN_CTL1_TSYNENA_SHIFT">I40E_PRTTSYN_CTL1_TSYNENA_SHIFT</dfn>     31</u></td></tr>
<tr><th id="2967">2967</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTTSYN_CTL1_TSYNENA_MASK" data-ref="_M/I40E_PRTTSYN_CTL1_TSYNENA_MASK">I40E_PRTTSYN_CTL1_TSYNENA_MASK</dfn>      I40E_MASK(0x1, I40E_PRTTSYN_CTL1_TSYNENA_SHIFT)</u></td></tr>
<tr><th id="2968">2968</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTTSYN_EVNT_H" data-ref="_M/I40E_PRTTSYN_EVNT_H">I40E_PRTTSYN_EVNT_H</dfn>(_i)              (0x001E40C0 + ((_i) * 32)) /* _i=0...1 */ /* Reset: GLOBR */</u></td></tr>
<tr><th id="2969">2969</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTTSYN_EVNT_H_MAX_INDEX" data-ref="_M/I40E_PRTTSYN_EVNT_H_MAX_INDEX">I40E_PRTTSYN_EVNT_H_MAX_INDEX</dfn>        1</u></td></tr>
<tr><th id="2970">2970</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTTSYN_EVNT_H_TSYNEVNT_H_SHIFT" data-ref="_M/I40E_PRTTSYN_EVNT_H_TSYNEVNT_H_SHIFT">I40E_PRTTSYN_EVNT_H_TSYNEVNT_H_SHIFT</dfn> 0</u></td></tr>
<tr><th id="2971">2971</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTTSYN_EVNT_H_TSYNEVNT_H_MASK" data-ref="_M/I40E_PRTTSYN_EVNT_H_TSYNEVNT_H_MASK">I40E_PRTTSYN_EVNT_H_TSYNEVNT_H_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_PRTTSYN_EVNT_H_TSYNEVNT_H_SHIFT)</u></td></tr>
<tr><th id="2972">2972</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTTSYN_EVNT_L" data-ref="_M/I40E_PRTTSYN_EVNT_L">I40E_PRTTSYN_EVNT_L</dfn>(_i)              (0x001E4080 + ((_i) * 32)) /* _i=0...1 */ /* Reset: GLOBR */</u></td></tr>
<tr><th id="2973">2973</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTTSYN_EVNT_L_MAX_INDEX" data-ref="_M/I40E_PRTTSYN_EVNT_L_MAX_INDEX">I40E_PRTTSYN_EVNT_L_MAX_INDEX</dfn>        1</u></td></tr>
<tr><th id="2974">2974</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTTSYN_EVNT_L_TSYNEVNT_L_SHIFT" data-ref="_M/I40E_PRTTSYN_EVNT_L_TSYNEVNT_L_SHIFT">I40E_PRTTSYN_EVNT_L_TSYNEVNT_L_SHIFT</dfn> 0</u></td></tr>
<tr><th id="2975">2975</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTTSYN_EVNT_L_TSYNEVNT_L_MASK" data-ref="_M/I40E_PRTTSYN_EVNT_L_TSYNEVNT_L_MASK">I40E_PRTTSYN_EVNT_L_TSYNEVNT_L_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_PRTTSYN_EVNT_L_TSYNEVNT_L_SHIFT)</u></td></tr>
<tr><th id="2976">2976</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTTSYN_INC_H" data-ref="_M/I40E_PRTTSYN_INC_H">I40E_PRTTSYN_INC_H</dfn>                 0x001E4060 /* Reset: GLOBR */</u></td></tr>
<tr><th id="2977">2977</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTTSYN_INC_H_TSYNINC_H_SHIFT" data-ref="_M/I40E_PRTTSYN_INC_H_TSYNINC_H_SHIFT">I40E_PRTTSYN_INC_H_TSYNINC_H_SHIFT</dfn> 0</u></td></tr>
<tr><th id="2978">2978</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTTSYN_INC_H_TSYNINC_H_MASK" data-ref="_M/I40E_PRTTSYN_INC_H_TSYNINC_H_MASK">I40E_PRTTSYN_INC_H_TSYNINC_H_MASK</dfn>  I40E_MASK(0x3F, I40E_PRTTSYN_INC_H_TSYNINC_H_SHIFT)</u></td></tr>
<tr><th id="2979">2979</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTTSYN_INC_L" data-ref="_M/I40E_PRTTSYN_INC_L">I40E_PRTTSYN_INC_L</dfn>                 0x001E4040 /* Reset: GLOBR */</u></td></tr>
<tr><th id="2980">2980</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTTSYN_INC_L_TSYNINC_L_SHIFT" data-ref="_M/I40E_PRTTSYN_INC_L_TSYNINC_L_SHIFT">I40E_PRTTSYN_INC_L_TSYNINC_L_SHIFT</dfn> 0</u></td></tr>
<tr><th id="2981">2981</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTTSYN_INC_L_TSYNINC_L_MASK" data-ref="_M/I40E_PRTTSYN_INC_L_TSYNINC_L_MASK">I40E_PRTTSYN_INC_L_TSYNINC_L_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_PRTTSYN_INC_L_TSYNINC_L_SHIFT)</u></td></tr>
<tr><th id="2982">2982</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTTSYN_RXTIME_H" data-ref="_M/I40E_PRTTSYN_RXTIME_H">I40E_PRTTSYN_RXTIME_H</dfn>(_i)            (0x00085040 + ((_i) * 32)) /* _i=0...3 */ /* Reset: CORER */</u></td></tr>
<tr><th id="2983">2983</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTTSYN_RXTIME_H_MAX_INDEX" data-ref="_M/I40E_PRTTSYN_RXTIME_H_MAX_INDEX">I40E_PRTTSYN_RXTIME_H_MAX_INDEX</dfn>      3</u></td></tr>
<tr><th id="2984">2984</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTTSYN_RXTIME_H_RXTIEM_H_SHIFT" data-ref="_M/I40E_PRTTSYN_RXTIME_H_RXTIEM_H_SHIFT">I40E_PRTTSYN_RXTIME_H_RXTIEM_H_SHIFT</dfn> 0</u></td></tr>
<tr><th id="2985">2985</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTTSYN_RXTIME_H_RXTIEM_H_MASK" data-ref="_M/I40E_PRTTSYN_RXTIME_H_RXTIEM_H_MASK">I40E_PRTTSYN_RXTIME_H_RXTIEM_H_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_PRTTSYN_RXTIME_H_RXTIEM_H_SHIFT)</u></td></tr>
<tr><th id="2986">2986</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTTSYN_RXTIME_L" data-ref="_M/I40E_PRTTSYN_RXTIME_L">I40E_PRTTSYN_RXTIME_L</dfn>(_i)            (0x000850C0 + ((_i) * 32)) /* _i=0...3 */ /* Reset: CORER */</u></td></tr>
<tr><th id="2987">2987</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTTSYN_RXTIME_L_MAX_INDEX" data-ref="_M/I40E_PRTTSYN_RXTIME_L_MAX_INDEX">I40E_PRTTSYN_RXTIME_L_MAX_INDEX</dfn>      3</u></td></tr>
<tr><th id="2988">2988</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTTSYN_RXTIME_L_RXTIEM_L_SHIFT" data-ref="_M/I40E_PRTTSYN_RXTIME_L_RXTIEM_L_SHIFT">I40E_PRTTSYN_RXTIME_L_RXTIEM_L_SHIFT</dfn> 0</u></td></tr>
<tr><th id="2989">2989</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTTSYN_RXTIME_L_RXTIEM_L_MASK" data-ref="_M/I40E_PRTTSYN_RXTIME_L_RXTIEM_L_MASK">I40E_PRTTSYN_RXTIME_L_RXTIEM_L_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_PRTTSYN_RXTIME_L_RXTIEM_L_SHIFT)</u></td></tr>
<tr><th id="2990">2990</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTTSYN_STAT_0" data-ref="_M/I40E_PRTTSYN_STAT_0">I40E_PRTTSYN_STAT_0</dfn>              0x001E4220 /* Reset: GLOBR */</u></td></tr>
<tr><th id="2991">2991</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTTSYN_STAT_0_EVENT0_SHIFT" data-ref="_M/I40E_PRTTSYN_STAT_0_EVENT0_SHIFT">I40E_PRTTSYN_STAT_0_EVENT0_SHIFT</dfn> 0</u></td></tr>
<tr><th id="2992">2992</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTTSYN_STAT_0_EVENT0_MASK" data-ref="_M/I40E_PRTTSYN_STAT_0_EVENT0_MASK">I40E_PRTTSYN_STAT_0_EVENT0_MASK</dfn>  I40E_MASK(0x1, I40E_PRTTSYN_STAT_0_EVENT0_SHIFT)</u></td></tr>
<tr><th id="2993">2993</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTTSYN_STAT_0_EVENT1_SHIFT" data-ref="_M/I40E_PRTTSYN_STAT_0_EVENT1_SHIFT">I40E_PRTTSYN_STAT_0_EVENT1_SHIFT</dfn> 1</u></td></tr>
<tr><th id="2994">2994</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTTSYN_STAT_0_EVENT1_MASK" data-ref="_M/I40E_PRTTSYN_STAT_0_EVENT1_MASK">I40E_PRTTSYN_STAT_0_EVENT1_MASK</dfn>  I40E_MASK(0x1, I40E_PRTTSYN_STAT_0_EVENT1_SHIFT)</u></td></tr>
<tr><th id="2995">2995</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTTSYN_STAT_0_TGT0_SHIFT" data-ref="_M/I40E_PRTTSYN_STAT_0_TGT0_SHIFT">I40E_PRTTSYN_STAT_0_TGT0_SHIFT</dfn>   2</u></td></tr>
<tr><th id="2996">2996</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTTSYN_STAT_0_TGT0_MASK" data-ref="_M/I40E_PRTTSYN_STAT_0_TGT0_MASK">I40E_PRTTSYN_STAT_0_TGT0_MASK</dfn>    I40E_MASK(0x1, I40E_PRTTSYN_STAT_0_TGT0_SHIFT)</u></td></tr>
<tr><th id="2997">2997</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTTSYN_STAT_0_TGT1_SHIFT" data-ref="_M/I40E_PRTTSYN_STAT_0_TGT1_SHIFT">I40E_PRTTSYN_STAT_0_TGT1_SHIFT</dfn>   3</u></td></tr>
<tr><th id="2998">2998</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTTSYN_STAT_0_TGT1_MASK" data-ref="_M/I40E_PRTTSYN_STAT_0_TGT1_MASK">I40E_PRTTSYN_STAT_0_TGT1_MASK</dfn>    I40E_MASK(0x1, I40E_PRTTSYN_STAT_0_TGT1_SHIFT)</u></td></tr>
<tr><th id="2999">2999</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTTSYN_STAT_0_TXTIME_SHIFT" data-ref="_M/I40E_PRTTSYN_STAT_0_TXTIME_SHIFT">I40E_PRTTSYN_STAT_0_TXTIME_SHIFT</dfn> 4</u></td></tr>
<tr><th id="3000">3000</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTTSYN_STAT_0_TXTIME_MASK" data-ref="_M/I40E_PRTTSYN_STAT_0_TXTIME_MASK">I40E_PRTTSYN_STAT_0_TXTIME_MASK</dfn>  I40E_MASK(0x1, I40E_PRTTSYN_STAT_0_TXTIME_SHIFT)</u></td></tr>
<tr><th id="3001">3001</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTTSYN_STAT_1" data-ref="_M/I40E_PRTTSYN_STAT_1">I40E_PRTTSYN_STAT_1</dfn>            0x00085140 /* Reset: CORER */</u></td></tr>
<tr><th id="3002">3002</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTTSYN_STAT_1_RXT0_SHIFT" data-ref="_M/I40E_PRTTSYN_STAT_1_RXT0_SHIFT">I40E_PRTTSYN_STAT_1_RXT0_SHIFT</dfn> 0</u></td></tr>
<tr><th id="3003">3003</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTTSYN_STAT_1_RXT0_MASK" data-ref="_M/I40E_PRTTSYN_STAT_1_RXT0_MASK">I40E_PRTTSYN_STAT_1_RXT0_MASK</dfn>  I40E_MASK(0x1, I40E_PRTTSYN_STAT_1_RXT0_SHIFT)</u></td></tr>
<tr><th id="3004">3004</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTTSYN_STAT_1_RXT1_SHIFT" data-ref="_M/I40E_PRTTSYN_STAT_1_RXT1_SHIFT">I40E_PRTTSYN_STAT_1_RXT1_SHIFT</dfn> 1</u></td></tr>
<tr><th id="3005">3005</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTTSYN_STAT_1_RXT1_MASK" data-ref="_M/I40E_PRTTSYN_STAT_1_RXT1_MASK">I40E_PRTTSYN_STAT_1_RXT1_MASK</dfn>  I40E_MASK(0x1, I40E_PRTTSYN_STAT_1_RXT1_SHIFT)</u></td></tr>
<tr><th id="3006">3006</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTTSYN_STAT_1_RXT2_SHIFT" data-ref="_M/I40E_PRTTSYN_STAT_1_RXT2_SHIFT">I40E_PRTTSYN_STAT_1_RXT2_SHIFT</dfn> 2</u></td></tr>
<tr><th id="3007">3007</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTTSYN_STAT_1_RXT2_MASK" data-ref="_M/I40E_PRTTSYN_STAT_1_RXT2_MASK">I40E_PRTTSYN_STAT_1_RXT2_MASK</dfn>  I40E_MASK(0x1, I40E_PRTTSYN_STAT_1_RXT2_SHIFT)</u></td></tr>
<tr><th id="3008">3008</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTTSYN_STAT_1_RXT3_SHIFT" data-ref="_M/I40E_PRTTSYN_STAT_1_RXT3_SHIFT">I40E_PRTTSYN_STAT_1_RXT3_SHIFT</dfn> 3</u></td></tr>
<tr><th id="3009">3009</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTTSYN_STAT_1_RXT3_MASK" data-ref="_M/I40E_PRTTSYN_STAT_1_RXT3_MASK">I40E_PRTTSYN_STAT_1_RXT3_MASK</dfn>  I40E_MASK(0x1, I40E_PRTTSYN_STAT_1_RXT3_SHIFT)</u></td></tr>
<tr><th id="3010">3010</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTTSYN_TGT_H" data-ref="_M/I40E_PRTTSYN_TGT_H">I40E_PRTTSYN_TGT_H</dfn>(_i)              (0x001E4180 + ((_i) * 32)) /* _i=0...1 */ /* Reset: GLOBR */</u></td></tr>
<tr><th id="3011">3011</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTTSYN_TGT_H_MAX_INDEX" data-ref="_M/I40E_PRTTSYN_TGT_H_MAX_INDEX">I40E_PRTTSYN_TGT_H_MAX_INDEX</dfn>        1</u></td></tr>
<tr><th id="3012">3012</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTTSYN_TGT_H_TSYNTGTT_H_SHIFT" data-ref="_M/I40E_PRTTSYN_TGT_H_TSYNTGTT_H_SHIFT">I40E_PRTTSYN_TGT_H_TSYNTGTT_H_SHIFT</dfn> 0</u></td></tr>
<tr><th id="3013">3013</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTTSYN_TGT_H_TSYNTGTT_H_MASK" data-ref="_M/I40E_PRTTSYN_TGT_H_TSYNTGTT_H_MASK">I40E_PRTTSYN_TGT_H_TSYNTGTT_H_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_PRTTSYN_TGT_H_TSYNTGTT_H_SHIFT)</u></td></tr>
<tr><th id="3014">3014</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTTSYN_TGT_L" data-ref="_M/I40E_PRTTSYN_TGT_L">I40E_PRTTSYN_TGT_L</dfn>(_i)              (0x001E4140 + ((_i) * 32)) /* _i=0...1 */ /* Reset: GLOBR */</u></td></tr>
<tr><th id="3015">3015</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTTSYN_TGT_L_MAX_INDEX" data-ref="_M/I40E_PRTTSYN_TGT_L_MAX_INDEX">I40E_PRTTSYN_TGT_L_MAX_INDEX</dfn>        1</u></td></tr>
<tr><th id="3016">3016</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTTSYN_TGT_L_TSYNTGTT_L_SHIFT" data-ref="_M/I40E_PRTTSYN_TGT_L_TSYNTGTT_L_SHIFT">I40E_PRTTSYN_TGT_L_TSYNTGTT_L_SHIFT</dfn> 0</u></td></tr>
<tr><th id="3017">3017</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTTSYN_TGT_L_TSYNTGTT_L_MASK" data-ref="_M/I40E_PRTTSYN_TGT_L_TSYNTGTT_L_MASK">I40E_PRTTSYN_TGT_L_TSYNTGTT_L_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_PRTTSYN_TGT_L_TSYNTGTT_L_SHIFT)</u></td></tr>
<tr><th id="3018">3018</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTTSYN_TIME_H" data-ref="_M/I40E_PRTTSYN_TIME_H">I40E_PRTTSYN_TIME_H</dfn>                  0x001E4120 /* Reset: GLOBR */</u></td></tr>
<tr><th id="3019">3019</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTTSYN_TIME_H_TSYNTIME_H_SHIFT" data-ref="_M/I40E_PRTTSYN_TIME_H_TSYNTIME_H_SHIFT">I40E_PRTTSYN_TIME_H_TSYNTIME_H_SHIFT</dfn> 0</u></td></tr>
<tr><th id="3020">3020</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTTSYN_TIME_H_TSYNTIME_H_MASK" data-ref="_M/I40E_PRTTSYN_TIME_H_TSYNTIME_H_MASK">I40E_PRTTSYN_TIME_H_TSYNTIME_H_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_PRTTSYN_TIME_H_TSYNTIME_H_SHIFT)</u></td></tr>
<tr><th id="3021">3021</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTTSYN_TIME_L" data-ref="_M/I40E_PRTTSYN_TIME_L">I40E_PRTTSYN_TIME_L</dfn>                  0x001E4100 /* Reset: GLOBR */</u></td></tr>
<tr><th id="3022">3022</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTTSYN_TIME_L_TSYNTIME_L_SHIFT" data-ref="_M/I40E_PRTTSYN_TIME_L_TSYNTIME_L_SHIFT">I40E_PRTTSYN_TIME_L_TSYNTIME_L_SHIFT</dfn> 0</u></td></tr>
<tr><th id="3023">3023</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTTSYN_TIME_L_TSYNTIME_L_MASK" data-ref="_M/I40E_PRTTSYN_TIME_L_TSYNTIME_L_MASK">I40E_PRTTSYN_TIME_L_TSYNTIME_L_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_PRTTSYN_TIME_L_TSYNTIME_L_SHIFT)</u></td></tr>
<tr><th id="3024">3024</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTTSYN_TXTIME_H" data-ref="_M/I40E_PRTTSYN_TXTIME_H">I40E_PRTTSYN_TXTIME_H</dfn>                0x001E41E0 /* Reset: GLOBR */</u></td></tr>
<tr><th id="3025">3025</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTTSYN_TXTIME_H_TXTIEM_H_SHIFT" data-ref="_M/I40E_PRTTSYN_TXTIME_H_TXTIEM_H_SHIFT">I40E_PRTTSYN_TXTIME_H_TXTIEM_H_SHIFT</dfn> 0</u></td></tr>
<tr><th id="3026">3026</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTTSYN_TXTIME_H_TXTIEM_H_MASK" data-ref="_M/I40E_PRTTSYN_TXTIME_H_TXTIEM_H_MASK">I40E_PRTTSYN_TXTIME_H_TXTIEM_H_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_PRTTSYN_TXTIME_H_TXTIEM_H_SHIFT)</u></td></tr>
<tr><th id="3027">3027</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTTSYN_TXTIME_L" data-ref="_M/I40E_PRTTSYN_TXTIME_L">I40E_PRTTSYN_TXTIME_L</dfn>                0x001E41C0 /* Reset: GLOBR */</u></td></tr>
<tr><th id="3028">3028</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTTSYN_TXTIME_L_TXTIEM_L_SHIFT" data-ref="_M/I40E_PRTTSYN_TXTIME_L_TXTIEM_L_SHIFT">I40E_PRTTSYN_TXTIME_L_TXTIEM_L_SHIFT</dfn> 0</u></td></tr>
<tr><th id="3029">3029</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTTSYN_TXTIME_L_TXTIEM_L_MASK" data-ref="_M/I40E_PRTTSYN_TXTIME_L_TXTIEM_L_MASK">I40E_PRTTSYN_TXTIME_L_TXTIEM_L_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_PRTTSYN_TXTIME_L_TXTIEM_L_SHIFT)</u></td></tr>
<tr><th id="3030">3030</th><td><u>#define <dfn class="macro" id="_M/I40E_GL_MDET_RX" data-ref="_M/I40E_GL_MDET_RX">I40E_GL_MDET_RX</dfn>                0x0012A510 /* Reset: CORER */</u></td></tr>
<tr><th id="3031">3031</th><td><u>#define <dfn class="macro" id="_M/I40E_GL_MDET_RX_FUNCTION_SHIFT" data-ref="_M/I40E_GL_MDET_RX_FUNCTION_SHIFT">I40E_GL_MDET_RX_FUNCTION_SHIFT</dfn> 0</u></td></tr>
<tr><th id="3032">3032</th><td><u>#define <dfn class="macro" id="_M/I40E_GL_MDET_RX_FUNCTION_MASK" data-ref="_M/I40E_GL_MDET_RX_FUNCTION_MASK">I40E_GL_MDET_RX_FUNCTION_MASK</dfn>  I40E_MASK(0xFF, I40E_GL_MDET_RX_FUNCTION_SHIFT)</u></td></tr>
<tr><th id="3033">3033</th><td><u>#define <dfn class="macro" id="_M/I40E_GL_MDET_RX_EVENT_SHIFT" data-ref="_M/I40E_GL_MDET_RX_EVENT_SHIFT">I40E_GL_MDET_RX_EVENT_SHIFT</dfn>    8</u></td></tr>
<tr><th id="3034">3034</th><td><u>#define <dfn class="macro" id="_M/I40E_GL_MDET_RX_EVENT_MASK" data-ref="_M/I40E_GL_MDET_RX_EVENT_MASK">I40E_GL_MDET_RX_EVENT_MASK</dfn>     I40E_MASK(0x1FF, I40E_GL_MDET_RX_EVENT_SHIFT)</u></td></tr>
<tr><th id="3035">3035</th><td><u>#define <dfn class="macro" id="_M/I40E_GL_MDET_RX_QUEUE_SHIFT" data-ref="_M/I40E_GL_MDET_RX_QUEUE_SHIFT">I40E_GL_MDET_RX_QUEUE_SHIFT</dfn>    17</u></td></tr>
<tr><th id="3036">3036</th><td><u>#define <dfn class="macro" id="_M/I40E_GL_MDET_RX_QUEUE_MASK" data-ref="_M/I40E_GL_MDET_RX_QUEUE_MASK">I40E_GL_MDET_RX_QUEUE_MASK</dfn>     I40E_MASK(0x3FFF, I40E_GL_MDET_RX_QUEUE_SHIFT)</u></td></tr>
<tr><th id="3037">3037</th><td><u>#define <dfn class="macro" id="_M/I40E_GL_MDET_RX_VALID_SHIFT" data-ref="_M/I40E_GL_MDET_RX_VALID_SHIFT">I40E_GL_MDET_RX_VALID_SHIFT</dfn>    31</u></td></tr>
<tr><th id="3038">3038</th><td><u>#define <dfn class="macro" id="_M/I40E_GL_MDET_RX_VALID_MASK" data-ref="_M/I40E_GL_MDET_RX_VALID_MASK">I40E_GL_MDET_RX_VALID_MASK</dfn>     I40E_MASK(0x1, I40E_GL_MDET_RX_VALID_SHIFT)</u></td></tr>
<tr><th id="3039">3039</th><td><u>#define <dfn class="macro" id="_M/I40E_GL_MDET_TX" data-ref="_M/I40E_GL_MDET_TX">I40E_GL_MDET_TX</dfn>              0x000E6480 /* Reset: CORER */</u></td></tr>
<tr><th id="3040">3040</th><td><u>#define <dfn class="macro" id="_M/I40E_GL_MDET_TX_QUEUE_SHIFT" data-ref="_M/I40E_GL_MDET_TX_QUEUE_SHIFT">I40E_GL_MDET_TX_QUEUE_SHIFT</dfn>  0</u></td></tr>
<tr><th id="3041">3041</th><td><u>#define <dfn class="macro" id="_M/I40E_GL_MDET_TX_QUEUE_MASK" data-ref="_M/I40E_GL_MDET_TX_QUEUE_MASK">I40E_GL_MDET_TX_QUEUE_MASK</dfn>   I40E_MASK(0xFFF, I40E_GL_MDET_TX_QUEUE_SHIFT)</u></td></tr>
<tr><th id="3042">3042</th><td><u>#define <dfn class="macro" id="_M/I40E_GL_MDET_TX_VF_NUM_SHIFT" data-ref="_M/I40E_GL_MDET_TX_VF_NUM_SHIFT">I40E_GL_MDET_TX_VF_NUM_SHIFT</dfn> 12</u></td></tr>
<tr><th id="3043">3043</th><td><u>#define <dfn class="macro" id="_M/I40E_GL_MDET_TX_VF_NUM_MASK" data-ref="_M/I40E_GL_MDET_TX_VF_NUM_MASK">I40E_GL_MDET_TX_VF_NUM_MASK</dfn>  I40E_MASK(0x1FF, I40E_GL_MDET_TX_VF_NUM_SHIFT)</u></td></tr>
<tr><th id="3044">3044</th><td><u>#define <dfn class="macro" id="_M/I40E_GL_MDET_TX_PF_NUM_SHIFT" data-ref="_M/I40E_GL_MDET_TX_PF_NUM_SHIFT">I40E_GL_MDET_TX_PF_NUM_SHIFT</dfn> 21</u></td></tr>
<tr><th id="3045">3045</th><td><u>#define <dfn class="macro" id="_M/I40E_GL_MDET_TX_PF_NUM_MASK" data-ref="_M/I40E_GL_MDET_TX_PF_NUM_MASK">I40E_GL_MDET_TX_PF_NUM_MASK</dfn>  I40E_MASK(0xF, I40E_GL_MDET_TX_PF_NUM_SHIFT)</u></td></tr>
<tr><th id="3046">3046</th><td><u>#define <dfn class="macro" id="_M/I40E_GL_MDET_TX_EVENT_SHIFT" data-ref="_M/I40E_GL_MDET_TX_EVENT_SHIFT">I40E_GL_MDET_TX_EVENT_SHIFT</dfn>  25</u></td></tr>
<tr><th id="3047">3047</th><td><u>#define <dfn class="macro" id="_M/I40E_GL_MDET_TX_EVENT_MASK" data-ref="_M/I40E_GL_MDET_TX_EVENT_MASK">I40E_GL_MDET_TX_EVENT_MASK</dfn>   I40E_MASK(0x1F, I40E_GL_MDET_TX_EVENT_SHIFT)</u></td></tr>
<tr><th id="3048">3048</th><td><u>#define <dfn class="macro" id="_M/I40E_GL_MDET_TX_VALID_SHIFT" data-ref="_M/I40E_GL_MDET_TX_VALID_SHIFT">I40E_GL_MDET_TX_VALID_SHIFT</dfn>  31</u></td></tr>
<tr><th id="3049">3049</th><td><u>#define <dfn class="macro" id="_M/I40E_GL_MDET_TX_VALID_MASK" data-ref="_M/I40E_GL_MDET_TX_VALID_MASK">I40E_GL_MDET_TX_VALID_MASK</dfn>   I40E_MASK(0x1, I40E_GL_MDET_TX_VALID_SHIFT)</u></td></tr>
<tr><th id="3050">3050</th><td><u>#define <dfn class="macro" id="_M/I40E_PF_MDET_RX" data-ref="_M/I40E_PF_MDET_RX">I40E_PF_MDET_RX</dfn>             0x0012A400 /* Reset: CORER */</u></td></tr>
<tr><th id="3051">3051</th><td><u>#define <dfn class="macro" id="_M/I40E_PF_MDET_RX_VALID_SHIFT" data-ref="_M/I40E_PF_MDET_RX_VALID_SHIFT">I40E_PF_MDET_RX_VALID_SHIFT</dfn> 0</u></td></tr>
<tr><th id="3052">3052</th><td><u>#define <dfn class="macro" id="_M/I40E_PF_MDET_RX_VALID_MASK" data-ref="_M/I40E_PF_MDET_RX_VALID_MASK">I40E_PF_MDET_RX_VALID_MASK</dfn>  I40E_MASK(0x1, I40E_PF_MDET_RX_VALID_SHIFT)</u></td></tr>
<tr><th id="3053">3053</th><td><u>#define <dfn class="macro" id="_M/I40E_PF_MDET_TX" data-ref="_M/I40E_PF_MDET_TX">I40E_PF_MDET_TX</dfn>             0x000E6400 /* Reset: CORER */</u></td></tr>
<tr><th id="3054">3054</th><td><u>#define <dfn class="macro" id="_M/I40E_PF_MDET_TX_VALID_SHIFT" data-ref="_M/I40E_PF_MDET_TX_VALID_SHIFT">I40E_PF_MDET_TX_VALID_SHIFT</dfn> 0</u></td></tr>
<tr><th id="3055">3055</th><td><u>#define <dfn class="macro" id="_M/I40E_PF_MDET_TX_VALID_MASK" data-ref="_M/I40E_PF_MDET_TX_VALID_MASK">I40E_PF_MDET_TX_VALID_MASK</dfn>  I40E_MASK(0x1, I40E_PF_MDET_TX_VALID_SHIFT)</u></td></tr>
<tr><th id="3056">3056</th><td><u>#define <dfn class="macro" id="_M/I40E_PF_VT_PFALLOC" data-ref="_M/I40E_PF_VT_PFALLOC">I40E_PF_VT_PFALLOC</dfn>               0x001C0500 /* Reset: CORER */</u></td></tr>
<tr><th id="3057">3057</th><td><u>#define <dfn class="macro" id="_M/I40E_PF_VT_PFALLOC_FIRSTVF_SHIFT" data-ref="_M/I40E_PF_VT_PFALLOC_FIRSTVF_SHIFT">I40E_PF_VT_PFALLOC_FIRSTVF_SHIFT</dfn> 0</u></td></tr>
<tr><th id="3058">3058</th><td><u>#define <dfn class="macro" id="_M/I40E_PF_VT_PFALLOC_FIRSTVF_MASK" data-ref="_M/I40E_PF_VT_PFALLOC_FIRSTVF_MASK">I40E_PF_VT_PFALLOC_FIRSTVF_MASK</dfn>  I40E_MASK(0xFF, I40E_PF_VT_PFALLOC_FIRSTVF_SHIFT)</u></td></tr>
<tr><th id="3059">3059</th><td><u>#define <dfn class="macro" id="_M/I40E_PF_VT_PFALLOC_LASTVF_SHIFT" data-ref="_M/I40E_PF_VT_PFALLOC_LASTVF_SHIFT">I40E_PF_VT_PFALLOC_LASTVF_SHIFT</dfn>  8</u></td></tr>
<tr><th id="3060">3060</th><td><u>#define <dfn class="macro" id="_M/I40E_PF_VT_PFALLOC_LASTVF_MASK" data-ref="_M/I40E_PF_VT_PFALLOC_LASTVF_MASK">I40E_PF_VT_PFALLOC_LASTVF_MASK</dfn>   I40E_MASK(0xFF, I40E_PF_VT_PFALLOC_LASTVF_SHIFT)</u></td></tr>
<tr><th id="3061">3061</th><td><u>#define <dfn class="macro" id="_M/I40E_PF_VT_PFALLOC_VALID_SHIFT" data-ref="_M/I40E_PF_VT_PFALLOC_VALID_SHIFT">I40E_PF_VT_PFALLOC_VALID_SHIFT</dfn>   31</u></td></tr>
<tr><th id="3062">3062</th><td><u>#define <dfn class="macro" id="_M/I40E_PF_VT_PFALLOC_VALID_MASK" data-ref="_M/I40E_PF_VT_PFALLOC_VALID_MASK">I40E_PF_VT_PFALLOC_VALID_MASK</dfn>    I40E_MASK(0x1u, I40E_PF_VT_PFALLOC_VALID_SHIFT)</u></td></tr>
<tr><th id="3063">3063</th><td><u>#define <dfn class="macro" id="_M/I40E_VP_MDET_RX" data-ref="_M/I40E_VP_MDET_RX">I40E_VP_MDET_RX</dfn>(_VF)        (0x0012A000 + ((_VF) * 4)) /* _i=0...127 */ /* Reset: CORER */</u></td></tr>
<tr><th id="3064">3064</th><td><u>#define <dfn class="macro" id="_M/I40E_VP_MDET_RX_MAX_INDEX" data-ref="_M/I40E_VP_MDET_RX_MAX_INDEX">I40E_VP_MDET_RX_MAX_INDEX</dfn>   127</u></td></tr>
<tr><th id="3065">3065</th><td><u>#define <dfn class="macro" id="_M/I40E_VP_MDET_RX_VALID_SHIFT" data-ref="_M/I40E_VP_MDET_RX_VALID_SHIFT">I40E_VP_MDET_RX_VALID_SHIFT</dfn> 0</u></td></tr>
<tr><th id="3066">3066</th><td><u>#define <dfn class="macro" id="_M/I40E_VP_MDET_RX_VALID_MASK" data-ref="_M/I40E_VP_MDET_RX_VALID_MASK">I40E_VP_MDET_RX_VALID_MASK</dfn>  I40E_MASK(0x1, I40E_VP_MDET_RX_VALID_SHIFT)</u></td></tr>
<tr><th id="3067">3067</th><td><u>#define <dfn class="macro" id="_M/I40E_VP_MDET_TX" data-ref="_M/I40E_VP_MDET_TX">I40E_VP_MDET_TX</dfn>(_VF)        (0x000E6000 + ((_VF) * 4)) /* _i=0...127 */ /* Reset: CORER */</u></td></tr>
<tr><th id="3068">3068</th><td><u>#define <dfn class="macro" id="_M/I40E_VP_MDET_TX_MAX_INDEX" data-ref="_M/I40E_VP_MDET_TX_MAX_INDEX">I40E_VP_MDET_TX_MAX_INDEX</dfn>   127</u></td></tr>
<tr><th id="3069">3069</th><td><u>#define <dfn class="macro" id="_M/I40E_VP_MDET_TX_VALID_SHIFT" data-ref="_M/I40E_VP_MDET_TX_VALID_SHIFT">I40E_VP_MDET_TX_VALID_SHIFT</dfn> 0</u></td></tr>
<tr><th id="3070">3070</th><td><u>#define <dfn class="macro" id="_M/I40E_VP_MDET_TX_VALID_MASK" data-ref="_M/I40E_VP_MDET_TX_VALID_MASK">I40E_VP_MDET_TX_VALID_MASK</dfn>  I40E_MASK(0x1, I40E_VP_MDET_TX_VALID_SHIFT)</u></td></tr>
<tr><th id="3071">3071</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPM_WUMC" data-ref="_M/I40E_GLPM_WUMC">I40E_GLPM_WUMC</dfn>                    0x0006C800 /* Reset: POR */</u></td></tr>
<tr><th id="3072">3072</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPM_WUMC_NOTCO_SHIFT" data-ref="_M/I40E_GLPM_WUMC_NOTCO_SHIFT">I40E_GLPM_WUMC_NOTCO_SHIFT</dfn>        0</u></td></tr>
<tr><th id="3073">3073</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPM_WUMC_NOTCO_MASK" data-ref="_M/I40E_GLPM_WUMC_NOTCO_MASK">I40E_GLPM_WUMC_NOTCO_MASK</dfn>         I40E_MASK(0x1, I40E_GLPM_WUMC_NOTCO_SHIFT)</u></td></tr>
<tr><th id="3074">3074</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPM_WUMC_SRST_PIN_VAL_SHIFT" data-ref="_M/I40E_GLPM_WUMC_SRST_PIN_VAL_SHIFT">I40E_GLPM_WUMC_SRST_PIN_VAL_SHIFT</dfn> 1</u></td></tr>
<tr><th id="3075">3075</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPM_WUMC_SRST_PIN_VAL_MASK" data-ref="_M/I40E_GLPM_WUMC_SRST_PIN_VAL_MASK">I40E_GLPM_WUMC_SRST_PIN_VAL_MASK</dfn>  I40E_MASK(0x1, I40E_GLPM_WUMC_SRST_PIN_VAL_SHIFT)</u></td></tr>
<tr><th id="3076">3076</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPM_WUMC_ROL_MODE_SHIFT" data-ref="_M/I40E_GLPM_WUMC_ROL_MODE_SHIFT">I40E_GLPM_WUMC_ROL_MODE_SHIFT</dfn>     2</u></td></tr>
<tr><th id="3077">3077</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPM_WUMC_ROL_MODE_MASK" data-ref="_M/I40E_GLPM_WUMC_ROL_MODE_MASK">I40E_GLPM_WUMC_ROL_MODE_MASK</dfn>      I40E_MASK(0x1, I40E_GLPM_WUMC_ROL_MODE_SHIFT)</u></td></tr>
<tr><th id="3078">3078</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPM_WUMC_RESERVED_4_SHIFT" data-ref="_M/I40E_GLPM_WUMC_RESERVED_4_SHIFT">I40E_GLPM_WUMC_RESERVED_4_SHIFT</dfn>   3</u></td></tr>
<tr><th id="3079">3079</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPM_WUMC_RESERVED_4_MASK" data-ref="_M/I40E_GLPM_WUMC_RESERVED_4_MASK">I40E_GLPM_WUMC_RESERVED_4_MASK</dfn>    I40E_MASK(0x1FFF, I40E_GLPM_WUMC_RESERVED_4_SHIFT)</u></td></tr>
<tr><th id="3080">3080</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPM_WUMC_MNG_WU_PF_SHIFT" data-ref="_M/I40E_GLPM_WUMC_MNG_WU_PF_SHIFT">I40E_GLPM_WUMC_MNG_WU_PF_SHIFT</dfn>    16</u></td></tr>
<tr><th id="3081">3081</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPM_WUMC_MNG_WU_PF_MASK" data-ref="_M/I40E_GLPM_WUMC_MNG_WU_PF_MASK">I40E_GLPM_WUMC_MNG_WU_PF_MASK</dfn>     I40E_MASK(0xFFFF, I40E_GLPM_WUMC_MNG_WU_PF_SHIFT)</u></td></tr>
<tr><th id="3082">3082</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPM_APM" data-ref="_M/I40E_PFPM_APM">I40E_PFPM_APM</dfn>            0x000B8080 /* Reset: POR */</u></td></tr>
<tr><th id="3083">3083</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPM_APM_APME_SHIFT" data-ref="_M/I40E_PFPM_APM_APME_SHIFT">I40E_PFPM_APM_APME_SHIFT</dfn> 0</u></td></tr>
<tr><th id="3084">3084</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPM_APM_APME_MASK" data-ref="_M/I40E_PFPM_APM_APME_MASK">I40E_PFPM_APM_APME_MASK</dfn>  I40E_MASK(0x1, I40E_PFPM_APM_APME_SHIFT)</u></td></tr>
<tr><th id="3085">3085</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPM_FHFT_LENGTH" data-ref="_M/I40E_PFPM_FHFT_LENGTH">I40E_PFPM_FHFT_LENGTH</dfn>(_i)          (0x0006A000 + ((_i) * 128)) /* _i=0...7 */ /* Reset: POR */</u></td></tr>
<tr><th id="3086">3086</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPM_FHFT_LENGTH_MAX_INDEX" data-ref="_M/I40E_PFPM_FHFT_LENGTH_MAX_INDEX">I40E_PFPM_FHFT_LENGTH_MAX_INDEX</dfn>    7</u></td></tr>
<tr><th id="3087">3087</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPM_FHFT_LENGTH_LENGTH_SHIFT" data-ref="_M/I40E_PFPM_FHFT_LENGTH_LENGTH_SHIFT">I40E_PFPM_FHFT_LENGTH_LENGTH_SHIFT</dfn> 0</u></td></tr>
<tr><th id="3088">3088</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPM_FHFT_LENGTH_LENGTH_MASK" data-ref="_M/I40E_PFPM_FHFT_LENGTH_LENGTH_MASK">I40E_PFPM_FHFT_LENGTH_LENGTH_MASK</dfn>  I40E_MASK(0xFF, I40E_PFPM_FHFT_LENGTH_LENGTH_SHIFT)</u></td></tr>
<tr><th id="3089">3089</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPM_WUC" data-ref="_M/I40E_PFPM_WUC">I40E_PFPM_WUC</dfn>                 0x0006B200 /* Reset: POR */</u></td></tr>
<tr><th id="3090">3090</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPM_WUC_EN_APM_D0_SHIFT" data-ref="_M/I40E_PFPM_WUC_EN_APM_D0_SHIFT">I40E_PFPM_WUC_EN_APM_D0_SHIFT</dfn> 5</u></td></tr>
<tr><th id="3091">3091</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPM_WUC_EN_APM_D0_MASK" data-ref="_M/I40E_PFPM_WUC_EN_APM_D0_MASK">I40E_PFPM_WUC_EN_APM_D0_MASK</dfn>  I40E_MASK(0x1, I40E_PFPM_WUC_EN_APM_D0_SHIFT)</u></td></tr>
<tr><th id="3092">3092</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPM_WUFC" data-ref="_M/I40E_PFPM_WUFC">I40E_PFPM_WUFC</dfn>                 0x0006B400 /* Reset: POR */</u></td></tr>
<tr><th id="3093">3093</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPM_WUFC_LNKC_SHIFT" data-ref="_M/I40E_PFPM_WUFC_LNKC_SHIFT">I40E_PFPM_WUFC_LNKC_SHIFT</dfn>      0</u></td></tr>
<tr><th id="3094">3094</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPM_WUFC_LNKC_MASK" data-ref="_M/I40E_PFPM_WUFC_LNKC_MASK">I40E_PFPM_WUFC_LNKC_MASK</dfn>       I40E_MASK(0x1, I40E_PFPM_WUFC_LNKC_SHIFT)</u></td></tr>
<tr><th id="3095">3095</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPM_WUFC_MAG_SHIFT" data-ref="_M/I40E_PFPM_WUFC_MAG_SHIFT">I40E_PFPM_WUFC_MAG_SHIFT</dfn>       1</u></td></tr>
<tr><th id="3096">3096</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPM_WUFC_MAG_MASK" data-ref="_M/I40E_PFPM_WUFC_MAG_MASK">I40E_PFPM_WUFC_MAG_MASK</dfn>        I40E_MASK(0x1, I40E_PFPM_WUFC_MAG_SHIFT)</u></td></tr>
<tr><th id="3097">3097</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPM_WUFC_MNG_SHIFT" data-ref="_M/I40E_PFPM_WUFC_MNG_SHIFT">I40E_PFPM_WUFC_MNG_SHIFT</dfn>       3</u></td></tr>
<tr><th id="3098">3098</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPM_WUFC_MNG_MASK" data-ref="_M/I40E_PFPM_WUFC_MNG_MASK">I40E_PFPM_WUFC_MNG_MASK</dfn>        I40E_MASK(0x1, I40E_PFPM_WUFC_MNG_SHIFT)</u></td></tr>
<tr><th id="3099">3099</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPM_WUFC_FLX0_ACT_SHIFT" data-ref="_M/I40E_PFPM_WUFC_FLX0_ACT_SHIFT">I40E_PFPM_WUFC_FLX0_ACT_SHIFT</dfn>  4</u></td></tr>
<tr><th id="3100">3100</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPM_WUFC_FLX0_ACT_MASK" data-ref="_M/I40E_PFPM_WUFC_FLX0_ACT_MASK">I40E_PFPM_WUFC_FLX0_ACT_MASK</dfn>   I40E_MASK(0x1, I40E_PFPM_WUFC_FLX0_ACT_SHIFT)</u></td></tr>
<tr><th id="3101">3101</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPM_WUFC_FLX1_ACT_SHIFT" data-ref="_M/I40E_PFPM_WUFC_FLX1_ACT_SHIFT">I40E_PFPM_WUFC_FLX1_ACT_SHIFT</dfn>  5</u></td></tr>
<tr><th id="3102">3102</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPM_WUFC_FLX1_ACT_MASK" data-ref="_M/I40E_PFPM_WUFC_FLX1_ACT_MASK">I40E_PFPM_WUFC_FLX1_ACT_MASK</dfn>   I40E_MASK(0x1, I40E_PFPM_WUFC_FLX1_ACT_SHIFT)</u></td></tr>
<tr><th id="3103">3103</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPM_WUFC_FLX2_ACT_SHIFT" data-ref="_M/I40E_PFPM_WUFC_FLX2_ACT_SHIFT">I40E_PFPM_WUFC_FLX2_ACT_SHIFT</dfn>  6</u></td></tr>
<tr><th id="3104">3104</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPM_WUFC_FLX2_ACT_MASK" data-ref="_M/I40E_PFPM_WUFC_FLX2_ACT_MASK">I40E_PFPM_WUFC_FLX2_ACT_MASK</dfn>   I40E_MASK(0x1, I40E_PFPM_WUFC_FLX2_ACT_SHIFT)</u></td></tr>
<tr><th id="3105">3105</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPM_WUFC_FLX3_ACT_SHIFT" data-ref="_M/I40E_PFPM_WUFC_FLX3_ACT_SHIFT">I40E_PFPM_WUFC_FLX3_ACT_SHIFT</dfn>  7</u></td></tr>
<tr><th id="3106">3106</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPM_WUFC_FLX3_ACT_MASK" data-ref="_M/I40E_PFPM_WUFC_FLX3_ACT_MASK">I40E_PFPM_WUFC_FLX3_ACT_MASK</dfn>   I40E_MASK(0x1, I40E_PFPM_WUFC_FLX3_ACT_SHIFT)</u></td></tr>
<tr><th id="3107">3107</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPM_WUFC_FLX4_ACT_SHIFT" data-ref="_M/I40E_PFPM_WUFC_FLX4_ACT_SHIFT">I40E_PFPM_WUFC_FLX4_ACT_SHIFT</dfn>  8</u></td></tr>
<tr><th id="3108">3108</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPM_WUFC_FLX4_ACT_MASK" data-ref="_M/I40E_PFPM_WUFC_FLX4_ACT_MASK">I40E_PFPM_WUFC_FLX4_ACT_MASK</dfn>   I40E_MASK(0x1, I40E_PFPM_WUFC_FLX4_ACT_SHIFT)</u></td></tr>
<tr><th id="3109">3109</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPM_WUFC_FLX5_ACT_SHIFT" data-ref="_M/I40E_PFPM_WUFC_FLX5_ACT_SHIFT">I40E_PFPM_WUFC_FLX5_ACT_SHIFT</dfn>  9</u></td></tr>
<tr><th id="3110">3110</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPM_WUFC_FLX5_ACT_MASK" data-ref="_M/I40E_PFPM_WUFC_FLX5_ACT_MASK">I40E_PFPM_WUFC_FLX5_ACT_MASK</dfn>   I40E_MASK(0x1, I40E_PFPM_WUFC_FLX5_ACT_SHIFT)</u></td></tr>
<tr><th id="3111">3111</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPM_WUFC_FLX6_ACT_SHIFT" data-ref="_M/I40E_PFPM_WUFC_FLX6_ACT_SHIFT">I40E_PFPM_WUFC_FLX6_ACT_SHIFT</dfn>  10</u></td></tr>
<tr><th id="3112">3112</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPM_WUFC_FLX6_ACT_MASK" data-ref="_M/I40E_PFPM_WUFC_FLX6_ACT_MASK">I40E_PFPM_WUFC_FLX6_ACT_MASK</dfn>   I40E_MASK(0x1, I40E_PFPM_WUFC_FLX6_ACT_SHIFT)</u></td></tr>
<tr><th id="3113">3113</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPM_WUFC_FLX7_ACT_SHIFT" data-ref="_M/I40E_PFPM_WUFC_FLX7_ACT_SHIFT">I40E_PFPM_WUFC_FLX7_ACT_SHIFT</dfn>  11</u></td></tr>
<tr><th id="3114">3114</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPM_WUFC_FLX7_ACT_MASK" data-ref="_M/I40E_PFPM_WUFC_FLX7_ACT_MASK">I40E_PFPM_WUFC_FLX7_ACT_MASK</dfn>   I40E_MASK(0x1, I40E_PFPM_WUFC_FLX7_ACT_SHIFT)</u></td></tr>
<tr><th id="3115">3115</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPM_WUFC_FLX0_SHIFT" data-ref="_M/I40E_PFPM_WUFC_FLX0_SHIFT">I40E_PFPM_WUFC_FLX0_SHIFT</dfn>      16</u></td></tr>
<tr><th id="3116">3116</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPM_WUFC_FLX0_MASK" data-ref="_M/I40E_PFPM_WUFC_FLX0_MASK">I40E_PFPM_WUFC_FLX0_MASK</dfn>       I40E_MASK(0x1, I40E_PFPM_WUFC_FLX0_SHIFT)</u></td></tr>
<tr><th id="3117">3117</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPM_WUFC_FLX1_SHIFT" data-ref="_M/I40E_PFPM_WUFC_FLX1_SHIFT">I40E_PFPM_WUFC_FLX1_SHIFT</dfn>      17</u></td></tr>
<tr><th id="3118">3118</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPM_WUFC_FLX1_MASK" data-ref="_M/I40E_PFPM_WUFC_FLX1_MASK">I40E_PFPM_WUFC_FLX1_MASK</dfn>       I40E_MASK(0x1, I40E_PFPM_WUFC_FLX1_SHIFT)</u></td></tr>
<tr><th id="3119">3119</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPM_WUFC_FLX2_SHIFT" data-ref="_M/I40E_PFPM_WUFC_FLX2_SHIFT">I40E_PFPM_WUFC_FLX2_SHIFT</dfn>      18</u></td></tr>
<tr><th id="3120">3120</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPM_WUFC_FLX2_MASK" data-ref="_M/I40E_PFPM_WUFC_FLX2_MASK">I40E_PFPM_WUFC_FLX2_MASK</dfn>       I40E_MASK(0x1, I40E_PFPM_WUFC_FLX2_SHIFT)</u></td></tr>
<tr><th id="3121">3121</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPM_WUFC_FLX3_SHIFT" data-ref="_M/I40E_PFPM_WUFC_FLX3_SHIFT">I40E_PFPM_WUFC_FLX3_SHIFT</dfn>      19</u></td></tr>
<tr><th id="3122">3122</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPM_WUFC_FLX3_MASK" data-ref="_M/I40E_PFPM_WUFC_FLX3_MASK">I40E_PFPM_WUFC_FLX3_MASK</dfn>       I40E_MASK(0x1, I40E_PFPM_WUFC_FLX3_SHIFT)</u></td></tr>
<tr><th id="3123">3123</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPM_WUFC_FLX4_SHIFT" data-ref="_M/I40E_PFPM_WUFC_FLX4_SHIFT">I40E_PFPM_WUFC_FLX4_SHIFT</dfn>      20</u></td></tr>
<tr><th id="3124">3124</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPM_WUFC_FLX4_MASK" data-ref="_M/I40E_PFPM_WUFC_FLX4_MASK">I40E_PFPM_WUFC_FLX4_MASK</dfn>       I40E_MASK(0x1, I40E_PFPM_WUFC_FLX4_SHIFT)</u></td></tr>
<tr><th id="3125">3125</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPM_WUFC_FLX5_SHIFT" data-ref="_M/I40E_PFPM_WUFC_FLX5_SHIFT">I40E_PFPM_WUFC_FLX5_SHIFT</dfn>      21</u></td></tr>
<tr><th id="3126">3126</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPM_WUFC_FLX5_MASK" data-ref="_M/I40E_PFPM_WUFC_FLX5_MASK">I40E_PFPM_WUFC_FLX5_MASK</dfn>       I40E_MASK(0x1, I40E_PFPM_WUFC_FLX5_SHIFT)</u></td></tr>
<tr><th id="3127">3127</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPM_WUFC_FLX6_SHIFT" data-ref="_M/I40E_PFPM_WUFC_FLX6_SHIFT">I40E_PFPM_WUFC_FLX6_SHIFT</dfn>      22</u></td></tr>
<tr><th id="3128">3128</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPM_WUFC_FLX6_MASK" data-ref="_M/I40E_PFPM_WUFC_FLX6_MASK">I40E_PFPM_WUFC_FLX6_MASK</dfn>       I40E_MASK(0x1, I40E_PFPM_WUFC_FLX6_SHIFT)</u></td></tr>
<tr><th id="3129">3129</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPM_WUFC_FLX7_SHIFT" data-ref="_M/I40E_PFPM_WUFC_FLX7_SHIFT">I40E_PFPM_WUFC_FLX7_SHIFT</dfn>      23</u></td></tr>
<tr><th id="3130">3130</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPM_WUFC_FLX7_MASK" data-ref="_M/I40E_PFPM_WUFC_FLX7_MASK">I40E_PFPM_WUFC_FLX7_MASK</dfn>       I40E_MASK(0x1, I40E_PFPM_WUFC_FLX7_SHIFT)</u></td></tr>
<tr><th id="3131">3131</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPM_WUFC_FW_RST_WK_SHIFT" data-ref="_M/I40E_PFPM_WUFC_FW_RST_WK_SHIFT">I40E_PFPM_WUFC_FW_RST_WK_SHIFT</dfn> 31</u></td></tr>
<tr><th id="3132">3132</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPM_WUFC_FW_RST_WK_MASK" data-ref="_M/I40E_PFPM_WUFC_FW_RST_WK_MASK">I40E_PFPM_WUFC_FW_RST_WK_MASK</dfn>  I40E_MASK(0x1, I40E_PFPM_WUFC_FW_RST_WK_SHIFT)</u></td></tr>
<tr><th id="3133">3133</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPM_WUS" data-ref="_M/I40E_PFPM_WUS">I40E_PFPM_WUS</dfn>                  0x0006B600 /* Reset: POR */</u></td></tr>
<tr><th id="3134">3134</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPM_WUS_LNKC_SHIFT" data-ref="_M/I40E_PFPM_WUS_LNKC_SHIFT">I40E_PFPM_WUS_LNKC_SHIFT</dfn>       0</u></td></tr>
<tr><th id="3135">3135</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPM_WUS_LNKC_MASK" data-ref="_M/I40E_PFPM_WUS_LNKC_MASK">I40E_PFPM_WUS_LNKC_MASK</dfn>        I40E_MASK(0x1, I40E_PFPM_WUS_LNKC_SHIFT)</u></td></tr>
<tr><th id="3136">3136</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPM_WUS_MAG_SHIFT" data-ref="_M/I40E_PFPM_WUS_MAG_SHIFT">I40E_PFPM_WUS_MAG_SHIFT</dfn>        1</u></td></tr>
<tr><th id="3137">3137</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPM_WUS_MAG_MASK" data-ref="_M/I40E_PFPM_WUS_MAG_MASK">I40E_PFPM_WUS_MAG_MASK</dfn>         I40E_MASK(0x1, I40E_PFPM_WUS_MAG_SHIFT)</u></td></tr>
<tr><th id="3138">3138</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPM_WUS_PME_STATUS_SHIFT" data-ref="_M/I40E_PFPM_WUS_PME_STATUS_SHIFT">I40E_PFPM_WUS_PME_STATUS_SHIFT</dfn> 2</u></td></tr>
<tr><th id="3139">3139</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPM_WUS_PME_STATUS_MASK" data-ref="_M/I40E_PFPM_WUS_PME_STATUS_MASK">I40E_PFPM_WUS_PME_STATUS_MASK</dfn>  I40E_MASK(0x1, I40E_PFPM_WUS_PME_STATUS_SHIFT)</u></td></tr>
<tr><th id="3140">3140</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPM_WUS_MNG_SHIFT" data-ref="_M/I40E_PFPM_WUS_MNG_SHIFT">I40E_PFPM_WUS_MNG_SHIFT</dfn>        3</u></td></tr>
<tr><th id="3141">3141</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPM_WUS_MNG_MASK" data-ref="_M/I40E_PFPM_WUS_MNG_MASK">I40E_PFPM_WUS_MNG_MASK</dfn>         I40E_MASK(0x1, I40E_PFPM_WUS_MNG_SHIFT)</u></td></tr>
<tr><th id="3142">3142</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPM_WUS_FLX0_SHIFT" data-ref="_M/I40E_PFPM_WUS_FLX0_SHIFT">I40E_PFPM_WUS_FLX0_SHIFT</dfn>       16</u></td></tr>
<tr><th id="3143">3143</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPM_WUS_FLX0_MASK" data-ref="_M/I40E_PFPM_WUS_FLX0_MASK">I40E_PFPM_WUS_FLX0_MASK</dfn>        I40E_MASK(0x1, I40E_PFPM_WUS_FLX0_SHIFT)</u></td></tr>
<tr><th id="3144">3144</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPM_WUS_FLX1_SHIFT" data-ref="_M/I40E_PFPM_WUS_FLX1_SHIFT">I40E_PFPM_WUS_FLX1_SHIFT</dfn>       17</u></td></tr>
<tr><th id="3145">3145</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPM_WUS_FLX1_MASK" data-ref="_M/I40E_PFPM_WUS_FLX1_MASK">I40E_PFPM_WUS_FLX1_MASK</dfn>        I40E_MASK(0x1, I40E_PFPM_WUS_FLX1_SHIFT)</u></td></tr>
<tr><th id="3146">3146</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPM_WUS_FLX2_SHIFT" data-ref="_M/I40E_PFPM_WUS_FLX2_SHIFT">I40E_PFPM_WUS_FLX2_SHIFT</dfn>       18</u></td></tr>
<tr><th id="3147">3147</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPM_WUS_FLX2_MASK" data-ref="_M/I40E_PFPM_WUS_FLX2_MASK">I40E_PFPM_WUS_FLX2_MASK</dfn>        I40E_MASK(0x1, I40E_PFPM_WUS_FLX2_SHIFT)</u></td></tr>
<tr><th id="3148">3148</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPM_WUS_FLX3_SHIFT" data-ref="_M/I40E_PFPM_WUS_FLX3_SHIFT">I40E_PFPM_WUS_FLX3_SHIFT</dfn>       19</u></td></tr>
<tr><th id="3149">3149</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPM_WUS_FLX3_MASK" data-ref="_M/I40E_PFPM_WUS_FLX3_MASK">I40E_PFPM_WUS_FLX3_MASK</dfn>        I40E_MASK(0x1, I40E_PFPM_WUS_FLX3_SHIFT)</u></td></tr>
<tr><th id="3150">3150</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPM_WUS_FLX4_SHIFT" data-ref="_M/I40E_PFPM_WUS_FLX4_SHIFT">I40E_PFPM_WUS_FLX4_SHIFT</dfn>       20</u></td></tr>
<tr><th id="3151">3151</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPM_WUS_FLX4_MASK" data-ref="_M/I40E_PFPM_WUS_FLX4_MASK">I40E_PFPM_WUS_FLX4_MASK</dfn>        I40E_MASK(0x1, I40E_PFPM_WUS_FLX4_SHIFT)</u></td></tr>
<tr><th id="3152">3152</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPM_WUS_FLX5_SHIFT" data-ref="_M/I40E_PFPM_WUS_FLX5_SHIFT">I40E_PFPM_WUS_FLX5_SHIFT</dfn>       21</u></td></tr>
<tr><th id="3153">3153</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPM_WUS_FLX5_MASK" data-ref="_M/I40E_PFPM_WUS_FLX5_MASK">I40E_PFPM_WUS_FLX5_MASK</dfn>        I40E_MASK(0x1, I40E_PFPM_WUS_FLX5_SHIFT)</u></td></tr>
<tr><th id="3154">3154</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPM_WUS_FLX6_SHIFT" data-ref="_M/I40E_PFPM_WUS_FLX6_SHIFT">I40E_PFPM_WUS_FLX6_SHIFT</dfn>       22</u></td></tr>
<tr><th id="3155">3155</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPM_WUS_FLX6_MASK" data-ref="_M/I40E_PFPM_WUS_FLX6_MASK">I40E_PFPM_WUS_FLX6_MASK</dfn>        I40E_MASK(0x1, I40E_PFPM_WUS_FLX6_SHIFT)</u></td></tr>
<tr><th id="3156">3156</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPM_WUS_FLX7_SHIFT" data-ref="_M/I40E_PFPM_WUS_FLX7_SHIFT">I40E_PFPM_WUS_FLX7_SHIFT</dfn>       23</u></td></tr>
<tr><th id="3157">3157</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPM_WUS_FLX7_MASK" data-ref="_M/I40E_PFPM_WUS_FLX7_MASK">I40E_PFPM_WUS_FLX7_MASK</dfn>        I40E_MASK(0x1, I40E_PFPM_WUS_FLX7_SHIFT)</u></td></tr>
<tr><th id="3158">3158</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPM_WUS_FW_RST_WK_SHIFT" data-ref="_M/I40E_PFPM_WUS_FW_RST_WK_SHIFT">I40E_PFPM_WUS_FW_RST_WK_SHIFT</dfn>  31</u></td></tr>
<tr><th id="3159">3159</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPM_WUS_FW_RST_WK_MASK" data-ref="_M/I40E_PFPM_WUS_FW_RST_WK_MASK">I40E_PFPM_WUS_FW_RST_WK_MASK</dfn>   I40E_MASK(0x1, I40E_PFPM_WUS_FW_RST_WK_SHIFT)</u></td></tr>
<tr><th id="3160">3160</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTPM_FHFHR" data-ref="_M/I40E_PRTPM_FHFHR">I40E_PRTPM_FHFHR</dfn>                 0x0006C000 /* Reset: POR */</u></td></tr>
<tr><th id="3161">3161</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTPM_FHFHR_UNICAST_SHIFT" data-ref="_M/I40E_PRTPM_FHFHR_UNICAST_SHIFT">I40E_PRTPM_FHFHR_UNICAST_SHIFT</dfn>   0</u></td></tr>
<tr><th id="3162">3162</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTPM_FHFHR_UNICAST_MASK" data-ref="_M/I40E_PRTPM_FHFHR_UNICAST_MASK">I40E_PRTPM_FHFHR_UNICAST_MASK</dfn>    I40E_MASK(0x1, I40E_PRTPM_FHFHR_UNICAST_SHIFT)</u></td></tr>
<tr><th id="3163">3163</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTPM_FHFHR_MULTICAST_SHIFT" data-ref="_M/I40E_PRTPM_FHFHR_MULTICAST_SHIFT">I40E_PRTPM_FHFHR_MULTICAST_SHIFT</dfn> 1</u></td></tr>
<tr><th id="3164">3164</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTPM_FHFHR_MULTICAST_MASK" data-ref="_M/I40E_PRTPM_FHFHR_MULTICAST_MASK">I40E_PRTPM_FHFHR_MULTICAST_MASK</dfn>  I40E_MASK(0x1, I40E_PRTPM_FHFHR_MULTICAST_SHIFT)</u></td></tr>
<tr><th id="3165">3165</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTPM_SAH" data-ref="_M/I40E_PRTPM_SAH">I40E_PRTPM_SAH</dfn>(_i)             (0x001E44C0 + ((_i) * 32)) /* _i=0...3 */ /* Reset: PFR */</u></td></tr>
<tr><th id="3166">3166</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTPM_SAH_MAX_INDEX" data-ref="_M/I40E_PRTPM_SAH_MAX_INDEX">I40E_PRTPM_SAH_MAX_INDEX</dfn>       3</u></td></tr>
<tr><th id="3167">3167</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTPM_SAH_PFPM_SAH_SHIFT" data-ref="_M/I40E_PRTPM_SAH_PFPM_SAH_SHIFT">I40E_PRTPM_SAH_PFPM_SAH_SHIFT</dfn>  0</u></td></tr>
<tr><th id="3168">3168</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTPM_SAH_PFPM_SAH_MASK" data-ref="_M/I40E_PRTPM_SAH_PFPM_SAH_MASK">I40E_PRTPM_SAH_PFPM_SAH_MASK</dfn>   I40E_MASK(0xFFFF, I40E_PRTPM_SAH_PFPM_SAH_SHIFT)</u></td></tr>
<tr><th id="3169">3169</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTPM_SAH_PF_NUM_SHIFT" data-ref="_M/I40E_PRTPM_SAH_PF_NUM_SHIFT">I40E_PRTPM_SAH_PF_NUM_SHIFT</dfn>    26</u></td></tr>
<tr><th id="3170">3170</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTPM_SAH_PF_NUM_MASK" data-ref="_M/I40E_PRTPM_SAH_PF_NUM_MASK">I40E_PRTPM_SAH_PF_NUM_MASK</dfn>     I40E_MASK(0xF, I40E_PRTPM_SAH_PF_NUM_SHIFT)</u></td></tr>
<tr><th id="3171">3171</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTPM_SAH_MC_MAG_EN_SHIFT" data-ref="_M/I40E_PRTPM_SAH_MC_MAG_EN_SHIFT">I40E_PRTPM_SAH_MC_MAG_EN_SHIFT</dfn> 30</u></td></tr>
<tr><th id="3172">3172</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTPM_SAH_MC_MAG_EN_MASK" data-ref="_M/I40E_PRTPM_SAH_MC_MAG_EN_MASK">I40E_PRTPM_SAH_MC_MAG_EN_MASK</dfn>  I40E_MASK(0x1, I40E_PRTPM_SAH_MC_MAG_EN_SHIFT)</u></td></tr>
<tr><th id="3173">3173</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTPM_SAH_AV_SHIFT" data-ref="_M/I40E_PRTPM_SAH_AV_SHIFT">I40E_PRTPM_SAH_AV_SHIFT</dfn>        31</u></td></tr>
<tr><th id="3174">3174</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTPM_SAH_AV_MASK" data-ref="_M/I40E_PRTPM_SAH_AV_MASK">I40E_PRTPM_SAH_AV_MASK</dfn>         I40E_MASK(0x1, I40E_PRTPM_SAH_AV_SHIFT)</u></td></tr>
<tr><th id="3175">3175</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTPM_SAL" data-ref="_M/I40E_PRTPM_SAL">I40E_PRTPM_SAL</dfn>(_i)            (0x001E4440 + ((_i) * 32)) /* _i=0...3 */ /* Reset: PFR */</u></td></tr>
<tr><th id="3176">3176</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTPM_SAL_MAX_INDEX" data-ref="_M/I40E_PRTPM_SAL_MAX_INDEX">I40E_PRTPM_SAL_MAX_INDEX</dfn>      3</u></td></tr>
<tr><th id="3177">3177</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTPM_SAL_PFPM_SAL_SHIFT" data-ref="_M/I40E_PRTPM_SAL_PFPM_SAL_SHIFT">I40E_PRTPM_SAL_PFPM_SAL_SHIFT</dfn> 0</u></td></tr>
<tr><th id="3178">3178</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTPM_SAL_PFPM_SAL_MASK" data-ref="_M/I40E_PRTPM_SAL_PFPM_SAL_MASK">I40E_PRTPM_SAL_PFPM_SAL_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_PRTPM_SAL_PFPM_SAL_SHIFT)</u></td></tr>
<tr><th id="3179">3179</th><td><u>#<span data-ppcond="1643">endif</span> /* PF_DRIVER */</u></td></tr>
<tr><th id="3180">3180</th><td><u>#define <dfn class="macro" id="_M/I40E_VF_ARQBAH1" data-ref="_M/I40E_VF_ARQBAH1">I40E_VF_ARQBAH1</dfn>              0x00006000 /* Reset: EMPR */</u></td></tr>
<tr><th id="3181">3181</th><td><u>#define <dfn class="macro" id="_M/I40E_VF_ARQBAH1_ARQBAH_SHIFT" data-ref="_M/I40E_VF_ARQBAH1_ARQBAH_SHIFT">I40E_VF_ARQBAH1_ARQBAH_SHIFT</dfn> 0</u></td></tr>
<tr><th id="3182">3182</th><td><u>#define <dfn class="macro" id="_M/I40E_VF_ARQBAH1_ARQBAH_MASK" data-ref="_M/I40E_VF_ARQBAH1_ARQBAH_MASK">I40E_VF_ARQBAH1_ARQBAH_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_VF_ARQBAH1_ARQBAH_SHIFT)</u></td></tr>
<tr><th id="3183">3183</th><td><u>#define <dfn class="macro" id="_M/I40E_VF_ARQBAL1" data-ref="_M/I40E_VF_ARQBAL1">I40E_VF_ARQBAL1</dfn>              0x00006C00 /* Reset: EMPR */</u></td></tr>
<tr><th id="3184">3184</th><td><u>#define <dfn class="macro" id="_M/I40E_VF_ARQBAL1_ARQBAL_SHIFT" data-ref="_M/I40E_VF_ARQBAL1_ARQBAL_SHIFT">I40E_VF_ARQBAL1_ARQBAL_SHIFT</dfn> 0</u></td></tr>
<tr><th id="3185">3185</th><td><u>#define <dfn class="macro" id="_M/I40E_VF_ARQBAL1_ARQBAL_MASK" data-ref="_M/I40E_VF_ARQBAL1_ARQBAL_MASK">I40E_VF_ARQBAL1_ARQBAL_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_VF_ARQBAL1_ARQBAL_SHIFT)</u></td></tr>
<tr><th id="3186">3186</th><td><u>#define <dfn class="macro" id="_M/I40E_VF_ARQH1" data-ref="_M/I40E_VF_ARQH1">I40E_VF_ARQH1</dfn>            0x00007400 /* Reset: EMPR */</u></td></tr>
<tr><th id="3187">3187</th><td><u>#define <dfn class="macro" id="_M/I40E_VF_ARQH1_ARQH_SHIFT" data-ref="_M/I40E_VF_ARQH1_ARQH_SHIFT">I40E_VF_ARQH1_ARQH_SHIFT</dfn> 0</u></td></tr>
<tr><th id="3188">3188</th><td><u>#define <dfn class="macro" id="_M/I40E_VF_ARQH1_ARQH_MASK" data-ref="_M/I40E_VF_ARQH1_ARQH_MASK">I40E_VF_ARQH1_ARQH_MASK</dfn>  I40E_MASK(0x3FF, I40E_VF_ARQH1_ARQH_SHIFT)</u></td></tr>
<tr><th id="3189">3189</th><td><u>#define <dfn class="macro" id="_M/I40E_VF_ARQLEN1" data-ref="_M/I40E_VF_ARQLEN1">I40E_VF_ARQLEN1</dfn>                 0x00008000 /* Reset: EMPR */</u></td></tr>
<tr><th id="3190">3190</th><td><u>#define <dfn class="macro" id="_M/I40E_VF_ARQLEN1_ARQLEN_SHIFT" data-ref="_M/I40E_VF_ARQLEN1_ARQLEN_SHIFT">I40E_VF_ARQLEN1_ARQLEN_SHIFT</dfn>    0</u></td></tr>
<tr><th id="3191">3191</th><td><u>#define <dfn class="macro" id="_M/I40E_VF_ARQLEN1_ARQLEN_MASK" data-ref="_M/I40E_VF_ARQLEN1_ARQLEN_MASK">I40E_VF_ARQLEN1_ARQLEN_MASK</dfn>     I40E_MASK(0x3FF, I40E_VF_ARQLEN1_ARQLEN_SHIFT)</u></td></tr>
<tr><th id="3192">3192</th><td><u>#define <dfn class="macro" id="_M/I40E_VF_ARQLEN1_ARQVFE_SHIFT" data-ref="_M/I40E_VF_ARQLEN1_ARQVFE_SHIFT">I40E_VF_ARQLEN1_ARQVFE_SHIFT</dfn>    28</u></td></tr>
<tr><th id="3193">3193</th><td><u>#define <dfn class="macro" id="_M/I40E_VF_ARQLEN1_ARQVFE_MASK" data-ref="_M/I40E_VF_ARQLEN1_ARQVFE_MASK">I40E_VF_ARQLEN1_ARQVFE_MASK</dfn>     I40E_MASK(0x1, I40E_VF_ARQLEN1_ARQVFE_SHIFT)</u></td></tr>
<tr><th id="3194">3194</th><td><u>#define <dfn class="macro" id="_M/I40E_VF_ARQLEN1_ARQOVFL_SHIFT" data-ref="_M/I40E_VF_ARQLEN1_ARQOVFL_SHIFT">I40E_VF_ARQLEN1_ARQOVFL_SHIFT</dfn>   29</u></td></tr>
<tr><th id="3195">3195</th><td><u>#define <dfn class="macro" id="_M/I40E_VF_ARQLEN1_ARQOVFL_MASK" data-ref="_M/I40E_VF_ARQLEN1_ARQOVFL_MASK">I40E_VF_ARQLEN1_ARQOVFL_MASK</dfn>    I40E_MASK(0x1, I40E_VF_ARQLEN1_ARQOVFL_SHIFT)</u></td></tr>
<tr><th id="3196">3196</th><td><u>#define <dfn class="macro" id="_M/I40E_VF_ARQLEN1_ARQCRIT_SHIFT" data-ref="_M/I40E_VF_ARQLEN1_ARQCRIT_SHIFT">I40E_VF_ARQLEN1_ARQCRIT_SHIFT</dfn>   30</u></td></tr>
<tr><th id="3197">3197</th><td><u>#define <dfn class="macro" id="_M/I40E_VF_ARQLEN1_ARQCRIT_MASK" data-ref="_M/I40E_VF_ARQLEN1_ARQCRIT_MASK">I40E_VF_ARQLEN1_ARQCRIT_MASK</dfn>    I40E_MASK(0x1, I40E_VF_ARQLEN1_ARQCRIT_SHIFT)</u></td></tr>
<tr><th id="3198">3198</th><td><u>#define <dfn class="macro" id="_M/I40E_VF_ARQLEN1_ARQENABLE_SHIFT" data-ref="_M/I40E_VF_ARQLEN1_ARQENABLE_SHIFT">I40E_VF_ARQLEN1_ARQENABLE_SHIFT</dfn> 31</u></td></tr>
<tr><th id="3199">3199</th><td><u>#define <dfn class="macro" id="_M/I40E_VF_ARQLEN1_ARQENABLE_MASK" data-ref="_M/I40E_VF_ARQLEN1_ARQENABLE_MASK">I40E_VF_ARQLEN1_ARQENABLE_MASK</dfn>  I40E_MASK(0x1u, I40E_VF_ARQLEN1_ARQENABLE_SHIFT)</u></td></tr>
<tr><th id="3200">3200</th><td><u>#define <dfn class="macro" id="_M/I40E_VF_ARQT1" data-ref="_M/I40E_VF_ARQT1">I40E_VF_ARQT1</dfn>            0x00007000 /* Reset: EMPR */</u></td></tr>
<tr><th id="3201">3201</th><td><u>#define <dfn class="macro" id="_M/I40E_VF_ARQT1_ARQT_SHIFT" data-ref="_M/I40E_VF_ARQT1_ARQT_SHIFT">I40E_VF_ARQT1_ARQT_SHIFT</dfn> 0</u></td></tr>
<tr><th id="3202">3202</th><td><u>#define <dfn class="macro" id="_M/I40E_VF_ARQT1_ARQT_MASK" data-ref="_M/I40E_VF_ARQT1_ARQT_MASK">I40E_VF_ARQT1_ARQT_MASK</dfn>  I40E_MASK(0x3FF, I40E_VF_ARQT1_ARQT_SHIFT)</u></td></tr>
<tr><th id="3203">3203</th><td><u>#define <dfn class="macro" id="_M/I40E_VF_ATQBAH1" data-ref="_M/I40E_VF_ATQBAH1">I40E_VF_ATQBAH1</dfn>              0x00007800 /* Reset: EMPR */</u></td></tr>
<tr><th id="3204">3204</th><td><u>#define <dfn class="macro" id="_M/I40E_VF_ATQBAH1_ATQBAH_SHIFT" data-ref="_M/I40E_VF_ATQBAH1_ATQBAH_SHIFT">I40E_VF_ATQBAH1_ATQBAH_SHIFT</dfn> 0</u></td></tr>
<tr><th id="3205">3205</th><td><u>#define <dfn class="macro" id="_M/I40E_VF_ATQBAH1_ATQBAH_MASK" data-ref="_M/I40E_VF_ATQBAH1_ATQBAH_MASK">I40E_VF_ATQBAH1_ATQBAH_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_VF_ATQBAH1_ATQBAH_SHIFT)</u></td></tr>
<tr><th id="3206">3206</th><td><u>#define <dfn class="macro" id="_M/I40E_VF_ATQBAL1" data-ref="_M/I40E_VF_ATQBAL1">I40E_VF_ATQBAL1</dfn>              0x00007C00 /* Reset: EMPR */</u></td></tr>
<tr><th id="3207">3207</th><td><u>#define <dfn class="macro" id="_M/I40E_VF_ATQBAL1_ATQBAL_SHIFT" data-ref="_M/I40E_VF_ATQBAL1_ATQBAL_SHIFT">I40E_VF_ATQBAL1_ATQBAL_SHIFT</dfn> 0</u></td></tr>
<tr><th id="3208">3208</th><td><u>#define <dfn class="macro" id="_M/I40E_VF_ATQBAL1_ATQBAL_MASK" data-ref="_M/I40E_VF_ATQBAL1_ATQBAL_MASK">I40E_VF_ATQBAL1_ATQBAL_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_VF_ATQBAL1_ATQBAL_SHIFT)</u></td></tr>
<tr><th id="3209">3209</th><td><u>#define <dfn class="macro" id="_M/I40E_VF_ATQH1" data-ref="_M/I40E_VF_ATQH1">I40E_VF_ATQH1</dfn>            0x00006400 /* Reset: EMPR */</u></td></tr>
<tr><th id="3210">3210</th><td><u>#define <dfn class="macro" id="_M/I40E_VF_ATQH1_ATQH_SHIFT" data-ref="_M/I40E_VF_ATQH1_ATQH_SHIFT">I40E_VF_ATQH1_ATQH_SHIFT</dfn> 0</u></td></tr>
<tr><th id="3211">3211</th><td><u>#define <dfn class="macro" id="_M/I40E_VF_ATQH1_ATQH_MASK" data-ref="_M/I40E_VF_ATQH1_ATQH_MASK">I40E_VF_ATQH1_ATQH_MASK</dfn>  I40E_MASK(0x3FF, I40E_VF_ATQH1_ATQH_SHIFT)</u></td></tr>
<tr><th id="3212">3212</th><td><u>#define <dfn class="macro" id="_M/I40E_VF_ATQLEN1" data-ref="_M/I40E_VF_ATQLEN1">I40E_VF_ATQLEN1</dfn>                 0x00006800 /* Reset: EMPR */</u></td></tr>
<tr><th id="3213">3213</th><td><u>#define <dfn class="macro" id="_M/I40E_VF_ATQLEN1_ATQLEN_SHIFT" data-ref="_M/I40E_VF_ATQLEN1_ATQLEN_SHIFT">I40E_VF_ATQLEN1_ATQLEN_SHIFT</dfn>    0</u></td></tr>
<tr><th id="3214">3214</th><td><u>#define <dfn class="macro" id="_M/I40E_VF_ATQLEN1_ATQLEN_MASK" data-ref="_M/I40E_VF_ATQLEN1_ATQLEN_MASK">I40E_VF_ATQLEN1_ATQLEN_MASK</dfn>     I40E_MASK(0x3FF, I40E_VF_ATQLEN1_ATQLEN_SHIFT)</u></td></tr>
<tr><th id="3215">3215</th><td><u>#define <dfn class="macro" id="_M/I40E_VF_ATQLEN1_ATQVFE_SHIFT" data-ref="_M/I40E_VF_ATQLEN1_ATQVFE_SHIFT">I40E_VF_ATQLEN1_ATQVFE_SHIFT</dfn>    28</u></td></tr>
<tr><th id="3216">3216</th><td><u>#define <dfn class="macro" id="_M/I40E_VF_ATQLEN1_ATQVFE_MASK" data-ref="_M/I40E_VF_ATQLEN1_ATQVFE_MASK">I40E_VF_ATQLEN1_ATQVFE_MASK</dfn>     I40E_MASK(0x1, I40E_VF_ATQLEN1_ATQVFE_SHIFT)</u></td></tr>
<tr><th id="3217">3217</th><td><u>#define <dfn class="macro" id="_M/I40E_VF_ATQLEN1_ATQOVFL_SHIFT" data-ref="_M/I40E_VF_ATQLEN1_ATQOVFL_SHIFT">I40E_VF_ATQLEN1_ATQOVFL_SHIFT</dfn>   29</u></td></tr>
<tr><th id="3218">3218</th><td><u>#define <dfn class="macro" id="_M/I40E_VF_ATQLEN1_ATQOVFL_MASK" data-ref="_M/I40E_VF_ATQLEN1_ATQOVFL_MASK">I40E_VF_ATQLEN1_ATQOVFL_MASK</dfn>    I40E_MASK(0x1, I40E_VF_ATQLEN1_ATQOVFL_SHIFT)</u></td></tr>
<tr><th id="3219">3219</th><td><u>#define <dfn class="macro" id="_M/I40E_VF_ATQLEN1_ATQCRIT_SHIFT" data-ref="_M/I40E_VF_ATQLEN1_ATQCRIT_SHIFT">I40E_VF_ATQLEN1_ATQCRIT_SHIFT</dfn>   30</u></td></tr>
<tr><th id="3220">3220</th><td><u>#define <dfn class="macro" id="_M/I40E_VF_ATQLEN1_ATQCRIT_MASK" data-ref="_M/I40E_VF_ATQLEN1_ATQCRIT_MASK">I40E_VF_ATQLEN1_ATQCRIT_MASK</dfn>    I40E_MASK(0x1, I40E_VF_ATQLEN1_ATQCRIT_SHIFT)</u></td></tr>
<tr><th id="3221">3221</th><td><u>#define <dfn class="macro" id="_M/I40E_VF_ATQLEN1_ATQENABLE_SHIFT" data-ref="_M/I40E_VF_ATQLEN1_ATQENABLE_SHIFT">I40E_VF_ATQLEN1_ATQENABLE_SHIFT</dfn> 31</u></td></tr>
<tr><th id="3222">3222</th><td><u>#define <dfn class="macro" id="_M/I40E_VF_ATQLEN1_ATQENABLE_MASK" data-ref="_M/I40E_VF_ATQLEN1_ATQENABLE_MASK">I40E_VF_ATQLEN1_ATQENABLE_MASK</dfn>  I40E_MASK(0x1u, I40E_VF_ATQLEN1_ATQENABLE_SHIFT)</u></td></tr>
<tr><th id="3223">3223</th><td><u>#define <dfn class="macro" id="_M/I40E_VF_ATQT1" data-ref="_M/I40E_VF_ATQT1">I40E_VF_ATQT1</dfn>            0x00008400 /* Reset: EMPR */</u></td></tr>
<tr><th id="3224">3224</th><td><u>#define <dfn class="macro" id="_M/I40E_VF_ATQT1_ATQT_SHIFT" data-ref="_M/I40E_VF_ATQT1_ATQT_SHIFT">I40E_VF_ATQT1_ATQT_SHIFT</dfn> 0</u></td></tr>
<tr><th id="3225">3225</th><td><u>#define <dfn class="macro" id="_M/I40E_VF_ATQT1_ATQT_MASK" data-ref="_M/I40E_VF_ATQT1_ATQT_MASK">I40E_VF_ATQT1_ATQT_MASK</dfn>  I40E_MASK(0x3FF, I40E_VF_ATQT1_ATQT_SHIFT)</u></td></tr>
<tr><th id="3226">3226</th><td><u>#define <dfn class="macro" id="_M/I40E_VFGEN_RSTAT" data-ref="_M/I40E_VFGEN_RSTAT">I40E_VFGEN_RSTAT</dfn>                 0x00008800 /* Reset: VFR */</u></td></tr>
<tr><th id="3227">3227</th><td><u>#define <dfn class="macro" id="_M/I40E_VFGEN_RSTAT_VFR_STATE_SHIFT" data-ref="_M/I40E_VFGEN_RSTAT_VFR_STATE_SHIFT">I40E_VFGEN_RSTAT_VFR_STATE_SHIFT</dfn> 0</u></td></tr>
<tr><th id="3228">3228</th><td><u>#define <dfn class="macro" id="_M/I40E_VFGEN_RSTAT_VFR_STATE_MASK" data-ref="_M/I40E_VFGEN_RSTAT_VFR_STATE_MASK">I40E_VFGEN_RSTAT_VFR_STATE_MASK</dfn>  I40E_MASK(0x3, I40E_VFGEN_RSTAT_VFR_STATE_SHIFT)</u></td></tr>
<tr><th id="3229">3229</th><td><u>#define <dfn class="macro" id="_M/I40E_VFINT_DYN_CTL01" data-ref="_M/I40E_VFINT_DYN_CTL01">I40E_VFINT_DYN_CTL01</dfn>                       0x00005C00 /* Reset: VFR */</u></td></tr>
<tr><th id="3230">3230</th><td><u>#define <dfn class="macro" id="_M/I40E_VFINT_DYN_CTL01_INTENA_SHIFT" data-ref="_M/I40E_VFINT_DYN_CTL01_INTENA_SHIFT">I40E_VFINT_DYN_CTL01_INTENA_SHIFT</dfn>          0</u></td></tr>
<tr><th id="3231">3231</th><td><u>#define <dfn class="macro" id="_M/I40E_VFINT_DYN_CTL01_INTENA_MASK" data-ref="_M/I40E_VFINT_DYN_CTL01_INTENA_MASK">I40E_VFINT_DYN_CTL01_INTENA_MASK</dfn>           I40E_MASK(0x1, I40E_VFINT_DYN_CTL01_INTENA_SHIFT)</u></td></tr>
<tr><th id="3232">3232</th><td><u>#define <dfn class="macro" id="_M/I40E_VFINT_DYN_CTL01_CLEARPBA_SHIFT" data-ref="_M/I40E_VFINT_DYN_CTL01_CLEARPBA_SHIFT">I40E_VFINT_DYN_CTL01_CLEARPBA_SHIFT</dfn>        1</u></td></tr>
<tr><th id="3233">3233</th><td><u>#define <dfn class="macro" id="_M/I40E_VFINT_DYN_CTL01_CLEARPBA_MASK" data-ref="_M/I40E_VFINT_DYN_CTL01_CLEARPBA_MASK">I40E_VFINT_DYN_CTL01_CLEARPBA_MASK</dfn>         I40E_MASK(0x1, I40E_VFINT_DYN_CTL01_CLEARPBA_SHIFT)</u></td></tr>
<tr><th id="3234">3234</th><td><u>#define <dfn class="macro" id="_M/I40E_VFINT_DYN_CTL01_SWINT_TRIG_SHIFT" data-ref="_M/I40E_VFINT_DYN_CTL01_SWINT_TRIG_SHIFT">I40E_VFINT_DYN_CTL01_SWINT_TRIG_SHIFT</dfn>      2</u></td></tr>
<tr><th id="3235">3235</th><td><u>#define <dfn class="macro" id="_M/I40E_VFINT_DYN_CTL01_SWINT_TRIG_MASK" data-ref="_M/I40E_VFINT_DYN_CTL01_SWINT_TRIG_MASK">I40E_VFINT_DYN_CTL01_SWINT_TRIG_MASK</dfn>       I40E_MASK(0x1, I40E_VFINT_DYN_CTL01_SWINT_TRIG_SHIFT)</u></td></tr>
<tr><th id="3236">3236</th><td><u>#define <dfn class="macro" id="_M/I40E_VFINT_DYN_CTL01_ITR_INDX_SHIFT" data-ref="_M/I40E_VFINT_DYN_CTL01_ITR_INDX_SHIFT">I40E_VFINT_DYN_CTL01_ITR_INDX_SHIFT</dfn>        3</u></td></tr>
<tr><th id="3237">3237</th><td><u>#define <dfn class="macro" id="_M/I40E_VFINT_DYN_CTL01_ITR_INDX_MASK" data-ref="_M/I40E_VFINT_DYN_CTL01_ITR_INDX_MASK">I40E_VFINT_DYN_CTL01_ITR_INDX_MASK</dfn>         I40E_MASK(0x3, I40E_VFINT_DYN_CTL01_ITR_INDX_SHIFT)</u></td></tr>
<tr><th id="3238">3238</th><td><u>#define <dfn class="macro" id="_M/I40E_VFINT_DYN_CTL01_INTERVAL_SHIFT" data-ref="_M/I40E_VFINT_DYN_CTL01_INTERVAL_SHIFT">I40E_VFINT_DYN_CTL01_INTERVAL_SHIFT</dfn>        5</u></td></tr>
<tr><th id="3239">3239</th><td><u>#define <dfn class="macro" id="_M/I40E_VFINT_DYN_CTL01_INTERVAL_MASK" data-ref="_M/I40E_VFINT_DYN_CTL01_INTERVAL_MASK">I40E_VFINT_DYN_CTL01_INTERVAL_MASK</dfn>         I40E_MASK(0xFFF, I40E_VFINT_DYN_CTL01_INTERVAL_SHIFT)</u></td></tr>
<tr><th id="3240">3240</th><td><u>#define <dfn class="macro" id="_M/I40E_VFINT_DYN_CTL01_SW_ITR_INDX_ENA_SHIFT" data-ref="_M/I40E_VFINT_DYN_CTL01_SW_ITR_INDX_ENA_SHIFT">I40E_VFINT_DYN_CTL01_SW_ITR_INDX_ENA_SHIFT</dfn> 24</u></td></tr>
<tr><th id="3241">3241</th><td><u>#define <dfn class="macro" id="_M/I40E_VFINT_DYN_CTL01_SW_ITR_INDX_ENA_MASK" data-ref="_M/I40E_VFINT_DYN_CTL01_SW_ITR_INDX_ENA_MASK">I40E_VFINT_DYN_CTL01_SW_ITR_INDX_ENA_MASK</dfn>  I40E_MASK(0x1, I40E_VFINT_DYN_CTL01_SW_ITR_INDX_ENA_SHIFT)</u></td></tr>
<tr><th id="3242">3242</th><td><u>#define <dfn class="macro" id="_M/I40E_VFINT_DYN_CTL01_SW_ITR_INDX_SHIFT" data-ref="_M/I40E_VFINT_DYN_CTL01_SW_ITR_INDX_SHIFT">I40E_VFINT_DYN_CTL01_SW_ITR_INDX_SHIFT</dfn>     25</u></td></tr>
<tr><th id="3243">3243</th><td><u>#define <dfn class="macro" id="_M/I40E_VFINT_DYN_CTL01_SW_ITR_INDX_MASK" data-ref="_M/I40E_VFINT_DYN_CTL01_SW_ITR_INDX_MASK">I40E_VFINT_DYN_CTL01_SW_ITR_INDX_MASK</dfn>      I40E_MASK(0x3, I40E_VFINT_DYN_CTL01_SW_ITR_INDX_SHIFT)</u></td></tr>
<tr><th id="3244">3244</th><td><u>#define <dfn class="macro" id="_M/I40E_VFINT_DYN_CTL01_INTENA_MSK_SHIFT" data-ref="_M/I40E_VFINT_DYN_CTL01_INTENA_MSK_SHIFT">I40E_VFINT_DYN_CTL01_INTENA_MSK_SHIFT</dfn>      31</u></td></tr>
<tr><th id="3245">3245</th><td><u>#define <dfn class="macro" id="_M/I40E_VFINT_DYN_CTL01_INTENA_MSK_MASK" data-ref="_M/I40E_VFINT_DYN_CTL01_INTENA_MSK_MASK">I40E_VFINT_DYN_CTL01_INTENA_MSK_MASK</dfn>       I40E_MASK(0x1, I40E_VFINT_DYN_CTL01_INTENA_MSK_SHIFT)</u></td></tr>
<tr><th id="3246">3246</th><td><u>#define <dfn class="macro" id="_M/I40E_VFINT_DYN_CTLN1" data-ref="_M/I40E_VFINT_DYN_CTLN1">I40E_VFINT_DYN_CTLN1</dfn>(_INTVF)               (0x00003800 + ((_INTVF) * 4)) /* _i=0...15 */ /* Reset: VFR */</u></td></tr>
<tr><th id="3247">3247</th><td><u>#define <dfn class="macro" id="_M/I40E_VFINT_DYN_CTLN1_MAX_INDEX" data-ref="_M/I40E_VFINT_DYN_CTLN1_MAX_INDEX">I40E_VFINT_DYN_CTLN1_MAX_INDEX</dfn>             15</u></td></tr>
<tr><th id="3248">3248</th><td><u>#define <dfn class="macro" id="_M/I40E_VFINT_DYN_CTLN1_INTENA_SHIFT" data-ref="_M/I40E_VFINT_DYN_CTLN1_INTENA_SHIFT">I40E_VFINT_DYN_CTLN1_INTENA_SHIFT</dfn>          0</u></td></tr>
<tr><th id="3249">3249</th><td><u>#define <dfn class="macro" id="_M/I40E_VFINT_DYN_CTLN1_INTENA_MASK" data-ref="_M/I40E_VFINT_DYN_CTLN1_INTENA_MASK">I40E_VFINT_DYN_CTLN1_INTENA_MASK</dfn>           I40E_MASK(0x1, I40E_VFINT_DYN_CTLN1_INTENA_SHIFT)</u></td></tr>
<tr><th id="3250">3250</th><td><u>#define <dfn class="macro" id="_M/I40E_VFINT_DYN_CTLN1_CLEARPBA_SHIFT" data-ref="_M/I40E_VFINT_DYN_CTLN1_CLEARPBA_SHIFT">I40E_VFINT_DYN_CTLN1_CLEARPBA_SHIFT</dfn>        1</u></td></tr>
<tr><th id="3251">3251</th><td><u>#define <dfn class="macro" id="_M/I40E_VFINT_DYN_CTLN1_CLEARPBA_MASK" data-ref="_M/I40E_VFINT_DYN_CTLN1_CLEARPBA_MASK">I40E_VFINT_DYN_CTLN1_CLEARPBA_MASK</dfn>         I40E_MASK(0x1, I40E_VFINT_DYN_CTLN1_CLEARPBA_SHIFT)</u></td></tr>
<tr><th id="3252">3252</th><td><u>#define <dfn class="macro" id="_M/I40E_VFINT_DYN_CTLN1_SWINT_TRIG_SHIFT" data-ref="_M/I40E_VFINT_DYN_CTLN1_SWINT_TRIG_SHIFT">I40E_VFINT_DYN_CTLN1_SWINT_TRIG_SHIFT</dfn>      2</u></td></tr>
<tr><th id="3253">3253</th><td><u>#define <dfn class="macro" id="_M/I40E_VFINT_DYN_CTLN1_SWINT_TRIG_MASK" data-ref="_M/I40E_VFINT_DYN_CTLN1_SWINT_TRIG_MASK">I40E_VFINT_DYN_CTLN1_SWINT_TRIG_MASK</dfn>       I40E_MASK(0x1, I40E_VFINT_DYN_CTLN1_SWINT_TRIG_SHIFT)</u></td></tr>
<tr><th id="3254">3254</th><td><u>#define <dfn class="macro" id="_M/I40E_VFINT_DYN_CTLN1_ITR_INDX_SHIFT" data-ref="_M/I40E_VFINT_DYN_CTLN1_ITR_INDX_SHIFT">I40E_VFINT_DYN_CTLN1_ITR_INDX_SHIFT</dfn>        3</u></td></tr>
<tr><th id="3255">3255</th><td><u>#define <dfn class="macro" id="_M/I40E_VFINT_DYN_CTLN1_ITR_INDX_MASK" data-ref="_M/I40E_VFINT_DYN_CTLN1_ITR_INDX_MASK">I40E_VFINT_DYN_CTLN1_ITR_INDX_MASK</dfn>         I40E_MASK(0x3, I40E_VFINT_DYN_CTLN1_ITR_INDX_SHIFT)</u></td></tr>
<tr><th id="3256">3256</th><td><u>#define <dfn class="macro" id="_M/I40E_VFINT_DYN_CTLN1_INTERVAL_SHIFT" data-ref="_M/I40E_VFINT_DYN_CTLN1_INTERVAL_SHIFT">I40E_VFINT_DYN_CTLN1_INTERVAL_SHIFT</dfn>        5</u></td></tr>
<tr><th id="3257">3257</th><td><u>#define <dfn class="macro" id="_M/I40E_VFINT_DYN_CTLN1_INTERVAL_MASK" data-ref="_M/I40E_VFINT_DYN_CTLN1_INTERVAL_MASK">I40E_VFINT_DYN_CTLN1_INTERVAL_MASK</dfn>         I40E_MASK(0xFFF, I40E_VFINT_DYN_CTLN1_INTERVAL_SHIFT)</u></td></tr>
<tr><th id="3258">3258</th><td><u>#define <dfn class="macro" id="_M/I40E_VFINT_DYN_CTLN1_SW_ITR_INDX_ENA_SHIFT" data-ref="_M/I40E_VFINT_DYN_CTLN1_SW_ITR_INDX_ENA_SHIFT">I40E_VFINT_DYN_CTLN1_SW_ITR_INDX_ENA_SHIFT</dfn> 24</u></td></tr>
<tr><th id="3259">3259</th><td><u>#define <dfn class="macro" id="_M/I40E_VFINT_DYN_CTLN1_SW_ITR_INDX_ENA_MASK" data-ref="_M/I40E_VFINT_DYN_CTLN1_SW_ITR_INDX_ENA_MASK">I40E_VFINT_DYN_CTLN1_SW_ITR_INDX_ENA_MASK</dfn>  I40E_MASK(0x1, I40E_VFINT_DYN_CTLN1_SW_ITR_INDX_ENA_SHIFT)</u></td></tr>
<tr><th id="3260">3260</th><td><u>#define <dfn class="macro" id="_M/I40E_VFINT_DYN_CTLN1_SW_ITR_INDX_SHIFT" data-ref="_M/I40E_VFINT_DYN_CTLN1_SW_ITR_INDX_SHIFT">I40E_VFINT_DYN_CTLN1_SW_ITR_INDX_SHIFT</dfn>     25</u></td></tr>
<tr><th id="3261">3261</th><td><u>#define <dfn class="macro" id="_M/I40E_VFINT_DYN_CTLN1_SW_ITR_INDX_MASK" data-ref="_M/I40E_VFINT_DYN_CTLN1_SW_ITR_INDX_MASK">I40E_VFINT_DYN_CTLN1_SW_ITR_INDX_MASK</dfn>      I40E_MASK(0x3, I40E_VFINT_DYN_CTLN1_SW_ITR_INDX_SHIFT)</u></td></tr>
<tr><th id="3262">3262</th><td><u>#define <dfn class="macro" id="_M/I40E_VFINT_DYN_CTLN1_INTENA_MSK_SHIFT" data-ref="_M/I40E_VFINT_DYN_CTLN1_INTENA_MSK_SHIFT">I40E_VFINT_DYN_CTLN1_INTENA_MSK_SHIFT</dfn>      31</u></td></tr>
<tr><th id="3263">3263</th><td><u>#define <dfn class="macro" id="_M/I40E_VFINT_DYN_CTLN1_INTENA_MSK_MASK" data-ref="_M/I40E_VFINT_DYN_CTLN1_INTENA_MSK_MASK">I40E_VFINT_DYN_CTLN1_INTENA_MSK_MASK</dfn>       I40E_MASK(0x1, I40E_VFINT_DYN_CTLN1_INTENA_MSK_SHIFT)</u></td></tr>
<tr><th id="3264">3264</th><td><u>#define <dfn class="macro" id="_M/I40E_VFINT_ICR0_ENA1" data-ref="_M/I40E_VFINT_ICR0_ENA1">I40E_VFINT_ICR0_ENA1</dfn>                        0x00005000 /* Reset: CORER */</u></td></tr>
<tr><th id="3265">3265</th><td><u>#define <dfn class="macro" id="_M/I40E_VFINT_ICR0_ENA1_LINK_STAT_CHANGE_SHIFT" data-ref="_M/I40E_VFINT_ICR0_ENA1_LINK_STAT_CHANGE_SHIFT">I40E_VFINT_ICR0_ENA1_LINK_STAT_CHANGE_SHIFT</dfn> 25</u></td></tr>
<tr><th id="3266">3266</th><td><u>#define <dfn class="macro" id="_M/I40E_VFINT_ICR0_ENA1_LINK_STAT_CHANGE_MASK" data-ref="_M/I40E_VFINT_ICR0_ENA1_LINK_STAT_CHANGE_MASK">I40E_VFINT_ICR0_ENA1_LINK_STAT_CHANGE_MASK</dfn>  I40E_MASK(0x1, I40E_VFINT_ICR0_ENA1_LINK_STAT_CHANGE_SHIFT)</u></td></tr>
<tr><th id="3267">3267</th><td><u>#define <dfn class="macro" id="_M/I40E_VFINT_ICR0_ENA1_ADMINQ_SHIFT" data-ref="_M/I40E_VFINT_ICR0_ENA1_ADMINQ_SHIFT">I40E_VFINT_ICR0_ENA1_ADMINQ_SHIFT</dfn>           30</u></td></tr>
<tr><th id="3268">3268</th><td><u>#define <dfn class="macro" id="_M/I40E_VFINT_ICR0_ENA1_ADMINQ_MASK" data-ref="_M/I40E_VFINT_ICR0_ENA1_ADMINQ_MASK">I40E_VFINT_ICR0_ENA1_ADMINQ_MASK</dfn>            I40E_MASK(0x1, I40E_VFINT_ICR0_ENA1_ADMINQ_SHIFT)</u></td></tr>
<tr><th id="3269">3269</th><td><u>#define <dfn class="macro" id="_M/I40E_VFINT_ICR0_ENA1_RSVD_SHIFT" data-ref="_M/I40E_VFINT_ICR0_ENA1_RSVD_SHIFT">I40E_VFINT_ICR0_ENA1_RSVD_SHIFT</dfn>             31</u></td></tr>
<tr><th id="3270">3270</th><td><u>#define <dfn class="macro" id="_M/I40E_VFINT_ICR0_ENA1_RSVD_MASK" data-ref="_M/I40E_VFINT_ICR0_ENA1_RSVD_MASK">I40E_VFINT_ICR0_ENA1_RSVD_MASK</dfn>              I40E_MASK(0x1, I40E_VFINT_ICR0_ENA1_RSVD_SHIFT)</u></td></tr>
<tr><th id="3271">3271</th><td><u>#define <dfn class="macro" id="_M/I40E_VFINT_ICR01" data-ref="_M/I40E_VFINT_ICR01">I40E_VFINT_ICR01</dfn>                        0x00004800 /* Reset: CORER */</u></td></tr>
<tr><th id="3272">3272</th><td><u>#define <dfn class="macro" id="_M/I40E_VFINT_ICR01_INTEVENT_SHIFT" data-ref="_M/I40E_VFINT_ICR01_INTEVENT_SHIFT">I40E_VFINT_ICR01_INTEVENT_SHIFT</dfn>         0</u></td></tr>
<tr><th id="3273">3273</th><td><u>#define <dfn class="macro" id="_M/I40E_VFINT_ICR01_INTEVENT_MASK" data-ref="_M/I40E_VFINT_ICR01_INTEVENT_MASK">I40E_VFINT_ICR01_INTEVENT_MASK</dfn>          I40E_MASK(0x1, I40E_VFINT_ICR01_INTEVENT_SHIFT)</u></td></tr>
<tr><th id="3274">3274</th><td><u>#define <dfn class="macro" id="_M/I40E_VFINT_ICR01_QUEUE_0_SHIFT" data-ref="_M/I40E_VFINT_ICR01_QUEUE_0_SHIFT">I40E_VFINT_ICR01_QUEUE_0_SHIFT</dfn>          1</u></td></tr>
<tr><th id="3275">3275</th><td><u>#define <dfn class="macro" id="_M/I40E_VFINT_ICR01_QUEUE_0_MASK" data-ref="_M/I40E_VFINT_ICR01_QUEUE_0_MASK">I40E_VFINT_ICR01_QUEUE_0_MASK</dfn>           I40E_MASK(0x1, I40E_VFINT_ICR01_QUEUE_0_SHIFT)</u></td></tr>
<tr><th id="3276">3276</th><td><u>#define <dfn class="macro" id="_M/I40E_VFINT_ICR01_QUEUE_1_SHIFT" data-ref="_M/I40E_VFINT_ICR01_QUEUE_1_SHIFT">I40E_VFINT_ICR01_QUEUE_1_SHIFT</dfn>          2</u></td></tr>
<tr><th id="3277">3277</th><td><u>#define <dfn class="macro" id="_M/I40E_VFINT_ICR01_QUEUE_1_MASK" data-ref="_M/I40E_VFINT_ICR01_QUEUE_1_MASK">I40E_VFINT_ICR01_QUEUE_1_MASK</dfn>           I40E_MASK(0x1, I40E_VFINT_ICR01_QUEUE_1_SHIFT)</u></td></tr>
<tr><th id="3278">3278</th><td><u>#define <dfn class="macro" id="_M/I40E_VFINT_ICR01_QUEUE_2_SHIFT" data-ref="_M/I40E_VFINT_ICR01_QUEUE_2_SHIFT">I40E_VFINT_ICR01_QUEUE_2_SHIFT</dfn>          3</u></td></tr>
<tr><th id="3279">3279</th><td><u>#define <dfn class="macro" id="_M/I40E_VFINT_ICR01_QUEUE_2_MASK" data-ref="_M/I40E_VFINT_ICR01_QUEUE_2_MASK">I40E_VFINT_ICR01_QUEUE_2_MASK</dfn>           I40E_MASK(0x1, I40E_VFINT_ICR01_QUEUE_2_SHIFT)</u></td></tr>
<tr><th id="3280">3280</th><td><u>#define <dfn class="macro" id="_M/I40E_VFINT_ICR01_QUEUE_3_SHIFT" data-ref="_M/I40E_VFINT_ICR01_QUEUE_3_SHIFT">I40E_VFINT_ICR01_QUEUE_3_SHIFT</dfn>          4</u></td></tr>
<tr><th id="3281">3281</th><td><u>#define <dfn class="macro" id="_M/I40E_VFINT_ICR01_QUEUE_3_MASK" data-ref="_M/I40E_VFINT_ICR01_QUEUE_3_MASK">I40E_VFINT_ICR01_QUEUE_3_MASK</dfn>           I40E_MASK(0x1, I40E_VFINT_ICR01_QUEUE_3_SHIFT)</u></td></tr>
<tr><th id="3282">3282</th><td><u>#define <dfn class="macro" id="_M/I40E_VFINT_ICR01_LINK_STAT_CHANGE_SHIFT" data-ref="_M/I40E_VFINT_ICR01_LINK_STAT_CHANGE_SHIFT">I40E_VFINT_ICR01_LINK_STAT_CHANGE_SHIFT</dfn> 25</u></td></tr>
<tr><th id="3283">3283</th><td><u>#define <dfn class="macro" id="_M/I40E_VFINT_ICR01_LINK_STAT_CHANGE_MASK" data-ref="_M/I40E_VFINT_ICR01_LINK_STAT_CHANGE_MASK">I40E_VFINT_ICR01_LINK_STAT_CHANGE_MASK</dfn>  I40E_MASK(0x1, I40E_VFINT_ICR01_LINK_STAT_CHANGE_SHIFT)</u></td></tr>
<tr><th id="3284">3284</th><td><u>#define <dfn class="macro" id="_M/I40E_VFINT_ICR01_ADMINQ_SHIFT" data-ref="_M/I40E_VFINT_ICR01_ADMINQ_SHIFT">I40E_VFINT_ICR01_ADMINQ_SHIFT</dfn>           30</u></td></tr>
<tr><th id="3285">3285</th><td><u>#define <dfn class="macro" id="_M/I40E_VFINT_ICR01_ADMINQ_MASK" data-ref="_M/I40E_VFINT_ICR01_ADMINQ_MASK">I40E_VFINT_ICR01_ADMINQ_MASK</dfn>            I40E_MASK(0x1, I40E_VFINT_ICR01_ADMINQ_SHIFT)</u></td></tr>
<tr><th id="3286">3286</th><td><u>#define <dfn class="macro" id="_M/I40E_VFINT_ICR01_SWINT_SHIFT" data-ref="_M/I40E_VFINT_ICR01_SWINT_SHIFT">I40E_VFINT_ICR01_SWINT_SHIFT</dfn>            31</u></td></tr>
<tr><th id="3287">3287</th><td><u>#define <dfn class="macro" id="_M/I40E_VFINT_ICR01_SWINT_MASK" data-ref="_M/I40E_VFINT_ICR01_SWINT_MASK">I40E_VFINT_ICR01_SWINT_MASK</dfn>             I40E_MASK(0x1, I40E_VFINT_ICR01_SWINT_SHIFT)</u></td></tr>
<tr><th id="3288">3288</th><td><u>#define <dfn class="macro" id="_M/I40E_VFINT_ITR01" data-ref="_M/I40E_VFINT_ITR01">I40E_VFINT_ITR01</dfn>(_i)            (0x00004C00 + ((_i) * 4)) /* _i=0...2 */ /* Reset: VFR */</u></td></tr>
<tr><th id="3289">3289</th><td><u>#define <dfn class="macro" id="_M/I40E_VFINT_ITR01_MAX_INDEX" data-ref="_M/I40E_VFINT_ITR01_MAX_INDEX">I40E_VFINT_ITR01_MAX_INDEX</dfn>      2</u></td></tr>
<tr><th id="3290">3290</th><td><u>#define <dfn class="macro" id="_M/I40E_VFINT_ITR01_INTERVAL_SHIFT" data-ref="_M/I40E_VFINT_ITR01_INTERVAL_SHIFT">I40E_VFINT_ITR01_INTERVAL_SHIFT</dfn> 0</u></td></tr>
<tr><th id="3291">3291</th><td><u>#define <dfn class="macro" id="_M/I40E_VFINT_ITR01_INTERVAL_MASK" data-ref="_M/I40E_VFINT_ITR01_INTERVAL_MASK">I40E_VFINT_ITR01_INTERVAL_MASK</dfn>  I40E_MASK(0xFFF, I40E_VFINT_ITR01_INTERVAL_SHIFT)</u></td></tr>
<tr><th id="3292">3292</th><td><u>#define <dfn class="macro" id="_M/I40E_VFINT_ITRN1" data-ref="_M/I40E_VFINT_ITRN1">I40E_VFINT_ITRN1</dfn>(_i, _INTVF)     (0x00002800 + ((_i) * 64 + (_INTVF) * 4)) /* _i=0...2, _INTVF=0...15 */ /* Reset: VFR */</u></td></tr>
<tr><th id="3293">3293</th><td><u>#define <dfn class="macro" id="_M/I40E_VFINT_ITRN1_MAX_INDEX" data-ref="_M/I40E_VFINT_ITRN1_MAX_INDEX">I40E_VFINT_ITRN1_MAX_INDEX</dfn>      2</u></td></tr>
<tr><th id="3294">3294</th><td><u>#define <dfn class="macro" id="_M/I40E_VFINT_ITRN1_INTERVAL_SHIFT" data-ref="_M/I40E_VFINT_ITRN1_INTERVAL_SHIFT">I40E_VFINT_ITRN1_INTERVAL_SHIFT</dfn> 0</u></td></tr>
<tr><th id="3295">3295</th><td><u>#define <dfn class="macro" id="_M/I40E_VFINT_ITRN1_INTERVAL_MASK" data-ref="_M/I40E_VFINT_ITRN1_INTERVAL_MASK">I40E_VFINT_ITRN1_INTERVAL_MASK</dfn>  I40E_MASK(0xFFF, I40E_VFINT_ITRN1_INTERVAL_SHIFT)</u></td></tr>
<tr><th id="3296">3296</th><td><u>#define <dfn class="macro" id="_M/I40E_VFINT_STAT_CTL01" data-ref="_M/I40E_VFINT_STAT_CTL01">I40E_VFINT_STAT_CTL01</dfn>                      0x00005400 /* Reset: CORER */</u></td></tr>
<tr><th id="3297">3297</th><td><u>#define <dfn class="macro" id="_M/I40E_VFINT_STAT_CTL01_OTHER_ITR_INDX_SHIFT" data-ref="_M/I40E_VFINT_STAT_CTL01_OTHER_ITR_INDX_SHIFT">I40E_VFINT_STAT_CTL01_OTHER_ITR_INDX_SHIFT</dfn> 2</u></td></tr>
<tr><th id="3298">3298</th><td><u>#define <dfn class="macro" id="_M/I40E_VFINT_STAT_CTL01_OTHER_ITR_INDX_MASK" data-ref="_M/I40E_VFINT_STAT_CTL01_OTHER_ITR_INDX_MASK">I40E_VFINT_STAT_CTL01_OTHER_ITR_INDX_MASK</dfn>  I40E_MASK(0x3, I40E_VFINT_STAT_CTL01_OTHER_ITR_INDX_SHIFT)</u></td></tr>
<tr><th id="3299">3299</th><td><u>#define <dfn class="macro" id="_M/I40E_QRX_TAIL1" data-ref="_M/I40E_QRX_TAIL1">I40E_QRX_TAIL1</dfn>(_Q)        (0x00002000 + ((_Q) * 4)) /* _i=0...15 */ /* Reset: CORER */</u></td></tr>
<tr><th id="3300">3300</th><td><u>#define <dfn class="macro" id="_M/I40E_QRX_TAIL1_MAX_INDEX" data-ref="_M/I40E_QRX_TAIL1_MAX_INDEX">I40E_QRX_TAIL1_MAX_INDEX</dfn>  15</u></td></tr>
<tr><th id="3301">3301</th><td><u>#define <dfn class="macro" id="_M/I40E_QRX_TAIL1_TAIL_SHIFT" data-ref="_M/I40E_QRX_TAIL1_TAIL_SHIFT">I40E_QRX_TAIL1_TAIL_SHIFT</dfn> 0</u></td></tr>
<tr><th id="3302">3302</th><td><u>#define <dfn class="macro" id="_M/I40E_QRX_TAIL1_TAIL_MASK" data-ref="_M/I40E_QRX_TAIL1_TAIL_MASK">I40E_QRX_TAIL1_TAIL_MASK</dfn>  I40E_MASK(0x1FFF, I40E_QRX_TAIL1_TAIL_SHIFT)</u></td></tr>
<tr><th id="3303">3303</th><td><u>#define <dfn class="macro" id="_M/I40E_QTX_TAIL1" data-ref="_M/I40E_QTX_TAIL1">I40E_QTX_TAIL1</dfn>(_Q)        (0x00000000 + ((_Q) * 4)) /* _i=0...15 */ /* Reset: PFR */</u></td></tr>
<tr><th id="3304">3304</th><td><u>#define <dfn class="macro" id="_M/I40E_QTX_TAIL1_MAX_INDEX" data-ref="_M/I40E_QTX_TAIL1_MAX_INDEX">I40E_QTX_TAIL1_MAX_INDEX</dfn>  15</u></td></tr>
<tr><th id="3305">3305</th><td><u>#define <dfn class="macro" id="_M/I40E_QTX_TAIL1_TAIL_SHIFT" data-ref="_M/I40E_QTX_TAIL1_TAIL_SHIFT">I40E_QTX_TAIL1_TAIL_SHIFT</dfn> 0</u></td></tr>
<tr><th id="3306">3306</th><td><u>#define <dfn class="macro" id="_M/I40E_QTX_TAIL1_TAIL_MASK" data-ref="_M/I40E_QTX_TAIL1_TAIL_MASK">I40E_QTX_TAIL1_TAIL_MASK</dfn>  I40E_MASK(0x1FFF, I40E_QTX_TAIL1_TAIL_SHIFT)</u></td></tr>
<tr><th id="3307">3307</th><td><u>#define <dfn class="macro" id="_M/I40E_VFMSIX_PBA" data-ref="_M/I40E_VFMSIX_PBA">I40E_VFMSIX_PBA</dfn>              0x00002000 /* Reset: VFLR */</u></td></tr>
<tr><th id="3308">3308</th><td><u>#define <dfn class="macro" id="_M/I40E_VFMSIX_PBA_PENBIT_SHIFT" data-ref="_M/I40E_VFMSIX_PBA_PENBIT_SHIFT">I40E_VFMSIX_PBA_PENBIT_SHIFT</dfn> 0</u></td></tr>
<tr><th id="3309">3309</th><td><u>#define <dfn class="macro" id="_M/I40E_VFMSIX_PBA_PENBIT_MASK" data-ref="_M/I40E_VFMSIX_PBA_PENBIT_MASK">I40E_VFMSIX_PBA_PENBIT_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_VFMSIX_PBA_PENBIT_SHIFT)</u></td></tr>
<tr><th id="3310">3310</th><td><u>#define <dfn class="macro" id="_M/I40E_VFMSIX_TADD" data-ref="_M/I40E_VFMSIX_TADD">I40E_VFMSIX_TADD</dfn>(_i)              (0x00000000 + ((_i) * 16)) /* _i=0...16 */ /* Reset: VFLR */</u></td></tr>
<tr><th id="3311">3311</th><td><u>#define <dfn class="macro" id="_M/I40E_VFMSIX_TADD_MAX_INDEX" data-ref="_M/I40E_VFMSIX_TADD_MAX_INDEX">I40E_VFMSIX_TADD_MAX_INDEX</dfn>        16</u></td></tr>
<tr><th id="3312">3312</th><td><u>#define <dfn class="macro" id="_M/I40E_VFMSIX_TADD_MSIXTADD10_SHIFT" data-ref="_M/I40E_VFMSIX_TADD_MSIXTADD10_SHIFT">I40E_VFMSIX_TADD_MSIXTADD10_SHIFT</dfn> 0</u></td></tr>
<tr><th id="3313">3313</th><td><u>#define <dfn class="macro" id="_M/I40E_VFMSIX_TADD_MSIXTADD10_MASK" data-ref="_M/I40E_VFMSIX_TADD_MSIXTADD10_MASK">I40E_VFMSIX_TADD_MSIXTADD10_MASK</dfn>  I40E_MASK(0x3, I40E_VFMSIX_TADD_MSIXTADD10_SHIFT)</u></td></tr>
<tr><th id="3314">3314</th><td><u>#define <dfn class="macro" id="_M/I40E_VFMSIX_TADD_MSIXTADD_SHIFT" data-ref="_M/I40E_VFMSIX_TADD_MSIXTADD_SHIFT">I40E_VFMSIX_TADD_MSIXTADD_SHIFT</dfn>   2</u></td></tr>
<tr><th id="3315">3315</th><td><u>#define <dfn class="macro" id="_M/I40E_VFMSIX_TADD_MSIXTADD_MASK" data-ref="_M/I40E_VFMSIX_TADD_MSIXTADD_MASK">I40E_VFMSIX_TADD_MSIXTADD_MASK</dfn>    I40E_MASK(0x3FFFFFFF, I40E_VFMSIX_TADD_MSIXTADD_SHIFT)</u></td></tr>
<tr><th id="3316">3316</th><td><u>#define <dfn class="macro" id="_M/I40E_VFMSIX_TMSG" data-ref="_M/I40E_VFMSIX_TMSG">I40E_VFMSIX_TMSG</dfn>(_i)            (0x00000008 + ((_i) * 16)) /* _i=0...16 */ /* Reset: VFLR */</u></td></tr>
<tr><th id="3317">3317</th><td><u>#define <dfn class="macro" id="_M/I40E_VFMSIX_TMSG_MAX_INDEX" data-ref="_M/I40E_VFMSIX_TMSG_MAX_INDEX">I40E_VFMSIX_TMSG_MAX_INDEX</dfn>      16</u></td></tr>
<tr><th id="3318">3318</th><td><u>#define <dfn class="macro" id="_M/I40E_VFMSIX_TMSG_MSIXTMSG_SHIFT" data-ref="_M/I40E_VFMSIX_TMSG_MSIXTMSG_SHIFT">I40E_VFMSIX_TMSG_MSIXTMSG_SHIFT</dfn> 0</u></td></tr>
<tr><th id="3319">3319</th><td><u>#define <dfn class="macro" id="_M/I40E_VFMSIX_TMSG_MSIXTMSG_MASK" data-ref="_M/I40E_VFMSIX_TMSG_MSIXTMSG_MASK">I40E_VFMSIX_TMSG_MSIXTMSG_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_VFMSIX_TMSG_MSIXTMSG_SHIFT)</u></td></tr>
<tr><th id="3320">3320</th><td><u>#define <dfn class="macro" id="_M/I40E_VFMSIX_TUADD" data-ref="_M/I40E_VFMSIX_TUADD">I40E_VFMSIX_TUADD</dfn>(_i)             (0x00000004 + ((_i) * 16)) /* _i=0...16 */ /* Reset: VFLR */</u></td></tr>
<tr><th id="3321">3321</th><td><u>#define <dfn class="macro" id="_M/I40E_VFMSIX_TUADD_MAX_INDEX" data-ref="_M/I40E_VFMSIX_TUADD_MAX_INDEX">I40E_VFMSIX_TUADD_MAX_INDEX</dfn>       16</u></td></tr>
<tr><th id="3322">3322</th><td><u>#define <dfn class="macro" id="_M/I40E_VFMSIX_TUADD_MSIXTUADD_SHIFT" data-ref="_M/I40E_VFMSIX_TUADD_MSIXTUADD_SHIFT">I40E_VFMSIX_TUADD_MSIXTUADD_SHIFT</dfn> 0</u></td></tr>
<tr><th id="3323">3323</th><td><u>#define <dfn class="macro" id="_M/I40E_VFMSIX_TUADD_MSIXTUADD_MASK" data-ref="_M/I40E_VFMSIX_TUADD_MSIXTUADD_MASK">I40E_VFMSIX_TUADD_MSIXTUADD_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_VFMSIX_TUADD_MSIXTUADD_SHIFT)</u></td></tr>
<tr><th id="3324">3324</th><td><u>#define <dfn class="macro" id="_M/I40E_VFMSIX_TVCTRL" data-ref="_M/I40E_VFMSIX_TVCTRL">I40E_VFMSIX_TVCTRL</dfn>(_i)        (0x0000000C + ((_i) * 16)) /* _i=0...16 */ /* Reset: VFLR */</u></td></tr>
<tr><th id="3325">3325</th><td><u>#define <dfn class="macro" id="_M/I40E_VFMSIX_TVCTRL_MAX_INDEX" data-ref="_M/I40E_VFMSIX_TVCTRL_MAX_INDEX">I40E_VFMSIX_TVCTRL_MAX_INDEX</dfn>  16</u></td></tr>
<tr><th id="3326">3326</th><td><u>#define <dfn class="macro" id="_M/I40E_VFMSIX_TVCTRL_MASK_SHIFT" data-ref="_M/I40E_VFMSIX_TVCTRL_MASK_SHIFT">I40E_VFMSIX_TVCTRL_MASK_SHIFT</dfn> 0</u></td></tr>
<tr><th id="3327">3327</th><td><u>#define <dfn class="macro" id="_M/I40E_VFMSIX_TVCTRL_MASK_MASK" data-ref="_M/I40E_VFMSIX_TVCTRL_MASK_MASK">I40E_VFMSIX_TVCTRL_MASK_MASK</dfn>  I40E_MASK(0x1, I40E_VFMSIX_TVCTRL_MASK_SHIFT)</u></td></tr>
<tr><th id="3328">3328</th><td><u>#define <dfn class="macro" id="_M/I40E_VFCM_PE_ERRDATA" data-ref="_M/I40E_VFCM_PE_ERRDATA">I40E_VFCM_PE_ERRDATA</dfn>                  0x0000DC00 /* Reset: VFR */</u></td></tr>
<tr><th id="3329">3329</th><td><u>#define <dfn class="macro" id="_M/I40E_VFCM_PE_ERRDATA_ERROR_CODE_SHIFT" data-ref="_M/I40E_VFCM_PE_ERRDATA_ERROR_CODE_SHIFT">I40E_VFCM_PE_ERRDATA_ERROR_CODE_SHIFT</dfn> 0</u></td></tr>
<tr><th id="3330">3330</th><td><u>#define <dfn class="macro" id="_M/I40E_VFCM_PE_ERRDATA_ERROR_CODE_MASK" data-ref="_M/I40E_VFCM_PE_ERRDATA_ERROR_CODE_MASK">I40E_VFCM_PE_ERRDATA_ERROR_CODE_MASK</dfn>  I40E_MASK(0xF, I40E_VFCM_PE_ERRDATA_ERROR_CODE_SHIFT)</u></td></tr>
<tr><th id="3331">3331</th><td><u>#define <dfn class="macro" id="_M/I40E_VFCM_PE_ERRDATA_Q_TYPE_SHIFT" data-ref="_M/I40E_VFCM_PE_ERRDATA_Q_TYPE_SHIFT">I40E_VFCM_PE_ERRDATA_Q_TYPE_SHIFT</dfn>     4</u></td></tr>
<tr><th id="3332">3332</th><td><u>#define <dfn class="macro" id="_M/I40E_VFCM_PE_ERRDATA_Q_TYPE_MASK" data-ref="_M/I40E_VFCM_PE_ERRDATA_Q_TYPE_MASK">I40E_VFCM_PE_ERRDATA_Q_TYPE_MASK</dfn>      I40E_MASK(0x7, I40E_VFCM_PE_ERRDATA_Q_TYPE_SHIFT)</u></td></tr>
<tr><th id="3333">3333</th><td><u>#define <dfn class="macro" id="_M/I40E_VFCM_PE_ERRDATA_Q_NUM_SHIFT" data-ref="_M/I40E_VFCM_PE_ERRDATA_Q_NUM_SHIFT">I40E_VFCM_PE_ERRDATA_Q_NUM_SHIFT</dfn>      8</u></td></tr>
<tr><th id="3334">3334</th><td><u>#define <dfn class="macro" id="_M/I40E_VFCM_PE_ERRDATA_Q_NUM_MASK" data-ref="_M/I40E_VFCM_PE_ERRDATA_Q_NUM_MASK">I40E_VFCM_PE_ERRDATA_Q_NUM_MASK</dfn>       I40E_MASK(0x3FFFF, I40E_VFCM_PE_ERRDATA_Q_NUM_SHIFT)</u></td></tr>
<tr><th id="3335">3335</th><td><u>#define <dfn class="macro" id="_M/I40E_VFCM_PE_ERRINFO" data-ref="_M/I40E_VFCM_PE_ERRINFO">I40E_VFCM_PE_ERRINFO</dfn>                     0x0000D800 /* Reset: VFR */</u></td></tr>
<tr><th id="3336">3336</th><td><u>#define <dfn class="macro" id="_M/I40E_VFCM_PE_ERRINFO_ERROR_VALID_SHIFT" data-ref="_M/I40E_VFCM_PE_ERRINFO_ERROR_VALID_SHIFT">I40E_VFCM_PE_ERRINFO_ERROR_VALID_SHIFT</dfn>   0</u></td></tr>
<tr><th id="3337">3337</th><td><u>#define <dfn class="macro" id="_M/I40E_VFCM_PE_ERRINFO_ERROR_VALID_MASK" data-ref="_M/I40E_VFCM_PE_ERRINFO_ERROR_VALID_MASK">I40E_VFCM_PE_ERRINFO_ERROR_VALID_MASK</dfn>    I40E_MASK(0x1, I40E_VFCM_PE_ERRINFO_ERROR_VALID_SHIFT)</u></td></tr>
<tr><th id="3338">3338</th><td><u>#define <dfn class="macro" id="_M/I40E_VFCM_PE_ERRINFO_ERROR_INST_SHIFT" data-ref="_M/I40E_VFCM_PE_ERRINFO_ERROR_INST_SHIFT">I40E_VFCM_PE_ERRINFO_ERROR_INST_SHIFT</dfn>    4</u></td></tr>
<tr><th id="3339">3339</th><td><u>#define <dfn class="macro" id="_M/I40E_VFCM_PE_ERRINFO_ERROR_INST_MASK" data-ref="_M/I40E_VFCM_PE_ERRINFO_ERROR_INST_MASK">I40E_VFCM_PE_ERRINFO_ERROR_INST_MASK</dfn>     I40E_MASK(0x7, I40E_VFCM_PE_ERRINFO_ERROR_INST_SHIFT)</u></td></tr>
<tr><th id="3340">3340</th><td><u>#define <dfn class="macro" id="_M/I40E_VFCM_PE_ERRINFO_DBL_ERROR_CNT_SHIFT" data-ref="_M/I40E_VFCM_PE_ERRINFO_DBL_ERROR_CNT_SHIFT">I40E_VFCM_PE_ERRINFO_DBL_ERROR_CNT_SHIFT</dfn> 8</u></td></tr>
<tr><th id="3341">3341</th><td><u>#define <dfn class="macro" id="_M/I40E_VFCM_PE_ERRINFO_DBL_ERROR_CNT_MASK" data-ref="_M/I40E_VFCM_PE_ERRINFO_DBL_ERROR_CNT_MASK">I40E_VFCM_PE_ERRINFO_DBL_ERROR_CNT_MASK</dfn>  I40E_MASK(0xFF, I40E_VFCM_PE_ERRINFO_DBL_ERROR_CNT_SHIFT)</u></td></tr>
<tr><th id="3342">3342</th><td><u>#define <dfn class="macro" id="_M/I40E_VFCM_PE_ERRINFO_RLU_ERROR_CNT_SHIFT" data-ref="_M/I40E_VFCM_PE_ERRINFO_RLU_ERROR_CNT_SHIFT">I40E_VFCM_PE_ERRINFO_RLU_ERROR_CNT_SHIFT</dfn> 16</u></td></tr>
<tr><th id="3343">3343</th><td><u>#define <dfn class="macro" id="_M/I40E_VFCM_PE_ERRINFO_RLU_ERROR_CNT_MASK" data-ref="_M/I40E_VFCM_PE_ERRINFO_RLU_ERROR_CNT_MASK">I40E_VFCM_PE_ERRINFO_RLU_ERROR_CNT_MASK</dfn>  I40E_MASK(0xFF, I40E_VFCM_PE_ERRINFO_RLU_ERROR_CNT_SHIFT)</u></td></tr>
<tr><th id="3344">3344</th><td><u>#define <dfn class="macro" id="_M/I40E_VFCM_PE_ERRINFO_RLS_ERROR_CNT_SHIFT" data-ref="_M/I40E_VFCM_PE_ERRINFO_RLS_ERROR_CNT_SHIFT">I40E_VFCM_PE_ERRINFO_RLS_ERROR_CNT_SHIFT</dfn> 24</u></td></tr>
<tr><th id="3345">3345</th><td><u>#define <dfn class="macro" id="_M/I40E_VFCM_PE_ERRINFO_RLS_ERROR_CNT_MASK" data-ref="_M/I40E_VFCM_PE_ERRINFO_RLS_ERROR_CNT_MASK">I40E_VFCM_PE_ERRINFO_RLS_ERROR_CNT_MASK</dfn>  I40E_MASK(0xFF, I40E_VFCM_PE_ERRINFO_RLS_ERROR_CNT_SHIFT)</u></td></tr>
<tr><th id="3346">3346</th><td><u>#define <dfn class="macro" id="_M/I40E_VFQF_HENA" data-ref="_M/I40E_VFQF_HENA">I40E_VFQF_HENA</dfn>(_i)             (0x0000C400 + ((_i) * 4)) /* _i=0...1 */ /* Reset: CORER */</u></td></tr>
<tr><th id="3347">3347</th><td><u>#define <dfn class="macro" id="_M/I40E_VFQF_HENA_MAX_INDEX" data-ref="_M/I40E_VFQF_HENA_MAX_INDEX">I40E_VFQF_HENA_MAX_INDEX</dfn>       1</u></td></tr>
<tr><th id="3348">3348</th><td><u>#define <dfn class="macro" id="_M/I40E_VFQF_HENA_PTYPE_ENA_SHIFT" data-ref="_M/I40E_VFQF_HENA_PTYPE_ENA_SHIFT">I40E_VFQF_HENA_PTYPE_ENA_SHIFT</dfn> 0</u></td></tr>
<tr><th id="3349">3349</th><td><u>#define <dfn class="macro" id="_M/I40E_VFQF_HENA_PTYPE_ENA_MASK" data-ref="_M/I40E_VFQF_HENA_PTYPE_ENA_MASK">I40E_VFQF_HENA_PTYPE_ENA_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_VFQF_HENA_PTYPE_ENA_SHIFT)</u></td></tr>
<tr><th id="3350">3350</th><td><u>#define <dfn class="macro" id="_M/I40E_VFQF_HKEY" data-ref="_M/I40E_VFQF_HKEY">I40E_VFQF_HKEY</dfn>(_i)         (0x0000CC00 + ((_i) * 4)) /* _i=0...12 */ /* Reset: CORER */</u></td></tr>
<tr><th id="3351">3351</th><td><u>#define <dfn class="macro" id="_M/I40E_VFQF_HKEY_MAX_INDEX" data-ref="_M/I40E_VFQF_HKEY_MAX_INDEX">I40E_VFQF_HKEY_MAX_INDEX</dfn>   12</u></td></tr>
<tr><th id="3352">3352</th><td><u>#define <dfn class="macro" id="_M/I40E_VFQF_HKEY_KEY_0_SHIFT" data-ref="_M/I40E_VFQF_HKEY_KEY_0_SHIFT">I40E_VFQF_HKEY_KEY_0_SHIFT</dfn> 0</u></td></tr>
<tr><th id="3353">3353</th><td><u>#define <dfn class="macro" id="_M/I40E_VFQF_HKEY_KEY_0_MASK" data-ref="_M/I40E_VFQF_HKEY_KEY_0_MASK">I40E_VFQF_HKEY_KEY_0_MASK</dfn>  I40E_MASK(0xFF, I40E_VFQF_HKEY_KEY_0_SHIFT)</u></td></tr>
<tr><th id="3354">3354</th><td><u>#define <dfn class="macro" id="_M/I40E_VFQF_HKEY_KEY_1_SHIFT" data-ref="_M/I40E_VFQF_HKEY_KEY_1_SHIFT">I40E_VFQF_HKEY_KEY_1_SHIFT</dfn> 8</u></td></tr>
<tr><th id="3355">3355</th><td><u>#define <dfn class="macro" id="_M/I40E_VFQF_HKEY_KEY_1_MASK" data-ref="_M/I40E_VFQF_HKEY_KEY_1_MASK">I40E_VFQF_HKEY_KEY_1_MASK</dfn>  I40E_MASK(0xFF, I40E_VFQF_HKEY_KEY_1_SHIFT)</u></td></tr>
<tr><th id="3356">3356</th><td><u>#define <dfn class="macro" id="_M/I40E_VFQF_HKEY_KEY_2_SHIFT" data-ref="_M/I40E_VFQF_HKEY_KEY_2_SHIFT">I40E_VFQF_HKEY_KEY_2_SHIFT</dfn> 16</u></td></tr>
<tr><th id="3357">3357</th><td><u>#define <dfn class="macro" id="_M/I40E_VFQF_HKEY_KEY_2_MASK" data-ref="_M/I40E_VFQF_HKEY_KEY_2_MASK">I40E_VFQF_HKEY_KEY_2_MASK</dfn>  I40E_MASK(0xFF, I40E_VFQF_HKEY_KEY_2_SHIFT)</u></td></tr>
<tr><th id="3358">3358</th><td><u>#define <dfn class="macro" id="_M/I40E_VFQF_HKEY_KEY_3_SHIFT" data-ref="_M/I40E_VFQF_HKEY_KEY_3_SHIFT">I40E_VFQF_HKEY_KEY_3_SHIFT</dfn> 24</u></td></tr>
<tr><th id="3359">3359</th><td><u>#define <dfn class="macro" id="_M/I40E_VFQF_HKEY_KEY_3_MASK" data-ref="_M/I40E_VFQF_HKEY_KEY_3_MASK">I40E_VFQF_HKEY_KEY_3_MASK</dfn>  I40E_MASK(0xFF, I40E_VFQF_HKEY_KEY_3_SHIFT)</u></td></tr>
<tr><th id="3360">3360</th><td><u>#define <dfn class="macro" id="_M/I40E_VFQF_HLUT" data-ref="_M/I40E_VFQF_HLUT">I40E_VFQF_HLUT</dfn>(_i)        (0x0000D000 + ((_i) * 4)) /* _i=0...15 */ /* Reset: CORER */</u></td></tr>
<tr><th id="3361">3361</th><td><u>#define <dfn class="macro" id="_M/I40E_VFQF_HLUT_MAX_INDEX" data-ref="_M/I40E_VFQF_HLUT_MAX_INDEX">I40E_VFQF_HLUT_MAX_INDEX</dfn>  15</u></td></tr>
<tr><th id="3362">3362</th><td><u>#define <dfn class="macro" id="_M/I40E_VFQF_HLUT_LUT0_SHIFT" data-ref="_M/I40E_VFQF_HLUT_LUT0_SHIFT">I40E_VFQF_HLUT_LUT0_SHIFT</dfn> 0</u></td></tr>
<tr><th id="3363">3363</th><td><u>#define <dfn class="macro" id="_M/I40E_VFQF_HLUT_LUT0_MASK" data-ref="_M/I40E_VFQF_HLUT_LUT0_MASK">I40E_VFQF_HLUT_LUT0_MASK</dfn>  I40E_MASK(0xF, I40E_VFQF_HLUT_LUT0_SHIFT)</u></td></tr>
<tr><th id="3364">3364</th><td><u>#define <dfn class="macro" id="_M/I40E_VFQF_HLUT_LUT1_SHIFT" data-ref="_M/I40E_VFQF_HLUT_LUT1_SHIFT">I40E_VFQF_HLUT_LUT1_SHIFT</dfn> 8</u></td></tr>
<tr><th id="3365">3365</th><td><u>#define <dfn class="macro" id="_M/I40E_VFQF_HLUT_LUT1_MASK" data-ref="_M/I40E_VFQF_HLUT_LUT1_MASK">I40E_VFQF_HLUT_LUT1_MASK</dfn>  I40E_MASK(0xF, I40E_VFQF_HLUT_LUT1_SHIFT)</u></td></tr>
<tr><th id="3366">3366</th><td><u>#define <dfn class="macro" id="_M/I40E_VFQF_HLUT_LUT2_SHIFT" data-ref="_M/I40E_VFQF_HLUT_LUT2_SHIFT">I40E_VFQF_HLUT_LUT2_SHIFT</dfn> 16</u></td></tr>
<tr><th id="3367">3367</th><td><u>#define <dfn class="macro" id="_M/I40E_VFQF_HLUT_LUT2_MASK" data-ref="_M/I40E_VFQF_HLUT_LUT2_MASK">I40E_VFQF_HLUT_LUT2_MASK</dfn>  I40E_MASK(0xF, I40E_VFQF_HLUT_LUT2_SHIFT)</u></td></tr>
<tr><th id="3368">3368</th><td><u>#define <dfn class="macro" id="_M/I40E_VFQF_HLUT_LUT3_SHIFT" data-ref="_M/I40E_VFQF_HLUT_LUT3_SHIFT">I40E_VFQF_HLUT_LUT3_SHIFT</dfn> 24</u></td></tr>
<tr><th id="3369">3369</th><td><u>#define <dfn class="macro" id="_M/I40E_VFQF_HLUT_LUT3_MASK" data-ref="_M/I40E_VFQF_HLUT_LUT3_MASK">I40E_VFQF_HLUT_LUT3_MASK</dfn>  I40E_MASK(0xF, I40E_VFQF_HLUT_LUT3_SHIFT)</u></td></tr>
<tr><th id="3370">3370</th><td><u>#define <dfn class="macro" id="_M/I40E_VFQF_HREGION" data-ref="_M/I40E_VFQF_HREGION">I40E_VFQF_HREGION</dfn>(_i)                  (0x0000D400 + ((_i) * 4)) /* _i=0...7 */ /* Reset: CORER */</u></td></tr>
<tr><th id="3371">3371</th><td><u>#define <dfn class="macro" id="_M/I40E_VFQF_HREGION_MAX_INDEX" data-ref="_M/I40E_VFQF_HREGION_MAX_INDEX">I40E_VFQF_HREGION_MAX_INDEX</dfn>            7</u></td></tr>
<tr><th id="3372">3372</th><td><u>#define <dfn class="macro" id="_M/I40E_VFQF_HREGION_OVERRIDE_ENA_0_SHIFT" data-ref="_M/I40E_VFQF_HREGION_OVERRIDE_ENA_0_SHIFT">I40E_VFQF_HREGION_OVERRIDE_ENA_0_SHIFT</dfn> 0</u></td></tr>
<tr><th id="3373">3373</th><td><u>#define <dfn class="macro" id="_M/I40E_VFQF_HREGION_OVERRIDE_ENA_0_MASK" data-ref="_M/I40E_VFQF_HREGION_OVERRIDE_ENA_0_MASK">I40E_VFQF_HREGION_OVERRIDE_ENA_0_MASK</dfn>  I40E_MASK(0x1, I40E_VFQF_HREGION_OVERRIDE_ENA_0_SHIFT)</u></td></tr>
<tr><th id="3374">3374</th><td><u>#define <dfn class="macro" id="_M/I40E_VFQF_HREGION_REGION_0_SHIFT" data-ref="_M/I40E_VFQF_HREGION_REGION_0_SHIFT">I40E_VFQF_HREGION_REGION_0_SHIFT</dfn>       1</u></td></tr>
<tr><th id="3375">3375</th><td><u>#define <dfn class="macro" id="_M/I40E_VFQF_HREGION_REGION_0_MASK" data-ref="_M/I40E_VFQF_HREGION_REGION_0_MASK">I40E_VFQF_HREGION_REGION_0_MASK</dfn>        I40E_MASK(0x7, I40E_VFQF_HREGION_REGION_0_SHIFT)</u></td></tr>
<tr><th id="3376">3376</th><td><u>#define <dfn class="macro" id="_M/I40E_VFQF_HREGION_OVERRIDE_ENA_1_SHIFT" data-ref="_M/I40E_VFQF_HREGION_OVERRIDE_ENA_1_SHIFT">I40E_VFQF_HREGION_OVERRIDE_ENA_1_SHIFT</dfn> 4</u></td></tr>
<tr><th id="3377">3377</th><td><u>#define <dfn class="macro" id="_M/I40E_VFQF_HREGION_OVERRIDE_ENA_1_MASK" data-ref="_M/I40E_VFQF_HREGION_OVERRIDE_ENA_1_MASK">I40E_VFQF_HREGION_OVERRIDE_ENA_1_MASK</dfn>  I40E_MASK(0x1, I40E_VFQF_HREGION_OVERRIDE_ENA_1_SHIFT)</u></td></tr>
<tr><th id="3378">3378</th><td><u>#define <dfn class="macro" id="_M/I40E_VFQF_HREGION_REGION_1_SHIFT" data-ref="_M/I40E_VFQF_HREGION_REGION_1_SHIFT">I40E_VFQF_HREGION_REGION_1_SHIFT</dfn>       5</u></td></tr>
<tr><th id="3379">3379</th><td><u>#define <dfn class="macro" id="_M/I40E_VFQF_HREGION_REGION_1_MASK" data-ref="_M/I40E_VFQF_HREGION_REGION_1_MASK">I40E_VFQF_HREGION_REGION_1_MASK</dfn>        I40E_MASK(0x7, I40E_VFQF_HREGION_REGION_1_SHIFT)</u></td></tr>
<tr><th id="3380">3380</th><td><u>#define <dfn class="macro" id="_M/I40E_VFQF_HREGION_OVERRIDE_ENA_2_SHIFT" data-ref="_M/I40E_VFQF_HREGION_OVERRIDE_ENA_2_SHIFT">I40E_VFQF_HREGION_OVERRIDE_ENA_2_SHIFT</dfn> 8</u></td></tr>
<tr><th id="3381">3381</th><td><u>#define <dfn class="macro" id="_M/I40E_VFQF_HREGION_OVERRIDE_ENA_2_MASK" data-ref="_M/I40E_VFQF_HREGION_OVERRIDE_ENA_2_MASK">I40E_VFQF_HREGION_OVERRIDE_ENA_2_MASK</dfn>  I40E_MASK(0x1, I40E_VFQF_HREGION_OVERRIDE_ENA_2_SHIFT)</u></td></tr>
<tr><th id="3382">3382</th><td><u>#define <dfn class="macro" id="_M/I40E_VFQF_HREGION_REGION_2_SHIFT" data-ref="_M/I40E_VFQF_HREGION_REGION_2_SHIFT">I40E_VFQF_HREGION_REGION_2_SHIFT</dfn>       9</u></td></tr>
<tr><th id="3383">3383</th><td><u>#define <dfn class="macro" id="_M/I40E_VFQF_HREGION_REGION_2_MASK" data-ref="_M/I40E_VFQF_HREGION_REGION_2_MASK">I40E_VFQF_HREGION_REGION_2_MASK</dfn>        I40E_MASK(0x7, I40E_VFQF_HREGION_REGION_2_SHIFT)</u></td></tr>
<tr><th id="3384">3384</th><td><u>#define <dfn class="macro" id="_M/I40E_VFQF_HREGION_OVERRIDE_ENA_3_SHIFT" data-ref="_M/I40E_VFQF_HREGION_OVERRIDE_ENA_3_SHIFT">I40E_VFQF_HREGION_OVERRIDE_ENA_3_SHIFT</dfn> 12</u></td></tr>
<tr><th id="3385">3385</th><td><u>#define <dfn class="macro" id="_M/I40E_VFQF_HREGION_OVERRIDE_ENA_3_MASK" data-ref="_M/I40E_VFQF_HREGION_OVERRIDE_ENA_3_MASK">I40E_VFQF_HREGION_OVERRIDE_ENA_3_MASK</dfn>  I40E_MASK(0x1, I40E_VFQF_HREGION_OVERRIDE_ENA_3_SHIFT)</u></td></tr>
<tr><th id="3386">3386</th><td><u>#define <dfn class="macro" id="_M/I40E_VFQF_HREGION_REGION_3_SHIFT" data-ref="_M/I40E_VFQF_HREGION_REGION_3_SHIFT">I40E_VFQF_HREGION_REGION_3_SHIFT</dfn>       13</u></td></tr>
<tr><th id="3387">3387</th><td><u>#define <dfn class="macro" id="_M/I40E_VFQF_HREGION_REGION_3_MASK" data-ref="_M/I40E_VFQF_HREGION_REGION_3_MASK">I40E_VFQF_HREGION_REGION_3_MASK</dfn>        I40E_MASK(0x7, I40E_VFQF_HREGION_REGION_3_SHIFT)</u></td></tr>
<tr><th id="3388">3388</th><td><u>#define <dfn class="macro" id="_M/I40E_VFQF_HREGION_OVERRIDE_ENA_4_SHIFT" data-ref="_M/I40E_VFQF_HREGION_OVERRIDE_ENA_4_SHIFT">I40E_VFQF_HREGION_OVERRIDE_ENA_4_SHIFT</dfn> 16</u></td></tr>
<tr><th id="3389">3389</th><td><u>#define <dfn class="macro" id="_M/I40E_VFQF_HREGION_OVERRIDE_ENA_4_MASK" data-ref="_M/I40E_VFQF_HREGION_OVERRIDE_ENA_4_MASK">I40E_VFQF_HREGION_OVERRIDE_ENA_4_MASK</dfn>  I40E_MASK(0x1, I40E_VFQF_HREGION_OVERRIDE_ENA_4_SHIFT)</u></td></tr>
<tr><th id="3390">3390</th><td><u>#define <dfn class="macro" id="_M/I40E_VFQF_HREGION_REGION_4_SHIFT" data-ref="_M/I40E_VFQF_HREGION_REGION_4_SHIFT">I40E_VFQF_HREGION_REGION_4_SHIFT</dfn>       17</u></td></tr>
<tr><th id="3391">3391</th><td><u>#define <dfn class="macro" id="_M/I40E_VFQF_HREGION_REGION_4_MASK" data-ref="_M/I40E_VFQF_HREGION_REGION_4_MASK">I40E_VFQF_HREGION_REGION_4_MASK</dfn>        I40E_MASK(0x7, I40E_VFQF_HREGION_REGION_4_SHIFT)</u></td></tr>
<tr><th id="3392">3392</th><td><u>#define <dfn class="macro" id="_M/I40E_VFQF_HREGION_OVERRIDE_ENA_5_SHIFT" data-ref="_M/I40E_VFQF_HREGION_OVERRIDE_ENA_5_SHIFT">I40E_VFQF_HREGION_OVERRIDE_ENA_5_SHIFT</dfn> 20</u></td></tr>
<tr><th id="3393">3393</th><td><u>#define <dfn class="macro" id="_M/I40E_VFQF_HREGION_OVERRIDE_ENA_5_MASK" data-ref="_M/I40E_VFQF_HREGION_OVERRIDE_ENA_5_MASK">I40E_VFQF_HREGION_OVERRIDE_ENA_5_MASK</dfn>  I40E_MASK(0x1, I40E_VFQF_HREGION_OVERRIDE_ENA_5_SHIFT)</u></td></tr>
<tr><th id="3394">3394</th><td><u>#define <dfn class="macro" id="_M/I40E_VFQF_HREGION_REGION_5_SHIFT" data-ref="_M/I40E_VFQF_HREGION_REGION_5_SHIFT">I40E_VFQF_HREGION_REGION_5_SHIFT</dfn>       21</u></td></tr>
<tr><th id="3395">3395</th><td><u>#define <dfn class="macro" id="_M/I40E_VFQF_HREGION_REGION_5_MASK" data-ref="_M/I40E_VFQF_HREGION_REGION_5_MASK">I40E_VFQF_HREGION_REGION_5_MASK</dfn>        I40E_MASK(0x7, I40E_VFQF_HREGION_REGION_5_SHIFT)</u></td></tr>
<tr><th id="3396">3396</th><td><u>#define <dfn class="macro" id="_M/I40E_VFQF_HREGION_OVERRIDE_ENA_6_SHIFT" data-ref="_M/I40E_VFQF_HREGION_OVERRIDE_ENA_6_SHIFT">I40E_VFQF_HREGION_OVERRIDE_ENA_6_SHIFT</dfn> 24</u></td></tr>
<tr><th id="3397">3397</th><td><u>#define <dfn class="macro" id="_M/I40E_VFQF_HREGION_OVERRIDE_ENA_6_MASK" data-ref="_M/I40E_VFQF_HREGION_OVERRIDE_ENA_6_MASK">I40E_VFQF_HREGION_OVERRIDE_ENA_6_MASK</dfn>  I40E_MASK(0x1, I40E_VFQF_HREGION_OVERRIDE_ENA_6_SHIFT)</u></td></tr>
<tr><th id="3398">3398</th><td><u>#define <dfn class="macro" id="_M/I40E_VFQF_HREGION_REGION_6_SHIFT" data-ref="_M/I40E_VFQF_HREGION_REGION_6_SHIFT">I40E_VFQF_HREGION_REGION_6_SHIFT</dfn>       25</u></td></tr>
<tr><th id="3399">3399</th><td><u>#define <dfn class="macro" id="_M/I40E_VFQF_HREGION_REGION_6_MASK" data-ref="_M/I40E_VFQF_HREGION_REGION_6_MASK">I40E_VFQF_HREGION_REGION_6_MASK</dfn>        I40E_MASK(0x7, I40E_VFQF_HREGION_REGION_6_SHIFT)</u></td></tr>
<tr><th id="3400">3400</th><td><u>#define <dfn class="macro" id="_M/I40E_VFQF_HREGION_OVERRIDE_ENA_7_SHIFT" data-ref="_M/I40E_VFQF_HREGION_OVERRIDE_ENA_7_SHIFT">I40E_VFQF_HREGION_OVERRIDE_ENA_7_SHIFT</dfn> 28</u></td></tr>
<tr><th id="3401">3401</th><td><u>#define <dfn class="macro" id="_M/I40E_VFQF_HREGION_OVERRIDE_ENA_7_MASK" data-ref="_M/I40E_VFQF_HREGION_OVERRIDE_ENA_7_MASK">I40E_VFQF_HREGION_OVERRIDE_ENA_7_MASK</dfn>  I40E_MASK(0x1, I40E_VFQF_HREGION_OVERRIDE_ENA_7_SHIFT)</u></td></tr>
<tr><th id="3402">3402</th><td><u>#define <dfn class="macro" id="_M/I40E_VFQF_HREGION_REGION_7_SHIFT" data-ref="_M/I40E_VFQF_HREGION_REGION_7_SHIFT">I40E_VFQF_HREGION_REGION_7_SHIFT</dfn>       29</u></td></tr>
<tr><th id="3403">3403</th><td><u>#define <dfn class="macro" id="_M/I40E_VFQF_HREGION_REGION_7_MASK" data-ref="_M/I40E_VFQF_HREGION_REGION_7_MASK">I40E_VFQF_HREGION_REGION_7_MASK</dfn>        I40E_MASK(0x7, I40E_VFQF_HREGION_REGION_7_SHIFT)</u></td></tr>
<tr><th id="3404">3404</th><td></td></tr>
<tr><th id="3405">3405</th><td><u>#<span data-ppcond="3405">ifdef</span> <span class="macro" data-ref="_M/PF_DRIVER">PF_DRIVER</span></u></td></tr>
<tr><th id="3406">3406</th><td><u>#define <dfn class="macro" id="_M/I40E_MNGSB_FDCRC" data-ref="_M/I40E_MNGSB_FDCRC">I40E_MNGSB_FDCRC</dfn>               0x000B7050 /* Reset: POR */</u></td></tr>
<tr><th id="3407">3407</th><td><u>#define <dfn class="macro" id="_M/I40E_MNGSB_FDCRC_CRC_RES_SHIFT" data-ref="_M/I40E_MNGSB_FDCRC_CRC_RES_SHIFT">I40E_MNGSB_FDCRC_CRC_RES_SHIFT</dfn> 0</u></td></tr>
<tr><th id="3408">3408</th><td><u>#define <dfn class="macro" id="_M/I40E_MNGSB_FDCRC_CRC_RES_MASK" data-ref="_M/I40E_MNGSB_FDCRC_CRC_RES_MASK">I40E_MNGSB_FDCRC_CRC_RES_MASK</dfn>  I40E_MASK(0xFF, I40E_MNGSB_FDCRC_CRC_RES_SHIFT)</u></td></tr>
<tr><th id="3409">3409</th><td><u>#define <dfn class="macro" id="_M/I40E_MNGSB_FDCS" data-ref="_M/I40E_MNGSB_FDCS">I40E_MNGSB_FDCS</dfn>                   0x000B7040 /* Reset: POR */</u></td></tr>
<tr><th id="3410">3410</th><td><u>#define <dfn class="macro" id="_M/I40E_MNGSB_FDCS_CRC_CONT_SHIFT" data-ref="_M/I40E_MNGSB_FDCS_CRC_CONT_SHIFT">I40E_MNGSB_FDCS_CRC_CONT_SHIFT</dfn>    2</u></td></tr>
<tr><th id="3411">3411</th><td><u>#define <dfn class="macro" id="_M/I40E_MNGSB_FDCS_CRC_CONT_MASK" data-ref="_M/I40E_MNGSB_FDCS_CRC_CONT_MASK">I40E_MNGSB_FDCS_CRC_CONT_MASK</dfn>     I40E_MASK(0x1, I40E_MNGSB_FDCS_CRC_CONT_SHIFT)</u></td></tr>
<tr><th id="3412">3412</th><td><u>#define <dfn class="macro" id="_M/I40E_MNGSB_FDCS_CRC_SEED_EN_SHIFT" data-ref="_M/I40E_MNGSB_FDCS_CRC_SEED_EN_SHIFT">I40E_MNGSB_FDCS_CRC_SEED_EN_SHIFT</dfn> 3</u></td></tr>
<tr><th id="3413">3413</th><td><u>#define <dfn class="macro" id="_M/I40E_MNGSB_FDCS_CRC_SEED_EN_MASK" data-ref="_M/I40E_MNGSB_FDCS_CRC_SEED_EN_MASK">I40E_MNGSB_FDCS_CRC_SEED_EN_MASK</dfn>  I40E_MASK(0x1, I40E_MNGSB_FDCS_CRC_SEED_EN_SHIFT)</u></td></tr>
<tr><th id="3414">3414</th><td><u>#define <dfn class="macro" id="_M/I40E_MNGSB_FDCS_CRC_WR_INH_SHIFT" data-ref="_M/I40E_MNGSB_FDCS_CRC_WR_INH_SHIFT">I40E_MNGSB_FDCS_CRC_WR_INH_SHIFT</dfn>  4</u></td></tr>
<tr><th id="3415">3415</th><td><u>#define <dfn class="macro" id="_M/I40E_MNGSB_FDCS_CRC_WR_INH_MASK" data-ref="_M/I40E_MNGSB_FDCS_CRC_WR_INH_MASK">I40E_MNGSB_FDCS_CRC_WR_INH_MASK</dfn>   I40E_MASK(0x1, I40E_MNGSB_FDCS_CRC_WR_INH_SHIFT)</u></td></tr>
<tr><th id="3416">3416</th><td><u>#define <dfn class="macro" id="_M/I40E_MNGSB_FDCS_CRC_SEED_SHIFT" data-ref="_M/I40E_MNGSB_FDCS_CRC_SEED_SHIFT">I40E_MNGSB_FDCS_CRC_SEED_SHIFT</dfn>    8</u></td></tr>
<tr><th id="3417">3417</th><td><u>#define <dfn class="macro" id="_M/I40E_MNGSB_FDCS_CRC_SEED_MASK" data-ref="_M/I40E_MNGSB_FDCS_CRC_SEED_MASK">I40E_MNGSB_FDCS_CRC_SEED_MASK</dfn>     I40E_MASK(0xFF, I40E_MNGSB_FDCS_CRC_SEED_SHIFT)</u></td></tr>
<tr><th id="3418">3418</th><td><u>#define <dfn class="macro" id="_M/I40E_MNGSB_FDS" data-ref="_M/I40E_MNGSB_FDS">I40E_MNGSB_FDS</dfn>                0x000B7048 /* Reset: POR */</u></td></tr>
<tr><th id="3419">3419</th><td><u>#define <dfn class="macro" id="_M/I40E_MNGSB_FDS_START_BC_SHIFT" data-ref="_M/I40E_MNGSB_FDS_START_BC_SHIFT">I40E_MNGSB_FDS_START_BC_SHIFT</dfn> 0</u></td></tr>
<tr><th id="3420">3420</th><td><u>#define <dfn class="macro" id="_M/I40E_MNGSB_FDS_START_BC_MASK" data-ref="_M/I40E_MNGSB_FDS_START_BC_MASK">I40E_MNGSB_FDS_START_BC_MASK</dfn>  I40E_MASK(0xFFF, I40E_MNGSB_FDS_START_BC_SHIFT)</u></td></tr>
<tr><th id="3421">3421</th><td><u>#define <dfn class="macro" id="_M/I40E_MNGSB_FDS_LAST_BC_SHIFT" data-ref="_M/I40E_MNGSB_FDS_LAST_BC_SHIFT">I40E_MNGSB_FDS_LAST_BC_SHIFT</dfn>  16</u></td></tr>
<tr><th id="3422">3422</th><td><u>#define <dfn class="macro" id="_M/I40E_MNGSB_FDS_LAST_BC_MASK" data-ref="_M/I40E_MNGSB_FDS_LAST_BC_MASK">I40E_MNGSB_FDS_LAST_BC_MASK</dfn>   I40E_MASK(0xFFF, I40E_MNGSB_FDS_LAST_BC_SHIFT)</u></td></tr>
<tr><th id="3423">3423</th><td></td></tr>
<tr><th id="3424">3424</th><td><u>#define <dfn class="macro" id="_M/I40E_GL_VF_CTRL_RX" data-ref="_M/I40E_GL_VF_CTRL_RX">I40E_GL_VF_CTRL_RX</dfn>(_VF)           (0x00083600 + ((_VF) * 4)) /* _i=0...127 */ /* Reset: EMPR */</u></td></tr>
<tr><th id="3425">3425</th><td><u>#define <dfn class="macro" id="_M/I40E_GL_VF_CTRL_RX_MAX_INDEX" data-ref="_M/I40E_GL_VF_CTRL_RX_MAX_INDEX">I40E_GL_VF_CTRL_RX_MAX_INDEX</dfn>      127</u></td></tr>
<tr><th id="3426">3426</th><td><u>#define <dfn class="macro" id="_M/I40E_GL_VF_CTRL_RX_AQ_RX_EN_SHIFT" data-ref="_M/I40E_GL_VF_CTRL_RX_AQ_RX_EN_SHIFT">I40E_GL_VF_CTRL_RX_AQ_RX_EN_SHIFT</dfn> 0</u></td></tr>
<tr><th id="3427">3427</th><td><u>#define <dfn class="macro" id="_M/I40E_GL_VF_CTRL_RX_AQ_RX_EN_MASK" data-ref="_M/I40E_GL_VF_CTRL_RX_AQ_RX_EN_MASK">I40E_GL_VF_CTRL_RX_AQ_RX_EN_MASK</dfn>  I40E_MASK(0x1, I40E_GL_VF_CTRL_RX_AQ_RX_EN_SHIFT)</u></td></tr>
<tr><th id="3428">3428</th><td><u>#define <dfn class="macro" id="_M/I40E_GL_VF_CTRL_TX" data-ref="_M/I40E_GL_VF_CTRL_TX">I40E_GL_VF_CTRL_TX</dfn>(_VF)           (0x00083400 + ((_VF) * 4)) /* _i=0...127 */ /* Reset: EMPR */</u></td></tr>
<tr><th id="3429">3429</th><td><u>#define <dfn class="macro" id="_M/I40E_GL_VF_CTRL_TX_MAX_INDEX" data-ref="_M/I40E_GL_VF_CTRL_TX_MAX_INDEX">I40E_GL_VF_CTRL_TX_MAX_INDEX</dfn>      127</u></td></tr>
<tr><th id="3430">3430</th><td><u>#define <dfn class="macro" id="_M/I40E_GL_VF_CTRL_TX_AQ_TX_EN_SHIFT" data-ref="_M/I40E_GL_VF_CTRL_TX_AQ_TX_EN_SHIFT">I40E_GL_VF_CTRL_TX_AQ_TX_EN_SHIFT</dfn> 0</u></td></tr>
<tr><th id="3431">3431</th><td><u>#define <dfn class="macro" id="_M/I40E_GL_VF_CTRL_TX_AQ_TX_EN_MASK" data-ref="_M/I40E_GL_VF_CTRL_TX_AQ_TX_EN_MASK">I40E_GL_VF_CTRL_TX_AQ_TX_EN_MASK</dfn>  I40E_MASK(0x1, I40E_GL_VF_CTRL_TX_AQ_TX_EN_SHIFT)</u></td></tr>
<tr><th id="3432">3432</th><td></td></tr>
<tr><th id="3433">3433</th><td><u>#define <dfn class="macro" id="_M/I40E_GLCM_LAN_CACHESIZE" data-ref="_M/I40E_GLCM_LAN_CACHESIZE">I40E_GLCM_LAN_CACHESIZE</dfn>                 0x0010C4D8 /* Reset: CORER */</u></td></tr>
<tr><th id="3434">3434</th><td><u>#define <dfn class="macro" id="_M/I40E_GLCM_LAN_CACHESIZE_WORD_SIZE_SHIFT" data-ref="_M/I40E_GLCM_LAN_CACHESIZE_WORD_SIZE_SHIFT">I40E_GLCM_LAN_CACHESIZE_WORD_SIZE_SHIFT</dfn> 0</u></td></tr>
<tr><th id="3435">3435</th><td><u>#define <dfn class="macro" id="_M/I40E_GLCM_LAN_CACHESIZE_WORD_SIZE_MASK" data-ref="_M/I40E_GLCM_LAN_CACHESIZE_WORD_SIZE_MASK">I40E_GLCM_LAN_CACHESIZE_WORD_SIZE_MASK</dfn>  I40E_MASK(0xFFF, I40E_GLCM_LAN_CACHESIZE_WORD_SIZE_SHIFT)</u></td></tr>
<tr><th id="3436">3436</th><td><u>#define <dfn class="macro" id="_M/I40E_GLCM_LAN_CACHESIZE_SETS_SHIFT" data-ref="_M/I40E_GLCM_LAN_CACHESIZE_SETS_SHIFT">I40E_GLCM_LAN_CACHESIZE_SETS_SHIFT</dfn>      12</u></td></tr>
<tr><th id="3437">3437</th><td><u>#define <dfn class="macro" id="_M/I40E_GLCM_LAN_CACHESIZE_SETS_MASK" data-ref="_M/I40E_GLCM_LAN_CACHESIZE_SETS_MASK">I40E_GLCM_LAN_CACHESIZE_SETS_MASK</dfn>       I40E_MASK(0xF, I40E_GLCM_LAN_CACHESIZE_SETS_SHIFT)</u></td></tr>
<tr><th id="3438">3438</th><td><u>#define <dfn class="macro" id="_M/I40E_GLCM_LAN_CACHESIZE_WAYS_SHIFT" data-ref="_M/I40E_GLCM_LAN_CACHESIZE_WAYS_SHIFT">I40E_GLCM_LAN_CACHESIZE_WAYS_SHIFT</dfn>      16</u></td></tr>
<tr><th id="3439">3439</th><td><u>#define <dfn class="macro" id="_M/I40E_GLCM_LAN_CACHESIZE_WAYS_MASK" data-ref="_M/I40E_GLCM_LAN_CACHESIZE_WAYS_MASK">I40E_GLCM_LAN_CACHESIZE_WAYS_MASK</dfn>       I40E_MASK(0x3FF, I40E_GLCM_LAN_CACHESIZE_WAYS_SHIFT)</u></td></tr>
<tr><th id="3440">3440</th><td><u>#define <dfn class="macro" id="_M/I40E_GLCM_PE_CACHESIZE" data-ref="_M/I40E_GLCM_PE_CACHESIZE">I40E_GLCM_PE_CACHESIZE</dfn>                 0x00138FE4 /* Reset: CORER */</u></td></tr>
<tr><th id="3441">3441</th><td><u>#define <dfn class="macro" id="_M/I40E_GLCM_PE_CACHESIZE_WORD_SIZE_SHIFT" data-ref="_M/I40E_GLCM_PE_CACHESIZE_WORD_SIZE_SHIFT">I40E_GLCM_PE_CACHESIZE_WORD_SIZE_SHIFT</dfn> 0</u></td></tr>
<tr><th id="3442">3442</th><td><u>#define <dfn class="macro" id="_M/I40E_GLCM_PE_CACHESIZE_WORD_SIZE_MASK" data-ref="_M/I40E_GLCM_PE_CACHESIZE_WORD_SIZE_MASK">I40E_GLCM_PE_CACHESIZE_WORD_SIZE_MASK</dfn>  I40E_MASK(0xFFF, I40E_GLCM_PE_CACHESIZE_WORD_SIZE_SHIFT)</u></td></tr>
<tr><th id="3443">3443</th><td><u>#define <dfn class="macro" id="_M/I40E_GLCM_PE_CACHESIZE_SETS_SHIFT" data-ref="_M/I40E_GLCM_PE_CACHESIZE_SETS_SHIFT">I40E_GLCM_PE_CACHESIZE_SETS_SHIFT</dfn>      12</u></td></tr>
<tr><th id="3444">3444</th><td><u>#define <dfn class="macro" id="_M/I40E_GLCM_PE_CACHESIZE_SETS_MASK" data-ref="_M/I40E_GLCM_PE_CACHESIZE_SETS_MASK">I40E_GLCM_PE_CACHESIZE_SETS_MASK</dfn>       I40E_MASK(0xF, I40E_GLCM_PE_CACHESIZE_SETS_SHIFT)</u></td></tr>
<tr><th id="3445">3445</th><td><u>#define <dfn class="macro" id="_M/I40E_GLCM_PE_CACHESIZE_WAYS_SHIFT" data-ref="_M/I40E_GLCM_PE_CACHESIZE_WAYS_SHIFT">I40E_GLCM_PE_CACHESIZE_WAYS_SHIFT</dfn>      16</u></td></tr>
<tr><th id="3446">3446</th><td><u>#define <dfn class="macro" id="_M/I40E_GLCM_PE_CACHESIZE_WAYS_MASK" data-ref="_M/I40E_GLCM_PE_CACHESIZE_WAYS_MASK">I40E_GLCM_PE_CACHESIZE_WAYS_MASK</dfn>       I40E_MASK(0x1FF, I40E_GLCM_PE_CACHESIZE_WAYS_SHIFT)</u></td></tr>
<tr><th id="3447">3447</th><td><u>#define <dfn class="macro" id="_M/I40E_PFCM_PE_ERRDATA" data-ref="_M/I40E_PFCM_PE_ERRDATA">I40E_PFCM_PE_ERRDATA</dfn>                  0x00138D00 /* Reset: PFR */</u></td></tr>
<tr><th id="3448">3448</th><td><u>#define <dfn class="macro" id="_M/I40E_PFCM_PE_ERRDATA_ERROR_CODE_SHIFT" data-ref="_M/I40E_PFCM_PE_ERRDATA_ERROR_CODE_SHIFT">I40E_PFCM_PE_ERRDATA_ERROR_CODE_SHIFT</dfn> 0</u></td></tr>
<tr><th id="3449">3449</th><td><u>#define <dfn class="macro" id="_M/I40E_PFCM_PE_ERRDATA_ERROR_CODE_MASK" data-ref="_M/I40E_PFCM_PE_ERRDATA_ERROR_CODE_MASK">I40E_PFCM_PE_ERRDATA_ERROR_CODE_MASK</dfn>  I40E_MASK(0xF, I40E_PFCM_PE_ERRDATA_ERROR_CODE_SHIFT)</u></td></tr>
<tr><th id="3450">3450</th><td><u>#define <dfn class="macro" id="_M/I40E_PFCM_PE_ERRDATA_Q_TYPE_SHIFT" data-ref="_M/I40E_PFCM_PE_ERRDATA_Q_TYPE_SHIFT">I40E_PFCM_PE_ERRDATA_Q_TYPE_SHIFT</dfn>     4</u></td></tr>
<tr><th id="3451">3451</th><td><u>#define <dfn class="macro" id="_M/I40E_PFCM_PE_ERRDATA_Q_TYPE_MASK" data-ref="_M/I40E_PFCM_PE_ERRDATA_Q_TYPE_MASK">I40E_PFCM_PE_ERRDATA_Q_TYPE_MASK</dfn>      I40E_MASK(0x7, I40E_PFCM_PE_ERRDATA_Q_TYPE_SHIFT)</u></td></tr>
<tr><th id="3452">3452</th><td><u>#define <dfn class="macro" id="_M/I40E_PFCM_PE_ERRDATA_Q_NUM_SHIFT" data-ref="_M/I40E_PFCM_PE_ERRDATA_Q_NUM_SHIFT">I40E_PFCM_PE_ERRDATA_Q_NUM_SHIFT</dfn>      8</u></td></tr>
<tr><th id="3453">3453</th><td><u>#define <dfn class="macro" id="_M/I40E_PFCM_PE_ERRDATA_Q_NUM_MASK" data-ref="_M/I40E_PFCM_PE_ERRDATA_Q_NUM_MASK">I40E_PFCM_PE_ERRDATA_Q_NUM_MASK</dfn>       I40E_MASK(0x3FFFF, I40E_PFCM_PE_ERRDATA_Q_NUM_SHIFT)</u></td></tr>
<tr><th id="3454">3454</th><td><u>#define <dfn class="macro" id="_M/I40E_PFCM_PE_ERRINFO" data-ref="_M/I40E_PFCM_PE_ERRINFO">I40E_PFCM_PE_ERRINFO</dfn>                     0x00138C80 /* Reset: PFR */</u></td></tr>
<tr><th id="3455">3455</th><td><u>#define <dfn class="macro" id="_M/I40E_PFCM_PE_ERRINFO_ERROR_VALID_SHIFT" data-ref="_M/I40E_PFCM_PE_ERRINFO_ERROR_VALID_SHIFT">I40E_PFCM_PE_ERRINFO_ERROR_VALID_SHIFT</dfn>   0</u></td></tr>
<tr><th id="3456">3456</th><td><u>#define <dfn class="macro" id="_M/I40E_PFCM_PE_ERRINFO_ERROR_VALID_MASK" data-ref="_M/I40E_PFCM_PE_ERRINFO_ERROR_VALID_MASK">I40E_PFCM_PE_ERRINFO_ERROR_VALID_MASK</dfn>    I40E_MASK(0x1, I40E_PFCM_PE_ERRINFO_ERROR_VALID_SHIFT)</u></td></tr>
<tr><th id="3457">3457</th><td><u>#define <dfn class="macro" id="_M/I40E_PFCM_PE_ERRINFO_ERROR_INST_SHIFT" data-ref="_M/I40E_PFCM_PE_ERRINFO_ERROR_INST_SHIFT">I40E_PFCM_PE_ERRINFO_ERROR_INST_SHIFT</dfn>    4</u></td></tr>
<tr><th id="3458">3458</th><td><u>#define <dfn class="macro" id="_M/I40E_PFCM_PE_ERRINFO_ERROR_INST_MASK" data-ref="_M/I40E_PFCM_PE_ERRINFO_ERROR_INST_MASK">I40E_PFCM_PE_ERRINFO_ERROR_INST_MASK</dfn>     I40E_MASK(0x7, I40E_PFCM_PE_ERRINFO_ERROR_INST_SHIFT)</u></td></tr>
<tr><th id="3459">3459</th><td><u>#define <dfn class="macro" id="_M/I40E_PFCM_PE_ERRINFO_DBL_ERROR_CNT_SHIFT" data-ref="_M/I40E_PFCM_PE_ERRINFO_DBL_ERROR_CNT_SHIFT">I40E_PFCM_PE_ERRINFO_DBL_ERROR_CNT_SHIFT</dfn> 8</u></td></tr>
<tr><th id="3460">3460</th><td><u>#define <dfn class="macro" id="_M/I40E_PFCM_PE_ERRINFO_DBL_ERROR_CNT_MASK" data-ref="_M/I40E_PFCM_PE_ERRINFO_DBL_ERROR_CNT_MASK">I40E_PFCM_PE_ERRINFO_DBL_ERROR_CNT_MASK</dfn>  I40E_MASK(0xFF, I40E_PFCM_PE_ERRINFO_DBL_ERROR_CNT_SHIFT)</u></td></tr>
<tr><th id="3461">3461</th><td><u>#define <dfn class="macro" id="_M/I40E_PFCM_PE_ERRINFO_RLU_ERROR_CNT_SHIFT" data-ref="_M/I40E_PFCM_PE_ERRINFO_RLU_ERROR_CNT_SHIFT">I40E_PFCM_PE_ERRINFO_RLU_ERROR_CNT_SHIFT</dfn> 16</u></td></tr>
<tr><th id="3462">3462</th><td><u>#define <dfn class="macro" id="_M/I40E_PFCM_PE_ERRINFO_RLU_ERROR_CNT_MASK" data-ref="_M/I40E_PFCM_PE_ERRINFO_RLU_ERROR_CNT_MASK">I40E_PFCM_PE_ERRINFO_RLU_ERROR_CNT_MASK</dfn>  I40E_MASK(0xFF, I40E_PFCM_PE_ERRINFO_RLU_ERROR_CNT_SHIFT)</u></td></tr>
<tr><th id="3463">3463</th><td><u>#define <dfn class="macro" id="_M/I40E_PFCM_PE_ERRINFO_RLS_ERROR_CNT_SHIFT" data-ref="_M/I40E_PFCM_PE_ERRINFO_RLS_ERROR_CNT_SHIFT">I40E_PFCM_PE_ERRINFO_RLS_ERROR_CNT_SHIFT</dfn> 24</u></td></tr>
<tr><th id="3464">3464</th><td><u>#define <dfn class="macro" id="_M/I40E_PFCM_PE_ERRINFO_RLS_ERROR_CNT_MASK" data-ref="_M/I40E_PFCM_PE_ERRINFO_RLS_ERROR_CNT_MASK">I40E_PFCM_PE_ERRINFO_RLS_ERROR_CNT_MASK</dfn>  I40E_MASK(0xFF, I40E_PFCM_PE_ERRINFO_RLS_ERROR_CNT_SHIFT)</u></td></tr>
<tr><th id="3465">3465</th><td></td></tr>
<tr><th id="3466">3466</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTDCB_TFMSTC" data-ref="_M/I40E_PRTDCB_TFMSTC">I40E_PRTDCB_TFMSTC</dfn>(_i)        (0x000A0040 + ((_i) * 32)) /* _i=0...7 */ /* Reset: CORER */</u></td></tr>
<tr><th id="3467">3467</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTDCB_TFMSTC_MAX_INDEX" data-ref="_M/I40E_PRTDCB_TFMSTC_MAX_INDEX">I40E_PRTDCB_TFMSTC_MAX_INDEX</dfn>  7</u></td></tr>
<tr><th id="3468">3468</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTDCB_TFMSTC_MSTC_SHIFT" data-ref="_M/I40E_PRTDCB_TFMSTC_MSTC_SHIFT">I40E_PRTDCB_TFMSTC_MSTC_SHIFT</dfn> 0</u></td></tr>
<tr><th id="3469">3469</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTDCB_TFMSTC_MSTC_MASK" data-ref="_M/I40E_PRTDCB_TFMSTC_MSTC_MASK">I40E_PRTDCB_TFMSTC_MSTC_MASK</dfn>  I40E_MASK(0xFFFFF, I40E_PRTDCB_TFMSTC_MSTC_SHIFT)</u></td></tr>
<tr><th id="3470">3470</th><td><u>#define <dfn class="macro" id="_M/I40E_GL_FWSTS_FWROWD_SHIFT" data-ref="_M/I40E_GL_FWSTS_FWROWD_SHIFT">I40E_GL_FWSTS_FWROWD_SHIFT</dfn> 8</u></td></tr>
<tr><th id="3471">3471</th><td><u>#define <dfn class="macro" id="_M/I40E_GL_FWSTS_FWROWD_MASK" data-ref="_M/I40E_GL_FWSTS_FWROWD_MASK">I40E_GL_FWSTS_FWROWD_MASK</dfn>  I40E_MASK(0x1, I40E_GL_FWSTS_FWROWD_SHIFT)</u></td></tr>
<tr><th id="3472">3472</th><td><u>#define <dfn class="macro" id="_M/I40E_GLFOC_CACHESIZE" data-ref="_M/I40E_GLFOC_CACHESIZE">I40E_GLFOC_CACHESIZE</dfn>                 0x000AA0DC /* Reset: CORER */</u></td></tr>
<tr><th id="3473">3473</th><td><u>#define <dfn class="macro" id="_M/I40E_GLFOC_CACHESIZE_WORD_SIZE_SHIFT" data-ref="_M/I40E_GLFOC_CACHESIZE_WORD_SIZE_SHIFT">I40E_GLFOC_CACHESIZE_WORD_SIZE_SHIFT</dfn> 0</u></td></tr>
<tr><th id="3474">3474</th><td><u>#define <dfn class="macro" id="_M/I40E_GLFOC_CACHESIZE_WORD_SIZE_MASK" data-ref="_M/I40E_GLFOC_CACHESIZE_WORD_SIZE_MASK">I40E_GLFOC_CACHESIZE_WORD_SIZE_MASK</dfn>  I40E_MASK(0xFF, I40E_GLFOC_CACHESIZE_WORD_SIZE_SHIFT)</u></td></tr>
<tr><th id="3475">3475</th><td><u>#define <dfn class="macro" id="_M/I40E_GLFOC_CACHESIZE_SETS_SHIFT" data-ref="_M/I40E_GLFOC_CACHESIZE_SETS_SHIFT">I40E_GLFOC_CACHESIZE_SETS_SHIFT</dfn>      8</u></td></tr>
<tr><th id="3476">3476</th><td><u>#define <dfn class="macro" id="_M/I40E_GLFOC_CACHESIZE_SETS_MASK" data-ref="_M/I40E_GLFOC_CACHESIZE_SETS_MASK">I40E_GLFOC_CACHESIZE_SETS_MASK</dfn>       I40E_MASK(0xFFF, I40E_GLFOC_CACHESIZE_SETS_SHIFT)</u></td></tr>
<tr><th id="3477">3477</th><td><u>#define <dfn class="macro" id="_M/I40E_GLFOC_CACHESIZE_WAYS_SHIFT" data-ref="_M/I40E_GLFOC_CACHESIZE_WAYS_SHIFT">I40E_GLFOC_CACHESIZE_WAYS_SHIFT</dfn>      20</u></td></tr>
<tr><th id="3478">3478</th><td><u>#define <dfn class="macro" id="_M/I40E_GLFOC_CACHESIZE_WAYS_MASK" data-ref="_M/I40E_GLFOC_CACHESIZE_WAYS_MASK">I40E_GLFOC_CACHESIZE_WAYS_MASK</dfn>       I40E_MASK(0xF, I40E_GLFOC_CACHESIZE_WAYS_SHIFT)</u></td></tr>
<tr><th id="3479">3479</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_APBVTINUSEBASE" data-ref="_M/I40E_GLHMC_APBVTINUSEBASE">I40E_GLHMC_APBVTINUSEBASE</dfn>(_i)                   (0x000C4a00 + ((_i) * 4)) /* _i=0...15 */ /* Reset: CORER */</u></td></tr>
<tr><th id="3480">3480</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_APBVTINUSEBASE_MAX_INDEX" data-ref="_M/I40E_GLHMC_APBVTINUSEBASE_MAX_INDEX">I40E_GLHMC_APBVTINUSEBASE_MAX_INDEX</dfn>             15</u></td></tr>
<tr><th id="3481">3481</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_APBVTINUSEBASE_FPMAPBINUSEBASE_SHIFT" data-ref="_M/I40E_GLHMC_APBVTINUSEBASE_FPMAPBINUSEBASE_SHIFT">I40E_GLHMC_APBVTINUSEBASE_FPMAPBINUSEBASE_SHIFT</dfn> 0</u></td></tr>
<tr><th id="3482">3482</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_APBVTINUSEBASE_FPMAPBINUSEBASE_MASK" data-ref="_M/I40E_GLHMC_APBVTINUSEBASE_FPMAPBINUSEBASE_MASK">I40E_GLHMC_APBVTINUSEBASE_FPMAPBINUSEBASE_MASK</dfn>  I40E_MASK(0xFFFFFF, I40E_GLHMC_APBVTINUSEBASE_FPMAPBINUSEBASE_SHIFT)</u></td></tr>
<tr><th id="3483">3483</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_CEQPART" data-ref="_M/I40E_GLHMC_CEQPART">I40E_GLHMC_CEQPART</dfn>(_i)             (0x001312C0 + ((_i) * 4)) /* _i=0...15 */ /* Reset: CORER */</u></td></tr>
<tr><th id="3484">3484</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_CEQPART_MAX_INDEX" data-ref="_M/I40E_GLHMC_CEQPART_MAX_INDEX">I40E_GLHMC_CEQPART_MAX_INDEX</dfn>       15</u></td></tr>
<tr><th id="3485">3485</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_CEQPART_PMCEQBASE_SHIFT" data-ref="_M/I40E_GLHMC_CEQPART_PMCEQBASE_SHIFT">I40E_GLHMC_CEQPART_PMCEQBASE_SHIFT</dfn> 0</u></td></tr>
<tr><th id="3486">3486</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_CEQPART_PMCEQBASE_MASK" data-ref="_M/I40E_GLHMC_CEQPART_PMCEQBASE_MASK">I40E_GLHMC_CEQPART_PMCEQBASE_MASK</dfn>  I40E_MASK(0xFF, I40E_GLHMC_CEQPART_PMCEQBASE_SHIFT)</u></td></tr>
<tr><th id="3487">3487</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_CEQPART_PMCEQSIZE_SHIFT" data-ref="_M/I40E_GLHMC_CEQPART_PMCEQSIZE_SHIFT">I40E_GLHMC_CEQPART_PMCEQSIZE_SHIFT</dfn> 16</u></td></tr>
<tr><th id="3488">3488</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_CEQPART_PMCEQSIZE_MASK" data-ref="_M/I40E_GLHMC_CEQPART_PMCEQSIZE_MASK">I40E_GLHMC_CEQPART_PMCEQSIZE_MASK</dfn>  I40E_MASK(0x1FF, I40E_GLHMC_CEQPART_PMCEQSIZE_SHIFT)</u></td></tr>
<tr><th id="3489">3489</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_DBCQMAX" data-ref="_M/I40E_GLHMC_DBCQMAX">I40E_GLHMC_DBCQMAX</dfn>                     0x000C20F0 /* Reset: CORER */</u></td></tr>
<tr><th id="3490">3490</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_DBCQMAX_GLHMC_DBCQMAX_SHIFT" data-ref="_M/I40E_GLHMC_DBCQMAX_GLHMC_DBCQMAX_SHIFT">I40E_GLHMC_DBCQMAX_GLHMC_DBCQMAX_SHIFT</dfn> 0</u></td></tr>
<tr><th id="3491">3491</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_DBCQMAX_GLHMC_DBCQMAX_MASK" data-ref="_M/I40E_GLHMC_DBCQMAX_GLHMC_DBCQMAX_MASK">I40E_GLHMC_DBCQMAX_GLHMC_DBCQMAX_MASK</dfn>  I40E_MASK(0x3FFFF, I40E_GLHMC_DBCQMAX_GLHMC_DBCQMAX_SHIFT)</u></td></tr>
<tr><th id="3492">3492</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_DBCQPART" data-ref="_M/I40E_GLHMC_DBCQPART">I40E_GLHMC_DBCQPART</dfn>(_i)              (0x00131240 + ((_i) * 4)) /* _i=0...15 */ /* Reset: CORER */</u></td></tr>
<tr><th id="3493">3493</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_DBCQPART_MAX_INDEX" data-ref="_M/I40E_GLHMC_DBCQPART_MAX_INDEX">I40E_GLHMC_DBCQPART_MAX_INDEX</dfn>        15</u></td></tr>
<tr><th id="3494">3494</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_DBCQPART_PMDBCQBASE_SHIFT" data-ref="_M/I40E_GLHMC_DBCQPART_PMDBCQBASE_SHIFT">I40E_GLHMC_DBCQPART_PMDBCQBASE_SHIFT</dfn> 0</u></td></tr>
<tr><th id="3495">3495</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_DBCQPART_PMDBCQBASE_MASK" data-ref="_M/I40E_GLHMC_DBCQPART_PMDBCQBASE_MASK">I40E_GLHMC_DBCQPART_PMDBCQBASE_MASK</dfn>  I40E_MASK(0x3FFF, I40E_GLHMC_DBCQPART_PMDBCQBASE_SHIFT)</u></td></tr>
<tr><th id="3496">3496</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_DBCQPART_PMDBCQSIZE_SHIFT" data-ref="_M/I40E_GLHMC_DBCQPART_PMDBCQSIZE_SHIFT">I40E_GLHMC_DBCQPART_PMDBCQSIZE_SHIFT</dfn> 16</u></td></tr>
<tr><th id="3497">3497</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_DBCQPART_PMDBCQSIZE_MASK" data-ref="_M/I40E_GLHMC_DBCQPART_PMDBCQSIZE_MASK">I40E_GLHMC_DBCQPART_PMDBCQSIZE_MASK</dfn>  I40E_MASK(0x7FFF, I40E_GLHMC_DBCQPART_PMDBCQSIZE_SHIFT)</u></td></tr>
<tr><th id="3498">3498</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_DBQPMAX" data-ref="_M/I40E_GLHMC_DBQPMAX">I40E_GLHMC_DBQPMAX</dfn>                     0x000C20EC /* Reset: CORER */</u></td></tr>
<tr><th id="3499">3499</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_DBQPMAX_GLHMC_DBQPMAX_SHIFT" data-ref="_M/I40E_GLHMC_DBQPMAX_GLHMC_DBQPMAX_SHIFT">I40E_GLHMC_DBQPMAX_GLHMC_DBQPMAX_SHIFT</dfn> 0</u></td></tr>
<tr><th id="3500">3500</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_DBQPMAX_GLHMC_DBQPMAX_MASK" data-ref="_M/I40E_GLHMC_DBQPMAX_GLHMC_DBQPMAX_MASK">I40E_GLHMC_DBQPMAX_GLHMC_DBQPMAX_MASK</dfn>  I40E_MASK(0x7FFFF, I40E_GLHMC_DBQPMAX_GLHMC_DBQPMAX_SHIFT)</u></td></tr>
<tr><th id="3501">3501</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_DBQPPART" data-ref="_M/I40E_GLHMC_DBQPPART">I40E_GLHMC_DBQPPART</dfn>(_i)              (0x00138D80 + ((_i) * 4)) /* _i=0...15 */ /* Reset: CORER */</u></td></tr>
<tr><th id="3502">3502</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_DBQPPART_MAX_INDEX" data-ref="_M/I40E_GLHMC_DBQPPART_MAX_INDEX">I40E_GLHMC_DBQPPART_MAX_INDEX</dfn>        15</u></td></tr>
<tr><th id="3503">3503</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_DBQPPART_PMDBQPBASE_SHIFT" data-ref="_M/I40E_GLHMC_DBQPPART_PMDBQPBASE_SHIFT">I40E_GLHMC_DBQPPART_PMDBQPBASE_SHIFT</dfn> 0</u></td></tr>
<tr><th id="3504">3504</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_DBQPPART_PMDBQPBASE_MASK" data-ref="_M/I40E_GLHMC_DBQPPART_PMDBQPBASE_MASK">I40E_GLHMC_DBQPPART_PMDBQPBASE_MASK</dfn>  I40E_MASK(0x3FFF, I40E_GLHMC_DBQPPART_PMDBQPBASE_SHIFT)</u></td></tr>
<tr><th id="3505">3505</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_DBQPPART_PMDBQPSIZE_SHIFT" data-ref="_M/I40E_GLHMC_DBQPPART_PMDBQPSIZE_SHIFT">I40E_GLHMC_DBQPPART_PMDBQPSIZE_SHIFT</dfn> 16</u></td></tr>
<tr><th id="3506">3506</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_DBQPPART_PMDBQPSIZE_MASK" data-ref="_M/I40E_GLHMC_DBQPPART_PMDBQPSIZE_MASK">I40E_GLHMC_DBQPPART_PMDBQPSIZE_MASK</dfn>  I40E_MASK(0x7FFF, I40E_GLHMC_DBQPPART_PMDBQPSIZE_SHIFT)</u></td></tr>
<tr><th id="3507">3507</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_PEARPBASE" data-ref="_M/I40E_GLHMC_PEARPBASE">I40E_GLHMC_PEARPBASE</dfn>(_i)                (0x000C4800 + ((_i) * 4)) /* _i=0...15 */ /* Reset: CORER */</u></td></tr>
<tr><th id="3508">3508</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_PEARPBASE_MAX_INDEX" data-ref="_M/I40E_GLHMC_PEARPBASE_MAX_INDEX">I40E_GLHMC_PEARPBASE_MAX_INDEX</dfn>          15</u></td></tr>
<tr><th id="3509">3509</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_PEARPBASE_FPMPEARPBASE_SHIFT" data-ref="_M/I40E_GLHMC_PEARPBASE_FPMPEARPBASE_SHIFT">I40E_GLHMC_PEARPBASE_FPMPEARPBASE_SHIFT</dfn> 0</u></td></tr>
<tr><th id="3510">3510</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_PEARPBASE_FPMPEARPBASE_MASK" data-ref="_M/I40E_GLHMC_PEARPBASE_FPMPEARPBASE_MASK">I40E_GLHMC_PEARPBASE_FPMPEARPBASE_MASK</dfn>  I40E_MASK(0xFFFFFF, I40E_GLHMC_PEARPBASE_FPMPEARPBASE_SHIFT)</u></td></tr>
<tr><th id="3511">3511</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_PEARPCNT" data-ref="_M/I40E_GLHMC_PEARPCNT">I40E_GLHMC_PEARPCNT</dfn>(_i)               (0x000C4900 + ((_i) * 4)) /* _i=0...15 */ /* Reset: CORER */</u></td></tr>
<tr><th id="3512">3512</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_PEARPCNT_MAX_INDEX" data-ref="_M/I40E_GLHMC_PEARPCNT_MAX_INDEX">I40E_GLHMC_PEARPCNT_MAX_INDEX</dfn>         15</u></td></tr>
<tr><th id="3513">3513</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_PEARPCNT_FPMPEARPCNT_SHIFT" data-ref="_M/I40E_GLHMC_PEARPCNT_FPMPEARPCNT_SHIFT">I40E_GLHMC_PEARPCNT_FPMPEARPCNT_SHIFT</dfn> 0</u></td></tr>
<tr><th id="3514">3514</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_PEARPCNT_FPMPEARPCNT_MASK" data-ref="_M/I40E_GLHMC_PEARPCNT_FPMPEARPCNT_MASK">I40E_GLHMC_PEARPCNT_FPMPEARPCNT_MASK</dfn>  I40E_MASK(0x1FFFFFFF, I40E_GLHMC_PEARPCNT_FPMPEARPCNT_SHIFT)</u></td></tr>
<tr><th id="3515">3515</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_PEARPMAX" data-ref="_M/I40E_GLHMC_PEARPMAX">I40E_GLHMC_PEARPMAX</dfn>                  0x000C2038 /* Reset: CORER */</u></td></tr>
<tr><th id="3516">3516</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_PEARPMAX_PMPEARPMAX_SHIFT" data-ref="_M/I40E_GLHMC_PEARPMAX_PMPEARPMAX_SHIFT">I40E_GLHMC_PEARPMAX_PMPEARPMAX_SHIFT</dfn> 0</u></td></tr>
<tr><th id="3517">3517</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_PEARPMAX_PMPEARPMAX_MASK" data-ref="_M/I40E_GLHMC_PEARPMAX_PMPEARPMAX_MASK">I40E_GLHMC_PEARPMAX_PMPEARPMAX_MASK</dfn>  I40E_MASK(0x1FFFF, I40E_GLHMC_PEARPMAX_PMPEARPMAX_SHIFT)</u></td></tr>
<tr><th id="3518">3518</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_PEARPOBJSZ" data-ref="_M/I40E_GLHMC_PEARPOBJSZ">I40E_GLHMC_PEARPOBJSZ</dfn>                    0x000C2034 /* Reset: CORER */</u></td></tr>
<tr><th id="3519">3519</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_PEARPOBJSZ_PMPEARPOBJSZ_SHIFT" data-ref="_M/I40E_GLHMC_PEARPOBJSZ_PMPEARPOBJSZ_SHIFT">I40E_GLHMC_PEARPOBJSZ_PMPEARPOBJSZ_SHIFT</dfn> 0</u></td></tr>
<tr><th id="3520">3520</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_PEARPOBJSZ_PMPEARPOBJSZ_MASK" data-ref="_M/I40E_GLHMC_PEARPOBJSZ_PMPEARPOBJSZ_MASK">I40E_GLHMC_PEARPOBJSZ_PMPEARPOBJSZ_MASK</dfn>  I40E_MASK(0x7, I40E_GLHMC_PEARPOBJSZ_PMPEARPOBJSZ_SHIFT)</u></td></tr>
<tr><th id="3521">3521</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_PECQBASE" data-ref="_M/I40E_GLHMC_PECQBASE">I40E_GLHMC_PECQBASE</dfn>(_i)               (0x000C4200 + ((_i) * 4)) /* _i=0...15 */ /* Reset: CORER */</u></td></tr>
<tr><th id="3522">3522</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_PECQBASE_MAX_INDEX" data-ref="_M/I40E_GLHMC_PECQBASE_MAX_INDEX">I40E_GLHMC_PECQBASE_MAX_INDEX</dfn>         15</u></td></tr>
<tr><th id="3523">3523</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_PECQBASE_FPMPECQBASE_SHIFT" data-ref="_M/I40E_GLHMC_PECQBASE_FPMPECQBASE_SHIFT">I40E_GLHMC_PECQBASE_FPMPECQBASE_SHIFT</dfn> 0</u></td></tr>
<tr><th id="3524">3524</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_PECQBASE_FPMPECQBASE_MASK" data-ref="_M/I40E_GLHMC_PECQBASE_FPMPECQBASE_MASK">I40E_GLHMC_PECQBASE_FPMPECQBASE_MASK</dfn>  I40E_MASK(0xFFFFFF, I40E_GLHMC_PECQBASE_FPMPECQBASE_SHIFT)</u></td></tr>
<tr><th id="3525">3525</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_PECQCNT" data-ref="_M/I40E_GLHMC_PECQCNT">I40E_GLHMC_PECQCNT</dfn>(_i)              (0x000C4300 + ((_i) * 4)) /* _i=0...15 */ /* Reset: CORER */</u></td></tr>
<tr><th id="3526">3526</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_PECQCNT_MAX_INDEX" data-ref="_M/I40E_GLHMC_PECQCNT_MAX_INDEX">I40E_GLHMC_PECQCNT_MAX_INDEX</dfn>        15</u></td></tr>
<tr><th id="3527">3527</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_PECQCNT_FPMPECQCNT_SHIFT" data-ref="_M/I40E_GLHMC_PECQCNT_FPMPECQCNT_SHIFT">I40E_GLHMC_PECQCNT_FPMPECQCNT_SHIFT</dfn> 0</u></td></tr>
<tr><th id="3528">3528</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_PECQCNT_FPMPECQCNT_MASK" data-ref="_M/I40E_GLHMC_PECQCNT_FPMPECQCNT_MASK">I40E_GLHMC_PECQCNT_FPMPECQCNT_MASK</dfn>  I40E_MASK(0x1FFFFFFF, I40E_GLHMC_PECQCNT_FPMPECQCNT_SHIFT)</u></td></tr>
<tr><th id="3529">3529</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_PECQOBJSZ" data-ref="_M/I40E_GLHMC_PECQOBJSZ">I40E_GLHMC_PECQOBJSZ</dfn>                   0x000C2020 /* Reset: CORER */</u></td></tr>
<tr><th id="3530">3530</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_PECQOBJSZ_PMPECQOBJSZ_SHIFT" data-ref="_M/I40E_GLHMC_PECQOBJSZ_PMPECQOBJSZ_SHIFT">I40E_GLHMC_PECQOBJSZ_PMPECQOBJSZ_SHIFT</dfn> 0</u></td></tr>
<tr><th id="3531">3531</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_PECQOBJSZ_PMPECQOBJSZ_MASK" data-ref="_M/I40E_GLHMC_PECQOBJSZ_PMPECQOBJSZ_MASK">I40E_GLHMC_PECQOBJSZ_PMPECQOBJSZ_MASK</dfn>  I40E_MASK(0xF, I40E_GLHMC_PECQOBJSZ_PMPECQOBJSZ_SHIFT)</u></td></tr>
<tr><th id="3532">3532</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_PEHTCNT" data-ref="_M/I40E_GLHMC_PEHTCNT">I40E_GLHMC_PEHTCNT</dfn>(_i)              (0x000C4700 + ((_i) * 4)) /* _i=0...15 */ /* Reset: CORER */</u></td></tr>
<tr><th id="3533">3533</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_PEHTCNT_MAX_INDEX" data-ref="_M/I40E_GLHMC_PEHTCNT_MAX_INDEX">I40E_GLHMC_PEHTCNT_MAX_INDEX</dfn>        15</u></td></tr>
<tr><th id="3534">3534</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_PEHTCNT_FPMPEHTCNT_SHIFT" data-ref="_M/I40E_GLHMC_PEHTCNT_FPMPEHTCNT_SHIFT">I40E_GLHMC_PEHTCNT_FPMPEHTCNT_SHIFT</dfn> 0</u></td></tr>
<tr><th id="3535">3535</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_PEHTCNT_FPMPEHTCNT_MASK" data-ref="_M/I40E_GLHMC_PEHTCNT_FPMPEHTCNT_MASK">I40E_GLHMC_PEHTCNT_FPMPEHTCNT_MASK</dfn>  I40E_MASK(0x1FFFFFFF, I40E_GLHMC_PEHTCNT_FPMPEHTCNT_SHIFT)</u></td></tr>
<tr><th id="3536">3536</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_PEHTEBASE" data-ref="_M/I40E_GLHMC_PEHTEBASE">I40E_GLHMC_PEHTEBASE</dfn>(_i)                (0x000C4600 + ((_i) * 4)) /* _i=0...15 */ /* Reset: CORER */</u></td></tr>
<tr><th id="3537">3537</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_PEHTEBASE_MAX_INDEX" data-ref="_M/I40E_GLHMC_PEHTEBASE_MAX_INDEX">I40E_GLHMC_PEHTEBASE_MAX_INDEX</dfn>          15</u></td></tr>
<tr><th id="3538">3538</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_PEHTEBASE_FPMPEHTEBASE_SHIFT" data-ref="_M/I40E_GLHMC_PEHTEBASE_FPMPEHTEBASE_SHIFT">I40E_GLHMC_PEHTEBASE_FPMPEHTEBASE_SHIFT</dfn> 0</u></td></tr>
<tr><th id="3539">3539</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_PEHTEBASE_FPMPEHTEBASE_MASK" data-ref="_M/I40E_GLHMC_PEHTEBASE_FPMPEHTEBASE_MASK">I40E_GLHMC_PEHTEBASE_FPMPEHTEBASE_MASK</dfn>  I40E_MASK(0xFFFFFF, I40E_GLHMC_PEHTEBASE_FPMPEHTEBASE_SHIFT)</u></td></tr>
<tr><th id="3540">3540</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_PEHTEOBJSZ" data-ref="_M/I40E_GLHMC_PEHTEOBJSZ">I40E_GLHMC_PEHTEOBJSZ</dfn>                    0x000C202c /* Reset: CORER */</u></td></tr>
<tr><th id="3541">3541</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_PEHTEOBJSZ_PMPEHTEOBJSZ_SHIFT" data-ref="_M/I40E_GLHMC_PEHTEOBJSZ_PMPEHTEOBJSZ_SHIFT">I40E_GLHMC_PEHTEOBJSZ_PMPEHTEOBJSZ_SHIFT</dfn> 0</u></td></tr>
<tr><th id="3542">3542</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_PEHTEOBJSZ_PMPEHTEOBJSZ_MASK" data-ref="_M/I40E_GLHMC_PEHTEOBJSZ_PMPEHTEOBJSZ_MASK">I40E_GLHMC_PEHTEOBJSZ_PMPEHTEOBJSZ_MASK</dfn>  I40E_MASK(0xF, I40E_GLHMC_PEHTEOBJSZ_PMPEHTEOBJSZ_SHIFT)</u></td></tr>
<tr><th id="3543">3543</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_PEHTMAX" data-ref="_M/I40E_GLHMC_PEHTMAX">I40E_GLHMC_PEHTMAX</dfn>                 0x000C2030 /* Reset: CORER */</u></td></tr>
<tr><th id="3544">3544</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_PEHTMAX_PMPEHTMAX_SHIFT" data-ref="_M/I40E_GLHMC_PEHTMAX_PMPEHTMAX_SHIFT">I40E_GLHMC_PEHTMAX_PMPEHTMAX_SHIFT</dfn> 0</u></td></tr>
<tr><th id="3545">3545</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_PEHTMAX_PMPEHTMAX_MASK" data-ref="_M/I40E_GLHMC_PEHTMAX_PMPEHTMAX_MASK">I40E_GLHMC_PEHTMAX_PMPEHTMAX_MASK</dfn>  I40E_MASK(0x1FFFFF, I40E_GLHMC_PEHTMAX_PMPEHTMAX_SHIFT)</u></td></tr>
<tr><th id="3546">3546</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_PEMRBASE" data-ref="_M/I40E_GLHMC_PEMRBASE">I40E_GLHMC_PEMRBASE</dfn>(_i)               (0x000C4c00 + ((_i) * 4)) /* _i=0...15 */ /* Reset: CORER */</u></td></tr>
<tr><th id="3547">3547</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_PEMRBASE_MAX_INDEX" data-ref="_M/I40E_GLHMC_PEMRBASE_MAX_INDEX">I40E_GLHMC_PEMRBASE_MAX_INDEX</dfn>         15</u></td></tr>
<tr><th id="3548">3548</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_PEMRBASE_FPMPEMRBASE_SHIFT" data-ref="_M/I40E_GLHMC_PEMRBASE_FPMPEMRBASE_SHIFT">I40E_GLHMC_PEMRBASE_FPMPEMRBASE_SHIFT</dfn> 0</u></td></tr>
<tr><th id="3549">3549</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_PEMRBASE_FPMPEMRBASE_MASK" data-ref="_M/I40E_GLHMC_PEMRBASE_FPMPEMRBASE_MASK">I40E_GLHMC_PEMRBASE_FPMPEMRBASE_MASK</dfn>  I40E_MASK(0xFFFFFF, I40E_GLHMC_PEMRBASE_FPMPEMRBASE_SHIFT)</u></td></tr>
<tr><th id="3550">3550</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_PEMRCNT" data-ref="_M/I40E_GLHMC_PEMRCNT">I40E_GLHMC_PEMRCNT</dfn>(_i)             (0x000C4d00 + ((_i) * 4)) /* _i=0...15 */ /* Reset: CORER */</u></td></tr>
<tr><th id="3551">3551</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_PEMRCNT_MAX_INDEX" data-ref="_M/I40E_GLHMC_PEMRCNT_MAX_INDEX">I40E_GLHMC_PEMRCNT_MAX_INDEX</dfn>       15</u></td></tr>
<tr><th id="3552">3552</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_PEMRCNT_FPMPEMRSZ_SHIFT" data-ref="_M/I40E_GLHMC_PEMRCNT_FPMPEMRSZ_SHIFT">I40E_GLHMC_PEMRCNT_FPMPEMRSZ_SHIFT</dfn> 0</u></td></tr>
<tr><th id="3553">3553</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_PEMRCNT_FPMPEMRSZ_MASK" data-ref="_M/I40E_GLHMC_PEMRCNT_FPMPEMRSZ_MASK">I40E_GLHMC_PEMRCNT_FPMPEMRSZ_MASK</dfn>  I40E_MASK(0x1FFFFFFF, I40E_GLHMC_PEMRCNT_FPMPEMRSZ_SHIFT)</u></td></tr>
<tr><th id="3554">3554</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_PEMRMAX" data-ref="_M/I40E_GLHMC_PEMRMAX">I40E_GLHMC_PEMRMAX</dfn>                 0x000C2040 /* Reset: CORER */</u></td></tr>
<tr><th id="3555">3555</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_PEMRMAX_PMPEMRMAX_SHIFT" data-ref="_M/I40E_GLHMC_PEMRMAX_PMPEMRMAX_SHIFT">I40E_GLHMC_PEMRMAX_PMPEMRMAX_SHIFT</dfn> 0</u></td></tr>
<tr><th id="3556">3556</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_PEMRMAX_PMPEMRMAX_MASK" data-ref="_M/I40E_GLHMC_PEMRMAX_PMPEMRMAX_MASK">I40E_GLHMC_PEMRMAX_PMPEMRMAX_MASK</dfn>  I40E_MASK(0x7FFFFF, I40E_GLHMC_PEMRMAX_PMPEMRMAX_SHIFT)</u></td></tr>
<tr><th id="3557">3557</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_PEMROBJSZ" data-ref="_M/I40E_GLHMC_PEMROBJSZ">I40E_GLHMC_PEMROBJSZ</dfn>                   0x000C203c /* Reset: CORER */</u></td></tr>
<tr><th id="3558">3558</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_PEMROBJSZ_PMPEMROBJSZ_SHIFT" data-ref="_M/I40E_GLHMC_PEMROBJSZ_PMPEMROBJSZ_SHIFT">I40E_GLHMC_PEMROBJSZ_PMPEMROBJSZ_SHIFT</dfn> 0</u></td></tr>
<tr><th id="3559">3559</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_PEMROBJSZ_PMPEMROBJSZ_MASK" data-ref="_M/I40E_GLHMC_PEMROBJSZ_PMPEMROBJSZ_MASK">I40E_GLHMC_PEMROBJSZ_PMPEMROBJSZ_MASK</dfn>  I40E_MASK(0xF, I40E_GLHMC_PEMROBJSZ_PMPEMROBJSZ_SHIFT)</u></td></tr>
<tr><th id="3560">3560</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_PEPBLBASE" data-ref="_M/I40E_GLHMC_PEPBLBASE">I40E_GLHMC_PEPBLBASE</dfn>(_i)                (0x000C5800 + ((_i) * 4)) /* _i=0...15 */ /* Reset: CORER */</u></td></tr>
<tr><th id="3561">3561</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_PEPBLBASE_MAX_INDEX" data-ref="_M/I40E_GLHMC_PEPBLBASE_MAX_INDEX">I40E_GLHMC_PEPBLBASE_MAX_INDEX</dfn>          15</u></td></tr>
<tr><th id="3562">3562</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_PEPBLBASE_FPMPEPBLBASE_SHIFT" data-ref="_M/I40E_GLHMC_PEPBLBASE_FPMPEPBLBASE_SHIFT">I40E_GLHMC_PEPBLBASE_FPMPEPBLBASE_SHIFT</dfn> 0</u></td></tr>
<tr><th id="3563">3563</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_PEPBLBASE_FPMPEPBLBASE_MASK" data-ref="_M/I40E_GLHMC_PEPBLBASE_FPMPEPBLBASE_MASK">I40E_GLHMC_PEPBLBASE_FPMPEPBLBASE_MASK</dfn>  I40E_MASK(0xFFFFFF, I40E_GLHMC_PEPBLBASE_FPMPEPBLBASE_SHIFT)</u></td></tr>
<tr><th id="3564">3564</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_PEPBLCNT" data-ref="_M/I40E_GLHMC_PEPBLCNT">I40E_GLHMC_PEPBLCNT</dfn>(_i)               (0x000C5900 + ((_i) * 4)) /* _i=0...15 */ /* Reset: CORER */</u></td></tr>
<tr><th id="3565">3565</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_PEPBLCNT_MAX_INDEX" data-ref="_M/I40E_GLHMC_PEPBLCNT_MAX_INDEX">I40E_GLHMC_PEPBLCNT_MAX_INDEX</dfn>         15</u></td></tr>
<tr><th id="3566">3566</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_PEPBLCNT_FPMPEPBLCNT_SHIFT" data-ref="_M/I40E_GLHMC_PEPBLCNT_FPMPEPBLCNT_SHIFT">I40E_GLHMC_PEPBLCNT_FPMPEPBLCNT_SHIFT</dfn> 0</u></td></tr>
<tr><th id="3567">3567</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_PEPBLCNT_FPMPEPBLCNT_MASK" data-ref="_M/I40E_GLHMC_PEPBLCNT_FPMPEPBLCNT_MASK">I40E_GLHMC_PEPBLCNT_FPMPEPBLCNT_MASK</dfn>  I40E_MASK(0x1FFFFFFF, I40E_GLHMC_PEPBLCNT_FPMPEPBLCNT_SHIFT)</u></td></tr>
<tr><th id="3568">3568</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_PEPBLMAX" data-ref="_M/I40E_GLHMC_PEPBLMAX">I40E_GLHMC_PEPBLMAX</dfn>                  0x000C206c /* Reset: CORER */</u></td></tr>
<tr><th id="3569">3569</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_PEPBLMAX_PMPEPBLMAX_SHIFT" data-ref="_M/I40E_GLHMC_PEPBLMAX_PMPEPBLMAX_SHIFT">I40E_GLHMC_PEPBLMAX_PMPEPBLMAX_SHIFT</dfn> 0</u></td></tr>
<tr><th id="3570">3570</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_PEPBLMAX_PMPEPBLMAX_MASK" data-ref="_M/I40E_GLHMC_PEPBLMAX_PMPEPBLMAX_MASK">I40E_GLHMC_PEPBLMAX_PMPEPBLMAX_MASK</dfn>  I40E_MASK(0x1FFFFFFF, I40E_GLHMC_PEPBLMAX_PMPEPBLMAX_SHIFT)</u></td></tr>
<tr><th id="3571">3571</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_PEPFFIRSTSD" data-ref="_M/I40E_GLHMC_PEPFFIRSTSD">I40E_GLHMC_PEPFFIRSTSD</dfn>                         0x000C20E4 /* Reset: CORER */</u></td></tr>
<tr><th id="3572">3572</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_PEPFFIRSTSD_GLHMC_PEPFFIRSTSD_SHIFT" data-ref="_M/I40E_GLHMC_PEPFFIRSTSD_GLHMC_PEPFFIRSTSD_SHIFT">I40E_GLHMC_PEPFFIRSTSD_GLHMC_PEPFFIRSTSD_SHIFT</dfn> 0</u></td></tr>
<tr><th id="3573">3573</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_PEPFFIRSTSD_GLHMC_PEPFFIRSTSD_MASK" data-ref="_M/I40E_GLHMC_PEPFFIRSTSD_GLHMC_PEPFFIRSTSD_MASK">I40E_GLHMC_PEPFFIRSTSD_GLHMC_PEPFFIRSTSD_MASK</dfn>  I40E_MASK(0xFFF, I40E_GLHMC_PEPFFIRSTSD_GLHMC_PEPFFIRSTSD_SHIFT)</u></td></tr>
<tr><th id="3574">3574</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_PEQ1BASE" data-ref="_M/I40E_GLHMC_PEQ1BASE">I40E_GLHMC_PEQ1BASE</dfn>(_i)               (0x000C5200 + ((_i) * 4)) /* _i=0...15 */ /* Reset: CORER */</u></td></tr>
<tr><th id="3575">3575</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_PEQ1BASE_MAX_INDEX" data-ref="_M/I40E_GLHMC_PEQ1BASE_MAX_INDEX">I40E_GLHMC_PEQ1BASE_MAX_INDEX</dfn>         15</u></td></tr>
<tr><th id="3576">3576</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_PEQ1BASE_FPMPEQ1BASE_SHIFT" data-ref="_M/I40E_GLHMC_PEQ1BASE_FPMPEQ1BASE_SHIFT">I40E_GLHMC_PEQ1BASE_FPMPEQ1BASE_SHIFT</dfn> 0</u></td></tr>
<tr><th id="3577">3577</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_PEQ1BASE_FPMPEQ1BASE_MASK" data-ref="_M/I40E_GLHMC_PEQ1BASE_FPMPEQ1BASE_MASK">I40E_GLHMC_PEQ1BASE_FPMPEQ1BASE_MASK</dfn>  I40E_MASK(0xFFFFFF, I40E_GLHMC_PEQ1BASE_FPMPEQ1BASE_SHIFT)</u></td></tr>
<tr><th id="3578">3578</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_PEQ1CNT" data-ref="_M/I40E_GLHMC_PEQ1CNT">I40E_GLHMC_PEQ1CNT</dfn>(_i)              (0x000C5300 + ((_i) * 4)) /* _i=0...15 */ /* Reset: CORER */</u></td></tr>
<tr><th id="3579">3579</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_PEQ1CNT_MAX_INDEX" data-ref="_M/I40E_GLHMC_PEQ1CNT_MAX_INDEX">I40E_GLHMC_PEQ1CNT_MAX_INDEX</dfn>        15</u></td></tr>
<tr><th id="3580">3580</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_PEQ1CNT_FPMPEQ1CNT_SHIFT" data-ref="_M/I40E_GLHMC_PEQ1CNT_FPMPEQ1CNT_SHIFT">I40E_GLHMC_PEQ1CNT_FPMPEQ1CNT_SHIFT</dfn> 0</u></td></tr>
<tr><th id="3581">3581</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_PEQ1CNT_FPMPEQ1CNT_MASK" data-ref="_M/I40E_GLHMC_PEQ1CNT_FPMPEQ1CNT_MASK">I40E_GLHMC_PEQ1CNT_FPMPEQ1CNT_MASK</dfn>  I40E_MASK(0x1FFFFFFF, I40E_GLHMC_PEQ1CNT_FPMPEQ1CNT_SHIFT)</u></td></tr>
<tr><th id="3582">3582</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_PEQ1FLBASE" data-ref="_M/I40E_GLHMC_PEQ1FLBASE">I40E_GLHMC_PEQ1FLBASE</dfn>(_i)                 (0x000C5400 + ((_i) * 4)) /* _i=0...15 */ /* Reset: CORER */</u></td></tr>
<tr><th id="3583">3583</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_PEQ1FLBASE_MAX_INDEX" data-ref="_M/I40E_GLHMC_PEQ1FLBASE_MAX_INDEX">I40E_GLHMC_PEQ1FLBASE_MAX_INDEX</dfn>           15</u></td></tr>
<tr><th id="3584">3584</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_PEQ1FLBASE_FPMPEQ1FLBASE_SHIFT" data-ref="_M/I40E_GLHMC_PEQ1FLBASE_FPMPEQ1FLBASE_SHIFT">I40E_GLHMC_PEQ1FLBASE_FPMPEQ1FLBASE_SHIFT</dfn> 0</u></td></tr>
<tr><th id="3585">3585</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_PEQ1FLBASE_FPMPEQ1FLBASE_MASK" data-ref="_M/I40E_GLHMC_PEQ1FLBASE_FPMPEQ1FLBASE_MASK">I40E_GLHMC_PEQ1FLBASE_FPMPEQ1FLBASE_MASK</dfn>  I40E_MASK(0xFFFFFF, I40E_GLHMC_PEQ1FLBASE_FPMPEQ1FLBASE_SHIFT)</u></td></tr>
<tr><th id="3586">3586</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_PEQ1FLMAX" data-ref="_M/I40E_GLHMC_PEQ1FLMAX">I40E_GLHMC_PEQ1FLMAX</dfn>                   0x000C2058 /* Reset: CORER */</u></td></tr>
<tr><th id="3587">3587</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_PEQ1FLMAX_PMPEQ1FLMAX_SHIFT" data-ref="_M/I40E_GLHMC_PEQ1FLMAX_PMPEQ1FLMAX_SHIFT">I40E_GLHMC_PEQ1FLMAX_PMPEQ1FLMAX_SHIFT</dfn> 0</u></td></tr>
<tr><th id="3588">3588</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_PEQ1FLMAX_PMPEQ1FLMAX_MASK" data-ref="_M/I40E_GLHMC_PEQ1FLMAX_PMPEQ1FLMAX_MASK">I40E_GLHMC_PEQ1FLMAX_PMPEQ1FLMAX_MASK</dfn>  I40E_MASK(0x3FFFFFF, I40E_GLHMC_PEQ1FLMAX_PMPEQ1FLMAX_SHIFT)</u></td></tr>
<tr><th id="3589">3589</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_PEQ1MAX" data-ref="_M/I40E_GLHMC_PEQ1MAX">I40E_GLHMC_PEQ1MAX</dfn>                 0x000C2054 /* Reset: CORER */</u></td></tr>
<tr><th id="3590">3590</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_PEQ1MAX_PMPEQ1MAX_SHIFT" data-ref="_M/I40E_GLHMC_PEQ1MAX_PMPEQ1MAX_SHIFT">I40E_GLHMC_PEQ1MAX_PMPEQ1MAX_SHIFT</dfn> 0</u></td></tr>
<tr><th id="3591">3591</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_PEQ1MAX_PMPEQ1MAX_MASK" data-ref="_M/I40E_GLHMC_PEQ1MAX_PMPEQ1MAX_MASK">I40E_GLHMC_PEQ1MAX_PMPEQ1MAX_MASK</dfn>  I40E_MASK(0x3FFFFFF, I40E_GLHMC_PEQ1MAX_PMPEQ1MAX_SHIFT)</u></td></tr>
<tr><th id="3592">3592</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_PEQ1OBJSZ" data-ref="_M/I40E_GLHMC_PEQ1OBJSZ">I40E_GLHMC_PEQ1OBJSZ</dfn>                   0x000C2050 /* Reset: CORER */</u></td></tr>
<tr><th id="3593">3593</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_PEQ1OBJSZ_PMPEQ1OBJSZ_SHIFT" data-ref="_M/I40E_GLHMC_PEQ1OBJSZ_PMPEQ1OBJSZ_SHIFT">I40E_GLHMC_PEQ1OBJSZ_PMPEQ1OBJSZ_SHIFT</dfn> 0</u></td></tr>
<tr><th id="3594">3594</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_PEQ1OBJSZ_PMPEQ1OBJSZ_MASK" data-ref="_M/I40E_GLHMC_PEQ1OBJSZ_PMPEQ1OBJSZ_MASK">I40E_GLHMC_PEQ1OBJSZ_PMPEQ1OBJSZ_MASK</dfn>  I40E_MASK(0xF, I40E_GLHMC_PEQ1OBJSZ_PMPEQ1OBJSZ_SHIFT)</u></td></tr>
<tr><th id="3595">3595</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_PEQPBASE" data-ref="_M/I40E_GLHMC_PEQPBASE">I40E_GLHMC_PEQPBASE</dfn>(_i)               (0x000C4000 + ((_i) * 4)) /* _i=0...15 */ /* Reset: CORER */</u></td></tr>
<tr><th id="3596">3596</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_PEQPBASE_MAX_INDEX" data-ref="_M/I40E_GLHMC_PEQPBASE_MAX_INDEX">I40E_GLHMC_PEQPBASE_MAX_INDEX</dfn>         15</u></td></tr>
<tr><th id="3597">3597</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_PEQPBASE_FPMPEQPBASE_SHIFT" data-ref="_M/I40E_GLHMC_PEQPBASE_FPMPEQPBASE_SHIFT">I40E_GLHMC_PEQPBASE_FPMPEQPBASE_SHIFT</dfn> 0</u></td></tr>
<tr><th id="3598">3598</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_PEQPBASE_FPMPEQPBASE_MASK" data-ref="_M/I40E_GLHMC_PEQPBASE_FPMPEQPBASE_MASK">I40E_GLHMC_PEQPBASE_FPMPEQPBASE_MASK</dfn>  I40E_MASK(0xFFFFFF, I40E_GLHMC_PEQPBASE_FPMPEQPBASE_SHIFT)</u></td></tr>
<tr><th id="3599">3599</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_PEQPCNT" data-ref="_M/I40E_GLHMC_PEQPCNT">I40E_GLHMC_PEQPCNT</dfn>(_i)              (0x000C4100 + ((_i) * 4)) /* _i=0...15 */ /* Reset: CORER */</u></td></tr>
<tr><th id="3600">3600</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_PEQPCNT_MAX_INDEX" data-ref="_M/I40E_GLHMC_PEQPCNT_MAX_INDEX">I40E_GLHMC_PEQPCNT_MAX_INDEX</dfn>        15</u></td></tr>
<tr><th id="3601">3601</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_PEQPCNT_FPMPEQPCNT_SHIFT" data-ref="_M/I40E_GLHMC_PEQPCNT_FPMPEQPCNT_SHIFT">I40E_GLHMC_PEQPCNT_FPMPEQPCNT_SHIFT</dfn> 0</u></td></tr>
<tr><th id="3602">3602</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_PEQPCNT_FPMPEQPCNT_MASK" data-ref="_M/I40E_GLHMC_PEQPCNT_FPMPEQPCNT_MASK">I40E_GLHMC_PEQPCNT_FPMPEQPCNT_MASK</dfn>  I40E_MASK(0x1FFFFFFF, I40E_GLHMC_PEQPCNT_FPMPEQPCNT_SHIFT)</u></td></tr>
<tr><th id="3603">3603</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_PEQPOBJSZ" data-ref="_M/I40E_GLHMC_PEQPOBJSZ">I40E_GLHMC_PEQPOBJSZ</dfn>                   0x000C201c /* Reset: CORER */</u></td></tr>
<tr><th id="3604">3604</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_PEQPOBJSZ_PMPEQPOBJSZ_SHIFT" data-ref="_M/I40E_GLHMC_PEQPOBJSZ_PMPEQPOBJSZ_SHIFT">I40E_GLHMC_PEQPOBJSZ_PMPEQPOBJSZ_SHIFT</dfn> 0</u></td></tr>
<tr><th id="3605">3605</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_PEQPOBJSZ_PMPEQPOBJSZ_MASK" data-ref="_M/I40E_GLHMC_PEQPOBJSZ_PMPEQPOBJSZ_MASK">I40E_GLHMC_PEQPOBJSZ_PMPEQPOBJSZ_MASK</dfn>  I40E_MASK(0xF, I40E_GLHMC_PEQPOBJSZ_PMPEQPOBJSZ_SHIFT)</u></td></tr>
<tr><th id="3606">3606</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_PESRQBASE" data-ref="_M/I40E_GLHMC_PESRQBASE">I40E_GLHMC_PESRQBASE</dfn>(_i)                (0x000C4400 + ((_i) * 4)) /* _i=0...15 */ /* Reset: CORER */</u></td></tr>
<tr><th id="3607">3607</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_PESRQBASE_MAX_INDEX" data-ref="_M/I40E_GLHMC_PESRQBASE_MAX_INDEX">I40E_GLHMC_PESRQBASE_MAX_INDEX</dfn>          15</u></td></tr>
<tr><th id="3608">3608</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_PESRQBASE_FPMPESRQBASE_SHIFT" data-ref="_M/I40E_GLHMC_PESRQBASE_FPMPESRQBASE_SHIFT">I40E_GLHMC_PESRQBASE_FPMPESRQBASE_SHIFT</dfn> 0</u></td></tr>
<tr><th id="3609">3609</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_PESRQBASE_FPMPESRQBASE_MASK" data-ref="_M/I40E_GLHMC_PESRQBASE_FPMPESRQBASE_MASK">I40E_GLHMC_PESRQBASE_FPMPESRQBASE_MASK</dfn>  I40E_MASK(0xFFFFFF, I40E_GLHMC_PESRQBASE_FPMPESRQBASE_SHIFT)</u></td></tr>
<tr><th id="3610">3610</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_PESRQCNT" data-ref="_M/I40E_GLHMC_PESRQCNT">I40E_GLHMC_PESRQCNT</dfn>(_i)               (0x000C4500 + ((_i) * 4)) /* _i=0...15 */ /* Reset: CORER */</u></td></tr>
<tr><th id="3611">3611</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_PESRQCNT_MAX_INDEX" data-ref="_M/I40E_GLHMC_PESRQCNT_MAX_INDEX">I40E_GLHMC_PESRQCNT_MAX_INDEX</dfn>         15</u></td></tr>
<tr><th id="3612">3612</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_PESRQCNT_FPMPESRQCNT_SHIFT" data-ref="_M/I40E_GLHMC_PESRQCNT_FPMPESRQCNT_SHIFT">I40E_GLHMC_PESRQCNT_FPMPESRQCNT_SHIFT</dfn> 0</u></td></tr>
<tr><th id="3613">3613</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_PESRQCNT_FPMPESRQCNT_MASK" data-ref="_M/I40E_GLHMC_PESRQCNT_FPMPESRQCNT_MASK">I40E_GLHMC_PESRQCNT_FPMPESRQCNT_MASK</dfn>  I40E_MASK(0x1FFFFFFF, I40E_GLHMC_PESRQCNT_FPMPESRQCNT_SHIFT)</u></td></tr>
<tr><th id="3614">3614</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_PESRQMAX" data-ref="_M/I40E_GLHMC_PESRQMAX">I40E_GLHMC_PESRQMAX</dfn>                  0x000C2028 /* Reset: CORER */</u></td></tr>
<tr><th id="3615">3615</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_PESRQMAX_PMPESRQMAX_SHIFT" data-ref="_M/I40E_GLHMC_PESRQMAX_PMPESRQMAX_SHIFT">I40E_GLHMC_PESRQMAX_PMPESRQMAX_SHIFT</dfn> 0</u></td></tr>
<tr><th id="3616">3616</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_PESRQMAX_PMPESRQMAX_MASK" data-ref="_M/I40E_GLHMC_PESRQMAX_PMPESRQMAX_MASK">I40E_GLHMC_PESRQMAX_PMPESRQMAX_MASK</dfn>  I40E_MASK(0xFFFF, I40E_GLHMC_PESRQMAX_PMPESRQMAX_SHIFT)</u></td></tr>
<tr><th id="3617">3617</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_PESRQOBJSZ" data-ref="_M/I40E_GLHMC_PESRQOBJSZ">I40E_GLHMC_PESRQOBJSZ</dfn>                    0x000C2024 /* Reset: CORER */</u></td></tr>
<tr><th id="3618">3618</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_PESRQOBJSZ_PMPESRQOBJSZ_SHIFT" data-ref="_M/I40E_GLHMC_PESRQOBJSZ_PMPESRQOBJSZ_SHIFT">I40E_GLHMC_PESRQOBJSZ_PMPESRQOBJSZ_SHIFT</dfn> 0</u></td></tr>
<tr><th id="3619">3619</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_PESRQOBJSZ_PMPESRQOBJSZ_MASK" data-ref="_M/I40E_GLHMC_PESRQOBJSZ_PMPESRQOBJSZ_MASK">I40E_GLHMC_PESRQOBJSZ_PMPESRQOBJSZ_MASK</dfn>  I40E_MASK(0xF, I40E_GLHMC_PESRQOBJSZ_PMPESRQOBJSZ_SHIFT)</u></td></tr>
<tr><th id="3620">3620</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_PETIMERBASE" data-ref="_M/I40E_GLHMC_PETIMERBASE">I40E_GLHMC_PETIMERBASE</dfn>(_i)                  (0x000C5A00 + ((_i) * 4)) /* _i=0...15 */ /* Reset: CORER */</u></td></tr>
<tr><th id="3621">3621</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_PETIMERBASE_MAX_INDEX" data-ref="_M/I40E_GLHMC_PETIMERBASE_MAX_INDEX">I40E_GLHMC_PETIMERBASE_MAX_INDEX</dfn>            15</u></td></tr>
<tr><th id="3622">3622</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_PETIMERBASE_FPMPETIMERBASE_SHIFT" data-ref="_M/I40E_GLHMC_PETIMERBASE_FPMPETIMERBASE_SHIFT">I40E_GLHMC_PETIMERBASE_FPMPETIMERBASE_SHIFT</dfn> 0</u></td></tr>
<tr><th id="3623">3623</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_PETIMERBASE_FPMPETIMERBASE_MASK" data-ref="_M/I40E_GLHMC_PETIMERBASE_FPMPETIMERBASE_MASK">I40E_GLHMC_PETIMERBASE_FPMPETIMERBASE_MASK</dfn>  I40E_MASK(0xFFFFFF, I40E_GLHMC_PETIMERBASE_FPMPETIMERBASE_SHIFT)</u></td></tr>
<tr><th id="3624">3624</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_PETIMERCNT" data-ref="_M/I40E_GLHMC_PETIMERCNT">I40E_GLHMC_PETIMERCNT</dfn>(_i)                 (0x000C5B00 + ((_i) * 4)) /* _i=0...15 */ /* Reset: CORER */</u></td></tr>
<tr><th id="3625">3625</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_PETIMERCNT_MAX_INDEX" data-ref="_M/I40E_GLHMC_PETIMERCNT_MAX_INDEX">I40E_GLHMC_PETIMERCNT_MAX_INDEX</dfn>           15</u></td></tr>
<tr><th id="3626">3626</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_PETIMERCNT_FPMPETIMERCNT_SHIFT" data-ref="_M/I40E_GLHMC_PETIMERCNT_FPMPETIMERCNT_SHIFT">I40E_GLHMC_PETIMERCNT_FPMPETIMERCNT_SHIFT</dfn> 0</u></td></tr>
<tr><th id="3627">3627</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_PETIMERCNT_FPMPETIMERCNT_MASK" data-ref="_M/I40E_GLHMC_PETIMERCNT_FPMPETIMERCNT_MASK">I40E_GLHMC_PETIMERCNT_FPMPETIMERCNT_MASK</dfn>  I40E_MASK(0x1FFFFFFF, I40E_GLHMC_PETIMERCNT_FPMPETIMERCNT_SHIFT)</u></td></tr>
<tr><th id="3628">3628</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_PETIMERMAX" data-ref="_M/I40E_GLHMC_PETIMERMAX">I40E_GLHMC_PETIMERMAX</dfn>                    0x000C2084 /* Reset: CORER */</u></td></tr>
<tr><th id="3629">3629</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_PETIMERMAX_PMPETIMERMAX_SHIFT" data-ref="_M/I40E_GLHMC_PETIMERMAX_PMPETIMERMAX_SHIFT">I40E_GLHMC_PETIMERMAX_PMPETIMERMAX_SHIFT</dfn> 0</u></td></tr>
<tr><th id="3630">3630</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_PETIMERMAX_PMPETIMERMAX_MASK" data-ref="_M/I40E_GLHMC_PETIMERMAX_PMPETIMERMAX_MASK">I40E_GLHMC_PETIMERMAX_PMPETIMERMAX_MASK</dfn>  I40E_MASK(0x1FFFFFFF, I40E_GLHMC_PETIMERMAX_PMPETIMERMAX_SHIFT)</u></td></tr>
<tr><th id="3631">3631</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_PETIMEROBJSZ" data-ref="_M/I40E_GLHMC_PETIMEROBJSZ">I40E_GLHMC_PETIMEROBJSZ</dfn>                      0x000C2080 /* Reset: CORER */</u></td></tr>
<tr><th id="3632">3632</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_PETIMEROBJSZ_PMPETIMEROBJSZ_SHIFT" data-ref="_M/I40E_GLHMC_PETIMEROBJSZ_PMPETIMEROBJSZ_SHIFT">I40E_GLHMC_PETIMEROBJSZ_PMPETIMEROBJSZ_SHIFT</dfn> 0</u></td></tr>
<tr><th id="3633">3633</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_PETIMEROBJSZ_PMPETIMEROBJSZ_MASK" data-ref="_M/I40E_GLHMC_PETIMEROBJSZ_PMPETIMEROBJSZ_MASK">I40E_GLHMC_PETIMEROBJSZ_PMPETIMEROBJSZ_MASK</dfn>  I40E_MASK(0xF, I40E_GLHMC_PETIMEROBJSZ_PMPETIMEROBJSZ_SHIFT)</u></td></tr>
<tr><th id="3634">3634</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_PEXFBASE" data-ref="_M/I40E_GLHMC_PEXFBASE">I40E_GLHMC_PEXFBASE</dfn>(_i)               (0x000C4e00 + ((_i) * 4)) /* _i=0...15 */ /* Reset: CORER */</u></td></tr>
<tr><th id="3635">3635</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_PEXFBASE_MAX_INDEX" data-ref="_M/I40E_GLHMC_PEXFBASE_MAX_INDEX">I40E_GLHMC_PEXFBASE_MAX_INDEX</dfn>         15</u></td></tr>
<tr><th id="3636">3636</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_PEXFBASE_FPMPEXFBASE_SHIFT" data-ref="_M/I40E_GLHMC_PEXFBASE_FPMPEXFBASE_SHIFT">I40E_GLHMC_PEXFBASE_FPMPEXFBASE_SHIFT</dfn> 0</u></td></tr>
<tr><th id="3637">3637</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_PEXFBASE_FPMPEXFBASE_MASK" data-ref="_M/I40E_GLHMC_PEXFBASE_FPMPEXFBASE_MASK">I40E_GLHMC_PEXFBASE_FPMPEXFBASE_MASK</dfn>  I40E_MASK(0xFFFFFF, I40E_GLHMC_PEXFBASE_FPMPEXFBASE_SHIFT)</u></td></tr>
<tr><th id="3638">3638</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_PEXFCNT" data-ref="_M/I40E_GLHMC_PEXFCNT">I40E_GLHMC_PEXFCNT</dfn>(_i)              (0x000C4f00 + ((_i) * 4)) /* _i=0...15 */ /* Reset: CORER */</u></td></tr>
<tr><th id="3639">3639</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_PEXFCNT_MAX_INDEX" data-ref="_M/I40E_GLHMC_PEXFCNT_MAX_INDEX">I40E_GLHMC_PEXFCNT_MAX_INDEX</dfn>        15</u></td></tr>
<tr><th id="3640">3640</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_PEXFCNT_FPMPEXFCNT_SHIFT" data-ref="_M/I40E_GLHMC_PEXFCNT_FPMPEXFCNT_SHIFT">I40E_GLHMC_PEXFCNT_FPMPEXFCNT_SHIFT</dfn> 0</u></td></tr>
<tr><th id="3641">3641</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_PEXFCNT_FPMPEXFCNT_MASK" data-ref="_M/I40E_GLHMC_PEXFCNT_FPMPEXFCNT_MASK">I40E_GLHMC_PEXFCNT_FPMPEXFCNT_MASK</dfn>  I40E_MASK(0x1FFFFFFF, I40E_GLHMC_PEXFCNT_FPMPEXFCNT_SHIFT)</u></td></tr>
<tr><th id="3642">3642</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_PEXFFLBASE" data-ref="_M/I40E_GLHMC_PEXFFLBASE">I40E_GLHMC_PEXFFLBASE</dfn>(_i)                 (0x000C5000 + ((_i) * 4)) /* _i=0...15 */ /* Reset: CORER */</u></td></tr>
<tr><th id="3643">3643</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_PEXFFLBASE_MAX_INDEX" data-ref="_M/I40E_GLHMC_PEXFFLBASE_MAX_INDEX">I40E_GLHMC_PEXFFLBASE_MAX_INDEX</dfn>           15</u></td></tr>
<tr><th id="3644">3644</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_PEXFFLBASE_FPMPEXFFLBASE_SHIFT" data-ref="_M/I40E_GLHMC_PEXFFLBASE_FPMPEXFFLBASE_SHIFT">I40E_GLHMC_PEXFFLBASE_FPMPEXFFLBASE_SHIFT</dfn> 0</u></td></tr>
<tr><th id="3645">3645</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_PEXFFLBASE_FPMPEXFFLBASE_MASK" data-ref="_M/I40E_GLHMC_PEXFFLBASE_FPMPEXFFLBASE_MASK">I40E_GLHMC_PEXFFLBASE_FPMPEXFFLBASE_MASK</dfn>  I40E_MASK(0xFFFFFF, I40E_GLHMC_PEXFFLBASE_FPMPEXFFLBASE_SHIFT)</u></td></tr>
<tr><th id="3646">3646</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_PEXFFLMAX" data-ref="_M/I40E_GLHMC_PEXFFLMAX">I40E_GLHMC_PEXFFLMAX</dfn>                   0x000C204c /* Reset: CORER */</u></td></tr>
<tr><th id="3647">3647</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_PEXFFLMAX_PMPEXFFLMAX_SHIFT" data-ref="_M/I40E_GLHMC_PEXFFLMAX_PMPEXFFLMAX_SHIFT">I40E_GLHMC_PEXFFLMAX_PMPEXFFLMAX_SHIFT</dfn> 0</u></td></tr>
<tr><th id="3648">3648</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_PEXFFLMAX_PMPEXFFLMAX_MASK" data-ref="_M/I40E_GLHMC_PEXFFLMAX_PMPEXFFLMAX_MASK">I40E_GLHMC_PEXFFLMAX_PMPEXFFLMAX_MASK</dfn>  I40E_MASK(0x1FFFFFF, I40E_GLHMC_PEXFFLMAX_PMPEXFFLMAX_SHIFT)</u></td></tr>
<tr><th id="3649">3649</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_PEXFMAX" data-ref="_M/I40E_GLHMC_PEXFMAX">I40E_GLHMC_PEXFMAX</dfn>                 0x000C2048 /* Reset: CORER */</u></td></tr>
<tr><th id="3650">3650</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_PEXFMAX_PMPEXFMAX_SHIFT" data-ref="_M/I40E_GLHMC_PEXFMAX_PMPEXFMAX_SHIFT">I40E_GLHMC_PEXFMAX_PMPEXFMAX_SHIFT</dfn> 0</u></td></tr>
<tr><th id="3651">3651</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_PEXFMAX_PMPEXFMAX_MASK" data-ref="_M/I40E_GLHMC_PEXFMAX_PMPEXFMAX_MASK">I40E_GLHMC_PEXFMAX_PMPEXFMAX_MASK</dfn>  I40E_MASK(0x3FFFFFF, I40E_GLHMC_PEXFMAX_PMPEXFMAX_SHIFT)</u></td></tr>
<tr><th id="3652">3652</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_PEXFOBJSZ" data-ref="_M/I40E_GLHMC_PEXFOBJSZ">I40E_GLHMC_PEXFOBJSZ</dfn>                   0x000C2044 /* Reset: CORER */</u></td></tr>
<tr><th id="3653">3653</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_PEXFOBJSZ_PMPEXFOBJSZ_SHIFT" data-ref="_M/I40E_GLHMC_PEXFOBJSZ_PMPEXFOBJSZ_SHIFT">I40E_GLHMC_PEXFOBJSZ_PMPEXFOBJSZ_SHIFT</dfn> 0</u></td></tr>
<tr><th id="3654">3654</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_PEXFOBJSZ_PMPEXFOBJSZ_MASK" data-ref="_M/I40E_GLHMC_PEXFOBJSZ_PMPEXFOBJSZ_MASK">I40E_GLHMC_PEXFOBJSZ_PMPEXFOBJSZ_MASK</dfn>  I40E_MASK(0xF, I40E_GLHMC_PEXFOBJSZ_PMPEXFOBJSZ_SHIFT)</u></td></tr>
<tr><th id="3655">3655</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_PFPESDPART" data-ref="_M/I40E_GLHMC_PFPESDPART">I40E_GLHMC_PFPESDPART</dfn>(_i)            (0x000C0880 + ((_i) * 4)) /* _i=0...15 */ /* Reset: CORER */</u></td></tr>
<tr><th id="3656">3656</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_PFPESDPART_MAX_INDEX" data-ref="_M/I40E_GLHMC_PFPESDPART_MAX_INDEX">I40E_GLHMC_PFPESDPART_MAX_INDEX</dfn>      15</u></td></tr>
<tr><th id="3657">3657</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_PFPESDPART_PMSDBASE_SHIFT" data-ref="_M/I40E_GLHMC_PFPESDPART_PMSDBASE_SHIFT">I40E_GLHMC_PFPESDPART_PMSDBASE_SHIFT</dfn> 0</u></td></tr>
<tr><th id="3658">3658</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_PFPESDPART_PMSDBASE_MASK" data-ref="_M/I40E_GLHMC_PFPESDPART_PMSDBASE_MASK">I40E_GLHMC_PFPESDPART_PMSDBASE_MASK</dfn>  I40E_MASK(0xFFF, I40E_GLHMC_PFPESDPART_PMSDBASE_SHIFT)</u></td></tr>
<tr><th id="3659">3659</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_PFPESDPART_PMSDSIZE_SHIFT" data-ref="_M/I40E_GLHMC_PFPESDPART_PMSDSIZE_SHIFT">I40E_GLHMC_PFPESDPART_PMSDSIZE_SHIFT</dfn> 16</u></td></tr>
<tr><th id="3660">3660</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_PFPESDPART_PMSDSIZE_MASK" data-ref="_M/I40E_GLHMC_PFPESDPART_PMSDSIZE_MASK">I40E_GLHMC_PFPESDPART_PMSDSIZE_MASK</dfn>  I40E_MASK(0x1FFF, I40E_GLHMC_PFPESDPART_PMSDSIZE_SHIFT)</u></td></tr>
<tr><th id="3661">3661</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_VFAPBVTINUSEBASE" data-ref="_M/I40E_GLHMC_VFAPBVTINUSEBASE">I40E_GLHMC_VFAPBVTINUSEBASE</dfn>(_i)                   (0x000Cca00 + ((_i) * 4)) /* _i=0...31 */ /* Reset: CORER */</u></td></tr>
<tr><th id="3662">3662</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_VFAPBVTINUSEBASE_MAX_INDEX" data-ref="_M/I40E_GLHMC_VFAPBVTINUSEBASE_MAX_INDEX">I40E_GLHMC_VFAPBVTINUSEBASE_MAX_INDEX</dfn>             31</u></td></tr>
<tr><th id="3663">3663</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_VFAPBVTINUSEBASE_FPMAPBINUSEBASE_SHIFT" data-ref="_M/I40E_GLHMC_VFAPBVTINUSEBASE_FPMAPBINUSEBASE_SHIFT">I40E_GLHMC_VFAPBVTINUSEBASE_FPMAPBINUSEBASE_SHIFT</dfn> 0</u></td></tr>
<tr><th id="3664">3664</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_VFAPBVTINUSEBASE_FPMAPBINUSEBASE_MASK" data-ref="_M/I40E_GLHMC_VFAPBVTINUSEBASE_FPMAPBINUSEBASE_MASK">I40E_GLHMC_VFAPBVTINUSEBASE_FPMAPBINUSEBASE_MASK</dfn>  I40E_MASK(0xFFFFFF, I40E_GLHMC_VFAPBVTINUSEBASE_FPMAPBINUSEBASE_SHIFT)</u></td></tr>
<tr><th id="3665">3665</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_VFCEQPART" data-ref="_M/I40E_GLHMC_VFCEQPART">I40E_GLHMC_VFCEQPART</dfn>(_i)             (0x00132240 + ((_i) * 4)) /* _i=0...31 */ /* Reset: CORER */</u></td></tr>
<tr><th id="3666">3666</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_VFCEQPART_MAX_INDEX" data-ref="_M/I40E_GLHMC_VFCEQPART_MAX_INDEX">I40E_GLHMC_VFCEQPART_MAX_INDEX</dfn>       31</u></td></tr>
<tr><th id="3667">3667</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_VFCEQPART_PMCEQBASE_SHIFT" data-ref="_M/I40E_GLHMC_VFCEQPART_PMCEQBASE_SHIFT">I40E_GLHMC_VFCEQPART_PMCEQBASE_SHIFT</dfn> 0</u></td></tr>
<tr><th id="3668">3668</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_VFCEQPART_PMCEQBASE_MASK" data-ref="_M/I40E_GLHMC_VFCEQPART_PMCEQBASE_MASK">I40E_GLHMC_VFCEQPART_PMCEQBASE_MASK</dfn>  I40E_MASK(0xFF, I40E_GLHMC_VFCEQPART_PMCEQBASE_SHIFT)</u></td></tr>
<tr><th id="3669">3669</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_VFCEQPART_PMCEQSIZE_SHIFT" data-ref="_M/I40E_GLHMC_VFCEQPART_PMCEQSIZE_SHIFT">I40E_GLHMC_VFCEQPART_PMCEQSIZE_SHIFT</dfn> 16</u></td></tr>
<tr><th id="3670">3670</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_VFCEQPART_PMCEQSIZE_MASK" data-ref="_M/I40E_GLHMC_VFCEQPART_PMCEQSIZE_MASK">I40E_GLHMC_VFCEQPART_PMCEQSIZE_MASK</dfn>  I40E_MASK(0x1FF, I40E_GLHMC_VFCEQPART_PMCEQSIZE_SHIFT)</u></td></tr>
<tr><th id="3671">3671</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_VFDBCQPART" data-ref="_M/I40E_GLHMC_VFDBCQPART">I40E_GLHMC_VFDBCQPART</dfn>(_i)              (0x00132140 + ((_i) * 4)) /* _i=0...31 */ /* Reset: CORER */</u></td></tr>
<tr><th id="3672">3672</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_VFDBCQPART_MAX_INDEX" data-ref="_M/I40E_GLHMC_VFDBCQPART_MAX_INDEX">I40E_GLHMC_VFDBCQPART_MAX_INDEX</dfn>        31</u></td></tr>
<tr><th id="3673">3673</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_VFDBCQPART_PMDBCQBASE_SHIFT" data-ref="_M/I40E_GLHMC_VFDBCQPART_PMDBCQBASE_SHIFT">I40E_GLHMC_VFDBCQPART_PMDBCQBASE_SHIFT</dfn> 0</u></td></tr>
<tr><th id="3674">3674</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_VFDBCQPART_PMDBCQBASE_MASK" data-ref="_M/I40E_GLHMC_VFDBCQPART_PMDBCQBASE_MASK">I40E_GLHMC_VFDBCQPART_PMDBCQBASE_MASK</dfn>  I40E_MASK(0x3FFF, I40E_GLHMC_VFDBCQPART_PMDBCQBASE_SHIFT)</u></td></tr>
<tr><th id="3675">3675</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_VFDBCQPART_PMDBCQSIZE_SHIFT" data-ref="_M/I40E_GLHMC_VFDBCQPART_PMDBCQSIZE_SHIFT">I40E_GLHMC_VFDBCQPART_PMDBCQSIZE_SHIFT</dfn> 16</u></td></tr>
<tr><th id="3676">3676</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_VFDBCQPART_PMDBCQSIZE_MASK" data-ref="_M/I40E_GLHMC_VFDBCQPART_PMDBCQSIZE_MASK">I40E_GLHMC_VFDBCQPART_PMDBCQSIZE_MASK</dfn>  I40E_MASK(0x7FFF, I40E_GLHMC_VFDBCQPART_PMDBCQSIZE_SHIFT)</u></td></tr>
<tr><th id="3677">3677</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_VFDBQPPART" data-ref="_M/I40E_GLHMC_VFDBQPPART">I40E_GLHMC_VFDBQPPART</dfn>(_i)              (0x00138E00 + ((_i) * 4)) /* _i=0...31 */ /* Reset: CORER */</u></td></tr>
<tr><th id="3678">3678</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_VFDBQPPART_MAX_INDEX" data-ref="_M/I40E_GLHMC_VFDBQPPART_MAX_INDEX">I40E_GLHMC_VFDBQPPART_MAX_INDEX</dfn>        31</u></td></tr>
<tr><th id="3679">3679</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_VFDBQPPART_PMDBQPBASE_SHIFT" data-ref="_M/I40E_GLHMC_VFDBQPPART_PMDBQPBASE_SHIFT">I40E_GLHMC_VFDBQPPART_PMDBQPBASE_SHIFT</dfn> 0</u></td></tr>
<tr><th id="3680">3680</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_VFDBQPPART_PMDBQPBASE_MASK" data-ref="_M/I40E_GLHMC_VFDBQPPART_PMDBQPBASE_MASK">I40E_GLHMC_VFDBQPPART_PMDBQPBASE_MASK</dfn>  I40E_MASK(0x3FFF, I40E_GLHMC_VFDBQPPART_PMDBQPBASE_SHIFT)</u></td></tr>
<tr><th id="3681">3681</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_VFDBQPPART_PMDBQPSIZE_SHIFT" data-ref="_M/I40E_GLHMC_VFDBQPPART_PMDBQPSIZE_SHIFT">I40E_GLHMC_VFDBQPPART_PMDBQPSIZE_SHIFT</dfn> 16</u></td></tr>
<tr><th id="3682">3682</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_VFDBQPPART_PMDBQPSIZE_MASK" data-ref="_M/I40E_GLHMC_VFDBQPPART_PMDBQPSIZE_MASK">I40E_GLHMC_VFDBQPPART_PMDBQPSIZE_MASK</dfn>  I40E_MASK(0x7FFF, I40E_GLHMC_VFDBQPPART_PMDBQPSIZE_SHIFT)</u></td></tr>
<tr><th id="3683">3683</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_VFFSIAVBASE" data-ref="_M/I40E_GLHMC_VFFSIAVBASE">I40E_GLHMC_VFFSIAVBASE</dfn>(_i)                (0x000Cd600 + ((_i) * 4)) /* _i=0...31 */ /* Reset: CORER */</u></td></tr>
<tr><th id="3684">3684</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_VFFSIAVBASE_MAX_INDEX" data-ref="_M/I40E_GLHMC_VFFSIAVBASE_MAX_INDEX">I40E_GLHMC_VFFSIAVBASE_MAX_INDEX</dfn>          31</u></td></tr>
<tr><th id="3685">3685</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_VFFSIAVBASE_FPMFSIAVBASE_SHIFT" data-ref="_M/I40E_GLHMC_VFFSIAVBASE_FPMFSIAVBASE_SHIFT">I40E_GLHMC_VFFSIAVBASE_FPMFSIAVBASE_SHIFT</dfn> 0</u></td></tr>
<tr><th id="3686">3686</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_VFFSIAVBASE_FPMFSIAVBASE_MASK" data-ref="_M/I40E_GLHMC_VFFSIAVBASE_FPMFSIAVBASE_MASK">I40E_GLHMC_VFFSIAVBASE_FPMFSIAVBASE_MASK</dfn>  I40E_MASK(0xFFFFFF, I40E_GLHMC_VFFSIAVBASE_FPMFSIAVBASE_SHIFT)</u></td></tr>
<tr><th id="3687">3687</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_VFFSIAVCNT" data-ref="_M/I40E_GLHMC_VFFSIAVCNT">I40E_GLHMC_VFFSIAVCNT</dfn>(_i)               (0x000Cd700 + ((_i) * 4)) /* _i=0...31 */ /* Reset: CORER */</u></td></tr>
<tr><th id="3688">3688</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_VFFSIAVCNT_MAX_INDEX" data-ref="_M/I40E_GLHMC_VFFSIAVCNT_MAX_INDEX">I40E_GLHMC_VFFSIAVCNT_MAX_INDEX</dfn>         31</u></td></tr>
<tr><th id="3689">3689</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_VFFSIAVCNT_FPMFSIAVCNT_SHIFT" data-ref="_M/I40E_GLHMC_VFFSIAVCNT_FPMFSIAVCNT_SHIFT">I40E_GLHMC_VFFSIAVCNT_FPMFSIAVCNT_SHIFT</dfn> 0</u></td></tr>
<tr><th id="3690">3690</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_VFFSIAVCNT_FPMFSIAVCNT_MASK" data-ref="_M/I40E_GLHMC_VFFSIAVCNT_FPMFSIAVCNT_MASK">I40E_GLHMC_VFFSIAVCNT_FPMFSIAVCNT_MASK</dfn>  I40E_MASK(0x1FFFFFFF, I40E_GLHMC_VFFSIAVCNT_FPMFSIAVCNT_SHIFT)</u></td></tr>
<tr><th id="3691">3691</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_VFPDINV" data-ref="_M/I40E_GLHMC_VFPDINV">I40E_GLHMC_VFPDINV</dfn>(_i)               (0x000C8300 + ((_i) * 4)) /* _i=0...31 */ /* Reset: CORER */</u></td></tr>
<tr><th id="3692">3692</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_VFPDINV_MAX_INDEX" data-ref="_M/I40E_GLHMC_VFPDINV_MAX_INDEX">I40E_GLHMC_VFPDINV_MAX_INDEX</dfn>         31</u></td></tr>
<tr><th id="3693">3693</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_VFPDINV_PMSDIDX_SHIFT" data-ref="_M/I40E_GLHMC_VFPDINV_PMSDIDX_SHIFT">I40E_GLHMC_VFPDINV_PMSDIDX_SHIFT</dfn>     0</u></td></tr>
<tr><th id="3694">3694</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_VFPDINV_PMSDIDX_MASK" data-ref="_M/I40E_GLHMC_VFPDINV_PMSDIDX_MASK">I40E_GLHMC_VFPDINV_PMSDIDX_MASK</dfn>      I40E_MASK(0xFFF, I40E_GLHMC_VFPDINV_PMSDIDX_SHIFT)</u></td></tr>
<tr><th id="3695">3695</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_VFPDINV_PMSDPARTSEL_SHIFT" data-ref="_M/I40E_GLHMC_VFPDINV_PMSDPARTSEL_SHIFT">I40E_GLHMC_VFPDINV_PMSDPARTSEL_SHIFT</dfn> 15</u></td></tr>
<tr><th id="3696">3696</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_VFPDINV_PMSDPARTSEL_MASK" data-ref="_M/I40E_GLHMC_VFPDINV_PMSDPARTSEL_MASK">I40E_GLHMC_VFPDINV_PMSDPARTSEL_MASK</dfn>  I40E_MASK(0x1, I40E_GLHMC_VFPDINV_PMSDPARTSEL_SHIFT)</u></td></tr>
<tr><th id="3697">3697</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_VFPDINV_PMPDIDX_SHIFT" data-ref="_M/I40E_GLHMC_VFPDINV_PMPDIDX_SHIFT">I40E_GLHMC_VFPDINV_PMPDIDX_SHIFT</dfn>     16</u></td></tr>
<tr><th id="3698">3698</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_VFPDINV_PMPDIDX_MASK" data-ref="_M/I40E_GLHMC_VFPDINV_PMPDIDX_MASK">I40E_GLHMC_VFPDINV_PMPDIDX_MASK</dfn>      I40E_MASK(0x1FF, I40E_GLHMC_VFPDINV_PMPDIDX_SHIFT)</u></td></tr>
<tr><th id="3699">3699</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_VFPEARPBASE" data-ref="_M/I40E_GLHMC_VFPEARPBASE">I40E_GLHMC_VFPEARPBASE</dfn>(_i)                (0x000Cc800 + ((_i) * 4)) /* _i=0...31 */ /* Reset: CORER */</u></td></tr>
<tr><th id="3700">3700</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_VFPEARPBASE_MAX_INDEX" data-ref="_M/I40E_GLHMC_VFPEARPBASE_MAX_INDEX">I40E_GLHMC_VFPEARPBASE_MAX_INDEX</dfn>          31</u></td></tr>
<tr><th id="3701">3701</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_VFPEARPBASE_FPMPEARPBASE_SHIFT" data-ref="_M/I40E_GLHMC_VFPEARPBASE_FPMPEARPBASE_SHIFT">I40E_GLHMC_VFPEARPBASE_FPMPEARPBASE_SHIFT</dfn> 0</u></td></tr>
<tr><th id="3702">3702</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_VFPEARPBASE_FPMPEARPBASE_MASK" data-ref="_M/I40E_GLHMC_VFPEARPBASE_FPMPEARPBASE_MASK">I40E_GLHMC_VFPEARPBASE_FPMPEARPBASE_MASK</dfn>  I40E_MASK(0xFFFFFF, I40E_GLHMC_VFPEARPBASE_FPMPEARPBASE_SHIFT)</u></td></tr>
<tr><th id="3703">3703</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_VFPEARPCNT" data-ref="_M/I40E_GLHMC_VFPEARPCNT">I40E_GLHMC_VFPEARPCNT</dfn>(_i)               (0x000Cc900 + ((_i) * 4)) /* _i=0...31 */ /* Reset: CORER */</u></td></tr>
<tr><th id="3704">3704</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_VFPEARPCNT_MAX_INDEX" data-ref="_M/I40E_GLHMC_VFPEARPCNT_MAX_INDEX">I40E_GLHMC_VFPEARPCNT_MAX_INDEX</dfn>         31</u></td></tr>
<tr><th id="3705">3705</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_VFPEARPCNT_FPMPEARPCNT_SHIFT" data-ref="_M/I40E_GLHMC_VFPEARPCNT_FPMPEARPCNT_SHIFT">I40E_GLHMC_VFPEARPCNT_FPMPEARPCNT_SHIFT</dfn> 0</u></td></tr>
<tr><th id="3706">3706</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_VFPEARPCNT_FPMPEARPCNT_MASK" data-ref="_M/I40E_GLHMC_VFPEARPCNT_FPMPEARPCNT_MASK">I40E_GLHMC_VFPEARPCNT_FPMPEARPCNT_MASK</dfn>  I40E_MASK(0x1FFFFFFF, I40E_GLHMC_VFPEARPCNT_FPMPEARPCNT_SHIFT)</u></td></tr>
<tr><th id="3707">3707</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_VFPECQBASE" data-ref="_M/I40E_GLHMC_VFPECQBASE">I40E_GLHMC_VFPECQBASE</dfn>(_i)               (0x000Cc200 + ((_i) * 4)) /* _i=0...31 */ /* Reset: CORER */</u></td></tr>
<tr><th id="3708">3708</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_VFPECQBASE_MAX_INDEX" data-ref="_M/I40E_GLHMC_VFPECQBASE_MAX_INDEX">I40E_GLHMC_VFPECQBASE_MAX_INDEX</dfn>         31</u></td></tr>
<tr><th id="3709">3709</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_VFPECQBASE_FPMPECQBASE_SHIFT" data-ref="_M/I40E_GLHMC_VFPECQBASE_FPMPECQBASE_SHIFT">I40E_GLHMC_VFPECQBASE_FPMPECQBASE_SHIFT</dfn> 0</u></td></tr>
<tr><th id="3710">3710</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_VFPECQBASE_FPMPECQBASE_MASK" data-ref="_M/I40E_GLHMC_VFPECQBASE_FPMPECQBASE_MASK">I40E_GLHMC_VFPECQBASE_FPMPECQBASE_MASK</dfn>  I40E_MASK(0xFFFFFF, I40E_GLHMC_VFPECQBASE_FPMPECQBASE_SHIFT)</u></td></tr>
<tr><th id="3711">3711</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_VFPECQCNT" data-ref="_M/I40E_GLHMC_VFPECQCNT">I40E_GLHMC_VFPECQCNT</dfn>(_i)              (0x000Cc300 + ((_i) * 4)) /* _i=0...31 */ /* Reset: CORER */</u></td></tr>
<tr><th id="3712">3712</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_VFPECQCNT_MAX_INDEX" data-ref="_M/I40E_GLHMC_VFPECQCNT_MAX_INDEX">I40E_GLHMC_VFPECQCNT_MAX_INDEX</dfn>        31</u></td></tr>
<tr><th id="3713">3713</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_VFPECQCNT_FPMPECQCNT_SHIFT" data-ref="_M/I40E_GLHMC_VFPECQCNT_FPMPECQCNT_SHIFT">I40E_GLHMC_VFPECQCNT_FPMPECQCNT_SHIFT</dfn> 0</u></td></tr>
<tr><th id="3714">3714</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_VFPECQCNT_FPMPECQCNT_MASK" data-ref="_M/I40E_GLHMC_VFPECQCNT_FPMPECQCNT_MASK">I40E_GLHMC_VFPECQCNT_FPMPECQCNT_MASK</dfn>  I40E_MASK(0x1FFFFFFF, I40E_GLHMC_VFPECQCNT_FPMPECQCNT_SHIFT)</u></td></tr>
<tr><th id="3715">3715</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_VFPEHTCNT" data-ref="_M/I40E_GLHMC_VFPEHTCNT">I40E_GLHMC_VFPEHTCNT</dfn>(_i)              (0x000Cc700 + ((_i) * 4)) /* _i=0...31 */ /* Reset: CORER */</u></td></tr>
<tr><th id="3716">3716</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_VFPEHTCNT_MAX_INDEX" data-ref="_M/I40E_GLHMC_VFPEHTCNT_MAX_INDEX">I40E_GLHMC_VFPEHTCNT_MAX_INDEX</dfn>        31</u></td></tr>
<tr><th id="3717">3717</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_VFPEHTCNT_FPMPEHTCNT_SHIFT" data-ref="_M/I40E_GLHMC_VFPEHTCNT_FPMPEHTCNT_SHIFT">I40E_GLHMC_VFPEHTCNT_FPMPEHTCNT_SHIFT</dfn> 0</u></td></tr>
<tr><th id="3718">3718</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_VFPEHTCNT_FPMPEHTCNT_MASK" data-ref="_M/I40E_GLHMC_VFPEHTCNT_FPMPEHTCNT_MASK">I40E_GLHMC_VFPEHTCNT_FPMPEHTCNT_MASK</dfn>  I40E_MASK(0x1FFFFFFF, I40E_GLHMC_VFPEHTCNT_FPMPEHTCNT_SHIFT)</u></td></tr>
<tr><th id="3719">3719</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_VFPEHTEBASE" data-ref="_M/I40E_GLHMC_VFPEHTEBASE">I40E_GLHMC_VFPEHTEBASE</dfn>(_i)                (0x000Cc600 + ((_i) * 4)) /* _i=0...31 */ /* Reset: CORER */</u></td></tr>
<tr><th id="3720">3720</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_VFPEHTEBASE_MAX_INDEX" data-ref="_M/I40E_GLHMC_VFPEHTEBASE_MAX_INDEX">I40E_GLHMC_VFPEHTEBASE_MAX_INDEX</dfn>          31</u></td></tr>
<tr><th id="3721">3721</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_VFPEHTEBASE_FPMPEHTEBASE_SHIFT" data-ref="_M/I40E_GLHMC_VFPEHTEBASE_FPMPEHTEBASE_SHIFT">I40E_GLHMC_VFPEHTEBASE_FPMPEHTEBASE_SHIFT</dfn> 0</u></td></tr>
<tr><th id="3722">3722</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_VFPEHTEBASE_FPMPEHTEBASE_MASK" data-ref="_M/I40E_GLHMC_VFPEHTEBASE_FPMPEHTEBASE_MASK">I40E_GLHMC_VFPEHTEBASE_FPMPEHTEBASE_MASK</dfn>  I40E_MASK(0xFFFFFF, I40E_GLHMC_VFPEHTEBASE_FPMPEHTEBASE_SHIFT)</u></td></tr>
<tr><th id="3723">3723</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_VFPEMRBASE" data-ref="_M/I40E_GLHMC_VFPEMRBASE">I40E_GLHMC_VFPEMRBASE</dfn>(_i)               (0x000Ccc00 + ((_i) * 4)) /* _i=0...31 */ /* Reset: CORER */</u></td></tr>
<tr><th id="3724">3724</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_VFPEMRBASE_MAX_INDEX" data-ref="_M/I40E_GLHMC_VFPEMRBASE_MAX_INDEX">I40E_GLHMC_VFPEMRBASE_MAX_INDEX</dfn>         31</u></td></tr>
<tr><th id="3725">3725</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_VFPEMRBASE_FPMPEMRBASE_SHIFT" data-ref="_M/I40E_GLHMC_VFPEMRBASE_FPMPEMRBASE_SHIFT">I40E_GLHMC_VFPEMRBASE_FPMPEMRBASE_SHIFT</dfn> 0</u></td></tr>
<tr><th id="3726">3726</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_VFPEMRBASE_FPMPEMRBASE_MASK" data-ref="_M/I40E_GLHMC_VFPEMRBASE_FPMPEMRBASE_MASK">I40E_GLHMC_VFPEMRBASE_FPMPEMRBASE_MASK</dfn>  I40E_MASK(0xFFFFFF, I40E_GLHMC_VFPEMRBASE_FPMPEMRBASE_SHIFT)</u></td></tr>
<tr><th id="3727">3727</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_VFPEMRCNT" data-ref="_M/I40E_GLHMC_VFPEMRCNT">I40E_GLHMC_VFPEMRCNT</dfn>(_i)             (0x000Ccd00 + ((_i) * 4)) /* _i=0...31 */ /* Reset: CORER */</u></td></tr>
<tr><th id="3728">3728</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_VFPEMRCNT_MAX_INDEX" data-ref="_M/I40E_GLHMC_VFPEMRCNT_MAX_INDEX">I40E_GLHMC_VFPEMRCNT_MAX_INDEX</dfn>       31</u></td></tr>
<tr><th id="3729">3729</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_VFPEMRCNT_FPMPEMRSZ_SHIFT" data-ref="_M/I40E_GLHMC_VFPEMRCNT_FPMPEMRSZ_SHIFT">I40E_GLHMC_VFPEMRCNT_FPMPEMRSZ_SHIFT</dfn> 0</u></td></tr>
<tr><th id="3730">3730</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_VFPEMRCNT_FPMPEMRSZ_MASK" data-ref="_M/I40E_GLHMC_VFPEMRCNT_FPMPEMRSZ_MASK">I40E_GLHMC_VFPEMRCNT_FPMPEMRSZ_MASK</dfn>  I40E_MASK(0x1FFFFFFF, I40E_GLHMC_VFPEMRCNT_FPMPEMRSZ_SHIFT)</u></td></tr>
<tr><th id="3731">3731</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_VFPEPBLBASE" data-ref="_M/I40E_GLHMC_VFPEPBLBASE">I40E_GLHMC_VFPEPBLBASE</dfn>(_i)                (0x000Cd800 + ((_i) * 4)) /* _i=0...31 */ /* Reset: CORER */</u></td></tr>
<tr><th id="3732">3732</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_VFPEPBLBASE_MAX_INDEX" data-ref="_M/I40E_GLHMC_VFPEPBLBASE_MAX_INDEX">I40E_GLHMC_VFPEPBLBASE_MAX_INDEX</dfn>          31</u></td></tr>
<tr><th id="3733">3733</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_VFPEPBLBASE_FPMPEPBLBASE_SHIFT" data-ref="_M/I40E_GLHMC_VFPEPBLBASE_FPMPEPBLBASE_SHIFT">I40E_GLHMC_VFPEPBLBASE_FPMPEPBLBASE_SHIFT</dfn> 0</u></td></tr>
<tr><th id="3734">3734</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_VFPEPBLBASE_FPMPEPBLBASE_MASK" data-ref="_M/I40E_GLHMC_VFPEPBLBASE_FPMPEPBLBASE_MASK">I40E_GLHMC_VFPEPBLBASE_FPMPEPBLBASE_MASK</dfn>  I40E_MASK(0xFFFFFF, I40E_GLHMC_VFPEPBLBASE_FPMPEPBLBASE_SHIFT)</u></td></tr>
<tr><th id="3735">3735</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_VFPEPBLCNT" data-ref="_M/I40E_GLHMC_VFPEPBLCNT">I40E_GLHMC_VFPEPBLCNT</dfn>(_i)               (0x000Cd900 + ((_i) * 4)) /* _i=0...31 */ /* Reset: CORER */</u></td></tr>
<tr><th id="3736">3736</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_VFPEPBLCNT_MAX_INDEX" data-ref="_M/I40E_GLHMC_VFPEPBLCNT_MAX_INDEX">I40E_GLHMC_VFPEPBLCNT_MAX_INDEX</dfn>         31</u></td></tr>
<tr><th id="3737">3737</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_VFPEPBLCNT_FPMPEPBLCNT_SHIFT" data-ref="_M/I40E_GLHMC_VFPEPBLCNT_FPMPEPBLCNT_SHIFT">I40E_GLHMC_VFPEPBLCNT_FPMPEPBLCNT_SHIFT</dfn> 0</u></td></tr>
<tr><th id="3738">3738</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_VFPEPBLCNT_FPMPEPBLCNT_MASK" data-ref="_M/I40E_GLHMC_VFPEPBLCNT_FPMPEPBLCNT_MASK">I40E_GLHMC_VFPEPBLCNT_FPMPEPBLCNT_MASK</dfn>  I40E_MASK(0x1FFFFFFF, I40E_GLHMC_VFPEPBLCNT_FPMPEPBLCNT_SHIFT)</u></td></tr>
<tr><th id="3739">3739</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_VFPEQ1BASE" data-ref="_M/I40E_GLHMC_VFPEQ1BASE">I40E_GLHMC_VFPEQ1BASE</dfn>(_i)               (0x000Cd200 + ((_i) * 4)) /* _i=0...31 */ /* Reset: CORER */</u></td></tr>
<tr><th id="3740">3740</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_VFPEQ1BASE_MAX_INDEX" data-ref="_M/I40E_GLHMC_VFPEQ1BASE_MAX_INDEX">I40E_GLHMC_VFPEQ1BASE_MAX_INDEX</dfn>         31</u></td></tr>
<tr><th id="3741">3741</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_VFPEQ1BASE_FPMPEQ1BASE_SHIFT" data-ref="_M/I40E_GLHMC_VFPEQ1BASE_FPMPEQ1BASE_SHIFT">I40E_GLHMC_VFPEQ1BASE_FPMPEQ1BASE_SHIFT</dfn> 0</u></td></tr>
<tr><th id="3742">3742</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_VFPEQ1BASE_FPMPEQ1BASE_MASK" data-ref="_M/I40E_GLHMC_VFPEQ1BASE_FPMPEQ1BASE_MASK">I40E_GLHMC_VFPEQ1BASE_FPMPEQ1BASE_MASK</dfn>  I40E_MASK(0xFFFFFF, I40E_GLHMC_VFPEQ1BASE_FPMPEQ1BASE_SHIFT)</u></td></tr>
<tr><th id="3743">3743</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_VFPEQ1CNT" data-ref="_M/I40E_GLHMC_VFPEQ1CNT">I40E_GLHMC_VFPEQ1CNT</dfn>(_i)              (0x000Cd300 + ((_i) * 4)) /* _i=0...31 */ /* Reset: CORER */</u></td></tr>
<tr><th id="3744">3744</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_VFPEQ1CNT_MAX_INDEX" data-ref="_M/I40E_GLHMC_VFPEQ1CNT_MAX_INDEX">I40E_GLHMC_VFPEQ1CNT_MAX_INDEX</dfn>        31</u></td></tr>
<tr><th id="3745">3745</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_VFPEQ1CNT_FPMPEQ1CNT_SHIFT" data-ref="_M/I40E_GLHMC_VFPEQ1CNT_FPMPEQ1CNT_SHIFT">I40E_GLHMC_VFPEQ1CNT_FPMPEQ1CNT_SHIFT</dfn> 0</u></td></tr>
<tr><th id="3746">3746</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_VFPEQ1CNT_FPMPEQ1CNT_MASK" data-ref="_M/I40E_GLHMC_VFPEQ1CNT_FPMPEQ1CNT_MASK">I40E_GLHMC_VFPEQ1CNT_FPMPEQ1CNT_MASK</dfn>  I40E_MASK(0x1FFFFFFF, I40E_GLHMC_VFPEQ1CNT_FPMPEQ1CNT_SHIFT)</u></td></tr>
<tr><th id="3747">3747</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_VFPEQ1FLBASE" data-ref="_M/I40E_GLHMC_VFPEQ1FLBASE">I40E_GLHMC_VFPEQ1FLBASE</dfn>(_i)                 (0x000Cd400 + ((_i) * 4)) /* _i=0...31 */ /* Reset: CORER */</u></td></tr>
<tr><th id="3748">3748</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_VFPEQ1FLBASE_MAX_INDEX" data-ref="_M/I40E_GLHMC_VFPEQ1FLBASE_MAX_INDEX">I40E_GLHMC_VFPEQ1FLBASE_MAX_INDEX</dfn>           31</u></td></tr>
<tr><th id="3749">3749</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_VFPEQ1FLBASE_FPMPEQ1FLBASE_SHIFT" data-ref="_M/I40E_GLHMC_VFPEQ1FLBASE_FPMPEQ1FLBASE_SHIFT">I40E_GLHMC_VFPEQ1FLBASE_FPMPEQ1FLBASE_SHIFT</dfn> 0</u></td></tr>
<tr><th id="3750">3750</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_VFPEQ1FLBASE_FPMPEQ1FLBASE_MASK" data-ref="_M/I40E_GLHMC_VFPEQ1FLBASE_FPMPEQ1FLBASE_MASK">I40E_GLHMC_VFPEQ1FLBASE_FPMPEQ1FLBASE_MASK</dfn>  I40E_MASK(0xFFFFFF, I40E_GLHMC_VFPEQ1FLBASE_FPMPEQ1FLBASE_SHIFT)</u></td></tr>
<tr><th id="3751">3751</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_VFPEQPBASE" data-ref="_M/I40E_GLHMC_VFPEQPBASE">I40E_GLHMC_VFPEQPBASE</dfn>(_i)               (0x000Cc000 + ((_i) * 4)) /* _i=0...31 */ /* Reset: CORER */</u></td></tr>
<tr><th id="3752">3752</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_VFPEQPBASE_MAX_INDEX" data-ref="_M/I40E_GLHMC_VFPEQPBASE_MAX_INDEX">I40E_GLHMC_VFPEQPBASE_MAX_INDEX</dfn>         31</u></td></tr>
<tr><th id="3753">3753</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_VFPEQPBASE_FPMPEQPBASE_SHIFT" data-ref="_M/I40E_GLHMC_VFPEQPBASE_FPMPEQPBASE_SHIFT">I40E_GLHMC_VFPEQPBASE_FPMPEQPBASE_SHIFT</dfn> 0</u></td></tr>
<tr><th id="3754">3754</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_VFPEQPBASE_FPMPEQPBASE_MASK" data-ref="_M/I40E_GLHMC_VFPEQPBASE_FPMPEQPBASE_MASK">I40E_GLHMC_VFPEQPBASE_FPMPEQPBASE_MASK</dfn>  I40E_MASK(0xFFFFFF, I40E_GLHMC_VFPEQPBASE_FPMPEQPBASE_SHIFT)</u></td></tr>
<tr><th id="3755">3755</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_VFPEQPCNT" data-ref="_M/I40E_GLHMC_VFPEQPCNT">I40E_GLHMC_VFPEQPCNT</dfn>(_i)              (0x000Cc100 + ((_i) * 4)) /* _i=0...31 */ /* Reset: CORER */</u></td></tr>
<tr><th id="3756">3756</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_VFPEQPCNT_MAX_INDEX" data-ref="_M/I40E_GLHMC_VFPEQPCNT_MAX_INDEX">I40E_GLHMC_VFPEQPCNT_MAX_INDEX</dfn>        31</u></td></tr>
<tr><th id="3757">3757</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_VFPEQPCNT_FPMPEQPCNT_SHIFT" data-ref="_M/I40E_GLHMC_VFPEQPCNT_FPMPEQPCNT_SHIFT">I40E_GLHMC_VFPEQPCNT_FPMPEQPCNT_SHIFT</dfn> 0</u></td></tr>
<tr><th id="3758">3758</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_VFPEQPCNT_FPMPEQPCNT_MASK" data-ref="_M/I40E_GLHMC_VFPEQPCNT_FPMPEQPCNT_MASK">I40E_GLHMC_VFPEQPCNT_FPMPEQPCNT_MASK</dfn>  I40E_MASK(0x1FFFFFFF, I40E_GLHMC_VFPEQPCNT_FPMPEQPCNT_SHIFT)</u></td></tr>
<tr><th id="3759">3759</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_VFPESRQBASE" data-ref="_M/I40E_GLHMC_VFPESRQBASE">I40E_GLHMC_VFPESRQBASE</dfn>(_i)                (0x000Cc400 + ((_i) * 4)) /* _i=0...31 */ /* Reset: CORER */</u></td></tr>
<tr><th id="3760">3760</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_VFPESRQBASE_MAX_INDEX" data-ref="_M/I40E_GLHMC_VFPESRQBASE_MAX_INDEX">I40E_GLHMC_VFPESRQBASE_MAX_INDEX</dfn>          31</u></td></tr>
<tr><th id="3761">3761</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_VFPESRQBASE_FPMPESRQBASE_SHIFT" data-ref="_M/I40E_GLHMC_VFPESRQBASE_FPMPESRQBASE_SHIFT">I40E_GLHMC_VFPESRQBASE_FPMPESRQBASE_SHIFT</dfn> 0</u></td></tr>
<tr><th id="3762">3762</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_VFPESRQBASE_FPMPESRQBASE_MASK" data-ref="_M/I40E_GLHMC_VFPESRQBASE_FPMPESRQBASE_MASK">I40E_GLHMC_VFPESRQBASE_FPMPESRQBASE_MASK</dfn>  I40E_MASK(0xFFFFFF, I40E_GLHMC_VFPESRQBASE_FPMPESRQBASE_SHIFT)</u></td></tr>
<tr><th id="3763">3763</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_VFPESRQCNT" data-ref="_M/I40E_GLHMC_VFPESRQCNT">I40E_GLHMC_VFPESRQCNT</dfn>(_i)               (0x000Cc500 + ((_i) * 4)) /* _i=0...31 */ /* Reset: CORER */</u></td></tr>
<tr><th id="3764">3764</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_VFPESRQCNT_MAX_INDEX" data-ref="_M/I40E_GLHMC_VFPESRQCNT_MAX_INDEX">I40E_GLHMC_VFPESRQCNT_MAX_INDEX</dfn>         31</u></td></tr>
<tr><th id="3765">3765</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_VFPESRQCNT_FPMPESRQCNT_SHIFT" data-ref="_M/I40E_GLHMC_VFPESRQCNT_FPMPESRQCNT_SHIFT">I40E_GLHMC_VFPESRQCNT_FPMPESRQCNT_SHIFT</dfn> 0</u></td></tr>
<tr><th id="3766">3766</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_VFPESRQCNT_FPMPESRQCNT_MASK" data-ref="_M/I40E_GLHMC_VFPESRQCNT_FPMPESRQCNT_MASK">I40E_GLHMC_VFPESRQCNT_FPMPESRQCNT_MASK</dfn>  I40E_MASK(0x1FFFFFFF, I40E_GLHMC_VFPESRQCNT_FPMPESRQCNT_SHIFT)</u></td></tr>
<tr><th id="3767">3767</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_VFPETIMERBASE" data-ref="_M/I40E_GLHMC_VFPETIMERBASE">I40E_GLHMC_VFPETIMERBASE</dfn>(_i)                  (0x000CDA00 + ((_i) * 4)) /* _i=0...31 */ /* Reset: CORER */</u></td></tr>
<tr><th id="3768">3768</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_VFPETIMERBASE_MAX_INDEX" data-ref="_M/I40E_GLHMC_VFPETIMERBASE_MAX_INDEX">I40E_GLHMC_VFPETIMERBASE_MAX_INDEX</dfn>            31</u></td></tr>
<tr><th id="3769">3769</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_VFPETIMERBASE_FPMPETIMERBASE_SHIFT" data-ref="_M/I40E_GLHMC_VFPETIMERBASE_FPMPETIMERBASE_SHIFT">I40E_GLHMC_VFPETIMERBASE_FPMPETIMERBASE_SHIFT</dfn> 0</u></td></tr>
<tr><th id="3770">3770</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_VFPETIMERBASE_FPMPETIMERBASE_MASK" data-ref="_M/I40E_GLHMC_VFPETIMERBASE_FPMPETIMERBASE_MASK">I40E_GLHMC_VFPETIMERBASE_FPMPETIMERBASE_MASK</dfn>  I40E_MASK(0xFFFFFF, I40E_GLHMC_VFPETIMERBASE_FPMPETIMERBASE_SHIFT)</u></td></tr>
<tr><th id="3771">3771</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_VFPETIMERCNT" data-ref="_M/I40E_GLHMC_VFPETIMERCNT">I40E_GLHMC_VFPETIMERCNT</dfn>(_i)                 (0x000CDB00 + ((_i) * 4)) /* _i=0...31 */ /* Reset: CORER */</u></td></tr>
<tr><th id="3772">3772</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_VFPETIMERCNT_MAX_INDEX" data-ref="_M/I40E_GLHMC_VFPETIMERCNT_MAX_INDEX">I40E_GLHMC_VFPETIMERCNT_MAX_INDEX</dfn>           31</u></td></tr>
<tr><th id="3773">3773</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_VFPETIMERCNT_FPMPETIMERCNT_SHIFT" data-ref="_M/I40E_GLHMC_VFPETIMERCNT_FPMPETIMERCNT_SHIFT">I40E_GLHMC_VFPETIMERCNT_FPMPETIMERCNT_SHIFT</dfn> 0</u></td></tr>
<tr><th id="3774">3774</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_VFPETIMERCNT_FPMPETIMERCNT_MASK" data-ref="_M/I40E_GLHMC_VFPETIMERCNT_FPMPETIMERCNT_MASK">I40E_GLHMC_VFPETIMERCNT_FPMPETIMERCNT_MASK</dfn>  I40E_MASK(0x1FFFFFFF, I40E_GLHMC_VFPETIMERCNT_FPMPETIMERCNT_SHIFT)</u></td></tr>
<tr><th id="3775">3775</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_VFPEXFBASE" data-ref="_M/I40E_GLHMC_VFPEXFBASE">I40E_GLHMC_VFPEXFBASE</dfn>(_i)               (0x000Cce00 + ((_i) * 4)) /* _i=0...31 */ /* Reset: CORER */</u></td></tr>
<tr><th id="3776">3776</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_VFPEXFBASE_MAX_INDEX" data-ref="_M/I40E_GLHMC_VFPEXFBASE_MAX_INDEX">I40E_GLHMC_VFPEXFBASE_MAX_INDEX</dfn>         31</u></td></tr>
<tr><th id="3777">3777</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_VFPEXFBASE_FPMPEXFBASE_SHIFT" data-ref="_M/I40E_GLHMC_VFPEXFBASE_FPMPEXFBASE_SHIFT">I40E_GLHMC_VFPEXFBASE_FPMPEXFBASE_SHIFT</dfn> 0</u></td></tr>
<tr><th id="3778">3778</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_VFPEXFBASE_FPMPEXFBASE_MASK" data-ref="_M/I40E_GLHMC_VFPEXFBASE_FPMPEXFBASE_MASK">I40E_GLHMC_VFPEXFBASE_FPMPEXFBASE_MASK</dfn>  I40E_MASK(0xFFFFFF, I40E_GLHMC_VFPEXFBASE_FPMPEXFBASE_SHIFT)</u></td></tr>
<tr><th id="3779">3779</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_VFPEXFCNT" data-ref="_M/I40E_GLHMC_VFPEXFCNT">I40E_GLHMC_VFPEXFCNT</dfn>(_i)              (0x000Ccf00 + ((_i) * 4)) /* _i=0...31 */ /* Reset: CORER */</u></td></tr>
<tr><th id="3780">3780</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_VFPEXFCNT_MAX_INDEX" data-ref="_M/I40E_GLHMC_VFPEXFCNT_MAX_INDEX">I40E_GLHMC_VFPEXFCNT_MAX_INDEX</dfn>        31</u></td></tr>
<tr><th id="3781">3781</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_VFPEXFCNT_FPMPEXFCNT_SHIFT" data-ref="_M/I40E_GLHMC_VFPEXFCNT_FPMPEXFCNT_SHIFT">I40E_GLHMC_VFPEXFCNT_FPMPEXFCNT_SHIFT</dfn> 0</u></td></tr>
<tr><th id="3782">3782</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_VFPEXFCNT_FPMPEXFCNT_MASK" data-ref="_M/I40E_GLHMC_VFPEXFCNT_FPMPEXFCNT_MASK">I40E_GLHMC_VFPEXFCNT_FPMPEXFCNT_MASK</dfn>  I40E_MASK(0x1FFFFFFF, I40E_GLHMC_VFPEXFCNT_FPMPEXFCNT_SHIFT)</u></td></tr>
<tr><th id="3783">3783</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_VFPEXFFLBASE" data-ref="_M/I40E_GLHMC_VFPEXFFLBASE">I40E_GLHMC_VFPEXFFLBASE</dfn>(_i)                 (0x000Cd000 + ((_i) * 4)) /* _i=0...31 */ /* Reset: CORER */</u></td></tr>
<tr><th id="3784">3784</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_VFPEXFFLBASE_MAX_INDEX" data-ref="_M/I40E_GLHMC_VFPEXFFLBASE_MAX_INDEX">I40E_GLHMC_VFPEXFFLBASE_MAX_INDEX</dfn>           31</u></td></tr>
<tr><th id="3785">3785</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_VFPEXFFLBASE_FPMPEXFFLBASE_SHIFT" data-ref="_M/I40E_GLHMC_VFPEXFFLBASE_FPMPEXFFLBASE_SHIFT">I40E_GLHMC_VFPEXFFLBASE_FPMPEXFFLBASE_SHIFT</dfn> 0</u></td></tr>
<tr><th id="3786">3786</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_VFPEXFFLBASE_FPMPEXFFLBASE_MASK" data-ref="_M/I40E_GLHMC_VFPEXFFLBASE_FPMPEXFFLBASE_MASK">I40E_GLHMC_VFPEXFFLBASE_FPMPEXFFLBASE_MASK</dfn>  I40E_MASK(0xFFFFFF, I40E_GLHMC_VFPEXFFLBASE_FPMPEXFFLBASE_SHIFT)</u></td></tr>
<tr><th id="3787">3787</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_VFSDPART" data-ref="_M/I40E_GLHMC_VFSDPART">I40E_GLHMC_VFSDPART</dfn>(_i)            (0x000C8800 + ((_i) * 4)) /* _i=0...31 */ /* Reset: CORER */</u></td></tr>
<tr><th id="3788">3788</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_VFSDPART_MAX_INDEX" data-ref="_M/I40E_GLHMC_VFSDPART_MAX_INDEX">I40E_GLHMC_VFSDPART_MAX_INDEX</dfn>      31</u></td></tr>
<tr><th id="3789">3789</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_VFSDPART_PMSDBASE_SHIFT" data-ref="_M/I40E_GLHMC_VFSDPART_PMSDBASE_SHIFT">I40E_GLHMC_VFSDPART_PMSDBASE_SHIFT</dfn> 0</u></td></tr>
<tr><th id="3790">3790</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_VFSDPART_PMSDBASE_MASK" data-ref="_M/I40E_GLHMC_VFSDPART_PMSDBASE_MASK">I40E_GLHMC_VFSDPART_PMSDBASE_MASK</dfn>  I40E_MASK(0xFFF, I40E_GLHMC_VFSDPART_PMSDBASE_SHIFT)</u></td></tr>
<tr><th id="3791">3791</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_VFSDPART_PMSDSIZE_SHIFT" data-ref="_M/I40E_GLHMC_VFSDPART_PMSDSIZE_SHIFT">I40E_GLHMC_VFSDPART_PMSDSIZE_SHIFT</dfn> 16</u></td></tr>
<tr><th id="3792">3792</th><td><u>#define <dfn class="macro" id="_M/I40E_GLHMC_VFSDPART_PMSDSIZE_MASK" data-ref="_M/I40E_GLHMC_VFSDPART_PMSDSIZE_MASK">I40E_GLHMC_VFSDPART_PMSDSIZE_MASK</dfn>  I40E_MASK(0x1FFF, I40E_GLHMC_VFSDPART_PMSDSIZE_SHIFT)</u></td></tr>
<tr><th id="3793">3793</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPBLOC_CACHESIZE" data-ref="_M/I40E_GLPBLOC_CACHESIZE">I40E_GLPBLOC_CACHESIZE</dfn>                 0x000A80BC /* Reset: CORER */</u></td></tr>
<tr><th id="3794">3794</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPBLOC_CACHESIZE_WORD_SIZE_SHIFT" data-ref="_M/I40E_GLPBLOC_CACHESIZE_WORD_SIZE_SHIFT">I40E_GLPBLOC_CACHESIZE_WORD_SIZE_SHIFT</dfn> 0</u></td></tr>
<tr><th id="3795">3795</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPBLOC_CACHESIZE_WORD_SIZE_MASK" data-ref="_M/I40E_GLPBLOC_CACHESIZE_WORD_SIZE_MASK">I40E_GLPBLOC_CACHESIZE_WORD_SIZE_MASK</dfn>  I40E_MASK(0xFF, I40E_GLPBLOC_CACHESIZE_WORD_SIZE_SHIFT)</u></td></tr>
<tr><th id="3796">3796</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPBLOC_CACHESIZE_SETS_SHIFT" data-ref="_M/I40E_GLPBLOC_CACHESIZE_SETS_SHIFT">I40E_GLPBLOC_CACHESIZE_SETS_SHIFT</dfn>      8</u></td></tr>
<tr><th id="3797">3797</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPBLOC_CACHESIZE_SETS_MASK" data-ref="_M/I40E_GLPBLOC_CACHESIZE_SETS_MASK">I40E_GLPBLOC_CACHESIZE_SETS_MASK</dfn>       I40E_MASK(0xFFF, I40E_GLPBLOC_CACHESIZE_SETS_SHIFT)</u></td></tr>
<tr><th id="3798">3798</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPBLOC_CACHESIZE_WAYS_SHIFT" data-ref="_M/I40E_GLPBLOC_CACHESIZE_WAYS_SHIFT">I40E_GLPBLOC_CACHESIZE_WAYS_SHIFT</dfn>      20</u></td></tr>
<tr><th id="3799">3799</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPBLOC_CACHESIZE_WAYS_MASK" data-ref="_M/I40E_GLPBLOC_CACHESIZE_WAYS_MASK">I40E_GLPBLOC_CACHESIZE_WAYS_MASK</dfn>       I40E_MASK(0xF, I40E_GLPBLOC_CACHESIZE_WAYS_SHIFT)</u></td></tr>
<tr><th id="3800">3800</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPDOC_CACHESIZE" data-ref="_M/I40E_GLPDOC_CACHESIZE">I40E_GLPDOC_CACHESIZE</dfn>                 0x000D0088 /* Reset: CORER */</u></td></tr>
<tr><th id="3801">3801</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPDOC_CACHESIZE_WORD_SIZE_SHIFT" data-ref="_M/I40E_GLPDOC_CACHESIZE_WORD_SIZE_SHIFT">I40E_GLPDOC_CACHESIZE_WORD_SIZE_SHIFT</dfn> 0</u></td></tr>
<tr><th id="3802">3802</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPDOC_CACHESIZE_WORD_SIZE_MASK" data-ref="_M/I40E_GLPDOC_CACHESIZE_WORD_SIZE_MASK">I40E_GLPDOC_CACHESIZE_WORD_SIZE_MASK</dfn>  I40E_MASK(0xFF, I40E_GLPDOC_CACHESIZE_WORD_SIZE_SHIFT)</u></td></tr>
<tr><th id="3803">3803</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPDOC_CACHESIZE_SETS_SHIFT" data-ref="_M/I40E_GLPDOC_CACHESIZE_SETS_SHIFT">I40E_GLPDOC_CACHESIZE_SETS_SHIFT</dfn>      8</u></td></tr>
<tr><th id="3804">3804</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPDOC_CACHESIZE_SETS_MASK" data-ref="_M/I40E_GLPDOC_CACHESIZE_SETS_MASK">I40E_GLPDOC_CACHESIZE_SETS_MASK</dfn>       I40E_MASK(0xFFF, I40E_GLPDOC_CACHESIZE_SETS_SHIFT)</u></td></tr>
<tr><th id="3805">3805</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPDOC_CACHESIZE_WAYS_SHIFT" data-ref="_M/I40E_GLPDOC_CACHESIZE_WAYS_SHIFT">I40E_GLPDOC_CACHESIZE_WAYS_SHIFT</dfn>      20</u></td></tr>
<tr><th id="3806">3806</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPDOC_CACHESIZE_WAYS_MASK" data-ref="_M/I40E_GLPDOC_CACHESIZE_WAYS_MASK">I40E_GLPDOC_CACHESIZE_WAYS_MASK</dfn>       I40E_MASK(0xF, I40E_GLPDOC_CACHESIZE_WAYS_SHIFT)</u></td></tr>
<tr><th id="3807">3807</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPEOC_CACHESIZE" data-ref="_M/I40E_GLPEOC_CACHESIZE">I40E_GLPEOC_CACHESIZE</dfn>                 0x000A60E8 /* Reset: CORER */</u></td></tr>
<tr><th id="3808">3808</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPEOC_CACHESIZE_WORD_SIZE_SHIFT" data-ref="_M/I40E_GLPEOC_CACHESIZE_WORD_SIZE_SHIFT">I40E_GLPEOC_CACHESIZE_WORD_SIZE_SHIFT</dfn> 0</u></td></tr>
<tr><th id="3809">3809</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPEOC_CACHESIZE_WORD_SIZE_MASK" data-ref="_M/I40E_GLPEOC_CACHESIZE_WORD_SIZE_MASK">I40E_GLPEOC_CACHESIZE_WORD_SIZE_MASK</dfn>  I40E_MASK(0xFF, I40E_GLPEOC_CACHESIZE_WORD_SIZE_SHIFT)</u></td></tr>
<tr><th id="3810">3810</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPEOC_CACHESIZE_SETS_SHIFT" data-ref="_M/I40E_GLPEOC_CACHESIZE_SETS_SHIFT">I40E_GLPEOC_CACHESIZE_SETS_SHIFT</dfn>      8</u></td></tr>
<tr><th id="3811">3811</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPEOC_CACHESIZE_SETS_MASK" data-ref="_M/I40E_GLPEOC_CACHESIZE_SETS_MASK">I40E_GLPEOC_CACHESIZE_SETS_MASK</dfn>       I40E_MASK(0xFFF, I40E_GLPEOC_CACHESIZE_SETS_SHIFT)</u></td></tr>
<tr><th id="3812">3812</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPEOC_CACHESIZE_WAYS_SHIFT" data-ref="_M/I40E_GLPEOC_CACHESIZE_WAYS_SHIFT">I40E_GLPEOC_CACHESIZE_WAYS_SHIFT</dfn>      20</u></td></tr>
<tr><th id="3813">3813</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPEOC_CACHESIZE_WAYS_MASK" data-ref="_M/I40E_GLPEOC_CACHESIZE_WAYS_MASK">I40E_GLPEOC_CACHESIZE_WAYS_MASK</dfn>       I40E_MASK(0xF, I40E_GLPEOC_CACHESIZE_WAYS_SHIFT)</u></td></tr>
<tr><th id="3814">3814</th><td><u>#define <dfn class="macro" id="_M/I40E_PFHMC_PDINV_PMSDPARTSEL_SHIFT" data-ref="_M/I40E_PFHMC_PDINV_PMSDPARTSEL_SHIFT">I40E_PFHMC_PDINV_PMSDPARTSEL_SHIFT</dfn> 15</u></td></tr>
<tr><th id="3815">3815</th><td><u>#define <dfn class="macro" id="_M/I40E_PFHMC_PDINV_PMSDPARTSEL_MASK" data-ref="_M/I40E_PFHMC_PDINV_PMSDPARTSEL_MASK">I40E_PFHMC_PDINV_PMSDPARTSEL_MASK</dfn>  I40E_MASK(0x1, I40E_PFHMC_PDINV_PMSDPARTSEL_SHIFT)</u></td></tr>
<tr><th id="3816">3816</th><td><u>#define <dfn class="macro" id="_M/I40E_PFHMC_SDCMD_PMSDPARTSEL_SHIFT" data-ref="_M/I40E_PFHMC_SDCMD_PMSDPARTSEL_SHIFT">I40E_PFHMC_SDCMD_PMSDPARTSEL_SHIFT</dfn> 15</u></td></tr>
<tr><th id="3817">3817</th><td><u>#define <dfn class="macro" id="_M/I40E_PFHMC_SDCMD_PMSDPARTSEL_MASK" data-ref="_M/I40E_PFHMC_SDCMD_PMSDPARTSEL_MASK">I40E_PFHMC_SDCMD_PMSDPARTSEL_MASK</dfn>  I40E_MASK(0x1, I40E_PFHMC_SDCMD_PMSDPARTSEL_SHIFT)</u></td></tr>
<tr><th id="3818">3818</th><td><u>#define <dfn class="macro" id="_M/I40E_GL_PPRS_SPARE" data-ref="_M/I40E_GL_PPRS_SPARE">I40E_GL_PPRS_SPARE</dfn>                     0x000856E0 /* Reset: CORER */</u></td></tr>
<tr><th id="3819">3819</th><td><u>#define <dfn class="macro" id="_M/I40E_GL_PPRS_SPARE_GL_PPRS_SPARE_SHIFT" data-ref="_M/I40E_GL_PPRS_SPARE_GL_PPRS_SPARE_SHIFT">I40E_GL_PPRS_SPARE_GL_PPRS_SPARE_SHIFT</dfn> 0</u></td></tr>
<tr><th id="3820">3820</th><td><u>#define <dfn class="macro" id="_M/I40E_GL_PPRS_SPARE_GL_PPRS_SPARE_MASK" data-ref="_M/I40E_GL_PPRS_SPARE_GL_PPRS_SPARE_MASK">I40E_GL_PPRS_SPARE_GL_PPRS_SPARE_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_GL_PPRS_SPARE_GL_PPRS_SPARE_SHIFT)</u></td></tr>
<tr><th id="3821">3821</th><td><u>#define <dfn class="macro" id="_M/I40E_GL_TLAN_SPARE" data-ref="_M/I40E_GL_TLAN_SPARE">I40E_GL_TLAN_SPARE</dfn>                     0x000E64E0 /* Reset: CORER */</u></td></tr>
<tr><th id="3822">3822</th><td><u>#define <dfn class="macro" id="_M/I40E_GL_TLAN_SPARE_GL_TLAN_SPARE_SHIFT" data-ref="_M/I40E_GL_TLAN_SPARE_GL_TLAN_SPARE_SHIFT">I40E_GL_TLAN_SPARE_GL_TLAN_SPARE_SHIFT</dfn> 0</u></td></tr>
<tr><th id="3823">3823</th><td><u>#define <dfn class="macro" id="_M/I40E_GL_TLAN_SPARE_GL_TLAN_SPARE_MASK" data-ref="_M/I40E_GL_TLAN_SPARE_GL_TLAN_SPARE_MASK">I40E_GL_TLAN_SPARE_GL_TLAN_SPARE_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_GL_TLAN_SPARE_GL_TLAN_SPARE_SHIFT)</u></td></tr>
<tr><th id="3824">3824</th><td><u>#define <dfn class="macro" id="_M/I40E_GL_TUPM_SPARE" data-ref="_M/I40E_GL_TUPM_SPARE">I40E_GL_TUPM_SPARE</dfn>                     0x000a2230 /* Reset: CORER */</u></td></tr>
<tr><th id="3825">3825</th><td><u>#define <dfn class="macro" id="_M/I40E_GL_TUPM_SPARE_GL_TUPM_SPARE_SHIFT" data-ref="_M/I40E_GL_TUPM_SPARE_GL_TUPM_SPARE_SHIFT">I40E_GL_TUPM_SPARE_GL_TUPM_SPARE_SHIFT</dfn> 0</u></td></tr>
<tr><th id="3826">3826</th><td><u>#define <dfn class="macro" id="_M/I40E_GL_TUPM_SPARE_GL_TUPM_SPARE_MASK" data-ref="_M/I40E_GL_TUPM_SPARE_GL_TUPM_SPARE_MASK">I40E_GL_TUPM_SPARE_GL_TUPM_SPARE_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_GL_TUPM_SPARE_GL_TUPM_SPARE_SHIFT)</u></td></tr>
<tr><th id="3827">3827</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_CAR_DEBUG" data-ref="_M/I40E_GLGEN_CAR_DEBUG">I40E_GLGEN_CAR_DEBUG</dfn>                                 0x000B81C0 /* Reset: POR */</u></td></tr>
<tr><th id="3828">3828</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_CAR_DEBUG_CAR_UPPER_CORE_CLK_EN_SHIFT" data-ref="_M/I40E_GLGEN_CAR_DEBUG_CAR_UPPER_CORE_CLK_EN_SHIFT">I40E_GLGEN_CAR_DEBUG_CAR_UPPER_CORE_CLK_EN_SHIFT</dfn>     0</u></td></tr>
<tr><th id="3829">3829</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_CAR_DEBUG_CAR_UPPER_CORE_CLK_EN_MASK" data-ref="_M/I40E_GLGEN_CAR_DEBUG_CAR_UPPER_CORE_CLK_EN_MASK">I40E_GLGEN_CAR_DEBUG_CAR_UPPER_CORE_CLK_EN_MASK</dfn>      I40E_MASK(0x1, I40E_GLGEN_CAR_DEBUG_CAR_UPPER_CORE_CLK_EN_SHIFT)</u></td></tr>
<tr><th id="3830">3830</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_CAR_DEBUG_CAR_PCIE_HIU_CLK_EN_SHIFT" data-ref="_M/I40E_GLGEN_CAR_DEBUG_CAR_PCIE_HIU_CLK_EN_SHIFT">I40E_GLGEN_CAR_DEBUG_CAR_PCIE_HIU_CLK_EN_SHIFT</dfn>       1</u></td></tr>
<tr><th id="3831">3831</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_CAR_DEBUG_CAR_PCIE_HIU_CLK_EN_MASK" data-ref="_M/I40E_GLGEN_CAR_DEBUG_CAR_PCIE_HIU_CLK_EN_MASK">I40E_GLGEN_CAR_DEBUG_CAR_PCIE_HIU_CLK_EN_MASK</dfn>        I40E_MASK(0x1, I40E_GLGEN_CAR_DEBUG_CAR_PCIE_HIU_CLK_EN_SHIFT)</u></td></tr>
<tr><th id="3832">3832</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_CAR_DEBUG_CAR_PE_CLK_EN_SHIFT" data-ref="_M/I40E_GLGEN_CAR_DEBUG_CAR_PE_CLK_EN_SHIFT">I40E_GLGEN_CAR_DEBUG_CAR_PE_CLK_EN_SHIFT</dfn>             2</u></td></tr>
<tr><th id="3833">3833</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_CAR_DEBUG_CAR_PE_CLK_EN_MASK" data-ref="_M/I40E_GLGEN_CAR_DEBUG_CAR_PE_CLK_EN_MASK">I40E_GLGEN_CAR_DEBUG_CAR_PE_CLK_EN_MASK</dfn>              I40E_MASK(0x1, I40E_GLGEN_CAR_DEBUG_CAR_PE_CLK_EN_SHIFT)</u></td></tr>
<tr><th id="3834">3834</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_CAR_DEBUG_CAR_PCIE_PRIM_CLK_ACTIVE_SHIFT" data-ref="_M/I40E_GLGEN_CAR_DEBUG_CAR_PCIE_PRIM_CLK_ACTIVE_SHIFT">I40E_GLGEN_CAR_DEBUG_CAR_PCIE_PRIM_CLK_ACTIVE_SHIFT</dfn>  3</u></td></tr>
<tr><th id="3835">3835</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_CAR_DEBUG_CAR_PCIE_PRIM_CLK_ACTIVE_MASK" data-ref="_M/I40E_GLGEN_CAR_DEBUG_CAR_PCIE_PRIM_CLK_ACTIVE_MASK">I40E_GLGEN_CAR_DEBUG_CAR_PCIE_PRIM_CLK_ACTIVE_MASK</dfn>   I40E_MASK(0x1, I40E_GLGEN_CAR_DEBUG_CAR_PCIE_PRIM_CLK_ACTIVE_SHIFT)</u></td></tr>
<tr><th id="3836">3836</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_CAR_DEBUG_CDC_PE_ACTIVE_SHIFT" data-ref="_M/I40E_GLGEN_CAR_DEBUG_CDC_PE_ACTIVE_SHIFT">I40E_GLGEN_CAR_DEBUG_CDC_PE_ACTIVE_SHIFT</dfn>             4</u></td></tr>
<tr><th id="3837">3837</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_CAR_DEBUG_CDC_PE_ACTIVE_MASK" data-ref="_M/I40E_GLGEN_CAR_DEBUG_CDC_PE_ACTIVE_MASK">I40E_GLGEN_CAR_DEBUG_CDC_PE_ACTIVE_MASK</dfn>              I40E_MASK(0x1, I40E_GLGEN_CAR_DEBUG_CDC_PE_ACTIVE_SHIFT)</u></td></tr>
<tr><th id="3838">3838</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_CAR_DEBUG_CAR_PCIE_RAW_PRST_RESET_N_SHIFT" data-ref="_M/I40E_GLGEN_CAR_DEBUG_CAR_PCIE_RAW_PRST_RESET_N_SHIFT">I40E_GLGEN_CAR_DEBUG_CAR_PCIE_RAW_PRST_RESET_N_SHIFT</dfn> 5</u></td></tr>
<tr><th id="3839">3839</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_CAR_DEBUG_CAR_PCIE_RAW_PRST_RESET_N_MASK" data-ref="_M/I40E_GLGEN_CAR_DEBUG_CAR_PCIE_RAW_PRST_RESET_N_MASK">I40E_GLGEN_CAR_DEBUG_CAR_PCIE_RAW_PRST_RESET_N_MASK</dfn>  I40E_MASK(0x1, I40E_GLGEN_CAR_DEBUG_CAR_PCIE_RAW_PRST_RESET_N_SHIFT)</u></td></tr>
<tr><th id="3840">3840</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_CAR_DEBUG_CAR_PCIE_RAW_SCLR_RESET_N_SHIFT" data-ref="_M/I40E_GLGEN_CAR_DEBUG_CAR_PCIE_RAW_SCLR_RESET_N_SHIFT">I40E_GLGEN_CAR_DEBUG_CAR_PCIE_RAW_SCLR_RESET_N_SHIFT</dfn> 6</u></td></tr>
<tr><th id="3841">3841</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_CAR_DEBUG_CAR_PCIE_RAW_SCLR_RESET_N_MASK" data-ref="_M/I40E_GLGEN_CAR_DEBUG_CAR_PCIE_RAW_SCLR_RESET_N_MASK">I40E_GLGEN_CAR_DEBUG_CAR_PCIE_RAW_SCLR_RESET_N_MASK</dfn>  I40E_MASK(0x1, I40E_GLGEN_CAR_DEBUG_CAR_PCIE_RAW_SCLR_RESET_N_SHIFT)</u></td></tr>
<tr><th id="3842">3842</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_CAR_DEBUG_CAR_PCIE_RAW_IB_RESET_N_SHIFT" data-ref="_M/I40E_GLGEN_CAR_DEBUG_CAR_PCIE_RAW_IB_RESET_N_SHIFT">I40E_GLGEN_CAR_DEBUG_CAR_PCIE_RAW_IB_RESET_N_SHIFT</dfn>   7</u></td></tr>
<tr><th id="3843">3843</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_CAR_DEBUG_CAR_PCIE_RAW_IB_RESET_N_MASK" data-ref="_M/I40E_GLGEN_CAR_DEBUG_CAR_PCIE_RAW_IB_RESET_N_MASK">I40E_GLGEN_CAR_DEBUG_CAR_PCIE_RAW_IB_RESET_N_MASK</dfn>    I40E_MASK(0x1, I40E_GLGEN_CAR_DEBUG_CAR_PCIE_RAW_IB_RESET_N_SHIFT)</u></td></tr>
<tr><th id="3844">3844</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_CAR_DEBUG_CAR_PCIE_RAW_IMIB_RESET_N_SHIFT" data-ref="_M/I40E_GLGEN_CAR_DEBUG_CAR_PCIE_RAW_IMIB_RESET_N_SHIFT">I40E_GLGEN_CAR_DEBUG_CAR_PCIE_RAW_IMIB_RESET_N_SHIFT</dfn> 8</u></td></tr>
<tr><th id="3845">3845</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_CAR_DEBUG_CAR_PCIE_RAW_IMIB_RESET_N_MASK" data-ref="_M/I40E_GLGEN_CAR_DEBUG_CAR_PCIE_RAW_IMIB_RESET_N_MASK">I40E_GLGEN_CAR_DEBUG_CAR_PCIE_RAW_IMIB_RESET_N_MASK</dfn>  I40E_MASK(0x1, I40E_GLGEN_CAR_DEBUG_CAR_PCIE_RAW_IMIB_RESET_N_SHIFT)</u></td></tr>
<tr><th id="3846">3846</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_CAR_DEBUG_CAR_RAW_EMP_RESET_N_SHIFT" data-ref="_M/I40E_GLGEN_CAR_DEBUG_CAR_RAW_EMP_RESET_N_SHIFT">I40E_GLGEN_CAR_DEBUG_CAR_RAW_EMP_RESET_N_SHIFT</dfn>       9</u></td></tr>
<tr><th id="3847">3847</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_CAR_DEBUG_CAR_RAW_EMP_RESET_N_MASK" data-ref="_M/I40E_GLGEN_CAR_DEBUG_CAR_RAW_EMP_RESET_N_MASK">I40E_GLGEN_CAR_DEBUG_CAR_RAW_EMP_RESET_N_MASK</dfn>        I40E_MASK(0x1, I40E_GLGEN_CAR_DEBUG_CAR_RAW_EMP_RESET_N_SHIFT)</u></td></tr>
<tr><th id="3848">3848</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_CAR_DEBUG_CAR_RAW_GLOBAL_RESET_N_SHIFT" data-ref="_M/I40E_GLGEN_CAR_DEBUG_CAR_RAW_GLOBAL_RESET_N_SHIFT">I40E_GLGEN_CAR_DEBUG_CAR_RAW_GLOBAL_RESET_N_SHIFT</dfn>    10</u></td></tr>
<tr><th id="3849">3849</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_CAR_DEBUG_CAR_RAW_GLOBAL_RESET_N_MASK" data-ref="_M/I40E_GLGEN_CAR_DEBUG_CAR_RAW_GLOBAL_RESET_N_MASK">I40E_GLGEN_CAR_DEBUG_CAR_RAW_GLOBAL_RESET_N_MASK</dfn>     I40E_MASK(0x1, I40E_GLGEN_CAR_DEBUG_CAR_RAW_GLOBAL_RESET_N_SHIFT)</u></td></tr>
<tr><th id="3850">3850</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_CAR_DEBUG_CAR_RAW_LAN_POWER_GOOD_SHIFT" data-ref="_M/I40E_GLGEN_CAR_DEBUG_CAR_RAW_LAN_POWER_GOOD_SHIFT">I40E_GLGEN_CAR_DEBUG_CAR_RAW_LAN_POWER_GOOD_SHIFT</dfn>    11</u></td></tr>
<tr><th id="3851">3851</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_CAR_DEBUG_CAR_RAW_LAN_POWER_GOOD_MASK" data-ref="_M/I40E_GLGEN_CAR_DEBUG_CAR_RAW_LAN_POWER_GOOD_MASK">I40E_GLGEN_CAR_DEBUG_CAR_RAW_LAN_POWER_GOOD_MASK</dfn>     I40E_MASK(0x1, I40E_GLGEN_CAR_DEBUG_CAR_RAW_LAN_POWER_GOOD_SHIFT)</u></td></tr>
<tr><th id="3852">3852</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_CAR_DEBUG_CDC_IOSF_PRIMERY_RST_B_SHIFT" data-ref="_M/I40E_GLGEN_CAR_DEBUG_CDC_IOSF_PRIMERY_RST_B_SHIFT">I40E_GLGEN_CAR_DEBUG_CDC_IOSF_PRIMERY_RST_B_SHIFT</dfn>    12</u></td></tr>
<tr><th id="3853">3853</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_CAR_DEBUG_CDC_IOSF_PRIMERY_RST_B_MASK" data-ref="_M/I40E_GLGEN_CAR_DEBUG_CDC_IOSF_PRIMERY_RST_B_MASK">I40E_GLGEN_CAR_DEBUG_CDC_IOSF_PRIMERY_RST_B_MASK</dfn>     I40E_MASK(0x1, I40E_GLGEN_CAR_DEBUG_CDC_IOSF_PRIMERY_RST_B_SHIFT)</u></td></tr>
<tr><th id="3854">3854</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_CAR_DEBUG_GBE_GLOBALRST_B_SHIFT" data-ref="_M/I40E_GLGEN_CAR_DEBUG_GBE_GLOBALRST_B_SHIFT">I40E_GLGEN_CAR_DEBUG_GBE_GLOBALRST_B_SHIFT</dfn>           13</u></td></tr>
<tr><th id="3855">3855</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_CAR_DEBUG_GBE_GLOBALRST_B_MASK" data-ref="_M/I40E_GLGEN_CAR_DEBUG_GBE_GLOBALRST_B_MASK">I40E_GLGEN_CAR_DEBUG_GBE_GLOBALRST_B_MASK</dfn>            I40E_MASK(0x1, I40E_GLGEN_CAR_DEBUG_GBE_GLOBALRST_B_SHIFT)</u></td></tr>
<tr><th id="3856">3856</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_CAR_DEBUG_FLEEP_AL_GLOBR_DONE_SHIFT" data-ref="_M/I40E_GLGEN_CAR_DEBUG_FLEEP_AL_GLOBR_DONE_SHIFT">I40E_GLGEN_CAR_DEBUG_FLEEP_AL_GLOBR_DONE_SHIFT</dfn>       14</u></td></tr>
<tr><th id="3857">3857</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_CAR_DEBUG_FLEEP_AL_GLOBR_DONE_MASK" data-ref="_M/I40E_GLGEN_CAR_DEBUG_FLEEP_AL_GLOBR_DONE_MASK">I40E_GLGEN_CAR_DEBUG_FLEEP_AL_GLOBR_DONE_MASK</dfn>        I40E_MASK(0x1, I40E_GLGEN_CAR_DEBUG_FLEEP_AL_GLOBR_DONE_SHIFT)</u></td></tr>
<tr><th id="3858">3858</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_MISC_SPARE" data-ref="_M/I40E_GLGEN_MISC_SPARE">I40E_GLGEN_MISC_SPARE</dfn>                        0x000880E0 /* Reset: POR */</u></td></tr>
<tr><th id="3859">3859</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_MISC_SPARE_GLGEN_MISC_SPARE_SHIFT" data-ref="_M/I40E_GLGEN_MISC_SPARE_GLGEN_MISC_SPARE_SHIFT">I40E_GLGEN_MISC_SPARE_GLGEN_MISC_SPARE_SHIFT</dfn> 0</u></td></tr>
<tr><th id="3860">3860</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_MISC_SPARE_GLGEN_MISC_SPARE_MASK" data-ref="_M/I40E_GLGEN_MISC_SPARE_GLGEN_MISC_SPARE_MASK">I40E_GLGEN_MISC_SPARE_GLGEN_MISC_SPARE_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_GLGEN_MISC_SPARE_GLGEN_MISC_SPARE_SHIFT)</u></td></tr>
<tr><th id="3861">3861</th><td><u>#define <dfn class="macro" id="_M/I40E_GL_UFUSE_SOC" data-ref="_M/I40E_GL_UFUSE_SOC">I40E_GL_UFUSE_SOC</dfn>                   0x000BE550 /* Reset: POR */</u></td></tr>
<tr><th id="3862">3862</th><td><u>#define <dfn class="macro" id="_M/I40E_GL_UFUSE_SOC_PORT_MODE_SHIFT" data-ref="_M/I40E_GL_UFUSE_SOC_PORT_MODE_SHIFT">I40E_GL_UFUSE_SOC_PORT_MODE_SHIFT</dfn>   0</u></td></tr>
<tr><th id="3863">3863</th><td><u>#define <dfn class="macro" id="_M/I40E_GL_UFUSE_SOC_PORT_MODE_MASK" data-ref="_M/I40E_GL_UFUSE_SOC_PORT_MODE_MASK">I40E_GL_UFUSE_SOC_PORT_MODE_MASK</dfn>    I40E_MASK(0x3, I40E_GL_UFUSE_SOC_PORT_MODE_SHIFT)</u></td></tr>
<tr><th id="3864">3864</th><td><u>#define <dfn class="macro" id="_M/I40E_GL_UFUSE_SOC_NIC_ID_SHIFT" data-ref="_M/I40E_GL_UFUSE_SOC_NIC_ID_SHIFT">I40E_GL_UFUSE_SOC_NIC_ID_SHIFT</dfn>      2</u></td></tr>
<tr><th id="3865">3865</th><td><u>#define <dfn class="macro" id="_M/I40E_GL_UFUSE_SOC_NIC_ID_MASK" data-ref="_M/I40E_GL_UFUSE_SOC_NIC_ID_MASK">I40E_GL_UFUSE_SOC_NIC_ID_MASK</dfn>       I40E_MASK(0x1, I40E_GL_UFUSE_SOC_NIC_ID_SHIFT)</u></td></tr>
<tr><th id="3866">3866</th><td><u>#define <dfn class="macro" id="_M/I40E_GL_UFUSE_SOC_SPARE_FUSES_SHIFT" data-ref="_M/I40E_GL_UFUSE_SOC_SPARE_FUSES_SHIFT">I40E_GL_UFUSE_SOC_SPARE_FUSES_SHIFT</dfn> 3</u></td></tr>
<tr><th id="3867">3867</th><td><u>#define <dfn class="macro" id="_M/I40E_GL_UFUSE_SOC_SPARE_FUSES_MASK" data-ref="_M/I40E_GL_UFUSE_SOC_SPARE_FUSES_MASK">I40E_GL_UFUSE_SOC_SPARE_FUSES_MASK</dfn>  I40E_MASK(0x1FFF, I40E_GL_UFUSE_SOC_SPARE_FUSES_SHIFT)</u></td></tr>
<tr><th id="3868">3868</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_DYN_CTL0_WB_ON_ITR_SHIFT" data-ref="_M/I40E_PFINT_DYN_CTL0_WB_ON_ITR_SHIFT">I40E_PFINT_DYN_CTL0_WB_ON_ITR_SHIFT</dfn>       30</u></td></tr>
<tr><th id="3869">3869</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_DYN_CTL0_WB_ON_ITR_MASK" data-ref="_M/I40E_PFINT_DYN_CTL0_WB_ON_ITR_MASK">I40E_PFINT_DYN_CTL0_WB_ON_ITR_MASK</dfn>        I40E_MASK(0x1, I40E_PFINT_DYN_CTL0_WB_ON_ITR_SHIFT)</u></td></tr>
<tr><th id="3870">3870</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_DYN_CTLN_WB_ON_ITR_SHIFT" data-ref="_M/I40E_PFINT_DYN_CTLN_WB_ON_ITR_SHIFT">I40E_PFINT_DYN_CTLN_WB_ON_ITR_SHIFT</dfn>       30</u></td></tr>
<tr><th id="3871">3871</th><td><u>#define <dfn class="macro" id="_M/I40E_PFINT_DYN_CTLN_WB_ON_ITR_MASK" data-ref="_M/I40E_PFINT_DYN_CTLN_WB_ON_ITR_MASK">I40E_PFINT_DYN_CTLN_WB_ON_ITR_MASK</dfn>        I40E_MASK(0x1, I40E_PFINT_DYN_CTLN_WB_ON_ITR_SHIFT)</u></td></tr>
<tr><th id="3872">3872</th><td><u>#define <dfn class="macro" id="_M/I40E_VFINT_DYN_CTL0_WB_ON_ITR_SHIFT" data-ref="_M/I40E_VFINT_DYN_CTL0_WB_ON_ITR_SHIFT">I40E_VFINT_DYN_CTL0_WB_ON_ITR_SHIFT</dfn>       30</u></td></tr>
<tr><th id="3873">3873</th><td><u>#define <dfn class="macro" id="_M/I40E_VFINT_DYN_CTL0_WB_ON_ITR_MASK" data-ref="_M/I40E_VFINT_DYN_CTL0_WB_ON_ITR_MASK">I40E_VFINT_DYN_CTL0_WB_ON_ITR_MASK</dfn>        I40E_MASK(0x1, I40E_VFINT_DYN_CTL0_WB_ON_ITR_SHIFT)</u></td></tr>
<tr><th id="3874">3874</th><td><u>#define <dfn class="macro" id="_M/I40E_VFINT_DYN_CTLN_WB_ON_ITR_SHIFT" data-ref="_M/I40E_VFINT_DYN_CTLN_WB_ON_ITR_SHIFT">I40E_VFINT_DYN_CTLN_WB_ON_ITR_SHIFT</dfn>       30</u></td></tr>
<tr><th id="3875">3875</th><td><u>#define <dfn class="macro" id="_M/I40E_VFINT_DYN_CTLN_WB_ON_ITR_MASK" data-ref="_M/I40E_VFINT_DYN_CTLN_WB_ON_ITR_MASK">I40E_VFINT_DYN_CTLN_WB_ON_ITR_MASK</dfn>        I40E_MASK(0x1, I40E_VFINT_DYN_CTLN_WB_ON_ITR_SHIFT)</u></td></tr>
<tr><th id="3876">3876</th><td><u>#define <dfn class="macro" id="_M/I40E_VPLAN_QBASE" data-ref="_M/I40E_VPLAN_QBASE">I40E_VPLAN_QBASE</dfn>(_VF)               (0x00074800 + ((_VF) * 4)) /* _i=0...127 */ /* Reset: VFR */</u></td></tr>
<tr><th id="3877">3877</th><td><u>#define <dfn class="macro" id="_M/I40E_VPLAN_QBASE_MAX_INDEX" data-ref="_M/I40E_VPLAN_QBASE_MAX_INDEX">I40E_VPLAN_QBASE_MAX_INDEX</dfn>          127</u></td></tr>
<tr><th id="3878">3878</th><td><u>#define <dfn class="macro" id="_M/I40E_VPLAN_QBASE_VFFIRSTQ_SHIFT" data-ref="_M/I40E_VPLAN_QBASE_VFFIRSTQ_SHIFT">I40E_VPLAN_QBASE_VFFIRSTQ_SHIFT</dfn>     0</u></td></tr>
<tr><th id="3879">3879</th><td><u>#define <dfn class="macro" id="_M/I40E_VPLAN_QBASE_VFFIRSTQ_MASK" data-ref="_M/I40E_VPLAN_QBASE_VFFIRSTQ_MASK">I40E_VPLAN_QBASE_VFFIRSTQ_MASK</dfn>      I40E_MASK(0x7FF, I40E_VPLAN_QBASE_VFFIRSTQ_SHIFT)</u></td></tr>
<tr><th id="3880">3880</th><td><u>#define <dfn class="macro" id="_M/I40E_VPLAN_QBASE_VFNUMQ_SHIFT" data-ref="_M/I40E_VPLAN_QBASE_VFNUMQ_SHIFT">I40E_VPLAN_QBASE_VFNUMQ_SHIFT</dfn>       11</u></td></tr>
<tr><th id="3881">3881</th><td><u>#define <dfn class="macro" id="_M/I40E_VPLAN_QBASE_VFNUMQ_MASK" data-ref="_M/I40E_VPLAN_QBASE_VFNUMQ_MASK">I40E_VPLAN_QBASE_VFNUMQ_MASK</dfn>        I40E_MASK(0xFF, I40E_VPLAN_QBASE_VFNUMQ_SHIFT)</u></td></tr>
<tr><th id="3882">3882</th><td><u>#define <dfn class="macro" id="_M/I40E_VPLAN_QBASE_VFQTABLE_ENA_SHIFT" data-ref="_M/I40E_VPLAN_QBASE_VFQTABLE_ENA_SHIFT">I40E_VPLAN_QBASE_VFQTABLE_ENA_SHIFT</dfn> 31</u></td></tr>
<tr><th id="3883">3883</th><td><u>#define <dfn class="macro" id="_M/I40E_VPLAN_QBASE_VFQTABLE_ENA_MASK" data-ref="_M/I40E_VPLAN_QBASE_VFQTABLE_ENA_MASK">I40E_VPLAN_QBASE_VFQTABLE_ENA_MASK</dfn>  I40E_MASK(0x1, I40E_VPLAN_QBASE_VFQTABLE_ENA_SHIFT)</u></td></tr>
<tr><th id="3884">3884</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTMAC_LINK_DOWN_COUNTER" data-ref="_M/I40E_PRTMAC_LINK_DOWN_COUNTER">I40E_PRTMAC_LINK_DOWN_COUNTER</dfn>                         0x001E2440 /* Reset: GLOBR */</u></td></tr>
<tr><th id="3885">3885</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTMAC_LINK_DOWN_COUNTER_LINK_DOWN_COUNTER_SHIFT" data-ref="_M/I40E_PRTMAC_LINK_DOWN_COUNTER_LINK_DOWN_COUNTER_SHIFT">I40E_PRTMAC_LINK_DOWN_COUNTER_LINK_DOWN_COUNTER_SHIFT</dfn> 0</u></td></tr>
<tr><th id="3886">3886</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTMAC_LINK_DOWN_COUNTER_LINK_DOWN_COUNTER_MASK" data-ref="_M/I40E_PRTMAC_LINK_DOWN_COUNTER_LINK_DOWN_COUNTER_MASK">I40E_PRTMAC_LINK_DOWN_COUNTER_LINK_DOWN_COUNTER_MASK</dfn>  I40E_MASK(0xFFFF, I40E_PRTMAC_LINK_DOWN_COUNTER_LINK_DOWN_COUNTER_SHIFT)</u></td></tr>
<tr><th id="3887">3887</th><td><u>#define <dfn class="macro" id="_M/I40E_GLNVM_AL_REQ" data-ref="_M/I40E_GLNVM_AL_REQ">I40E_GLNVM_AL_REQ</dfn>                        0x000B6164 /* Reset: POR */</u></td></tr>
<tr><th id="3888">3888</th><td><u>#define <dfn class="macro" id="_M/I40E_GLNVM_AL_REQ_POR_SHIFT" data-ref="_M/I40E_GLNVM_AL_REQ_POR_SHIFT">I40E_GLNVM_AL_REQ_POR_SHIFT</dfn>              0</u></td></tr>
<tr><th id="3889">3889</th><td><u>#define <dfn class="macro" id="_M/I40E_GLNVM_AL_REQ_POR_MASK" data-ref="_M/I40E_GLNVM_AL_REQ_POR_MASK">I40E_GLNVM_AL_REQ_POR_MASK</dfn>               I40E_MASK(0x1, I40E_GLNVM_AL_REQ_POR_SHIFT)</u></td></tr>
<tr><th id="3890">3890</th><td><u>#define <dfn class="macro" id="_M/I40E_GLNVM_AL_REQ_PCIE_IMIB_SHIFT" data-ref="_M/I40E_GLNVM_AL_REQ_PCIE_IMIB_SHIFT">I40E_GLNVM_AL_REQ_PCIE_IMIB_SHIFT</dfn>        1</u></td></tr>
<tr><th id="3891">3891</th><td><u>#define <dfn class="macro" id="_M/I40E_GLNVM_AL_REQ_PCIE_IMIB_MASK" data-ref="_M/I40E_GLNVM_AL_REQ_PCIE_IMIB_MASK">I40E_GLNVM_AL_REQ_PCIE_IMIB_MASK</dfn>         I40E_MASK(0x1, I40E_GLNVM_AL_REQ_PCIE_IMIB_SHIFT)</u></td></tr>
<tr><th id="3892">3892</th><td><u>#define <dfn class="macro" id="_M/I40E_GLNVM_AL_REQ_GLOBR_SHIFT" data-ref="_M/I40E_GLNVM_AL_REQ_GLOBR_SHIFT">I40E_GLNVM_AL_REQ_GLOBR_SHIFT</dfn>            2</u></td></tr>
<tr><th id="3893">3893</th><td><u>#define <dfn class="macro" id="_M/I40E_GLNVM_AL_REQ_GLOBR_MASK" data-ref="_M/I40E_GLNVM_AL_REQ_GLOBR_MASK">I40E_GLNVM_AL_REQ_GLOBR_MASK</dfn>             I40E_MASK(0x1, I40E_GLNVM_AL_REQ_GLOBR_SHIFT)</u></td></tr>
<tr><th id="3894">3894</th><td><u>#define <dfn class="macro" id="_M/I40E_GLNVM_AL_REQ_CORER_SHIFT" data-ref="_M/I40E_GLNVM_AL_REQ_CORER_SHIFT">I40E_GLNVM_AL_REQ_CORER_SHIFT</dfn>            3</u></td></tr>
<tr><th id="3895">3895</th><td><u>#define <dfn class="macro" id="_M/I40E_GLNVM_AL_REQ_CORER_MASK" data-ref="_M/I40E_GLNVM_AL_REQ_CORER_MASK">I40E_GLNVM_AL_REQ_CORER_MASK</dfn>             I40E_MASK(0x1, I40E_GLNVM_AL_REQ_CORER_SHIFT)</u></td></tr>
<tr><th id="3896">3896</th><td><u>#define <dfn class="macro" id="_M/I40E_GLNVM_AL_REQ_PE_SHIFT" data-ref="_M/I40E_GLNVM_AL_REQ_PE_SHIFT">I40E_GLNVM_AL_REQ_PE_SHIFT</dfn>               4</u></td></tr>
<tr><th id="3897">3897</th><td><u>#define <dfn class="macro" id="_M/I40E_GLNVM_AL_REQ_PE_MASK" data-ref="_M/I40E_GLNVM_AL_REQ_PE_MASK">I40E_GLNVM_AL_REQ_PE_MASK</dfn>                I40E_MASK(0x1, I40E_GLNVM_AL_REQ_PE_SHIFT)</u></td></tr>
<tr><th id="3898">3898</th><td><u>#define <dfn class="macro" id="_M/I40E_GLNVM_AL_REQ_PCIE_IMIB_ASSERT_SHIFT" data-ref="_M/I40E_GLNVM_AL_REQ_PCIE_IMIB_ASSERT_SHIFT">I40E_GLNVM_AL_REQ_PCIE_IMIB_ASSERT_SHIFT</dfn> 5</u></td></tr>
<tr><th id="3899">3899</th><td><u>#define <dfn class="macro" id="_M/I40E_GLNVM_AL_REQ_PCIE_IMIB_ASSERT_MASK" data-ref="_M/I40E_GLNVM_AL_REQ_PCIE_IMIB_ASSERT_MASK">I40E_GLNVM_AL_REQ_PCIE_IMIB_ASSERT_MASK</dfn>  I40E_MASK(0x1, I40E_GLNVM_AL_REQ_PCIE_IMIB_ASSERT_SHIFT)</u></td></tr>
<tr><th id="3900">3900</th><td><u>#define <dfn class="macro" id="_M/I40E_GLNVM_ALTIMERS" data-ref="_M/I40E_GLNVM_ALTIMERS">I40E_GLNVM_ALTIMERS</dfn>                   0x000B6140 /* Reset: POR */</u></td></tr>
<tr><th id="3901">3901</th><td><u>#define <dfn class="macro" id="_M/I40E_GLNVM_ALTIMERS_PCI_ALTIMER_SHIFT" data-ref="_M/I40E_GLNVM_ALTIMERS_PCI_ALTIMER_SHIFT">I40E_GLNVM_ALTIMERS_PCI_ALTIMER_SHIFT</dfn> 0</u></td></tr>
<tr><th id="3902">3902</th><td><u>#define <dfn class="macro" id="_M/I40E_GLNVM_ALTIMERS_PCI_ALTIMER_MASK" data-ref="_M/I40E_GLNVM_ALTIMERS_PCI_ALTIMER_MASK">I40E_GLNVM_ALTIMERS_PCI_ALTIMER_MASK</dfn>  I40E_MASK(0xFFF, I40E_GLNVM_ALTIMERS_PCI_ALTIMER_SHIFT)</u></td></tr>
<tr><th id="3903">3903</th><td><u>#define <dfn class="macro" id="_M/I40E_GLNVM_ALTIMERS_GEN_ALTIMER_SHIFT" data-ref="_M/I40E_GLNVM_ALTIMERS_GEN_ALTIMER_SHIFT">I40E_GLNVM_ALTIMERS_GEN_ALTIMER_SHIFT</dfn> 12</u></td></tr>
<tr><th id="3904">3904</th><td><u>#define <dfn class="macro" id="_M/I40E_GLNVM_ALTIMERS_GEN_ALTIMER_MASK" data-ref="_M/I40E_GLNVM_ALTIMERS_GEN_ALTIMER_MASK">I40E_GLNVM_ALTIMERS_GEN_ALTIMER_MASK</dfn>  I40E_MASK(0xFFFFF, I40E_GLNVM_ALTIMERS_GEN_ALTIMER_SHIFT)</u></td></tr>
<tr><th id="3905">3905</th><td><u>#define <dfn class="macro" id="_M/I40E_GLNVM_FLA" data-ref="_M/I40E_GLNVM_FLA">I40E_GLNVM_FLA</dfn>              0x000B6108 /* Reset: POR */</u></td></tr>
<tr><th id="3906">3906</th><td><u>#define <dfn class="macro" id="_M/I40E_GLNVM_FLA_LOCKED_SHIFT" data-ref="_M/I40E_GLNVM_FLA_LOCKED_SHIFT">I40E_GLNVM_FLA_LOCKED_SHIFT</dfn> 6</u></td></tr>
<tr><th id="3907">3907</th><td><u>#define <dfn class="macro" id="_M/I40E_GLNVM_FLA_LOCKED_MASK" data-ref="_M/I40E_GLNVM_FLA_LOCKED_MASK">I40E_GLNVM_FLA_LOCKED_MASK</dfn>  I40E_MASK(0x1, I40E_GLNVM_FLA_LOCKED_SHIFT)</u></td></tr>
<tr><th id="3908">3908</th><td></td></tr>
<tr><th id="3909">3909</th><td><u>#define <dfn class="macro" id="_M/I40E_GLNVM_ULD" data-ref="_M/I40E_GLNVM_ULD">I40E_GLNVM_ULD</dfn>                    0x000B6008 /* Reset: POR */</u></td></tr>
<tr><th id="3910">3910</th><td><u>#define <dfn class="macro" id="_M/I40E_GLNVM_ULD_PCIER_DONE_SHIFT" data-ref="_M/I40E_GLNVM_ULD_PCIER_DONE_SHIFT">I40E_GLNVM_ULD_PCIER_DONE_SHIFT</dfn>   0</u></td></tr>
<tr><th id="3911">3911</th><td><u>#define <dfn class="macro" id="_M/I40E_GLNVM_ULD_PCIER_DONE_MASK" data-ref="_M/I40E_GLNVM_ULD_PCIER_DONE_MASK">I40E_GLNVM_ULD_PCIER_DONE_MASK</dfn>    I40E_MASK(0x1, I40E_GLNVM_ULD_PCIER_DONE_SHIFT)</u></td></tr>
<tr><th id="3912">3912</th><td><u>#define <dfn class="macro" id="_M/I40E_GLNVM_ULD_PCIER_DONE_1_SHIFT" data-ref="_M/I40E_GLNVM_ULD_PCIER_DONE_1_SHIFT">I40E_GLNVM_ULD_PCIER_DONE_1_SHIFT</dfn> 1</u></td></tr>
<tr><th id="3913">3913</th><td><u>#define <dfn class="macro" id="_M/I40E_GLNVM_ULD_PCIER_DONE_1_MASK" data-ref="_M/I40E_GLNVM_ULD_PCIER_DONE_1_MASK">I40E_GLNVM_ULD_PCIER_DONE_1_MASK</dfn>  I40E_MASK(0x1, I40E_GLNVM_ULD_PCIER_DONE_1_SHIFT)</u></td></tr>
<tr><th id="3914">3914</th><td><u>#define <dfn class="macro" id="_M/I40E_GLNVM_ULD_CORER_DONE_SHIFT" data-ref="_M/I40E_GLNVM_ULD_CORER_DONE_SHIFT">I40E_GLNVM_ULD_CORER_DONE_SHIFT</dfn>   3</u></td></tr>
<tr><th id="3915">3915</th><td><u>#define <dfn class="macro" id="_M/I40E_GLNVM_ULD_CORER_DONE_MASK" data-ref="_M/I40E_GLNVM_ULD_CORER_DONE_MASK">I40E_GLNVM_ULD_CORER_DONE_MASK</dfn>    I40E_MASK(0x1, I40E_GLNVM_ULD_CORER_DONE_SHIFT)</u></td></tr>
<tr><th id="3916">3916</th><td><u>#define <dfn class="macro" id="_M/I40E_GLNVM_ULD_GLOBR_DONE_SHIFT" data-ref="_M/I40E_GLNVM_ULD_GLOBR_DONE_SHIFT">I40E_GLNVM_ULD_GLOBR_DONE_SHIFT</dfn>   4</u></td></tr>
<tr><th id="3917">3917</th><td><u>#define <dfn class="macro" id="_M/I40E_GLNVM_ULD_GLOBR_DONE_MASK" data-ref="_M/I40E_GLNVM_ULD_GLOBR_DONE_MASK">I40E_GLNVM_ULD_GLOBR_DONE_MASK</dfn>    I40E_MASK(0x1, I40E_GLNVM_ULD_GLOBR_DONE_SHIFT)</u></td></tr>
<tr><th id="3918">3918</th><td><u>#define <dfn class="macro" id="_M/I40E_GLNVM_ULD_POR_DONE_SHIFT" data-ref="_M/I40E_GLNVM_ULD_POR_DONE_SHIFT">I40E_GLNVM_ULD_POR_DONE_SHIFT</dfn>     5</u></td></tr>
<tr><th id="3919">3919</th><td><u>#define <dfn class="macro" id="_M/I40E_GLNVM_ULD_POR_DONE_MASK" data-ref="_M/I40E_GLNVM_ULD_POR_DONE_MASK">I40E_GLNVM_ULD_POR_DONE_MASK</dfn>      I40E_MASK(0x1, I40E_GLNVM_ULD_POR_DONE_SHIFT)</u></td></tr>
<tr><th id="3920">3920</th><td><u>#define <dfn class="macro" id="_M/I40E_GLNVM_ULD_POR_DONE_1_SHIFT" data-ref="_M/I40E_GLNVM_ULD_POR_DONE_1_SHIFT">I40E_GLNVM_ULD_POR_DONE_1_SHIFT</dfn>   8</u></td></tr>
<tr><th id="3921">3921</th><td><u>#define <dfn class="macro" id="_M/I40E_GLNVM_ULD_POR_DONE_1_MASK" data-ref="_M/I40E_GLNVM_ULD_POR_DONE_1_MASK">I40E_GLNVM_ULD_POR_DONE_1_MASK</dfn>    I40E_MASK(0x1, I40E_GLNVM_ULD_POR_DONE_1_SHIFT)</u></td></tr>
<tr><th id="3922">3922</th><td><u>#define <dfn class="macro" id="_M/I40E_GLNVM_ULD_PCIER_DONE_2_SHIFT" data-ref="_M/I40E_GLNVM_ULD_PCIER_DONE_2_SHIFT">I40E_GLNVM_ULD_PCIER_DONE_2_SHIFT</dfn> 9</u></td></tr>
<tr><th id="3923">3923</th><td><u>#define <dfn class="macro" id="_M/I40E_GLNVM_ULD_PCIER_DONE_2_MASK" data-ref="_M/I40E_GLNVM_ULD_PCIER_DONE_2_MASK">I40E_GLNVM_ULD_PCIER_DONE_2_MASK</dfn>  I40E_MASK(0x1, I40E_GLNVM_ULD_PCIER_DONE_2_SHIFT)</u></td></tr>
<tr><th id="3924">3924</th><td><u>#define <dfn class="macro" id="_M/I40E_GLNVM_ULD_PE_DONE_SHIFT" data-ref="_M/I40E_GLNVM_ULD_PE_DONE_SHIFT">I40E_GLNVM_ULD_PE_DONE_SHIFT</dfn>      10</u></td></tr>
<tr><th id="3925">3925</th><td><u>#define <dfn class="macro" id="_M/I40E_GLNVM_ULD_PE_DONE_MASK" data-ref="_M/I40E_GLNVM_ULD_PE_DONE_MASK">I40E_GLNVM_ULD_PE_DONE_MASK</dfn>       I40E_MASK(0x1, I40E_GLNVM_ULD_PE_DONE_SHIFT)</u></td></tr>
<tr><th id="3926">3926</th><td><u>#define <dfn class="macro" id="_M/I40E_GLNVM_ULT" data-ref="_M/I40E_GLNVM_ULT">I40E_GLNVM_ULT</dfn>                      0x000B6154 /* Reset: POR */</u></td></tr>
<tr><th id="3927">3927</th><td><u>#define <dfn class="macro" id="_M/I40E_GLNVM_ULT_CONF_PCIR_AE_SHIFT" data-ref="_M/I40E_GLNVM_ULT_CONF_PCIR_AE_SHIFT">I40E_GLNVM_ULT_CONF_PCIR_AE_SHIFT</dfn>   0</u></td></tr>
<tr><th id="3928">3928</th><td><u>#define <dfn class="macro" id="_M/I40E_GLNVM_ULT_CONF_PCIR_AE_MASK" data-ref="_M/I40E_GLNVM_ULT_CONF_PCIR_AE_MASK">I40E_GLNVM_ULT_CONF_PCIR_AE_MASK</dfn>    I40E_MASK(0x1, I40E_GLNVM_ULT_CONF_PCIR_AE_SHIFT)</u></td></tr>
<tr><th id="3929">3929</th><td><u>#define <dfn class="macro" id="_M/I40E_GLNVM_ULT_CONF_PCIRTL_AE_SHIFT" data-ref="_M/I40E_GLNVM_ULT_CONF_PCIRTL_AE_SHIFT">I40E_GLNVM_ULT_CONF_PCIRTL_AE_SHIFT</dfn> 1</u></td></tr>
<tr><th id="3930">3930</th><td><u>#define <dfn class="macro" id="_M/I40E_GLNVM_ULT_CONF_PCIRTL_AE_MASK" data-ref="_M/I40E_GLNVM_ULT_CONF_PCIRTL_AE_MASK">I40E_GLNVM_ULT_CONF_PCIRTL_AE_MASK</dfn>  I40E_MASK(0x1, I40E_GLNVM_ULT_CONF_PCIRTL_AE_SHIFT)</u></td></tr>
<tr><th id="3931">3931</th><td><u>#define <dfn class="macro" id="_M/I40E_GLNVM_ULT_RESERVED_1_SHIFT" data-ref="_M/I40E_GLNVM_ULT_RESERVED_1_SHIFT">I40E_GLNVM_ULT_RESERVED_1_SHIFT</dfn>     2</u></td></tr>
<tr><th id="3932">3932</th><td><u>#define <dfn class="macro" id="_M/I40E_GLNVM_ULT_RESERVED_1_MASK" data-ref="_M/I40E_GLNVM_ULT_RESERVED_1_MASK">I40E_GLNVM_ULT_RESERVED_1_MASK</dfn>      I40E_MASK(0x1, I40E_GLNVM_ULT_RESERVED_1_SHIFT)</u></td></tr>
<tr><th id="3933">3933</th><td><u>#define <dfn class="macro" id="_M/I40E_GLNVM_ULT_CONF_CORE_AE_SHIFT" data-ref="_M/I40E_GLNVM_ULT_CONF_CORE_AE_SHIFT">I40E_GLNVM_ULT_CONF_CORE_AE_SHIFT</dfn>   3</u></td></tr>
<tr><th id="3934">3934</th><td><u>#define <dfn class="macro" id="_M/I40E_GLNVM_ULT_CONF_CORE_AE_MASK" data-ref="_M/I40E_GLNVM_ULT_CONF_CORE_AE_MASK">I40E_GLNVM_ULT_CONF_CORE_AE_MASK</dfn>    I40E_MASK(0x1, I40E_GLNVM_ULT_CONF_CORE_AE_SHIFT)</u></td></tr>
<tr><th id="3935">3935</th><td><u>#define <dfn class="macro" id="_M/I40E_GLNVM_ULT_CONF_GLOBAL_AE_SHIFT" data-ref="_M/I40E_GLNVM_ULT_CONF_GLOBAL_AE_SHIFT">I40E_GLNVM_ULT_CONF_GLOBAL_AE_SHIFT</dfn> 4</u></td></tr>
<tr><th id="3936">3936</th><td><u>#define <dfn class="macro" id="_M/I40E_GLNVM_ULT_CONF_GLOBAL_AE_MASK" data-ref="_M/I40E_GLNVM_ULT_CONF_GLOBAL_AE_MASK">I40E_GLNVM_ULT_CONF_GLOBAL_AE_MASK</dfn>  I40E_MASK(0x1, I40E_GLNVM_ULT_CONF_GLOBAL_AE_SHIFT)</u></td></tr>
<tr><th id="3937">3937</th><td><u>#define <dfn class="macro" id="_M/I40E_GLNVM_ULT_CONF_POR_AE_SHIFT" data-ref="_M/I40E_GLNVM_ULT_CONF_POR_AE_SHIFT">I40E_GLNVM_ULT_CONF_POR_AE_SHIFT</dfn>    5</u></td></tr>
<tr><th id="3938">3938</th><td><u>#define <dfn class="macro" id="_M/I40E_GLNVM_ULT_CONF_POR_AE_MASK" data-ref="_M/I40E_GLNVM_ULT_CONF_POR_AE_MASK">I40E_GLNVM_ULT_CONF_POR_AE_MASK</dfn>     I40E_MASK(0x1, I40E_GLNVM_ULT_CONF_POR_AE_SHIFT)</u></td></tr>
<tr><th id="3939">3939</th><td><u>#define <dfn class="macro" id="_M/I40E_GLNVM_ULT_RESERVED_2_SHIFT" data-ref="_M/I40E_GLNVM_ULT_RESERVED_2_SHIFT">I40E_GLNVM_ULT_RESERVED_2_SHIFT</dfn>     6</u></td></tr>
<tr><th id="3940">3940</th><td><u>#define <dfn class="macro" id="_M/I40E_GLNVM_ULT_RESERVED_2_MASK" data-ref="_M/I40E_GLNVM_ULT_RESERVED_2_MASK">I40E_GLNVM_ULT_RESERVED_2_MASK</dfn>      I40E_MASK(0x1, I40E_GLNVM_ULT_RESERVED_2_SHIFT)</u></td></tr>
<tr><th id="3941">3941</th><td><u>#define <dfn class="macro" id="_M/I40E_GLNVM_ULT_RESERVED_3_SHIFT" data-ref="_M/I40E_GLNVM_ULT_RESERVED_3_SHIFT">I40E_GLNVM_ULT_RESERVED_3_SHIFT</dfn>     7</u></td></tr>
<tr><th id="3942">3942</th><td><u>#define <dfn class="macro" id="_M/I40E_GLNVM_ULT_RESERVED_3_MASK" data-ref="_M/I40E_GLNVM_ULT_RESERVED_3_MASK">I40E_GLNVM_ULT_RESERVED_3_MASK</dfn>      I40E_MASK(0x1, I40E_GLNVM_ULT_RESERVED_3_SHIFT)</u></td></tr>
<tr><th id="3943">3943</th><td><u>#define <dfn class="macro" id="_M/I40E_GLNVM_ULT_CONF_EMP_AE_SHIFT" data-ref="_M/I40E_GLNVM_ULT_CONF_EMP_AE_SHIFT">I40E_GLNVM_ULT_CONF_EMP_AE_SHIFT</dfn>    8</u></td></tr>
<tr><th id="3944">3944</th><td><u>#define <dfn class="macro" id="_M/I40E_GLNVM_ULT_CONF_EMP_AE_MASK" data-ref="_M/I40E_GLNVM_ULT_CONF_EMP_AE_MASK">I40E_GLNVM_ULT_CONF_EMP_AE_MASK</dfn>     I40E_MASK(0x1, I40E_GLNVM_ULT_CONF_EMP_AE_SHIFT)</u></td></tr>
<tr><th id="3945">3945</th><td><u>#define <dfn class="macro" id="_M/I40E_GLNVM_ULT_CONF_PCIALT_AE_SHIFT" data-ref="_M/I40E_GLNVM_ULT_CONF_PCIALT_AE_SHIFT">I40E_GLNVM_ULT_CONF_PCIALT_AE_SHIFT</dfn> 9</u></td></tr>
<tr><th id="3946">3946</th><td><u>#define <dfn class="macro" id="_M/I40E_GLNVM_ULT_CONF_PCIALT_AE_MASK" data-ref="_M/I40E_GLNVM_ULT_CONF_PCIALT_AE_MASK">I40E_GLNVM_ULT_CONF_PCIALT_AE_MASK</dfn>  I40E_MASK(0x1, I40E_GLNVM_ULT_CONF_PCIALT_AE_SHIFT)</u></td></tr>
<tr><th id="3947">3947</th><td><u>#define <dfn class="macro" id="_M/I40E_GLNVM_ULT_RESERVED_4_SHIFT" data-ref="_M/I40E_GLNVM_ULT_RESERVED_4_SHIFT">I40E_GLNVM_ULT_RESERVED_4_SHIFT</dfn>     10</u></td></tr>
<tr><th id="3948">3948</th><td><u>#define <dfn class="macro" id="_M/I40E_GLNVM_ULT_RESERVED_4_MASK" data-ref="_M/I40E_GLNVM_ULT_RESERVED_4_MASK">I40E_GLNVM_ULT_RESERVED_4_MASK</dfn>      I40E_MASK(0x3FFFFF, I40E_GLNVM_ULT_RESERVED_4_SHIFT)</u></td></tr>
<tr><th id="3949">3949</th><td><u>#define <dfn class="macro" id="_M/I40E_MEM_INIT_DONE_STAT" data-ref="_M/I40E_MEM_INIT_DONE_STAT">I40E_MEM_INIT_DONE_STAT</dfn>                           0x000B615C /* Reset: POR */</u></td></tr>
<tr><th id="3950">3950</th><td><u>#define <dfn class="macro" id="_M/I40E_MEM_INIT_DONE_STAT_CMLAN_MEM_INIT_DONE_SHIFT" data-ref="_M/I40E_MEM_INIT_DONE_STAT_CMLAN_MEM_INIT_DONE_SHIFT">I40E_MEM_INIT_DONE_STAT_CMLAN_MEM_INIT_DONE_SHIFT</dfn> 0</u></td></tr>
<tr><th id="3951">3951</th><td><u>#define <dfn class="macro" id="_M/I40E_MEM_INIT_DONE_STAT_CMLAN_MEM_INIT_DONE_MASK" data-ref="_M/I40E_MEM_INIT_DONE_STAT_CMLAN_MEM_INIT_DONE_MASK">I40E_MEM_INIT_DONE_STAT_CMLAN_MEM_INIT_DONE_MASK</dfn>  I40E_MASK(0x1, I40E_MEM_INIT_DONE_STAT_CMLAN_MEM_INIT_DONE_SHIFT)</u></td></tr>
<tr><th id="3952">3952</th><td><u>#define <dfn class="macro" id="_M/I40E_MEM_INIT_DONE_STAT_PMAT_MEM_INIT_DONE_SHIFT" data-ref="_M/I40E_MEM_INIT_DONE_STAT_PMAT_MEM_INIT_DONE_SHIFT">I40E_MEM_INIT_DONE_STAT_PMAT_MEM_INIT_DONE_SHIFT</dfn>  1</u></td></tr>
<tr><th id="3953">3953</th><td><u>#define <dfn class="macro" id="_M/I40E_MEM_INIT_DONE_STAT_PMAT_MEM_INIT_DONE_MASK" data-ref="_M/I40E_MEM_INIT_DONE_STAT_PMAT_MEM_INIT_DONE_MASK">I40E_MEM_INIT_DONE_STAT_PMAT_MEM_INIT_DONE_MASK</dfn>   I40E_MASK(0x1, I40E_MEM_INIT_DONE_STAT_PMAT_MEM_INIT_DONE_SHIFT)</u></td></tr>
<tr><th id="3954">3954</th><td><u>#define <dfn class="macro" id="_M/I40E_MEM_INIT_DONE_STAT_RCU_MEM_INIT_DONE_SHIFT" data-ref="_M/I40E_MEM_INIT_DONE_STAT_RCU_MEM_INIT_DONE_SHIFT">I40E_MEM_INIT_DONE_STAT_RCU_MEM_INIT_DONE_SHIFT</dfn>   2</u></td></tr>
<tr><th id="3955">3955</th><td><u>#define <dfn class="macro" id="_M/I40E_MEM_INIT_DONE_STAT_RCU_MEM_INIT_DONE_MASK" data-ref="_M/I40E_MEM_INIT_DONE_STAT_RCU_MEM_INIT_DONE_MASK">I40E_MEM_INIT_DONE_STAT_RCU_MEM_INIT_DONE_MASK</dfn>    I40E_MASK(0x1, I40E_MEM_INIT_DONE_STAT_RCU_MEM_INIT_DONE_SHIFT)</u></td></tr>
<tr><th id="3956">3956</th><td><u>#define <dfn class="macro" id="_M/I40E_MEM_INIT_DONE_STAT_TDPU_MEM_INIT_DONE_SHIFT" data-ref="_M/I40E_MEM_INIT_DONE_STAT_TDPU_MEM_INIT_DONE_SHIFT">I40E_MEM_INIT_DONE_STAT_TDPU_MEM_INIT_DONE_SHIFT</dfn>  3</u></td></tr>
<tr><th id="3957">3957</th><td><u>#define <dfn class="macro" id="_M/I40E_MEM_INIT_DONE_STAT_TDPU_MEM_INIT_DONE_MASK" data-ref="_M/I40E_MEM_INIT_DONE_STAT_TDPU_MEM_INIT_DONE_MASK">I40E_MEM_INIT_DONE_STAT_TDPU_MEM_INIT_DONE_MASK</dfn>   I40E_MASK(0x1, I40E_MEM_INIT_DONE_STAT_TDPU_MEM_INIT_DONE_SHIFT)</u></td></tr>
<tr><th id="3958">3958</th><td><u>#define <dfn class="macro" id="_M/I40E_MEM_INIT_DONE_STAT_TLAN_MEM_INIT_DONE_SHIFT" data-ref="_M/I40E_MEM_INIT_DONE_STAT_TLAN_MEM_INIT_DONE_SHIFT">I40E_MEM_INIT_DONE_STAT_TLAN_MEM_INIT_DONE_SHIFT</dfn>  4</u></td></tr>
<tr><th id="3959">3959</th><td><u>#define <dfn class="macro" id="_M/I40E_MEM_INIT_DONE_STAT_TLAN_MEM_INIT_DONE_MASK" data-ref="_M/I40E_MEM_INIT_DONE_STAT_TLAN_MEM_INIT_DONE_MASK">I40E_MEM_INIT_DONE_STAT_TLAN_MEM_INIT_DONE_MASK</dfn>   I40E_MASK(0x1, I40E_MEM_INIT_DONE_STAT_TLAN_MEM_INIT_DONE_SHIFT)</u></td></tr>
<tr><th id="3960">3960</th><td><u>#define <dfn class="macro" id="_M/I40E_MEM_INIT_DONE_STAT_RLAN_MEM_INIT_DONE_SHIFT" data-ref="_M/I40E_MEM_INIT_DONE_STAT_RLAN_MEM_INIT_DONE_SHIFT">I40E_MEM_INIT_DONE_STAT_RLAN_MEM_INIT_DONE_SHIFT</dfn>  5</u></td></tr>
<tr><th id="3961">3961</th><td><u>#define <dfn class="macro" id="_M/I40E_MEM_INIT_DONE_STAT_RLAN_MEM_INIT_DONE_MASK" data-ref="_M/I40E_MEM_INIT_DONE_STAT_RLAN_MEM_INIT_DONE_MASK">I40E_MEM_INIT_DONE_STAT_RLAN_MEM_INIT_DONE_MASK</dfn>   I40E_MASK(0x1, I40E_MEM_INIT_DONE_STAT_RLAN_MEM_INIT_DONE_SHIFT)</u></td></tr>
<tr><th id="3962">3962</th><td><u>#define <dfn class="macro" id="_M/I40E_MEM_INIT_DONE_STAT_RDPU_MEM_INIT_DONE_SHIFT" data-ref="_M/I40E_MEM_INIT_DONE_STAT_RDPU_MEM_INIT_DONE_SHIFT">I40E_MEM_INIT_DONE_STAT_RDPU_MEM_INIT_DONE_SHIFT</dfn>  6</u></td></tr>
<tr><th id="3963">3963</th><td><u>#define <dfn class="macro" id="_M/I40E_MEM_INIT_DONE_STAT_RDPU_MEM_INIT_DONE_MASK" data-ref="_M/I40E_MEM_INIT_DONE_STAT_RDPU_MEM_INIT_DONE_MASK">I40E_MEM_INIT_DONE_STAT_RDPU_MEM_INIT_DONE_MASK</dfn>   I40E_MASK(0x1, I40E_MEM_INIT_DONE_STAT_RDPU_MEM_INIT_DONE_SHIFT)</u></td></tr>
<tr><th id="3964">3964</th><td><u>#define <dfn class="macro" id="_M/I40E_MEM_INIT_DONE_STAT_PPRS_MEM_INIT_DONE_SHIFT" data-ref="_M/I40E_MEM_INIT_DONE_STAT_PPRS_MEM_INIT_DONE_SHIFT">I40E_MEM_INIT_DONE_STAT_PPRS_MEM_INIT_DONE_SHIFT</dfn>  7</u></td></tr>
<tr><th id="3965">3965</th><td><u>#define <dfn class="macro" id="_M/I40E_MEM_INIT_DONE_STAT_PPRS_MEM_INIT_DONE_MASK" data-ref="_M/I40E_MEM_INIT_DONE_STAT_PPRS_MEM_INIT_DONE_MASK">I40E_MEM_INIT_DONE_STAT_PPRS_MEM_INIT_DONE_MASK</dfn>   I40E_MASK(0x1, I40E_MEM_INIT_DONE_STAT_PPRS_MEM_INIT_DONE_SHIFT)</u></td></tr>
<tr><th id="3966">3966</th><td><u>#define <dfn class="macro" id="_M/I40E_MEM_INIT_DONE_STAT_RPB_MEM_INIT_DONE_SHIFT" data-ref="_M/I40E_MEM_INIT_DONE_STAT_RPB_MEM_INIT_DONE_SHIFT">I40E_MEM_INIT_DONE_STAT_RPB_MEM_INIT_DONE_SHIFT</dfn>   8</u></td></tr>
<tr><th id="3967">3967</th><td><u>#define <dfn class="macro" id="_M/I40E_MEM_INIT_DONE_STAT_RPB_MEM_INIT_DONE_MASK" data-ref="_M/I40E_MEM_INIT_DONE_STAT_RPB_MEM_INIT_DONE_MASK">I40E_MEM_INIT_DONE_STAT_RPB_MEM_INIT_DONE_MASK</dfn>    I40E_MASK(0x1, I40E_MEM_INIT_DONE_STAT_RPB_MEM_INIT_DONE_SHIFT)</u></td></tr>
<tr><th id="3968">3968</th><td><u>#define <dfn class="macro" id="_M/I40E_MEM_INIT_DONE_STAT_TPB_MEM_INIT_DONE_SHIFT" data-ref="_M/I40E_MEM_INIT_DONE_STAT_TPB_MEM_INIT_DONE_SHIFT">I40E_MEM_INIT_DONE_STAT_TPB_MEM_INIT_DONE_SHIFT</dfn>   9</u></td></tr>
<tr><th id="3969">3969</th><td><u>#define <dfn class="macro" id="_M/I40E_MEM_INIT_DONE_STAT_TPB_MEM_INIT_DONE_MASK" data-ref="_M/I40E_MEM_INIT_DONE_STAT_TPB_MEM_INIT_DONE_MASK">I40E_MEM_INIT_DONE_STAT_TPB_MEM_INIT_DONE_MASK</dfn>    I40E_MASK(0x1, I40E_MEM_INIT_DONE_STAT_TPB_MEM_INIT_DONE_SHIFT)</u></td></tr>
<tr><th id="3970">3970</th><td><u>#define <dfn class="macro" id="_M/I40E_MEM_INIT_DONE_STAT_FOC_MEM_INIT_DONE_SHIFT" data-ref="_M/I40E_MEM_INIT_DONE_STAT_FOC_MEM_INIT_DONE_SHIFT">I40E_MEM_INIT_DONE_STAT_FOC_MEM_INIT_DONE_SHIFT</dfn>   10</u></td></tr>
<tr><th id="3971">3971</th><td><u>#define <dfn class="macro" id="_M/I40E_MEM_INIT_DONE_STAT_FOC_MEM_INIT_DONE_MASK" data-ref="_M/I40E_MEM_INIT_DONE_STAT_FOC_MEM_INIT_DONE_MASK">I40E_MEM_INIT_DONE_STAT_FOC_MEM_INIT_DONE_MASK</dfn>    I40E_MASK(0x1, I40E_MEM_INIT_DONE_STAT_FOC_MEM_INIT_DONE_SHIFT)</u></td></tr>
<tr><th id="3972">3972</th><td><u>#define <dfn class="macro" id="_M/I40E_MEM_INIT_DONE_STAT_TSCD_MEM_INIT_DONE_SHIFT" data-ref="_M/I40E_MEM_INIT_DONE_STAT_TSCD_MEM_INIT_DONE_SHIFT">I40E_MEM_INIT_DONE_STAT_TSCD_MEM_INIT_DONE_SHIFT</dfn>  11</u></td></tr>
<tr><th id="3973">3973</th><td><u>#define <dfn class="macro" id="_M/I40E_MEM_INIT_DONE_STAT_TSCD_MEM_INIT_DONE_MASK" data-ref="_M/I40E_MEM_INIT_DONE_STAT_TSCD_MEM_INIT_DONE_MASK">I40E_MEM_INIT_DONE_STAT_TSCD_MEM_INIT_DONE_MASK</dfn>   I40E_MASK(0x1, I40E_MEM_INIT_DONE_STAT_TSCD_MEM_INIT_DONE_SHIFT)</u></td></tr>
<tr><th id="3974">3974</th><td><u>#define <dfn class="macro" id="_M/I40E_MEM_INIT_DONE_STAT_TCB_MEM_INIT_DONE_SHIFT" data-ref="_M/I40E_MEM_INIT_DONE_STAT_TCB_MEM_INIT_DONE_SHIFT">I40E_MEM_INIT_DONE_STAT_TCB_MEM_INIT_DONE_SHIFT</dfn>   12</u></td></tr>
<tr><th id="3975">3975</th><td><u>#define <dfn class="macro" id="_M/I40E_MEM_INIT_DONE_STAT_TCB_MEM_INIT_DONE_MASK" data-ref="_M/I40E_MEM_INIT_DONE_STAT_TCB_MEM_INIT_DONE_MASK">I40E_MEM_INIT_DONE_STAT_TCB_MEM_INIT_DONE_MASK</dfn>    I40E_MASK(0x1, I40E_MEM_INIT_DONE_STAT_TCB_MEM_INIT_DONE_SHIFT)</u></td></tr>
<tr><th id="3976">3976</th><td><u>#define <dfn class="macro" id="_M/I40E_MEM_INIT_DONE_STAT_RCB_MEM_INIT_DONE_SHIFT" data-ref="_M/I40E_MEM_INIT_DONE_STAT_RCB_MEM_INIT_DONE_SHIFT">I40E_MEM_INIT_DONE_STAT_RCB_MEM_INIT_DONE_SHIFT</dfn>   13</u></td></tr>
<tr><th id="3977">3977</th><td><u>#define <dfn class="macro" id="_M/I40E_MEM_INIT_DONE_STAT_RCB_MEM_INIT_DONE_MASK" data-ref="_M/I40E_MEM_INIT_DONE_STAT_RCB_MEM_INIT_DONE_MASK">I40E_MEM_INIT_DONE_STAT_RCB_MEM_INIT_DONE_MASK</dfn>    I40E_MASK(0x1, I40E_MEM_INIT_DONE_STAT_RCB_MEM_INIT_DONE_SHIFT)</u></td></tr>
<tr><th id="3978">3978</th><td><u>#define <dfn class="macro" id="_M/I40E_MEM_INIT_DONE_STAT_WUC_MEM_INIT_DONE_SHIFT" data-ref="_M/I40E_MEM_INIT_DONE_STAT_WUC_MEM_INIT_DONE_SHIFT">I40E_MEM_INIT_DONE_STAT_WUC_MEM_INIT_DONE_SHIFT</dfn>   14</u></td></tr>
<tr><th id="3979">3979</th><td><u>#define <dfn class="macro" id="_M/I40E_MEM_INIT_DONE_STAT_WUC_MEM_INIT_DONE_MASK" data-ref="_M/I40E_MEM_INIT_DONE_STAT_WUC_MEM_INIT_DONE_MASK">I40E_MEM_INIT_DONE_STAT_WUC_MEM_INIT_DONE_MASK</dfn>    I40E_MASK(0x1, I40E_MEM_INIT_DONE_STAT_WUC_MEM_INIT_DONE_SHIFT)</u></td></tr>
<tr><th id="3980">3980</th><td><u>#define <dfn class="macro" id="_M/I40E_MEM_INIT_DONE_STAT_STAT_MEM_INIT_DONE_SHIFT" data-ref="_M/I40E_MEM_INIT_DONE_STAT_STAT_MEM_INIT_DONE_SHIFT">I40E_MEM_INIT_DONE_STAT_STAT_MEM_INIT_DONE_SHIFT</dfn>  15</u></td></tr>
<tr><th id="3981">3981</th><td><u>#define <dfn class="macro" id="_M/I40E_MEM_INIT_DONE_STAT_STAT_MEM_INIT_DONE_MASK" data-ref="_M/I40E_MEM_INIT_DONE_STAT_STAT_MEM_INIT_DONE_MASK">I40E_MEM_INIT_DONE_STAT_STAT_MEM_INIT_DONE_MASK</dfn>   I40E_MASK(0x1, I40E_MEM_INIT_DONE_STAT_STAT_MEM_INIT_DONE_SHIFT)</u></td></tr>
<tr><th id="3982">3982</th><td><u>#define <dfn class="macro" id="_M/I40E_MEM_INIT_DONE_STAT_ITR_MEM_INIT_DONE_SHIFT" data-ref="_M/I40E_MEM_INIT_DONE_STAT_ITR_MEM_INIT_DONE_SHIFT">I40E_MEM_INIT_DONE_STAT_ITR_MEM_INIT_DONE_SHIFT</dfn>   16</u></td></tr>
<tr><th id="3983">3983</th><td><u>#define <dfn class="macro" id="_M/I40E_MEM_INIT_DONE_STAT_ITR_MEM_INIT_DONE_MASK" data-ref="_M/I40E_MEM_INIT_DONE_STAT_ITR_MEM_INIT_DONE_MASK">I40E_MEM_INIT_DONE_STAT_ITR_MEM_INIT_DONE_MASK</dfn>    I40E_MASK(0x1, I40E_MEM_INIT_DONE_STAT_ITR_MEM_INIT_DONE_SHIFT)</u></td></tr>
<tr><th id="3984">3984</th><td><u>#define <dfn class="macro" id="_M/I40E_MNGSB_DADD" data-ref="_M/I40E_MNGSB_DADD">I40E_MNGSB_DADD</dfn>            0x000B7030 /* Reset: POR */</u></td></tr>
<tr><th id="3985">3985</th><td><u>#define <dfn class="macro" id="_M/I40E_MNGSB_DADD_ADDR_SHIFT" data-ref="_M/I40E_MNGSB_DADD_ADDR_SHIFT">I40E_MNGSB_DADD_ADDR_SHIFT</dfn> 0</u></td></tr>
<tr><th id="3986">3986</th><td><u>#define <dfn class="macro" id="_M/I40E_MNGSB_DADD_ADDR_MASK" data-ref="_M/I40E_MNGSB_DADD_ADDR_MASK">I40E_MNGSB_DADD_ADDR_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_MNGSB_DADD_ADDR_SHIFT)</u></td></tr>
<tr><th id="3987">3987</th><td><u>#define <dfn class="macro" id="_M/I40E_MNGSB_DCNT" data-ref="_M/I40E_MNGSB_DCNT">I40E_MNGSB_DCNT</dfn>                0x000B7034 /* Reset: POR */</u></td></tr>
<tr><th id="3988">3988</th><td><u>#define <dfn class="macro" id="_M/I40E_MNGSB_DCNT_BYTE_CNT_SHIFT" data-ref="_M/I40E_MNGSB_DCNT_BYTE_CNT_SHIFT">I40E_MNGSB_DCNT_BYTE_CNT_SHIFT</dfn> 0</u></td></tr>
<tr><th id="3989">3989</th><td><u>#define <dfn class="macro" id="_M/I40E_MNGSB_DCNT_BYTE_CNT_MASK" data-ref="_M/I40E_MNGSB_DCNT_BYTE_CNT_MASK">I40E_MNGSB_DCNT_BYTE_CNT_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_MNGSB_DCNT_BYTE_CNT_SHIFT)</u></td></tr>
<tr><th id="3990">3990</th><td><u>#define <dfn class="macro" id="_M/I40E_MNGSB_MSGCTL" data-ref="_M/I40E_MNGSB_MSGCTL">I40E_MNGSB_MSGCTL</dfn>                  0x000B7020 /* Reset: POR */</u></td></tr>
<tr><th id="3991">3991</th><td><u>#define <dfn class="macro" id="_M/I40E_MNGSB_MSGCTL_HDR_DWS_SHIFT" data-ref="_M/I40E_MNGSB_MSGCTL_HDR_DWS_SHIFT">I40E_MNGSB_MSGCTL_HDR_DWS_SHIFT</dfn>    0</u></td></tr>
<tr><th id="3992">3992</th><td><u>#define <dfn class="macro" id="_M/I40E_MNGSB_MSGCTL_HDR_DWS_MASK" data-ref="_M/I40E_MNGSB_MSGCTL_HDR_DWS_MASK">I40E_MNGSB_MSGCTL_HDR_DWS_MASK</dfn>     I40E_MASK(0x3, I40E_MNGSB_MSGCTL_HDR_DWS_SHIFT)</u></td></tr>
<tr><th id="3993">3993</th><td><u>#define <dfn class="macro" id="_M/I40E_MNGSB_MSGCTL_EXP_RDW_SHIFT" data-ref="_M/I40E_MNGSB_MSGCTL_EXP_RDW_SHIFT">I40E_MNGSB_MSGCTL_EXP_RDW_SHIFT</dfn>    8</u></td></tr>
<tr><th id="3994">3994</th><td><u>#define <dfn class="macro" id="_M/I40E_MNGSB_MSGCTL_EXP_RDW_MASK" data-ref="_M/I40E_MNGSB_MSGCTL_EXP_RDW_MASK">I40E_MNGSB_MSGCTL_EXP_RDW_MASK</dfn>     I40E_MASK(0x1FF, I40E_MNGSB_MSGCTL_EXP_RDW_SHIFT)</u></td></tr>
<tr><th id="3995">3995</th><td><u>#define <dfn class="macro" id="_M/I40E_MNGSB_MSGCTL_MSG_MODE_SHIFT" data-ref="_M/I40E_MNGSB_MSGCTL_MSG_MODE_SHIFT">I40E_MNGSB_MSGCTL_MSG_MODE_SHIFT</dfn>   26</u></td></tr>
<tr><th id="3996">3996</th><td><u>#define <dfn class="macro" id="_M/I40E_MNGSB_MSGCTL_MSG_MODE_MASK" data-ref="_M/I40E_MNGSB_MSGCTL_MSG_MODE_MASK">I40E_MNGSB_MSGCTL_MSG_MODE_MASK</dfn>    I40E_MASK(0x3, I40E_MNGSB_MSGCTL_MSG_MODE_SHIFT)</u></td></tr>
<tr><th id="3997">3997</th><td><u>#define <dfn class="macro" id="_M/I40E_MNGSB_MSGCTL_TOKEN_MODE_SHIFT" data-ref="_M/I40E_MNGSB_MSGCTL_TOKEN_MODE_SHIFT">I40E_MNGSB_MSGCTL_TOKEN_MODE_SHIFT</dfn> 28</u></td></tr>
<tr><th id="3998">3998</th><td><u>#define <dfn class="macro" id="_M/I40E_MNGSB_MSGCTL_TOKEN_MODE_MASK" data-ref="_M/I40E_MNGSB_MSGCTL_TOKEN_MODE_MASK">I40E_MNGSB_MSGCTL_TOKEN_MODE_MASK</dfn>  I40E_MASK(0x3, I40E_MNGSB_MSGCTL_TOKEN_MODE_SHIFT)</u></td></tr>
<tr><th id="3999">3999</th><td><u>#define <dfn class="macro" id="_M/I40E_MNGSB_MSGCTL_BARCLR_SHIFT" data-ref="_M/I40E_MNGSB_MSGCTL_BARCLR_SHIFT">I40E_MNGSB_MSGCTL_BARCLR_SHIFT</dfn>     30</u></td></tr>
<tr><th id="4000">4000</th><td><u>#define <dfn class="macro" id="_M/I40E_MNGSB_MSGCTL_BARCLR_MASK" data-ref="_M/I40E_MNGSB_MSGCTL_BARCLR_MASK">I40E_MNGSB_MSGCTL_BARCLR_MASK</dfn>      I40E_MASK(0x1, I40E_MNGSB_MSGCTL_BARCLR_SHIFT)</u></td></tr>
<tr><th id="4001">4001</th><td><u>#define <dfn class="macro" id="_M/I40E_MNGSB_MSGCTL_CMDV_SHIFT" data-ref="_M/I40E_MNGSB_MSGCTL_CMDV_SHIFT">I40E_MNGSB_MSGCTL_CMDV_SHIFT</dfn>       31</u></td></tr>
<tr><th id="4002">4002</th><td><u>#define <dfn class="macro" id="_M/I40E_MNGSB_MSGCTL_CMDV_MASK" data-ref="_M/I40E_MNGSB_MSGCTL_CMDV_MASK">I40E_MNGSB_MSGCTL_CMDV_MASK</dfn>        I40E_MASK(0x1, I40E_MNGSB_MSGCTL_CMDV_SHIFT)</u></td></tr>
<tr><th id="4003">4003</th><td><u>#define <dfn class="macro" id="_M/I40E_MNGSB_RDATA" data-ref="_M/I40E_MNGSB_RDATA">I40E_MNGSB_RDATA</dfn>            0x000B7300 /* Reset: POR */</u></td></tr>
<tr><th id="4004">4004</th><td><u>#define <dfn class="macro" id="_M/I40E_MNGSB_RDATA_DATA_SHIFT" data-ref="_M/I40E_MNGSB_RDATA_DATA_SHIFT">I40E_MNGSB_RDATA_DATA_SHIFT</dfn> 0</u></td></tr>
<tr><th id="4005">4005</th><td><u>#define <dfn class="macro" id="_M/I40E_MNGSB_RDATA_DATA_MASK" data-ref="_M/I40E_MNGSB_RDATA_DATA_MASK">I40E_MNGSB_RDATA_DATA_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_MNGSB_RDATA_DATA_SHIFT)</u></td></tr>
<tr><th id="4006">4006</th><td><u>#define <dfn class="macro" id="_M/I40E_MNGSB_RHDR0" data-ref="_M/I40E_MNGSB_RHDR0">I40E_MNGSB_RHDR0</dfn>                   0x000B72FC /* Reset: POR */</u></td></tr>
<tr><th id="4007">4007</th><td><u>#define <dfn class="macro" id="_M/I40E_MNGSB_RHDR0_DESTINATION_SHIFT" data-ref="_M/I40E_MNGSB_RHDR0_DESTINATION_SHIFT">I40E_MNGSB_RHDR0_DESTINATION_SHIFT</dfn> 0</u></td></tr>
<tr><th id="4008">4008</th><td><u>#define <dfn class="macro" id="_M/I40E_MNGSB_RHDR0_DESTINATION_MASK" data-ref="_M/I40E_MNGSB_RHDR0_DESTINATION_MASK">I40E_MNGSB_RHDR0_DESTINATION_MASK</dfn>  I40E_MASK(0xFF, I40E_MNGSB_RHDR0_DESTINATION_SHIFT)</u></td></tr>
<tr><th id="4009">4009</th><td><u>#define <dfn class="macro" id="_M/I40E_MNGSB_RHDR0_SOURCE_SHIFT" data-ref="_M/I40E_MNGSB_RHDR0_SOURCE_SHIFT">I40E_MNGSB_RHDR0_SOURCE_SHIFT</dfn>      8</u></td></tr>
<tr><th id="4010">4010</th><td><u>#define <dfn class="macro" id="_M/I40E_MNGSB_RHDR0_SOURCE_MASK" data-ref="_M/I40E_MNGSB_RHDR0_SOURCE_MASK">I40E_MNGSB_RHDR0_SOURCE_MASK</dfn>       I40E_MASK(0xFF, I40E_MNGSB_RHDR0_SOURCE_SHIFT)</u></td></tr>
<tr><th id="4011">4011</th><td><u>#define <dfn class="macro" id="_M/I40E_MNGSB_RHDR0_OPCODE_SHIFT" data-ref="_M/I40E_MNGSB_RHDR0_OPCODE_SHIFT">I40E_MNGSB_RHDR0_OPCODE_SHIFT</dfn>      16</u></td></tr>
<tr><th id="4012">4012</th><td><u>#define <dfn class="macro" id="_M/I40E_MNGSB_RHDR0_OPCODE_MASK" data-ref="_M/I40E_MNGSB_RHDR0_OPCODE_MASK">I40E_MNGSB_RHDR0_OPCODE_MASK</dfn>       I40E_MASK(0xFF, I40E_MNGSB_RHDR0_OPCODE_SHIFT)</u></td></tr>
<tr><th id="4013">4013</th><td><u>#define <dfn class="macro" id="_M/I40E_MNGSB_RHDR0_TAG_SHIFT" data-ref="_M/I40E_MNGSB_RHDR0_TAG_SHIFT">I40E_MNGSB_RHDR0_TAG_SHIFT</dfn>         24</u></td></tr>
<tr><th id="4014">4014</th><td><u>#define <dfn class="macro" id="_M/I40E_MNGSB_RHDR0_TAG_MASK" data-ref="_M/I40E_MNGSB_RHDR0_TAG_MASK">I40E_MNGSB_RHDR0_TAG_MASK</dfn>          I40E_MASK(0x7, I40E_MNGSB_RHDR0_TAG_SHIFT)</u></td></tr>
<tr><th id="4015">4015</th><td><u>#define <dfn class="macro" id="_M/I40E_MNGSB_RHDR0_RESPONSE_SHIFT" data-ref="_M/I40E_MNGSB_RHDR0_RESPONSE_SHIFT">I40E_MNGSB_RHDR0_RESPONSE_SHIFT</dfn>    27</u></td></tr>
<tr><th id="4016">4016</th><td><u>#define <dfn class="macro" id="_M/I40E_MNGSB_RHDR0_RESPONSE_MASK" data-ref="_M/I40E_MNGSB_RHDR0_RESPONSE_MASK">I40E_MNGSB_RHDR0_RESPONSE_MASK</dfn>     I40E_MASK(0x7, I40E_MNGSB_RHDR0_RESPONSE_SHIFT)</u></td></tr>
<tr><th id="4017">4017</th><td><u>#define <dfn class="macro" id="_M/I40E_MNGSB_RHDR0_EH_SHIFT" data-ref="_M/I40E_MNGSB_RHDR0_EH_SHIFT">I40E_MNGSB_RHDR0_EH_SHIFT</dfn>          31</u></td></tr>
<tr><th id="4018">4018</th><td><u>#define <dfn class="macro" id="_M/I40E_MNGSB_RHDR0_EH_MASK" data-ref="_M/I40E_MNGSB_RHDR0_EH_MASK">I40E_MNGSB_RHDR0_EH_MASK</dfn>           I40E_MASK(0x1, I40E_MNGSB_RHDR0_EH_SHIFT)</u></td></tr>
<tr><th id="4019">4019</th><td><u>#define <dfn class="macro" id="_M/I40E_MNGSB_RSPCTL" data-ref="_M/I40E_MNGSB_RSPCTL">I40E_MNGSB_RSPCTL</dfn>                      0x000B7024 /* Reset: POR */</u></td></tr>
<tr><th id="4020">4020</th><td><u>#define <dfn class="macro" id="_M/I40E_MNGSB_RSPCTL_DMA_MSG_DWORDS_SHIFT" data-ref="_M/I40E_MNGSB_RSPCTL_DMA_MSG_DWORDS_SHIFT">I40E_MNGSB_RSPCTL_DMA_MSG_DWORDS_SHIFT</dfn> 0</u></td></tr>
<tr><th id="4021">4021</th><td><u>#define <dfn class="macro" id="_M/I40E_MNGSB_RSPCTL_DMA_MSG_DWORDS_MASK" data-ref="_M/I40E_MNGSB_RSPCTL_DMA_MSG_DWORDS_MASK">I40E_MNGSB_RSPCTL_DMA_MSG_DWORDS_MASK</dfn>  I40E_MASK(0x1FF, I40E_MNGSB_RSPCTL_DMA_MSG_DWORDS_SHIFT)</u></td></tr>
<tr><th id="4022">4022</th><td><u>#define <dfn class="macro" id="_M/I40E_MNGSB_RSPCTL_RSP_MODE_SHIFT" data-ref="_M/I40E_MNGSB_RSPCTL_RSP_MODE_SHIFT">I40E_MNGSB_RSPCTL_RSP_MODE_SHIFT</dfn>       26</u></td></tr>
<tr><th id="4023">4023</th><td><u>#define <dfn class="macro" id="_M/I40E_MNGSB_RSPCTL_RSP_MODE_MASK" data-ref="_M/I40E_MNGSB_RSPCTL_RSP_MODE_MASK">I40E_MNGSB_RSPCTL_RSP_MODE_MASK</dfn>        I40E_MASK(0x3, I40E_MNGSB_RSPCTL_RSP_MODE_SHIFT)</u></td></tr>
<tr><th id="4024">4024</th><td><u>#define <dfn class="macro" id="_M/I40E_MNGSB_RSPCTL_RSP_BAD_LEN_SHIFT" data-ref="_M/I40E_MNGSB_RSPCTL_RSP_BAD_LEN_SHIFT">I40E_MNGSB_RSPCTL_RSP_BAD_LEN_SHIFT</dfn>    30</u></td></tr>
<tr><th id="4025">4025</th><td><u>#define <dfn class="macro" id="_M/I40E_MNGSB_RSPCTL_RSP_BAD_LEN_MASK" data-ref="_M/I40E_MNGSB_RSPCTL_RSP_BAD_LEN_MASK">I40E_MNGSB_RSPCTL_RSP_BAD_LEN_MASK</dfn>     I40E_MASK(0x1, I40E_MNGSB_RSPCTL_RSP_BAD_LEN_SHIFT)</u></td></tr>
<tr><th id="4026">4026</th><td><u>#define <dfn class="macro" id="_M/I40E_MNGSB_RSPCTL_RSP_ERR_SHIFT" data-ref="_M/I40E_MNGSB_RSPCTL_RSP_ERR_SHIFT">I40E_MNGSB_RSPCTL_RSP_ERR_SHIFT</dfn>        31</u></td></tr>
<tr><th id="4027">4027</th><td><u>#define <dfn class="macro" id="_M/I40E_MNGSB_RSPCTL_RSP_ERR_MASK" data-ref="_M/I40E_MNGSB_RSPCTL_RSP_ERR_MASK">I40E_MNGSB_RSPCTL_RSP_ERR_MASK</dfn>         I40E_MASK(0x1, I40E_MNGSB_RSPCTL_RSP_ERR_SHIFT)</u></td></tr>
<tr><th id="4028">4028</th><td><u>#define <dfn class="macro" id="_M/I40E_MNGSB_WDATA" data-ref="_M/I40E_MNGSB_WDATA">I40E_MNGSB_WDATA</dfn>            0x000B7100 /* Reset: POR */</u></td></tr>
<tr><th id="4029">4029</th><td><u>#define <dfn class="macro" id="_M/I40E_MNGSB_WDATA_DATA_SHIFT" data-ref="_M/I40E_MNGSB_WDATA_DATA_SHIFT">I40E_MNGSB_WDATA_DATA_SHIFT</dfn> 0</u></td></tr>
<tr><th id="4030">4030</th><td><u>#define <dfn class="macro" id="_M/I40E_MNGSB_WDATA_DATA_MASK" data-ref="_M/I40E_MNGSB_WDATA_DATA_MASK">I40E_MNGSB_WDATA_DATA_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_MNGSB_WDATA_DATA_SHIFT)</u></td></tr>
<tr><th id="4031">4031</th><td><u>#define <dfn class="macro" id="_M/I40E_MNGSB_WHDR0" data-ref="_M/I40E_MNGSB_WHDR0">I40E_MNGSB_WHDR0</dfn>                  0x000B70F4 /* Reset: POR */</u></td></tr>
<tr><th id="4032">4032</th><td><u>#define <dfn class="macro" id="_M/I40E_MNGSB_WHDR0_RAW_DEST_SHIFT" data-ref="_M/I40E_MNGSB_WHDR0_RAW_DEST_SHIFT">I40E_MNGSB_WHDR0_RAW_DEST_SHIFT</dfn>   0</u></td></tr>
<tr><th id="4033">4033</th><td><u>#define <dfn class="macro" id="_M/I40E_MNGSB_WHDR0_RAW_DEST_MASK" data-ref="_M/I40E_MNGSB_WHDR0_RAW_DEST_MASK">I40E_MNGSB_WHDR0_RAW_DEST_MASK</dfn>    I40E_MASK(0xFF, I40E_MNGSB_WHDR0_RAW_DEST_SHIFT)</u></td></tr>
<tr><th id="4034">4034</th><td><u>#define <dfn class="macro" id="_M/I40E_MNGSB_WHDR0_DEST_SEL_SHIFT" data-ref="_M/I40E_MNGSB_WHDR0_DEST_SEL_SHIFT">I40E_MNGSB_WHDR0_DEST_SEL_SHIFT</dfn>   12</u></td></tr>
<tr><th id="4035">4035</th><td><u>#define <dfn class="macro" id="_M/I40E_MNGSB_WHDR0_DEST_SEL_MASK" data-ref="_M/I40E_MNGSB_WHDR0_DEST_SEL_MASK">I40E_MNGSB_WHDR0_DEST_SEL_MASK</dfn>    I40E_MASK(0xF, I40E_MNGSB_WHDR0_DEST_SEL_SHIFT)</u></td></tr>
<tr><th id="4036">4036</th><td><u>#define <dfn class="macro" id="_M/I40E_MNGSB_WHDR0_OPCODE_SEL_SHIFT" data-ref="_M/I40E_MNGSB_WHDR0_OPCODE_SEL_SHIFT">I40E_MNGSB_WHDR0_OPCODE_SEL_SHIFT</dfn> 16</u></td></tr>
<tr><th id="4037">4037</th><td><u>#define <dfn class="macro" id="_M/I40E_MNGSB_WHDR0_OPCODE_SEL_MASK" data-ref="_M/I40E_MNGSB_WHDR0_OPCODE_SEL_MASK">I40E_MNGSB_WHDR0_OPCODE_SEL_MASK</dfn>  I40E_MASK(0xFF, I40E_MNGSB_WHDR0_OPCODE_SEL_SHIFT)</u></td></tr>
<tr><th id="4038">4038</th><td><u>#define <dfn class="macro" id="_M/I40E_MNGSB_WHDR0_TAG_SHIFT" data-ref="_M/I40E_MNGSB_WHDR0_TAG_SHIFT">I40E_MNGSB_WHDR0_TAG_SHIFT</dfn>        24</u></td></tr>
<tr><th id="4039">4039</th><td><u>#define <dfn class="macro" id="_M/I40E_MNGSB_WHDR0_TAG_MASK" data-ref="_M/I40E_MNGSB_WHDR0_TAG_MASK">I40E_MNGSB_WHDR0_TAG_MASK</dfn>         I40E_MASK(0x7F, I40E_MNGSB_WHDR0_TAG_SHIFT)</u></td></tr>
<tr><th id="4040">4040</th><td><u>#define <dfn class="macro" id="_M/I40E_MNGSB_WHDR1" data-ref="_M/I40E_MNGSB_WHDR1">I40E_MNGSB_WHDR1</dfn>            0x000B70F8 /* Reset: POR */</u></td></tr>
<tr><th id="4041">4041</th><td><u>#define <dfn class="macro" id="_M/I40E_MNGSB_WHDR1_ADDR_SHIFT" data-ref="_M/I40E_MNGSB_WHDR1_ADDR_SHIFT">I40E_MNGSB_WHDR1_ADDR_SHIFT</dfn> 0</u></td></tr>
<tr><th id="4042">4042</th><td><u>#define <dfn class="macro" id="_M/I40E_MNGSB_WHDR1_ADDR_MASK" data-ref="_M/I40E_MNGSB_WHDR1_ADDR_MASK">I40E_MNGSB_WHDR1_ADDR_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_MNGSB_WHDR1_ADDR_SHIFT)</u></td></tr>
<tr><th id="4043">4043</th><td><u>#define <dfn class="macro" id="_M/I40E_MNGSB_WHDR2" data-ref="_M/I40E_MNGSB_WHDR2">I40E_MNGSB_WHDR2</dfn>              0x000B70FC /* Reset: POR */</u></td></tr>
<tr><th id="4044">4044</th><td><u>#define <dfn class="macro" id="_M/I40E_MNGSB_WHDR2_LENGTH_SHIFT" data-ref="_M/I40E_MNGSB_WHDR2_LENGTH_SHIFT">I40E_MNGSB_WHDR2_LENGTH_SHIFT</dfn> 0</u></td></tr>
<tr><th id="4045">4045</th><td><u>#define <dfn class="macro" id="_M/I40E_MNGSB_WHDR2_LENGTH_MASK" data-ref="_M/I40E_MNGSB_WHDR2_LENGTH_MASK">I40E_MNGSB_WHDR2_LENGTH_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_MNGSB_WHDR2_LENGTH_SHIFT)</u></td></tr>
<tr><th id="4046">4046</th><td></td></tr>
<tr><th id="4047">4047</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_CAPSUP_WAKUP_EN_SHIFT" data-ref="_M/I40E_GLPCI_CAPSUP_WAKUP_EN_SHIFT">I40E_GLPCI_CAPSUP_WAKUP_EN_SHIFT</dfn>       21</u></td></tr>
<tr><th id="4048">4048</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_CAPSUP_WAKUP_EN_MASK" data-ref="_M/I40E_GLPCI_CAPSUP_WAKUP_EN_MASK">I40E_GLPCI_CAPSUP_WAKUP_EN_MASK</dfn>        I40E_MASK(0x1, I40E_GLPCI_CAPSUP_WAKUP_EN_SHIFT)</u></td></tr>
<tr><th id="4049">4049</th><td></td></tr>
<tr><th id="4050">4050</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_CUR_CLNT_COMMON" data-ref="_M/I40E_GLPCI_CUR_CLNT_COMMON">I40E_GLPCI_CUR_CLNT_COMMON</dfn>                  0x0009CA18 /* Reset: PCIR */</u></td></tr>
<tr><th id="4051">4051</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_CUR_CLNT_COMMON_DATA_LINES_SHIFT" data-ref="_M/I40E_GLPCI_CUR_CLNT_COMMON_DATA_LINES_SHIFT">I40E_GLPCI_CUR_CLNT_COMMON_DATA_LINES_SHIFT</dfn> 0</u></td></tr>
<tr><th id="4052">4052</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_CUR_CLNT_COMMON_DATA_LINES_MASK" data-ref="_M/I40E_GLPCI_CUR_CLNT_COMMON_DATA_LINES_MASK">I40E_GLPCI_CUR_CLNT_COMMON_DATA_LINES_MASK</dfn>  I40E_MASK(0xFFFF, I40E_GLPCI_CUR_CLNT_COMMON_DATA_LINES_SHIFT)</u></td></tr>
<tr><th id="4053">4053</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_CUR_CLNT_COMMON_OSR_SHIFT" data-ref="_M/I40E_GLPCI_CUR_CLNT_COMMON_OSR_SHIFT">I40E_GLPCI_CUR_CLNT_COMMON_OSR_SHIFT</dfn>        16</u></td></tr>
<tr><th id="4054">4054</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_CUR_CLNT_COMMON_OSR_MASK" data-ref="_M/I40E_GLPCI_CUR_CLNT_COMMON_OSR_MASK">I40E_GLPCI_CUR_CLNT_COMMON_OSR_MASK</dfn>         I40E_MASK(0xFFFF, I40E_GLPCI_CUR_CLNT_COMMON_OSR_SHIFT)</u></td></tr>
<tr><th id="4055">4055</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_CUR_CLNT_PIPEMON" data-ref="_M/I40E_GLPCI_CUR_CLNT_PIPEMON">I40E_GLPCI_CUR_CLNT_PIPEMON</dfn>                  0x0009CA20 /* Reset: PCIR */</u></td></tr>
<tr><th id="4056">4056</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_CUR_CLNT_PIPEMON_DATA_LINES_SHIFT" data-ref="_M/I40E_GLPCI_CUR_CLNT_PIPEMON_DATA_LINES_SHIFT">I40E_GLPCI_CUR_CLNT_PIPEMON_DATA_LINES_SHIFT</dfn> 0</u></td></tr>
<tr><th id="4057">4057</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_CUR_CLNT_PIPEMON_DATA_LINES_MASK" data-ref="_M/I40E_GLPCI_CUR_CLNT_PIPEMON_DATA_LINES_MASK">I40E_GLPCI_CUR_CLNT_PIPEMON_DATA_LINES_MASK</dfn>  I40E_MASK(0xFFFF, I40E_GLPCI_CUR_CLNT_PIPEMON_DATA_LINES_SHIFT)</u></td></tr>
<tr><th id="4058">4058</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_CUR_MNG_ALWD" data-ref="_M/I40E_GLPCI_CUR_MNG_ALWD">I40E_GLPCI_CUR_MNG_ALWD</dfn>                  0x0009c514 /* Reset: PCIR */</u></td></tr>
<tr><th id="4059">4059</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_CUR_MNG_ALWD_DATA_LINES_SHIFT" data-ref="_M/I40E_GLPCI_CUR_MNG_ALWD_DATA_LINES_SHIFT">I40E_GLPCI_CUR_MNG_ALWD_DATA_LINES_SHIFT</dfn> 0</u></td></tr>
<tr><th id="4060">4060</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_CUR_MNG_ALWD_DATA_LINES_MASK" data-ref="_M/I40E_GLPCI_CUR_MNG_ALWD_DATA_LINES_MASK">I40E_GLPCI_CUR_MNG_ALWD_DATA_LINES_MASK</dfn>  I40E_MASK(0xFFFF, I40E_GLPCI_CUR_MNG_ALWD_DATA_LINES_SHIFT)</u></td></tr>
<tr><th id="4061">4061</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_CUR_MNG_ALWD_OSR_SHIFT" data-ref="_M/I40E_GLPCI_CUR_MNG_ALWD_OSR_SHIFT">I40E_GLPCI_CUR_MNG_ALWD_OSR_SHIFT</dfn>        16</u></td></tr>
<tr><th id="4062">4062</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_CUR_MNG_ALWD_OSR_MASK" data-ref="_M/I40E_GLPCI_CUR_MNG_ALWD_OSR_MASK">I40E_GLPCI_CUR_MNG_ALWD_OSR_MASK</dfn>         I40E_MASK(0xFFFF, I40E_GLPCI_CUR_MNG_ALWD_OSR_SHIFT)</u></td></tr>
<tr><th id="4063">4063</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_CUR_MNG_RSVD" data-ref="_M/I40E_GLPCI_CUR_MNG_RSVD">I40E_GLPCI_CUR_MNG_RSVD</dfn>                  0x0009c594 /* Reset: PCIR */</u></td></tr>
<tr><th id="4064">4064</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_CUR_MNG_RSVD_DATA_LINES_SHIFT" data-ref="_M/I40E_GLPCI_CUR_MNG_RSVD_DATA_LINES_SHIFT">I40E_GLPCI_CUR_MNG_RSVD_DATA_LINES_SHIFT</dfn> 0</u></td></tr>
<tr><th id="4065">4065</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_CUR_MNG_RSVD_DATA_LINES_MASK" data-ref="_M/I40E_GLPCI_CUR_MNG_RSVD_DATA_LINES_MASK">I40E_GLPCI_CUR_MNG_RSVD_DATA_LINES_MASK</dfn>  I40E_MASK(0xFFFF, I40E_GLPCI_CUR_MNG_RSVD_DATA_LINES_SHIFT)</u></td></tr>
<tr><th id="4066">4066</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_CUR_MNG_RSVD_OSR_SHIFT" data-ref="_M/I40E_GLPCI_CUR_MNG_RSVD_OSR_SHIFT">I40E_GLPCI_CUR_MNG_RSVD_OSR_SHIFT</dfn>        16</u></td></tr>
<tr><th id="4067">4067</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_CUR_MNG_RSVD_OSR_MASK" data-ref="_M/I40E_GLPCI_CUR_MNG_RSVD_OSR_MASK">I40E_GLPCI_CUR_MNG_RSVD_OSR_MASK</dfn>         I40E_MASK(0xFFFF, I40E_GLPCI_CUR_MNG_RSVD_OSR_SHIFT)</u></td></tr>
<tr><th id="4068">4068</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_CUR_PMAT_ALWD" data-ref="_M/I40E_GLPCI_CUR_PMAT_ALWD">I40E_GLPCI_CUR_PMAT_ALWD</dfn>                  0x0009c510 /* Reset: PCIR */</u></td></tr>
<tr><th id="4069">4069</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_CUR_PMAT_ALWD_DATA_LINES_SHIFT" data-ref="_M/I40E_GLPCI_CUR_PMAT_ALWD_DATA_LINES_SHIFT">I40E_GLPCI_CUR_PMAT_ALWD_DATA_LINES_SHIFT</dfn> 0</u></td></tr>
<tr><th id="4070">4070</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_CUR_PMAT_ALWD_DATA_LINES_MASK" data-ref="_M/I40E_GLPCI_CUR_PMAT_ALWD_DATA_LINES_MASK">I40E_GLPCI_CUR_PMAT_ALWD_DATA_LINES_MASK</dfn>  I40E_MASK(0xFFFF, I40E_GLPCI_CUR_PMAT_ALWD_DATA_LINES_SHIFT)</u></td></tr>
<tr><th id="4071">4071</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_CUR_PMAT_ALWD_OSR_SHIFT" data-ref="_M/I40E_GLPCI_CUR_PMAT_ALWD_OSR_SHIFT">I40E_GLPCI_CUR_PMAT_ALWD_OSR_SHIFT</dfn>        16</u></td></tr>
<tr><th id="4072">4072</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_CUR_PMAT_ALWD_OSR_MASK" data-ref="_M/I40E_GLPCI_CUR_PMAT_ALWD_OSR_MASK">I40E_GLPCI_CUR_PMAT_ALWD_OSR_MASK</dfn>         I40E_MASK(0xFFFF, I40E_GLPCI_CUR_PMAT_ALWD_OSR_SHIFT)</u></td></tr>
<tr><th id="4073">4073</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_CUR_PMAT_RSVD" data-ref="_M/I40E_GLPCI_CUR_PMAT_RSVD">I40E_GLPCI_CUR_PMAT_RSVD</dfn>                  0x0009c590 /* Reset: PCIR */</u></td></tr>
<tr><th id="4074">4074</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_CUR_PMAT_RSVD_DATA_LINES_SHIFT" data-ref="_M/I40E_GLPCI_CUR_PMAT_RSVD_DATA_LINES_SHIFT">I40E_GLPCI_CUR_PMAT_RSVD_DATA_LINES_SHIFT</dfn> 0</u></td></tr>
<tr><th id="4075">4075</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_CUR_PMAT_RSVD_DATA_LINES_MASK" data-ref="_M/I40E_GLPCI_CUR_PMAT_RSVD_DATA_LINES_MASK">I40E_GLPCI_CUR_PMAT_RSVD_DATA_LINES_MASK</dfn>  I40E_MASK(0xFFFF, I40E_GLPCI_CUR_PMAT_RSVD_DATA_LINES_SHIFT)</u></td></tr>
<tr><th id="4076">4076</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_CUR_PMAT_RSVD_OSR_SHIFT" data-ref="_M/I40E_GLPCI_CUR_PMAT_RSVD_OSR_SHIFT">I40E_GLPCI_CUR_PMAT_RSVD_OSR_SHIFT</dfn>        16</u></td></tr>
<tr><th id="4077">4077</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_CUR_PMAT_RSVD_OSR_MASK" data-ref="_M/I40E_GLPCI_CUR_PMAT_RSVD_OSR_MASK">I40E_GLPCI_CUR_PMAT_RSVD_OSR_MASK</dfn>         I40E_MASK(0xFFFF, I40E_GLPCI_CUR_PMAT_RSVD_OSR_SHIFT)</u></td></tr>
<tr><th id="4078">4078</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_CUR_RLAN_ALWD" data-ref="_M/I40E_GLPCI_CUR_RLAN_ALWD">I40E_GLPCI_CUR_RLAN_ALWD</dfn>                  0x0009c500 /* Reset: PCIR */</u></td></tr>
<tr><th id="4079">4079</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_CUR_RLAN_ALWD_DATA_LINES_SHIFT" data-ref="_M/I40E_GLPCI_CUR_RLAN_ALWD_DATA_LINES_SHIFT">I40E_GLPCI_CUR_RLAN_ALWD_DATA_LINES_SHIFT</dfn> 0</u></td></tr>
<tr><th id="4080">4080</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_CUR_RLAN_ALWD_DATA_LINES_MASK" data-ref="_M/I40E_GLPCI_CUR_RLAN_ALWD_DATA_LINES_MASK">I40E_GLPCI_CUR_RLAN_ALWD_DATA_LINES_MASK</dfn>  I40E_MASK(0xFFFF, I40E_GLPCI_CUR_RLAN_ALWD_DATA_LINES_SHIFT)</u></td></tr>
<tr><th id="4081">4081</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_CUR_RLAN_ALWD_OSR_SHIFT" data-ref="_M/I40E_GLPCI_CUR_RLAN_ALWD_OSR_SHIFT">I40E_GLPCI_CUR_RLAN_ALWD_OSR_SHIFT</dfn>        16</u></td></tr>
<tr><th id="4082">4082</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_CUR_RLAN_ALWD_OSR_MASK" data-ref="_M/I40E_GLPCI_CUR_RLAN_ALWD_OSR_MASK">I40E_GLPCI_CUR_RLAN_ALWD_OSR_MASK</dfn>         I40E_MASK(0xFFFF, I40E_GLPCI_CUR_RLAN_ALWD_OSR_SHIFT)</u></td></tr>
<tr><th id="4083">4083</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_CUR_RLAN_RSVD" data-ref="_M/I40E_GLPCI_CUR_RLAN_RSVD">I40E_GLPCI_CUR_RLAN_RSVD</dfn>                  0x0009c580 /* Reset: PCIR */</u></td></tr>
<tr><th id="4084">4084</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_CUR_RLAN_RSVD_DATA_LINES_SHIFT" data-ref="_M/I40E_GLPCI_CUR_RLAN_RSVD_DATA_LINES_SHIFT">I40E_GLPCI_CUR_RLAN_RSVD_DATA_LINES_SHIFT</dfn> 0</u></td></tr>
<tr><th id="4085">4085</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_CUR_RLAN_RSVD_DATA_LINES_MASK" data-ref="_M/I40E_GLPCI_CUR_RLAN_RSVD_DATA_LINES_MASK">I40E_GLPCI_CUR_RLAN_RSVD_DATA_LINES_MASK</dfn>  I40E_MASK(0xFFFF, I40E_GLPCI_CUR_RLAN_RSVD_DATA_LINES_SHIFT)</u></td></tr>
<tr><th id="4086">4086</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_CUR_RLAN_RSVD_OSR_SHIFT" data-ref="_M/I40E_GLPCI_CUR_RLAN_RSVD_OSR_SHIFT">I40E_GLPCI_CUR_RLAN_RSVD_OSR_SHIFT</dfn>        16</u></td></tr>
<tr><th id="4087">4087</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_CUR_RLAN_RSVD_OSR_MASK" data-ref="_M/I40E_GLPCI_CUR_RLAN_RSVD_OSR_MASK">I40E_GLPCI_CUR_RLAN_RSVD_OSR_MASK</dfn>         I40E_MASK(0xFFFF, I40E_GLPCI_CUR_RLAN_RSVD_OSR_SHIFT)</u></td></tr>
<tr><th id="4088">4088</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_CUR_RXPE_ALWD" data-ref="_M/I40E_GLPCI_CUR_RXPE_ALWD">I40E_GLPCI_CUR_RXPE_ALWD</dfn>                  0x0009c508 /* Reset: PCIR */</u></td></tr>
<tr><th id="4089">4089</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_CUR_RXPE_ALWD_DATA_LINES_SHIFT" data-ref="_M/I40E_GLPCI_CUR_RXPE_ALWD_DATA_LINES_SHIFT">I40E_GLPCI_CUR_RXPE_ALWD_DATA_LINES_SHIFT</dfn> 0</u></td></tr>
<tr><th id="4090">4090</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_CUR_RXPE_ALWD_DATA_LINES_MASK" data-ref="_M/I40E_GLPCI_CUR_RXPE_ALWD_DATA_LINES_MASK">I40E_GLPCI_CUR_RXPE_ALWD_DATA_LINES_MASK</dfn>  I40E_MASK(0xFFFF, I40E_GLPCI_CUR_RXPE_ALWD_DATA_LINES_SHIFT)</u></td></tr>
<tr><th id="4091">4091</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_CUR_RXPE_ALWD_OSR_SHIFT" data-ref="_M/I40E_GLPCI_CUR_RXPE_ALWD_OSR_SHIFT">I40E_GLPCI_CUR_RXPE_ALWD_OSR_SHIFT</dfn>        16</u></td></tr>
<tr><th id="4092">4092</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_CUR_RXPE_ALWD_OSR_MASK" data-ref="_M/I40E_GLPCI_CUR_RXPE_ALWD_OSR_MASK">I40E_GLPCI_CUR_RXPE_ALWD_OSR_MASK</dfn>         I40E_MASK(0xFFFF, I40E_GLPCI_CUR_RXPE_ALWD_OSR_SHIFT)</u></td></tr>
<tr><th id="4093">4093</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_CUR_RXPE_RSVD" data-ref="_M/I40E_GLPCI_CUR_RXPE_RSVD">I40E_GLPCI_CUR_RXPE_RSVD</dfn>                  0x0009c588 /* Reset: PCIR */</u></td></tr>
<tr><th id="4094">4094</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_CUR_RXPE_RSVD_DATA_LINES_SHIFT" data-ref="_M/I40E_GLPCI_CUR_RXPE_RSVD_DATA_LINES_SHIFT">I40E_GLPCI_CUR_RXPE_RSVD_DATA_LINES_SHIFT</dfn> 0</u></td></tr>
<tr><th id="4095">4095</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_CUR_RXPE_RSVD_DATA_LINES_MASK" data-ref="_M/I40E_GLPCI_CUR_RXPE_RSVD_DATA_LINES_MASK">I40E_GLPCI_CUR_RXPE_RSVD_DATA_LINES_MASK</dfn>  I40E_MASK(0xFFFF, I40E_GLPCI_CUR_RXPE_RSVD_DATA_LINES_SHIFT)</u></td></tr>
<tr><th id="4096">4096</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_CUR_RXPE_RSVD_OSR_SHIFT" data-ref="_M/I40E_GLPCI_CUR_RXPE_RSVD_OSR_SHIFT">I40E_GLPCI_CUR_RXPE_RSVD_OSR_SHIFT</dfn>        16</u></td></tr>
<tr><th id="4097">4097</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_CUR_RXPE_RSVD_OSR_MASK" data-ref="_M/I40E_GLPCI_CUR_RXPE_RSVD_OSR_MASK">I40E_GLPCI_CUR_RXPE_RSVD_OSR_MASK</dfn>         I40E_MASK(0xFFFF, I40E_GLPCI_CUR_RXPE_RSVD_OSR_SHIFT)</u></td></tr>
<tr><th id="4098">4098</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_CUR_TDPU_ALWD" data-ref="_M/I40E_GLPCI_CUR_TDPU_ALWD">I40E_GLPCI_CUR_TDPU_ALWD</dfn>                  0x0009c518 /* Reset: PCIR */</u></td></tr>
<tr><th id="4099">4099</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_CUR_TDPU_ALWD_DATA_LINES_SHIFT" data-ref="_M/I40E_GLPCI_CUR_TDPU_ALWD_DATA_LINES_SHIFT">I40E_GLPCI_CUR_TDPU_ALWD_DATA_LINES_SHIFT</dfn> 0</u></td></tr>
<tr><th id="4100">4100</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_CUR_TDPU_ALWD_DATA_LINES_MASK" data-ref="_M/I40E_GLPCI_CUR_TDPU_ALWD_DATA_LINES_MASK">I40E_GLPCI_CUR_TDPU_ALWD_DATA_LINES_MASK</dfn>  I40E_MASK(0xFFFF, I40E_GLPCI_CUR_TDPU_ALWD_DATA_LINES_SHIFT)</u></td></tr>
<tr><th id="4101">4101</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_CUR_TDPU_ALWD_OSR_SHIFT" data-ref="_M/I40E_GLPCI_CUR_TDPU_ALWD_OSR_SHIFT">I40E_GLPCI_CUR_TDPU_ALWD_OSR_SHIFT</dfn>        16</u></td></tr>
<tr><th id="4102">4102</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_CUR_TDPU_ALWD_OSR_MASK" data-ref="_M/I40E_GLPCI_CUR_TDPU_ALWD_OSR_MASK">I40E_GLPCI_CUR_TDPU_ALWD_OSR_MASK</dfn>         I40E_MASK(0xFFFF, I40E_GLPCI_CUR_TDPU_ALWD_OSR_SHIFT)</u></td></tr>
<tr><th id="4103">4103</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_CUR_TDPU_RSVD" data-ref="_M/I40E_GLPCI_CUR_TDPU_RSVD">I40E_GLPCI_CUR_TDPU_RSVD</dfn>                  0x0009c598 /* Reset: PCIR */</u></td></tr>
<tr><th id="4104">4104</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_CUR_TDPU_RSVD_DATA_LINES_SHIFT" data-ref="_M/I40E_GLPCI_CUR_TDPU_RSVD_DATA_LINES_SHIFT">I40E_GLPCI_CUR_TDPU_RSVD_DATA_LINES_SHIFT</dfn> 0</u></td></tr>
<tr><th id="4105">4105</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_CUR_TDPU_RSVD_DATA_LINES_MASK" data-ref="_M/I40E_GLPCI_CUR_TDPU_RSVD_DATA_LINES_MASK">I40E_GLPCI_CUR_TDPU_RSVD_DATA_LINES_MASK</dfn>  I40E_MASK(0xFFFF, I40E_GLPCI_CUR_TDPU_RSVD_DATA_LINES_SHIFT)</u></td></tr>
<tr><th id="4106">4106</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_CUR_TDPU_RSVD_OSR_SHIFT" data-ref="_M/I40E_GLPCI_CUR_TDPU_RSVD_OSR_SHIFT">I40E_GLPCI_CUR_TDPU_RSVD_OSR_SHIFT</dfn>        16</u></td></tr>
<tr><th id="4107">4107</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_CUR_TDPU_RSVD_OSR_MASK" data-ref="_M/I40E_GLPCI_CUR_TDPU_RSVD_OSR_MASK">I40E_GLPCI_CUR_TDPU_RSVD_OSR_MASK</dfn>         I40E_MASK(0xFFFF, I40E_GLPCI_CUR_TDPU_RSVD_OSR_SHIFT)</u></td></tr>
<tr><th id="4108">4108</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_CUR_TLAN_ALWD" data-ref="_M/I40E_GLPCI_CUR_TLAN_ALWD">I40E_GLPCI_CUR_TLAN_ALWD</dfn>                  0x0009c504 /* Reset: PCIR */</u></td></tr>
<tr><th id="4109">4109</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_CUR_TLAN_ALWD_DATA_LINES_SHIFT" data-ref="_M/I40E_GLPCI_CUR_TLAN_ALWD_DATA_LINES_SHIFT">I40E_GLPCI_CUR_TLAN_ALWD_DATA_LINES_SHIFT</dfn> 0</u></td></tr>
<tr><th id="4110">4110</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_CUR_TLAN_ALWD_DATA_LINES_MASK" data-ref="_M/I40E_GLPCI_CUR_TLAN_ALWD_DATA_LINES_MASK">I40E_GLPCI_CUR_TLAN_ALWD_DATA_LINES_MASK</dfn>  I40E_MASK(0xFFFF, I40E_GLPCI_CUR_TLAN_ALWD_DATA_LINES_SHIFT)</u></td></tr>
<tr><th id="4111">4111</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_CUR_TLAN_ALWD_OSR_SHIFT" data-ref="_M/I40E_GLPCI_CUR_TLAN_ALWD_OSR_SHIFT">I40E_GLPCI_CUR_TLAN_ALWD_OSR_SHIFT</dfn>        16</u></td></tr>
<tr><th id="4112">4112</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_CUR_TLAN_ALWD_OSR_MASK" data-ref="_M/I40E_GLPCI_CUR_TLAN_ALWD_OSR_MASK">I40E_GLPCI_CUR_TLAN_ALWD_OSR_MASK</dfn>         I40E_MASK(0xFFFF, I40E_GLPCI_CUR_TLAN_ALWD_OSR_SHIFT)</u></td></tr>
<tr><th id="4113">4113</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_CUR_TLAN_RSVD" data-ref="_M/I40E_GLPCI_CUR_TLAN_RSVD">I40E_GLPCI_CUR_TLAN_RSVD</dfn>                  0x0009c584 /* Reset: PCIR */</u></td></tr>
<tr><th id="4114">4114</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_CUR_TLAN_RSVD_DATA_LINES_SHIFT" data-ref="_M/I40E_GLPCI_CUR_TLAN_RSVD_DATA_LINES_SHIFT">I40E_GLPCI_CUR_TLAN_RSVD_DATA_LINES_SHIFT</dfn> 0</u></td></tr>
<tr><th id="4115">4115</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_CUR_TLAN_RSVD_DATA_LINES_MASK" data-ref="_M/I40E_GLPCI_CUR_TLAN_RSVD_DATA_LINES_MASK">I40E_GLPCI_CUR_TLAN_RSVD_DATA_LINES_MASK</dfn>  I40E_MASK(0xFFFF, I40E_GLPCI_CUR_TLAN_RSVD_DATA_LINES_SHIFT)</u></td></tr>
<tr><th id="4116">4116</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_CUR_TLAN_RSVD_OSR_SHIFT" data-ref="_M/I40E_GLPCI_CUR_TLAN_RSVD_OSR_SHIFT">I40E_GLPCI_CUR_TLAN_RSVD_OSR_SHIFT</dfn>        16</u></td></tr>
<tr><th id="4117">4117</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_CUR_TLAN_RSVD_OSR_MASK" data-ref="_M/I40E_GLPCI_CUR_TLAN_RSVD_OSR_MASK">I40E_GLPCI_CUR_TLAN_RSVD_OSR_MASK</dfn>         I40E_MASK(0xFFFF, I40E_GLPCI_CUR_TLAN_RSVD_OSR_SHIFT)</u></td></tr>
<tr><th id="4118">4118</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_CUR_TXPE_ALWD" data-ref="_M/I40E_GLPCI_CUR_TXPE_ALWD">I40E_GLPCI_CUR_TXPE_ALWD</dfn>                  0x0009c50C /* Reset: PCIR */</u></td></tr>
<tr><th id="4119">4119</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_CUR_TXPE_ALWD_DATA_LINES_SHIFT" data-ref="_M/I40E_GLPCI_CUR_TXPE_ALWD_DATA_LINES_SHIFT">I40E_GLPCI_CUR_TXPE_ALWD_DATA_LINES_SHIFT</dfn> 0</u></td></tr>
<tr><th id="4120">4120</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_CUR_TXPE_ALWD_DATA_LINES_MASK" data-ref="_M/I40E_GLPCI_CUR_TXPE_ALWD_DATA_LINES_MASK">I40E_GLPCI_CUR_TXPE_ALWD_DATA_LINES_MASK</dfn>  I40E_MASK(0xFFFF, I40E_GLPCI_CUR_TXPE_ALWD_DATA_LINES_SHIFT)</u></td></tr>
<tr><th id="4121">4121</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_CUR_TXPE_ALWD_OSR_SHIFT" data-ref="_M/I40E_GLPCI_CUR_TXPE_ALWD_OSR_SHIFT">I40E_GLPCI_CUR_TXPE_ALWD_OSR_SHIFT</dfn>        16</u></td></tr>
<tr><th id="4122">4122</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_CUR_TXPE_ALWD_OSR_MASK" data-ref="_M/I40E_GLPCI_CUR_TXPE_ALWD_OSR_MASK">I40E_GLPCI_CUR_TXPE_ALWD_OSR_MASK</dfn>         I40E_MASK(0xFFFF, I40E_GLPCI_CUR_TXPE_ALWD_OSR_SHIFT)</u></td></tr>
<tr><th id="4123">4123</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_CUR_TXPE_RSVD" data-ref="_M/I40E_GLPCI_CUR_TXPE_RSVD">I40E_GLPCI_CUR_TXPE_RSVD</dfn>                  0x0009c58c /* Reset: PCIR */</u></td></tr>
<tr><th id="4124">4124</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_CUR_TXPE_RSVD_DATA_LINES_SHIFT" data-ref="_M/I40E_GLPCI_CUR_TXPE_RSVD_DATA_LINES_SHIFT">I40E_GLPCI_CUR_TXPE_RSVD_DATA_LINES_SHIFT</dfn> 0</u></td></tr>
<tr><th id="4125">4125</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_CUR_TXPE_RSVD_DATA_LINES_MASK" data-ref="_M/I40E_GLPCI_CUR_TXPE_RSVD_DATA_LINES_MASK">I40E_GLPCI_CUR_TXPE_RSVD_DATA_LINES_MASK</dfn>  I40E_MASK(0xFFFF, I40E_GLPCI_CUR_TXPE_RSVD_DATA_LINES_SHIFT)</u></td></tr>
<tr><th id="4126">4126</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_CUR_TXPE_RSVD_OSR_SHIFT" data-ref="_M/I40E_GLPCI_CUR_TXPE_RSVD_OSR_SHIFT">I40E_GLPCI_CUR_TXPE_RSVD_OSR_SHIFT</dfn>        16</u></td></tr>
<tr><th id="4127">4127</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_CUR_TXPE_RSVD_OSR_MASK" data-ref="_M/I40E_GLPCI_CUR_TXPE_RSVD_OSR_MASK">I40E_GLPCI_CUR_TXPE_RSVD_OSR_MASK</dfn>         I40E_MASK(0xFFFF, I40E_GLPCI_CUR_TXPE_RSVD_OSR_SHIFT)</u></td></tr>
<tr><th id="4128">4128</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_CUR_WATMK_CLNT_COMMON" data-ref="_M/I40E_GLPCI_CUR_WATMK_CLNT_COMMON">I40E_GLPCI_CUR_WATMK_CLNT_COMMON</dfn>                  0x0009CA28 /* Reset: PCIR */</u></td></tr>
<tr><th id="4129">4129</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_CUR_WATMK_CLNT_COMMON_DATA_LINES_SHIFT" data-ref="_M/I40E_GLPCI_CUR_WATMK_CLNT_COMMON_DATA_LINES_SHIFT">I40E_GLPCI_CUR_WATMK_CLNT_COMMON_DATA_LINES_SHIFT</dfn> 0</u></td></tr>
<tr><th id="4130">4130</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_CUR_WATMK_CLNT_COMMON_DATA_LINES_MASK" data-ref="_M/I40E_GLPCI_CUR_WATMK_CLNT_COMMON_DATA_LINES_MASK">I40E_GLPCI_CUR_WATMK_CLNT_COMMON_DATA_LINES_MASK</dfn>  I40E_MASK(0xFFFF, I40E_GLPCI_CUR_WATMK_CLNT_COMMON_DATA_LINES_SHIFT)</u></td></tr>
<tr><th id="4131">4131</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_CUR_WATMK_CLNT_COMMON_OSR_SHIFT" data-ref="_M/I40E_GLPCI_CUR_WATMK_CLNT_COMMON_OSR_SHIFT">I40E_GLPCI_CUR_WATMK_CLNT_COMMON_OSR_SHIFT</dfn>        16</u></td></tr>
<tr><th id="4132">4132</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_CUR_WATMK_CLNT_COMMON_OSR_MASK" data-ref="_M/I40E_GLPCI_CUR_WATMK_CLNT_COMMON_OSR_MASK">I40E_GLPCI_CUR_WATMK_CLNT_COMMON_OSR_MASK</dfn>         I40E_MASK(0xFFFF, I40E_GLPCI_CUR_WATMK_CLNT_COMMON_OSR_SHIFT)</u></td></tr>
<tr><th id="4133">4133</th><td></td></tr>
<tr><th id="4134">4134</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_LBARCTRL_PE_DB_SIZE_SHIFT" data-ref="_M/I40E_GLPCI_LBARCTRL_PE_DB_SIZE_SHIFT">I40E_GLPCI_LBARCTRL_PE_DB_SIZE_SHIFT</dfn>    4</u></td></tr>
<tr><th id="4135">4135</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_LBARCTRL_PE_DB_SIZE_MASK" data-ref="_M/I40E_GLPCI_LBARCTRL_PE_DB_SIZE_MASK">I40E_GLPCI_LBARCTRL_PE_DB_SIZE_MASK</dfn>     I40E_MASK(0x3, I40E_GLPCI_LBARCTRL_PE_DB_SIZE_SHIFT)</u></td></tr>
<tr><th id="4136">4136</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_LBARCTRL_VF_PE_DB_SIZE_SHIFT" data-ref="_M/I40E_GLPCI_LBARCTRL_VF_PE_DB_SIZE_SHIFT">I40E_GLPCI_LBARCTRL_VF_PE_DB_SIZE_SHIFT</dfn> 10</u></td></tr>
<tr><th id="4137">4137</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_LBARCTRL_VF_PE_DB_SIZE_MASK" data-ref="_M/I40E_GLPCI_LBARCTRL_VF_PE_DB_SIZE_MASK">I40E_GLPCI_LBARCTRL_VF_PE_DB_SIZE_MASK</dfn>  I40E_MASK(0x1, I40E_GLPCI_LBARCTRL_VF_PE_DB_SIZE_SHIFT)</u></td></tr>
<tr><th id="4138">4138</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_NPQ_CFG" data-ref="_M/I40E_GLPCI_NPQ_CFG">I40E_GLPCI_NPQ_CFG</dfn>                    0x0009CA00 /* Reset: PCIR */</u></td></tr>
<tr><th id="4139">4139</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_NPQ_CFG_EXTEND_TO_SHIFT" data-ref="_M/I40E_GLPCI_NPQ_CFG_EXTEND_TO_SHIFT">I40E_GLPCI_NPQ_CFG_EXTEND_TO_SHIFT</dfn>    0</u></td></tr>
<tr><th id="4140">4140</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_NPQ_CFG_EXTEND_TO_MASK" data-ref="_M/I40E_GLPCI_NPQ_CFG_EXTEND_TO_MASK">I40E_GLPCI_NPQ_CFG_EXTEND_TO_MASK</dfn>     I40E_MASK(0x1, I40E_GLPCI_NPQ_CFG_EXTEND_TO_SHIFT)</u></td></tr>
<tr><th id="4141">4141</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_NPQ_CFG_SMALL_TO_SHIFT" data-ref="_M/I40E_GLPCI_NPQ_CFG_SMALL_TO_SHIFT">I40E_GLPCI_NPQ_CFG_SMALL_TO_SHIFT</dfn>     1</u></td></tr>
<tr><th id="4142">4142</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_NPQ_CFG_SMALL_TO_MASK" data-ref="_M/I40E_GLPCI_NPQ_CFG_SMALL_TO_MASK">I40E_GLPCI_NPQ_CFG_SMALL_TO_MASK</dfn>      I40E_MASK(0x1, I40E_GLPCI_NPQ_CFG_SMALL_TO_SHIFT)</u></td></tr>
<tr><th id="4143">4143</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_NPQ_CFG_WEIGHT_AVG_SHIFT" data-ref="_M/I40E_GLPCI_NPQ_CFG_WEIGHT_AVG_SHIFT">I40E_GLPCI_NPQ_CFG_WEIGHT_AVG_SHIFT</dfn>   2</u></td></tr>
<tr><th id="4144">4144</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_NPQ_CFG_WEIGHT_AVG_MASK" data-ref="_M/I40E_GLPCI_NPQ_CFG_WEIGHT_AVG_MASK">I40E_GLPCI_NPQ_CFG_WEIGHT_AVG_MASK</dfn>    I40E_MASK(0xF, I40E_GLPCI_NPQ_CFG_WEIGHT_AVG_SHIFT)</u></td></tr>
<tr><th id="4145">4145</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_NPQ_CFG_NPQ_SPARE_SHIFT" data-ref="_M/I40E_GLPCI_NPQ_CFG_NPQ_SPARE_SHIFT">I40E_GLPCI_NPQ_CFG_NPQ_SPARE_SHIFT</dfn>    6</u></td></tr>
<tr><th id="4146">4146</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_NPQ_CFG_NPQ_SPARE_MASK" data-ref="_M/I40E_GLPCI_NPQ_CFG_NPQ_SPARE_MASK">I40E_GLPCI_NPQ_CFG_NPQ_SPARE_MASK</dfn>     I40E_MASK(0x3FF, I40E_GLPCI_NPQ_CFG_NPQ_SPARE_SHIFT)</u></td></tr>
<tr><th id="4147">4147</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_NPQ_CFG_NPQ_ERR_STAT_SHIFT" data-ref="_M/I40E_GLPCI_NPQ_CFG_NPQ_ERR_STAT_SHIFT">I40E_GLPCI_NPQ_CFG_NPQ_ERR_STAT_SHIFT</dfn> 16</u></td></tr>
<tr><th id="4148">4148</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_NPQ_CFG_NPQ_ERR_STAT_MASK" data-ref="_M/I40E_GLPCI_NPQ_CFG_NPQ_ERR_STAT_MASK">I40E_GLPCI_NPQ_CFG_NPQ_ERR_STAT_MASK</dfn>  I40E_MASK(0xF, I40E_GLPCI_NPQ_CFG_NPQ_ERR_STAT_SHIFT)</u></td></tr>
<tr><th id="4149">4149</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_WATMK_CLNT_PIPEMON" data-ref="_M/I40E_GLPCI_WATMK_CLNT_PIPEMON">I40E_GLPCI_WATMK_CLNT_PIPEMON</dfn>                  0x0009CA30 /* Reset: PCIR */</u></td></tr>
<tr><th id="4150">4150</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_WATMK_CLNT_PIPEMON_DATA_LINES_SHIFT" data-ref="_M/I40E_GLPCI_WATMK_CLNT_PIPEMON_DATA_LINES_SHIFT">I40E_GLPCI_WATMK_CLNT_PIPEMON_DATA_LINES_SHIFT</dfn> 0</u></td></tr>
<tr><th id="4151">4151</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_WATMK_CLNT_PIPEMON_DATA_LINES_MASK" data-ref="_M/I40E_GLPCI_WATMK_CLNT_PIPEMON_DATA_LINES_MASK">I40E_GLPCI_WATMK_CLNT_PIPEMON_DATA_LINES_MASK</dfn>  I40E_MASK(0xFFFF, I40E_GLPCI_WATMK_CLNT_PIPEMON_DATA_LINES_SHIFT)</u></td></tr>
<tr><th id="4152">4152</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_WATMK_MNG_ALWD" data-ref="_M/I40E_GLPCI_WATMK_MNG_ALWD">I40E_GLPCI_WATMK_MNG_ALWD</dfn>                  0x0009CB14 /* Reset: PCIR */</u></td></tr>
<tr><th id="4153">4153</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_WATMK_MNG_ALWD_DATA_LINES_SHIFT" data-ref="_M/I40E_GLPCI_WATMK_MNG_ALWD_DATA_LINES_SHIFT">I40E_GLPCI_WATMK_MNG_ALWD_DATA_LINES_SHIFT</dfn> 0</u></td></tr>
<tr><th id="4154">4154</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_WATMK_MNG_ALWD_DATA_LINES_MASK" data-ref="_M/I40E_GLPCI_WATMK_MNG_ALWD_DATA_LINES_MASK">I40E_GLPCI_WATMK_MNG_ALWD_DATA_LINES_MASK</dfn>  I40E_MASK(0xFFFF, I40E_GLPCI_WATMK_MNG_ALWD_DATA_LINES_SHIFT)</u></td></tr>
<tr><th id="4155">4155</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_WATMK_MNG_ALWD_OSR_SHIFT" data-ref="_M/I40E_GLPCI_WATMK_MNG_ALWD_OSR_SHIFT">I40E_GLPCI_WATMK_MNG_ALWD_OSR_SHIFT</dfn>        16</u></td></tr>
<tr><th id="4156">4156</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_WATMK_MNG_ALWD_OSR_MASK" data-ref="_M/I40E_GLPCI_WATMK_MNG_ALWD_OSR_MASK">I40E_GLPCI_WATMK_MNG_ALWD_OSR_MASK</dfn>         I40E_MASK(0xFFFF, I40E_GLPCI_WATMK_MNG_ALWD_OSR_SHIFT)</u></td></tr>
<tr><th id="4157">4157</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_WATMK_PMAT_ALWD" data-ref="_M/I40E_GLPCI_WATMK_PMAT_ALWD">I40E_GLPCI_WATMK_PMAT_ALWD</dfn>                  0x0009CB10 /* Reset: PCIR */</u></td></tr>
<tr><th id="4158">4158</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_WATMK_PMAT_ALWD_DATA_LINES_SHIFT" data-ref="_M/I40E_GLPCI_WATMK_PMAT_ALWD_DATA_LINES_SHIFT">I40E_GLPCI_WATMK_PMAT_ALWD_DATA_LINES_SHIFT</dfn> 0</u></td></tr>
<tr><th id="4159">4159</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_WATMK_PMAT_ALWD_DATA_LINES_MASK" data-ref="_M/I40E_GLPCI_WATMK_PMAT_ALWD_DATA_LINES_MASK">I40E_GLPCI_WATMK_PMAT_ALWD_DATA_LINES_MASK</dfn>  I40E_MASK(0xFFFF, I40E_GLPCI_WATMK_PMAT_ALWD_DATA_LINES_SHIFT)</u></td></tr>
<tr><th id="4160">4160</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_WATMK_PMAT_ALWD_OSR_SHIFT" data-ref="_M/I40E_GLPCI_WATMK_PMAT_ALWD_OSR_SHIFT">I40E_GLPCI_WATMK_PMAT_ALWD_OSR_SHIFT</dfn>        16</u></td></tr>
<tr><th id="4161">4161</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_WATMK_PMAT_ALWD_OSR_MASK" data-ref="_M/I40E_GLPCI_WATMK_PMAT_ALWD_OSR_MASK">I40E_GLPCI_WATMK_PMAT_ALWD_OSR_MASK</dfn>         I40E_MASK(0xFFFF, I40E_GLPCI_WATMK_PMAT_ALWD_OSR_SHIFT)</u></td></tr>
<tr><th id="4162">4162</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_WATMK_RLAN_ALWD" data-ref="_M/I40E_GLPCI_WATMK_RLAN_ALWD">I40E_GLPCI_WATMK_RLAN_ALWD</dfn>                  0x0009CB00 /* Reset: PCIR */</u></td></tr>
<tr><th id="4163">4163</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_WATMK_RLAN_ALWD_DATA_LINES_SHIFT" data-ref="_M/I40E_GLPCI_WATMK_RLAN_ALWD_DATA_LINES_SHIFT">I40E_GLPCI_WATMK_RLAN_ALWD_DATA_LINES_SHIFT</dfn> 0</u></td></tr>
<tr><th id="4164">4164</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_WATMK_RLAN_ALWD_DATA_LINES_MASK" data-ref="_M/I40E_GLPCI_WATMK_RLAN_ALWD_DATA_LINES_MASK">I40E_GLPCI_WATMK_RLAN_ALWD_DATA_LINES_MASK</dfn>  I40E_MASK(0xFFFF, I40E_GLPCI_WATMK_RLAN_ALWD_DATA_LINES_SHIFT)</u></td></tr>
<tr><th id="4165">4165</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_WATMK_RLAN_ALWD_OSR_SHIFT" data-ref="_M/I40E_GLPCI_WATMK_RLAN_ALWD_OSR_SHIFT">I40E_GLPCI_WATMK_RLAN_ALWD_OSR_SHIFT</dfn>        16</u></td></tr>
<tr><th id="4166">4166</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_WATMK_RLAN_ALWD_OSR_MASK" data-ref="_M/I40E_GLPCI_WATMK_RLAN_ALWD_OSR_MASK">I40E_GLPCI_WATMK_RLAN_ALWD_OSR_MASK</dfn>         I40E_MASK(0xFFFF, I40E_GLPCI_WATMK_RLAN_ALWD_OSR_SHIFT)</u></td></tr>
<tr><th id="4167">4167</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_WATMK_RXPE_ALWD" data-ref="_M/I40E_GLPCI_WATMK_RXPE_ALWD">I40E_GLPCI_WATMK_RXPE_ALWD</dfn>                  0x0009CB08 /* Reset: PCIR */</u></td></tr>
<tr><th id="4168">4168</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_WATMK_RXPE_ALWD_DATA_LINES_SHIFT" data-ref="_M/I40E_GLPCI_WATMK_RXPE_ALWD_DATA_LINES_SHIFT">I40E_GLPCI_WATMK_RXPE_ALWD_DATA_LINES_SHIFT</dfn> 0</u></td></tr>
<tr><th id="4169">4169</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_WATMK_RXPE_ALWD_DATA_LINES_MASK" data-ref="_M/I40E_GLPCI_WATMK_RXPE_ALWD_DATA_LINES_MASK">I40E_GLPCI_WATMK_RXPE_ALWD_DATA_LINES_MASK</dfn>  I40E_MASK(0xFFFF, I40E_GLPCI_WATMK_RXPE_ALWD_DATA_LINES_SHIFT)</u></td></tr>
<tr><th id="4170">4170</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_WATMK_RXPE_ALWD_OSR_SHIFT" data-ref="_M/I40E_GLPCI_WATMK_RXPE_ALWD_OSR_SHIFT">I40E_GLPCI_WATMK_RXPE_ALWD_OSR_SHIFT</dfn>        16</u></td></tr>
<tr><th id="4171">4171</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_WATMK_RXPE_ALWD_OSR_MASK" data-ref="_M/I40E_GLPCI_WATMK_RXPE_ALWD_OSR_MASK">I40E_GLPCI_WATMK_RXPE_ALWD_OSR_MASK</dfn>         I40E_MASK(0xFFFF, I40E_GLPCI_WATMK_RXPE_ALWD_OSR_SHIFT)</u></td></tr>
<tr><th id="4172">4172</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_WATMK_TLAN_ALWD" data-ref="_M/I40E_GLPCI_WATMK_TLAN_ALWD">I40E_GLPCI_WATMK_TLAN_ALWD</dfn>                  0x0009CB04 /* Reset: PCIR */</u></td></tr>
<tr><th id="4173">4173</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_WATMK_TLAN_ALWD_DATA_LINES_SHIFT" data-ref="_M/I40E_GLPCI_WATMK_TLAN_ALWD_DATA_LINES_SHIFT">I40E_GLPCI_WATMK_TLAN_ALWD_DATA_LINES_SHIFT</dfn> 0</u></td></tr>
<tr><th id="4174">4174</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_WATMK_TLAN_ALWD_DATA_LINES_MASK" data-ref="_M/I40E_GLPCI_WATMK_TLAN_ALWD_DATA_LINES_MASK">I40E_GLPCI_WATMK_TLAN_ALWD_DATA_LINES_MASK</dfn>  I40E_MASK(0xFFFF, I40E_GLPCI_WATMK_TLAN_ALWD_DATA_LINES_SHIFT)</u></td></tr>
<tr><th id="4175">4175</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_WATMK_TLAN_ALWD_OSR_SHIFT" data-ref="_M/I40E_GLPCI_WATMK_TLAN_ALWD_OSR_SHIFT">I40E_GLPCI_WATMK_TLAN_ALWD_OSR_SHIFT</dfn>        16</u></td></tr>
<tr><th id="4176">4176</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_WATMK_TLAN_ALWD_OSR_MASK" data-ref="_M/I40E_GLPCI_WATMK_TLAN_ALWD_OSR_MASK">I40E_GLPCI_WATMK_TLAN_ALWD_OSR_MASK</dfn>         I40E_MASK(0xFFFF, I40E_GLPCI_WATMK_TLAN_ALWD_OSR_SHIFT)</u></td></tr>
<tr><th id="4177">4177</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_WATMK_TPDU_ALWD" data-ref="_M/I40E_GLPCI_WATMK_TPDU_ALWD">I40E_GLPCI_WATMK_TPDU_ALWD</dfn>                  0x0009CB18 /* Reset: PCIR */</u></td></tr>
<tr><th id="4178">4178</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_WATMK_TPDU_ALWD_DATA_LINES_SHIFT" data-ref="_M/I40E_GLPCI_WATMK_TPDU_ALWD_DATA_LINES_SHIFT">I40E_GLPCI_WATMK_TPDU_ALWD_DATA_LINES_SHIFT</dfn> 0</u></td></tr>
<tr><th id="4179">4179</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_WATMK_TPDU_ALWD_DATA_LINES_MASK" data-ref="_M/I40E_GLPCI_WATMK_TPDU_ALWD_DATA_LINES_MASK">I40E_GLPCI_WATMK_TPDU_ALWD_DATA_LINES_MASK</dfn>  I40E_MASK(0xFFFF, I40E_GLPCI_WATMK_TPDU_ALWD_DATA_LINES_SHIFT)</u></td></tr>
<tr><th id="4180">4180</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_WATMK_TPDU_ALWD_OSR_SHIFT" data-ref="_M/I40E_GLPCI_WATMK_TPDU_ALWD_OSR_SHIFT">I40E_GLPCI_WATMK_TPDU_ALWD_OSR_SHIFT</dfn>        16</u></td></tr>
<tr><th id="4181">4181</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_WATMK_TPDU_ALWD_OSR_MASK" data-ref="_M/I40E_GLPCI_WATMK_TPDU_ALWD_OSR_MASK">I40E_GLPCI_WATMK_TPDU_ALWD_OSR_MASK</dfn>         I40E_MASK(0xFFFF, I40E_GLPCI_WATMK_TPDU_ALWD_OSR_SHIFT)</u></td></tr>
<tr><th id="4182">4182</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_WATMK_TXPE_ALWD" data-ref="_M/I40E_GLPCI_WATMK_TXPE_ALWD">I40E_GLPCI_WATMK_TXPE_ALWD</dfn>                  0x0009CB0c /* Reset: PCIR */</u></td></tr>
<tr><th id="4183">4183</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_WATMK_TXPE_ALWD_DATA_LINES_SHIFT" data-ref="_M/I40E_GLPCI_WATMK_TXPE_ALWD_DATA_LINES_SHIFT">I40E_GLPCI_WATMK_TXPE_ALWD_DATA_LINES_SHIFT</dfn> 0</u></td></tr>
<tr><th id="4184">4184</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_WATMK_TXPE_ALWD_DATA_LINES_MASK" data-ref="_M/I40E_GLPCI_WATMK_TXPE_ALWD_DATA_LINES_MASK">I40E_GLPCI_WATMK_TXPE_ALWD_DATA_LINES_MASK</dfn>  I40E_MASK(0xFFFF, I40E_GLPCI_WATMK_TXPE_ALWD_DATA_LINES_SHIFT)</u></td></tr>
<tr><th id="4185">4185</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_WATMK_TXPE_ALWD_OSR_SHIFT" data-ref="_M/I40E_GLPCI_WATMK_TXPE_ALWD_OSR_SHIFT">I40E_GLPCI_WATMK_TXPE_ALWD_OSR_SHIFT</dfn>        16</u></td></tr>
<tr><th id="4186">4186</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPCI_WATMK_TXPE_ALWD_OSR_MASK" data-ref="_M/I40E_GLPCI_WATMK_TXPE_ALWD_OSR_MASK">I40E_GLPCI_WATMK_TXPE_ALWD_OSR_MASK</dfn>         I40E_MASK(0xFFFF, I40E_GLPCI_WATMK_TXPE_ALWD_OSR_SHIFT)</u></td></tr>
<tr><th id="4187">4187</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPE_CPUSTATUS0" data-ref="_M/I40E_GLPE_CPUSTATUS0">I40E_GLPE_CPUSTATUS0</dfn>                    0x0000D040 /* Reset: PE_CORER */</u></td></tr>
<tr><th id="4188">4188</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPE_CPUSTATUS0_PECPUSTATUS0_SHIFT" data-ref="_M/I40E_GLPE_CPUSTATUS0_PECPUSTATUS0_SHIFT">I40E_GLPE_CPUSTATUS0_PECPUSTATUS0_SHIFT</dfn> 0</u></td></tr>
<tr><th id="4189">4189</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPE_CPUSTATUS0_PECPUSTATUS0_MASK" data-ref="_M/I40E_GLPE_CPUSTATUS0_PECPUSTATUS0_MASK">I40E_GLPE_CPUSTATUS0_PECPUSTATUS0_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_GLPE_CPUSTATUS0_PECPUSTATUS0_SHIFT)</u></td></tr>
<tr><th id="4190">4190</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPE_CPUSTATUS1" data-ref="_M/I40E_GLPE_CPUSTATUS1">I40E_GLPE_CPUSTATUS1</dfn>                    0x0000D044 /* Reset: PE_CORER */</u></td></tr>
<tr><th id="4191">4191</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPE_CPUSTATUS1_PECPUSTATUS1_SHIFT" data-ref="_M/I40E_GLPE_CPUSTATUS1_PECPUSTATUS1_SHIFT">I40E_GLPE_CPUSTATUS1_PECPUSTATUS1_SHIFT</dfn> 0</u></td></tr>
<tr><th id="4192">4192</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPE_CPUSTATUS1_PECPUSTATUS1_MASK" data-ref="_M/I40E_GLPE_CPUSTATUS1_PECPUSTATUS1_MASK">I40E_GLPE_CPUSTATUS1_PECPUSTATUS1_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_GLPE_CPUSTATUS1_PECPUSTATUS1_SHIFT)</u></td></tr>
<tr><th id="4193">4193</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPE_CPUSTATUS2" data-ref="_M/I40E_GLPE_CPUSTATUS2">I40E_GLPE_CPUSTATUS2</dfn>                    0x0000D048 /* Reset: PE_CORER */</u></td></tr>
<tr><th id="4194">4194</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPE_CPUSTATUS2_PECPUSTATUS2_SHIFT" data-ref="_M/I40E_GLPE_CPUSTATUS2_PECPUSTATUS2_SHIFT">I40E_GLPE_CPUSTATUS2_PECPUSTATUS2_SHIFT</dfn> 0</u></td></tr>
<tr><th id="4195">4195</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPE_CPUSTATUS2_PECPUSTATUS2_MASK" data-ref="_M/I40E_GLPE_CPUSTATUS2_PECPUSTATUS2_MASK">I40E_GLPE_CPUSTATUS2_PECPUSTATUS2_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_GLPE_CPUSTATUS2_PECPUSTATUS2_SHIFT)</u></td></tr>
<tr><th id="4196">4196</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPE_CPUTRIG0" data-ref="_M/I40E_GLPE_CPUTRIG0">I40E_GLPE_CPUTRIG0</dfn>                   0x0000D060 /* Reset: PE_CORER */</u></td></tr>
<tr><th id="4197">4197</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPE_CPUTRIG0_PECPUTRIG0_SHIFT" data-ref="_M/I40E_GLPE_CPUTRIG0_PECPUTRIG0_SHIFT">I40E_GLPE_CPUTRIG0_PECPUTRIG0_SHIFT</dfn>  0</u></td></tr>
<tr><th id="4198">4198</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPE_CPUTRIG0_PECPUTRIG0_MASK" data-ref="_M/I40E_GLPE_CPUTRIG0_PECPUTRIG0_MASK">I40E_GLPE_CPUTRIG0_PECPUTRIG0_MASK</dfn>   I40E_MASK(0xFFFF, I40E_GLPE_CPUTRIG0_PECPUTRIG0_SHIFT)</u></td></tr>
<tr><th id="4199">4199</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPE_CPUTRIG0_TEPREQUEST0_SHIFT" data-ref="_M/I40E_GLPE_CPUTRIG0_TEPREQUEST0_SHIFT">I40E_GLPE_CPUTRIG0_TEPREQUEST0_SHIFT</dfn> 17</u></td></tr>
<tr><th id="4200">4200</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPE_CPUTRIG0_TEPREQUEST0_MASK" data-ref="_M/I40E_GLPE_CPUTRIG0_TEPREQUEST0_MASK">I40E_GLPE_CPUTRIG0_TEPREQUEST0_MASK</dfn>  I40E_MASK(0x1, I40E_GLPE_CPUTRIG0_TEPREQUEST0_SHIFT)</u></td></tr>
<tr><th id="4201">4201</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPE_CPUTRIG0_OOPREQUEST0_SHIFT" data-ref="_M/I40E_GLPE_CPUTRIG0_OOPREQUEST0_SHIFT">I40E_GLPE_CPUTRIG0_OOPREQUEST0_SHIFT</dfn> 18</u></td></tr>
<tr><th id="4202">4202</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPE_CPUTRIG0_OOPREQUEST0_MASK" data-ref="_M/I40E_GLPE_CPUTRIG0_OOPREQUEST0_MASK">I40E_GLPE_CPUTRIG0_OOPREQUEST0_MASK</dfn>  I40E_MASK(0x1, I40E_GLPE_CPUTRIG0_OOPREQUEST0_SHIFT)</u></td></tr>
<tr><th id="4203">4203</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPE_DUAL40_RUPM" data-ref="_M/I40E_GLPE_DUAL40_RUPM">I40E_GLPE_DUAL40_RUPM</dfn>                     0x0000DA04 /* Reset: PE_CORER */</u></td></tr>
<tr><th id="4204">4204</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPE_DUAL40_RUPM_DUAL_40G_MODE_SHIFT" data-ref="_M/I40E_GLPE_DUAL40_RUPM_DUAL_40G_MODE_SHIFT">I40E_GLPE_DUAL40_RUPM_DUAL_40G_MODE_SHIFT</dfn> 0</u></td></tr>
<tr><th id="4205">4205</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPE_DUAL40_RUPM_DUAL_40G_MODE_MASK" data-ref="_M/I40E_GLPE_DUAL40_RUPM_DUAL_40G_MODE_MASK">I40E_GLPE_DUAL40_RUPM_DUAL_40G_MODE_MASK</dfn>  I40E_MASK(0x1, I40E_GLPE_DUAL40_RUPM_DUAL_40G_MODE_SHIFT)</u></td></tr>
<tr><th id="4206">4206</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPE_PFAEQEDROPCNT" data-ref="_M/I40E_GLPE_PFAEQEDROPCNT">I40E_GLPE_PFAEQEDROPCNT</dfn>(_i)               (0x00131440 + ((_i) * 4)) /* _i=0...15 */ /* Reset: CORER */</u></td></tr>
<tr><th id="4207">4207</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPE_PFAEQEDROPCNT_MAX_INDEX" data-ref="_M/I40E_GLPE_PFAEQEDROPCNT_MAX_INDEX">I40E_GLPE_PFAEQEDROPCNT_MAX_INDEX</dfn>         15</u></td></tr>
<tr><th id="4208">4208</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPE_PFAEQEDROPCNT_AEQEDROPCNT_SHIFT" data-ref="_M/I40E_GLPE_PFAEQEDROPCNT_AEQEDROPCNT_SHIFT">I40E_GLPE_PFAEQEDROPCNT_AEQEDROPCNT_SHIFT</dfn> 0</u></td></tr>
<tr><th id="4209">4209</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPE_PFAEQEDROPCNT_AEQEDROPCNT_MASK" data-ref="_M/I40E_GLPE_PFAEQEDROPCNT_AEQEDROPCNT_MASK">I40E_GLPE_PFAEQEDROPCNT_AEQEDROPCNT_MASK</dfn>  I40E_MASK(0xFFFF, I40E_GLPE_PFAEQEDROPCNT_AEQEDROPCNT_SHIFT)</u></td></tr>
<tr><th id="4210">4210</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPE_PFCEQEDROPCNT" data-ref="_M/I40E_GLPE_PFCEQEDROPCNT">I40E_GLPE_PFCEQEDROPCNT</dfn>(_i)               (0x001313C0 + ((_i) * 4)) /* _i=0...15 */ /* Reset: CORER */</u></td></tr>
<tr><th id="4211">4211</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPE_PFCEQEDROPCNT_MAX_INDEX" data-ref="_M/I40E_GLPE_PFCEQEDROPCNT_MAX_INDEX">I40E_GLPE_PFCEQEDROPCNT_MAX_INDEX</dfn>         15</u></td></tr>
<tr><th id="4212">4212</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPE_PFCEQEDROPCNT_CEQEDROPCNT_SHIFT" data-ref="_M/I40E_GLPE_PFCEQEDROPCNT_CEQEDROPCNT_SHIFT">I40E_GLPE_PFCEQEDROPCNT_CEQEDROPCNT_SHIFT</dfn> 0</u></td></tr>
<tr><th id="4213">4213</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPE_PFCEQEDROPCNT_CEQEDROPCNT_MASK" data-ref="_M/I40E_GLPE_PFCEQEDROPCNT_CEQEDROPCNT_MASK">I40E_GLPE_PFCEQEDROPCNT_CEQEDROPCNT_MASK</dfn>  I40E_MASK(0xFFFF, I40E_GLPE_PFCEQEDROPCNT_CEQEDROPCNT_SHIFT)</u></td></tr>
<tr><th id="4214">4214</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPE_PFCQEDROPCNT" data-ref="_M/I40E_GLPE_PFCQEDROPCNT">I40E_GLPE_PFCQEDROPCNT</dfn>(_i)              (0x00131340 + ((_i) * 4)) /* _i=0...15 */ /* Reset: CORER */</u></td></tr>
<tr><th id="4215">4215</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPE_PFCQEDROPCNT_MAX_INDEX" data-ref="_M/I40E_GLPE_PFCQEDROPCNT_MAX_INDEX">I40E_GLPE_PFCQEDROPCNT_MAX_INDEX</dfn>        15</u></td></tr>
<tr><th id="4216">4216</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPE_PFCQEDROPCNT_CQEDROPCNT_SHIFT" data-ref="_M/I40E_GLPE_PFCQEDROPCNT_CQEDROPCNT_SHIFT">I40E_GLPE_PFCQEDROPCNT_CQEDROPCNT_SHIFT</dfn> 0</u></td></tr>
<tr><th id="4217">4217</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPE_PFCQEDROPCNT_CQEDROPCNT_MASK" data-ref="_M/I40E_GLPE_PFCQEDROPCNT_CQEDROPCNT_MASK">I40E_GLPE_PFCQEDROPCNT_CQEDROPCNT_MASK</dfn>  I40E_MASK(0xFFFF, I40E_GLPE_PFCQEDROPCNT_CQEDROPCNT_SHIFT)</u></td></tr>
<tr><th id="4218">4218</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPE_RUPM_CQPPOOL" data-ref="_M/I40E_GLPE_RUPM_CQPPOOL">I40E_GLPE_RUPM_CQPPOOL</dfn>                0x0000DACC /* Reset: PE_CORER */</u></td></tr>
<tr><th id="4219">4219</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPE_RUPM_CQPPOOL_CQPSPADS_SHIFT" data-ref="_M/I40E_GLPE_RUPM_CQPPOOL_CQPSPADS_SHIFT">I40E_GLPE_RUPM_CQPPOOL_CQPSPADS_SHIFT</dfn> 0</u></td></tr>
<tr><th id="4220">4220</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPE_RUPM_CQPPOOL_CQPSPADS_MASK" data-ref="_M/I40E_GLPE_RUPM_CQPPOOL_CQPSPADS_MASK">I40E_GLPE_RUPM_CQPPOOL_CQPSPADS_MASK</dfn>  I40E_MASK(0xFF, I40E_GLPE_RUPM_CQPPOOL_CQPSPADS_SHIFT)</u></td></tr>
<tr><th id="4221">4221</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPE_RUPM_FLRPOOL" data-ref="_M/I40E_GLPE_RUPM_FLRPOOL">I40E_GLPE_RUPM_FLRPOOL</dfn>                0x0000DAC4 /* Reset: PE_CORER */</u></td></tr>
<tr><th id="4222">4222</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPE_RUPM_FLRPOOL_FLRSPADS_SHIFT" data-ref="_M/I40E_GLPE_RUPM_FLRPOOL_FLRSPADS_SHIFT">I40E_GLPE_RUPM_FLRPOOL_FLRSPADS_SHIFT</dfn> 0</u></td></tr>
<tr><th id="4223">4223</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPE_RUPM_FLRPOOL_FLRSPADS_MASK" data-ref="_M/I40E_GLPE_RUPM_FLRPOOL_FLRSPADS_MASK">I40E_GLPE_RUPM_FLRPOOL_FLRSPADS_MASK</dfn>  I40E_MASK(0xFF, I40E_GLPE_RUPM_FLRPOOL_FLRSPADS_SHIFT)</u></td></tr>
<tr><th id="4224">4224</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPE_RUPM_GCTL" data-ref="_M/I40E_GLPE_RUPM_GCTL">I40E_GLPE_RUPM_GCTL</dfn>                   0x0000DA00 /* Reset: PE_CORER */</u></td></tr>
<tr><th id="4225">4225</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPE_RUPM_GCTL_ALLOFFTH_SHIFT" data-ref="_M/I40E_GLPE_RUPM_GCTL_ALLOFFTH_SHIFT">I40E_GLPE_RUPM_GCTL_ALLOFFTH_SHIFT</dfn>    0</u></td></tr>
<tr><th id="4226">4226</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPE_RUPM_GCTL_ALLOFFTH_MASK" data-ref="_M/I40E_GLPE_RUPM_GCTL_ALLOFFTH_MASK">I40E_GLPE_RUPM_GCTL_ALLOFFTH_MASK</dfn>     I40E_MASK(0xFF, I40E_GLPE_RUPM_GCTL_ALLOFFTH_SHIFT)</u></td></tr>
<tr><th id="4227">4227</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPE_RUPM_GCTL_RUPM_P0_DIS_SHIFT" data-ref="_M/I40E_GLPE_RUPM_GCTL_RUPM_P0_DIS_SHIFT">I40E_GLPE_RUPM_GCTL_RUPM_P0_DIS_SHIFT</dfn> 26</u></td></tr>
<tr><th id="4228">4228</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPE_RUPM_GCTL_RUPM_P0_DIS_MASK" data-ref="_M/I40E_GLPE_RUPM_GCTL_RUPM_P0_DIS_MASK">I40E_GLPE_RUPM_GCTL_RUPM_P0_DIS_MASK</dfn>  I40E_MASK(0x1, I40E_GLPE_RUPM_GCTL_RUPM_P0_DIS_SHIFT)</u></td></tr>
<tr><th id="4229">4229</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPE_RUPM_GCTL_RUPM_P1_DIS_SHIFT" data-ref="_M/I40E_GLPE_RUPM_GCTL_RUPM_P1_DIS_SHIFT">I40E_GLPE_RUPM_GCTL_RUPM_P1_DIS_SHIFT</dfn> 27</u></td></tr>
<tr><th id="4230">4230</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPE_RUPM_GCTL_RUPM_P1_DIS_MASK" data-ref="_M/I40E_GLPE_RUPM_GCTL_RUPM_P1_DIS_MASK">I40E_GLPE_RUPM_GCTL_RUPM_P1_DIS_MASK</dfn>  I40E_MASK(0x1, I40E_GLPE_RUPM_GCTL_RUPM_P1_DIS_SHIFT)</u></td></tr>
<tr><th id="4231">4231</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPE_RUPM_GCTL_RUPM_P2_DIS_SHIFT" data-ref="_M/I40E_GLPE_RUPM_GCTL_RUPM_P2_DIS_SHIFT">I40E_GLPE_RUPM_GCTL_RUPM_P2_DIS_SHIFT</dfn> 28</u></td></tr>
<tr><th id="4232">4232</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPE_RUPM_GCTL_RUPM_P2_DIS_MASK" data-ref="_M/I40E_GLPE_RUPM_GCTL_RUPM_P2_DIS_MASK">I40E_GLPE_RUPM_GCTL_RUPM_P2_DIS_MASK</dfn>  I40E_MASK(0x1, I40E_GLPE_RUPM_GCTL_RUPM_P2_DIS_SHIFT)</u></td></tr>
<tr><th id="4233">4233</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPE_RUPM_GCTL_RUPM_P3_DIS_SHIFT" data-ref="_M/I40E_GLPE_RUPM_GCTL_RUPM_P3_DIS_SHIFT">I40E_GLPE_RUPM_GCTL_RUPM_P3_DIS_SHIFT</dfn> 29</u></td></tr>
<tr><th id="4234">4234</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPE_RUPM_GCTL_RUPM_P3_DIS_MASK" data-ref="_M/I40E_GLPE_RUPM_GCTL_RUPM_P3_DIS_MASK">I40E_GLPE_RUPM_GCTL_RUPM_P3_DIS_MASK</dfn>  I40E_MASK(0x1, I40E_GLPE_RUPM_GCTL_RUPM_P3_DIS_SHIFT)</u></td></tr>
<tr><th id="4235">4235</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPE_RUPM_GCTL_RUPM_DIS_SHIFT" data-ref="_M/I40E_GLPE_RUPM_GCTL_RUPM_DIS_SHIFT">I40E_GLPE_RUPM_GCTL_RUPM_DIS_SHIFT</dfn>    30</u></td></tr>
<tr><th id="4236">4236</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPE_RUPM_GCTL_RUPM_DIS_MASK" data-ref="_M/I40E_GLPE_RUPM_GCTL_RUPM_DIS_MASK">I40E_GLPE_RUPM_GCTL_RUPM_DIS_MASK</dfn>     I40E_MASK(0x1, I40E_GLPE_RUPM_GCTL_RUPM_DIS_SHIFT)</u></td></tr>
<tr><th id="4237">4237</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPE_RUPM_GCTL_SWLB_MODE_SHIFT" data-ref="_M/I40E_GLPE_RUPM_GCTL_SWLB_MODE_SHIFT">I40E_GLPE_RUPM_GCTL_SWLB_MODE_SHIFT</dfn>   31</u></td></tr>
<tr><th id="4238">4238</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPE_RUPM_GCTL_SWLB_MODE_MASK" data-ref="_M/I40E_GLPE_RUPM_GCTL_SWLB_MODE_MASK">I40E_GLPE_RUPM_GCTL_SWLB_MODE_MASK</dfn>    I40E_MASK(0x1, I40E_GLPE_RUPM_GCTL_SWLB_MODE_SHIFT)</u></td></tr>
<tr><th id="4239">4239</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPE_RUPM_PTXPOOL" data-ref="_M/I40E_GLPE_RUPM_PTXPOOL">I40E_GLPE_RUPM_PTXPOOL</dfn>                0x0000DAC8 /* Reset: PE_CORER */</u></td></tr>
<tr><th id="4240">4240</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPE_RUPM_PTXPOOL_PTXSPADS_SHIFT" data-ref="_M/I40E_GLPE_RUPM_PTXPOOL_PTXSPADS_SHIFT">I40E_GLPE_RUPM_PTXPOOL_PTXSPADS_SHIFT</dfn> 0</u></td></tr>
<tr><th id="4241">4241</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPE_RUPM_PTXPOOL_PTXSPADS_MASK" data-ref="_M/I40E_GLPE_RUPM_PTXPOOL_PTXSPADS_MASK">I40E_GLPE_RUPM_PTXPOOL_PTXSPADS_MASK</dfn>  I40E_MASK(0xFF, I40E_GLPE_RUPM_PTXPOOL_PTXSPADS_SHIFT)</u></td></tr>
<tr><th id="4242">4242</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPE_RUPM_PUSHPOOL" data-ref="_M/I40E_GLPE_RUPM_PUSHPOOL">I40E_GLPE_RUPM_PUSHPOOL</dfn>                 0x0000DAC0 /* Reset: PE_CORER */</u></td></tr>
<tr><th id="4243">4243</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPE_RUPM_PUSHPOOL_PUSHSPADS_SHIFT" data-ref="_M/I40E_GLPE_RUPM_PUSHPOOL_PUSHSPADS_SHIFT">I40E_GLPE_RUPM_PUSHPOOL_PUSHSPADS_SHIFT</dfn> 0</u></td></tr>
<tr><th id="4244">4244</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPE_RUPM_PUSHPOOL_PUSHSPADS_MASK" data-ref="_M/I40E_GLPE_RUPM_PUSHPOOL_PUSHSPADS_MASK">I40E_GLPE_RUPM_PUSHPOOL_PUSHSPADS_MASK</dfn>  I40E_MASK(0xFF, I40E_GLPE_RUPM_PUSHPOOL_PUSHSPADS_SHIFT)</u></td></tr>
<tr><th id="4245">4245</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPE_RUPM_TXHOST_EN" data-ref="_M/I40E_GLPE_RUPM_TXHOST_EN">I40E_GLPE_RUPM_TXHOST_EN</dfn>                 0x0000DA08 /* Reset: PE_CORER */</u></td></tr>
<tr><th id="4246">4246</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPE_RUPM_TXHOST_EN_TXHOST_EN_SHIFT" data-ref="_M/I40E_GLPE_RUPM_TXHOST_EN_TXHOST_EN_SHIFT">I40E_GLPE_RUPM_TXHOST_EN_TXHOST_EN_SHIFT</dfn> 0</u></td></tr>
<tr><th id="4247">4247</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPE_RUPM_TXHOST_EN_TXHOST_EN_MASK" data-ref="_M/I40E_GLPE_RUPM_TXHOST_EN_TXHOST_EN_MASK">I40E_GLPE_RUPM_TXHOST_EN_TXHOST_EN_MASK</dfn>  I40E_MASK(0x1, I40E_GLPE_RUPM_TXHOST_EN_TXHOST_EN_SHIFT)</u></td></tr>
<tr><th id="4248">4248</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPE_VFAEQEDROPCNT" data-ref="_M/I40E_GLPE_VFAEQEDROPCNT">I40E_GLPE_VFAEQEDROPCNT</dfn>(_i)               (0x00132540 + ((_i) * 4)) /* _i=0...31 */ /* Reset: CORER */</u></td></tr>
<tr><th id="4249">4249</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPE_VFAEQEDROPCNT_MAX_INDEX" data-ref="_M/I40E_GLPE_VFAEQEDROPCNT_MAX_INDEX">I40E_GLPE_VFAEQEDROPCNT_MAX_INDEX</dfn>         31</u></td></tr>
<tr><th id="4250">4250</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPE_VFAEQEDROPCNT_AEQEDROPCNT_SHIFT" data-ref="_M/I40E_GLPE_VFAEQEDROPCNT_AEQEDROPCNT_SHIFT">I40E_GLPE_VFAEQEDROPCNT_AEQEDROPCNT_SHIFT</dfn> 0</u></td></tr>
<tr><th id="4251">4251</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPE_VFAEQEDROPCNT_AEQEDROPCNT_MASK" data-ref="_M/I40E_GLPE_VFAEQEDROPCNT_AEQEDROPCNT_MASK">I40E_GLPE_VFAEQEDROPCNT_AEQEDROPCNT_MASK</dfn>  I40E_MASK(0xFFFF, I40E_GLPE_VFAEQEDROPCNT_AEQEDROPCNT_SHIFT)</u></td></tr>
<tr><th id="4252">4252</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPE_VFCEQEDROPCNT" data-ref="_M/I40E_GLPE_VFCEQEDROPCNT">I40E_GLPE_VFCEQEDROPCNT</dfn>(_i)               (0x00132440 + ((_i) * 4)) /* _i=0...31 */ /* Reset: CORER */</u></td></tr>
<tr><th id="4253">4253</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPE_VFCEQEDROPCNT_MAX_INDEX" data-ref="_M/I40E_GLPE_VFCEQEDROPCNT_MAX_INDEX">I40E_GLPE_VFCEQEDROPCNT_MAX_INDEX</dfn>         31</u></td></tr>
<tr><th id="4254">4254</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPE_VFCEQEDROPCNT_CEQEDROPCNT_SHIFT" data-ref="_M/I40E_GLPE_VFCEQEDROPCNT_CEQEDROPCNT_SHIFT">I40E_GLPE_VFCEQEDROPCNT_CEQEDROPCNT_SHIFT</dfn> 0</u></td></tr>
<tr><th id="4255">4255</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPE_VFCEQEDROPCNT_CEQEDROPCNT_MASK" data-ref="_M/I40E_GLPE_VFCEQEDROPCNT_CEQEDROPCNT_MASK">I40E_GLPE_VFCEQEDROPCNT_CEQEDROPCNT_MASK</dfn>  I40E_MASK(0xFFFF, I40E_GLPE_VFCEQEDROPCNT_CEQEDROPCNT_SHIFT)</u></td></tr>
<tr><th id="4256">4256</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPE_VFCQEDROPCNT" data-ref="_M/I40E_GLPE_VFCQEDROPCNT">I40E_GLPE_VFCQEDROPCNT</dfn>(_i)              (0x00132340 + ((_i) * 4)) /* _i=0...31 */ /* Reset: CORER */</u></td></tr>
<tr><th id="4257">4257</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPE_VFCQEDROPCNT_MAX_INDEX" data-ref="_M/I40E_GLPE_VFCQEDROPCNT_MAX_INDEX">I40E_GLPE_VFCQEDROPCNT_MAX_INDEX</dfn>        31</u></td></tr>
<tr><th id="4258">4258</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPE_VFCQEDROPCNT_CQEDROPCNT_SHIFT" data-ref="_M/I40E_GLPE_VFCQEDROPCNT_CQEDROPCNT_SHIFT">I40E_GLPE_VFCQEDROPCNT_CQEDROPCNT_SHIFT</dfn> 0</u></td></tr>
<tr><th id="4259">4259</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPE_VFCQEDROPCNT_CQEDROPCNT_MASK" data-ref="_M/I40E_GLPE_VFCQEDROPCNT_CQEDROPCNT_MASK">I40E_GLPE_VFCQEDROPCNT_CQEDROPCNT_MASK</dfn>  I40E_MASK(0xFFFF, I40E_GLPE_VFCQEDROPCNT_CQEDROPCNT_SHIFT)</u></td></tr>
<tr><th id="4260">4260</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPE_VFFLMOBJCTRL" data-ref="_M/I40E_GLPE_VFFLMOBJCTRL">I40E_GLPE_VFFLMOBJCTRL</dfn>(_i)                  (0x0000D400 + ((_i) * 4)) /* _i=0...31 */ /* Reset: PE_CORER */</u></td></tr>
<tr><th id="4261">4261</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPE_VFFLMOBJCTRL_MAX_INDEX" data-ref="_M/I40E_GLPE_VFFLMOBJCTRL_MAX_INDEX">I40E_GLPE_VFFLMOBJCTRL_MAX_INDEX</dfn>            31</u></td></tr>
<tr><th id="4262">4262</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPE_VFFLMOBJCTRL_XMIT_BLOCKSIZE_SHIFT" data-ref="_M/I40E_GLPE_VFFLMOBJCTRL_XMIT_BLOCKSIZE_SHIFT">I40E_GLPE_VFFLMOBJCTRL_XMIT_BLOCKSIZE_SHIFT</dfn> 0</u></td></tr>
<tr><th id="4263">4263</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPE_VFFLMOBJCTRL_XMIT_BLOCKSIZE_MASK" data-ref="_M/I40E_GLPE_VFFLMOBJCTRL_XMIT_BLOCKSIZE_MASK">I40E_GLPE_VFFLMOBJCTRL_XMIT_BLOCKSIZE_MASK</dfn>  I40E_MASK(0x7, I40E_GLPE_VFFLMOBJCTRL_XMIT_BLOCKSIZE_SHIFT)</u></td></tr>
<tr><th id="4264">4264</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPE_VFFLMOBJCTRL_Q1_BLOCKSIZE_SHIFT" data-ref="_M/I40E_GLPE_VFFLMOBJCTRL_Q1_BLOCKSIZE_SHIFT">I40E_GLPE_VFFLMOBJCTRL_Q1_BLOCKSIZE_SHIFT</dfn>   8</u></td></tr>
<tr><th id="4265">4265</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPE_VFFLMOBJCTRL_Q1_BLOCKSIZE_MASK" data-ref="_M/I40E_GLPE_VFFLMOBJCTRL_Q1_BLOCKSIZE_MASK">I40E_GLPE_VFFLMOBJCTRL_Q1_BLOCKSIZE_MASK</dfn>    I40E_MASK(0x7, I40E_GLPE_VFFLMOBJCTRL_Q1_BLOCKSIZE_SHIFT)</u></td></tr>
<tr><th id="4266">4266</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPE_VFFLMQ1ALLOCERR" data-ref="_M/I40E_GLPE_VFFLMQ1ALLOCERR">I40E_GLPE_VFFLMQ1ALLOCERR</dfn>(_i)               (0x0000C700 + ((_i) * 4)) /* _i=0...31 */ /* Reset: PE_CORER */</u></td></tr>
<tr><th id="4267">4267</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPE_VFFLMQ1ALLOCERR_MAX_INDEX" data-ref="_M/I40E_GLPE_VFFLMQ1ALLOCERR_MAX_INDEX">I40E_GLPE_VFFLMQ1ALLOCERR_MAX_INDEX</dfn>         31</u></td></tr>
<tr><th id="4268">4268</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPE_VFFLMQ1ALLOCERR_ERROR_COUNT_SHIFT" data-ref="_M/I40E_GLPE_VFFLMQ1ALLOCERR_ERROR_COUNT_SHIFT">I40E_GLPE_VFFLMQ1ALLOCERR_ERROR_COUNT_SHIFT</dfn> 0</u></td></tr>
<tr><th id="4269">4269</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPE_VFFLMQ1ALLOCERR_ERROR_COUNT_MASK" data-ref="_M/I40E_GLPE_VFFLMQ1ALLOCERR_ERROR_COUNT_MASK">I40E_GLPE_VFFLMQ1ALLOCERR_ERROR_COUNT_MASK</dfn>  I40E_MASK(0xFFFF, I40E_GLPE_VFFLMQ1ALLOCERR_ERROR_COUNT_SHIFT)</u></td></tr>
<tr><th id="4270">4270</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPE_VFFLMXMITALLOCERR" data-ref="_M/I40E_GLPE_VFFLMXMITALLOCERR">I40E_GLPE_VFFLMXMITALLOCERR</dfn>(_i)               (0x0000C600 + ((_i) * 4)) /* _i=0...31 */ /* Reset: PE_CORER */</u></td></tr>
<tr><th id="4271">4271</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPE_VFFLMXMITALLOCERR_MAX_INDEX" data-ref="_M/I40E_GLPE_VFFLMXMITALLOCERR_MAX_INDEX">I40E_GLPE_VFFLMXMITALLOCERR_MAX_INDEX</dfn>         31</u></td></tr>
<tr><th id="4272">4272</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPE_VFFLMXMITALLOCERR_ERROR_COUNT_SHIFT" data-ref="_M/I40E_GLPE_VFFLMXMITALLOCERR_ERROR_COUNT_SHIFT">I40E_GLPE_VFFLMXMITALLOCERR_ERROR_COUNT_SHIFT</dfn> 0</u></td></tr>
<tr><th id="4273">4273</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPE_VFFLMXMITALLOCERR_ERROR_COUNT_MASK" data-ref="_M/I40E_GLPE_VFFLMXMITALLOCERR_ERROR_COUNT_MASK">I40E_GLPE_VFFLMXMITALLOCERR_ERROR_COUNT_MASK</dfn>  I40E_MASK(0xFFFF, I40E_GLPE_VFFLMXMITALLOCERR_ERROR_COUNT_SHIFT)</u></td></tr>
<tr><th id="4274">4274</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPE_VFUDACTRL" data-ref="_M/I40E_GLPE_VFUDACTRL">I40E_GLPE_VFUDACTRL</dfn>(_i)                    (0x0000C000 + ((_i) * 4)) /* _i=0...31 */ /* Reset: PE_CORER */</u></td></tr>
<tr><th id="4275">4275</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPE_VFUDACTRL_MAX_INDEX" data-ref="_M/I40E_GLPE_VFUDACTRL_MAX_INDEX">I40E_GLPE_VFUDACTRL_MAX_INDEX</dfn>              31</u></td></tr>
<tr><th id="4276">4276</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPE_VFUDACTRL_IPV4MCFRAGRESBP_SHIFT" data-ref="_M/I40E_GLPE_VFUDACTRL_IPV4MCFRAGRESBP_SHIFT">I40E_GLPE_VFUDACTRL_IPV4MCFRAGRESBP_SHIFT</dfn>  0</u></td></tr>
<tr><th id="4277">4277</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPE_VFUDACTRL_IPV4MCFRAGRESBP_MASK" data-ref="_M/I40E_GLPE_VFUDACTRL_IPV4MCFRAGRESBP_MASK">I40E_GLPE_VFUDACTRL_IPV4MCFRAGRESBP_MASK</dfn>   I40E_MASK(0x1, I40E_GLPE_VFUDACTRL_IPV4MCFRAGRESBP_SHIFT)</u></td></tr>
<tr><th id="4278">4278</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPE_VFUDACTRL_IPV4UCFRAGRESBP_SHIFT" data-ref="_M/I40E_GLPE_VFUDACTRL_IPV4UCFRAGRESBP_SHIFT">I40E_GLPE_VFUDACTRL_IPV4UCFRAGRESBP_SHIFT</dfn>  1</u></td></tr>
<tr><th id="4279">4279</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPE_VFUDACTRL_IPV4UCFRAGRESBP_MASK" data-ref="_M/I40E_GLPE_VFUDACTRL_IPV4UCFRAGRESBP_MASK">I40E_GLPE_VFUDACTRL_IPV4UCFRAGRESBP_MASK</dfn>   I40E_MASK(0x1, I40E_GLPE_VFUDACTRL_IPV4UCFRAGRESBP_SHIFT)</u></td></tr>
<tr><th id="4280">4280</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPE_VFUDACTRL_IPV6MCFRAGRESBP_SHIFT" data-ref="_M/I40E_GLPE_VFUDACTRL_IPV6MCFRAGRESBP_SHIFT">I40E_GLPE_VFUDACTRL_IPV6MCFRAGRESBP_SHIFT</dfn>  2</u></td></tr>
<tr><th id="4281">4281</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPE_VFUDACTRL_IPV6MCFRAGRESBP_MASK" data-ref="_M/I40E_GLPE_VFUDACTRL_IPV6MCFRAGRESBP_MASK">I40E_GLPE_VFUDACTRL_IPV6MCFRAGRESBP_MASK</dfn>   I40E_MASK(0x1, I40E_GLPE_VFUDACTRL_IPV6MCFRAGRESBP_SHIFT)</u></td></tr>
<tr><th id="4282">4282</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPE_VFUDACTRL_IPV6UCFRAGRESBP_SHIFT" data-ref="_M/I40E_GLPE_VFUDACTRL_IPV6UCFRAGRESBP_SHIFT">I40E_GLPE_VFUDACTRL_IPV6UCFRAGRESBP_SHIFT</dfn>  3</u></td></tr>
<tr><th id="4283">4283</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPE_VFUDACTRL_IPV6UCFRAGRESBP_MASK" data-ref="_M/I40E_GLPE_VFUDACTRL_IPV6UCFRAGRESBP_MASK">I40E_GLPE_VFUDACTRL_IPV6UCFRAGRESBP_MASK</dfn>   I40E_MASK(0x1, I40E_GLPE_VFUDACTRL_IPV6UCFRAGRESBP_SHIFT)</u></td></tr>
<tr><th id="4284">4284</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPE_VFUDACTRL_UDPMCFRAGRESFAIL_SHIFT" data-ref="_M/I40E_GLPE_VFUDACTRL_UDPMCFRAGRESFAIL_SHIFT">I40E_GLPE_VFUDACTRL_UDPMCFRAGRESFAIL_SHIFT</dfn> 4</u></td></tr>
<tr><th id="4285">4285</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPE_VFUDACTRL_UDPMCFRAGRESFAIL_MASK" data-ref="_M/I40E_GLPE_VFUDACTRL_UDPMCFRAGRESFAIL_MASK">I40E_GLPE_VFUDACTRL_UDPMCFRAGRESFAIL_MASK</dfn>  I40E_MASK(0x1, I40E_GLPE_VFUDACTRL_UDPMCFRAGRESFAIL_SHIFT)</u></td></tr>
<tr><th id="4286">4286</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPE_VFUDAUCFBQPN" data-ref="_M/I40E_GLPE_VFUDAUCFBQPN">I40E_GLPE_VFUDAUCFBQPN</dfn>(_i)         (0x0000C100 + ((_i) * 4)) /* _i=0...31 */ /* Reset: PE_CORER */</u></td></tr>
<tr><th id="4287">4287</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPE_VFUDAUCFBQPN_MAX_INDEX" data-ref="_M/I40E_GLPE_VFUDAUCFBQPN_MAX_INDEX">I40E_GLPE_VFUDAUCFBQPN_MAX_INDEX</dfn>   31</u></td></tr>
<tr><th id="4288">4288</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPE_VFUDAUCFBQPN_QPN_SHIFT" data-ref="_M/I40E_GLPE_VFUDAUCFBQPN_QPN_SHIFT">I40E_GLPE_VFUDAUCFBQPN_QPN_SHIFT</dfn>   0</u></td></tr>
<tr><th id="4289">4289</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPE_VFUDAUCFBQPN_QPN_MASK" data-ref="_M/I40E_GLPE_VFUDAUCFBQPN_QPN_MASK">I40E_GLPE_VFUDAUCFBQPN_QPN_MASK</dfn>    I40E_MASK(0x3FFFF, I40E_GLPE_VFUDAUCFBQPN_QPN_SHIFT)</u></td></tr>
<tr><th id="4290">4290</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPE_VFUDAUCFBQPN_VALID_SHIFT" data-ref="_M/I40E_GLPE_VFUDAUCFBQPN_VALID_SHIFT">I40E_GLPE_VFUDAUCFBQPN_VALID_SHIFT</dfn> 31</u></td></tr>
<tr><th id="4291">4291</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPE_VFUDAUCFBQPN_VALID_MASK" data-ref="_M/I40E_GLPE_VFUDAUCFBQPN_VALID_MASK">I40E_GLPE_VFUDAUCFBQPN_VALID_MASK</dfn>  I40E_MASK(0x1, I40E_GLPE_VFUDAUCFBQPN_VALID_SHIFT)</u></td></tr>
<tr><th id="4292">4292</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPE_AEQALLOC" data-ref="_M/I40E_PFPE_AEQALLOC">I40E_PFPE_AEQALLOC</dfn>               0x00131180 /* Reset: PFR */</u></td></tr>
<tr><th id="4293">4293</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPE_AEQALLOC_AECOUNT_SHIFT" data-ref="_M/I40E_PFPE_AEQALLOC_AECOUNT_SHIFT">I40E_PFPE_AEQALLOC_AECOUNT_SHIFT</dfn> 0</u></td></tr>
<tr><th id="4294">4294</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPE_AEQALLOC_AECOUNT_MASK" data-ref="_M/I40E_PFPE_AEQALLOC_AECOUNT_MASK">I40E_PFPE_AEQALLOC_AECOUNT_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_PFPE_AEQALLOC_AECOUNT_SHIFT)</u></td></tr>
<tr><th id="4295">4295</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPE_CCQPHIGH" data-ref="_M/I40E_PFPE_CCQPHIGH">I40E_PFPE_CCQPHIGH</dfn>                  0x00008200 /* Reset: PFR */</u></td></tr>
<tr><th id="4296">4296</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPE_CCQPHIGH_PECCQPHIGH_SHIFT" data-ref="_M/I40E_PFPE_CCQPHIGH_PECCQPHIGH_SHIFT">I40E_PFPE_CCQPHIGH_PECCQPHIGH_SHIFT</dfn> 0</u></td></tr>
<tr><th id="4297">4297</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPE_CCQPHIGH_PECCQPHIGH_MASK" data-ref="_M/I40E_PFPE_CCQPHIGH_PECCQPHIGH_MASK">I40E_PFPE_CCQPHIGH_PECCQPHIGH_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_PFPE_CCQPHIGH_PECCQPHIGH_SHIFT)</u></td></tr>
<tr><th id="4298">4298</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPE_CCQPLOW" data-ref="_M/I40E_PFPE_CCQPLOW">I40E_PFPE_CCQPLOW</dfn>                 0x00008180 /* Reset: PFR */</u></td></tr>
<tr><th id="4299">4299</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPE_CCQPLOW_PECCQPLOW_SHIFT" data-ref="_M/I40E_PFPE_CCQPLOW_PECCQPLOW_SHIFT">I40E_PFPE_CCQPLOW_PECCQPLOW_SHIFT</dfn> 0</u></td></tr>
<tr><th id="4300">4300</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPE_CCQPLOW_PECCQPLOW_MASK" data-ref="_M/I40E_PFPE_CCQPLOW_PECCQPLOW_MASK">I40E_PFPE_CCQPLOW_PECCQPLOW_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_PFPE_CCQPLOW_PECCQPLOW_SHIFT)</u></td></tr>
<tr><th id="4301">4301</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPE_CCQPSTATUS" data-ref="_M/I40E_PFPE_CCQPSTATUS">I40E_PFPE_CCQPSTATUS</dfn>                   0x00008100 /* Reset: PFR */</u></td></tr>
<tr><th id="4302">4302</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPE_CCQPSTATUS_CCQP_DONE_SHIFT" data-ref="_M/I40E_PFPE_CCQPSTATUS_CCQP_DONE_SHIFT">I40E_PFPE_CCQPSTATUS_CCQP_DONE_SHIFT</dfn>   0</u></td></tr>
<tr><th id="4303">4303</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPE_CCQPSTATUS_CCQP_DONE_MASK" data-ref="_M/I40E_PFPE_CCQPSTATUS_CCQP_DONE_MASK">I40E_PFPE_CCQPSTATUS_CCQP_DONE_MASK</dfn>    I40E_MASK(0x1, I40E_PFPE_CCQPSTATUS_CCQP_DONE_SHIFT)</u></td></tr>
<tr><th id="4304">4304</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPE_CCQPSTATUS_HMC_PROFILE_SHIFT" data-ref="_M/I40E_PFPE_CCQPSTATUS_HMC_PROFILE_SHIFT">I40E_PFPE_CCQPSTATUS_HMC_PROFILE_SHIFT</dfn> 4</u></td></tr>
<tr><th id="4305">4305</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPE_CCQPSTATUS_HMC_PROFILE_MASK" data-ref="_M/I40E_PFPE_CCQPSTATUS_HMC_PROFILE_MASK">I40E_PFPE_CCQPSTATUS_HMC_PROFILE_MASK</dfn>  I40E_MASK(0x7, I40E_PFPE_CCQPSTATUS_HMC_PROFILE_SHIFT)</u></td></tr>
<tr><th id="4306">4306</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPE_CCQPSTATUS_RDMA_EN_VFS_SHIFT" data-ref="_M/I40E_PFPE_CCQPSTATUS_RDMA_EN_VFS_SHIFT">I40E_PFPE_CCQPSTATUS_RDMA_EN_VFS_SHIFT</dfn> 16</u></td></tr>
<tr><th id="4307">4307</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPE_CCQPSTATUS_RDMA_EN_VFS_MASK" data-ref="_M/I40E_PFPE_CCQPSTATUS_RDMA_EN_VFS_MASK">I40E_PFPE_CCQPSTATUS_RDMA_EN_VFS_MASK</dfn>  I40E_MASK(0x3F, I40E_PFPE_CCQPSTATUS_RDMA_EN_VFS_SHIFT)</u></td></tr>
<tr><th id="4308">4308</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPE_CCQPSTATUS_CCQP_ERR_SHIFT" data-ref="_M/I40E_PFPE_CCQPSTATUS_CCQP_ERR_SHIFT">I40E_PFPE_CCQPSTATUS_CCQP_ERR_SHIFT</dfn>    31</u></td></tr>
<tr><th id="4309">4309</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPE_CCQPSTATUS_CCQP_ERR_MASK" data-ref="_M/I40E_PFPE_CCQPSTATUS_CCQP_ERR_MASK">I40E_PFPE_CCQPSTATUS_CCQP_ERR_MASK</dfn>     I40E_MASK(0x1, I40E_PFPE_CCQPSTATUS_CCQP_ERR_SHIFT)</u></td></tr>
<tr><th id="4310">4310</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPE_CQACK" data-ref="_M/I40E_PFPE_CQACK">I40E_PFPE_CQACK</dfn>              0x00131100 /* Reset: PFR */</u></td></tr>
<tr><th id="4311">4311</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPE_CQACK_PECQID_SHIFT" data-ref="_M/I40E_PFPE_CQACK_PECQID_SHIFT">I40E_PFPE_CQACK_PECQID_SHIFT</dfn> 0</u></td></tr>
<tr><th id="4312">4312</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPE_CQACK_PECQID_MASK" data-ref="_M/I40E_PFPE_CQACK_PECQID_MASK">I40E_PFPE_CQACK_PECQID_MASK</dfn>  I40E_MASK(0x1FFFF, I40E_PFPE_CQACK_PECQID_SHIFT)</u></td></tr>
<tr><th id="4313">4313</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPE_CQARM" data-ref="_M/I40E_PFPE_CQARM">I40E_PFPE_CQARM</dfn>              0x00131080 /* Reset: PFR */</u></td></tr>
<tr><th id="4314">4314</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPE_CQARM_PECQID_SHIFT" data-ref="_M/I40E_PFPE_CQARM_PECQID_SHIFT">I40E_PFPE_CQARM_PECQID_SHIFT</dfn> 0</u></td></tr>
<tr><th id="4315">4315</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPE_CQARM_PECQID_MASK" data-ref="_M/I40E_PFPE_CQARM_PECQID_MASK">I40E_PFPE_CQARM_PECQID_MASK</dfn>  I40E_MASK(0x1FFFF, I40E_PFPE_CQARM_PECQID_SHIFT)</u></td></tr>
<tr><th id="4316">4316</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPE_CQPDB" data-ref="_M/I40E_PFPE_CQPDB">I40E_PFPE_CQPDB</dfn>              0x00008000 /* Reset: PFR */</u></td></tr>
<tr><th id="4317">4317</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPE_CQPDB_WQHEAD_SHIFT" data-ref="_M/I40E_PFPE_CQPDB_WQHEAD_SHIFT">I40E_PFPE_CQPDB_WQHEAD_SHIFT</dfn> 0</u></td></tr>
<tr><th id="4318">4318</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPE_CQPDB_WQHEAD_MASK" data-ref="_M/I40E_PFPE_CQPDB_WQHEAD_MASK">I40E_PFPE_CQPDB_WQHEAD_MASK</dfn>  I40E_MASK(0x7FF, I40E_PFPE_CQPDB_WQHEAD_SHIFT)</u></td></tr>
<tr><th id="4319">4319</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPE_CQPERRCODES" data-ref="_M/I40E_PFPE_CQPERRCODES">I40E_PFPE_CQPERRCODES</dfn>                      0x00008880 /* Reset: PFR */</u></td></tr>
<tr><th id="4320">4320</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPE_CQPERRCODES_CQP_MINOR_CODE_SHIFT" data-ref="_M/I40E_PFPE_CQPERRCODES_CQP_MINOR_CODE_SHIFT">I40E_PFPE_CQPERRCODES_CQP_MINOR_CODE_SHIFT</dfn> 0</u></td></tr>
<tr><th id="4321">4321</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPE_CQPERRCODES_CQP_MINOR_CODE_MASK" data-ref="_M/I40E_PFPE_CQPERRCODES_CQP_MINOR_CODE_MASK">I40E_PFPE_CQPERRCODES_CQP_MINOR_CODE_MASK</dfn>  I40E_MASK(0xFFFF, I40E_PFPE_CQPERRCODES_CQP_MINOR_CODE_SHIFT)</u></td></tr>
<tr><th id="4322">4322</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPE_CQPERRCODES_CQP_MAJOR_CODE_SHIFT" data-ref="_M/I40E_PFPE_CQPERRCODES_CQP_MAJOR_CODE_SHIFT">I40E_PFPE_CQPERRCODES_CQP_MAJOR_CODE_SHIFT</dfn> 16</u></td></tr>
<tr><th id="4323">4323</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPE_CQPERRCODES_CQP_MAJOR_CODE_MASK" data-ref="_M/I40E_PFPE_CQPERRCODES_CQP_MAJOR_CODE_MASK">I40E_PFPE_CQPERRCODES_CQP_MAJOR_CODE_MASK</dfn>  I40E_MASK(0xFFFF, I40E_PFPE_CQPERRCODES_CQP_MAJOR_CODE_SHIFT)</u></td></tr>
<tr><th id="4324">4324</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPE_CQPTAIL" data-ref="_M/I40E_PFPE_CQPTAIL">I40E_PFPE_CQPTAIL</dfn>                  0x00008080 /* Reset: PFR */</u></td></tr>
<tr><th id="4325">4325</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPE_CQPTAIL_WQTAIL_SHIFT" data-ref="_M/I40E_PFPE_CQPTAIL_WQTAIL_SHIFT">I40E_PFPE_CQPTAIL_WQTAIL_SHIFT</dfn>     0</u></td></tr>
<tr><th id="4326">4326</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPE_CQPTAIL_WQTAIL_MASK" data-ref="_M/I40E_PFPE_CQPTAIL_WQTAIL_MASK">I40E_PFPE_CQPTAIL_WQTAIL_MASK</dfn>      I40E_MASK(0x7FF, I40E_PFPE_CQPTAIL_WQTAIL_SHIFT)</u></td></tr>
<tr><th id="4327">4327</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPE_CQPTAIL_CQP_OP_ERR_SHIFT" data-ref="_M/I40E_PFPE_CQPTAIL_CQP_OP_ERR_SHIFT">I40E_PFPE_CQPTAIL_CQP_OP_ERR_SHIFT</dfn> 31</u></td></tr>
<tr><th id="4328">4328</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPE_CQPTAIL_CQP_OP_ERR_MASK" data-ref="_M/I40E_PFPE_CQPTAIL_CQP_OP_ERR_MASK">I40E_PFPE_CQPTAIL_CQP_OP_ERR_MASK</dfn>  I40E_MASK(0x1, I40E_PFPE_CQPTAIL_CQP_OP_ERR_SHIFT)</u></td></tr>
<tr><th id="4329">4329</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPE_FLMQ1ALLOCERR" data-ref="_M/I40E_PFPE_FLMQ1ALLOCERR">I40E_PFPE_FLMQ1ALLOCERR</dfn>                   0x00008980 /* Reset: PFR */</u></td></tr>
<tr><th id="4330">4330</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPE_FLMQ1ALLOCERR_ERROR_COUNT_SHIFT" data-ref="_M/I40E_PFPE_FLMQ1ALLOCERR_ERROR_COUNT_SHIFT">I40E_PFPE_FLMQ1ALLOCERR_ERROR_COUNT_SHIFT</dfn> 0</u></td></tr>
<tr><th id="4331">4331</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPE_FLMQ1ALLOCERR_ERROR_COUNT_MASK" data-ref="_M/I40E_PFPE_FLMQ1ALLOCERR_ERROR_COUNT_MASK">I40E_PFPE_FLMQ1ALLOCERR_ERROR_COUNT_MASK</dfn>  I40E_MASK(0xFFFF, I40E_PFPE_FLMQ1ALLOCERR_ERROR_COUNT_SHIFT)</u></td></tr>
<tr><th id="4332">4332</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPE_FLMXMITALLOCERR" data-ref="_M/I40E_PFPE_FLMXMITALLOCERR">I40E_PFPE_FLMXMITALLOCERR</dfn>                   0x00008900 /* Reset: PFR */</u></td></tr>
<tr><th id="4333">4333</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPE_FLMXMITALLOCERR_ERROR_COUNT_SHIFT" data-ref="_M/I40E_PFPE_FLMXMITALLOCERR_ERROR_COUNT_SHIFT">I40E_PFPE_FLMXMITALLOCERR_ERROR_COUNT_SHIFT</dfn> 0</u></td></tr>
<tr><th id="4334">4334</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPE_FLMXMITALLOCERR_ERROR_COUNT_MASK" data-ref="_M/I40E_PFPE_FLMXMITALLOCERR_ERROR_COUNT_MASK">I40E_PFPE_FLMXMITALLOCERR_ERROR_COUNT_MASK</dfn>  I40E_MASK(0xFFFF, I40E_PFPE_FLMXMITALLOCERR_ERROR_COUNT_SHIFT)</u></td></tr>
<tr><th id="4335">4335</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPE_IPCONFIG0" data-ref="_M/I40E_PFPE_IPCONFIG0">I40E_PFPE_IPCONFIG0</dfn>                        0x00008280 /* Reset: PFR */</u></td></tr>
<tr><th id="4336">4336</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPE_IPCONFIG0_PEIPID_SHIFT" data-ref="_M/I40E_PFPE_IPCONFIG0_PEIPID_SHIFT">I40E_PFPE_IPCONFIG0_PEIPID_SHIFT</dfn>           0</u></td></tr>
<tr><th id="4337">4337</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPE_IPCONFIG0_PEIPID_MASK" data-ref="_M/I40E_PFPE_IPCONFIG0_PEIPID_MASK">I40E_PFPE_IPCONFIG0_PEIPID_MASK</dfn>            I40E_MASK(0xFFFF, I40E_PFPE_IPCONFIG0_PEIPID_SHIFT)</u></td></tr>
<tr><th id="4338">4338</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPE_IPCONFIG0_USEENTIREIDRANGE_SHIFT" data-ref="_M/I40E_PFPE_IPCONFIG0_USEENTIREIDRANGE_SHIFT">I40E_PFPE_IPCONFIG0_USEENTIREIDRANGE_SHIFT</dfn> 16</u></td></tr>
<tr><th id="4339">4339</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPE_IPCONFIG0_USEENTIREIDRANGE_MASK" data-ref="_M/I40E_PFPE_IPCONFIG0_USEENTIREIDRANGE_MASK">I40E_PFPE_IPCONFIG0_USEENTIREIDRANGE_MASK</dfn>  I40E_MASK(0x1, I40E_PFPE_IPCONFIG0_USEENTIREIDRANGE_SHIFT)</u></td></tr>
<tr><th id="4340">4340</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPE_MRTEIDXMASK" data-ref="_M/I40E_PFPE_MRTEIDXMASK">I40E_PFPE_MRTEIDXMASK</dfn>                       0x00008600 /* Reset: PFR */</u></td></tr>
<tr><th id="4341">4341</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPE_MRTEIDXMASK_MRTEIDXMASKBITS_SHIFT" data-ref="_M/I40E_PFPE_MRTEIDXMASK_MRTEIDXMASKBITS_SHIFT">I40E_PFPE_MRTEIDXMASK_MRTEIDXMASKBITS_SHIFT</dfn> 0</u></td></tr>
<tr><th id="4342">4342</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPE_MRTEIDXMASK_MRTEIDXMASKBITS_MASK" data-ref="_M/I40E_PFPE_MRTEIDXMASK_MRTEIDXMASKBITS_MASK">I40E_PFPE_MRTEIDXMASK_MRTEIDXMASKBITS_MASK</dfn>  I40E_MASK(0x1F, I40E_PFPE_MRTEIDXMASK_MRTEIDXMASKBITS_SHIFT)</u></td></tr>
<tr><th id="4343">4343</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPE_RCVUNEXPECTEDERROR" data-ref="_M/I40E_PFPE_RCVUNEXPECTEDERROR">I40E_PFPE_RCVUNEXPECTEDERROR</dfn>                        0x00008680 /* Reset: PFR */</u></td></tr>
<tr><th id="4344">4344</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPE_RCVUNEXPECTEDERROR_TCP_RX_UNEXP_ERR_SHIFT" data-ref="_M/I40E_PFPE_RCVUNEXPECTEDERROR_TCP_RX_UNEXP_ERR_SHIFT">I40E_PFPE_RCVUNEXPECTEDERROR_TCP_RX_UNEXP_ERR_SHIFT</dfn> 0</u></td></tr>
<tr><th id="4345">4345</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPE_RCVUNEXPECTEDERROR_TCP_RX_UNEXP_ERR_MASK" data-ref="_M/I40E_PFPE_RCVUNEXPECTEDERROR_TCP_RX_UNEXP_ERR_MASK">I40E_PFPE_RCVUNEXPECTEDERROR_TCP_RX_UNEXP_ERR_MASK</dfn>  I40E_MASK(0xFFFFFF, I40E_PFPE_RCVUNEXPECTEDERROR_TCP_RX_UNEXP_ERR_SHIFT)</u></td></tr>
<tr><th id="4346">4346</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPE_TCPNOWTIMER" data-ref="_M/I40E_PFPE_TCPNOWTIMER">I40E_PFPE_TCPNOWTIMER</dfn>               0x00008580 /* Reset: PFR */</u></td></tr>
<tr><th id="4347">4347</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPE_TCPNOWTIMER_TCP_NOW_SHIFT" data-ref="_M/I40E_PFPE_TCPNOWTIMER_TCP_NOW_SHIFT">I40E_PFPE_TCPNOWTIMER_TCP_NOW_SHIFT</dfn> 0</u></td></tr>
<tr><th id="4348">4348</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPE_TCPNOWTIMER_TCP_NOW_MASK" data-ref="_M/I40E_PFPE_TCPNOWTIMER_TCP_NOW_MASK">I40E_PFPE_TCPNOWTIMER_TCP_NOW_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_PFPE_TCPNOWTIMER_TCP_NOW_SHIFT)</u></td></tr>
<tr><th id="4349">4349</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPE_UDACTRL" data-ref="_M/I40E_PFPE_UDACTRL">I40E_PFPE_UDACTRL</dfn>                        0x00008700 /* Reset: PFR */</u></td></tr>
<tr><th id="4350">4350</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPE_UDACTRL_IPV4MCFRAGRESBP_SHIFT" data-ref="_M/I40E_PFPE_UDACTRL_IPV4MCFRAGRESBP_SHIFT">I40E_PFPE_UDACTRL_IPV4MCFRAGRESBP_SHIFT</dfn>  0</u></td></tr>
<tr><th id="4351">4351</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPE_UDACTRL_IPV4MCFRAGRESBP_MASK" data-ref="_M/I40E_PFPE_UDACTRL_IPV4MCFRAGRESBP_MASK">I40E_PFPE_UDACTRL_IPV4MCFRAGRESBP_MASK</dfn>   I40E_MASK(0x1, I40E_PFPE_UDACTRL_IPV4MCFRAGRESBP_SHIFT)</u></td></tr>
<tr><th id="4352">4352</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPE_UDACTRL_IPV4UCFRAGRESBP_SHIFT" data-ref="_M/I40E_PFPE_UDACTRL_IPV4UCFRAGRESBP_SHIFT">I40E_PFPE_UDACTRL_IPV4UCFRAGRESBP_SHIFT</dfn>  1</u></td></tr>
<tr><th id="4353">4353</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPE_UDACTRL_IPV4UCFRAGRESBP_MASK" data-ref="_M/I40E_PFPE_UDACTRL_IPV4UCFRAGRESBP_MASK">I40E_PFPE_UDACTRL_IPV4UCFRAGRESBP_MASK</dfn>   I40E_MASK(0x1, I40E_PFPE_UDACTRL_IPV4UCFRAGRESBP_SHIFT)</u></td></tr>
<tr><th id="4354">4354</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPE_UDACTRL_IPV6MCFRAGRESBP_SHIFT" data-ref="_M/I40E_PFPE_UDACTRL_IPV6MCFRAGRESBP_SHIFT">I40E_PFPE_UDACTRL_IPV6MCFRAGRESBP_SHIFT</dfn>  2</u></td></tr>
<tr><th id="4355">4355</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPE_UDACTRL_IPV6MCFRAGRESBP_MASK" data-ref="_M/I40E_PFPE_UDACTRL_IPV6MCFRAGRESBP_MASK">I40E_PFPE_UDACTRL_IPV6MCFRAGRESBP_MASK</dfn>   I40E_MASK(0x1, I40E_PFPE_UDACTRL_IPV6MCFRAGRESBP_SHIFT)</u></td></tr>
<tr><th id="4356">4356</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPE_UDACTRL_IPV6UCFRAGRESBP_SHIFT" data-ref="_M/I40E_PFPE_UDACTRL_IPV6UCFRAGRESBP_SHIFT">I40E_PFPE_UDACTRL_IPV6UCFRAGRESBP_SHIFT</dfn>  3</u></td></tr>
<tr><th id="4357">4357</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPE_UDACTRL_IPV6UCFRAGRESBP_MASK" data-ref="_M/I40E_PFPE_UDACTRL_IPV6UCFRAGRESBP_MASK">I40E_PFPE_UDACTRL_IPV6UCFRAGRESBP_MASK</dfn>   I40E_MASK(0x1, I40E_PFPE_UDACTRL_IPV6UCFRAGRESBP_SHIFT)</u></td></tr>
<tr><th id="4358">4358</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPE_UDACTRL_UDPMCFRAGRESFAIL_SHIFT" data-ref="_M/I40E_PFPE_UDACTRL_UDPMCFRAGRESFAIL_SHIFT">I40E_PFPE_UDACTRL_UDPMCFRAGRESFAIL_SHIFT</dfn> 4</u></td></tr>
<tr><th id="4359">4359</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPE_UDACTRL_UDPMCFRAGRESFAIL_MASK" data-ref="_M/I40E_PFPE_UDACTRL_UDPMCFRAGRESFAIL_MASK">I40E_PFPE_UDACTRL_UDPMCFRAGRESFAIL_MASK</dfn>  I40E_MASK(0x1, I40E_PFPE_UDACTRL_UDPMCFRAGRESFAIL_SHIFT)</u></td></tr>
<tr><th id="4360">4360</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPE_UDAUCFBQPN" data-ref="_M/I40E_PFPE_UDAUCFBQPN">I40E_PFPE_UDAUCFBQPN</dfn>             0x00008780 /* Reset: PFR */</u></td></tr>
<tr><th id="4361">4361</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPE_UDAUCFBQPN_QPN_SHIFT" data-ref="_M/I40E_PFPE_UDAUCFBQPN_QPN_SHIFT">I40E_PFPE_UDAUCFBQPN_QPN_SHIFT</dfn>   0</u></td></tr>
<tr><th id="4362">4362</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPE_UDAUCFBQPN_QPN_MASK" data-ref="_M/I40E_PFPE_UDAUCFBQPN_QPN_MASK">I40E_PFPE_UDAUCFBQPN_QPN_MASK</dfn>    I40E_MASK(0x3FFFF, I40E_PFPE_UDAUCFBQPN_QPN_SHIFT)</u></td></tr>
<tr><th id="4363">4363</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPE_UDAUCFBQPN_VALID_SHIFT" data-ref="_M/I40E_PFPE_UDAUCFBQPN_VALID_SHIFT">I40E_PFPE_UDAUCFBQPN_VALID_SHIFT</dfn> 31</u></td></tr>
<tr><th id="4364">4364</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPE_UDAUCFBQPN_VALID_MASK" data-ref="_M/I40E_PFPE_UDAUCFBQPN_VALID_MASK">I40E_PFPE_UDAUCFBQPN_VALID_MASK</dfn>  I40E_MASK(0x1, I40E_PFPE_UDAUCFBQPN_VALID_SHIFT)</u></td></tr>
<tr><th id="4365">4365</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPE_WQEALLOC" data-ref="_M/I40E_PFPE_WQEALLOC">I40E_PFPE_WQEALLOC</dfn>                      0x00138C00 /* Reset: PFR */</u></td></tr>
<tr><th id="4366">4366</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPE_WQEALLOC_PEQPID_SHIFT" data-ref="_M/I40E_PFPE_WQEALLOC_PEQPID_SHIFT">I40E_PFPE_WQEALLOC_PEQPID_SHIFT</dfn>         0</u></td></tr>
<tr><th id="4367">4367</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPE_WQEALLOC_PEQPID_MASK" data-ref="_M/I40E_PFPE_WQEALLOC_PEQPID_MASK">I40E_PFPE_WQEALLOC_PEQPID_MASK</dfn>          I40E_MASK(0x3FFFF, I40E_PFPE_WQEALLOC_PEQPID_SHIFT)</u></td></tr>
<tr><th id="4368">4368</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPE_WQEALLOC_WQE_DESC_INDEX_SHIFT" data-ref="_M/I40E_PFPE_WQEALLOC_WQE_DESC_INDEX_SHIFT">I40E_PFPE_WQEALLOC_WQE_DESC_INDEX_SHIFT</dfn> 20</u></td></tr>
<tr><th id="4369">4369</th><td><u>#define <dfn class="macro" id="_M/I40E_PFPE_WQEALLOC_WQE_DESC_INDEX_MASK" data-ref="_M/I40E_PFPE_WQEALLOC_WQE_DESC_INDEX_MASK">I40E_PFPE_WQEALLOC_WQE_DESC_INDEX_MASK</dfn>  I40E_MASK(0xFFF, I40E_PFPE_WQEALLOC_WQE_DESC_INDEX_SHIFT)</u></td></tr>
<tr><th id="4370">4370</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTDCB_RLPMC" data-ref="_M/I40E_PRTDCB_RLPMC">I40E_PRTDCB_RLPMC</dfn>              0x0001F140 /* Reset: PE_CORER */</u></td></tr>
<tr><th id="4371">4371</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTDCB_RLPMC_TC2PFC_SHIFT" data-ref="_M/I40E_PRTDCB_RLPMC_TC2PFC_SHIFT">I40E_PRTDCB_RLPMC_TC2PFC_SHIFT</dfn> 0</u></td></tr>
<tr><th id="4372">4372</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTDCB_RLPMC_TC2PFC_MASK" data-ref="_M/I40E_PRTDCB_RLPMC_TC2PFC_MASK">I40E_PRTDCB_RLPMC_TC2PFC_MASK</dfn>  I40E_MASK(0xFF, I40E_PRTDCB_RLPMC_TC2PFC_SHIFT)</u></td></tr>
<tr><th id="4373">4373</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTDCB_TCMSTC_RLPM" data-ref="_M/I40E_PRTDCB_TCMSTC_RLPM">I40E_PRTDCB_TCMSTC_RLPM</dfn>(_i)        (0x0001F040 + ((_i) * 32)) /* _i=0...7 */ /* Reset: PE_CORER */</u></td></tr>
<tr><th id="4374">4374</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTDCB_TCMSTC_RLPM_MAX_INDEX" data-ref="_M/I40E_PRTDCB_TCMSTC_RLPM_MAX_INDEX">I40E_PRTDCB_TCMSTC_RLPM_MAX_INDEX</dfn>  7</u></td></tr>
<tr><th id="4375">4375</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTDCB_TCMSTC_RLPM_MSTC_SHIFT" data-ref="_M/I40E_PRTDCB_TCMSTC_RLPM_MSTC_SHIFT">I40E_PRTDCB_TCMSTC_RLPM_MSTC_SHIFT</dfn> 0</u></td></tr>
<tr><th id="4376">4376</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTDCB_TCMSTC_RLPM_MSTC_MASK" data-ref="_M/I40E_PRTDCB_TCMSTC_RLPM_MSTC_MASK">I40E_PRTDCB_TCMSTC_RLPM_MSTC_MASK</dfn>  I40E_MASK(0xFFFFF, I40E_PRTDCB_TCMSTC_RLPM_MSTC_SHIFT)</u></td></tr>
<tr><th id="4377">4377</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTDCB_TCPMC_RLPM" data-ref="_M/I40E_PRTDCB_TCPMC_RLPM">I40E_PRTDCB_TCPMC_RLPM</dfn>                 0x0001F1A0 /* Reset: PE_CORER */</u></td></tr>
<tr><th id="4378">4378</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTDCB_TCPMC_RLPM_CPM_SHIFT" data-ref="_M/I40E_PRTDCB_TCPMC_RLPM_CPM_SHIFT">I40E_PRTDCB_TCPMC_RLPM_CPM_SHIFT</dfn>       0</u></td></tr>
<tr><th id="4379">4379</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTDCB_TCPMC_RLPM_CPM_MASK" data-ref="_M/I40E_PRTDCB_TCPMC_RLPM_CPM_MASK">I40E_PRTDCB_TCPMC_RLPM_CPM_MASK</dfn>        I40E_MASK(0x1FFF, I40E_PRTDCB_TCPMC_RLPM_CPM_SHIFT)</u></td></tr>
<tr><th id="4380">4380</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTDCB_TCPMC_RLPM_LLTC_SHIFT" data-ref="_M/I40E_PRTDCB_TCPMC_RLPM_LLTC_SHIFT">I40E_PRTDCB_TCPMC_RLPM_LLTC_SHIFT</dfn>      13</u></td></tr>
<tr><th id="4381">4381</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTDCB_TCPMC_RLPM_LLTC_MASK" data-ref="_M/I40E_PRTDCB_TCPMC_RLPM_LLTC_MASK">I40E_PRTDCB_TCPMC_RLPM_LLTC_MASK</dfn>       I40E_MASK(0xFF, I40E_PRTDCB_TCPMC_RLPM_LLTC_SHIFT)</u></td></tr>
<tr><th id="4382">4382</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTDCB_TCPMC_RLPM_TCPM_MODE_SHIFT" data-ref="_M/I40E_PRTDCB_TCPMC_RLPM_TCPM_MODE_SHIFT">I40E_PRTDCB_TCPMC_RLPM_TCPM_MODE_SHIFT</dfn> 30</u></td></tr>
<tr><th id="4383">4383</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTDCB_TCPMC_RLPM_TCPM_MODE_MASK" data-ref="_M/I40E_PRTDCB_TCPMC_RLPM_TCPM_MODE_MASK">I40E_PRTDCB_TCPMC_RLPM_TCPM_MODE_MASK</dfn>  I40E_MASK(0x1, I40E_PRTDCB_TCPMC_RLPM_TCPM_MODE_SHIFT)</u></td></tr>
<tr><th id="4384">4384</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTE_RUPM_TCCNTR03" data-ref="_M/I40E_PRTE_RUPM_TCCNTR03">I40E_PRTE_RUPM_TCCNTR03</dfn>                0x0000DAE0 /* Reset: PE_CORER */</u></td></tr>
<tr><th id="4385">4385</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTE_RUPM_TCCNTR03_TC0COUNT_SHIFT" data-ref="_M/I40E_PRTE_RUPM_TCCNTR03_TC0COUNT_SHIFT">I40E_PRTE_RUPM_TCCNTR03_TC0COUNT_SHIFT</dfn> 0</u></td></tr>
<tr><th id="4386">4386</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTE_RUPM_TCCNTR03_TC0COUNT_MASK" data-ref="_M/I40E_PRTE_RUPM_TCCNTR03_TC0COUNT_MASK">I40E_PRTE_RUPM_TCCNTR03_TC0COUNT_MASK</dfn>  I40E_MASK(0xFF, I40E_PRTE_RUPM_TCCNTR03_TC0COUNT_SHIFT)</u></td></tr>
<tr><th id="4387">4387</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTE_RUPM_TCCNTR03_TC1COUNT_SHIFT" data-ref="_M/I40E_PRTE_RUPM_TCCNTR03_TC1COUNT_SHIFT">I40E_PRTE_RUPM_TCCNTR03_TC1COUNT_SHIFT</dfn> 8</u></td></tr>
<tr><th id="4388">4388</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTE_RUPM_TCCNTR03_TC1COUNT_MASK" data-ref="_M/I40E_PRTE_RUPM_TCCNTR03_TC1COUNT_MASK">I40E_PRTE_RUPM_TCCNTR03_TC1COUNT_MASK</dfn>  I40E_MASK(0xFF, I40E_PRTE_RUPM_TCCNTR03_TC1COUNT_SHIFT)</u></td></tr>
<tr><th id="4389">4389</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTE_RUPM_TCCNTR03_TC2COUNT_SHIFT" data-ref="_M/I40E_PRTE_RUPM_TCCNTR03_TC2COUNT_SHIFT">I40E_PRTE_RUPM_TCCNTR03_TC2COUNT_SHIFT</dfn> 16</u></td></tr>
<tr><th id="4390">4390</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTE_RUPM_TCCNTR03_TC2COUNT_MASK" data-ref="_M/I40E_PRTE_RUPM_TCCNTR03_TC2COUNT_MASK">I40E_PRTE_RUPM_TCCNTR03_TC2COUNT_MASK</dfn>  I40E_MASK(0xFF, I40E_PRTE_RUPM_TCCNTR03_TC2COUNT_SHIFT)</u></td></tr>
<tr><th id="4391">4391</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTE_RUPM_TCCNTR03_TC3COUNT_SHIFT" data-ref="_M/I40E_PRTE_RUPM_TCCNTR03_TC3COUNT_SHIFT">I40E_PRTE_RUPM_TCCNTR03_TC3COUNT_SHIFT</dfn> 24</u></td></tr>
<tr><th id="4392">4392</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTE_RUPM_TCCNTR03_TC3COUNT_MASK" data-ref="_M/I40E_PRTE_RUPM_TCCNTR03_TC3COUNT_MASK">I40E_PRTE_RUPM_TCCNTR03_TC3COUNT_MASK</dfn>  I40E_MASK(0xFF, I40E_PRTE_RUPM_TCCNTR03_TC3COUNT_SHIFT)</u></td></tr>
<tr><th id="4393">4393</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTPE_RUPM_CNTR" data-ref="_M/I40E_PRTPE_RUPM_CNTR">I40E_PRTPE_RUPM_CNTR</dfn>             0x0000DB20 /* Reset: PE_CORER */</u></td></tr>
<tr><th id="4394">4394</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTPE_RUPM_CNTR_COUNT_SHIFT" data-ref="_M/I40E_PRTPE_RUPM_CNTR_COUNT_SHIFT">I40E_PRTPE_RUPM_CNTR_COUNT_SHIFT</dfn> 0</u></td></tr>
<tr><th id="4395">4395</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTPE_RUPM_CNTR_COUNT_MASK" data-ref="_M/I40E_PRTPE_RUPM_CNTR_COUNT_MASK">I40E_PRTPE_RUPM_CNTR_COUNT_MASK</dfn>  I40E_MASK(0xFF, I40E_PRTPE_RUPM_CNTR_COUNT_SHIFT)</u></td></tr>
<tr><th id="4396">4396</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTPE_RUPM_CTL" data-ref="_M/I40E_PRTPE_RUPM_CTL">I40E_PRTPE_RUPM_CTL</dfn>                 0x0000DA40 /* Reset: PE_CORER */</u></td></tr>
<tr><th id="4397">4397</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTPE_RUPM_CTL_LLTC_SHIFT" data-ref="_M/I40E_PRTPE_RUPM_CTL_LLTC_SHIFT">I40E_PRTPE_RUPM_CTL_LLTC_SHIFT</dfn>      13</u></td></tr>
<tr><th id="4398">4398</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTPE_RUPM_CTL_LLTC_MASK" data-ref="_M/I40E_PRTPE_RUPM_CTL_LLTC_MASK">I40E_PRTPE_RUPM_CTL_LLTC_MASK</dfn>       I40E_MASK(0xFF, I40E_PRTPE_RUPM_CTL_LLTC_SHIFT)</u></td></tr>
<tr><th id="4399">4399</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTPE_RUPM_CTL_RUPM_MODE_SHIFT" data-ref="_M/I40E_PRTPE_RUPM_CTL_RUPM_MODE_SHIFT">I40E_PRTPE_RUPM_CTL_RUPM_MODE_SHIFT</dfn> 30</u></td></tr>
<tr><th id="4400">4400</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTPE_RUPM_CTL_RUPM_MODE_MASK" data-ref="_M/I40E_PRTPE_RUPM_CTL_RUPM_MODE_MASK">I40E_PRTPE_RUPM_CTL_RUPM_MODE_MASK</dfn>  I40E_MASK(0x1, I40E_PRTPE_RUPM_CTL_RUPM_MODE_SHIFT)</u></td></tr>
<tr><th id="4401">4401</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTPE_RUPM_PFCCTL" data-ref="_M/I40E_PRTPE_RUPM_PFCCTL">I40E_PRTPE_RUPM_PFCCTL</dfn>              0x0000DA60 /* Reset: PE_CORER */</u></td></tr>
<tr><th id="4402">4402</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTPE_RUPM_PFCCTL_TC2PFC_SHIFT" data-ref="_M/I40E_PRTPE_RUPM_PFCCTL_TC2PFC_SHIFT">I40E_PRTPE_RUPM_PFCCTL_TC2PFC_SHIFT</dfn> 0</u></td></tr>
<tr><th id="4403">4403</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTPE_RUPM_PFCCTL_TC2PFC_MASK" data-ref="_M/I40E_PRTPE_RUPM_PFCCTL_TC2PFC_MASK">I40E_PRTPE_RUPM_PFCCTL_TC2PFC_MASK</dfn>  I40E_MASK(0xFF, I40E_PRTPE_RUPM_PFCCTL_TC2PFC_SHIFT)</u></td></tr>
<tr><th id="4404">4404</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTPE_RUPM_PFCPC" data-ref="_M/I40E_PRTPE_RUPM_PFCPC">I40E_PRTPE_RUPM_PFCPC</dfn>                 0x0000DA80 /* Reset: PE_CORER */</u></td></tr>
<tr><th id="4405">4405</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTPE_RUPM_PFCPC_PORTOFFTH_SHIFT" data-ref="_M/I40E_PRTPE_RUPM_PFCPC_PORTOFFTH_SHIFT">I40E_PRTPE_RUPM_PFCPC_PORTOFFTH_SHIFT</dfn> 0</u></td></tr>
<tr><th id="4406">4406</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTPE_RUPM_PFCPC_PORTOFFTH_MASK" data-ref="_M/I40E_PRTPE_RUPM_PFCPC_PORTOFFTH_MASK">I40E_PRTPE_RUPM_PFCPC_PORTOFFTH_MASK</dfn>  I40E_MASK(0xFF, I40E_PRTPE_RUPM_PFCPC_PORTOFFTH_SHIFT)</u></td></tr>
<tr><th id="4407">4407</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTPE_RUPM_PFCTCC" data-ref="_M/I40E_PRTPE_RUPM_PFCTCC">I40E_PRTPE_RUPM_PFCTCC</dfn>                 0x0000DAA0 /* Reset: PE_CORER */</u></td></tr>
<tr><th id="4408">4408</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTPE_RUPM_PFCTCC_TCOFFTH_SHIFT" data-ref="_M/I40E_PRTPE_RUPM_PFCTCC_TCOFFTH_SHIFT">I40E_PRTPE_RUPM_PFCTCC_TCOFFTH_SHIFT</dfn>   0</u></td></tr>
<tr><th id="4409">4409</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTPE_RUPM_PFCTCC_TCOFFTH_MASK" data-ref="_M/I40E_PRTPE_RUPM_PFCTCC_TCOFFTH_MASK">I40E_PRTPE_RUPM_PFCTCC_TCOFFTH_MASK</dfn>    I40E_MASK(0xFF, I40E_PRTPE_RUPM_PFCTCC_TCOFFTH_SHIFT)</u></td></tr>
<tr><th id="4410">4410</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTPE_RUPM_PFCTCC_LL_PRI_TH_SHIFT" data-ref="_M/I40E_PRTPE_RUPM_PFCTCC_LL_PRI_TH_SHIFT">I40E_PRTPE_RUPM_PFCTCC_LL_PRI_TH_SHIFT</dfn> 16</u></td></tr>
<tr><th id="4411">4411</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTPE_RUPM_PFCTCC_LL_PRI_TH_MASK" data-ref="_M/I40E_PRTPE_RUPM_PFCTCC_LL_PRI_TH_MASK">I40E_PRTPE_RUPM_PFCTCC_LL_PRI_TH_MASK</dfn>  I40E_MASK(0xFF, I40E_PRTPE_RUPM_PFCTCC_LL_PRI_TH_SHIFT)</u></td></tr>
<tr><th id="4412">4412</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTPE_RUPM_PFCTCC_LL_PRI_EN_SHIFT" data-ref="_M/I40E_PRTPE_RUPM_PFCTCC_LL_PRI_EN_SHIFT">I40E_PRTPE_RUPM_PFCTCC_LL_PRI_EN_SHIFT</dfn> 31</u></td></tr>
<tr><th id="4413">4413</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTPE_RUPM_PFCTCC_LL_PRI_EN_MASK" data-ref="_M/I40E_PRTPE_RUPM_PFCTCC_LL_PRI_EN_MASK">I40E_PRTPE_RUPM_PFCTCC_LL_PRI_EN_MASK</dfn>  I40E_MASK(0x1, I40E_PRTPE_RUPM_PFCTCC_LL_PRI_EN_SHIFT)</u></td></tr>
<tr><th id="4414">4414</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTPE_RUPM_PTCTCCNTR47" data-ref="_M/I40E_PRTPE_RUPM_PTCTCCNTR47">I40E_PRTPE_RUPM_PTCTCCNTR47</dfn>                0x0000DB60 /* Reset: PE_CORER */</u></td></tr>
<tr><th id="4415">4415</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTPE_RUPM_PTCTCCNTR47_TC4COUNT_SHIFT" data-ref="_M/I40E_PRTPE_RUPM_PTCTCCNTR47_TC4COUNT_SHIFT">I40E_PRTPE_RUPM_PTCTCCNTR47_TC4COUNT_SHIFT</dfn> 0</u></td></tr>
<tr><th id="4416">4416</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTPE_RUPM_PTCTCCNTR47_TC4COUNT_MASK" data-ref="_M/I40E_PRTPE_RUPM_PTCTCCNTR47_TC4COUNT_MASK">I40E_PRTPE_RUPM_PTCTCCNTR47_TC4COUNT_MASK</dfn>  I40E_MASK(0xFF, I40E_PRTPE_RUPM_PTCTCCNTR47_TC4COUNT_SHIFT)</u></td></tr>
<tr><th id="4417">4417</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTPE_RUPM_PTCTCCNTR47_TC5COUNT_SHIFT" data-ref="_M/I40E_PRTPE_RUPM_PTCTCCNTR47_TC5COUNT_SHIFT">I40E_PRTPE_RUPM_PTCTCCNTR47_TC5COUNT_SHIFT</dfn> 8</u></td></tr>
<tr><th id="4418">4418</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTPE_RUPM_PTCTCCNTR47_TC5COUNT_MASK" data-ref="_M/I40E_PRTPE_RUPM_PTCTCCNTR47_TC5COUNT_MASK">I40E_PRTPE_RUPM_PTCTCCNTR47_TC5COUNT_MASK</dfn>  I40E_MASK(0xFF, I40E_PRTPE_RUPM_PTCTCCNTR47_TC5COUNT_SHIFT)</u></td></tr>
<tr><th id="4419">4419</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTPE_RUPM_PTCTCCNTR47_TC6COUNT_SHIFT" data-ref="_M/I40E_PRTPE_RUPM_PTCTCCNTR47_TC6COUNT_SHIFT">I40E_PRTPE_RUPM_PTCTCCNTR47_TC6COUNT_SHIFT</dfn> 16</u></td></tr>
<tr><th id="4420">4420</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTPE_RUPM_PTCTCCNTR47_TC6COUNT_MASK" data-ref="_M/I40E_PRTPE_RUPM_PTCTCCNTR47_TC6COUNT_MASK">I40E_PRTPE_RUPM_PTCTCCNTR47_TC6COUNT_MASK</dfn>  I40E_MASK(0xFF, I40E_PRTPE_RUPM_PTCTCCNTR47_TC6COUNT_SHIFT)</u></td></tr>
<tr><th id="4421">4421</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTPE_RUPM_PTCTCCNTR47_TC7COUNT_SHIFT" data-ref="_M/I40E_PRTPE_RUPM_PTCTCCNTR47_TC7COUNT_SHIFT">I40E_PRTPE_RUPM_PTCTCCNTR47_TC7COUNT_SHIFT</dfn> 24</u></td></tr>
<tr><th id="4422">4422</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTPE_RUPM_PTCTCCNTR47_TC7COUNT_MASK" data-ref="_M/I40E_PRTPE_RUPM_PTCTCCNTR47_TC7COUNT_MASK">I40E_PRTPE_RUPM_PTCTCCNTR47_TC7COUNT_MASK</dfn>  I40E_MASK(0xFF, I40E_PRTPE_RUPM_PTCTCCNTR47_TC7COUNT_SHIFT)</u></td></tr>
<tr><th id="4423">4423</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTPE_RUPM_PTXTCCNTR03" data-ref="_M/I40E_PRTPE_RUPM_PTXTCCNTR03">I40E_PRTPE_RUPM_PTXTCCNTR03</dfn>                0x0000DB40 /* Reset: PE_CORER */</u></td></tr>
<tr><th id="4424">4424</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTPE_RUPM_PTXTCCNTR03_TC0COUNT_SHIFT" data-ref="_M/I40E_PRTPE_RUPM_PTXTCCNTR03_TC0COUNT_SHIFT">I40E_PRTPE_RUPM_PTXTCCNTR03_TC0COUNT_SHIFT</dfn> 0</u></td></tr>
<tr><th id="4425">4425</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTPE_RUPM_PTXTCCNTR03_TC0COUNT_MASK" data-ref="_M/I40E_PRTPE_RUPM_PTXTCCNTR03_TC0COUNT_MASK">I40E_PRTPE_RUPM_PTXTCCNTR03_TC0COUNT_MASK</dfn>  I40E_MASK(0xFF, I40E_PRTPE_RUPM_PTXTCCNTR03_TC0COUNT_SHIFT)</u></td></tr>
<tr><th id="4426">4426</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTPE_RUPM_PTXTCCNTR03_TC1COUNT_SHIFT" data-ref="_M/I40E_PRTPE_RUPM_PTXTCCNTR03_TC1COUNT_SHIFT">I40E_PRTPE_RUPM_PTXTCCNTR03_TC1COUNT_SHIFT</dfn> 8</u></td></tr>
<tr><th id="4427">4427</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTPE_RUPM_PTXTCCNTR03_TC1COUNT_MASK" data-ref="_M/I40E_PRTPE_RUPM_PTXTCCNTR03_TC1COUNT_MASK">I40E_PRTPE_RUPM_PTXTCCNTR03_TC1COUNT_MASK</dfn>  I40E_MASK(0xFF, I40E_PRTPE_RUPM_PTXTCCNTR03_TC1COUNT_SHIFT)</u></td></tr>
<tr><th id="4428">4428</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTPE_RUPM_PTXTCCNTR03_TC2COUNT_SHIFT" data-ref="_M/I40E_PRTPE_RUPM_PTXTCCNTR03_TC2COUNT_SHIFT">I40E_PRTPE_RUPM_PTXTCCNTR03_TC2COUNT_SHIFT</dfn> 16</u></td></tr>
<tr><th id="4429">4429</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTPE_RUPM_PTXTCCNTR03_TC2COUNT_MASK" data-ref="_M/I40E_PRTPE_RUPM_PTXTCCNTR03_TC2COUNT_MASK">I40E_PRTPE_RUPM_PTXTCCNTR03_TC2COUNT_MASK</dfn>  I40E_MASK(0xFF, I40E_PRTPE_RUPM_PTXTCCNTR03_TC2COUNT_SHIFT)</u></td></tr>
<tr><th id="4430">4430</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTPE_RUPM_PTXTCCNTR03_TC3COUNT_SHIFT" data-ref="_M/I40E_PRTPE_RUPM_PTXTCCNTR03_TC3COUNT_SHIFT">I40E_PRTPE_RUPM_PTXTCCNTR03_TC3COUNT_SHIFT</dfn> 24</u></td></tr>
<tr><th id="4431">4431</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTPE_RUPM_PTXTCCNTR03_TC3COUNT_MASK" data-ref="_M/I40E_PRTPE_RUPM_PTXTCCNTR03_TC3COUNT_MASK">I40E_PRTPE_RUPM_PTXTCCNTR03_TC3COUNT_MASK</dfn>  I40E_MASK(0xFF, I40E_PRTPE_RUPM_PTXTCCNTR03_TC3COUNT_SHIFT)</u></td></tr>
<tr><th id="4432">4432</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTPE_RUPM_TCCNTR47" data-ref="_M/I40E_PRTPE_RUPM_TCCNTR47">I40E_PRTPE_RUPM_TCCNTR47</dfn>                0x0000DB00 /* Reset: PE_CORER */</u></td></tr>
<tr><th id="4433">4433</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTPE_RUPM_TCCNTR47_TC4COUNT_SHIFT" data-ref="_M/I40E_PRTPE_RUPM_TCCNTR47_TC4COUNT_SHIFT">I40E_PRTPE_RUPM_TCCNTR47_TC4COUNT_SHIFT</dfn> 0</u></td></tr>
<tr><th id="4434">4434</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTPE_RUPM_TCCNTR47_TC4COUNT_MASK" data-ref="_M/I40E_PRTPE_RUPM_TCCNTR47_TC4COUNT_MASK">I40E_PRTPE_RUPM_TCCNTR47_TC4COUNT_MASK</dfn>  I40E_MASK(0xFF, I40E_PRTPE_RUPM_TCCNTR47_TC4COUNT_SHIFT)</u></td></tr>
<tr><th id="4435">4435</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTPE_RUPM_TCCNTR47_TC5COUNT_SHIFT" data-ref="_M/I40E_PRTPE_RUPM_TCCNTR47_TC5COUNT_SHIFT">I40E_PRTPE_RUPM_TCCNTR47_TC5COUNT_SHIFT</dfn> 8</u></td></tr>
<tr><th id="4436">4436</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTPE_RUPM_TCCNTR47_TC5COUNT_MASK" data-ref="_M/I40E_PRTPE_RUPM_TCCNTR47_TC5COUNT_MASK">I40E_PRTPE_RUPM_TCCNTR47_TC5COUNT_MASK</dfn>  I40E_MASK(0xFF, I40E_PRTPE_RUPM_TCCNTR47_TC5COUNT_SHIFT)</u></td></tr>
<tr><th id="4437">4437</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTPE_RUPM_TCCNTR47_TC6COUNT_SHIFT" data-ref="_M/I40E_PRTPE_RUPM_TCCNTR47_TC6COUNT_SHIFT">I40E_PRTPE_RUPM_TCCNTR47_TC6COUNT_SHIFT</dfn> 16</u></td></tr>
<tr><th id="4438">4438</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTPE_RUPM_TCCNTR47_TC6COUNT_MASK" data-ref="_M/I40E_PRTPE_RUPM_TCCNTR47_TC6COUNT_MASK">I40E_PRTPE_RUPM_TCCNTR47_TC6COUNT_MASK</dfn>  I40E_MASK(0xFF, I40E_PRTPE_RUPM_TCCNTR47_TC6COUNT_SHIFT)</u></td></tr>
<tr><th id="4439">4439</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTPE_RUPM_TCCNTR47_TC7COUNT_SHIFT" data-ref="_M/I40E_PRTPE_RUPM_TCCNTR47_TC7COUNT_SHIFT">I40E_PRTPE_RUPM_TCCNTR47_TC7COUNT_SHIFT</dfn> 24</u></td></tr>
<tr><th id="4440">4440</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTPE_RUPM_TCCNTR47_TC7COUNT_MASK" data-ref="_M/I40E_PRTPE_RUPM_TCCNTR47_TC7COUNT_MASK">I40E_PRTPE_RUPM_TCCNTR47_TC7COUNT_MASK</dfn>  I40E_MASK(0xFF, I40E_PRTPE_RUPM_TCCNTR47_TC7COUNT_SHIFT)</u></td></tr>
<tr><th id="4441">4441</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTPE_RUPM_THRES" data-ref="_M/I40E_PRTPE_RUPM_THRES">I40E_PRTPE_RUPM_THRES</dfn>                     0x0000DA20 /* Reset: PE_CORER */</u></td></tr>
<tr><th id="4442">4442</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTPE_RUPM_THRES_MINSPADSPERTC_SHIFT" data-ref="_M/I40E_PRTPE_RUPM_THRES_MINSPADSPERTC_SHIFT">I40E_PRTPE_RUPM_THRES_MINSPADSPERTC_SHIFT</dfn> 0</u></td></tr>
<tr><th id="4443">4443</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTPE_RUPM_THRES_MINSPADSPERTC_MASK" data-ref="_M/I40E_PRTPE_RUPM_THRES_MINSPADSPERTC_MASK">I40E_PRTPE_RUPM_THRES_MINSPADSPERTC_MASK</dfn>  I40E_MASK(0xFF, I40E_PRTPE_RUPM_THRES_MINSPADSPERTC_SHIFT)</u></td></tr>
<tr><th id="4444">4444</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTPE_RUPM_THRES_MAXSPADS_SHIFT" data-ref="_M/I40E_PRTPE_RUPM_THRES_MAXSPADS_SHIFT">I40E_PRTPE_RUPM_THRES_MAXSPADS_SHIFT</dfn>      8</u></td></tr>
<tr><th id="4445">4445</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTPE_RUPM_THRES_MAXSPADS_MASK" data-ref="_M/I40E_PRTPE_RUPM_THRES_MAXSPADS_MASK">I40E_PRTPE_RUPM_THRES_MAXSPADS_MASK</dfn>       I40E_MASK(0xFF, I40E_PRTPE_RUPM_THRES_MAXSPADS_SHIFT)</u></td></tr>
<tr><th id="4446">4446</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTPE_RUPM_THRES_MAXSPADSPERTC_SHIFT" data-ref="_M/I40E_PRTPE_RUPM_THRES_MAXSPADSPERTC_SHIFT">I40E_PRTPE_RUPM_THRES_MAXSPADSPERTC_SHIFT</dfn> 16</u></td></tr>
<tr><th id="4447">4447</th><td><u>#define <dfn class="macro" id="_M/I40E_PRTPE_RUPM_THRES_MAXSPADSPERTC_MASK" data-ref="_M/I40E_PRTPE_RUPM_THRES_MAXSPADSPERTC_MASK">I40E_PRTPE_RUPM_THRES_MAXSPADSPERTC_MASK</dfn>  I40E_MASK(0xFF, I40E_PRTPE_RUPM_THRES_MAXSPADSPERTC_SHIFT)</u></td></tr>
<tr><th id="4448">4448</th><td><u>#define <dfn class="macro" id="_M/I40E_VFPE_AEQALLOC" data-ref="_M/I40E_VFPE_AEQALLOC">I40E_VFPE_AEQALLOC</dfn>(_VF)          (0x00130C00 + ((_VF) * 4)) /* _i=0...127 */ /* Reset: VFR */</u></td></tr>
<tr><th id="4449">4449</th><td><u>#define <dfn class="macro" id="_M/I40E_VFPE_AEQALLOC_MAX_INDEX" data-ref="_M/I40E_VFPE_AEQALLOC_MAX_INDEX">I40E_VFPE_AEQALLOC_MAX_INDEX</dfn>     127</u></td></tr>
<tr><th id="4450">4450</th><td><u>#define <dfn class="macro" id="_M/I40E_VFPE_AEQALLOC_AECOUNT_SHIFT" data-ref="_M/I40E_VFPE_AEQALLOC_AECOUNT_SHIFT">I40E_VFPE_AEQALLOC_AECOUNT_SHIFT</dfn> 0</u></td></tr>
<tr><th id="4451">4451</th><td><u>#define <dfn class="macro" id="_M/I40E_VFPE_AEQALLOC_AECOUNT_MASK" data-ref="_M/I40E_VFPE_AEQALLOC_AECOUNT_MASK">I40E_VFPE_AEQALLOC_AECOUNT_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_VFPE_AEQALLOC_AECOUNT_SHIFT)</u></td></tr>
<tr><th id="4452">4452</th><td><u>#define <dfn class="macro" id="_M/I40E_VFPE_CCQPHIGH" data-ref="_M/I40E_VFPE_CCQPHIGH">I40E_VFPE_CCQPHIGH</dfn>(_VF)             (0x00001000 + ((_VF) * 4)) /* _i=0...127 */ /* Reset: VFR */</u></td></tr>
<tr><th id="4453">4453</th><td><u>#define <dfn class="macro" id="_M/I40E_VFPE_CCQPHIGH_MAX_INDEX" data-ref="_M/I40E_VFPE_CCQPHIGH_MAX_INDEX">I40E_VFPE_CCQPHIGH_MAX_INDEX</dfn>        127</u></td></tr>
<tr><th id="4454">4454</th><td><u>#define <dfn class="macro" id="_M/I40E_VFPE_CCQPHIGH_PECCQPHIGH_SHIFT" data-ref="_M/I40E_VFPE_CCQPHIGH_PECCQPHIGH_SHIFT">I40E_VFPE_CCQPHIGH_PECCQPHIGH_SHIFT</dfn> 0</u></td></tr>
<tr><th id="4455">4455</th><td><u>#define <dfn class="macro" id="_M/I40E_VFPE_CCQPHIGH_PECCQPHIGH_MASK" data-ref="_M/I40E_VFPE_CCQPHIGH_PECCQPHIGH_MASK">I40E_VFPE_CCQPHIGH_PECCQPHIGH_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_VFPE_CCQPHIGH_PECCQPHIGH_SHIFT)</u></td></tr>
<tr><th id="4456">4456</th><td><u>#define <dfn class="macro" id="_M/I40E_VFPE_CCQPLOW" data-ref="_M/I40E_VFPE_CCQPLOW">I40E_VFPE_CCQPLOW</dfn>(_VF)            (0x00000C00 + ((_VF) * 4)) /* _i=0...127 */ /* Reset: VFR */</u></td></tr>
<tr><th id="4457">4457</th><td><u>#define <dfn class="macro" id="_M/I40E_VFPE_CCQPLOW_MAX_INDEX" data-ref="_M/I40E_VFPE_CCQPLOW_MAX_INDEX">I40E_VFPE_CCQPLOW_MAX_INDEX</dfn>       127</u></td></tr>
<tr><th id="4458">4458</th><td><u>#define <dfn class="macro" id="_M/I40E_VFPE_CCQPLOW_PECCQPLOW_SHIFT" data-ref="_M/I40E_VFPE_CCQPLOW_PECCQPLOW_SHIFT">I40E_VFPE_CCQPLOW_PECCQPLOW_SHIFT</dfn> 0</u></td></tr>
<tr><th id="4459">4459</th><td><u>#define <dfn class="macro" id="_M/I40E_VFPE_CCQPLOW_PECCQPLOW_MASK" data-ref="_M/I40E_VFPE_CCQPLOW_PECCQPLOW_MASK">I40E_VFPE_CCQPLOW_PECCQPLOW_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_VFPE_CCQPLOW_PECCQPLOW_SHIFT)</u></td></tr>
<tr><th id="4460">4460</th><td><u>#define <dfn class="macro" id="_M/I40E_VFPE_CCQPSTATUS" data-ref="_M/I40E_VFPE_CCQPSTATUS">I40E_VFPE_CCQPSTATUS</dfn>(_VF)              (0x00000800 + ((_VF) * 4)) /* _i=0...127 */ /* Reset: VFR */</u></td></tr>
<tr><th id="4461">4461</th><td><u>#define <dfn class="macro" id="_M/I40E_VFPE_CCQPSTATUS_MAX_INDEX" data-ref="_M/I40E_VFPE_CCQPSTATUS_MAX_INDEX">I40E_VFPE_CCQPSTATUS_MAX_INDEX</dfn>         127</u></td></tr>
<tr><th id="4462">4462</th><td><u>#define <dfn class="macro" id="_M/I40E_VFPE_CCQPSTATUS_CCQP_DONE_SHIFT" data-ref="_M/I40E_VFPE_CCQPSTATUS_CCQP_DONE_SHIFT">I40E_VFPE_CCQPSTATUS_CCQP_DONE_SHIFT</dfn>   0</u></td></tr>
<tr><th id="4463">4463</th><td><u>#define <dfn class="macro" id="_M/I40E_VFPE_CCQPSTATUS_CCQP_DONE_MASK" data-ref="_M/I40E_VFPE_CCQPSTATUS_CCQP_DONE_MASK">I40E_VFPE_CCQPSTATUS_CCQP_DONE_MASK</dfn>    I40E_MASK(0x1, I40E_VFPE_CCQPSTATUS_CCQP_DONE_SHIFT)</u></td></tr>
<tr><th id="4464">4464</th><td><u>#define <dfn class="macro" id="_M/I40E_VFPE_CCQPSTATUS_HMC_PROFILE_SHIFT" data-ref="_M/I40E_VFPE_CCQPSTATUS_HMC_PROFILE_SHIFT">I40E_VFPE_CCQPSTATUS_HMC_PROFILE_SHIFT</dfn> 4</u></td></tr>
<tr><th id="4465">4465</th><td><u>#define <dfn class="macro" id="_M/I40E_VFPE_CCQPSTATUS_HMC_PROFILE_MASK" data-ref="_M/I40E_VFPE_CCQPSTATUS_HMC_PROFILE_MASK">I40E_VFPE_CCQPSTATUS_HMC_PROFILE_MASK</dfn>  I40E_MASK(0x7, I40E_VFPE_CCQPSTATUS_HMC_PROFILE_SHIFT)</u></td></tr>
<tr><th id="4466">4466</th><td><u>#define <dfn class="macro" id="_M/I40E_VFPE_CCQPSTATUS_RDMA_EN_VFS_SHIFT" data-ref="_M/I40E_VFPE_CCQPSTATUS_RDMA_EN_VFS_SHIFT">I40E_VFPE_CCQPSTATUS_RDMA_EN_VFS_SHIFT</dfn> 16</u></td></tr>
<tr><th id="4467">4467</th><td><u>#define <dfn class="macro" id="_M/I40E_VFPE_CCQPSTATUS_RDMA_EN_VFS_MASK" data-ref="_M/I40E_VFPE_CCQPSTATUS_RDMA_EN_VFS_MASK">I40E_VFPE_CCQPSTATUS_RDMA_EN_VFS_MASK</dfn>  I40E_MASK(0x3F, I40E_VFPE_CCQPSTATUS_RDMA_EN_VFS_SHIFT)</u></td></tr>
<tr><th id="4468">4468</th><td><u>#define <dfn class="macro" id="_M/I40E_VFPE_CCQPSTATUS_CCQP_ERR_SHIFT" data-ref="_M/I40E_VFPE_CCQPSTATUS_CCQP_ERR_SHIFT">I40E_VFPE_CCQPSTATUS_CCQP_ERR_SHIFT</dfn>    31</u></td></tr>
<tr><th id="4469">4469</th><td><u>#define <dfn class="macro" id="_M/I40E_VFPE_CCQPSTATUS_CCQP_ERR_MASK" data-ref="_M/I40E_VFPE_CCQPSTATUS_CCQP_ERR_MASK">I40E_VFPE_CCQPSTATUS_CCQP_ERR_MASK</dfn>     I40E_MASK(0x1, I40E_VFPE_CCQPSTATUS_CCQP_ERR_SHIFT)</u></td></tr>
<tr><th id="4470">4470</th><td><u>#define <dfn class="macro" id="_M/I40E_VFPE_CQACK" data-ref="_M/I40E_VFPE_CQACK">I40E_VFPE_CQACK</dfn>(_VF)         (0x00130800 + ((_VF) * 4)) /* _i=0...127 */ /* Reset: VFR */</u></td></tr>
<tr><th id="4471">4471</th><td><u>#define <dfn class="macro" id="_M/I40E_VFPE_CQACK_MAX_INDEX" data-ref="_M/I40E_VFPE_CQACK_MAX_INDEX">I40E_VFPE_CQACK_MAX_INDEX</dfn>    127</u></td></tr>
<tr><th id="4472">4472</th><td><u>#define <dfn class="macro" id="_M/I40E_VFPE_CQACK_PECQID_SHIFT" data-ref="_M/I40E_VFPE_CQACK_PECQID_SHIFT">I40E_VFPE_CQACK_PECQID_SHIFT</dfn> 0</u></td></tr>
<tr><th id="4473">4473</th><td><u>#define <dfn class="macro" id="_M/I40E_VFPE_CQACK_PECQID_MASK" data-ref="_M/I40E_VFPE_CQACK_PECQID_MASK">I40E_VFPE_CQACK_PECQID_MASK</dfn>  I40E_MASK(0x1FFFF, I40E_VFPE_CQACK_PECQID_SHIFT)</u></td></tr>
<tr><th id="4474">4474</th><td><u>#define <dfn class="macro" id="_M/I40E_VFPE_CQARM" data-ref="_M/I40E_VFPE_CQARM">I40E_VFPE_CQARM</dfn>(_VF)         (0x00130400 + ((_VF) * 4)) /* _i=0...127 */ /* Reset: VFR */</u></td></tr>
<tr><th id="4475">4475</th><td><u>#define <dfn class="macro" id="_M/I40E_VFPE_CQARM_MAX_INDEX" data-ref="_M/I40E_VFPE_CQARM_MAX_INDEX">I40E_VFPE_CQARM_MAX_INDEX</dfn>    127</u></td></tr>
<tr><th id="4476">4476</th><td><u>#define <dfn class="macro" id="_M/I40E_VFPE_CQARM_PECQID_SHIFT" data-ref="_M/I40E_VFPE_CQARM_PECQID_SHIFT">I40E_VFPE_CQARM_PECQID_SHIFT</dfn> 0</u></td></tr>
<tr><th id="4477">4477</th><td><u>#define <dfn class="macro" id="_M/I40E_VFPE_CQARM_PECQID_MASK" data-ref="_M/I40E_VFPE_CQARM_PECQID_MASK">I40E_VFPE_CQARM_PECQID_MASK</dfn>  I40E_MASK(0x1FFFF, I40E_VFPE_CQARM_PECQID_SHIFT)</u></td></tr>
<tr><th id="4478">4478</th><td><u>#define <dfn class="macro" id="_M/I40E_VFPE_CQPDB" data-ref="_M/I40E_VFPE_CQPDB">I40E_VFPE_CQPDB</dfn>(_VF)         (0x00000000 + ((_VF) * 4)) /* _i=0...127 */ /* Reset: VFR */</u></td></tr>
<tr><th id="4479">4479</th><td><u>#define <dfn class="macro" id="_M/I40E_VFPE_CQPDB_MAX_INDEX" data-ref="_M/I40E_VFPE_CQPDB_MAX_INDEX">I40E_VFPE_CQPDB_MAX_INDEX</dfn>    127</u></td></tr>
<tr><th id="4480">4480</th><td><u>#define <dfn class="macro" id="_M/I40E_VFPE_CQPDB_WQHEAD_SHIFT" data-ref="_M/I40E_VFPE_CQPDB_WQHEAD_SHIFT">I40E_VFPE_CQPDB_WQHEAD_SHIFT</dfn> 0</u></td></tr>
<tr><th id="4481">4481</th><td><u>#define <dfn class="macro" id="_M/I40E_VFPE_CQPDB_WQHEAD_MASK" data-ref="_M/I40E_VFPE_CQPDB_WQHEAD_MASK">I40E_VFPE_CQPDB_WQHEAD_MASK</dfn>  I40E_MASK(0x7FF, I40E_VFPE_CQPDB_WQHEAD_SHIFT)</u></td></tr>
<tr><th id="4482">4482</th><td><u>#define <dfn class="macro" id="_M/I40E_VFPE_CQPERRCODES" data-ref="_M/I40E_VFPE_CQPERRCODES">I40E_VFPE_CQPERRCODES</dfn>(_VF)                 (0x00001800 + ((_VF) * 4)) /* _i=0...127 */ /* Reset: VFR */</u></td></tr>
<tr><th id="4483">4483</th><td><u>#define <dfn class="macro" id="_M/I40E_VFPE_CQPERRCODES_MAX_INDEX" data-ref="_M/I40E_VFPE_CQPERRCODES_MAX_INDEX">I40E_VFPE_CQPERRCODES_MAX_INDEX</dfn>            127</u></td></tr>
<tr><th id="4484">4484</th><td><u>#define <dfn class="macro" id="_M/I40E_VFPE_CQPERRCODES_CQP_MINOR_CODE_SHIFT" data-ref="_M/I40E_VFPE_CQPERRCODES_CQP_MINOR_CODE_SHIFT">I40E_VFPE_CQPERRCODES_CQP_MINOR_CODE_SHIFT</dfn> 0</u></td></tr>
<tr><th id="4485">4485</th><td><u>#define <dfn class="macro" id="_M/I40E_VFPE_CQPERRCODES_CQP_MINOR_CODE_MASK" data-ref="_M/I40E_VFPE_CQPERRCODES_CQP_MINOR_CODE_MASK">I40E_VFPE_CQPERRCODES_CQP_MINOR_CODE_MASK</dfn>  I40E_MASK(0xFFFF, I40E_VFPE_CQPERRCODES_CQP_MINOR_CODE_SHIFT)</u></td></tr>
<tr><th id="4486">4486</th><td><u>#define <dfn class="macro" id="_M/I40E_VFPE_CQPERRCODES_CQP_MAJOR_CODE_SHIFT" data-ref="_M/I40E_VFPE_CQPERRCODES_CQP_MAJOR_CODE_SHIFT">I40E_VFPE_CQPERRCODES_CQP_MAJOR_CODE_SHIFT</dfn> 16</u></td></tr>
<tr><th id="4487">4487</th><td><u>#define <dfn class="macro" id="_M/I40E_VFPE_CQPERRCODES_CQP_MAJOR_CODE_MASK" data-ref="_M/I40E_VFPE_CQPERRCODES_CQP_MAJOR_CODE_MASK">I40E_VFPE_CQPERRCODES_CQP_MAJOR_CODE_MASK</dfn>  I40E_MASK(0xFFFF, I40E_VFPE_CQPERRCODES_CQP_MAJOR_CODE_SHIFT)</u></td></tr>
<tr><th id="4488">4488</th><td><u>#define <dfn class="macro" id="_M/I40E_VFPE_CQPTAIL" data-ref="_M/I40E_VFPE_CQPTAIL">I40E_VFPE_CQPTAIL</dfn>(_VF)             (0x00000400 + ((_VF) * 4)) /* _i=0...127 */ /* Reset: VFR */</u></td></tr>
<tr><th id="4489">4489</th><td><u>#define <dfn class="macro" id="_M/I40E_VFPE_CQPTAIL_MAX_INDEX" data-ref="_M/I40E_VFPE_CQPTAIL_MAX_INDEX">I40E_VFPE_CQPTAIL_MAX_INDEX</dfn>        127</u></td></tr>
<tr><th id="4490">4490</th><td><u>#define <dfn class="macro" id="_M/I40E_VFPE_CQPTAIL_WQTAIL_SHIFT" data-ref="_M/I40E_VFPE_CQPTAIL_WQTAIL_SHIFT">I40E_VFPE_CQPTAIL_WQTAIL_SHIFT</dfn>     0</u></td></tr>
<tr><th id="4491">4491</th><td><u>#define <dfn class="macro" id="_M/I40E_VFPE_CQPTAIL_WQTAIL_MASK" data-ref="_M/I40E_VFPE_CQPTAIL_WQTAIL_MASK">I40E_VFPE_CQPTAIL_WQTAIL_MASK</dfn>      I40E_MASK(0x7FF, I40E_VFPE_CQPTAIL_WQTAIL_SHIFT)</u></td></tr>
<tr><th id="4492">4492</th><td><u>#define <dfn class="macro" id="_M/I40E_VFPE_CQPTAIL_CQP_OP_ERR_SHIFT" data-ref="_M/I40E_VFPE_CQPTAIL_CQP_OP_ERR_SHIFT">I40E_VFPE_CQPTAIL_CQP_OP_ERR_SHIFT</dfn> 31</u></td></tr>
<tr><th id="4493">4493</th><td><u>#define <dfn class="macro" id="_M/I40E_VFPE_CQPTAIL_CQP_OP_ERR_MASK" data-ref="_M/I40E_VFPE_CQPTAIL_CQP_OP_ERR_MASK">I40E_VFPE_CQPTAIL_CQP_OP_ERR_MASK</dfn>  I40E_MASK(0x1, I40E_VFPE_CQPTAIL_CQP_OP_ERR_SHIFT)</u></td></tr>
<tr><th id="4494">4494</th><td><u>#define <dfn class="macro" id="_M/I40E_VFPE_IPCONFIG0" data-ref="_M/I40E_VFPE_IPCONFIG0">I40E_VFPE_IPCONFIG0</dfn>(_VF)                   (0x00001400 + ((_VF) * 4)) /* _i=0...127 */ /* Reset: VFR */</u></td></tr>
<tr><th id="4495">4495</th><td><u>#define <dfn class="macro" id="_M/I40E_VFPE_IPCONFIG0_MAX_INDEX" data-ref="_M/I40E_VFPE_IPCONFIG0_MAX_INDEX">I40E_VFPE_IPCONFIG0_MAX_INDEX</dfn>              127</u></td></tr>
<tr><th id="4496">4496</th><td><u>#define <dfn class="macro" id="_M/I40E_VFPE_IPCONFIG0_PEIPID_SHIFT" data-ref="_M/I40E_VFPE_IPCONFIG0_PEIPID_SHIFT">I40E_VFPE_IPCONFIG0_PEIPID_SHIFT</dfn>           0</u></td></tr>
<tr><th id="4497">4497</th><td><u>#define <dfn class="macro" id="_M/I40E_VFPE_IPCONFIG0_PEIPID_MASK" data-ref="_M/I40E_VFPE_IPCONFIG0_PEIPID_MASK">I40E_VFPE_IPCONFIG0_PEIPID_MASK</dfn>            I40E_MASK(0xFFFF, I40E_VFPE_IPCONFIG0_PEIPID_SHIFT)</u></td></tr>
<tr><th id="4498">4498</th><td><u>#define <dfn class="macro" id="_M/I40E_VFPE_IPCONFIG0_USEENTIREIDRANGE_SHIFT" data-ref="_M/I40E_VFPE_IPCONFIG0_USEENTIREIDRANGE_SHIFT">I40E_VFPE_IPCONFIG0_USEENTIREIDRANGE_SHIFT</dfn> 16</u></td></tr>
<tr><th id="4499">4499</th><td><u>#define <dfn class="macro" id="_M/I40E_VFPE_IPCONFIG0_USEENTIREIDRANGE_MASK" data-ref="_M/I40E_VFPE_IPCONFIG0_USEENTIREIDRANGE_MASK">I40E_VFPE_IPCONFIG0_USEENTIREIDRANGE_MASK</dfn>  I40E_MASK(0x1, I40E_VFPE_IPCONFIG0_USEENTIREIDRANGE_SHIFT)</u></td></tr>
<tr><th id="4500">4500</th><td><u>#define <dfn class="macro" id="_M/I40E_VFPE_MRTEIDXMASK" data-ref="_M/I40E_VFPE_MRTEIDXMASK">I40E_VFPE_MRTEIDXMASK</dfn>(_VF)                  (0x00003000 + ((_VF) * 4)) /* _i=0...127 */ /* Reset: VFR */</u></td></tr>
<tr><th id="4501">4501</th><td><u>#define <dfn class="macro" id="_M/I40E_VFPE_MRTEIDXMASK_MAX_INDEX" data-ref="_M/I40E_VFPE_MRTEIDXMASK_MAX_INDEX">I40E_VFPE_MRTEIDXMASK_MAX_INDEX</dfn>             127</u></td></tr>
<tr><th id="4502">4502</th><td><u>#define <dfn class="macro" id="_M/I40E_VFPE_MRTEIDXMASK_MRTEIDXMASKBITS_SHIFT" data-ref="_M/I40E_VFPE_MRTEIDXMASK_MRTEIDXMASKBITS_SHIFT">I40E_VFPE_MRTEIDXMASK_MRTEIDXMASKBITS_SHIFT</dfn> 0</u></td></tr>
<tr><th id="4503">4503</th><td><u>#define <dfn class="macro" id="_M/I40E_VFPE_MRTEIDXMASK_MRTEIDXMASKBITS_MASK" data-ref="_M/I40E_VFPE_MRTEIDXMASK_MRTEIDXMASKBITS_MASK">I40E_VFPE_MRTEIDXMASK_MRTEIDXMASKBITS_MASK</dfn>  I40E_MASK(0x1F, I40E_VFPE_MRTEIDXMASK_MRTEIDXMASKBITS_SHIFT)</u></td></tr>
<tr><th id="4504">4504</th><td><u>#define <dfn class="macro" id="_M/I40E_VFPE_RCVUNEXPECTEDERROR" data-ref="_M/I40E_VFPE_RCVUNEXPECTEDERROR">I40E_VFPE_RCVUNEXPECTEDERROR</dfn>(_VF)                   (0x00003400 + ((_VF) * 4)) /* _i=0...127 */ /* Reset: VFR */</u></td></tr>
<tr><th id="4505">4505</th><td><u>#define <dfn class="macro" id="_M/I40E_VFPE_RCVUNEXPECTEDERROR_MAX_INDEX" data-ref="_M/I40E_VFPE_RCVUNEXPECTEDERROR_MAX_INDEX">I40E_VFPE_RCVUNEXPECTEDERROR_MAX_INDEX</dfn>              127</u></td></tr>
<tr><th id="4506">4506</th><td><u>#define <dfn class="macro" id="_M/I40E_VFPE_RCVUNEXPECTEDERROR_TCP_RX_UNEXP_ERR_SHIFT" data-ref="_M/I40E_VFPE_RCVUNEXPECTEDERROR_TCP_RX_UNEXP_ERR_SHIFT">I40E_VFPE_RCVUNEXPECTEDERROR_TCP_RX_UNEXP_ERR_SHIFT</dfn> 0</u></td></tr>
<tr><th id="4507">4507</th><td><u>#define <dfn class="macro" id="_M/I40E_VFPE_RCVUNEXPECTEDERROR_TCP_RX_UNEXP_ERR_MASK" data-ref="_M/I40E_VFPE_RCVUNEXPECTEDERROR_TCP_RX_UNEXP_ERR_MASK">I40E_VFPE_RCVUNEXPECTEDERROR_TCP_RX_UNEXP_ERR_MASK</dfn>  I40E_MASK(0xFFFFFF, I40E_VFPE_RCVUNEXPECTEDERROR_TCP_RX_UNEXP_ERR_SHIFT)</u></td></tr>
<tr><th id="4508">4508</th><td><u>#define <dfn class="macro" id="_M/I40E_VFPE_TCPNOWTIMER" data-ref="_M/I40E_VFPE_TCPNOWTIMER">I40E_VFPE_TCPNOWTIMER</dfn>(_VF)          (0x00002C00 + ((_VF) * 4)) /* _i=0...127 */ /* Reset: VFR */</u></td></tr>
<tr><th id="4509">4509</th><td><u>#define <dfn class="macro" id="_M/I40E_VFPE_TCPNOWTIMER_MAX_INDEX" data-ref="_M/I40E_VFPE_TCPNOWTIMER_MAX_INDEX">I40E_VFPE_TCPNOWTIMER_MAX_INDEX</dfn>     127</u></td></tr>
<tr><th id="4510">4510</th><td><u>#define <dfn class="macro" id="_M/I40E_VFPE_TCPNOWTIMER_TCP_NOW_SHIFT" data-ref="_M/I40E_VFPE_TCPNOWTIMER_TCP_NOW_SHIFT">I40E_VFPE_TCPNOWTIMER_TCP_NOW_SHIFT</dfn> 0</u></td></tr>
<tr><th id="4511">4511</th><td><u>#define <dfn class="macro" id="_M/I40E_VFPE_TCPNOWTIMER_TCP_NOW_MASK" data-ref="_M/I40E_VFPE_TCPNOWTIMER_TCP_NOW_MASK">I40E_VFPE_TCPNOWTIMER_TCP_NOW_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_VFPE_TCPNOWTIMER_TCP_NOW_SHIFT)</u></td></tr>
<tr><th id="4512">4512</th><td><u>#define <dfn class="macro" id="_M/I40E_VFPE_WQEALLOC" data-ref="_M/I40E_VFPE_WQEALLOC">I40E_VFPE_WQEALLOC</dfn>(_VF)                 (0x00138000 + ((_VF) * 4)) /* _i=0...127 */ /* Reset: VFR */</u></td></tr>
<tr><th id="4513">4513</th><td><u>#define <dfn class="macro" id="_M/I40E_VFPE_WQEALLOC_MAX_INDEX" data-ref="_M/I40E_VFPE_WQEALLOC_MAX_INDEX">I40E_VFPE_WQEALLOC_MAX_INDEX</dfn>            127</u></td></tr>
<tr><th id="4514">4514</th><td><u>#define <dfn class="macro" id="_M/I40E_VFPE_WQEALLOC_PEQPID_SHIFT" data-ref="_M/I40E_VFPE_WQEALLOC_PEQPID_SHIFT">I40E_VFPE_WQEALLOC_PEQPID_SHIFT</dfn>         0</u></td></tr>
<tr><th id="4515">4515</th><td><u>#define <dfn class="macro" id="_M/I40E_VFPE_WQEALLOC_PEQPID_MASK" data-ref="_M/I40E_VFPE_WQEALLOC_PEQPID_MASK">I40E_VFPE_WQEALLOC_PEQPID_MASK</dfn>          I40E_MASK(0x3FFFF, I40E_VFPE_WQEALLOC_PEQPID_SHIFT)</u></td></tr>
<tr><th id="4516">4516</th><td><u>#define <dfn class="macro" id="_M/I40E_VFPE_WQEALLOC_WQE_DESC_INDEX_SHIFT" data-ref="_M/I40E_VFPE_WQEALLOC_WQE_DESC_INDEX_SHIFT">I40E_VFPE_WQEALLOC_WQE_DESC_INDEX_SHIFT</dfn> 20</u></td></tr>
<tr><th id="4517">4517</th><td><u>#define <dfn class="macro" id="_M/I40E_VFPE_WQEALLOC_WQE_DESC_INDEX_MASK" data-ref="_M/I40E_VFPE_WQEALLOC_WQE_DESC_INDEX_MASK">I40E_VFPE_WQEALLOC_WQE_DESC_INDEX_MASK</dfn>  I40E_MASK(0xFFF, I40E_VFPE_WQEALLOC_WQE_DESC_INDEX_SHIFT)</u></td></tr>
<tr><th id="4518">4518</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFIP4RXDISCARD" data-ref="_M/I40E_GLPES_PFIP4RXDISCARD">I40E_GLPES_PFIP4RXDISCARD</dfn>(_i)                (0x00010600 + ((_i) * 4)) /* _i=0...15 */ /* Reset: PE_CORER */</u></td></tr>
<tr><th id="4519">4519</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFIP4RXDISCARD_MAX_INDEX" data-ref="_M/I40E_GLPES_PFIP4RXDISCARD_MAX_INDEX">I40E_GLPES_PFIP4RXDISCARD_MAX_INDEX</dfn>          15</u></td></tr>
<tr><th id="4520">4520</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFIP4RXDISCARD_IP4RXDISCARD_SHIFT" data-ref="_M/I40E_GLPES_PFIP4RXDISCARD_IP4RXDISCARD_SHIFT">I40E_GLPES_PFIP4RXDISCARD_IP4RXDISCARD_SHIFT</dfn> 0</u></td></tr>
<tr><th id="4521">4521</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFIP4RXDISCARD_IP4RXDISCARD_MASK" data-ref="_M/I40E_GLPES_PFIP4RXDISCARD_IP4RXDISCARD_MASK">I40E_GLPES_PFIP4RXDISCARD_IP4RXDISCARD_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_GLPES_PFIP4RXDISCARD_IP4RXDISCARD_SHIFT)</u></td></tr>
<tr><th id="4522">4522</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFIP4RXFRAGSHI" data-ref="_M/I40E_GLPES_PFIP4RXFRAGSHI">I40E_GLPES_PFIP4RXFRAGSHI</dfn>(_i)                (0x00010804 + ((_i) * 8)) /* _i=0...15 */ /* Reset: PE_CORER */</u></td></tr>
<tr><th id="4523">4523</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFIP4RXFRAGSHI_MAX_INDEX" data-ref="_M/I40E_GLPES_PFIP4RXFRAGSHI_MAX_INDEX">I40E_GLPES_PFIP4RXFRAGSHI_MAX_INDEX</dfn>          15</u></td></tr>
<tr><th id="4524">4524</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFIP4RXFRAGSHI_IP4RXFRAGSHI_SHIFT" data-ref="_M/I40E_GLPES_PFIP4RXFRAGSHI_IP4RXFRAGSHI_SHIFT">I40E_GLPES_PFIP4RXFRAGSHI_IP4RXFRAGSHI_SHIFT</dfn> 0</u></td></tr>
<tr><th id="4525">4525</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFIP4RXFRAGSHI_IP4RXFRAGSHI_MASK" data-ref="_M/I40E_GLPES_PFIP4RXFRAGSHI_IP4RXFRAGSHI_MASK">I40E_GLPES_PFIP4RXFRAGSHI_IP4RXFRAGSHI_MASK</dfn>  I40E_MASK(0xFFFF, I40E_GLPES_PFIP4RXFRAGSHI_IP4RXFRAGSHI_SHIFT)</u></td></tr>
<tr><th id="4526">4526</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFIP4RXFRAGSLO" data-ref="_M/I40E_GLPES_PFIP4RXFRAGSLO">I40E_GLPES_PFIP4RXFRAGSLO</dfn>(_i)                (0x00010800 + ((_i) * 8)) /* _i=0...15 */ /* Reset: PE_CORER */</u></td></tr>
<tr><th id="4527">4527</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFIP4RXFRAGSLO_MAX_INDEX" data-ref="_M/I40E_GLPES_PFIP4RXFRAGSLO_MAX_INDEX">I40E_GLPES_PFIP4RXFRAGSLO_MAX_INDEX</dfn>          15</u></td></tr>
<tr><th id="4528">4528</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFIP4RXFRAGSLO_IP4RXFRAGSLO_SHIFT" data-ref="_M/I40E_GLPES_PFIP4RXFRAGSLO_IP4RXFRAGSLO_SHIFT">I40E_GLPES_PFIP4RXFRAGSLO_IP4RXFRAGSLO_SHIFT</dfn> 0</u></td></tr>
<tr><th id="4529">4529</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFIP4RXFRAGSLO_IP4RXFRAGSLO_MASK" data-ref="_M/I40E_GLPES_PFIP4RXFRAGSLO_IP4RXFRAGSLO_MASK">I40E_GLPES_PFIP4RXFRAGSLO_IP4RXFRAGSLO_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_GLPES_PFIP4RXFRAGSLO_IP4RXFRAGSLO_SHIFT)</u></td></tr>
<tr><th id="4530">4530</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFIP4RXMCOCTSHI" data-ref="_M/I40E_GLPES_PFIP4RXMCOCTSHI">I40E_GLPES_PFIP4RXMCOCTSHI</dfn>(_i)                 (0x00010A04 + ((_i) * 8)) /* _i=0...15 */ /* Reset: PE_CORER */</u></td></tr>
<tr><th id="4531">4531</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFIP4RXMCOCTSHI_MAX_INDEX" data-ref="_M/I40E_GLPES_PFIP4RXMCOCTSHI_MAX_INDEX">I40E_GLPES_PFIP4RXMCOCTSHI_MAX_INDEX</dfn>           15</u></td></tr>
<tr><th id="4532">4532</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFIP4RXMCOCTSHI_IP4RXMCOCTSHI_SHIFT" data-ref="_M/I40E_GLPES_PFIP4RXMCOCTSHI_IP4RXMCOCTSHI_SHIFT">I40E_GLPES_PFIP4RXMCOCTSHI_IP4RXMCOCTSHI_SHIFT</dfn> 0</u></td></tr>
<tr><th id="4533">4533</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFIP4RXMCOCTSHI_IP4RXMCOCTSHI_MASK" data-ref="_M/I40E_GLPES_PFIP4RXMCOCTSHI_IP4RXMCOCTSHI_MASK">I40E_GLPES_PFIP4RXMCOCTSHI_IP4RXMCOCTSHI_MASK</dfn>  I40E_MASK(0xFFFF, I40E_GLPES_PFIP4RXMCOCTSHI_IP4RXMCOCTSHI_SHIFT)</u></td></tr>
<tr><th id="4534">4534</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFIP4RXMCOCTSLO" data-ref="_M/I40E_GLPES_PFIP4RXMCOCTSLO">I40E_GLPES_PFIP4RXMCOCTSLO</dfn>(_i)                 (0x00010A00 + ((_i) * 8)) /* _i=0...15 */ /* Reset: PE_CORER */</u></td></tr>
<tr><th id="4535">4535</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFIP4RXMCOCTSLO_MAX_INDEX" data-ref="_M/I40E_GLPES_PFIP4RXMCOCTSLO_MAX_INDEX">I40E_GLPES_PFIP4RXMCOCTSLO_MAX_INDEX</dfn>           15</u></td></tr>
<tr><th id="4536">4536</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFIP4RXMCOCTSLO_IP4RXMCOCTSLO_SHIFT" data-ref="_M/I40E_GLPES_PFIP4RXMCOCTSLO_IP4RXMCOCTSLO_SHIFT">I40E_GLPES_PFIP4RXMCOCTSLO_IP4RXMCOCTSLO_SHIFT</dfn> 0</u></td></tr>
<tr><th id="4537">4537</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFIP4RXMCOCTSLO_IP4RXMCOCTSLO_MASK" data-ref="_M/I40E_GLPES_PFIP4RXMCOCTSLO_IP4RXMCOCTSLO_MASK">I40E_GLPES_PFIP4RXMCOCTSLO_IP4RXMCOCTSLO_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_GLPES_PFIP4RXMCOCTSLO_IP4RXMCOCTSLO_SHIFT)</u></td></tr>
<tr><th id="4538">4538</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFIP4RXMCPKTSHI" data-ref="_M/I40E_GLPES_PFIP4RXMCPKTSHI">I40E_GLPES_PFIP4RXMCPKTSHI</dfn>(_i)                 (0x00010C04 + ((_i) * 8)) /* _i=0...15 */ /* Reset: PE_CORER */</u></td></tr>
<tr><th id="4539">4539</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFIP4RXMCPKTSHI_MAX_INDEX" data-ref="_M/I40E_GLPES_PFIP4RXMCPKTSHI_MAX_INDEX">I40E_GLPES_PFIP4RXMCPKTSHI_MAX_INDEX</dfn>           15</u></td></tr>
<tr><th id="4540">4540</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFIP4RXMCPKTSHI_IP4RXMCPKTSHI_SHIFT" data-ref="_M/I40E_GLPES_PFIP4RXMCPKTSHI_IP4RXMCPKTSHI_SHIFT">I40E_GLPES_PFIP4RXMCPKTSHI_IP4RXMCPKTSHI_SHIFT</dfn> 0</u></td></tr>
<tr><th id="4541">4541</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFIP4RXMCPKTSHI_IP4RXMCPKTSHI_MASK" data-ref="_M/I40E_GLPES_PFIP4RXMCPKTSHI_IP4RXMCPKTSHI_MASK">I40E_GLPES_PFIP4RXMCPKTSHI_IP4RXMCPKTSHI_MASK</dfn>  I40E_MASK(0xFFFF, I40E_GLPES_PFIP4RXMCPKTSHI_IP4RXMCPKTSHI_SHIFT)</u></td></tr>
<tr><th id="4542">4542</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFIP4RXMCPKTSLO" data-ref="_M/I40E_GLPES_PFIP4RXMCPKTSLO">I40E_GLPES_PFIP4RXMCPKTSLO</dfn>(_i)                 (0x00010C00 + ((_i) * 8)) /* _i=0...15 */ /* Reset: PE_CORER */</u></td></tr>
<tr><th id="4543">4543</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFIP4RXMCPKTSLO_MAX_INDEX" data-ref="_M/I40E_GLPES_PFIP4RXMCPKTSLO_MAX_INDEX">I40E_GLPES_PFIP4RXMCPKTSLO_MAX_INDEX</dfn>           15</u></td></tr>
<tr><th id="4544">4544</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFIP4RXMCPKTSLO_IP4RXMCPKTSLO_SHIFT" data-ref="_M/I40E_GLPES_PFIP4RXMCPKTSLO_IP4RXMCPKTSLO_SHIFT">I40E_GLPES_PFIP4RXMCPKTSLO_IP4RXMCPKTSLO_SHIFT</dfn> 0</u></td></tr>
<tr><th id="4545">4545</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFIP4RXMCPKTSLO_IP4RXMCPKTSLO_MASK" data-ref="_M/I40E_GLPES_PFIP4RXMCPKTSLO_IP4RXMCPKTSLO_MASK">I40E_GLPES_PFIP4RXMCPKTSLO_IP4RXMCPKTSLO_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_GLPES_PFIP4RXMCPKTSLO_IP4RXMCPKTSLO_SHIFT)</u></td></tr>
<tr><th id="4546">4546</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFIP4RXOCTSHI" data-ref="_M/I40E_GLPES_PFIP4RXOCTSHI">I40E_GLPES_PFIP4RXOCTSHI</dfn>(_i)               (0x00010204 + ((_i) * 8)) /* _i=0...15 */ /* Reset: PE_CORER */</u></td></tr>
<tr><th id="4547">4547</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFIP4RXOCTSHI_MAX_INDEX" data-ref="_M/I40E_GLPES_PFIP4RXOCTSHI_MAX_INDEX">I40E_GLPES_PFIP4RXOCTSHI_MAX_INDEX</dfn>         15</u></td></tr>
<tr><th id="4548">4548</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFIP4RXOCTSHI_IP4RXOCTSHI_SHIFT" data-ref="_M/I40E_GLPES_PFIP4RXOCTSHI_IP4RXOCTSHI_SHIFT">I40E_GLPES_PFIP4RXOCTSHI_IP4RXOCTSHI_SHIFT</dfn> 0</u></td></tr>
<tr><th id="4549">4549</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFIP4RXOCTSHI_IP4RXOCTSHI_MASK" data-ref="_M/I40E_GLPES_PFIP4RXOCTSHI_IP4RXOCTSHI_MASK">I40E_GLPES_PFIP4RXOCTSHI_IP4RXOCTSHI_MASK</dfn>  I40E_MASK(0xFFFF, I40E_GLPES_PFIP4RXOCTSHI_IP4RXOCTSHI_SHIFT)</u></td></tr>
<tr><th id="4550">4550</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFIP4RXOCTSLO" data-ref="_M/I40E_GLPES_PFIP4RXOCTSLO">I40E_GLPES_PFIP4RXOCTSLO</dfn>(_i)               (0x00010200 + ((_i) * 8)) /* _i=0...15 */ /* Reset: PE_CORER */</u></td></tr>
<tr><th id="4551">4551</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFIP4RXOCTSLO_MAX_INDEX" data-ref="_M/I40E_GLPES_PFIP4RXOCTSLO_MAX_INDEX">I40E_GLPES_PFIP4RXOCTSLO_MAX_INDEX</dfn>         15</u></td></tr>
<tr><th id="4552">4552</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFIP4RXOCTSLO_IP4RXOCTSLO_SHIFT" data-ref="_M/I40E_GLPES_PFIP4RXOCTSLO_IP4RXOCTSLO_SHIFT">I40E_GLPES_PFIP4RXOCTSLO_IP4RXOCTSLO_SHIFT</dfn> 0</u></td></tr>
<tr><th id="4553">4553</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFIP4RXOCTSLO_IP4RXOCTSLO_MASK" data-ref="_M/I40E_GLPES_PFIP4RXOCTSLO_IP4RXOCTSLO_MASK">I40E_GLPES_PFIP4RXOCTSLO_IP4RXOCTSLO_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_GLPES_PFIP4RXOCTSLO_IP4RXOCTSLO_SHIFT)</u></td></tr>
<tr><th id="4554">4554</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFIP4RXPKTSHI" data-ref="_M/I40E_GLPES_PFIP4RXPKTSHI">I40E_GLPES_PFIP4RXPKTSHI</dfn>(_i)               (0x00010404 + ((_i) * 8)) /* _i=0...15 */ /* Reset: PE_CORER */</u></td></tr>
<tr><th id="4555">4555</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFIP4RXPKTSHI_MAX_INDEX" data-ref="_M/I40E_GLPES_PFIP4RXPKTSHI_MAX_INDEX">I40E_GLPES_PFIP4RXPKTSHI_MAX_INDEX</dfn>         15</u></td></tr>
<tr><th id="4556">4556</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFIP4RXPKTSHI_IP4RXPKTSHI_SHIFT" data-ref="_M/I40E_GLPES_PFIP4RXPKTSHI_IP4RXPKTSHI_SHIFT">I40E_GLPES_PFIP4RXPKTSHI_IP4RXPKTSHI_SHIFT</dfn> 0</u></td></tr>
<tr><th id="4557">4557</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFIP4RXPKTSHI_IP4RXPKTSHI_MASK" data-ref="_M/I40E_GLPES_PFIP4RXPKTSHI_IP4RXPKTSHI_MASK">I40E_GLPES_PFIP4RXPKTSHI_IP4RXPKTSHI_MASK</dfn>  I40E_MASK(0xFFFF, I40E_GLPES_PFIP4RXPKTSHI_IP4RXPKTSHI_SHIFT)</u></td></tr>
<tr><th id="4558">4558</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFIP4RXPKTSLO" data-ref="_M/I40E_GLPES_PFIP4RXPKTSLO">I40E_GLPES_PFIP4RXPKTSLO</dfn>(_i)               (0x00010400 + ((_i) * 8)) /* _i=0...15 */ /* Reset: PE_CORER */</u></td></tr>
<tr><th id="4559">4559</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFIP4RXPKTSLO_MAX_INDEX" data-ref="_M/I40E_GLPES_PFIP4RXPKTSLO_MAX_INDEX">I40E_GLPES_PFIP4RXPKTSLO_MAX_INDEX</dfn>         15</u></td></tr>
<tr><th id="4560">4560</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFIP4RXPKTSLO_IP4RXPKTSLO_SHIFT" data-ref="_M/I40E_GLPES_PFIP4RXPKTSLO_IP4RXPKTSLO_SHIFT">I40E_GLPES_PFIP4RXPKTSLO_IP4RXPKTSLO_SHIFT</dfn> 0</u></td></tr>
<tr><th id="4561">4561</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFIP4RXPKTSLO_IP4RXPKTSLO_MASK" data-ref="_M/I40E_GLPES_PFIP4RXPKTSLO_IP4RXPKTSLO_MASK">I40E_GLPES_PFIP4RXPKTSLO_IP4RXPKTSLO_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_GLPES_PFIP4RXPKTSLO_IP4RXPKTSLO_SHIFT)</u></td></tr>
<tr><th id="4562">4562</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFIP4RXTRUNC" data-ref="_M/I40E_GLPES_PFIP4RXTRUNC">I40E_GLPES_PFIP4RXTRUNC</dfn>(_i)              (0x00010700 + ((_i) * 4)) /* _i=0...15 */ /* Reset: PE_CORER */</u></td></tr>
<tr><th id="4563">4563</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFIP4RXTRUNC_MAX_INDEX" data-ref="_M/I40E_GLPES_PFIP4RXTRUNC_MAX_INDEX">I40E_GLPES_PFIP4RXTRUNC_MAX_INDEX</dfn>        15</u></td></tr>
<tr><th id="4564">4564</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFIP4RXTRUNC_IP4RXTRUNC_SHIFT" data-ref="_M/I40E_GLPES_PFIP4RXTRUNC_IP4RXTRUNC_SHIFT">I40E_GLPES_PFIP4RXTRUNC_IP4RXTRUNC_SHIFT</dfn> 0</u></td></tr>
<tr><th id="4565">4565</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFIP4RXTRUNC_IP4RXTRUNC_MASK" data-ref="_M/I40E_GLPES_PFIP4RXTRUNC_IP4RXTRUNC_MASK">I40E_GLPES_PFIP4RXTRUNC_IP4RXTRUNC_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_GLPES_PFIP4RXTRUNC_IP4RXTRUNC_SHIFT)</u></td></tr>
<tr><th id="4566">4566</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFIP4TXFRAGSHI" data-ref="_M/I40E_GLPES_PFIP4TXFRAGSHI">I40E_GLPES_PFIP4TXFRAGSHI</dfn>(_i)                (0x00011E04 + ((_i) * 8)) /* _i=0...15 */ /* Reset: PE_CORER */</u></td></tr>
<tr><th id="4567">4567</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFIP4TXFRAGSHI_MAX_INDEX" data-ref="_M/I40E_GLPES_PFIP4TXFRAGSHI_MAX_INDEX">I40E_GLPES_PFIP4TXFRAGSHI_MAX_INDEX</dfn>          15</u></td></tr>
<tr><th id="4568">4568</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFIP4TXFRAGSHI_IP4TXFRAGSHI_SHIFT" data-ref="_M/I40E_GLPES_PFIP4TXFRAGSHI_IP4TXFRAGSHI_SHIFT">I40E_GLPES_PFIP4TXFRAGSHI_IP4TXFRAGSHI_SHIFT</dfn> 0</u></td></tr>
<tr><th id="4569">4569</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFIP4TXFRAGSHI_IP4TXFRAGSHI_MASK" data-ref="_M/I40E_GLPES_PFIP4TXFRAGSHI_IP4TXFRAGSHI_MASK">I40E_GLPES_PFIP4TXFRAGSHI_IP4TXFRAGSHI_MASK</dfn>  I40E_MASK(0xFFFF, I40E_GLPES_PFIP4TXFRAGSHI_IP4TXFRAGSHI_SHIFT)</u></td></tr>
<tr><th id="4570">4570</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFIP4TXFRAGSLO" data-ref="_M/I40E_GLPES_PFIP4TXFRAGSLO">I40E_GLPES_PFIP4TXFRAGSLO</dfn>(_i)                (0x00011E00 + ((_i) * 8)) /* _i=0...15 */ /* Reset: PE_CORER */</u></td></tr>
<tr><th id="4571">4571</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFIP4TXFRAGSLO_MAX_INDEX" data-ref="_M/I40E_GLPES_PFIP4TXFRAGSLO_MAX_INDEX">I40E_GLPES_PFIP4TXFRAGSLO_MAX_INDEX</dfn>          15</u></td></tr>
<tr><th id="4572">4572</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFIP4TXFRAGSLO_IP4TXFRAGSLO_SHIFT" data-ref="_M/I40E_GLPES_PFIP4TXFRAGSLO_IP4TXFRAGSLO_SHIFT">I40E_GLPES_PFIP4TXFRAGSLO_IP4TXFRAGSLO_SHIFT</dfn> 0</u></td></tr>
<tr><th id="4573">4573</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFIP4TXFRAGSLO_IP4TXFRAGSLO_MASK" data-ref="_M/I40E_GLPES_PFIP4TXFRAGSLO_IP4TXFRAGSLO_MASK">I40E_GLPES_PFIP4TXFRAGSLO_IP4TXFRAGSLO_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_GLPES_PFIP4TXFRAGSLO_IP4TXFRAGSLO_SHIFT)</u></td></tr>
<tr><th id="4574">4574</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFIP4TXMCOCTSHI" data-ref="_M/I40E_GLPES_PFIP4TXMCOCTSHI">I40E_GLPES_PFIP4TXMCOCTSHI</dfn>(_i)                 (0x00012004 + ((_i) * 8)) /* _i=0...15 */ /* Reset: PE_CORER */</u></td></tr>
<tr><th id="4575">4575</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFIP4TXMCOCTSHI_MAX_INDEX" data-ref="_M/I40E_GLPES_PFIP4TXMCOCTSHI_MAX_INDEX">I40E_GLPES_PFIP4TXMCOCTSHI_MAX_INDEX</dfn>           15</u></td></tr>
<tr><th id="4576">4576</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFIP4TXMCOCTSHI_IP4TXMCOCTSHI_SHIFT" data-ref="_M/I40E_GLPES_PFIP4TXMCOCTSHI_IP4TXMCOCTSHI_SHIFT">I40E_GLPES_PFIP4TXMCOCTSHI_IP4TXMCOCTSHI_SHIFT</dfn> 0</u></td></tr>
<tr><th id="4577">4577</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFIP4TXMCOCTSHI_IP4TXMCOCTSHI_MASK" data-ref="_M/I40E_GLPES_PFIP4TXMCOCTSHI_IP4TXMCOCTSHI_MASK">I40E_GLPES_PFIP4TXMCOCTSHI_IP4TXMCOCTSHI_MASK</dfn>  I40E_MASK(0xFFFF, I40E_GLPES_PFIP4TXMCOCTSHI_IP4TXMCOCTSHI_SHIFT)</u></td></tr>
<tr><th id="4578">4578</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFIP4TXMCOCTSLO" data-ref="_M/I40E_GLPES_PFIP4TXMCOCTSLO">I40E_GLPES_PFIP4TXMCOCTSLO</dfn>(_i)                 (0x00012000 + ((_i) * 8)) /* _i=0...15 */ /* Reset: PE_CORER */</u></td></tr>
<tr><th id="4579">4579</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFIP4TXMCOCTSLO_MAX_INDEX" data-ref="_M/I40E_GLPES_PFIP4TXMCOCTSLO_MAX_INDEX">I40E_GLPES_PFIP4TXMCOCTSLO_MAX_INDEX</dfn>           15</u></td></tr>
<tr><th id="4580">4580</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFIP4TXMCOCTSLO_IP4TXMCOCTSLO_SHIFT" data-ref="_M/I40E_GLPES_PFIP4TXMCOCTSLO_IP4TXMCOCTSLO_SHIFT">I40E_GLPES_PFIP4TXMCOCTSLO_IP4TXMCOCTSLO_SHIFT</dfn> 0</u></td></tr>
<tr><th id="4581">4581</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFIP4TXMCOCTSLO_IP4TXMCOCTSLO_MASK" data-ref="_M/I40E_GLPES_PFIP4TXMCOCTSLO_IP4TXMCOCTSLO_MASK">I40E_GLPES_PFIP4TXMCOCTSLO_IP4TXMCOCTSLO_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_GLPES_PFIP4TXMCOCTSLO_IP4TXMCOCTSLO_SHIFT)</u></td></tr>
<tr><th id="4582">4582</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFIP4TXMCPKTSHI" data-ref="_M/I40E_GLPES_PFIP4TXMCPKTSHI">I40E_GLPES_PFIP4TXMCPKTSHI</dfn>(_i)                 (0x00012204 + ((_i) * 8)) /* _i=0...15 */ /* Reset: PE_CORER */</u></td></tr>
<tr><th id="4583">4583</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFIP4TXMCPKTSHI_MAX_INDEX" data-ref="_M/I40E_GLPES_PFIP4TXMCPKTSHI_MAX_INDEX">I40E_GLPES_PFIP4TXMCPKTSHI_MAX_INDEX</dfn>           15</u></td></tr>
<tr><th id="4584">4584</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFIP4TXMCPKTSHI_IP4TXMCPKTSHI_SHIFT" data-ref="_M/I40E_GLPES_PFIP4TXMCPKTSHI_IP4TXMCPKTSHI_SHIFT">I40E_GLPES_PFIP4TXMCPKTSHI_IP4TXMCPKTSHI_SHIFT</dfn> 0</u></td></tr>
<tr><th id="4585">4585</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFIP4TXMCPKTSHI_IP4TXMCPKTSHI_MASK" data-ref="_M/I40E_GLPES_PFIP4TXMCPKTSHI_IP4TXMCPKTSHI_MASK">I40E_GLPES_PFIP4TXMCPKTSHI_IP4TXMCPKTSHI_MASK</dfn>  I40E_MASK(0xFFFF, I40E_GLPES_PFIP4TXMCPKTSHI_IP4TXMCPKTSHI_SHIFT)</u></td></tr>
<tr><th id="4586">4586</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFIP4TXMCPKTSLO" data-ref="_M/I40E_GLPES_PFIP4TXMCPKTSLO">I40E_GLPES_PFIP4TXMCPKTSLO</dfn>(_i)                 (0x00012200 + ((_i) * 8)) /* _i=0...15 */ /* Reset: PE_CORER */</u></td></tr>
<tr><th id="4587">4587</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFIP4TXMCPKTSLO_MAX_INDEX" data-ref="_M/I40E_GLPES_PFIP4TXMCPKTSLO_MAX_INDEX">I40E_GLPES_PFIP4TXMCPKTSLO_MAX_INDEX</dfn>           15</u></td></tr>
<tr><th id="4588">4588</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFIP4TXMCPKTSLO_IP4TXMCPKTSLO_SHIFT" data-ref="_M/I40E_GLPES_PFIP4TXMCPKTSLO_IP4TXMCPKTSLO_SHIFT">I40E_GLPES_PFIP4TXMCPKTSLO_IP4TXMCPKTSLO_SHIFT</dfn> 0</u></td></tr>
<tr><th id="4589">4589</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFIP4TXMCPKTSLO_IP4TXMCPKTSLO_MASK" data-ref="_M/I40E_GLPES_PFIP4TXMCPKTSLO_IP4TXMCPKTSLO_MASK">I40E_GLPES_PFIP4TXMCPKTSLO_IP4TXMCPKTSLO_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_GLPES_PFIP4TXMCPKTSLO_IP4TXMCPKTSLO_SHIFT)</u></td></tr>
<tr><th id="4590">4590</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFIP4TXNOROUTE" data-ref="_M/I40E_GLPES_PFIP4TXNOROUTE">I40E_GLPES_PFIP4TXNOROUTE</dfn>(_i)                (0x00012E00 + ((_i) * 4)) /* _i=0...15 */ /* Reset: PE_CORER */</u></td></tr>
<tr><th id="4591">4591</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFIP4TXNOROUTE_MAX_INDEX" data-ref="_M/I40E_GLPES_PFIP4TXNOROUTE_MAX_INDEX">I40E_GLPES_PFIP4TXNOROUTE_MAX_INDEX</dfn>          15</u></td></tr>
<tr><th id="4592">4592</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFIP4TXNOROUTE_IP4TXNOROUTE_SHIFT" data-ref="_M/I40E_GLPES_PFIP4TXNOROUTE_IP4TXNOROUTE_SHIFT">I40E_GLPES_PFIP4TXNOROUTE_IP4TXNOROUTE_SHIFT</dfn> 0</u></td></tr>
<tr><th id="4593">4593</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFIP4TXNOROUTE_IP4TXNOROUTE_MASK" data-ref="_M/I40E_GLPES_PFIP4TXNOROUTE_IP4TXNOROUTE_MASK">I40E_GLPES_PFIP4TXNOROUTE_IP4TXNOROUTE_MASK</dfn>  I40E_MASK(0xFFFFFF, I40E_GLPES_PFIP4TXNOROUTE_IP4TXNOROUTE_SHIFT)</u></td></tr>
<tr><th id="4594">4594</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFIP4TXOCTSHI" data-ref="_M/I40E_GLPES_PFIP4TXOCTSHI">I40E_GLPES_PFIP4TXOCTSHI</dfn>(_i)               (0x00011A04 + ((_i) * 8)) /* _i=0...15 */ /* Reset: PE_CORER */</u></td></tr>
<tr><th id="4595">4595</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFIP4TXOCTSHI_MAX_INDEX" data-ref="_M/I40E_GLPES_PFIP4TXOCTSHI_MAX_INDEX">I40E_GLPES_PFIP4TXOCTSHI_MAX_INDEX</dfn>         15</u></td></tr>
<tr><th id="4596">4596</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFIP4TXOCTSHI_IP4TXOCTSHI_SHIFT" data-ref="_M/I40E_GLPES_PFIP4TXOCTSHI_IP4TXOCTSHI_SHIFT">I40E_GLPES_PFIP4TXOCTSHI_IP4TXOCTSHI_SHIFT</dfn> 0</u></td></tr>
<tr><th id="4597">4597</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFIP4TXOCTSHI_IP4TXOCTSHI_MASK" data-ref="_M/I40E_GLPES_PFIP4TXOCTSHI_IP4TXOCTSHI_MASK">I40E_GLPES_PFIP4TXOCTSHI_IP4TXOCTSHI_MASK</dfn>  I40E_MASK(0xFFFF, I40E_GLPES_PFIP4TXOCTSHI_IP4TXOCTSHI_SHIFT)</u></td></tr>
<tr><th id="4598">4598</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFIP4TXOCTSLO" data-ref="_M/I40E_GLPES_PFIP4TXOCTSLO">I40E_GLPES_PFIP4TXOCTSLO</dfn>(_i)               (0x00011A00 + ((_i) * 8)) /* _i=0...15 */ /* Reset: PE_CORER */</u></td></tr>
<tr><th id="4599">4599</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFIP4TXOCTSLO_MAX_INDEX" data-ref="_M/I40E_GLPES_PFIP4TXOCTSLO_MAX_INDEX">I40E_GLPES_PFIP4TXOCTSLO_MAX_INDEX</dfn>         15</u></td></tr>
<tr><th id="4600">4600</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFIP4TXOCTSLO_IP4TXOCTSLO_SHIFT" data-ref="_M/I40E_GLPES_PFIP4TXOCTSLO_IP4TXOCTSLO_SHIFT">I40E_GLPES_PFIP4TXOCTSLO_IP4TXOCTSLO_SHIFT</dfn> 0</u></td></tr>
<tr><th id="4601">4601</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFIP4TXOCTSLO_IP4TXOCTSLO_MASK" data-ref="_M/I40E_GLPES_PFIP4TXOCTSLO_IP4TXOCTSLO_MASK">I40E_GLPES_PFIP4TXOCTSLO_IP4TXOCTSLO_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_GLPES_PFIP4TXOCTSLO_IP4TXOCTSLO_SHIFT)</u></td></tr>
<tr><th id="4602">4602</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFIP4TXPKTSHI" data-ref="_M/I40E_GLPES_PFIP4TXPKTSHI">I40E_GLPES_PFIP4TXPKTSHI</dfn>(_i)               (0x00011C04 + ((_i) * 8)) /* _i=0...15 */ /* Reset: PE_CORER */</u></td></tr>
<tr><th id="4603">4603</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFIP4TXPKTSHI_MAX_INDEX" data-ref="_M/I40E_GLPES_PFIP4TXPKTSHI_MAX_INDEX">I40E_GLPES_PFIP4TXPKTSHI_MAX_INDEX</dfn>         15</u></td></tr>
<tr><th id="4604">4604</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFIP4TXPKTSHI_IP4TXPKTSHI_SHIFT" data-ref="_M/I40E_GLPES_PFIP4TXPKTSHI_IP4TXPKTSHI_SHIFT">I40E_GLPES_PFIP4TXPKTSHI_IP4TXPKTSHI_SHIFT</dfn> 0</u></td></tr>
<tr><th id="4605">4605</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFIP4TXPKTSHI_IP4TXPKTSHI_MASK" data-ref="_M/I40E_GLPES_PFIP4TXPKTSHI_IP4TXPKTSHI_MASK">I40E_GLPES_PFIP4TXPKTSHI_IP4TXPKTSHI_MASK</dfn>  I40E_MASK(0xFFFF, I40E_GLPES_PFIP4TXPKTSHI_IP4TXPKTSHI_SHIFT)</u></td></tr>
<tr><th id="4606">4606</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFIP4TXPKTSLO" data-ref="_M/I40E_GLPES_PFIP4TXPKTSLO">I40E_GLPES_PFIP4TXPKTSLO</dfn>(_i)               (0x00011C00 + ((_i) * 8)) /* _i=0...15 */ /* Reset: PE_CORER */</u></td></tr>
<tr><th id="4607">4607</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFIP4TXPKTSLO_MAX_INDEX" data-ref="_M/I40E_GLPES_PFIP4TXPKTSLO_MAX_INDEX">I40E_GLPES_PFIP4TXPKTSLO_MAX_INDEX</dfn>         15</u></td></tr>
<tr><th id="4608">4608</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFIP4TXPKTSLO_IP4TXPKTSLO_SHIFT" data-ref="_M/I40E_GLPES_PFIP4TXPKTSLO_IP4TXPKTSLO_SHIFT">I40E_GLPES_PFIP4TXPKTSLO_IP4TXPKTSLO_SHIFT</dfn> 0</u></td></tr>
<tr><th id="4609">4609</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFIP4TXPKTSLO_IP4TXPKTSLO_MASK" data-ref="_M/I40E_GLPES_PFIP4TXPKTSLO_IP4TXPKTSLO_MASK">I40E_GLPES_PFIP4TXPKTSLO_IP4TXPKTSLO_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_GLPES_PFIP4TXPKTSLO_IP4TXPKTSLO_SHIFT)</u></td></tr>
<tr><th id="4610">4610</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFIP6RXDISCARD" data-ref="_M/I40E_GLPES_PFIP6RXDISCARD">I40E_GLPES_PFIP6RXDISCARD</dfn>(_i)                (0x00011200 + ((_i) * 4)) /* _i=0...15 */ /* Reset: PE_CORER */</u></td></tr>
<tr><th id="4611">4611</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFIP6RXDISCARD_MAX_INDEX" data-ref="_M/I40E_GLPES_PFIP6RXDISCARD_MAX_INDEX">I40E_GLPES_PFIP6RXDISCARD_MAX_INDEX</dfn>          15</u></td></tr>
<tr><th id="4612">4612</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFIP6RXDISCARD_IP6RXDISCARD_SHIFT" data-ref="_M/I40E_GLPES_PFIP6RXDISCARD_IP6RXDISCARD_SHIFT">I40E_GLPES_PFIP6RXDISCARD_IP6RXDISCARD_SHIFT</dfn> 0</u></td></tr>
<tr><th id="4613">4613</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFIP6RXDISCARD_IP6RXDISCARD_MASK" data-ref="_M/I40E_GLPES_PFIP6RXDISCARD_IP6RXDISCARD_MASK">I40E_GLPES_PFIP6RXDISCARD_IP6RXDISCARD_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_GLPES_PFIP6RXDISCARD_IP6RXDISCARD_SHIFT)</u></td></tr>
<tr><th id="4614">4614</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFIP6RXFRAGSHI" data-ref="_M/I40E_GLPES_PFIP6RXFRAGSHI">I40E_GLPES_PFIP6RXFRAGSHI</dfn>(_i)                (0x00011404 + ((_i) * 8)) /* _i=0...15 */ /* Reset: PE_CORER */</u></td></tr>
<tr><th id="4615">4615</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFIP6RXFRAGSHI_MAX_INDEX" data-ref="_M/I40E_GLPES_PFIP6RXFRAGSHI_MAX_INDEX">I40E_GLPES_PFIP6RXFRAGSHI_MAX_INDEX</dfn>          15</u></td></tr>
<tr><th id="4616">4616</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFIP6RXFRAGSHI_IP6RXFRAGSHI_SHIFT" data-ref="_M/I40E_GLPES_PFIP6RXFRAGSHI_IP6RXFRAGSHI_SHIFT">I40E_GLPES_PFIP6RXFRAGSHI_IP6RXFRAGSHI_SHIFT</dfn> 0</u></td></tr>
<tr><th id="4617">4617</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFIP6RXFRAGSHI_IP6RXFRAGSHI_MASK" data-ref="_M/I40E_GLPES_PFIP6RXFRAGSHI_IP6RXFRAGSHI_MASK">I40E_GLPES_PFIP6RXFRAGSHI_IP6RXFRAGSHI_MASK</dfn>  I40E_MASK(0xFFFF, I40E_GLPES_PFIP6RXFRAGSHI_IP6RXFRAGSHI_SHIFT)</u></td></tr>
<tr><th id="4618">4618</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFIP6RXFRAGSLO" data-ref="_M/I40E_GLPES_PFIP6RXFRAGSLO">I40E_GLPES_PFIP6RXFRAGSLO</dfn>(_i)                (0x00011400 + ((_i) * 8)) /* _i=0...15 */ /* Reset: PE_CORER */</u></td></tr>
<tr><th id="4619">4619</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFIP6RXFRAGSLO_MAX_INDEX" data-ref="_M/I40E_GLPES_PFIP6RXFRAGSLO_MAX_INDEX">I40E_GLPES_PFIP6RXFRAGSLO_MAX_INDEX</dfn>          15</u></td></tr>
<tr><th id="4620">4620</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFIP6RXFRAGSLO_IP6RXFRAGSLO_SHIFT" data-ref="_M/I40E_GLPES_PFIP6RXFRAGSLO_IP6RXFRAGSLO_SHIFT">I40E_GLPES_PFIP6RXFRAGSLO_IP6RXFRAGSLO_SHIFT</dfn> 0</u></td></tr>
<tr><th id="4621">4621</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFIP6RXFRAGSLO_IP6RXFRAGSLO_MASK" data-ref="_M/I40E_GLPES_PFIP6RXFRAGSLO_IP6RXFRAGSLO_MASK">I40E_GLPES_PFIP6RXFRAGSLO_IP6RXFRAGSLO_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_GLPES_PFIP6RXFRAGSLO_IP6RXFRAGSLO_SHIFT)</u></td></tr>
<tr><th id="4622">4622</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFIP6RXMCOCTSHI" data-ref="_M/I40E_GLPES_PFIP6RXMCOCTSHI">I40E_GLPES_PFIP6RXMCOCTSHI</dfn>(_i)                 (0x00011604 + ((_i) * 8)) /* _i=0...15 */ /* Reset: PE_CORER */</u></td></tr>
<tr><th id="4623">4623</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFIP6RXMCOCTSHI_MAX_INDEX" data-ref="_M/I40E_GLPES_PFIP6RXMCOCTSHI_MAX_INDEX">I40E_GLPES_PFIP6RXMCOCTSHI_MAX_INDEX</dfn>           15</u></td></tr>
<tr><th id="4624">4624</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFIP6RXMCOCTSHI_IP6RXMCOCTSHI_SHIFT" data-ref="_M/I40E_GLPES_PFIP6RXMCOCTSHI_IP6RXMCOCTSHI_SHIFT">I40E_GLPES_PFIP6RXMCOCTSHI_IP6RXMCOCTSHI_SHIFT</dfn> 0</u></td></tr>
<tr><th id="4625">4625</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFIP6RXMCOCTSHI_IP6RXMCOCTSHI_MASK" data-ref="_M/I40E_GLPES_PFIP6RXMCOCTSHI_IP6RXMCOCTSHI_MASK">I40E_GLPES_PFIP6RXMCOCTSHI_IP6RXMCOCTSHI_MASK</dfn>  I40E_MASK(0xFFFF, I40E_GLPES_PFIP6RXMCOCTSHI_IP6RXMCOCTSHI_SHIFT)</u></td></tr>
<tr><th id="4626">4626</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFIP6RXMCOCTSLO" data-ref="_M/I40E_GLPES_PFIP6RXMCOCTSLO">I40E_GLPES_PFIP6RXMCOCTSLO</dfn>(_i)                 (0x00011600 + ((_i) * 8)) /* _i=0...15 */ /* Reset: PE_CORER */</u></td></tr>
<tr><th id="4627">4627</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFIP6RXMCOCTSLO_MAX_INDEX" data-ref="_M/I40E_GLPES_PFIP6RXMCOCTSLO_MAX_INDEX">I40E_GLPES_PFIP6RXMCOCTSLO_MAX_INDEX</dfn>           15</u></td></tr>
<tr><th id="4628">4628</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFIP6RXMCOCTSLO_IP6RXMCOCTSLO_SHIFT" data-ref="_M/I40E_GLPES_PFIP6RXMCOCTSLO_IP6RXMCOCTSLO_SHIFT">I40E_GLPES_PFIP6RXMCOCTSLO_IP6RXMCOCTSLO_SHIFT</dfn> 0</u></td></tr>
<tr><th id="4629">4629</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFIP6RXMCOCTSLO_IP6RXMCOCTSLO_MASK" data-ref="_M/I40E_GLPES_PFIP6RXMCOCTSLO_IP6RXMCOCTSLO_MASK">I40E_GLPES_PFIP6RXMCOCTSLO_IP6RXMCOCTSLO_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_GLPES_PFIP6RXMCOCTSLO_IP6RXMCOCTSLO_SHIFT)</u></td></tr>
<tr><th id="4630">4630</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFIP6RXMCPKTSHI" data-ref="_M/I40E_GLPES_PFIP6RXMCPKTSHI">I40E_GLPES_PFIP6RXMCPKTSHI</dfn>(_i)                 (0x00011804 + ((_i) * 8)) /* _i=0...15 */ /* Reset: PE_CORER */</u></td></tr>
<tr><th id="4631">4631</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFIP6RXMCPKTSHI_MAX_INDEX" data-ref="_M/I40E_GLPES_PFIP6RXMCPKTSHI_MAX_INDEX">I40E_GLPES_PFIP6RXMCPKTSHI_MAX_INDEX</dfn>           15</u></td></tr>
<tr><th id="4632">4632</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFIP6RXMCPKTSHI_IP6RXMCPKTSHI_SHIFT" data-ref="_M/I40E_GLPES_PFIP6RXMCPKTSHI_IP6RXMCPKTSHI_SHIFT">I40E_GLPES_PFIP6RXMCPKTSHI_IP6RXMCPKTSHI_SHIFT</dfn> 0</u></td></tr>
<tr><th id="4633">4633</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFIP6RXMCPKTSHI_IP6RXMCPKTSHI_MASK" data-ref="_M/I40E_GLPES_PFIP6RXMCPKTSHI_IP6RXMCPKTSHI_MASK">I40E_GLPES_PFIP6RXMCPKTSHI_IP6RXMCPKTSHI_MASK</dfn>  I40E_MASK(0xFFFF, I40E_GLPES_PFIP6RXMCPKTSHI_IP6RXMCPKTSHI_SHIFT)</u></td></tr>
<tr><th id="4634">4634</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFIP6RXMCPKTSLO" data-ref="_M/I40E_GLPES_PFIP6RXMCPKTSLO">I40E_GLPES_PFIP6RXMCPKTSLO</dfn>(_i)                 (0x00011800 + ((_i) * 8)) /* _i=0...15 */ /* Reset: PE_CORER */</u></td></tr>
<tr><th id="4635">4635</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFIP6RXMCPKTSLO_MAX_INDEX" data-ref="_M/I40E_GLPES_PFIP6RXMCPKTSLO_MAX_INDEX">I40E_GLPES_PFIP6RXMCPKTSLO_MAX_INDEX</dfn>           15</u></td></tr>
<tr><th id="4636">4636</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFIP6RXMCPKTSLO_IP6RXMCPKTSLO_SHIFT" data-ref="_M/I40E_GLPES_PFIP6RXMCPKTSLO_IP6RXMCPKTSLO_SHIFT">I40E_GLPES_PFIP6RXMCPKTSLO_IP6RXMCPKTSLO_SHIFT</dfn> 0</u></td></tr>
<tr><th id="4637">4637</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFIP6RXMCPKTSLO_IP6RXMCPKTSLO_MASK" data-ref="_M/I40E_GLPES_PFIP6RXMCPKTSLO_IP6RXMCPKTSLO_MASK">I40E_GLPES_PFIP6RXMCPKTSLO_IP6RXMCPKTSLO_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_GLPES_PFIP6RXMCPKTSLO_IP6RXMCPKTSLO_SHIFT)</u></td></tr>
<tr><th id="4638">4638</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFIP6RXOCTSHI" data-ref="_M/I40E_GLPES_PFIP6RXOCTSHI">I40E_GLPES_PFIP6RXOCTSHI</dfn>(_i)               (0x00010E04 + ((_i) * 8)) /* _i=0...15 */ /* Reset: PE_CORER */</u></td></tr>
<tr><th id="4639">4639</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFIP6RXOCTSHI_MAX_INDEX" data-ref="_M/I40E_GLPES_PFIP6RXOCTSHI_MAX_INDEX">I40E_GLPES_PFIP6RXOCTSHI_MAX_INDEX</dfn>         15</u></td></tr>
<tr><th id="4640">4640</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFIP6RXOCTSHI_IP6RXOCTSHI_SHIFT" data-ref="_M/I40E_GLPES_PFIP6RXOCTSHI_IP6RXOCTSHI_SHIFT">I40E_GLPES_PFIP6RXOCTSHI_IP6RXOCTSHI_SHIFT</dfn> 0</u></td></tr>
<tr><th id="4641">4641</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFIP6RXOCTSHI_IP6RXOCTSHI_MASK" data-ref="_M/I40E_GLPES_PFIP6RXOCTSHI_IP6RXOCTSHI_MASK">I40E_GLPES_PFIP6RXOCTSHI_IP6RXOCTSHI_MASK</dfn>  I40E_MASK(0xFFFF, I40E_GLPES_PFIP6RXOCTSHI_IP6RXOCTSHI_SHIFT)</u></td></tr>
<tr><th id="4642">4642</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFIP6RXOCTSLO" data-ref="_M/I40E_GLPES_PFIP6RXOCTSLO">I40E_GLPES_PFIP6RXOCTSLO</dfn>(_i)               (0x00010E00 + ((_i) * 8)) /* _i=0...15 */ /* Reset: PE_CORER */</u></td></tr>
<tr><th id="4643">4643</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFIP6RXOCTSLO_MAX_INDEX" data-ref="_M/I40E_GLPES_PFIP6RXOCTSLO_MAX_INDEX">I40E_GLPES_PFIP6RXOCTSLO_MAX_INDEX</dfn>         15</u></td></tr>
<tr><th id="4644">4644</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFIP6RXOCTSLO_IP6RXOCTSLO_SHIFT" data-ref="_M/I40E_GLPES_PFIP6RXOCTSLO_IP6RXOCTSLO_SHIFT">I40E_GLPES_PFIP6RXOCTSLO_IP6RXOCTSLO_SHIFT</dfn> 0</u></td></tr>
<tr><th id="4645">4645</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFIP6RXOCTSLO_IP6RXOCTSLO_MASK" data-ref="_M/I40E_GLPES_PFIP6RXOCTSLO_IP6RXOCTSLO_MASK">I40E_GLPES_PFIP6RXOCTSLO_IP6RXOCTSLO_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_GLPES_PFIP6RXOCTSLO_IP6RXOCTSLO_SHIFT)</u></td></tr>
<tr><th id="4646">4646</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFIP6RXPKTSHI" data-ref="_M/I40E_GLPES_PFIP6RXPKTSHI">I40E_GLPES_PFIP6RXPKTSHI</dfn>(_i)               (0x00011004 + ((_i) * 8)) /* _i=0...15 */ /* Reset: PE_CORER */</u></td></tr>
<tr><th id="4647">4647</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFIP6RXPKTSHI_MAX_INDEX" data-ref="_M/I40E_GLPES_PFIP6RXPKTSHI_MAX_INDEX">I40E_GLPES_PFIP6RXPKTSHI_MAX_INDEX</dfn>         15</u></td></tr>
<tr><th id="4648">4648</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFIP6RXPKTSHI_IP6RXPKTSHI_SHIFT" data-ref="_M/I40E_GLPES_PFIP6RXPKTSHI_IP6RXPKTSHI_SHIFT">I40E_GLPES_PFIP6RXPKTSHI_IP6RXPKTSHI_SHIFT</dfn> 0</u></td></tr>
<tr><th id="4649">4649</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFIP6RXPKTSHI_IP6RXPKTSHI_MASK" data-ref="_M/I40E_GLPES_PFIP6RXPKTSHI_IP6RXPKTSHI_MASK">I40E_GLPES_PFIP6RXPKTSHI_IP6RXPKTSHI_MASK</dfn>  I40E_MASK(0xFFFF, I40E_GLPES_PFIP6RXPKTSHI_IP6RXPKTSHI_SHIFT)</u></td></tr>
<tr><th id="4650">4650</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFIP6RXPKTSLO" data-ref="_M/I40E_GLPES_PFIP6RXPKTSLO">I40E_GLPES_PFIP6RXPKTSLO</dfn>(_i)               (0x00011000 + ((_i) * 8)) /* _i=0...15 */ /* Reset: PE_CORER */</u></td></tr>
<tr><th id="4651">4651</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFIP6RXPKTSLO_MAX_INDEX" data-ref="_M/I40E_GLPES_PFIP6RXPKTSLO_MAX_INDEX">I40E_GLPES_PFIP6RXPKTSLO_MAX_INDEX</dfn>         15</u></td></tr>
<tr><th id="4652">4652</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFIP6RXPKTSLO_IP6RXPKTSLO_SHIFT" data-ref="_M/I40E_GLPES_PFIP6RXPKTSLO_IP6RXPKTSLO_SHIFT">I40E_GLPES_PFIP6RXPKTSLO_IP6RXPKTSLO_SHIFT</dfn> 0</u></td></tr>
<tr><th id="4653">4653</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFIP6RXPKTSLO_IP6RXPKTSLO_MASK" data-ref="_M/I40E_GLPES_PFIP6RXPKTSLO_IP6RXPKTSLO_MASK">I40E_GLPES_PFIP6RXPKTSLO_IP6RXPKTSLO_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_GLPES_PFIP6RXPKTSLO_IP6RXPKTSLO_SHIFT)</u></td></tr>
<tr><th id="4654">4654</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFIP6RXTRUNC" data-ref="_M/I40E_GLPES_PFIP6RXTRUNC">I40E_GLPES_PFIP6RXTRUNC</dfn>(_i)              (0x00011300 + ((_i) * 4)) /* _i=0...15 */ /* Reset: PE_CORER */</u></td></tr>
<tr><th id="4655">4655</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFIP6RXTRUNC_MAX_INDEX" data-ref="_M/I40E_GLPES_PFIP6RXTRUNC_MAX_INDEX">I40E_GLPES_PFIP6RXTRUNC_MAX_INDEX</dfn>        15</u></td></tr>
<tr><th id="4656">4656</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFIP6RXTRUNC_IP6RXTRUNC_SHIFT" data-ref="_M/I40E_GLPES_PFIP6RXTRUNC_IP6RXTRUNC_SHIFT">I40E_GLPES_PFIP6RXTRUNC_IP6RXTRUNC_SHIFT</dfn> 0</u></td></tr>
<tr><th id="4657">4657</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFIP6RXTRUNC_IP6RXTRUNC_MASK" data-ref="_M/I40E_GLPES_PFIP6RXTRUNC_IP6RXTRUNC_MASK">I40E_GLPES_PFIP6RXTRUNC_IP6RXTRUNC_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_GLPES_PFIP6RXTRUNC_IP6RXTRUNC_SHIFT)</u></td></tr>
<tr><th id="4658">4658</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFIP6TXFRAGSHI" data-ref="_M/I40E_GLPES_PFIP6TXFRAGSHI">I40E_GLPES_PFIP6TXFRAGSHI</dfn>(_i)                (0x00012804 + ((_i) * 8)) /* _i=0...15 */ /* Reset: PE_CORER */</u></td></tr>
<tr><th id="4659">4659</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFIP6TXFRAGSHI_MAX_INDEX" data-ref="_M/I40E_GLPES_PFIP6TXFRAGSHI_MAX_INDEX">I40E_GLPES_PFIP6TXFRAGSHI_MAX_INDEX</dfn>          15</u></td></tr>
<tr><th id="4660">4660</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFIP6TXFRAGSHI_IP6TXFRAGSHI_SHIFT" data-ref="_M/I40E_GLPES_PFIP6TXFRAGSHI_IP6TXFRAGSHI_SHIFT">I40E_GLPES_PFIP6TXFRAGSHI_IP6TXFRAGSHI_SHIFT</dfn> 0</u></td></tr>
<tr><th id="4661">4661</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFIP6TXFRAGSHI_IP6TXFRAGSHI_MASK" data-ref="_M/I40E_GLPES_PFIP6TXFRAGSHI_IP6TXFRAGSHI_MASK">I40E_GLPES_PFIP6TXFRAGSHI_IP6TXFRAGSHI_MASK</dfn>  I40E_MASK(0xFFFF, I40E_GLPES_PFIP6TXFRAGSHI_IP6TXFRAGSHI_SHIFT)</u></td></tr>
<tr><th id="4662">4662</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFIP6TXFRAGSLO" data-ref="_M/I40E_GLPES_PFIP6TXFRAGSLO">I40E_GLPES_PFIP6TXFRAGSLO</dfn>(_i)                (0x00012800 + ((_i) * 8)) /* _i=0...15 */ /* Reset: PE_CORER */</u></td></tr>
<tr><th id="4663">4663</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFIP6TXFRAGSLO_MAX_INDEX" data-ref="_M/I40E_GLPES_PFIP6TXFRAGSLO_MAX_INDEX">I40E_GLPES_PFIP6TXFRAGSLO_MAX_INDEX</dfn>          15</u></td></tr>
<tr><th id="4664">4664</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFIP6TXFRAGSLO_IP6TXFRAGSLO_SHIFT" data-ref="_M/I40E_GLPES_PFIP6TXFRAGSLO_IP6TXFRAGSLO_SHIFT">I40E_GLPES_PFIP6TXFRAGSLO_IP6TXFRAGSLO_SHIFT</dfn> 0</u></td></tr>
<tr><th id="4665">4665</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFIP6TXFRAGSLO_IP6TXFRAGSLO_MASK" data-ref="_M/I40E_GLPES_PFIP6TXFRAGSLO_IP6TXFRAGSLO_MASK">I40E_GLPES_PFIP6TXFRAGSLO_IP6TXFRAGSLO_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_GLPES_PFIP6TXFRAGSLO_IP6TXFRAGSLO_SHIFT)</u></td></tr>
<tr><th id="4666">4666</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFIP6TXMCOCTSHI" data-ref="_M/I40E_GLPES_PFIP6TXMCOCTSHI">I40E_GLPES_PFIP6TXMCOCTSHI</dfn>(_i)                 (0x00012A04 + ((_i) * 8)) /* _i=0...15 */ /* Reset: PE_CORER */</u></td></tr>
<tr><th id="4667">4667</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFIP6TXMCOCTSHI_MAX_INDEX" data-ref="_M/I40E_GLPES_PFIP6TXMCOCTSHI_MAX_INDEX">I40E_GLPES_PFIP6TXMCOCTSHI_MAX_INDEX</dfn>           15</u></td></tr>
<tr><th id="4668">4668</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFIP6TXMCOCTSHI_IP6TXMCOCTSHI_SHIFT" data-ref="_M/I40E_GLPES_PFIP6TXMCOCTSHI_IP6TXMCOCTSHI_SHIFT">I40E_GLPES_PFIP6TXMCOCTSHI_IP6TXMCOCTSHI_SHIFT</dfn> 0</u></td></tr>
<tr><th id="4669">4669</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFIP6TXMCOCTSHI_IP6TXMCOCTSHI_MASK" data-ref="_M/I40E_GLPES_PFIP6TXMCOCTSHI_IP6TXMCOCTSHI_MASK">I40E_GLPES_PFIP6TXMCOCTSHI_IP6TXMCOCTSHI_MASK</dfn>  I40E_MASK(0xFFFF, I40E_GLPES_PFIP6TXMCOCTSHI_IP6TXMCOCTSHI_SHIFT)</u></td></tr>
<tr><th id="4670">4670</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFIP6TXMCOCTSLO" data-ref="_M/I40E_GLPES_PFIP6TXMCOCTSLO">I40E_GLPES_PFIP6TXMCOCTSLO</dfn>(_i)                 (0x00012A00 + ((_i) * 8)) /* _i=0...15 */ /* Reset: PE_CORER */</u></td></tr>
<tr><th id="4671">4671</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFIP6TXMCOCTSLO_MAX_INDEX" data-ref="_M/I40E_GLPES_PFIP6TXMCOCTSLO_MAX_INDEX">I40E_GLPES_PFIP6TXMCOCTSLO_MAX_INDEX</dfn>           15</u></td></tr>
<tr><th id="4672">4672</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFIP6TXMCOCTSLO_IP6TXMCOCTSLO_SHIFT" data-ref="_M/I40E_GLPES_PFIP6TXMCOCTSLO_IP6TXMCOCTSLO_SHIFT">I40E_GLPES_PFIP6TXMCOCTSLO_IP6TXMCOCTSLO_SHIFT</dfn> 0</u></td></tr>
<tr><th id="4673">4673</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFIP6TXMCOCTSLO_IP6TXMCOCTSLO_MASK" data-ref="_M/I40E_GLPES_PFIP6TXMCOCTSLO_IP6TXMCOCTSLO_MASK">I40E_GLPES_PFIP6TXMCOCTSLO_IP6TXMCOCTSLO_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_GLPES_PFIP6TXMCOCTSLO_IP6TXMCOCTSLO_SHIFT)</u></td></tr>
<tr><th id="4674">4674</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFIP6TXMCPKTSHI" data-ref="_M/I40E_GLPES_PFIP6TXMCPKTSHI">I40E_GLPES_PFIP6TXMCPKTSHI</dfn>(_i)                 (0x00012C04 + ((_i) * 8)) /* _i=0...15 */ /* Reset: PE_CORER */</u></td></tr>
<tr><th id="4675">4675</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFIP6TXMCPKTSHI_MAX_INDEX" data-ref="_M/I40E_GLPES_PFIP6TXMCPKTSHI_MAX_INDEX">I40E_GLPES_PFIP6TXMCPKTSHI_MAX_INDEX</dfn>           15</u></td></tr>
<tr><th id="4676">4676</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFIP6TXMCPKTSHI_IP6TXMCPKTSHI_SHIFT" data-ref="_M/I40E_GLPES_PFIP6TXMCPKTSHI_IP6TXMCPKTSHI_SHIFT">I40E_GLPES_PFIP6TXMCPKTSHI_IP6TXMCPKTSHI_SHIFT</dfn> 0</u></td></tr>
<tr><th id="4677">4677</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFIP6TXMCPKTSHI_IP6TXMCPKTSHI_MASK" data-ref="_M/I40E_GLPES_PFIP6TXMCPKTSHI_IP6TXMCPKTSHI_MASK">I40E_GLPES_PFIP6TXMCPKTSHI_IP6TXMCPKTSHI_MASK</dfn>  I40E_MASK(0xFFFF, I40E_GLPES_PFIP6TXMCPKTSHI_IP6TXMCPKTSHI_SHIFT)</u></td></tr>
<tr><th id="4678">4678</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFIP6TXMCPKTSLO" data-ref="_M/I40E_GLPES_PFIP6TXMCPKTSLO">I40E_GLPES_PFIP6TXMCPKTSLO</dfn>(_i)                 (0x00012C00 + ((_i) * 8)) /* _i=0...15 */ /* Reset: PE_CORER */</u></td></tr>
<tr><th id="4679">4679</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFIP6TXMCPKTSLO_MAX_INDEX" data-ref="_M/I40E_GLPES_PFIP6TXMCPKTSLO_MAX_INDEX">I40E_GLPES_PFIP6TXMCPKTSLO_MAX_INDEX</dfn>           15</u></td></tr>
<tr><th id="4680">4680</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFIP6TXMCPKTSLO_IP6TXMCPKTSLO_SHIFT" data-ref="_M/I40E_GLPES_PFIP6TXMCPKTSLO_IP6TXMCPKTSLO_SHIFT">I40E_GLPES_PFIP6TXMCPKTSLO_IP6TXMCPKTSLO_SHIFT</dfn> 0</u></td></tr>
<tr><th id="4681">4681</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFIP6TXMCPKTSLO_IP6TXMCPKTSLO_MASK" data-ref="_M/I40E_GLPES_PFIP6TXMCPKTSLO_IP6TXMCPKTSLO_MASK">I40E_GLPES_PFIP6TXMCPKTSLO_IP6TXMCPKTSLO_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_GLPES_PFIP6TXMCPKTSLO_IP6TXMCPKTSLO_SHIFT)</u></td></tr>
<tr><th id="4682">4682</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFIP6TXNOROUTE" data-ref="_M/I40E_GLPES_PFIP6TXNOROUTE">I40E_GLPES_PFIP6TXNOROUTE</dfn>(_i)                (0x00012F00 + ((_i) * 4)) /* _i=0...15 */ /* Reset: PE_CORER */</u></td></tr>
<tr><th id="4683">4683</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFIP6TXNOROUTE_MAX_INDEX" data-ref="_M/I40E_GLPES_PFIP6TXNOROUTE_MAX_INDEX">I40E_GLPES_PFIP6TXNOROUTE_MAX_INDEX</dfn>          15</u></td></tr>
<tr><th id="4684">4684</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFIP6TXNOROUTE_IP6TXNOROUTE_SHIFT" data-ref="_M/I40E_GLPES_PFIP6TXNOROUTE_IP6TXNOROUTE_SHIFT">I40E_GLPES_PFIP6TXNOROUTE_IP6TXNOROUTE_SHIFT</dfn> 0</u></td></tr>
<tr><th id="4685">4685</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFIP6TXNOROUTE_IP6TXNOROUTE_MASK" data-ref="_M/I40E_GLPES_PFIP6TXNOROUTE_IP6TXNOROUTE_MASK">I40E_GLPES_PFIP6TXNOROUTE_IP6TXNOROUTE_MASK</dfn>  I40E_MASK(0xFFFFFF, I40E_GLPES_PFIP6TXNOROUTE_IP6TXNOROUTE_SHIFT)</u></td></tr>
<tr><th id="4686">4686</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFIP6TXOCTSHI" data-ref="_M/I40E_GLPES_PFIP6TXOCTSHI">I40E_GLPES_PFIP6TXOCTSHI</dfn>(_i)               (0x00012404 + ((_i) * 8)) /* _i=0...15 */ /* Reset: PE_CORER */</u></td></tr>
<tr><th id="4687">4687</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFIP6TXOCTSHI_MAX_INDEX" data-ref="_M/I40E_GLPES_PFIP6TXOCTSHI_MAX_INDEX">I40E_GLPES_PFIP6TXOCTSHI_MAX_INDEX</dfn>         15</u></td></tr>
<tr><th id="4688">4688</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFIP6TXOCTSHI_IP6TXOCTSHI_SHIFT" data-ref="_M/I40E_GLPES_PFIP6TXOCTSHI_IP6TXOCTSHI_SHIFT">I40E_GLPES_PFIP6TXOCTSHI_IP6TXOCTSHI_SHIFT</dfn> 0</u></td></tr>
<tr><th id="4689">4689</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFIP6TXOCTSHI_IP6TXOCTSHI_MASK" data-ref="_M/I40E_GLPES_PFIP6TXOCTSHI_IP6TXOCTSHI_MASK">I40E_GLPES_PFIP6TXOCTSHI_IP6TXOCTSHI_MASK</dfn>  I40E_MASK(0xFFFF, I40E_GLPES_PFIP6TXOCTSHI_IP6TXOCTSHI_SHIFT)</u></td></tr>
<tr><th id="4690">4690</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFIP6TXOCTSLO" data-ref="_M/I40E_GLPES_PFIP6TXOCTSLO">I40E_GLPES_PFIP6TXOCTSLO</dfn>(_i)               (0x00012400 + ((_i) * 8)) /* _i=0...15 */ /* Reset: PE_CORER */</u></td></tr>
<tr><th id="4691">4691</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFIP6TXOCTSLO_MAX_INDEX" data-ref="_M/I40E_GLPES_PFIP6TXOCTSLO_MAX_INDEX">I40E_GLPES_PFIP6TXOCTSLO_MAX_INDEX</dfn>         15</u></td></tr>
<tr><th id="4692">4692</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFIP6TXOCTSLO_IP6TXOCTSLO_SHIFT" data-ref="_M/I40E_GLPES_PFIP6TXOCTSLO_IP6TXOCTSLO_SHIFT">I40E_GLPES_PFIP6TXOCTSLO_IP6TXOCTSLO_SHIFT</dfn> 0</u></td></tr>
<tr><th id="4693">4693</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFIP6TXOCTSLO_IP6TXOCTSLO_MASK" data-ref="_M/I40E_GLPES_PFIP6TXOCTSLO_IP6TXOCTSLO_MASK">I40E_GLPES_PFIP6TXOCTSLO_IP6TXOCTSLO_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_GLPES_PFIP6TXOCTSLO_IP6TXOCTSLO_SHIFT)</u></td></tr>
<tr><th id="4694">4694</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFIP6TXPKTSHI" data-ref="_M/I40E_GLPES_PFIP6TXPKTSHI">I40E_GLPES_PFIP6TXPKTSHI</dfn>(_i)               (0x00012604 + ((_i) * 8)) /* _i=0...15 */ /* Reset: PE_CORER */</u></td></tr>
<tr><th id="4695">4695</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFIP6TXPKTSHI_MAX_INDEX" data-ref="_M/I40E_GLPES_PFIP6TXPKTSHI_MAX_INDEX">I40E_GLPES_PFIP6TXPKTSHI_MAX_INDEX</dfn>         15</u></td></tr>
<tr><th id="4696">4696</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFIP6TXPKTSHI_IP6TXPKTSHI_SHIFT" data-ref="_M/I40E_GLPES_PFIP6TXPKTSHI_IP6TXPKTSHI_SHIFT">I40E_GLPES_PFIP6TXPKTSHI_IP6TXPKTSHI_SHIFT</dfn> 0</u></td></tr>
<tr><th id="4697">4697</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFIP6TXPKTSHI_IP6TXPKTSHI_MASK" data-ref="_M/I40E_GLPES_PFIP6TXPKTSHI_IP6TXPKTSHI_MASK">I40E_GLPES_PFIP6TXPKTSHI_IP6TXPKTSHI_MASK</dfn>  I40E_MASK(0xFFFF, I40E_GLPES_PFIP6TXPKTSHI_IP6TXPKTSHI_SHIFT)</u></td></tr>
<tr><th id="4698">4698</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFIP6TXPKTSLO" data-ref="_M/I40E_GLPES_PFIP6TXPKTSLO">I40E_GLPES_PFIP6TXPKTSLO</dfn>(_i)               (0x00012600 + ((_i) * 8)) /* _i=0...15 */ /* Reset: PE_CORER */</u></td></tr>
<tr><th id="4699">4699</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFIP6TXPKTSLO_MAX_INDEX" data-ref="_M/I40E_GLPES_PFIP6TXPKTSLO_MAX_INDEX">I40E_GLPES_PFIP6TXPKTSLO_MAX_INDEX</dfn>         15</u></td></tr>
<tr><th id="4700">4700</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFIP6TXPKTSLO_IP6TXPKTSLO_SHIFT" data-ref="_M/I40E_GLPES_PFIP6TXPKTSLO_IP6TXPKTSLO_SHIFT">I40E_GLPES_PFIP6TXPKTSLO_IP6TXPKTSLO_SHIFT</dfn> 0</u></td></tr>
<tr><th id="4701">4701</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFIP6TXPKTSLO_IP6TXPKTSLO_MASK" data-ref="_M/I40E_GLPES_PFIP6TXPKTSLO_IP6TXPKTSLO_MASK">I40E_GLPES_PFIP6TXPKTSLO_IP6TXPKTSLO_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_GLPES_PFIP6TXPKTSLO_IP6TXPKTSLO_SHIFT)</u></td></tr>
<tr><th id="4702">4702</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFRDMARXRDSHI" data-ref="_M/I40E_GLPES_PFRDMARXRDSHI">I40E_GLPES_PFRDMARXRDSHI</dfn>(_i)               (0x00013E04 + ((_i) * 8)) /* _i=0...15 */ /* Reset: PE_CORER */</u></td></tr>
<tr><th id="4703">4703</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFRDMARXRDSHI_MAX_INDEX" data-ref="_M/I40E_GLPES_PFRDMARXRDSHI_MAX_INDEX">I40E_GLPES_PFRDMARXRDSHI_MAX_INDEX</dfn>         15</u></td></tr>
<tr><th id="4704">4704</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFRDMARXRDSHI_RDMARXRDSHI_SHIFT" data-ref="_M/I40E_GLPES_PFRDMARXRDSHI_RDMARXRDSHI_SHIFT">I40E_GLPES_PFRDMARXRDSHI_RDMARXRDSHI_SHIFT</dfn> 0</u></td></tr>
<tr><th id="4705">4705</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFRDMARXRDSHI_RDMARXRDSHI_MASK" data-ref="_M/I40E_GLPES_PFRDMARXRDSHI_RDMARXRDSHI_MASK">I40E_GLPES_PFRDMARXRDSHI_RDMARXRDSHI_MASK</dfn>  I40E_MASK(0xFFFF, I40E_GLPES_PFRDMARXRDSHI_RDMARXRDSHI_SHIFT)</u></td></tr>
<tr><th id="4706">4706</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFRDMARXRDSLO" data-ref="_M/I40E_GLPES_PFRDMARXRDSLO">I40E_GLPES_PFRDMARXRDSLO</dfn>(_i)               (0x00013E00 + ((_i) * 8)) /* _i=0...15 */ /* Reset: PE_CORER */</u></td></tr>
<tr><th id="4707">4707</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFRDMARXRDSLO_MAX_INDEX" data-ref="_M/I40E_GLPES_PFRDMARXRDSLO_MAX_INDEX">I40E_GLPES_PFRDMARXRDSLO_MAX_INDEX</dfn>         15</u></td></tr>
<tr><th id="4708">4708</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFRDMARXRDSLO_RDMARXRDSLO_SHIFT" data-ref="_M/I40E_GLPES_PFRDMARXRDSLO_RDMARXRDSLO_SHIFT">I40E_GLPES_PFRDMARXRDSLO_RDMARXRDSLO_SHIFT</dfn> 0</u></td></tr>
<tr><th id="4709">4709</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFRDMARXRDSLO_RDMARXRDSLO_MASK" data-ref="_M/I40E_GLPES_PFRDMARXRDSLO_RDMARXRDSLO_MASK">I40E_GLPES_PFRDMARXRDSLO_RDMARXRDSLO_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_GLPES_PFRDMARXRDSLO_RDMARXRDSLO_SHIFT)</u></td></tr>
<tr><th id="4710">4710</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFRDMARXSNDSHI" data-ref="_M/I40E_GLPES_PFRDMARXSNDSHI">I40E_GLPES_PFRDMARXSNDSHI</dfn>(_i)                (0x00014004 + ((_i) * 8)) /* _i=0...15 */ /* Reset: PE_CORER */</u></td></tr>
<tr><th id="4711">4711</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFRDMARXSNDSHI_MAX_INDEX" data-ref="_M/I40E_GLPES_PFRDMARXSNDSHI_MAX_INDEX">I40E_GLPES_PFRDMARXSNDSHI_MAX_INDEX</dfn>          15</u></td></tr>
<tr><th id="4712">4712</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFRDMARXSNDSHI_RDMARXSNDSHI_SHIFT" data-ref="_M/I40E_GLPES_PFRDMARXSNDSHI_RDMARXSNDSHI_SHIFT">I40E_GLPES_PFRDMARXSNDSHI_RDMARXSNDSHI_SHIFT</dfn> 0</u></td></tr>
<tr><th id="4713">4713</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFRDMARXSNDSHI_RDMARXSNDSHI_MASK" data-ref="_M/I40E_GLPES_PFRDMARXSNDSHI_RDMARXSNDSHI_MASK">I40E_GLPES_PFRDMARXSNDSHI_RDMARXSNDSHI_MASK</dfn>  I40E_MASK(0xFFFF, I40E_GLPES_PFRDMARXSNDSHI_RDMARXSNDSHI_SHIFT)</u></td></tr>
<tr><th id="4714">4714</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFRDMARXSNDSLO" data-ref="_M/I40E_GLPES_PFRDMARXSNDSLO">I40E_GLPES_PFRDMARXSNDSLO</dfn>(_i)                (0x00014000 + ((_i) * 8)) /* _i=0...15 */ /* Reset: PE_CORER */</u></td></tr>
<tr><th id="4715">4715</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFRDMARXSNDSLO_MAX_INDEX" data-ref="_M/I40E_GLPES_PFRDMARXSNDSLO_MAX_INDEX">I40E_GLPES_PFRDMARXSNDSLO_MAX_INDEX</dfn>          15</u></td></tr>
<tr><th id="4716">4716</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFRDMARXSNDSLO_RDMARXSNDSLO_SHIFT" data-ref="_M/I40E_GLPES_PFRDMARXSNDSLO_RDMARXSNDSLO_SHIFT">I40E_GLPES_PFRDMARXSNDSLO_RDMARXSNDSLO_SHIFT</dfn> 0</u></td></tr>
<tr><th id="4717">4717</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFRDMARXSNDSLO_RDMARXSNDSLO_MASK" data-ref="_M/I40E_GLPES_PFRDMARXSNDSLO_RDMARXSNDSLO_MASK">I40E_GLPES_PFRDMARXSNDSLO_RDMARXSNDSLO_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_GLPES_PFRDMARXSNDSLO_RDMARXSNDSLO_SHIFT)</u></td></tr>
<tr><th id="4718">4718</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFRDMARXWRSHI" data-ref="_M/I40E_GLPES_PFRDMARXWRSHI">I40E_GLPES_PFRDMARXWRSHI</dfn>(_i)               (0x00013C04 + ((_i) * 8)) /* _i=0...15 */ /* Reset: PE_CORER */</u></td></tr>
<tr><th id="4719">4719</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFRDMARXWRSHI_MAX_INDEX" data-ref="_M/I40E_GLPES_PFRDMARXWRSHI_MAX_INDEX">I40E_GLPES_PFRDMARXWRSHI_MAX_INDEX</dfn>         15</u></td></tr>
<tr><th id="4720">4720</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFRDMARXWRSHI_RDMARXWRSHI_SHIFT" data-ref="_M/I40E_GLPES_PFRDMARXWRSHI_RDMARXWRSHI_SHIFT">I40E_GLPES_PFRDMARXWRSHI_RDMARXWRSHI_SHIFT</dfn> 0</u></td></tr>
<tr><th id="4721">4721</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFRDMARXWRSHI_RDMARXWRSHI_MASK" data-ref="_M/I40E_GLPES_PFRDMARXWRSHI_RDMARXWRSHI_MASK">I40E_GLPES_PFRDMARXWRSHI_RDMARXWRSHI_MASK</dfn>  I40E_MASK(0xFFFF, I40E_GLPES_PFRDMARXWRSHI_RDMARXWRSHI_SHIFT)</u></td></tr>
<tr><th id="4722">4722</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFRDMARXWRSLO" data-ref="_M/I40E_GLPES_PFRDMARXWRSLO">I40E_GLPES_PFRDMARXWRSLO</dfn>(_i)               (0x00013C00 + ((_i) * 8)) /* _i=0...15 */ /* Reset: PE_CORER */</u></td></tr>
<tr><th id="4723">4723</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFRDMARXWRSLO_MAX_INDEX" data-ref="_M/I40E_GLPES_PFRDMARXWRSLO_MAX_INDEX">I40E_GLPES_PFRDMARXWRSLO_MAX_INDEX</dfn>         15</u></td></tr>
<tr><th id="4724">4724</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFRDMARXWRSLO_RDMARXWRSLO_SHIFT" data-ref="_M/I40E_GLPES_PFRDMARXWRSLO_RDMARXWRSLO_SHIFT">I40E_GLPES_PFRDMARXWRSLO_RDMARXWRSLO_SHIFT</dfn> 0</u></td></tr>
<tr><th id="4725">4725</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFRDMARXWRSLO_RDMARXWRSLO_MASK" data-ref="_M/I40E_GLPES_PFRDMARXWRSLO_RDMARXWRSLO_MASK">I40E_GLPES_PFRDMARXWRSLO_RDMARXWRSLO_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_GLPES_PFRDMARXWRSLO_RDMARXWRSLO_SHIFT)</u></td></tr>
<tr><th id="4726">4726</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFRDMATXRDSHI" data-ref="_M/I40E_GLPES_PFRDMATXRDSHI">I40E_GLPES_PFRDMATXRDSHI</dfn>(_i)               (0x00014404 + ((_i) * 8)) /* _i=0...15 */ /* Reset: PE_CORER */</u></td></tr>
<tr><th id="4727">4727</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFRDMATXRDSHI_MAX_INDEX" data-ref="_M/I40E_GLPES_PFRDMATXRDSHI_MAX_INDEX">I40E_GLPES_PFRDMATXRDSHI_MAX_INDEX</dfn>         15</u></td></tr>
<tr><th id="4728">4728</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFRDMATXRDSHI_RDMARXRDSHI_SHIFT" data-ref="_M/I40E_GLPES_PFRDMATXRDSHI_RDMARXRDSHI_SHIFT">I40E_GLPES_PFRDMATXRDSHI_RDMARXRDSHI_SHIFT</dfn> 0</u></td></tr>
<tr><th id="4729">4729</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFRDMATXRDSHI_RDMARXRDSHI_MASK" data-ref="_M/I40E_GLPES_PFRDMATXRDSHI_RDMARXRDSHI_MASK">I40E_GLPES_PFRDMATXRDSHI_RDMARXRDSHI_MASK</dfn>  I40E_MASK(0xFFFF, I40E_GLPES_PFRDMATXRDSHI_RDMARXRDSHI_SHIFT)</u></td></tr>
<tr><th id="4730">4730</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFRDMATXRDSLO" data-ref="_M/I40E_GLPES_PFRDMATXRDSLO">I40E_GLPES_PFRDMATXRDSLO</dfn>(_i)               (0x00014400 + ((_i) * 8)) /* _i=0...15 */ /* Reset: PE_CORER */</u></td></tr>
<tr><th id="4731">4731</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFRDMATXRDSLO_MAX_INDEX" data-ref="_M/I40E_GLPES_PFRDMATXRDSLO_MAX_INDEX">I40E_GLPES_PFRDMATXRDSLO_MAX_INDEX</dfn>         15</u></td></tr>
<tr><th id="4732">4732</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFRDMATXRDSLO_RDMARXRDSLO_SHIFT" data-ref="_M/I40E_GLPES_PFRDMATXRDSLO_RDMARXRDSLO_SHIFT">I40E_GLPES_PFRDMATXRDSLO_RDMARXRDSLO_SHIFT</dfn> 0</u></td></tr>
<tr><th id="4733">4733</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFRDMATXRDSLO_RDMARXRDSLO_MASK" data-ref="_M/I40E_GLPES_PFRDMATXRDSLO_RDMARXRDSLO_MASK">I40E_GLPES_PFRDMATXRDSLO_RDMARXRDSLO_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_GLPES_PFRDMATXRDSLO_RDMARXRDSLO_SHIFT)</u></td></tr>
<tr><th id="4734">4734</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFRDMATXSNDSHI" data-ref="_M/I40E_GLPES_PFRDMATXSNDSHI">I40E_GLPES_PFRDMATXSNDSHI</dfn>(_i)                (0x00014604 + ((_i) * 8)) /* _i=0...15 */ /* Reset: PE_CORER */</u></td></tr>
<tr><th id="4735">4735</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFRDMATXSNDSHI_MAX_INDEX" data-ref="_M/I40E_GLPES_PFRDMATXSNDSHI_MAX_INDEX">I40E_GLPES_PFRDMATXSNDSHI_MAX_INDEX</dfn>          15</u></td></tr>
<tr><th id="4736">4736</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFRDMATXSNDSHI_RDMARXSNDSHI_SHIFT" data-ref="_M/I40E_GLPES_PFRDMATXSNDSHI_RDMARXSNDSHI_SHIFT">I40E_GLPES_PFRDMATXSNDSHI_RDMARXSNDSHI_SHIFT</dfn> 0</u></td></tr>
<tr><th id="4737">4737</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFRDMATXSNDSHI_RDMARXSNDSHI_MASK" data-ref="_M/I40E_GLPES_PFRDMATXSNDSHI_RDMARXSNDSHI_MASK">I40E_GLPES_PFRDMATXSNDSHI_RDMARXSNDSHI_MASK</dfn>  I40E_MASK(0xFFFF, I40E_GLPES_PFRDMATXSNDSHI_RDMARXSNDSHI_SHIFT)</u></td></tr>
<tr><th id="4738">4738</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFRDMATXSNDSLO" data-ref="_M/I40E_GLPES_PFRDMATXSNDSLO">I40E_GLPES_PFRDMATXSNDSLO</dfn>(_i)                (0x00014600 + ((_i) * 8)) /* _i=0...15 */ /* Reset: PE_CORER */</u></td></tr>
<tr><th id="4739">4739</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFRDMATXSNDSLO_MAX_INDEX" data-ref="_M/I40E_GLPES_PFRDMATXSNDSLO_MAX_INDEX">I40E_GLPES_PFRDMATXSNDSLO_MAX_INDEX</dfn>          15</u></td></tr>
<tr><th id="4740">4740</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFRDMATXSNDSLO_RDMARXSNDSLO_SHIFT" data-ref="_M/I40E_GLPES_PFRDMATXSNDSLO_RDMARXSNDSLO_SHIFT">I40E_GLPES_PFRDMATXSNDSLO_RDMARXSNDSLO_SHIFT</dfn> 0</u></td></tr>
<tr><th id="4741">4741</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFRDMATXSNDSLO_RDMARXSNDSLO_MASK" data-ref="_M/I40E_GLPES_PFRDMATXSNDSLO_RDMARXSNDSLO_MASK">I40E_GLPES_PFRDMATXSNDSLO_RDMARXSNDSLO_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_GLPES_PFRDMATXSNDSLO_RDMARXSNDSLO_SHIFT)</u></td></tr>
<tr><th id="4742">4742</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFRDMATXWRSHI" data-ref="_M/I40E_GLPES_PFRDMATXWRSHI">I40E_GLPES_PFRDMATXWRSHI</dfn>(_i)               (0x00014204 + ((_i) * 8)) /* _i=0...15 */ /* Reset: PE_CORER */</u></td></tr>
<tr><th id="4743">4743</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFRDMATXWRSHI_MAX_INDEX" data-ref="_M/I40E_GLPES_PFRDMATXWRSHI_MAX_INDEX">I40E_GLPES_PFRDMATXWRSHI_MAX_INDEX</dfn>         15</u></td></tr>
<tr><th id="4744">4744</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFRDMATXWRSHI_RDMARXWRSHI_SHIFT" data-ref="_M/I40E_GLPES_PFRDMATXWRSHI_RDMARXWRSHI_SHIFT">I40E_GLPES_PFRDMATXWRSHI_RDMARXWRSHI_SHIFT</dfn> 0</u></td></tr>
<tr><th id="4745">4745</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFRDMATXWRSHI_RDMARXWRSHI_MASK" data-ref="_M/I40E_GLPES_PFRDMATXWRSHI_RDMARXWRSHI_MASK">I40E_GLPES_PFRDMATXWRSHI_RDMARXWRSHI_MASK</dfn>  I40E_MASK(0xFFFF, I40E_GLPES_PFRDMATXWRSHI_RDMARXWRSHI_SHIFT)</u></td></tr>
<tr><th id="4746">4746</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFRDMATXWRSLO" data-ref="_M/I40E_GLPES_PFRDMATXWRSLO">I40E_GLPES_PFRDMATXWRSLO</dfn>(_i)               (0x00014200 + ((_i) * 8)) /* _i=0...15 */ /* Reset: PE_CORER */</u></td></tr>
<tr><th id="4747">4747</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFRDMATXWRSLO_MAX_INDEX" data-ref="_M/I40E_GLPES_PFRDMATXWRSLO_MAX_INDEX">I40E_GLPES_PFRDMATXWRSLO_MAX_INDEX</dfn>         15</u></td></tr>
<tr><th id="4748">4748</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFRDMATXWRSLO_RDMARXWRSLO_SHIFT" data-ref="_M/I40E_GLPES_PFRDMATXWRSLO_RDMARXWRSLO_SHIFT">I40E_GLPES_PFRDMATXWRSLO_RDMARXWRSLO_SHIFT</dfn> 0</u></td></tr>
<tr><th id="4749">4749</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFRDMATXWRSLO_RDMARXWRSLO_MASK" data-ref="_M/I40E_GLPES_PFRDMATXWRSLO_RDMARXWRSLO_MASK">I40E_GLPES_PFRDMATXWRSLO_RDMARXWRSLO_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_GLPES_PFRDMATXWRSLO_RDMARXWRSLO_SHIFT)</u></td></tr>
<tr><th id="4750">4750</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFRDMAVBNDHI" data-ref="_M/I40E_GLPES_PFRDMAVBNDHI">I40E_GLPES_PFRDMAVBNDHI</dfn>(_i)              (0x00014804 + ((_i) * 8)) /* _i=0...15 */ /* Reset: PE_CORER */</u></td></tr>
<tr><th id="4751">4751</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFRDMAVBNDHI_MAX_INDEX" data-ref="_M/I40E_GLPES_PFRDMAVBNDHI_MAX_INDEX">I40E_GLPES_PFRDMAVBNDHI_MAX_INDEX</dfn>        15</u></td></tr>
<tr><th id="4752">4752</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFRDMAVBNDHI_RDMAVBNDHI_SHIFT" data-ref="_M/I40E_GLPES_PFRDMAVBNDHI_RDMAVBNDHI_SHIFT">I40E_GLPES_PFRDMAVBNDHI_RDMAVBNDHI_SHIFT</dfn> 0</u></td></tr>
<tr><th id="4753">4753</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFRDMAVBNDHI_RDMAVBNDHI_MASK" data-ref="_M/I40E_GLPES_PFRDMAVBNDHI_RDMAVBNDHI_MASK">I40E_GLPES_PFRDMAVBNDHI_RDMAVBNDHI_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_GLPES_PFRDMAVBNDHI_RDMAVBNDHI_SHIFT)</u></td></tr>
<tr><th id="4754">4754</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFRDMAVBNDLO" data-ref="_M/I40E_GLPES_PFRDMAVBNDLO">I40E_GLPES_PFRDMAVBNDLO</dfn>(_i)              (0x00014800 + ((_i) * 8)) /* _i=0...15 */ /* Reset: PE_CORER */</u></td></tr>
<tr><th id="4755">4755</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFRDMAVBNDLO_MAX_INDEX" data-ref="_M/I40E_GLPES_PFRDMAVBNDLO_MAX_INDEX">I40E_GLPES_PFRDMAVBNDLO_MAX_INDEX</dfn>        15</u></td></tr>
<tr><th id="4756">4756</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFRDMAVBNDLO_RDMAVBNDLO_SHIFT" data-ref="_M/I40E_GLPES_PFRDMAVBNDLO_RDMAVBNDLO_SHIFT">I40E_GLPES_PFRDMAVBNDLO_RDMAVBNDLO_SHIFT</dfn> 0</u></td></tr>
<tr><th id="4757">4757</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFRDMAVBNDLO_RDMAVBNDLO_MASK" data-ref="_M/I40E_GLPES_PFRDMAVBNDLO_RDMAVBNDLO_MASK">I40E_GLPES_PFRDMAVBNDLO_RDMAVBNDLO_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_GLPES_PFRDMAVBNDLO_RDMAVBNDLO_SHIFT)</u></td></tr>
<tr><th id="4758">4758</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFRDMAVINVHI" data-ref="_M/I40E_GLPES_PFRDMAVINVHI">I40E_GLPES_PFRDMAVINVHI</dfn>(_i)              (0x00014A04 + ((_i) * 8)) /* _i=0...15 */ /* Reset: PE_CORER */</u></td></tr>
<tr><th id="4759">4759</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFRDMAVINVHI_MAX_INDEX" data-ref="_M/I40E_GLPES_PFRDMAVINVHI_MAX_INDEX">I40E_GLPES_PFRDMAVINVHI_MAX_INDEX</dfn>        15</u></td></tr>
<tr><th id="4760">4760</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFRDMAVINVHI_RDMAVINVHI_SHIFT" data-ref="_M/I40E_GLPES_PFRDMAVINVHI_RDMAVINVHI_SHIFT">I40E_GLPES_PFRDMAVINVHI_RDMAVINVHI_SHIFT</dfn> 0</u></td></tr>
<tr><th id="4761">4761</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFRDMAVINVHI_RDMAVINVHI_MASK" data-ref="_M/I40E_GLPES_PFRDMAVINVHI_RDMAVINVHI_MASK">I40E_GLPES_PFRDMAVINVHI_RDMAVINVHI_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_GLPES_PFRDMAVINVHI_RDMAVINVHI_SHIFT)</u></td></tr>
<tr><th id="4762">4762</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFRDMAVINVLO" data-ref="_M/I40E_GLPES_PFRDMAVINVLO">I40E_GLPES_PFRDMAVINVLO</dfn>(_i)              (0x00014A00 + ((_i) * 8)) /* _i=0...15 */ /* Reset: PE_CORER */</u></td></tr>
<tr><th id="4763">4763</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFRDMAVINVLO_MAX_INDEX" data-ref="_M/I40E_GLPES_PFRDMAVINVLO_MAX_INDEX">I40E_GLPES_PFRDMAVINVLO_MAX_INDEX</dfn>        15</u></td></tr>
<tr><th id="4764">4764</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFRDMAVINVLO_RDMAVINVLO_SHIFT" data-ref="_M/I40E_GLPES_PFRDMAVINVLO_RDMAVINVLO_SHIFT">I40E_GLPES_PFRDMAVINVLO_RDMAVINVLO_SHIFT</dfn> 0</u></td></tr>
<tr><th id="4765">4765</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFRDMAVINVLO_RDMAVINVLO_MASK" data-ref="_M/I40E_GLPES_PFRDMAVINVLO_RDMAVINVLO_MASK">I40E_GLPES_PFRDMAVINVLO_RDMAVINVLO_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_GLPES_PFRDMAVINVLO_RDMAVINVLO_SHIFT)</u></td></tr>
<tr><th id="4766">4766</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFRXVLANERR" data-ref="_M/I40E_GLPES_PFRXVLANERR">I40E_GLPES_PFRXVLANERR</dfn>(_i)             (0x00010000 + ((_i) * 4)) /* _i=0...15 */ /* Reset: PE_CORER */</u></td></tr>
<tr><th id="4767">4767</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFRXVLANERR_MAX_INDEX" data-ref="_M/I40E_GLPES_PFRXVLANERR_MAX_INDEX">I40E_GLPES_PFRXVLANERR_MAX_INDEX</dfn>       15</u></td></tr>
<tr><th id="4768">4768</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFRXVLANERR_RXVLANERR_SHIFT" data-ref="_M/I40E_GLPES_PFRXVLANERR_RXVLANERR_SHIFT">I40E_GLPES_PFRXVLANERR_RXVLANERR_SHIFT</dfn> 0</u></td></tr>
<tr><th id="4769">4769</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFRXVLANERR_RXVLANERR_MASK" data-ref="_M/I40E_GLPES_PFRXVLANERR_RXVLANERR_MASK">I40E_GLPES_PFRXVLANERR_RXVLANERR_MASK</dfn>  I40E_MASK(0xFFFFFF, I40E_GLPES_PFRXVLANERR_RXVLANERR_SHIFT)</u></td></tr>
<tr><th id="4770">4770</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFTCPRTXSEG" data-ref="_M/I40E_GLPES_PFTCPRTXSEG">I40E_GLPES_PFTCPRTXSEG</dfn>(_i)             (0x00013600 + ((_i) * 4)) /* _i=0...15 */ /* Reset: PE_CORER */</u></td></tr>
<tr><th id="4771">4771</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFTCPRTXSEG_MAX_INDEX" data-ref="_M/I40E_GLPES_PFTCPRTXSEG_MAX_INDEX">I40E_GLPES_PFTCPRTXSEG_MAX_INDEX</dfn>       15</u></td></tr>
<tr><th id="4772">4772</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFTCPRTXSEG_TCPRTXSEG_SHIFT" data-ref="_M/I40E_GLPES_PFTCPRTXSEG_TCPRTXSEG_SHIFT">I40E_GLPES_PFTCPRTXSEG_TCPRTXSEG_SHIFT</dfn> 0</u></td></tr>
<tr><th id="4773">4773</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFTCPRTXSEG_TCPRTXSEG_MASK" data-ref="_M/I40E_GLPES_PFTCPRTXSEG_TCPRTXSEG_MASK">I40E_GLPES_PFTCPRTXSEG_TCPRTXSEG_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_GLPES_PFTCPRTXSEG_TCPRTXSEG_SHIFT)</u></td></tr>
<tr><th id="4774">4774</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFTCPRXOPTERR" data-ref="_M/I40E_GLPES_PFTCPRXOPTERR">I40E_GLPES_PFTCPRXOPTERR</dfn>(_i)               (0x00013200 + ((_i) * 4)) /* _i=0...15 */ /* Reset: PE_CORER */</u></td></tr>
<tr><th id="4775">4775</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFTCPRXOPTERR_MAX_INDEX" data-ref="_M/I40E_GLPES_PFTCPRXOPTERR_MAX_INDEX">I40E_GLPES_PFTCPRXOPTERR_MAX_INDEX</dfn>         15</u></td></tr>
<tr><th id="4776">4776</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFTCPRXOPTERR_TCPRXOPTERR_SHIFT" data-ref="_M/I40E_GLPES_PFTCPRXOPTERR_TCPRXOPTERR_SHIFT">I40E_GLPES_PFTCPRXOPTERR_TCPRXOPTERR_SHIFT</dfn> 0</u></td></tr>
<tr><th id="4777">4777</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFTCPRXOPTERR_TCPRXOPTERR_MASK" data-ref="_M/I40E_GLPES_PFTCPRXOPTERR_TCPRXOPTERR_MASK">I40E_GLPES_PFTCPRXOPTERR_TCPRXOPTERR_MASK</dfn>  I40E_MASK(0xFFFFFF, I40E_GLPES_PFTCPRXOPTERR_TCPRXOPTERR_SHIFT)</u></td></tr>
<tr><th id="4778">4778</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFTCPRXPROTOERR" data-ref="_M/I40E_GLPES_PFTCPRXPROTOERR">I40E_GLPES_PFTCPRXPROTOERR</dfn>(_i)                 (0x00013300 + ((_i) * 4)) /* _i=0...15 */ /* Reset: PE_CORER */</u></td></tr>
<tr><th id="4779">4779</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFTCPRXPROTOERR_MAX_INDEX" data-ref="_M/I40E_GLPES_PFTCPRXPROTOERR_MAX_INDEX">I40E_GLPES_PFTCPRXPROTOERR_MAX_INDEX</dfn>           15</u></td></tr>
<tr><th id="4780">4780</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFTCPRXPROTOERR_TCPRXPROTOERR_SHIFT" data-ref="_M/I40E_GLPES_PFTCPRXPROTOERR_TCPRXPROTOERR_SHIFT">I40E_GLPES_PFTCPRXPROTOERR_TCPRXPROTOERR_SHIFT</dfn> 0</u></td></tr>
<tr><th id="4781">4781</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFTCPRXPROTOERR_TCPRXPROTOERR_MASK" data-ref="_M/I40E_GLPES_PFTCPRXPROTOERR_TCPRXPROTOERR_MASK">I40E_GLPES_PFTCPRXPROTOERR_TCPRXPROTOERR_MASK</dfn>  I40E_MASK(0xFFFFFF, I40E_GLPES_PFTCPRXPROTOERR_TCPRXPROTOERR_SHIFT)</u></td></tr>
<tr><th id="4782">4782</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFTCPRXSEGSHI" data-ref="_M/I40E_GLPES_PFTCPRXSEGSHI">I40E_GLPES_PFTCPRXSEGSHI</dfn>(_i)               (0x00013004 + ((_i) * 8)) /* _i=0...15 */ /* Reset: PE_CORER */</u></td></tr>
<tr><th id="4783">4783</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFTCPRXSEGSHI_MAX_INDEX" data-ref="_M/I40E_GLPES_PFTCPRXSEGSHI_MAX_INDEX">I40E_GLPES_PFTCPRXSEGSHI_MAX_INDEX</dfn>         15</u></td></tr>
<tr><th id="4784">4784</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFTCPRXSEGSHI_TCPRXSEGSHI_SHIFT" data-ref="_M/I40E_GLPES_PFTCPRXSEGSHI_TCPRXSEGSHI_SHIFT">I40E_GLPES_PFTCPRXSEGSHI_TCPRXSEGSHI_SHIFT</dfn> 0</u></td></tr>
<tr><th id="4785">4785</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFTCPRXSEGSHI_TCPRXSEGSHI_MASK" data-ref="_M/I40E_GLPES_PFTCPRXSEGSHI_TCPRXSEGSHI_MASK">I40E_GLPES_PFTCPRXSEGSHI_TCPRXSEGSHI_MASK</dfn>  I40E_MASK(0xFFFF, I40E_GLPES_PFTCPRXSEGSHI_TCPRXSEGSHI_SHIFT)</u></td></tr>
<tr><th id="4786">4786</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFTCPRXSEGSLO" data-ref="_M/I40E_GLPES_PFTCPRXSEGSLO">I40E_GLPES_PFTCPRXSEGSLO</dfn>(_i)               (0x00013000 + ((_i) * 8)) /* _i=0...15 */ /* Reset: PE_CORER */</u></td></tr>
<tr><th id="4787">4787</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFTCPRXSEGSLO_MAX_INDEX" data-ref="_M/I40E_GLPES_PFTCPRXSEGSLO_MAX_INDEX">I40E_GLPES_PFTCPRXSEGSLO_MAX_INDEX</dfn>         15</u></td></tr>
<tr><th id="4788">4788</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFTCPRXSEGSLO_TCPRXSEGSLO_SHIFT" data-ref="_M/I40E_GLPES_PFTCPRXSEGSLO_TCPRXSEGSLO_SHIFT">I40E_GLPES_PFTCPRXSEGSLO_TCPRXSEGSLO_SHIFT</dfn> 0</u></td></tr>
<tr><th id="4789">4789</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFTCPRXSEGSLO_TCPRXSEGSLO_MASK" data-ref="_M/I40E_GLPES_PFTCPRXSEGSLO_TCPRXSEGSLO_MASK">I40E_GLPES_PFTCPRXSEGSLO_TCPRXSEGSLO_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_GLPES_PFTCPRXSEGSLO_TCPRXSEGSLO_SHIFT)</u></td></tr>
<tr><th id="4790">4790</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFTCPTXSEGHI" data-ref="_M/I40E_GLPES_PFTCPTXSEGHI">I40E_GLPES_PFTCPTXSEGHI</dfn>(_i)              (0x00013404 + ((_i) * 8)) /* _i=0...15 */ /* Reset: PE_CORER */</u></td></tr>
<tr><th id="4791">4791</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFTCPTXSEGHI_MAX_INDEX" data-ref="_M/I40E_GLPES_PFTCPTXSEGHI_MAX_INDEX">I40E_GLPES_PFTCPTXSEGHI_MAX_INDEX</dfn>        15</u></td></tr>
<tr><th id="4792">4792</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFTCPTXSEGHI_TCPTXSEGHI_SHIFT" data-ref="_M/I40E_GLPES_PFTCPTXSEGHI_TCPTXSEGHI_SHIFT">I40E_GLPES_PFTCPTXSEGHI_TCPTXSEGHI_SHIFT</dfn> 0</u></td></tr>
<tr><th id="4793">4793</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFTCPTXSEGHI_TCPTXSEGHI_MASK" data-ref="_M/I40E_GLPES_PFTCPTXSEGHI_TCPTXSEGHI_MASK">I40E_GLPES_PFTCPTXSEGHI_TCPTXSEGHI_MASK</dfn>  I40E_MASK(0xFFFF, I40E_GLPES_PFTCPTXSEGHI_TCPTXSEGHI_SHIFT)</u></td></tr>
<tr><th id="4794">4794</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFTCPTXSEGLO" data-ref="_M/I40E_GLPES_PFTCPTXSEGLO">I40E_GLPES_PFTCPTXSEGLO</dfn>(_i)              (0x00013400 + ((_i) * 8)) /* _i=0...15 */ /* Reset: PE_CORER */</u></td></tr>
<tr><th id="4795">4795</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFTCPTXSEGLO_MAX_INDEX" data-ref="_M/I40E_GLPES_PFTCPTXSEGLO_MAX_INDEX">I40E_GLPES_PFTCPTXSEGLO_MAX_INDEX</dfn>        15</u></td></tr>
<tr><th id="4796">4796</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFTCPTXSEGLO_TCPTXSEGLO_SHIFT" data-ref="_M/I40E_GLPES_PFTCPTXSEGLO_TCPTXSEGLO_SHIFT">I40E_GLPES_PFTCPTXSEGLO_TCPTXSEGLO_SHIFT</dfn> 0</u></td></tr>
<tr><th id="4797">4797</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFTCPTXSEGLO_TCPTXSEGLO_MASK" data-ref="_M/I40E_GLPES_PFTCPTXSEGLO_TCPTXSEGLO_MASK">I40E_GLPES_PFTCPTXSEGLO_TCPTXSEGLO_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_GLPES_PFTCPTXSEGLO_TCPTXSEGLO_SHIFT)</u></td></tr>
<tr><th id="4798">4798</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFUDPRXPKTSHI" data-ref="_M/I40E_GLPES_PFUDPRXPKTSHI">I40E_GLPES_PFUDPRXPKTSHI</dfn>(_i)               (0x00013804 + ((_i) * 8)) /* _i=0...15 */ /* Reset: PE_CORER */</u></td></tr>
<tr><th id="4799">4799</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFUDPRXPKTSHI_MAX_INDEX" data-ref="_M/I40E_GLPES_PFUDPRXPKTSHI_MAX_INDEX">I40E_GLPES_PFUDPRXPKTSHI_MAX_INDEX</dfn>         15</u></td></tr>
<tr><th id="4800">4800</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFUDPRXPKTSHI_UDPRXPKTSHI_SHIFT" data-ref="_M/I40E_GLPES_PFUDPRXPKTSHI_UDPRXPKTSHI_SHIFT">I40E_GLPES_PFUDPRXPKTSHI_UDPRXPKTSHI_SHIFT</dfn> 0</u></td></tr>
<tr><th id="4801">4801</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFUDPRXPKTSHI_UDPRXPKTSHI_MASK" data-ref="_M/I40E_GLPES_PFUDPRXPKTSHI_UDPRXPKTSHI_MASK">I40E_GLPES_PFUDPRXPKTSHI_UDPRXPKTSHI_MASK</dfn>  I40E_MASK(0xFFFF, I40E_GLPES_PFUDPRXPKTSHI_UDPRXPKTSHI_SHIFT)</u></td></tr>
<tr><th id="4802">4802</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFUDPRXPKTSLO" data-ref="_M/I40E_GLPES_PFUDPRXPKTSLO">I40E_GLPES_PFUDPRXPKTSLO</dfn>(_i)               (0x00013800 + ((_i) * 8)) /* _i=0...15 */ /* Reset: PE_CORER */</u></td></tr>
<tr><th id="4803">4803</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFUDPRXPKTSLO_MAX_INDEX" data-ref="_M/I40E_GLPES_PFUDPRXPKTSLO_MAX_INDEX">I40E_GLPES_PFUDPRXPKTSLO_MAX_INDEX</dfn>         15</u></td></tr>
<tr><th id="4804">4804</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFUDPRXPKTSLO_UDPRXPKTSLO_SHIFT" data-ref="_M/I40E_GLPES_PFUDPRXPKTSLO_UDPRXPKTSLO_SHIFT">I40E_GLPES_PFUDPRXPKTSLO_UDPRXPKTSLO_SHIFT</dfn> 0</u></td></tr>
<tr><th id="4805">4805</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFUDPRXPKTSLO_UDPRXPKTSLO_MASK" data-ref="_M/I40E_GLPES_PFUDPRXPKTSLO_UDPRXPKTSLO_MASK">I40E_GLPES_PFUDPRXPKTSLO_UDPRXPKTSLO_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_GLPES_PFUDPRXPKTSLO_UDPRXPKTSLO_SHIFT)</u></td></tr>
<tr><th id="4806">4806</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFUDPTXPKTSHI" data-ref="_M/I40E_GLPES_PFUDPTXPKTSHI">I40E_GLPES_PFUDPTXPKTSHI</dfn>(_i)               (0x00013A04 + ((_i) * 8)) /* _i=0...15 */ /* Reset: PE_CORER */</u></td></tr>
<tr><th id="4807">4807</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFUDPTXPKTSHI_MAX_INDEX" data-ref="_M/I40E_GLPES_PFUDPTXPKTSHI_MAX_INDEX">I40E_GLPES_PFUDPTXPKTSHI_MAX_INDEX</dfn>         15</u></td></tr>
<tr><th id="4808">4808</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFUDPTXPKTSHI_UDPTXPKTSHI_SHIFT" data-ref="_M/I40E_GLPES_PFUDPTXPKTSHI_UDPTXPKTSHI_SHIFT">I40E_GLPES_PFUDPTXPKTSHI_UDPTXPKTSHI_SHIFT</dfn> 0</u></td></tr>
<tr><th id="4809">4809</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFUDPTXPKTSHI_UDPTXPKTSHI_MASK" data-ref="_M/I40E_GLPES_PFUDPTXPKTSHI_UDPTXPKTSHI_MASK">I40E_GLPES_PFUDPTXPKTSHI_UDPTXPKTSHI_MASK</dfn>  I40E_MASK(0xFFFF, I40E_GLPES_PFUDPTXPKTSHI_UDPTXPKTSHI_SHIFT)</u></td></tr>
<tr><th id="4810">4810</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFUDPTXPKTSLO" data-ref="_M/I40E_GLPES_PFUDPTXPKTSLO">I40E_GLPES_PFUDPTXPKTSLO</dfn>(_i)               (0x00013A00 + ((_i) * 8)) /* _i=0...15 */ /* Reset: PE_CORER */</u></td></tr>
<tr><th id="4811">4811</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFUDPTXPKTSLO_MAX_INDEX" data-ref="_M/I40E_GLPES_PFUDPTXPKTSLO_MAX_INDEX">I40E_GLPES_PFUDPTXPKTSLO_MAX_INDEX</dfn>         15</u></td></tr>
<tr><th id="4812">4812</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFUDPTXPKTSLO_UDPTXPKTSLO_SHIFT" data-ref="_M/I40E_GLPES_PFUDPTXPKTSLO_UDPTXPKTSLO_SHIFT">I40E_GLPES_PFUDPTXPKTSLO_UDPTXPKTSLO_SHIFT</dfn> 0</u></td></tr>
<tr><th id="4813">4813</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_PFUDPTXPKTSLO_UDPTXPKTSLO_MASK" data-ref="_M/I40E_GLPES_PFUDPTXPKTSLO_UDPTXPKTSLO_MASK">I40E_GLPES_PFUDPTXPKTSLO_UDPTXPKTSLO_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_GLPES_PFUDPTXPKTSLO_UDPTXPKTSLO_SHIFT)</u></td></tr>
<tr><th id="4814">4814</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_RDMARXMULTFPDUSHI" data-ref="_M/I40E_GLPES_RDMARXMULTFPDUSHI">I40E_GLPES_RDMARXMULTFPDUSHI</dfn>                         0x0001E014 /* Reset: PE_CORER */</u></td></tr>
<tr><th id="4815">4815</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_RDMARXMULTFPDUSHI_RDMARXMULTFPDUSHI_SHIFT" data-ref="_M/I40E_GLPES_RDMARXMULTFPDUSHI_RDMARXMULTFPDUSHI_SHIFT">I40E_GLPES_RDMARXMULTFPDUSHI_RDMARXMULTFPDUSHI_SHIFT</dfn> 0</u></td></tr>
<tr><th id="4816">4816</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_RDMARXMULTFPDUSHI_RDMARXMULTFPDUSHI_MASK" data-ref="_M/I40E_GLPES_RDMARXMULTFPDUSHI_RDMARXMULTFPDUSHI_MASK">I40E_GLPES_RDMARXMULTFPDUSHI_RDMARXMULTFPDUSHI_MASK</dfn>  I40E_MASK(0xFFFFFF, I40E_GLPES_RDMARXMULTFPDUSHI_RDMARXMULTFPDUSHI_SHIFT)</u></td></tr>
<tr><th id="4817">4817</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_RDMARXMULTFPDUSLO" data-ref="_M/I40E_GLPES_RDMARXMULTFPDUSLO">I40E_GLPES_RDMARXMULTFPDUSLO</dfn>                         0x0001E010 /* Reset: PE_CORER */</u></td></tr>
<tr><th id="4818">4818</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_RDMARXMULTFPDUSLO_RDMARXMULTFPDUSLO_SHIFT" data-ref="_M/I40E_GLPES_RDMARXMULTFPDUSLO_RDMARXMULTFPDUSLO_SHIFT">I40E_GLPES_RDMARXMULTFPDUSLO_RDMARXMULTFPDUSLO_SHIFT</dfn> 0</u></td></tr>
<tr><th id="4819">4819</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_RDMARXMULTFPDUSLO_RDMARXMULTFPDUSLO_MASK" data-ref="_M/I40E_GLPES_RDMARXMULTFPDUSLO_RDMARXMULTFPDUSLO_MASK">I40E_GLPES_RDMARXMULTFPDUSLO_RDMARXMULTFPDUSLO_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_GLPES_RDMARXMULTFPDUSLO_RDMARXMULTFPDUSLO_SHIFT)</u></td></tr>
<tr><th id="4820">4820</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_RDMARXOOODDPHI" data-ref="_M/I40E_GLPES_RDMARXOOODDPHI">I40E_GLPES_RDMARXOOODDPHI</dfn>                      0x0001E01C /* Reset: PE_CORER */</u></td></tr>
<tr><th id="4821">4821</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_RDMARXOOODDPHI_RDMARXOOODDPHI_SHIFT" data-ref="_M/I40E_GLPES_RDMARXOOODDPHI_RDMARXOOODDPHI_SHIFT">I40E_GLPES_RDMARXOOODDPHI_RDMARXOOODDPHI_SHIFT</dfn> 0</u></td></tr>
<tr><th id="4822">4822</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_RDMARXOOODDPHI_RDMARXOOODDPHI_MASK" data-ref="_M/I40E_GLPES_RDMARXOOODDPHI_RDMARXOOODDPHI_MASK">I40E_GLPES_RDMARXOOODDPHI_RDMARXOOODDPHI_MASK</dfn>  I40E_MASK(0xFFFFFF, I40E_GLPES_RDMARXOOODDPHI_RDMARXOOODDPHI_SHIFT)</u></td></tr>
<tr><th id="4823">4823</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_RDMARXOOODDPLO" data-ref="_M/I40E_GLPES_RDMARXOOODDPLO">I40E_GLPES_RDMARXOOODDPLO</dfn>                      0x0001E018 /* Reset: PE_CORER */</u></td></tr>
<tr><th id="4824">4824</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_RDMARXOOODDPLO_RDMARXOOODDPLO_SHIFT" data-ref="_M/I40E_GLPES_RDMARXOOODDPLO_RDMARXOOODDPLO_SHIFT">I40E_GLPES_RDMARXOOODDPLO_RDMARXOOODDPLO_SHIFT</dfn> 0</u></td></tr>
<tr><th id="4825">4825</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_RDMARXOOODDPLO_RDMARXOOODDPLO_MASK" data-ref="_M/I40E_GLPES_RDMARXOOODDPLO_RDMARXOOODDPLO_MASK">I40E_GLPES_RDMARXOOODDPLO_RDMARXOOODDPLO_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_GLPES_RDMARXOOODDPLO_RDMARXOOODDPLO_SHIFT)</u></td></tr>
<tr><th id="4826">4826</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_RDMARXOOONOMARK" data-ref="_M/I40E_GLPES_RDMARXOOONOMARK">I40E_GLPES_RDMARXOOONOMARK</dfn>                     0x0001E004 /* Reset: PE_CORER */</u></td></tr>
<tr><th id="4827">4827</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_RDMARXOOONOMARK_RDMAOOONOMARK_SHIFT" data-ref="_M/I40E_GLPES_RDMARXOOONOMARK_RDMAOOONOMARK_SHIFT">I40E_GLPES_RDMARXOOONOMARK_RDMAOOONOMARK_SHIFT</dfn> 0</u></td></tr>
<tr><th id="4828">4828</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_RDMARXOOONOMARK_RDMAOOONOMARK_MASK" data-ref="_M/I40E_GLPES_RDMARXOOONOMARK_RDMAOOONOMARK_MASK">I40E_GLPES_RDMARXOOONOMARK_RDMAOOONOMARK_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_GLPES_RDMARXOOONOMARK_RDMAOOONOMARK_SHIFT)</u></td></tr>
<tr><th id="4829">4829</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_RDMARXUNALIGN" data-ref="_M/I40E_GLPES_RDMARXUNALIGN">I40E_GLPES_RDMARXUNALIGN</dfn>                     0x0001E000 /* Reset: PE_CORER */</u></td></tr>
<tr><th id="4830">4830</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_RDMARXUNALIGN_RDMRXAUNALIGN_SHIFT" data-ref="_M/I40E_GLPES_RDMARXUNALIGN_RDMRXAUNALIGN_SHIFT">I40E_GLPES_RDMARXUNALIGN_RDMRXAUNALIGN_SHIFT</dfn> 0</u></td></tr>
<tr><th id="4831">4831</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_RDMARXUNALIGN_RDMRXAUNALIGN_MASK" data-ref="_M/I40E_GLPES_RDMARXUNALIGN_RDMRXAUNALIGN_MASK">I40E_GLPES_RDMARXUNALIGN_RDMRXAUNALIGN_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_GLPES_RDMARXUNALIGN_RDMRXAUNALIGN_SHIFT)</u></td></tr>
<tr><th id="4832">4832</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_TCPRXFOURHOLEHI" data-ref="_M/I40E_GLPES_TCPRXFOURHOLEHI">I40E_GLPES_TCPRXFOURHOLEHI</dfn>                       0x0001E044 /* Reset: PE_CORER */</u></td></tr>
<tr><th id="4833">4833</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_TCPRXFOURHOLEHI_TCPRXFOURHOLEHI_SHIFT" data-ref="_M/I40E_GLPES_TCPRXFOURHOLEHI_TCPRXFOURHOLEHI_SHIFT">I40E_GLPES_TCPRXFOURHOLEHI_TCPRXFOURHOLEHI_SHIFT</dfn> 0</u></td></tr>
<tr><th id="4834">4834</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_TCPRXFOURHOLEHI_TCPRXFOURHOLEHI_MASK" data-ref="_M/I40E_GLPES_TCPRXFOURHOLEHI_TCPRXFOURHOLEHI_MASK">I40E_GLPES_TCPRXFOURHOLEHI_TCPRXFOURHOLEHI_MASK</dfn>  I40E_MASK(0xFFFFFF, I40E_GLPES_TCPRXFOURHOLEHI_TCPRXFOURHOLEHI_SHIFT)</u></td></tr>
<tr><th id="4835">4835</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_TCPRXFOURHOLELO" data-ref="_M/I40E_GLPES_TCPRXFOURHOLELO">I40E_GLPES_TCPRXFOURHOLELO</dfn>                       0x0001E040 /* Reset: PE_CORER */</u></td></tr>
<tr><th id="4836">4836</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_TCPRXFOURHOLELO_TCPRXFOURHOLELO_SHIFT" data-ref="_M/I40E_GLPES_TCPRXFOURHOLELO_TCPRXFOURHOLELO_SHIFT">I40E_GLPES_TCPRXFOURHOLELO_TCPRXFOURHOLELO_SHIFT</dfn> 0</u></td></tr>
<tr><th id="4837">4837</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_TCPRXFOURHOLELO_TCPRXFOURHOLELO_MASK" data-ref="_M/I40E_GLPES_TCPRXFOURHOLELO_TCPRXFOURHOLELO_MASK">I40E_GLPES_TCPRXFOURHOLELO_TCPRXFOURHOLELO_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_GLPES_TCPRXFOURHOLELO_TCPRXFOURHOLELO_SHIFT)</u></td></tr>
<tr><th id="4838">4838</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_TCPRXONEHOLEHI" data-ref="_M/I40E_GLPES_TCPRXONEHOLEHI">I40E_GLPES_TCPRXONEHOLEHI</dfn>                      0x0001E02C /* Reset: PE_CORER */</u></td></tr>
<tr><th id="4839">4839</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_TCPRXONEHOLEHI_TCPRXONEHOLEHI_SHIFT" data-ref="_M/I40E_GLPES_TCPRXONEHOLEHI_TCPRXONEHOLEHI_SHIFT">I40E_GLPES_TCPRXONEHOLEHI_TCPRXONEHOLEHI_SHIFT</dfn> 0</u></td></tr>
<tr><th id="4840">4840</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_TCPRXONEHOLEHI_TCPRXONEHOLEHI_MASK" data-ref="_M/I40E_GLPES_TCPRXONEHOLEHI_TCPRXONEHOLEHI_MASK">I40E_GLPES_TCPRXONEHOLEHI_TCPRXONEHOLEHI_MASK</dfn>  I40E_MASK(0xFFFFFF, I40E_GLPES_TCPRXONEHOLEHI_TCPRXONEHOLEHI_SHIFT)</u></td></tr>
<tr><th id="4841">4841</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_TCPRXONEHOLELO" data-ref="_M/I40E_GLPES_TCPRXONEHOLELO">I40E_GLPES_TCPRXONEHOLELO</dfn>                      0x0001E028 /* Reset: PE_CORER */</u></td></tr>
<tr><th id="4842">4842</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_TCPRXONEHOLELO_TCPRXONEHOLELO_SHIFT" data-ref="_M/I40E_GLPES_TCPRXONEHOLELO_TCPRXONEHOLELO_SHIFT">I40E_GLPES_TCPRXONEHOLELO_TCPRXONEHOLELO_SHIFT</dfn> 0</u></td></tr>
<tr><th id="4843">4843</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_TCPRXONEHOLELO_TCPRXONEHOLELO_MASK" data-ref="_M/I40E_GLPES_TCPRXONEHOLELO_TCPRXONEHOLELO_MASK">I40E_GLPES_TCPRXONEHOLELO_TCPRXONEHOLELO_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_GLPES_TCPRXONEHOLELO_TCPRXONEHOLELO_SHIFT)</u></td></tr>
<tr><th id="4844">4844</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_TCPRXPUREACKHI" data-ref="_M/I40E_GLPES_TCPRXPUREACKHI">I40E_GLPES_TCPRXPUREACKHI</dfn>                       0x0001E024 /* Reset: PE_CORER */</u></td></tr>
<tr><th id="4845">4845</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_TCPRXPUREACKHI_TCPRXPUREACKSHI_SHIFT" data-ref="_M/I40E_GLPES_TCPRXPUREACKHI_TCPRXPUREACKSHI_SHIFT">I40E_GLPES_TCPRXPUREACKHI_TCPRXPUREACKSHI_SHIFT</dfn> 0</u></td></tr>
<tr><th id="4846">4846</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_TCPRXPUREACKHI_TCPRXPUREACKSHI_MASK" data-ref="_M/I40E_GLPES_TCPRXPUREACKHI_TCPRXPUREACKSHI_MASK">I40E_GLPES_TCPRXPUREACKHI_TCPRXPUREACKSHI_MASK</dfn>  I40E_MASK(0xFFFFFF, I40E_GLPES_TCPRXPUREACKHI_TCPRXPUREACKSHI_SHIFT)</u></td></tr>
<tr><th id="4847">4847</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_TCPRXPUREACKSLO" data-ref="_M/I40E_GLPES_TCPRXPUREACKSLO">I40E_GLPES_TCPRXPUREACKSLO</dfn>                      0x0001E020 /* Reset: PE_CORER */</u></td></tr>
<tr><th id="4848">4848</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_TCPRXPUREACKSLO_TCPRXPUREACKLO_SHIFT" data-ref="_M/I40E_GLPES_TCPRXPUREACKSLO_TCPRXPUREACKLO_SHIFT">I40E_GLPES_TCPRXPUREACKSLO_TCPRXPUREACKLO_SHIFT</dfn> 0</u></td></tr>
<tr><th id="4849">4849</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_TCPRXPUREACKSLO_TCPRXPUREACKLO_MASK" data-ref="_M/I40E_GLPES_TCPRXPUREACKSLO_TCPRXPUREACKLO_MASK">I40E_GLPES_TCPRXPUREACKSLO_TCPRXPUREACKLO_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_GLPES_TCPRXPUREACKSLO_TCPRXPUREACKLO_SHIFT)</u></td></tr>
<tr><th id="4850">4850</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_TCPRXTHREEHOLEHI" data-ref="_M/I40E_GLPES_TCPRXTHREEHOLEHI">I40E_GLPES_TCPRXTHREEHOLEHI</dfn>                        0x0001E03C /* Reset: PE_CORER */</u></td></tr>
<tr><th id="4851">4851</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_TCPRXTHREEHOLEHI_TCPRXTHREEHOLEHI_SHIFT" data-ref="_M/I40E_GLPES_TCPRXTHREEHOLEHI_TCPRXTHREEHOLEHI_SHIFT">I40E_GLPES_TCPRXTHREEHOLEHI_TCPRXTHREEHOLEHI_SHIFT</dfn> 0</u></td></tr>
<tr><th id="4852">4852</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_TCPRXTHREEHOLEHI_TCPRXTHREEHOLEHI_MASK" data-ref="_M/I40E_GLPES_TCPRXTHREEHOLEHI_TCPRXTHREEHOLEHI_MASK">I40E_GLPES_TCPRXTHREEHOLEHI_TCPRXTHREEHOLEHI_MASK</dfn>  I40E_MASK(0xFFFFFF, I40E_GLPES_TCPRXTHREEHOLEHI_TCPRXTHREEHOLEHI_SHIFT)</u></td></tr>
<tr><th id="4853">4853</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_TCPRXTHREEHOLELO" data-ref="_M/I40E_GLPES_TCPRXTHREEHOLELO">I40E_GLPES_TCPRXTHREEHOLELO</dfn>                        0x0001E038 /* Reset: PE_CORER */</u></td></tr>
<tr><th id="4854">4854</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_TCPRXTHREEHOLELO_TCPRXTHREEHOLELO_SHIFT" data-ref="_M/I40E_GLPES_TCPRXTHREEHOLELO_TCPRXTHREEHOLELO_SHIFT">I40E_GLPES_TCPRXTHREEHOLELO_TCPRXTHREEHOLELO_SHIFT</dfn> 0</u></td></tr>
<tr><th id="4855">4855</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_TCPRXTHREEHOLELO_TCPRXTHREEHOLELO_MASK" data-ref="_M/I40E_GLPES_TCPRXTHREEHOLELO_TCPRXTHREEHOLELO_MASK">I40E_GLPES_TCPRXTHREEHOLELO_TCPRXTHREEHOLELO_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_GLPES_TCPRXTHREEHOLELO_TCPRXTHREEHOLELO_SHIFT)</u></td></tr>
<tr><th id="4856">4856</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_TCPRXTWOHOLEHI" data-ref="_M/I40E_GLPES_TCPRXTWOHOLEHI">I40E_GLPES_TCPRXTWOHOLEHI</dfn>                      0x0001E034 /* Reset: PE_CORER */</u></td></tr>
<tr><th id="4857">4857</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_TCPRXTWOHOLEHI_TCPRXTWOHOLEHI_SHIFT" data-ref="_M/I40E_GLPES_TCPRXTWOHOLEHI_TCPRXTWOHOLEHI_SHIFT">I40E_GLPES_TCPRXTWOHOLEHI_TCPRXTWOHOLEHI_SHIFT</dfn> 0</u></td></tr>
<tr><th id="4858">4858</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_TCPRXTWOHOLEHI_TCPRXTWOHOLEHI_MASK" data-ref="_M/I40E_GLPES_TCPRXTWOHOLEHI_TCPRXTWOHOLEHI_MASK">I40E_GLPES_TCPRXTWOHOLEHI_TCPRXTWOHOLEHI_MASK</dfn>  I40E_MASK(0xFFFFFF, I40E_GLPES_TCPRXTWOHOLEHI_TCPRXTWOHOLEHI_SHIFT)</u></td></tr>
<tr><th id="4859">4859</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_TCPRXTWOHOLELO" data-ref="_M/I40E_GLPES_TCPRXTWOHOLELO">I40E_GLPES_TCPRXTWOHOLELO</dfn>                      0x0001E030 /* Reset: PE_CORER */</u></td></tr>
<tr><th id="4860">4860</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_TCPRXTWOHOLELO_TCPRXTWOHOLELO_SHIFT" data-ref="_M/I40E_GLPES_TCPRXTWOHOLELO_TCPRXTWOHOLELO_SHIFT">I40E_GLPES_TCPRXTWOHOLELO_TCPRXTWOHOLELO_SHIFT</dfn> 0</u></td></tr>
<tr><th id="4861">4861</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_TCPRXTWOHOLELO_TCPRXTWOHOLELO_MASK" data-ref="_M/I40E_GLPES_TCPRXTWOHOLELO_TCPRXTWOHOLELO_MASK">I40E_GLPES_TCPRXTWOHOLELO_TCPRXTWOHOLELO_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_GLPES_TCPRXTWOHOLELO_TCPRXTWOHOLELO_SHIFT)</u></td></tr>
<tr><th id="4862">4862</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_TCPTXRETRANSFASTHI" data-ref="_M/I40E_GLPES_TCPTXRETRANSFASTHI">I40E_GLPES_TCPTXRETRANSFASTHI</dfn>                          0x0001E04C /* Reset: PE_CORER */</u></td></tr>
<tr><th id="4863">4863</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_TCPTXRETRANSFASTHI_TCPTXRETRANSFASTHI_SHIFT" data-ref="_M/I40E_GLPES_TCPTXRETRANSFASTHI_TCPTXRETRANSFASTHI_SHIFT">I40E_GLPES_TCPTXRETRANSFASTHI_TCPTXRETRANSFASTHI_SHIFT</dfn> 0</u></td></tr>
<tr><th id="4864">4864</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_TCPTXRETRANSFASTHI_TCPTXRETRANSFASTHI_MASK" data-ref="_M/I40E_GLPES_TCPTXRETRANSFASTHI_TCPTXRETRANSFASTHI_MASK">I40E_GLPES_TCPTXRETRANSFASTHI_TCPTXRETRANSFASTHI_MASK</dfn>  I40E_MASK(0xFFFFFF, I40E_GLPES_TCPTXRETRANSFASTHI_TCPTXRETRANSFASTHI_SHIFT)</u></td></tr>
<tr><th id="4865">4865</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_TCPTXRETRANSFASTLO" data-ref="_M/I40E_GLPES_TCPTXRETRANSFASTLO">I40E_GLPES_TCPTXRETRANSFASTLO</dfn>                          0x0001E048 /* Reset: PE_CORER */</u></td></tr>
<tr><th id="4866">4866</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_TCPTXRETRANSFASTLO_TCPTXRETRANSFASTLO_SHIFT" data-ref="_M/I40E_GLPES_TCPTXRETRANSFASTLO_TCPTXRETRANSFASTLO_SHIFT">I40E_GLPES_TCPTXRETRANSFASTLO_TCPTXRETRANSFASTLO_SHIFT</dfn> 0</u></td></tr>
<tr><th id="4867">4867</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_TCPTXRETRANSFASTLO_TCPTXRETRANSFASTLO_MASK" data-ref="_M/I40E_GLPES_TCPTXRETRANSFASTLO_TCPTXRETRANSFASTLO_MASK">I40E_GLPES_TCPTXRETRANSFASTLO_TCPTXRETRANSFASTLO_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_GLPES_TCPTXRETRANSFASTLO_TCPTXRETRANSFASTLO_SHIFT)</u></td></tr>
<tr><th id="4868">4868</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_TCPTXTOUTSFASTHI" data-ref="_M/I40E_GLPES_TCPTXTOUTSFASTHI">I40E_GLPES_TCPTXTOUTSFASTHI</dfn>                        0x0001E054 /* Reset: PE_CORER */</u></td></tr>
<tr><th id="4869">4869</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_TCPTXTOUTSFASTHI_TCPTXTOUTSFASTHI_SHIFT" data-ref="_M/I40E_GLPES_TCPTXTOUTSFASTHI_TCPTXTOUTSFASTHI_SHIFT">I40E_GLPES_TCPTXTOUTSFASTHI_TCPTXTOUTSFASTHI_SHIFT</dfn> 0</u></td></tr>
<tr><th id="4870">4870</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_TCPTXTOUTSFASTHI_TCPTXTOUTSFASTHI_MASK" data-ref="_M/I40E_GLPES_TCPTXTOUTSFASTHI_TCPTXTOUTSFASTHI_MASK">I40E_GLPES_TCPTXTOUTSFASTHI_TCPTXTOUTSFASTHI_MASK</dfn>  I40E_MASK(0xFFFFFF, I40E_GLPES_TCPTXTOUTSFASTHI_TCPTXTOUTSFASTHI_SHIFT)</u></td></tr>
<tr><th id="4871">4871</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_TCPTXTOUTSFASTLO" data-ref="_M/I40E_GLPES_TCPTXTOUTSFASTLO">I40E_GLPES_TCPTXTOUTSFASTLO</dfn>                        0x0001E050 /* Reset: PE_CORER */</u></td></tr>
<tr><th id="4872">4872</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_TCPTXTOUTSFASTLO_TCPTXTOUTSFASTLO_SHIFT" data-ref="_M/I40E_GLPES_TCPTXTOUTSFASTLO_TCPTXTOUTSFASTLO_SHIFT">I40E_GLPES_TCPTXTOUTSFASTLO_TCPTXTOUTSFASTLO_SHIFT</dfn> 0</u></td></tr>
<tr><th id="4873">4873</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_TCPTXTOUTSFASTLO_TCPTXTOUTSFASTLO_MASK" data-ref="_M/I40E_GLPES_TCPTXTOUTSFASTLO_TCPTXTOUTSFASTLO_MASK">I40E_GLPES_TCPTXTOUTSFASTLO_TCPTXTOUTSFASTLO_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_GLPES_TCPTXTOUTSFASTLO_TCPTXTOUTSFASTLO_SHIFT)</u></td></tr>
<tr><th id="4874">4874</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_TCPTXTOUTSHI" data-ref="_M/I40E_GLPES_TCPTXTOUTSHI">I40E_GLPES_TCPTXTOUTSHI</dfn>                    0x0001E05C /* Reset: PE_CORER */</u></td></tr>
<tr><th id="4875">4875</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_TCPTXTOUTSHI_TCPTXTOUTSHI_SHIFT" data-ref="_M/I40E_GLPES_TCPTXTOUTSHI_TCPTXTOUTSHI_SHIFT">I40E_GLPES_TCPTXTOUTSHI_TCPTXTOUTSHI_SHIFT</dfn> 0</u></td></tr>
<tr><th id="4876">4876</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_TCPTXTOUTSHI_TCPTXTOUTSHI_MASK" data-ref="_M/I40E_GLPES_TCPTXTOUTSHI_TCPTXTOUTSHI_MASK">I40E_GLPES_TCPTXTOUTSHI_TCPTXTOUTSHI_MASK</dfn>  I40E_MASK(0xFFFFFF, I40E_GLPES_TCPTXTOUTSHI_TCPTXTOUTSHI_SHIFT)</u></td></tr>
<tr><th id="4877">4877</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_TCPTXTOUTSLO" data-ref="_M/I40E_GLPES_TCPTXTOUTSLO">I40E_GLPES_TCPTXTOUTSLO</dfn>                    0x0001E058 /* Reset: PE_CORER */</u></td></tr>
<tr><th id="4878">4878</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_TCPTXTOUTSLO_TCPTXTOUTSLO_SHIFT" data-ref="_M/I40E_GLPES_TCPTXTOUTSLO_TCPTXTOUTSLO_SHIFT">I40E_GLPES_TCPTXTOUTSLO_TCPTXTOUTSLO_SHIFT</dfn> 0</u></td></tr>
<tr><th id="4879">4879</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_TCPTXTOUTSLO_TCPTXTOUTSLO_MASK" data-ref="_M/I40E_GLPES_TCPTXTOUTSLO_TCPTXTOUTSLO_MASK">I40E_GLPES_TCPTXTOUTSLO_TCPTXTOUTSLO_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_GLPES_TCPTXTOUTSLO_TCPTXTOUTSLO_SHIFT)</u></td></tr>
<tr><th id="4880">4880</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFIP4RXDISCARD" data-ref="_M/I40E_GLPES_VFIP4RXDISCARD">I40E_GLPES_VFIP4RXDISCARD</dfn>(_i)                (0x00018600 + ((_i) * 4)) /* _i=0...31 */ /* Reset: PE_CORER */</u></td></tr>
<tr><th id="4881">4881</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFIP4RXDISCARD_MAX_INDEX" data-ref="_M/I40E_GLPES_VFIP4RXDISCARD_MAX_INDEX">I40E_GLPES_VFIP4RXDISCARD_MAX_INDEX</dfn>          31</u></td></tr>
<tr><th id="4882">4882</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFIP4RXDISCARD_IP4RXDISCARD_SHIFT" data-ref="_M/I40E_GLPES_VFIP4RXDISCARD_IP4RXDISCARD_SHIFT">I40E_GLPES_VFIP4RXDISCARD_IP4RXDISCARD_SHIFT</dfn> 0</u></td></tr>
<tr><th id="4883">4883</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFIP4RXDISCARD_IP4RXDISCARD_MASK" data-ref="_M/I40E_GLPES_VFIP4RXDISCARD_IP4RXDISCARD_MASK">I40E_GLPES_VFIP4RXDISCARD_IP4RXDISCARD_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_GLPES_VFIP4RXDISCARD_IP4RXDISCARD_SHIFT)</u></td></tr>
<tr><th id="4884">4884</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFIP4RXFRAGSHI" data-ref="_M/I40E_GLPES_VFIP4RXFRAGSHI">I40E_GLPES_VFIP4RXFRAGSHI</dfn>(_i)                (0x00018804 + ((_i) * 8)) /* _i=0...31 */ /* Reset: PE_CORER */</u></td></tr>
<tr><th id="4885">4885</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFIP4RXFRAGSHI_MAX_INDEX" data-ref="_M/I40E_GLPES_VFIP4RXFRAGSHI_MAX_INDEX">I40E_GLPES_VFIP4RXFRAGSHI_MAX_INDEX</dfn>          31</u></td></tr>
<tr><th id="4886">4886</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFIP4RXFRAGSHI_IP4RXFRAGSHI_SHIFT" data-ref="_M/I40E_GLPES_VFIP4RXFRAGSHI_IP4RXFRAGSHI_SHIFT">I40E_GLPES_VFIP4RXFRAGSHI_IP4RXFRAGSHI_SHIFT</dfn> 0</u></td></tr>
<tr><th id="4887">4887</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFIP4RXFRAGSHI_IP4RXFRAGSHI_MASK" data-ref="_M/I40E_GLPES_VFIP4RXFRAGSHI_IP4RXFRAGSHI_MASK">I40E_GLPES_VFIP4RXFRAGSHI_IP4RXFRAGSHI_MASK</dfn>  I40E_MASK(0xFFFF, I40E_GLPES_VFIP4RXFRAGSHI_IP4RXFRAGSHI_SHIFT)</u></td></tr>
<tr><th id="4888">4888</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFIP4RXFRAGSLO" data-ref="_M/I40E_GLPES_VFIP4RXFRAGSLO">I40E_GLPES_VFIP4RXFRAGSLO</dfn>(_i)                (0x00018800 + ((_i) * 8)) /* _i=0...31 */ /* Reset: PE_CORER */</u></td></tr>
<tr><th id="4889">4889</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFIP4RXFRAGSLO_MAX_INDEX" data-ref="_M/I40E_GLPES_VFIP4RXFRAGSLO_MAX_INDEX">I40E_GLPES_VFIP4RXFRAGSLO_MAX_INDEX</dfn>          31</u></td></tr>
<tr><th id="4890">4890</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFIP4RXFRAGSLO_IP4RXFRAGSLO_SHIFT" data-ref="_M/I40E_GLPES_VFIP4RXFRAGSLO_IP4RXFRAGSLO_SHIFT">I40E_GLPES_VFIP4RXFRAGSLO_IP4RXFRAGSLO_SHIFT</dfn> 0</u></td></tr>
<tr><th id="4891">4891</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFIP4RXFRAGSLO_IP4RXFRAGSLO_MASK" data-ref="_M/I40E_GLPES_VFIP4RXFRAGSLO_IP4RXFRAGSLO_MASK">I40E_GLPES_VFIP4RXFRAGSLO_IP4RXFRAGSLO_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_GLPES_VFIP4RXFRAGSLO_IP4RXFRAGSLO_SHIFT)</u></td></tr>
<tr><th id="4892">4892</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFIP4RXMCOCTSHI" data-ref="_M/I40E_GLPES_VFIP4RXMCOCTSHI">I40E_GLPES_VFIP4RXMCOCTSHI</dfn>(_i)                 (0x00018A04 + ((_i) * 8)) /* _i=0...31 */ /* Reset: PE_CORER */</u></td></tr>
<tr><th id="4893">4893</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFIP4RXMCOCTSHI_MAX_INDEX" data-ref="_M/I40E_GLPES_VFIP4RXMCOCTSHI_MAX_INDEX">I40E_GLPES_VFIP4RXMCOCTSHI_MAX_INDEX</dfn>           31</u></td></tr>
<tr><th id="4894">4894</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFIP4RXMCOCTSHI_IP4RXMCOCTSHI_SHIFT" data-ref="_M/I40E_GLPES_VFIP4RXMCOCTSHI_IP4RXMCOCTSHI_SHIFT">I40E_GLPES_VFIP4RXMCOCTSHI_IP4RXMCOCTSHI_SHIFT</dfn> 0</u></td></tr>
<tr><th id="4895">4895</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFIP4RXMCOCTSHI_IP4RXMCOCTSHI_MASK" data-ref="_M/I40E_GLPES_VFIP4RXMCOCTSHI_IP4RXMCOCTSHI_MASK">I40E_GLPES_VFIP4RXMCOCTSHI_IP4RXMCOCTSHI_MASK</dfn>  I40E_MASK(0xFFFF, I40E_GLPES_VFIP4RXMCOCTSHI_IP4RXMCOCTSHI_SHIFT)</u></td></tr>
<tr><th id="4896">4896</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFIP4RXMCOCTSLO" data-ref="_M/I40E_GLPES_VFIP4RXMCOCTSLO">I40E_GLPES_VFIP4RXMCOCTSLO</dfn>(_i)                 (0x00018A00 + ((_i) * 8)) /* _i=0...31 */ /* Reset: PE_CORER */</u></td></tr>
<tr><th id="4897">4897</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFIP4RXMCOCTSLO_MAX_INDEX" data-ref="_M/I40E_GLPES_VFIP4RXMCOCTSLO_MAX_INDEX">I40E_GLPES_VFIP4RXMCOCTSLO_MAX_INDEX</dfn>           31</u></td></tr>
<tr><th id="4898">4898</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFIP4RXMCOCTSLO_IP4RXMCOCTSLO_SHIFT" data-ref="_M/I40E_GLPES_VFIP4RXMCOCTSLO_IP4RXMCOCTSLO_SHIFT">I40E_GLPES_VFIP4RXMCOCTSLO_IP4RXMCOCTSLO_SHIFT</dfn> 0</u></td></tr>
<tr><th id="4899">4899</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFIP4RXMCOCTSLO_IP4RXMCOCTSLO_MASK" data-ref="_M/I40E_GLPES_VFIP4RXMCOCTSLO_IP4RXMCOCTSLO_MASK">I40E_GLPES_VFIP4RXMCOCTSLO_IP4RXMCOCTSLO_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_GLPES_VFIP4RXMCOCTSLO_IP4RXMCOCTSLO_SHIFT)</u></td></tr>
<tr><th id="4900">4900</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFIP4RXMCPKTSHI" data-ref="_M/I40E_GLPES_VFIP4RXMCPKTSHI">I40E_GLPES_VFIP4RXMCPKTSHI</dfn>(_i)                 (0x00018C04 + ((_i) * 8)) /* _i=0...31 */ /* Reset: PE_CORER */</u></td></tr>
<tr><th id="4901">4901</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFIP4RXMCPKTSHI_MAX_INDEX" data-ref="_M/I40E_GLPES_VFIP4RXMCPKTSHI_MAX_INDEX">I40E_GLPES_VFIP4RXMCPKTSHI_MAX_INDEX</dfn>           31</u></td></tr>
<tr><th id="4902">4902</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFIP4RXMCPKTSHI_IP4RXMCPKTSHI_SHIFT" data-ref="_M/I40E_GLPES_VFIP4RXMCPKTSHI_IP4RXMCPKTSHI_SHIFT">I40E_GLPES_VFIP4RXMCPKTSHI_IP4RXMCPKTSHI_SHIFT</dfn> 0</u></td></tr>
<tr><th id="4903">4903</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFIP4RXMCPKTSHI_IP4RXMCPKTSHI_MASK" data-ref="_M/I40E_GLPES_VFIP4RXMCPKTSHI_IP4RXMCPKTSHI_MASK">I40E_GLPES_VFIP4RXMCPKTSHI_IP4RXMCPKTSHI_MASK</dfn>  I40E_MASK(0xFFFF, I40E_GLPES_VFIP4RXMCPKTSHI_IP4RXMCPKTSHI_SHIFT)</u></td></tr>
<tr><th id="4904">4904</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFIP4RXMCPKTSLO" data-ref="_M/I40E_GLPES_VFIP4RXMCPKTSLO">I40E_GLPES_VFIP4RXMCPKTSLO</dfn>(_i)                 (0x00018C00 + ((_i) * 8)) /* _i=0...31 */ /* Reset: PE_CORER */</u></td></tr>
<tr><th id="4905">4905</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFIP4RXMCPKTSLO_MAX_INDEX" data-ref="_M/I40E_GLPES_VFIP4RXMCPKTSLO_MAX_INDEX">I40E_GLPES_VFIP4RXMCPKTSLO_MAX_INDEX</dfn>           31</u></td></tr>
<tr><th id="4906">4906</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFIP4RXMCPKTSLO_IP4RXMCPKTSLO_SHIFT" data-ref="_M/I40E_GLPES_VFIP4RXMCPKTSLO_IP4RXMCPKTSLO_SHIFT">I40E_GLPES_VFIP4RXMCPKTSLO_IP4RXMCPKTSLO_SHIFT</dfn> 0</u></td></tr>
<tr><th id="4907">4907</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFIP4RXMCPKTSLO_IP4RXMCPKTSLO_MASK" data-ref="_M/I40E_GLPES_VFIP4RXMCPKTSLO_IP4RXMCPKTSLO_MASK">I40E_GLPES_VFIP4RXMCPKTSLO_IP4RXMCPKTSLO_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_GLPES_VFIP4RXMCPKTSLO_IP4RXMCPKTSLO_SHIFT)</u></td></tr>
<tr><th id="4908">4908</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFIP4RXOCTSHI" data-ref="_M/I40E_GLPES_VFIP4RXOCTSHI">I40E_GLPES_VFIP4RXOCTSHI</dfn>(_i)               (0x00018204 + ((_i) * 8)) /* _i=0...31 */ /* Reset: PE_CORER */</u></td></tr>
<tr><th id="4909">4909</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFIP4RXOCTSHI_MAX_INDEX" data-ref="_M/I40E_GLPES_VFIP4RXOCTSHI_MAX_INDEX">I40E_GLPES_VFIP4RXOCTSHI_MAX_INDEX</dfn>         31</u></td></tr>
<tr><th id="4910">4910</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFIP4RXOCTSHI_IP4RXOCTSHI_SHIFT" data-ref="_M/I40E_GLPES_VFIP4RXOCTSHI_IP4RXOCTSHI_SHIFT">I40E_GLPES_VFIP4RXOCTSHI_IP4RXOCTSHI_SHIFT</dfn> 0</u></td></tr>
<tr><th id="4911">4911</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFIP4RXOCTSHI_IP4RXOCTSHI_MASK" data-ref="_M/I40E_GLPES_VFIP4RXOCTSHI_IP4RXOCTSHI_MASK">I40E_GLPES_VFIP4RXOCTSHI_IP4RXOCTSHI_MASK</dfn>  I40E_MASK(0xFFFF, I40E_GLPES_VFIP4RXOCTSHI_IP4RXOCTSHI_SHIFT)</u></td></tr>
<tr><th id="4912">4912</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFIP4RXOCTSLO" data-ref="_M/I40E_GLPES_VFIP4RXOCTSLO">I40E_GLPES_VFIP4RXOCTSLO</dfn>(_i)               (0x00018200 + ((_i) * 8)) /* _i=0...31 */ /* Reset: PE_CORER */</u></td></tr>
<tr><th id="4913">4913</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFIP4RXOCTSLO_MAX_INDEX" data-ref="_M/I40E_GLPES_VFIP4RXOCTSLO_MAX_INDEX">I40E_GLPES_VFIP4RXOCTSLO_MAX_INDEX</dfn>         31</u></td></tr>
<tr><th id="4914">4914</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFIP4RXOCTSLO_IP4RXOCTSLO_SHIFT" data-ref="_M/I40E_GLPES_VFIP4RXOCTSLO_IP4RXOCTSLO_SHIFT">I40E_GLPES_VFIP4RXOCTSLO_IP4RXOCTSLO_SHIFT</dfn> 0</u></td></tr>
<tr><th id="4915">4915</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFIP4RXOCTSLO_IP4RXOCTSLO_MASK" data-ref="_M/I40E_GLPES_VFIP4RXOCTSLO_IP4RXOCTSLO_MASK">I40E_GLPES_VFIP4RXOCTSLO_IP4RXOCTSLO_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_GLPES_VFIP4RXOCTSLO_IP4RXOCTSLO_SHIFT)</u></td></tr>
<tr><th id="4916">4916</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFIP4RXPKTSHI" data-ref="_M/I40E_GLPES_VFIP4RXPKTSHI">I40E_GLPES_VFIP4RXPKTSHI</dfn>(_i)               (0x00018404 + ((_i) * 8)) /* _i=0...31 */ /* Reset: PE_CORER */</u></td></tr>
<tr><th id="4917">4917</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFIP4RXPKTSHI_MAX_INDEX" data-ref="_M/I40E_GLPES_VFIP4RXPKTSHI_MAX_INDEX">I40E_GLPES_VFIP4RXPKTSHI_MAX_INDEX</dfn>         31</u></td></tr>
<tr><th id="4918">4918</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFIP4RXPKTSHI_IP4RXPKTSHI_SHIFT" data-ref="_M/I40E_GLPES_VFIP4RXPKTSHI_IP4RXPKTSHI_SHIFT">I40E_GLPES_VFIP4RXPKTSHI_IP4RXPKTSHI_SHIFT</dfn> 0</u></td></tr>
<tr><th id="4919">4919</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFIP4RXPKTSHI_IP4RXPKTSHI_MASK" data-ref="_M/I40E_GLPES_VFIP4RXPKTSHI_IP4RXPKTSHI_MASK">I40E_GLPES_VFIP4RXPKTSHI_IP4RXPKTSHI_MASK</dfn>  I40E_MASK(0xFFFF, I40E_GLPES_VFIP4RXPKTSHI_IP4RXPKTSHI_SHIFT)</u></td></tr>
<tr><th id="4920">4920</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFIP4RXPKTSLO" data-ref="_M/I40E_GLPES_VFIP4RXPKTSLO">I40E_GLPES_VFIP4RXPKTSLO</dfn>(_i)               (0x00018400 + ((_i) * 8)) /* _i=0...31 */ /* Reset: PE_CORER */</u></td></tr>
<tr><th id="4921">4921</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFIP4RXPKTSLO_MAX_INDEX" data-ref="_M/I40E_GLPES_VFIP4RXPKTSLO_MAX_INDEX">I40E_GLPES_VFIP4RXPKTSLO_MAX_INDEX</dfn>         31</u></td></tr>
<tr><th id="4922">4922</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFIP4RXPKTSLO_IP4RXPKTSLO_SHIFT" data-ref="_M/I40E_GLPES_VFIP4RXPKTSLO_IP4RXPKTSLO_SHIFT">I40E_GLPES_VFIP4RXPKTSLO_IP4RXPKTSLO_SHIFT</dfn> 0</u></td></tr>
<tr><th id="4923">4923</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFIP4RXPKTSLO_IP4RXPKTSLO_MASK" data-ref="_M/I40E_GLPES_VFIP4RXPKTSLO_IP4RXPKTSLO_MASK">I40E_GLPES_VFIP4RXPKTSLO_IP4RXPKTSLO_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_GLPES_VFIP4RXPKTSLO_IP4RXPKTSLO_SHIFT)</u></td></tr>
<tr><th id="4924">4924</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFIP4RXTRUNC" data-ref="_M/I40E_GLPES_VFIP4RXTRUNC">I40E_GLPES_VFIP4RXTRUNC</dfn>(_i)              (0x00018700 + ((_i) * 4)) /* _i=0...31 */ /* Reset: PE_CORER */</u></td></tr>
<tr><th id="4925">4925</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFIP4RXTRUNC_MAX_INDEX" data-ref="_M/I40E_GLPES_VFIP4RXTRUNC_MAX_INDEX">I40E_GLPES_VFIP4RXTRUNC_MAX_INDEX</dfn>        31</u></td></tr>
<tr><th id="4926">4926</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFIP4RXTRUNC_IP4RXTRUNC_SHIFT" data-ref="_M/I40E_GLPES_VFIP4RXTRUNC_IP4RXTRUNC_SHIFT">I40E_GLPES_VFIP4RXTRUNC_IP4RXTRUNC_SHIFT</dfn> 0</u></td></tr>
<tr><th id="4927">4927</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFIP4RXTRUNC_IP4RXTRUNC_MASK" data-ref="_M/I40E_GLPES_VFIP4RXTRUNC_IP4RXTRUNC_MASK">I40E_GLPES_VFIP4RXTRUNC_IP4RXTRUNC_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_GLPES_VFIP4RXTRUNC_IP4RXTRUNC_SHIFT)</u></td></tr>
<tr><th id="4928">4928</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFIP4TXFRAGSHI" data-ref="_M/I40E_GLPES_VFIP4TXFRAGSHI">I40E_GLPES_VFIP4TXFRAGSHI</dfn>(_i)                (0x00019E04 + ((_i) * 8)) /* _i=0...31 */ /* Reset: PE_CORER */</u></td></tr>
<tr><th id="4929">4929</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFIP4TXFRAGSHI_MAX_INDEX" data-ref="_M/I40E_GLPES_VFIP4TXFRAGSHI_MAX_INDEX">I40E_GLPES_VFIP4TXFRAGSHI_MAX_INDEX</dfn>          31</u></td></tr>
<tr><th id="4930">4930</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFIP4TXFRAGSHI_IP4TXFRAGSHI_SHIFT" data-ref="_M/I40E_GLPES_VFIP4TXFRAGSHI_IP4TXFRAGSHI_SHIFT">I40E_GLPES_VFIP4TXFRAGSHI_IP4TXFRAGSHI_SHIFT</dfn> 0</u></td></tr>
<tr><th id="4931">4931</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFIP4TXFRAGSHI_IP4TXFRAGSHI_MASK" data-ref="_M/I40E_GLPES_VFIP4TXFRAGSHI_IP4TXFRAGSHI_MASK">I40E_GLPES_VFIP4TXFRAGSHI_IP4TXFRAGSHI_MASK</dfn>  I40E_MASK(0xFFFF, I40E_GLPES_VFIP4TXFRAGSHI_IP4TXFRAGSHI_SHIFT)</u></td></tr>
<tr><th id="4932">4932</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFIP4TXFRAGSLO" data-ref="_M/I40E_GLPES_VFIP4TXFRAGSLO">I40E_GLPES_VFIP4TXFRAGSLO</dfn>(_i)                (0x00019E00 + ((_i) * 8)) /* _i=0...31 */ /* Reset: PE_CORER */</u></td></tr>
<tr><th id="4933">4933</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFIP4TXFRAGSLO_MAX_INDEX" data-ref="_M/I40E_GLPES_VFIP4TXFRAGSLO_MAX_INDEX">I40E_GLPES_VFIP4TXFRAGSLO_MAX_INDEX</dfn>          31</u></td></tr>
<tr><th id="4934">4934</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFIP4TXFRAGSLO_IP4TXFRAGSLO_SHIFT" data-ref="_M/I40E_GLPES_VFIP4TXFRAGSLO_IP4TXFRAGSLO_SHIFT">I40E_GLPES_VFIP4TXFRAGSLO_IP4TXFRAGSLO_SHIFT</dfn> 0</u></td></tr>
<tr><th id="4935">4935</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFIP4TXFRAGSLO_IP4TXFRAGSLO_MASK" data-ref="_M/I40E_GLPES_VFIP4TXFRAGSLO_IP4TXFRAGSLO_MASK">I40E_GLPES_VFIP4TXFRAGSLO_IP4TXFRAGSLO_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_GLPES_VFIP4TXFRAGSLO_IP4TXFRAGSLO_SHIFT)</u></td></tr>
<tr><th id="4936">4936</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFIP4TXMCOCTSHI" data-ref="_M/I40E_GLPES_VFIP4TXMCOCTSHI">I40E_GLPES_VFIP4TXMCOCTSHI</dfn>(_i)                 (0x0001A004 + ((_i) * 8)) /* _i=0...31 */ /* Reset: PE_CORER */</u></td></tr>
<tr><th id="4937">4937</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFIP4TXMCOCTSHI_MAX_INDEX" data-ref="_M/I40E_GLPES_VFIP4TXMCOCTSHI_MAX_INDEX">I40E_GLPES_VFIP4TXMCOCTSHI_MAX_INDEX</dfn>           31</u></td></tr>
<tr><th id="4938">4938</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFIP4TXMCOCTSHI_IP4TXMCOCTSHI_SHIFT" data-ref="_M/I40E_GLPES_VFIP4TXMCOCTSHI_IP4TXMCOCTSHI_SHIFT">I40E_GLPES_VFIP4TXMCOCTSHI_IP4TXMCOCTSHI_SHIFT</dfn> 0</u></td></tr>
<tr><th id="4939">4939</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFIP4TXMCOCTSHI_IP4TXMCOCTSHI_MASK" data-ref="_M/I40E_GLPES_VFIP4TXMCOCTSHI_IP4TXMCOCTSHI_MASK">I40E_GLPES_VFIP4TXMCOCTSHI_IP4TXMCOCTSHI_MASK</dfn>  I40E_MASK(0xFFFF, I40E_GLPES_VFIP4TXMCOCTSHI_IP4TXMCOCTSHI_SHIFT)</u></td></tr>
<tr><th id="4940">4940</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFIP4TXMCOCTSLO" data-ref="_M/I40E_GLPES_VFIP4TXMCOCTSLO">I40E_GLPES_VFIP4TXMCOCTSLO</dfn>(_i)                 (0x0001A000 + ((_i) * 8)) /* _i=0...31 */ /* Reset: PE_CORER */</u></td></tr>
<tr><th id="4941">4941</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFIP4TXMCOCTSLO_MAX_INDEX" data-ref="_M/I40E_GLPES_VFIP4TXMCOCTSLO_MAX_INDEX">I40E_GLPES_VFIP4TXMCOCTSLO_MAX_INDEX</dfn>           31</u></td></tr>
<tr><th id="4942">4942</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFIP4TXMCOCTSLO_IP4TXMCOCTSLO_SHIFT" data-ref="_M/I40E_GLPES_VFIP4TXMCOCTSLO_IP4TXMCOCTSLO_SHIFT">I40E_GLPES_VFIP4TXMCOCTSLO_IP4TXMCOCTSLO_SHIFT</dfn> 0</u></td></tr>
<tr><th id="4943">4943</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFIP4TXMCOCTSLO_IP4TXMCOCTSLO_MASK" data-ref="_M/I40E_GLPES_VFIP4TXMCOCTSLO_IP4TXMCOCTSLO_MASK">I40E_GLPES_VFIP4TXMCOCTSLO_IP4TXMCOCTSLO_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_GLPES_VFIP4TXMCOCTSLO_IP4TXMCOCTSLO_SHIFT)</u></td></tr>
<tr><th id="4944">4944</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFIP4TXMCPKTSHI" data-ref="_M/I40E_GLPES_VFIP4TXMCPKTSHI">I40E_GLPES_VFIP4TXMCPKTSHI</dfn>(_i)                 (0x0001A204 + ((_i) * 8)) /* _i=0...31 */ /* Reset: PE_CORER */</u></td></tr>
<tr><th id="4945">4945</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFIP4TXMCPKTSHI_MAX_INDEX" data-ref="_M/I40E_GLPES_VFIP4TXMCPKTSHI_MAX_INDEX">I40E_GLPES_VFIP4TXMCPKTSHI_MAX_INDEX</dfn>           31</u></td></tr>
<tr><th id="4946">4946</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFIP4TXMCPKTSHI_IP4TXMCPKTSHI_SHIFT" data-ref="_M/I40E_GLPES_VFIP4TXMCPKTSHI_IP4TXMCPKTSHI_SHIFT">I40E_GLPES_VFIP4TXMCPKTSHI_IP4TXMCPKTSHI_SHIFT</dfn> 0</u></td></tr>
<tr><th id="4947">4947</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFIP4TXMCPKTSHI_IP4TXMCPKTSHI_MASK" data-ref="_M/I40E_GLPES_VFIP4TXMCPKTSHI_IP4TXMCPKTSHI_MASK">I40E_GLPES_VFIP4TXMCPKTSHI_IP4TXMCPKTSHI_MASK</dfn>  I40E_MASK(0xFFFF, I40E_GLPES_VFIP4TXMCPKTSHI_IP4TXMCPKTSHI_SHIFT)</u></td></tr>
<tr><th id="4948">4948</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFIP4TXMCPKTSLO" data-ref="_M/I40E_GLPES_VFIP4TXMCPKTSLO">I40E_GLPES_VFIP4TXMCPKTSLO</dfn>(_i)                 (0x0001A200 + ((_i) * 8)) /* _i=0...31 */ /* Reset: PE_CORER */</u></td></tr>
<tr><th id="4949">4949</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFIP4TXMCPKTSLO_MAX_INDEX" data-ref="_M/I40E_GLPES_VFIP4TXMCPKTSLO_MAX_INDEX">I40E_GLPES_VFIP4TXMCPKTSLO_MAX_INDEX</dfn>           31</u></td></tr>
<tr><th id="4950">4950</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFIP4TXMCPKTSLO_IP4TXMCPKTSLO_SHIFT" data-ref="_M/I40E_GLPES_VFIP4TXMCPKTSLO_IP4TXMCPKTSLO_SHIFT">I40E_GLPES_VFIP4TXMCPKTSLO_IP4TXMCPKTSLO_SHIFT</dfn> 0</u></td></tr>
<tr><th id="4951">4951</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFIP4TXMCPKTSLO_IP4TXMCPKTSLO_MASK" data-ref="_M/I40E_GLPES_VFIP4TXMCPKTSLO_IP4TXMCPKTSLO_MASK">I40E_GLPES_VFIP4TXMCPKTSLO_IP4TXMCPKTSLO_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_GLPES_VFIP4TXMCPKTSLO_IP4TXMCPKTSLO_SHIFT)</u></td></tr>
<tr><th id="4952">4952</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFIP4TXNOROUTE" data-ref="_M/I40E_GLPES_VFIP4TXNOROUTE">I40E_GLPES_VFIP4TXNOROUTE</dfn>(_i)                (0x0001AE00 + ((_i) * 4)) /* _i=0...31 */ /* Reset: PE_CORER */</u></td></tr>
<tr><th id="4953">4953</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFIP4TXNOROUTE_MAX_INDEX" data-ref="_M/I40E_GLPES_VFIP4TXNOROUTE_MAX_INDEX">I40E_GLPES_VFIP4TXNOROUTE_MAX_INDEX</dfn>          31</u></td></tr>
<tr><th id="4954">4954</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFIP4TXNOROUTE_IP4TXNOROUTE_SHIFT" data-ref="_M/I40E_GLPES_VFIP4TXNOROUTE_IP4TXNOROUTE_SHIFT">I40E_GLPES_VFIP4TXNOROUTE_IP4TXNOROUTE_SHIFT</dfn> 0</u></td></tr>
<tr><th id="4955">4955</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFIP4TXNOROUTE_IP4TXNOROUTE_MASK" data-ref="_M/I40E_GLPES_VFIP4TXNOROUTE_IP4TXNOROUTE_MASK">I40E_GLPES_VFIP4TXNOROUTE_IP4TXNOROUTE_MASK</dfn>  I40E_MASK(0xFFFFFF, I40E_GLPES_VFIP4TXNOROUTE_IP4TXNOROUTE_SHIFT)</u></td></tr>
<tr><th id="4956">4956</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFIP4TXOCTSHI" data-ref="_M/I40E_GLPES_VFIP4TXOCTSHI">I40E_GLPES_VFIP4TXOCTSHI</dfn>(_i)               (0x00019A04 + ((_i) * 8)) /* _i=0...31 */ /* Reset: PE_CORER */</u></td></tr>
<tr><th id="4957">4957</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFIP4TXOCTSHI_MAX_INDEX" data-ref="_M/I40E_GLPES_VFIP4TXOCTSHI_MAX_INDEX">I40E_GLPES_VFIP4TXOCTSHI_MAX_INDEX</dfn>         31</u></td></tr>
<tr><th id="4958">4958</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFIP4TXOCTSHI_IP4TXOCTSHI_SHIFT" data-ref="_M/I40E_GLPES_VFIP4TXOCTSHI_IP4TXOCTSHI_SHIFT">I40E_GLPES_VFIP4TXOCTSHI_IP4TXOCTSHI_SHIFT</dfn> 0</u></td></tr>
<tr><th id="4959">4959</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFIP4TXOCTSHI_IP4TXOCTSHI_MASK" data-ref="_M/I40E_GLPES_VFIP4TXOCTSHI_IP4TXOCTSHI_MASK">I40E_GLPES_VFIP4TXOCTSHI_IP4TXOCTSHI_MASK</dfn>  I40E_MASK(0xFFFF, I40E_GLPES_VFIP4TXOCTSHI_IP4TXOCTSHI_SHIFT)</u></td></tr>
<tr><th id="4960">4960</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFIP4TXOCTSLO" data-ref="_M/I40E_GLPES_VFIP4TXOCTSLO">I40E_GLPES_VFIP4TXOCTSLO</dfn>(_i)               (0x00019A00 + ((_i) * 8)) /* _i=0...31 */ /* Reset: PE_CORER */</u></td></tr>
<tr><th id="4961">4961</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFIP4TXOCTSLO_MAX_INDEX" data-ref="_M/I40E_GLPES_VFIP4TXOCTSLO_MAX_INDEX">I40E_GLPES_VFIP4TXOCTSLO_MAX_INDEX</dfn>         31</u></td></tr>
<tr><th id="4962">4962</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFIP4TXOCTSLO_IP4TXOCTSLO_SHIFT" data-ref="_M/I40E_GLPES_VFIP4TXOCTSLO_IP4TXOCTSLO_SHIFT">I40E_GLPES_VFIP4TXOCTSLO_IP4TXOCTSLO_SHIFT</dfn> 0</u></td></tr>
<tr><th id="4963">4963</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFIP4TXOCTSLO_IP4TXOCTSLO_MASK" data-ref="_M/I40E_GLPES_VFIP4TXOCTSLO_IP4TXOCTSLO_MASK">I40E_GLPES_VFIP4TXOCTSLO_IP4TXOCTSLO_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_GLPES_VFIP4TXOCTSLO_IP4TXOCTSLO_SHIFT)</u></td></tr>
<tr><th id="4964">4964</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFIP4TXPKTSHI" data-ref="_M/I40E_GLPES_VFIP4TXPKTSHI">I40E_GLPES_VFIP4TXPKTSHI</dfn>(_i)               (0x00019C04 + ((_i) * 8)) /* _i=0...31 */ /* Reset: PE_CORER */</u></td></tr>
<tr><th id="4965">4965</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFIP4TXPKTSHI_MAX_INDEX" data-ref="_M/I40E_GLPES_VFIP4TXPKTSHI_MAX_INDEX">I40E_GLPES_VFIP4TXPKTSHI_MAX_INDEX</dfn>         31</u></td></tr>
<tr><th id="4966">4966</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFIP4TXPKTSHI_IP4TXPKTSHI_SHIFT" data-ref="_M/I40E_GLPES_VFIP4TXPKTSHI_IP4TXPKTSHI_SHIFT">I40E_GLPES_VFIP4TXPKTSHI_IP4TXPKTSHI_SHIFT</dfn> 0</u></td></tr>
<tr><th id="4967">4967</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFIP4TXPKTSHI_IP4TXPKTSHI_MASK" data-ref="_M/I40E_GLPES_VFIP4TXPKTSHI_IP4TXPKTSHI_MASK">I40E_GLPES_VFIP4TXPKTSHI_IP4TXPKTSHI_MASK</dfn>  I40E_MASK(0xFFFF, I40E_GLPES_VFIP4TXPKTSHI_IP4TXPKTSHI_SHIFT)</u></td></tr>
<tr><th id="4968">4968</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFIP4TXPKTSLO" data-ref="_M/I40E_GLPES_VFIP4TXPKTSLO">I40E_GLPES_VFIP4TXPKTSLO</dfn>(_i)               (0x00019C00 + ((_i) * 8)) /* _i=0...31 */ /* Reset: PE_CORER */</u></td></tr>
<tr><th id="4969">4969</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFIP4TXPKTSLO_MAX_INDEX" data-ref="_M/I40E_GLPES_VFIP4TXPKTSLO_MAX_INDEX">I40E_GLPES_VFIP4TXPKTSLO_MAX_INDEX</dfn>         31</u></td></tr>
<tr><th id="4970">4970</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFIP4TXPKTSLO_IP4TXPKTSLO_SHIFT" data-ref="_M/I40E_GLPES_VFIP4TXPKTSLO_IP4TXPKTSLO_SHIFT">I40E_GLPES_VFIP4TXPKTSLO_IP4TXPKTSLO_SHIFT</dfn> 0</u></td></tr>
<tr><th id="4971">4971</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFIP4TXPKTSLO_IP4TXPKTSLO_MASK" data-ref="_M/I40E_GLPES_VFIP4TXPKTSLO_IP4TXPKTSLO_MASK">I40E_GLPES_VFIP4TXPKTSLO_IP4TXPKTSLO_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_GLPES_VFIP4TXPKTSLO_IP4TXPKTSLO_SHIFT)</u></td></tr>
<tr><th id="4972">4972</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFIP6RXDISCARD" data-ref="_M/I40E_GLPES_VFIP6RXDISCARD">I40E_GLPES_VFIP6RXDISCARD</dfn>(_i)                (0x00019200 + ((_i) * 4)) /* _i=0...31 */ /* Reset: PE_CORER */</u></td></tr>
<tr><th id="4973">4973</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFIP6RXDISCARD_MAX_INDEX" data-ref="_M/I40E_GLPES_VFIP6RXDISCARD_MAX_INDEX">I40E_GLPES_VFIP6RXDISCARD_MAX_INDEX</dfn>          31</u></td></tr>
<tr><th id="4974">4974</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFIP6RXDISCARD_IP6RXDISCARD_SHIFT" data-ref="_M/I40E_GLPES_VFIP6RXDISCARD_IP6RXDISCARD_SHIFT">I40E_GLPES_VFIP6RXDISCARD_IP6RXDISCARD_SHIFT</dfn> 0</u></td></tr>
<tr><th id="4975">4975</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFIP6RXDISCARD_IP6RXDISCARD_MASK" data-ref="_M/I40E_GLPES_VFIP6RXDISCARD_IP6RXDISCARD_MASK">I40E_GLPES_VFIP6RXDISCARD_IP6RXDISCARD_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_GLPES_VFIP6RXDISCARD_IP6RXDISCARD_SHIFT)</u></td></tr>
<tr><th id="4976">4976</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFIP6RXFRAGSHI" data-ref="_M/I40E_GLPES_VFIP6RXFRAGSHI">I40E_GLPES_VFIP6RXFRAGSHI</dfn>(_i)                (0x00019404 + ((_i) * 8)) /* _i=0...31 */ /* Reset: PE_CORER */</u></td></tr>
<tr><th id="4977">4977</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFIP6RXFRAGSHI_MAX_INDEX" data-ref="_M/I40E_GLPES_VFIP6RXFRAGSHI_MAX_INDEX">I40E_GLPES_VFIP6RXFRAGSHI_MAX_INDEX</dfn>          31</u></td></tr>
<tr><th id="4978">4978</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFIP6RXFRAGSHI_IP6RXFRAGSHI_SHIFT" data-ref="_M/I40E_GLPES_VFIP6RXFRAGSHI_IP6RXFRAGSHI_SHIFT">I40E_GLPES_VFIP6RXFRAGSHI_IP6RXFRAGSHI_SHIFT</dfn> 0</u></td></tr>
<tr><th id="4979">4979</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFIP6RXFRAGSHI_IP6RXFRAGSHI_MASK" data-ref="_M/I40E_GLPES_VFIP6RXFRAGSHI_IP6RXFRAGSHI_MASK">I40E_GLPES_VFIP6RXFRAGSHI_IP6RXFRAGSHI_MASK</dfn>  I40E_MASK(0xFFFF, I40E_GLPES_VFIP6RXFRAGSHI_IP6RXFRAGSHI_SHIFT)</u></td></tr>
<tr><th id="4980">4980</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFIP6RXFRAGSLO" data-ref="_M/I40E_GLPES_VFIP6RXFRAGSLO">I40E_GLPES_VFIP6RXFRAGSLO</dfn>(_i)                (0x00019400 + ((_i) * 8)) /* _i=0...31 */ /* Reset: PE_CORER */</u></td></tr>
<tr><th id="4981">4981</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFIP6RXFRAGSLO_MAX_INDEX" data-ref="_M/I40E_GLPES_VFIP6RXFRAGSLO_MAX_INDEX">I40E_GLPES_VFIP6RXFRAGSLO_MAX_INDEX</dfn>          31</u></td></tr>
<tr><th id="4982">4982</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFIP6RXFRAGSLO_IP6RXFRAGSLO_SHIFT" data-ref="_M/I40E_GLPES_VFIP6RXFRAGSLO_IP6RXFRAGSLO_SHIFT">I40E_GLPES_VFIP6RXFRAGSLO_IP6RXFRAGSLO_SHIFT</dfn> 0</u></td></tr>
<tr><th id="4983">4983</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFIP6RXFRAGSLO_IP6RXFRAGSLO_MASK" data-ref="_M/I40E_GLPES_VFIP6RXFRAGSLO_IP6RXFRAGSLO_MASK">I40E_GLPES_VFIP6RXFRAGSLO_IP6RXFRAGSLO_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_GLPES_VFIP6RXFRAGSLO_IP6RXFRAGSLO_SHIFT)</u></td></tr>
<tr><th id="4984">4984</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFIP6RXMCOCTSHI" data-ref="_M/I40E_GLPES_VFIP6RXMCOCTSHI">I40E_GLPES_VFIP6RXMCOCTSHI</dfn>(_i)                 (0x00019604 + ((_i) * 8)) /* _i=0...31 */ /* Reset: PE_CORER */</u></td></tr>
<tr><th id="4985">4985</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFIP6RXMCOCTSHI_MAX_INDEX" data-ref="_M/I40E_GLPES_VFIP6RXMCOCTSHI_MAX_INDEX">I40E_GLPES_VFIP6RXMCOCTSHI_MAX_INDEX</dfn>           31</u></td></tr>
<tr><th id="4986">4986</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFIP6RXMCOCTSHI_IP6RXMCOCTSHI_SHIFT" data-ref="_M/I40E_GLPES_VFIP6RXMCOCTSHI_IP6RXMCOCTSHI_SHIFT">I40E_GLPES_VFIP6RXMCOCTSHI_IP6RXMCOCTSHI_SHIFT</dfn> 0</u></td></tr>
<tr><th id="4987">4987</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFIP6RXMCOCTSHI_IP6RXMCOCTSHI_MASK" data-ref="_M/I40E_GLPES_VFIP6RXMCOCTSHI_IP6RXMCOCTSHI_MASK">I40E_GLPES_VFIP6RXMCOCTSHI_IP6RXMCOCTSHI_MASK</dfn>  I40E_MASK(0xFFFF, I40E_GLPES_VFIP6RXMCOCTSHI_IP6RXMCOCTSHI_SHIFT)</u></td></tr>
<tr><th id="4988">4988</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFIP6RXMCOCTSLO" data-ref="_M/I40E_GLPES_VFIP6RXMCOCTSLO">I40E_GLPES_VFIP6RXMCOCTSLO</dfn>(_i)                 (0x00019600 + ((_i) * 8)) /* _i=0...31 */ /* Reset: PE_CORER */</u></td></tr>
<tr><th id="4989">4989</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFIP6RXMCOCTSLO_MAX_INDEX" data-ref="_M/I40E_GLPES_VFIP6RXMCOCTSLO_MAX_INDEX">I40E_GLPES_VFIP6RXMCOCTSLO_MAX_INDEX</dfn>           31</u></td></tr>
<tr><th id="4990">4990</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFIP6RXMCOCTSLO_IP6RXMCOCTSLO_SHIFT" data-ref="_M/I40E_GLPES_VFIP6RXMCOCTSLO_IP6RXMCOCTSLO_SHIFT">I40E_GLPES_VFIP6RXMCOCTSLO_IP6RXMCOCTSLO_SHIFT</dfn> 0</u></td></tr>
<tr><th id="4991">4991</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFIP6RXMCOCTSLO_IP6RXMCOCTSLO_MASK" data-ref="_M/I40E_GLPES_VFIP6RXMCOCTSLO_IP6RXMCOCTSLO_MASK">I40E_GLPES_VFIP6RXMCOCTSLO_IP6RXMCOCTSLO_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_GLPES_VFIP6RXMCOCTSLO_IP6RXMCOCTSLO_SHIFT)</u></td></tr>
<tr><th id="4992">4992</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFIP6RXMCPKTSHI" data-ref="_M/I40E_GLPES_VFIP6RXMCPKTSHI">I40E_GLPES_VFIP6RXMCPKTSHI</dfn>(_i)                 (0x00019804 + ((_i) * 8)) /* _i=0...31 */ /* Reset: PE_CORER */</u></td></tr>
<tr><th id="4993">4993</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFIP6RXMCPKTSHI_MAX_INDEX" data-ref="_M/I40E_GLPES_VFIP6RXMCPKTSHI_MAX_INDEX">I40E_GLPES_VFIP6RXMCPKTSHI_MAX_INDEX</dfn>           31</u></td></tr>
<tr><th id="4994">4994</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFIP6RXMCPKTSHI_IP6RXMCPKTSHI_SHIFT" data-ref="_M/I40E_GLPES_VFIP6RXMCPKTSHI_IP6RXMCPKTSHI_SHIFT">I40E_GLPES_VFIP6RXMCPKTSHI_IP6RXMCPKTSHI_SHIFT</dfn> 0</u></td></tr>
<tr><th id="4995">4995</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFIP6RXMCPKTSHI_IP6RXMCPKTSHI_MASK" data-ref="_M/I40E_GLPES_VFIP6RXMCPKTSHI_IP6RXMCPKTSHI_MASK">I40E_GLPES_VFIP6RXMCPKTSHI_IP6RXMCPKTSHI_MASK</dfn>  I40E_MASK(0xFFFF, I40E_GLPES_VFIP6RXMCPKTSHI_IP6RXMCPKTSHI_SHIFT)</u></td></tr>
<tr><th id="4996">4996</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFIP6RXMCPKTSLO" data-ref="_M/I40E_GLPES_VFIP6RXMCPKTSLO">I40E_GLPES_VFIP6RXMCPKTSLO</dfn>(_i)                 (0x00019800 + ((_i) * 8)) /* _i=0...31 */ /* Reset: PE_CORER */</u></td></tr>
<tr><th id="4997">4997</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFIP6RXMCPKTSLO_MAX_INDEX" data-ref="_M/I40E_GLPES_VFIP6RXMCPKTSLO_MAX_INDEX">I40E_GLPES_VFIP6RXMCPKTSLO_MAX_INDEX</dfn>           31</u></td></tr>
<tr><th id="4998">4998</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFIP6RXMCPKTSLO_IP6RXMCPKTSLO_SHIFT" data-ref="_M/I40E_GLPES_VFIP6RXMCPKTSLO_IP6RXMCPKTSLO_SHIFT">I40E_GLPES_VFIP6RXMCPKTSLO_IP6RXMCPKTSLO_SHIFT</dfn> 0</u></td></tr>
<tr><th id="4999">4999</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFIP6RXMCPKTSLO_IP6RXMCPKTSLO_MASK" data-ref="_M/I40E_GLPES_VFIP6RXMCPKTSLO_IP6RXMCPKTSLO_MASK">I40E_GLPES_VFIP6RXMCPKTSLO_IP6RXMCPKTSLO_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_GLPES_VFIP6RXMCPKTSLO_IP6RXMCPKTSLO_SHIFT)</u></td></tr>
<tr><th id="5000">5000</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFIP6RXOCTSHI" data-ref="_M/I40E_GLPES_VFIP6RXOCTSHI">I40E_GLPES_VFIP6RXOCTSHI</dfn>(_i)               (0x00018E04 + ((_i) * 8)) /* _i=0...31 */ /* Reset: PE_CORER */</u></td></tr>
<tr><th id="5001">5001</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFIP6RXOCTSHI_MAX_INDEX" data-ref="_M/I40E_GLPES_VFIP6RXOCTSHI_MAX_INDEX">I40E_GLPES_VFIP6RXOCTSHI_MAX_INDEX</dfn>         31</u></td></tr>
<tr><th id="5002">5002</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFIP6RXOCTSHI_IP6RXOCTSHI_SHIFT" data-ref="_M/I40E_GLPES_VFIP6RXOCTSHI_IP6RXOCTSHI_SHIFT">I40E_GLPES_VFIP6RXOCTSHI_IP6RXOCTSHI_SHIFT</dfn> 0</u></td></tr>
<tr><th id="5003">5003</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFIP6RXOCTSHI_IP6RXOCTSHI_MASK" data-ref="_M/I40E_GLPES_VFIP6RXOCTSHI_IP6RXOCTSHI_MASK">I40E_GLPES_VFIP6RXOCTSHI_IP6RXOCTSHI_MASK</dfn>  I40E_MASK(0xFFFF, I40E_GLPES_VFIP6RXOCTSHI_IP6RXOCTSHI_SHIFT)</u></td></tr>
<tr><th id="5004">5004</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFIP6RXOCTSLO" data-ref="_M/I40E_GLPES_VFIP6RXOCTSLO">I40E_GLPES_VFIP6RXOCTSLO</dfn>(_i)               (0x00018E00 + ((_i) * 8)) /* _i=0...31 */ /* Reset: PE_CORER */</u></td></tr>
<tr><th id="5005">5005</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFIP6RXOCTSLO_MAX_INDEX" data-ref="_M/I40E_GLPES_VFIP6RXOCTSLO_MAX_INDEX">I40E_GLPES_VFIP6RXOCTSLO_MAX_INDEX</dfn>         31</u></td></tr>
<tr><th id="5006">5006</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFIP6RXOCTSLO_IP6RXOCTSLO_SHIFT" data-ref="_M/I40E_GLPES_VFIP6RXOCTSLO_IP6RXOCTSLO_SHIFT">I40E_GLPES_VFIP6RXOCTSLO_IP6RXOCTSLO_SHIFT</dfn> 0</u></td></tr>
<tr><th id="5007">5007</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFIP6RXOCTSLO_IP6RXOCTSLO_MASK" data-ref="_M/I40E_GLPES_VFIP6RXOCTSLO_IP6RXOCTSLO_MASK">I40E_GLPES_VFIP6RXOCTSLO_IP6RXOCTSLO_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_GLPES_VFIP6RXOCTSLO_IP6RXOCTSLO_SHIFT)</u></td></tr>
<tr><th id="5008">5008</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFIP6RXPKTSHI" data-ref="_M/I40E_GLPES_VFIP6RXPKTSHI">I40E_GLPES_VFIP6RXPKTSHI</dfn>(_i)               (0x00019004 + ((_i) * 8)) /* _i=0...31 */ /* Reset: PE_CORER */</u></td></tr>
<tr><th id="5009">5009</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFIP6RXPKTSHI_MAX_INDEX" data-ref="_M/I40E_GLPES_VFIP6RXPKTSHI_MAX_INDEX">I40E_GLPES_VFIP6RXPKTSHI_MAX_INDEX</dfn>         31</u></td></tr>
<tr><th id="5010">5010</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFIP6RXPKTSHI_IP6RXPKTSHI_SHIFT" data-ref="_M/I40E_GLPES_VFIP6RXPKTSHI_IP6RXPKTSHI_SHIFT">I40E_GLPES_VFIP6RXPKTSHI_IP6RXPKTSHI_SHIFT</dfn> 0</u></td></tr>
<tr><th id="5011">5011</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFIP6RXPKTSHI_IP6RXPKTSHI_MASK" data-ref="_M/I40E_GLPES_VFIP6RXPKTSHI_IP6RXPKTSHI_MASK">I40E_GLPES_VFIP6RXPKTSHI_IP6RXPKTSHI_MASK</dfn>  I40E_MASK(0xFFFF, I40E_GLPES_VFIP6RXPKTSHI_IP6RXPKTSHI_SHIFT)</u></td></tr>
<tr><th id="5012">5012</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFIP6RXPKTSLO" data-ref="_M/I40E_GLPES_VFIP6RXPKTSLO">I40E_GLPES_VFIP6RXPKTSLO</dfn>(_i)               (0x00019000 + ((_i) * 8)) /* _i=0...31 */ /* Reset: PE_CORER */</u></td></tr>
<tr><th id="5013">5013</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFIP6RXPKTSLO_MAX_INDEX" data-ref="_M/I40E_GLPES_VFIP6RXPKTSLO_MAX_INDEX">I40E_GLPES_VFIP6RXPKTSLO_MAX_INDEX</dfn>         31</u></td></tr>
<tr><th id="5014">5014</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFIP6RXPKTSLO_IP6RXPKTSLO_SHIFT" data-ref="_M/I40E_GLPES_VFIP6RXPKTSLO_IP6RXPKTSLO_SHIFT">I40E_GLPES_VFIP6RXPKTSLO_IP6RXPKTSLO_SHIFT</dfn> 0</u></td></tr>
<tr><th id="5015">5015</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFIP6RXPKTSLO_IP6RXPKTSLO_MASK" data-ref="_M/I40E_GLPES_VFIP6RXPKTSLO_IP6RXPKTSLO_MASK">I40E_GLPES_VFIP6RXPKTSLO_IP6RXPKTSLO_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_GLPES_VFIP6RXPKTSLO_IP6RXPKTSLO_SHIFT)</u></td></tr>
<tr><th id="5016">5016</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFIP6RXTRUNC" data-ref="_M/I40E_GLPES_VFIP6RXTRUNC">I40E_GLPES_VFIP6RXTRUNC</dfn>(_i)              (0x00019300 + ((_i) * 4)) /* _i=0...31 */ /* Reset: PE_CORER */</u></td></tr>
<tr><th id="5017">5017</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFIP6RXTRUNC_MAX_INDEX" data-ref="_M/I40E_GLPES_VFIP6RXTRUNC_MAX_INDEX">I40E_GLPES_VFIP6RXTRUNC_MAX_INDEX</dfn>        31</u></td></tr>
<tr><th id="5018">5018</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFIP6RXTRUNC_IP6RXTRUNC_SHIFT" data-ref="_M/I40E_GLPES_VFIP6RXTRUNC_IP6RXTRUNC_SHIFT">I40E_GLPES_VFIP6RXTRUNC_IP6RXTRUNC_SHIFT</dfn> 0</u></td></tr>
<tr><th id="5019">5019</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFIP6RXTRUNC_IP6RXTRUNC_MASK" data-ref="_M/I40E_GLPES_VFIP6RXTRUNC_IP6RXTRUNC_MASK">I40E_GLPES_VFIP6RXTRUNC_IP6RXTRUNC_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_GLPES_VFIP6RXTRUNC_IP6RXTRUNC_SHIFT)</u></td></tr>
<tr><th id="5020">5020</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFIP6TXFRAGSHI" data-ref="_M/I40E_GLPES_VFIP6TXFRAGSHI">I40E_GLPES_VFIP6TXFRAGSHI</dfn>(_i)                (0x0001A804 + ((_i) * 8)) /* _i=0...31 */ /* Reset: PE_CORER */</u></td></tr>
<tr><th id="5021">5021</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFIP6TXFRAGSHI_MAX_INDEX" data-ref="_M/I40E_GLPES_VFIP6TXFRAGSHI_MAX_INDEX">I40E_GLPES_VFIP6TXFRAGSHI_MAX_INDEX</dfn>          31</u></td></tr>
<tr><th id="5022">5022</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFIP6TXFRAGSHI_IP6TXFRAGSHI_SHIFT" data-ref="_M/I40E_GLPES_VFIP6TXFRAGSHI_IP6TXFRAGSHI_SHIFT">I40E_GLPES_VFIP6TXFRAGSHI_IP6TXFRAGSHI_SHIFT</dfn> 0</u></td></tr>
<tr><th id="5023">5023</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFIP6TXFRAGSHI_IP6TXFRAGSHI_MASK" data-ref="_M/I40E_GLPES_VFIP6TXFRAGSHI_IP6TXFRAGSHI_MASK">I40E_GLPES_VFIP6TXFRAGSHI_IP6TXFRAGSHI_MASK</dfn>  I40E_MASK(0xFFFF, I40E_GLPES_VFIP6TXFRAGSHI_IP6TXFRAGSHI_SHIFT)</u></td></tr>
<tr><th id="5024">5024</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFIP6TXFRAGSLO" data-ref="_M/I40E_GLPES_VFIP6TXFRAGSLO">I40E_GLPES_VFIP6TXFRAGSLO</dfn>(_i)                (0x0001A800 + ((_i) * 8)) /* _i=0...31 */ /* Reset: PE_CORER */</u></td></tr>
<tr><th id="5025">5025</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFIP6TXFRAGSLO_MAX_INDEX" data-ref="_M/I40E_GLPES_VFIP6TXFRAGSLO_MAX_INDEX">I40E_GLPES_VFIP6TXFRAGSLO_MAX_INDEX</dfn>          31</u></td></tr>
<tr><th id="5026">5026</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFIP6TXFRAGSLO_IP6TXFRAGSLO_SHIFT" data-ref="_M/I40E_GLPES_VFIP6TXFRAGSLO_IP6TXFRAGSLO_SHIFT">I40E_GLPES_VFIP6TXFRAGSLO_IP6TXFRAGSLO_SHIFT</dfn> 0</u></td></tr>
<tr><th id="5027">5027</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFIP6TXFRAGSLO_IP6TXFRAGSLO_MASK" data-ref="_M/I40E_GLPES_VFIP6TXFRAGSLO_IP6TXFRAGSLO_MASK">I40E_GLPES_VFIP6TXFRAGSLO_IP6TXFRAGSLO_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_GLPES_VFIP6TXFRAGSLO_IP6TXFRAGSLO_SHIFT)</u></td></tr>
<tr><th id="5028">5028</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFIP6TXMCOCTSHI" data-ref="_M/I40E_GLPES_VFIP6TXMCOCTSHI">I40E_GLPES_VFIP6TXMCOCTSHI</dfn>(_i)                 (0x0001AA04 + ((_i) * 8)) /* _i=0...31 */ /* Reset: PE_CORER */</u></td></tr>
<tr><th id="5029">5029</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFIP6TXMCOCTSHI_MAX_INDEX" data-ref="_M/I40E_GLPES_VFIP6TXMCOCTSHI_MAX_INDEX">I40E_GLPES_VFIP6TXMCOCTSHI_MAX_INDEX</dfn>           31</u></td></tr>
<tr><th id="5030">5030</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFIP6TXMCOCTSHI_IP6TXMCOCTSHI_SHIFT" data-ref="_M/I40E_GLPES_VFIP6TXMCOCTSHI_IP6TXMCOCTSHI_SHIFT">I40E_GLPES_VFIP6TXMCOCTSHI_IP6TXMCOCTSHI_SHIFT</dfn> 0</u></td></tr>
<tr><th id="5031">5031</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFIP6TXMCOCTSHI_IP6TXMCOCTSHI_MASK" data-ref="_M/I40E_GLPES_VFIP6TXMCOCTSHI_IP6TXMCOCTSHI_MASK">I40E_GLPES_VFIP6TXMCOCTSHI_IP6TXMCOCTSHI_MASK</dfn>  I40E_MASK(0xFFFF, I40E_GLPES_VFIP6TXMCOCTSHI_IP6TXMCOCTSHI_SHIFT)</u></td></tr>
<tr><th id="5032">5032</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFIP6TXMCOCTSLO" data-ref="_M/I40E_GLPES_VFIP6TXMCOCTSLO">I40E_GLPES_VFIP6TXMCOCTSLO</dfn>(_i)                 (0x0001AA00 + ((_i) * 8)) /* _i=0...31 */ /* Reset: PE_CORER */</u></td></tr>
<tr><th id="5033">5033</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFIP6TXMCOCTSLO_MAX_INDEX" data-ref="_M/I40E_GLPES_VFIP6TXMCOCTSLO_MAX_INDEX">I40E_GLPES_VFIP6TXMCOCTSLO_MAX_INDEX</dfn>           31</u></td></tr>
<tr><th id="5034">5034</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFIP6TXMCOCTSLO_IP6TXMCOCTSLO_SHIFT" data-ref="_M/I40E_GLPES_VFIP6TXMCOCTSLO_IP6TXMCOCTSLO_SHIFT">I40E_GLPES_VFIP6TXMCOCTSLO_IP6TXMCOCTSLO_SHIFT</dfn> 0</u></td></tr>
<tr><th id="5035">5035</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFIP6TXMCOCTSLO_IP6TXMCOCTSLO_MASK" data-ref="_M/I40E_GLPES_VFIP6TXMCOCTSLO_IP6TXMCOCTSLO_MASK">I40E_GLPES_VFIP6TXMCOCTSLO_IP6TXMCOCTSLO_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_GLPES_VFIP6TXMCOCTSLO_IP6TXMCOCTSLO_SHIFT)</u></td></tr>
<tr><th id="5036">5036</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFIP6TXMCPKTSHI" data-ref="_M/I40E_GLPES_VFIP6TXMCPKTSHI">I40E_GLPES_VFIP6TXMCPKTSHI</dfn>(_i)                 (0x0001AC04 + ((_i) * 8)) /* _i=0...31 */ /* Reset: PE_CORER */</u></td></tr>
<tr><th id="5037">5037</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFIP6TXMCPKTSHI_MAX_INDEX" data-ref="_M/I40E_GLPES_VFIP6TXMCPKTSHI_MAX_INDEX">I40E_GLPES_VFIP6TXMCPKTSHI_MAX_INDEX</dfn>           31</u></td></tr>
<tr><th id="5038">5038</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFIP6TXMCPKTSHI_IP6TXMCPKTSHI_SHIFT" data-ref="_M/I40E_GLPES_VFIP6TXMCPKTSHI_IP6TXMCPKTSHI_SHIFT">I40E_GLPES_VFIP6TXMCPKTSHI_IP6TXMCPKTSHI_SHIFT</dfn> 0</u></td></tr>
<tr><th id="5039">5039</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFIP6TXMCPKTSHI_IP6TXMCPKTSHI_MASK" data-ref="_M/I40E_GLPES_VFIP6TXMCPKTSHI_IP6TXMCPKTSHI_MASK">I40E_GLPES_VFIP6TXMCPKTSHI_IP6TXMCPKTSHI_MASK</dfn>  I40E_MASK(0xFFFF, I40E_GLPES_VFIP6TXMCPKTSHI_IP6TXMCPKTSHI_SHIFT)</u></td></tr>
<tr><th id="5040">5040</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFIP6TXMCPKTSLO" data-ref="_M/I40E_GLPES_VFIP6TXMCPKTSLO">I40E_GLPES_VFIP6TXMCPKTSLO</dfn>(_i)                 (0x0001AC00 + ((_i) * 8)) /* _i=0...31 */ /* Reset: PE_CORER */</u></td></tr>
<tr><th id="5041">5041</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFIP6TXMCPKTSLO_MAX_INDEX" data-ref="_M/I40E_GLPES_VFIP6TXMCPKTSLO_MAX_INDEX">I40E_GLPES_VFIP6TXMCPKTSLO_MAX_INDEX</dfn>           31</u></td></tr>
<tr><th id="5042">5042</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFIP6TXMCPKTSLO_IP6TXMCPKTSLO_SHIFT" data-ref="_M/I40E_GLPES_VFIP6TXMCPKTSLO_IP6TXMCPKTSLO_SHIFT">I40E_GLPES_VFIP6TXMCPKTSLO_IP6TXMCPKTSLO_SHIFT</dfn> 0</u></td></tr>
<tr><th id="5043">5043</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFIP6TXMCPKTSLO_IP6TXMCPKTSLO_MASK" data-ref="_M/I40E_GLPES_VFIP6TXMCPKTSLO_IP6TXMCPKTSLO_MASK">I40E_GLPES_VFIP6TXMCPKTSLO_IP6TXMCPKTSLO_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_GLPES_VFIP6TXMCPKTSLO_IP6TXMCPKTSLO_SHIFT)</u></td></tr>
<tr><th id="5044">5044</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFIP6TXNOROUTE" data-ref="_M/I40E_GLPES_VFIP6TXNOROUTE">I40E_GLPES_VFIP6TXNOROUTE</dfn>(_i)                (0x0001AF00 + ((_i) * 4)) /* _i=0...31 */ /* Reset: PE_CORER */</u></td></tr>
<tr><th id="5045">5045</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFIP6TXNOROUTE_MAX_INDEX" data-ref="_M/I40E_GLPES_VFIP6TXNOROUTE_MAX_INDEX">I40E_GLPES_VFIP6TXNOROUTE_MAX_INDEX</dfn>          31</u></td></tr>
<tr><th id="5046">5046</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFIP6TXNOROUTE_IP6TXNOROUTE_SHIFT" data-ref="_M/I40E_GLPES_VFIP6TXNOROUTE_IP6TXNOROUTE_SHIFT">I40E_GLPES_VFIP6TXNOROUTE_IP6TXNOROUTE_SHIFT</dfn> 0</u></td></tr>
<tr><th id="5047">5047</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFIP6TXNOROUTE_IP6TXNOROUTE_MASK" data-ref="_M/I40E_GLPES_VFIP6TXNOROUTE_IP6TXNOROUTE_MASK">I40E_GLPES_VFIP6TXNOROUTE_IP6TXNOROUTE_MASK</dfn>  I40E_MASK(0xFFFFFF, I40E_GLPES_VFIP6TXNOROUTE_IP6TXNOROUTE_SHIFT)</u></td></tr>
<tr><th id="5048">5048</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFIP6TXOCTSHI" data-ref="_M/I40E_GLPES_VFIP6TXOCTSHI">I40E_GLPES_VFIP6TXOCTSHI</dfn>(_i)               (0x0001A404 + ((_i) * 8)) /* _i=0...31 */ /* Reset: PE_CORER */</u></td></tr>
<tr><th id="5049">5049</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFIP6TXOCTSHI_MAX_INDEX" data-ref="_M/I40E_GLPES_VFIP6TXOCTSHI_MAX_INDEX">I40E_GLPES_VFIP6TXOCTSHI_MAX_INDEX</dfn>         31</u></td></tr>
<tr><th id="5050">5050</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFIP6TXOCTSHI_IP6TXOCTSHI_SHIFT" data-ref="_M/I40E_GLPES_VFIP6TXOCTSHI_IP6TXOCTSHI_SHIFT">I40E_GLPES_VFIP6TXOCTSHI_IP6TXOCTSHI_SHIFT</dfn> 0</u></td></tr>
<tr><th id="5051">5051</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFIP6TXOCTSHI_IP6TXOCTSHI_MASK" data-ref="_M/I40E_GLPES_VFIP6TXOCTSHI_IP6TXOCTSHI_MASK">I40E_GLPES_VFIP6TXOCTSHI_IP6TXOCTSHI_MASK</dfn>  I40E_MASK(0xFFFF, I40E_GLPES_VFIP6TXOCTSHI_IP6TXOCTSHI_SHIFT)</u></td></tr>
<tr><th id="5052">5052</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFIP6TXOCTSLO" data-ref="_M/I40E_GLPES_VFIP6TXOCTSLO">I40E_GLPES_VFIP6TXOCTSLO</dfn>(_i)               (0x0001A400 + ((_i) * 8)) /* _i=0...31 */ /* Reset: PE_CORER */</u></td></tr>
<tr><th id="5053">5053</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFIP6TXOCTSLO_MAX_INDEX" data-ref="_M/I40E_GLPES_VFIP6TXOCTSLO_MAX_INDEX">I40E_GLPES_VFIP6TXOCTSLO_MAX_INDEX</dfn>         31</u></td></tr>
<tr><th id="5054">5054</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFIP6TXOCTSLO_IP6TXOCTSLO_SHIFT" data-ref="_M/I40E_GLPES_VFIP6TXOCTSLO_IP6TXOCTSLO_SHIFT">I40E_GLPES_VFIP6TXOCTSLO_IP6TXOCTSLO_SHIFT</dfn> 0</u></td></tr>
<tr><th id="5055">5055</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFIP6TXOCTSLO_IP6TXOCTSLO_MASK" data-ref="_M/I40E_GLPES_VFIP6TXOCTSLO_IP6TXOCTSLO_MASK">I40E_GLPES_VFIP6TXOCTSLO_IP6TXOCTSLO_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_GLPES_VFIP6TXOCTSLO_IP6TXOCTSLO_SHIFT)</u></td></tr>
<tr><th id="5056">5056</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFIP6TXPKTSHI" data-ref="_M/I40E_GLPES_VFIP6TXPKTSHI">I40E_GLPES_VFIP6TXPKTSHI</dfn>(_i)               (0x0001A604 + ((_i) * 8)) /* _i=0...31 */ /* Reset: PE_CORER */</u></td></tr>
<tr><th id="5057">5057</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFIP6TXPKTSHI_MAX_INDEX" data-ref="_M/I40E_GLPES_VFIP6TXPKTSHI_MAX_INDEX">I40E_GLPES_VFIP6TXPKTSHI_MAX_INDEX</dfn>         31</u></td></tr>
<tr><th id="5058">5058</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFIP6TXPKTSHI_IP6TXPKTSHI_SHIFT" data-ref="_M/I40E_GLPES_VFIP6TXPKTSHI_IP6TXPKTSHI_SHIFT">I40E_GLPES_VFIP6TXPKTSHI_IP6TXPKTSHI_SHIFT</dfn> 0</u></td></tr>
<tr><th id="5059">5059</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFIP6TXPKTSHI_IP6TXPKTSHI_MASK" data-ref="_M/I40E_GLPES_VFIP6TXPKTSHI_IP6TXPKTSHI_MASK">I40E_GLPES_VFIP6TXPKTSHI_IP6TXPKTSHI_MASK</dfn>  I40E_MASK(0xFFFF, I40E_GLPES_VFIP6TXPKTSHI_IP6TXPKTSHI_SHIFT)</u></td></tr>
<tr><th id="5060">5060</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFIP6TXPKTSLO" data-ref="_M/I40E_GLPES_VFIP6TXPKTSLO">I40E_GLPES_VFIP6TXPKTSLO</dfn>(_i)               (0x0001A600 + ((_i) * 8)) /* _i=0...31 */ /* Reset: PE_CORER */</u></td></tr>
<tr><th id="5061">5061</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFIP6TXPKTSLO_MAX_INDEX" data-ref="_M/I40E_GLPES_VFIP6TXPKTSLO_MAX_INDEX">I40E_GLPES_VFIP6TXPKTSLO_MAX_INDEX</dfn>         31</u></td></tr>
<tr><th id="5062">5062</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFIP6TXPKTSLO_IP6TXPKTSLO_SHIFT" data-ref="_M/I40E_GLPES_VFIP6TXPKTSLO_IP6TXPKTSLO_SHIFT">I40E_GLPES_VFIP6TXPKTSLO_IP6TXPKTSLO_SHIFT</dfn> 0</u></td></tr>
<tr><th id="5063">5063</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFIP6TXPKTSLO_IP6TXPKTSLO_MASK" data-ref="_M/I40E_GLPES_VFIP6TXPKTSLO_IP6TXPKTSLO_MASK">I40E_GLPES_VFIP6TXPKTSLO_IP6TXPKTSLO_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_GLPES_VFIP6TXPKTSLO_IP6TXPKTSLO_SHIFT)</u></td></tr>
<tr><th id="5064">5064</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFRDMARXRDSHI" data-ref="_M/I40E_GLPES_VFRDMARXRDSHI">I40E_GLPES_VFRDMARXRDSHI</dfn>(_i)               (0x0001BE04 + ((_i) * 8)) /* _i=0...31 */ /* Reset: PE_CORER */</u></td></tr>
<tr><th id="5065">5065</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFRDMARXRDSHI_MAX_INDEX" data-ref="_M/I40E_GLPES_VFRDMARXRDSHI_MAX_INDEX">I40E_GLPES_VFRDMARXRDSHI_MAX_INDEX</dfn>         31</u></td></tr>
<tr><th id="5066">5066</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFRDMARXRDSHI_RDMARXRDSHI_SHIFT" data-ref="_M/I40E_GLPES_VFRDMARXRDSHI_RDMARXRDSHI_SHIFT">I40E_GLPES_VFRDMARXRDSHI_RDMARXRDSHI_SHIFT</dfn> 0</u></td></tr>
<tr><th id="5067">5067</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFRDMARXRDSHI_RDMARXRDSHI_MASK" data-ref="_M/I40E_GLPES_VFRDMARXRDSHI_RDMARXRDSHI_MASK">I40E_GLPES_VFRDMARXRDSHI_RDMARXRDSHI_MASK</dfn>  I40E_MASK(0xFFFF, I40E_GLPES_VFRDMARXRDSHI_RDMARXRDSHI_SHIFT)</u></td></tr>
<tr><th id="5068">5068</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFRDMARXRDSLO" data-ref="_M/I40E_GLPES_VFRDMARXRDSLO">I40E_GLPES_VFRDMARXRDSLO</dfn>(_i)               (0x0001BE00 + ((_i) * 8)) /* _i=0...31 */ /* Reset: PE_CORER */</u></td></tr>
<tr><th id="5069">5069</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFRDMARXRDSLO_MAX_INDEX" data-ref="_M/I40E_GLPES_VFRDMARXRDSLO_MAX_INDEX">I40E_GLPES_VFRDMARXRDSLO_MAX_INDEX</dfn>         31</u></td></tr>
<tr><th id="5070">5070</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFRDMARXRDSLO_RDMARXRDSLO_SHIFT" data-ref="_M/I40E_GLPES_VFRDMARXRDSLO_RDMARXRDSLO_SHIFT">I40E_GLPES_VFRDMARXRDSLO_RDMARXRDSLO_SHIFT</dfn> 0</u></td></tr>
<tr><th id="5071">5071</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFRDMARXRDSLO_RDMARXRDSLO_MASK" data-ref="_M/I40E_GLPES_VFRDMARXRDSLO_RDMARXRDSLO_MASK">I40E_GLPES_VFRDMARXRDSLO_RDMARXRDSLO_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_GLPES_VFRDMARXRDSLO_RDMARXRDSLO_SHIFT)</u></td></tr>
<tr><th id="5072">5072</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFRDMARXSNDSHI" data-ref="_M/I40E_GLPES_VFRDMARXSNDSHI">I40E_GLPES_VFRDMARXSNDSHI</dfn>(_i)                (0x0001C004 + ((_i) * 8)) /* _i=0...31 */ /* Reset: PE_CORER */</u></td></tr>
<tr><th id="5073">5073</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFRDMARXSNDSHI_MAX_INDEX" data-ref="_M/I40E_GLPES_VFRDMARXSNDSHI_MAX_INDEX">I40E_GLPES_VFRDMARXSNDSHI_MAX_INDEX</dfn>          31</u></td></tr>
<tr><th id="5074">5074</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFRDMARXSNDSHI_RDMARXSNDSHI_SHIFT" data-ref="_M/I40E_GLPES_VFRDMARXSNDSHI_RDMARXSNDSHI_SHIFT">I40E_GLPES_VFRDMARXSNDSHI_RDMARXSNDSHI_SHIFT</dfn> 0</u></td></tr>
<tr><th id="5075">5075</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFRDMARXSNDSHI_RDMARXSNDSHI_MASK" data-ref="_M/I40E_GLPES_VFRDMARXSNDSHI_RDMARXSNDSHI_MASK">I40E_GLPES_VFRDMARXSNDSHI_RDMARXSNDSHI_MASK</dfn>  I40E_MASK(0xFFFF, I40E_GLPES_VFRDMARXSNDSHI_RDMARXSNDSHI_SHIFT)</u></td></tr>
<tr><th id="5076">5076</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFRDMARXSNDSLO" data-ref="_M/I40E_GLPES_VFRDMARXSNDSLO">I40E_GLPES_VFRDMARXSNDSLO</dfn>(_i)                (0x0001C000 + ((_i) * 8)) /* _i=0...31 */ /* Reset: PE_CORER */</u></td></tr>
<tr><th id="5077">5077</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFRDMARXSNDSLO_MAX_INDEX" data-ref="_M/I40E_GLPES_VFRDMARXSNDSLO_MAX_INDEX">I40E_GLPES_VFRDMARXSNDSLO_MAX_INDEX</dfn>          31</u></td></tr>
<tr><th id="5078">5078</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFRDMARXSNDSLO_RDMARXSNDSLO_SHIFT" data-ref="_M/I40E_GLPES_VFRDMARXSNDSLO_RDMARXSNDSLO_SHIFT">I40E_GLPES_VFRDMARXSNDSLO_RDMARXSNDSLO_SHIFT</dfn> 0</u></td></tr>
<tr><th id="5079">5079</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFRDMARXSNDSLO_RDMARXSNDSLO_MASK" data-ref="_M/I40E_GLPES_VFRDMARXSNDSLO_RDMARXSNDSLO_MASK">I40E_GLPES_VFRDMARXSNDSLO_RDMARXSNDSLO_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_GLPES_VFRDMARXSNDSLO_RDMARXSNDSLO_SHIFT)</u></td></tr>
<tr><th id="5080">5080</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFRDMARXWRSHI" data-ref="_M/I40E_GLPES_VFRDMARXWRSHI">I40E_GLPES_VFRDMARXWRSHI</dfn>(_i)               (0x0001BC04 + ((_i) * 8)) /* _i=0...31 */ /* Reset: PE_CORER */</u></td></tr>
<tr><th id="5081">5081</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFRDMARXWRSHI_MAX_INDEX" data-ref="_M/I40E_GLPES_VFRDMARXWRSHI_MAX_INDEX">I40E_GLPES_VFRDMARXWRSHI_MAX_INDEX</dfn>         31</u></td></tr>
<tr><th id="5082">5082</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFRDMARXWRSHI_RDMARXWRSHI_SHIFT" data-ref="_M/I40E_GLPES_VFRDMARXWRSHI_RDMARXWRSHI_SHIFT">I40E_GLPES_VFRDMARXWRSHI_RDMARXWRSHI_SHIFT</dfn> 0</u></td></tr>
<tr><th id="5083">5083</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFRDMARXWRSHI_RDMARXWRSHI_MASK" data-ref="_M/I40E_GLPES_VFRDMARXWRSHI_RDMARXWRSHI_MASK">I40E_GLPES_VFRDMARXWRSHI_RDMARXWRSHI_MASK</dfn>  I40E_MASK(0xFFFF, I40E_GLPES_VFRDMARXWRSHI_RDMARXWRSHI_SHIFT)</u></td></tr>
<tr><th id="5084">5084</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFRDMARXWRSLO" data-ref="_M/I40E_GLPES_VFRDMARXWRSLO">I40E_GLPES_VFRDMARXWRSLO</dfn>(_i)               (0x0001BC00 + ((_i) * 8)) /* _i=0...31 */ /* Reset: PE_CORER */</u></td></tr>
<tr><th id="5085">5085</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFRDMARXWRSLO_MAX_INDEX" data-ref="_M/I40E_GLPES_VFRDMARXWRSLO_MAX_INDEX">I40E_GLPES_VFRDMARXWRSLO_MAX_INDEX</dfn>         31</u></td></tr>
<tr><th id="5086">5086</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFRDMARXWRSLO_RDMARXWRSLO_SHIFT" data-ref="_M/I40E_GLPES_VFRDMARXWRSLO_RDMARXWRSLO_SHIFT">I40E_GLPES_VFRDMARXWRSLO_RDMARXWRSLO_SHIFT</dfn> 0</u></td></tr>
<tr><th id="5087">5087</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFRDMARXWRSLO_RDMARXWRSLO_MASK" data-ref="_M/I40E_GLPES_VFRDMARXWRSLO_RDMARXWRSLO_MASK">I40E_GLPES_VFRDMARXWRSLO_RDMARXWRSLO_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_GLPES_VFRDMARXWRSLO_RDMARXWRSLO_SHIFT)</u></td></tr>
<tr><th id="5088">5088</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFRDMATXRDSHI" data-ref="_M/I40E_GLPES_VFRDMATXRDSHI">I40E_GLPES_VFRDMATXRDSHI</dfn>(_i)               (0x0001C404 + ((_i) * 8)) /* _i=0...31 */ /* Reset: PE_CORER */</u></td></tr>
<tr><th id="5089">5089</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFRDMATXRDSHI_MAX_INDEX" data-ref="_M/I40E_GLPES_VFRDMATXRDSHI_MAX_INDEX">I40E_GLPES_VFRDMATXRDSHI_MAX_INDEX</dfn>         31</u></td></tr>
<tr><th id="5090">5090</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFRDMATXRDSHI_RDMARXRDSHI_SHIFT" data-ref="_M/I40E_GLPES_VFRDMATXRDSHI_RDMARXRDSHI_SHIFT">I40E_GLPES_VFRDMATXRDSHI_RDMARXRDSHI_SHIFT</dfn> 0</u></td></tr>
<tr><th id="5091">5091</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFRDMATXRDSHI_RDMARXRDSHI_MASK" data-ref="_M/I40E_GLPES_VFRDMATXRDSHI_RDMARXRDSHI_MASK">I40E_GLPES_VFRDMATXRDSHI_RDMARXRDSHI_MASK</dfn>  I40E_MASK(0xFFFF, I40E_GLPES_VFRDMATXRDSHI_RDMARXRDSHI_SHIFT)</u></td></tr>
<tr><th id="5092">5092</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFRDMATXRDSLO" data-ref="_M/I40E_GLPES_VFRDMATXRDSLO">I40E_GLPES_VFRDMATXRDSLO</dfn>(_i)               (0x0001C400 + ((_i) * 8)) /* _i=0...31 */ /* Reset: PE_CORER */</u></td></tr>
<tr><th id="5093">5093</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFRDMATXRDSLO_MAX_INDEX" data-ref="_M/I40E_GLPES_VFRDMATXRDSLO_MAX_INDEX">I40E_GLPES_VFRDMATXRDSLO_MAX_INDEX</dfn>         31</u></td></tr>
<tr><th id="5094">5094</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFRDMATXRDSLO_RDMARXRDSLO_SHIFT" data-ref="_M/I40E_GLPES_VFRDMATXRDSLO_RDMARXRDSLO_SHIFT">I40E_GLPES_VFRDMATXRDSLO_RDMARXRDSLO_SHIFT</dfn> 0</u></td></tr>
<tr><th id="5095">5095</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFRDMATXRDSLO_RDMARXRDSLO_MASK" data-ref="_M/I40E_GLPES_VFRDMATXRDSLO_RDMARXRDSLO_MASK">I40E_GLPES_VFRDMATXRDSLO_RDMARXRDSLO_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_GLPES_VFRDMATXRDSLO_RDMARXRDSLO_SHIFT)</u></td></tr>
<tr><th id="5096">5096</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFRDMATXSNDSHI" data-ref="_M/I40E_GLPES_VFRDMATXSNDSHI">I40E_GLPES_VFRDMATXSNDSHI</dfn>(_i)                (0x0001C604 + ((_i) * 8)) /* _i=0...31 */ /* Reset: PE_CORER */</u></td></tr>
<tr><th id="5097">5097</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFRDMATXSNDSHI_MAX_INDEX" data-ref="_M/I40E_GLPES_VFRDMATXSNDSHI_MAX_INDEX">I40E_GLPES_VFRDMATXSNDSHI_MAX_INDEX</dfn>          31</u></td></tr>
<tr><th id="5098">5098</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFRDMATXSNDSHI_RDMARXSNDSHI_SHIFT" data-ref="_M/I40E_GLPES_VFRDMATXSNDSHI_RDMARXSNDSHI_SHIFT">I40E_GLPES_VFRDMATXSNDSHI_RDMARXSNDSHI_SHIFT</dfn> 0</u></td></tr>
<tr><th id="5099">5099</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFRDMATXSNDSHI_RDMARXSNDSHI_MASK" data-ref="_M/I40E_GLPES_VFRDMATXSNDSHI_RDMARXSNDSHI_MASK">I40E_GLPES_VFRDMATXSNDSHI_RDMARXSNDSHI_MASK</dfn>  I40E_MASK(0xFFFF, I40E_GLPES_VFRDMATXSNDSHI_RDMARXSNDSHI_SHIFT)</u></td></tr>
<tr><th id="5100">5100</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFRDMATXSNDSLO" data-ref="_M/I40E_GLPES_VFRDMATXSNDSLO">I40E_GLPES_VFRDMATXSNDSLO</dfn>(_i)                (0x0001C600 + ((_i) * 8)) /* _i=0...31 */ /* Reset: PE_CORER */</u></td></tr>
<tr><th id="5101">5101</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFRDMATXSNDSLO_MAX_INDEX" data-ref="_M/I40E_GLPES_VFRDMATXSNDSLO_MAX_INDEX">I40E_GLPES_VFRDMATXSNDSLO_MAX_INDEX</dfn>          31</u></td></tr>
<tr><th id="5102">5102</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFRDMATXSNDSLO_RDMARXSNDSLO_SHIFT" data-ref="_M/I40E_GLPES_VFRDMATXSNDSLO_RDMARXSNDSLO_SHIFT">I40E_GLPES_VFRDMATXSNDSLO_RDMARXSNDSLO_SHIFT</dfn> 0</u></td></tr>
<tr><th id="5103">5103</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFRDMATXSNDSLO_RDMARXSNDSLO_MASK" data-ref="_M/I40E_GLPES_VFRDMATXSNDSLO_RDMARXSNDSLO_MASK">I40E_GLPES_VFRDMATXSNDSLO_RDMARXSNDSLO_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_GLPES_VFRDMATXSNDSLO_RDMARXSNDSLO_SHIFT)</u></td></tr>
<tr><th id="5104">5104</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFRDMATXWRSHI" data-ref="_M/I40E_GLPES_VFRDMATXWRSHI">I40E_GLPES_VFRDMATXWRSHI</dfn>(_i)               (0x0001C204 + ((_i) * 8)) /* _i=0...31 */ /* Reset: PE_CORER */</u></td></tr>
<tr><th id="5105">5105</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFRDMATXWRSHI_MAX_INDEX" data-ref="_M/I40E_GLPES_VFRDMATXWRSHI_MAX_INDEX">I40E_GLPES_VFRDMATXWRSHI_MAX_INDEX</dfn>         31</u></td></tr>
<tr><th id="5106">5106</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFRDMATXWRSHI_RDMARXWRSHI_SHIFT" data-ref="_M/I40E_GLPES_VFRDMATXWRSHI_RDMARXWRSHI_SHIFT">I40E_GLPES_VFRDMATXWRSHI_RDMARXWRSHI_SHIFT</dfn> 0</u></td></tr>
<tr><th id="5107">5107</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFRDMATXWRSHI_RDMARXWRSHI_MASK" data-ref="_M/I40E_GLPES_VFRDMATXWRSHI_RDMARXWRSHI_MASK">I40E_GLPES_VFRDMATXWRSHI_RDMARXWRSHI_MASK</dfn>  I40E_MASK(0xFFFF, I40E_GLPES_VFRDMATXWRSHI_RDMARXWRSHI_SHIFT)</u></td></tr>
<tr><th id="5108">5108</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFRDMATXWRSLO" data-ref="_M/I40E_GLPES_VFRDMATXWRSLO">I40E_GLPES_VFRDMATXWRSLO</dfn>(_i)               (0x0001C200 + ((_i) * 8)) /* _i=0...31 */ /* Reset: PE_CORER */</u></td></tr>
<tr><th id="5109">5109</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFRDMATXWRSLO_MAX_INDEX" data-ref="_M/I40E_GLPES_VFRDMATXWRSLO_MAX_INDEX">I40E_GLPES_VFRDMATXWRSLO_MAX_INDEX</dfn>         31</u></td></tr>
<tr><th id="5110">5110</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFRDMATXWRSLO_RDMARXWRSLO_SHIFT" data-ref="_M/I40E_GLPES_VFRDMATXWRSLO_RDMARXWRSLO_SHIFT">I40E_GLPES_VFRDMATXWRSLO_RDMARXWRSLO_SHIFT</dfn> 0</u></td></tr>
<tr><th id="5111">5111</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFRDMATXWRSLO_RDMARXWRSLO_MASK" data-ref="_M/I40E_GLPES_VFRDMATXWRSLO_RDMARXWRSLO_MASK">I40E_GLPES_VFRDMATXWRSLO_RDMARXWRSLO_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_GLPES_VFRDMATXWRSLO_RDMARXWRSLO_SHIFT)</u></td></tr>
<tr><th id="5112">5112</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFRDMAVBNDHI" data-ref="_M/I40E_GLPES_VFRDMAVBNDHI">I40E_GLPES_VFRDMAVBNDHI</dfn>(_i)              (0x0001C804 + ((_i) * 8)) /* _i=0...31 */ /* Reset: PE_CORER */</u></td></tr>
<tr><th id="5113">5113</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFRDMAVBNDHI_MAX_INDEX" data-ref="_M/I40E_GLPES_VFRDMAVBNDHI_MAX_INDEX">I40E_GLPES_VFRDMAVBNDHI_MAX_INDEX</dfn>        31</u></td></tr>
<tr><th id="5114">5114</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFRDMAVBNDHI_RDMAVBNDHI_SHIFT" data-ref="_M/I40E_GLPES_VFRDMAVBNDHI_RDMAVBNDHI_SHIFT">I40E_GLPES_VFRDMAVBNDHI_RDMAVBNDHI_SHIFT</dfn> 0</u></td></tr>
<tr><th id="5115">5115</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFRDMAVBNDHI_RDMAVBNDHI_MASK" data-ref="_M/I40E_GLPES_VFRDMAVBNDHI_RDMAVBNDHI_MASK">I40E_GLPES_VFRDMAVBNDHI_RDMAVBNDHI_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_GLPES_VFRDMAVBNDHI_RDMAVBNDHI_SHIFT)</u></td></tr>
<tr><th id="5116">5116</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFRDMAVBNDLO" data-ref="_M/I40E_GLPES_VFRDMAVBNDLO">I40E_GLPES_VFRDMAVBNDLO</dfn>(_i)              (0x0001C800 + ((_i) * 8)) /* _i=0...31 */ /* Reset: PE_CORER */</u></td></tr>
<tr><th id="5117">5117</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFRDMAVBNDLO_MAX_INDEX" data-ref="_M/I40E_GLPES_VFRDMAVBNDLO_MAX_INDEX">I40E_GLPES_VFRDMAVBNDLO_MAX_INDEX</dfn>        31</u></td></tr>
<tr><th id="5118">5118</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFRDMAVBNDLO_RDMAVBNDLO_SHIFT" data-ref="_M/I40E_GLPES_VFRDMAVBNDLO_RDMAVBNDLO_SHIFT">I40E_GLPES_VFRDMAVBNDLO_RDMAVBNDLO_SHIFT</dfn> 0</u></td></tr>
<tr><th id="5119">5119</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFRDMAVBNDLO_RDMAVBNDLO_MASK" data-ref="_M/I40E_GLPES_VFRDMAVBNDLO_RDMAVBNDLO_MASK">I40E_GLPES_VFRDMAVBNDLO_RDMAVBNDLO_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_GLPES_VFRDMAVBNDLO_RDMAVBNDLO_SHIFT)</u></td></tr>
<tr><th id="5120">5120</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFRDMAVINVHI" data-ref="_M/I40E_GLPES_VFRDMAVINVHI">I40E_GLPES_VFRDMAVINVHI</dfn>(_i)              (0x0001CA04 + ((_i) * 8)) /* _i=0...31 */ /* Reset: PE_CORER */</u></td></tr>
<tr><th id="5121">5121</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFRDMAVINVHI_MAX_INDEX" data-ref="_M/I40E_GLPES_VFRDMAVINVHI_MAX_INDEX">I40E_GLPES_VFRDMAVINVHI_MAX_INDEX</dfn>        31</u></td></tr>
<tr><th id="5122">5122</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFRDMAVINVHI_RDMAVINVHI_SHIFT" data-ref="_M/I40E_GLPES_VFRDMAVINVHI_RDMAVINVHI_SHIFT">I40E_GLPES_VFRDMAVINVHI_RDMAVINVHI_SHIFT</dfn> 0</u></td></tr>
<tr><th id="5123">5123</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFRDMAVINVHI_RDMAVINVHI_MASK" data-ref="_M/I40E_GLPES_VFRDMAVINVHI_RDMAVINVHI_MASK">I40E_GLPES_VFRDMAVINVHI_RDMAVINVHI_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_GLPES_VFRDMAVINVHI_RDMAVINVHI_SHIFT)</u></td></tr>
<tr><th id="5124">5124</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFRDMAVINVLO" data-ref="_M/I40E_GLPES_VFRDMAVINVLO">I40E_GLPES_VFRDMAVINVLO</dfn>(_i)              (0x0001CA00 + ((_i) * 8)) /* _i=0...31 */ /* Reset: PE_CORER */</u></td></tr>
<tr><th id="5125">5125</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFRDMAVINVLO_MAX_INDEX" data-ref="_M/I40E_GLPES_VFRDMAVINVLO_MAX_INDEX">I40E_GLPES_VFRDMAVINVLO_MAX_INDEX</dfn>        31</u></td></tr>
<tr><th id="5126">5126</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFRDMAVINVLO_RDMAVINVLO_SHIFT" data-ref="_M/I40E_GLPES_VFRDMAVINVLO_RDMAVINVLO_SHIFT">I40E_GLPES_VFRDMAVINVLO_RDMAVINVLO_SHIFT</dfn> 0</u></td></tr>
<tr><th id="5127">5127</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFRDMAVINVLO_RDMAVINVLO_MASK" data-ref="_M/I40E_GLPES_VFRDMAVINVLO_RDMAVINVLO_MASK">I40E_GLPES_VFRDMAVINVLO_RDMAVINVLO_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_GLPES_VFRDMAVINVLO_RDMAVINVLO_SHIFT)</u></td></tr>
<tr><th id="5128">5128</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFRXVLANERR" data-ref="_M/I40E_GLPES_VFRXVLANERR">I40E_GLPES_VFRXVLANERR</dfn>(_i)             (0x00018000 + ((_i) * 4)) /* _i=0...31 */ /* Reset: PE_CORER */</u></td></tr>
<tr><th id="5129">5129</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFRXVLANERR_MAX_INDEX" data-ref="_M/I40E_GLPES_VFRXVLANERR_MAX_INDEX">I40E_GLPES_VFRXVLANERR_MAX_INDEX</dfn>       31</u></td></tr>
<tr><th id="5130">5130</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFRXVLANERR_RXVLANERR_SHIFT" data-ref="_M/I40E_GLPES_VFRXVLANERR_RXVLANERR_SHIFT">I40E_GLPES_VFRXVLANERR_RXVLANERR_SHIFT</dfn> 0</u></td></tr>
<tr><th id="5131">5131</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFRXVLANERR_RXVLANERR_MASK" data-ref="_M/I40E_GLPES_VFRXVLANERR_RXVLANERR_MASK">I40E_GLPES_VFRXVLANERR_RXVLANERR_MASK</dfn>  I40E_MASK(0xFFFFFF, I40E_GLPES_VFRXVLANERR_RXVLANERR_SHIFT)</u></td></tr>
<tr><th id="5132">5132</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFTCPRTXSEG" data-ref="_M/I40E_GLPES_VFTCPRTXSEG">I40E_GLPES_VFTCPRTXSEG</dfn>(_i)             (0x0001B600 + ((_i) * 4)) /* _i=0...31 */ /* Reset: PE_CORER */</u></td></tr>
<tr><th id="5133">5133</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFTCPRTXSEG_MAX_INDEX" data-ref="_M/I40E_GLPES_VFTCPRTXSEG_MAX_INDEX">I40E_GLPES_VFTCPRTXSEG_MAX_INDEX</dfn>       31</u></td></tr>
<tr><th id="5134">5134</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFTCPRTXSEG_TCPRTXSEG_SHIFT" data-ref="_M/I40E_GLPES_VFTCPRTXSEG_TCPRTXSEG_SHIFT">I40E_GLPES_VFTCPRTXSEG_TCPRTXSEG_SHIFT</dfn> 0</u></td></tr>
<tr><th id="5135">5135</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFTCPRTXSEG_TCPRTXSEG_MASK" data-ref="_M/I40E_GLPES_VFTCPRTXSEG_TCPRTXSEG_MASK">I40E_GLPES_VFTCPRTXSEG_TCPRTXSEG_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_GLPES_VFTCPRTXSEG_TCPRTXSEG_SHIFT)</u></td></tr>
<tr><th id="5136">5136</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFTCPRXOPTERR" data-ref="_M/I40E_GLPES_VFTCPRXOPTERR">I40E_GLPES_VFTCPRXOPTERR</dfn>(_i)               (0x0001B200 + ((_i) * 4)) /* _i=0...31 */ /* Reset: PE_CORER */</u></td></tr>
<tr><th id="5137">5137</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFTCPRXOPTERR_MAX_INDEX" data-ref="_M/I40E_GLPES_VFTCPRXOPTERR_MAX_INDEX">I40E_GLPES_VFTCPRXOPTERR_MAX_INDEX</dfn>         31</u></td></tr>
<tr><th id="5138">5138</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFTCPRXOPTERR_TCPRXOPTERR_SHIFT" data-ref="_M/I40E_GLPES_VFTCPRXOPTERR_TCPRXOPTERR_SHIFT">I40E_GLPES_VFTCPRXOPTERR_TCPRXOPTERR_SHIFT</dfn> 0</u></td></tr>
<tr><th id="5139">5139</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFTCPRXOPTERR_TCPRXOPTERR_MASK" data-ref="_M/I40E_GLPES_VFTCPRXOPTERR_TCPRXOPTERR_MASK">I40E_GLPES_VFTCPRXOPTERR_TCPRXOPTERR_MASK</dfn>  I40E_MASK(0xFFFFFF, I40E_GLPES_VFTCPRXOPTERR_TCPRXOPTERR_SHIFT)</u></td></tr>
<tr><th id="5140">5140</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFTCPRXPROTOERR" data-ref="_M/I40E_GLPES_VFTCPRXPROTOERR">I40E_GLPES_VFTCPRXPROTOERR</dfn>(_i)                 (0x0001B300 + ((_i) * 4)) /* _i=0...31 */ /* Reset: PE_CORER */</u></td></tr>
<tr><th id="5141">5141</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFTCPRXPROTOERR_MAX_INDEX" data-ref="_M/I40E_GLPES_VFTCPRXPROTOERR_MAX_INDEX">I40E_GLPES_VFTCPRXPROTOERR_MAX_INDEX</dfn>           31</u></td></tr>
<tr><th id="5142">5142</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFTCPRXPROTOERR_TCPRXPROTOERR_SHIFT" data-ref="_M/I40E_GLPES_VFTCPRXPROTOERR_TCPRXPROTOERR_SHIFT">I40E_GLPES_VFTCPRXPROTOERR_TCPRXPROTOERR_SHIFT</dfn> 0</u></td></tr>
<tr><th id="5143">5143</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFTCPRXPROTOERR_TCPRXPROTOERR_MASK" data-ref="_M/I40E_GLPES_VFTCPRXPROTOERR_TCPRXPROTOERR_MASK">I40E_GLPES_VFTCPRXPROTOERR_TCPRXPROTOERR_MASK</dfn>  I40E_MASK(0xFFFFFF, I40E_GLPES_VFTCPRXPROTOERR_TCPRXPROTOERR_SHIFT)</u></td></tr>
<tr><th id="5144">5144</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFTCPRXSEGSHI" data-ref="_M/I40E_GLPES_VFTCPRXSEGSHI">I40E_GLPES_VFTCPRXSEGSHI</dfn>(_i)               (0x0001B004 + ((_i) * 8)) /* _i=0...31 */ /* Reset: PE_CORER */</u></td></tr>
<tr><th id="5145">5145</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFTCPRXSEGSHI_MAX_INDEX" data-ref="_M/I40E_GLPES_VFTCPRXSEGSHI_MAX_INDEX">I40E_GLPES_VFTCPRXSEGSHI_MAX_INDEX</dfn>         31</u></td></tr>
<tr><th id="5146">5146</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFTCPRXSEGSHI_TCPRXSEGSHI_SHIFT" data-ref="_M/I40E_GLPES_VFTCPRXSEGSHI_TCPRXSEGSHI_SHIFT">I40E_GLPES_VFTCPRXSEGSHI_TCPRXSEGSHI_SHIFT</dfn> 0</u></td></tr>
<tr><th id="5147">5147</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFTCPRXSEGSHI_TCPRXSEGSHI_MASK" data-ref="_M/I40E_GLPES_VFTCPRXSEGSHI_TCPRXSEGSHI_MASK">I40E_GLPES_VFTCPRXSEGSHI_TCPRXSEGSHI_MASK</dfn>  I40E_MASK(0xFFFF, I40E_GLPES_VFTCPRXSEGSHI_TCPRXSEGSHI_SHIFT)</u></td></tr>
<tr><th id="5148">5148</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFTCPRXSEGSLO" data-ref="_M/I40E_GLPES_VFTCPRXSEGSLO">I40E_GLPES_VFTCPRXSEGSLO</dfn>(_i)               (0x0001B000 + ((_i) * 8)) /* _i=0...31 */ /* Reset: PE_CORER */</u></td></tr>
<tr><th id="5149">5149</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFTCPRXSEGSLO_MAX_INDEX" data-ref="_M/I40E_GLPES_VFTCPRXSEGSLO_MAX_INDEX">I40E_GLPES_VFTCPRXSEGSLO_MAX_INDEX</dfn>         31</u></td></tr>
<tr><th id="5150">5150</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFTCPRXSEGSLO_TCPRXSEGSLO_SHIFT" data-ref="_M/I40E_GLPES_VFTCPRXSEGSLO_TCPRXSEGSLO_SHIFT">I40E_GLPES_VFTCPRXSEGSLO_TCPRXSEGSLO_SHIFT</dfn> 0</u></td></tr>
<tr><th id="5151">5151</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFTCPRXSEGSLO_TCPRXSEGSLO_MASK" data-ref="_M/I40E_GLPES_VFTCPRXSEGSLO_TCPRXSEGSLO_MASK">I40E_GLPES_VFTCPRXSEGSLO_TCPRXSEGSLO_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_GLPES_VFTCPRXSEGSLO_TCPRXSEGSLO_SHIFT)</u></td></tr>
<tr><th id="5152">5152</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFTCPTXSEGHI" data-ref="_M/I40E_GLPES_VFTCPTXSEGHI">I40E_GLPES_VFTCPTXSEGHI</dfn>(_i)              (0x0001B404 + ((_i) * 8)) /* _i=0...31 */ /* Reset: PE_CORER */</u></td></tr>
<tr><th id="5153">5153</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFTCPTXSEGHI_MAX_INDEX" data-ref="_M/I40E_GLPES_VFTCPTXSEGHI_MAX_INDEX">I40E_GLPES_VFTCPTXSEGHI_MAX_INDEX</dfn>        31</u></td></tr>
<tr><th id="5154">5154</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFTCPTXSEGHI_TCPTXSEGHI_SHIFT" data-ref="_M/I40E_GLPES_VFTCPTXSEGHI_TCPTXSEGHI_SHIFT">I40E_GLPES_VFTCPTXSEGHI_TCPTXSEGHI_SHIFT</dfn> 0</u></td></tr>
<tr><th id="5155">5155</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFTCPTXSEGHI_TCPTXSEGHI_MASK" data-ref="_M/I40E_GLPES_VFTCPTXSEGHI_TCPTXSEGHI_MASK">I40E_GLPES_VFTCPTXSEGHI_TCPTXSEGHI_MASK</dfn>  I40E_MASK(0xFFFF, I40E_GLPES_VFTCPTXSEGHI_TCPTXSEGHI_SHIFT)</u></td></tr>
<tr><th id="5156">5156</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFTCPTXSEGLO" data-ref="_M/I40E_GLPES_VFTCPTXSEGLO">I40E_GLPES_VFTCPTXSEGLO</dfn>(_i)              (0x0001B400 + ((_i) * 8)) /* _i=0...31 */ /* Reset: PE_CORER */</u></td></tr>
<tr><th id="5157">5157</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFTCPTXSEGLO_MAX_INDEX" data-ref="_M/I40E_GLPES_VFTCPTXSEGLO_MAX_INDEX">I40E_GLPES_VFTCPTXSEGLO_MAX_INDEX</dfn>        31</u></td></tr>
<tr><th id="5158">5158</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFTCPTXSEGLO_TCPTXSEGLO_SHIFT" data-ref="_M/I40E_GLPES_VFTCPTXSEGLO_TCPTXSEGLO_SHIFT">I40E_GLPES_VFTCPTXSEGLO_TCPTXSEGLO_SHIFT</dfn> 0</u></td></tr>
<tr><th id="5159">5159</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFTCPTXSEGLO_TCPTXSEGLO_MASK" data-ref="_M/I40E_GLPES_VFTCPTXSEGLO_TCPTXSEGLO_MASK">I40E_GLPES_VFTCPTXSEGLO_TCPTXSEGLO_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_GLPES_VFTCPTXSEGLO_TCPTXSEGLO_SHIFT)</u></td></tr>
<tr><th id="5160">5160</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFUDPRXPKTSHI" data-ref="_M/I40E_GLPES_VFUDPRXPKTSHI">I40E_GLPES_VFUDPRXPKTSHI</dfn>(_i)               (0x0001B804 + ((_i) * 8)) /* _i=0...31 */ /* Reset: PE_CORER */</u></td></tr>
<tr><th id="5161">5161</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFUDPRXPKTSHI_MAX_INDEX" data-ref="_M/I40E_GLPES_VFUDPRXPKTSHI_MAX_INDEX">I40E_GLPES_VFUDPRXPKTSHI_MAX_INDEX</dfn>         31</u></td></tr>
<tr><th id="5162">5162</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFUDPRXPKTSHI_UDPRXPKTSHI_SHIFT" data-ref="_M/I40E_GLPES_VFUDPRXPKTSHI_UDPRXPKTSHI_SHIFT">I40E_GLPES_VFUDPRXPKTSHI_UDPRXPKTSHI_SHIFT</dfn> 0</u></td></tr>
<tr><th id="5163">5163</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFUDPRXPKTSHI_UDPRXPKTSHI_MASK" data-ref="_M/I40E_GLPES_VFUDPRXPKTSHI_UDPRXPKTSHI_MASK">I40E_GLPES_VFUDPRXPKTSHI_UDPRXPKTSHI_MASK</dfn>  I40E_MASK(0xFFFF, I40E_GLPES_VFUDPRXPKTSHI_UDPRXPKTSHI_SHIFT)</u></td></tr>
<tr><th id="5164">5164</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFUDPRXPKTSLO" data-ref="_M/I40E_GLPES_VFUDPRXPKTSLO">I40E_GLPES_VFUDPRXPKTSLO</dfn>(_i)               (0x0001B800 + ((_i) * 8)) /* _i=0...31 */ /* Reset: PE_CORER */</u></td></tr>
<tr><th id="5165">5165</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFUDPRXPKTSLO_MAX_INDEX" data-ref="_M/I40E_GLPES_VFUDPRXPKTSLO_MAX_INDEX">I40E_GLPES_VFUDPRXPKTSLO_MAX_INDEX</dfn>         31</u></td></tr>
<tr><th id="5166">5166</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFUDPRXPKTSLO_UDPRXPKTSLO_SHIFT" data-ref="_M/I40E_GLPES_VFUDPRXPKTSLO_UDPRXPKTSLO_SHIFT">I40E_GLPES_VFUDPRXPKTSLO_UDPRXPKTSLO_SHIFT</dfn> 0</u></td></tr>
<tr><th id="5167">5167</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFUDPRXPKTSLO_UDPRXPKTSLO_MASK" data-ref="_M/I40E_GLPES_VFUDPRXPKTSLO_UDPRXPKTSLO_MASK">I40E_GLPES_VFUDPRXPKTSLO_UDPRXPKTSLO_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_GLPES_VFUDPRXPKTSLO_UDPRXPKTSLO_SHIFT)</u></td></tr>
<tr><th id="5168">5168</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFUDPTXPKTSHI" data-ref="_M/I40E_GLPES_VFUDPTXPKTSHI">I40E_GLPES_VFUDPTXPKTSHI</dfn>(_i)               (0x0001BA04 + ((_i) * 8)) /* _i=0...31 */ /* Reset: PE_CORER */</u></td></tr>
<tr><th id="5169">5169</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFUDPTXPKTSHI_MAX_INDEX" data-ref="_M/I40E_GLPES_VFUDPTXPKTSHI_MAX_INDEX">I40E_GLPES_VFUDPTXPKTSHI_MAX_INDEX</dfn>         31</u></td></tr>
<tr><th id="5170">5170</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFUDPTXPKTSHI_UDPTXPKTSHI_SHIFT" data-ref="_M/I40E_GLPES_VFUDPTXPKTSHI_UDPTXPKTSHI_SHIFT">I40E_GLPES_VFUDPTXPKTSHI_UDPTXPKTSHI_SHIFT</dfn> 0</u></td></tr>
<tr><th id="5171">5171</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFUDPTXPKTSHI_UDPTXPKTSHI_MASK" data-ref="_M/I40E_GLPES_VFUDPTXPKTSHI_UDPTXPKTSHI_MASK">I40E_GLPES_VFUDPTXPKTSHI_UDPTXPKTSHI_MASK</dfn>  I40E_MASK(0xFFFF, I40E_GLPES_VFUDPTXPKTSHI_UDPTXPKTSHI_SHIFT)</u></td></tr>
<tr><th id="5172">5172</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFUDPTXPKTSLO" data-ref="_M/I40E_GLPES_VFUDPTXPKTSLO">I40E_GLPES_VFUDPTXPKTSLO</dfn>(_i)               (0x0001BA00 + ((_i) * 8)) /* _i=0...31 */ /* Reset: PE_CORER */</u></td></tr>
<tr><th id="5173">5173</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFUDPTXPKTSLO_MAX_INDEX" data-ref="_M/I40E_GLPES_VFUDPTXPKTSLO_MAX_INDEX">I40E_GLPES_VFUDPTXPKTSLO_MAX_INDEX</dfn>         31</u></td></tr>
<tr><th id="5174">5174</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFUDPTXPKTSLO_UDPTXPKTSLO_SHIFT" data-ref="_M/I40E_GLPES_VFUDPTXPKTSLO_UDPTXPKTSLO_SHIFT">I40E_GLPES_VFUDPTXPKTSLO_UDPTXPKTSLO_SHIFT</dfn> 0</u></td></tr>
<tr><th id="5175">5175</th><td><u>#define <dfn class="macro" id="_M/I40E_GLPES_VFUDPTXPKTSLO_UDPTXPKTSLO_MASK" data-ref="_M/I40E_GLPES_VFUDPTXPKTSLO_UDPTXPKTSLO_MASK">I40E_GLPES_VFUDPTXPKTSLO_UDPTXPKTSLO_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_GLPES_VFUDPTXPKTSLO_UDPTXPKTSLO_SHIFT)</u></td></tr>
<tr><th id="5176">5176</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_PME_TO" data-ref="_M/I40E_GLGEN_PME_TO">I40E_GLGEN_PME_TO</dfn>                     0x000B81BC /* Reset: POR */</u></td></tr>
<tr><th id="5177">5177</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_PME_TO_PME_TO_FOR_PE_SHIFT" data-ref="_M/I40E_GLGEN_PME_TO_PME_TO_FOR_PE_SHIFT">I40E_GLGEN_PME_TO_PME_TO_FOR_PE_SHIFT</dfn> 0</u></td></tr>
<tr><th id="5178">5178</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_PME_TO_PME_TO_FOR_PE_MASK" data-ref="_M/I40E_GLGEN_PME_TO_PME_TO_FOR_PE_MASK">I40E_GLGEN_PME_TO_PME_TO_FOR_PE_MASK</dfn>  I40E_MASK(0x1, I40E_GLGEN_PME_TO_PME_TO_FOR_PE_SHIFT)</u></td></tr>
<tr><th id="5179">5179</th><td><u>#define <dfn class="macro" id="_M/I40E_GLQF_APBVT" data-ref="_M/I40E_GLQF_APBVT">I40E_GLQF_APBVT</dfn>(_i)         (0x00260000 + ((_i) * 4)) /* _i=0...2047 */ /* Reset: CORER */</u></td></tr>
<tr><th id="5180">5180</th><td><u>#define <dfn class="macro" id="_M/I40E_GLQF_APBVT_MAX_INDEX" data-ref="_M/I40E_GLQF_APBVT_MAX_INDEX">I40E_GLQF_APBVT_MAX_INDEX</dfn>   2047</u></td></tr>
<tr><th id="5181">5181</th><td><u>#define <dfn class="macro" id="_M/I40E_GLQF_APBVT_APBVT_SHIFT" data-ref="_M/I40E_GLQF_APBVT_APBVT_SHIFT">I40E_GLQF_APBVT_APBVT_SHIFT</dfn> 0</u></td></tr>
<tr><th id="5182">5182</th><td><u>#define <dfn class="macro" id="_M/I40E_GLQF_APBVT_APBVT_MASK" data-ref="_M/I40E_GLQF_APBVT_APBVT_MASK">I40E_GLQF_APBVT_APBVT_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_GLQF_APBVT_APBVT_SHIFT)</u></td></tr>
<tr><th id="5183">5183</th><td><u>#define <dfn class="macro" id="_M/I40E_GLQF_FD_PCTYPES" data-ref="_M/I40E_GLQF_FD_PCTYPES">I40E_GLQF_FD_PCTYPES</dfn>(_i)             (0x00268000 + ((_i) * 4)) /* _i=0...63 */ /* Reset: POR */</u></td></tr>
<tr><th id="5184">5184</th><td><u>#define <dfn class="macro" id="_M/I40E_GLQF_FD_PCTYPES_MAX_INDEX" data-ref="_M/I40E_GLQF_FD_PCTYPES_MAX_INDEX">I40E_GLQF_FD_PCTYPES_MAX_INDEX</dfn>       63</u></td></tr>
<tr><th id="5185">5185</th><td><u>#define <dfn class="macro" id="_M/I40E_GLQF_FD_PCTYPES_FD_PCTYPE_SHIFT" data-ref="_M/I40E_GLQF_FD_PCTYPES_FD_PCTYPE_SHIFT">I40E_GLQF_FD_PCTYPES_FD_PCTYPE_SHIFT</dfn> 0</u></td></tr>
<tr><th id="5186">5186</th><td><u>#define <dfn class="macro" id="_M/I40E_GLQF_FD_PCTYPES_FD_PCTYPE_MASK" data-ref="_M/I40E_GLQF_FD_PCTYPES_FD_PCTYPE_MASK">I40E_GLQF_FD_PCTYPES_FD_PCTYPE_MASK</dfn>  I40E_MASK(0x3F, I40E_GLQF_FD_PCTYPES_FD_PCTYPE_SHIFT)</u></td></tr>
<tr><th id="5187">5187</th><td><u>#define <dfn class="macro" id="_M/I40E_GLQF_FD_MSK" data-ref="_M/I40E_GLQF_FD_MSK">I40E_GLQF_FD_MSK</dfn>(_i, _j)       (0x00267200 + ((_i) * 4 + (_j) * 8)) /* _i=0...1, _j=0...63 */ /* Reset: CORER */</u></td></tr>
<tr><th id="5188">5188</th><td><u>#define <dfn class="macro" id="_M/I40E_GLQF_FD_MSK_MAX_INDEX" data-ref="_M/I40E_GLQF_FD_MSK_MAX_INDEX">I40E_GLQF_FD_MSK_MAX_INDEX</dfn>    1</u></td></tr>
<tr><th id="5189">5189</th><td><u>#define <dfn class="macro" id="_M/I40E_GLQF_FD_MSK_MASK_SHIFT" data-ref="_M/I40E_GLQF_FD_MSK_MASK_SHIFT">I40E_GLQF_FD_MSK_MASK_SHIFT</dfn>   0</u></td></tr>
<tr><th id="5190">5190</th><td><u>#define <dfn class="macro" id="_M/I40E_GLQF_FD_MSK_MASK_MASK" data-ref="_M/I40E_GLQF_FD_MSK_MASK_MASK">I40E_GLQF_FD_MSK_MASK_MASK</dfn>    I40E_MASK(0xFFFF, I40E_GLQF_FD_MSK_MASK_SHIFT)</u></td></tr>
<tr><th id="5191">5191</th><td><u>#define <dfn class="macro" id="_M/I40E_GLQF_FD_MSK_OFFSET_SHIFT" data-ref="_M/I40E_GLQF_FD_MSK_OFFSET_SHIFT">I40E_GLQF_FD_MSK_OFFSET_SHIFT</dfn> 16</u></td></tr>
<tr><th id="5192">5192</th><td><u>#define <dfn class="macro" id="_M/I40E_GLQF_FD_MSK_OFFSET_MASK" data-ref="_M/I40E_GLQF_FD_MSK_OFFSET_MASK">I40E_GLQF_FD_MSK_OFFSET_MASK</dfn>  I40E_MASK(0x3F, I40E_GLQF_FD_MSK_OFFSET_SHIFT)</u></td></tr>
<tr><th id="5193">5193</th><td><u>#define <dfn class="macro" id="_M/I40E_GLQF_HASH_INSET" data-ref="_M/I40E_GLQF_HASH_INSET">I40E_GLQF_HASH_INSET</dfn>(_i, _j)      (0x00267600 + ((_i) * 4 + (_j) * 8)) /* _i=0...1, _j=0...63 */ /* Reset: CORER */</u></td></tr>
<tr><th id="5194">5194</th><td><u>#define <dfn class="macro" id="_M/I40E_GLQF_HASH_INSET_MAX_INDEX" data-ref="_M/I40E_GLQF_HASH_INSET_MAX_INDEX">I40E_GLQF_HASH_INSET_MAX_INDEX</dfn>   1</u></td></tr>
<tr><th id="5195">5195</th><td><u>#define <dfn class="macro" id="_M/I40E_GLQF_HASH_INSET_INSET_SHIFT" data-ref="_M/I40E_GLQF_HASH_INSET_INSET_SHIFT">I40E_GLQF_HASH_INSET_INSET_SHIFT</dfn> 0</u></td></tr>
<tr><th id="5196">5196</th><td><u>#define <dfn class="macro" id="_M/I40E_GLQF_HASH_INSET_INSET_MASK" data-ref="_M/I40E_GLQF_HASH_INSET_INSET_MASK">I40E_GLQF_HASH_INSET_INSET_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_GLQF_HASH_INSET_INSET_SHIFT)</u></td></tr>
<tr><th id="5197">5197</th><td><u>#define <dfn class="macro" id="_M/I40E_GLQF_HASH_MSK" data-ref="_M/I40E_GLQF_HASH_MSK">I40E_GLQF_HASH_MSK</dfn>(_i, _j)       (0x00267A00 + ((_i) * 4 + (_j) * 8)) /* _i=0...1, _j=0...63 */ /* Reset: CORER */</u></td></tr>
<tr><th id="5198">5198</th><td><u>#define <dfn class="macro" id="_M/I40E_GLQF_HASH_MSK_MAX_INDEX" data-ref="_M/I40E_GLQF_HASH_MSK_MAX_INDEX">I40E_GLQF_HASH_MSK_MAX_INDEX</dfn>    1</u></td></tr>
<tr><th id="5199">5199</th><td><u>#define <dfn class="macro" id="_M/I40E_GLQF_HASH_MSK_MASK_SHIFT" data-ref="_M/I40E_GLQF_HASH_MSK_MASK_SHIFT">I40E_GLQF_HASH_MSK_MASK_SHIFT</dfn>   0</u></td></tr>
<tr><th id="5200">5200</th><td><u>#define <dfn class="macro" id="_M/I40E_GLQF_HASH_MSK_MASK_MASK" data-ref="_M/I40E_GLQF_HASH_MSK_MASK_MASK">I40E_GLQF_HASH_MSK_MASK_MASK</dfn>    I40E_MASK(0xFFFF, I40E_GLQF_HASH_MSK_MASK_SHIFT)</u></td></tr>
<tr><th id="5201">5201</th><td><u>#define <dfn class="macro" id="_M/I40E_GLQF_HASH_MSK_OFFSET_SHIFT" data-ref="_M/I40E_GLQF_HASH_MSK_OFFSET_SHIFT">I40E_GLQF_HASH_MSK_OFFSET_SHIFT</dfn> 16</u></td></tr>
<tr><th id="5202">5202</th><td><u>#define <dfn class="macro" id="_M/I40E_GLQF_HASH_MSK_OFFSET_MASK" data-ref="_M/I40E_GLQF_HASH_MSK_OFFSET_MASK">I40E_GLQF_HASH_MSK_OFFSET_MASK</dfn>  I40E_MASK(0x3F, I40E_GLQF_HASH_MSK_OFFSET_SHIFT)</u></td></tr>
<tr><th id="5203">5203</th><td><u>#define <dfn class="macro" id="_M/I40E_GLQF_ORT" data-ref="_M/I40E_GLQF_ORT">I40E_GLQF_ORT</dfn>(_i)               (0x00268900 + ((_i) * 4)) /* _i=0...63 */ /* Reset: CORER */</u></td></tr>
<tr><th id="5204">5204</th><td><u>#define <dfn class="macro" id="_M/I40E_GLQF_ORT_MAX_INDEX" data-ref="_M/I40E_GLQF_ORT_MAX_INDEX">I40E_GLQF_ORT_MAX_INDEX</dfn>         63</u></td></tr>
<tr><th id="5205">5205</th><td><u>#define <dfn class="macro" id="_M/I40E_GLQF_ORT_PIT_INDX_SHIFT" data-ref="_M/I40E_GLQF_ORT_PIT_INDX_SHIFT">I40E_GLQF_ORT_PIT_INDX_SHIFT</dfn>    0</u></td></tr>
<tr><th id="5206">5206</th><td><u>#define <dfn class="macro" id="_M/I40E_GLQF_ORT_PIT_INDX_MASK" data-ref="_M/I40E_GLQF_ORT_PIT_INDX_MASK">I40E_GLQF_ORT_PIT_INDX_MASK</dfn>     I40E_MASK(0x1F, I40E_GLQF_ORT_PIT_INDX_SHIFT)</u></td></tr>
<tr><th id="5207">5207</th><td><u>#define <dfn class="macro" id="_M/I40E_GLQF_ORT_FIELD_CNT_SHIFT" data-ref="_M/I40E_GLQF_ORT_FIELD_CNT_SHIFT">I40E_GLQF_ORT_FIELD_CNT_SHIFT</dfn>   5</u></td></tr>
<tr><th id="5208">5208</th><td><u>#define <dfn class="macro" id="_M/I40E_GLQF_ORT_FIELD_CNT_MASK" data-ref="_M/I40E_GLQF_ORT_FIELD_CNT_MASK">I40E_GLQF_ORT_FIELD_CNT_MASK</dfn>    I40E_MASK(0x3, I40E_GLQF_ORT_FIELD_CNT_SHIFT)</u></td></tr>
<tr><th id="5209">5209</th><td><u>#define <dfn class="macro" id="_M/I40E_GLQF_ORT_FLX_PAYLOAD_SHIFT" data-ref="_M/I40E_GLQF_ORT_FLX_PAYLOAD_SHIFT">I40E_GLQF_ORT_FLX_PAYLOAD_SHIFT</dfn> 7</u></td></tr>
<tr><th id="5210">5210</th><td><u>#define <dfn class="macro" id="_M/I40E_GLQF_ORT_FLX_PAYLOAD_MASK" data-ref="_M/I40E_GLQF_ORT_FLX_PAYLOAD_MASK">I40E_GLQF_ORT_FLX_PAYLOAD_MASK</dfn>  I40E_MASK(0x1, I40E_GLQF_ORT_FLX_PAYLOAD_SHIFT)</u></td></tr>
<tr><th id="5211">5211</th><td><u>#define <dfn class="macro" id="_M/I40E_GLQF_PIT" data-ref="_M/I40E_GLQF_PIT">I40E_GLQF_PIT</dfn>(_i)              (0x00268C80 + ((_i) * 4)) /* _i=0...23 */ /* Reset: CORER */</u></td></tr>
<tr><th id="5212">5212</th><td><u>#define <dfn class="macro" id="_M/I40E_GLQF_PIT_MAX_INDEX" data-ref="_M/I40E_GLQF_PIT_MAX_INDEX">I40E_GLQF_PIT_MAX_INDEX</dfn>        23</u></td></tr>
<tr><th id="5213">5213</th><td><u>#define <dfn class="macro" id="_M/I40E_GLQF_PIT_SOURCE_OFF_SHIFT" data-ref="_M/I40E_GLQF_PIT_SOURCE_OFF_SHIFT">I40E_GLQF_PIT_SOURCE_OFF_SHIFT</dfn> 0</u></td></tr>
<tr><th id="5214">5214</th><td><u>#define <dfn class="macro" id="_M/I40E_GLQF_PIT_SOURCE_OFF_MASK" data-ref="_M/I40E_GLQF_PIT_SOURCE_OFF_MASK">I40E_GLQF_PIT_SOURCE_OFF_MASK</dfn>  I40E_MASK(0x1F, I40E_GLQF_PIT_SOURCE_OFF_SHIFT)</u></td></tr>
<tr><th id="5215">5215</th><td><u>#define <dfn class="macro" id="_M/I40E_GLQF_PIT_FSIZE_SHIFT" data-ref="_M/I40E_GLQF_PIT_FSIZE_SHIFT">I40E_GLQF_PIT_FSIZE_SHIFT</dfn>      5</u></td></tr>
<tr><th id="5216">5216</th><td><u>#define <dfn class="macro" id="_M/I40E_GLQF_PIT_FSIZE_MASK" data-ref="_M/I40E_GLQF_PIT_FSIZE_MASK">I40E_GLQF_PIT_FSIZE_MASK</dfn>       I40E_MASK(0x1F, I40E_GLQF_PIT_FSIZE_SHIFT)</u></td></tr>
<tr><th id="5217">5217</th><td><u>#define <dfn class="macro" id="_M/I40E_GLQF_PIT_DEST_OFF_SHIFT" data-ref="_M/I40E_GLQF_PIT_DEST_OFF_SHIFT">I40E_GLQF_PIT_DEST_OFF_SHIFT</dfn>   10</u></td></tr>
<tr><th id="5218">5218</th><td><u>#define <dfn class="macro" id="_M/I40E_GLQF_PIT_DEST_OFF_MASK" data-ref="_M/I40E_GLQF_PIT_DEST_OFF_MASK">I40E_GLQF_PIT_DEST_OFF_MASK</dfn>    I40E_MASK(0x3F, I40E_GLQF_PIT_DEST_OFF_SHIFT)</u></td></tr>
<tr><th id="5219">5219</th><td><u>#define <dfn class="macro" id="_M/I40E_GLQF_FDEVICTENA" data-ref="_M/I40E_GLQF_FDEVICTENA">I40E_GLQF_FDEVICTENA</dfn>(_i)                   (0x00270384 + ((_i) * 4)) /* _i=0...1 */ /* Reset: CORER */</u></td></tr>
<tr><th id="5220">5220</th><td><u>#define <dfn class="macro" id="_M/I40E_GLQF_FDEVICTENA_MAX_INDEX" data-ref="_M/I40E_GLQF_FDEVICTENA_MAX_INDEX">I40E_GLQF_FDEVICTENA_MAX_INDEX</dfn>             1</u></td></tr>
<tr><th id="5221">5221</th><td><u>#define <dfn class="macro" id="_M/I40E_GLQF_FDEVICTENA_GLQF_FDEVICTENA_SHIFT" data-ref="_M/I40E_GLQF_FDEVICTENA_GLQF_FDEVICTENA_SHIFT">I40E_GLQF_FDEVICTENA_GLQF_FDEVICTENA_SHIFT</dfn> 0</u></td></tr>
<tr><th id="5222">5222</th><td><u>#define <dfn class="macro" id="_M/I40E_GLQF_FDEVICTENA_GLQF_FDEVICTENA_MASK" data-ref="_M/I40E_GLQF_FDEVICTENA_GLQF_FDEVICTENA_MASK">I40E_GLQF_FDEVICTENA_GLQF_FDEVICTENA_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_GLQF_FDEVICTENA_GLQF_FDEVICTENA_SHIFT)</u></td></tr>
<tr><th id="5223">5223</th><td><u>#define <dfn class="macro" id="_M/I40E_GLQF_FDEVICTFLAG" data-ref="_M/I40E_GLQF_FDEVICTFLAG">I40E_GLQF_FDEVICTFLAG</dfn>                0x00270280 /* Reset: CORER */</u></td></tr>
<tr><th id="5224">5224</th><td><u>#define <dfn class="macro" id="_M/I40E_GLQF_FDEVICTFLAG_TX_FLAGS_SHIFT" data-ref="_M/I40E_GLQF_FDEVICTFLAG_TX_FLAGS_SHIFT">I40E_GLQF_FDEVICTFLAG_TX_FLAGS_SHIFT</dfn> 0</u></td></tr>
<tr><th id="5225">5225</th><td><u>#define <dfn class="macro" id="_M/I40E_GLQF_FDEVICTFLAG_TX_FLAGS_MASK" data-ref="_M/I40E_GLQF_FDEVICTFLAG_TX_FLAGS_MASK">I40E_GLQF_FDEVICTFLAG_TX_FLAGS_MASK</dfn>  I40E_MASK(0xFF, I40E_GLQF_FDEVICTFLAG_TX_FLAGS_SHIFT)</u></td></tr>
<tr><th id="5226">5226</th><td><u>#define <dfn class="macro" id="_M/I40E_GLQF_FDEVICTFLAG_RX_FLAGS_SHIFT" data-ref="_M/I40E_GLQF_FDEVICTFLAG_RX_FLAGS_SHIFT">I40E_GLQF_FDEVICTFLAG_RX_FLAGS_SHIFT</dfn> 8</u></td></tr>
<tr><th id="5227">5227</th><td><u>#define <dfn class="macro" id="_M/I40E_GLQF_FDEVICTFLAG_RX_FLAGS_MASK" data-ref="_M/I40E_GLQF_FDEVICTFLAG_RX_FLAGS_MASK">I40E_GLQF_FDEVICTFLAG_RX_FLAGS_MASK</dfn>  I40E_MASK(0xFF, I40E_GLQF_FDEVICTFLAG_RX_FLAGS_SHIFT)</u></td></tr>
<tr><th id="5228">5228</th><td><u>#define <dfn class="macro" id="_M/I40E_PFQF_CTL_2" data-ref="_M/I40E_PFQF_CTL_2">I40E_PFQF_CTL_2</dfn>               0x00270300 /* Reset: CORER */</u></td></tr>
<tr><th id="5229">5229</th><td><u>#define <dfn class="macro" id="_M/I40E_PFQF_CTL_2_PEHSIZE_SHIFT" data-ref="_M/I40E_PFQF_CTL_2_PEHSIZE_SHIFT">I40E_PFQF_CTL_2_PEHSIZE_SHIFT</dfn> 0</u></td></tr>
<tr><th id="5230">5230</th><td><u>#define <dfn class="macro" id="_M/I40E_PFQF_CTL_2_PEHSIZE_MASK" data-ref="_M/I40E_PFQF_CTL_2_PEHSIZE_MASK">I40E_PFQF_CTL_2_PEHSIZE_MASK</dfn>  I40E_MASK(0x1F, I40E_PFQF_CTL_2_PEHSIZE_SHIFT)</u></td></tr>
<tr><th id="5231">5231</th><td><u>#define <dfn class="macro" id="_M/I40E_PFQF_CTL_2_PEDSIZE_SHIFT" data-ref="_M/I40E_PFQF_CTL_2_PEDSIZE_SHIFT">I40E_PFQF_CTL_2_PEDSIZE_SHIFT</dfn> 5</u></td></tr>
<tr><th id="5232">5232</th><td><u>#define <dfn class="macro" id="_M/I40E_PFQF_CTL_2_PEDSIZE_MASK" data-ref="_M/I40E_PFQF_CTL_2_PEDSIZE_MASK">I40E_PFQF_CTL_2_PEDSIZE_MASK</dfn>  I40E_MASK(0x1F, I40E_PFQF_CTL_2_PEDSIZE_SHIFT)</u></td></tr>
<tr><th id="5233">5233</th><td><i>/* Redefined for X722 family */</i></td></tr>
<tr><th id="5234">5234</th><td><u>#define <dfn class="macro" id="_M/I40E_X722_PFQF_HLUT" data-ref="_M/I40E_X722_PFQF_HLUT">I40E_X722_PFQF_HLUT</dfn>(_i)        (0x00240000 + ((_i) * 128)) /* _i=0...127 */ /* Reset: CORER */</u></td></tr>
<tr><th id="5235">5235</th><td><u>#define <dfn class="macro" id="_M/I40E_X722_PFQF_HLUT_MAX_INDEX" data-ref="_M/I40E_X722_PFQF_HLUT_MAX_INDEX">I40E_X722_PFQF_HLUT_MAX_INDEX</dfn>  127</u></td></tr>
<tr><th id="5236">5236</th><td><u>#define <dfn class="macro" id="_M/I40E_X722_PFQF_HLUT_LUT0_SHIFT" data-ref="_M/I40E_X722_PFQF_HLUT_LUT0_SHIFT">I40E_X722_PFQF_HLUT_LUT0_SHIFT</dfn> 0</u></td></tr>
<tr><th id="5237">5237</th><td><u>#define <dfn class="macro" id="_M/I40E_X722_PFQF_HLUT_LUT0_MASK" data-ref="_M/I40E_X722_PFQF_HLUT_LUT0_MASK">I40E_X722_PFQF_HLUT_LUT0_MASK</dfn>  I40E_MASK(0x7F, I40E_X722_PFQF_HLUT_LUT0_SHIFT)</u></td></tr>
<tr><th id="5238">5238</th><td><u>#define <dfn class="macro" id="_M/I40E_X722_PFQF_HLUT_LUT1_SHIFT" data-ref="_M/I40E_X722_PFQF_HLUT_LUT1_SHIFT">I40E_X722_PFQF_HLUT_LUT1_SHIFT</dfn> 8</u></td></tr>
<tr><th id="5239">5239</th><td><u>#define <dfn class="macro" id="_M/I40E_X722_PFQF_HLUT_LUT1_MASK" data-ref="_M/I40E_X722_PFQF_HLUT_LUT1_MASK">I40E_X722_PFQF_HLUT_LUT1_MASK</dfn>  I40E_MASK(0x7F, I40E_X722_PFQF_HLUT_LUT1_SHIFT)</u></td></tr>
<tr><th id="5240">5240</th><td><u>#define <dfn class="macro" id="_M/I40E_X722_PFQF_HLUT_LUT2_SHIFT" data-ref="_M/I40E_X722_PFQF_HLUT_LUT2_SHIFT">I40E_X722_PFQF_HLUT_LUT2_SHIFT</dfn> 16</u></td></tr>
<tr><th id="5241">5241</th><td><u>#define <dfn class="macro" id="_M/I40E_X722_PFQF_HLUT_LUT2_MASK" data-ref="_M/I40E_X722_PFQF_HLUT_LUT2_MASK">I40E_X722_PFQF_HLUT_LUT2_MASK</dfn>  I40E_MASK(0x7F, I40E_X722_PFQF_HLUT_LUT2_SHIFT)</u></td></tr>
<tr><th id="5242">5242</th><td><u>#define <dfn class="macro" id="_M/I40E_X722_PFQF_HLUT_LUT3_SHIFT" data-ref="_M/I40E_X722_PFQF_HLUT_LUT3_SHIFT">I40E_X722_PFQF_HLUT_LUT3_SHIFT</dfn> 24</u></td></tr>
<tr><th id="5243">5243</th><td><u>#define <dfn class="macro" id="_M/I40E_X722_PFQF_HLUT_LUT3_MASK" data-ref="_M/I40E_X722_PFQF_HLUT_LUT3_MASK">I40E_X722_PFQF_HLUT_LUT3_MASK</dfn>  I40E_MASK(0x7F, I40E_X722_PFQF_HLUT_LUT3_SHIFT)</u></td></tr>
<tr><th id="5244">5244</th><td><u>#define <dfn class="macro" id="_M/I40E_PFQF_HREGION" data-ref="_M/I40E_PFQF_HREGION">I40E_PFQF_HREGION</dfn>(_i)                  (0x00245400 + ((_i) * 128)) /* _i=0...7 */ /* Reset: CORER */</u></td></tr>
<tr><th id="5245">5245</th><td><u>#define <dfn class="macro" id="_M/I40E_PFQF_HREGION_MAX_INDEX" data-ref="_M/I40E_PFQF_HREGION_MAX_INDEX">I40E_PFQF_HREGION_MAX_INDEX</dfn>            7</u></td></tr>
<tr><th id="5246">5246</th><td><u>#define <dfn class="macro" id="_M/I40E_PFQF_HREGION_OVERRIDE_ENA_0_SHIFT" data-ref="_M/I40E_PFQF_HREGION_OVERRIDE_ENA_0_SHIFT">I40E_PFQF_HREGION_OVERRIDE_ENA_0_SHIFT</dfn> 0</u></td></tr>
<tr><th id="5247">5247</th><td><u>#define <dfn class="macro" id="_M/I40E_PFQF_HREGION_OVERRIDE_ENA_0_MASK" data-ref="_M/I40E_PFQF_HREGION_OVERRIDE_ENA_0_MASK">I40E_PFQF_HREGION_OVERRIDE_ENA_0_MASK</dfn>  I40E_MASK(0x1, I40E_PFQF_HREGION_OVERRIDE_ENA_0_SHIFT)</u></td></tr>
<tr><th id="5248">5248</th><td><u>#define <dfn class="macro" id="_M/I40E_PFQF_HREGION_REGION_0_SHIFT" data-ref="_M/I40E_PFQF_HREGION_REGION_0_SHIFT">I40E_PFQF_HREGION_REGION_0_SHIFT</dfn>       1</u></td></tr>
<tr><th id="5249">5249</th><td><u>#define <dfn class="macro" id="_M/I40E_PFQF_HREGION_REGION_0_MASK" data-ref="_M/I40E_PFQF_HREGION_REGION_0_MASK">I40E_PFQF_HREGION_REGION_0_MASK</dfn>        I40E_MASK(0x7, I40E_PFQF_HREGION_REGION_0_SHIFT)</u></td></tr>
<tr><th id="5250">5250</th><td><u>#define <dfn class="macro" id="_M/I40E_PFQF_HREGION_OVERRIDE_ENA_1_SHIFT" data-ref="_M/I40E_PFQF_HREGION_OVERRIDE_ENA_1_SHIFT">I40E_PFQF_HREGION_OVERRIDE_ENA_1_SHIFT</dfn> 4</u></td></tr>
<tr><th id="5251">5251</th><td><u>#define <dfn class="macro" id="_M/I40E_PFQF_HREGION_OVERRIDE_ENA_1_MASK" data-ref="_M/I40E_PFQF_HREGION_OVERRIDE_ENA_1_MASK">I40E_PFQF_HREGION_OVERRIDE_ENA_1_MASK</dfn>  I40E_MASK(0x1, I40E_PFQF_HREGION_OVERRIDE_ENA_1_SHIFT)</u></td></tr>
<tr><th id="5252">5252</th><td><u>#define <dfn class="macro" id="_M/I40E_PFQF_HREGION_REGION_1_SHIFT" data-ref="_M/I40E_PFQF_HREGION_REGION_1_SHIFT">I40E_PFQF_HREGION_REGION_1_SHIFT</dfn>       5</u></td></tr>
<tr><th id="5253">5253</th><td><u>#define <dfn class="macro" id="_M/I40E_PFQF_HREGION_REGION_1_MASK" data-ref="_M/I40E_PFQF_HREGION_REGION_1_MASK">I40E_PFQF_HREGION_REGION_1_MASK</dfn>        I40E_MASK(0x7, I40E_PFQF_HREGION_REGION_1_SHIFT)</u></td></tr>
<tr><th id="5254">5254</th><td><u>#define <dfn class="macro" id="_M/I40E_PFQF_HREGION_OVERRIDE_ENA_2_SHIFT" data-ref="_M/I40E_PFQF_HREGION_OVERRIDE_ENA_2_SHIFT">I40E_PFQF_HREGION_OVERRIDE_ENA_2_SHIFT</dfn> 8</u></td></tr>
<tr><th id="5255">5255</th><td><u>#define <dfn class="macro" id="_M/I40E_PFQF_HREGION_OVERRIDE_ENA_2_MASK" data-ref="_M/I40E_PFQF_HREGION_OVERRIDE_ENA_2_MASK">I40E_PFQF_HREGION_OVERRIDE_ENA_2_MASK</dfn>  I40E_MASK(0x1, I40E_PFQF_HREGION_OVERRIDE_ENA_2_SHIFT)</u></td></tr>
<tr><th id="5256">5256</th><td><u>#define <dfn class="macro" id="_M/I40E_PFQF_HREGION_REGION_2_SHIFT" data-ref="_M/I40E_PFQF_HREGION_REGION_2_SHIFT">I40E_PFQF_HREGION_REGION_2_SHIFT</dfn>       9</u></td></tr>
<tr><th id="5257">5257</th><td><u>#define <dfn class="macro" id="_M/I40E_PFQF_HREGION_REGION_2_MASK" data-ref="_M/I40E_PFQF_HREGION_REGION_2_MASK">I40E_PFQF_HREGION_REGION_2_MASK</dfn>        I40E_MASK(0x7, I40E_PFQF_HREGION_REGION_2_SHIFT)</u></td></tr>
<tr><th id="5258">5258</th><td><u>#define <dfn class="macro" id="_M/I40E_PFQF_HREGION_OVERRIDE_ENA_3_SHIFT" data-ref="_M/I40E_PFQF_HREGION_OVERRIDE_ENA_3_SHIFT">I40E_PFQF_HREGION_OVERRIDE_ENA_3_SHIFT</dfn> 12</u></td></tr>
<tr><th id="5259">5259</th><td><u>#define <dfn class="macro" id="_M/I40E_PFQF_HREGION_OVERRIDE_ENA_3_MASK" data-ref="_M/I40E_PFQF_HREGION_OVERRIDE_ENA_3_MASK">I40E_PFQF_HREGION_OVERRIDE_ENA_3_MASK</dfn>  I40E_MASK(0x1, I40E_PFQF_HREGION_OVERRIDE_ENA_3_SHIFT)</u></td></tr>
<tr><th id="5260">5260</th><td><u>#define <dfn class="macro" id="_M/I40E_PFQF_HREGION_REGION_3_SHIFT" data-ref="_M/I40E_PFQF_HREGION_REGION_3_SHIFT">I40E_PFQF_HREGION_REGION_3_SHIFT</dfn>       13</u></td></tr>
<tr><th id="5261">5261</th><td><u>#define <dfn class="macro" id="_M/I40E_PFQF_HREGION_REGION_3_MASK" data-ref="_M/I40E_PFQF_HREGION_REGION_3_MASK">I40E_PFQF_HREGION_REGION_3_MASK</dfn>        I40E_MASK(0x7, I40E_PFQF_HREGION_REGION_3_SHIFT)</u></td></tr>
<tr><th id="5262">5262</th><td><u>#define <dfn class="macro" id="_M/I40E_PFQF_HREGION_OVERRIDE_ENA_4_SHIFT" data-ref="_M/I40E_PFQF_HREGION_OVERRIDE_ENA_4_SHIFT">I40E_PFQF_HREGION_OVERRIDE_ENA_4_SHIFT</dfn> 16</u></td></tr>
<tr><th id="5263">5263</th><td><u>#define <dfn class="macro" id="_M/I40E_PFQF_HREGION_OVERRIDE_ENA_4_MASK" data-ref="_M/I40E_PFQF_HREGION_OVERRIDE_ENA_4_MASK">I40E_PFQF_HREGION_OVERRIDE_ENA_4_MASK</dfn>  I40E_MASK(0x1, I40E_PFQF_HREGION_OVERRIDE_ENA_4_SHIFT)</u></td></tr>
<tr><th id="5264">5264</th><td><u>#define <dfn class="macro" id="_M/I40E_PFQF_HREGION_REGION_4_SHIFT" data-ref="_M/I40E_PFQF_HREGION_REGION_4_SHIFT">I40E_PFQF_HREGION_REGION_4_SHIFT</dfn>       17</u></td></tr>
<tr><th id="5265">5265</th><td><u>#define <dfn class="macro" id="_M/I40E_PFQF_HREGION_REGION_4_MASK" data-ref="_M/I40E_PFQF_HREGION_REGION_4_MASK">I40E_PFQF_HREGION_REGION_4_MASK</dfn>        I40E_MASK(0x7, I40E_PFQF_HREGION_REGION_4_SHIFT)</u></td></tr>
<tr><th id="5266">5266</th><td><u>#define <dfn class="macro" id="_M/I40E_PFQF_HREGION_OVERRIDE_ENA_5_SHIFT" data-ref="_M/I40E_PFQF_HREGION_OVERRIDE_ENA_5_SHIFT">I40E_PFQF_HREGION_OVERRIDE_ENA_5_SHIFT</dfn> 20</u></td></tr>
<tr><th id="5267">5267</th><td><u>#define <dfn class="macro" id="_M/I40E_PFQF_HREGION_OVERRIDE_ENA_5_MASK" data-ref="_M/I40E_PFQF_HREGION_OVERRIDE_ENA_5_MASK">I40E_PFQF_HREGION_OVERRIDE_ENA_5_MASK</dfn>  I40E_MASK(0x1, I40E_PFQF_HREGION_OVERRIDE_ENA_5_SHIFT)</u></td></tr>
<tr><th id="5268">5268</th><td><u>#define <dfn class="macro" id="_M/I40E_PFQF_HREGION_REGION_5_SHIFT" data-ref="_M/I40E_PFQF_HREGION_REGION_5_SHIFT">I40E_PFQF_HREGION_REGION_5_SHIFT</dfn>       21</u></td></tr>
<tr><th id="5269">5269</th><td><u>#define <dfn class="macro" id="_M/I40E_PFQF_HREGION_REGION_5_MASK" data-ref="_M/I40E_PFQF_HREGION_REGION_5_MASK">I40E_PFQF_HREGION_REGION_5_MASK</dfn>        I40E_MASK(0x7, I40E_PFQF_HREGION_REGION_5_SHIFT)</u></td></tr>
<tr><th id="5270">5270</th><td><u>#define <dfn class="macro" id="_M/I40E_PFQF_HREGION_OVERRIDE_ENA_6_SHIFT" data-ref="_M/I40E_PFQF_HREGION_OVERRIDE_ENA_6_SHIFT">I40E_PFQF_HREGION_OVERRIDE_ENA_6_SHIFT</dfn> 24</u></td></tr>
<tr><th id="5271">5271</th><td><u>#define <dfn class="macro" id="_M/I40E_PFQF_HREGION_OVERRIDE_ENA_6_MASK" data-ref="_M/I40E_PFQF_HREGION_OVERRIDE_ENA_6_MASK">I40E_PFQF_HREGION_OVERRIDE_ENA_6_MASK</dfn>  I40E_MASK(0x1, I40E_PFQF_HREGION_OVERRIDE_ENA_6_SHIFT)</u></td></tr>
<tr><th id="5272">5272</th><td><u>#define <dfn class="macro" id="_M/I40E_PFQF_HREGION_REGION_6_SHIFT" data-ref="_M/I40E_PFQF_HREGION_REGION_6_SHIFT">I40E_PFQF_HREGION_REGION_6_SHIFT</dfn>       25</u></td></tr>
<tr><th id="5273">5273</th><td><u>#define <dfn class="macro" id="_M/I40E_PFQF_HREGION_REGION_6_MASK" data-ref="_M/I40E_PFQF_HREGION_REGION_6_MASK">I40E_PFQF_HREGION_REGION_6_MASK</dfn>        I40E_MASK(0x7, I40E_PFQF_HREGION_REGION_6_SHIFT)</u></td></tr>
<tr><th id="5274">5274</th><td><u>#define <dfn class="macro" id="_M/I40E_PFQF_HREGION_OVERRIDE_ENA_7_SHIFT" data-ref="_M/I40E_PFQF_HREGION_OVERRIDE_ENA_7_SHIFT">I40E_PFQF_HREGION_OVERRIDE_ENA_7_SHIFT</dfn> 28</u></td></tr>
<tr><th id="5275">5275</th><td><u>#define <dfn class="macro" id="_M/I40E_PFQF_HREGION_OVERRIDE_ENA_7_MASK" data-ref="_M/I40E_PFQF_HREGION_OVERRIDE_ENA_7_MASK">I40E_PFQF_HREGION_OVERRIDE_ENA_7_MASK</dfn>  I40E_MASK(0x1, I40E_PFQF_HREGION_OVERRIDE_ENA_7_SHIFT)</u></td></tr>
<tr><th id="5276">5276</th><td><u>#define <dfn class="macro" id="_M/I40E_PFQF_HREGION_REGION_7_SHIFT" data-ref="_M/I40E_PFQF_HREGION_REGION_7_SHIFT">I40E_PFQF_HREGION_REGION_7_SHIFT</dfn>       29</u></td></tr>
<tr><th id="5277">5277</th><td><u>#define <dfn class="macro" id="_M/I40E_PFQF_HREGION_REGION_7_MASK" data-ref="_M/I40E_PFQF_HREGION_REGION_7_MASK">I40E_PFQF_HREGION_REGION_7_MASK</dfn>        I40E_MASK(0x7, I40E_PFQF_HREGION_REGION_7_SHIFT)</u></td></tr>
<tr><th id="5278">5278</th><td><u>#define <dfn class="macro" id="_M/I40E_VSIQF_CTL_RSS_LUT_TYPE_SHIFT" data-ref="_M/I40E_VSIQF_CTL_RSS_LUT_TYPE_SHIFT">I40E_VSIQF_CTL_RSS_LUT_TYPE_SHIFT</dfn> 8</u></td></tr>
<tr><th id="5279">5279</th><td><u>#define <dfn class="macro" id="_M/I40E_VSIQF_CTL_RSS_LUT_TYPE_MASK" data-ref="_M/I40E_VSIQF_CTL_RSS_LUT_TYPE_MASK">I40E_VSIQF_CTL_RSS_LUT_TYPE_MASK</dfn>  I40E_MASK(0x1, I40E_VSIQF_CTL_RSS_LUT_TYPE_SHIFT)</u></td></tr>
<tr><th id="5280">5280</th><td><u>#define <dfn class="macro" id="_M/I40E_VSIQF_HKEY" data-ref="_M/I40E_VSIQF_HKEY">I40E_VSIQF_HKEY</dfn>(_i, _VSI)    (0x002A0000 + ((_i) * 2048 + (_VSI) * 4)) /* _i=0...12, _VSI=0...383 */ /* Reset: CORER */</u></td></tr>
<tr><th id="5281">5281</th><td><u>#define <dfn class="macro" id="_M/I40E_VSIQF_HKEY_MAX_INDEX" data-ref="_M/I40E_VSIQF_HKEY_MAX_INDEX">I40E_VSIQF_HKEY_MAX_INDEX</dfn>   12</u></td></tr>
<tr><th id="5282">5282</th><td><u>#define <dfn class="macro" id="_M/I40E_VSIQF_HKEY_KEY_0_SHIFT" data-ref="_M/I40E_VSIQF_HKEY_KEY_0_SHIFT">I40E_VSIQF_HKEY_KEY_0_SHIFT</dfn> 0</u></td></tr>
<tr><th id="5283">5283</th><td><u>#define <dfn class="macro" id="_M/I40E_VSIQF_HKEY_KEY_0_MASK" data-ref="_M/I40E_VSIQF_HKEY_KEY_0_MASK">I40E_VSIQF_HKEY_KEY_0_MASK</dfn>  I40E_MASK(0xFF, I40E_VSIQF_HKEY_KEY_0_SHIFT)</u></td></tr>
<tr><th id="5284">5284</th><td><u>#define <dfn class="macro" id="_M/I40E_VSIQF_HKEY_KEY_1_SHIFT" data-ref="_M/I40E_VSIQF_HKEY_KEY_1_SHIFT">I40E_VSIQF_HKEY_KEY_1_SHIFT</dfn> 8</u></td></tr>
<tr><th id="5285">5285</th><td><u>#define <dfn class="macro" id="_M/I40E_VSIQF_HKEY_KEY_1_MASK" data-ref="_M/I40E_VSIQF_HKEY_KEY_1_MASK">I40E_VSIQF_HKEY_KEY_1_MASK</dfn>  I40E_MASK(0xFF, I40E_VSIQF_HKEY_KEY_1_SHIFT)</u></td></tr>
<tr><th id="5286">5286</th><td><u>#define <dfn class="macro" id="_M/I40E_VSIQF_HKEY_KEY_2_SHIFT" data-ref="_M/I40E_VSIQF_HKEY_KEY_2_SHIFT">I40E_VSIQF_HKEY_KEY_2_SHIFT</dfn> 16</u></td></tr>
<tr><th id="5287">5287</th><td><u>#define <dfn class="macro" id="_M/I40E_VSIQF_HKEY_KEY_2_MASK" data-ref="_M/I40E_VSIQF_HKEY_KEY_2_MASK">I40E_VSIQF_HKEY_KEY_2_MASK</dfn>  I40E_MASK(0xFF, I40E_VSIQF_HKEY_KEY_2_SHIFT)</u></td></tr>
<tr><th id="5288">5288</th><td><u>#define <dfn class="macro" id="_M/I40E_VSIQF_HKEY_KEY_3_SHIFT" data-ref="_M/I40E_VSIQF_HKEY_KEY_3_SHIFT">I40E_VSIQF_HKEY_KEY_3_SHIFT</dfn> 24</u></td></tr>
<tr><th id="5289">5289</th><td><u>#define <dfn class="macro" id="_M/I40E_VSIQF_HKEY_KEY_3_MASK" data-ref="_M/I40E_VSIQF_HKEY_KEY_3_MASK">I40E_VSIQF_HKEY_KEY_3_MASK</dfn>  I40E_MASK(0xFF, I40E_VSIQF_HKEY_KEY_3_SHIFT)</u></td></tr>
<tr><th id="5290">5290</th><td><u>#define <dfn class="macro" id="_M/I40E_VSIQF_HLUT" data-ref="_M/I40E_VSIQF_HLUT">I40E_VSIQF_HLUT</dfn>(_i, _VSI)   (0x00220000 + ((_i) * 2048 + (_VSI) * 4)) /* _i=0...15, _VSI=0...383 */ /* Reset: CORER */</u></td></tr>
<tr><th id="5291">5291</th><td><u>#define <dfn class="macro" id="_M/I40E_VSIQF_HLUT_MAX_INDEX" data-ref="_M/I40E_VSIQF_HLUT_MAX_INDEX">I40E_VSIQF_HLUT_MAX_INDEX</dfn>  15</u></td></tr>
<tr><th id="5292">5292</th><td><u>#define <dfn class="macro" id="_M/I40E_VSIQF_HLUT_LUT0_SHIFT" data-ref="_M/I40E_VSIQF_HLUT_LUT0_SHIFT">I40E_VSIQF_HLUT_LUT0_SHIFT</dfn> 0</u></td></tr>
<tr><th id="5293">5293</th><td><u>#define <dfn class="macro" id="_M/I40E_VSIQF_HLUT_LUT0_MASK" data-ref="_M/I40E_VSIQF_HLUT_LUT0_MASK">I40E_VSIQF_HLUT_LUT0_MASK</dfn>  I40E_MASK(0xF, I40E_VSIQF_HLUT_LUT0_SHIFT)</u></td></tr>
<tr><th id="5294">5294</th><td><u>#define <dfn class="macro" id="_M/I40E_VSIQF_HLUT_LUT1_SHIFT" data-ref="_M/I40E_VSIQF_HLUT_LUT1_SHIFT">I40E_VSIQF_HLUT_LUT1_SHIFT</dfn> 8</u></td></tr>
<tr><th id="5295">5295</th><td><u>#define <dfn class="macro" id="_M/I40E_VSIQF_HLUT_LUT1_MASK" data-ref="_M/I40E_VSIQF_HLUT_LUT1_MASK">I40E_VSIQF_HLUT_LUT1_MASK</dfn>  I40E_MASK(0xF, I40E_VSIQF_HLUT_LUT1_SHIFT)</u></td></tr>
<tr><th id="5296">5296</th><td><u>#define <dfn class="macro" id="_M/I40E_VSIQF_HLUT_LUT2_SHIFT" data-ref="_M/I40E_VSIQF_HLUT_LUT2_SHIFT">I40E_VSIQF_HLUT_LUT2_SHIFT</dfn> 16</u></td></tr>
<tr><th id="5297">5297</th><td><u>#define <dfn class="macro" id="_M/I40E_VSIQF_HLUT_LUT2_MASK" data-ref="_M/I40E_VSIQF_HLUT_LUT2_MASK">I40E_VSIQF_HLUT_LUT2_MASK</dfn>  I40E_MASK(0xF, I40E_VSIQF_HLUT_LUT2_SHIFT)</u></td></tr>
<tr><th id="5298">5298</th><td><u>#define <dfn class="macro" id="_M/I40E_VSIQF_HLUT_LUT3_SHIFT" data-ref="_M/I40E_VSIQF_HLUT_LUT3_SHIFT">I40E_VSIQF_HLUT_LUT3_SHIFT</dfn> 24</u></td></tr>
<tr><th id="5299">5299</th><td><u>#define <dfn class="macro" id="_M/I40E_VSIQF_HLUT_LUT3_MASK" data-ref="_M/I40E_VSIQF_HLUT_LUT3_MASK">I40E_VSIQF_HLUT_LUT3_MASK</dfn>  I40E_MASK(0xF, I40E_VSIQF_HLUT_LUT3_SHIFT)</u></td></tr>
<tr><th id="5300">5300</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_STAT_CLEAR" data-ref="_M/I40E_GLGEN_STAT_CLEAR">I40E_GLGEN_STAT_CLEAR</dfn>                        0x00390004 /* Reset: CORER */</u></td></tr>
<tr><th id="5301">5301</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_STAT_CLEAR_GLGEN_STAT_CLEAR_SHIFT" data-ref="_M/I40E_GLGEN_STAT_CLEAR_GLGEN_STAT_CLEAR_SHIFT">I40E_GLGEN_STAT_CLEAR_GLGEN_STAT_CLEAR_SHIFT</dfn> 0</u></td></tr>
<tr><th id="5302">5302</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_STAT_CLEAR_GLGEN_STAT_CLEAR_MASK" data-ref="_M/I40E_GLGEN_STAT_CLEAR_GLGEN_STAT_CLEAR_MASK">I40E_GLGEN_STAT_CLEAR_GLGEN_STAT_CLEAR_MASK</dfn>  I40E_MASK(0x1, I40E_GLGEN_STAT_CLEAR_GLGEN_STAT_CLEAR_SHIFT)</u></td></tr>
<tr><th id="5303">5303</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_STAT_HALT" data-ref="_M/I40E_GLGEN_STAT_HALT">I40E_GLGEN_STAT_HALT</dfn>                  0x00390000 /* Reset: CORER */</u></td></tr>
<tr><th id="5304">5304</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_STAT_HALT_HALT_CELLS_SHIFT" data-ref="_M/I40E_GLGEN_STAT_HALT_HALT_CELLS_SHIFT">I40E_GLGEN_STAT_HALT_HALT_CELLS_SHIFT</dfn> 0</u></td></tr>
<tr><th id="5305">5305</th><td><u>#define <dfn class="macro" id="_M/I40E_GLGEN_STAT_HALT_HALT_CELLS_MASK" data-ref="_M/I40E_GLGEN_STAT_HALT_HALT_CELLS_MASK">I40E_GLGEN_STAT_HALT_HALT_CELLS_MASK</dfn>  I40E_MASK(0x3FFFFFFF, I40E_GLGEN_STAT_HALT_HALT_CELLS_SHIFT)</u></td></tr>
<tr><th id="5306">5306</th><td><u>#<span data-ppcond="3405">endif</span> /* PF_DRIVER */</u></td></tr>
<tr><th id="5307">5307</th><td><u>#define <dfn class="macro" id="_M/I40E_VFINT_DYN_CTL01_WB_ON_ITR_SHIFT" data-ref="_M/I40E_VFINT_DYN_CTL01_WB_ON_ITR_SHIFT">I40E_VFINT_DYN_CTL01_WB_ON_ITR_SHIFT</dfn>       30</u></td></tr>
<tr><th id="5308">5308</th><td><u>#define <dfn class="macro" id="_M/I40E_VFINT_DYN_CTL01_WB_ON_ITR_MASK" data-ref="_M/I40E_VFINT_DYN_CTL01_WB_ON_ITR_MASK">I40E_VFINT_DYN_CTL01_WB_ON_ITR_MASK</dfn>        I40E_MASK(0x1, I40E_VFINT_DYN_CTL01_WB_ON_ITR_SHIFT)</u></td></tr>
<tr><th id="5309">5309</th><td><u>#define <dfn class="macro" id="_M/I40E_VFINT_DYN_CTLN1_WB_ON_ITR_SHIFT" data-ref="_M/I40E_VFINT_DYN_CTLN1_WB_ON_ITR_SHIFT">I40E_VFINT_DYN_CTLN1_WB_ON_ITR_SHIFT</dfn>       30</u></td></tr>
<tr><th id="5310">5310</th><td><u>#define <dfn class="macro" id="_M/I40E_VFINT_DYN_CTLN1_WB_ON_ITR_MASK" data-ref="_M/I40E_VFINT_DYN_CTLN1_WB_ON_ITR_MASK">I40E_VFINT_DYN_CTLN1_WB_ON_ITR_MASK</dfn>        I40E_MASK(0x1, I40E_VFINT_DYN_CTLN1_WB_ON_ITR_SHIFT)</u></td></tr>
<tr><th id="5311">5311</th><td><u>#define <dfn class="macro" id="_M/I40E_VFPE_AEQALLOC1" data-ref="_M/I40E_VFPE_AEQALLOC1">I40E_VFPE_AEQALLOC1</dfn>               0x0000A400 /* Reset: VFR */</u></td></tr>
<tr><th id="5312">5312</th><td><u>#define <dfn class="macro" id="_M/I40E_VFPE_AEQALLOC1_AECOUNT_SHIFT" data-ref="_M/I40E_VFPE_AEQALLOC1_AECOUNT_SHIFT">I40E_VFPE_AEQALLOC1_AECOUNT_SHIFT</dfn> 0</u></td></tr>
<tr><th id="5313">5313</th><td><u>#define <dfn class="macro" id="_M/I40E_VFPE_AEQALLOC1_AECOUNT_MASK" data-ref="_M/I40E_VFPE_AEQALLOC1_AECOUNT_MASK">I40E_VFPE_AEQALLOC1_AECOUNT_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_VFPE_AEQALLOC1_AECOUNT_SHIFT)</u></td></tr>
<tr><th id="5314">5314</th><td><u>#define <dfn class="macro" id="_M/I40E_VFPE_CCQPHIGH1" data-ref="_M/I40E_VFPE_CCQPHIGH1">I40E_VFPE_CCQPHIGH1</dfn>                  0x00009800 /* Reset: VFR */</u></td></tr>
<tr><th id="5315">5315</th><td><u>#define <dfn class="macro" id="_M/I40E_VFPE_CCQPHIGH1_PECCQPHIGH_SHIFT" data-ref="_M/I40E_VFPE_CCQPHIGH1_PECCQPHIGH_SHIFT">I40E_VFPE_CCQPHIGH1_PECCQPHIGH_SHIFT</dfn> 0</u></td></tr>
<tr><th id="5316">5316</th><td><u>#define <dfn class="macro" id="_M/I40E_VFPE_CCQPHIGH1_PECCQPHIGH_MASK" data-ref="_M/I40E_VFPE_CCQPHIGH1_PECCQPHIGH_MASK">I40E_VFPE_CCQPHIGH1_PECCQPHIGH_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_VFPE_CCQPHIGH1_PECCQPHIGH_SHIFT)</u></td></tr>
<tr><th id="5317">5317</th><td><u>#define <dfn class="macro" id="_M/I40E_VFPE_CCQPLOW1" data-ref="_M/I40E_VFPE_CCQPLOW1">I40E_VFPE_CCQPLOW1</dfn>                 0x0000AC00 /* Reset: VFR */</u></td></tr>
<tr><th id="5318">5318</th><td><u>#define <dfn class="macro" id="_M/I40E_VFPE_CCQPLOW1_PECCQPLOW_SHIFT" data-ref="_M/I40E_VFPE_CCQPLOW1_PECCQPLOW_SHIFT">I40E_VFPE_CCQPLOW1_PECCQPLOW_SHIFT</dfn> 0</u></td></tr>
<tr><th id="5319">5319</th><td><u>#define <dfn class="macro" id="_M/I40E_VFPE_CCQPLOW1_PECCQPLOW_MASK" data-ref="_M/I40E_VFPE_CCQPLOW1_PECCQPLOW_MASK">I40E_VFPE_CCQPLOW1_PECCQPLOW_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_VFPE_CCQPLOW1_PECCQPLOW_SHIFT)</u></td></tr>
<tr><th id="5320">5320</th><td><u>#define <dfn class="macro" id="_M/I40E_VFPE_CCQPSTATUS1" data-ref="_M/I40E_VFPE_CCQPSTATUS1">I40E_VFPE_CCQPSTATUS1</dfn>                   0x0000B800 /* Reset: VFR */</u></td></tr>
<tr><th id="5321">5321</th><td><u>#define <dfn class="macro" id="_M/I40E_VFPE_CCQPSTATUS1_CCQP_DONE_SHIFT" data-ref="_M/I40E_VFPE_CCQPSTATUS1_CCQP_DONE_SHIFT">I40E_VFPE_CCQPSTATUS1_CCQP_DONE_SHIFT</dfn>   0</u></td></tr>
<tr><th id="5322">5322</th><td><u>#define <dfn class="macro" id="_M/I40E_VFPE_CCQPSTATUS1_CCQP_DONE_MASK" data-ref="_M/I40E_VFPE_CCQPSTATUS1_CCQP_DONE_MASK">I40E_VFPE_CCQPSTATUS1_CCQP_DONE_MASK</dfn>    I40E_MASK(0x1, I40E_VFPE_CCQPSTATUS1_CCQP_DONE_SHIFT)</u></td></tr>
<tr><th id="5323">5323</th><td><u>#define <dfn class="macro" id="_M/I40E_VFPE_CCQPSTATUS1_HMC_PROFILE_SHIFT" data-ref="_M/I40E_VFPE_CCQPSTATUS1_HMC_PROFILE_SHIFT">I40E_VFPE_CCQPSTATUS1_HMC_PROFILE_SHIFT</dfn> 4</u></td></tr>
<tr><th id="5324">5324</th><td><u>#define <dfn class="macro" id="_M/I40E_VFPE_CCQPSTATUS1_HMC_PROFILE_MASK" data-ref="_M/I40E_VFPE_CCQPSTATUS1_HMC_PROFILE_MASK">I40E_VFPE_CCQPSTATUS1_HMC_PROFILE_MASK</dfn>  I40E_MASK(0x7, I40E_VFPE_CCQPSTATUS1_HMC_PROFILE_SHIFT)</u></td></tr>
<tr><th id="5325">5325</th><td><u>#define <dfn class="macro" id="_M/I40E_VFPE_CCQPSTATUS1_RDMA_EN_VFS_SHIFT" data-ref="_M/I40E_VFPE_CCQPSTATUS1_RDMA_EN_VFS_SHIFT">I40E_VFPE_CCQPSTATUS1_RDMA_EN_VFS_SHIFT</dfn> 16</u></td></tr>
<tr><th id="5326">5326</th><td><u>#define <dfn class="macro" id="_M/I40E_VFPE_CCQPSTATUS1_RDMA_EN_VFS_MASK" data-ref="_M/I40E_VFPE_CCQPSTATUS1_RDMA_EN_VFS_MASK">I40E_VFPE_CCQPSTATUS1_RDMA_EN_VFS_MASK</dfn>  I40E_MASK(0x3F, I40E_VFPE_CCQPSTATUS1_RDMA_EN_VFS_SHIFT)</u></td></tr>
<tr><th id="5327">5327</th><td><u>#define <dfn class="macro" id="_M/I40E_VFPE_CCQPSTATUS1_CCQP_ERR_SHIFT" data-ref="_M/I40E_VFPE_CCQPSTATUS1_CCQP_ERR_SHIFT">I40E_VFPE_CCQPSTATUS1_CCQP_ERR_SHIFT</dfn>    31</u></td></tr>
<tr><th id="5328">5328</th><td><u>#define <dfn class="macro" id="_M/I40E_VFPE_CCQPSTATUS1_CCQP_ERR_MASK" data-ref="_M/I40E_VFPE_CCQPSTATUS1_CCQP_ERR_MASK">I40E_VFPE_CCQPSTATUS1_CCQP_ERR_MASK</dfn>     I40E_MASK(0x1, I40E_VFPE_CCQPSTATUS1_CCQP_ERR_SHIFT)</u></td></tr>
<tr><th id="5329">5329</th><td><u>#define <dfn class="macro" id="_M/I40E_VFPE_CQACK1" data-ref="_M/I40E_VFPE_CQACK1">I40E_VFPE_CQACK1</dfn>              0x0000B000 /* Reset: VFR */</u></td></tr>
<tr><th id="5330">5330</th><td><u>#define <dfn class="macro" id="_M/I40E_VFPE_CQACK1_PECQID_SHIFT" data-ref="_M/I40E_VFPE_CQACK1_PECQID_SHIFT">I40E_VFPE_CQACK1_PECQID_SHIFT</dfn> 0</u></td></tr>
<tr><th id="5331">5331</th><td><u>#define <dfn class="macro" id="_M/I40E_VFPE_CQACK1_PECQID_MASK" data-ref="_M/I40E_VFPE_CQACK1_PECQID_MASK">I40E_VFPE_CQACK1_PECQID_MASK</dfn>  I40E_MASK(0x1FFFF, I40E_VFPE_CQACK1_PECQID_SHIFT)</u></td></tr>
<tr><th id="5332">5332</th><td><u>#define <dfn class="macro" id="_M/I40E_VFPE_CQARM1" data-ref="_M/I40E_VFPE_CQARM1">I40E_VFPE_CQARM1</dfn>              0x0000B400 /* Reset: VFR */</u></td></tr>
<tr><th id="5333">5333</th><td><u>#define <dfn class="macro" id="_M/I40E_VFPE_CQARM1_PECQID_SHIFT" data-ref="_M/I40E_VFPE_CQARM1_PECQID_SHIFT">I40E_VFPE_CQARM1_PECQID_SHIFT</dfn> 0</u></td></tr>
<tr><th id="5334">5334</th><td><u>#define <dfn class="macro" id="_M/I40E_VFPE_CQARM1_PECQID_MASK" data-ref="_M/I40E_VFPE_CQARM1_PECQID_MASK">I40E_VFPE_CQARM1_PECQID_MASK</dfn>  I40E_MASK(0x1FFFF, I40E_VFPE_CQARM1_PECQID_SHIFT)</u></td></tr>
<tr><th id="5335">5335</th><td><u>#define <dfn class="macro" id="_M/I40E_VFPE_CQPDB1" data-ref="_M/I40E_VFPE_CQPDB1">I40E_VFPE_CQPDB1</dfn>              0x0000BC00 /* Reset: VFR */</u></td></tr>
<tr><th id="5336">5336</th><td><u>#define <dfn class="macro" id="_M/I40E_VFPE_CQPDB1_WQHEAD_SHIFT" data-ref="_M/I40E_VFPE_CQPDB1_WQHEAD_SHIFT">I40E_VFPE_CQPDB1_WQHEAD_SHIFT</dfn> 0</u></td></tr>
<tr><th id="5337">5337</th><td><u>#define <dfn class="macro" id="_M/I40E_VFPE_CQPDB1_WQHEAD_MASK" data-ref="_M/I40E_VFPE_CQPDB1_WQHEAD_MASK">I40E_VFPE_CQPDB1_WQHEAD_MASK</dfn>  I40E_MASK(0x7FF, I40E_VFPE_CQPDB1_WQHEAD_SHIFT)</u></td></tr>
<tr><th id="5338">5338</th><td><u>#define <dfn class="macro" id="_M/I40E_VFPE_CQPERRCODES1" data-ref="_M/I40E_VFPE_CQPERRCODES1">I40E_VFPE_CQPERRCODES1</dfn>                      0x00009C00 /* Reset: VFR */</u></td></tr>
<tr><th id="5339">5339</th><td><u>#define <dfn class="macro" id="_M/I40E_VFPE_CQPERRCODES1_CQP_MINOR_CODE_SHIFT" data-ref="_M/I40E_VFPE_CQPERRCODES1_CQP_MINOR_CODE_SHIFT">I40E_VFPE_CQPERRCODES1_CQP_MINOR_CODE_SHIFT</dfn> 0</u></td></tr>
<tr><th id="5340">5340</th><td><u>#define <dfn class="macro" id="_M/I40E_VFPE_CQPERRCODES1_CQP_MINOR_CODE_MASK" data-ref="_M/I40E_VFPE_CQPERRCODES1_CQP_MINOR_CODE_MASK">I40E_VFPE_CQPERRCODES1_CQP_MINOR_CODE_MASK</dfn>  I40E_MASK(0xFFFF, I40E_VFPE_CQPERRCODES1_CQP_MINOR_CODE_SHIFT)</u></td></tr>
<tr><th id="5341">5341</th><td><u>#define <dfn class="macro" id="_M/I40E_VFPE_CQPERRCODES1_CQP_MAJOR_CODE_SHIFT" data-ref="_M/I40E_VFPE_CQPERRCODES1_CQP_MAJOR_CODE_SHIFT">I40E_VFPE_CQPERRCODES1_CQP_MAJOR_CODE_SHIFT</dfn> 16</u></td></tr>
<tr><th id="5342">5342</th><td><u>#define <dfn class="macro" id="_M/I40E_VFPE_CQPERRCODES1_CQP_MAJOR_CODE_MASK" data-ref="_M/I40E_VFPE_CQPERRCODES1_CQP_MAJOR_CODE_MASK">I40E_VFPE_CQPERRCODES1_CQP_MAJOR_CODE_MASK</dfn>  I40E_MASK(0xFFFF, I40E_VFPE_CQPERRCODES1_CQP_MAJOR_CODE_SHIFT)</u></td></tr>
<tr><th id="5343">5343</th><td><u>#define <dfn class="macro" id="_M/I40E_VFPE_CQPTAIL1" data-ref="_M/I40E_VFPE_CQPTAIL1">I40E_VFPE_CQPTAIL1</dfn>                  0x0000A000 /* Reset: VFR */</u></td></tr>
<tr><th id="5344">5344</th><td><u>#define <dfn class="macro" id="_M/I40E_VFPE_CQPTAIL1_WQTAIL_SHIFT" data-ref="_M/I40E_VFPE_CQPTAIL1_WQTAIL_SHIFT">I40E_VFPE_CQPTAIL1_WQTAIL_SHIFT</dfn>     0</u></td></tr>
<tr><th id="5345">5345</th><td><u>#define <dfn class="macro" id="_M/I40E_VFPE_CQPTAIL1_WQTAIL_MASK" data-ref="_M/I40E_VFPE_CQPTAIL1_WQTAIL_MASK">I40E_VFPE_CQPTAIL1_WQTAIL_MASK</dfn>      I40E_MASK(0x7FF, I40E_VFPE_CQPTAIL1_WQTAIL_SHIFT)</u></td></tr>
<tr><th id="5346">5346</th><td><u>#define <dfn class="macro" id="_M/I40E_VFPE_CQPTAIL1_CQP_OP_ERR_SHIFT" data-ref="_M/I40E_VFPE_CQPTAIL1_CQP_OP_ERR_SHIFT">I40E_VFPE_CQPTAIL1_CQP_OP_ERR_SHIFT</dfn> 31</u></td></tr>
<tr><th id="5347">5347</th><td><u>#define <dfn class="macro" id="_M/I40E_VFPE_CQPTAIL1_CQP_OP_ERR_MASK" data-ref="_M/I40E_VFPE_CQPTAIL1_CQP_OP_ERR_MASK">I40E_VFPE_CQPTAIL1_CQP_OP_ERR_MASK</dfn>  I40E_MASK(0x1, I40E_VFPE_CQPTAIL1_CQP_OP_ERR_SHIFT)</u></td></tr>
<tr><th id="5348">5348</th><td><u>#define <dfn class="macro" id="_M/I40E_VFPE_IPCONFIG01" data-ref="_M/I40E_VFPE_IPCONFIG01">I40E_VFPE_IPCONFIG01</dfn>                        0x00008C00 /* Reset: VFR */</u></td></tr>
<tr><th id="5349">5349</th><td><u>#define <dfn class="macro" id="_M/I40E_VFPE_IPCONFIG01_PEIPID_SHIFT" data-ref="_M/I40E_VFPE_IPCONFIG01_PEIPID_SHIFT">I40E_VFPE_IPCONFIG01_PEIPID_SHIFT</dfn>           0</u></td></tr>
<tr><th id="5350">5350</th><td><u>#define <dfn class="macro" id="_M/I40E_VFPE_IPCONFIG01_PEIPID_MASK" data-ref="_M/I40E_VFPE_IPCONFIG01_PEIPID_MASK">I40E_VFPE_IPCONFIG01_PEIPID_MASK</dfn>            I40E_MASK(0xFFFF, I40E_VFPE_IPCONFIG01_PEIPID_SHIFT)</u></td></tr>
<tr><th id="5351">5351</th><td><u>#define <dfn class="macro" id="_M/I40E_VFPE_IPCONFIG01_USEENTIREIDRANGE_SHIFT" data-ref="_M/I40E_VFPE_IPCONFIG01_USEENTIREIDRANGE_SHIFT">I40E_VFPE_IPCONFIG01_USEENTIREIDRANGE_SHIFT</dfn> 16</u></td></tr>
<tr><th id="5352">5352</th><td><u>#define <dfn class="macro" id="_M/I40E_VFPE_IPCONFIG01_USEENTIREIDRANGE_MASK" data-ref="_M/I40E_VFPE_IPCONFIG01_USEENTIREIDRANGE_MASK">I40E_VFPE_IPCONFIG01_USEENTIREIDRANGE_MASK</dfn>  I40E_MASK(0x1, I40E_VFPE_IPCONFIG01_USEENTIREIDRANGE_SHIFT)</u></td></tr>
<tr><th id="5353">5353</th><td><u>#define <dfn class="macro" id="_M/I40E_VFPE_MRTEIDXMASK1" data-ref="_M/I40E_VFPE_MRTEIDXMASK1">I40E_VFPE_MRTEIDXMASK1</dfn>                       0x00009000 /* Reset: VFR */</u></td></tr>
<tr><th id="5354">5354</th><td><u>#define <dfn class="macro" id="_M/I40E_VFPE_MRTEIDXMASK1_MRTEIDXMASKBITS_SHIFT" data-ref="_M/I40E_VFPE_MRTEIDXMASK1_MRTEIDXMASKBITS_SHIFT">I40E_VFPE_MRTEIDXMASK1_MRTEIDXMASKBITS_SHIFT</dfn> 0</u></td></tr>
<tr><th id="5355">5355</th><td><u>#define <dfn class="macro" id="_M/I40E_VFPE_MRTEIDXMASK1_MRTEIDXMASKBITS_MASK" data-ref="_M/I40E_VFPE_MRTEIDXMASK1_MRTEIDXMASKBITS_MASK">I40E_VFPE_MRTEIDXMASK1_MRTEIDXMASKBITS_MASK</dfn>  I40E_MASK(0x1F, I40E_VFPE_MRTEIDXMASK1_MRTEIDXMASKBITS_SHIFT)</u></td></tr>
<tr><th id="5356">5356</th><td><u>#define <dfn class="macro" id="_M/I40E_VFPE_RCVUNEXPECTEDERROR1" data-ref="_M/I40E_VFPE_RCVUNEXPECTEDERROR1">I40E_VFPE_RCVUNEXPECTEDERROR1</dfn>                        0x00009400 /* Reset: VFR */</u></td></tr>
<tr><th id="5357">5357</th><td><u>#define <dfn class="macro" id="_M/I40E_VFPE_RCVUNEXPECTEDERROR1_TCP_RX_UNEXP_ERR_SHIFT" data-ref="_M/I40E_VFPE_RCVUNEXPECTEDERROR1_TCP_RX_UNEXP_ERR_SHIFT">I40E_VFPE_RCVUNEXPECTEDERROR1_TCP_RX_UNEXP_ERR_SHIFT</dfn> 0</u></td></tr>
<tr><th id="5358">5358</th><td><u>#define <dfn class="macro" id="_M/I40E_VFPE_RCVUNEXPECTEDERROR1_TCP_RX_UNEXP_ERR_MASK" data-ref="_M/I40E_VFPE_RCVUNEXPECTEDERROR1_TCP_RX_UNEXP_ERR_MASK">I40E_VFPE_RCVUNEXPECTEDERROR1_TCP_RX_UNEXP_ERR_MASK</dfn>  I40E_MASK(0xFFFFFF, I40E_VFPE_RCVUNEXPECTEDERROR1_TCP_RX_UNEXP_ERR_SHIFT)</u></td></tr>
<tr><th id="5359">5359</th><td><u>#define <dfn class="macro" id="_M/I40E_VFPE_TCPNOWTIMER1" data-ref="_M/I40E_VFPE_TCPNOWTIMER1">I40E_VFPE_TCPNOWTIMER1</dfn>               0x0000A800 /* Reset: VFR */</u></td></tr>
<tr><th id="5360">5360</th><td><u>#define <dfn class="macro" id="_M/I40E_VFPE_TCPNOWTIMER1_TCP_NOW_SHIFT" data-ref="_M/I40E_VFPE_TCPNOWTIMER1_TCP_NOW_SHIFT">I40E_VFPE_TCPNOWTIMER1_TCP_NOW_SHIFT</dfn> 0</u></td></tr>
<tr><th id="5361">5361</th><td><u>#define <dfn class="macro" id="_M/I40E_VFPE_TCPNOWTIMER1_TCP_NOW_MASK" data-ref="_M/I40E_VFPE_TCPNOWTIMER1_TCP_NOW_MASK">I40E_VFPE_TCPNOWTIMER1_TCP_NOW_MASK</dfn>  I40E_MASK(0xFFFFFFFF, I40E_VFPE_TCPNOWTIMER1_TCP_NOW_SHIFT)</u></td></tr>
<tr><th id="5362">5362</th><td><u>#define <dfn class="macro" id="_M/I40E_VFPE_WQEALLOC1" data-ref="_M/I40E_VFPE_WQEALLOC1">I40E_VFPE_WQEALLOC1</dfn>                      0x0000C000 /* Reset: VFR */</u></td></tr>
<tr><th id="5363">5363</th><td><u>#define <dfn class="macro" id="_M/I40E_VFPE_WQEALLOC1_PEQPID_SHIFT" data-ref="_M/I40E_VFPE_WQEALLOC1_PEQPID_SHIFT">I40E_VFPE_WQEALLOC1_PEQPID_SHIFT</dfn>         0</u></td></tr>
<tr><th id="5364">5364</th><td><u>#define <dfn class="macro" id="_M/I40E_VFPE_WQEALLOC1_PEQPID_MASK" data-ref="_M/I40E_VFPE_WQEALLOC1_PEQPID_MASK">I40E_VFPE_WQEALLOC1_PEQPID_MASK</dfn>          I40E_MASK(0x3FFFF, I40E_VFPE_WQEALLOC1_PEQPID_SHIFT)</u></td></tr>
<tr><th id="5365">5365</th><td><u>#define <dfn class="macro" id="_M/I40E_VFPE_WQEALLOC1_WQE_DESC_INDEX_SHIFT" data-ref="_M/I40E_VFPE_WQEALLOC1_WQE_DESC_INDEX_SHIFT">I40E_VFPE_WQEALLOC1_WQE_DESC_INDEX_SHIFT</dfn> 20</u></td></tr>
<tr><th id="5366">5366</th><td><u>#define <dfn class="macro" id="_M/I40E_VFPE_WQEALLOC1_WQE_DESC_INDEX_MASK" data-ref="_M/I40E_VFPE_WQEALLOC1_WQE_DESC_INDEX_MASK">I40E_VFPE_WQEALLOC1_WQE_DESC_INDEX_MASK</dfn>  I40E_MASK(0xFFF, I40E_VFPE_WQEALLOC1_WQE_DESC_INDEX_SHIFT)</u></td></tr>
<tr><th id="5367">5367</th><td></td></tr>
<tr><th id="5368">5368</th><td><u>#<span data-ppcond="34">endif</span> /* _I40E_REGISTER_H_ */</u></td></tr>
<tr><th id="5369">5369</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='i40e_adminq.c.html'>dpdk_18.05/drivers/net/i40e/base/i40e_adminq.c</a><br/>Generated on <em>2018-Jul-25</em> from project dpdk_18.05 revision <em>18.05</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
