--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml counter.twx counter.ncd -o counter.twr counter.pcf

Design file:              counter.ncd
Physical constraint file: counter.pcf
Device,package,speed:     xc6slx9,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "clk_BUFGP/IBUFG" PERIOD = 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1772 paths analyzed, 231 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.671ns.
--------------------------------------------------------------------------------

Paths for end point button1_count_28 (SLICE_X16Y40.CE), 32 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.329ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button1_count_2 (FF)
  Destination:          button1_count_28 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.610ns (Levels of Logic = 2)
  Clock Path Skew:      -0.026ns (0.231 - 0.257)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button1_count_2 to button1_count_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y33.CQ      Tcko                  0.447   button1_count<3>
                                                       button1_count_2
    SLICE_X17Y36.C2      net (fanout=3)        0.792   button1_count<2>
    SLICE_X17Y36.C       Tilo                  0.259   button_click<31>11
                                                       button_click<31>15_SW0
    SLICE_X17Y36.B1      net (fanout=1)        0.581   N4
    SLICE_X17Y36.B       Tilo                  0.259   button_click<31>11
                                                       button_done_inv
    SLICE_X16Y40.CE      net (fanout=8)        0.941   button_done_inv
    SLICE_X16Y40.CLK     Tceck                 0.331   button1_count<31>
                                                       button1_count_28
    -------------------------------------------------  ---------------------------
    Total                                      3.610ns (1.296ns logic, 2.314ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.329ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button1_count_9 (FF)
  Destination:          button1_count_28 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.613ns (Levels of Logic = 2)
  Clock Path Skew:      -0.023ns (0.231 - 0.254)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button1_count_9 to button1_count_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y35.BQ      Tcko                  0.447   button1_count<11>
                                                       button1_count_9
    SLICE_X17Y35.A1      net (fanout=2)        0.769   button1_count<9>
    SLICE_X17Y35.A       Tilo                  0.259   button_click<31>12
                                                       button_click<31>12
    SLICE_X17Y36.B2      net (fanout=2)        0.607   button_click<31>12
    SLICE_X17Y36.B       Tilo                  0.259   button_click<31>11
                                                       button_done_inv
    SLICE_X16Y40.CE      net (fanout=8)        0.941   button_done_inv
    SLICE_X16Y40.CLK     Tceck                 0.331   button1_count<31>
                                                       button1_count_28
    -------------------------------------------------  ---------------------------
    Total                                      3.613ns (1.296ns logic, 2.317ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.337ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button1_count_3 (FF)
  Destination:          button1_count_28 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.602ns (Levels of Logic = 2)
  Clock Path Skew:      -0.026ns (0.231 - 0.257)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button1_count_3 to button1_count_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y33.DQ      Tcko                  0.447   button1_count<3>
                                                       button1_count_3
    SLICE_X17Y36.C1      net (fanout=3)        0.784   button1_count<3>
    SLICE_X17Y36.C       Tilo                  0.259   button_click<31>11
                                                       button_click<31>15_SW0
    SLICE_X17Y36.B1      net (fanout=1)        0.581   N4
    SLICE_X17Y36.B       Tilo                  0.259   button_click<31>11
                                                       button_done_inv
    SLICE_X16Y40.CE      net (fanout=8)        0.941   button_done_inv
    SLICE_X16Y40.CLK     Tceck                 0.331   button1_count<31>
                                                       button1_count_28
    -------------------------------------------------  ---------------------------
    Total                                      3.602ns (1.296ns logic, 2.306ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------

Paths for end point button1_count_30 (SLICE_X16Y40.CE), 32 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.365ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button1_count_2 (FF)
  Destination:          button1_count_30 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.574ns (Levels of Logic = 2)
  Clock Path Skew:      -0.026ns (0.231 - 0.257)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button1_count_2 to button1_count_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y33.CQ      Tcko                  0.447   button1_count<3>
                                                       button1_count_2
    SLICE_X17Y36.C2      net (fanout=3)        0.792   button1_count<2>
    SLICE_X17Y36.C       Tilo                  0.259   button_click<31>11
                                                       button_click<31>15_SW0
    SLICE_X17Y36.B1      net (fanout=1)        0.581   N4
    SLICE_X17Y36.B       Tilo                  0.259   button_click<31>11
                                                       button_done_inv
    SLICE_X16Y40.CE      net (fanout=8)        0.941   button_done_inv
    SLICE_X16Y40.CLK     Tceck                 0.295   button1_count<31>
                                                       button1_count_30
    -------------------------------------------------  ---------------------------
    Total                                      3.574ns (1.260ns logic, 2.314ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.365ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button1_count_9 (FF)
  Destination:          button1_count_30 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.577ns (Levels of Logic = 2)
  Clock Path Skew:      -0.023ns (0.231 - 0.254)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button1_count_9 to button1_count_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y35.BQ      Tcko                  0.447   button1_count<11>
                                                       button1_count_9
    SLICE_X17Y35.A1      net (fanout=2)        0.769   button1_count<9>
    SLICE_X17Y35.A       Tilo                  0.259   button_click<31>12
                                                       button_click<31>12
    SLICE_X17Y36.B2      net (fanout=2)        0.607   button_click<31>12
    SLICE_X17Y36.B       Tilo                  0.259   button_click<31>11
                                                       button_done_inv
    SLICE_X16Y40.CE      net (fanout=8)        0.941   button_done_inv
    SLICE_X16Y40.CLK     Tceck                 0.295   button1_count<31>
                                                       button1_count_30
    -------------------------------------------------  ---------------------------
    Total                                      3.577ns (1.260ns logic, 2.317ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.373ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button1_count_3 (FF)
  Destination:          button1_count_30 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.566ns (Levels of Logic = 2)
  Clock Path Skew:      -0.026ns (0.231 - 0.257)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button1_count_3 to button1_count_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y33.DQ      Tcko                  0.447   button1_count<3>
                                                       button1_count_3
    SLICE_X17Y36.C1      net (fanout=3)        0.784   button1_count<3>
    SLICE_X17Y36.C       Tilo                  0.259   button_click<31>11
                                                       button_click<31>15_SW0
    SLICE_X17Y36.B1      net (fanout=1)        0.581   N4
    SLICE_X17Y36.B       Tilo                  0.259   button_click<31>11
                                                       button_done_inv
    SLICE_X16Y40.CE      net (fanout=8)        0.941   button_done_inv
    SLICE_X16Y40.CLK     Tceck                 0.295   button1_count<31>
                                                       button1_count_30
    -------------------------------------------------  ---------------------------
    Total                                      3.566ns (1.260ns logic, 2.306ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------

Paths for end point button1_count_31 (SLICE_X16Y40.CE), 32 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.369ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button1_count_2 (FF)
  Destination:          button1_count_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.570ns (Levels of Logic = 2)
  Clock Path Skew:      -0.026ns (0.231 - 0.257)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button1_count_2 to button1_count_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y33.CQ      Tcko                  0.447   button1_count<3>
                                                       button1_count_2
    SLICE_X17Y36.C2      net (fanout=3)        0.792   button1_count<2>
    SLICE_X17Y36.C       Tilo                  0.259   button_click<31>11
                                                       button_click<31>15_SW0
    SLICE_X17Y36.B1      net (fanout=1)        0.581   N4
    SLICE_X17Y36.B       Tilo                  0.259   button_click<31>11
                                                       button_done_inv
    SLICE_X16Y40.CE      net (fanout=8)        0.941   button_done_inv
    SLICE_X16Y40.CLK     Tceck                 0.291   button1_count<31>
                                                       button1_count_31
    -------------------------------------------------  ---------------------------
    Total                                      3.570ns (1.256ns logic, 2.314ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.369ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button1_count_9 (FF)
  Destination:          button1_count_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.573ns (Levels of Logic = 2)
  Clock Path Skew:      -0.023ns (0.231 - 0.254)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button1_count_9 to button1_count_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y35.BQ      Tcko                  0.447   button1_count<11>
                                                       button1_count_9
    SLICE_X17Y35.A1      net (fanout=2)        0.769   button1_count<9>
    SLICE_X17Y35.A       Tilo                  0.259   button_click<31>12
                                                       button_click<31>12
    SLICE_X17Y36.B2      net (fanout=2)        0.607   button_click<31>12
    SLICE_X17Y36.B       Tilo                  0.259   button_click<31>11
                                                       button_done_inv
    SLICE_X16Y40.CE      net (fanout=8)        0.941   button_done_inv
    SLICE_X16Y40.CLK     Tceck                 0.291   button1_count<31>
                                                       button1_count_31
    -------------------------------------------------  ---------------------------
    Total                                      3.573ns (1.256ns logic, 2.317ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.377ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button1_count_3 (FF)
  Destination:          button1_count_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.562ns (Levels of Logic = 2)
  Clock Path Skew:      -0.026ns (0.231 - 0.257)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button1_count_3 to button1_count_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y33.DQ      Tcko                  0.447   button1_count<3>
                                                       button1_count_3
    SLICE_X17Y36.C1      net (fanout=3)        0.784   button1_count<3>
    SLICE_X17Y36.C       Tilo                  0.259   button_click<31>11
                                                       button_click<31>15_SW0
    SLICE_X17Y36.B1      net (fanout=1)        0.581   N4
    SLICE_X17Y36.B       Tilo                  0.259   button_click<31>11
                                                       button_done_inv
    SLICE_X16Y40.CE      net (fanout=8)        0.941   button_done_inv
    SLICE_X16Y40.CLK     Tceck                 0.291   button1_count<31>
                                                       button1_count_31
    -------------------------------------------------  ---------------------------
    Total                                      3.562ns (1.256ns logic, 2.306ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------

Hold Paths: NET "clk_BUFGP/IBUFG" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point counter_15 (SLICE_X10Y47.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.459ns (requirement - (clock path skew + uncertainty - data path))
  Source:               counter_15 (FF)
  Destination:          counter_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.459ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: counter_15 to counter_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y47.DQ      Tcko                  0.200   counter<15>
                                                       counter_15
    SLICE_X10Y47.D6      net (fanout=2)        0.022   counter<15>
    SLICE_X10Y47.CLK     Tah         (-Th)    -0.237   counter<15>
                                                       counter<15>_rt
                                                       Mcount_counter_xor<15>
                                                       counter_15
    -------------------------------------------------  ---------------------------
    Total                                      0.459ns (0.437ns logic, 0.022ns route)
                                                       (95.2% logic, 4.8% route)

--------------------------------------------------------------------------------

Paths for end point counter_5 (SLICE_X10Y45.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.509ns (requirement - (clock path skew + uncertainty - data path))
  Source:               counter_5 (FF)
  Destination:          counter_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.509ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: counter_5 to counter_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y45.BQ      Tcko                  0.200   counter<7>
                                                       counter_5
    SLICE_X10Y45.B5      net (fanout=2)        0.075   counter<5>
    SLICE_X10Y45.CLK     Tah         (-Th)    -0.234   counter<7>
                                                       counter<5>_rt
                                                       Mcount_counter_cy<7>
                                                       counter_5
    -------------------------------------------------  ---------------------------
    Total                                      0.509ns (0.434ns logic, 0.075ns route)
                                                       (85.3% logic, 14.7% route)

--------------------------------------------------------------------------------

Paths for end point counter_9 (SLICE_X10Y46.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.509ns (requirement - (clock path skew + uncertainty - data path))
  Source:               counter_9 (FF)
  Destination:          counter_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.509ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: counter_9 to counter_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y46.BQ      Tcko                  0.200   counter<11>
                                                       counter_9
    SLICE_X10Y46.B5      net (fanout=2)        0.075   counter<9>
    SLICE_X10Y46.CLK     Tah         (-Th)    -0.234   counter<11>
                                                       counter<9>_rt
                                                       Mcount_counter_cy<11>
                                                       counter_9
    -------------------------------------------------  ---------------------------
    Total                                      0.509ns (0.434ns logic, 0.075ns route)
                                                       (85.3% logic, 14.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk_BUFGP/IBUFG" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 8.361ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: outleds_0/CLK0
  Logical resource: outleds_0/CK0
  Location pin: OLOGIC_X12Y12.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 8.361ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: outleds_1/CLK0
  Logical resource: outleds_1/CK0
  Location pin: OLOGIC_X12Y13.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.671|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1772 paths, 0 nets, and 151 connections

Design statistics:
   Minimum period:   3.671ns{1}   (Maximum frequency: 272.405MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Sep 23 21:46:10 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 390 MB



