Warning: liberty_arcs_one2one.lib line 48, timing port A and related port Y are different sizes.
Warning: liberty_arcs_one2one.lib line 76, timing port A and related port Y are different sizes.
TEST 1:
Startpoint: a[0] (input port clocked by clk)
Endpoint: y[0] (output port clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 v input external delay
   0.00    0.00 v a[0] (in)
   1.00    1.00 ^ partial_wide_inv_cell/Y[0] (inv_8_to_4)
   0.00    1.00 ^ y[0] (out)
           1.00   data arrival time

   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
   0.00    0.00   output external delay
           0.00   data required time
---------------------------------------------------------
           0.00   data required time
          -1.00   data arrival time
---------------------------------------------------------
          -1.00   slack (VIOLATED)


Startpoint: a[1] (input port clocked by clk)
Endpoint: y[1] (output port clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 v input external delay
   0.00    0.00 v a[1] (in)
   1.00    1.00 ^ partial_wide_inv_cell/Y[1] (inv_8_to_4)
   0.00    1.00 ^ y[1] (out)
           1.00   data arrival time

   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
   0.00    0.00   output external delay
           0.00   data required time
---------------------------------------------------------
           0.00   data required time
          -1.00   data arrival time
---------------------------------------------------------
          -1.00   slack (VIOLATED)


Startpoint: a[2] (input port clocked by clk)
Endpoint: y[2] (output port clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 v input external delay
   0.00    0.00 v a[2] (in)
   1.00    1.00 ^ partial_wide_inv_cell/Y[2] (inv_8_to_4)
   0.00    1.00 ^ y[2] (out)
           1.00   data arrival time

   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
   0.00    0.00   output external delay
           0.00   data required time
---------------------------------------------------------
           0.00   data required time
          -1.00   data arrival time
---------------------------------------------------------
          -1.00   slack (VIOLATED)


Startpoint: a[3] (input port clocked by clk)
Endpoint: y[3] (output port clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 v input external delay
   0.00    0.00 v a[3] (in)
   1.00    1.00 ^ partial_wide_inv_cell/Y[3] (inv_8_to_4)
   0.00    1.00 ^ y[3] (out)
           1.00   data arrival time

   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
   0.00    0.00   output external delay
           0.00   data required time
---------------------------------------------------------
           0.00   data required time
          -1.00   data arrival time
---------------------------------------------------------
          -1.00   slack (VIOLATED)


TEST 2:
Startpoint: a[0] (input port clocked by clk)
Endpoint: y[0] (output port clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 v input external delay
   0.00    0.00 v a[0] (in)
   1.00    1.00 ^ partial_wide_inv_cell/Y[0] (inv_4_to_8)
   0.00    1.00 ^ y[0] (out)
           1.00   data arrival time

   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
   0.00    0.00   output external delay
           0.00   data required time
---------------------------------------------------------
           0.00   data required time
          -1.00   data arrival time
---------------------------------------------------------
          -1.00   slack (VIOLATED)


Startpoint: a[1] (input port clocked by clk)
Endpoint: y[1] (output port clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 v input external delay
   0.00    0.00 v a[1] (in)
   1.00    1.00 ^ partial_wide_inv_cell/Y[1] (inv_4_to_8)
   0.00    1.00 ^ y[1] (out)
           1.00   data arrival time

   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
   0.00    0.00   output external delay
           0.00   data required time
---------------------------------------------------------
           0.00   data required time
          -1.00   data arrival time
---------------------------------------------------------
          -1.00   slack (VIOLATED)


Startpoint: a[2] (input port clocked by clk)
Endpoint: y[2] (output port clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 v input external delay
   0.00    0.00 v a[2] (in)
   1.00    1.00 ^ partial_wide_inv_cell/Y[2] (inv_4_to_8)
   0.00    1.00 ^ y[2] (out)
           1.00   data arrival time

   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
   0.00    0.00   output external delay
           0.00   data required time
---------------------------------------------------------
           0.00   data required time
          -1.00   data arrival time
---------------------------------------------------------
          -1.00   slack (VIOLATED)


Startpoint: a[3] (input port clocked by clk)
Endpoint: y[3] (output port clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 v input external delay
   0.00    0.00 v a[3] (in)
   1.00    1.00 ^ partial_wide_inv_cell/Y[3] (inv_4_to_8)
   0.00    1.00 ^ y[3] (out)
           1.00   data arrival time

   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
   0.00    0.00   output external delay
           0.00   data required time
---------------------------------------------------------
           0.00   data required time
          -1.00   data arrival time
---------------------------------------------------------
          -1.00   slack (VIOLATED)


