{"sections":[],"hierarchy":{"paths":[["doc:\/\/CoreAVR\/documentation\/CoreAVR","doc:\/\/CoreAVR\/documentation\/CoreAVR\/UARTPort"]]},"kind":"symbol","identifier":{"interfaceLanguage":"swift","url":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/UARTPort\/txComplete"},"schemaVersion":{"major":0,"minor":3,"patch":0},"primaryContentSections":[{"kind":"declarations","declarations":[{"languages":["swift"],"platforms":["macOS"],"tokens":[{"text":"static","kind":"keyword"},{"text":" ","kind":"text"},{"text":"var","kind":"keyword"},{"text":" ","kind":"text"},{"kind":"identifier","text":"txComplete"},{"text":": ","kind":"text"},{"preciseIdentifier":"s:Sb","text":"Bool","kind":"typeIdentifier"},{"kind":"text","text":" { "},{"text":"get","kind":"keyword"},{"text":" ","kind":"text"},{"text":"set","kind":"keyword"},{"text":" }","kind":"text"}]}]}],"metadata":{"title":"txComplete","externalID":"s:7CoreAVR8UARTPortPAAE10txCompleteSbvpZ","modules":[{"name":"CoreAVR"}],"role":"symbol","symbolKind":"property","fragments":[{"text":"static","kind":"keyword"},{"text":" ","kind":"text"},{"text":"var","kind":"keyword"},{"text":" ","kind":"text"},{"kind":"identifier","text":"txComplete"},{"text":": ","kind":"text"},{"kind":"typeIdentifier","preciseIdentifier":"s:Sb","text":"Bool"}],"extendedModule":"CoreAVR","roleHeading":"Type Property"},"abstract":[{"type":"text","text":"UTXCn is Bit 6 on UCSRnA. See Section 20.11.2."}],"variants":[{"traits":[{"interfaceLanguage":"swift"}],"paths":["\/documentation\/coreavr\/uartport\/txcomplete"]}],"references":{"doc://CoreAVR/documentation/CoreAVR":{"abstract":[],"type":"topic","role":"collection","title":"CoreAVR","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR","kind":"symbol","url":"\/documentation\/coreavr"},"doc://CoreAVR/documentation/CoreAVR/UARTPort/txComplete":{"role":"symbol","abstract":[{"type":"text","text":"UTXCn is Bit 6 on UCSRnA. See Section 20.11.2."}],"kind":"symbol","fragments":[{"kind":"keyword","text":"static"},{"kind":"text","text":" "},{"kind":"keyword","text":"var"},{"text":" ","kind":"text"},{"kind":"identifier","text":"txComplete"},{"text":": ","kind":"text"},{"preciseIdentifier":"s:Sb","text":"Bool","kind":"typeIdentifier"}],"title":"txComplete","type":"topic","url":"\/documentation\/coreavr\/uartport\/txcomplete","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/UARTPort\/txComplete"},"doc://CoreAVR/documentation/CoreAVR/UARTPort":{"abstract":[],"fragments":[{"text":"protocol","kind":"keyword"},{"kind":"text","text":" "},{"text":"UARTPort","kind":"identifier"}],"kind":"symbol","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/UARTPort","title":"UARTPort","type":"topic","role":"symbol","navigatorTitle":[{"kind":"identifier","text":"UARTPort"}],"url":"\/documentation\/coreavr\/uartport"}}}