$date
  Mon Nov  8 11:41:12 2021
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module xnorgate_tb $end
$var reg 1 ! a $end
$var reg 1 " b $end
$var reg 1 # c $end
$scope module xnor_g $end
$var reg 1 $ input1 $end
$var reg 1 % input2 $end
$var reg 1 & xnor_result $end
$var reg 1 ' or1 $end
$var reg 1 ( or2 $end
$var reg 1 ) or3 $end
$var reg 1 * or4 $end
$var reg 1 + nor1 $end
$var reg 1 , nor2 $end
$var reg 1 - nor3 $end
$var reg 1 . xnor_gate $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
0"
1#
0$
0%
1&
0'
1(
1)
0*
1+
0,
0-
1.
#10000000
1"
0#
1%
0&
1'
0(
1*
0+
1,
0.
#20000000
1!
0"
1$
0%
1(
0)
0,
1-
#30000000
1"
1#
1%
1&
1)
0*
0-
1.
#40000000
X!
W"
X#
X$
W%
X&
X'
X(
X)
X*
X+
X,
X-
X.
#50000000
