{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1431846455312 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE0 EP3C16F484C6 " "Selected device EP3C16F484C6 for design \"DE0\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1431846455331 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1431846455418 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1431846455453 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1431846455453 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1431846456511 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1431846456568 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C6 " "Device EP3C40F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1431846458170 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F484C6 " "Device EP3C55F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1431846458170 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C6 " "Device EP3C80F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1431846458170 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1431846458170 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 913 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1431846458366 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 915 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1431846458366 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 917 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1431846458366 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 919 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1431846458366 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1431846458366 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1431846458416 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1431846462682 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DE0.sdc " "Synopsys Design Constraints File file not found: 'DE0.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1431846462686 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1431846462687 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "instr0\|DO_NORMAL_RESET~2\|combout " "Node \"instr0\|DO_NORMAL_RESET~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431846462693 ""} { "Warning" "WSTA_SCC_NODE" "instr0\|DO_NORMAL_RESET~2\|datad " "Node \"instr0\|DO_NORMAL_RESET~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431846462693 ""}  } { { "INSTRUCTION_READER.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/INSTRUCTION_READER.vhd" 118 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1431846462693 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1431846462697 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1431846462699 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1431846462701 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN G21 (CLK4, DIFFCLK_2p)) " "Automatically promoted node CLOCK_50~input (placed in PIN G21 (CLK4, DIFFCLK_2p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1431846462745 ""}  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 14 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { CLOCK_50~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 908 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1431846462745 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CONTROLLER_FSM:contr0\|INCR_INSTR_NUMBER_NE  " "Automatically promoted node CONTROLLER_FSM:contr0\|INCR_INSTR_NUMBER_NE " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1431846462746 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LEDG\[8\]~output " "Destination node LEDG\[8\]~output" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 15 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LEDG[8]~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 665 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1431846462746 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1431846462746 ""}  } { { "CONTROLLER_FSM.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/CONTROLLER_FSM.vhd" 37 -1 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 469 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1431846462746 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK_SOURCE:clk0\|CPU_CLK_SIG  " "Automatically promoted node CLK_SOURCE:clk0\|CPU_CLK_SIG " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1431846462746 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CLK_SOURCE:clk0\|CPU_CLK_SIG~0 " "Destination node CLK_SOURCE:clk0\|CPU_CLK_SIG~0" {  } { { "CLK_SOURCE.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/CLK_SOURCE.vhd" 24 -1 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { CLK_SOURCE:clk0|CPU_CLK_SIG~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 581 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1431846462746 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LEDG\[9\]~output " "Destination node LEDG\[9\]~output" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 15 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LEDG[9]~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 666 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1431846462746 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1431846462746 ""}  } { { "CLK_SOURCE.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/CLK_SOURCE.vhd" 24 -1 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { CLK_SOURCE:clk0|CPU_CLK_SIG } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 465 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1431846462746 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1431846463537 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1431846463540 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1431846463541 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1431846463544 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1431846463549 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1431846463551 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1431846463552 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1431846463553 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1431846463582 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1431846463584 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1431846463584 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:06 " "Fitter preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1431846464626 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1431846467101 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1431846467277 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1431846467307 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1431846468107 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1431846468107 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1431846468876 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y20 X9_Y29 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y20 to location X9_Y29" {  } { { "loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y20 to location X9_Y29"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y20 to location X9_Y29"} 0 20 10 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1431846470227 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1431846470227 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1431846471499 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1431846471500 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1431846471500 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.53 " "Total time spent on timing analysis during the Fitter is 0.53 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1431846471526 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1431846471610 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1431846472241 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1431846472298 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1431846472619 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1431846473964 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "190 Cyclone III " "190 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone III Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[0\] 3.3-V LVTTL J6 " "Pin SW\[0\] uses I/O standard 3.3-V LVTTL at J6" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { SW[0] } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 16 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SW[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 195 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1431846475370 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[1\] 3.3-V LVTTL H5 " "Pin SW\[1\] uses I/O standard 3.3-V LVTTL at H5" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { SW[1] } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 16 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SW[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 196 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1431846475370 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[2\] 3.3-V LVTTL H6 " "Pin SW\[2\] uses I/O standard 3.3-V LVTTL at H6" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { SW[2] } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 16 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SW[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 197 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1431846475370 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[3\] 3.3-V LVTTL G4 " "Pin SW\[3\] uses I/O standard 3.3-V LVTTL at G4" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { SW[3] } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 16 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SW[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 198 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1431846475370 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[4\] 3.3-V LVTTL G5 " "Pin SW\[4\] uses I/O standard 3.3-V LVTTL at G5" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { SW[4] } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 16 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SW[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 199 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1431846475370 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[5\] 3.3-V LVTTL J7 " "Pin SW\[5\] uses I/O standard 3.3-V LVTTL at J7" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { SW[5] } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 16 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SW[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 200 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1431846475370 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[6\] 3.3-V LVTTL H7 " "Pin SW\[6\] uses I/O standard 3.3-V LVTTL at H7" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { SW[6] } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 16 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SW[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 201 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1431846475370 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[7\] 3.3-V LVTTL E3 " "Pin SW\[7\] uses I/O standard 3.3-V LVTTL at E3" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { SW[7] } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 16 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SW[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 202 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1431846475370 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[8\] 3.3-V LVTTL E4 " "Pin SW\[8\] uses I/O standard 3.3-V LVTTL at E4" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { SW[8] } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 16 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SW[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 203 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1431846475370 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[9\] 3.3-V LVTTL D2 " "Pin SW\[9\] uses I/O standard 3.3-V LVTTL at D2" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { SW[9] } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 16 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SW[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 204 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1431846475370 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BUTTON\[2\] 3.3-V LVTTL F1 " "Pin BUTTON\[2\] uses I/O standard 3.3-V LVTTL at F1" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { BUTTON[2] } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "BUTTON\[2\]" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 17 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { BUTTON[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 205 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1431846475370 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BUTTON\[1\] 3.3-V LVTTL G3 " "Pin BUTTON\[1\] uses I/O standard 3.3-V LVTTL at G3" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { BUTTON[1] } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "BUTTON\[1\]" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 17 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { BUTTON[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 206 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1431846475370 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_KBCLK 3.3-V LVTTL P22 " "Pin PS2_KBCLK uses I/O standard 3.3-V LVTTL at P22" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { PS2_KBCLK } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_KBCLK" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 32 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { PS2_KBCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 403 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1431846475370 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_KBDAT 3.3-V LVTTL P21 " "Pin PS2_KBDAT uses I/O standard 3.3-V LVTTL at P21" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { PS2_KBDAT } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_KBDAT" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 33 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { PS2_KBDAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 404 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1431846475370 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_MSCLK 3.3-V LVTTL R21 " "Pin PS2_MSCLK uses I/O standard 3.3-V LVTTL at R21" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { PS2_MSCLK } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_MSCLK" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 34 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { PS2_MSCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 405 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1431846475370 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_MSDAT 3.3-V LVTTL R22 " "Pin PS2_MSDAT uses I/O standard 3.3-V LVTTL at R22" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { PS2_MSDAT } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_MSDAT" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 35 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { PS2_MSDAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 406 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1431846475370 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "UART_RXD 3.3-V LVTTL U22 " "Pin UART_RXD uses I/O standard 3.3-V LVTTL at U22" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { UART_RXD } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 37 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { UART_RXD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 407 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1431846475370 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "UART_TXD 3.3-V LVTTL U21 " "Pin UART_TXD uses I/O standard 3.3-V LVTTL at U21" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { UART_TXD } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "UART_TXD" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 38 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { UART_TXD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 408 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1431846475370 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "UART_RTS 3.3-V LVTTL V22 " "Pin UART_RTS uses I/O standard 3.3-V LVTTL at V22" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { UART_RTS } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "UART_RTS" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 39 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { UART_RTS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 409 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1431846475370 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "UART_CTS 3.3-V LVTTL V21 " "Pin UART_CTS uses I/O standard 3.3-V LVTTL at V21" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { UART_CTS } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "UART_CTS" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 40 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { UART_CTS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 410 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1431846475370 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_CLK 3.3-V LVTTL Y21 " "Pin SD_CLK uses I/O standard 3.3-V LVTTL at Y21" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { SD_CLK } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_CLK" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 42 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SD_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 411 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1431846475370 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_CMD 3.3-V LVTTL Y22 " "Pin SD_CMD uses I/O standard 3.3-V LVTTL at Y22" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { SD_CMD } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 43 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SD_CMD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 412 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1431846475370 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT0 3.3-V LVTTL AA22 " "Pin SD_DAT0 uses I/O standard 3.3-V LVTTL at AA22" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { SD_DAT0 } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_DAT0" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 44 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SD_DAT0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 413 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1431846475370 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT3 3.3-V LVTTL W21 " "Pin SD_DAT3 uses I/O standard 3.3-V LVTTL at W21" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { SD_DAT3 } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_DAT3" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 45 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SD_DAT3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 414 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1431846475370 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_WP_N 3.3-V LVTTL W20 " "Pin SD_WP_N uses I/O standard 3.3-V LVTTL at W20" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { SD_WP_N } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_WP_N" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 46 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SD_WP_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 415 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1431846475370 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_RW 3.3-V LVTTL E22 " "Pin LCD_RW uses I/O standard 3.3-V LVTTL at E22" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { LCD_RW } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_RW" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 48 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LCD_RW } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 416 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1431846475370 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_RS 3.3-V LVTTL F22 " "Pin LCD_RS uses I/O standard 3.3-V LVTTL at F22" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { LCD_RS } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_RS" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 49 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LCD_RS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 417 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1431846475370 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_EN 3.3-V LVTTL E21 " "Pin LCD_EN uses I/O standard 3.3-V LVTTL at E21" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { LCD_EN } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_EN" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 50 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LCD_EN } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 418 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1431846475370 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_BLON 3.3-V LVTTL F21 " "Pin LCD_BLON uses I/O standard 3.3-V LVTTL at F21" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { LCD_BLON } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_BLON" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 51 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LCD_BLON } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 419 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1431846475370 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "VGA_HS 3.3-V LVTTL L21 " "Pin VGA_HS uses I/O standard 3.3-V LVTTL at L21" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { VGA_HS } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_HS" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 53 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { VGA_HS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 420 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1431846475370 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "VGA_VS 3.3-V LVTTL L22 " "Pin VGA_VS uses I/O standard 3.3-V LVTTL at L22" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { VGA_VS } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_VS" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 54 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { VGA_VS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 421 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1431846475370 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_CAS_N 3.3-V LVTTL G8 " "Pin DRAM_CAS_N uses I/O standard 3.3-V LVTTL at G8" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { DRAM_CAS_N } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 61 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_CAS_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 426 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1431846475370 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_CS_N 3.3-V LVTTL G7 " "Pin DRAM_CS_N uses I/O standard 3.3-V LVTTL at G7" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { DRAM_CS_N } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 62 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_CS_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 427 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1431846475370 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_CLK 3.3-V LVTTL E5 " "Pin DRAM_CLK uses I/O standard 3.3-V LVTTL at E5" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { DRAM_CLK } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 63 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 428 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1431846475370 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_CKE 3.3-V LVTTL E6 " "Pin DRAM_CKE uses I/O standard 3.3-V LVTTL at E6" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { DRAM_CKE } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 64 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_CKE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 429 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1431846475370 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_BA_0 3.3-V LVTTL B5 " "Pin DRAM_BA_0 uses I/O standard 3.3-V LVTTL at B5" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { DRAM_BA_0 } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_BA_0" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 65 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_BA_0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 430 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1431846475370 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_BA_1 3.3-V LVTTL A4 " "Pin DRAM_BA_1 uses I/O standard 3.3-V LVTTL at A4" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { DRAM_BA_1 } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_BA_1" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 66 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_BA_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 431 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1431846475370 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_LDQM 3.3-V LVTTL E7 " "Pin DRAM_LDQM uses I/O standard 3.3-V LVTTL at E7" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { DRAM_LDQM } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_LDQM" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 67 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_LDQM } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 432 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1431846475370 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_UDQM 3.3-V LVTTL B8 " "Pin DRAM_UDQM uses I/O standard 3.3-V LVTTL at B8" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { DRAM_UDQM } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_UDQM" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 68 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_UDQM } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 433 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1431846475370 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_RAS_N 3.3-V LVTTL F7 " "Pin DRAM_RAS_N uses I/O standard 3.3-V LVTTL at F7" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { DRAM_RAS_N } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 69 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_RAS_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 434 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1431846475370 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_WE_N 3.3-V LVTTL D6 " "Pin DRAM_WE_N uses I/O standard 3.3-V LVTTL at D6" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { DRAM_WE_N } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 70 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_WE_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 435 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1431846475370 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50_2 3.3-V LVTTL B12 " "Pin CLOCK_50_2 uses I/O standard 3.3-V LVTTL at B12" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { CLOCK_50_2 } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLOCK_50_2" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 72 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { CLOCK_50_2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 436 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1431846475370 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_CLKIN\[1\] 3.3-V LVTTL AA12 " "Pin GPIO0_CLKIN\[1\] uses I/O standard 3.3-V LVTTL at AA12" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO0_CLKIN[1] } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_CLKIN\[1\]" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 78 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO0_CLKIN[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 305 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1431846475370 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_CLKIN\[0\] 3.3-V LVTTL AB12 " "Pin GPIO0_CLKIN\[0\] uses I/O standard 3.3-V LVTTL at AB12" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO0_CLKIN[0] } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_CLKIN\[0\]" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 78 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO0_CLKIN[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 306 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1431846475370 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_CLKOUT\[1\] 3.3-V LVTTL AA3 " "Pin GPIO0_CLKOUT\[1\] uses I/O standard 3.3-V LVTTL at AA3" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO0_CLKOUT[1] } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_CLKOUT\[1\]" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 79 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO0_CLKOUT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 307 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1431846475370 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_CLKOUT\[0\] 3.3-V LVTTL AB3 " "Pin GPIO0_CLKOUT\[0\] uses I/O standard 3.3-V LVTTL at AB3" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO0_CLKOUT[0] } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_CLKOUT\[0\]" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 79 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO0_CLKOUT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 308 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1431846475370 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_CLKIN\[1\] 3.3-V LVTTL AA11 " "Pin GPIO1_CLKIN\[1\] uses I/O standard 3.3-V LVTTL at AA11" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO1_CLKIN[1] } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_CLKIN\[1\]" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 80 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO1_CLKIN[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 309 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1431846475370 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_CLKIN\[0\] 3.3-V LVTTL AB11 " "Pin GPIO1_CLKIN\[0\] uses I/O standard 3.3-V LVTTL at AB11" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO1_CLKIN[0] } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_CLKIN\[0\]" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 80 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO1_CLKIN[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 310 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1431846475370 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_CLKOUT\[1\] 3.3-V LVTTL T16 " "Pin GPIO1_CLKOUT\[1\] uses I/O standard 3.3-V LVTTL at T16" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO1_CLKOUT[1] } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_CLKOUT\[1\]" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 81 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO1_CLKOUT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 311 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1431846475370 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_CLKOUT\[0\] 3.3-V LVTTL R16 " "Pin GPIO1_CLKOUT\[0\] uses I/O standard 3.3-V LVTTL at R16" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO1_CLKOUT[0] } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_CLKOUT\[0\]" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 81 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO1_CLKOUT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 312 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1431846475370 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_D\[31\] 3.3-V LVTTL V7 " "Pin GPIO1_D\[31\] uses I/O standard 3.3-V LVTTL at V7" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO1_D[31] } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[31\]" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 82 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO1_D[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 313 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1431846475370 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_D\[30\] 3.3-V LVTTL V6 " "Pin GPIO1_D\[30\] uses I/O standard 3.3-V LVTTL at V6" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO1_D[30] } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[30\]" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 82 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO1_D[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 314 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1431846475370 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_D\[29\] 3.3-V LVTTL U8 " "Pin GPIO1_D\[29\] uses I/O standard 3.3-V LVTTL at U8" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO1_D[29] } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[29\]" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 82 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO1_D[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 315 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1431846475370 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_D\[28\] 3.3-V LVTTL Y7 " "Pin GPIO1_D\[28\] uses I/O standard 3.3-V LVTTL at Y7" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO1_D[28] } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[28\]" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 82 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO1_D[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 316 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1431846475370 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_D\[27\] 3.3-V LVTTL T9 " "Pin GPIO1_D\[27\] uses I/O standard 3.3-V LVTTL at T9" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO1_D[27] } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[27\]" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 82 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO1_D[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 317 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1431846475370 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_D\[26\] 3.3-V LVTTL U9 " "Pin GPIO1_D\[26\] uses I/O standard 3.3-V LVTTL at U9" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO1_D[26] } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[26\]" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 82 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO1_D[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 318 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1431846475370 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_D\[25\] 3.3-V LVTTL T10 " "Pin GPIO1_D\[25\] uses I/O standard 3.3-V LVTTL at T10" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO1_D[25] } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[25\]" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 82 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO1_D[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 319 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1431846475370 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_D\[24\] 3.3-V LVTTL U10 " "Pin GPIO1_D\[24\] uses I/O standard 3.3-V LVTTL at U10" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO1_D[24] } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[24\]" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 82 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO1_D[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 320 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1431846475370 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_D\[23\] 3.3-V LVTTL R12 " "Pin GPIO1_D\[23\] uses I/O standard 3.3-V LVTTL at R12" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO1_D[23] } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[23\]" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 82 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO1_D[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 321 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1431846475370 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_D\[22\] 3.3-V LVTTL R11 " "Pin GPIO1_D\[22\] uses I/O standard 3.3-V LVTTL at R11" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO1_D[22] } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[22\]" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 82 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO1_D[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 322 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1431846475370 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_D\[21\] 3.3-V LVTTL T12 " "Pin GPIO1_D\[21\] uses I/O standard 3.3-V LVTTL at T12" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO1_D[21] } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[21\]" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 82 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO1_D[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 323 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1431846475370 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_D\[20\] 3.3-V LVTTL U12 " "Pin GPIO1_D\[20\] uses I/O standard 3.3-V LVTTL at U12" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO1_D[20] } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[20\]" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 82 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO1_D[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 324 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1431846475370 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_D\[19\] 3.3-V LVTTL R14 " "Pin GPIO1_D\[19\] uses I/O standard 3.3-V LVTTL at R14" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO1_D[19] } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[19\]" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 82 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO1_D[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 325 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1431846475370 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_D\[18\] 3.3-V LVTTL T14 " "Pin GPIO1_D\[18\] uses I/O standard 3.3-V LVTTL at T14" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO1_D[18] } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[18\]" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 82 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO1_D[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 326 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1431846475370 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_D\[17\] 3.3-V LVTTL AB7 " "Pin GPIO1_D\[17\] uses I/O standard 3.3-V LVTTL at AB7" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO1_D[17] } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[17\]" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 82 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO1_D[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 327 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1431846475370 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_D\[16\] 3.3-V LVTTL AA7 " "Pin GPIO1_D\[16\] uses I/O standard 3.3-V LVTTL at AA7" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO1_D[16] } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[16\]" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 82 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO1_D[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 328 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1431846475370 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_D\[15\] 3.3-V LVTTL AA9 " "Pin GPIO1_D\[15\] uses I/O standard 3.3-V LVTTL at AA9" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO1_D[15] } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[15\]" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 82 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO1_D[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 329 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1431846475370 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_D\[14\] 3.3-V LVTTL AB9 " "Pin GPIO1_D\[14\] uses I/O standard 3.3-V LVTTL at AB9" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO1_D[14] } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[14\]" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 82 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO1_D[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 330 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1431846475370 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_D\[13\] 3.3-V LVTTL V15 " "Pin GPIO1_D\[13\] uses I/O standard 3.3-V LVTTL at V15" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO1_D[13] } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[13\]" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 82 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO1_D[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 331 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1431846475370 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_D\[12\] 3.3-V LVTTL W15 " "Pin GPIO1_D\[12\] uses I/O standard 3.3-V LVTTL at W15" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO1_D[12] } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[12\]" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 82 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO1_D[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 332 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1431846475370 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_D\[11\] 3.3-V LVTTL T15 " "Pin GPIO1_D\[11\] uses I/O standard 3.3-V LVTTL at T15" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO1_D[11] } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[11\]" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 82 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO1_D[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 333 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1431846475370 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_D\[10\] 3.3-V LVTTL U15 " "Pin GPIO1_D\[10\] uses I/O standard 3.3-V LVTTL at U15" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO1_D[10] } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[10\]" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 82 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO1_D[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 334 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1431846475370 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_D\[9\] 3.3-V LVTTL W17 " "Pin GPIO1_D\[9\] uses I/O standard 3.3-V LVTTL at W17" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO1_D[9] } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[9\]" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 82 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO1_D[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 335 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1431846475370 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_D\[8\] 3.3-V LVTTL Y17 " "Pin GPIO1_D\[8\] uses I/O standard 3.3-V LVTTL at Y17" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO1_D[8] } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[8\]" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 82 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO1_D[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 336 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1431846475370 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_D\[7\] 3.3-V LVTTL AB17 " "Pin GPIO1_D\[7\] uses I/O standard 3.3-V LVTTL at AB17" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO1_D[7] } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[7\]" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 82 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO1_D[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 337 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1431846475370 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_D\[6\] 3.3-V LVTTL AA17 " "Pin GPIO1_D\[6\] uses I/O standard 3.3-V LVTTL at AA17" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO1_D[6] } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[6\]" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 82 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO1_D[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 338 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1431846475370 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_D\[5\] 3.3-V LVTTL AA18 " "Pin GPIO1_D\[5\] uses I/O standard 3.3-V LVTTL at AA18" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO1_D[5] } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[5\]" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 82 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO1_D[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 339 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1431846475370 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_D\[4\] 3.3-V LVTTL AB18 " "Pin GPIO1_D\[4\] uses I/O standard 3.3-V LVTTL at AB18" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO1_D[4] } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[4\]" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 82 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO1_D[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 340 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1431846475370 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_D\[3\] 3.3-V LVTTL AB19 " "Pin GPIO1_D\[3\] uses I/O standard 3.3-V LVTTL at AB19" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO1_D[3] } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[3\]" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 82 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO1_D[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 341 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1431846475370 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_D\[2\] 3.3-V LVTTL AA19 " "Pin GPIO1_D\[2\] uses I/O standard 3.3-V LVTTL at AA19" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO1_D[2] } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[2\]" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 82 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO1_D[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 342 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1431846475370 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_D\[1\] 3.3-V LVTTL AB20 " "Pin GPIO1_D\[1\] uses I/O standard 3.3-V LVTTL at AB20" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO1_D[1] } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[1\]" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 82 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO1_D[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 343 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1431846475370 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_D\[0\] 3.3-V LVTTL AA20 " "Pin GPIO1_D\[0\] uses I/O standard 3.3-V LVTTL at AA20" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO1_D[0] } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[0\]" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 82 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO1_D[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 344 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1431846475370 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[7\] 3.3-V LVTTL C20 " "Pin LCD_DATA\[7\] uses I/O standard 3.3-V LVTTL at C20" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { LCD_DATA[7] } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 84 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 345 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1431846475370 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[6\] 3.3-V LVTTL D20 " "Pin LCD_DATA\[6\] uses I/O standard 3.3-V LVTTL at D20" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { LCD_DATA[6] } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 84 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 346 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1431846475370 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[5\] 3.3-V LVTTL B21 " "Pin LCD_DATA\[5\] uses I/O standard 3.3-V LVTTL at B21" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { LCD_DATA[5] } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 84 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 347 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1431846475370 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[4\] 3.3-V LVTTL B22 " "Pin LCD_DATA\[4\] uses I/O standard 3.3-V LVTTL at B22" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { LCD_DATA[4] } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 84 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 348 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1431846475370 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[3\] 3.3-V LVTTL C21 " "Pin LCD_DATA\[3\] uses I/O standard 3.3-V LVTTL at C21" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { LCD_DATA[3] } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 84 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 349 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1431846475370 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[2\] 3.3-V LVTTL C22 " "Pin LCD_DATA\[2\] uses I/O standard 3.3-V LVTTL at C22" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { LCD_DATA[2] } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 84 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 350 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1431846475370 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[1\] 3.3-V LVTTL D21 " "Pin LCD_DATA\[1\] uses I/O standard 3.3-V LVTTL at D21" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { LCD_DATA[1] } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 84 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 351 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1431846475370 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[0\] 3.3-V LVTTL D22 " "Pin LCD_DATA\[0\] uses I/O standard 3.3-V LVTTL at D22" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { LCD_DATA[0] } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 84 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 352 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1431846475370 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "VGA_G\[3\] 3.3-V LVTTL J21 " "Pin VGA_G\[3\] uses I/O standard 3.3-V LVTTL at J21" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { VGA_G[3] } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G\[3\]" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 86 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { VGA_G[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 353 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1431846475370 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "VGA_G\[2\] 3.3-V LVTTL K17 " "Pin VGA_G\[2\] uses I/O standard 3.3-V LVTTL at K17" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { VGA_G[2] } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G\[2\]" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 86 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { VGA_G[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 354 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1431846475370 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "VGA_G\[1\] 3.3-V LVTTL J17 " "Pin VGA_G\[1\] uses I/O standard 3.3-V LVTTL at J17" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { VGA_G[1] } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G\[1\]" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 86 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { VGA_G[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 355 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1431846475370 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "VGA_G\[0\] 3.3-V LVTTL H22 " "Pin VGA_G\[0\] uses I/O standard 3.3-V LVTTL at H22" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { VGA_G[0] } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G\[0\]" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 86 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { VGA_G[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 356 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1431846475370 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "VGA_R\[3\] 3.3-V LVTTL H21 " "Pin VGA_R\[3\] uses I/O standard 3.3-V LVTTL at H21" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { VGA_R[3] } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 87 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { VGA_R[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 357 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1431846475370 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "VGA_R\[2\] 3.3-V LVTTL H20 " "Pin VGA_R\[2\] uses I/O standard 3.3-V LVTTL at H20" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { VGA_R[2] } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 87 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { VGA_R[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 358 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1431846475370 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "VGA_R\[1\] 3.3-V LVTTL H17 " "Pin VGA_R\[1\] uses I/O standard 3.3-V LVTTL at H17" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { VGA_R[1] } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[1\]" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 87 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { VGA_R[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 359 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1431846475370 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "VGA_R\[0\] 3.3-V LVTTL H19 " "Pin VGA_R\[0\] uses I/O standard 3.3-V LVTTL at H19" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { VGA_R[0] } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 87 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { VGA_R[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 360 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1431846475370 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "VGA_B\[3\] 3.3-V LVTTL K18 " "Pin VGA_B\[3\] uses I/O standard 3.3-V LVTTL at K18" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { VGA_B[3] } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B\[3\]" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 88 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { VGA_B[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 361 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1431846475370 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "VGA_B\[2\] 3.3-V LVTTL J22 " "Pin VGA_B\[2\] uses I/O standard 3.3-V LVTTL at J22" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { VGA_B[2] } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B\[2\]" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 88 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { VGA_B[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 362 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1431846475370 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "VGA_B\[1\] 3.3-V LVTTL K21 " "Pin VGA_B\[1\] uses I/O standard 3.3-V LVTTL at K21" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { VGA_B[1] } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B\[1\]" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 88 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { VGA_B[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 363 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1431846475370 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "VGA_B\[0\] 3.3-V LVTTL K22 " "Pin VGA_B\[0\] uses I/O standard 3.3-V LVTTL at K22" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { VGA_B[0] } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B\[0\]" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 88 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { VGA_B[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 364 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1431846475370 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[15\] 3.3-V LVTTL F10 " "Pin DRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at F10" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[15] } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 90 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 365 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1431846475370 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[14\] 3.3-V LVTTL E10 " "Pin DRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at E10" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[14] } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 90 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 366 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1431846475370 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[13\] 3.3-V LVTTL A10 " "Pin DRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at A10" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[13] } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 90 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 367 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1431846475370 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[12\] 3.3-V LVTTL B10 " "Pin DRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at B10" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[12] } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 90 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 368 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1431846475370 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[11\] 3.3-V LVTTL C10 " "Pin DRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at C10" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[11] } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 90 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 369 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1431846475370 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[10\] 3.3-V LVTTL A9 " "Pin DRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at A9" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[10] } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 90 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 370 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1431846475370 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[9\] 3.3-V LVTTL B9 " "Pin DRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at B9" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[9] } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 90 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 371 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1431846475370 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[8\] 3.3-V LVTTL A8 " "Pin DRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at A8" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[8] } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 90 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 372 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1431846475370 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[7\] 3.3-V LVTTL F8 " "Pin DRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at F8" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[7] } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 90 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 373 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1431846475370 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[6\] 3.3-V LVTTL H9 " "Pin DRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at H9" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[6] } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 90 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 374 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1431846475370 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[5\] 3.3-V LVTTL G9 " "Pin DRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at G9" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[5] } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 90 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 375 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1431846475370 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[4\] 3.3-V LVTTL F9 " "Pin DRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at F9" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[4] } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 90 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 376 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1431846475370 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[3\] 3.3-V LVTTL E9 " "Pin DRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at E9" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[3] } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 90 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 377 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1431846475370 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[2\] 3.3-V LVTTL H10 " "Pin DRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at H10" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[2] } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 90 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 378 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1431846475370 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[1\] 3.3-V LVTTL G10 " "Pin DRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at G10" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[1] } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 90 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 379 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1431846475370 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[0\] 3.3-V LVTTL D10 " "Pin DRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at D10" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[0] } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 90 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 380 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1431846475370 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_ADDR\[12\] 3.3-V LVTTL C8 " "Pin DRAM_ADDR\[12\] uses I/O standard 3.3-V LVTTL at C8" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { DRAM_ADDR[12] } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[12\]" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 91 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_ADDR[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 381 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1431846475370 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_ADDR\[11\] 3.3-V LVTTL A7 " "Pin DRAM_ADDR\[11\] uses I/O standard 3.3-V LVTTL at A7" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { DRAM_ADDR[11] } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 91 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_ADDR[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 382 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1431846475370 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_ADDR\[10\] 3.3-V LVTTL B4 " "Pin DRAM_ADDR\[10\] uses I/O standard 3.3-V LVTTL at B4" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { DRAM_ADDR[10] } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 91 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_ADDR[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 383 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1431846475370 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_ADDR\[9\] 3.3-V LVTTL B7 " "Pin DRAM_ADDR\[9\] uses I/O standard 3.3-V LVTTL at B7" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { DRAM_ADDR[9] } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 91 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_ADDR[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 384 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1431846475370 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_ADDR\[8\] 3.3-V LVTTL C7 " "Pin DRAM_ADDR\[8\] uses I/O standard 3.3-V LVTTL at C7" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { DRAM_ADDR[8] } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 91 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_ADDR[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 385 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1431846475370 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_ADDR\[7\] 3.3-V LVTTL A6 " "Pin DRAM_ADDR\[7\] uses I/O standard 3.3-V LVTTL at A6" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { DRAM_ADDR[7] } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 91 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_ADDR[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 386 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1431846475370 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_ADDR\[6\] 3.3-V LVTTL B6 " "Pin DRAM_ADDR\[6\] uses I/O standard 3.3-V LVTTL at B6" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { DRAM_ADDR[6] } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 91 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_ADDR[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 387 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1431846475370 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_ADDR\[5\] 3.3-V LVTTL C6 " "Pin DRAM_ADDR\[5\] uses I/O standard 3.3-V LVTTL at C6" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { DRAM_ADDR[5] } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 91 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_ADDR[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 388 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1431846475370 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_ADDR\[4\] 3.3-V LVTTL A5 " "Pin DRAM_ADDR\[4\] uses I/O standard 3.3-V LVTTL at A5" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { DRAM_ADDR[4] } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 91 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_ADDR[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 389 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1431846475370 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_ADDR\[3\] 3.3-V LVTTL C3 " "Pin DRAM_ADDR\[3\] uses I/O standard 3.3-V LVTTL at C3" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { DRAM_ADDR[3] } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 91 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_ADDR[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 390 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1431846475370 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_ADDR\[2\] 3.3-V LVTTL B3 " "Pin DRAM_ADDR\[2\] uses I/O standard 3.3-V LVTTL at B3" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { DRAM_ADDR[2] } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 91 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_ADDR[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 391 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1431846475370 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_ADDR\[1\] 3.3-V LVTTL A3 " "Pin DRAM_ADDR\[1\] uses I/O standard 3.3-V LVTTL at A3" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { DRAM_ADDR[1] } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 91 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_ADDR[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 392 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1431846475370 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_ADDR\[0\] 3.3-V LVTTL C4 " "Pin DRAM_ADDR\[0\] uses I/O standard 3.3-V LVTTL at C4" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { DRAM_ADDR[0] } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 91 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_ADDR[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 393 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1431846475370 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "HEX0_DP 3.3-V LVTTL D13 " "Pin HEX0_DP uses I/O standard 3.3-V LVTTL at D13" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { HEX0_DP } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX0_DP" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 56 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HEX0_DP } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 422 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1431846475370 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "HEX1_DP 3.3-V LVTTL B15 " "Pin HEX1_DP uses I/O standard 3.3-V LVTTL at B15" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { HEX1_DP } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX1_DP" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 57 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HEX1_DP } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 423 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1431846475370 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "HEX2_DP 3.3-V LVTTL A18 " "Pin HEX2_DP uses I/O standard 3.3-V LVTTL at A18" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { HEX2_DP } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX2_DP" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 58 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HEX2_DP } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 424 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1431846475370 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "HEX3_DP 3.3-V LVTTL G16 " "Pin HEX3_DP uses I/O standard 3.3-V LVTTL at G16" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { HEX3_DP } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX3_DP" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 59 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HEX3_DP } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 425 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1431846475370 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[31\] 3.3-V LVTTL U7 " "Pin GPIO0_D\[31\] uses I/O standard 3.3-V LVTTL at U7" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO0_D[31] } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[31\]" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO0_D[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 273 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1431846475370 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[30\] 3.3-V LVTTL V5 " "Pin GPIO0_D\[30\] uses I/O standard 3.3-V LVTTL at V5" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO0_D[30] } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[30\]" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO0_D[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 274 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1431846475370 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[29\] 3.3-V LVTTL W6 " "Pin GPIO0_D\[29\] uses I/O standard 3.3-V LVTTL at W6" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO0_D[29] } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[29\]" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO0_D[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 275 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1431846475370 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[28\] 3.3-V LVTTL W7 " "Pin GPIO0_D\[28\] uses I/O standard 3.3-V LVTTL at W7" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO0_D[28] } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[28\]" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO0_D[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 276 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1431846475370 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[27\] 3.3-V LVTTL V8 " "Pin GPIO0_D\[27\] uses I/O standard 3.3-V LVTTL at V8" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO0_D[27] } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[27\]" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO0_D[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 277 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1431846475370 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[26\] 3.3-V LVTTL T8 " "Pin GPIO0_D\[26\] uses I/O standard 3.3-V LVTTL at T8" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO0_D[26] } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[26\]" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO0_D[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 278 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1431846475370 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[25\] 3.3-V LVTTL W10 " "Pin GPIO0_D\[25\] uses I/O standard 3.3-V LVTTL at W10" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO0_D[25] } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[25\]" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO0_D[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 279 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1431846475370 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[24\] 3.3-V LVTTL Y10 " "Pin GPIO0_D\[24\] uses I/O standard 3.3-V LVTTL at Y10" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO0_D[24] } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[24\]" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO0_D[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 280 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1431846475370 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[23\] 3.3-V LVTTL V11 " "Pin GPIO0_D\[23\] uses I/O standard 3.3-V LVTTL at V11" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO0_D[23] } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[23\]" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO0_D[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 281 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1431846475370 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[22\] 3.3-V LVTTL R10 " "Pin GPIO0_D\[22\] uses I/O standard 3.3-V LVTTL at R10" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO0_D[22] } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[22\]" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO0_D[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 282 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1431846475370 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[21\] 3.3-V LVTTL V12 " "Pin GPIO0_D\[21\] uses I/O standard 3.3-V LVTTL at V12" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO0_D[21] } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[21\]" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO0_D[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 283 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1431846475370 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[20\] 3.3-V LVTTL U13 " "Pin GPIO0_D\[20\] uses I/O standard 3.3-V LVTTL at U13" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO0_D[20] } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[20\]" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO0_D[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 284 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1431846475370 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[19\] 3.3-V LVTTL W13 " "Pin GPIO0_D\[19\] uses I/O standard 3.3-V LVTTL at W13" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO0_D[19] } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[19\]" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO0_D[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 285 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1431846475370 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[18\] 3.3-V LVTTL Y13 " "Pin GPIO0_D\[18\] uses I/O standard 3.3-V LVTTL at Y13" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO0_D[18] } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[18\]" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO0_D[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 286 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1431846475370 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[17\] 3.3-V LVTTL U14 " "Pin GPIO0_D\[17\] uses I/O standard 3.3-V LVTTL at U14" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO0_D[17] } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[17\]" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO0_D[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 287 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1431846475370 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[16\] 3.3-V LVTTL V14 " "Pin GPIO0_D\[16\] uses I/O standard 3.3-V LVTTL at V14" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO0_D[16] } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[16\]" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO0_D[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 288 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1431846475370 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[15\] 3.3-V LVTTL AA4 " "Pin GPIO0_D\[15\] uses I/O standard 3.3-V LVTTL at AA4" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO0_D[15] } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[15\]" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO0_D[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 289 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1431846475370 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[14\] 3.3-V LVTTL AB4 " "Pin GPIO0_D\[14\] uses I/O standard 3.3-V LVTTL at AB4" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO0_D[14] } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[14\]" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO0_D[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 290 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1431846475370 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[13\] 3.3-V LVTTL AA5 " "Pin GPIO0_D\[13\] uses I/O standard 3.3-V LVTTL at AA5" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO0_D[13] } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[13\]" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO0_D[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 291 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1431846475370 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[12\] 3.3-V LVTTL AB5 " "Pin GPIO0_D\[12\] uses I/O standard 3.3-V LVTTL at AB5" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO0_D[12] } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[12\]" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO0_D[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 292 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1431846475370 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[11\] 3.3-V LVTTL AA8 " "Pin GPIO0_D\[11\] uses I/O standard 3.3-V LVTTL at AA8" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO0_D[11] } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[11\]" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO0_D[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 293 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1431846475370 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[10\] 3.3-V LVTTL AB8 " "Pin GPIO0_D\[10\] uses I/O standard 3.3-V LVTTL at AB8" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO0_D[10] } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[10\]" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO0_D[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 294 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1431846475370 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[9\] 3.3-V LVTTL AA10 " "Pin GPIO0_D\[9\] uses I/O standard 3.3-V LVTTL at AA10" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO0_D[9] } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[9\]" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO0_D[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 295 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1431846475370 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[8\] 3.3-V LVTTL AB10 " "Pin GPIO0_D\[8\] uses I/O standard 3.3-V LVTTL at AB10" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO0_D[8] } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[8\]" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO0_D[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 296 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1431846475370 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[7\] 3.3-V LVTTL AA13 " "Pin GPIO0_D\[7\] uses I/O standard 3.3-V LVTTL at AA13" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO0_D[7] } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[7\]" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO0_D[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 297 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1431846475370 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[6\] 3.3-V LVTTL AB13 " "Pin GPIO0_D\[6\] uses I/O standard 3.3-V LVTTL at AB13" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO0_D[6] } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[6\]" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO0_D[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 298 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1431846475370 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[5\] 3.3-V LVTTL AB14 " "Pin GPIO0_D\[5\] uses I/O standard 3.3-V LVTTL at AB14" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO0_D[5] } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[5\]" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO0_D[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 299 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1431846475370 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[4\] 3.3-V LVTTL AA14 " "Pin GPIO0_D\[4\] uses I/O standard 3.3-V LVTTL at AA14" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO0_D[4] } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[4\]" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO0_D[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 300 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1431846475370 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[3\] 3.3-V LVTTL AB15 " "Pin GPIO0_D\[3\] uses I/O standard 3.3-V LVTTL at AB15" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO0_D[3] } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[3\]" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO0_D[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 301 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1431846475370 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[2\] 3.3-V LVTTL AA15 " "Pin GPIO0_D\[2\] uses I/O standard 3.3-V LVTTL at AA15" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO0_D[2] } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[2\]" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO0_D[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 302 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1431846475370 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[1\] 3.3-V LVTTL AA16 " "Pin GPIO0_D\[1\] uses I/O standard 3.3-V LVTTL at AA16" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO0_D[1] } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[1\]" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO0_D[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 303 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1431846475370 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[0\] 3.3-V LVTTL AB16 " "Pin GPIO0_D\[0\] uses I/O standard 3.3-V LVTTL at AB16" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO0_D[0] } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[0\]" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO0_D[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 304 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1431846475370 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_BYTE_N 3.3-V LVTTL AA1 " "Pin FL_BYTE_N uses I/O standard 3.3-V LVTTL at AA1" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { FL_BYTE_N } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_BYTE_N" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 23 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FL_BYTE_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 394 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1431846475370 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_RST_N 3.3-V LVTTL R1 " "Pin FL_RST_N uses I/O standard 3.3-V LVTTL at R1" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { FL_RST_N } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_RST_N" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 26 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FL_RST_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 395 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1431846475370 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_RY 3.3-V LVTTL M7 " "Pin FL_RY uses I/O standard 3.3-V LVTTL at M7" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { FL_RY } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_RY" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 27 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FL_RY } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 398 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1431846475370 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_WE_N 3.3-V LVTTL P4 " "Pin FL_WE_N uses I/O standard 3.3-V LVTTL at P4" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { FL_WE_N } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_WE_N" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 28 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FL_WE_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 396 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1431846475370 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_WP_N 3.3-V LVTTL T3 " "Pin FL_WP_N uses I/O standard 3.3-V LVTTL at T3" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { FL_WP_N } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_WP_N" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 29 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FL_WP_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 397 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1431846475370 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ15_AM1 3.3-V LVTTL Y2 " "Pin FL_DQ15_AM1 uses I/O standard 3.3-V LVTTL at Y2" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { FL_DQ15_AM1 } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ15_AM1" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 30 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FL_DQ15_AM1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 402 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1431846475370 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[0\] 3.3-V LVTTL R7 " "Pin FL_DQ\[0\] uses I/O standard 3.3-V LVTTL at R7" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { FL_DQ[0] } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 75 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FL_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 258 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1431846475370 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[1\] 3.3-V LVTTL P8 " "Pin FL_DQ\[1\] uses I/O standard 3.3-V LVTTL at P8" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { FL_DQ[1] } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 75 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FL_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 259 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1431846475370 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[2\] 3.3-V LVTTL R8 " "Pin FL_DQ\[2\] uses I/O standard 3.3-V LVTTL at R8" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { FL_DQ[2] } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 75 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FL_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 260 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1431846475370 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[3\] 3.3-V LVTTL U1 " "Pin FL_DQ\[3\] uses I/O standard 3.3-V LVTTL at U1" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { FL_DQ[3] } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 75 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FL_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 261 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1431846475370 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[4\] 3.3-V LVTTL V2 " "Pin FL_DQ\[4\] uses I/O standard 3.3-V LVTTL at V2" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { FL_DQ[4] } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 75 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FL_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 262 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1431846475370 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[5\] 3.3-V LVTTL V3 " "Pin FL_DQ\[5\] uses I/O standard 3.3-V LVTTL at V3" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { FL_DQ[5] } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 75 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FL_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 263 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1431846475370 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[6\] 3.3-V LVTTL W1 " "Pin FL_DQ\[6\] uses I/O standard 3.3-V LVTTL at W1" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { FL_DQ[6] } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 75 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FL_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 264 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1431846475370 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[7\] 3.3-V LVTTL Y1 " "Pin FL_DQ\[7\] uses I/O standard 3.3-V LVTTL at Y1" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { FL_DQ[7] } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 75 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FL_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 265 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1431846475370 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[8\] 3.3-V LVTTL T5 " "Pin FL_DQ\[8\] uses I/O standard 3.3-V LVTTL at T5" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { FL_DQ[8] } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[8\]" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 75 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FL_DQ[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 266 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1431846475370 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[9\] 3.3-V LVTTL T7 " "Pin FL_DQ\[9\] uses I/O standard 3.3-V LVTTL at T7" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { FL_DQ[9] } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[9\]" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 75 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FL_DQ[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 267 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1431846475370 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[10\] 3.3-V LVTTL T4 " "Pin FL_DQ\[10\] uses I/O standard 3.3-V LVTTL at T4" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { FL_DQ[10] } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[10\]" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 75 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FL_DQ[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 268 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1431846475370 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[11\] 3.3-V LVTTL U2 " "Pin FL_DQ\[11\] uses I/O standard 3.3-V LVTTL at U2" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { FL_DQ[11] } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[11\]" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 75 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FL_DQ[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 269 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1431846475370 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[12\] 3.3-V LVTTL V1 " "Pin FL_DQ\[12\] uses I/O standard 3.3-V LVTTL at V1" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { FL_DQ[12] } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[12\]" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 75 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FL_DQ[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 270 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1431846475370 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[13\] 3.3-V LVTTL V4 " "Pin FL_DQ\[13\] uses I/O standard 3.3-V LVTTL at V4" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { FL_DQ[13] } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[13\]" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 75 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FL_DQ[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 271 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1431846475370 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[14\] 3.3-V LVTTL W2 " "Pin FL_DQ\[14\] uses I/O standard 3.3-V LVTTL at W2" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { FL_DQ[14] } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[14\]" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 75 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FL_DQ[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 272 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1431846475370 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BUTTON\[0\] 3.3-V LVTTL H2 " "Pin BUTTON\[0\] uses I/O standard 3.3-V LVTTL at H2" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { BUTTON[0] } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "BUTTON\[0\]" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 17 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { BUTTON[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 207 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1431846475370 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL G21 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at G21" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { CLOCK_50 } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 14 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 399 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1431846475370 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1431846475370 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "57 " "Following 57 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HEX0_DP a permanently disabled " "Pin HEX0_DP has a permanently disabled output enable" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { HEX0_DP } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX0_DP" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 56 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HEX0_DP } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 422 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1431846475403 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HEX1_DP a permanently disabled " "Pin HEX1_DP has a permanently disabled output enable" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { HEX1_DP } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX1_DP" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 57 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HEX1_DP } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 423 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1431846475403 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HEX2_DP a permanently disabled " "Pin HEX2_DP has a permanently disabled output enable" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { HEX2_DP } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX2_DP" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 58 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HEX2_DP } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 424 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1431846475403 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HEX3_DP a permanently disabled " "Pin HEX3_DP has a permanently disabled output enable" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { HEX3_DP } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX3_DP" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 59 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HEX3_DP } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 425 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1431846475403 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[31\] a permanently disabled " "Pin GPIO0_D\[31\] has a permanently disabled output enable" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO0_D[31] } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[31\]" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO0_D[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 273 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1431846475403 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[30\] a permanently disabled " "Pin GPIO0_D\[30\] has a permanently disabled output enable" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO0_D[30] } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[30\]" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO0_D[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 274 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1431846475403 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[29\] a permanently disabled " "Pin GPIO0_D\[29\] has a permanently disabled output enable" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO0_D[29] } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[29\]" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO0_D[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 275 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1431846475403 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[28\] a permanently disabled " "Pin GPIO0_D\[28\] has a permanently disabled output enable" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO0_D[28] } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[28\]" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO0_D[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 276 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1431846475403 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[27\] a permanently disabled " "Pin GPIO0_D\[27\] has a permanently disabled output enable" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO0_D[27] } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[27\]" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO0_D[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 277 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1431846475403 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[26\] a permanently disabled " "Pin GPIO0_D\[26\] has a permanently disabled output enable" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO0_D[26] } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[26\]" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO0_D[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 278 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1431846475403 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[25\] a permanently disabled " "Pin GPIO0_D\[25\] has a permanently disabled output enable" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO0_D[25] } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[25\]" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO0_D[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 279 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1431846475403 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[24\] a permanently disabled " "Pin GPIO0_D\[24\] has a permanently disabled output enable" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO0_D[24] } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[24\]" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO0_D[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 280 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1431846475403 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[23\] a permanently disabled " "Pin GPIO0_D\[23\] has a permanently disabled output enable" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO0_D[23] } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[23\]" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO0_D[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 281 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1431846475403 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[22\] a permanently disabled " "Pin GPIO0_D\[22\] has a permanently disabled output enable" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO0_D[22] } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[22\]" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO0_D[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 282 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1431846475403 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[21\] a permanently disabled " "Pin GPIO0_D\[21\] has a permanently disabled output enable" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO0_D[21] } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[21\]" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO0_D[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 283 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1431846475403 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[20\] a permanently disabled " "Pin GPIO0_D\[20\] has a permanently disabled output enable" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO0_D[20] } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[20\]" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO0_D[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 284 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1431846475403 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[19\] a permanently disabled " "Pin GPIO0_D\[19\] has a permanently disabled output enable" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO0_D[19] } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[19\]" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO0_D[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 285 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1431846475403 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[18\] a permanently disabled " "Pin GPIO0_D\[18\] has a permanently disabled output enable" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO0_D[18] } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[18\]" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO0_D[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 286 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1431846475403 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[17\] a permanently disabled " "Pin GPIO0_D\[17\] has a permanently disabled output enable" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO0_D[17] } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[17\]" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO0_D[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 287 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1431846475403 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[16\] a permanently disabled " "Pin GPIO0_D\[16\] has a permanently disabled output enable" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO0_D[16] } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[16\]" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO0_D[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 288 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1431846475403 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[15\] a permanently disabled " "Pin GPIO0_D\[15\] has a permanently disabled output enable" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO0_D[15] } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[15\]" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO0_D[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 289 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1431846475403 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[14\] a permanently disabled " "Pin GPIO0_D\[14\] has a permanently disabled output enable" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO0_D[14] } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[14\]" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO0_D[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 290 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1431846475403 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[13\] a permanently disabled " "Pin GPIO0_D\[13\] has a permanently disabled output enable" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO0_D[13] } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[13\]" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO0_D[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 291 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1431846475403 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[12\] a permanently disabled " "Pin GPIO0_D\[12\] has a permanently disabled output enable" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO0_D[12] } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[12\]" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO0_D[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 292 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1431846475403 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[11\] a permanently disabled " "Pin GPIO0_D\[11\] has a permanently disabled output enable" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO0_D[11] } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[11\]" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO0_D[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 293 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1431846475403 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[10\] a permanently disabled " "Pin GPIO0_D\[10\] has a permanently disabled output enable" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO0_D[10] } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[10\]" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO0_D[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 294 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1431846475403 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[9\] a permanently disabled " "Pin GPIO0_D\[9\] has a permanently disabled output enable" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO0_D[9] } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[9\]" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO0_D[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 295 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1431846475403 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[8\] a permanently disabled " "Pin GPIO0_D\[8\] has a permanently disabled output enable" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO0_D[8] } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[8\]" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO0_D[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 296 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1431846475403 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[7\] a permanently disabled " "Pin GPIO0_D\[7\] has a permanently disabled output enable" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO0_D[7] } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[7\]" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO0_D[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 297 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1431846475403 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[6\] a permanently disabled " "Pin GPIO0_D\[6\] has a permanently disabled output enable" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO0_D[6] } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[6\]" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO0_D[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 298 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1431846475403 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[5\] a permanently disabled " "Pin GPIO0_D\[5\] has a permanently disabled output enable" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO0_D[5] } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[5\]" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO0_D[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 299 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1431846475403 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[4\] a permanently disabled " "Pin GPIO0_D\[4\] has a permanently disabled output enable" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO0_D[4] } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[4\]" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO0_D[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 300 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1431846475403 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[3\] a permanently disabled " "Pin GPIO0_D\[3\] has a permanently disabled output enable" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO0_D[3] } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[3\]" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO0_D[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 301 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1431846475403 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[2\] a permanently disabled " "Pin GPIO0_D\[2\] has a permanently disabled output enable" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO0_D[2] } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[2\]" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO0_D[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 302 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1431846475403 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[1\] a permanently disabled " "Pin GPIO0_D\[1\] has a permanently disabled output enable" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO0_D[1] } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[1\]" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO0_D[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 303 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1431846475403 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[0\] a permanently disabled " "Pin GPIO0_D\[0\] has a permanently disabled output enable" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO0_D[0] } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[0\]" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO0_D[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 304 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1431846475403 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_BYTE_N a permanently enabled " "Pin FL_BYTE_N has a permanently enabled output enable" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { FL_BYTE_N } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_BYTE_N" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 23 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FL_BYTE_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 394 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1431846475403 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_RST_N a permanently enabled " "Pin FL_RST_N has a permanently enabled output enable" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { FL_RST_N } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_RST_N" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 26 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FL_RST_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 395 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1431846475403 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_RY a permanently disabled " "Pin FL_RY has a permanently disabled output enable" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { FL_RY } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_RY" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 27 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FL_RY } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 398 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1431846475403 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_WE_N a permanently enabled " "Pin FL_WE_N has a permanently enabled output enable" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { FL_WE_N } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_WE_N" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 28 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FL_WE_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 396 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1431846475403 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_WP_N a permanently disabled " "Pin FL_WP_N has a permanently disabled output enable" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { FL_WP_N } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_WP_N" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 29 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FL_WP_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 397 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1431846475403 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ15_AM1 a permanently enabled " "Pin FL_DQ15_AM1 has a permanently enabled output enable" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { FL_DQ15_AM1 } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ15_AM1" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 30 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FL_DQ15_AM1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 402 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1431846475403 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[0\] a permanently disabled " "Pin FL_DQ\[0\] has a permanently disabled output enable" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { FL_DQ[0] } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 75 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FL_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 258 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1431846475403 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[1\] a permanently disabled " "Pin FL_DQ\[1\] has a permanently disabled output enable" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { FL_DQ[1] } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 75 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FL_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 259 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1431846475403 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[2\] a permanently disabled " "Pin FL_DQ\[2\] has a permanently disabled output enable" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { FL_DQ[2] } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 75 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FL_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 260 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1431846475403 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[3\] a permanently disabled " "Pin FL_DQ\[3\] has a permanently disabled output enable" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { FL_DQ[3] } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 75 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FL_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 261 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1431846475403 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[4\] a permanently disabled " "Pin FL_DQ\[4\] has a permanently disabled output enable" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { FL_DQ[4] } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 75 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FL_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 262 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1431846475403 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[5\] a permanently disabled " "Pin FL_DQ\[5\] has a permanently disabled output enable" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { FL_DQ[5] } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 75 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FL_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 263 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1431846475403 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[6\] a permanently disabled " "Pin FL_DQ\[6\] has a permanently disabled output enable" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { FL_DQ[6] } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 75 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FL_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 264 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1431846475403 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[7\] a permanently disabled " "Pin FL_DQ\[7\] has a permanently disabled output enable" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { FL_DQ[7] } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 75 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FL_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 265 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1431846475403 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[8\] a permanently disabled " "Pin FL_DQ\[8\] has a permanently disabled output enable" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { FL_DQ[8] } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[8\]" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 75 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FL_DQ[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 266 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1431846475403 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[9\] a permanently disabled " "Pin FL_DQ\[9\] has a permanently disabled output enable" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { FL_DQ[9] } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[9\]" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 75 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FL_DQ[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 267 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1431846475403 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[10\] a permanently disabled " "Pin FL_DQ\[10\] has a permanently disabled output enable" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { FL_DQ[10] } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[10\]" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 75 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FL_DQ[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 268 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1431846475403 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[11\] a permanently disabled " "Pin FL_DQ\[11\] has a permanently disabled output enable" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { FL_DQ[11] } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[11\]" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 75 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FL_DQ[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 269 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1431846475403 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[12\] a permanently disabled " "Pin FL_DQ\[12\] has a permanently disabled output enable" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { FL_DQ[12] } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[12\]" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 75 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FL_DQ[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 270 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1431846475403 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[13\] a permanently disabled " "Pin FL_DQ\[13\] has a permanently disabled output enable" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { FL_DQ[13] } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[13\]" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 75 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FL_DQ[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 271 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1431846475403 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[14\] a permanently disabled " "Pin FL_DQ\[14\] has a permanently disabled output enable" {  } { { "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/elan/altera/13.1/quartus/linux64/pin_planner.ppl" { FL_DQ[14] } } } { "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/elan/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[14\]" } } } } { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 75 0 0 } } { "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/elan/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FL_DQ[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/" { { 0 { 0 ""} 0 272 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1431846475403 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1431846475403 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.fit.smsg " "Generated suppressed messages file /media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1431846476000 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 10 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "843 " "Peak virtual memory: 843 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1431846476773 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 17 09:07:56 2015 " "Processing ended: Sun May 17 09:07:56 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1431846476773 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1431846476773 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1431846476773 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1431846476773 ""}
