{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1668049569744 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Design Assistant Quartus Prime " "Running Quartus Prime Design Assistant" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.2 Build 602 07/19/2017 SJ Lite Edition " "Version 17.0.2 Build 602 07/19/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1668049569757 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 09 21:06:09 2022 " "Processing started: Wed Nov 09 21:06:09 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1668049569757 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Assistant" 0 -1 1668049569757 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_drc EXERION -c Exerion " "Command: quartus_drc EXERION -c Exerion" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Assistant" 0 -1 1668049569757 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Design Assistant" 0 -1 1668049573131 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1668049573237 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1668049573237 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Design Assistant" 0 -1 1668049573237 ""}
{ "Info" "ISTA_SDC_FOUND" "sys/sys_top.sdc " "Reading SDC File: 'sys/sys_top.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Design Assistant" 0 -1 1668049573372 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|vco0ph\[0\]\} -divide_by 3 -duty_cycle 50.00 -name \{pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk\} \{pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk\} " "create_generated_clock -source \{pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|vco0ph\[0\]\} -divide_by 3 -duty_cycle 50.00 -name \{pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk\} \{pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1668049573663 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|refclkin\} -divide_by 512 -multiply_by 4563 -duty_cycle 50.00 -name \{pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]\} \{pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]\} " "create_generated_clock -source \{pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|refclkin\} -divide_by 512 -multiply_by 4563 -duty_cycle 50.00 -name \{pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]\} \{pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1668049573663 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 512 -multiply_by 4279 -duty_cycle 50.00 -name \{pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 512 -multiply_by 4279 -duty_cycle 50.00 -name \{pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1668049573663 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 17 -duty_cycle 50.00 -name \{pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 17 -duty_cycle 50.00 -name \{pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1668049573663 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{emu\|pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 7 -multiply_by 123 -duty_cycle 50.00 -name \{emu\|pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{emu\|pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{emu\|pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 7 -multiply_by 123 -duty_cycle 50.00 -name \{emu\|pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{emu\|pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1668049573663 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{emu\|pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 44 -duty_cycle 50.00 -name \{emu\|pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{emu\|pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{emu\|pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 44 -duty_cycle 50.00 -name \{emu\|pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{emu\|pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1668049573663 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{emu\|pll\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 22 -duty_cycle 50.00 -name \{emu\|pll\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{emu\|pll\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{emu\|pll\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 22 -duty_cycle 50.00 -name \{emu\|pll\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{emu\|pll\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1668049573663 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{emu\|pll\|pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 264 -duty_cycle 50.00 -name \{emu\|pll\|pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{emu\|pll\|pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{emu\|pll\|pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 264 -duty_cycle 50.00 -name \{emu\|pll\|pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{emu\|pll\|pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1668049573663 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{emu\|pll_bg\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 7 -multiply_by 123 -duty_cycle 50.00 -name \{emu\|pll_bg\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{emu\|pll_bg\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{emu\|pll_bg\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 7 -multiply_by 123 -duty_cycle 50.00 -name \{emu\|pll_bg\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{emu\|pll_bg\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1668049573663 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{emu\|pll_bg\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 44 -duty_cycle 50.00 -name \{emu\|pll_bg\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{emu\|pll_bg\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{emu\|pll_bg\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 44 -duty_cycle 50.00 -name \{emu\|pll_bg\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{emu\|pll_bg\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1668049573663 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{emu\|pll_bg\|pll_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 44 -phase 280.20 -duty_cycle 50.00 -name \{emu\|pll_bg\|pll_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{emu\|pll_bg\|pll_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{emu\|pll_bg\|pll_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 44 -phase 280.20 -duty_cycle 50.00 -name \{emu\|pll_bg\|pll_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{emu\|pll_bg\|pll_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1668049573663 ""}  } {  } 0 332110 "%1!s!" 0 0 "Design Assistant" 0 -1 1668049573663 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Design Assistant" 0 -1 1668049573664 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "emu:emu\|exerion_fpga:excore\|ls107:U2A_A\|q " "Node: emu:emu\|exerion_fpga:excore\|ls107:U2A_A\|q was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register emu:emu\|exerion_fpga:excore\|pixH\[1\] emu:emu\|exerion_fpga:excore\|ls107:U2A_A\|q " "Register emu:emu\|exerion_fpga:excore\|pixH\[1\] is being clocked by emu:emu\|exerion_fpga:excore\|ls107:U2A_A\|q" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1668049573854 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Design Assistant" 0 -1 1668049573854 "|sys_top|emu:emu|exerion_fpga:excore|ls107:U2A_A|q"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "emu:emu\|exerion_fpga:excore\|ls107:U2B_B\|q " "Node: emu:emu\|exerion_fpga:excore\|ls107:U2B_B\|q was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register emu:emu\|exerion_fpga:excore\|T80as:Z80A\|WR_n_i emu:emu\|exerion_fpga:excore\|ls107:U2B_B\|q " "Register emu:emu\|exerion_fpga:excore\|T80as:Z80A\|WR_n_i is being clocked by emu:emu\|exerion_fpga:excore\|ls107:U2B_B\|q" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1668049573854 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Design Assistant" 0 -1 1668049573854 "|sys_top|emu:emu|exerion_fpga:excore|ls107:U2B_B|q"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "emu:emu\|exerion_fpga:excore\|ls107:U3B_B\|q " "Node: emu:emu\|exerion_fpga:excore\|ls107:U3B_B\|q was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register emu:emu\|exerion_fpga:excore\|wait_n emu:emu\|exerion_fpga:excore\|ls107:U3B_B\|q " "Register emu:emu\|exerion_fpga:excore\|wait_n is being clocked by emu:emu\|exerion_fpga:excore\|ls107:U3B_B\|q" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1668049573855 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Design Assistant" 0 -1 1668049573855 "|sys_top|emu:emu|exerion_fpga:excore|ls107:U3B_B|q"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "emu:emu\|exerion_fpga:excore\|spnH4CA " "Node: emu:emu\|exerion_fpga:excore\|spnH4CA was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register emu:emu\|exerion_fpga:excore\|U9F_B_nq~0 emu:emu\|exerion_fpga:excore\|spnH4CA " "Register emu:emu\|exerion_fpga:excore\|U9F_B_nq~0 is being clocked by emu:emu\|exerion_fpga:excore\|spnH4CA" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1668049573855 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Design Assistant" 0 -1 1668049573855 "|sys_top|emu:emu|exerion_fpga:excore|spnH4CA"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "emu:emu\|exerion_fpga:excore\|ls107:spU2B_A\|q " "Node: emu:emu\|exerion_fpga:excore\|ls107:spU2B_A\|q was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register emu:emu\|exerion_fpga:excore\|spramaddr_cntz3\[7\] emu:emu\|exerion_fpga:excore\|ls107:spU2B_A\|q " "Register emu:emu\|exerion_fpga:excore\|spramaddr_cntz3\[7\] is being clocked by emu:emu\|exerion_fpga:excore\|ls107:spU2B_A\|q" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1668049573855 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Design Assistant" 0 -1 1668049573855 "|sys_top|emu:emu|exerion_fpga:excore|ls107:spU2B_A|q"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "emu:emu\|exerion_fpga:excore\|ttl_7474:U1D_B\|Q_current\[0\] " "Node: emu:emu\|exerion_fpga:excore\|ttl_7474:U1D_B\|Q_current\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register emu:emu\|exerion_fpga:excore\|tmrcounter\[2\] emu:emu\|exerion_fpga:excore\|ttl_7474:U1D_B\|Q_current\[0\] " "Register emu:emu\|exerion_fpga:excore\|tmrcounter\[2\] is being clocked by emu:emu\|exerion_fpga:excore\|ttl_7474:U1D_B\|Q_current\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1668049573855 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Design Assistant" 0 -1 1668049573855 "|sys_top|emu:emu|exerion_fpga:excore|ttl_7474:U1D_B|Q_current[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "emu:emu\|exerion_fpga:excore\|nVDSP " "Node: emu:emu\|exerion_fpga:excore\|nVDSP was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register emu:emu\|exerion_fpga:excore\|ttl_7474:U1D_A\|Q_current\[0\] emu:emu\|exerion_fpga:excore\|nVDSP " "Register emu:emu\|exerion_fpga:excore\|ttl_7474:U1D_A\|Q_current\[0\] is being clocked by emu:emu\|exerion_fpga:excore\|nVDSP" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1668049573855 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Design Assistant" 0 -1 1668049573855 "|sys_top|emu:emu|exerion_fpga:excore|nVDSP"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "emu:emu\|exerion_fpga:excore\|ls107:spU2A_B\|q " "Node: emu:emu\|exerion_fpga:excore\|ls107:spU2A_B\|q was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register emu:emu\|exerion_fpga:excore\|ZB3 emu:emu\|exerion_fpga:excore\|ls107:spU2A_B\|q " "Register emu:emu\|exerion_fpga:excore\|ZB3 is being clocked by emu:emu\|exerion_fpga:excore\|ls107:spU2A_B\|q" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1668049573855 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Design Assistant" 0 -1 1668049573855 "|sys_top|emu:emu|exerion_fpga:excore|ls107:spU2A_B|q"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "emu:emu\|exerion_fpga:excore\|U12H_cnt\[1\] " "Node: emu:emu\|exerion_fpga:excore\|U12H_cnt\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register emu:emu\|exerion_fpga:excore\|U8H_Q\[0\] emu:emu\|exerion_fpga:excore\|U12H_cnt\[1\] " "Register emu:emu\|exerion_fpga:excore\|U8H_Q\[0\] is being clocked by emu:emu\|exerion_fpga:excore\|U12H_cnt\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1668049573855 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Design Assistant" 0 -1 1668049573855 "|sys_top|emu:emu|exerion_fpga:excore|U12H_cnt[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "emu:emu\|exerion_fpga:excore\|ls107:spU2A_A\|q " "Node: emu:emu\|exerion_fpga:excore\|ls107:spU2A_A\|q was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register emu:emu\|exerion_fpga:excore\|sppixV\[5\]~DUPLICATE emu:emu\|exerion_fpga:excore\|ls107:spU2A_A\|q " "Register emu:emu\|exerion_fpga:excore\|sppixV\[5\]~DUPLICATE is being clocked by emu:emu\|exerion_fpga:excore\|ls107:spU2A_A\|q" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1668049573855 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Design Assistant" 0 -1 1668049573855 "|sys_top|emu:emu|exerion_fpga:excore|ls107:spU2A_A|q"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "emu:emu\|exerion_fpga:excore\|U10nRCO " "Node: emu:emu\|exerion_fpga:excore\|U10nRCO was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register emu:emu\|exerion_fpga:excore\|U9F_A_q~1 emu:emu\|exerion_fpga:excore\|U10nRCO " "Register emu:emu\|exerion_fpga:excore\|U9F_A_q~1 is being clocked by emu:emu\|exerion_fpga:excore\|U10nRCO" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1668049573855 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Design Assistant" 0 -1 1668049573855 "|sys_top|emu:emu|exerion_fpga:excore|U10nRCO"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "emu:emu\|exerion_fpga:excore\|sp10_CK " "Node: emu:emu\|exerion_fpga:excore\|sp10_CK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register emu:emu\|exerion_fpga:excore\|spramaddrb_10_cnt\[6\] emu:emu\|exerion_fpga:excore\|sp10_CK " "Register emu:emu\|exerion_fpga:excore\|spramaddrb_10_cnt\[6\] is being clocked by emu:emu\|exerion_fpga:excore\|sp10_CK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1668049573855 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Design Assistant" 0 -1 1668049573855 "|sys_top|emu:emu|exerion_fpga:excore|sp10_CK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "emu:emu\|exerion_fpga:excore\|T80as:Z80A\|MREQ " "Node: emu:emu\|exerion_fpga:excore\|T80as:Z80A\|MREQ was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register emu:emu\|exerion_fpga:excore\|CD5 emu:emu\|exerion_fpga:excore\|T80as:Z80A\|MREQ " "Register emu:emu\|exerion_fpga:excore\|CD5 is being clocked by emu:emu\|exerion_fpga:excore\|T80as:Z80A\|MREQ" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1668049573855 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Design Assistant" 0 -1 1668049573855 "|sys_top|emu:emu|exerion_fpga:excore|T80as:Z80A|MREQ"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "emu:emu\|exerion_fpga:excore\|sp11_CK " "Node: emu:emu\|exerion_fpga:excore\|sp11_CK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register emu:emu\|exerion_fpga:excore\|spramaddrb_11_cnt\[6\]~DUPLICATE emu:emu\|exerion_fpga:excore\|sp11_CK " "Register emu:emu\|exerion_fpga:excore\|spramaddrb_11_cnt\[6\]~DUPLICATE is being clocked by emu:emu\|exerion_fpga:excore\|sp11_CK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1668049573855 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Design Assistant" 0 -1 1668049573855 "|sys_top|emu:emu|exerion_fpga:excore|sp11_CK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "emu:emu\|exerion_fpga:excore\|ls107:U3A_A\|q " "Node: emu:emu\|exerion_fpga:excore\|ls107:U3A_A\|q was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register emu:emu\|exerion_fpga:excore\|BG4EaddrL\[0\] emu:emu\|exerion_fpga:excore\|ls107:U3A_A\|q " "Register emu:emu\|exerion_fpga:excore\|BG4EaddrL\[0\] is being clocked by emu:emu\|exerion_fpga:excore\|ls107:U3A_A\|q" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1668049573855 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Design Assistant" 0 -1 1668049573855 "|sys_top|emu:emu|exerion_fpga:excore|ls107:U3A_A|q"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "emu:emu\|exerion_fpga:excore\|BG4EaddrL\[1\] " "Node: emu:emu\|exerion_fpga:excore\|BG4EaddrL\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register emu:emu\|exerion_fpga:excore\|U5E_out\[7\] emu:emu\|exerion_fpga:excore\|BG4EaddrL\[1\] " "Register emu:emu\|exerion_fpga:excore\|U5E_out\[7\] is being clocked by emu:emu\|exerion_fpga:excore\|BG4EaddrL\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1668049573856 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Design Assistant" 0 -1 1668049573856 "|sys_top|emu:emu|exerion_fpga:excore|BG4EaddrL[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "emu:emu\|exerion_fpga:excore\|BG4EaddrL\[4\] " "Node: emu:emu\|exerion_fpga:excore\|BG4EaddrL\[4\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register emu:emu\|exerion_fpga:excore\|counterU10\[3\] emu:emu\|exerion_fpga:excore\|BG4EaddrL\[4\] " "Register emu:emu\|exerion_fpga:excore\|counterU10\[3\] is being clocked by emu:emu\|exerion_fpga:excore\|BG4EaddrL\[4\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1668049573856 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Design Assistant" 0 -1 1668049573856 "|sys_top|emu:emu|exerion_fpga:excore|BG4EaddrL[4]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "emu:emu\|exerion_fpga:excore\|BG4HaddrL\[1\] " "Node: emu:emu\|exerion_fpga:excore\|BG4HaddrL\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register emu:emu\|exerion_fpga:excore\|U5H_out\[7\] emu:emu\|exerion_fpga:excore\|BG4HaddrL\[1\] " "Register emu:emu\|exerion_fpga:excore\|U5H_out\[7\] is being clocked by emu:emu\|exerion_fpga:excore\|BG4HaddrL\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1668049573856 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Design Assistant" 0 -1 1668049573856 "|sys_top|emu:emu|exerion_fpga:excore|BG4HaddrL[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "emu:emu\|exerion_fpga:excore\|BG4HaddrL\[4\] " "Node: emu:emu\|exerion_fpga:excore\|BG4HaddrL\[4\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register emu:emu\|exerion_fpga:excore\|counterU11\[4\] emu:emu\|exerion_fpga:excore\|BG4HaddrL\[4\] " "Register emu:emu\|exerion_fpga:excore\|counterU11\[4\] is being clocked by emu:emu\|exerion_fpga:excore\|BG4HaddrL\[4\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1668049573856 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Design Assistant" 0 -1 1668049573856 "|sys_top|emu:emu|exerion_fpga:excore|BG4HaddrL[4]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "emu:emu\|exerion_fpga:excore\|BG4BaddrL\[1\] " "Node: emu:emu\|exerion_fpga:excore\|BG4BaddrL\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register emu:emu\|exerion_fpga:excore\|U5B_out\[5\] emu:emu\|exerion_fpga:excore\|BG4BaddrL\[1\] " "Register emu:emu\|exerion_fpga:excore\|U5B_out\[5\] is being clocked by emu:emu\|exerion_fpga:excore\|BG4BaddrL\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1668049573856 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Design Assistant" 0 -1 1668049573856 "|sys_top|emu:emu|exerion_fpga:excore|BG4BaddrL[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "emu:emu\|exerion_fpga:excore\|BG4BaddrL\[4\] " "Node: emu:emu\|exerion_fpga:excore\|BG4BaddrL\[4\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register emu:emu\|exerion_fpga:excore\|counterU8\[2\] emu:emu\|exerion_fpga:excore\|BG4BaddrL\[4\] " "Register emu:emu\|exerion_fpga:excore\|counterU8\[2\] is being clocked by emu:emu\|exerion_fpga:excore\|BG4BaddrL\[4\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1668049573856 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Design Assistant" 0 -1 1668049573856 "|sys_top|emu:emu|exerion_fpga:excore|BG4BaddrL[4]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "emu:emu\|exerion_fpga:excore\|BG4DaddrL\[1\] " "Node: emu:emu\|exerion_fpga:excore\|BG4DaddrL\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register emu:emu\|exerion_fpga:excore\|U5D_out\[2\] emu:emu\|exerion_fpga:excore\|BG4DaddrL\[1\] " "Register emu:emu\|exerion_fpga:excore\|U5D_out\[2\] is being clocked by emu:emu\|exerion_fpga:excore\|BG4DaddrL\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1668049573856 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Design Assistant" 0 -1 1668049573856 "|sys_top|emu:emu|exerion_fpga:excore|BG4DaddrL[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "emu:emu\|exerion_fpga:excore\|BG4DaddrL\[4\] " "Node: emu:emu\|exerion_fpga:excore\|BG4DaddrL\[4\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register emu:emu\|exerion_fpga:excore\|counterU9\[2\] emu:emu\|exerion_fpga:excore\|BG4DaddrL\[4\] " "Register emu:emu\|exerion_fpga:excore\|counterU9\[2\] is being clocked by emu:emu\|exerion_fpga:excore\|BG4DaddrL\[4\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1668049573856 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Design Assistant" 0 -1 1668049573856 "|sys_top|emu:emu|exerion_fpga:excore|BG4DaddrL[4]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "emu:emu\|exerion_fpga:excore\|pixH\[1\] " "Node: emu:emu\|exerion_fpga:excore\|pixH\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register emu:emu\|exerion_fpga:excore\|u7K_data\[2\] emu:emu\|exerion_fpga:excore\|pixH\[1\] " "Register emu:emu\|exerion_fpga:excore\|u7K_data\[2\] is being clocked by emu:emu\|exerion_fpga:excore\|pixH\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1668049573856 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Design Assistant" 0 -1 1668049573856 "|sys_top|emu:emu|exerion_fpga:excore|pixH[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "emu:emu\|exerion_fpga:excore\|pixH\[2\] " "Node: emu:emu\|exerion_fpga:excore\|pixH\[2\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register emu:emu\|exerion_fpga:excore\|vramdata0out\[1\] emu:emu\|exerion_fpga:excore\|pixH\[2\] " "Register emu:emu\|exerion_fpga:excore\|vramdata0out\[1\] is being clocked by emu:emu\|exerion_fpga:excore\|pixH\[2\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1668049573856 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Design Assistant" 0 -1 1668049573856 "|sys_top|emu:emu|exerion_fpga:excore|pixH[2]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: emu\|pll_bg\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: emu\|pll_bg\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668049573914 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: emu\|pll_bg\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: emu\|pll_bg\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668049573914 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: emu\|pll_bg\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: emu\|pll_bg\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668049573914 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: emu\|pll_bg\|pll_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: emu\|pll_bg\|pll_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668049573914 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: emu\|pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: emu\|pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668049573914 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: emu\|pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: emu\|pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668049573914 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: emu\|pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: emu\|pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668049573914 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: emu\|pll\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: emu\|pll\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668049573914 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: emu\|pll\|pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: emu\|pll\|pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668049573914 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668049573914 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668049573914 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668049573914 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668049573914 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[2\]  to: clkout " "Cell: pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[2\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668049573914 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk " "Cell: pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668049573914 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: sysmem\|fpga_interfaces\|f2sdram\|cmd_port_clk_0  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_762 " "From: sysmem\|fpga_interfaces\|f2sdram\|cmd_port_clk_0  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_762" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668049573914 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: sysmem\|fpga_interfaces\|f2sdram\|cmd_port_clk_1  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_827 " "From: sysmem\|fpga_interfaces\|f2sdram\|cmd_port_clk_1  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_827" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668049573914 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: sysmem\|fpga_interfaces\|f2sdram\|cmd_port_clk_2  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_920 " "From: sysmem\|fpga_interfaces\|f2sdram\|cmd_port_clk_2  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_920" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668049573914 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: sysmem\|fpga_interfaces\|f2sdram\|rd_clk_0  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_7 " "From: sysmem\|fpga_interfaces\|f2sdram\|rd_clk_0  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_7" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668049573914 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: sysmem\|fpga_interfaces\|f2sdram\|rd_clk_1  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_6 " "From: sysmem\|fpga_interfaces\|f2sdram\|rd_clk_1  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_6" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668049573914 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: sysmem\|fpga_interfaces\|f2sdram\|rd_clk_2  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_5 " "From: sysmem\|fpga_interfaces\|f2sdram\|rd_clk_2  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_5" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668049573914 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: sysmem\|fpga_interfaces\|f2sdram\|rd_clk_3  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_4 " "From: sysmem\|fpga_interfaces\|f2sdram\|rd_clk_3  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_4" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668049573914 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: sysmem\|fpga_interfaces\|f2sdram\|wr_clk_0  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3 " "From: sysmem\|fpga_interfaces\|f2sdram\|wr_clk_0  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668049573914 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: sysmem\|fpga_interfaces\|f2sdram\|wr_clk_1  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2 " "From: sysmem\|fpga_interfaces\|f2sdram\|wr_clk_1  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668049573914 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: sysmem\|fpga_interfaces\|f2sdram\|wr_clk_2  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1 " "From: sysmem\|fpga_interfaces\|f2sdram\|wr_clk_2  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668049573914 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: sysmem\|fpga_interfaces\|f2sdram\|wr_clk_3  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_0 " "From: sysmem\|fpga_interfaces\|f2sdram\|wr_clk_3  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668049573914 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Design Assistant" 0 -1 1668049573914 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Design Assistant" 0 -1 1668049574471 ""}
{ "Critical Warning" "WDRC_GATED_CLOCK" "Rule C101: Gated clock should be implemented according to the Intel FPGA standard scheme 18 " "(Critical) Rule C101: Gated clock should be implemented according to the Intel FPGA standard scheme. Found 18 node(s) related to this rule." { { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " hdmi_tx_clk " "Node  \"hdmi_tx_clk\"" {  } { { "sys/sys_top.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/sys_top.v" 1168 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 21813 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049581963 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " emu:emu\|exerion_fpga:excore\|ls138x:U10U\|Y\[2\] " "Node  \"emu:emu\|exerion_fpga:excore\|ls138x:U10U\|Y\[2\]\"" {  } { { "rtl/ttl_chips.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/ttl_chips.v" 193 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 22428 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049581963 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " emu:emu\|exerion_fpga:excore\|ls138x:U10U\|Y\[0\] " "Node  \"emu:emu\|exerion_fpga:excore\|ls138x:U10U\|Y\[0\]\"" {  } { { "rtl/ttl_chips.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/ttl_chips.v" 193 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 22426 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049581963 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " emu:emu\|exerion_fpga:excore\|ls138x:U10U\|Y\[1\] " "Node  \"emu:emu\|exerion_fpga:excore\|ls138x:U10U\|Y\[1\]\"" {  } { { "rtl/ttl_chips.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/ttl_chips.v" 193 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 22427 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049581963 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " emu:emu\|exerion_fpga:excore\|ls138x:U10U\|Y\[3\] " "Node  \"emu:emu\|exerion_fpga:excore\|ls138x:U10U\|Y\[3\]\"" {  } { { "rtl/ttl_chips.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/ttl_chips.v" 193 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 22429 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049581963 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " emu:emu\|exerion_fpga:excore\|ls138x:U3P\|Y\[0\] " "Node  \"emu:emu\|exerion_fpga:excore\|ls138x:U3P\|Y\[0\]\"" {  } { { "rtl/ttl_chips.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/ttl_chips.v" 193 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 22477 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049581963 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " emu:emu\|exerion_fpga:excore\|ls138x:U3P\|Y\[1\] " "Node  \"emu:emu\|exerion_fpga:excore\|ls138x:U3P\|Y\[1\]\"" {  } { { "rtl/ttl_chips.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/ttl_chips.v" 193 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 22478 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049581963 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " emu:emu\|exerion_fpga:excore\|ls138x:U9S\|Y\[1\] " "Node  \"emu:emu\|exerion_fpga:excore\|ls138x:U9S\|Y\[1\]\"" {  } { { "rtl/ttl_chips.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/ttl_chips.v" 193 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 22471 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049581963 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " emu:emu\|exerion_fpga:excore\|ls138x:U8F\|Y\[5\] " "Node  \"emu:emu\|exerion_fpga:excore\|ls138x:U8F\|Y\[5\]\"" {  } { { "rtl/ttl_chips.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/ttl_chips.v" 193 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 1124 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049581963 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " emu:emu\|exerion_fpga:excore\|ls138x:U8E\|Y\[2\] " "Node  \"emu:emu\|exerion_fpga:excore\|ls138x:U8E\|Y\[2\]\"" {  } { { "rtl/ttl_chips.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/ttl_chips.v" 193 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 22496 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049581963 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " emu:emu\|exerion_fpga:excore\|ls138x:U8E\|Y\[4\] " "Node  \"emu:emu\|exerion_fpga:excore\|ls138x:U8E\|Y\[4\]\"" {  } { { "rtl/ttl_chips.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/ttl_chips.v" 193 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 22498 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049581963 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " emu:emu\|exerion_fpga:excore\|ls138x:U8F\|Y\[7\] " "Node  \"emu:emu\|exerion_fpga:excore\|ls138x:U8F\|Y\[7\]\"" {  } { { "rtl/ttl_chips.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/ttl_chips.v" 193 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 1126 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049581963 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " emu:emu\|exerion_fpga:excore\|ls138x:U8E\|Y\[3\] " "Node  \"emu:emu\|exerion_fpga:excore\|ls138x:U8E\|Y\[3\]\"" {  } { { "rtl/ttl_chips.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/ttl_chips.v" 193 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 22497 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049581963 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " emu:emu\|exerion_fpga:excore\|ls138x:U8F\|Y\[1\] " "Node  \"emu:emu\|exerion_fpga:excore\|ls138x:U8F\|Y\[1\]\"" {  } { { "rtl/ttl_chips.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/ttl_chips.v" 193 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 1120 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049581963 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " emu:emu\|exerion_fpga:excore\|ls138x:U8E\|Y\[0\] " "Node  \"emu:emu\|exerion_fpga:excore\|ls138x:U8E\|Y\[0\]\"" {  } { { "rtl/ttl_chips.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/ttl_chips.v" 193 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 22494 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049581963 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " emu:emu\|exerion_fpga:excore\|ls138x:U8F\|Y\[3\] " "Node  \"emu:emu\|exerion_fpga:excore\|ls138x:U8F\|Y\[3\]\"" {  } { { "rtl/ttl_chips.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/ttl_chips.v" 193 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 1122 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049581963 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " emu:emu\|exerion_fpga:excore\|ls138x:U8E\|Y\[1\] " "Node  \"emu:emu\|exerion_fpga:excore\|ls138x:U8E\|Y\[1\]\"" {  } { { "rtl/ttl_chips.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/ttl_chips.v" 193 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 22495 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049581963 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " comb~0 " "Node  \"comb~0\"" {  } { { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 28246 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049581963 ""}  } {  } 1 308019 "(Critical) %1!s!. Found %2!d! node(s) related to this rule." 0 0 "Design Assistant" 0 -1 1668049581963 ""}
{ "Critical Warning" "WDRC_UNIDENTIFIED_LATCH" "Rule A108: Design should not contain latches 1 " "(High) Rule A108: Design should not contain latches. Found 1 latch(es) related to this rule." { { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " emu:emu\|exerion_fpga:excore\|U9F_A_q~2 " "Node  \"emu:emu\|exerion_fpga:excore\|U9F_A_q~2\"" {  } { { "rtl/excore.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/excore.v" 829 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 29983 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049581965 ""}  } {  } 1 308055 "(High) %1!s!. Found %2!d! latch(es) related to this rule." 0 0 "Design Assistant" 0 -1 1668049581965 ""}
{ "Critical Warning" "WDRC_CLOCK_SPINES" "Rule C105: Clock signal should be a global signal 25 6 " "(High) Rule C105: Clock signal should be a global signal. (Reporting threshold:25). Found 6 node(s) related to this rule." { { "Info" "IDRC_RULE_TURNED_OFF_CLK_SPINES" "25 " "The following clocks all contain more than 25 fanouts. You can either change the following clock signals to global signals, or adjust the reporting threshold in the Design Assistant Settings page." {  } {  } 0 308076 "The following clocks all contain more than %1!d! fanouts. You can either change the following clock signals to global signals, or adjust the reporting threshold in the Design Assistant Settings page." 0 0 "Design Software" 0 -1 1668049581965 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " emu:emu\|exerion_fpga:excore\|ls107:U2B_B\|q " "Node  \"emu:emu\|exerion_fpga:excore\|ls107:U2B_B\|q\"" {  } { { "rtl/ttl_chips.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/ttl_chips.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 23217 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049581965 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " emu:emu\|exerion_fpga:excore\|ls107:U3B_B\|q " "Node  \"emu:emu\|exerion_fpga:excore\|ls107:U3B_B\|q\"" {  } { { "rtl/ttl_chips.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/ttl_chips.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 23208 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049581965 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " emu:emu\|exerion_fpga:excore\|ls107:U3A_A\|q " "Node  \"emu:emu\|exerion_fpga:excore\|ls107:U3A_A\|q\"" {  } { { "rtl/ttl_chips.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/ttl_chips.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 23211 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049581965 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " emu:emu\|exerion_fpga:excore\|ls107:spU2B_A\|q " "Node  \"emu:emu\|exerion_fpga:excore\|ls107:spU2B_A\|q\"" {  } { { "rtl/ttl_chips.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/ttl_chips.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 23226 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049581965 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " emu:emu\|exerion_fpga:excore\|ls107:spU2A_A\|q " "Node  \"emu:emu\|exerion_fpga:excore\|ls107:spU2A_A\|q\"" {  } { { "rtl/ttl_chips.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/ttl_chips.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 23228 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049581965 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " comb~0 " "Node  \"comb~0\"" {  } { { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 28246 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049581965 ""}  } {  } 1 308042 "(High) %1!s!. (Reporting threshold:%2!d!). Found %3!d! node(s) related to this rule." 0 0 "Design Assistant" 0 -1 1668049581965 ""}
{ "Critical Warning" "WDRC_INTERNAL_RESET" "Rule R101: Combinational logic used as a reset signal should be synchronized 4 " "(High) Rule R101: Combinational logic used as a reset signal should be synchronized. Found 4 node(s) related to this rule." { { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " emu:emu\|reset~1 " "Node  \"emu:emu\|reset~1\"" {  } { { "exerion_alpha.sv" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/exerion_alpha.sv" 456 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 38517 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049581966 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " emu:emu\|exerion_fpga:excore\|U9F_A_q~6 " "Node  \"emu:emu\|exerion_fpga:excore\|U9F_A_q~6\"" {  } { { "rtl/excore.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/excore.v" 829 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 62093 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049581966 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " comb~25 " "Node  \"comb~25\"" {  } { { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 32071 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049581966 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " comb~23 " "Node  \"comb~23\"" {  } { { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 31544 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049581966 ""}  } {  } 1 308024 "(High) %1!s!. Found %2!d! node(s) related to this rule." 0 0 "Design Assistant" 0 -1 1668049581966 ""}
{ "Critical Warning" "WDRC_ASYNC_SYNC_RESET_RACE" "Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source 7 " "(High) Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source. Found 7 node(s) related to this rule." { { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " emu:emu\|exerion_fpga:excore\|U9F_A_q~1 " "Node  \"emu:emu\|exerion_fpga:excore\|U9F_A_q~1\"" {  } { { "rtl/excore.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/excore.v" 829 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 29982 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049581967 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " pll_hdmi_adj:pll_hdmi_adj\|state.sIDLE " "Node  \"pll_hdmi_adj:pll_hdmi_adj\|state.sIDLE\"" {  } { { "sys/pll_hdmi_adj.vhd" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/pll_hdmi_adj.vhd" 63 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 14628 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049581967 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " pll_hdmi_adj:pll_hdmi_adj\|state.sW6 " "Node  \"pll_hdmi_adj:pll_hdmi_adj\|state.sW6\"" {  } { { "sys/pll_hdmi_adj.vhd" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/pll_hdmi_adj.vhd" 63 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 14634 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049581967 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " pll_hdmi_adj:pll_hdmi_adj\|state.sW3 " "Node  \"pll_hdmi_adj:pll_hdmi_adj\|state.sW3\"" {  } { { "sys/pll_hdmi_adj.vhd" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/pll_hdmi_adj.vhd" 63 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 14631 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049581967 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " pll_hdmi_adj:pll_hdmi_adj\|state.sW2 " "Node  \"pll_hdmi_adj:pll_hdmi_adj\|state.sW2\"" {  } { { "sys/pll_hdmi_adj.vhd" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/pll_hdmi_adj.vhd" 63 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 14630 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049581967 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " pll_hdmi_adj:pll_hdmi_adj\|state.sW5 " "Node  \"pll_hdmi_adj:pll_hdmi_adj\|state.sW5\"" {  } { { "sys/pll_hdmi_adj.vhd" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/pll_hdmi_adj.vhd" 63 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 14633 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049581967 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " pll_hdmi_adj:pll_hdmi_adj\|state.sW4 " "Node  \"pll_hdmi_adj:pll_hdmi_adj\|state.sW4\"" {  } { { "sys/pll_hdmi_adj.vhd" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/pll_hdmi_adj.vhd" 63 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 14632 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049581967 ""}  } {  } 1 308074 "(High) %1!s!. Found %2!d! node(s) related to this rule." 0 0 "Design Assistant" 0 -1 1668049581967 ""}
{ "Critical Warning" "WDRC_CLK_OTHER_PORT_RACE" "Rule S104: Clock port and any other port of a register should not be driven by the same signal source 76 " "(High) Rule S104: Clock port and any other port of a register should not be driven by the same signal source. Found 76 node(s) related to this rule." { { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " vs " "Node  \"vs\"" {  } { { "sys/sys_top.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/sys_top.v" 1211 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 21675 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049581968 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " emu:emu\|exerion_fpga:excore\|U12H_cnt\[1\] " "Node  \"emu:emu\|exerion_fpga:excore\|U12H_cnt\[1\]\"" {  } { { "rtl/excore.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/excore.v" 958 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 2268 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049581968 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " emu:emu\|exerion_fpga:excore\|U12H_cnt\[0\] " "Node  \"emu:emu\|exerion_fpga:excore\|U12H_cnt\[0\]\"" {  } { { "rtl/excore.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/excore.v" 958 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 2267 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049581968 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " emu:emu\|exerion_fpga:excore\|U12H_cnt\[3\] " "Node  \"emu:emu\|exerion_fpga:excore\|U12H_cnt\[3\]\"" {  } { { "rtl/excore.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/excore.v" 958 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 2270 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049581968 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " emu:emu\|exerion_fpga:excore\|U12H_cnt\[2\] " "Node  \"emu:emu\|exerion_fpga:excore\|U12H_cnt\[2\]\"" {  } { { "rtl/excore.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/excore.v" 958 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 2269 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049581968 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " emu:emu\|exerion_fpga:excore\|U11H_cnt\[1\] " "Node  \"emu:emu\|exerion_fpga:excore\|U11H_cnt\[1\]\"" {  } { { "rtl/excore.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/excore.v" 958 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 2272 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049581968 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " emu:emu\|exerion_fpga:excore\|U11H_cnt\[0\] " "Node  \"emu:emu\|exerion_fpga:excore\|U11H_cnt\[0\]\"" {  } { { "rtl/excore.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/excore.v" 958 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 2271 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049581968 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " emu:emu\|exerion_fpga:excore\|U11H_cnt\[2\] " "Node  \"emu:emu\|exerion_fpga:excore\|U11H_cnt\[2\]\"" {  } { { "rtl/excore.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/excore.v" 958 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 2273 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049581968 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " emu:emu\|exerion_fpga:excore\|ttl_7474:U8T_B\|Q_current\[0\] " "Node  \"emu:emu\|exerion_fpga:excore\|ttl_7474:U8T_B\|Q_current\[0\]\"" {  } { { "rtl/ttl_chips.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/ttl_chips.v" 255 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 22473 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049581968 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " pll_hdmi_adj:pll_hdmi_adj\|i_vss_delay " "Node  \"pll_hdmi_adj:pll_hdmi_adj\|i_vss_delay\"" {  } { { "sys/pll_hdmi_adj.vhd" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/pll_hdmi_adj.vhd" 55 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 14533 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049581968 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " pll_hdmi_adj:pll_hdmi_adj\|i_delay\[6\] " "Node  \"pll_hdmi_adj:pll_hdmi_adj\|i_delay\[6\]\"" {  } { { "sys/pll_hdmi_adj.vhd" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/pll_hdmi_adj.vhd" 93 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 14460 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049581968 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " pll_hdmi_adj:pll_hdmi_adj\|i_vss2 " "Node  \"pll_hdmi_adj:pll_hdmi_adj\|i_vss2\"" {  } { { "sys/pll_hdmi_adj.vhd" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/pll_hdmi_adj.vhd" 55 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 14635 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049581968 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " pll_hdmi_adj:pll_hdmi_adj\|i_delay\[8\] " "Node  \"pll_hdmi_adj:pll_hdmi_adj\|i_delay\[8\]\"" {  } { { "sys/pll_hdmi_adj.vhd" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/pll_hdmi_adj.vhd" 93 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 14462 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049581968 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " pll_hdmi_adj:pll_hdmi_adj\|i_delay\[7\] " "Node  \"pll_hdmi_adj:pll_hdmi_adj\|i_delay\[7\]\"" {  } { { "sys/pll_hdmi_adj.vhd" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/pll_hdmi_adj.vhd" 93 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 14461 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049581968 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " pll_hdmi_adj:pll_hdmi_adj\|i_delay\[5\] " "Node  \"pll_hdmi_adj:pll_hdmi_adj\|i_delay\[5\]\"" {  } { { "sys/pll_hdmi_adj.vhd" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/pll_hdmi_adj.vhd" 93 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 14459 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049581968 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " pll_hdmi_adj:pll_hdmi_adj\|i_delay\[4\] " "Node  \"pll_hdmi_adj:pll_hdmi_adj\|i_delay\[4\]\"" {  } { { "sys/pll_hdmi_adj.vhd" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/pll_hdmi_adj.vhd" 93 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 14458 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049581968 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " pll_hdmi_adj:pll_hdmi_adj\|i_delay\[3\] " "Node  \"pll_hdmi_adj:pll_hdmi_adj\|i_delay\[3\]\"" {  } { { "sys/pll_hdmi_adj.vhd" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/pll_hdmi_adj.vhd" 93 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 14457 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049581968 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " pll_hdmi_adj:pll_hdmi_adj\|i_delay\[2\] " "Node  \"pll_hdmi_adj:pll_hdmi_adj\|i_delay\[2\]\"" {  } { { "sys/pll_hdmi_adj.vhd" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/pll_hdmi_adj.vhd" 93 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 14456 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049581968 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " pll_hdmi_adj:pll_hdmi_adj\|i_delay\[1\] " "Node  \"pll_hdmi_adj:pll_hdmi_adj\|i_delay\[1\]\"" {  } { { "sys/pll_hdmi_adj.vhd" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/pll_hdmi_adj.vhd" 93 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 14455 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049581968 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " pll_hdmi_adj:pll_hdmi_adj\|i_delay\[0\] " "Node  \"pll_hdmi_adj:pll_hdmi_adj\|i_delay\[0\]\"" {  } { { "sys/pll_hdmi_adj.vhd" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/pll_hdmi_adj.vhd" 93 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 14454 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049581968 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " pll_hdmi_adj:pll_hdmi_adj\|i_line\[6\] " "Node  \"pll_hdmi_adj:pll_hdmi_adj\|i_line\[6\]\"" {  } { { "sys/pll_hdmi_adj.vhd" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/pll_hdmi_adj.vhd" 93 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 14474 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049581968 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " pll_hdmi_adj:pll_hdmi_adj\|i_de2 " "Node  \"pll_hdmi_adj:pll_hdmi_adj\|i_de2\"" {  } { { "sys/pll_hdmi_adj.vhd" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/pll_hdmi_adj.vhd" 55 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 14636 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049581968 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " pll_hdmi_adj:pll_hdmi_adj\|i_linecpt\[6\] " "Node  \"pll_hdmi_adj:pll_hdmi_adj\|i_linecpt\[6\]\"" {  } { { "sys/pll_hdmi_adj.vhd" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/pll_hdmi_adj.vhd" 93 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 14486 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049581968 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " pll_hdmi_adj:pll_hdmi_adj\|i_linecpt\[5\] " "Node  \"pll_hdmi_adj:pll_hdmi_adj\|i_linecpt\[5\]\"" {  } { { "sys/pll_hdmi_adj.vhd" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/pll_hdmi_adj.vhd" 93 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 14485 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049581968 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " pll_hdmi_adj:pll_hdmi_adj\|i_linecpt\[4\] " "Node  \"pll_hdmi_adj:pll_hdmi_adj\|i_linecpt\[4\]\"" {  } { { "sys/pll_hdmi_adj.vhd" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/pll_hdmi_adj.vhd" 93 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 14484 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049581968 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " pll_hdmi_adj:pll_hdmi_adj\|i_linecpt\[3\] " "Node  \"pll_hdmi_adj:pll_hdmi_adj\|i_linecpt\[3\]\"" {  } { { "sys/pll_hdmi_adj.vhd" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/pll_hdmi_adj.vhd" 93 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 14483 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049581968 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " pll_hdmi_adj:pll_hdmi_adj\|i_linecpt\[2\] " "Node  \"pll_hdmi_adj:pll_hdmi_adj\|i_linecpt\[2\]\"" {  } { { "sys/pll_hdmi_adj.vhd" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/pll_hdmi_adj.vhd" 93 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 14482 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049581968 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " pll_hdmi_adj:pll_hdmi_adj\|i_linecpt\[1\] " "Node  \"pll_hdmi_adj:pll_hdmi_adj\|i_linecpt\[1\]\"" {  } { { "sys/pll_hdmi_adj.vhd" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/pll_hdmi_adj.vhd" 93 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 14481 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049581968 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " pll_hdmi_adj:pll_hdmi_adj\|i_linecpt\[0\] " "Node  \"pll_hdmi_adj:pll_hdmi_adj\|i_linecpt\[0\]\"" {  } { { "sys/pll_hdmi_adj.vhd" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/pll_hdmi_adj.vhd" 93 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 14480 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049581968 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " pll_hdmi_adj:pll_hdmi_adj\|i_line\[7\] " "Node  \"pll_hdmi_adj:pll_hdmi_adj\|i_line\[7\]\"" {  } { { "sys/pll_hdmi_adj.vhd" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/pll_hdmi_adj.vhd" 93 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 14475 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049581968 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Design Software" 0 -1 1668049581968 ""}  } {  } 1 308018 "(High) %1!s!. Found %2!d! node(s) related to this rule." 0 0 "Design Assistant" 0 -1 1668049581968 ""}
{ "Critical Warning" "WDRC_NO_SYNZER_IN_ASYNC_CLK_DOMAIN" "Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains 2 875 " "(High) Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains. (Value defined:2). Found 875 asynchronous clock domain interface structure(s) related to this rule." { { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " reset_req " "Node  \"reset_req\"" {  } { { "sys/sys_top.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/sys_top.v" 504 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 21687 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049582088 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " cfg\[10\] " "Node  \"cfg\[10\]\"" {  } { { "sys/sys_top.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/sys_top.v" 269 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 21323 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049582088 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " HBP\[7\] " "Node  \"HBP\[7\]\"" {  } { { "sys/sys_top.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/sys_top.v" 328 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 21263 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049582088 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " HBP\[0\] " "Node  \"HBP\[0\]\"" {  } { { "sys/sys_top.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/sys_top.v" 328 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 21256 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049582088 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " HBP\[1\] " "Node  \"HBP\[1\]\"" {  } { { "sys/sys_top.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/sys_top.v" 328 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 21257 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049582088 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " HBP\[2\] " "Node  \"HBP\[2\]\"" {  } { { "sys/sys_top.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/sys_top.v" 328 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 21258 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049582088 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " HBP\[11\] " "Node  \"HBP\[11\]\"" {  } { { "sys/sys_top.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/sys_top.v" 328 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 21267 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049582088 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " HBP\[5\] " "Node  \"HBP\[5\]\"" {  } { { "sys/sys_top.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/sys_top.v" 328 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 21261 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049582088 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " HBP\[4\] " "Node  \"HBP\[4\]\"" {  } { { "sys/sys_top.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/sys_top.v" 328 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 21260 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049582088 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " HBP\[3\] " "Node  \"HBP\[3\]\"" {  } { { "sys/sys_top.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/sys_top.v" 328 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 21259 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049582088 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " HBP\[9\] " "Node  \"HBP\[9\]\"" {  } { { "sys/sys_top.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/sys_top.v" 328 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 21265 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049582088 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " HBP\[10\] " "Node  \"HBP\[10\]\"" {  } { { "sys/sys_top.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/sys_top.v" 328 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 21266 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049582088 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " HBP\[8\] " "Node  \"HBP\[8\]\"" {  } { { "sys/sys_top.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/sys_top.v" 328 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 21264 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049582088 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " HBP\[6\] " "Node  \"HBP\[6\]\"" {  } { { "sys/sys_top.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/sys_top.v" 328 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 21262 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049582088 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " HFP\[7\] " "Node  \"HFP\[7\]\"" {  } { { "sys/sys_top.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/sys_top.v" 328 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 21239 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049582088 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " HFP\[2\] " "Node  \"HFP\[2\]\"" {  } { { "sys/sys_top.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/sys_top.v" 328 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 21234 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049582088 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " HFP\[6\] " "Node  \"HFP\[6\]\"" {  } { { "sys/sys_top.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/sys_top.v" 328 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 21238 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049582088 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " HFP\[8\] " "Node  \"HFP\[8\]\"" {  } { { "sys/sys_top.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/sys_top.v" 328 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 21240 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049582088 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " HFP\[1\] " "Node  \"HFP\[1\]\"" {  } { { "sys/sys_top.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/sys_top.v" 328 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 21233 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049582088 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " HFP\[0\] " "Node  \"HFP\[0\]\"" {  } { { "sys/sys_top.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/sys_top.v" 328 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 21232 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049582088 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " HFP\[5\] " "Node  \"HFP\[5\]\"" {  } { { "sys/sys_top.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/sys_top.v" 328 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 21237 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049582088 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " HFP\[10\] " "Node  \"HFP\[10\]\"" {  } { { "sys/sys_top.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/sys_top.v" 328 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 21242 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049582088 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " HFP\[9\] " "Node  \"HFP\[9\]\"" {  } { { "sys/sys_top.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/sys_top.v" 328 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 21241 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049582088 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " HFP\[3\] " "Node  \"HFP\[3\]\"" {  } { { "sys/sys_top.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/sys_top.v" 328 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 21235 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049582088 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " HFP\[4\] " "Node  \"HFP\[4\]\"" {  } { { "sys/sys_top.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/sys_top.v" 328 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 21236 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049582088 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " HFP\[11\] " "Node  \"HFP\[11\]\"" {  } { { "sys/sys_top.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/sys_top.v" 328 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 21243 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049582088 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " HS\[7\] " "Node  \"HS\[7\]\"" {  } { { "sys/sys_top.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/sys_top.v" 328 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 21251 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049582088 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " HS\[8\] " "Node  \"HS\[8\]\"" {  } { { "sys/sys_top.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/sys_top.v" 328 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 21252 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049582088 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " HS\[6\] " "Node  \"HS\[6\]\"" {  } { { "sys/sys_top.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/sys_top.v" 328 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 21250 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049582088 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " HS\[0\] " "Node  \"HS\[0\]\"" {  } { { "sys/sys_top.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/sys_top.v" 328 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 21244 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049582088 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Design Software" 0 -1 1668049582088 ""}  } {  } 1 308060 "(High) %1!s!. (Value defined:%2!d!). Found %3!d! asynchronous clock domain interface structure(s) related to this rule." 0 0 "Design Assistant" 0 -1 1668049582088 ""}
{ "Critical Warning" "WDRC_IMPROPER_SYNZER_IN_ASYNC_CLK_DOMAIN" "Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains 2 118 " "(High) Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains. (Value defined:2). Found 118 asynchronous clock domain interface structure(s) related to this rule." { { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " reset_req " "Node  \"reset_req\"" {  } { { "sys/sys_top.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/sys_top.v" 504 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 21687 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049582102 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " cfg\[10\] " "Node  \"cfg\[10\]\"" {  } { { "sys/sys_top.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/sys_top.v" 269 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 21323 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049582102 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " FB_EN " "Node  \"FB_EN\"" {  } { { "sys/sys_top.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/sys_top.v" 747 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 21697 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049582102 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " ascal:ascal\|i_hdown " "Node  \"ascal:ascal\|i_hdown\"" {  } { { "sys/ascal.vhd" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/ascal.vhd" 356 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 18255 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049582102 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " ascal:ascal\|i_hsize\[0\] " "Node  \"ascal:ascal\|i_hsize\[0\]\"" {  } { { "sys/ascal.vhd" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/ascal.vhd" 1028 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 15466 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049582102 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " ascal:ascal\|i_ohsize\[0\] " "Node  \"ascal:ascal\|i_ohsize\[0\]\"" {  } { { "sys/ascal.vhd" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/ascal.vhd" 1028 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 15502 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049582102 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " FB_WIDTH\[0\] " "Node  \"FB_WIDTH\[0\]\"" {  } { { "sys/sys_top.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/sys_top.v" 754 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 20895 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049582102 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " FB_FMT\[2\] " "Node  \"FB_FMT\[2\]\"" {  } { { "sys/sys_top.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/sys_top.v" 754 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 20909 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049582102 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " FB_FMT\[1\] " "Node  \"FB_FMT\[1\]\"" {  } { { "sys/sys_top.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/sys_top.v" 754 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 20908 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049582102 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " FB_FMT\[0\] " "Node  \"FB_FMT\[0\]\"" {  } { { "sys/sys_top.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/sys_top.v" 754 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 20907 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049582102 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " FB_STRIDE\[0\] " "Node  \"FB_STRIDE\[0\]\"" {  } { { "sys/sys_top.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/sys_top.v" 754 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 20548 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049582102 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " emu:emu\|exerion_fpga:excore\|eprom_8:prom_prog1\|dpram_dc:eprom_8\|altsyncram:altsyncram_component\|altsyncram_5ol2:auto_generated\|address_reg_a\[0\] " "Node  \"emu:emu\|exerion_fpga:excore\|eprom_8:prom_prog1\|dpram_dc:eprom_8\|altsyncram:altsyncram_component\|altsyncram_5ol2:auto_generated\|address_reg_a\[0\]\"" {  } { { "db/altsyncram_5ol2.tdf" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/db/altsyncram_5ol2.tdf" 48 15 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 1050 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049582102 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " emu:emu\|exerion_fpga:excore\|eprom_8:prom_prog1\|dpram_dc:eprom_8\|altsyncram:altsyncram_component\|altsyncram_5ol2:auto_generated\|address_reg_a\[1\] " "Node  \"emu:emu\|exerion_fpga:excore\|eprom_8:prom_prog1\|dpram_dc:eprom_8\|altsyncram:altsyncram_component\|altsyncram_5ol2:auto_generated\|address_reg_a\[1\]\"" {  } { { "db/altsyncram_5ol2.tdf" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/db/altsyncram_5ol2.tdf" 48 15 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 1049 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049582102 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " emu:emu\|exerion_fpga:excore\|spramaddr_cntz3\[7\] " "Node  \"emu:emu\|exerion_fpga:excore\|spramaddr_cntz3\[7\]\"" {  } { { "rtl/excore.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/excore.v" 958 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 2264 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049582102 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " emu:emu\|exerion_fpga:excore\|spramaddr_cntz3\[6\] " "Node  \"emu:emu\|exerion_fpga:excore\|spramaddr_cntz3\[6\]\"" {  } { { "rtl/excore.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/excore.v" 958 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 2263 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049582102 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " emu:emu\|exerion_fpga:excore\|spramaddr_cntz3\[5\] " "Node  \"emu:emu\|exerion_fpga:excore\|spramaddr_cntz3\[5\]\"" {  } { { "rtl/excore.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/excore.v" 958 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 2262 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049582102 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " emu:emu\|exerion_fpga:excore\|spramaddr_cntz3\[4\] " "Node  \"emu:emu\|exerion_fpga:excore\|spramaddr_cntz3\[4\]\"" {  } { { "rtl/excore.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/excore.v" 958 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 2261 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049582102 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " emu:emu\|exerion_fpga:excore\|spramaddr_cntz3\[3\] " "Node  \"emu:emu\|exerion_fpga:excore\|spramaddr_cntz3\[3\]\"" {  } { { "rtl/excore.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/excore.v" 958 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 2260 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049582102 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " emu:emu\|exerion_fpga:excore\|spramaddr_cntz3\[2\] " "Node  \"emu:emu\|exerion_fpga:excore\|spramaddr_cntz3\[2\]\"" {  } { { "rtl/excore.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/excore.v" 958 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 2259 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049582102 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " emu:emu\|exerion_fpga:excore\|spramaddr_cntz3\[0\] " "Node  \"emu:emu\|exerion_fpga:excore\|spramaddr_cntz3\[0\]\"" {  } { { "rtl/excore.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/excore.v" 958 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 1975 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049582102 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " emu:emu\|exerion_fpga:excore\|spramaddr_cntz3\[8\] " "Node  \"emu:emu\|exerion_fpga:excore\|spramaddr_cntz3\[8\]\"" {  } { { "rtl/excore.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/excore.v" 958 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 2265 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049582102 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " emu:emu\|exerion_fpga:excore\|spRAMsel " "Node  \"emu:emu\|exerion_fpga:excore\|spRAMsel\"" {  } { { "rtl/excore.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/excore.v" 980 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 2477 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049582102 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " cfg_dis " "Node  \"cfg_dis\"" {  } { { "sys/sys_top.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/sys_top.v" 307 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 21657 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049582102 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " hdmi_config:hdmi_config\|done " "Node  \"hdmi_config:hdmi_config\|done\"" {  } { { "sys/hdmi_config.sv" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/hdmi_config.sv" 13 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 12240 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049582102 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " cfg\[5\] " "Node  \"cfg\[5\]\"" {  } { { "sys/sys_top.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/sys_top.v" 328 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 21318 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049582102 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " cfg\[6\] " "Node  \"cfg\[6\]\"" {  } { { "sys/sys_top.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/sys_top.v" 328 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 21319 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049582102 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " cfg\[7\] " "Node  \"cfg\[7\]\"" {  } { { "sys/sys_top.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/sys_top.v" 328 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 21320 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049582102 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " ascal:ascal\|o_vss " "Node  \"ascal:ascal\|o_vss\"" {  } { { "sys/ascal.vhd" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/ascal.vhd" 2435 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 18692 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049582102 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " cfg_custom_p2\[15\] " "Node  \"cfg_custom_p2\[15\]\"" {  } { { "sys/sys_top.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/sys_top.v" 328 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 21197 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049582102 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " cfg_custom_p2\[7\] " "Node  \"cfg_custom_p2\[7\]\"" {  } { { "sys/sys_top.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/sys_top.v" 328 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 21189 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049582102 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Design Software" 0 -1 1668049582102 ""}  } {  } 1 308067 "(High) %1!s!. (Value defined:%2!d!). Found %3!d! asynchronous clock domain interface structure(s) related to this rule." 0 0 "Design Assistant" 0 -1 1668049582102 ""}
{ "Warning" "WDRC_RIPPLE_CLOCK" "Rule A104: Design should not contain ripple clock structures 5 " "(Medium) Rule A104: Design should not contain ripple clock structures. Found 5 ripple clock structure(s) related to this rule." { { "Warning" "WDRC_NODES_WARNING" " emu:emu\|exerion_fpga:excore\|ls107:U2A_A\|q " "Node  \"emu:emu\|exerion_fpga:excore\|ls107:U2A_A\|q\"" {  } { { "rtl/ttl_chips.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/ttl_chips.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 23220 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049582104 ""} { "Warning" "WDRC_NODES_WARNING" " emu:emu\|exerion_fpga:excore\|ls107:U2B_B\|q " "Node  \"emu:emu\|exerion_fpga:excore\|ls107:U2B_B\|q\"" {  } { { "rtl/ttl_chips.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/ttl_chips.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 23217 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049582104 ""} { "Warning" "WDRC_NODES_WARNING" " emu:emu\|exerion_fpga:excore\|ls107:U3B_B\|q " "Node  \"emu:emu\|exerion_fpga:excore\|ls107:U3B_B\|q\"" {  } { { "rtl/ttl_chips.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/ttl_chips.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 23208 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049582104 ""} { "Warning" "WDRC_NODES_WARNING" " emu:emu\|exerion_fpga:excore\|ls107:U3A_A\|q " "Node  \"emu:emu\|exerion_fpga:excore\|ls107:U3A_A\|q\"" {  } { { "rtl/ttl_chips.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/ttl_chips.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 23211 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049582104 ""} { "Warning" "WDRC_NODES_WARNING" " emu:emu\|exerion_fpga:excore\|ls107:spU2B_A\|q " "Node  \"emu:emu\|exerion_fpga:excore\|ls107:spU2B_A\|q\"" {  } { { "rtl/ttl_chips.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/ttl_chips.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 23226 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049582104 ""}  } {  } 0 308020 "(Medium) %1!s!. Found %2!d! ripple clock structure(s) related to this rule." 0 0 "Design Assistant" 0 -1 1668049582104 ""}
{ "Warning" "WDRC_GATED_CLK_FANOUT" "Rule C103: Gated clock does not feed at least a pre-defined number of clock ports to effectively save power 30 16 " "(Medium) Rule C103: Gated clock does not feed at least a pre-defined number of clock ports to effectively save power. (Value defined:30). Found 16 node(s) related to this rule." { { "Warning" "WDRC_NODES_WARNING" " emu:emu\|exerion_fpga:excore\|ls138x:U10U\|Y\[2\] " "Node  \"emu:emu\|exerion_fpga:excore\|ls138x:U10U\|Y\[2\]\"" {  } { { "rtl/ttl_chips.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/ttl_chips.v" 193 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 22428 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049582106 ""} { "Warning" "WDRC_NODES_WARNING" " emu:emu\|exerion_fpga:excore\|ls138x:U10U\|Y\[0\] " "Node  \"emu:emu\|exerion_fpga:excore\|ls138x:U10U\|Y\[0\]\"" {  } { { "rtl/ttl_chips.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/ttl_chips.v" 193 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 22426 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049582106 ""} { "Warning" "WDRC_NODES_WARNING" " emu:emu\|exerion_fpga:excore\|ls138x:U10U\|Y\[1\] " "Node  \"emu:emu\|exerion_fpga:excore\|ls138x:U10U\|Y\[1\]\"" {  } { { "rtl/ttl_chips.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/ttl_chips.v" 193 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 22427 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049582106 ""} { "Warning" "WDRC_NODES_WARNING" " emu:emu\|exerion_fpga:excore\|ls138x:U10U\|Y\[3\] " "Node  \"emu:emu\|exerion_fpga:excore\|ls138x:U10U\|Y\[3\]\"" {  } { { "rtl/ttl_chips.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/ttl_chips.v" 193 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 22429 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049582106 ""} { "Warning" "WDRC_NODES_WARNING" " emu:emu\|exerion_fpga:excore\|ls138x:U3P\|Y\[0\] " "Node  \"emu:emu\|exerion_fpga:excore\|ls138x:U3P\|Y\[0\]\"" {  } { { "rtl/ttl_chips.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/ttl_chips.v" 193 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 22477 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049582106 ""} { "Warning" "WDRC_NODES_WARNING" " emu:emu\|exerion_fpga:excore\|ls138x:U3P\|Y\[1\] " "Node  \"emu:emu\|exerion_fpga:excore\|ls138x:U3P\|Y\[1\]\"" {  } { { "rtl/ttl_chips.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/ttl_chips.v" 193 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 22478 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049582106 ""} { "Warning" "WDRC_NODES_WARNING" " emu:emu\|exerion_fpga:excore\|ls138x:U9S\|Y\[1\] " "Node  \"emu:emu\|exerion_fpga:excore\|ls138x:U9S\|Y\[1\]\"" {  } { { "rtl/ttl_chips.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/ttl_chips.v" 193 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 22471 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049582106 ""} { "Warning" "WDRC_NODES_WARNING" " emu:emu\|exerion_fpga:excore\|ls138x:U8F\|Y\[5\] " "Node  \"emu:emu\|exerion_fpga:excore\|ls138x:U8F\|Y\[5\]\"" {  } { { "rtl/ttl_chips.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/ttl_chips.v" 193 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 1124 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049582106 ""} { "Warning" "WDRC_NODES_WARNING" " emu:emu\|exerion_fpga:excore\|ls138x:U8E\|Y\[2\] " "Node  \"emu:emu\|exerion_fpga:excore\|ls138x:U8E\|Y\[2\]\"" {  } { { "rtl/ttl_chips.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/ttl_chips.v" 193 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 22496 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049582106 ""} { "Warning" "WDRC_NODES_WARNING" " emu:emu\|exerion_fpga:excore\|ls138x:U8E\|Y\[4\] " "Node  \"emu:emu\|exerion_fpga:excore\|ls138x:U8E\|Y\[4\]\"" {  } { { "rtl/ttl_chips.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/ttl_chips.v" 193 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 22498 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049582106 ""} { "Warning" "WDRC_NODES_WARNING" " emu:emu\|exerion_fpga:excore\|ls138x:U8F\|Y\[7\] " "Node  \"emu:emu\|exerion_fpga:excore\|ls138x:U8F\|Y\[7\]\"" {  } { { "rtl/ttl_chips.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/ttl_chips.v" 193 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 1126 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049582106 ""} { "Warning" "WDRC_NODES_WARNING" " emu:emu\|exerion_fpga:excore\|ls138x:U8E\|Y\[3\] " "Node  \"emu:emu\|exerion_fpga:excore\|ls138x:U8E\|Y\[3\]\"" {  } { { "rtl/ttl_chips.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/ttl_chips.v" 193 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 22497 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049582106 ""} { "Warning" "WDRC_NODES_WARNING" " emu:emu\|exerion_fpga:excore\|ls138x:U8F\|Y\[1\] " "Node  \"emu:emu\|exerion_fpga:excore\|ls138x:U8F\|Y\[1\]\"" {  } { { "rtl/ttl_chips.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/ttl_chips.v" 193 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 1120 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049582106 ""} { "Warning" "WDRC_NODES_WARNING" " emu:emu\|exerion_fpga:excore\|ls138x:U8E\|Y\[0\] " "Node  \"emu:emu\|exerion_fpga:excore\|ls138x:U8E\|Y\[0\]\"" {  } { { "rtl/ttl_chips.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/ttl_chips.v" 193 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 22494 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049582106 ""} { "Warning" "WDRC_NODES_WARNING" " emu:emu\|exerion_fpga:excore\|ls138x:U8F\|Y\[3\] " "Node  \"emu:emu\|exerion_fpga:excore\|ls138x:U8F\|Y\[3\]\"" {  } { { "rtl/ttl_chips.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/ttl_chips.v" 193 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 1122 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049582106 ""} { "Warning" "WDRC_NODES_WARNING" " emu:emu\|exerion_fpga:excore\|ls138x:U8E\|Y\[1\] " "Node  \"emu:emu\|exerion_fpga:excore\|ls138x:U8E\|Y\[1\]\"" {  } { { "rtl/ttl_chips.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/ttl_chips.v" 193 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 22495 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049582106 ""}  } {  } 0 308017 "(Medium) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) related to this rule." 0 0 "Design Assistant" 0 -1 1668049582106 ""}
{ "Warning" "WDRC_ILLEGAL_CLOCK_NET" "Rule C104: Clock signal source should drive only clock input ports 30 " "(Medium) Rule C104: Clock signal source should drive only clock input ports. Found 30 nodes related to this rule." { { "Warning" "WDRC_NODES_WARNING" " FPGA_CLK2_50 " "Node  \"FPGA_CLK2_50\"" {  } { { "sys/sys_top.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/sys_top.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 378 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049582157 ""} { "Warning" "WDRC_NODES_WARNING" " emu:emu\|pll:pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0 " "Node  \"emu:emu\|pll:pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 105188 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049582157 ""} { "Warning" "WDRC_NODES_WARNING" " FPGA_CLK1_50 " "Node  \"FPGA_CLK1_50\"" {  } { { "sys/sys_top.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/sys_top.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 377 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049582157 ""} { "Warning" "WDRC_NODES_WARNING" " emu:emu\|exerion_fpga:excore\|pixH\[1\] " "Node  \"emu:emu\|exerion_fpga:excore\|pixH\[1\]\"" {  } { { "rtl/excore.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/excore.v" 714 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 1954 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049582157 ""} { "Warning" "WDRC_NODES_WARNING" " emu:emu\|exerion_fpga:excore\|ls107:U2A_A\|q " "Node  \"emu:emu\|exerion_fpga:excore\|ls107:U2A_A\|q\"" {  } { { "rtl/ttl_chips.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/ttl_chips.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 23220 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049582157 ""} { "Warning" "WDRC_NODES_WARNING" " emu:emu\|exerion_fpga:excore\|pixH\[2\] " "Node  \"emu:emu\|exerion_fpga:excore\|pixH\[2\]\"" {  } { { "rtl/excore.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/excore.v" 714 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 2320 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049582157 ""} { "Warning" "WDRC_NODES_WARNING" " emu:emu\|exerion_fpga:excore\|ls107:U2B_B\|q " "Node  \"emu:emu\|exerion_fpga:excore\|ls107:U2B_B\|q\"" {  } { { "rtl/ttl_chips.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/ttl_chips.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 23217 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049582157 ""} { "Warning" "WDRC_NODES_WARNING" " emu:emu\|exerion_fpga:excore\|ls107:U3B_B\|q " "Node  \"emu:emu\|exerion_fpga:excore\|ls107:U3B_B\|q\"" {  } { { "rtl/ttl_chips.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/ttl_chips.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 23208 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049582157 ""} { "Warning" "WDRC_NODES_WARNING" " emu:emu\|exerion_fpga:excore\|ls107:U3A_A\|q " "Node  \"emu:emu\|exerion_fpga:excore\|ls107:U3A_A\|q\"" {  } { { "rtl/ttl_chips.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/ttl_chips.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 23211 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049582157 ""} { "Warning" "WDRC_NODES_WARNING" " emu:emu\|exerion_fpga:excore\|ls107:spU2B_A\|q " "Node  \"emu:emu\|exerion_fpga:excore\|ls107:spU2B_A\|q\"" {  } { { "rtl/ttl_chips.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/ttl_chips.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 23226 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049582157 ""} { "Warning" "WDRC_NODES_WARNING" " emu:emu\|exerion_fpga:excore\|ttl_7474:U1D_B\|Q_current\[0\] " "Node  \"emu:emu\|exerion_fpga:excore\|ttl_7474:U1D_B\|Q_current\[0\]\"" {  } { { "rtl/ttl_chips.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/ttl_chips.v" 255 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 22424 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049582157 ""} { "Warning" "WDRC_NODES_WARNING" " emu:emu\|exerion_fpga:excore\|nVDSP " "Node  \"emu:emu\|exerion_fpga:excore\|nVDSP\"" {  } { { "rtl/excore.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/excore.v" 82 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 2513 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049582157 ""} { "Warning" "WDRC_NODES_WARNING" " emu:emu\|exerion_fpga:excore\|ls107:spU2A_B\|q " "Node  \"emu:emu\|exerion_fpga:excore\|ls107:spU2A_B\|q\"" {  } { { "rtl/ttl_chips.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/ttl_chips.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 1852 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049582157 ""} { "Warning" "WDRC_NODES_WARNING" " emu:emu\|exerion_fpga:excore\|ls107:spU2A_A\|q " "Node  \"emu:emu\|exerion_fpga:excore\|ls107:spU2A_A\|q\"" {  } { { "rtl/ttl_chips.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/ttl_chips.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 23228 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049582157 ""} { "Warning" "WDRC_NODES_WARNING" " emu:emu\|exerion_fpga:excore\|ls138x:U10U\|Y\[2\] " "Node  \"emu:emu\|exerion_fpga:excore\|ls138x:U10U\|Y\[2\]\"" {  } { { "rtl/ttl_chips.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/ttl_chips.v" 193 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 22428 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049582157 ""} { "Warning" "WDRC_NODES_WARNING" " emu:emu\|exerion_fpga:excore\|ls138x:U10U\|Y\[3\] " "Node  \"emu:emu\|exerion_fpga:excore\|ls138x:U10U\|Y\[3\]\"" {  } { { "rtl/ttl_chips.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/ttl_chips.v" 193 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 22429 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049582157 ""} { "Warning" "WDRC_NODES_WARNING" " emu:emu\|exerion_fpga:excore\|U10nRCO " "Node  \"emu:emu\|exerion_fpga:excore\|U10nRCO\"" {  } { { "rtl/excore.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/excore.v" 1009 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 2435 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049582157 ""} { "Warning" "WDRC_NODES_WARNING" " emu:emu\|exerion_fpga:excore\|ls138x:U9S\|Y\[1\] " "Node  \"emu:emu\|exerion_fpga:excore\|ls138x:U9S\|Y\[1\]\"" {  } { { "rtl/ttl_chips.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/ttl_chips.v" 193 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 22471 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049582157 ""} { "Warning" "WDRC_NODES_WARNING" " emu:emu\|exerion_fpga:excore\|BG4EaddrL\[1\] " "Node  \"emu:emu\|exerion_fpga:excore\|BG4EaddrL\[1\]\"" {  } { { "rtl/excore.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/excore.v" 1366 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 1933 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049582157 ""} { "Warning" "WDRC_NODES_WARNING" " emu:emu\|exerion_fpga:excore\|BG4EaddrL\[4\] " "Node  \"emu:emu\|exerion_fpga:excore\|BG4EaddrL\[4\]\"" {  } { { "rtl/excore.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/excore.v" 1366 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 1926 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049582157 ""} { "Warning" "WDRC_NODES_WARNING" " emu:emu\|exerion_fpga:excore\|ls138x:U8E\|Y\[2\] " "Node  \"emu:emu\|exerion_fpga:excore\|ls138x:U8E\|Y\[2\]\"" {  } { { "rtl/ttl_chips.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/ttl_chips.v" 193 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 22496 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049582157 ""} { "Warning" "WDRC_NODES_WARNING" " emu:emu\|exerion_fpga:excore\|BG4HaddrL\[1\] " "Node  \"emu:emu\|exerion_fpga:excore\|BG4HaddrL\[1\]\"" {  } { { "rtl/excore.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/excore.v" 1366 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 1944 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049582157 ""} { "Warning" "WDRC_NODES_WARNING" " emu:emu\|exerion_fpga:excore\|BG4HaddrL\[4\] " "Node  \"emu:emu\|exerion_fpga:excore\|BG4HaddrL\[4\]\"" {  } { { "rtl/excore.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/excore.v" 1366 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 1938 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049582157 ""} { "Warning" "WDRC_NODES_WARNING" " emu:emu\|exerion_fpga:excore\|ls138x:U8E\|Y\[3\] " "Node  \"emu:emu\|exerion_fpga:excore\|ls138x:U8E\|Y\[3\]\"" {  } { { "rtl/ttl_chips.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/ttl_chips.v" 193 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 22497 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049582157 ""} { "Warning" "WDRC_NODES_WARNING" " emu:emu\|exerion_fpga:excore\|BG4BaddrL\[1\] " "Node  \"emu:emu\|exerion_fpga:excore\|BG4BaddrL\[1\]\"" {  } { { "rtl/excore.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/excore.v" 1366 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 2011 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049582157 ""} { "Warning" "WDRC_NODES_WARNING" " emu:emu\|exerion_fpga:excore\|BG4BaddrL\[4\] " "Node  \"emu:emu\|exerion_fpga:excore\|BG4BaddrL\[4\]\"" {  } { { "rtl/excore.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/excore.v" 1366 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 2014 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049582157 ""} { "Warning" "WDRC_NODES_WARNING" " emu:emu\|exerion_fpga:excore\|ls138x:U8E\|Y\[0\] " "Node  \"emu:emu\|exerion_fpga:excore\|ls138x:U8E\|Y\[0\]\"" {  } { { "rtl/ttl_chips.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/ttl_chips.v" 193 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 22494 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049582157 ""} { "Warning" "WDRC_NODES_WARNING" " emu:emu\|exerion_fpga:excore\|BG4DaddrL\[1\] " "Node  \"emu:emu\|exerion_fpga:excore\|BG4DaddrL\[1\]\"" {  } { { "rtl/excore.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/excore.v" 1366 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 2003 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049582157 ""} { "Warning" "WDRC_NODES_WARNING" " emu:emu\|exerion_fpga:excore\|BG4DaddrL\[4\] " "Node  \"emu:emu\|exerion_fpga:excore\|BG4DaddrL\[4\]\"" {  } { { "rtl/excore.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/excore.v" 1366 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 2006 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049582157 ""} { "Warning" "WDRC_NODES_WARNING" " emu:emu\|exerion_fpga:excore\|ls138x:U8E\|Y\[1\] " "Node  \"emu:emu\|exerion_fpga:excore\|ls138x:U8E\|Y\[1\]\"" {  } { { "rtl/ttl_chips.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/ttl_chips.v" 193 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 22495 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049582157 ""}  } {  } 0 308040 "(Medium) %1!s!. Found %2!d! nodes related to this rule." 0 0 "Design Assistant" 0 -1 1668049582157 ""}
{ "Warning" "WDRC_MIXED_CLK_EDGE" "Rule C106: Clock signal source should not drive registers triggered by different clock edges 22 " "(Medium) Rule C106: Clock signal source should not drive registers triggered by different clock edges. Found 22 node(s) related to this rule." { { "Warning" "WDRC_NODES_WARNING" " emu:emu\|pll:pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0 " "Node  \"emu:emu\|pll:pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 105188 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049582165 ""} { "Warning" "WDRC_NODES_WARNING" " emu:emu\|exerion_fpga:excore\|pixH\[1\] " "Node  \"emu:emu\|exerion_fpga:excore\|pixH\[1\]\"" {  } { { "rtl/excore.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/excore.v" 714 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 1954 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049582165 ""} { "Warning" "WDRC_NODES_WARNING" " emu:emu\|exerion_fpga:excore\|ls107:U2A_A\|q " "Node  \"emu:emu\|exerion_fpga:excore\|ls107:U2A_A\|q\"" {  } { { "rtl/ttl_chips.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/ttl_chips.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 23220 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049582165 ""} { "Warning" "WDRC_NODES_WARNING" " emu:emu\|exerion_fpga:excore\|pixH\[2\] " "Node  \"emu:emu\|exerion_fpga:excore\|pixH\[2\]\"" {  } { { "rtl/excore.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/excore.v" 714 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 2320 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049582165 ""} { "Warning" "WDRC_NODES_WARNING" " emu:emu\|exerion_fpga:excore\|ls107:U2B_B\|q " "Node  \"emu:emu\|exerion_fpga:excore\|ls107:U2B_B\|q\"" {  } { { "rtl/ttl_chips.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/ttl_chips.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 23217 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049582165 ""} { "Warning" "WDRC_NODES_WARNING" " emu:emu\|exerion_fpga:excore\|ls107:U3B_B\|q " "Node  \"emu:emu\|exerion_fpga:excore\|ls107:U3B_B\|q\"" {  } { { "rtl/ttl_chips.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/ttl_chips.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 23208 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049582165 ""} { "Warning" "WDRC_NODES_WARNING" " emu:emu\|exerion_fpga:excore\|ls107:U3A_A\|q " "Node  \"emu:emu\|exerion_fpga:excore\|ls107:U3A_A\|q\"" {  } { { "rtl/ttl_chips.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/ttl_chips.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 23211 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049582165 ""} { "Warning" "WDRC_NODES_WARNING" " emu:emu\|pll:pll_bg\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0 " "Node  \"emu:emu\|pll:pll_bg\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 105219 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049582165 ""} { "Warning" "WDRC_NODES_WARNING" " emu:emu\|exerion_fpga:excore\|spnH4CA " "Node  \"emu:emu\|exerion_fpga:excore\|spnH4CA\"" {  } { { "rtl/excore.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/excore.v" 712 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 2507 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049582165 ""} { "Warning" "WDRC_NODES_WARNING" " emu:emu\|exerion_fpga:excore\|ls107:spU2B_A\|q " "Node  \"emu:emu\|exerion_fpga:excore\|ls107:spU2B_A\|q\"" {  } { { "rtl/ttl_chips.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/ttl_chips.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 23226 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049582165 ""} { "Warning" "WDRC_NODES_WARNING" " emu:emu\|exerion_fpga:excore\|nVDSP " "Node  \"emu:emu\|exerion_fpga:excore\|nVDSP\"" {  } { { "rtl/excore.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/excore.v" 82 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 2513 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049582165 ""} { "Warning" "WDRC_NODES_WARNING" " emu:emu\|exerion_fpga:excore\|ls107:spU2A_A\|q " "Node  \"emu:emu\|exerion_fpga:excore\|ls107:spU2A_A\|q\"" {  } { { "rtl/ttl_chips.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/ttl_chips.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 23228 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049582165 ""} { "Warning" "WDRC_NODES_WARNING" " emu:emu\|exerion_fpga:excore\|U12H_cnt\[1\] " "Node  \"emu:emu\|exerion_fpga:excore\|U12H_cnt\[1\]\"" {  } { { "rtl/excore.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/excore.v" 958 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 2268 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049582165 ""} { "Warning" "WDRC_NODES_WARNING" " emu:emu\|exerion_fpga:excore\|ls138x:U3P\|Y\[1\] " "Node  \"emu:emu\|exerion_fpga:excore\|ls138x:U3P\|Y\[1\]\"" {  } { { "rtl/ttl_chips.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/ttl_chips.v" 193 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 22478 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049582165 ""} { "Warning" "WDRC_NODES_WARNING" " emu:emu\|exerion_fpga:excore\|BG4EaddrL\[4\] " "Node  \"emu:emu\|exerion_fpga:excore\|BG4EaddrL\[4\]\"" {  } { { "rtl/excore.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/excore.v" 1366 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 1926 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049582165 ""} { "Warning" "WDRC_NODES_WARNING" " emu:emu\|exerion_fpga:excore\|ls138x:U8E\|Y\[2\] " "Node  \"emu:emu\|exerion_fpga:excore\|ls138x:U8E\|Y\[2\]\"" {  } { { "rtl/ttl_chips.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/ttl_chips.v" 193 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 22496 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049582165 ""} { "Warning" "WDRC_NODES_WARNING" " emu:emu\|exerion_fpga:excore\|BG4HaddrL\[4\] " "Node  \"emu:emu\|exerion_fpga:excore\|BG4HaddrL\[4\]\"" {  } { { "rtl/excore.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/excore.v" 1366 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 1938 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049582165 ""} { "Warning" "WDRC_NODES_WARNING" " emu:emu\|exerion_fpga:excore\|ls138x:U8E\|Y\[3\] " "Node  \"emu:emu\|exerion_fpga:excore\|ls138x:U8E\|Y\[3\]\"" {  } { { "rtl/ttl_chips.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/ttl_chips.v" 193 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 22497 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049582165 ""} { "Warning" "WDRC_NODES_WARNING" " emu:emu\|exerion_fpga:excore\|BG4BaddrL\[4\] " "Node  \"emu:emu\|exerion_fpga:excore\|BG4BaddrL\[4\]\"" {  } { { "rtl/excore.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/excore.v" 1366 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 2014 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049582165 ""} { "Warning" "WDRC_NODES_WARNING" " emu:emu\|exerion_fpga:excore\|ls138x:U8E\|Y\[0\] " "Node  \"emu:emu\|exerion_fpga:excore\|ls138x:U8E\|Y\[0\]\"" {  } { { "rtl/ttl_chips.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/ttl_chips.v" 193 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 22494 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049582165 ""} { "Warning" "WDRC_NODES_WARNING" " emu:emu\|exerion_fpga:excore\|BG4DaddrL\[4\] " "Node  \"emu:emu\|exerion_fpga:excore\|BG4DaddrL\[4\]\"" {  } { { "rtl/excore.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/excore.v" 1366 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 2006 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049582165 ""} { "Warning" "WDRC_NODES_WARNING" " emu:emu\|exerion_fpga:excore\|ls138x:U8E\|Y\[1\] " "Node  \"emu:emu\|exerion_fpga:excore\|ls138x:U8E\|Y\[1\]\"" {  } { { "rtl/ttl_chips.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/ttl_chips.v" 193 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 22495 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049582165 ""}  } {  } 0 308022 "(Medium) %1!s!. Found %2!d! node(s) related to this rule." 0 0 "Design Assistant" 0 -1 1668049582165 ""}
{ "Warning" "WDRC_RESET_NOT_SYNZED" "Rule R105: The reset signal that is generated in one clock domain and used in another clock domain should be synchronized 1 " "(Medium) Rule R105: The reset signal that is generated in one clock domain and used in another clock domain should be synchronized. Found 1 node(s) related to this rule." { { "Warning" "WDRC_NODES_WARNING" " reset_req " "Node  \"reset_req\"" {  } { { "sys/sys_top.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/sys_top.v" 504 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 21687 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049582166 ""}  } {  } 0 308027 "(Medium) %1!s!. Found %2!d! node(s) related to this rule." 0 0 "Design Assistant" 0 -1 1668049582166 ""}
{ "Warning" "WDRC_SYNZER_IN_ALL_SIGNAL_BTW_ASYNC_CLK_DOMAIN" "Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain 2 14 " "(Medium) Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain. (Value defined:2). Found 14 asynchronous clock domain interface structure(s) related to this rule." { { "Warning" "WDRC_NODES_WARNING" " cfg (Bus) " "Node  \"cfg (Bus)\"" {  } { { "sys/sys_top.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/sys_top.v" 269 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 21323 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049582169 ""} { "Warning" "WDRC_NODES_WARNING" " ascal:ascal\|o_hsize (Bus) " "Node  \"ascal:ascal\|o_hsize (Bus)\"" {  } { { "sys/ascal.vhd" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/ascal.vhd" 1725 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 16702 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049582169 ""} { "Warning" "WDRC_NODES_WARNING" " FB_FMT (Bus) " "Node  \"FB_FMT (Bus)\"" {  } { { "sys/sys_top.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/sys_top.v" 754 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 20909 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049582169 ""} { "Warning" "WDRC_NODES_WARNING" " ascal:ascal\|o_vsize (Bus) " "Node  \"ascal:ascal\|o_vsize (Bus)\"" {  } { { "sys/ascal.vhd" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/ascal.vhd" 1725 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 16724 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049582169 ""} { "Warning" "WDRC_NODES_WARNING" " emu:emu\|exerion_fpga:excore\|eprom_8:prom_prog1\|dpram_dc:eprom_8\|altsyncram:altsyncram_component\|altsyncram_5ol2:auto_generated\|address_reg_a (Bus) " "Node  \"emu:emu\|exerion_fpga:excore\|eprom_8:prom_prog1\|dpram_dc:eprom_8\|altsyncram:altsyncram_component\|altsyncram_5ol2:auto_generated\|address_reg_a (Bus)\"" {  } { { "db/altsyncram_5ol2.tdf" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/db/altsyncram_5ol2.tdf" 48 15 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 1050 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049582169 ""} { "Warning" "WDRC_NODES_WARNING" " emu:emu\|exerion_fpga:excore\|rSPRITE_databus (Bus) " "Node  \"emu:emu\|exerion_fpga:excore\|rSPRITE_databus (Bus)\"" {  } { { "rtl/excore.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/excore.v" 988 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 2254 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049582169 ""} { "Warning" "WDRC_NODES_WARNING" " emu:emu\|exerion_fpga:excore\|spramaddr_cntz3 (Bus) " "Node  \"emu:emu\|exerion_fpga:excore\|spramaddr_cntz3 (Bus)\"" {  } { { "rtl/excore.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/excore.v" 958 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 2264 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049582169 ""} { "Warning" "WDRC_NODES_WARNING" " cfg_custom_p2 (Bus) " "Node  \"cfg_custom_p2 (Bus)\"" {  } { { "sys/sys_top.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/sys_top.v" 328 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 21197 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049582169 ""} { "Warning" "WDRC_NODES_WARNING" " emu:emu\|exerion_fpga:excore\|audio_r (Bus) " "Node  \"emu:emu\|exerion_fpga:excore\|audio_r (Bus)\"" {  } { { "rtl/excore.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/excore.v" 1042 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 2183 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049582169 ""} { "Warning" "WDRC_NODES_WARNING" " emu:emu\|exerion_fpga:excore\|audio_l (Bus) " "Node  \"emu:emu\|exerion_fpga:excore\|audio_l (Bus)\"" {  } { { "rtl/excore.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/excore.v" 1042 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 2187 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049582169 ""} { "Warning" "WDRC_NODES_WARNING" " acx (Bus) " "Node  \"acx (Bus)\"" {  } { { "sys/sys_top.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/sys_top.v" 328 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 21475 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049582169 ""} { "Warning" "WDRC_NODES_WARNING" " osd:hdmi_osd\|rot (Bus) " "Node  \"osd:hdmi_osd\|rot (Bus)\"" {  } { { "sys/osd.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/osd.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 11233 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049582169 ""} { "Warning" "WDRC_NODES_WARNING" " osd:hdmi_osd\|osd_w (Bus) " "Node  \"osd:hdmi_osd\|osd_w (Bus)\"" {  } { { "sys/osd.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/osd.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 11763 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049582169 ""} { "Warning" "WDRC_NODES_WARNING" " osd:hdmi_osd\|osd_h (Bus) " "Node  \"osd:hdmi_osd\|osd_h (Bus)\"" {  } { { "sys/osd.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/osd.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 11769 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049582169 ""}  } {  } 0 308071 "(Medium) %1!s!. (Value defined:%2!d!). Found %3!d! asynchronous clock domain interface structure(s) related to this rule." 0 0 "Design Assistant" 0 -1 1668049582169 ""}
{ "Info" "IDRC_HIGH_FANOUT" "Rule T101: Nodes with more than the specified number of fan-outs 30 545 " "(Information) Rule T101: Nodes with more than the specified number of fan-outs. (Value defined:30). Found 545 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " pll_audio:pll_audio\|pll_audio_0002:pll_audio_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 " "Node  \"pll_audio:pll_audio\|pll_audio_0002:pll_audio_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_pll.v" 414 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 105250 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049582175 ""} { "Info" "IDRC_NODES_INFO" " sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|h2f_user0_clk\[0\]~CLKENA0 " "Node  \"sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|h2f_user0_clk\[0\]~CLKENA0\"" {  } { { "sys/sysmem.sv" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/sysmem.sv" 256 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 105242 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049582175 ""} { "Info" "IDRC_NODES_INFO" " FPGA_CLK2_50~inputCLKENA0 " "Node  \"FPGA_CLK2_50~inputCLKENA0\"" {  } { { "sys/sys_top.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/sys_top.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 105263 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049582175 ""} { "Info" "IDRC_NODES_INFO" " mcp23009:mcp23009\|WideNand0 " "Node  \"mcp23009:mcp23009\|WideNand0\"" {  } { { "sys/mcp23009.sv" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/mcp23009.sv" 46 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 20255 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049582175 ""} { "Info" "IDRC_NODES_INFO" " mcp23009:mcp23009\|i2c:i2c\|always1~0 " "Node  \"mcp23009:mcp23009\|i2c:i2c\|always1~0\"" {  } { { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 32398 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049582175 ""} { "Info" "IDRC_NODES_INFO" " ~GND " "Node  \"~GND\"" {  } { { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 84474 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049582175 ""} { "Info" "IDRC_NODES_INFO" " emu:emu\|pll:pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 " "Node  \"emu:emu\|pll:pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_pll.v" 414 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 105254 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049582175 ""} { "Info" "IDRC_NODES_INFO" " sysmem_lite:sysmem\|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf\|write_terminating~0 " "Node  \"sysmem_lite:sysmem\|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf\|write_terminating~0\"" {  } { { "sys/f2sdram_safe_terminator.sv" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/f2sdram_safe_terminator.sv" 172 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 30118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049582175 ""} { "Info" "IDRC_NODES_INFO" " sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|h2f_rst_n\[0\]~CLKENA0 " "Node  \"sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|h2f_rst_n\[0\]~CLKENA0\"" {  } { { "sys/sysmem.sv" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/sysmem.sv" 247 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 105240 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049582175 ""} { "Info" "IDRC_NODES_INFO" " reset_req " "Node  \"reset_req\"" {  } { { "sys/sys_top.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/sys_top.v" 504 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 21687 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049582175 ""} { "Info" "IDRC_NODES_INFO" " emu:emu\|pll:pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 " "Node  \"emu:emu\|pll:pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_pll.v" 414 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 105252 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049582175 ""} { "Info" "IDRC_NODES_INFO" " emu:emu\|hps_io:hps_io\|byte_cnt\[1\]~DUPLICATE " "Node  \"emu:emu\|hps_io:hps_io\|byte_cnt\[1\]~DUPLICATE\"" {  } { { "sys/hps_io.sv" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/hps_io.sv" 252 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 126832 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049582175 ""} { "Info" "IDRC_NODES_INFO" " emu:emu\|hps_io:hps_io\|byte_cnt\[0\] " "Node  \"emu:emu\|hps_io:hps_io\|byte_cnt\[0\]\"" {  } { { "sys/hps_io.sv" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/hps_io.sv" 252 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 8939 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049582175 ""} { "Info" "IDRC_NODES_INFO" " hdmi_tx_clk~CLKENA0 " "Node  \"hdmi_tx_clk~CLKENA0\"" {  } { { "sys/sys_top.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/sys_top.v" 1168 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 105246 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049582175 ""} { "Info" "IDRC_NODES_INFO" " has_cmd " "Node  \"has_cmd\"" {  } { { "sys/sys_top.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/sys_top.v" 330 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 21685 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049582175 ""} { "Info" "IDRC_NODES_INFO" " comb~22 " "Node  \"comb~22\"" {  } { { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 30595 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049582175 ""} { "Info" "IDRC_NODES_INFO" " gp_outr\[7\] " "Node  \"gp_outr\[7\]\"" {  } { { "sys/sys_top.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/sys_top.v" 247 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 21528 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049582175 ""} { "Info" "IDRC_NODES_INFO" " gp_outr\[6\] " "Node  \"gp_outr\[6\]\"" {  } { { "sys/sys_top.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/sys_top.v" 247 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 21527 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049582175 ""} { "Info" "IDRC_NODES_INFO" " gp_outr\[5\] " "Node  \"gp_outr\[5\]\"" {  } { { "sys/sys_top.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/sys_top.v" 247 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 21526 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049582175 ""} { "Info" "IDRC_NODES_INFO" " gp_outr\[0\] " "Node  \"gp_outr\[0\]\"" {  } { { "sys/sys_top.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/sys_top.v" 247 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 21521 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049582175 ""} { "Info" "IDRC_NODES_INFO" " gp_outr\[4\] " "Node  \"gp_outr\[4\]\"" {  } { { "sys/sys_top.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/sys_top.v" 247 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 21525 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049582175 ""} { "Info" "IDRC_NODES_INFO" " gp_outr\[3\] " "Node  \"gp_outr\[3\]\"" {  } { { "sys/sys_top.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/sys_top.v" 247 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 21524 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049582175 ""} { "Info" "IDRC_NODES_INFO" " gp_outr\[1\] " "Node  \"gp_outr\[1\]\"" {  } { { "sys/sys_top.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/sys_top.v" 247 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 21522 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049582175 ""} { "Info" "IDRC_NODES_INFO" " gp_outr\[2\] " "Node  \"gp_outr\[2\]\"" {  } { { "sys/sys_top.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/sys_top.v" 247 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 21523 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049582175 ""} { "Info" "IDRC_NODES_INFO" " cfg\[10\] " "Node  \"cfg\[10\]\"" {  } { { "sys/sys_top.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/sys_top.v" 269 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 21323 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049582175 ""} { "Info" "IDRC_NODES_INFO" " gp_outr\[10\] " "Node  \"gp_outr\[10\]\"" {  } { { "sys/sys_top.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/sys_top.v" 247 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 21531 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049582175 ""} { "Info" "IDRC_NODES_INFO" " emu:emu\|arcade_video:arcade_video\|video_mixer:video_mixer\|CE_PIXEL " "Node  \"emu:emu\|arcade_video:arcade_video\|video_mixer:video_mixer\|CE_PIXEL\"" {  } { { "sys/video_mixer.sv" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/video_mixer.sv" 27 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 7295 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049582175 ""} { "Info" "IDRC_NODES_INFO" " gp_outr\[8\] " "Node  \"gp_outr\[8\]\"" {  } { { "sys/sys_top.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/sys_top.v" 247 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 21529 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049582175 ""} { "Info" "IDRC_NODES_INFO" " gp_outr\[11\] " "Node  \"gp_outr\[11\]\"" {  } { { "sys/sys_top.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/sys_top.v" 247 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 21532 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049582175 ""} { "Info" "IDRC_NODES_INFO" " gp_outr\[9\] " "Node  \"gp_outr\[9\]\"" {  } { { "sys/sys_top.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/sys_top.v" 247 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 21530 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049582175 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Design Software" 0 -1 1668049582175 ""}  } {  } 0 308046 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1668049582175 ""}
{ "Info" "IDRC_TOP_FANOUT" "Rule T102: Top nodes with the highest number of fan-outs 50 50 " "(Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 50 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " emu:emu\|pll:pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 " "Node  \"emu:emu\|pll:pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_pll.v" 414 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 105252 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049582177 ""} { "Info" "IDRC_NODES_INFO" " emu:emu\|pll:pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 " "Node  \"emu:emu\|pll:pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_pll.v" 414 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 105254 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049582177 ""} { "Info" "IDRC_NODES_INFO" " pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|divclk\[0\]~CLKENA0 " "Node  \"pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|divclk\[0\]~CLKENA0\"" {  } { { "altera_cyclonev_pll.v" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_cyclonev_pll.v" 646 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 105248 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049582177 ""} { "Info" "IDRC_NODES_INFO" " ~GND " "Node  \"~GND\"" {  } { { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 84474 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049582177 ""} { "Info" "IDRC_NODES_INFO" " pll_audio:pll_audio\|pll_audio_0002:pll_audio_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 " "Node  \"pll_audio:pll_audio\|pll_audio_0002:pll_audio_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_pll.v" 414 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 105250 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049582177 ""} { "Info" "IDRC_NODES_INFO" " FPGA_CLK1_50~inputCLKENA0 " "Node  \"FPGA_CLK1_50~inputCLKENA0\"" {  } { { "sys/sys_top.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/sys_top.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 105262 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049582177 ""} { "Info" "IDRC_NODES_INFO" " sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|h2f_user0_clk\[0\]~CLKENA0 " "Node  \"sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|h2f_user0_clk\[0\]~CLKENA0\"" {  } { { "sys/sysmem.sv" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/sysmem.sv" 256 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 105242 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049582177 ""} { "Info" "IDRC_NODES_INFO" " emu:emu\|pll:pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[2\]~CLKENA0 " "Node  \"emu:emu\|pll:pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[2\]~CLKENA0\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_pll.v" 414 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 105256 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049582177 ""} { "Info" "IDRC_NODES_INFO" " emu:emu\|reset~1 " "Node  \"emu:emu\|reset~1\"" {  } { { "exerion_alpha.sv" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/exerion_alpha.sv" 456 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 38517 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049582177 ""} { "Info" "IDRC_NODES_INFO" " pll_cfg:pll_cfg\|altera_pll_reconfig_top:pll_cfg_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|self_reset:self_reset_inst\|reset~0 " "Node  \"pll_cfg:pll_cfg\|altera_pll_reconfig_top:pll_cfg_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|self_reset:self_reset_inst\|reset~0\"" {  } { { "sys/pll_cfg/altera_pll_reconfig_core.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/pll_cfg/altera_pll_reconfig_core.v" 1691 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 37464 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049582177 ""} { "Info" "IDRC_NODES_INFO" " emu:emu\|arcade_video:arcade_video\|video_mixer:video_mixer\|scandoubler:sd\|ce_x4i " "Node  \"emu:emu\|arcade_video:arcade_video\|video_mixer:video_mixer\|scandoubler:sd\|ce_x4i\"" {  } { { "sys/scandoubler.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/scandoubler.v" 58 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 7098 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049582177 ""} { "Info" "IDRC_NODES_INFO" " emu:emu\|hps_io:hps_io\|ioctl_dout\[0\] " "Node  \"emu:emu\|hps_io:hps_io\|ioctl_dout\[0\]\"" {  } { { "sys/hps_io.sv" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/hps_io.sv" 599 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 8873 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049582177 ""} { "Info" "IDRC_NODES_INFO" " emu:emu\|hps_io:hps_io\|ioctl_dout\[6\] " "Node  \"emu:emu\|hps_io:hps_io\|ioctl_dout\[6\]\"" {  } { { "sys/hps_io.sv" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/hps_io.sv" 599 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 8867 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049582177 ""} { "Info" "IDRC_NODES_INFO" " emu:emu\|hps_io:hps_io\|ioctl_dout\[2\] " "Node  \"emu:emu\|hps_io:hps_io\|ioctl_dout\[2\]\"" {  } { { "sys/hps_io.sv" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/hps_io.sv" 599 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 8871 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049582177 ""} { "Info" "IDRC_NODES_INFO" " emu:emu\|hps_io:hps_io\|ioctl_dout\[1\] " "Node  \"emu:emu\|hps_io:hps_io\|ioctl_dout\[1\]\"" {  } { { "sys/hps_io.sv" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/hps_io.sv" 599 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 8872 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049582177 ""} { "Info" "IDRC_NODES_INFO" " emu:emu\|hps_io:hps_io\|ioctl_dout\[5\] " "Node  \"emu:emu\|hps_io:hps_io\|ioctl_dout\[5\]\"" {  } { { "sys/hps_io.sv" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/hps_io.sv" 599 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 8868 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049582177 ""} { "Info" "IDRC_NODES_INFO" " emu:emu\|hps_io:hps_io\|ioctl_dout\[4\] " "Node  \"emu:emu\|hps_io:hps_io\|ioctl_dout\[4\]\"" {  } { { "sys/hps_io.sv" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/hps_io.sv" 599 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 8869 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049582177 ""} { "Info" "IDRC_NODES_INFO" " emu:emu\|hps_io:hps_io\|ioctl_dout\[3\] " "Node  \"emu:emu\|hps_io:hps_io\|ioctl_dout\[3\]\"" {  } { { "sys/hps_io.sv" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/hps_io.sv" 599 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 8870 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049582177 ""} { "Info" "IDRC_NODES_INFO" " emu:emu\|hps_io:hps_io\|ioctl_dout\[7\] " "Node  \"emu:emu\|hps_io:hps_io\|ioctl_dout\[7\]\"" {  } { { "sys/hps_io.sv" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/hps_io.sv" 599 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 8866 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049582177 ""} { "Info" "IDRC_NODES_INFO" " ascal:ascal\|o_reset_na " "Node  \"ascal:ascal\|o_reset_na\"" {  } { { "sys/ascal.vhd" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/ascal.vhd" 443 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 18194 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049582177 ""} { "Info" "IDRC_NODES_INFO" " emu:emu\|exerion_fpga:excore\|ls107:U2B_B\|q " "Node  \"emu:emu\|exerion_fpga:excore\|ls107:U2B_B\|q\"" {  } { { "rtl/ttl_chips.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/ttl_chips.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 23217 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049582177 ""} { "Info" "IDRC_NODES_INFO" " emu:emu\|hiscore:hi\|buffer_addr\[7\] " "Node  \"emu:emu\|hiscore:hi\|buffer_addr\[7\]\"" {  } { { "rtl/hiscore.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/hiscore.v" 321 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 4998 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049582177 ""} { "Info" "IDRC_NODES_INFO" " emu:emu\|hiscore:hi\|buffer_addr\[6\] " "Node  \"emu:emu\|hiscore:hi\|buffer_addr\[6\]\"" {  } { { "rtl/hiscore.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/hiscore.v" 321 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 4997 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049582177 ""} { "Info" "IDRC_NODES_INFO" " emu:emu\|hiscore:hi\|data_addr\[6\] " "Node  \"emu:emu\|hiscore:hi\|data_addr\[6\]\"" {  } { { "rtl/hiscore.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/hiscore.v" 321 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 5005 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049582177 ""} { "Info" "IDRC_NODES_INFO" " emu:emu\|hiscore:hi\|data_addr\[7\] " "Node  \"emu:emu\|hiscore:hi\|data_addr\[7\]\"" {  } { { "rtl/hiscore.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/hiscore.v" 321 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 5006 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049582177 ""} { "Info" "IDRC_NODES_INFO" " emu:emu\|hiscore:hi\|buffer_addr\[5\] " "Node  \"emu:emu\|hiscore:hi\|buffer_addr\[5\]\"" {  } { { "rtl/hiscore.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/hiscore.v" 321 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 4996 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049582177 ""} { "Info" "IDRC_NODES_INFO" " emu:emu\|hiscore:hi\|data_addr\[5\] " "Node  \"emu:emu\|hiscore:hi\|data_addr\[5\]\"" {  } { { "rtl/hiscore.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/hiscore.v" 321 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 5004 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049582177 ""} { "Info" "IDRC_NODES_INFO" " emu:emu\|exerion_fpga:excore\|ls107:U3B_B\|q " "Node  \"emu:emu\|exerion_fpga:excore\|ls107:U3B_B\|q\"" {  } { { "rtl/ttl_chips.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/ttl_chips.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 23208 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049582177 ""} { "Info" "IDRC_NODES_INFO" " osd:hdmi_osd\|ce_pix " "Node  \"osd:hdmi_osd\|ce_pix\"" {  } { { "sys/osd.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/osd.v" 102 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 11833 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049582177 ""} { "Info" "IDRC_NODES_INFO" " osd:vga_osd\|ce_pix " "Node  \"osd:vga_osd\|ce_pix\"" {  } { { "sys/osd.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/osd.v" 102 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/" { { 0 { 0 ""} 0 27827 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668049582177 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Design Software" 0 -1 1668049582177 ""}  } {  } 0 308044 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1668049582177 ""}
{ "Info" "IDRC_REPORT_HEALTH_POST_FITTER" "595 1193 " "Design Assistant information: finished post-fitting analysis of current design -- generated 595 information messages and 1193 warning messages" {  } {  } 2 308007 "Design Assistant information: finished post-fitting analysis of current design -- generated %1!d! information messages and %2!d! warning messages" 0 0 "Design Assistant" 0 -1 1668049582179 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Design Assistant 0 s 254 s Quartus Prime " "Quartus Prime Design Assistant was successful. 0 errors, 254 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5219 " "Peak virtual memory: 5219 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1668049582677 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 09 21:06:22 2022 " "Processing ended: Wed Nov 09 21:06:22 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1668049582677 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1668049582677 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1668049582677 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Assistant" 0 -1 1668049582677 ""}
