%=================================%
% 	    	GLOSSARY       	      %
%   Common Acronyms & Commands    %
%=================================%
% \gls{formula}   -> singular -> e.g: formula 
% \Gls{formula}   -> singular + capital letter -> e.g: Formula 
% \glspl{formula} -> plural -> e.g: formulas 
% \Glspl{formula} -> plural + capital letter -> e.g: Formula
%
%   \newacronym{}{}{}
%   \newcommand{\}{}


%============ Funding =============%
\newacronym{ASIen}{ASI}{Italian Space Agency}
    \newcommand{\ASIen}{\gls{ASIen}\xspace}
\newacronym{ASIit}{ASI}{Agenzia Spaziale Italiana}
    \newcommand{\ASIit}{\gls{ASIit}\xspace}
%==================================%


%============ Universities and Faculties =============%
\newacronym{UNICALen}{UNICAL}{University of Calabria}
    \newcommand{\UNICALen}{\gls{UNICALen}\xspace}
\newacronym{UNICALit}{UNICAL}{Universit√† della Calabria}
    \newcommand{\UNICALit}{\gls{UNICALit}\xspace}
\newacronym{DIMESen}{DIMES}{Department of Computer Engineering, Modeling, Electronics and Systems}
    \newcommand{\DIMESen}{\gls{DIMESen}\xspace}
\newacronym{DIMESit}{DIMES}{Dipartimento di Ingegneria Informatica, Modellistica, Elettronica e Sistemistica}
    \newcommand{\DIMESit}{\gls{DIMESit}\xspace}
\newacronym{USFQes}{USFQ}{Universidad San Francisco de Quito}
    \newcommand{\USFQes}{\gls{USFQes}\xspace}     
\newacronym{BIUen}{BIU}{Bar-Ilan University}
    \newcommand{\BIUen}{\gls{BIUen}\xspace} 
%=====================================================%

%============ Fabrication =============%
\newacronym{beol}{BEOL}{back-end-of-line}
    \newcommand{\beol}{\gls{beol}\xspace} 
    \newcommand{\Beol}{\Gls{beol}\xspace} 
\newacronym{feol}{FEOL}{front-end-of-line}
    \newcommand{\feol}{\gls{feol}\xspace} 
    \newcommand{\Feol}{\Gls{feol}\xspace}     
%=====================================%

%============ VLSI & Circuit Design =============%
\newacronym{wordl}{WL}{wordline}
    \newcommand{\wordl}{\gls{wordl}\xspace}
\newacronym{bitl}{BL}{bitline}
    \newcommand{\bitl}{\gls{bitl}\xspace}
\newacronym{sourcel}{SL}{sourceline}
    \newcommand{\sourcel}{\gls{sourcel}\xspace}
\newacronym[longplural={nanowires}]{nw}{NW}{nanowire}
    \newcommand{\nw}{\gls{nw}\xspace} 
    \newcommand{\Nw}{\Gls{nw}\xspace}
    \newcommand{\nws}{\glspl{nw}\xspace}
\newacronym{ptm}{PTM}{predictive technology model}
    \newcommand{\ptm}{\gls{ptm}\xspace} 
    \newcommand{\Ptm}{\Gls{ptm}\xspace} 
\newacronym{pdk}{PDK}{process design kit}
    \newcommand{\pdk}{\gls{pdk}\xspace} 
    \newcommand{\Pdk}{\Gls{pdk}\xspace}  
    \newcommand{\pdks}{\glspl{pdk}\xspace} 
    \newcommand{\Pdks}{\Glspl{pdk}\xspace} 
\newacronym[longplural={systems-on-chip}]{soc}{SoC}{system-on-chip}
    \newcommand{\soc}{\gls{soc}\xspace} 
    \newcommand{\Soc}{\Gls{soc}\xspace} 
    \newcommand{\socs}{\glspl{soc}\xspace}
    \newcommand{\Socs}{\Glspl{soc}\xspace}
\newacronym[longplural={integrated circuits}]{ic}{IC}{integrated circuit}
    \newcommand{\ic}{\gls{ic}\xspace} 
    \newcommand{\Ic}{\Gls{ic}\xspace} 
    \newcommand{\ics}{\glspl{ic}\xspace}
    \newcommand{\Ics}{\Glspl{ic}\xspace}  
\newacronym{ai}{AI}{artificial-intelligence}
    \newcommand{\ai}{\gls{ai}\xspace} 
    \newcommand{\Ai}{\Gls{ai}\xspace} 
\newacronym{iot}{IoT}{internet-of-things}
    \newcommand{\iot}{\gls{iot}\xspace} 
    \newcommand{\Iot}{\Gls{iot}\xspace} 
\newacronym{mc}{MC}{Monte Carlo}
    \newcommand{\mc}{\gls{mc}\xspace} 
\newacronym{cvs}{CVS}{conventional voltage sensing}
    \newcommand{\cvs}{\gls{cvs}\xspace} 
    \newcommand{\Cvs}{\Gls{cvs}\xspace} 
\newacronym{epi}{EPI}{energy per instruction}
    \newcommand{\epi}{\gls{epi}\xspace} 
    \newcommand{\Epi}{\Gls{epi}\xspace} 
\newacronym{ips}{IPS}{instructions per second}
    \newcommand{\ips}{\gls{ips}\xspace} 
    \newcommand{\Ips}{\Gls{ips}\xspace}     
%===================================%

%============ Memories & Bus =============%
\newacronym{mep}{MEP}{minimum energy point}
    \newcommand{\mep}{\gls{mep}\xspace} 
    \newcommand{\Mep}{\Gls{mep}\xspace}
\newacronym{lrs}{LRS}{low resistance state}
    \newcommand{\lrs}{\gls{lrs}\xspace} 
    \newcommand{\Lrs}{\Gls{lrs}\xspace} 
\newacronym{hrs}{HRS}{high resistance state}
    \newcommand{\hrs}{\gls{hrs}\xspace} 
    \newcommand{\Hrs}{\Gls{hrs}\xspace} 
\newacronym{mim}{MIM}{metal-insulator-metal}
    \newcommand{\mim}{\gls{mim}\xspace} 
    \newcommand{\Mim}{\Gls{mim}\xspace} 
\newacronym[longplural={phase-change memories}]{pcm}{PCM}{phase-change memory}
    \newcommand{\pcm}{\gls{pcm}\xspace} 
    \newcommand{\Pcm}{\Gls{pcm}\xspace} 
    \newcommand{\pcms}{\glspl{pcm}\xspace}
    \newcommand{\Pcms}{\Glspl{pcm}\xspace}
\newacronym[longplural={resistive RAMs}]{rram}{RRAM}{resistive RAM}
    \newcommand{\rram}{\gls{rram}\xspace} 
    \newcommand{\Rram}{\Gls{rram}\xspace} 
    \newcommand{\rrams}{\glspl{rram}\xspace}
    \newcommand{\Rrams}{\Glspl{rram}\xspace}
\newacronym[longplural={spin-transfer torque magnetic random-access memories}]{sttmram}{STT-MRAM}{spin-transfer torque magnetic random-access memory}
    \newcommand{\sttmram}{\gls{sttmram}\xspace} 
    \newcommand{\Sttmram}{\Gls{sttmram}\xspace} 
    \newcommand{\sttmrams}{\glspl{sttmram}\xspace}
    \newcommand{\Sttmrams}{\Glspl{sttmram}\xspace}     
\newacronym{euv}{EUV}{extreme ultra-violet}
    \newcommand{\euv}{\gls{euv}\xspace} 
\newacronym[longplural={Gain-Cell embedded DRAMs}]{gcedram}{GC-eDRAM}{Gain-Cell embedded DRAM}
    \newcommand{\gcedram}{\gls{gcedram}\xspace} 
    \newcommand{\gcedrams}{\glspl{gcedram}\xspace}
\newacronym{sixt}{6T}{6-transistor}
    \newcommand{\sixt}{\gls{sixt}\xspace}
\newacronym{eflash}{eFlash}{embedded Flash}
    \newcommand{\eflash}{\gls{eflash}\xspace}
    \newcommand{\Eflash}{\Gls{eflash}\xspace}
\newacronym[longplural={multi-level cells}]{mlc}{MLC}{multi-level cell}
    \newcommand{\mlc}{\gls{mlc}\xspace} 
    \newcommand{\Mlc}{\Gls{mlc}\xspace} 
    \newcommand{\mlcs}{\glspl{mlc}\xspace}
    \newcommand{\Mlcs}{\Glspl{mlc}\xspace}
\newacronym[longplural={Storage Class Memories}]{scm}{SCM}{Storage Class Memory}
    \newcommand{\scm}{\gls{scm}\xspace}
    \newcommand{\scms}{\glsp{scm}\xspace}
\newacronym{ddr}{DDR}{dual-data rate}
    \newcommand{\ddr}{\gls{ddr}\xspace}
    \newcommand{\Ddr}{\Gls{ddr}\xspace}
\newacronym[longplural={graphic processing units}]{gpu}{GPU}{graphic processing unit}
    \newcommand{\gpu}{\gls{gpu}\xspace} 
    \newcommand{\Gpu}{\Gls{gpu}\xspace} 
    \newcommand{\gpus}{\glspl{gpu}\xspace}
    \newcommand{\Gpus}{\Glspl{gpu}\xspace}
\newacronym[longplural={central processing units}]{cpu}{CPU}{central processing unit}
    \newcommand{\cpu}{\gls{cpu}\xspace} 
    \newcommand{\Cpu}{\Gls{cpu}\xspace} 
    \newcommand{\cpus}{\glspl{cpu}\xspace}
    \newcommand{\Cpus}{\Glspl{cpu}\xspace}
\newacronym{sata}{SATA}{Serial Advanced Technology Attachment}
    \newcommand{\sata}{\gls{sata}\xspace}
\newacronym{nvme}{NVMe}{Non-Volatile Memory Express}
    \newcommand{\nvme}{\gls{nvme}\xspace}
\newacronym[longplural={non-volatile memories}]{nvm}{NVM}{non-volatile memory}
    \newcommand{\nvm}{\gls{nvm}\xspace}    
    \newcommand{\nvms}{\glspl{nvm}\xspace}      
\newacronym{pcie}{PCIe}{Peripheral Component Interconnect Express}
    \newcommand{\pcie}{\gls{pcie}\xspace} 
\newacronym[longplural={hard-Disk drives}]{hdd}{HDD}{hard-Disk drive}
    \newcommand{\hdd}{\gls{hdd}\xspace} 
    \newcommand{\Hdd}{\Gls{hdd}\xspace} 
    \newcommand{\hdds}{\glspl{hdd}\xspace}
    \newcommand{\Hdds}{\Glspl{hdd}\xspace}
\newacronym[longplural={solid-State drives}]{ssd}{SSD}{solid-State drive}
    \newcommand{\ssd}{\gls{ssd}\xspace} 
    \newcommand{\Ssd}{\Gls{ssd}\xspace} 
    \newcommand{\ssds}{\glspl{ssd}\xspace}
    \newcommand{\Ssds}{\Glspl{ssd}\xspace}
\newacronym[longplural={high-bandwidth memories}]{hbm}{HBM}{high-bandwidth memory}
    \newcommand{\hbm}{\gls{hbm}\xspace} 
    \newcommand{\Hbm}{\Gls{hbm}\xspace} 
    \newcommand{\hbms}{\glspl{hbm}\xspace}
    \newcommand{\Hbms}{\Glspl{hbm}\xspace}
\newacronym[longplural={dual-inline memory modules}]{dimm}{DIMM}{dual-inline memory module}
    \newcommand{\dimm}{\gls{dimm}\xspace} 
    \newcommand{\Dimm}{\Gls{dimm}\xspace} 
    \newcommand{\dimms}{\glspl{dimm}\xspace}
    \newcommand{\Dimms}{\Glspl{dimm}\xspace}
\newacronym[longplural={static random-access memories}]{sram}{SRAM}{static random-access memory}
    \newcommand{\sram}{\gls{sram}\xspace} 
    \newcommand{\Sram}{\Gls{sram}\xspace} 
    \newcommand{\srams}{\glspl{sram}\xspace}
    \newcommand{\Srams}{\Glspl{sram}\xspace}
\newacronym[longplural={embedded DRAMs}]{edram}{eDRAM}{embedded DRAM}
    \newcommand{\edram}{\gls{edram}\xspace} 
    \newcommand{\Edram}{\Gls{edram}\xspace} 
    \newcommand{\edrams}{\glspl{edram}\xspace}
    \newcommand{\Edrams}{\Glspl{edram}\xspace}    
\newacronym[longplural={dynamic random-access memories}]{dram}{DRAM}{dynamic random-access memory}
    \newcommand{\dram}{\gls{dram}\xspace} 
    \newcommand{\Dram}{\Gls{dram}\xspace} 
    \newcommand{\drams}{\glspl{dram}\xspace}
    \newcommand{\Drams}{\Glspl{dram}\xspace}    
\newacronym[longplural={six-transistor static random access memories}]{sixtsram}{6T-SRAM}{six-transistor static random access memory}
    \newcommand{\sixtsram}{\gls{sixtsram}\xspace} 
    \newcommand{\Sixtsram}{\Gls{sixtsram}\xspace} 
    \newcommand{\sixtsrams}{\glspl{sixtsram}\xspace}
    \newcommand{\Sixtrams}{\Glspl{sixtsram}\xspace}
\newacronym[longplural={magnetic random-access memories}]{mram}{MRAM}{magnetic random-access memory}
    \newcommand{\mram}{\gls{mram}\xspace} 
    \newcommand{\Mram}{\Gls{mram}\xspace} 
    \newcommand{\mrams}{\glspl{mram}\xspace}
    \newcommand{\Mrams}{\Glspl{mram}\xspace}
%\newacronym[longplural={spin-transfer torque magnetic random-access memories}]{sttmram}{STT-MRAM}{spin-transfer torque magnetic random-access memory}
%    \newcommand{\sttmram}{\gls{sttmram}\xspace} 
%    \newcommand{\Sttmram}{\Gls{sttmram}\xspace} 
%    \newcommand{\sttmrams}{\glspl{sttmram}\xspace}
%    \newcommand{\Sttmrams}{\Glspl{sttmram}\xspace}
\newacronym{bc}{BC}{bitcell}
    \newcommand{\bc}{\gls{bc}\xspace} 
    \newcommand{\Bc}{\Gls{bc}\xspace} 
    \newcommand{\bcs}{\glspl{bc}\xspace}
    \newcommand{\Bcs}{\Glspl{bc}\xspace} 
\newacronym{bl}{BL}{bitline}
    \newcommand{\bl}{\gls{bl}\xspace} 
    \newcommand{\Bl}{\Gls{bl}\xspace} 
    \newcommand{\bls}{\glspl{bl}\xspace}
    \newcommand{\Bls}{\Glspl{bl}\xspace}      
\newacronym{sln}{SL}{sourceline}
    \newcommand{\sln}{\gls{sln}\xspace} 
    \newcommand{\Sln}{\Gls{sln}\xspace} 
    \newcommand{\slns}{\glspl{sln}\xspace}
    \newcommand{\Slns}{\Glspl{sln}\xspace}  
\newacronym{wl}{WL}{wordline}
    \newcommand{\wl}{\gls{wl}\xspace} 
    \newcommand{\Wl}{\Gls{wl}\xspace} 
    \newcommand{\wls}{\glspl{wl}\xspace}
    \newcommand{\Wls}{\Glspl{wl}\xspace}     
%===================================%
    
% Spintronics
\newacronym{nc}{NC}{number of cycles at endurance failure}
    \newcommand{\nc}{\gls{nc}\xspace} 
\newacronym{llgs}{LLGS}{Landau-Lifshitz-Gilbert-Slonczewski}
    \newcommand{\llgs}{\gls{llgs}\xspace} 
\newacronym{stt}{STT}{spin-transfer torque}
    \newcommand{\stt}{\gls{stt}\xspace} 
    \newcommand{\Stt}{\Gls{stt}\xspace} 
\newacronym{pma}{PMA}{perpendicular magnetic anisotropy}
    \newcommand{\pma}{\gls{pma}\xspace} 
    \newcommand{\Pma}{\Gls{pma}\xspace} 
\newacronym{ima}{IMA}{in-plane magnetic anisotropy}
    \newcommand{\ima}{\gls{ima}\xspace} 
    \newcommand{\Ima}{\Gls{ima}\xspace}     
\newacronym{mtj}{MTJ}{magnetic tunnel junction}
    \newcommand{\mtj}{\gls{mtj}\xspace} 
    \newcommand{\Mtj}{\Gls{mtj}\xspace} 
    \newcommand{\mtjs}{\glspl{mtj}\xspace}
    \newcommand{\Mtjs}{\Glspl{mtj}\xspace}
\newacronym{smtj}{SMTJ}{single-barrier MTJ}
    \newcommand{\smtj}{\gls{smtj}\xspace} 
    \newcommand{\Smtj}{\Gls{smtj}\xspace} 
    \newcommand{\smtjs}{\glspl{smtj}\xspace}
    \newcommand{\Smtjs}{\Glspl{smtj}\xspace}
\newacronym{dmtj}{DMTJ}{double-barrier MTJ}
    \newcommand{\dmtj}{\gls{dmtj}\xspace} 
    \newcommand{\Dmtj}{\Gls{dmtj}\xspace} 
    \newcommand{\dmtjs}{\glspl{dmtj}\xspace}
    \newcommand{\Dmtjs}{\Glspl{dmtj}\xspace}
\newacronym{mr}{MR}{magnetoresistance}
    \newcommand{\mr}{\gls{mr}\xspace} 
    \newcommand{\Mr}{\Gls{mr}\xspace}
\newacronym{tmr}{TMR}{tunnel magnetoresistance}
    \newcommand{\tmr}{\gls{tmr}\xspace} 
    \newcommand{\Tmr}{\Gls{tmr}\xspace}
\newacronym{gmr}{GMR}{giant magnetoresistance}
    \newcommand{\gmr}{\gls{gmr}\xspace} 
    \newcommand{\Gmr}{\Gls{gmr}\xspace}
\newacronym{wer}{WER}{write error rate}
    \newcommand{\wer}{\gls{wer}\xspace} 
    \newcommand{\Wer}{\Gls{wer}\xspace} 
\newacronym{rdr}{RDR}{read disturbance rate}
    \newcommand{\rdr}{\gls{rdr}\xspace} 
    \newcommand{\Rdr}{\Gls{rdr}\xspace} 
\newacronym{rfr}{RFR}{retention failure rate}
    \newcommand{\rfr}{\gls{rfr}\xspace} 
    \newcommand{\Rfr}{\Gls{rfr}\xspace} 
\newacronym{rer}{RER}{read error rate}
    \newcommand{\rer}{\gls{rer}\xspace} 
    \newcommand{\Rer}{\Gls{rer}\xspace}
    \newcommand{\rers}{\glspl{rer}\xspace}
\newacronym{fl}{FL}{free layer}
    \newcommand{\fl}{\gls{fl}\xspace}
    \newcommand{\Fl}{\Gls{fl}\xspace}
    \newcommand{\fls}{\glspl{fl}\xspace}
    \newcommand{\Fls}{\Glspl{fl}\xspace}
\newacronym[longplural={reference layers}]{rl}{RL}{reference layer}
    \newcommand{\rl}{\gls{rl}\xspace}
    \newcommand{\Rl}{\Gls{rl}\xspace}
    \newcommand{\rls}{\glspl{rl}\xspace}
    \newcommand{\Rls}{\Glspl{rl}\xspace}
\newacronym{p}{P}{parallel}
    \newcommand{\p}{\gls{p}\xspace}
    %\newcommand{\P}{\Gls{p}\xspace}
\newacronym{ap}{AP}{antiparallel}
    \newcommand{\ap}{\gls{ap}\xspace}
    \newcommand{\Ap}{\Gls{ap}\xspace}
\newacronym{fm}{FM}{ferromagnetic}
    \newcommand{\fm}{\gls{fm}\xspace}
    \newcommand{\Fm}{\Gls{fm}\xspace}
    