// Seed: 3584400990
macromodule module_0;
  always_comb id_1 <= id_1;
  always id_1 = id_1.id_1;
  assign id_1 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  input wire id_1;
  module_0();
  wire id_4 = id_1[1];
  supply1 id_5;
  wire id_6;
  assign id_5 = 1;
  tri id_7, id_8, id_9, id_10;
  assign id_10 = 1;
  assign id_4  = ~id_5;
  assign id_2  = 1;
  assign id_7  = id_10;
  wire id_11;
endmodule
