
SteadyHandMain.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000630c  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001f8  080063cc  080063cc  000163cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080065c4  080065c4  000200b0  2**0
                  CONTENTS
  4 .ARM          00000008  080065c4  080065c4  000165c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080065cc  080065cc  000200b0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080065cc  080065cc  000165cc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080065d0  080065d0  000165d0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000b0  20000000  080065d4  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001404  200000b0  08006684  000200b0  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200014b4  08006684  000214b4  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  000200b0  2**0
                  CONTENTS, READONLY
 12 .debug_info   000213c0  00000000  00000000  000200d8  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 0000382d  00000000  00000000  00041498  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001088  00000000  00000000  00044cc8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000f20  00000000  00000000  00045d50  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00019332  00000000  00000000  00046c70  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000fb00  00000000  00000000  0005ffa2  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00094212  00000000  00000000  0006faa2  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00103cb4  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000054b8  00000000  00000000  00103d30  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	200000b0 	.word	0x200000b0
 80000e0:	00000000 	.word	0x00000000
 80000e4:	080063b4 	.word	0x080063b4

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	200000b4 	.word	0x200000b4
 8000104:	080063b4 	.word	0x080063b4

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__udivsi3>:
 8000118:	2200      	movs	r2, #0
 800011a:	0843      	lsrs	r3, r0, #1
 800011c:	428b      	cmp	r3, r1
 800011e:	d374      	bcc.n	800020a <__udivsi3+0xf2>
 8000120:	0903      	lsrs	r3, r0, #4
 8000122:	428b      	cmp	r3, r1
 8000124:	d35f      	bcc.n	80001e6 <__udivsi3+0xce>
 8000126:	0a03      	lsrs	r3, r0, #8
 8000128:	428b      	cmp	r3, r1
 800012a:	d344      	bcc.n	80001b6 <__udivsi3+0x9e>
 800012c:	0b03      	lsrs	r3, r0, #12
 800012e:	428b      	cmp	r3, r1
 8000130:	d328      	bcc.n	8000184 <__udivsi3+0x6c>
 8000132:	0c03      	lsrs	r3, r0, #16
 8000134:	428b      	cmp	r3, r1
 8000136:	d30d      	bcc.n	8000154 <__udivsi3+0x3c>
 8000138:	22ff      	movs	r2, #255	; 0xff
 800013a:	0209      	lsls	r1, r1, #8
 800013c:	ba12      	rev	r2, r2
 800013e:	0c03      	lsrs	r3, r0, #16
 8000140:	428b      	cmp	r3, r1
 8000142:	d302      	bcc.n	800014a <__udivsi3+0x32>
 8000144:	1212      	asrs	r2, r2, #8
 8000146:	0209      	lsls	r1, r1, #8
 8000148:	d065      	beq.n	8000216 <__udivsi3+0xfe>
 800014a:	0b03      	lsrs	r3, r0, #12
 800014c:	428b      	cmp	r3, r1
 800014e:	d319      	bcc.n	8000184 <__udivsi3+0x6c>
 8000150:	e000      	b.n	8000154 <__udivsi3+0x3c>
 8000152:	0a09      	lsrs	r1, r1, #8
 8000154:	0bc3      	lsrs	r3, r0, #15
 8000156:	428b      	cmp	r3, r1
 8000158:	d301      	bcc.n	800015e <__udivsi3+0x46>
 800015a:	03cb      	lsls	r3, r1, #15
 800015c:	1ac0      	subs	r0, r0, r3
 800015e:	4152      	adcs	r2, r2
 8000160:	0b83      	lsrs	r3, r0, #14
 8000162:	428b      	cmp	r3, r1
 8000164:	d301      	bcc.n	800016a <__udivsi3+0x52>
 8000166:	038b      	lsls	r3, r1, #14
 8000168:	1ac0      	subs	r0, r0, r3
 800016a:	4152      	adcs	r2, r2
 800016c:	0b43      	lsrs	r3, r0, #13
 800016e:	428b      	cmp	r3, r1
 8000170:	d301      	bcc.n	8000176 <__udivsi3+0x5e>
 8000172:	034b      	lsls	r3, r1, #13
 8000174:	1ac0      	subs	r0, r0, r3
 8000176:	4152      	adcs	r2, r2
 8000178:	0b03      	lsrs	r3, r0, #12
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x6a>
 800017e:	030b      	lsls	r3, r1, #12
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0ac3      	lsrs	r3, r0, #11
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x76>
 800018a:	02cb      	lsls	r3, r1, #11
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0a83      	lsrs	r3, r0, #10
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x82>
 8000196:	028b      	lsls	r3, r1, #10
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	0a43      	lsrs	r3, r0, #9
 800019e:	428b      	cmp	r3, r1
 80001a0:	d301      	bcc.n	80001a6 <__udivsi3+0x8e>
 80001a2:	024b      	lsls	r3, r1, #9
 80001a4:	1ac0      	subs	r0, r0, r3
 80001a6:	4152      	adcs	r2, r2
 80001a8:	0a03      	lsrs	r3, r0, #8
 80001aa:	428b      	cmp	r3, r1
 80001ac:	d301      	bcc.n	80001b2 <__udivsi3+0x9a>
 80001ae:	020b      	lsls	r3, r1, #8
 80001b0:	1ac0      	subs	r0, r0, r3
 80001b2:	4152      	adcs	r2, r2
 80001b4:	d2cd      	bcs.n	8000152 <__udivsi3+0x3a>
 80001b6:	09c3      	lsrs	r3, r0, #7
 80001b8:	428b      	cmp	r3, r1
 80001ba:	d301      	bcc.n	80001c0 <__udivsi3+0xa8>
 80001bc:	01cb      	lsls	r3, r1, #7
 80001be:	1ac0      	subs	r0, r0, r3
 80001c0:	4152      	adcs	r2, r2
 80001c2:	0983      	lsrs	r3, r0, #6
 80001c4:	428b      	cmp	r3, r1
 80001c6:	d301      	bcc.n	80001cc <__udivsi3+0xb4>
 80001c8:	018b      	lsls	r3, r1, #6
 80001ca:	1ac0      	subs	r0, r0, r3
 80001cc:	4152      	adcs	r2, r2
 80001ce:	0943      	lsrs	r3, r0, #5
 80001d0:	428b      	cmp	r3, r1
 80001d2:	d301      	bcc.n	80001d8 <__udivsi3+0xc0>
 80001d4:	014b      	lsls	r3, r1, #5
 80001d6:	1ac0      	subs	r0, r0, r3
 80001d8:	4152      	adcs	r2, r2
 80001da:	0903      	lsrs	r3, r0, #4
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xcc>
 80001e0:	010b      	lsls	r3, r1, #4
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	08c3      	lsrs	r3, r0, #3
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xd8>
 80001ec:	00cb      	lsls	r3, r1, #3
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	0883      	lsrs	r3, r0, #2
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d301      	bcc.n	80001fc <__udivsi3+0xe4>
 80001f8:	008b      	lsls	r3, r1, #2
 80001fa:	1ac0      	subs	r0, r0, r3
 80001fc:	4152      	adcs	r2, r2
 80001fe:	0843      	lsrs	r3, r0, #1
 8000200:	428b      	cmp	r3, r1
 8000202:	d301      	bcc.n	8000208 <__udivsi3+0xf0>
 8000204:	004b      	lsls	r3, r1, #1
 8000206:	1ac0      	subs	r0, r0, r3
 8000208:	4152      	adcs	r2, r2
 800020a:	1a41      	subs	r1, r0, r1
 800020c:	d200      	bcs.n	8000210 <__udivsi3+0xf8>
 800020e:	4601      	mov	r1, r0
 8000210:	4152      	adcs	r2, r2
 8000212:	4610      	mov	r0, r2
 8000214:	4770      	bx	lr
 8000216:	e7ff      	b.n	8000218 <__udivsi3+0x100>
 8000218:	b501      	push	{r0, lr}
 800021a:	2000      	movs	r0, #0
 800021c:	f000 f8f0 	bl	8000400 <__aeabi_idiv0>
 8000220:	bd02      	pop	{r1, pc}
 8000222:	46c0      	nop			; (mov r8, r8)

08000224 <__aeabi_uidivmod>:
 8000224:	2900      	cmp	r1, #0
 8000226:	d0f7      	beq.n	8000218 <__udivsi3+0x100>
 8000228:	e776      	b.n	8000118 <__udivsi3>
 800022a:	4770      	bx	lr

0800022c <__divsi3>:
 800022c:	4603      	mov	r3, r0
 800022e:	430b      	orrs	r3, r1
 8000230:	d47f      	bmi.n	8000332 <__divsi3+0x106>
 8000232:	2200      	movs	r2, #0
 8000234:	0843      	lsrs	r3, r0, #1
 8000236:	428b      	cmp	r3, r1
 8000238:	d374      	bcc.n	8000324 <__divsi3+0xf8>
 800023a:	0903      	lsrs	r3, r0, #4
 800023c:	428b      	cmp	r3, r1
 800023e:	d35f      	bcc.n	8000300 <__divsi3+0xd4>
 8000240:	0a03      	lsrs	r3, r0, #8
 8000242:	428b      	cmp	r3, r1
 8000244:	d344      	bcc.n	80002d0 <__divsi3+0xa4>
 8000246:	0b03      	lsrs	r3, r0, #12
 8000248:	428b      	cmp	r3, r1
 800024a:	d328      	bcc.n	800029e <__divsi3+0x72>
 800024c:	0c03      	lsrs	r3, r0, #16
 800024e:	428b      	cmp	r3, r1
 8000250:	d30d      	bcc.n	800026e <__divsi3+0x42>
 8000252:	22ff      	movs	r2, #255	; 0xff
 8000254:	0209      	lsls	r1, r1, #8
 8000256:	ba12      	rev	r2, r2
 8000258:	0c03      	lsrs	r3, r0, #16
 800025a:	428b      	cmp	r3, r1
 800025c:	d302      	bcc.n	8000264 <__divsi3+0x38>
 800025e:	1212      	asrs	r2, r2, #8
 8000260:	0209      	lsls	r1, r1, #8
 8000262:	d065      	beq.n	8000330 <__divsi3+0x104>
 8000264:	0b03      	lsrs	r3, r0, #12
 8000266:	428b      	cmp	r3, r1
 8000268:	d319      	bcc.n	800029e <__divsi3+0x72>
 800026a:	e000      	b.n	800026e <__divsi3+0x42>
 800026c:	0a09      	lsrs	r1, r1, #8
 800026e:	0bc3      	lsrs	r3, r0, #15
 8000270:	428b      	cmp	r3, r1
 8000272:	d301      	bcc.n	8000278 <__divsi3+0x4c>
 8000274:	03cb      	lsls	r3, r1, #15
 8000276:	1ac0      	subs	r0, r0, r3
 8000278:	4152      	adcs	r2, r2
 800027a:	0b83      	lsrs	r3, r0, #14
 800027c:	428b      	cmp	r3, r1
 800027e:	d301      	bcc.n	8000284 <__divsi3+0x58>
 8000280:	038b      	lsls	r3, r1, #14
 8000282:	1ac0      	subs	r0, r0, r3
 8000284:	4152      	adcs	r2, r2
 8000286:	0b43      	lsrs	r3, r0, #13
 8000288:	428b      	cmp	r3, r1
 800028a:	d301      	bcc.n	8000290 <__divsi3+0x64>
 800028c:	034b      	lsls	r3, r1, #13
 800028e:	1ac0      	subs	r0, r0, r3
 8000290:	4152      	adcs	r2, r2
 8000292:	0b03      	lsrs	r3, r0, #12
 8000294:	428b      	cmp	r3, r1
 8000296:	d301      	bcc.n	800029c <__divsi3+0x70>
 8000298:	030b      	lsls	r3, r1, #12
 800029a:	1ac0      	subs	r0, r0, r3
 800029c:	4152      	adcs	r2, r2
 800029e:	0ac3      	lsrs	r3, r0, #11
 80002a0:	428b      	cmp	r3, r1
 80002a2:	d301      	bcc.n	80002a8 <__divsi3+0x7c>
 80002a4:	02cb      	lsls	r3, r1, #11
 80002a6:	1ac0      	subs	r0, r0, r3
 80002a8:	4152      	adcs	r2, r2
 80002aa:	0a83      	lsrs	r3, r0, #10
 80002ac:	428b      	cmp	r3, r1
 80002ae:	d301      	bcc.n	80002b4 <__divsi3+0x88>
 80002b0:	028b      	lsls	r3, r1, #10
 80002b2:	1ac0      	subs	r0, r0, r3
 80002b4:	4152      	adcs	r2, r2
 80002b6:	0a43      	lsrs	r3, r0, #9
 80002b8:	428b      	cmp	r3, r1
 80002ba:	d301      	bcc.n	80002c0 <__divsi3+0x94>
 80002bc:	024b      	lsls	r3, r1, #9
 80002be:	1ac0      	subs	r0, r0, r3
 80002c0:	4152      	adcs	r2, r2
 80002c2:	0a03      	lsrs	r3, r0, #8
 80002c4:	428b      	cmp	r3, r1
 80002c6:	d301      	bcc.n	80002cc <__divsi3+0xa0>
 80002c8:	020b      	lsls	r3, r1, #8
 80002ca:	1ac0      	subs	r0, r0, r3
 80002cc:	4152      	adcs	r2, r2
 80002ce:	d2cd      	bcs.n	800026c <__divsi3+0x40>
 80002d0:	09c3      	lsrs	r3, r0, #7
 80002d2:	428b      	cmp	r3, r1
 80002d4:	d301      	bcc.n	80002da <__divsi3+0xae>
 80002d6:	01cb      	lsls	r3, r1, #7
 80002d8:	1ac0      	subs	r0, r0, r3
 80002da:	4152      	adcs	r2, r2
 80002dc:	0983      	lsrs	r3, r0, #6
 80002de:	428b      	cmp	r3, r1
 80002e0:	d301      	bcc.n	80002e6 <__divsi3+0xba>
 80002e2:	018b      	lsls	r3, r1, #6
 80002e4:	1ac0      	subs	r0, r0, r3
 80002e6:	4152      	adcs	r2, r2
 80002e8:	0943      	lsrs	r3, r0, #5
 80002ea:	428b      	cmp	r3, r1
 80002ec:	d301      	bcc.n	80002f2 <__divsi3+0xc6>
 80002ee:	014b      	lsls	r3, r1, #5
 80002f0:	1ac0      	subs	r0, r0, r3
 80002f2:	4152      	adcs	r2, r2
 80002f4:	0903      	lsrs	r3, r0, #4
 80002f6:	428b      	cmp	r3, r1
 80002f8:	d301      	bcc.n	80002fe <__divsi3+0xd2>
 80002fa:	010b      	lsls	r3, r1, #4
 80002fc:	1ac0      	subs	r0, r0, r3
 80002fe:	4152      	adcs	r2, r2
 8000300:	08c3      	lsrs	r3, r0, #3
 8000302:	428b      	cmp	r3, r1
 8000304:	d301      	bcc.n	800030a <__divsi3+0xde>
 8000306:	00cb      	lsls	r3, r1, #3
 8000308:	1ac0      	subs	r0, r0, r3
 800030a:	4152      	adcs	r2, r2
 800030c:	0883      	lsrs	r3, r0, #2
 800030e:	428b      	cmp	r3, r1
 8000310:	d301      	bcc.n	8000316 <__divsi3+0xea>
 8000312:	008b      	lsls	r3, r1, #2
 8000314:	1ac0      	subs	r0, r0, r3
 8000316:	4152      	adcs	r2, r2
 8000318:	0843      	lsrs	r3, r0, #1
 800031a:	428b      	cmp	r3, r1
 800031c:	d301      	bcc.n	8000322 <__divsi3+0xf6>
 800031e:	004b      	lsls	r3, r1, #1
 8000320:	1ac0      	subs	r0, r0, r3
 8000322:	4152      	adcs	r2, r2
 8000324:	1a41      	subs	r1, r0, r1
 8000326:	d200      	bcs.n	800032a <__divsi3+0xfe>
 8000328:	4601      	mov	r1, r0
 800032a:	4152      	adcs	r2, r2
 800032c:	4610      	mov	r0, r2
 800032e:	4770      	bx	lr
 8000330:	e05d      	b.n	80003ee <__divsi3+0x1c2>
 8000332:	0fca      	lsrs	r2, r1, #31
 8000334:	d000      	beq.n	8000338 <__divsi3+0x10c>
 8000336:	4249      	negs	r1, r1
 8000338:	1003      	asrs	r3, r0, #32
 800033a:	d300      	bcc.n	800033e <__divsi3+0x112>
 800033c:	4240      	negs	r0, r0
 800033e:	4053      	eors	r3, r2
 8000340:	2200      	movs	r2, #0
 8000342:	469c      	mov	ip, r3
 8000344:	0903      	lsrs	r3, r0, #4
 8000346:	428b      	cmp	r3, r1
 8000348:	d32d      	bcc.n	80003a6 <__divsi3+0x17a>
 800034a:	0a03      	lsrs	r3, r0, #8
 800034c:	428b      	cmp	r3, r1
 800034e:	d312      	bcc.n	8000376 <__divsi3+0x14a>
 8000350:	22fc      	movs	r2, #252	; 0xfc
 8000352:	0189      	lsls	r1, r1, #6
 8000354:	ba12      	rev	r2, r2
 8000356:	0a03      	lsrs	r3, r0, #8
 8000358:	428b      	cmp	r3, r1
 800035a:	d30c      	bcc.n	8000376 <__divsi3+0x14a>
 800035c:	0189      	lsls	r1, r1, #6
 800035e:	1192      	asrs	r2, r2, #6
 8000360:	428b      	cmp	r3, r1
 8000362:	d308      	bcc.n	8000376 <__divsi3+0x14a>
 8000364:	0189      	lsls	r1, r1, #6
 8000366:	1192      	asrs	r2, r2, #6
 8000368:	428b      	cmp	r3, r1
 800036a:	d304      	bcc.n	8000376 <__divsi3+0x14a>
 800036c:	0189      	lsls	r1, r1, #6
 800036e:	d03a      	beq.n	80003e6 <__divsi3+0x1ba>
 8000370:	1192      	asrs	r2, r2, #6
 8000372:	e000      	b.n	8000376 <__divsi3+0x14a>
 8000374:	0989      	lsrs	r1, r1, #6
 8000376:	09c3      	lsrs	r3, r0, #7
 8000378:	428b      	cmp	r3, r1
 800037a:	d301      	bcc.n	8000380 <__divsi3+0x154>
 800037c:	01cb      	lsls	r3, r1, #7
 800037e:	1ac0      	subs	r0, r0, r3
 8000380:	4152      	adcs	r2, r2
 8000382:	0983      	lsrs	r3, r0, #6
 8000384:	428b      	cmp	r3, r1
 8000386:	d301      	bcc.n	800038c <__divsi3+0x160>
 8000388:	018b      	lsls	r3, r1, #6
 800038a:	1ac0      	subs	r0, r0, r3
 800038c:	4152      	adcs	r2, r2
 800038e:	0943      	lsrs	r3, r0, #5
 8000390:	428b      	cmp	r3, r1
 8000392:	d301      	bcc.n	8000398 <__divsi3+0x16c>
 8000394:	014b      	lsls	r3, r1, #5
 8000396:	1ac0      	subs	r0, r0, r3
 8000398:	4152      	adcs	r2, r2
 800039a:	0903      	lsrs	r3, r0, #4
 800039c:	428b      	cmp	r3, r1
 800039e:	d301      	bcc.n	80003a4 <__divsi3+0x178>
 80003a0:	010b      	lsls	r3, r1, #4
 80003a2:	1ac0      	subs	r0, r0, r3
 80003a4:	4152      	adcs	r2, r2
 80003a6:	08c3      	lsrs	r3, r0, #3
 80003a8:	428b      	cmp	r3, r1
 80003aa:	d301      	bcc.n	80003b0 <__divsi3+0x184>
 80003ac:	00cb      	lsls	r3, r1, #3
 80003ae:	1ac0      	subs	r0, r0, r3
 80003b0:	4152      	adcs	r2, r2
 80003b2:	0883      	lsrs	r3, r0, #2
 80003b4:	428b      	cmp	r3, r1
 80003b6:	d301      	bcc.n	80003bc <__divsi3+0x190>
 80003b8:	008b      	lsls	r3, r1, #2
 80003ba:	1ac0      	subs	r0, r0, r3
 80003bc:	4152      	adcs	r2, r2
 80003be:	d2d9      	bcs.n	8000374 <__divsi3+0x148>
 80003c0:	0843      	lsrs	r3, r0, #1
 80003c2:	428b      	cmp	r3, r1
 80003c4:	d301      	bcc.n	80003ca <__divsi3+0x19e>
 80003c6:	004b      	lsls	r3, r1, #1
 80003c8:	1ac0      	subs	r0, r0, r3
 80003ca:	4152      	adcs	r2, r2
 80003cc:	1a41      	subs	r1, r0, r1
 80003ce:	d200      	bcs.n	80003d2 <__divsi3+0x1a6>
 80003d0:	4601      	mov	r1, r0
 80003d2:	4663      	mov	r3, ip
 80003d4:	4152      	adcs	r2, r2
 80003d6:	105b      	asrs	r3, r3, #1
 80003d8:	4610      	mov	r0, r2
 80003da:	d301      	bcc.n	80003e0 <__divsi3+0x1b4>
 80003dc:	4240      	negs	r0, r0
 80003de:	2b00      	cmp	r3, #0
 80003e0:	d500      	bpl.n	80003e4 <__divsi3+0x1b8>
 80003e2:	4249      	negs	r1, r1
 80003e4:	4770      	bx	lr
 80003e6:	4663      	mov	r3, ip
 80003e8:	105b      	asrs	r3, r3, #1
 80003ea:	d300      	bcc.n	80003ee <__divsi3+0x1c2>
 80003ec:	4240      	negs	r0, r0
 80003ee:	b501      	push	{r0, lr}
 80003f0:	2000      	movs	r0, #0
 80003f2:	f000 f805 	bl	8000400 <__aeabi_idiv0>
 80003f6:	bd02      	pop	{r1, pc}

080003f8 <__aeabi_idivmod>:
 80003f8:	2900      	cmp	r1, #0
 80003fa:	d0f8      	beq.n	80003ee <__divsi3+0x1c2>
 80003fc:	e716      	b.n	800022c <__divsi3>
 80003fe:	4770      	bx	lr

08000400 <__aeabi_idiv0>:
 8000400:	4770      	bx	lr
 8000402:	46c0      	nop			; (mov r8, r8)

08000404 <__aeabi_cdrcmple>:
 8000404:	4684      	mov	ip, r0
 8000406:	1c10      	adds	r0, r2, #0
 8000408:	4662      	mov	r2, ip
 800040a:	468c      	mov	ip, r1
 800040c:	1c19      	adds	r1, r3, #0
 800040e:	4663      	mov	r3, ip
 8000410:	e000      	b.n	8000414 <__aeabi_cdcmpeq>
 8000412:	46c0      	nop			; (mov r8, r8)

08000414 <__aeabi_cdcmpeq>:
 8000414:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8000416:	f000 fcd1 	bl	8000dbc <__ledf2>
 800041a:	2800      	cmp	r0, #0
 800041c:	d401      	bmi.n	8000422 <__aeabi_cdcmpeq+0xe>
 800041e:	2100      	movs	r1, #0
 8000420:	42c8      	cmn	r0, r1
 8000422:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000424 <__aeabi_dcmpeq>:
 8000424:	b510      	push	{r4, lr}
 8000426:	f000 fc29 	bl	8000c7c <__eqdf2>
 800042a:	4240      	negs	r0, r0
 800042c:	3001      	adds	r0, #1
 800042e:	bd10      	pop	{r4, pc}

08000430 <__aeabi_dcmplt>:
 8000430:	b510      	push	{r4, lr}
 8000432:	f000 fcc3 	bl	8000dbc <__ledf2>
 8000436:	2800      	cmp	r0, #0
 8000438:	db01      	blt.n	800043e <__aeabi_dcmplt+0xe>
 800043a:	2000      	movs	r0, #0
 800043c:	bd10      	pop	{r4, pc}
 800043e:	2001      	movs	r0, #1
 8000440:	bd10      	pop	{r4, pc}
 8000442:	46c0      	nop			; (mov r8, r8)

08000444 <__aeabi_dcmple>:
 8000444:	b510      	push	{r4, lr}
 8000446:	f000 fcb9 	bl	8000dbc <__ledf2>
 800044a:	2800      	cmp	r0, #0
 800044c:	dd01      	ble.n	8000452 <__aeabi_dcmple+0xe>
 800044e:	2000      	movs	r0, #0
 8000450:	bd10      	pop	{r4, pc}
 8000452:	2001      	movs	r0, #1
 8000454:	bd10      	pop	{r4, pc}
 8000456:	46c0      	nop			; (mov r8, r8)

08000458 <__aeabi_dcmpgt>:
 8000458:	b510      	push	{r4, lr}
 800045a:	f000 fc4b 	bl	8000cf4 <__gedf2>
 800045e:	2800      	cmp	r0, #0
 8000460:	dc01      	bgt.n	8000466 <__aeabi_dcmpgt+0xe>
 8000462:	2000      	movs	r0, #0
 8000464:	bd10      	pop	{r4, pc}
 8000466:	2001      	movs	r0, #1
 8000468:	bd10      	pop	{r4, pc}
 800046a:	46c0      	nop			; (mov r8, r8)

0800046c <__aeabi_dcmpge>:
 800046c:	b510      	push	{r4, lr}
 800046e:	f000 fc41 	bl	8000cf4 <__gedf2>
 8000472:	2800      	cmp	r0, #0
 8000474:	da01      	bge.n	800047a <__aeabi_dcmpge+0xe>
 8000476:	2000      	movs	r0, #0
 8000478:	bd10      	pop	{r4, pc}
 800047a:	2001      	movs	r0, #1
 800047c:	bd10      	pop	{r4, pc}
 800047e:	46c0      	nop			; (mov r8, r8)

08000480 <__aeabi_uldivmod>:
 8000480:	2b00      	cmp	r3, #0
 8000482:	d111      	bne.n	80004a8 <__aeabi_uldivmod+0x28>
 8000484:	2a00      	cmp	r2, #0
 8000486:	d10f      	bne.n	80004a8 <__aeabi_uldivmod+0x28>
 8000488:	2900      	cmp	r1, #0
 800048a:	d100      	bne.n	800048e <__aeabi_uldivmod+0xe>
 800048c:	2800      	cmp	r0, #0
 800048e:	d002      	beq.n	8000496 <__aeabi_uldivmod+0x16>
 8000490:	2100      	movs	r1, #0
 8000492:	43c9      	mvns	r1, r1
 8000494:	1c08      	adds	r0, r1, #0
 8000496:	b407      	push	{r0, r1, r2}
 8000498:	4802      	ldr	r0, [pc, #8]	; (80004a4 <__aeabi_uldivmod+0x24>)
 800049a:	a102      	add	r1, pc, #8	; (adr r1, 80004a4 <__aeabi_uldivmod+0x24>)
 800049c:	1840      	adds	r0, r0, r1
 800049e:	9002      	str	r0, [sp, #8]
 80004a0:	bd03      	pop	{r0, r1, pc}
 80004a2:	46c0      	nop			; (mov r8, r8)
 80004a4:	ffffff5d 	.word	0xffffff5d
 80004a8:	b403      	push	{r0, r1}
 80004aa:	4668      	mov	r0, sp
 80004ac:	b501      	push	{r0, lr}
 80004ae:	9802      	ldr	r0, [sp, #8]
 80004b0:	f000 f806 	bl	80004c0 <__udivmoddi4>
 80004b4:	9b01      	ldr	r3, [sp, #4]
 80004b6:	469e      	mov	lr, r3
 80004b8:	b002      	add	sp, #8
 80004ba:	bc0c      	pop	{r2, r3}
 80004bc:	4770      	bx	lr
 80004be:	46c0      	nop			; (mov r8, r8)

080004c0 <__udivmoddi4>:
 80004c0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80004c2:	464f      	mov	r7, r9
 80004c4:	4646      	mov	r6, r8
 80004c6:	46d6      	mov	lr, sl
 80004c8:	b5c0      	push	{r6, r7, lr}
 80004ca:	0004      	movs	r4, r0
 80004cc:	b082      	sub	sp, #8
 80004ce:	000d      	movs	r5, r1
 80004d0:	4691      	mov	r9, r2
 80004d2:	4698      	mov	r8, r3
 80004d4:	428b      	cmp	r3, r1
 80004d6:	d82f      	bhi.n	8000538 <__udivmoddi4+0x78>
 80004d8:	d02c      	beq.n	8000534 <__udivmoddi4+0x74>
 80004da:	4641      	mov	r1, r8
 80004dc:	4648      	mov	r0, r9
 80004de:	f000 ffd5 	bl	800148c <__clzdi2>
 80004e2:	0029      	movs	r1, r5
 80004e4:	0006      	movs	r6, r0
 80004e6:	0020      	movs	r0, r4
 80004e8:	f000 ffd0 	bl	800148c <__clzdi2>
 80004ec:	1a33      	subs	r3, r6, r0
 80004ee:	469c      	mov	ip, r3
 80004f0:	3b20      	subs	r3, #32
 80004f2:	469a      	mov	sl, r3
 80004f4:	d500      	bpl.n	80004f8 <__udivmoddi4+0x38>
 80004f6:	e076      	b.n	80005e6 <__udivmoddi4+0x126>
 80004f8:	464b      	mov	r3, r9
 80004fa:	4652      	mov	r2, sl
 80004fc:	4093      	lsls	r3, r2
 80004fe:	001f      	movs	r7, r3
 8000500:	464b      	mov	r3, r9
 8000502:	4662      	mov	r2, ip
 8000504:	4093      	lsls	r3, r2
 8000506:	001e      	movs	r6, r3
 8000508:	42af      	cmp	r7, r5
 800050a:	d828      	bhi.n	800055e <__udivmoddi4+0x9e>
 800050c:	d025      	beq.n	800055a <__udivmoddi4+0x9a>
 800050e:	4653      	mov	r3, sl
 8000510:	1ba4      	subs	r4, r4, r6
 8000512:	41bd      	sbcs	r5, r7
 8000514:	2b00      	cmp	r3, #0
 8000516:	da00      	bge.n	800051a <__udivmoddi4+0x5a>
 8000518:	e07b      	b.n	8000612 <__udivmoddi4+0x152>
 800051a:	2200      	movs	r2, #0
 800051c:	2300      	movs	r3, #0
 800051e:	9200      	str	r2, [sp, #0]
 8000520:	9301      	str	r3, [sp, #4]
 8000522:	2301      	movs	r3, #1
 8000524:	4652      	mov	r2, sl
 8000526:	4093      	lsls	r3, r2
 8000528:	9301      	str	r3, [sp, #4]
 800052a:	2301      	movs	r3, #1
 800052c:	4662      	mov	r2, ip
 800052e:	4093      	lsls	r3, r2
 8000530:	9300      	str	r3, [sp, #0]
 8000532:	e018      	b.n	8000566 <__udivmoddi4+0xa6>
 8000534:	4282      	cmp	r2, r0
 8000536:	d9d0      	bls.n	80004da <__udivmoddi4+0x1a>
 8000538:	2200      	movs	r2, #0
 800053a:	2300      	movs	r3, #0
 800053c:	9200      	str	r2, [sp, #0]
 800053e:	9301      	str	r3, [sp, #4]
 8000540:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8000542:	2b00      	cmp	r3, #0
 8000544:	d001      	beq.n	800054a <__udivmoddi4+0x8a>
 8000546:	601c      	str	r4, [r3, #0]
 8000548:	605d      	str	r5, [r3, #4]
 800054a:	9800      	ldr	r0, [sp, #0]
 800054c:	9901      	ldr	r1, [sp, #4]
 800054e:	b002      	add	sp, #8
 8000550:	bc1c      	pop	{r2, r3, r4}
 8000552:	4690      	mov	r8, r2
 8000554:	4699      	mov	r9, r3
 8000556:	46a2      	mov	sl, r4
 8000558:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800055a:	42a3      	cmp	r3, r4
 800055c:	d9d7      	bls.n	800050e <__udivmoddi4+0x4e>
 800055e:	2200      	movs	r2, #0
 8000560:	2300      	movs	r3, #0
 8000562:	9200      	str	r2, [sp, #0]
 8000564:	9301      	str	r3, [sp, #4]
 8000566:	4663      	mov	r3, ip
 8000568:	2b00      	cmp	r3, #0
 800056a:	d0e9      	beq.n	8000540 <__udivmoddi4+0x80>
 800056c:	07fb      	lsls	r3, r7, #31
 800056e:	4698      	mov	r8, r3
 8000570:	4641      	mov	r1, r8
 8000572:	0872      	lsrs	r2, r6, #1
 8000574:	430a      	orrs	r2, r1
 8000576:	087b      	lsrs	r3, r7, #1
 8000578:	4666      	mov	r6, ip
 800057a:	e00e      	b.n	800059a <__udivmoddi4+0xda>
 800057c:	42ab      	cmp	r3, r5
 800057e:	d101      	bne.n	8000584 <__udivmoddi4+0xc4>
 8000580:	42a2      	cmp	r2, r4
 8000582:	d80c      	bhi.n	800059e <__udivmoddi4+0xde>
 8000584:	1aa4      	subs	r4, r4, r2
 8000586:	419d      	sbcs	r5, r3
 8000588:	2001      	movs	r0, #1
 800058a:	1924      	adds	r4, r4, r4
 800058c:	416d      	adcs	r5, r5
 800058e:	2100      	movs	r1, #0
 8000590:	3e01      	subs	r6, #1
 8000592:	1824      	adds	r4, r4, r0
 8000594:	414d      	adcs	r5, r1
 8000596:	2e00      	cmp	r6, #0
 8000598:	d006      	beq.n	80005a8 <__udivmoddi4+0xe8>
 800059a:	42ab      	cmp	r3, r5
 800059c:	d9ee      	bls.n	800057c <__udivmoddi4+0xbc>
 800059e:	3e01      	subs	r6, #1
 80005a0:	1924      	adds	r4, r4, r4
 80005a2:	416d      	adcs	r5, r5
 80005a4:	2e00      	cmp	r6, #0
 80005a6:	d1f8      	bne.n	800059a <__udivmoddi4+0xda>
 80005a8:	9800      	ldr	r0, [sp, #0]
 80005aa:	9901      	ldr	r1, [sp, #4]
 80005ac:	4653      	mov	r3, sl
 80005ae:	1900      	adds	r0, r0, r4
 80005b0:	4169      	adcs	r1, r5
 80005b2:	2b00      	cmp	r3, #0
 80005b4:	db23      	blt.n	80005fe <__udivmoddi4+0x13e>
 80005b6:	002b      	movs	r3, r5
 80005b8:	4652      	mov	r2, sl
 80005ba:	40d3      	lsrs	r3, r2
 80005bc:	002a      	movs	r2, r5
 80005be:	4664      	mov	r4, ip
 80005c0:	40e2      	lsrs	r2, r4
 80005c2:	001c      	movs	r4, r3
 80005c4:	4653      	mov	r3, sl
 80005c6:	0015      	movs	r5, r2
 80005c8:	2b00      	cmp	r3, #0
 80005ca:	db2d      	blt.n	8000628 <__udivmoddi4+0x168>
 80005cc:	0026      	movs	r6, r4
 80005ce:	4657      	mov	r7, sl
 80005d0:	40be      	lsls	r6, r7
 80005d2:	0033      	movs	r3, r6
 80005d4:	0026      	movs	r6, r4
 80005d6:	4667      	mov	r7, ip
 80005d8:	40be      	lsls	r6, r7
 80005da:	0032      	movs	r2, r6
 80005dc:	1a80      	subs	r0, r0, r2
 80005de:	4199      	sbcs	r1, r3
 80005e0:	9000      	str	r0, [sp, #0]
 80005e2:	9101      	str	r1, [sp, #4]
 80005e4:	e7ac      	b.n	8000540 <__udivmoddi4+0x80>
 80005e6:	4662      	mov	r2, ip
 80005e8:	2320      	movs	r3, #32
 80005ea:	1a9b      	subs	r3, r3, r2
 80005ec:	464a      	mov	r2, r9
 80005ee:	40da      	lsrs	r2, r3
 80005f0:	4661      	mov	r1, ip
 80005f2:	0013      	movs	r3, r2
 80005f4:	4642      	mov	r2, r8
 80005f6:	408a      	lsls	r2, r1
 80005f8:	0017      	movs	r7, r2
 80005fa:	431f      	orrs	r7, r3
 80005fc:	e780      	b.n	8000500 <__udivmoddi4+0x40>
 80005fe:	4662      	mov	r2, ip
 8000600:	2320      	movs	r3, #32
 8000602:	1a9b      	subs	r3, r3, r2
 8000604:	002a      	movs	r2, r5
 8000606:	4666      	mov	r6, ip
 8000608:	409a      	lsls	r2, r3
 800060a:	0023      	movs	r3, r4
 800060c:	40f3      	lsrs	r3, r6
 800060e:	4313      	orrs	r3, r2
 8000610:	e7d4      	b.n	80005bc <__udivmoddi4+0xfc>
 8000612:	4662      	mov	r2, ip
 8000614:	2320      	movs	r3, #32
 8000616:	2100      	movs	r1, #0
 8000618:	1a9b      	subs	r3, r3, r2
 800061a:	2200      	movs	r2, #0
 800061c:	9100      	str	r1, [sp, #0]
 800061e:	9201      	str	r2, [sp, #4]
 8000620:	2201      	movs	r2, #1
 8000622:	40da      	lsrs	r2, r3
 8000624:	9201      	str	r2, [sp, #4]
 8000626:	e780      	b.n	800052a <__udivmoddi4+0x6a>
 8000628:	2320      	movs	r3, #32
 800062a:	4662      	mov	r2, ip
 800062c:	0026      	movs	r6, r4
 800062e:	1a9b      	subs	r3, r3, r2
 8000630:	40de      	lsrs	r6, r3
 8000632:	002f      	movs	r7, r5
 8000634:	46b0      	mov	r8, r6
 8000636:	4666      	mov	r6, ip
 8000638:	40b7      	lsls	r7, r6
 800063a:	4646      	mov	r6, r8
 800063c:	003b      	movs	r3, r7
 800063e:	4333      	orrs	r3, r6
 8000640:	e7c8      	b.n	80005d4 <__udivmoddi4+0x114>
 8000642:	46c0      	nop			; (mov r8, r8)

08000644 <__aeabi_dadd>:
 8000644:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000646:	464f      	mov	r7, r9
 8000648:	4646      	mov	r6, r8
 800064a:	46d6      	mov	lr, sl
 800064c:	000c      	movs	r4, r1
 800064e:	0309      	lsls	r1, r1, #12
 8000650:	b5c0      	push	{r6, r7, lr}
 8000652:	0a49      	lsrs	r1, r1, #9
 8000654:	0f47      	lsrs	r7, r0, #29
 8000656:	005e      	lsls	r6, r3, #1
 8000658:	4339      	orrs	r1, r7
 800065a:	031f      	lsls	r7, r3, #12
 800065c:	0fdb      	lsrs	r3, r3, #31
 800065e:	469c      	mov	ip, r3
 8000660:	0065      	lsls	r5, r4, #1
 8000662:	0a7b      	lsrs	r3, r7, #9
 8000664:	0f57      	lsrs	r7, r2, #29
 8000666:	431f      	orrs	r7, r3
 8000668:	0d6d      	lsrs	r5, r5, #21
 800066a:	0fe4      	lsrs	r4, r4, #31
 800066c:	0d76      	lsrs	r6, r6, #21
 800066e:	46a1      	mov	r9, r4
 8000670:	00c0      	lsls	r0, r0, #3
 8000672:	46b8      	mov	r8, r7
 8000674:	00d2      	lsls	r2, r2, #3
 8000676:	1bab      	subs	r3, r5, r6
 8000678:	4564      	cmp	r4, ip
 800067a:	d07b      	beq.n	8000774 <__aeabi_dadd+0x130>
 800067c:	2b00      	cmp	r3, #0
 800067e:	dd5f      	ble.n	8000740 <__aeabi_dadd+0xfc>
 8000680:	2e00      	cmp	r6, #0
 8000682:	d000      	beq.n	8000686 <__aeabi_dadd+0x42>
 8000684:	e0a4      	b.n	80007d0 <__aeabi_dadd+0x18c>
 8000686:	003e      	movs	r6, r7
 8000688:	4316      	orrs	r6, r2
 800068a:	d100      	bne.n	800068e <__aeabi_dadd+0x4a>
 800068c:	e112      	b.n	80008b4 <__aeabi_dadd+0x270>
 800068e:	1e5e      	subs	r6, r3, #1
 8000690:	2e00      	cmp	r6, #0
 8000692:	d000      	beq.n	8000696 <__aeabi_dadd+0x52>
 8000694:	e19e      	b.n	80009d4 <__aeabi_dadd+0x390>
 8000696:	1a87      	subs	r7, r0, r2
 8000698:	4643      	mov	r3, r8
 800069a:	42b8      	cmp	r0, r7
 800069c:	4180      	sbcs	r0, r0
 800069e:	2501      	movs	r5, #1
 80006a0:	1ac9      	subs	r1, r1, r3
 80006a2:	4240      	negs	r0, r0
 80006a4:	1a09      	subs	r1, r1, r0
 80006a6:	020b      	lsls	r3, r1, #8
 80006a8:	d400      	bmi.n	80006ac <__aeabi_dadd+0x68>
 80006aa:	e131      	b.n	8000910 <__aeabi_dadd+0x2cc>
 80006ac:	0249      	lsls	r1, r1, #9
 80006ae:	0a4e      	lsrs	r6, r1, #9
 80006b0:	2e00      	cmp	r6, #0
 80006b2:	d100      	bne.n	80006b6 <__aeabi_dadd+0x72>
 80006b4:	e16e      	b.n	8000994 <__aeabi_dadd+0x350>
 80006b6:	0030      	movs	r0, r6
 80006b8:	f000 feca 	bl	8001450 <__clzsi2>
 80006bc:	0003      	movs	r3, r0
 80006be:	3b08      	subs	r3, #8
 80006c0:	2b1f      	cmp	r3, #31
 80006c2:	dd00      	ble.n	80006c6 <__aeabi_dadd+0x82>
 80006c4:	e161      	b.n	800098a <__aeabi_dadd+0x346>
 80006c6:	2220      	movs	r2, #32
 80006c8:	0039      	movs	r1, r7
 80006ca:	1ad2      	subs	r2, r2, r3
 80006cc:	409e      	lsls	r6, r3
 80006ce:	40d1      	lsrs	r1, r2
 80006d0:	409f      	lsls	r7, r3
 80006d2:	430e      	orrs	r6, r1
 80006d4:	429d      	cmp	r5, r3
 80006d6:	dd00      	ble.n	80006da <__aeabi_dadd+0x96>
 80006d8:	e151      	b.n	800097e <__aeabi_dadd+0x33a>
 80006da:	1b5d      	subs	r5, r3, r5
 80006dc:	1c6b      	adds	r3, r5, #1
 80006de:	2b1f      	cmp	r3, #31
 80006e0:	dd00      	ble.n	80006e4 <__aeabi_dadd+0xa0>
 80006e2:	e17c      	b.n	80009de <__aeabi_dadd+0x39a>
 80006e4:	2120      	movs	r1, #32
 80006e6:	1ac9      	subs	r1, r1, r3
 80006e8:	003d      	movs	r5, r7
 80006ea:	0030      	movs	r0, r6
 80006ec:	408f      	lsls	r7, r1
 80006ee:	4088      	lsls	r0, r1
 80006f0:	40dd      	lsrs	r5, r3
 80006f2:	1e79      	subs	r1, r7, #1
 80006f4:	418f      	sbcs	r7, r1
 80006f6:	0031      	movs	r1, r6
 80006f8:	2207      	movs	r2, #7
 80006fa:	4328      	orrs	r0, r5
 80006fc:	40d9      	lsrs	r1, r3
 80006fe:	2500      	movs	r5, #0
 8000700:	4307      	orrs	r7, r0
 8000702:	403a      	ands	r2, r7
 8000704:	2a00      	cmp	r2, #0
 8000706:	d009      	beq.n	800071c <__aeabi_dadd+0xd8>
 8000708:	230f      	movs	r3, #15
 800070a:	403b      	ands	r3, r7
 800070c:	2b04      	cmp	r3, #4
 800070e:	d005      	beq.n	800071c <__aeabi_dadd+0xd8>
 8000710:	1d3b      	adds	r3, r7, #4
 8000712:	42bb      	cmp	r3, r7
 8000714:	41bf      	sbcs	r7, r7
 8000716:	427f      	negs	r7, r7
 8000718:	19c9      	adds	r1, r1, r7
 800071a:	001f      	movs	r7, r3
 800071c:	020b      	lsls	r3, r1, #8
 800071e:	d400      	bmi.n	8000722 <__aeabi_dadd+0xde>
 8000720:	e226      	b.n	8000b70 <__aeabi_dadd+0x52c>
 8000722:	1c6a      	adds	r2, r5, #1
 8000724:	4bc6      	ldr	r3, [pc, #792]	; (8000a40 <__aeabi_dadd+0x3fc>)
 8000726:	0555      	lsls	r5, r2, #21
 8000728:	0d6d      	lsrs	r5, r5, #21
 800072a:	429a      	cmp	r2, r3
 800072c:	d100      	bne.n	8000730 <__aeabi_dadd+0xec>
 800072e:	e106      	b.n	800093e <__aeabi_dadd+0x2fa>
 8000730:	4ac4      	ldr	r2, [pc, #784]	; (8000a44 <__aeabi_dadd+0x400>)
 8000732:	08ff      	lsrs	r7, r7, #3
 8000734:	400a      	ands	r2, r1
 8000736:	0753      	lsls	r3, r2, #29
 8000738:	0252      	lsls	r2, r2, #9
 800073a:	433b      	orrs	r3, r7
 800073c:	0b12      	lsrs	r2, r2, #12
 800073e:	e08e      	b.n	800085e <__aeabi_dadd+0x21a>
 8000740:	2b00      	cmp	r3, #0
 8000742:	d000      	beq.n	8000746 <__aeabi_dadd+0x102>
 8000744:	e0b8      	b.n	80008b8 <__aeabi_dadd+0x274>
 8000746:	1c6b      	adds	r3, r5, #1
 8000748:	055b      	lsls	r3, r3, #21
 800074a:	0d5b      	lsrs	r3, r3, #21
 800074c:	2b01      	cmp	r3, #1
 800074e:	dc00      	bgt.n	8000752 <__aeabi_dadd+0x10e>
 8000750:	e130      	b.n	80009b4 <__aeabi_dadd+0x370>
 8000752:	1a87      	subs	r7, r0, r2
 8000754:	4643      	mov	r3, r8
 8000756:	42b8      	cmp	r0, r7
 8000758:	41b6      	sbcs	r6, r6
 800075a:	1acb      	subs	r3, r1, r3
 800075c:	4276      	negs	r6, r6
 800075e:	1b9e      	subs	r6, r3, r6
 8000760:	0233      	lsls	r3, r6, #8
 8000762:	d500      	bpl.n	8000766 <__aeabi_dadd+0x122>
 8000764:	e14c      	b.n	8000a00 <__aeabi_dadd+0x3bc>
 8000766:	003b      	movs	r3, r7
 8000768:	4333      	orrs	r3, r6
 800076a:	d1a1      	bne.n	80006b0 <__aeabi_dadd+0x6c>
 800076c:	2200      	movs	r2, #0
 800076e:	2400      	movs	r4, #0
 8000770:	2500      	movs	r5, #0
 8000772:	e070      	b.n	8000856 <__aeabi_dadd+0x212>
 8000774:	2b00      	cmp	r3, #0
 8000776:	dc00      	bgt.n	800077a <__aeabi_dadd+0x136>
 8000778:	e0e5      	b.n	8000946 <__aeabi_dadd+0x302>
 800077a:	2e00      	cmp	r6, #0
 800077c:	d100      	bne.n	8000780 <__aeabi_dadd+0x13c>
 800077e:	e083      	b.n	8000888 <__aeabi_dadd+0x244>
 8000780:	4eaf      	ldr	r6, [pc, #700]	; (8000a40 <__aeabi_dadd+0x3fc>)
 8000782:	42b5      	cmp	r5, r6
 8000784:	d060      	beq.n	8000848 <__aeabi_dadd+0x204>
 8000786:	2680      	movs	r6, #128	; 0x80
 8000788:	0436      	lsls	r6, r6, #16
 800078a:	4337      	orrs	r7, r6
 800078c:	46b8      	mov	r8, r7
 800078e:	2b38      	cmp	r3, #56	; 0x38
 8000790:	dc00      	bgt.n	8000794 <__aeabi_dadd+0x150>
 8000792:	e13e      	b.n	8000a12 <__aeabi_dadd+0x3ce>
 8000794:	4643      	mov	r3, r8
 8000796:	4313      	orrs	r3, r2
 8000798:	001f      	movs	r7, r3
 800079a:	1e7a      	subs	r2, r7, #1
 800079c:	4197      	sbcs	r7, r2
 800079e:	183f      	adds	r7, r7, r0
 80007a0:	4287      	cmp	r7, r0
 80007a2:	4180      	sbcs	r0, r0
 80007a4:	4240      	negs	r0, r0
 80007a6:	1809      	adds	r1, r1, r0
 80007a8:	020b      	lsls	r3, r1, #8
 80007aa:	d400      	bmi.n	80007ae <__aeabi_dadd+0x16a>
 80007ac:	e0b0      	b.n	8000910 <__aeabi_dadd+0x2cc>
 80007ae:	4ba4      	ldr	r3, [pc, #656]	; (8000a40 <__aeabi_dadd+0x3fc>)
 80007b0:	3501      	adds	r5, #1
 80007b2:	429d      	cmp	r5, r3
 80007b4:	d100      	bne.n	80007b8 <__aeabi_dadd+0x174>
 80007b6:	e0c3      	b.n	8000940 <__aeabi_dadd+0x2fc>
 80007b8:	4aa2      	ldr	r2, [pc, #648]	; (8000a44 <__aeabi_dadd+0x400>)
 80007ba:	087b      	lsrs	r3, r7, #1
 80007bc:	400a      	ands	r2, r1
 80007be:	2101      	movs	r1, #1
 80007c0:	400f      	ands	r7, r1
 80007c2:	431f      	orrs	r7, r3
 80007c4:	0851      	lsrs	r1, r2, #1
 80007c6:	07d3      	lsls	r3, r2, #31
 80007c8:	2207      	movs	r2, #7
 80007ca:	431f      	orrs	r7, r3
 80007cc:	403a      	ands	r2, r7
 80007ce:	e799      	b.n	8000704 <__aeabi_dadd+0xc0>
 80007d0:	4e9b      	ldr	r6, [pc, #620]	; (8000a40 <__aeabi_dadd+0x3fc>)
 80007d2:	42b5      	cmp	r5, r6
 80007d4:	d038      	beq.n	8000848 <__aeabi_dadd+0x204>
 80007d6:	2680      	movs	r6, #128	; 0x80
 80007d8:	0436      	lsls	r6, r6, #16
 80007da:	4337      	orrs	r7, r6
 80007dc:	46b8      	mov	r8, r7
 80007de:	2b38      	cmp	r3, #56	; 0x38
 80007e0:	dd00      	ble.n	80007e4 <__aeabi_dadd+0x1a0>
 80007e2:	e0dc      	b.n	800099e <__aeabi_dadd+0x35a>
 80007e4:	2b1f      	cmp	r3, #31
 80007e6:	dc00      	bgt.n	80007ea <__aeabi_dadd+0x1a6>
 80007e8:	e130      	b.n	8000a4c <__aeabi_dadd+0x408>
 80007ea:	001e      	movs	r6, r3
 80007ec:	4647      	mov	r7, r8
 80007ee:	3e20      	subs	r6, #32
 80007f0:	40f7      	lsrs	r7, r6
 80007f2:	46bc      	mov	ip, r7
 80007f4:	2b20      	cmp	r3, #32
 80007f6:	d004      	beq.n	8000802 <__aeabi_dadd+0x1be>
 80007f8:	2640      	movs	r6, #64	; 0x40
 80007fa:	1af3      	subs	r3, r6, r3
 80007fc:	4646      	mov	r6, r8
 80007fe:	409e      	lsls	r6, r3
 8000800:	4332      	orrs	r2, r6
 8000802:	0017      	movs	r7, r2
 8000804:	4663      	mov	r3, ip
 8000806:	1e7a      	subs	r2, r7, #1
 8000808:	4197      	sbcs	r7, r2
 800080a:	431f      	orrs	r7, r3
 800080c:	e0cc      	b.n	80009a8 <__aeabi_dadd+0x364>
 800080e:	2b00      	cmp	r3, #0
 8000810:	d100      	bne.n	8000814 <__aeabi_dadd+0x1d0>
 8000812:	e204      	b.n	8000c1e <__aeabi_dadd+0x5da>
 8000814:	4643      	mov	r3, r8
 8000816:	4313      	orrs	r3, r2
 8000818:	d100      	bne.n	800081c <__aeabi_dadd+0x1d8>
 800081a:	e159      	b.n	8000ad0 <__aeabi_dadd+0x48c>
 800081c:	074b      	lsls	r3, r1, #29
 800081e:	08c0      	lsrs	r0, r0, #3
 8000820:	4318      	orrs	r0, r3
 8000822:	2380      	movs	r3, #128	; 0x80
 8000824:	08c9      	lsrs	r1, r1, #3
 8000826:	031b      	lsls	r3, r3, #12
 8000828:	4219      	tst	r1, r3
 800082a:	d008      	beq.n	800083e <__aeabi_dadd+0x1fa>
 800082c:	4645      	mov	r5, r8
 800082e:	08ed      	lsrs	r5, r5, #3
 8000830:	421d      	tst	r5, r3
 8000832:	d104      	bne.n	800083e <__aeabi_dadd+0x1fa>
 8000834:	4643      	mov	r3, r8
 8000836:	08d0      	lsrs	r0, r2, #3
 8000838:	0759      	lsls	r1, r3, #29
 800083a:	4308      	orrs	r0, r1
 800083c:	0029      	movs	r1, r5
 800083e:	0f42      	lsrs	r2, r0, #29
 8000840:	00c9      	lsls	r1, r1, #3
 8000842:	4d7f      	ldr	r5, [pc, #508]	; (8000a40 <__aeabi_dadd+0x3fc>)
 8000844:	4311      	orrs	r1, r2
 8000846:	00c0      	lsls	r0, r0, #3
 8000848:	074b      	lsls	r3, r1, #29
 800084a:	08ca      	lsrs	r2, r1, #3
 800084c:	497c      	ldr	r1, [pc, #496]	; (8000a40 <__aeabi_dadd+0x3fc>)
 800084e:	08c0      	lsrs	r0, r0, #3
 8000850:	4303      	orrs	r3, r0
 8000852:	428d      	cmp	r5, r1
 8000854:	d068      	beq.n	8000928 <__aeabi_dadd+0x2e4>
 8000856:	0312      	lsls	r2, r2, #12
 8000858:	056d      	lsls	r5, r5, #21
 800085a:	0b12      	lsrs	r2, r2, #12
 800085c:	0d6d      	lsrs	r5, r5, #21
 800085e:	2100      	movs	r1, #0
 8000860:	0312      	lsls	r2, r2, #12
 8000862:	0018      	movs	r0, r3
 8000864:	0b13      	lsrs	r3, r2, #12
 8000866:	0d0a      	lsrs	r2, r1, #20
 8000868:	0512      	lsls	r2, r2, #20
 800086a:	431a      	orrs	r2, r3
 800086c:	4b76      	ldr	r3, [pc, #472]	; (8000a48 <__aeabi_dadd+0x404>)
 800086e:	052d      	lsls	r5, r5, #20
 8000870:	4013      	ands	r3, r2
 8000872:	432b      	orrs	r3, r5
 8000874:	005b      	lsls	r3, r3, #1
 8000876:	07e4      	lsls	r4, r4, #31
 8000878:	085b      	lsrs	r3, r3, #1
 800087a:	4323      	orrs	r3, r4
 800087c:	0019      	movs	r1, r3
 800087e:	bc1c      	pop	{r2, r3, r4}
 8000880:	4690      	mov	r8, r2
 8000882:	4699      	mov	r9, r3
 8000884:	46a2      	mov	sl, r4
 8000886:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000888:	003e      	movs	r6, r7
 800088a:	4316      	orrs	r6, r2
 800088c:	d012      	beq.n	80008b4 <__aeabi_dadd+0x270>
 800088e:	1e5e      	subs	r6, r3, #1
 8000890:	2e00      	cmp	r6, #0
 8000892:	d000      	beq.n	8000896 <__aeabi_dadd+0x252>
 8000894:	e100      	b.n	8000a98 <__aeabi_dadd+0x454>
 8000896:	1887      	adds	r7, r0, r2
 8000898:	4287      	cmp	r7, r0
 800089a:	4180      	sbcs	r0, r0
 800089c:	4441      	add	r1, r8
 800089e:	4240      	negs	r0, r0
 80008a0:	1809      	adds	r1, r1, r0
 80008a2:	2501      	movs	r5, #1
 80008a4:	020b      	lsls	r3, r1, #8
 80008a6:	d533      	bpl.n	8000910 <__aeabi_dadd+0x2cc>
 80008a8:	2502      	movs	r5, #2
 80008aa:	e785      	b.n	80007b8 <__aeabi_dadd+0x174>
 80008ac:	4664      	mov	r4, ip
 80008ae:	0033      	movs	r3, r6
 80008b0:	4641      	mov	r1, r8
 80008b2:	0010      	movs	r0, r2
 80008b4:	001d      	movs	r5, r3
 80008b6:	e7c7      	b.n	8000848 <__aeabi_dadd+0x204>
 80008b8:	2d00      	cmp	r5, #0
 80008ba:	d000      	beq.n	80008be <__aeabi_dadd+0x27a>
 80008bc:	e0da      	b.n	8000a74 <__aeabi_dadd+0x430>
 80008be:	000c      	movs	r4, r1
 80008c0:	4304      	orrs	r4, r0
 80008c2:	d0f3      	beq.n	80008ac <__aeabi_dadd+0x268>
 80008c4:	1c5c      	adds	r4, r3, #1
 80008c6:	d100      	bne.n	80008ca <__aeabi_dadd+0x286>
 80008c8:	e19f      	b.n	8000c0a <__aeabi_dadd+0x5c6>
 80008ca:	4c5d      	ldr	r4, [pc, #372]	; (8000a40 <__aeabi_dadd+0x3fc>)
 80008cc:	42a6      	cmp	r6, r4
 80008ce:	d100      	bne.n	80008d2 <__aeabi_dadd+0x28e>
 80008d0:	e12f      	b.n	8000b32 <__aeabi_dadd+0x4ee>
 80008d2:	43db      	mvns	r3, r3
 80008d4:	2b38      	cmp	r3, #56	; 0x38
 80008d6:	dd00      	ble.n	80008da <__aeabi_dadd+0x296>
 80008d8:	e166      	b.n	8000ba8 <__aeabi_dadd+0x564>
 80008da:	2b1f      	cmp	r3, #31
 80008dc:	dd00      	ble.n	80008e0 <__aeabi_dadd+0x29c>
 80008de:	e183      	b.n	8000be8 <__aeabi_dadd+0x5a4>
 80008e0:	2420      	movs	r4, #32
 80008e2:	0005      	movs	r5, r0
 80008e4:	1ae4      	subs	r4, r4, r3
 80008e6:	000f      	movs	r7, r1
 80008e8:	40dd      	lsrs	r5, r3
 80008ea:	40d9      	lsrs	r1, r3
 80008ec:	40a0      	lsls	r0, r4
 80008ee:	4643      	mov	r3, r8
 80008f0:	40a7      	lsls	r7, r4
 80008f2:	1a5b      	subs	r3, r3, r1
 80008f4:	1e44      	subs	r4, r0, #1
 80008f6:	41a0      	sbcs	r0, r4
 80008f8:	4698      	mov	r8, r3
 80008fa:	432f      	orrs	r7, r5
 80008fc:	4338      	orrs	r0, r7
 80008fe:	1a17      	subs	r7, r2, r0
 8000900:	42ba      	cmp	r2, r7
 8000902:	4192      	sbcs	r2, r2
 8000904:	4643      	mov	r3, r8
 8000906:	4252      	negs	r2, r2
 8000908:	1a99      	subs	r1, r3, r2
 800090a:	4664      	mov	r4, ip
 800090c:	0035      	movs	r5, r6
 800090e:	e6ca      	b.n	80006a6 <__aeabi_dadd+0x62>
 8000910:	2207      	movs	r2, #7
 8000912:	403a      	ands	r2, r7
 8000914:	2a00      	cmp	r2, #0
 8000916:	d000      	beq.n	800091a <__aeabi_dadd+0x2d6>
 8000918:	e6f6      	b.n	8000708 <__aeabi_dadd+0xc4>
 800091a:	074b      	lsls	r3, r1, #29
 800091c:	08ca      	lsrs	r2, r1, #3
 800091e:	4948      	ldr	r1, [pc, #288]	; (8000a40 <__aeabi_dadd+0x3fc>)
 8000920:	08ff      	lsrs	r7, r7, #3
 8000922:	433b      	orrs	r3, r7
 8000924:	428d      	cmp	r5, r1
 8000926:	d196      	bne.n	8000856 <__aeabi_dadd+0x212>
 8000928:	0019      	movs	r1, r3
 800092a:	4311      	orrs	r1, r2
 800092c:	d100      	bne.n	8000930 <__aeabi_dadd+0x2ec>
 800092e:	e19e      	b.n	8000c6e <__aeabi_dadd+0x62a>
 8000930:	2180      	movs	r1, #128	; 0x80
 8000932:	0309      	lsls	r1, r1, #12
 8000934:	430a      	orrs	r2, r1
 8000936:	0312      	lsls	r2, r2, #12
 8000938:	0b12      	lsrs	r2, r2, #12
 800093a:	4d41      	ldr	r5, [pc, #260]	; (8000a40 <__aeabi_dadd+0x3fc>)
 800093c:	e78f      	b.n	800085e <__aeabi_dadd+0x21a>
 800093e:	0015      	movs	r5, r2
 8000940:	2200      	movs	r2, #0
 8000942:	2300      	movs	r3, #0
 8000944:	e78b      	b.n	800085e <__aeabi_dadd+0x21a>
 8000946:	2b00      	cmp	r3, #0
 8000948:	d000      	beq.n	800094c <__aeabi_dadd+0x308>
 800094a:	e0c7      	b.n	8000adc <__aeabi_dadd+0x498>
 800094c:	1c6b      	adds	r3, r5, #1
 800094e:	055f      	lsls	r7, r3, #21
 8000950:	0d7f      	lsrs	r7, r7, #21
 8000952:	2f01      	cmp	r7, #1
 8000954:	dc00      	bgt.n	8000958 <__aeabi_dadd+0x314>
 8000956:	e0f1      	b.n	8000b3c <__aeabi_dadd+0x4f8>
 8000958:	4d39      	ldr	r5, [pc, #228]	; (8000a40 <__aeabi_dadd+0x3fc>)
 800095a:	42ab      	cmp	r3, r5
 800095c:	d100      	bne.n	8000960 <__aeabi_dadd+0x31c>
 800095e:	e0b9      	b.n	8000ad4 <__aeabi_dadd+0x490>
 8000960:	1885      	adds	r5, r0, r2
 8000962:	000a      	movs	r2, r1
 8000964:	4285      	cmp	r5, r0
 8000966:	4189      	sbcs	r1, r1
 8000968:	4442      	add	r2, r8
 800096a:	4249      	negs	r1, r1
 800096c:	1851      	adds	r1, r2, r1
 800096e:	2207      	movs	r2, #7
 8000970:	07cf      	lsls	r7, r1, #31
 8000972:	086d      	lsrs	r5, r5, #1
 8000974:	432f      	orrs	r7, r5
 8000976:	0849      	lsrs	r1, r1, #1
 8000978:	403a      	ands	r2, r7
 800097a:	001d      	movs	r5, r3
 800097c:	e6c2      	b.n	8000704 <__aeabi_dadd+0xc0>
 800097e:	2207      	movs	r2, #7
 8000980:	4930      	ldr	r1, [pc, #192]	; (8000a44 <__aeabi_dadd+0x400>)
 8000982:	1aed      	subs	r5, r5, r3
 8000984:	4031      	ands	r1, r6
 8000986:	403a      	ands	r2, r7
 8000988:	e6bc      	b.n	8000704 <__aeabi_dadd+0xc0>
 800098a:	003e      	movs	r6, r7
 800098c:	3828      	subs	r0, #40	; 0x28
 800098e:	4086      	lsls	r6, r0
 8000990:	2700      	movs	r7, #0
 8000992:	e69f      	b.n	80006d4 <__aeabi_dadd+0x90>
 8000994:	0038      	movs	r0, r7
 8000996:	f000 fd5b 	bl	8001450 <__clzsi2>
 800099a:	3020      	adds	r0, #32
 800099c:	e68e      	b.n	80006bc <__aeabi_dadd+0x78>
 800099e:	4643      	mov	r3, r8
 80009a0:	4313      	orrs	r3, r2
 80009a2:	001f      	movs	r7, r3
 80009a4:	1e7a      	subs	r2, r7, #1
 80009a6:	4197      	sbcs	r7, r2
 80009a8:	1bc7      	subs	r7, r0, r7
 80009aa:	42b8      	cmp	r0, r7
 80009ac:	4180      	sbcs	r0, r0
 80009ae:	4240      	negs	r0, r0
 80009b0:	1a09      	subs	r1, r1, r0
 80009b2:	e678      	b.n	80006a6 <__aeabi_dadd+0x62>
 80009b4:	000e      	movs	r6, r1
 80009b6:	003b      	movs	r3, r7
 80009b8:	4306      	orrs	r6, r0
 80009ba:	4313      	orrs	r3, r2
 80009bc:	2d00      	cmp	r5, #0
 80009be:	d161      	bne.n	8000a84 <__aeabi_dadd+0x440>
 80009c0:	2e00      	cmp	r6, #0
 80009c2:	d000      	beq.n	80009c6 <__aeabi_dadd+0x382>
 80009c4:	e0f4      	b.n	8000bb0 <__aeabi_dadd+0x56c>
 80009c6:	2b00      	cmp	r3, #0
 80009c8:	d100      	bne.n	80009cc <__aeabi_dadd+0x388>
 80009ca:	e11b      	b.n	8000c04 <__aeabi_dadd+0x5c0>
 80009cc:	4664      	mov	r4, ip
 80009ce:	0039      	movs	r1, r7
 80009d0:	0010      	movs	r0, r2
 80009d2:	e739      	b.n	8000848 <__aeabi_dadd+0x204>
 80009d4:	4f1a      	ldr	r7, [pc, #104]	; (8000a40 <__aeabi_dadd+0x3fc>)
 80009d6:	42bb      	cmp	r3, r7
 80009d8:	d07a      	beq.n	8000ad0 <__aeabi_dadd+0x48c>
 80009da:	0033      	movs	r3, r6
 80009dc:	e6ff      	b.n	80007de <__aeabi_dadd+0x19a>
 80009de:	0030      	movs	r0, r6
 80009e0:	3d1f      	subs	r5, #31
 80009e2:	40e8      	lsrs	r0, r5
 80009e4:	2b20      	cmp	r3, #32
 80009e6:	d003      	beq.n	80009f0 <__aeabi_dadd+0x3ac>
 80009e8:	2140      	movs	r1, #64	; 0x40
 80009ea:	1acb      	subs	r3, r1, r3
 80009ec:	409e      	lsls	r6, r3
 80009ee:	4337      	orrs	r7, r6
 80009f0:	1e7b      	subs	r3, r7, #1
 80009f2:	419f      	sbcs	r7, r3
 80009f4:	2207      	movs	r2, #7
 80009f6:	4307      	orrs	r7, r0
 80009f8:	403a      	ands	r2, r7
 80009fa:	2100      	movs	r1, #0
 80009fc:	2500      	movs	r5, #0
 80009fe:	e789      	b.n	8000914 <__aeabi_dadd+0x2d0>
 8000a00:	1a17      	subs	r7, r2, r0
 8000a02:	4643      	mov	r3, r8
 8000a04:	42ba      	cmp	r2, r7
 8000a06:	41b6      	sbcs	r6, r6
 8000a08:	1a59      	subs	r1, r3, r1
 8000a0a:	4276      	negs	r6, r6
 8000a0c:	1b8e      	subs	r6, r1, r6
 8000a0e:	4664      	mov	r4, ip
 8000a10:	e64e      	b.n	80006b0 <__aeabi_dadd+0x6c>
 8000a12:	2b1f      	cmp	r3, #31
 8000a14:	dd00      	ble.n	8000a18 <__aeabi_dadd+0x3d4>
 8000a16:	e0ad      	b.n	8000b74 <__aeabi_dadd+0x530>
 8000a18:	2620      	movs	r6, #32
 8000a1a:	4647      	mov	r7, r8
 8000a1c:	1af6      	subs	r6, r6, r3
 8000a1e:	40b7      	lsls	r7, r6
 8000a20:	46b9      	mov	r9, r7
 8000a22:	0017      	movs	r7, r2
 8000a24:	46b2      	mov	sl, r6
 8000a26:	40df      	lsrs	r7, r3
 8000a28:	464e      	mov	r6, r9
 8000a2a:	433e      	orrs	r6, r7
 8000a2c:	0037      	movs	r7, r6
 8000a2e:	4656      	mov	r6, sl
 8000a30:	40b2      	lsls	r2, r6
 8000a32:	1e56      	subs	r6, r2, #1
 8000a34:	41b2      	sbcs	r2, r6
 8000a36:	4317      	orrs	r7, r2
 8000a38:	4642      	mov	r2, r8
 8000a3a:	40da      	lsrs	r2, r3
 8000a3c:	1889      	adds	r1, r1, r2
 8000a3e:	e6ae      	b.n	800079e <__aeabi_dadd+0x15a>
 8000a40:	000007ff 	.word	0x000007ff
 8000a44:	ff7fffff 	.word	0xff7fffff
 8000a48:	800fffff 	.word	0x800fffff
 8000a4c:	2620      	movs	r6, #32
 8000a4e:	4647      	mov	r7, r8
 8000a50:	1af6      	subs	r6, r6, r3
 8000a52:	40b7      	lsls	r7, r6
 8000a54:	46b9      	mov	r9, r7
 8000a56:	0017      	movs	r7, r2
 8000a58:	46b2      	mov	sl, r6
 8000a5a:	40df      	lsrs	r7, r3
 8000a5c:	464e      	mov	r6, r9
 8000a5e:	433e      	orrs	r6, r7
 8000a60:	0037      	movs	r7, r6
 8000a62:	4656      	mov	r6, sl
 8000a64:	40b2      	lsls	r2, r6
 8000a66:	1e56      	subs	r6, r2, #1
 8000a68:	41b2      	sbcs	r2, r6
 8000a6a:	4317      	orrs	r7, r2
 8000a6c:	4642      	mov	r2, r8
 8000a6e:	40da      	lsrs	r2, r3
 8000a70:	1a89      	subs	r1, r1, r2
 8000a72:	e799      	b.n	80009a8 <__aeabi_dadd+0x364>
 8000a74:	4c7f      	ldr	r4, [pc, #508]	; (8000c74 <__aeabi_dadd+0x630>)
 8000a76:	42a6      	cmp	r6, r4
 8000a78:	d05b      	beq.n	8000b32 <__aeabi_dadd+0x4ee>
 8000a7a:	2480      	movs	r4, #128	; 0x80
 8000a7c:	0424      	lsls	r4, r4, #16
 8000a7e:	425b      	negs	r3, r3
 8000a80:	4321      	orrs	r1, r4
 8000a82:	e727      	b.n	80008d4 <__aeabi_dadd+0x290>
 8000a84:	2e00      	cmp	r6, #0
 8000a86:	d10c      	bne.n	8000aa2 <__aeabi_dadd+0x45e>
 8000a88:	2b00      	cmp	r3, #0
 8000a8a:	d100      	bne.n	8000a8e <__aeabi_dadd+0x44a>
 8000a8c:	e0cb      	b.n	8000c26 <__aeabi_dadd+0x5e2>
 8000a8e:	4664      	mov	r4, ip
 8000a90:	0039      	movs	r1, r7
 8000a92:	0010      	movs	r0, r2
 8000a94:	4d77      	ldr	r5, [pc, #476]	; (8000c74 <__aeabi_dadd+0x630>)
 8000a96:	e6d7      	b.n	8000848 <__aeabi_dadd+0x204>
 8000a98:	4f76      	ldr	r7, [pc, #472]	; (8000c74 <__aeabi_dadd+0x630>)
 8000a9a:	42bb      	cmp	r3, r7
 8000a9c:	d018      	beq.n	8000ad0 <__aeabi_dadd+0x48c>
 8000a9e:	0033      	movs	r3, r6
 8000aa0:	e675      	b.n	800078e <__aeabi_dadd+0x14a>
 8000aa2:	2b00      	cmp	r3, #0
 8000aa4:	d014      	beq.n	8000ad0 <__aeabi_dadd+0x48c>
 8000aa6:	074b      	lsls	r3, r1, #29
 8000aa8:	08c0      	lsrs	r0, r0, #3
 8000aaa:	4318      	orrs	r0, r3
 8000aac:	2380      	movs	r3, #128	; 0x80
 8000aae:	08c9      	lsrs	r1, r1, #3
 8000ab0:	031b      	lsls	r3, r3, #12
 8000ab2:	4219      	tst	r1, r3
 8000ab4:	d007      	beq.n	8000ac6 <__aeabi_dadd+0x482>
 8000ab6:	08fc      	lsrs	r4, r7, #3
 8000ab8:	421c      	tst	r4, r3
 8000aba:	d104      	bne.n	8000ac6 <__aeabi_dadd+0x482>
 8000abc:	0779      	lsls	r1, r7, #29
 8000abe:	08d0      	lsrs	r0, r2, #3
 8000ac0:	4308      	orrs	r0, r1
 8000ac2:	46e1      	mov	r9, ip
 8000ac4:	0021      	movs	r1, r4
 8000ac6:	464c      	mov	r4, r9
 8000ac8:	0f42      	lsrs	r2, r0, #29
 8000aca:	00c9      	lsls	r1, r1, #3
 8000acc:	4311      	orrs	r1, r2
 8000ace:	00c0      	lsls	r0, r0, #3
 8000ad0:	4d68      	ldr	r5, [pc, #416]	; (8000c74 <__aeabi_dadd+0x630>)
 8000ad2:	e6b9      	b.n	8000848 <__aeabi_dadd+0x204>
 8000ad4:	001d      	movs	r5, r3
 8000ad6:	2200      	movs	r2, #0
 8000ad8:	2300      	movs	r3, #0
 8000ada:	e6c0      	b.n	800085e <__aeabi_dadd+0x21a>
 8000adc:	2d00      	cmp	r5, #0
 8000ade:	d15b      	bne.n	8000b98 <__aeabi_dadd+0x554>
 8000ae0:	000d      	movs	r5, r1
 8000ae2:	4305      	orrs	r5, r0
 8000ae4:	d100      	bne.n	8000ae8 <__aeabi_dadd+0x4a4>
 8000ae6:	e6e2      	b.n	80008ae <__aeabi_dadd+0x26a>
 8000ae8:	1c5d      	adds	r5, r3, #1
 8000aea:	d100      	bne.n	8000aee <__aeabi_dadd+0x4aa>
 8000aec:	e0b0      	b.n	8000c50 <__aeabi_dadd+0x60c>
 8000aee:	4d61      	ldr	r5, [pc, #388]	; (8000c74 <__aeabi_dadd+0x630>)
 8000af0:	42ae      	cmp	r6, r5
 8000af2:	d01f      	beq.n	8000b34 <__aeabi_dadd+0x4f0>
 8000af4:	43db      	mvns	r3, r3
 8000af6:	2b38      	cmp	r3, #56	; 0x38
 8000af8:	dc71      	bgt.n	8000bde <__aeabi_dadd+0x59a>
 8000afa:	2b1f      	cmp	r3, #31
 8000afc:	dd00      	ble.n	8000b00 <__aeabi_dadd+0x4bc>
 8000afe:	e096      	b.n	8000c2e <__aeabi_dadd+0x5ea>
 8000b00:	2520      	movs	r5, #32
 8000b02:	000f      	movs	r7, r1
 8000b04:	1aed      	subs	r5, r5, r3
 8000b06:	40af      	lsls	r7, r5
 8000b08:	46b9      	mov	r9, r7
 8000b0a:	0007      	movs	r7, r0
 8000b0c:	46aa      	mov	sl, r5
 8000b0e:	40df      	lsrs	r7, r3
 8000b10:	464d      	mov	r5, r9
 8000b12:	433d      	orrs	r5, r7
 8000b14:	002f      	movs	r7, r5
 8000b16:	4655      	mov	r5, sl
 8000b18:	40a8      	lsls	r0, r5
 8000b1a:	40d9      	lsrs	r1, r3
 8000b1c:	1e45      	subs	r5, r0, #1
 8000b1e:	41a8      	sbcs	r0, r5
 8000b20:	4488      	add	r8, r1
 8000b22:	4307      	orrs	r7, r0
 8000b24:	18bf      	adds	r7, r7, r2
 8000b26:	4297      	cmp	r7, r2
 8000b28:	4192      	sbcs	r2, r2
 8000b2a:	4251      	negs	r1, r2
 8000b2c:	4441      	add	r1, r8
 8000b2e:	0035      	movs	r5, r6
 8000b30:	e63a      	b.n	80007a8 <__aeabi_dadd+0x164>
 8000b32:	4664      	mov	r4, ip
 8000b34:	0035      	movs	r5, r6
 8000b36:	4641      	mov	r1, r8
 8000b38:	0010      	movs	r0, r2
 8000b3a:	e685      	b.n	8000848 <__aeabi_dadd+0x204>
 8000b3c:	000b      	movs	r3, r1
 8000b3e:	4303      	orrs	r3, r0
 8000b40:	2d00      	cmp	r5, #0
 8000b42:	d000      	beq.n	8000b46 <__aeabi_dadd+0x502>
 8000b44:	e663      	b.n	800080e <__aeabi_dadd+0x1ca>
 8000b46:	2b00      	cmp	r3, #0
 8000b48:	d0f5      	beq.n	8000b36 <__aeabi_dadd+0x4f2>
 8000b4a:	4643      	mov	r3, r8
 8000b4c:	4313      	orrs	r3, r2
 8000b4e:	d100      	bne.n	8000b52 <__aeabi_dadd+0x50e>
 8000b50:	e67a      	b.n	8000848 <__aeabi_dadd+0x204>
 8000b52:	1887      	adds	r7, r0, r2
 8000b54:	4287      	cmp	r7, r0
 8000b56:	4180      	sbcs	r0, r0
 8000b58:	2207      	movs	r2, #7
 8000b5a:	4441      	add	r1, r8
 8000b5c:	4240      	negs	r0, r0
 8000b5e:	1809      	adds	r1, r1, r0
 8000b60:	403a      	ands	r2, r7
 8000b62:	020b      	lsls	r3, r1, #8
 8000b64:	d400      	bmi.n	8000b68 <__aeabi_dadd+0x524>
 8000b66:	e6d5      	b.n	8000914 <__aeabi_dadd+0x2d0>
 8000b68:	4b43      	ldr	r3, [pc, #268]	; (8000c78 <__aeabi_dadd+0x634>)
 8000b6a:	3501      	adds	r5, #1
 8000b6c:	4019      	ands	r1, r3
 8000b6e:	e5c9      	b.n	8000704 <__aeabi_dadd+0xc0>
 8000b70:	0038      	movs	r0, r7
 8000b72:	e669      	b.n	8000848 <__aeabi_dadd+0x204>
 8000b74:	001e      	movs	r6, r3
 8000b76:	4647      	mov	r7, r8
 8000b78:	3e20      	subs	r6, #32
 8000b7a:	40f7      	lsrs	r7, r6
 8000b7c:	46bc      	mov	ip, r7
 8000b7e:	2b20      	cmp	r3, #32
 8000b80:	d004      	beq.n	8000b8c <__aeabi_dadd+0x548>
 8000b82:	2640      	movs	r6, #64	; 0x40
 8000b84:	1af3      	subs	r3, r6, r3
 8000b86:	4646      	mov	r6, r8
 8000b88:	409e      	lsls	r6, r3
 8000b8a:	4332      	orrs	r2, r6
 8000b8c:	0017      	movs	r7, r2
 8000b8e:	4663      	mov	r3, ip
 8000b90:	1e7a      	subs	r2, r7, #1
 8000b92:	4197      	sbcs	r7, r2
 8000b94:	431f      	orrs	r7, r3
 8000b96:	e602      	b.n	800079e <__aeabi_dadd+0x15a>
 8000b98:	4d36      	ldr	r5, [pc, #216]	; (8000c74 <__aeabi_dadd+0x630>)
 8000b9a:	42ae      	cmp	r6, r5
 8000b9c:	d0ca      	beq.n	8000b34 <__aeabi_dadd+0x4f0>
 8000b9e:	2580      	movs	r5, #128	; 0x80
 8000ba0:	042d      	lsls	r5, r5, #16
 8000ba2:	425b      	negs	r3, r3
 8000ba4:	4329      	orrs	r1, r5
 8000ba6:	e7a6      	b.n	8000af6 <__aeabi_dadd+0x4b2>
 8000ba8:	4308      	orrs	r0, r1
 8000baa:	1e41      	subs	r1, r0, #1
 8000bac:	4188      	sbcs	r0, r1
 8000bae:	e6a6      	b.n	80008fe <__aeabi_dadd+0x2ba>
 8000bb0:	2b00      	cmp	r3, #0
 8000bb2:	d100      	bne.n	8000bb6 <__aeabi_dadd+0x572>
 8000bb4:	e648      	b.n	8000848 <__aeabi_dadd+0x204>
 8000bb6:	1a87      	subs	r7, r0, r2
 8000bb8:	4643      	mov	r3, r8
 8000bba:	42b8      	cmp	r0, r7
 8000bbc:	41b6      	sbcs	r6, r6
 8000bbe:	1acb      	subs	r3, r1, r3
 8000bc0:	4276      	negs	r6, r6
 8000bc2:	1b9e      	subs	r6, r3, r6
 8000bc4:	0233      	lsls	r3, r6, #8
 8000bc6:	d54b      	bpl.n	8000c60 <__aeabi_dadd+0x61c>
 8000bc8:	1a17      	subs	r7, r2, r0
 8000bca:	4643      	mov	r3, r8
 8000bcc:	42ba      	cmp	r2, r7
 8000bce:	4192      	sbcs	r2, r2
 8000bd0:	1a59      	subs	r1, r3, r1
 8000bd2:	4252      	negs	r2, r2
 8000bd4:	1a89      	subs	r1, r1, r2
 8000bd6:	2207      	movs	r2, #7
 8000bd8:	4664      	mov	r4, ip
 8000bda:	403a      	ands	r2, r7
 8000bdc:	e592      	b.n	8000704 <__aeabi_dadd+0xc0>
 8000bde:	4301      	orrs	r1, r0
 8000be0:	000f      	movs	r7, r1
 8000be2:	1e79      	subs	r1, r7, #1
 8000be4:	418f      	sbcs	r7, r1
 8000be6:	e79d      	b.n	8000b24 <__aeabi_dadd+0x4e0>
 8000be8:	001c      	movs	r4, r3
 8000bea:	000f      	movs	r7, r1
 8000bec:	3c20      	subs	r4, #32
 8000bee:	40e7      	lsrs	r7, r4
 8000bf0:	2b20      	cmp	r3, #32
 8000bf2:	d003      	beq.n	8000bfc <__aeabi_dadd+0x5b8>
 8000bf4:	2440      	movs	r4, #64	; 0x40
 8000bf6:	1ae3      	subs	r3, r4, r3
 8000bf8:	4099      	lsls	r1, r3
 8000bfa:	4308      	orrs	r0, r1
 8000bfc:	1e41      	subs	r1, r0, #1
 8000bfe:	4188      	sbcs	r0, r1
 8000c00:	4338      	orrs	r0, r7
 8000c02:	e67c      	b.n	80008fe <__aeabi_dadd+0x2ba>
 8000c04:	2200      	movs	r2, #0
 8000c06:	2400      	movs	r4, #0
 8000c08:	e625      	b.n	8000856 <__aeabi_dadd+0x212>
 8000c0a:	1a17      	subs	r7, r2, r0
 8000c0c:	4643      	mov	r3, r8
 8000c0e:	42ba      	cmp	r2, r7
 8000c10:	4192      	sbcs	r2, r2
 8000c12:	1a59      	subs	r1, r3, r1
 8000c14:	4252      	negs	r2, r2
 8000c16:	1a89      	subs	r1, r1, r2
 8000c18:	4664      	mov	r4, ip
 8000c1a:	0035      	movs	r5, r6
 8000c1c:	e543      	b.n	80006a6 <__aeabi_dadd+0x62>
 8000c1e:	4641      	mov	r1, r8
 8000c20:	0010      	movs	r0, r2
 8000c22:	4d14      	ldr	r5, [pc, #80]	; (8000c74 <__aeabi_dadd+0x630>)
 8000c24:	e610      	b.n	8000848 <__aeabi_dadd+0x204>
 8000c26:	2280      	movs	r2, #128	; 0x80
 8000c28:	2400      	movs	r4, #0
 8000c2a:	0312      	lsls	r2, r2, #12
 8000c2c:	e680      	b.n	8000930 <__aeabi_dadd+0x2ec>
 8000c2e:	001d      	movs	r5, r3
 8000c30:	000f      	movs	r7, r1
 8000c32:	3d20      	subs	r5, #32
 8000c34:	40ef      	lsrs	r7, r5
 8000c36:	46bc      	mov	ip, r7
 8000c38:	2b20      	cmp	r3, #32
 8000c3a:	d003      	beq.n	8000c44 <__aeabi_dadd+0x600>
 8000c3c:	2540      	movs	r5, #64	; 0x40
 8000c3e:	1aeb      	subs	r3, r5, r3
 8000c40:	4099      	lsls	r1, r3
 8000c42:	4308      	orrs	r0, r1
 8000c44:	0007      	movs	r7, r0
 8000c46:	4663      	mov	r3, ip
 8000c48:	1e78      	subs	r0, r7, #1
 8000c4a:	4187      	sbcs	r7, r0
 8000c4c:	431f      	orrs	r7, r3
 8000c4e:	e769      	b.n	8000b24 <__aeabi_dadd+0x4e0>
 8000c50:	1887      	adds	r7, r0, r2
 8000c52:	4297      	cmp	r7, r2
 8000c54:	419b      	sbcs	r3, r3
 8000c56:	4441      	add	r1, r8
 8000c58:	425b      	negs	r3, r3
 8000c5a:	18c9      	adds	r1, r1, r3
 8000c5c:	0035      	movs	r5, r6
 8000c5e:	e5a3      	b.n	80007a8 <__aeabi_dadd+0x164>
 8000c60:	003b      	movs	r3, r7
 8000c62:	4333      	orrs	r3, r6
 8000c64:	d0ce      	beq.n	8000c04 <__aeabi_dadd+0x5c0>
 8000c66:	2207      	movs	r2, #7
 8000c68:	0031      	movs	r1, r6
 8000c6a:	403a      	ands	r2, r7
 8000c6c:	e652      	b.n	8000914 <__aeabi_dadd+0x2d0>
 8000c6e:	2300      	movs	r3, #0
 8000c70:	001a      	movs	r2, r3
 8000c72:	e5f4      	b.n	800085e <__aeabi_dadd+0x21a>
 8000c74:	000007ff 	.word	0x000007ff
 8000c78:	ff7fffff 	.word	0xff7fffff

08000c7c <__eqdf2>:
 8000c7c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000c7e:	464f      	mov	r7, r9
 8000c80:	4646      	mov	r6, r8
 8000c82:	46d6      	mov	lr, sl
 8000c84:	4684      	mov	ip, r0
 8000c86:	b5c0      	push	{r6, r7, lr}
 8000c88:	4680      	mov	r8, r0
 8000c8a:	4e19      	ldr	r6, [pc, #100]	; (8000cf0 <__eqdf2+0x74>)
 8000c8c:	0318      	lsls	r0, r3, #12
 8000c8e:	030f      	lsls	r7, r1, #12
 8000c90:	004d      	lsls	r5, r1, #1
 8000c92:	0b00      	lsrs	r0, r0, #12
 8000c94:	005c      	lsls	r4, r3, #1
 8000c96:	4682      	mov	sl, r0
 8000c98:	0b3f      	lsrs	r7, r7, #12
 8000c9a:	0d6d      	lsrs	r5, r5, #21
 8000c9c:	0fc9      	lsrs	r1, r1, #31
 8000c9e:	4691      	mov	r9, r2
 8000ca0:	0d64      	lsrs	r4, r4, #21
 8000ca2:	0fdb      	lsrs	r3, r3, #31
 8000ca4:	2001      	movs	r0, #1
 8000ca6:	42b5      	cmp	r5, r6
 8000ca8:	d00a      	beq.n	8000cc0 <__eqdf2+0x44>
 8000caa:	42b4      	cmp	r4, r6
 8000cac:	d003      	beq.n	8000cb6 <__eqdf2+0x3a>
 8000cae:	42a5      	cmp	r5, r4
 8000cb0:	d101      	bne.n	8000cb6 <__eqdf2+0x3a>
 8000cb2:	4557      	cmp	r7, sl
 8000cb4:	d00c      	beq.n	8000cd0 <__eqdf2+0x54>
 8000cb6:	bc1c      	pop	{r2, r3, r4}
 8000cb8:	4690      	mov	r8, r2
 8000cba:	4699      	mov	r9, r3
 8000cbc:	46a2      	mov	sl, r4
 8000cbe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000cc0:	4666      	mov	r6, ip
 8000cc2:	433e      	orrs	r6, r7
 8000cc4:	d1f7      	bne.n	8000cb6 <__eqdf2+0x3a>
 8000cc6:	42ac      	cmp	r4, r5
 8000cc8:	d1f5      	bne.n	8000cb6 <__eqdf2+0x3a>
 8000cca:	4654      	mov	r4, sl
 8000ccc:	4314      	orrs	r4, r2
 8000cce:	d1f2      	bne.n	8000cb6 <__eqdf2+0x3a>
 8000cd0:	2001      	movs	r0, #1
 8000cd2:	45c8      	cmp	r8, r9
 8000cd4:	d1ef      	bne.n	8000cb6 <__eqdf2+0x3a>
 8000cd6:	4299      	cmp	r1, r3
 8000cd8:	d007      	beq.n	8000cea <__eqdf2+0x6e>
 8000cda:	2d00      	cmp	r5, #0
 8000cdc:	d1eb      	bne.n	8000cb6 <__eqdf2+0x3a>
 8000cde:	4663      	mov	r3, ip
 8000ce0:	431f      	orrs	r7, r3
 8000ce2:	0038      	movs	r0, r7
 8000ce4:	1e47      	subs	r7, r0, #1
 8000ce6:	41b8      	sbcs	r0, r7
 8000ce8:	e7e5      	b.n	8000cb6 <__eqdf2+0x3a>
 8000cea:	2000      	movs	r0, #0
 8000cec:	e7e3      	b.n	8000cb6 <__eqdf2+0x3a>
 8000cee:	46c0      	nop			; (mov r8, r8)
 8000cf0:	000007ff 	.word	0x000007ff

08000cf4 <__gedf2>:
 8000cf4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000cf6:	464f      	mov	r7, r9
 8000cf8:	4646      	mov	r6, r8
 8000cfa:	46d6      	mov	lr, sl
 8000cfc:	004d      	lsls	r5, r1, #1
 8000cfe:	b5c0      	push	{r6, r7, lr}
 8000d00:	030e      	lsls	r6, r1, #12
 8000d02:	0fc9      	lsrs	r1, r1, #31
 8000d04:	468a      	mov	sl, r1
 8000d06:	492c      	ldr	r1, [pc, #176]	; (8000db8 <__gedf2+0xc4>)
 8000d08:	031f      	lsls	r7, r3, #12
 8000d0a:	005c      	lsls	r4, r3, #1
 8000d0c:	4680      	mov	r8, r0
 8000d0e:	0b36      	lsrs	r6, r6, #12
 8000d10:	0d6d      	lsrs	r5, r5, #21
 8000d12:	4691      	mov	r9, r2
 8000d14:	0b3f      	lsrs	r7, r7, #12
 8000d16:	0d64      	lsrs	r4, r4, #21
 8000d18:	0fdb      	lsrs	r3, r3, #31
 8000d1a:	428d      	cmp	r5, r1
 8000d1c:	d01e      	beq.n	8000d5c <__gedf2+0x68>
 8000d1e:	428c      	cmp	r4, r1
 8000d20:	d016      	beq.n	8000d50 <__gedf2+0x5c>
 8000d22:	2d00      	cmp	r5, #0
 8000d24:	d11e      	bne.n	8000d64 <__gedf2+0x70>
 8000d26:	4330      	orrs	r0, r6
 8000d28:	4684      	mov	ip, r0
 8000d2a:	2c00      	cmp	r4, #0
 8000d2c:	d101      	bne.n	8000d32 <__gedf2+0x3e>
 8000d2e:	433a      	orrs	r2, r7
 8000d30:	d023      	beq.n	8000d7a <__gedf2+0x86>
 8000d32:	4662      	mov	r2, ip
 8000d34:	2a00      	cmp	r2, #0
 8000d36:	d01a      	beq.n	8000d6e <__gedf2+0x7a>
 8000d38:	459a      	cmp	sl, r3
 8000d3a:	d029      	beq.n	8000d90 <__gedf2+0x9c>
 8000d3c:	4651      	mov	r1, sl
 8000d3e:	2002      	movs	r0, #2
 8000d40:	3901      	subs	r1, #1
 8000d42:	4008      	ands	r0, r1
 8000d44:	3801      	subs	r0, #1
 8000d46:	bc1c      	pop	{r2, r3, r4}
 8000d48:	4690      	mov	r8, r2
 8000d4a:	4699      	mov	r9, r3
 8000d4c:	46a2      	mov	sl, r4
 8000d4e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000d50:	0039      	movs	r1, r7
 8000d52:	4311      	orrs	r1, r2
 8000d54:	d0e5      	beq.n	8000d22 <__gedf2+0x2e>
 8000d56:	2002      	movs	r0, #2
 8000d58:	4240      	negs	r0, r0
 8000d5a:	e7f4      	b.n	8000d46 <__gedf2+0x52>
 8000d5c:	4330      	orrs	r0, r6
 8000d5e:	d1fa      	bne.n	8000d56 <__gedf2+0x62>
 8000d60:	42ac      	cmp	r4, r5
 8000d62:	d00f      	beq.n	8000d84 <__gedf2+0x90>
 8000d64:	2c00      	cmp	r4, #0
 8000d66:	d10f      	bne.n	8000d88 <__gedf2+0x94>
 8000d68:	433a      	orrs	r2, r7
 8000d6a:	d0e7      	beq.n	8000d3c <__gedf2+0x48>
 8000d6c:	e00c      	b.n	8000d88 <__gedf2+0x94>
 8000d6e:	2201      	movs	r2, #1
 8000d70:	3b01      	subs	r3, #1
 8000d72:	4393      	bics	r3, r2
 8000d74:	0018      	movs	r0, r3
 8000d76:	3001      	adds	r0, #1
 8000d78:	e7e5      	b.n	8000d46 <__gedf2+0x52>
 8000d7a:	4663      	mov	r3, ip
 8000d7c:	2000      	movs	r0, #0
 8000d7e:	2b00      	cmp	r3, #0
 8000d80:	d0e1      	beq.n	8000d46 <__gedf2+0x52>
 8000d82:	e7db      	b.n	8000d3c <__gedf2+0x48>
 8000d84:	433a      	orrs	r2, r7
 8000d86:	d1e6      	bne.n	8000d56 <__gedf2+0x62>
 8000d88:	459a      	cmp	sl, r3
 8000d8a:	d1d7      	bne.n	8000d3c <__gedf2+0x48>
 8000d8c:	42a5      	cmp	r5, r4
 8000d8e:	dcd5      	bgt.n	8000d3c <__gedf2+0x48>
 8000d90:	42a5      	cmp	r5, r4
 8000d92:	db05      	blt.n	8000da0 <__gedf2+0xac>
 8000d94:	42be      	cmp	r6, r7
 8000d96:	d8d1      	bhi.n	8000d3c <__gedf2+0x48>
 8000d98:	d008      	beq.n	8000dac <__gedf2+0xb8>
 8000d9a:	2000      	movs	r0, #0
 8000d9c:	42be      	cmp	r6, r7
 8000d9e:	d2d2      	bcs.n	8000d46 <__gedf2+0x52>
 8000da0:	4650      	mov	r0, sl
 8000da2:	2301      	movs	r3, #1
 8000da4:	3801      	subs	r0, #1
 8000da6:	4398      	bics	r0, r3
 8000da8:	3001      	adds	r0, #1
 8000daa:	e7cc      	b.n	8000d46 <__gedf2+0x52>
 8000dac:	45c8      	cmp	r8, r9
 8000dae:	d8c5      	bhi.n	8000d3c <__gedf2+0x48>
 8000db0:	2000      	movs	r0, #0
 8000db2:	45c8      	cmp	r8, r9
 8000db4:	d3f4      	bcc.n	8000da0 <__gedf2+0xac>
 8000db6:	e7c6      	b.n	8000d46 <__gedf2+0x52>
 8000db8:	000007ff 	.word	0x000007ff

08000dbc <__ledf2>:
 8000dbc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000dbe:	464f      	mov	r7, r9
 8000dc0:	4646      	mov	r6, r8
 8000dc2:	46d6      	mov	lr, sl
 8000dc4:	004d      	lsls	r5, r1, #1
 8000dc6:	b5c0      	push	{r6, r7, lr}
 8000dc8:	030e      	lsls	r6, r1, #12
 8000dca:	0fc9      	lsrs	r1, r1, #31
 8000dcc:	468a      	mov	sl, r1
 8000dce:	492e      	ldr	r1, [pc, #184]	; (8000e88 <__ledf2+0xcc>)
 8000dd0:	031f      	lsls	r7, r3, #12
 8000dd2:	005c      	lsls	r4, r3, #1
 8000dd4:	4680      	mov	r8, r0
 8000dd6:	0b36      	lsrs	r6, r6, #12
 8000dd8:	0d6d      	lsrs	r5, r5, #21
 8000dda:	4691      	mov	r9, r2
 8000ddc:	0b3f      	lsrs	r7, r7, #12
 8000dde:	0d64      	lsrs	r4, r4, #21
 8000de0:	0fdb      	lsrs	r3, r3, #31
 8000de2:	428d      	cmp	r5, r1
 8000de4:	d018      	beq.n	8000e18 <__ledf2+0x5c>
 8000de6:	428c      	cmp	r4, r1
 8000de8:	d011      	beq.n	8000e0e <__ledf2+0x52>
 8000dea:	2d00      	cmp	r5, #0
 8000dec:	d118      	bne.n	8000e20 <__ledf2+0x64>
 8000dee:	4330      	orrs	r0, r6
 8000df0:	4684      	mov	ip, r0
 8000df2:	2c00      	cmp	r4, #0
 8000df4:	d11e      	bne.n	8000e34 <__ledf2+0x78>
 8000df6:	433a      	orrs	r2, r7
 8000df8:	d11c      	bne.n	8000e34 <__ledf2+0x78>
 8000dfa:	4663      	mov	r3, ip
 8000dfc:	2000      	movs	r0, #0
 8000dfe:	2b00      	cmp	r3, #0
 8000e00:	d030      	beq.n	8000e64 <__ledf2+0xa8>
 8000e02:	4651      	mov	r1, sl
 8000e04:	2002      	movs	r0, #2
 8000e06:	3901      	subs	r1, #1
 8000e08:	4008      	ands	r0, r1
 8000e0a:	3801      	subs	r0, #1
 8000e0c:	e02a      	b.n	8000e64 <__ledf2+0xa8>
 8000e0e:	0039      	movs	r1, r7
 8000e10:	4311      	orrs	r1, r2
 8000e12:	d0ea      	beq.n	8000dea <__ledf2+0x2e>
 8000e14:	2002      	movs	r0, #2
 8000e16:	e025      	b.n	8000e64 <__ledf2+0xa8>
 8000e18:	4330      	orrs	r0, r6
 8000e1a:	d1fb      	bne.n	8000e14 <__ledf2+0x58>
 8000e1c:	42ac      	cmp	r4, r5
 8000e1e:	d026      	beq.n	8000e6e <__ledf2+0xb2>
 8000e20:	2c00      	cmp	r4, #0
 8000e22:	d126      	bne.n	8000e72 <__ledf2+0xb6>
 8000e24:	433a      	orrs	r2, r7
 8000e26:	d124      	bne.n	8000e72 <__ledf2+0xb6>
 8000e28:	4651      	mov	r1, sl
 8000e2a:	2002      	movs	r0, #2
 8000e2c:	3901      	subs	r1, #1
 8000e2e:	4008      	ands	r0, r1
 8000e30:	3801      	subs	r0, #1
 8000e32:	e017      	b.n	8000e64 <__ledf2+0xa8>
 8000e34:	4662      	mov	r2, ip
 8000e36:	2a00      	cmp	r2, #0
 8000e38:	d00f      	beq.n	8000e5a <__ledf2+0x9e>
 8000e3a:	459a      	cmp	sl, r3
 8000e3c:	d1e1      	bne.n	8000e02 <__ledf2+0x46>
 8000e3e:	42a5      	cmp	r5, r4
 8000e40:	db05      	blt.n	8000e4e <__ledf2+0x92>
 8000e42:	42be      	cmp	r6, r7
 8000e44:	d8dd      	bhi.n	8000e02 <__ledf2+0x46>
 8000e46:	d019      	beq.n	8000e7c <__ledf2+0xc0>
 8000e48:	2000      	movs	r0, #0
 8000e4a:	42be      	cmp	r6, r7
 8000e4c:	d20a      	bcs.n	8000e64 <__ledf2+0xa8>
 8000e4e:	4650      	mov	r0, sl
 8000e50:	2301      	movs	r3, #1
 8000e52:	3801      	subs	r0, #1
 8000e54:	4398      	bics	r0, r3
 8000e56:	3001      	adds	r0, #1
 8000e58:	e004      	b.n	8000e64 <__ledf2+0xa8>
 8000e5a:	2201      	movs	r2, #1
 8000e5c:	3b01      	subs	r3, #1
 8000e5e:	4393      	bics	r3, r2
 8000e60:	0018      	movs	r0, r3
 8000e62:	3001      	adds	r0, #1
 8000e64:	bc1c      	pop	{r2, r3, r4}
 8000e66:	4690      	mov	r8, r2
 8000e68:	4699      	mov	r9, r3
 8000e6a:	46a2      	mov	sl, r4
 8000e6c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000e6e:	433a      	orrs	r2, r7
 8000e70:	d1d0      	bne.n	8000e14 <__ledf2+0x58>
 8000e72:	459a      	cmp	sl, r3
 8000e74:	d1c5      	bne.n	8000e02 <__ledf2+0x46>
 8000e76:	42a5      	cmp	r5, r4
 8000e78:	dcc3      	bgt.n	8000e02 <__ledf2+0x46>
 8000e7a:	e7e0      	b.n	8000e3e <__ledf2+0x82>
 8000e7c:	45c8      	cmp	r8, r9
 8000e7e:	d8c0      	bhi.n	8000e02 <__ledf2+0x46>
 8000e80:	2000      	movs	r0, #0
 8000e82:	45c8      	cmp	r8, r9
 8000e84:	d3e3      	bcc.n	8000e4e <__ledf2+0x92>
 8000e86:	e7ed      	b.n	8000e64 <__ledf2+0xa8>
 8000e88:	000007ff 	.word	0x000007ff

08000e8c <__aeabi_dmul>:
 8000e8c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000e8e:	4657      	mov	r7, sl
 8000e90:	46de      	mov	lr, fp
 8000e92:	464e      	mov	r6, r9
 8000e94:	4645      	mov	r5, r8
 8000e96:	b5e0      	push	{r5, r6, r7, lr}
 8000e98:	4683      	mov	fp, r0
 8000e9a:	0006      	movs	r6, r0
 8000e9c:	030f      	lsls	r7, r1, #12
 8000e9e:	0048      	lsls	r0, r1, #1
 8000ea0:	b087      	sub	sp, #28
 8000ea2:	4692      	mov	sl, r2
 8000ea4:	001d      	movs	r5, r3
 8000ea6:	0b3f      	lsrs	r7, r7, #12
 8000ea8:	0d40      	lsrs	r0, r0, #21
 8000eaa:	0fcc      	lsrs	r4, r1, #31
 8000eac:	2800      	cmp	r0, #0
 8000eae:	d100      	bne.n	8000eb2 <__aeabi_dmul+0x26>
 8000eb0:	e06f      	b.n	8000f92 <__aeabi_dmul+0x106>
 8000eb2:	4bde      	ldr	r3, [pc, #888]	; (800122c <__aeabi_dmul+0x3a0>)
 8000eb4:	4298      	cmp	r0, r3
 8000eb6:	d038      	beq.n	8000f2a <__aeabi_dmul+0x9e>
 8000eb8:	2380      	movs	r3, #128	; 0x80
 8000eba:	00ff      	lsls	r7, r7, #3
 8000ebc:	041b      	lsls	r3, r3, #16
 8000ebe:	431f      	orrs	r7, r3
 8000ec0:	0f73      	lsrs	r3, r6, #29
 8000ec2:	433b      	orrs	r3, r7
 8000ec4:	9301      	str	r3, [sp, #4]
 8000ec6:	4bda      	ldr	r3, [pc, #872]	; (8001230 <__aeabi_dmul+0x3a4>)
 8000ec8:	2700      	movs	r7, #0
 8000eca:	4699      	mov	r9, r3
 8000ecc:	2300      	movs	r3, #0
 8000ece:	469b      	mov	fp, r3
 8000ed0:	00f6      	lsls	r6, r6, #3
 8000ed2:	4481      	add	r9, r0
 8000ed4:	032b      	lsls	r3, r5, #12
 8000ed6:	0069      	lsls	r1, r5, #1
 8000ed8:	0b1b      	lsrs	r3, r3, #12
 8000eda:	4652      	mov	r2, sl
 8000edc:	4698      	mov	r8, r3
 8000ede:	0d49      	lsrs	r1, r1, #21
 8000ee0:	0fed      	lsrs	r5, r5, #31
 8000ee2:	2900      	cmp	r1, #0
 8000ee4:	d100      	bne.n	8000ee8 <__aeabi_dmul+0x5c>
 8000ee6:	e085      	b.n	8000ff4 <__aeabi_dmul+0x168>
 8000ee8:	4bd0      	ldr	r3, [pc, #832]	; (800122c <__aeabi_dmul+0x3a0>)
 8000eea:	4299      	cmp	r1, r3
 8000eec:	d100      	bne.n	8000ef0 <__aeabi_dmul+0x64>
 8000eee:	e073      	b.n	8000fd8 <__aeabi_dmul+0x14c>
 8000ef0:	4643      	mov	r3, r8
 8000ef2:	00da      	lsls	r2, r3, #3
 8000ef4:	2380      	movs	r3, #128	; 0x80
 8000ef6:	041b      	lsls	r3, r3, #16
 8000ef8:	4313      	orrs	r3, r2
 8000efa:	4652      	mov	r2, sl
 8000efc:	48cc      	ldr	r0, [pc, #816]	; (8001230 <__aeabi_dmul+0x3a4>)
 8000efe:	0f52      	lsrs	r2, r2, #29
 8000f00:	4684      	mov	ip, r0
 8000f02:	4313      	orrs	r3, r2
 8000f04:	4652      	mov	r2, sl
 8000f06:	2000      	movs	r0, #0
 8000f08:	4461      	add	r1, ip
 8000f0a:	00d2      	lsls	r2, r2, #3
 8000f0c:	4489      	add	r9, r1
 8000f0e:	0021      	movs	r1, r4
 8000f10:	4069      	eors	r1, r5
 8000f12:	9100      	str	r1, [sp, #0]
 8000f14:	468c      	mov	ip, r1
 8000f16:	2101      	movs	r1, #1
 8000f18:	4449      	add	r1, r9
 8000f1a:	468a      	mov	sl, r1
 8000f1c:	2f0f      	cmp	r7, #15
 8000f1e:	d900      	bls.n	8000f22 <__aeabi_dmul+0x96>
 8000f20:	e090      	b.n	8001044 <__aeabi_dmul+0x1b8>
 8000f22:	49c4      	ldr	r1, [pc, #784]	; (8001234 <__aeabi_dmul+0x3a8>)
 8000f24:	00bf      	lsls	r7, r7, #2
 8000f26:	59cf      	ldr	r7, [r1, r7]
 8000f28:	46bf      	mov	pc, r7
 8000f2a:	465b      	mov	r3, fp
 8000f2c:	433b      	orrs	r3, r7
 8000f2e:	9301      	str	r3, [sp, #4]
 8000f30:	d000      	beq.n	8000f34 <__aeabi_dmul+0xa8>
 8000f32:	e16a      	b.n	800120a <__aeabi_dmul+0x37e>
 8000f34:	2302      	movs	r3, #2
 8000f36:	2708      	movs	r7, #8
 8000f38:	2600      	movs	r6, #0
 8000f3a:	4681      	mov	r9, r0
 8000f3c:	469b      	mov	fp, r3
 8000f3e:	e7c9      	b.n	8000ed4 <__aeabi_dmul+0x48>
 8000f40:	0032      	movs	r2, r6
 8000f42:	4658      	mov	r0, fp
 8000f44:	9b01      	ldr	r3, [sp, #4]
 8000f46:	4661      	mov	r1, ip
 8000f48:	9100      	str	r1, [sp, #0]
 8000f4a:	2802      	cmp	r0, #2
 8000f4c:	d100      	bne.n	8000f50 <__aeabi_dmul+0xc4>
 8000f4e:	e075      	b.n	800103c <__aeabi_dmul+0x1b0>
 8000f50:	2803      	cmp	r0, #3
 8000f52:	d100      	bne.n	8000f56 <__aeabi_dmul+0xca>
 8000f54:	e1fe      	b.n	8001354 <__aeabi_dmul+0x4c8>
 8000f56:	2801      	cmp	r0, #1
 8000f58:	d000      	beq.n	8000f5c <__aeabi_dmul+0xd0>
 8000f5a:	e12c      	b.n	80011b6 <__aeabi_dmul+0x32a>
 8000f5c:	2300      	movs	r3, #0
 8000f5e:	2700      	movs	r7, #0
 8000f60:	2600      	movs	r6, #0
 8000f62:	2500      	movs	r5, #0
 8000f64:	033f      	lsls	r7, r7, #12
 8000f66:	0d2a      	lsrs	r2, r5, #20
 8000f68:	0b3f      	lsrs	r7, r7, #12
 8000f6a:	48b3      	ldr	r0, [pc, #716]	; (8001238 <__aeabi_dmul+0x3ac>)
 8000f6c:	0512      	lsls	r2, r2, #20
 8000f6e:	433a      	orrs	r2, r7
 8000f70:	4002      	ands	r2, r0
 8000f72:	051b      	lsls	r3, r3, #20
 8000f74:	4313      	orrs	r3, r2
 8000f76:	9a00      	ldr	r2, [sp, #0]
 8000f78:	005b      	lsls	r3, r3, #1
 8000f7a:	07d1      	lsls	r1, r2, #31
 8000f7c:	085b      	lsrs	r3, r3, #1
 8000f7e:	430b      	orrs	r3, r1
 8000f80:	0030      	movs	r0, r6
 8000f82:	0019      	movs	r1, r3
 8000f84:	b007      	add	sp, #28
 8000f86:	bc3c      	pop	{r2, r3, r4, r5}
 8000f88:	4690      	mov	r8, r2
 8000f8a:	4699      	mov	r9, r3
 8000f8c:	46a2      	mov	sl, r4
 8000f8e:	46ab      	mov	fp, r5
 8000f90:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000f92:	465b      	mov	r3, fp
 8000f94:	433b      	orrs	r3, r7
 8000f96:	9301      	str	r3, [sp, #4]
 8000f98:	d100      	bne.n	8000f9c <__aeabi_dmul+0x110>
 8000f9a:	e12f      	b.n	80011fc <__aeabi_dmul+0x370>
 8000f9c:	2f00      	cmp	r7, #0
 8000f9e:	d100      	bne.n	8000fa2 <__aeabi_dmul+0x116>
 8000fa0:	e1a5      	b.n	80012ee <__aeabi_dmul+0x462>
 8000fa2:	0038      	movs	r0, r7
 8000fa4:	f000 fa54 	bl	8001450 <__clzsi2>
 8000fa8:	0003      	movs	r3, r0
 8000faa:	3b0b      	subs	r3, #11
 8000fac:	2b1c      	cmp	r3, #28
 8000fae:	dd00      	ble.n	8000fb2 <__aeabi_dmul+0x126>
 8000fb0:	e196      	b.n	80012e0 <__aeabi_dmul+0x454>
 8000fb2:	221d      	movs	r2, #29
 8000fb4:	1ad3      	subs	r3, r2, r3
 8000fb6:	465a      	mov	r2, fp
 8000fb8:	0001      	movs	r1, r0
 8000fba:	40da      	lsrs	r2, r3
 8000fbc:	465e      	mov	r6, fp
 8000fbe:	3908      	subs	r1, #8
 8000fc0:	408f      	lsls	r7, r1
 8000fc2:	0013      	movs	r3, r2
 8000fc4:	408e      	lsls	r6, r1
 8000fc6:	433b      	orrs	r3, r7
 8000fc8:	9301      	str	r3, [sp, #4]
 8000fca:	4b9c      	ldr	r3, [pc, #624]	; (800123c <__aeabi_dmul+0x3b0>)
 8000fcc:	2700      	movs	r7, #0
 8000fce:	1a1b      	subs	r3, r3, r0
 8000fd0:	4699      	mov	r9, r3
 8000fd2:	2300      	movs	r3, #0
 8000fd4:	469b      	mov	fp, r3
 8000fd6:	e77d      	b.n	8000ed4 <__aeabi_dmul+0x48>
 8000fd8:	4641      	mov	r1, r8
 8000fda:	4653      	mov	r3, sl
 8000fdc:	430b      	orrs	r3, r1
 8000fde:	4993      	ldr	r1, [pc, #588]	; (800122c <__aeabi_dmul+0x3a0>)
 8000fe0:	468c      	mov	ip, r1
 8000fe2:	44e1      	add	r9, ip
 8000fe4:	2b00      	cmp	r3, #0
 8000fe6:	d000      	beq.n	8000fea <__aeabi_dmul+0x15e>
 8000fe8:	e11a      	b.n	8001220 <__aeabi_dmul+0x394>
 8000fea:	2202      	movs	r2, #2
 8000fec:	2002      	movs	r0, #2
 8000fee:	4317      	orrs	r7, r2
 8000ff0:	2200      	movs	r2, #0
 8000ff2:	e78c      	b.n	8000f0e <__aeabi_dmul+0x82>
 8000ff4:	4313      	orrs	r3, r2
 8000ff6:	d100      	bne.n	8000ffa <__aeabi_dmul+0x16e>
 8000ff8:	e10d      	b.n	8001216 <__aeabi_dmul+0x38a>
 8000ffa:	4643      	mov	r3, r8
 8000ffc:	2b00      	cmp	r3, #0
 8000ffe:	d100      	bne.n	8001002 <__aeabi_dmul+0x176>
 8001000:	e181      	b.n	8001306 <__aeabi_dmul+0x47a>
 8001002:	4640      	mov	r0, r8
 8001004:	f000 fa24 	bl	8001450 <__clzsi2>
 8001008:	0002      	movs	r2, r0
 800100a:	3a0b      	subs	r2, #11
 800100c:	2a1c      	cmp	r2, #28
 800100e:	dd00      	ble.n	8001012 <__aeabi_dmul+0x186>
 8001010:	e172      	b.n	80012f8 <__aeabi_dmul+0x46c>
 8001012:	0001      	movs	r1, r0
 8001014:	4643      	mov	r3, r8
 8001016:	3908      	subs	r1, #8
 8001018:	408b      	lsls	r3, r1
 800101a:	4698      	mov	r8, r3
 800101c:	231d      	movs	r3, #29
 800101e:	1a9a      	subs	r2, r3, r2
 8001020:	4653      	mov	r3, sl
 8001022:	40d3      	lsrs	r3, r2
 8001024:	001a      	movs	r2, r3
 8001026:	4643      	mov	r3, r8
 8001028:	4313      	orrs	r3, r2
 800102a:	4652      	mov	r2, sl
 800102c:	408a      	lsls	r2, r1
 800102e:	4649      	mov	r1, r9
 8001030:	1a08      	subs	r0, r1, r0
 8001032:	4982      	ldr	r1, [pc, #520]	; (800123c <__aeabi_dmul+0x3b0>)
 8001034:	4689      	mov	r9, r1
 8001036:	4481      	add	r9, r0
 8001038:	2000      	movs	r0, #0
 800103a:	e768      	b.n	8000f0e <__aeabi_dmul+0x82>
 800103c:	4b7b      	ldr	r3, [pc, #492]	; (800122c <__aeabi_dmul+0x3a0>)
 800103e:	2700      	movs	r7, #0
 8001040:	2600      	movs	r6, #0
 8001042:	e78e      	b.n	8000f62 <__aeabi_dmul+0xd6>
 8001044:	0c14      	lsrs	r4, r2, #16
 8001046:	0412      	lsls	r2, r2, #16
 8001048:	0c12      	lsrs	r2, r2, #16
 800104a:	0011      	movs	r1, r2
 800104c:	0c37      	lsrs	r7, r6, #16
 800104e:	0436      	lsls	r6, r6, #16
 8001050:	0c35      	lsrs	r5, r6, #16
 8001052:	4379      	muls	r1, r7
 8001054:	0028      	movs	r0, r5
 8001056:	468c      	mov	ip, r1
 8001058:	002e      	movs	r6, r5
 800105a:	4360      	muls	r0, r4
 800105c:	4460      	add	r0, ip
 800105e:	4683      	mov	fp, r0
 8001060:	4356      	muls	r6, r2
 8001062:	0021      	movs	r1, r4
 8001064:	0c30      	lsrs	r0, r6, #16
 8001066:	4680      	mov	r8, r0
 8001068:	4658      	mov	r0, fp
 800106a:	4379      	muls	r1, r7
 800106c:	4440      	add	r0, r8
 800106e:	9102      	str	r1, [sp, #8]
 8001070:	4584      	cmp	ip, r0
 8001072:	d906      	bls.n	8001082 <__aeabi_dmul+0x1f6>
 8001074:	4688      	mov	r8, r1
 8001076:	2180      	movs	r1, #128	; 0x80
 8001078:	0249      	lsls	r1, r1, #9
 800107a:	468c      	mov	ip, r1
 800107c:	44e0      	add	r8, ip
 800107e:	4641      	mov	r1, r8
 8001080:	9102      	str	r1, [sp, #8]
 8001082:	0436      	lsls	r6, r6, #16
 8001084:	0c01      	lsrs	r1, r0, #16
 8001086:	0c36      	lsrs	r6, r6, #16
 8001088:	0400      	lsls	r0, r0, #16
 800108a:	468b      	mov	fp, r1
 800108c:	1981      	adds	r1, r0, r6
 800108e:	0c1e      	lsrs	r6, r3, #16
 8001090:	041b      	lsls	r3, r3, #16
 8001092:	0c1b      	lsrs	r3, r3, #16
 8001094:	9103      	str	r1, [sp, #12]
 8001096:	0019      	movs	r1, r3
 8001098:	4379      	muls	r1, r7
 800109a:	468c      	mov	ip, r1
 800109c:	0028      	movs	r0, r5
 800109e:	4375      	muls	r5, r6
 80010a0:	4465      	add	r5, ip
 80010a2:	46a8      	mov	r8, r5
 80010a4:	4358      	muls	r0, r3
 80010a6:	0c05      	lsrs	r5, r0, #16
 80010a8:	4445      	add	r5, r8
 80010aa:	4377      	muls	r7, r6
 80010ac:	42a9      	cmp	r1, r5
 80010ae:	d903      	bls.n	80010b8 <__aeabi_dmul+0x22c>
 80010b0:	2180      	movs	r1, #128	; 0x80
 80010b2:	0249      	lsls	r1, r1, #9
 80010b4:	468c      	mov	ip, r1
 80010b6:	4467      	add	r7, ip
 80010b8:	0c29      	lsrs	r1, r5, #16
 80010ba:	468c      	mov	ip, r1
 80010bc:	0039      	movs	r1, r7
 80010be:	0400      	lsls	r0, r0, #16
 80010c0:	0c00      	lsrs	r0, r0, #16
 80010c2:	042d      	lsls	r5, r5, #16
 80010c4:	182d      	adds	r5, r5, r0
 80010c6:	4461      	add	r1, ip
 80010c8:	44ab      	add	fp, r5
 80010ca:	9105      	str	r1, [sp, #20]
 80010cc:	4659      	mov	r1, fp
 80010ce:	9104      	str	r1, [sp, #16]
 80010d0:	9901      	ldr	r1, [sp, #4]
 80010d2:	040f      	lsls	r7, r1, #16
 80010d4:	0c3f      	lsrs	r7, r7, #16
 80010d6:	0c08      	lsrs	r0, r1, #16
 80010d8:	0039      	movs	r1, r7
 80010da:	4351      	muls	r1, r2
 80010dc:	4342      	muls	r2, r0
 80010de:	4690      	mov	r8, r2
 80010e0:	0002      	movs	r2, r0
 80010e2:	468c      	mov	ip, r1
 80010e4:	0c09      	lsrs	r1, r1, #16
 80010e6:	468b      	mov	fp, r1
 80010e8:	4362      	muls	r2, r4
 80010ea:	437c      	muls	r4, r7
 80010ec:	4444      	add	r4, r8
 80010ee:	445c      	add	r4, fp
 80010f0:	45a0      	cmp	r8, r4
 80010f2:	d903      	bls.n	80010fc <__aeabi_dmul+0x270>
 80010f4:	2180      	movs	r1, #128	; 0x80
 80010f6:	0249      	lsls	r1, r1, #9
 80010f8:	4688      	mov	r8, r1
 80010fa:	4442      	add	r2, r8
 80010fc:	0c21      	lsrs	r1, r4, #16
 80010fe:	4688      	mov	r8, r1
 8001100:	4661      	mov	r1, ip
 8001102:	0409      	lsls	r1, r1, #16
 8001104:	0c09      	lsrs	r1, r1, #16
 8001106:	468c      	mov	ip, r1
 8001108:	0039      	movs	r1, r7
 800110a:	4359      	muls	r1, r3
 800110c:	4343      	muls	r3, r0
 800110e:	4370      	muls	r0, r6
 8001110:	437e      	muls	r6, r7
 8001112:	0c0f      	lsrs	r7, r1, #16
 8001114:	18f6      	adds	r6, r6, r3
 8001116:	0424      	lsls	r4, r4, #16
 8001118:	19be      	adds	r6, r7, r6
 800111a:	4464      	add	r4, ip
 800111c:	4442      	add	r2, r8
 800111e:	468c      	mov	ip, r1
 8001120:	42b3      	cmp	r3, r6
 8001122:	d903      	bls.n	800112c <__aeabi_dmul+0x2a0>
 8001124:	2380      	movs	r3, #128	; 0x80
 8001126:	025b      	lsls	r3, r3, #9
 8001128:	4698      	mov	r8, r3
 800112a:	4440      	add	r0, r8
 800112c:	9b02      	ldr	r3, [sp, #8]
 800112e:	4661      	mov	r1, ip
 8001130:	4698      	mov	r8, r3
 8001132:	9b04      	ldr	r3, [sp, #16]
 8001134:	0437      	lsls	r7, r6, #16
 8001136:	4443      	add	r3, r8
 8001138:	469b      	mov	fp, r3
 800113a:	45ab      	cmp	fp, r5
 800113c:	41ad      	sbcs	r5, r5
 800113e:	426b      	negs	r3, r5
 8001140:	040d      	lsls	r5, r1, #16
 8001142:	9905      	ldr	r1, [sp, #20]
 8001144:	0c2d      	lsrs	r5, r5, #16
 8001146:	468c      	mov	ip, r1
 8001148:	197f      	adds	r7, r7, r5
 800114a:	4467      	add	r7, ip
 800114c:	18fd      	adds	r5, r7, r3
 800114e:	46a8      	mov	r8, r5
 8001150:	465d      	mov	r5, fp
 8001152:	192d      	adds	r5, r5, r4
 8001154:	42a5      	cmp	r5, r4
 8001156:	41a4      	sbcs	r4, r4
 8001158:	4693      	mov	fp, r2
 800115a:	4264      	negs	r4, r4
 800115c:	46a4      	mov	ip, r4
 800115e:	44c3      	add	fp, r8
 8001160:	44dc      	add	ip, fp
 8001162:	428f      	cmp	r7, r1
 8001164:	41bf      	sbcs	r7, r7
 8001166:	4598      	cmp	r8, r3
 8001168:	419b      	sbcs	r3, r3
 800116a:	4593      	cmp	fp, r2
 800116c:	4192      	sbcs	r2, r2
 800116e:	45a4      	cmp	ip, r4
 8001170:	41a4      	sbcs	r4, r4
 8001172:	425b      	negs	r3, r3
 8001174:	427f      	negs	r7, r7
 8001176:	431f      	orrs	r7, r3
 8001178:	0c36      	lsrs	r6, r6, #16
 800117a:	4252      	negs	r2, r2
 800117c:	4264      	negs	r4, r4
 800117e:	19bf      	adds	r7, r7, r6
 8001180:	4322      	orrs	r2, r4
 8001182:	18bf      	adds	r7, r7, r2
 8001184:	4662      	mov	r2, ip
 8001186:	1838      	adds	r0, r7, r0
 8001188:	0243      	lsls	r3, r0, #9
 800118a:	0dd2      	lsrs	r2, r2, #23
 800118c:	9903      	ldr	r1, [sp, #12]
 800118e:	4313      	orrs	r3, r2
 8001190:	026a      	lsls	r2, r5, #9
 8001192:	430a      	orrs	r2, r1
 8001194:	1e50      	subs	r0, r2, #1
 8001196:	4182      	sbcs	r2, r0
 8001198:	4661      	mov	r1, ip
 800119a:	0ded      	lsrs	r5, r5, #23
 800119c:	432a      	orrs	r2, r5
 800119e:	024e      	lsls	r6, r1, #9
 80011a0:	4332      	orrs	r2, r6
 80011a2:	01d9      	lsls	r1, r3, #7
 80011a4:	d400      	bmi.n	80011a8 <__aeabi_dmul+0x31c>
 80011a6:	e0b3      	b.n	8001310 <__aeabi_dmul+0x484>
 80011a8:	2601      	movs	r6, #1
 80011aa:	0850      	lsrs	r0, r2, #1
 80011ac:	4032      	ands	r2, r6
 80011ae:	4302      	orrs	r2, r0
 80011b0:	07de      	lsls	r6, r3, #31
 80011b2:	4332      	orrs	r2, r6
 80011b4:	085b      	lsrs	r3, r3, #1
 80011b6:	4c22      	ldr	r4, [pc, #136]	; (8001240 <__aeabi_dmul+0x3b4>)
 80011b8:	4454      	add	r4, sl
 80011ba:	2c00      	cmp	r4, #0
 80011bc:	dd62      	ble.n	8001284 <__aeabi_dmul+0x3f8>
 80011be:	0751      	lsls	r1, r2, #29
 80011c0:	d009      	beq.n	80011d6 <__aeabi_dmul+0x34a>
 80011c2:	200f      	movs	r0, #15
 80011c4:	4010      	ands	r0, r2
 80011c6:	2804      	cmp	r0, #4
 80011c8:	d005      	beq.n	80011d6 <__aeabi_dmul+0x34a>
 80011ca:	1d10      	adds	r0, r2, #4
 80011cc:	4290      	cmp	r0, r2
 80011ce:	4192      	sbcs	r2, r2
 80011d0:	4252      	negs	r2, r2
 80011d2:	189b      	adds	r3, r3, r2
 80011d4:	0002      	movs	r2, r0
 80011d6:	01d9      	lsls	r1, r3, #7
 80011d8:	d504      	bpl.n	80011e4 <__aeabi_dmul+0x358>
 80011da:	2480      	movs	r4, #128	; 0x80
 80011dc:	4819      	ldr	r0, [pc, #100]	; (8001244 <__aeabi_dmul+0x3b8>)
 80011de:	00e4      	lsls	r4, r4, #3
 80011e0:	4003      	ands	r3, r0
 80011e2:	4454      	add	r4, sl
 80011e4:	4818      	ldr	r0, [pc, #96]	; (8001248 <__aeabi_dmul+0x3bc>)
 80011e6:	4284      	cmp	r4, r0
 80011e8:	dd00      	ble.n	80011ec <__aeabi_dmul+0x360>
 80011ea:	e727      	b.n	800103c <__aeabi_dmul+0x1b0>
 80011ec:	075e      	lsls	r6, r3, #29
 80011ee:	025b      	lsls	r3, r3, #9
 80011f0:	08d2      	lsrs	r2, r2, #3
 80011f2:	0b1f      	lsrs	r7, r3, #12
 80011f4:	0563      	lsls	r3, r4, #21
 80011f6:	4316      	orrs	r6, r2
 80011f8:	0d5b      	lsrs	r3, r3, #21
 80011fa:	e6b2      	b.n	8000f62 <__aeabi_dmul+0xd6>
 80011fc:	2300      	movs	r3, #0
 80011fe:	4699      	mov	r9, r3
 8001200:	3301      	adds	r3, #1
 8001202:	2704      	movs	r7, #4
 8001204:	2600      	movs	r6, #0
 8001206:	469b      	mov	fp, r3
 8001208:	e664      	b.n	8000ed4 <__aeabi_dmul+0x48>
 800120a:	2303      	movs	r3, #3
 800120c:	9701      	str	r7, [sp, #4]
 800120e:	4681      	mov	r9, r0
 8001210:	270c      	movs	r7, #12
 8001212:	469b      	mov	fp, r3
 8001214:	e65e      	b.n	8000ed4 <__aeabi_dmul+0x48>
 8001216:	2201      	movs	r2, #1
 8001218:	2001      	movs	r0, #1
 800121a:	4317      	orrs	r7, r2
 800121c:	2200      	movs	r2, #0
 800121e:	e676      	b.n	8000f0e <__aeabi_dmul+0x82>
 8001220:	2303      	movs	r3, #3
 8001222:	2003      	movs	r0, #3
 8001224:	431f      	orrs	r7, r3
 8001226:	4643      	mov	r3, r8
 8001228:	e671      	b.n	8000f0e <__aeabi_dmul+0x82>
 800122a:	46c0      	nop			; (mov r8, r8)
 800122c:	000007ff 	.word	0x000007ff
 8001230:	fffffc01 	.word	0xfffffc01
 8001234:	080064a0 	.word	0x080064a0
 8001238:	800fffff 	.word	0x800fffff
 800123c:	fffffc0d 	.word	0xfffffc0d
 8001240:	000003ff 	.word	0x000003ff
 8001244:	feffffff 	.word	0xfeffffff
 8001248:	000007fe 	.word	0x000007fe
 800124c:	2300      	movs	r3, #0
 800124e:	2780      	movs	r7, #128	; 0x80
 8001250:	9300      	str	r3, [sp, #0]
 8001252:	033f      	lsls	r7, r7, #12
 8001254:	2600      	movs	r6, #0
 8001256:	4b43      	ldr	r3, [pc, #268]	; (8001364 <__aeabi_dmul+0x4d8>)
 8001258:	e683      	b.n	8000f62 <__aeabi_dmul+0xd6>
 800125a:	9b01      	ldr	r3, [sp, #4]
 800125c:	0032      	movs	r2, r6
 800125e:	46a4      	mov	ip, r4
 8001260:	4658      	mov	r0, fp
 8001262:	e670      	b.n	8000f46 <__aeabi_dmul+0xba>
 8001264:	46ac      	mov	ip, r5
 8001266:	e66e      	b.n	8000f46 <__aeabi_dmul+0xba>
 8001268:	2780      	movs	r7, #128	; 0x80
 800126a:	9901      	ldr	r1, [sp, #4]
 800126c:	033f      	lsls	r7, r7, #12
 800126e:	4239      	tst	r1, r7
 8001270:	d02d      	beq.n	80012ce <__aeabi_dmul+0x442>
 8001272:	423b      	tst	r3, r7
 8001274:	d12b      	bne.n	80012ce <__aeabi_dmul+0x442>
 8001276:	431f      	orrs	r7, r3
 8001278:	033f      	lsls	r7, r7, #12
 800127a:	0b3f      	lsrs	r7, r7, #12
 800127c:	9500      	str	r5, [sp, #0]
 800127e:	0016      	movs	r6, r2
 8001280:	4b38      	ldr	r3, [pc, #224]	; (8001364 <__aeabi_dmul+0x4d8>)
 8001282:	e66e      	b.n	8000f62 <__aeabi_dmul+0xd6>
 8001284:	2501      	movs	r5, #1
 8001286:	1b2d      	subs	r5, r5, r4
 8001288:	2d38      	cmp	r5, #56	; 0x38
 800128a:	dd00      	ble.n	800128e <__aeabi_dmul+0x402>
 800128c:	e666      	b.n	8000f5c <__aeabi_dmul+0xd0>
 800128e:	2d1f      	cmp	r5, #31
 8001290:	dc40      	bgt.n	8001314 <__aeabi_dmul+0x488>
 8001292:	4835      	ldr	r0, [pc, #212]	; (8001368 <__aeabi_dmul+0x4dc>)
 8001294:	001c      	movs	r4, r3
 8001296:	4450      	add	r0, sl
 8001298:	0016      	movs	r6, r2
 800129a:	4082      	lsls	r2, r0
 800129c:	4084      	lsls	r4, r0
 800129e:	40ee      	lsrs	r6, r5
 80012a0:	1e50      	subs	r0, r2, #1
 80012a2:	4182      	sbcs	r2, r0
 80012a4:	4334      	orrs	r4, r6
 80012a6:	4314      	orrs	r4, r2
 80012a8:	40eb      	lsrs	r3, r5
 80012aa:	0762      	lsls	r2, r4, #29
 80012ac:	d009      	beq.n	80012c2 <__aeabi_dmul+0x436>
 80012ae:	220f      	movs	r2, #15
 80012b0:	4022      	ands	r2, r4
 80012b2:	2a04      	cmp	r2, #4
 80012b4:	d005      	beq.n	80012c2 <__aeabi_dmul+0x436>
 80012b6:	0022      	movs	r2, r4
 80012b8:	1d14      	adds	r4, r2, #4
 80012ba:	4294      	cmp	r4, r2
 80012bc:	4180      	sbcs	r0, r0
 80012be:	4240      	negs	r0, r0
 80012c0:	181b      	adds	r3, r3, r0
 80012c2:	021a      	lsls	r2, r3, #8
 80012c4:	d53e      	bpl.n	8001344 <__aeabi_dmul+0x4b8>
 80012c6:	2301      	movs	r3, #1
 80012c8:	2700      	movs	r7, #0
 80012ca:	2600      	movs	r6, #0
 80012cc:	e649      	b.n	8000f62 <__aeabi_dmul+0xd6>
 80012ce:	2780      	movs	r7, #128	; 0x80
 80012d0:	9b01      	ldr	r3, [sp, #4]
 80012d2:	033f      	lsls	r7, r7, #12
 80012d4:	431f      	orrs	r7, r3
 80012d6:	033f      	lsls	r7, r7, #12
 80012d8:	0b3f      	lsrs	r7, r7, #12
 80012da:	9400      	str	r4, [sp, #0]
 80012dc:	4b21      	ldr	r3, [pc, #132]	; (8001364 <__aeabi_dmul+0x4d8>)
 80012de:	e640      	b.n	8000f62 <__aeabi_dmul+0xd6>
 80012e0:	0003      	movs	r3, r0
 80012e2:	465a      	mov	r2, fp
 80012e4:	3b28      	subs	r3, #40	; 0x28
 80012e6:	409a      	lsls	r2, r3
 80012e8:	2600      	movs	r6, #0
 80012ea:	9201      	str	r2, [sp, #4]
 80012ec:	e66d      	b.n	8000fca <__aeabi_dmul+0x13e>
 80012ee:	4658      	mov	r0, fp
 80012f0:	f000 f8ae 	bl	8001450 <__clzsi2>
 80012f4:	3020      	adds	r0, #32
 80012f6:	e657      	b.n	8000fa8 <__aeabi_dmul+0x11c>
 80012f8:	0003      	movs	r3, r0
 80012fa:	4652      	mov	r2, sl
 80012fc:	3b28      	subs	r3, #40	; 0x28
 80012fe:	409a      	lsls	r2, r3
 8001300:	0013      	movs	r3, r2
 8001302:	2200      	movs	r2, #0
 8001304:	e693      	b.n	800102e <__aeabi_dmul+0x1a2>
 8001306:	4650      	mov	r0, sl
 8001308:	f000 f8a2 	bl	8001450 <__clzsi2>
 800130c:	3020      	adds	r0, #32
 800130e:	e67b      	b.n	8001008 <__aeabi_dmul+0x17c>
 8001310:	46ca      	mov	sl, r9
 8001312:	e750      	b.n	80011b6 <__aeabi_dmul+0x32a>
 8001314:	201f      	movs	r0, #31
 8001316:	001e      	movs	r6, r3
 8001318:	4240      	negs	r0, r0
 800131a:	1b04      	subs	r4, r0, r4
 800131c:	40e6      	lsrs	r6, r4
 800131e:	2d20      	cmp	r5, #32
 8001320:	d003      	beq.n	800132a <__aeabi_dmul+0x49e>
 8001322:	4c12      	ldr	r4, [pc, #72]	; (800136c <__aeabi_dmul+0x4e0>)
 8001324:	4454      	add	r4, sl
 8001326:	40a3      	lsls	r3, r4
 8001328:	431a      	orrs	r2, r3
 800132a:	1e50      	subs	r0, r2, #1
 800132c:	4182      	sbcs	r2, r0
 800132e:	4332      	orrs	r2, r6
 8001330:	2607      	movs	r6, #7
 8001332:	2700      	movs	r7, #0
 8001334:	4016      	ands	r6, r2
 8001336:	d009      	beq.n	800134c <__aeabi_dmul+0x4c0>
 8001338:	200f      	movs	r0, #15
 800133a:	2300      	movs	r3, #0
 800133c:	4010      	ands	r0, r2
 800133e:	0014      	movs	r4, r2
 8001340:	2804      	cmp	r0, #4
 8001342:	d1b9      	bne.n	80012b8 <__aeabi_dmul+0x42c>
 8001344:	0022      	movs	r2, r4
 8001346:	075e      	lsls	r6, r3, #29
 8001348:	025b      	lsls	r3, r3, #9
 800134a:	0b1f      	lsrs	r7, r3, #12
 800134c:	08d2      	lsrs	r2, r2, #3
 800134e:	4316      	orrs	r6, r2
 8001350:	2300      	movs	r3, #0
 8001352:	e606      	b.n	8000f62 <__aeabi_dmul+0xd6>
 8001354:	2780      	movs	r7, #128	; 0x80
 8001356:	033f      	lsls	r7, r7, #12
 8001358:	431f      	orrs	r7, r3
 800135a:	033f      	lsls	r7, r7, #12
 800135c:	0b3f      	lsrs	r7, r7, #12
 800135e:	0016      	movs	r6, r2
 8001360:	4b00      	ldr	r3, [pc, #0]	; (8001364 <__aeabi_dmul+0x4d8>)
 8001362:	e5fe      	b.n	8000f62 <__aeabi_dmul+0xd6>
 8001364:	000007ff 	.word	0x000007ff
 8001368:	0000041e 	.word	0x0000041e
 800136c:	0000043e 	.word	0x0000043e

08001370 <__aeabi_d2iz>:
 8001370:	b530      	push	{r4, r5, lr}
 8001372:	4d14      	ldr	r5, [pc, #80]	; (80013c4 <__aeabi_d2iz+0x54>)
 8001374:	030a      	lsls	r2, r1, #12
 8001376:	004b      	lsls	r3, r1, #1
 8001378:	0b12      	lsrs	r2, r2, #12
 800137a:	0d5b      	lsrs	r3, r3, #21
 800137c:	0fc9      	lsrs	r1, r1, #31
 800137e:	2400      	movs	r4, #0
 8001380:	42ab      	cmp	r3, r5
 8001382:	dd11      	ble.n	80013a8 <__aeabi_d2iz+0x38>
 8001384:	4c10      	ldr	r4, [pc, #64]	; (80013c8 <__aeabi_d2iz+0x58>)
 8001386:	42a3      	cmp	r3, r4
 8001388:	dc10      	bgt.n	80013ac <__aeabi_d2iz+0x3c>
 800138a:	2480      	movs	r4, #128	; 0x80
 800138c:	0364      	lsls	r4, r4, #13
 800138e:	4322      	orrs	r2, r4
 8001390:	4c0e      	ldr	r4, [pc, #56]	; (80013cc <__aeabi_d2iz+0x5c>)
 8001392:	1ae4      	subs	r4, r4, r3
 8001394:	2c1f      	cmp	r4, #31
 8001396:	dd0c      	ble.n	80013b2 <__aeabi_d2iz+0x42>
 8001398:	480d      	ldr	r0, [pc, #52]	; (80013d0 <__aeabi_d2iz+0x60>)
 800139a:	1ac3      	subs	r3, r0, r3
 800139c:	40da      	lsrs	r2, r3
 800139e:	0013      	movs	r3, r2
 80013a0:	425c      	negs	r4, r3
 80013a2:	2900      	cmp	r1, #0
 80013a4:	d100      	bne.n	80013a8 <__aeabi_d2iz+0x38>
 80013a6:	001c      	movs	r4, r3
 80013a8:	0020      	movs	r0, r4
 80013aa:	bd30      	pop	{r4, r5, pc}
 80013ac:	4b09      	ldr	r3, [pc, #36]	; (80013d4 <__aeabi_d2iz+0x64>)
 80013ae:	18cc      	adds	r4, r1, r3
 80013b0:	e7fa      	b.n	80013a8 <__aeabi_d2iz+0x38>
 80013b2:	4d09      	ldr	r5, [pc, #36]	; (80013d8 <__aeabi_d2iz+0x68>)
 80013b4:	40e0      	lsrs	r0, r4
 80013b6:	46ac      	mov	ip, r5
 80013b8:	4463      	add	r3, ip
 80013ba:	409a      	lsls	r2, r3
 80013bc:	0013      	movs	r3, r2
 80013be:	4303      	orrs	r3, r0
 80013c0:	e7ee      	b.n	80013a0 <__aeabi_d2iz+0x30>
 80013c2:	46c0      	nop			; (mov r8, r8)
 80013c4:	000003fe 	.word	0x000003fe
 80013c8:	0000041d 	.word	0x0000041d
 80013cc:	00000433 	.word	0x00000433
 80013d0:	00000413 	.word	0x00000413
 80013d4:	7fffffff 	.word	0x7fffffff
 80013d8:	fffffbed 	.word	0xfffffbed

080013dc <__aeabi_i2d>:
 80013dc:	b570      	push	{r4, r5, r6, lr}
 80013de:	2800      	cmp	r0, #0
 80013e0:	d02d      	beq.n	800143e <__aeabi_i2d+0x62>
 80013e2:	17c3      	asrs	r3, r0, #31
 80013e4:	18c5      	adds	r5, r0, r3
 80013e6:	405d      	eors	r5, r3
 80013e8:	0fc4      	lsrs	r4, r0, #31
 80013ea:	0028      	movs	r0, r5
 80013ec:	f000 f830 	bl	8001450 <__clzsi2>
 80013f0:	4b15      	ldr	r3, [pc, #84]	; (8001448 <__aeabi_i2d+0x6c>)
 80013f2:	1a1b      	subs	r3, r3, r0
 80013f4:	055b      	lsls	r3, r3, #21
 80013f6:	0d5b      	lsrs	r3, r3, #21
 80013f8:	280a      	cmp	r0, #10
 80013fa:	dd15      	ble.n	8001428 <__aeabi_i2d+0x4c>
 80013fc:	380b      	subs	r0, #11
 80013fe:	4085      	lsls	r5, r0
 8001400:	2200      	movs	r2, #0
 8001402:	032d      	lsls	r5, r5, #12
 8001404:	0b2d      	lsrs	r5, r5, #12
 8001406:	2100      	movs	r1, #0
 8001408:	0010      	movs	r0, r2
 800140a:	032d      	lsls	r5, r5, #12
 800140c:	0d0a      	lsrs	r2, r1, #20
 800140e:	0b2d      	lsrs	r5, r5, #12
 8001410:	0512      	lsls	r2, r2, #20
 8001412:	432a      	orrs	r2, r5
 8001414:	4d0d      	ldr	r5, [pc, #52]	; (800144c <__aeabi_i2d+0x70>)
 8001416:	051b      	lsls	r3, r3, #20
 8001418:	402a      	ands	r2, r5
 800141a:	4313      	orrs	r3, r2
 800141c:	005b      	lsls	r3, r3, #1
 800141e:	07e4      	lsls	r4, r4, #31
 8001420:	085b      	lsrs	r3, r3, #1
 8001422:	4323      	orrs	r3, r4
 8001424:	0019      	movs	r1, r3
 8001426:	bd70      	pop	{r4, r5, r6, pc}
 8001428:	0002      	movs	r2, r0
 800142a:	0029      	movs	r1, r5
 800142c:	3215      	adds	r2, #21
 800142e:	4091      	lsls	r1, r2
 8001430:	000a      	movs	r2, r1
 8001432:	210b      	movs	r1, #11
 8001434:	1a08      	subs	r0, r1, r0
 8001436:	40c5      	lsrs	r5, r0
 8001438:	032d      	lsls	r5, r5, #12
 800143a:	0b2d      	lsrs	r5, r5, #12
 800143c:	e7e3      	b.n	8001406 <__aeabi_i2d+0x2a>
 800143e:	2400      	movs	r4, #0
 8001440:	2300      	movs	r3, #0
 8001442:	2500      	movs	r5, #0
 8001444:	2200      	movs	r2, #0
 8001446:	e7de      	b.n	8001406 <__aeabi_i2d+0x2a>
 8001448:	0000041e 	.word	0x0000041e
 800144c:	800fffff 	.word	0x800fffff

08001450 <__clzsi2>:
 8001450:	211c      	movs	r1, #28
 8001452:	2301      	movs	r3, #1
 8001454:	041b      	lsls	r3, r3, #16
 8001456:	4298      	cmp	r0, r3
 8001458:	d301      	bcc.n	800145e <__clzsi2+0xe>
 800145a:	0c00      	lsrs	r0, r0, #16
 800145c:	3910      	subs	r1, #16
 800145e:	0a1b      	lsrs	r3, r3, #8
 8001460:	4298      	cmp	r0, r3
 8001462:	d301      	bcc.n	8001468 <__clzsi2+0x18>
 8001464:	0a00      	lsrs	r0, r0, #8
 8001466:	3908      	subs	r1, #8
 8001468:	091b      	lsrs	r3, r3, #4
 800146a:	4298      	cmp	r0, r3
 800146c:	d301      	bcc.n	8001472 <__clzsi2+0x22>
 800146e:	0900      	lsrs	r0, r0, #4
 8001470:	3904      	subs	r1, #4
 8001472:	a202      	add	r2, pc, #8	; (adr r2, 800147c <__clzsi2+0x2c>)
 8001474:	5c10      	ldrb	r0, [r2, r0]
 8001476:	1840      	adds	r0, r0, r1
 8001478:	4770      	bx	lr
 800147a:	46c0      	nop			; (mov r8, r8)
 800147c:	02020304 	.word	0x02020304
 8001480:	01010101 	.word	0x01010101
	...

0800148c <__clzdi2>:
 800148c:	b510      	push	{r4, lr}
 800148e:	2900      	cmp	r1, #0
 8001490:	d103      	bne.n	800149a <__clzdi2+0xe>
 8001492:	f7ff ffdd 	bl	8001450 <__clzsi2>
 8001496:	3020      	adds	r0, #32
 8001498:	e002      	b.n	80014a0 <__clzdi2+0x14>
 800149a:	1c08      	adds	r0, r1, #0
 800149c:	f7ff ffd8 	bl	8001450 <__clzsi2>
 80014a0:	bd10      	pop	{r4, pc}
 80014a2:	46c0      	nop			; (mov r8, r8)

080014a4 <_ZN10DigitalPinC1EP12GPIO_TypeDeft>:
// Created by Jason Kaufmann on 1/26/2021.
//

#define HANDSHAKE_DIGITALOUT_H

DigitalPin::DigitalPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin) {
 80014a4:	b580      	push	{r7, lr}
 80014a6:	b084      	sub	sp, #16
 80014a8:	af00      	add	r7, sp, #0
 80014aa:	60f8      	str	r0, [r7, #12]
 80014ac:	60b9      	str	r1, [r7, #8]
 80014ae:	1dbb      	adds	r3, r7, #6
 80014b0:	801a      	strh	r2, [r3, #0]
	_channel = GPIOx;
 80014b2:	68fb      	ldr	r3, [r7, #12]
 80014b4:	68ba      	ldr	r2, [r7, #8]
 80014b6:	601a      	str	r2, [r3, #0]
	_pinNumber = GPIO_Pin;
 80014b8:	68fb      	ldr	r3, [r7, #12]
 80014ba:	1dba      	adds	r2, r7, #6
 80014bc:	8812      	ldrh	r2, [r2, #0]
 80014be:	809a      	strh	r2, [r3, #4]
}
 80014c0:	68fb      	ldr	r3, [r7, #12]
 80014c2:	0018      	movs	r0, r3
 80014c4:	46bd      	mov	sp, r7
 80014c6:	b004      	add	sp, #16
 80014c8:	bd80      	pop	{r7, pc}

080014ca <_ZN10DigitalPin5writeEi>:

void DigitalPin::write(int setOrReset) {
 80014ca:	b580      	push	{r7, lr}
 80014cc:	b082      	sub	sp, #8
 80014ce:	af00      	add	r7, sp, #0
 80014d0:	6078      	str	r0, [r7, #4]
 80014d2:	6039      	str	r1, [r7, #0]
        if (setOrReset) {
 80014d4:	683b      	ldr	r3, [r7, #0]
 80014d6:	2b00      	cmp	r3, #0
 80014d8:	d008      	beq.n	80014ec <_ZN10DigitalPin5writeEi+0x22>
            HAL_GPIO_WritePin(_channel, _pinNumber, GPIO_PIN_SET);
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	6818      	ldr	r0, [r3, #0]
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	889b      	ldrh	r3, [r3, #4]
 80014e2:	2201      	movs	r2, #1
 80014e4:	0019      	movs	r1, r3
 80014e6:	f002 fa64 	bl	80039b2 <HAL_GPIO_WritePin>
        } else {
            HAL_GPIO_WritePin(_channel, _pinNumber, GPIO_PIN_RESET);
        }
    }
 80014ea:	e007      	b.n	80014fc <_ZN10DigitalPin5writeEi+0x32>
            HAL_GPIO_WritePin(_channel, _pinNumber, GPIO_PIN_RESET);
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	6818      	ldr	r0, [r3, #0]
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	889b      	ldrh	r3, [r3, #4]
 80014f4:	2200      	movs	r2, #0
 80014f6:	0019      	movs	r1, r3
 80014f8:	f002 fa5b 	bl	80039b2 <HAL_GPIO_WritePin>
    }
 80014fc:	46c0      	nop			; (mov r8, r8)
 80014fe:	46bd      	mov	sp, r7
 8001500:	b002      	add	sp, #8
 8001502:	bd80      	pop	{r7, pc}

08001504 <_ZN10DigitalPin4readEv>:
GPIO_PinState DigitalPin::read(void) {
 8001504:	b580      	push	{r7, lr}
 8001506:	b082      	sub	sp, #8
 8001508:	af00      	add	r7, sp, #0
 800150a:	6078      	str	r0, [r7, #4]
        return HAL_GPIO_ReadPin(_channel, _pinNumber);
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	681a      	ldr	r2, [r3, #0]
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	889b      	ldrh	r3, [r3, #4]
 8001514:	0019      	movs	r1, r3
 8001516:	0010      	movs	r0, r2
 8001518:	f002 fa2e 	bl	8003978 <HAL_GPIO_ReadPin>
 800151c:	0003      	movs	r3, r0
    }
 800151e:	0018      	movs	r0, r3
 8001520:	46bd      	mov	sp, r7
 8001522:	b002      	add	sp, #8
 8001524:	bd80      	pop	{r7, pc}
	...

08001528 <_ZN13LCDControllerC1EP12GPIO_TypeDefttttttttttt>:
#include "LCDController.h"
#include "main.h"
#include "string.h"
#include <string>

LCDController::LCDController(GPIO_TypeDef *GPIOx, uint16_t rsPin, uint16_t rwPin, uint16_t ePin,
 8001528:	b590      	push	{r4, r7, lr}
 800152a:	b085      	sub	sp, #20
 800152c:	af00      	add	r7, sp, #0
 800152e:	60f8      	str	r0, [r7, #12]
 8001530:	60b9      	str	r1, [r7, #8]
 8001532:	0019      	movs	r1, r3
 8001534:	1dbb      	adds	r3, r7, #6
 8001536:	801a      	strh	r2, [r3, #0]
 8001538:	1d3b      	adds	r3, r7, #4
 800153a:	1c0a      	adds	r2, r1, #0
 800153c:	801a      	strh	r2, [r3, #0]
        uint16_t db0Pin, uint16_t db1Pin, uint16_t db2Pin, uint16_t db3Pin,
        uint16_t db4Pin, uint16_t db5Pin, uint16_t db6Pin, uint16_t db7Pin) :
        LCDMapping{{0x00,0x01,0x02,0x03,0x04,0x05,0x06,0x07,0x08,0x09,0x0A,0x0B,0x0C,0x0D,0x0E,0x0F,0x10,0x11,0x12,0x13},
                   {0x40,0x41,0x42,0x43,0x44,0x45,0x46,0x47,0x48,0x49,0x4A,0x4B,0x4C,0x4D,0x4E,0x4F,0x50,0x51,0x52,0x53},
                   {0x14,0x15,0x16,0x17,0x18,0x19,0x1A,0x1B,0x1C,0x1D,0x1E,0x1F,0x20,0x21,0x22,0x23,0x24,0x25,0x26,0x27},
                   {0x54,0x55,0x56,0x57,0x58,0x59,0x5A,0x5B,0x5C,0x5D,0x5E,0x5F,0x60,0x61,0x62,0x63,0x64,0x65,0x66,0x67}}
 800153e:	68fb      	ldr	r3, [r7, #12]
 8001540:	222e      	movs	r2, #46	; 0x2e
 8001542:	495c      	ldr	r1, [pc, #368]	; (80016b4 <_ZN13LCDControllerC1EP12GPIO_TypeDefttttttttttt+0x18c>)
 8001544:	189b      	adds	r3, r3, r2
 8001546:	2250      	movs	r2, #80	; 0x50
 8001548:	0018      	movs	r0, r3
 800154a:	f004 facc 	bl	8005ae6 <memcpy>
{
	rs = new DigitalPin(GPIOx, rsPin);
 800154e:	2008      	movs	r0, #8
 8001550:	f004 f9c2 	bl	80058d8 <_Znwj>
 8001554:	0003      	movs	r3, r0
 8001556:	001c      	movs	r4, r3
 8001558:	1dbb      	adds	r3, r7, #6
 800155a:	881a      	ldrh	r2, [r3, #0]
 800155c:	68bb      	ldr	r3, [r7, #8]
 800155e:	0019      	movs	r1, r3
 8001560:	0020      	movs	r0, r4
 8001562:	f7ff ff9f 	bl	80014a4 <_ZN10DigitalPinC1EP12GPIO_TypeDeft>
 8001566:	68fb      	ldr	r3, [r7, #12]
 8001568:	601c      	str	r4, [r3, #0]
	rw = new DigitalPin(GPIOx, rwPin);
 800156a:	2008      	movs	r0, #8
 800156c:	f004 f9b4 	bl	80058d8 <_Znwj>
 8001570:	0003      	movs	r3, r0
 8001572:	001c      	movs	r4, r3
 8001574:	1d3b      	adds	r3, r7, #4
 8001576:	881a      	ldrh	r2, [r3, #0]
 8001578:	68bb      	ldr	r3, [r7, #8]
 800157a:	0019      	movs	r1, r3
 800157c:	0020      	movs	r0, r4
 800157e:	f7ff ff91 	bl	80014a4 <_ZN10DigitalPinC1EP12GPIO_TypeDeft>
 8001582:	68fb      	ldr	r3, [r7, #12]
 8001584:	605c      	str	r4, [r3, #4]
	e = new DigitalPin(GPIOx, ePin);
 8001586:	2008      	movs	r0, #8
 8001588:	f004 f9a6 	bl	80058d8 <_Znwj>
 800158c:	0003      	movs	r3, r0
 800158e:	001c      	movs	r4, r3
 8001590:	2320      	movs	r3, #32
 8001592:	18fb      	adds	r3, r7, r3
 8001594:	881a      	ldrh	r2, [r3, #0]
 8001596:	68bb      	ldr	r3, [r7, #8]
 8001598:	0019      	movs	r1, r3
 800159a:	0020      	movs	r0, r4
 800159c:	f7ff ff82 	bl	80014a4 <_ZN10DigitalPinC1EP12GPIO_TypeDeft>
 80015a0:	68fb      	ldr	r3, [r7, #12]
 80015a2:	609c      	str	r4, [r3, #8]
	db0 = new DigitalPin(GPIOx, db0Pin);
 80015a4:	2008      	movs	r0, #8
 80015a6:	f004 f997 	bl	80058d8 <_Znwj>
 80015aa:	0003      	movs	r3, r0
 80015ac:	001c      	movs	r4, r3
 80015ae:	2324      	movs	r3, #36	; 0x24
 80015b0:	18fb      	adds	r3, r7, r3
 80015b2:	881a      	ldrh	r2, [r3, #0]
 80015b4:	68bb      	ldr	r3, [r7, #8]
 80015b6:	0019      	movs	r1, r3
 80015b8:	0020      	movs	r0, r4
 80015ba:	f7ff ff73 	bl	80014a4 <_ZN10DigitalPinC1EP12GPIO_TypeDeft>
 80015be:	68fb      	ldr	r3, [r7, #12]
 80015c0:	60dc      	str	r4, [r3, #12]
	db1 = new DigitalPin(GPIOx, db1Pin);
 80015c2:	2008      	movs	r0, #8
 80015c4:	f004 f988 	bl	80058d8 <_Znwj>
 80015c8:	0003      	movs	r3, r0
 80015ca:	001c      	movs	r4, r3
 80015cc:	2328      	movs	r3, #40	; 0x28
 80015ce:	18fb      	adds	r3, r7, r3
 80015d0:	881a      	ldrh	r2, [r3, #0]
 80015d2:	68bb      	ldr	r3, [r7, #8]
 80015d4:	0019      	movs	r1, r3
 80015d6:	0020      	movs	r0, r4
 80015d8:	f7ff ff64 	bl	80014a4 <_ZN10DigitalPinC1EP12GPIO_TypeDeft>
 80015dc:	68fb      	ldr	r3, [r7, #12]
 80015de:	611c      	str	r4, [r3, #16]
	db2 = new DigitalPin(GPIOx, db2Pin);
 80015e0:	2008      	movs	r0, #8
 80015e2:	f004 f979 	bl	80058d8 <_Znwj>
 80015e6:	0003      	movs	r3, r0
 80015e8:	001c      	movs	r4, r3
 80015ea:	232c      	movs	r3, #44	; 0x2c
 80015ec:	18fb      	adds	r3, r7, r3
 80015ee:	881a      	ldrh	r2, [r3, #0]
 80015f0:	68bb      	ldr	r3, [r7, #8]
 80015f2:	0019      	movs	r1, r3
 80015f4:	0020      	movs	r0, r4
 80015f6:	f7ff ff55 	bl	80014a4 <_ZN10DigitalPinC1EP12GPIO_TypeDeft>
 80015fa:	68fb      	ldr	r3, [r7, #12]
 80015fc:	615c      	str	r4, [r3, #20]
	db3 = new DigitalPin(GPIOx, db3Pin);
 80015fe:	2008      	movs	r0, #8
 8001600:	f004 f96a 	bl	80058d8 <_Znwj>
 8001604:	0003      	movs	r3, r0
 8001606:	001c      	movs	r4, r3
 8001608:	2330      	movs	r3, #48	; 0x30
 800160a:	18fb      	adds	r3, r7, r3
 800160c:	881a      	ldrh	r2, [r3, #0]
 800160e:	68bb      	ldr	r3, [r7, #8]
 8001610:	0019      	movs	r1, r3
 8001612:	0020      	movs	r0, r4
 8001614:	f7ff ff46 	bl	80014a4 <_ZN10DigitalPinC1EP12GPIO_TypeDeft>
 8001618:	68fb      	ldr	r3, [r7, #12]
 800161a:	619c      	str	r4, [r3, #24]
	db4 = new DigitalPin(GPIOx, db4Pin);
 800161c:	2008      	movs	r0, #8
 800161e:	f004 f95b 	bl	80058d8 <_Znwj>
 8001622:	0003      	movs	r3, r0
 8001624:	001c      	movs	r4, r3
 8001626:	2334      	movs	r3, #52	; 0x34
 8001628:	18fb      	adds	r3, r7, r3
 800162a:	881a      	ldrh	r2, [r3, #0]
 800162c:	68bb      	ldr	r3, [r7, #8]
 800162e:	0019      	movs	r1, r3
 8001630:	0020      	movs	r0, r4
 8001632:	f7ff ff37 	bl	80014a4 <_ZN10DigitalPinC1EP12GPIO_TypeDeft>
 8001636:	68fb      	ldr	r3, [r7, #12]
 8001638:	61dc      	str	r4, [r3, #28]
	db5 = new DigitalPin(GPIOx, db5Pin);
 800163a:	2008      	movs	r0, #8
 800163c:	f004 f94c 	bl	80058d8 <_Znwj>
 8001640:	0003      	movs	r3, r0
 8001642:	001c      	movs	r4, r3
 8001644:	2338      	movs	r3, #56	; 0x38
 8001646:	18fb      	adds	r3, r7, r3
 8001648:	881a      	ldrh	r2, [r3, #0]
 800164a:	68bb      	ldr	r3, [r7, #8]
 800164c:	0019      	movs	r1, r3
 800164e:	0020      	movs	r0, r4
 8001650:	f7ff ff28 	bl	80014a4 <_ZN10DigitalPinC1EP12GPIO_TypeDeft>
 8001654:	68fb      	ldr	r3, [r7, #12]
 8001656:	621c      	str	r4, [r3, #32]
	db6 = new DigitalPin(GPIOx, db6Pin);
 8001658:	2008      	movs	r0, #8
 800165a:	f004 f93d 	bl	80058d8 <_Znwj>
 800165e:	0003      	movs	r3, r0
 8001660:	001c      	movs	r4, r3
 8001662:	233c      	movs	r3, #60	; 0x3c
 8001664:	18fb      	adds	r3, r7, r3
 8001666:	881a      	ldrh	r2, [r3, #0]
 8001668:	68bb      	ldr	r3, [r7, #8]
 800166a:	0019      	movs	r1, r3
 800166c:	0020      	movs	r0, r4
 800166e:	f7ff ff19 	bl	80014a4 <_ZN10DigitalPinC1EP12GPIO_TypeDeft>
 8001672:	68fb      	ldr	r3, [r7, #12]
 8001674:	625c      	str	r4, [r3, #36]	; 0x24
	db7 = new DigitalPin(GPIOx, db7Pin);
 8001676:	2008      	movs	r0, #8
 8001678:	f004 f92e 	bl	80058d8 <_Znwj>
 800167c:	0003      	movs	r3, r0
 800167e:	001c      	movs	r4, r3
 8001680:	2340      	movs	r3, #64	; 0x40
 8001682:	18fb      	adds	r3, r7, r3
 8001684:	881a      	ldrh	r2, [r3, #0]
 8001686:	68bb      	ldr	r3, [r7, #8]
 8001688:	0019      	movs	r1, r3
 800168a:	0020      	movs	r0, r4
 800168c:	f7ff ff0a 	bl	80014a4 <_ZN10DigitalPinC1EP12GPIO_TypeDeft>
 8001690:	68fb      	ldr	r3, [r7, #12]
 8001692:	629c      	str	r4, [r3, #40]	; 0x28

	font_bit = 0;
 8001694:	68fb      	ldr	r3, [r7, #12]
 8001696:	222d      	movs	r2, #45	; 0x2d
 8001698:	2100      	movs	r1, #0
 800169a:	5499      	strb	r1, [r3, r2]
	lines_bit = 0;
 800169c:	68fb      	ldr	r3, [r7, #12]
 800169e:	222c      	movs	r2, #44	; 0x2c
 80016a0:	2100      	movs	r1, #0
 80016a2:	5499      	strb	r1, [r3, r2]

	HAL_Delay(50);          // LCD initialisation takes 40ms, be a little conservative.
 80016a4:	2032      	movs	r0, #50	; 0x32
 80016a6:	f001 fa17 	bl	8002ad8 <HAL_Delay>

}
 80016aa:	68fb      	ldr	r3, [r7, #12]
 80016ac:	0018      	movs	r0, r3
 80016ae:	46bd      	mov	sp, r7
 80016b0:	b005      	add	sp, #20
 80016b2:	bd90      	pop	{r4, r7, pc}
 80016b4:	080063cc 	.word	0x080063cc

080016b8 <_ZN13LCDController4initEv>:

void LCDController::init(void) {
 80016b8:	b580      	push	{r7, lr}
 80016ba:	b082      	sub	sp, #8
 80016bc:	af00      	add	r7, sp, #0
 80016be:	6078      	str	r0, [r7, #4]
	e->write(0);
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	689b      	ldr	r3, [r3, #8]
 80016c4:	2100      	movs	r1, #0
 80016c6:	0018      	movs	r0, r3
 80016c8:	f7ff feff 	bl	80014ca <_ZN10DigitalPin5writeEi>
	instruction(0x30);
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	2130      	movs	r1, #48	; 0x30
 80016d0:	0018      	movs	r0, r3
 80016d2:	f000 f90e 	bl	80018f2 <_ZN13LCDController11instructionEh>
	HAL_Delay(30);
 80016d6:	201e      	movs	r0, #30
 80016d8:	f001 f9fe 	bl	8002ad8 <HAL_Delay>
	instruction(0x30);
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	2130      	movs	r1, #48	; 0x30
 80016e0:	0018      	movs	r0, r3
 80016e2:	f000 f906 	bl	80018f2 <_ZN13LCDController11instructionEh>
	HAL_Delay(10);
 80016e6:	200a      	movs	r0, #10
 80016e8:	f001 f9f6 	bl	8002ad8 <HAL_Delay>
	instruction(0x30);
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	2130      	movs	r1, #48	; 0x30
 80016f0:	0018      	movs	r0, r3
 80016f2:	f000 f8fe 	bl	80018f2 <_ZN13LCDController11instructionEh>
	HAL_Delay(10);
 80016f6:	200a      	movs	r0, #10
 80016f8:	f001 f9ee 	bl	8002ad8 <HAL_Delay>
	instruction(0x38);
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	2138      	movs	r1, #56	; 0x38
 8001700:	0018      	movs	r0, r3
 8001702:	f000 f8f6 	bl	80018f2 <_ZN13LCDController11instructionEh>
	instruction(0x10);
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	2110      	movs	r1, #16
 800170a:	0018      	movs	r0, r3
 800170c:	f000 f8f1 	bl	80018f2 <_ZN13LCDController11instructionEh>
	instruction(0x0c);
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	210c      	movs	r1, #12
 8001714:	0018      	movs	r0, r3
 8001716:	f000 f8ec 	bl	80018f2 <_ZN13LCDController11instructionEh>
	instruction(0x06);
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	2106      	movs	r1, #6
 800171e:	0018      	movs	r0, r3
 8001720:	f000 f8e7 	bl	80018f2 <_ZN13LCDController11instructionEh>
	data(0x00); //need to burn one for some reason
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	2100      	movs	r1, #0
 8001728:	0018      	movs	r0, r3
 800172a:	f000 f8d0 	bl	80018ce <_ZN13LCDController4dataEh>
}
 800172e:	46c0      	nop			; (mov r8, r8)
 8001730:	46bd      	mov	sp, r7
 8001732:	b002      	add	sp, #8
 8001734:	bd80      	pop	{r7, pc}

08001736 <_ZN13LCDController9setCursorEii>:

void LCDController::setCursor(int x, int y) {
 8001736:	b5b0      	push	{r4, r5, r7, lr}
 8001738:	b086      	sub	sp, #24
 800173a:	af00      	add	r7, sp, #0
 800173c:	60f8      	str	r0, [r7, #12]
 800173e:	60b9      	str	r1, [r7, #8]
 8001740:	607a      	str	r2, [r7, #4]
    uint8_t index = LCDMapping[y][x];
 8001742:	2517      	movs	r5, #23
 8001744:	1979      	adds	r1, r7, r5
 8001746:	68f8      	ldr	r0, [r7, #12]
 8001748:	687a      	ldr	r2, [r7, #4]
 800174a:	242e      	movs	r4, #46	; 0x2e
 800174c:	0013      	movs	r3, r2
 800174e:	009b      	lsls	r3, r3, #2
 8001750:	189b      	adds	r3, r3, r2
 8001752:	009b      	lsls	r3, r3, #2
 8001754:	18c2      	adds	r2, r0, r3
 8001756:	68bb      	ldr	r3, [r7, #8]
 8001758:	18d3      	adds	r3, r2, r3
 800175a:	191b      	adds	r3, r3, r4
 800175c:	781b      	ldrb	r3, [r3, #0]
 800175e:	700b      	strb	r3, [r1, #0]
    instruction(0x80 | index);
 8001760:	197b      	adds	r3, r7, r5
 8001762:	781b      	ldrb	r3, [r3, #0]
 8001764:	2280      	movs	r2, #128	; 0x80
 8001766:	4252      	negs	r2, r2
 8001768:	4313      	orrs	r3, r2
 800176a:	b2da      	uxtb	r2, r3
 800176c:	68fb      	ldr	r3, [r7, #12]
 800176e:	0011      	movs	r1, r2
 8001770:	0018      	movs	r0, r3
 8001772:	f000 f8be 	bl	80018f2 <_ZN13LCDController11instructionEh>
}
 8001776:	46c0      	nop			; (mov r8, r8)
 8001778:	46bd      	mov	sp, r7
 800177a:	b006      	add	sp, #24
 800177c:	bdb0      	pop	{r4, r5, r7, pc}

0800177e <_ZN13LCDController5printENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>:

void LCDController::print(std::string sentence) {
 800177e:	b580      	push	{r7, lr}
 8001780:	b084      	sub	sp, #16
 8001782:	af00      	add	r7, sp, #0
 8001784:	6078      	str	r0, [r7, #4]
 8001786:	6039      	str	r1, [r7, #0]
	for(int i=0; i < sentence.length(); i++) {
 8001788:	2300      	movs	r3, #0
 800178a:	60fb      	str	r3, [r7, #12]
 800178c:	683b      	ldr	r3, [r7, #0]
 800178e:	0018      	movs	r0, r3
 8001790:	f004 f914 	bl	80059bc <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6lengthEv>
 8001794:	0002      	movs	r2, r0
 8001796:	68fb      	ldr	r3, [r7, #12]
 8001798:	4293      	cmp	r3, r2
 800179a:	419b      	sbcs	r3, r3
 800179c:	425b      	negs	r3, r3
 800179e:	b2db      	uxtb	r3, r3
 80017a0:	2b00      	cmp	r3, #0
 80017a2:	d015      	beq.n	80017d0 <_ZN13LCDController5printENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x52>
		char letter = sentence[i];
 80017a4:	68fa      	ldr	r2, [r7, #12]
 80017a6:	683b      	ldr	r3, [r7, #0]
 80017a8:	0011      	movs	r1, r2
 80017aa:	0018      	movs	r0, r3
 80017ac:	f004 f908 	bl	80059c0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEixEj>
 80017b0:	0002      	movs	r2, r0
 80017b2:	210b      	movs	r1, #11
 80017b4:	187b      	adds	r3, r7, r1
 80017b6:	7812      	ldrb	r2, [r2, #0]
 80017b8:	701a      	strb	r2, [r3, #0]
		data((uint8_t)letter);
 80017ba:	187b      	adds	r3, r7, r1
 80017bc:	781a      	ldrb	r2, [r3, #0]
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	0011      	movs	r1, r2
 80017c2:	0018      	movs	r0, r3
 80017c4:	f000 f883 	bl	80018ce <_ZN13LCDController4dataEh>
	for(int i=0; i < sentence.length(); i++) {
 80017c8:	68fb      	ldr	r3, [r7, #12]
 80017ca:	3301      	adds	r3, #1
 80017cc:	60fb      	str	r3, [r7, #12]
 80017ce:	e7dd      	b.n	800178c <_ZN13LCDController5printENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0xe>
	}
}
 80017d0:	46c0      	nop			; (mov r8, r8)
 80017d2:	46bd      	mov	sp, r7
 80017d4:	b004      	add	sp, #16
 80017d6:	bd80      	pop	{r7, pc}

080017d8 <_ZN13LCDController5writeEii>:

    instruction(32 | 16 | lines_bit | font_bit);
}


void LCDController::write(int c, int nrs) {
 80017d8:	b580      	push	{r7, lr}
 80017da:	b086      	sub	sp, #24
 80017dc:	af00      	add	r7, sp, #0
 80017de:	60f8      	str	r0, [r7, #12]
 80017e0:	60b9      	str	r1, [r7, #8]
 80017e2:	607a      	str	r2, [r7, #4]
    int old_rs = rs->read();
 80017e4:	68fb      	ldr	r3, [r7, #12]
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	0018      	movs	r0, r3
 80017ea:	f7ff fe8b 	bl	8001504 <_ZN10DigitalPin4readEv>
 80017ee:	0003      	movs	r3, r0
 80017f0:	617b      	str	r3, [r7, #20]

    db0->write(c & 1);
 80017f2:	68fb      	ldr	r3, [r7, #12]
 80017f4:	68d8      	ldr	r0, [r3, #12]
 80017f6:	68bb      	ldr	r3, [r7, #8]
 80017f8:	2201      	movs	r2, #1
 80017fa:	4013      	ands	r3, r2
 80017fc:	0019      	movs	r1, r3
 80017fe:	f7ff fe64 	bl	80014ca <_ZN10DigitalPin5writeEi>
	db1->write(c>>1 & 1);
 8001802:	68fb      	ldr	r3, [r7, #12]
 8001804:	6918      	ldr	r0, [r3, #16]
 8001806:	68bb      	ldr	r3, [r7, #8]
 8001808:	105b      	asrs	r3, r3, #1
 800180a:	2201      	movs	r2, #1
 800180c:	4013      	ands	r3, r2
 800180e:	0019      	movs	r1, r3
 8001810:	f7ff fe5b 	bl	80014ca <_ZN10DigitalPin5writeEi>
	db2->write(c>>2 & 1);
 8001814:	68fb      	ldr	r3, [r7, #12]
 8001816:	6958      	ldr	r0, [r3, #20]
 8001818:	68bb      	ldr	r3, [r7, #8]
 800181a:	109b      	asrs	r3, r3, #2
 800181c:	2201      	movs	r2, #1
 800181e:	4013      	ands	r3, r2
 8001820:	0019      	movs	r1, r3
 8001822:	f7ff fe52 	bl	80014ca <_ZN10DigitalPin5writeEi>
	db3->write(c>>3 & 1);
 8001826:	68fb      	ldr	r3, [r7, #12]
 8001828:	6998      	ldr	r0, [r3, #24]
 800182a:	68bb      	ldr	r3, [r7, #8]
 800182c:	10db      	asrs	r3, r3, #3
 800182e:	2201      	movs	r2, #1
 8001830:	4013      	ands	r3, r2
 8001832:	0019      	movs	r1, r3
 8001834:	f7ff fe49 	bl	80014ca <_ZN10DigitalPin5writeEi>
	db4->write(c>>4 & 1);
 8001838:	68fb      	ldr	r3, [r7, #12]
 800183a:	69d8      	ldr	r0, [r3, #28]
 800183c:	68bb      	ldr	r3, [r7, #8]
 800183e:	111b      	asrs	r3, r3, #4
 8001840:	2201      	movs	r2, #1
 8001842:	4013      	ands	r3, r2
 8001844:	0019      	movs	r1, r3
 8001846:	f7ff fe40 	bl	80014ca <_ZN10DigitalPin5writeEi>
	db5->write(c>>5 & 1);
 800184a:	68fb      	ldr	r3, [r7, #12]
 800184c:	6a18      	ldr	r0, [r3, #32]
 800184e:	68bb      	ldr	r3, [r7, #8]
 8001850:	115b      	asrs	r3, r3, #5
 8001852:	2201      	movs	r2, #1
 8001854:	4013      	ands	r3, r2
 8001856:	0019      	movs	r1, r3
 8001858:	f7ff fe37 	bl	80014ca <_ZN10DigitalPin5writeEi>
	db6->write(c>>6 & 1);
 800185c:	68fb      	ldr	r3, [r7, #12]
 800185e:	6a58      	ldr	r0, [r3, #36]	; 0x24
 8001860:	68bb      	ldr	r3, [r7, #8]
 8001862:	119b      	asrs	r3, r3, #6
 8001864:	2201      	movs	r2, #1
 8001866:	4013      	ands	r3, r2
 8001868:	0019      	movs	r1, r3
 800186a:	f7ff fe2e 	bl	80014ca <_ZN10DigitalPin5writeEi>
	db7->write(c>>7 & 1);
 800186e:	68fb      	ldr	r3, [r7, #12]
 8001870:	6a98      	ldr	r0, [r3, #40]	; 0x28
 8001872:	68bb      	ldr	r3, [r7, #8]
 8001874:	11db      	asrs	r3, r3, #7
 8001876:	2201      	movs	r2, #1
 8001878:	4013      	ands	r3, r2
 800187a:	0019      	movs	r1, r3
 800187c:	f7ff fe25 	bl	80014ca <_ZN10DigitalPin5writeEi>

    // Should check Busy Flag here.
    rs->write(nrs);
 8001880:	68fb      	ldr	r3, [r7, #12]
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	687a      	ldr	r2, [r7, #4]
 8001886:	0011      	movs	r1, r2
 8001888:	0018      	movs	r0, r3
 800188a:	f7ff fe1e 	bl	80014ca <_ZN10DigitalPin5writeEi>
    rw->write(0);
 800188e:	68fb      	ldr	r3, [r7, #12]
 8001890:	685b      	ldr	r3, [r3, #4]
 8001892:	2100      	movs	r1, #0
 8001894:	0018      	movs	r0, r3
 8001896:	f7ff fe18 	bl	80014ca <_ZN10DigitalPin5writeEi>

    e->write(1);  // E must be on for min 480ns then drop to zero.  Trigger is on falling signal.
 800189a:	68fb      	ldr	r3, [r7, #12]
 800189c:	689b      	ldr	r3, [r3, #8]
 800189e:	2101      	movs	r1, #1
 80018a0:	0018      	movs	r0, r3
 80018a2:	f7ff fe12 	bl	80014ca <_ZN10DigitalPin5writeEi>

    // added extra wait state
    HAL_Delay(1);  // Needed the equivalent of this on the Raspberry Pi.
 80018a6:	2001      	movs	r0, #1
 80018a8:	f001 f916 	bl	8002ad8 <HAL_Delay>

    // Tdsw Data Setup Width time at least 80ns.  No need for delay on slow processor.
    e->write(0); //
 80018ac:	68fb      	ldr	r3, [r7, #12]
 80018ae:	689b      	ldr	r3, [r3, #8]
 80018b0:	2100      	movs	r1, #0
 80018b2:	0018      	movs	r0, r3
 80018b4:	f7ff fe09 	bl	80014ca <_ZN10DigitalPin5writeEi>
    rs->write(old_rs);
 80018b8:	68fb      	ldr	r3, [r7, #12]
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	697a      	ldr	r2, [r7, #20]
 80018be:	0011      	movs	r1, r2
 80018c0:	0018      	movs	r0, r3
 80018c2:	f7ff fe02 	bl	80014ca <_ZN10DigitalPin5writeEi>
}
 80018c6:	46c0      	nop			; (mov r8, r8)
 80018c8:	46bd      	mov	sp, r7
 80018ca:	b006      	add	sp, #24
 80018cc:	bd80      	pop	{r7, pc}

080018ce <_ZN13LCDController4dataEh>:

void LCDController::data(uint8_t c) {
 80018ce:	b580      	push	{r7, lr}
 80018d0:	b082      	sub	sp, #8
 80018d2:	af00      	add	r7, sp, #0
 80018d4:	6078      	str	r0, [r7, #4]
 80018d6:	000a      	movs	r2, r1
 80018d8:	1cfb      	adds	r3, r7, #3
 80018da:	701a      	strb	r2, [r3, #0]
    write(c, 1);
 80018dc:	1cfb      	adds	r3, r7, #3
 80018de:	7819      	ldrb	r1, [r3, #0]
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	2201      	movs	r2, #1
 80018e4:	0018      	movs	r0, r3
 80018e6:	f7ff ff77 	bl	80017d8 <_ZN13LCDController5writeEii>
}
 80018ea:	46c0      	nop			; (mov r8, r8)
 80018ec:	46bd      	mov	sp, r7
 80018ee:	b002      	add	sp, #8
 80018f0:	bd80      	pop	{r7, pc}

080018f2 <_ZN13LCDController11instructionEh>:
void LCDController::instruction(uint8_t c) {
 80018f2:	b580      	push	{r7, lr}
 80018f4:	b082      	sub	sp, #8
 80018f6:	af00      	add	r7, sp, #0
 80018f8:	6078      	str	r0, [r7, #4]
 80018fa:	000a      	movs	r2, r1
 80018fc:	1cfb      	adds	r3, r7, #3
 80018fe:	701a      	strb	r2, [r3, #0]
    write(c, 0);
 8001900:	1cfb      	adds	r3, r7, #3
 8001902:	7819      	ldrb	r1, [r3, #0]
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	2200      	movs	r2, #0
 8001908:	0018      	movs	r0, r3
 800190a:	f7ff ff65 	bl	80017d8 <_ZN13LCDController5writeEii>
}
 800190e:	46c0      	nop			; (mov r8, r8)
 8001910:	46bd      	mov	sp, r7
 8001912:	b002      	add	sp, #8
 8001914:	bd80      	pop	{r7, pc}

08001916 <_ZN13LCDController5clearEv>:

void LCDController::clear(void) {
 8001916:	b580      	push	{r7, lr}
 8001918:	b082      	sub	sp, #8
 800191a:	af00      	add	r7, sp, #0
 800191c:	6078      	str	r0, [r7, #4]
    instruction(1);
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	2101      	movs	r1, #1
 8001922:	0018      	movs	r0, r3
 8001924:	f7ff ffe5 	bl	80018f2 <_ZN13LCDController11instructionEh>
    delayMicroseconds(1520); // clear takes 1.52 ms.
 8001928:	23be      	movs	r3, #190	; 0xbe
 800192a:	00db      	lsls	r3, r3, #3
 800192c:	0018      	movs	r0, r3
 800192e:	f000 fcfd 	bl	800232c <delayMicroseconds>
}
 8001932:	46c0      	nop			; (mov r8, r8)
 8001934:	46bd      	mov	sp, r7
 8001936:	b002      	add	sp, #8
 8001938:	bd80      	pop	{r7, pc}

0800193a <_ZN13LCDController4homeEv>:
void LCDController::home(void) {
 800193a:	b580      	push	{r7, lr}
 800193c:	b082      	sub	sp, #8
 800193e:	af00      	add	r7, sp, #0
 8001940:	6078      	str	r0, [r7, #4]
    instruction(2);
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	2102      	movs	r1, #2
 8001946:	0018      	movs	r0, r3
 8001948:	f7ff ffd3 	bl	80018f2 <_ZN13LCDController11instructionEh>
    delayMicroseconds(1520); // home takes 1.52 ms.
 800194c:	23be      	movs	r3, #190	; 0xbe
 800194e:	00db      	lsls	r3, r3, #3
 8001950:	0018      	movs	r0, r3
 8001952:	f000 fceb 	bl	800232c <delayMicroseconds>
}
 8001956:	46c0      	nop			; (mov r8, r8)
 8001958:	46bd      	mov	sp, r7
 800195a:	b002      	add	sp, #8
 800195c:	bd80      	pop	{r7, pc}
	...

08001960 <_ZNSt7__cxx119to_stringEi>:
  // NB: (v)snprintf vs sprintf.

  // DR 1261.
  inline string
  to_string(int __val)
  { return __gnu_cxx::__to_xstring<string>(&std::vsnprintf, 4 * sizeof(int),
 8001960:	b580      	push	{r7, lr}
 8001962:	b084      	sub	sp, #16
 8001964:	af02      	add	r7, sp, #8
 8001966:	6078      	str	r0, [r7, #4]
 8001968:	6039      	str	r1, [r7, #0]
					   "%d", __val); }
 800196a:	6878      	ldr	r0, [r7, #4]
 800196c:	4a05      	ldr	r2, [pc, #20]	; (8001984 <_ZNSt7__cxx119to_stringEi+0x24>)
 800196e:	4906      	ldr	r1, [pc, #24]	; (8001988 <_ZNSt7__cxx119to_stringEi+0x28>)
 8001970:	683b      	ldr	r3, [r7, #0]
 8001972:	9300      	str	r3, [sp, #0]
 8001974:	0013      	movs	r3, r2
 8001976:	2210      	movs	r2, #16
 8001978:	f000 fbbe 	bl	80020f8 <_ZN9__gnu_cxx12__to_xstringINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEcEET_PFiPT0_jPKS8_St9__va_listEjSB_z>
 800197c:	6878      	ldr	r0, [r7, #4]
 800197e:	46bd      	mov	sp, r7
 8001980:	b002      	add	sp, #8
 8001982:	bd80      	pop	{r7, pc}
 8001984:	0800641c 	.word	0x0800641c
 8001988:	08005d91 	.word	0x08005d91

0800198c <CppMain>:
void waitForLaser();
void runTest(LCDController myLCD);
void calculateScore();
/*********************************/

void CppMain() {
 800198c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800198e:	b0e7      	sub	sp, #412	; 0x19c
 8001990:	af1c      	add	r7, sp, #112	; 0x70

	LCDController myLCD(GPIOB, GPIO_PIN_15, GPIO_PIN_14, GPIO_PIN_13,
	                GPIO_PIN_12, GPIO_PIN_11, GPIO_PIN_10, GPIO_PIN_9,
	                GPIO_PIN_8, GPIO_PIN_7, GPIO_PIN_6, GPIO_PIN_5);
 8001992:	2380      	movs	r3, #128	; 0x80
 8001994:	01d9      	lsls	r1, r3, #7
 8001996:	2380      	movs	r3, #128	; 0x80
 8001998:	021a      	lsls	r2, r3, #8
 800199a:	4c91      	ldr	r4, [pc, #580]	; (8001be0 <CppMain+0x254>)
 800199c:	1d38      	adds	r0, r7, #4
 800199e:	2320      	movs	r3, #32
 80019a0:	9308      	str	r3, [sp, #32]
 80019a2:	2340      	movs	r3, #64	; 0x40
 80019a4:	9307      	str	r3, [sp, #28]
 80019a6:	2380      	movs	r3, #128	; 0x80
 80019a8:	9306      	str	r3, [sp, #24]
 80019aa:	2380      	movs	r3, #128	; 0x80
 80019ac:	005b      	lsls	r3, r3, #1
 80019ae:	9305      	str	r3, [sp, #20]
 80019b0:	2380      	movs	r3, #128	; 0x80
 80019b2:	009b      	lsls	r3, r3, #2
 80019b4:	9304      	str	r3, [sp, #16]
 80019b6:	2380      	movs	r3, #128	; 0x80
 80019b8:	00db      	lsls	r3, r3, #3
 80019ba:	9303      	str	r3, [sp, #12]
 80019bc:	2380      	movs	r3, #128	; 0x80
 80019be:	011b      	lsls	r3, r3, #4
 80019c0:	9302      	str	r3, [sp, #8]
 80019c2:	2380      	movs	r3, #128	; 0x80
 80019c4:	015b      	lsls	r3, r3, #5
 80019c6:	9301      	str	r3, [sp, #4]
 80019c8:	2380      	movs	r3, #128	; 0x80
 80019ca:	019b      	lsls	r3, r3, #6
 80019cc:	9300      	str	r3, [sp, #0]
 80019ce:	000b      	movs	r3, r1
 80019d0:	0021      	movs	r1, r4
 80019d2:	f7ff fda9 	bl	8001528 <_ZN13LCDControllerC1EP12GPIO_TypeDefttttttttttt>

    HAL_GPIO_WritePin(GPIOB,GPIO_PIN_4, GPIO_PIN_SET); //keep alive. Do not write low or it will turn off
 80019d6:	4b82      	ldr	r3, [pc, #520]	; (8001be0 <CppMain+0x254>)
 80019d8:	2201      	movs	r2, #1
 80019da:	2110      	movs	r1, #16
 80019dc:	0018      	movs	r0, r3
 80019de:	f001 ffe8 	bl	80039b2 <HAL_GPIO_WritePin>

    startUpLCD(myLCD);
 80019e2:	4b80      	ldr	r3, [pc, #512]	; (8001be4 <CppMain+0x258>)
 80019e4:	2694      	movs	r6, #148	; 0x94
 80019e6:	0076      	lsls	r6, r6, #1
 80019e8:	19ba      	adds	r2, r7, r6
 80019ea:	18d4      	adds	r4, r2, r3
 80019ec:	466b      	mov	r3, sp
 80019ee:	0018      	movs	r0, r3
 80019f0:	0023      	movs	r3, r4
 80019f2:	3310      	adds	r3, #16
 80019f4:	2270      	movs	r2, #112	; 0x70
 80019f6:	0019      	movs	r1, r3
 80019f8:	f004 f875 	bl	8005ae6 <memcpy>
 80019fc:	6820      	ldr	r0, [r4, #0]
 80019fe:	6861      	ldr	r1, [r4, #4]
 8001a00:	68a2      	ldr	r2, [r4, #8]
 8001a02:	68e3      	ldr	r3, [r4, #12]
 8001a04:	f000 fb14 	bl	8002030 <_Z10startUpLCD13LCDController>

    calibrateSensors();
 8001a08:	f000 fabc 	bl	8001f84 <_Z16calibrateSensorsv>

    myLCD.clear();
 8001a0c:	1d3b      	adds	r3, r7, #4
 8001a0e:	0018      	movs	r0, r3
 8001a10:	f7ff ff81 	bl	8001916 <_ZN13LCDController5clearEv>
    myLCD.setCursor(7,0);
 8001a14:	1d3b      	adds	r3, r7, #4
 8001a16:	2200      	movs	r2, #0
 8001a18:	2107      	movs	r1, #7
 8001a1a:	0018      	movs	r0, r3
 8001a1c:	f7ff fe8b 	bl	8001736 <_ZN13LCDController9setCursorEii>
    myLCD.print("READY");
 8001a20:	249c      	movs	r4, #156	; 0x9c
 8001a22:	193b      	adds	r3, r7, r4
 8001a24:	0018      	movs	r0, r3
 8001a26:	f003 ff6f 	bl	8005908 <_ZNSaIcEC1Ev>
 8001a2a:	193a      	adds	r2, r7, r4
 8001a2c:	496e      	ldr	r1, [pc, #440]	; (8001be8 <CppMain+0x25c>)
 8001a2e:	2584      	movs	r5, #132	; 0x84
 8001a30:	197b      	adds	r3, r7, r5
 8001a32:	0018      	movs	r0, r3
 8001a34:	f003 ffee 	bl	8005a14 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_>
 8001a38:	197a      	adds	r2, r7, r5
 8001a3a:	1d3b      	adds	r3, r7, #4
 8001a3c:	0011      	movs	r1, r2
 8001a3e:	0018      	movs	r0, r3
 8001a40:	f7ff fe9d 	bl	800177e <_ZN13LCDController5printENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>
 8001a44:	197b      	adds	r3, r7, r5
 8001a46:	0018      	movs	r0, r3
 8001a48:	f003 ffb2 	bl	80059b0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 8001a4c:	193b      	adds	r3, r7, r4
 8001a4e:	0018      	movs	r0, r3
 8001a50:	f003 ff5b 	bl	800590a <_ZNSaIcED1Ev>
    myLCD.setCursor(4,2);
 8001a54:	1d3b      	adds	r3, r7, #4
 8001a56:	2202      	movs	r2, #2
 8001a58:	2104      	movs	r1, #4
 8001a5a:	0018      	movs	r0, r3
 8001a5c:	f7ff fe6b 	bl	8001736 <_ZN13LCDController9setCursorEii>
    myLCD.print("Aim at Target");
 8001a60:	24b8      	movs	r4, #184	; 0xb8
 8001a62:	193b      	adds	r3, r7, r4
 8001a64:	0018      	movs	r0, r3
 8001a66:	f003 ff4f 	bl	8005908 <_ZNSaIcEC1Ev>
 8001a6a:	193a      	adds	r2, r7, r4
 8001a6c:	495f      	ldr	r1, [pc, #380]	; (8001bec <CppMain+0x260>)
 8001a6e:	25a0      	movs	r5, #160	; 0xa0
 8001a70:	197b      	adds	r3, r7, r5
 8001a72:	0018      	movs	r0, r3
 8001a74:	f003 ffce 	bl	8005a14 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_>
 8001a78:	197a      	adds	r2, r7, r5
 8001a7a:	1d3b      	adds	r3, r7, #4
 8001a7c:	0011      	movs	r1, r2
 8001a7e:	0018      	movs	r0, r3
 8001a80:	f7ff fe7d 	bl	800177e <_ZN13LCDController5printENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>
 8001a84:	197b      	adds	r3, r7, r5
 8001a86:	0018      	movs	r0, r3
 8001a88:	f003 ff92 	bl	80059b0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 8001a8c:	193b      	adds	r3, r7, r4
 8001a8e:	0018      	movs	r0, r3
 8001a90:	f003 ff3b 	bl	800590a <_ZNSaIcED1Ev>
    myLCD.setCursor(3,3);
 8001a94:	1d3b      	adds	r3, r7, #4
 8001a96:	2203      	movs	r2, #3
 8001a98:	2103      	movs	r1, #3
 8001a9a:	0018      	movs	r0, r3
 8001a9c:	f7ff fe4b 	bl	8001736 <_ZN13LCDController9setCursorEii>
    myLCD.print("for 10 seconds");
 8001aa0:	24d4      	movs	r4, #212	; 0xd4
 8001aa2:	193b      	adds	r3, r7, r4
 8001aa4:	0018      	movs	r0, r3
 8001aa6:	f003 ff2f 	bl	8005908 <_ZNSaIcEC1Ev>
 8001aaa:	193a      	adds	r2, r7, r4
 8001aac:	4950      	ldr	r1, [pc, #320]	; (8001bf0 <CppMain+0x264>)
 8001aae:	25bc      	movs	r5, #188	; 0xbc
 8001ab0:	197b      	adds	r3, r7, r5
 8001ab2:	0018      	movs	r0, r3
 8001ab4:	f003 ffae 	bl	8005a14 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_>
 8001ab8:	197a      	adds	r2, r7, r5
 8001aba:	1d3b      	adds	r3, r7, #4
 8001abc:	0011      	movs	r1, r2
 8001abe:	0018      	movs	r0, r3
 8001ac0:	f7ff fe5d 	bl	800177e <_ZN13LCDController5printENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>
 8001ac4:	197b      	adds	r3, r7, r5
 8001ac6:	0018      	movs	r0, r3
 8001ac8:	f003 ff72 	bl	80059b0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 8001acc:	193b      	adds	r3, r7, r4
 8001ace:	0018      	movs	r0, r3
 8001ad0:	f003 ff1b 	bl	800590a <_ZNSaIcED1Ev>

    waitForLaser();
 8001ad4:	f000 f9cc 	bl	8001e70 <_Z12waitForLaserv>

    myLCD.clear();
 8001ad8:	1d3b      	adds	r3, r7, #4
 8001ada:	0018      	movs	r0, r3
 8001adc:	f7ff ff1b 	bl	8001916 <_ZN13LCDController5clearEv>
    myLCD.setCursor(0,0);
 8001ae0:	1d3b      	adds	r3, r7, #4
 8001ae2:	2200      	movs	r2, #0
 8001ae4:	2100      	movs	r1, #0
 8001ae6:	0018      	movs	r0, r3
 8001ae8:	f7ff fe25 	bl	8001736 <_ZN13LCDController9setCursorEii>
    myLCD.print("HOLD STEADY");
 8001aec:	24f0      	movs	r4, #240	; 0xf0
 8001aee:	193b      	adds	r3, r7, r4
 8001af0:	0018      	movs	r0, r3
 8001af2:	f003 ff09 	bl	8005908 <_ZNSaIcEC1Ev>
 8001af6:	193a      	adds	r2, r7, r4
 8001af8:	493e      	ldr	r1, [pc, #248]	; (8001bf4 <CppMain+0x268>)
 8001afa:	25d8      	movs	r5, #216	; 0xd8
 8001afc:	197b      	adds	r3, r7, r5
 8001afe:	0018      	movs	r0, r3
 8001b00:	f003 ff88 	bl	8005a14 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_>
 8001b04:	197a      	adds	r2, r7, r5
 8001b06:	1d3b      	adds	r3, r7, #4
 8001b08:	0011      	movs	r1, r2
 8001b0a:	0018      	movs	r0, r3
 8001b0c:	f7ff fe37 	bl	800177e <_ZN13LCDController5printENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>
 8001b10:	197b      	adds	r3, r7, r5
 8001b12:	0018      	movs	r0, r3
 8001b14:	f003 ff4c 	bl	80059b0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 8001b18:	193b      	adds	r3, r7, r4
 8001b1a:	0018      	movs	r0, r3
 8001b1c:	f003 fef5 	bl	800590a <_ZNSaIcED1Ev>

    runTest(myLCD);
 8001b20:	4b30      	ldr	r3, [pc, #192]	; (8001be4 <CppMain+0x258>)
 8001b22:	19ba      	adds	r2, r7, r6
 8001b24:	18d4      	adds	r4, r2, r3
 8001b26:	466b      	mov	r3, sp
 8001b28:	0018      	movs	r0, r3
 8001b2a:	0023      	movs	r3, r4
 8001b2c:	3310      	adds	r3, #16
 8001b2e:	2270      	movs	r2, #112	; 0x70
 8001b30:	0019      	movs	r1, r3
 8001b32:	f003 ffd8 	bl	8005ae6 <memcpy>
 8001b36:	6820      	ldr	r0, [r4, #0]
 8001b38:	6861      	ldr	r1, [r4, #4]
 8001b3a:	68a2      	ldr	r2, [r4, #8]
 8001b3c:	68e3      	ldr	r3, [r4, #12]
 8001b3e:	f000 f861 	bl	8001c04 <_Z7runTest13LCDController>

    calculateScore();
 8001b42:	f000 f939 	bl	8001db8 <_Z14calculateScorev>

    myLCD.clear();
 8001b46:	1d3b      	adds	r3, r7, #4
 8001b48:	0018      	movs	r0, r3
 8001b4a:	f7ff fee4 	bl	8001916 <_ZN13LCDController5clearEv>
    myLCD.setCursor(0,0);
 8001b4e:	1d3b      	adds	r3, r7, #4
 8001b50:	2200      	movs	r2, #0
 8001b52:	2100      	movs	r1, #0
 8001b54:	0018      	movs	r0, r3
 8001b56:	f7ff fdee 	bl	8001736 <_ZN13LCDController9setCursorEii>
    myLCD.print("Score: ");
 8001b5a:	2486      	movs	r4, #134	; 0x86
 8001b5c:	0064      	lsls	r4, r4, #1
 8001b5e:	193b      	adds	r3, r7, r4
 8001b60:	0018      	movs	r0, r3
 8001b62:	f003 fed1 	bl	8005908 <_ZNSaIcEC1Ev>
 8001b66:	193a      	adds	r2, r7, r4
 8001b68:	4923      	ldr	r1, [pc, #140]	; (8001bf8 <CppMain+0x26c>)
 8001b6a:	25f4      	movs	r5, #244	; 0xf4
 8001b6c:	197b      	adds	r3, r7, r5
 8001b6e:	0018      	movs	r0, r3
 8001b70:	f003 ff50 	bl	8005a14 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_>
 8001b74:	197a      	adds	r2, r7, r5
 8001b76:	1d3b      	adds	r3, r7, #4
 8001b78:	0011      	movs	r1, r2
 8001b7a:	0018      	movs	r0, r3
 8001b7c:	f7ff fdff 	bl	800177e <_ZN13LCDController5printENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>
 8001b80:	197b      	adds	r3, r7, r5
 8001b82:	0018      	movs	r0, r3
 8001b84:	f003 ff14 	bl	80059b0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 8001b88:	193b      	adds	r3, r7, r4
 8001b8a:	0018      	movs	r0, r3
 8001b8c:	f003 febd 	bl	800590a <_ZNSaIcED1Ev>
    myLCD.setCursor(0,3);
 8001b90:	1d3b      	adds	r3, r7, #4
 8001b92:	2203      	movs	r2, #3
 8001b94:	2100      	movs	r1, #0
 8001b96:	0018      	movs	r0, r3
 8001b98:	f7ff fdcd 	bl	8001736 <_ZN13LCDController9setCursorEii>
    myLCD.print(std::to_string(score));
 8001b9c:	4b17      	ldr	r3, [pc, #92]	; (8001bfc <CppMain+0x270>)
 8001b9e:	681a      	ldr	r2, [r3, #0]
 8001ba0:	2488      	movs	r4, #136	; 0x88
 8001ba2:	0064      	lsls	r4, r4, #1
 8001ba4:	193b      	adds	r3, r7, r4
 8001ba6:	0011      	movs	r1, r2
 8001ba8:	0018      	movs	r0, r3
 8001baa:	f7ff fed9 	bl	8001960 <_ZNSt7__cxx119to_stringEi>
 8001bae:	193a      	adds	r2, r7, r4
 8001bb0:	1d3b      	adds	r3, r7, #4
 8001bb2:	0011      	movs	r1, r2
 8001bb4:	0018      	movs	r0, r3
 8001bb6:	f7ff fde2 	bl	800177e <_ZN13LCDController5printENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>
 8001bba:	193b      	adds	r3, r7, r4
 8001bbc:	0018      	movs	r0, r3
 8001bbe:	f003 fef7 	bl	80059b0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>

    HAL_Delay(5000); //wait for 5 seconds for doctor to record score
 8001bc2:	4b0f      	ldr	r3, [pc, #60]	; (8001c00 <CppMain+0x274>)
 8001bc4:	0018      	movs	r0, r3
 8001bc6:	f000 ff87 	bl	8002ad8 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOB,GPIO_PIN_4, GPIO_PIN_RESET); //auto-shutoff
 8001bca:	4b05      	ldr	r3, [pc, #20]	; (8001be0 <CppMain+0x254>)
 8001bcc:	2200      	movs	r2, #0
 8001bce:	2110      	movs	r1, #16
 8001bd0:	0018      	movs	r0, r3
 8001bd2:	f001 feee 	bl	80039b2 <HAL_GPIO_WritePin>
}
 8001bd6:	46c0      	nop			; (mov r8, r8)
 8001bd8:	46bd      	mov	sp, r7
 8001bda:	b04b      	add	sp, #300	; 0x12c
 8001bdc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001bde:	46c0      	nop			; (mov r8, r8)
 8001be0:	50000400 	.word	0x50000400
 8001be4:	fffffedc 	.word	0xfffffedc
 8001be8:	08006420 	.word	0x08006420
 8001bec:	08006428 	.word	0x08006428
 8001bf0:	08006438 	.word	0x08006438
 8001bf4:	08006448 	.word	0x08006448
 8001bf8:	08006454 	.word	0x08006454
 8001bfc:	2000107c 	.word	0x2000107c
 8001c00:	00001388 	.word	0x00001388

08001c04 <_Z7runTest13LCDController>:

void runTest(LCDController myLCD) {
 8001c04:	b084      	sub	sp, #16
 8001c06:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001c08:	b0ab      	sub	sp, #172	; 0xac
 8001c0a:	af14      	add	r7, sp, #80	; 0x50
 8001c0c:	2468      	movs	r4, #104	; 0x68
 8001c0e:	2508      	movs	r5, #8
 8001c10:	46ac      	mov	ip, r5
 8001c12:	44bc      	add	ip, r7
 8001c14:	4464      	add	r4, ip
 8001c16:	6020      	str	r0, [r4, #0]
 8001c18:	6061      	str	r1, [r4, #4]
 8001c1a:	60a2      	str	r2, [r4, #8]
 8001c1c:	60e3      	str	r3, [r4, #12]
    for (int j = 0; j <= numSamples; j++) { //For each sample (moving through time)
 8001c1e:	2300      	movs	r3, #0
 8001c20:	657b      	str	r3, [r7, #84]	; 0x54
 8001c22:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001c24:	2bfa      	cmp	r3, #250	; 0xfa
 8001c26:	dd00      	ble.n	8001c2a <_Z7runTest13LCDController+0x26>
 8001c28:	e0ab      	b.n	8001d82 <_Z7runTest13LCDController+0x17e>
        timeRemaining = testDuration - ((period*(j+1))/1000); //Time remaining in seconds
 8001c2a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001c2c:	1c5a      	adds	r2, r3, #1
 8001c2e:	4b58      	ldr	r3, [pc, #352]	; (8001d90 <_Z7runTest13LCDController+0x18c>)
 8001c30:	681b      	ldr	r3, [r3, #0]
 8001c32:	4353      	muls	r3, r2
 8001c34:	4957      	ldr	r1, [pc, #348]	; (8001d94 <_Z7runTest13LCDController+0x190>)
 8001c36:	0018      	movs	r0, r3
 8001c38:	f7fe faf8 	bl	800022c <__divsi3>
 8001c3c:	0003      	movs	r3, r0
 8001c3e:	330a      	adds	r3, #10
 8001c40:	001a      	movs	r2, r3
 8001c42:	4b55      	ldr	r3, [pc, #340]	; (8001d98 <_Z7runTest13LCDController+0x194>)
 8001c44:	601a      	str	r2, [r3, #0]
        for (int i = 0; i <= (numRings-1); i++) { //For each sensor
 8001c46:	2300      	movs	r3, #0
 8001c48:	653b      	str	r3, [r7, #80]	; 0x50
 8001c4a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001c4c:	2b03      	cmp	r3, #3
 8001c4e:	dc2b      	bgt.n	8001ca8 <_Z7runTest13LCDController+0xa4>
            sensorValues[j][i] = (int)((readADC(hadc,analogReadPins[i]) / norm) - calibration); //Reading and recording sensor value
 8001c50:	4b52      	ldr	r3, [pc, #328]	; (8001d9c <_Z7runTest13LCDController+0x198>)
 8001c52:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8001c54:	0092      	lsls	r2, r2, #2
 8001c56:	58d3      	ldr	r3, [r2, r3]
 8001c58:	4c51      	ldr	r4, [pc, #324]	; (8001da0 <_Z7runTest13LCDController+0x19c>)
 8001c5a:	9313      	str	r3, [sp, #76]	; 0x4c
 8001c5c:	466b      	mov	r3, sp
 8001c5e:	0018      	movs	r0, r3
 8001c60:	0023      	movs	r3, r4
 8001c62:	3310      	adds	r3, #16
 8001c64:	224c      	movs	r2, #76	; 0x4c
 8001c66:	0019      	movs	r1, r3
 8001c68:	f003 ff3d 	bl	8005ae6 <memcpy>
 8001c6c:	6820      	ldr	r0, [r4, #0]
 8001c6e:	6861      	ldr	r1, [r4, #4]
 8001c70:	68a2      	ldr	r2, [r4, #8]
 8001c72:	68e3      	ldr	r3, [r4, #12]
 8001c74:	f000 f9fa 	bl	800206c <_Z7readADC19__ADC_HandleTypeDefm>
 8001c78:	0002      	movs	r2, r0
 8001c7a:	4b4a      	ldr	r3, [pc, #296]	; (8001da4 <_Z7runTest13LCDController+0x1a0>)
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	0019      	movs	r1, r3
 8001c80:	0010      	movs	r0, r2
 8001c82:	f7fe fa49 	bl	8000118 <__udivsi3>
 8001c86:	0003      	movs	r3, r0
 8001c88:	001a      	movs	r2, r3
 8001c8a:	4b47      	ldr	r3, [pc, #284]	; (8001da8 <_Z7runTest13LCDController+0x1a4>)
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	1ad3      	subs	r3, r2, r3
 8001c90:	0018      	movs	r0, r3
 8001c92:	4b46      	ldr	r3, [pc, #280]	; (8001dac <_Z7runTest13LCDController+0x1a8>)
 8001c94:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8001c96:	0091      	lsls	r1, r2, #2
 8001c98:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8001c9a:	188a      	adds	r2, r1, r2
 8001c9c:	0092      	lsls	r2, r2, #2
 8001c9e:	50d0      	str	r0, [r2, r3]
        for (int i = 0; i <= (numRings-1); i++) { //For each sensor
 8001ca0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001ca2:	3301      	adds	r3, #1
 8001ca4:	653b      	str	r3, [r7, #80]	; 0x50
 8001ca6:	e7d0      	b.n	8001c4a <_Z7runTest13LCDController+0x46>
            //HAL_Delay(3); //Wait 3 ms in between sensor readings
        }
        if  (timeRemaining > 0) {
 8001ca8:	4b3b      	ldr	r3, [pc, #236]	; (8001d98 <_Z7runTest13LCDController+0x194>)
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	2b00      	cmp	r3, #0
 8001cae:	dd5f      	ble.n	8001d70 <_Z7runTest13LCDController+0x16c>

            myLCD.setCursor(0,2);
 8001cb0:	2468      	movs	r4, #104	; 0x68
 8001cb2:	2608      	movs	r6, #8
 8001cb4:	19bb      	adds	r3, r7, r6
 8001cb6:	191b      	adds	r3, r3, r4
 8001cb8:	2202      	movs	r2, #2
 8001cba:	2100      	movs	r1, #0
 8001cbc:	0018      	movs	r0, r3
 8001cbe:	f7ff fd3a 	bl	8001736 <_ZN13LCDController9setCursorEii>
            myLCD.print("  ");
 8001cc2:	2518      	movs	r5, #24
 8001cc4:	197b      	adds	r3, r7, r5
 8001cc6:	0018      	movs	r0, r3
 8001cc8:	f003 fe1e 	bl	8005908 <_ZNSaIcEC1Ev>
 8001ccc:	197a      	adds	r2, r7, r5
 8001cce:	4938      	ldr	r1, [pc, #224]	; (8001db0 <_Z7runTest13LCDController+0x1ac>)
 8001cd0:	003b      	movs	r3, r7
 8001cd2:	0018      	movs	r0, r3
 8001cd4:	f003 fe9e 	bl	8005a14 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_>
 8001cd8:	003b      	movs	r3, r7
 8001cda:	19ba      	adds	r2, r7, r6
 8001cdc:	1912      	adds	r2, r2, r4
 8001cde:	0019      	movs	r1, r3
 8001ce0:	0010      	movs	r0, r2
 8001ce2:	f7ff fd4c 	bl	800177e <_ZN13LCDController5printENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>
 8001ce6:	003b      	movs	r3, r7
 8001ce8:	0018      	movs	r0, r3
 8001cea:	f003 fe61 	bl	80059b0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 8001cee:	197b      	adds	r3, r7, r5
 8001cf0:	0018      	movs	r0, r3
 8001cf2:	f003 fe0a 	bl	800590a <_ZNSaIcED1Ev>
            myLCD.setCursor(0,2);
 8001cf6:	19bb      	adds	r3, r7, r6
 8001cf8:	191b      	adds	r3, r3, r4
 8001cfa:	2202      	movs	r2, #2
 8001cfc:	2100      	movs	r1, #0
 8001cfe:	0018      	movs	r0, r3
 8001d00:	f7ff fd19 	bl	8001736 <_ZN13LCDController9setCursorEii>
            myLCD.print(std::to_string(timeRemaining));
 8001d04:	4b24      	ldr	r3, [pc, #144]	; (8001d98 <_Z7runTest13LCDController+0x194>)
 8001d06:	681a      	ldr	r2, [r3, #0]
 8001d08:	251c      	movs	r5, #28
 8001d0a:	197b      	adds	r3, r7, r5
 8001d0c:	0011      	movs	r1, r2
 8001d0e:	0018      	movs	r0, r3
 8001d10:	f7ff fe26 	bl	8001960 <_ZNSt7__cxx119to_stringEi>
 8001d14:	197b      	adds	r3, r7, r5
 8001d16:	19ba      	adds	r2, r7, r6
 8001d18:	1912      	adds	r2, r2, r4
 8001d1a:	0019      	movs	r1, r3
 8001d1c:	0010      	movs	r0, r2
 8001d1e:	f7ff fd2e 	bl	800177e <_ZN13LCDController5printENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>
 8001d22:	197b      	adds	r3, r7, r5
 8001d24:	0018      	movs	r0, r3
 8001d26:	f003 fe43 	bl	80059b0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
            myLCD.setCursor(2,2);
 8001d2a:	19bb      	adds	r3, r7, r6
 8001d2c:	191b      	adds	r3, r3, r4
 8001d2e:	2202      	movs	r2, #2
 8001d30:	2102      	movs	r1, #2
 8001d32:	0018      	movs	r0, r3
 8001d34:	f7ff fcff 	bl	8001736 <_ZN13LCDController9setCursorEii>
            myLCD.print(" seconds remaining");
 8001d38:	254c      	movs	r5, #76	; 0x4c
 8001d3a:	197b      	adds	r3, r7, r5
 8001d3c:	0018      	movs	r0, r3
 8001d3e:	f003 fde3 	bl	8005908 <_ZNSaIcEC1Ev>
 8001d42:	197a      	adds	r2, r7, r5
 8001d44:	491b      	ldr	r1, [pc, #108]	; (8001db4 <_Z7runTest13LCDController+0x1b0>)
 8001d46:	2634      	movs	r6, #52	; 0x34
 8001d48:	19bb      	adds	r3, r7, r6
 8001d4a:	0018      	movs	r0, r3
 8001d4c:	f003 fe62 	bl	8005a14 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_>
 8001d50:	19bb      	adds	r3, r7, r6
 8001d52:	2208      	movs	r2, #8
 8001d54:	18ba      	adds	r2, r7, r2
 8001d56:	1912      	adds	r2, r2, r4
 8001d58:	0019      	movs	r1, r3
 8001d5a:	0010      	movs	r0, r2
 8001d5c:	f7ff fd0f 	bl	800177e <_ZN13LCDController5printENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>
 8001d60:	19bb      	adds	r3, r7, r6
 8001d62:	0018      	movs	r0, r3
 8001d64:	f003 fe24 	bl	80059b0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 8001d68:	197b      	adds	r3, r7, r5
 8001d6a:	0018      	movs	r0, r3
 8001d6c:	f003 fdcd 	bl	800590a <_ZNSaIcED1Ev>
        }
        HAL_Delay(period); //Wait
 8001d70:	4b07      	ldr	r3, [pc, #28]	; (8001d90 <_Z7runTest13LCDController+0x18c>)
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	0018      	movs	r0, r3
 8001d76:	f000 feaf 	bl	8002ad8 <HAL_Delay>
    for (int j = 0; j <= numSamples; j++) { //For each sample (moving through time)
 8001d7a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001d7c:	3301      	adds	r3, #1
 8001d7e:	657b      	str	r3, [r7, #84]	; 0x54
 8001d80:	e74f      	b.n	8001c22 <_Z7runTest13LCDController+0x1e>
    }
}
 8001d82:	46c0      	nop			; (mov r8, r8)
 8001d84:	46bd      	mov	sp, r7
 8001d86:	b017      	add	sp, #92	; 0x5c
 8001d88:	bcf0      	pop	{r4, r5, r6, r7}
 8001d8a:	bc08      	pop	{r3}
 8001d8c:	b004      	add	sp, #16
 8001d8e:	4718      	bx	r3
 8001d90:	20000000 	.word	0x20000000
 8001d94:	fffffc18 	.word	0xfffffc18
 8001d98:	2000106c 	.word	0x2000106c
 8001d9c:	20000004 	.word	0x20000004
 8001da0:	20001450 	.word	0x20001450
 8001da4:	2000003c 	.word	0x2000003c
 8001da8:	20001074 	.word	0x20001074
 8001dac:	200000cc 	.word	0x200000cc
 8001db0:	0800645c 	.word	0x0800645c
 8001db4:	08006460 	.word	0x08006460

08001db8 <_Z14calculateScorev>:

void calculateScore() {
 8001db8:	b5b0      	push	{r4, r5, r7, lr}
 8001dba:	b084      	sub	sp, #16
 8001dbc:	af00      	add	r7, sp, #0
    for (int j = 0; j <= numSamples; j++) { //For each sample (moving through time)
 8001dbe:	2300      	movs	r3, #0
 8001dc0:	60fb      	str	r3, [r7, #12]
 8001dc2:	68fb      	ldr	r3, [r7, #12]
 8001dc4:	2bfa      	cmp	r3, #250	; 0xfa
 8001dc6:	dc3a      	bgt.n	8001e3e <_Z14calculateScorev+0x86>
        for (int i = 0; i <= (numRings-1); i++) { //For each sensor
 8001dc8:	2300      	movs	r3, #0
 8001dca:	60bb      	str	r3, [r7, #8]
 8001dcc:	68bb      	ldr	r3, [r7, #8]
 8001dce:	2b03      	cmp	r3, #3
 8001dd0:	dc31      	bgt.n	8001e36 <_Z14calculateScorev+0x7e>
            score = score + w[i]*sensorValues[j][i]; //muliple by appropriate weighting factor for each ring
 8001dd2:	4b23      	ldr	r3, [pc, #140]	; (8001e60 <_Z14calculateScorev+0xa8>)
 8001dd4:	681b      	ldr	r3, [r3, #0]
 8001dd6:	0018      	movs	r0, r3
 8001dd8:	f7ff fb00 	bl	80013dc <__aeabi_i2d>
 8001ddc:	6038      	str	r0, [r7, #0]
 8001dde:	6079      	str	r1, [r7, #4]
 8001de0:	4a20      	ldr	r2, [pc, #128]	; (8001e64 <_Z14calculateScorev+0xac>)
 8001de2:	68bb      	ldr	r3, [r7, #8]
 8001de4:	00db      	lsls	r3, r3, #3
 8001de6:	18d3      	adds	r3, r2, r3
 8001de8:	681c      	ldr	r4, [r3, #0]
 8001dea:	685d      	ldr	r5, [r3, #4]
 8001dec:	4b1e      	ldr	r3, [pc, #120]	; (8001e68 <_Z14calculateScorev+0xb0>)
 8001dee:	68fa      	ldr	r2, [r7, #12]
 8001df0:	0091      	lsls	r1, r2, #2
 8001df2:	68ba      	ldr	r2, [r7, #8]
 8001df4:	188a      	adds	r2, r1, r2
 8001df6:	0092      	lsls	r2, r2, #2
 8001df8:	58d3      	ldr	r3, [r2, r3]
 8001dfa:	0018      	movs	r0, r3
 8001dfc:	f7ff faee 	bl	80013dc <__aeabi_i2d>
 8001e00:	0002      	movs	r2, r0
 8001e02:	000b      	movs	r3, r1
 8001e04:	0020      	movs	r0, r4
 8001e06:	0029      	movs	r1, r5
 8001e08:	f7ff f840 	bl	8000e8c <__aeabi_dmul>
 8001e0c:	0003      	movs	r3, r0
 8001e0e:	000c      	movs	r4, r1
 8001e10:	001a      	movs	r2, r3
 8001e12:	0023      	movs	r3, r4
 8001e14:	6838      	ldr	r0, [r7, #0]
 8001e16:	6879      	ldr	r1, [r7, #4]
 8001e18:	f7fe fc14 	bl	8000644 <__aeabi_dadd>
 8001e1c:	0003      	movs	r3, r0
 8001e1e:	000c      	movs	r4, r1
 8001e20:	0018      	movs	r0, r3
 8001e22:	0021      	movs	r1, r4
 8001e24:	f7ff faa4 	bl	8001370 <__aeabi_d2iz>
 8001e28:	0002      	movs	r2, r0
 8001e2a:	4b0d      	ldr	r3, [pc, #52]	; (8001e60 <_Z14calculateScorev+0xa8>)
 8001e2c:	601a      	str	r2, [r3, #0]
        for (int i = 0; i <= (numRings-1); i++) { //For each sensor
 8001e2e:	68bb      	ldr	r3, [r7, #8]
 8001e30:	3301      	adds	r3, #1
 8001e32:	60bb      	str	r3, [r7, #8]
 8001e34:	e7ca      	b.n	8001dcc <_Z14calculateScorev+0x14>
    for (int j = 0; j <= numSamples; j++) { //For each sample (moving through time)
 8001e36:	68fb      	ldr	r3, [r7, #12]
 8001e38:	3301      	adds	r3, #1
 8001e3a:	60fb      	str	r3, [r7, #12]
 8001e3c:	e7c1      	b.n	8001dc2 <_Z14calculateScorev+0xa>
        }
    }
    score = score/max_score; //Normalizing score to make it a percent from 1% to 100%
 8001e3e:	4b08      	ldr	r3, [pc, #32]	; (8001e60 <_Z14calculateScorev+0xa8>)
 8001e40:	681a      	ldr	r2, [r3, #0]
 8001e42:	4b0a      	ldr	r3, [pc, #40]	; (8001e6c <_Z14calculateScorev+0xb4>)
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	0019      	movs	r1, r3
 8001e48:	0010      	movs	r0, r2
 8001e4a:	f7fe f9ef 	bl	800022c <__divsi3>
 8001e4e:	0003      	movs	r3, r0
 8001e50:	001a      	movs	r2, r3
 8001e52:	4b03      	ldr	r3, [pc, #12]	; (8001e60 <_Z14calculateScorev+0xa8>)
 8001e54:	601a      	str	r2, [r3, #0]
}
 8001e56:	46c0      	nop			; (mov r8, r8)
 8001e58:	46bd      	mov	sp, r7
 8001e5a:	b004      	add	sp, #16
 8001e5c:	bdb0      	pop	{r4, r5, r7, pc}
 8001e5e:	46c0      	nop			; (mov r8, r8)
 8001e60:	2000107c 	.word	0x2000107c
 8001e64:	20000018 	.word	0x20000018
 8001e68:	200000cc 	.word	0x200000cc
 8001e6c:	20000038 	.word	0x20000038

08001e70 <_Z12waitForLaserv>:


void waitForLaser() {
 8001e70:	b5b0      	push	{r4, r5, r7, lr}
 8001e72:	b096      	sub	sp, #88	; 0x58
 8001e74:	af14      	add	r7, sp, #80	; 0x50
    while (isReady < 1.01*calibration) { //While the average reading from all sensors is less than 110% of the calibration read
 8001e76:	4b38      	ldr	r3, [pc, #224]	; (8001f58 <_Z12waitForLaserv+0xe8>)
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	0018      	movs	r0, r3
 8001e7c:	f7ff faae 	bl	80013dc <__aeabi_i2d>
 8001e80:	0004      	movs	r4, r0
 8001e82:	000d      	movs	r5, r1
 8001e84:	4b35      	ldr	r3, [pc, #212]	; (8001f5c <_Z12waitForLaserv+0xec>)
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	0018      	movs	r0, r3
 8001e8a:	f7ff faa7 	bl	80013dc <__aeabi_i2d>
 8001e8e:	4a34      	ldr	r2, [pc, #208]	; (8001f60 <_Z12waitForLaserv+0xf0>)
 8001e90:	4b34      	ldr	r3, [pc, #208]	; (8001f64 <_Z12waitForLaserv+0xf4>)
 8001e92:	f7fe fffb 	bl	8000e8c <__aeabi_dmul>
 8001e96:	0002      	movs	r2, r0
 8001e98:	000b      	movs	r3, r1
 8001e9a:	0020      	movs	r0, r4
 8001e9c:	0029      	movs	r1, r5
 8001e9e:	f7fe fac7 	bl	8000430 <__aeabi_dcmplt>
 8001ea2:	1e03      	subs	r3, r0, #0
 8001ea4:	d100      	bne.n	8001ea8 <_Z12waitForLaserv+0x38>
        countUp++;
        if (countUp > 500) {
            HAL_GPIO_WritePin(GPIOB,GPIO_PIN_4, GPIO_PIN_RESET); //turn off if accidentally turned on
        }
    }
}
 8001ea6:	e053      	b.n	8001f50 <_Z12waitForLaserv+0xe0>
        isReady = 0; //Sets variable back to zero each time through the while loop
 8001ea8:	4b2b      	ldr	r3, [pc, #172]	; (8001f58 <_Z12waitForLaserv+0xe8>)
 8001eaa:	2200      	movs	r2, #0
 8001eac:	601a      	str	r2, [r3, #0]
        score = 0;
 8001eae:	4b2e      	ldr	r3, [pc, #184]	; (8001f68 <_Z12waitForLaserv+0xf8>)
 8001eb0:	2200      	movs	r2, #0
 8001eb2:	601a      	str	r2, [r3, #0]
        for (int i = 0; i <= (numRings-1); i++) { // For each sensor
 8001eb4:	2300      	movs	r3, #0
 8001eb6:	607b      	str	r3, [r7, #4]
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	2b03      	cmp	r3, #3
 8001ebc:	dc36      	bgt.n	8001f2c <_Z12waitForLaserv+0xbc>
            sensorValues[0][i] = (int)(readADC(hadc, analogReadPins[i])) / norm;//Read each sensor
 8001ebe:	4b2b      	ldr	r3, [pc, #172]	; (8001f6c <_Z12waitForLaserv+0xfc>)
 8001ec0:	687a      	ldr	r2, [r7, #4]
 8001ec2:	0092      	lsls	r2, r2, #2
 8001ec4:	58d3      	ldr	r3, [r2, r3]
 8001ec6:	4c2a      	ldr	r4, [pc, #168]	; (8001f70 <_Z12waitForLaserv+0x100>)
 8001ec8:	9313      	str	r3, [sp, #76]	; 0x4c
 8001eca:	466b      	mov	r3, sp
 8001ecc:	0018      	movs	r0, r3
 8001ece:	0023      	movs	r3, r4
 8001ed0:	3310      	adds	r3, #16
 8001ed2:	224c      	movs	r2, #76	; 0x4c
 8001ed4:	0019      	movs	r1, r3
 8001ed6:	f003 fe06 	bl	8005ae6 <memcpy>
 8001eda:	6820      	ldr	r0, [r4, #0]
 8001edc:	6861      	ldr	r1, [r4, #4]
 8001ede:	68a2      	ldr	r2, [r4, #8]
 8001ee0:	68e3      	ldr	r3, [r4, #12]
 8001ee2:	f000 f8c3 	bl	800206c <_Z7readADC19__ADC_HandleTypeDefm>
 8001ee6:	0003      	movs	r3, r0
 8001ee8:	001a      	movs	r2, r3
 8001eea:	4b22      	ldr	r3, [pc, #136]	; (8001f74 <_Z12waitForLaserv+0x104>)
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	0019      	movs	r1, r3
 8001ef0:	0010      	movs	r0, r2
 8001ef2:	f7fe f99b 	bl	800022c <__divsi3>
 8001ef6:	0003      	movs	r3, r0
 8001ef8:	0019      	movs	r1, r3
 8001efa:	4b1f      	ldr	r3, [pc, #124]	; (8001f78 <_Z12waitForLaserv+0x108>)
 8001efc:	687a      	ldr	r2, [r7, #4]
 8001efe:	0092      	lsls	r2, r2, #2
 8001f00:	50d1      	str	r1, [r2, r3]
            HAL_Delay(5); //Wait 5 ms
 8001f02:	2005      	movs	r0, #5
 8001f04:	f000 fde8 	bl	8002ad8 <HAL_Delay>
            isReady = isReady + ((sensorValues[0][i]) / numRings); //Summing up all readings and taking average
 8001f08:	4b1b      	ldr	r3, [pc, #108]	; (8001f78 <_Z12waitForLaserv+0x108>)
 8001f0a:	687a      	ldr	r2, [r7, #4]
 8001f0c:	0092      	lsls	r2, r2, #2
 8001f0e:	58d3      	ldr	r3, [r2, r3]
 8001f10:	2b00      	cmp	r3, #0
 8001f12:	da00      	bge.n	8001f16 <_Z12waitForLaserv+0xa6>
 8001f14:	3303      	adds	r3, #3
 8001f16:	109b      	asrs	r3, r3, #2
 8001f18:	001a      	movs	r2, r3
 8001f1a:	4b0f      	ldr	r3, [pc, #60]	; (8001f58 <_Z12waitForLaserv+0xe8>)
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	18d2      	adds	r2, r2, r3
 8001f20:	4b0d      	ldr	r3, [pc, #52]	; (8001f58 <_Z12waitForLaserv+0xe8>)
 8001f22:	601a      	str	r2, [r3, #0]
        for (int i = 0; i <= (numRings-1); i++) { // For each sensor
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	3301      	adds	r3, #1
 8001f28:	607b      	str	r3, [r7, #4]
 8001f2a:	e7c5      	b.n	8001eb8 <_Z12waitForLaserv+0x48>
        countUp++;
 8001f2c:	4b13      	ldr	r3, [pc, #76]	; (8001f7c <_Z12waitForLaserv+0x10c>)
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	1c5a      	adds	r2, r3, #1
 8001f32:	4b12      	ldr	r3, [pc, #72]	; (8001f7c <_Z12waitForLaserv+0x10c>)
 8001f34:	601a      	str	r2, [r3, #0]
        if (countUp > 500) {
 8001f36:	4b11      	ldr	r3, [pc, #68]	; (8001f7c <_Z12waitForLaserv+0x10c>)
 8001f38:	681a      	ldr	r2, [r3, #0]
 8001f3a:	23fa      	movs	r3, #250	; 0xfa
 8001f3c:	005b      	lsls	r3, r3, #1
 8001f3e:	429a      	cmp	r2, r3
 8001f40:	dd99      	ble.n	8001e76 <_Z12waitForLaserv+0x6>
            HAL_GPIO_WritePin(GPIOB,GPIO_PIN_4, GPIO_PIN_RESET); //turn off if accidentally turned on
 8001f42:	4b0f      	ldr	r3, [pc, #60]	; (8001f80 <_Z12waitForLaserv+0x110>)
 8001f44:	2200      	movs	r2, #0
 8001f46:	2110      	movs	r1, #16
 8001f48:	0018      	movs	r0, r3
 8001f4a:	f001 fd32 	bl	80039b2 <HAL_GPIO_WritePin>
    while (isReady < 1.01*calibration) { //While the average reading from all sensors is less than 110% of the calibration read
 8001f4e:	e792      	b.n	8001e76 <_Z12waitForLaserv+0x6>
}
 8001f50:	46bd      	mov	sp, r7
 8001f52:	b002      	add	sp, #8
 8001f54:	bdb0      	pop	{r4, r5, r7, pc}
 8001f56:	46c0      	nop			; (mov r8, r8)
 8001f58:	20001078 	.word	0x20001078
 8001f5c:	20001074 	.word	0x20001074
 8001f60:	c28f5c29 	.word	0xc28f5c29
 8001f64:	3ff028f5 	.word	0x3ff028f5
 8001f68:	2000107c 	.word	0x2000107c
 8001f6c:	20000004 	.word	0x20000004
 8001f70:	20001450 	.word	0x20001450
 8001f74:	2000003c 	.word	0x2000003c
 8001f78:	200000cc 	.word	0x200000cc
 8001f7c:	20001070 	.word	0x20001070
 8001f80:	50000400 	.word	0x50000400

08001f84 <_Z16calibrateSensorsv>:

void calibrateSensors() {
 8001f84:	b590      	push	{r4, r7, lr}
 8001f86:	b097      	sub	sp, #92	; 0x5c
 8001f88:	af14      	add	r7, sp, #80	; 0x50

    // Doing calibration read
    calibration = 0;
 8001f8a:	4b24      	ldr	r3, [pc, #144]	; (800201c <_Z16calibrateSensorsv+0x98>)
 8001f8c:	2200      	movs	r2, #0
 8001f8e:	601a      	str	r2, [r3, #0]
    HAL_Delay(500); //Wait half a second
 8001f90:	23fa      	movs	r3, #250	; 0xfa
 8001f92:	005b      	lsls	r3, r3, #1
 8001f94:	0018      	movs	r0, r3
 8001f96:	f000 fd9f 	bl	8002ad8 <HAL_Delay>
    for (int i = 0; i <= (numRings-1); i++) { // For each sensor
 8001f9a:	2300      	movs	r3, #0
 8001f9c:	607b      	str	r3, [r7, #4]
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	2b03      	cmp	r3, #3
 8001fa2:	dc36      	bgt.n	8002012 <_Z16calibrateSensorsv+0x8e>
        uint32_t initialValue = (readADC(hadc, analogReadPins[i])) / norm; //Read each sensor
 8001fa4:	4b1e      	ldr	r3, [pc, #120]	; (8002020 <_Z16calibrateSensorsv+0x9c>)
 8001fa6:	687a      	ldr	r2, [r7, #4]
 8001fa8:	0092      	lsls	r2, r2, #2
 8001faa:	58d3      	ldr	r3, [r2, r3]
 8001fac:	4c1d      	ldr	r4, [pc, #116]	; (8002024 <_Z16calibrateSensorsv+0xa0>)
 8001fae:	9313      	str	r3, [sp, #76]	; 0x4c
 8001fb0:	466b      	mov	r3, sp
 8001fb2:	0018      	movs	r0, r3
 8001fb4:	0023      	movs	r3, r4
 8001fb6:	3310      	adds	r3, #16
 8001fb8:	224c      	movs	r2, #76	; 0x4c
 8001fba:	0019      	movs	r1, r3
 8001fbc:	f003 fd93 	bl	8005ae6 <memcpy>
 8001fc0:	6820      	ldr	r0, [r4, #0]
 8001fc2:	6861      	ldr	r1, [r4, #4]
 8001fc4:	68a2      	ldr	r2, [r4, #8]
 8001fc6:	68e3      	ldr	r3, [r4, #12]
 8001fc8:	f000 f850 	bl	800206c <_Z7readADC19__ADC_HandleTypeDefm>
 8001fcc:	0002      	movs	r2, r0
 8001fce:	4b16      	ldr	r3, [pc, #88]	; (8002028 <_Z16calibrateSensorsv+0xa4>)
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	0019      	movs	r1, r3
 8001fd4:	0010      	movs	r0, r2
 8001fd6:	f7fe f89f 	bl	8000118 <__udivsi3>
 8001fda:	0003      	movs	r3, r0
 8001fdc:	603b      	str	r3, [r7, #0]
        sensorValues[0][i] = (int)initialValue;
 8001fde:	6839      	ldr	r1, [r7, #0]
 8001fe0:	4b12      	ldr	r3, [pc, #72]	; (800202c <_Z16calibrateSensorsv+0xa8>)
 8001fe2:	687a      	ldr	r2, [r7, #4]
 8001fe4:	0092      	lsls	r2, r2, #2
 8001fe6:	50d1      	str	r1, [r2, r3]
        HAL_Delay(5); //Wait 5 ms
 8001fe8:	2005      	movs	r0, #5
 8001fea:	f000 fd75 	bl	8002ad8 <HAL_Delay>
        calibration = calibration + ((sensorValues[0][i]) / numRings); //Taking the average value for the calibration base.
 8001fee:	4b0f      	ldr	r3, [pc, #60]	; (800202c <_Z16calibrateSensorsv+0xa8>)
 8001ff0:	687a      	ldr	r2, [r7, #4]
 8001ff2:	0092      	lsls	r2, r2, #2
 8001ff4:	58d3      	ldr	r3, [r2, r3]
 8001ff6:	2b00      	cmp	r3, #0
 8001ff8:	da00      	bge.n	8001ffc <_Z16calibrateSensorsv+0x78>
 8001ffa:	3303      	adds	r3, #3
 8001ffc:	109b      	asrs	r3, r3, #2
 8001ffe:	001a      	movs	r2, r3
 8002000:	4b06      	ldr	r3, [pc, #24]	; (800201c <_Z16calibrateSensorsv+0x98>)
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	18d2      	adds	r2, r2, r3
 8002006:	4b05      	ldr	r3, [pc, #20]	; (800201c <_Z16calibrateSensorsv+0x98>)
 8002008:	601a      	str	r2, [r3, #0]
    for (int i = 0; i <= (numRings-1); i++) { // For each sensor
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	3301      	adds	r3, #1
 800200e:	607b      	str	r3, [r7, #4]
 8002010:	e7c5      	b.n	8001f9e <_Z16calibrateSensorsv+0x1a>

    }
}
 8002012:	46c0      	nop			; (mov r8, r8)
 8002014:	46bd      	mov	sp, r7
 8002016:	b003      	add	sp, #12
 8002018:	bd90      	pop	{r4, r7, pc}
 800201a:	46c0      	nop			; (mov r8, r8)
 800201c:	20001074 	.word	0x20001074
 8002020:	20000004 	.word	0x20000004
 8002024:	20001450 	.word	0x20001450
 8002028:	2000003c 	.word	0x2000003c
 800202c:	200000cc 	.word	0x200000cc

08002030 <_Z10startUpLCD13LCDController>:

void startUpLCD(LCDController myLCD) {
 8002030:	b084      	sub	sp, #16
 8002032:	b5b0      	push	{r4, r5, r7, lr}
 8002034:	af00      	add	r7, sp, #0
 8002036:	2410      	movs	r4, #16
 8002038:	0025      	movs	r5, r4
 800203a:	193c      	adds	r4, r7, r4
 800203c:	6020      	str	r0, [r4, #0]
 800203e:	6061      	str	r1, [r4, #4]
 8002040:	60a2      	str	r2, [r4, #8]
 8002042:	60e3      	str	r3, [r4, #12]
    myLCD.init(); //initiate the LCD
 8002044:	002c      	movs	r4, r5
 8002046:	193b      	adds	r3, r7, r4
 8002048:	0018      	movs	r0, r3
 800204a:	f7ff fb35 	bl	80016b8 <_ZN13LCDController4initEv>
    myLCD.clear(); //get rid of any remaining text on the screen
 800204e:	193b      	adds	r3, r7, r4
 8002050:	0018      	movs	r0, r3
 8002052:	f7ff fc60 	bl	8001916 <_ZN13LCDController5clearEv>
    myLCD.home(); //set the cursor to home
 8002056:	193b      	adds	r3, r7, r4
 8002058:	0018      	movs	r0, r3
 800205a:	f7ff fc6e 	bl	800193a <_ZN13LCDController4homeEv>
}
 800205e:	46c0      	nop			; (mov r8, r8)
 8002060:	46bd      	mov	sp, r7
 8002062:	bcb0      	pop	{r4, r5, r7}
 8002064:	bc08      	pop	{r3}
 8002066:	b004      	add	sp, #16
 8002068:	4718      	bx	r3
	...

0800206c <_Z7readADC19__ADC_HandleTypeDefm>:


uint32_t readADC(ADC_HandleTypeDef hadc, uint32_t channel) {
 800206c:	b084      	sub	sp, #16
 800206e:	b5b0      	push	{r4, r5, r7, lr}
 8002070:	b084      	sub	sp, #16
 8002072:	af00      	add	r7, sp, #0
 8002074:	2520      	movs	r5, #32
 8002076:	197c      	adds	r4, r7, r5
 8002078:	6020      	str	r0, [r4, #0]
 800207a:	6061      	str	r1, [r4, #4]
 800207c:	60a2      	str	r2, [r4, #8]
 800207e:	60e3      	str	r3, [r4, #12]
	ADC_ChannelConfTypeDef sConfig;
	sConfig.Channel = channel;
 8002080:	1d3b      	adds	r3, r7, #4
 8002082:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8002084:	601a      	str	r2, [r3, #0]
	sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 8002086:	1d3b      	adds	r3, r7, #4
 8002088:	2280      	movs	r2, #128	; 0x80
 800208a:	0152      	lsls	r2, r2, #5
 800208c:	605a      	str	r2, [r3, #4]
	HAL_ADC_ConfigChannel(&hadc, &sConfig);
 800208e:	1d3b      	adds	r3, r7, #4
 8002090:	002c      	movs	r4, r5
 8002092:	193a      	adds	r2, r7, r4
 8002094:	0019      	movs	r1, r3
 8002096:	0010      	movs	r0, r2
 8002098:	f000 ffea 	bl	8003070 <HAL_ADC_ConfigChannel>

	HAL_ADCEx_Calibration_Start(&hadc, ADC_SINGLE_ENDED);
 800209c:	193b      	adds	r3, r7, r4
 800209e:	2100      	movs	r1, #0
 80020a0:	0018      	movs	r0, r3
 80020a2:	f001 f9a9 	bl	80033f8 <HAL_ADCEx_Calibration_Start>

	HAL_ADC_Start(&hadc);
 80020a6:	193b      	adds	r3, r7, r4
 80020a8:	0018      	movs	r0, r3
 80020aa:	f000 feab 	bl	8002e04 <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&hadc, HAL_MAX_DELAY);
 80020ae:	2301      	movs	r3, #1
 80020b0:	425b      	negs	r3, r3
 80020b2:	193a      	adds	r2, r7, r4
 80020b4:	0019      	movs	r1, r3
 80020b6:	0010      	movs	r0, r2
 80020b8:	f000 ff38 	bl	8002f2c <HAL_ADC_PollForConversion>
	uint32_t raw = HAL_ADC_GetValue(&hadc);
 80020bc:	193b      	adds	r3, r7, r4
 80020be:	0018      	movs	r0, r3
 80020c0:	f000 ffca 	bl	8003058 <HAL_ADC_GetValue>
 80020c4:	0003      	movs	r3, r0
 80020c6:	60fb      	str	r3, [r7, #12]
	HAL_ADC_Stop(&hadc);
 80020c8:	193b      	adds	r3, r7, r4
 80020ca:	0018      	movs	r0, r3
 80020cc:	f000 feee 	bl	8002eac <HAL_ADC_Stop>

	sConfig.Rank = ADC_RANK_NONE;
 80020d0:	1d3b      	adds	r3, r7, #4
 80020d2:	4a08      	ldr	r2, [pc, #32]	; (80020f4 <_Z7readADC19__ADC_HandleTypeDefm+0x88>)
 80020d4:	605a      	str	r2, [r3, #4]
	HAL_ADC_ConfigChannel(&hadc, &sConfig);
 80020d6:	1d3b      	adds	r3, r7, #4
 80020d8:	193a      	adds	r2, r7, r4
 80020da:	0019      	movs	r1, r3
 80020dc:	0010      	movs	r0, r2
 80020de:	f000 ffc7 	bl	8003070 <HAL_ADC_ConfigChannel>
	return raw;
 80020e2:	68fb      	ldr	r3, [r7, #12]
}
 80020e4:	0018      	movs	r0, r3
 80020e6:	46bd      	mov	sp, r7
 80020e8:	b004      	add	sp, #16
 80020ea:	bcb0      	pop	{r4, r5, r7}
 80020ec:	bc08      	pop	{r3}
 80020ee:	b004      	add	sp, #16
 80020f0:	4718      	bx	r3
 80020f2:	46c0      	nop			; (mov r8, r8)
 80020f4:	00001001 	.word	0x00001001

080020f8 <_ZN9__gnu_cxx12__to_xstringINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEcEET_PFiPT0_jPKS8_St9__va_listEjSB_z>:
    }

  // Helper for the to_string / to_wstring functions.
  template<typename _String, typename _CharT = typename _String::value_type>
    _String
    __to_xstring(int (*__convf) (_CharT*, std::size_t, const _CharT*,
 80020f8:	b408      	push	{r3}
 80020fa:	b5b0      	push	{r4, r5, r7, lr}
 80020fc:	b089      	sub	sp, #36	; 0x24
 80020fe:	af00      	add	r7, sp, #0
 8002100:	60f8      	str	r0, [r7, #12]
 8002102:	60b9      	str	r1, [r7, #8]
 8002104:	607a      	str	r2, [r7, #4]
				 __builtin_va_list), std::size_t __n,
		 const _CharT* __fmt, ...)
    {
      // XXX Eventually the result should be constructed in-place in
      // the __cxx11 string, likely with the help of internal hooks.
      _CharT* __s = static_cast<_CharT*>(__builtin_alloca(sizeof(_CharT)
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	3307      	adds	r3, #7
 800210a:	3307      	adds	r3, #7
 800210c:	08db      	lsrs	r3, r3, #3
 800210e:	00db      	lsls	r3, r3, #3
 8002110:	466a      	mov	r2, sp
 8002112:	1ad3      	subs	r3, r2, r3
 8002114:	469d      	mov	sp, r3
 8002116:	466b      	mov	r3, sp
 8002118:	3307      	adds	r3, #7
 800211a:	08db      	lsrs	r3, r3, #3
 800211c:	00db      	lsls	r3, r3, #3
 800211e:	61fb      	str	r3, [r7, #28]
							  * __n));

      __builtin_va_list __args;
      __builtin_va_start(__args, __fmt);
 8002120:	2330      	movs	r3, #48	; 0x30
 8002122:	2208      	movs	r2, #8
 8002124:	4694      	mov	ip, r2
 8002126:	44bc      	add	ip, r7
 8002128:	4463      	add	r3, ip
 800212a:	613b      	str	r3, [r7, #16]

      const int __len = __convf(__s, __n, __fmt, __args);
 800212c:	693b      	ldr	r3, [r7, #16]
 800212e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002130:	6879      	ldr	r1, [r7, #4]
 8002132:	69f8      	ldr	r0, [r7, #28]
 8002134:	68bc      	ldr	r4, [r7, #8]
 8002136:	47a0      	blx	r4
 8002138:	0003      	movs	r3, r0
 800213a:	61bb      	str	r3, [r7, #24]

      __builtin_va_end(__args);

      return _String(__s, __s + __len);
 800213c:	69bb      	ldr	r3, [r7, #24]
 800213e:	69fa      	ldr	r2, [r7, #28]
 8002140:	18d4      	adds	r4, r2, r3
 8002142:	2514      	movs	r5, #20
 8002144:	197b      	adds	r3, r7, r5
 8002146:	0018      	movs	r0, r3
 8002148:	f003 fbde 	bl	8005908 <_ZNSaIcEC1Ev>
 800214c:	197b      	adds	r3, r7, r5
 800214e:	69f9      	ldr	r1, [r7, #28]
 8002150:	68f8      	ldr	r0, [r7, #12]
 8002152:	0022      	movs	r2, r4
 8002154:	f000 f80b 	bl	800216e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1IPcvEET_S7_RKS3_>
 8002158:	197b      	adds	r3, r7, r5
 800215a:	0018      	movs	r0, r3
 800215c:	f003 fbd5 	bl	800590a <_ZNSaIcED1Ev>
    }
 8002160:	68f8      	ldr	r0, [r7, #12]
 8002162:	46bd      	mov	sp, r7
 8002164:	b009      	add	sp, #36	; 0x24
 8002166:	bcb0      	pop	{r4, r5, r7}
 8002168:	bc08      	pop	{r3}
 800216a:	b001      	add	sp, #4
 800216c:	4718      	bx	r3

0800216e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1IPcvEET_S7_RKS3_>:
        basic_string(_InputIterator __beg, _InputIterator __end,
 800216e:	b590      	push	{r4, r7, lr}
 8002170:	b085      	sub	sp, #20
 8002172:	af00      	add	r7, sp, #0
 8002174:	60f8      	str	r0, [r7, #12]
 8002176:	60b9      	str	r1, [r7, #8]
 8002178:	607a      	str	r2, [r7, #4]
 800217a:	603b      	str	r3, [r7, #0]
	: _M_dataplus(_M_local_data(), __a)
 800217c:	68fc      	ldr	r4, [r7, #12]
 800217e:	68fb      	ldr	r3, [r7, #12]
 8002180:	0018      	movs	r0, r3
 8002182:	f003 fbd3 	bl	800592c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13_M_local_dataEv>
 8002186:	0001      	movs	r1, r0
 8002188:	683b      	ldr	r3, [r7, #0]
 800218a:	001a      	movs	r2, r3
 800218c:	0020      	movs	r0, r4
 800218e:	f003 fc1a 	bl	80059c6 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_Alloc_hiderC1EPcRKS3_>
	{ _M_construct(__beg, __end); }
 8002192:	687a      	ldr	r2, [r7, #4]
 8002194:	68b9      	ldr	r1, [r7, #8]
 8002196:	68fb      	ldr	r3, [r7, #12]
 8002198:	0018      	movs	r0, r3
 800219a:	f000 f805 	bl	80021a8 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_>
 800219e:	68fb      	ldr	r3, [r7, #12]
 80021a0:	0018      	movs	r0, r3
 80021a2:	46bd      	mov	sp, r7
 80021a4:	b005      	add	sp, #20
 80021a6:	bd90      	pop	{r4, r7, pc}

080021a8 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_>:
        _M_construct(_InIterator __beg, _InIterator __end)
 80021a8:	b580      	push	{r7, lr}
 80021aa:	b086      	sub	sp, #24
 80021ac:	af00      	add	r7, sp, #0
 80021ae:	60f8      	str	r0, [r7, #12]
 80021b0:	60b9      	str	r1, [r7, #8]
 80021b2:	607a      	str	r2, [r7, #4]
	  _M_construct_aux(__beg, __end, _Integral());
 80021b4:	687a      	ldr	r2, [r7, #4]
 80021b6:	68b9      	ldr	r1, [r7, #8]
 80021b8:	68f8      	ldr	r0, [r7, #12]
 80021ba:	f000 f804 	bl	80021c6 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE16_M_construct_auxIPcEEvT_S7_St12__false_type>
        }
 80021be:	46c0      	nop			; (mov r8, r8)
 80021c0:	46bd      	mov	sp, r7
 80021c2:	b006      	add	sp, #24
 80021c4:	bd80      	pop	{r7, pc}

080021c6 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE16_M_construct_auxIPcEEvT_S7_St12__false_type>:
        _M_construct_aux(_InIterator __beg, _InIterator __end,
 80021c6:	b590      	push	{r4, r7, lr}
 80021c8:	b087      	sub	sp, #28
 80021ca:	af00      	add	r7, sp, #0
 80021cc:	60f8      	str	r0, [r7, #12]
 80021ce:	60b9      	str	r1, [r7, #8]
 80021d0:	607a      	str	r2, [r7, #4]
 80021d2:	003a      	movs	r2, r7
 80021d4:	7013      	strb	r3, [r2, #0]
          _M_construct(__beg, __end, _Tag());
 80021d6:	687a      	ldr	r2, [r7, #4]
 80021d8:	68b9      	ldr	r1, [r7, #8]
 80021da:	68f8      	ldr	r0, [r7, #12]
 80021dc:	1c23      	adds	r3, r4, #0
 80021de:	f000 f805 	bl	80021ec <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag>
	}
 80021e2:	46c0      	nop			; (mov r8, r8)
 80021e4:	46bd      	mov	sp, r7
 80021e6:	b007      	add	sp, #28
 80021e8:	bd90      	pop	{r4, r7, pc}
	...

080021ec <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag>:
      }

  template<typename _CharT, typename _Traits, typename _Alloc>
    template<typename _InIterator>
      void
      basic_string<_CharT, _Traits, _Alloc>::
 80021ec:	b580      	push	{r7, lr}
 80021ee:	b086      	sub	sp, #24
 80021f0:	af00      	add	r7, sp, #0
 80021f2:	60f8      	str	r0, [r7, #12]
 80021f4:	60b9      	str	r1, [r7, #8]
 80021f6:	607a      	str	r2, [r7, #4]
 80021f8:	003a      	movs	r2, r7
 80021fa:	7013      	strb	r3, [r2, #0]
      _M_construct(_InIterator __beg, _InIterator __end,
		   std::forward_iterator_tag)
      {
	// NB: Not required, but considered best practice.
	if (__gnu_cxx::__is_null_pointer(__beg) && __beg != __end)
 80021fc:	68bb      	ldr	r3, [r7, #8]
 80021fe:	0018      	movs	r0, r3
 8002200:	f000 f842 	bl	8002288 <_ZN9__gnu_cxx17__is_null_pointerIcEEbPT_>
 8002204:	1e03      	subs	r3, r0, #0
 8002206:	d005      	beq.n	8002214 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag+0x28>
 8002208:	68ba      	ldr	r2, [r7, #8]
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	429a      	cmp	r2, r3
 800220e:	d001      	beq.n	8002214 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag+0x28>
 8002210:	2301      	movs	r3, #1
 8002212:	e000      	b.n	8002216 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag+0x2a>
 8002214:	2300      	movs	r3, #0
 8002216:	2b00      	cmp	r3, #0
 8002218:	d003      	beq.n	8002222 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag+0x36>
	  std::__throw_logic_error(__N("basic_string::"
 800221a:	4b1a      	ldr	r3, [pc, #104]	; (8002284 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag+0x98>)
 800221c:	0018      	movs	r0, r3
 800221e:	f003 fb75 	bl	800590c <_ZSt19__throw_logic_errorPKc>
				       "_M_construct null not valid"));

	size_type __dnew = static_cast<size_type>(std::distance(__beg, __end));
 8002222:	687a      	ldr	r2, [r7, #4]
 8002224:	68bb      	ldr	r3, [r7, #8]
 8002226:	0011      	movs	r1, r2
 8002228:	0018      	movs	r0, r3
 800222a:	f000 f841 	bl	80022b0 <_ZSt8distanceIPcENSt15iterator_traitsIT_E15difference_typeES2_S2_>
 800222e:	0003      	movs	r3, r0
 8002230:	617b      	str	r3, [r7, #20]

	if (__dnew > size_type(_S_local_capacity))
 8002232:	697b      	ldr	r3, [r7, #20]
 8002234:	2b0f      	cmp	r3, #15
 8002236:	d912      	bls.n	800225e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag+0x72>
	  {
	    _M_data(_M_create(__dnew, size_type(0)));
 8002238:	2314      	movs	r3, #20
 800223a:	18f9      	adds	r1, r7, r3
 800223c:	68fb      	ldr	r3, [r7, #12]
 800223e:	2200      	movs	r2, #0
 8002240:	0018      	movs	r0, r3
 8002242:	f003 fb7d 	bl	8005940 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj>
 8002246:	0002      	movs	r2, r0
 8002248:	68fb      	ldr	r3, [r7, #12]
 800224a:	0011      	movs	r1, r2
 800224c:	0018      	movs	r0, r3
 800224e:	f003 fb69 	bl	8005924 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_M_dataEPc>
	    _M_capacity(__dnew);
 8002252:	697a      	ldr	r2, [r7, #20]
 8002254:	68fb      	ldr	r3, [r7, #12]
 8002256:	0011      	movs	r1, r2
 8002258:	0018      	movs	r0, r3
 800225a:	f003 fb69 	bl	8005930 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_M_capacityEj>
	  }

	// Check for out_of_range and length_error exceptions.
	__try
	  { this->_S_copy_chars(_M_data(), __beg, __end); }
 800225e:	68fb      	ldr	r3, [r7, #12]
 8002260:	0018      	movs	r0, r3
 8002262:	f003 fb61 	bl	8005928 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_M_dataEv>
 8002266:	687a      	ldr	r2, [r7, #4]
 8002268:	68bb      	ldr	r3, [r7, #8]
 800226a:	0019      	movs	r1, r3
 800226c:	f003 fb96 	bl	800599c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13_S_copy_charsEPcS5_S5_>
	  {
	    _M_dispose();
	    __throw_exception_again;
	  }

	_M_set_length(__dnew);
 8002270:	697a      	ldr	r2, [r7, #20]
 8002272:	68fb      	ldr	r3, [r7, #12]
 8002274:	0011      	movs	r1, r2
 8002276:	0018      	movs	r0, r3
 8002278:	f003 fb5c 	bl	8005934 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13_M_set_lengthEj>
      }
 800227c:	46c0      	nop			; (mov r8, r8)
 800227e:	46bd      	mov	sp, r7
 8002280:	b006      	add	sp, #24
 8002282:	bd80      	pop	{r7, pc}
 8002284:	08006474 	.word	0x08006474

08002288 <_ZN9__gnu_cxx17__is_null_pointerIcEEbPT_>:


  // For use in string and vstring.
  template<typename _Type>
    inline bool
    __is_null_pointer(_Type* __ptr)
 8002288:	b580      	push	{r7, lr}
 800228a:	b082      	sub	sp, #8
 800228c:	af00      	add	r7, sp, #0
 800228e:	6078      	str	r0, [r7, #4]
    { return __ptr == 0; }
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	425a      	negs	r2, r3
 8002294:	4153      	adcs	r3, r2
 8002296:	b2db      	uxtb	r3, r3
 8002298:	0018      	movs	r0, r3
 800229a:	46bd      	mov	sp, r7
 800229c:	b002      	add	sp, #8
 800229e:	bd80      	pop	{r7, pc}

080022a0 <_ZSt19__iterator_categoryIPcENSt15iterator_traitsIT_E17iterator_categoryERKS2_>:
   *  sugar for internal library use only.
  */
  template<typename _Iter>
    inline _GLIBCXX_CONSTEXPR
    typename iterator_traits<_Iter>::iterator_category
    __iterator_category(const _Iter&)
 80022a0:	b580      	push	{r7, lr}
 80022a2:	b082      	sub	sp, #8
 80022a4:	af00      	add	r7, sp, #0
 80022a6:	6078      	str	r0, [r7, #4]
    { return typename iterator_traits<_Iter>::iterator_category(); }
 80022a8:	1c18      	adds	r0, r3, #0
 80022aa:	46bd      	mov	sp, r7
 80022ac:	b002      	add	sp, #8
 80022ae:	bd80      	pop	{r7, pc}

080022b0 <_ZSt8distanceIPcENSt15iterator_traitsIT_E15difference_typeES2_S2_>:
   *  and are constant time.  For other %iterator classes they are linear time.
  */
  template<typename _InputIterator>
    inline _GLIBCXX17_CONSTEXPR
    typename iterator_traits<_InputIterator>::difference_type
    distance(_InputIterator __first, _InputIterator __last)
 80022b0:	b5b0      	push	{r4, r5, r7, lr}
 80022b2:	b084      	sub	sp, #16
 80022b4:	af00      	add	r7, sp, #0
 80022b6:	6078      	str	r0, [r7, #4]
 80022b8:	6039      	str	r1, [r7, #0]
    {
      // concept requirements -- taken care of in __distance
      return std::__distance(__first, __last,
 80022ba:	687c      	ldr	r4, [r7, #4]
			     std::__iterator_category(__first));
 80022bc:	1d3b      	adds	r3, r7, #4
 80022be:	0018      	movs	r0, r3
 80022c0:	f7ff ffee 	bl	80022a0 <_ZSt19__iterator_categoryIPcENSt15iterator_traitsIT_E17iterator_categoryERKS2_>
 80022c4:	683b      	ldr	r3, [r7, #0]
 80022c6:	1c2a      	adds	r2, r5, #0
 80022c8:	0019      	movs	r1, r3
 80022ca:	0020      	movs	r0, r4
 80022cc:	f000 f805 	bl	80022da <_ZSt10__distanceIPcENSt15iterator_traitsIT_E15difference_typeES2_S2_St26random_access_iterator_tag>
 80022d0:	0003      	movs	r3, r0
    }
 80022d2:	0018      	movs	r0, r3
 80022d4:	46bd      	mov	sp, r7
 80022d6:	b004      	add	sp, #16
 80022d8:	bdb0      	pop	{r4, r5, r7, pc}

080022da <_ZSt10__distanceIPcENSt15iterator_traitsIT_E15difference_typeES2_S2_St26random_access_iterator_tag>:
    __distance(_RandomAccessIterator __first, _RandomAccessIterator __last,
 80022da:	b580      	push	{r7, lr}
 80022dc:	b084      	sub	sp, #16
 80022de:	af00      	add	r7, sp, #0
 80022e0:	60f8      	str	r0, [r7, #12]
 80022e2:	60b9      	str	r1, [r7, #8]
 80022e4:	1d3b      	adds	r3, r7, #4
 80022e6:	701a      	strb	r2, [r3, #0]
      return __last - __first;
 80022e8:	68ba      	ldr	r2, [r7, #8]
 80022ea:	68fb      	ldr	r3, [r7, #12]
 80022ec:	1ad3      	subs	r3, r2, r3
    }
 80022ee:	0018      	movs	r0, r3
 80022f0:	46bd      	mov	sp, r7
 80022f2:	b004      	add	sp, #16
 80022f4:	bd80      	pop	{r7, pc}
	...

080022f8 <main>:

/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void) {
 80022f8:	b580      	push	{r7, lr}
 80022fa:	af00      	add	r7, sp, #0
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80022fc:	f000 fb7c 	bl	80029f8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002300:	f000 f82c 	bl	800235c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002304:	f000 f98c 	bl	8002620 <MX_GPIO_Init>
  MX_ADC_Init();
 8002308:	f000 f896 	bl	8002438 <MX_ADC_Init>
  MX_TIM2_Init();
 800230c:	f000 f8de 	bl	80024cc <MX_TIM2_Init>
  MX_USART1_UART_Init();
 8002310:	f000 f930 	bl	8002574 <MX_USART1_UART_Init>
  MX_USB_PCD_Init();
 8002314:	f000 f95e 	bl	80025d4 <MX_USB_PCD_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start(&htim2);
 8002318:	4b03      	ldr	r3, [pc, #12]	; (8002328 <main+0x30>)
 800231a:	0018      	movs	r0, r3
 800231c:	f002 fbd4 	bl	8004ac8 <HAL_TIM_Base_Start>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  CppMain();
 8002320:	f7ff fb34 	bl	800198c <CppMain>
 8002324:	e7fc      	b.n	8002320 <main+0x28>
 8002326:	46c0      	nop			; (mov r8, r8)
 8002328:	20001120 	.word	0x20001120

0800232c <delayMicroseconds>:
/**
 * Delays the program for a given value in microseconds and then returns to operaiton
 * @param us
 */
 void delayMicroseconds (uint16_t us)
{
 800232c:	b580      	push	{r7, lr}
 800232e:	b082      	sub	sp, #8
 8002330:	af00      	add	r7, sp, #0
 8002332:	0002      	movs	r2, r0
 8002334:	1dbb      	adds	r3, r7, #6
 8002336:	801a      	strh	r2, [r3, #0]
    __HAL_TIM_SET_COUNTER(&htim2,0);  // set the counter value a 0
 8002338:	4b07      	ldr	r3, [pc, #28]	; (8002358 <delayMicroseconds+0x2c>)
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	2200      	movs	r2, #0
 800233e:	625a      	str	r2, [r3, #36]	; 0x24
    while (__HAL_TIM_GET_COUNTER(&htim2) < us);  // wait for the counter to reach the us input in the parameter
 8002340:	46c0      	nop			; (mov r8, r8)
 8002342:	4b05      	ldr	r3, [pc, #20]	; (8002358 <delayMicroseconds+0x2c>)
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002348:	1dbb      	adds	r3, r7, #6
 800234a:	881b      	ldrh	r3, [r3, #0]
 800234c:	429a      	cmp	r2, r3
 800234e:	d3f8      	bcc.n	8002342 <delayMicroseconds+0x16>
}
 8002350:	46c0      	nop			; (mov r8, r8)
 8002352:	46bd      	mov	sp, r7
 8002354:	b002      	add	sp, #8
 8002356:	bd80      	pop	{r7, pc}
 8002358:	20001120 	.word	0x20001120

0800235c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800235c:	b590      	push	{r4, r7, lr}
 800235e:	b09d      	sub	sp, #116	; 0x74
 8002360:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002362:	2438      	movs	r4, #56	; 0x38
 8002364:	193b      	adds	r3, r7, r4
 8002366:	0018      	movs	r0, r3
 8002368:	2338      	movs	r3, #56	; 0x38
 800236a:	001a      	movs	r2, r3
 800236c:	2100      	movs	r1, #0
 800236e:	f003 fbd6 	bl	8005b1e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002372:	2324      	movs	r3, #36	; 0x24
 8002374:	18fb      	adds	r3, r7, r3
 8002376:	0018      	movs	r0, r3
 8002378:	2314      	movs	r3, #20
 800237a:	001a      	movs	r2, r3
 800237c:	2100      	movs	r1, #0
 800237e:	f003 fbce 	bl	8005b1e <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002382:	003b      	movs	r3, r7
 8002384:	0018      	movs	r0, r3
 8002386:	2324      	movs	r3, #36	; 0x24
 8002388:	001a      	movs	r2, r3
 800238a:	2100      	movs	r1, #0
 800238c:	f003 fbc7 	bl	8005b1e <memset>

  /** Configure the main internal regulator output voltage 
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002390:	4b27      	ldr	r3, [pc, #156]	; (8002430 <SystemClock_Config+0xd4>)
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	4a27      	ldr	r2, [pc, #156]	; (8002434 <SystemClock_Config+0xd8>)
 8002396:	401a      	ands	r2, r3
 8002398:	4b25      	ldr	r3, [pc, #148]	; (8002430 <SystemClock_Config+0xd4>)
 800239a:	2180      	movs	r1, #128	; 0x80
 800239c:	0109      	lsls	r1, r1, #4
 800239e:	430a      	orrs	r2, r1
 80023a0:	601a      	str	r2, [r3, #0]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSI48;
 80023a2:	0021      	movs	r1, r4
 80023a4:	187b      	adds	r3, r7, r1
 80023a6:	2222      	movs	r2, #34	; 0x22
 80023a8:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80023aa:	187b      	adds	r3, r7, r1
 80023ac:	2201      	movs	r2, #1
 80023ae:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80023b0:	187b      	adds	r3, r7, r1
 80023b2:	2210      	movs	r2, #16
 80023b4:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 80023b6:	187b      	adds	r3, r7, r1
 80023b8:	2201      	movs	r2, #1
 80023ba:	619a      	str	r2, [r3, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80023bc:	187b      	adds	r3, r7, r1
 80023be:	2200      	movs	r2, #0
 80023c0:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80023c2:	187b      	adds	r3, r7, r1
 80023c4:	0018      	movs	r0, r3
 80023c6:	f001 fc4b 	bl	8003c60 <HAL_RCC_OscConfig>
 80023ca:	1e03      	subs	r3, r0, #0
 80023cc:	d001      	beq.n	80023d2 <SystemClock_Config+0x76>
  {
    Error_Handler();
 80023ce:	f000 f979 	bl	80026c4 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80023d2:	2124      	movs	r1, #36	; 0x24
 80023d4:	187b      	adds	r3, r7, r1
 80023d6:	220f      	movs	r2, #15
 80023d8:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80023da:	187b      	adds	r3, r7, r1
 80023dc:	2201      	movs	r2, #1
 80023de:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80023e0:	187b      	adds	r3, r7, r1
 80023e2:	2200      	movs	r2, #0
 80023e4:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80023e6:	187b      	adds	r3, r7, r1
 80023e8:	2200      	movs	r2, #0
 80023ea:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80023ec:	187b      	adds	r3, r7, r1
 80023ee:	2200      	movs	r2, #0
 80023f0:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80023f2:	187b      	adds	r3, r7, r1
 80023f4:	2100      	movs	r1, #0
 80023f6:	0018      	movs	r0, r3
 80023f8:	f001 fff2 	bl	80043e0 <HAL_RCC_ClockConfig>
 80023fc:	1e03      	subs	r3, r0, #0
 80023fe:	d001      	beq.n	8002404 <SystemClock_Config+0xa8>
  {
    Error_Handler();
 8002400:	f000 f960 	bl	80026c4 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_USB;
 8002404:	003b      	movs	r3, r7
 8002406:	2241      	movs	r2, #65	; 0x41
 8002408:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 800240a:	003b      	movs	r3, r7
 800240c:	2200      	movs	r2, #0
 800240e:	60da      	str	r2, [r3, #12]
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 8002410:	003b      	movs	r3, r7
 8002412:	2280      	movs	r2, #128	; 0x80
 8002414:	04d2      	lsls	r2, r2, #19
 8002416:	621a      	str	r2, [r3, #32]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002418:	003b      	movs	r3, r7
 800241a:	0018      	movs	r0, r3
 800241c:	f002 f9c4 	bl	80047a8 <HAL_RCCEx_PeriphCLKConfig>
 8002420:	1e03      	subs	r3, r0, #0
 8002422:	d001      	beq.n	8002428 <SystemClock_Config+0xcc>
  {
    Error_Handler();
 8002424:	f000 f94e 	bl	80026c4 <Error_Handler>
  }
}
 8002428:	46c0      	nop			; (mov r8, r8)
 800242a:	46bd      	mov	sp, r7
 800242c:	b01d      	add	sp, #116	; 0x74
 800242e:	bd90      	pop	{r4, r7, pc}
 8002430:	40007000 	.word	0x40007000
 8002434:	ffffe7ff 	.word	0xffffe7ff

08002438 <MX_ADC_Init>:
  * @brief ADC Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC_Init(void)
{
 8002438:	b580      	push	{r7, lr}
 800243a:	af00      	add	r7, sp, #0
  /* USER CODE END ADC_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion) 
  */
  hadc.Instance = ADC1;
 800243c:	4b21      	ldr	r3, [pc, #132]	; (80024c4 <MX_ADC_Init+0x8c>)
 800243e:	4a22      	ldr	r2, [pc, #136]	; (80024c8 <MX_ADC_Init+0x90>)
 8002440:	601a      	str	r2, [r3, #0]
  hadc.Init.OversamplingMode = DISABLE;
 8002442:	4b20      	ldr	r3, [pc, #128]	; (80024c4 <MX_ADC_Init+0x8c>)
 8002444:	2200      	movs	r2, #0
 8002446:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
 8002448:	4b1e      	ldr	r3, [pc, #120]	; (80024c4 <MX_ADC_Init+0x8c>)
 800244a:	22c0      	movs	r2, #192	; 0xc0
 800244c:	0612      	lsls	r2, r2, #24
 800244e:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 8002450:	4b1c      	ldr	r3, [pc, #112]	; (80024c4 <MX_ADC_Init+0x8c>)
 8002452:	2200      	movs	r2, #0
 8002454:	609a      	str	r2, [r3, #8]
  hadc.Init.SamplingTime = ADC_SAMPLETIME_12CYCLES_5;
 8002456:	4b1b      	ldr	r3, [pc, #108]	; (80024c4 <MX_ADC_Init+0x8c>)
 8002458:	2203      	movs	r2, #3
 800245a:	639a      	str	r2, [r3, #56]	; 0x38
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 800245c:	4b19      	ldr	r3, [pc, #100]	; (80024c4 <MX_ADC_Init+0x8c>)
 800245e:	2201      	movs	r2, #1
 8002460:	611a      	str	r2, [r3, #16]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002462:	4b18      	ldr	r3, [pc, #96]	; (80024c4 <MX_ADC_Init+0x8c>)
 8002464:	2200      	movs	r2, #0
 8002466:	60da      	str	r2, [r3, #12]
  hadc.Init.ContinuousConvMode = DISABLE;
 8002468:	4b16      	ldr	r3, [pc, #88]	; (80024c4 <MX_ADC_Init+0x8c>)
 800246a:	2220      	movs	r2, #32
 800246c:	2100      	movs	r1, #0
 800246e:	5499      	strb	r1, [r3, r2]
  hadc.Init.DiscontinuousConvMode = DISABLE;
 8002470:	4b14      	ldr	r3, [pc, #80]	; (80024c4 <MX_ADC_Init+0x8c>)
 8002472:	2221      	movs	r2, #33	; 0x21
 8002474:	2100      	movs	r1, #0
 8002476:	5499      	strb	r1, [r3, r2]
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8002478:	4b12      	ldr	r3, [pc, #72]	; (80024c4 <MX_ADC_Init+0x8c>)
 800247a:	2200      	movs	r2, #0
 800247c:	629a      	str	r2, [r3, #40]	; 0x28
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800247e:	4b11      	ldr	r3, [pc, #68]	; (80024c4 <MX_ADC_Init+0x8c>)
 8002480:	22c2      	movs	r2, #194	; 0xc2
 8002482:	32ff      	adds	r2, #255	; 0xff
 8002484:	625a      	str	r2, [r3, #36]	; 0x24
  hadc.Init.DMAContinuousRequests = DISABLE;
 8002486:	4b0f      	ldr	r3, [pc, #60]	; (80024c4 <MX_ADC_Init+0x8c>)
 8002488:	222c      	movs	r2, #44	; 0x2c
 800248a:	2100      	movs	r1, #0
 800248c:	5499      	strb	r1, [r3, r2]
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800248e:	4b0d      	ldr	r3, [pc, #52]	; (80024c4 <MX_ADC_Init+0x8c>)
 8002490:	2204      	movs	r2, #4
 8002492:	615a      	str	r2, [r3, #20]
  hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8002494:	4b0b      	ldr	r3, [pc, #44]	; (80024c4 <MX_ADC_Init+0x8c>)
 8002496:	2200      	movs	r2, #0
 8002498:	631a      	str	r2, [r3, #48]	; 0x30
  hadc.Init.LowPowerAutoWait = DISABLE;
 800249a:	4b0a      	ldr	r3, [pc, #40]	; (80024c4 <MX_ADC_Init+0x8c>)
 800249c:	2200      	movs	r2, #0
 800249e:	619a      	str	r2, [r3, #24]
  hadc.Init.LowPowerFrequencyMode = DISABLE;
 80024a0:	4b08      	ldr	r3, [pc, #32]	; (80024c4 <MX_ADC_Init+0x8c>)
 80024a2:	2200      	movs	r2, #0
 80024a4:	635a      	str	r2, [r3, #52]	; 0x34
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 80024a6:	4b07      	ldr	r3, [pc, #28]	; (80024c4 <MX_ADC_Init+0x8c>)
 80024a8:	2200      	movs	r2, #0
 80024aa:	61da      	str	r2, [r3, #28]
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 80024ac:	4b05      	ldr	r3, [pc, #20]	; (80024c4 <MX_ADC_Init+0x8c>)
 80024ae:	0018      	movs	r0, r3
 80024b0:	f000 fb34 	bl	8002b1c <HAL_ADC_Init>
 80024b4:	1e03      	subs	r3, r0, #0
 80024b6:	d001      	beq.n	80024bc <MX_ADC_Init+0x84>
  {
    Error_Handler();
 80024b8:	f000 f904 	bl	80026c4 <Error_Handler>
  }
}
 80024bc:	46c0      	nop			; (mov r8, r8)
 80024be:	46bd      	mov	sp, r7
 80024c0:	bd80      	pop	{r7, pc}
 80024c2:	46c0      	nop			; (mov r8, r8)
 80024c4:	20001450 	.word	0x20001450
 80024c8:	40012400 	.word	0x40012400

080024cc <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80024cc:	b580      	push	{r7, lr}
 80024ce:	b086      	sub	sp, #24
 80024d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80024d2:	2308      	movs	r3, #8
 80024d4:	18fb      	adds	r3, r7, r3
 80024d6:	0018      	movs	r0, r3
 80024d8:	2310      	movs	r3, #16
 80024da:	001a      	movs	r2, r3
 80024dc:	2100      	movs	r1, #0
 80024de:	f003 fb1e 	bl	8005b1e <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80024e2:	003b      	movs	r3, r7
 80024e4:	0018      	movs	r0, r3
 80024e6:	2308      	movs	r3, #8
 80024e8:	001a      	movs	r2, r3
 80024ea:	2100      	movs	r1, #0
 80024ec:	f003 fb17 	bl	8005b1e <memset>

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80024f0:	4b1e      	ldr	r3, [pc, #120]	; (800256c <MX_TIM2_Init+0xa0>)
 80024f2:	2280      	movs	r2, #128	; 0x80
 80024f4:	05d2      	lsls	r2, r2, #23
 80024f6:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 16-1;
 80024f8:	4b1c      	ldr	r3, [pc, #112]	; (800256c <MX_TIM2_Init+0xa0>)
 80024fa:	220f      	movs	r2, #15
 80024fc:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80024fe:	4b1b      	ldr	r3, [pc, #108]	; (800256c <MX_TIM2_Init+0xa0>)
 8002500:	2200      	movs	r2, #0
 8002502:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 0xffff-1;
 8002504:	4b19      	ldr	r3, [pc, #100]	; (800256c <MX_TIM2_Init+0xa0>)
 8002506:	4a1a      	ldr	r2, [pc, #104]	; (8002570 <MX_TIM2_Init+0xa4>)
 8002508:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800250a:	4b18      	ldr	r3, [pc, #96]	; (800256c <MX_TIM2_Init+0xa0>)
 800250c:	2200      	movs	r2, #0
 800250e:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002510:	4b16      	ldr	r3, [pc, #88]	; (800256c <MX_TIM2_Init+0xa0>)
 8002512:	2200      	movs	r2, #0
 8002514:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002516:	4b15      	ldr	r3, [pc, #84]	; (800256c <MX_TIM2_Init+0xa0>)
 8002518:	0018      	movs	r0, r3
 800251a:	f002 faa9 	bl	8004a70 <HAL_TIM_Base_Init>
 800251e:	1e03      	subs	r3, r0, #0
 8002520:	d001      	beq.n	8002526 <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 8002522:	f000 f8cf 	bl	80026c4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002526:	2108      	movs	r1, #8
 8002528:	187b      	adds	r3, r7, r1
 800252a:	2280      	movs	r2, #128	; 0x80
 800252c:	0152      	lsls	r2, r2, #5
 800252e:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002530:	187a      	adds	r2, r7, r1
 8002532:	4b0e      	ldr	r3, [pc, #56]	; (800256c <MX_TIM2_Init+0xa0>)
 8002534:	0011      	movs	r1, r2
 8002536:	0018      	movs	r0, r3
 8002538:	f002 fae8 	bl	8004b0c <HAL_TIM_ConfigClockSource>
 800253c:	1e03      	subs	r3, r0, #0
 800253e:	d001      	beq.n	8002544 <MX_TIM2_Init+0x78>
  {
    Error_Handler();
 8002540:	f000 f8c0 	bl	80026c4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002544:	003b      	movs	r3, r7
 8002546:	2200      	movs	r2, #0
 8002548:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800254a:	003b      	movs	r3, r7
 800254c:	2200      	movs	r2, #0
 800254e:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002550:	003a      	movs	r2, r7
 8002552:	4b06      	ldr	r3, [pc, #24]	; (800256c <MX_TIM2_Init+0xa0>)
 8002554:	0011      	movs	r1, r2
 8002556:	0018      	movs	r0, r3
 8002558:	f002 fc84 	bl	8004e64 <HAL_TIMEx_MasterConfigSynchronization>
 800255c:	1e03      	subs	r3, r0, #0
 800255e:	d001      	beq.n	8002564 <MX_TIM2_Init+0x98>
  {
    Error_Handler();
 8002560:	f000 f8b0 	bl	80026c4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8002564:	46c0      	nop			; (mov r8, r8)
 8002566:	46bd      	mov	sp, r7
 8002568:	b006      	add	sp, #24
 800256a:	bd80      	pop	{r7, pc}
 800256c:	20001120 	.word	0x20001120
 8002570:	0000fffe 	.word	0x0000fffe

08002574 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8002574:	b580      	push	{r7, lr}
 8002576:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002578:	4b14      	ldr	r3, [pc, #80]	; (80025cc <MX_USART1_UART_Init+0x58>)
 800257a:	4a15      	ldr	r2, [pc, #84]	; (80025d0 <MX_USART1_UART_Init+0x5c>)
 800257c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800257e:	4b13      	ldr	r3, [pc, #76]	; (80025cc <MX_USART1_UART_Init+0x58>)
 8002580:	22e1      	movs	r2, #225	; 0xe1
 8002582:	0252      	lsls	r2, r2, #9
 8002584:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002586:	4b11      	ldr	r3, [pc, #68]	; (80025cc <MX_USART1_UART_Init+0x58>)
 8002588:	2200      	movs	r2, #0
 800258a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800258c:	4b0f      	ldr	r3, [pc, #60]	; (80025cc <MX_USART1_UART_Init+0x58>)
 800258e:	2200      	movs	r2, #0
 8002590:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002592:	4b0e      	ldr	r3, [pc, #56]	; (80025cc <MX_USART1_UART_Init+0x58>)
 8002594:	2200      	movs	r2, #0
 8002596:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002598:	4b0c      	ldr	r3, [pc, #48]	; (80025cc <MX_USART1_UART_Init+0x58>)
 800259a:	220c      	movs	r2, #12
 800259c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800259e:	4b0b      	ldr	r3, [pc, #44]	; (80025cc <MX_USART1_UART_Init+0x58>)
 80025a0:	2200      	movs	r2, #0
 80025a2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80025a4:	4b09      	ldr	r3, [pc, #36]	; (80025cc <MX_USART1_UART_Init+0x58>)
 80025a6:	2200      	movs	r2, #0
 80025a8:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80025aa:	4b08      	ldr	r3, [pc, #32]	; (80025cc <MX_USART1_UART_Init+0x58>)
 80025ac:	2200      	movs	r2, #0
 80025ae:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80025b0:	4b06      	ldr	r3, [pc, #24]	; (80025cc <MX_USART1_UART_Init+0x58>)
 80025b2:	2200      	movs	r2, #0
 80025b4:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80025b6:	4b05      	ldr	r3, [pc, #20]	; (80025cc <MX_USART1_UART_Init+0x58>)
 80025b8:	0018      	movs	r0, r3
 80025ba:	f002 fc97 	bl	8004eec <HAL_UART_Init>
 80025be:	1e03      	subs	r3, r0, #0
 80025c0:	d001      	beq.n	80025c6 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 80025c2:	f000 f87f 	bl	80026c4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80025c6:	46c0      	nop			; (mov r8, r8)
 80025c8:	46bd      	mov	sp, r7
 80025ca:	bd80      	pop	{r7, pc}
 80025cc:	20001090 	.word	0x20001090
 80025d0:	40013800 	.word	0x40013800

080025d4 <MX_USB_PCD_Init>:
  * @brief USB Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_PCD_Init(void)
{
 80025d4:	b580      	push	{r7, lr}
 80025d6:	af00      	add	r7, sp, #0
  /* USER CODE END USB_Init 0 */

  /* USER CODE BEGIN USB_Init 1 */

  /* USER CODE END USB_Init 1 */
  hpcd_USB_FS.Instance = USB;
 80025d8:	4b0f      	ldr	r3, [pc, #60]	; (8002618 <MX_USB_PCD_Init+0x44>)
 80025da:	4a10      	ldr	r2, [pc, #64]	; (800261c <MX_USB_PCD_Init+0x48>)
 80025dc:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 80025de:	4b0e      	ldr	r3, [pc, #56]	; (8002618 <MX_USB_PCD_Init+0x44>)
 80025e0:	2208      	movs	r2, #8
 80025e2:	605a      	str	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 80025e4:	4b0c      	ldr	r3, [pc, #48]	; (8002618 <MX_USB_PCD_Init+0x44>)
 80025e6:	2202      	movs	r2, #2
 80025e8:	609a      	str	r2, [r3, #8]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 80025ea:	4b0b      	ldr	r3, [pc, #44]	; (8002618 <MX_USB_PCD_Init+0x44>)
 80025ec:	2202      	movs	r2, #2
 80025ee:	611a      	str	r2, [r3, #16]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 80025f0:	4b09      	ldr	r3, [pc, #36]	; (8002618 <MX_USB_PCD_Init+0x44>)
 80025f2:	2200      	movs	r2, #0
 80025f4:	619a      	str	r2, [r3, #24]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 80025f6:	4b08      	ldr	r3, [pc, #32]	; (8002618 <MX_USB_PCD_Init+0x44>)
 80025f8:	2200      	movs	r2, #0
 80025fa:	61da      	str	r2, [r3, #28]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 80025fc:	4b06      	ldr	r3, [pc, #24]	; (8002618 <MX_USB_PCD_Init+0x44>)
 80025fe:	2200      	movs	r2, #0
 8002600:	621a      	str	r2, [r3, #32]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 8002602:	4b05      	ldr	r3, [pc, #20]	; (8002618 <MX_USB_PCD_Init+0x44>)
 8002604:	0018      	movs	r0, r3
 8002606:	f001 f9f1 	bl	80039ec <HAL_PCD_Init>
 800260a:	1e03      	subs	r3, r0, #0
 800260c:	d001      	beq.n	8002612 <MX_USB_PCD_Init+0x3e>
  {
    Error_Handler();
 800260e:	f000 f859 	bl	80026c4 <Error_Handler>
  }
  /* USER CODE BEGIN USB_Init 2 */

  /* USER CODE END USB_Init 2 */

}
 8002612:	46c0      	nop			; (mov r8, r8)
 8002614:	46bd      	mov	sp, r7
 8002616:	bd80      	pop	{r7, pc}
 8002618:	2000115c 	.word	0x2000115c
 800261c:	40005c00 	.word	0x40005c00

08002620 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002620:	b590      	push	{r4, r7, lr}
 8002622:	b089      	sub	sp, #36	; 0x24
 8002624:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002626:	240c      	movs	r4, #12
 8002628:	193b      	adds	r3, r7, r4
 800262a:	0018      	movs	r0, r3
 800262c:	2314      	movs	r3, #20
 800262e:	001a      	movs	r2, r3
 8002630:	2100      	movs	r1, #0
 8002632:	f003 fa74 	bl	8005b1e <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002636:	4b20      	ldr	r3, [pc, #128]	; (80026b8 <MX_GPIO_Init+0x98>)
 8002638:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800263a:	4b1f      	ldr	r3, [pc, #124]	; (80026b8 <MX_GPIO_Init+0x98>)
 800263c:	2180      	movs	r1, #128	; 0x80
 800263e:	430a      	orrs	r2, r1
 8002640:	62da      	str	r2, [r3, #44]	; 0x2c
 8002642:	4b1d      	ldr	r3, [pc, #116]	; (80026b8 <MX_GPIO_Init+0x98>)
 8002644:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002646:	2280      	movs	r2, #128	; 0x80
 8002648:	4013      	ands	r3, r2
 800264a:	60bb      	str	r3, [r7, #8]
 800264c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800264e:	4b1a      	ldr	r3, [pc, #104]	; (80026b8 <MX_GPIO_Init+0x98>)
 8002650:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002652:	4b19      	ldr	r3, [pc, #100]	; (80026b8 <MX_GPIO_Init+0x98>)
 8002654:	2101      	movs	r1, #1
 8002656:	430a      	orrs	r2, r1
 8002658:	62da      	str	r2, [r3, #44]	; 0x2c
 800265a:	4b17      	ldr	r3, [pc, #92]	; (80026b8 <MX_GPIO_Init+0x98>)
 800265c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800265e:	2201      	movs	r2, #1
 8002660:	4013      	ands	r3, r2
 8002662:	607b      	str	r3, [r7, #4]
 8002664:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002666:	4b14      	ldr	r3, [pc, #80]	; (80026b8 <MX_GPIO_Init+0x98>)
 8002668:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800266a:	4b13      	ldr	r3, [pc, #76]	; (80026b8 <MX_GPIO_Init+0x98>)
 800266c:	2102      	movs	r1, #2
 800266e:	430a      	orrs	r2, r1
 8002670:	62da      	str	r2, [r3, #44]	; 0x2c
 8002672:	4b11      	ldr	r3, [pc, #68]	; (80026b8 <MX_GPIO_Init+0x98>)
 8002674:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002676:	2202      	movs	r2, #2
 8002678:	4013      	ands	r3, r2
 800267a:	603b      	str	r3, [r7, #0]
 800267c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13 
 800267e:	490f      	ldr	r1, [pc, #60]	; (80026bc <MX_GPIO_Init+0x9c>)
 8002680:	4b0f      	ldr	r3, [pc, #60]	; (80026c0 <MX_GPIO_Init+0xa0>)
 8002682:	2200      	movs	r2, #0
 8002684:	0018      	movs	r0, r3
 8002686:	f001 f994 	bl	80039b2 <HAL_GPIO_WritePin>
                          |GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_RESET);

  /*Configure GPIO pins : PB10 PB11 PB12 PB13 
                           PB14 PB15 PB4 PB5 
                           PB6 PB7 PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13 
 800268a:	0021      	movs	r1, r4
 800268c:	187b      	adds	r3, r7, r1
 800268e:	4a0b      	ldr	r2, [pc, #44]	; (80026bc <MX_GPIO_Init+0x9c>)
 8002690:	601a      	str	r2, [r3, #0]
                          |GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_4|GPIO_PIN_5 
                          |GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002692:	187b      	adds	r3, r7, r1
 8002694:	2201      	movs	r2, #1
 8002696:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002698:	187b      	adds	r3, r7, r1
 800269a:	2200      	movs	r2, #0
 800269c:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800269e:	187b      	adds	r3, r7, r1
 80026a0:	2200      	movs	r2, #0
 80026a2:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80026a4:	187b      	adds	r3, r7, r1
 80026a6:	4a06      	ldr	r2, [pc, #24]	; (80026c0 <MX_GPIO_Init+0xa0>)
 80026a8:	0019      	movs	r1, r3
 80026aa:	0010      	movs	r0, r2
 80026ac:	f000 ffee 	bl	800368c <HAL_GPIO_Init>

}
 80026b0:	46c0      	nop			; (mov r8, r8)
 80026b2:	46bd      	mov	sp, r7
 80026b4:	b009      	add	sp, #36	; 0x24
 80026b6:	bd90      	pop	{r4, r7, pc}
 80026b8:	40021000 	.word	0x40021000
 80026bc:	0000fff0 	.word	0x0000fff0
 80026c0:	50000400 	.word	0x50000400

080026c4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80026c4:	b580      	push	{r7, lr}
 80026c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80026c8:	46c0      	nop			; (mov r8, r8)
 80026ca:	46bd      	mov	sp, r7
 80026cc:	bd80      	pop	{r7, pc}
	...

080026d0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80026d0:	b580      	push	{r7, lr}
 80026d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80026d4:	4b07      	ldr	r3, [pc, #28]	; (80026f4 <HAL_MspInit+0x24>)
 80026d6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80026d8:	4b06      	ldr	r3, [pc, #24]	; (80026f4 <HAL_MspInit+0x24>)
 80026da:	2101      	movs	r1, #1
 80026dc:	430a      	orrs	r2, r1
 80026de:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 80026e0:	4b04      	ldr	r3, [pc, #16]	; (80026f4 <HAL_MspInit+0x24>)
 80026e2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80026e4:	4b03      	ldr	r3, [pc, #12]	; (80026f4 <HAL_MspInit+0x24>)
 80026e6:	2180      	movs	r1, #128	; 0x80
 80026e8:	0549      	lsls	r1, r1, #21
 80026ea:	430a      	orrs	r2, r1
 80026ec:	639a      	str	r2, [r3, #56]	; 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80026ee:	46c0      	nop			; (mov r8, r8)
 80026f0:	46bd      	mov	sp, r7
 80026f2:	bd80      	pop	{r7, pc}
 80026f4:	40021000 	.word	0x40021000

080026f8 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80026f8:	b580      	push	{r7, lr}
 80026fa:	b088      	sub	sp, #32
 80026fc:	af00      	add	r7, sp, #0
 80026fe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002700:	230c      	movs	r3, #12
 8002702:	18fb      	adds	r3, r7, r3
 8002704:	0018      	movs	r0, r3
 8002706:	2314      	movs	r3, #20
 8002708:	001a      	movs	r2, r3
 800270a:	2100      	movs	r1, #0
 800270c:	f003 fa07 	bl	8005b1e <memset>
  if(hadc->Instance==ADC1)
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	4a15      	ldr	r2, [pc, #84]	; (800276c <HAL_ADC_MspInit+0x74>)
 8002716:	4293      	cmp	r3, r2
 8002718:	d123      	bne.n	8002762 <HAL_ADC_MspInit+0x6a>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800271a:	4b15      	ldr	r3, [pc, #84]	; (8002770 <HAL_ADC_MspInit+0x78>)
 800271c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800271e:	4b14      	ldr	r3, [pc, #80]	; (8002770 <HAL_ADC_MspInit+0x78>)
 8002720:	2180      	movs	r1, #128	; 0x80
 8002722:	0089      	lsls	r1, r1, #2
 8002724:	430a      	orrs	r2, r1
 8002726:	635a      	str	r2, [r3, #52]	; 0x34
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002728:	4b11      	ldr	r3, [pc, #68]	; (8002770 <HAL_ADC_MspInit+0x78>)
 800272a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800272c:	4b10      	ldr	r3, [pc, #64]	; (8002770 <HAL_ADC_MspInit+0x78>)
 800272e:	2101      	movs	r1, #1
 8002730:	430a      	orrs	r2, r1
 8002732:	62da      	str	r2, [r3, #44]	; 0x2c
 8002734:	4b0e      	ldr	r3, [pc, #56]	; (8002770 <HAL_ADC_MspInit+0x78>)
 8002736:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002738:	2201      	movs	r2, #1
 800273a:	4013      	ands	r3, r2
 800273c:	60bb      	str	r3, [r7, #8]
 800273e:	68bb      	ldr	r3, [r7, #8]
    PA0     ------> ADC_IN0
    PA1     ------> ADC_IN1
    PA2     ------> ADC_IN2
    PA3     ------> ADC_IN3 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8002740:	210c      	movs	r1, #12
 8002742:	187b      	adds	r3, r7, r1
 8002744:	220f      	movs	r2, #15
 8002746:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002748:	187b      	adds	r3, r7, r1
 800274a:	2203      	movs	r2, #3
 800274c:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800274e:	187b      	adds	r3, r7, r1
 8002750:	2200      	movs	r2, #0
 8002752:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002754:	187a      	adds	r2, r7, r1
 8002756:	23a0      	movs	r3, #160	; 0xa0
 8002758:	05db      	lsls	r3, r3, #23
 800275a:	0011      	movs	r1, r2
 800275c:	0018      	movs	r0, r3
 800275e:	f000 ff95 	bl	800368c <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8002762:	46c0      	nop			; (mov r8, r8)
 8002764:	46bd      	mov	sp, r7
 8002766:	b008      	add	sp, #32
 8002768:	bd80      	pop	{r7, pc}
 800276a:	46c0      	nop			; (mov r8, r8)
 800276c:	40012400 	.word	0x40012400
 8002770:	40021000 	.word	0x40021000

08002774 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002774:	b580      	push	{r7, lr}
 8002776:	b082      	sub	sp, #8
 8002778:	af00      	add	r7, sp, #0
 800277a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	681a      	ldr	r2, [r3, #0]
 8002780:	2380      	movs	r3, #128	; 0x80
 8002782:	05db      	lsls	r3, r3, #23
 8002784:	429a      	cmp	r2, r3
 8002786:	d105      	bne.n	8002794 <HAL_TIM_Base_MspInit+0x20>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002788:	4b04      	ldr	r3, [pc, #16]	; (800279c <HAL_TIM_Base_MspInit+0x28>)
 800278a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800278c:	4b03      	ldr	r3, [pc, #12]	; (800279c <HAL_TIM_Base_MspInit+0x28>)
 800278e:	2101      	movs	r1, #1
 8002790:	430a      	orrs	r2, r1
 8002792:	639a      	str	r2, [r3, #56]	; 0x38
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8002794:	46c0      	nop			; (mov r8, r8)
 8002796:	46bd      	mov	sp, r7
 8002798:	b002      	add	sp, #8
 800279a:	bd80      	pop	{r7, pc}
 800279c:	40021000 	.word	0x40021000

080027a0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80027a0:	b580      	push	{r7, lr}
 80027a2:	b088      	sub	sp, #32
 80027a4:	af00      	add	r7, sp, #0
 80027a6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80027a8:	230c      	movs	r3, #12
 80027aa:	18fb      	adds	r3, r7, r3
 80027ac:	0018      	movs	r0, r3
 80027ae:	2314      	movs	r3, #20
 80027b0:	001a      	movs	r2, r3
 80027b2:	2100      	movs	r1, #0
 80027b4:	f003 f9b3 	bl	8005b1e <memset>
  if(huart->Instance==USART1)
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	4a18      	ldr	r2, [pc, #96]	; (8002820 <HAL_UART_MspInit+0x80>)
 80027be:	4293      	cmp	r3, r2
 80027c0:	d12a      	bne.n	8002818 <HAL_UART_MspInit+0x78>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80027c2:	4b18      	ldr	r3, [pc, #96]	; (8002824 <HAL_UART_MspInit+0x84>)
 80027c4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80027c6:	4b17      	ldr	r3, [pc, #92]	; (8002824 <HAL_UART_MspInit+0x84>)
 80027c8:	2180      	movs	r1, #128	; 0x80
 80027ca:	01c9      	lsls	r1, r1, #7
 80027cc:	430a      	orrs	r2, r1
 80027ce:	635a      	str	r2, [r3, #52]	; 0x34
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80027d0:	4b14      	ldr	r3, [pc, #80]	; (8002824 <HAL_UART_MspInit+0x84>)
 80027d2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80027d4:	4b13      	ldr	r3, [pc, #76]	; (8002824 <HAL_UART_MspInit+0x84>)
 80027d6:	2101      	movs	r1, #1
 80027d8:	430a      	orrs	r2, r1
 80027da:	62da      	str	r2, [r3, #44]	; 0x2c
 80027dc:	4b11      	ldr	r3, [pc, #68]	; (8002824 <HAL_UART_MspInit+0x84>)
 80027de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80027e0:	2201      	movs	r2, #1
 80027e2:	4013      	ands	r3, r2
 80027e4:	60bb      	str	r3, [r7, #8]
 80027e6:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration    
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80027e8:	210c      	movs	r1, #12
 80027ea:	187b      	adds	r3, r7, r1
 80027ec:	22c0      	movs	r2, #192	; 0xc0
 80027ee:	00d2      	lsls	r2, r2, #3
 80027f0:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80027f2:	187b      	adds	r3, r7, r1
 80027f4:	2202      	movs	r2, #2
 80027f6:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027f8:	187b      	adds	r3, r7, r1
 80027fa:	2200      	movs	r2, #0
 80027fc:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80027fe:	187b      	adds	r3, r7, r1
 8002800:	2203      	movs	r2, #3
 8002802:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
 8002804:	187b      	adds	r3, r7, r1
 8002806:	2204      	movs	r2, #4
 8002808:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800280a:	187a      	adds	r2, r7, r1
 800280c:	23a0      	movs	r3, #160	; 0xa0
 800280e:	05db      	lsls	r3, r3, #23
 8002810:	0011      	movs	r1, r2
 8002812:	0018      	movs	r0, r3
 8002814:	f000 ff3a 	bl	800368c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8002818:	46c0      	nop			; (mov r8, r8)
 800281a:	46bd      	mov	sp, r7
 800281c:	b008      	add	sp, #32
 800281e:	bd80      	pop	{r7, pc}
 8002820:	40013800 	.word	0x40013800
 8002824:	40021000 	.word	0x40021000

08002828 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8002828:	b580      	push	{r7, lr}
 800282a:	b082      	sub	sp, #8
 800282c:	af00      	add	r7, sp, #0
 800282e:	6078      	str	r0, [r7, #4]
  if(hpcd->Instance==USB)
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	4a06      	ldr	r2, [pc, #24]	; (8002850 <HAL_PCD_MspInit+0x28>)
 8002836:	4293      	cmp	r3, r2
 8002838:	d106      	bne.n	8002848 <HAL_PCD_MspInit+0x20>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 800283a:	4b06      	ldr	r3, [pc, #24]	; (8002854 <HAL_PCD_MspInit+0x2c>)
 800283c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800283e:	4b05      	ldr	r3, [pc, #20]	; (8002854 <HAL_PCD_MspInit+0x2c>)
 8002840:	2180      	movs	r1, #128	; 0x80
 8002842:	0409      	lsls	r1, r1, #16
 8002844:	430a      	orrs	r2, r1
 8002846:	639a      	str	r2, [r3, #56]	; 0x38
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }

}
 8002848:	46c0      	nop			; (mov r8, r8)
 800284a:	46bd      	mov	sp, r7
 800284c:	b002      	add	sp, #8
 800284e:	bd80      	pop	{r7, pc}
 8002850:	40005c00 	.word	0x40005c00
 8002854:	40021000 	.word	0x40021000

08002858 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002858:	b580      	push	{r7, lr}
 800285a:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 800285c:	46c0      	nop			; (mov r8, r8)
 800285e:	46bd      	mov	sp, r7
 8002860:	bd80      	pop	{r7, pc}

08002862 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002862:	b580      	push	{r7, lr}
 8002864:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002866:	e7fe      	b.n	8002866 <HardFault_Handler+0x4>

08002868 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002868:	b580      	push	{r7, lr}
 800286a:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 800286c:	46c0      	nop			; (mov r8, r8)
 800286e:	46bd      	mov	sp, r7
 8002870:	bd80      	pop	{r7, pc}

08002872 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002872:	b580      	push	{r7, lr}
 8002874:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002876:	46c0      	nop			; (mov r8, r8)
 8002878:	46bd      	mov	sp, r7
 800287a:	bd80      	pop	{r7, pc}

0800287c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800287c:	b580      	push	{r7, lr}
 800287e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002880:	f000 f90e 	bl	8002aa0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002884:	46c0      	nop			; (mov r8, r8)
 8002886:	46bd      	mov	sp, r7
 8002888:	bd80      	pop	{r7, pc}

0800288a <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800288a:	b580      	push	{r7, lr}
 800288c:	af00      	add	r7, sp, #0
	return 1;
 800288e:	2301      	movs	r3, #1
}
 8002890:	0018      	movs	r0, r3
 8002892:	46bd      	mov	sp, r7
 8002894:	bd80      	pop	{r7, pc}

08002896 <_kill>:

int _kill(int pid, int sig)
{
 8002896:	b580      	push	{r7, lr}
 8002898:	b082      	sub	sp, #8
 800289a:	af00      	add	r7, sp, #0
 800289c:	6078      	str	r0, [r7, #4]
 800289e:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80028a0:	f003 f8d8 	bl	8005a54 <__errno>
 80028a4:	0003      	movs	r3, r0
 80028a6:	2216      	movs	r2, #22
 80028a8:	601a      	str	r2, [r3, #0]
	return -1;
 80028aa:	2301      	movs	r3, #1
 80028ac:	425b      	negs	r3, r3
}
 80028ae:	0018      	movs	r0, r3
 80028b0:	46bd      	mov	sp, r7
 80028b2:	b002      	add	sp, #8
 80028b4:	bd80      	pop	{r7, pc}

080028b6 <_exit>:

void _exit (int status)
{
 80028b6:	b580      	push	{r7, lr}
 80028b8:	b082      	sub	sp, #8
 80028ba:	af00      	add	r7, sp, #0
 80028bc:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80028be:	2301      	movs	r3, #1
 80028c0:	425a      	negs	r2, r3
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	0011      	movs	r1, r2
 80028c6:	0018      	movs	r0, r3
 80028c8:	f7ff ffe5 	bl	8002896 <_kill>
	while (1) {}		/* Make sure we hang here */
 80028cc:	e7fe      	b.n	80028cc <_exit+0x16>
	...

080028d0 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 80028d0:	b580      	push	{r7, lr}
 80028d2:	b084      	sub	sp, #16
 80028d4:	af00      	add	r7, sp, #0
 80028d6:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 80028d8:	4b11      	ldr	r3, [pc, #68]	; (8002920 <_sbrk+0x50>)
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	2b00      	cmp	r3, #0
 80028de:	d102      	bne.n	80028e6 <_sbrk+0x16>
		heap_end = &end;
 80028e0:	4b0f      	ldr	r3, [pc, #60]	; (8002920 <_sbrk+0x50>)
 80028e2:	4a10      	ldr	r2, [pc, #64]	; (8002924 <_sbrk+0x54>)
 80028e4:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 80028e6:	4b0e      	ldr	r3, [pc, #56]	; (8002920 <_sbrk+0x50>)
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 80028ec:	4b0c      	ldr	r3, [pc, #48]	; (8002920 <_sbrk+0x50>)
 80028ee:	681a      	ldr	r2, [r3, #0]
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	18d3      	adds	r3, r2, r3
 80028f4:	466a      	mov	r2, sp
 80028f6:	4293      	cmp	r3, r2
 80028f8:	d907      	bls.n	800290a <_sbrk+0x3a>
	{
		errno = ENOMEM;
 80028fa:	f003 f8ab 	bl	8005a54 <__errno>
 80028fe:	0003      	movs	r3, r0
 8002900:	220c      	movs	r2, #12
 8002902:	601a      	str	r2, [r3, #0]
		return (caddr_t) -1;
 8002904:	2301      	movs	r3, #1
 8002906:	425b      	negs	r3, r3
 8002908:	e006      	b.n	8002918 <_sbrk+0x48>
	}

	heap_end += incr;
 800290a:	4b05      	ldr	r3, [pc, #20]	; (8002920 <_sbrk+0x50>)
 800290c:	681a      	ldr	r2, [r3, #0]
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	18d2      	adds	r2, r2, r3
 8002912:	4b03      	ldr	r3, [pc, #12]	; (8002920 <_sbrk+0x50>)
 8002914:	601a      	str	r2, [r3, #0]

	return (caddr_t) prev_heap_end;
 8002916:	68fb      	ldr	r3, [r7, #12]
}
 8002918:	0018      	movs	r0, r3
 800291a:	46bd      	mov	sp, r7
 800291c:	b004      	add	sp, #16
 800291e:	bd80      	pop	{r7, pc}
 8002920:	20001080 	.word	0x20001080
 8002924:	200014b8 	.word	0x200014b8

08002928 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002928:	b580      	push	{r7, lr}
 800292a:	af00      	add	r7, sp, #0
/*!< Set MSION bit */
  RCC->CR |= (uint32_t)0x00000100U;
 800292c:	4b17      	ldr	r3, [pc, #92]	; (800298c <SystemInit+0x64>)
 800292e:	681a      	ldr	r2, [r3, #0]
 8002930:	4b16      	ldr	r3, [pc, #88]	; (800298c <SystemInit+0x64>)
 8002932:	2180      	movs	r1, #128	; 0x80
 8002934:	0049      	lsls	r1, r1, #1
 8002936:	430a      	orrs	r2, r1
 8002938:	601a      	str	r2, [r3, #0]

  /*!< Reset SW[1:0], HPRE[3:0], PPRE1[2:0], PPRE2[2:0], MCOSEL[2:0] and MCOPRE[2:0] bits */
  RCC->CFGR &= (uint32_t) 0x88FF400CU;
 800293a:	4b14      	ldr	r3, [pc, #80]	; (800298c <SystemInit+0x64>)
 800293c:	68da      	ldr	r2, [r3, #12]
 800293e:	4b13      	ldr	r3, [pc, #76]	; (800298c <SystemInit+0x64>)
 8002940:	4913      	ldr	r1, [pc, #76]	; (8002990 <SystemInit+0x68>)
 8002942:	400a      	ands	r2, r1
 8002944:	60da      	str	r2, [r3, #12]

  /*!< Reset HSION, HSIDIVEN, HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFF6U;
 8002946:	4b11      	ldr	r3, [pc, #68]	; (800298c <SystemInit+0x64>)
 8002948:	681a      	ldr	r2, [r3, #0]
 800294a:	4b10      	ldr	r3, [pc, #64]	; (800298c <SystemInit+0x64>)
 800294c:	4911      	ldr	r1, [pc, #68]	; (8002994 <SystemInit+0x6c>)
 800294e:	400a      	ands	r2, r1
 8002950:	601a      	str	r2, [r3, #0]

  /*!< Reset HSI48ON  bit */
  RCC->CRRCR &= (uint32_t)0xFFFFFFFEU;
 8002952:	4b0e      	ldr	r3, [pc, #56]	; (800298c <SystemInit+0x64>)
 8002954:	689a      	ldr	r2, [r3, #8]
 8002956:	4b0d      	ldr	r3, [pc, #52]	; (800298c <SystemInit+0x64>)
 8002958:	2101      	movs	r1, #1
 800295a:	438a      	bics	r2, r1
 800295c:	609a      	str	r2, [r3, #8]

  /*!< Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFFU;
 800295e:	4b0b      	ldr	r3, [pc, #44]	; (800298c <SystemInit+0x64>)
 8002960:	681a      	ldr	r2, [r3, #0]
 8002962:	4b0a      	ldr	r3, [pc, #40]	; (800298c <SystemInit+0x64>)
 8002964:	490c      	ldr	r1, [pc, #48]	; (8002998 <SystemInit+0x70>)
 8002966:	400a      	ands	r2, r1
 8002968:	601a      	str	r2, [r3, #0]

  /*!< Reset PLLSRC, PLLMUL[3:0] and PLLDIV[1:0] bits */
  RCC->CFGR &= (uint32_t)0xFF02FFFFU;
 800296a:	4b08      	ldr	r3, [pc, #32]	; (800298c <SystemInit+0x64>)
 800296c:	68da      	ldr	r2, [r3, #12]
 800296e:	4b07      	ldr	r3, [pc, #28]	; (800298c <SystemInit+0x64>)
 8002970:	490a      	ldr	r1, [pc, #40]	; (800299c <SystemInit+0x74>)
 8002972:	400a      	ands	r2, r1
 8002974:	60da      	str	r2, [r3, #12]

  /*!< Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8002976:	4b05      	ldr	r3, [pc, #20]	; (800298c <SystemInit+0x64>)
 8002978:	2200      	movs	r2, #0
 800297a:	611a      	str	r2, [r3, #16]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800297c:	4b08      	ldr	r3, [pc, #32]	; (80029a0 <SystemInit+0x78>)
 800297e:	2280      	movs	r2, #128	; 0x80
 8002980:	0512      	lsls	r2, r2, #20
 8002982:	609a      	str	r2, [r3, #8]
#endif
}
 8002984:	46c0      	nop			; (mov r8, r8)
 8002986:	46bd      	mov	sp, r7
 8002988:	bd80      	pop	{r7, pc}
 800298a:	46c0      	nop			; (mov r8, r8)
 800298c:	40021000 	.word	0x40021000
 8002990:	88ff400c 	.word	0x88ff400c
 8002994:	fef6fff6 	.word	0xfef6fff6
 8002998:	fffbffff 	.word	0xfffbffff
 800299c:	ff02ffff 	.word	0xff02ffff
 80029a0:	e000ed00 	.word	0xe000ed00

080029a4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   r0, =_estack
 80029a4:	480d      	ldr	r0, [pc, #52]	; (80029dc <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80029a6:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  movs  r1, #0
 80029a8:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80029aa:	e003      	b.n	80029b4 <LoopCopyDataInit>

080029ac <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80029ac:	4b0c      	ldr	r3, [pc, #48]	; (80029e0 <LoopForever+0x6>)
  ldr  r3, [r3, r1]
 80029ae:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80029b0:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80029b2:	3104      	adds	r1, #4

080029b4 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr  r0, =_sdata
 80029b4:	480b      	ldr	r0, [pc, #44]	; (80029e4 <LoopForever+0xa>)
  ldr  r3, =_edata
 80029b6:	4b0c      	ldr	r3, [pc, #48]	; (80029e8 <LoopForever+0xe>)
  adds  r2, r0, r1
 80029b8:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80029ba:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80029bc:	d3f6      	bcc.n	80029ac <CopyDataInit>
  ldr  r2, =_sbss
 80029be:	4a0b      	ldr	r2, [pc, #44]	; (80029ec <LoopForever+0x12>)
  b  LoopFillZerobss
 80029c0:	e002      	b.n	80029c8 <LoopFillZerobss>

080029c2 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs  r3, #0
 80029c2:	2300      	movs	r3, #0
  str  r3, [r2]
 80029c4:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80029c6:	3204      	adds	r2, #4

080029c8 <LoopFillZerobss>:


LoopFillZerobss:
  ldr  r3, = _ebss
 80029c8:	4b09      	ldr	r3, [pc, #36]	; (80029f0 <LoopForever+0x16>)
  cmp  r2, r3
 80029ca:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80029cc:	d3f9      	bcc.n	80029c2 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 80029ce:	f7ff ffab 	bl	8002928 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80029d2:	f003 f845 	bl	8005a60 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80029d6:	f7ff fc8f 	bl	80022f8 <main>

080029da <LoopForever>:

LoopForever:
    b LoopForever
 80029da:	e7fe      	b.n	80029da <LoopForever>
  ldr   r0, =_estack
 80029dc:	20002000 	.word	0x20002000
  ldr  r3, =_sidata
 80029e0:	080065d4 	.word	0x080065d4
  ldr  r0, =_sdata
 80029e4:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80029e8:	200000b0 	.word	0x200000b0
  ldr  r2, =_sbss
 80029ec:	200000b0 	.word	0x200000b0
  ldr  r3, = _ebss
 80029f0:	200014b4 	.word	0x200014b4

080029f4 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80029f4:	e7fe      	b.n	80029f4 <ADC1_COMP_IRQHandler>
	...

080029f8 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80029f8:	b580      	push	{r7, lr}
 80029fa:	b082      	sub	sp, #8
 80029fc:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80029fe:	1dfb      	adds	r3, r7, #7
 8002a00:	2200      	movs	r2, #0
 8002a02:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8002a04:	4b0b      	ldr	r3, [pc, #44]	; (8002a34 <HAL_Init+0x3c>)
 8002a06:	681a      	ldr	r2, [r3, #0]
 8002a08:	4b0a      	ldr	r3, [pc, #40]	; (8002a34 <HAL_Init+0x3c>)
 8002a0a:	2140      	movs	r1, #64	; 0x40
 8002a0c:	430a      	orrs	r2, r1
 8002a0e:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002a10:	2000      	movs	r0, #0
 8002a12:	f000 f811 	bl	8002a38 <HAL_InitTick>
 8002a16:	1e03      	subs	r3, r0, #0
 8002a18:	d003      	beq.n	8002a22 <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 8002a1a:	1dfb      	adds	r3, r7, #7
 8002a1c:	2201      	movs	r2, #1
 8002a1e:	701a      	strb	r2, [r3, #0]
 8002a20:	e001      	b.n	8002a26 <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002a22:	f7ff fe55 	bl	80026d0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002a26:	1dfb      	adds	r3, r7, #7
 8002a28:	781b      	ldrb	r3, [r3, #0]
}
 8002a2a:	0018      	movs	r0, r3
 8002a2c:	46bd      	mov	sp, r7
 8002a2e:	b002      	add	sp, #8
 8002a30:	bd80      	pop	{r7, pc}
 8002a32:	46c0      	nop			; (mov r8, r8)
 8002a34:	40022000 	.word	0x40022000

08002a38 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002a38:	b590      	push	{r4, r7, lr}
 8002a3a:	b083      	sub	sp, #12
 8002a3c:	af00      	add	r7, sp, #0
 8002a3e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002a40:	4b14      	ldr	r3, [pc, #80]	; (8002a94 <HAL_InitTick+0x5c>)
 8002a42:	681c      	ldr	r4, [r3, #0]
 8002a44:	4b14      	ldr	r3, [pc, #80]	; (8002a98 <HAL_InitTick+0x60>)
 8002a46:	781b      	ldrb	r3, [r3, #0]
 8002a48:	0019      	movs	r1, r3
 8002a4a:	23fa      	movs	r3, #250	; 0xfa
 8002a4c:	0098      	lsls	r0, r3, #2
 8002a4e:	f7fd fb63 	bl	8000118 <__udivsi3>
 8002a52:	0003      	movs	r3, r0
 8002a54:	0019      	movs	r1, r3
 8002a56:	0020      	movs	r0, r4
 8002a58:	f7fd fb5e 	bl	8000118 <__udivsi3>
 8002a5c:	0003      	movs	r3, r0
 8002a5e:	0018      	movs	r0, r3
 8002a60:	f000 fe07 	bl	8003672 <HAL_SYSTICK_Config>
 8002a64:	1e03      	subs	r3, r0, #0
 8002a66:	d001      	beq.n	8002a6c <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8002a68:	2301      	movs	r3, #1
 8002a6a:	e00f      	b.n	8002a8c <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	2b03      	cmp	r3, #3
 8002a70:	d80b      	bhi.n	8002a8a <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002a72:	6879      	ldr	r1, [r7, #4]
 8002a74:	2301      	movs	r3, #1
 8002a76:	425b      	negs	r3, r3
 8002a78:	2200      	movs	r2, #0
 8002a7a:	0018      	movs	r0, r3
 8002a7c:	f000 fde4 	bl	8003648 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002a80:	4b06      	ldr	r3, [pc, #24]	; (8002a9c <HAL_InitTick+0x64>)
 8002a82:	687a      	ldr	r2, [r7, #4]
 8002a84:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002a86:	2300      	movs	r3, #0
 8002a88:	e000      	b.n	8002a8c <HAL_InitTick+0x54>
    return HAL_ERROR;
 8002a8a:	2301      	movs	r3, #1
}
 8002a8c:	0018      	movs	r0, r3
 8002a8e:	46bd      	mov	sp, r7
 8002a90:	b003      	add	sp, #12
 8002a92:	bd90      	pop	{r4, r7, pc}
 8002a94:	20000040 	.word	0x20000040
 8002a98:	20000048 	.word	0x20000048
 8002a9c:	20000044 	.word	0x20000044

08002aa0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002aa0:	b580      	push	{r7, lr}
 8002aa2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002aa4:	4b05      	ldr	r3, [pc, #20]	; (8002abc <HAL_IncTick+0x1c>)
 8002aa6:	781b      	ldrb	r3, [r3, #0]
 8002aa8:	001a      	movs	r2, r3
 8002aaa:	4b05      	ldr	r3, [pc, #20]	; (8002ac0 <HAL_IncTick+0x20>)
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	18d2      	adds	r2, r2, r3
 8002ab0:	4b03      	ldr	r3, [pc, #12]	; (8002ac0 <HAL_IncTick+0x20>)
 8002ab2:	601a      	str	r2, [r3, #0]
}
 8002ab4:	46c0      	nop			; (mov r8, r8)
 8002ab6:	46bd      	mov	sp, r7
 8002ab8:	bd80      	pop	{r7, pc}
 8002aba:	46c0      	nop			; (mov r8, r8)
 8002abc:	20000048 	.word	0x20000048
 8002ac0:	200014ac 	.word	0x200014ac

08002ac4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002ac4:	b580      	push	{r7, lr}
 8002ac6:	af00      	add	r7, sp, #0
  return uwTick;
 8002ac8:	4b02      	ldr	r3, [pc, #8]	; (8002ad4 <HAL_GetTick+0x10>)
 8002aca:	681b      	ldr	r3, [r3, #0]
}
 8002acc:	0018      	movs	r0, r3
 8002ace:	46bd      	mov	sp, r7
 8002ad0:	bd80      	pop	{r7, pc}
 8002ad2:	46c0      	nop			; (mov r8, r8)
 8002ad4:	200014ac 	.word	0x200014ac

08002ad8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002ad8:	b580      	push	{r7, lr}
 8002ada:	b084      	sub	sp, #16
 8002adc:	af00      	add	r7, sp, #0
 8002ade:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002ae0:	f7ff fff0 	bl	8002ac4 <HAL_GetTick>
 8002ae4:	0003      	movs	r3, r0
 8002ae6:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002aec:	68fb      	ldr	r3, [r7, #12]
 8002aee:	3301      	adds	r3, #1
 8002af0:	d005      	beq.n	8002afe <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002af2:	4b09      	ldr	r3, [pc, #36]	; (8002b18 <HAL_Delay+0x40>)
 8002af4:	781b      	ldrb	r3, [r3, #0]
 8002af6:	001a      	movs	r2, r3
 8002af8:	68fb      	ldr	r3, [r7, #12]
 8002afa:	189b      	adds	r3, r3, r2
 8002afc:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002afe:	46c0      	nop			; (mov r8, r8)
 8002b00:	f7ff ffe0 	bl	8002ac4 <HAL_GetTick>
 8002b04:	0002      	movs	r2, r0
 8002b06:	68bb      	ldr	r3, [r7, #8]
 8002b08:	1ad3      	subs	r3, r2, r3
 8002b0a:	68fa      	ldr	r2, [r7, #12]
 8002b0c:	429a      	cmp	r2, r3
 8002b0e:	d8f7      	bhi.n	8002b00 <HAL_Delay+0x28>
  {
  }
}
 8002b10:	46c0      	nop			; (mov r8, r8)
 8002b12:	46bd      	mov	sp, r7
 8002b14:	b004      	add	sp, #16
 8002b16:	bd80      	pop	{r7, pc}
 8002b18:	20000048 	.word	0x20000048

08002b1c <HAL_ADC_Init>:
  *         function "HAL_ADCEx_EnableVREFINTTempSensor()" must be called similarilly.  
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002b1c:	b580      	push	{r7, lr}
 8002b1e:	b082      	sub	sp, #8
 8002b20:	af00      	add	r7, sp, #0
 8002b22:	6078      	str	r0, [r7, #4]
 
  /* Check ADC handle */
  if(hadc == NULL)
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	d101      	bne.n	8002b2e <HAL_ADC_Init+0x12>
  {
    return HAL_ERROR;
 8002b2a:	2301      	movs	r3, #1
 8002b2c:	e159      	b.n	8002de2 <HAL_ADC_Init+0x2c6>
  /* Refer to header of this file for more details on clock enabling procedure*/
  
  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  /* - ADC voltage regulator enable                                           */
  if(hadc->State == HAL_ADC_STATE_RESET)
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002b32:	2b00      	cmp	r3, #0
 8002b34:	d10a      	bne.n	8002b4c <HAL_ADC_Init+0x30>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	2200      	movs	r2, #0
 8002b3a:	659a      	str	r2, [r3, #88]	; 0x58
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	2250      	movs	r2, #80	; 0x50
 8002b40:	2100      	movs	r1, #0
 8002b42:	5499      	strb	r1, [r3, r2]
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	0018      	movs	r0, r3
 8002b48:	f7ff fdd6 	bl	80026f8 <HAL_ADC_MspInit>
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  /* and if there is no conversion on going on regular group (ADC can be      */
  /* enabled anyway, in case of call of this function to update a parameter   */
  /* on the fly).                                                             */
  if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) ||
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002b50:	2210      	movs	r2, #16
 8002b52:	4013      	ands	r3, r2
 8002b54:	2b10      	cmp	r3, #16
 8002b56:	d005      	beq.n	8002b64 <HAL_ADC_Init+0x48>
     (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) != RESET)  )
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	689b      	ldr	r3, [r3, #8]
 8002b5e:	2204      	movs	r2, #4
 8002b60:	4013      	ands	r3, r2
  if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) ||
 8002b62:	d00b      	beq.n	8002b7c <HAL_ADC_Init+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002b68:	2210      	movs	r2, #16
 8002b6a:	431a      	orrs	r2, r3
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	655a      	str	r2, [r3, #84]	; 0x54
        
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	2250      	movs	r2, #80	; 0x50
 8002b74:	2100      	movs	r1, #0
 8002b76:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 8002b78:	2301      	movs	r3, #1
 8002b7a:	e132      	b.n	8002de2 <HAL_ADC_Init+0x2c6>
  }

  /* Set ADC state */
  ADC_STATE_CLR_SET(hadc->State,
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002b80:	4a9a      	ldr	r2, [pc, #616]	; (8002dec <HAL_ADC_Init+0x2d0>)
 8002b82:	4013      	ands	r3, r2
 8002b84:	2202      	movs	r2, #2
 8002b86:	431a      	orrs	r2, r3
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	655a      	str	r2, [r3, #84]	; 0x54
  /* Parameters update conditioned to ADC state:                            */
  /* Parameters that can be updated only when ADC is disabled:              */
  /*  - ADC clock mode                                                      */
  /*  - ADC clock prescaler                                                 */
  /*  - ADC Resolution                                                      */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	689b      	ldr	r3, [r3, #8]
 8002b92:	2203      	movs	r2, #3
 8002b94:	4013      	ands	r3, r2
 8002b96:	2b01      	cmp	r3, #1
 8002b98:	d108      	bne.n	8002bac <HAL_ADC_Init+0x90>
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	2201      	movs	r2, #1
 8002ba2:	4013      	ands	r3, r2
 8002ba4:	2b01      	cmp	r3, #1
 8002ba6:	d101      	bne.n	8002bac <HAL_ADC_Init+0x90>
 8002ba8:	2301      	movs	r3, #1
 8002baa:	e000      	b.n	8002bae <HAL_ADC_Init+0x92>
 8002bac:	2300      	movs	r3, #0
 8002bae:	2b00      	cmp	r3, #0
 8002bb0:	d149      	bne.n	8002c46 <HAL_ADC_Init+0x12a>
    /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
    /*     (set into HAL_ADC_ConfigChannel() )                              */
   
    /* Configuration of ADC clock: clock source PCLK or asynchronous with 
    selectable prescaler */
    __HAL_ADC_CLOCK_PRESCALER(hadc);
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	685a      	ldr	r2, [r3, #4]
 8002bb6:	23c0      	movs	r3, #192	; 0xc0
 8002bb8:	061b      	lsls	r3, r3, #24
 8002bba:	429a      	cmp	r2, r3
 8002bbc:	d00b      	beq.n	8002bd6 <HAL_ADC_Init+0xba>
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	685a      	ldr	r2, [r3, #4]
 8002bc2:	2380      	movs	r3, #128	; 0x80
 8002bc4:	05db      	lsls	r3, r3, #23
 8002bc6:	429a      	cmp	r2, r3
 8002bc8:	d005      	beq.n	8002bd6 <HAL_ADC_Init+0xba>
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	685a      	ldr	r2, [r3, #4]
 8002bce:	2380      	movs	r3, #128	; 0x80
 8002bd0:	061b      	lsls	r3, r3, #24
 8002bd2:	429a      	cmp	r2, r3
 8002bd4:	d111      	bne.n	8002bfa <HAL_ADC_Init+0xde>
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	691a      	ldr	r2, [r3, #16]
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	0092      	lsls	r2, r2, #2
 8002be2:	0892      	lsrs	r2, r2, #2
 8002be4:	611a      	str	r2, [r3, #16]
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	6919      	ldr	r1, [r3, #16]
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	685a      	ldr	r2, [r3, #4]
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	430a      	orrs	r2, r1
 8002bf6:	611a      	str	r2, [r3, #16]
 8002bf8:	e014      	b.n	8002c24 <HAL_ADC_Init+0x108>
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	691a      	ldr	r2, [r3, #16]
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	0092      	lsls	r2, r2, #2
 8002c06:	0892      	lsrs	r2, r2, #2
 8002c08:	611a      	str	r2, [r3, #16]
 8002c0a:	4b79      	ldr	r3, [pc, #484]	; (8002df0 <HAL_ADC_Init+0x2d4>)
 8002c0c:	681a      	ldr	r2, [r3, #0]
 8002c0e:	4b78      	ldr	r3, [pc, #480]	; (8002df0 <HAL_ADC_Init+0x2d4>)
 8002c10:	4978      	ldr	r1, [pc, #480]	; (8002df4 <HAL_ADC_Init+0x2d8>)
 8002c12:	400a      	ands	r2, r1
 8002c14:	601a      	str	r2, [r3, #0]
 8002c16:	4b76      	ldr	r3, [pc, #472]	; (8002df0 <HAL_ADC_Init+0x2d4>)
 8002c18:	6819      	ldr	r1, [r3, #0]
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	685a      	ldr	r2, [r3, #4]
 8002c1e:	4b74      	ldr	r3, [pc, #464]	; (8002df0 <HAL_ADC_Init+0x2d4>)
 8002c20:	430a      	orrs	r2, r1
 8002c22:	601a      	str	r2, [r3, #0]
    
    /* Configuration of ADC:                                                */
    /*  - Resolution                                                        */
    hadc->Instance->CFGR1 &= ~( ADC_CFGR1_RES);
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	68da      	ldr	r2, [r3, #12]
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	2118      	movs	r1, #24
 8002c30:	438a      	bics	r2, r1
 8002c32:	60da      	str	r2, [r3, #12]
    hadc->Instance->CFGR1 |= hadc->Init.Resolution;    
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	68d9      	ldr	r1, [r3, #12]
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	689a      	ldr	r2, [r3, #8]
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	430a      	orrs	r2, r1
 8002c44:	60da      	str	r2, [r3, #12]
  }
  
  /* Set the Low Frequency mode */
  ADC->CCR &= (uint32_t)~ADC_CCR_LFMEN;
 8002c46:	4b6a      	ldr	r3, [pc, #424]	; (8002df0 <HAL_ADC_Init+0x2d4>)
 8002c48:	681a      	ldr	r2, [r3, #0]
 8002c4a:	4b69      	ldr	r3, [pc, #420]	; (8002df0 <HAL_ADC_Init+0x2d4>)
 8002c4c:	496a      	ldr	r1, [pc, #424]	; (8002df8 <HAL_ADC_Init+0x2dc>)
 8002c4e:	400a      	ands	r2, r1
 8002c50:	601a      	str	r2, [r3, #0]
  ADC->CCR |=__HAL_ADC_CCR_LOWFREQUENCY(hadc->Init.LowPowerFrequencyMode);  
 8002c52:	4b67      	ldr	r3, [pc, #412]	; (8002df0 <HAL_ADC_Init+0x2d4>)
 8002c54:	6819      	ldr	r1, [r3, #0]
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002c5a:	065a      	lsls	r2, r3, #25
 8002c5c:	4b64      	ldr	r3, [pc, #400]	; (8002df0 <HAL_ADC_Init+0x2d4>)
 8002c5e:	430a      	orrs	r2, r1
 8002c60:	601a      	str	r2, [r3, #0]
   
  /* Enable voltage regulator (if disabled at this step) */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN))
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	689a      	ldr	r2, [r3, #8]
 8002c68:	2380      	movs	r3, #128	; 0x80
 8002c6a:	055b      	lsls	r3, r3, #21
 8002c6c:	4013      	ands	r3, r2
 8002c6e:	d108      	bne.n	8002c82 <HAL_ADC_Init+0x166>
  {
    /* Set ADVREGEN bit */
    hadc->Instance->CR |= ADC_CR_ADVREGEN;
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	689a      	ldr	r2, [r3, #8]
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	2180      	movs	r1, #128	; 0x80
 8002c7c:	0549      	lsls	r1, r1, #21
 8002c7e:	430a      	orrs	r2, r1
 8002c80:	609a      	str	r2, [r3, #8]
  /*  - Continuous conversion mode                                            */
  /*  - DMA continuous request                                                */
  /*  - Overrun                                                               */
  /*  - AutoDelay feature                                                     */
  /*  - Discontinuous mode                                                    */
  hadc->Instance->CFGR1 &= ~(ADC_CFGR1_ALIGN   |
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	68da      	ldr	r2, [r3, #12]
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	495b      	ldr	r1, [pc, #364]	; (8002dfc <HAL_ADC_Init+0x2e0>)
 8002c8e:	400a      	ands	r2, r1
 8002c90:	60da      	str	r2, [r3, #12]
                             ADC_CFGR1_OVRMOD  |
                             ADC_CFGR1_AUTDLY  |
                             ADC_CFGR1_AUTOFF  |
                             ADC_CFGR1_DISCEN   );
  
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	68d9      	ldr	r1, [r3, #12]
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	68da      	ldr	r2, [r3, #12]
                            ADC_SCANDIR(hadc->Init.ScanConvMode)             |
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	691b      	ldr	r3, [r3, #16]
 8002ca0:	2b02      	cmp	r3, #2
 8002ca2:	d101      	bne.n	8002ca8 <HAL_ADC_Init+0x18c>
 8002ca4:	2304      	movs	r3, #4
 8002ca6:	e000      	b.n	8002caa <HAL_ADC_Init+0x18e>
 8002ca8:	2300      	movs	r3, #0
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8002caa:	431a      	orrs	r2, r3
                            ADC_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	2020      	movs	r0, #32
 8002cb0:	5c1b      	ldrb	r3, [r3, r0]
 8002cb2:	035b      	lsls	r3, r3, #13
                            ADC_SCANDIR(hadc->Init.ScanConvMode)             |
 8002cb4:	431a      	orrs	r2, r3
                            ADC_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	202c      	movs	r0, #44	; 0x2c
 8002cba:	5c1b      	ldrb	r3, [r3, r0]
 8002cbc:	005b      	lsls	r3, r3, #1
                            ADC_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8002cbe:	431a      	orrs	r2, r3
                            hadc->Init.Overrun                               |
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
                            ADC_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 8002cc4:	431a      	orrs	r2, r3
                            __HAL_ADC_CFGR1_AutoDelay(hadc->Init.LowPowerAutoWait) |
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	699b      	ldr	r3, [r3, #24]
 8002cca:	039b      	lsls	r3, r3, #14
                            hadc->Init.Overrun                               |
 8002ccc:	431a      	orrs	r2, r3
                            __HAL_ADC_CFGR1_AUTOFF(hadc->Init.LowPowerAutoPowerOff));
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	69db      	ldr	r3, [r3, #28]
 8002cd2:	03db      	lsls	r3, r3, #15
                            __HAL_ADC_CFGR1_AutoDelay(hadc->Init.LowPowerAutoWait) |
 8002cd4:	431a      	orrs	r2, r3
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	430a      	orrs	r2, r1
 8002cdc:	60da      	str	r2, [r3, #12]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002ce2:	23c2      	movs	r3, #194	; 0xc2
 8002ce4:	33ff      	adds	r3, #255	; 0xff
 8002ce6:	429a      	cmp	r2, r3
 8002ce8:	d00b      	beq.n	8002d02 <HAL_ADC_Init+0x1e6>
  {
    hadc->Instance->CFGR1 |= hadc->Init.ExternalTrigConv |
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	68d9      	ldr	r1, [r3, #12]
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
                             hadc->Init.ExternalTrigConvEdge;
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    hadc->Instance->CFGR1 |= hadc->Init.ExternalTrigConv |
 8002cf8:	431a      	orrs	r2, r3
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	430a      	orrs	r2, r1
 8002d00:	60da      	str	r2, [r3, #12]
  }
  
  /* Enable discontinuous mode only if continuous mode is disabled */
  if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	2221      	movs	r2, #33	; 0x21
 8002d06:	5c9b      	ldrb	r3, [r3, r2]
 8002d08:	2b01      	cmp	r3, #1
 8002d0a:	d11a      	bne.n	8002d42 <HAL_ADC_Init+0x226>
  {
    if (hadc->Init.ContinuousConvMode == DISABLE)
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	2220      	movs	r2, #32
 8002d10:	5c9b      	ldrb	r3, [r3, r2]
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d109      	bne.n	8002d2a <HAL_ADC_Init+0x20e>
    {
      /* Enable the selected ADC group regular discontinuous mode */
      hadc->Instance->CFGR1 |= (ADC_CFGR1_DISCEN);
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	68da      	ldr	r2, [r3, #12]
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	2180      	movs	r1, #128	; 0x80
 8002d22:	0249      	lsls	r1, r1, #9
 8002d24:	430a      	orrs	r2, r1
 8002d26:	60da      	str	r2, [r3, #12]
 8002d28:	e00b      	b.n	8002d42 <HAL_ADC_Init+0x226>
      /* ADC regular group discontinuous was intended to be enabled,        */
      /* but ADC regular group modes continuous and sequencer discontinuous */
      /* cannot be enabled simultaneously.                                  */
      
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002d2e:	2220      	movs	r2, #32
 8002d30:	431a      	orrs	r2, r3
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d3a:	2201      	movs	r2, #1
 8002d3c:	431a      	orrs	r2, r3
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	659a      	str	r2, [r3, #88]	; 0x58
    }
  }
  
  if (hadc->Init.OversamplingMode == ENABLE)
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002d46:	2b01      	cmp	r3, #1
 8002d48:	d11f      	bne.n	8002d8a <HAL_ADC_Init+0x26e>
    /* Configuration of Oversampler:                                          */
    /*  - Oversampling Ratio                                                  */
    /*  - Right bit shift                                                     */
    /*  - Triggered mode                                                      */
    
    hadc->Instance->CFGR2 &= ~( ADC_CFGR2_OVSR |
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	691a      	ldr	r2, [r3, #16]
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	492a      	ldr	r1, [pc, #168]	; (8002e00 <HAL_ADC_Init+0x2e4>)
 8002d56:	400a      	ands	r2, r1
 8002d58:	611a      	str	r2, [r3, #16]
                                ADC_CFGR2_OVSS |
                                ADC_CFGR2_TOVS );
    
    hadc->Instance->CFGR2 |= ( hadc->Init.Oversample.Ratio         |
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	6919      	ldr	r1, [r3, #16]
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	6c1a      	ldr	r2, [r3, #64]	; 0x40
                               hadc->Init.Oversample.RightBitShift             |
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	6c5b      	ldr	r3, [r3, #68]	; 0x44
    hadc->Instance->CFGR2 |= ( hadc->Init.Oversample.Ratio         |
 8002d68:	431a      	orrs	r2, r3
                               hadc->Init.Oversample.TriggeredMode );
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
                               hadc->Init.Oversample.RightBitShift             |
 8002d6e:	431a      	orrs	r2, r3
    hadc->Instance->CFGR2 |= ( hadc->Init.Oversample.Ratio         |
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	430a      	orrs	r2, r1
 8002d76:	611a      	str	r2, [r3, #16]
    
    /* Enable OverSampling mode */
     hadc->Instance->CFGR2 |= ADC_CFGR2_OVSE;
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	691a      	ldr	r2, [r3, #16]
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	2101      	movs	r1, #1
 8002d84:	430a      	orrs	r2, r1
 8002d86:	611a      	str	r2, [r3, #16]
 8002d88:	e00e      	b.n	8002da8 <HAL_ADC_Init+0x28c>
  }
  else
  {
    if(HAL_IS_BIT_SET(hadc->Instance->CFGR2, ADC_CFGR2_OVSE))
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	691b      	ldr	r3, [r3, #16]
 8002d90:	2201      	movs	r2, #1
 8002d92:	4013      	ands	r3, r2
 8002d94:	2b01      	cmp	r3, #1
 8002d96:	d107      	bne.n	8002da8 <HAL_ADC_Init+0x28c>
    {
      /* Disable OverSampling mode if needed */
      hadc->Instance->CFGR2 &= ~ADC_CFGR2_OVSE;
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	691a      	ldr	r2, [r3, #16]
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	2101      	movs	r1, #1
 8002da4:	438a      	bics	r2, r1
 8002da6:	611a      	str	r2, [r3, #16]
    }
  }    
  
  /* Clear the old sampling time */
  hadc->Instance->SMPR &= (uint32_t)(~ADC_SMPR_SMPR);
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	695a      	ldr	r2, [r3, #20]
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	2107      	movs	r1, #7
 8002db4:	438a      	bics	r2, r1
 8002db6:	615a      	str	r2, [r3, #20]
  
  /* Set the new sample time */
  hadc->Instance->SMPR |= hadc->Init.SamplingTime;
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	6959      	ldr	r1, [r3, #20]
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	430a      	orrs	r2, r1
 8002dc8:	615a      	str	r2, [r3, #20]
  
  /* Clear ADC error code */
  ADC_CLEAR_ERRORCODE(hadc);
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	2200      	movs	r2, #0
 8002dce:	659a      	str	r2, [r3, #88]	; 0x58

  /* Set the ADC state */
  ADC_STATE_CLR_SET(hadc->State,
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002dd4:	2203      	movs	r2, #3
 8002dd6:	4393      	bics	r3, r2
 8002dd8:	2201      	movs	r2, #1
 8002dda:	431a      	orrs	r2, r3
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	655a      	str	r2, [r3, #84]	; 0x54
                    HAL_ADC_STATE_BUSY_INTERNAL,
                    HAL_ADC_STATE_READY);


  /* Return function status */
  return HAL_OK;
 8002de0:	2300      	movs	r3, #0
}
 8002de2:	0018      	movs	r0, r3
 8002de4:	46bd      	mov	sp, r7
 8002de6:	b002      	add	sp, #8
 8002de8:	bd80      	pop	{r7, pc}
 8002dea:	46c0      	nop			; (mov r8, r8)
 8002dec:	fffffefd 	.word	0xfffffefd
 8002df0:	40012708 	.word	0x40012708
 8002df4:	ffc3ffff 	.word	0xffc3ffff
 8002df8:	fdffffff 	.word	0xfdffffff
 8002dfc:	fffe0219 	.word	0xfffe0219
 8002e00:	fffffc03 	.word	0xfffffc03

08002e04 <HAL_ADC_Start>:
  * @note   Interruptions enabled in this function: None.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8002e04:	b590      	push	{r4, r7, lr}
 8002e06:	b085      	sub	sp, #20
 8002e08:	af00      	add	r7, sp, #0
 8002e0a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002e0c:	230f      	movs	r3, #15
 8002e0e:	18fb      	adds	r3, r7, r3
 8002e10:	2200      	movs	r2, #0
 8002e12:	701a      	strb	r2, [r3, #0]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	689b      	ldr	r3, [r3, #8]
 8002e1a:	2204      	movs	r2, #4
 8002e1c:	4013      	ands	r3, r2
 8002e1e:	d138      	bne.n	8002e92 <HAL_ADC_Start+0x8e>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	2250      	movs	r2, #80	; 0x50
 8002e24:	5c9b      	ldrb	r3, [r3, r2]
 8002e26:	2b01      	cmp	r3, #1
 8002e28:	d101      	bne.n	8002e2e <HAL_ADC_Start+0x2a>
 8002e2a:	2302      	movs	r3, #2
 8002e2c:	e038      	b.n	8002ea0 <HAL_ADC_Start+0x9c>
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	2250      	movs	r2, #80	; 0x50
 8002e32:	2101      	movs	r1, #1
 8002e34:	5499      	strb	r1, [r3, r2]
    
    /* Enable the ADC peripheral */
    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware.                                   */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	69db      	ldr	r3, [r3, #28]
 8002e3a:	2b01      	cmp	r3, #1
 8002e3c:	d007      	beq.n	8002e4e <HAL_ADC_Start+0x4a>
    {
      tmp_hal_status = ADC_Enable(hadc);
 8002e3e:	230f      	movs	r3, #15
 8002e40:	18fc      	adds	r4, r7, r3
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	0018      	movs	r0, r3
 8002e46:	f000 f9b3 	bl	80031b0 <ADC_Enable>
 8002e4a:	0003      	movs	r3, r0
 8002e4c:	7023      	strb	r3, [r4, #0]
    }
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8002e4e:	230f      	movs	r3, #15
 8002e50:	18fb      	adds	r3, r7, r3
 8002e52:	781b      	ldrb	r3, [r3, #0]
 8002e54:	2b00      	cmp	r3, #0
 8002e56:	d120      	bne.n	8002e9a <HAL_ADC_Start+0x96>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002e5c:	4a12      	ldr	r2, [pc, #72]	; (8002ea8 <HAL_ADC_Start+0xa4>)
 8002e5e:	4013      	ands	r3, r2
 8002e60:	2280      	movs	r2, #128	; 0x80
 8002e62:	0052      	lsls	r2, r2, #1
 8002e64:	431a      	orrs	r2, r3
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	655a      	str	r2, [r3, #84]	; 0x54
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);
      
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	2200      	movs	r2, #0
 8002e6e:	659a      	str	r2, [r3, #88]	; 0x58
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	2250      	movs	r2, #80	; 0x50
 8002e74:	2100      	movs	r1, #0
 8002e76:	5499      	strb	r1, [r3, r2]
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	221c      	movs	r2, #28
 8002e7e:	601a      	str	r2, [r3, #0]
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      hadc->Instance->CR |= ADC_CR_ADSTART;
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	689a      	ldr	r2, [r3, #8]
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	2104      	movs	r1, #4
 8002e8c:	430a      	orrs	r2, r1
 8002e8e:	609a      	str	r2, [r3, #8]
 8002e90:	e003      	b.n	8002e9a <HAL_ADC_Start+0x96>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8002e92:	230f      	movs	r3, #15
 8002e94:	18fb      	adds	r3, r7, r3
 8002e96:	2202      	movs	r2, #2
 8002e98:	701a      	strb	r2, [r3, #0]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8002e9a:	230f      	movs	r3, #15
 8002e9c:	18fb      	adds	r3, r7, r3
 8002e9e:	781b      	ldrb	r3, [r3, #0]
}
 8002ea0:	0018      	movs	r0, r3
 8002ea2:	46bd      	mov	sp, r7
 8002ea4:	b005      	add	sp, #20
 8002ea6:	bd90      	pop	{r4, r7, pc}
 8002ea8:	fffff0fe 	.word	0xfffff0fe

08002eac <HAL_ADC_Stop>:
  *         case of auto_injection mode), disable ADC peripheral.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 8002eac:	b5b0      	push	{r4, r5, r7, lr}
 8002eae:	b084      	sub	sp, #16
 8002eb0:	af00      	add	r7, sp, #0
 8002eb2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002eb4:	230f      	movs	r3, #15
 8002eb6:	18fb      	adds	r3, r7, r3
 8002eb8:	2200      	movs	r2, #0
 8002eba:	701a      	strb	r2, [r3, #0]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	2250      	movs	r2, #80	; 0x50
 8002ec0:	5c9b      	ldrb	r3, [r3, r2]
 8002ec2:	2b01      	cmp	r3, #1
 8002ec4:	d101      	bne.n	8002eca <HAL_ADC_Stop+0x1e>
 8002ec6:	2302      	movs	r3, #2
 8002ec8:	e02a      	b.n	8002f20 <HAL_ADC_Stop+0x74>
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	2250      	movs	r2, #80	; 0x50
 8002ece:	2101      	movs	r1, #1
 8002ed0:	5499      	strb	r1, [r3, r2]
  
  /* 1. Stop potential conversion on going, on ADC group regular */
  tmp_hal_status = ADC_ConversionStop(hadc);
 8002ed2:	250f      	movs	r5, #15
 8002ed4:	197c      	adds	r4, r7, r5
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	0018      	movs	r0, r3
 8002eda:	f000 fa29 	bl	8003330 <ADC_ConversionStop>
 8002ede:	0003      	movs	r3, r0
 8002ee0:	7023      	strb	r3, [r4, #0]
  
  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8002ee2:	197b      	adds	r3, r7, r5
 8002ee4:	781b      	ldrb	r3, [r3, #0]
 8002ee6:	2b00      	cmp	r3, #0
 8002ee8:	d113      	bne.n	8002f12 <HAL_ADC_Stop+0x66>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 8002eea:	250f      	movs	r5, #15
 8002eec:	197c      	adds	r4, r7, r5
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	0018      	movs	r0, r3
 8002ef2:	f000 f9bd 	bl	8003270 <ADC_Disable>
 8002ef6:	0003      	movs	r3, r0
 8002ef8:	7023      	strb	r3, [r4, #0]
    
    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8002efa:	197b      	adds	r3, r7, r5
 8002efc:	781b      	ldrb	r3, [r3, #0]
 8002efe:	2b00      	cmp	r3, #0
 8002f00:	d107      	bne.n	8002f12 <HAL_ADC_Stop+0x66>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002f06:	4a08      	ldr	r2, [pc, #32]	; (8002f28 <HAL_ADC_Stop+0x7c>)
 8002f08:	4013      	ands	r3, r2
 8002f0a:	2201      	movs	r2, #1
 8002f0c:	431a      	orrs	r2, r3
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	655a      	str	r2, [r3, #84]	; 0x54
                        HAL_ADC_STATE_READY);
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	2250      	movs	r2, #80	; 0x50
 8002f16:	2100      	movs	r1, #0
 8002f18:	5499      	strb	r1, [r3, r2]
  
  /* Return function status */
  return tmp_hal_status;
 8002f1a:	230f      	movs	r3, #15
 8002f1c:	18fb      	adds	r3, r7, r3
 8002f1e:	781b      	ldrb	r3, [r3, #0]
}
 8002f20:	0018      	movs	r0, r3
 8002f22:	46bd      	mov	sp, r7
 8002f24:	b004      	add	sp, #16
 8002f26:	bdb0      	pop	{r4, r5, r7, pc}
 8002f28:	fffffefe 	.word	0xfffffefe

08002f2c <HAL_ADC_PollForConversion>:
  * @param  hadc ADC handle
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8002f2c:	b580      	push	{r7, lr}
 8002f2e:	b084      	sub	sp, #16
 8002f30:	af00      	add	r7, sp, #0
 8002f32:	6078      	str	r0, [r7, #4]
 8002f34:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8002f36:	2300      	movs	r3, #0
 8002f38:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_Flag_EOC   = 0x00;
 8002f3a:	2300      	movs	r3, #0
 8002f3c:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	695b      	ldr	r3, [r3, #20]
 8002f42:	2b08      	cmp	r3, #8
 8002f44:	d102      	bne.n	8002f4c <HAL_ADC_PollForConversion+0x20>
  {
    tmp_Flag_EOC = ADC_FLAG_EOS;
 8002f46:	2308      	movs	r3, #8
 8002f48:	60fb      	str	r3, [r7, #12]
 8002f4a:	e014      	b.n	8002f76 <HAL_ADC_PollForConversion+0x4a>
    /* each conversion:                                                       */
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    if (HAL_IS_BIT_SET(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN))
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	68db      	ldr	r3, [r3, #12]
 8002f52:	2201      	movs	r2, #1
 8002f54:	4013      	ands	r3, r2
 8002f56:	2b01      	cmp	r3, #1
 8002f58:	d10b      	bne.n	8002f72 <HAL_ADC_PollForConversion+0x46>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002f5e:	2220      	movs	r2, #32
 8002f60:	431a      	orrs	r2, r3
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	2250      	movs	r2, #80	; 0x50
 8002f6a:	2100      	movs	r1, #0
 8002f6c:	5499      	strb	r1, [r3, r2]
      
      return HAL_ERROR;
 8002f6e:	2301      	movs	r3, #1
 8002f70:	e06c      	b.n	800304c <HAL_ADC_PollForConversion+0x120>
    }
    else
    {
      tmp_Flag_EOC = (ADC_FLAG_EOC | ADC_FLAG_EOS);
 8002f72:	230c      	movs	r3, #12
 8002f74:	60fb      	str	r3, [r7, #12]
    }
  }
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 8002f76:	f7ff fda5 	bl	8002ac4 <HAL_GetTick>
 8002f7a:	0003      	movs	r3, r0
 8002f7c:	60bb      	str	r3, [r7, #8]
  
  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8002f7e:	e019      	b.n	8002fb4 <HAL_ADC_PollForConversion+0x88>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8002f80:	683b      	ldr	r3, [r7, #0]
 8002f82:	3301      	adds	r3, #1
 8002f84:	d016      	beq.n	8002fb4 <HAL_ADC_PollForConversion+0x88>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 8002f86:	683b      	ldr	r3, [r7, #0]
 8002f88:	2b00      	cmp	r3, #0
 8002f8a:	d007      	beq.n	8002f9c <HAL_ADC_PollForConversion+0x70>
 8002f8c:	f7ff fd9a 	bl	8002ac4 <HAL_GetTick>
 8002f90:	0002      	movs	r2, r0
 8002f92:	68bb      	ldr	r3, [r7, #8]
 8002f94:	1ad3      	subs	r3, r2, r3
 8002f96:	683a      	ldr	r2, [r7, #0]
 8002f98:	429a      	cmp	r2, r3
 8002f9a:	d20b      	bcs.n	8002fb4 <HAL_ADC_PollForConversion+0x88>
      {
        /* Update ADC state machine to timeout */
        SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002fa0:	2204      	movs	r2, #4
 8002fa2:	431a      	orrs	r2, r3
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	2250      	movs	r2, #80	; 0x50
 8002fac:	2100      	movs	r1, #0
 8002fae:	5499      	strb	r1, [r3, r2]
        
        return HAL_TIMEOUT;
 8002fb0:	2303      	movs	r3, #3
 8002fb2:	e04b      	b.n	800304c <HAL_ADC_PollForConversion+0x120>
  while(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	68fa      	ldr	r2, [r7, #12]
 8002fbc:	4013      	ands	r3, r2
 8002fbe:	d0df      	beq.n	8002f80 <HAL_ADC_PollForConversion+0x54>
      }
    }
  }
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002fc4:	2280      	movs	r2, #128	; 0x80
 8002fc6:	0092      	lsls	r2, r2, #2
 8002fc8:	431a      	orrs	r2, r3
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	655a      	str	r2, [r3, #84]	; 0x54
  
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	68da      	ldr	r2, [r3, #12]
 8002fd4:	23c0      	movs	r3, #192	; 0xc0
 8002fd6:	011b      	lsls	r3, r3, #4
 8002fd8:	4013      	ands	r3, r2
 8002fda:	d12e      	bne.n	800303a <HAL_ADC_PollForConversion+0x10e>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	2220      	movs	r2, #32
 8002fe0:	5c9b      	ldrb	r3, [r3, r2]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002fe2:	2b00      	cmp	r3, #0
 8002fe4:	d129      	bne.n	800303a <HAL_ADC_PollForConversion+0x10e>
  {
    /* If End of Sequence is reached, disable interrupts */
    if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	2208      	movs	r2, #8
 8002fee:	4013      	ands	r3, r2
 8002ff0:	2b08      	cmp	r3, #8
 8002ff2:	d122      	bne.n	800303a <HAL_ADC_PollForConversion+0x10e>
    {
      /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit             */
      /* ADSTART==0 (no conversion on going)                                  */
      if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	689b      	ldr	r3, [r3, #8]
 8002ffa:	2204      	movs	r2, #4
 8002ffc:	4013      	ands	r3, r2
 8002ffe:	d110      	bne.n	8003022 <HAL_ADC_PollForConversion+0xf6>
      {
        /* Disable ADC end of single conversion interrupt on group regular */
        /* Note: Overrun interrupt was enabled with EOC interrupt in          */
        /* HAL_Start_IT(), but is not disabled here because can be used       */
        /* by overrun IRQ process below.                                      */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	685a      	ldr	r2, [r3, #4]
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	210c      	movs	r1, #12
 800300c:	438a      	bics	r2, r1
 800300e:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        ADC_STATE_CLR_SET(hadc->State,
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003014:	4a0f      	ldr	r2, [pc, #60]	; (8003054 <HAL_ADC_PollForConversion+0x128>)
 8003016:	4013      	ands	r3, r2
 8003018:	2201      	movs	r2, #1
 800301a:	431a      	orrs	r2, r3
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	655a      	str	r2, [r3, #84]	; 0x54
 8003020:	e00b      	b.n	800303a <HAL_ADC_PollForConversion+0x10e>
                          HAL_ADC_STATE_READY);
      }
      else
      {
        /* Change ADC state to error state */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003026:	2220      	movs	r2, #32
 8003028:	431a      	orrs	r2, r3
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003032:	2201      	movs	r2, #1
 8003034:	431a      	orrs	r2, r3
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	659a      	str	r2, [r3, #88]	; 0x58
  }
  
  /* Clear end of conversion flag of regular group if low power feature       */
  /* "LowPowerAutoWait " is disabled, to not interfere with this feature      */
  /* until data register is read using function HAL_ADC_GetValue().           */
  if (hadc->Init.LowPowerAutoWait == DISABLE)
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	699b      	ldr	r3, [r3, #24]
 800303e:	2b00      	cmp	r3, #0
 8003040:	d103      	bne.n	800304a <HAL_ADC_PollForConversion+0x11e>
  {
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	220c      	movs	r2, #12
 8003048:	601a      	str	r2, [r3, #0]
  }
  
  /* Return function status */
  return HAL_OK;
 800304a:	2300      	movs	r3, #0
}
 800304c:	0018      	movs	r0, r3
 800304e:	46bd      	mov	sp, r7
 8003050:	b004      	add	sp, #16
 8003052:	bd80      	pop	{r7, pc}
 8003054:	fffffefe 	.word	0xfffffefe

08003058 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8003058:	b580      	push	{r7, lr}
 800305a:	b082      	sub	sp, #8
 800305c:	af00      	add	r7, sp, #0
 800305e:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 8003066:	0018      	movs	r0, r3
 8003068:	46bd      	mov	sp, r7
 800306a:	b002      	add	sp, #8
 800306c:	bd80      	pop	{r7, pc}
	...

08003070 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8003070:	b580      	push	{r7, lr}
 8003072:	b082      	sub	sp, #8
 8003074:	af00      	add	r7, sp, #0
 8003076:	6078      	str	r0, [r7, #4]
 8003078:	6039      	str	r1, [r7, #0]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_RANK(sConfig->Rank));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	2250      	movs	r2, #80	; 0x50
 800307e:	5c9b      	ldrb	r3, [r3, r2]
 8003080:	2b01      	cmp	r3, #1
 8003082:	d101      	bne.n	8003088 <HAL_ADC_ConfigChannel+0x18>
 8003084:	2302      	movs	r3, #2
 8003086:	e085      	b.n	8003194 <HAL_ADC_ConfigChannel+0x124>
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	2250      	movs	r2, #80	; 0x50
 800308c:	2101      	movs	r1, #1
 800308e:	5499      	strb	r1, [r3, r2]
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Management of internal measurement channels: Vbat/VrefInt/TempSensor  */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) != RESET)
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	689b      	ldr	r3, [r3, #8]
 8003096:	2204      	movs	r2, #4
 8003098:	4013      	ands	r3, r2
 800309a:	d00b      	beq.n	80030b4 <HAL_ADC_ConfigChannel+0x44>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80030a0:	2220      	movs	r2, #32
 80030a2:	431a      	orrs	r2, r3
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	655a      	str	r2, [r3, #84]	; 0x54
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	2250      	movs	r2, #80	; 0x50
 80030ac:	2100      	movs	r1, #0
 80030ae:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 80030b0:	2301      	movs	r3, #1
 80030b2:	e06f      	b.n	8003194 <HAL_ADC_ConfigChannel+0x124>
  }
  
  if (sConfig->Rank != ADC_RANK_NONE)
 80030b4:	683b      	ldr	r3, [r7, #0]
 80030b6:	685b      	ldr	r3, [r3, #4]
 80030b8:	4a38      	ldr	r2, [pc, #224]	; (800319c <HAL_ADC_ConfigChannel+0x12c>)
 80030ba:	4293      	cmp	r3, r2
 80030bc:	d035      	beq.n	800312a <HAL_ADC_ConfigChannel+0xba>
  {
    /* Enable selected channels */
    hadc->Instance->CHSELR |= (uint32_t)(sConfig->Channel & ADC_CHANNEL_MASK);
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	6a99      	ldr	r1, [r3, #40]	; 0x28
 80030c4:	683b      	ldr	r3, [r7, #0]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	035b      	lsls	r3, r3, #13
 80030ca:	0b5a      	lsrs	r2, r3, #13
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	430a      	orrs	r2, r1
 80030d2:	629a      	str	r2, [r3, #40]	; 0x28
    /* dedicated internal buffers and path.                                     */
    
    #if defined(ADC_CCR_TSEN)
    /* If Temperature sensor channel is selected, then enable the internal      */
    /* buffers and path  */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_TEMPSENSOR ) == (ADC_CHANNEL_TEMPSENSOR & ADC_CHANNEL_MASK))
 80030d4:	683b      	ldr	r3, [r7, #0]
 80030d6:	681a      	ldr	r2, [r3, #0]
 80030d8:	2380      	movs	r3, #128	; 0x80
 80030da:	02db      	lsls	r3, r3, #11
 80030dc:	4013      	ands	r3, r2
 80030de:	d009      	beq.n	80030f4 <HAL_ADC_ConfigChannel+0x84>
    {
      ADC->CCR |= ADC_CCR_TSEN;   
 80030e0:	4b2f      	ldr	r3, [pc, #188]	; (80031a0 <HAL_ADC_ConfigChannel+0x130>)
 80030e2:	681a      	ldr	r2, [r3, #0]
 80030e4:	4b2e      	ldr	r3, [pc, #184]	; (80031a0 <HAL_ADC_ConfigChannel+0x130>)
 80030e6:	2180      	movs	r1, #128	; 0x80
 80030e8:	0409      	lsls	r1, r1, #16
 80030ea:	430a      	orrs	r2, r1
 80030ec:	601a      	str	r2, [r3, #0]
      
      /* Delay for temperature sensor stabilization time */
      ADC_DelayMicroSecond(ADC_TEMPSENSOR_DELAY_US);
 80030ee:	200a      	movs	r0, #10
 80030f0:	f000 f964 	bl	80033bc <ADC_DelayMicroSecond>
    }
    #endif
    
    /* If VRefInt channel is selected, then enable the internal buffers and path   */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VREFINT) == (ADC_CHANNEL_VREFINT & ADC_CHANNEL_MASK))
 80030f4:	683b      	ldr	r3, [r7, #0]
 80030f6:	681a      	ldr	r2, [r3, #0]
 80030f8:	2380      	movs	r3, #128	; 0x80
 80030fa:	029b      	lsls	r3, r3, #10
 80030fc:	4013      	ands	r3, r2
 80030fe:	d006      	beq.n	800310e <HAL_ADC_ConfigChannel+0x9e>
    {
      ADC->CCR |= ADC_CCR_VREFEN;   
 8003100:	4b27      	ldr	r3, [pc, #156]	; (80031a0 <HAL_ADC_ConfigChannel+0x130>)
 8003102:	681a      	ldr	r2, [r3, #0]
 8003104:	4b26      	ldr	r3, [pc, #152]	; (80031a0 <HAL_ADC_ConfigChannel+0x130>)
 8003106:	2180      	movs	r1, #128	; 0x80
 8003108:	03c9      	lsls	r1, r1, #15
 800310a:	430a      	orrs	r2, r1
 800310c:	601a      	str	r2, [r3, #0]
    }
    
#if defined (STM32L053xx) || defined (STM32L063xx) || defined (STM32L073xx) || defined (STM32L083xx)
    /* If Vlcd channel is selected, then enable the internal buffers and path   */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VLCD) == (ADC_CHANNEL_VLCD & ADC_CHANNEL_MASK))
 800310e:	683b      	ldr	r3, [r7, #0]
 8003110:	681a      	ldr	r2, [r3, #0]
 8003112:	2380      	movs	r3, #128	; 0x80
 8003114:	025b      	lsls	r3, r3, #9
 8003116:	4013      	ands	r3, r2
 8003118:	d037      	beq.n	800318a <HAL_ADC_ConfigChannel+0x11a>
    {
      ADC->CCR |= ADC_CCR_VLCDEN;   
 800311a:	4b21      	ldr	r3, [pc, #132]	; (80031a0 <HAL_ADC_ConfigChannel+0x130>)
 800311c:	681a      	ldr	r2, [r3, #0]
 800311e:	4b20      	ldr	r3, [pc, #128]	; (80031a0 <HAL_ADC_ConfigChannel+0x130>)
 8003120:	2180      	movs	r1, #128	; 0x80
 8003122:	0449      	lsls	r1, r1, #17
 8003124:	430a      	orrs	r2, r1
 8003126:	601a      	str	r2, [r3, #0]
 8003128:	e02f      	b.n	800318a <HAL_ADC_ConfigChannel+0x11a>
  }
  else
  {
    /* Regular sequence configuration */
    /* Reset the channel selection register from the selected channel */
    hadc->Instance->CHSELR &= ~((uint32_t)(sConfig->Channel & ADC_CHANNEL_MASK));
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003130:	683b      	ldr	r3, [r7, #0]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	035b      	lsls	r3, r3, #13
 8003136:	0b5b      	lsrs	r3, r3, #13
 8003138:	43d9      	mvns	r1, r3
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	400a      	ands	r2, r1
 8003140:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Management of internal measurement channels: VrefInt/TempSensor/Vbat */
    /* internal measurement paths disable: If internal channel selected,    */
    /* disable dedicated internal buffers and path.                         */
    #if defined(ADC_CCR_TSEN)
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_TEMPSENSOR ) == (ADC_CHANNEL_TEMPSENSOR & ADC_CHANNEL_MASK))
 8003142:	683b      	ldr	r3, [r7, #0]
 8003144:	681a      	ldr	r2, [r3, #0]
 8003146:	2380      	movs	r3, #128	; 0x80
 8003148:	02db      	lsls	r3, r3, #11
 800314a:	4013      	ands	r3, r2
 800314c:	d005      	beq.n	800315a <HAL_ADC_ConfigChannel+0xea>
    {
      ADC->CCR &= ~ADC_CCR_TSEN;   
 800314e:	4b14      	ldr	r3, [pc, #80]	; (80031a0 <HAL_ADC_ConfigChannel+0x130>)
 8003150:	681a      	ldr	r2, [r3, #0]
 8003152:	4b13      	ldr	r3, [pc, #76]	; (80031a0 <HAL_ADC_ConfigChannel+0x130>)
 8003154:	4913      	ldr	r1, [pc, #76]	; (80031a4 <HAL_ADC_ConfigChannel+0x134>)
 8003156:	400a      	ands	r2, r1
 8003158:	601a      	str	r2, [r3, #0]
    }
    #endif
    
    /* If VRefInt channel is selected, then enable the internal buffers and path   */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VREFINT) == (ADC_CHANNEL_VREFINT & ADC_CHANNEL_MASK))
 800315a:	683b      	ldr	r3, [r7, #0]
 800315c:	681a      	ldr	r2, [r3, #0]
 800315e:	2380      	movs	r3, #128	; 0x80
 8003160:	029b      	lsls	r3, r3, #10
 8003162:	4013      	ands	r3, r2
 8003164:	d005      	beq.n	8003172 <HAL_ADC_ConfigChannel+0x102>
    {
      ADC->CCR &= ~ADC_CCR_VREFEN;   
 8003166:	4b0e      	ldr	r3, [pc, #56]	; (80031a0 <HAL_ADC_ConfigChannel+0x130>)
 8003168:	681a      	ldr	r2, [r3, #0]
 800316a:	4b0d      	ldr	r3, [pc, #52]	; (80031a0 <HAL_ADC_ConfigChannel+0x130>)
 800316c:	490e      	ldr	r1, [pc, #56]	; (80031a8 <HAL_ADC_ConfigChannel+0x138>)
 800316e:	400a      	ands	r2, r1
 8003170:	601a      	str	r2, [r3, #0]
    }
    
#if defined (STM32L053xx) || defined (STM32L063xx) || defined (STM32L073xx) || defined (STM32L083xx)
    /* If Vlcd channel is selected, then enable the internal buffers and path   */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VLCD) == (ADC_CHANNEL_VLCD & ADC_CHANNEL_MASK))
 8003172:	683b      	ldr	r3, [r7, #0]
 8003174:	681a      	ldr	r2, [r3, #0]
 8003176:	2380      	movs	r3, #128	; 0x80
 8003178:	025b      	lsls	r3, r3, #9
 800317a:	4013      	ands	r3, r2
 800317c:	d005      	beq.n	800318a <HAL_ADC_ConfigChannel+0x11a>
    {
      ADC->CCR &= ~ADC_CCR_VLCDEN;   
 800317e:	4b08      	ldr	r3, [pc, #32]	; (80031a0 <HAL_ADC_ConfigChannel+0x130>)
 8003180:	681a      	ldr	r2, [r3, #0]
 8003182:	4b07      	ldr	r3, [pc, #28]	; (80031a0 <HAL_ADC_ConfigChannel+0x130>)
 8003184:	4909      	ldr	r1, [pc, #36]	; (80031ac <HAL_ADC_ConfigChannel+0x13c>)
 8003186:	400a      	ands	r2, r1
 8003188:	601a      	str	r2, [r3, #0]
    }
#endif
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	2250      	movs	r2, #80	; 0x50
 800318e:	2100      	movs	r1, #0
 8003190:	5499      	strb	r1, [r3, r2]
  
  /* Return function status */
  return HAL_OK;
 8003192:	2300      	movs	r3, #0
}
 8003194:	0018      	movs	r0, r3
 8003196:	46bd      	mov	sp, r7
 8003198:	b002      	add	sp, #8
 800319a:	bd80      	pop	{r7, pc}
 800319c:	00001001 	.word	0x00001001
 80031a0:	40012708 	.word	0x40012708
 80031a4:	ff7fffff 	.word	0xff7fffff
 80031a8:	ffbfffff 	.word	0xffbfffff
 80031ac:	feffffff 	.word	0xfeffffff

080031b0 <ADC_Enable>:
  *         "if (hadc->Init.LowPowerAutoPowerOff != ENABLE)".
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 80031b0:	b580      	push	{r7, lr}
 80031b2:	b084      	sub	sp, #16
 80031b4:	af00      	add	r7, sp, #0
 80031b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80031b8:	2300      	movs	r3, #0
 80031ba:	60fb      	str	r3, [r7, #12]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	689b      	ldr	r3, [r3, #8]
 80031c2:	2203      	movs	r2, #3
 80031c4:	4013      	ands	r3, r2
 80031c6:	2b01      	cmp	r3, #1
 80031c8:	d108      	bne.n	80031dc <ADC_Enable+0x2c>
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	2201      	movs	r2, #1
 80031d2:	4013      	ands	r3, r2
 80031d4:	2b01      	cmp	r3, #1
 80031d6:	d101      	bne.n	80031dc <ADC_Enable+0x2c>
 80031d8:	2301      	movs	r3, #1
 80031da:	e000      	b.n	80031de <ADC_Enable+0x2e>
 80031dc:	2300      	movs	r3, #0
 80031de:	2b00      	cmp	r3, #0
 80031e0:	d13f      	bne.n	8003262 <ADC_Enable+0xb2>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	689b      	ldr	r3, [r3, #8]
 80031e8:	4a20      	ldr	r2, [pc, #128]	; (800326c <ADC_Enable+0xbc>)
 80031ea:	4013      	ands	r3, r2
 80031ec:	d00d      	beq.n	800320a <ADC_Enable+0x5a>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80031f2:	2210      	movs	r2, #16
 80031f4:	431a      	orrs	r2, r3
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80031fe:	2201      	movs	r2, #1
 8003200:	431a      	orrs	r2, r3
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	659a      	str	r2, [r3, #88]	; 0x58
      
      return HAL_ERROR;
 8003206:	2301      	movs	r3, #1
 8003208:	e02c      	b.n	8003264 <ADC_Enable+0xb4>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	689a      	ldr	r2, [r3, #8]
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	2101      	movs	r1, #1
 8003216:	430a      	orrs	r2, r1
 8003218:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time. */
    ADC_DelayMicroSecond(ADC_STAB_DELAY_US);
 800321a:	2001      	movs	r0, #1
 800321c:	f000 f8ce 	bl	80033bc <ADC_DelayMicroSecond>

    /* Get tick count */
    tickstart = HAL_GetTick();
 8003220:	f7ff fc50 	bl	8002ac4 <HAL_GetTick>
 8003224:	0003      	movs	r3, r0
 8003226:	60fb      	str	r3, [r7, #12]
    
    /* Wait for ADC effectively enabled */
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8003228:	e014      	b.n	8003254 <ADC_Enable+0xa4>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800322a:	f7ff fc4b 	bl	8002ac4 <HAL_GetTick>
 800322e:	0002      	movs	r2, r0
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	1ad3      	subs	r3, r2, r3
 8003234:	2b0a      	cmp	r3, #10
 8003236:	d90d      	bls.n	8003254 <ADC_Enable+0xa4>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800323c:	2210      	movs	r2, #16
 800323e:	431a      	orrs	r2, r3
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003248:	2201      	movs	r2, #1
 800324a:	431a      	orrs	r2, r3
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	659a      	str	r2, [r3, #88]	; 0x58
        
        return HAL_ERROR;
 8003250:	2301      	movs	r3, #1
 8003252:	e007      	b.n	8003264 <ADC_Enable+0xb4>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	2201      	movs	r2, #1
 800325c:	4013      	ands	r3, r2
 800325e:	2b01      	cmp	r3, #1
 8003260:	d1e3      	bne.n	800322a <ADC_Enable+0x7a>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8003262:	2300      	movs	r3, #0
}
 8003264:	0018      	movs	r0, r3
 8003266:	46bd      	mov	sp, r7
 8003268:	b004      	add	sp, #16
 800326a:	bd80      	pop	{r7, pc}
 800326c:	80000017 	.word	0x80000017

08003270 <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 8003270:	b580      	push	{r7, lr}
 8003272:	b084      	sub	sp, #16
 8003274:	af00      	add	r7, sp, #0
 8003276:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003278:	2300      	movs	r3, #0
 800327a:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if (ADC_IS_ENABLE(hadc) != RESET)
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	689b      	ldr	r3, [r3, #8]
 8003282:	2203      	movs	r2, #3
 8003284:	4013      	ands	r3, r2
 8003286:	2b01      	cmp	r3, #1
 8003288:	d108      	bne.n	800329c <ADC_Disable+0x2c>
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	2201      	movs	r2, #1
 8003292:	4013      	ands	r3, r2
 8003294:	2b01      	cmp	r3, #1
 8003296:	d101      	bne.n	800329c <ADC_Disable+0x2c>
 8003298:	2301      	movs	r3, #1
 800329a:	e000      	b.n	800329e <ADC_Disable+0x2e>
 800329c:	2300      	movs	r3, #0
 800329e:	2b00      	cmp	r3, #0
 80032a0:	d041      	beq.n	8003326 <ADC_Disable+0xb6>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	689b      	ldr	r3, [r3, #8]
 80032a8:	2205      	movs	r2, #5
 80032aa:	4013      	ands	r3, r2
 80032ac:	2b01      	cmp	r3, #1
 80032ae:	d110      	bne.n	80032d2 <ADC_Disable+0x62>
    {
      /* Disable the ADC peripheral */
      __HAL_ADC_DISABLE(hadc);
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	689a      	ldr	r2, [r3, #8]
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	2102      	movs	r1, #2
 80032bc:	430a      	orrs	r2, r1
 80032be:	609a      	str	r2, [r3, #8]
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	2203      	movs	r2, #3
 80032c6:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }
     
    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 80032c8:	f7ff fbfc 	bl	8002ac4 <HAL_GetTick>
 80032cc:	0003      	movs	r3, r0
 80032ce:	60fb      	str	r3, [r7, #12]
    
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 80032d0:	e022      	b.n	8003318 <ADC_Disable+0xa8>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80032d6:	2210      	movs	r2, #16
 80032d8:	431a      	orrs	r2, r3
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	655a      	str	r2, [r3, #84]	; 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80032e2:	2201      	movs	r2, #1
 80032e4:	431a      	orrs	r2, r3
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	659a      	str	r2, [r3, #88]	; 0x58
      return HAL_ERROR;
 80032ea:	2301      	movs	r3, #1
 80032ec:	e01c      	b.n	8003328 <ADC_Disable+0xb8>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80032ee:	f7ff fbe9 	bl	8002ac4 <HAL_GetTick>
 80032f2:	0002      	movs	r2, r0
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	1ad3      	subs	r3, r2, r3
 80032f8:	2b0a      	cmp	r3, #10
 80032fa:	d90d      	bls.n	8003318 <ADC_Disable+0xa8>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003300:	2210      	movs	r2, #16
 8003302:	431a      	orrs	r2, r3
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800330c:	2201      	movs	r2, #1
 800330e:	431a      	orrs	r2, r3
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	659a      	str	r2, [r3, #88]	; 0x58
        
        return HAL_ERROR;
 8003314:	2301      	movs	r3, #1
 8003316:	e007      	b.n	8003328 <ADC_Disable+0xb8>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	689b      	ldr	r3, [r3, #8]
 800331e:	2201      	movs	r2, #1
 8003320:	4013      	ands	r3, r2
 8003322:	2b01      	cmp	r3, #1
 8003324:	d0e3      	beq.n	80032ee <ADC_Disable+0x7e>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8003326:	2300      	movs	r3, #0
}
 8003328:	0018      	movs	r0, r3
 800332a:	46bd      	mov	sp, r7
 800332c:	b004      	add	sp, #16
 800332e:	bd80      	pop	{r7, pc}

08003330 <ADC_ConversionStop>:
  *         stopped to disable the ADC.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef* hadc)
{
 8003330:	b580      	push	{r7, lr}
 8003332:	b084      	sub	sp, #16
 8003334:	af00      	add	r7, sp, #0
 8003336:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003338:	2300      	movs	r3, #0
 800333a:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
    
  /* Verification if ADC is not already stopped on regular group to bypass    */
  /* this function if not needed.                                             */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc))
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	689b      	ldr	r3, [r3, #8]
 8003342:	2204      	movs	r2, #4
 8003344:	4013      	ands	r3, r2
 8003346:	d034      	beq.n	80033b2 <ADC_ConversionStop+0x82>
  {
    
    /* Stop potential conversion on going on regular group */
    /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
    if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADSTART) && 
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	689b      	ldr	r3, [r3, #8]
 800334e:	2204      	movs	r2, #4
 8003350:	4013      	ands	r3, r2
 8003352:	2b04      	cmp	r3, #4
 8003354:	d10d      	bne.n	8003372 <ADC_ConversionStop+0x42>
        HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADDIS)                  )
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	689b      	ldr	r3, [r3, #8]
 800335c:	2202      	movs	r2, #2
 800335e:	4013      	ands	r3, r2
    if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADSTART) && 
 8003360:	d107      	bne.n	8003372 <ADC_ConversionStop+0x42>
    {
      /* Stop conversions on regular group */
      hadc->Instance->CR |= ADC_CR_ADSTP;
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	689a      	ldr	r2, [r3, #8]
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	2110      	movs	r1, #16
 800336e:	430a      	orrs	r2, r1
 8003370:	609a      	str	r2, [r3, #8]
    }
    
    /* Wait for conversion effectively stopped */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003372:	f7ff fba7 	bl	8002ac4 <HAL_GetTick>
 8003376:	0003      	movs	r3, r0
 8003378:	60fb      	str	r3, [r7, #12]
      
    while((hadc->Instance->CR & ADC_CR_ADSTART) != RESET)
 800337a:	e014      	b.n	80033a6 <ADC_ConversionStop+0x76>
    {
      if((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 800337c:	f7ff fba2 	bl	8002ac4 <HAL_GetTick>
 8003380:	0002      	movs	r2, r0
 8003382:	68fb      	ldr	r3, [r7, #12]
 8003384:	1ad3      	subs	r3, r2, r3
 8003386:	2b0a      	cmp	r3, #10
 8003388:	d90d      	bls.n	80033a6 <ADC_ConversionStop+0x76>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800338e:	2210      	movs	r2, #16
 8003390:	431a      	orrs	r2, r3
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	655a      	str	r2, [r3, #84]	; 0x54
      
        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800339a:	2201      	movs	r2, #1
 800339c:	431a      	orrs	r2, r3
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	659a      	str	r2, [r3, #88]	; 0x58
        
        return HAL_ERROR;
 80033a2:	2301      	movs	r3, #1
 80033a4:	e006      	b.n	80033b4 <ADC_ConversionStop+0x84>
    while((hadc->Instance->CR & ADC_CR_ADSTART) != RESET)
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	689b      	ldr	r3, [r3, #8]
 80033ac:	2204      	movs	r2, #4
 80033ae:	4013      	ands	r3, r2
 80033b0:	d1e4      	bne.n	800337c <ADC_ConversionStop+0x4c>
    }
    
  }
   
  /* Return HAL status */
  return HAL_OK;
 80033b2:	2300      	movs	r3, #0
}
 80033b4:	0018      	movs	r0, r3
 80033b6:	46bd      	mov	sp, r7
 80033b8:	b004      	add	sp, #16
 80033ba:	bd80      	pop	{r7, pc}

080033bc <ADC_DelayMicroSecond>:
  * @brief  Delay micro seconds 
  * @param  microSecond  delay
  * @retval None
  */
static void ADC_DelayMicroSecond(uint32_t microSecond)
{
 80033bc:	b580      	push	{r7, lr}
 80033be:	b084      	sub	sp, #16
 80033c0:	af00      	add	r7, sp, #0
 80033c2:	6078      	str	r0, [r7, #4]
  /* Compute number of CPU cycles to wait for */
  __IO uint32_t waitLoopIndex = (microSecond * (SystemCoreClock / 1000000U));
 80033c4:	4b0a      	ldr	r3, [pc, #40]	; (80033f0 <ADC_DelayMicroSecond+0x34>)
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	490a      	ldr	r1, [pc, #40]	; (80033f4 <ADC_DelayMicroSecond+0x38>)
 80033ca:	0018      	movs	r0, r3
 80033cc:	f7fc fea4 	bl	8000118 <__udivsi3>
 80033d0:	0003      	movs	r3, r0
 80033d2:	001a      	movs	r2, r3
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	4353      	muls	r3, r2
 80033d8:	60fb      	str	r3, [r7, #12]

  while(waitLoopIndex != 0U)
 80033da:	e002      	b.n	80033e2 <ADC_DelayMicroSecond+0x26>
  {
    waitLoopIndex--;
 80033dc:	68fb      	ldr	r3, [r7, #12]
 80033de:	3b01      	subs	r3, #1
 80033e0:	60fb      	str	r3, [r7, #12]
  while(waitLoopIndex != 0U)
 80033e2:	68fb      	ldr	r3, [r7, #12]
 80033e4:	2b00      	cmp	r3, #0
 80033e6:	d1f9      	bne.n	80033dc <ADC_DelayMicroSecond+0x20>
  } 
}
 80033e8:	46c0      	nop			; (mov r8, r8)
 80033ea:	46bd      	mov	sp, r7
 80033ec:	b004      	add	sp, #16
 80033ee:	bd80      	pop	{r7, pc}
 80033f0:	20000040 	.word	0x20000040
 80033f4:	000f4240 	.word	0x000f4240

080033f8 <HAL_ADCEx_Calibration_Start>:
  *          This parameter can be only of the following values:
  *            @arg ADC_SINGLE_ENDED: Channel in mode input single ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc, uint32_t SingleDiff)
{
 80033f8:	b580      	push	{r7, lr}
 80033fa:	b086      	sub	sp, #24
 80033fc:	af00      	add	r7, sp, #0
 80033fe:	6078      	str	r0, [r7, #4]
 8003400:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003402:	2317      	movs	r3, #23
 8003404:	18fb      	adds	r3, r7, r3
 8003406:	2200      	movs	r2, #0
 8003408:	701a      	strb	r2, [r3, #0]
  uint32_t tickstart = 0U;
 800340a:	2300      	movs	r3, #0
 800340c:	613b      	str	r3, [r7, #16]
  uint32_t backup_setting_adc_dma_transfer = 0U; /* Note: Variable not declared as volatile because register read is already declared as volatile */
 800340e:	2300      	movs	r3, #0
 8003410:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	2250      	movs	r2, #80	; 0x50
 8003416:	5c9b      	ldrb	r3, [r3, r2]
 8003418:	2b01      	cmp	r3, #1
 800341a:	d101      	bne.n	8003420 <HAL_ADCEx_Calibration_Start+0x28>
 800341c:	2302      	movs	r3, #2
 800341e:	e07a      	b.n	8003516 <HAL_ADCEx_Calibration_Start+0x11e>
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	2250      	movs	r2, #80	; 0x50
 8003424:	2101      	movs	r1, #1
 8003426:	5499      	strb	r1, [r3, r2]
  
  /* Calibration prerequisite: ADC must be disabled. */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	689b      	ldr	r3, [r3, #8]
 800342e:	2203      	movs	r2, #3
 8003430:	4013      	ands	r3, r2
 8003432:	2b01      	cmp	r3, #1
 8003434:	d108      	bne.n	8003448 <HAL_ADCEx_Calibration_Start+0x50>
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	2201      	movs	r2, #1
 800343e:	4013      	ands	r3, r2
 8003440:	2b01      	cmp	r3, #1
 8003442:	d101      	bne.n	8003448 <HAL_ADCEx_Calibration_Start+0x50>
 8003444:	2301      	movs	r3, #1
 8003446:	e000      	b.n	800344a <HAL_ADCEx_Calibration_Start+0x52>
 8003448:	2300      	movs	r3, #0
 800344a:	2b00      	cmp	r3, #0
 800344c:	d152      	bne.n	80034f4 <HAL_ADCEx_Calibration_Start+0xfc>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State, 
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003452:	4a33      	ldr	r2, [pc, #204]	; (8003520 <HAL_ADCEx_Calibration_Start+0x128>)
 8003454:	4013      	ands	r3, r2
 8003456:	2202      	movs	r2, #2
 8003458:	431a      	orrs	r2, r3
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	655a      	str	r2, [r3, #84]	; 0x54
    /* Note: Specificity of this STM32 serie: Calibration factor is           */
    /*       available in data register and also transfered by DMA.           */
    /*       To not insert ADC calibration factor among ADC conversion data   */
    /*       in array variable, DMA transfer must be disabled during          */
    /*       calibration.                                                     */
    backup_setting_adc_dma_transfer = READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG);
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	68db      	ldr	r3, [r3, #12]
 8003464:	2203      	movs	r2, #3
 8003466:	4013      	ands	r3, r2
 8003468:	60fb      	str	r3, [r7, #12]
    CLEAR_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG);
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	68da      	ldr	r2, [r3, #12]
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	2103      	movs	r1, #3
 8003476:	438a      	bics	r2, r1
 8003478:	60da      	str	r2, [r3, #12]
    
    /* Start ADC calibration */
    hadc->Instance->CR |= ADC_CR_ADCAL;
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	689a      	ldr	r2, [r3, #8]
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	2180      	movs	r1, #128	; 0x80
 8003486:	0609      	lsls	r1, r1, #24
 8003488:	430a      	orrs	r2, r1
 800348a:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 800348c:	f7ff fb1a 	bl	8002ac4 <HAL_GetTick>
 8003490:	0003      	movs	r3, r0
 8003492:	613b      	str	r3, [r7, #16]
    
    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 8003494:	e014      	b.n	80034c0 <HAL_ADCEx_Calibration_Start+0xc8>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8003496:	f7ff fb15 	bl	8002ac4 <HAL_GetTick>
 800349a:	0002      	movs	r2, r0
 800349c:	693b      	ldr	r3, [r7, #16]
 800349e:	1ad3      	subs	r3, r2, r3
 80034a0:	2b0a      	cmp	r3, #10
 80034a2:	d90d      	bls.n	80034c0 <HAL_ADCEx_Calibration_Start+0xc8>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80034a8:	2212      	movs	r2, #18
 80034aa:	4393      	bics	r3, r2
 80034ac:	2210      	movs	r2, #16
 80034ae:	431a      	orrs	r2, r3
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	655a      	str	r2, [r3, #84]	; 0x54
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	2250      	movs	r2, #80	; 0x50
 80034b8:	2100      	movs	r1, #0
 80034ba:	5499      	strb	r1, [r3, r2]
        
        return HAL_ERROR;
 80034bc:	2301      	movs	r3, #1
 80034be:	e02a      	b.n	8003516 <HAL_ADCEx_Calibration_Start+0x11e>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	689b      	ldr	r3, [r3, #8]
 80034c6:	0fdb      	lsrs	r3, r3, #31
 80034c8:	07da      	lsls	r2, r3, #31
 80034ca:	2380      	movs	r3, #128	; 0x80
 80034cc:	061b      	lsls	r3, r3, #24
 80034ce:	429a      	cmp	r2, r3
 80034d0:	d0e1      	beq.n	8003496 <HAL_ADCEx_Calibration_Start+0x9e>
      }
    }
    
    /* Restore ADC DMA transfer request after calibration */
    SET_BIT(hadc->Instance->CFGR1, backup_setting_adc_dma_transfer);
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	68d9      	ldr	r1, [r3, #12]
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	68fa      	ldr	r2, [r7, #12]
 80034de:	430a      	orrs	r2, r1
 80034e0:	60da      	str	r2, [r3, #12]
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80034e6:	2203      	movs	r2, #3
 80034e8:	4393      	bics	r3, r2
 80034ea:	2201      	movs	r2, #1
 80034ec:	431a      	orrs	r2, r3
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	655a      	str	r2, [r3, #84]	; 0x54
 80034f2:	e009      	b.n	8003508 <HAL_ADCEx_Calibration_Start+0x110>
                      HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80034f8:	2220      	movs	r2, #32
 80034fa:	431a      	orrs	r2, r3
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	655a      	str	r2, [r3, #84]	; 0x54
    
    tmp_hal_status = HAL_ERROR;
 8003500:	2317      	movs	r3, #23
 8003502:	18fb      	adds	r3, r7, r3
 8003504:	2201      	movs	r2, #1
 8003506:	701a      	strb	r2, [r3, #0]
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	2250      	movs	r2, #80	; 0x50
 800350c:	2100      	movs	r1, #0
 800350e:	5499      	strb	r1, [r3, r2]
  
  /* Return function status */
  return tmp_hal_status;
 8003510:	2317      	movs	r3, #23
 8003512:	18fb      	adds	r3, r7, r3
 8003514:	781b      	ldrb	r3, [r3, #0]
}
 8003516:	0018      	movs	r0, r3
 8003518:	46bd      	mov	sp, r7
 800351a:	b006      	add	sp, #24
 800351c:	bd80      	pop	{r7, pc}
 800351e:	46c0      	nop			; (mov r8, r8)
 8003520:	fffffefd 	.word	0xfffffefd

08003524 <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003524:	b590      	push	{r4, r7, lr}
 8003526:	b083      	sub	sp, #12
 8003528:	af00      	add	r7, sp, #0
 800352a:	0002      	movs	r2, r0
 800352c:	6039      	str	r1, [r7, #0]
 800352e:	1dfb      	adds	r3, r7, #7
 8003530:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) < 0)
 8003532:	1dfb      	adds	r3, r7, #7
 8003534:	781b      	ldrb	r3, [r3, #0]
 8003536:	2b7f      	cmp	r3, #127	; 0x7f
 8003538:	d932      	bls.n	80035a0 <NVIC_SetPriority+0x7c>
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800353a:	4a2f      	ldr	r2, [pc, #188]	; (80035f8 <NVIC_SetPriority+0xd4>)
 800353c:	1dfb      	adds	r3, r7, #7
 800353e:	781b      	ldrb	r3, [r3, #0]
 8003540:	0019      	movs	r1, r3
 8003542:	230f      	movs	r3, #15
 8003544:	400b      	ands	r3, r1
 8003546:	3b08      	subs	r3, #8
 8003548:	089b      	lsrs	r3, r3, #2
 800354a:	3306      	adds	r3, #6
 800354c:	009b      	lsls	r3, r3, #2
 800354e:	18d3      	adds	r3, r2, r3
 8003550:	3304      	adds	r3, #4
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	1dfa      	adds	r2, r7, #7
 8003556:	7812      	ldrb	r2, [r2, #0]
 8003558:	0011      	movs	r1, r2
 800355a:	2203      	movs	r2, #3
 800355c:	400a      	ands	r2, r1
 800355e:	00d2      	lsls	r2, r2, #3
 8003560:	21ff      	movs	r1, #255	; 0xff
 8003562:	4091      	lsls	r1, r2
 8003564:	000a      	movs	r2, r1
 8003566:	43d2      	mvns	r2, r2
 8003568:	401a      	ands	r2, r3
 800356a:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800356c:	683b      	ldr	r3, [r7, #0]
 800356e:	019b      	lsls	r3, r3, #6
 8003570:	22ff      	movs	r2, #255	; 0xff
 8003572:	401a      	ands	r2, r3
 8003574:	1dfb      	adds	r3, r7, #7
 8003576:	781b      	ldrb	r3, [r3, #0]
 8003578:	0018      	movs	r0, r3
 800357a:	2303      	movs	r3, #3
 800357c:	4003      	ands	r3, r0
 800357e:	00db      	lsls	r3, r3, #3
 8003580:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003582:	481d      	ldr	r0, [pc, #116]	; (80035f8 <NVIC_SetPriority+0xd4>)
 8003584:	1dfb      	adds	r3, r7, #7
 8003586:	781b      	ldrb	r3, [r3, #0]
 8003588:	001c      	movs	r4, r3
 800358a:	230f      	movs	r3, #15
 800358c:	4023      	ands	r3, r4
 800358e:	3b08      	subs	r3, #8
 8003590:	089b      	lsrs	r3, r3, #2
 8003592:	430a      	orrs	r2, r1
 8003594:	3306      	adds	r3, #6
 8003596:	009b      	lsls	r3, r3, #2
 8003598:	18c3      	adds	r3, r0, r3
 800359a:	3304      	adds	r3, #4
 800359c:	601a      	str	r2, [r3, #0]
  else
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800359e:	e027      	b.n	80035f0 <NVIC_SetPriority+0xcc>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80035a0:	4a16      	ldr	r2, [pc, #88]	; (80035fc <NVIC_SetPriority+0xd8>)
 80035a2:	1dfb      	adds	r3, r7, #7
 80035a4:	781b      	ldrb	r3, [r3, #0]
 80035a6:	b25b      	sxtb	r3, r3
 80035a8:	089b      	lsrs	r3, r3, #2
 80035aa:	33c0      	adds	r3, #192	; 0xc0
 80035ac:	009b      	lsls	r3, r3, #2
 80035ae:	589b      	ldr	r3, [r3, r2]
 80035b0:	1dfa      	adds	r2, r7, #7
 80035b2:	7812      	ldrb	r2, [r2, #0]
 80035b4:	0011      	movs	r1, r2
 80035b6:	2203      	movs	r2, #3
 80035b8:	400a      	ands	r2, r1
 80035ba:	00d2      	lsls	r2, r2, #3
 80035bc:	21ff      	movs	r1, #255	; 0xff
 80035be:	4091      	lsls	r1, r2
 80035c0:	000a      	movs	r2, r1
 80035c2:	43d2      	mvns	r2, r2
 80035c4:	401a      	ands	r2, r3
 80035c6:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80035c8:	683b      	ldr	r3, [r7, #0]
 80035ca:	019b      	lsls	r3, r3, #6
 80035cc:	22ff      	movs	r2, #255	; 0xff
 80035ce:	401a      	ands	r2, r3
 80035d0:	1dfb      	adds	r3, r7, #7
 80035d2:	781b      	ldrb	r3, [r3, #0]
 80035d4:	0018      	movs	r0, r3
 80035d6:	2303      	movs	r3, #3
 80035d8:	4003      	ands	r3, r0
 80035da:	00db      	lsls	r3, r3, #3
 80035dc:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80035de:	4807      	ldr	r0, [pc, #28]	; (80035fc <NVIC_SetPriority+0xd8>)
 80035e0:	1dfb      	adds	r3, r7, #7
 80035e2:	781b      	ldrb	r3, [r3, #0]
 80035e4:	b25b      	sxtb	r3, r3
 80035e6:	089b      	lsrs	r3, r3, #2
 80035e8:	430a      	orrs	r2, r1
 80035ea:	33c0      	adds	r3, #192	; 0xc0
 80035ec:	009b      	lsls	r3, r3, #2
 80035ee:	501a      	str	r2, [r3, r0]
}
 80035f0:	46c0      	nop			; (mov r8, r8)
 80035f2:	46bd      	mov	sp, r7
 80035f4:	b003      	add	sp, #12
 80035f6:	bd90      	pop	{r4, r7, pc}
 80035f8:	e000ed00 	.word	0xe000ed00
 80035fc:	e000e100 	.word	0xe000e100

08003600 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003600:	b580      	push	{r7, lr}
 8003602:	b082      	sub	sp, #8
 8003604:	af00      	add	r7, sp, #0
 8003606:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	3b01      	subs	r3, #1
 800360c:	4a0c      	ldr	r2, [pc, #48]	; (8003640 <SysTick_Config+0x40>)
 800360e:	4293      	cmp	r3, r2
 8003610:	d901      	bls.n	8003616 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003612:	2301      	movs	r3, #1
 8003614:	e010      	b.n	8003638 <SysTick_Config+0x38>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003616:	4b0b      	ldr	r3, [pc, #44]	; (8003644 <SysTick_Config+0x44>)
 8003618:	687a      	ldr	r2, [r7, #4]
 800361a:	3a01      	subs	r2, #1
 800361c:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800361e:	2301      	movs	r3, #1
 8003620:	425b      	negs	r3, r3
 8003622:	2103      	movs	r1, #3
 8003624:	0018      	movs	r0, r3
 8003626:	f7ff ff7d 	bl	8003524 <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800362a:	4b06      	ldr	r3, [pc, #24]	; (8003644 <SysTick_Config+0x44>)
 800362c:	2200      	movs	r2, #0
 800362e:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003630:	4b04      	ldr	r3, [pc, #16]	; (8003644 <SysTick_Config+0x44>)
 8003632:	2207      	movs	r2, #7
 8003634:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003636:	2300      	movs	r3, #0
}
 8003638:	0018      	movs	r0, r3
 800363a:	46bd      	mov	sp, r7
 800363c:	b002      	add	sp, #8
 800363e:	bd80      	pop	{r7, pc}
 8003640:	00ffffff 	.word	0x00ffffff
 8003644:	e000e010 	.word	0xe000e010

08003648 <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003648:	b580      	push	{r7, lr}
 800364a:	b084      	sub	sp, #16
 800364c:	af00      	add	r7, sp, #0
 800364e:	60b9      	str	r1, [r7, #8]
 8003650:	607a      	str	r2, [r7, #4]
 8003652:	210f      	movs	r1, #15
 8003654:	187b      	adds	r3, r7, r1
 8003656:	1c02      	adds	r2, r0, #0
 8003658:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 800365a:	68ba      	ldr	r2, [r7, #8]
 800365c:	187b      	adds	r3, r7, r1
 800365e:	781b      	ldrb	r3, [r3, #0]
 8003660:	b25b      	sxtb	r3, r3
 8003662:	0011      	movs	r1, r2
 8003664:	0018      	movs	r0, r3
 8003666:	f7ff ff5d 	bl	8003524 <NVIC_SetPriority>
}
 800366a:	46c0      	nop			; (mov r8, r8)
 800366c:	46bd      	mov	sp, r7
 800366e:	b004      	add	sp, #16
 8003670:	bd80      	pop	{r7, pc}

08003672 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003672:	b580      	push	{r7, lr}
 8003674:	b082      	sub	sp, #8
 8003676:	af00      	add	r7, sp, #0
 8003678:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	0018      	movs	r0, r3
 800367e:	f7ff ffbf 	bl	8003600 <SysTick_Config>
 8003682:	0003      	movs	r3, r0
}
 8003684:	0018      	movs	r0, r3
 8003686:	46bd      	mov	sp, r7
 8003688:	b002      	add	sp, #8
 800368a:	bd80      	pop	{r7, pc}

0800368c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800368c:	b580      	push	{r7, lr}
 800368e:	b086      	sub	sp, #24
 8003690:	af00      	add	r7, sp, #0
 8003692:	6078      	str	r0, [r7, #4]
 8003694:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8003696:	2300      	movs	r3, #0
 8003698:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800369a:	2300      	movs	r3, #0
 800369c:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 800369e:	2300      	movs	r3, #0
 80036a0:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 80036a2:	e14f      	b.n	8003944 <HAL_GPIO_Init+0x2b8>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 80036a4:	683b      	ldr	r3, [r7, #0]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	2101      	movs	r1, #1
 80036aa:	697a      	ldr	r2, [r7, #20]
 80036ac:	4091      	lsls	r1, r2
 80036ae:	000a      	movs	r2, r1
 80036b0:	4013      	ands	r3, r2
 80036b2:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 80036b4:	68fb      	ldr	r3, [r7, #12]
 80036b6:	2b00      	cmp	r3, #0
 80036b8:	d100      	bne.n	80036bc <HAL_GPIO_Init+0x30>
 80036ba:	e140      	b.n	800393e <HAL_GPIO_Init+0x2b2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80036bc:	683b      	ldr	r3, [r7, #0]
 80036be:	685b      	ldr	r3, [r3, #4]
 80036c0:	2b01      	cmp	r3, #1
 80036c2:	d00b      	beq.n	80036dc <HAL_GPIO_Init+0x50>
 80036c4:	683b      	ldr	r3, [r7, #0]
 80036c6:	685b      	ldr	r3, [r3, #4]
 80036c8:	2b02      	cmp	r3, #2
 80036ca:	d007      	beq.n	80036dc <HAL_GPIO_Init+0x50>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80036cc:	683b      	ldr	r3, [r7, #0]
 80036ce:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80036d0:	2b11      	cmp	r3, #17
 80036d2:	d003      	beq.n	80036dc <HAL_GPIO_Init+0x50>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80036d4:	683b      	ldr	r3, [r7, #0]
 80036d6:	685b      	ldr	r3, [r3, #4]
 80036d8:	2b12      	cmp	r3, #18
 80036da:	d130      	bne.n	800373e <HAL_GPIO_Init+0xb2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	689b      	ldr	r3, [r3, #8]
 80036e0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 80036e2:	697b      	ldr	r3, [r7, #20]
 80036e4:	005b      	lsls	r3, r3, #1
 80036e6:	2203      	movs	r2, #3
 80036e8:	409a      	lsls	r2, r3
 80036ea:	0013      	movs	r3, r2
 80036ec:	43da      	mvns	r2, r3
 80036ee:	693b      	ldr	r3, [r7, #16]
 80036f0:	4013      	ands	r3, r2
 80036f2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80036f4:	683b      	ldr	r3, [r7, #0]
 80036f6:	68da      	ldr	r2, [r3, #12]
 80036f8:	697b      	ldr	r3, [r7, #20]
 80036fa:	005b      	lsls	r3, r3, #1
 80036fc:	409a      	lsls	r2, r3
 80036fe:	0013      	movs	r3, r2
 8003700:	693a      	ldr	r2, [r7, #16]
 8003702:	4313      	orrs	r3, r2
 8003704:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	693a      	ldr	r2, [r7, #16]
 800370a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	685b      	ldr	r3, [r3, #4]
 8003710:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003712:	2201      	movs	r2, #1
 8003714:	697b      	ldr	r3, [r7, #20]
 8003716:	409a      	lsls	r2, r3
 8003718:	0013      	movs	r3, r2
 800371a:	43da      	mvns	r2, r3
 800371c:	693b      	ldr	r3, [r7, #16]
 800371e:	4013      	ands	r3, r2
 8003720:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8003722:	683b      	ldr	r3, [r7, #0]
 8003724:	685b      	ldr	r3, [r3, #4]
 8003726:	091b      	lsrs	r3, r3, #4
 8003728:	2201      	movs	r2, #1
 800372a:	401a      	ands	r2, r3
 800372c:	697b      	ldr	r3, [r7, #20]
 800372e:	409a      	lsls	r2, r3
 8003730:	0013      	movs	r3, r2
 8003732:	693a      	ldr	r2, [r7, #16]
 8003734:	4313      	orrs	r3, r2
 8003736:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	693a      	ldr	r2, [r7, #16]
 800373c:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	68db      	ldr	r3, [r3, #12]
 8003742:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003744:	697b      	ldr	r3, [r7, #20]
 8003746:	005b      	lsls	r3, r3, #1
 8003748:	2203      	movs	r2, #3
 800374a:	409a      	lsls	r2, r3
 800374c:	0013      	movs	r3, r2
 800374e:	43da      	mvns	r2, r3
 8003750:	693b      	ldr	r3, [r7, #16]
 8003752:	4013      	ands	r3, r2
 8003754:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003756:	683b      	ldr	r3, [r7, #0]
 8003758:	689a      	ldr	r2, [r3, #8]
 800375a:	697b      	ldr	r3, [r7, #20]
 800375c:	005b      	lsls	r3, r3, #1
 800375e:	409a      	lsls	r2, r3
 8003760:	0013      	movs	r3, r2
 8003762:	693a      	ldr	r2, [r7, #16]
 8003764:	4313      	orrs	r3, r2
 8003766:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	693a      	ldr	r2, [r7, #16]
 800376c:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800376e:	683b      	ldr	r3, [r7, #0]
 8003770:	685b      	ldr	r3, [r3, #4]
 8003772:	2b02      	cmp	r3, #2
 8003774:	d003      	beq.n	800377e <HAL_GPIO_Init+0xf2>
 8003776:	683b      	ldr	r3, [r7, #0]
 8003778:	685b      	ldr	r3, [r3, #4]
 800377a:	2b12      	cmp	r3, #18
 800377c:	d123      	bne.n	80037c6 <HAL_GPIO_Init+0x13a>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800377e:	697b      	ldr	r3, [r7, #20]
 8003780:	08da      	lsrs	r2, r3, #3
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	3208      	adds	r2, #8
 8003786:	0092      	lsls	r2, r2, #2
 8003788:	58d3      	ldr	r3, [r2, r3]
 800378a:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)0xFU << ((uint32_t)(position & (uint32_t)0x07U) * 4U));
 800378c:	697b      	ldr	r3, [r7, #20]
 800378e:	2207      	movs	r2, #7
 8003790:	4013      	ands	r3, r2
 8003792:	009b      	lsls	r3, r3, #2
 8003794:	220f      	movs	r2, #15
 8003796:	409a      	lsls	r2, r3
 8003798:	0013      	movs	r3, r2
 800379a:	43da      	mvns	r2, r3
 800379c:	693b      	ldr	r3, [r7, #16]
 800379e:	4013      	ands	r3, r2
 80037a0:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 80037a2:	683b      	ldr	r3, [r7, #0]
 80037a4:	691a      	ldr	r2, [r3, #16]
 80037a6:	697b      	ldr	r3, [r7, #20]
 80037a8:	2107      	movs	r1, #7
 80037aa:	400b      	ands	r3, r1
 80037ac:	009b      	lsls	r3, r3, #2
 80037ae:	409a      	lsls	r2, r3
 80037b0:	0013      	movs	r3, r2
 80037b2:	693a      	ldr	r2, [r7, #16]
 80037b4:	4313      	orrs	r3, r2
 80037b6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 80037b8:	697b      	ldr	r3, [r7, #20]
 80037ba:	08da      	lsrs	r2, r3, #3
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	3208      	adds	r2, #8
 80037c0:	0092      	lsls	r2, r2, #2
 80037c2:	6939      	ldr	r1, [r7, #16]
 80037c4:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80037cc:	697b      	ldr	r3, [r7, #20]
 80037ce:	005b      	lsls	r3, r3, #1
 80037d0:	2203      	movs	r2, #3
 80037d2:	409a      	lsls	r2, r3
 80037d4:	0013      	movs	r3, r2
 80037d6:	43da      	mvns	r2, r3
 80037d8:	693b      	ldr	r3, [r7, #16]
 80037da:	4013      	ands	r3, r2
 80037dc:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80037de:	683b      	ldr	r3, [r7, #0]
 80037e0:	685b      	ldr	r3, [r3, #4]
 80037e2:	2203      	movs	r2, #3
 80037e4:	401a      	ands	r2, r3
 80037e6:	697b      	ldr	r3, [r7, #20]
 80037e8:	005b      	lsls	r3, r3, #1
 80037ea:	409a      	lsls	r2, r3
 80037ec:	0013      	movs	r3, r2
 80037ee:	693a      	ldr	r2, [r7, #16]
 80037f0:	4313      	orrs	r3, r2
 80037f2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	693a      	ldr	r2, [r7, #16]
 80037f8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80037fa:	683b      	ldr	r3, [r7, #0]
 80037fc:	685a      	ldr	r2, [r3, #4]
 80037fe:	2380      	movs	r3, #128	; 0x80
 8003800:	055b      	lsls	r3, r3, #21
 8003802:	4013      	ands	r3, r2
 8003804:	d100      	bne.n	8003808 <HAL_GPIO_Init+0x17c>
 8003806:	e09a      	b.n	800393e <HAL_GPIO_Init+0x2b2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003808:	4b54      	ldr	r3, [pc, #336]	; (800395c <HAL_GPIO_Init+0x2d0>)
 800380a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800380c:	4b53      	ldr	r3, [pc, #332]	; (800395c <HAL_GPIO_Init+0x2d0>)
 800380e:	2101      	movs	r1, #1
 8003810:	430a      	orrs	r2, r1
 8003812:	635a      	str	r2, [r3, #52]	; 0x34

        temp = SYSCFG->EXTICR[position >> 2U];
 8003814:	4a52      	ldr	r2, [pc, #328]	; (8003960 <HAL_GPIO_Init+0x2d4>)
 8003816:	697b      	ldr	r3, [r7, #20]
 8003818:	089b      	lsrs	r3, r3, #2
 800381a:	3302      	adds	r3, #2
 800381c:	009b      	lsls	r3, r3, #2
 800381e:	589b      	ldr	r3, [r3, r2]
 8003820:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, ((uint32_t)0x0FU) << (4U * (position & 0x03U)));
 8003822:	697b      	ldr	r3, [r7, #20]
 8003824:	2203      	movs	r2, #3
 8003826:	4013      	ands	r3, r2
 8003828:	009b      	lsls	r3, r3, #2
 800382a:	220f      	movs	r2, #15
 800382c:	409a      	lsls	r2, r3
 800382e:	0013      	movs	r3, r2
 8003830:	43da      	mvns	r2, r3
 8003832:	693b      	ldr	r3, [r7, #16]
 8003834:	4013      	ands	r3, r2
 8003836:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8003838:	687a      	ldr	r2, [r7, #4]
 800383a:	23a0      	movs	r3, #160	; 0xa0
 800383c:	05db      	lsls	r3, r3, #23
 800383e:	429a      	cmp	r2, r3
 8003840:	d019      	beq.n	8003876 <HAL_GPIO_Init+0x1ea>
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	4a47      	ldr	r2, [pc, #284]	; (8003964 <HAL_GPIO_Init+0x2d8>)
 8003846:	4293      	cmp	r3, r2
 8003848:	d013      	beq.n	8003872 <HAL_GPIO_Init+0x1e6>
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	4a46      	ldr	r2, [pc, #280]	; (8003968 <HAL_GPIO_Init+0x2dc>)
 800384e:	4293      	cmp	r3, r2
 8003850:	d00d      	beq.n	800386e <HAL_GPIO_Init+0x1e2>
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	4a45      	ldr	r2, [pc, #276]	; (800396c <HAL_GPIO_Init+0x2e0>)
 8003856:	4293      	cmp	r3, r2
 8003858:	d007      	beq.n	800386a <HAL_GPIO_Init+0x1de>
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	4a44      	ldr	r2, [pc, #272]	; (8003970 <HAL_GPIO_Init+0x2e4>)
 800385e:	4293      	cmp	r3, r2
 8003860:	d101      	bne.n	8003866 <HAL_GPIO_Init+0x1da>
 8003862:	2305      	movs	r3, #5
 8003864:	e008      	b.n	8003878 <HAL_GPIO_Init+0x1ec>
 8003866:	2306      	movs	r3, #6
 8003868:	e006      	b.n	8003878 <HAL_GPIO_Init+0x1ec>
 800386a:	2303      	movs	r3, #3
 800386c:	e004      	b.n	8003878 <HAL_GPIO_Init+0x1ec>
 800386e:	2302      	movs	r3, #2
 8003870:	e002      	b.n	8003878 <HAL_GPIO_Init+0x1ec>
 8003872:	2301      	movs	r3, #1
 8003874:	e000      	b.n	8003878 <HAL_GPIO_Init+0x1ec>
 8003876:	2300      	movs	r3, #0
 8003878:	697a      	ldr	r2, [r7, #20]
 800387a:	2103      	movs	r1, #3
 800387c:	400a      	ands	r2, r1
 800387e:	0092      	lsls	r2, r2, #2
 8003880:	4093      	lsls	r3, r2
 8003882:	693a      	ldr	r2, [r7, #16]
 8003884:	4313      	orrs	r3, r2
 8003886:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003888:	4935      	ldr	r1, [pc, #212]	; (8003960 <HAL_GPIO_Init+0x2d4>)
 800388a:	697b      	ldr	r3, [r7, #20]
 800388c:	089b      	lsrs	r3, r3, #2
 800388e:	3302      	adds	r3, #2
 8003890:	009b      	lsls	r3, r3, #2
 8003892:	693a      	ldr	r2, [r7, #16]
 8003894:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003896:	4b37      	ldr	r3, [pc, #220]	; (8003974 <HAL_GPIO_Init+0x2e8>)
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	43da      	mvns	r2, r3
 80038a0:	693b      	ldr	r3, [r7, #16]
 80038a2:	4013      	ands	r3, r2
 80038a4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80038a6:	683b      	ldr	r3, [r7, #0]
 80038a8:	685a      	ldr	r2, [r3, #4]
 80038aa:	2380      	movs	r3, #128	; 0x80
 80038ac:	025b      	lsls	r3, r3, #9
 80038ae:	4013      	ands	r3, r2
 80038b0:	d003      	beq.n	80038ba <HAL_GPIO_Init+0x22e>
        {
          temp |= iocurrent;
 80038b2:	693a      	ldr	r2, [r7, #16]
 80038b4:	68fb      	ldr	r3, [r7, #12]
 80038b6:	4313      	orrs	r3, r2
 80038b8:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80038ba:	4b2e      	ldr	r3, [pc, #184]	; (8003974 <HAL_GPIO_Init+0x2e8>)
 80038bc:	693a      	ldr	r2, [r7, #16]
 80038be:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 80038c0:	4b2c      	ldr	r3, [pc, #176]	; (8003974 <HAL_GPIO_Init+0x2e8>)
 80038c2:	685b      	ldr	r3, [r3, #4]
 80038c4:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80038c6:	68fb      	ldr	r3, [r7, #12]
 80038c8:	43da      	mvns	r2, r3
 80038ca:	693b      	ldr	r3, [r7, #16]
 80038cc:	4013      	ands	r3, r2
 80038ce:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80038d0:	683b      	ldr	r3, [r7, #0]
 80038d2:	685a      	ldr	r2, [r3, #4]
 80038d4:	2380      	movs	r3, #128	; 0x80
 80038d6:	029b      	lsls	r3, r3, #10
 80038d8:	4013      	ands	r3, r2
 80038da:	d003      	beq.n	80038e4 <HAL_GPIO_Init+0x258>
        {
          temp |= iocurrent;
 80038dc:	693a      	ldr	r2, [r7, #16]
 80038de:	68fb      	ldr	r3, [r7, #12]
 80038e0:	4313      	orrs	r3, r2
 80038e2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80038e4:	4b23      	ldr	r3, [pc, #140]	; (8003974 <HAL_GPIO_Init+0x2e8>)
 80038e6:	693a      	ldr	r2, [r7, #16]
 80038e8:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80038ea:	4b22      	ldr	r3, [pc, #136]	; (8003974 <HAL_GPIO_Init+0x2e8>)
 80038ec:	689b      	ldr	r3, [r3, #8]
 80038ee:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80038f0:	68fb      	ldr	r3, [r7, #12]
 80038f2:	43da      	mvns	r2, r3
 80038f4:	693b      	ldr	r3, [r7, #16]
 80038f6:	4013      	ands	r3, r2
 80038f8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80038fa:	683b      	ldr	r3, [r7, #0]
 80038fc:	685a      	ldr	r2, [r3, #4]
 80038fe:	2380      	movs	r3, #128	; 0x80
 8003900:	035b      	lsls	r3, r3, #13
 8003902:	4013      	ands	r3, r2
 8003904:	d003      	beq.n	800390e <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8003906:	693a      	ldr	r2, [r7, #16]
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	4313      	orrs	r3, r2
 800390c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 800390e:	4b19      	ldr	r3, [pc, #100]	; (8003974 <HAL_GPIO_Init+0x2e8>)
 8003910:	693a      	ldr	r2, [r7, #16]
 8003912:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8003914:	4b17      	ldr	r3, [pc, #92]	; (8003974 <HAL_GPIO_Init+0x2e8>)
 8003916:	68db      	ldr	r3, [r3, #12]
 8003918:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 800391a:	68fb      	ldr	r3, [r7, #12]
 800391c:	43da      	mvns	r2, r3
 800391e:	693b      	ldr	r3, [r7, #16]
 8003920:	4013      	ands	r3, r2
 8003922:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003924:	683b      	ldr	r3, [r7, #0]
 8003926:	685a      	ldr	r2, [r3, #4]
 8003928:	2380      	movs	r3, #128	; 0x80
 800392a:	039b      	lsls	r3, r3, #14
 800392c:	4013      	ands	r3, r2
 800392e:	d003      	beq.n	8003938 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8003930:	693a      	ldr	r2, [r7, #16]
 8003932:	68fb      	ldr	r3, [r7, #12]
 8003934:	4313      	orrs	r3, r2
 8003936:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8003938:	4b0e      	ldr	r3, [pc, #56]	; (8003974 <HAL_GPIO_Init+0x2e8>)
 800393a:	693a      	ldr	r2, [r7, #16]
 800393c:	60da      	str	r2, [r3, #12]
      }
    }
    position++;
 800393e:	697b      	ldr	r3, [r7, #20]
 8003940:	3301      	adds	r3, #1
 8003942:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8003944:	683b      	ldr	r3, [r7, #0]
 8003946:	681a      	ldr	r2, [r3, #0]
 8003948:	697b      	ldr	r3, [r7, #20]
 800394a:	40da      	lsrs	r2, r3
 800394c:	1e13      	subs	r3, r2, #0
 800394e:	d000      	beq.n	8003952 <HAL_GPIO_Init+0x2c6>
 8003950:	e6a8      	b.n	80036a4 <HAL_GPIO_Init+0x18>
  }
}
 8003952:	46c0      	nop			; (mov r8, r8)
 8003954:	46bd      	mov	sp, r7
 8003956:	b006      	add	sp, #24
 8003958:	bd80      	pop	{r7, pc}
 800395a:	46c0      	nop			; (mov r8, r8)
 800395c:	40021000 	.word	0x40021000
 8003960:	40010000 	.word	0x40010000
 8003964:	50000400 	.word	0x50000400
 8003968:	50000800 	.word	0x50000800
 800396c:	50000c00 	.word	0x50000c00
 8003970:	50001c00 	.word	0x50001c00
 8003974:	40010400 	.word	0x40010400

08003978 <HAL_GPIO_ReadPin>:
  *                   This parameter can be GPIO_PIN_x where x can be (0..15).
  *                   All port bits are not necessarily available on all GPIOs.
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003978:	b580      	push	{r7, lr}
 800397a:	b084      	sub	sp, #16
 800397c:	af00      	add	r7, sp, #0
 800397e:	6078      	str	r0, [r7, #4]
 8003980:	000a      	movs	r2, r1
 8003982:	1cbb      	adds	r3, r7, #2
 8003984:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	691b      	ldr	r3, [r3, #16]
 800398a:	1cba      	adds	r2, r7, #2
 800398c:	8812      	ldrh	r2, [r2, #0]
 800398e:	4013      	ands	r3, r2
 8003990:	d004      	beq.n	800399c <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 8003992:	230f      	movs	r3, #15
 8003994:	18fb      	adds	r3, r7, r3
 8003996:	2201      	movs	r2, #1
 8003998:	701a      	strb	r2, [r3, #0]
 800399a:	e003      	b.n	80039a4 <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800399c:	230f      	movs	r3, #15
 800399e:	18fb      	adds	r3, r7, r3
 80039a0:	2200      	movs	r2, #0
 80039a2:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 80039a4:	230f      	movs	r3, #15
 80039a6:	18fb      	adds	r3, r7, r3
 80039a8:	781b      	ldrb	r3, [r3, #0]
}
 80039aa:	0018      	movs	r0, r3
 80039ac:	46bd      	mov	sp, r7
 80039ae:	b004      	add	sp, #16
 80039b0:	bd80      	pop	{r7, pc}

080039b2 <HAL_GPIO_WritePin>:
  *                        GPIO_PIN_RESET: to clear the port pin
  *                        GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80039b2:	b580      	push	{r7, lr}
 80039b4:	b082      	sub	sp, #8
 80039b6:	af00      	add	r7, sp, #0
 80039b8:	6078      	str	r0, [r7, #4]
 80039ba:	0008      	movs	r0, r1
 80039bc:	0011      	movs	r1, r2
 80039be:	1cbb      	adds	r3, r7, #2
 80039c0:	1c02      	adds	r2, r0, #0
 80039c2:	801a      	strh	r2, [r3, #0]
 80039c4:	1c7b      	adds	r3, r7, #1
 80039c6:	1c0a      	adds	r2, r1, #0
 80039c8:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80039ca:	1c7b      	adds	r3, r7, #1
 80039cc:	781b      	ldrb	r3, [r3, #0]
 80039ce:	2b00      	cmp	r3, #0
 80039d0:	d004      	beq.n	80039dc <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = GPIO_Pin;
 80039d2:	1cbb      	adds	r3, r7, #2
 80039d4:	881a      	ldrh	r2, [r3, #0]
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 80039da:	e003      	b.n	80039e4 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = GPIO_Pin ;
 80039dc:	1cbb      	adds	r3, r7, #2
 80039de:	881a      	ldrh	r2, [r3, #0]
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	629a      	str	r2, [r3, #40]	; 0x28
}
 80039e4:	46c0      	nop			; (mov r8, r8)
 80039e6:	46bd      	mov	sp, r7
 80039e8:	b002      	add	sp, #8
 80039ea:	bd80      	pop	{r7, pc}

080039ec <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80039ec:	b5f0      	push	{r4, r5, r6, r7, lr}
 80039ee:	b08b      	sub	sp, #44	; 0x2c
 80039f0:	af06      	add	r7, sp, #24
 80039f2:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	d101      	bne.n	80039fe <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80039fa:	2301      	movs	r3, #1
 80039fc:	e100      	b.n	8003c00 <HAL_PCD_Init+0x214>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	4a81      	ldr	r2, [pc, #516]	; (8003c08 <HAL_PCD_Init+0x21c>)
 8003a02:	5c9b      	ldrb	r3, [r3, r2]
 8003a04:	b2db      	uxtb	r3, r3
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d108      	bne.n	8003a1c <HAL_PCD_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8003a0a:	687a      	ldr	r2, [r7, #4]
 8003a0c:	23aa      	movs	r3, #170	; 0xaa
 8003a0e:	009b      	lsls	r3, r3, #2
 8003a10:	2100      	movs	r1, #0
 8003a12:	54d1      	strb	r1, [r2, r3]

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	0018      	movs	r0, r3
 8003a18:	f7fe ff06 	bl	8002828 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	4a7a      	ldr	r2, [pc, #488]	; (8003c08 <HAL_PCD_Init+0x21c>)
 8003a20:	2103      	movs	r1, #3
 8003a22:	5499      	strb	r1, [r3, r2]

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	0018      	movs	r0, r3
 8003a2a:	f001 ff0f 	bl	800584c <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003a2e:	230f      	movs	r3, #15
 8003a30:	18fb      	adds	r3, r7, r3
 8003a32:	2200      	movs	r2, #0
 8003a34:	701a      	strb	r2, [r3, #0]
 8003a36:	e058      	b.n	8003aea <HAL_PCD_Init+0xfe>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8003a38:	200f      	movs	r0, #15
 8003a3a:	183b      	adds	r3, r7, r0
 8003a3c:	781b      	ldrb	r3, [r3, #0]
 8003a3e:	6879      	ldr	r1, [r7, #4]
 8003a40:	1c5a      	adds	r2, r3, #1
 8003a42:	0013      	movs	r3, r2
 8003a44:	009b      	lsls	r3, r3, #2
 8003a46:	189b      	adds	r3, r3, r2
 8003a48:	00db      	lsls	r3, r3, #3
 8003a4a:	18cb      	adds	r3, r1, r3
 8003a4c:	3301      	adds	r3, #1
 8003a4e:	2201      	movs	r2, #1
 8003a50:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8003a52:	183b      	adds	r3, r7, r0
 8003a54:	781b      	ldrb	r3, [r3, #0]
 8003a56:	6879      	ldr	r1, [r7, #4]
 8003a58:	1c5a      	adds	r2, r3, #1
 8003a5a:	0013      	movs	r3, r2
 8003a5c:	009b      	lsls	r3, r3, #2
 8003a5e:	189b      	adds	r3, r3, r2
 8003a60:	00db      	lsls	r3, r3, #3
 8003a62:	183a      	adds	r2, r7, r0
 8003a64:	7812      	ldrb	r2, [r2, #0]
 8003a66:	545a      	strb	r2, [r3, r1]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8003a68:	183b      	adds	r3, r7, r0
 8003a6a:	781a      	ldrb	r2, [r3, #0]
 8003a6c:	0004      	movs	r4, r0
 8003a6e:	183b      	adds	r3, r7, r0
 8003a70:	781b      	ldrb	r3, [r3, #0]
 8003a72:	b298      	uxth	r0, r3
 8003a74:	6879      	ldr	r1, [r7, #4]
 8003a76:	0013      	movs	r3, r2
 8003a78:	009b      	lsls	r3, r3, #2
 8003a7a:	189b      	adds	r3, r3, r2
 8003a7c:	00db      	lsls	r3, r3, #3
 8003a7e:	18cb      	adds	r3, r1, r3
 8003a80:	3336      	adds	r3, #54	; 0x36
 8003a82:	1c02      	adds	r2, r0, #0
 8003a84:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8003a86:	193b      	adds	r3, r7, r4
 8003a88:	781b      	ldrb	r3, [r3, #0]
 8003a8a:	6879      	ldr	r1, [r7, #4]
 8003a8c:	1c5a      	adds	r2, r3, #1
 8003a8e:	0013      	movs	r3, r2
 8003a90:	009b      	lsls	r3, r3, #2
 8003a92:	189b      	adds	r3, r3, r2
 8003a94:	00db      	lsls	r3, r3, #3
 8003a96:	18cb      	adds	r3, r1, r3
 8003a98:	3303      	adds	r3, #3
 8003a9a:	2200      	movs	r2, #0
 8003a9c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8003a9e:	193b      	adds	r3, r7, r4
 8003aa0:	781a      	ldrb	r2, [r3, #0]
 8003aa2:	6879      	ldr	r1, [r7, #4]
 8003aa4:	0013      	movs	r3, r2
 8003aa6:	009b      	lsls	r3, r3, #2
 8003aa8:	189b      	adds	r3, r3, r2
 8003aaa:	00db      	lsls	r3, r3, #3
 8003aac:	18cb      	adds	r3, r1, r3
 8003aae:	3338      	adds	r3, #56	; 0x38
 8003ab0:	2200      	movs	r2, #0
 8003ab2:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8003ab4:	193b      	adds	r3, r7, r4
 8003ab6:	781a      	ldrb	r2, [r3, #0]
 8003ab8:	6879      	ldr	r1, [r7, #4]
 8003aba:	0013      	movs	r3, r2
 8003abc:	009b      	lsls	r3, r3, #2
 8003abe:	189b      	adds	r3, r3, r2
 8003ac0:	00db      	lsls	r3, r3, #3
 8003ac2:	18cb      	adds	r3, r1, r3
 8003ac4:	333c      	adds	r3, #60	; 0x3c
 8003ac6:	2200      	movs	r2, #0
 8003ac8:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8003aca:	193b      	adds	r3, r7, r4
 8003acc:	781a      	ldrb	r2, [r3, #0]
 8003ace:	6879      	ldr	r1, [r7, #4]
 8003ad0:	0013      	movs	r3, r2
 8003ad2:	009b      	lsls	r3, r3, #2
 8003ad4:	189b      	adds	r3, r3, r2
 8003ad6:	00db      	lsls	r3, r3, #3
 8003ad8:	18cb      	adds	r3, r1, r3
 8003ada:	3340      	adds	r3, #64	; 0x40
 8003adc:	2200      	movs	r2, #0
 8003ade:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003ae0:	193b      	adds	r3, r7, r4
 8003ae2:	781a      	ldrb	r2, [r3, #0]
 8003ae4:	193b      	adds	r3, r7, r4
 8003ae6:	3201      	adds	r2, #1
 8003ae8:	701a      	strb	r2, [r3, #0]
 8003aea:	230f      	movs	r3, #15
 8003aec:	18fb      	adds	r3, r7, r3
 8003aee:	781a      	ldrb	r2, [r3, #0]
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	685b      	ldr	r3, [r3, #4]
 8003af4:	429a      	cmp	r2, r3
 8003af6:	d39f      	bcc.n	8003a38 <HAL_PCD_Init+0x4c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003af8:	230f      	movs	r3, #15
 8003afa:	18fb      	adds	r3, r7, r3
 8003afc:	2200      	movs	r2, #0
 8003afe:	701a      	strb	r2, [r3, #0]
 8003b00:	e056      	b.n	8003bb0 <HAL_PCD_Init+0x1c4>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8003b02:	240f      	movs	r4, #15
 8003b04:	193b      	adds	r3, r7, r4
 8003b06:	781a      	ldrb	r2, [r3, #0]
 8003b08:	6878      	ldr	r0, [r7, #4]
 8003b0a:	236a      	movs	r3, #106	; 0x6a
 8003b0c:	33ff      	adds	r3, #255	; 0xff
 8003b0e:	0019      	movs	r1, r3
 8003b10:	0013      	movs	r3, r2
 8003b12:	009b      	lsls	r3, r3, #2
 8003b14:	189b      	adds	r3, r3, r2
 8003b16:	00db      	lsls	r3, r3, #3
 8003b18:	18c3      	adds	r3, r0, r3
 8003b1a:	185b      	adds	r3, r3, r1
 8003b1c:	2200      	movs	r2, #0
 8003b1e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8003b20:	193b      	adds	r3, r7, r4
 8003b22:	781a      	ldrb	r2, [r3, #0]
 8003b24:	6878      	ldr	r0, [r7, #4]
 8003b26:	23b4      	movs	r3, #180	; 0xb4
 8003b28:	0059      	lsls	r1, r3, #1
 8003b2a:	0013      	movs	r3, r2
 8003b2c:	009b      	lsls	r3, r3, #2
 8003b2e:	189b      	adds	r3, r3, r2
 8003b30:	00db      	lsls	r3, r3, #3
 8003b32:	18c3      	adds	r3, r0, r3
 8003b34:	185b      	adds	r3, r3, r1
 8003b36:	193a      	adds	r2, r7, r4
 8003b38:	7812      	ldrb	r2, [r2, #0]
 8003b3a:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8003b3c:	193b      	adds	r3, r7, r4
 8003b3e:	781a      	ldrb	r2, [r3, #0]
 8003b40:	6878      	ldr	r0, [r7, #4]
 8003b42:	236c      	movs	r3, #108	; 0x6c
 8003b44:	33ff      	adds	r3, #255	; 0xff
 8003b46:	0019      	movs	r1, r3
 8003b48:	0013      	movs	r3, r2
 8003b4a:	009b      	lsls	r3, r3, #2
 8003b4c:	189b      	adds	r3, r3, r2
 8003b4e:	00db      	lsls	r3, r3, #3
 8003b50:	18c3      	adds	r3, r0, r3
 8003b52:	185b      	adds	r3, r3, r1
 8003b54:	2200      	movs	r2, #0
 8003b56:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8003b58:	193b      	adds	r3, r7, r4
 8003b5a:	781a      	ldrb	r2, [r3, #0]
 8003b5c:	6878      	ldr	r0, [r7, #4]
 8003b5e:	23bc      	movs	r3, #188	; 0xbc
 8003b60:	0059      	lsls	r1, r3, #1
 8003b62:	0013      	movs	r3, r2
 8003b64:	009b      	lsls	r3, r3, #2
 8003b66:	189b      	adds	r3, r3, r2
 8003b68:	00db      	lsls	r3, r3, #3
 8003b6a:	18c3      	adds	r3, r0, r3
 8003b6c:	185b      	adds	r3, r3, r1
 8003b6e:	2200      	movs	r2, #0
 8003b70:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8003b72:	193b      	adds	r3, r7, r4
 8003b74:	781a      	ldrb	r2, [r3, #0]
 8003b76:	6878      	ldr	r0, [r7, #4]
 8003b78:	23be      	movs	r3, #190	; 0xbe
 8003b7a:	0059      	lsls	r1, r3, #1
 8003b7c:	0013      	movs	r3, r2
 8003b7e:	009b      	lsls	r3, r3, #2
 8003b80:	189b      	adds	r3, r3, r2
 8003b82:	00db      	lsls	r3, r3, #3
 8003b84:	18c3      	adds	r3, r0, r3
 8003b86:	185b      	adds	r3, r3, r1
 8003b88:	2200      	movs	r2, #0
 8003b8a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8003b8c:	193b      	adds	r3, r7, r4
 8003b8e:	781a      	ldrb	r2, [r3, #0]
 8003b90:	6878      	ldr	r0, [r7, #4]
 8003b92:	23c0      	movs	r3, #192	; 0xc0
 8003b94:	0059      	lsls	r1, r3, #1
 8003b96:	0013      	movs	r3, r2
 8003b98:	009b      	lsls	r3, r3, #2
 8003b9a:	189b      	adds	r3, r3, r2
 8003b9c:	00db      	lsls	r3, r3, #3
 8003b9e:	18c3      	adds	r3, r0, r3
 8003ba0:	185b      	adds	r3, r3, r1
 8003ba2:	2200      	movs	r2, #0
 8003ba4:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003ba6:	193b      	adds	r3, r7, r4
 8003ba8:	781a      	ldrb	r2, [r3, #0]
 8003baa:	193b      	adds	r3, r7, r4
 8003bac:	3201      	adds	r2, #1
 8003bae:	701a      	strb	r2, [r3, #0]
 8003bb0:	230f      	movs	r3, #15
 8003bb2:	18fb      	adds	r3, r7, r3
 8003bb4:	781a      	ldrb	r2, [r3, #0]
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	685b      	ldr	r3, [r3, #4]
 8003bba:	429a      	cmp	r2, r3
 8003bbc:	d3a1      	bcc.n	8003b02 <HAL_PCD_Init+0x116>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	6818      	ldr	r0, [r3, #0]
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	466a      	mov	r2, sp
 8003bc6:	0011      	movs	r1, r2
 8003bc8:	001a      	movs	r2, r3
 8003bca:	3210      	adds	r2, #16
 8003bcc:	ca70      	ldmia	r2!, {r4, r5, r6}
 8003bce:	c170      	stmia	r1!, {r4, r5, r6}
 8003bd0:	ca30      	ldmia	r2!, {r4, r5}
 8003bd2:	c130      	stmia	r1!, {r4, r5}
 8003bd4:	6859      	ldr	r1, [r3, #4]
 8003bd6:	689a      	ldr	r2, [r3, #8]
 8003bd8:	68db      	ldr	r3, [r3, #12]
 8003bda:	f001 fe51 	bl	8005880 <USB_DevInit>

  hpcd->USB_Address = 0U;
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	2224      	movs	r2, #36	; 0x24
 8003be2:	2100      	movs	r1, #0
 8003be4:	5499      	strb	r1, [r3, r2]
  hpcd->State = HAL_PCD_STATE_READY;
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	4a07      	ldr	r2, [pc, #28]	; (8003c08 <HAL_PCD_Init+0x21c>)
 8003bea:	2101      	movs	r1, #1
 8003bec:	5499      	strb	r1, [r3, r2]
  
  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	69db      	ldr	r3, [r3, #28]
 8003bf2:	2b01      	cmp	r3, #1
 8003bf4:	d103      	bne.n	8003bfe <HAL_PCD_Init+0x212>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	0018      	movs	r0, r3
 8003bfa:	f000 f807 	bl	8003c0c <HAL_PCDEx_ActivateLPM>
  }

  return HAL_OK;
 8003bfe:	2300      	movs	r3, #0
}
 8003c00:	0018      	movs	r0, r3
 8003c02:	46bd      	mov	sp, r7
 8003c04:	b005      	add	sp, #20
 8003c06:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003c08:	000002a9 	.word	0x000002a9

08003c0c <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8003c0c:	b580      	push	{r7, lr}
 8003c0e:	b084      	sub	sp, #16
 8003c10:	af00      	add	r7, sp, #0
 8003c12:	6078      	str	r0, [r7, #4]

  USB_TypeDef *USBx = hpcd->Instance;
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	60fb      	str	r3, [r7, #12]
  hpcd->lpm_active = 1U;
 8003c1a:	687a      	ldr	r2, [r7, #4]
 8003c1c:	23ba      	movs	r3, #186	; 0xba
 8003c1e:	009b      	lsls	r3, r3, #2
 8003c20:	2101      	movs	r1, #1
 8003c22:	50d1      	str	r1, [r2, r3]
  hpcd->LPM_State = LPM_L0;
 8003c24:	687a      	ldr	r2, [r7, #4]
 8003c26:	23b8      	movs	r3, #184	; 0xb8
 8003c28:	009b      	lsls	r3, r3, #2
 8003c2a:	2100      	movs	r1, #0
 8003c2c:	54d1      	strb	r1, [r2, r3]

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	2254      	movs	r2, #84	; 0x54
 8003c32:	5a9b      	ldrh	r3, [r3, r2]
 8003c34:	b29b      	uxth	r3, r3
 8003c36:	2201      	movs	r2, #1
 8003c38:	4313      	orrs	r3, r2
 8003c3a:	b299      	uxth	r1, r3
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	2254      	movs	r2, #84	; 0x54
 8003c40:	5299      	strh	r1, [r3, r2]
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	2254      	movs	r2, #84	; 0x54
 8003c46:	5a9b      	ldrh	r3, [r3, r2]
 8003c48:	b29b      	uxth	r3, r3
 8003c4a:	2202      	movs	r2, #2
 8003c4c:	4313      	orrs	r3, r2
 8003c4e:	b299      	uxth	r1, r3
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	2254      	movs	r2, #84	; 0x54
 8003c54:	5299      	strh	r1, [r3, r2]

  return HAL_OK;
 8003c56:	2300      	movs	r3, #0
}
 8003c58:	0018      	movs	r0, r3
 8003c5a:	46bd      	mov	sp, r7
 8003c5c:	b004      	add	sp, #16
 8003c5e:	bd80      	pop	{r7, pc}

08003c60 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003c60:	b5b0      	push	{r4, r5, r7, lr}
 8003c62:	b08a      	sub	sp, #40	; 0x28
 8003c64:	af00      	add	r7, sp, #0
 8003c66:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check the parameters */
  if(RCC_OscInitStruct == NULL)
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	2b00      	cmp	r3, #0
 8003c6c:	d102      	bne.n	8003c74 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8003c6e:	2301      	movs	r3, #1
 8003c70:	f000 fbab 	bl	80043ca <HAL_RCC_OscConfig+0x76a>
  }

  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003c74:	4bce      	ldr	r3, [pc, #824]	; (8003fb0 <HAL_RCC_OscConfig+0x350>)
 8003c76:	68db      	ldr	r3, [r3, #12]
 8003c78:	220c      	movs	r2, #12
 8003c7a:	4013      	ands	r3, r2
 8003c7c:	623b      	str	r3, [r7, #32]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003c7e:	4bcc      	ldr	r3, [pc, #816]	; (8003fb0 <HAL_RCC_OscConfig+0x350>)
 8003c80:	68da      	ldr	r2, [r3, #12]
 8003c82:	2380      	movs	r3, #128	; 0x80
 8003c84:	025b      	lsls	r3, r3, #9
 8003c86:	4013      	ands	r3, r2
 8003c88:	61fb      	str	r3, [r7, #28]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	2201      	movs	r2, #1
 8003c90:	4013      	ands	r3, r2
 8003c92:	d100      	bne.n	8003c96 <HAL_RCC_OscConfig+0x36>
 8003c94:	e07e      	b.n	8003d94 <HAL_RCC_OscConfig+0x134>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003c96:	6a3b      	ldr	r3, [r7, #32]
 8003c98:	2b08      	cmp	r3, #8
 8003c9a:	d007      	beq.n	8003cac <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8003c9c:	6a3b      	ldr	r3, [r7, #32]
 8003c9e:	2b0c      	cmp	r3, #12
 8003ca0:	d112      	bne.n	8003cc8 <HAL_RCC_OscConfig+0x68>
 8003ca2:	69fa      	ldr	r2, [r7, #28]
 8003ca4:	2380      	movs	r3, #128	; 0x80
 8003ca6:	025b      	lsls	r3, r3, #9
 8003ca8:	429a      	cmp	r2, r3
 8003caa:	d10d      	bne.n	8003cc8 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003cac:	4bc0      	ldr	r3, [pc, #768]	; (8003fb0 <HAL_RCC_OscConfig+0x350>)
 8003cae:	681a      	ldr	r2, [r3, #0]
 8003cb0:	2380      	movs	r3, #128	; 0x80
 8003cb2:	029b      	lsls	r3, r3, #10
 8003cb4:	4013      	ands	r3, r2
 8003cb6:	d100      	bne.n	8003cba <HAL_RCC_OscConfig+0x5a>
 8003cb8:	e06b      	b.n	8003d92 <HAL_RCC_OscConfig+0x132>
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	685b      	ldr	r3, [r3, #4]
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	d167      	bne.n	8003d92 <HAL_RCC_OscConfig+0x132>
      {
        return HAL_ERROR;
 8003cc2:	2301      	movs	r3, #1
 8003cc4:	f000 fb81 	bl	80043ca <HAL_RCC_OscConfig+0x76a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	685a      	ldr	r2, [r3, #4]
 8003ccc:	2380      	movs	r3, #128	; 0x80
 8003cce:	025b      	lsls	r3, r3, #9
 8003cd0:	429a      	cmp	r2, r3
 8003cd2:	d107      	bne.n	8003ce4 <HAL_RCC_OscConfig+0x84>
 8003cd4:	4bb6      	ldr	r3, [pc, #728]	; (8003fb0 <HAL_RCC_OscConfig+0x350>)
 8003cd6:	681a      	ldr	r2, [r3, #0]
 8003cd8:	4bb5      	ldr	r3, [pc, #724]	; (8003fb0 <HAL_RCC_OscConfig+0x350>)
 8003cda:	2180      	movs	r1, #128	; 0x80
 8003cdc:	0249      	lsls	r1, r1, #9
 8003cde:	430a      	orrs	r2, r1
 8003ce0:	601a      	str	r2, [r3, #0]
 8003ce2:	e027      	b.n	8003d34 <HAL_RCC_OscConfig+0xd4>
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	685a      	ldr	r2, [r3, #4]
 8003ce8:	23a0      	movs	r3, #160	; 0xa0
 8003cea:	02db      	lsls	r3, r3, #11
 8003cec:	429a      	cmp	r2, r3
 8003cee:	d10e      	bne.n	8003d0e <HAL_RCC_OscConfig+0xae>
 8003cf0:	4baf      	ldr	r3, [pc, #700]	; (8003fb0 <HAL_RCC_OscConfig+0x350>)
 8003cf2:	681a      	ldr	r2, [r3, #0]
 8003cf4:	4bae      	ldr	r3, [pc, #696]	; (8003fb0 <HAL_RCC_OscConfig+0x350>)
 8003cf6:	2180      	movs	r1, #128	; 0x80
 8003cf8:	02c9      	lsls	r1, r1, #11
 8003cfa:	430a      	orrs	r2, r1
 8003cfc:	601a      	str	r2, [r3, #0]
 8003cfe:	4bac      	ldr	r3, [pc, #688]	; (8003fb0 <HAL_RCC_OscConfig+0x350>)
 8003d00:	681a      	ldr	r2, [r3, #0]
 8003d02:	4bab      	ldr	r3, [pc, #684]	; (8003fb0 <HAL_RCC_OscConfig+0x350>)
 8003d04:	2180      	movs	r1, #128	; 0x80
 8003d06:	0249      	lsls	r1, r1, #9
 8003d08:	430a      	orrs	r2, r1
 8003d0a:	601a      	str	r2, [r3, #0]
 8003d0c:	e012      	b.n	8003d34 <HAL_RCC_OscConfig+0xd4>
 8003d0e:	4ba8      	ldr	r3, [pc, #672]	; (8003fb0 <HAL_RCC_OscConfig+0x350>)
 8003d10:	681a      	ldr	r2, [r3, #0]
 8003d12:	4ba7      	ldr	r3, [pc, #668]	; (8003fb0 <HAL_RCC_OscConfig+0x350>)
 8003d14:	49a7      	ldr	r1, [pc, #668]	; (8003fb4 <HAL_RCC_OscConfig+0x354>)
 8003d16:	400a      	ands	r2, r1
 8003d18:	601a      	str	r2, [r3, #0]
 8003d1a:	4ba5      	ldr	r3, [pc, #660]	; (8003fb0 <HAL_RCC_OscConfig+0x350>)
 8003d1c:	681a      	ldr	r2, [r3, #0]
 8003d1e:	2380      	movs	r3, #128	; 0x80
 8003d20:	025b      	lsls	r3, r3, #9
 8003d22:	4013      	ands	r3, r2
 8003d24:	60fb      	str	r3, [r7, #12]
 8003d26:	68fb      	ldr	r3, [r7, #12]
 8003d28:	4ba1      	ldr	r3, [pc, #644]	; (8003fb0 <HAL_RCC_OscConfig+0x350>)
 8003d2a:	681a      	ldr	r2, [r3, #0]
 8003d2c:	4ba0      	ldr	r3, [pc, #640]	; (8003fb0 <HAL_RCC_OscConfig+0x350>)
 8003d2e:	49a2      	ldr	r1, [pc, #648]	; (8003fb8 <HAL_RCC_OscConfig+0x358>)
 8003d30:	400a      	ands	r2, r1
 8003d32:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	685b      	ldr	r3, [r3, #4]
 8003d38:	2b00      	cmp	r3, #0
 8003d3a:	d015      	beq.n	8003d68 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d3c:	f7fe fec2 	bl	8002ac4 <HAL_GetTick>
 8003d40:	0003      	movs	r3, r0
 8003d42:	61bb      	str	r3, [r7, #24]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003d44:	e009      	b.n	8003d5a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003d46:	f7fe febd 	bl	8002ac4 <HAL_GetTick>
 8003d4a:	0002      	movs	r2, r0
 8003d4c:	69bb      	ldr	r3, [r7, #24]
 8003d4e:	1ad3      	subs	r3, r2, r3
 8003d50:	2b64      	cmp	r3, #100	; 0x64
 8003d52:	d902      	bls.n	8003d5a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003d54:	2303      	movs	r3, #3
 8003d56:	f000 fb38 	bl	80043ca <HAL_RCC_OscConfig+0x76a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003d5a:	4b95      	ldr	r3, [pc, #596]	; (8003fb0 <HAL_RCC_OscConfig+0x350>)
 8003d5c:	681a      	ldr	r2, [r3, #0]
 8003d5e:	2380      	movs	r3, #128	; 0x80
 8003d60:	029b      	lsls	r3, r3, #10
 8003d62:	4013      	ands	r3, r2
 8003d64:	d0ef      	beq.n	8003d46 <HAL_RCC_OscConfig+0xe6>
 8003d66:	e015      	b.n	8003d94 <HAL_RCC_OscConfig+0x134>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d68:	f7fe feac 	bl	8002ac4 <HAL_GetTick>
 8003d6c:	0003      	movs	r3, r0
 8003d6e:	61bb      	str	r3, [r7, #24]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8003d70:	e008      	b.n	8003d84 <HAL_RCC_OscConfig+0x124>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003d72:	f7fe fea7 	bl	8002ac4 <HAL_GetTick>
 8003d76:	0002      	movs	r2, r0
 8003d78:	69bb      	ldr	r3, [r7, #24]
 8003d7a:	1ad3      	subs	r3, r2, r3
 8003d7c:	2b64      	cmp	r3, #100	; 0x64
 8003d7e:	d901      	bls.n	8003d84 <HAL_RCC_OscConfig+0x124>
          {
            return HAL_TIMEOUT;
 8003d80:	2303      	movs	r3, #3
 8003d82:	e322      	b.n	80043ca <HAL_RCC_OscConfig+0x76a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8003d84:	4b8a      	ldr	r3, [pc, #552]	; (8003fb0 <HAL_RCC_OscConfig+0x350>)
 8003d86:	681a      	ldr	r2, [r3, #0]
 8003d88:	2380      	movs	r3, #128	; 0x80
 8003d8a:	029b      	lsls	r3, r3, #10
 8003d8c:	4013      	ands	r3, r2
 8003d8e:	d1f0      	bne.n	8003d72 <HAL_RCC_OscConfig+0x112>
 8003d90:	e000      	b.n	8003d94 <HAL_RCC_OscConfig+0x134>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003d92:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	2202      	movs	r2, #2
 8003d9a:	4013      	ands	r3, r2
 8003d9c:	d100      	bne.n	8003da0 <HAL_RCC_OscConfig+0x140>
 8003d9e:	e08a      	b.n	8003eb6 <HAL_RCC_OscConfig+0x256>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	68db      	ldr	r3, [r3, #12]
 8003da4:	617b      	str	r3, [r7, #20]
      hsi_state &= ~RCC_CR_HSIOUTEN;
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003da6:	6a3b      	ldr	r3, [r7, #32]
 8003da8:	2b04      	cmp	r3, #4
 8003daa:	d005      	beq.n	8003db8 <HAL_RCC_OscConfig+0x158>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8003dac:	6a3b      	ldr	r3, [r7, #32]
 8003dae:	2b0c      	cmp	r3, #12
 8003db0:	d13d      	bne.n	8003e2e <HAL_RCC_OscConfig+0x1ce>
 8003db2:	69fb      	ldr	r3, [r7, #28]
 8003db4:	2b00      	cmp	r3, #0
 8003db6:	d13a      	bne.n	8003e2e <HAL_RCC_OscConfig+0x1ce>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 8003db8:	4b7d      	ldr	r3, [pc, #500]	; (8003fb0 <HAL_RCC_OscConfig+0x350>)
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	2204      	movs	r2, #4
 8003dbe:	4013      	ands	r3, r2
 8003dc0:	d004      	beq.n	8003dcc <HAL_RCC_OscConfig+0x16c>
 8003dc2:	697b      	ldr	r3, [r7, #20]
 8003dc4:	2b00      	cmp	r3, #0
 8003dc6:	d101      	bne.n	8003dcc <HAL_RCC_OscConfig+0x16c>
      {
        return HAL_ERROR;
 8003dc8:	2301      	movs	r3, #1
 8003dca:	e2fe      	b.n	80043ca <HAL_RCC_OscConfig+0x76a>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003dcc:	4b78      	ldr	r3, [pc, #480]	; (8003fb0 <HAL_RCC_OscConfig+0x350>)
 8003dce:	685b      	ldr	r3, [r3, #4]
 8003dd0:	4a7a      	ldr	r2, [pc, #488]	; (8003fbc <HAL_RCC_OscConfig+0x35c>)
 8003dd2:	4013      	ands	r3, r2
 8003dd4:	0019      	movs	r1, r3
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	691b      	ldr	r3, [r3, #16]
 8003dda:	021a      	lsls	r2, r3, #8
 8003ddc:	4b74      	ldr	r3, [pc, #464]	; (8003fb0 <HAL_RCC_OscConfig+0x350>)
 8003dde:	430a      	orrs	r2, r1
 8003de0:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8003de2:	4b73      	ldr	r3, [pc, #460]	; (8003fb0 <HAL_RCC_OscConfig+0x350>)
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	2209      	movs	r2, #9
 8003de8:	4393      	bics	r3, r2
 8003dea:	0019      	movs	r1, r3
 8003dec:	4b70      	ldr	r3, [pc, #448]	; (8003fb0 <HAL_RCC_OscConfig+0x350>)
 8003dee:	697a      	ldr	r2, [r7, #20]
 8003df0:	430a      	orrs	r2, r1
 8003df2:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003df4:	f000 fc1e 	bl	8004634 <HAL_RCC_GetSysClockFreq>
 8003df8:	0001      	movs	r1, r0
 8003dfa:	4b6d      	ldr	r3, [pc, #436]	; (8003fb0 <HAL_RCC_OscConfig+0x350>)
 8003dfc:	68db      	ldr	r3, [r3, #12]
 8003dfe:	091b      	lsrs	r3, r3, #4
 8003e00:	220f      	movs	r2, #15
 8003e02:	4013      	ands	r3, r2
 8003e04:	4a6e      	ldr	r2, [pc, #440]	; (8003fc0 <HAL_RCC_OscConfig+0x360>)
 8003e06:	5cd3      	ldrb	r3, [r2, r3]
 8003e08:	000a      	movs	r2, r1
 8003e0a:	40da      	lsrs	r2, r3
 8003e0c:	4b6d      	ldr	r3, [pc, #436]	; (8003fc4 <HAL_RCC_OscConfig+0x364>)
 8003e0e:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (TICK_INT_PRIORITY);
 8003e10:	2513      	movs	r5, #19
 8003e12:	197c      	adds	r4, r7, r5
 8003e14:	2000      	movs	r0, #0
 8003e16:	f7fe fe0f 	bl	8002a38 <HAL_InitTick>
 8003e1a:	0003      	movs	r3, r0
 8003e1c:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 8003e1e:	197b      	adds	r3, r7, r5
 8003e20:	781b      	ldrb	r3, [r3, #0]
 8003e22:	2b00      	cmp	r3, #0
 8003e24:	d047      	beq.n	8003eb6 <HAL_RCC_OscConfig+0x256>
      {
        return status;
 8003e26:	2313      	movs	r3, #19
 8003e28:	18fb      	adds	r3, r7, r3
 8003e2a:	781b      	ldrb	r3, [r3, #0]
 8003e2c:	e2cd      	b.n	80043ca <HAL_RCC_OscConfig+0x76a>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 8003e2e:	697b      	ldr	r3, [r7, #20]
 8003e30:	2b00      	cmp	r3, #0
 8003e32:	d027      	beq.n	8003e84 <HAL_RCC_OscConfig+0x224>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8003e34:	4b5e      	ldr	r3, [pc, #376]	; (8003fb0 <HAL_RCC_OscConfig+0x350>)
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	2209      	movs	r2, #9
 8003e3a:	4393      	bics	r3, r2
 8003e3c:	0019      	movs	r1, r3
 8003e3e:	4b5c      	ldr	r3, [pc, #368]	; (8003fb0 <HAL_RCC_OscConfig+0x350>)
 8003e40:	697a      	ldr	r2, [r7, #20]
 8003e42:	430a      	orrs	r2, r1
 8003e44:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e46:	f7fe fe3d 	bl	8002ac4 <HAL_GetTick>
 8003e4a:	0003      	movs	r3, r0
 8003e4c:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003e4e:	e008      	b.n	8003e62 <HAL_RCC_OscConfig+0x202>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003e50:	f7fe fe38 	bl	8002ac4 <HAL_GetTick>
 8003e54:	0002      	movs	r2, r0
 8003e56:	69bb      	ldr	r3, [r7, #24]
 8003e58:	1ad3      	subs	r3, r2, r3
 8003e5a:	2b02      	cmp	r3, #2
 8003e5c:	d901      	bls.n	8003e62 <HAL_RCC_OscConfig+0x202>
          {
            return HAL_TIMEOUT;
 8003e5e:	2303      	movs	r3, #3
 8003e60:	e2b3      	b.n	80043ca <HAL_RCC_OscConfig+0x76a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003e62:	4b53      	ldr	r3, [pc, #332]	; (8003fb0 <HAL_RCC_OscConfig+0x350>)
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	2204      	movs	r2, #4
 8003e68:	4013      	ands	r3, r2
 8003e6a:	d0f1      	beq.n	8003e50 <HAL_RCC_OscConfig+0x1f0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003e6c:	4b50      	ldr	r3, [pc, #320]	; (8003fb0 <HAL_RCC_OscConfig+0x350>)
 8003e6e:	685b      	ldr	r3, [r3, #4]
 8003e70:	4a52      	ldr	r2, [pc, #328]	; (8003fbc <HAL_RCC_OscConfig+0x35c>)
 8003e72:	4013      	ands	r3, r2
 8003e74:	0019      	movs	r1, r3
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	691b      	ldr	r3, [r3, #16]
 8003e7a:	021a      	lsls	r2, r3, #8
 8003e7c:	4b4c      	ldr	r3, [pc, #304]	; (8003fb0 <HAL_RCC_OscConfig+0x350>)
 8003e7e:	430a      	orrs	r2, r1
 8003e80:	605a      	str	r2, [r3, #4]
 8003e82:	e018      	b.n	8003eb6 <HAL_RCC_OscConfig+0x256>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003e84:	4b4a      	ldr	r3, [pc, #296]	; (8003fb0 <HAL_RCC_OscConfig+0x350>)
 8003e86:	681a      	ldr	r2, [r3, #0]
 8003e88:	4b49      	ldr	r3, [pc, #292]	; (8003fb0 <HAL_RCC_OscConfig+0x350>)
 8003e8a:	2101      	movs	r1, #1
 8003e8c:	438a      	bics	r2, r1
 8003e8e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e90:	f7fe fe18 	bl	8002ac4 <HAL_GetTick>
 8003e94:	0003      	movs	r3, r0
 8003e96:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8003e98:	e008      	b.n	8003eac <HAL_RCC_OscConfig+0x24c>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003e9a:	f7fe fe13 	bl	8002ac4 <HAL_GetTick>
 8003e9e:	0002      	movs	r2, r0
 8003ea0:	69bb      	ldr	r3, [r7, #24]
 8003ea2:	1ad3      	subs	r3, r2, r3
 8003ea4:	2b02      	cmp	r3, #2
 8003ea6:	d901      	bls.n	8003eac <HAL_RCC_OscConfig+0x24c>
          {
            return HAL_TIMEOUT;
 8003ea8:	2303      	movs	r3, #3
 8003eaa:	e28e      	b.n	80043ca <HAL_RCC_OscConfig+0x76a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8003eac:	4b40      	ldr	r3, [pc, #256]	; (8003fb0 <HAL_RCC_OscConfig+0x350>)
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	2204      	movs	r2, #4
 8003eb2:	4013      	ands	r3, r2
 8003eb4:	d1f1      	bne.n	8003e9a <HAL_RCC_OscConfig+0x23a>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	2210      	movs	r2, #16
 8003ebc:	4013      	ands	r3, r2
 8003ebe:	d100      	bne.n	8003ec2 <HAL_RCC_OscConfig+0x262>
 8003ec0:	e09e      	b.n	8004000 <HAL_RCC_OscConfig+0x3a0>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if((sysclk_source == RCC_CFGR_SWS_MSI) )
 8003ec2:	6a3b      	ldr	r3, [r7, #32]
 8003ec4:	2b00      	cmp	r3, #0
 8003ec6:	d13f      	bne.n	8003f48 <HAL_RCC_OscConfig+0x2e8>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003ec8:	4b39      	ldr	r3, [pc, #228]	; (8003fb0 <HAL_RCC_OscConfig+0x350>)
 8003eca:	681a      	ldr	r2, [r3, #0]
 8003ecc:	2380      	movs	r3, #128	; 0x80
 8003ece:	009b      	lsls	r3, r3, #2
 8003ed0:	4013      	ands	r3, r2
 8003ed2:	d005      	beq.n	8003ee0 <HAL_RCC_OscConfig+0x280>
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	69db      	ldr	r3, [r3, #28]
 8003ed8:	2b00      	cmp	r3, #0
 8003eda:	d101      	bne.n	8003ee0 <HAL_RCC_OscConfig+0x280>
      {
        return HAL_ERROR;
 8003edc:	2301      	movs	r3, #1
 8003ede:	e274      	b.n	80043ca <HAL_RCC_OscConfig+0x76a>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003ee0:	4b33      	ldr	r3, [pc, #204]	; (8003fb0 <HAL_RCC_OscConfig+0x350>)
 8003ee2:	685b      	ldr	r3, [r3, #4]
 8003ee4:	4a38      	ldr	r2, [pc, #224]	; (8003fc8 <HAL_RCC_OscConfig+0x368>)
 8003ee6:	4013      	ands	r3, r2
 8003ee8:	0019      	movs	r1, r3
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003eee:	4b30      	ldr	r3, [pc, #192]	; (8003fb0 <HAL_RCC_OscConfig+0x350>)
 8003ef0:	430a      	orrs	r2, r1
 8003ef2:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003ef4:	4b2e      	ldr	r3, [pc, #184]	; (8003fb0 <HAL_RCC_OscConfig+0x350>)
 8003ef6:	685b      	ldr	r3, [r3, #4]
 8003ef8:	021b      	lsls	r3, r3, #8
 8003efa:	0a19      	lsrs	r1, r3, #8
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	6a1b      	ldr	r3, [r3, #32]
 8003f00:	061a      	lsls	r2, r3, #24
 8003f02:	4b2b      	ldr	r3, [pc, #172]	; (8003fb0 <HAL_RCC_OscConfig+0x350>)
 8003f04:	430a      	orrs	r2, r1
 8003f06:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f0c:	0b5b      	lsrs	r3, r3, #13
 8003f0e:	3301      	adds	r3, #1
 8003f10:	2280      	movs	r2, #128	; 0x80
 8003f12:	0212      	lsls	r2, r2, #8
 8003f14:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8003f16:	4b26      	ldr	r3, [pc, #152]	; (8003fb0 <HAL_RCC_OscConfig+0x350>)
 8003f18:	68db      	ldr	r3, [r3, #12]
 8003f1a:	091b      	lsrs	r3, r3, #4
 8003f1c:	210f      	movs	r1, #15
 8003f1e:	400b      	ands	r3, r1
 8003f20:	4927      	ldr	r1, [pc, #156]	; (8003fc0 <HAL_RCC_OscConfig+0x360>)
 8003f22:	5ccb      	ldrb	r3, [r1, r3]
 8003f24:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8003f26:	4b27      	ldr	r3, [pc, #156]	; (8003fc4 <HAL_RCC_OscConfig+0x364>)
 8003f28:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (TICK_INT_PRIORITY);
 8003f2a:	2513      	movs	r5, #19
 8003f2c:	197c      	adds	r4, r7, r5
 8003f2e:	2000      	movs	r0, #0
 8003f30:	f7fe fd82 	bl	8002a38 <HAL_InitTick>
 8003f34:	0003      	movs	r3, r0
 8003f36:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 8003f38:	197b      	adds	r3, r7, r5
 8003f3a:	781b      	ldrb	r3, [r3, #0]
 8003f3c:	2b00      	cmp	r3, #0
 8003f3e:	d05f      	beq.n	8004000 <HAL_RCC_OscConfig+0x3a0>
        {
          return status;
 8003f40:	2313      	movs	r3, #19
 8003f42:	18fb      	adds	r3, r7, r3
 8003f44:	781b      	ldrb	r3, [r3, #0]
 8003f46:	e240      	b.n	80043ca <HAL_RCC_OscConfig+0x76a>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	69db      	ldr	r3, [r3, #28]
 8003f4c:	2b00      	cmp	r3, #0
 8003f4e:	d03d      	beq.n	8003fcc <HAL_RCC_OscConfig+0x36c>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8003f50:	4b17      	ldr	r3, [pc, #92]	; (8003fb0 <HAL_RCC_OscConfig+0x350>)
 8003f52:	681a      	ldr	r2, [r3, #0]
 8003f54:	4b16      	ldr	r3, [pc, #88]	; (8003fb0 <HAL_RCC_OscConfig+0x350>)
 8003f56:	2180      	movs	r1, #128	; 0x80
 8003f58:	0049      	lsls	r1, r1, #1
 8003f5a:	430a      	orrs	r2, r1
 8003f5c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f5e:	f7fe fdb1 	bl	8002ac4 <HAL_GetTick>
 8003f62:	0003      	movs	r3, r0
 8003f64:	61bb      	str	r3, [r7, #24]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8003f66:	e008      	b.n	8003f7a <HAL_RCC_OscConfig+0x31a>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003f68:	f7fe fdac 	bl	8002ac4 <HAL_GetTick>
 8003f6c:	0002      	movs	r2, r0
 8003f6e:	69bb      	ldr	r3, [r7, #24]
 8003f70:	1ad3      	subs	r3, r2, r3
 8003f72:	2b02      	cmp	r3, #2
 8003f74:	d901      	bls.n	8003f7a <HAL_RCC_OscConfig+0x31a>
          {
            return HAL_TIMEOUT;
 8003f76:	2303      	movs	r3, #3
 8003f78:	e227      	b.n	80043ca <HAL_RCC_OscConfig+0x76a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8003f7a:	4b0d      	ldr	r3, [pc, #52]	; (8003fb0 <HAL_RCC_OscConfig+0x350>)
 8003f7c:	681a      	ldr	r2, [r3, #0]
 8003f7e:	2380      	movs	r3, #128	; 0x80
 8003f80:	009b      	lsls	r3, r3, #2
 8003f82:	4013      	ands	r3, r2
 8003f84:	d0f0      	beq.n	8003f68 <HAL_RCC_OscConfig+0x308>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003f86:	4b0a      	ldr	r3, [pc, #40]	; (8003fb0 <HAL_RCC_OscConfig+0x350>)
 8003f88:	685b      	ldr	r3, [r3, #4]
 8003f8a:	4a0f      	ldr	r2, [pc, #60]	; (8003fc8 <HAL_RCC_OscConfig+0x368>)
 8003f8c:	4013      	ands	r3, r2
 8003f8e:	0019      	movs	r1, r3
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003f94:	4b06      	ldr	r3, [pc, #24]	; (8003fb0 <HAL_RCC_OscConfig+0x350>)
 8003f96:	430a      	orrs	r2, r1
 8003f98:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003f9a:	4b05      	ldr	r3, [pc, #20]	; (8003fb0 <HAL_RCC_OscConfig+0x350>)
 8003f9c:	685b      	ldr	r3, [r3, #4]
 8003f9e:	021b      	lsls	r3, r3, #8
 8003fa0:	0a19      	lsrs	r1, r3, #8
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	6a1b      	ldr	r3, [r3, #32]
 8003fa6:	061a      	lsls	r2, r3, #24
 8003fa8:	4b01      	ldr	r3, [pc, #4]	; (8003fb0 <HAL_RCC_OscConfig+0x350>)
 8003faa:	430a      	orrs	r2, r1
 8003fac:	605a      	str	r2, [r3, #4]
 8003fae:	e027      	b.n	8004000 <HAL_RCC_OscConfig+0x3a0>
 8003fb0:	40021000 	.word	0x40021000
 8003fb4:	fffeffff 	.word	0xfffeffff
 8003fb8:	fffbffff 	.word	0xfffbffff
 8003fbc:	ffffe0ff 	.word	0xffffe0ff
 8003fc0:	080064e0 	.word	0x080064e0
 8003fc4:	20000040 	.word	0x20000040
 8003fc8:	ffff1fff 	.word	0xffff1fff
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8003fcc:	4bbd      	ldr	r3, [pc, #756]	; (80042c4 <HAL_RCC_OscConfig+0x664>)
 8003fce:	681a      	ldr	r2, [r3, #0]
 8003fd0:	4bbc      	ldr	r3, [pc, #752]	; (80042c4 <HAL_RCC_OscConfig+0x664>)
 8003fd2:	49bd      	ldr	r1, [pc, #756]	; (80042c8 <HAL_RCC_OscConfig+0x668>)
 8003fd4:	400a      	ands	r2, r1
 8003fd6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003fd8:	f7fe fd74 	bl	8002ac4 <HAL_GetTick>
 8003fdc:	0003      	movs	r3, r0
 8003fde:	61bb      	str	r3, [r7, #24]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8003fe0:	e008      	b.n	8003ff4 <HAL_RCC_OscConfig+0x394>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003fe2:	f7fe fd6f 	bl	8002ac4 <HAL_GetTick>
 8003fe6:	0002      	movs	r2, r0
 8003fe8:	69bb      	ldr	r3, [r7, #24]
 8003fea:	1ad3      	subs	r3, r2, r3
 8003fec:	2b02      	cmp	r3, #2
 8003fee:	d901      	bls.n	8003ff4 <HAL_RCC_OscConfig+0x394>
          {
            return HAL_TIMEOUT;
 8003ff0:	2303      	movs	r3, #3
 8003ff2:	e1ea      	b.n	80043ca <HAL_RCC_OscConfig+0x76a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8003ff4:	4bb3      	ldr	r3, [pc, #716]	; (80042c4 <HAL_RCC_OscConfig+0x664>)
 8003ff6:	681a      	ldr	r2, [r3, #0]
 8003ff8:	2380      	movs	r3, #128	; 0x80
 8003ffa:	009b      	lsls	r3, r3, #2
 8003ffc:	4013      	ands	r3, r2
 8003ffe:	d1f0      	bne.n	8003fe2 <HAL_RCC_OscConfig+0x382>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	2208      	movs	r2, #8
 8004006:	4013      	ands	r3, r2
 8004008:	d036      	beq.n	8004078 <HAL_RCC_OscConfig+0x418>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	695b      	ldr	r3, [r3, #20]
 800400e:	2b00      	cmp	r3, #0
 8004010:	d019      	beq.n	8004046 <HAL_RCC_OscConfig+0x3e6>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004012:	4bac      	ldr	r3, [pc, #688]	; (80042c4 <HAL_RCC_OscConfig+0x664>)
 8004014:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8004016:	4bab      	ldr	r3, [pc, #684]	; (80042c4 <HAL_RCC_OscConfig+0x664>)
 8004018:	2101      	movs	r1, #1
 800401a:	430a      	orrs	r2, r1
 800401c:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800401e:	f7fe fd51 	bl	8002ac4 <HAL_GetTick>
 8004022:	0003      	movs	r3, r0
 8004024:	61bb      	str	r3, [r7, #24]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8004026:	e008      	b.n	800403a <HAL_RCC_OscConfig+0x3da>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004028:	f7fe fd4c 	bl	8002ac4 <HAL_GetTick>
 800402c:	0002      	movs	r2, r0
 800402e:	69bb      	ldr	r3, [r7, #24]
 8004030:	1ad3      	subs	r3, r2, r3
 8004032:	2b02      	cmp	r3, #2
 8004034:	d901      	bls.n	800403a <HAL_RCC_OscConfig+0x3da>
        {
          return HAL_TIMEOUT;
 8004036:	2303      	movs	r3, #3
 8004038:	e1c7      	b.n	80043ca <HAL_RCC_OscConfig+0x76a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800403a:	4ba2      	ldr	r3, [pc, #648]	; (80042c4 <HAL_RCC_OscConfig+0x664>)
 800403c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800403e:	2202      	movs	r2, #2
 8004040:	4013      	ands	r3, r2
 8004042:	d0f1      	beq.n	8004028 <HAL_RCC_OscConfig+0x3c8>
 8004044:	e018      	b.n	8004078 <HAL_RCC_OscConfig+0x418>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004046:	4b9f      	ldr	r3, [pc, #636]	; (80042c4 <HAL_RCC_OscConfig+0x664>)
 8004048:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800404a:	4b9e      	ldr	r3, [pc, #632]	; (80042c4 <HAL_RCC_OscConfig+0x664>)
 800404c:	2101      	movs	r1, #1
 800404e:	438a      	bics	r2, r1
 8004050:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004052:	f7fe fd37 	bl	8002ac4 <HAL_GetTick>
 8004056:	0003      	movs	r3, r0
 8004058:	61bb      	str	r3, [r7, #24]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800405a:	e008      	b.n	800406e <HAL_RCC_OscConfig+0x40e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800405c:	f7fe fd32 	bl	8002ac4 <HAL_GetTick>
 8004060:	0002      	movs	r2, r0
 8004062:	69bb      	ldr	r3, [r7, #24]
 8004064:	1ad3      	subs	r3, r2, r3
 8004066:	2b02      	cmp	r3, #2
 8004068:	d901      	bls.n	800406e <HAL_RCC_OscConfig+0x40e>
        {
          return HAL_TIMEOUT;
 800406a:	2303      	movs	r3, #3
 800406c:	e1ad      	b.n	80043ca <HAL_RCC_OscConfig+0x76a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800406e:	4b95      	ldr	r3, [pc, #596]	; (80042c4 <HAL_RCC_OscConfig+0x664>)
 8004070:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004072:	2202      	movs	r2, #2
 8004074:	4013      	ands	r3, r2
 8004076:	d1f1      	bne.n	800405c <HAL_RCC_OscConfig+0x3fc>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	2204      	movs	r2, #4
 800407e:	4013      	ands	r3, r2
 8004080:	d100      	bne.n	8004084 <HAL_RCC_OscConfig+0x424>
 8004082:	e0af      	b.n	80041e4 <HAL_RCC_OscConfig+0x584>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004084:	2327      	movs	r3, #39	; 0x27
 8004086:	18fb      	adds	r3, r7, r3
 8004088:	2200      	movs	r2, #0
 800408a:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800408c:	4b8d      	ldr	r3, [pc, #564]	; (80042c4 <HAL_RCC_OscConfig+0x664>)
 800408e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004090:	2380      	movs	r3, #128	; 0x80
 8004092:	055b      	lsls	r3, r3, #21
 8004094:	4013      	ands	r3, r2
 8004096:	d10a      	bne.n	80040ae <HAL_RCC_OscConfig+0x44e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004098:	4b8a      	ldr	r3, [pc, #552]	; (80042c4 <HAL_RCC_OscConfig+0x664>)
 800409a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800409c:	4b89      	ldr	r3, [pc, #548]	; (80042c4 <HAL_RCC_OscConfig+0x664>)
 800409e:	2180      	movs	r1, #128	; 0x80
 80040a0:	0549      	lsls	r1, r1, #21
 80040a2:	430a      	orrs	r2, r1
 80040a4:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 80040a6:	2327      	movs	r3, #39	; 0x27
 80040a8:	18fb      	adds	r3, r7, r3
 80040aa:	2201      	movs	r2, #1
 80040ac:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80040ae:	4b87      	ldr	r3, [pc, #540]	; (80042cc <HAL_RCC_OscConfig+0x66c>)
 80040b0:	681a      	ldr	r2, [r3, #0]
 80040b2:	2380      	movs	r3, #128	; 0x80
 80040b4:	005b      	lsls	r3, r3, #1
 80040b6:	4013      	ands	r3, r2
 80040b8:	d11a      	bne.n	80040f0 <HAL_RCC_OscConfig+0x490>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80040ba:	4b84      	ldr	r3, [pc, #528]	; (80042cc <HAL_RCC_OscConfig+0x66c>)
 80040bc:	681a      	ldr	r2, [r3, #0]
 80040be:	4b83      	ldr	r3, [pc, #524]	; (80042cc <HAL_RCC_OscConfig+0x66c>)
 80040c0:	2180      	movs	r1, #128	; 0x80
 80040c2:	0049      	lsls	r1, r1, #1
 80040c4:	430a      	orrs	r2, r1
 80040c6:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80040c8:	f7fe fcfc 	bl	8002ac4 <HAL_GetTick>
 80040cc:	0003      	movs	r3, r0
 80040ce:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80040d0:	e008      	b.n	80040e4 <HAL_RCC_OscConfig+0x484>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80040d2:	f7fe fcf7 	bl	8002ac4 <HAL_GetTick>
 80040d6:	0002      	movs	r2, r0
 80040d8:	69bb      	ldr	r3, [r7, #24]
 80040da:	1ad3      	subs	r3, r2, r3
 80040dc:	2b64      	cmp	r3, #100	; 0x64
 80040de:	d901      	bls.n	80040e4 <HAL_RCC_OscConfig+0x484>
        {
          return HAL_TIMEOUT;
 80040e0:	2303      	movs	r3, #3
 80040e2:	e172      	b.n	80043ca <HAL_RCC_OscConfig+0x76a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80040e4:	4b79      	ldr	r3, [pc, #484]	; (80042cc <HAL_RCC_OscConfig+0x66c>)
 80040e6:	681a      	ldr	r2, [r3, #0]
 80040e8:	2380      	movs	r3, #128	; 0x80
 80040ea:	005b      	lsls	r3, r3, #1
 80040ec:	4013      	ands	r3, r2
 80040ee:	d0f0      	beq.n	80040d2 <HAL_RCC_OscConfig+0x472>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	689a      	ldr	r2, [r3, #8]
 80040f4:	2380      	movs	r3, #128	; 0x80
 80040f6:	005b      	lsls	r3, r3, #1
 80040f8:	429a      	cmp	r2, r3
 80040fa:	d107      	bne.n	800410c <HAL_RCC_OscConfig+0x4ac>
 80040fc:	4b71      	ldr	r3, [pc, #452]	; (80042c4 <HAL_RCC_OscConfig+0x664>)
 80040fe:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8004100:	4b70      	ldr	r3, [pc, #448]	; (80042c4 <HAL_RCC_OscConfig+0x664>)
 8004102:	2180      	movs	r1, #128	; 0x80
 8004104:	0049      	lsls	r1, r1, #1
 8004106:	430a      	orrs	r2, r1
 8004108:	651a      	str	r2, [r3, #80]	; 0x50
 800410a:	e031      	b.n	8004170 <HAL_RCC_OscConfig+0x510>
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	689b      	ldr	r3, [r3, #8]
 8004110:	2b00      	cmp	r3, #0
 8004112:	d10c      	bne.n	800412e <HAL_RCC_OscConfig+0x4ce>
 8004114:	4b6b      	ldr	r3, [pc, #428]	; (80042c4 <HAL_RCC_OscConfig+0x664>)
 8004116:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8004118:	4b6a      	ldr	r3, [pc, #424]	; (80042c4 <HAL_RCC_OscConfig+0x664>)
 800411a:	496b      	ldr	r1, [pc, #428]	; (80042c8 <HAL_RCC_OscConfig+0x668>)
 800411c:	400a      	ands	r2, r1
 800411e:	651a      	str	r2, [r3, #80]	; 0x50
 8004120:	4b68      	ldr	r3, [pc, #416]	; (80042c4 <HAL_RCC_OscConfig+0x664>)
 8004122:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8004124:	4b67      	ldr	r3, [pc, #412]	; (80042c4 <HAL_RCC_OscConfig+0x664>)
 8004126:	496a      	ldr	r1, [pc, #424]	; (80042d0 <HAL_RCC_OscConfig+0x670>)
 8004128:	400a      	ands	r2, r1
 800412a:	651a      	str	r2, [r3, #80]	; 0x50
 800412c:	e020      	b.n	8004170 <HAL_RCC_OscConfig+0x510>
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	689a      	ldr	r2, [r3, #8]
 8004132:	23a0      	movs	r3, #160	; 0xa0
 8004134:	00db      	lsls	r3, r3, #3
 8004136:	429a      	cmp	r2, r3
 8004138:	d10e      	bne.n	8004158 <HAL_RCC_OscConfig+0x4f8>
 800413a:	4b62      	ldr	r3, [pc, #392]	; (80042c4 <HAL_RCC_OscConfig+0x664>)
 800413c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800413e:	4b61      	ldr	r3, [pc, #388]	; (80042c4 <HAL_RCC_OscConfig+0x664>)
 8004140:	2180      	movs	r1, #128	; 0x80
 8004142:	00c9      	lsls	r1, r1, #3
 8004144:	430a      	orrs	r2, r1
 8004146:	651a      	str	r2, [r3, #80]	; 0x50
 8004148:	4b5e      	ldr	r3, [pc, #376]	; (80042c4 <HAL_RCC_OscConfig+0x664>)
 800414a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800414c:	4b5d      	ldr	r3, [pc, #372]	; (80042c4 <HAL_RCC_OscConfig+0x664>)
 800414e:	2180      	movs	r1, #128	; 0x80
 8004150:	0049      	lsls	r1, r1, #1
 8004152:	430a      	orrs	r2, r1
 8004154:	651a      	str	r2, [r3, #80]	; 0x50
 8004156:	e00b      	b.n	8004170 <HAL_RCC_OscConfig+0x510>
 8004158:	4b5a      	ldr	r3, [pc, #360]	; (80042c4 <HAL_RCC_OscConfig+0x664>)
 800415a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800415c:	4b59      	ldr	r3, [pc, #356]	; (80042c4 <HAL_RCC_OscConfig+0x664>)
 800415e:	495a      	ldr	r1, [pc, #360]	; (80042c8 <HAL_RCC_OscConfig+0x668>)
 8004160:	400a      	ands	r2, r1
 8004162:	651a      	str	r2, [r3, #80]	; 0x50
 8004164:	4b57      	ldr	r3, [pc, #348]	; (80042c4 <HAL_RCC_OscConfig+0x664>)
 8004166:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8004168:	4b56      	ldr	r3, [pc, #344]	; (80042c4 <HAL_RCC_OscConfig+0x664>)
 800416a:	4959      	ldr	r1, [pc, #356]	; (80042d0 <HAL_RCC_OscConfig+0x670>)
 800416c:	400a      	ands	r2, r1
 800416e:	651a      	str	r2, [r3, #80]	; 0x50
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	689b      	ldr	r3, [r3, #8]
 8004174:	2b00      	cmp	r3, #0
 8004176:	d015      	beq.n	80041a4 <HAL_RCC_OscConfig+0x544>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004178:	f7fe fca4 	bl	8002ac4 <HAL_GetTick>
 800417c:	0003      	movs	r3, r0
 800417e:	61bb      	str	r3, [r7, #24]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004180:	e009      	b.n	8004196 <HAL_RCC_OscConfig+0x536>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004182:	f7fe fc9f 	bl	8002ac4 <HAL_GetTick>
 8004186:	0002      	movs	r2, r0
 8004188:	69bb      	ldr	r3, [r7, #24]
 800418a:	1ad3      	subs	r3, r2, r3
 800418c:	4a51      	ldr	r2, [pc, #324]	; (80042d4 <HAL_RCC_OscConfig+0x674>)
 800418e:	4293      	cmp	r3, r2
 8004190:	d901      	bls.n	8004196 <HAL_RCC_OscConfig+0x536>
        {
          return HAL_TIMEOUT;
 8004192:	2303      	movs	r3, #3
 8004194:	e119      	b.n	80043ca <HAL_RCC_OscConfig+0x76a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004196:	4b4b      	ldr	r3, [pc, #300]	; (80042c4 <HAL_RCC_OscConfig+0x664>)
 8004198:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800419a:	2380      	movs	r3, #128	; 0x80
 800419c:	009b      	lsls	r3, r3, #2
 800419e:	4013      	ands	r3, r2
 80041a0:	d0ef      	beq.n	8004182 <HAL_RCC_OscConfig+0x522>
 80041a2:	e014      	b.n	80041ce <HAL_RCC_OscConfig+0x56e>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80041a4:	f7fe fc8e 	bl	8002ac4 <HAL_GetTick>
 80041a8:	0003      	movs	r3, r0
 80041aa:	61bb      	str	r3, [r7, #24]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80041ac:	e009      	b.n	80041c2 <HAL_RCC_OscConfig+0x562>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80041ae:	f7fe fc89 	bl	8002ac4 <HAL_GetTick>
 80041b2:	0002      	movs	r2, r0
 80041b4:	69bb      	ldr	r3, [r7, #24]
 80041b6:	1ad3      	subs	r3, r2, r3
 80041b8:	4a46      	ldr	r2, [pc, #280]	; (80042d4 <HAL_RCC_OscConfig+0x674>)
 80041ba:	4293      	cmp	r3, r2
 80041bc:	d901      	bls.n	80041c2 <HAL_RCC_OscConfig+0x562>
        {
          return HAL_TIMEOUT;
 80041be:	2303      	movs	r3, #3
 80041c0:	e103      	b.n	80043ca <HAL_RCC_OscConfig+0x76a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80041c2:	4b40      	ldr	r3, [pc, #256]	; (80042c4 <HAL_RCC_OscConfig+0x664>)
 80041c4:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80041c6:	2380      	movs	r3, #128	; 0x80
 80041c8:	009b      	lsls	r3, r3, #2
 80041ca:	4013      	ands	r3, r2
 80041cc:	d1ef      	bne.n	80041ae <HAL_RCC_OscConfig+0x54e>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80041ce:	2327      	movs	r3, #39	; 0x27
 80041d0:	18fb      	adds	r3, r7, r3
 80041d2:	781b      	ldrb	r3, [r3, #0]
 80041d4:	2b01      	cmp	r3, #1
 80041d6:	d105      	bne.n	80041e4 <HAL_RCC_OscConfig+0x584>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80041d8:	4b3a      	ldr	r3, [pc, #232]	; (80042c4 <HAL_RCC_OscConfig+0x664>)
 80041da:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80041dc:	4b39      	ldr	r3, [pc, #228]	; (80042c4 <HAL_RCC_OscConfig+0x664>)
 80041de:	493e      	ldr	r1, [pc, #248]	; (80042d8 <HAL_RCC_OscConfig+0x678>)
 80041e0:	400a      	ands	r2, r1
 80041e2:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	2220      	movs	r2, #32
 80041ea:	4013      	ands	r3, r2
 80041ec:	d049      	beq.n	8004282 <HAL_RCC_OscConfig+0x622>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	699b      	ldr	r3, [r3, #24]
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	d026      	beq.n	8004244 <HAL_RCC_OscConfig+0x5e4>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 80041f6:	4b33      	ldr	r3, [pc, #204]	; (80042c4 <HAL_RCC_OscConfig+0x664>)
 80041f8:	689a      	ldr	r2, [r3, #8]
 80041fa:	4b32      	ldr	r3, [pc, #200]	; (80042c4 <HAL_RCC_OscConfig+0x664>)
 80041fc:	2101      	movs	r1, #1
 80041fe:	430a      	orrs	r2, r1
 8004200:	609a      	str	r2, [r3, #8]
 8004202:	4b30      	ldr	r3, [pc, #192]	; (80042c4 <HAL_RCC_OscConfig+0x664>)
 8004204:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004206:	4b2f      	ldr	r3, [pc, #188]	; (80042c4 <HAL_RCC_OscConfig+0x664>)
 8004208:	2101      	movs	r1, #1
 800420a:	430a      	orrs	r2, r1
 800420c:	635a      	str	r2, [r3, #52]	; 0x34
 800420e:	4b33      	ldr	r3, [pc, #204]	; (80042dc <HAL_RCC_OscConfig+0x67c>)
 8004210:	6a1a      	ldr	r2, [r3, #32]
 8004212:	4b32      	ldr	r3, [pc, #200]	; (80042dc <HAL_RCC_OscConfig+0x67c>)
 8004214:	2180      	movs	r1, #128	; 0x80
 8004216:	0189      	lsls	r1, r1, #6
 8004218:	430a      	orrs	r2, r1
 800421a:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800421c:	f7fe fc52 	bl	8002ac4 <HAL_GetTick>
 8004220:	0003      	movs	r3, r0
 8004222:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8004224:	e008      	b.n	8004238 <HAL_RCC_OscConfig+0x5d8>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004226:	f7fe fc4d 	bl	8002ac4 <HAL_GetTick>
 800422a:	0002      	movs	r2, r0
 800422c:	69bb      	ldr	r3, [r7, #24]
 800422e:	1ad3      	subs	r3, r2, r3
 8004230:	2b02      	cmp	r3, #2
 8004232:	d901      	bls.n	8004238 <HAL_RCC_OscConfig+0x5d8>
          {
            return HAL_TIMEOUT;
 8004234:	2303      	movs	r3, #3
 8004236:	e0c8      	b.n	80043ca <HAL_RCC_OscConfig+0x76a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8004238:	4b22      	ldr	r3, [pc, #136]	; (80042c4 <HAL_RCC_OscConfig+0x664>)
 800423a:	689b      	ldr	r3, [r3, #8]
 800423c:	2202      	movs	r2, #2
 800423e:	4013      	ands	r3, r2
 8004240:	d0f1      	beq.n	8004226 <HAL_RCC_OscConfig+0x5c6>
 8004242:	e01e      	b.n	8004282 <HAL_RCC_OscConfig+0x622>
        }
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 8004244:	4b1f      	ldr	r3, [pc, #124]	; (80042c4 <HAL_RCC_OscConfig+0x664>)
 8004246:	689a      	ldr	r2, [r3, #8]
 8004248:	4b1e      	ldr	r3, [pc, #120]	; (80042c4 <HAL_RCC_OscConfig+0x664>)
 800424a:	2101      	movs	r1, #1
 800424c:	438a      	bics	r2, r1
 800424e:	609a      	str	r2, [r3, #8]
 8004250:	4b22      	ldr	r3, [pc, #136]	; (80042dc <HAL_RCC_OscConfig+0x67c>)
 8004252:	6a1a      	ldr	r2, [r3, #32]
 8004254:	4b21      	ldr	r3, [pc, #132]	; (80042dc <HAL_RCC_OscConfig+0x67c>)
 8004256:	4922      	ldr	r1, [pc, #136]	; (80042e0 <HAL_RCC_OscConfig+0x680>)
 8004258:	400a      	ands	r2, r1
 800425a:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800425c:	f7fe fc32 	bl	8002ac4 <HAL_GetTick>
 8004260:	0003      	movs	r3, r0
 8004262:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8004264:	e008      	b.n	8004278 <HAL_RCC_OscConfig+0x618>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004266:	f7fe fc2d 	bl	8002ac4 <HAL_GetTick>
 800426a:	0002      	movs	r2, r0
 800426c:	69bb      	ldr	r3, [r7, #24]
 800426e:	1ad3      	subs	r3, r2, r3
 8004270:	2b02      	cmp	r3, #2
 8004272:	d901      	bls.n	8004278 <HAL_RCC_OscConfig+0x618>
          {
            return HAL_TIMEOUT;
 8004274:	2303      	movs	r3, #3
 8004276:	e0a8      	b.n	80043ca <HAL_RCC_OscConfig+0x76a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8004278:	4b12      	ldr	r3, [pc, #72]	; (80042c4 <HAL_RCC_OscConfig+0x664>)
 800427a:	689b      	ldr	r3, [r3, #8]
 800427c:	2202      	movs	r2, #2
 800427e:	4013      	ands	r3, r2
 8004280:	d1f1      	bne.n	8004266 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004286:	2b00      	cmp	r3, #0
 8004288:	d100      	bne.n	800428c <HAL_RCC_OscConfig+0x62c>
 800428a:	e09d      	b.n	80043c8 <HAL_RCC_OscConfig+0x768>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800428c:	6a3b      	ldr	r3, [r7, #32]
 800428e:	2b0c      	cmp	r3, #12
 8004290:	d100      	bne.n	8004294 <HAL_RCC_OscConfig+0x634>
 8004292:	e076      	b.n	8004382 <HAL_RCC_OscConfig+0x722>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004298:	2b02      	cmp	r3, #2
 800429a:	d157      	bne.n	800434c <HAL_RCC_OscConfig+0x6ec>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800429c:	4b09      	ldr	r3, [pc, #36]	; (80042c4 <HAL_RCC_OscConfig+0x664>)
 800429e:	681a      	ldr	r2, [r3, #0]
 80042a0:	4b08      	ldr	r3, [pc, #32]	; (80042c4 <HAL_RCC_OscConfig+0x664>)
 80042a2:	4910      	ldr	r1, [pc, #64]	; (80042e4 <HAL_RCC_OscConfig+0x684>)
 80042a4:	400a      	ands	r2, r1
 80042a6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80042a8:	f7fe fc0c 	bl	8002ac4 <HAL_GetTick>
 80042ac:	0003      	movs	r3, r0
 80042ae:	61bb      	str	r3, [r7, #24]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80042b0:	e01a      	b.n	80042e8 <HAL_RCC_OscConfig+0x688>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80042b2:	f7fe fc07 	bl	8002ac4 <HAL_GetTick>
 80042b6:	0002      	movs	r2, r0
 80042b8:	69bb      	ldr	r3, [r7, #24]
 80042ba:	1ad3      	subs	r3, r2, r3
 80042bc:	2b02      	cmp	r3, #2
 80042be:	d913      	bls.n	80042e8 <HAL_RCC_OscConfig+0x688>
          {
            return HAL_TIMEOUT;
 80042c0:	2303      	movs	r3, #3
 80042c2:	e082      	b.n	80043ca <HAL_RCC_OscConfig+0x76a>
 80042c4:	40021000 	.word	0x40021000
 80042c8:	fffffeff 	.word	0xfffffeff
 80042cc:	40007000 	.word	0x40007000
 80042d0:	fffffbff 	.word	0xfffffbff
 80042d4:	00001388 	.word	0x00001388
 80042d8:	efffffff 	.word	0xefffffff
 80042dc:	40010000 	.word	0x40010000
 80042e0:	ffffdfff 	.word	0xffffdfff
 80042e4:	feffffff 	.word	0xfeffffff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80042e8:	4b3a      	ldr	r3, [pc, #232]	; (80043d4 <HAL_RCC_OscConfig+0x774>)
 80042ea:	681a      	ldr	r2, [r3, #0]
 80042ec:	2380      	movs	r3, #128	; 0x80
 80042ee:	049b      	lsls	r3, r3, #18
 80042f0:	4013      	ands	r3, r2
 80042f2:	d1de      	bne.n	80042b2 <HAL_RCC_OscConfig+0x652>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80042f4:	4b37      	ldr	r3, [pc, #220]	; (80043d4 <HAL_RCC_OscConfig+0x774>)
 80042f6:	68db      	ldr	r3, [r3, #12]
 80042f8:	4a37      	ldr	r2, [pc, #220]	; (80043d8 <HAL_RCC_OscConfig+0x778>)
 80042fa:	4013      	ands	r3, r2
 80042fc:	0019      	movs	r1, r3
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004306:	431a      	orrs	r2, r3
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800430c:	431a      	orrs	r2, r3
 800430e:	4b31      	ldr	r3, [pc, #196]	; (80043d4 <HAL_RCC_OscConfig+0x774>)
 8004310:	430a      	orrs	r2, r1
 8004312:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004314:	4b2f      	ldr	r3, [pc, #188]	; (80043d4 <HAL_RCC_OscConfig+0x774>)
 8004316:	681a      	ldr	r2, [r3, #0]
 8004318:	4b2e      	ldr	r3, [pc, #184]	; (80043d4 <HAL_RCC_OscConfig+0x774>)
 800431a:	2180      	movs	r1, #128	; 0x80
 800431c:	0449      	lsls	r1, r1, #17
 800431e:	430a      	orrs	r2, r1
 8004320:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004322:	f7fe fbcf 	bl	8002ac4 <HAL_GetTick>
 8004326:	0003      	movs	r3, r0
 8004328:	61bb      	str	r3, [r7, #24]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 800432a:	e008      	b.n	800433e <HAL_RCC_OscConfig+0x6de>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800432c:	f7fe fbca 	bl	8002ac4 <HAL_GetTick>
 8004330:	0002      	movs	r2, r0
 8004332:	69bb      	ldr	r3, [r7, #24]
 8004334:	1ad3      	subs	r3, r2, r3
 8004336:	2b02      	cmp	r3, #2
 8004338:	d901      	bls.n	800433e <HAL_RCC_OscConfig+0x6de>
          {
            return HAL_TIMEOUT;
 800433a:	2303      	movs	r3, #3
 800433c:	e045      	b.n	80043ca <HAL_RCC_OscConfig+0x76a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 800433e:	4b25      	ldr	r3, [pc, #148]	; (80043d4 <HAL_RCC_OscConfig+0x774>)
 8004340:	681a      	ldr	r2, [r3, #0]
 8004342:	2380      	movs	r3, #128	; 0x80
 8004344:	049b      	lsls	r3, r3, #18
 8004346:	4013      	ands	r3, r2
 8004348:	d0f0      	beq.n	800432c <HAL_RCC_OscConfig+0x6cc>
 800434a:	e03d      	b.n	80043c8 <HAL_RCC_OscConfig+0x768>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800434c:	4b21      	ldr	r3, [pc, #132]	; (80043d4 <HAL_RCC_OscConfig+0x774>)
 800434e:	681a      	ldr	r2, [r3, #0]
 8004350:	4b20      	ldr	r3, [pc, #128]	; (80043d4 <HAL_RCC_OscConfig+0x774>)
 8004352:	4922      	ldr	r1, [pc, #136]	; (80043dc <HAL_RCC_OscConfig+0x77c>)
 8004354:	400a      	ands	r2, r1
 8004356:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004358:	f7fe fbb4 	bl	8002ac4 <HAL_GetTick>
 800435c:	0003      	movs	r3, r0
 800435e:	61bb      	str	r3, [r7, #24]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8004360:	e008      	b.n	8004374 <HAL_RCC_OscConfig+0x714>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004362:	f7fe fbaf 	bl	8002ac4 <HAL_GetTick>
 8004366:	0002      	movs	r2, r0
 8004368:	69bb      	ldr	r3, [r7, #24]
 800436a:	1ad3      	subs	r3, r2, r3
 800436c:	2b02      	cmp	r3, #2
 800436e:	d901      	bls.n	8004374 <HAL_RCC_OscConfig+0x714>
          {
            return HAL_TIMEOUT;
 8004370:	2303      	movs	r3, #3
 8004372:	e02a      	b.n	80043ca <HAL_RCC_OscConfig+0x76a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8004374:	4b17      	ldr	r3, [pc, #92]	; (80043d4 <HAL_RCC_OscConfig+0x774>)
 8004376:	681a      	ldr	r2, [r3, #0]
 8004378:	2380      	movs	r3, #128	; 0x80
 800437a:	049b      	lsls	r3, r3, #18
 800437c:	4013      	ands	r3, r2
 800437e:	d1f0      	bne.n	8004362 <HAL_RCC_OscConfig+0x702>
 8004380:	e022      	b.n	80043c8 <HAL_RCC_OscConfig+0x768>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004386:	2b01      	cmp	r3, #1
 8004388:	d101      	bne.n	800438e <HAL_RCC_OscConfig+0x72e>
      {
        return HAL_ERROR;
 800438a:	2301      	movs	r3, #1
 800438c:	e01d      	b.n	80043ca <HAL_RCC_OscConfig+0x76a>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800438e:	4b11      	ldr	r3, [pc, #68]	; (80043d4 <HAL_RCC_OscConfig+0x774>)
 8004390:	68db      	ldr	r3, [r3, #12]
 8004392:	61fb      	str	r3, [r7, #28]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004394:	69fa      	ldr	r2, [r7, #28]
 8004396:	2380      	movs	r3, #128	; 0x80
 8004398:	025b      	lsls	r3, r3, #9
 800439a:	401a      	ands	r2, r3
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80043a0:	429a      	cmp	r2, r3
 80043a2:	d10f      	bne.n	80043c4 <HAL_RCC_OscConfig+0x764>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 80043a4:	69fa      	ldr	r2, [r7, #28]
 80043a6:	23f0      	movs	r3, #240	; 0xf0
 80043a8:	039b      	lsls	r3, r3, #14
 80043aa:	401a      	ands	r2, r3
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80043b0:	429a      	cmp	r2, r3
 80043b2:	d107      	bne.n	80043c4 <HAL_RCC_OscConfig+0x764>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 80043b4:	69fa      	ldr	r2, [r7, #28]
 80043b6:	23c0      	movs	r3, #192	; 0xc0
 80043b8:	041b      	lsls	r3, r3, #16
 80043ba:	401a      	ands	r2, r3
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	6b5b      	ldr	r3, [r3, #52]	; 0x34
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 80043c0:	429a      	cmp	r2, r3
 80043c2:	d001      	beq.n	80043c8 <HAL_RCC_OscConfig+0x768>
        {
          return HAL_ERROR;
 80043c4:	2301      	movs	r3, #1
 80043c6:	e000      	b.n	80043ca <HAL_RCC_OscConfig+0x76a>
        }
      }
    }
  }

  return HAL_OK;
 80043c8:	2300      	movs	r3, #0
}
 80043ca:	0018      	movs	r0, r3
 80043cc:	46bd      	mov	sp, r7
 80043ce:	b00a      	add	sp, #40	; 0x28
 80043d0:	bdb0      	pop	{r4, r5, r7, pc}
 80043d2:	46c0      	nop			; (mov r8, r8)
 80043d4:	40021000 	.word	0x40021000
 80043d8:	ff02ffff 	.word	0xff02ffff
 80043dc:	feffffff 	.word	0xfeffffff

080043e0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80043e0:	b5b0      	push	{r4, r5, r7, lr}
 80043e2:	b084      	sub	sp, #16
 80043e4:	af00      	add	r7, sp, #0
 80043e6:	6078      	str	r0, [r7, #4]
 80043e8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check the parameters */
  if(RCC_ClkInitStruct == NULL)
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	2b00      	cmp	r3, #0
 80043ee:	d101      	bne.n	80043f4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80043f0:	2301      	movs	r3, #1
 80043f2:	e10d      	b.n	8004610 <HAL_RCC_ClockConfig+0x230>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80043f4:	4b88      	ldr	r3, [pc, #544]	; (8004618 <HAL_RCC_ClockConfig+0x238>)
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	2201      	movs	r2, #1
 80043fa:	4013      	ands	r3, r2
 80043fc:	683a      	ldr	r2, [r7, #0]
 80043fe:	429a      	cmp	r2, r3
 8004400:	d911      	bls.n	8004426 <HAL_RCC_ClockConfig+0x46>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004402:	4b85      	ldr	r3, [pc, #532]	; (8004618 <HAL_RCC_ClockConfig+0x238>)
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	2201      	movs	r2, #1
 8004408:	4393      	bics	r3, r2
 800440a:	0019      	movs	r1, r3
 800440c:	4b82      	ldr	r3, [pc, #520]	; (8004618 <HAL_RCC_ClockConfig+0x238>)
 800440e:	683a      	ldr	r2, [r7, #0]
 8004410:	430a      	orrs	r2, r1
 8004412:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004414:	4b80      	ldr	r3, [pc, #512]	; (8004618 <HAL_RCC_ClockConfig+0x238>)
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	2201      	movs	r2, #1
 800441a:	4013      	ands	r3, r2
 800441c:	683a      	ldr	r2, [r7, #0]
 800441e:	429a      	cmp	r2, r3
 8004420:	d001      	beq.n	8004426 <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 8004422:	2301      	movs	r3, #1
 8004424:	e0f4      	b.n	8004610 <HAL_RCC_ClockConfig+0x230>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	2202      	movs	r2, #2
 800442c:	4013      	ands	r3, r2
 800442e:	d009      	beq.n	8004444 <HAL_RCC_ClockConfig+0x64>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004430:	4b7a      	ldr	r3, [pc, #488]	; (800461c <HAL_RCC_ClockConfig+0x23c>)
 8004432:	68db      	ldr	r3, [r3, #12]
 8004434:	22f0      	movs	r2, #240	; 0xf0
 8004436:	4393      	bics	r3, r2
 8004438:	0019      	movs	r1, r3
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	689a      	ldr	r2, [r3, #8]
 800443e:	4b77      	ldr	r3, [pc, #476]	; (800461c <HAL_RCC_ClockConfig+0x23c>)
 8004440:	430a      	orrs	r2, r1
 8004442:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	2201      	movs	r2, #1
 800444a:	4013      	ands	r3, r2
 800444c:	d100      	bne.n	8004450 <HAL_RCC_ClockConfig+0x70>
 800444e:	e089      	b.n	8004564 <HAL_RCC_ClockConfig+0x184>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	685b      	ldr	r3, [r3, #4]
 8004454:	2b02      	cmp	r3, #2
 8004456:	d107      	bne.n	8004468 <HAL_RCC_ClockConfig+0x88>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004458:	4b70      	ldr	r3, [pc, #448]	; (800461c <HAL_RCC_ClockConfig+0x23c>)
 800445a:	681a      	ldr	r2, [r3, #0]
 800445c:	2380      	movs	r3, #128	; 0x80
 800445e:	029b      	lsls	r3, r3, #10
 8004460:	4013      	ands	r3, r2
 8004462:	d120      	bne.n	80044a6 <HAL_RCC_ClockConfig+0xc6>
      {
        return HAL_ERROR;
 8004464:	2301      	movs	r3, #1
 8004466:	e0d3      	b.n	8004610 <HAL_RCC_ClockConfig+0x230>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	685b      	ldr	r3, [r3, #4]
 800446c:	2b03      	cmp	r3, #3
 800446e:	d107      	bne.n	8004480 <HAL_RCC_ClockConfig+0xa0>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8004470:	4b6a      	ldr	r3, [pc, #424]	; (800461c <HAL_RCC_ClockConfig+0x23c>)
 8004472:	681a      	ldr	r2, [r3, #0]
 8004474:	2380      	movs	r3, #128	; 0x80
 8004476:	049b      	lsls	r3, r3, #18
 8004478:	4013      	ands	r3, r2
 800447a:	d114      	bne.n	80044a6 <HAL_RCC_ClockConfig+0xc6>
      {
        return HAL_ERROR;
 800447c:	2301      	movs	r3, #1
 800447e:	e0c7      	b.n	8004610 <HAL_RCC_ClockConfig+0x230>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	685b      	ldr	r3, [r3, #4]
 8004484:	2b01      	cmp	r3, #1
 8004486:	d106      	bne.n	8004496 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004488:	4b64      	ldr	r3, [pc, #400]	; (800461c <HAL_RCC_ClockConfig+0x23c>)
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	2204      	movs	r2, #4
 800448e:	4013      	ands	r3, r2
 8004490:	d109      	bne.n	80044a6 <HAL_RCC_ClockConfig+0xc6>
      {
        return HAL_ERROR;
 8004492:	2301      	movs	r3, #1
 8004494:	e0bc      	b.n	8004610 <HAL_RCC_ClockConfig+0x230>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8004496:	4b61      	ldr	r3, [pc, #388]	; (800461c <HAL_RCC_ClockConfig+0x23c>)
 8004498:	681a      	ldr	r2, [r3, #0]
 800449a:	2380      	movs	r3, #128	; 0x80
 800449c:	009b      	lsls	r3, r3, #2
 800449e:	4013      	ands	r3, r2
 80044a0:	d101      	bne.n	80044a6 <HAL_RCC_ClockConfig+0xc6>
      {
        return HAL_ERROR;
 80044a2:	2301      	movs	r3, #1
 80044a4:	e0b4      	b.n	8004610 <HAL_RCC_ClockConfig+0x230>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80044a6:	4b5d      	ldr	r3, [pc, #372]	; (800461c <HAL_RCC_ClockConfig+0x23c>)
 80044a8:	68db      	ldr	r3, [r3, #12]
 80044aa:	2203      	movs	r2, #3
 80044ac:	4393      	bics	r3, r2
 80044ae:	0019      	movs	r1, r3
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	685a      	ldr	r2, [r3, #4]
 80044b4:	4b59      	ldr	r3, [pc, #356]	; (800461c <HAL_RCC_ClockConfig+0x23c>)
 80044b6:	430a      	orrs	r2, r1
 80044b8:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80044ba:	f7fe fb03 	bl	8002ac4 <HAL_GetTick>
 80044be:	0003      	movs	r3, r0
 80044c0:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	685b      	ldr	r3, [r3, #4]
 80044c6:	2b02      	cmp	r3, #2
 80044c8:	d111      	bne.n	80044ee <HAL_RCC_ClockConfig+0x10e>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80044ca:	e009      	b.n	80044e0 <HAL_RCC_ClockConfig+0x100>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80044cc:	f7fe fafa 	bl	8002ac4 <HAL_GetTick>
 80044d0:	0002      	movs	r2, r0
 80044d2:	68fb      	ldr	r3, [r7, #12]
 80044d4:	1ad3      	subs	r3, r2, r3
 80044d6:	4a52      	ldr	r2, [pc, #328]	; (8004620 <HAL_RCC_ClockConfig+0x240>)
 80044d8:	4293      	cmp	r3, r2
 80044da:	d901      	bls.n	80044e0 <HAL_RCC_ClockConfig+0x100>
        {
          return HAL_TIMEOUT;
 80044dc:	2303      	movs	r3, #3
 80044de:	e097      	b.n	8004610 <HAL_RCC_ClockConfig+0x230>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80044e0:	4b4e      	ldr	r3, [pc, #312]	; (800461c <HAL_RCC_ClockConfig+0x23c>)
 80044e2:	68db      	ldr	r3, [r3, #12]
 80044e4:	220c      	movs	r2, #12
 80044e6:	4013      	ands	r3, r2
 80044e8:	2b08      	cmp	r3, #8
 80044ea:	d1ef      	bne.n	80044cc <HAL_RCC_ClockConfig+0xec>
 80044ec:	e03a      	b.n	8004564 <HAL_RCC_ClockConfig+0x184>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	685b      	ldr	r3, [r3, #4]
 80044f2:	2b03      	cmp	r3, #3
 80044f4:	d111      	bne.n	800451a <HAL_RCC_ClockConfig+0x13a>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80044f6:	e009      	b.n	800450c <HAL_RCC_ClockConfig+0x12c>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80044f8:	f7fe fae4 	bl	8002ac4 <HAL_GetTick>
 80044fc:	0002      	movs	r2, r0
 80044fe:	68fb      	ldr	r3, [r7, #12]
 8004500:	1ad3      	subs	r3, r2, r3
 8004502:	4a47      	ldr	r2, [pc, #284]	; (8004620 <HAL_RCC_ClockConfig+0x240>)
 8004504:	4293      	cmp	r3, r2
 8004506:	d901      	bls.n	800450c <HAL_RCC_ClockConfig+0x12c>
        {
          return HAL_TIMEOUT;
 8004508:	2303      	movs	r3, #3
 800450a:	e081      	b.n	8004610 <HAL_RCC_ClockConfig+0x230>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800450c:	4b43      	ldr	r3, [pc, #268]	; (800461c <HAL_RCC_ClockConfig+0x23c>)
 800450e:	68db      	ldr	r3, [r3, #12]
 8004510:	220c      	movs	r2, #12
 8004512:	4013      	ands	r3, r2
 8004514:	2b0c      	cmp	r3, #12
 8004516:	d1ef      	bne.n	80044f8 <HAL_RCC_ClockConfig+0x118>
 8004518:	e024      	b.n	8004564 <HAL_RCC_ClockConfig+0x184>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	685b      	ldr	r3, [r3, #4]
 800451e:	2b01      	cmp	r3, #1
 8004520:	d11b      	bne.n	800455a <HAL_RCC_ClockConfig+0x17a>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8004522:	e009      	b.n	8004538 <HAL_RCC_ClockConfig+0x158>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004524:	f7fe face 	bl	8002ac4 <HAL_GetTick>
 8004528:	0002      	movs	r2, r0
 800452a:	68fb      	ldr	r3, [r7, #12]
 800452c:	1ad3      	subs	r3, r2, r3
 800452e:	4a3c      	ldr	r2, [pc, #240]	; (8004620 <HAL_RCC_ClockConfig+0x240>)
 8004530:	4293      	cmp	r3, r2
 8004532:	d901      	bls.n	8004538 <HAL_RCC_ClockConfig+0x158>
        {
          return HAL_TIMEOUT;
 8004534:	2303      	movs	r3, #3
 8004536:	e06b      	b.n	8004610 <HAL_RCC_ClockConfig+0x230>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8004538:	4b38      	ldr	r3, [pc, #224]	; (800461c <HAL_RCC_ClockConfig+0x23c>)
 800453a:	68db      	ldr	r3, [r3, #12]
 800453c:	220c      	movs	r2, #12
 800453e:	4013      	ands	r3, r2
 8004540:	2b04      	cmp	r3, #4
 8004542:	d1ef      	bne.n	8004524 <HAL_RCC_ClockConfig+0x144>
 8004544:	e00e      	b.n	8004564 <HAL_RCC_ClockConfig+0x184>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004546:	f7fe fabd 	bl	8002ac4 <HAL_GetTick>
 800454a:	0002      	movs	r2, r0
 800454c:	68fb      	ldr	r3, [r7, #12]
 800454e:	1ad3      	subs	r3, r2, r3
 8004550:	4a33      	ldr	r2, [pc, #204]	; (8004620 <HAL_RCC_ClockConfig+0x240>)
 8004552:	4293      	cmp	r3, r2
 8004554:	d901      	bls.n	800455a <HAL_RCC_ClockConfig+0x17a>
        {
          return HAL_TIMEOUT;
 8004556:	2303      	movs	r3, #3
 8004558:	e05a      	b.n	8004610 <HAL_RCC_ClockConfig+0x230>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 800455a:	4b30      	ldr	r3, [pc, #192]	; (800461c <HAL_RCC_ClockConfig+0x23c>)
 800455c:	68db      	ldr	r3, [r3, #12]
 800455e:	220c      	movs	r2, #12
 8004560:	4013      	ands	r3, r2
 8004562:	d1f0      	bne.n	8004546 <HAL_RCC_ClockConfig+0x166>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004564:	4b2c      	ldr	r3, [pc, #176]	; (8004618 <HAL_RCC_ClockConfig+0x238>)
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	2201      	movs	r2, #1
 800456a:	4013      	ands	r3, r2
 800456c:	683a      	ldr	r2, [r7, #0]
 800456e:	429a      	cmp	r2, r3
 8004570:	d211      	bcs.n	8004596 <HAL_RCC_ClockConfig+0x1b6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004572:	4b29      	ldr	r3, [pc, #164]	; (8004618 <HAL_RCC_ClockConfig+0x238>)
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	2201      	movs	r2, #1
 8004578:	4393      	bics	r3, r2
 800457a:	0019      	movs	r1, r3
 800457c:	4b26      	ldr	r3, [pc, #152]	; (8004618 <HAL_RCC_ClockConfig+0x238>)
 800457e:	683a      	ldr	r2, [r7, #0]
 8004580:	430a      	orrs	r2, r1
 8004582:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004584:	4b24      	ldr	r3, [pc, #144]	; (8004618 <HAL_RCC_ClockConfig+0x238>)
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	2201      	movs	r2, #1
 800458a:	4013      	ands	r3, r2
 800458c:	683a      	ldr	r2, [r7, #0]
 800458e:	429a      	cmp	r2, r3
 8004590:	d001      	beq.n	8004596 <HAL_RCC_ClockConfig+0x1b6>
    {
      return HAL_ERROR;
 8004592:	2301      	movs	r3, #1
 8004594:	e03c      	b.n	8004610 <HAL_RCC_ClockConfig+0x230>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	2204      	movs	r2, #4
 800459c:	4013      	ands	r3, r2
 800459e:	d009      	beq.n	80045b4 <HAL_RCC_ClockConfig+0x1d4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80045a0:	4b1e      	ldr	r3, [pc, #120]	; (800461c <HAL_RCC_ClockConfig+0x23c>)
 80045a2:	68db      	ldr	r3, [r3, #12]
 80045a4:	4a1f      	ldr	r2, [pc, #124]	; (8004624 <HAL_RCC_ClockConfig+0x244>)
 80045a6:	4013      	ands	r3, r2
 80045a8:	0019      	movs	r1, r3
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	68da      	ldr	r2, [r3, #12]
 80045ae:	4b1b      	ldr	r3, [pc, #108]	; (800461c <HAL_RCC_ClockConfig+0x23c>)
 80045b0:	430a      	orrs	r2, r1
 80045b2:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	2208      	movs	r2, #8
 80045ba:	4013      	ands	r3, r2
 80045bc:	d00a      	beq.n	80045d4 <HAL_RCC_ClockConfig+0x1f4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80045be:	4b17      	ldr	r3, [pc, #92]	; (800461c <HAL_RCC_ClockConfig+0x23c>)
 80045c0:	68db      	ldr	r3, [r3, #12]
 80045c2:	4a19      	ldr	r2, [pc, #100]	; (8004628 <HAL_RCC_ClockConfig+0x248>)
 80045c4:	4013      	ands	r3, r2
 80045c6:	0019      	movs	r1, r3
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	691b      	ldr	r3, [r3, #16]
 80045cc:	00da      	lsls	r2, r3, #3
 80045ce:	4b13      	ldr	r3, [pc, #76]	; (800461c <HAL_RCC_ClockConfig+0x23c>)
 80045d0:	430a      	orrs	r2, r1
 80045d2:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80045d4:	f000 f82e 	bl	8004634 <HAL_RCC_GetSysClockFreq>
 80045d8:	0001      	movs	r1, r0
 80045da:	4b10      	ldr	r3, [pc, #64]	; (800461c <HAL_RCC_ClockConfig+0x23c>)
 80045dc:	68db      	ldr	r3, [r3, #12]
 80045de:	091b      	lsrs	r3, r3, #4
 80045e0:	220f      	movs	r2, #15
 80045e2:	4013      	ands	r3, r2
 80045e4:	4a11      	ldr	r2, [pc, #68]	; (800462c <HAL_RCC_ClockConfig+0x24c>)
 80045e6:	5cd3      	ldrb	r3, [r2, r3]
 80045e8:	000a      	movs	r2, r1
 80045ea:	40da      	lsrs	r2, r3
 80045ec:	4b10      	ldr	r3, [pc, #64]	; (8004630 <HAL_RCC_ClockConfig+0x250>)
 80045ee:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(TICK_INT_PRIORITY);
 80045f0:	250b      	movs	r5, #11
 80045f2:	197c      	adds	r4, r7, r5
 80045f4:	2000      	movs	r0, #0
 80045f6:	f7fe fa1f 	bl	8002a38 <HAL_InitTick>
 80045fa:	0003      	movs	r3, r0
 80045fc:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 80045fe:	197b      	adds	r3, r7, r5
 8004600:	781b      	ldrb	r3, [r3, #0]
 8004602:	2b00      	cmp	r3, #0
 8004604:	d003      	beq.n	800460e <HAL_RCC_ClockConfig+0x22e>
  {
    return status;
 8004606:	230b      	movs	r3, #11
 8004608:	18fb      	adds	r3, r7, r3
 800460a:	781b      	ldrb	r3, [r3, #0]
 800460c:	e000      	b.n	8004610 <HAL_RCC_ClockConfig+0x230>
  }

  return HAL_OK;
 800460e:	2300      	movs	r3, #0
}
 8004610:	0018      	movs	r0, r3
 8004612:	46bd      	mov	sp, r7
 8004614:	b004      	add	sp, #16
 8004616:	bdb0      	pop	{r4, r5, r7, pc}
 8004618:	40022000 	.word	0x40022000
 800461c:	40021000 	.word	0x40021000
 8004620:	00001388 	.word	0x00001388
 8004624:	fffff8ff 	.word	0xfffff8ff
 8004628:	ffffc7ff 	.word	0xffffc7ff
 800462c:	080064e0 	.word	0x080064e0
 8004630:	20000040 	.word	0x20000040

08004634 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004634:	b580      	push	{r7, lr}
 8004636:	b086      	sub	sp, #24
 8004638:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 800463a:	4b3b      	ldr	r3, [pc, #236]	; (8004728 <HAL_RCC_GetSysClockFreq+0xf4>)
 800463c:	68db      	ldr	r3, [r3, #12]
 800463e:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	220c      	movs	r2, #12
 8004644:	4013      	ands	r3, r2
 8004646:	2b08      	cmp	r3, #8
 8004648:	d00e      	beq.n	8004668 <HAL_RCC_GetSysClockFreq+0x34>
 800464a:	2b0c      	cmp	r3, #12
 800464c:	d00f      	beq.n	800466e <HAL_RCC_GetSysClockFreq+0x3a>
 800464e:	2b04      	cmp	r3, #4
 8004650:	d157      	bne.n	8004702 <HAL_RCC_GetSysClockFreq+0xce>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8004652:	4b35      	ldr	r3, [pc, #212]	; (8004728 <HAL_RCC_GetSysClockFreq+0xf4>)
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	2210      	movs	r2, #16
 8004658:	4013      	ands	r3, r2
 800465a:	d002      	beq.n	8004662 <HAL_RCC_GetSysClockFreq+0x2e>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 800465c:	4b33      	ldr	r3, [pc, #204]	; (800472c <HAL_RCC_GetSysClockFreq+0xf8>)
 800465e:	613b      	str	r3, [r7, #16]
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 8004660:	e05d      	b.n	800471e <HAL_RCC_GetSysClockFreq+0xea>
        sysclockfreq =  HSI_VALUE;
 8004662:	4b33      	ldr	r3, [pc, #204]	; (8004730 <HAL_RCC_GetSysClockFreq+0xfc>)
 8004664:	613b      	str	r3, [r7, #16]
      break;
 8004666:	e05a      	b.n	800471e <HAL_RCC_GetSysClockFreq+0xea>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004668:	4b32      	ldr	r3, [pc, #200]	; (8004734 <HAL_RCC_GetSysClockFreq+0x100>)
 800466a:	613b      	str	r3, [r7, #16]
      break;
 800466c:	e057      	b.n	800471e <HAL_RCC_GetSysClockFreq+0xea>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 800466e:	68fb      	ldr	r3, [r7, #12]
 8004670:	0c9b      	lsrs	r3, r3, #18
 8004672:	220f      	movs	r2, #15
 8004674:	4013      	ands	r3, r2
 8004676:	4a30      	ldr	r2, [pc, #192]	; (8004738 <HAL_RCC_GetSysClockFreq+0x104>)
 8004678:	5cd3      	ldrb	r3, [r2, r3]
 800467a:	60bb      	str	r3, [r7, #8]
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	0d9b      	lsrs	r3, r3, #22
 8004680:	2203      	movs	r2, #3
 8004682:	4013      	ands	r3, r2
 8004684:	3301      	adds	r3, #1
 8004686:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004688:	4b27      	ldr	r3, [pc, #156]	; (8004728 <HAL_RCC_GetSysClockFreq+0xf4>)
 800468a:	68da      	ldr	r2, [r3, #12]
 800468c:	2380      	movs	r3, #128	; 0x80
 800468e:	025b      	lsls	r3, r3, #9
 8004690:	4013      	ands	r3, r2
 8004692:	d00f      	beq.n	80046b4 <HAL_RCC_GetSysClockFreq+0x80>
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE * pllm) / plld;
 8004694:	68b9      	ldr	r1, [r7, #8]
 8004696:	000a      	movs	r2, r1
 8004698:	0152      	lsls	r2, r2, #5
 800469a:	1a52      	subs	r2, r2, r1
 800469c:	0193      	lsls	r3, r2, #6
 800469e:	1a9b      	subs	r3, r3, r2
 80046a0:	00db      	lsls	r3, r3, #3
 80046a2:	185b      	adds	r3, r3, r1
 80046a4:	025b      	lsls	r3, r3, #9
 80046a6:	6879      	ldr	r1, [r7, #4]
 80046a8:	0018      	movs	r0, r3
 80046aa:	f7fb fd35 	bl	8000118 <__udivsi3>
 80046ae:	0003      	movs	r3, r0
 80046b0:	617b      	str	r3, [r7, #20]
 80046b2:	e023      	b.n	80046fc <HAL_RCC_GetSysClockFreq+0xc8>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 80046b4:	4b1c      	ldr	r3, [pc, #112]	; (8004728 <HAL_RCC_GetSysClockFreq+0xf4>)
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	2210      	movs	r2, #16
 80046ba:	4013      	ands	r3, r2
 80046bc:	d00f      	beq.n	80046de <HAL_RCC_GetSysClockFreq+0xaa>
        {
          pllvco = ((HSI_VALUE >> 2) * pllm) / plld;
 80046be:	68b9      	ldr	r1, [r7, #8]
 80046c0:	000a      	movs	r2, r1
 80046c2:	0152      	lsls	r2, r2, #5
 80046c4:	1a52      	subs	r2, r2, r1
 80046c6:	0193      	lsls	r3, r2, #6
 80046c8:	1a9b      	subs	r3, r3, r2
 80046ca:	00db      	lsls	r3, r3, #3
 80046cc:	185b      	adds	r3, r3, r1
 80046ce:	021b      	lsls	r3, r3, #8
 80046d0:	6879      	ldr	r1, [r7, #4]
 80046d2:	0018      	movs	r0, r3
 80046d4:	f7fb fd20 	bl	8000118 <__udivsi3>
 80046d8:	0003      	movs	r3, r0
 80046da:	617b      	str	r3, [r7, #20]
 80046dc:	e00e      	b.n	80046fc <HAL_RCC_GetSysClockFreq+0xc8>
        }
        else
        {
         pllvco = (HSI_VALUE * pllm) / plld;
 80046de:	68b9      	ldr	r1, [r7, #8]
 80046e0:	000a      	movs	r2, r1
 80046e2:	0152      	lsls	r2, r2, #5
 80046e4:	1a52      	subs	r2, r2, r1
 80046e6:	0193      	lsls	r3, r2, #6
 80046e8:	1a9b      	subs	r3, r3, r2
 80046ea:	00db      	lsls	r3, r3, #3
 80046ec:	185b      	adds	r3, r3, r1
 80046ee:	029b      	lsls	r3, r3, #10
 80046f0:	6879      	ldr	r1, [r7, #4]
 80046f2:	0018      	movs	r0, r3
 80046f4:	f7fb fd10 	bl	8000118 <__udivsi3>
 80046f8:	0003      	movs	r3, r0
 80046fa:	617b      	str	r3, [r7, #20]
        }
      }
      sysclockfreq = pllvco;
 80046fc:	697b      	ldr	r3, [r7, #20]
 80046fe:	613b      	str	r3, [r7, #16]
      break;
 8004700:	e00d      	b.n	800471e <HAL_RCC_GetSysClockFreq+0xea>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8004702:	4b09      	ldr	r3, [pc, #36]	; (8004728 <HAL_RCC_GetSysClockFreq+0xf4>)
 8004704:	685b      	ldr	r3, [r3, #4]
 8004706:	0b5b      	lsrs	r3, r3, #13
 8004708:	2207      	movs	r2, #7
 800470a:	4013      	ands	r3, r2
 800470c:	603b      	str	r3, [r7, #0]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 800470e:	683b      	ldr	r3, [r7, #0]
 8004710:	3301      	adds	r3, #1
 8004712:	2280      	movs	r2, #128	; 0x80
 8004714:	0212      	lsls	r2, r2, #8
 8004716:	409a      	lsls	r2, r3
 8004718:	0013      	movs	r3, r2
 800471a:	613b      	str	r3, [r7, #16]
      break;
 800471c:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 800471e:	693b      	ldr	r3, [r7, #16]
}
 8004720:	0018      	movs	r0, r3
 8004722:	46bd      	mov	sp, r7
 8004724:	b006      	add	sp, #24
 8004726:	bd80      	pop	{r7, pc}
 8004728:	40021000 	.word	0x40021000
 800472c:	003d0900 	.word	0x003d0900
 8004730:	00f42400 	.word	0x00f42400
 8004734:	007a1200 	.word	0x007a1200
 8004738:	080064f8 	.word	0x080064f8

0800473c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800473c:	b580      	push	{r7, lr}
 800473e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004740:	4b02      	ldr	r3, [pc, #8]	; (800474c <HAL_RCC_GetHCLKFreq+0x10>)
 8004742:	681b      	ldr	r3, [r3, #0]
}
 8004744:	0018      	movs	r0, r3
 8004746:	46bd      	mov	sp, r7
 8004748:	bd80      	pop	{r7, pc}
 800474a:	46c0      	nop			; (mov r8, r8)
 800474c:	20000040 	.word	0x20000040

08004750 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004750:	b580      	push	{r7, lr}
 8004752:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004754:	f7ff fff2 	bl	800473c <HAL_RCC_GetHCLKFreq>
 8004758:	0001      	movs	r1, r0
 800475a:	4b06      	ldr	r3, [pc, #24]	; (8004774 <HAL_RCC_GetPCLK1Freq+0x24>)
 800475c:	68db      	ldr	r3, [r3, #12]
 800475e:	0a1b      	lsrs	r3, r3, #8
 8004760:	2207      	movs	r2, #7
 8004762:	4013      	ands	r3, r2
 8004764:	4a04      	ldr	r2, [pc, #16]	; (8004778 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004766:	5cd3      	ldrb	r3, [r2, r3]
 8004768:	40d9      	lsrs	r1, r3
 800476a:	000b      	movs	r3, r1
}
 800476c:	0018      	movs	r0, r3
 800476e:	46bd      	mov	sp, r7
 8004770:	bd80      	pop	{r7, pc}
 8004772:	46c0      	nop			; (mov r8, r8)
 8004774:	40021000 	.word	0x40021000
 8004778:	080064f0 	.word	0x080064f0

0800477c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800477c:	b580      	push	{r7, lr}
 800477e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004780:	f7ff ffdc 	bl	800473c <HAL_RCC_GetHCLKFreq>
 8004784:	0001      	movs	r1, r0
 8004786:	4b06      	ldr	r3, [pc, #24]	; (80047a0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004788:	68db      	ldr	r3, [r3, #12]
 800478a:	0adb      	lsrs	r3, r3, #11
 800478c:	2207      	movs	r2, #7
 800478e:	4013      	ands	r3, r2
 8004790:	4a04      	ldr	r2, [pc, #16]	; (80047a4 <HAL_RCC_GetPCLK2Freq+0x28>)
 8004792:	5cd3      	ldrb	r3, [r2, r3]
 8004794:	40d9      	lsrs	r1, r3
 8004796:	000b      	movs	r3, r1
}
 8004798:	0018      	movs	r0, r3
 800479a:	46bd      	mov	sp, r7
 800479c:	bd80      	pop	{r7, pc}
 800479e:	46c0      	nop			; (mov r8, r8)
 80047a0:	40021000 	.word	0x40021000
 80047a4:	080064f0 	.word	0x080064f0

080047a8 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80047a8:	b580      	push	{r7, lr}
 80047aa:	b086      	sub	sp, #24
 80047ac:	af00      	add	r7, sp, #0
 80047ae:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	2220      	movs	r2, #32
 80047b6:	4013      	ands	r3, r2
 80047b8:	d106      	bne.n	80047c8 <HAL_RCCEx_PeriphCLKConfig+0x20>
#if defined(LCD)
   || (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	681a      	ldr	r2, [r3, #0]
 80047be:	2380      	movs	r3, #128	; 0x80
 80047c0:	011b      	lsls	r3, r3, #4
 80047c2:	4013      	ands	r3, r2
 80047c4:	d100      	bne.n	80047c8 <HAL_RCCEx_PeriphCLKConfig+0x20>
 80047c6:	e0dd      	b.n	8004984 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
    {
      assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->LCDClockSelection));
    }
#endif /* LCD */

    FlagStatus       pwrclkchanged = RESET;
 80047c8:	2317      	movs	r3, #23
 80047ca:	18fb      	adds	r3, r7, r3
 80047cc:	2200      	movs	r2, #0
 80047ce:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80047d0:	4b9c      	ldr	r3, [pc, #624]	; (8004a44 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 80047d2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80047d4:	2380      	movs	r3, #128	; 0x80
 80047d6:	055b      	lsls	r3, r3, #21
 80047d8:	4013      	ands	r3, r2
 80047da:	d10a      	bne.n	80047f2 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80047dc:	4b99      	ldr	r3, [pc, #612]	; (8004a44 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 80047de:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80047e0:	4b98      	ldr	r3, [pc, #608]	; (8004a44 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 80047e2:	2180      	movs	r1, #128	; 0x80
 80047e4:	0549      	lsls	r1, r1, #21
 80047e6:	430a      	orrs	r2, r1
 80047e8:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 80047ea:	2317      	movs	r3, #23
 80047ec:	18fb      	adds	r3, r7, r3
 80047ee:	2201      	movs	r2, #1
 80047f0:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80047f2:	4b95      	ldr	r3, [pc, #596]	; (8004a48 <HAL_RCCEx_PeriphCLKConfig+0x2a0>)
 80047f4:	681a      	ldr	r2, [r3, #0]
 80047f6:	2380      	movs	r3, #128	; 0x80
 80047f8:	005b      	lsls	r3, r3, #1
 80047fa:	4013      	ands	r3, r2
 80047fc:	d11a      	bne.n	8004834 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80047fe:	4b92      	ldr	r3, [pc, #584]	; (8004a48 <HAL_RCCEx_PeriphCLKConfig+0x2a0>)
 8004800:	681a      	ldr	r2, [r3, #0]
 8004802:	4b91      	ldr	r3, [pc, #580]	; (8004a48 <HAL_RCCEx_PeriphCLKConfig+0x2a0>)
 8004804:	2180      	movs	r1, #128	; 0x80
 8004806:	0049      	lsls	r1, r1, #1
 8004808:	430a      	orrs	r2, r1
 800480a:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800480c:	f7fe f95a 	bl	8002ac4 <HAL_GetTick>
 8004810:	0003      	movs	r3, r0
 8004812:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004814:	e008      	b.n	8004828 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004816:	f7fe f955 	bl	8002ac4 <HAL_GetTick>
 800481a:	0002      	movs	r2, r0
 800481c:	693b      	ldr	r3, [r7, #16]
 800481e:	1ad3      	subs	r3, r2, r3
 8004820:	2b64      	cmp	r3, #100	; 0x64
 8004822:	d901      	bls.n	8004828 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8004824:	2303      	movs	r3, #3
 8004826:	e108      	b.n	8004a3a <HAL_RCCEx_PeriphCLKConfig+0x292>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004828:	4b87      	ldr	r3, [pc, #540]	; (8004a48 <HAL_RCCEx_PeriphCLKConfig+0x2a0>)
 800482a:	681a      	ldr	r2, [r3, #0]
 800482c:	2380      	movs	r3, #128	; 0x80
 800482e:	005b      	lsls	r3, r3, #1
 8004830:	4013      	ands	r3, r2
 8004832:	d0f0      	beq.n	8004816 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 8004834:	4b83      	ldr	r3, [pc, #524]	; (8004a44 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8004836:	681a      	ldr	r2, [r3, #0]
 8004838:	23c0      	movs	r3, #192	; 0xc0
 800483a:	039b      	lsls	r3, r3, #14
 800483c:	4013      	ands	r3, r2
 800483e:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	685a      	ldr	r2, [r3, #4]
 8004844:	23c0      	movs	r3, #192	; 0xc0
 8004846:	039b      	lsls	r3, r3, #14
 8004848:	4013      	ands	r3, r2
 800484a:	68fa      	ldr	r2, [r7, #12]
 800484c:	429a      	cmp	r2, r3
 800484e:	d107      	bne.n	8004860 <HAL_RCCEx_PeriphCLKConfig+0xb8>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	689a      	ldr	r2, [r3, #8]
 8004854:	23c0      	movs	r3, #192	; 0xc0
 8004856:	039b      	lsls	r3, r3, #14
 8004858:	4013      	ands	r3, r2
 800485a:	68fa      	ldr	r2, [r7, #12]
 800485c:	429a      	cmp	r2, r3
 800485e:	d013      	beq.n	8004888 <HAL_RCCEx_PeriphCLKConfig+0xe0>
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	685a      	ldr	r2, [r3, #4]
 8004864:	23c0      	movs	r3, #192	; 0xc0
 8004866:	029b      	lsls	r3, r3, #10
 8004868:	401a      	ands	r2, r3
 800486a:	23c0      	movs	r3, #192	; 0xc0
 800486c:	029b      	lsls	r3, r3, #10
 800486e:	429a      	cmp	r2, r3
 8004870:	d10a      	bne.n	8004888 <HAL_RCCEx_PeriphCLKConfig+0xe0>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8004872:	4b74      	ldr	r3, [pc, #464]	; (8004a44 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8004874:	681a      	ldr	r2, [r3, #0]
 8004876:	2380      	movs	r3, #128	; 0x80
 8004878:	029b      	lsls	r3, r3, #10
 800487a:	401a      	ands	r2, r3
 800487c:	2380      	movs	r3, #128	; 0x80
 800487e:	029b      	lsls	r3, r3, #10
 8004880:	429a      	cmp	r2, r3
 8004882:	d101      	bne.n	8004888 <HAL_RCCEx_PeriphCLKConfig+0xe0>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 8004884:	2301      	movs	r3, #1
 8004886:	e0d8      	b.n	8004a3a <HAL_RCCEx_PeriphCLKConfig+0x292>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 8004888:	4b6e      	ldr	r3, [pc, #440]	; (8004a44 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 800488a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800488c:	23c0      	movs	r3, #192	; 0xc0
 800488e:	029b      	lsls	r3, r3, #10
 8004890:	4013      	ands	r3, r2
 8004892:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 8004894:	68fb      	ldr	r3, [r7, #12]
 8004896:	2b00      	cmp	r3, #0
 8004898:	d049      	beq.n	800492e <HAL_RCCEx_PeriphCLKConfig+0x186>
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	685a      	ldr	r2, [r3, #4]
 800489e:	23c0      	movs	r3, #192	; 0xc0
 80048a0:	029b      	lsls	r3, r3, #10
 80048a2:	4013      	ands	r3, r2
 80048a4:	68fa      	ldr	r2, [r7, #12]
 80048a6:	429a      	cmp	r2, r3
 80048a8:	d004      	beq.n	80048b4 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	2220      	movs	r2, #32
 80048b0:	4013      	ands	r3, r2
 80048b2:	d10d      	bne.n	80048d0 <HAL_RCCEx_PeriphCLKConfig+0x128>
#if defined(LCD)
      || ((temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CSR_RTCSEL)) \
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	689a      	ldr	r2, [r3, #8]
 80048b8:	23c0      	movs	r3, #192	; 0xc0
 80048ba:	029b      	lsls	r3, r3, #10
 80048bc:	4013      	ands	r3, r2
 80048be:	68fa      	ldr	r2, [r7, #12]
 80048c0:	429a      	cmp	r2, r3
 80048c2:	d034      	beq.n	800492e <HAL_RCCEx_PeriphCLKConfig+0x186>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	681a      	ldr	r2, [r3, #0]
 80048c8:	2380      	movs	r3, #128	; 0x80
 80048ca:	011b      	lsls	r3, r3, #4
 80048cc:	4013      	ands	r3, r2
 80048ce:	d02e      	beq.n	800492e <HAL_RCCEx_PeriphCLKConfig+0x186>
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 80048d0:	4b5c      	ldr	r3, [pc, #368]	; (8004a44 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 80048d2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80048d4:	4a5d      	ldr	r2, [pc, #372]	; (8004a4c <HAL_RCCEx_PeriphCLKConfig+0x2a4>)
 80048d6:	4013      	ands	r3, r2
 80048d8:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80048da:	4b5a      	ldr	r3, [pc, #360]	; (8004a44 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 80048dc:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80048de:	4b59      	ldr	r3, [pc, #356]	; (8004a44 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 80048e0:	2180      	movs	r1, #128	; 0x80
 80048e2:	0309      	lsls	r1, r1, #12
 80048e4:	430a      	orrs	r2, r1
 80048e6:	651a      	str	r2, [r3, #80]	; 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 80048e8:	4b56      	ldr	r3, [pc, #344]	; (8004a44 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 80048ea:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80048ec:	4b55      	ldr	r3, [pc, #340]	; (8004a44 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 80048ee:	4958      	ldr	r1, [pc, #352]	; (8004a50 <HAL_RCCEx_PeriphCLKConfig+0x2a8>)
 80048f0:	400a      	ands	r2, r1
 80048f2:	651a      	str	r2, [r3, #80]	; 0x50

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 80048f4:	4b53      	ldr	r3, [pc, #332]	; (8004a44 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 80048f6:	68fa      	ldr	r2, [r7, #12]
 80048f8:	651a      	str	r2, [r3, #80]	; 0x50

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 80048fa:	68fa      	ldr	r2, [r7, #12]
 80048fc:	2380      	movs	r3, #128	; 0x80
 80048fe:	005b      	lsls	r3, r3, #1
 8004900:	4013      	ands	r3, r2
 8004902:	d014      	beq.n	800492e <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004904:	f7fe f8de 	bl	8002ac4 <HAL_GetTick>
 8004908:	0003      	movs	r3, r0
 800490a:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800490c:	e009      	b.n	8004922 <HAL_RCCEx_PeriphCLKConfig+0x17a>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800490e:	f7fe f8d9 	bl	8002ac4 <HAL_GetTick>
 8004912:	0002      	movs	r2, r0
 8004914:	693b      	ldr	r3, [r7, #16]
 8004916:	1ad3      	subs	r3, r2, r3
 8004918:	4a4e      	ldr	r2, [pc, #312]	; (8004a54 <HAL_RCCEx_PeriphCLKConfig+0x2ac>)
 800491a:	4293      	cmp	r3, r2
 800491c:	d901      	bls.n	8004922 <HAL_RCCEx_PeriphCLKConfig+0x17a>
          {
            return HAL_TIMEOUT;
 800491e:	2303      	movs	r3, #3
 8004920:	e08b      	b.n	8004a3a <HAL_RCCEx_PeriphCLKConfig+0x292>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004922:	4b48      	ldr	r3, [pc, #288]	; (8004a44 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8004924:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8004926:	2380      	movs	r3, #128	; 0x80
 8004928:	009b      	lsls	r3, r3, #2
 800492a:	4013      	ands	r3, r2
 800492c:	d0ef      	beq.n	800490e <HAL_RCCEx_PeriphCLKConfig+0x166>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	685a      	ldr	r2, [r3, #4]
 8004932:	23c0      	movs	r3, #192	; 0xc0
 8004934:	029b      	lsls	r3, r3, #10
 8004936:	401a      	ands	r2, r3
 8004938:	23c0      	movs	r3, #192	; 0xc0
 800493a:	029b      	lsls	r3, r3, #10
 800493c:	429a      	cmp	r2, r3
 800493e:	d10c      	bne.n	800495a <HAL_RCCEx_PeriphCLKConfig+0x1b2>
 8004940:	4b40      	ldr	r3, [pc, #256]	; (8004a44 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	4a44      	ldr	r2, [pc, #272]	; (8004a58 <HAL_RCCEx_PeriphCLKConfig+0x2b0>)
 8004946:	4013      	ands	r3, r2
 8004948:	0019      	movs	r1, r3
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	685a      	ldr	r2, [r3, #4]
 800494e:	23c0      	movs	r3, #192	; 0xc0
 8004950:	039b      	lsls	r3, r3, #14
 8004952:	401a      	ands	r2, r3
 8004954:	4b3b      	ldr	r3, [pc, #236]	; (8004a44 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8004956:	430a      	orrs	r2, r1
 8004958:	601a      	str	r2, [r3, #0]
 800495a:	4b3a      	ldr	r3, [pc, #232]	; (8004a44 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 800495c:	6d19      	ldr	r1, [r3, #80]	; 0x50
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	685a      	ldr	r2, [r3, #4]
 8004962:	23c0      	movs	r3, #192	; 0xc0
 8004964:	029b      	lsls	r3, r3, #10
 8004966:	401a      	ands	r2, r3
 8004968:	4b36      	ldr	r3, [pc, #216]	; (8004a44 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 800496a:	430a      	orrs	r2, r1
 800496c:	651a      	str	r2, [r3, #80]	; 0x50

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800496e:	2317      	movs	r3, #23
 8004970:	18fb      	adds	r3, r7, r3
 8004972:	781b      	ldrb	r3, [r3, #0]
 8004974:	2b01      	cmp	r3, #1
 8004976:	d105      	bne.n	8004984 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004978:	4b32      	ldr	r3, [pc, #200]	; (8004a44 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 800497a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800497c:	4b31      	ldr	r3, [pc, #196]	; (8004a44 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 800497e:	4937      	ldr	r1, [pc, #220]	; (8004a5c <HAL_RCCEx_PeriphCLKConfig+0x2b4>)
 8004980:	400a      	ands	r2, r1
 8004982:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

#if defined (RCC_CCIPR_USART1SEL)
  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	2201      	movs	r2, #1
 800498a:	4013      	ands	r3, r2
 800498c:	d009      	beq.n	80049a2 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800498e:	4b2d      	ldr	r3, [pc, #180]	; (8004a44 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8004990:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004992:	2203      	movs	r2, #3
 8004994:	4393      	bics	r3, r2
 8004996:	0019      	movs	r1, r3
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	68da      	ldr	r2, [r3, #12]
 800499c:	4b29      	ldr	r3, [pc, #164]	; (8004a44 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 800499e:	430a      	orrs	r2, r1
 80049a0:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	2202      	movs	r2, #2
 80049a8:	4013      	ands	r3, r2
 80049aa:	d009      	beq.n	80049c0 <HAL_RCCEx_PeriphCLKConfig+0x218>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80049ac:	4b25      	ldr	r3, [pc, #148]	; (8004a44 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 80049ae:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80049b0:	220c      	movs	r2, #12
 80049b2:	4393      	bics	r3, r2
 80049b4:	0019      	movs	r1, r3
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	691a      	ldr	r2, [r3, #16]
 80049ba:	4b22      	ldr	r3, [pc, #136]	; (8004a44 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 80049bc:	430a      	orrs	r2, r1
 80049be:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	2204      	movs	r2, #4
 80049c6:	4013      	ands	r3, r2
 80049c8:	d009      	beq.n	80049de <HAL_RCCEx_PeriphCLKConfig+0x236>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80049ca:	4b1e      	ldr	r3, [pc, #120]	; (8004a44 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 80049cc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80049ce:	4a24      	ldr	r2, [pc, #144]	; (8004a60 <HAL_RCCEx_PeriphCLKConfig+0x2b8>)
 80049d0:	4013      	ands	r3, r2
 80049d2:	0019      	movs	r1, r3
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	695a      	ldr	r2, [r3, #20]
 80049d8:	4b1a      	ldr	r3, [pc, #104]	; (8004a44 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 80049da:	430a      	orrs	r2, r1
 80049dc:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	2208      	movs	r2, #8
 80049e4:	4013      	ands	r3, r2
 80049e6:	d009      	beq.n	80049fc <HAL_RCCEx_PeriphCLKConfig+0x254>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80049e8:	4b16      	ldr	r3, [pc, #88]	; (8004a44 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 80049ea:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80049ec:	4a1d      	ldr	r2, [pc, #116]	; (8004a64 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 80049ee:	4013      	ands	r3, r2
 80049f0:	0019      	movs	r1, r3
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	699a      	ldr	r2, [r3, #24]
 80049f6:	4b13      	ldr	r3, [pc, #76]	; (8004a44 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 80049f8:	430a      	orrs	r2, r1
 80049fa:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_I2C3SEL */

#if defined(USB)
 /*---------------------------- USB and RNG configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	2240      	movs	r2, #64	; 0x40
 8004a02:	4013      	ands	r3, r2
 8004a04:	d009      	beq.n	8004a1a <HAL_RCCEx_PeriphCLKConfig+0x272>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004a06:	4b0f      	ldr	r3, [pc, #60]	; (8004a44 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8004a08:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004a0a:	4a17      	ldr	r2, [pc, #92]	; (8004a68 <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 8004a0c:	4013      	ands	r3, r2
 8004a0e:	0019      	movs	r1, r3
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	6a1a      	ldr	r2, [r3, #32]
 8004a14:	4b0b      	ldr	r3, [pc, #44]	; (8004a44 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8004a16:	430a      	orrs	r2, r1
 8004a18:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* USB */

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	2280      	movs	r2, #128	; 0x80
 8004a20:	4013      	ands	r3, r2
 8004a22:	d009      	beq.n	8004a38 <HAL_RCCEx_PeriphCLKConfig+0x290>
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 8004a24:	4b07      	ldr	r3, [pc, #28]	; (8004a44 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8004a26:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004a28:	4a10      	ldr	r2, [pc, #64]	; (8004a6c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004a2a:	4013      	ands	r3, r2
 8004a2c:	0019      	movs	r1, r3
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	69da      	ldr	r2, [r3, #28]
 8004a32:	4b04      	ldr	r3, [pc, #16]	; (8004a44 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8004a34:	430a      	orrs	r2, r1
 8004a36:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 8004a38:	2300      	movs	r3, #0
}
 8004a3a:	0018      	movs	r0, r3
 8004a3c:	46bd      	mov	sp, r7
 8004a3e:	b006      	add	sp, #24
 8004a40:	bd80      	pop	{r7, pc}
 8004a42:	46c0      	nop			; (mov r8, r8)
 8004a44:	40021000 	.word	0x40021000
 8004a48:	40007000 	.word	0x40007000
 8004a4c:	fffcffff 	.word	0xfffcffff
 8004a50:	fff7ffff 	.word	0xfff7ffff
 8004a54:	00001388 	.word	0x00001388
 8004a58:	ffcfffff 	.word	0xffcfffff
 8004a5c:	efffffff 	.word	0xefffffff
 8004a60:	fffff3ff 	.word	0xfffff3ff
 8004a64:	ffffcfff 	.word	0xffffcfff
 8004a68:	fbffffff 	.word	0xfbffffff
 8004a6c:	fff3ffff 	.word	0xfff3ffff

08004a70 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004a70:	b580      	push	{r7, lr}
 8004a72:	b082      	sub	sp, #8
 8004a74:	af00      	add	r7, sp, #0
 8004a76:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	2b00      	cmp	r3, #0
 8004a7c:	d101      	bne.n	8004a82 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004a7e:	2301      	movs	r3, #1
 8004a80:	e01e      	b.n	8004ac0 <HAL_TIM_Base_Init+0x50>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_PRESCALER(htim->Init.Prescaler));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	2239      	movs	r2, #57	; 0x39
 8004a86:	5c9b      	ldrb	r3, [r3, r2]
 8004a88:	b2db      	uxtb	r3, r3
 8004a8a:	2b00      	cmp	r3, #0
 8004a8c:	d107      	bne.n	8004a9e <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	2238      	movs	r2, #56	; 0x38
 8004a92:	2100      	movs	r1, #0
 8004a94:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	0018      	movs	r0, r3
 8004a9a:	f7fd fe6b 	bl	8002774 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	2239      	movs	r2, #57	; 0x39
 8004aa2:	2102      	movs	r1, #2
 8004aa4:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	681a      	ldr	r2, [r3, #0]
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	3304      	adds	r3, #4
 8004aae:	0019      	movs	r1, r3
 8004ab0:	0010      	movs	r0, r2
 8004ab2:	f000 f8e9 	bl	8004c88 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	2239      	movs	r2, #57	; 0x39
 8004aba:	2101      	movs	r1, #1
 8004abc:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004abe:	2300      	movs	r3, #0
}
 8004ac0:	0018      	movs	r0, r3
 8004ac2:	46bd      	mov	sp, r7
 8004ac4:	b002      	add	sp, #8
 8004ac6:	bd80      	pop	{r7, pc}

08004ac8 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8004ac8:	b580      	push	{r7, lr}
 8004aca:	b084      	sub	sp, #16
 8004acc:	af00      	add	r7, sp, #0
 8004ace:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	2239      	movs	r2, #57	; 0x39
 8004ad4:	2102      	movs	r1, #2
 8004ad6:	5499      	strb	r1, [r3, r2]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	689b      	ldr	r3, [r3, #8]
 8004ade:	2207      	movs	r2, #7
 8004ae0:	4013      	ands	r3, r2
 8004ae2:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004ae4:	68fb      	ldr	r3, [r7, #12]
 8004ae6:	2b06      	cmp	r3, #6
 8004ae8:	d007      	beq.n	8004afa <HAL_TIM_Base_Start+0x32>
  {
    __HAL_TIM_ENABLE(htim);
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	681a      	ldr	r2, [r3, #0]
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	2101      	movs	r1, #1
 8004af6:	430a      	orrs	r2, r1
 8004af8:	601a      	str	r2, [r3, #0]
  }

  /* Change the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	2239      	movs	r2, #57	; 0x39
 8004afe:	2101      	movs	r1, #1
 8004b00:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 8004b02:	2300      	movs	r3, #0
}
 8004b04:	0018      	movs	r0, r3
 8004b06:	46bd      	mov	sp, r7
 8004b08:	b004      	add	sp, #16
 8004b0a:	bd80      	pop	{r7, pc}

08004b0c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004b0c:	b580      	push	{r7, lr}
 8004b0e:	b084      	sub	sp, #16
 8004b10:	af00      	add	r7, sp, #0
 8004b12:	6078      	str	r0, [r7, #4]
 8004b14:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	2238      	movs	r2, #56	; 0x38
 8004b1a:	5c9b      	ldrb	r3, [r3, r2]
 8004b1c:	2b01      	cmp	r3, #1
 8004b1e:	d101      	bne.n	8004b24 <HAL_TIM_ConfigClockSource+0x18>
 8004b20:	2302      	movs	r3, #2
 8004b22:	e0ab      	b.n	8004c7c <HAL_TIM_ConfigClockSource+0x170>
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	2238      	movs	r2, #56	; 0x38
 8004b28:	2101      	movs	r1, #1
 8004b2a:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	2239      	movs	r2, #57	; 0x39
 8004b30:	2102      	movs	r1, #2
 8004b32:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	689b      	ldr	r3, [r3, #8]
 8004b3a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004b3c:	68fb      	ldr	r3, [r7, #12]
 8004b3e:	2277      	movs	r2, #119	; 0x77
 8004b40:	4393      	bics	r3, r2
 8004b42:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004b44:	68fb      	ldr	r3, [r7, #12]
 8004b46:	4a4f      	ldr	r2, [pc, #316]	; (8004c84 <HAL_TIM_ConfigClockSource+0x178>)
 8004b48:	4013      	ands	r3, r2
 8004b4a:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	68fa      	ldr	r2, [r7, #12]
 8004b52:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004b54:	683b      	ldr	r3, [r7, #0]
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	2b40      	cmp	r3, #64	; 0x40
 8004b5a:	d100      	bne.n	8004b5e <HAL_TIM_ConfigClockSource+0x52>
 8004b5c:	e06b      	b.n	8004c36 <HAL_TIM_ConfigClockSource+0x12a>
 8004b5e:	d80e      	bhi.n	8004b7e <HAL_TIM_ConfigClockSource+0x72>
 8004b60:	2b10      	cmp	r3, #16
 8004b62:	d100      	bne.n	8004b66 <HAL_TIM_ConfigClockSource+0x5a>
 8004b64:	e077      	b.n	8004c56 <HAL_TIM_ConfigClockSource+0x14a>
 8004b66:	d803      	bhi.n	8004b70 <HAL_TIM_ConfigClockSource+0x64>
 8004b68:	2b00      	cmp	r3, #0
 8004b6a:	d100      	bne.n	8004b6e <HAL_TIM_ConfigClockSource+0x62>
 8004b6c:	e073      	b.n	8004c56 <HAL_TIM_ConfigClockSource+0x14a>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8004b6e:	e07c      	b.n	8004c6a <HAL_TIM_ConfigClockSource+0x15e>
  switch (sClockSourceConfig->ClockSource)
 8004b70:	2b20      	cmp	r3, #32
 8004b72:	d100      	bne.n	8004b76 <HAL_TIM_ConfigClockSource+0x6a>
 8004b74:	e06f      	b.n	8004c56 <HAL_TIM_ConfigClockSource+0x14a>
 8004b76:	2b30      	cmp	r3, #48	; 0x30
 8004b78:	d100      	bne.n	8004b7c <HAL_TIM_ConfigClockSource+0x70>
 8004b7a:	e06c      	b.n	8004c56 <HAL_TIM_ConfigClockSource+0x14a>
      break;
 8004b7c:	e075      	b.n	8004c6a <HAL_TIM_ConfigClockSource+0x15e>
  switch (sClockSourceConfig->ClockSource)
 8004b7e:	2b70      	cmp	r3, #112	; 0x70
 8004b80:	d00e      	beq.n	8004ba0 <HAL_TIM_ConfigClockSource+0x94>
 8004b82:	d804      	bhi.n	8004b8e <HAL_TIM_ConfigClockSource+0x82>
 8004b84:	2b50      	cmp	r3, #80	; 0x50
 8004b86:	d036      	beq.n	8004bf6 <HAL_TIM_ConfigClockSource+0xea>
 8004b88:	2b60      	cmp	r3, #96	; 0x60
 8004b8a:	d044      	beq.n	8004c16 <HAL_TIM_ConfigClockSource+0x10a>
      break;
 8004b8c:	e06d      	b.n	8004c6a <HAL_TIM_ConfigClockSource+0x15e>
  switch (sClockSourceConfig->ClockSource)
 8004b8e:	2280      	movs	r2, #128	; 0x80
 8004b90:	0152      	lsls	r2, r2, #5
 8004b92:	4293      	cmp	r3, r2
 8004b94:	d068      	beq.n	8004c68 <HAL_TIM_ConfigClockSource+0x15c>
 8004b96:	2280      	movs	r2, #128	; 0x80
 8004b98:	0192      	lsls	r2, r2, #6
 8004b9a:	4293      	cmp	r3, r2
 8004b9c:	d017      	beq.n	8004bce <HAL_TIM_ConfigClockSource+0xc2>
      break;
 8004b9e:	e064      	b.n	8004c6a <HAL_TIM_ConfigClockSource+0x15e>
      TIM_ETR_SetConfig(htim->Instance,
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	6818      	ldr	r0, [r3, #0]
 8004ba4:	683b      	ldr	r3, [r7, #0]
 8004ba6:	6899      	ldr	r1, [r3, #8]
 8004ba8:	683b      	ldr	r3, [r7, #0]
 8004baa:	685a      	ldr	r2, [r3, #4]
 8004bac:	683b      	ldr	r3, [r7, #0]
 8004bae:	68db      	ldr	r3, [r3, #12]
 8004bb0:	f000 f938 	bl	8004e24 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	689b      	ldr	r3, [r3, #8]
 8004bba:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004bbc:	68fb      	ldr	r3, [r7, #12]
 8004bbe:	2277      	movs	r2, #119	; 0x77
 8004bc0:	4313      	orrs	r3, r2
 8004bc2:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	68fa      	ldr	r2, [r7, #12]
 8004bca:	609a      	str	r2, [r3, #8]
      break;
 8004bcc:	e04d      	b.n	8004c6a <HAL_TIM_ConfigClockSource+0x15e>
      TIM_ETR_SetConfig(htim->Instance,
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	6818      	ldr	r0, [r3, #0]
 8004bd2:	683b      	ldr	r3, [r7, #0]
 8004bd4:	6899      	ldr	r1, [r3, #8]
 8004bd6:	683b      	ldr	r3, [r7, #0]
 8004bd8:	685a      	ldr	r2, [r3, #4]
 8004bda:	683b      	ldr	r3, [r7, #0]
 8004bdc:	68db      	ldr	r3, [r3, #12]
 8004bde:	f000 f921 	bl	8004e24 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	689a      	ldr	r2, [r3, #8]
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	2180      	movs	r1, #128	; 0x80
 8004bee:	01c9      	lsls	r1, r1, #7
 8004bf0:	430a      	orrs	r2, r1
 8004bf2:	609a      	str	r2, [r3, #8]
      break;
 8004bf4:	e039      	b.n	8004c6a <HAL_TIM_ConfigClockSource+0x15e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	6818      	ldr	r0, [r3, #0]
 8004bfa:	683b      	ldr	r3, [r7, #0]
 8004bfc:	6859      	ldr	r1, [r3, #4]
 8004bfe:	683b      	ldr	r3, [r7, #0]
 8004c00:	68db      	ldr	r3, [r3, #12]
 8004c02:	001a      	movs	r2, r3
 8004c04:	f000 f894 	bl	8004d30 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	2150      	movs	r1, #80	; 0x50
 8004c0e:	0018      	movs	r0, r3
 8004c10:	f000 f8ee 	bl	8004df0 <TIM_ITRx_SetConfig>
      break;
 8004c14:	e029      	b.n	8004c6a <HAL_TIM_ConfigClockSource+0x15e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	6818      	ldr	r0, [r3, #0]
 8004c1a:	683b      	ldr	r3, [r7, #0]
 8004c1c:	6859      	ldr	r1, [r3, #4]
 8004c1e:	683b      	ldr	r3, [r7, #0]
 8004c20:	68db      	ldr	r3, [r3, #12]
 8004c22:	001a      	movs	r2, r3
 8004c24:	f000 f8b2 	bl	8004d8c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	2160      	movs	r1, #96	; 0x60
 8004c2e:	0018      	movs	r0, r3
 8004c30:	f000 f8de 	bl	8004df0 <TIM_ITRx_SetConfig>
      break;
 8004c34:	e019      	b.n	8004c6a <HAL_TIM_ConfigClockSource+0x15e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	6818      	ldr	r0, [r3, #0]
 8004c3a:	683b      	ldr	r3, [r7, #0]
 8004c3c:	6859      	ldr	r1, [r3, #4]
 8004c3e:	683b      	ldr	r3, [r7, #0]
 8004c40:	68db      	ldr	r3, [r3, #12]
 8004c42:	001a      	movs	r2, r3
 8004c44:	f000 f874 	bl	8004d30 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	2140      	movs	r1, #64	; 0x40
 8004c4e:	0018      	movs	r0, r3
 8004c50:	f000 f8ce 	bl	8004df0 <TIM_ITRx_SetConfig>
      break;
 8004c54:	e009      	b.n	8004c6a <HAL_TIM_ConfigClockSource+0x15e>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	681a      	ldr	r2, [r3, #0]
 8004c5a:	683b      	ldr	r3, [r7, #0]
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	0019      	movs	r1, r3
 8004c60:	0010      	movs	r0, r2
 8004c62:	f000 f8c5 	bl	8004df0 <TIM_ITRx_SetConfig>
      break;
 8004c66:	e000      	b.n	8004c6a <HAL_TIM_ConfigClockSource+0x15e>
      break;
 8004c68:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	2239      	movs	r2, #57	; 0x39
 8004c6e:	2101      	movs	r1, #1
 8004c70:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	2238      	movs	r2, #56	; 0x38
 8004c76:	2100      	movs	r1, #0
 8004c78:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004c7a:	2300      	movs	r3, #0
}
 8004c7c:	0018      	movs	r0, r3
 8004c7e:	46bd      	mov	sp, r7
 8004c80:	b004      	add	sp, #16
 8004c82:	bd80      	pop	{r7, pc}
 8004c84:	ffff00ff 	.word	0xffff00ff

08004c88 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004c88:	b580      	push	{r7, lr}
 8004c8a:	b084      	sub	sp, #16
 8004c8c:	af00      	add	r7, sp, #0
 8004c8e:	6078      	str	r0, [r7, #4]
 8004c90:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004c98:	687a      	ldr	r2, [r7, #4]
 8004c9a:	2380      	movs	r3, #128	; 0x80
 8004c9c:	05db      	lsls	r3, r3, #23
 8004c9e:	429a      	cmp	r2, r3
 8004ca0:	d007      	beq.n	8004cb2 <TIM_Base_SetConfig+0x2a>
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	4a1f      	ldr	r2, [pc, #124]	; (8004d24 <TIM_Base_SetConfig+0x9c>)
 8004ca6:	4293      	cmp	r3, r2
 8004ca8:	d003      	beq.n	8004cb2 <TIM_Base_SetConfig+0x2a>
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	4a1e      	ldr	r2, [pc, #120]	; (8004d28 <TIM_Base_SetConfig+0xa0>)
 8004cae:	4293      	cmp	r3, r2
 8004cb0:	d108      	bne.n	8004cc4 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004cb2:	68fb      	ldr	r3, [r7, #12]
 8004cb4:	2270      	movs	r2, #112	; 0x70
 8004cb6:	4393      	bics	r3, r2
 8004cb8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004cba:	683b      	ldr	r3, [r7, #0]
 8004cbc:	685b      	ldr	r3, [r3, #4]
 8004cbe:	68fa      	ldr	r2, [r7, #12]
 8004cc0:	4313      	orrs	r3, r2
 8004cc2:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004cc4:	687a      	ldr	r2, [r7, #4]
 8004cc6:	2380      	movs	r3, #128	; 0x80
 8004cc8:	05db      	lsls	r3, r3, #23
 8004cca:	429a      	cmp	r2, r3
 8004ccc:	d007      	beq.n	8004cde <TIM_Base_SetConfig+0x56>
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	4a14      	ldr	r2, [pc, #80]	; (8004d24 <TIM_Base_SetConfig+0x9c>)
 8004cd2:	4293      	cmp	r3, r2
 8004cd4:	d003      	beq.n	8004cde <TIM_Base_SetConfig+0x56>
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	4a13      	ldr	r2, [pc, #76]	; (8004d28 <TIM_Base_SetConfig+0xa0>)
 8004cda:	4293      	cmp	r3, r2
 8004cdc:	d108      	bne.n	8004cf0 <TIM_Base_SetConfig+0x68>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004cde:	68fb      	ldr	r3, [r7, #12]
 8004ce0:	4a12      	ldr	r2, [pc, #72]	; (8004d2c <TIM_Base_SetConfig+0xa4>)
 8004ce2:	4013      	ands	r3, r2
 8004ce4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004ce6:	683b      	ldr	r3, [r7, #0]
 8004ce8:	68db      	ldr	r3, [r3, #12]
 8004cea:	68fa      	ldr	r2, [r7, #12]
 8004cec:	4313      	orrs	r3, r2
 8004cee:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	2280      	movs	r2, #128	; 0x80
 8004cf4:	4393      	bics	r3, r2
 8004cf6:	001a      	movs	r2, r3
 8004cf8:	683b      	ldr	r3, [r7, #0]
 8004cfa:	691b      	ldr	r3, [r3, #16]
 8004cfc:	4313      	orrs	r3, r2
 8004cfe:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	68fa      	ldr	r2, [r7, #12]
 8004d04:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004d06:	683b      	ldr	r3, [r7, #0]
 8004d08:	689a      	ldr	r2, [r3, #8]
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004d0e:	683b      	ldr	r3, [r7, #0]
 8004d10:	681a      	ldr	r2, [r3, #0]
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	629a      	str	r2, [r3, #40]	; 0x28

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	2201      	movs	r2, #1
 8004d1a:	615a      	str	r2, [r3, #20]
}
 8004d1c:	46c0      	nop			; (mov r8, r8)
 8004d1e:	46bd      	mov	sp, r7
 8004d20:	b004      	add	sp, #16
 8004d22:	bd80      	pop	{r7, pc}
 8004d24:	40010800 	.word	0x40010800
 8004d28:	40011400 	.word	0x40011400
 8004d2c:	fffffcff 	.word	0xfffffcff

08004d30 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004d30:	b580      	push	{r7, lr}
 8004d32:	b086      	sub	sp, #24
 8004d34:	af00      	add	r7, sp, #0
 8004d36:	60f8      	str	r0, [r7, #12]
 8004d38:	60b9      	str	r1, [r7, #8]
 8004d3a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004d3c:	68fb      	ldr	r3, [r7, #12]
 8004d3e:	6a1b      	ldr	r3, [r3, #32]
 8004d40:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004d42:	68fb      	ldr	r3, [r7, #12]
 8004d44:	6a1b      	ldr	r3, [r3, #32]
 8004d46:	2201      	movs	r2, #1
 8004d48:	4393      	bics	r3, r2
 8004d4a:	001a      	movs	r2, r3
 8004d4c:	68fb      	ldr	r3, [r7, #12]
 8004d4e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004d50:	68fb      	ldr	r3, [r7, #12]
 8004d52:	699b      	ldr	r3, [r3, #24]
 8004d54:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004d56:	693b      	ldr	r3, [r7, #16]
 8004d58:	22f0      	movs	r2, #240	; 0xf0
 8004d5a:	4393      	bics	r3, r2
 8004d5c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	011b      	lsls	r3, r3, #4
 8004d62:	693a      	ldr	r2, [r7, #16]
 8004d64:	4313      	orrs	r3, r2
 8004d66:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004d68:	697b      	ldr	r3, [r7, #20]
 8004d6a:	220a      	movs	r2, #10
 8004d6c:	4393      	bics	r3, r2
 8004d6e:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004d70:	697a      	ldr	r2, [r7, #20]
 8004d72:	68bb      	ldr	r3, [r7, #8]
 8004d74:	4313      	orrs	r3, r2
 8004d76:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004d78:	68fb      	ldr	r3, [r7, #12]
 8004d7a:	693a      	ldr	r2, [r7, #16]
 8004d7c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004d7e:	68fb      	ldr	r3, [r7, #12]
 8004d80:	697a      	ldr	r2, [r7, #20]
 8004d82:	621a      	str	r2, [r3, #32]
}
 8004d84:	46c0      	nop			; (mov r8, r8)
 8004d86:	46bd      	mov	sp, r7
 8004d88:	b006      	add	sp, #24
 8004d8a:	bd80      	pop	{r7, pc}

08004d8c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004d8c:	b580      	push	{r7, lr}
 8004d8e:	b086      	sub	sp, #24
 8004d90:	af00      	add	r7, sp, #0
 8004d92:	60f8      	str	r0, [r7, #12]
 8004d94:	60b9      	str	r1, [r7, #8]
 8004d96:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004d98:	68fb      	ldr	r3, [r7, #12]
 8004d9a:	6a1b      	ldr	r3, [r3, #32]
 8004d9c:	2210      	movs	r2, #16
 8004d9e:	4393      	bics	r3, r2
 8004da0:	001a      	movs	r2, r3
 8004da2:	68fb      	ldr	r3, [r7, #12]
 8004da4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004da6:	68fb      	ldr	r3, [r7, #12]
 8004da8:	699b      	ldr	r3, [r3, #24]
 8004daa:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004dac:	68fb      	ldr	r3, [r7, #12]
 8004dae:	6a1b      	ldr	r3, [r3, #32]
 8004db0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004db2:	697b      	ldr	r3, [r7, #20]
 8004db4:	4a0d      	ldr	r2, [pc, #52]	; (8004dec <TIM_TI2_ConfigInputStage+0x60>)
 8004db6:	4013      	ands	r3, r2
 8004db8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	031b      	lsls	r3, r3, #12
 8004dbe:	697a      	ldr	r2, [r7, #20]
 8004dc0:	4313      	orrs	r3, r2
 8004dc2:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004dc4:	693b      	ldr	r3, [r7, #16]
 8004dc6:	22a0      	movs	r2, #160	; 0xa0
 8004dc8:	4393      	bics	r3, r2
 8004dca:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004dcc:	68bb      	ldr	r3, [r7, #8]
 8004dce:	011b      	lsls	r3, r3, #4
 8004dd0:	693a      	ldr	r2, [r7, #16]
 8004dd2:	4313      	orrs	r3, r2
 8004dd4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004dd6:	68fb      	ldr	r3, [r7, #12]
 8004dd8:	697a      	ldr	r2, [r7, #20]
 8004dda:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004ddc:	68fb      	ldr	r3, [r7, #12]
 8004dde:	693a      	ldr	r2, [r7, #16]
 8004de0:	621a      	str	r2, [r3, #32]
}
 8004de2:	46c0      	nop			; (mov r8, r8)
 8004de4:	46bd      	mov	sp, r7
 8004de6:	b006      	add	sp, #24
 8004de8:	bd80      	pop	{r7, pc}
 8004dea:	46c0      	nop			; (mov r8, r8)
 8004dec:	ffff0fff 	.word	0xffff0fff

08004df0 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004df0:	b580      	push	{r7, lr}
 8004df2:	b084      	sub	sp, #16
 8004df4:	af00      	add	r7, sp, #0
 8004df6:	6078      	str	r0, [r7, #4]
 8004df8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	689b      	ldr	r3, [r3, #8]
 8004dfe:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004e00:	68fb      	ldr	r3, [r7, #12]
 8004e02:	2270      	movs	r2, #112	; 0x70
 8004e04:	4393      	bics	r3, r2
 8004e06:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004e08:	683a      	ldr	r2, [r7, #0]
 8004e0a:	68fb      	ldr	r3, [r7, #12]
 8004e0c:	4313      	orrs	r3, r2
 8004e0e:	2207      	movs	r2, #7
 8004e10:	4313      	orrs	r3, r2
 8004e12:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	68fa      	ldr	r2, [r7, #12]
 8004e18:	609a      	str	r2, [r3, #8]
}
 8004e1a:	46c0      	nop			; (mov r8, r8)
 8004e1c:	46bd      	mov	sp, r7
 8004e1e:	b004      	add	sp, #16
 8004e20:	bd80      	pop	{r7, pc}
	...

08004e24 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
static void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                              uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004e24:	b580      	push	{r7, lr}
 8004e26:	b086      	sub	sp, #24
 8004e28:	af00      	add	r7, sp, #0
 8004e2a:	60f8      	str	r0, [r7, #12]
 8004e2c:	60b9      	str	r1, [r7, #8]
 8004e2e:	607a      	str	r2, [r7, #4]
 8004e30:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004e32:	68fb      	ldr	r3, [r7, #12]
 8004e34:	689b      	ldr	r3, [r3, #8]
 8004e36:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004e38:	697b      	ldr	r3, [r7, #20]
 8004e3a:	4a09      	ldr	r2, [pc, #36]	; (8004e60 <TIM_ETR_SetConfig+0x3c>)
 8004e3c:	4013      	ands	r3, r2
 8004e3e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004e40:	683b      	ldr	r3, [r7, #0]
 8004e42:	021a      	lsls	r2, r3, #8
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	431a      	orrs	r2, r3
 8004e48:	68bb      	ldr	r3, [r7, #8]
 8004e4a:	4313      	orrs	r3, r2
 8004e4c:	697a      	ldr	r2, [r7, #20]
 8004e4e:	4313      	orrs	r3, r2
 8004e50:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004e52:	68fb      	ldr	r3, [r7, #12]
 8004e54:	697a      	ldr	r2, [r7, #20]
 8004e56:	609a      	str	r2, [r3, #8]
}
 8004e58:	46c0      	nop			; (mov r8, r8)
 8004e5a:	46bd      	mov	sp, r7
 8004e5c:	b006      	add	sp, #24
 8004e5e:	bd80      	pop	{r7, pc}
 8004e60:	ffff00ff 	.word	0xffff00ff

08004e64 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004e64:	b580      	push	{r7, lr}
 8004e66:	b084      	sub	sp, #16
 8004e68:	af00      	add	r7, sp, #0
 8004e6a:	6078      	str	r0, [r7, #4]
 8004e6c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	2238      	movs	r2, #56	; 0x38
 8004e72:	5c9b      	ldrb	r3, [r3, r2]
 8004e74:	2b01      	cmp	r3, #1
 8004e76:	d101      	bne.n	8004e7c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004e78:	2302      	movs	r3, #2
 8004e7a:	e032      	b.n	8004ee2 <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	2238      	movs	r2, #56	; 0x38
 8004e80:	2101      	movs	r1, #1
 8004e82:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	2239      	movs	r2, #57	; 0x39
 8004e88:	2102      	movs	r1, #2
 8004e8a:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	685b      	ldr	r3, [r3, #4]
 8004e92:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	689b      	ldr	r3, [r3, #8]
 8004e9a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004e9c:	68fb      	ldr	r3, [r7, #12]
 8004e9e:	2270      	movs	r2, #112	; 0x70
 8004ea0:	4393      	bics	r3, r2
 8004ea2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004ea4:	683b      	ldr	r3, [r7, #0]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	68fa      	ldr	r2, [r7, #12]
 8004eaa:	4313      	orrs	r3, r2
 8004eac:	60fb      	str	r3, [r7, #12]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 8004eae:	68bb      	ldr	r3, [r7, #8]
 8004eb0:	2280      	movs	r2, #128	; 0x80
 8004eb2:	4393      	bics	r3, r2
 8004eb4:	60bb      	str	r3, [r7, #8]
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004eb6:	683b      	ldr	r3, [r7, #0]
 8004eb8:	685b      	ldr	r3, [r3, #4]
 8004eba:	68ba      	ldr	r2, [r7, #8]
 8004ebc:	4313      	orrs	r3, r2
 8004ebe:	60bb      	str	r3, [r7, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	68fa      	ldr	r2, [r7, #12]
 8004ec6:	605a      	str	r2, [r3, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	68ba      	ldr	r2, [r7, #8]
 8004ece:	609a      	str	r2, [r3, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	2239      	movs	r2, #57	; 0x39
 8004ed4:	2101      	movs	r1, #1
 8004ed6:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	2238      	movs	r2, #56	; 0x38
 8004edc:	2100      	movs	r1, #0
 8004ede:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004ee0:	2300      	movs	r3, #0
}
 8004ee2:	0018      	movs	r0, r3
 8004ee4:	46bd      	mov	sp, r7
 8004ee6:	b004      	add	sp, #16
 8004ee8:	bd80      	pop	{r7, pc}
	...

08004eec <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004eec:	b580      	push	{r7, lr}
 8004eee:	b082      	sub	sp, #8
 8004ef0:	af00      	add	r7, sp, #0
 8004ef2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	2b00      	cmp	r3, #0
 8004ef8:	d101      	bne.n	8004efe <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004efa:	2301      	movs	r3, #1
 8004efc:	e044      	b.n	8004f88 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004f02:	2b00      	cmp	r3, #0
 8004f04:	d107      	bne.n	8004f16 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	2270      	movs	r2, #112	; 0x70
 8004f0a:	2100      	movs	r1, #0
 8004f0c:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	0018      	movs	r0, r3
 8004f12:	f7fd fc45 	bl	80027a0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	2224      	movs	r2, #36	; 0x24
 8004f1a:	675a      	str	r2, [r3, #116]	; 0x74

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	681a      	ldr	r2, [r3, #0]
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	2101      	movs	r1, #1
 8004f28:	438a      	bics	r2, r1
 8004f2a:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	0018      	movs	r0, r3
 8004f30:	f000 f830 	bl	8004f94 <UART_SetConfig>
 8004f34:	0003      	movs	r3, r0
 8004f36:	2b01      	cmp	r3, #1
 8004f38:	d101      	bne.n	8004f3e <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8004f3a:	2301      	movs	r3, #1
 8004f3c:	e024      	b.n	8004f88 <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f42:	2b00      	cmp	r3, #0
 8004f44:	d003      	beq.n	8004f4e <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	0018      	movs	r0, r3
 8004f4a:	f000 fb3b 	bl	80055c4 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	685a      	ldr	r2, [r3, #4]
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	490d      	ldr	r1, [pc, #52]	; (8004f90 <HAL_UART_Init+0xa4>)
 8004f5a:	400a      	ands	r2, r1
 8004f5c:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	689a      	ldr	r2, [r3, #8]
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	212a      	movs	r1, #42	; 0x2a
 8004f6a:	438a      	bics	r2, r1
 8004f6c:	609a      	str	r2, [r3, #8]

  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	681a      	ldr	r2, [r3, #0]
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	2101      	movs	r1, #1
 8004f7a:	430a      	orrs	r2, r1
 8004f7c:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	0018      	movs	r0, r3
 8004f82:	f000 fbd3 	bl	800572c <UART_CheckIdleState>
 8004f86:	0003      	movs	r3, r0
}
 8004f88:	0018      	movs	r0, r3
 8004f8a:	46bd      	mov	sp, r7
 8004f8c:	b002      	add	sp, #8
 8004f8e:	bd80      	pop	{r7, pc}
 8004f90:	ffffb7ff 	.word	0xffffb7ff

08004f94 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004f94:	b5b0      	push	{r4, r5, r7, lr}
 8004f96:	b08e      	sub	sp, #56	; 0x38
 8004f98:	af00      	add	r7, sp, #0
 8004f9a:	61f8      	str	r0, [r7, #28]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource = UART_CLOCKSOURCE_UNDEFINED;
 8004f9c:	231b      	movs	r3, #27
 8004f9e:	2218      	movs	r2, #24
 8004fa0:	4694      	mov	ip, r2
 8004fa2:	44bc      	add	ip, r7
 8004fa4:	4463      	add	r3, ip
 8004fa6:	2210      	movs	r2, #16
 8004fa8:	701a      	strb	r2, [r3, #0]
  uint32_t usartdiv                   = 0x00000000U;
 8004faa:	2300      	movs	r3, #0
 8004fac:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef ret               = HAL_OK;
 8004fae:	2313      	movs	r3, #19
 8004fb0:	2218      	movs	r2, #24
 8004fb2:	4694      	mov	ip, r2
 8004fb4:	44bc      	add	ip, r7
 8004fb6:	4463      	add	r3, ip
 8004fb8:	2200      	movs	r2, #0
 8004fba:	701a      	strb	r2, [r3, #0]
  uint32_t lpuart_ker_ck_pres         = 0x00000000U;
 8004fbc:	2300      	movs	r3, #0
 8004fbe:	627b      	str	r3, [r7, #36]	; 0x24
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004fc0:	69fb      	ldr	r3, [r7, #28]
 8004fc2:	689a      	ldr	r2, [r3, #8]
 8004fc4:	69fb      	ldr	r3, [r7, #28]
 8004fc6:	691b      	ldr	r3, [r3, #16]
 8004fc8:	431a      	orrs	r2, r3
 8004fca:	69fb      	ldr	r3, [r7, #28]
 8004fcc:	695b      	ldr	r3, [r3, #20]
 8004fce:	431a      	orrs	r2, r3
 8004fd0:	69fb      	ldr	r3, [r7, #28]
 8004fd2:	69db      	ldr	r3, [r3, #28]
 8004fd4:	4313      	orrs	r3, r2
 8004fd6:	637b      	str	r3, [r7, #52]	; 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004fd8:	69fb      	ldr	r3, [r7, #28]
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	4ac8      	ldr	r2, [pc, #800]	; (8005300 <UART_SetConfig+0x36c>)
 8004fe0:	4013      	ands	r3, r2
 8004fe2:	0019      	movs	r1, r3
 8004fe4:	69fb      	ldr	r3, [r7, #28]
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004fea:	430a      	orrs	r2, r1
 8004fec:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004fee:	69fb      	ldr	r3, [r7, #28]
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	685b      	ldr	r3, [r3, #4]
 8004ff4:	4ac3      	ldr	r2, [pc, #780]	; (8005304 <UART_SetConfig+0x370>)
 8004ff6:	4013      	ands	r3, r2
 8004ff8:	0019      	movs	r1, r3
 8004ffa:	69fb      	ldr	r3, [r7, #28]
 8004ffc:	68da      	ldr	r2, [r3, #12]
 8004ffe:	69fb      	ldr	r3, [r7, #28]
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	430a      	orrs	r2, r1
 8005004:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005006:	69fb      	ldr	r3, [r7, #28]
 8005008:	699b      	ldr	r3, [r3, #24]
 800500a:	637b      	str	r3, [r7, #52]	; 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800500c:	69fb      	ldr	r3, [r7, #28]
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	4abd      	ldr	r2, [pc, #756]	; (8005308 <UART_SetConfig+0x374>)
 8005012:	4293      	cmp	r3, r2
 8005014:	d004      	beq.n	8005020 <UART_SetConfig+0x8c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8005016:	69fb      	ldr	r3, [r7, #28]
 8005018:	6a1b      	ldr	r3, [r3, #32]
 800501a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800501c:	4313      	orrs	r3, r2
 800501e:	637b      	str	r3, [r7, #52]	; 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005020:	69fb      	ldr	r3, [r7, #28]
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	689b      	ldr	r3, [r3, #8]
 8005026:	4ab9      	ldr	r2, [pc, #740]	; (800530c <UART_SetConfig+0x378>)
 8005028:	4013      	ands	r3, r2
 800502a:	0019      	movs	r1, r3
 800502c:	69fb      	ldr	r3, [r7, #28]
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005032:	430a      	orrs	r2, r1
 8005034:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005036:	69fb      	ldr	r3, [r7, #28]
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	4ab5      	ldr	r2, [pc, #724]	; (8005310 <UART_SetConfig+0x37c>)
 800503c:	4293      	cmp	r3, r2
 800503e:	d134      	bne.n	80050aa <UART_SetConfig+0x116>
 8005040:	4bb4      	ldr	r3, [pc, #720]	; (8005314 <UART_SetConfig+0x380>)
 8005042:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005044:	2203      	movs	r2, #3
 8005046:	4013      	ands	r3, r2
 8005048:	2b01      	cmp	r3, #1
 800504a:	d015      	beq.n	8005078 <UART_SetConfig+0xe4>
 800504c:	d304      	bcc.n	8005058 <UART_SetConfig+0xc4>
 800504e:	2b02      	cmp	r3, #2
 8005050:	d00a      	beq.n	8005068 <UART_SetConfig+0xd4>
 8005052:	2b03      	cmp	r3, #3
 8005054:	d018      	beq.n	8005088 <UART_SetConfig+0xf4>
 8005056:	e01f      	b.n	8005098 <UART_SetConfig+0x104>
 8005058:	231b      	movs	r3, #27
 800505a:	2218      	movs	r2, #24
 800505c:	4694      	mov	ip, r2
 800505e:	44bc      	add	ip, r7
 8005060:	4463      	add	r3, ip
 8005062:	2201      	movs	r2, #1
 8005064:	701a      	strb	r2, [r3, #0]
 8005066:	e0ab      	b.n	80051c0 <UART_SetConfig+0x22c>
 8005068:	231b      	movs	r3, #27
 800506a:	2218      	movs	r2, #24
 800506c:	4694      	mov	ip, r2
 800506e:	44bc      	add	ip, r7
 8005070:	4463      	add	r3, ip
 8005072:	2202      	movs	r2, #2
 8005074:	701a      	strb	r2, [r3, #0]
 8005076:	e0a3      	b.n	80051c0 <UART_SetConfig+0x22c>
 8005078:	231b      	movs	r3, #27
 800507a:	2218      	movs	r2, #24
 800507c:	4694      	mov	ip, r2
 800507e:	44bc      	add	ip, r7
 8005080:	4463      	add	r3, ip
 8005082:	2204      	movs	r2, #4
 8005084:	701a      	strb	r2, [r3, #0]
 8005086:	e09b      	b.n	80051c0 <UART_SetConfig+0x22c>
 8005088:	231b      	movs	r3, #27
 800508a:	2218      	movs	r2, #24
 800508c:	4694      	mov	ip, r2
 800508e:	44bc      	add	ip, r7
 8005090:	4463      	add	r3, ip
 8005092:	2208      	movs	r2, #8
 8005094:	701a      	strb	r2, [r3, #0]
 8005096:	e093      	b.n	80051c0 <UART_SetConfig+0x22c>
 8005098:	231b      	movs	r3, #27
 800509a:	2218      	movs	r2, #24
 800509c:	4694      	mov	ip, r2
 800509e:	44bc      	add	ip, r7
 80050a0:	4463      	add	r3, ip
 80050a2:	2210      	movs	r2, #16
 80050a4:	701a      	strb	r2, [r3, #0]
 80050a6:	46c0      	nop			; (mov r8, r8)
 80050a8:	e08a      	b.n	80051c0 <UART_SetConfig+0x22c>
 80050aa:	69fb      	ldr	r3, [r7, #28]
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	4a9a      	ldr	r2, [pc, #616]	; (8005318 <UART_SetConfig+0x384>)
 80050b0:	4293      	cmp	r3, r2
 80050b2:	d137      	bne.n	8005124 <UART_SetConfig+0x190>
 80050b4:	4b97      	ldr	r3, [pc, #604]	; (8005314 <UART_SetConfig+0x380>)
 80050b6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80050b8:	220c      	movs	r2, #12
 80050ba:	4013      	ands	r3, r2
 80050bc:	2b04      	cmp	r3, #4
 80050be:	d018      	beq.n	80050f2 <UART_SetConfig+0x15e>
 80050c0:	d802      	bhi.n	80050c8 <UART_SetConfig+0x134>
 80050c2:	2b00      	cmp	r3, #0
 80050c4:	d005      	beq.n	80050d2 <UART_SetConfig+0x13e>
 80050c6:	e024      	b.n	8005112 <UART_SetConfig+0x17e>
 80050c8:	2b08      	cmp	r3, #8
 80050ca:	d00a      	beq.n	80050e2 <UART_SetConfig+0x14e>
 80050cc:	2b0c      	cmp	r3, #12
 80050ce:	d018      	beq.n	8005102 <UART_SetConfig+0x16e>
 80050d0:	e01f      	b.n	8005112 <UART_SetConfig+0x17e>
 80050d2:	231b      	movs	r3, #27
 80050d4:	2218      	movs	r2, #24
 80050d6:	4694      	mov	ip, r2
 80050d8:	44bc      	add	ip, r7
 80050da:	4463      	add	r3, ip
 80050dc:	2200      	movs	r2, #0
 80050de:	701a      	strb	r2, [r3, #0]
 80050e0:	e06e      	b.n	80051c0 <UART_SetConfig+0x22c>
 80050e2:	231b      	movs	r3, #27
 80050e4:	2218      	movs	r2, #24
 80050e6:	4694      	mov	ip, r2
 80050e8:	44bc      	add	ip, r7
 80050ea:	4463      	add	r3, ip
 80050ec:	2202      	movs	r2, #2
 80050ee:	701a      	strb	r2, [r3, #0]
 80050f0:	e066      	b.n	80051c0 <UART_SetConfig+0x22c>
 80050f2:	231b      	movs	r3, #27
 80050f4:	2218      	movs	r2, #24
 80050f6:	4694      	mov	ip, r2
 80050f8:	44bc      	add	ip, r7
 80050fa:	4463      	add	r3, ip
 80050fc:	2204      	movs	r2, #4
 80050fe:	701a      	strb	r2, [r3, #0]
 8005100:	e05e      	b.n	80051c0 <UART_SetConfig+0x22c>
 8005102:	231b      	movs	r3, #27
 8005104:	2218      	movs	r2, #24
 8005106:	4694      	mov	ip, r2
 8005108:	44bc      	add	ip, r7
 800510a:	4463      	add	r3, ip
 800510c:	2208      	movs	r2, #8
 800510e:	701a      	strb	r2, [r3, #0]
 8005110:	e056      	b.n	80051c0 <UART_SetConfig+0x22c>
 8005112:	231b      	movs	r3, #27
 8005114:	2218      	movs	r2, #24
 8005116:	4694      	mov	ip, r2
 8005118:	44bc      	add	ip, r7
 800511a:	4463      	add	r3, ip
 800511c:	2210      	movs	r2, #16
 800511e:	701a      	strb	r2, [r3, #0]
 8005120:	46c0      	nop			; (mov r8, r8)
 8005122:	e04d      	b.n	80051c0 <UART_SetConfig+0x22c>
 8005124:	69fb      	ldr	r3, [r7, #28]
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	4a77      	ldr	r2, [pc, #476]	; (8005308 <UART_SetConfig+0x374>)
 800512a:	4293      	cmp	r3, r2
 800512c:	d141      	bne.n	80051b2 <UART_SetConfig+0x21e>
 800512e:	4b79      	ldr	r3, [pc, #484]	; (8005314 <UART_SetConfig+0x380>)
 8005130:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005132:	23c0      	movs	r3, #192	; 0xc0
 8005134:	011b      	lsls	r3, r3, #4
 8005136:	4013      	ands	r3, r2
 8005138:	2280      	movs	r2, #128	; 0x80
 800513a:	00d2      	lsls	r2, r2, #3
 800513c:	4293      	cmp	r3, r2
 800513e:	d01f      	beq.n	8005180 <UART_SetConfig+0x1ec>
 8005140:	2280      	movs	r2, #128	; 0x80
 8005142:	00d2      	lsls	r2, r2, #3
 8005144:	4293      	cmp	r3, r2
 8005146:	d802      	bhi.n	800514e <UART_SetConfig+0x1ba>
 8005148:	2b00      	cmp	r3, #0
 800514a:	d009      	beq.n	8005160 <UART_SetConfig+0x1cc>
 800514c:	e028      	b.n	80051a0 <UART_SetConfig+0x20c>
 800514e:	2280      	movs	r2, #128	; 0x80
 8005150:	0112      	lsls	r2, r2, #4
 8005152:	4293      	cmp	r3, r2
 8005154:	d00c      	beq.n	8005170 <UART_SetConfig+0x1dc>
 8005156:	22c0      	movs	r2, #192	; 0xc0
 8005158:	0112      	lsls	r2, r2, #4
 800515a:	4293      	cmp	r3, r2
 800515c:	d018      	beq.n	8005190 <UART_SetConfig+0x1fc>
 800515e:	e01f      	b.n	80051a0 <UART_SetConfig+0x20c>
 8005160:	231b      	movs	r3, #27
 8005162:	2218      	movs	r2, #24
 8005164:	4694      	mov	ip, r2
 8005166:	44bc      	add	ip, r7
 8005168:	4463      	add	r3, ip
 800516a:	2200      	movs	r2, #0
 800516c:	701a      	strb	r2, [r3, #0]
 800516e:	e027      	b.n	80051c0 <UART_SetConfig+0x22c>
 8005170:	231b      	movs	r3, #27
 8005172:	2218      	movs	r2, #24
 8005174:	4694      	mov	ip, r2
 8005176:	44bc      	add	ip, r7
 8005178:	4463      	add	r3, ip
 800517a:	2202      	movs	r2, #2
 800517c:	701a      	strb	r2, [r3, #0]
 800517e:	e01f      	b.n	80051c0 <UART_SetConfig+0x22c>
 8005180:	231b      	movs	r3, #27
 8005182:	2218      	movs	r2, #24
 8005184:	4694      	mov	ip, r2
 8005186:	44bc      	add	ip, r7
 8005188:	4463      	add	r3, ip
 800518a:	2204      	movs	r2, #4
 800518c:	701a      	strb	r2, [r3, #0]
 800518e:	e017      	b.n	80051c0 <UART_SetConfig+0x22c>
 8005190:	231b      	movs	r3, #27
 8005192:	2218      	movs	r2, #24
 8005194:	4694      	mov	ip, r2
 8005196:	44bc      	add	ip, r7
 8005198:	4463      	add	r3, ip
 800519a:	2208      	movs	r2, #8
 800519c:	701a      	strb	r2, [r3, #0]
 800519e:	e00f      	b.n	80051c0 <UART_SetConfig+0x22c>
 80051a0:	231b      	movs	r3, #27
 80051a2:	2218      	movs	r2, #24
 80051a4:	4694      	mov	ip, r2
 80051a6:	44bc      	add	ip, r7
 80051a8:	4463      	add	r3, ip
 80051aa:	2210      	movs	r2, #16
 80051ac:	701a      	strb	r2, [r3, #0]
 80051ae:	46c0      	nop			; (mov r8, r8)
 80051b0:	e006      	b.n	80051c0 <UART_SetConfig+0x22c>
 80051b2:	231b      	movs	r3, #27
 80051b4:	2218      	movs	r2, #24
 80051b6:	4694      	mov	ip, r2
 80051b8:	44bc      	add	ip, r7
 80051ba:	4463      	add	r3, ip
 80051bc:	2210      	movs	r2, #16
 80051be:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80051c0:	69fb      	ldr	r3, [r7, #28]
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	4a50      	ldr	r2, [pc, #320]	; (8005308 <UART_SetConfig+0x374>)
 80051c6:	4293      	cmp	r3, r2
 80051c8:	d000      	beq.n	80051cc <UART_SetConfig+0x238>
 80051ca:	e083      	b.n	80052d4 <UART_SetConfig+0x340>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80051cc:	231b      	movs	r3, #27
 80051ce:	2218      	movs	r2, #24
 80051d0:	4694      	mov	ip, r2
 80051d2:	44bc      	add	ip, r7
 80051d4:	4463      	add	r3, ip
 80051d6:	781b      	ldrb	r3, [r3, #0]
 80051d8:	2b02      	cmp	r3, #2
 80051da:	d00d      	beq.n	80051f8 <UART_SetConfig+0x264>
 80051dc:	dc02      	bgt.n	80051e4 <UART_SetConfig+0x250>
 80051de:	2b00      	cmp	r3, #0
 80051e0:	d005      	beq.n	80051ee <UART_SetConfig+0x25a>
 80051e2:	e01d      	b.n	8005220 <UART_SetConfig+0x28c>
 80051e4:	2b04      	cmp	r3, #4
 80051e6:	d012      	beq.n	800520e <UART_SetConfig+0x27a>
 80051e8:	2b08      	cmp	r3, #8
 80051ea:	d015      	beq.n	8005218 <UART_SetConfig+0x284>
 80051ec:	e018      	b.n	8005220 <UART_SetConfig+0x28c>
    {
      case UART_CLOCKSOURCE_PCLK1:
        lpuart_ker_ck_pres = HAL_RCC_GetPCLK1Freq();
 80051ee:	f7ff faaf 	bl	8004750 <HAL_RCC_GetPCLK1Freq>
 80051f2:	0003      	movs	r3, r0
 80051f4:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80051f6:	e01b      	b.n	8005230 <UART_SetConfig+0x29c>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80051f8:	4b46      	ldr	r3, [pc, #280]	; (8005314 <UART_SetConfig+0x380>)
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	2210      	movs	r2, #16
 80051fe:	4013      	ands	r3, r2
 8005200:	d002      	beq.n	8005208 <UART_SetConfig+0x274>
        {
          lpuart_ker_ck_pres = (uint32_t)(HSI_VALUE >> 2U);
 8005202:	4b46      	ldr	r3, [pc, #280]	; (800531c <UART_SetConfig+0x388>)
 8005204:	627b      	str	r3, [r7, #36]	; 0x24
        }
        else
        {
          lpuart_ker_ck_pres = (uint32_t)HSI_VALUE;
        }
        break;
 8005206:	e013      	b.n	8005230 <UART_SetConfig+0x29c>
          lpuart_ker_ck_pres = (uint32_t)HSI_VALUE;
 8005208:	4b45      	ldr	r3, [pc, #276]	; (8005320 <UART_SetConfig+0x38c>)
 800520a:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800520c:	e010      	b.n	8005230 <UART_SetConfig+0x29c>
      case UART_CLOCKSOURCE_SYSCLK:
        lpuart_ker_ck_pres = HAL_RCC_GetSysClockFreq();
 800520e:	f7ff fa11 	bl	8004634 <HAL_RCC_GetSysClockFreq>
 8005212:	0003      	movs	r3, r0
 8005214:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8005216:	e00b      	b.n	8005230 <UART_SetConfig+0x29c>
      case UART_CLOCKSOURCE_LSE:
        lpuart_ker_ck_pres = (uint32_t)LSE_VALUE;
 8005218:	2380      	movs	r3, #128	; 0x80
 800521a:	021b      	lsls	r3, r3, #8
 800521c:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800521e:	e007      	b.n	8005230 <UART_SetConfig+0x29c>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 8005220:	2313      	movs	r3, #19
 8005222:	2218      	movs	r2, #24
 8005224:	4694      	mov	ip, r2
 8005226:	44bc      	add	ip, r7
 8005228:	4463      	add	r3, ip
 800522a:	2201      	movs	r2, #1
 800522c:	701a      	strb	r2, [r3, #0]
        break;
 800522e:	46c0      	nop			; (mov r8, r8)
    }

    /* if proper clock source reported */
    if (lpuart_ker_ck_pres != 0U)
 8005230:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005232:	2b00      	cmp	r3, #0
 8005234:	d100      	bne.n	8005238 <UART_SetConfig+0x2a4>
 8005236:	e1a6      	b.n	8005586 <UART_SetConfig+0x5f2>
    {
      /* ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005238:	69fb      	ldr	r3, [r7, #28]
 800523a:	685a      	ldr	r2, [r3, #4]
 800523c:	0013      	movs	r3, r2
 800523e:	005b      	lsls	r3, r3, #1
 8005240:	189b      	adds	r3, r3, r2
 8005242:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005244:	429a      	cmp	r2, r3
 8005246:	d305      	bcc.n	8005254 <UART_SetConfig+0x2c0>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8005248:	69fb      	ldr	r3, [r7, #28]
 800524a:	685b      	ldr	r3, [r3, #4]
 800524c:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800524e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005250:	429a      	cmp	r2, r3
 8005252:	d907      	bls.n	8005264 <UART_SetConfig+0x2d0>
      {
        ret = HAL_ERROR;
 8005254:	2313      	movs	r3, #19
 8005256:	2218      	movs	r2, #24
 8005258:	4694      	mov	ip, r2
 800525a:	44bc      	add	ip, r7
 800525c:	4463      	add	r3, ip
 800525e:	2201      	movs	r2, #1
 8005260:	701a      	strb	r2, [r3, #0]
 8005262:	e190      	b.n	8005586 <UART_SetConfig+0x5f2>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(lpuart_ker_ck_pres, huart->Init.BaudRate));
 8005264:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005266:	613b      	str	r3, [r7, #16]
 8005268:	2300      	movs	r3, #0
 800526a:	617b      	str	r3, [r7, #20]
 800526c:	6939      	ldr	r1, [r7, #16]
 800526e:	697a      	ldr	r2, [r7, #20]
 8005270:	000b      	movs	r3, r1
 8005272:	0e1b      	lsrs	r3, r3, #24
 8005274:	0010      	movs	r0, r2
 8005276:	0205      	lsls	r5, r0, #8
 8005278:	431d      	orrs	r5, r3
 800527a:	000b      	movs	r3, r1
 800527c:	021c      	lsls	r4, r3, #8
 800527e:	69fb      	ldr	r3, [r7, #28]
 8005280:	685b      	ldr	r3, [r3, #4]
 8005282:	085b      	lsrs	r3, r3, #1
 8005284:	60bb      	str	r3, [r7, #8]
 8005286:	2300      	movs	r3, #0
 8005288:	60fb      	str	r3, [r7, #12]
 800528a:	68b8      	ldr	r0, [r7, #8]
 800528c:	68f9      	ldr	r1, [r7, #12]
 800528e:	1900      	adds	r0, r0, r4
 8005290:	4169      	adcs	r1, r5
 8005292:	69fb      	ldr	r3, [r7, #28]
 8005294:	685b      	ldr	r3, [r3, #4]
 8005296:	603b      	str	r3, [r7, #0]
 8005298:	2300      	movs	r3, #0
 800529a:	607b      	str	r3, [r7, #4]
 800529c:	683a      	ldr	r2, [r7, #0]
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	f7fb f8ee 	bl	8000480 <__aeabi_uldivmod>
 80052a4:	0003      	movs	r3, r0
 80052a6:	000c      	movs	r4, r1
 80052a8:	62fb      	str	r3, [r7, #44]	; 0x2c

        /* It is forbidden to write values lower than 0x300 in the LPUART_BRR register */
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80052aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80052ac:	4a1d      	ldr	r2, [pc, #116]	; (8005324 <UART_SetConfig+0x390>)
 80052ae:	4293      	cmp	r3, r2
 80052b0:	d908      	bls.n	80052c4 <UART_SetConfig+0x330>
 80052b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80052b4:	4a1c      	ldr	r2, [pc, #112]	; (8005328 <UART_SetConfig+0x394>)
 80052b6:	4293      	cmp	r3, r2
 80052b8:	d804      	bhi.n	80052c4 <UART_SetConfig+0x330>
        {
          huart->Instance->BRR = usartdiv;
 80052ba:	69fb      	ldr	r3, [r7, #28]
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80052c0:	60da      	str	r2, [r3, #12]
 80052c2:	e160      	b.n	8005586 <UART_SetConfig+0x5f2>
        }
        else
        {
          ret = HAL_ERROR;
 80052c4:	2313      	movs	r3, #19
 80052c6:	2218      	movs	r2, #24
 80052c8:	4694      	mov	ip, r2
 80052ca:	44bc      	add	ip, r7
 80052cc:	4463      	add	r3, ip
 80052ce:	2201      	movs	r2, #1
 80052d0:	701a      	strb	r2, [r3, #0]
 80052d2:	e158      	b.n	8005586 <UART_SetConfig+0x5f2>
        }
      } /*   if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) || (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (lpuart_ker_ck_pres != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80052d4:	69fb      	ldr	r3, [r7, #28]
 80052d6:	69da      	ldr	r2, [r3, #28]
 80052d8:	2380      	movs	r3, #128	; 0x80
 80052da:	021b      	lsls	r3, r3, #8
 80052dc:	429a      	cmp	r2, r3
 80052de:	d000      	beq.n	80052e2 <UART_SetConfig+0x34e>
 80052e0:	e0c3      	b.n	800546a <UART_SetConfig+0x4d6>
  {
    switch (clocksource)
 80052e2:	231b      	movs	r3, #27
 80052e4:	2218      	movs	r2, #24
 80052e6:	4694      	mov	ip, r2
 80052e8:	44bc      	add	ip, r7
 80052ea:	4463      	add	r3, ip
 80052ec:	781b      	ldrb	r3, [r3, #0]
 80052ee:	2b08      	cmp	r3, #8
 80052f0:	d900      	bls.n	80052f4 <UART_SetConfig+0x360>
 80052f2:	e086      	b.n	8005402 <UART_SetConfig+0x46e>
 80052f4:	009a      	lsls	r2, r3, #2
 80052f6:	4b0d      	ldr	r3, [pc, #52]	; (800532c <UART_SetConfig+0x398>)
 80052f8:	18d3      	adds	r3, r2, r3
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	469f      	mov	pc, r3
 80052fe:	46c0      	nop			; (mov r8, r8)
 8005300:	efff69f3 	.word	0xefff69f3
 8005304:	ffffcfff 	.word	0xffffcfff
 8005308:	40004800 	.word	0x40004800
 800530c:	fffff4ff 	.word	0xfffff4ff
 8005310:	40013800 	.word	0x40013800
 8005314:	40021000 	.word	0x40021000
 8005318:	40004400 	.word	0x40004400
 800531c:	003d0900 	.word	0x003d0900
 8005320:	00f42400 	.word	0x00f42400
 8005324:	000002ff 	.word	0x000002ff
 8005328:	000fffff 	.word	0x000fffff
 800532c:	08006504 	.word	0x08006504
    {
      case UART_CLOCKSOURCE_PCLK1:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8005330:	f7ff fa0e 	bl	8004750 <HAL_RCC_GetPCLK1Freq>
 8005334:	0003      	movs	r3, r0
 8005336:	005a      	lsls	r2, r3, #1
 8005338:	69fb      	ldr	r3, [r7, #28]
 800533a:	685b      	ldr	r3, [r3, #4]
 800533c:	085b      	lsrs	r3, r3, #1
 800533e:	18d2      	adds	r2, r2, r3
 8005340:	69fb      	ldr	r3, [r7, #28]
 8005342:	685b      	ldr	r3, [r3, #4]
 8005344:	0019      	movs	r1, r3
 8005346:	0010      	movs	r0, r2
 8005348:	f7fa fee6 	bl	8000118 <__udivsi3>
 800534c:	0003      	movs	r3, r0
 800534e:	b29b      	uxth	r3, r3
 8005350:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8005352:	e05e      	b.n	8005412 <UART_SetConfig+0x47e>
      case UART_CLOCKSOURCE_PCLK2:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8005354:	f7ff fa12 	bl	800477c <HAL_RCC_GetPCLK2Freq>
 8005358:	0003      	movs	r3, r0
 800535a:	005a      	lsls	r2, r3, #1
 800535c:	69fb      	ldr	r3, [r7, #28]
 800535e:	685b      	ldr	r3, [r3, #4]
 8005360:	085b      	lsrs	r3, r3, #1
 8005362:	18d2      	adds	r2, r2, r3
 8005364:	69fb      	ldr	r3, [r7, #28]
 8005366:	685b      	ldr	r3, [r3, #4]
 8005368:	0019      	movs	r1, r3
 800536a:	0010      	movs	r0, r2
 800536c:	f7fa fed4 	bl	8000118 <__udivsi3>
 8005370:	0003      	movs	r3, r0
 8005372:	b29b      	uxth	r3, r3
 8005374:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8005376:	e04c      	b.n	8005412 <UART_SetConfig+0x47e>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005378:	4b8b      	ldr	r3, [pc, #556]	; (80055a8 <UART_SetConfig+0x614>)
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	2210      	movs	r2, #16
 800537e:	4013      	ands	r3, r2
 8005380:	d00e      	beq.n	80053a0 <UART_SetConfig+0x40c>
        {
          usartdiv = (uint16_t)(UART_DIV_SAMPLING8((HSI_VALUE >> 2U), huart->Init.BaudRate));
 8005382:	69fb      	ldr	r3, [r7, #28]
 8005384:	685b      	ldr	r3, [r3, #4]
 8005386:	085b      	lsrs	r3, r3, #1
 8005388:	4a88      	ldr	r2, [pc, #544]	; (80055ac <UART_SetConfig+0x618>)
 800538a:	189a      	adds	r2, r3, r2
 800538c:	69fb      	ldr	r3, [r7, #28]
 800538e:	685b      	ldr	r3, [r3, #4]
 8005390:	0019      	movs	r1, r3
 8005392:	0010      	movs	r0, r2
 8005394:	f7fa fec0 	bl	8000118 <__udivsi3>
 8005398:	0003      	movs	r3, r0
 800539a:	b29b      	uxth	r3, r3
 800539c:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
        }
        break;
 800539e:	e038      	b.n	8005412 <UART_SetConfig+0x47e>
          usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 80053a0:	69fb      	ldr	r3, [r7, #28]
 80053a2:	685b      	ldr	r3, [r3, #4]
 80053a4:	085b      	lsrs	r3, r3, #1
 80053a6:	4a82      	ldr	r2, [pc, #520]	; (80055b0 <UART_SetConfig+0x61c>)
 80053a8:	189a      	adds	r2, r3, r2
 80053aa:	69fb      	ldr	r3, [r7, #28]
 80053ac:	685b      	ldr	r3, [r3, #4]
 80053ae:	0019      	movs	r1, r3
 80053b0:	0010      	movs	r0, r2
 80053b2:	f7fa feb1 	bl	8000118 <__udivsi3>
 80053b6:	0003      	movs	r3, r0
 80053b8:	b29b      	uxth	r3, r3
 80053ba:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80053bc:	e029      	b.n	8005412 <UART_SetConfig+0x47e>
      case UART_CLOCKSOURCE_SYSCLK:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 80053be:	f7ff f939 	bl	8004634 <HAL_RCC_GetSysClockFreq>
 80053c2:	0003      	movs	r3, r0
 80053c4:	005a      	lsls	r2, r3, #1
 80053c6:	69fb      	ldr	r3, [r7, #28]
 80053c8:	685b      	ldr	r3, [r3, #4]
 80053ca:	085b      	lsrs	r3, r3, #1
 80053cc:	18d2      	adds	r2, r2, r3
 80053ce:	69fb      	ldr	r3, [r7, #28]
 80053d0:	685b      	ldr	r3, [r3, #4]
 80053d2:	0019      	movs	r1, r3
 80053d4:	0010      	movs	r0, r2
 80053d6:	f7fa fe9f 	bl	8000118 <__udivsi3>
 80053da:	0003      	movs	r3, r0
 80053dc:	b29b      	uxth	r3, r3
 80053de:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80053e0:	e017      	b.n	8005412 <UART_SetConfig+0x47e>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 80053e2:	69fb      	ldr	r3, [r7, #28]
 80053e4:	685b      	ldr	r3, [r3, #4]
 80053e6:	085b      	lsrs	r3, r3, #1
 80053e8:	2280      	movs	r2, #128	; 0x80
 80053ea:	0252      	lsls	r2, r2, #9
 80053ec:	189a      	adds	r2, r3, r2
 80053ee:	69fb      	ldr	r3, [r7, #28]
 80053f0:	685b      	ldr	r3, [r3, #4]
 80053f2:	0019      	movs	r1, r3
 80053f4:	0010      	movs	r0, r2
 80053f6:	f7fa fe8f 	bl	8000118 <__udivsi3>
 80053fa:	0003      	movs	r3, r0
 80053fc:	b29b      	uxth	r3, r3
 80053fe:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8005400:	e007      	b.n	8005412 <UART_SetConfig+0x47e>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 8005402:	2313      	movs	r3, #19
 8005404:	2218      	movs	r2, #24
 8005406:	4694      	mov	ip, r2
 8005408:	44bc      	add	ip, r7
 800540a:	4463      	add	r3, ip
 800540c:	2201      	movs	r2, #1
 800540e:	701a      	strb	r2, [r3, #0]
        break;
 8005410:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005412:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005414:	2b0f      	cmp	r3, #15
 8005416:	d920      	bls.n	800545a <UART_SetConfig+0x4c6>
 8005418:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800541a:	4a66      	ldr	r2, [pc, #408]	; (80055b4 <UART_SetConfig+0x620>)
 800541c:	4293      	cmp	r3, r2
 800541e:	d81c      	bhi.n	800545a <UART_SetConfig+0x4c6>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005420:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005422:	b29a      	uxth	r2, r3
 8005424:	200a      	movs	r0, #10
 8005426:	2418      	movs	r4, #24
 8005428:	193b      	adds	r3, r7, r4
 800542a:	181b      	adds	r3, r3, r0
 800542c:	210f      	movs	r1, #15
 800542e:	438a      	bics	r2, r1
 8005430:	801a      	strh	r2, [r3, #0]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005432:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005434:	085b      	lsrs	r3, r3, #1
 8005436:	b29b      	uxth	r3, r3
 8005438:	2207      	movs	r2, #7
 800543a:	4013      	ands	r3, r2
 800543c:	b299      	uxth	r1, r3
 800543e:	193b      	adds	r3, r7, r4
 8005440:	181b      	adds	r3, r3, r0
 8005442:	193a      	adds	r2, r7, r4
 8005444:	1812      	adds	r2, r2, r0
 8005446:	8812      	ldrh	r2, [r2, #0]
 8005448:	430a      	orrs	r2, r1
 800544a:	801a      	strh	r2, [r3, #0]
      huart->Instance->BRR = brrtemp;
 800544c:	69fb      	ldr	r3, [r7, #28]
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	193a      	adds	r2, r7, r4
 8005452:	1812      	adds	r2, r2, r0
 8005454:	8812      	ldrh	r2, [r2, #0]
 8005456:	60da      	str	r2, [r3, #12]
 8005458:	e095      	b.n	8005586 <UART_SetConfig+0x5f2>
    }
    else
    {
      ret = HAL_ERROR;
 800545a:	2313      	movs	r3, #19
 800545c:	2218      	movs	r2, #24
 800545e:	4694      	mov	ip, r2
 8005460:	44bc      	add	ip, r7
 8005462:	4463      	add	r3, ip
 8005464:	2201      	movs	r2, #1
 8005466:	701a      	strb	r2, [r3, #0]
 8005468:	e08d      	b.n	8005586 <UART_SetConfig+0x5f2>
    }
  }
  else
  {
    switch (clocksource)
 800546a:	231b      	movs	r3, #27
 800546c:	2218      	movs	r2, #24
 800546e:	4694      	mov	ip, r2
 8005470:	44bc      	add	ip, r7
 8005472:	4463      	add	r3, ip
 8005474:	781b      	ldrb	r3, [r3, #0]
 8005476:	2b08      	cmp	r3, #8
 8005478:	d86a      	bhi.n	8005550 <UART_SetConfig+0x5bc>
 800547a:	009a      	lsls	r2, r3, #2
 800547c:	4b4e      	ldr	r3, [pc, #312]	; (80055b8 <UART_SetConfig+0x624>)
 800547e:	18d3      	adds	r3, r2, r3
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8005484:	f7ff f964 	bl	8004750 <HAL_RCC_GetPCLK1Freq>
 8005488:	0002      	movs	r2, r0
 800548a:	69fb      	ldr	r3, [r7, #28]
 800548c:	685b      	ldr	r3, [r3, #4]
 800548e:	085b      	lsrs	r3, r3, #1
 8005490:	18d2      	adds	r2, r2, r3
 8005492:	69fb      	ldr	r3, [r7, #28]
 8005494:	685b      	ldr	r3, [r3, #4]
 8005496:	0019      	movs	r1, r3
 8005498:	0010      	movs	r0, r2
 800549a:	f7fa fe3d 	bl	8000118 <__udivsi3>
 800549e:	0003      	movs	r3, r0
 80054a0:	b29b      	uxth	r3, r3
 80054a2:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80054a4:	e05c      	b.n	8005560 <UART_SetConfig+0x5cc>
      case UART_CLOCKSOURCE_PCLK2:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 80054a6:	f7ff f969 	bl	800477c <HAL_RCC_GetPCLK2Freq>
 80054aa:	0002      	movs	r2, r0
 80054ac:	69fb      	ldr	r3, [r7, #28]
 80054ae:	685b      	ldr	r3, [r3, #4]
 80054b0:	085b      	lsrs	r3, r3, #1
 80054b2:	18d2      	adds	r2, r2, r3
 80054b4:	69fb      	ldr	r3, [r7, #28]
 80054b6:	685b      	ldr	r3, [r3, #4]
 80054b8:	0019      	movs	r1, r3
 80054ba:	0010      	movs	r0, r2
 80054bc:	f7fa fe2c 	bl	8000118 <__udivsi3>
 80054c0:	0003      	movs	r3, r0
 80054c2:	b29b      	uxth	r3, r3
 80054c4:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80054c6:	e04b      	b.n	8005560 <UART_SetConfig+0x5cc>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80054c8:	4b37      	ldr	r3, [pc, #220]	; (80055a8 <UART_SetConfig+0x614>)
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	2210      	movs	r2, #16
 80054ce:	4013      	ands	r3, r2
 80054d0:	d00e      	beq.n	80054f0 <UART_SetConfig+0x55c>
        {
          usartdiv = (uint16_t)(UART_DIV_SAMPLING16((HSI_VALUE >> 2U), huart->Init.BaudRate));
 80054d2:	69fb      	ldr	r3, [r7, #28]
 80054d4:	685b      	ldr	r3, [r3, #4]
 80054d6:	085b      	lsrs	r3, r3, #1
 80054d8:	4a38      	ldr	r2, [pc, #224]	; (80055bc <UART_SetConfig+0x628>)
 80054da:	189a      	adds	r2, r3, r2
 80054dc:	69fb      	ldr	r3, [r7, #28]
 80054de:	685b      	ldr	r3, [r3, #4]
 80054e0:	0019      	movs	r1, r3
 80054e2:	0010      	movs	r0, r2
 80054e4:	f7fa fe18 	bl	8000118 <__udivsi3>
 80054e8:	0003      	movs	r3, r0
 80054ea:	b29b      	uxth	r3, r3
 80054ec:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
        }
        break;
 80054ee:	e037      	b.n	8005560 <UART_SetConfig+0x5cc>
          usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 80054f0:	69fb      	ldr	r3, [r7, #28]
 80054f2:	685b      	ldr	r3, [r3, #4]
 80054f4:	085b      	lsrs	r3, r3, #1
 80054f6:	4a32      	ldr	r2, [pc, #200]	; (80055c0 <UART_SetConfig+0x62c>)
 80054f8:	189a      	adds	r2, r3, r2
 80054fa:	69fb      	ldr	r3, [r7, #28]
 80054fc:	685b      	ldr	r3, [r3, #4]
 80054fe:	0019      	movs	r1, r3
 8005500:	0010      	movs	r0, r2
 8005502:	f7fa fe09 	bl	8000118 <__udivsi3>
 8005506:	0003      	movs	r3, r0
 8005508:	b29b      	uxth	r3, r3
 800550a:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800550c:	e028      	b.n	8005560 <UART_SetConfig+0x5cc>
      case UART_CLOCKSOURCE_SYSCLK:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 800550e:	f7ff f891 	bl	8004634 <HAL_RCC_GetSysClockFreq>
 8005512:	0002      	movs	r2, r0
 8005514:	69fb      	ldr	r3, [r7, #28]
 8005516:	685b      	ldr	r3, [r3, #4]
 8005518:	085b      	lsrs	r3, r3, #1
 800551a:	18d2      	adds	r2, r2, r3
 800551c:	69fb      	ldr	r3, [r7, #28]
 800551e:	685b      	ldr	r3, [r3, #4]
 8005520:	0019      	movs	r1, r3
 8005522:	0010      	movs	r0, r2
 8005524:	f7fa fdf8 	bl	8000118 <__udivsi3>
 8005528:	0003      	movs	r3, r0
 800552a:	b29b      	uxth	r3, r3
 800552c:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800552e:	e017      	b.n	8005560 <UART_SetConfig+0x5cc>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8005530:	69fb      	ldr	r3, [r7, #28]
 8005532:	685b      	ldr	r3, [r3, #4]
 8005534:	085b      	lsrs	r3, r3, #1
 8005536:	2280      	movs	r2, #128	; 0x80
 8005538:	0212      	lsls	r2, r2, #8
 800553a:	189a      	adds	r2, r3, r2
 800553c:	69fb      	ldr	r3, [r7, #28]
 800553e:	685b      	ldr	r3, [r3, #4]
 8005540:	0019      	movs	r1, r3
 8005542:	0010      	movs	r0, r2
 8005544:	f7fa fde8 	bl	8000118 <__udivsi3>
 8005548:	0003      	movs	r3, r0
 800554a:	b29b      	uxth	r3, r3
 800554c:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800554e:	e007      	b.n	8005560 <UART_SetConfig+0x5cc>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 8005550:	2313      	movs	r3, #19
 8005552:	2218      	movs	r2, #24
 8005554:	4694      	mov	ip, r2
 8005556:	44bc      	add	ip, r7
 8005558:	4463      	add	r3, ip
 800555a:	2201      	movs	r2, #1
 800555c:	701a      	strb	r2, [r3, #0]
        break;
 800555e:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005560:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005562:	2b0f      	cmp	r3, #15
 8005564:	d908      	bls.n	8005578 <UART_SetConfig+0x5e4>
 8005566:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005568:	4a12      	ldr	r2, [pc, #72]	; (80055b4 <UART_SetConfig+0x620>)
 800556a:	4293      	cmp	r3, r2
 800556c:	d804      	bhi.n	8005578 <UART_SetConfig+0x5e4>
    {
      huart->Instance->BRR = usartdiv;
 800556e:	69fb      	ldr	r3, [r7, #28]
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005574:	60da      	str	r2, [r3, #12]
 8005576:	e006      	b.n	8005586 <UART_SetConfig+0x5f2>
    }
    else
    {
      ret = HAL_ERROR;
 8005578:	2313      	movs	r3, #19
 800557a:	2218      	movs	r2, #24
 800557c:	4694      	mov	ip, r2
 800557e:	44bc      	add	ip, r7
 8005580:	4463      	add	r3, ip
 8005582:	2201      	movs	r2, #1
 8005584:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005586:	69fb      	ldr	r3, [r7, #28]
 8005588:	2200      	movs	r2, #0
 800558a:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 800558c:	69fb      	ldr	r3, [r7, #28]
 800558e:	2200      	movs	r2, #0
 8005590:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 8005592:	2313      	movs	r3, #19
 8005594:	2218      	movs	r2, #24
 8005596:	4694      	mov	ip, r2
 8005598:	44bc      	add	ip, r7
 800559a:	4463      	add	r3, ip
 800559c:	781b      	ldrb	r3, [r3, #0]
}
 800559e:	0018      	movs	r0, r3
 80055a0:	46bd      	mov	sp, r7
 80055a2:	b00e      	add	sp, #56	; 0x38
 80055a4:	bdb0      	pop	{r4, r5, r7, pc}
 80055a6:	46c0      	nop			; (mov r8, r8)
 80055a8:	40021000 	.word	0x40021000
 80055ac:	007a1200 	.word	0x007a1200
 80055b0:	01e84800 	.word	0x01e84800
 80055b4:	0000ffff 	.word	0x0000ffff
 80055b8:	08006528 	.word	0x08006528
 80055bc:	003d0900 	.word	0x003d0900
 80055c0:	00f42400 	.word	0x00f42400

080055c4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80055c4:	b580      	push	{r7, lr}
 80055c6:	b082      	sub	sp, #8
 80055c8:	af00      	add	r7, sp, #0
 80055ca:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055d0:	2201      	movs	r2, #1
 80055d2:	4013      	ands	r3, r2
 80055d4:	d00b      	beq.n	80055ee <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	685b      	ldr	r3, [r3, #4]
 80055dc:	4a4a      	ldr	r2, [pc, #296]	; (8005708 <UART_AdvFeatureConfig+0x144>)
 80055de:	4013      	ands	r3, r2
 80055e0:	0019      	movs	r1, r3
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	430a      	orrs	r2, r1
 80055ec:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055f2:	2202      	movs	r2, #2
 80055f4:	4013      	ands	r3, r2
 80055f6:	d00b      	beq.n	8005610 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	685b      	ldr	r3, [r3, #4]
 80055fe:	4a43      	ldr	r2, [pc, #268]	; (800570c <UART_AdvFeatureConfig+0x148>)
 8005600:	4013      	ands	r3, r2
 8005602:	0019      	movs	r1, r3
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	430a      	orrs	r2, r1
 800560e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005614:	2204      	movs	r2, #4
 8005616:	4013      	ands	r3, r2
 8005618:	d00b      	beq.n	8005632 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	685b      	ldr	r3, [r3, #4]
 8005620:	4a3b      	ldr	r2, [pc, #236]	; (8005710 <UART_AdvFeatureConfig+0x14c>)
 8005622:	4013      	ands	r3, r2
 8005624:	0019      	movs	r1, r3
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	681b      	ldr	r3, [r3, #0]
 800562e:	430a      	orrs	r2, r1
 8005630:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005636:	2208      	movs	r2, #8
 8005638:	4013      	ands	r3, r2
 800563a:	d00b      	beq.n	8005654 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	685b      	ldr	r3, [r3, #4]
 8005642:	4a34      	ldr	r2, [pc, #208]	; (8005714 <UART_AdvFeatureConfig+0x150>)
 8005644:	4013      	ands	r3, r2
 8005646:	0019      	movs	r1, r3
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	430a      	orrs	r2, r1
 8005652:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005658:	2210      	movs	r2, #16
 800565a:	4013      	ands	r3, r2
 800565c:	d00b      	beq.n	8005676 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	689b      	ldr	r3, [r3, #8]
 8005664:	4a2c      	ldr	r2, [pc, #176]	; (8005718 <UART_AdvFeatureConfig+0x154>)
 8005666:	4013      	ands	r3, r2
 8005668:	0019      	movs	r1, r3
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	430a      	orrs	r2, r1
 8005674:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800567a:	2220      	movs	r2, #32
 800567c:	4013      	ands	r3, r2
 800567e:	d00b      	beq.n	8005698 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	689b      	ldr	r3, [r3, #8]
 8005686:	4a25      	ldr	r2, [pc, #148]	; (800571c <UART_AdvFeatureConfig+0x158>)
 8005688:	4013      	ands	r3, r2
 800568a:	0019      	movs	r1, r3
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	430a      	orrs	r2, r1
 8005696:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800569c:	2240      	movs	r2, #64	; 0x40
 800569e:	4013      	ands	r3, r2
 80056a0:	d01d      	beq.n	80056de <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	685b      	ldr	r3, [r3, #4]
 80056a8:	4a1d      	ldr	r2, [pc, #116]	; (8005720 <UART_AdvFeatureConfig+0x15c>)
 80056aa:	4013      	ands	r3, r2
 80056ac:	0019      	movs	r1, r3
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	430a      	orrs	r2, r1
 80056b8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80056be:	2380      	movs	r3, #128	; 0x80
 80056c0:	035b      	lsls	r3, r3, #13
 80056c2:	429a      	cmp	r2, r3
 80056c4:	d10b      	bne.n	80056de <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	685b      	ldr	r3, [r3, #4]
 80056cc:	4a15      	ldr	r2, [pc, #84]	; (8005724 <UART_AdvFeatureConfig+0x160>)
 80056ce:	4013      	ands	r3, r2
 80056d0:	0019      	movs	r1, r3
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	430a      	orrs	r2, r1
 80056dc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056e2:	2280      	movs	r2, #128	; 0x80
 80056e4:	4013      	ands	r3, r2
 80056e6:	d00b      	beq.n	8005700 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	685b      	ldr	r3, [r3, #4]
 80056ee:	4a0e      	ldr	r2, [pc, #56]	; (8005728 <UART_AdvFeatureConfig+0x164>)
 80056f0:	4013      	ands	r3, r2
 80056f2:	0019      	movs	r1, r3
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	430a      	orrs	r2, r1
 80056fe:	605a      	str	r2, [r3, #4]
  }
}
 8005700:	46c0      	nop			; (mov r8, r8)
 8005702:	46bd      	mov	sp, r7
 8005704:	b002      	add	sp, #8
 8005706:	bd80      	pop	{r7, pc}
 8005708:	fffdffff 	.word	0xfffdffff
 800570c:	fffeffff 	.word	0xfffeffff
 8005710:	fffbffff 	.word	0xfffbffff
 8005714:	ffff7fff 	.word	0xffff7fff
 8005718:	ffffefff 	.word	0xffffefff
 800571c:	ffffdfff 	.word	0xffffdfff
 8005720:	ffefffff 	.word	0xffefffff
 8005724:	ff9fffff 	.word	0xff9fffff
 8005728:	fff7ffff 	.word	0xfff7ffff

0800572c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800572c:	b580      	push	{r7, lr}
 800572e:	b086      	sub	sp, #24
 8005730:	af02      	add	r7, sp, #8
 8005732:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	2200      	movs	r2, #0
 8005738:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 800573a:	f7fd f9c3 	bl	8002ac4 <HAL_GetTick>
 800573e:	0003      	movs	r3, r0
 8005740:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	681b      	ldr	r3, [r3, #0]
 8005748:	2208      	movs	r2, #8
 800574a:	4013      	ands	r3, r2
 800574c:	2b08      	cmp	r3, #8
 800574e:	d10d      	bne.n	800576c <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005750:	68fa      	ldr	r2, [r7, #12]
 8005752:	2380      	movs	r3, #128	; 0x80
 8005754:	0399      	lsls	r1, r3, #14
 8005756:	6878      	ldr	r0, [r7, #4]
 8005758:	4b16      	ldr	r3, [pc, #88]	; (80057b4 <UART_CheckIdleState+0x88>)
 800575a:	9300      	str	r3, [sp, #0]
 800575c:	0013      	movs	r3, r2
 800575e:	2200      	movs	r2, #0
 8005760:	f000 f82a 	bl	80057b8 <UART_WaitOnFlagUntilTimeout>
 8005764:	1e03      	subs	r3, r0, #0
 8005766:	d001      	beq.n	800576c <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005768:	2303      	movs	r3, #3
 800576a:	e01f      	b.n	80057ac <UART_CheckIdleState+0x80>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	2204      	movs	r2, #4
 8005774:	4013      	ands	r3, r2
 8005776:	2b04      	cmp	r3, #4
 8005778:	d10d      	bne.n	8005796 <UART_CheckIdleState+0x6a>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800577a:	68fa      	ldr	r2, [r7, #12]
 800577c:	2380      	movs	r3, #128	; 0x80
 800577e:	03d9      	lsls	r1, r3, #15
 8005780:	6878      	ldr	r0, [r7, #4]
 8005782:	4b0c      	ldr	r3, [pc, #48]	; (80057b4 <UART_CheckIdleState+0x88>)
 8005784:	9300      	str	r3, [sp, #0]
 8005786:	0013      	movs	r3, r2
 8005788:	2200      	movs	r2, #0
 800578a:	f000 f815 	bl	80057b8 <UART_WaitOnFlagUntilTimeout>
 800578e:	1e03      	subs	r3, r0, #0
 8005790:	d001      	beq.n	8005796 <UART_CheckIdleState+0x6a>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005792:	2303      	movs	r3, #3
 8005794:	e00a      	b.n	80057ac <UART_CheckIdleState+0x80>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	2220      	movs	r2, #32
 800579a:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	2220      	movs	r2, #32
 80057a0:	679a      	str	r2, [r3, #120]	; 0x78

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	2270      	movs	r2, #112	; 0x70
 80057a6:	2100      	movs	r1, #0
 80057a8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80057aa:	2300      	movs	r3, #0
}
 80057ac:	0018      	movs	r0, r3
 80057ae:	46bd      	mov	sp, r7
 80057b0:	b004      	add	sp, #16
 80057b2:	bd80      	pop	{r7, pc}
 80057b4:	01ffffff 	.word	0x01ffffff

080057b8 <UART_WaitOnFlagUntilTimeout>:
  * @param Tickstart Tick start value
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 80057b8:	b580      	push	{r7, lr}
 80057ba:	b084      	sub	sp, #16
 80057bc:	af00      	add	r7, sp, #0
 80057be:	60f8      	str	r0, [r7, #12]
 80057c0:	60b9      	str	r1, [r7, #8]
 80057c2:	603b      	str	r3, [r7, #0]
 80057c4:	1dfb      	adds	r3, r7, #7
 80057c6:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80057c8:	e029      	b.n	800581e <UART_WaitOnFlagUntilTimeout+0x66>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80057ca:	69bb      	ldr	r3, [r7, #24]
 80057cc:	3301      	adds	r3, #1
 80057ce:	d026      	beq.n	800581e <UART_WaitOnFlagUntilTimeout+0x66>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80057d0:	f7fd f978 	bl	8002ac4 <HAL_GetTick>
 80057d4:	0002      	movs	r2, r0
 80057d6:	683b      	ldr	r3, [r7, #0]
 80057d8:	1ad3      	subs	r3, r2, r3
 80057da:	69ba      	ldr	r2, [r7, #24]
 80057dc:	429a      	cmp	r2, r3
 80057de:	d302      	bcc.n	80057e6 <UART_WaitOnFlagUntilTimeout+0x2e>
 80057e0:	69bb      	ldr	r3, [r7, #24]
 80057e2:	2b00      	cmp	r3, #0
 80057e4:	d11b      	bne.n	800581e <UART_WaitOnFlagUntilTimeout+0x66>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80057e6:	68fb      	ldr	r3, [r7, #12]
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	681a      	ldr	r2, [r3, #0]
 80057ec:	68fb      	ldr	r3, [r7, #12]
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	4915      	ldr	r1, [pc, #84]	; (8005848 <UART_WaitOnFlagUntilTimeout+0x90>)
 80057f2:	400a      	ands	r2, r1
 80057f4:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80057f6:	68fb      	ldr	r3, [r7, #12]
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	689a      	ldr	r2, [r3, #8]
 80057fc:	68fb      	ldr	r3, [r7, #12]
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	2101      	movs	r1, #1
 8005802:	438a      	bics	r2, r1
 8005804:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8005806:	68fb      	ldr	r3, [r7, #12]
 8005808:	2220      	movs	r2, #32
 800580a:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 800580c:	68fb      	ldr	r3, [r7, #12]
 800580e:	2220      	movs	r2, #32
 8005810:	679a      	str	r2, [r3, #120]	; 0x78

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8005812:	68fb      	ldr	r3, [r7, #12]
 8005814:	2270      	movs	r2, #112	; 0x70
 8005816:	2100      	movs	r1, #0
 8005818:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 800581a:	2303      	movs	r3, #3
 800581c:	e00f      	b.n	800583e <UART_WaitOnFlagUntilTimeout+0x86>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800581e:	68fb      	ldr	r3, [r7, #12]
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	69db      	ldr	r3, [r3, #28]
 8005824:	68ba      	ldr	r2, [r7, #8]
 8005826:	4013      	ands	r3, r2
 8005828:	68ba      	ldr	r2, [r7, #8]
 800582a:	1ad3      	subs	r3, r2, r3
 800582c:	425a      	negs	r2, r3
 800582e:	4153      	adcs	r3, r2
 8005830:	b2db      	uxtb	r3, r3
 8005832:	001a      	movs	r2, r3
 8005834:	1dfb      	adds	r3, r7, #7
 8005836:	781b      	ldrb	r3, [r3, #0]
 8005838:	429a      	cmp	r2, r3
 800583a:	d0c6      	beq.n	80057ca <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800583c:	2300      	movs	r3, #0
}
 800583e:	0018      	movs	r0, r3
 8005840:	46bd      	mov	sp, r7
 8005842:	b004      	add	sp, #16
 8005844:	bd80      	pop	{r7, pc}
 8005846:	46c0      	nop			; (mov r8, r8)
 8005848:	fffffe5f 	.word	0xfffffe5f

0800584c <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 800584c:	b580      	push	{r7, lr}
 800584e:	b084      	sub	sp, #16
 8005850:	af00      	add	r7, sp, #0
 8005852:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8005854:	4b09      	ldr	r3, [pc, #36]	; (800587c <USB_DisableGlobalInt+0x30>)
 8005856:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	2240      	movs	r2, #64	; 0x40
 800585c:	5a9b      	ldrh	r3, [r3, r2]
 800585e:	b29b      	uxth	r3, r3
 8005860:	68fa      	ldr	r2, [r7, #12]
 8005862:	b292      	uxth	r2, r2
 8005864:	43d2      	mvns	r2, r2
 8005866:	b292      	uxth	r2, r2
 8005868:	4013      	ands	r3, r2
 800586a:	b299      	uxth	r1, r3
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	2240      	movs	r2, #64	; 0x40
 8005870:	5299      	strh	r1, [r3, r2]

  return HAL_OK;
 8005872:	2300      	movs	r3, #0
}
 8005874:	0018      	movs	r0, r3
 8005876:	46bd      	mov	sp, r7
 8005878:	b004      	add	sp, #16
 800587a:	bd80      	pop	{r7, pc}
 800587c:	0000bf80 	.word	0x0000bf80

08005880 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8005880:	b084      	sub	sp, #16
 8005882:	b590      	push	{r4, r7, lr}
 8005884:	46c6      	mov	lr, r8
 8005886:	b500      	push	{lr}
 8005888:	b082      	sub	sp, #8
 800588a:	af00      	add	r7, sp, #0
 800588c:	6078      	str	r0, [r7, #4]
 800588e:	2004      	movs	r0, #4
 8005890:	2410      	movs	r4, #16
 8005892:	46a4      	mov	ip, r4
 8005894:	2408      	movs	r4, #8
 8005896:	46a0      	mov	r8, r4
 8005898:	44b8      	add	r8, r7
 800589a:	44c4      	add	ip, r8
 800589c:	4460      	add	r0, ip
 800589e:	6001      	str	r1, [r0, #0]
 80058a0:	6042      	str	r2, [r0, #4]
 80058a2:	6083      	str	r3, [r0, #8]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	2240      	movs	r2, #64	; 0x40
 80058a8:	2101      	movs	r1, #1
 80058aa:	5299      	strh	r1, [r3, r2]

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	2240      	movs	r2, #64	; 0x40
 80058b0:	2100      	movs	r1, #0
 80058b2:	5299      	strh	r1, [r3, r2]

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	2244      	movs	r2, #68	; 0x44
 80058b8:	2100      	movs	r1, #0
 80058ba:	5299      	strh	r1, [r3, r2]

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	2250      	movs	r2, #80	; 0x50
 80058c0:	2100      	movs	r1, #0
 80058c2:	5299      	strh	r1, [r3, r2]

  return HAL_OK;
 80058c4:	2300      	movs	r3, #0
}
 80058c6:	0018      	movs	r0, r3
 80058c8:	46bd      	mov	sp, r7
 80058ca:	b002      	add	sp, #8
 80058cc:	bc04      	pop	{r2}
 80058ce:	4690      	mov	r8, r2
 80058d0:	bc90      	pop	{r4, r7}
 80058d2:	bc08      	pop	{r3}
 80058d4:	b004      	add	sp, #16
 80058d6:	4718      	bx	r3

080058d8 <_Znwj>:
 80058d8:	b510      	push	{r4, lr}
 80058da:	1e04      	subs	r4, r0, #0
 80058dc:	d100      	bne.n	80058e0 <_Znwj+0x8>
 80058de:	3401      	adds	r4, #1
 80058e0:	0020      	movs	r0, r4
 80058e2:	f000 f8e1 	bl	8005aa8 <malloc>
 80058e6:	2800      	cmp	r0, #0
 80058e8:	d107      	bne.n	80058fa <_Znwj+0x22>
 80058ea:	f000 f807 	bl	80058fc <_ZSt15get_new_handlerv>
 80058ee:	2800      	cmp	r0, #0
 80058f0:	d101      	bne.n	80058f6 <_Znwj+0x1e>
 80058f2:	f000 f8a8 	bl	8005a46 <abort>
 80058f6:	4780      	blx	r0
 80058f8:	e7f2      	b.n	80058e0 <_Znwj+0x8>
 80058fa:	bd10      	pop	{r4, pc}

080058fc <_ZSt15get_new_handlerv>:
 80058fc:	4b01      	ldr	r3, [pc, #4]	; (8005904 <_ZSt15get_new_handlerv+0x8>)
 80058fe:	6818      	ldr	r0, [r3, #0]
 8005900:	4770      	bx	lr
 8005902:	46c0      	nop			; (mov r8, r8)
 8005904:	20001084 	.word	0x20001084

08005908 <_ZNSaIcEC1Ev>:
 8005908:	4770      	bx	lr

0800590a <_ZNSaIcED1Ev>:
 800590a:	4770      	bx	lr

0800590c <_ZSt19__throw_logic_errorPKc>:
 800590c:	b510      	push	{r4, lr}
 800590e:	f000 f89a 	bl	8005a46 <abort>

08005912 <_ZSt20__throw_length_errorPKc>:
 8005912:	b510      	push	{r4, lr}
 8005914:	f000 f897 	bl	8005a46 <abort>

08005918 <_ZNSt11char_traitsIcE4copyEPcPKcj>:
 8005918:	b510      	push	{r4, lr}
 800591a:	2a00      	cmp	r2, #0
 800591c:	d001      	beq.n	8005922 <_ZNSt11char_traitsIcE4copyEPcPKcj+0xa>
 800591e:	f000 f8e2 	bl	8005ae6 <memcpy>
 8005922:	bd10      	pop	{r4, pc}

08005924 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_M_dataEPc>:
 8005924:	6001      	str	r1, [r0, #0]
 8005926:	4770      	bx	lr

08005928 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_M_dataEv>:
 8005928:	6800      	ldr	r0, [r0, #0]
 800592a:	4770      	bx	lr

0800592c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13_M_local_dataEv>:
 800592c:	3008      	adds	r0, #8
 800592e:	4770      	bx	lr

08005930 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_M_capacityEj>:
 8005930:	6081      	str	r1, [r0, #8]
 8005932:	4770      	bx	lr

08005934 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13_M_set_lengthEj>:
 8005934:	2200      	movs	r2, #0
 8005936:	6803      	ldr	r3, [r0, #0]
 8005938:	6041      	str	r1, [r0, #4]
 800593a:	545a      	strb	r2, [r3, r1]
 800593c:	4770      	bx	lr
	...

08005940 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj>:
 8005940:	680b      	ldr	r3, [r1, #0]
 8005942:	b510      	push	{r4, lr}
 8005944:	2b00      	cmp	r3, #0
 8005946:	da02      	bge.n	800594e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj+0xe>
 8005948:	4809      	ldr	r0, [pc, #36]	; (8005970 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj+0x30>)
 800594a:	f7ff ffe2 	bl	8005912 <_ZSt20__throw_length_errorPKc>
 800594e:	4293      	cmp	r3, r2
 8005950:	d905      	bls.n	800595e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj+0x1e>
 8005952:	0052      	lsls	r2, r2, #1
 8005954:	4293      	cmp	r3, r2
 8005956:	d202      	bcs.n	800595e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj+0x1e>
 8005958:	2a00      	cmp	r2, #0
 800595a:	db05      	blt.n	8005968 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj+0x28>
 800595c:	600a      	str	r2, [r1, #0]
 800595e:	6808      	ldr	r0, [r1, #0]
 8005960:	3001      	adds	r0, #1
 8005962:	f7ff ffb9 	bl	80058d8 <_Znwj>
 8005966:	bd10      	pop	{r4, pc}
 8005968:	4b02      	ldr	r3, [pc, #8]	; (8005974 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj+0x34>)
 800596a:	600b      	str	r3, [r1, #0]
 800596c:	e7f7      	b.n	800595e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj+0x1e>
 800596e:	46c0      	nop			; (mov r8, r8)
 8005970:	08006576 	.word	0x08006576
 8005974:	7fffffff 	.word	0x7fffffff

08005978 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>:
 8005978:	0003      	movs	r3, r0
 800597a:	b510      	push	{r4, lr}
 800597c:	6800      	ldr	r0, [r0, #0]
 800597e:	3308      	adds	r3, #8
 8005980:	4298      	cmp	r0, r3
 8005982:	d001      	beq.n	8005988 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv+0x10>
 8005984:	f000 f85b 	bl	8005a3e <_ZdlPv>
 8005988:	bd10      	pop	{r4, pc}

0800598a <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj>:
 800598a:	b510      	push	{r4, lr}
 800598c:	2a01      	cmp	r2, #1
 800598e:	d102      	bne.n	8005996 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj+0xc>
 8005990:	780b      	ldrb	r3, [r1, #0]
 8005992:	7003      	strb	r3, [r0, #0]
 8005994:	bd10      	pop	{r4, pc}
 8005996:	f7ff ffbf 	bl	8005918 <_ZNSt11char_traitsIcE4copyEPcPKcj>
 800599a:	e7fb      	b.n	8005994 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj+0xa>

0800599c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13_S_copy_charsEPcS5_S5_>:
 800599c:	b510      	push	{r4, lr}
 800599e:	1a52      	subs	r2, r2, r1
 80059a0:	f7ff fff3 	bl	800598a <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj>
 80059a4:	bd10      	pop	{r4, pc}

080059a6 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13_S_copy_charsEPcPKcS7_>:
 80059a6:	b510      	push	{r4, lr}
 80059a8:	1a52      	subs	r2, r2, r1
 80059aa:	f7ff ffee 	bl	800598a <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj>
 80059ae:	bd10      	pop	{r4, pc}

080059b0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>:
 80059b0:	b510      	push	{r4, lr}
 80059b2:	0004      	movs	r4, r0
 80059b4:	f7ff ffe0 	bl	8005978 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
 80059b8:	0020      	movs	r0, r4
 80059ba:	bd10      	pop	{r4, pc}

080059bc <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6lengthEv>:
 80059bc:	6840      	ldr	r0, [r0, #4]
 80059be:	4770      	bx	lr

080059c0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEixEj>:
 80059c0:	6800      	ldr	r0, [r0, #0]
 80059c2:	1840      	adds	r0, r0, r1
 80059c4:	4770      	bx	lr

080059c6 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_Alloc_hiderC1EPcRKS3_>:
 80059c6:	6001      	str	r1, [r0, #0]
 80059c8:	4770      	bx	lr
	...

080059cc <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag>:
 80059cc:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80059ce:	0004      	movs	r4, r0
 80059d0:	000d      	movs	r5, r1
 80059d2:	0016      	movs	r6, r2
 80059d4:	2900      	cmp	r1, #0
 80059d6:	d104      	bne.n	80059e2 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x16>
 80059d8:	2a00      	cmp	r2, #0
 80059da:	d002      	beq.n	80059e2 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x16>
 80059dc:	480c      	ldr	r0, [pc, #48]	; (8005a10 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x44>)
 80059de:	f7ff ff95 	bl	800590c <_ZSt19__throw_logic_errorPKc>
 80059e2:	1b73      	subs	r3, r6, r5
 80059e4:	9301      	str	r3, [sp, #4]
 80059e6:	2b0f      	cmp	r3, #15
 80059e8:	d907      	bls.n	80059fa <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x2e>
 80059ea:	2200      	movs	r2, #0
 80059ec:	a901      	add	r1, sp, #4
 80059ee:	0020      	movs	r0, r4
 80059f0:	f7ff ffa6 	bl	8005940 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj>
 80059f4:	9b01      	ldr	r3, [sp, #4]
 80059f6:	6020      	str	r0, [r4, #0]
 80059f8:	60a3      	str	r3, [r4, #8]
 80059fa:	0032      	movs	r2, r6
 80059fc:	0029      	movs	r1, r5
 80059fe:	6820      	ldr	r0, [r4, #0]
 8005a00:	f7ff ffd1 	bl	80059a6 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13_S_copy_charsEPcPKcS7_>
 8005a04:	2100      	movs	r1, #0
 8005a06:	9b01      	ldr	r3, [sp, #4]
 8005a08:	6822      	ldr	r2, [r4, #0]
 8005a0a:	6063      	str	r3, [r4, #4]
 8005a0c:	54d1      	strb	r1, [r2, r3]
 8005a0e:	bd73      	pop	{r0, r1, r4, r5, r6, pc}
 8005a10:	0800654c 	.word	0x0800654c

08005a14 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_>:
 8005a14:	0003      	movs	r3, r0
 8005a16:	3308      	adds	r3, #8
 8005a18:	b570      	push	{r4, r5, r6, lr}
 8005a1a:	0004      	movs	r4, r0
 8005a1c:	1e0d      	subs	r5, r1, #0
 8005a1e:	6003      	str	r3, [r0, #0]
 8005a20:	d00a      	beq.n	8005a38 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_+0x24>
 8005a22:	0008      	movs	r0, r1
 8005a24:	f7fa fb70 	bl	8000108 <strlen>
 8005a28:	182a      	adds	r2, r5, r0
 8005a2a:	0029      	movs	r1, r5
 8005a2c:	0020      	movs	r0, r4
 8005a2e:	2300      	movs	r3, #0
 8005a30:	f7ff ffcc 	bl	80059cc <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag>
 8005a34:	0020      	movs	r0, r4
 8005a36:	bd70      	pop	{r4, r5, r6, pc}
 8005a38:	2201      	movs	r2, #1
 8005a3a:	4252      	negs	r2, r2
 8005a3c:	e7f5      	b.n	8005a2a <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_+0x16>

08005a3e <_ZdlPv>:
 8005a3e:	b510      	push	{r4, lr}
 8005a40:	f000 f83c 	bl	8005abc <free>
 8005a44:	bd10      	pop	{r4, pc}

08005a46 <abort>:
 8005a46:	b510      	push	{r4, lr}
 8005a48:	2006      	movs	r0, #6
 8005a4a:	f000 f955 	bl	8005cf8 <raise>
 8005a4e:	2001      	movs	r0, #1
 8005a50:	f7fc ff31 	bl	80028b6 <_exit>

08005a54 <__errno>:
 8005a54:	4b01      	ldr	r3, [pc, #4]	; (8005a5c <__errno+0x8>)
 8005a56:	6818      	ldr	r0, [r3, #0]
 8005a58:	4770      	bx	lr
 8005a5a:	46c0      	nop			; (mov r8, r8)
 8005a5c:	2000004c 	.word	0x2000004c

08005a60 <__libc_init_array>:
 8005a60:	b570      	push	{r4, r5, r6, lr}
 8005a62:	2600      	movs	r6, #0
 8005a64:	4d0c      	ldr	r5, [pc, #48]	; (8005a98 <__libc_init_array+0x38>)
 8005a66:	4c0d      	ldr	r4, [pc, #52]	; (8005a9c <__libc_init_array+0x3c>)
 8005a68:	1b64      	subs	r4, r4, r5
 8005a6a:	10a4      	asrs	r4, r4, #2
 8005a6c:	42a6      	cmp	r6, r4
 8005a6e:	d109      	bne.n	8005a84 <__libc_init_array+0x24>
 8005a70:	2600      	movs	r6, #0
 8005a72:	f000 fc9f 	bl	80063b4 <_init>
 8005a76:	4d0a      	ldr	r5, [pc, #40]	; (8005aa0 <__libc_init_array+0x40>)
 8005a78:	4c0a      	ldr	r4, [pc, #40]	; (8005aa4 <__libc_init_array+0x44>)
 8005a7a:	1b64      	subs	r4, r4, r5
 8005a7c:	10a4      	asrs	r4, r4, #2
 8005a7e:	42a6      	cmp	r6, r4
 8005a80:	d105      	bne.n	8005a8e <__libc_init_array+0x2e>
 8005a82:	bd70      	pop	{r4, r5, r6, pc}
 8005a84:	00b3      	lsls	r3, r6, #2
 8005a86:	58eb      	ldr	r3, [r5, r3]
 8005a88:	4798      	blx	r3
 8005a8a:	3601      	adds	r6, #1
 8005a8c:	e7ee      	b.n	8005a6c <__libc_init_array+0xc>
 8005a8e:	00b3      	lsls	r3, r6, #2
 8005a90:	58eb      	ldr	r3, [r5, r3]
 8005a92:	4798      	blx	r3
 8005a94:	3601      	adds	r6, #1
 8005a96:	e7f2      	b.n	8005a7e <__libc_init_array+0x1e>
 8005a98:	080065cc 	.word	0x080065cc
 8005a9c:	080065cc 	.word	0x080065cc
 8005aa0:	080065cc 	.word	0x080065cc
 8005aa4:	080065d0 	.word	0x080065d0

08005aa8 <malloc>:
 8005aa8:	b510      	push	{r4, lr}
 8005aaa:	4b03      	ldr	r3, [pc, #12]	; (8005ab8 <malloc+0x10>)
 8005aac:	0001      	movs	r1, r0
 8005aae:	6818      	ldr	r0, [r3, #0]
 8005ab0:	f000 f888 	bl	8005bc4 <_malloc_r>
 8005ab4:	bd10      	pop	{r4, pc}
 8005ab6:	46c0      	nop			; (mov r8, r8)
 8005ab8:	2000004c 	.word	0x2000004c

08005abc <free>:
 8005abc:	b510      	push	{r4, lr}
 8005abe:	4b03      	ldr	r3, [pc, #12]	; (8005acc <free+0x10>)
 8005ac0:	0001      	movs	r1, r0
 8005ac2:	6818      	ldr	r0, [r3, #0]
 8005ac4:	f000 f834 	bl	8005b30 <_free_r>
 8005ac8:	bd10      	pop	{r4, pc}
 8005aca:	46c0      	nop			; (mov r8, r8)
 8005acc:	2000004c 	.word	0x2000004c

08005ad0 <memchr>:
 8005ad0:	b2c9      	uxtb	r1, r1
 8005ad2:	1882      	adds	r2, r0, r2
 8005ad4:	4290      	cmp	r0, r2
 8005ad6:	d101      	bne.n	8005adc <memchr+0xc>
 8005ad8:	2000      	movs	r0, #0
 8005ada:	4770      	bx	lr
 8005adc:	7803      	ldrb	r3, [r0, #0]
 8005ade:	428b      	cmp	r3, r1
 8005ae0:	d0fb      	beq.n	8005ada <memchr+0xa>
 8005ae2:	3001      	adds	r0, #1
 8005ae4:	e7f6      	b.n	8005ad4 <memchr+0x4>

08005ae6 <memcpy>:
 8005ae6:	2300      	movs	r3, #0
 8005ae8:	b510      	push	{r4, lr}
 8005aea:	429a      	cmp	r2, r3
 8005aec:	d100      	bne.n	8005af0 <memcpy+0xa>
 8005aee:	bd10      	pop	{r4, pc}
 8005af0:	5ccc      	ldrb	r4, [r1, r3]
 8005af2:	54c4      	strb	r4, [r0, r3]
 8005af4:	3301      	adds	r3, #1
 8005af6:	e7f8      	b.n	8005aea <memcpy+0x4>

08005af8 <memmove>:
 8005af8:	b510      	push	{r4, lr}
 8005afa:	4288      	cmp	r0, r1
 8005afc:	d902      	bls.n	8005b04 <memmove+0xc>
 8005afe:	188b      	adds	r3, r1, r2
 8005b00:	4298      	cmp	r0, r3
 8005b02:	d303      	bcc.n	8005b0c <memmove+0x14>
 8005b04:	2300      	movs	r3, #0
 8005b06:	e007      	b.n	8005b18 <memmove+0x20>
 8005b08:	5c8b      	ldrb	r3, [r1, r2]
 8005b0a:	5483      	strb	r3, [r0, r2]
 8005b0c:	3a01      	subs	r2, #1
 8005b0e:	d2fb      	bcs.n	8005b08 <memmove+0x10>
 8005b10:	bd10      	pop	{r4, pc}
 8005b12:	5ccc      	ldrb	r4, [r1, r3]
 8005b14:	54c4      	strb	r4, [r0, r3]
 8005b16:	3301      	adds	r3, #1
 8005b18:	429a      	cmp	r2, r3
 8005b1a:	d1fa      	bne.n	8005b12 <memmove+0x1a>
 8005b1c:	e7f8      	b.n	8005b10 <memmove+0x18>

08005b1e <memset>:
 8005b1e:	0003      	movs	r3, r0
 8005b20:	1812      	adds	r2, r2, r0
 8005b22:	4293      	cmp	r3, r2
 8005b24:	d100      	bne.n	8005b28 <memset+0xa>
 8005b26:	4770      	bx	lr
 8005b28:	7019      	strb	r1, [r3, #0]
 8005b2a:	3301      	adds	r3, #1
 8005b2c:	e7f9      	b.n	8005b22 <memset+0x4>
	...

08005b30 <_free_r>:
 8005b30:	b570      	push	{r4, r5, r6, lr}
 8005b32:	0005      	movs	r5, r0
 8005b34:	2900      	cmp	r1, #0
 8005b36:	d010      	beq.n	8005b5a <_free_r+0x2a>
 8005b38:	1f0c      	subs	r4, r1, #4
 8005b3a:	6823      	ldr	r3, [r4, #0]
 8005b3c:	2b00      	cmp	r3, #0
 8005b3e:	da00      	bge.n	8005b42 <_free_r+0x12>
 8005b40:	18e4      	adds	r4, r4, r3
 8005b42:	0028      	movs	r0, r5
 8005b44:	f000 f930 	bl	8005da8 <__malloc_lock>
 8005b48:	4a1d      	ldr	r2, [pc, #116]	; (8005bc0 <_free_r+0x90>)
 8005b4a:	6813      	ldr	r3, [r2, #0]
 8005b4c:	2b00      	cmp	r3, #0
 8005b4e:	d105      	bne.n	8005b5c <_free_r+0x2c>
 8005b50:	6063      	str	r3, [r4, #4]
 8005b52:	6014      	str	r4, [r2, #0]
 8005b54:	0028      	movs	r0, r5
 8005b56:	f000 f928 	bl	8005daa <__malloc_unlock>
 8005b5a:	bd70      	pop	{r4, r5, r6, pc}
 8005b5c:	42a3      	cmp	r3, r4
 8005b5e:	d909      	bls.n	8005b74 <_free_r+0x44>
 8005b60:	6821      	ldr	r1, [r4, #0]
 8005b62:	1860      	adds	r0, r4, r1
 8005b64:	4283      	cmp	r3, r0
 8005b66:	d1f3      	bne.n	8005b50 <_free_r+0x20>
 8005b68:	6818      	ldr	r0, [r3, #0]
 8005b6a:	685b      	ldr	r3, [r3, #4]
 8005b6c:	1841      	adds	r1, r0, r1
 8005b6e:	6021      	str	r1, [r4, #0]
 8005b70:	e7ee      	b.n	8005b50 <_free_r+0x20>
 8005b72:	0013      	movs	r3, r2
 8005b74:	685a      	ldr	r2, [r3, #4]
 8005b76:	2a00      	cmp	r2, #0
 8005b78:	d001      	beq.n	8005b7e <_free_r+0x4e>
 8005b7a:	42a2      	cmp	r2, r4
 8005b7c:	d9f9      	bls.n	8005b72 <_free_r+0x42>
 8005b7e:	6819      	ldr	r1, [r3, #0]
 8005b80:	1858      	adds	r0, r3, r1
 8005b82:	42a0      	cmp	r0, r4
 8005b84:	d10b      	bne.n	8005b9e <_free_r+0x6e>
 8005b86:	6820      	ldr	r0, [r4, #0]
 8005b88:	1809      	adds	r1, r1, r0
 8005b8a:	1858      	adds	r0, r3, r1
 8005b8c:	6019      	str	r1, [r3, #0]
 8005b8e:	4282      	cmp	r2, r0
 8005b90:	d1e0      	bne.n	8005b54 <_free_r+0x24>
 8005b92:	6810      	ldr	r0, [r2, #0]
 8005b94:	6852      	ldr	r2, [r2, #4]
 8005b96:	1841      	adds	r1, r0, r1
 8005b98:	6019      	str	r1, [r3, #0]
 8005b9a:	605a      	str	r2, [r3, #4]
 8005b9c:	e7da      	b.n	8005b54 <_free_r+0x24>
 8005b9e:	42a0      	cmp	r0, r4
 8005ba0:	d902      	bls.n	8005ba8 <_free_r+0x78>
 8005ba2:	230c      	movs	r3, #12
 8005ba4:	602b      	str	r3, [r5, #0]
 8005ba6:	e7d5      	b.n	8005b54 <_free_r+0x24>
 8005ba8:	6821      	ldr	r1, [r4, #0]
 8005baa:	1860      	adds	r0, r4, r1
 8005bac:	4282      	cmp	r2, r0
 8005bae:	d103      	bne.n	8005bb8 <_free_r+0x88>
 8005bb0:	6810      	ldr	r0, [r2, #0]
 8005bb2:	6852      	ldr	r2, [r2, #4]
 8005bb4:	1841      	adds	r1, r0, r1
 8005bb6:	6021      	str	r1, [r4, #0]
 8005bb8:	6062      	str	r2, [r4, #4]
 8005bba:	605c      	str	r4, [r3, #4]
 8005bbc:	e7ca      	b.n	8005b54 <_free_r+0x24>
 8005bbe:	46c0      	nop			; (mov r8, r8)
 8005bc0:	20001088 	.word	0x20001088

08005bc4 <_malloc_r>:
 8005bc4:	2303      	movs	r3, #3
 8005bc6:	b570      	push	{r4, r5, r6, lr}
 8005bc8:	1ccd      	adds	r5, r1, #3
 8005bca:	439d      	bics	r5, r3
 8005bcc:	3508      	adds	r5, #8
 8005bce:	0006      	movs	r6, r0
 8005bd0:	2d0c      	cmp	r5, #12
 8005bd2:	d21e      	bcs.n	8005c12 <_malloc_r+0x4e>
 8005bd4:	250c      	movs	r5, #12
 8005bd6:	42a9      	cmp	r1, r5
 8005bd8:	d81d      	bhi.n	8005c16 <_malloc_r+0x52>
 8005bda:	0030      	movs	r0, r6
 8005bdc:	f000 f8e4 	bl	8005da8 <__malloc_lock>
 8005be0:	4a25      	ldr	r2, [pc, #148]	; (8005c78 <_malloc_r+0xb4>)
 8005be2:	6814      	ldr	r4, [r2, #0]
 8005be4:	0021      	movs	r1, r4
 8005be6:	2900      	cmp	r1, #0
 8005be8:	d119      	bne.n	8005c1e <_malloc_r+0x5a>
 8005bea:	4c24      	ldr	r4, [pc, #144]	; (8005c7c <_malloc_r+0xb8>)
 8005bec:	6823      	ldr	r3, [r4, #0]
 8005bee:	2b00      	cmp	r3, #0
 8005bf0:	d103      	bne.n	8005bfa <_malloc_r+0x36>
 8005bf2:	0030      	movs	r0, r6
 8005bf4:	f000 f844 	bl	8005c80 <_sbrk_r>
 8005bf8:	6020      	str	r0, [r4, #0]
 8005bfa:	0029      	movs	r1, r5
 8005bfc:	0030      	movs	r0, r6
 8005bfe:	f000 f83f 	bl	8005c80 <_sbrk_r>
 8005c02:	1c43      	adds	r3, r0, #1
 8005c04:	d12b      	bne.n	8005c5e <_malloc_r+0x9a>
 8005c06:	230c      	movs	r3, #12
 8005c08:	0030      	movs	r0, r6
 8005c0a:	6033      	str	r3, [r6, #0]
 8005c0c:	f000 f8cd 	bl	8005daa <__malloc_unlock>
 8005c10:	e003      	b.n	8005c1a <_malloc_r+0x56>
 8005c12:	2d00      	cmp	r5, #0
 8005c14:	dadf      	bge.n	8005bd6 <_malloc_r+0x12>
 8005c16:	230c      	movs	r3, #12
 8005c18:	6033      	str	r3, [r6, #0]
 8005c1a:	2000      	movs	r0, #0
 8005c1c:	bd70      	pop	{r4, r5, r6, pc}
 8005c1e:	680b      	ldr	r3, [r1, #0]
 8005c20:	1b5b      	subs	r3, r3, r5
 8005c22:	d419      	bmi.n	8005c58 <_malloc_r+0x94>
 8005c24:	2b0b      	cmp	r3, #11
 8005c26:	d903      	bls.n	8005c30 <_malloc_r+0x6c>
 8005c28:	600b      	str	r3, [r1, #0]
 8005c2a:	18cc      	adds	r4, r1, r3
 8005c2c:	6025      	str	r5, [r4, #0]
 8005c2e:	e003      	b.n	8005c38 <_malloc_r+0x74>
 8005c30:	684b      	ldr	r3, [r1, #4]
 8005c32:	428c      	cmp	r4, r1
 8005c34:	d10d      	bne.n	8005c52 <_malloc_r+0x8e>
 8005c36:	6013      	str	r3, [r2, #0]
 8005c38:	0030      	movs	r0, r6
 8005c3a:	f000 f8b6 	bl	8005daa <__malloc_unlock>
 8005c3e:	0020      	movs	r0, r4
 8005c40:	2207      	movs	r2, #7
 8005c42:	300b      	adds	r0, #11
 8005c44:	1d23      	adds	r3, r4, #4
 8005c46:	4390      	bics	r0, r2
 8005c48:	1ac3      	subs	r3, r0, r3
 8005c4a:	d0e7      	beq.n	8005c1c <_malloc_r+0x58>
 8005c4c:	425a      	negs	r2, r3
 8005c4e:	50e2      	str	r2, [r4, r3]
 8005c50:	e7e4      	b.n	8005c1c <_malloc_r+0x58>
 8005c52:	6063      	str	r3, [r4, #4]
 8005c54:	000c      	movs	r4, r1
 8005c56:	e7ef      	b.n	8005c38 <_malloc_r+0x74>
 8005c58:	000c      	movs	r4, r1
 8005c5a:	6849      	ldr	r1, [r1, #4]
 8005c5c:	e7c3      	b.n	8005be6 <_malloc_r+0x22>
 8005c5e:	2303      	movs	r3, #3
 8005c60:	1cc4      	adds	r4, r0, #3
 8005c62:	439c      	bics	r4, r3
 8005c64:	42a0      	cmp	r0, r4
 8005c66:	d0e1      	beq.n	8005c2c <_malloc_r+0x68>
 8005c68:	1a21      	subs	r1, r4, r0
 8005c6a:	0030      	movs	r0, r6
 8005c6c:	f000 f808 	bl	8005c80 <_sbrk_r>
 8005c70:	1c43      	adds	r3, r0, #1
 8005c72:	d1db      	bne.n	8005c2c <_malloc_r+0x68>
 8005c74:	e7c7      	b.n	8005c06 <_malloc_r+0x42>
 8005c76:	46c0      	nop			; (mov r8, r8)
 8005c78:	20001088 	.word	0x20001088
 8005c7c:	2000108c 	.word	0x2000108c

08005c80 <_sbrk_r>:
 8005c80:	2300      	movs	r3, #0
 8005c82:	b570      	push	{r4, r5, r6, lr}
 8005c84:	4c06      	ldr	r4, [pc, #24]	; (8005ca0 <_sbrk_r+0x20>)
 8005c86:	0005      	movs	r5, r0
 8005c88:	0008      	movs	r0, r1
 8005c8a:	6023      	str	r3, [r4, #0]
 8005c8c:	f7fc fe20 	bl	80028d0 <_sbrk>
 8005c90:	1c43      	adds	r3, r0, #1
 8005c92:	d103      	bne.n	8005c9c <_sbrk_r+0x1c>
 8005c94:	6823      	ldr	r3, [r4, #0]
 8005c96:	2b00      	cmp	r3, #0
 8005c98:	d000      	beq.n	8005c9c <_sbrk_r+0x1c>
 8005c9a:	602b      	str	r3, [r5, #0]
 8005c9c:	bd70      	pop	{r4, r5, r6, pc}
 8005c9e:	46c0      	nop			; (mov r8, r8)
 8005ca0:	200014b0 	.word	0x200014b0

08005ca4 <_raise_r>:
 8005ca4:	b570      	push	{r4, r5, r6, lr}
 8005ca6:	0004      	movs	r4, r0
 8005ca8:	000d      	movs	r5, r1
 8005caa:	291f      	cmp	r1, #31
 8005cac:	d904      	bls.n	8005cb8 <_raise_r+0x14>
 8005cae:	2316      	movs	r3, #22
 8005cb0:	6003      	str	r3, [r0, #0]
 8005cb2:	2001      	movs	r0, #1
 8005cb4:	4240      	negs	r0, r0
 8005cb6:	bd70      	pop	{r4, r5, r6, pc}
 8005cb8:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8005cba:	2b00      	cmp	r3, #0
 8005cbc:	d004      	beq.n	8005cc8 <_raise_r+0x24>
 8005cbe:	008a      	lsls	r2, r1, #2
 8005cc0:	189b      	adds	r3, r3, r2
 8005cc2:	681a      	ldr	r2, [r3, #0]
 8005cc4:	2a00      	cmp	r2, #0
 8005cc6:	d108      	bne.n	8005cda <_raise_r+0x36>
 8005cc8:	0020      	movs	r0, r4
 8005cca:	f000 f831 	bl	8005d30 <_getpid_r>
 8005cce:	002a      	movs	r2, r5
 8005cd0:	0001      	movs	r1, r0
 8005cd2:	0020      	movs	r0, r4
 8005cd4:	f000 f81a 	bl	8005d0c <_kill_r>
 8005cd8:	e7ed      	b.n	8005cb6 <_raise_r+0x12>
 8005cda:	2000      	movs	r0, #0
 8005cdc:	2a01      	cmp	r2, #1
 8005cde:	d0ea      	beq.n	8005cb6 <_raise_r+0x12>
 8005ce0:	1c51      	adds	r1, r2, #1
 8005ce2:	d103      	bne.n	8005cec <_raise_r+0x48>
 8005ce4:	2316      	movs	r3, #22
 8005ce6:	3001      	adds	r0, #1
 8005ce8:	6023      	str	r3, [r4, #0]
 8005cea:	e7e4      	b.n	8005cb6 <_raise_r+0x12>
 8005cec:	2400      	movs	r4, #0
 8005cee:	0028      	movs	r0, r5
 8005cf0:	601c      	str	r4, [r3, #0]
 8005cf2:	4790      	blx	r2
 8005cf4:	0020      	movs	r0, r4
 8005cf6:	e7de      	b.n	8005cb6 <_raise_r+0x12>

08005cf8 <raise>:
 8005cf8:	b510      	push	{r4, lr}
 8005cfa:	4b03      	ldr	r3, [pc, #12]	; (8005d08 <raise+0x10>)
 8005cfc:	0001      	movs	r1, r0
 8005cfe:	6818      	ldr	r0, [r3, #0]
 8005d00:	f7ff ffd0 	bl	8005ca4 <_raise_r>
 8005d04:	bd10      	pop	{r4, pc}
 8005d06:	46c0      	nop			; (mov r8, r8)
 8005d08:	2000004c 	.word	0x2000004c

08005d0c <_kill_r>:
 8005d0c:	2300      	movs	r3, #0
 8005d0e:	b570      	push	{r4, r5, r6, lr}
 8005d10:	4c06      	ldr	r4, [pc, #24]	; (8005d2c <_kill_r+0x20>)
 8005d12:	0005      	movs	r5, r0
 8005d14:	0008      	movs	r0, r1
 8005d16:	0011      	movs	r1, r2
 8005d18:	6023      	str	r3, [r4, #0]
 8005d1a:	f7fc fdbc 	bl	8002896 <_kill>
 8005d1e:	1c43      	adds	r3, r0, #1
 8005d20:	d103      	bne.n	8005d2a <_kill_r+0x1e>
 8005d22:	6823      	ldr	r3, [r4, #0]
 8005d24:	2b00      	cmp	r3, #0
 8005d26:	d000      	beq.n	8005d2a <_kill_r+0x1e>
 8005d28:	602b      	str	r3, [r5, #0]
 8005d2a:	bd70      	pop	{r4, r5, r6, pc}
 8005d2c:	200014b0 	.word	0x200014b0

08005d30 <_getpid_r>:
 8005d30:	b510      	push	{r4, lr}
 8005d32:	f7fc fdaa 	bl	800288a <_getpid>
 8005d36:	bd10      	pop	{r4, pc}

08005d38 <_vsniprintf_r>:
 8005d38:	b530      	push	{r4, r5, lr}
 8005d3a:	0014      	movs	r4, r2
 8005d3c:	b09b      	sub	sp, #108	; 0x6c
 8005d3e:	0005      	movs	r5, r0
 8005d40:	001a      	movs	r2, r3
 8005d42:	2c00      	cmp	r4, #0
 8005d44:	da05      	bge.n	8005d52 <_vsniprintf_r+0x1a>
 8005d46:	238b      	movs	r3, #139	; 0x8b
 8005d48:	6003      	str	r3, [r0, #0]
 8005d4a:	2001      	movs	r0, #1
 8005d4c:	4240      	negs	r0, r0
 8005d4e:	b01b      	add	sp, #108	; 0x6c
 8005d50:	bd30      	pop	{r4, r5, pc}
 8005d52:	2382      	movs	r3, #130	; 0x82
 8005d54:	4668      	mov	r0, sp
 8005d56:	009b      	lsls	r3, r3, #2
 8005d58:	8183      	strh	r3, [r0, #12]
 8005d5a:	2300      	movs	r3, #0
 8005d5c:	9100      	str	r1, [sp, #0]
 8005d5e:	9104      	str	r1, [sp, #16]
 8005d60:	429c      	cmp	r4, r3
 8005d62:	d000      	beq.n	8005d66 <_vsniprintf_r+0x2e>
 8005d64:	1e63      	subs	r3, r4, #1
 8005d66:	9302      	str	r3, [sp, #8]
 8005d68:	9305      	str	r3, [sp, #20]
 8005d6a:	2301      	movs	r3, #1
 8005d6c:	4669      	mov	r1, sp
 8005d6e:	425b      	negs	r3, r3
 8005d70:	81cb      	strh	r3, [r1, #14]
 8005d72:	0028      	movs	r0, r5
 8005d74:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8005d76:	f000 f87b 	bl	8005e70 <_svfiprintf_r>
 8005d7a:	1c43      	adds	r3, r0, #1
 8005d7c:	da01      	bge.n	8005d82 <_vsniprintf_r+0x4a>
 8005d7e:	238b      	movs	r3, #139	; 0x8b
 8005d80:	602b      	str	r3, [r5, #0]
 8005d82:	2c00      	cmp	r4, #0
 8005d84:	d0e3      	beq.n	8005d4e <_vsniprintf_r+0x16>
 8005d86:	2300      	movs	r3, #0
 8005d88:	9a00      	ldr	r2, [sp, #0]
 8005d8a:	7013      	strb	r3, [r2, #0]
 8005d8c:	e7df      	b.n	8005d4e <_vsniprintf_r+0x16>
	...

08005d90 <vsniprintf>:
 8005d90:	b507      	push	{r0, r1, r2, lr}
 8005d92:	9300      	str	r3, [sp, #0]
 8005d94:	0013      	movs	r3, r2
 8005d96:	000a      	movs	r2, r1
 8005d98:	0001      	movs	r1, r0
 8005d9a:	4802      	ldr	r0, [pc, #8]	; (8005da4 <vsniprintf+0x14>)
 8005d9c:	6800      	ldr	r0, [r0, #0]
 8005d9e:	f7ff ffcb 	bl	8005d38 <_vsniprintf_r>
 8005da2:	bd0e      	pop	{r1, r2, r3, pc}
 8005da4:	2000004c 	.word	0x2000004c

08005da8 <__malloc_lock>:
 8005da8:	4770      	bx	lr

08005daa <__malloc_unlock>:
 8005daa:	4770      	bx	lr

08005dac <__ssputs_r>:
 8005dac:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005dae:	688e      	ldr	r6, [r1, #8]
 8005db0:	b085      	sub	sp, #20
 8005db2:	0007      	movs	r7, r0
 8005db4:	000c      	movs	r4, r1
 8005db6:	9203      	str	r2, [sp, #12]
 8005db8:	9301      	str	r3, [sp, #4]
 8005dba:	429e      	cmp	r6, r3
 8005dbc:	d83c      	bhi.n	8005e38 <__ssputs_r+0x8c>
 8005dbe:	2390      	movs	r3, #144	; 0x90
 8005dc0:	898a      	ldrh	r2, [r1, #12]
 8005dc2:	00db      	lsls	r3, r3, #3
 8005dc4:	421a      	tst	r2, r3
 8005dc6:	d034      	beq.n	8005e32 <__ssputs_r+0x86>
 8005dc8:	2503      	movs	r5, #3
 8005dca:	6909      	ldr	r1, [r1, #16]
 8005dcc:	6823      	ldr	r3, [r4, #0]
 8005dce:	1a5b      	subs	r3, r3, r1
 8005dd0:	9302      	str	r3, [sp, #8]
 8005dd2:	6963      	ldr	r3, [r4, #20]
 8005dd4:	9802      	ldr	r0, [sp, #8]
 8005dd6:	435d      	muls	r5, r3
 8005dd8:	0feb      	lsrs	r3, r5, #31
 8005dda:	195d      	adds	r5, r3, r5
 8005ddc:	9b01      	ldr	r3, [sp, #4]
 8005dde:	106d      	asrs	r5, r5, #1
 8005de0:	3301      	adds	r3, #1
 8005de2:	181b      	adds	r3, r3, r0
 8005de4:	42ab      	cmp	r3, r5
 8005de6:	d900      	bls.n	8005dea <__ssputs_r+0x3e>
 8005de8:	001d      	movs	r5, r3
 8005dea:	0553      	lsls	r3, r2, #21
 8005dec:	d532      	bpl.n	8005e54 <__ssputs_r+0xa8>
 8005dee:	0029      	movs	r1, r5
 8005df0:	0038      	movs	r0, r7
 8005df2:	f7ff fee7 	bl	8005bc4 <_malloc_r>
 8005df6:	1e06      	subs	r6, r0, #0
 8005df8:	d109      	bne.n	8005e0e <__ssputs_r+0x62>
 8005dfa:	230c      	movs	r3, #12
 8005dfc:	603b      	str	r3, [r7, #0]
 8005dfe:	2340      	movs	r3, #64	; 0x40
 8005e00:	2001      	movs	r0, #1
 8005e02:	89a2      	ldrh	r2, [r4, #12]
 8005e04:	4240      	negs	r0, r0
 8005e06:	4313      	orrs	r3, r2
 8005e08:	81a3      	strh	r3, [r4, #12]
 8005e0a:	b005      	add	sp, #20
 8005e0c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005e0e:	9a02      	ldr	r2, [sp, #8]
 8005e10:	6921      	ldr	r1, [r4, #16]
 8005e12:	f7ff fe68 	bl	8005ae6 <memcpy>
 8005e16:	89a3      	ldrh	r3, [r4, #12]
 8005e18:	4a14      	ldr	r2, [pc, #80]	; (8005e6c <__ssputs_r+0xc0>)
 8005e1a:	401a      	ands	r2, r3
 8005e1c:	2380      	movs	r3, #128	; 0x80
 8005e1e:	4313      	orrs	r3, r2
 8005e20:	81a3      	strh	r3, [r4, #12]
 8005e22:	9b02      	ldr	r3, [sp, #8]
 8005e24:	6126      	str	r6, [r4, #16]
 8005e26:	18f6      	adds	r6, r6, r3
 8005e28:	6026      	str	r6, [r4, #0]
 8005e2a:	6165      	str	r5, [r4, #20]
 8005e2c:	9e01      	ldr	r6, [sp, #4]
 8005e2e:	1aed      	subs	r5, r5, r3
 8005e30:	60a5      	str	r5, [r4, #8]
 8005e32:	9b01      	ldr	r3, [sp, #4]
 8005e34:	429e      	cmp	r6, r3
 8005e36:	d900      	bls.n	8005e3a <__ssputs_r+0x8e>
 8005e38:	9e01      	ldr	r6, [sp, #4]
 8005e3a:	0032      	movs	r2, r6
 8005e3c:	9903      	ldr	r1, [sp, #12]
 8005e3e:	6820      	ldr	r0, [r4, #0]
 8005e40:	f7ff fe5a 	bl	8005af8 <memmove>
 8005e44:	68a3      	ldr	r3, [r4, #8]
 8005e46:	2000      	movs	r0, #0
 8005e48:	1b9b      	subs	r3, r3, r6
 8005e4a:	60a3      	str	r3, [r4, #8]
 8005e4c:	6823      	ldr	r3, [r4, #0]
 8005e4e:	199e      	adds	r6, r3, r6
 8005e50:	6026      	str	r6, [r4, #0]
 8005e52:	e7da      	b.n	8005e0a <__ssputs_r+0x5e>
 8005e54:	002a      	movs	r2, r5
 8005e56:	0038      	movs	r0, r7
 8005e58:	f000 fa7e 	bl	8006358 <_realloc_r>
 8005e5c:	1e06      	subs	r6, r0, #0
 8005e5e:	d1e0      	bne.n	8005e22 <__ssputs_r+0x76>
 8005e60:	6921      	ldr	r1, [r4, #16]
 8005e62:	0038      	movs	r0, r7
 8005e64:	f7ff fe64 	bl	8005b30 <_free_r>
 8005e68:	e7c7      	b.n	8005dfa <__ssputs_r+0x4e>
 8005e6a:	46c0      	nop			; (mov r8, r8)
 8005e6c:	fffffb7f 	.word	0xfffffb7f

08005e70 <_svfiprintf_r>:
 8005e70:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005e72:	b0a1      	sub	sp, #132	; 0x84
 8005e74:	9003      	str	r0, [sp, #12]
 8005e76:	001d      	movs	r5, r3
 8005e78:	898b      	ldrh	r3, [r1, #12]
 8005e7a:	000f      	movs	r7, r1
 8005e7c:	0016      	movs	r6, r2
 8005e7e:	061b      	lsls	r3, r3, #24
 8005e80:	d511      	bpl.n	8005ea6 <_svfiprintf_r+0x36>
 8005e82:	690b      	ldr	r3, [r1, #16]
 8005e84:	2b00      	cmp	r3, #0
 8005e86:	d10e      	bne.n	8005ea6 <_svfiprintf_r+0x36>
 8005e88:	2140      	movs	r1, #64	; 0x40
 8005e8a:	f7ff fe9b 	bl	8005bc4 <_malloc_r>
 8005e8e:	6038      	str	r0, [r7, #0]
 8005e90:	6138      	str	r0, [r7, #16]
 8005e92:	2800      	cmp	r0, #0
 8005e94:	d105      	bne.n	8005ea2 <_svfiprintf_r+0x32>
 8005e96:	230c      	movs	r3, #12
 8005e98:	9a03      	ldr	r2, [sp, #12]
 8005e9a:	3801      	subs	r0, #1
 8005e9c:	6013      	str	r3, [r2, #0]
 8005e9e:	b021      	add	sp, #132	; 0x84
 8005ea0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005ea2:	2340      	movs	r3, #64	; 0x40
 8005ea4:	617b      	str	r3, [r7, #20]
 8005ea6:	2300      	movs	r3, #0
 8005ea8:	ac08      	add	r4, sp, #32
 8005eaa:	6163      	str	r3, [r4, #20]
 8005eac:	3320      	adds	r3, #32
 8005eae:	7663      	strb	r3, [r4, #25]
 8005eb0:	3310      	adds	r3, #16
 8005eb2:	76a3      	strb	r3, [r4, #26]
 8005eb4:	9507      	str	r5, [sp, #28]
 8005eb6:	0035      	movs	r5, r6
 8005eb8:	782b      	ldrb	r3, [r5, #0]
 8005eba:	2b00      	cmp	r3, #0
 8005ebc:	d001      	beq.n	8005ec2 <_svfiprintf_r+0x52>
 8005ebe:	2b25      	cmp	r3, #37	; 0x25
 8005ec0:	d146      	bne.n	8005f50 <_svfiprintf_r+0xe0>
 8005ec2:	1bab      	subs	r3, r5, r6
 8005ec4:	9305      	str	r3, [sp, #20]
 8005ec6:	d00c      	beq.n	8005ee2 <_svfiprintf_r+0x72>
 8005ec8:	0032      	movs	r2, r6
 8005eca:	0039      	movs	r1, r7
 8005ecc:	9803      	ldr	r0, [sp, #12]
 8005ece:	f7ff ff6d 	bl	8005dac <__ssputs_r>
 8005ed2:	1c43      	adds	r3, r0, #1
 8005ed4:	d100      	bne.n	8005ed8 <_svfiprintf_r+0x68>
 8005ed6:	e0ae      	b.n	8006036 <_svfiprintf_r+0x1c6>
 8005ed8:	6962      	ldr	r2, [r4, #20]
 8005eda:	9b05      	ldr	r3, [sp, #20]
 8005edc:	4694      	mov	ip, r2
 8005ede:	4463      	add	r3, ip
 8005ee0:	6163      	str	r3, [r4, #20]
 8005ee2:	782b      	ldrb	r3, [r5, #0]
 8005ee4:	2b00      	cmp	r3, #0
 8005ee6:	d100      	bne.n	8005eea <_svfiprintf_r+0x7a>
 8005ee8:	e0a5      	b.n	8006036 <_svfiprintf_r+0x1c6>
 8005eea:	2201      	movs	r2, #1
 8005eec:	2300      	movs	r3, #0
 8005eee:	4252      	negs	r2, r2
 8005ef0:	6062      	str	r2, [r4, #4]
 8005ef2:	a904      	add	r1, sp, #16
 8005ef4:	3254      	adds	r2, #84	; 0x54
 8005ef6:	1852      	adds	r2, r2, r1
 8005ef8:	1c6e      	adds	r6, r5, #1
 8005efa:	6023      	str	r3, [r4, #0]
 8005efc:	60e3      	str	r3, [r4, #12]
 8005efe:	60a3      	str	r3, [r4, #8]
 8005f00:	7013      	strb	r3, [r2, #0]
 8005f02:	65a3      	str	r3, [r4, #88]	; 0x58
 8005f04:	7831      	ldrb	r1, [r6, #0]
 8005f06:	2205      	movs	r2, #5
 8005f08:	4853      	ldr	r0, [pc, #332]	; (8006058 <_svfiprintf_r+0x1e8>)
 8005f0a:	f7ff fde1 	bl	8005ad0 <memchr>
 8005f0e:	1c75      	adds	r5, r6, #1
 8005f10:	2800      	cmp	r0, #0
 8005f12:	d11f      	bne.n	8005f54 <_svfiprintf_r+0xe4>
 8005f14:	6822      	ldr	r2, [r4, #0]
 8005f16:	06d3      	lsls	r3, r2, #27
 8005f18:	d504      	bpl.n	8005f24 <_svfiprintf_r+0xb4>
 8005f1a:	2353      	movs	r3, #83	; 0x53
 8005f1c:	a904      	add	r1, sp, #16
 8005f1e:	185b      	adds	r3, r3, r1
 8005f20:	2120      	movs	r1, #32
 8005f22:	7019      	strb	r1, [r3, #0]
 8005f24:	0713      	lsls	r3, r2, #28
 8005f26:	d504      	bpl.n	8005f32 <_svfiprintf_r+0xc2>
 8005f28:	2353      	movs	r3, #83	; 0x53
 8005f2a:	a904      	add	r1, sp, #16
 8005f2c:	185b      	adds	r3, r3, r1
 8005f2e:	212b      	movs	r1, #43	; 0x2b
 8005f30:	7019      	strb	r1, [r3, #0]
 8005f32:	7833      	ldrb	r3, [r6, #0]
 8005f34:	2b2a      	cmp	r3, #42	; 0x2a
 8005f36:	d016      	beq.n	8005f66 <_svfiprintf_r+0xf6>
 8005f38:	0035      	movs	r5, r6
 8005f3a:	2100      	movs	r1, #0
 8005f3c:	200a      	movs	r0, #10
 8005f3e:	68e3      	ldr	r3, [r4, #12]
 8005f40:	782a      	ldrb	r2, [r5, #0]
 8005f42:	1c6e      	adds	r6, r5, #1
 8005f44:	3a30      	subs	r2, #48	; 0x30
 8005f46:	2a09      	cmp	r2, #9
 8005f48:	d94e      	bls.n	8005fe8 <_svfiprintf_r+0x178>
 8005f4a:	2900      	cmp	r1, #0
 8005f4c:	d018      	beq.n	8005f80 <_svfiprintf_r+0x110>
 8005f4e:	e010      	b.n	8005f72 <_svfiprintf_r+0x102>
 8005f50:	3501      	adds	r5, #1
 8005f52:	e7b1      	b.n	8005eb8 <_svfiprintf_r+0x48>
 8005f54:	4b40      	ldr	r3, [pc, #256]	; (8006058 <_svfiprintf_r+0x1e8>)
 8005f56:	6822      	ldr	r2, [r4, #0]
 8005f58:	1ac0      	subs	r0, r0, r3
 8005f5a:	2301      	movs	r3, #1
 8005f5c:	4083      	lsls	r3, r0
 8005f5e:	4313      	orrs	r3, r2
 8005f60:	6023      	str	r3, [r4, #0]
 8005f62:	002e      	movs	r6, r5
 8005f64:	e7ce      	b.n	8005f04 <_svfiprintf_r+0x94>
 8005f66:	9b07      	ldr	r3, [sp, #28]
 8005f68:	1d19      	adds	r1, r3, #4
 8005f6a:	681b      	ldr	r3, [r3, #0]
 8005f6c:	9107      	str	r1, [sp, #28]
 8005f6e:	2b00      	cmp	r3, #0
 8005f70:	db01      	blt.n	8005f76 <_svfiprintf_r+0x106>
 8005f72:	930b      	str	r3, [sp, #44]	; 0x2c
 8005f74:	e004      	b.n	8005f80 <_svfiprintf_r+0x110>
 8005f76:	425b      	negs	r3, r3
 8005f78:	60e3      	str	r3, [r4, #12]
 8005f7a:	2302      	movs	r3, #2
 8005f7c:	4313      	orrs	r3, r2
 8005f7e:	6023      	str	r3, [r4, #0]
 8005f80:	782b      	ldrb	r3, [r5, #0]
 8005f82:	2b2e      	cmp	r3, #46	; 0x2e
 8005f84:	d10a      	bne.n	8005f9c <_svfiprintf_r+0x12c>
 8005f86:	786b      	ldrb	r3, [r5, #1]
 8005f88:	2b2a      	cmp	r3, #42	; 0x2a
 8005f8a:	d135      	bne.n	8005ff8 <_svfiprintf_r+0x188>
 8005f8c:	9b07      	ldr	r3, [sp, #28]
 8005f8e:	3502      	adds	r5, #2
 8005f90:	1d1a      	adds	r2, r3, #4
 8005f92:	681b      	ldr	r3, [r3, #0]
 8005f94:	9207      	str	r2, [sp, #28]
 8005f96:	2b00      	cmp	r3, #0
 8005f98:	db2b      	blt.n	8005ff2 <_svfiprintf_r+0x182>
 8005f9a:	9309      	str	r3, [sp, #36]	; 0x24
 8005f9c:	4e2f      	ldr	r6, [pc, #188]	; (800605c <_svfiprintf_r+0x1ec>)
 8005f9e:	7829      	ldrb	r1, [r5, #0]
 8005fa0:	2203      	movs	r2, #3
 8005fa2:	0030      	movs	r0, r6
 8005fa4:	f7ff fd94 	bl	8005ad0 <memchr>
 8005fa8:	2800      	cmp	r0, #0
 8005faa:	d006      	beq.n	8005fba <_svfiprintf_r+0x14a>
 8005fac:	2340      	movs	r3, #64	; 0x40
 8005fae:	1b80      	subs	r0, r0, r6
 8005fb0:	4083      	lsls	r3, r0
 8005fb2:	6822      	ldr	r2, [r4, #0]
 8005fb4:	3501      	adds	r5, #1
 8005fb6:	4313      	orrs	r3, r2
 8005fb8:	6023      	str	r3, [r4, #0]
 8005fba:	7829      	ldrb	r1, [r5, #0]
 8005fbc:	2206      	movs	r2, #6
 8005fbe:	4828      	ldr	r0, [pc, #160]	; (8006060 <_svfiprintf_r+0x1f0>)
 8005fc0:	1c6e      	adds	r6, r5, #1
 8005fc2:	7621      	strb	r1, [r4, #24]
 8005fc4:	f7ff fd84 	bl	8005ad0 <memchr>
 8005fc8:	2800      	cmp	r0, #0
 8005fca:	d03c      	beq.n	8006046 <_svfiprintf_r+0x1d6>
 8005fcc:	4b25      	ldr	r3, [pc, #148]	; (8006064 <_svfiprintf_r+0x1f4>)
 8005fce:	2b00      	cmp	r3, #0
 8005fd0:	d125      	bne.n	800601e <_svfiprintf_r+0x1ae>
 8005fd2:	2207      	movs	r2, #7
 8005fd4:	9b07      	ldr	r3, [sp, #28]
 8005fd6:	3307      	adds	r3, #7
 8005fd8:	4393      	bics	r3, r2
 8005fda:	3308      	adds	r3, #8
 8005fdc:	9307      	str	r3, [sp, #28]
 8005fde:	6963      	ldr	r3, [r4, #20]
 8005fe0:	9a04      	ldr	r2, [sp, #16]
 8005fe2:	189b      	adds	r3, r3, r2
 8005fe4:	6163      	str	r3, [r4, #20]
 8005fe6:	e766      	b.n	8005eb6 <_svfiprintf_r+0x46>
 8005fe8:	4343      	muls	r3, r0
 8005fea:	2101      	movs	r1, #1
 8005fec:	189b      	adds	r3, r3, r2
 8005fee:	0035      	movs	r5, r6
 8005ff0:	e7a6      	b.n	8005f40 <_svfiprintf_r+0xd0>
 8005ff2:	2301      	movs	r3, #1
 8005ff4:	425b      	negs	r3, r3
 8005ff6:	e7d0      	b.n	8005f9a <_svfiprintf_r+0x12a>
 8005ff8:	2300      	movs	r3, #0
 8005ffa:	200a      	movs	r0, #10
 8005ffc:	001a      	movs	r2, r3
 8005ffe:	3501      	adds	r5, #1
 8006000:	6063      	str	r3, [r4, #4]
 8006002:	7829      	ldrb	r1, [r5, #0]
 8006004:	1c6e      	adds	r6, r5, #1
 8006006:	3930      	subs	r1, #48	; 0x30
 8006008:	2909      	cmp	r1, #9
 800600a:	d903      	bls.n	8006014 <_svfiprintf_r+0x1a4>
 800600c:	2b00      	cmp	r3, #0
 800600e:	d0c5      	beq.n	8005f9c <_svfiprintf_r+0x12c>
 8006010:	9209      	str	r2, [sp, #36]	; 0x24
 8006012:	e7c3      	b.n	8005f9c <_svfiprintf_r+0x12c>
 8006014:	4342      	muls	r2, r0
 8006016:	2301      	movs	r3, #1
 8006018:	1852      	adds	r2, r2, r1
 800601a:	0035      	movs	r5, r6
 800601c:	e7f1      	b.n	8006002 <_svfiprintf_r+0x192>
 800601e:	ab07      	add	r3, sp, #28
 8006020:	9300      	str	r3, [sp, #0]
 8006022:	003a      	movs	r2, r7
 8006024:	4b10      	ldr	r3, [pc, #64]	; (8006068 <_svfiprintf_r+0x1f8>)
 8006026:	0021      	movs	r1, r4
 8006028:	9803      	ldr	r0, [sp, #12]
 800602a:	e000      	b.n	800602e <_svfiprintf_r+0x1be>
 800602c:	bf00      	nop
 800602e:	9004      	str	r0, [sp, #16]
 8006030:	9b04      	ldr	r3, [sp, #16]
 8006032:	3301      	adds	r3, #1
 8006034:	d1d3      	bne.n	8005fde <_svfiprintf_r+0x16e>
 8006036:	89bb      	ldrh	r3, [r7, #12]
 8006038:	980d      	ldr	r0, [sp, #52]	; 0x34
 800603a:	065b      	lsls	r3, r3, #25
 800603c:	d400      	bmi.n	8006040 <_svfiprintf_r+0x1d0>
 800603e:	e72e      	b.n	8005e9e <_svfiprintf_r+0x2e>
 8006040:	2001      	movs	r0, #1
 8006042:	4240      	negs	r0, r0
 8006044:	e72b      	b.n	8005e9e <_svfiprintf_r+0x2e>
 8006046:	ab07      	add	r3, sp, #28
 8006048:	9300      	str	r3, [sp, #0]
 800604a:	003a      	movs	r2, r7
 800604c:	4b06      	ldr	r3, [pc, #24]	; (8006068 <_svfiprintf_r+0x1f8>)
 800604e:	0021      	movs	r1, r4
 8006050:	9803      	ldr	r0, [sp, #12]
 8006052:	f000 f879 	bl	8006148 <_printf_i>
 8006056:	e7ea      	b.n	800602e <_svfiprintf_r+0x1be>
 8006058:	0800658e 	.word	0x0800658e
 800605c:	08006594 	.word	0x08006594
 8006060:	08006598 	.word	0x08006598
 8006064:	00000000 	.word	0x00000000
 8006068:	08005dad 	.word	0x08005dad

0800606c <_printf_common>:
 800606c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800606e:	0015      	movs	r5, r2
 8006070:	9301      	str	r3, [sp, #4]
 8006072:	688a      	ldr	r2, [r1, #8]
 8006074:	690b      	ldr	r3, [r1, #16]
 8006076:	9000      	str	r0, [sp, #0]
 8006078:	000c      	movs	r4, r1
 800607a:	4293      	cmp	r3, r2
 800607c:	da00      	bge.n	8006080 <_printf_common+0x14>
 800607e:	0013      	movs	r3, r2
 8006080:	0022      	movs	r2, r4
 8006082:	602b      	str	r3, [r5, #0]
 8006084:	3243      	adds	r2, #67	; 0x43
 8006086:	7812      	ldrb	r2, [r2, #0]
 8006088:	2a00      	cmp	r2, #0
 800608a:	d001      	beq.n	8006090 <_printf_common+0x24>
 800608c:	3301      	adds	r3, #1
 800608e:	602b      	str	r3, [r5, #0]
 8006090:	6823      	ldr	r3, [r4, #0]
 8006092:	069b      	lsls	r3, r3, #26
 8006094:	d502      	bpl.n	800609c <_printf_common+0x30>
 8006096:	682b      	ldr	r3, [r5, #0]
 8006098:	3302      	adds	r3, #2
 800609a:	602b      	str	r3, [r5, #0]
 800609c:	2706      	movs	r7, #6
 800609e:	6823      	ldr	r3, [r4, #0]
 80060a0:	401f      	ands	r7, r3
 80060a2:	d027      	beq.n	80060f4 <_printf_common+0x88>
 80060a4:	0023      	movs	r3, r4
 80060a6:	3343      	adds	r3, #67	; 0x43
 80060a8:	781b      	ldrb	r3, [r3, #0]
 80060aa:	1e5a      	subs	r2, r3, #1
 80060ac:	4193      	sbcs	r3, r2
 80060ae:	6822      	ldr	r2, [r4, #0]
 80060b0:	0692      	lsls	r2, r2, #26
 80060b2:	d430      	bmi.n	8006116 <_printf_common+0xaa>
 80060b4:	0022      	movs	r2, r4
 80060b6:	9901      	ldr	r1, [sp, #4]
 80060b8:	3243      	adds	r2, #67	; 0x43
 80060ba:	9800      	ldr	r0, [sp, #0]
 80060bc:	9e08      	ldr	r6, [sp, #32]
 80060be:	47b0      	blx	r6
 80060c0:	1c43      	adds	r3, r0, #1
 80060c2:	d025      	beq.n	8006110 <_printf_common+0xa4>
 80060c4:	2306      	movs	r3, #6
 80060c6:	6820      	ldr	r0, [r4, #0]
 80060c8:	682a      	ldr	r2, [r5, #0]
 80060ca:	68e1      	ldr	r1, [r4, #12]
 80060cc:	4003      	ands	r3, r0
 80060ce:	2500      	movs	r5, #0
 80060d0:	2b04      	cmp	r3, #4
 80060d2:	d103      	bne.n	80060dc <_printf_common+0x70>
 80060d4:	1a8d      	subs	r5, r1, r2
 80060d6:	43eb      	mvns	r3, r5
 80060d8:	17db      	asrs	r3, r3, #31
 80060da:	401d      	ands	r5, r3
 80060dc:	68a3      	ldr	r3, [r4, #8]
 80060de:	6922      	ldr	r2, [r4, #16]
 80060e0:	4293      	cmp	r3, r2
 80060e2:	dd01      	ble.n	80060e8 <_printf_common+0x7c>
 80060e4:	1a9b      	subs	r3, r3, r2
 80060e6:	18ed      	adds	r5, r5, r3
 80060e8:	2700      	movs	r7, #0
 80060ea:	42bd      	cmp	r5, r7
 80060ec:	d120      	bne.n	8006130 <_printf_common+0xc4>
 80060ee:	2000      	movs	r0, #0
 80060f0:	e010      	b.n	8006114 <_printf_common+0xa8>
 80060f2:	3701      	adds	r7, #1
 80060f4:	68e3      	ldr	r3, [r4, #12]
 80060f6:	682a      	ldr	r2, [r5, #0]
 80060f8:	1a9b      	subs	r3, r3, r2
 80060fa:	42bb      	cmp	r3, r7
 80060fc:	ddd2      	ble.n	80060a4 <_printf_common+0x38>
 80060fe:	0022      	movs	r2, r4
 8006100:	2301      	movs	r3, #1
 8006102:	3219      	adds	r2, #25
 8006104:	9901      	ldr	r1, [sp, #4]
 8006106:	9800      	ldr	r0, [sp, #0]
 8006108:	9e08      	ldr	r6, [sp, #32]
 800610a:	47b0      	blx	r6
 800610c:	1c43      	adds	r3, r0, #1
 800610e:	d1f0      	bne.n	80060f2 <_printf_common+0x86>
 8006110:	2001      	movs	r0, #1
 8006112:	4240      	negs	r0, r0
 8006114:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8006116:	2030      	movs	r0, #48	; 0x30
 8006118:	18e1      	adds	r1, r4, r3
 800611a:	3143      	adds	r1, #67	; 0x43
 800611c:	7008      	strb	r0, [r1, #0]
 800611e:	0021      	movs	r1, r4
 8006120:	1c5a      	adds	r2, r3, #1
 8006122:	3145      	adds	r1, #69	; 0x45
 8006124:	7809      	ldrb	r1, [r1, #0]
 8006126:	18a2      	adds	r2, r4, r2
 8006128:	3243      	adds	r2, #67	; 0x43
 800612a:	3302      	adds	r3, #2
 800612c:	7011      	strb	r1, [r2, #0]
 800612e:	e7c1      	b.n	80060b4 <_printf_common+0x48>
 8006130:	0022      	movs	r2, r4
 8006132:	2301      	movs	r3, #1
 8006134:	321a      	adds	r2, #26
 8006136:	9901      	ldr	r1, [sp, #4]
 8006138:	9800      	ldr	r0, [sp, #0]
 800613a:	9e08      	ldr	r6, [sp, #32]
 800613c:	47b0      	blx	r6
 800613e:	1c43      	adds	r3, r0, #1
 8006140:	d0e6      	beq.n	8006110 <_printf_common+0xa4>
 8006142:	3701      	adds	r7, #1
 8006144:	e7d1      	b.n	80060ea <_printf_common+0x7e>
	...

08006148 <_printf_i>:
 8006148:	b5f0      	push	{r4, r5, r6, r7, lr}
 800614a:	b089      	sub	sp, #36	; 0x24
 800614c:	9204      	str	r2, [sp, #16]
 800614e:	000a      	movs	r2, r1
 8006150:	3243      	adds	r2, #67	; 0x43
 8006152:	9305      	str	r3, [sp, #20]
 8006154:	9003      	str	r0, [sp, #12]
 8006156:	9202      	str	r2, [sp, #8]
 8006158:	7e0a      	ldrb	r2, [r1, #24]
 800615a:	000c      	movs	r4, r1
 800615c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800615e:	2a6e      	cmp	r2, #110	; 0x6e
 8006160:	d100      	bne.n	8006164 <_printf_i+0x1c>
 8006162:	e086      	b.n	8006272 <_printf_i+0x12a>
 8006164:	d81f      	bhi.n	80061a6 <_printf_i+0x5e>
 8006166:	2a63      	cmp	r2, #99	; 0x63
 8006168:	d033      	beq.n	80061d2 <_printf_i+0x8a>
 800616a:	d808      	bhi.n	800617e <_printf_i+0x36>
 800616c:	2a00      	cmp	r2, #0
 800616e:	d100      	bne.n	8006172 <_printf_i+0x2a>
 8006170:	e08c      	b.n	800628c <_printf_i+0x144>
 8006172:	2a58      	cmp	r2, #88	; 0x58
 8006174:	d04d      	beq.n	8006212 <_printf_i+0xca>
 8006176:	0025      	movs	r5, r4
 8006178:	3542      	adds	r5, #66	; 0x42
 800617a:	702a      	strb	r2, [r5, #0]
 800617c:	e030      	b.n	80061e0 <_printf_i+0x98>
 800617e:	2a64      	cmp	r2, #100	; 0x64
 8006180:	d001      	beq.n	8006186 <_printf_i+0x3e>
 8006182:	2a69      	cmp	r2, #105	; 0x69
 8006184:	d1f7      	bne.n	8006176 <_printf_i+0x2e>
 8006186:	6819      	ldr	r1, [r3, #0]
 8006188:	6825      	ldr	r5, [r4, #0]
 800618a:	1d0a      	adds	r2, r1, #4
 800618c:	0628      	lsls	r0, r5, #24
 800618e:	d529      	bpl.n	80061e4 <_printf_i+0x9c>
 8006190:	6808      	ldr	r0, [r1, #0]
 8006192:	601a      	str	r2, [r3, #0]
 8006194:	2800      	cmp	r0, #0
 8006196:	da03      	bge.n	80061a0 <_printf_i+0x58>
 8006198:	232d      	movs	r3, #45	; 0x2d
 800619a:	9a02      	ldr	r2, [sp, #8]
 800619c:	4240      	negs	r0, r0
 800619e:	7013      	strb	r3, [r2, #0]
 80061a0:	4e6b      	ldr	r6, [pc, #428]	; (8006350 <_printf_i+0x208>)
 80061a2:	270a      	movs	r7, #10
 80061a4:	e04f      	b.n	8006246 <_printf_i+0xfe>
 80061a6:	2a73      	cmp	r2, #115	; 0x73
 80061a8:	d074      	beq.n	8006294 <_printf_i+0x14c>
 80061aa:	d808      	bhi.n	80061be <_printf_i+0x76>
 80061ac:	2a6f      	cmp	r2, #111	; 0x6f
 80061ae:	d01f      	beq.n	80061f0 <_printf_i+0xa8>
 80061b0:	2a70      	cmp	r2, #112	; 0x70
 80061b2:	d1e0      	bne.n	8006176 <_printf_i+0x2e>
 80061b4:	2220      	movs	r2, #32
 80061b6:	6809      	ldr	r1, [r1, #0]
 80061b8:	430a      	orrs	r2, r1
 80061ba:	6022      	str	r2, [r4, #0]
 80061bc:	e003      	b.n	80061c6 <_printf_i+0x7e>
 80061be:	2a75      	cmp	r2, #117	; 0x75
 80061c0:	d016      	beq.n	80061f0 <_printf_i+0xa8>
 80061c2:	2a78      	cmp	r2, #120	; 0x78
 80061c4:	d1d7      	bne.n	8006176 <_printf_i+0x2e>
 80061c6:	0022      	movs	r2, r4
 80061c8:	2178      	movs	r1, #120	; 0x78
 80061ca:	3245      	adds	r2, #69	; 0x45
 80061cc:	7011      	strb	r1, [r2, #0]
 80061ce:	4e61      	ldr	r6, [pc, #388]	; (8006354 <_printf_i+0x20c>)
 80061d0:	e022      	b.n	8006218 <_printf_i+0xd0>
 80061d2:	0025      	movs	r5, r4
 80061d4:	681a      	ldr	r2, [r3, #0]
 80061d6:	3542      	adds	r5, #66	; 0x42
 80061d8:	1d11      	adds	r1, r2, #4
 80061da:	6019      	str	r1, [r3, #0]
 80061dc:	6813      	ldr	r3, [r2, #0]
 80061de:	702b      	strb	r3, [r5, #0]
 80061e0:	2301      	movs	r3, #1
 80061e2:	e065      	b.n	80062b0 <_printf_i+0x168>
 80061e4:	6808      	ldr	r0, [r1, #0]
 80061e6:	601a      	str	r2, [r3, #0]
 80061e8:	0669      	lsls	r1, r5, #25
 80061ea:	d5d3      	bpl.n	8006194 <_printf_i+0x4c>
 80061ec:	b200      	sxth	r0, r0
 80061ee:	e7d1      	b.n	8006194 <_printf_i+0x4c>
 80061f0:	6819      	ldr	r1, [r3, #0]
 80061f2:	6825      	ldr	r5, [r4, #0]
 80061f4:	1d08      	adds	r0, r1, #4
 80061f6:	6018      	str	r0, [r3, #0]
 80061f8:	6808      	ldr	r0, [r1, #0]
 80061fa:	062e      	lsls	r6, r5, #24
 80061fc:	d505      	bpl.n	800620a <_printf_i+0xc2>
 80061fe:	4e54      	ldr	r6, [pc, #336]	; (8006350 <_printf_i+0x208>)
 8006200:	2708      	movs	r7, #8
 8006202:	2a6f      	cmp	r2, #111	; 0x6f
 8006204:	d01b      	beq.n	800623e <_printf_i+0xf6>
 8006206:	270a      	movs	r7, #10
 8006208:	e019      	b.n	800623e <_printf_i+0xf6>
 800620a:	066d      	lsls	r5, r5, #25
 800620c:	d5f7      	bpl.n	80061fe <_printf_i+0xb6>
 800620e:	b280      	uxth	r0, r0
 8006210:	e7f5      	b.n	80061fe <_printf_i+0xb6>
 8006212:	3145      	adds	r1, #69	; 0x45
 8006214:	4e4e      	ldr	r6, [pc, #312]	; (8006350 <_printf_i+0x208>)
 8006216:	700a      	strb	r2, [r1, #0]
 8006218:	6818      	ldr	r0, [r3, #0]
 800621a:	6822      	ldr	r2, [r4, #0]
 800621c:	1d01      	adds	r1, r0, #4
 800621e:	6800      	ldr	r0, [r0, #0]
 8006220:	6019      	str	r1, [r3, #0]
 8006222:	0615      	lsls	r5, r2, #24
 8006224:	d521      	bpl.n	800626a <_printf_i+0x122>
 8006226:	07d3      	lsls	r3, r2, #31
 8006228:	d502      	bpl.n	8006230 <_printf_i+0xe8>
 800622a:	2320      	movs	r3, #32
 800622c:	431a      	orrs	r2, r3
 800622e:	6022      	str	r2, [r4, #0]
 8006230:	2710      	movs	r7, #16
 8006232:	2800      	cmp	r0, #0
 8006234:	d103      	bne.n	800623e <_printf_i+0xf6>
 8006236:	2320      	movs	r3, #32
 8006238:	6822      	ldr	r2, [r4, #0]
 800623a:	439a      	bics	r2, r3
 800623c:	6022      	str	r2, [r4, #0]
 800623e:	0023      	movs	r3, r4
 8006240:	2200      	movs	r2, #0
 8006242:	3343      	adds	r3, #67	; 0x43
 8006244:	701a      	strb	r2, [r3, #0]
 8006246:	6863      	ldr	r3, [r4, #4]
 8006248:	60a3      	str	r3, [r4, #8]
 800624a:	2b00      	cmp	r3, #0
 800624c:	db58      	blt.n	8006300 <_printf_i+0x1b8>
 800624e:	2204      	movs	r2, #4
 8006250:	6821      	ldr	r1, [r4, #0]
 8006252:	4391      	bics	r1, r2
 8006254:	6021      	str	r1, [r4, #0]
 8006256:	2800      	cmp	r0, #0
 8006258:	d154      	bne.n	8006304 <_printf_i+0x1bc>
 800625a:	9d02      	ldr	r5, [sp, #8]
 800625c:	2b00      	cmp	r3, #0
 800625e:	d05a      	beq.n	8006316 <_printf_i+0x1ce>
 8006260:	0025      	movs	r5, r4
 8006262:	7833      	ldrb	r3, [r6, #0]
 8006264:	3542      	adds	r5, #66	; 0x42
 8006266:	702b      	strb	r3, [r5, #0]
 8006268:	e055      	b.n	8006316 <_printf_i+0x1ce>
 800626a:	0655      	lsls	r5, r2, #25
 800626c:	d5db      	bpl.n	8006226 <_printf_i+0xde>
 800626e:	b280      	uxth	r0, r0
 8006270:	e7d9      	b.n	8006226 <_printf_i+0xde>
 8006272:	681a      	ldr	r2, [r3, #0]
 8006274:	680d      	ldr	r5, [r1, #0]
 8006276:	1d10      	adds	r0, r2, #4
 8006278:	6949      	ldr	r1, [r1, #20]
 800627a:	6018      	str	r0, [r3, #0]
 800627c:	6813      	ldr	r3, [r2, #0]
 800627e:	062e      	lsls	r6, r5, #24
 8006280:	d501      	bpl.n	8006286 <_printf_i+0x13e>
 8006282:	6019      	str	r1, [r3, #0]
 8006284:	e002      	b.n	800628c <_printf_i+0x144>
 8006286:	066d      	lsls	r5, r5, #25
 8006288:	d5fb      	bpl.n	8006282 <_printf_i+0x13a>
 800628a:	8019      	strh	r1, [r3, #0]
 800628c:	2300      	movs	r3, #0
 800628e:	9d02      	ldr	r5, [sp, #8]
 8006290:	6123      	str	r3, [r4, #16]
 8006292:	e04f      	b.n	8006334 <_printf_i+0x1ec>
 8006294:	681a      	ldr	r2, [r3, #0]
 8006296:	1d11      	adds	r1, r2, #4
 8006298:	6019      	str	r1, [r3, #0]
 800629a:	6815      	ldr	r5, [r2, #0]
 800629c:	2100      	movs	r1, #0
 800629e:	6862      	ldr	r2, [r4, #4]
 80062a0:	0028      	movs	r0, r5
 80062a2:	f7ff fc15 	bl	8005ad0 <memchr>
 80062a6:	2800      	cmp	r0, #0
 80062a8:	d001      	beq.n	80062ae <_printf_i+0x166>
 80062aa:	1b40      	subs	r0, r0, r5
 80062ac:	6060      	str	r0, [r4, #4]
 80062ae:	6863      	ldr	r3, [r4, #4]
 80062b0:	6123      	str	r3, [r4, #16]
 80062b2:	2300      	movs	r3, #0
 80062b4:	9a02      	ldr	r2, [sp, #8]
 80062b6:	7013      	strb	r3, [r2, #0]
 80062b8:	e03c      	b.n	8006334 <_printf_i+0x1ec>
 80062ba:	6923      	ldr	r3, [r4, #16]
 80062bc:	002a      	movs	r2, r5
 80062be:	9904      	ldr	r1, [sp, #16]
 80062c0:	9803      	ldr	r0, [sp, #12]
 80062c2:	9d05      	ldr	r5, [sp, #20]
 80062c4:	47a8      	blx	r5
 80062c6:	1c43      	adds	r3, r0, #1
 80062c8:	d03e      	beq.n	8006348 <_printf_i+0x200>
 80062ca:	6823      	ldr	r3, [r4, #0]
 80062cc:	079b      	lsls	r3, r3, #30
 80062ce:	d415      	bmi.n	80062fc <_printf_i+0x1b4>
 80062d0:	9b07      	ldr	r3, [sp, #28]
 80062d2:	68e0      	ldr	r0, [r4, #12]
 80062d4:	4298      	cmp	r0, r3
 80062d6:	da39      	bge.n	800634c <_printf_i+0x204>
 80062d8:	0018      	movs	r0, r3
 80062da:	e037      	b.n	800634c <_printf_i+0x204>
 80062dc:	0022      	movs	r2, r4
 80062de:	2301      	movs	r3, #1
 80062e0:	3219      	adds	r2, #25
 80062e2:	9904      	ldr	r1, [sp, #16]
 80062e4:	9803      	ldr	r0, [sp, #12]
 80062e6:	9e05      	ldr	r6, [sp, #20]
 80062e8:	47b0      	blx	r6
 80062ea:	1c43      	adds	r3, r0, #1
 80062ec:	d02c      	beq.n	8006348 <_printf_i+0x200>
 80062ee:	3501      	adds	r5, #1
 80062f0:	68e3      	ldr	r3, [r4, #12]
 80062f2:	9a07      	ldr	r2, [sp, #28]
 80062f4:	1a9b      	subs	r3, r3, r2
 80062f6:	42ab      	cmp	r3, r5
 80062f8:	dcf0      	bgt.n	80062dc <_printf_i+0x194>
 80062fa:	e7e9      	b.n	80062d0 <_printf_i+0x188>
 80062fc:	2500      	movs	r5, #0
 80062fe:	e7f7      	b.n	80062f0 <_printf_i+0x1a8>
 8006300:	2800      	cmp	r0, #0
 8006302:	d0ad      	beq.n	8006260 <_printf_i+0x118>
 8006304:	9d02      	ldr	r5, [sp, #8]
 8006306:	0039      	movs	r1, r7
 8006308:	f7f9 ff8c 	bl	8000224 <__aeabi_uidivmod>
 800630c:	5c73      	ldrb	r3, [r6, r1]
 800630e:	3d01      	subs	r5, #1
 8006310:	702b      	strb	r3, [r5, #0]
 8006312:	2800      	cmp	r0, #0
 8006314:	d1f7      	bne.n	8006306 <_printf_i+0x1be>
 8006316:	2f08      	cmp	r7, #8
 8006318:	d109      	bne.n	800632e <_printf_i+0x1e6>
 800631a:	6823      	ldr	r3, [r4, #0]
 800631c:	07db      	lsls	r3, r3, #31
 800631e:	d506      	bpl.n	800632e <_printf_i+0x1e6>
 8006320:	6863      	ldr	r3, [r4, #4]
 8006322:	6922      	ldr	r2, [r4, #16]
 8006324:	4293      	cmp	r3, r2
 8006326:	dc02      	bgt.n	800632e <_printf_i+0x1e6>
 8006328:	2330      	movs	r3, #48	; 0x30
 800632a:	3d01      	subs	r5, #1
 800632c:	702b      	strb	r3, [r5, #0]
 800632e:	9b02      	ldr	r3, [sp, #8]
 8006330:	1b5b      	subs	r3, r3, r5
 8006332:	6123      	str	r3, [r4, #16]
 8006334:	9b05      	ldr	r3, [sp, #20]
 8006336:	aa07      	add	r2, sp, #28
 8006338:	9300      	str	r3, [sp, #0]
 800633a:	0021      	movs	r1, r4
 800633c:	9b04      	ldr	r3, [sp, #16]
 800633e:	9803      	ldr	r0, [sp, #12]
 8006340:	f7ff fe94 	bl	800606c <_printf_common>
 8006344:	1c43      	adds	r3, r0, #1
 8006346:	d1b8      	bne.n	80062ba <_printf_i+0x172>
 8006348:	2001      	movs	r0, #1
 800634a:	4240      	negs	r0, r0
 800634c:	b009      	add	sp, #36	; 0x24
 800634e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006350:	0800659f 	.word	0x0800659f
 8006354:	080065b0 	.word	0x080065b0

08006358 <_realloc_r>:
 8006358:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800635a:	0007      	movs	r7, r0
 800635c:	000d      	movs	r5, r1
 800635e:	0016      	movs	r6, r2
 8006360:	2900      	cmp	r1, #0
 8006362:	d105      	bne.n	8006370 <_realloc_r+0x18>
 8006364:	0011      	movs	r1, r2
 8006366:	f7ff fc2d 	bl	8005bc4 <_malloc_r>
 800636a:	0004      	movs	r4, r0
 800636c:	0020      	movs	r0, r4
 800636e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006370:	2a00      	cmp	r2, #0
 8006372:	d103      	bne.n	800637c <_realloc_r+0x24>
 8006374:	f7ff fbdc 	bl	8005b30 <_free_r>
 8006378:	0034      	movs	r4, r6
 800637a:	e7f7      	b.n	800636c <_realloc_r+0x14>
 800637c:	f000 f812 	bl	80063a4 <_malloc_usable_size_r>
 8006380:	002c      	movs	r4, r5
 8006382:	42b0      	cmp	r0, r6
 8006384:	d2f2      	bcs.n	800636c <_realloc_r+0x14>
 8006386:	0031      	movs	r1, r6
 8006388:	0038      	movs	r0, r7
 800638a:	f7ff fc1b 	bl	8005bc4 <_malloc_r>
 800638e:	1e04      	subs	r4, r0, #0
 8006390:	d0ec      	beq.n	800636c <_realloc_r+0x14>
 8006392:	0029      	movs	r1, r5
 8006394:	0032      	movs	r2, r6
 8006396:	f7ff fba6 	bl	8005ae6 <memcpy>
 800639a:	0029      	movs	r1, r5
 800639c:	0038      	movs	r0, r7
 800639e:	f7ff fbc7 	bl	8005b30 <_free_r>
 80063a2:	e7e3      	b.n	800636c <_realloc_r+0x14>

080063a4 <_malloc_usable_size_r>:
 80063a4:	1f0b      	subs	r3, r1, #4
 80063a6:	681b      	ldr	r3, [r3, #0]
 80063a8:	1f18      	subs	r0, r3, #4
 80063aa:	2b00      	cmp	r3, #0
 80063ac:	da01      	bge.n	80063b2 <_malloc_usable_size_r+0xe>
 80063ae:	580b      	ldr	r3, [r1, r0]
 80063b0:	18c0      	adds	r0, r0, r3
 80063b2:	4770      	bx	lr

080063b4 <_init>:
 80063b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80063b6:	46c0      	nop			; (mov r8, r8)
 80063b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80063ba:	bc08      	pop	{r3}
 80063bc:	469e      	mov	lr, r3
 80063be:	4770      	bx	lr

080063c0 <_fini>:
 80063c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80063c2:	46c0      	nop			; (mov r8, r8)
 80063c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80063c6:	bc08      	pop	{r3}
 80063c8:	469e      	mov	lr, r3
 80063ca:	4770      	bx	lr
