

================================================================
== Vitis HLS Report for 'Mem_Patch_Gen'
================================================================
* Date:           Thu Oct 13 07:49:00 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        v4
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7cg-fbvb900-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.000 ns|     2.00 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+--------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval   | Pipeline|
    |   min   |   max   |    min    |    max   | min |   max  |   Type  |
    +---------+---------+-----------+----------+-----+--------+---------+
    |        4|   206212|  20.000 ns|  1.031 ms|    4|  206212|       no|
    +---------+---------+-----------+----------+-----+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_192_1_VITIS_LOOP_195_2  |        0|   206208|  8 ~ 4296|          -|          -|  0 ~ 48|        no|
        | + VITIS_LOOP_207_3                  |        2|      574|    2 ~ 41|          -|          -|  1 ~ 14|        no|
        | + VITIS_LOOP_217_5                  |        2|      574|    2 ~ 41|          -|          -|  1 ~ 14|        no|
        +-------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 28
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 18 8 
8 --> 9 17 18 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 8 
18 --> 19 27 28 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 18 
28 --> 5 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.86>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%pny = alloca i32 1"   --->   Operation 29 'alloca' 'pny' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%indvar_flatten27 = alloca i32 1"   --->   Operation 30 'alloca' 'indvar_flatten27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%rd_ptr1 = alloca i32 1"   --->   Operation 31 'alloca' 'rd_ptr1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%rd_ptr2 = alloca i32 1"   --->   Operation 32 'alloca' 'rd_ptr2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%layer1_reg_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %layer1_reg"   --->   Operation 33 'read' 'layer1_reg_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (1.50ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %layer1_reg_c31, i32 %layer1_reg_read"   --->   Operation 34 'write' 'write_ln0' <Predicate = true> <Delay = 1.50> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%ctrl2_reg_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %ctrl2_reg"   --->   Operation 35 'read' 'ctrl2_reg_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (1.50ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %ctrl2_reg_c26, i32 %ctrl2_reg_read"   --->   Operation 36 'write' 'write_ln0' <Predicate = true> <Delay = 1.50> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%ctrl1_reg_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %ctrl1_reg"   --->   Operation 37 'read' 'ctrl1_reg_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (1.50ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %ctrl1_reg_c21, i32 %ctrl1_reg_read"   --->   Operation 38 'write' 'write_ln0' <Predicate = true> <Delay = 1.50> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%burst_buffer1 = alloca i64 1"   --->   Operation 39 'alloca' 'burst_buffer1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%burst_buffer2 = alloca i64 1"   --->   Operation 40 'alloca' 'burst_buffer2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%empty = trunc i32 %layer1_reg_read"   --->   Operation 41 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%empty_177 = trunc i32 %ctrl2_reg_read"   --->   Operation 42 'trunc' 'empty_177' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%p_cast6 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %ctrl1_reg_read, i32 24, i32 31"   --->   Operation 43 'partselect' 'p_cast6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%p_cast3_cast = zext i8 %p_cast6"   --->   Operation 44 'zext' 'p_cast3_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (2.17ns)   --->   "%bound = mul i16 %p_cast3_cast, i16 %p_cast3_cast"   --->   Operation 45 'mul' 'bound' <Predicate = true> <Delay = 2.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%cast2 = zext i8 %empty_177"   --->   Operation 46 'zext' 'cast2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%cast3 = zext i16 %bound"   --->   Operation 47 'zext' 'cast3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [4/4] (0.69ns) (root node of the DSP)   --->   "%bound4 = mul i24 %cast2, i24 %cast3"   --->   Operation 48 'mul' 'bound4' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%cast22 = zext i16 %empty"   --->   Operation 49 'zext' 'cast22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [4/4] (0.69ns) (root node of the DSP)   --->   "%bound24 = mul i24 %cast22, i24 %cast2"   --->   Operation 50 'mul' 'bound24' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 51 [1/1] (0.48ns)   --->   "%store_ln192 = store i32 0, i32 %rd_ptr2" [src/main.cpp:192]   --->   Operation 51 'store' 'store_ln192' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 52 [1/1] (0.48ns)   --->   "%store_ln192 = store i32 0, i32 %rd_ptr1" [src/main.cpp:192]   --->   Operation 52 'store' 'store_ln192' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 53 [1/1] (0.48ns)   --->   "%store_ln192 = store i24 0, i24 %indvar_flatten27" [src/main.cpp:192]   --->   Operation 53 'store' 'store_ln192' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 54 [1/1] (0.48ns)   --->   "%store_ln192 = store i8 0, i8 %pny" [src/main.cpp:192]   --->   Operation 54 'store' 'store_ln192' <Predicate = true> <Delay = 0.48>

State 2 <SV = 1> <Delay = 0.69>
ST_2 : Operation 55 [3/4] (0.69ns) (root node of the DSP)   --->   "%bound4 = mul i24 %cast2, i24 %cast3"   --->   Operation 55 'mul' 'bound4' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 56 [3/4] (0.69ns) (root node of the DSP)   --->   "%bound24 = mul i24 %cast22, i24 %cast2"   --->   Operation 56 'mul' 'bound24' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 0.69>
ST_3 : Operation 57 [2/4] (0.69ns) (root node of the DSP)   --->   "%bound4 = mul i24 %cast2, i24 %cast3"   --->   Operation 57 'mul' 'bound4' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 58 [2/4] (0.69ns) (root node of the DSP)   --->   "%bound24 = mul i24 %cast22, i24 %cast2"   --->   Operation 58 'mul' 'bound24' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 2.44>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %layer1_reg_c31, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 59 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%in2_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %in2"   --->   Operation 60 'read' 'in2_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%in1_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %in1"   --->   Operation 61 'read' 'in1_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ctrl2_reg_c26, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 62 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ctrl1_reg_c21, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 63 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %c_ifmap_patch_st, void @empty_17, i32 0, i32 0, void @empty_27, i32 0, i32 0, void @empty_27, void @empty_27, void @empty_27, i32 0, i32 0, i32 0, i32 0, void @empty_27, void @empty_27"   --->   Operation 64 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %gmem, void @empty_30, i32 0, i32 0, void @empty_27, i32 0, i32 1024, void @empty_36, void @empty_26, void @empty_27, i32 16, i32 16, i32 16, i32 16, void @empty_27, void @empty_27"   --->   Operation 65 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%ctrl2_reg_load_cast_cast = zext i8 %empty_177"   --->   Operation 66 'zext' 'ctrl2_reg_load_cast_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.90ns)   --->   "%sub_i_i = add i9 %ctrl2_reg_load_cast_cast, i9 511"   --->   Operation 67 'add' 'sub_i_i' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%p_cast20_cast = zext i8 %p_cast6"   --->   Operation 68 'zext' 'p_cast20_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%layer2_reg_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %layer2_reg"   --->   Operation 69 'read' 'layer2_reg_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%p_cast = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %layer2_reg_read, i32 16, i32 31"   --->   Operation 70 'partselect' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%p_cast_cast = zext i16 %p_cast"   --->   Operation 71 'zext' 'p_cast_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.86ns)   --->   "%cmp_i_i121205 = icmp_ne  i16 %p_cast, i16 0"   --->   Operation 72 'icmp' 'cmp_i_i121205' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 73 [1/1] (1.01ns)   --->   "%add_ln207 = add i17 %p_cast_cast, i17 131071" [src/main.cpp:207]   --->   Operation 73 'add' 'add_ln207' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i14 @_ssdm_op_PartSelect.i14.i17.i32.i32, i17 %add_ln207, i32 3, i32 16" [src/main.cpp:207]   --->   Operation 74 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%sext_ln210_2 = sext i14 %trunc_ln" [src/main.cpp:210]   --->   Operation 75 'sext' 'sext_ln210_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln210 = zext i29 %sext_ln210_2" [src/main.cpp:210]   --->   Operation 76 'zext' 'zext_ln210' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (1.16ns)   --->   "%add_ln210 = add i30 %zext_ln210, i30 1" [src/main.cpp:210]   --->   Operation 77 'add' 'add_ln210' <Predicate = true> <Delay = 1.16> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln207 = zext i30 %add_ln210" [src/main.cpp:207]   --->   Operation 78 'zext' 'zext_ln207' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%sext_ln207 = sext i14 %trunc_ln" [src/main.cpp:207]   --->   Operation 79 'sext' 'sext_ln207' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln207_1 = zext i61 %sext_ln207" [src/main.cpp:207]   --->   Operation 80 'zext' 'zext_ln207_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%sext_ln207_1 = sext i14 %trunc_ln" [src/main.cpp:207]   --->   Operation 81 'sext' 'sext_ln207_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (1.42ns)   --->   "%add_ln207_1 = add i62 %zext_ln207_1, i62 1" [src/main.cpp:207]   --->   Operation 82 'add' 'add_ln207_1' <Predicate = true> <Delay = 1.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (0.98ns)   --->   "%add_ln210_2 = add i15 %sext_ln207_1, i15 1" [src/main.cpp:210]   --->   Operation 83 'add' 'add_ln210_2' <Predicate = true> <Delay = 0.98> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%sext_ln192 = sext i15 %add_ln210_2" [src/main.cpp:192]   --->   Operation 84 'sext' 'sext_ln192' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 85 [1/4] (0.00ns) (root node of the DSP)   --->   "%bound4 = mul i24 %cast2, i24 %cast3"   --->   Operation 85 'mul' 'bound4' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 86 [1/4] (0.00ns) (root node of the DSP)   --->   "%bound24 = mul i24 %cast22, i24 %cast2"   --->   Operation 86 'mul' 'bound24' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 87 [1/1] (0.85ns)   --->   "%icmp_ln1057 = icmp_eq  i8 %p_cast6, i8 0"   --->   Operation 87 'icmp' 'icmp_ln1057' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln192 = br void" [src/main.cpp:192]   --->   Operation 88 'br' 'br_ln192' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.15>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%indvar_flatten27_load = load i24 %indvar_flatten27"   --->   Operation 89 'load' 'indvar_flatten27_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (0.98ns)   --->   "%icmp_ln1057_12 = icmp_eq  i24 %indvar_flatten27_load, i24 %bound24"   --->   Operation 90 'icmp' 'icmp_ln1057_12' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 91 [1/1] (1.10ns)   --->   "%add_ln1057 = add i24 %indvar_flatten27_load, i24 1"   --->   Operation 91 'add' 'add_ln1057' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln1057 = br i1 %icmp_ln1057_12, void %._crit_edge262.loopexit, void %._crit_edge275.loopexit"   --->   Operation 92 'br' 'br_ln1057' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%pny_load = load i8 %pny"   --->   Operation 93 'load' 'pny_load' <Predicate = (!icmp_ln1057_12)> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (0.85ns)   --->   "%icmp_ln1057_13 = icmp_eq  i8 %pny_load, i8 %empty_177"   --->   Operation 94 'icmp' 'icmp_ln1057_13' <Predicate = (!icmp_ln1057_12)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 95 [1/1] (0.44ns)   --->   "%select_ln188 = select i1 %icmp_ln1057_13, i8 0, i8 %pny_load" [src/main.cpp:188]   --->   Operation 95 'select' 'select_ln188' <Predicate = (!icmp_ln1057_12)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln1057 = zext i8 %select_ln188"   --->   Operation 96 'zext' 'zext_ln1057' <Predicate = (!icmp_ln1057_12)> <Delay = 0.00>
ST_5 : Operation 97 [1/1] (0.85ns)   --->   "%icmp_ln1057_14 = icmp_slt  i9 %zext_ln1057, i9 %sub_i_i"   --->   Operation 97 'icmp' 'icmp_ln1057_14' <Predicate = (!icmp_ln1057_12)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%ret_ln254 = ret" [src/main.cpp:254]   --->   Operation 98 'ret' 'ret_ln254' <Predicate = (icmp_ln1057_12)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 2.17>
ST_6 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln188 = zext i8 %select_ln188" [src/main.cpp:188]   --->   Operation 99 'zext' 'zext_ln188' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 100 [1/1] (2.17ns)   --->   "%mul_ln205 = mul i16 %zext_ln188, i16 %p_cast3_cast" [src/main.cpp:205]   --->   Operation 100 'mul' 'mul_ln205' <Predicate = true> <Delay = 2.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.32>
ST_7 : Operation 101 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_192_1_VITIS_LOOP_195_2_str"   --->   Operation 101 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 102 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 48, i64 8"   --->   Operation 102 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 103 [1/1] (0.00ns)   --->   "%specloopname_ln188 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [src/main.cpp:188]   --->   Operation 103 'specloopname' 'specloopname_ln188' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln205 = zext i16 %mul_ln205" [src/main.cpp:205]   --->   Operation 104 'zext' 'zext_ln205' <Predicate = (!icmp_ln1057_14)> <Delay = 0.00>
ST_7 : Operation 105 [1/1] (1.01ns)   --->   "%chunk_size = sub i17 %p_cast_cast, i17 %zext_ln205" [src/main.cpp:205]   --->   Operation 105 'sub' 'chunk_size' <Predicate = (!icmp_ln1057_14)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 106 [1/1] (0.42ns)   --->   "%chunk_size_1 = select i1 %icmp_ln1057_14, i17 %p_cast20_cast, i17 %chunk_size"   --->   Operation 106 'select' 'chunk_size_1' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 107 [1/1] (0.88ns)   --->   "%icmp_ln207 = icmp_sgt  i17 %chunk_size_1, i17 0" [src/main.cpp:207]   --->   Operation 107 'icmp' 'icmp_ln207' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln207 = br i1 %icmp_ln207, void %._crit_edge227, void %.lr.ph212" [src/main.cpp:207]   --->   Operation 108 'br' 'br_ln207' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 109 [1/1] (0.00ns)   --->   "%trunc_ln207 = trunc i17 %chunk_size_1" [src/main.cpp:207]   --->   Operation 109 'trunc' 'trunc_ln207' <Predicate = (icmp_ln207)> <Delay = 0.00>
ST_7 : Operation 110 [1/1] (0.48ns)   --->   "%br_ln207 = br void" [src/main.cpp:207]   --->   Operation 110 'br' 'br_ln207' <Predicate = (icmp_ln207)> <Delay = 0.48>

State 8 <SV = 7> <Delay = 1.69>
ST_8 : Operation 111 [1/1] (0.00ns)   --->   "%lsy = phi i16 %add_ln207_3, void %._crit_edge, i16 0, void %.lr.ph212" [src/main.cpp:207]   --->   Operation 111 'phi' 'lsy' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 112 [1/1] (0.86ns)   --->   "%icmp_ln207_1 = icmp_eq  i16 %lsy, i16 %trunc_ln207" [src/main.cpp:207]   --->   Operation 112 'icmp' 'icmp_ln207_1' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 113 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 14, i64 7"   --->   Operation 113 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 114 [1/1] (1.01ns)   --->   "%add_ln207_3 = add i16 %lsy, i16 1" [src/main.cpp:207]   --->   Operation 114 'add' 'add_ln207_3' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 115 [1/1] (0.00ns)   --->   "%br_ln207 = br i1 %icmp_ln207_1, void %.split7, void %._crit_edge213.preheader" [src/main.cpp:207]   --->   Operation 115 'br' 'br_ln207' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 116 [1/1] (0.00ns)   --->   "%trunc_ln214 = trunc i16 %lsy" [src/main.cpp:214]   --->   Operation 116 'trunc' 'trunc_ln214' <Predicate = (!icmp_ln207_1)> <Delay = 0.00>
ST_8 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_13_cast = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %trunc_ln214, i5 0" [src/main.cpp:188]   --->   Operation 117 'bitconcatenate' 'tmp_13_cast' <Predicate = (!icmp_ln207_1)> <Delay = 0.00>
ST_8 : Operation 118 [1/1] (0.00ns)   --->   "%specloopname_ln188 = specloopname void @_ssdm_op_SpecLoopName, void @empty_31" [src/main.cpp:188]   --->   Operation 118 'specloopname' 'specloopname_ln188' <Predicate = (!icmp_ln207_1)> <Delay = 0.00>
ST_8 : Operation 119 [1/1] (0.00ns)   --->   "%br_ln210 = br i1 %cmp_i_i121205, void %._crit_edge, void %.lr.ph" [src/main.cpp:210]   --->   Operation 119 'br' 'br_ln210' <Predicate = (!icmp_ln207_1)> <Delay = 0.00>
ST_8 : Operation 120 [1/1] (0.00ns)   --->   "%rd_ptr1_load = load i32 %rd_ptr1" [src/main.cpp:207]   --->   Operation 120 'load' 'rd_ptr1_load' <Predicate = (!icmp_ln207_1 & cmp_i_i121205)> <Delay = 0.00>
ST_8 : Operation 121 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i32.i4, i32 %rd_ptr1_load, i4 0" [src/main.cpp:210]   --->   Operation 121 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln207_1 & cmp_i_i121205)> <Delay = 0.00>
ST_8 : Operation 122 [1/1] (0.00ns)   --->   "%sext_ln210 = sext i36 %shl_ln" [src/main.cpp:210]   --->   Operation 122 'sext' 'sext_ln210' <Predicate = (!icmp_ln207_1 & cmp_i_i121205)> <Delay = 0.00>
ST_8 : Operation 123 [1/1] (1.47ns)   --->   "%add_ln210_1 = add i64 %sext_ln210, i64 %in1_read" [src/main.cpp:210]   --->   Operation 123 'add' 'add_ln210_1' <Predicate = (!icmp_ln207_1 & cmp_i_i121205)> <Delay = 1.47> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 124 [1/1] (0.00ns)   --->   "%trunc_ln7 = partselect i60 @_ssdm_op_PartSelect.i60.i64.i32.i32, i64 %add_ln210_1, i32 4, i32 63" [src/main.cpp:210]   --->   Operation 124 'partselect' 'trunc_ln7' <Predicate = (!icmp_ln207_1 & cmp_i_i121205)> <Delay = 0.00>
ST_8 : Operation 125 [1/1] (1.20ns)   --->   "%add_ln207_2 = add i32 %rd_ptr1_load, i32 %zext_ln207" [src/main.cpp:207]   --->   Operation 125 'add' 'add_ln207_2' <Predicate = (!icmp_ln207_1 & cmp_i_i121205)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 126 [1/1] (0.48ns)   --->   "%store_ln207 = store i32 %add_ln207_2, i32 %rd_ptr1" [src/main.cpp:207]   --->   Operation 126 'store' 'store_ln207' <Predicate = (!icmp_ln207_1 & cmp_i_i121205)> <Delay = 0.48>
ST_8 : Operation 127 [1/1] (0.48ns)   --->   "%br_ln217 = br void %._crit_edge213" [src/main.cpp:217]   --->   Operation 127 'br' 'br_ln217' <Predicate = (icmp_ln207_1)> <Delay = 0.48>

State 9 <SV = 8> <Delay = 3.00>
ST_9 : Operation 128 [1/1] (0.00ns)   --->   "%sext_ln210_1 = sext i60 %trunc_ln7" [src/main.cpp:210]   --->   Operation 128 'sext' 'sext_ln210_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 129 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i128 %gmem, i64 %sext_ln210_1" [src/main.cpp:210]   --->   Operation 129 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 130 [7/7] (3.00ns)   --->   "%empty_178 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %gmem_addr, i32 %sext_ln192" [src/main.cpp:210]   --->   Operation 130 'readreq' 'empty_178' <Predicate = true> <Delay = 3.00> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 3.00>
ST_10 : Operation 131 [6/7] (3.00ns)   --->   "%empty_178 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %gmem_addr, i32 %sext_ln192" [src/main.cpp:210]   --->   Operation 131 'readreq' 'empty_178' <Predicate = true> <Delay = 3.00> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 3.00>
ST_11 : Operation 132 [5/7] (3.00ns)   --->   "%empty_178 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %gmem_addr, i32 %sext_ln192" [src/main.cpp:210]   --->   Operation 132 'readreq' 'empty_178' <Predicate = true> <Delay = 3.00> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 3.00>
ST_12 : Operation 133 [4/7] (3.00ns)   --->   "%empty_178 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %gmem_addr, i32 %sext_ln192" [src/main.cpp:210]   --->   Operation 133 'readreq' 'empty_178' <Predicate = true> <Delay = 3.00> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 3.00>
ST_13 : Operation 134 [3/7] (3.00ns)   --->   "%empty_178 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %gmem_addr, i32 %sext_ln192" [src/main.cpp:210]   --->   Operation 134 'readreq' 'empty_178' <Predicate = true> <Delay = 3.00> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 3.00>
ST_14 : Operation 135 [2/7] (3.00ns)   --->   "%empty_178 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %gmem_addr, i32 %sext_ln192" [src/main.cpp:210]   --->   Operation 135 'readreq' 'empty_178' <Predicate = true> <Delay = 3.00> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 3.00>
ST_15 : Operation 136 [1/7] (3.00ns)   --->   "%empty_178 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %gmem_addr, i32 %sext_ln192" [src/main.cpp:210]   --->   Operation 136 'readreq' 'empty_178' <Predicate = true> <Delay = 3.00> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 0.00>
ST_16 : Operation 137 [2/2] (0.00ns)   --->   "%call_ln210 = call void @Mem_Patch_Gen_Pipeline_VITIS_LOOP_210_4, i128 %gmem, i60 %trunc_ln7, i62 %add_ln207_1, i11 %tmp_13_cast, i128 %burst_buffer1" [src/main.cpp:210]   --->   Operation 137 'call' 'call_ln210' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 0.00>
ST_17 : Operation 138 [1/2] (0.00ns)   --->   "%call_ln210 = call void @Mem_Patch_Gen_Pipeline_VITIS_LOOP_210_4, i128 %gmem, i60 %trunc_ln7, i62 %add_ln207_1, i11 %tmp_13_cast, i128 %burst_buffer1" [src/main.cpp:210]   --->   Operation 138 'call' 'call_ln210' <Predicate = (cmp_i_i121205)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 139 [1/1] (0.00ns)   --->   "%br_ln207 = br void %._crit_edge" [src/main.cpp:207]   --->   Operation 139 'br' 'br_ln207' <Predicate = (cmp_i_i121205)> <Delay = 0.00>
ST_17 : Operation 140 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 140 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 18 <SV = 8> <Delay = 1.69>
ST_18 : Operation 141 [1/1] (0.00ns)   --->   "%lsy_1 = phi i16 %add_ln217_1, void %._crit_edge220, i16 0, void %._crit_edge213.preheader" [src/main.cpp:217]   --->   Operation 141 'phi' 'lsy_1' <Predicate = (icmp_ln207)> <Delay = 0.00>
ST_18 : Operation 142 [1/1] (0.86ns)   --->   "%icmp_ln217 = icmp_eq  i16 %lsy_1, i16 %trunc_ln207" [src/main.cpp:217]   --->   Operation 142 'icmp' 'icmp_ln217' <Predicate = (icmp_ln207)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 143 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 14, i64 7"   --->   Operation 143 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (icmp_ln207)> <Delay = 0.00>
ST_18 : Operation 144 [1/1] (1.01ns)   --->   "%add_ln217_1 = add i16 %lsy_1, i16 1" [src/main.cpp:217]   --->   Operation 144 'add' 'add_ln217_1' <Predicate = (icmp_ln207)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 145 [1/1] (0.00ns)   --->   "%br_ln217 = br i1 %icmp_ln217, void %.split11, void %._crit_edge227.loopexit" [src/main.cpp:217]   --->   Operation 145 'br' 'br_ln217' <Predicate = (icmp_ln207)> <Delay = 0.00>
ST_18 : Operation 146 [1/1] (0.00ns)   --->   "%trunc_ln224 = trunc i16 %lsy_1" [src/main.cpp:224]   --->   Operation 146 'trunc' 'trunc_ln224' <Predicate = (icmp_ln207 & !icmp_ln217)> <Delay = 0.00>
ST_18 : Operation 147 [1/1] (0.00ns)   --->   "%tmp_14_cast = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %trunc_ln224, i5 0" [src/main.cpp:188]   --->   Operation 147 'bitconcatenate' 'tmp_14_cast' <Predicate = (icmp_ln207 & !icmp_ln217)> <Delay = 0.00>
ST_18 : Operation 148 [1/1] (0.00ns)   --->   "%specloopname_ln188 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [src/main.cpp:188]   --->   Operation 148 'specloopname' 'specloopname_ln188' <Predicate = (icmp_ln207 & !icmp_ln217)> <Delay = 0.00>
ST_18 : Operation 149 [1/1] (0.00ns)   --->   "%br_ln220 = br i1 %cmp_i_i121205, void %._crit_edge220, void %.lr.ph219" [src/main.cpp:220]   --->   Operation 149 'br' 'br_ln220' <Predicate = (icmp_ln207 & !icmp_ln217)> <Delay = 0.00>
ST_18 : Operation 150 [1/1] (0.00ns)   --->   "%rd_ptr2_load = load i32 %rd_ptr2" [src/main.cpp:217]   --->   Operation 150 'load' 'rd_ptr2_load' <Predicate = (icmp_ln207 & cmp_i_i121205 & !icmp_ln217)> <Delay = 0.00>
ST_18 : Operation 151 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i32.i4, i32 %rd_ptr2_load, i4 0" [src/main.cpp:220]   --->   Operation 151 'bitconcatenate' 'shl_ln1' <Predicate = (icmp_ln207 & cmp_i_i121205 & !icmp_ln217)> <Delay = 0.00>
ST_18 : Operation 152 [1/1] (0.00ns)   --->   "%sext_ln220 = sext i36 %shl_ln1" [src/main.cpp:220]   --->   Operation 152 'sext' 'sext_ln220' <Predicate = (icmp_ln207 & cmp_i_i121205 & !icmp_ln217)> <Delay = 0.00>
ST_18 : Operation 153 [1/1] (1.47ns)   --->   "%add_ln220 = add i64 %sext_ln220, i64 %in2_read" [src/main.cpp:220]   --->   Operation 153 'add' 'add_ln220' <Predicate = (icmp_ln207 & cmp_i_i121205 & !icmp_ln217)> <Delay = 1.47> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 154 [1/1] (0.00ns)   --->   "%trunc_ln8 = partselect i60 @_ssdm_op_PartSelect.i60.i64.i32.i32, i64 %add_ln220, i32 4, i32 63" [src/main.cpp:220]   --->   Operation 154 'partselect' 'trunc_ln8' <Predicate = (icmp_ln207 & cmp_i_i121205 & !icmp_ln217)> <Delay = 0.00>
ST_18 : Operation 155 [1/1] (1.20ns)   --->   "%add_ln217 = add i32 %rd_ptr2_load, i32 %zext_ln207" [src/main.cpp:217]   --->   Operation 155 'add' 'add_ln217' <Predicate = (icmp_ln207 & cmp_i_i121205 & !icmp_ln217)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 156 [1/1] (0.48ns)   --->   "%store_ln217 = store i32 %add_ln217, i32 %rd_ptr2" [src/main.cpp:217]   --->   Operation 156 'store' 'store_ln217' <Predicate = (icmp_ln207 & cmp_i_i121205 & !icmp_ln217)> <Delay = 0.48>
ST_18 : Operation 157 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge227"   --->   Operation 157 'br' 'br_ln0' <Predicate = (icmp_ln207 & icmp_ln217)> <Delay = 0.00>
ST_18 : Operation 158 [1/1] (0.86ns)   --->   "%ult = icmp_ult  i16 %mul_ln205, i16 %p_cast" [src/main.cpp:205]   --->   Operation 158 'icmp' 'ult' <Predicate = (icmp_ln217) | (!icmp_ln207)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 159 [1/1] (0.33ns)   --->   "%rev77 = xor i1 %ult, i1 1" [src/main.cpp:205]   --->   Operation 159 'xor' 'rev77' <Predicate = (icmp_ln217) | (!icmp_ln207)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 160 [1/1] (0.00ns)   --->   "%empty_180 = wait i32 @_ssdm_op_Wait"   --->   Operation 160 'wait' 'empty_180' <Predicate = (icmp_ln217) | (!icmp_ln207)> <Delay = 0.00>
ST_18 : Operation 161 [2/2] (0.00ns)   --->   "%call_ln205 = call void @Mem_Patch_Gen_Pipeline_VITIS_LOOP_228_7_VITIS_LOOP_231_8_VITIS_LOOP_234_9, i16 %mul_ln205, i16 %p_cast, i24 %bound4, i16 %bound, i8 %p_cast6, i1 %rev77, i8 %p_cast6, i1 %icmp_ln1057, i128 %burst_buffer1, i128 %burst_buffer2, i32 %c_ifmap_patch_st" [src/main.cpp:205]   --->   Operation 161 'call' 'call_ln205' <Predicate = (icmp_ln217) | (!icmp_ln207)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 162 [1/1] (0.90ns)   --->   "%pny_6 = add i8 %select_ln188, i8 1" [src/main.cpp:195]   --->   Operation 162 'add' 'pny_6' <Predicate = (icmp_ln217) | (!icmp_ln207)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 163 [1/1] (0.48ns)   --->   "%store_ln1057 = store i24 %add_ln1057, i24 %indvar_flatten27"   --->   Operation 163 'store' 'store_ln1057' <Predicate = (icmp_ln217) | (!icmp_ln207)> <Delay = 0.48>
ST_18 : Operation 164 [1/1] (0.48ns)   --->   "%store_ln195 = store i8 %pny_6, i8 %pny" [src/main.cpp:195]   --->   Operation 164 'store' 'store_ln195' <Predicate = (icmp_ln217) | (!icmp_ln207)> <Delay = 0.48>

State 19 <SV = 9> <Delay = 3.00>
ST_19 : Operation 165 [1/1] (0.00ns)   --->   "%sext_ln220_1 = sext i60 %trunc_ln8" [src/main.cpp:220]   --->   Operation 165 'sext' 'sext_ln220_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 166 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i128 %gmem, i64 %sext_ln220_1" [src/main.cpp:220]   --->   Operation 166 'getelementptr' 'gmem_addr_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 167 [7/7] (3.00ns)   --->   "%empty_179 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %gmem_addr_1, i32 %sext_ln192" [src/main.cpp:220]   --->   Operation 167 'readreq' 'empty_179' <Predicate = true> <Delay = 3.00> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 10> <Delay = 3.00>
ST_20 : Operation 168 [6/7] (3.00ns)   --->   "%empty_179 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %gmem_addr_1, i32 %sext_ln192" [src/main.cpp:220]   --->   Operation 168 'readreq' 'empty_179' <Predicate = true> <Delay = 3.00> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 11> <Delay = 3.00>
ST_21 : Operation 169 [5/7] (3.00ns)   --->   "%empty_179 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %gmem_addr_1, i32 %sext_ln192" [src/main.cpp:220]   --->   Operation 169 'readreq' 'empty_179' <Predicate = true> <Delay = 3.00> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 12> <Delay = 3.00>
ST_22 : Operation 170 [4/7] (3.00ns)   --->   "%empty_179 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %gmem_addr_1, i32 %sext_ln192" [src/main.cpp:220]   --->   Operation 170 'readreq' 'empty_179' <Predicate = true> <Delay = 3.00> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 13> <Delay = 3.00>
ST_23 : Operation 171 [3/7] (3.00ns)   --->   "%empty_179 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %gmem_addr_1, i32 %sext_ln192" [src/main.cpp:220]   --->   Operation 171 'readreq' 'empty_179' <Predicate = true> <Delay = 3.00> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 14> <Delay = 3.00>
ST_24 : Operation 172 [2/7] (3.00ns)   --->   "%empty_179 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %gmem_addr_1, i32 %sext_ln192" [src/main.cpp:220]   --->   Operation 172 'readreq' 'empty_179' <Predicate = true> <Delay = 3.00> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 15> <Delay = 3.00>
ST_25 : Operation 173 [1/7] (3.00ns)   --->   "%empty_179 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %gmem_addr_1, i32 %sext_ln192" [src/main.cpp:220]   --->   Operation 173 'readreq' 'empty_179' <Predicate = true> <Delay = 3.00> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 16> <Delay = 0.00>
ST_26 : Operation 174 [2/2] (0.00ns)   --->   "%call_ln220 = call void @Mem_Patch_Gen_Pipeline_VITIS_LOOP_220_6, i128 %gmem, i60 %trunc_ln8, i62 %add_ln207_1, i11 %tmp_14_cast, i128 %burst_buffer2" [src/main.cpp:220]   --->   Operation 174 'call' 'call_ln220' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 17> <Delay = 0.00>
ST_27 : Operation 175 [1/2] (0.00ns)   --->   "%call_ln220 = call void @Mem_Patch_Gen_Pipeline_VITIS_LOOP_220_6, i128 %gmem, i60 %trunc_ln8, i62 %add_ln207_1, i11 %tmp_14_cast, i128 %burst_buffer2" [src/main.cpp:220]   --->   Operation 175 'call' 'call_ln220' <Predicate = (cmp_i_i121205)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_27 : Operation 176 [1/1] (0.00ns)   --->   "%br_ln217 = br void %._crit_edge220" [src/main.cpp:217]   --->   Operation 176 'br' 'br_ln217' <Predicate = (cmp_i_i121205)> <Delay = 0.00>
ST_27 : Operation 177 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge213"   --->   Operation 177 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 28 <SV = 9> <Delay = 0.00>
ST_28 : Operation 178 [1/2] (0.00ns)   --->   "%call_ln205 = call void @Mem_Patch_Gen_Pipeline_VITIS_LOOP_228_7_VITIS_LOOP_231_8_VITIS_LOOP_234_9, i16 %mul_ln205, i16 %p_cast, i24 %bound4, i16 %bound, i8 %p_cast6, i1 %rev77, i8 %p_cast6, i1 %icmp_ln1057, i128 %burst_buffer1, i128 %burst_buffer2, i32 %c_ifmap_patch_st" [src/main.cpp:205]   --->   Operation 178 'call' 'call_ln205' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_28 : Operation 179 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 179 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 2ns.

 <State 1>: 2.87ns
The critical path consists of the following:
	wire read operation ('ctrl1_reg_read') on port 'ctrl1_reg' [25]  (0 ns)
	'mul' operation ('bound') [54]  (2.17 ns)
	'mul' operation of DSP[57] ('bound4') [57]  (0.698 ns)

 <State 2>: 0.698ns
The critical path consists of the following:
	'mul' operation of DSP[57] ('bound4') [57]  (0.698 ns)

 <State 3>: 0.698ns
The critical path consists of the following:
	'mul' operation of DSP[57] ('bound4') [57]  (0.698 ns)

 <State 4>: 2.45ns
The critical path consists of the following:
	wire read operation ('layer2_reg_read') on port 'layer2_reg' [38]  (0 ns)
	'add' operation ('add_ln207', src/main.cpp:207) [42]  (1.02 ns)
	'add' operation ('add_ln207_1', src/main.cpp:207) [51]  (1.43 ns)

 <State 5>: 2.16ns
The critical path consists of the following:
	'load' operation ('pny_load') on local variable 'i_op' [72]  (0 ns)
	'icmp' operation ('icmp_ln1057_13') [75]  (0.856 ns)
	'select' operation ('select_ln188', src/main.cpp:188) [76]  (0.445 ns)
	'icmp' operation ('icmp_ln1057_14') [80]  (0.857 ns)

 <State 6>: 2.17ns
The critical path consists of the following:
	'mul' operation ('mul_ln205', src/main.cpp:205) [81]  (2.17 ns)

 <State 7>: 2.32ns
The critical path consists of the following:
	'sub' operation ('chunk_size', src/main.cpp:205) [83]  (1.02 ns)
	'select' operation ('chunk_size') [84]  (0.425 ns)
	'icmp' operation ('icmp_ln207', src/main.cpp:207) [85]  (0.881 ns)

 <State 8>: 1.69ns
The critical path consists of the following:
	'load' operation ('rd_ptr1_load', src/main.cpp:207) on local variable 'rd_ptr1' [102]  (0 ns)
	'add' operation ('add_ln207_2', src/main.cpp:207) [111]  (1.2 ns)
	'store' operation ('store_ln207', src/main.cpp:207) of variable 'add_ln207_2', src/main.cpp:207 on local variable 'rd_ptr1' [112]  (0.489 ns)

 <State 9>: 3ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr', src/main.cpp:210) [108]  (0 ns)
	bus request operation ('empty_178', src/main.cpp:210) on port 'gmem' (src/main.cpp:210) [109]  (3 ns)

 <State 10>: 3ns
The critical path consists of the following:
	bus request operation ('empty_178', src/main.cpp:210) on port 'gmem' (src/main.cpp:210) [109]  (3 ns)

 <State 11>: 3ns
The critical path consists of the following:
	bus request operation ('empty_178', src/main.cpp:210) on port 'gmem' (src/main.cpp:210) [109]  (3 ns)

 <State 12>: 3ns
The critical path consists of the following:
	bus request operation ('empty_178', src/main.cpp:210) on port 'gmem' (src/main.cpp:210) [109]  (3 ns)

 <State 13>: 3ns
The critical path consists of the following:
	bus request operation ('empty_178', src/main.cpp:210) on port 'gmem' (src/main.cpp:210) [109]  (3 ns)

 <State 14>: 3ns
The critical path consists of the following:
	bus request operation ('empty_178', src/main.cpp:210) on port 'gmem' (src/main.cpp:210) [109]  (3 ns)

 <State 15>: 3ns
The critical path consists of the following:
	bus request operation ('empty_178', src/main.cpp:210) on port 'gmem' (src/main.cpp:210) [109]  (3 ns)

 <State 16>: 0ns
The critical path consists of the following:

 <State 17>: 0ns
The critical path consists of the following:

 <State 18>: 1.69ns
The critical path consists of the following:
	'load' operation ('rd_ptr2_load', src/main.cpp:217) on local variable 'rd_ptr2' [130]  (0 ns)
	'add' operation ('add_ln217', src/main.cpp:217) [139]  (1.2 ns)
	'store' operation ('store_ln217', src/main.cpp:217) of variable 'add_ln217', src/main.cpp:217 on local variable 'rd_ptr2' [140]  (0.489 ns)

 <State 19>: 3ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_1', src/main.cpp:220) [136]  (0 ns)
	bus request operation ('empty_179', src/main.cpp:220) on port 'gmem' (src/main.cpp:220) [137]  (3 ns)

 <State 20>: 3ns
The critical path consists of the following:
	bus request operation ('empty_179', src/main.cpp:220) on port 'gmem' (src/main.cpp:220) [137]  (3 ns)

 <State 21>: 3ns
The critical path consists of the following:
	bus request operation ('empty_179', src/main.cpp:220) on port 'gmem' (src/main.cpp:220) [137]  (3 ns)

 <State 22>: 3ns
The critical path consists of the following:
	bus request operation ('empty_179', src/main.cpp:220) on port 'gmem' (src/main.cpp:220) [137]  (3 ns)

 <State 23>: 3ns
The critical path consists of the following:
	bus request operation ('empty_179', src/main.cpp:220) on port 'gmem' (src/main.cpp:220) [137]  (3 ns)

 <State 24>: 3ns
The critical path consists of the following:
	bus request operation ('empty_179', src/main.cpp:220) on port 'gmem' (src/main.cpp:220) [137]  (3 ns)

 <State 25>: 3ns
The critical path consists of the following:
	bus request operation ('empty_179', src/main.cpp:220) on port 'gmem' (src/main.cpp:220) [137]  (3 ns)

 <State 26>: 0ns
The critical path consists of the following:

 <State 27>: 0ns
The critical path consists of the following:

 <State 28>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
