Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Jul  4 22:14:40 2024
| Host         : DESKTOP-6SKDS4P running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file pwm_platform_timing_summary_routed.rpt -pb pwm_platform_timing_summary_routed.pb -rpx pwm_platform_timing_summary_routed.rpx -warn_on_violation
| Design       : pwm_platform
| Device       : 7z020-clg400
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: sync_resolution_button_state_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.860      -21.550                     20                  232        0.061        0.000                      0                  232        1.146        0.000                       0                   128  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock         Waveform(ns)         Period(ns)      Frequency(MHz)
-----         ------------         ----------      --------------
sys_clk       {0.000 10.000}       20.000          50.000          
  CLKFBIN     {0.000 10.000}       20.000          50.000          
  clk_mmcm_1  {0.000 5.333}        10.667          93.750          
  clk_mmcm_2  {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk                                                                                                                                                         7.000        0.000                       0                     3  
  CLKFBIN                                                                                                                                                      18.751        0.000                       0                     2  
  clk_mmcm_1        8.450        0.000                      0                   12        0.170        0.000                      0                   12        4.833        0.000                       0                    22  
  clk_mmcm_2       -0.187       -0.187                      1                  203        0.149        0.000                      0                  203        1.146        0.000                       0                   101  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_mmcm_2    clk_mmcm_1         -1.928       -9.677                      7                    7        0.065        0.000                      0                    7  
clk_mmcm_1    clk_mmcm_2         -2.860      -11.873                     13                   13        0.061        0.000                      0                   13  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            1.592         20.000      18.408     BUFGCTRL_X0Y16   clk_gbuffer/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  MMCM_ADV/CLKIN1
Min Period        n/a     MMCME2_ADV/CLKIN2  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  MMCM_ADV/CLKIN2
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  MMCM_ADV/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN2  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  MMCM_ADV/CLKIN2
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  MMCM_ADV/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN2  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  MMCM_ADV/CLKIN2
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  MMCM_ADV/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN2  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  MMCM_ADV/CLKIN2
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  MMCM_ADV/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN2  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  MMCM_ADV/CLKIN2
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  MMCM_ADV/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN2  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  MMCM_ADV/CLKIN2



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN
  To Clock:  CLKFBIN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { MMCM_ADV/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  MMCM_ADV/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  MMCM_ADV/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  MMCM_ADV/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  MMCM_ADV/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_mmcm_1
  To Clock:  clk_mmcm_1

Setup :            0  Failing Endpoints,  Worst Slack        8.450ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.170ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.450ns  (required time - arrival time)
  Source:                 enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@5.333ns period=10.667ns})
  Destination:            enable_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@5.333ns period=10.667ns})
  Path Group:             clk_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.667ns  (clk_mmcm_1 rise@10.667ns - clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        2.078ns  (logic 0.484ns (23.288%)  route 1.594ns (76.712%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.431ns = ( 18.098 - 10.667 ) 
    Source Clock Delay      (SCD):    8.154ns
    Clock Pessimism Removal (CPR):    0.723ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.873     3.265    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.350 r  clk_gbuffer/O
                         net (fo=2, routed)           1.552     4.902    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.979 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           1.597     6.576    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     6.661 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=20, routed)          1.493     8.154    clk_mmcm_1_BUFG
    SLICE_X95Y78         FDRE                                         r  enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y78         FDRE (Prop_fdre_C_Q)         0.379     8.533 r  enable_reg/Q
                         net (fo=13, routed)          1.042     9.575    enable
    SLICE_X97Y80         LUT2 (Prop_lut2_I0_O)        0.105     9.680 r  enable_i_1/O
                         net (fo=1, routed)           0.553    10.233    enable_i_1_n_0
    SLICE_X95Y78         FDRE                                         r  enable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_1 rise edge)
                                                     10.667    10.667 r  
    N18                                               0.000    10.667 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.667    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    11.993 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.701    13.694    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.771 r  clk_gbuffer/O
                         net (fo=2, routed)           1.386    15.157    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    15.230 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           1.454    16.685    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    16.762 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=20, routed)          1.336    18.098    clk_mmcm_1_BUFG
    SLICE_X95Y78         FDRE                                         r  enable_reg/C
                         clock pessimism              0.723    18.821    
                         clock uncertainty           -0.100    18.721    
    SLICE_X95Y78         FDRE (Setup_fdre_C_D)       -0.039    18.682    enable_reg
  -------------------------------------------------------------------
                         required time                         18.682    
                         arrival time                         -10.233    
  -------------------------------------------------------------------
                         slack                                  8.450    

Slack (MET) :             9.292ns  (required time - arrival time)
  Source:                 sin_input_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@5.333ns period=10.667ns})
  Destination:            sin_input_7_reg[4]_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@5.333ns period=10.667ns})
  Path Group:             clk_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.667ns  (clk_mmcm_1 rise@10.667ns - clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.165ns  (logic 0.433ns (37.177%)  route 0.732ns (62.823%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.431ns = ( 18.098 - 10.667 ) 
    Source Clock Delay      (SCD):    8.156ns
    Clock Pessimism Removal (CPR):    0.662ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.873     3.265    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.350 r  clk_gbuffer/O
                         net (fo=2, routed)           1.552     4.902    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.979 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           1.597     6.576    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     6.661 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=20, routed)          1.495     8.156    clk_mmcm_1_BUFG
    SLICE_X100Y79        FDRE                                         r  sin_input_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y79        FDRE (Prop_fdre_C_Q)         0.433     8.589 r  sin_input_reg[13]/Q
                         net (fo=2, routed)           0.732     9.321    p_0_in[4]
    SLICE_X95Y78         FDRE                                         r  sin_input_7_reg[4]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_1 rise edge)
                                                     10.667    10.667 r  
    N18                                               0.000    10.667 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.667    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    11.993 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.701    13.694    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.771 r  clk_gbuffer/O
                         net (fo=2, routed)           1.386    15.157    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    15.230 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           1.454    16.685    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    16.762 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=20, routed)          1.336    18.098    clk_mmcm_1_BUFG
    SLICE_X95Y78         FDRE                                         r  sin_input_7_reg[4]_replica/C
                         clock pessimism              0.662    18.760    
                         clock uncertainty           -0.100    18.660    
    SLICE_X95Y78         FDRE (Setup_fdre_C_D)       -0.047    18.613    sin_input_7_reg[4]_replica
  -------------------------------------------------------------------
                         required time                         18.613    
                         arrival time                          -9.321    
  -------------------------------------------------------------------
                         slack                                  9.292    

Slack (MET) :             9.500ns  (required time - arrival time)
  Source:                 sin_input_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@5.333ns period=10.667ns})
  Destination:            sin_input_7_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@5.333ns period=10.667ns})
  Path Group:             clk_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.667ns  (clk_mmcm_1 rise@10.667ns - clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.945ns  (logic 0.433ns (45.799%)  route 0.512ns (54.201%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.431ns = ( 18.098 - 10.667 ) 
    Source Clock Delay      (SCD):    8.156ns
    Clock Pessimism Removal (CPR):    0.662ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.873     3.265    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.350 r  clk_gbuffer/O
                         net (fo=2, routed)           1.552     4.902    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.979 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           1.597     6.576    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     6.661 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=20, routed)          1.495     8.156    clk_mmcm_1_BUFG
    SLICE_X100Y79        FDRE                                         r  sin_input_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y79        FDRE (Prop_fdre_C_Q)         0.433     8.589 r  sin_input_reg[14]/Q
                         net (fo=2, routed)           0.512     9.102    p_0_in[5]
    SLICE_X97Y78         FDRE                                         r  sin_input_7_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_1 rise edge)
                                                     10.667    10.667 r  
    N18                                               0.000    10.667 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.667    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    11.993 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.701    13.694    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.771 r  clk_gbuffer/O
                         net (fo=2, routed)           1.386    15.157    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    15.230 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           1.454    16.685    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    16.762 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=20, routed)          1.336    18.098    clk_mmcm_1_BUFG
    SLICE_X97Y78         FDRE                                         r  sin_input_7_reg[5]/C
                         clock pessimism              0.662    18.760    
                         clock uncertainty           -0.100    18.660    
    SLICE_X97Y78         FDRE (Setup_fdre_C_D)       -0.059    18.601    sin_input_7_reg[5]
  -------------------------------------------------------------------
                         required time                         18.601    
                         arrival time                          -9.102    
  -------------------------------------------------------------------
                         slack                                  9.500    

Slack (MET) :             9.519ns  (required time - arrival time)
  Source:                 sin_input_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@5.333ns period=10.667ns})
  Destination:            sin_input_7_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@5.333ns period=10.667ns})
  Path Group:             clk_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.667ns  (clk_mmcm_1 rise@10.667ns - clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.938ns  (logic 0.433ns (46.174%)  route 0.505ns (53.826%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.431ns = ( 18.098 - 10.667 ) 
    Source Clock Delay      (SCD):    8.156ns
    Clock Pessimism Removal (CPR):    0.662ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.873     3.265    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.350 r  clk_gbuffer/O
                         net (fo=2, routed)           1.552     4.902    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.979 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           1.597     6.576    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     6.661 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=20, routed)          1.495     8.156    clk_mmcm_1_BUFG
    SLICE_X100Y79        FDRE                                         r  sin_input_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y79        FDRE (Prop_fdre_C_Q)         0.433     8.589 r  sin_input_reg[13]/Q
                         net (fo=2, routed)           0.505     9.094    p_0_in[4]
    SLICE_X97Y78         FDRE                                         r  sin_input_7_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_1 rise edge)
                                                     10.667    10.667 r  
    N18                                               0.000    10.667 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.667    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    11.993 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.701    13.694    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.771 r  clk_gbuffer/O
                         net (fo=2, routed)           1.386    15.157    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    15.230 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           1.454    16.685    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    16.762 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=20, routed)          1.336    18.098    clk_mmcm_1_BUFG
    SLICE_X97Y78         FDRE                                         r  sin_input_7_reg[4]/C
                         clock pessimism              0.662    18.760    
                         clock uncertainty           -0.100    18.660    
    SLICE_X97Y78         FDRE (Setup_fdre_C_D)       -0.047    18.613    sin_input_7_reg[4]
  -------------------------------------------------------------------
                         required time                         18.613    
                         arrival time                          -9.094    
  -------------------------------------------------------------------
                         slack                                  9.519    

Slack (MET) :             9.580ns  (required time - arrival time)
  Source:                 sin_input_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@5.333ns period=10.667ns})
  Destination:            sin_input_7_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@5.333ns period=10.667ns})
  Path Group:             clk_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.667ns  (clk_mmcm_1 rise@10.667ns - clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.882ns  (logic 0.379ns (42.980%)  route 0.503ns (57.020%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.434ns = ( 18.101 - 10.667 ) 
    Source Clock Delay      (SCD):    8.154ns
    Clock Pessimism Removal (CPR):    0.662ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.873     3.265    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.350 r  clk_gbuffer/O
                         net (fo=2, routed)           1.552     4.902    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.979 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           1.597     6.576    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     6.661 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=20, routed)          1.493     8.154    clk_mmcm_1_BUFG
    SLICE_X99Y78         FDRE                                         r  sin_input_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y78         FDRE (Prop_fdre_C_Q)         0.379     8.533 r  sin_input_reg[10]/Q
                         net (fo=2, routed)           0.503     9.036    p_0_in[1]
    SLICE_X97Y80         FDRE                                         r  sin_input_7_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_1 rise edge)
                                                     10.667    10.667 r  
    N18                                               0.000    10.667 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.667    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    11.993 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.701    13.694    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.771 r  clk_gbuffer/O
                         net (fo=2, routed)           1.386    15.157    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    15.230 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           1.454    16.685    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    16.762 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=20, routed)          1.339    18.101    clk_mmcm_1_BUFG
    SLICE_X97Y80         FDRE                                         r  sin_input_7_reg[1]/C
                         clock pessimism              0.662    18.763    
                         clock uncertainty           -0.100    18.663    
    SLICE_X97Y80         FDRE (Setup_fdre_C_D)       -0.047    18.616    sin_input_7_reg[1]
  -------------------------------------------------------------------
                         required time                         18.616    
                         arrival time                          -9.036    
  -------------------------------------------------------------------
                         slack                                  9.580    

Slack (MET) :             9.581ns  (required time - arrival time)
  Source:                 sin_input_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@5.333ns period=10.667ns})
  Destination:            sin_input_7_reg[0]_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@5.333ns period=10.667ns})
  Path Group:             clk_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.667ns  (clk_mmcm_1 rise@10.667ns - clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.881ns  (logic 0.379ns (43.012%)  route 0.502ns (56.988%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.431ns = ( 18.098 - 10.667 ) 
    Source Clock Delay      (SCD):    8.156ns
    Clock Pessimism Removal (CPR):    0.662ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.873     3.265    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.350 r  clk_gbuffer/O
                         net (fo=2, routed)           1.552     4.902    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.979 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           1.597     6.576    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     6.661 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=20, routed)          1.495     8.156    clk_mmcm_1_BUFG
    SLICE_X101Y79        FDRE                                         r  sin_input_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y79        FDRE (Prop_fdre_C_Q)         0.379     8.535 r  sin_input_reg[9]/Q
                         net (fo=2, routed)           0.502     9.037    p_0_in[0]
    SLICE_X97Y78         FDRE                                         r  sin_input_7_reg[0]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_1 rise edge)
                                                     10.667    10.667 r  
    N18                                               0.000    10.667 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.667    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    11.993 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.701    13.694    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.771 r  clk_gbuffer/O
                         net (fo=2, routed)           1.386    15.157    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    15.230 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           1.454    16.685    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    16.762 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=20, routed)          1.336    18.098    clk_mmcm_1_BUFG
    SLICE_X97Y78         FDRE                                         r  sin_input_7_reg[0]_replica/C
                         clock pessimism              0.662    18.760    
                         clock uncertainty           -0.100    18.660    
    SLICE_X97Y78         FDRE (Setup_fdre_C_D)       -0.042    18.618    sin_input_7_reg[0]_replica
  -------------------------------------------------------------------
                         required time                         18.618    
                         arrival time                          -9.037    
  -------------------------------------------------------------------
                         slack                                  9.581    

Slack (MET) :             9.627ns  (required time - arrival time)
  Source:                 sin_input_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@5.333ns period=10.667ns})
  Destination:            sin_input_7_reg[5]_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@5.333ns period=10.667ns})
  Path Group:             clk_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.667ns  (clk_mmcm_1 rise@10.667ns - clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.838ns  (logic 0.433ns (51.692%)  route 0.405ns (48.308%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.434ns = ( 18.101 - 10.667 ) 
    Source Clock Delay      (SCD):    8.156ns
    Clock Pessimism Removal (CPR):    0.662ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.873     3.265    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.350 r  clk_gbuffer/O
                         net (fo=2, routed)           1.552     4.902    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.979 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           1.597     6.576    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     6.661 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=20, routed)          1.495     8.156    clk_mmcm_1_BUFG
    SLICE_X100Y79        FDRE                                         r  sin_input_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y79        FDRE (Prop_fdre_C_Q)         0.433     8.589 r  sin_input_reg[14]/Q
                         net (fo=2, routed)           0.405     8.994    p_0_in[5]
    SLICE_X97Y80         FDRE                                         r  sin_input_7_reg[5]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_1 rise edge)
                                                     10.667    10.667 r  
    N18                                               0.000    10.667 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.667    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    11.993 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.701    13.694    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.771 r  clk_gbuffer/O
                         net (fo=2, routed)           1.386    15.157    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    15.230 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           1.454    16.685    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    16.762 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=20, routed)          1.339    18.101    clk_mmcm_1_BUFG
    SLICE_X97Y80         FDRE                                         r  sin_input_7_reg[5]_replica/C
                         clock pessimism              0.662    18.763    
                         clock uncertainty           -0.100    18.663    
    SLICE_X97Y80         FDRE (Setup_fdre_C_D)       -0.042    18.621    sin_input_7_reg[5]_replica
  -------------------------------------------------------------------
                         required time                         18.621    
                         arrival time                          -8.994    
  -------------------------------------------------------------------
                         slack                                  9.627    

Slack (MET) :             9.641ns  (required time - arrival time)
  Source:                 sin_input_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@5.333ns period=10.667ns})
  Destination:            sin_input_7_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@5.333ns period=10.667ns})
  Path Group:             clk_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.667ns  (clk_mmcm_1 rise@10.667ns - clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.821ns  (logic 0.433ns (52.748%)  route 0.388ns (47.252%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.431ns = ( 18.098 - 10.667 ) 
    Source Clock Delay      (SCD):    8.156ns
    Clock Pessimism Removal (CPR):    0.662ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.873     3.265    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.350 r  clk_gbuffer/O
                         net (fo=2, routed)           1.552     4.902    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.979 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           1.597     6.576    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     6.661 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=20, routed)          1.495     8.156    clk_mmcm_1_BUFG
    SLICE_X100Y79        FDRE                                         r  sin_input_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y79        FDRE (Prop_fdre_C_Q)         0.433     8.589 r  sin_input_reg[15]/Q
                         net (fo=1, routed)           0.388     8.977    p_0_in[6]
    SLICE_X95Y78         FDRE                                         r  sin_input_7_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_1 rise edge)
                                                     10.667    10.667 r  
    N18                                               0.000    10.667 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.667    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    11.993 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.701    13.694    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.771 r  clk_gbuffer/O
                         net (fo=2, routed)           1.386    15.157    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    15.230 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           1.454    16.685    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    16.762 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=20, routed)          1.336    18.098    clk_mmcm_1_BUFG
    SLICE_X95Y78         FDRE                                         r  sin_input_7_reg[6]/C
                         clock pessimism              0.662    18.760    
                         clock uncertainty           -0.100    18.660    
    SLICE_X95Y78         FDRE (Setup_fdre_C_D)       -0.042    18.618    sin_input_7_reg[6]
  -------------------------------------------------------------------
                         required time                         18.618    
                         arrival time                          -8.977    
  -------------------------------------------------------------------
                         slack                                  9.641    

Slack (MET) :             9.649ns  (required time - arrival time)
  Source:                 sin_input_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@5.333ns period=10.667ns})
  Destination:            sin_input_7_reg[1]_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@5.333ns period=10.667ns})
  Path Group:             clk_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.667ns  (clk_mmcm_1 rise@10.667ns - clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.798ns  (logic 0.379ns (47.465%)  route 0.419ns (52.535%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.431ns = ( 18.098 - 10.667 ) 
    Source Clock Delay      (SCD):    8.154ns
    Clock Pessimism Removal (CPR):    0.662ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.873     3.265    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.350 r  clk_gbuffer/O
                         net (fo=2, routed)           1.552     4.902    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.979 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           1.597     6.576    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     6.661 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=20, routed)          1.493     8.154    clk_mmcm_1_BUFG
    SLICE_X99Y78         FDRE                                         r  sin_input_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y78         FDRE (Prop_fdre_C_Q)         0.379     8.533 r  sin_input_reg[10]/Q
                         net (fo=2, routed)           0.419     8.953    p_0_in[1]
    SLICE_X95Y78         FDRE                                         r  sin_input_7_reg[1]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_1 rise edge)
                                                     10.667    10.667 r  
    N18                                               0.000    10.667 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.667    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    11.993 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.701    13.694    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.771 r  clk_gbuffer/O
                         net (fo=2, routed)           1.386    15.157    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    15.230 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           1.454    16.685    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    16.762 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=20, routed)          1.336    18.098    clk_mmcm_1_BUFG
    SLICE_X95Y78         FDRE                                         r  sin_input_7_reg[1]_replica/C
                         clock pessimism              0.662    18.760    
                         clock uncertainty           -0.100    18.660    
    SLICE_X95Y78         FDRE (Setup_fdre_C_D)       -0.059    18.601    sin_input_7_reg[1]_replica
  -------------------------------------------------------------------
                         required time                         18.601    
                         arrival time                          -8.953    
  -------------------------------------------------------------------
                         slack                                  9.649    

Slack (MET) :             9.679ns  (required time - arrival time)
  Source:                 sin_input_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@5.333ns period=10.667ns})
  Destination:            sin_input_7_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@5.333ns period=10.667ns})
  Path Group:             clk_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.667ns  (clk_mmcm_1 rise@10.667ns - clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.753ns  (logic 0.379ns (50.357%)  route 0.374ns (49.643%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.431ns = ( 18.098 - 10.667 ) 
    Source Clock Delay      (SCD):    8.156ns
    Clock Pessimism Removal (CPR):    0.662ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.873     3.265    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.350 r  clk_gbuffer/O
                         net (fo=2, routed)           1.552     4.902    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.979 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           1.597     6.576    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     6.661 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=20, routed)          1.495     8.156    clk_mmcm_1_BUFG
    SLICE_X101Y79        FDRE                                         r  sin_input_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y79        FDRE (Prop_fdre_C_Q)         0.379     8.535 r  sin_input_reg[9]/Q
                         net (fo=2, routed)           0.374     8.909    p_0_in[0]
    SLICE_X97Y78         FDRE                                         r  sin_input_7_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_1 rise edge)
                                                     10.667    10.667 r  
    N18                                               0.000    10.667 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.667    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    11.993 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.701    13.694    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.771 r  clk_gbuffer/O
                         net (fo=2, routed)           1.386    15.157    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    15.230 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           1.454    16.685    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    16.762 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=20, routed)          1.336    18.098    clk_mmcm_1_BUFG
    SLICE_X97Y78         FDRE                                         r  sin_input_7_reg[0]/C
                         clock pessimism              0.662    18.760    
                         clock uncertainty           -0.100    18.660    
    SLICE_X97Y78         FDRE (Setup_fdre_C_D)       -0.072    18.588    sin_input_7_reg[0]
  -------------------------------------------------------------------
                         required time                         18.588    
                         arrival time                          -8.909    
  -------------------------------------------------------------------
                         slack                                  9.679    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 sin_input_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@5.333ns period=10.667ns})
  Destination:            sin_input_7_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@5.333ns period=10.667ns})
  Path Group:             clk_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_1 rise@0.000ns - clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.164ns (58.419%)  route 0.117ns (41.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.566ns
    Source Clock Delay      (SCD):    2.731ns
    Clock Pessimism Removal (CPR):    0.802ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.674     0.903    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.929 r  clk_gbuffer/O
                         net (fo=2, routed)           0.597     1.526    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.576 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           0.529     2.105    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.131 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=20, routed)          0.600     2.731    clk_mmcm_1_BUFG
    SLICE_X100Y78        FDRE                                         r  sin_input_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y78        FDRE (Prop_fdre_C_Q)         0.164     2.895 r  sin_input_reg[12]/Q
                         net (fo=1, routed)           0.117     3.011    p_0_in[3]
    SLICE_X97Y78         FDRE                                         r  sin_input_7_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.731     1.148    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.177 r  clk_gbuffer/O
                         net (fo=2, routed)           0.864     2.041    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.094 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           0.576     2.670    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.699 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=20, routed)          0.867     3.566    clk_mmcm_1_BUFG
    SLICE_X97Y78         FDRE                                         r  sin_input_7_reg[3]/C
                         clock pessimism             -0.802     2.764    
    SLICE_X97Y78         FDRE (Hold_fdre_C_D)         0.078     2.842    sin_input_7_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.842    
                         arrival time                           3.011    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 sin_input_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@5.333ns period=10.667ns})
  Destination:            sin_input_7_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@5.333ns period=10.667ns})
  Path Group:             clk_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_1 rise@0.000ns - clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.164ns (62.491%)  route 0.098ns (37.509%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.567ns
    Source Clock Delay      (SCD):    2.731ns
    Clock Pessimism Removal (CPR):    0.822ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.674     0.903    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.929 r  clk_gbuffer/O
                         net (fo=2, routed)           0.597     1.526    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.576 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           0.529     2.105    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.131 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=20, routed)          0.600     2.731    clk_mmcm_1_BUFG
    SLICE_X100Y78        FDRE                                         r  sin_input_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y78        FDRE (Prop_fdre_C_Q)         0.164     2.895 r  sin_input_reg[11]/Q
                         net (fo=1, routed)           0.098     2.993    p_0_in[2]
    SLICE_X99Y78         FDRE                                         r  sin_input_7_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.731     1.148    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.177 r  clk_gbuffer/O
                         net (fo=2, routed)           0.864     2.041    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.094 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           0.576     2.670    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.699 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=20, routed)          0.868     3.567    clk_mmcm_1_BUFG
    SLICE_X99Y78         FDRE                                         r  sin_input_7_reg[2]/C
                         clock pessimism             -0.822     2.745    
    SLICE_X99Y78         FDRE (Hold_fdre_C_D)         0.066     2.811    sin_input_7_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.811    
                         arrival time                           2.993    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 sin_input_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@5.333ns period=10.667ns})
  Destination:            sin_input_7_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@5.333ns period=10.667ns})
  Path Group:             clk_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_1 rise@0.000ns - clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.164ns (50.791%)  route 0.159ns (49.209%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.566ns
    Source Clock Delay      (SCD):    2.732ns
    Clock Pessimism Removal (CPR):    0.802ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.674     0.903    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.929 r  clk_gbuffer/O
                         net (fo=2, routed)           0.597     1.526    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.576 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           0.529     2.105    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.131 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=20, routed)          0.601     2.732    clk_mmcm_1_BUFG
    SLICE_X100Y79        FDRE                                         r  sin_input_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y79        FDRE (Prop_fdre_C_Q)         0.164     2.896 r  sin_input_reg[15]/Q
                         net (fo=1, routed)           0.159     3.054    p_0_in[6]
    SLICE_X95Y78         FDRE                                         r  sin_input_7_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.731     1.148    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.177 r  clk_gbuffer/O
                         net (fo=2, routed)           0.864     2.041    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.094 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           0.576     2.670    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.699 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=20, routed)          0.867     3.566    clk_mmcm_1_BUFG
    SLICE_X95Y78         FDRE                                         r  sin_input_7_reg[6]/C
                         clock pessimism             -0.802     2.764    
    SLICE_X95Y78         FDRE (Hold_fdre_C_D)         0.070     2.834    sin_input_7_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.834    
                         arrival time                           3.054    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 sin_input_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@5.333ns period=10.667ns})
  Destination:            sin_input_7_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@5.333ns period=10.667ns})
  Path Group:             clk_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_1 rise@0.000ns - clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.285%)  route 0.164ns (53.715%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.566ns
    Source Clock Delay      (SCD):    2.732ns
    Clock Pessimism Removal (CPR):    0.802ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.674     0.903    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.929 r  clk_gbuffer/O
                         net (fo=2, routed)           0.597     1.526    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.576 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           0.529     2.105    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.131 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=20, routed)          0.601     2.732    clk_mmcm_1_BUFG
    SLICE_X101Y79        FDRE                                         r  sin_input_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y79        FDRE (Prop_fdre_C_Q)         0.141     2.873 r  sin_input_reg[9]/Q
                         net (fo=2, routed)           0.164     3.036    p_0_in[0]
    SLICE_X97Y78         FDRE                                         r  sin_input_7_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.731     1.148    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.177 r  clk_gbuffer/O
                         net (fo=2, routed)           0.864     2.041    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.094 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           0.576     2.670    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.699 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=20, routed)          0.867     3.566    clk_mmcm_1_BUFG
    SLICE_X97Y78         FDRE                                         r  sin_input_7_reg[0]/C
                         clock pessimism             -0.802     2.764    
    SLICE_X97Y78         FDRE (Hold_fdre_C_D)         0.047     2.811    sin_input_7_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.811    
                         arrival time                           3.036    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 sin_input_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@5.333ns period=10.667ns})
  Destination:            sin_input_7_reg[1]_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@5.333ns period=10.667ns})
  Path Group:             clk_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_1 rise@0.000ns - clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.321%)  route 0.184ns (56.679%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.566ns
    Source Clock Delay      (SCD):    2.731ns
    Clock Pessimism Removal (CPR):    0.802ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.674     0.903    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.929 r  clk_gbuffer/O
                         net (fo=2, routed)           0.597     1.526    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.576 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           0.529     2.105    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.131 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=20, routed)          0.600     2.731    clk_mmcm_1_BUFG
    SLICE_X99Y78         FDRE                                         r  sin_input_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y78         FDRE (Prop_fdre_C_Q)         0.141     2.872 r  sin_input_reg[10]/Q
                         net (fo=2, routed)           0.184     3.056    p_0_in[1]
    SLICE_X95Y78         FDRE                                         r  sin_input_7_reg[1]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.731     1.148    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.177 r  clk_gbuffer/O
                         net (fo=2, routed)           0.864     2.041    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.094 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           0.576     2.670    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.699 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=20, routed)          0.867     3.566    clk_mmcm_1_BUFG
    SLICE_X95Y78         FDRE                                         r  sin_input_7_reg[1]_replica/C
                         clock pessimism             -0.802     2.764    
    SLICE_X95Y78         FDRE (Hold_fdre_C_D)         0.066     2.830    sin_input_7_reg[1]_replica
  -------------------------------------------------------------------
                         required time                         -2.830    
                         arrival time                           3.056    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 sin_input_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@5.333ns period=10.667ns})
  Destination:            sin_input_7_reg[5]_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@5.333ns period=10.667ns})
  Path Group:             clk_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_1 rise@0.000ns - clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.164ns (49.006%)  route 0.171ns (50.994%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.568ns
    Source Clock Delay      (SCD):    2.732ns
    Clock Pessimism Removal (CPR):    0.802ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.674     0.903    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.929 r  clk_gbuffer/O
                         net (fo=2, routed)           0.597     1.526    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.576 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           0.529     2.105    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.131 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=20, routed)          0.601     2.732    clk_mmcm_1_BUFG
    SLICE_X100Y79        FDRE                                         r  sin_input_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y79        FDRE (Prop_fdre_C_Q)         0.164     2.896 r  sin_input_reg[14]/Q
                         net (fo=2, routed)           0.171     3.066    p_0_in[5]
    SLICE_X97Y80         FDRE                                         r  sin_input_7_reg[5]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.731     1.148    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.177 r  clk_gbuffer/O
                         net (fo=2, routed)           0.864     2.041    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.094 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           0.576     2.670    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.699 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=20, routed)          0.869     3.568    clk_mmcm_1_BUFG
    SLICE_X97Y80         FDRE                                         r  sin_input_7_reg[5]_replica/C
                         clock pessimism             -0.802     2.766    
    SLICE_X97Y80         FDRE (Hold_fdre_C_D)         0.070     2.836    sin_input_7_reg[5]_replica
  -------------------------------------------------------------------
                         required time                         -2.836    
                         arrival time                           3.066    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 sin_input_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@5.333ns period=10.667ns})
  Destination:            sin_input_7_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@5.333ns period=10.667ns})
  Path Group:             clk_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_1 rise@0.000ns - clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.079%)  route 0.220ns (60.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.568ns
    Source Clock Delay      (SCD):    2.731ns
    Clock Pessimism Removal (CPR):    0.802ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.674     0.903    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.929 r  clk_gbuffer/O
                         net (fo=2, routed)           0.597     1.526    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.576 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           0.529     2.105    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.131 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=20, routed)          0.600     2.731    clk_mmcm_1_BUFG
    SLICE_X99Y78         FDRE                                         r  sin_input_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y78         FDRE (Prop_fdre_C_Q)         0.141     2.872 r  sin_input_reg[10]/Q
                         net (fo=2, routed)           0.220     3.091    p_0_in[1]
    SLICE_X97Y80         FDRE                                         r  sin_input_7_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.731     1.148    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.177 r  clk_gbuffer/O
                         net (fo=2, routed)           0.864     2.041    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.094 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           0.576     2.670    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.699 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=20, routed)          0.869     3.568    clk_mmcm_1_BUFG
    SLICE_X97Y80         FDRE                                         r  sin_input_7_reg[1]/C
                         clock pessimism             -0.802     2.766    
    SLICE_X97Y80         FDRE (Hold_fdre_C_D)         0.070     2.836    sin_input_7_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.836    
                         arrival time                           3.091    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 sin_input_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@5.333ns period=10.667ns})
  Destination:            sin_input_7_reg[0]_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@5.333ns period=10.667ns})
  Path Group:             clk_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_1 rise@0.000ns - clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.141ns (38.827%)  route 0.222ns (61.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.566ns
    Source Clock Delay      (SCD):    2.732ns
    Clock Pessimism Removal (CPR):    0.802ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.674     0.903    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.929 r  clk_gbuffer/O
                         net (fo=2, routed)           0.597     1.526    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.576 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           0.529     2.105    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.131 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=20, routed)          0.601     2.732    clk_mmcm_1_BUFG
    SLICE_X101Y79        FDRE                                         r  sin_input_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y79        FDRE (Prop_fdre_C_Q)         0.141     2.873 r  sin_input_reg[9]/Q
                         net (fo=2, routed)           0.222     3.095    p_0_in[0]
    SLICE_X97Y78         FDRE                                         r  sin_input_7_reg[0]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.731     1.148    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.177 r  clk_gbuffer/O
                         net (fo=2, routed)           0.864     2.041    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.094 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           0.576     2.670    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.699 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=20, routed)          0.867     3.566    clk_mmcm_1_BUFG
    SLICE_X97Y78         FDRE                                         r  sin_input_7_reg[0]_replica/C
                         clock pessimism             -0.802     2.764    
    SLICE_X97Y78         FDRE (Hold_fdre_C_D)         0.070     2.834    sin_input_7_reg[0]_replica
  -------------------------------------------------------------------
                         required time                         -2.834    
                         arrival time                           3.095    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 sin_input_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@5.333ns period=10.667ns})
  Destination:            sin_input_7_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@5.333ns period=10.667ns})
  Path Group:             clk_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_1 rise@0.000ns - clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.164ns (42.295%)  route 0.224ns (57.705%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.566ns
    Source Clock Delay      (SCD):    2.732ns
    Clock Pessimism Removal (CPR):    0.802ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.674     0.903    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.929 r  clk_gbuffer/O
                         net (fo=2, routed)           0.597     1.526    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.576 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           0.529     2.105    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.131 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=20, routed)          0.601     2.732    clk_mmcm_1_BUFG
    SLICE_X100Y79        FDRE                                         r  sin_input_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y79        FDRE (Prop_fdre_C_Q)         0.164     2.896 r  sin_input_reg[13]/Q
                         net (fo=2, routed)           0.224     3.119    p_0_in[4]
    SLICE_X97Y78         FDRE                                         r  sin_input_7_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.731     1.148    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.177 r  clk_gbuffer/O
                         net (fo=2, routed)           0.864     2.041    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.094 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           0.576     2.670    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.699 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=20, routed)          0.867     3.566    clk_mmcm_1_BUFG
    SLICE_X97Y78         FDRE                                         r  sin_input_7_reg[4]/C
                         clock pessimism             -0.802     2.764    
    SLICE_X97Y78         FDRE (Hold_fdre_C_D)         0.070     2.834    sin_input_7_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.834    
                         arrival time                           3.119    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 sin_input_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@5.333ns period=10.667ns})
  Destination:            sin_input_7_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@5.333ns period=10.667ns})
  Path Group:             clk_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_1 rise@0.000ns - clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.164ns (40.351%)  route 0.242ns (59.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.566ns
    Source Clock Delay      (SCD):    2.732ns
    Clock Pessimism Removal (CPR):    0.802ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.674     0.903    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.929 r  clk_gbuffer/O
                         net (fo=2, routed)           0.597     1.526    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.576 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           0.529     2.105    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.131 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=20, routed)          0.601     2.732    clk_mmcm_1_BUFG
    SLICE_X100Y79        FDRE                                         r  sin_input_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y79        FDRE (Prop_fdre_C_Q)         0.164     2.896 r  sin_input_reg[14]/Q
                         net (fo=2, routed)           0.242     3.138    p_0_in[5]
    SLICE_X97Y78         FDRE                                         r  sin_input_7_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.731     1.148    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.177 r  clk_gbuffer/O
                         net (fo=2, routed)           0.864     2.041    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.094 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           0.576     2.670    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.699 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=20, routed)          0.867     3.566    clk_mmcm_1_BUFG
    SLICE_X97Y78         FDRE                                         r  sin_input_7_reg[5]/C
                         clock pessimism             -0.802     2.764    
    SLICE_X97Y78         FDRE (Hold_fdre_C_D)         0.066     2.830    sin_input_7_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.830    
                         arrival time                           3.138    
  -------------------------------------------------------------------
                         slack                                  0.308    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_mmcm_1
Waveform(ns):       { 0.000 5.333 }
Period(ns):         10.667
Sources:            { MMCM_ADV/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         10.667      9.074      BUFGCTRL_X0Y1    clk_mmcm_1_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         10.667      9.418      MMCME2_ADV_X1Y0  MMCM_ADV/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         10.667      9.667      SLICE_X95Y78     sin_input_7_reg[1]_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         10.667      9.667      SLICE_X97Y80     sin_input_7_reg[5]_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         10.667      9.667      SLICE_X97Y78     sin_input_7_reg[0]_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         10.667      9.667      SLICE_X95Y78     sin_input_7_reg[4]_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         10.667      9.667      SLICE_X95Y78     enable_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.667      9.667      SLICE_X97Y78     sin_input_7_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.667      9.667      SLICE_X97Y80     sin_input_7_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.667      9.667      SLICE_X99Y78     sin_input_7_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       10.667      202.693    MMCME2_ADV_X1Y0  MMCM_ADV/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.333       4.833      SLICE_X95Y78     sin_input_7_reg[1]_replica/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.333       4.833      SLICE_X97Y78     sin_input_7_reg[0]_replica/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.333       4.833      SLICE_X95Y78     sin_input_7_reg[4]_replica/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.333       4.833      SLICE_X95Y78     enable_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.333       4.833      SLICE_X97Y78     sin_input_7_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.333       4.833      SLICE_X97Y78     sin_input_7_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.333       4.833      SLICE_X97Y78     sin_input_7_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.333       4.833      SLICE_X97Y78     sin_input_7_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.333       4.833      SLICE_X95Y78     sin_input_7_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.333       4.833      SLICE_X102Y76    sync_resolution_button_state_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.333       4.833      SLICE_X102Y76    sync_resolution_button_state_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.333       4.833      SLICE_X95Y78     sin_input_7_reg[1]_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.333       4.833      SLICE_X97Y80     sin_input_7_reg[5]_replica/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.333       4.833      SLICE_X97Y80     sin_input_7_reg[5]_replica/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.333       4.833      SLICE_X97Y78     sin_input_7_reg[0]_replica/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.333       4.833      SLICE_X95Y78     sin_input_7_reg[4]_replica/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.333       4.833      SLICE_X95Y78     enable_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.333       4.833      SLICE_X97Y78     sin_input_7_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.333       4.833      SLICE_X97Y80     sin_input_7_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.333       4.833      SLICE_X97Y80     sin_input_7_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_mmcm_2
  To Clock:  clk_mmcm_2

Setup :            1  Failing Endpoint ,  Worst Slack       -0.187ns,  Total Violation       -0.187ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.149ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.187ns  (required time - arrival time)
  Source:                 centered_pwm_1channel/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            centered_pwm_1channel/pwm_i_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_mmcm_2 rise@4.000ns - clk_mmcm_2 rise@0.000ns)
  Data Path Delay:        3.653ns  (logic 1.100ns (30.113%)  route 2.553ns (69.887%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.433ns = ( 11.433 - 4.000 ) 
    Source Clock Delay      (SCD):    8.157ns
    Clock Pessimism Removal (CPR):    0.698ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.873     3.265    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.350 r  clk_gbuffer/O
                         net (fo=2, routed)           1.552     4.902    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.979 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.597     6.576    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     6.661 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=99, routed)          1.496     8.157    centered_pwm_1channel/clk_mmcm_2
    SLICE_X96Y80         FDRE                                         r  centered_pwm_1channel/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y80         FDRE (Prop_fdre_C_Q)         0.433     8.590 f  centered_pwm_1channel/counter_reg[0]/Q
                         net (fo=9, routed)           0.941     9.531    centered_pwm_1channel/counter_reg__0[0]
    SLICE_X97Y78         LUT4 (Prop_lut4_I3_O)        0.105     9.636 r  centered_pwm_1channel/ltOp_carry_i_4/O
                         net (fo=1, routed)           0.484    10.120    centered_pwm_1channel/ltOp_carry_i_4_n_0
    SLICE_X96Y78         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457    10.577 r  centered_pwm_1channel/ltOp_carry/CO[3]
                         net (fo=2, routed)           0.487    11.064    centered_pwm_1channel/ltOp
    SLICE_X94Y78         LUT2 (Prop_lut2_I1_O)        0.105    11.169 r  centered_pwm_1channel/pwm_i_i_1/O
                         net (fo=1, routed)           0.642    11.810    centered_pwm_1channel/pwm_i0
    SLICE_X94Y79         FDRE                                         r  centered_pwm_1channel/pwm_i_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      4.000     4.000 r  
    N18                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     5.327 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.701     7.028    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.105 r  clk_gbuffer/O
                         net (fo=2, routed)           1.386     8.490    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     8.563 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.454    10.018    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    10.095 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=99, routed)          1.338    11.433    centered_pwm_1channel/clk_mmcm_2
    SLICE_X94Y79         FDRE                                         r  centered_pwm_1channel/pwm_i_reg/C
                         clock pessimism              0.698    12.131    
                         clock uncertainty           -0.085    12.046    
    SLICE_X94Y79         FDRE (Setup_fdre_C_R)       -0.423    11.623    centered_pwm_1channel/pwm_i_reg
  -------------------------------------------------------------------
                         required time                         11.623    
                         arrival time                         -11.810    
  -------------------------------------------------------------------
                         slack                                 -0.187    

Slack (MET) :             0.602ns  (required time - arrival time)
  Source:                 centered_pwm_1channel/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            centered_pwm_1channel/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_mmcm_2 rise@4.000ns - clk_mmcm_2 rise@0.000ns)
  Data Path Delay:        3.390ns  (logic 1.964ns (57.935%)  route 1.426ns (42.065%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.435ns = ( 11.435 - 4.000 ) 
    Source Clock Delay      (SCD):    8.157ns
    Clock Pessimism Removal (CPR):    0.698ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.873     3.265    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.350 r  clk_gbuffer/O
                         net (fo=2, routed)           1.552     4.902    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.979 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.597     6.576    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     6.661 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=99, routed)          1.496     8.157    centered_pwm_1channel/clk_mmcm_2
    SLICE_X96Y80         FDRE                                         r  centered_pwm_1channel/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y80         FDRE (Prop_fdre_C_Q)         0.433     8.590 f  centered_pwm_1channel/counter_reg[1]/Q
                         net (fo=9, routed)           0.733     9.323    centered_pwm_1channel/counter_reg__0[1]
    SLICE_X98Y81         LUT1 (Prop_lut1_I0_O)        0.105     9.428 r  centered_pwm_1channel/i__carry_i_13/O
                         net (fo=1, routed)           0.000     9.428    centered_pwm_1channel/i__carry_i_13_n_0
    SLICE_X98Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     9.872 r  centered_pwm_1channel/i__carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.872    centered_pwm_1channel/i__carry_i_7_n_0
    SLICE_X98Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257    10.129 r  centered_pwm_1channel/i__carry__0_i_4/O[1]
                         net (fo=1, routed)           0.693    10.822    centered_pwm_1channel/i__carry__0_i_4_n_6
    SLICE_X96Y81         LUT5 (Prop_lut5_I2_O)        0.245    11.067 r  centered_pwm_1channel/i__carry__0_i_2/O
                         net (fo=1, routed)           0.000    11.067    centered_pwm_1channel/i__carry__0_i_2_n_0
    SLICE_X96Y81         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.480    11.547 r  centered_pwm_1channel/counter_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.000    11.547    centered_pwm_1channel/counter_inferred__1/i__carry__0_n_5
    SLICE_X96Y81         FDRE                                         r  centered_pwm_1channel/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      4.000     4.000 r  
    N18                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     5.327 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.701     7.028    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.105 r  clk_gbuffer/O
                         net (fo=2, routed)           1.386     8.490    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     8.563 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.454    10.018    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    10.095 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=99, routed)          1.340    11.435    centered_pwm_1channel/clk_mmcm_2
    SLICE_X96Y81         FDRE                                         r  centered_pwm_1channel/counter_reg[6]/C
                         clock pessimism              0.698    12.133    
                         clock uncertainty           -0.085    12.048    
    SLICE_X96Y81         FDRE (Setup_fdre_C_D)        0.101    12.149    centered_pwm_1channel/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         12.149    
                         arrival time                         -11.547    
  -------------------------------------------------------------------
                         slack                                  0.602    

Slack (MET) :             0.642ns  (required time - arrival time)
  Source:                 centered_pwm_1channel/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            centered_pwm_1channel/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_mmcm_2 rise@4.000ns - clk_mmcm_2 rise@0.000ns)
  Data Path Delay:        3.350ns  (logic 1.462ns (43.646%)  route 1.888ns (56.355%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.435ns = ( 11.435 - 4.000 ) 
    Source Clock Delay      (SCD):    8.157ns
    Clock Pessimism Removal (CPR):    0.698ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.873     3.265    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.350 r  clk_gbuffer/O
                         net (fo=2, routed)           1.552     4.902    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.979 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.597     6.576    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     6.661 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=99, routed)          1.496     8.157    centered_pwm_1channel/clk_mmcm_2
    SLICE_X96Y80         FDRE                                         r  centered_pwm_1channel/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y80         FDRE (Prop_fdre_C_Q)         0.433     8.590 f  centered_pwm_1channel/counter_reg[1]/Q
                         net (fo=9, routed)           0.579     9.169    centered_pwm_1channel/counter_reg__0[1]
    SLICE_X94Y80         LUT4 (Prop_lut4_I0_O)        0.105     9.274 f  centered_pwm_1channel/i__carry_i_10/O
                         net (fo=2, routed)           0.536     9.810    centered_pwm_1channel/i__carry_i_10_n_0
    SLICE_X94Y81         LUT5 (Prop_lut5_I4_O)        0.105     9.915 r  centered_pwm_1channel/i__carry_i_6/O
                         net (fo=8, routed)           0.499    10.414    centered_pwm_1channel/i__carry_i_6_n_0
    SLICE_X98Y80         LUT2 (Prop_lut2_I1_O)        0.105    10.519 r  centered_pwm_1channel/i__carry_i_1/O
                         net (fo=1, routed)           0.273    10.793    centered_pwm_1channel/i__carry_i_1_n_0
    SLICE_X96Y80         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457    11.250 r  centered_pwm_1channel/counter_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.250    centered_pwm_1channel/counter_inferred__1/i__carry_n_0
    SLICE_X96Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257    11.507 r  centered_pwm_1channel/counter_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.000    11.507    centered_pwm_1channel/counter_inferred__1/i__carry__0_n_6
    SLICE_X96Y81         FDRE                                         r  centered_pwm_1channel/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      4.000     4.000 r  
    N18                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     5.327 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.701     7.028    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.105 r  clk_gbuffer/O
                         net (fo=2, routed)           1.386     8.490    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     8.563 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.454    10.018    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    10.095 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=99, routed)          1.340    11.435    centered_pwm_1channel/clk_mmcm_2
    SLICE_X96Y81         FDRE                                         r  centered_pwm_1channel/counter_reg[5]/C
                         clock pessimism              0.698    12.133    
                         clock uncertainty           -0.085    12.048    
    SLICE_X96Y81         FDRE (Setup_fdre_C_D)        0.101    12.149    centered_pwm_1channel/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         12.149    
                         arrival time                         -11.507    
  -------------------------------------------------------------------
                         slack                                  0.642    

Slack (MET) :             0.721ns  (required time - arrival time)
  Source:                 centered_pwm_1channel/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            centered_pwm_1channel/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_mmcm_2 rise@4.000ns - clk_mmcm_2 rise@0.000ns)
  Data Path Delay:        3.271ns  (logic 1.383ns (42.284%)  route 1.888ns (57.716%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.435ns = ( 11.435 - 4.000 ) 
    Source Clock Delay      (SCD):    8.157ns
    Clock Pessimism Removal (CPR):    0.698ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.873     3.265    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.350 r  clk_gbuffer/O
                         net (fo=2, routed)           1.552     4.902    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.979 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.597     6.576    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     6.661 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=99, routed)          1.496     8.157    centered_pwm_1channel/clk_mmcm_2
    SLICE_X96Y80         FDRE                                         r  centered_pwm_1channel/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y80         FDRE (Prop_fdre_C_Q)         0.433     8.590 f  centered_pwm_1channel/counter_reg[1]/Q
                         net (fo=9, routed)           0.579     9.169    centered_pwm_1channel/counter_reg__0[1]
    SLICE_X94Y80         LUT4 (Prop_lut4_I0_O)        0.105     9.274 f  centered_pwm_1channel/i__carry_i_10/O
                         net (fo=2, routed)           0.536     9.810    centered_pwm_1channel/i__carry_i_10_n_0
    SLICE_X94Y81         LUT5 (Prop_lut5_I4_O)        0.105     9.915 r  centered_pwm_1channel/i__carry_i_6/O
                         net (fo=8, routed)           0.499    10.414    centered_pwm_1channel/i__carry_i_6_n_0
    SLICE_X98Y80         LUT2 (Prop_lut2_I1_O)        0.105    10.519 r  centered_pwm_1channel/i__carry_i_1/O
                         net (fo=1, routed)           0.273    10.793    centered_pwm_1channel/i__carry_i_1_n_0
    SLICE_X96Y80         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457    11.250 r  centered_pwm_1channel/counter_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.250    centered_pwm_1channel/counter_inferred__1/i__carry_n_0
    SLICE_X96Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    11.428 r  centered_pwm_1channel/counter_inferred__1/i__carry__0/O[0]
                         net (fo=1, routed)           0.000    11.428    centered_pwm_1channel/counter_inferred__1/i__carry__0_n_7
    SLICE_X96Y81         FDRE                                         r  centered_pwm_1channel/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      4.000     4.000 r  
    N18                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     5.327 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.701     7.028    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.105 r  clk_gbuffer/O
                         net (fo=2, routed)           1.386     8.490    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     8.563 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.454    10.018    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    10.095 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=99, routed)          1.340    11.435    centered_pwm_1channel/clk_mmcm_2
    SLICE_X96Y81         FDRE                                         r  centered_pwm_1channel/counter_reg[4]/C
                         clock pessimism              0.698    12.133    
                         clock uncertainty           -0.085    12.048    
    SLICE_X96Y81         FDRE (Setup_fdre_C_D)        0.101    12.149    centered_pwm_1channel/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         12.149    
                         arrival time                         -11.428    
  -------------------------------------------------------------------
                         slack                                  0.721    

Slack (MET) :             0.849ns  (required time - arrival time)
  Source:                 centered_pwm_1channel/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            centered_pwm_1channel/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_mmcm_2 rise@4.000ns - clk_mmcm_2 rise@0.000ns)
  Data Path Delay:        3.167ns  (logic 1.279ns (40.389%)  route 1.888ns (59.611%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.434ns = ( 11.434 - 4.000 ) 
    Source Clock Delay      (SCD):    8.157ns
    Clock Pessimism Removal (CPR):    0.723ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.873     3.265    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.350 r  clk_gbuffer/O
                         net (fo=2, routed)           1.552     4.902    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.979 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.597     6.576    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     6.661 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=99, routed)          1.496     8.157    centered_pwm_1channel/clk_mmcm_2
    SLICE_X96Y80         FDRE                                         r  centered_pwm_1channel/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y80         FDRE (Prop_fdre_C_Q)         0.433     8.590 f  centered_pwm_1channel/counter_reg[1]/Q
                         net (fo=9, routed)           0.579     9.169    centered_pwm_1channel/counter_reg__0[1]
    SLICE_X94Y80         LUT4 (Prop_lut4_I0_O)        0.105     9.274 f  centered_pwm_1channel/i__carry_i_10/O
                         net (fo=2, routed)           0.536     9.810    centered_pwm_1channel/i__carry_i_10_n_0
    SLICE_X94Y81         LUT5 (Prop_lut5_I4_O)        0.105     9.915 r  centered_pwm_1channel/i__carry_i_6/O
                         net (fo=8, routed)           0.499    10.414    centered_pwm_1channel/i__carry_i_6_n_0
    SLICE_X98Y80         LUT2 (Prop_lut2_I1_O)        0.105    10.519 r  centered_pwm_1channel/i__carry_i_1/O
                         net (fo=1, routed)           0.273    10.793    centered_pwm_1channel/i__carry_i_1_n_0
    SLICE_X96Y80         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.531    11.324 r  centered_pwm_1channel/counter_inferred__1/i__carry/O[3]
                         net (fo=1, routed)           0.000    11.324    centered_pwm_1channel/counter_inferred__1/i__carry_n_4
    SLICE_X96Y80         FDRE                                         r  centered_pwm_1channel/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      4.000     4.000 r  
    N18                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     5.327 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.701     7.028    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.105 r  clk_gbuffer/O
                         net (fo=2, routed)           1.386     8.490    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     8.563 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.454    10.018    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    10.095 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=99, routed)          1.339    11.434    centered_pwm_1channel/clk_mmcm_2
    SLICE_X96Y80         FDRE                                         r  centered_pwm_1channel/counter_reg[3]/C
                         clock pessimism              0.723    12.157    
                         clock uncertainty           -0.085    12.072    
    SLICE_X96Y80         FDRE (Setup_fdre_C_D)        0.101    12.173    centered_pwm_1channel/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         12.173    
                         arrival time                         -11.324    
  -------------------------------------------------------------------
                         slack                                  0.849    

Slack (MET) :             0.902ns  (required time - arrival time)
  Source:                 centered_pwm_1channel/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            centered_pwm_1channel/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_mmcm_2 rise@4.000ns - clk_mmcm_2 rise@0.000ns)
  Data Path Delay:        3.114ns  (logic 1.226ns (39.374%)  route 1.888ns (60.626%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.434ns = ( 11.434 - 4.000 ) 
    Source Clock Delay      (SCD):    8.157ns
    Clock Pessimism Removal (CPR):    0.723ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.873     3.265    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.350 r  clk_gbuffer/O
                         net (fo=2, routed)           1.552     4.902    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.979 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.597     6.576    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     6.661 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=99, routed)          1.496     8.157    centered_pwm_1channel/clk_mmcm_2
    SLICE_X96Y80         FDRE                                         r  centered_pwm_1channel/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y80         FDRE (Prop_fdre_C_Q)         0.433     8.590 f  centered_pwm_1channel/counter_reg[1]/Q
                         net (fo=9, routed)           0.579     9.169    centered_pwm_1channel/counter_reg__0[1]
    SLICE_X94Y80         LUT4 (Prop_lut4_I0_O)        0.105     9.274 f  centered_pwm_1channel/i__carry_i_10/O
                         net (fo=2, routed)           0.536     9.810    centered_pwm_1channel/i__carry_i_10_n_0
    SLICE_X94Y81         LUT5 (Prop_lut5_I4_O)        0.105     9.915 r  centered_pwm_1channel/i__carry_i_6/O
                         net (fo=8, routed)           0.499    10.414    centered_pwm_1channel/i__carry_i_6_n_0
    SLICE_X98Y80         LUT2 (Prop_lut2_I1_O)        0.105    10.519 r  centered_pwm_1channel/i__carry_i_1/O
                         net (fo=1, routed)           0.273    10.793    centered_pwm_1channel/i__carry_i_1_n_0
    SLICE_X96Y80         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.478    11.271 r  centered_pwm_1channel/counter_inferred__1/i__carry/O[2]
                         net (fo=1, routed)           0.000    11.271    centered_pwm_1channel/counter_inferred__1/i__carry_n_5
    SLICE_X96Y80         FDRE                                         r  centered_pwm_1channel/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      4.000     4.000 r  
    N18                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     5.327 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.701     7.028    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.105 r  clk_gbuffer/O
                         net (fo=2, routed)           1.386     8.490    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     8.563 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.454    10.018    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    10.095 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=99, routed)          1.339    11.434    centered_pwm_1channel/clk_mmcm_2
    SLICE_X96Y80         FDRE                                         r  centered_pwm_1channel/counter_reg[2]/C
                         clock pessimism              0.723    12.157    
                         clock uncertainty           -0.085    12.072    
    SLICE_X96Y80         FDRE (Setup_fdre_C_D)        0.101    12.173    centered_pwm_1channel/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         12.173    
                         arrival time                         -11.271    
  -------------------------------------------------------------------
                         slack                                  0.902    

Slack (MET) :             1.031ns  (required time - arrival time)
  Source:                 centered_pwm_1channel/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            centered_pwm_1channel/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_mmcm_2 rise@4.000ns - clk_mmcm_2 rise@0.000ns)
  Data Path Delay:        2.985ns  (logic 1.097ns (36.754%)  route 1.888ns (63.246%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.434ns = ( 11.434 - 4.000 ) 
    Source Clock Delay      (SCD):    8.157ns
    Clock Pessimism Removal (CPR):    0.723ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.873     3.265    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.350 r  clk_gbuffer/O
                         net (fo=2, routed)           1.552     4.902    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.979 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.597     6.576    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     6.661 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=99, routed)          1.496     8.157    centered_pwm_1channel/clk_mmcm_2
    SLICE_X96Y80         FDRE                                         r  centered_pwm_1channel/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y80         FDRE (Prop_fdre_C_Q)         0.433     8.590 f  centered_pwm_1channel/counter_reg[1]/Q
                         net (fo=9, routed)           0.579     9.169    centered_pwm_1channel/counter_reg__0[1]
    SLICE_X94Y80         LUT4 (Prop_lut4_I0_O)        0.105     9.274 f  centered_pwm_1channel/i__carry_i_10/O
                         net (fo=2, routed)           0.536     9.810    centered_pwm_1channel/i__carry_i_10_n_0
    SLICE_X94Y81         LUT5 (Prop_lut5_I4_O)        0.105     9.915 r  centered_pwm_1channel/i__carry_i_6/O
                         net (fo=8, routed)           0.499    10.414    centered_pwm_1channel/i__carry_i_6_n_0
    SLICE_X98Y80         LUT2 (Prop_lut2_I1_O)        0.105    10.519 r  centered_pwm_1channel/i__carry_i_1/O
                         net (fo=1, routed)           0.273    10.793    centered_pwm_1channel/i__carry_i_1_n_0
    SLICE_X96Y80         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.349    11.142 r  centered_pwm_1channel/counter_inferred__1/i__carry/O[1]
                         net (fo=1, routed)           0.000    11.142    centered_pwm_1channel/counter_inferred__1/i__carry_n_6
    SLICE_X96Y80         FDRE                                         r  centered_pwm_1channel/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      4.000     4.000 r  
    N18                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     5.327 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.701     7.028    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.105 r  clk_gbuffer/O
                         net (fo=2, routed)           1.386     8.490    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     8.563 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.454    10.018    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    10.095 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=99, routed)          1.339    11.434    centered_pwm_1channel/clk_mmcm_2
    SLICE_X96Y80         FDRE                                         r  centered_pwm_1channel/counter_reg[1]/C
                         clock pessimism              0.723    12.157    
                         clock uncertainty           -0.085    12.072    
    SLICE_X96Y80         FDRE (Setup_fdre_C_D)        0.101    12.173    centered_pwm_1channel/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         12.173    
                         arrival time                         -11.142    
  -------------------------------------------------------------------
                         slack                                  1.031    

Slack (MET) :             1.067ns  (required time - arrival time)
  Source:                 sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_7/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_mmcm_2 rise@4.000ns - clk_mmcm_2 rise@0.000ns)
  Data Path Delay:        2.212ns  (logic 0.348ns (15.735%)  route 1.864ns (84.265%))
  Logic Levels:           0  
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.477ns = ( 11.477 - 4.000 ) 
    Source Clock Delay      (SCD):    8.151ns
    Clock Pessimism Removal (CPR):    0.662ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.873     3.265    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.350 r  clk_gbuffer/O
                         net (fo=2, routed)           1.552     4.902    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.979 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.597     6.576    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     6.661 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=99, routed)          1.490     8.151    sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    SLICE_X95Y73         FDRE                                         r  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y73         FDRE (Prop_fdre_C_Q)         0.348     8.499 r  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[1]/Q
                         net (fo=8, routed)           1.864    10.363    sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg_n_0_[1]
    RAMB18_X5Y34         RAMB18E1                                     r  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_7/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      4.000     4.000 r  
    N18                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     5.327 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.701     7.028    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.105 r  clk_gbuffer/O
                         net (fo=2, routed)           1.386     8.490    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     8.563 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.454    10.018    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    10.095 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=99, routed)          1.382    11.477    sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB18_X5Y34         RAMB18E1                                     r  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_7/CLKARDCLK
                         clock pessimism              0.662    12.139    
                         clock uncertainty           -0.085    12.054    
    RAMB18_X5Y34         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.624    11.430    sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_7
  -------------------------------------------------------------------
                         required time                         11.430    
                         arrival time                         -10.363    
  -------------------------------------------------------------------
                         slack                                  1.067    

Slack (MET) :             1.249ns  (required time - arrival time)
  Source:                 centered_pwm_1channel/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            centered_pwm_1channel/counter_updown_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_mmcm_2 rise@4.000ns - clk_mmcm_2 rise@0.000ns)
  Data Path Delay:        2.633ns  (logic 0.748ns (28.403%)  route 1.885ns (71.597%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.430ns = ( 11.430 - 4.000 ) 
    Source Clock Delay      (SCD):    8.157ns
    Clock Pessimism Removal (CPR):    0.662ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.873     3.265    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.350 r  clk_gbuffer/O
                         net (fo=2, routed)           1.552     4.902    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.979 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.597     6.576    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     6.661 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=99, routed)          1.496     8.157    centered_pwm_1channel/clk_mmcm_2
    SLICE_X96Y80         FDRE                                         r  centered_pwm_1channel/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y80         FDRE (Prop_fdre_C_Q)         0.433     8.590 f  centered_pwm_1channel/counter_reg[1]/Q
                         net (fo=9, routed)           0.579     9.169    centered_pwm_1channel/counter_reg__0[1]
    SLICE_X94Y80         LUT4 (Prop_lut4_I0_O)        0.105     9.274 f  centered_pwm_1channel/i__carry_i_10/O
                         net (fo=2, routed)           0.672     9.946    centered_pwm_1channel/i__carry_i_10_n_0
    SLICE_X94Y81         LUT4 (Prop_lut4_I0_O)        0.105    10.051 f  centered_pwm_1channel/counter_updown_i_2/O
                         net (fo=1, routed)           0.634    10.686    centered_pwm_1channel/counter_updown_i_2_n_0
    SLICE_X99Y75         LUT4 (Prop_lut4_I3_O)        0.105    10.791 r  centered_pwm_1channel/counter_updown_i_1/O
                         net (fo=1, routed)           0.000    10.791    centered_pwm_1channel/counter_updown_i_1_n_0
    SLICE_X99Y75         FDRE                                         r  centered_pwm_1channel/counter_updown_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      4.000     4.000 r  
    N18                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     5.327 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.701     7.028    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.105 r  clk_gbuffer/O
                         net (fo=2, routed)           1.386     8.490    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     8.563 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.454    10.018    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    10.095 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=99, routed)          1.335    11.430    centered_pwm_1channel/clk_mmcm_2
    SLICE_X99Y75         FDRE                                         r  centered_pwm_1channel/counter_updown_reg/C
                         clock pessimism              0.662    12.092    
                         clock uncertainty           -0.085    12.007    
    SLICE_X99Y75         FDRE (Setup_fdre_C_D)        0.033    12.040    centered_pwm_1channel/counter_updown_reg
  -------------------------------------------------------------------
                         required time                         12.040    
                         arrival time                         -10.791    
  -------------------------------------------------------------------
                         slack                                  1.249    

Slack (MET) :             1.263ns  (required time - arrival time)
  Source:                 sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_rom_reg_a/opt_has_pipe.first_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_original_sin_ls/opt_has_pipe.first_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_mmcm_2 rise@4.000ns - clk_mmcm_2 rise@0.000ns)
  Data Path Delay:        2.627ns  (logic 0.643ns (24.478%)  route 1.984ns (75.522%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.433ns = ( 11.433 - 4.000 ) 
    Source Clock Delay      (SCD):    8.150ns
    Clock Pessimism Removal (CPR):    0.662ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.873     3.265    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.350 r  clk_gbuffer/O
                         net (fo=2, routed)           1.552     4.902    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.979 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.597     6.576    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     6.661 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=99, routed)          1.489     8.150    sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_rom_reg_a/aclk
    SLICE_X100Y75        FDRE                                         r  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_rom_reg_a/opt_has_pipe.first_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y75        FDRE (Prop_fdre_C_Q)         0.433     8.583 f  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_rom_reg_a/opt_has_pipe.first_q_reg[4]/Q
                         net (fo=2, routed)           1.059     9.642    sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_rom_reg_a/first_q[4]
    SLICE_X96Y75         LUT6 (Prop_lut6_I0_O)        0.105     9.747 r  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_rom_reg_a/opt_has_pipe.first_q[8]_i_2__0/O
                         net (fo=4, routed)           0.925    10.672    sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_rom_reg_a/opt_has_pipe.first_q[8]_i_2__0_n_0
    SLICE_X95Y79         LUT5 (Prop_lut5_I1_O)        0.105    10.777 r  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_rom_reg_a/opt_has_pipe.first_q[7]_i_1__1/O
                         net (fo=1, routed)           0.000    10.777    sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_original_sin_ls/D[7]
    SLICE_X95Y79         FDRE                                         r  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_original_sin_ls/opt_has_pipe.first_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      4.000     4.000 r  
    N18                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     5.327 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.701     7.028    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.105 r  clk_gbuffer/O
                         net (fo=2, routed)           1.386     8.490    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     8.563 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.454    10.018    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    10.095 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=99, routed)          1.338    11.433    sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_original_sin_ls/aclk
    SLICE_X95Y79         FDRE                                         r  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_original_sin_ls/opt_has_pipe.first_q_reg[7]/C
                         clock pessimism              0.662    12.095    
                         clock uncertainty           -0.085    12.010    
    SLICE_X95Y79         FDRE (Setup_fdre_C_D)        0.030    12.040    sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_original_sin_ls/opt_has_pipe.first_q_reg[7]
  -------------------------------------------------------------------
                         required time                         12.040    
                         arrival time                         -10.777    
  -------------------------------------------------------------------
                         slack                                  1.263    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.first_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.i_pipe[3].pipe_reg[3][1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_2 rise@0.000ns - clk_mmcm_2 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.177%)  route 0.158ns (52.823%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.563ns
    Source Clock Delay      (SCD):    2.728ns
    Clock Pessimism Removal (CPR):    0.802ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.674     0.903    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.929 r  clk_gbuffer/O
                         net (fo=2, routed)           0.597     1.526    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.576 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.529     2.105    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.131 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=99, routed)          0.597     2.728    sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/aclk
    SLICE_X95Y76         FDRE                                         r  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.first_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y76         FDRE (Prop_fdre_C_Q)         0.141     2.869 r  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.first_q_reg[1]/Q
                         net (fo=1, routed)           0.158     3.026    sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/first_q[1]
    SLICE_X98Y75         SRL16E                                       r  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.i_pipe[3].pipe_reg[3][1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.731     1.148    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.177 r  clk_gbuffer/O
                         net (fo=2, routed)           0.864     2.041    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.094 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.576     2.670    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.699 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=99, routed)          0.864     3.563    sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/aclk
    SLICE_X98Y75         SRL16E                                       r  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.i_pipe[3].pipe_reg[3][1]_srl2/CLK
                         clock pessimism             -0.802     2.761    
    SLICE_X98Y75         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     2.878    sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.i_pipe[3].pipe_reg[3][1]_srl2
  -------------------------------------------------------------------
                         required time                         -2.878    
                         arrival time                           3.026    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_1/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_2 rise@0.000ns - clk_mmcm_2 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.141ns (33.662%)  route 0.278ns (66.338%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.601ns
    Source Clock Delay      (SCD):    2.728ns
    Clock Pessimism Removal (CPR):    0.802ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.674     0.903    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.929 r  clk_gbuffer/O
                         net (fo=2, routed)           0.597     1.526    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.576 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.529     2.105    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.131 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=99, routed)          0.597     2.728    sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    SLICE_X95Y73         FDRE                                         r  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y73         FDRE (Prop_fdre_C_Q)         0.141     2.869 r  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[0]/Q
                         net (fo=8, routed)           0.278     3.146    sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg_n_0_[0]
    RAMB36_X4Y14         RAMB36E1                                     r  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_1/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.731     1.148    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.177 r  clk_gbuffer/O
                         net (fo=2, routed)           0.864     2.041    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.094 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.576     2.670    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.699 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=99, routed)          0.902     3.601    sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB36_X4Y14         RAMB36E1                                     r  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_1/CLKARDCLK
                         clock pessimism             -0.802     2.798    
    RAMB36_X4Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                      0.183     2.981    sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_1
  -------------------------------------------------------------------
                         required time                         -2.981    
                         arrival time                           3.146    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 sinegen/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_2 rise@0.000ns - clk_mmcm_2 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.213ns (69.632%)  route 0.093ns (30.368%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.563ns
    Source Clock Delay      (SCD):    2.728ns
    Clock Pessimism Removal (CPR):    0.822ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.674     0.903    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.929 r  clk_gbuffer/O
                         net (fo=2, routed)           0.597     1.526    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.576 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.529     2.105    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.131 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=99, routed)          0.597     2.728    sinegen/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/aclk
    SLICE_X94Y73         FDRE                                         r  sinegen/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y73         FDRE (Prop_fdre_C_Q)         0.164     2.892 r  sinegen/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[1]/Q
                         net (fo=3, routed)           0.093     2.984    sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/opt_has_pipe.first_q_reg[1][1]
    SLICE_X95Y73         LUT2 (Prop_lut2_I1_O)        0.049     3.033 r  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr[1]_i_1/O
                         net (fo=1, routed)           0.000     3.033    sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/asyn_mod_sin_addr[1]
    SLICE_X95Y73         FDRE                                         r  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.731     1.148    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.177 r  clk_gbuffer/O
                         net (fo=2, routed)           0.864     2.041    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.094 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.576     2.670    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.699 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=99, routed)          0.864     3.563    sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    SLICE_X95Y73         FDRE                                         r  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[1]/C
                         clock pessimism             -0.822     2.741    
    SLICE_X95Y73         FDRE (Hold_fdre_C_D)         0.107     2.848    sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.848    
                         arrival time                           3.033    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_1/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_2 rise@0.000ns - clk_mmcm_2 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.141ns (31.994%)  route 0.300ns (68.006%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.601ns
    Source Clock Delay      (SCD):    2.728ns
    Clock Pessimism Removal (CPR):    0.802ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.674     0.903    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.929 r  clk_gbuffer/O
                         net (fo=2, routed)           0.597     1.526    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.576 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.529     2.105    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.131 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=99, routed)          0.597     2.728    sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    SLICE_X95Y73         FDRE                                         r  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y73         FDRE (Prop_fdre_C_Q)         0.141     2.869 r  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[4]/Q
                         net (fo=8, routed)           0.300     3.168    sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg_n_0_[4]
    RAMB36_X4Y14         RAMB36E1                                     r  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_1/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.731     1.148    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.177 r  clk_gbuffer/O
                         net (fo=2, routed)           0.864     2.041    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.094 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.576     2.670    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.699 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=99, routed)          0.902     3.601    sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB36_X4Y14         RAMB36E1                                     r  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_1/CLKARDCLK
                         clock pessimism             -0.802     2.798    
    RAMB36_X4Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     2.981    sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_1
  -------------------------------------------------------------------
                         required time                         -2.981    
                         arrival time                           3.168    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_1/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_2 rise@0.000ns - clk_mmcm_2 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.141ns (31.901%)  route 0.301ns (68.099%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.601ns
    Source Clock Delay      (SCD):    2.728ns
    Clock Pessimism Removal (CPR):    0.802ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.674     0.903    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.929 r  clk_gbuffer/O
                         net (fo=2, routed)           0.597     1.526    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.576 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.529     2.105    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.131 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=99, routed)          0.597     2.728    sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    SLICE_X95Y73         FDRE                                         r  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y73         FDRE (Prop_fdre_C_Q)         0.141     2.869 r  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[2]/Q
                         net (fo=8, routed)           0.301     3.170    sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg_n_0_[2]
    RAMB36_X4Y14         RAMB36E1                                     r  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_1/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.731     1.148    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.177 r  clk_gbuffer/O
                         net (fo=2, routed)           0.864     2.041    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.094 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.576     2.670    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.699 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=99, routed)          0.902     3.601    sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB36_X4Y14         RAMB36E1                                     r  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_1/CLKARDCLK
                         clock pessimism             -0.802     2.798    
    RAMB36_X4Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     2.981    sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_1
  -------------------------------------------------------------------
                         required time                         -2.981    
                         arrival time                           3.170    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_2 rise@0.000ns - clk_mmcm_2 rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.141ns (31.306%)  route 0.309ns (68.693%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.604ns
    Source Clock Delay      (SCD):    2.728ns
    Clock Pessimism Removal (CPR):    0.802ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.674     0.903    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.929 r  clk_gbuffer/O
                         net (fo=2, routed)           0.597     1.526    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.576 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.529     2.105    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.131 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=99, routed)          0.597     2.728    sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    SLICE_X95Y73         FDRE                                         r  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y73         FDRE (Prop_fdre_C_Q)         0.141     2.869 r  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[4]/Q
                         net (fo=8, routed)           0.309     3.178    sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg_n_0_[4]
    RAMB36_X5Y14         RAMB36E1                                     r  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.731     1.148    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.177 r  clk_gbuffer/O
                         net (fo=2, routed)           0.864     2.041    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.094 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.576     2.670    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.699 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=99, routed)          0.905     3.604    sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB36_X5Y14         RAMB36E1                                     r  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0/CLKARDCLK
                         clock pessimism             -0.802     2.801    
    RAMB36_X5Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     2.984    sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0
  -------------------------------------------------------------------
                         required time                         -2.984    
                         arrival time                           3.178    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_2 rise@0.000ns - clk_mmcm_2 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.141ns (31.287%)  route 0.310ns (68.713%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.604ns
    Source Clock Delay      (SCD):    2.728ns
    Clock Pessimism Removal (CPR):    0.802ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.674     0.903    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.929 r  clk_gbuffer/O
                         net (fo=2, routed)           0.597     1.526    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.576 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.529     2.105    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.131 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=99, routed)          0.597     2.728    sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    SLICE_X95Y73         FDRE                                         r  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y73         FDRE (Prop_fdre_C_Q)         0.141     2.869 r  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[2]/Q
                         net (fo=8, routed)           0.310     3.178    sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg_n_0_[2]
    RAMB36_X5Y14         RAMB36E1                                     r  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.731     1.148    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.177 r  clk_gbuffer/O
                         net (fo=2, routed)           0.864     2.041    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.094 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.576     2.670    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.699 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=99, routed)          0.905     3.604    sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB36_X5Y14         RAMB36E1                                     r  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0/CLKARDCLK
                         clock pessimism             -0.802     2.801    
    RAMB36_X5Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     2.984    sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0
  -------------------------------------------------------------------
                         required time                         -2.984    
                         arrival time                           3.178    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_original_sin_ls/opt_has_pipe.first_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ls/opt_has_pipe.first_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_2 rise@0.000ns - clk_mmcm_2 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.512%)  route 0.162ns (53.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.566ns
    Source Clock Delay      (SCD):    2.730ns
    Clock Pessimism Removal (CPR):    0.802ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.674     0.903    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.929 r  clk_gbuffer/O
                         net (fo=2, routed)           0.597     1.526    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.576 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.529     2.105    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.131 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=99, routed)          0.599     2.730    sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_original_sin_ls/aclk
    SLICE_X97Y77         FDRE                                         r  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_original_sin_ls/opt_has_pipe.first_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y77         FDRE (Prop_fdre_C_Q)         0.141     2.871 r  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_original_sin_ls/opt_has_pipe.first_q_reg[6]/Q
                         net (fo=1, routed)           0.162     3.033    sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ls/D[6]
    SLICE_X101Y77        FDRE                                         r  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ls/opt_has_pipe.first_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.731     1.148    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.177 r  clk_gbuffer/O
                         net (fo=2, routed)           0.864     2.041    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.094 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.576     2.670    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.699 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=99, routed)          0.867     3.566    sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ls/aclk
    SLICE_X101Y77        FDRE                                         r  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ls/opt_has_pipe.first_q_reg[6]/C
                         clock pessimism             -0.802     2.764    
    SLICE_X101Y77        FDRE (Hold_fdre_C_D)         0.070     2.834    sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ls/opt_has_pipe.first_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.834    
                         arrival time                           3.033    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_original_sin_ls/opt_has_pipe.first_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ls/opt_has_pipe.first_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_2 rise@0.000ns - clk_mmcm_2 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.777%)  route 0.160ns (53.223%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.564ns
    Source Clock Delay      (SCD):    2.727ns
    Clock Pessimism Removal (CPR):    0.802ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.674     0.903    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.929 r  clk_gbuffer/O
                         net (fo=2, routed)           0.597     1.526    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.576 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.529     2.105    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.131 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=99, routed)          0.596     2.727    sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_original_sin_ls/aclk
    SLICE_X97Y75         FDRE                                         r  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_original_sin_ls/opt_has_pipe.first_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y75         FDRE (Prop_fdre_C_Q)         0.141     2.868 r  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_original_sin_ls/opt_has_pipe.first_q_reg[4]/Q
                         net (fo=1, routed)           0.160     3.028    sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ls/D[4]
    SLICE_X101Y76        FDRE                                         r  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ls/opt_has_pipe.first_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.731     1.148    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.177 r  clk_gbuffer/O
                         net (fo=2, routed)           0.864     2.041    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.094 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.576     2.670    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.699 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=99, routed)          0.865     3.564    sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ls/aclk
    SLICE_X101Y76        FDRE                                         r  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ls/opt_has_pipe.first_q_reg[4]/C
                         clock pessimism             -0.802     2.762    
    SLICE_X101Y76        FDRE (Hold_fdre_C_D)         0.066     2.828    sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ls/opt_has_pipe.first_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.828    
                         arrival time                           3.028    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 sinegen/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_2 rise@0.000ns - clk_mmcm_2 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.209ns (67.166%)  route 0.102ns (32.834%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.563ns
    Source Clock Delay      (SCD):    2.728ns
    Clock Pessimism Removal (CPR):    0.822ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.674     0.903    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.929 r  clk_gbuffer/O
                         net (fo=2, routed)           0.597     1.526    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.576 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.529     2.105    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.131 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=99, routed)          0.597     2.728    sinegen/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/aclk
    SLICE_X94Y73         FDRE                                         r  sinegen/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y73         FDRE (Prop_fdre_C_Q)         0.164     2.892 r  sinegen/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[4]/Q
                         net (fo=3, routed)           0.102     2.994    sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/opt_has_pipe.first_q_reg[1][4]
    SLICE_X95Y73         LUT2 (Prop_lut2_I1_O)        0.045     3.039 r  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr[4]_i_1/O
                         net (fo=1, routed)           0.000     3.039    sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/asyn_mod_sin_addr[4]
    SLICE_X95Y73         FDRE                                         r  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.731     1.148    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.177 r  clk_gbuffer/O
                         net (fo=2, routed)           0.864     2.041    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.094 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.576     2.670    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.699 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=99, routed)          0.864     3.563    sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    SLICE_X95Y73         FDRE                                         r  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[4]/C
                         clock pessimism             -0.822     2.741    
    SLICE_X95Y73         FDRE (Hold_fdre_C_D)         0.092     2.833    sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.833    
                         arrival time                           3.039    
  -------------------------------------------------------------------
                         slack                                  0.206    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_mmcm_2
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { MMCM_ADV/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         4.000       1.830      RAMB18_X5Y34     sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         4.000       1.830      RAMB36_X4Y14     sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         4.000       1.830      RAMB36_X5Y15     sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         4.000       1.830      RAMB36_X4Y15     sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         4.000       1.830      RAMB36_X5Y16     sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         4.000       1.830      RAMB36_X4Y17     sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         4.000       1.830      RAMB36_X4Y16     sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         4.000       1.830      RAMB36_X5Y14     sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.592         4.000       2.408      BUFGCTRL_X0Y0    clk_mmcm_2_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         4.000       2.751      MMCME2_ADV_X1Y0  MMCM_ADV/CLKOUT2
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       4.000       209.360    MMCME2_ADV_X1Y0  MMCM_ADV/CLKOUT2
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         2.000       1.146      SLICE_X98Y75     sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.i_pipe[3].pipe_reg[3][1]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         2.000       1.146      SLICE_X98Y75     sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.i_pipe[3].pipe_reg[3][1]_srl2/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X101Y77    sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ls/opt_has_pipe.first_q_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X101Y77    sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ls/opt_has_pipe.first_q_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X101Y78    sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ls/opt_has_pipe.first_q_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X101Y77    sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/opt_has_pipe.first_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X101Y78    sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/opt_has_pipe.first_q_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X101Y78    sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/opt_has_pipe.first_q_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X101Y78    sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/opt_has_pipe.first_q_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X101Y77    sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/opt_has_pipe.first_q_reg[4]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         2.000       1.146      SLICE_X98Y75     sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.i_pipe[3].pipe_reg[3][1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         2.000       1.146      SLICE_X98Y75     sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.i_pipe[3].pipe_reg[3][1]_srl2/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X96Y80     centered_pwm_1channel/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X96Y80     centered_pwm_1channel/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X96Y80     centered_pwm_1channel/counter_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X96Y80     centered_pwm_1channel/counter_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X96Y81     centered_pwm_1channel/counter_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X96Y81     centered_pwm_1channel/counter_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X96Y81     centered_pwm_1channel/counter_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X94Y79     centered_pwm_1channel/pwm_i_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_mmcm_2
  To Clock:  clk_mmcm_1

Setup :            7  Failing Endpoints,  Worst Slack       -1.928ns,  Total Violation       -9.677ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.065ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.928ns  (required time - arrival time)
  Source:                 sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ls/opt_has_pipe.first_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            sin_input_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@5.333ns period=10.667ns})
  Path Group:             clk_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.333ns  (clk_mmcm_1 rise@21.333ns - clk_mmcm_2 rise@20.000ns)
  Data Path Delay:        2.769ns  (logic 1.530ns (55.249%)  route 1.239ns (44.751%))
  Logic Levels:           5  (CARRY4=3 LUT1=2)
  Clock Path Skew:        -0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.433ns = ( 28.766 - 21.333 ) 
    Source Clock Delay      (SCD):    8.151ns = ( 28.151 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.416ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_2 rise edge)
                                                     20.000    20.000 r  
    N18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392    21.392 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.873    23.265    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    23.350 r  clk_gbuffer/O
                         net (fo=2, routed)           1.552    24.902    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077    24.979 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.597    26.576    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085    26.661 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=99, routed)          1.490    28.151    sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ls/aclk
    SLICE_X101Y76        FDRE                                         r  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ls/opt_has_pipe.first_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y76        FDRE (Prop_fdre_C_Q)         0.379    28.530 f  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ls/opt_has_pipe.first_q_reg[2]/Q
                         net (fo=2, routed)           0.767    29.297    m_axis_data_tdata[2]
    SLICE_X100Y76        LUT1 (Prop_lut1_I0_O)        0.105    29.402 r  sin_input[12]_i_14/O
                         net (fo=1, routed)           0.000    29.402    sin_input[12]_i_14_n_0
    SLICE_X100Y76        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    29.846 r  sin_input_reg[12]_i_7/CO[3]
                         net (fo=1, routed)           0.000    29.846    sin_input_reg[12]_i_7_n_0
    SLICE_X100Y77        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    29.946 r  sin_input_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.946    sin_input_reg[12]_i_2_n_0
    SLICE_X100Y78        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257    30.203 f  sin_input_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.472    30.676    L__0[10]
    SLICE_X99Y78         LUT1 (Prop_lut1_I0_O)        0.245    30.921 r  sin_input[10]_i_1/O
                         net (fo=1, routed)           0.000    30.921    xor[10]
    SLICE_X99Y78         FDRE                                         r  sin_input_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_1 rise edge)
                                                     21.333    21.333 r  
    N18                                               0.000    21.333 r  sys_clk (IN)
                         net (fo=0)                   0.000    21.333    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    22.660 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.701    24.361    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    24.438 r  clk_gbuffer/O
                         net (fo=2, routed)           1.386    25.824    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    25.897 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           1.454    27.351    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    27.428 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=20, routed)          1.338    28.766    clk_mmcm_1_BUFG
    SLICE_X99Y78         FDRE                                         r  sin_input_reg[10]/C
                         clock pessimism              0.416    29.182    
                         clock uncertainty           -0.220    28.963    
    SLICE_X99Y78         FDRE (Setup_fdre_C_D)        0.030    28.993    sin_input_reg[10]
  -------------------------------------------------------------------
                         required time                         28.993    
                         arrival time                         -30.921    
  -------------------------------------------------------------------
                         slack                                 -1.928    

Slack (VIOLATED) :        -1.827ns  (required time - arrival time)
  Source:                 sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ls/opt_has_pipe.first_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            sin_input_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@5.333ns period=10.667ns})
  Path Group:             clk_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.333ns  (clk_mmcm_1 rise@21.333ns - clk_mmcm_2 rise@20.000ns)
  Data Path Delay:        2.672ns  (logic 1.444ns (54.039%)  route 1.228ns (45.961%))
  Logic Levels:           5  (CARRY4=3 LUT1=2)
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.435ns = ( 28.768 - 21.333 ) 
    Source Clock Delay      (SCD):    8.151ns = ( 28.151 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.416ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_2 rise edge)
                                                     20.000    20.000 r  
    N18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392    21.392 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.873    23.265    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    23.350 r  clk_gbuffer/O
                         net (fo=2, routed)           1.552    24.902    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077    24.979 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.597    26.576    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085    26.661 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=99, routed)          1.490    28.151    sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ls/aclk
    SLICE_X101Y76        FDRE                                         r  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ls/opt_has_pipe.first_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y76        FDRE (Prop_fdre_C_Q)         0.379    28.530 f  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ls/opt_has_pipe.first_q_reg[2]/Q
                         net (fo=2, routed)           0.767    29.297    m_axis_data_tdata[2]
    SLICE_X100Y76        LUT1 (Prop_lut1_I0_O)        0.105    29.402 r  sin_input[12]_i_14/O
                         net (fo=1, routed)           0.000    29.402    sin_input[12]_i_14_n_0
    SLICE_X100Y76        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    29.846 r  sin_input_reg[12]_i_7/CO[3]
                         net (fo=1, routed)           0.000    29.846    sin_input_reg[12]_i_7_n_0
    SLICE_X100Y77        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    29.946 r  sin_input_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.946    sin_input_reg[12]_i_2_n_0
    SLICE_X100Y78        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    30.124 f  sin_input_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.461    30.585    L__0[9]
    SLICE_X101Y79        LUT1 (Prop_lut1_I0_O)        0.238    30.823 r  sin_input[9]_i_1/O
                         net (fo=1, routed)           0.000    30.823    xor[9]
    SLICE_X101Y79        FDRE                                         r  sin_input_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_1 rise edge)
                                                     21.333    21.333 r  
    N18                                               0.000    21.333 r  sys_clk (IN)
                         net (fo=0)                   0.000    21.333    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    22.660 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.701    24.361    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    24.438 r  clk_gbuffer/O
                         net (fo=2, routed)           1.386    25.824    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    25.897 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           1.454    27.351    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    27.428 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=20, routed)          1.340    28.768    clk_mmcm_1_BUFG
    SLICE_X101Y79        FDRE                                         r  sin_input_reg[9]/C
                         clock pessimism              0.416    29.184    
                         clock uncertainty           -0.220    28.965    
    SLICE_X101Y79        FDRE (Setup_fdre_C_D)        0.032    28.997    sin_input_reg[9]
  -------------------------------------------------------------------
                         required time                         28.997    
                         arrival time                         -30.823    
  -------------------------------------------------------------------
                         slack                                 -1.827    

Slack (VIOLATED) :        -1.277ns  (required time - arrival time)
  Source:                 sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/opt_has_pipe.first_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            sin_input_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@5.333ns period=10.667ns})
  Path Group:             clk_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.333ns  (clk_mmcm_1 rise@21.333ns - clk_mmcm_2 rise@20.000ns)
  Data Path Delay:        2.189ns  (logic 1.093ns (49.937%)  route 1.096ns (50.063%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.435ns = ( 28.768 - 21.333 ) 
    Source Clock Delay      (SCD):    8.154ns = ( 28.154 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.416ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_2 rise edge)
                                                     20.000    20.000 r  
    N18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392    21.392 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.873    23.265    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    23.350 r  clk_gbuffer/O
                         net (fo=2, routed)           1.552    24.902    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077    24.979 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.597    26.576    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085    26.661 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=99, routed)          1.493    28.154    sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/aclk
    SLICE_X101Y78        FDRE                                         r  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/opt_has_pipe.first_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y78        FDRE (Prop_fdre_C_Q)         0.379    28.533 r  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/opt_has_pipe.first_q_reg[1]/Q
                         net (fo=2, routed)           1.096    29.629    m_axis_data_tdata[9]
    SLICE_X100Y78        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457    30.086 r  sin_input_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.086    sin_input_reg[12]_i_1_n_0
    SLICE_X100Y79        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257    30.343 r  sin_input_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000    30.343    L[14]
    SLICE_X100Y79        FDRE                                         r  sin_input_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_1 rise edge)
                                                     21.333    21.333 r  
    N18                                               0.000    21.333 r  sys_clk (IN)
                         net (fo=0)                   0.000    21.333    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    22.660 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.701    24.361    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    24.438 r  clk_gbuffer/O
                         net (fo=2, routed)           1.386    25.824    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    25.897 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           1.454    27.351    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    27.428 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=20, routed)          1.340    28.768    clk_mmcm_1_BUFG
    SLICE_X100Y79        FDRE                                         r  sin_input_reg[14]/C
                         clock pessimism              0.416    29.184    
                         clock uncertainty           -0.220    28.965    
    SLICE_X100Y79        FDRE (Setup_fdre_C_D)        0.101    29.066    sin_input_reg[14]
  -------------------------------------------------------------------
                         required time                         29.066    
                         arrival time                         -30.343    
  -------------------------------------------------------------------
                         slack                                 -1.277    

Slack (VIOLATED) :        -1.219ns  (required time - arrival time)
  Source:                 sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/opt_has_pipe.first_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            sin_input_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@5.333ns period=10.667ns})
  Path Group:             clk_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.333ns  (clk_mmcm_1 rise@21.333ns - clk_mmcm_2 rise@20.000ns)
  Data Path Delay:        2.131ns  (logic 1.035ns (48.574%)  route 1.096ns (51.426%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.435ns = ( 28.768 - 21.333 ) 
    Source Clock Delay      (SCD):    8.154ns = ( 28.154 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.416ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_2 rise edge)
                                                     20.000    20.000 r  
    N18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392    21.392 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.873    23.265    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    23.350 r  clk_gbuffer/O
                         net (fo=2, routed)           1.552    24.902    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077    24.979 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.597    26.576    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085    26.661 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=99, routed)          1.493    28.154    sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/aclk
    SLICE_X101Y78        FDRE                                         r  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/opt_has_pipe.first_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y78        FDRE (Prop_fdre_C_Q)         0.379    28.533 r  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/opt_has_pipe.first_q_reg[1]/Q
                         net (fo=2, routed)           1.096    29.629    m_axis_data_tdata[9]
    SLICE_X100Y78        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457    30.086 r  sin_input_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.086    sin_input_reg[12]_i_1_n_0
    SLICE_X100Y79        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199    30.285 r  sin_input_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000    30.285    L[15]
    SLICE_X100Y79        FDRE                                         r  sin_input_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_1 rise edge)
                                                     21.333    21.333 r  
    N18                                               0.000    21.333 r  sys_clk (IN)
                         net (fo=0)                   0.000    21.333    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    22.660 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.701    24.361    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    24.438 r  clk_gbuffer/O
                         net (fo=2, routed)           1.386    25.824    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    25.897 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           1.454    27.351    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    27.428 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=20, routed)          1.340    28.768    clk_mmcm_1_BUFG
    SLICE_X100Y79        FDRE                                         r  sin_input_reg[15]/C
                         clock pessimism              0.416    29.184    
                         clock uncertainty           -0.220    28.965    
    SLICE_X100Y79        FDRE (Setup_fdre_C_D)        0.101    29.066    sin_input_reg[15]
  -------------------------------------------------------------------
                         required time                         29.066    
                         arrival time                         -30.285    
  -------------------------------------------------------------------
                         slack                                 -1.219    

Slack (VIOLATED) :        -1.198ns  (required time - arrival time)
  Source:                 sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/opt_has_pipe.first_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            sin_input_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@5.333ns period=10.667ns})
  Path Group:             clk_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.333ns  (clk_mmcm_1 rise@21.333ns - clk_mmcm_2 rise@20.000ns)
  Data Path Delay:        2.110ns  (logic 1.014ns (48.062%)  route 1.096ns (51.938%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.435ns = ( 28.768 - 21.333 ) 
    Source Clock Delay      (SCD):    8.154ns = ( 28.154 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.416ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_2 rise edge)
                                                     20.000    20.000 r  
    N18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392    21.392 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.873    23.265    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    23.350 r  clk_gbuffer/O
                         net (fo=2, routed)           1.552    24.902    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077    24.979 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.597    26.576    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085    26.661 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=99, routed)          1.493    28.154    sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/aclk
    SLICE_X101Y78        FDRE                                         r  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/opt_has_pipe.first_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y78        FDRE (Prop_fdre_C_Q)         0.379    28.533 r  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/opt_has_pipe.first_q_reg[1]/Q
                         net (fo=2, routed)           1.096    29.629    m_axis_data_tdata[9]
    SLICE_X100Y78        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457    30.086 r  sin_input_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.086    sin_input_reg[12]_i_1_n_0
    SLICE_X100Y79        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    30.264 r  sin_input_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000    30.264    L[13]
    SLICE_X100Y79        FDRE                                         r  sin_input_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_1 rise edge)
                                                     21.333    21.333 r  
    N18                                               0.000    21.333 r  sys_clk (IN)
                         net (fo=0)                   0.000    21.333    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    22.660 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.701    24.361    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    24.438 r  clk_gbuffer/O
                         net (fo=2, routed)           1.386    25.824    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    25.897 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           1.454    27.351    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    27.428 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=20, routed)          1.340    28.768    clk_mmcm_1_BUFG
    SLICE_X100Y79        FDRE                                         r  sin_input_reg[13]/C
                         clock pessimism              0.416    29.184    
                         clock uncertainty           -0.220    28.965    
    SLICE_X100Y79        FDRE (Setup_fdre_C_D)        0.101    29.066    sin_input_reg[13]
  -------------------------------------------------------------------
                         required time                         29.066    
                         arrival time                         -30.264    
  -------------------------------------------------------------------
                         slack                                 -1.198    

Slack (VIOLATED) :        -1.145ns  (required time - arrival time)
  Source:                 sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ls/opt_has_pipe.first_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            sin_input_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@5.333ns period=10.667ns})
  Path Group:             clk_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.333ns  (clk_mmcm_1 rise@21.333ns - clk_mmcm_2 rise@20.000ns)
  Data Path Delay:        2.057ns  (logic 1.290ns (62.711%)  route 0.767ns (37.289%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        -0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.433ns = ( 28.766 - 21.333 ) 
    Source Clock Delay      (SCD):    8.151ns = ( 28.151 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.416ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_2 rise edge)
                                                     20.000    20.000 r  
    N18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392    21.392 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.873    23.265    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    23.350 r  clk_gbuffer/O
                         net (fo=2, routed)           1.552    24.902    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077    24.979 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.597    26.576    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085    26.661 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=99, routed)          1.490    28.151    sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ls/aclk
    SLICE_X101Y76        FDRE                                         r  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ls/opt_has_pipe.first_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y76        FDRE (Prop_fdre_C_Q)         0.379    28.530 f  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ls/opt_has_pipe.first_q_reg[2]/Q
                         net (fo=2, routed)           0.767    29.297    m_axis_data_tdata[2]
    SLICE_X100Y76        LUT1 (Prop_lut1_I0_O)        0.105    29.402 r  sin_input[12]_i_14/O
                         net (fo=1, routed)           0.000    29.402    sin_input[12]_i_14_n_0
    SLICE_X100Y76        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    29.846 r  sin_input_reg[12]_i_7/CO[3]
                         net (fo=1, routed)           0.000    29.846    sin_input_reg[12]_i_7_n_0
    SLICE_X100Y77        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    29.946 r  sin_input_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.946    sin_input_reg[12]_i_2_n_0
    SLICE_X100Y78        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262    30.208 r  sin_input_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    30.208    L[12]
    SLICE_X100Y78        FDRE                                         r  sin_input_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_1 rise edge)
                                                     21.333    21.333 r  
    N18                                               0.000    21.333 r  sys_clk (IN)
                         net (fo=0)                   0.000    21.333    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    22.660 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.701    24.361    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    24.438 r  clk_gbuffer/O
                         net (fo=2, routed)           1.386    25.824    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    25.897 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           1.454    27.351    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    27.428 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=20, routed)          1.338    28.766    clk_mmcm_1_BUFG
    SLICE_X100Y78        FDRE                                         r  sin_input_reg[12]/C
                         clock pessimism              0.416    29.182    
                         clock uncertainty           -0.220    28.963    
    SLICE_X100Y78        FDRE (Setup_fdre_C_D)        0.101    29.064    sin_input_reg[12]
  -------------------------------------------------------------------
                         required time                         29.064    
                         arrival time                         -30.208    
  -------------------------------------------------------------------
                         slack                                 -1.145    

Slack (VIOLATED) :        -1.082ns  (required time - arrival time)
  Source:                 sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ls/opt_has_pipe.first_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            sin_input_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@5.333ns period=10.667ns})
  Path Group:             clk_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.333ns  (clk_mmcm_1 rise@21.333ns - clk_mmcm_2 rise@20.000ns)
  Data Path Delay:        1.994ns  (logic 1.227ns (61.533%)  route 0.767ns (38.467%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        -0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.433ns = ( 28.766 - 21.333 ) 
    Source Clock Delay      (SCD):    8.151ns = ( 28.151 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.416ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_2 rise edge)
                                                     20.000    20.000 r  
    N18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392    21.392 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.873    23.265    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    23.350 r  clk_gbuffer/O
                         net (fo=2, routed)           1.552    24.902    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077    24.979 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.597    26.576    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085    26.661 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=99, routed)          1.490    28.151    sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ls/aclk
    SLICE_X101Y76        FDRE                                         r  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ls/opt_has_pipe.first_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y76        FDRE (Prop_fdre_C_Q)         0.379    28.530 f  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ls/opt_has_pipe.first_q_reg[2]/Q
                         net (fo=2, routed)           0.767    29.297    m_axis_data_tdata[2]
    SLICE_X100Y76        LUT1 (Prop_lut1_I0_O)        0.105    29.402 r  sin_input[12]_i_14/O
                         net (fo=1, routed)           0.000    29.402    sin_input[12]_i_14_n_0
    SLICE_X100Y76        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    29.846 r  sin_input_reg[12]_i_7/CO[3]
                         net (fo=1, routed)           0.000    29.846    sin_input_reg[12]_i_7_n_0
    SLICE_X100Y77        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    29.946 r  sin_input_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.946    sin_input_reg[12]_i_2_n_0
    SLICE_X100Y78        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199    30.145 r  sin_input_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    30.145    L[11]
    SLICE_X100Y78        FDRE                                         r  sin_input_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_1 rise edge)
                                                     21.333    21.333 r  
    N18                                               0.000    21.333 r  sys_clk (IN)
                         net (fo=0)                   0.000    21.333    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    22.660 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.701    24.361    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    24.438 r  clk_gbuffer/O
                         net (fo=2, routed)           1.386    25.824    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    25.897 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           1.454    27.351    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    27.428 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=20, routed)          1.338    28.766    clk_mmcm_1_BUFG
    SLICE_X100Y78        FDRE                                         r  sin_input_reg[11]/C
                         clock pessimism              0.416    29.182    
                         clock uncertainty           -0.220    28.963    
    SLICE_X100Y78        FDRE (Setup_fdre_C_D)        0.101    29.064    sin_input_reg[11]
  -------------------------------------------------------------------
                         required time                         29.064    
                         arrival time                         -30.145    
  -------------------------------------------------------------------
                         slack                                 -1.082    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/opt_has_pipe.first_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            sin_input_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@5.333ns period=10.667ns})
  Path Group:             clk_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_1 rise@0.000ns - clk_mmcm_2 rise@0.000ns)
  Data Path Delay:        0.737ns  (logic 0.337ns (45.737%)  route 0.400ns (54.263%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.567ns
    Source Clock Delay      (SCD):    2.731ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.674     0.903    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.929 r  clk_gbuffer/O
                         net (fo=2, routed)           0.597     1.526    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.576 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.529     2.105    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.131 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=99, routed)          0.600     2.731    sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/aclk
    SLICE_X101Y78        FDRE                                         r  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/opt_has_pipe.first_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y78        FDRE (Prop_fdre_C_Q)         0.141     2.872 f  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/opt_has_pipe.first_q_reg[2]/Q
                         net (fo=2, routed)           0.400     3.271    m_axis_data_tdata[10]
    SLICE_X100Y78        LUT1 (Prop_lut1_I0_O)        0.045     3.316 r  sin_input[12]_i_5/O
                         net (fo=1, routed)           0.000     3.316    sin_input[12]_i_5_n_0
    SLICE_X100Y78        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.151     3.467 r  sin_input_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.467    L[11]
    SLICE_X100Y78        FDRE                                         r  sin_input_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.731     1.148    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.177 r  clk_gbuffer/O
                         net (fo=2, routed)           0.864     2.041    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.094 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           0.576     2.670    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.699 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=20, routed)          0.868     3.567    clk_mmcm_1_BUFG
    SLICE_X100Y78        FDRE                                         r  sin_input_reg[11]/C
                         clock pessimism             -0.518     3.049    
                         clock uncertainty            0.220     3.269    
    SLICE_X100Y78        FDRE (Hold_fdre_C_D)         0.134     3.403    sin_input_reg[11]
  -------------------------------------------------------------------
                         required time                         -3.403    
                         arrival time                           3.467    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/opt_has_pipe.first_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            sin_input_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@5.333ns period=10.667ns})
  Path Group:             clk_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_1 rise@0.000ns - clk_mmcm_2 rise@0.000ns)
  Data Path Delay:        0.752ns  (logic 0.316ns (42.022%)  route 0.436ns (57.978%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.568ns
    Source Clock Delay      (SCD):    2.729ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.674     0.903    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.929 r  clk_gbuffer/O
                         net (fo=2, routed)           0.597     1.526    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.576 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.529     2.105    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.131 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=99, routed)          0.598     2.729    sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/aclk
    SLICE_X100Y76        FDRE                                         r  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/opt_has_pipe.first_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y76        FDRE (Prop_fdre_C_Q)         0.148     2.877 f  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/opt_has_pipe.first_q_reg[5]/Q
                         net (fo=2, routed)           0.436     3.313    m_axis_data_tdata[13]
    SLICE_X100Y79        LUT1 (Prop_lut1_I0_O)        0.098     3.411 r  sin_input[15]_i_3/O
                         net (fo=1, routed)           0.000     3.411    sin_input[15]_i_3_n_0
    SLICE_X100Y79        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     3.481 r  sin_input_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.481    L[13]
    SLICE_X100Y79        FDRE                                         r  sin_input_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.731     1.148    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.177 r  clk_gbuffer/O
                         net (fo=2, routed)           0.864     2.041    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.094 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           0.576     2.670    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.699 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=20, routed)          0.869     3.568    clk_mmcm_1_BUFG
    SLICE_X100Y79        FDRE                                         r  sin_input_reg[13]/C
                         clock pessimism             -0.518     3.050    
                         clock uncertainty            0.220     3.270    
    SLICE_X100Y79        FDRE (Hold_fdre_C_D)         0.134     3.404    sin_input_reg[13]
  -------------------------------------------------------------------
                         required time                         -3.404    
                         arrival time                           3.481    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/opt_has_pipe.first_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            sin_input_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@5.333ns period=10.667ns})
  Path Group:             clk_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_1 rise@0.000ns - clk_mmcm_2 rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.250ns (33.322%)  route 0.500ns (66.678%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.567ns
    Source Clock Delay      (SCD):    2.731ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.674     0.903    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.929 r  clk_gbuffer/O
                         net (fo=2, routed)           0.597     1.526    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.576 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.529     2.105    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.131 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=99, routed)          0.600     2.731    sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/aclk
    SLICE_X101Y77        FDRE                                         r  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/opt_has_pipe.first_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y77        FDRE (Prop_fdre_C_Q)         0.141     2.872 f  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/opt_has_pipe.first_q_reg[4]/Q
                         net (fo=2, routed)           0.500     3.372    m_axis_data_tdata[12]
    SLICE_X100Y78        LUT1 (Prop_lut1_I0_O)        0.045     3.417 r  sin_input[12]_i_3/O
                         net (fo=1, routed)           0.000     3.417    sin_input[12]_i_3_n_0
    SLICE_X100Y78        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     3.481 r  sin_input_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.481    L[12]
    SLICE_X100Y78        FDRE                                         r  sin_input_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.731     1.148    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.177 r  clk_gbuffer/O
                         net (fo=2, routed)           0.864     2.041    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.094 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           0.576     2.670    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.699 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=20, routed)          0.868     3.567    clk_mmcm_1_BUFG
    SLICE_X100Y78        FDRE                                         r  sin_input_reg[12]/C
                         clock pessimism             -0.518     3.049    
                         clock uncertainty            0.220     3.269    
    SLICE_X100Y78        FDRE (Hold_fdre_C_D)         0.134     3.403    sin_input_reg[12]
  -------------------------------------------------------------------
                         required time                         -3.403    
                         arrival time                           3.481    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ls/opt_has_pipe.first_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            sin_input_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@5.333ns period=10.667ns})
  Path Group:             clk_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_1 rise@0.000ns - clk_mmcm_2 rise@0.000ns)
  Data Path Delay:        0.781ns  (logic 0.443ns (56.696%)  route 0.338ns (43.304%))
  Logic Levels:           5  (CARRY4=4 LUT1=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.568ns
    Source Clock Delay      (SCD):    2.729ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.674     0.903    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.929 r  clk_gbuffer/O
                         net (fo=2, routed)           0.597     1.526    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.576 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.529     2.105    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.131 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=99, routed)          0.598     2.729    sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ls/aclk
    SLICE_X101Y76        FDRE                                         r  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ls/opt_has_pipe.first_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y76        FDRE (Prop_fdre_C_Q)         0.141     2.870 f  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ls/opt_has_pipe.first_q_reg[3]/Q
                         net (fo=2, routed)           0.338     3.208    m_axis_data_tdata[3]
    SLICE_X100Y76        LUT1 (Prop_lut1_I0_O)        0.045     3.253 r  sin_input[12]_i_13/O
                         net (fo=1, routed)           0.000     3.253    sin_input[12]_i_13_n_0
    SLICE_X100Y76        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111     3.364 r  sin_input_reg[12]_i_7/CO[3]
                         net (fo=1, routed)           0.000     3.364    sin_input_reg[12]_i_7_n_0
    SLICE_X100Y77        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     3.404 r  sin_input_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.404    sin_input_reg[12]_i_2_n_0
    SLICE_X100Y78        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     3.444 r  sin_input_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.444    sin_input_reg[12]_i_1_n_0
    SLICE_X100Y79        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     3.510 r  sin_input_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.510    L[15]
    SLICE_X100Y79        FDRE                                         r  sin_input_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.731     1.148    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.177 r  clk_gbuffer/O
                         net (fo=2, routed)           0.864     2.041    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.094 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           0.576     2.670    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.699 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=20, routed)          0.869     3.568    clk_mmcm_1_BUFG
    SLICE_X100Y79        FDRE                                         r  sin_input_reg[15]/C
                         clock pessimism             -0.518     3.050    
                         clock uncertainty            0.220     3.270    
    SLICE_X100Y79        FDRE (Hold_fdre_C_D)         0.134     3.404    sin_input_reg[15]
  -------------------------------------------------------------------
                         required time                         -3.404    
                         arrival time                           3.510    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/opt_has_pipe.first_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            sin_input_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@5.333ns period=10.667ns})
  Path Group:             clk_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_1 rise@0.000ns - clk_mmcm_2 rise@0.000ns)
  Data Path Delay:        0.782ns  (logic 0.252ns (32.233%)  route 0.530ns (67.767%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.568ns
    Source Clock Delay      (SCD):    2.731ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.674     0.903    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.929 r  clk_gbuffer/O
                         net (fo=2, routed)           0.597     1.526    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.576 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.529     2.105    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.131 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=99, routed)          0.600     2.731    sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/aclk
    SLICE_X101Y78        FDRE                                         r  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/opt_has_pipe.first_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y78        FDRE (Prop_fdre_C_Q)         0.141     2.872 f  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/opt_has_pipe.first_q_reg[6]/Q
                         net (fo=2, routed)           0.530     3.401    m_axis_data_tdata[14]
    SLICE_X100Y79        LUT1 (Prop_lut1_I0_O)        0.045     3.446 r  sin_input[15]_i_2/O
                         net (fo=1, routed)           0.000     3.446    sin_input[15]_i_2_n_0
    SLICE_X100Y79        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     3.512 r  sin_input_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.512    L[14]
    SLICE_X100Y79        FDRE                                         r  sin_input_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.731     1.148    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.177 r  clk_gbuffer/O
                         net (fo=2, routed)           0.864     2.041    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.094 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           0.576     2.670    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.699 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=20, routed)          0.869     3.568    clk_mmcm_1_BUFG
    SLICE_X100Y79        FDRE                                         r  sin_input_reg[14]/C
                         clock pessimism             -0.518     3.050    
                         clock uncertainty            0.220     3.270    
    SLICE_X100Y79        FDRE (Hold_fdre_C_D)         0.134     3.404    sin_input_reg[14]
  -------------------------------------------------------------------
                         required time                         -3.404    
                         arrival time                           3.512    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/opt_has_pipe.first_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            sin_input_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@5.333ns period=10.667ns})
  Path Group:             clk_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_1 rise@0.000ns - clk_mmcm_2 rise@0.000ns)
  Data Path Delay:        0.970ns  (logic 0.360ns (37.110%)  route 0.610ns (62.890%))
  Logic Levels:           3  (CARRY4=1 LUT1=2)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.567ns
    Source Clock Delay      (SCD):    2.731ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.674     0.903    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.929 r  clk_gbuffer/O
                         net (fo=2, routed)           0.597     1.526    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.576 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.529     2.105    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.131 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=99, routed)          0.600     2.731    sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/aclk
    SLICE_X101Y78        FDRE                                         r  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/opt_has_pipe.first_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y78        FDRE (Prop_fdre_C_Q)         0.141     2.872 f  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/opt_has_pipe.first_q_reg[2]/Q
                         net (fo=2, routed)           0.400     3.271    m_axis_data_tdata[10]
    SLICE_X100Y78        LUT1 (Prop_lut1_I0_O)        0.045     3.316 r  sin_input[12]_i_5/O
                         net (fo=1, routed)           0.000     3.316    sin_input[12]_i_5_n_0
    SLICE_X100Y78        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     3.382 f  sin_input_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.210     3.593    L__0[10]
    SLICE_X99Y78         LUT1 (Prop_lut1_I0_O)        0.108     3.701 r  sin_input[10]_i_1/O
                         net (fo=1, routed)           0.000     3.701    xor[10]
    SLICE_X99Y78         FDRE                                         r  sin_input_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.731     1.148    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.177 r  clk_gbuffer/O
                         net (fo=2, routed)           0.864     2.041    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.094 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           0.576     2.670    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.699 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=20, routed)          0.868     3.567    clk_mmcm_1_BUFG
    SLICE_X99Y78         FDRE                                         r  sin_input_reg[10]/C
                         clock pessimism             -0.518     3.049    
                         clock uncertainty            0.220     3.269    
    SLICE_X99Y78         FDRE (Hold_fdre_C_D)         0.091     3.360    sin_input_reg[10]
  -------------------------------------------------------------------
                         required time                         -3.360    
                         arrival time                           3.701    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.397ns  (arrival time - required time)
  Source:                 sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ls/opt_has_pipe.first_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            sin_input_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@5.333ns period=10.667ns})
  Path Group:             clk_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_1 rise@0.000ns - clk_mmcm_2 rise@0.000ns)
  Data Path Delay:        1.030ns  (logic 0.495ns (48.037%)  route 0.535ns (51.963%))
  Logic Levels:           5  (CARRY4=3 LUT1=2)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.568ns
    Source Clock Delay      (SCD):    2.729ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.674     0.903    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.929 r  clk_gbuffer/O
                         net (fo=2, routed)           0.597     1.526    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.576 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.529     2.105    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.131 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=99, routed)          0.598     2.729    sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ls/aclk
    SLICE_X101Y76        FDRE                                         r  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ls/opt_has_pipe.first_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y76        FDRE (Prop_fdre_C_Q)         0.141     2.870 f  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ls/opt_has_pipe.first_q_reg[3]/Q
                         net (fo=2, routed)           0.338     3.208    m_axis_data_tdata[3]
    SLICE_X100Y76        LUT1 (Prop_lut1_I0_O)        0.045     3.253 r  sin_input[12]_i_13/O
                         net (fo=1, routed)           0.000     3.253    sin_input[12]_i_13_n_0
    SLICE_X100Y76        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111     3.364 r  sin_input_reg[12]_i_7/CO[3]
                         net (fo=1, routed)           0.000     3.364    sin_input_reg[12]_i_7_n_0
    SLICE_X100Y77        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     3.404 r  sin_input_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.404    sin_input_reg[12]_i_2_n_0
    SLICE_X100Y78        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     3.457 f  sin_input_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.197     3.654    L__0[9]
    SLICE_X101Y79        LUT1 (Prop_lut1_I0_O)        0.105     3.759 r  sin_input[9]_i_1/O
                         net (fo=1, routed)           0.000     3.759    xor[9]
    SLICE_X101Y79        FDRE                                         r  sin_input_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.731     1.148    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.177 r  clk_gbuffer/O
                         net (fo=2, routed)           0.864     2.041    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.094 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           0.576     2.670    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.699 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=20, routed)          0.869     3.568    clk_mmcm_1_BUFG
    SLICE_X101Y79        FDRE                                         r  sin_input_reg[9]/C
                         clock pessimism             -0.518     3.050    
                         clock uncertainty            0.220     3.270    
    SLICE_X101Y79        FDRE (Hold_fdre_C_D)         0.092     3.362    sin_input_reg[9]
  -------------------------------------------------------------------
                         required time                         -3.362    
                         arrival time                           3.759    
  -------------------------------------------------------------------
                         slack                                  0.397    





---------------------------------------------------------------------------------------------------
From Clock:  clk_mmcm_1
  To Clock:  clk_mmcm_2

Setup :           13  Failing Endpoints,  Worst Slack       -2.860ns,  Total Violation      -11.873ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.061ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.860ns  (required time - arrival time)
  Source:                 sin_input_7_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@5.333ns period=10.667ns})
  Destination:            centered_pwm_1channel/pwm_i_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.333ns  (clk_mmcm_2 rise@12.000ns - clk_mmcm_1 rise@10.667ns)
  Data Path Delay:        3.246ns  (logic 1.125ns (34.663%)  route 2.121ns (65.337%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.433ns = ( 19.433 - 12.000 ) 
    Source Clock Delay      (SCD):    8.154ns = ( 18.821 - 10.667 ) 
    Clock Pessimism Removal (CPR):    0.416ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                     10.667    10.667 r  
    N18                                               0.000    10.667 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.667    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392    12.059 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.873    13.932    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    14.017 r  clk_gbuffer/O
                         net (fo=2, routed)           1.552    15.569    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    15.646 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           1.597    17.243    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085    17.328 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=20, routed)          1.493    18.821    clk_mmcm_1_BUFG
    SLICE_X97Y78         FDRE                                         r  sin_input_7_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y78         FDRE (Prop_fdre_C_Q)         0.348    19.169 r  sin_input_7_reg[3]/Q
                         net (fo=2, routed)           0.508    19.677    centered_pwm_1channel/Q[3]
    SLICE_X97Y78         LUT4 (Prop_lut4_I1_O)        0.242    19.919 r  centered_pwm_1channel/ltOp_carry_i_3/O
                         net (fo=1, routed)           0.485    20.403    centered_pwm_1channel/ltOp_carry_i_3_n_0
    SLICE_X96Y78         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430    20.833 r  centered_pwm_1channel/ltOp_carry/CO[3]
                         net (fo=2, routed)           0.487    21.320    centered_pwm_1channel/ltOp
    SLICE_X94Y78         LUT2 (Prop_lut2_I1_O)        0.105    21.425 r  centered_pwm_1channel/pwm_i_i_1/O
                         net (fo=1, routed)           0.642    22.066    centered_pwm_1channel/pwm_i0
    SLICE_X94Y79         FDRE                                         r  centered_pwm_1channel/pwm_i_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                     12.000    12.000 r  
    N18                                               0.000    12.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    12.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    13.327 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.701    15.028    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    15.105 r  clk_gbuffer/O
                         net (fo=2, routed)           1.386    16.490    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    16.563 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.454    18.018    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.095 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=99, routed)          1.338    19.433    centered_pwm_1channel/clk_mmcm_2
    SLICE_X94Y79         FDRE                                         r  centered_pwm_1channel/pwm_i_reg/C
                         clock pessimism              0.416    19.849    
                         clock uncertainty           -0.220    19.629    
    SLICE_X94Y79         FDRE (Setup_fdre_C_R)       -0.423    19.206    centered_pwm_1channel/pwm_i_reg
  -------------------------------------------------------------------
                         required time                         19.206    
                         arrival time                         -22.066    
  -------------------------------------------------------------------
                         slack                                 -2.860    

Slack (VIOLATED) :        -1.043ns  (required time - arrival time)
  Source:                 sin_input_7_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@5.333ns period=10.667ns})
  Destination:            centered_pwm_1channel/pwm_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.333ns  (clk_mmcm_2 rise@12.000ns - clk_mmcm_1 rise@10.667ns)
  Data Path Delay:        2.012ns  (logic 1.020ns (50.687%)  route 0.992ns (49.313%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        -0.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.431ns = ( 19.431 - 12.000 ) 
    Source Clock Delay      (SCD):    8.154ns = ( 18.821 - 10.667 ) 
    Clock Pessimism Removal (CPR):    0.416ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                     10.667    10.667 r  
    N18                                               0.000    10.667 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.667    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392    12.059 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.873    13.932    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    14.017 r  clk_gbuffer/O
                         net (fo=2, routed)           1.552    15.569    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    15.646 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           1.597    17.243    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085    17.328 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=20, routed)          1.493    18.821    clk_mmcm_1_BUFG
    SLICE_X97Y78         FDRE                                         r  sin_input_7_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y78         FDRE (Prop_fdre_C_Q)         0.348    19.169 r  sin_input_7_reg[3]/Q
                         net (fo=2, routed)           0.508    19.677    centered_pwm_1channel/Q[3]
    SLICE_X97Y78         LUT4 (Prop_lut4_I1_O)        0.242    19.919 r  centered_pwm_1channel/ltOp_carry_i_3/O
                         net (fo=1, routed)           0.485    20.403    centered_pwm_1channel/ltOp_carry_i_3_n_0
    SLICE_X96Y78         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430    20.833 r  centered_pwm_1channel/ltOp_carry/CO[3]
                         net (fo=2, routed)           0.000    20.833    centered_pwm_1channel/ltOp
    SLICE_X96Y78         FDRE                                         r  centered_pwm_1channel/pwm_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                     12.000    12.000 r  
    N18                                               0.000    12.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    12.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    13.327 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.701    15.028    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    15.105 r  clk_gbuffer/O
                         net (fo=2, routed)           1.386    16.490    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    16.563 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.454    18.018    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.095 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=99, routed)          1.336    19.431    centered_pwm_1channel/clk_mmcm_2
    SLICE_X96Y78         FDRE                                         r  centered_pwm_1channel/pwm_reg/C
                         clock pessimism              0.416    19.847    
                         clock uncertainty           -0.220    19.627    
    SLICE_X96Y78         FDRE (Setup_fdre_C_D)        0.163    19.790    centered_pwm_1channel/pwm_reg
  -------------------------------------------------------------------
                         required time                         19.790    
                         arrival time                         -20.833    
  -------------------------------------------------------------------
                         slack                                 -1.043    

Slack (VIOLATED) :        -0.914ns  (required time - arrival time)
  Source:                 enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@5.333ns period=10.667ns})
  Destination:            centered_pwm_1channel/counter_updown_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.333ns  (clk_mmcm_2 rise@12.000ns - clk_mmcm_1 rise@10.667ns)
  Data Path Delay:        1.752ns  (logic 0.484ns (27.628%)  route 1.268ns (72.372%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.430ns = ( 19.430 - 12.000 ) 
    Source Clock Delay      (SCD):    8.154ns = ( 18.821 - 10.667 ) 
    Clock Pessimism Removal (CPR):    0.416ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                     10.667    10.667 r  
    N18                                               0.000    10.667 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.667    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392    12.059 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.873    13.932    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    14.017 r  clk_gbuffer/O
                         net (fo=2, routed)           1.552    15.569    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    15.646 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           1.597    17.243    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085    17.328 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=20, routed)          1.493    18.821    clk_mmcm_1_BUFG
    SLICE_X95Y78         FDRE                                         r  enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y78         FDRE (Prop_fdre_C_Q)         0.379    19.200 r  enable_reg/Q
                         net (fo=13, routed)          1.268    20.468    centered_pwm_1channel/enable
    SLICE_X99Y75         LUT4 (Prop_lut4_I1_O)        0.105    20.573 r  centered_pwm_1channel/counter_updown_i_1/O
                         net (fo=1, routed)           0.000    20.573    centered_pwm_1channel/counter_updown_i_1_n_0
    SLICE_X99Y75         FDRE                                         r  centered_pwm_1channel/counter_updown_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                     12.000    12.000 r  
    N18                                               0.000    12.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    12.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    13.327 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.701    15.028    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    15.105 r  clk_gbuffer/O
                         net (fo=2, routed)           1.386    16.490    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    16.563 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.454    18.018    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.095 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=99, routed)          1.335    19.430    centered_pwm_1channel/clk_mmcm_2
    SLICE_X99Y75         FDRE                                         r  centered_pwm_1channel/counter_updown_reg/C
                         clock pessimism              0.416    19.846    
                         clock uncertainty           -0.220    19.626    
    SLICE_X99Y75         FDRE (Setup_fdre_C_D)        0.033    19.659    centered_pwm_1channel/counter_updown_reg
  -------------------------------------------------------------------
                         required time                         19.659    
                         arrival time                         -20.573    
  -------------------------------------------------------------------
                         slack                                 -0.914    

Slack (VIOLATED) :        -0.743ns  (required time - arrival time)
  Source:                 enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@5.333ns period=10.667ns})
  Destination:            centered_pwm_1channel/pwm_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.333ns  (clk_mmcm_2 rise@12.000ns - clk_mmcm_1 rise@10.667ns)
  Data Path Delay:        1.536ns  (logic 0.379ns (24.668%)  route 1.157ns (75.332%))
  Logic Levels:           0  
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.433ns = ( 19.433 - 12.000 ) 
    Source Clock Delay      (SCD):    8.154ns = ( 18.821 - 10.667 ) 
    Clock Pessimism Removal (CPR):    0.416ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                     10.667    10.667 r  
    N18                                               0.000    10.667 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.667    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392    12.059 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.873    13.932    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    14.017 r  clk_gbuffer/O
                         net (fo=2, routed)           1.552    15.569    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    15.646 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           1.597    17.243    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085    17.328 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=20, routed)          1.493    18.821    clk_mmcm_1_BUFG
    SLICE_X95Y78         FDRE                                         r  enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y78         FDRE (Prop_fdre_C_Q)         0.379    19.200 r  enable_reg/Q
                         net (fo=13, routed)          1.157    20.357    centered_pwm_1channel/enable
    SLICE_X94Y79         FDRE                                         r  centered_pwm_1channel/pwm_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                     12.000    12.000 r  
    N18                                               0.000    12.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    12.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    13.327 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.701    15.028    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    15.105 r  clk_gbuffer/O
                         net (fo=2, routed)           1.386    16.490    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    16.563 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.454    18.018    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.095 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=99, routed)          1.338    19.433    centered_pwm_1channel/clk_mmcm_2
    SLICE_X94Y79         FDRE                                         r  centered_pwm_1channel/pwm_i_reg/C
                         clock pessimism              0.416    19.849    
                         clock uncertainty           -0.220    19.629    
    SLICE_X94Y79         FDRE (Setup_fdre_C_D)       -0.015    19.614    centered_pwm_1channel/pwm_i_reg
  -------------------------------------------------------------------
                         required time                         19.614    
                         arrival time                         -20.357    
  -------------------------------------------------------------------
                         slack                                 -0.743    

Slack (VIOLATED) :        -0.740ns  (required time - arrival time)
  Source:                 enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@5.333ns period=10.667ns})
  Destination:            centered_pwm_1channel/pwm_i_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.333ns  (clk_mmcm_2 rise@12.000ns - clk_mmcm_1 rise@10.667ns)
  Data Path Delay:        1.412ns  (logic 0.379ns (26.837%)  route 1.033ns (73.163%))
  Logic Levels:           0  
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.433ns = ( 19.433 - 12.000 ) 
    Source Clock Delay      (SCD):    8.154ns = ( 18.821 - 10.667 ) 
    Clock Pessimism Removal (CPR):    0.416ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                     10.667    10.667 r  
    N18                                               0.000    10.667 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.667    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392    12.059 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.873    13.932    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    14.017 r  clk_gbuffer/O
                         net (fo=2, routed)           1.552    15.569    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    15.646 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           1.597    17.243    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085    17.328 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=20, routed)          1.493    18.821    clk_mmcm_1_BUFG
    SLICE_X95Y78         FDRE                                         r  enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y78         FDRE (Prop_fdre_C_Q)         0.379    19.200 r  enable_reg/Q
                         net (fo=13, routed)          1.033    20.233    centered_pwm_1channel/enable
    SLICE_X94Y79         FDRE                                         r  centered_pwm_1channel/pwm_i_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                     12.000    12.000 r  
    N18                                               0.000    12.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    12.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    13.327 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.701    15.028    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    15.105 r  clk_gbuffer/O
                         net (fo=2, routed)           1.386    16.490    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    16.563 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.454    18.018    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.095 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=99, routed)          1.338    19.433    centered_pwm_1channel/clk_mmcm_2
    SLICE_X94Y79         FDRE                                         r  centered_pwm_1channel/pwm_i_reg/C
                         clock pessimism              0.416    19.849    
                         clock uncertainty           -0.220    19.629    
    SLICE_X94Y79         FDRE (Setup_fdre_C_CE)      -0.136    19.493    centered_pwm_1channel/pwm_i_reg
  -------------------------------------------------------------------
                         required time                         19.493    
                         arrival time                         -20.233    
  -------------------------------------------------------------------
                         slack                                 -0.740    

Slack (VIOLATED) :        -0.736ns  (required time - arrival time)
  Source:                 enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@5.333ns period=10.667ns})
  Destination:            centered_pwm_1channel/pwm_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.333ns  (clk_mmcm_2 rise@12.000ns - clk_mmcm_1 rise@10.667ns)
  Data Path Delay:        1.406ns  (logic 0.379ns (26.959%)  route 1.027ns (73.041%))
  Logic Levels:           0  
  Clock Path Skew:        -0.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.431ns = ( 19.431 - 12.000 ) 
    Source Clock Delay      (SCD):    8.154ns = ( 18.821 - 10.667 ) 
    Clock Pessimism Removal (CPR):    0.416ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                     10.667    10.667 r  
    N18                                               0.000    10.667 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.667    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392    12.059 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.873    13.932    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    14.017 r  clk_gbuffer/O
                         net (fo=2, routed)           1.552    15.569    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    15.646 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           1.597    17.243    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085    17.328 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=20, routed)          1.493    18.821    clk_mmcm_1_BUFG
    SLICE_X95Y78         FDRE                                         r  enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y78         FDRE (Prop_fdre_C_Q)         0.379    19.200 r  enable_reg/Q
                         net (fo=13, routed)          1.027    20.227    centered_pwm_1channel/enable
    SLICE_X96Y78         FDRE                                         r  centered_pwm_1channel/pwm_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                     12.000    12.000 r  
    N18                                               0.000    12.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    12.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    13.327 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.701    15.028    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    15.105 r  clk_gbuffer/O
                         net (fo=2, routed)           1.386    16.490    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    16.563 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.454    18.018    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.095 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=99, routed)          1.336    19.431    centered_pwm_1channel/clk_mmcm_2
    SLICE_X96Y78         FDRE                                         r  centered_pwm_1channel/pwm_reg/C
                         clock pessimism              0.416    19.847    
                         clock uncertainty           -0.220    19.627    
    SLICE_X96Y78         FDRE (Setup_fdre_C_CE)      -0.136    19.491    centered_pwm_1channel/pwm_reg
  -------------------------------------------------------------------
                         required time                         19.491    
                         arrival time                         -20.227    
  -------------------------------------------------------------------
                         slack                                 -0.736    

Slack (VIOLATED) :        -0.707ns  (required time - arrival time)
  Source:                 enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@5.333ns period=10.667ns})
  Destination:            centered_pwm_1channel/counter_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.333ns  (clk_mmcm_2 rise@12.000ns - clk_mmcm_1 rise@10.667ns)
  Data Path Delay:        1.381ns  (logic 0.379ns (27.450%)  route 1.002ns (72.550%))
  Logic Levels:           0  
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.434ns = ( 19.434 - 12.000 ) 
    Source Clock Delay      (SCD):    8.154ns = ( 18.821 - 10.667 ) 
    Clock Pessimism Removal (CPR):    0.416ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                     10.667    10.667 r  
    N18                                               0.000    10.667 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.667    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392    12.059 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.873    13.932    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    14.017 r  clk_gbuffer/O
                         net (fo=2, routed)           1.552    15.569    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    15.646 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           1.597    17.243    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085    17.328 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=20, routed)          1.493    18.821    clk_mmcm_1_BUFG
    SLICE_X95Y78         FDRE                                         r  enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y78         FDRE (Prop_fdre_C_Q)         0.379    19.200 r  enable_reg/Q
                         net (fo=13, routed)          1.002    20.202    centered_pwm_1channel/enable
    SLICE_X96Y80         FDRE                                         r  centered_pwm_1channel/counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                     12.000    12.000 r  
    N18                                               0.000    12.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    12.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    13.327 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.701    15.028    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    15.105 r  clk_gbuffer/O
                         net (fo=2, routed)           1.386    16.490    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    16.563 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.454    18.018    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.095 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=99, routed)          1.339    19.434    centered_pwm_1channel/clk_mmcm_2
    SLICE_X96Y80         FDRE                                         r  centered_pwm_1channel/counter_reg[0]/C
                         clock pessimism              0.416    19.850    
                         clock uncertainty           -0.220    19.630    
    SLICE_X96Y80         FDRE (Setup_fdre_C_CE)      -0.136    19.494    centered_pwm_1channel/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         19.494    
                         arrival time                         -20.202    
  -------------------------------------------------------------------
                         slack                                 -0.707    

Slack (VIOLATED) :        -0.707ns  (required time - arrival time)
  Source:                 enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@5.333ns period=10.667ns})
  Destination:            centered_pwm_1channel/counter_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.333ns  (clk_mmcm_2 rise@12.000ns - clk_mmcm_1 rise@10.667ns)
  Data Path Delay:        1.381ns  (logic 0.379ns (27.450%)  route 1.002ns (72.550%))
  Logic Levels:           0  
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.434ns = ( 19.434 - 12.000 ) 
    Source Clock Delay      (SCD):    8.154ns = ( 18.821 - 10.667 ) 
    Clock Pessimism Removal (CPR):    0.416ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                     10.667    10.667 r  
    N18                                               0.000    10.667 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.667    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392    12.059 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.873    13.932    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    14.017 r  clk_gbuffer/O
                         net (fo=2, routed)           1.552    15.569    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    15.646 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           1.597    17.243    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085    17.328 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=20, routed)          1.493    18.821    clk_mmcm_1_BUFG
    SLICE_X95Y78         FDRE                                         r  enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y78         FDRE (Prop_fdre_C_Q)         0.379    19.200 r  enable_reg/Q
                         net (fo=13, routed)          1.002    20.202    centered_pwm_1channel/enable
    SLICE_X96Y80         FDRE                                         r  centered_pwm_1channel/counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                     12.000    12.000 r  
    N18                                               0.000    12.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    12.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    13.327 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.701    15.028    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    15.105 r  clk_gbuffer/O
                         net (fo=2, routed)           1.386    16.490    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    16.563 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.454    18.018    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.095 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=99, routed)          1.339    19.434    centered_pwm_1channel/clk_mmcm_2
    SLICE_X96Y80         FDRE                                         r  centered_pwm_1channel/counter_reg[1]/C
                         clock pessimism              0.416    19.850    
                         clock uncertainty           -0.220    19.630    
    SLICE_X96Y80         FDRE (Setup_fdre_C_CE)      -0.136    19.494    centered_pwm_1channel/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         19.494    
                         arrival time                         -20.202    
  -------------------------------------------------------------------
                         slack                                 -0.707    

Slack (VIOLATED) :        -0.707ns  (required time - arrival time)
  Source:                 enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@5.333ns period=10.667ns})
  Destination:            centered_pwm_1channel/counter_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.333ns  (clk_mmcm_2 rise@12.000ns - clk_mmcm_1 rise@10.667ns)
  Data Path Delay:        1.381ns  (logic 0.379ns (27.450%)  route 1.002ns (72.550%))
  Logic Levels:           0  
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.434ns = ( 19.434 - 12.000 ) 
    Source Clock Delay      (SCD):    8.154ns = ( 18.821 - 10.667 ) 
    Clock Pessimism Removal (CPR):    0.416ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                     10.667    10.667 r  
    N18                                               0.000    10.667 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.667    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392    12.059 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.873    13.932    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    14.017 r  clk_gbuffer/O
                         net (fo=2, routed)           1.552    15.569    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    15.646 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           1.597    17.243    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085    17.328 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=20, routed)          1.493    18.821    clk_mmcm_1_BUFG
    SLICE_X95Y78         FDRE                                         r  enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y78         FDRE (Prop_fdre_C_Q)         0.379    19.200 r  enable_reg/Q
                         net (fo=13, routed)          1.002    20.202    centered_pwm_1channel/enable
    SLICE_X96Y80         FDRE                                         r  centered_pwm_1channel/counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                     12.000    12.000 r  
    N18                                               0.000    12.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    12.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    13.327 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.701    15.028    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    15.105 r  clk_gbuffer/O
                         net (fo=2, routed)           1.386    16.490    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    16.563 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.454    18.018    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.095 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=99, routed)          1.339    19.434    centered_pwm_1channel/clk_mmcm_2
    SLICE_X96Y80         FDRE                                         r  centered_pwm_1channel/counter_reg[2]/C
                         clock pessimism              0.416    19.850    
                         clock uncertainty           -0.220    19.630    
    SLICE_X96Y80         FDRE (Setup_fdre_C_CE)      -0.136    19.494    centered_pwm_1channel/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         19.494    
                         arrival time                         -20.202    
  -------------------------------------------------------------------
                         slack                                 -0.707    

Slack (VIOLATED) :        -0.707ns  (required time - arrival time)
  Source:                 enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@5.333ns period=10.667ns})
  Destination:            centered_pwm_1channel/counter_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.333ns  (clk_mmcm_2 rise@12.000ns - clk_mmcm_1 rise@10.667ns)
  Data Path Delay:        1.381ns  (logic 0.379ns (27.450%)  route 1.002ns (72.550%))
  Logic Levels:           0  
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.434ns = ( 19.434 - 12.000 ) 
    Source Clock Delay      (SCD):    8.154ns = ( 18.821 - 10.667 ) 
    Clock Pessimism Removal (CPR):    0.416ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                     10.667    10.667 r  
    N18                                               0.000    10.667 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.667    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392    12.059 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.873    13.932    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    14.017 r  clk_gbuffer/O
                         net (fo=2, routed)           1.552    15.569    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    15.646 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           1.597    17.243    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085    17.328 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=20, routed)          1.493    18.821    clk_mmcm_1_BUFG
    SLICE_X95Y78         FDRE                                         r  enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y78         FDRE (Prop_fdre_C_Q)         0.379    19.200 r  enable_reg/Q
                         net (fo=13, routed)          1.002    20.202    centered_pwm_1channel/enable
    SLICE_X96Y80         FDRE                                         r  centered_pwm_1channel/counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                     12.000    12.000 r  
    N18                                               0.000    12.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    12.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    13.327 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.701    15.028    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    15.105 r  clk_gbuffer/O
                         net (fo=2, routed)           1.386    16.490    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    16.563 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.454    18.018    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.095 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=99, routed)          1.339    19.434    centered_pwm_1channel/clk_mmcm_2
    SLICE_X96Y80         FDRE                                         r  centered_pwm_1channel/counter_reg[3]/C
                         clock pessimism              0.416    19.850    
                         clock uncertainty           -0.220    19.630    
    SLICE_X96Y80         FDRE (Setup_fdre_C_CE)      -0.136    19.494    centered_pwm_1channel/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         19.494    
                         arrival time                         -20.202    
  -------------------------------------------------------------------
                         slack                                 -0.707    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 sin_input_7_reg[5]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@5.333ns period=10.667ns})
  Destination:            centered_pwm_1channel/pwm_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_2 rise@0.000ns - clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.756ns  (logic 0.297ns (39.283%)  route 0.459ns (60.717%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.566ns
    Source Clock Delay      (SCD):    2.732ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.674     0.903    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.929 r  clk_gbuffer/O
                         net (fo=2, routed)           0.597     1.526    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.576 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           0.529     2.105    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.131 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=20, routed)          0.601     2.732    clk_mmcm_1_BUFG
    SLICE_X97Y80         FDRE                                         r  sin_input_7_reg[5]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y80         FDRE (Prop_fdre_C_Q)         0.141     2.873 r  sin_input_7_reg[5]_replica/Q
                         net (fo=1, routed)           0.459     3.332    centered_pwm_1channel/sin_input_7[5]_repN_alias
    SLICE_X96Y78         LUT4 (Prop_lut4_I0_O)        0.045     3.377 r  centered_pwm_1channel/ltOp_carry_i_6/O
                         net (fo=1, routed)           0.000     3.377    centered_pwm_1channel/ltOp_carry_i_6_n_0
    SLICE_X96Y78         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111     3.488 r  centered_pwm_1channel/ltOp_carry/CO[3]
                         net (fo=2, routed)           0.000     3.488    centered_pwm_1channel/ltOp
    SLICE_X96Y78         FDRE                                         r  centered_pwm_1channel/pwm_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.731     1.148    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.177 r  clk_gbuffer/O
                         net (fo=2, routed)           0.864     2.041    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.094 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.576     2.670    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.699 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=99, routed)          0.867     3.566    centered_pwm_1channel/clk_mmcm_2
    SLICE_X96Y78         FDRE                                         r  centered_pwm_1channel/pwm_reg/C
                         clock pessimism             -0.518     3.048    
                         clock uncertainty            0.220     3.268    
    SLICE_X96Y78         FDRE (Hold_fdre_C_D)         0.159     3.427    centered_pwm_1channel/pwm_reg
  -------------------------------------------------------------------
                         required time                         -3.427    
                         arrival time                           3.488    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@5.333ns period=10.667ns})
  Destination:            centered_pwm_1channel/counter_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_2 rise@0.000ns - clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.634ns  (logic 0.141ns (22.252%)  route 0.493ns (77.748%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.569ns
    Source Clock Delay      (SCD):    2.730ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.674     0.903    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.929 r  clk_gbuffer/O
                         net (fo=2, routed)           0.597     1.526    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.576 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           0.529     2.105    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.131 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=20, routed)          0.599     2.730    clk_mmcm_1_BUFG
    SLICE_X95Y78         FDRE                                         r  enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y78         FDRE (Prop_fdre_C_Q)         0.141     2.871 r  enable_reg/Q
                         net (fo=13, routed)          0.493     3.363    centered_pwm_1channel/enable
    SLICE_X96Y81         FDRE                                         r  centered_pwm_1channel/counter_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.731     1.148    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.177 r  clk_gbuffer/O
                         net (fo=2, routed)           0.864     2.041    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.094 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.576     2.670    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.699 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=99, routed)          0.870     3.569    centered_pwm_1channel/clk_mmcm_2
    SLICE_X96Y81         FDRE                                         r  centered_pwm_1channel/counter_reg[4]/C
                         clock pessimism             -0.518     3.051    
                         clock uncertainty            0.220     3.271    
    SLICE_X96Y81         FDRE (Hold_fdre_C_CE)       -0.016     3.255    centered_pwm_1channel/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.255    
                         arrival time                           3.363    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@5.333ns period=10.667ns})
  Destination:            centered_pwm_1channel/counter_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_2 rise@0.000ns - clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.634ns  (logic 0.141ns (22.252%)  route 0.493ns (77.748%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.569ns
    Source Clock Delay      (SCD):    2.730ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.674     0.903    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.929 r  clk_gbuffer/O
                         net (fo=2, routed)           0.597     1.526    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.576 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           0.529     2.105    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.131 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=20, routed)          0.599     2.730    clk_mmcm_1_BUFG
    SLICE_X95Y78         FDRE                                         r  enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y78         FDRE (Prop_fdre_C_Q)         0.141     2.871 r  enable_reg/Q
                         net (fo=13, routed)          0.493     3.363    centered_pwm_1channel/enable
    SLICE_X96Y81         FDRE                                         r  centered_pwm_1channel/counter_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.731     1.148    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.177 r  clk_gbuffer/O
                         net (fo=2, routed)           0.864     2.041    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.094 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.576     2.670    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.699 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=99, routed)          0.870     3.569    centered_pwm_1channel/clk_mmcm_2
    SLICE_X96Y81         FDRE                                         r  centered_pwm_1channel/counter_reg[5]/C
                         clock pessimism             -0.518     3.051    
                         clock uncertainty            0.220     3.271    
    SLICE_X96Y81         FDRE (Hold_fdre_C_CE)       -0.016     3.255    centered_pwm_1channel/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.255    
                         arrival time                           3.363    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@5.333ns period=10.667ns})
  Destination:            centered_pwm_1channel/counter_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_2 rise@0.000ns - clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.634ns  (logic 0.141ns (22.252%)  route 0.493ns (77.748%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.569ns
    Source Clock Delay      (SCD):    2.730ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.674     0.903    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.929 r  clk_gbuffer/O
                         net (fo=2, routed)           0.597     1.526    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.576 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           0.529     2.105    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.131 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=20, routed)          0.599     2.730    clk_mmcm_1_BUFG
    SLICE_X95Y78         FDRE                                         r  enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y78         FDRE (Prop_fdre_C_Q)         0.141     2.871 r  enable_reg/Q
                         net (fo=13, routed)          0.493     3.363    centered_pwm_1channel/enable
    SLICE_X96Y81         FDRE                                         r  centered_pwm_1channel/counter_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.731     1.148    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.177 r  clk_gbuffer/O
                         net (fo=2, routed)           0.864     2.041    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.094 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.576     2.670    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.699 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=99, routed)          0.870     3.569    centered_pwm_1channel/clk_mmcm_2
    SLICE_X96Y81         FDRE                                         r  centered_pwm_1channel/counter_reg[6]/C
                         clock pessimism             -0.518     3.051    
                         clock uncertainty            0.220     3.271    
    SLICE_X96Y81         FDRE (Hold_fdre_C_CE)       -0.016     3.255    centered_pwm_1channel/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.255    
                         arrival time                           3.363    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@5.333ns period=10.667ns})
  Destination:            centered_pwm_1channel/counter_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_2 rise@0.000ns - clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.641ns  (logic 0.141ns (22.008%)  route 0.500ns (77.992%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.568ns
    Source Clock Delay      (SCD):    2.730ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.674     0.903    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.929 r  clk_gbuffer/O
                         net (fo=2, routed)           0.597     1.526    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.576 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           0.529     2.105    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.131 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=20, routed)          0.599     2.730    clk_mmcm_1_BUFG
    SLICE_X95Y78         FDRE                                         r  enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y78         FDRE (Prop_fdre_C_Q)         0.141     2.871 r  enable_reg/Q
                         net (fo=13, routed)          0.500     3.370    centered_pwm_1channel/enable
    SLICE_X96Y80         FDRE                                         r  centered_pwm_1channel/counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.731     1.148    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.177 r  clk_gbuffer/O
                         net (fo=2, routed)           0.864     2.041    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.094 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.576     2.670    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.699 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=99, routed)          0.869     3.568    centered_pwm_1channel/clk_mmcm_2
    SLICE_X96Y80         FDRE                                         r  centered_pwm_1channel/counter_reg[0]/C
                         clock pessimism             -0.518     3.050    
                         clock uncertainty            0.220     3.270    
    SLICE_X96Y80         FDRE (Hold_fdre_C_CE)       -0.016     3.254    centered_pwm_1channel/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.254    
                         arrival time                           3.370    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@5.333ns period=10.667ns})
  Destination:            centered_pwm_1channel/counter_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_2 rise@0.000ns - clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.641ns  (logic 0.141ns (22.008%)  route 0.500ns (77.992%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.568ns
    Source Clock Delay      (SCD):    2.730ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.674     0.903    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.929 r  clk_gbuffer/O
                         net (fo=2, routed)           0.597     1.526    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.576 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           0.529     2.105    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.131 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=20, routed)          0.599     2.730    clk_mmcm_1_BUFG
    SLICE_X95Y78         FDRE                                         r  enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y78         FDRE (Prop_fdre_C_Q)         0.141     2.871 r  enable_reg/Q
                         net (fo=13, routed)          0.500     3.370    centered_pwm_1channel/enable
    SLICE_X96Y80         FDRE                                         r  centered_pwm_1channel/counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.731     1.148    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.177 r  clk_gbuffer/O
                         net (fo=2, routed)           0.864     2.041    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.094 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.576     2.670    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.699 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=99, routed)          0.869     3.568    centered_pwm_1channel/clk_mmcm_2
    SLICE_X96Y80         FDRE                                         r  centered_pwm_1channel/counter_reg[1]/C
                         clock pessimism             -0.518     3.050    
                         clock uncertainty            0.220     3.270    
    SLICE_X96Y80         FDRE (Hold_fdre_C_CE)       -0.016     3.254    centered_pwm_1channel/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.254    
                         arrival time                           3.370    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@5.333ns period=10.667ns})
  Destination:            centered_pwm_1channel/counter_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_2 rise@0.000ns - clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.641ns  (logic 0.141ns (22.008%)  route 0.500ns (77.992%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.568ns
    Source Clock Delay      (SCD):    2.730ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.674     0.903    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.929 r  clk_gbuffer/O
                         net (fo=2, routed)           0.597     1.526    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.576 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           0.529     2.105    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.131 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=20, routed)          0.599     2.730    clk_mmcm_1_BUFG
    SLICE_X95Y78         FDRE                                         r  enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y78         FDRE (Prop_fdre_C_Q)         0.141     2.871 r  enable_reg/Q
                         net (fo=13, routed)          0.500     3.370    centered_pwm_1channel/enable
    SLICE_X96Y80         FDRE                                         r  centered_pwm_1channel/counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.731     1.148    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.177 r  clk_gbuffer/O
                         net (fo=2, routed)           0.864     2.041    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.094 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.576     2.670    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.699 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=99, routed)          0.869     3.568    centered_pwm_1channel/clk_mmcm_2
    SLICE_X96Y80         FDRE                                         r  centered_pwm_1channel/counter_reg[2]/C
                         clock pessimism             -0.518     3.050    
                         clock uncertainty            0.220     3.270    
    SLICE_X96Y80         FDRE (Hold_fdre_C_CE)       -0.016     3.254    centered_pwm_1channel/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.254    
                         arrival time                           3.370    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@5.333ns period=10.667ns})
  Destination:            centered_pwm_1channel/counter_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_2 rise@0.000ns - clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.641ns  (logic 0.141ns (22.008%)  route 0.500ns (77.992%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.568ns
    Source Clock Delay      (SCD):    2.730ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.674     0.903    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.929 r  clk_gbuffer/O
                         net (fo=2, routed)           0.597     1.526    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.576 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           0.529     2.105    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.131 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=20, routed)          0.599     2.730    clk_mmcm_1_BUFG
    SLICE_X95Y78         FDRE                                         r  enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y78         FDRE (Prop_fdre_C_Q)         0.141     2.871 r  enable_reg/Q
                         net (fo=13, routed)          0.500     3.370    centered_pwm_1channel/enable
    SLICE_X96Y80         FDRE                                         r  centered_pwm_1channel/counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.731     1.148    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.177 r  clk_gbuffer/O
                         net (fo=2, routed)           0.864     2.041    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.094 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.576     2.670    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.699 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=99, routed)          0.869     3.568    centered_pwm_1channel/clk_mmcm_2
    SLICE_X96Y80         FDRE                                         r  centered_pwm_1channel/counter_reg[3]/C
                         clock pessimism             -0.518     3.050    
                         clock uncertainty            0.220     3.270    
    SLICE_X96Y80         FDRE (Hold_fdre_C_CE)       -0.016     3.254    centered_pwm_1channel/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.254    
                         arrival time                           3.370    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@5.333ns period=10.667ns})
  Destination:            centered_pwm_1channel/pwm_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_2 rise@0.000ns - clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.644ns  (logic 0.141ns (21.900%)  route 0.503ns (78.100%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.566ns
    Source Clock Delay      (SCD):    2.730ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.674     0.903    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.929 r  clk_gbuffer/O
                         net (fo=2, routed)           0.597     1.526    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.576 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           0.529     2.105    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.131 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=20, routed)          0.599     2.730    clk_mmcm_1_BUFG
    SLICE_X95Y78         FDRE                                         r  enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y78         FDRE (Prop_fdre_C_Q)         0.141     2.871 r  enable_reg/Q
                         net (fo=13, routed)          0.503     3.373    centered_pwm_1channel/enable
    SLICE_X96Y78         FDRE                                         r  centered_pwm_1channel/pwm_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.731     1.148    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.177 r  clk_gbuffer/O
                         net (fo=2, routed)           0.864     2.041    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.094 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.576     2.670    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.699 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=99, routed)          0.867     3.566    centered_pwm_1channel/clk_mmcm_2
    SLICE_X96Y78         FDRE                                         r  centered_pwm_1channel/pwm_reg/C
                         clock pessimism             -0.518     3.048    
                         clock uncertainty            0.220     3.268    
    SLICE_X96Y78         FDRE (Hold_fdre_C_CE)       -0.016     3.252    centered_pwm_1channel/pwm_reg
  -------------------------------------------------------------------
                         required time                         -3.252    
                         arrival time                           3.373    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@5.333ns period=10.667ns})
  Destination:            centered_pwm_1channel/pwm_i_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_2 rise@0.000ns - clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.651ns  (logic 0.141ns (21.652%)  route 0.510ns (78.348%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.567ns
    Source Clock Delay      (SCD):    2.730ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.674     0.903    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.929 r  clk_gbuffer/O
                         net (fo=2, routed)           0.597     1.526    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.576 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           0.529     2.105    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.131 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=20, routed)          0.599     2.730    clk_mmcm_1_BUFG
    SLICE_X95Y78         FDRE                                         r  enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y78         FDRE (Prop_fdre_C_Q)         0.141     2.871 r  enable_reg/Q
                         net (fo=13, routed)          0.510     3.381    centered_pwm_1channel/enable
    SLICE_X94Y79         FDRE                                         r  centered_pwm_1channel/pwm_i_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.731     1.148    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.177 r  clk_gbuffer/O
                         net (fo=2, routed)           0.864     2.041    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.094 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.576     2.670    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.699 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=99, routed)          0.868     3.567    centered_pwm_1channel/clk_mmcm_2
    SLICE_X94Y79         FDRE                                         r  centered_pwm_1channel/pwm_i_reg/C
                         clock pessimism             -0.518     3.049    
                         clock uncertainty            0.220     3.269    
    SLICE_X94Y79         FDRE (Hold_fdre_C_CE)       -0.016     3.253    centered_pwm_1channel/pwm_i_reg
  -------------------------------------------------------------------
                         required time                         -3.253    
                         arrival time                           3.381    
  -------------------------------------------------------------------
                         slack                                  0.128    





