Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Mon Aug 16 17:08:48 2021
| Host         : Tars running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file Wrapper_timing.rpt
| Design       : Wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.280        0.000                      0                 4894        0.024        0.000                      0                 4894        2.750        0.000                       0                  1839  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
clk125  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk125              0.280        0.000                      0                 4894        0.024        0.000                      0                 4894        2.750        0.000                       0                  1839  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk125
  To Clock:  clk125

Setup :            0  Failing Endpoints,  Worst Slack        0.280ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.280ns  (required time - arrival time)
  Source:                 VexRiscv/dataCache_1_/stageB_waysHits_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            VexRiscv/RegFilePlugin_regFile_reg_2/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125 rise@8.000ns - clk125 rise@0.000ns)
  Data Path Delay:        6.954ns  (logic 1.426ns (20.505%)  route 5.528ns (79.495%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.438ns = ( 13.438 - 8.000 ) 
    Source Clock Delay      (SCD):    5.819ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1838, routed)        1.721     5.819    VexRiscv/dataCache_1_/clk125_IBUF_BUFG
    SLICE_X76Y21         FDRE                                         r  VexRiscv/dataCache_1_/stageB_waysHits_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y21         FDRE (Prop_fdre_C_Q)         0.456     6.275 r  VexRiscv/dataCache_1_/stageB_waysHits_reg[0]/Q
                         net (fo=25, routed)          1.235     7.510    VexRiscv/dataCache_1_/stageB_waysHits
    SLICE_X68Y20         LUT5 (Prop_lut5_I3_O)        0.154     7.664 r  VexRiscv/dataCache_1_/ways_0_data_symbol0_reg_i_29/O
                         net (fo=4, routed)           0.836     8.500    VexRiscv/dataCache_1_/ways_0_data_symbol0_reg_i_29_n_0
    SLICE_X67Y21         LUT6 (Prop_lut6_I5_O)        0.327     8.827 r  VexRiscv/dataCache_1_/ways_0_data_symbol0_reg_i_2/O
                         net (fo=158, routed)         0.611     9.438    VexRiscv/dataCache_1_/stageB_flusher_valid_reg_0
    SLICE_X69Y21         LUT4 (Prop_lut4_I0_O)        0.124     9.562 r  VexRiscv/dataCache_1_/stageA_mask[3]_i_1/O
                         net (fo=300, routed)         0.593    10.155    VexRiscv/dataCache_1_/memory_DivPlugin_div_counter_willClear
    SLICE_X73Y21         LUT5 (Prop_lut5_I0_O)        0.124    10.279 r  VexRiscv/dataCache_1_/decode_to_execute_ENV_CTRL[1]_i_1/O
                         net (fo=181, routed)         0.431    10.710    VexRiscv/IBusCachedPlugin_cache/execute_CsrPlugin_writeEnable0
    SLICE_X72Y22         LUT6 (Prop_lut6_I4_O)        0.124    10.834 r  VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_i_2/O
                         net (fo=14, routed)          0.647    11.481    VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_i_2_n_0
    SLICE_X74Y20         LUT3 (Prop_lut3_I1_O)        0.117    11.598 r  VexRiscv/IBusCachedPlugin_cache/RegFilePlugin_regFile_reg_2_i_1/O
                         net (fo=1, routed)           1.176    12.773    VexRiscv/decode_RegFilePlugin_regFileReadAddress2[4]
    RAMB18_X4Y9          RAMB18E1                                     r  VexRiscv/RegFilePlugin_regFile_reg_2/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     8.000     8.000 r  
    K17                                               0.000     8.000 r  clk125 (IN)
                         net (fo=0)                   0.000     8.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1838, routed)        1.650    13.438    VexRiscv/clk125_IBUF_BUFG
    RAMB18_X4Y9          RAMB18E1                                     r  VexRiscv/RegFilePlugin_regFile_reg_2/CLKARDCLK
                         clock pessimism              0.424    13.862    
                         clock uncertainty           -0.035    13.827    
    RAMB18_X4Y9          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.774    13.053    VexRiscv/RegFilePlugin_regFile_reg_2
  -------------------------------------------------------------------
                         required time                         13.053    
                         arrival time                         -12.773    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.407ns  (required time - arrival time)
  Source:                 VexRiscv/dataCache_1_/stageB_waysHits_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            VexRiscv/RegFilePlugin_regFile_reg_1/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125 rise@8.000ns - clk125 rise@0.000ns)
  Data Path Delay:        6.833ns  (logic 1.427ns (20.884%)  route 5.406ns (79.116%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.438ns = ( 13.438 - 8.000 ) 
    Source Clock Delay      (SCD):    5.819ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1838, routed)        1.721     5.819    VexRiscv/dataCache_1_/clk125_IBUF_BUFG
    SLICE_X76Y21         FDRE                                         r  VexRiscv/dataCache_1_/stageB_waysHits_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y21         FDRE (Prop_fdre_C_Q)         0.456     6.275 r  VexRiscv/dataCache_1_/stageB_waysHits_reg[0]/Q
                         net (fo=25, routed)          1.235     7.510    VexRiscv/dataCache_1_/stageB_waysHits
    SLICE_X68Y20         LUT5 (Prop_lut5_I3_O)        0.154     7.664 r  VexRiscv/dataCache_1_/ways_0_data_symbol0_reg_i_29/O
                         net (fo=4, routed)           0.836     8.500    VexRiscv/dataCache_1_/ways_0_data_symbol0_reg_i_29_n_0
    SLICE_X67Y21         LUT6 (Prop_lut6_I5_O)        0.327     8.827 r  VexRiscv/dataCache_1_/ways_0_data_symbol0_reg_i_2/O
                         net (fo=158, routed)         0.611     9.438    VexRiscv/dataCache_1_/stageB_flusher_valid_reg_0
    SLICE_X69Y21         LUT4 (Prop_lut4_I0_O)        0.124     9.562 r  VexRiscv/dataCache_1_/stageA_mask[3]_i_1/O
                         net (fo=300, routed)         0.593    10.155    VexRiscv/dataCache_1_/memory_DivPlugin_div_counter_willClear
    SLICE_X73Y21         LUT5 (Prop_lut5_I0_O)        0.124    10.279 r  VexRiscv/dataCache_1_/decode_to_execute_ENV_CTRL[1]_i_1/O
                         net (fo=181, routed)         0.431    10.710    VexRiscv/IBusCachedPlugin_cache/execute_CsrPlugin_writeEnable0
    SLICE_X72Y22         LUT6 (Prop_lut6_I4_O)        0.124    10.834 r  VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_i_2/O
                         net (fo=14, routed)          0.659    11.493    VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_i_2_n_0
    SLICE_X72Y20         LUT3 (Prop_lut3_I1_O)        0.118    11.611 r  VexRiscv/IBusCachedPlugin_cache/RegFilePlugin_regFile_reg_1_i_1/O
                         net (fo=1, routed)           1.041    12.652    VexRiscv/decode_RegFilePlugin_regFileReadAddress1[4]
    RAMB18_X4Y8          RAMB18E1                                     r  VexRiscv/RegFilePlugin_regFile_reg_1/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     8.000     8.000 r  
    K17                                               0.000     8.000 r  clk125 (IN)
                         net (fo=0)                   0.000     8.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1838, routed)        1.650    13.438    VexRiscv/clk125_IBUF_BUFG
    RAMB18_X4Y8          RAMB18E1                                     r  VexRiscv/RegFilePlugin_regFile_reg_1/CLKARDCLK
                         clock pessimism              0.424    13.862    
                         clock uncertainty           -0.035    13.827    
    RAMB18_X4Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.768    13.059    VexRiscv/RegFilePlugin_regFile_reg_1
  -------------------------------------------------------------------
                         required time                         13.059    
                         arrival time                         -12.652    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.429ns  (required time - arrival time)
  Source:                 VexRiscv/dataCache_1_/stageB_waysHits_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            VexRiscv/RegFilePlugin_regFile_reg_2/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125 rise@8.000ns - clk125 rise@0.000ns)
  Data Path Delay:        6.811ns  (logic 1.427ns (20.952%)  route 5.384ns (79.048%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.438ns = ( 13.438 - 8.000 ) 
    Source Clock Delay      (SCD):    5.819ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1838, routed)        1.721     5.819    VexRiscv/dataCache_1_/clk125_IBUF_BUFG
    SLICE_X76Y21         FDRE                                         r  VexRiscv/dataCache_1_/stageB_waysHits_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y21         FDRE (Prop_fdre_C_Q)         0.456     6.275 r  VexRiscv/dataCache_1_/stageB_waysHits_reg[0]/Q
                         net (fo=25, routed)          1.235     7.510    VexRiscv/dataCache_1_/stageB_waysHits
    SLICE_X68Y20         LUT5 (Prop_lut5_I3_O)        0.154     7.664 r  VexRiscv/dataCache_1_/ways_0_data_symbol0_reg_i_29/O
                         net (fo=4, routed)           0.836     8.500    VexRiscv/dataCache_1_/ways_0_data_symbol0_reg_i_29_n_0
    SLICE_X67Y21         LUT6 (Prop_lut6_I5_O)        0.327     8.827 r  VexRiscv/dataCache_1_/ways_0_data_symbol0_reg_i_2/O
                         net (fo=158, routed)         0.611     9.438    VexRiscv/dataCache_1_/stageB_flusher_valid_reg_0
    SLICE_X69Y21         LUT4 (Prop_lut4_I0_O)        0.124     9.562 r  VexRiscv/dataCache_1_/stageA_mask[3]_i_1/O
                         net (fo=300, routed)         0.593    10.155    VexRiscv/dataCache_1_/memory_DivPlugin_div_counter_willClear
    SLICE_X73Y21         LUT5 (Prop_lut5_I0_O)        0.124    10.279 r  VexRiscv/dataCache_1_/decode_to_execute_ENV_CTRL[1]_i_1/O
                         net (fo=181, routed)         0.431    10.710    VexRiscv/IBusCachedPlugin_cache/execute_CsrPlugin_writeEnable0
    SLICE_X72Y22         LUT6 (Prop_lut6_I4_O)        0.124    10.834 r  VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_i_2/O
                         net (fo=14, routed)          0.624    11.457    VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_i_2_n_0
    SLICE_X71Y20         LUT3 (Prop_lut3_I1_O)        0.118    11.575 r  VexRiscv/IBusCachedPlugin_cache/RegFilePlugin_regFile_reg_2_i_3/O
                         net (fo=1, routed)           1.054    12.630    VexRiscv/decode_RegFilePlugin_regFileReadAddress2[2]
    RAMB18_X4Y9          RAMB18E1                                     r  VexRiscv/RegFilePlugin_regFile_reg_2/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     8.000     8.000 r  
    K17                                               0.000     8.000 r  clk125 (IN)
                         net (fo=0)                   0.000     8.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1838, routed)        1.650    13.438    VexRiscv/clk125_IBUF_BUFG
    RAMB18_X4Y9          RAMB18E1                                     r  VexRiscv/RegFilePlugin_regFile_reg_2/CLKARDCLK
                         clock pessimism              0.424    13.862    
                         clock uncertainty           -0.035    13.827    
    RAMB18_X4Y9          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.768    13.059    VexRiscv/RegFilePlugin_regFile_reg_2
  -------------------------------------------------------------------
                         required time                         13.059    
                         arrival time                         -12.630    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.449ns  (required time - arrival time)
  Source:                 VexRiscv/dataCache_1_/stageB_waysHits_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            VexRiscv/RegFilePlugin_regFile_reg_2/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125 rise@8.000ns - clk125 rise@0.000ns)
  Data Path Delay:        6.785ns  (logic 1.428ns (21.045%)  route 5.357ns (78.955%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.438ns = ( 13.438 - 8.000 ) 
    Source Clock Delay      (SCD):    5.819ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1838, routed)        1.721     5.819    VexRiscv/dataCache_1_/clk125_IBUF_BUFG
    SLICE_X76Y21         FDRE                                         r  VexRiscv/dataCache_1_/stageB_waysHits_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y21         FDRE (Prop_fdre_C_Q)         0.456     6.275 r  VexRiscv/dataCache_1_/stageB_waysHits_reg[0]/Q
                         net (fo=25, routed)          1.235     7.510    VexRiscv/dataCache_1_/stageB_waysHits
    SLICE_X68Y20         LUT5 (Prop_lut5_I3_O)        0.154     7.664 r  VexRiscv/dataCache_1_/ways_0_data_symbol0_reg_i_29/O
                         net (fo=4, routed)           0.836     8.500    VexRiscv/dataCache_1_/ways_0_data_symbol0_reg_i_29_n_0
    SLICE_X67Y21         LUT6 (Prop_lut6_I5_O)        0.327     8.827 r  VexRiscv/dataCache_1_/ways_0_data_symbol0_reg_i_2/O
                         net (fo=158, routed)         0.611     9.438    VexRiscv/dataCache_1_/stageB_flusher_valid_reg_0
    SLICE_X69Y21         LUT4 (Prop_lut4_I0_O)        0.124     9.562 r  VexRiscv/dataCache_1_/stageA_mask[3]_i_1/O
                         net (fo=300, routed)         0.593    10.155    VexRiscv/dataCache_1_/memory_DivPlugin_div_counter_willClear
    SLICE_X73Y21         LUT5 (Prop_lut5_I0_O)        0.124    10.279 r  VexRiscv/dataCache_1_/decode_to_execute_ENV_CTRL[1]_i_1/O
                         net (fo=181, routed)         0.431    10.710    VexRiscv/IBusCachedPlugin_cache/execute_CsrPlugin_writeEnable0
    SLICE_X72Y22         LUT6 (Prop_lut6_I4_O)        0.124    10.834 r  VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_i_2/O
                         net (fo=14, routed)          0.468    11.301    VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_i_2_n_0
    SLICE_X72Y20         LUT3 (Prop_lut3_I1_O)        0.119    11.420 r  VexRiscv/IBusCachedPlugin_cache/RegFilePlugin_regFile_reg_2_i_2/O
                         net (fo=1, routed)           1.184    12.604    VexRiscv/decode_RegFilePlugin_regFileReadAddress2[3]
    RAMB18_X4Y9          RAMB18E1                                     r  VexRiscv/RegFilePlugin_regFile_reg_2/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     8.000     8.000 r  
    K17                                               0.000     8.000 r  clk125 (IN)
                         net (fo=0)                   0.000     8.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1838, routed)        1.650    13.438    VexRiscv/clk125_IBUF_BUFG
    RAMB18_X4Y9          RAMB18E1                                     r  VexRiscv/RegFilePlugin_regFile_reg_2/CLKARDCLK
                         clock pessimism              0.424    13.862    
                         clock uncertainty           -0.035    13.827    
    RAMB18_X4Y9          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.774    13.053    VexRiscv/RegFilePlugin_regFile_reg_2
  -------------------------------------------------------------------
                         required time                         13.053    
                         arrival time                         -12.604    
  -------------------------------------------------------------------
                         slack                                  0.449    

Slack (MET) :             0.452ns  (required time - arrival time)
  Source:                 VexRiscv/dataCache_1_/stageB_waysHits_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            VexRiscv/RegFilePlugin_regFile_reg_1/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125 rise@8.000ns - clk125 rise@0.000ns)
  Data Path Delay:        6.990ns  (logic 1.433ns (20.500%)  route 5.557ns (79.500%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.438ns = ( 13.438 - 8.000 ) 
    Source Clock Delay      (SCD):    5.819ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1838, routed)        1.721     5.819    VexRiscv/dataCache_1_/clk125_IBUF_BUFG
    SLICE_X76Y21         FDRE                                         r  VexRiscv/dataCache_1_/stageB_waysHits_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y21         FDRE (Prop_fdre_C_Q)         0.456     6.275 r  VexRiscv/dataCache_1_/stageB_waysHits_reg[0]/Q
                         net (fo=25, routed)          1.235     7.510    VexRiscv/dataCache_1_/stageB_waysHits
    SLICE_X68Y20         LUT5 (Prop_lut5_I3_O)        0.154     7.664 r  VexRiscv/dataCache_1_/ways_0_data_symbol0_reg_i_29/O
                         net (fo=4, routed)           0.836     8.500    VexRiscv/dataCache_1_/ways_0_data_symbol0_reg_i_29_n_0
    SLICE_X67Y21         LUT6 (Prop_lut6_I5_O)        0.327     8.827 r  VexRiscv/dataCache_1_/ways_0_data_symbol0_reg_i_2/O
                         net (fo=158, routed)         0.611     9.438    VexRiscv/dataCache_1_/stageB_flusher_valid_reg_0
    SLICE_X69Y21         LUT4 (Prop_lut4_I0_O)        0.124     9.562 r  VexRiscv/dataCache_1_/stageA_mask[3]_i_1/O
                         net (fo=300, routed)         0.593    10.155    VexRiscv/dataCache_1_/memory_DivPlugin_div_counter_willClear
    SLICE_X73Y21         LUT5 (Prop_lut5_I0_O)        0.124    10.279 r  VexRiscv/dataCache_1_/decode_to_execute_ENV_CTRL[1]_i_1/O
                         net (fo=181, routed)         0.431    10.710    VexRiscv/IBusCachedPlugin_cache/execute_CsrPlugin_writeEnable0
    SLICE_X72Y22         LUT6 (Prop_lut6_I4_O)        0.124    10.834 r  VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_i_2/O
                         net (fo=14, routed)          0.624    11.457    VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_i_2_n_0
    SLICE_X71Y20         LUT3 (Prop_lut3_I1_O)        0.124    11.581 r  VexRiscv/IBusCachedPlugin_cache/RegFilePlugin_regFile_reg_1_i_2/O
                         net (fo=1, routed)           1.228    12.809    VexRiscv/decode_RegFilePlugin_regFileReadAddress1[3]
    RAMB18_X4Y8          RAMB18E1                                     r  VexRiscv/RegFilePlugin_regFile_reg_1/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     8.000     8.000 r  
    K17                                               0.000     8.000 r  clk125 (IN)
                         net (fo=0)                   0.000     8.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1838, routed)        1.650    13.438    VexRiscv/clk125_IBUF_BUFG
    RAMB18_X4Y8          RAMB18E1                                     r  VexRiscv/RegFilePlugin_regFile_reg_1/CLKARDCLK
                         clock pessimism              0.424    13.862    
                         clock uncertainty           -0.035    13.827    
    RAMB18_X4Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    13.261    VexRiscv/RegFilePlugin_regFile_reg_1
  -------------------------------------------------------------------
                         required time                         13.261    
                         arrival time                         -12.809    
  -------------------------------------------------------------------
                         slack                                  0.452    

Slack (MET) :             0.461ns  (required time - arrival time)
  Source:                 VexRiscv/dataCache_1_/stageB_waysHits_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            VexRiscv/RegFilePlugin_regFile_reg_2/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125 rise@8.000ns - clk125 rise@0.000ns)
  Data Path Delay:        6.981ns  (logic 1.433ns (20.527%)  route 5.548ns (79.473%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.438ns = ( 13.438 - 8.000 ) 
    Source Clock Delay      (SCD):    5.819ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1838, routed)        1.721     5.819    VexRiscv/dataCache_1_/clk125_IBUF_BUFG
    SLICE_X76Y21         FDRE                                         r  VexRiscv/dataCache_1_/stageB_waysHits_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y21         FDRE (Prop_fdre_C_Q)         0.456     6.275 r  VexRiscv/dataCache_1_/stageB_waysHits_reg[0]/Q
                         net (fo=25, routed)          1.235     7.510    VexRiscv/dataCache_1_/stageB_waysHits
    SLICE_X68Y20         LUT5 (Prop_lut5_I3_O)        0.154     7.664 r  VexRiscv/dataCache_1_/ways_0_data_symbol0_reg_i_29/O
                         net (fo=4, routed)           0.836     8.500    VexRiscv/dataCache_1_/ways_0_data_symbol0_reg_i_29_n_0
    SLICE_X67Y21         LUT6 (Prop_lut6_I5_O)        0.327     8.827 r  VexRiscv/dataCache_1_/ways_0_data_symbol0_reg_i_2/O
                         net (fo=158, routed)         0.611     9.438    VexRiscv/dataCache_1_/stageB_flusher_valid_reg_0
    SLICE_X69Y21         LUT4 (Prop_lut4_I0_O)        0.124     9.562 r  VexRiscv/dataCache_1_/stageA_mask[3]_i_1/O
                         net (fo=300, routed)         0.593    10.155    VexRiscv/dataCache_1_/memory_DivPlugin_div_counter_willClear
    SLICE_X73Y21         LUT5 (Prop_lut5_I0_O)        0.124    10.279 r  VexRiscv/dataCache_1_/decode_to_execute_ENV_CTRL[1]_i_1/O
                         net (fo=181, routed)         0.431    10.710    VexRiscv/IBusCachedPlugin_cache/execute_CsrPlugin_writeEnable0
    SLICE_X72Y22         LUT6 (Prop_lut6_I4_O)        0.124    10.834 r  VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_i_2/O
                         net (fo=14, routed)          0.647    11.481    VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_i_2_n_0
    SLICE_X74Y20         LUT3 (Prop_lut3_I1_O)        0.124    11.605 r  VexRiscv/IBusCachedPlugin_cache/RegFilePlugin_regFile_reg_2_i_4/O
                         net (fo=1, routed)           1.195    12.800    VexRiscv/decode_RegFilePlugin_regFileReadAddress2[1]
    RAMB18_X4Y9          RAMB18E1                                     r  VexRiscv/RegFilePlugin_regFile_reg_2/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     8.000     8.000 r  
    K17                                               0.000     8.000 r  clk125 (IN)
                         net (fo=0)                   0.000     8.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1838, routed)        1.650    13.438    VexRiscv/clk125_IBUF_BUFG
    RAMB18_X4Y9          RAMB18E1                                     r  VexRiscv/RegFilePlugin_regFile_reg_2/CLKARDCLK
                         clock pessimism              0.424    13.862    
                         clock uncertainty           -0.035    13.827    
    RAMB18_X4Y9          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    13.261    VexRiscv/RegFilePlugin_regFile_reg_2
  -------------------------------------------------------------------
                         required time                         13.261    
                         arrival time                         -12.800    
  -------------------------------------------------------------------
                         slack                                  0.461    

Slack (MET) :             0.514ns  (required time - arrival time)
  Source:                 VexRiscv/dataCache_1_/stageB_waysHits_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            VexRiscv/memory_DivPlugin_rs1_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125 rise@8.000ns - clk125 rise@0.000ns)
  Data Path Delay:        7.462ns  (logic 2.979ns (39.922%)  route 4.483ns (60.078%))
  Logic Levels:           12  (CARRY4=8 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.344ns = ( 13.344 - 8.000 ) 
    Source Clock Delay      (SCD):    5.819ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1838, routed)        1.721     5.819    VexRiscv/dataCache_1_/clk125_IBUF_BUFG
    SLICE_X76Y21         FDRE                                         r  VexRiscv/dataCache_1_/stageB_waysHits_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y21         FDRE (Prop_fdre_C_Q)         0.456     6.275 r  VexRiscv/dataCache_1_/stageB_waysHits_reg[0]/Q
                         net (fo=25, routed)          1.235     7.510    VexRiscv/dataCache_1_/stageB_waysHits
    SLICE_X68Y20         LUT5 (Prop_lut5_I3_O)        0.154     7.664 r  VexRiscv/dataCache_1_/ways_0_data_symbol0_reg_i_29/O
                         net (fo=4, routed)           0.836     8.500    VexRiscv/dataCache_1_/ways_0_data_symbol0_reg_i_29_n_0
    SLICE_X67Y21         LUT6 (Prop_lut6_I5_O)        0.327     8.827 r  VexRiscv/dataCache_1_/ways_0_data_symbol0_reg_i_2/O
                         net (fo=158, routed)         0.611     9.438    VexRiscv/dataCache_1_/stageB_flusher_valid_reg_0
    SLICE_X69Y21         LUT4 (Prop_lut4_I0_O)        0.124     9.562 r  VexRiscv/dataCache_1_/stageA_mask[3]_i_1/O
                         net (fo=300, routed)         1.207    10.769    VexRiscv/dataCache_1_/memory_DivPlugin_div_counter_willClear
    SLICE_X86Y24         LUT4 (Prop_lut4_I3_O)        0.116    10.885 r  VexRiscv/dataCache_1_/memory_DivPlugin_rs1[3]_i_2/O
                         net (fo=1, routed)           0.594    11.479    VexRiscv/dataCache_1_/memory_DivPlugin_rs1[3]_i_2_n_0
    SLICE_X87Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784    12.263 r  VexRiscv/dataCache_1_/memory_DivPlugin_rs1_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.263    VexRiscv/dataCache_1_/memory_DivPlugin_rs1_reg[3]_i_1_n_0
    SLICE_X87Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.377 r  VexRiscv/dataCache_1_/memory_DivPlugin_rs1_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.377    VexRiscv/dataCache_1_/memory_DivPlugin_rs1_reg[7]_i_1_n_0
    SLICE_X87Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.491 r  VexRiscv/dataCache_1_/memory_DivPlugin_rs1_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.491    VexRiscv/dataCache_1_/memory_DivPlugin_rs1_reg[11]_i_1_n_0
    SLICE_X87Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.605 r  VexRiscv/dataCache_1_/memory_DivPlugin_rs1_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.605    VexRiscv/dataCache_1_/memory_DivPlugin_rs1_reg[15]_i_1_n_0
    SLICE_X87Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.719 r  VexRiscv/dataCache_1_/memory_DivPlugin_rs1_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.719    VexRiscv/dataCache_1_/memory_DivPlugin_rs1_reg[19]_i_1_n_0
    SLICE_X87Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.833 r  VexRiscv/dataCache_1_/memory_DivPlugin_rs1_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.833    VexRiscv/dataCache_1_/memory_DivPlugin_rs1_reg[23]_i_1_n_0
    SLICE_X87Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.947 r  VexRiscv/dataCache_1_/memory_DivPlugin_rs1_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.947    VexRiscv/dataCache_1_/memory_DivPlugin_rs1_reg[27]_i_1_n_0
    SLICE_X87Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.281 r  VexRiscv/dataCache_1_/memory_DivPlugin_rs1_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.000    13.281    VexRiscv/dataCache_1__n_426
    SLICE_X87Y32         FDRE                                         r  VexRiscv/memory_DivPlugin_rs1_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     8.000     8.000 r  
    K17                                               0.000     8.000 r  clk125 (IN)
                         net (fo=0)                   0.000     8.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1838, routed)        1.555    13.344    VexRiscv/clk125_IBUF_BUFG
    SLICE_X87Y32         FDRE                                         r  VexRiscv/memory_DivPlugin_rs1_reg[29]/C
                         clock pessimism              0.424    13.768    
                         clock uncertainty           -0.035    13.732    
    SLICE_X87Y32         FDRE (Setup_fdre_C_D)        0.062    13.794    VexRiscv/memory_DivPlugin_rs1_reg[29]
  -------------------------------------------------------------------
                         required time                         13.794    
                         arrival time                         -13.281    
  -------------------------------------------------------------------
                         slack                                  0.514    

Slack (MET) :             0.535ns  (required time - arrival time)
  Source:                 VexRiscv/dataCache_1_/stageB_waysHits_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            VexRiscv/memory_DivPlugin_rs1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125 rise@8.000ns - clk125 rise@0.000ns)
  Data Path Delay:        7.441ns  (logic 2.958ns (39.752%)  route 4.483ns (60.247%))
  Logic Levels:           12  (CARRY4=8 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.344ns = ( 13.344 - 8.000 ) 
    Source Clock Delay      (SCD):    5.819ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1838, routed)        1.721     5.819    VexRiscv/dataCache_1_/clk125_IBUF_BUFG
    SLICE_X76Y21         FDRE                                         r  VexRiscv/dataCache_1_/stageB_waysHits_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y21         FDRE (Prop_fdre_C_Q)         0.456     6.275 r  VexRiscv/dataCache_1_/stageB_waysHits_reg[0]/Q
                         net (fo=25, routed)          1.235     7.510    VexRiscv/dataCache_1_/stageB_waysHits
    SLICE_X68Y20         LUT5 (Prop_lut5_I3_O)        0.154     7.664 r  VexRiscv/dataCache_1_/ways_0_data_symbol0_reg_i_29/O
                         net (fo=4, routed)           0.836     8.500    VexRiscv/dataCache_1_/ways_0_data_symbol0_reg_i_29_n_0
    SLICE_X67Y21         LUT6 (Prop_lut6_I5_O)        0.327     8.827 r  VexRiscv/dataCache_1_/ways_0_data_symbol0_reg_i_2/O
                         net (fo=158, routed)         0.611     9.438    VexRiscv/dataCache_1_/stageB_flusher_valid_reg_0
    SLICE_X69Y21         LUT4 (Prop_lut4_I0_O)        0.124     9.562 r  VexRiscv/dataCache_1_/stageA_mask[3]_i_1/O
                         net (fo=300, routed)         1.207    10.769    VexRiscv/dataCache_1_/memory_DivPlugin_div_counter_willClear
    SLICE_X86Y24         LUT4 (Prop_lut4_I3_O)        0.116    10.885 r  VexRiscv/dataCache_1_/memory_DivPlugin_rs1[3]_i_2/O
                         net (fo=1, routed)           0.594    11.479    VexRiscv/dataCache_1_/memory_DivPlugin_rs1[3]_i_2_n_0
    SLICE_X87Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784    12.263 r  VexRiscv/dataCache_1_/memory_DivPlugin_rs1_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.263    VexRiscv/dataCache_1_/memory_DivPlugin_rs1_reg[3]_i_1_n_0
    SLICE_X87Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.377 r  VexRiscv/dataCache_1_/memory_DivPlugin_rs1_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.377    VexRiscv/dataCache_1_/memory_DivPlugin_rs1_reg[7]_i_1_n_0
    SLICE_X87Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.491 r  VexRiscv/dataCache_1_/memory_DivPlugin_rs1_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.491    VexRiscv/dataCache_1_/memory_DivPlugin_rs1_reg[11]_i_1_n_0
    SLICE_X87Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.605 r  VexRiscv/dataCache_1_/memory_DivPlugin_rs1_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.605    VexRiscv/dataCache_1_/memory_DivPlugin_rs1_reg[15]_i_1_n_0
    SLICE_X87Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.719 r  VexRiscv/dataCache_1_/memory_DivPlugin_rs1_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.719    VexRiscv/dataCache_1_/memory_DivPlugin_rs1_reg[19]_i_1_n_0
    SLICE_X87Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.833 r  VexRiscv/dataCache_1_/memory_DivPlugin_rs1_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.833    VexRiscv/dataCache_1_/memory_DivPlugin_rs1_reg[23]_i_1_n_0
    SLICE_X87Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.947 r  VexRiscv/dataCache_1_/memory_DivPlugin_rs1_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.947    VexRiscv/dataCache_1_/memory_DivPlugin_rs1_reg[27]_i_1_n_0
    SLICE_X87Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.260 r  VexRiscv/dataCache_1_/memory_DivPlugin_rs1_reg[31]_i_2/O[3]
                         net (fo=1, routed)           0.000    13.260    VexRiscv/dataCache_1__n_424
    SLICE_X87Y32         FDRE                                         r  VexRiscv/memory_DivPlugin_rs1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     8.000     8.000 r  
    K17                                               0.000     8.000 r  clk125 (IN)
                         net (fo=0)                   0.000     8.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1838, routed)        1.555    13.344    VexRiscv/clk125_IBUF_BUFG
    SLICE_X87Y32         FDRE                                         r  VexRiscv/memory_DivPlugin_rs1_reg[31]/C
                         clock pessimism              0.424    13.768    
                         clock uncertainty           -0.035    13.732    
    SLICE_X87Y32         FDRE (Setup_fdre_C_D)        0.062    13.794    VexRiscv/memory_DivPlugin_rs1_reg[31]
  -------------------------------------------------------------------
                         required time                         13.794    
                         arrival time                         -13.260    
  -------------------------------------------------------------------
                         slack                                  0.535    

Slack (MET) :             0.570ns  (required time - arrival time)
  Source:                 VexRiscv/dataCache_1_/stageB_waysHits_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            VexRiscv/RegFilePlugin_regFile_reg_1/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125 rise@8.000ns - clk125 rise@0.000ns)
  Data Path Delay:        6.872ns  (logic 1.433ns (20.852%)  route 5.439ns (79.148%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.438ns = ( 13.438 - 8.000 ) 
    Source Clock Delay      (SCD):    5.819ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1838, routed)        1.721     5.819    VexRiscv/dataCache_1_/clk125_IBUF_BUFG
    SLICE_X76Y21         FDRE                                         r  VexRiscv/dataCache_1_/stageB_waysHits_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y21         FDRE (Prop_fdre_C_Q)         0.456     6.275 r  VexRiscv/dataCache_1_/stageB_waysHits_reg[0]/Q
                         net (fo=25, routed)          1.235     7.510    VexRiscv/dataCache_1_/stageB_waysHits
    SLICE_X68Y20         LUT5 (Prop_lut5_I3_O)        0.154     7.664 r  VexRiscv/dataCache_1_/ways_0_data_symbol0_reg_i_29/O
                         net (fo=4, routed)           0.836     8.500    VexRiscv/dataCache_1_/ways_0_data_symbol0_reg_i_29_n_0
    SLICE_X67Y21         LUT6 (Prop_lut6_I5_O)        0.327     8.827 r  VexRiscv/dataCache_1_/ways_0_data_symbol0_reg_i_2/O
                         net (fo=158, routed)         0.611     9.438    VexRiscv/dataCache_1_/stageB_flusher_valid_reg_0
    SLICE_X69Y21         LUT4 (Prop_lut4_I0_O)        0.124     9.562 r  VexRiscv/dataCache_1_/stageA_mask[3]_i_1/O
                         net (fo=300, routed)         0.593    10.155    VexRiscv/dataCache_1_/memory_DivPlugin_div_counter_willClear
    SLICE_X73Y21         LUT5 (Prop_lut5_I0_O)        0.124    10.279 r  VexRiscv/dataCache_1_/decode_to_execute_ENV_CTRL[1]_i_1/O
                         net (fo=181, routed)         0.431    10.710    VexRiscv/IBusCachedPlugin_cache/execute_CsrPlugin_writeEnable0
    SLICE_X72Y22         LUT6 (Prop_lut6_I4_O)        0.124    10.834 r  VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_i_2/O
                         net (fo=14, routed)          0.659    11.493    VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_i_2_n_0
    SLICE_X72Y20         LUT3 (Prop_lut3_I1_O)        0.124    11.617 r  VexRiscv/IBusCachedPlugin_cache/RegFilePlugin_regFile_reg_1_i_5/O
                         net (fo=1, routed)           1.074    12.691    VexRiscv/decode_RegFilePlugin_regFileReadAddress1[0]
    RAMB18_X4Y8          RAMB18E1                                     r  VexRiscv/RegFilePlugin_regFile_reg_1/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     8.000     8.000 r  
    K17                                               0.000     8.000 r  clk125 (IN)
                         net (fo=0)                   0.000     8.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1838, routed)        1.650    13.438    VexRiscv/clk125_IBUF_BUFG
    RAMB18_X4Y8          RAMB18E1                                     r  VexRiscv/RegFilePlugin_regFile_reg_1/CLKARDCLK
                         clock pessimism              0.424    13.862    
                         clock uncertainty           -0.035    13.827    
    RAMB18_X4Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    13.261    VexRiscv/RegFilePlugin_regFile_reg_1
  -------------------------------------------------------------------
                         required time                         13.261    
                         arrival time                         -12.691    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.577ns  (required time - arrival time)
  Source:                 VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125 rise@8.000ns - clk125 rise@0.000ns)
  Data Path Delay:        6.809ns  (logic 1.656ns (24.320%)  route 5.153ns (75.680%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.372ns = ( 13.372 - 8.000 ) 
    Source Clock Delay      (SCD):    5.809ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1838, routed)        1.711     5.809    VexRiscv/IBusCachedPlugin_cache/clk125_IBUF_BUFG
    SLICE_X59Y23         FDRE                                         r  VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y23         FDRE (Prop_fdre_C_Q)         0.456     6.265 f  VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_reg[4]/Q
                         net (fo=38, routed)          1.077     7.342    VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_reg[31]_0[4]
    SLICE_X62Y24         LUT2 (Prop_lut2_I1_O)        0.148     7.490 r  VexRiscv/IBusCachedPlugin_cache/decode_to_execute_PREDICTION_HAD_BRANCHED2_i_2/O
                         net (fo=4, routed)           0.617     8.107    VexRiscv/IBusCachedPlugin_cache/decode_to_execute_PREDICTION_HAD_BRANCHED2_i_2_n_0
    SLICE_X60Y23         LUT6 (Prop_lut6_I4_O)        0.328     8.435 f  VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg_i_51/O
                         net (fo=1, routed)           0.444     8.879    VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg_i_51_n_0
    SLICE_X60Y23         LUT4 (Prop_lut4_I0_O)        0.124     9.003 f  VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg_i_34/O
                         net (fo=4, routed)           0.816     9.819    VexRiscv/IBusCachedPlugin_cache/decodeStage_hit_valid_reg_1
    SLICE_X62Y23         LUT4 (Prop_lut4_I0_O)        0.148     9.967 f  VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg_i_36/O
                         net (fo=30, routed)          0.883    10.849    VexRiscv/dataCache_1_/ways_0_tags_reg_3
    SLICE_X61Y23         LUT5 (Prop_lut5_I0_O)        0.328    11.177 r  VexRiscv/dataCache_1_/ways_0_datas_reg_i_18/O
                         net (fo=1, routed)           0.440    11.617    VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg_2
    SLICE_X56Y23         LUT5 (Prop_lut5_I2_O)        0.124    11.741 r  VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg_i_3/O
                         net (fo=3, routed)           0.877    12.618    VexRiscv/IBusCachedPlugin_cache/io_cpu_prefetch_pc[7]
    RAMB18_X3Y10         RAMB18E1                                     r  VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     8.000     8.000 r  
    K17                                               0.000     8.000 r  clk125 (IN)
                         net (fo=0)                   0.000     8.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1838, routed)        1.584    13.372    VexRiscv/IBusCachedPlugin_cache/clk125_IBUF_BUFG
    RAMB18_X3Y10         RAMB18E1                                     r  VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg/CLKARDCLK
                         clock pessimism              0.424    13.796    
                         clock uncertainty           -0.035    13.761    
    RAMB18_X3Y10         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    13.195    VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg
  -------------------------------------------------------------------
                         required time                         13.195    
                         arrival time                         -12.618    
  -------------------------------------------------------------------
                         slack                                  0.577    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_reg_0_15_6_9/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125 rise@0.000ns - clk125 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.217ns
    Source Clock Delay      (SCD):    1.691ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1838, routed)        0.581     1.691    clk125_IBUF_BUFG
    SLICE_X59Y10         FDRE                                         r  uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y10         FDRE (Prop_fdre_C_Q)         0.141     1.832 r  uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     2.038    storage_reg_0_15_6_9/ADDRD0
    SLICE_X58Y10         RAMD32                                       r  storage_reg_0_15_6_9/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1838, routed)        0.850     2.217    storage_reg_0_15_6_9/WCLK
    SLICE_X58Y10         RAMD32                                       r  storage_reg_0_15_6_9/RAMA/CLK
                         clock pessimism             -0.513     1.704    
    SLICE_X58Y10         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.014    storage_reg_0_15_6_9/RAMA
  -------------------------------------------------------------------
                         required time                         -2.014    
                         arrival time                           2.038    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_reg_0_15_6_9/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125 rise@0.000ns - clk125 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.217ns
    Source Clock Delay      (SCD):    1.691ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1838, routed)        0.581     1.691    clk125_IBUF_BUFG
    SLICE_X59Y10         FDRE                                         r  uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y10         FDRE (Prop_fdre_C_Q)         0.141     1.832 r  uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     2.038    storage_reg_0_15_6_9/ADDRD0
    SLICE_X58Y10         RAMD32                                       r  storage_reg_0_15_6_9/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1838, routed)        0.850     2.217    storage_reg_0_15_6_9/WCLK
    SLICE_X58Y10         RAMD32                                       r  storage_reg_0_15_6_9/RAMA_D1/CLK
                         clock pessimism             -0.513     1.704    
    SLICE_X58Y10         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.014    storage_reg_0_15_6_9/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.014    
                         arrival time                           2.038    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_reg_0_15_6_9/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125 rise@0.000ns - clk125 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.217ns
    Source Clock Delay      (SCD):    1.691ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1838, routed)        0.581     1.691    clk125_IBUF_BUFG
    SLICE_X59Y10         FDRE                                         r  uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y10         FDRE (Prop_fdre_C_Q)         0.141     1.832 r  uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     2.038    storage_reg_0_15_6_9/ADDRD0
    SLICE_X58Y10         RAMD32                                       r  storage_reg_0_15_6_9/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1838, routed)        0.850     2.217    storage_reg_0_15_6_9/WCLK
    SLICE_X58Y10         RAMD32                                       r  storage_reg_0_15_6_9/RAMB/CLK
                         clock pessimism             -0.513     1.704    
    SLICE_X58Y10         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.014    storage_reg_0_15_6_9/RAMB
  -------------------------------------------------------------------
                         required time                         -2.014    
                         arrival time                           2.038    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_reg_0_15_6_9/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125 rise@0.000ns - clk125 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.217ns
    Source Clock Delay      (SCD):    1.691ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1838, routed)        0.581     1.691    clk125_IBUF_BUFG
    SLICE_X59Y10         FDRE                                         r  uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y10         FDRE (Prop_fdre_C_Q)         0.141     1.832 r  uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     2.038    storage_reg_0_15_6_9/ADDRD0
    SLICE_X58Y10         RAMD32                                       r  storage_reg_0_15_6_9/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1838, routed)        0.850     2.217    storage_reg_0_15_6_9/WCLK
    SLICE_X58Y10         RAMD32                                       r  storage_reg_0_15_6_9/RAMB_D1/CLK
                         clock pessimism             -0.513     1.704    
    SLICE_X58Y10         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.014    storage_reg_0_15_6_9/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.014    
                         arrival time                           2.038    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_reg_0_15_6_9/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125 rise@0.000ns - clk125 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.217ns
    Source Clock Delay      (SCD):    1.691ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1838, routed)        0.581     1.691    clk125_IBUF_BUFG
    SLICE_X59Y10         FDRE                                         r  uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y10         FDRE (Prop_fdre_C_Q)         0.141     1.832 r  uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     2.038    storage_reg_0_15_6_9/ADDRD0
    SLICE_X58Y10         RAMD32                                       r  storage_reg_0_15_6_9/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1838, routed)        0.850     2.217    storage_reg_0_15_6_9/WCLK
    SLICE_X58Y10         RAMD32                                       r  storage_reg_0_15_6_9/RAMC/CLK
                         clock pessimism             -0.513     1.704    
    SLICE_X58Y10         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.014    storage_reg_0_15_6_9/RAMC
  -------------------------------------------------------------------
                         required time                         -2.014    
                         arrival time                           2.038    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_reg_0_15_6_9/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125 rise@0.000ns - clk125 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.217ns
    Source Clock Delay      (SCD):    1.691ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1838, routed)        0.581     1.691    clk125_IBUF_BUFG
    SLICE_X59Y10         FDRE                                         r  uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y10         FDRE (Prop_fdre_C_Q)         0.141     1.832 r  uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     2.038    storage_reg_0_15_6_9/ADDRD0
    SLICE_X58Y10         RAMD32                                       r  storage_reg_0_15_6_9/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1838, routed)        0.850     2.217    storage_reg_0_15_6_9/WCLK
    SLICE_X58Y10         RAMD32                                       r  storage_reg_0_15_6_9/RAMC_D1/CLK
                         clock pessimism             -0.513     1.704    
    SLICE_X58Y10         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.014    storage_reg_0_15_6_9/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.014    
                         arrival time                           2.038    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_reg_0_15_6_9/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125 rise@0.000ns - clk125 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.217ns
    Source Clock Delay      (SCD):    1.691ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1838, routed)        0.581     1.691    clk125_IBUF_BUFG
    SLICE_X59Y10         FDRE                                         r  uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y10         FDRE (Prop_fdre_C_Q)         0.141     1.832 r  uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     2.038    storage_reg_0_15_6_9/ADDRD0
    SLICE_X58Y10         RAMS32                                       r  storage_reg_0_15_6_9/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1838, routed)        0.850     2.217    storage_reg_0_15_6_9/WCLK
    SLICE_X58Y10         RAMS32                                       r  storage_reg_0_15_6_9/RAMD/CLK
                         clock pessimism             -0.513     1.704    
    SLICE_X58Y10         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     2.014    storage_reg_0_15_6_9/RAMD
  -------------------------------------------------------------------
                         required time                         -2.014    
                         arrival time                           2.038    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_reg_0_15_6_9/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125 rise@0.000ns - clk125 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.217ns
    Source Clock Delay      (SCD):    1.691ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1838, routed)        0.581     1.691    clk125_IBUF_BUFG
    SLICE_X59Y10         FDRE                                         r  uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y10         FDRE (Prop_fdre_C_Q)         0.141     1.832 r  uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     2.038    storage_reg_0_15_6_9/ADDRD0
    SLICE_X58Y10         RAMS32                                       r  storage_reg_0_15_6_9/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1838, routed)        0.850     2.217    storage_reg_0_15_6_9/WCLK
    SLICE_X58Y10         RAMS32                                       r  storage_reg_0_15_6_9/RAMD_D1/CLK
                         clock pessimism             -0.513     1.704    
    SLICE_X58Y10         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     2.014    storage_reg_0_15_6_9/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -2.014    
                         arrival time                           2.038    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 ADDR_REG_storage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            wrapper/image/ram_reg_0_15_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125 rise@0.000ns - clk125 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.213ns
    Source Clock Delay      (SCD):    1.689ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1838, routed)        0.579     1.689    clk125_IBUF_BUFG
    SLICE_X59Y15         FDRE                                         r  ADDR_REG_storage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y15         FDRE (Prop_fdre_C_Q)         0.141     1.830 r  ADDR_REG_storage_reg[0]/Q
                         net (fo=25, routed)          0.206     2.036    wrapper/image/ram_reg_0_15_0_5/ADDRD0
    SLICE_X58Y15         RAMD32                                       r  wrapper/image/ram_reg_0_15_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1838, routed)        0.846     2.213    wrapper/image/ram_reg_0_15_0_5/WCLK
    SLICE_X58Y15         RAMD32                                       r  wrapper/image/ram_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.511     1.702    
    SLICE_X58Y15         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.012    wrapper/image/ram_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -2.012    
                         arrival time                           2.036    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 ADDR_REG_storage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            wrapper/image/ram_reg_0_15_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125 rise@0.000ns - clk125 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.213ns
    Source Clock Delay      (SCD):    1.689ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1838, routed)        0.579     1.689    clk125_IBUF_BUFG
    SLICE_X59Y15         FDRE                                         r  ADDR_REG_storage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y15         FDRE (Prop_fdre_C_Q)         0.141     1.830 r  ADDR_REG_storage_reg[0]/Q
                         net (fo=25, routed)          0.206     2.036    wrapper/image/ram_reg_0_15_0_5/ADDRD0
    SLICE_X58Y15         RAMD32                                       r  wrapper/image/ram_reg_0_15_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1838, routed)        0.846     2.213    wrapper/image/ram_reg_0_15_0_5/WCLK
    SLICE_X58Y15         RAMD32                                       r  wrapper/image/ram_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.511     1.702    
    SLICE_X58Y15         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.012    wrapper/image/ram_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.012    
                         arrival time                           2.036    
  -------------------------------------------------------------------
                         slack                                  0.024    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk125
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk125 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X3Y4   VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB18_X3Y10  VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         8.000       5.056      RAMB18_X3Y10  VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB18_X4Y8   VexRiscv/RegFilePlugin_regFile_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         8.000       5.056      RAMB18_X4Y8   VexRiscv/RegFilePlugin_regFile_reg_1/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB18_X4Y9   VexRiscv/RegFilePlugin_regFile_reg_2/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         8.000       5.056      RAMB18_X4Y9   VexRiscv/RegFilePlugin_regFile_reg_2/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB18_X4Y4   VexRiscv/dataCache_1_/ways_0_data_symbol0_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB18_X4Y6   VexRiscv/dataCache_1_/ways_0_data_symbol1_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB18_X4Y5   VexRiscv/dataCache_1_/ways_0_data_symbol2_reg/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X54Y15  wrapper/image/ram_reg_0_15_6_11/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X54Y15  wrapper/image/ram_reg_0_15_6_11/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X54Y15  wrapper/image/ram_reg_0_15_6_11/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X54Y15  wrapper/image/ram_reg_0_15_6_11/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X54Y15  wrapper/image/ram_reg_0_15_6_11/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X54Y15  wrapper/image/ram_reg_0_15_6_11/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         4.000       2.750      SLICE_X54Y15  wrapper/image/ram_reg_0_15_6_11/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         4.000       2.750      SLICE_X54Y15  wrapper/image/ram_reg_0_15_6_11/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X58Y14  storage_1_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X58Y14  storage_1_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X58Y14  storage_1_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X58Y14  storage_1_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X58Y14  storage_1_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X58Y14  storage_1_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X58Y14  storage_1_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X58Y14  storage_1_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         4.000       2.750      SLICE_X58Y14  storage_1_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         4.000       2.750      SLICE_X58Y14  storage_1_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X58Y13  storage_1_reg_0_15_6_9/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X58Y13  storage_1_reg_0_15_6_9/RAMA_D1/CLK



------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

----------+-----------+---------+-------+---------------+---------+---------------+---------+----------+
Reference | Input     | IO Reg  | Delay |     Setup(ns) | Process |      Hold(ns) | Process | Internal |
Clock     | Port      | Type    | Type  | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock    |
----------+-----------+---------+-------+---------------+---------+---------------+---------+----------+
clk125    | cpu_reset | FDRE    | -     |     0.996 (r) | FAST    |     0.974 (r) | SLOW    |          |
clk125    | serial_rx | FDRE    | -     |     1.108 (r) | FAST    |     0.808 (r) | SLOW    |          |
----------+-----------+---------+-------+---------------+---------+---------------+---------+----------+


Output Ports Clock-to-out

----------+-----------+--------+-------+----------------+---------+----------------+---------+----------+
Reference | Output    | IO Reg | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal |
Clock     | Port      | Type   | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock    |
----------+-----------+--------+-------+----------------+---------+----------------+---------+----------+
clk125    | serial_tx | FDRE   | -     |     15.198 (r) | SLOW    |      5.132 (r) | FAST    |          |
----------+-----------+--------+-------+----------------+---------+----------------+---------+----------+


Setup between Clocks

-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock  | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk125 | clk125      |         7.720 | SLOW    |               |         |               |         |               |         |
-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+



