#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri Apr 19 23:32:27 2024
# Process ID: 33844
# Current directory: C:/Users/anura/Downloads/project_bram_new/project_bram/project_bram
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent36656 C:\Users\anura\Downloads\project_bram_new\project_bram\project_bram\project_bram.xpr
# Log file: C:/Users/anura/Downloads/project_bram_new/project_bram/project_bram/vivado.log
# Journal file: C:/Users/anura/Downloads/project_bram_new/project_bram/project_bram\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/anura/Downloads/project_bram_new/project_bram/project_bram/project_bram.xpr
update_compile_order -fileset sources_1
set_property -dict [list CONFIG.Write_Depth_A {409200}] [get_ips bram_1]
generate_target all [get_files  C:/Users/anura/Downloads/project_bram_new/project_bram/project_bram/project_bram.srcs/sources_1/ip/bram_1/bram_1.xci]
catch { config_ip_cache -export [get_ips -all bram_1] }
export_ip_user_files -of_objects [get_files C:/Users/anura/Downloads/project_bram_new/project_bram/project_bram/project_bram.srcs/sources_1/ip/bram_1/bram_1.xci] -no_script -sync -force -quiet
reset_run bram_1_synth_1
launch_runs -jobs 6 bram_1_synth_1
export_simulation -of_objects [get_files C:/Users/anura/Downloads/project_bram_new/project_bram/project_bram/project_bram.srcs/sources_1/ip/bram_1/bram_1.xci] -directory C:/Users/anura/Downloads/project_bram_new/project_bram/project_bram/project_bram.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/anura/Downloads/project_bram_new/project_bram/project_bram/project_bram.ip_user_files -ipstatic_source_dir C:/Users/anura/Downloads/project_bram_new/project_bram/project_bram/project_bram.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/anura/Downloads/project_bram_new/project_bram/project_bram/project_bram.cache/compile_simlib/modelsim} {questa=C:/Users/anura/Downloads/project_bram_new/project_bram/project_bram/project_bram.cache/compile_simlib/questa} {riviera=C:/Users/anura/Downloads/project_bram_new/project_bram/project_bram/project_bram.cache/compile_simlib/riviera} {activehdl=C:/Users/anura/Downloads/project_bram_new/project_bram/project_bram/project_bram.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.Write_Width_A {32} CONFIG.Write_Depth_A {520} CONFIG.Read_Width_A {32} CONFIG.Write_Width_B {32} CONFIG.Read_Width_B {32}] [get_ips bram_2]
generate_target all [get_files  C:/Users/anura/Downloads/project_bram_new/project_bram/project_bram/project_bram.srcs/sources_1/ip/bram_2/bram_2.xci]
catch { config_ip_cache -export [get_ips -all bram_2] }
export_ip_user_files -of_objects [get_files C:/Users/anura/Downloads/project_bram_new/project_bram/project_bram/project_bram.srcs/sources_1/ip/bram_2/bram_2.xci] -no_script -sync -force -quiet
reset_run bram_2_synth_1
launch_runs -jobs 6 bram_2_synth_1
export_simulation -of_objects [get_files C:/Users/anura/Downloads/project_bram_new/project_bram/project_bram/project_bram.srcs/sources_1/ip/bram_2/bram_2.xci] -directory C:/Users/anura/Downloads/project_bram_new/project_bram/project_bram/project_bram.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/anura/Downloads/project_bram_new/project_bram/project_bram/project_bram.ip_user_files -ipstatic_source_dir C:/Users/anura/Downloads/project_bram_new/project_bram/project_bram/project_bram.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/anura/Downloads/project_bram_new/project_bram/project_bram/project_bram.cache/compile_simlib/modelsim} {questa=C:/Users/anura/Downloads/project_bram_new/project_bram/project_bram/project_bram.cache/compile_simlib/questa} {riviera=C:/Users/anura/Downloads/project_bram_new/project_bram/project_bram/project_bram.cache/compile_simlib/riviera} {activehdl=C:/Users/anura/Downloads/project_bram_new/project_bram/project_bram/project_bram.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close [ open C:/Users/anura/Downloads/project_bram_new/project_bram/project_bram/project_bram.srcs/sources_1/new/Transmitter.v w ]
add_files C:/Users/anura/Downloads/project_bram_new/project_bram/project_bram/project_bram.srcs/sources_1/new/Transmitter.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
launch_runs impl_1 -jobs 6
wait_on_run impl_1
open_run impl_1
close_design
open_run synth_1 -name synth_1
set_property IOSTANDARD LVCMOS33 [get_ports [list writeA]]
set_property IOSTANDARD LVCMOS33 [get_ports [list writeC]]
set_property IOSTANDARD LVCMOS33 [get_ports [list clk]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {Final_out[7]} {Final_out[6]} {Final_out[5]} {Final_out[4]} {Final_out[3]} {Final_out[2]} {Final_out[1]} {Final_out[0]}]]
file mkdir C:/Users/anura/Downloads/project_bram_new/project_bram/project_bram/project_bram.srcs/constrs_1
file mkdir C:/Users/anura/Downloads/project_bram_new/project_bram/project_bram/project_bram.srcs/constrs_1/new
close [ open C:/Users/anura/Downloads/project_bram_new/project_bram/project_bram/project_bram.srcs/constrs_1/new/const_1.xdc w ]
add_files -fileset constrs_1 C:/Users/anura/Downloads/project_bram_new/project_bram/project_bram/project_bram.srcs/constrs_1/new/const_1.xdc
set_property target_constrs_file C:/Users/anura/Downloads/project_bram_new/project_bram/project_bram/project_bram.srcs/constrs_1/new/const_1.xdc [current_fileset -constrset]
save_constraints -force
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
launch_runs impl_1 -jobs 6
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
refresh_design
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
set_property IOSTANDARD LVCMOS33 [get_ports [list D0_TRANSMIT]]
save_constraints
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
close_design
launch_runs impl_1 -jobs 6
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
open_run synth_1 -name synth_1
export_ip_user_files -of_objects  [get_files C:/Users/anura/Downloads/project_bram_new/project_bram/project_bram/project_bram.srcs/constrs_1/new/const_1.xdc] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 C:/Users/anura/Downloads/project_bram_new/project_bram/project_bram/project_bram.srcs/constrs_1/new/const_1.xdc
file delete -force C:/Users/anura/Downloads/project_bram_new/project_bram/project_bram/project_bram.srcs/constrs_1/new/const_1.xdc
set_property IOSTANDARD LVCMOS33 [get_ports [list done1]]
set_property IOSTANDARD LVCMOS33 [get_ports [list done2]]
set_property IOSTANDARD LVCMOS33 [get_ports [list is_received]]
set_property IOSTANDARD LVCMOS33 [get_ports [list is_transmitted]]
set_property IOSTANDARD LVCMOS33 [get_ports [list multiplied1]]
set_property IOSTANDARD LVCMOS33 [get_ports [list multiplied2]]
set_property IOSTANDARD LVCMOS33 [get_ports [list reset]]
set_property IOSTANDARD LVCMOS33 [get_ports [list Rx_data]]
set_property IOSTANDARD LVCMOS33 [get_ports [list tx_out]]
set_property IOSTANDARD LVCMOS33 [get_ports [list writeD]]
set_property package_pin "" [get_ports [list  D0_TRANSMIT]]
set_property is_loc_fixed true [get_ports [list  writeA]]
set_property is_loc_fixed true [get_ports [list  writeC]]
refresh_design
close_design
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
open_run synth_1 -name synth_1
set_property IOSTANDARD LVCMOS33 [get_ports [list writeA]]
set_property IOSTANDARD LVCMOS33 [get_ports [list writeC]]
set_property IOSTANDARD LVCMOS33 [get_ports [list clk]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {Final_out[7]} {Final_out[6]} {Final_out[5]} {Final_out[4]} {Final_out[3]} {Final_out[2]} {Final_out[1]} {Final_out[0]}]]
set_property is_loc_fixed true [get_ports [list  writeA]]
set_property is_loc_fixed true [get_ports [list  writeC]]
set_property IOSTANDARD LVCMOS33 [get_ports [list D0_TRANSMIT]]
set_property IOSTANDARD LVCMOS33 [get_ports [list done1]]
set_property IOSTANDARD LVCMOS33 [get_ports [list done2]]
set_property IOSTANDARD LVCMOS33 [get_ports [list is_received]]
set_property IOSTANDARD LVCMOS33 [get_ports [list is_transmitted]]
set_property IOSTANDARD LVCMOS33 [get_ports [list multiplied1]]
set_property IOSTANDARD LVCMOS33 [get_ports [list multiplied2]]
set_property IOSTANDARD LVCMOS33 [get_ports [list reset]]
set_property IOSTANDARD LVCMOS33 [get_ports [list Rx_data]]
set_property IOSTANDARD LVCMOS33 [get_ports [list tx_out]]
set_property IOSTANDARD LVCMOS33 [get_ports [list writeD]]
place_ports multiplied1 V11
set_property package_pin "" [get_ports [list  multiplied2]]
set_property package_pin "" [get_ports [list  D0_TRANSMIT]]
place_ports done1 V12
place_ports multiplied2 V14
place_ports done2 V15
place_ports D0_TRANSMIT V16
place_ports writeA N16
place_ports writeC R11
place_ports writeD G14
place_ports clk E3
set_property package_pin "" [get_ports [list  is_received]]
place_ports Rx_data C4
place_ports tx_out D4
set_property package_pin "" [get_ports [list  reset]]
place_ports is_transmitted M16
place_ports is_received R12
place_ports reset V10
place_ports {Final_out[0]} U1
place_ports {Final_out[7]} U16
place_ports {Final_out[6]} U17
place_ports {Final_out[5]} V17
place_ports {Final_out[4]} R18
place_ports {Final_out[3]} N14
place_ports {Final_out[2]} J13
place_ports {Final_out[1]} K15
place_ports {Final_out[0]} H17
close [ open C:/Users/anura/Downloads/project_bram_new/project_bram/project_bram/project_bram.srcs/constrs_1/new/const_1.xdc w ]
add_files -fileset constrs_1 C:/Users/anura/Downloads/project_bram_new/project_bram/project_bram/project_bram.srcs/constrs_1/new/const_1.xdc
set_property target_constrs_file C:/Users/anura/Downloads/project_bram_new/project_bram/project_bram/project_bram.srcs/constrs_1/new/const_1.xdc [current_fileset -constrset]
save_constraints -force
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
launch_runs impl_1 -jobs 6
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/Users/anura/Downloads/project_bram_new/project_bram/project_bram/project_bram.runs/impl_1/bram_.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/anura/Downloads/project_bram_new/project_bram/project_bram/project_bram.runs/impl_1/bram_.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/anura/Downloads/project_bram_new/project_bram/project_bram/project_bram.runs/impl_1/bram_.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/anura/Downloads/project_bram_new/project_bram/project_bram/project_bram.runs/impl_1/bram_.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/anura/Downloads/project_bram_new/project_bram/project_bram/project_bram.runs/impl_1/bram_.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/anura/Downloads/project_bram_new/project_bram/project_bram/project_bram.runs/impl_1/bram_.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
