This part of the Verilog project was implemented in the winter semester of 2024. All pdf files are in Greek.
