
Cadence Innovus(TM) Implementation System.
Copyright 2017 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v17.11-s080_1, built Fri Aug 4 11:13:11 PDT 2017
Options:	-files ../tcl/view2.tcl 
Date:		Wed Jan 18 09:16:08 2023
Host:		ce-epo3-cad.ewi.tudelft.nl (x86_64 w/Linux 3.10.0-1160.76.1.el7.x86_64) (1core*8cpus*Intel(R) Xeon(R) CPU E5-2683 v3 @ 2.00GHz 35840KB)
OS:		Red Hat Enterprise Linux Server release 7.9 (Maipo)

License:
		invs	Innovus Implementation System	17.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
Change the soft stacksize limit to 0.2%RAM (31 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> getDrawView
<CMD> loadWorkspace -name Physical
Sourcing file "../tcl/view2.tcl" ...
<CMD> restoreDesign /home/ghpdohmen/epo3/epo3/help/backend/par/out/pixel.enc.dat pixel
#% Begin load design ... (date=01/18 09:16:18, mem=443.3M)
Set Default Input Pin Transition as 0.1 ps.
**WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
% Begin Load MMMC data ... (date=01/18 09:16:19, mem=444.6M)
% End Load MMMC data ... (date=01/18 09:16:19, total cpu=0:00:00.0, real=0:00:00.0, peak res=444.7M, current mem=444.7M)
rc_bc rc_wc

Loading LEF file /home/ghpdohmen/epo3/epo3/help/backend/par/out/pixel.enc.dat/libs/lef/tcb018gbwp7t_6lm.lef ...
Set DBUPerIGU to M2 pitch 1120.
**WARN: (IMPLF-200):	Pin 'I' in macro 'ANTENNABWP7T' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.

viaInitial starts at Wed Jan 18 09:16:19 2023
viaInitial ends at Wed Jan 18 09:16:19 2023
Loading view definition file from /home/ghpdohmen/epo3/epo3/help/backend/par/out/pixel.enc.dat/viewDefinition.tcl
Reading wc timing library '/data/designkit/tsmc-180nm/lib/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcb018gbwp7t_270a/tcb018gbwp7twc.lib' ...
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D0BWP7T' is not defined in the library. (File /data/designkit/tsmc-180nm/lib/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcb018gbwp7t_270a/tcb018gbwp7twc.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D1BWP7T' is not defined in the library. (File /data/designkit/tsmc-180nm/lib/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcb018gbwp7t_270a/tcb018gbwp7twc.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D2BWP7T' is not defined in the library. (File /data/designkit/tsmc-180nm/lib/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcb018gbwp7t_270a/tcb018gbwp7twc.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D4BWP7T' is not defined in the library. (File /data/designkit/tsmc-180nm/lib/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcb018gbwp7t_270a/tcb018gbwp7twc.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2XD1BWP7T' is not defined in the library. (File /data/designkit/tsmc-180nm/lib/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcb018gbwp7t_270a/tcb018gbwp7twc.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D0BWP7T' is not defined in the library. (File /data/designkit/tsmc-180nm/lib/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcb018gbwp7t_270a/tcb018gbwp7twc.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D1BWP7T' is not defined in the library. (File /data/designkit/tsmc-180nm/lib/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcb018gbwp7t_270a/tcb018gbwp7twc.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D2BWP7T' is not defined in the library. (File /data/designkit/tsmc-180nm/lib/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcb018gbwp7t_270a/tcb018gbwp7twc.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D4BWP7T' is not defined in the library. (File /data/designkit/tsmc-180nm/lib/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcb018gbwp7t_270a/tcb018gbwp7twc.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3XD1BWP7T' is not defined in the library. (File /data/designkit/tsmc-180nm/lib/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcb018gbwp7t_270a/tcb018gbwp7twc.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D0BWP7T' is not defined in the library. (File /data/designkit/tsmc-180nm/lib/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcb018gbwp7t_270a/tcb018gbwp7twc.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D1BWP7T' is not defined in the library. (File /data/designkit/tsmc-180nm/lib/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcb018gbwp7t_270a/tcb018gbwp7twc.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D2BWP7T' is not defined in the library. (File /data/designkit/tsmc-180nm/lib/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcb018gbwp7t_270a/tcb018gbwp7twc.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D4BWP7T' is not defined in the library. (File /data/designkit/tsmc-180nm/lib/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcb018gbwp7t_270a/tcb018gbwp7twc.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4XD1BWP7T' is not defined in the library. (File /data/designkit/tsmc-180nm/lib/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcb018gbwp7t_270a/tcb018gbwp7twc.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AO211D0BWP7T' is not defined in the library. (File /data/designkit/tsmc-180nm/lib/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcb018gbwp7t_270a/tcb018gbwp7twc.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AO211D1BWP7T' is not defined in the library. (File /data/designkit/tsmc-180nm/lib/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcb018gbwp7t_270a/tcb018gbwp7twc.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AO211D2BWP7T' is not defined in the library. (File /data/designkit/tsmc-180nm/lib/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcb018gbwp7t_270a/tcb018gbwp7twc.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AO21D0BWP7T' is not defined in the library. (File /data/designkit/tsmc-180nm/lib/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcb018gbwp7t_270a/tcb018gbwp7twc.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AO21D1BWP7T' is not defined in the library. (File /data/designkit/tsmc-180nm/lib/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcb018gbwp7t_270a/tcb018gbwp7twc.lib)
Message <TECHLIB-436> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
**WARN: (TECHLIB-302):	No function defined for cell 'DCAPBWP7T'. The cell will only be used for analysis. (File /data/designkit/tsmc-180nm/lib/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcb018gbwp7t_270a/tcb018gbwp7twc.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DCAP8BWP7T'. The cell will only be used for analysis. (File /data/designkit/tsmc-180nm/lib/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcb018gbwp7t_270a/tcb018gbwp7twc.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DCAP64BWP7T'. The cell will only be used for analysis. (File /data/designkit/tsmc-180nm/lib/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcb018gbwp7t_270a/tcb018gbwp7twc.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DCAP4BWP7T'. The cell will only be used for analysis. (File /data/designkit/tsmc-180nm/lib/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcb018gbwp7t_270a/tcb018gbwp7twc.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DCAP32BWP7T'. The cell will only be used for analysis. (File /data/designkit/tsmc-180nm/lib/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcb018gbwp7t_270a/tcb018gbwp7twc.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DCAP16BWP7T'. The cell will only be used for analysis. (File /data/designkit/tsmc-180nm/lib/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcb018gbwp7t_270a/tcb018gbwp7twc.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'ANTENNABWP7T'. The cell will only be used for analysis. (File /data/designkit/tsmc-180nm/lib/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcb018gbwp7t_270a/tcb018gbwp7twc.lib)
Read 560 cells in library 'tcb018gbwp7twc' 
Reading bc timing library '/data/designkit/tsmc-180nm/lib/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcb018gbwp7t_270a/tcb018gbwp7tbc.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'DCAPBWP7T'. The cell will only be used for analysis. (File /data/designkit/tsmc-180nm/lib/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcb018gbwp7t_270a/tcb018gbwp7tbc.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DCAP8BWP7T'. The cell will only be used for analysis. (File /data/designkit/tsmc-180nm/lib/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcb018gbwp7t_270a/tcb018gbwp7tbc.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DCAP64BWP7T'. The cell will only be used for analysis. (File /data/designkit/tsmc-180nm/lib/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcb018gbwp7t_270a/tcb018gbwp7tbc.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DCAP4BWP7T'. The cell will only be used for analysis. (File /data/designkit/tsmc-180nm/lib/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcb018gbwp7t_270a/tcb018gbwp7tbc.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DCAP32BWP7T'. The cell will only be used for analysis. (File /data/designkit/tsmc-180nm/lib/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcb018gbwp7t_270a/tcb018gbwp7tbc.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DCAP16BWP7T'. The cell will only be used for analysis. (File /data/designkit/tsmc-180nm/lib/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcb018gbwp7t_270a/tcb018gbwp7tbc.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'ANTENNABWP7T'. The cell will only be used for analysis. (File /data/designkit/tsmc-180nm/lib/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcb018gbwp7t_270a/tcb018gbwp7tbc.lib)
Read 560 cells in library 'tcb018gbwp7tbc' 
*** End library_loading (cpu=0.04min, real=0.03min, mem=32.9M, fe_cpu=0.22min, fe_real=0.22min, fe_mem=524.8M) ***
% Begin Load netlist data ... (date=01/18 09:16:21, mem=568.5M)
*** Begin netlist parsing (mem=524.8M) ***
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D2BWP7T' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D2BWP7T' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D1BWP7T' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D1BWP7T' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D0BWP7T' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D0BWP7T' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D2BWP7T' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D2BWP7T' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D1BWP7T' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D1BWP7T' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D0BWP7T' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D0BWP7T' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D2BWP7T' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D2BWP7T' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D1BWP7T' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D1BWP7T' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D0BWP7T' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D0BWP7T' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNR4D2BWP7T' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNR4D2BWP7T' is defined in LEF but not in the timing library.
**WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Created 560 new cells from 2 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilogBinary netlist '/home/ghpdohmen/epo3/epo3/help/backend/par/out/pixel.enc.dat/pixel.v.bin'
Reading binary database version 1

*** Memory Usage v#1 (Current mem = 532.812M, initial mem = 187.680M) ***
*** End netlist parsing (cpu=0:00:00.0, real=0:00:01.0, mem=532.8M) ***
% End Load netlist data ... (date=01/18 09:16:22, total cpu=0:00:00.0, real=0:00:01.0, peak res=568.5M, current mem=488.6M)
Set top cell to pixel.
Hooked 1120 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell pixel ...
*** Netlist is unique.
** info: there are 1129 modules.
** info: there are 4113 stdCell insts.

*** Memory Usage v#1 (Current mem = 580.238M, initial mem = 187.680M) ***
*info: set bottom ioPad orient R0
**WARN: (IMPFP-3961):	The techSite 'dcore7T' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ccore7T' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'bcoreExt7T' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'bcore7T' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Generated pitch 1.12 in METAL6 is different from 0.9 defined in technology file in preferred direction.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
Loading preference file /home/ghpdohmen/epo3/epo3/help/backend/par/out/pixel.enc.dat/gui.pref.tcl ...
#WARNING (NRIF-80) When droutePostRouteSwapVia is set to 'multiCut', the post route via swapping step will be performed on all nets, and to double cut vias. To swap to DFM vias based on via weight, please set the option to 'true'.
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
Extraction setup Started 
Initializing multi-corner RC extraction with 2 active RC Corners ...
Reading Capacitance Table File /home/ghpdohmen/epo3/epo3/help/backend/par/out/pixel.enc.dat/libs/mmmc/t018lo_1p6m_typical.captable ...
Reading Capacitance Table File /home/ghpdohmen/epo3/epo3/help/backend/par/out/pixel.enc.dat/libs/mmmc/t018lo_1p6m_typical.captable ...
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: setup_wc
    RC-Corner Name        : rc_wc
    RC-Corner Index       : 0
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : '/home/ghpdohmen/epo3/epo3/help/backend/par/out/pixel.enc.dat/libs/mmmc/t018lo_1p6m_typical.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
 
 Analysis View: hold_bc
    RC-Corner Name        : rc_bc
    RC-Corner Index       : 1
    RC-Corner Temperature : 0 Celsius
    RC-Corner Cap Table   : '/home/ghpdohmen/epo3/epo3/help/backend/par/out/pixel.enc.dat/libs/mmmc/t018lo_1p6m_typical.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
*Info: initialize multi-corner CTS.
Reading timing constraints file '/home/ghpdohmen/epo3/epo3/help/backend/par/out/pixel.enc.dat/mmmc/modes/timing_constrain/timing_constrain.sdc' ...
Current (total cpu=0:00:13.8, real=0:00:14.0, peak res=649.6M, current mem=649.6M)
pixel
**WARN: (IMPCTE-290):	Could not locate cell INVD0BWP7T in any library for view hold_bc.
**WARN: (IMPCTE-290):	Could not locate cell INVD0BWP7T in any library for view hold_bc.
**WARN: (IMPCTE-290):	Could not locate cell INVD0BWP7T in any library for view hold_bc.
**WARN: (IMPCTE-290):	Could not locate cell INVD0BWP7T in any library for view hold_bc.
**WARN: (IMPCTE-290):	Could not locate cell INVD0BWP7T in any library for view hold_bc.
**WARN: (IMPCTE-290):	Could not locate cell INVD0BWP7T in any library for view hold_bc.
**WARN: (IMPCTE-290):	Could not locate cell INVD0BWP7T in any library for view hold_bc.
**WARN: (IMPCTE-290):	Could not locate cell INVD0BWP7T in any library for view hold_bc.
**WARN: (IMPCTE-290):	Could not locate cell INVD0BWP7T in any library for view hold_bc.
**WARN: (IMPCTE-290):	Could not locate cell INVD0BWP7T in any library for view hold_bc.
**WARN: (IMPCTE-290):	Could not locate cell INVD0BWP7T in any library for view hold_bc.
**WARN: (IMPCTE-290):	Could not locate cell INVD0BWP7T in any library for view hold_bc.
**WARN: (IMPCTE-290):	Could not locate cell INVD0BWP7T in any library for view hold_bc.
**WARN: (IMPCTE-290):	Could not locate cell INVD0BWP7T in any library for view hold_bc.
**WARN: (IMPCTE-290):	Could not locate cell INVD0BWP7T in any library for view hold_bc.
**WARN: (IMPCTE-290):	Could not locate cell INVD0BWP7T in any library for view hold_bc.
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=663.5M, current mem=663.5M)
Current (total cpu=0:00:13.8, real=0:00:14.0, peak res=663.5M, current mem=663.5M)
Total number of combinational cells: 393
Total number of sequential cells: 160
Total number of tristate cells: 7
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFFD0BWP7T BUFFD10BWP7T BUFFD12BWP7T BUFFD1BWP7T BUFFD1P5BWP7T BUFFD2BWP7T BUFFD2P5BWP7T CKBD0BWP7T BUFFD3BWP7T BUFFD4BWP7T BUFFD5BWP7T BUFFD6BWP7T BUFFD8BWP7T CKBD10BWP7T CKBD12BWP7T CKBD1BWP7T CKBD2BWP7T CKBD3BWP7T CKBD4BWP7T CKBD6BWP7T CKBD8BWP7T DEL015BWP7T DEL02BWP7T DEL01BWP7T GBUFFD1BWP7T GBUFFD3BWP7T GBUFFD2BWP7T GBUFFD8BWP7T
Total number of usable buffers: 28
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: CKND0BWP7T CKND10BWP7T CKND12BWP7T CKND1BWP7T CKND2BWP7T CKND3BWP7T CKND4BWP7T CKND6BWP7T CKND8BWP7T GINVD2BWP7T GINVD1BWP7T GINVD3BWP7T GINVD8BWP7T INVD0BWP7T INVD10BWP7T INVD12BWP7T INVD1BWP7T INVD2BWP7T INVD1P5BWP7T INVD2P5BWP7T INVD3BWP7T INVD4BWP7T INVD5BWP7T INVD6BWP7T INVD8BWP7T
Total number of usable inverters: 25
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DEL0BWP7T DEL1BWP7T DEL2BWP7T DEL3BWP7T DEL4BWP7T
Total number of identified usable delay cells: 5
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
% Begin Load floorplan data ... (date=01/18 09:16:23, mem=666.4M)
Reading floorplan file - /home/ghpdohmen/epo3/epo3/help/backend/par/out/pixel.enc.dat/pixel.fp.gz (mem = 724.3M).
% Begin Load floorplan data ... (date=01/18 09:16:23, mem=666.5M)
*info: reset 6285 existing net BottomPreferredLayer and AvoidDetour
Deleting old partition specification.
Set FPlanBox to (0 0 649600 649600)
Generated pitch 1.12 in METAL6 is different from 0.9 defined in technology file in preferred direction.
 ... processed partition successfully.
Reading binary special route file /home/ghpdohmen/epo3/epo3/help/backend/par/out/pixel.enc.dat/pixel.fp.spr.gz (Created by Innovus v17.11-s080_1 on Tue Jan 17 13:42:02 2023, version: 1)
There are 183 nets with weight being set
There are 183 nets with bottomPreferredRoutingLayer being set
There are 183 nets with avoidDetour being set
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
% End Load floorplan data ... (date=01/18 09:16:23, total cpu=0:00:00.1, real=0:00:00.0, peak res=669.8M, current mem=669.8M)
% End Load floorplan data ... (date=01/18 09:16:23, total cpu=0:00:00.1, real=0:00:00.0, peak res=669.8M, current mem=669.8M)
% Begin Load SymbolTable ... (date=01/18 09:16:23, mem=669.8M)
% End Load SymbolTable ... (date=01/18 09:16:23, total cpu=0:00:00.0, real=0:00:00.0, peak res=671.1M, current mem=671.1M)
% Begin Load placement data ... (date=01/18 09:16:23, mem=671.1M)
Reading placement file - /home/ghpdohmen/epo3/epo3/help/backend/par/out/pixel.enc.dat/pixel.place.gz.
** Reading stdCellPlacement_binary (Created by Innovus v17.11-s080_1 on Tue Jan 17 13:42:02 2023, version# 1) ...
*** Completed restorePlace (cpu=0:00:00.0 real=0:00:00.0 mem=727.3M) ***
Total net length = 1.169e+05 (6.105e+04 5.590e+04) (ext = 4.007e+02)
% End Load placement data ... (date=01/18 09:16:23, total cpu=0:00:00.0, real=0:00:00.0, peak res=674.2M, current mem=674.2M)
% Begin Load routing data ... (date=01/18 09:16:23, mem=674.2M)
Reading routing file - /home/ghpdohmen/epo3/epo3/help/backend/par/out/pixel.enc.dat/pixel.route.gz.
Reading Innovus routing data (Created by Innovus v17.11-s080_1 on Tue Jan 17 13:42:02 2023 Format: 16.2) ...
Suppress "**WARN ..." messages.
Un-suppress "**WARN ..." messages.
*** Total 6238 nets are successfully restored.
*** Completed restoreRoute (cpu=0:00:00.1 real=0:00:00.0 mem=737.3M) ***
% End Load routing data ... (date=01/18 09:16:23, total cpu=0:00:00.1, real=0:00:00.0, peak res=688.0M, current mem=688.0M)
Loading Drc markers ...
... 86 markers are loaded ...
... 3 geometry drc markers are loaded ...
... 0 antenna drc markers are loaded ...
Reading property file /home/ghpdohmen/epo3/epo3/help/backend/par/out/pixel.enc.dat/pixel.prop
*** Completed restoreProperty (cpu=0:00:00.0 real=0:00:00.0 mem=737.3M) ***
Set Default Input Pin Transition as 0.1 ps.
**WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
**WARN: (IMPEXT-7040):	A horizontal wire, passing through or close to location (78400,-470), lies outside of design boundary. Correct the wire routing and rerun extraction.
**WARN: (IMPEXT-7040):	A horizontal wire, passing through or close to location (156800,-470), lies outside of design boundary. Correct the wire routing and rerun extraction.
**WARN: (IMPEXT-7040):	A horizontal wire, passing through or close to location (235200,-470), lies outside of design boundary. Correct the wire routing and rerun extraction.
**WARN: (IMPEXT-7040):	A horizontal wire, passing through or close to location (313600,-470), lies outside of design boundary. Correct the wire routing and rerun extraction.
**WARN: (IMPEXT-7040):	A horizontal wire, passing through or close to location (392000,-470), lies outside of design boundary. Correct the wire routing and rerun extraction.
**WARN: (IMPEXT-7040):	A horizontal wire, passing through or close to location (470400,-470), lies outside of design boundary. Correct the wire routing and rerun extraction.
**WARN: (IMPEXT-7040):	A horizontal wire, passing through or close to location (548800,-470), lies outside of design boundary. Correct the wire routing and rerun extraction.
**WARN: (IMPEXT-7040):	A horizontal wire, passing through or close to location (0,-470), lies outside of design boundary. Correct the wire routing and rerun extraction.
**WARN: (IMPEXT-7040):	A horizontal wire, passing through or close to location (627200,-470), lies outside of design boundary. Correct the wire routing and rerun extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
% Begin Load power constraints ... (date=01/18 09:16:23, mem=690.5M)
'set_default_switching_activity' finished successfully.
% End Load power constraints ... (date=01/18 09:16:23, total cpu=0:00:00.0, real=0:00:00.0, peak res=690.5M, current mem=684.9M)
Start generating vias ...
#Skip building auto via since it is not turned on.
Via generation completed.
% Begin load AAE data ... (date=01/18 09:16:23, mem=687.2M)
AAE DB initialization (MEM=764.949 CPU=0:00:00.1 REAL=0:00:00.0) 
% End load AAE data ... (date=01/18 09:16:23, total cpu=0:00:00.1, real=0:00:00.0, peak res=688.8M, current mem=688.8M)
Restoring CCOpt config...
  Extracting original clock gating for clk...
    clock_tree clk contains 462 sinks and 0 clock gates.
    Extraction for clk complete.
  Extracting original clock gating for clk done.
Restoring CCOpt config done.
Total number of combinational cells: 393
Total number of sequential cells: 160
Total number of tristate cells: 7
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFFD0BWP7T BUFFD10BWP7T BUFFD12BWP7T BUFFD1BWP7T BUFFD1P5BWP7T BUFFD2BWP7T BUFFD2P5BWP7T CKBD0BWP7T BUFFD3BWP7T BUFFD4BWP7T BUFFD5BWP7T BUFFD6BWP7T BUFFD8BWP7T CKBD10BWP7T CKBD12BWP7T CKBD1BWP7T CKBD2BWP7T CKBD3BWP7T CKBD4BWP7T CKBD6BWP7T CKBD8BWP7T DEL015BWP7T DEL02BWP7T DEL01BWP7T
Total number of usable buffers: 24
List of unusable buffers: GBUFFD1BWP7T GBUFFD3BWP7T GBUFFD2BWP7T GBUFFD8BWP7T
Total number of unusable buffers: 4
List of usable inverters: CKND0BWP7T CKND10BWP7T CKND12BWP7T CKND1BWP7T CKND2BWP7T CKND3BWP7T CKND4BWP7T CKND6BWP7T CKND8BWP7T INVD0BWP7T INVD10BWP7T INVD12BWP7T INVD1BWP7T INVD2BWP7T INVD1P5BWP7T INVD2P5BWP7T INVD3BWP7T INVD4BWP7T INVD5BWP7T INVD6BWP7T INVD8BWP7T
Total number of usable inverters: 21
List of unusable inverters: GINVD2BWP7T GINVD1BWP7T GINVD3BWP7T GINVD8BWP7T
Total number of unusable inverters: 4
List of identified usable delay cells: DEL0BWP7T DEL1BWP7T DEL2BWP7T DEL3BWP7T DEL4BWP7T
Total number of identified usable delay cells: 5
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
#% End load design ... (date=01/18 09:16:24, total cpu=0:00:04.6, real=0:00:06.0, peak res=694.2M, current mem=694.2M)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
WARNING   IMPEXT-7040          9  A %s wire, passing through or close to l...
WARNING   IMPVL-159         1120  Pin '%s' of cell '%s' is defined in LEF ...
WARNING   IMPCTE-290          16  Could not locate cell %s in any library ...
WARNING   IMPTCM-77            1  Option "%s" for command %s is obsolete a...
WARNING   GLOBAL-100           2  Global '%s' has become obsolete. It will...
WARNING   TECHLIB-302         14  No function defined for cell '%s'. The c...
WARNING   TECHLIB-436         20  Attribute '%s' on '%s' pin '%s' of cell ...
*** Message Summary: 1187 warning(s), 0 error(s)

<CMD> win

*** Memory Usage v#1 (Current mem = 917.047M, initial mem = 187.680M) ***
*** Message Summary: 1187 warning(s), 0 error(s)

--- Ending "Innovus" (totcpu=0:00:15.3, real=0:00:27.0, mem=917.0M) ---
