COVERGROUP COVERAGE:
-----------------------------------------------------------------------------------------------
Covergroup                                             Metric       Goal    Status               
                                                                                              
-----------------------------------------------------------------------------------------------
 TYPE /instr_package/CovOpcode                          89.6%        100    Uncovered            
    covered/total bins:                                   364       2898                      
    missing/total bins:                                  2534       2898                      
    % Hit:                                              12.5%        100                      
    type_option.weight=1
    type_option.goal=100
    type_option.comment=
    type_option.strobe=0
    type_option.merge_instances=1
    Coverpoint CovOpcode::all_opcodes_executed         100.0%        100    Covered              
        covered/total bins:                                15         15                      
        missing/total bins:                                 0         15                      
        % Hit:                                         100.0%        100                      
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
        bin opcodes[ADD]                                   21          1    Covered              
        bin opcodes[iSUB]                                  15          1    Covered              
        bin opcodes[iAND]                                  22          1    Covered              
        bin opcodes[iOR]                                   23          1    Covered              
        bin opcodes[iXOR]                                  25          1    Covered              
        bin opcodes[iNOT]                                  19          1    Covered              
        bin opcodes[MOV]                                   20          1    Covered              
        bin opcodes[NOP]                                   15          1    Covered              
        bin opcodes[LD]                                    14          1    Covered              
        bin opcodes[ST]                                    26          1    Covered              
        bin opcodes[LDI]                                   20          1    Covered              
        bin opcodes[BRZ]                                    8          1    Covered              
        bin opcodes[BRN]                                   12          1    Covered              
        bin opcodes[BRO]                                    9          1    Covered              
        bin opcodes[BRA]                                    7          1    Covered              
    Coverpoint CovOpcode::opcodes_with_three           100.0%        100    Covered              
        covered/total bins:                                 5          5                      
        missing/total bins:                                 0          5                      
        % Hit:                                         100.0%        100                      
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
        bin opcodes[ADD]                                   21          1    Covered              
        bin opcodes[iSUB]                                  15          1    Covered              
        bin opcodes[iAND]                                  22          1    Covered              
        bin opcodes[iOR]                                   23          1    Covered              
        bin opcodes[iXOR]                                  25          1    Covered              
    Coverpoint CovOpcode::first                        100.0%        100    Covered              
        covered/total bins:                                 8          8                      
        missing/total bins:                                 0          8                      
        % Hit:                                         100.0%        100                      
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
        bin auto[0]                                        32          1    Covered              
        bin auto[1]                                        27          1    Covered              
        bin auto[2]                                        31          1    Covered              
        bin auto[3]                                        39          1    Covered              
        bin auto[4]                                        32          1    Covered              
        bin auto[5]                                        32          1    Covered              
        bin auto[6]                                        30          1    Covered              
        bin auto[7]                                        33          1    Covered              
    Coverpoint CovOpcode::second                       100.0%        100    Covered              
        covered/total bins:                                 8          8                      
        missing/total bins:                                 0          8                      
        % Hit:                                         100.0%        100                      
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
        bin auto[0]                                        38          1    Covered              
        bin auto[1]                                        25          1    Covered              
        bin auto[2]                                        34          1    Covered              
        bin auto[3]                                        28          1    Covered              
        bin auto[4]                                        35          1    Covered              
        bin auto[5]                                        29          1    Covered              
        bin auto[6]                                        29          1    Covered              
        bin auto[7]                                        38          1    Covered              
    Coverpoint CovOpcode::target                       100.0%        100    Covered              
        covered/total bins:                                 8          8                      
        missing/total bins:                                 0          8                      
        % Hit:                                         100.0%        100                      
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
        bin auto[0]                                        34          1    Covered              
        bin auto[1]                                        27          1    Covered              
        bin auto[2]                                        28          1    Covered              
        bin auto[3]                                        35          1    Covered              
        bin auto[4]                                        38          1    Covered              
        bin auto[5]                                        42          1    Covered              
        bin auto[6]                                        32          1    Covered              
        bin auto[7]                                        20          1    Covered              
    Coverpoint CovOpcode::all_opcodes_executed_old     100.0%        100    Covered              
        covered/total bins:                                15         15                      
        missing/total bins:                                 0         15                      
        % Hit:                                         100.0%        100                      
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
        bin old_opcodes[ADD]                               22          1    Covered              
        bin old_opcodes[iSUB]                              15          1    Covered              
        bin old_opcodes[iAND]                              22          1    Covered              
        bin old_opcodes[iOR]                               23          1    Covered              
        bin old_opcodes[iXOR]                              25          1    Covered              
        bin old_opcodes[iNOT]                              19          1    Covered              
        bin old_opcodes[MOV]                               20          1    Covered              
        bin old_opcodes[NOP]                               15          1    Covered              
        bin old_opcodes[LD]                                14          1    Covered              
        bin old_opcodes[ST]                                26          1    Covered              
        bin old_opcodes[LDI]                               20          1    Covered              
        bin old_opcodes[BRZ]                                7          1    Covered              
        bin old_opcodes[BRN]                               12          1    Covered              
        bin old_opcodes[BRO]                                9          1    Covered              
        bin old_opcodes[BRA]                                7          1    Covered              
    Coverpoint CovOpcode::opcodes_with_three_fields 
                                                       100.0%        100    Covered              
        covered/total bins:                                 5          5                      
        missing/total bins:                                 0          5                      
        % Hit:                                         100.0%        100                      
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
        bin opcodes[ADD]                                   21          1    Covered              
        bin opcodes[iSUB]                                  15          1    Covered              
        bin opcodes[iAND]                                  22          1    Covered              
        bin opcodes[iOR]                                   23          1    Covered              
        bin opcodes[iXOR]                                  25          1    Covered              
    Coverpoint CovOpcode::opcode_with_two_fields       100.0%        100    Covered              
        covered/total bins:                                 2          2                      
        missing/total bins:                                 0          2                      
        % Hit:                                         100.0%        100                      
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
        bin opcodes[iNOT]                                  19          1    Covered              
        bin opcodes[MOV]                                   20          1    Covered              
    Coverpoint CovOpcode::branch_instructions          100.0%        100    Covered              
        covered/total bins:                                 4          4                      
        missing/total bins:                                 0          4                      
        % Hit:                                         100.0%        100                      
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
        bin opcodes[BRZ]                                    8          1    Covered              
        bin opcodes[BRN]                                   12          1    Covered              
        bin opcodes[BRO]                                    9          1    Covered              
        bin opcodes[BRA]                                    7          1    Covered              
    Coverpoint CovOpcode::load_instructions            100.0%        100    Covered              
        covered/total bins:                                 2          2                      
        missing/total bins:                                 0          2                      
        % Hit:                                         100.0%        100                      
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
        bin opcodes[LD]                                    14          1    Covered              
        bin opcodes[LDI]                                   20          1    Covered              
    Coverpoint CovOpcode::store_instructions           100.0%        100    Covered              
        covered/total bins:                                 1          1                      
        missing/total bins:                                 0          1                      
        % Hit:                                         100.0%        100                      
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
        bin opcodes[ST]                                    26          1    Covered              
    Cross CovOpcode::all_opcodes_executed_x_target      82.5%        100    Uncovered            
        covered/total bins:                                33         40                      
        missing/total bins:                                 7         40                      
        % Hit:                                          82.5%        100                      
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
        bin <opcodes[ADD],auto[0]>                          4          1    Covered              
        bin <opcodes[iSUB],auto[0]>                         1          1    Covered              
        bin <opcodes[iAND],auto[0]>                         5          1    Covered              
        bin <opcodes[iOR],auto[0]>                          4          1    Covered              
        bin <opcodes[iXOR],auto[0]>                         4          1    Covered              
        bin <opcodes[ADD],auto[1]>                          1          1    Covered              
        bin <opcodes[iSUB],auto[1]>                         1          1    Covered              
        bin <opcodes[iOR],auto[1]>                          4          1    Covered              
        bin <opcodes[iXOR],auto[1]>                         5          1    Covered              
        bin <opcodes[ADD],auto[2]>                          4          1    Covered              
        bin <opcodes[iAND],auto[2]>                         5          1    Covered              
        bin <opcodes[iOR],auto[2]>                          2          1    Covered              
        bin <opcodes[iXOR],auto[2]>                         2          1    Covered              
        bin <opcodes[ADD],auto[3]>                          4          1    Covered              
        bin <opcodes[iSUB],auto[3]>                         1          1    Covered              
        bin <opcodes[iAND],auto[3]>                         2          1    Covered              
        bin <opcodes[iOR],auto[3]>                          4          1    Covered              
        bin <opcodes[iXOR],auto[3]>                         2          1    Covered              
        bin <opcodes[ADD],auto[4]>                          1          1    Covered              
        bin <opcodes[iSUB],auto[4]>                         6          1    Covered              
        bin <opcodes[iAND],auto[4]>                         3          1    Covered              
        bin <opcodes[iOR],auto[4]>                          1          1    Covered              
        bin <opcodes[iXOR],auto[4]>                         3          1    Covered              
        bin <opcodes[ADD],auto[5]>                          4          1    Covered              
        bin <opcodes[iSUB],auto[5]>                         5          1    Covered              
        bin <opcodes[iAND],auto[5]>                         2          1    Covered              
        bin <opcodes[iOR],auto[5]>                          4          1    Covered              
        bin <opcodes[iXOR],auto[5]>                         5          1    Covered              
        bin <opcodes[ADD],auto[6]>                          3          1    Covered              
        bin <opcodes[iSUB],auto[6]>                         1          1    Covered              
        bin <opcodes[iAND],auto[6]>                         5          1    Covered              
        bin <opcodes[iOR],auto[6]>                          4          1    Covered              
        bin <opcodes[iXOR],auto[6]>                         4          1    Covered              
        bin <opcodes[iAND],auto[1]>                         0          1    ZERO                 
        bin <opcodes[iSUB],auto[2]>                         0          1    ZERO                 
        bin <opcodes[ADD],auto[7]>                          0          1    ZERO                 
        bin <opcodes[iSUB],auto[7]>                         0          1    ZERO                 
        bin <opcodes[iAND],auto[7]>                         0          1    ZERO                 
        bin <opcodes[iOR],auto[7]>                          0          1    ZERO                 
        bin <opcodes[iXOR],auto[7]>                         0          1    ZERO                 
    Cross CovOpcode::all_permutations_opcodes           68.4%        100    Uncovered            
        covered/total bins:                               154        225                      
        missing/total bins:                                71        225                      
        % Hit:                                          68.4%        100                      
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
        bin <old_opcodes[ADD],opcodes[ADD]>                 1          1    Covered              
        bin <old_opcodes[iSUB],opcodes[ADD]>                1          1    Covered              
        bin <old_opcodes[iAND],opcodes[ADD]>                4          1    Covered              
        bin <old_opcodes[iOR],opcodes[ADD]>                 1          1    Covered              
        bin <old_opcodes[iXOR],opcodes[ADD]>                2          1    Covered              
        bin <old_opcodes[iNOT],opcodes[ADD]>                1          1    Covered              
        bin <old_opcodes[MOV],opcodes[ADD]>                 2          1    Covered              
        bin <old_opcodes[NOP],opcodes[ADD]>                 1          1    Covered              
        bin <old_opcodes[LD],opcodes[ADD]>                  3          1    Covered              
        bin <old_opcodes[ST],opcodes[ADD]>                  1          1    Covered              
        bin <old_opcodes[LDI],opcodes[ADD]>                 2          1    Covered              
        bin <old_opcodes[BRZ],opcodes[ADD]>                 1          1    Covered              
        bin <old_opcodes[BRN],opcodes[ADD]>                 1          1    Covered              
        bin <old_opcodes[iSUB],opcodes[iSUB]>               1          1    Covered              
        bin <old_opcodes[iAND],opcodes[iSUB]>               3          1    Covered              
        bin <old_opcodes[iOR],opcodes[iSUB]>                2          1    Covered              
        bin <old_opcodes[iXOR],opcodes[iSUB]>               1          1    Covered              
        bin <old_opcodes[iNOT],opcodes[iSUB]>               1          1    Covered              
        bin <old_opcodes[MOV],opcodes[iSUB]>                1          1    Covered              
        bin <old_opcodes[LD],opcodes[iSUB]>                 2          1    Covered              
        bin <old_opcodes[ST],opcodes[iSUB]>                 2          1    Covered              
        bin <old_opcodes[LDI],opcodes[iSUB]>                1          1    Covered              
        bin <old_opcodes[BRA],opcodes[iSUB]>                1          1    Covered              
        bin <old_opcodes[ADD],opcodes[iAND]>                2          1    Covered              
        bin <old_opcodes[iOR],opcodes[iAND]>                1          1    Covered              
        bin <old_opcodes[iXOR],opcodes[iAND]>               4          1    Covered              
        bin <old_opcodes[iNOT],opcodes[iAND]>               1          1    Covered              
        bin <old_opcodes[MOV],opcodes[iAND]>                6          1    Covered              
        bin <old_opcodes[LD],opcodes[iAND]>                 1          1    Covered              
        bin <old_opcodes[ST],opcodes[iAND]>                 3          1    Covered              
        bin <old_opcodes[LDI],opcodes[iAND]>                3          1    Covered              
        bin <old_opcodes[BRO],opcodes[iAND]>                1          1    Covered              
        bin <old_opcodes[ADD],opcodes[iOR]>                 3          1    Covered              
        bin <old_opcodes[iSUB],opcodes[iOR]>                1          1    Covered              
        bin <old_opcodes[iAND],opcodes[iOR]>                3          1    Covered              
        bin <old_opcodes[iOR],opcodes[iOR]>                 2          1    Covered              
        bin <old_opcodes[iXOR],opcodes[iOR]>                2          1    Covered              
        bin <old_opcodes[iNOT],opcodes[iOR]>                1          1    Covered              
        bin <old_opcodes[MOV],opcodes[iOR]>                 1          1    Covered              
        bin <old_opcodes[NOP],opcodes[iOR]>                 1          1    Covered              
        bin <old_opcodes[LD],opcodes[iOR]>                  1          1    Covered              
        bin <old_opcodes[ST],opcodes[iOR]>                  3          1    Covered              
        bin <old_opcodes[LDI],opcodes[iOR]>                 3          1    Covered              
        bin <old_opcodes[BRN],opcodes[iOR]>                 1          1    Covered              
        bin <old_opcodes[BRA],opcodes[iOR]>                 1          1    Covered              
        bin <old_opcodes[ADD],opcodes[iXOR]>                2          1    Covered              
        bin <old_opcodes[iSUB],opcodes[iXOR]>               5          1    Covered              
        bin <old_opcodes[iAND],opcodes[iXOR]>               1          1    Covered              
        bin <old_opcodes[iOR],opcodes[iXOR]>                1          1    Covered              
        bin <old_opcodes[iXOR],opcodes[iXOR]>               1          1    Covered              
        bin <old_opcodes[iNOT],opcodes[iXOR]>               4          1    Covered              
        bin <old_opcodes[MOV],opcodes[iXOR]>                1          1    Covered              
        bin <old_opcodes[NOP],opcodes[iXOR]>                2          1    Covered              
        bin <old_opcodes[ST],opcodes[iXOR]>                 4          1    Covered              
        bin <old_opcodes[LDI],opcodes[iXOR]>                2          1    Covered              
        bin <old_opcodes[BRZ],opcodes[iXOR]>                1          1    Covered              
        bin <old_opcodes[BRA],opcodes[iXOR]>                1          1    Covered              
        bin <old_opcodes[ADD],opcodes[iNOT]>                3          1    Covered              
        bin <old_opcodes[iSUB],opcodes[iNOT]>               1          1    Covered              
        bin <old_opcodes[iAND],opcodes[iNOT]>               1          1    Covered              
        bin <old_opcodes[iOR],opcodes[iNOT]>                2          1    Covered              
        bin <old_opcodes[iXOR],opcodes[iNOT]>               3          1    Covered              
        bin <old_opcodes[MOV],opcodes[iNOT]>                1          1    Covered              
        bin <old_opcodes[NOP],opcodes[iNOT]>                3          1    Covered              
        bin <old_opcodes[ST],opcodes[iNOT]>                 1          1    Covered              
        bin <old_opcodes[LDI],opcodes[iNOT]>                1          1    Covered              
        bin <old_opcodes[BRN],opcodes[iNOT]>                2          1    Covered              
        bin <old_opcodes[BRA],opcodes[iNOT]>                1          1    Covered              
        bin <old_opcodes[ADD],opcodes[MOV]>                 1          1    Covered              
        bin <old_opcodes[iSUB],opcodes[MOV]>                2          1    Covered              
        bin <old_opcodes[iOR],opcodes[MOV]>                 1          1    Covered              
        bin <old_opcodes[iXOR],opcodes[MOV]>                1          1    Covered              
        bin <old_opcodes[iNOT],opcodes[MOV]>                4          1    Covered              
        bin <old_opcodes[MOV],opcodes[MOV]>                 3          1    Covered              
        bin <old_opcodes[NOP],opcodes[MOV]>                 2          1    Covered              
        bin <old_opcodes[LD],opcodes[MOV]>                  1          1    Covered              
        bin <old_opcodes[ST],opcodes[MOV]>                  4          1    Covered              
        bin <old_opcodes[BRN],opcodes[MOV]>                 1          1    Covered              
        bin <old_opcodes[ADD],opcodes[NOP]>                 1          1    Covered              
        bin <old_opcodes[iAND],opcodes[NOP]>                2          1    Covered              
        bin <old_opcodes[iOR],opcodes[NOP]>                 1          1    Covered              
        bin <old_opcodes[iNOT],opcodes[NOP]>                1          1    Covered              
        bin <old_opcodes[MOV],opcodes[NOP]>                 1          1    Covered              
        bin <old_opcodes[NOP],opcodes[NOP]>                 1          1    Covered              
        bin <old_opcodes[LD],opcodes[NOP]>                  1          1    Covered              
        bin <old_opcodes[ST],opcodes[NOP]>                  1          1    Covered              
        bin <old_opcodes[BRZ],opcodes[NOP]>                 2          1    Covered              
        bin <old_opcodes[BRN],opcodes[NOP]>                 2          1    Covered              
        bin <old_opcodes[BRO],opcodes[NOP]>                 1          1    Covered              
        bin <old_opcodes[BRA],opcodes[NOP]>                 1          1    Covered              
        bin <old_opcodes[ADD],opcodes[LD]>                  1          1    Covered              
        bin <old_opcodes[iAND],opcodes[LD]>                 1          1    Covered              
        bin <old_opcodes[iOR],opcodes[LD]>                  1          1    Covered              
        bin <old_opcodes[iXOR],opcodes[LD]>                 1          1    Covered              
        bin <old_opcodes[iNOT],opcodes[LD]>                 1          1    Covered              
        bin <old_opcodes[NOP],opcodes[LD]>                  1          1    Covered              
        bin <old_opcodes[ST],opcodes[LD]>                   1          1    Covered              
        bin <old_opcodes[LDI],opcodes[LD]>                  1          1    Covered              
        bin <old_opcodes[BRZ],opcodes[LD]>                  2          1    Covered              
        bin <old_opcodes[BRN],opcodes[LD]>                  1          1    Covered              
        bin <old_opcodes[BRO],opcodes[LD]>                  3          1    Covered              
        bin <old_opcodes[iSUB],opcodes[ST]>                 1          1    Covered              
        bin <old_opcodes[iAND],opcodes[ST]>                 1          1    Covered              
        bin <old_opcodes[iOR],opcodes[ST]>                  5          1    Covered              
        bin <old_opcodes[iXOR],opcodes[ST]>                 6          1    Covered              
        bin <old_opcodes[iNOT],opcodes[ST]>                 1          1    Covered              
        bin <old_opcodes[MOV],opcodes[ST]>                  1          1    Covered              
        bin <old_opcodes[NOP],opcodes[ST]>                  2          1    Covered              
        bin <old_opcodes[ST],opcodes[ST]>                   2          1    Covered              
        bin <old_opcodes[LDI],opcodes[ST]>                  2          1    Covered              
        bin <old_opcodes[BRN],opcodes[ST]>                  2          1    Covered              
        bin <old_opcodes[BRO],opcodes[ST]>                  3          1    Covered              
        bin <old_opcodes[ADD],opcodes[LDI]>                 4          1    Covered              
        bin <old_opcodes[iSUB],opcodes[LDI]>                1          1    Covered              
        bin <old_opcodes[iAND],opcodes[LDI]>                3          1    Covered              
        bin <old_opcodes[iOR],opcodes[LDI]>                 2          1    Covered              
        bin <old_opcodes[iXOR],opcodes[LDI]>                2          1    Covered              
        bin <old_opcodes[iNOT],opcodes[LDI]>                1          1    Covered              
        bin <old_opcodes[MOV],opcodes[LDI]>                 2          1    Covered              
        bin <old_opcodes[NOP],opcodes[LDI]>                 2          1    Covered              
        bin <old_opcodes[LD],opcodes[LDI]>                  1          1    Covered              
        bin <old_opcodes[ST],opcodes[LDI]>                  1          1    Covered              
        bin <old_opcodes[LDI],opcodes[LDI]>                 1          1    Covered              
        bin <old_opcodes[ADD],opcodes[BRZ]>                 1          1    Covered              
        bin <old_opcodes[iSUB],opcodes[BRZ]>                1          1    Covered              
        bin <old_opcodes[iOR],opcodes[BRZ]>                 1          1    Covered              
        bin <old_opcodes[iNOT],opcodes[BRZ]>                1          1    Covered              
        bin <old_opcodes[MOV],opcodes[BRZ]>                 1          1    Covered              
        bin <old_opcodes[LDI],opcodes[BRZ]>                 1          1    Covered              
        bin <old_opcodes[BRO],opcodes[BRZ]>                 1          1    Covered              
        bin <old_opcodes[BRA],opcodes[BRZ]>                 1          1    Covered              
        bin <old_opcodes[ADD],opcodes[BRN]>                 1          1    Covered              
        bin <old_opcodes[iSUB],opcodes[BRN]>                1          1    Covered              
        bin <old_opcodes[iAND],opcodes[BRN]>                2          1    Covered              
        bin <old_opcodes[iOR],opcodes[BRN]>                 2          1    Covered              
        bin <old_opcodes[iNOT],opcodes[BRN]>                1          1    Covered              
        bin <old_opcodes[LD],opcodes[BRN]>                  2          1    Covered              
        bin <old_opcodes[ST],opcodes[BRN]>                  1          1    Covered              
        bin <old_opcodes[LDI],opcodes[BRN]>                 1          1    Covered              
        bin <old_opcodes[BRN],opcodes[BRN]>                 1          1    Covered              
        bin <old_opcodes[ADD],opcodes[BRO]>                 2          1    Covered              
        bin <old_opcodes[iXOR],opcodes[BRO]>                1          1    Covered              
        bin <old_opcodes[LD],opcodes[BRO]>                  1          1    Covered              
        bin <old_opcodes[ST],opcodes[BRO]>                  1          1    Covered              
        bin <old_opcodes[LDI],opcodes[BRO]>                 2          1    Covered              
        bin <old_opcodes[BRN],opcodes[BRO]>                 1          1    Covered              
        bin <old_opcodes[BRA],opcodes[BRO]>                 1          1    Covered              
        bin <old_opcodes[iAND],opcodes[BRA]>                1          1    Covered              
        bin <old_opcodes[iOR],opcodes[BRA]>                 1          1    Covered              
        bin <old_opcodes[iXOR],opcodes[BRA]>                1          1    Covered              
        bin <old_opcodes[iNOT],opcodes[BRA]>                1          1    Covered              
        bin <old_opcodes[LD],opcodes[BRA]>                  1          1    Covered              
        bin <old_opcodes[ST],opcodes[BRA]>                  1          1    Covered              
        bin <old_opcodes[BRZ],opcodes[BRA]>                 1          1    Covered              
        bin <old_opcodes[BRO],opcodes[ADD]>                 0          1    ZERO                 
        bin <old_opcodes[BRA],opcodes[ADD]>                 0          1    ZERO                 
        bin <old_opcodes[ADD],opcodes[iSUB]>                0          1    ZERO                 
        bin <old_opcodes[NOP],opcodes[iSUB]>                0          1    ZERO                 
        bin <old_opcodes[BRZ],opcodes[iSUB]>                0          1    ZERO                 
        bin <old_opcodes[BRN],opcodes[iSUB]>                0          1    ZERO                 
        bin <old_opcodes[BRO],opcodes[iSUB]>                0          1    ZERO                 
        bin <old_opcodes[iSUB],opcodes[iAND]>               0          1    ZERO                 
        bin <old_opcodes[iAND],opcodes[iAND]>               0          1    ZERO                 
        bin <old_opcodes[NOP],opcodes[iAND]>                0          1    ZERO                 
        bin <old_opcodes[BRZ],opcodes[iAND]>                0          1    ZERO                 
        bin <old_opcodes[BRN],opcodes[iAND]>                0          1    ZERO                 
        bin <old_opcodes[BRA],opcodes[iAND]>                0          1    ZERO                 
        bin <old_opcodes[BRZ],opcodes[iOR]>                 0          1    ZERO                 
        bin <old_opcodes[BRO],opcodes[iOR]>                 0          1    ZERO                 
        bin <old_opcodes[LD],opcodes[iXOR]>                 0          1    ZERO                 
        bin <old_opcodes[BRN],opcodes[iXOR]>                0          1    ZERO                 
        bin <old_opcodes[BRO],opcodes[iXOR]>                0          1    ZERO                 
        bin <old_opcodes[iNOT],opcodes[iNOT]>               0          1    ZERO                 
        bin <old_opcodes[LD],opcodes[iNOT]>                 0          1    ZERO                 
        bin <old_opcodes[BRZ],opcodes[iNOT]>                0          1    ZERO                 
        bin <old_opcodes[BRO],opcodes[iNOT]>                0          1    ZERO                 
        bin <old_opcodes[iAND],opcodes[MOV]>                0          1    ZERO                 
        bin <old_opcodes[LDI],opcodes[MOV]>                 0          1    ZERO                 
        bin <old_opcodes[BRZ],opcodes[MOV]>                 0          1    ZERO                 
        bin <old_opcodes[BRO],opcodes[MOV]>                 0          1    ZERO                 
        bin <old_opcodes[BRA],opcodes[MOV]>                 0          1    ZERO                 
        bin <old_opcodes[iSUB],opcodes[NOP]>                0          1    ZERO                 
        bin <old_opcodes[iXOR],opcodes[NOP]>                0          1    ZERO                 
        bin <old_opcodes[LDI],opcodes[NOP]>                 0          1    ZERO                 
        bin <old_opcodes[iSUB],opcodes[LD]>                 0          1    ZERO                 
        bin <old_opcodes[MOV],opcodes[LD]>                  0          1    ZERO                 
        bin <old_opcodes[LD],opcodes[LD]>                   0          1    ZERO                 
        bin <old_opcodes[BRA],opcodes[LD]>                  0          1    ZERO                 
        bin <old_opcodes[ADD],opcodes[ST]>                  0          1    ZERO                 
        bin <old_opcodes[LD],opcodes[ST]>                   0          1    ZERO                 
        bin <old_opcodes[BRZ],opcodes[ST]>                  0          1    ZERO                 
        bin <old_opcodes[BRA],opcodes[ST]>                  0          1    ZERO                 
        bin <old_opcodes[BRZ],opcodes[LDI]>                 0          1    ZERO                 
        bin <old_opcodes[BRN],opcodes[LDI]>                 0          1    ZERO                 
        bin <old_opcodes[BRO],opcodes[LDI]>                 0          1    ZERO                 
        bin <old_opcodes[BRA],opcodes[LDI]>                 0          1    ZERO                 
        bin <old_opcodes[iAND],opcodes[BRZ]>                0          1    ZERO                 
        bin <old_opcodes[iXOR],opcodes[BRZ]>                0          1    ZERO                 
        bin <old_opcodes[NOP],opcodes[BRZ]>                 0          1    ZERO                 
        bin <old_opcodes[LD],opcodes[BRZ]>                  0          1    ZERO                 
        bin <old_opcodes[ST],opcodes[BRZ]>                  0          1    ZERO                 
        bin <old_opcodes[BRZ],opcodes[BRZ]>                 0          1    ZERO                 
        bin <old_opcodes[BRN],opcodes[BRZ]>                 0          1    ZERO                 
        bin <old_opcodes[iXOR],opcodes[BRN]>                0          1    ZERO                 
        bin <old_opcodes[MOV],opcodes[BRN]>                 0          1    ZERO                 
        bin <old_opcodes[NOP],opcodes[BRN]>                 0          1    ZERO                 
        bin <old_opcodes[BRZ],opcodes[BRN]>                 0          1    ZERO                 
        bin <old_opcodes[BRO],opcodes[BRN]>                 0          1    ZERO                 
        bin <old_opcodes[BRA],opcodes[BRN]>                 0          1    ZERO                 
        bin <old_opcodes[iSUB],opcodes[BRO]>                0          1    ZERO                 
        bin <old_opcodes[iAND],opcodes[BRO]>                0          1    ZERO                 
        bin <old_opcodes[iOR],opcodes[BRO]>                 0          1    ZERO                 
        bin <old_opcodes[iNOT],opcodes[BRO]>                0          1    ZERO                 
        bin <old_opcodes[MOV],opcodes[BRO]>                 0          1    ZERO                 
        bin <old_opcodes[NOP],opcodes[BRO]>                 0          1    ZERO                 
        bin <old_opcodes[BRZ],opcodes[BRO]>                 0          1    ZERO                 
        bin <old_opcodes[BRO],opcodes[BRO]>                 0          1    ZERO                 
        bin <old_opcodes[ADD],opcodes[BRA]>                 0          1    ZERO                 
        bin <old_opcodes[iSUB],opcodes[BRA]>                0          1    ZERO                 
        bin <old_opcodes[MOV],opcodes[BRA]>                 0          1    ZERO                 
        bin <old_opcodes[NOP],opcodes[BRA]>                 0          1    ZERO                 
        bin <old_opcodes[LDI],opcodes[BRA]>                 0          1    ZERO                 
        bin <old_opcodes[BRN],opcodes[BRA]>                 0          1    ZERO                 
        bin <old_opcodes[BRO],opcodes[BRA]>                 0          1    ZERO                 
        bin <old_opcodes[BRA],opcodes[BRA]>                 0          1    ZERO                 
    Cross CovOpcode::all_opcodes_executed_x_three_fields 
                                                         4.0%        100    Uncovered            
        covered/total bins:                               104       2560                      
        missing/total bins:                              2456       2560                      
        % Hit:                                           4.0%        100                      
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
        bin <opcodes[ADD],auto[0],auto[0],auto[0]>          1          1    Covered              
        bin <opcodes[iOR],auto[4],auto[0],auto[0]>          1          1    Covered              
        bin <opcodes[iAND],auto[5],auto[0],auto[0]> 
                                                            1          1    Covered              
        bin <opcodes[iXOR],auto[5],auto[1],auto[0]> 
                                                            1          1    Covered              
        bin <opcodes[iXOR],auto[6],auto[2],auto[0]> 
                                                            1          1    Covered              
        bin <opcodes[iSUB],auto[5],auto[3],auto[0]> 
                                                            1          1    Covered              
        bin <opcodes[iSUB],auto[0],auto[4],auto[0]> 
                                                            1          1    Covered              
        bin <opcodes[iAND],auto[0],auto[4],auto[0]> 
                                                            1          1    Covered              
        bin <opcodes[ADD],auto[1],auto[4],auto[0]>          1          1    Covered              
        bin <opcodes[ADD],auto[6],auto[5],auto[0]>          1          1    Covered              
        bin <opcodes[ADD],auto[0],auto[6],auto[0]>          1          1    Covered              
        bin <opcodes[iOR],auto[3],auto[6],auto[0]>          1          1    Covered              
        bin <opcodes[iSUB],auto[4],auto[6],auto[0]> 
                                                            1          1    Covered              
        bin <opcodes[iAND],auto[0],auto[7],auto[0]> 
                                                            1          1    Covered              
        bin <opcodes[iXOR],auto[0],auto[7],auto[0]> 
                                                            1          1    Covered              
        bin <opcodes[iXOR],auto[1],auto[7],auto[0]> 
                                                            1          1    Covered              
        bin <opcodes[iXOR],auto[2],auto[7],auto[0]> 
                                                            1          1    Covered              
        bin <opcodes[ADD],auto[4],auto[0],auto[1]>          1          1    Covered              
        bin <opcodes[iAND],auto[2],auto[3],auto[1]> 
                                                            1          1    Covered              
        bin <opcodes[iAND],auto[4],auto[3],auto[1]> 
                                                            2          1    Covered              
        bin <opcodes[iOR],auto[1],auto[4],auto[1]>          1          1    Covered              
        bin <opcodes[ADD],auto[0],auto[5],auto[1]>          1          1    Covered              
        bin <opcodes[iSUB],auto[4],auto[7],auto[1]> 
                                                            1          1    Covered              
        bin <opcodes[iOR],auto[3],auto[0],auto[2]>          1          1    Covered              
        bin <opcodes[iOR],auto[6],auto[1],auto[2]>          1          1    Covered              
        bin <opcodes[iOR],auto[5],auto[2],auto[2]>          1          1    Covered              
        bin <opcodes[iAND],auto[0],auto[3],auto[2]> 
                                                            1          1    Covered              
        bin <opcodes[iXOR],auto[0],auto[3],auto[2]> 
                                                            1          1    Covered              
        bin <opcodes[iAND],auto[2],auto[3],auto[2]> 
                                                            1          1    Covered              
        bin <opcodes[ADD],auto[5],auto[3],auto[2]>          1          1    Covered              
        bin <opcodes[iSUB],auto[5],auto[4],auto[2]> 
                                                            1          1    Covered              
        bin <opcodes[iOR],auto[5],auto[4],auto[2]>          1          1    Covered              
        bin <opcodes[iXOR],auto[4],auto[5],auto[2]> 
                                                            1          1    Covered              
        bin <opcodes[iOR],auto[0],auto[6],auto[2]>          1          1    Covered              
        bin <opcodes[iXOR],auto[3],auto[6],auto[2]> 
                                                            1          1    Covered              
        bin <opcodes[iXOR],auto[4],auto[7],auto[2]> 
                                                            1          1    Covered              
        bin <opcodes[ADD],auto[6],auto[0],auto[3]>          1          1    Covered              
        bin <opcodes[iAND],auto[2],auto[2],auto[3]> 
                                                            1          1    Covered              
        bin <opcodes[iOR],auto[5],auto[2],auto[3]>          1          1    Covered              
        bin <opcodes[ADD],auto[3],auto[4],auto[3]>          1          1    Covered              
        bin <opcodes[iXOR],auto[5],auto[4],auto[3]> 
                                                            1          1    Covered              
        bin <opcodes[iOR],auto[0],auto[6],auto[3]>          1          1    Covered              
        bin <opcodes[iAND],auto[6],auto[7],auto[3]> 
                                                            1          1    Covered              
        bin <opcodes[iXOR],auto[4],auto[0],auto[4]> 
                                                            1          1    Covered              
        bin <opcodes[iAND],auto[6],auto[0],auto[4]> 
                                                            1          1    Covered              
        bin <opcodes[iXOR],auto[2],auto[1],auto[4]> 
                                                            1          1    Covered              
        bin <opcodes[iXOR],auto[3],auto[2],auto[4]> 
                                                            1          1    Covered              
        bin <opcodes[iXOR],auto[5],auto[2],auto[4]> 
                                                            1          1    Covered              
        bin <opcodes[iOR],auto[6],auto[2],auto[4]>          1          1    Covered              
        bin <opcodes[iXOR],auto[1],auto[3],auto[4]> 
                                                            1          1    Covered              
        bin <opcodes[iAND],auto[6],auto[4],auto[4]> 
                                                            1          1    Covered              
        bin <opcodes[ADD],auto[2],auto[5],auto[4]>          1          1    Covered              
        bin <opcodes[ADD],auto[3],auto[5],auto[4]>          1          1    Covered              
        bin <opcodes[iXOR],auto[6],auto[5],auto[4]> 
                                                            1          1    Covered              
        bin <opcodes[iAND],auto[0],auto[6],auto[4]> 
                                                            1          1    Covered              
        bin <opcodes[iOR],auto[1],auto[6],auto[4]>          1          1    Covered              
        bin <opcodes[iSUB],auto[4],auto[6],auto[4]> 
                                                            1          1    Covered              
        bin <opcodes[iAND],auto[2],auto[7],auto[4]> 
                                                            1          1    Covered              
        bin <opcodes[iAND],auto[4],auto[7],auto[4]> 
                                                            1          1    Covered              
        bin <opcodes[iOR],auto[0],auto[1],auto[5]>          1          1    Covered              
        bin <opcodes[iXOR],auto[0],auto[1],auto[5]> 
                                                            1          1    Covered              
        bin <opcodes[ADD],auto[5],auto[1],auto[5]>          1          1    Covered              
        bin <opcodes[iOR],auto[1],auto[2],auto[5]>          1          1    Covered              
        bin <opcodes[iAND],auto[5],auto[2],auto[5]> 
                                                            1          1    Covered              
        bin <opcodes[iAND],auto[2],auto[3],auto[5]> 
                                                            1          1    Covered              
        bin <opcodes[iOR],auto[3],auto[3],auto[5]>          1          1    Covered              
        bin <opcodes[iXOR],auto[5],auto[3],auto[5]> 
                                                            1          1    Covered              
        bin <opcodes[iXOR],auto[5],auto[4],auto[5]> 
                                                            1          1    Covered              
        bin <opcodes[iOR],auto[2],auto[6],auto[5]>          1          1    Covered              
        bin <opcodes[ADD],auto[2],auto[7],auto[5]>          1          1    Covered              
        bin <opcodes[ADD],auto[3],auto[7],auto[5]>          1          1    Covered              
        bin <opcodes[iAND],auto[3],auto[0],auto[6]> 
                                                            1          1    Covered              
        bin <opcodes[iOR],auto[6],auto[0],auto[6]>          1          1    Covered              
        bin <opcodes[iAND],auto[6],auto[1],auto[6]> 
                                                            1          1    Covered              
        bin <opcodes[iOR],auto[2],auto[2],auto[6]>          1          1    Covered              
        bin <opcodes[ADD],auto[5],auto[2],auto[6]>          2          1    Covered              
        bin <opcodes[iXOR],auto[0],auto[3],auto[6]> 
                                                            1          1    Covered              
        bin <opcodes[iSUB],auto[1],auto[3],auto[6]> 
                                                            1          1    Covered              
        bin <opcodes[ADD],auto[3],auto[3],auto[6]>          1          1    Covered              
        bin <opcodes[iSUB],auto[4],auto[3],auto[6]> 
                                                            1          1    Covered              
        bin <opcodes[iAND],auto[6],auto[3],auto[6]> 
                                                            1          1    Covered              
        bin <opcodes[ADD],auto[0],auto[4],auto[6]>          1          1    Covered              
        bin <opcodes[ADD],auto[2],auto[4],auto[6]>          1          1    Covered              
        bin <opcodes[iSUB],auto[5],auto[4],auto[6]> 
                                                            1          1    Covered              
        bin <opcodes[iAND],auto[0],auto[5],auto[6]> 
                                                            1          1    Covered              
        bin <opcodes[iOR],auto[1],auto[5],auto[6]>          1          1    Covered              
        bin <opcodes[iSUB],auto[5],auto[5],auto[6]> 
                                                            1          1    Covered              
        bin <opcodes[iXOR],auto[1],auto[7],auto[6]> 
                                                            1          1    Covered              
        bin <opcodes[iOR],auto[0],auto[1],auto[7]>          1          1    Covered              
        bin <opcodes[iAND],auto[3],auto[1],auto[7]> 
                                                            1          1    Covered              
        bin <opcodes[iSUB],auto[4],auto[1],auto[7]> 
                                                            1          1    Covered              
        bin <opcodes[iXOR],auto[1],auto[4],auto[7]> 
                                                            1          1    Covered              
        bin <opcodes[iSUB],auto[5],auto[4],auto[7]> 
                                                            1          1    Covered              
        bin <opcodes[iOR],auto[5],auto[4],auto[7]>          1          1    Covered              
        bin <opcodes[iSUB],auto[6],auto[4],auto[7]> 
                                                            1          1    Covered              
        bin <opcodes[iSUB],auto[3],auto[5],auto[7]> 
                                                            1          1    Covered              
        bin <opcodes[iSUB],auto[4],auto[5],auto[7]> 
                                                            1          1    Covered              
        bin <opcodes[iXOR],auto[6],auto[5],auto[7]> 
                                                            1          1    Covered              
        bin <opcodes[ADD],auto[2],auto[6],auto[7]>          1          1    Covered              
        bin <opcodes[iOR],auto[3],auto[6],auto[7]>          1          1    Covered              
        bin <opcodes[ADD],auto[6],auto[6],auto[7]>          1          1    Covered              
        bin <opcodes[iXOR],auto[1],auto[7],auto[7]> 
                                                            1          1    Covered              
        bin <opcodes[iOR],auto[6],auto[7],auto[7]>          1          1    Covered              
        bin <opcodes[iXOR],auto[6],auto[7],auto[7]> 
                                                            1          1    Covered              
        bin <opcodes[iSUB],auto[0],auto[0],auto[0]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[0],auto[0],auto[0]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[0],auto[0],auto[0]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[0],auto[0],auto[0]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[1],auto[0],auto[0]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[1],auto[0],auto[0]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[1],auto[0],auto[0]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[1],auto[0],auto[0]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[1],auto[0],auto[0]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[2],auto[0],auto[0]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[2],auto[0],auto[0]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[2],auto[0],auto[0]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[2],auto[0],auto[0]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[2],auto[0],auto[0]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[3],auto[0],auto[0]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[3],auto[0],auto[0]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[3],auto[0],auto[0]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[3],auto[0],auto[0]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[3],auto[0],auto[0]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[4],auto[0],auto[0]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[4],auto[0],auto[0]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[4],auto[0],auto[0]> 
                                                            0          1    ZERO                 
        bin <opcodes[iXOR],auto[4],auto[0],auto[0]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[5],auto[0],auto[0]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[5],auto[0],auto[0]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[5],auto[0],auto[0]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[5],auto[0],auto[0]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[6],auto[0],auto[0]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[6],auto[0],auto[0]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[6],auto[0],auto[0]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[6],auto[0],auto[0]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[6],auto[0],auto[0]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[7],auto[0],auto[0]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[7],auto[0],auto[0]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[7],auto[0],auto[0]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[7],auto[0],auto[0]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[7],auto[0],auto[0]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[0],auto[1],auto[0]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[0],auto[1],auto[0]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[0],auto[1],auto[0]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[0],auto[1],auto[0]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[0],auto[1],auto[0]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[1],auto[1],auto[0]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[1],auto[1],auto[0]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[1],auto[1],auto[0]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[1],auto[1],auto[0]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[1],auto[1],auto[0]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[2],auto[1],auto[0]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[2],auto[1],auto[0]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[2],auto[1],auto[0]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[2],auto[1],auto[0]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[2],auto[1],auto[0]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[3],auto[1],auto[0]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[3],auto[1],auto[0]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[3],auto[1],auto[0]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[3],auto[1],auto[0]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[3],auto[1],auto[0]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[4],auto[1],auto[0]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[4],auto[1],auto[0]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[4],auto[1],auto[0]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[4],auto[1],auto[0]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[4],auto[1],auto[0]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[5],auto[1],auto[0]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[5],auto[1],auto[0]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[5],auto[1],auto[0]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[5],auto[1],auto[0]>          0          1    ZERO                 
        bin <opcodes[ADD],auto[6],auto[1],auto[0]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[6],auto[1],auto[0]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[6],auto[1],auto[0]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[6],auto[1],auto[0]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[6],auto[1],auto[0]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[7],auto[1],auto[0]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[7],auto[1],auto[0]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[7],auto[1],auto[0]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[7],auto[1],auto[0]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[7],auto[1],auto[0]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[0],auto[2],auto[0]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[0],auto[2],auto[0]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[0],auto[2],auto[0]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[0],auto[2],auto[0]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[0],auto[2],auto[0]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[1],auto[2],auto[0]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[1],auto[2],auto[0]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[1],auto[2],auto[0]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[1],auto[2],auto[0]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[1],auto[2],auto[0]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[2],auto[2],auto[0]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[2],auto[2],auto[0]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[2],auto[2],auto[0]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[2],auto[2],auto[0]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[2],auto[2],auto[0]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[3],auto[2],auto[0]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[3],auto[2],auto[0]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[3],auto[2],auto[0]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[3],auto[2],auto[0]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[3],auto[2],auto[0]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[4],auto[2],auto[0]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[4],auto[2],auto[0]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[4],auto[2],auto[0]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[4],auto[2],auto[0]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[4],auto[2],auto[0]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[5],auto[2],auto[0]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[5],auto[2],auto[0]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[5],auto[2],auto[0]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[5],auto[2],auto[0]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[5],auto[2],auto[0]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[6],auto[2],auto[0]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[6],auto[2],auto[0]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[6],auto[2],auto[0]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[6],auto[2],auto[0]>          0          1    ZERO                 
        bin <opcodes[ADD],auto[7],auto[2],auto[0]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[7],auto[2],auto[0]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[7],auto[2],auto[0]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[7],auto[2],auto[0]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[7],auto[2],auto[0]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[0],auto[3],auto[0]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[0],auto[3],auto[0]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[0],auto[3],auto[0]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[0],auto[3],auto[0]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[0],auto[3],auto[0]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[1],auto[3],auto[0]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[1],auto[3],auto[0]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[1],auto[3],auto[0]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[1],auto[3],auto[0]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[1],auto[3],auto[0]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[2],auto[3],auto[0]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[2],auto[3],auto[0]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[2],auto[3],auto[0]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[2],auto[3],auto[0]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[2],auto[3],auto[0]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[3],auto[3],auto[0]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[3],auto[3],auto[0]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[3],auto[3],auto[0]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[3],auto[3],auto[0]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[3],auto[3],auto[0]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[4],auto[3],auto[0]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[4],auto[3],auto[0]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[4],auto[3],auto[0]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[4],auto[3],auto[0]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[4],auto[3],auto[0]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[5],auto[3],auto[0]>          0          1    ZERO                 
        bin <opcodes[iAND],auto[5],auto[3],auto[0]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[5],auto[3],auto[0]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[5],auto[3],auto[0]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[6],auto[3],auto[0]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[6],auto[3],auto[0]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[6],auto[3],auto[0]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[6],auto[3],auto[0]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[6],auto[3],auto[0]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[7],auto[3],auto[0]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[7],auto[3],auto[0]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[7],auto[3],auto[0]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[7],auto[3],auto[0]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[7],auto[3],auto[0]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[0],auto[4],auto[0]>          0          1    ZERO                 
        bin <opcodes[iOR],auto[0],auto[4],auto[0]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[0],auto[4],auto[0]> 
                                                            0          1    ZERO                 
        bin <opcodes[iSUB],auto[1],auto[4],auto[0]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[1],auto[4],auto[0]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[1],auto[4],auto[0]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[1],auto[4],auto[0]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[2],auto[4],auto[0]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[2],auto[4],auto[0]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[2],auto[4],auto[0]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[2],auto[4],auto[0]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[2],auto[4],auto[0]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[3],auto[4],auto[0]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[3],auto[4],auto[0]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[3],auto[4],auto[0]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[3],auto[4],auto[0]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[3],auto[4],auto[0]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[4],auto[4],auto[0]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[4],auto[4],auto[0]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[4],auto[4],auto[0]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[4],auto[4],auto[0]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[4],auto[4],auto[0]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[5],auto[4],auto[0]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[5],auto[4],auto[0]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[5],auto[4],auto[0]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[5],auto[4],auto[0]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[5],auto[4],auto[0]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[6],auto[4],auto[0]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[6],auto[4],auto[0]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[6],auto[4],auto[0]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[6],auto[4],auto[0]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[6],auto[4],auto[0]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[7],auto[4],auto[0]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[7],auto[4],auto[0]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[7],auto[4],auto[0]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[7],auto[4],auto[0]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[7],auto[4],auto[0]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[0],auto[5],auto[0]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[0],auto[5],auto[0]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[0],auto[5],auto[0]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[0],auto[5],auto[0]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[0],auto[5],auto[0]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[1],auto[5],auto[0]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[1],auto[5],auto[0]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[1],auto[5],auto[0]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[1],auto[5],auto[0]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[1],auto[5],auto[0]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[2],auto[5],auto[0]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[2],auto[5],auto[0]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[2],auto[5],auto[0]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[2],auto[5],auto[0]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[2],auto[5],auto[0]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[3],auto[5],auto[0]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[3],auto[5],auto[0]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[3],auto[5],auto[0]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[3],auto[5],auto[0]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[3],auto[5],auto[0]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[4],auto[5],auto[0]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[4],auto[5],auto[0]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[4],auto[5],auto[0]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[4],auto[5],auto[0]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[4],auto[5],auto[0]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[5],auto[5],auto[0]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[5],auto[5],auto[0]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[5],auto[5],auto[0]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[5],auto[5],auto[0]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[5],auto[5],auto[0]> 
                                                            0          1    ZERO                 
        bin <opcodes[iSUB],auto[6],auto[5],auto[0]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[6],auto[5],auto[0]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[6],auto[5],auto[0]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[6],auto[5],auto[0]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[7],auto[5],auto[0]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[7],auto[5],auto[0]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[7],auto[5],auto[0]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[7],auto[5],auto[0]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[7],auto[5],auto[0]> 
                                                            0          1    ZERO                 
        bin <opcodes[iSUB],auto[0],auto[6],auto[0]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[0],auto[6],auto[0]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[0],auto[6],auto[0]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[0],auto[6],auto[0]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[1],auto[6],auto[0]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[1],auto[6],auto[0]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[1],auto[6],auto[0]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[1],auto[6],auto[0]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[1],auto[6],auto[0]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[2],auto[6],auto[0]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[2],auto[6],auto[0]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[2],auto[6],auto[0]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[2],auto[6],auto[0]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[2],auto[6],auto[0]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[3],auto[6],auto[0]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[3],auto[6],auto[0]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[3],auto[6],auto[0]> 
                                                            0          1    ZERO                 
        bin <opcodes[iXOR],auto[3],auto[6],auto[0]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[4],auto[6],auto[0]>          0          1    ZERO                 
        bin <opcodes[iAND],auto[4],auto[6],auto[0]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[4],auto[6],auto[0]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[4],auto[6],auto[0]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[5],auto[6],auto[0]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[5],auto[6],auto[0]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[5],auto[6],auto[0]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[5],auto[6],auto[0]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[5],auto[6],auto[0]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[6],auto[6],auto[0]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[6],auto[6],auto[0]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[6],auto[6],auto[0]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[6],auto[6],auto[0]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[6],auto[6],auto[0]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[7],auto[6],auto[0]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[7],auto[6],auto[0]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[7],auto[6],auto[0]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[7],auto[6],auto[0]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[7],auto[6],auto[0]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[0],auto[7],auto[0]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[0],auto[7],auto[0]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[0],auto[7],auto[0]>          0          1    ZERO                 
        bin <opcodes[ADD],auto[1],auto[7],auto[0]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[1],auto[7],auto[0]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[1],auto[7],auto[0]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[1],auto[7],auto[0]>          0          1    ZERO                 
        bin <opcodes[ADD],auto[2],auto[7],auto[0]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[2],auto[7],auto[0]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[2],auto[7],auto[0]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[2],auto[7],auto[0]>          0          1    ZERO                 
        bin <opcodes[ADD],auto[3],auto[7],auto[0]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[3],auto[7],auto[0]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[3],auto[7],auto[0]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[3],auto[7],auto[0]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[3],auto[7],auto[0]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[4],auto[7],auto[0]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[4],auto[7],auto[0]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[4],auto[7],auto[0]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[4],auto[7],auto[0]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[4],auto[7],auto[0]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[5],auto[7],auto[0]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[5],auto[7],auto[0]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[5],auto[7],auto[0]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[5],auto[7],auto[0]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[5],auto[7],auto[0]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[6],auto[7],auto[0]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[6],auto[7],auto[0]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[6],auto[7],auto[0]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[6],auto[7],auto[0]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[6],auto[7],auto[0]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[7],auto[7],auto[0]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[7],auto[7],auto[0]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[7],auto[7],auto[0]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[7],auto[7],auto[0]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[7],auto[7],auto[0]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[0],auto[0],auto[1]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[0],auto[0],auto[1]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[0],auto[0],auto[1]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[0],auto[0],auto[1]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[0],auto[0],auto[1]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[1],auto[0],auto[1]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[1],auto[0],auto[1]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[1],auto[0],auto[1]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[1],auto[0],auto[1]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[1],auto[0],auto[1]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[2],auto[0],auto[1]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[2],auto[0],auto[1]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[2],auto[0],auto[1]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[2],auto[0],auto[1]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[2],auto[0],auto[1]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[3],auto[0],auto[1]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[3],auto[0],auto[1]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[3],auto[0],auto[1]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[3],auto[0],auto[1]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[3],auto[0],auto[1]> 
                                                            0          1    ZERO                 
        bin <opcodes[iSUB],auto[4],auto[0],auto[1]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[4],auto[0],auto[1]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[4],auto[0],auto[1]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[4],auto[0],auto[1]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[5],auto[0],auto[1]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[5],auto[0],auto[1]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[5],auto[0],auto[1]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[5],auto[0],auto[1]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[5],auto[0],auto[1]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[6],auto[0],auto[1]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[6],auto[0],auto[1]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[6],auto[0],auto[1]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[6],auto[0],auto[1]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[6],auto[0],auto[1]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[7],auto[0],auto[1]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[7],auto[0],auto[1]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[7],auto[0],auto[1]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[7],auto[0],auto[1]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[7],auto[0],auto[1]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[0],auto[1],auto[1]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[0],auto[1],auto[1]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[0],auto[1],auto[1]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[0],auto[1],auto[1]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[0],auto[1],auto[1]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[1],auto[1],auto[1]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[1],auto[1],auto[1]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[1],auto[1],auto[1]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[1],auto[1],auto[1]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[1],auto[1],auto[1]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[2],auto[1],auto[1]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[2],auto[1],auto[1]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[2],auto[1],auto[1]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[2],auto[1],auto[1]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[2],auto[1],auto[1]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[3],auto[1],auto[1]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[3],auto[1],auto[1]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[3],auto[1],auto[1]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[3],auto[1],auto[1]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[3],auto[1],auto[1]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[4],auto[1],auto[1]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[4],auto[1],auto[1]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[4],auto[1],auto[1]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[4],auto[1],auto[1]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[4],auto[1],auto[1]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[5],auto[1],auto[1]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[5],auto[1],auto[1]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[5],auto[1],auto[1]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[5],auto[1],auto[1]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[5],auto[1],auto[1]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[6],auto[1],auto[1]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[6],auto[1],auto[1]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[6],auto[1],auto[1]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[6],auto[1],auto[1]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[6],auto[1],auto[1]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[7],auto[1],auto[1]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[7],auto[1],auto[1]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[7],auto[1],auto[1]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[7],auto[1],auto[1]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[7],auto[1],auto[1]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[0],auto[2],auto[1]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[0],auto[2],auto[1]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[0],auto[2],auto[1]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[0],auto[2],auto[1]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[0],auto[2],auto[1]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[1],auto[2],auto[1]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[1],auto[2],auto[1]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[1],auto[2],auto[1]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[1],auto[2],auto[1]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[1],auto[2],auto[1]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[2],auto[2],auto[1]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[2],auto[2],auto[1]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[2],auto[2],auto[1]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[2],auto[2],auto[1]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[2],auto[2],auto[1]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[3],auto[2],auto[1]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[3],auto[2],auto[1]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[3],auto[2],auto[1]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[3],auto[2],auto[1]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[3],auto[2],auto[1]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[4],auto[2],auto[1]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[4],auto[2],auto[1]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[4],auto[2],auto[1]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[4],auto[2],auto[1]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[4],auto[2],auto[1]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[5],auto[2],auto[1]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[5],auto[2],auto[1]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[5],auto[2],auto[1]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[5],auto[2],auto[1]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[5],auto[2],auto[1]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[6],auto[2],auto[1]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[6],auto[2],auto[1]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[6],auto[2],auto[1]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[6],auto[2],auto[1]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[6],auto[2],auto[1]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[7],auto[2],auto[1]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[7],auto[2],auto[1]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[7],auto[2],auto[1]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[7],auto[2],auto[1]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[7],auto[2],auto[1]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[0],auto[3],auto[1]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[0],auto[3],auto[1]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[0],auto[3],auto[1]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[0],auto[3],auto[1]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[0],auto[3],auto[1]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[1],auto[3],auto[1]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[1],auto[3],auto[1]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[1],auto[3],auto[1]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[1],auto[3],auto[1]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[1],auto[3],auto[1]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[2],auto[3],auto[1]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[2],auto[3],auto[1]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[2],auto[3],auto[1]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[2],auto[3],auto[1]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[3],auto[3],auto[1]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[3],auto[3],auto[1]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[3],auto[3],auto[1]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[3],auto[3],auto[1]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[3],auto[3],auto[1]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[4],auto[3],auto[1]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[4],auto[3],auto[1]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[4],auto[3],auto[1]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[4],auto[3],auto[1]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[5],auto[3],auto[1]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[5],auto[3],auto[1]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[5],auto[3],auto[1]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[5],auto[3],auto[1]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[5],auto[3],auto[1]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[6],auto[3],auto[1]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[6],auto[3],auto[1]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[6],auto[3],auto[1]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[6],auto[3],auto[1]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[6],auto[3],auto[1]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[7],auto[3],auto[1]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[7],auto[3],auto[1]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[7],auto[3],auto[1]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[7],auto[3],auto[1]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[7],auto[3],auto[1]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[0],auto[4],auto[1]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[0],auto[4],auto[1]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[0],auto[4],auto[1]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[0],auto[4],auto[1]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[0],auto[4],auto[1]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[1],auto[4],auto[1]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[1],auto[4],auto[1]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[1],auto[4],auto[1]> 
                                                            0          1    ZERO                 
        bin <opcodes[iXOR],auto[1],auto[4],auto[1]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[2],auto[4],auto[1]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[2],auto[4],auto[1]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[2],auto[4],auto[1]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[2],auto[4],auto[1]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[2],auto[4],auto[1]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[3],auto[4],auto[1]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[3],auto[4],auto[1]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[3],auto[4],auto[1]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[3],auto[4],auto[1]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[3],auto[4],auto[1]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[4],auto[4],auto[1]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[4],auto[4],auto[1]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[4],auto[4],auto[1]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[4],auto[4],auto[1]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[4],auto[4],auto[1]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[5],auto[4],auto[1]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[5],auto[4],auto[1]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[5],auto[4],auto[1]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[5],auto[4],auto[1]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[5],auto[4],auto[1]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[6],auto[4],auto[1]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[6],auto[4],auto[1]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[6],auto[4],auto[1]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[6],auto[4],auto[1]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[6],auto[4],auto[1]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[7],auto[4],auto[1]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[7],auto[4],auto[1]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[7],auto[4],auto[1]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[7],auto[4],auto[1]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[7],auto[4],auto[1]> 
                                                            0          1    ZERO                 
        bin <opcodes[iSUB],auto[0],auto[5],auto[1]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[0],auto[5],auto[1]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[0],auto[5],auto[1]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[0],auto[5],auto[1]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[1],auto[5],auto[1]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[1],auto[5],auto[1]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[1],auto[5],auto[1]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[1],auto[5],auto[1]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[1],auto[5],auto[1]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[2],auto[5],auto[1]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[2],auto[5],auto[1]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[2],auto[5],auto[1]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[2],auto[5],auto[1]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[2],auto[5],auto[1]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[3],auto[5],auto[1]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[3],auto[5],auto[1]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[3],auto[5],auto[1]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[3],auto[5],auto[1]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[3],auto[5],auto[1]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[4],auto[5],auto[1]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[4],auto[5],auto[1]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[4],auto[5],auto[1]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[4],auto[5],auto[1]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[4],auto[5],auto[1]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[5],auto[5],auto[1]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[5],auto[5],auto[1]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[5],auto[5],auto[1]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[5],auto[5],auto[1]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[5],auto[5],auto[1]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[6],auto[5],auto[1]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[6],auto[5],auto[1]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[6],auto[5],auto[1]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[6],auto[5],auto[1]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[6],auto[5],auto[1]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[7],auto[5],auto[1]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[7],auto[5],auto[1]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[7],auto[5],auto[1]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[7],auto[5],auto[1]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[7],auto[5],auto[1]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[0],auto[6],auto[1]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[0],auto[6],auto[1]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[0],auto[6],auto[1]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[0],auto[6],auto[1]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[0],auto[6],auto[1]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[1],auto[6],auto[1]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[1],auto[6],auto[1]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[1],auto[6],auto[1]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[1],auto[6],auto[1]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[1],auto[6],auto[1]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[2],auto[6],auto[1]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[2],auto[6],auto[1]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[2],auto[6],auto[1]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[2],auto[6],auto[1]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[2],auto[6],auto[1]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[3],auto[6],auto[1]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[3],auto[6],auto[1]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[3],auto[6],auto[1]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[3],auto[6],auto[1]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[3],auto[6],auto[1]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[4],auto[6],auto[1]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[4],auto[6],auto[1]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[4],auto[6],auto[1]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[4],auto[6],auto[1]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[4],auto[6],auto[1]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[5],auto[6],auto[1]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[5],auto[6],auto[1]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[5],auto[6],auto[1]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[5],auto[6],auto[1]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[5],auto[6],auto[1]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[6],auto[6],auto[1]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[6],auto[6],auto[1]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[6],auto[6],auto[1]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[6],auto[6],auto[1]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[6],auto[6],auto[1]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[7],auto[6],auto[1]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[7],auto[6],auto[1]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[7],auto[6],auto[1]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[7],auto[6],auto[1]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[7],auto[6],auto[1]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[0],auto[7],auto[1]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[0],auto[7],auto[1]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[0],auto[7],auto[1]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[0],auto[7],auto[1]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[0],auto[7],auto[1]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[1],auto[7],auto[1]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[1],auto[7],auto[1]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[1],auto[7],auto[1]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[1],auto[7],auto[1]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[1],auto[7],auto[1]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[2],auto[7],auto[1]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[2],auto[7],auto[1]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[2],auto[7],auto[1]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[2],auto[7],auto[1]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[2],auto[7],auto[1]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[3],auto[7],auto[1]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[3],auto[7],auto[1]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[3],auto[7],auto[1]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[3],auto[7],auto[1]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[3],auto[7],auto[1]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[4],auto[7],auto[1]>          0          1    ZERO                 
        bin <opcodes[iAND],auto[4],auto[7],auto[1]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[4],auto[7],auto[1]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[4],auto[7],auto[1]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[5],auto[7],auto[1]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[5],auto[7],auto[1]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[5],auto[7],auto[1]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[5],auto[7],auto[1]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[5],auto[7],auto[1]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[6],auto[7],auto[1]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[6],auto[7],auto[1]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[6],auto[7],auto[1]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[6],auto[7],auto[1]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[6],auto[7],auto[1]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[7],auto[7],auto[1]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[7],auto[7],auto[1]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[7],auto[7],auto[1]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[7],auto[7],auto[1]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[7],auto[7],auto[1]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[0],auto[0],auto[2]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[0],auto[0],auto[2]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[0],auto[0],auto[2]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[0],auto[0],auto[2]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[0],auto[0],auto[2]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[1],auto[0],auto[2]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[1],auto[0],auto[2]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[1],auto[0],auto[2]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[1],auto[0],auto[2]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[1],auto[0],auto[2]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[2],auto[0],auto[2]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[2],auto[0],auto[2]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[2],auto[0],auto[2]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[2],auto[0],auto[2]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[2],auto[0],auto[2]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[3],auto[0],auto[2]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[3],auto[0],auto[2]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[3],auto[0],auto[2]> 
                                                            0          1    ZERO                 
        bin <opcodes[iXOR],auto[3],auto[0],auto[2]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[4],auto[0],auto[2]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[4],auto[0],auto[2]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[4],auto[0],auto[2]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[4],auto[0],auto[2]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[4],auto[0],auto[2]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[5],auto[0],auto[2]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[5],auto[0],auto[2]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[5],auto[0],auto[2]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[5],auto[0],auto[2]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[5],auto[0],auto[2]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[6],auto[0],auto[2]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[6],auto[0],auto[2]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[6],auto[0],auto[2]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[6],auto[0],auto[2]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[6],auto[0],auto[2]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[7],auto[0],auto[2]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[7],auto[0],auto[2]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[7],auto[0],auto[2]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[7],auto[0],auto[2]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[7],auto[0],auto[2]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[0],auto[1],auto[2]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[0],auto[1],auto[2]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[0],auto[1],auto[2]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[0],auto[1],auto[2]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[0],auto[1],auto[2]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[1],auto[1],auto[2]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[1],auto[1],auto[2]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[1],auto[1],auto[2]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[1],auto[1],auto[2]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[1],auto[1],auto[2]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[2],auto[1],auto[2]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[2],auto[1],auto[2]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[2],auto[1],auto[2]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[2],auto[1],auto[2]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[2],auto[1],auto[2]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[3],auto[1],auto[2]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[3],auto[1],auto[2]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[3],auto[1],auto[2]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[3],auto[1],auto[2]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[3],auto[1],auto[2]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[4],auto[1],auto[2]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[4],auto[1],auto[2]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[4],auto[1],auto[2]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[4],auto[1],auto[2]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[4],auto[1],auto[2]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[5],auto[1],auto[2]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[5],auto[1],auto[2]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[5],auto[1],auto[2]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[5],auto[1],auto[2]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[5],auto[1],auto[2]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[6],auto[1],auto[2]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[6],auto[1],auto[2]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[6],auto[1],auto[2]> 
                                                            0          1    ZERO                 
        bin <opcodes[iXOR],auto[6],auto[1],auto[2]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[7],auto[1],auto[2]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[7],auto[1],auto[2]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[7],auto[1],auto[2]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[7],auto[1],auto[2]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[7],auto[1],auto[2]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[0],auto[2],auto[2]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[0],auto[2],auto[2]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[0],auto[2],auto[2]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[0],auto[2],auto[2]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[0],auto[2],auto[2]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[1],auto[2],auto[2]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[1],auto[2],auto[2]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[1],auto[2],auto[2]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[1],auto[2],auto[2]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[1],auto[2],auto[2]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[2],auto[2],auto[2]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[2],auto[2],auto[2]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[2],auto[2],auto[2]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[2],auto[2],auto[2]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[2],auto[2],auto[2]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[3],auto[2],auto[2]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[3],auto[2],auto[2]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[3],auto[2],auto[2]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[3],auto[2],auto[2]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[3],auto[2],auto[2]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[4],auto[2],auto[2]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[4],auto[2],auto[2]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[4],auto[2],auto[2]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[4],auto[2],auto[2]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[4],auto[2],auto[2]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[5],auto[2],auto[2]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[5],auto[2],auto[2]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[5],auto[2],auto[2]> 
                                                            0          1    ZERO                 
        bin <opcodes[iXOR],auto[5],auto[2],auto[2]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[6],auto[2],auto[2]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[6],auto[2],auto[2]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[6],auto[2],auto[2]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[6],auto[2],auto[2]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[6],auto[2],auto[2]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[7],auto[2],auto[2]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[7],auto[2],auto[2]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[7],auto[2],auto[2]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[7],auto[2],auto[2]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[7],auto[2],auto[2]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[0],auto[3],auto[2]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[0],auto[3],auto[2]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[0],auto[3],auto[2]>          0          1    ZERO                 
        bin <opcodes[ADD],auto[1],auto[3],auto[2]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[1],auto[3],auto[2]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[1],auto[3],auto[2]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[1],auto[3],auto[2]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[1],auto[3],auto[2]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[2],auto[3],auto[2]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[2],auto[3],auto[2]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[2],auto[3],auto[2]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[2],auto[3],auto[2]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[3],auto[3],auto[2]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[3],auto[3],auto[2]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[3],auto[3],auto[2]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[3],auto[3],auto[2]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[3],auto[3],auto[2]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[4],auto[3],auto[2]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[4],auto[3],auto[2]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[4],auto[3],auto[2]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[4],auto[3],auto[2]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[4],auto[3],auto[2]> 
                                                            0          1    ZERO                 
        bin <opcodes[iSUB],auto[5],auto[3],auto[2]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[5],auto[3],auto[2]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[5],auto[3],auto[2]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[5],auto[3],auto[2]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[6],auto[3],auto[2]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[6],auto[3],auto[2]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[6],auto[3],auto[2]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[6],auto[3],auto[2]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[6],auto[3],auto[2]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[7],auto[3],auto[2]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[7],auto[3],auto[2]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[7],auto[3],auto[2]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[7],auto[3],auto[2]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[7],auto[3],auto[2]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[0],auto[4],auto[2]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[0],auto[4],auto[2]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[0],auto[4],auto[2]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[0],auto[4],auto[2]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[0],auto[4],auto[2]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[1],auto[4],auto[2]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[1],auto[4],auto[2]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[1],auto[4],auto[2]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[1],auto[4],auto[2]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[1],auto[4],auto[2]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[2],auto[4],auto[2]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[2],auto[4],auto[2]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[2],auto[4],auto[2]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[2],auto[4],auto[2]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[2],auto[4],auto[2]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[3],auto[4],auto[2]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[3],auto[4],auto[2]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[3],auto[4],auto[2]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[3],auto[4],auto[2]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[3],auto[4],auto[2]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[4],auto[4],auto[2]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[4],auto[4],auto[2]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[4],auto[4],auto[2]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[4],auto[4],auto[2]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[4],auto[4],auto[2]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[5],auto[4],auto[2]>          0          1    ZERO                 
        bin <opcodes[iAND],auto[5],auto[4],auto[2]> 
                                                            0          1    ZERO                 
        bin <opcodes[iXOR],auto[5],auto[4],auto[2]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[6],auto[4],auto[2]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[6],auto[4],auto[2]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[6],auto[4],auto[2]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[6],auto[4],auto[2]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[6],auto[4],auto[2]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[7],auto[4],auto[2]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[7],auto[4],auto[2]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[7],auto[4],auto[2]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[7],auto[4],auto[2]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[7],auto[4],auto[2]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[0],auto[5],auto[2]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[0],auto[5],auto[2]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[0],auto[5],auto[2]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[0],auto[5],auto[2]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[0],auto[5],auto[2]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[1],auto[5],auto[2]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[1],auto[5],auto[2]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[1],auto[5],auto[2]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[1],auto[5],auto[2]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[1],auto[5],auto[2]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[2],auto[5],auto[2]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[2],auto[5],auto[2]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[2],auto[5],auto[2]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[2],auto[5],auto[2]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[2],auto[5],auto[2]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[3],auto[5],auto[2]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[3],auto[5],auto[2]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[3],auto[5],auto[2]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[3],auto[5],auto[2]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[3],auto[5],auto[2]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[4],auto[5],auto[2]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[4],auto[5],auto[2]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[4],auto[5],auto[2]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[4],auto[5],auto[2]>          0          1    ZERO                 
        bin <opcodes[ADD],auto[5],auto[5],auto[2]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[5],auto[5],auto[2]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[5],auto[5],auto[2]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[5],auto[5],auto[2]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[5],auto[5],auto[2]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[6],auto[5],auto[2]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[6],auto[5],auto[2]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[6],auto[5],auto[2]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[6],auto[5],auto[2]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[6],auto[5],auto[2]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[7],auto[5],auto[2]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[7],auto[5],auto[2]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[7],auto[5],auto[2]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[7],auto[5],auto[2]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[7],auto[5],auto[2]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[0],auto[6],auto[2]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[0],auto[6],auto[2]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[0],auto[6],auto[2]> 
                                                            0          1    ZERO                 
        bin <opcodes[iXOR],auto[0],auto[6],auto[2]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[1],auto[6],auto[2]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[1],auto[6],auto[2]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[1],auto[6],auto[2]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[1],auto[6],auto[2]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[1],auto[6],auto[2]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[2],auto[6],auto[2]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[2],auto[6],auto[2]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[2],auto[6],auto[2]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[2],auto[6],auto[2]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[2],auto[6],auto[2]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[3],auto[6],auto[2]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[3],auto[6],auto[2]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[3],auto[6],auto[2]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[3],auto[6],auto[2]>          0          1    ZERO                 
        bin <opcodes[ADD],auto[4],auto[6],auto[2]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[4],auto[6],auto[2]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[4],auto[6],auto[2]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[4],auto[6],auto[2]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[4],auto[6],auto[2]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[5],auto[6],auto[2]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[5],auto[6],auto[2]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[5],auto[6],auto[2]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[5],auto[6],auto[2]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[5],auto[6],auto[2]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[6],auto[6],auto[2]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[6],auto[6],auto[2]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[6],auto[6],auto[2]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[6],auto[6],auto[2]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[6],auto[6],auto[2]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[7],auto[6],auto[2]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[7],auto[6],auto[2]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[7],auto[6],auto[2]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[7],auto[6],auto[2]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[7],auto[6],auto[2]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[0],auto[7],auto[2]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[0],auto[7],auto[2]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[0],auto[7],auto[2]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[0],auto[7],auto[2]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[0],auto[7],auto[2]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[1],auto[7],auto[2]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[1],auto[7],auto[2]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[1],auto[7],auto[2]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[1],auto[7],auto[2]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[1],auto[7],auto[2]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[2],auto[7],auto[2]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[2],auto[7],auto[2]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[2],auto[7],auto[2]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[2],auto[7],auto[2]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[2],auto[7],auto[2]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[3],auto[7],auto[2]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[3],auto[7],auto[2]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[3],auto[7],auto[2]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[3],auto[7],auto[2]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[3],auto[7],auto[2]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[4],auto[7],auto[2]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[4],auto[7],auto[2]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[4],auto[7],auto[2]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[4],auto[7],auto[2]>          0          1    ZERO                 
        bin <opcodes[ADD],auto[5],auto[7],auto[2]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[5],auto[7],auto[2]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[5],auto[7],auto[2]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[5],auto[7],auto[2]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[5],auto[7],auto[2]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[6],auto[7],auto[2]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[6],auto[7],auto[2]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[6],auto[7],auto[2]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[6],auto[7],auto[2]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[6],auto[7],auto[2]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[7],auto[7],auto[2]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[7],auto[7],auto[2]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[7],auto[7],auto[2]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[7],auto[7],auto[2]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[7],auto[7],auto[2]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[0],auto[0],auto[3]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[0],auto[0],auto[3]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[0],auto[0],auto[3]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[0],auto[0],auto[3]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[0],auto[0],auto[3]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[1],auto[0],auto[3]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[1],auto[0],auto[3]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[1],auto[0],auto[3]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[1],auto[0],auto[3]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[1],auto[0],auto[3]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[2],auto[0],auto[3]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[2],auto[0],auto[3]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[2],auto[0],auto[3]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[2],auto[0],auto[3]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[2],auto[0],auto[3]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[3],auto[0],auto[3]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[3],auto[0],auto[3]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[3],auto[0],auto[3]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[3],auto[0],auto[3]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[3],auto[0],auto[3]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[4],auto[0],auto[3]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[4],auto[0],auto[3]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[4],auto[0],auto[3]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[4],auto[0],auto[3]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[4],auto[0],auto[3]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[5],auto[0],auto[3]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[5],auto[0],auto[3]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[5],auto[0],auto[3]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[5],auto[0],auto[3]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[5],auto[0],auto[3]> 
                                                            0          1    ZERO                 
        bin <opcodes[iSUB],auto[6],auto[0],auto[3]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[6],auto[0],auto[3]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[6],auto[0],auto[3]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[6],auto[0],auto[3]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[7],auto[0],auto[3]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[7],auto[0],auto[3]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[7],auto[0],auto[3]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[7],auto[0],auto[3]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[7],auto[0],auto[3]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[0],auto[1],auto[3]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[0],auto[1],auto[3]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[0],auto[1],auto[3]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[0],auto[1],auto[3]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[0],auto[1],auto[3]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[1],auto[1],auto[3]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[1],auto[1],auto[3]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[1],auto[1],auto[3]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[1],auto[1],auto[3]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[1],auto[1],auto[3]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[2],auto[1],auto[3]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[2],auto[1],auto[3]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[2],auto[1],auto[3]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[2],auto[1],auto[3]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[2],auto[1],auto[3]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[3],auto[1],auto[3]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[3],auto[1],auto[3]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[3],auto[1],auto[3]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[3],auto[1],auto[3]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[3],auto[1],auto[3]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[4],auto[1],auto[3]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[4],auto[1],auto[3]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[4],auto[1],auto[3]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[4],auto[1],auto[3]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[4],auto[1],auto[3]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[5],auto[1],auto[3]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[5],auto[1],auto[3]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[5],auto[1],auto[3]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[5],auto[1],auto[3]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[5],auto[1],auto[3]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[6],auto[1],auto[3]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[6],auto[1],auto[3]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[6],auto[1],auto[3]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[6],auto[1],auto[3]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[6],auto[1],auto[3]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[7],auto[1],auto[3]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[7],auto[1],auto[3]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[7],auto[1],auto[3]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[7],auto[1],auto[3]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[7],auto[1],auto[3]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[0],auto[2],auto[3]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[0],auto[2],auto[3]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[0],auto[2],auto[3]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[0],auto[2],auto[3]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[0],auto[2],auto[3]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[1],auto[2],auto[3]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[1],auto[2],auto[3]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[1],auto[2],auto[3]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[1],auto[2],auto[3]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[1],auto[2],auto[3]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[2],auto[2],auto[3]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[2],auto[2],auto[3]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[2],auto[2],auto[3]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[2],auto[2],auto[3]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[3],auto[2],auto[3]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[3],auto[2],auto[3]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[3],auto[2],auto[3]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[3],auto[2],auto[3]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[3],auto[2],auto[3]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[4],auto[2],auto[3]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[4],auto[2],auto[3]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[4],auto[2],auto[3]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[4],auto[2],auto[3]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[4],auto[2],auto[3]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[5],auto[2],auto[3]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[5],auto[2],auto[3]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[5],auto[2],auto[3]> 
                                                            0          1    ZERO                 
        bin <opcodes[iXOR],auto[5],auto[2],auto[3]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[6],auto[2],auto[3]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[6],auto[2],auto[3]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[6],auto[2],auto[3]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[6],auto[2],auto[3]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[6],auto[2],auto[3]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[7],auto[2],auto[3]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[7],auto[2],auto[3]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[7],auto[2],auto[3]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[7],auto[2],auto[3]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[7],auto[2],auto[3]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[0],auto[3],auto[3]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[0],auto[3],auto[3]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[0],auto[3],auto[3]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[0],auto[3],auto[3]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[0],auto[3],auto[3]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[1],auto[3],auto[3]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[1],auto[3],auto[3]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[1],auto[3],auto[3]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[1],auto[3],auto[3]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[1],auto[3],auto[3]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[2],auto[3],auto[3]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[2],auto[3],auto[3]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[2],auto[3],auto[3]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[2],auto[3],auto[3]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[2],auto[3],auto[3]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[3],auto[3],auto[3]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[3],auto[3],auto[3]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[3],auto[3],auto[3]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[3],auto[3],auto[3]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[3],auto[3],auto[3]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[4],auto[3],auto[3]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[4],auto[3],auto[3]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[4],auto[3],auto[3]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[4],auto[3],auto[3]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[4],auto[3],auto[3]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[5],auto[3],auto[3]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[5],auto[3],auto[3]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[5],auto[3],auto[3]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[5],auto[3],auto[3]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[5],auto[3],auto[3]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[6],auto[3],auto[3]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[6],auto[3],auto[3]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[6],auto[3],auto[3]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[6],auto[3],auto[3]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[6],auto[3],auto[3]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[7],auto[3],auto[3]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[7],auto[3],auto[3]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[7],auto[3],auto[3]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[7],auto[3],auto[3]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[7],auto[3],auto[3]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[0],auto[4],auto[3]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[0],auto[4],auto[3]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[0],auto[4],auto[3]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[0],auto[4],auto[3]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[0],auto[4],auto[3]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[1],auto[4],auto[3]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[1],auto[4],auto[3]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[1],auto[4],auto[3]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[1],auto[4],auto[3]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[1],auto[4],auto[3]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[2],auto[4],auto[3]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[2],auto[4],auto[3]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[2],auto[4],auto[3]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[2],auto[4],auto[3]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[2],auto[4],auto[3]> 
                                                            0          1    ZERO                 
        bin <opcodes[iSUB],auto[3],auto[4],auto[3]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[3],auto[4],auto[3]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[3],auto[4],auto[3]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[3],auto[4],auto[3]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[4],auto[4],auto[3]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[4],auto[4],auto[3]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[4],auto[4],auto[3]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[4],auto[4],auto[3]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[4],auto[4],auto[3]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[5],auto[4],auto[3]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[5],auto[4],auto[3]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[5],auto[4],auto[3]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[5],auto[4],auto[3]>          0          1    ZERO                 
        bin <opcodes[ADD],auto[6],auto[4],auto[3]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[6],auto[4],auto[3]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[6],auto[4],auto[3]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[6],auto[4],auto[3]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[6],auto[4],auto[3]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[7],auto[4],auto[3]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[7],auto[4],auto[3]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[7],auto[4],auto[3]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[7],auto[4],auto[3]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[7],auto[4],auto[3]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[0],auto[5],auto[3]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[0],auto[5],auto[3]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[0],auto[5],auto[3]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[0],auto[5],auto[3]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[0],auto[5],auto[3]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[1],auto[5],auto[3]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[1],auto[5],auto[3]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[1],auto[5],auto[3]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[1],auto[5],auto[3]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[1],auto[5],auto[3]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[2],auto[5],auto[3]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[2],auto[5],auto[3]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[2],auto[5],auto[3]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[2],auto[5],auto[3]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[2],auto[5],auto[3]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[3],auto[5],auto[3]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[3],auto[5],auto[3]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[3],auto[5],auto[3]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[3],auto[5],auto[3]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[3],auto[5],auto[3]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[4],auto[5],auto[3]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[4],auto[5],auto[3]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[4],auto[5],auto[3]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[4],auto[5],auto[3]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[4],auto[5],auto[3]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[5],auto[5],auto[3]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[5],auto[5],auto[3]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[5],auto[5],auto[3]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[5],auto[5],auto[3]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[5],auto[5],auto[3]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[6],auto[5],auto[3]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[6],auto[5],auto[3]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[6],auto[5],auto[3]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[6],auto[5],auto[3]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[6],auto[5],auto[3]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[7],auto[5],auto[3]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[7],auto[5],auto[3]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[7],auto[5],auto[3]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[7],auto[5],auto[3]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[7],auto[5],auto[3]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[0],auto[6],auto[3]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[0],auto[6],auto[3]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[0],auto[6],auto[3]> 
                                                            0          1    ZERO                 
        bin <opcodes[iXOR],auto[0],auto[6],auto[3]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[1],auto[6],auto[3]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[1],auto[6],auto[3]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[1],auto[6],auto[3]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[1],auto[6],auto[3]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[1],auto[6],auto[3]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[2],auto[6],auto[3]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[2],auto[6],auto[3]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[2],auto[6],auto[3]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[2],auto[6],auto[3]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[2],auto[6],auto[3]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[3],auto[6],auto[3]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[3],auto[6],auto[3]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[3],auto[6],auto[3]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[3],auto[6],auto[3]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[3],auto[6],auto[3]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[4],auto[6],auto[3]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[4],auto[6],auto[3]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[4],auto[6],auto[3]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[4],auto[6],auto[3]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[4],auto[6],auto[3]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[5],auto[6],auto[3]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[5],auto[6],auto[3]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[5],auto[6],auto[3]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[5],auto[6],auto[3]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[5],auto[6],auto[3]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[6],auto[6],auto[3]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[6],auto[6],auto[3]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[6],auto[6],auto[3]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[6],auto[6],auto[3]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[6],auto[6],auto[3]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[7],auto[6],auto[3]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[7],auto[6],auto[3]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[7],auto[6],auto[3]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[7],auto[6],auto[3]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[7],auto[6],auto[3]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[0],auto[7],auto[3]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[0],auto[7],auto[3]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[0],auto[7],auto[3]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[0],auto[7],auto[3]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[0],auto[7],auto[3]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[1],auto[7],auto[3]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[1],auto[7],auto[3]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[1],auto[7],auto[3]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[1],auto[7],auto[3]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[1],auto[7],auto[3]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[2],auto[7],auto[3]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[2],auto[7],auto[3]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[2],auto[7],auto[3]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[2],auto[7],auto[3]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[2],auto[7],auto[3]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[3],auto[7],auto[3]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[3],auto[7],auto[3]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[3],auto[7],auto[3]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[3],auto[7],auto[3]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[3],auto[7],auto[3]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[4],auto[7],auto[3]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[4],auto[7],auto[3]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[4],auto[7],auto[3]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[4],auto[7],auto[3]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[4],auto[7],auto[3]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[5],auto[7],auto[3]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[5],auto[7],auto[3]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[5],auto[7],auto[3]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[5],auto[7],auto[3]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[5],auto[7],auto[3]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[6],auto[7],auto[3]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[6],auto[7],auto[3]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[6],auto[7],auto[3]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[6],auto[7],auto[3]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[7],auto[7],auto[3]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[7],auto[7],auto[3]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[7],auto[7],auto[3]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[7],auto[7],auto[3]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[7],auto[7],auto[3]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[0],auto[0],auto[4]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[0],auto[0],auto[4]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[0],auto[0],auto[4]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[0],auto[0],auto[4]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[0],auto[0],auto[4]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[1],auto[0],auto[4]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[1],auto[0],auto[4]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[1],auto[0],auto[4]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[1],auto[0],auto[4]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[1],auto[0],auto[4]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[2],auto[0],auto[4]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[2],auto[0],auto[4]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[2],auto[0],auto[4]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[2],auto[0],auto[4]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[2],auto[0],auto[4]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[3],auto[0],auto[4]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[3],auto[0],auto[4]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[3],auto[0],auto[4]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[3],auto[0],auto[4]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[3],auto[0],auto[4]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[4],auto[0],auto[4]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[4],auto[0],auto[4]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[4],auto[0],auto[4]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[4],auto[0],auto[4]>          0          1    ZERO                 
        bin <opcodes[ADD],auto[5],auto[0],auto[4]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[5],auto[0],auto[4]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[5],auto[0],auto[4]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[5],auto[0],auto[4]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[5],auto[0],auto[4]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[6],auto[0],auto[4]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[6],auto[0],auto[4]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[6],auto[0],auto[4]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[6],auto[0],auto[4]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[7],auto[0],auto[4]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[7],auto[0],auto[4]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[7],auto[0],auto[4]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[7],auto[0],auto[4]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[7],auto[0],auto[4]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[0],auto[1],auto[4]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[0],auto[1],auto[4]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[0],auto[1],auto[4]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[0],auto[1],auto[4]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[0],auto[1],auto[4]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[1],auto[1],auto[4]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[1],auto[1],auto[4]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[1],auto[1],auto[4]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[1],auto[1],auto[4]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[1],auto[1],auto[4]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[2],auto[1],auto[4]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[2],auto[1],auto[4]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[2],auto[1],auto[4]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[2],auto[1],auto[4]>          0          1    ZERO                 
        bin <opcodes[ADD],auto[3],auto[1],auto[4]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[3],auto[1],auto[4]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[3],auto[1],auto[4]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[3],auto[1],auto[4]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[3],auto[1],auto[4]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[4],auto[1],auto[4]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[4],auto[1],auto[4]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[4],auto[1],auto[4]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[4],auto[1],auto[4]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[4],auto[1],auto[4]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[5],auto[1],auto[4]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[5],auto[1],auto[4]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[5],auto[1],auto[4]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[5],auto[1],auto[4]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[5],auto[1],auto[4]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[6],auto[1],auto[4]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[6],auto[1],auto[4]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[6],auto[1],auto[4]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[6],auto[1],auto[4]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[6],auto[1],auto[4]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[7],auto[1],auto[4]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[7],auto[1],auto[4]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[7],auto[1],auto[4]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[7],auto[1],auto[4]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[7],auto[1],auto[4]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[0],auto[2],auto[4]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[0],auto[2],auto[4]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[0],auto[2],auto[4]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[0],auto[2],auto[4]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[0],auto[2],auto[4]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[1],auto[2],auto[4]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[1],auto[2],auto[4]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[1],auto[2],auto[4]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[1],auto[2],auto[4]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[1],auto[2],auto[4]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[2],auto[2],auto[4]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[2],auto[2],auto[4]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[2],auto[2],auto[4]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[2],auto[2],auto[4]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[2],auto[2],auto[4]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[3],auto[2],auto[4]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[3],auto[2],auto[4]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[3],auto[2],auto[4]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[3],auto[2],auto[4]>          0          1    ZERO                 
        bin <opcodes[ADD],auto[4],auto[2],auto[4]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[4],auto[2],auto[4]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[4],auto[2],auto[4]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[4],auto[2],auto[4]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[4],auto[2],auto[4]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[5],auto[2],auto[4]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[5],auto[2],auto[4]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[5],auto[2],auto[4]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[5],auto[2],auto[4]>          0          1    ZERO                 
        bin <opcodes[ADD],auto[6],auto[2],auto[4]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[6],auto[2],auto[4]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[6],auto[2],auto[4]> 
                                                            0          1    ZERO                 
        bin <opcodes[iXOR],auto[6],auto[2],auto[4]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[7],auto[2],auto[4]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[7],auto[2],auto[4]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[7],auto[2],auto[4]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[7],auto[2],auto[4]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[7],auto[2],auto[4]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[0],auto[3],auto[4]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[0],auto[3],auto[4]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[0],auto[3],auto[4]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[0],auto[3],auto[4]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[0],auto[3],auto[4]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[1],auto[3],auto[4]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[1],auto[3],auto[4]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[1],auto[3],auto[4]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[1],auto[3],auto[4]>          0          1    ZERO                 
        bin <opcodes[ADD],auto[2],auto[3],auto[4]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[2],auto[3],auto[4]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[2],auto[3],auto[4]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[2],auto[3],auto[4]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[2],auto[3],auto[4]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[3],auto[3],auto[4]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[3],auto[3],auto[4]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[3],auto[3],auto[4]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[3],auto[3],auto[4]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[3],auto[3],auto[4]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[4],auto[3],auto[4]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[4],auto[3],auto[4]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[4],auto[3],auto[4]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[4],auto[3],auto[4]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[4],auto[3],auto[4]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[5],auto[3],auto[4]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[5],auto[3],auto[4]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[5],auto[3],auto[4]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[5],auto[3],auto[4]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[5],auto[3],auto[4]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[6],auto[3],auto[4]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[6],auto[3],auto[4]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[6],auto[3],auto[4]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[6],auto[3],auto[4]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[6],auto[3],auto[4]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[7],auto[3],auto[4]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[7],auto[3],auto[4]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[7],auto[3],auto[4]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[7],auto[3],auto[4]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[7],auto[3],auto[4]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[0],auto[4],auto[4]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[0],auto[4],auto[4]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[0],auto[4],auto[4]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[0],auto[4],auto[4]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[0],auto[4],auto[4]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[1],auto[4],auto[4]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[1],auto[4],auto[4]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[1],auto[4],auto[4]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[1],auto[4],auto[4]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[1],auto[4],auto[4]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[2],auto[4],auto[4]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[2],auto[4],auto[4]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[2],auto[4],auto[4]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[2],auto[4],auto[4]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[2],auto[4],auto[4]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[3],auto[4],auto[4]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[3],auto[4],auto[4]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[3],auto[4],auto[4]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[3],auto[4],auto[4]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[3],auto[4],auto[4]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[4],auto[4],auto[4]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[4],auto[4],auto[4]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[4],auto[4],auto[4]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[4],auto[4],auto[4]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[4],auto[4],auto[4]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[5],auto[4],auto[4]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[5],auto[4],auto[4]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[5],auto[4],auto[4]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[5],auto[4],auto[4]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[5],auto[4],auto[4]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[6],auto[4],auto[4]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[6],auto[4],auto[4]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[6],auto[4],auto[4]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[6],auto[4],auto[4]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[7],auto[4],auto[4]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[7],auto[4],auto[4]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[7],auto[4],auto[4]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[7],auto[4],auto[4]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[7],auto[4],auto[4]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[0],auto[5],auto[4]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[0],auto[5],auto[4]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[0],auto[5],auto[4]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[0],auto[5],auto[4]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[0],auto[5],auto[4]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[1],auto[5],auto[4]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[1],auto[5],auto[4]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[1],auto[5],auto[4]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[1],auto[5],auto[4]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[1],auto[5],auto[4]> 
                                                            0          1    ZERO                 
        bin <opcodes[iSUB],auto[2],auto[5],auto[4]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[2],auto[5],auto[4]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[2],auto[5],auto[4]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[2],auto[5],auto[4]> 
                                                            0          1    ZERO                 
        bin <opcodes[iSUB],auto[3],auto[5],auto[4]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[3],auto[5],auto[4]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[3],auto[5],auto[4]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[3],auto[5],auto[4]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[4],auto[5],auto[4]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[4],auto[5],auto[4]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[4],auto[5],auto[4]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[4],auto[5],auto[4]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[4],auto[5],auto[4]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[5],auto[5],auto[4]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[5],auto[5],auto[4]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[5],auto[5],auto[4]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[5],auto[5],auto[4]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[5],auto[5],auto[4]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[6],auto[5],auto[4]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[6],auto[5],auto[4]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[6],auto[5],auto[4]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[6],auto[5],auto[4]>          0          1    ZERO                 
        bin <opcodes[ADD],auto[7],auto[5],auto[4]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[7],auto[5],auto[4]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[7],auto[5],auto[4]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[7],auto[5],auto[4]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[7],auto[5],auto[4]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[0],auto[6],auto[4]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[0],auto[6],auto[4]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[0],auto[6],auto[4]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[0],auto[6],auto[4]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[1],auto[6],auto[4]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[1],auto[6],auto[4]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[1],auto[6],auto[4]> 
                                                            0          1    ZERO                 
        bin <opcodes[iXOR],auto[1],auto[6],auto[4]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[2],auto[6],auto[4]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[2],auto[6],auto[4]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[2],auto[6],auto[4]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[2],auto[6],auto[4]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[2],auto[6],auto[4]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[3],auto[6],auto[4]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[3],auto[6],auto[4]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[3],auto[6],auto[4]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[3],auto[6],auto[4]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[3],auto[6],auto[4]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[4],auto[6],auto[4]>          0          1    ZERO                 
        bin <opcodes[iAND],auto[4],auto[6],auto[4]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[4],auto[6],auto[4]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[4],auto[6],auto[4]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[5],auto[6],auto[4]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[5],auto[6],auto[4]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[5],auto[6],auto[4]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[5],auto[6],auto[4]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[5],auto[6],auto[4]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[6],auto[6],auto[4]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[6],auto[6],auto[4]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[6],auto[6],auto[4]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[6],auto[6],auto[4]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[6],auto[6],auto[4]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[7],auto[6],auto[4]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[7],auto[6],auto[4]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[7],auto[6],auto[4]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[7],auto[6],auto[4]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[7],auto[6],auto[4]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[0],auto[7],auto[4]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[0],auto[7],auto[4]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[0],auto[7],auto[4]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[0],auto[7],auto[4]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[0],auto[7],auto[4]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[1],auto[7],auto[4]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[1],auto[7],auto[4]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[1],auto[7],auto[4]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[1],auto[7],auto[4]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[1],auto[7],auto[4]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[2],auto[7],auto[4]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[2],auto[7],auto[4]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[2],auto[7],auto[4]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[2],auto[7],auto[4]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[3],auto[7],auto[4]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[3],auto[7],auto[4]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[3],auto[7],auto[4]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[3],auto[7],auto[4]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[3],auto[7],auto[4]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[4],auto[7],auto[4]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[4],auto[7],auto[4]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[4],auto[7],auto[4]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[4],auto[7],auto[4]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[5],auto[7],auto[4]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[5],auto[7],auto[4]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[5],auto[7],auto[4]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[5],auto[7],auto[4]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[5],auto[7],auto[4]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[6],auto[7],auto[4]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[6],auto[7],auto[4]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[6],auto[7],auto[4]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[6],auto[7],auto[4]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[6],auto[7],auto[4]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[7],auto[7],auto[4]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[7],auto[7],auto[4]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[7],auto[7],auto[4]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[7],auto[7],auto[4]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[7],auto[7],auto[4]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[0],auto[0],auto[5]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[0],auto[0],auto[5]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[0],auto[0],auto[5]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[0],auto[0],auto[5]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[0],auto[0],auto[5]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[1],auto[0],auto[5]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[1],auto[0],auto[5]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[1],auto[0],auto[5]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[1],auto[0],auto[5]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[1],auto[0],auto[5]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[2],auto[0],auto[5]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[2],auto[0],auto[5]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[2],auto[0],auto[5]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[2],auto[0],auto[5]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[2],auto[0],auto[5]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[3],auto[0],auto[5]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[3],auto[0],auto[5]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[3],auto[0],auto[5]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[3],auto[0],auto[5]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[3],auto[0],auto[5]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[4],auto[0],auto[5]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[4],auto[0],auto[5]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[4],auto[0],auto[5]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[4],auto[0],auto[5]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[4],auto[0],auto[5]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[5],auto[0],auto[5]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[5],auto[0],auto[5]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[5],auto[0],auto[5]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[5],auto[0],auto[5]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[5],auto[0],auto[5]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[6],auto[0],auto[5]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[6],auto[0],auto[5]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[6],auto[0],auto[5]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[6],auto[0],auto[5]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[6],auto[0],auto[5]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[7],auto[0],auto[5]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[7],auto[0],auto[5]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[7],auto[0],auto[5]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[7],auto[0],auto[5]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[7],auto[0],auto[5]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[0],auto[1],auto[5]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[0],auto[1],auto[5]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[0],auto[1],auto[5]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[1],auto[1],auto[5]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[1],auto[1],auto[5]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[1],auto[1],auto[5]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[1],auto[1],auto[5]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[1],auto[1],auto[5]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[2],auto[1],auto[5]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[2],auto[1],auto[5]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[2],auto[1],auto[5]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[2],auto[1],auto[5]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[2],auto[1],auto[5]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[3],auto[1],auto[5]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[3],auto[1],auto[5]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[3],auto[1],auto[5]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[3],auto[1],auto[5]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[3],auto[1],auto[5]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[4],auto[1],auto[5]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[4],auto[1],auto[5]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[4],auto[1],auto[5]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[4],auto[1],auto[5]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[4],auto[1],auto[5]> 
                                                            0          1    ZERO                 
        bin <opcodes[iSUB],auto[5],auto[1],auto[5]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[5],auto[1],auto[5]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[5],auto[1],auto[5]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[5],auto[1],auto[5]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[6],auto[1],auto[5]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[6],auto[1],auto[5]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[6],auto[1],auto[5]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[6],auto[1],auto[5]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[6],auto[1],auto[5]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[7],auto[1],auto[5]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[7],auto[1],auto[5]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[7],auto[1],auto[5]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[7],auto[1],auto[5]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[7],auto[1],auto[5]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[0],auto[2],auto[5]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[0],auto[2],auto[5]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[0],auto[2],auto[5]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[0],auto[2],auto[5]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[0],auto[2],auto[5]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[1],auto[2],auto[5]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[1],auto[2],auto[5]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[1],auto[2],auto[5]> 
                                                            0          1    ZERO                 
        bin <opcodes[iXOR],auto[1],auto[2],auto[5]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[2],auto[2],auto[5]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[2],auto[2],auto[5]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[2],auto[2],auto[5]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[2],auto[2],auto[5]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[2],auto[2],auto[5]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[3],auto[2],auto[5]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[3],auto[2],auto[5]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[3],auto[2],auto[5]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[3],auto[2],auto[5]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[3],auto[2],auto[5]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[4],auto[2],auto[5]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[4],auto[2],auto[5]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[4],auto[2],auto[5]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[4],auto[2],auto[5]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[4],auto[2],auto[5]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[5],auto[2],auto[5]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[5],auto[2],auto[5]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[5],auto[2],auto[5]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[5],auto[2],auto[5]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[6],auto[2],auto[5]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[6],auto[2],auto[5]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[6],auto[2],auto[5]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[6],auto[2],auto[5]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[6],auto[2],auto[5]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[7],auto[2],auto[5]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[7],auto[2],auto[5]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[7],auto[2],auto[5]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[7],auto[2],auto[5]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[7],auto[2],auto[5]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[0],auto[3],auto[5]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[0],auto[3],auto[5]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[0],auto[3],auto[5]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[0],auto[3],auto[5]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[0],auto[3],auto[5]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[1],auto[3],auto[5]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[1],auto[3],auto[5]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[1],auto[3],auto[5]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[1],auto[3],auto[5]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[1],auto[3],auto[5]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[2],auto[3],auto[5]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[2],auto[3],auto[5]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[2],auto[3],auto[5]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[2],auto[3],auto[5]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[3],auto[3],auto[5]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[3],auto[3],auto[5]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[3],auto[3],auto[5]> 
                                                            0          1    ZERO                 
        bin <opcodes[iXOR],auto[3],auto[3],auto[5]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[4],auto[3],auto[5]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[4],auto[3],auto[5]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[4],auto[3],auto[5]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[4],auto[3],auto[5]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[4],auto[3],auto[5]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[5],auto[3],auto[5]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[5],auto[3],auto[5]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[5],auto[3],auto[5]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[5],auto[3],auto[5]>          0          1    ZERO                 
        bin <opcodes[ADD],auto[6],auto[3],auto[5]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[6],auto[3],auto[5]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[6],auto[3],auto[5]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[6],auto[3],auto[5]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[6],auto[3],auto[5]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[7],auto[3],auto[5]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[7],auto[3],auto[5]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[7],auto[3],auto[5]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[7],auto[3],auto[5]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[7],auto[3],auto[5]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[0],auto[4],auto[5]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[0],auto[4],auto[5]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[0],auto[4],auto[5]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[0],auto[4],auto[5]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[0],auto[4],auto[5]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[1],auto[4],auto[5]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[1],auto[4],auto[5]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[1],auto[4],auto[5]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[1],auto[4],auto[5]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[1],auto[4],auto[5]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[2],auto[4],auto[5]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[2],auto[4],auto[5]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[2],auto[4],auto[5]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[2],auto[4],auto[5]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[2],auto[4],auto[5]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[3],auto[4],auto[5]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[3],auto[4],auto[5]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[3],auto[4],auto[5]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[3],auto[4],auto[5]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[3],auto[4],auto[5]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[4],auto[4],auto[5]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[4],auto[4],auto[5]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[4],auto[4],auto[5]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[4],auto[4],auto[5]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[4],auto[4],auto[5]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[5],auto[4],auto[5]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[5],auto[4],auto[5]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[5],auto[4],auto[5]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[5],auto[4],auto[5]>          0          1    ZERO                 
        bin <opcodes[ADD],auto[6],auto[4],auto[5]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[6],auto[4],auto[5]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[6],auto[4],auto[5]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[6],auto[4],auto[5]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[6],auto[4],auto[5]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[7],auto[4],auto[5]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[7],auto[4],auto[5]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[7],auto[4],auto[5]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[7],auto[4],auto[5]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[7],auto[4],auto[5]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[0],auto[5],auto[5]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[0],auto[5],auto[5]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[0],auto[5],auto[5]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[0],auto[5],auto[5]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[0],auto[5],auto[5]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[1],auto[5],auto[5]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[1],auto[5],auto[5]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[1],auto[5],auto[5]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[1],auto[5],auto[5]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[1],auto[5],auto[5]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[2],auto[5],auto[5]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[2],auto[5],auto[5]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[2],auto[5],auto[5]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[2],auto[5],auto[5]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[2],auto[5],auto[5]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[3],auto[5],auto[5]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[3],auto[5],auto[5]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[3],auto[5],auto[5]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[3],auto[5],auto[5]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[3],auto[5],auto[5]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[4],auto[5],auto[5]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[4],auto[5],auto[5]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[4],auto[5],auto[5]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[4],auto[5],auto[5]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[4],auto[5],auto[5]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[5],auto[5],auto[5]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[5],auto[5],auto[5]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[5],auto[5],auto[5]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[5],auto[5],auto[5]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[5],auto[5],auto[5]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[6],auto[5],auto[5]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[6],auto[5],auto[5]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[6],auto[5],auto[5]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[6],auto[5],auto[5]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[6],auto[5],auto[5]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[7],auto[5],auto[5]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[7],auto[5],auto[5]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[7],auto[5],auto[5]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[7],auto[5],auto[5]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[7],auto[5],auto[5]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[0],auto[6],auto[5]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[0],auto[6],auto[5]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[0],auto[6],auto[5]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[0],auto[6],auto[5]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[0],auto[6],auto[5]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[1],auto[6],auto[5]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[1],auto[6],auto[5]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[1],auto[6],auto[5]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[1],auto[6],auto[5]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[1],auto[6],auto[5]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[2],auto[6],auto[5]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[2],auto[6],auto[5]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[2],auto[6],auto[5]> 
                                                            0          1    ZERO                 
        bin <opcodes[iXOR],auto[2],auto[6],auto[5]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[3],auto[6],auto[5]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[3],auto[6],auto[5]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[3],auto[6],auto[5]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[3],auto[6],auto[5]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[3],auto[6],auto[5]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[4],auto[6],auto[5]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[4],auto[6],auto[5]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[4],auto[6],auto[5]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[4],auto[6],auto[5]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[4],auto[6],auto[5]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[5],auto[6],auto[5]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[5],auto[6],auto[5]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[5],auto[6],auto[5]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[5],auto[6],auto[5]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[5],auto[6],auto[5]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[6],auto[6],auto[5]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[6],auto[6],auto[5]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[6],auto[6],auto[5]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[6],auto[6],auto[5]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[6],auto[6],auto[5]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[7],auto[6],auto[5]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[7],auto[6],auto[5]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[7],auto[6],auto[5]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[7],auto[6],auto[5]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[7],auto[6],auto[5]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[0],auto[7],auto[5]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[0],auto[7],auto[5]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[0],auto[7],auto[5]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[0],auto[7],auto[5]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[0],auto[7],auto[5]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[1],auto[7],auto[5]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[1],auto[7],auto[5]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[1],auto[7],auto[5]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[1],auto[7],auto[5]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[1],auto[7],auto[5]> 
                                                            0          1    ZERO                 
        bin <opcodes[iSUB],auto[2],auto[7],auto[5]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[2],auto[7],auto[5]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[2],auto[7],auto[5]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[2],auto[7],auto[5]> 
                                                            0          1    ZERO                 
        bin <opcodes[iSUB],auto[3],auto[7],auto[5]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[3],auto[7],auto[5]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[3],auto[7],auto[5]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[3],auto[7],auto[5]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[4],auto[7],auto[5]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[4],auto[7],auto[5]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[4],auto[7],auto[5]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[4],auto[7],auto[5]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[4],auto[7],auto[5]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[5],auto[7],auto[5]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[5],auto[7],auto[5]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[5],auto[7],auto[5]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[5],auto[7],auto[5]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[5],auto[7],auto[5]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[6],auto[7],auto[5]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[6],auto[7],auto[5]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[6],auto[7],auto[5]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[6],auto[7],auto[5]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[6],auto[7],auto[5]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[7],auto[7],auto[5]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[7],auto[7],auto[5]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[7],auto[7],auto[5]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[7],auto[7],auto[5]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[7],auto[7],auto[5]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[0],auto[0],auto[6]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[0],auto[0],auto[6]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[0],auto[0],auto[6]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[0],auto[0],auto[6]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[0],auto[0],auto[6]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[1],auto[0],auto[6]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[1],auto[0],auto[6]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[1],auto[0],auto[6]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[1],auto[0],auto[6]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[1],auto[0],auto[6]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[2],auto[0],auto[6]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[2],auto[0],auto[6]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[2],auto[0],auto[6]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[2],auto[0],auto[6]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[2],auto[0],auto[6]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[3],auto[0],auto[6]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[3],auto[0],auto[6]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[3],auto[0],auto[6]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[3],auto[0],auto[6]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[4],auto[0],auto[6]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[4],auto[0],auto[6]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[4],auto[0],auto[6]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[4],auto[0],auto[6]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[4],auto[0],auto[6]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[5],auto[0],auto[6]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[5],auto[0],auto[6]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[5],auto[0],auto[6]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[5],auto[0],auto[6]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[5],auto[0],auto[6]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[6],auto[0],auto[6]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[6],auto[0],auto[6]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[6],auto[0],auto[6]> 
                                                            0          1    ZERO                 
        bin <opcodes[iXOR],auto[6],auto[0],auto[6]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[7],auto[0],auto[6]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[7],auto[0],auto[6]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[7],auto[0],auto[6]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[7],auto[0],auto[6]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[7],auto[0],auto[6]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[0],auto[1],auto[6]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[0],auto[1],auto[6]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[0],auto[1],auto[6]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[0],auto[1],auto[6]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[0],auto[1],auto[6]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[1],auto[1],auto[6]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[1],auto[1],auto[6]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[1],auto[1],auto[6]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[1],auto[1],auto[6]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[1],auto[1],auto[6]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[2],auto[1],auto[6]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[2],auto[1],auto[6]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[2],auto[1],auto[6]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[2],auto[1],auto[6]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[2],auto[1],auto[6]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[3],auto[1],auto[6]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[3],auto[1],auto[6]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[3],auto[1],auto[6]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[3],auto[1],auto[6]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[3],auto[1],auto[6]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[4],auto[1],auto[6]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[4],auto[1],auto[6]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[4],auto[1],auto[6]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[4],auto[1],auto[6]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[4],auto[1],auto[6]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[5],auto[1],auto[6]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[5],auto[1],auto[6]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[5],auto[1],auto[6]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[5],auto[1],auto[6]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[5],auto[1],auto[6]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[6],auto[1],auto[6]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[6],auto[1],auto[6]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[6],auto[1],auto[6]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[6],auto[1],auto[6]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[7],auto[1],auto[6]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[7],auto[1],auto[6]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[7],auto[1],auto[6]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[7],auto[1],auto[6]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[7],auto[1],auto[6]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[0],auto[2],auto[6]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[0],auto[2],auto[6]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[0],auto[2],auto[6]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[0],auto[2],auto[6]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[0],auto[2],auto[6]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[1],auto[2],auto[6]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[1],auto[2],auto[6]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[1],auto[2],auto[6]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[1],auto[2],auto[6]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[1],auto[2],auto[6]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[2],auto[2],auto[6]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[2],auto[2],auto[6]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[2],auto[2],auto[6]> 
                                                            0          1    ZERO                 
        bin <opcodes[iXOR],auto[2],auto[2],auto[6]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[3],auto[2],auto[6]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[3],auto[2],auto[6]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[3],auto[2],auto[6]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[3],auto[2],auto[6]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[3],auto[2],auto[6]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[4],auto[2],auto[6]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[4],auto[2],auto[6]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[4],auto[2],auto[6]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[4],auto[2],auto[6]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[4],auto[2],auto[6]> 
                                                            0          1    ZERO                 
        bin <opcodes[iSUB],auto[5],auto[2],auto[6]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[5],auto[2],auto[6]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[5],auto[2],auto[6]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[5],auto[2],auto[6]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[6],auto[2],auto[6]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[6],auto[2],auto[6]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[6],auto[2],auto[6]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[6],auto[2],auto[6]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[6],auto[2],auto[6]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[7],auto[2],auto[6]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[7],auto[2],auto[6]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[7],auto[2],auto[6]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[7],auto[2],auto[6]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[7],auto[2],auto[6]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[0],auto[3],auto[6]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[0],auto[3],auto[6]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[0],auto[3],auto[6]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[0],auto[3],auto[6]>          0          1    ZERO                 
        bin <opcodes[ADD],auto[1],auto[3],auto[6]>          0          1    ZERO                 
        bin <opcodes[iAND],auto[1],auto[3],auto[6]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[1],auto[3],auto[6]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[1],auto[3],auto[6]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[2],auto[3],auto[6]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[2],auto[3],auto[6]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[2],auto[3],auto[6]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[2],auto[3],auto[6]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[2],auto[3],auto[6]> 
                                                            0          1    ZERO                 
        bin <opcodes[iSUB],auto[3],auto[3],auto[6]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[3],auto[3],auto[6]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[3],auto[3],auto[6]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[3],auto[3],auto[6]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[4],auto[3],auto[6]>          0          1    ZERO                 
        bin <opcodes[iAND],auto[4],auto[3],auto[6]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[4],auto[3],auto[6]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[4],auto[3],auto[6]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[5],auto[3],auto[6]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[5],auto[3],auto[6]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[5],auto[3],auto[6]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[5],auto[3],auto[6]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[5],auto[3],auto[6]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[6],auto[3],auto[6]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[6],auto[3],auto[6]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[6],auto[3],auto[6]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[6],auto[3],auto[6]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[7],auto[3],auto[6]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[7],auto[3],auto[6]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[7],auto[3],auto[6]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[7],auto[3],auto[6]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[7],auto[3],auto[6]> 
                                                            0          1    ZERO                 
        bin <opcodes[iSUB],auto[0],auto[4],auto[6]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[0],auto[4],auto[6]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[0],auto[4],auto[6]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[0],auto[4],auto[6]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[1],auto[4],auto[6]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[1],auto[4],auto[6]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[1],auto[4],auto[6]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[1],auto[4],auto[6]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[1],auto[4],auto[6]> 
                                                            0          1    ZERO                 
        bin <opcodes[iSUB],auto[2],auto[4],auto[6]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[2],auto[4],auto[6]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[2],auto[4],auto[6]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[2],auto[4],auto[6]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[3],auto[4],auto[6]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[3],auto[4],auto[6]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[3],auto[4],auto[6]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[3],auto[4],auto[6]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[3],auto[4],auto[6]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[4],auto[4],auto[6]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[4],auto[4],auto[6]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[4],auto[4],auto[6]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[4],auto[4],auto[6]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[4],auto[4],auto[6]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[5],auto[4],auto[6]>          0          1    ZERO                 
        bin <opcodes[iAND],auto[5],auto[4],auto[6]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[5],auto[4],auto[6]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[5],auto[4],auto[6]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[6],auto[4],auto[6]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[6],auto[4],auto[6]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[6],auto[4],auto[6]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[6],auto[4],auto[6]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[6],auto[4],auto[6]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[7],auto[4],auto[6]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[7],auto[4],auto[6]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[7],auto[4],auto[6]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[7],auto[4],auto[6]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[7],auto[4],auto[6]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[0],auto[5],auto[6]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[0],auto[5],auto[6]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[0],auto[5],auto[6]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[0],auto[5],auto[6]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[1],auto[5],auto[6]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[1],auto[5],auto[6]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[1],auto[5],auto[6]> 
                                                            0          1    ZERO                 
        bin <opcodes[iXOR],auto[1],auto[5],auto[6]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[2],auto[5],auto[6]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[2],auto[5],auto[6]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[2],auto[5],auto[6]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[2],auto[5],auto[6]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[2],auto[5],auto[6]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[3],auto[5],auto[6]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[3],auto[5],auto[6]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[3],auto[5],auto[6]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[3],auto[5],auto[6]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[3],auto[5],auto[6]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[4],auto[5],auto[6]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[4],auto[5],auto[6]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[4],auto[5],auto[6]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[4],auto[5],auto[6]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[4],auto[5],auto[6]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[5],auto[5],auto[6]>          0          1    ZERO                 
        bin <opcodes[iAND],auto[5],auto[5],auto[6]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[5],auto[5],auto[6]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[5],auto[5],auto[6]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[6],auto[5],auto[6]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[6],auto[5],auto[6]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[6],auto[5],auto[6]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[6],auto[5],auto[6]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[6],auto[5],auto[6]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[7],auto[5],auto[6]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[7],auto[5],auto[6]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[7],auto[5],auto[6]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[7],auto[5],auto[6]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[7],auto[5],auto[6]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[0],auto[6],auto[6]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[0],auto[6],auto[6]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[0],auto[6],auto[6]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[0],auto[6],auto[6]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[0],auto[6],auto[6]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[1],auto[6],auto[6]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[1],auto[6],auto[6]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[1],auto[6],auto[6]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[1],auto[6],auto[6]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[1],auto[6],auto[6]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[2],auto[6],auto[6]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[2],auto[6],auto[6]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[2],auto[6],auto[6]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[2],auto[6],auto[6]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[2],auto[6],auto[6]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[3],auto[6],auto[6]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[3],auto[6],auto[6]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[3],auto[6],auto[6]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[3],auto[6],auto[6]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[3],auto[6],auto[6]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[4],auto[6],auto[6]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[4],auto[6],auto[6]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[4],auto[6],auto[6]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[4],auto[6],auto[6]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[4],auto[6],auto[6]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[5],auto[6],auto[6]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[5],auto[6],auto[6]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[5],auto[6],auto[6]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[5],auto[6],auto[6]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[5],auto[6],auto[6]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[6],auto[6],auto[6]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[6],auto[6],auto[6]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[6],auto[6],auto[6]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[6],auto[6],auto[6]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[6],auto[6],auto[6]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[7],auto[6],auto[6]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[7],auto[6],auto[6]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[7],auto[6],auto[6]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[7],auto[6],auto[6]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[7],auto[6],auto[6]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[0],auto[7],auto[6]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[0],auto[7],auto[6]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[0],auto[7],auto[6]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[0],auto[7],auto[6]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[0],auto[7],auto[6]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[1],auto[7],auto[6]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[1],auto[7],auto[6]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[1],auto[7],auto[6]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[1],auto[7],auto[6]>          0          1    ZERO                 
        bin <opcodes[ADD],auto[2],auto[7],auto[6]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[2],auto[7],auto[6]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[2],auto[7],auto[6]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[2],auto[7],auto[6]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[2],auto[7],auto[6]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[3],auto[7],auto[6]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[3],auto[7],auto[6]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[3],auto[7],auto[6]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[3],auto[7],auto[6]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[3],auto[7],auto[6]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[4],auto[7],auto[6]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[4],auto[7],auto[6]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[4],auto[7],auto[6]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[4],auto[7],auto[6]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[4],auto[7],auto[6]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[5],auto[7],auto[6]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[5],auto[7],auto[6]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[5],auto[7],auto[6]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[5],auto[7],auto[6]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[5],auto[7],auto[6]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[6],auto[7],auto[6]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[6],auto[7],auto[6]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[6],auto[7],auto[6]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[6],auto[7],auto[6]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[6],auto[7],auto[6]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[7],auto[7],auto[6]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[7],auto[7],auto[6]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[7],auto[7],auto[6]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[7],auto[7],auto[6]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[7],auto[7],auto[6]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[0],auto[0],auto[7]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[0],auto[0],auto[7]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[0],auto[0],auto[7]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[0],auto[0],auto[7]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[0],auto[0],auto[7]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[1],auto[0],auto[7]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[1],auto[0],auto[7]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[1],auto[0],auto[7]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[1],auto[0],auto[7]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[1],auto[0],auto[7]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[2],auto[0],auto[7]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[2],auto[0],auto[7]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[2],auto[0],auto[7]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[2],auto[0],auto[7]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[2],auto[0],auto[7]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[3],auto[0],auto[7]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[3],auto[0],auto[7]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[3],auto[0],auto[7]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[3],auto[0],auto[7]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[3],auto[0],auto[7]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[4],auto[0],auto[7]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[4],auto[0],auto[7]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[4],auto[0],auto[7]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[4],auto[0],auto[7]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[4],auto[0],auto[7]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[5],auto[0],auto[7]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[5],auto[0],auto[7]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[5],auto[0],auto[7]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[5],auto[0],auto[7]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[5],auto[0],auto[7]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[6],auto[0],auto[7]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[6],auto[0],auto[7]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[6],auto[0],auto[7]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[6],auto[0],auto[7]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[6],auto[0],auto[7]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[7],auto[0],auto[7]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[7],auto[0],auto[7]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[7],auto[0],auto[7]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[7],auto[0],auto[7]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[7],auto[0],auto[7]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[0],auto[1],auto[7]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[0],auto[1],auto[7]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[0],auto[1],auto[7]> 
                                                            0          1    ZERO                 
        bin <opcodes[iXOR],auto[0],auto[1],auto[7]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[1],auto[1],auto[7]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[1],auto[1],auto[7]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[1],auto[1],auto[7]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[1],auto[1],auto[7]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[1],auto[1],auto[7]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[2],auto[1],auto[7]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[2],auto[1],auto[7]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[2],auto[1],auto[7]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[2],auto[1],auto[7]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[2],auto[1],auto[7]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[3],auto[1],auto[7]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[3],auto[1],auto[7]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[3],auto[1],auto[7]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[3],auto[1],auto[7]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[4],auto[1],auto[7]>          0          1    ZERO                 
        bin <opcodes[iAND],auto[4],auto[1],auto[7]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[4],auto[1],auto[7]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[4],auto[1],auto[7]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[5],auto[1],auto[7]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[5],auto[1],auto[7]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[5],auto[1],auto[7]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[5],auto[1],auto[7]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[5],auto[1],auto[7]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[6],auto[1],auto[7]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[6],auto[1],auto[7]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[6],auto[1],auto[7]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[6],auto[1],auto[7]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[6],auto[1],auto[7]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[7],auto[1],auto[7]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[7],auto[1],auto[7]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[7],auto[1],auto[7]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[7],auto[1],auto[7]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[7],auto[1],auto[7]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[0],auto[2],auto[7]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[0],auto[2],auto[7]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[0],auto[2],auto[7]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[0],auto[2],auto[7]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[0],auto[2],auto[7]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[1],auto[2],auto[7]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[1],auto[2],auto[7]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[1],auto[2],auto[7]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[1],auto[2],auto[7]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[1],auto[2],auto[7]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[2],auto[2],auto[7]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[2],auto[2],auto[7]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[2],auto[2],auto[7]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[2],auto[2],auto[7]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[2],auto[2],auto[7]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[3],auto[2],auto[7]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[3],auto[2],auto[7]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[3],auto[2],auto[7]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[3],auto[2],auto[7]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[3],auto[2],auto[7]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[4],auto[2],auto[7]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[4],auto[2],auto[7]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[4],auto[2],auto[7]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[4],auto[2],auto[7]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[4],auto[2],auto[7]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[5],auto[2],auto[7]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[5],auto[2],auto[7]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[5],auto[2],auto[7]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[5],auto[2],auto[7]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[5],auto[2],auto[7]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[6],auto[2],auto[7]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[6],auto[2],auto[7]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[6],auto[2],auto[7]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[6],auto[2],auto[7]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[6],auto[2],auto[7]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[7],auto[2],auto[7]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[7],auto[2],auto[7]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[7],auto[2],auto[7]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[7],auto[2],auto[7]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[7],auto[2],auto[7]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[0],auto[3],auto[7]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[0],auto[3],auto[7]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[0],auto[3],auto[7]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[0],auto[3],auto[7]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[0],auto[3],auto[7]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[1],auto[3],auto[7]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[1],auto[3],auto[7]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[1],auto[3],auto[7]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[1],auto[3],auto[7]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[1],auto[3],auto[7]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[2],auto[3],auto[7]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[2],auto[3],auto[7]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[2],auto[3],auto[7]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[2],auto[3],auto[7]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[2],auto[3],auto[7]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[3],auto[3],auto[7]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[3],auto[3],auto[7]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[3],auto[3],auto[7]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[3],auto[3],auto[7]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[3],auto[3],auto[7]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[4],auto[3],auto[7]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[4],auto[3],auto[7]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[4],auto[3],auto[7]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[4],auto[3],auto[7]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[4],auto[3],auto[7]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[5],auto[3],auto[7]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[5],auto[3],auto[7]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[5],auto[3],auto[7]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[5],auto[3],auto[7]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[5],auto[3],auto[7]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[6],auto[3],auto[7]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[6],auto[3],auto[7]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[6],auto[3],auto[7]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[6],auto[3],auto[7]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[6],auto[3],auto[7]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[7],auto[3],auto[7]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[7],auto[3],auto[7]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[7],auto[3],auto[7]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[7],auto[3],auto[7]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[7],auto[3],auto[7]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[0],auto[4],auto[7]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[0],auto[4],auto[7]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[0],auto[4],auto[7]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[0],auto[4],auto[7]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[0],auto[4],auto[7]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[1],auto[4],auto[7]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[1],auto[4],auto[7]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[1],auto[4],auto[7]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[1],auto[4],auto[7]>          0          1    ZERO                 
        bin <opcodes[ADD],auto[2],auto[4],auto[7]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[2],auto[4],auto[7]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[2],auto[4],auto[7]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[2],auto[4],auto[7]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[2],auto[4],auto[7]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[3],auto[4],auto[7]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[3],auto[4],auto[7]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[3],auto[4],auto[7]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[3],auto[4],auto[7]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[3],auto[4],auto[7]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[4],auto[4],auto[7]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[4],auto[4],auto[7]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[4],auto[4],auto[7]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[4],auto[4],auto[7]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[4],auto[4],auto[7]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[5],auto[4],auto[7]>          0          1    ZERO                 
        bin <opcodes[iAND],auto[5],auto[4],auto[7]> 
                                                            0          1    ZERO                 
        bin <opcodes[iXOR],auto[5],auto[4],auto[7]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[6],auto[4],auto[7]>          0          1    ZERO                 
        bin <opcodes[iAND],auto[6],auto[4],auto[7]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[6],auto[4],auto[7]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[6],auto[4],auto[7]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[7],auto[4],auto[7]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[7],auto[4],auto[7]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[7],auto[4],auto[7]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[7],auto[4],auto[7]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[7],auto[4],auto[7]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[0],auto[5],auto[7]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[0],auto[5],auto[7]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[0],auto[5],auto[7]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[0],auto[5],auto[7]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[0],auto[5],auto[7]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[1],auto[5],auto[7]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[1],auto[5],auto[7]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[1],auto[5],auto[7]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[1],auto[5],auto[7]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[1],auto[5],auto[7]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[2],auto[5],auto[7]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[2],auto[5],auto[7]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[2],auto[5],auto[7]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[2],auto[5],auto[7]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[2],auto[5],auto[7]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[3],auto[5],auto[7]>          0          1    ZERO                 
        bin <opcodes[iAND],auto[3],auto[5],auto[7]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[3],auto[5],auto[7]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[3],auto[5],auto[7]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[4],auto[5],auto[7]>          0          1    ZERO                 
        bin <opcodes[iAND],auto[4],auto[5],auto[7]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[4],auto[5],auto[7]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[4],auto[5],auto[7]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[5],auto[5],auto[7]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[5],auto[5],auto[7]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[5],auto[5],auto[7]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[5],auto[5],auto[7]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[5],auto[5],auto[7]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[6],auto[5],auto[7]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[6],auto[5],auto[7]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[6],auto[5],auto[7]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[6],auto[5],auto[7]>          0          1    ZERO                 
        bin <opcodes[ADD],auto[7],auto[5],auto[7]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[7],auto[5],auto[7]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[7],auto[5],auto[7]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[7],auto[5],auto[7]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[7],auto[5],auto[7]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[0],auto[6],auto[7]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[0],auto[6],auto[7]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[0],auto[6],auto[7]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[0],auto[6],auto[7]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[0],auto[6],auto[7]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[1],auto[6],auto[7]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[1],auto[6],auto[7]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[1],auto[6],auto[7]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[1],auto[6],auto[7]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[1],auto[6],auto[7]> 
                                                            0          1    ZERO                 
        bin <opcodes[iSUB],auto[2],auto[6],auto[7]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[2],auto[6],auto[7]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[2],auto[6],auto[7]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[2],auto[6],auto[7]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[3],auto[6],auto[7]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[3],auto[6],auto[7]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[3],auto[6],auto[7]> 
                                                            0          1    ZERO                 
        bin <opcodes[iXOR],auto[3],auto[6],auto[7]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[4],auto[6],auto[7]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[4],auto[6],auto[7]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[4],auto[6],auto[7]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[4],auto[6],auto[7]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[4],auto[6],auto[7]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[5],auto[6],auto[7]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[5],auto[6],auto[7]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[5],auto[6],auto[7]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[5],auto[6],auto[7]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[5],auto[6],auto[7]> 
                                                            0          1    ZERO                 
        bin <opcodes[iSUB],auto[6],auto[6],auto[7]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[6],auto[6],auto[7]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[6],auto[6],auto[7]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[6],auto[6],auto[7]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[7],auto[6],auto[7]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[7],auto[6],auto[7]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[7],auto[6],auto[7]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[7],auto[6],auto[7]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[7],auto[6],auto[7]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[0],auto[7],auto[7]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[0],auto[7],auto[7]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[0],auto[7],auto[7]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[0],auto[7],auto[7]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[0],auto[7],auto[7]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[1],auto[7],auto[7]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[1],auto[7],auto[7]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[1],auto[7],auto[7]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[1],auto[7],auto[7]>          0          1    ZERO                 
        bin <opcodes[ADD],auto[2],auto[7],auto[7]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[2],auto[7],auto[7]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[2],auto[7],auto[7]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[2],auto[7],auto[7]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[2],auto[7],auto[7]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[3],auto[7],auto[7]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[3],auto[7],auto[7]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[3],auto[7],auto[7]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[3],auto[7],auto[7]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[3],auto[7],auto[7]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[4],auto[7],auto[7]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[4],auto[7],auto[7]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[4],auto[7],auto[7]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[4],auto[7],auto[7]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[4],auto[7],auto[7]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[5],auto[7],auto[7]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[5],auto[7],auto[7]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[5],auto[7],auto[7]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[5],auto[7],auto[7]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[5],auto[7],auto[7]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[6],auto[7],auto[7]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[6],auto[7],auto[7]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[6],auto[7],auto[7]> 
                                                            0          1    ZERO                 
        bin <opcodes[ADD],auto[7],auto[7],auto[7]>          0          1    ZERO                 
        bin <opcodes[iSUB],auto[7],auto[7],auto[7]> 
                                                            0          1    ZERO                 
        bin <opcodes[iAND],auto[7],auto[7],auto[7]> 
                                                            0          1    ZERO                 
        bin <opcodes[iOR],auto[7],auto[7],auto[7]>          0          1    ZERO                 
        bin <opcodes[iXOR],auto[7],auto[7],auto[7]> 
                                                            0          1    ZERO                 

TOTAL COVERGROUP COVERAGE: 89.6%  COVERGROUP TYPES: 1

ASSERTION RESULTS:
-------------------------------------------------------
Name                 File(Line)           Failure Pass 
                                          Count   Count 
-------------------------------------------------------
/top/#ublk#31584#78/immed__79
                     C:/Users/ihsan/Documents/KTH Master Embedded Systems/IL2203/Lab SV 2/top.sv(79)       0     1
/top/#ublk#31584#89/immed__90
                     C:/Users/ihsan/Documents/KTH Master Embedded Systems/IL2203/Lab SV 2/top.sv(90)       0     1
/top/#ublk#31584#98/immed__99
                     C:/Users/ihsan/Documents/KTH Master Embedded Systems/IL2203/Lab SV 2/top.sv(99)       0     1
/top/#ublk#31584#107/immed__108
                     C:/Users/ihsan/Documents/KTH Master Embedded Systems/IL2203/Lab SV 2/top.sv(108)       0     1
/top/#ublk#31584#117/immed__118
                     C:/Users/ihsan/Documents/KTH Master Embedded Systems/IL2203/Lab SV 2/top.sv(118)       0     1
/top/#ublk#31584#127/immed__128
                     C:/Users/ihsan/Documents/KTH Master Embedded Systems/IL2203/Lab SV 2/top.sv(128)       0     1
/top/#ublk#31584#136/immed__137
                     C:/Users/ihsan/Documents/KTH Master Embedded Systems/IL2203/Lab SV 2/top.sv(137)       0     1
/top/#ublk#31584#153/immed__157
                     C:/Users/ihsan/Documents/KTH Master Embedded Systems/IL2203/Lab SV 2/top.sv(157)       0     1
/top/#ublk#31584#153/immed__154
                     C:/Users/ihsan/Documents/KTH Master Embedded Systems/IL2203/Lab SV 2/top.sv(154)       0     1
/top/#ublk#31584#165/immed__166
                     C:/Users/ihsan/Documents/KTH Master Embedded Systems/IL2203/Lab SV 2/top.sv(166)       0     1
/top/#ublk#31584#176/immed__177
                     C:/Users/ihsan/Documents/KTH Master Embedded Systems/IL2203/Lab SV 2/top.sv(177)       0     1
/top/#ublk#31584#199/immed__200
                     C:/Users/ihsan/Documents/KTH Master Embedded Systems/IL2203/Lab SV 2/top.sv(200)       0     1
/top/#ublk#31584#223/immed__224
                     C:/Users/ihsan/Documents/KTH Master Embedded Systems/IL2203/Lab SV 2/top.sv(224)       0     1
/top/#ublk#31584#247/immed__248
                     C:/Users/ihsan/Documents/KTH Master Embedded Systems/IL2203/Lab SV 2/top.sv(248)       0     1
/top/#ublk#31584#260/immed__262
                     C:/Users/ihsan/Documents/KTH Master Embedded Systems/IL2203/Lab SV 2/top.sv(262)       0     1
/top/mem/#ublk#121390745#25/immed__28
                     C:/Users/ihsan/Documents/KTH Master Embedded Systems/IL2203/Lab SV 2/memory.sv(28)       0     1
