{
  "module_name": "Hal8192CPhyReg.h",
  "hash_id": "3c4aa419af46fd5a05d14a50e89a2f1dc7eb391bcdb8b79c7766fea29ac069b1",
  "original_prompt": "Ingested from linux-6.6.14/drivers/staging/rtl8723bs/include/Hal8192CPhyReg.h",
  "human_readable_source": " \n \n \n#ifndef __INC_HAL8192CPHYREG_H\n#define __INC_HAL8192CPHYREG_H\n\n\n \n\n \n \n \n\n \n \n \n \n \n \n \n \n\n\n \n \n \n \n#define\t\trPMAC_Reset\t\t\t\t\t0x100\n#define\t\trPMAC_TxStart\t\t\t\t\t0x104\n#define\t\trPMAC_TxLegacySIG\t\t\t\t0x108\n#define\t\trPMAC_TxHTSIG1\t\t\t\t0x10c\n#define\t\trPMAC_TxHTSIG2\t\t\t\t0x110\n#define\t\trPMAC_PHYDebug\t\t\t\t0x114\n#define\t\trPMAC_TxPacketNum\t\t\t\t0x118\n#define\t\trPMAC_TxIdle\t\t\t\t\t0x11c\n#define\t\trPMAC_TxMACHeader0\t\t\t0x120\n#define\t\trPMAC_TxMACHeader1\t\t\t0x124\n#define\t\trPMAC_TxMACHeader2\t\t\t0x128\n#define\t\trPMAC_TxMACHeader3\t\t\t0x12c\n#define\t\trPMAC_TxMACHeader4\t\t\t0x130\n#define\t\trPMAC_TxMACHeader5\t\t\t0x134\n#define\t\trPMAC_TxDataType\t\t\t\t0x138\n#define\t\trPMAC_TxRandomSeed\t\t\t0x13c\n#define\t\trPMAC_CCKPLCPPreamble\t\t\t0x140\n#define\t\trPMAC_CCKPLCPHeader\t\t\t0x144\n#define\t\trPMAC_CCKCRC16\t\t\t\t0x148\n#define\t\trPMAC_OFDMRxCRC32OK\t\t\t0x170\n#define\t\trPMAC_OFDMRxCRC32Er\t\t\t0x174\n#define\t\trPMAC_OFDMRxParityEr\t\t\t0x178\n#define\t\trPMAC_OFDMRxCRC8Er\t\t\t0x17c\n#define\t\trPMAC_CCKCRxRC16Er\t\t\t0x180\n#define\t\trPMAC_CCKCRxRC32Er\t\t\t0x184\n#define\t\trPMAC_CCKCRxRC32OK\t\t\t0x188\n#define\t\trPMAC_TxStatus\t\t\t\t\t0x18c\n\n \n \n \n \n#define\t\tRF_BB_CMD_ADDR\t\t\t\t0x02c0\t \n#define\t\tRF_BB_CMD_DATA\t\t\t\t0x02c4\t \n\n \n \n \n#define\t\trFPGA0_RFMOD\t\t\t\t0x800\t \n\n#define\t\trFPGA0_TxInfo\t\t\t\t0x804\t \n#define\t\trFPGA0_PSDFunction\t\t\t0x808\n\n#define\t\trFPGA0_TxGainStage\t\t\t0x80c\t \n\n#define\t\trFPGA0_RFTiming1\t\t\t0x810\t \n#define\t\trFPGA0_RFTiming2\t\t\t0x814\n\n#define\t\trFPGA0_XA_HSSIParameter1\t\t0x820\t \n#define\t\trFPGA0_XA_HSSIParameter2\t\t0x824\n#define\t\trFPGA0_XB_HSSIParameter1\t\t0x828\n#define\t\trFPGA0_XB_HSSIParameter2\t\t0x82c\n#define\t\trTxAGC_B_Rate18_06\t\t\t\t0x830\n#define\t\trTxAGC_B_Rate54_24\t\t\t\t0x834\n#define\t\trTxAGC_B_CCK1_55_Mcs32\t\t0x838\n#define\t\trTxAGC_B_Mcs03_Mcs00\t\t\t0x83c\n\n#define\t\trTxAGC_B_Mcs07_Mcs04\t\t\t0x848\n\n#define\t\trFPGA0_XA_LSSIParameter\t\t0x840\n#define\t\trFPGA0_XB_LSSIParameter\t\t0x844\n\n#define\t\trFPGA0_RFWakeUpParameter\t\t0x850\t \n#define\t\trFPGA0_RFSleepUpParameter\t\t0x854\n\n#define\t\trFPGA0_XAB_SwitchControl\t\t0x858\t \n#define\t\trFPGA0_XCD_SwitchControl\t\t0x85c\n\n#define\t\trFPGA0_XA_RFInterfaceOE\t\t0x860\t \n#define\t\trFPGA0_XB_RFInterfaceOE\t\t0x864\n\n#define\t\trTxAGC_B_CCK11_A_CCK2_11\t\t0x86c\n\n#define\t\trFPGA0_XAB_RFInterfaceSW\t\t0x870\t \n#define\t\trFPGA0_XCD_RFInterfaceSW\t\t0x874\n\n#define\t\trFPGA0_XAB_RFParameter\t\t0x878\t \n#define\t\trFPGA0_XCD_RFParameter\t\t0x87c\n\n#define\t\trFPGA0_AnalogParameter1\t\t0x880\t \n#define\t\trFPGA0_AnalogParameter2\t\t0x884\n#define\t\trFPGA0_AnalogParameter3\t\t0x888\t \n#define\t\trFPGA0_AnalogParameter4\t\t0x88c\n\n#define\t\trFPGA0_XA_LSSIReadBack\t\t0x8a0\t \n#define\t\trFPGA0_XB_LSSIReadBack\t\t0x8a4\n#define\t\trFPGA0_XC_LSSIReadBack\t\t0x8a8\n#define\t\trFPGA0_XD_LSSIReadBack\t\t0x8ac\n\n#define\t\trFPGA0_PSDReport\t\t\t\t0x8b4\t \n#define\t\tTransceiverA_HSPI_Readback\t0x8b8\t \n#define\t\tTransceiverB_HSPI_Readback\t0x8bc\t \n#define\t\trFPGA0_XAB_RFInterfaceRB\t\t0x8e0\t \n#define\t\trFPGA0_XCD_RFInterfaceRB\t\t0x8e4\t \n\n \n \n \n#define\t\trFPGA1_RFMOD\t\t\t\t0x900\t \n\n#define\t\trFPGA1_TxBlock\t\t\t\t0x904\t \n#define\t\trFPGA1_DebugSelect\t\t\t0x908\t \n#define\t\trFPGA1_TxInfo\t\t\t\t0x90c\t \n#define\t\trS0S1_PathSwitch\t\t\t0x948\n\n \n \n \n \n#define\t\trCCK0_System\t\t\t\t0xa00\n\n#define\t\trCCK0_AFESetting\t\t\t0xa04\t \n#define\t\trCCK0_CCA\t\t\t\t\t0xa08\t \n\n#define\t\trCCK0_RxAGC1\t\t\t\t0xa0c\t \n#define\t\trCCK0_RxAGC2\t\t\t\t0xa10\t \n\n#define\t\trCCK0_RxHP\t\t\t\t\t0xa14\n\n#define\t\trCCK0_DSPParameter1\t\t0xa18\t \n#define\t\trCCK0_DSPParameter2\t\t0xa1c\t \n\n#define\t\trCCK0_TxFilter1\t\t\t\t0xa20\n#define\t\trCCK0_TxFilter2\t\t\t\t0xa24\n#define\t\trCCK0_DebugPort\t\t\t0xa28\t \n#define\t\trCCK0_FalseAlarmReport\t\t0xa2c\t \n#define\t\trCCK0_TRSSIReport\t\t\t0xa50\n#define\t\trCCK0_RxReport\t\t\t\t0xa54   \n#define\t\trCCK0_FACounterLower\t\t0xa5c   \n#define\t\trCCK0_FACounterUpper\t\t0xa58   \n \n \n \n#define\t\trPdp_AntA\t\t\t\t0xb00\n#define\t\trPdp_AntA_4\t\t\t\t0xb04\n#define\t\trConfig_Pmpd_AntA\t\t\t0xb28\n#define\t\trConfig_AntA\t\t\t\t0xb68\n#define\t\trConfig_AntB\t\t\t\t0xb6c\n#define\t\trPdp_AntB\t\t\t\t\t0xb70\n#define\t\trPdp_AntB_4\t\t\t\t0xb74\n#define\t\trConfig_Pmpd_AntB\t\t\t0xb98\n#define\t\trAPK\t\t\t\t\t\t0xbd8\n\n \n \n \n#define\t\trOFDM0_LSTF\t\t\t\t0xc00\n\n#define\t\trOFDM0_TRxPathEnable\t\t0xc04\n#define\t\trOFDM0_TRMuxPar\t\t\t0xc08\n#define\t\trOFDM0_TRSWIsolation\t\t0xc0c\n\n#define\t\trOFDM0_XARxAFE\t\t\t0xc10   \n#define\t\trOFDM0_XARxIQImbalance\t\t0xc14   \n#define\t\trOFDM0_XBRxAFE\t\t\t\t0xc18\n#define\t\trOFDM0_XBRxIQImbalance\t\t0xc1c\n#define\t\trOFDM0_XCRxAFE\t\t\t\t0xc20\n#define\t\trOFDM0_XCRxIQImbalance\t\t0xc24\n#define\t\trOFDM0_XDRxAFE\t\t\t\t0xc28\n#define\t\trOFDM0_XDRxIQImbalance\t\t0xc2c\n\n#define\t\trOFDM0_RxDetector1\t\t\t0xc30   \n#define\t\trOFDM0_RxDetector2\t\t\t0xc34   \n#define\t\trOFDM0_RxDetector3\t\t\t0xc38   \n#define\t\trOFDM0_RxDetector4\t\t\t0xc3c   \n\n#define\t\trOFDM0_RxDSP\t\t\t\t0xc40   \n#define\t\trOFDM0_CFOandDAGC\t\t0xc44   \n#define\t\trOFDM0_CCADropThreshold\t0xc48  \n#define\t\trOFDM0_ECCAThreshold\t\t0xc4c  \n\n#define\t\trOFDM0_XAAGCCore1\t\t\t0xc50\t \n#define\t\trOFDM0_XAAGCCore2\t\t\t0xc54\n#define\t\trOFDM0_XBAGCCore1\t\t\t0xc58\n#define\t\trOFDM0_XBAGCCore2\t\t\t0xc5c\n#define\t\trOFDM0_XCAGCCore1\t\t\t0xc60\n#define\t\trOFDM0_XCAGCCore2\t\t\t0xc64\n#define\t\trOFDM0_XDAGCCore1\t\t\t0xc68\n#define\t\trOFDM0_XDAGCCore2\t\t\t0xc6c\n\n#define\t\trOFDM0_AGCParameter1\t\t\t0xc70\n#define\t\trOFDM0_AGCParameter2\t\t\t0xc74\n#define\t\trOFDM0_AGCRSSITable\t\t\t0xc78\n#define\t\trOFDM0_HTSTFAGC\t\t\t\t0xc7c\n\n#define\t\trOFDM0_XATxIQImbalance\t\t0xc80\t \n#define\t\trOFDM0_XATxAFE\t\t\t\t0xc84\n#define\t\trOFDM0_XBTxIQImbalance\t\t0xc88\n#define\t\trOFDM0_XBTxAFE\t\t\t\t0xc8c\n#define\t\trOFDM0_XCTxIQImbalance\t\t0xc90\n#define\t\trOFDM0_XCTxAFE\t\t\t\t\t0xc94\n#define\t\trOFDM0_XDTxIQImbalance\t\t0xc98\n#define\t\trOFDM0_XDTxAFE\t\t\t\t0xc9c\n\n#define\t\trOFDM0_RxIQExtAnta\t\t\t0xca0\n#define\t\trOFDM0_TxCoeff1\t\t\t\t0xca4\n#define\t\trOFDM0_TxCoeff2\t\t\t\t0xca8\n#define\t\trOFDM0_TxCoeff3\t\t\t\t0xcac\n#define\t\trOFDM0_TxCoeff4\t\t\t\t0xcb0\n#define\t\trOFDM0_TxCoeff5\t\t\t\t0xcb4\n#define\t\trOFDM0_TxCoeff6\t\t\t\t0xcb8\n#define\t\trOFDM0_RxHPParameter\t\t\t0xce0\n#define\t\trOFDM0_TxPseudoNoiseWgt\t\t0xce4\n#define\t\trOFDM0_FrameSync\t\t\t\t0xcf0\n#define\t\trOFDM0_DFSReport\t\t\t\t0xcf4\n\n \n \n \n#define\t\trOFDM1_LSTF\t\t\t\t\t0xd00\n#define\t\trOFDM1_TRxPathEnable\t\t\t0xd04\n\n#define\t\trOFDM1_CFO\t\t\t\t\t\t0xd08\t \n#define\t\trOFDM1_CSI1\t\t\t\t\t0xd10\n#define\t\trOFDM1_SBD\t\t\t\t\t\t0xd14\n#define\t\trOFDM1_CSI2\t\t\t\t\t0xd18\n#define\t\trOFDM1_CFOTracking\t\t\t0xd2c\n#define\t\trOFDM1_TRxMesaure1\t\t\t0xd34\n#define\t\trOFDM1_IntfDet\t\t\t\t\t0xd3c\n#define\t\trOFDM1_PseudoNoiseStateAB\t\t0xd50\n#define\t\trOFDM1_PseudoNoiseStateCD\t\t0xd54\n#define\t\trOFDM1_RxPseudoNoiseWgt\t\t0xd58\n\n#define\t\trOFDM_PHYCounter1\t\t\t\t0xda0   \n#define\t\trOFDM_PHYCounter2\t\t\t\t0xda4   \n#define\t\trOFDM_PHYCounter3\t\t\t\t0xda8   \n\n#define\t\trOFDM_ShortCFOAB\t\t\t\t0xdac\t \n#define\t\trOFDM_ShortCFOCD\t\t\t\t0xdb0\n#define\t\trOFDM_LongCFOAB\t\t\t\t0xdb4\n#define\t\trOFDM_LongCFOCD\t\t\t\t0xdb8\n#define\t\trOFDM_TailCFOAB\t\t\t\t0xdbc\n#define\t\trOFDM_TailCFOCD\t\t\t\t0xdc0\n#define\t\trOFDM_PWMeasure1\t\t\t0xdc4\n#define\t\trOFDM_PWMeasure2\t\t\t0xdc8\n#define\t\trOFDM_BWReport\t\t\t\t0xdcc\n#define\t\trOFDM_AGCReport\t\t\t\t0xdd0\n#define\t\trOFDM_RxSNR\t\t\t\t\t0xdd4\n#define\t\trOFDM_RxEVMCSI\t\t\t\t0xdd8\n#define\t\trOFDM_SIGReport\t\t\t\t0xddc\n\n\n \n \n \n#define\t\trTxAGC_A_Rate18_06\t\t\t0xe00\n#define\t\trTxAGC_A_Rate54_24\t\t\t0xe04\n#define\t\trTxAGC_A_CCK1_Mcs32\t\t\t0xe08\n#define\t\trTxAGC_A_Mcs03_Mcs00\t\t\t0xe10\n#define\t\trTxAGC_A_Mcs07_Mcs04\t\t\t0xe14\n\n#define\t\trFPGA0_IQK\t\t\t\t\t0xe28\n#define\t\trTx_IQK_Tone_A\t\t\t\t0xe30\n#define\t\trRx_IQK_Tone_A\t\t\t\t0xe34\n#define\t\trTx_IQK_PI_A\t\t\t\t\t0xe38\n#define\t\trRx_IQK_PI_A\t\t\t\t\t0xe3c\n\n#define\t\trTx_IQK\t\t\t\t\t\t\t0xe40\n#define\t\trRx_IQK\t\t\t\t\t\t0xe44\n#define\t\trIQK_AGC_Pts\t\t\t\t\t0xe48\n#define\t\trIQK_AGC_Rsp\t\t\t\t\t0xe4c\n#define\t\trTx_IQK_Tone_B\t\t\t\t0xe50\n#define\t\trRx_IQK_Tone_B\t\t\t\t0xe54\n#define\t\trTx_IQK_PI_B\t\t\t\t\t0xe58\n#define\t\trRx_IQK_PI_B\t\t\t\t\t0xe5c\n#define\t\trIQK_AGC_Cont\t\t\t\t0xe60\n\n#define\t\trBlue_Tooth\t\t\t\t\t0xe6c\n#define\t\trRx_Wait_CCA\t\t\t\t\t0xe70\n#define\t\trTx_CCK_RFON\t\t\t\t\t0xe74\n#define\t\trTx_CCK_BBON\t\t\t\t0xe78\n#define\t\trTx_OFDM_RFON\t\t\t\t0xe7c\n#define\t\trTx_OFDM_BBON\t\t\t\t0xe80\n#define\t\trTx_To_Rx\t\t\t\t\t0xe84\n#define\t\trTx_To_Tx\t\t\t\t\t0xe88\n#define\t\trRx_CCK\t\t\t\t\t\t0xe8c\n\n#define\t\trTx_Power_Before_IQK_A\t\t0xe94\n#define\t\trTx_Power_After_IQK_A\t\t\t0xe9c\n\n#define\t\trRx_Power_Before_IQK_A\t\t0xea0\n#define\t\trRx_Power_Before_IQK_A_2\t\t0xea4\n#define\t\trRx_Power_After_IQK_A\t\t\t0xea8\n#define\t\trRx_Power_After_IQK_A_2\t\t0xeac\n\n#define\t\trTx_Power_Before_IQK_B\t\t0xeb4\n#define\t\trTx_Power_After_IQK_B\t\t\t0xebc\n\n#define\t\trRx_Power_Before_IQK_B\t\t0xec0\n#define\t\trRx_Power_Before_IQK_B_2\t\t0xec4\n#define\t\trRx_Power_After_IQK_B\t\t\t0xec8\n#define\t\trRx_Power_After_IQK_B_2\t\t0xecc\n\n#define\t\trRx_OFDM\t\t\t\t\t0xed0\n#define\t\trRx_Wait_RIFS\t\t\t\t0xed4\n#define\t\trRx_TO_Rx\t\t\t\t\t0xed8\n#define\t\trStandby\t\t\t\t\t\t0xedc\n#define\t\trSleep\t\t\t\t\t\t0xee0\n#define\t\trPMPD_ANAEN\t\t\t\t0xeec\n\n \n \n \n \n \n#define\t\trZebra1_HSSIEnable\t\t\t\t0x0\t \n#define\t\trZebra1_TRxEnable1\t\t\t\t0x1\n#define\t\trZebra1_TRxEnable2\t\t\t\t0x2\n#define\t\trZebra1_AGC\t\t\t\t\t0x4\n#define\t\trZebra1_ChargePump\t\t\t0x5\n#define\t\trZebra1_Channel\t\t\t\t0x7\t \n\n \n#define\t\trZebra1_TxGain\t\t\t\t\t0x8\t \n#define\t\trZebra1_TxLPF\t\t\t\t\t0x9\n#define\t\trZebra1_RxLPF\t\t\t\t\t0xb\n#define\t\trZebra1_RxHPFCorner\t\t\t0xc\n\n \n#define\t\trGlobalCtrl\t\t\t\t\t\t0\t \n#define\t\trRTL8256_TxLPF\t\t\t\t\t19\n#define\t\trRTL8256_RxLPF\t\t\t\t\t11\n\n \n#define\t\trRTL8258_TxLPF\t\t\t\t\t0x11\t \n#define\t\trRTL8258_RxLPF\t\t\t\t\t0x13\n#define\t\trRTL8258_RSSILPF\t\t\t\t0xa\n\n \n \n \n#define\t\tRF_AC\t\t\t\t\t\t0x00\t \n\n#define\t\tRF_IQADJ_G1\t\t\t\t0x01\t \n#define\t\tRF_IQADJ_G2\t\t\t\t0x02\t \n#define\t\tRF_BS_PA_APSET_G1_G4\t\t0x03\n#define\t\tRF_BS_PA_APSET_G5_G8\t\t0x04\n#define\t\tRF_POW_TRSW\t\t\t\t0x05\t \n\n#define\t\tRF_GAIN_RX\t\t\t\t\t0x06\t \n#define\t\tRF_GAIN_TX\t\t\t\t\t0x07\t \n\n#define\t\tRF_TXM_IDAC\t\t\t\t0x08\t \n#define\t\tRF_IPA_G\t\t\t\t\t0x09\t \n#define\t\tRF_TXBIAS_G\t\t\t\t0x0A\n#define\t\tRF_TXPA_AG\t\t\t\t\t0x0B\n#define\t\tRF_IPA_A\t\t\t\t\t0x0C\t \n#define\t\tRF_TXBIAS_A\t\t\t\t0x0D\n#define\t\tRF_BS_PA_APSET_G9_G11\t0x0E\n#define\t\tRF_BS_IQGEN\t\t\t\t0x0F\t \n\n#define\t\tRF_MODE1\t\t\t\t\t0x10\t \n#define\t\tRF_MODE2\t\t\t\t\t0x11\t \n\n#define\t\tRF_RX_AGC_HP\t\t\t\t0x12\t \n#define\t\tRF_TX_AGC\t\t\t\t\t0x13\t \n#define\t\tRF_BIAS\t\t\t\t\t\t0x14\t \n#define\t\tRF_IPA\t\t\t\t\t\t0x15\t \n#define\t\tRF_TXBIAS\t\t\t\t\t0x16  \n#define\t\tRF_POW_ABILITY\t\t\t0x17\t \n#define\t\tRF_MODE_AG\t\t\t\t0x18\t \n#define\t\trRfChannel\t\t\t\t\t0x18\t \n#define\t\tRF_CHNLBW\t\t\t\t\t0x18\t \n#define\t\tRF_TOP\t\t\t\t\t\t0x19\t \n\n#define\t\tRF_RX_G1\t\t\t\t\t0x1A\t \n#define\t\tRF_RX_G2\t\t\t\t\t0x1B\t \n\n#define\t\tRF_RX_BB2\t\t\t\t\t0x1C\t \n#define\t\tRF_RX_BB1\t\t\t\t\t0x1D\t \n\n#define\t\tRF_RCK1\t\t\t\t\t0x1E\t \n#define\t\tRF_RCK2\t\t\t\t\t0x1F\t \n\n#define\t\tRF_TX_G1\t\t\t\t\t0x20\t \n#define\t\tRF_TX_G2\t\t\t\t\t0x21\t \n#define\t\tRF_TX_G3\t\t\t\t\t0x22\t \n\n#define\t\tRF_TX_BB1\t\t\t\t\t0x23\t \n\n#define\t\tRF_T_METER\t\t\t\t\t0x24\t \n\n#define\t\tRF_SYN_G1\t\t\t\t\t0x25\t \n#define\t\tRF_SYN_G2\t\t\t\t\t0x26\t \n#define\t\tRF_SYN_G3\t\t\t\t\t0x27\t \n#define\t\tRF_SYN_G4\t\t\t\t\t0x28\t \n#define\t\tRF_SYN_G5\t\t\t\t\t0x29\t \n#define\t\tRF_SYN_G6\t\t\t\t\t0x2A\t \n#define\t\tRF_SYN_G7\t\t\t\t\t0x2B\t \n#define\t\tRF_SYN_G8\t\t\t\t\t0x2C\t \n\n#define\t\tRF_RCK_OS\t\t\t\t\t0x30\t \n\n#define\t\tRF_TXPA_G1\t\t\t\t\t0x31\t \n#define\t\tRF_TXPA_G2\t\t\t\t\t0x32\t \n#define\t\tRF_TXPA_G3\t\t\t\t\t0x33\t \n#define\t\tRF_TX_BIAS_A\t\t\t\t0x35\n#define\t\tRF_TX_BIAS_D\t\t\t\t0x36\n#define\t\tRF_LOBF_9\t\t\t\t\t0x38\n#define\t\tRF_RXRF_A3\t\t\t\t\t0x3C\t \n#define\t\tRF_TRSW\t\t\t\t\t\t0x3F\n\n#define\t\tRF_TXRF_A2\t\t\t\t\t0x41\n#define\t\tRF_TXPA_G4\t\t\t\t\t0x46\n#define\t\tRF_TXPA_A4\t\t\t\t\t0x4B\n#define\t\tRF_0x52\t\t\t\t\t\t0x52\n#define\t\tRF_WE_LUT\t\t\t\t\t0xEF\n#define\t\tRF_S0S1\t\t\t\t\t\t0xB0\n\n \n \n \n \n#define\t\tbBBResetB\t\t\t\t\t\t0x100\t \n#define\t\tbGlobalResetB\t\t\t\t\t0x200\n#define\t\tbOFDMTxStart\t\t\t\t\t0x4\n#define\t\tbCCKTxStart\t\t\t\t\t\t0x8\n#define\t\tbCRC32Debug\t\t\t\t\t0x100\n#define\t\tbPMACLoopback\t\t\t\t\t0x10\n#define\t\tbTxLSIG\t\t\t\t\t\t\t0xffffff\n#define\t\tbOFDMTxRate\t\t\t\t\t0xf\n#define\t\tbOFDMTxReserved\t\t\t\t0x10\n#define\t\tbOFDMTxLength\t\t\t\t\t0x1ffe0\n#define\t\tbOFDMTxParity\t\t\t\t\t0x20000\n#define\t\tbTxHTSIG1\t\t\t\t\t\t0xffffff\n#define\t\tbTxHTMCSRate\t\t\t\t\t0x7f\n#define\t\tbTxHTBW\t\t\t\t\t\t0x80\n#define\t\tbTxHTLength\t\t\t\t\t0xffff00\n#define\t\tbTxHTSIG2\t\t\t\t\t\t0xffffff\n#define\t\tbTxHTSmoothing\t\t\t\t\t0x1\n#define\t\tbTxHTSounding\t\t\t\t\t0x2\n#define\t\tbTxHTReserved\t\t\t\t\t0x4\n#define\t\tbTxHTAggreation\t\t\t\t0x8\n#define\t\tbTxHTSTBC\t\t\t\t\t\t0x30\n#define\t\tbTxHTAdvanceCoding\t\t\t0x40\n#define\t\tbTxHTShortGI\t\t\t\t\t0x80\n#define\t\tbTxHTNumberHT_LTF\t\t\t0x300\n#define\t\tbTxHTCRC8\t\t\t\t\t\t0x3fc00\n#define\t\tbCounterReset\t\t\t\t\t0x10000\n#define\t\tbNumOfOFDMTx\t\t\t\t\t0xffff\n#define\t\tbNumOfCCKTx\t\t\t\t\t0xffff0000\n#define\t\tbTxIdleInterval\t\t\t\t\t0xffff\n#define\t\tbOFDMService\t\t\t\t\t0xffff0000\n#define\t\tbTxMACHeader\t\t\t\t\t0xffffffff\n#define\t\tbTxDataInit\t\t\t\t\t\t0xff\n#define\t\tbTxHTMode\t\t\t\t\t\t0x100\n#define\t\tbTxDataType\t\t\t\t\t0x30000\n#define\t\tbTxRandomSeed\t\t\t\t\t0xffffffff\n#define\t\tbCCKTxPreamble\t\t\t\t\t0x1\n#define\t\tbCCKTxSFD\t\t\t\t\t\t0xffff0000\n#define\t\tbCCKTxSIG\t\t\t\t\t\t0xff\n#define\t\tbCCKTxService\t\t\t\t\t0xff00\n#define\t\tbCCKLengthExt\t\t\t\t\t0x8000\n#define\t\tbCCKTxLength\t\t\t\t\t0xffff0000\n#define\t\tbCCKTxCRC16\t\t\t\t\t0xffff\n#define\t\tbCCKTxStatus\t\t\t\t\t0x1\n#define\t\tbOFDMTxStatus\t\t\t\t\t0x2\n\n#define\t\t\tIS_BB_REG_OFFSET_92S(_Offset)\t\t((_Offset >= 0x800) && (_Offset <= 0xfff))\n\n \n#define\t\tbRFMOD\t\t\t\t\t\t\t0x1\t \n#define\t\tbJapanMode\t\t\t\t\t\t0x2\n#define\t\tbCCKTxSC\t\t\t\t\t\t0x30\n#define\t\tbCCKEn\t\t\t\t\t\t\t0x1000000\n#define\t\tbOFDMEn\t\t\t\t\t\t0x2000000\n\n#define\t\tbOFDMRxADCPhase\t\t\t\t0x10000\t \n#define\t\tbOFDMTxDACPhase\t\t\t\t0x40000\n#define\t\tbXATxAGC\t\t\t\t\t0x3f\n\n#define\t\tbAntennaSelect\t\t\t\t0x0300\n\n#define\t\tbXBTxAGC\t\t\t\t\t0xf00\t \n#define\t\tbXCTxAGC\t\t\t\t\t0xf000\n#define\t\tbXDTxAGC\t\t\t\t\t0xf0000\n\n#define\t\tbPAStart\t\t\t\t\t0xf0000000\t \n#define\t\tbTRStart\t\t\t\t\t0x00f00000\n#define\t\tbRFStart\t\t\t\t\t0x0000f000\n#define\t\tbBBStart\t\t\t\t\t0x000000f0\n#define\t\tbBBCCKStart\t\t\t\t0x0000000f\n#define\t\tbPAEnd\t\t\t\t\t\t0xf           \n#define\t\tbTREnd\t\t\t\t\t\t0x0f000000\n#define\t\tbRFEnd\t\t\t\t\t\t0x000f0000\n#define\t\tbCCAMask\t\t\t\t\t0x000000f0    \n#define\t\tbR2RCCAMask\t\t\t\t0x00000f00\n#define\t\tbHSSI_R2TDelay\t\t\t\t0xf8000000\n#define\t\tbHSSI_T2RDelay\t\t\t\t0xf80000\n#define\t\tbContTxHSSI\t\t\t\t0x400      \n#define\t\tbIGFromCCK\t\t\t\t0x200\n#define\t\tbAGCAddress\t\t\t\t0x3f\n#define\t\tbRxHPTx\t\t\t\t\t\t0x7000\n#define\t\tbRxHPT2R\t\t\t\t\t0x38000\n#define\t\tbRxHPCCKIni\t\t\t\t0xc0000\n#define\t\tbAGCTxCode\t\t\t\t0xc00000\n#define\t\tbAGCRxCode\t\t\t\t0x300000\n\n#define\t\tb3WireDataLength\t\t\t0x800\t \n#define\t\tb3WireAddressLength\t\t\t0x400\n\n#define\t\tb3WireRFPowerDown\t\t\t0x1\t \n \n#define\t\tb2GPAPEPolarity\t\t\t\t0x80000000\n#define\t\tbRFSW_TxDefaultAnt\t\t\t0x3\n#define\t\tbRFSW_TxOptionAnt\t\t\t0x30\n#define\t\tbRFSW_RxDefaultAnt\t\t\t0x300\n#define\t\tbRFSW_RxOptionAnt\t\t\t0x3000\n#define\t\tbRFSI_3WireData\t\t\t\t0x1\n#define\t\tbRFSI_3WireClock\t\t\t0x2\n#define\t\tbRFSI_3WireLoad\t\t\t\t0x4\n#define\t\tbRFSI_3WireRW\t\t\t\t0x8\n#define\t\tbRFSI_3Wire\t\t\t\t\t0xf\n\n#define\t\tbRFSI_RFENV\t\t\t\t0x10\t \n\n#define\t\tbRFSI_TRSW\t\t\t\t0x20\t \n#define\t\tbRFSI_TRSWB\t\t\t\t0x40\n#define\t\tbRFSI_ANTSW\t\t\t\t0x100\n#define\t\tbRFSI_ANTSWB\t\t\t\t0x200\n#define\t\tbRFSI_PAPE\t\t\t\t\t0x400\n#define\t\tbBandSelect\t\t\t\t\t0x1\n#define\t\tbHTSIG2_GI\t\t\t\t\t0x80\n#define\t\tbHTSIG2_Smoothing\t\t\t0x01\n#define\t\tbHTSIG2_Sounding\t\t\t0x02\n#define\t\tbHTSIG2_Aggreaton\t\t\t0x08\n#define\t\tbHTSIG2_STBC\t\t\t\t0x30\n#define\t\tbHTSIG2_AdvCoding\t\t\t0x40\n#define\t\tbHTSIG2_NumOfHTLTF\t\t0x300\n#define\t\tbHTSIG2_CRC8\t\t\t\t0x3fc\n#define\t\tbHTSIG1_MCS\t\t\t\t0x7f\n#define\t\tbHTSIG1_BandWidth\t\t\t0x80\n#define\t\tbHTSIG1_HTLength\t\t\t0xffff\n#define\t\tbLSIG_Rate\t\t\t\t\t0xf\n#define\t\tbLSIG_Reserved\t\t\t\t0x10\n#define\t\tbLSIG_Length\t\t\t\t0x1fffe\n#define\t\tbLSIG_Parity\t\t\t\t\t0x20\n#define\t\tbCCKRxPhase\t\t\t\t0x4\n\n#define\t\tbLSSIReadAddress\t\t\t0x7f800000    \n\n#define\t\tbLSSIReadEdge\t\t\t\t0x80000000    \n\n#define\t\tbLSSIReadBackData\t\t\t0xfffff\t\t \n\n#define\t\tbLSSIReadOKFlag\t\t\t\t0x1000\t \n#define\t\tbCCKSampleRate\t\t\t\t0x8        \n#define\t\tbRegulator0Standby\t\t\t0x1\n#define\t\tbRegulatorPLLStandby\t\t\t0x2\n#define\t\tbRegulator1Standby\t\t\t0x4\n#define\t\tbPLLPowerUp\t\t\t\t0x8\n#define\t\tbDPLLPowerUp\t\t\t\t0x10\n#define\t\tbDA10PowerUp\t\t\t\t0x20\n#define\t\tbAD7PowerUp\t\t\t\t0x200\n#define\t\tbDA6PowerUp\t\t\t\t0x2000\n#define\t\tbXtalPowerUp\t\t\t\t0x4000\n#define\t\tb40MDClkPowerUP\t\t\t\t0x8000\n#define\t\tbDA6DebugMode\t\t\t\t0x20000\n#define\t\tbDA6Swing\t\t\t\t\t0x380000\n\n#define\t\tbADClkPhase\t\t\t\t0x4000000\t \n\n#define\t\tb80MClkDelay\t\t\t\t0x18000000\t \n#define\t\tbAFEWatchDogEnable\t\t\t0x20000000\n\n#define\t\tbXtalCap01\t\t\t\t\t0xc0000000\t \n#define\t\tbXtalCap23\t\t\t\t\t0x3\n#define\t\tbXtalCap92x\t\t\t\t\t0x0f000000\n#define\t\t\tbXtalCap\t\t\t\t\t0x0f000000\n\n#define\t\tbIntDifClkEnable\t\t\t0x400\t \n#define\t\tbExtSigClkEnable\t\t\t0x800\n#define\t\tbBandgapMbiasPowerUp\t\t0x10000\n#define\t\tbAD11SHGain\t\t\t\t0xc0000\n#define\t\tbAD11InputRange\t\t\t\t0x700000\n#define\t\tbAD11OPCurrent\t\t\t\t0x3800000\n#define\t\tbIPathLoopback\t\t\t\t0x4000000\n#define\t\tbQPathLoopback\t\t\t\t0x8000000\n#define\t\tbAFELoopback\t\t\t\t0x10000000\n#define\t\tbDA10Swing\t\t\t\t0x7e0\n#define\t\tbDA10Reverse\t\t\t\t0x800\n#define\t\tbDAClkSource\t\t\t\t0x1000\n#define\t\tbAD7InputRange\t\t\t\t0x6000\n#define\t\tbAD7Gain\t\t\t\t\t0x38000\n#define\t\tbAD7OutputCMMode\t\t\t0x40000\n#define\t\tbAD7InputCMMode\t\t\t\t0x380000\n#define\t\tbAD7Current\t\t\t\t\t0xc00000\n#define\t\tbRegulatorAdjust\t\t\t0x7000000\n#define\t\tbAD11PowerUpAtTx\t\t\t0x1\n#define\t\tbDA10PSAtTx\t\t\t\t0x10\n#define\t\tbAD11PowerUpAtRx\t\t\t0x100\n#define\t\tbDA10PSAtRx\t\t\t\t0x1000\n#define\t\tbCCKRxAGCFormat\t\t\t\t0x200\n#define\t\tbPSDFFTSamplepPoint\t\t\t0xc000\n#define\t\tbPSDAverageNum\t\t\t\t0x3000\n#define\t\tbIQPathControl\t\t\t\t0xc00\n#define\t\tbPSDFreq\t\t\t\t\t0x3ff\n#define\t\tbPSDAntennaPath\t\t\t\t0x30\n#define\t\tbPSDIQSwitch\t\t\t\t0x40\n#define\t\tbPSDRxTrigger\t\t\t\t0x400000\n#define\t\tbPSDTxTrigger\t\t\t\t0x80000000\n#define\t\tbPSDSineToneScale\t\t\t0x7f000000\n#define\t\tbPSDReport\t\t\t\t\t0xffff\n\n \n#define\t\tbOFDMTxSC\t\t\t\t0x30000000\t \n#define\t\tbCCKTxOn\t\t\t\t\t0x1\n#define\t\tbOFDMTxOn\t\t\t\t0x2\n#define\t\tbDebugPage\t\t\t\t0xfff   \n#define\t\tbDebugItem\t\t\t\t0xff    \n#define\t\tbAntL\t\t\t\t\t0x10\n#define\t\tbAntNonHT\t\t\t\t\t0x100\n#define\t\tbAntHT1\t\t\t\t\t0x1000\n#define\t\tbAntHT2\t\t\t\t\t\t0x10000\n#define\t\tbAntHT1S1\t\t\t\t\t0x100000\n#define\t\tbAntNonHTS1\t\t\t\t0x1000000\n\n \n#define\t\tbCCKBBMode\t\t\t\t0x3\t \n#define\t\tbCCKTxPowerSaving\t\t0x80\n#define\t\tbCCKRxPowerSaving\t\t0x40\n\n#define\t\tbCCKSideBand\t\t\t0x10\t \n\n#define\t\tbCCKScramble\t\t\t0x8\t \n#define\t\tbCCKAntDiversity\t\t0x8000\n#define\t\tbCCKCarrierRecovery\t\t0x4000\n#define\t\tbCCKTxRate\t\t\t\t0x3000\n#define\t\tbCCKDCCancel\t\t\t0x0800\n#define\t\tbCCKISICancel\t\t\t0x0400\n#define\t\tbCCKMatchFilter\t\t\t0x0200\n#define\t\tbCCKEqualizer\t\t\t0x0100\n#define\t\tbCCKPreambleDetect\t\t0x800000\n#define\t\tbCCKFastFalseCCA\t\t0x400000\n#define\t\tbCCKChEstStart\t\t\t0x300000\n#define\t\tbCCKCCACount\t\t\t0x080000\n#define\t\tbCCKcs_lim\t\t\t\t0x070000\n#define\t\tbCCKBistMode\t\t\t0x80000000\n#define\t\tbCCKCCAMask\t\t\t0x40000000\n#define\t\tbCCKTxDACPhase\t\t0x4\n#define\t\tbCCKRxADCPhase\t\t0x20000000    \n#define\t\tbCCKr_cp_mode0\t\t0x0100\n#define\t\tbCCKTxDCOffset\t\t\t0xf0\n#define\t\tbCCKRxDCOffset\t\t\t0xf\n#define\t\tbCCKCCAMode\t\t\t0xc000\n#define\t\tbCCKFalseCS_lim\t\t\t0x3f00\n#define\t\tbCCKCS_ratio\t\t\t0xc00000\n#define\t\tbCCKCorgBit_sel\t\t\t0x300000\n#define\t\tbCCKPD_lim\t\t\t\t0x0f0000\n#define\t\tbCCKNewCCA\t\t\t0x80000000\n#define\t\tbCCKRxHPofIG\t\t\t0x8000\n#define\t\tbCCKRxIG\t\t\t\t0x7f00\n#define\t\tbCCKLNAPolarity\t\t\t0x800000\n#define\t\tbCCKRx1stGain\t\t\t0x7f0000\n#define\t\tbCCKRFExtend\t\t\t0x20000000  \n#define\t\tbCCKRxAGCSatLevel\t\t0x1f000000\n#define\t\tbCCKRxAGCSatCount\t\t0xe0\n#define\t\tbCCKRxRFSettle\t\t\t0x1f        \n#define\t\tbCCKFixedRxAGC\t\t\t0x8000\n#define\t\tbCCKAntennaPolarity\t\t0x2000\n#define\t\tbCCKTxFilterType\t\t0x0c00\n#define\t\tbCCKRxAGCReportType\t0x0300\n#define\t\tbCCKRxDAGCEn\t\t\t0x80000000\n#define\t\tbCCKRxDAGCPeriod\t\t0x20000000\n#define\t\tbCCKRxDAGCSatLevel\t\t0x1f000000\n#define\t\tbCCKTimingRecovery\t\t0x800000\n#define\t\tbCCKTxC0\t\t\t\t0x3f0000\n#define\t\tbCCKTxC1\t\t\t\t0x3f000000\n#define\t\tbCCKTxC2\t\t\t\t0x3f\n#define\t\tbCCKTxC3\t\t\t\t0x3f00\n#define\t\tbCCKTxC4\t\t\t\t0x3f0000\n#define\t\tbCCKTxC5\t\t\t\t0x3f000000\n#define\t\tbCCKTxC6\t\t\t\t0x3f\n#define\t\tbCCKTxC7\t\t\t\t0x3f00\n#define\t\tbCCKDebugPort\t\t\t0xff0000\n#define\t\tbCCKDACDebug\t\t\t0x0f000000\n#define\t\tbCCKFalseAlarmEnable\t0x8000\n#define\t\tbCCKFalseAlarmRead\t\t0x4000\n#define\t\tbCCKTRSSI\t\t\t\t0x7f\n#define\t\tbCCKRxAGCReport\t\t0xfe\n#define\t\tbCCKRxReport_AntSel\t0x80000000\n#define\t\tbCCKRxReport_MFOff\t\t0x40000000\n#define\t\tbCCKRxRxReport_SQLoss\t0x20000000\n#define\t\tbCCKRxReport_Pktloss\t0x10000000\n#define\t\tbCCKRxReport_Lockedbit\t0x08000000\n#define\t\tbCCKRxReport_RateError\t0x04000000\n#define\t\tbCCKRxReport_RxRate\t0x03000000\n#define\t\tbCCKRxFACounterLower\t0xff\n#define\t\tbCCKRxFACounterUpper\t0xff000000\n#define\t\tbCCKRxHPAGCStart\t\t0xe000\n#define\t\tbCCKRxHPAGCFinal\t\t0x1c00\n#define\t\tbCCKRxFalseAlarmEnable\t0x8000\n#define\t\tbCCKFACounterFreeze\t0x4000\n#define\t\tbCCKTxPathSel\t\t\t0x10000000\n#define\t\tbCCKDefaultRxPath\t\t0xc000000\n#define\t\tbCCKOptionRxPath\t\t0x3000000\n\n \n#define\t\tbNumOfSTF\t\t\t\t0x3\t \n#define\t\tbShift_L\t\t\t\t\t0xc0\n#define\t\tbGI_TH\t\t\t\t\t0xc\n#define\t\tbRxPathA\t\t\t\t0x1\n#define\t\tbRxPathB\t\t\t\t0x2\n#define\t\tbRxPathC\t\t\t\t0x4\n#define\t\tbRxPathD\t\t\t\t0x8\n#define\t\tbTxPathA\t\t\t\t0x1\n#define\t\tbTxPathB\t\t\t\t0x2\n#define\t\tbTxPathC\t\t\t\t0x4\n#define\t\tbTxPathD\t\t\t\t0x8\n#define\t\tbTRSSIFreq\t\t\t\t0x200\n#define\t\tbADCBackoff\t\t\t\t0x3000\n#define\t\tbDFIRBackoff\t\t\t0xc000\n#define\t\tbTRSSILatchPhase\t\t0x10000\n#define\t\tbRxIDCOffset\t\t\t0xff\n#define\t\tbRxQDCOffset\t\t\t0xff00\n#define\t\tbRxDFIRMode\t\t\t0x1800000\n#define\t\tbRxDCNFType\t\t\t0xe000000\n#define\t\tbRXIQImb_A\t\t\t\t0x3ff\n#define\t\tbRXIQImb_B\t\t\t\t0xfc00\n#define\t\tbRXIQImb_C\t\t\t\t0x3f0000\n#define\t\tbRXIQImb_D\t\t\t\t0xffc00000\n#define\t\tbDC_dc_Notch\t\t\t0x60000\n#define\t\tbRxNBINotch\t\t\t0x1f000000\n#define\t\tbPD_TH\t\t\t\t\t0xf\n#define\t\tbPD_TH_Opt2\t\t\t0xc000\n#define\t\tbPWED_TH\t\t\t\t0x700\n#define\t\tbIfMF_Win_L\t\t\t0x800\n#define\t\tbPD_Option\t\t\t\t0x1000\n#define\t\tbMF_Win_L\t\t\t\t0xe000\n#define\t\tbBW_Search_L\t\t\t0x30000\n#define\t\tbwin_enh_L\t\t\t\t0xc0000\n#define\t\tbBW_TH\t\t\t\t\t0x700000\n#define\t\tbED_TH2\t\t\t\t0x3800000\n#define\t\tbBW_option\t\t\t\t0x4000000\n#define\t\tbRatio_TH\t\t\t\t0x18000000\n#define\t\tbWindow_L\t\t\t\t0xe0000000\n#define\t\tbSBD_Option\t\t\t\t0x1\n#define\t\tbFrame_TH\t\t\t\t0x1c\n#define\t\tbFS_Option\t\t\t\t0x60\n#define\t\tbDC_Slope_check\t\t0x80\n#define\t\tbFGuard_Counter_DC_L\t0xe00\n#define\t\tbFrame_Weight_Short\t0x7000\n#define\t\tbSub_Tune\t\t\t\t0xe00000\n#define\t\tbFrame_DC_Length\t\t0xe000000\n#define\t\tbSBD_start_offset\t\t0x30000000\n#define\t\tbFrame_TH_2\t\t\t0x7\n#define\t\tbFrame_GI2_TH\t\t\t0x38\n#define\t\tbGI2_Sync_en\t\t\t0x40\n#define\t\tbSarch_Short_Early\t\t0x300\n#define\t\tbSarch_Short_Late\t\t0xc00\n#define\t\tbSarch_GI2_Late\t\t0x70000\n#define\t\tbCFOAntSum\t\t\t\t0x1\n#define\t\tbCFOAcc\t\t\t\t0x2\n#define\t\tbCFOStartOffset\t\t\t0xc\n#define\t\tbCFOLookBack\t\t\t0x70\n#define\t\tbCFOSumWeight\t\t\t0x80\n#define\t\tbDAGCEnable\t\t\t0x10000\n#define\t\tbTXIQImb_A\t\t\t\t0x3ff\n#define\t\tbTXIQImb_B\t\t\t\t0xfc00\n#define\t\tbTXIQImb_C\t\t\t\t0x3f0000\n#define\t\tbTXIQImb_D\t\t\t\t0xffc00000\n#define\t\tbTxIDCOffset\t\t\t0xff\n#define\t\tbTxQDCOffset\t\t\t0xff00\n#define\t\tbTxDFIRMode\t\t\t0x10000\n#define\t\tbTxPesudoNoiseOn\t\t0x4000000\n#define\t\tbTxPesudoNoise_A\t\t0xff\n#define\t\tbTxPesudoNoise_B\t\t0xff00\n#define\t\tbTxPesudoNoise_C\t\t0xff0000\n#define\t\tbTxPesudoNoise_D\t\t0xff000000\n#define\t\tbCCADropOption\t\t\t0x20000\n#define\t\tbCCADropThres\t\t\t0xfff00000\n#define\t\tbEDCCA_H\t\t\t\t0xf\n#define\t\tbEDCCA_L\t\t\t\t0xf0\n#define\t\tbLambda_ED\t\t\t0x300\n#define\t\tbRxInitialGain\t\t\t0x7f\n#define\t\tbRxAntDivEn\t\t\t\t0x80\n#define\t\tbRxAGCAddressForLNA\t0x7f00\n#define\t\tbRxHighPowerFlow\t\t0x8000\n#define\t\tbRxAGCFreezeThres\t\t0xc0000\n#define\t\tbRxFreezeStep_AGC1\t0x300000\n#define\t\tbRxFreezeStep_AGC2\t0xc00000\n#define\t\tbRxFreezeStep_AGC3\t0x3000000\n#define\t\tbRxFreezeStep_AGC0\t0xc000000\n#define\t\tbRxRssi_Cmp_En\t\t\t0x10000000\n#define\t\tbRxQuickAGCEn\t\t\t0x20000000\n#define\t\tbRxAGCFreezeThresMode\t0x40000000\n#define\t\tbRxOverFlowCheckType\t0x80000000\n#define\t\tbRxAGCShift\t\t\t\t0x7f\n#define\t\tbTRSW_Tri_Only\t\t\t0x80\n#define\t\tbPowerThres\t\t\t0x300\n#define\t\tbRxAGCEn\t\t\t\t0x1\n#define\t\tbRxAGCTogetherEn\t\t0x2\n#define\t\tbRxAGCMin\t\t\t\t0x4\n#define\t\tbRxHP_Ini\t\t\t\t0x7\n#define\t\tbRxHP_TRLNA\t\t\t0x70\n#define\t\tbRxHP_RSSI\t\t\t\t0x700\n#define\t\tbRxHP_BBP1\t\t\t\t0x7000\n#define\t\tbRxHP_BBP2\t\t\t\t0x70000\n#define\t\tbRxHP_BBP3\t\t\t\t0x700000\n#define\t\tbRSSI_H\t\t\t\t\t0x7f0000      \n#define\t\tbRSSI_Gen\t\t\t\t0x7f000000    \n#define\t\tbRxSettle_TRSW\t\t\t0x7\n#define\t\tbRxSettle_LNA\t\t\t0x38\n#define\t\tbRxSettle_RSSI\t\t\t0x1c0\n#define\t\tbRxSettle_BBP\t\t\t0xe00\n#define\t\tbRxSettle_RxHP\t\t\t0x7000\n#define\t\tbRxSettle_AntSW_RSSI\t0x38000\n#define\t\tbRxSettle_AntSW\t\t0xc0000\n#define\t\tbRxProcessTime_DAGC\t0x300000\n#define\t\tbRxSettle_HSSI\t\t\t0x400000\n#define\t\tbRxProcessTime_BBPPW\t0x800000\n#define\t\tbRxAntennaPowerShift\t0x3000000\n#define\t\tbRSSITableSelect\t\t0xc000000\n#define\t\tbRxHP_Final\t\t\t\t0x7000000\n#define\t\tbRxHTSettle_BBP\t\t\t0x7\n#define\t\tbRxHTSettle_HSSI\t\t0x8\n#define\t\tbRxHTSettle_RxHP\t\t0x70\n#define\t\tbRxHTSettle_BBPPW\t\t0x80\n#define\t\tbRxHTSettle_Idle\t\t0x300\n#define\t\tbRxHTSettle_Reserved\t0x1c00\n#define\t\tbRxHTRxHPEn\t\t\t0x8000\n#define\t\tbRxHTAGCFreezeThres\t0x30000\n#define\t\tbRxHTAGCTogetherEn\t0x40000\n#define\t\tbRxHTAGCMin\t\t\t0x80000\n#define\t\tbRxHTAGCEn\t\t\t\t0x100000\n#define\t\tbRxHTDAGCEn\t\t\t0x200000\n#define\t\tbRxHTRxHP_BBP\t\t\t0x1c00000\n#define\t\tbRxHTRxHP_Final\t\t0xe0000000\n#define\t\tbRxPWRatioTH\t\t\t0x3\n#define\t\tbRxPWRatioEn\t\t\t0x4\n#define\t\tbRxMFHold\t\t\t\t0x3800\n#define\t\tbRxPD_Delay_TH1\t\t0x38\n#define\t\tbRxPD_Delay_TH2\t\t0x1c0\n#define\t\tbRxPD_DC_COUNT_MAX\t0x600\n \n#define\t\tbRxPD_Delay_TH\t\t\t0x8000\n#define\t\tbRxProcess_Delay\t\t0xf0000\n#define\t\tbRxSearchrange_GI2_Early\t0x700000\n#define\t\tbRxFrame_Guard_Counter_L\t0x3800000\n#define\t\tbRxSGI_Guard_L\t\t\t0xc000000\n#define\t\tbRxSGI_Search_L\t\t0x30000000\n#define\t\tbRxSGI_TH\t\t\t\t0xc0000000\n#define\t\tbDFSCnt0\t\t\t\t0xff\n#define\t\tbDFSCnt1\t\t\t\t0xff00\n#define\t\tbDFSFlag\t\t\t\t0xf0000\n#define\t\tbMFWeightSum\t\t\t0x300000\n#define\t\tbMinIdxTH\t\t\t\t0x7f000000\n#define\t\tbDAFormat\t\t\t\t0x40000\n#define\t\tbTxChEmuEnable\t\t0x01000000\n#define\t\tbTRSWIsolation_A\t\t0x7f\n#define\t\tbTRSWIsolation_B\t\t0x7f00\n#define\t\tbTRSWIsolation_C\t\t0x7f0000\n#define\t\tbTRSWIsolation_D\t\t0x7f000000\n#define\t\tbExtLNAGain\t\t\t\t0x7c00\n\n \n#define\t\tbSTBCEn\t\t\t\t0x4\t \n#define\t\tbAntennaMapping\t\t0x10\n#define\t\tbNss\t\t\t\t\t0x20\n#define\t\tbCFOAntSumD\t\t\t0x200\n#define\t\tbPHYCounterReset\t\t0x8000000\n#define\t\tbCFOReportGet\t\t\t0x4000000\n#define\t\tbOFDMContinueTx\t\t0x10000000\n#define\t\tbOFDMSingleCarrier\t\t0x20000000\n#define\t\tbOFDMSingleTone\t\t0x40000000\n \n \n \n \n \n \n#define\t\tbHTDetect\t\t\t0x100\n#define\t\tbCFOEn\t\t\t\t0x10000\n#define\t\tbCFOValue\t\t\t0xfff00000\n#define\t\tbSigTone_Re\t\t0x3f\n#define\t\tbSigTone_Im\t\t0x7f00\n#define\t\tbCounter_CCA\t\t0xffff\n#define\t\tbCounter_ParityFail\t0xffff0000\n#define\t\tbCounter_RateIllegal\t\t0xffff\n#define\t\tbCounter_CRC8Fail\t0xffff0000\n#define\t\tbCounter_MCSNoSupport\t0xffff\n#define\t\tbCounter_FastSync\t0xffff\n#define\t\tbShortCFO\t\t\t0xfff\n#define\t\tbShortCFOTLength\t12    \n#define\t\tbShortCFOFLength\t11    \n#define\t\tbLongCFO\t\t\t0x7ff\n#define\t\tbLongCFOTLength\t11\n#define\t\tbLongCFOFLength\t11\n#define\t\tbTailCFO\t\t\t0x1fff\n#define\t\tbTailCFOTLength\t\t13\n#define\t\tbTailCFOFLength\t\t12\n#define\t\tbmax_en_pwdB\t\t0xffff\n#define\t\tbCC_power_dB\t\t0xffff0000\n#define\t\tbnoise_pwdB\t\t0xffff\n#define\t\tbPowerMeasTLength\t10\n#define\t\tbPowerMeasFLength\t3\n#define\t\tbRx_HT_BW\t\t\t0x1\n#define\t\tbRxSC\t\t\t\t0x6\n#define\t\tbRx_HT\t\t\t\t0x8\n#define\t\tbNB_intf_det_on\t\t0x1\n#define\t\tbIntf_win_len_cfg\t0x30\n#define\t\tbNB_Intf_TH_cfg\t\t0x1c0\n#define\t\tbRFGain\t\t\t\t0x3f\n#define\t\tbTableSel\t\t\t0x40\n#define\t\tbTRSW\t\t\t\t0x80\n#define\t\tbRxSNR_A\t\t\t0xff\n#define\t\tbRxSNR_B\t\t\t0xff00\n#define\t\tbRxSNR_C\t\t\t0xff0000\n#define\t\tbRxSNR_D\t\t\t0xff000000\n#define\t\tbSNREVMTLength\t\t8\n#define\t\tbSNREVMFLength\t\t1\n#define\t\tbCSI1st\t\t\t\t0xff\n#define\t\tbCSI2nd\t\t\t\t0xff00\n#define\t\tbRxEVM1st\t\t\t0xff0000\n#define\t\tbRxEVM2nd\t\t\t0xff000000\n#define\t\tbSIGEVM\t\t\t0xff\n#define\t\tbPWDB\t\t\t\t0xff00\n#define\t\tbSGIEN\t\t\t\t0x10000\n\n#define\t\tbSFactorQAM1\t\t0xf\t \n#define\t\tbSFactorQAM2\t\t0xf0\n#define\t\tbSFactorQAM3\t\t0xf00\n#define\t\tbSFactorQAM4\t\t0xf000\n#define\t\tbSFactorQAM5\t\t0xf0000\n#define\t\tbSFactorQAM6\t\t0xf0000\n#define\t\tbSFactorQAM7\t\t0xf00000\n#define\t\tbSFactorQAM8\t\t0xf000000\n#define\t\tbSFactorQAM9\t\t0xf0000000\n#define\t\tbCSIScheme\t\t\t0x100000\n\n#define\t\tbNoiseLvlTopSet\t\t0x3\t \n#define\t\tbChSmooth\t\t\t0x4\n#define\t\tbChSmoothCfg1\t\t0x38\n#define\t\tbChSmoothCfg2\t\t0x1c0\n#define\t\tbChSmoothCfg3\t\t0xe00\n#define\t\tbChSmoothCfg4\t\t0x7000\n#define\t\tbMRCMode\t\t\t0x800000\n#define\t\tbTHEVMCfg\t\t\t0x7000000\n\n#define\t\tbLoopFitType\t\t0x1\t \n#define\t\tbUpdCFO\t\t\t0x40\n#define\t\tbUpdCFOOffData\t\t0x80\n#define\t\tbAdvUpdCFO\t\t\t0x100\n#define\t\tbAdvTimeCtrl\t\t0x800\n#define\t\tbUpdClko\t\t\t0x1000\n#define\t\tbFC\t\t\t\t\t0x6000\n#define\t\tbTrackingMode\t\t0x8000\n#define\t\tbPhCmpEnable\t\t0x10000\n#define\t\tbUpdClkoLTF\t\t0x20000\n#define\t\tbComChCFO\t\t\t0x40000\n#define\t\tbCSIEstiMode\t\t0x80000\n#define\t\tbAdvUpdEqz\t\t\t0x100000\n#define\t\tbUChCfg\t\t\t\t0x7000000\n#define\t\tbUpdEqz\t\t\t0x8000000\n\n \n#define\t\tbRxPesudoNoiseOn\t\t0x20000000\t \n#define\t\tbRxPesudoNoise_A\t\t0xff\n#define\t\tbRxPesudoNoise_B\t\t0xff00\n#define\t\tbRxPesudoNoise_C\t\t0xff0000\n#define\t\tbRxPesudoNoise_D\t\t0xff000000\n#define\t\tbPesudoNoiseState_A\t0xffff\n#define\t\tbPesudoNoiseState_B\t0xffff0000\n#define\t\tbPesudoNoiseState_C\t0xffff\n#define\t\tbPesudoNoiseState_D\t0xffff0000\n\n \n \n#define\t\tbZebra1_HSSIEnable\t\t0x8\t\t \n#define\t\tbZebra1_TRxControl\t\t0xc00\n#define\t\tbZebra1_TRxGainSetting\t0x07f\n#define\t\tbZebra1_RxCorner\t\t0xc00\n#define\t\tbZebra1_TxChargePump\t0x38\n#define\t\tbZebra1_RxChargePump\t0x7\n#define\t\tbZebra1_ChannelNum\t0xf80\n#define\t\tbZebra1_TxLPFBW\t\t0x400\n#define\t\tbZebra1_RxLPFBW\t\t0x600\n\n \n#define\t\tbRTL8256RegModeCtrl1\t0x100\t \n#define\t\tbRTL8256RegModeCtrl0\t0x40\n#define\t\tbRTL8256_TxLPFBW\t\t0x18\n#define\t\tbRTL8256_RxLPFBW\t\t0x600\n\n \n#define\t\tbRTL8258_TxLPFBW\t\t0xc\t \n#define\t\tbRTL8258_RxLPFBW\t\t0xc00\n#define\t\tbRTL8258_RSSILPFBW\t0xc0\n\n\n \n \n \n\n \n#define\t\tbByte0\t\t\t\t0x1\t \n#define\t\tbByte1\t\t\t\t0x2\n#define\t\tbByte2\t\t\t\t0x4\n#define\t\tbByte3\t\t\t\t0x8\n#define\t\tbWord0\t\t\t\t0x3\n#define\t\tbWord1\t\t\t\t0xc\n#define\t\tbDWord\t\t\t\t0xf\n\n \n#define\t\tbMaskByte0\t\t\t0xff\t \n#define\t\tbMaskByte1\t\t\t0xff00\n#define\t\tbMaskByte2\t\t\t0xff0000\n#define\t\tbMaskByte3\t\t\t0xff000000\n#define\t\tbMaskHWord\t\t0xffff0000\n#define\t\tbMaskLWord\t\t\t0x0000ffff\n#define\t\tbMaskDWord\t\t0xffffffff\n#define\t\tbMaskH3Bytes\t\t0xffffff00\n#define\t\tbMask12Bits\t\t\t0xfff\n#define\t\tbMaskH4Bits\t\t\t0xf0000000\n#define\t\tbMaskOFDM_D\t\t0xffc00000\n#define\t\tbMaskCCK\t\t\t0x3f3f3f3f\n\n\n#define\t\tbEnable\t\t\t0x1\t \n#define\t\tbDisable\t\t0x0\n\n#define\t\tLeftAntenna\t\t0x0\t \n#define\t\tRightAntenna\t0x1\n\n#define\t\ttCheckTxStatus\t\t500    \n#define\t\ttUpdateRxCounter\t100    \n\n#define\t\trateCCK\t\t0\t \n#define\t\trateOFDM\t1\n#define\t\trateHT\t\t2\n\n \n#define\t\tbPMAC_End\t\t\t0x1ff\t \n#define\t\tbFPGAPHY0_End\t\t0x8ff\n#define\t\tbFPGAPHY1_End\t\t0x9ff\n#define\t\tbCCKPHY0_End\t\t0xaff\n#define\t\tbOFDMPHY0_End\t\t0xcff\n#define\t\tbOFDMPHY1_End\t\t0xdff\n\n \n \n \n \n \n \n\n#define\t\tbPMACControl\t\t0x0\t\t \n#define\t\tbWMACControl\t\t0x1\n#define\t\tbWNICControl\t\t0x2\n\n#define\t\tPathA\t\t\t0x0\t \n#define\t\tPathB\t\t\t0x1\n#define\t\tPathC\t\t\t0x2\n#define\t\tPathD\t\t\t0x3\n\n \n\n\n#endif\t \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}