INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PC/Desktop/Project/BCD_to_7segment/BCD_to_7segment.srcs/sources_1/new/BCD_to_7segment.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD_to_7segment
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PC/Desktop/Project/BCD_to_7segment/BCD_to_7segment.srcs/sim_1/new/BCD_to_7segment_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD_to_7segment_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PC/Desktop/Project/BCD_to_7segment/BCD_to_7segment.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
