vendor_name = ModelSim
source_file = 1, C:/Users/Reuben/Github/FPGA-Encryption/UART_Test/UART_Test.v
source_file = 1, C:/Users/Reuben/Github/FPGA-Encryption/UART_Test/uart_tx.v
source_file = 1, C:/Users/Reuben/Github/FPGA-Encryption/UART_Test/output_files/uart_rx.v
source_file = 1, C:/Users/Reuben/Github/FPGA-Encryption/UART_Test/db/UART_Test.cbx.xml
design_name = UART_Test
instance = comp, \tx~output , tx~output, UART_Test, 1
instance = comp, \clk~input , clk~input, UART_Test, 1
design_name = hard_block
instance = comp, \~ALTERA_ASDO_DATA1~~ibuf , ~ALTERA_ASDO_DATA1~~ibuf, hard_block, 1
instance = comp, \~ALTERA_FLASH_nCE_nCSO~~ibuf , ~ALTERA_FLASH_nCE_nCSO~~ibuf, hard_block, 1
instance = comp, \~ALTERA_DATA0~~ibuf , ~ALTERA_DATA0~~ibuf, hard_block, 1
