Vivado Simulator 2014.2
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test2_behav --prj C:/Xilinx/Vivado/CPU2/CPU2.sim/sim_1/behav/test2.prj xil_defaultlib.test2 xil_defaultlib.glbl 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Xilinx/Vivado/CPU2/CPU2.srcs/sources_1/new/Selector_2_to_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Selector_2_to_1
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Xilinx/Vivado/CPU2/CPU2.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Xilinx/Vivado/CPU2/CPU2.srcs/sources_1/new/PCAdd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCAdd
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Xilinx/Vivado/CPU2/CPU2.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Xilinx/Vivado/CPU2/CPU2.srcs/sources_1/new/InsMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InsMEM
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Xilinx/Vivado/CPU2/CPU2.srcs/sources_1/new/Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extend
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Xilinx/Vivado/CPU2/CPU2.srcs/sources_1/new/Extend.v:34]
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Xilinx/Vivado/CPU2/CPU2.srcs/sources_1/new/DataRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataRegister
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Xilinx/Vivado/CPU2/CPU2.srcs/sources_1/new/DataMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMEM
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Xilinx/Vivado/CPU2/CPU2.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
WARNING: [VRFC 10-986] literal value truncated to fit in 2 bits [C:/Xilinx/Vivado/CPU2/CPU2.srcs/sources_1/new/ControlUnit.v:57]
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Xilinx/Vivado/CPU2/CPU2.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Xilinx/Vivado/CPU2/CPU2.srcs/sources_1/new/m_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m_cpu
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Xilinx/Vivado/CPU2/CPU2.srcs/sources_1/new/key_fangdou.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key_fangdou
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Xilinx/Vivado/CPU2/CPU2.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Xilinx/Vivado/CPU2/CPU2.srcs/sources_1/new/counter4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter4
WARNING: [VRFC 10-1315] redeclaration of ansi port count is not allowed [C:/Xilinx/Vivado/CPU2/CPU2.srcs/sources_1/new/counter4.v:28]
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Xilinx/Vivado/CPU2/CPU2.srcs/sources_1/new/display_cpu2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display_cpu2
WARNING: [VRFC 10-1315] redeclaration of ansi port testsignal is not allowed [C:/Xilinx/Vivado/CPU2/CPU2.srcs/sources_1/new/display_cpu2.v:53]
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Xilinx/Vivado/CPU2/CPU2.srcs/sim_1/new/test2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test2
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Xilinx/Vivado/2014.2/data/verilog/src/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
Starting static elaboration
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Xilinx/Vivado/CPU2/CPU2.srcs/sources_1/new/Extend.v:34]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.counter4
Compiling module xil_defaultlib.key_fangdou
Compiling module xil_defaultlib.display
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DataRegister
Compiling module xil_defaultlib.DataMEM
Compiling module xil_defaultlib.Selector_2_to_1
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.Extend
Compiling module xil_defaultlib.PCAdd
Compiling module xil_defaultlib.InsMEM
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.m_cpu
Compiling module xil_defaultlib.display_cpu2
Compiling module xil_defaultlib.test2
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot test2_behav
