m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA/20.1/modelsim_ase/win32aloem
vALU
Z0 !s110 1711250271
!i10b 1
!s100 LDcWQ9hCc^hHBiC_ZVF^`1
Z1 !s11b Dg1SIo80bB@j0V0VzS_@n1
IKb15CMV5O7kfLPSh_UmOL1
Z2 VDg1SIo80bB@j0V0VzS_@n1
Z3 dE:/NCKU-Digital_IC_Design/HW1_P76124265/RTL
Z4 w1711249895
8ALU.v
FALU.v
!i122 29
L0 4 20
Z5 OV;L;2020.1;71
r1
!s85 0
31
Z6 !s108 1711250271.000000
Z7 !s107 Q_Comparator.v|ALU.v|E:/NCKU-Digital_IC_Design/HW1_P76124265/RTL/MAS_2input.v|
Z8 !s90 -reportprogress|300|-work|work|-stats=none|E:/NCKU-Digital_IC_Design/HW1_P76124265/RTL/MAS_2input.v|
!i113 1
Z9 o-work work
Z10 tCvgOpt 0
n@a@l@u
vMAS_2input
R0
!i10b 1
!s100 AWXTX>zTb`2I<N[S4k9V51
R1
IXdWMGJm9QobBi0AOK?h3^2
R2
R3
R4
8E:/NCKU-Digital_IC_Design/HW1_P76124265/RTL/MAS_2input.v
FE:/NCKU-Digital_IC_Design/HW1_P76124265/RTL/MAS_2input.v
!i122 29
L0 8 23
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
R10
n@m@a@s_2input
vQ_Comparator
Z11 !s110 1711250272
!i10b 1
!s100 ka4B:S?1i@Ln@CV]M`THX3
R1
Ig@:EPi0IAJ]@PRb@bkdQ_3
R2
R3
R4
8E:/NCKU-Digital_IC_Design/HW1_P76124265/RTL/Q_Comparator.v
FE:/NCKU-Digital_IC_Design/HW1_P76124265/RTL/Q_Comparator.v
!i122 30
L0 4 13
R5
r1
!s85 0
31
R6
!s107 E:/NCKU-Digital_IC_Design/HW1_P76124265/RTL/Q_Comparator.v|
!s90 -reportprogress|300|-work|work|-stats=none|E:/NCKU-Digital_IC_Design/HW1_P76124265/RTL/Q_Comparator.v|
!i113 1
R9
R10
n@q_@comparator
vtest
R11
!i10b 1
!s100 `1?l1L2M7M7ToDMgP]D9o1
R1
I9`[ai56FmegZ>DOZFAg;n0
R2
R3
R4
8E:/NCKU-Digital_IC_Design/HW1_P76124265/RTL/tb.v
FE:/NCKU-Digital_IC_Design/HW1_P76124265/RTL/tb.v
!i122 31
L0 2 166
R5
r1
!s85 0
31
!s108 1711250272.000000
!s107 E:/NCKU-Digital_IC_Design/HW1_P76124265/RTL/tb.v|
!s90 -reportprogress|300|-work|work|-stats=none|E:/NCKU-Digital_IC_Design/HW1_P76124265/RTL/tb.v|
!i113 1
R9
R10
