{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1763295954308 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1763295954308 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 16 17:55:54 2025 " "Processing started: Sun Nov 16 17:55:54 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1763295954308 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763295954308 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off t2c_maze_explorer -c t2c_maze_explorer " "Command: quartus_map --read_settings_files=on --write_settings_files=off t2c_maze_explorer -c t2c_maze_explorer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763295954308 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1763295954567 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1763295954567 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "move MOVE t2c_maze_explorer.v(10) " "Verilog HDL Declaration information at t2c_maze_explorer.v(10): object \"move\" differs only in case from object \"MOVE\" in the same scope" {  } { { "code/t2c_maze_explorer.v" "" { Text "C:/Users/MoulikBose/Desktop/mb_2770_task2c/t2c_maze_explorer/code/t2c_maze_explorer.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1763295961844 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "left LEFT t2c_maze_explorer.v(6) " "Verilog HDL Declaration information at t2c_maze_explorer.v(6): object \"left\" differs only in case from object \"LEFT\" in the same scope" {  } { { "code/t2c_maze_explorer.v" "" { Text "C:/Users/MoulikBose/Desktop/mb_2770_task2c/t2c_maze_explorer/code/t2c_maze_explorer.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1763295961844 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "right RIGHT t2c_maze_explorer.v(8) " "Verilog HDL Declaration information at t2c_maze_explorer.v(8): object \"right\" differs only in case from object \"RIGHT\" in the same scope" {  } { { "code/t2c_maze_explorer.v" "" { Text "C:/Users/MoulikBose/Desktop/mb_2770_task2c/t2c_maze_explorer/code/t2c_maze_explorer.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1763295961844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/t2c_maze_explorer.v 1 1 " "Found 1 design units, including 1 entities, in source file code/t2c_maze_explorer.v" { { "Info" "ISGN_ENTITY_NAME" "1 t2c_maze_explorer " "Found entity 1: t2c_maze_explorer" {  } { { "code/t2c_maze_explorer.v" "" { Text "C:/Users/MoulikBose/Desktop/mb_2770_task2c/t2c_maze_explorer/code/t2c_maze_explorer.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763295961845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763295961845 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "t2c_maze_explorer " "Elaborating entity \"t2c_maze_explorer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1763295961865 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 t2c_maze_explorer.v(86) " "Verilog HDL assignment warning at t2c_maze_explorer.v(86): truncated value with size 32 to match size of target (2)" {  } { { "code/t2c_maze_explorer.v" "" { Text "C:/Users/MoulikBose/Desktop/mb_2770_task2c/t2c_maze_explorer/code/t2c_maze_explorer.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763295961871 "|t2c_maze_explorer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 t2c_maze_explorer.v(101) " "Verilog HDL assignment warning at t2c_maze_explorer.v(101): truncated value with size 32 to match size of target (2)" {  } { { "code/t2c_maze_explorer.v" "" { Text "C:/Users/MoulikBose/Desktop/mb_2770_task2c/t2c_maze_explorer/code/t2c_maze_explorer.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763295961871 "|t2c_maze_explorer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 t2c_maze_explorer.v(108) " "Verilog HDL assignment warning at t2c_maze_explorer.v(108): truncated value with size 32 to match size of target (2)" {  } { { "code/t2c_maze_explorer.v" "" { Text "C:/Users/MoulikBose/Desktop/mb_2770_task2c/t2c_maze_explorer/code/t2c_maze_explorer.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763295961871 "|t2c_maze_explorer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 t2c_maze_explorer.v(119) " "Verilog HDL assignment warning at t2c_maze_explorer.v(119): truncated value with size 32 to match size of target (2)" {  } { { "code/t2c_maze_explorer.v" "" { Text "C:/Users/MoulikBose/Desktop/mb_2770_task2c/t2c_maze_explorer/code/t2c_maze_explorer.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763295961871 "|t2c_maze_explorer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 t2c_maze_explorer.v(139) " "Verilog HDL assignment warning at t2c_maze_explorer.v(139): truncated value with size 32 to match size of target (2)" {  } { { "code/t2c_maze_explorer.v" "" { Text "C:/Users/MoulikBose/Desktop/mb_2770_task2c/t2c_maze_explorer/code/t2c_maze_explorer.v" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763295961871 "|t2c_maze_explorer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 t2c_maze_explorer.v(148) " "Verilog HDL assignment warning at t2c_maze_explorer.v(148): truncated value with size 32 to match size of target (2)" {  } { { "code/t2c_maze_explorer.v" "" { Text "C:/Users/MoulikBose/Desktop/mb_2770_task2c/t2c_maze_explorer/code/t2c_maze_explorer.v" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763295961871 "|t2c_maze_explorer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 t2c_maze_explorer.v(154) " "Verilog HDL assignment warning at t2c_maze_explorer.v(154): truncated value with size 32 to match size of target (2)" {  } { { "code/t2c_maze_explorer.v" "" { Text "C:/Users/MoulikBose/Desktop/mb_2770_task2c/t2c_maze_explorer/code/t2c_maze_explorer.v" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763295961871 "|t2c_maze_explorer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 t2c_maze_explorer.v(163) " "Verilog HDL assignment warning at t2c_maze_explorer.v(163): truncated value with size 32 to match size of target (2)" {  } { { "code/t2c_maze_explorer.v" "" { Text "C:/Users/MoulikBose/Desktop/mb_2770_task2c/t2c_maze_explorer/code/t2c_maze_explorer.v" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763295961871 "|t2c_maze_explorer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 t2c_maze_explorer.v(169) " "Verilog HDL assignment warning at t2c_maze_explorer.v(169): truncated value with size 32 to match size of target (2)" {  } { { "code/t2c_maze_explorer.v" "" { Text "C:/Users/MoulikBose/Desktop/mb_2770_task2c/t2c_maze_explorer/code/t2c_maze_explorer.v" 169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763295961871 "|t2c_maze_explorer"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i t2c_maze_explorer.v(69) " "Verilog HDL Always Construct warning at t2c_maze_explorer.v(69): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "code/t2c_maze_explorer.v" "" { Text "C:/Users/MoulikBose/Desktop/mb_2770_task2c/t2c_maze_explorer/code/t2c_maze_explorer.v" 69 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1763295961871 "|t2c_maze_explorer"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "j t2c_maze_explorer.v(69) " "Verilog HDL Always Construct warning at t2c_maze_explorer.v(69): inferring latch(es) for variable \"j\", which holds its previous value in one or more paths through the always construct" {  } { { "code/t2c_maze_explorer.v" "" { Text "C:/Users/MoulikBose/Desktop/mb_2770_task2c/t2c_maze_explorer/code/t2c_maze_explorer.v" 69 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1763295961871 "|t2c_maze_explorer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 t2c_maze_explorer.v(182) " "Verilog HDL assignment warning at t2c_maze_explorer.v(182): truncated value with size 32 to match size of target (4)" {  } { { "code/t2c_maze_explorer.v" "" { Text "C:/Users/MoulikBose/Desktop/mb_2770_task2c/t2c_maze_explorer/code/t2c_maze_explorer.v" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763295961871 "|t2c_maze_explorer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 t2c_maze_explorer.v(185) " "Verilog HDL assignment warning at t2c_maze_explorer.v(185): truncated value with size 32 to match size of target (4)" {  } { { "code/t2c_maze_explorer.v" "" { Text "C:/Users/MoulikBose/Desktop/mb_2770_task2c/t2c_maze_explorer/code/t2c_maze_explorer.v" 185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763295961871 "|t2c_maze_explorer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 t2c_maze_explorer.v(193) " "Verilog HDL assignment warning at t2c_maze_explorer.v(193): truncated value with size 32 to match size of target (4)" {  } { { "code/t2c_maze_explorer.v" "" { Text "C:/Users/MoulikBose/Desktop/mb_2770_task2c/t2c_maze_explorer/code/t2c_maze_explorer.v" 193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763295961871 "|t2c_maze_explorer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 t2c_maze_explorer.v(198) " "Verilog HDL assignment warning at t2c_maze_explorer.v(198): truncated value with size 32 to match size of target (4)" {  } { { "code/t2c_maze_explorer.v" "" { Text "C:/Users/MoulikBose/Desktop/mb_2770_task2c/t2c_maze_explorer/code/t2c_maze_explorer.v" 198 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763295961871 "|t2c_maze_explorer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 t2c_maze_explorer.v(206) " "Verilog HDL assignment warning at t2c_maze_explorer.v(206): truncated value with size 32 to match size of target (4)" {  } { { "code/t2c_maze_explorer.v" "" { Text "C:/Users/MoulikBose/Desktop/mb_2770_task2c/t2c_maze_explorer/code/t2c_maze_explorer.v" 206 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763295961871 "|t2c_maze_explorer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 t2c_maze_explorer.v(209) " "Verilog HDL assignment warning at t2c_maze_explorer.v(209): truncated value with size 32 to match size of target (4)" {  } { { "code/t2c_maze_explorer.v" "" { Text "C:/Users/MoulikBose/Desktop/mb_2770_task2c/t2c_maze_explorer/code/t2c_maze_explorer.v" 209 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763295961871 "|t2c_maze_explorer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 t2c_maze_explorer.v(215) " "Verilog HDL assignment warning at t2c_maze_explorer.v(215): truncated value with size 32 to match size of target (4)" {  } { { "code/t2c_maze_explorer.v" "" { Text "C:/Users/MoulikBose/Desktop/mb_2770_task2c/t2c_maze_explorer/code/t2c_maze_explorer.v" 215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763295961871 "|t2c_maze_explorer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 t2c_maze_explorer.v(218) " "Verilog HDL assignment warning at t2c_maze_explorer.v(218): truncated value with size 32 to match size of target (4)" {  } { { "code/t2c_maze_explorer.v" "" { Text "C:/Users/MoulikBose/Desktop/mb_2770_task2c/t2c_maze_explorer/code/t2c_maze_explorer.v" 218 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763295961871 "|t2c_maze_explorer"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next_state t2c_maze_explorer.v(176) " "Verilog HDL Always Construct warning at t2c_maze_explorer.v(176): inferring latch(es) for variable \"next_state\", which holds its previous value in one or more paths through the always construct" {  } { { "code/t2c_maze_explorer.v" "" { Text "C:/Users/MoulikBose/Desktop/mb_2770_task2c/t2c_maze_explorer/code/t2c_maze_explorer.v" 176 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1763295961871 "|t2c_maze_explorer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.DECIDE t2c_maze_explorer.v(176) " "Inferred latch for \"next_state.DECIDE\" at t2c_maze_explorer.v(176)" {  } { { "code/t2c_maze_explorer.v" "" { Text "C:/Users/MoulikBose/Desktop/mb_2770_task2c/t2c_maze_explorer/code/t2c_maze_explorer.v" 176 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1763295961871 "|t2c_maze_explorer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.MOVE t2c_maze_explorer.v(176) " "Inferred latch for \"next_state.MOVE\" at t2c_maze_explorer.v(176)" {  } { { "code/t2c_maze_explorer.v" "" { Text "C:/Users/MoulikBose/Desktop/mb_2770_task2c/t2c_maze_explorer/code/t2c_maze_explorer.v" 176 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1763295961871 "|t2c_maze_explorer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.START t2c_maze_explorer.v(176) " "Inferred latch for \"next_state.START\" at t2c_maze_explorer.v(176)" {  } { { "code/t2c_maze_explorer.v" "" { Text "C:/Users/MoulikBose/Desktop/mb_2770_task2c/t2c_maze_explorer/code/t2c_maze_explorer.v" 176 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1763295961871 "|t2c_maze_explorer"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "next_state.START_2090 " "Latch next_state.START_2090 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.IDLE " "Ports D and ENA on the latch are fed by the same signal state.IDLE" {  } { { "code/t2c_maze_explorer.v" "" { Text "C:/Users/MoulikBose/Desktop/mb_2770_task2c/t2c_maze_explorer/code/t2c_maze_explorer.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1763295962650 ""}  } { { "code/t2c_maze_explorer.v" "" { Text "C:/Users/MoulikBose/Desktop/mb_2770_task2c/t2c_maze_explorer/code/t2c_maze_explorer.v" 176 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1763295962650 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "code/t2c_maze_explorer.v" "" { Text "C:/Users/MoulikBose/Desktop/mb_2770_task2c/t2c_maze_explorer/code/t2c_maze_explorer.v" 86 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1763295962650 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1763295962650 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1763295962948 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1763295963837 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/MoulikBose/Desktop/mb_2770_task2c/t2c_maze_explorer/output_files/t2c_maze_explorer.map.smsg " "Generated suppressed messages file C:/Users/MoulikBose/Desktop/mb_2770_task2c/t2c_maze_explorer/output_files/t2c_maze_explorer.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763295963870 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1763295963966 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763295963966 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "460 " "Implemented 460 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1763295964016 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1763295964016 ""} { "Info" "ICUT_CUT_TM_LCELLS" "452 " "Implemented 452 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1763295964016 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1763295964016 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 23 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4810 " "Peak virtual memory: 4810 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1763295964040 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 16 17:56:04 2025 " "Processing ended: Sun Nov 16 17:56:04 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1763295964040 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1763295964040 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1763295964040 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1763295964040 ""}
