/*#*********************************************************************************************************************/
/*
/*# Technology     : TSMC 16nm CMOS Logic FinFet Compact (FFC) Low Leakage HKMG                          */
/*# Memory Type    : TSMC 16nm FFC Single Port SRAM with d0907 bit cell                     */
/*# Library Name   : ts1n16ffcllsvta1024x32m4sw (user specify : ts1n16ffcllsvta1024x32m4sw)            */
/*# Library Version: 120a                                                */
/*# Generated Time : 2025/06/22, 17:57:08                                        */
/*#*********************************************************************************************************************/
/*#                                                            */
/*# STATEMENT OF USE                                                    */
/*#                                                            */
/*# This information contains confidential and proprietary information of TSMC.                    */
/*# No part of this information may be reproduced, transmitted, transcribed,                        */
/*# stored in a retrieval system, or translated into any human or computer                        */
/*# language, in any form or by any means, electronic, mechanical, magnetic,                        */
/*# optical, chemical, manual, or otherwise, without the prior written permission                    */
/*# of TSMC. This information was prepared for informational purpose and is for                    */
/*# use by TSMC's customers only. TSMC reserves the right to make changes in the                    */
/*# information at any time and without notice.                                    */
/*#                                                            */
/*#*********************************************************************************************************************/
/* Template Version : S_03_54401                                               */
/****************************************************************************** */

library (  ts1n16ffcllsvta1024x32m4sw_ssgnp0p675v150c ) {
    technology ( cmos) ;
    delay_model : table_lookup ;
    date : "2025/06/22, 17:57:08" ;
    comment : "Copyright TSMC" ;
    revision : v1.0 ;
    simulation : true ;
    voltage_map ( VDD, 0.675000 ) ;
    voltage_map ( VSS, 0.0) ;
    nom_process : 1 ;
    nom_temperature : 150.000000 ;
    nom_voltage : 0.675000 ;
    operating_conditions ( "ssgnp0p675v150c" ) {
        process : 1 ;
        temperature : 150 ;
        voltage : 0.675000 ;
        tree_type : "balanced_tree" ;
    }
    default_operating_conditions : ssgnp0p675v150c ;
    capacitive_load_unit ( 1, pf)  ;
    voltage_unit : "1V" ;
    current_unit : "1uA" ;
    time_unit : "1ns" ;
    leakage_power_unit : "1uW" ;   
    pulling_resistance_unit : "1kohm" ;
    library_features ( report_delay_calculation) ;
    library_features ( report_power_calculation) ;    
    define_cell_area ( pad_drivers,pad_driver_sites) ;
    define_cell_area ( bond_pads,pad_slots) ;
 
    default_max_fanout : 20.0 ;
    default_fanout_load : 1.0 ;
    default_inout_pin_cap : 0.0 ;
    default_input_pin_cap : 0.0 ;
    default_output_pin_cap : 0.0 ;

    input_voltage(cmos) {
        vil : 0.3 * VDD ;
        vih : 0.7 * VDD ;
        vimin : -0.5 ;
        vimax : VDD + 0.5 ;
    }
    input_voltage(cmos_schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl_schmitt) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(pci) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    output_voltage(cmos) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(cmos_schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl_schmitt) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(pci) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
  
    slew_lower_threshold_pct_rise : 10.00 ;
    slew_upper_threshold_pct_rise : 90.00 ;
    slew_derate_from_library : 1.00 ;
    input_threshold_pct_fall : 50.00 ;
    output_threshold_pct_fall : 50.00 ;
    input_threshold_pct_rise : 50.00 ;
    output_threshold_pct_rise : 50.00 ;
    slew_lower_threshold_pct_fall : 10.00 ;
    slew_upper_threshold_pct_fall : 90.00 ;
    default_cell_leakage_power : 0.000000 ;
    default_leakage_power_density : 0.000000 ;
    k_volt_cell_leakage_power : 0.000000 ;
    k_temp_cell_leakage_power : 0.000000 ;
    k_process_cell_leakage_power : 0.000000 ;
    k_volt_internal_power : 0.000000 ;
    k_temp_internal_power : 0.000000 ;
    k_process_internal_power : 0.000000 ;

    /* LIBRARY_DEFINES */
    /* LIBRARY_ATTRIBUTE */
    define(functional_peak_current, cell, float);
    lu_table_template (clktree_constraint_template) {
         variable_1 : input_net_transition ;
         index_1 ( "0.016000, 0.070000, 0.143000, 0.289000, 0.580000" ) ;
    }
    lu_table_template ( clktran_constraint_template ) {
        variable_1 : constrained_pin_transition ;
        index_1 ( "0.016000, 0.070000, 0.143000, 0.289000, 0.580000" ) ;
    }
    lu_table_template (asyntran_constraint_template) {
         variable_1 : constrained_pin_transition ;
         index_1 ( "0.016000, 0.070000, 0.143000, 0.289000, 0.580000" ) ;
    }    
    lu_table_template (asig2sram_delay_template) {
         variable_1 : input_net_transition ;
         variable_2 : total_output_net_capacitance ;
         index_1 ( "0.016000, 0.070000, 0.143000, 0.289000, 0.580000" ) ;
         index_2 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    lu_table_template ( sig2sram_delay_template ) {
        variable_1 : input_net_transition ;
        variable_2 : total_output_net_capacitance ;
        index_1 ( "0.016000, 0.070000, 0.143000, 0.289000, 0.580000" ) ;
        index_2 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    lu_table_template ( sram_load_template ) {
        variable_1 : total_output_net_capacitance ;
        index_1 ("0.002000, 0.024900, 0.052700, 0.108400, 0.219700");
    }
    lu_table_template ( sig2sram_constraint_template ) {
        variable_1 : related_pin_transition ;
        variable_2 : constrained_pin_transition ;
        index_1 ( "0.016000, 0.070000, 0.143000, 0.289000, 0.580000" ) ;
        index_2 ( "0.016000, 0.070000, 0.143000, 0.289000, 0.580000" ) ;
    }
    power_lut_template ( sram_power_template ) {
        variable_1 : total_output_net_capacitance ;
        index_1 ("0.002000, 0.024900, 0.052700, 0.108400, 0.219700");
    } 
    /* LIBRARY_TEMPLATE */

    lu_table_template (waveform_template_name) {
        variable_1 : input_net_transition;
        variable_2 : normalized_voltage;
        index_1 ( "0.016000, 0.070000, 0.143000, 0.289000, 0.580000" );
        index_2 ("0, 0.065, 0.215835, 0.34251, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1");
    }
    normalized_driver_waveform (waveform_template_name) {
        index_1 ( "0.016000, 0.070000, 0.143000, 0.289000, 0.580000" );
        index_2 ("0, 0.065, 0.215835, 0.34251, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1");
        values ( \
              "0.000000, 0.001300, 0.004317, 0.006850, 0.009405, 0.011749, 0.015113, 0.018411, 0.018856, 0.019210, 0.019483, 0.019686, 0.019909, 0.020000",\
              "0.000000, 0.005687, 0.018886, 0.029970, 0.041149, 0.051402, 0.066121, 0.080548, 0.082494, 0.084044, 0.085238, 0.086125, 0.087102, 0.087500",\
              "0.000000, 0.011619, 0.038581, 0.061224, 0.084061, 0.105006, 0.135076, 0.164548, 0.168523, 0.171690, 0.174129, 0.175941, 0.177937, 0.178750",\
              "0.000000, 0.023481, 0.077970, 0.123732, 0.169886, 0.212215, 0.272986, 0.332548, 0.340581, 0.346983, 0.351910, 0.355573, 0.359606, 0.361250",\
              "0.000000, 0.047125, 0.156480, 0.248320, 0.340947, 0.425899, 0.547861, 0.667397, 0.683518, 0.696367, 0.706256, 0.713606, 0.721701, 0.725000"\
               );
    }
    type ( A_bus_9_to_0 ) {
        base_type : array ;
        data_type : bit ;
        bit_width : 10 ;
        bit_from : 9 ;
        bit_to : 0 ;
        downto : true ;
    }
    type ( Q_bus_31_to_0 ) {
        base_type : array ;
        data_type : bit ;
        bit_width : 32 ;
        bit_from : 31 ;
        bit_to : 0 ;
        downto : true ;
    }
    type (RTSEL_bus_1_to_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
    type (WTSEL_bus_1_to_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
cell ( TS1N16FFCLLSVTA1024X32M4SW ) {
    memory () {
        type : ram ;
        address_width : 10 ;
        word_width : 32 ;
    }
    functional_peak_current : 16801.400000;
    area : 4806.262800 ;
    interface_timing : TRUE ;
    dont_use : TRUE ;
    dont_touch : TRUE ;
    map_only : TRUE ;
    is_macro_cell : TRUE ;
    pg_pin ( VDD ) {
        voltage_name : VDD ;
        direction : input;
        pg_type : primary_power ;
    }    
    pg_pin ( VSS ) {
        voltage_name : VSS ;
        direction : input;
        pg_type : primary_ground ;
    }
    bus(RTSEL) {
        bus_type : RTSEL_bus_1_to_0 ;
        direction : input;
        max_transition  : 0.580000 ;
        capacitance     : 0.001424 ;
                timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "1.177260, 1.183560, 1.196265, 1.237845, 1.812500" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "1.177260, 1.183560, 1.196265, 1.237845, 1.812500" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "1.059534, 1.065204, 1.076639, 1.114061, 1.631250" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "1.059534, 1.065204, 1.076639, 1.114061, 1.631250" ) ;
            }
        }
        pin(RTSEL[1:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
            internal_power(){
                related_pg_pin : VDD;
                rise_power ( "scalar" ) {
                    values ( "0.012313" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.013724" ) ;
                }
            }
        }
    }
    bus(WTSEL) {
        bus_type : WTSEL_bus_1_to_0 ;
        direction : input;
        max_transition  : 0.580000 ;
        capacitance     : 0.001424 ;
                timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "1.177260, 1.183560, 1.196265, 1.237845, 1.812500" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "1.177260, 1.183560, 1.196265, 1.237845, 1.812500" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "1.059534, 1.065204, 1.076639, 1.114061, 1.631250" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "1.059534, 1.065204, 1.076639, 1.114061, 1.631250" ) ;
            }
        }
        pin(WTSEL[1:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
            internal_power(){
                related_pg_pin : VDD;
                rise_power ( "scalar" ) {
                    values ( "0.012313" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.013724" ) ;
                }
            }
        }
    }





    bus ( Q ) {
        bus_type : Q_bus_31_to_0 ;
        direction : output ;
        max_capacitance : 0.219700 ;
       
        memory_read () {
            address : A ;
        }
        pin ( Q[31:0] ) {
            power_down_function : "!VDD + VSS" ;
            related_power_pin : VDD ;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power (sram_power_template ) {
                    values ( "0.003133, 0.003133, 0.003133, 0.003133, 0.003133" ) ;
                }
                fall_power (sram_power_template ) {
                    values ( "0.003133, 0.003133, 0.003133, 0.003133, 0.003133" ) ;
                }
            }
        }
        
        timing () {
            related_pin : "CLK" ;
            timing_type : rising_edge ;
            timing_sense : non_unate ;
                when : "!CEB & WEB" ;
                sdf_cond : "!CEB & WEB" ;

            retaining_fall ( sig2sram_delay_template ) {
                values ( \
              "0.584104, 0.610004, 0.637604, 0.689994, 0.794484",\
              "0.596344, 0.622244, 0.649844, 0.702234, 0.806724",\
              "0.610924, 0.636824, 0.664424, 0.716814, 0.821304",\
              "0.630554, 0.656454, 0.684054, 0.736444, 0.840934",\
              "0.654124, 0.680024, 0.707624, 0.760014, 0.864504"\
               ) ;
            }
            retaining_rise ( sig2sram_delay_template ) {
                values ( \
              "0.584104, 0.610004, 0.637604, 0.689994, 0.794484",\
              "0.596344, 0.622244, 0.649844, 0.702234, 0.806724",\
              "0.610924, 0.636824, 0.664424, 0.716814, 0.821304",\
              "0.630554, 0.656454, 0.684054, 0.736444, 0.840934",\
              "0.654124, 0.680024, 0.707624, 0.760014, 0.864504"\
               ) ;
            }      
            retain_rise_slew ( sig2sram_delay_template ) {
                values ( \
              "0.017141, 0.063046, 0.110815, 0.216429, 0.428544",\
              "0.017141, 0.063046, 0.110815, 0.216429, 0.428544",\
              "0.017141, 0.063046, 0.110815, 0.216429, 0.428544",\
              "0.017141, 0.063046, 0.110815, 0.216429, 0.428544",\
              "0.017141, 0.063046, 0.110815, 0.216429, 0.428544"\
               ) ;
            }
            retain_fall_slew ( sig2sram_delay_template ) {
                values ( \
              "0.017141, 0.063046, 0.110815, 0.216429, 0.428544",\
              "0.017141, 0.063046, 0.110815, 0.216429, 0.428544",\
              "0.017141, 0.063046, 0.110815, 0.216429, 0.428544",\
              "0.017141, 0.063046, 0.110815, 0.216429, 0.428544",\
              "0.017141, 0.063046, 0.110815, 0.216429, 0.428544"\
               ) ;
            }
            cell_rise ( sig2sram_delay_template ) {
                values ( \
              "0.699321, 0.725676, 0.754866, 0.813351, 0.930006",\
              "0.714021, 0.740376, 0.769566, 0.828051, 0.944706",\
              "0.730926, 0.757281, 0.786471, 0.844956, 0.961611",\
              "0.753921, 0.780276, 0.809466, 0.867951, 0.984606",\
              "0.781851, 0.808206, 0.837396, 0.895881, 1.012536"\
               ) ;
            }
            rise_transition(sig2sram_delay_template) {
                values ( \
              "0.016559, 0.058741, 0.119828, 0.236137, 0.467951",\
              "0.016559, 0.058741, 0.119828, 0.236137, 0.467951",\
              "0.016559, 0.058741, 0.119828, 0.236137, 0.467951",\
              "0.016559, 0.058741, 0.119828, 0.236137, 0.467951",\
              "0.016559, 0.058741, 0.119828, 0.236137, 0.467951"\
               ) ;
            }
            cell_fall ( sig2sram_delay_template ) {
                values ( \
              "0.699321, 0.725676, 0.754866, 0.813351, 0.930006",\
              "0.714021, 0.740376, 0.769566, 0.828051, 0.944706",\
              "0.730926, 0.757281, 0.786471, 0.844956, 0.961611",\
              "0.753921, 0.780276, 0.809466, 0.867951, 0.984606",\
              "0.781851, 0.808206, 0.837396, 0.895881, 1.012536"\
               ) ;
            }
            fall_transition(sig2sram_delay_template) {
                values ( \
              "0.016559, 0.058741, 0.119828, 0.236137, 0.467951",\
              "0.016559, 0.058741, 0.119828, 0.236137, 0.467951",\
              "0.016559, 0.058741, 0.119828, 0.236137, 0.467951",\
              "0.016559, 0.058741, 0.119828, 0.236137, 0.467951",\
              "0.016559, 0.058741, 0.119828, 0.236137, 0.467951"\
               ) ;
            }
        }
    }
    pin ( CLK ) {
        direction : input ;
        max_transition  : 0.580000 ;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.035607 ;
        clock : true ;
        pin_func_type : active_rising ;
        timing() {
            timing_type  : max_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }
        timing() {
            timing_type  : min_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }
        timing () {
            timing_type : "min_pulse_width" ;
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_ceb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.200886, 0.216531, 0.234906, 0.361250, 0.725000" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.413595, 0.436695, 0.459690, 0.491085, 0.725000" ) ;
            }
        }
        timing () {
            timing_type : "minimum_period" ;
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_ceb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "1.177260, 1.183560, 1.196265, 1.237845, 1.812500" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "1.177260, 1.183560, 1.196265, 1.237845, 1.812500" ) ;
            }
        }



        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & WEB" ;
            rise_power ( "scalar" ) {
                values ( "2.745542" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.050339" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & !WEB &(!BWEB[31] & !BWEB[30] & !BWEB[29] & !BWEB[28] & !BWEB[27] & !BWEB[26] & !BWEB[25] & !BWEB[24] & !BWEB[23] & !BWEB[22] & !BWEB[21] & !BWEB[20] & !BWEB[19] & !BWEB[18] & !BWEB[17] & !BWEB[16] & !BWEB[15] & !BWEB[14] & !BWEB[13] & !BWEB[12] & !BWEB[11] & !BWEB[10] & !BWEB[9] & !BWEB[8] & !BWEB[7] & !BWEB[6] & !BWEB[5] & !BWEB[4] & !BWEB[3] & !BWEB[2] & !BWEB[1] & !BWEB[0]) " ;
            rise_power ( "scalar" ) {
                values ( "2.889635" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.051159" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & !WEB &(BWEB[31] & BWEB[30] & BWEB[29] & BWEB[28] & BWEB[27] & BWEB[26] & BWEB[25] & BWEB[24] & BWEB[23] & BWEB[22] & BWEB[21] & BWEB[20] & BWEB[19] & BWEB[18] & BWEB[17] & BWEB[16] & BWEB[15] & BWEB[14] & BWEB[13] & BWEB[12] & BWEB[11] & BWEB[10] & BWEB[9] & BWEB[8] & BWEB[7] & BWEB[6] & BWEB[5] & BWEB[4] & BWEB[3] & BWEB[2] & BWEB[1] & BWEB[0]) " ;
            rise_power ( "scalar" ) {
                values ( "2.462144" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.051218" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & !WEB & (!(BWEB[31] & BWEB[30] & BWEB[29] & BWEB[28] & BWEB[27] & BWEB[26] & BWEB[25] & BWEB[24] & BWEB[23] & BWEB[22] & BWEB[21] & BWEB[20] & BWEB[19] & BWEB[18] & BWEB[17] & BWEB[16] & BWEB[15] & BWEB[14] & BWEB[13] & BWEB[12] & BWEB[11] & BWEB[10] & BWEB[9] & BWEB[8] & BWEB[7] & BWEB[6] & BWEB[5] & BWEB[4] & BWEB[3] & BWEB[2] & BWEB[1] & BWEB[0]) & !(!BWEB[31] & !BWEB[30] & !BWEB[29] & !BWEB[28] & !BWEB[27] & !BWEB[26] & !BWEB[25] & !BWEB[24] & !BWEB[23] & !BWEB[22] & !BWEB[21] & !BWEB[20] & !BWEB[19] & !BWEB[18] & !BWEB[17] & !BWEB[16] & !BWEB[15] & !BWEB[14] & !BWEB[13] & !BWEB[12] & !BWEB[11] & !BWEB[10] & !BWEB[9] & !BWEB[8] & !BWEB[7] & !BWEB[6] & !BWEB[5] & !BWEB[4] & !BWEB[3] & !BWEB[2] & !BWEB[1] & !BWEB[0]))  " ;
            rise_power ( "scalar" ) {
                values ( "2.675889" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.051188" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "CEB" ;
            rise_power ( "scalar" ) {
                values ( "0.030259" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
        }
    }
    pin ( CEB ) {
        direction : input ;
        max_transition  : 0.580000 ;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.001650 ;
        internal_power () {
            related_pg_pin : VDD ;
            rise_power ( "scalar" ) {
                values ( "0.016230" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.017422" ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.306920, 0.327304, 0.353512, 0.397088, 0.460736",\
              "0.307024, 0.327408, 0.353616, 0.397192, 0.460840",\
              "0.306920, 0.327304, 0.353512, 0.397088, 0.460736",\
              "0.306608, 0.326992, 0.353200, 0.396776, 0.460424",\
              "0.306192, 0.326576, 0.352784, 0.396360, 0.460008"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.306920, 0.327304, 0.353512, 0.397088, 0.460736",\
              "0.307024, 0.327408, 0.353616, 0.397192, 0.460840",\
              "0.306920, 0.327304, 0.353512, 0.397088, 0.460736",\
              "0.306608, 0.326992, 0.353200, 0.396776, 0.460424",\
              "0.306192, 0.326576, 0.352784, 0.396360, 0.460008"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.153600, 0.137400, 0.121700, 0.099300, 0.070300",\
              "0.174300, 0.158100, 0.142400, 0.120000, 0.091000",\
              "0.196200, 0.180000, 0.164300, 0.141900, 0.112900",\
              "0.227600, 0.211400, 0.195700, 0.173300, 0.144300",\
              "0.270800, 0.254600, 0.238900, 0.216500, 0.187500"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.153600, 0.137400, 0.121700, 0.099300, 0.070300",\
              "0.174300, 0.158100, 0.142400, 0.120000, 0.091000",\
              "0.196200, 0.180000, 0.164300, 0.141900, 0.112900",\
              "0.227600, 0.211400, 0.195700, 0.173300, 0.144300",\
              "0.270800, 0.254600, 0.238900, 0.216500, 0.187500"\
               ) ;
            }
        }
    }
    pin ( WEB ) {
        direction : input ;
        max_transition  : 0.580000 ;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.001410 ;
        internal_power () {
            related_pg_pin : VDD ;
            rise_power ( "scalar" ) {
                values ( "0.012313" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.013724" ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_noidle" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.260931, 0.278299, 0.301387, 0.340699, 0.398419",\
              "0.261139, 0.278507, 0.301595, 0.340907, 0.398627",\
              "0.260931, 0.278299, 0.301387, 0.340699, 0.398419",\
              "0.260619, 0.277987, 0.301075, 0.340387, 0.398107",\
              "0.260307, 0.277675, 0.300763, 0.340075, 0.397795"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.260931, 0.278299, 0.301387, 0.340699, 0.398419",\
              "0.261139, 0.278507, 0.301595, 0.340907, 0.398627",\
              "0.260931, 0.278299, 0.301387, 0.340699, 0.398419",\
              "0.260619, 0.277987, 0.301075, 0.340387, 0.398107",\
              "0.260307, 0.277675, 0.300763, 0.340075, 0.397795"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_noidle" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.174720, 0.158320, 0.138420, 0.110520, 0.073520",\
              "0.196520, 0.180120, 0.160220, 0.132320, 0.095320",\
              "0.217720, 0.201320, 0.181420, 0.153520, 0.116520",\
              "0.244620, 0.228220, 0.208320, 0.180420, 0.143420",\
              "0.276320, 0.259920, 0.240020, 0.212120, 0.175120"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.174720, 0.158320, 0.138420, 0.110520, 0.073520",\
              "0.196520, 0.180120, 0.160220, 0.132320, 0.095320",\
              "0.217720, 0.201320, 0.181420, 0.153520, 0.116520",\
              "0.244620, 0.228220, 0.208320, 0.180420, 0.143420",\
              "0.276320, 0.259920, 0.240020, 0.212120, 0.175120"\
               ) ;
            }
        }

    }
    bus ( A ) {
        bus_type : A_bus_9_to_0 ;
        direction : input ;
        max_transition  : 0.580000 ;
        
        capacitance : 0.001424 ;
        pin (A[9:0] ) {
            related_power_pin : VDD;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power ( "scalar" ) {
                    values ( "0.004886" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.005029" ) ;
                }
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB";
            sdf_cond : "check_noidle" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.242939, 0.261555, 0.285683, 0.326659, 0.387915",\
              "0.242835, 0.261451, 0.285579, 0.326555, 0.387811",\
              "0.242835, 0.261451, 0.285579, 0.326555, 0.387811",\
              "0.242627, 0.261243, 0.285371, 0.326347, 0.387603",\
              "0.242939, 0.261555, 0.285683, 0.326659, 0.387915"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.242939, 0.261555, 0.285683, 0.326659, 0.387915",\
              "0.242835, 0.261451, 0.285579, 0.326555, 0.387811",\
              "0.242835, 0.261451, 0.285579, 0.326555, 0.387811",\
              "0.242627, 0.261243, 0.285371, 0.326347, 0.387603",\
              "0.242939, 0.261555, 0.285683, 0.326659, 0.387915"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB";
            sdf_cond : "check_noidle" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.180260, 0.166160, 0.151160, 0.128560, 0.099260",\
              "0.201660, 0.187560, 0.172560, 0.149960, 0.120660",\
              "0.222960, 0.208860, 0.193860, 0.171260, 0.141960",\
              "0.250060, 0.235960, 0.220960, 0.198360, 0.169060",\
              "0.282360, 0.268260, 0.253260, 0.230660, 0.201360"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.180260, 0.166160, 0.151160, 0.128560, 0.099260",\
              "0.201660, 0.187560, 0.172560, 0.149960, 0.120660",\
              "0.222960, 0.208860, 0.193860, 0.171260, 0.141960",\
              "0.250060, 0.235960, 0.220960, 0.198360, 0.169060",\
              "0.282360, 0.268260, 0.253260, 0.230660, 0.201360"\
               ) ;
            }
        }
        
    }
    bus ( BWEB ) {
        bus_type : Q_bus_31_to_0 ;
        direction : input ;
        max_transition  : 0.580000 ;
       
        capacitance : 0.000847 ;
        pin ( BWEB[31:0] ) {
            related_power_pin : VDD;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power ( "scalar" ) {
                    values ( "0.002390" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.002657" ) ;
                }
            }

        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.219206, 0.238550, 0.263822, 0.308854, 0.378430",\
              "0.213174, 0.232518, 0.257790, 0.302822, 0.372398",\
              "0.212238, 0.231582, 0.256854, 0.301886, 0.371462",\
              "0.224614, 0.243958, 0.269230, 0.314262, 0.383838",\
              "0.266526, 0.285870, 0.311142, 0.356174, 0.425750"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.219206, 0.238550, 0.263822, 0.308854, 0.378430",\
              "0.213174, 0.232518, 0.257790, 0.302822, 0.372398",\
              "0.212238, 0.231582, 0.256854, 0.301886, 0.371462",\
              "0.224614, 0.243958, 0.269230, 0.314262, 0.383838",\
              "0.266526, 0.285870, 0.311142, 0.356174, 0.425750"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) { 
                values ( \
              "0.153200, 0.150100, 0.147500, 0.148100, 0.167700",\
              "0.174900, 0.171800, 0.169200, 0.169800, 0.189400",\
              "0.195400, 0.192300, 0.189700, 0.190300, 0.209900",\
              "0.222500, 0.219400, 0.216800, 0.217400, 0.237000",\
              "0.255600, 0.252500, 0.249900, 0.250500, 0.270100"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.153200, 0.150100, 0.147500, 0.148100, 0.167700",\
              "0.174900, 0.171800, 0.169200, 0.169800, 0.189400",\
              "0.195400, 0.192300, 0.189700, 0.190300, 0.209900",\
              "0.222500, 0.219400, 0.216800, 0.217400, 0.237000",\
              "0.255600, 0.252500, 0.249900, 0.250500, 0.270100"\
               ) ;
            }
        }
        
    }
    bus ( D ) {
        bus_type : Q_bus_31_to_0 ;
        direction : input ;
        max_transition  : 0.580000 ;
       
        capacitance : 0.000846 ;
        memory_write() {
            address : A ;
            clocked_on : CLK ;
        }
        pin ( D[31:0] ) {
            related_power_pin : VDD;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power ( "scalar" ) {
                    values ( "0.002631" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.003104" ) ;
                }
            }

        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.219206, 0.238550, 0.263822, 0.308854, 0.378430",\
              "0.213174, 0.232518, 0.257790, 0.302822, 0.372398",\
              "0.212238, 0.231582, 0.256854, 0.301886, 0.371462",\
              "0.224614, 0.243958, 0.269230, 0.314262, 0.383838",\
              "0.266526, 0.285870, 0.311142, 0.356174, 0.425750"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.219206, 0.238550, 0.263822, 0.308854, 0.378430",\
              "0.213174, 0.232518, 0.257790, 0.302822, 0.372398",\
              "0.212238, 0.231582, 0.256854, 0.301886, 0.371462",\
              "0.224614, 0.243958, 0.269230, 0.314262, 0.383838",\
              "0.266526, 0.285870, 0.311142, 0.356174, 0.425750"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) { 
                values ( \
              "0.152800, 0.149700, 0.147100, 0.147700, 0.167300",\
              "0.174500, 0.171400, 0.168800, 0.169400, 0.189000",\
              "0.195000, 0.191900, 0.189300, 0.189900, 0.209500",\
              "0.222100, 0.219000, 0.216400, 0.217000, 0.236600",\
              "0.255200, 0.252100, 0.249500, 0.250100, 0.269700"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.152800, 0.149700, 0.147100, 0.147700, 0.167300",\
              "0.174500, 0.171400, 0.168800, 0.169400, 0.189000",\
              "0.195000, 0.191900, 0.189300, 0.189900, 0.209500",\
              "0.222100, 0.219000, 0.216400, 0.217000, 0.236600",\
              "0.255200, 0.252100, 0.249500, 0.250100, 0.269700"\
               ) ;
            }
        }
        
   }

   leakage_power () {
        related_pg_pin : VDD ;
        value : 40.714853 ;
    }
}
}
