###############################################################
#  Generated by:      Cadence Innovus 19.17-s077_1
#  OS:                Linux x86_64(Host ID ieng6-641.ucsd.edu)
#  Generated on:      Sun Mar  6 22:46:30 2022
#  Design:            fullchip
#  Command:           report_timing -max_paths 5 > ${design}.post_route.timing.rpt
###############################################################
Path 1: VIOLATED Late External Delay Assertion 
Endpoint:   out[105]                                     (v) checked with  
leading edge of 'clk'
Beginpoint: core_instance_psum_mem_instance_Q_reg_105_/Q (v) triggered by  
leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.200
+ CPPR Adjustment               0.000
= Required Time                 1.000
- Arrival Time                  1.592
= Slack Time                   -0.592
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  1.446
     = Beginpoint Arrival Time       1.446
     +------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                            |             |        |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------+-------+---------+----------| 
     | core_instance_psum_mem_instance_Q_reg_105_ | CP ^        |        |       |   1.446 |    0.854 | 
     | core_instance_psum_mem_instance_Q_reg_105_ | CP ^ -> Q v | EDFQD4 | 0.146 |   1.592 |    1.000 | 
     |                                            | out[105] v  |        | 0.000 |   1.592 |    1.000 | 
     +------------------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Late External Delay Assertion 
Endpoint:   out[107]                                     (v) checked with  
leading edge of 'clk'
Beginpoint: core_instance_psum_mem_instance_Q_reg_107_/Q (v) triggered by  
leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.200
+ CPPR Adjustment               0.000
= Required Time                 1.000
- Arrival Time                  1.592
= Slack Time                   -0.592
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  1.446
     = Beginpoint Arrival Time       1.446
     +------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                            |             |        |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------+-------+---------+----------| 
     | core_instance_psum_mem_instance_Q_reg_107_ | CP ^        |        |       |   1.446 |    0.854 | 
     | core_instance_psum_mem_instance_Q_reg_107_ | CP ^ -> Q v | EDFQD4 | 0.146 |   1.592 |    1.000 | 
     |                                            | out[107] v  |        | 0.000 |   1.592 |    1.000 | 
     +------------------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Late External Delay Assertion 
Endpoint:   out[103]                                     (v) checked with  
leading edge of 'clk'
Beginpoint: core_instance_psum_mem_instance_Q_reg_103_/Q (v) triggered by  
leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.200
+ CPPR Adjustment               0.000
= Required Time                 1.000
- Arrival Time                  1.590
= Slack Time                   -0.590
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  1.447
     = Beginpoint Arrival Time       1.447
     +------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                            |             |        |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------+-------+---------+----------| 
     | core_instance_psum_mem_instance_Q_reg_103_ | CP ^        |        |       |   1.447 |    0.857 | 
     | core_instance_psum_mem_instance_Q_reg_103_ | CP ^ -> Q v | EDFQD4 | 0.143 |   1.590 |    1.000 | 
     |                                            | out[103] v  |        | 0.000 |   1.590 |    1.000 | 
     +------------------------------------------------------------------------------------------------+ 
Path 4: VIOLATED Late External Delay Assertion 
Endpoint:   out[101]                                     (v) checked with  
leading edge of 'clk'
Beginpoint: core_instance_psum_mem_instance_Q_reg_101_/Q (v) triggered by  
leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.200
+ CPPR Adjustment               0.000
= Required Time                 1.000
- Arrival Time                  1.590
= Slack Time                   -0.590
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  1.447
     = Beginpoint Arrival Time       1.447
     +------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                            |             |        |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------+-------+---------+----------| 
     | core_instance_psum_mem_instance_Q_reg_101_ | CP ^        |        |       |   1.447 |    0.857 | 
     | core_instance_psum_mem_instance_Q_reg_101_ | CP ^ -> Q v | EDFQD4 | 0.143 |   1.589 |    1.000 | 
     |                                            | out[101] v  |        | 0.000 |   1.590 |    1.000 | 
     +------------------------------------------------------------------------------------------------+ 
Path 5: VIOLATED Late External Delay Assertion 
Endpoint:   out[115]                                     (v) checked with  
leading edge of 'clk'
Beginpoint: core_instance_psum_mem_instance_Q_reg_115_/Q (v) triggered by  
leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.200
+ CPPR Adjustment               0.000
= Required Time                 1.000
- Arrival Time                  1.586
= Slack Time                   -0.586
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  1.445
     = Beginpoint Arrival Time       1.445
     +------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                            |             |        |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------+-------+---------+----------| 
     | core_instance_psum_mem_instance_Q_reg_115_ | CP ^        |        |       |   1.445 |    0.859 | 
     | core_instance_psum_mem_instance_Q_reg_115_ | CP ^ -> Q v | EDFQD4 | 0.141 |   1.586 |    1.000 | 
     |                                            | out[115] v  |        | 0.000 |   1.586 |    1.000 | 
     +------------------------------------------------------------------------------------------------+ 

