// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module ukf_accel_step_ukf_ut_process_3_2_Pipeline_VITIS_LOOP_207_11 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        P_2_load_2,
        P_2_load_1,
        P_2_load,
        P_1_load_2,
        P_1_load_1,
        P_1_load,
        P_load_2,
        P_load_1,
        P_load,
        X2_load_reload,
        X2_3_load_reload,
        X2_6_load_reload,
        X2_9_load_reload,
        X2_12_load_reload,
        X2_15_load_reload,
        X2_18_load_reload,
        X2_1_load_reload,
        X2_4_load_reload,
        X2_7_load_reload,
        X2_10_load_reload,
        X2_13_load_reload,
        X2_16_load_reload,
        X2_19_load_reload,
        X2_2_load_reload,
        X2_5_load_reload,
        X2_8_load_reload,
        X2_11_load_reload,
        X2_14_load_reload,
        X2_17_load_reload,
        X2_20_load_reload,
        p_out,
        p_out_ap_vld,
        p_out1,
        p_out1_ap_vld,
        p_out2,
        p_out2_ap_vld,
        p_out3,
        p_out3_ap_vld,
        p_out4,
        p_out4_ap_vld,
        p_out5,
        p_out5_ap_vld,
        p_out6,
        p_out6_ap_vld,
        p_out7,
        p_out7_ap_vld,
        p_out8,
        p_out8_ap_vld,
        grp_fu_1043_p_din0,
        grp_fu_1043_p_din1,
        grp_fu_1043_p_opcode,
        grp_fu_1043_p_dout0,
        grp_fu_1043_p_ce,
        grp_fu_1048_p_din0,
        grp_fu_1048_p_din1,
        grp_fu_1048_p_opcode,
        grp_fu_1048_p_dout0,
        grp_fu_1048_p_ce,
        grp_fu_2613_p_din0,
        grp_fu_2613_p_din1,
        grp_fu_2613_p_opcode,
        grp_fu_2613_p_dout0,
        grp_fu_2613_p_ce,
        grp_fu_1058_p_din0,
        grp_fu_1058_p_din1,
        grp_fu_1058_p_dout0,
        grp_fu_1058_p_ce,
        grp_fu_1064_p_din0,
        grp_fu_1064_p_din1,
        grp_fu_1064_p_dout0,
        grp_fu_1064_p_ce
);

parameter    ap_ST_fsm_pp0_stage0 = 4'd1;
parameter    ap_ST_fsm_pp0_stage1 = 4'd2;
parameter    ap_ST_fsm_pp0_stage2 = 4'd4;
parameter    ap_ST_fsm_pp0_stage3 = 4'd8;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] P_2_load_2;
input  [31:0] P_2_load_1;
input  [31:0] P_2_load;
input  [31:0] P_1_load_2;
input  [31:0] P_1_load_1;
input  [31:0] P_1_load;
input  [31:0] P_load_2;
input  [31:0] P_load_1;
input  [31:0] P_load;
input  [31:0] X2_load_reload;
input  [31:0] X2_3_load_reload;
input  [31:0] X2_6_load_reload;
input  [31:0] X2_9_load_reload;
input  [31:0] X2_12_load_reload;
input  [31:0] X2_15_load_reload;
input  [31:0] X2_18_load_reload;
input  [31:0] X2_1_load_reload;
input  [31:0] X2_4_load_reload;
input  [31:0] X2_7_load_reload;
input  [31:0] X2_10_load_reload;
input  [31:0] X2_13_load_reload;
input  [31:0] X2_16_load_reload;
input  [31:0] X2_19_load_reload;
input  [31:0] X2_2_load_reload;
input  [31:0] X2_5_load_reload;
input  [31:0] X2_8_load_reload;
input  [31:0] X2_11_load_reload;
input  [31:0] X2_14_load_reload;
input  [31:0] X2_17_load_reload;
input  [31:0] X2_20_load_reload;
output  [31:0] p_out;
output   p_out_ap_vld;
output  [31:0] p_out1;
output   p_out1_ap_vld;
output  [31:0] p_out2;
output   p_out2_ap_vld;
output  [31:0] p_out3;
output   p_out3_ap_vld;
output  [31:0] p_out4;
output   p_out4_ap_vld;
output  [31:0] p_out5;
output   p_out5_ap_vld;
output  [31:0] p_out6;
output   p_out6_ap_vld;
output  [31:0] p_out7;
output   p_out7_ap_vld;
output  [31:0] p_out8;
output   p_out8_ap_vld;
output  [31:0] grp_fu_1043_p_din0;
output  [31:0] grp_fu_1043_p_din1;
output  [0:0] grp_fu_1043_p_opcode;
input  [31:0] grp_fu_1043_p_dout0;
output   grp_fu_1043_p_ce;
output  [31:0] grp_fu_1048_p_din0;
output  [31:0] grp_fu_1048_p_din1;
output  [0:0] grp_fu_1048_p_opcode;
input  [31:0] grp_fu_1048_p_dout0;
output   grp_fu_1048_p_ce;
output  [31:0] grp_fu_2613_p_din0;
output  [31:0] grp_fu_2613_p_din1;
output  [0:0] grp_fu_2613_p_opcode;
input  [31:0] grp_fu_2613_p_dout0;
output   grp_fu_2613_p_ce;
output  [31:0] grp_fu_1058_p_din0;
output  [31:0] grp_fu_1058_p_din1;
input  [31:0] grp_fu_1058_p_dout0;
output   grp_fu_1058_p_ce;
output  [31:0] grp_fu_1064_p_din0;
output  [31:0] grp_fu_1064_p_din1;
input  [31:0] grp_fu_1064_p_dout0;
output   grp_fu_1064_p_ce;

reg ap_idle;
reg p_out_ap_vld;
reg p_out1_ap_vld;
reg p_out2_ap_vld;
reg p_out3_ap_vld;
reg p_out4_ap_vld;
reg p_out5_ap_vld;
reg p_out6_ap_vld;
reg p_out7_ap_vld;
reg p_out8_ap_vld;

(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_pp0_stage3_subdone;
reg    ap_enable_reg_pp0_iter0_reg;
reg   [0:0] icmp_ln207_reg_826;
reg    ap_condition_exit_pp0_iter0_stage3;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire   [2:0] w_Wc_sqrt1_address0;
wire   [31:0] w_Wc_sqrt1_q0;
wire    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln207_fu_500_p2;
reg   [0:0] icmp_ln207_reg_826_pp0_iter1_reg;
reg   [0:0] icmp_ln207_reg_826_pp0_iter2_reg;
wire   [31:0] tmp_10_i_fu_517_p17;
reg   [31:0] tmp_10_i_reg_835;
wire   [31:0] tmp_11_i_fu_553_p17;
reg   [31:0] tmp_11_i_reg_840;
wire   [31:0] tmp_12_i_fu_589_p17;
reg   [31:0] tmp_12_i_reg_845;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_pp0_stage1_11001;
reg   [31:0] mul128_i_i_reg_857;
reg   [31:0] mul128_1_i_i_reg_865;
wire   [31:0] grp_fu_442_p2;
reg   [31:0] mul128_2_i_i_reg_873;
reg   [31:0] mul7_i44_i_i_reg_880;
reg   [31:0] mul7_14_i_i_i_reg_885;
reg   [31:0] mul7_28_i_i_i_reg_891;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_pp0_stage2_11001;
reg   [31:0] mul7_1_1_i_i_i_reg_912;
reg   [31:0] mul7_1_2_i_i_i_reg_917;
reg   [31:0] mul7_2_2_i_i_i_reg_923;
wire    ap_block_pp0_stage3_11001;
wire    ap_block_pp0_stage0_subdone;
wire   [63:0] zext_ln207_fu_512_p1;
wire    ap_block_pp0_stage0;
reg   [2:0] k_fu_124;
wire   [2:0] add_ln207_fu_506_p2;
wire    ap_loop_init;
reg   [2:0] ap_sig_allocacmp_k_1;
reg   [31:0] empty_fu_128;
reg   [31:0] ap_sig_allocacmp_p_load54;
wire    ap_block_pp0_stage2;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_condition_exit_pp0_iter3_stage0;
reg    ap_idle_pp0_0to2;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg   [31:0] empty_42_fu_132;
reg   [31:0] ap_sig_allocacmp_p_load52;
reg   [31:0] empty_43_fu_136;
reg   [31:0] ap_sig_allocacmp_p_load50;
reg   [31:0] empty_44_fu_140;
reg   [31:0] ap_sig_allocacmp_p_load48;
wire    ap_block_pp0_stage3;
reg   [31:0] empty_45_fu_144;
reg   [31:0] ap_sig_allocacmp_p_load46;
reg   [31:0] empty_46_fu_148;
reg   [31:0] ap_sig_allocacmp_p_load44;
reg   [31:0] empty_47_fu_152;
reg   [31:0] ap_sig_allocacmp_p_load42;
reg   [31:0] empty_48_fu_156;
reg   [31:0] ap_sig_allocacmp_p_load40;
reg   [31:0] empty_49_fu_160;
reg   [31:0] ap_sig_allocacmp_p_load;
wire    ap_block_pp0_stage0_01001;
reg    w_Wc_sqrt1_ce0_local;
reg   [31:0] grp_fu_420_p0;
reg   [31:0] grp_fu_420_p1;
reg   [31:0] grp_fu_424_p0;
reg   [31:0] grp_fu_424_p1;
reg   [31:0] grp_fu_428_p0;
reg   [31:0] grp_fu_428_p1;
reg   [31:0] grp_fu_432_p0;
reg   [31:0] grp_fu_432_p1;
wire    ap_block_pp0_stage1;
reg   [31:0] grp_fu_437_p0;
reg   [31:0] grp_fu_437_p1;
reg   [31:0] grp_fu_442_p0;
reg   [31:0] grp_fu_442_p1;
wire   [31:0] tmp_10_i_fu_517_p15;
wire   [31:0] tmp_11_i_fu_553_p15;
wire   [31:0] tmp_12_i_fu_589_p15;
wire    ap_block_pp0_stage2_00001;
wire    ap_block_pp0_stage3_00001;
wire    ap_block_pp0_stage0_00001;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [3:0] ap_NS_fsm;
reg    ap_idle_pp0_1to4;
wire    ap_block_pp0_stage1_subdone;
wire    ap_block_pp0_stage2_subdone;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire   [2:0] tmp_10_i_fu_517_p1;
wire   [2:0] tmp_10_i_fu_517_p3;
wire   [2:0] tmp_10_i_fu_517_p5;
wire   [2:0] tmp_10_i_fu_517_p7;
wire  signed [2:0] tmp_10_i_fu_517_p9;
wire  signed [2:0] tmp_10_i_fu_517_p11;
wire  signed [2:0] tmp_10_i_fu_517_p13;
wire   [2:0] tmp_11_i_fu_553_p1;
wire   [2:0] tmp_11_i_fu_553_p3;
wire   [2:0] tmp_11_i_fu_553_p5;
wire   [2:0] tmp_11_i_fu_553_p7;
wire  signed [2:0] tmp_11_i_fu_553_p9;
wire  signed [2:0] tmp_11_i_fu_553_p11;
wire  signed [2:0] tmp_11_i_fu_553_p13;
wire   [2:0] tmp_12_i_fu_589_p1;
wire   [2:0] tmp_12_i_fu_589_p3;
wire   [2:0] tmp_12_i_fu_589_p5;
wire   [2:0] tmp_12_i_fu_589_p7;
wire  signed [2:0] tmp_12_i_fu_589_p9;
wire  signed [2:0] tmp_12_i_fu_589_p11;
wire  signed [2:0] tmp_12_i_fu_589_p13;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 4'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 k_fu_124 = 3'd0;
#0 empty_fu_128 = 32'd0;
#0 empty_42_fu_132 = 32'd0;
#0 empty_43_fu_136 = 32'd0;
#0 empty_44_fu_140 = 32'd0;
#0 empty_45_fu_144 = 32'd0;
#0 empty_46_fu_148 = 32'd0;
#0 empty_47_fu_152 = 32'd0;
#0 empty_48_fu_156 = 32'd0;
#0 empty_49_fu_160 = 32'd0;
#0 ap_done_reg = 1'b0;
end

ukf_accel_step_ukf_ut_process_3_2_Pipeline_VITIS_LOOP_207_11_w_Wc_sqrt1_ROM_AUTO_1R #(
    .DataWidth( 32 ),
    .AddressRange( 7 ),
    .AddressWidth( 3 ))
w_Wc_sqrt1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(w_Wc_sqrt1_address0),
    .ce0(w_Wc_sqrt1_ce0_local),
    .q0(w_Wc_sqrt1_q0)
);

ukf_accel_step_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U187(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_442_p0),
    .din1(grp_fu_442_p1),
    .ce(1'b1),
    .dout(grp_fu_442_p2)
);

(* dissolve_hierarchy = "yes" *) ukf_accel_step_sparsemux_15_3_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 3'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 3'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 3'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 3'h3 ),
    .din3_WIDTH( 32 ),
    .CASE4( 3'h4 ),
    .din4_WIDTH( 32 ),
    .CASE5( 3'h5 ),
    .din5_WIDTH( 32 ),
    .CASE6( 3'h6 ),
    .din6_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
sparsemux_15_3_32_1_1_U188(
    .din0(X2_load_reload),
    .din1(X2_3_load_reload),
    .din2(X2_6_load_reload),
    .din3(X2_9_load_reload),
    .din4(X2_12_load_reload),
    .din5(X2_15_load_reload),
    .din6(X2_18_load_reload),
    .def(tmp_10_i_fu_517_p15),
    .sel(ap_sig_allocacmp_k_1),
    .dout(tmp_10_i_fu_517_p17)
);

(* dissolve_hierarchy = "yes" *) ukf_accel_step_sparsemux_15_3_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 3'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 3'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 3'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 3'h3 ),
    .din3_WIDTH( 32 ),
    .CASE4( 3'h4 ),
    .din4_WIDTH( 32 ),
    .CASE5( 3'h5 ),
    .din5_WIDTH( 32 ),
    .CASE6( 3'h6 ),
    .din6_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
sparsemux_15_3_32_1_1_U189(
    .din0(X2_1_load_reload),
    .din1(X2_4_load_reload),
    .din2(X2_7_load_reload),
    .din3(X2_10_load_reload),
    .din4(X2_13_load_reload),
    .din5(X2_16_load_reload),
    .din6(X2_19_load_reload),
    .def(tmp_11_i_fu_553_p15),
    .sel(ap_sig_allocacmp_k_1),
    .dout(tmp_11_i_fu_553_p17)
);

(* dissolve_hierarchy = "yes" *) ukf_accel_step_sparsemux_15_3_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 3'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 3'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 3'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 3'h3 ),
    .din3_WIDTH( 32 ),
    .CASE4( 3'h4 ),
    .din4_WIDTH( 32 ),
    .CASE5( 3'h5 ),
    .din5_WIDTH( 32 ),
    .CASE6( 3'h6 ),
    .din6_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
sparsemux_15_3_32_1_1_U190(
    .din0(X2_2_load_reload),
    .din1(X2_5_load_reload),
    .din2(X2_8_load_reload),
    .din3(X2_11_load_reload),
    .din4(X2_14_load_reload),
    .din5(X2_17_load_reload),
    .din6(X2_20_load_reload),
    .def(tmp_12_i_fu_589_p15),
    .sel(ap_sig_allocacmp_k_1),
    .dout(tmp_12_i_fu_589_p17)
);

ukf_accel_step_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage3),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter3_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage3)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter4 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to2 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter3_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to2 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter3_stage0))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to2 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter3_stage0))) begin
        ap_loop_exit_ready_pp0_iter3_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        empty_42_fu_132 <= P_load_1;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        empty_42_fu_132 <= grp_fu_1048_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        empty_43_fu_136 <= P_load_2;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        empty_43_fu_136 <= grp_fu_2613_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        empty_44_fu_140 <= P_1_load;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        empty_44_fu_140 <= grp_fu_1043_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        empty_45_fu_144 <= P_1_load_1;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        empty_45_fu_144 <= grp_fu_1048_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        empty_46_fu_148 <= P_1_load_2;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        empty_46_fu_148 <= grp_fu_2613_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            empty_47_fu_152 <= P_2_load;
        end else if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
            empty_47_fu_152 <= grp_fu_1043_p_dout0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            empty_48_fu_156 <= P_2_load_1;
        end else if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
            empty_48_fu_156 <= grp_fu_1048_p_dout0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            empty_49_fu_160 <= P_2_load_2;
        end else if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
            empty_49_fu_160 <= grp_fu_2613_p_dout0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        empty_fu_128 <= P_load;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        empty_fu_128 <= grp_fu_1043_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln207_fu_500_p2 == 1'd0))) begin
            k_fu_124 <= add_ln207_fu_506_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            k_fu_124 <= 3'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln207_reg_826 <= icmp_ln207_fu_500_p2;
        icmp_ln207_reg_826_pp0_iter1_reg <= icmp_ln207_reg_826;
        icmp_ln207_reg_826_pp0_iter2_reg <= icmp_ln207_reg_826_pp0_iter1_reg;
        tmp_10_i_reg_835 <= tmp_10_i_fu_517_p17;
        tmp_11_i_reg_840 <= tmp_11_i_fu_553_p17;
        tmp_12_i_reg_845 <= tmp_12_i_fu_589_p17;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mul128_1_i_i_reg_865 <= grp_fu_1064_p_dout0;
        mul128_2_i_i_reg_873 <= grp_fu_442_p2;
        mul128_i_i_reg_857 <= grp_fu_1058_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        mul7_14_i_i_i_reg_885 <= grp_fu_1064_p_dout0;
        mul7_28_i_i_i_reg_891 <= grp_fu_442_p2;
        mul7_i44_i_i_reg_880 <= grp_fu_1058_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        mul7_1_1_i_i_i_reg_912 <= grp_fu_1058_p_dout0;
        mul7_1_2_i_i_i_reg_917 <= grp_fu_1064_p_dout0;
        mul7_2_2_i_i_i_reg_923 <= grp_fu_442_p2;
    end
end

always @ (*) begin
    if (((icmp_ln207_reg_826 == 1'd1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_condition_exit_pp0_iter0_stage3 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage3 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln207_reg_826_pp0_iter2_reg == 1'd1))) begin
        ap_condition_exit_pp0_iter3_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter3_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter3_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to2 = 1'b1;
    end else begin
        ap_idle_pp0_0to2 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0_1to4 = 1'b1;
    end else begin
        ap_idle_pp0_1to4 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_k_1 = 3'd0;
    end else begin
        ap_sig_allocacmp_k_1 = k_fu_124;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_p_load = grp_fu_2613_p_dout0;
    end else begin
        ap_sig_allocacmp_p_load = empty_49_fu_160;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_p_load40 = grp_fu_1048_p_dout0;
    end else begin
        ap_sig_allocacmp_p_load40 = empty_48_fu_156;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_p_load42 = grp_fu_1043_p_dout0;
    end else begin
        ap_sig_allocacmp_p_load42 = empty_47_fu_152;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_sig_allocacmp_p_load44 = grp_fu_2613_p_dout0;
    end else begin
        ap_sig_allocacmp_p_load44 = empty_46_fu_148;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_sig_allocacmp_p_load46 = grp_fu_1048_p_dout0;
    end else begin
        ap_sig_allocacmp_p_load46 = empty_45_fu_144;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_sig_allocacmp_p_load48 = grp_fu_1043_p_dout0;
    end else begin
        ap_sig_allocacmp_p_load48 = empty_44_fu_140;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_sig_allocacmp_p_load50 = grp_fu_2613_p_dout0;
    end else begin
        ap_sig_allocacmp_p_load50 = empty_43_fu_136;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_sig_allocacmp_p_load52 = grp_fu_1048_p_dout0;
    end else begin
        ap_sig_allocacmp_p_load52 = empty_42_fu_132;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_sig_allocacmp_p_load54 = grp_fu_1043_p_dout0;
    end else begin
        ap_sig_allocacmp_p_load54 = empty_fu_128;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_420_p0 = ap_sig_allocacmp_p_load42;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_420_p0 = ap_sig_allocacmp_p_load48;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_420_p0 = ap_sig_allocacmp_p_load54;
    end else begin
        grp_fu_420_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_420_p1 = mul7_28_i_i_i_reg_891;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_420_p1 = mul7_14_i_i_i_reg_885;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_420_p1 = mul7_i44_i_i_reg_880;
    end else begin
        grp_fu_420_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_424_p0 = ap_sig_allocacmp_p_load40;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_424_p0 = ap_sig_allocacmp_p_load46;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_424_p0 = ap_sig_allocacmp_p_load52;
    end else begin
        grp_fu_424_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_424_p1 = mul7_1_2_i_i_i_reg_917;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_424_p1 = mul7_1_1_i_i_i_reg_912;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_424_p1 = mul7_14_i_i_i_reg_885;
    end else begin
        grp_fu_424_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_428_p0 = ap_sig_allocacmp_p_load;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_428_p0 = ap_sig_allocacmp_p_load44;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_428_p0 = ap_sig_allocacmp_p_load50;
    end else begin
        grp_fu_428_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_428_p1 = mul7_2_2_i_i_i_reg_923;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_428_p1 = mul7_1_2_i_i_i_reg_917;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_428_p1 = mul7_28_i_i_i_reg_891;
    end else begin
        grp_fu_428_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_432_p0 = mul128_1_i_i_reg_865;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_432_p0 = mul128_i_i_reg_857;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_432_p0 = w_Wc_sqrt1_q0;
    end else begin
        grp_fu_432_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_432_p1 = mul128_1_i_i_reg_865;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_432_p1 = mul128_i_i_reg_857;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_432_p1 = tmp_10_i_reg_835;
    end else begin
        grp_fu_432_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_437_p0 = mul128_1_i_i_reg_865;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_437_p0 = mul128_i_i_reg_857;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_437_p0 = w_Wc_sqrt1_q0;
    end else begin
        grp_fu_437_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_437_p1 = mul128_2_i_i_reg_873;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_437_p1 = mul128_1_i_i_reg_865;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_437_p1 = tmp_11_i_reg_840;
    end else begin
        grp_fu_437_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_442_p0 = mul128_2_i_i_reg_873;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_442_p0 = mul128_i_i_reg_857;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_442_p0 = w_Wc_sqrt1_q0;
    end else begin
        grp_fu_442_p0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        grp_fu_442_p1 = mul128_2_i_i_reg_873;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_442_p1 = tmp_12_i_reg_845;
    end else begin
        grp_fu_442_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter3_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln207_reg_826_pp0_iter2_reg == 1'd1))) begin
        p_out1_ap_vld = 1'b1;
    end else begin
        p_out1_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter3_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln207_reg_826_pp0_iter2_reg == 1'd1))) begin
        p_out2_ap_vld = 1'b1;
    end else begin
        p_out2_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter3_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln207_reg_826_pp0_iter2_reg == 1'd1))) begin
        p_out3_ap_vld = 1'b1;
    end else begin
        p_out3_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter3_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln207_reg_826_pp0_iter2_reg == 1'd1))) begin
        p_out4_ap_vld = 1'b1;
    end else begin
        p_out4_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter3_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln207_reg_826_pp0_iter2_reg == 1'd1))) begin
        p_out5_ap_vld = 1'b1;
    end else begin
        p_out5_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter3_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln207_reg_826_pp0_iter2_reg == 1'd1))) begin
        p_out6_ap_vld = 1'b1;
    end else begin
        p_out6_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter3_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln207_reg_826_pp0_iter2_reg == 1'd1))) begin
        p_out7_ap_vld = 1'b1;
    end else begin
        p_out7_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter3_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln207_reg_826_pp0_iter2_reg == 1'd1))) begin
        p_out8_ap_vld = 1'b1;
    end else begin
        p_out8_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter3_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln207_reg_826_pp0_iter2_reg == 1'd1))) begin
        p_out_ap_vld = 1'b1;
    end else begin
        p_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        w_Wc_sqrt1_ce0_local = 1'b1;
    end else begin
        w_Wc_sqrt1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if (((ap_idle_pp0_0to2 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter3_stage0))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to4 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln207_fu_506_p2 = (ap_sig_allocacmp_k_1 + 3'd1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage3;

assign ap_ready = ap_ready_sig;

assign grp_fu_1043_p_ce = 1'b1;

assign grp_fu_1043_p_din0 = grp_fu_420_p0;

assign grp_fu_1043_p_din1 = grp_fu_420_p1;

assign grp_fu_1043_p_opcode = 2'd0;

assign grp_fu_1048_p_ce = 1'b1;

assign grp_fu_1048_p_din0 = grp_fu_424_p0;

assign grp_fu_1048_p_din1 = grp_fu_424_p1;

assign grp_fu_1048_p_opcode = 2'd0;

assign grp_fu_1058_p_ce = 1'b1;

assign grp_fu_1058_p_din0 = grp_fu_432_p0;

assign grp_fu_1058_p_din1 = grp_fu_432_p1;

assign grp_fu_1064_p_ce = 1'b1;

assign grp_fu_1064_p_din0 = grp_fu_437_p0;

assign grp_fu_1064_p_din1 = grp_fu_437_p1;

assign grp_fu_2613_p_ce = 1'b1;

assign grp_fu_2613_p_din0 = grp_fu_428_p0;

assign grp_fu_2613_p_din1 = grp_fu_428_p1;

assign grp_fu_2613_p_opcode = 2'd0;

assign icmp_ln207_fu_500_p2 = ((ap_sig_allocacmp_k_1 == 3'd7) ? 1'b1 : 1'b0);

assign p_out = empty_49_fu_160;

assign p_out1 = empty_48_fu_156;

assign p_out2 = empty_47_fu_152;

assign p_out3 = empty_46_fu_148;

assign p_out4 = empty_45_fu_144;

assign p_out5 = empty_44_fu_140;

assign p_out6 = empty_43_fu_136;

assign p_out7 = empty_42_fu_132;

assign p_out8 = empty_fu_128;

assign tmp_10_i_fu_517_p15 = 'bx;

assign tmp_11_i_fu_553_p15 = 'bx;

assign tmp_12_i_fu_589_p15 = 'bx;

assign w_Wc_sqrt1_address0 = zext_ln207_fu_512_p1;

assign zext_ln207_fu_512_p1 = ap_sig_allocacmp_k_1;

endmodule //ukf_accel_step_ukf_ut_process_3_2_Pipeline_VITIS_LOOP_207_11
