INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 15:18:52 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : kernel_2mm
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             5.784ns  (required time - arrival time)
  Source:                 buffer18/outs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.100ns period=14.200ns})
  Destination:            muli2/multiply_unit/q2_reg/A[5]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@7.100ns period=14.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.200ns  (clk rise@14.200ns - clk rise@0.000ns)
  Data Path Delay:        8.034ns  (logic 0.701ns (8.725%)  route 7.333ns (91.275%))
  Logic Levels:           8  (LUT3=3 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 14.683 - 14.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3001, unset)         0.508     0.508    buffer18/clk
    SLICE_X16Y74         FDRE                                         r  buffer18/outs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y74         FDRE (Prop_fdre_C_Q)         0.254     0.762 r  buffer18/outs_reg[2]/Q
                         net (fo=7, routed)           0.555     1.317    buffer19/control/outs_reg[4]_2[2]
    SLICE_X17Y74         LUT3 (Prop_lut3_I2_O)        0.053     1.370 r  buffer19/control/result__6_carry_i_3__2/O
                         net (fo=7, routed)           0.432     1.801    buffer19/control/dataReg_reg[2]_0
    SLICE_X14Y74         LUT5 (Prop_lut5_I0_O)        0.131     1.932 f  buffer19/control/outputValid_i_4__2/O
                         net (fo=33, routed)          0.575     2.507    buffer25/control/dataReg_reg[0]
    SLICE_X17Y79         LUT6 (Prop_lut6_I4_O)        0.043     2.550 r  buffer25/control/fullReg_i_3__20/O
                         net (fo=7, routed)           0.909     3.459    control_merge5/tehb/control/dataReg_reg[0]_1
    SLICE_X39Y83         LUT4 (Prop_lut4_I2_O)        0.043     3.502 r  control_merge5/tehb/control/fullReg_i_7__8/O
                         net (fo=9, routed)           0.989     4.491    control_merge5/tehb/control/dataReg_reg[0]_0
    SLICE_X18Y80         LUT3 (Prop_lut3_I0_O)        0.043     4.534 r  control_merge5/tehb/control/fullReg_i_3__19/O
                         net (fo=39, routed)          1.063     5.597    control_merge6/tehb/control/dataReg_reg[0]_4
    SLICE_X38Y86         LUT6 (Prop_lut6_I3_O)        0.043     5.640 r  control_merge6/tehb/control/fullReg_i_4__3/O
                         net (fo=43, routed)          1.765     7.405    control_merge6/tehb/control/transmitValue_reg_0
    SLICE_X5Y82          LUT6 (Prop_lut6_I0_O)        0.043     7.448 r  control_merge6/tehb/control/dataReg[5]_i_1__8/O
                         net (fo=2, routed)           0.630     8.078    buffer29/control/D[5]
    SLICE_X8Y84          LUT3 (Prop_lut3_I0_O)        0.048     8.126 r  buffer29/control/q0_reg_i_13/O
                         net (fo=3, routed)           0.416     8.542    muli2/multiply_unit/buffer29_outs[5]
    DSP48_X0Y36          DSP48E1                                      r  muli2/multiply_unit/q2_reg/A[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       14.200    14.200 r  
                                                      0.000    14.200 r  clk (IN)
                         net (fo=3001, unset)         0.483    14.683    muli2/multiply_unit/clk
    DSP48_X0Y36          DSP48E1                                      r  muli2/multiply_unit/q2_reg/CLK
                         clock pessimism              0.000    14.683    
                         clock uncertainty           -0.035    14.647    
    DSP48_X0Y36          DSP48E1 (Setup_dsp48e1_CLK_A[5])
                                                     -0.321    14.326    muli2/multiply_unit/q2_reg
  -------------------------------------------------------------------
                         required time                         14.326    
                         arrival time                          -8.542    
  -------------------------------------------------------------------
                         slack                                  5.784    




