Source Block: hdl/library/axi_hdmi_tx/axi_hdmi_tx.v@339:358@HdlStmIf
    .datain_l (OUT_CLK_POLARITY),
    .outclock (reference_clk),
    .oe_out (),
    .dataout (hdmi_out_clk));
  end
  if (FPGA_TECHNOLOGY == XILINX_7SERIES) begin
  ODDR #(.INIT(1'b0)) i_clk_oddr (
    .R (1'b0),
    .S (1'b0),
    .CE (1'b1),
    .D1 (~OUT_CLK_POLARITY),
    .D2 (OUT_CLK_POLARITY),
    .C (reference_clk),
    .Q (hdmi_out_clk));
  end
  endgenerate

endmodule

// ***************************************************************************

Diff Content:
- 345   ODDR #(.INIT(1'b0)) i_clk_oddr (
+ 345   ODDR #(
+ 345     .INIT(1'b0)
+ 345   ) i_clk_oddr (

Clone Blocks:
