

================================================================
== Vitis HLS Report for 'pe'
================================================================
* Date:           Thu Oct 15 11:22:50 2020

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        CONV_LAYER
* Solution:       SOTA (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.00 ns | 3.867 ns |   0.81 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       74|       74| 0.286 us | 0.286 us |   75|   75|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                 Loop Name                |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- LOOP_3_VITIS_LOOP_27_1_VITIS_LOOP_30_2  |       72|       72|         7|          6|          1|    12|    yes   |
        +------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 6, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 6, D = 7, States = { 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 9 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 2 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.60>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%input_registers_0_3_V_4 = alloca i32"   --->   Operation 10 'alloca' 'input_registers_0_3_V_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%input_registers_1_0_V_3 = alloca i32"   --->   Operation 11 'alloca' 'input_registers_1_0_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%input_registers_1_3_V_4 = alloca i32"   --->   Operation 12 'alloca' 'input_registers_1_3_V_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%input_registers_2_0_V = alloca i32"   --->   Operation 13 'alloca' 'input_registers_2_0_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%input_registers_2_1_V = alloca i32"   --->   Operation 14 'alloca' 'input_registers_2_1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %pe_input_stream_V_8, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %pe_input_stream_V_7, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %pe_input_stream_V_6, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %pe_input_stream_V_5, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %pe_input_stream_V_4, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %pe_input_stream_V_3, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %pe_input_stream_V_2, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %pe_input_stream_V_1, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %pe_input_stream_V_0, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %pe_input_stream_V_8"   --->   Operation 24 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %pe_input_stream_V_7"   --->   Operation 25 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %pe_input_stream_V_6"   --->   Operation 26 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %pe_input_stream_V_5"   --->   Operation 27 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %pe_input_stream_V_4"   --->   Operation 28 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %pe_input_stream_V_3"   --->   Operation 29 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %pe_input_stream_V_2"   --->   Operation 30 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %pe_input_stream_V_1"   --->   Operation 31 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %pe_input_stream_V_0"   --->   Operation 32 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2"   --->   Operation 33 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %input_buffers, void @empty, i32, i32, void @empty_0, i32, i32, void @empty_0, void @empty_0, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %input_buffers"   --->   Operation 35 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %weight_stream_V, void @empty_1, i32, i32, void @empty_0, i32, i32, void @empty_0, void @empty_0, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %weight_stream_V"   --->   Operation 37 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %pe_weight_stream_V, void @empty_1, i32, i32, void @empty_0, i32, i32, void @empty_0, void @empty_0, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %pe_weight_stream_V"   --->   Operation 39 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%weight_registers_V = alloca i64" [CONV_LAYER/buf2pe.cpp:17]   --->   Operation 40 'alloca' 'weight_registers_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%inner_fifos_0_0_V_V = alloca i64" [CONV_LAYER/buf2pe.cpp:18]   --->   Operation 41 'alloca' 'inner_fifos_0_0_V_V' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.48> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 6> <FIFO>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @inner_fifos_LF_0_NF_LF_0_NF_OC_V_OC_V_str, i32, void @p_str, void @p_str, i32, i32, i8 %inner_fifos_0_0_V_V, i8 %inner_fifos_0_0_V_V"   --->   Operation 42 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %inner_fifos_0_0_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%inner_fifos_0_1_V_V = alloca i64" [CONV_LAYER/buf2pe.cpp:18]   --->   Operation 44 'alloca' 'inner_fifos_0_1_V_V' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.48> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 6> <FIFO>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%empty_8 = specchannel i32 @_ssdm_op_SpecChannel, void @inner_fifos_LF_0_NF_LF_1_NF_OC_V_OC_V_str, i32, void @p_str, void @p_str, i32, i32, i8 %inner_fifos_0_1_V_V, i8 %inner_fifos_0_1_V_V"   --->   Operation 45 'specchannel' 'empty_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %inner_fifos_0_1_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%inner_fifos_0_2_V_V = alloca i64" [CONV_LAYER/buf2pe.cpp:18]   --->   Operation 47 'alloca' 'inner_fifos_0_2_V_V' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.48> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 6> <FIFO>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%empty_9 = specchannel i32 @_ssdm_op_SpecChannel, void @inner_fifos_LF_0_NF_LF_2_NF_OC_V_OC_V_str, i32, void @p_str, void @p_str, i32, i32, i8 %inner_fifos_0_2_V_V, i8 %inner_fifos_0_2_V_V"   --->   Operation 48 'specchannel' 'empty_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %inner_fifos_0_2_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%inner_fifos_1_0_V_V = alloca i64" [CONV_LAYER/buf2pe.cpp:18]   --->   Operation 50 'alloca' 'inner_fifos_1_0_V_V' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.48> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 6> <FIFO>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%empty_10 = specchannel i32 @_ssdm_op_SpecChannel, void @inner_fifos_LF_1_NF_LF_0_NF_OC_V_OC_V_str, i32, void @p_str, void @p_str, i32, i32, i8 %inner_fifos_1_0_V_V, i8 %inner_fifos_1_0_V_V"   --->   Operation 51 'specchannel' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %inner_fifos_1_0_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%inner_fifos_1_1_V_V = alloca i64" [CONV_LAYER/buf2pe.cpp:18]   --->   Operation 53 'alloca' 'inner_fifos_1_1_V_V' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.48> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 6> <FIFO>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%empty_11 = specchannel i32 @_ssdm_op_SpecChannel, void @inner_fifos_LF_1_NF_LF_1_NF_OC_V_OC_V_str, i32, void @p_str, void @p_str, i32, i32, i8 %inner_fifos_1_1_V_V, i8 %inner_fifos_1_1_V_V"   --->   Operation 54 'specchannel' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %inner_fifos_1_1_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%inner_fifos_1_2_V_V = alloca i64" [CONV_LAYER/buf2pe.cpp:18]   --->   Operation 56 'alloca' 'inner_fifos_1_2_V_V' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.48> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 6> <FIFO>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%empty_12 = specchannel i32 @_ssdm_op_SpecChannel, void @inner_fifos_LF_1_NF_LF_2_NF_OC_V_OC_V_str, i32, void @p_str, void @p_str, i32, i32, i8 %inner_fifos_1_2_V_V, i8 %inner_fifos_1_2_V_V"   --->   Operation 57 'specchannel' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %inner_fifos_1_2_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 58 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.60ns)   --->   "%br_ln25 = br void" [CONV_LAYER/buf2pe.cpp:25]   --->   Operation 59 'br' 'br_ln25' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 3.86>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%indvar_flatten26 = phi i4, void %bb1493, i4 %add_ln25, void %bb1486.2.2.2" [CONV_LAYER/buf2pe.cpp:25]   --->   Operation 60 'phi' 'indvar_flatten26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%output_x = phi i2, void %bb1493, i2 %select_ln25_3, void %bb1486.2.2.2" [CONV_LAYER/buf2pe.cpp:25]   --->   Operation 61 'phi' 'output_x' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i4, void %bb1493, i4 %select_ln27_4, void %bb1486.2.2.2" [CONV_LAYER/buf2pe.cpp:27]   --->   Operation 62 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%output_y = phi i2, void %bb1493, i2 %select_ln27_3, void %bb1486.2.2.2" [CONV_LAYER/buf2pe.cpp:27]   --->   Operation 63 'phi' 'output_y' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%kernel_y = phi i2, void %bb1493, i2 %add_ln30, void %bb1486.2.2.2" [CONV_LAYER/buf2pe.cpp:30]   --->   Operation 64 'phi' 'kernel_y' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%p_lcssa611740_lcssa8311341 = phi i4, void %bb1493, i4 %select_ln155, void %bb1486.2.2.2" [CONV_LAYER/buf2pe.cpp:155]   --->   Operation 65 'phi' 'p_lcssa611740_lcssa8311341' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%trunc_ln25 = trunc i2 %output_x" [CONV_LAYER/buf2pe.cpp:25]   --->   Operation 66 'trunc' 'trunc_ln25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%trunc_ln27 = trunc i2 %output_y" [CONV_LAYER/buf2pe.cpp:27]   --->   Operation 67 'trunc' 'trunc_ln27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.12ns)   --->   "%empty_13 = or i1 %trunc_ln27, i1 %trunc_ln25" [CONV_LAYER/buf2pe.cpp:27]   --->   Operation 68 'or' 'empty_13' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.65ns)   --->   "%icmp_ln25 = icmp_eq  i4 %indvar_flatten26, i4" [CONV_LAYER/buf2pe.cpp:25]   --->   Operation 69 'icmp' 'icmp_ln25' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.70ns)   --->   "%add_ln25 = add i4, i4 %indvar_flatten26" [CONV_LAYER/buf2pe.cpp:25]   --->   Operation 70 'add' 'add_ln25' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln25 = br i1 %icmp_ln25, void %.split11, void" [CONV_LAYER/buf2pe.cpp:25]   --->   Operation 71 'br' 'br_ln25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.65ns)   --->   "%icmp_ln27 = icmp_eq  i4 %indvar_flatten, i4" [CONV_LAYER/buf2pe.cpp:27]   --->   Operation 72 'icmp' 'icmp_ln27' <Predicate = (!icmp_ln25)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.27ns)   --->   "%select_ln25 = select i1 %icmp_ln27, i2, i2 %output_y" [CONV_LAYER/buf2pe.cpp:25]   --->   Operation 73 'select' 'select_ln25' <Predicate = (!icmp_ln25)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.43ns)   --->   "%add_ln25_1 = add i2, i2 %output_x" [CONV_LAYER/buf2pe.cpp:25]   --->   Operation 74 'add' 'add_ln25_1' <Predicate = (!icmp_ln25)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%trunc_ln25_1 = trunc i2 %add_ln25_1" [CONV_LAYER/buf2pe.cpp:25]   --->   Operation 75 'trunc' 'trunc_ln25_1' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node p_mid1)   --->   "%select_ln25_1 = select i1 %icmp_ln27, i1 %trunc_ln25_1, i1 %trunc_ln25" [CONV_LAYER/buf2pe.cpp:25]   --->   Operation 76 'select' 'select_ln25_1' <Predicate = (!icmp_ln25)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node select_ln27_2)   --->   "%select_ln25_2 = select i1 %icmp_ln27, i1 %trunc_ln25_1, i1 %empty_13" [CONV_LAYER/buf2pe.cpp:25]   --->   Operation 77 'select' 'select_ln25_2' <Predicate = (!icmp_ln25)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node and_ln25)   --->   "%xor_ln25 = xor i1 %icmp_ln27, i1" [CONV_LAYER/buf2pe.cpp:25]   --->   Operation 78 'xor' 'xor_ln25' <Predicate = (!icmp_ln25)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.34ns)   --->   "%icmp_ln30 = icmp_eq  i2 %kernel_y, i2" [CONV_LAYER/buf2pe.cpp:30]   --->   Operation 79 'icmp' 'icmp_ln30' <Predicate = (!icmp_ln25)> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln25 = and i1 %icmp_ln30, i1 %xor_ln25" [CONV_LAYER/buf2pe.cpp:25]   --->   Operation 80 'and' 'and_ln25' <Predicate = (!icmp_ln25)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (0.27ns)   --->   "%select_ln25_3 = select i1 %icmp_ln27, i2 %add_ln25_1, i2 %output_x" [CONV_LAYER/buf2pe.cpp:25]   --->   Operation 81 'select' 'select_ln25_3' <Predicate = (!icmp_ln25)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (0.43ns)   --->   "%output_y_2 = add i2, i2 %select_ln25" [CONV_LAYER/buf2pe.cpp:27]   --->   Operation 82 'add' 'output_y_2' <Predicate = (!icmp_ln25)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (0.12ns)   --->   "%or_ln27 = or i1 %and_ln25, i1 %icmp_ln27" [CONV_LAYER/buf2pe.cpp:27]   --->   Operation 83 'or' 'or_ln27' <Predicate = (!icmp_ln25)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.27ns)   --->   "%select_ln27 = select i1 %or_ln27, i2, i2 %kernel_y" [CONV_LAYER/buf2pe.cpp:27]   --->   Operation 84 'select' 'select_ln27' <Predicate = (!icmp_ln25)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (0.35ns)   --->   "%select_ln27_1 = select i1 %or_ln27, i4, i4 %p_lcssa611740_lcssa8311341" [CONV_LAYER/buf2pe.cpp:27]   --->   Operation 85 'select' 'select_ln27_1' <Predicate = (!icmp_ln25)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node p_mid1)   --->   "%trunc_ln27_1 = trunc i2 %output_y_2" [CONV_LAYER/buf2pe.cpp:27]   --->   Operation 86 'trunc' 'trunc_ln27_1' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.27ns) (out node of the LUT)   --->   "%p_mid1 = or i1 %trunc_ln27_1, i1 %select_ln25_1" [CONV_LAYER/buf2pe.cpp:27]   --->   Operation 87 'or' 'p_mid1' <Predicate = (!icmp_ln25)> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln27_2 = select i1 %and_ln25, i1 %p_mid1, i1 %select_ln25_2" [CONV_LAYER/buf2pe.cpp:27]   --->   Operation 88 'select' 'select_ln27_2' <Predicate = (!icmp_ln25)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (0.27ns)   --->   "%select_ln27_3 = select i1 %and_ln25, i2 %output_y_2, i2 %select_ln25" [CONV_LAYER/buf2pe.cpp:27]   --->   Operation 89 'select' 'select_ln27_3' <Predicate = (!icmp_ln25)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%kernel_y_cast1 = zext i2 %select_ln27" [CONV_LAYER/buf2pe.cpp:27]   --->   Operation 90 'zext' 'kernel_y_cast1' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.57ns)   --->   "%empty_16 = add i3, i3 %kernel_y_cast1" [CONV_LAYER/buf2pe.cpp:27]   --->   Operation 91 'add' 'empty_16' <Predicate = (!icmp_ln25)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%p_cast40 = zext i3 %empty_16" [CONV_LAYER/buf2pe.cpp:27]   --->   Operation 92 'zext' 'p_cast40' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.91ns)   --->   "%mul = mul i7, i7 %p_cast40" [CONV_LAYER/buf2pe.cpp:27]   --->   Operation 93 'mul' 'mul' <Predicate = (!icmp_ln25)> <Delay = 0.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %mul, i32" [CONV_LAYER/buf2pe.cpp:27]   --->   Operation 94 'bitselect' 'tmp' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%mul1 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %tmp, i1" [CONV_LAYER/buf2pe.cpp:27]   --->   Operation 95 'bitconcatenate' 'mul1' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.34ns)   --->   "%cmp50 = icmp_eq  i2 %select_ln27, i2" [CONV_LAYER/buf2pe.cpp:27]   --->   Operation 96 'icmp' 'cmp50' <Predicate = (!icmp_ln25)> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 97 [1/1] (0.34ns)   --->   "%cmp98 = icmp_ne  i2 %select_ln27, i2" [CONV_LAYER/buf2pe.cpp:27]   --->   Operation 97 'icmp' 'cmp98' <Predicate = (!icmp_ln25)> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%br_ln37 = br i1 %select_ln27_2, void %bb1492.0, void %.split5._crit_edge.0" [CONV_LAYER/buf2pe.cpp:37]   --->   Operation 98 'br' 'br_ln37' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln216 = zext i2 %mul1"   --->   Operation 99 'zext' 'zext_ln216' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln216_1 = zext i4 %select_ln27_1"   --->   Operation 100 'zext' 'zext_ln216_1' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%trunc_ln216 = trunc i4 %select_ln27_1"   --->   Operation 101 'trunc' 'trunc_ln216' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %trunc_ln216, i2"   --->   Operation 102 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.70ns)   --->   "%sub_ln216 = sub i5 %shl_ln, i5 %zext_ln216_1"   --->   Operation 103 'sub' 'sub_ln216' <Predicate = (!icmp_ln25)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 104 [1/1] (0.60ns)   --->   "%br_ln71 = br i1 %cmp50, void %bb1491.0.0.0, void %bb1486.0.0.0" [CONV_LAYER/buf2pe.cpp:71]   --->   Operation 104 'br' 'br_ln71' <Predicate = (!icmp_ln25)> <Delay = 0.60>
ST_2 : Operation 105 [1/1] (0.70ns)   --->   "%add_ln216 = add i5, i5 %sub_ln216"   --->   Operation 105 'add' 'add_ln216' <Predicate = (!icmp_ln25)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%trunc_ln216_1 = trunc i5 %add_ln216"   --->   Operation 106 'trunc' 'trunc_ln216_1' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%shl_ln216_1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln216_1, i3"   --->   Operation 107 'bitconcatenate' 'shl_ln216_1' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%shl_ln216_2 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %add_ln216, i1"   --->   Operation 108 'bitconcatenate' 'shl_ln216_2' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln216_1 = sub i6 %shl_ln216_1, i6 %shl_ln216_2"   --->   Operation 109 'sub' 'sub_ln216_1' <Predicate = (!icmp_ln25)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.30> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_2 : Operation 110 [1/1] (0.60ns) (root node of TernaryAdder)   --->   "%add_ln216_1 = add i6 %sub_ln216_1, i6 %zext_ln216"   --->   Operation 110 'add' 'add_ln216_1' <Predicate = (!icmp_ln25)> <Delay = 0.60> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.30> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%br_ln73 = br i1 %cmp50, void %bb1491.0.0.1, void %bb1489.0.0.1" [CONV_LAYER/buf2pe.cpp:73]   --->   Operation 111 'br' 'br_ln73' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln538 = zext i6 %add_ln216_1"   --->   Operation 112 'zext' 'zext_ln538' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%input_buffers_addr = getelementptr i8 %input_buffers, i64, i64 %zext_ln538"   --->   Operation 113 'getelementptr' 'input_buffers_addr' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.00>
ST_2 : Operation 114 [2/2] (0.59ns)   --->   "%input_buffers_load = load i6 %input_buffers_addr"   --->   Operation 114 'load' 'input_buffers_load' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 54> <RAM>
ST_2 : Operation 115 [1/1] (0.70ns)   --->   "%add_ln216_2 = add i5, i5 %sub_ln216"   --->   Operation 115 'add' 'add_ln216_2' <Predicate = (!icmp_ln25)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%trunc_ln216_2 = trunc i5 %add_ln216_2"   --->   Operation 116 'trunc' 'trunc_ln216_2' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%shl_ln216_3 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln216_2, i3"   --->   Operation 117 'bitconcatenate' 'shl_ln216_3' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%shl_ln216_4 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %add_ln216_2, i1"   --->   Operation 118 'bitconcatenate' 'shl_ln216_4' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln216_2 = sub i6 %shl_ln216_3, i6 %shl_ln216_4"   --->   Operation 119 'sub' 'sub_ln216_2' <Predicate = (!icmp_ln25)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.30> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_2 : Operation 120 [1/1] (0.60ns) (root node of TernaryAdder)   --->   "%add_ln216_3 = add i6 %sub_ln216_2, i6 %zext_ln216"   --->   Operation 120 'add' 'add_ln216_3' <Predicate = (!icmp_ln25)> <Delay = 0.60> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.30> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%br_ln73 = br i1 %cmp50, void %bb1491.0.0.2, void %bb1489.0.0.2" [CONV_LAYER/buf2pe.cpp:73]   --->   Operation 121 'br' 'br_ln73' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln538_1 = zext i6 %add_ln216_3"   --->   Operation 122 'zext' 'zext_ln538_1' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%input_buffers_addr_1 = getelementptr i8 %input_buffers, i64, i64 %zext_ln538_1"   --->   Operation 123 'getelementptr' 'input_buffers_addr_1' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.00>
ST_2 : Operation 124 [2/2] (0.59ns)   --->   "%input_buffers_load_1 = load i6 %input_buffers_addr_1"   --->   Operation 124 'load' 'input_buffers_load_1' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 54> <RAM>
ST_2 : Operation 125 [1/1] (0.65ns)   --->   "%icmp_ln874_1 = icmp_eq  i4 %select_ln27_1, i4"   --->   Operation 125 'icmp' 'icmp_ln874_1' <Predicate = (!icmp_ln25)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 126 [1/1] (0.70ns)   --->   "%add_ln695_1 = add i4, i4 %select_ln27_1"   --->   Operation 126 'add' 'add_ln695_1' <Predicate = (!icmp_ln25)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 127 [1/1] (0.60ns)   --->   "%br_ln71 = br i1 %cmp50, void %bb1491.0.1.0, void %._crit_edge11.0.1.0" [CONV_LAYER/buf2pe.cpp:71]   --->   Operation 127 'br' 'br_ln71' <Predicate = (!icmp_ln25)> <Delay = 0.60>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%br_ln107 = br i1 %cmp98, void %bb1486.0.1.0, void %bb1487.0.1.0" [CONV_LAYER/buf2pe.cpp:107]   --->   Operation 128 'br' 'br_ln107' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%br_ln107 = br i1 %cmp98, void %bb1486.0.1.1, void %bb1487.0.1.1" [CONV_LAYER/buf2pe.cpp:107]   --->   Operation 129 'br' 'br_ln107' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%br_ln107 = br i1 %cmp98, void %bb1486.0.1.2_ifconv, void %bb1487.0.1.2" [CONV_LAYER/buf2pe.cpp:107]   --->   Operation 130 'br' 'br_ln107' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%br_ln107 = br i1 %cmp98, void %bb1486.0.2.0, void %bb1487.0.2.0" [CONV_LAYER/buf2pe.cpp:107]   --->   Operation 131 'br' 'br_ln107' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%br_ln107 = br i1 %cmp98, void %bb1486.0.2.1, void %bb1487.0.2.1" [CONV_LAYER/buf2pe.cpp:107]   --->   Operation 132 'br' 'br_ln107' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%br_ln107 = br i1 %cmp98, void %bb1486.0.2.2, void %bb1487.0.2.2" [CONV_LAYER/buf2pe.cpp:107]   --->   Operation 133 'br' 'br_ln107' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%br_ln37 = br i1 %select_ln27_2, void %bb1492.1, void %.split5._crit_edge.1" [CONV_LAYER/buf2pe.cpp:37]   --->   Operation 134 'br' 'br_ln37' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%br_ln107 = br i1 %cmp98, void %bb1486.1.1.0, void %bb1487.1.1.0" [CONV_LAYER/buf2pe.cpp:107]   --->   Operation 135 'br' 'br_ln107' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "%br_ln107 = br i1 %cmp98, void %bb1486.1.1.1, void %bb1487.1.1.1" [CONV_LAYER/buf2pe.cpp:107]   --->   Operation 136 'br' 'br_ln107' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "%br_ln107 = br i1 %cmp98, void %bb1486.1.1.2_ifconv, void %bb1487.1.1.2" [CONV_LAYER/buf2pe.cpp:107]   --->   Operation 137 'br' 'br_ln107' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%br_ln107 = br i1 %cmp98, void %bb1486.1.2.1.critedge, void %bb1487.1.2.0" [CONV_LAYER/buf2pe.cpp:107]   --->   Operation 138 'br' 'br_ln107' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 139 [1/1] (0.00ns)   --->   "%br_ln107 = br i1 %cmp98, void %bb1486.1.2.2, void %bb1487.1.2.2" [CONV_LAYER/buf2pe.cpp:107]   --->   Operation 139 'br' 'br_ln107' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 140 [1/1] (0.00ns)   --->   "%br_ln37 = br i1 %select_ln27_2, void %bb1492.2, void %.split5._crit_edge.2" [CONV_LAYER/buf2pe.cpp:37]   --->   Operation 140 'br' 'br_ln37' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 141 [1/1] (0.00ns)   --->   "%br_ln83 = br i1 %cmp50, void %bb1491.2.0.0, void %bb1490.2.0.1.critedge" [CONV_LAYER/buf2pe.cpp:83]   --->   Operation 141 'br' 'br_ln83' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 142 [1/1] (0.00ns)   --->   "%br_ln107 = br i1 %cmp98, void %bb1486.2.1.0, void %bb1487.2.1.0" [CONV_LAYER/buf2pe.cpp:107]   --->   Operation 142 'br' 'br_ln107' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 143 [1/1] (0.00ns)   --->   "%br_ln107 = br i1 %cmp98, void %bb1486.2.1.1, void %bb1487.2.1.1" [CONV_LAYER/buf2pe.cpp:107]   --->   Operation 143 'br' 'br_ln107' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 144 [1/1] (0.00ns)   --->   "%br_ln107 = br i1 %cmp98, void %bb1486.2.1.2, void %bb1487.2.1.2" [CONV_LAYER/buf2pe.cpp:107]   --->   Operation 144 'br' 'br_ln107' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 145 [1/1] (0.00ns)   --->   "%br_ln107 = br i1 %cmp98, void %bb1486.2.2.1.critedge, void %bb1487.2.2.0" [CONV_LAYER/buf2pe.cpp:107]   --->   Operation 145 'br' 'br_ln107' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 146 [1/1] (0.00ns)   --->   "%br_ln107 = br i1 %cmp98, void %bb1486.2.2.2, void %bb1487.2.2.2" [CONV_LAYER/buf2pe.cpp:107]   --->   Operation 146 'br' 'br_ln107' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 147 [1/1] (0.70ns)   --->   "%add_ln27_1 = add i4 %indvar_flatten, i4" [CONV_LAYER/buf2pe.cpp:27]   --->   Operation 147 'add' 'add_ln27_1' <Predicate = (!icmp_ln25)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 148 [1/1] (0.35ns)   --->   "%select_ln27_4 = select i1 %icmp_ln27, i4, i4 %add_ln27_1" [CONV_LAYER/buf2pe.cpp:27]   --->   Operation 148 'select' 'select_ln27_4' <Predicate = (!icmp_ln25)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.96>
ST_3 : Operation 149 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @LOOP_3_VITIS_LOOP_27_1_VITIS_LOOP_30_2_str"   --->   Operation 149 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 150 [1/1] (0.00ns)   --->   "%empty_14 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 150 'speclooptripcount' 'empty_14' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 151 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_27_1_VITIS_LOOP_30_2_str"   --->   Operation 151 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 152 [1/1] (0.00ns)   --->   "%zext_ln30 = zext i2 %select_ln27" [CONV_LAYER/buf2pe.cpp:30]   --->   Operation 152 'zext' 'zext_ln30' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 153 [1/1] (0.00ns)   --->   "%specpipeline_ln30 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_0" [CONV_LAYER/buf2pe.cpp:30]   --->   Operation 153 'specpipeline' 'specpipeline_ln30' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 154 [1/1] (0.00ns)   --->   "%specloopname_ln30 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [CONV_LAYER/buf2pe.cpp:30]   --->   Operation 154 'specloopname' 'specloopname_ln30' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 155 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %select_ln27, i2" [CONV_LAYER/buf2pe.cpp:27]   --->   Operation 155 'bitconcatenate' 'p_shl' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 156 [1/1] (0.70ns)   --->   "%empty_15 = sub i4 %p_shl, i4 %zext_ln30" [CONV_LAYER/buf2pe.cpp:27]   --->   Operation 156 'sub' 'empty_15' <Predicate = (!icmp_ln25)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 157 [1/1] (0.00ns)   --->   "%p_cast = zext i4 %empty_15" [CONV_LAYER/buf2pe.cpp:27]   --->   Operation 157 'zext' 'p_cast' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 158 [1/1] (1.09ns)   --->   "%weight_stream_V_read = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P, i8 %weight_stream_V" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 158 'read' 'weight_stream_V_read' <Predicate = (!icmp_ln25 & !select_ln27_2)> <Delay = 1.09> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_3 : Operation 159 [1/1] (0.00ns)   --->   "%weight_registers_V_addr = getelementptr i8 %weight_registers_V, i64, i64 %p_cast" [CONV_LAYER/buf2pe.cpp:38]   --->   Operation 159 'getelementptr' 'weight_registers_V_addr' <Predicate = (!icmp_ln25 & !select_ln27_2)> <Delay = 0.00>
ST_3 : Operation 160 [1/1] (0.59ns)   --->   "%store_ln182 = store i8 %weight_stream_V_read, i4 %weight_registers_V_addr"   --->   Operation 160 'store' 'store_ln182' <Predicate = (!icmp_ln25 & !select_ln27_2)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_3 : Operation 161 [1/1] (0.00ns)   --->   "%br_ln38 = br void %.split5._crit_edge.0" [CONV_LAYER/buf2pe.cpp:38]   --->   Operation 161 'br' 'br_ln38' <Predicate = (!icmp_ln25 & !select_ln27_2)> <Delay = 0.00>
ST_3 : Operation 162 [1/1] (1.09ns)   --->   "%inner_fifos_0_0_V_V_read = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P, i8 %inner_fifos_0_0_V_V" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 162 'read' 'inner_fifos_0_0_V_V_read' <Predicate = (!icmp_ln25 & !cmp50)> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.48> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 6> <FIFO>
ST_3 : Operation 163 [1/1] (0.60ns)   --->   "%br_ln88 = br void %bb1486.0.0.0" [CONV_LAYER/buf2pe.cpp:88]   --->   Operation 163 'br' 'br_ln88' <Predicate = (!icmp_ln25 & !cmp50)> <Delay = 0.60>
ST_3 : Operation 164 [1/1] (1.09ns)   --->   "%inner_fifos_0_1_V_V_read = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P, i8 %inner_fifos_0_1_V_V" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 164 'read' 'inner_fifos_0_1_V_V_read' <Predicate = (!icmp_ln25 & !cmp50)> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.48> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 6> <FIFO>
ST_3 : Operation 165 [1/1] (0.60ns)   --->   "%br_ln88 = br void %bb1486.0.0.1" [CONV_LAYER/buf2pe.cpp:88]   --->   Operation 165 'br' 'br_ln88' <Predicate = (!icmp_ln25 & !cmp50)> <Delay = 0.60>
ST_3 : Operation 166 [1/2] (0.59ns)   --->   "%input_buffers_load = load i6 %input_buffers_addr"   --->   Operation 166 'load' 'input_buffers_load' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 54> <RAM>
ST_3 : Operation 167 [1/1] (0.60ns)   --->   "%br_ln80 = br void %bb1486.0.0.1" [CONV_LAYER/buf2pe.cpp:80]   --->   Operation 167 'br' 'br_ln80' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.60>
ST_3 : Operation 168 [1/1] (0.00ns)   --->   "%input_registers_1_0_V_3_load = load i8 %input_registers_1_0_V_3" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 168 'load' 'input_registers_1_0_V_3_load' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 169 [1/1] (1.09ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %pe_input_stream_V_1, i8 %input_registers_1_0_V_3_load" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 169 'write' 'write_ln167' <Predicate = (!icmp_ln25)> <Delay = 1.09> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_3 : Operation 170 [1/1] (1.09ns)   --->   "%inner_fifos_0_2_V_V_read = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P, i8 %inner_fifos_0_2_V_V" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 170 'read' 'inner_fifos_0_2_V_V_read' <Predicate = (!icmp_ln25 & !cmp50)> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.48> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 6> <FIFO>
ST_3 : Operation 171 [1/1] (0.60ns)   --->   "%br_ln88 = br void %bb1486.0.0.2_ifconv" [CONV_LAYER/buf2pe.cpp:88]   --->   Operation 171 'br' 'br_ln88' <Predicate = (!icmp_ln25 & !cmp50)> <Delay = 0.60>
ST_3 : Operation 172 [1/2] (0.59ns)   --->   "%input_buffers_load_1 = load i6 %input_buffers_addr_1"   --->   Operation 172 'load' 'input_buffers_load_1' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 54> <RAM>
ST_3 : Operation 173 [1/1] (0.60ns)   --->   "%br_ln80 = br void %bb1486.0.0.2_ifconv" [CONV_LAYER/buf2pe.cpp:80]   --->   Operation 173 'br' 'br_ln80' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.60>
ST_3 : Operation 174 [1/1] (0.00ns)   --->   "%input_registers_2_0_V_load = load i8 %input_registers_2_0_V" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 174 'load' 'input_registers_2_0_V_load' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 175 [1/1] (1.09ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %pe_input_stream_V_2, i8 %input_registers_2_0_V_load" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 175 'write' 'write_ln167' <Predicate = (!icmp_ln25)> <Delay = 1.09> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_3 : Operation 176 [1/1] (0.35ns)   --->   "%select_ln119 = select i1 %icmp_ln874_1, i4, i4 %add_ln695_1" [CONV_LAYER/buf2pe.cpp:119]   --->   Operation 176 'select' 'select_ln119' <Predicate = (!icmp_ln25)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 177 [1/1] (0.00ns)   --->   "%zext_ln216_2 = zext i4 %select_ln119"   --->   Operation 177 'zext' 'zext_ln216_2' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 178 [1/1] (0.00ns)   --->   "%trunc_ln216_4 = trunc i4 %select_ln119"   --->   Operation 178 'trunc' 'trunc_ln216_4' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 179 [1/1] (0.00ns)   --->   "%shl_ln216_7 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %trunc_ln216_4, i2"   --->   Operation 179 'bitconcatenate' 'shl_ln216_7' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 180 [1/1] (0.70ns)   --->   "%sub_ln216_4 = sub i5 %shl_ln216_7, i5 %zext_ln216_2"   --->   Operation 180 'sub' 'sub_ln216_4' <Predicate = (!icmp_ln25)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 181 [1/1] (1.09ns)   --->   "%inner_fifos_1_0_V_V_read = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P, i8 %inner_fifos_1_0_V_V" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 181 'read' 'inner_fifos_1_0_V_V_read' <Predicate = (!icmp_ln25 & !cmp50)> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.48> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 6> <FIFO>
ST_3 : Operation 182 [1/1] (0.60ns)   --->   "%br_ln88 = br void %._crit_edge11.0.1.0" [CONV_LAYER/buf2pe.cpp:88]   --->   Operation 182 'br' 'br_ln88' <Predicate = (!icmp_ln25 & !cmp50)> <Delay = 0.60>
ST_3 : Operation 183 [1/1] (0.70ns)   --->   "%add_ln216_5 = add i5, i5 %sub_ln216_4"   --->   Operation 183 'add' 'add_ln216_5' <Predicate = (!icmp_ln25)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 184 [1/1] (0.00ns)   --->   "%trunc_ln216_5 = trunc i5 %add_ln216_5"   --->   Operation 184 'trunc' 'trunc_ln216_5' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 185 [1/1] (0.00ns)   --->   "%shl_ln216_8 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln216_5, i3"   --->   Operation 185 'bitconcatenate' 'shl_ln216_8' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 186 [1/1] (0.00ns)   --->   "%shl_ln216_9 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %add_ln216_5, i1"   --->   Operation 186 'bitconcatenate' 'shl_ln216_9' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 187 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln216_5 = sub i6 %shl_ln216_8, i6 %shl_ln216_9"   --->   Operation 187 'sub' 'sub_ln216_5' <Predicate = (!icmp_ln25)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.30> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_3 : Operation 188 [1/1] (0.60ns) (root node of TernaryAdder)   --->   "%add_ln216_6 = add i6 %sub_ln216_5, i6 %zext_ln216"   --->   Operation 188 'add' 'add_ln216_6' <Predicate = (!icmp_ln25)> <Delay = 0.60> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.30> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_3 : Operation 189 [1/1] (0.00ns)   --->   "%br_ln73 = br i1 %cmp50, void %bb1491.0.1.1, void %bb1489.0.1.1" [CONV_LAYER/buf2pe.cpp:73]   --->   Operation 189 'br' 'br_ln73' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 190 [1/1] (0.00ns)   --->   "%zext_ln538_3 = zext i6 %add_ln216_6"   --->   Operation 190 'zext' 'zext_ln538_3' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.00>
ST_3 : Operation 191 [1/1] (0.00ns)   --->   "%input_buffers_addr_3 = getelementptr i8 %input_buffers, i64, i64 %zext_ln538_3"   --->   Operation 191 'getelementptr' 'input_buffers_addr_3' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.00>
ST_3 : Operation 192 [2/2] (0.59ns)   --->   "%input_buffers_load_3 = load i6 %input_buffers_addr_3"   --->   Operation 192 'load' 'input_buffers_load_3' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 54> <RAM>
ST_3 : Operation 193 [1/1] (0.00ns)   --->   "%trunc_ln216_6 = trunc i5 %sub_ln216_4"   --->   Operation 193 'trunc' 'trunc_ln216_6' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 194 [1/1] (0.00ns)   --->   "%shl_ln216_s = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln216_6, i3"   --->   Operation 194 'bitconcatenate' 'shl_ln216_s' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 195 [1/1] (0.00ns)   --->   "%shl_ln216_10 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %sub_ln216_4, i1"   --->   Operation 195 'bitconcatenate' 'shl_ln216_10' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 196 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln216_6 = sub i6 %shl_ln216_s, i6 %shl_ln216_10"   --->   Operation 196 'sub' 'sub_ln216_6' <Predicate = (!icmp_ln25)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.30> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_3 : Operation 197 [1/1] (0.60ns) (root node of TernaryAdder)   --->   "%add_ln216_7 = add i6 %sub_ln216_6, i6 %zext_ln216"   --->   Operation 197 'add' 'add_ln216_7' <Predicate = (!icmp_ln25)> <Delay = 0.60> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.30> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_3 : Operation 198 [1/1] (0.00ns)   --->   "%br_ln73 = br i1 %cmp50, void %bb1491.0.1.2, void %bb1489.0.1.2" [CONV_LAYER/buf2pe.cpp:73]   --->   Operation 198 'br' 'br_ln73' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 199 [1/1] (0.00ns)   --->   "%zext_ln538_4 = zext i6 %add_ln216_7"   --->   Operation 199 'zext' 'zext_ln538_4' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.00>
ST_3 : Operation 200 [1/1] (0.00ns)   --->   "%input_buffers_addr_4 = getelementptr i8 %input_buffers, i64, i64 %zext_ln538_4"   --->   Operation 200 'getelementptr' 'input_buffers_addr_4' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.00>
ST_3 : Operation 201 [2/2] (0.59ns)   --->   "%input_buffers_load_4 = load i6 %input_buffers_addr_4"   --->   Operation 201 'load' 'input_buffers_load_4' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 54> <RAM>
ST_3 : Operation 202 [1/1] (0.00ns)   --->   "%input_registers_2_1_V_load = load i8 %input_registers_2_1_V" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 202 'load' 'input_registers_2_1_V_load' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 203 [1/1] (1.09ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %pe_input_stream_V_5, i8 %input_registers_2_1_V_load" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 203 'write' 'write_ln167' <Predicate = (!icmp_ln25)> <Delay = 1.09> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_3 : Operation 204 [1/1] (0.65ns)   --->   "%icmp_ln874_2 = icmp_eq  i4 %select_ln119, i4"   --->   Operation 204 'icmp' 'icmp_ln874_2' <Predicate = (!icmp_ln25)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 205 [1/1] (0.70ns)   --->   "%add_ln695_2 = add i4, i4 %select_ln119"   --->   Operation 205 'add' 'add_ln695_2' <Predicate = (!icmp_ln25)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 206 [1/1] (0.35ns)   --->   "%select_ln119_1 = select i1 %icmp_ln874_2, i4, i4 %add_ln695_2" [CONV_LAYER/buf2pe.cpp:119]   --->   Operation 206 'select' 'select_ln119_1' <Predicate = (!icmp_ln25)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 207 [1/1] (0.00ns)   --->   "%zext_ln216_3 = zext i4 %select_ln119_1"   --->   Operation 207 'zext' 'zext_ln216_3' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 208 [1/1] (0.00ns)   --->   "%trunc_ln216_8 = trunc i4 %select_ln119_1"   --->   Operation 208 'trunc' 'trunc_ln216_8' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 209 [1/1] (0.00ns)   --->   "%shl_ln216_13 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %trunc_ln216_8, i2"   --->   Operation 209 'bitconcatenate' 'shl_ln216_13' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 210 [1/1] (0.70ns)   --->   "%sub_ln216_8 = sub i5 %shl_ln216_13, i5 %zext_ln216_3"   --->   Operation 210 'sub' 'sub_ln216_8' <Predicate = (!icmp_ln25)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 211 [1/1] (1.09ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %inner_fifos_1_0_V_V, i8, i8 %inner_fifos_1_0_V_V_read" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 211 'write' 'write_ln167' <Predicate = (!icmp_ln25 & cmp98)> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.48> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 6> <FIFO>
ST_3 : Operation 212 [1/1] (0.00ns)   --->   "%br_ln108 = br void %bb1486.0.2.0" [CONV_LAYER/buf2pe.cpp:108]   --->   Operation 212 'br' 'br_ln108' <Predicate = (!icmp_ln25 & cmp98)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.11>
ST_4 : Operation 213 [1/1] (0.00ns)   --->   "%storemerge = phi i8 %inner_fifos_0_0_V_V_read, void %bb1491.0.0.0, i8, void %.split5._crit_edge.0" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 213 'phi' 'storemerge' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_4 : Operation 214 [1/1] (1.09ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %pe_input_stream_V_0, i8 %storemerge" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 214 'write' 'write_ln167' <Predicate = (!icmp_ln25)> <Delay = 1.09> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_4 : Operation 215 [1/1] (0.00ns)   --->   "%input_registers_0_1_V = phi i8 %input_buffers_load, void %bb1489.0.0.1, i8 %inner_fifos_0_1_V_V_read, void %bb1491.0.0.1"   --->   Operation 215 'phi' 'input_registers_0_1_V' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_4 : Operation 216 [1/1] (0.00ns)   --->   "%input_registers_0_2_V = phi i8 %input_buffers_load_1, void %bb1489.0.0.2, i8 %inner_fifos_0_2_V_V_read, void %bb1491.0.0.2"   --->   Operation 216 'phi' 'input_registers_0_2_V' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_4 : Operation 217 [1/1] (0.00ns)   --->   "%trunc_ln216_3 = trunc i5 %sub_ln216"   --->   Operation 217 'trunc' 'trunc_ln216_3' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.00>
ST_4 : Operation 218 [1/1] (0.00ns)   --->   "%shl_ln216_5 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln216_3, i3"   --->   Operation 218 'bitconcatenate' 'shl_ln216_5' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.00>
ST_4 : Operation 219 [1/1] (0.00ns)   --->   "%shl_ln216_6 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %sub_ln216, i1"   --->   Operation 219 'bitconcatenate' 'shl_ln216_6' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.00>
ST_4 : Operation 220 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln216_3 = sub i6 %shl_ln216_5, i6 %shl_ln216_6"   --->   Operation 220 'sub' 'sub_ln216_3' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.30> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 221 [1/1] (0.60ns) (root node of TernaryAdder)   --->   "%add_ln216_4 = add i6 %sub_ln216_3, i6 %zext_ln216"   --->   Operation 221 'add' 'add_ln216_4' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.60> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.30> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 222 [1/1] (0.00ns)   --->   "%input_registers_1_0_V = phi i8 %inner_fifos_1_0_V_V_read, void %bb1491.0.1.0, i8, void %bb1486.0.0.2_ifconv" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 222 'phi' 'input_registers_1_0_V' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_4 : Operation 223 [1/1] (1.09ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %inner_fifos_0_0_V_V, i8 %input_registers_1_0_V, i8 %inner_fifos_0_0_V_V_read" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 223 'write' 'write_ln167' <Predicate = (!icmp_ln25 & cmp98)> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.48> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 6> <FIFO>
ST_4 : Operation 224 [1/1] (0.00ns)   --->   "%br_ln108 = br void %bb1486.0.1.0" [CONV_LAYER/buf2pe.cpp:108]   --->   Operation 224 'br' 'br_ln108' <Predicate = (!icmp_ln25 & cmp98)> <Delay = 0.00>
ST_4 : Operation 225 [1/1] (1.09ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %pe_input_stream_V_3, i8 %input_registers_0_1_V" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 225 'write' 'write_ln167' <Predicate = (!icmp_ln25)> <Delay = 1.09> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_4 : Operation 226 [1/1] (1.09ns)   --->   "%inner_fifos_1_1_V_V_read = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P, i8 %inner_fifos_1_1_V_V" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 226 'read' 'inner_fifos_1_1_V_V_read' <Predicate = (!icmp_ln25 & !cmp50)> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.48> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 6> <FIFO>
ST_4 : Operation 227 [1/1] (0.60ns)   --->   "%br_ln88 = br void %._crit_edge11.0.1.1" [CONV_LAYER/buf2pe.cpp:88]   --->   Operation 227 'br' 'br_ln88' <Predicate = (!icmp_ln25 & !cmp50)> <Delay = 0.60>
ST_4 : Operation 228 [1/2] (0.59ns)   --->   "%input_buffers_load_3 = load i6 %input_buffers_addr_3"   --->   Operation 228 'load' 'input_buffers_load_3' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 54> <RAM>
ST_4 : Operation 229 [1/1] (0.60ns)   --->   "%br_ln80 = br void %._crit_edge11.0.1.1" [CONV_LAYER/buf2pe.cpp:80]   --->   Operation 229 'br' 'br_ln80' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.60>
ST_4 : Operation 230 [1/1] (1.09ns)   --->   "%inner_fifos_1_2_V_V_read = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P, i8 %inner_fifos_1_2_V_V" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 230 'read' 'inner_fifos_1_2_V_V_read' <Predicate = (!icmp_ln25 & !cmp50)> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.48> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 6> <FIFO>
ST_4 : Operation 231 [1/1] (0.60ns)   --->   "%br_ln88 = br void %._crit_edge11.0.1.2" [CONV_LAYER/buf2pe.cpp:88]   --->   Operation 231 'br' 'br_ln88' <Predicate = (!icmp_ln25 & !cmp50)> <Delay = 0.60>
ST_4 : Operation 232 [1/2] (0.59ns)   --->   "%input_buffers_load_4 = load i6 %input_buffers_addr_4"   --->   Operation 232 'load' 'input_buffers_load_4' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 54> <RAM>
ST_4 : Operation 233 [1/1] (0.60ns)   --->   "%br_ln80 = br void %._crit_edge11.0.1.2" [CONV_LAYER/buf2pe.cpp:80]   --->   Operation 233 'br' 'br_ln80' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.60>
ST_4 : Operation 234 [1/1] (0.70ns)   --->   "%add_ln216_8 = add i5, i5 %sub_ln216_4"   --->   Operation 234 'add' 'add_ln216_8' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 235 [1/1] (0.00ns)   --->   "%trunc_ln216_7 = trunc i5 %add_ln216_8"   --->   Operation 235 'trunc' 'trunc_ln216_7' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.00>
ST_4 : Operation 236 [1/1] (0.00ns)   --->   "%shl_ln216_11 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln216_7, i3"   --->   Operation 236 'bitconcatenate' 'shl_ln216_11' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.00>
ST_4 : Operation 237 [1/1] (0.00ns)   --->   "%shl_ln216_12 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %add_ln216_8, i1"   --->   Operation 237 'bitconcatenate' 'shl_ln216_12' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.00>
ST_4 : Operation 238 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln216_7 = sub i6 %shl_ln216_11, i6 %shl_ln216_12"   --->   Operation 238 'sub' 'sub_ln216_7' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.30> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 239 [1/1] (0.60ns) (root node of TernaryAdder)   --->   "%add_ln216_9 = add i6 %sub_ln216_7, i6 %zext_ln216"   --->   Operation 239 'add' 'add_ln216_9' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.60> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.30> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 240 [1/1] (1.09ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %pe_input_stream_V_6, i8 %input_registers_0_2_V" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 240 'write' 'write_ln167' <Predicate = (!icmp_ln25)> <Delay = 1.09> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_4 : Operation 241 [1/1] (0.00ns)   --->   "%trunc_ln216_9 = trunc i5 %sub_ln216_8"   --->   Operation 241 'trunc' 'trunc_ln216_9' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_4 : Operation 242 [1/1] (0.00ns)   --->   "%shl_ln216_14 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln216_9, i3"   --->   Operation 242 'bitconcatenate' 'shl_ln216_14' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_4 : Operation 243 [1/1] (0.00ns)   --->   "%shl_ln216_15 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %sub_ln216_8, i1"   --->   Operation 243 'bitconcatenate' 'shl_ln216_15' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_4 : Operation 244 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln216_9 = sub i6 %shl_ln216_14, i6 %shl_ln216_15"   --->   Operation 244 'sub' 'sub_ln216_9' <Predicate = (!icmp_ln25)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.30> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 245 [1/1] (0.60ns) (root node of TernaryAdder)   --->   "%add_ln216_10 = add i6 %sub_ln216_9, i6 %zext_ln216"   --->   Operation 245 'add' 'add_ln216_10' <Predicate = (!icmp_ln25)> <Delay = 0.60> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.30> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 246 [1/1] (0.00ns)   --->   "%zext_ln538_6 = zext i6 %add_ln216_10"   --->   Operation 246 'zext' 'zext_ln538_6' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_4 : Operation 247 [1/1] (0.00ns)   --->   "%input_buffers_addr_6 = getelementptr i8 %input_buffers, i64, i64 %zext_ln538_6"   --->   Operation 247 'getelementptr' 'input_buffers_addr_6' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_4 : Operation 248 [2/2] (0.59ns)   --->   "%input_registers_2_1_V_4 = load i6 %input_buffers_addr_6"   --->   Operation 248 'load' 'input_registers_2_1_V_4' <Predicate = (!icmp_ln25)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 54> <RAM>
ST_4 : Operation 249 [1/1] (0.70ns)   --->   "%add_ln216_11 = add i5, i5 %sub_ln216_8"   --->   Operation 249 'add' 'add_ln216_11' <Predicate = (!icmp_ln25)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 250 [1/1] (0.00ns)   --->   "%trunc_ln216_10 = trunc i5 %add_ln216_11"   --->   Operation 250 'trunc' 'trunc_ln216_10' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_4 : Operation 251 [1/1] (0.00ns)   --->   "%shl_ln216_16 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln216_10, i3"   --->   Operation 251 'bitconcatenate' 'shl_ln216_16' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_4 : Operation 252 [1/1] (0.00ns)   --->   "%shl_ln216_17 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %add_ln216_11, i1"   --->   Operation 252 'bitconcatenate' 'shl_ln216_17' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_4 : Operation 253 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln216_10 = sub i6 %shl_ln216_16, i6 %shl_ln216_17"   --->   Operation 253 'sub' 'sub_ln216_10' <Predicate = (!icmp_ln25)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.30> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 254 [1/1] (0.60ns) (root node of TernaryAdder)   --->   "%add_ln216_12 = add i6 %sub_ln216_10, i6 %zext_ln216"   --->   Operation 254 'add' 'add_ln216_12' <Predicate = (!icmp_ln25)> <Delay = 0.60> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.30> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 255 [1/1] (0.00ns)   --->   "%zext_ln538_7 = zext i6 %add_ln216_12"   --->   Operation 255 'zext' 'zext_ln538_7' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_4 : Operation 256 [1/1] (0.00ns)   --->   "%input_buffers_addr_7 = getelementptr i8 %input_buffers, i64, i64 %zext_ln538_7"   --->   Operation 256 'getelementptr' 'input_buffers_addr_7' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_4 : Operation 257 [2/2] (0.59ns)   --->   "%input_registers_2_2_V_1 = load i6 %input_buffers_addr_7"   --->   Operation 257 'load' 'input_registers_2_2_V_1' <Predicate = (!icmp_ln25)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 54> <RAM>
ST_4 : Operation 258 [1/1] (0.70ns)   --->   "%add_ln216_13 = add i5, i5 %sub_ln216_8"   --->   Operation 258 'add' 'add_ln216_13' <Predicate = (!icmp_ln25)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 259 [1/1] (0.00ns)   --->   "%trunc_ln216_11 = trunc i5 %add_ln216_13"   --->   Operation 259 'trunc' 'trunc_ln216_11' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_4 : Operation 260 [1/1] (0.00ns)   --->   "%shl_ln216_18 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln216_11, i3"   --->   Operation 260 'bitconcatenate' 'shl_ln216_18' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_4 : Operation 261 [1/1] (0.00ns)   --->   "%shl_ln216_19 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %add_ln216_13, i1"   --->   Operation 261 'bitconcatenate' 'shl_ln216_19' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_4 : Operation 262 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln216_11 = sub i6 %shl_ln216_18, i6 %shl_ln216_19"   --->   Operation 262 'sub' 'sub_ln216_11' <Predicate = (!icmp_ln25)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.30> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 263 [1/1] (0.60ns) (root node of TernaryAdder)   --->   "%add_ln216_14 = add i6 %sub_ln216_11, i6 %zext_ln216"   --->   Operation 263 'add' 'add_ln216_14' <Predicate = (!icmp_ln25)> <Delay = 0.60> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.30> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 264 [1/1] (0.65ns)   --->   "%icmp_ln874_3 = icmp_eq  i4 %select_ln119_1, i4"   --->   Operation 264 'icmp' 'icmp_ln874_3' <Predicate = (!icmp_ln25)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 265 [1/1] (0.70ns)   --->   "%add_ln695_3 = add i4, i4 %select_ln119_1"   --->   Operation 265 'add' 'add_ln695_3' <Predicate = (!icmp_ln25)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 266 [1/1] (0.35ns)   --->   "%select_ln119_2 = select i1 %icmp_ln874_3, i4, i4 %add_ln695_3" [CONV_LAYER/buf2pe.cpp:119]   --->   Operation 266 'select' 'select_ln119_2' <Predicate = (!icmp_ln25)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 267 [1/1] (0.00ns)   --->   "%weight_registers_V_addr_1 = getelementptr i8 %weight_registers_V, i64, i64 %p_cast" [CONV_LAYER/buf2pe.cpp:125]   --->   Operation 267 'getelementptr' 'weight_registers_V_addr_1' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_4 : Operation 268 [2/2] (0.59ns)   --->   "%weight_registers_V_load = load i4 %weight_registers_V_addr_1, void %store_ln182" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 268 'load' 'weight_registers_V_load' <Predicate = (!icmp_ln25)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_4 : Operation 269 [1/1] (1.09ns)   --->   "%weight_stream_V_read_1 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P, i8 %weight_stream_V, i8 %weight_stream_V_read" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 269 'read' 'weight_stream_V_read_1' <Predicate = (!icmp_ln25 & !select_ln27_2)> <Delay = 1.09> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_4 : Operation 270 [1/1] (0.70ns)   --->   "%add_ln38 = add i4 %empty_15, i4" [CONV_LAYER/buf2pe.cpp:38]   --->   Operation 270 'add' 'add_ln38' <Predicate = (!icmp_ln25 & !select_ln27_2)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 271 [1/1] (0.00ns)   --->   "%zext_ln38 = zext i4 %add_ln38" [CONV_LAYER/buf2pe.cpp:38]   --->   Operation 271 'zext' 'zext_ln38' <Predicate = (!icmp_ln25 & !select_ln27_2)> <Delay = 0.00>
ST_4 : Operation 272 [1/1] (0.00ns)   --->   "%weight_registers_V_addr_3 = getelementptr i8 %weight_registers_V, i64, i64 %zext_ln38" [CONV_LAYER/buf2pe.cpp:38]   --->   Operation 272 'getelementptr' 'weight_registers_V_addr_3' <Predicate = (!icmp_ln25 & !select_ln27_2)> <Delay = 0.00>
ST_4 : Operation 273 [1/1] (0.59ns)   --->   "%store_ln182 = store i8 %weight_stream_V_read_1, i4 %weight_registers_V_addr_3"   --->   Operation 273 'store' 'store_ln182' <Predicate = (!icmp_ln25 & !select_ln27_2)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_4 : Operation 274 [1/1] (0.00ns)   --->   "%br_ln38 = br void %.split5._crit_edge.1" [CONV_LAYER/buf2pe.cpp:38]   --->   Operation 274 'br' 'br_ln38' <Predicate = (!icmp_ln25 & !select_ln27_2)> <Delay = 0.00>
ST_4 : Operation 275 [1/1] (1.09ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %pe_input_stream_V_1, i8 %input_registers_1_0_V, void %write_ln167" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 275 'write' 'write_ln167' <Predicate = (!icmp_ln25)> <Delay = 1.09> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_4 : Operation 276 [1/1] (1.09ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %pe_input_stream_V_2, i8, void %write_ln167" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 276 'write' 'write_ln167' <Predicate = (!icmp_ln25)> <Delay = 1.09> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_4 : Operation 277 [1/1] (0.65ns)   --->   "%icmp_ln874_4 = icmp_eq  i4 %select_ln119_2, i4"   --->   Operation 277 'icmp' 'icmp_ln874_4' <Predicate = (!icmp_ln25)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 278 [1/1] (0.70ns)   --->   "%add_ln695_4 = add i4, i4 %select_ln119_2"   --->   Operation 278 'add' 'add_ln695_4' <Predicate = (!icmp_ln25)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 279 [1/1] (0.35ns)   --->   "%select_ln119_3 = select i1 %icmp_ln874_4, i4, i4 %add_ln695_4" [CONV_LAYER/buf2pe.cpp:119]   --->   Operation 279 'select' 'select_ln119_3' <Predicate = (!icmp_ln25)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 280 [1/1] (0.00ns)   --->   "%trunc_ln216_14 = trunc i4 %select_ln119_3"   --->   Operation 280 'trunc' 'trunc_ln216_14' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.11>
ST_5 : Operation 281 [1/1] (0.00ns)   --->   "%zext_ln538_2 = zext i6 %add_ln216_4"   --->   Operation 281 'zext' 'zext_ln538_2' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.00>
ST_5 : Operation 282 [1/1] (0.00ns)   --->   "%input_buffers_addr_2 = getelementptr i8 %input_buffers, i64, i64 %zext_ln538_2"   --->   Operation 282 'getelementptr' 'input_buffers_addr_2' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.00>
ST_5 : Operation 283 [2/2] (0.59ns)   --->   "%input_registers_0_3_V = load i6 %input_buffers_addr_2"   --->   Operation 283 'load' 'input_registers_0_3_V' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 54> <RAM>
ST_5 : Operation 284 [1/1] (0.00ns)   --->   "%input_registers_1_1_V = phi i8 %input_buffers_load_3, void %bb1489.0.1.1, i8 %inner_fifos_1_1_V_V_read, void %bb1491.0.1.1"   --->   Operation 284 'phi' 'input_registers_1_1_V' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_5 : Operation 285 [1/1] (1.09ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %inner_fifos_0_1_V_V, i8 %input_registers_1_1_V, i8 %inner_fifos_0_1_V_V_read" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 285 'write' 'write_ln167' <Predicate = (!icmp_ln25 & cmp98)> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.48> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 6> <FIFO>
ST_5 : Operation 286 [1/1] (0.00ns)   --->   "%br_ln108 = br void %bb1486.0.1.1" [CONV_LAYER/buf2pe.cpp:108]   --->   Operation 286 'br' 'br_ln108' <Predicate = (!icmp_ln25 & cmp98)> <Delay = 0.00>
ST_5 : Operation 287 [1/1] (1.09ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %pe_input_stream_V_4, i8 %input_registers_1_1_V" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 287 'write' 'write_ln167' <Predicate = (!icmp_ln25)> <Delay = 1.09> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_5 : Operation 288 [1/1] (0.00ns)   --->   "%input_registers_1_2_V = phi i8 %input_buffers_load_4, void %bb1489.0.1.2, i8 %inner_fifos_1_2_V_V_read, void %bb1491.0.1.2"   --->   Operation 288 'phi' 'input_registers_1_2_V' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_5 : Operation 289 [1/1] (1.09ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %inner_fifos_0_2_V_V, i8 %input_registers_1_2_V, i8 %inner_fifos_0_2_V_V_read" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 289 'write' 'write_ln167' <Predicate = (!icmp_ln25 & cmp98)> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.48> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 6> <FIFO>
ST_5 : Operation 290 [1/1] (0.00ns)   --->   "%br_ln108 = br void %bb1486.0.1.2_ifconv" [CONV_LAYER/buf2pe.cpp:108]   --->   Operation 290 'br' 'br_ln108' <Predicate = (!icmp_ln25 & cmp98)> <Delay = 0.00>
ST_5 : Operation 291 [1/1] (0.00ns)   --->   "%zext_ln538_5 = zext i6 %add_ln216_9"   --->   Operation 291 'zext' 'zext_ln538_5' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.00>
ST_5 : Operation 292 [1/1] (0.00ns)   --->   "%input_buffers_addr_5 = getelementptr i8 %input_buffers, i64, i64 %zext_ln538_5"   --->   Operation 292 'getelementptr' 'input_buffers_addr_5' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.00>
ST_5 : Operation 293 [2/2] (0.59ns)   --->   "%input_registers_1_3_V = load i6 %input_buffers_addr_5"   --->   Operation 293 'load' 'input_registers_1_3_V' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 54> <RAM>
ST_5 : Operation 294 [1/2] (0.59ns)   --->   "%input_registers_2_1_V_4 = load i6 %input_buffers_addr_6"   --->   Operation 294 'load' 'input_registers_2_1_V_4' <Predicate = (!icmp_ln25)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 54> <RAM>
ST_5 : Operation 295 [1/1] (1.09ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %inner_fifos_1_1_V_V, i8 %input_registers_2_1_V_4, i8 %inner_fifos_1_1_V_V_read" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 295 'write' 'write_ln167' <Predicate = (!icmp_ln25 & cmp98)> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.48> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 6> <FIFO>
ST_5 : Operation 296 [1/1] (0.00ns)   --->   "%br_ln108 = br void %bb1486.0.2.1" [CONV_LAYER/buf2pe.cpp:108]   --->   Operation 296 'br' 'br_ln108' <Predicate = (!icmp_ln25 & cmp98)> <Delay = 0.00>
ST_5 : Operation 297 [1/1] (1.09ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %pe_input_stream_V_7, i8 %input_registers_1_2_V" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 297 'write' 'write_ln167' <Predicate = (!icmp_ln25)> <Delay = 1.09> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_5 : Operation 298 [1/2] (0.59ns)   --->   "%input_registers_2_2_V_1 = load i6 %input_buffers_addr_7"   --->   Operation 298 'load' 'input_registers_2_2_V_1' <Predicate = (!icmp_ln25)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 54> <RAM>
ST_5 : Operation 299 [1/1] (0.00ns)   --->   "%store_ln107 = store i8 %input_registers_2_2_V_1, i8 %input_registers_2_0_V, i8 %input_registers_2_0_V_load" [CONV_LAYER/buf2pe.cpp:107]   --->   Operation 299 'store' 'store_ln107' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_5 : Operation 300 [1/1] (1.09ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %inner_fifos_1_2_V_V, i8 %input_registers_2_2_V_1, i8 %inner_fifos_1_2_V_V_read" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 300 'write' 'write_ln167' <Predicate = (!icmp_ln25 & cmp98)> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.48> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 6> <FIFO>
ST_5 : Operation 301 [1/1] (0.00ns)   --->   "%br_ln108 = br void %bb1486.0.2.2" [CONV_LAYER/buf2pe.cpp:108]   --->   Operation 301 'br' 'br_ln108' <Predicate = (!icmp_ln25 & cmp98)> <Delay = 0.00>
ST_5 : Operation 302 [1/1] (1.09ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %pe_input_stream_V_8, i8 %input_registers_2_2_V_1" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 302 'write' 'write_ln167' <Predicate = (!icmp_ln25)> <Delay = 1.09> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_5 : Operation 303 [1/2] (0.59ns)   --->   "%weight_registers_V_load = load i4 %weight_registers_V_addr_1, void %store_ln182" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 303 'load' 'weight_registers_V_load' <Predicate = (!icmp_ln25)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_5 : Operation 304 [1/1] (1.09ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %pe_weight_stream_V, i8 %weight_registers_V_load" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 304 'write' 'write_ln167' <Predicate = (!icmp_ln25)> <Delay = 1.09> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_5 : Operation 305 [1/1] (0.00ns)   --->   "%zext_ln216_5 = zext i4 %select_ln119_2"   --->   Operation 305 'zext' 'zext_ln216_5' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.00>
ST_5 : Operation 306 [1/1] (0.00ns)   --->   "%trunc_ln216_12 = trunc i4 %select_ln119_2"   --->   Operation 306 'trunc' 'trunc_ln216_12' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.00>
ST_5 : Operation 307 [1/1] (0.00ns)   --->   "%shl_ln216_20 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %trunc_ln216_12, i2"   --->   Operation 307 'bitconcatenate' 'shl_ln216_20' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.00>
ST_5 : Operation 308 [1/1] (0.70ns)   --->   "%sub_ln216_12 = sub i5 %shl_ln216_20, i5 %zext_ln216_5"   --->   Operation 308 'sub' 'sub_ln216_12' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 309 [1/1] (0.00ns)   --->   "%br_ln83 = br i1 %cmp50, void %bb1491.1.0.0, void %bb1490.1.0.1.critedge" [CONV_LAYER/buf2pe.cpp:83]   --->   Operation 309 'br' 'br_ln83' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_5 : Operation 310 [1/1] (1.09ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %pe_input_stream_V_0, i8 %input_registers_0_1_V, void %write_ln167" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 310 'write' 'write_ln167' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 1.09> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_5 : Operation 311 [1/1] (0.60ns)   --->   "%br_ln84 = br void %bb1486.1.0.1" [CONV_LAYER/buf2pe.cpp:84]   --->   Operation 311 'br' 'br_ln84' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.60>
ST_5 : Operation 312 [1/1] (0.00ns)   --->   "%zext_ln216_6 = zext i4 %select_ln119_3"   --->   Operation 312 'zext' 'zext_ln216_6' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.00>
ST_5 : Operation 313 [1/1] (0.00ns)   --->   "%shl_ln216_23 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %trunc_ln216_14, i2"   --->   Operation 313 'bitconcatenate' 'shl_ln216_23' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.00>
ST_5 : Operation 314 [1/1] (0.70ns)   --->   "%sub_ln216_14 = sub i5 %shl_ln216_23, i5 %zext_ln216_6"   --->   Operation 314 'sub' 'sub_ln216_14' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 315 [1/1] (0.60ns)   --->   "%br_ln83 = br i1 %cmp50, void %bb1491.1.1.0, void %._crit_edge11.1.1.0" [CONV_LAYER/buf2pe.cpp:83]   --->   Operation 315 'br' 'br_ln83' <Predicate = (!icmp_ln25)> <Delay = 0.60>
ST_5 : Operation 316 [1/1] (1.09ns)   --->   "%inner_fifos_1_0_V_V_read_1 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P, i8 %inner_fifos_1_0_V_V, i8 %inner_fifos_1_0_V_V_read, void %write_ln167" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 316 'read' 'inner_fifos_1_0_V_V_read_1' <Predicate = (!icmp_ln25 & !cmp50)> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.48> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 6> <FIFO>
ST_5 : Operation 317 [1/1] (0.60ns)   --->   "%br_ln88 = br void %._crit_edge11.1.1.0" [CONV_LAYER/buf2pe.cpp:88]   --->   Operation 317 'br' 'br_ln88' <Predicate = (!icmp_ln25 & !cmp50)> <Delay = 0.60>
ST_5 : Operation 318 [1/1] (1.09ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %pe_input_stream_V_5, i8 %input_registers_2_1_V_4, void %write_ln167" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 318 'write' 'write_ln167' <Predicate = (!icmp_ln25)> <Delay = 1.09> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_5 : Operation 319 [1/1] (0.65ns)   --->   "%icmp_ln874_5 = icmp_eq  i4 %select_ln119_3, i4"   --->   Operation 319 'icmp' 'icmp_ln874_5' <Predicate = (!icmp_ln25)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 320 [1/1] (0.70ns)   --->   "%add_ln695_5 = add i4, i4 %select_ln119_3"   --->   Operation 320 'add' 'add_ln695_5' <Predicate = (!icmp_ln25)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 321 [1/1] (0.35ns)   --->   "%select_ln119_4 = select i1 %icmp_ln874_5, i4, i4 %add_ln695_5" [CONV_LAYER/buf2pe.cpp:119]   --->   Operation 321 'select' 'select_ln119_4' <Predicate = (!icmp_ln25)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 322 [1/1] (0.00ns)   --->   "%zext_ln216_7 = zext i4 %select_ln119_4"   --->   Operation 322 'zext' 'zext_ln216_7' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_5 : Operation 323 [1/1] (0.00ns)   --->   "%trunc_ln216_16 = trunc i4 %select_ln119_4"   --->   Operation 323 'trunc' 'trunc_ln216_16' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_5 : Operation 324 [1/1] (0.00ns)   --->   "%shl_ln216_26 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %trunc_ln216_16, i2"   --->   Operation 324 'bitconcatenate' 'shl_ln216_26' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_5 : Operation 325 [1/1] (0.70ns)   --->   "%sub_ln216_16 = sub i5 %shl_ln216_26, i5 %zext_ln216_7"   --->   Operation 325 'sub' 'sub_ln216_16' <Predicate = (!icmp_ln25)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 326 [1/1] (0.65ns)   --->   "%icmp_ln874_6 = icmp_eq  i4 %select_ln119_4, i4"   --->   Operation 326 'icmp' 'icmp_ln874_6' <Predicate = (!icmp_ln25)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 327 [1/1] (0.70ns)   --->   "%add_ln695_6 = add i4, i4 %select_ln119_4"   --->   Operation 327 'add' 'add_ln695_6' <Predicate = (!icmp_ln25)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 328 [1/1] (0.35ns)   --->   "%select_ln119_5 = select i1 %icmp_ln874_6, i4, i4 %add_ln695_6" [CONV_LAYER/buf2pe.cpp:119]   --->   Operation 328 'select' 'select_ln119_5' <Predicate = (!icmp_ln25)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 329 [1/1] (0.70ns)   --->   "%add_ln125 = add i4, i4 %empty_15" [CONV_LAYER/buf2pe.cpp:125]   --->   Operation 329 'add' 'add_ln125' <Predicate = (!icmp_ln25)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 330 [1/1] (0.00ns)   --->   "%zext_ln125 = zext i4 %add_ln125" [CONV_LAYER/buf2pe.cpp:125]   --->   Operation 330 'zext' 'zext_ln125' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_5 : Operation 331 [1/1] (0.00ns)   --->   "%weight_registers_V_addr_4 = getelementptr i8 %weight_registers_V, i64, i64 %zext_ln125" [CONV_LAYER/buf2pe.cpp:125]   --->   Operation 331 'getelementptr' 'weight_registers_V_addr_4' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_5 : Operation 332 [2/2] (0.59ns)   --->   "%weight_registers_V_load_1 = load i4 %weight_registers_V_addr_4, void %store_ln182" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 332 'load' 'weight_registers_V_load_1' <Predicate = (!icmp_ln25)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_5 : Operation 333 [1/1] (1.09ns)   --->   "%weight_stream_V_read_2 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P, i8 %weight_stream_V, i8 %weight_stream_V_read, i8 %weight_stream_V_read_1" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 333 'read' 'weight_stream_V_read_2' <Predicate = (!icmp_ln25 & !select_ln27_2)> <Delay = 1.09> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_5 : Operation 334 [1/1] (0.70ns)   --->   "%add_ln38_1 = add i4 %empty_15, i4" [CONV_LAYER/buf2pe.cpp:38]   --->   Operation 334 'add' 'add_ln38_1' <Predicate = (!icmp_ln25 & !select_ln27_2)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 335 [1/1] (0.00ns)   --->   "%zext_ln38_1 = zext i4 %add_ln38_1" [CONV_LAYER/buf2pe.cpp:38]   --->   Operation 335 'zext' 'zext_ln38_1' <Predicate = (!icmp_ln25 & !select_ln27_2)> <Delay = 0.00>
ST_5 : Operation 336 [1/1] (0.00ns)   --->   "%weight_registers_V_addr_2 = getelementptr i8 %weight_registers_V, i64, i64 %zext_ln38_1" [CONV_LAYER/buf2pe.cpp:38]   --->   Operation 336 'getelementptr' 'weight_registers_V_addr_2' <Predicate = (!icmp_ln25 & !select_ln27_2)> <Delay = 0.00>
ST_5 : Operation 337 [1/1] (0.59ns)   --->   "%store_ln182 = store i8 %weight_stream_V_read_2, i4 %weight_registers_V_addr_2"   --->   Operation 337 'store' 'store_ln182' <Predicate = (!icmp_ln25 & !select_ln27_2)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_5 : Operation 338 [1/1] (0.00ns)   --->   "%br_ln38 = br void %.split5._crit_edge.2" [CONV_LAYER/buf2pe.cpp:38]   --->   Operation 338 'br' 'br_ln38' <Predicate = (!icmp_ln25 & !select_ln27_2)> <Delay = 0.00>
ST_5 : Operation 339 [1/1] (1.09ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %pe_input_stream_V_2, i8 %input_registers_2_1_V_4, void %write_ln167, void %write_ln167" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 339 'write' 'write_ln167' <Predicate = (!icmp_ln25)> <Delay = 1.09> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>

State 6 <SV = 5> <Delay = 2.19>
ST_6 : Operation 340 [1/1] (0.00ns)   --->   "%input_registers_0_3_V_4_load = load i8 %input_registers_0_3_V_4"   --->   Operation 340 'load' 'input_registers_0_3_V_4_load' <Predicate = (!icmp_ln25 & !cmp50)> <Delay = 0.00>
ST_6 : Operation 341 [1/2] (0.59ns)   --->   "%input_registers_0_3_V = load i6 %input_buffers_addr_2"   --->   Operation 341 'load' 'input_registers_0_3_V' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 54> <RAM>
ST_6 : Operation 342 [1/1] (0.30ns)   --->   "%input_registers_0_3_V_1 = select i1 %cmp50, i8 %input_registers_0_3_V, i8 %input_registers_0_3_V_4_load" [CONV_LAYER/buf2pe.cpp:27]   --->   Operation 342 'select' 'input_registers_0_3_V_1' <Predicate = (!icmp_ln25)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 343 [1/1] (0.00ns)   --->   "%input_registers_1_3_V_4_load = load i8 %input_registers_1_3_V_4"   --->   Operation 343 'load' 'input_registers_1_3_V_4_load' <Predicate = (!icmp_ln25 & !cmp50)> <Delay = 0.00>
ST_6 : Operation 344 [1/2] (0.59ns)   --->   "%input_registers_1_3_V = load i6 %input_buffers_addr_5"   --->   Operation 344 'load' 'input_registers_1_3_V' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 54> <RAM>
ST_6 : Operation 345 [1/1] (0.30ns)   --->   "%input_registers_1_3_V_1 = select i1 %cmp50, i8 %input_registers_1_3_V, i8 %input_registers_1_3_V_4_load" [CONV_LAYER/buf2pe.cpp:27]   --->   Operation 345 'select' 'input_registers_1_3_V_1' <Predicate = (!icmp_ln25)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 346 [1/1] (0.00ns)   --->   "%zext_ln538_8 = zext i6 %add_ln216_14"   --->   Operation 346 'zext' 'zext_ln538_8' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_6 : Operation 347 [1/1] (0.00ns)   --->   "%input_buffers_addr_8 = getelementptr i8 %input_buffers, i64, i64 %zext_ln538_8"   --->   Operation 347 'getelementptr' 'input_buffers_addr_8' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_6 : Operation 348 [2/2] (0.59ns)   --->   "%input_registers_2_3_V = load i6 %input_buffers_addr_8"   --->   Operation 348 'load' 'input_registers_2_3_V' <Predicate = (!icmp_ln25)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 54> <RAM>
ST_6 : Operation 349 [1/1] (0.00ns)   --->   "%conv_i302_145 = or i2 %mul1, i2" [CONV_LAYER/buf2pe.cpp:27]   --->   Operation 349 'or' 'conv_i302_145' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_6 : Operation 350 [1/1] (0.00ns)   --->   "%zext_ln216_4 = zext i2 %conv_i302_145"   --->   Operation 350 'zext' 'zext_ln216_4' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_6 : Operation 351 [1/1] (1.09ns)   --->   "%inner_fifos_0_0_V_V_read_1 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P, i8 %inner_fifos_0_0_V_V, i8 %inner_fifos_0_0_V_V_read, void %write_ln167" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 351 'read' 'inner_fifos_0_0_V_V_read_1' <Predicate = (!icmp_ln25 & !cmp50)> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.48> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 6> <FIFO>
ST_6 : Operation 352 [1/1] (1.09ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %pe_input_stream_V_0, i8 %inner_fifos_0_0_V_V_read_1, void %write_ln167" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 352 'write' 'write_ln167' <Predicate = (!icmp_ln25 & !cmp50)> <Delay = 1.09> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_6 : Operation 353 [1/1] (1.09ns)   --->   "%inner_fifos_0_1_V_V_read_1 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P, i8 %inner_fifos_0_1_V_V, i8 %inner_fifos_0_1_V_V_read, void %write_ln167" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 353 'read' 'inner_fifos_0_1_V_V_read_1' <Predicate = (!icmp_ln25 & !cmp50)> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.48> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 6> <FIFO>
ST_6 : Operation 354 [1/1] (0.60ns)   --->   "%br_ln88 = br void %bb1486.1.0.1" [CONV_LAYER/buf2pe.cpp:88]   --->   Operation 354 'br' 'br_ln88' <Predicate = (!icmp_ln25 & !cmp50)> <Delay = 0.60>
ST_6 : Operation 355 [1/1] (0.60ns)   --->   "%br_ln83 = br i1 %cmp50, void %bb1491.1.0.2, void %bb1486.1.0.2_ifconv" [CONV_LAYER/buf2pe.cpp:83]   --->   Operation 355 'br' 'br_ln83' <Predicate = (!icmp_ln25)> <Delay = 0.60>
ST_6 : Operation 356 [1/1] (1.09ns)   --->   "%inner_fifos_0_2_V_V_read_1 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P, i8 %inner_fifos_0_2_V_V, i8 %inner_fifos_0_2_V_V_read, void %write_ln167" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 356 'read' 'inner_fifos_0_2_V_V_read_1' <Predicate = (!icmp_ln25 & !cmp50)> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.48> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 6> <FIFO>
ST_6 : Operation 357 [1/1] (0.60ns)   --->   "%br_ln88 = br void %bb1486.1.0.2_ifconv" [CONV_LAYER/buf2pe.cpp:88]   --->   Operation 357 'br' 'br_ln88' <Predicate = (!icmp_ln25 & !cmp50)> <Delay = 0.60>
ST_6 : Operation 358 [1/1] (0.70ns)   --->   "%add_ln216_15 = add i5, i5 %sub_ln216_12"   --->   Operation 358 'add' 'add_ln216_15' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 359 [1/1] (0.00ns)   --->   "%trunc_ln216_13 = trunc i5 %add_ln216_15"   --->   Operation 359 'trunc' 'trunc_ln216_13' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.00>
ST_6 : Operation 360 [1/1] (0.00ns)   --->   "%shl_ln216_21 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln216_13, i3"   --->   Operation 360 'bitconcatenate' 'shl_ln216_21' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.00>
ST_6 : Operation 361 [1/1] (0.00ns)   --->   "%shl_ln216_22 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %add_ln216_15, i1"   --->   Operation 361 'bitconcatenate' 'shl_ln216_22' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.00>
ST_6 : Operation 362 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln216_13 = sub i6 %shl_ln216_21, i6 %shl_ln216_22"   --->   Operation 362 'sub' 'sub_ln216_13' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.30> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_6 : Operation 363 [1/1] (0.60ns) (root node of TernaryAdder)   --->   "%add_ln216_16 = add i6 %sub_ln216_13, i6 %zext_ln216_4"   --->   Operation 363 'add' 'add_ln216_16' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.60> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.30> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_6 : Operation 364 [1/1] (0.00ns)   --->   "%zext_ln538_9 = zext i6 %add_ln216_16"   --->   Operation 364 'zext' 'zext_ln538_9' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.00>
ST_6 : Operation 365 [1/1] (0.00ns)   --->   "%input_buffers_addr_9 = getelementptr i8 %input_buffers, i64, i64 %zext_ln538_9"   --->   Operation 365 'getelementptr' 'input_buffers_addr_9' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.00>
ST_6 : Operation 366 [2/2] (0.59ns)   --->   "%input_registers_0_3_V_5 = load i6 %input_buffers_addr_9"   --->   Operation 366 'load' 'input_registers_0_3_V_5' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 54> <RAM>
ST_6 : Operation 367 [1/1] (0.00ns)   --->   "%input_registers_1_0_V_1 = phi i8 %inner_fifos_1_0_V_V_read_1, void %bb1491.1.1.0, i8 %input_registers_1_1_V, void %bb1486.1.0.2_ifconv"   --->   Operation 367 'phi' 'input_registers_1_0_V_1' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_6 : Operation 368 [1/1] (1.09ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %inner_fifos_0_0_V_V, i8 %input_registers_1_0_V_1, i8 %inner_fifos_0_0_V_V_read, void %write_ln167, i8 %inner_fifos_0_0_V_V_read_1" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 368 'write' 'write_ln167' <Predicate = (!icmp_ln25 & cmp98)> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.48> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 6> <FIFO>
ST_6 : Operation 369 [1/1] (0.00ns)   --->   "%br_ln108 = br void %bb1486.1.1.0" [CONV_LAYER/buf2pe.cpp:108]   --->   Operation 369 'br' 'br_ln108' <Predicate = (!icmp_ln25 & cmp98)> <Delay = 0.00>
ST_6 : Operation 370 [1/1] (0.60ns)   --->   "%br_ln83 = br i1 %cmp50, void %bb1491.1.1.1, void %._crit_edge11.1.1.1" [CONV_LAYER/buf2pe.cpp:83]   --->   Operation 370 'br' 'br_ln83' <Predicate = (!icmp_ln25)> <Delay = 0.60>
ST_6 : Operation 371 [1/1] (1.09ns)   --->   "%inner_fifos_1_1_V_V_read_1 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P, i8 %inner_fifos_1_1_V_V, i8 %inner_fifos_1_1_V_V_read, void %write_ln167" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 371 'read' 'inner_fifos_1_1_V_V_read_1' <Predicate = (!icmp_ln25 & !cmp50)> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.48> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 6> <FIFO>
ST_6 : Operation 372 [1/1] (0.60ns)   --->   "%br_ln88 = br void %._crit_edge11.1.1.1" [CONV_LAYER/buf2pe.cpp:88]   --->   Operation 372 'br' 'br_ln88' <Predicate = (!icmp_ln25 & !cmp50)> <Delay = 0.60>
ST_6 : Operation 373 [1/1] (0.60ns)   --->   "%br_ln83 = br i1 %cmp50, void %bb1491.1.1.2, void %._crit_edge11.1.1.2" [CONV_LAYER/buf2pe.cpp:83]   --->   Operation 373 'br' 'br_ln83' <Predicate = (!icmp_ln25)> <Delay = 0.60>
ST_6 : Operation 374 [1/1] (1.09ns)   --->   "%inner_fifos_1_2_V_V_read_1 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P, i8 %inner_fifos_1_2_V_V, i8 %inner_fifos_1_2_V_V_read, void %write_ln167" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 374 'read' 'inner_fifos_1_2_V_V_read_1' <Predicate = (!icmp_ln25 & !cmp50)> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.48> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 6> <FIFO>
ST_6 : Operation 375 [1/1] (0.60ns)   --->   "%br_ln88 = br void %._crit_edge11.1.1.2" [CONV_LAYER/buf2pe.cpp:88]   --->   Operation 375 'br' 'br_ln88' <Predicate = (!icmp_ln25 & !cmp50)> <Delay = 0.60>
ST_6 : Operation 376 [1/1] (0.70ns)   --->   "%add_ln216_17 = add i5, i5 %sub_ln216_14"   --->   Operation 376 'add' 'add_ln216_17' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 377 [1/1] (0.00ns)   --->   "%trunc_ln216_15 = trunc i5 %add_ln216_17"   --->   Operation 377 'trunc' 'trunc_ln216_15' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.00>
ST_6 : Operation 378 [1/1] (0.00ns)   --->   "%shl_ln216_24 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln216_15, i3"   --->   Operation 378 'bitconcatenate' 'shl_ln216_24' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.00>
ST_6 : Operation 379 [1/1] (0.00ns)   --->   "%shl_ln216_25 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %add_ln216_17, i1"   --->   Operation 379 'bitconcatenate' 'shl_ln216_25' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.00>
ST_6 : Operation 380 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln216_15 = sub i6 %shl_ln216_24, i6 %shl_ln216_25"   --->   Operation 380 'sub' 'sub_ln216_15' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.30> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_6 : Operation 381 [1/1] (0.60ns) (root node of TernaryAdder)   --->   "%add_ln216_18 = add i6 %sub_ln216_15, i6 %zext_ln216_4"   --->   Operation 381 'add' 'add_ln216_18' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.60> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.30> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_6 : Operation 382 [1/1] (1.09ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %inner_fifos_1_0_V_V, i8 %input_registers_2_1_V_4, i8 %inner_fifos_1_0_V_V_read, void %write_ln167, i8 %inner_fifos_1_0_V_V_read_1" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 382 'write' 'write_ln167' <Predicate = (!icmp_ln25 & cmp98)> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.48> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 6> <FIFO>
ST_6 : Operation 383 [1/1] (1.09ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %inner_fifos_1_1_V_V, i8 %input_registers_2_2_V_1, i8 %inner_fifos_1_1_V_V_read, void %write_ln167, i8 %inner_fifos_1_1_V_V_read_1" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 383 'write' 'write_ln167' <Predicate = (!icmp_ln25 & cmp98)> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.48> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 6> <FIFO>
ST_6 : Operation 384 [1/1] (0.00ns)   --->   "%trunc_ln216_17 = trunc i5 %sub_ln216_16"   --->   Operation 384 'trunc' 'trunc_ln216_17' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_6 : Operation 385 [1/1] (0.00ns)   --->   "%shl_ln216_27 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln216_17, i3"   --->   Operation 385 'bitconcatenate' 'shl_ln216_27' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_6 : Operation 386 [1/1] (0.00ns)   --->   "%shl_ln216_28 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %sub_ln216_16, i1"   --->   Operation 386 'bitconcatenate' 'shl_ln216_28' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_6 : Operation 387 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln216_17 = sub i6 %shl_ln216_27, i6 %shl_ln216_28"   --->   Operation 387 'sub' 'sub_ln216_17' <Predicate = (!icmp_ln25)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.30> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_6 : Operation 388 [1/1] (0.60ns) (root node of TernaryAdder)   --->   "%add_ln216_19 = add i6 %sub_ln216_17, i6 %zext_ln216_4"   --->   Operation 388 'add' 'add_ln216_19' <Predicate = (!icmp_ln25)> <Delay = 0.60> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.30> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_6 : Operation 389 [1/2] (0.59ns)   --->   "%weight_registers_V_load_1 = load i4 %weight_registers_V_addr_4, void %store_ln182" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 389 'load' 'weight_registers_V_load_1' <Predicate = (!icmp_ln25)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_6 : Operation 390 [1/1] (1.09ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %pe_input_stream_V_1, i8 %input_registers_1_0_V_1, void %write_ln167, void %write_ln167" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 390 'write' 'write_ln167' <Predicate = (!icmp_ln25)> <Delay = 1.09> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_6 : Operation 391 [1/1] (0.65ns)   --->   "%icmp_ln874_7 = icmp_eq  i4 %select_ln119_5, i4"   --->   Operation 391 'icmp' 'icmp_ln874_7' <Predicate = (!icmp_ln25)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 392 [1/1] (0.70ns)   --->   "%add_ln695_7 = add i4 %select_ln119_5, i4"   --->   Operation 392 'add' 'add_ln695_7' <Predicate = (!icmp_ln25)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 393 [1/1] (0.35ns)   --->   "%select_ln119_6 = select i1 %icmp_ln874_7, i4, i4 %add_ln695_7" [CONV_LAYER/buf2pe.cpp:119]   --->   Operation 393 'select' 'select_ln119_6' <Predicate = (!icmp_ln25)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 394 [1/1] (1.09ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %pe_input_stream_V_5, i8 %input_registers_2_2_V_1, void %write_ln167, void %write_ln167" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 394 'write' 'write_ln167' <Predicate = (!icmp_ln25)> <Delay = 1.09> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_6 : Operation 395 [1/1] (0.65ns)   --->   "%icmp_ln874_8 = icmp_eq  i4 %select_ln119_6, i4"   --->   Operation 395 'icmp' 'icmp_ln874_8' <Predicate = (!icmp_ln25)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 396 [1/1] (0.70ns)   --->   "%add_ln695_8 = add i4 %select_ln119_6, i4"   --->   Operation 396 'add' 'add_ln695_8' <Predicate = (!icmp_ln25)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 397 [1/1] (0.35ns)   --->   "%select_ln119_7 = select i1 %icmp_ln874_8, i4, i4 %add_ln695_8" [CONV_LAYER/buf2pe.cpp:119]   --->   Operation 397 'select' 'select_ln119_7' <Predicate = (!icmp_ln25)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 398 [1/1] (0.70ns)   --->   "%add_ln125_1 = add i4 %empty_15, i4" [CONV_LAYER/buf2pe.cpp:125]   --->   Operation 398 'add' 'add_ln125_1' <Predicate = (!icmp_ln25)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 399 [1/1] (0.00ns)   --->   "%zext_ln125_1 = zext i4 %add_ln125_1" [CONV_LAYER/buf2pe.cpp:125]   --->   Operation 399 'zext' 'zext_ln125_1' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_6 : Operation 400 [1/1] (0.00ns)   --->   "%weight_registers_V_addr_5 = getelementptr i8 %weight_registers_V, i64, i64 %zext_ln125_1" [CONV_LAYER/buf2pe.cpp:125]   --->   Operation 400 'getelementptr' 'weight_registers_V_addr_5' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_6 : Operation 401 [2/2] (0.59ns)   --->   "%weight_registers_V_load_2 = load i4 %weight_registers_V_addr_5, void %store_ln182" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 401 'load' 'weight_registers_V_load_2' <Predicate = (!icmp_ln25)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>

State 7 <SV = 6> <Delay = 2.11>
ST_7 : Operation 402 [1/2] (0.59ns)   --->   "%input_registers_2_3_V = load i6 %input_buffers_addr_8"   --->   Operation 402 'load' 'input_registers_2_3_V' <Predicate = (!icmp_ln25)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 54> <RAM>
ST_7 : Operation 403 [1/1] (0.00ns)   --->   "%store_ln37 = store i8 %input_registers_2_3_V, i8 %input_registers_2_1_V, i8 %input_registers_2_1_V_load" [CONV_LAYER/buf2pe.cpp:37]   --->   Operation 403 'store' 'store_ln37' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_7 : Operation 404 [1/1] (0.00ns)   --->   "%input_registers_0_1_V_1 = phi i8 %inner_fifos_0_1_V_V_read_1, void %bb1491.1.0.0, i8 %input_registers_0_2_V, void %bb1490.1.0.1.critedge"   --->   Operation 404 'phi' 'input_registers_0_1_V_1' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_7 : Operation 405 [1/1] (0.00ns)   --->   "%input_registers_0_2_V_1 = phi i8 %inner_fifos_0_2_V_V_read_1, void %bb1491.1.0.2, i8 %input_registers_0_3_V_1, void %bb1486.1.0.1"   --->   Operation 405 'phi' 'input_registers_0_2_V_1' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_7 : Operation 406 [1/1] (0.00ns)   --->   "%input_registers_0_3_V_4_load_1 = load i8 %input_registers_0_3_V_4"   --->   Operation 406 'load' 'input_registers_0_3_V_4_load_1' <Predicate = (!icmp_ln25 & !cmp50)> <Delay = 0.00>
ST_7 : Operation 407 [1/2] (0.59ns)   --->   "%input_registers_0_3_V_5 = load i6 %input_buffers_addr_9"   --->   Operation 407 'load' 'input_registers_0_3_V_5' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 54> <RAM>
ST_7 : Operation 408 [1/1] (0.30ns)   --->   "%input_registers_0_3_V_3 = select i1 %cmp50, i8 %input_registers_0_3_V_5, i8 %input_registers_0_3_V_4_load_1" [CONV_LAYER/buf2pe.cpp:27]   --->   Operation 408 'select' 'input_registers_0_3_V_3' <Predicate = (!icmp_ln25)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 409 [1/1] (0.00ns)   --->   "%store_ln83 = store i8 %input_registers_0_3_V_3, i8 %input_registers_0_3_V_4, i8 %input_registers_0_3_V_4_load_1, i8 %input_registers_0_3_V_4_load" [CONV_LAYER/buf2pe.cpp:83]   --->   Operation 409 'store' 'store_ln83' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_7 : Operation 410 [1/1] (1.09ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %pe_input_stream_V_3, i8 %input_registers_0_1_V_1, void %write_ln167" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 410 'write' 'write_ln167' <Predicate = (!icmp_ln25)> <Delay = 1.09> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_7 : Operation 411 [1/1] (0.00ns)   --->   "%input_registers_1_1_V_1 = phi i8 %inner_fifos_1_1_V_V_read_1, void %bb1491.1.1.1, i8 %input_registers_1_2_V, void %bb1486.1.1.0"   --->   Operation 411 'phi' 'input_registers_1_1_V_1' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_7 : Operation 412 [1/1] (1.09ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %inner_fifos_0_1_V_V, i8 %input_registers_1_1_V_1, i8 %inner_fifos_0_1_V_V_read, void %write_ln167, i8 %inner_fifos_0_1_V_V_read_1" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 412 'write' 'write_ln167' <Predicate = (!icmp_ln25 & cmp98)> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.48> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 6> <FIFO>
ST_7 : Operation 413 [1/1] (0.00ns)   --->   "%br_ln108 = br void %bb1486.1.1.1" [CONV_LAYER/buf2pe.cpp:108]   --->   Operation 413 'br' 'br_ln108' <Predicate = (!icmp_ln25 & cmp98)> <Delay = 0.00>
ST_7 : Operation 414 [1/1] (1.09ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %pe_input_stream_V_4, i8 %input_registers_1_1_V_1, void %write_ln167" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 414 'write' 'write_ln167' <Predicate = (!icmp_ln25)> <Delay = 1.09> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_7 : Operation 415 [1/1] (0.00ns)   --->   "%input_registers_1_2_V_1 = phi i8 %inner_fifos_1_2_V_V_read_1, void %bb1491.1.1.2, i8 %input_registers_1_3_V_1, void %bb1486.1.1.1"   --->   Operation 415 'phi' 'input_registers_1_2_V_1' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_7 : Operation 416 [1/1] (1.09ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %inner_fifos_0_2_V_V, i8 %input_registers_1_2_V_1, i8 %inner_fifos_0_2_V_V_read, void %write_ln167, i8 %inner_fifos_0_2_V_V_read_1" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 416 'write' 'write_ln167' <Predicate = (!icmp_ln25 & cmp98)> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.48> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 6> <FIFO>
ST_7 : Operation 417 [1/1] (0.00ns)   --->   "%br_ln108 = br void %bb1486.1.1.2_ifconv" [CONV_LAYER/buf2pe.cpp:108]   --->   Operation 417 'br' 'br_ln108' <Predicate = (!icmp_ln25 & cmp98)> <Delay = 0.00>
ST_7 : Operation 418 [1/1] (0.00ns)   --->   "%zext_ln538_10 = zext i6 %add_ln216_18"   --->   Operation 418 'zext' 'zext_ln538_10' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.00>
ST_7 : Operation 419 [1/1] (0.00ns)   --->   "%input_buffers_addr_10 = getelementptr i8 %input_buffers, i64, i64 %zext_ln538_10"   --->   Operation 419 'getelementptr' 'input_buffers_addr_10' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.00>
ST_7 : Operation 420 [2/2] (0.59ns)   --->   "%input_registers_1_3_V_5 = load i6 %input_buffers_addr_10"   --->   Operation 420 'load' 'input_registers_1_3_V_5' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 54> <RAM>
ST_7 : Operation 421 [1/1] (1.09ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %pe_input_stream_V_6, i8 %input_registers_0_2_V_1, void %write_ln167" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 421 'write' 'write_ln167' <Predicate = (!icmp_ln25 & !cmp98)> <Delay = 1.09> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_7 : Operation 422 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb1486.1.2.1"   --->   Operation 422 'br' 'br_ln0' <Predicate = (!icmp_ln25 & !cmp98)> <Delay = 0.00>
ST_7 : Operation 423 [1/1] (1.09ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %pe_input_stream_V_6, i8 %input_registers_0_2_V_1, void %write_ln167" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 423 'write' 'write_ln167' <Predicate = (!icmp_ln25 & cmp98)> <Delay = 1.09> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_7 : Operation 424 [1/1] (0.00ns)   --->   "%br_ln108 = br void %bb1486.1.2.1" [CONV_LAYER/buf2pe.cpp:108]   --->   Operation 424 'br' 'br_ln108' <Predicate = (!icmp_ln25 & cmp98)> <Delay = 0.00>
ST_7 : Operation 425 [1/1] (1.09ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %pe_input_stream_V_7, i8 %input_registers_1_2_V_1, void %write_ln167" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 425 'write' 'write_ln167' <Predicate = (!icmp_ln25)> <Delay = 1.09> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_7 : Operation 426 [1/1] (1.09ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %inner_fifos_1_2_V_V, i8 %input_registers_2_3_V, i8 %inner_fifos_1_2_V_V_read, void %write_ln167, i8 %inner_fifos_1_2_V_V_read_1" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 426 'write' 'write_ln167' <Predicate = (!icmp_ln25 & cmp98)> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.48> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 6> <FIFO>
ST_7 : Operation 427 [1/1] (0.00ns)   --->   "%br_ln108 = br void %bb1486.1.2.2" [CONV_LAYER/buf2pe.cpp:108]   --->   Operation 427 'br' 'br_ln108' <Predicate = (!icmp_ln25 & cmp98)> <Delay = 0.00>
ST_7 : Operation 428 [1/1] (1.09ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %pe_input_stream_V_8, i8 %input_registers_2_3_V, void %write_ln167" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 428 'write' 'write_ln167' <Predicate = (!icmp_ln25)> <Delay = 1.09> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_7 : Operation 429 [1/1] (0.00ns)   --->   "%zext_ln538_11 = zext i6 %add_ln216_19"   --->   Operation 429 'zext' 'zext_ln538_11' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_7 : Operation 430 [1/1] (0.00ns)   --->   "%input_buffers_addr_11 = getelementptr i8 %input_buffers, i64, i64 %zext_ln538_11"   --->   Operation 430 'getelementptr' 'input_buffers_addr_11' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_7 : Operation 431 [2/2] (0.59ns)   --->   "%input_registers_2_3_V_1 = load i6 %input_buffers_addr_11"   --->   Operation 431 'load' 'input_registers_2_3_V_1' <Predicate = (!icmp_ln25)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 54> <RAM>
ST_7 : Operation 432 [1/1] (1.09ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %pe_weight_stream_V, i8 %weight_registers_V_load_1, void %write_ln167" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 432 'write' 'write_ln167' <Predicate = (!icmp_ln25)> <Delay = 1.09> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_7 : Operation 433 [1/1] (1.09ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %pe_input_stream_V_0, i8 %input_registers_0_1_V_1, void %write_ln167, void %write_ln167, void %write_ln167" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 433 'write' 'write_ln167' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 1.09> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_7 : Operation 434 [1/1] (0.60ns)   --->   "%br_ln84 = br void %bb1486.2.0.1" [CONV_LAYER/buf2pe.cpp:84]   --->   Operation 434 'br' 'br_ln84' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.60>
ST_7 : Operation 435 [1/1] (0.60ns)   --->   "%br_ln83 = br i1 %cmp50, void %bb1491.2.0.2, void %bb1486.2.0.2" [CONV_LAYER/buf2pe.cpp:83]   --->   Operation 435 'br' 'br_ln83' <Predicate = (!icmp_ln25)> <Delay = 0.60>
ST_7 : Operation 436 [1/1] (0.60ns)   --->   "%br_ln83 = br i1 %cmp50, void %bb1491.2.1.0, void %._crit_edge11.2.1.0" [CONV_LAYER/buf2pe.cpp:83]   --->   Operation 436 'br' 'br_ln83' <Predicate = (!icmp_ln25)> <Delay = 0.60>
ST_7 : Operation 437 [1/1] (1.09ns)   --->   "%inner_fifos_1_0_V_V_read_2 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P, i8 %inner_fifos_1_0_V_V, i8 %inner_fifos_1_0_V_V_read, void %write_ln167, i8 %inner_fifos_1_0_V_V_read_1, void %write_ln167" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 437 'read' 'inner_fifos_1_0_V_V_read_2' <Predicate = (!icmp_ln25 & !cmp50)> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.48> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 6> <FIFO>
ST_7 : Operation 438 [1/1] (0.60ns)   --->   "%br_ln88 = br void %._crit_edge11.2.1.0" [CONV_LAYER/buf2pe.cpp:88]   --->   Operation 438 'br' 'br_ln88' <Predicate = (!icmp_ln25 & !cmp50)> <Delay = 0.60>
ST_7 : Operation 439 [1/1] (0.60ns)   --->   "%br_ln83 = br i1 %cmp50, void %bb1491.2.1.1, void %._crit_edge11.2.1.1" [CONV_LAYER/buf2pe.cpp:83]   --->   Operation 439 'br' 'br_ln83' <Predicate = (!icmp_ln25)> <Delay = 0.60>
ST_7 : Operation 440 [1/1] (1.09ns)   --->   "%inner_fifos_1_1_V_V_read_2 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P, i8 %inner_fifos_1_1_V_V, i8 %inner_fifos_1_1_V_V_read, void %write_ln167, i8 %inner_fifos_1_1_V_V_read_1, void %write_ln167" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 440 'read' 'inner_fifos_1_1_V_V_read_2' <Predicate = (!icmp_ln25 & !cmp50)> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.48> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 6> <FIFO>
ST_7 : Operation 441 [1/1] (0.60ns)   --->   "%br_ln88 = br void %._crit_edge11.2.1.1" [CONV_LAYER/buf2pe.cpp:88]   --->   Operation 441 'br' 'br_ln88' <Predicate = (!icmp_ln25 & !cmp50)> <Delay = 0.60>
ST_7 : Operation 442 [1/1] (0.65ns)   --->   "%icmp_ln874_9 = icmp_eq  i4 %select_ln119_7, i4"   --->   Operation 442 'icmp' 'icmp_ln874_9' <Predicate = (!icmp_ln25)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 443 [1/1] (0.70ns)   --->   "%add_ln695_9 = add i4 %select_ln119_7, i4"   --->   Operation 443 'add' 'add_ln695_9' <Predicate = (!icmp_ln25)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 444 [1/1] (0.35ns)   --->   "%select_ln119_8 = select i1 %icmp_ln874_9, i4, i4 %add_ln695_9" [CONV_LAYER/buf2pe.cpp:119]   --->   Operation 444 'select' 'select_ln119_8' <Predicate = (!icmp_ln25)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 445 [1/2] (0.59ns)   --->   "%weight_registers_V_load_2 = load i4 %weight_registers_V_addr_5, void %store_ln182" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 445 'load' 'weight_registers_V_load_2' <Predicate = (!icmp_ln25)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_7 : Operation 446 [1/1] (0.65ns)   --->   "%icmp_ln874 = icmp_eq  i4 %select_ln119_8, i4"   --->   Operation 446 'icmp' 'icmp_ln874' <Predicate = (!icmp_ln25)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 447 [1/1] (0.70ns)   --->   "%add_ln695 = add i4 %select_ln119_8, i4"   --->   Operation 447 'add' 'add_ln695' <Predicate = (!icmp_ln25)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 448 [1/1] (0.35ns)   --->   "%select_ln155 = select i1 %icmp_ln874, i4, i4 %add_ln695" [CONV_LAYER/buf2pe.cpp:155]   --->   Operation 448 'select' 'select_ln155' <Predicate = (!icmp_ln25)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 449 [1/1] (0.43ns)   --->   "%add_ln30 = add i2 %select_ln27, i2" [CONV_LAYER/buf2pe.cpp:30]   --->   Operation 449 'add' 'add_ln30' <Predicate = (!icmp_ln25)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.79>
ST_8 : Operation 450 [1/1] (0.00ns)   --->   "%input_registers_1_3_V_4_load_1 = load i8 %input_registers_1_3_V_4"   --->   Operation 450 'load' 'input_registers_1_3_V_4_load_1' <Predicate = (!icmp_ln25 & !cmp50)> <Delay = 0.00>
ST_8 : Operation 451 [1/2] (0.59ns)   --->   "%input_registers_1_3_V_5 = load i6 %input_buffers_addr_10"   --->   Operation 451 'load' 'input_registers_1_3_V_5' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 54> <RAM>
ST_8 : Operation 452 [1/1] (0.30ns)   --->   "%input_registers_1_3_V_3 = select i1 %cmp50, i8 %input_registers_1_3_V_5, i8 %input_registers_1_3_V_4_load_1" [CONV_LAYER/buf2pe.cpp:27]   --->   Operation 452 'select' 'input_registers_1_3_V_3' <Predicate = (!icmp_ln25)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 453 [1/1] (0.00ns)   --->   "%store_ln107 = store i8 %input_registers_1_3_V_3, i8 %input_registers_1_3_V_4, i8 %input_registers_1_3_V_4_load_1, i8 %input_registers_1_3_V_4_load" [CONV_LAYER/buf2pe.cpp:107]   --->   Operation 453 'store' 'store_ln107' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_8 : Operation 454 [1/2] (0.59ns)   --->   "%input_registers_2_3_V_1 = load i6 %input_buffers_addr_11"   --->   Operation 454 'load' 'input_registers_2_3_V_1' <Predicate = (!icmp_ln25)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 54> <RAM>
ST_8 : Operation 455 [1/1] (1.09ns)   --->   "%inner_fifos_0_0_V_V_read_2 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P, i8 %inner_fifos_0_0_V_V, i8 %inner_fifos_0_0_V_V_read, void %write_ln167, i8 %inner_fifos_0_0_V_V_read_1, void %write_ln167" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 455 'read' 'inner_fifos_0_0_V_V_read_2' <Predicate = (!icmp_ln25 & !cmp50)> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.48> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 6> <FIFO>
ST_8 : Operation 456 [1/1] (1.09ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %pe_input_stream_V_0, i8 %inner_fifos_0_0_V_V_read_2, void %write_ln167, void %write_ln167, void %write_ln167" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 456 'write' 'write_ln167' <Predicate = (!icmp_ln25 & !cmp50)> <Delay = 1.09> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_8 : Operation 457 [1/1] (1.09ns)   --->   "%inner_fifos_0_1_V_V_read_2 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P, i8 %inner_fifos_0_1_V_V, i8 %inner_fifos_0_1_V_V_read, void %write_ln167, i8 %inner_fifos_0_1_V_V_read_1, void %write_ln167" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 457 'read' 'inner_fifos_0_1_V_V_read_2' <Predicate = (!icmp_ln25 & !cmp50)> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.48> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 6> <FIFO>
ST_8 : Operation 458 [1/1] (0.60ns)   --->   "%br_ln88 = br void %bb1486.2.0.1" [CONV_LAYER/buf2pe.cpp:88]   --->   Operation 458 'br' 'br_ln88' <Predicate = (!icmp_ln25 & !cmp50)> <Delay = 0.60>
ST_8 : Operation 459 [1/1] (0.00ns)   --->   "%input_registers_0_1_V_2 = phi i8 %inner_fifos_0_1_V_V_read_2, void %bb1491.2.0.0, i8 %input_registers_0_2_V_1, void %bb1490.2.0.1.critedge"   --->   Operation 459 'phi' 'input_registers_0_1_V_2' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_8 : Operation 460 [1/1] (1.09ns)   --->   "%inner_fifos_0_2_V_V_read_2 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P, i8 %inner_fifos_0_2_V_V, i8 %inner_fifos_0_2_V_V_read, void %write_ln167, i8 %inner_fifos_0_2_V_V_read_1, void %write_ln167" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 460 'read' 'inner_fifos_0_2_V_V_read_2' <Predicate = (!icmp_ln25 & !cmp50)> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.48> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 6> <FIFO>
ST_8 : Operation 461 [1/1] (0.60ns)   --->   "%br_ln88 = br void %bb1486.2.0.2" [CONV_LAYER/buf2pe.cpp:88]   --->   Operation 461 'br' 'br_ln88' <Predicate = (!icmp_ln25 & !cmp50)> <Delay = 0.60>
ST_8 : Operation 462 [1/1] (0.00ns)   --->   "%input_registers_0_2_V_2 = phi i8 %inner_fifos_0_2_V_V_read_2, void %bb1491.2.0.2, i8 %input_registers_0_3_V_3, void %bb1486.2.0.1"   --->   Operation 462 'phi' 'input_registers_0_2_V_2' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_8 : Operation 463 [1/1] (0.00ns)   --->   "%input_registers_1_0_V_2 = phi i8 %inner_fifos_1_0_V_V_read_2, void %bb1491.2.1.0, i8 %input_registers_1_1_V_1, void %bb1486.2.0.2"   --->   Operation 463 'phi' 'input_registers_1_0_V_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 464 [1/1] (0.00ns)   --->   "%store_ln107 = store i8 %input_registers_1_0_V_2, i8 %input_registers_1_0_V_3, i8 %input_registers_1_0_V_3_load" [CONV_LAYER/buf2pe.cpp:107]   --->   Operation 464 'store' 'store_ln107' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 465 [1/1] (1.09ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %inner_fifos_0_0_V_V, i8 %input_registers_1_0_V_2, i8 %inner_fifos_0_0_V_V_read, void %write_ln167, i8 %inner_fifos_0_0_V_V_read_1, void %write_ln167, i8 %inner_fifos_0_0_V_V_read_2" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 465 'write' 'write_ln167' <Predicate = (cmp98)> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.48> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 6> <FIFO>
ST_8 : Operation 466 [1/1] (0.00ns)   --->   "%br_ln108 = br void %bb1486.2.1.0" [CONV_LAYER/buf2pe.cpp:108]   --->   Operation 466 'br' 'br_ln108' <Predicate = (cmp98)> <Delay = 0.00>
ST_8 : Operation 467 [1/1] (1.09ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %pe_input_stream_V_3, i8 %input_registers_0_1_V_2, void %write_ln167, void %write_ln167" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 467 'write' 'write_ln167' <Predicate = (!icmp_ln25)> <Delay = 1.09> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_8 : Operation 468 [1/1] (0.00ns)   --->   "%input_registers_1_1_V_2 = phi i8 %inner_fifos_1_1_V_V_read_2, void %bb1491.2.1.1, i8 %input_registers_1_2_V_1, void %bb1486.2.1.0"   --->   Operation 468 'phi' 'input_registers_1_1_V_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 469 [1/1] (1.09ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %inner_fifos_0_1_V_V, i8 %input_registers_1_1_V_2, i8 %inner_fifos_0_1_V_V_read, void %write_ln167, i8 %inner_fifos_0_1_V_V_read_1, void %write_ln167, i8 %inner_fifos_0_1_V_V_read_2" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 469 'write' 'write_ln167' <Predicate = (cmp98)> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.48> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 6> <FIFO>
ST_8 : Operation 470 [1/1] (0.00ns)   --->   "%br_ln108 = br void %bb1486.2.1.1" [CONV_LAYER/buf2pe.cpp:108]   --->   Operation 470 'br' 'br_ln108' <Predicate = (cmp98)> <Delay = 0.00>
ST_8 : Operation 471 [1/1] (1.09ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %pe_input_stream_V_4, i8 %input_registers_1_1_V_2, void %write_ln167, void %write_ln167" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 471 'write' 'write_ln167' <Predicate = (!icmp_ln25)> <Delay = 1.09> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_8 : Operation 472 [1/1] (0.60ns)   --->   "%br_ln83 = br i1 %cmp50, void %bb1491.2.1.2, void %._crit_edge11.2.1.2" [CONV_LAYER/buf2pe.cpp:83]   --->   Operation 472 'br' 'br_ln83' <Predicate = (!icmp_ln25)> <Delay = 0.60>
ST_8 : Operation 473 [1/1] (1.09ns)   --->   "%inner_fifos_1_2_V_V_read_2 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P, i8 %inner_fifos_1_2_V_V, i8 %inner_fifos_1_2_V_V_read, void %write_ln167, i8 %inner_fifos_1_2_V_V_read_1, void %write_ln167" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 473 'read' 'inner_fifos_1_2_V_V_read_2' <Predicate = (!icmp_ln25 & !cmp50)> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.48> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 6> <FIFO>
ST_8 : Operation 474 [1/1] (0.60ns)   --->   "%br_ln88 = br void %._crit_edge11.2.1.2" [CONV_LAYER/buf2pe.cpp:88]   --->   Operation 474 'br' 'br_ln88' <Predicate = (!icmp_ln25 & !cmp50)> <Delay = 0.60>
ST_8 : Operation 475 [1/1] (0.00ns)   --->   "%input_registers_1_2_V_2 = phi i8 %inner_fifos_1_2_V_V_read_2, void %bb1491.2.1.2, i8 %input_registers_1_3_V_3, void %bb1486.2.1.1"   --->   Operation 475 'phi' 'input_registers_1_2_V_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 476 [1/1] (1.09ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %inner_fifos_0_2_V_V, i8 %input_registers_1_2_V_2, i8 %inner_fifos_0_2_V_V_read, void %write_ln167, i8 %inner_fifos_0_2_V_V_read_1, void %write_ln167, i8 %inner_fifos_0_2_V_V_read_2" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 476 'write' 'write_ln167' <Predicate = (cmp98)> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.48> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 6> <FIFO>
ST_8 : Operation 477 [1/1] (0.00ns)   --->   "%br_ln108 = br void %bb1486.2.1.2" [CONV_LAYER/buf2pe.cpp:108]   --->   Operation 477 'br' 'br_ln108' <Predicate = (cmp98)> <Delay = 0.00>
ST_8 : Operation 478 [1/1] (1.09ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %pe_input_stream_V_6, i8 %input_registers_0_2_V_2, void %write_ln167, void %write_ln167, void %write_ln167" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 478 'write' 'write_ln167' <Predicate = (!cmp98)> <Delay = 1.09> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_8 : Operation 479 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb1486.2.2.1"   --->   Operation 479 'br' 'br_ln0' <Predicate = (!cmp98)> <Delay = 0.00>
ST_8 : Operation 480 [1/1] (1.09ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %inner_fifos_1_0_V_V, i8 %input_registers_2_2_V_1, i8 %inner_fifos_1_0_V_V_read, void %write_ln167, i8 %inner_fifos_1_0_V_V_read_1, void %write_ln167, i8 %inner_fifos_1_0_V_V_read_2" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 480 'write' 'write_ln167' <Predicate = (cmp98)> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.48> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 6> <FIFO>
ST_8 : Operation 481 [1/1] (1.09ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %pe_input_stream_V_6, i8 %input_registers_0_2_V_2, void %write_ln167, void %write_ln167, void %write_ln167" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 481 'write' 'write_ln167' <Predicate = (cmp98)> <Delay = 1.09> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_8 : Operation 482 [1/1] (1.09ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %inner_fifos_1_1_V_V, i8 %input_registers_2_3_V, i8 %inner_fifos_1_1_V_V_read, void %write_ln167, i8 %inner_fifos_1_1_V_V_read_1, void %write_ln167, i8 %inner_fifos_1_1_V_V_read_2" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 482 'write' 'write_ln167' <Predicate = (cmp98)> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.48> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 6> <FIFO>
ST_8 : Operation 483 [1/1] (0.00ns)   --->   "%br_ln108 = br void %bb1486.2.2.1" [CONV_LAYER/buf2pe.cpp:108]   --->   Operation 483 'br' 'br_ln108' <Predicate = (cmp98)> <Delay = 0.00>
ST_8 : Operation 484 [1/1] (1.09ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %pe_input_stream_V_7, i8 %input_registers_1_2_V_2, void %write_ln167, void %write_ln167" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 484 'write' 'write_ln167' <Predicate = true> <Delay = 1.09> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_8 : Operation 485 [1/1] (1.09ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %inner_fifos_1_2_V_V, i8 %input_registers_2_3_V_1, i8 %inner_fifos_1_2_V_V_read, void %write_ln167, i8 %inner_fifos_1_2_V_V_read_1, void %write_ln167, i8 %inner_fifos_1_2_V_V_read_2" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 485 'write' 'write_ln167' <Predicate = (cmp98)> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.48> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 6> <FIFO>
ST_8 : Operation 486 [1/1] (0.00ns)   --->   "%br_ln108 = br void %bb1486.2.2.2" [CONV_LAYER/buf2pe.cpp:108]   --->   Operation 486 'br' 'br_ln108' <Predicate = (cmp98)> <Delay = 0.00>
ST_8 : Operation 487 [1/1] (1.09ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %pe_input_stream_V_8, i8 %input_registers_2_3_V_1, void %write_ln167, void %write_ln167" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 487 'write' 'write_ln167' <Predicate = (!icmp_ln25)> <Delay = 1.09> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_8 : Operation 488 [1/1] (1.09ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %pe_weight_stream_V, i8 %weight_registers_V_load_2, void %write_ln167, void %write_ln167" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 488 'write' 'write_ln167' <Predicate = (!icmp_ln25)> <Delay = 1.09> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_8 : Operation 489 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 489 'br' 'br_ln0' <Predicate = (!icmp_ln25)> <Delay = 0.00>

State 9 <SV = 2> <Delay = 0.00>
ST_9 : Operation 490 [1/1] (0.00ns)   --->   "%ret_ln164 = ret" [CONV_LAYER/buf2pe.cpp:164]   --->   Operation 490 'ret' 'ret_ln164' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3ns, clock uncertainty: 0.81ns.

 <State 1>: 0.603ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten26', CONV_LAYER/buf2pe.cpp:25) with incoming values : ('add_ln25', CONV_LAYER/buf2pe.cpp:25) [64]  (0.603 ns)

 <State 2>: 3.87ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten', CONV_LAYER/buf2pe.cpp:27) with incoming values : ('select_ln27_4', CONV_LAYER/buf2pe.cpp:27) [66]  (0 ns)
	'icmp' operation ('icmp_ln27', CONV_LAYER/buf2pe.cpp:27) [79]  (0.656 ns)
	'xor' operation ('xor_ln25', CONV_LAYER/buf2pe.cpp:25) [85]  (0 ns)
	'and' operation ('and_ln25', CONV_LAYER/buf2pe.cpp:25) [87]  (0.122 ns)
	'or' operation ('or_ln27', CONV_LAYER/buf2pe.cpp:27) [91]  (0.122 ns)
	'select' operation ('select_ln27_1', CONV_LAYER/buf2pe.cpp:27) [93]  (0.351 ns)
	'sub' operation ('sub_ln216') [123]  (0.707 ns)
	'add' operation ('add_ln216_2') [150]  (0.707 ns)
	'sub' operation ('sub_ln216_2') [154]  (0 ns)
	'add' operation ('add_ln216_3') [155]  (0.608 ns)
	'getelementptr' operation ('input_buffers_addr_1') [162]  (0 ns)
	'load' operation ('input_buffers_load_1') on array 'input_buffers' [163]  (0.594 ns)

 <State 3>: 2.97ns
The critical path consists of the following:
	'select' operation ('select_ln119', CONV_LAYER/buf2pe.cpp:119) [181]  (0.351 ns)
	'sub' operation ('sub_ln216_4') [185]  (0.707 ns)
	'add' operation ('add_ln216_5') [198]  (0.707 ns)
	'sub' operation ('sub_ln216_5') [202]  (0 ns)
	'add' operation ('add_ln216_6') [203]  (0.608 ns)
	'getelementptr' operation ('input_buffers_addr_3') [210]  (0 ns)
	'load' operation ('input_buffers_load_3') on array 'input_buffers' [211]  (0.594 ns)

 <State 4>: 2.12ns
The critical path consists of the following:
	'add' operation ('add_ln695_3') [308]  (0.708 ns)
	'select' operation ('select_ln119_2', CONV_LAYER/buf2pe.cpp:119) [309]  (0.351 ns)
	'add' operation ('add_ln695_4') [360]  (0.708 ns)
	'select' operation ('select_ln119_3', CONV_LAYER/buf2pe.cpp:119) [361]  (0.351 ns)

 <State 5>: 2.12ns
The critical path consists of the following:
	'add' operation ('add_ln695_5') [415]  (0.708 ns)
	'select' operation ('select_ln119_4', CONV_LAYER/buf2pe.cpp:119) [416]  (0.351 ns)
	'add' operation ('add_ln695_6') [448]  (0.708 ns)
	'select' operation ('select_ln119_5', CONV_LAYER/buf2pe.cpp:119) [449]  (0.351 ns)

 <State 6>: 2.19ns
The critical path consists of the following:
	fifo read on port 'inner_fifos[0][0].V.V', CONV_LAYER/buf2pe.cpp:18 (C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145) [331]  (1.1 ns)
	fifo write on port 'pe_input_stream_V_0' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167) [332]  (1.1 ns)

 <State 7>: 2.12ns
The critical path consists of the following:
	'add' operation ('add_ln695_9') [544]  (0.708 ns)
	'select' operation ('select_ln119_8', CONV_LAYER/buf2pe.cpp:119) [545]  (0.351 ns)
	'add' operation ('add_ln695') [552]  (0.708 ns)
	'select' operation ('select_ln155', CONV_LAYER/buf2pe.cpp:155) [553]  (0.351 ns)

 <State 8>: 2.79ns
The critical path consists of the following:
	fifo read on port 'inner_fifos[1][2].V.V', CONV_LAYER/buf2pe.cpp:18 (C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145) [513]  (1.1 ns)
	multiplexor before 'phi' operation ('input_registers[1][3].V') with incoming values : ('input_registers[1][3].V', CONV_LAYER/buf2pe.cpp:27) ('inner_fifos_1_2_V_V_read_2', C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145) [516]  (0.603 ns)
	'phi' operation ('input_registers[1][3].V') with incoming values : ('input_registers[1][3].V', CONV_LAYER/buf2pe.cpp:27) ('inner_fifos_1_2_V_V_read_2', C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145) [516]  (0 ns)
	fifo write on port 'pe_input_stream_V_7' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167) [536]  (1.1 ns)

 <State 9>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
