<profile>
    <ReportVersion>
        <Version>2022.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynq</ProductFamily>
        <Part>xc7z020-clg400-1</Part>
        <TopModelName>color_convert</TopModelName>
        <TargetClockPeriod>7.00</TargetClockPeriod>
        <ClockUncertainty>1.89</ClockUncertainty>
        <TargetInitiationInterval>1</TargetInitiationInterval>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>yes</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>4.520</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>6</Best-caseLatency>
            <Average-caseLatency>6</Average-caseLatency>
            <Worst-caseLatency>6</Worst-caseLatency>
            <Best-caseRealTimeLatency>42.000 ns</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>42.000 ns</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>42.000 ns</Worst-caseRealTimeLatency>
            <PipelineInitiationInterval>1</PipelineInitiationInterval>
            <PipelineDepth>7</PipelineDepth>
            <Interval-min>1</Interval-min>
            <Interval-max>1</Interval-max>
        </SummaryOfOverallLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>0</BRAM_18K>
            <DSP>0</DSP>
            <FF>1662</FF>
            <LUT>1893</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>280</BRAM_18K>
            <DSP>220</DSP>
            <FF>106400</FF>
            <LUT>53200</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>7</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>7</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>color_convert</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>color_convert</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>stream_in_24_TDATA</name>
            <Object>stream_in_24_V_data_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>24</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>stream_in_24_TVALID</name>
            <Object>stream_in_24_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>stream_in_24_TREADY</name>
            <Object>stream_in_24_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>stream_in_24_TLAST</name>
            <Object>stream_in_24_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>stream_in_24_TKEEP</name>
            <Object>stream_in_24_V_keep_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>3</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>stream_in_24_TSTRB</name>
            <Object>stream_in_24_V_strb_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>3</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>stream_in_24_TUSER</name>
            <Object>stream_in_24_V_user_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>stream_out_24_TDATA</name>
            <Object>stream_out_24_V_data_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>24</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>stream_out_24_TVALID</name>
            <Object>stream_out_24_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>stream_out_24_TREADY</name>
            <Object>stream_out_24_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>stream_out_24_TLAST</name>
            <Object>stream_out_24_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>stream_out_24_TKEEP</name>
            <Object>stream_out_24_V_keep_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>stream_out_24_TSTRB</name>
            <Object>stream_out_24_V_strb_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>stream_out_24_TUSER</name>
            <Object>stream_out_24_V_user_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="2">
            <ModuleName>color_convert</ModuleName>
            <BindInstances>mul_10s_8ns_18_1_1_U1 mul_10s_8ns_18_1_1_U2 add_ln1393_1_fu_401_p2 ret_V_fu_405_p2 mul_10s_8ns_18_1_1_U7 add_ln1393_2_fu_549_p2 p_Val2_3_fu_827_p2 add_ln922_fu_832_p2 mul_10s_8ns_18_1_1_U3 mul_10s_8ns_18_1_1_U4 add_ln1393_10_fu_441_p2 ret_V_3_fu_445_p2 mul_10s_8ns_18_1_1_U8 add_ln1393_8_fu_653_p2 p_Val2_6_fu_898_p2 add_ln922_1_fu_903_p2 mul_10s_8ns_18_1_1_U5 mul_10s_8ns_18_1_1_U6 add_ln1393_17_fu_478_p2 ret_V_6_fu_482_p2 mul_10s_8ns_18_1_1_U9 add_ln1393_14_fu_757_p2 p_Val2_9_fu_969_p2 add_ln922_2_fu_974_p2</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>color_convert</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>7.00</TargetClockPeriod>
                    <ClockUncertainty>1.89</ClockUncertainty>
                    <TargetInitiationInterval>1</TargetInitiationInterval>
                    <EstimatedClockPeriod>4.520</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>6</Best-caseLatency>
                    <Average-caseLatency>6</Average-caseLatency>
                    <Worst-caseLatency>6</Worst-caseLatency>
                    <Best-caseRealTimeLatency>42.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>42.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>42.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>7</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>1662</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>1893</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_8ns_18_1_1_U1" SOURCE="C:/Xilinx/VITIS_~1/2022.1/common/technology/autopilot\ap_fixed_base.h:1319" URAM="0" VARIABLE="r_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_8ns_18_1_1_U2" SOURCE="C:/Xilinx/VITIS_~1/2022.1/common/technology/autopilot\ap_fixed_base.h:1319" URAM="0" VARIABLE="r_V_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1393_1_fu_401_p2" SOURCE="C:/Xilinx/VITIS_~1/2022.1/common/technology/autopilot\ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_fu_405_p2" SOURCE="C:/Xilinx/VITIS_~1/2022.1/common/technology/autopilot\ap_fixed_base.h:1393" URAM="0" VARIABLE="ret_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_8ns_18_1_1_U7" SOURCE="C:/Xilinx/VITIS_~1/2022.1/common/technology/autopilot\ap_fixed_base.h:1319" URAM="0" VARIABLE="r_V_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1393_2_fu_549_p2" SOURCE="C:/Xilinx/VITIS_~1/2022.1/common/technology/autopilot\ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_3_fu_827_p2" SOURCE="C:/Xilinx/VITIS_~1/2022.1/common/technology/autopilot\ap_fixed_base.h:423" URAM="0" VARIABLE="p_Val2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln922_fu_832_p2" SOURCE="C:/Xilinx/VITIS_~1/2022.1/common/technology/autopilot\ap_fixed_base.h:922" URAM="0" VARIABLE="add_ln922"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_8ns_18_1_1_U3" SOURCE="C:/Xilinx/VITIS_~1/2022.1/common/technology/autopilot\ap_fixed_base.h:1319" URAM="0" VARIABLE="r_V_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_8ns_18_1_1_U4" SOURCE="C:/Xilinx/VITIS_~1/2022.1/common/technology/autopilot\ap_fixed_base.h:1319" URAM="0" VARIABLE="r_V_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1393_10_fu_441_p2" SOURCE="C:/Xilinx/VITIS_~1/2022.1/common/technology/autopilot\ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_3_fu_445_p2" SOURCE="C:/Xilinx/VITIS_~1/2022.1/common/technology/autopilot\ap_fixed_base.h:1393" URAM="0" VARIABLE="ret_V_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_8ns_18_1_1_U8" SOURCE="C:/Xilinx/VITIS_~1/2022.1/common/technology/autopilot\ap_fixed_base.h:1319" URAM="0" VARIABLE="r_V_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1393_8_fu_653_p2" SOURCE="C:/Xilinx/VITIS_~1/2022.1/common/technology/autopilot\ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_6_fu_898_p2" SOURCE="C:/Xilinx/VITIS_~1/2022.1/common/technology/autopilot\ap_fixed_base.h:423" URAM="0" VARIABLE="p_Val2_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln922_1_fu_903_p2" SOURCE="C:/Xilinx/VITIS_~1/2022.1/common/technology/autopilot\ap_fixed_base.h:922" URAM="0" VARIABLE="add_ln922_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_8ns_18_1_1_U5" SOURCE="C:/Xilinx/VITIS_~1/2022.1/common/technology/autopilot\ap_fixed_base.h:1319" URAM="0" VARIABLE="r_V_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_8ns_18_1_1_U6" SOURCE="C:/Xilinx/VITIS_~1/2022.1/common/technology/autopilot\ap_fixed_base.h:1319" URAM="0" VARIABLE="r_V_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1393_17_fu_478_p2" SOURCE="C:/Xilinx/VITIS_~1/2022.1/common/technology/autopilot\ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_6_fu_482_p2" SOURCE="C:/Xilinx/VITIS_~1/2022.1/common/technology/autopilot\ap_fixed_base.h:1393" URAM="0" VARIABLE="ret_V_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_8ns_18_1_1_U9" SOURCE="C:/Xilinx/VITIS_~1/2022.1/common/technology/autopilot\ap_fixed_base.h:1319" URAM="0" VARIABLE="r_V_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1393_14_fu_757_p2" SOURCE="C:/Xilinx/VITIS_~1/2022.1/common/technology/autopilot\ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_9_fu_969_p2" SOURCE="C:/Xilinx/VITIS_~1/2022.1/common/technology/autopilot\ap_fixed_base.h:423" URAM="0" VARIABLE="p_Val2_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln922_2_fu_974_p2" SOURCE="C:/Xilinx/VITIS_~1/2022.1/common/technology/autopilot\ap_fixed_base.h:922" URAM="0" VARIABLE="add_ln922_2"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands>
        <config_op>
            <ENTRY impl="all mul" latency="-1 mul" op="mul" precision="mul standard"/>
            <ENTRY impl="all add" latency="-1 add" op="add" precision="add standard"/>
            <ENTRY impl="all sub" latency="-1 sub" op="sub" precision="sub standard"/>
            <ENTRY impl="all fadd" latency="-1 fadd" op="fadd" precision="fadd standard"/>
            <ENTRY impl="all fsub" latency="-1 fsub" op="fsub" precision="fsub standard"/>
            <ENTRY impl="all fdiv" latency="-1 fdiv" op="fdiv" precision="fdiv standard"/>
            <ENTRY impl="all fexp" latency="-1 fexp" op="fexp" precision="fexp standard"/>
            <ENTRY impl="all flog" latency="-1 flog" op="flog" precision="flog standard"/>
            <ENTRY impl="all fmul" latency="-1 fmul" op="fmul" precision="fmul standard"/>
            <ENTRY impl="all frsqrt" latency="-1 frsqrt" op="frsqrt" precision="frsqrt standard"/>
            <ENTRY impl="all frecip" latency="-1 frecip" op="frecip" precision="frecip standard"/>
            <ENTRY impl="all fsqrt" latency="-1 fsqrt" op="fsqrt" precision="fsqrt standard"/>
            <ENTRY impl="all dadd" latency="-1 dadd" op="dadd" precision="dadd standard"/>
            <ENTRY impl="all dsub" latency="-1 dsub" op="dsub" precision="dsub standard"/>
            <ENTRY impl="all ddiv" latency="-1 ddiv" op="ddiv" precision="ddiv standard"/>
            <ENTRY impl="all dexp" latency="-1 dexp" op="dexp" precision="dexp standard"/>
            <ENTRY impl="all dlog" latency="-1 dlog" op="dlog" precision="dlog standard"/>
            <ENTRY impl="all dmul" latency="-1 dmul" op="dmul" precision="dmul standard"/>
            <ENTRY impl="all drsqrt" latency="-1 drsqrt" op="drsqrt" precision="drsqrt standard"/>
            <ENTRY impl="all drecip" latency="-1 drecip" op="drecip" precision="drecip standard"/>
            <ENTRY impl="all dsqrt" latency="-1 dsqrt" op="dsqrt" precision="dsqrt standard"/>
            <ENTRY impl="all hadd" latency="-1 hadd" op="hadd" precision="hadd standard"/>
            <ENTRY impl="all hsub" latency="-1 hsub" op="hsub" precision="hsub standard"/>
            <ENTRY impl="all hdiv" latency="-1 hdiv" op="hdiv" precision="hdiv standard"/>
            <ENTRY impl="all hmul" latency="-1 hmul" op="hmul" precision="hmul standard"/>
            <ENTRY impl="all hsqrt" latency="-1 hsqrt" op="hsqrt" precision="hsqrt standard"/>
            <ENTRY impl="all facc" latency="-1 facc" op="facc" precision="facc standard"/>
            <ENTRY impl="all fmacc" latency="-1 fmacc" op="fmacc" precision="fmacc standard"/>
            <ENTRY impl="all fmadd" latency="-1 fmadd" op="fmadd" precision="fmadd standard"/>
        </config_op>
        <config_storage>
            <ENTRY auto_srl_max_bits="1024 fifo" auto_srl_max_depth="2 fifo" impl="autosrl fifo" type="fifo"/>
        </config_storage>
        <config_export description="Color conversion for 24-bit AXI video stream" display_name="Color Convert"/>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="stream_in_24" index="0" direction="in" srcType="stream&lt;hls::axis&lt;ap_uint&lt;24&gt;, 1, 0, 0&gt;, 0&gt;&amp;" srcSize="96">
            <hwRefs>
                <hwRef type="interface" interface="stream_in_24" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="stream_out_24" index="1" direction="out" srcType="stream&lt;hls::axis&lt;ap_uint&lt;24&gt;, 1, 0, 0&gt;, 0&gt;&amp;" srcSize="96">
            <hwRefs>
                <hwRef type="interface" interface="stream_out_24" name="" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="c1" index="2" direction="in" srcType="coeffs&amp;" srcSize="48">
            <hwRefs>
                <hwRef type="interface" interface="s_axi_control" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_control" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_control" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="c2" index="3" direction="in" srcType="coeffs&amp;" srcSize="48">
            <hwRefs>
                <hwRef type="interface" interface="s_axi_control" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_control" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_control" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="c3" index="4" direction="in" srcType="coeffs&amp;" srcSize="48">
            <hwRefs>
                <hwRef type="interface" interface="s_axi_control" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_control" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_control" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="bias" index="5" direction="in" srcType="coeffs&amp;" srcSize="48">
            <hwRefs>
                <hwRef type="interface" interface="s_axi_control" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_control" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_control" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="7" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <registers>
                <register offset="0x10" name="c1_c1" access="W" description="Data signal of c1_c1" range="32">
                    <fields>
                        <field offset="0" width="10" name="c1_c1" access="W" description="Bit 9 to 0 of c1_c1"/>
                        <field offset="10" width="22" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x18" name="c1_c2" access="W" description="Data signal of c1_c2" range="32">
                    <fields>
                        <field offset="0" width="10" name="c1_c2" access="W" description="Bit 9 to 0 of c1_c2"/>
                        <field offset="10" width="22" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x20" name="c1_c3" access="W" description="Data signal of c1_c3" range="32">
                    <fields>
                        <field offset="0" width="10" name="c1_c3" access="W" description="Bit 9 to 0 of c1_c3"/>
                        <field offset="10" width="22" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x28" name="c2_c1" access="W" description="Data signal of c2_c1" range="32">
                    <fields>
                        <field offset="0" width="10" name="c2_c1" access="W" description="Bit 9 to 0 of c2_c1"/>
                        <field offset="10" width="22" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x30" name="c2_c2" access="W" description="Data signal of c2_c2" range="32">
                    <fields>
                        <field offset="0" width="10" name="c2_c2" access="W" description="Bit 9 to 0 of c2_c2"/>
                        <field offset="10" width="22" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x38" name="c2_c3" access="W" description="Data signal of c2_c3" range="32">
                    <fields>
                        <field offset="0" width="10" name="c2_c3" access="W" description="Bit 9 to 0 of c2_c3"/>
                        <field offset="10" width="22" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x40" name="c3_c1" access="W" description="Data signal of c3_c1" range="32">
                    <fields>
                        <field offset="0" width="10" name="c3_c1" access="W" description="Bit 9 to 0 of c3_c1"/>
                        <field offset="10" width="22" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x48" name="c3_c2" access="W" description="Data signal of c3_c2" range="32">
                    <fields>
                        <field offset="0" width="10" name="c3_c2" access="W" description="Bit 9 to 0 of c3_c2"/>
                        <field offset="10" width="22" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x50" name="c3_c3" access="W" description="Data signal of c3_c3" range="32">
                    <fields>
                        <field offset="0" width="10" name="c3_c3" access="W" description="Bit 9 to 0 of c3_c3"/>
                        <field offset="10" width="22" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x58" name="bias_c1" access="W" description="Data signal of bias_c1" range="32">
                    <fields>
                        <field offset="0" width="10" name="bias_c1" access="W" description="Bit 9 to 0 of bias_c1"/>
                        <field offset="10" width="22" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x60" name="bias_c2" access="W" description="Data signal of bias_c2" range="32">
                    <fields>
                        <field offset="0" width="10" name="bias_c2" access="W" description="Bit 9 to 0 of bias_c2"/>
                        <field offset="10" width="22" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x68" name="bias_c3" access="W" description="Data signal of bias_c3" range="32">
                    <fields>
                        <field offset="0" width="10" name="bias_c3" access="W" description="Bit 9 to 0 of bias_c3"/>
                        <field offset="10" width="22" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="c1"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="24" argName="c1"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="32" argName="c1"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="40" argName="c2"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="48" argName="c2"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="56" argName="c2"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="64" argName="c3"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="72" argName="c3"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="80" argName="c3"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="88" argName="bias"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="96" argName="bias"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="104" argName="bias"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control:stream_in_24:stream_out_24</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="stream_in_24" type="axi4stream" busTypeName="axis" mode="slave" dataWidth="24" portPrefix="stream_in_24_">
            <ports>
                <port>stream_in_24_TDATA</port>
                <port>stream_in_24_TKEEP</port>
                <port>stream_in_24_TLAST</port>
                <port>stream_in_24_TREADY</port>
                <port>stream_in_24_TSTRB</port>
                <port>stream_in_24_TUSER</port>
                <port>stream_in_24_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both" argName="stream_in_24"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="stream_out_24" type="axi4stream" busTypeName="axis" mode="master" dataWidth="24" portPrefix="stream_out_24_">
            <ports>
                <port>stream_out_24_TDATA</port>
                <port>stream_out_24_TKEEP</port>
                <port>stream_out_24_TLAST</port>
                <port>stream_out_24_TREADY</port>
                <port>stream_out_24_TSTRB</port>
                <port>stream_out_24_TUSER</port>
                <port>stream_out_24_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both" argName="stream_out_24"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="S_AXILITE Interfaces">
                <table isCollapsed="0">
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_control">32, 7, 16, 0, , , , , </column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table isCollapsed="0">
                    <keys size="6">Interface, Register, Offset, Width, Access, Description</keys>
                    <column name="s_axi_control">c1_c1, 0x10, 32, W, Data signal of c1_c1, </column>
                    <column name="s_axi_control">c1_c2, 0x18, 32, W, Data signal of c1_c2, </column>
                    <column name="s_axi_control">c1_c3, 0x20, 32, W, Data signal of c1_c3, </column>
                    <column name="s_axi_control">c2_c1, 0x28, 32, W, Data signal of c2_c1, </column>
                    <column name="s_axi_control">c2_c2, 0x30, 32, W, Data signal of c2_c2, </column>
                    <column name="s_axi_control">c2_c3, 0x38, 32, W, Data signal of c2_c3, </column>
                    <column name="s_axi_control">c3_c1, 0x40, 32, W, Data signal of c3_c1, </column>
                    <column name="s_axi_control">c3_c2, 0x48, 32, W, Data signal of c3_c2, </column>
                    <column name="s_axi_control">c3_c3, 0x50, 32, W, Data signal of c3_c3, </column>
                    <column name="s_axi_control">bias_c1, 0x58, 32, W, Data signal of bias_c1, </column>
                    <column name="s_axi_control">bias_c2, 0x60, 32, W, Data signal of bias_c2, </column>
                    <column name="s_axi_control">bias_c3, 0x68, 32, W, Data signal of bias_c3, </column>
                </table>
            </item>
            <item name="AXIS">
                <table isCollapsed="0">
                    <keys size="9">Interface, Register Mode, TDATA, TKEEP, TLAST, TREADY, TSTRB, TUSER, TVALID</keys>
                    <column name="stream_in_24">both, 24, 3, 1, 1, 3, 1, 1, , , </column>
                    <column name="stream_out_24">both, 24, 3, 1, 1, 3, 1, 1, , , </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk, </column>
                    <column name="ap_rst_n">reset, ap_rst_n, </column>
                    <column name="ap_ctrl">ap_ctrl_none, , </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="stream_in_24">in, stream&lt;hls::axis&lt;ap_uint&lt;24&gt; 1 0 0&gt; 0&gt;&amp;</column>
                    <column name="stream_out_24">out, stream&lt;hls::axis&lt;ap_uint&lt;24&gt; 1 0 0&gt; 0&gt;&amp;</column>
                    <column name="c1">in, coeffs&amp;</column>
                    <column name="c2">in, coeffs&amp;</column>
                    <column name="c3">in, coeffs&amp;</column>
                    <column name="bias">in, coeffs&amp;</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="3">Argument, HW Interface, HW Type</keys>
                    <column name="stream_in_24">stream_in_24, interface, , </column>
                    <column name="stream_out_24">stream_out_24, interface, , </column>
                    <column name="c1">s_axi_control, interface, , </column>
                    <column name="c1">s_axi_control, interface, , </column>
                    <column name="c1">s_axi_control, interface, , </column>
                    <column name="c2">s_axi_control, interface, , </column>
                    <column name="c2">s_axi_control, interface, , </column>
                    <column name="c2">s_axi_control, interface, , </column>
                    <column name="c3">s_axi_control, interface, , </column>
                    <column name="c3">s_axi_control, interface, , </column>
                    <column name="c3">s_axi_control, interface, , </column>
                    <column name="bias">s_axi_control, interface, , </column>
                    <column name="bias">s_axi_control, interface, , </column>
                    <column name="bias">s_axi_control, interface, , </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings."/>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="interface" location="color_convert/color_convert.cpp:9" status="valid" parentFunction="color_convert" variable="return" isDirective="0" options="ap_ctrl_none port=return"/>
        <Pragma type="interface" location="color_convert/color_convert.cpp:10" status="valid" parentFunction="color_convert" variable="c1" isDirective="0" options="s_axilite port=c1"/>
        <Pragma type="interface" location="color_convert/color_convert.cpp:11" status="valid" parentFunction="color_convert" variable="c2" isDirective="0" options="s_axilite port=c2"/>
        <Pragma type="interface" location="color_convert/color_convert.cpp:12" status="valid" parentFunction="color_convert" variable="c3" isDirective="0" options="s_axilite port=c3"/>
        <Pragma type="interface" location="color_convert/color_convert.cpp:13" status="valid" parentFunction="color_convert" variable="bias" isDirective="0" options="s_axilite port=bias"/>
        <Pragma type="disaggregate" location="color_convert/color_convert.cpp:14" status="valid" parentFunction="color_convert" variable="c1" isDirective="0" options="variable=c1"/>
        <Pragma type="disaggregate" location="color_convert/color_convert.cpp:15" status="valid" parentFunction="color_convert" variable="c2" isDirective="0" options="variable=c2"/>
        <Pragma type="disaggregate" location="color_convert/color_convert.cpp:16" status="valid" parentFunction="color_convert" variable="c3" isDirective="0" options="variable=c3"/>
        <Pragma type="disaggregate" location="color_convert/color_convert.cpp:17" status="valid" parentFunction="color_convert" variable="bias" isDirective="0" options="variable=bias"/>
        <Pragma type="interface" location="color_convert/color_convert.cpp:18" status="valid" parentFunction="color_convert" variable="stream_in_24" isDirective="0" options="axis port=stream_in_24 register"/>
        <Pragma type="interface" location="color_convert/color_convert.cpp:19" status="valid" parentFunction="color_convert" variable="stream_out_24" isDirective="0" options="axis port=stream_out_24 register"/>
        <Pragma type="pipeline" location="color_convert/color_convert.cpp:21" status="valid" parentFunction="color_convert" variable="" isDirective="0" options="II=1"/>
    </PragmaReport>
</profile>

