-- -------------------------------------------------------------
-- 
-- File Name: C:\QPSK\hdl_prj_zcu111\hdlsrc\hdlcoder_QPSKTxRx_RFSoC\QPSK_src_Vector_Decimation.vhd
-- Created: 2025-09-17 13:27:52
-- 
-- Generated by MATLAB 25.1, HDL Coder 25.1, and Simulink 25.1
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: QPSK_src_Vector_Decimation
-- Source Path: hdlcoder_QPSKTxRx_RFSoC/QPSK/From ADC/Vector Decimation
-- Hierarchy Level: 2
-- Model version: 9.4
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;
USE work.QPSK_src_QPSK_pkg.ALL;

ENTITY QPSK_src_Vector_Decimation IS
  PORT( clk                               :   IN    std_logic;
        reset                             :   IN    std_logic;
        enb                               :   IN    std_logic;
        dataIn_re                         :   IN    vector_of_std_logic_vector16(0 TO 3);  -- sfix16_En14 [4]
        dataIn_im                         :   IN    vector_of_std_logic_vector16(0 TO 3);  -- sfix16_En14 [4]
        validIn                           :   IN    std_logic;
        dataOut_re                        :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
        dataOut_im                        :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
        validOut                          :   OUT   std_logic
        );
END QPSK_src_Vector_Decimation;


ARCHITECTURE rtl OF QPSK_src_Vector_Decimation IS

  -- Component Declarations
  COMPONENT QPSK_src_FIR_Decimator
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb                             :   IN    std_logic;
          dataIn_re                       :   IN    vector_of_std_logic_vector16(0 TO 3);  -- sfix16_En14 [4]
          dataIn_im                       :   IN    vector_of_std_logic_vector16(0 TO 3);  -- sfix16_En14 [4]
          validIn                         :   IN    std_logic;
          dataOut_re                      :   OUT   std_logic_vector(32 DOWNTO 0);  -- sfix33_En30
          dataOut_im                      :   OUT   std_logic_vector(32 DOWNTO 0);  -- sfix33_En30
          validOut                        :   OUT   std_logic
          );
  END COMPONENT;

  -- Component Configuration Statements
  FOR ALL : QPSK_src_FIR_Decimator
    USE ENTITY work.QPSK_src_FIR_Decimator(rtl);

  -- Signals
  SIGNAL FIR_Decimator_out1_re            : std_logic_vector(32 DOWNTO 0);  -- ufix33
  SIGNAL FIR_Decimator_out1_im            : std_logic_vector(32 DOWNTO 0);  -- ufix33
  SIGNAL FIR_Decimator_out2               : std_logic;
  SIGNAL FIR_Decimator_out1_re_signed     : signed(32 DOWNTO 0);  -- sfix33_En30
  SIGNAL FIR_Decimator_out1_im_signed     : signed(32 DOWNTO 0);  -- sfix33_En30
  SIGNAL Data_Type_Conversion_out1_re     : signed(15 DOWNTO 0);  -- sfix16_En14
  SIGNAL Data_Type_Conversion_out1_im     : signed(15 DOWNTO 0);  -- sfix16_En14

BEGIN
  u_FIR_Decimator : QPSK_src_FIR_Decimator
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              dataIn_re => dataIn_re,  -- sfix16_En14 [4]
              dataIn_im => dataIn_im,  -- sfix16_En14 [4]
              validIn => validIn,
              dataOut_re => FIR_Decimator_out1_re,  -- sfix33_En30
              dataOut_im => FIR_Decimator_out1_im,  -- sfix33_En30
              validOut => FIR_Decimator_out2
              );

  FIR_Decimator_out1_re_signed <= signed(FIR_Decimator_out1_re);

  FIR_Decimator_out1_im_signed <= signed(FIR_Decimator_out1_im);

  Data_Type_Conversion_out1_re <= FIR_Decimator_out1_re_signed(31 DOWNTO 16);
  Data_Type_Conversion_out1_im <= FIR_Decimator_out1_im_signed(31 DOWNTO 16);

  dataOut_re <= std_logic_vector(Data_Type_Conversion_out1_re);

  dataOut_im <= std_logic_vector(Data_Type_Conversion_out1_im);

  validOut <= FIR_Decimator_out2;

END rtl;

