# Advanced-Physical-Design-using-OpenLANE-Sky130-Workshop

![alt text](https://www.vlsisystemdesign.com/wp-content/uploads/2020/10/Advanced-Physical-Design-using-OpenLANE_Sky130_1.png "Logo Title Text 1")

# Table of contents
1. [DAY 1 - Inception of open-source EDA, OpenLANE and Sky130 PDK](#day1)
    1. [How to talk to computers](#day1_1)
    2. [SoC design and OpenLANE](#day1_2)
    3. [Get familiar to open-source EDA tools](#day1_3)
2. [DAY 2 - Understand importance of good floorplan vs bad floorplan and introduction to library cells](#day2)
    1. [Chip Floor planning Considerations](#day2_1)
    2. [Library Binding and Placement](#day2_2)
    3. [Cell Design and Characterization flow](#day2_3)
    4. [General timing consideration parameters](#day2_4)
3. [DAY 3 - Design and characterize one library cell using Magic Layout tool and ngspice](#day3)
    1. [Labs for CMOS inverter ngspice simulations](#day3_1)
    2. [Inception of layout and CMOS fabrication process](#day3_2)
    3. [Sky130 Tech file Labs](#day3_3)
4. [DAY 4 - Pre-layout timing analysis and importance of good clock tree](#day4)
    1. [Timing Modelling using delay tables](#day4_1)
    2. [Timing analysis with idea clocks using openSTA](#day4_2)
    3. [Clock Tree Synthesis TritonCTS and Signal Integrity](#day4_3)
    4. [Timing Analysis with real clocks using openSTA](#day4_4)
5. [DAY 5 - Final steps for RTL2GDS](#day5)
    1. [Routing and design check (DRC)](#day5_1)
    2. [Power Distribution Network and routing](#day5_2)
    3. [TritonRoute Features](#day5_3)

## DAY 1 - Inception of open-source EDA, OpenLANE and Sky130 PDK <a name="day1"></a>

### How to talk to computers <a name="day1_1"></a>
Some introduction text, formatted in heading 2 style

### SoC design and OpenLANE <a name="day1_2"></a>
Some introduction text, formatted in heading 2 style

### Get familiar to open-source EDA tools <a name="day1_3"></a>
Some introduction text, formatted in heading 2 style



## DAY 2 - Understand importance of good floorplan vs bad floorplan and introduction to library cells<a name="day2"></a>
The first paragraph text

### Chip Floor planning Considerations <a name="day2_1"></a>
Some introduction text, formatted in heading 2 style

### Library Binding and Placement <a name="day2_2"></a>
Some introduction text, formatted in heading 2 style

### Cell Design and Characterization flow <a name="day2_3"></a>
Some introduction text, formatted in heading 2 style

### General timing consideration parameters <a name="day2_4"></a>
Some introduction text, formatted in heading 2 style



## DAY 3 - Design and characterize one library cell using Magic Layout tool and ngspice <a name="day3"></a>
The second paragraph text

### Labs for CMOS inverter ngspice simulations <a name="day3_1"></a>
Some introduction text, formatted in heading 2 style

### Inception of layout and CMOS fabrication process <a name="day3_2"></a>
Some introduction text, formatted in heading 2 style

### Sky130 Tech file Labs <a name="day3_3"></a>
Some introduction text, formatted in heading 2 style



## DAY 4 - Pre-layout timing analysis and importance of good clock tree <a name="day4"></a>
The first paragraph text

### Timing Modelling using delay tables <a name="day4_1"></a>
Some introduction text, formatted in heading 2 style

### Timing analysis with idea clocks using openSTA <a name="day4_2"></a>
Some introduction text, formatted in heading 2 style

### Clock Tree Synthesis TritonCTS and Signal Integrity <a name="day4_3"></a>
Some introduction text, formatted in heading 2 style

### Timing Analysis with real clocks using openSTA <a name="day4_4"></a>
Some introduction text, formatted in heading 2 style



## DAY 5 - Final steps for RTL2GDS<a name="day5"></a>
The second paragraph text

### Routing and design check (DRC) <a name="day5_1"></a>
Some introduction text, formatted in heading 2 style

### Power Distribution Network and routing <a name="day5_2"></a>
Some introduction text, formatted in heading 2 style

### TritonRoute Features <a name="day5_3"></a>
Some introduction text, formatted in heading 2 style




