Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,18
design__inferred_latch__count,0
design__instance__count,1195
design__instance__area,22481
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_3v30,0
design__max_fanout_violation__count__corner:nom_tt_025C_3v30,3
design__max_cap_violation__count__corner:nom_tt_025C_3v30,1
power__internal__total,0.0024245327804237604
power__switching__total,0.000806275347713381
power__leakage__total,1.0893514712506658E-7
power__total,0.0032309170346707106
clock__skew__worst_hold__corner:nom_tt_025C_3v30,-0.27531419590041256
clock__skew__worst_setup__corner:nom_tt_025C_3v30,0.27347555549733055
timing__hold__ws__corner:nom_tt_025C_3v30,0.9451089067755691
timing__setup__ws__corner:nom_tt_025C_3v30,3.074687258491791
timing__hold__tns__corner:nom_tt_025C_3v30,0.0
timing__setup__tns__corner:nom_tt_025C_3v30,0.0
timing__hold__wns__corner:nom_tt_025C_3v30,0
timing__setup__wns__corner:nom_tt_025C_3v30,0.0
timing__hold_vio__count__corner:nom_tt_025C_3v30,0
timing__hold_r2r__ws__corner:nom_tt_025C_3v30,0.945109
timing__hold_r2r_vio__count__corner:nom_tt_025C_3v30,0
timing__setup_vio__count__corner:nom_tt_025C_3v30,0
timing__setup_r2r__ws__corner:nom_tt_025C_3v30,9.775464
timing__setup_r2r_vio__count__corner:nom_tt_025C_3v30,0
design__max_slew_violation__count__corner:nom_ss_125C_3v00,2
design__max_fanout_violation__count__corner:nom_ss_125C_3v00,3
design__max_cap_violation__count__corner:nom_ss_125C_3v00,1
clock__skew__worst_hold__corner:nom_ss_125C_3v00,-0.2980382414111202
clock__skew__worst_setup__corner:nom_ss_125C_3v00,0.2944451155126028
timing__hold__ws__corner:nom_ss_125C_3v00,2.176952679739839
timing__setup__ws__corner:nom_ss_125C_3v00,-0.39266901952538186
timing__hold__tns__corner:nom_ss_125C_3v00,0.0
timing__setup__tns__corner:nom_ss_125C_3v00,-0.4822471447561001
timing__hold__wns__corner:nom_ss_125C_3v00,0
timing__setup__wns__corner:nom_ss_125C_3v00,-0.39266901952538186
timing__hold_vio__count__corner:nom_ss_125C_3v00,0
timing__hold_r2r__ws__corner:nom_ss_125C_3v00,2.176953
timing__hold_r2r_vio__count__corner:nom_ss_125C_3v00,0
timing__setup_vio__count__corner:nom_ss_125C_3v00,2
timing__setup_r2r__ws__corner:nom_ss_125C_3v00,-0.392669
timing__setup_r2r_vio__count__corner:nom_ss_125C_3v00,2
design__max_slew_violation__count__corner:nom_ff_n40C_3v60,0
design__max_fanout_violation__count__corner:nom_ff_n40C_3v60,3
design__max_cap_violation__count__corner:nom_ff_n40C_3v60,1
clock__skew__worst_hold__corner:nom_ff_n40C_3v60,-0.26514355350647856
clock__skew__worst_setup__corner:nom_ff_n40C_3v60,0.2643544069582564
timing__hold__ws__corner:nom_ff_n40C_3v60,0.42092286403353585
timing__setup__ws__corner:nom_ff_n40C_3v60,4.147091676335784
timing__hold__tns__corner:nom_ff_n40C_3v60,0.0
timing__setup__tns__corner:nom_ff_n40C_3v60,0.0
timing__hold__wns__corner:nom_ff_n40C_3v60,0
timing__setup__wns__corner:nom_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:nom_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:nom_ff_n40C_3v60,0.420923
timing__hold_r2r_vio__count__corner:nom_ff_n40C_3v60,0
timing__setup_vio__count__corner:nom_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:nom_ff_n40C_3v60,14.057668
timing__setup_r2r_vio__count__corner:nom_ff_n40C_3v60,0
design__max_slew_violation__count,6
design__max_fanout_violation__count,3
design__max_cap_violation__count,1
clock__skew__worst_hold,-0.2634391945820227
clock__skew__worst_setup,0.2628357883510734
timing__hold__ws,0.4205131917258628
timing__setup__ws,-0.6144986915466173
timing__hold__tns,0.0
timing__setup__tns,-0.9881091780030617
timing__hold__wns,0
timing__setup__wns,-0.6144986915466173
timing__hold_vio__count,0
timing__hold_r2r__ws,0.420513
timing__hold_r2r_vio__count,0
timing__setup_vio__count,5
timing__setup_r2r__ws,-0.614499
timing__setup_r2r_vio__count,5
design__die__bbox,0.0 0.0 346.64 160.72
design__core__bbox,3.36 3.92 343.28 156.8
design__io,45
design__die__area,55712
design__core__area,51967
design__instance__count__stdcell,1195
design__instance__area__stdcell,22481
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.432603
design__instance__utilization__stdcell,0.432603
design__instance__count__class:tie_cell,23
design__instance__count__class:buffer,3
design__instance__count__class:inverter,50
design__instance__count__class:sequential_cell,122
design__instance__count__class:multi_input_combinational_cell,500
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:endcap_cell,78
design__instance__count__class:tap_cell,348
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,19712.4
design__violations,0
design__instance__count__class:timing_repair_buffer,39
design__instance__count__class:clock_buffer,18
design__instance__count__class:clock_inverter,14
design__instance__count__setup_buffer,1
design__instance__count__hold_buffer,0
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,773
route__net__special,2
route__drc_errors__iter:1,102
route__wirelength__iter:1,21409
route__drc_errors__iter:2,18
route__wirelength__iter:2,21264
route__drc_errors__iter:3,15
route__wirelength__iter:3,21162
route__drc_errors__iter:4,0
route__wirelength__iter:4,21160
route__drc_errors,0
route__wirelength,21160
route__vias,4539
route__vias__singlecut,4539
route__vias__multicut,0
design__disconnected_pin__count,12
design__critical_disconnected_pin__count,0
route__wirelength__max,440.05
design__instance__count__class:fill_cell,1205
timing__unannotated_net__count__corner:nom_tt_025C_3v30,27
timing__unannotated_net_filtered__count__corner:nom_tt_025C_3v30,0
timing__unannotated_net__count__corner:nom_ss_125C_3v00,27
timing__unannotated_net_filtered__count__corner:nom_ss_125C_3v00,0
timing__unannotated_net__count__corner:nom_ff_n40C_3v60,27
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_3v60,0
design__max_slew_violation__count__corner:min_tt_025C_3v30,0
design__max_fanout_violation__count__corner:min_tt_025C_3v30,3
design__max_cap_violation__count__corner:min_tt_025C_3v30,1
clock__skew__worst_hold__corner:min_tt_025C_3v30,-0.2724631430925419
clock__skew__worst_setup__corner:min_tt_025C_3v30,0.2709993139931737
timing__hold__ws__corner:min_tt_025C_3v30,0.9443338600601585
timing__setup__ws__corner:min_tt_025C_3v30,3.1048426930503035
timing__hold__tns__corner:min_tt_025C_3v30,0.0
timing__setup__tns__corner:min_tt_025C_3v30,0.0
timing__hold__wns__corner:min_tt_025C_3v30,0
timing__setup__wns__corner:min_tt_025C_3v30,0.0
timing__hold_vio__count__corner:min_tt_025C_3v30,0
timing__hold_r2r__ws__corner:min_tt_025C_3v30,0.944334
timing__hold_r2r_vio__count__corner:min_tt_025C_3v30,0
timing__setup_vio__count__corner:min_tt_025C_3v30,0
timing__setup_r2r__ws__corner:min_tt_025C_3v30,9.872786
timing__setup_r2r_vio__count__corner:min_tt_025C_3v30,0
timing__unannotated_net__count__corner:min_tt_025C_3v30,27
timing__unannotated_net_filtered__count__corner:min_tt_025C_3v30,0
design__max_slew_violation__count__corner:min_ss_125C_3v00,2
design__max_fanout_violation__count__corner:min_ss_125C_3v00,3
design__max_cap_violation__count__corner:min_ss_125C_3v00,1
clock__skew__worst_hold__corner:min_ss_125C_3v00,-0.2926099168009944
clock__skew__worst_setup__corner:min_ss_125C_3v00,0.2898181499043154
timing__hold__ws__corner:min_ss_125C_3v00,2.1753917061230688
timing__setup__ws__corner:min_ss_125C_3v00,-0.2155502504163614
timing__hold__tns__corner:min_ss_125C_3v00,0.0
timing__setup__tns__corner:min_ss_125C_3v00,-0.2155502504163614
timing__hold__wns__corner:min_ss_125C_3v00,0
timing__setup__wns__corner:min_ss_125C_3v00,-0.2155502504163614
timing__hold_vio__count__corner:min_ss_125C_3v00,0
timing__hold_r2r__ws__corner:min_ss_125C_3v00,2.175392
timing__hold_r2r_vio__count__corner:min_ss_125C_3v00,0
timing__setup_vio__count__corner:min_ss_125C_3v00,1
timing__setup_r2r__ws__corner:min_ss_125C_3v00,-0.215550
timing__setup_r2r_vio__count__corner:min_ss_125C_3v00,1
timing__unannotated_net__count__corner:min_ss_125C_3v00,27
timing__unannotated_net_filtered__count__corner:min_ss_125C_3v00,0
design__max_slew_violation__count__corner:min_ff_n40C_3v60,0
design__max_fanout_violation__count__corner:min_ff_n40C_3v60,3
design__max_cap_violation__count__corner:min_ff_n40C_3v60,1
clock__skew__worst_hold__corner:min_ff_n40C_3v60,-0.2634391945820227
clock__skew__worst_setup__corner:min_ff_n40C_3v60,0.2628357883510734
timing__hold__ws__corner:min_ff_n40C_3v60,0.4205131917258628
timing__setup__ws__corner:min_ff_n40C_3v60,4.1650719607727105
timing__hold__tns__corner:min_ff_n40C_3v60,0.0
timing__setup__tns__corner:min_ff_n40C_3v60,0.0
timing__hold__wns__corner:min_ff_n40C_3v60,0
timing__setup__wns__corner:min_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:min_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:min_ff_n40C_3v60,0.420513
timing__hold_r2r_vio__count__corner:min_ff_n40C_3v60,0
timing__setup_vio__count__corner:min_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:min_ff_n40C_3v60,14.115532
timing__setup_r2r_vio__count__corner:min_ff_n40C_3v60,0
timing__unannotated_net__count__corner:min_ff_n40C_3v60,27
timing__unannotated_net_filtered__count__corner:min_ff_n40C_3v60,0
design__max_slew_violation__count__corner:max_tt_025C_3v30,0
design__max_fanout_violation__count__corner:max_tt_025C_3v30,3
design__max_cap_violation__count__corner:max_tt_025C_3v30,1
clock__skew__worst_hold__corner:max_tt_025C_3v30,-0.27871947205785064
clock__skew__worst_setup__corner:max_tt_025C_3v30,0.2764310802947731
timing__hold__ws__corner:max_tt_025C_3v30,0.9460410500534073
timing__setup__ws__corner:max_tt_025C_3v30,3.038399839950244
timing__hold__tns__corner:max_tt_025C_3v30,0.0
timing__setup__tns__corner:max_tt_025C_3v30,0.0
timing__hold__wns__corner:max_tt_025C_3v30,0
timing__setup__wns__corner:max_tt_025C_3v30,0.0
timing__hold_vio__count__corner:max_tt_025C_3v30,0
timing__hold_r2r__ws__corner:max_tt_025C_3v30,0.946041
timing__hold_r2r_vio__count__corner:max_tt_025C_3v30,0
timing__setup_vio__count__corner:max_tt_025C_3v30,0
timing__setup_r2r__ws__corner:max_tt_025C_3v30,9.660035
timing__setup_r2r_vio__count__corner:max_tt_025C_3v30,0
timing__unannotated_net__count__corner:max_tt_025C_3v30,27
timing__unannotated_net_filtered__count__corner:max_tt_025C_3v30,0
design__max_slew_violation__count__corner:max_ss_125C_3v00,6
design__max_fanout_violation__count__corner:max_ss_125C_3v00,3
design__max_cap_violation__count__corner:max_ss_125C_3v00,1
clock__skew__worst_hold__corner:max_ss_125C_3v00,-0.3045210558798579
clock__skew__worst_setup__corner:max_ss_125C_3v00,0.2999738042869931
timing__hold__ws__corner:max_ss_125C_3v00,2.1788333975967444
timing__setup__ws__corner:max_ss_125C_3v00,-0.6144986915466173
timing__hold__tns__corner:max_ss_125C_3v00,0.0
timing__setup__tns__corner:max_ss_125C_3v00,-0.9881091780030617
timing__hold__wns__corner:max_ss_125C_3v00,0
timing__setup__wns__corner:max_ss_125C_3v00,-0.6144986915466173
timing__hold_vio__count__corner:max_ss_125C_3v00,0
timing__hold_r2r__ws__corner:max_ss_125C_3v00,2.178833
timing__hold_r2r_vio__count__corner:max_ss_125C_3v00,0
timing__setup_vio__count__corner:max_ss_125C_3v00,2
timing__setup_r2r__ws__corner:max_ss_125C_3v00,-0.614499
timing__setup_r2r_vio__count__corner:max_ss_125C_3v00,2
timing__unannotated_net__count__corner:max_ss_125C_3v00,27
timing__unannotated_net_filtered__count__corner:max_ss_125C_3v00,0
design__max_slew_violation__count__corner:max_ff_n40C_3v60,0
design__max_fanout_violation__count__corner:max_ff_n40C_3v60,3
design__max_cap_violation__count__corner:max_ff_n40C_3v60,1
clock__skew__worst_hold__corner:max_ff_n40C_3v60,-0.2671787033904769
clock__skew__worst_setup__corner:max_ff_n40C_3v60,0.26616373747265937
timing__hold__ws__corner:max_ff_n40C_3v60,0.42142479587716447
timing__setup__ws__corner:max_ff_n40C_3v60,4.125497393806887
timing__hold__tns__corner:max_ff_n40C_3v60,0.0
timing__setup__tns__corner:max_ff_n40C_3v60,0.0
timing__hold__wns__corner:max_ff_n40C_3v60,0
timing__setup__wns__corner:max_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:max_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:max_ff_n40C_3v60,0.421425
timing__hold_r2r_vio__count__corner:max_ff_n40C_3v60,0
timing__setup_vio__count__corner:max_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:max_ff_n40C_3v60,13.987510
timing__setup_r2r_vio__count__corner:max_ff_n40C_3v60,0
timing__unannotated_net__count__corner:max_ff_n40C_3v60,27
timing__unannotated_net_filtered__count__corner:max_ff_n40C_3v60,0
timing__unannotated_net__count,27
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_3v30,3.29991
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_3v30,3.29998
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_3v30,0.0000924327
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_3v30,0.0000816739
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_3v30,0.0000197426
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_3v30,0.0000816739
design_powergrid__voltage__worst,0.0000816739
design_powergrid__voltage__worst__net:VPWR,3.29991
design_powergrid__drop__worst,0.0000924327
design_powergrid__drop__worst__net:VPWR,0.0000924327
design_powergrid__voltage__worst__net:VGND,0.0000816739
design_powergrid__drop__worst__net:VGND,0.0000816739
ir__voltage__worst,3.29999999999999982236431605997495353221893310546875
ir__drop__avg,0.00001989999999999999920536654374192409022725769318640232086181640625
ir__drop__worst,0.00009239999999999999624224200633904047208488918840885162353515625
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
