# Create pblock for SLR0_clk_throttle
create_pblock pwr_SLR0_clk_throttle
resize_pblock pwr_SLR0_clk_throttle -add CLOCKREGION_X4Y2:CLOCKREGION_X4Y2
add_cells_to_pblock -quiet pwr_SLR0_clk_throttle [get_cells -hierarchical -filter {NAME =~ level0_i/ulp/krnl_powertest_slr0_1/*/pwr_ctrl.clk_throttle/*}]

# Create pblock for GT kernel_0
create_pblock gt_krnl0
resize_pblock [get_pblocks gt_krnl0] -add {CLOCKREGION_X0Y4:CLOCKREGION_X6Y6}
add_cells_to_pblock -quiet [get_pblocks gt_krnl0] [get_cells -hierarchical -filter {NAME =~ level0_i/ulp/krnl_gt_mac_test0_1/*/mac_wrapper/gty_4lanes.xxv_ip.mac/*}]

# Create pblock for GT kernel_1
create_pblock gt_krnl1
resize_pblock [get_pblocks gt_krnl1] -add {CLOCKREGION_X0Y5:CLOCKREGION_X6Y7}
add_cells_to_pblock -quiet [get_pblocks gt_krnl1] [get_cells -hierarchical -filter {NAME =~ level0_i/ulp/krnl_gt_mac_test1_1/*/mac_wrapper/gty_4lanes.xxv_ip.mac/*}]

# from a multi-strategy build with 1% dsp in each SLR
set_property LOC RAMB36_X10Y115 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/memory/plram_mem04_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram}]
set_property LOC RAMB36_X8Y116 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/interconnect/interconnect_s02_axi/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0}]
set_property LOC RAMB36_X4Y46 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/interconnect/interconnect_plram_mem00/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0}]
set_property LOC RAMB36_X9Y90 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/interconnect/interconnect_plram_mem02/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0}]
set_property LOC RAMB36_X7Y86 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/interconnect/interconnect_plram_mem02/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1}]
set_property LOC RAMB36_X7Y38 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/memory/plram_mem00_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram}]
set_property LOC RAMB36_X11Y106 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/interconnect/interconnect_s02_axi/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1}]
set_property LOC RAMB36_X11Y117 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/interconnect/interconnect_plram_mem04/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2}]
set_property LOC RAMB36_X11Y102 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/interconnect/interconnect_s02_axi/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1}]
set_property LOC RAMB36_X7Y25 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/memory/plram_mem00_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram}]
set_property LOC RAMB36_X11Y120 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/interconnect/interconnect_m00_axi_mem00/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1}]
set_property LOC RAMB36_X11Y115 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/interconnect/interconnect_m00_axi_mem00/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0}]
set_property LOC RAMB36_X9Y111 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/interconnect/interconnect_plram_mem04/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1}]
set_property LOC RAMB36_X11Y86 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/memory/plram_mem02_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram}]
set_property LOC RAMB36_X10Y76 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/interconnect/interconnect_plram_mem02/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0}]
set_property LOC RAMB36_X7Y81 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/interconnect/interconnect_plram_mem02/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1}]
set_property LOC RAMB36_X9Y113 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/interconnect/interconnect_plram_mem04/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2}]
set_property LOC RAMB18_X10Y132 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/interconnect/interconnect_plram_mem02/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0}]
set_property LOC RAMB36_X7Y83 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/interconnect/interconnect_plram_mem02/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1}]
set_property LOC RAMB36_X9Y44 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/interconnect/interconnect_plram_mem00/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2}]
set_property LOC RAMB18_X11Y246 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/interconnect/interconnect_m00_axi_mem00/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0}]
set_property LOC RAMB18_X10Y198 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/interconnect/interconnect_s02_axi/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0}]
set_property LOC RAMB36_X10Y105 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/interconnect/interconnect_s02_axi/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1}]
set_property LOC RAMB36_X11Y88 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/memory/plram_mem02_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram}]
set_property LOC RAMB36_X9Y122 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/interconnect/interconnect_s02_axi/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0}]
set_property LOC RAMB36_X10Y74 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/interconnect/interconnect_plram_mem02/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1}]
set_property LOC RAMB36_X0Y63 -quiet [get_cells level0_i/ulp/krnl_gt_mac_test0_1/inst/inst_krnl_core/inst_gt_test_top/mac_wrapper/gty_4lanes.xxv_ip.mac/inst/i_mac_core_top_1/i_mac_core_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_FEC_DECODER_TOP/i_RX_FEC_CORE/i_frm_buff/i_RAM/i_RAM_0]
set_property LOC RAMB36_X8Y123 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/memory/plram_mem04_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram}]
set_property LOC RAMB36_X8Y33 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/memory/plram_mem00_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram}]
set_property LOC RAMB36_X9Y40 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/interconnect/interconnect_plram_mem00/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1}]
set_property LOC RAMB36_X1Y91 -quiet [get_cells level0_i/ulp/krnl_gt_mac_test1_1/inst/inst_krnl_core/inst_gt_test_top/mac_wrapper/gty_4lanes.xxv_ip.mac/inst/i_mac_core_top_2/i_mac_core_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_FEC_DECODER_TOP/i_RX_FEC_CORE/i_frm_buff/i_RAM/i_RAM_0]
set_property LOC RAMB36_X9Y45 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/interconnect/interconnect_plram_mem00/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0}]
set_property LOC RAMB36_X10Y69 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/memory/plram_mem02_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram}]
set_property LOC RAMB36_X8Y119 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/memory/plram_mem04_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram}]
set_property LOC RAMB36_X0Y79 -quiet [get_cells level0_i/ulp/krnl_gt_mac_test0_1/inst/inst_krnl_core/inst_gt_test_top/mac_wrapper/gty_4lanes.xxv_ip.mac/inst/i_mac_core_top_2/i_mac_core_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_FEC_DECODER_TOP/i_RX_FEC_CORE/i_frm_buff/i_RAM/i_RAM_0]
set_property LOC RAMB36_X5Y42 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/interconnect/interconnect_plram_mem00/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2}]
set_property LOC RAMB36_X4Y88 -quiet [get_cells level0_i/ulp/krnl_gt_mac_test1_1/inst/inst_krnl_core/inst_gt_test_top/mac_wrapper/gty_4lanes.xxv_ip.mac/inst/i_mac_core_top_1/i_mac_core_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_FEC_DECODER_TOP/i_RX_FEC_CORE/i_frm_buff/i_RAM/i_RAM_0]
set_property LOC RAMB36_X10Y114 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/memory/plram_mem04_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram}]
set_property LOC RAMB36_X5Y46 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/interconnect/interconnect_plram_mem00/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1}]
set_property LOC RAMB36_X11Y108 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/interconnect/interconnect_s02_axi/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0}]
set_property LOC RAMB36_X7Y26 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/memory/plram_mem00_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram}]
set_property LOC RAMB36_X11Y100 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/interconnect/interconnect_s02_axi/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0}]
set_property LOC RAMB36_X10Y41 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/interconnect/interconnect_plram_mem00/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2}]
set_property LOC RAMB36_X11Y121 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/interconnect/interconnect_m00_axi_mem00/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0}]
set_property LOC RAMB36_X11Y113 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/interconnect/interconnect_m00_axi_mem00/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1}]
set_property LOC RAMB36_X7Y78 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/interconnect/interconnect_plram_mem02/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0}]
set_property LOC RAMB36_X7Y82 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/interconnect/interconnect_plram_mem02/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0}]
set_property LOC RAMB36_X7Y45 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/memory/plram_mem00_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram}]
set_property LOC RAMB36_X9Y126 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/interconnect/interconnect_plram_mem04/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0}]
set_property LOC RAMB36_X10Y43 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/interconnect/interconnect_plram_mem00/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2}]
set_property LOC RAMB36_X8Y44 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/interconnect/interconnect_plram_mem00/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1}]
set_property LOC RAMB36_X8Y36 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/interconnect/interconnect_plram_mem00/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0}]
set_property LOC RAMB36_X10Y90 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/interconnect/interconnect_plram_mem02/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2}]
set_property LOC RAMB18_X8Y64 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/interconnect/interconnect_plram_mem00/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0}]
set_property LOC RAMB36_X11Y103 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/interconnect/interconnect_s02_axi/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0}]
set_property LOC RAMB36_X10Y46 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/interconnect/interconnect_plram_mem00/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1}]
set_property LOC RAMB36_X8Y37 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/interconnect/interconnect_plram_mem00/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2}]
set_property LOC RAMB18_X5Y182 -quiet [get_cells level0_i/ulp/krnl_gt_mac_test1_1/inst/inst_krnl_core/inst_gt_test_top/mc/Stat_Rd_Addr_reg]
set_property LOC RAMB18_X9Y57 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/interconnect/interconnect_plram_mem00/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0}]
set_property LOC RAMB36_X2Y60 -quiet [get_cells level0_i/ulp/krnl_gt_mac_test0_1/inst/inst_krnl_core/inst_gt_test_top/mac_wrapper/gty_4lanes.xxv_ip.mac/inst/i_mac_core_top_0/i_mac_core_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_FEC_DECODER_TOP/i_RX_FEC_CORE/i_frm_buff2/i_RAM2/i_RAM_0]
set_property LOC RAMB36_X9Y116 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/memory/plram_mem04_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram}]
set_property LOC RAMB36_X7Y20 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/memory/plram_mem00_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram}]
set_property LOC RAMB36_X7Y88 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/interconnect/interconnect_plram_mem02/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1}]
set_property LOC RAMB36_X9Y120 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/interconnect/interconnect_s02_axi/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1}]
set_property LOC RAMB36_X2Y61 -quiet [get_cells level0_i/ulp/krnl_gt_mac_test0_1/inst/inst_krnl_core/inst_gt_test_top/mac_wrapper/gty_4lanes.xxv_ip.mac/inst/i_mac_core_top_0/i_mac_core_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_FEC_DECODER_TOP/i_RX_FEC_CORE/i_frm_buff/i_RAM/i_RAM_0]
set_property LOC RAMB36_X10Y110 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/memory/plram_mem04_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram}]
set_property LOC RAMB36_X10Y84 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/interconnect/interconnect_plram_mem02/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0}]
set_property LOC RAMB36_X10Y38 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/interconnect/interconnect_plram_mem00/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0}]
set_property LOC RAMB36_X10Y45 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/interconnect/interconnect_plram_mem00/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1}]
set_property LOC RAMB36_X10Y82 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/interconnect/interconnect_plram_mem02/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2}]
set_property LOC RAMB36_X8Y74 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/memory/plram_mem02_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram}]
set_property LOC RAMB36_X10Y111 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/memory/plram_mem04_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram}]
set_property LOC RAMB36_X7Y85 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/interconnect/interconnect_plram_mem02/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2}]
set_property LOC RAMB36_X10Y88 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/memory/plram_mem02_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram}]
set_property LOC RAMB36_X2Y79 -quiet [get_cells level0_i/ulp/krnl_gt_mac_test1_1/inst/inst_krnl_core/inst_gt_test_top/mac_wrapper/gty_4lanes.xxv_ip.mac/inst/i_mac_core_top_0/i_mac_core_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_FEC_DECODER_TOP/i_RX_FEC_CORE/i_frm_buff2/i_RAM2/i_RAM_0]
set_property LOC RAMB36_X7Y40 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/memory/plram_mem00_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram}]
set_property LOC RAMB36_X11Y105 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/interconnect/interconnect_m00_axi_mem00/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1}]
set_property LOC RAMB36_X7Y42 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/memory/plram_mem00_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram}]
set_property LOC RAMB36_X10Y127 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/memory/plram_mem04_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram}]
set_property LOC RAMB36_X11Y118 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/interconnect/interconnect_plram_mem04/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1}]
set_property LOC RAMB36_X8Y117 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/interconnect/interconnect_s02_axi/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1}]
set_property LOC RAMB36_X7Y21 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/memory/plram_mem00_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram}]
set_property LOC RAMB36_X11Y122 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/interconnect/interconnect_m00_axi_mem00/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2}]
set_property LOC RAMB36_X7Y77 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/interconnect/interconnect_plram_mem02/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2}]
set_property LOC RAMB36_X10Y116 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/interconnect/interconnect_plram_mem04/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1}]
set_property LOC RAMB36_X11Y90 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/memory/plram_mem02_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram}]
set_property LOC RAMB36_X10Y68 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/memory/plram_mem02_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram}]
set_property LOC RAMB36_X6Y82 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/interconnect/interconnect_plram_mem02/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2}]
set_property LOC RAMB36_X9Y46 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/interconnect/interconnect_plram_mem00/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1}]
set_property LOC RAMB36_X9Y123 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/interconnect/interconnect_m00_axi_mem00/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2}]
set_property LOC RAMB36_X8Y39 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/interconnect/interconnect_plram_mem00/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1}]
set_property LOC RAMB18_X11Y250 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/interconnect/interconnect_plram_mem04/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0}]
set_property LOC RAMB36_X7Y32 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/memory/plram_mem00_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram}]
set_property LOC RAMB36_X6Y32 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/interconnect/interconnect_plram_mem00/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2}]
set_property LOC RAMB36_X7Y92 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/interconnect/interconnect_plram_mem02/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2}]
set_property LOC RAMB36_X7Y46 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/memory/plram_mem00_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram}]
set_property LOC RAMB36_X1Y78 -quiet [get_cells level0_i/ulp/krnl_gt_mac_test0_1/inst/inst_krnl_core/inst_gt_test_top/mac_wrapper/gty_4lanes.xxv_ip.mac/inst/i_mac_core_top_2/i_mac_core_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_FEC_DECODER_TOP/i_RX_FEC_CORE/i_frm_buff2/i_RAM2/i_RAM_0]
set_property LOC RAMB36_X7Y91 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/interconnect/interconnect_plram_mem02/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0}]
set_property LOC RAMB36_X8Y85 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/interconnect/interconnect_plram_mem02/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0}]
set_property LOC RAMB36_X8Y109 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/memory/plram_mem04_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram}]
set_property LOC RAMB36_X9Y81 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/interconnect/interconnect_plram_mem02/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1}]
set_property LOC RAMB36_X9Y68 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/memory/plram_mem02_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram}]
set_property LOC RAMB36_X8Y110 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/memory/plram_mem04_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram}]
set_property LOC RAMB36_X8Y115 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/memory/plram_mem04_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram}]
set_property LOC RAMB36_X4Y45 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/interconnect/interconnect_plram_mem00/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2}]
set_property LOC RAMB36_X7Y24 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/memory/plram_mem00_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram}]
set_property LOC RAMB36_X11Y107 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/interconnect/interconnect_m00_axi_mem00/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0}]
set_property LOC RAMB36_X7Y33 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/memory/plram_mem00_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram}]
set_property LOC RAMB36_X9Y117 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/interconnect/interconnect_s02_axi/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0}]
set_property LOC RAMB36_X7Y23 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/memory/plram_mem00_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram}]
set_property LOC RAMB36_X9Y115 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/memory/plram_mem04_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram}]
set_property LOC RAMB36_X9Y47 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/interconnect/interconnect_plram_mem00/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1}]
set_property LOC RAMB36_X11Y112 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/interconnect/interconnect_m00_axi_mem00/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2}]
set_property LOC RAMB36_X10Y112 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/interconnect/interconnect_plram_mem04/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0}]
set_property LOC RAMB36_X10Y81 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/interconnect/interconnect_plram_mem02/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1}]
set_property LOC RAMB36_X9Y67 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/memory/plram_mem02_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram}]
set_property LOC RAMB36_X8Y46 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/interconnect/interconnect_plram_mem00/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0}]
set_property LOC RAMB36_X8Y38 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/interconnect/interconnect_plram_mem00/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0}]
set_property LOC RAMB36_X8Y45 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/interconnect/interconnect_plram_mem00/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1}]
set_property LOC RAMB36_X2Y78 -quiet [get_cells level0_i/ulp/krnl_gt_mac_test1_1/inst/inst_krnl_core/inst_gt_test_top/mac_wrapper/gty_4lanes.xxv_ip.mac/inst/i_mac_core_top_0/i_mac_core_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_FEC_DECODER_TOP/i_RX_FEC_CORE/i_frm_buff/i_RAM/i_RAM_0]
set_property LOC RAMB36_X10Y42 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/interconnect/interconnect_plram_mem00/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2}]
set_property LOC RAMB36_X10Y72 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/interconnect/interconnect_plram_mem02/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2}]
set_property LOC RAMB36_X10Y89 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/interconnect/interconnect_plram_mem02/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1}]
set_property LOC RAMB36_X10Y39 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/interconnect/interconnect_plram_mem00/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2}]
set_property LOC RAMB36_X11Y83 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/interconnect/interconnect_plram_mem02/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0}]
set_property LOC RAMB36_X7Y43 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/memory/plram_mem00_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram}]
set_property LOC RAMB36_X9Y38 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/interconnect/interconnect_plram_mem00/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0}]
set_property LOC RAMB36_X8Y80 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/memory/plram_mem02_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram}]
set_property LOC RAMB36_X11Y111 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/interconnect/interconnect_m00_axi_mem00/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2}]
set_property LOC RAMB36_X11Y76 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/interconnect/interconnect_plram_mem02/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0}]
set_property LOC RAMB36_X9Y109 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/memory/plram_mem04_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram}]
set_property LOC RAMB36_X11Y87 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/memory/plram_mem02_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram}]
set_property LOC RAMB36_X9Y73 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/memory/plram_mem02_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram}]
set_property LOC RAMB36_X8Y120 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/memory/plram_mem04_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram}]
set_property LOC RAMB36_X2Y91 -quiet [get_cells level0_i/ulp/krnl_gt_mac_test1_1/inst/inst_krnl_core/inst_gt_test_top/mac_wrapper/gty_4lanes.xxv_ip.mac/inst/i_mac_core_top_2/i_mac_core_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_FEC_DECODER_TOP/i_RX_FEC_CORE/i_frm_buff2/i_RAM2/i_RAM_0]
set_property LOC RAMB36_X5Y41 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/interconnect/interconnect_plram_mem00/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0}]
set_property LOC RAMB36_X11Y82 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/memory/plram_mem02_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram}]
set_property LOC RAMB36_X11Y104 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/interconnect/interconnect_m00_axi_mem00/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2}]
set_property LOC RAMB36_X7Y27 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/memory/plram_mem00_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram}]
set_property LOC RAMB36_X8Y118 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/interconnect/interconnect_s02_axi/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2}]
set_property LOC RAMB36_X10Y125 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/memory/plram_mem04_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram}]
set_property LOC RAMB36_X8Y47 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/interconnect/interconnect_plram_mem00/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0}]
set_property LOC RAMB36_X7Y34 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/memory/plram_mem00_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram}]
set_property LOC RAMB36_X10Y67 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/memory/plram_mem02_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram}]
set_property LOC RAMB36_X9Y41 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/interconnect/interconnect_plram_mem00/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2}]
set_property LOC RAMB36_X10Y78 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/interconnect/interconnect_plram_mem02/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2}]
set_property LOC RAMB36_X10Y122 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/interconnect/interconnect_m00_axi_mem00/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1}]
set_property LOC RAMB36_X8Y34 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/interconnect/interconnect_plram_mem00/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2}]
set_property LOC RAMB36_X5Y82 -quiet [get_cells level0_i/ulp/krnl_gt_mac_test0_1/inst/inst_krnl_core/inst_gt_test_top/mac_wrapper/gty_4lanes.xxv_ip.mac/inst/i_mac_core_top_3/i_mac_core_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_FEC_DECODER_TOP/i_RX_FEC_CORE/i_frm_buff/i_RAM/i_RAM_0]
set_property LOC RAMB36_X9Y43 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/interconnect/interconnect_plram_mem00/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0}]
set_property LOC RAMB36_X8Y35 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/interconnect/interconnect_plram_mem00/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2}]
set_property LOC RAMB36_X10Y91 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/interconnect/interconnect_plram_mem02/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0}]
set_property LOC RAMB36_X6Y39 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/memory/plram_mem00_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram}]
set_property LOC RAMB36_X9Y83 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/interconnect/interconnect_plram_mem02/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1}]
set_property LOC RAMB36_X6Y43 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/memory/plram_mem00_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram}]
set_property LOC RAMB36_X8Y122 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/memory/plram_mem04_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram}]
set_property LOC RAMB36_X7Y30 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/memory/plram_mem00_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram}]
set_property LOC RAMB36_X7Y87 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/interconnect/interconnect_plram_mem02/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1}]
set_property LOC RAMB36_X5Y32 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/interconnect/interconnect_plram_mem00/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2}]
set_property LOC RAMB36_X5Y93 -quiet [get_cells level0_i/ulp/krnl_gt_mac_test1_1/inst/inst_krnl_core/inst_gt_test_top/mac_wrapper/gty_4lanes.xxv_ip.mac/inst/i_mac_core_top_3/i_mac_core_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_FEC_DECODER_TOP/i_RX_FEC_CORE/i_frm_buff/i_RAM/i_RAM_0]
set_property LOC RAMB36_X9Y39 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/interconnect/interconnect_plram_mem00/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1}]
set_property LOC RAMB36_X8Y82 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/memory/plram_mem02_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram}]
set_property LOC RAMB36_X10Y118 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/interconnect/interconnect_m00_axi_mem00/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1}]
set_property LOC RAMB36_X11Y110 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/interconnect/interconnect_m00_axi_mem00/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0}]
set_property LOC RAMB36_X8Y108 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/memory/plram_mem04_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram}]
set_property LOC RAMB36_X9Y77 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/interconnect/interconnect_plram_mem02/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2}]
set_property LOC RAMB36_X10Y80 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/interconnect/interconnect_plram_mem02/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2}]
set_property LOC RAMB36_X9Y72 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/memory/plram_mem02_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram}]
set_property LOC RAMB36_X9Y110 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/memory/plram_mem04_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram}]
set_property LOC RAMB36_X10Y77 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/interconnect/interconnect_plram_mem02/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0}]
set_property LOC RAMB36_X8Y113 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/memory/plram_mem04_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram}]
set_property LOC RAMB36_X9Y114 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/interconnect/interconnect_s02_axi/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2}]
set_property LOC RAMB36_X8Y88 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/interconnect/interconnect_plram_mem02/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2}]
set_property LOC RAMB36_X4Y44 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/interconnect/interconnect_plram_mem00/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1}]
set_property LOC RAMB36_X7Y37 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/memory/plram_mem00_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram}]
set_property LOC RAMB36_X6Y44 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/memory/plram_mem00_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram}]
set_property LOC RAMB36_X11Y119 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/interconnect/interconnect_plram_mem04/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0}]
set_property LOC RAMB36_X7Y36 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/memory/plram_mem00_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram}]
set_property LOC RAMB36_X9Y82 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/interconnect/interconnect_plram_mem02/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2}]
set_property LOC RAMB36_X9Y84 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/memory/plram_mem02_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram}]
set_property LOC RAMB36_X11Y116 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/interconnect/interconnect_plram_mem04/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0}]
set_property LOC RAMB36_X10Y123 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/interconnect/interconnect_m00_axi_mem00/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0}]
set_property LOC RAMB36_X9Y75 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/interconnect/interconnect_plram_mem02/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1}]
set_property LOC RAMB36_X11Y89 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/memory/plram_mem02_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram}]
set_property LOC RAMB36_X11Y85 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/memory/plram_mem02_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram}]
set_property LOC RAMB36_X8Y76 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/memory/plram_mem02_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram}]
set_property LOC RAMB36_X9Y125 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/memory/plram_mem04_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram}]
set_property LOC RAMB36_X5Y33 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/interconnect/interconnect_plram_mem00/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0}]
set_property LOC RAMB36_X9Y112 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/memory/plram_mem04_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram}]
set_property LOC RAMB18_X9Y48 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/interconnect/interconnect_plram_mem00/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0}]
set_property LOC RAMB36_X7Y29 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/memory/plram_mem00_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram}]
set_property LOC RAMB36_X10Y121 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/memory/plram_mem04_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram}]
set_property LOC RAMB36_X11Y80 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/memory/plram_mem02_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram}]
set_property LOC RAMB18_X8Y138 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/interconnect/interconnect_plram_mem02/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0}]
set_property LOC RAMB36_X9Y70 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/memory/plram_mem02_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram}]
set_property LOC RAMB36_X10Y120 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/interconnect/interconnect_m00_axi_mem00/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0}]
set_property LOC RAMB36_X11Y109 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/interconnect/interconnect_m00_axi_mem00/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1}]
set_property LOC RAMB36_X7Y76 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/interconnect/interconnect_plram_mem02/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2}]
set_property LOC RAMB36_X9Y87 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/interconnect/interconnect_plram_mem02/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1}]
set_property LOC RAMB36_X10Y70 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/interconnect/interconnect_plram_mem02/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2}]
set_property LOC RAMB36_X7Y28 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/memory/plram_mem00_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram}]
set_property LOC RAMB36_X9Y69 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/memory/plram_mem02_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram}]
set_property LOC RAMB18_X8Y139 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/interconnect/interconnect_plram_mem02/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0}]
set_property LOC RAMB36_X8Y111 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/memory/plram_mem04_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram}]
set_property LOC RAMB36_X5Y44 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/interconnect/interconnect_plram_mem00/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0}]
set_property LOC RAMB36_X8Y121 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/memory/plram_mem04_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram}]
set_property LOC RAMB36_X7Y35 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/memory/plram_mem00_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram}]
set_property LOC RAMB36_X11Y101 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/interconnect/interconnect_s02_axi/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2}]
set_property LOC RAMB36_X11Y99 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/interconnect/interconnect_s02_axi/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2}]
set_property LOC RAMB36_X5Y34 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/interconnect/interconnect_plram_mem00/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0}]
set_property LOC RAMB36_X10Y86 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/memory/plram_mem02_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram}]
set_property LOC RAMB36_X8Y43 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/interconnect/interconnect_plram_mem00/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1}]
set_property LOC RAMB36_X9Y79 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/interconnect/interconnect_plram_mem02/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1}]
set_property LOC RAMB36_X6Y81 -quiet [get_cells level0_i/ulp/krnl_gt_mac_test0_1/inst/inst_krnl_core/inst_gt_test_top/mac_wrapper/gty_4lanes.xxv_ip.mac/inst/i_mac_core_top_3/i_mac_core_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_FEC_DECODER_TOP/i_RX_FEC_CORE/i_frm_buff2/i_RAM2/i_RAM_0]
set_property LOC RAMB36_X8Y42 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/interconnect/interconnect_plram_mem00/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0}]
set_property LOC RAMB36_X10Y75 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/interconnect/interconnect_plram_mem02/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0}]
set_property LOC RAMB36_X10Y40 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/interconnect/interconnect_plram_mem00/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1}]
set_property LOC RAMB36_X10Y108 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/interconnect/interconnect_s02_axi/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2}]
set_property LOC RAMB36_X11Y81 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/memory/plram_mem02_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram}]
set_property LOC RAMB36_X10Y47 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/interconnect/interconnect_plram_mem00/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0}]
set_property LOC RAMB36_X8Y40 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/interconnect/interconnect_plram_mem00/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0}]
set_property LOC RAMB36_X9Y78 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/interconnect/interconnect_plram_mem02/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2}]
set_property LOC RAMB36_X10Y113 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/interconnect/interconnect_plram_mem04/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2}]
set_property LOC RAMB36_X9Y121 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/memory/plram_mem04_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram}]
set_property LOC RAMB36_X10Y117 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/memory/plram_mem04_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram}]
set_property LOC RAMB36_X7Y31 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/memory/plram_mem00_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram}]
set_property LOC RAMB36_X9Y86 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/memory/plram_mem02_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram}]
set_property LOC RAMB36_X0Y64 -quiet [get_cells level0_i/ulp/krnl_gt_mac_test0_1/inst/inst_krnl_core/inst_gt_test_top/mac_wrapper/gty_4lanes.xxv_ip.mac/inst/i_mac_core_top_1/i_mac_core_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_FEC_DECODER_TOP/i_RX_FEC_CORE/i_frm_buff2/i_RAM2/i_RAM_0]
set_property LOC RAMB36_X9Y36 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/interconnect/interconnect_plram_mem00/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2}]
set_property LOC RAMB36_X9Y85 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/memory/plram_mem02_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram}]
set_property LOC RAMB36_X10Y119 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/interconnect/interconnect_m00_axi_mem00/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2}]
set_property LOC RAMB36_X7Y79 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/interconnect/interconnect_plram_mem02/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0}]
set_property LOC RAMB18_X3Y144 -quiet [get_cells level0_i/ulp/krnl_gt_mac_test0_1/inst/inst_krnl_core/inst_gt_test_top/mc/Stat_Rd_Addr_reg]
set_property LOC RAMB36_X6Y31 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/interconnect/interconnect_plram_mem00/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2}]
set_property LOC RAMB36_X10Y71 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/interconnect/interconnect_plram_mem02/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2}]
set_property LOC RAMB36_X9Y37 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/interconnect/interconnect_plram_mem00/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2}]
set_property LOC RAMB36_X11Y75 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/interconnect/interconnect_plram_mem02/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0}]
set_property LOC RAMB36_X7Y44 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/memory/plram_mem00_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram}]
set_property LOC RAMB36_X5Y92 -quiet [get_cells level0_i/ulp/krnl_gt_mac_test1_1/inst/inst_krnl_core/inst_gt_test_top/mac_wrapper/gty_4lanes.xxv_ip.mac/inst/i_mac_core_top_3/i_mac_core_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_FEC_DECODER_TOP/i_RX_FEC_CORE/i_frm_buff2/i_RAM2/i_RAM_0]
set_property LOC RAMB36_X9Y80 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/interconnect/interconnect_plram_mem02/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1}]
set_property LOC RAMB36_X8Y107 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/memory/plram_mem04_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram}]
set_property LOC RAMB36_X10Y7 -quiet [get_cells level0_i/ulp/hmss_0/inst/hbm_inst/inst/TWO_STACK.u_hbm_top/TWO_STACK_HBM.xpm_memory_spram_inst_0/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0]
set_property LOC RAMB36_X11Y9 -quiet [get_cells level0_i/ulp/hmss_0/inst/hbm_inst/inst/TWO_STACK.u_hbm_top/TWO_STACK_HBM.xpm_memory_spram_inst_1/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0]
set_property LOC RAMB36_X5Y43 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/interconnect/interconnect_plram_mem00/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1}]
set_property LOC RAMB36_X8Y112 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/memory/plram_mem04_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram}]
set_property LOC RAMB36_X8Y114 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/interconnect/interconnect_s02_axi/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1}]
set_property LOC RAMB36_X8Y87 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/interconnect/interconnect_plram_mem02/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1}]
set_property LOC RAMB36_X7Y89 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/interconnect/interconnect_plram_mem02/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0}]
set_property LOC RAMB36_X4Y42 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/interconnect/interconnect_plram_mem00/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2}]
set_property LOC RAMB36_X9Y124 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/interconnect/interconnect_plram_mem04/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2}]
set_property LOC RAMB36_X8Y78 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/memory/plram_mem02_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram}]
set_property LOC RAMB36_X7Y41 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/memory/plram_mem00_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram}]
set_property LOC RAMB36_X10Y124 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/memory/plram_mem04_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram}]
set_property LOC RAMB36_X9Y88 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/memory/plram_mem02_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram}]
set_property LOC RAMB36_X8Y41 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/interconnect/interconnect_plram_mem00/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0}]
set_property LOC RAMB36_X10Y83 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/interconnect/interconnect_plram_mem02/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0}]
set_property LOC RAMB36_X9Y74 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/memory/plram_mem02_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram}]
set_property LOC RAMB36_X10Y44 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/interconnect/interconnect_plram_mem00/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1}]
set_property LOC RAMB36_X7Y39 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/memory/plram_mem00_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram}]
set_property LOC RAMB36_X9Y127 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/memory/plram_mem04_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram}]
set_property LOC RAMB36_X7Y22 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/memory/plram_mem00_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram}]
set_property LOC RAMB36_X9Y118 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/memory/plram_mem04_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram}]
set_property LOC RAMB36_X7Y84 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/interconnect/interconnect_plram_mem02/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0}]
set_property LOC RAMB36_X10Y87 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/memory/plram_mem02_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram}]
set_property LOC RAMB36_X9Y71 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/memory/plram_mem02_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram}]
set_property LOC RAMB36_X4Y90 -quiet [get_cells level0_i/ulp/krnl_gt_mac_test1_1/inst/inst_krnl_core/inst_gt_test_top/mac_wrapper/gty_4lanes.xxv_ip.mac/inst/i_mac_core_top_1/i_mac_core_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_FEC_DECODER_TOP/i_RX_FEC_CORE/i_frm_buff2/i_RAM2/i_RAM_0]
set_property LOC RAMB36_X7Y90 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/interconnect/interconnect_plram_mem02/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2}]
set_property LOC RAMB36_X9Y119 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/interconnect/interconnect_s02_axi/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2}]
set_property LOC RAMB36_X7Y80 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/interconnect/interconnect_plram_mem02/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1}]
set_property LOC RAMB36_X9Y89 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/interconnect/interconnect_plram_mem02/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2}]
set_property LOC RAMB18_X9Y56 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/interconnect/interconnect_plram_mem00/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0}]
set_property LOC RAMB36_X6Y33 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/interconnect/interconnect_plram_mem00/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0}]
set_property LOC RAMB36_X10Y73 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/interconnect/interconnect_plram_mem02/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1}]
set_property LOC RAMB36_X7Y47 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/memory/plram_mem00_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram}]
set_property LOC RAMB36_X9Y76 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/interconnect/interconnect_plram_mem02/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0}]
set_property LOC RAMB36_X10Y126 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/memory/plram_mem04_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram}]
set_property LOC RAMB36_X9Y42 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/interconnect/interconnect_plram_mem00/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2}]
set_property LOC RAMB36_X10Y6 -quiet [get_cells level0_i/ulp/hmss_0/inst/hbm_inst/inst/TWO_STACK.u_hbm_top/TWO_STACK_HBM.xpm_memory_spram_inst_0/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1]
set_property LOC RAMB36_X10Y79 -quiet [get_cells {level0_i/ulp/memory_subsystem/inst/interconnect/interconnect_plram_mem02/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1}]
set_property LOC RAMB36_X11Y8 -quiet [get_cells level0_i/ulp/hmss_0/inst/hbm_inst/inst/TWO_STACK.u_hbm_top/TWO_STACK_HBM.xpm_memory_spram_inst_1/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1]
