FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0 */
/* MFD cell driver data for the DS1WM driver
 *
 * to be defined in the MFD device that is
 * using this driver for one of his sub devices
 */

struct ds1wm_driver_data {
	int active_high;
	int clock_rate;
	/* in milliseconds, the amount of time to
	 * sleep following a reset pulse. Zero
	 * should work if your bus devices recover
	 * time respects the 1-wire spec since the
	 * ds1wm implements the precise timings of
	 * a reset pulse/presence detect sequence.
	 */
	unsigned int reset_recover_delay;

	/* Say 1 here for big endian Hardware
	 * (only relevant with bus-shift > 0
	 */
	bool is_hw_big_endian;

/* bench 3877.3.0 1d30ece895f9 */
/* bench 3877.3.1 619963c85914 */
/* bench 3877.3.2 88064deec068 */
/* bench 3877.3.3 49af0410ca56 */
/* bench 3877.3.4 c5bbf35b40bb */
/* bench 3877.3.5 5c39bd49026a */
/* bench 3877.3.6 6dd4a8ea8f32 */
/* bench 3877.3.7 1229670a64a9 */
/* bench 3877.3.8 d7a6e7ffa84f */
/* bench 3877.3.9 15fb5028ea74 */
/* bench 11662.4.0 aad13b095a3f */
/* bench 11662.4.1 9b216712c00b */
/* bench 11662.4.2 10d35267ebd1 */
/* bench 11662.4.3 9bf8a12a22c5 */
/* bench 11662.4.4 96df47faafd0 */
/* bench 3877.3.13 a3587959b725 */
/* bench 3877.3.14 83ca46f98978 */
/* bench 3877.3.15 5386b7f6ccd6 */
/* bench 3877.3.16 bce6bb586f3f */
/* bench 3877.3.17 1499e4008c94 */
	 */
	unsigned int bus_shift;
};
