// Seed: 225461856
module module_0;
  parameter id_1 = 1 ? -1 : -1;
  assign module_1._id_3 = 0;
endmodule
module module_1 #(
    parameter id_3 = 32'd63,
    parameter id_8 = 32'd99
) (
    output tri0 id_0,
    input tri0 id_1,
    input wand id_2,
    output uwire _id_3,
    input tri0 id_4,
    input wire id_5,
    input wor id_6,
    input wand id_7,
    input tri0 _id_8,
    output wire id_9[-1  ==?  id_3 : 1 'b0],
    input wor id_10,
    input wor id_11,
    input supply0 id_12,
    input wor id_13[id_8 : -1 'h0],
    input wor id_14,
    output supply0 id_15,
    input tri id_16,
    input wor id_17,
    input tri1 id_18,
    output supply0 id_19,
    input tri0 id_20,
    output tri0 id_21
);
  parameter id_23 = 1;
  logic [1 : 1 'h0] id_24, id_25 = -1 - 1;
  module_0 modCall_1 ();
endmodule
