// Seed: 3471138640
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  inout wire id_12;
  input wire id_11;
  inout wire id_10;
  inout wire id_9;
  output wire id_8;
  output wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_13;
  assign id_9 = 1;
  assign module_1.type_8 = 0;
endmodule
module module_1 (
    input  tri1  id_0,
    input  wire  id_1,
    output logic id_2
);
  always id_2 = new;
  tri1 id_4;
  assign id_4 = 1;
  assign id_2 = 1;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4
  );
  assign id_4 = 1'b0;
endmodule
