;
; File Name: cyfitterrv.inc
; 
; PSoC Creator  4.4
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; c1
c1__0__INTTYPE EQU CYREG_PICU1_INTTYPE6
c1__0__MASK EQU 0x40
c1__0__PC EQU CYREG_PRT1_PC6
c1__0__PORT EQU 1
c1__0__SHIFT EQU 6
c1__AG EQU CYREG_PRT1_AG
c1__AMUX EQU CYREG_PRT1_AMUX
c1__BIE EQU CYREG_PRT1_BIE
c1__BIT_MASK EQU CYREG_PRT1_BIT_MASK
c1__BYP EQU CYREG_PRT1_BYP
c1__CTL EQU CYREG_PRT1_CTL
c1__DM0 EQU CYREG_PRT1_DM0
c1__DM1 EQU CYREG_PRT1_DM1
c1__DM2 EQU CYREG_PRT1_DM2
c1__DR EQU CYREG_PRT1_DR
c1__INP_DIS EQU CYREG_PRT1_INP_DIS
c1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
c1__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
c1__LCD_EN EQU CYREG_PRT1_LCD_EN
c1__MASK EQU 0x40
c1__PORT EQU 1
c1__PRT EQU CYREG_PRT1_PRT
c1__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
c1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
c1__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
c1__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
c1__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
c1__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
c1__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
c1__PS EQU CYREG_PRT1_PS
c1__SHIFT EQU 6
c1__SLW EQU CYREG_PRT1_SLW

; c2
c2__0__INTTYPE EQU CYREG_PICU1_INTTYPE5
c2__0__MASK EQU 0x20
c2__0__PC EQU CYREG_PRT1_PC5
c2__0__PORT EQU 1
c2__0__SHIFT EQU 5
c2__AG EQU CYREG_PRT1_AG
c2__AMUX EQU CYREG_PRT1_AMUX
c2__BIE EQU CYREG_PRT1_BIE
c2__BIT_MASK EQU CYREG_PRT1_BIT_MASK
c2__BYP EQU CYREG_PRT1_BYP
c2__CTL EQU CYREG_PRT1_CTL
c2__DM0 EQU CYREG_PRT1_DM0
c2__DM1 EQU CYREG_PRT1_DM1
c2__DM2 EQU CYREG_PRT1_DM2
c2__DR EQU CYREG_PRT1_DR
c2__INP_DIS EQU CYREG_PRT1_INP_DIS
c2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
c2__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
c2__LCD_EN EQU CYREG_PRT1_LCD_EN
c2__MASK EQU 0x20
c2__PORT EQU 1
c2__PRT EQU CYREG_PRT1_PRT
c2__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
c2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
c2__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
c2__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
c2__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
c2__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
c2__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
c2__PS EQU CYREG_PRT1_PS
c2__SHIFT EQU 5
c2__SLW EQU CYREG_PRT1_SLW

; PWM_1
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB14_15_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB14_15_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB14_15_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB14_15_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB14_15_MSK
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB14_15_MSK
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB14_15_MSK
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB14_15_MSK
PWM_1_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_1_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB14_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB14_ST_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB14_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB14_ST_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_1_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
PWM_1_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
PWM_1_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB14_MSK
PWM_1_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_1_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_1_PWMUDB_genblk8_stsreg__1__MASK EQU 0x02
PWM_1_PWMUDB_genblk8_stsreg__1__POS EQU 1
PWM_1_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
PWM_1_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB14_15_ST
PWM_1_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_1_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_1_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_1_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_1_PWMUDB_genblk8_stsreg__MASK EQU 0x0F
PWM_1_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB14_MSK
PWM_1_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
PWM_1_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
PWM_1_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
PWM_1_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB14_ST_CTL
PWM_1_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB14_ST_CTL
PWM_1_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB14_ST
PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB14_15_A0
PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB14_15_A1
PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB14_15_D0
PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB14_15_D1
PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB14_15_F0
PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB14_15_F1
PWM_1_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB14_A0_A1
PWM_1_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_B0_UDB14_A0
PWM_1_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_B0_UDB14_A1
PWM_1_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB14_D0_D1
PWM_1_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_B0_UDB14_D0
PWM_1_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_B0_UDB14_D1
PWM_1_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
PWM_1_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB14_F0_F1
PWM_1_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_B0_UDB14_F0
PWM_1_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_B0_UDB14_F1
PWM_1_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
PWM_1_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL

; Clock_1
Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
Clock_1__INDEX EQU 0x01
Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_1__PM_ACT_MSK EQU 0x02
Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_1__PM_STBY_MSK EQU 0x02

; Clock_2
Clock_2__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
Clock_2__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
Clock_2__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
Clock_2__CFG2_SRC_SEL_MASK EQU 0x07
Clock_2__INDEX EQU 0x00
Clock_2__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_2__PM_ACT_MSK EQU 0x01
Clock_2__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_2__PM_STBY_MSK EQU 0x01

; motor_1
motor_1__0__INTTYPE EQU CYREG_PICU1_INTTYPE2
motor_1__0__MASK EQU 0x04
motor_1__0__PC EQU CYREG_PRT1_PC2
motor_1__0__PORT EQU 1
motor_1__0__SHIFT EQU 2
motor_1__AG EQU CYREG_PRT1_AG
motor_1__AMUX EQU CYREG_PRT1_AMUX
motor_1__BIE EQU CYREG_PRT1_BIE
motor_1__BIT_MASK EQU CYREG_PRT1_BIT_MASK
motor_1__BYP EQU CYREG_PRT1_BYP
motor_1__CTL EQU CYREG_PRT1_CTL
motor_1__DM0 EQU CYREG_PRT1_DM0
motor_1__DM1 EQU CYREG_PRT1_DM1
motor_1__DM2 EQU CYREG_PRT1_DM2
motor_1__DR EQU CYREG_PRT1_DR
motor_1__INP_DIS EQU CYREG_PRT1_INP_DIS
motor_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
motor_1__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
motor_1__LCD_EN EQU CYREG_PRT1_LCD_EN
motor_1__MASK EQU 0x04
motor_1__PORT EQU 1
motor_1__PRT EQU CYREG_PRT1_PRT
motor_1__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
motor_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
motor_1__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
motor_1__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
motor_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
motor_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
motor_1__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
motor_1__PS EQU CYREG_PRT1_PS
motor_1__SHIFT EQU 2
motor_1__SLW EQU CYREG_PRT1_SLW

; motor_2
motor_2__0__INTTYPE EQU CYREG_PICU0_INTTYPE7
motor_2__0__MASK EQU 0x80
motor_2__0__PC EQU CYREG_PRT0_PC7
motor_2__0__PORT EQU 0
motor_2__0__SHIFT EQU 7
motor_2__AG EQU CYREG_PRT0_AG
motor_2__AMUX EQU CYREG_PRT0_AMUX
motor_2__BIE EQU CYREG_PRT0_BIE
motor_2__BIT_MASK EQU CYREG_PRT0_BIT_MASK
motor_2__BYP EQU CYREG_PRT0_BYP
motor_2__CTL EQU CYREG_PRT0_CTL
motor_2__DM0 EQU CYREG_PRT0_DM0
motor_2__DM1 EQU CYREG_PRT0_DM1
motor_2__DM2 EQU CYREG_PRT0_DM2
motor_2__DR EQU CYREG_PRT0_DR
motor_2__INP_DIS EQU CYREG_PRT0_INP_DIS
motor_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
motor_2__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
motor_2__LCD_EN EQU CYREG_PRT0_LCD_EN
motor_2__MASK EQU 0x80
motor_2__PORT EQU 0
motor_2__PRT EQU CYREG_PRT0_PRT
motor_2__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
motor_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
motor_2__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
motor_2__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
motor_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
motor_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
motor_2__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
motor_2__PS EQU CYREG_PRT0_PS
motor_2__SHIFT EQU 7
motor_2__SLW EQU CYREG_PRT0_SLW

; analog_1
analog_1__0__INTTYPE EQU CYREG_PICU1_INTTYPE4
analog_1__0__MASK EQU 0x10
analog_1__0__PC EQU CYREG_PRT1_PC4
analog_1__0__PORT EQU 1
analog_1__0__SHIFT EQU 4
analog_1__AG EQU CYREG_PRT1_AG
analog_1__AMUX EQU CYREG_PRT1_AMUX
analog_1__BIE EQU CYREG_PRT1_BIE
analog_1__BIT_MASK EQU CYREG_PRT1_BIT_MASK
analog_1__BYP EQU CYREG_PRT1_BYP
analog_1__CTL EQU CYREG_PRT1_CTL
analog_1__DM0 EQU CYREG_PRT1_DM0
analog_1__DM1 EQU CYREG_PRT1_DM1
analog_1__DM2 EQU CYREG_PRT1_DM2
analog_1__DR EQU CYREG_PRT1_DR
analog_1__INP_DIS EQU CYREG_PRT1_INP_DIS
analog_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
analog_1__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
analog_1__LCD_EN EQU CYREG_PRT1_LCD_EN
analog_1__MASK EQU 0x10
analog_1__PORT EQU 1
analog_1__PRT EQU CYREG_PRT1_PRT
analog_1__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
analog_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
analog_1__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
analog_1__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
analog_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
analog_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
analog_1__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
analog_1__PS EQU CYREG_PRT1_PS
analog_1__SHIFT EQU 4
analog_1__SLW EQU CYREG_PRT1_SLW

; switch_1
switch_1__0__INTTYPE EQU CYREG_PICU1_INTTYPE7
switch_1__0__MASK EQU 0x80
switch_1__0__PC EQU CYREG_PRT1_PC7
switch_1__0__PORT EQU 1
switch_1__0__SHIFT EQU 7
switch_1__AG EQU CYREG_PRT1_AG
switch_1__AMUX EQU CYREG_PRT1_AMUX
switch_1__BIE EQU CYREG_PRT1_BIE
switch_1__BIT_MASK EQU CYREG_PRT1_BIT_MASK
switch_1__BYP EQU CYREG_PRT1_BYP
switch_1__CTL EQU CYREG_PRT1_CTL
switch_1__DM0 EQU CYREG_PRT1_DM0
switch_1__DM1 EQU CYREG_PRT1_DM1
switch_1__DM2 EQU CYREG_PRT1_DM2
switch_1__DR EQU CYREG_PRT1_DR
switch_1__INP_DIS EQU CYREG_PRT1_INP_DIS
switch_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
switch_1__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
switch_1__LCD_EN EQU CYREG_PRT1_LCD_EN
switch_1__MASK EQU 0x80
switch_1__PORT EQU 1
switch_1__PRT EQU CYREG_PRT1_PRT
switch_1__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
switch_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
switch_1__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
switch_1__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
switch_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
switch_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
switch_1__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
switch_1__PS EQU CYREG_PRT1_PS
switch_1__SHIFT EQU 7
switch_1__SLW EQU CYREG_PRT1_SLW

; quaddec_1
quaddec_1_bQuadDec_Stsreg__0__MASK EQU 0x01
quaddec_1_bQuadDec_Stsreg__0__POS EQU 0
quaddec_1_bQuadDec_Stsreg__1__MASK EQU 0x02
quaddec_1_bQuadDec_Stsreg__1__POS EQU 1
quaddec_1_bQuadDec_Stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
quaddec_1_bQuadDec_Stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB09_10_ST
quaddec_1_bQuadDec_Stsreg__2__MASK EQU 0x04
quaddec_1_bQuadDec_Stsreg__2__POS EQU 2
quaddec_1_bQuadDec_Stsreg__3__MASK EQU 0x08
quaddec_1_bQuadDec_Stsreg__3__POS EQU 3
quaddec_1_bQuadDec_Stsreg__MASK EQU 0x0F
quaddec_1_bQuadDec_Stsreg__MASK_REG EQU CYREG_B1_UDB09_MSK
quaddec_1_bQuadDec_Stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
quaddec_1_bQuadDec_Stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
quaddec_1_bQuadDec_Stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
quaddec_1_bQuadDec_Stsreg__STATUS_CNT_REG EQU CYREG_B1_UDB09_ST_CTL
quaddec_1_bQuadDec_Stsreg__STATUS_CONTROL_REG EQU CYREG_B1_UDB09_ST_CTL
quaddec_1_bQuadDec_Stsreg__STATUS_REG EQU CYREG_B1_UDB09_ST
quaddec_1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB08_09_A0
quaddec_1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB08_09_A1
quaddec_1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB08_09_D0
quaddec_1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB08_09_D1
quaddec_1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
quaddec_1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB08_09_F0
quaddec_1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB08_09_F1
quaddec_1_Cnt16_CounterUDB_sC16_counterdp_u0__A0_A1_REG EQU CYREG_B0_UDB08_A0_A1
quaddec_1_Cnt16_CounterUDB_sC16_counterdp_u0__A0_REG EQU CYREG_B0_UDB08_A0
quaddec_1_Cnt16_CounterUDB_sC16_counterdp_u0__A1_REG EQU CYREG_B0_UDB08_A1
quaddec_1_Cnt16_CounterUDB_sC16_counterdp_u0__D0_D1_REG EQU CYREG_B0_UDB08_D0_D1
quaddec_1_Cnt16_CounterUDB_sC16_counterdp_u0__D0_REG EQU CYREG_B0_UDB08_D0
quaddec_1_Cnt16_CounterUDB_sC16_counterdp_u0__D1_REG EQU CYREG_B0_UDB08_D1
quaddec_1_Cnt16_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
quaddec_1_Cnt16_CounterUDB_sC16_counterdp_u0__F0_F1_REG EQU CYREG_B0_UDB08_F0_F1
quaddec_1_Cnt16_CounterUDB_sC16_counterdp_u0__F0_REG EQU CYREG_B0_UDB08_F0
quaddec_1_Cnt16_CounterUDB_sC16_counterdp_u0__F1_REG EQU CYREG_B0_UDB08_F1
quaddec_1_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB09_10_A0
quaddec_1_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB09_10_A1
quaddec_1_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB09_10_D0
quaddec_1_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB09_10_D1
quaddec_1_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
quaddec_1_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB09_10_F0
quaddec_1_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB09_10_F1
quaddec_1_Cnt16_CounterUDB_sC16_counterdp_u1__A0_A1_REG EQU CYREG_B0_UDB09_A0_A1
quaddec_1_Cnt16_CounterUDB_sC16_counterdp_u1__A0_REG EQU CYREG_B0_UDB09_A0
quaddec_1_Cnt16_CounterUDB_sC16_counterdp_u1__A1_REG EQU CYREG_B0_UDB09_A1
quaddec_1_Cnt16_CounterUDB_sC16_counterdp_u1__D0_D1_REG EQU CYREG_B0_UDB09_D0_D1
quaddec_1_Cnt16_CounterUDB_sC16_counterdp_u1__D0_REG EQU CYREG_B0_UDB09_D0
quaddec_1_Cnt16_CounterUDB_sC16_counterdp_u1__D1_REG EQU CYREG_B0_UDB09_D1
quaddec_1_Cnt16_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
quaddec_1_Cnt16_CounterUDB_sC16_counterdp_u1__F0_F1_REG EQU CYREG_B0_UDB09_F0_F1
quaddec_1_Cnt16_CounterUDB_sC16_counterdp_u1__F0_REG EQU CYREG_B0_UDB09_F0
quaddec_1_Cnt16_CounterUDB_sC16_counterdp_u1__F1_REG EQU CYREG_B0_UDB09_F1
quaddec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
quaddec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
quaddec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
quaddec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
quaddec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
quaddec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB09_10_MSK
quaddec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
quaddec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB09_10_MSK
quaddec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
quaddec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__MASK EQU 0x80
quaddec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__POS EQU 7
quaddec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
quaddec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB09_CTL
quaddec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB09_ST_CTL
quaddec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG EQU CYREG_B1_UDB09_CTL
quaddec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB09_ST_CTL
quaddec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK EQU 0x80
quaddec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
quaddec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
quaddec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB09_MSK
quaddec_1_Cnt16_CounterUDB_sSTSReg_stsreg__0__MASK EQU 0x01
quaddec_1_Cnt16_CounterUDB_sSTSReg_stsreg__0__POS EQU 0
quaddec_1_Cnt16_CounterUDB_sSTSReg_stsreg__1__MASK EQU 0x02
quaddec_1_Cnt16_CounterUDB_sSTSReg_stsreg__1__POS EQU 1
quaddec_1_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
quaddec_1_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB09_10_ST
quaddec_1_Cnt16_CounterUDB_sSTSReg_stsreg__2__MASK EQU 0x04
quaddec_1_Cnt16_CounterUDB_sSTSReg_stsreg__2__POS EQU 2
quaddec_1_Cnt16_CounterUDB_sSTSReg_stsreg__3__MASK EQU 0x08
quaddec_1_Cnt16_CounterUDB_sSTSReg_stsreg__3__POS EQU 3
quaddec_1_Cnt16_CounterUDB_sSTSReg_stsreg__5__MASK EQU 0x20
quaddec_1_Cnt16_CounterUDB_sSTSReg_stsreg__5__POS EQU 5
quaddec_1_Cnt16_CounterUDB_sSTSReg_stsreg__6__MASK EQU 0x40
quaddec_1_Cnt16_CounterUDB_sSTSReg_stsreg__6__POS EQU 6
quaddec_1_Cnt16_CounterUDB_sSTSReg_stsreg__MASK EQU 0x6F
quaddec_1_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_REG EQU CYREG_B0_UDB09_MSK
quaddec_1_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
quaddec_1_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_REG EQU CYREG_B0_UDB09_ST
quaddec_1_isr__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
quaddec_1_isr__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
quaddec_1_isr__INTC_MASK EQU 0x02
quaddec_1_isr__INTC_NUMBER EQU 1
quaddec_1_isr__INTC_PRIOR_NUM EQU 7
quaddec_1_isr__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
quaddec_1_isr__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
quaddec_1_isr__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; lcd_char_1
lcd_char_1_LCDPort__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
lcd_char_1_LCDPort__0__MASK EQU 0x01
lcd_char_1_LCDPort__0__PC EQU CYREG_PRT2_PC0
lcd_char_1_LCDPort__0__PORT EQU 2
lcd_char_1_LCDPort__0__SHIFT EQU 0
lcd_char_1_LCDPort__1__INTTYPE EQU CYREG_PICU2_INTTYPE1
lcd_char_1_LCDPort__1__MASK EQU 0x02
lcd_char_1_LCDPort__1__PC EQU CYREG_PRT2_PC1
lcd_char_1_LCDPort__1__PORT EQU 2
lcd_char_1_LCDPort__1__SHIFT EQU 1
lcd_char_1_LCDPort__2__INTTYPE EQU CYREG_PICU2_INTTYPE2
lcd_char_1_LCDPort__2__MASK EQU 0x04
lcd_char_1_LCDPort__2__PC EQU CYREG_PRT2_PC2
lcd_char_1_LCDPort__2__PORT EQU 2
lcd_char_1_LCDPort__2__SHIFT EQU 2
lcd_char_1_LCDPort__3__INTTYPE EQU CYREG_PICU2_INTTYPE3
lcd_char_1_LCDPort__3__MASK EQU 0x08
lcd_char_1_LCDPort__3__PC EQU CYREG_PRT2_PC3
lcd_char_1_LCDPort__3__PORT EQU 2
lcd_char_1_LCDPort__3__SHIFT EQU 3
lcd_char_1_LCDPort__4__INTTYPE EQU CYREG_PICU2_INTTYPE4
lcd_char_1_LCDPort__4__MASK EQU 0x10
lcd_char_1_LCDPort__4__PC EQU CYREG_PRT2_PC4
lcd_char_1_LCDPort__4__PORT EQU 2
lcd_char_1_LCDPort__4__SHIFT EQU 4
lcd_char_1_LCDPort__5__INTTYPE EQU CYREG_PICU2_INTTYPE5
lcd_char_1_LCDPort__5__MASK EQU 0x20
lcd_char_1_LCDPort__5__PC EQU CYREG_PRT2_PC5
lcd_char_1_LCDPort__5__PORT EQU 2
lcd_char_1_LCDPort__5__SHIFT EQU 5
lcd_char_1_LCDPort__6__INTTYPE EQU CYREG_PICU2_INTTYPE6
lcd_char_1_LCDPort__6__MASK EQU 0x40
lcd_char_1_LCDPort__6__PC EQU CYREG_PRT2_PC6
lcd_char_1_LCDPort__6__PORT EQU 2
lcd_char_1_LCDPort__6__SHIFT EQU 6
lcd_char_1_LCDPort__AG EQU CYREG_PRT2_AG
lcd_char_1_LCDPort__AMUX EQU CYREG_PRT2_AMUX
lcd_char_1_LCDPort__BIE EQU CYREG_PRT2_BIE
lcd_char_1_LCDPort__BIT_MASK EQU CYREG_PRT2_BIT_MASK
lcd_char_1_LCDPort__BYP EQU CYREG_PRT2_BYP
lcd_char_1_LCDPort__CTL EQU CYREG_PRT2_CTL
lcd_char_1_LCDPort__DM0 EQU CYREG_PRT2_DM0
lcd_char_1_LCDPort__DM1 EQU CYREG_PRT2_DM1
lcd_char_1_LCDPort__DM2 EQU CYREG_PRT2_DM2
lcd_char_1_LCDPort__DR EQU CYREG_PRT2_DR
lcd_char_1_LCDPort__INP_DIS EQU CYREG_PRT2_INP_DIS
lcd_char_1_LCDPort__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
lcd_char_1_LCDPort__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
lcd_char_1_LCDPort__LCD_EN EQU CYREG_PRT2_LCD_EN
lcd_char_1_LCDPort__MASK EQU 0x7F
lcd_char_1_LCDPort__PORT EQU 2
lcd_char_1_LCDPort__PRT EQU CYREG_PRT2_PRT
lcd_char_1_LCDPort__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
lcd_char_1_LCDPort__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
lcd_char_1_LCDPort__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
lcd_char_1_LCDPort__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
lcd_char_1_LCDPort__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
lcd_char_1_LCDPort__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
lcd_char_1_LCDPort__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
lcd_char_1_LCDPort__PS EQU CYREG_PRT2_PS
lcd_char_1_LCDPort__SHIFT EQU 0
lcd_char_1_LCDPort__SLW EQU CYREG_PRT2_SLW

; ADC_SAR_Seq_1
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB11_12_CTL
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB11_12_CTL
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB11_12_CTL
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB11_12_CTL
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB11_12_MSK
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB11_12_MSK
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB11_12_MSK
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB11_12_MSK
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__CONTROL_REG EQU CYREG_B0_UDB11_CTL
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__CONTROL_ST_REG EQU CYREG_B0_UDB11_ST_CTL
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__COUNT_REG EQU CYREG_B0_UDB11_CTL
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__COUNT_ST_REG EQU CYREG_B0_UDB11_ST_CTL
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__PERIOD_REG EQU CYREG_B0_UDB11_MSK
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB11_12_ST
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__MASK_REG EQU CYREG_B0_UDB11_MSK
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB11_ST_CTL
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB11_ST_CTL
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__STATUS_REG EQU CYREG_B0_UDB11_ST
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__0__MASK EQU 0x01
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__0__POS EQU 0
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__1__MASK EQU 0x02
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__1__POS EQU 1
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__CONTROL_REG EQU CYREG_B0_UDB15_CTL
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__CONTROL_ST_REG EQU CYREG_B0_UDB15_ST_CTL
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__COUNT_REG EQU CYREG_B0_UDB15_CTL
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__COUNT_ST_REG EQU CYREG_B0_UDB15_ST_CTL
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__MASK EQU 0x03
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__PERIOD_REG EQU CYREG_B0_UDB15_MSK
ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__0__MASK EQU 0x01
ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__0__POS EQU 0
ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__16BIT_STATUS_REG EQU CYREG_B0_UDB12_13_ST
ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__MASK EQU 0x01
ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__MASK_REG EQU CYREG_B0_UDB12_MSK
ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__STATUS_REG EQU CYREG_B0_UDB12_ST
ADC_SAR_Seq_1_FinalBuf__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
ADC_SAR_Seq_1_FinalBuf__DRQ_NUMBER EQU 0
ADC_SAR_Seq_1_FinalBuf__NUMBEROF_TDS EQU 0
ADC_SAR_Seq_1_FinalBuf__PRIORITY EQU 2
ADC_SAR_Seq_1_FinalBuf__TERMIN_EN EQU 0
ADC_SAR_Seq_1_FinalBuf__TERMIN_SEL EQU 0
ADC_SAR_Seq_1_FinalBuf__TERMOUT0_EN EQU 1
ADC_SAR_Seq_1_FinalBuf__TERMOUT0_SEL EQU 0
ADC_SAR_Seq_1_FinalBuf__TERMOUT1_EN EQU 0
ADC_SAR_Seq_1_FinalBuf__TERMOUT1_SEL EQU 0
ADC_SAR_Seq_1_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
ADC_SAR_Seq_1_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
ADC_SAR_Seq_1_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
ADC_SAR_Seq_1_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
ADC_SAR_Seq_1_IntClock__INDEX EQU 0x02
ADC_SAR_Seq_1_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
ADC_SAR_Seq_1_IntClock__PM_ACT_MSK EQU 0x04
ADC_SAR_Seq_1_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
ADC_SAR_Seq_1_IntClock__PM_STBY_MSK EQU 0x04
ADC_SAR_Seq_1_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_SAR_Seq_1_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_SAR_Seq_1_IRQ__INTC_MASK EQU 0x01
ADC_SAR_Seq_1_IRQ__INTC_NUMBER EQU 0
ADC_SAR_Seq_1_IRQ__INTC_PRIOR_NUM EQU 7
ADC_SAR_Seq_1_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
ADC_SAR_Seq_1_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_SAR_Seq_1_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
ADC_SAR_Seq_1_SAR_ADC_SAR__CLK EQU CYREG_SAR1_CLK
ADC_SAR_Seq_1_SAR_ADC_SAR__CSR0 EQU CYREG_SAR1_CSR0
ADC_SAR_Seq_1_SAR_ADC_SAR__CSR1 EQU CYREG_SAR1_CSR1
ADC_SAR_Seq_1_SAR_ADC_SAR__CSR2 EQU CYREG_SAR1_CSR2
ADC_SAR_Seq_1_SAR_ADC_SAR__CSR3 EQU CYREG_SAR1_CSR3
ADC_SAR_Seq_1_SAR_ADC_SAR__CSR4 EQU CYREG_SAR1_CSR4
ADC_SAR_Seq_1_SAR_ADC_SAR__CSR5 EQU CYREG_SAR1_CSR5
ADC_SAR_Seq_1_SAR_ADC_SAR__CSR6 EQU CYREG_SAR1_CSR6
ADC_SAR_Seq_1_SAR_ADC_SAR__PM_ACT_CFG EQU CYREG_PM_ACT_CFG11
ADC_SAR_Seq_1_SAR_ADC_SAR__PM_ACT_MSK EQU 0x02
ADC_SAR_Seq_1_SAR_ADC_SAR__PM_STBY_CFG EQU CYREG_PM_STBY_CFG11
ADC_SAR_Seq_1_SAR_ADC_SAR__PM_STBY_MSK EQU 0x02
ADC_SAR_Seq_1_SAR_ADC_SAR__SW0 EQU CYREG_SAR1_SW0
ADC_SAR_Seq_1_SAR_ADC_SAR__SW2 EQU CYREG_SAR1_SW2
ADC_SAR_Seq_1_SAR_ADC_SAR__SW3 EQU CYREG_SAR1_SW3
ADC_SAR_Seq_1_SAR_ADC_SAR__SW4 EQU CYREG_SAR1_SW4
ADC_SAR_Seq_1_SAR_ADC_SAR__SW6 EQU CYREG_SAR1_SW6
ADC_SAR_Seq_1_SAR_ADC_SAR__TR0 EQU CYREG_SAR1_TR0
ADC_SAR_Seq_1_SAR_ADC_SAR__WRK0 EQU CYREG_SAR1_WRK0
ADC_SAR_Seq_1_SAR_ADC_SAR__WRK1 EQU CYREG_SAR1_WRK1
ADC_SAR_Seq_1_TempBuf__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
ADC_SAR_Seq_1_TempBuf__DRQ_NUMBER EQU 1
ADC_SAR_Seq_1_TempBuf__NUMBEROF_TDS EQU 0
ADC_SAR_Seq_1_TempBuf__PRIORITY EQU 2
ADC_SAR_Seq_1_TempBuf__TERMIN_EN EQU 0
ADC_SAR_Seq_1_TempBuf__TERMIN_SEL EQU 0
ADC_SAR_Seq_1_TempBuf__TERMOUT0_EN EQU 1
ADC_SAR_Seq_1_TempBuf__TERMOUT0_SEL EQU 1
ADC_SAR_Seq_1_TempBuf__TERMOUT1_EN EQU 0
ADC_SAR_Seq_1_TempBuf__TERMOUT1_SEL EQU 0

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 26
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 26
CYDEV_CHIP_MEMBER_4AA EQU 25
CYDEV_CHIP_MEMBER_4AB EQU 30
CYDEV_CHIP_MEMBER_4AC EQU 14
CYDEV_CHIP_MEMBER_4AD EQU 15
CYDEV_CHIP_MEMBER_4AE EQU 16
CYDEV_CHIP_MEMBER_4D EQU 20
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 27
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 24
CYDEV_CHIP_MEMBER_4I EQU 32
CYDEV_CHIP_MEMBER_4J EQU 21
CYDEV_CHIP_MEMBER_4K EQU 22
CYDEV_CHIP_MEMBER_4L EQU 31
CYDEV_CHIP_MEMBER_4M EQU 29
CYDEV_CHIP_MEMBER_4N EQU 11
CYDEV_CHIP_MEMBER_4O EQU 8
CYDEV_CHIP_MEMBER_4P EQU 28
CYDEV_CHIP_MEMBER_4Q EQU 17
CYDEV_CHIP_MEMBER_4R EQU 9
CYDEV_CHIP_MEMBER_4S EQU 12
CYDEV_CHIP_MEMBER_4T EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 23
CYDEV_CHIP_MEMBER_4W EQU 13
CYDEV_CHIP_MEMBER_4X EQU 7
CYDEV_CHIP_MEMBER_4Y EQU 18
CYDEV_CHIP_MEMBER_4Z EQU 19
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 33
CYDEV_CHIP_MEMBER_FM3 EQU 37
CYDEV_CHIP_MEMBER_FM4 EQU 38
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 34
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 35
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 36
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4AA_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AB_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AC_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AD_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AE_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4W_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4X_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Y_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Z_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000003
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000003
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
