/* Generated by Yosys 0.16+31 (git sha1 81edda473, clang 13.0.1 -fPIC -Os) */

(* dynports =  1  *)
(* cells_not_processed =  1  *)
(* src = "../vtr/verilog/arm_core.v:7283.1-7550.10" *)
module a25_wishbone(i_clk, i_port0_req, o_port0_ack, i_port0_write, i_port0_wdata, i_port0_be, i_port0_addr, o_port0_rdata, i_port1_req, o_port1_ack, i_port1_write, i_port1_wdata, i_port1_be, i_port1_addr, o_port1_rdata, i_port2_req, o_port2_ack, i_port2_write, i_port2_wdata, i_port2_be, i_port2_addr
, o_port2_rdata, o_wb_adr, o_wb_sel, o_wb_we, o_wb_dat, o_wb_cyc, o_wb_stb, i_wb_dat, i_wb_ack);
  (* src = "../vtr/verilog/arm_core.v:7488.1-7544.8" *)
  wire [31:0] _000_;
  (* src = "../vtr/verilog/arm_core.v:7488.1-7544.8" *)
  wire _001_;
  (* src = "../vtr/verilog/arm_core.v:7488.1-7544.8" *)
  wire [127:0] _002_;
  (* src = "../vtr/verilog/arm_core.v:7488.1-7544.8" *)
  wire [15:0] _003_;
  (* src = "../vtr/verilog/arm_core.v:7488.1-7544.8" *)
  wire _004_;
  (* src = "../vtr/verilog/arm_core.v:7488.1-7544.8" *)
  wire _005_;
  (* src = "../vtr/verilog/arm_core.v:7488.1-7544.8" *)
  wire [2:0] _006_;
  (* src = "../vtr/verilog/arm_core.v:7374.18-7374.34" *)
  wire [31:0] _007_;
  (* src = "../vtr/verilog/arm_core.v:7378.22-7378.37" *)
  wire _008_;
  (* src = "../vtr/verilog/arm_core.v:7377.18-7377.35" *)
  wire [127:0] _009_;
  (* src = "../vtr/verilog/arm_core.v:7375.22-7375.38" *)
  wire [15:0] _010_;
  (* src = "../vtr/verilog/arm_core.v:7379.25-7379.40" *)
  wire _011_;
  (* src = "../vtr/verilog/arm_core.v:7376.29-7376.44" *)
  wire _012_;
  (* src = "../vtr/verilog/arm_core.v:7397.29-7397.48" *)
  wire [2:0] _013_;
  (* src = "../vtr/verilog/arm_core.v:7547.77-7547.97" *)
  wire _014_;
  (* src = "../vtr/verilog/arm_core.v:7547.74-7547.114" *)
  wire [2:0] _015_;
  (* src = "../vtr/verilog/arm_core.v:7472.27-7472.55" *)
  wire _016_;
  (* src = "../vtr/verilog/arm_core.v:7473.27-7473.55" *)
  wire _017_;
  (* src = "../vtr/verilog/arm_core.v:7473.27-7473.73" *)
  wire _018_;
  (* src = "../vtr/verilog/arm_core.v:7474.27-7474.55" *)
  wire _019_;
  (* src = "../vtr/verilog/arm_core.v:7474.27-7474.73" *)
  wire _020_;
  (* src = "../vtr/verilog/arm_core.v:7474.27-7474.90" *)
  wire _021_;
  (* src = "../vtr/verilog/arm_core.v:7470.27-7470.36" *)
  wire _022_;
  (* src = "../vtr/verilog/arm_core.v:7473.41-7473.55" *)
  wire _023_;
  (* src = "../vtr/verilog/arm_core.v:7474.41-7474.55" *)
  wire _024_;
  (* src = "../vtr/verilog/arm_core.v:7474.59-7474.73" *)
  wire _025_;
  (* src = "../vtr/verilog/arm_core.v:7470.27-7470.48" *)
  wire _026_;
  (* src = "../vtr/verilog/arm_core.v:7547.88-7547.97" *)
  wire _027_;
  wire [2:0] _028_;
  wire _029_;
  wire [2:0] _030_;
  wire _031_;
  wire [2:0] _032_;
  wire _033_;
  wire [2:0] _034_;
  wire _035_;
  wire _036_;
  wire _037_;
  wire _038_;
  wire _039_;
  wire _040_;
  wire _041_;
  wire _042_;
  wire _043_;
  wire _044_;
  wire _045_;
  wire _046_;
  wire _047_;
  wire _048_;
  wire _049_;
  wire _050_;
  wire _051_;
  wire [127:0] _052_;
  wire _053_;
  wire [127:0] _054_;
  wire _055_;
  wire [127:0] _056_;
  wire _057_;
  wire [127:0] _058_;
  wire _059_;
  wire _060_;
  wire _061_;
  wire _062_;
  wire _063_;
  wire _064_;
  wire _065_;
  wire _066_;
  wire _067_;
  wire [15:0] _068_;
  wire _069_;
  wire [15:0] _070_;
  wire _071_;
  wire [15:0] _072_;
  wire _073_;
  wire [15:0] _074_;
  wire _075_;
  wire [31:0] _076_;
  wire _077_;
  wire [31:0] _078_;
  wire _079_;
  wire [31:0] _080_;
  wire _081_;
  wire [31:0] _082_;
  wire _083_;
  (* src = "../vtr/verilog/arm_core.v:7328.29-7328.34" *)
  input i_clk;
  wire i_clk;
  (* src = "../vtr/verilog/arm_core.v:7337.29-7337.41" *)
  input [31:0] i_port0_addr;
  wire [31:0] i_port0_addr;
  (* src = "../vtr/verilog/arm_core.v:7336.29-7336.39" *)
  input [15:0] i_port0_be;
  wire [15:0] i_port0_be;
  (* src = "../vtr/verilog/arm_core.v:7332.29-7332.40" *)
  input i_port0_req;
  wire i_port0_req;
  (* src = "../vtr/verilog/arm_core.v:7335.29-7335.42" *)
  input [127:0] i_port0_wdata;
  wire [127:0] i_port0_wdata;
  (* src = "../vtr/verilog/arm_core.v:7334.29-7334.42" *)
  input i_port0_write;
  wire i_port0_write;
  (* src = "../vtr/verilog/arm_core.v:7346.29-7346.41" *)
  input [31:0] i_port1_addr;
  wire [31:0] i_port1_addr;
  (* src = "../vtr/verilog/arm_core.v:7345.29-7345.39" *)
  input [15:0] i_port1_be;
  wire [15:0] i_port1_be;
  (* src = "../vtr/verilog/arm_core.v:7341.29-7341.40" *)
  input i_port1_req;
  wire i_port1_req;
  (* src = "../vtr/verilog/arm_core.v:7344.29-7344.42" *)
  input [127:0] i_port1_wdata;
  wire [127:0] i_port1_wdata;
  (* src = "../vtr/verilog/arm_core.v:7343.29-7343.42" *)
  input i_port1_write;
  wire i_port1_write;
  (* src = "../vtr/verilog/arm_core.v:7355.29-7355.41" *)
  input [31:0] i_port2_addr;
  wire [31:0] i_port2_addr;
  (* src = "../vtr/verilog/arm_core.v:7354.29-7354.39" *)
  input [15:0] i_port2_be;
  wire [15:0] i_port2_be;
  (* src = "../vtr/verilog/arm_core.v:7350.29-7350.40" *)
  input i_port2_req;
  wire i_port2_req;
  (* src = "../vtr/verilog/arm_core.v:7353.29-7353.42" *)
  input [127:0] i_port2_wdata;
  wire [127:0] i_port2_wdata;
  (* src = "../vtr/verilog/arm_core.v:7352.29-7352.42" *)
  input i_port2_write;
  wire i_port2_write;
  (* src = "../vtr/verilog/arm_core.v:7367.29-7367.37" *)
  input i_wb_ack;
  wire i_wb_ack;
  (* src = "../vtr/verilog/arm_core.v:7366.29-7366.37" *)
  input [127:0] i_wb_dat;
  wire [127:0] i_wb_dat;
  (* src = "../vtr/verilog/arm_core.v:7396.29-7396.39" *)
  wire new_access;
  (* src = "../vtr/verilog/arm_core.v:7333.29-7333.40" *)
  output o_port0_ack;
  wire o_port0_ack;
  (* src = "../vtr/verilog/arm_core.v:7338.29-7338.42" *)
  output [127:0] o_port0_rdata;
  wire [127:0] o_port0_rdata;
  (* src = "../vtr/verilog/arm_core.v:7342.29-7342.40" *)
  output o_port1_ack;
  wire o_port1_ack;
  (* src = "../vtr/verilog/arm_core.v:7347.29-7347.42" *)
  output [127:0] o_port1_rdata;
  wire [127:0] o_port1_rdata;
  (* src = "../vtr/verilog/arm_core.v:7351.29-7351.40" *)
  output o_port2_ack;
  wire o_port2_ack;
  (* src = "../vtr/verilog/arm_core.v:7356.29-7356.42" *)
  output [127:0] o_port2_rdata;
  wire [127:0] o_port2_rdata;
  (* src = "../vtr/verilog/arm_core.v:7360.29-7360.37" *)
  output [31:0] o_wb_adr;
  reg [31:0] o_wb_adr = 32'd0;
  (* src = "../vtr/verilog/arm_core.v:7364.29-7364.37" *)
  output o_wb_cyc;
  reg o_wb_cyc = 1'h0;
  (* src = "../vtr/verilog/arm_core.v:7363.29-7363.37" *)
  output [127:0] o_wb_dat;
  reg [127:0] o_wb_dat = 128'h00000000000000000000000000000000;
  (* src = "../vtr/verilog/arm_core.v:7361.29-7361.37" *)
  output [15:0] o_wb_sel;
  reg [15:0] o_wb_sel = 16'h0000;
  (* src = "../vtr/verilog/arm_core.v:7365.29-7365.37" *)
  output o_wb_stb;
  reg o_wb_stb = 1'h0;
  (* src = "../vtr/verilog/arm_core.v:7362.29-7362.36" *)
  output o_wb_we;
  reg o_wb_we = 1'h0;
  (* src = "../vtr/verilog/arm_core.v:7397.29-7397.41" *)
  reg [2:0] serving_port = 3'h0;
  (* src = "../vtr/verilog/arm_core.v:7381.29-7381.42" *)
  wire [2:0] wbuf_accepted;
  (* src = "../vtr/verilog/arm_core.v:7392.29-7392.39" *)
  wire [31:0] wbuf_addr0;
  (* src = "../vtr/verilog/arm_core.v:7393.29-7393.39" *)
  wire [31:0] wbuf_addr1;
  (* src = "../vtr/verilog/arm_core.v:7394.29-7394.39" *)
  wire [31:0] wbuf_addr2;
  (* src = "../vtr/verilog/arm_core.v:7389.29-7389.37" *)
  wire [15:0] wbuf_be0;
  (* src = "../vtr/verilog/arm_core.v:7390.29-7390.37" *)
  wire [15:0] wbuf_be1;
  (* src = "../vtr/verilog/arm_core.v:7391.29-7391.37" *)
  wire [15:0] wbuf_be2;
  (* src = "../vtr/verilog/arm_core.v:7395.29-7395.45" *)
  wire [2:0] wbuf_rdata_valid;
  (* src = "../vtr/verilog/arm_core.v:7380.29-7380.39" *)
  wire [2:0] wbuf_valid;
  (* src = "../vtr/verilog/arm_core.v:7386.29-7386.40" *)
  wire [127:0] wbuf_wdata0;
  (* src = "../vtr/verilog/arm_core.v:7387.29-7387.40" *)
  wire [127:0] wbuf_wdata1;
  (* src = "../vtr/verilog/arm_core.v:7388.29-7388.40" *)
  wire [127:0] wbuf_wdata2;
  (* src = "../vtr/verilog/arm_core.v:7382.29-7382.39" *)
  wire [2:0] wbuf_write;
  assign _014_ = i_wb_ack & (* src = "../vtr/verilog/arm_core.v:7547.77-7547.97" *) _027_;
  assign _015_ = { _014_, _014_, _014_ } & (* src = "../vtr/verilog/arm_core.v:7547.74-7547.114" *) serving_port;
  assign _016_ = new_access && (* src = "../vtr/verilog/arm_core.v:7472.27-7472.55" *) wbuf_valid[0];
  assign _017_ = new_access && (* src = "../vtr/verilog/arm_core.v:7473.27-7473.55" *) _023_;
  assign _018_ = _017_ && (* src = "../vtr/verilog/arm_core.v:7473.27-7473.73" *) wbuf_valid[1];
  assign _019_ = new_access && (* src = "../vtr/verilog/arm_core.v:7474.27-7474.55" *) _024_;
  assign _020_ = _019_ && (* src = "../vtr/verilog/arm_core.v:7474.27-7474.73" *) _025_;
  assign _021_ = _020_ && (* src = "../vtr/verilog/arm_core.v:7474.27-7474.90" *) wbuf_valid[2];
  assign _022_ = ! (* src = "../vtr/verilog/arm_core.v:7470.27-7470.36" *) o_wb_stb;
  assign _023_ = ! (* src = "../vtr/verilog/arm_core.v:7473.41-7473.55" *) wbuf_valid[0];
  assign _024_ = ! (* src = "../vtr/verilog/arm_core.v:7474.41-7474.55" *) wbuf_valid[0];
  assign _025_ = ! (* src = "../vtr/verilog/arm_core.v:7474.59-7474.73" *) wbuf_valid[1];
  assign _026_ = _022_ || (* src = "../vtr/verilog/arm_core.v:7470.27-7470.48" *) i_wb_ack;
  assign _027_ = ~ (* src = "../vtr/verilog/arm_core.v:7547.88-7547.97" *) o_wb_we;
  (* src = "../vtr/verilog/arm_core.v:7488.1-7544.8" *)
  always @(posedge i_clk)
    o_wb_adr <= _082_;
  (* src = "../vtr/verilog/arm_core.v:7488.1-7544.8" *)
  always @(posedge i_clk)
    o_wb_sel <= _074_;
  (* src = "../vtr/verilog/arm_core.v:7488.1-7544.8" *)
  always @(posedge i_clk)
    o_wb_we <= _066_;
  (* src = "../vtr/verilog/arm_core.v:7488.1-7544.8" *)
  always @(posedge i_clk)
    o_wb_dat <= _058_;
  (* src = "../vtr/verilog/arm_core.v:7488.1-7544.8" *)
  always @(posedge i_clk)
    o_wb_cyc <= _050_;
  (* src = "../vtr/verilog/arm_core.v:7488.1-7544.8" *)
  always @(posedge i_clk)
    o_wb_stb <= _042_;
  (* src = "../vtr/verilog/arm_core.v:7488.1-7544.8" *)
  always @(posedge i_clk)
    serving_port <= _034_;
  assign _028_ = _029_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/arm_core.v:7516.18-7516.31|../vtr/verilog/arm_core.v:7516.14-7542.16" *) 3'h4 : 3'h0;
  assign _030_ = _031_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/arm_core.v:7502.18-7502.31|../vtr/verilog/arm_core.v:7502.14-7542.16" *) 3'h2 : _028_;
  assign _032_ = _033_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/arm_core.v:7492.13-7492.26|../vtr/verilog/arm_core.v:7492.9-7542.16" *) 3'h1 : _030_;
  assign _034_ = _035_ ? (* src = "../vtr/verilog/arm_core.v:7490.9-7490.19|../vtr/verilog/arm_core.v:7490.5-7543.12" *) _032_ : serving_port;
  assign _036_ = _037_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/arm_core.v:7516.18-7516.31|../vtr/verilog/arm_core.v:7516.14-7542.16" *) 1'h1 : 1'h0;
  assign _038_ = _039_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/arm_core.v:7502.18-7502.31|../vtr/verilog/arm_core.v:7502.14-7542.16" *) 1'h1 : _036_;
  assign _040_ = _041_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/arm_core.v:7492.13-7492.26|../vtr/verilog/arm_core.v:7492.9-7542.16" *) 1'h1 : _038_;
  assign _042_ = _043_ ? (* src = "../vtr/verilog/arm_core.v:7490.9-7490.19|../vtr/verilog/arm_core.v:7490.5-7543.12" *) _040_ : o_wb_stb;
  assign _044_ = _045_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/arm_core.v:7516.18-7516.31|../vtr/verilog/arm_core.v:7516.14-7542.16" *) 1'h1 : 1'h0;
  assign _046_ = _047_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/arm_core.v:7502.18-7502.31|../vtr/verilog/arm_core.v:7502.14-7542.16" *) 1'h1 : _044_;
  assign _048_ = _049_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/arm_core.v:7492.13-7492.26|../vtr/verilog/arm_core.v:7492.9-7542.16" *) 1'h1 : _046_;
  assign _050_ = _051_ ? (* src = "../vtr/verilog/arm_core.v:7490.9-7490.19|../vtr/verilog/arm_core.v:7490.5-7543.12" *) _048_ : o_wb_cyc;
  assign _052_ = _053_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/arm_core.v:7516.18-7516.31|../vtr/verilog/arm_core.v:7516.14-7542.16" *) wbuf_wdata2 : 128'h00000000000000000000000000000000;
  assign _054_ = _055_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/arm_core.v:7502.18-7502.31|../vtr/verilog/arm_core.v:7502.14-7542.16" *) wbuf_wdata1 : _052_;
  assign _056_ = _057_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/arm_core.v:7492.13-7492.26|../vtr/verilog/arm_core.v:7492.9-7542.16" *) wbuf_wdata0 : _054_;
  assign _058_ = _059_ ? (* src = "../vtr/verilog/arm_core.v:7490.9-7490.19|../vtr/verilog/arm_core.v:7490.5-7543.12" *) _056_ : o_wb_dat;
  assign _060_ = _061_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/arm_core.v:7516.18-7516.31|../vtr/verilog/arm_core.v:7516.14-7542.16" *) wbuf_write[2] : 1'h0;
  assign _062_ = _063_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/arm_core.v:7502.18-7502.31|../vtr/verilog/arm_core.v:7502.14-7542.16" *) wbuf_write[1] : _060_;
  assign _064_ = _065_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/arm_core.v:7492.13-7492.26|../vtr/verilog/arm_core.v:7492.9-7542.16" *) wbuf_write[0] : _062_;
  assign _066_ = _067_ ? (* src = "../vtr/verilog/arm_core.v:7490.9-7490.19|../vtr/verilog/arm_core.v:7490.5-7543.12" *) _064_ : o_wb_we;
  assign _068_ = _069_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/arm_core.v:7516.18-7516.31|../vtr/verilog/arm_core.v:7516.14-7542.16" *) wbuf_be2 : o_wb_sel;
  assign _070_ = _071_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/arm_core.v:7502.18-7502.31|../vtr/verilog/arm_core.v:7502.14-7542.16" *) wbuf_be1 : _068_;
  assign _072_ = _073_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/arm_core.v:7492.13-7492.26|../vtr/verilog/arm_core.v:7492.9-7542.16" *) wbuf_be0 : _070_;
  assign _074_ = _075_ ? (* src = "../vtr/verilog/arm_core.v:7490.9-7490.19|../vtr/verilog/arm_core.v:7490.5-7543.12" *) _072_ : o_wb_sel;
  assign _076_ = _077_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/arm_core.v:7516.18-7516.31|../vtr/verilog/arm_core.v:7516.14-7542.16" *) wbuf_addr2 : 32'd0;
  assign _078_ = _079_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/arm_core.v:7502.18-7502.31|../vtr/verilog/arm_core.v:7502.14-7542.16" *) wbuf_addr1 : _076_;
  assign _080_ = _081_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/arm_core.v:7492.13-7492.26|../vtr/verilog/arm_core.v:7492.9-7542.16" *) wbuf_addr0 : _078_;
  assign _082_ = _083_ ? (* src = "../vtr/verilog/arm_core.v:7490.9-7490.19|../vtr/verilog/arm_core.v:7490.5-7543.12" *) _080_ : o_wb_adr;
  (* module_not_derived = 32'd1 *)
  (* src = "../vtr/verilog/arm_core.v:7404.18-7423.6" *)
  a25_wishbone_buf u_wishbone_buf_p0 (
    .i_accepted(wbuf_accepted[0]),
    .i_addr(i_port0_addr),
    .i_be(i_port0_be),
    .i_clk(i_clk),
    .i_rdata(i_wb_dat),
    .i_rdata_valid(wbuf_rdata_valid[0]),
    .i_req(i_port0_req),
    .i_wdata(i_port0_wdata),
    .i_write(i_port0_write),
    .o_ack(o_port0_ack),
    .o_addr(wbuf_addr0),
    .o_be(wbuf_be0),
    .o_rdata(o_port0_rdata),
    .o_valid(wbuf_valid[0]),
    .o_wdata(wbuf_wdata0),
    .o_write(wbuf_write[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../vtr/verilog/arm_core.v:7426.18-7445.6" *)
  a25_wishbone_buf u_wishbone_buf_p1 (
    .i_accepted(wbuf_accepted[1]),
    .i_addr(i_port1_addr),
    .i_be(i_port1_be),
    .i_clk(i_clk),
    .i_rdata(i_wb_dat),
    .i_rdata_valid(wbuf_rdata_valid[1]),
    .i_req(i_port1_req),
    .i_wdata(i_port1_wdata),
    .i_write(i_port1_write),
    .o_ack(o_port1_ack),
    .o_addr(wbuf_addr1),
    .o_be(wbuf_be1),
    .o_rdata(o_port1_rdata),
    .o_valid(wbuf_valid[1]),
    .o_wdata(wbuf_wdata1),
    .o_write(wbuf_write[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../vtr/verilog/arm_core.v:7448.18-7467.6" *)
  a25_wishbone_buf u_wishbone_buf_p2 (
    .i_accepted(wbuf_accepted[2]),
    .i_addr(i_port2_addr),
    .i_be(i_port2_be),
    .i_clk(i_clk),
    .i_rdata(i_wb_dat),
    .i_rdata_valid(wbuf_rdata_valid[2]),
    .i_req(i_port2_req),
    .i_wdata(i_port2_wdata),
    .i_write(i_port2_write),
    .o_ack(o_port2_ack),
    .o_addr(wbuf_addr2),
    .o_be(wbuf_be2),
    .o_rdata(o_port2_rdata),
    .o_valid(wbuf_valid[2]),
    .o_wdata(wbuf_wdata2),
    .o_write(wbuf_write[2])
  );
  assign new_access = _026_;
  assign wbuf_accepted[0] = _016_;
  assign wbuf_accepted[1] = _018_;
  assign wbuf_accepted[2] = _021_;
  assign wbuf_rdata_valid = _015_;
  assign _007_ = 32'd0;
  assign _010_ = 16'h0000;
  assign _012_ = 1'h0;
  assign _009_ = 128'h00000000000000000000000000000000;
  assign _008_ = 1'h0;
  assign _011_ = 1'h0;
  assign _013_ = 3'h0;
  assign _029_ = wbuf_valid[2];
  assign _031_ = wbuf_valid[1];
  assign _033_ = wbuf_valid[0];
  assign _035_ = new_access;
  assign _006_ = _034_;
  assign _037_ = wbuf_valid[2];
  assign _039_ = wbuf_valid[1];
  assign _041_ = wbuf_valid[0];
  assign _043_ = new_access;
  assign _004_ = _042_;
  assign _045_ = wbuf_valid[2];
  assign _047_ = wbuf_valid[1];
  assign _049_ = wbuf_valid[0];
  assign _051_ = new_access;
  assign _001_ = _050_;
  assign _053_ = wbuf_valid[2];
  assign _055_ = wbuf_valid[1];
  assign _057_ = wbuf_valid[0];
  assign _059_ = new_access;
  assign _002_ = _058_;
  assign _061_ = wbuf_valid[2];
  assign _063_ = wbuf_valid[1];
  assign _065_ = wbuf_valid[0];
  assign _067_ = new_access;
  assign _005_ = _066_;
  assign _069_ = wbuf_valid[2];
  assign _071_ = wbuf_valid[1];
  assign _073_ = wbuf_valid[0];
  assign _075_ = new_access;
  assign _003_ = _074_;
  assign _077_ = wbuf_valid[2];
  assign _079_ = wbuf_valid[1];
  assign _081_ = wbuf_valid[0];
  assign _083_ = new_access;
  assign _000_ = _082_;
endmodule
