
*** Running vivado
    with args -log FifoTDL.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source FifoTDL.tcl


****** Vivado v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:54:47 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source FifoTDL.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1187.125 ; gain = 76.000 ; free physical = 3661 ; free virtual = 11302
INFO: [Synth 8-638] synthesizing module 'FifoTDL' [/home/arkady/Documents/Vivado Projects/TDCTwoStage/TDCTwoStage.srcs/sources_1/ip/FifoTDL/synth/FifoTDL.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'FifoTDL' (18#1) [/home/arkady/Documents/Vivado Projects/TDCTwoStage/TDCTwoStage.srcs/sources_1/ip/FifoTDL/synth/FifoTDL.vhd:72]
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1307.625 ; gain = 196.500 ; free physical = 3681 ; free virtual = 11317
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1307.625 ; gain = 196.500 ; free physical = 3683 ; free virtual = 11320
INFO: [Device 21-403] Loading part xc7vx485tffg1761-2
Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1687.289 ; gain = 0.000 ; free physical = 3288 ; free virtual = 10942
Finished Constraint Validation : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1687.289 ; gain = 576.164 ; free physical = 3380 ; free virtual = 11025
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1687.289 ; gain = 576.164 ; free physical = 3380 ; free virtual = 11025
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1687.289 ; gain = 576.164 ; free physical = 3382 ; free virtual = 11027
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1687.289 ; gain = 576.164 ; free physical = 3374 ; free virtual = 11019
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1687.289 ; gain = 576.164 ; free physical = 3364 ; free virtual = 11009
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+-------------------------------------------------------------------------------+----------------+----------------------+--------------+
|Module Name | RTL Object                                                                    | Inference      | Size (Depth x Width) | Primitives   | 
+------------+-------------------------------------------------------------------------------+----------------+----------------------+--------------+
|U0          | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 16 x 6               | RAM32M x 1   | 
+------------+-------------------------------------------------------------------------------+----------------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 1687.289 ; gain = 576.164 ; free physical = 3238 ; free virtual = 10884
Finished Timing Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 1687.289 ; gain = 576.164 ; free physical = 3237 ; free virtual = 10883
Finished Technology Mapping : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 1687.289 ; gain = 576.164 ; free physical = 3238 ; free virtual = 10884
Finished IO Insertion : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1687.289 ; gain = 576.164 ; free physical = 3238 ; free virtual = 10884
Finished Renaming Generated Instances : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1687.289 ; gain = 576.164 ; free physical = 3238 ; free virtual = 10884
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1687.289 ; gain = 576.164 ; free physical = 3238 ; free virtual = 10884
Finished Renaming Generated Ports : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1687.289 ; gain = 576.164 ; free physical = 3238 ; free virtual = 10884
Finished Handling Custom Attributes : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1687.289 ; gain = 576.164 ; free physical = 3238 ; free virtual = 10884
Finished Renaming Generated Nets : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1687.289 ; gain = 576.164 ; free physical = 3238 ; free virtual = 10884

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |LUT1   |     4|
|2     |LUT2   |     8|
|3     |LUT3   |     2|
|4     |LUT4   |     5|
|5     |LUT5   |     2|
|6     |LUT6   |     3|
|7     |RAM32M |     1|
|8     |FDCE   |    20|
|9     |FDPE   |    21|
|10    |FDRE   |     4|
+------+-------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1687.289 ; gain = 576.164 ; free physical = 3238 ; free virtual = 10884
synth_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1687.297 ; gain = 596.758 ; free physical = 3255 ; free virtual = 10901
