
main.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000276  00800100  00008900  00008994  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00008900  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000385  00800376  00800376  00008c0a  2**0
                  ALLOC
  3 .stab         00019818  00000000  00000000  00008c0c  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00006d10  00000000  00000000  00022424  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 c9 04 	jmp	0x992	; 0x992 <__ctors_end>
       4:	0c 94 41 26 	jmp	0x4c82	; 0x4c82 <__vector_1>
       8:	0c 94 e8 04 	jmp	0x9d0	; 0x9d0 <__bad_interrupt>
       c:	0c 94 e8 04 	jmp	0x9d0	; 0x9d0 <__bad_interrupt>
      10:	0c 94 e8 04 	jmp	0x9d0	; 0x9d0 <__bad_interrupt>
      14:	0c 94 e8 04 	jmp	0x9d0	; 0x9d0 <__bad_interrupt>
      18:	0c 94 e8 04 	jmp	0x9d0	; 0x9d0 <__bad_interrupt>
      1c:	0c 94 e8 04 	jmp	0x9d0	; 0x9d0 <__bad_interrupt>
      20:	0c 94 e8 04 	jmp	0x9d0	; 0x9d0 <__bad_interrupt>
      24:	0c 94 e4 25 	jmp	0x4bc8	; 0x4bc8 <__vector_9>
      28:	0c 94 e8 04 	jmp	0x9d0	; 0x9d0 <__bad_interrupt>
      2c:	0c 94 e8 04 	jmp	0x9d0	; 0x9d0 <__bad_interrupt>
      30:	0c 94 e8 04 	jmp	0x9d0	; 0x9d0 <__bad_interrupt>
      34:	0c 94 e8 04 	jmp	0x9d0	; 0x9d0 <__bad_interrupt>
      38:	0c 94 e8 04 	jmp	0x9d0	; 0x9d0 <__bad_interrupt>
      3c:	0c 94 60 25 	jmp	0x4ac0	; 0x4ac0 <__vector_15>
      40:	0c 94 60 25 	jmp	0x4ac0	; 0x4ac0 <__vector_15>
      44:	0c 94 e8 04 	jmp	0x9d0	; 0x9d0 <__bad_interrupt>
      48:	0c 94 e8 04 	jmp	0x9d0	; 0x9d0 <__bad_interrupt>
      4c:	0c 94 e8 04 	jmp	0x9d0	; 0x9d0 <__bad_interrupt>
      50:	0c 94 e8 04 	jmp	0x9d0	; 0x9d0 <__bad_interrupt>
      54:	0c 94 e8 04 	jmp	0x9d0	; 0x9d0 <__bad_interrupt>
      58:	0c 94 e8 04 	jmp	0x9d0	; 0x9d0 <__bad_interrupt>
      5c:	0c 94 e8 04 	jmp	0x9d0	; 0x9d0 <__bad_interrupt>
      60:	0c 94 e8 04 	jmp	0x9d0	; 0x9d0 <__bad_interrupt>
      64:	0c 94 e8 04 	jmp	0x9d0	; 0x9d0 <__bad_interrupt>
      68:	0c 94 e8 04 	jmp	0x9d0	; 0x9d0 <__bad_interrupt>
      6c:	0c 94 e8 04 	jmp	0x9d0	; 0x9d0 <__bad_interrupt>
      70:	0c 94 e8 04 	jmp	0x9d0	; 0x9d0 <__bad_interrupt>
      74:	0c 94 e8 04 	jmp	0x9d0	; 0x9d0 <__bad_interrupt>
      78:	0c 94 e8 04 	jmp	0x9d0	; 0x9d0 <__bad_interrupt>
      7c:	0c 94 e8 04 	jmp	0x9d0	; 0x9d0 <__bad_interrupt>
      80:	0c 94 e8 04 	jmp	0x9d0	; 0x9d0 <__bad_interrupt>
      84:	0c 94 e8 04 	jmp	0x9d0	; 0x9d0 <__bad_interrupt>
      88:	0c 94 e8 04 	jmp	0x9d0	; 0x9d0 <__bad_interrupt>
      8c:	97 15       	cp	r25, r7
      8e:	9d 15       	cp	r25, r13
      90:	a0 15       	cp	r26, r0
      92:	a3 15       	cp	r26, r3
      94:	a6 15       	cp	r26, r6
      96:	a9 15       	cp	r26, r9
      98:	af 15       	cp	r26, r15
      9a:	ac 15       	cp	r26, r12
      9c:	b2 15       	cp	r27, r2
      9e:	b5 15       	cp	r27, r5
      a0:	b8 15       	cp	r27, r8
      a2:	c1 15       	cp	r28, r1
      a4:	c4 15       	cp	r28, r4
      a6:	c7 15       	cp	r28, r7
      a8:	ca 15       	cp	r28, r10
      aa:	be 15       	cp	r27, r14
      ac:	94 15       	cp	r25, r4
      ae:	9a 15       	cp	r25, r10
      b0:	cd 15       	cp	r28, r13
      b2:	d0 15       	cp	r29, r0
      b4:	bb 15       	cp	r27, r11
      b6:	91 15       	cp	r25, r1
      b8:	08 00       	.word	0x0008	; ????
      ba:	00 00       	nop
      bc:	be 92       	st	-X, r11
      be:	24 49       	sbci	r18, 0x94	; 148
      c0:	12 3e       	cpi	r17, 0xE2	; 226
      c2:	ab aa       	std	Y+51, r10	; 0x33
      c4:	aa 2a       	or	r10, r26
      c6:	be cd       	rjmp	.-1156   	; 0xfffffc44 <__eeprom_end+0xff7efc44>
      c8:	cc cc       	rjmp	.-1640   	; 0xfffffa62 <__eeprom_end+0xff7efa62>
      ca:	4c 3e       	cpi	r20, 0xEC	; 236
      cc:	00 00       	nop
      ce:	00 80       	ld	r0, Z
      d0:	be ab       	std	Y+54, r27	; 0x36
      d2:	aa aa       	std	Y+50, r10	; 0x32
      d4:	aa 3e       	cpi	r26, 0xEA	; 234
      d6:	00 00       	nop
      d8:	00 00       	nop
      da:	bf 00       	.word	0x00bf	; ????
      dc:	00 00       	nop
      de:	80 3f       	cpi	r24, 0xF0	; 240
      e0:	00 00       	nop
      e2:	00 00       	nop
      e4:	00 08       	sbc	r0, r0
      e6:	41 78       	andi	r20, 0x81	; 129
      e8:	d3 bb       	out	0x13, r29	; 19
      ea:	43 87       	std	Z+11, r20	; 0x0b
      ec:	d1 13       	cpse	r29, r17
      ee:	3d 19       	sub	r19, r13
      f0:	0e 3c       	cpi	r16, 0xCE	; 206
      f2:	c3 bd       	out	0x23, r28	; 35
      f4:	42 82       	std	Z+2, r4	; 0x02
      f6:	ad 2b       	or	r26, r29
      f8:	3e 68       	ori	r19, 0x8E	; 142
      fa:	ec 82       	std	Y+4, r14	; 0x04
      fc:	76 be       	out	0x36, r7	; 54
      fe:	d9 8f       	std	Y+25, r29	; 0x19
     100:	e1 a9       	ldd	r30, Z+49	; 0x31
     102:	3e 4c       	sbci	r19, 0xCE	; 206
     104:	80 ef       	ldi	r24, 0xF0	; 240
     106:	ff be       	out	0x3f, r15	; 63
     108:	01 c4       	rjmp	.+2050   	; 0x90c <__c.1863+0x78>
     10a:	ff 7f       	andi	r31, 0xFF	; 255
     10c:	3f 00       	.word	0x003f	; ????
     10e:	00 00       	nop
     110:	00 00       	nop
     112:	07 63       	ori	r16, 0x37	; 55
     114:	42 36       	cpi	r20, 0x62	; 98
     116:	b7 9b       	sbis	0x16, 7	; 22
     118:	d8 a7       	std	Y+40, r29	; 0x28
     11a:	1a 39       	cpi	r17, 0x9A	; 154
     11c:	68 56       	subi	r22, 0x68	; 104
     11e:	18 ae       	std	Y+56, r1	; 0x38
     120:	ba ab       	std	Y+50, r27	; 0x32
     122:	55 8c       	ldd	r5, Z+29	; 0x1d
     124:	1d 3c       	cpi	r17, 0xCD	; 205
     126:	b7 cc       	rjmp	.-1682   	; 0xfffffa96 <__eeprom_end+0xff7efa96>
     128:	57 63       	ori	r21, 0x37	; 55
     12a:	bd 6d       	ori	r27, 0xDD	; 221
     12c:	ed fd       	.word	0xfded	; ????
     12e:	75 3e       	cpi	r23, 0xE5	; 229
     130:	f6 17       	cp	r31, r22
     132:	72 31       	cpi	r23, 0x12	; 18
     134:	bf 00       	.word	0x00bf	; ????
     136:	00 00       	nop
     138:	80 3f       	cpi	r24, 0xF0	; 240

0000013a <__c.2206>:
     13a:	55 4e 4b 4f 57 4e 00                                UNKOWN.

00000141 <__c.2203>:
     141:	45 78 74 65 72 6e 61 6c 20 52 65 73 65 74 00        External Reset.

00000150 <__c.2200>:
     150:	42 72 6f 77 6e 20 4f 75 74 20 44 65 74 65 63 74     Brown Out Detect
	...

00000161 <__c.2197>:
     161:	46 61 69 6c 65 64 20 74 6f 20 63 72 65 61 74 65     Failed to create
     171:	20 53 65 6d 61 70 68 6f 72 65 00                     Semaphore.

0000017c <__c.2194>:
     17c:	46 61 69 6c 65 64 20 74 6f 20 63 72 65 61 74 65     Failed to create
     18c:	20 53 69 67 6e 61 6c 00                              Signal.

00000194 <__c.2191>:
     194:	4b 65 72 6e 65 6c 20 66 75 6e 63 74 69 6f 6e 20     Kernel function 
     1a4:	6e 6f 74 20 69 6d 70 6c 65 6d 65 6e 74 65 64 00     not implemented.

000001b4 <__c.2188>:
     1b4:	44 65 76 69 63 65 20 44 72 69 76 65 72 20 45 72     Device Driver Er
     1c4:	72 6f 72 00                                         ror.

000001c8 <__c.2185>:
     1c8:	57 61 74 63 68 64 6f 67 20 52 65 73 74 61 72 74     Watchdog Restart
	...

000001d9 <__c.2182>:
     1d9:	53 57 20 57 61 74 63 68 64 6f 67 20 52 65 73 74     SW Watchdog Rest
     1e9:	61 72 74 00                                         art.

000001ed <__c.2179>:
     1ed:	54 69 6d 65 72 20 4f 76 65 72 66 6c 6f 77 00        Timer Overflow.

000001fc <__c.2176>:
     1fc:	55 6e 68 61 6e 64 6c 65 64 20 49 6e 74 65 72 72     Unhandled Interr
     20c:	75 70 74 20 56 65 63 74 6f 72 00                    upt Vector.

00000217 <__c.2173>:
     217:	4c 6f 77 20 56 6f 6c 74 61 67 65 00                 Low Voltage.

00000223 <__c.2170>:
     223:	45 78 74 72 61 20 54 61 73 6b 20 73 74 61 72 74     Extra Task start
     233:	65 64 2c 20 69 73 20 6e 72 6b 5f 63 66 67 2e 68     ed, is nrk_cfg.h
     243:	20 6f 6b 3f 00                                       ok?.

00000248 <__c.2167>:
     248:	49 64 6c 65 20 6f 72 20 4b 65 72 6e 65 6c 20 53     Idle or Kernel S
     258:	74 61 63 6b 20 4f 76 65 72 66 6c 6f 77 00           tack Overflow.

00000266 <__c.2164>:
     266:	55 6e 65 78 70 65 63 74 65 64 20 52 65 73 74 61     Unexpected Resta
     276:	72 74 00                                            rt.

00000279 <__c.2161>:
     279:	44 75 70 6c 69 63 61 74 65 64 20 54 61 73 6b 20     Duplicated Task 
     289:	49 44 00                                            ID.

0000028c <__c.2158>:
     28c:	53 63 68 65 64 75 6c 65 72 20 4d 69 73 73 65 64     Scheduler Missed
     29c:	20 57 61 6b 65 75 70 00                              Wakeup.

000002a4 <__c.2155>:
     2a4:	54 61 73 6b 20 52 65 73 65 72 76 65 20 56 69 6f     Task Reserve Vio
     2b4:	6c 61 74 65 64 00                                   lated.

000002ba <__c.2152>:
     2ba:	52 65 73 65 72 76 65 20 45 72 72 6f 72 20 69 6e     Reserve Error in
     2ca:	20 53 63 68 65 64 75 6c 65 72 00                     Scheduler.

000002d5 <__c.2149>:
     2d5:	49 6e 76 61 6c 69 64 20 53 74 61 63 6b 20 50 6f     Invalid Stack Po
     2e5:	69 6e 74 65 72 00                                   inter.

000002eb <__c.2146>:
     2eb:	54 61 73 6b 20 53 74 61 63 6b 20 4f 76 65 72 66     Task Stack Overf
     2fb:	6c 6f 77 00                                         low.

000002ff <__c.2143>:
     2ff:	53 74 61 63 6b 20 77 61 73 20 6e 6f 74 20 64 65     Stack was not de
     30f:	66 69 6e 65 64 20 61 73 20 6c 61 72 67 65 20 65     fined as large e
     31f:	6e 6f 75 67 68 21 00                                nough!.

00000326 <__c.2139>:
     326:	54 61 73 6b 20 70 65 72 69 6f 64 20 74 6f 6f 20     Task period too 
     336:	6c 61 72 67 65 2e 20 50 65 72 69 6f 64 20 6d 75     large. Period mu
     346:	73 74 20 62 65 20 6c 65 73 73 20 74 68 61 6e 20     st be less than 
     356:	36 31 20 73 65 63 6f 6e 64 73 2e 00                 61 seconds..

00000362 <__c.2136>:
     362:	29 3a 20 00                                         ): .

00000366 <__c.2134>:
     366:	2a 4e 52 4b 20 45 52 52 4f 52 28 00                 *NRK ERROR(.

00000372 <__c.2059>:
     372:	0d 0a 53 54 41 43 4b 20 44 55 4d 50 0d 0a 00        ..STACK DUMP...

00000381 <__c.2136>:
     381:	0a 0d 00                                            ...

00000384 <__c.2131>:
     384:	6e 72 6b 5f 71 75 65 75 65 3a 20 00                 nrk_queue: .

00000390 <font5x7>:
     390:	08 08 2a 1c 08 08 1c 2a 08 08 40 44 4a 51 40 40     ..*....*..@DJQ@@
     3a0:	51 4a 44 40 14 74 1c 17 14 10 20 7f 01 01 00 00     QJD@.t.... .....
	...
     3b8:	08 1c 2c 08 08 7f 01 01 01 01 01 01 01 01 7f 7f     ..,.............
     3c8:	40 40 40 40 40 40 40 40 7f 00 00 00 00 00 00 00     @@@@@@@@........
	...
     3e0:	79 11 27 11 79 00 00 00 00 00 00 00 00 00 00 00     y.'.y...........
     3f0:	00 00 00 00 7f 01 01 01 03 60 50 48 44 7e 3e 49     .........`PHD~>I
     400:	49 49 3e 70 0c 03 0c 70 63 49 49 49 63 01 7f 01     II>p...pcIIIc...
     410:	7f 01 63 55 49 41 41 06 01 7e 01 06 08 55 7f 55     ..cUIAA..~...U.U
     420:	08 0f 10 7f 10 0f 4e 71 01 71 4e 38 44 44 38 44     ......Nq.qN8DD8D
     430:	00 00 00 00 00 00 00 5f 00 00 03 00 03 00 00 14     ......._........
     440:	3e 14 3e 14 26 49 7f 49 32 62 15 2a 54 23 36 49     >.>.&I.I2b.*T#6I
     450:	56 20 50 00 03 00 00 00 00 1c 22 41 00 00 41 22     V P......."A..A"
     460:	1c 00 00 14 0e 14 00 08 08 3e 08 08 00 60 00 00     .........>...`..
     470:	00 08 08 08 08 00 00 40 00 00 00 60 10 08 04 03     .......@...`....
     480:	3e 41 41 41 3e 04 02 7f 00 00 62 51 49 45 42 22     >AAA>.....bQIEB"
     490:	41 49 49 36 0c 0b 08 7e 08 4f 49 49 49 31 3e 49     AII6...~.OIII1>I
     4a0:	49 49 32 61 11 09 05 03 36 49 49 49 36 26 49 49     II2a....6III6&II
     4b0:	49 3e 00 22 00 00 00 00 61 00 00 00 08 14 14 22     I>."....a......"
     4c0:	22 14 14 14 14 14 22 22 14 14 08 06 01 59 05 02     "....."".....Y..
     4d0:	3e 41 5d 55 5e 7e 09 09 09 7e 7f 49 49 49 36 3e     >A]U^~...~.III6>
     4e0:	41 41 41 22 7f 41 41 41 3e 7f 49 49 49 41 7f 09     AAA".AAA>.IIIA..
     4f0:	09 09 01 3e 41 49 49 32 7f 08 08 08 7f 00 00 7f     ...>AII2........
     500:	00 00 20 40 40 40 3f 7f 08 14 22 41 7f 40 40 40     .. @@@?..."A.@@@
     510:	00 7f 02 04 02 7f 7f 02 1c 20 7f 3e 41 41 41 3e     ......... .>AAA>
     520:	7f 09 09 09 06 3e 41 51 61 7e 7f 09 19 29 46 26     .....>AQa~...)F&
     530:	49 49 49 32 01 01 7f 01 01 3f 40 40 40 3f 1f 20     III2.....?@@@?. 
     540:	40 20 1f 3f 40 30 40 3f 63 14 08 14 63 03 04 78     @ .?@0@?c...c..x
     550:	04 03 61 51 49 45 43 7f 41 00 00 00 00 00 00 00     ..aQIEC.A.......
     560:	00 00 00 00 41 7f 06 01 06 00 00 40 40 40 40 40     ....A......@@@@@
     570:	01 02 00 00 00 20 54 54 54 78 7f 48 48 48 30 38     ..... TTTx.HHH08
     580:	44 44 44 28 38 44 44 44 7f 38 54 54 54 18 08 7e     DDD(8DDD.8TTT..~
     590:	09 09 01 0c 52 52 52 3e 7f 04 04 04 78 04 7d 40     ....RRR>....x.}@
     5a0:	40 20 20 40 40 44 3d 00 7f 10 28 44 20 3e 51 49     @  @@D=...(D >QI
     5b0:	46 7c 04 7c 04 78 7c 08 04 04 78 38 44 44 44 38     F|.|.x|...x8DDD8
     5c0:	7e 12 12 12 0c 0c 12 12 12 7e 04 78 04 04 08 48     ~........~.x...H
     5d0:	54 54 54 24 04 3f 44 44 40 3c 40 40 3c 40 1c 20     TTT$.?DD@<@@<@. 
     5e0:	40 20 1c 3c 40 30 40 3c 44 28 10 28 44 26 48 48     @ .<@0@<D(.(D&HH
     5f0:	48 3e 44 64 54 4c 44 00 08 3e 41 00 00 00 7f 00     H>DdTLD..>A.....
     600:	00 00 41 3e 08 00 00 00 00 00 00 00 00 00 00 00     ..A>............
	...
     61c:	00 00 00 20 48 3e 09 02 00 00 00 00 00 00 00 00     ... H>..........
     62c:	00 00 04 04 7f 04 04 00 00 00 00 00 00 00 00 00     ................
	...
     66c:	00 00 00 02 04 01 02 00 00 00 00 00 00 00 18 18     ................
	...
     6b4:	00 00 00 79 00 00 00 00 00 00 00 48 7e 49 49 42     ...y.......H~IIB
     6c4:	00 00 00 00 00 15 16 7c 16 15 00 00 00 00 00 0a     .......|........
     6d4:	55 55 55 28 00 01 00 01 00 3e 63 5d 6b 3e 00 00     UUU(.....>c]k>..
     6e4:	00 00 00 08 14 2a 14 22 00 00 00 00 00 00 00 00     .....*."........
     6f4:	00 00 3e 41 75 4b 3e 01 01 01 01 01 00 02 05 02     ..>AuK>.........
	...
     71c:	00 00 06 0f 7f 01 7f 00 00 00 00 00 00 00 00 00     ................
     72c:	00 00 00 00 00 00 07 05 07 00 00 22 14 2a 14 08     ...........".*..
     73c:	0f 00 3c 20 78 0f 00 48 64 58 00 00 00 00 00 30     ..< x..HdX.....0
     74c:	48 45 40 20 00 00 00 00 00 00 00 00 00 00 00 00     HE@ ............
     75c:	00 00 00 72 29 29 2a 71 78 25 24 25 78 70 2a 25     ...r))*qx%$%xp*%
     76c:	2a 70 7e 09 7f 49 49 0e 51 51 71 11 00 00 00 00     *p~..II.QQq.....
     77c:	00 7c 54 56 55 44 00 00 00 00 00 00 00 00 00 00     .|TVUD..........
	...
     7a4:	00 7a 09 11 22 79 00 00 00 00 00 00 00 00 00 00     .z.."y..........
     7b4:	00 00 00 00 00 3a 45 45 46 39 3d 42 42 42 3d 22     .....:EEF9=BBB="
     7c4:	14 08 14 22 5c 32 2a 26 1d 00 00 00 00 00 00 00     ..."\2*&........
	...
     7dc:	3c 41 40 41 3c 00 00 00 00 00 00 00 00 00 00 00     <A@A<...........
     7ec:	00 00 00 00 20 55 56 54 78 20 54 56 55 78 20 56     .... UVTx TVUx V
     7fc:	55 56 78 22 51 55 56 79 20 55 54 55 78 00 00 00     UVx"QUVy UTUx...
     80c:	00 00 24 54 78 54 58 0c 52 52 72 12 38 55 56 54     ..$TxTX.RRr.8UVT
     81c:	18 38 54 56 55 18 38 56 55 56 18 38 55 54 55 18     .8TVU.8VUV.8UTU.
     82c:	00 49 7a 40 00 00 48 7a 41 00 00 4a 79 42 00 00     .Iz@..HzA..JyB..
     83c:	4a 78 42 00 00 00 00 00 00 7a 11 09 0a 71 30 49     JxB......z...q0I
     84c:	4a 48 30 30 48 4a 49 30 30 4a 49 4a 30 32 49 49     JH00HJI00JIJ02II
     85c:	4a 31 30 4a 48 4a 30 08 08 2a 08 08 18 64 3c 26     J10JHJ0..*...d<&
     86c:	18 38 41 42 20 78 38 40 42 21 78 38 42 41 22 78     .8AB x8@B!x8BA"x
     87c:	38 42 40 22 78 00 00 00 00 00 00 00 00 00 00 0c     8B@"x...........
     88c:	51 50 51 3c                                         QPQ<

00000890 <__c.1865>:
     890:	6e 61 6e 00                                         nan.

00000894 <__c.1863>:
     894:	69 6e 66 00 00 40 7a 10 f3 5a 00 a0 72 4e 18 09     inf..@z..Z..rN..
     8a4:	00 10 a5 d4 e8 00 00 e8 76 48 17 00 00 e4 0b 54     ........vH.....T
     8b4:	02 00 00 ca 9a 3b 00 00 00 e1 f5 05 00 00 80 96     .....;..........
     8c4:	98 00 00 00 40 42 0f 00 00 00 a0 86 01 00 00 00     ....@B..........
     8d4:	10 27 00 00 00 00 e8 03 00 00 00 00 64 00 00 00     .'..........d...
     8e4:	00 00 0a 00 00 00 00 00 01 00 00 00 00 00 2c 76     ..............,v
     8f4:	d8 88 dc 67 4f 08 23 df c1 df ae 59 e1 b1 b7 96     ...gO.#....Y....
     904:	e5 e3 e4 53 c6 3a e6 51 99 76 96 e8 e6 c2 84 26     ...S.:.Q.v.....&
     914:	eb 89 8c 9b 62 ed 40 7c 6f fc ef bc 9c 9f 40 f2     ....b.@|o.....@.
     924:	ba a5 6f a5 f4 90 05 5a 2a f7 5c 93 6b 6c f9 67     ..o....Z*.\.kl.g
     934:	6d c1 1b fc e0 e4 0d 47 fe f5 20 e6 b5 00 d0 ed     m......G.. .....
     944:	90 2e 03 00 94 35 77 05 00 80 84 1e 08 00 00 20     .....5w........ 
     954:	4e 0a 00 00 00 c8 0c 33 33 33 33 0f 98 6e 12 83     N......3333..n..
     964:	11 41 ef 8d 21 14 89 3b e6 55 16 cf fe e6 db 18     .A..!..;.U......
     974:	d1 84 4b 38 1b f7 7c 1d 90 1d a4 bb e4 24 20 32     ..K8..|......$ 2
     984:	84 72 5e 22 81 00 c9 f1 24 ec a1 e5 3d 27           .r^"....$...='

00000992 <__ctors_end>:
     992:	11 24       	eor	r1, r1
     994:	1f be       	out	0x3f, r1	; 63
     996:	cf ef       	ldi	r28, 0xFF	; 255
     998:	d0 e1       	ldi	r29, 0x10	; 16
     99a:	de bf       	out	0x3e, r29	; 62
     99c:	cd bf       	out	0x3d, r28	; 61

0000099e <__do_copy_data>:
     99e:	13 e0       	ldi	r17, 0x03	; 3
     9a0:	a0 e0       	ldi	r26, 0x00	; 0
     9a2:	b1 e0       	ldi	r27, 0x01	; 1
     9a4:	e0 e0       	ldi	r30, 0x00	; 0
     9a6:	f9 e8       	ldi	r31, 0x89	; 137
     9a8:	00 e0       	ldi	r16, 0x00	; 0
     9aa:	0b bf       	out	0x3b, r16	; 59
     9ac:	02 c0       	rjmp	.+4      	; 0x9b2 <__do_copy_data+0x14>
     9ae:	07 90       	elpm	r0, Z+
     9b0:	0d 92       	st	X+, r0
     9b2:	a6 37       	cpi	r26, 0x76	; 118
     9b4:	b1 07       	cpc	r27, r17
     9b6:	d9 f7       	brne	.-10     	; 0x9ae <__do_copy_data+0x10>

000009b8 <__do_clear_bss>:
     9b8:	16 e0       	ldi	r17, 0x06	; 6
     9ba:	a6 e7       	ldi	r26, 0x76	; 118
     9bc:	b3 e0       	ldi	r27, 0x03	; 3
     9be:	01 c0       	rjmp	.+2      	; 0x9c2 <.do_clear_bss_start>

000009c0 <.do_clear_bss_loop>:
     9c0:	1d 92       	st	X+, r1

000009c2 <.do_clear_bss_start>:
     9c2:	ab 3f       	cpi	r26, 0xFB	; 251
     9c4:	b1 07       	cpc	r27, r17
     9c6:	e1 f7       	brne	.-8      	; 0x9c0 <.do_clear_bss_loop>
     9c8:	0e 94 5a 05 	call	0xab4	; 0xab4 <main>
     9cc:	0c 94 7e 44 	jmp	0x88fc	; 0x88fc <_exit>

000009d0 <__bad_interrupt>:
     9d0:	0c 94 36 25 	jmp	0x4a6c	; 0x4a6c <__vector_default>

000009d4 <task_2_func>:
nrk_task_set_stk(&task_##n, stack_##n, NRK_APP_STACKSIZE);              \
nrk_activate_task(&task_##n)						

//"Instantiate" tasks.
TASK(1, 6, 5);
TASK(2, 7, 1);
     9d4:	ef 92       	push	r14
     9d6:	ff 92       	push	r15
     9d8:	0f 93       	push	r16
     9da:	1f 93       	push	r17
     9dc:	cf 93       	push	r28
     9de:	df 93       	push	r29
     9e0:	e0 91 c2 06 	lds	r30, 0x06C2
     9e4:	f0 91 c3 06 	lds	r31, 0x06C3
     9e8:	80 85       	ldd	r24, Z+8	; 0x08
     9ea:	99 27       	eor	r25, r25
     9ec:	87 fd       	sbrc	r24, 7
     9ee:	90 95       	com	r25
     9f0:	ec 01       	movw	r28, r24
     9f2:	cc 0f       	add	r28, r28
     9f4:	dd 1f       	adc	r29, r29
     9f6:	25 e0       	ldi	r18, 0x05	; 5
     9f8:	88 0f       	add	r24, r24
     9fa:	99 1f       	adc	r25, r25
     9fc:	2a 95       	dec	r18
     9fe:	e1 f7       	brne	.-8      	; 0x9f8 <task_2_func+0x24>
     a00:	c8 0f       	add	r28, r24
     a02:	d9 1f       	adc	r29, r25
     a04:	c2 5f       	subi	r28, 0xF2	; 242
     a06:	d9 4f       	sbci	r29, 0xF9	; 249
     a08:	80 e0       	ldi	r24, 0x00	; 0
     a0a:	e8 2e       	mov	r14, r24
     a0c:	81 e0       	ldi	r24, 0x01	; 1
     a0e:	f8 2e       	mov	r15, r24
     a10:	02 e0       	ldi	r16, 0x02	; 2
     a12:	10 e0       	ldi	r17, 0x00	; 0
     a14:	88 81       	ld	r24, Y
     a16:	99 81       	ldd	r25, Y+1	; 0x01
     a18:	21 e0       	ldi	r18, 0x01	; 1
     a1a:	8c 32       	cpi	r24, 0x2C	; 44
     a1c:	92 07       	cpc	r25, r18
     a1e:	88 f4       	brcc	.+34     	; 0xa42 <task_2_func+0x6e>
     a20:	00 d0       	rcall	.+0      	; 0xa22 <task_2_func+0x4e>
     a22:	00 d0       	rcall	.+0      	; 0xa24 <task_2_func+0x50>
     a24:	ed b7       	in	r30, 0x3d	; 61
     a26:	fe b7       	in	r31, 0x3e	; 62
     a28:	f2 82       	std	Z+2, r15	; 0x02
     a2a:	e1 82       	std	Z+1, r14	; 0x01
     a2c:	14 83       	std	Z+4, r17	; 0x04
     a2e:	03 83       	std	Z+3, r16	; 0x03
     a30:	0e 94 33 42 	call	0x8466	; 0x8466 <printf>
     a34:	0f 90       	pop	r0
     a36:	0f 90       	pop	r0
     a38:	0f 90       	pop	r0
     a3a:	0f 90       	pop	r0
     a3c:	0e 94 72 1e 	call	0x3ce4	; 0x3ce4 <nrk_wait_until_next_period>
     a40:	e9 cf       	rjmp	.-46     	; 0xa14 <task_2_func+0x40>
     a42:	ff cf       	rjmp	.-2      	; 0xa42 <task_2_func+0x6e>

00000a44 <task_1_func>:
nrk_task_set_entry_function(&task_##n, task_##n##_func);            \
nrk_task_set_stk(&task_##n, stack_##n, NRK_APP_STACKSIZE);              \
nrk_activate_task(&task_##n)						

//"Instantiate" tasks.
TASK(1, 6, 5);
     a44:	ef 92       	push	r14
     a46:	ff 92       	push	r15
     a48:	0f 93       	push	r16
     a4a:	1f 93       	push	r17
     a4c:	cf 93       	push	r28
     a4e:	df 93       	push	r29
     a50:	e0 91 c2 06 	lds	r30, 0x06C2
     a54:	f0 91 c3 06 	lds	r31, 0x06C3
     a58:	80 85       	ldd	r24, Z+8	; 0x08
     a5a:	99 27       	eor	r25, r25
     a5c:	87 fd       	sbrc	r24, 7
     a5e:	90 95       	com	r25
     a60:	ec 01       	movw	r28, r24
     a62:	cc 0f       	add	r28, r28
     a64:	dd 1f       	adc	r29, r29
     a66:	55 e0       	ldi	r21, 0x05	; 5
     a68:	88 0f       	add	r24, r24
     a6a:	99 1f       	adc	r25, r25
     a6c:	5a 95       	dec	r21
     a6e:	e1 f7       	brne	.-8      	; 0xa68 <task_1_func+0x24>
     a70:	c8 0f       	add	r28, r24
     a72:	d9 1f       	adc	r29, r25
     a74:	c2 5f       	subi	r28, 0xF2	; 242
     a76:	d9 4f       	sbci	r29, 0xF9	; 249
     a78:	40 e0       	ldi	r20, 0x00	; 0
     a7a:	e4 2e       	mov	r14, r20
     a7c:	41 e0       	ldi	r20, 0x01	; 1
     a7e:	f4 2e       	mov	r15, r20
     a80:	01 e0       	ldi	r16, 0x01	; 1
     a82:	10 e0       	ldi	r17, 0x00	; 0
     a84:	88 81       	ld	r24, Y
     a86:	99 81       	ldd	r25, Y+1	; 0x01
     a88:	21 e0       	ldi	r18, 0x01	; 1
     a8a:	8c 32       	cpi	r24, 0x2C	; 44
     a8c:	92 07       	cpc	r25, r18
     a8e:	88 f4       	brcc	.+34     	; 0xab2 <task_1_func+0x6e>
     a90:	00 d0       	rcall	.+0      	; 0xa92 <task_1_func+0x4e>
     a92:	00 d0       	rcall	.+0      	; 0xa94 <task_1_func+0x50>
     a94:	ed b7       	in	r30, 0x3d	; 61
     a96:	fe b7       	in	r31, 0x3e	; 62
     a98:	f2 82       	std	Z+2, r15	; 0x02
     a9a:	e1 82       	std	Z+1, r14	; 0x01
     a9c:	14 83       	std	Z+4, r17	; 0x04
     a9e:	03 83       	std	Z+3, r16	; 0x03
     aa0:	0e 94 33 42 	call	0x8466	; 0x8466 <printf>
     aa4:	0f 90       	pop	r0
     aa6:	0f 90       	pop	r0
     aa8:	0f 90       	pop	r0
     aaa:	0f 90       	pop	r0
     aac:	0e 94 72 1e 	call	0x3ce4	; 0x3ce4 <nrk_wait_until_next_period>
     ab0:	e9 cf       	rjmp	.-46     	; 0xa84 <task_1_func+0x40>
     ab2:	ff cf       	rjmp	.-2      	; 0xab2 <task_1_func+0x6e>

00000ab4 <main>:
TASK(2, 7, 1);


int main ()
{
     ab4:	1f 93       	push	r17
     ab6:	cf 93       	push	r28
     ab8:	df 93       	push	r29
    nrk_setup_ports();
     aba:	0e 94 f3 10 	call	0x21e6	; 0x21e6 <nrk_setup_ports>
    nrk_setup_uart(UART_BAUDRATE_115K2);
     abe:	87 e0       	ldi	r24, 0x07	; 7
     ac0:	90 e0       	ldi	r25, 0x00	; 0
     ac2:	0e 94 42 11 	call	0x2284	; 0x2284 <nrk_setup_uart>

    nrk_init();
     ac6:	0e 94 31 12 	call	0x2462	; 0x2462 <nrk_init>

    nrk_time_set(0,0);
     aca:	60 e0       	ldi	r22, 0x00	; 0
     acc:	70 e0       	ldi	r23, 0x00	; 0
     ace:	cb 01       	movw	r24, r22
     ad0:	20 e0       	ldi	r18, 0x00	; 0
     ad2:	30 e0       	ldi	r19, 0x00	; 0
     ad4:	a9 01       	movw	r20, r18
     ad6:	0e 94 76 20 	call	0x40ec	; 0x40ec <nrk_time_set>

    //Initialize tasks 
    INITIALIZE_TASK(1, BASIC_TASK);
     ada:	11 e0       	ldi	r17, 0x01	; 1
     adc:	10 93 3c 05 	sts	0x053C, r17
     ae0:	10 93 3e 05 	sts	0x053E, r17
     ae4:	10 93 3f 05 	sts	0x053F, r17
     ae8:	80 91 12 01 	lds	r24, 0x0112
     aec:	90 91 13 01 	lds	r25, 0x0113
     af0:	a0 91 14 01 	lds	r26, 0x0114
     af4:	b0 91 15 01 	lds	r27, 0x0115
     af8:	80 93 40 05 	sts	0x0540, r24
     afc:	90 93 41 05 	sts	0x0541, r25
     b00:	a0 93 42 05 	sts	0x0542, r26
     b04:	b0 93 43 05 	sts	0x0543, r27
     b08:	10 92 44 05 	sts	0x0544, r1
     b0c:	10 92 45 05 	sts	0x0545, r1
     b10:	10 92 46 05 	sts	0x0546, r1
     b14:	10 92 47 05 	sts	0x0547, r1
     b18:	80 91 16 01 	lds	r24, 0x0116
     b1c:	90 91 17 01 	lds	r25, 0x0117
     b20:	a0 91 18 01 	lds	r26, 0x0118
     b24:	b0 91 19 01 	lds	r27, 0x0119
     b28:	80 93 48 05 	sts	0x0548, r24
     b2c:	90 93 49 05 	sts	0x0549, r25
     b30:	a0 93 4a 05 	sts	0x054A, r26
     b34:	b0 93 4b 05 	sts	0x054B, r27
     b38:	10 92 4c 05 	sts	0x054C, r1
     b3c:	10 92 4d 05 	sts	0x054D, r1
     b40:	10 92 4e 05 	sts	0x054E, r1
     b44:	10 92 4f 05 	sts	0x054F, r1
     b48:	10 92 50 05 	sts	0x0550, r1
     b4c:	10 92 51 05 	sts	0x0551, r1
     b50:	10 92 52 05 	sts	0x0552, r1
     b54:	10 92 53 05 	sts	0x0553, r1
     b58:	10 92 54 05 	sts	0x0554, r1
     b5c:	10 92 55 05 	sts	0x0555, r1
     b60:	10 92 56 05 	sts	0x0556, r1
     b64:	10 92 57 05 	sts	0x0557, r1
     b68:	c5 e3       	ldi	r28, 0x35	; 53
     b6a:	d5 e0       	ldi	r29, 0x05	; 5
     b6c:	ce 01       	movw	r24, r28
     b6e:	62 e2       	ldi	r22, 0x22	; 34
     b70:	75 e0       	ldi	r23, 0x05	; 5
     b72:	0e 94 90 26 	call	0x4d20	; 0x4d20 <nrk_task_set_entry_function>
     b76:	ce 01       	movw	r24, r28
     b78:	67 e8       	ldi	r22, 0x87	; 135
     b7a:	73 e0       	ldi	r23, 0x03	; 3
     b7c:	40 e8       	ldi	r20, 0x80	; 128
     b7e:	50 e0       	ldi	r21, 0x00	; 0
     b80:	0e 94 d6 26 	call	0x4dac	; 0x4dac <nrk_task_set_stk>
     b84:	ce 01       	movw	r24, r28
     b86:	0e 94 ba 1c 	call	0x3974	; 0x3974 <nrk_activate_task>
    INITIALIZE_TASK(2, CBS_TASK);
     b8a:	10 93 10 04 	sts	0x0410, r17
     b8e:	83 e0       	ldi	r24, 0x03	; 3
     b90:	80 93 12 04 	sts	0x0412, r24
     b94:	10 93 13 04 	sts	0x0413, r17
     b98:	80 91 1a 01 	lds	r24, 0x011A
     b9c:	90 91 1b 01 	lds	r25, 0x011B
     ba0:	a0 91 1c 01 	lds	r26, 0x011C
     ba4:	b0 91 1d 01 	lds	r27, 0x011D
     ba8:	80 93 14 04 	sts	0x0414, r24
     bac:	90 93 15 04 	sts	0x0415, r25
     bb0:	a0 93 16 04 	sts	0x0416, r26
     bb4:	b0 93 17 04 	sts	0x0417, r27
     bb8:	10 92 18 04 	sts	0x0418, r1
     bbc:	10 92 19 04 	sts	0x0419, r1
     bc0:	10 92 1a 04 	sts	0x041A, r1
     bc4:	10 92 1b 04 	sts	0x041B, r1
     bc8:	80 91 1e 01 	lds	r24, 0x011E
     bcc:	90 91 1f 01 	lds	r25, 0x011F
     bd0:	a0 91 20 01 	lds	r26, 0x0120
     bd4:	b0 91 21 01 	lds	r27, 0x0121
     bd8:	80 93 1c 04 	sts	0x041C, r24
     bdc:	90 93 1d 04 	sts	0x041D, r25
     be0:	a0 93 1e 04 	sts	0x041E, r26
     be4:	b0 93 1f 04 	sts	0x041F, r27
     be8:	10 92 20 04 	sts	0x0420, r1
     bec:	10 92 21 04 	sts	0x0421, r1
     bf0:	10 92 22 04 	sts	0x0422, r1
     bf4:	10 92 23 04 	sts	0x0423, r1
     bf8:	10 92 24 04 	sts	0x0424, r1
     bfc:	10 92 25 04 	sts	0x0425, r1
     c00:	10 92 26 04 	sts	0x0426, r1
     c04:	10 92 27 04 	sts	0x0427, r1
     c08:	10 92 28 04 	sts	0x0428, r1
     c0c:	10 92 29 04 	sts	0x0429, r1
     c10:	10 92 2a 04 	sts	0x042A, r1
     c14:	10 92 2b 04 	sts	0x042B, r1
     c18:	c9 e0       	ldi	r28, 0x09	; 9
     c1a:	d4 e0       	ldi	r29, 0x04	; 4
     c1c:	ce 01       	movw	r24, r28
     c1e:	6a ee       	ldi	r22, 0xEA	; 234
     c20:	74 e0       	ldi	r23, 0x04	; 4
     c22:	0e 94 90 26 	call	0x4d20	; 0x4d20 <nrk_task_set_entry_function>
     c26:	ce 01       	movw	r24, r28
     c28:	60 eb       	ldi	r22, 0xB0	; 176
     c2a:	74 e0       	ldi	r23, 0x04	; 4
     c2c:	40 e8       	ldi	r20, 0x80	; 128
     c2e:	50 e0       	ldi	r21, 0x00	; 0
     c30:	0e 94 d6 26 	call	0x4dac	; 0x4dac <nrk_task_set_stk>
     c34:	ce 01       	movw	r24, r28
     c36:	0e 94 ba 1c 	call	0x3974	; 0x3974 <nrk_activate_task>

    nrk_start();
     c3a:	0e 94 f7 12 	call	0x25ee	; 0x25ee <nrk_start>

    return 0;
}
     c3e:	80 e0       	ldi	r24, 0x00	; 0
     c40:	90 e0       	ldi	r25, 0x00	; 0
     c42:	df 91       	pop	r29
     c44:	cf 91       	pop	r28
     c46:	1f 91       	pop	r17
     c48:	08 95       	ret

00000c4a <halRfSetChannel>:
void halRfSetChannel(uint8_t channel)
{
    uint16_t f;

    // Derive frequency programming from the given channel number
    f = (uint16_t) (channel - 11); // Subtract the base channel
     c4a:	90 e0       	ldi	r25, 0x00	; 0
     c4c:	9c 01       	movw	r18, r24
     c4e:	2b 50       	subi	r18, 0x0B	; 11
     c50:	30 40       	sbci	r19, 0x00	; 0
    f = f + (f << 2);    		 // Multiply with 5, which is the channel spacing
     c52:	22 0f       	add	r18, r18
     c54:	33 1f       	adc	r19, r19
     c56:	22 0f       	add	r18, r18
     c58:	33 1f       	adc	r19, r19
     c5a:	86 5a       	subi	r24, 0xA6	; 166
     c5c:	9e 4b       	sbci	r25, 0xBE	; 190
    f = f + 357 + 0x4000;		 // 357 is 2405-2048, 0x4000 is LOCK_THR = 1
     c5e:	82 0f       	add	r24, r18
     c60:	93 1f       	adc	r25, r19

    // Write it to the CC2420
    DISABLE_GLOBAL_INT();
     c62:	f8 94       	cli
    FASTSPI_SETREG(CC2420_FSCTRL, f);
     c64:	c0 98       	cbi	0x18, 0	; 24
     c66:	28 e1       	ldi	r18, 0x18	; 24
     c68:	2f b9       	out	0x0f, r18	; 15
     c6a:	77 9b       	sbis	0x0e, 7	; 14
     c6c:	fe cf       	rjmp	.-4      	; 0xc6a <halRfSetChannel+0x20>
     c6e:	9f b9       	out	0x0f, r25	; 15
     c70:	77 9b       	sbis	0x0e, 7	; 14
     c72:	fe cf       	rjmp	.-4      	; 0xc70 <halRfSetChannel+0x26>
     c74:	8f b9       	out	0x0f, r24	; 15
     c76:	77 9b       	sbis	0x0e, 7	; 14
     c78:	fe cf       	rjmp	.-4      	; 0xc76 <halRfSetChannel+0x2c>
     c7a:	c0 9a       	sbi	0x18, 0	; 24
    ENABLE_GLOBAL_INT();
     c7c:	78 94       	sei

} // rfSetChannel
     c7e:	08 95       	ret

00000c80 <halRfWaitForCrystalOscillator>:
    uint8_t spiStatusByte;

    // Poll the SPI status byte until the crystal oscillator is stable
    do
    {
        DISABLE_GLOBAL_INT();
     c80:	f8 94       	cli
        FASTSPI_UPD_STATUS(spiStatusByte);
     c82:	c0 98       	cbi	0x18, 0	; 24
     c84:	1f b8       	out	0x0f, r1	; 15
     c86:	77 9b       	sbis	0x0e, 7	; 14
     c88:	fe cf       	rjmp	.-4      	; 0xc86 <halRfWaitForCrystalOscillator+0x6>
     c8a:	8f b1       	in	r24, 0x0f	; 15
     c8c:	c0 9a       	sbi	0x18, 0	; 24
        ENABLE_GLOBAL_INT();
     c8e:	78 94       	sei
    }
    while (!(spiStatusByte & (BM(CC2420_XOSC16M_STABLE))));
     c90:	86 ff       	sbrs	r24, 6
     c92:	f6 cf       	rjmp	.-20     	; 0xc80 <halRfWaitForCrystalOscillator>

} // halRfWaitForCrystalOscillator
     c94:	08 95       	ret

00000c96 <cc259x_rx>:

#define OSC_STARTUP_DELAY	1000

void cc259x_rx()
{
    nrk_gpio_set(NRK_DEBUG_1);
     c96:	80 91 3c 01 	lds	r24, 0x013C
     c9a:	0e 94 25 0f 	call	0x1e4a	; 0x1e4a <nrk_gpio_set>
    nrk_gpio_clr(NRK_DEBUG_0);
     c9e:	80 91 3b 01 	lds	r24, 0x013B
     ca2:	0e 94 6b 0f 	call	0x1ed6	; 0x1ed6 <nrk_gpio_clr>
}
     ca6:	08 95       	ret

00000ca8 <cc259x_tx>:


void cc259x_tx()
{
    nrk_gpio_set(NRK_DEBUG_1);
     ca8:	80 91 3c 01 	lds	r24, 0x013C
     cac:	0e 94 25 0f 	call	0x1e4a	; 0x1e4a <nrk_gpio_set>
    nrk_gpio_set(NRK_DEBUG_0);
     cb0:	80 91 3b 01 	lds	r24, 0x013B
     cb4:	0e 94 25 0f 	call	0x1e4a	; 0x1e4a <nrk_gpio_set>
}
     cb8:	08 95       	ret

00000cba <rf_power_down>:
uint8_t tx_ctr[4];
uint8_t rx_ctr[4];

void rf_power_down()
{
    DISABLE_GLOBAL_INT();
     cba:	f8 94       	cli
    FASTSPI_STROBE(CC2420_SXOSCOFF);
     cbc:	c0 98       	cbi	0x18, 0	; 24
     cbe:	87 e0       	ldi	r24, 0x07	; 7
     cc0:	8f b9       	out	0x0f, r24	; 15
     cc2:	77 9b       	sbis	0x0e, 7	; 14
     cc4:	fe cf       	rjmp	.-4      	; 0xcc2 <rf_power_down+0x8>
     cc6:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_STROBE(CC2420_SRFOFF);  // shut off radio
     cc8:	c0 98       	cbi	0x18, 0	; 24
     cca:	86 e0       	ldi	r24, 0x06	; 6
     ccc:	8f b9       	out	0x0f, r24	; 15
     cce:	77 9b       	sbis	0x0e, 7	; 14
     cd0:	fe cf       	rjmp	.-4      	; 0xcce <rf_power_down+0x14>
     cd2:	c0 9a       	sbi	0x18, 0	; 24
    ENABLE_GLOBAL_INT();
     cd4:	78 94       	sei
}
     cd6:	08 95       	ret

00000cd8 <rf_power_up>:

void rf_power_up()
{

    DISABLE_GLOBAL_INT();
     cd8:	f8 94       	cli
    FASTSPI_STROBE(CC2420_SXOSCON);
     cda:	c0 98       	cbi	0x18, 0	; 24
     cdc:	81 e0       	ldi	r24, 0x01	; 1
     cde:	8f b9       	out	0x0f, r24	; 15
     ce0:	77 9b       	sbis	0x0e, 7	; 14
     ce2:	fe cf       	rjmp	.-4      	; 0xce0 <rf_power_up+0x8>
     ce4:	c0 9a       	sbi	0x18, 0	; 24
    nrk_spin_wait_us(OSC_STARTUP_DELAY);
     ce6:	88 ee       	ldi	r24, 0xE8	; 232
     ce8:	93 e0       	ldi	r25, 0x03	; 3
     cea:	0e 94 9d 24 	call	0x493a	; 0x493a <nrk_spin_wait_us>
    ENABLE_GLOBAL_INT();
     cee:	78 94       	sei

}
     cf0:	08 95       	ret

00000cf2 <rf_security_last_pkt_status>:

// Returns 1 if the last packet was encrypted, 0 otherwise
uint8_t rf_security_last_pkt_status()
{
    return last_pkt_encrypted;
}
     cf2:	80 91 ed 05 	lds	r24, 0x05ED
     cf6:	08 95       	ret

00000cf8 <rf_security_set_ctr_counter>:


void rf_security_set_ctr_counter(uint8_t *counter)
{
     cf8:	fc 01       	movw	r30, r24
    uint8_t n;
// CTR counter value
    FASTSPI_WRITE_RAM(&counter[0],(CC2420RAM_TXNONCE+9),2,n);
     cfa:	c0 98       	cbi	0x18, 0	; 24
     cfc:	89 ec       	ldi	r24, 0xC9	; 201
     cfe:	8f b9       	out	0x0f, r24	; 15
     d00:	77 9b       	sbis	0x0e, 7	; 14
     d02:	fe cf       	rjmp	.-4      	; 0xd00 <rf_security_set_ctr_counter+0x8>
     d04:	80 e8       	ldi	r24, 0x80	; 128
     d06:	8f b9       	out	0x0f, r24	; 15
     d08:	77 9b       	sbis	0x0e, 7	; 14
     d0a:	fe cf       	rjmp	.-4      	; 0xd08 <rf_security_set_ctr_counter+0x10>
     d0c:	82 e0       	ldi	r24, 0x02	; 2
     d0e:	81 50       	subi	r24, 0x01	; 1
     d10:	df 01       	movw	r26, r30
     d12:	a8 0f       	add	r26, r24
     d14:	b1 1d       	adc	r27, r1
     d16:	9c 91       	ld	r25, X
     d18:	9f b9       	out	0x0f, r25	; 15
     d1a:	77 9b       	sbis	0x0e, 7	; 14
     d1c:	fe cf       	rjmp	.-4      	; 0xd1a <rf_security_set_ctr_counter+0x22>
     d1e:	88 23       	and	r24, r24
     d20:	b1 f7       	brne	.-20     	; 0xd0e <rf_security_set_ctr_counter+0x16>
     d22:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_WRITE_RAM(&counter[2],(CC2420RAM_TXNONCE+11),2,n);
     d24:	c0 98       	cbi	0x18, 0	; 24
     d26:	8b ec       	ldi	r24, 0xCB	; 203
     d28:	8f b9       	out	0x0f, r24	; 15
     d2a:	77 9b       	sbis	0x0e, 7	; 14
     d2c:	fe cf       	rjmp	.-4      	; 0xd2a <rf_security_set_ctr_counter+0x32>
     d2e:	80 e8       	ldi	r24, 0x80	; 128
     d30:	8f b9       	out	0x0f, r24	; 15
     d32:	77 9b       	sbis	0x0e, 7	; 14
     d34:	fe cf       	rjmp	.-4      	; 0xd32 <rf_security_set_ctr_counter+0x3a>
     d36:	82 e0       	ldi	r24, 0x02	; 2
     d38:	81 50       	subi	r24, 0x01	; 1
     d3a:	df 01       	movw	r26, r30
     d3c:	a8 0f       	add	r26, r24
     d3e:	b1 1d       	adc	r27, r1
     d40:	12 96       	adiw	r26, 0x02	; 2
     d42:	9c 91       	ld	r25, X
     d44:	12 97       	sbiw	r26, 0x02	; 2
     d46:	9f b9       	out	0x0f, r25	; 15
     d48:	77 9b       	sbis	0x0e, 7	; 14
     d4a:	fe cf       	rjmp	.-4      	; 0xd48 <rf_security_set_ctr_counter+0x50>
     d4c:	88 23       	and	r24, r24
     d4e:	a1 f7       	brne	.-24     	; 0xd38 <rf_security_set_ctr_counter+0x40>
     d50:	c0 9a       	sbi	0x18, 0	; 24
    tx_ctr[0]=counter[0];
     d52:	80 81       	ld	r24, Z
     d54:	80 93 ee 05 	sts	0x05EE, r24
    tx_ctr[1]=counter[1];
     d58:	81 81       	ldd	r24, Z+1	; 0x01
     d5a:	80 93 ef 05 	sts	0x05EF, r24
    tx_ctr[2]=counter[2];
     d5e:	82 81       	ldd	r24, Z+2	; 0x02
     d60:	80 93 f0 05 	sts	0x05F0, r24
    tx_ctr[3]=counter[3];
     d64:	83 81       	ldd	r24, Z+3	; 0x03
     d66:	80 93 f1 05 	sts	0x05F1, r24
}
     d6a:	08 95       	ret

00000d6c <rf_security_set_key>:


void rf_security_set_key(uint8_t *key)
{
     d6c:	8f 92       	push	r8
     d6e:	9f 92       	push	r9
     d70:	af 92       	push	r10
     d72:	bf 92       	push	r11
     d74:	cf 92       	push	r12
     d76:	df 92       	push	r13
     d78:	ef 92       	push	r14
     d7a:	ff 92       	push	r15
     d7c:	0f 93       	push	r16
     d7e:	1f 93       	push	r17
     d80:	df 93       	push	r29
     d82:	cf 93       	push	r28
     d84:	00 d0       	rcall	.+0      	; 0xd86 <rf_security_set_key+0x1a>
     d86:	00 d0       	rcall	.+0      	; 0xd88 <rf_security_set_key+0x1c>
     d88:	cd b7       	in	r28, 0x3d	; 61
     d8a:	de b7       	in	r29, 0x3e	; 62
     d8c:	e8 2e       	mov	r14, r24
     d8e:	09 2f       	mov	r16, r25
    uint8_t n,i;
    uint16_t key_buf;

// Set AES key
    nrk_spin_wait_us(100);
     d90:	84 e6       	ldi	r24, 0x64	; 100
     d92:	90 e0       	ldi	r25, 0x00	; 0
     d94:	0e 94 9d 24 	call	0x493a	; 0x493a <nrk_spin_wait_us>
     d98:	f0 2e       	mov	r15, r16
     d9a:	20 e0       	ldi	r18, 0x00	; 0
     d9c:	31 e0       	ldi	r19, 0x01	; 1
    for(i=0; i<8; i++ )
    {
        key_buf=(key[i]<<8)|key[i+1];
        nrk_spin_wait_us(100);
        FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_KEY0+(i*2)),2,n);
     d9e:	8e 01       	movw	r16, r28
     da0:	0f 5f       	subi	r16, 0xFF	; 255
     da2:	1f 4f       	sbci	r17, 0xFF	; 255
    tx_ctr[2]=counter[2];
    tx_ctr[3]=counter[3];
}


void rf_security_set_key(uint8_t *key)
     da4:	f3 e0       	ldi	r31, 0x03	; 3
     da6:	cf 2e       	mov	r12, r31
     da8:	d1 2c       	mov	r13, r1
     daa:	cc 0e       	add	r12, r28
     dac:	dd 1e       	adc	r13, r29

// Set AES key
    nrk_spin_wait_us(100);
    for(i=0; i<8; i++ )
    {
        key_buf=(key[i]<<8)|key[i+1];
     dae:	f7 01       	movw	r30, r14
     db0:	91 90       	ld	r9, Z+
     db2:	7f 01       	movw	r14, r30
     db4:	88 24       	eor	r8, r8
     db6:	80 81       	ld	r24, Z
     db8:	90 e0       	ldi	r25, 0x00	; 0
     dba:	88 29       	or	r24, r8
     dbc:	99 29       	or	r25, r9
     dbe:	9a 83       	std	Y+2, r25	; 0x02
     dc0:	89 83       	std	Y+1, r24	; 0x01
        nrk_spin_wait_us(100);
     dc2:	84 e6       	ldi	r24, 0x64	; 100
     dc4:	90 e0       	ldi	r25, 0x00	; 0
     dc6:	2b 83       	std	Y+3, r18	; 0x03
     dc8:	3c 83       	std	Y+4, r19	; 0x04
     dca:	0e 94 9d 24 	call	0x493a	; 0x493a <nrk_spin_wait_us>
        FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_KEY0+(i*2)),2,n);
     dce:	c0 98       	cbi	0x18, 0	; 24
     dd0:	2b 81       	ldd	r18, Y+3	; 0x03
     dd2:	3c 81       	ldd	r19, Y+4	; 0x04
     dd4:	82 2f       	mov	r24, r18
     dd6:	80 68       	ori	r24, 0x80	; 128
     dd8:	8f b9       	out	0x0f, r24	; 15
     dda:	77 9b       	sbis	0x0e, 7	; 14
     ddc:	fe cf       	rjmp	.-4      	; 0xdda <rf_security_set_key+0x6e>
     dde:	c9 01       	movw	r24, r18
     de0:	95 95       	asr	r25
     de2:	87 95       	ror	r24
     de4:	80 7c       	andi	r24, 0xC0	; 192
     de6:	8f b9       	out	0x0f, r24	; 15
     de8:	77 9b       	sbis	0x0e, 7	; 14
     dea:	fe cf       	rjmp	.-4      	; 0xde8 <rf_security_set_key+0x7c>
     dec:	58 01       	movw	r10, r16
    tx_ctr[2]=counter[2];
    tx_ctr[3]=counter[3];
}


void rf_security_set_key(uint8_t *key)
     dee:	f8 01       	movw	r30, r16
    nrk_spin_wait_us(100);
    for(i=0; i<8; i++ )
    {
        key_buf=(key[i]<<8)|key[i+1];
        nrk_spin_wait_us(100);
        FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_KEY0+(i*2)),2,n);
     df0:	81 91       	ld	r24, Z+
     df2:	8f b9       	out	0x0f, r24	; 15
     df4:	77 9b       	sbis	0x0e, 7	; 14
     df6:	fe cf       	rjmp	.-4      	; 0xdf4 <rf_security_set_key+0x88>
     df8:	ec 15       	cp	r30, r12
     dfa:	fd 05       	cpc	r31, r13
     dfc:	c9 f7       	brne	.-14     	; 0xdf0 <rf_security_set_key+0x84>
     dfe:	c0 9a       	sbi	0x18, 0	; 24
     e00:	2e 5f       	subi	r18, 0xFE	; 254
     e02:	3f 4f       	sbci	r19, 0xFF	; 255
    uint8_t n,i;
    uint16_t key_buf;

// Set AES key
    nrk_spin_wait_us(100);
    for(i=0; i<8; i++ )
     e04:	f1 e0       	ldi	r31, 0x01	; 1
     e06:	20 31       	cpi	r18, 0x10	; 16
     e08:	3f 07       	cpc	r19, r31
     e0a:	89 f6       	brne	.-94     	; 0xdae <rf_security_set_key+0x42>
        nrk_spin_wait_us(100);
        FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_KEY0+(i*2)),2,n);
    }

// Set AES nonce to all zeros
    nrk_spin_wait_us(100);
     e0c:	84 e6       	ldi	r24, 0x64	; 100
     e0e:	90 e0       	ldi	r25, 0x00	; 0
     e10:	0e 94 9d 24 	call	0x493a	; 0x493a <nrk_spin_wait_us>
     e14:	20 e4       	ldi	r18, 0x40	; 64
     e16:	31 e0       	ldi	r19, 0x01	; 1
     e18:	80 e1       	ldi	r24, 0x10	; 16
     e1a:	91 e0       	ldi	r25, 0x01	; 1
    for(i=0; i<7; i++ )
    {
        key_buf=0;
     e1c:	1a 82       	std	Y+2, r1	; 0x02
     e1e:	19 82       	std	Y+1, r1	; 0x01
        FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_TXNONCE+(i*2)),2,n);
     e20:	c0 98       	cbi	0x18, 0	; 24
     e22:	42 2f       	mov	r20, r18
     e24:	40 68       	ori	r20, 0x80	; 128
     e26:	4f b9       	out	0x0f, r20	; 15
     e28:	77 9b       	sbis	0x0e, 7	; 14
     e2a:	fe cf       	rjmp	.-4      	; 0xe28 <rf_security_set_key+0xbc>
     e2c:	a9 01       	movw	r20, r18
     e2e:	55 95       	asr	r21
     e30:	47 95       	ror	r20
     e32:	40 7c       	andi	r20, 0xC0	; 192
     e34:	4f b9       	out	0x0f, r20	; 15
     e36:	77 9b       	sbis	0x0e, 7	; 14
     e38:	fe cf       	rjmp	.-4      	; 0xe36 <rf_security_set_key+0xca>
     e3a:	f8 01       	movw	r30, r16
     e3c:	41 91       	ld	r20, Z+
     e3e:	4f b9       	out	0x0f, r20	; 15
     e40:	77 9b       	sbis	0x0e, 7	; 14
     e42:	fe cf       	rjmp	.-4      	; 0xe40 <rf_security_set_key+0xd4>
     e44:	ec 15       	cp	r30, r12
     e46:	fd 05       	cpc	r31, r13
     e48:	c9 f7       	brne	.-14     	; 0xe3c <rf_security_set_key+0xd0>
     e4a:	c0 9a       	sbi	0x18, 0	; 24
        FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_RXNONCE+(i*2)),2,n);
     e4c:	c0 98       	cbi	0x18, 0	; 24
     e4e:	48 2f       	mov	r20, r24
     e50:	40 68       	ori	r20, 0x80	; 128
     e52:	4f b9       	out	0x0f, r20	; 15
     e54:	77 9b       	sbis	0x0e, 7	; 14
     e56:	fe cf       	rjmp	.-4      	; 0xe54 <rf_security_set_key+0xe8>
     e58:	ac 01       	movw	r20, r24
     e5a:	55 95       	asr	r21
     e5c:	47 95       	ror	r20
     e5e:	40 7c       	andi	r20, 0xC0	; 192
     e60:	4f b9       	out	0x0f, r20	; 15
     e62:	77 9b       	sbis	0x0e, 7	; 14
     e64:	fe cf       	rjmp	.-4      	; 0xe62 <rf_security_set_key+0xf6>
     e66:	f8 01       	movw	r30, r16
     e68:	41 91       	ld	r20, Z+
     e6a:	4f b9       	out	0x0f, r20	; 15
     e6c:	77 9b       	sbis	0x0e, 7	; 14
     e6e:	fe cf       	rjmp	.-4      	; 0xe6c <rf_security_set_key+0x100>
     e70:	ec 15       	cp	r30, r12
     e72:	fd 05       	cpc	r31, r13
     e74:	c9 f7       	brne	.-14     	; 0xe68 <rf_security_set_key+0xfc>
     e76:	c0 9a       	sbi	0x18, 0	; 24
     e78:	02 96       	adiw	r24, 0x02	; 2
     e7a:	2e 5f       	subi	r18, 0xFE	; 254
     e7c:	3f 4f       	sbci	r19, 0xFF	; 255
        FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_KEY0+(i*2)),2,n);
    }

// Set AES nonce to all zeros
    nrk_spin_wait_us(100);
    for(i=0; i<7; i++ )
     e7e:	41 e0       	ldi	r20, 0x01	; 1
     e80:	8e 31       	cpi	r24, 0x1E	; 30
     e82:	94 07       	cpc	r25, r20
     e84:	59 f6       	brne	.-106    	; 0xe1c <rf_security_set_key+0xb0>
        key_buf=0;
        FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_TXNONCE+(i*2)),2,n);
        FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_RXNONCE+(i*2)),2,n);
    }
    // block counter set 1
    key_buf=1;
     e86:	81 e0       	ldi	r24, 0x01	; 1
     e88:	90 e0       	ldi	r25, 0x00	; 0
     e8a:	9a 83       	std	Y+2, r25	; 0x02
     e8c:	89 83       	std	Y+1, r24	; 0x01
    FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_TXNONCE+14),2,n);
     e8e:	c0 98       	cbi	0x18, 0	; 24
     e90:	8e ec       	ldi	r24, 0xCE	; 206
     e92:	8f b9       	out	0x0f, r24	; 15
     e94:	77 9b       	sbis	0x0e, 7	; 14
     e96:	fe cf       	rjmp	.-4      	; 0xe94 <rf_security_set_key+0x128>
     e98:	80 e8       	ldi	r24, 0x80	; 128
     e9a:	8f b9       	out	0x0f, r24	; 15
     e9c:	77 9b       	sbis	0x0e, 7	; 14
     e9e:	fe cf       	rjmp	.-4      	; 0xe9c <rf_security_set_key+0x130>
    tx_ctr[2]=counter[2];
    tx_ctr[3]=counter[3];
}


void rf_security_set_key(uint8_t *key)
     ea0:	c8 01       	movw	r24, r16
     ea2:	02 96       	adiw	r24, 0x02	; 2
     ea4:	f8 01       	movw	r30, r16
        FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_TXNONCE+(i*2)),2,n);
        FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_RXNONCE+(i*2)),2,n);
    }
    // block counter set 1
    key_buf=1;
    FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_TXNONCE+14),2,n);
     ea6:	21 91       	ld	r18, Z+
     ea8:	2f b9       	out	0x0f, r18	; 15
     eaa:	77 9b       	sbis	0x0e, 7	; 14
     eac:	fe cf       	rjmp	.-4      	; 0xeaa <rf_security_set_key+0x13e>
     eae:	e8 17       	cp	r30, r24
     eb0:	f9 07       	cpc	r31, r25
     eb2:	c9 f7       	brne	.-14     	; 0xea6 <rf_security_set_key+0x13a>
     eb4:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_RXNONCE+14),2,n);
     eb6:	c0 98       	cbi	0x18, 0	; 24
     eb8:	8e e9       	ldi	r24, 0x9E	; 158
     eba:	8f b9       	out	0x0f, r24	; 15
     ebc:	77 9b       	sbis	0x0e, 7	; 14
     ebe:	fe cf       	rjmp	.-4      	; 0xebc <rf_security_set_key+0x150>
     ec0:	80 e8       	ldi	r24, 0x80	; 128
     ec2:	8f b9       	out	0x0f, r24	; 15
     ec4:	77 9b       	sbis	0x0e, 7	; 14
     ec6:	fe cf       	rjmp	.-4      	; 0xec4 <rf_security_set_key+0x158>
    tx_ctr[2]=counter[2];
    tx_ctr[3]=counter[3];
}


void rf_security_set_key(uint8_t *key)
     ec8:	0e 5f       	subi	r16, 0xFE	; 254
     eca:	1f 4f       	sbci	r17, 0xFF	; 255
        FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_RXNONCE+(i*2)),2,n);
    }
    // block counter set 1
    key_buf=1;
    FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_TXNONCE+14),2,n);
    FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_RXNONCE+14),2,n);
     ecc:	f5 01       	movw	r30, r10
     ece:	81 91       	ld	r24, Z+
     ed0:	5f 01       	movw	r10, r30
     ed2:	8f b9       	out	0x0f, r24	; 15
     ed4:	77 9b       	sbis	0x0e, 7	; 14
     ed6:	fe cf       	rjmp	.-4      	; 0xed4 <rf_security_set_key+0x168>
     ed8:	a0 16       	cp	r10, r16
     eda:	b1 06       	cpc	r11, r17
     edc:	b9 f7       	brne	.-18     	; 0xecc <rf_security_set_key+0x160>
     ede:	c0 9a       	sbi	0x18, 0	; 24
}
     ee0:	0f 90       	pop	r0
     ee2:	0f 90       	pop	r0
     ee4:	0f 90       	pop	r0
     ee6:	0f 90       	pop	r0
     ee8:	cf 91       	pop	r28
     eea:	df 91       	pop	r29
     eec:	1f 91       	pop	r17
     eee:	0f 91       	pop	r16
     ef0:	ff 90       	pop	r15
     ef2:	ef 90       	pop	r14
     ef4:	df 90       	pop	r13
     ef6:	cf 90       	pop	r12
     ef8:	bf 90       	pop	r11
     efa:	af 90       	pop	r10
     efc:	9f 90       	pop	r9
     efe:	8f 90       	pop	r8
     f00:	08 95       	ret

00000f02 <rf_security_enable>:

void rf_security_enable(uint8_t *key)
{
    FASTSPI_SETREG(CC2420_SECCTRL0, 0x0306); // Enable CTR encryption with key 0
     f02:	c0 98       	cbi	0x18, 0	; 24
     f04:	89 e1       	ldi	r24, 0x19	; 25
     f06:	8f b9       	out	0x0f, r24	; 15
     f08:	77 9b       	sbis	0x0e, 7	; 14
     f0a:	fe cf       	rjmp	.-4      	; 0xf08 <rf_security_enable+0x6>
     f0c:	83 e0       	ldi	r24, 0x03	; 3
     f0e:	8f b9       	out	0x0f, r24	; 15
     f10:	77 9b       	sbis	0x0e, 7	; 14
     f12:	fe cf       	rjmp	.-4      	; 0xf10 <rf_security_enable+0xe>
     f14:	86 e0       	ldi	r24, 0x06	; 6
     f16:	8f b9       	out	0x0f, r24	; 15
     f18:	77 9b       	sbis	0x0e, 7	; 14
     f1a:	fe cf       	rjmp	.-4      	; 0xf18 <rf_security_enable+0x16>
     f1c:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_SETREG(CC2420_SECCTRL1, 0x0e0e); // Encrypt / Decrypt 18 bytes into header
     f1e:	c0 98       	cbi	0x18, 0	; 24
     f20:	8a e1       	ldi	r24, 0x1A	; 26
     f22:	8f b9       	out	0x0f, r24	; 15
     f24:	77 9b       	sbis	0x0e, 7	; 14
     f26:	fe cf       	rjmp	.-4      	; 0xf24 <rf_security_enable+0x22>
     f28:	8e e0       	ldi	r24, 0x0E	; 14
     f2a:	8f b9       	out	0x0f, r24	; 15
     f2c:	77 9b       	sbis	0x0e, 7	; 14
     f2e:	fe cf       	rjmp	.-4      	; 0xf2c <rf_security_enable+0x2a>
     f30:	8e e0       	ldi	r24, 0x0E	; 14
     f32:	8f b9       	out	0x0f, r24	; 15
     f34:	77 9b       	sbis	0x0e, 7	; 14
     f36:	fe cf       	rjmp	.-4      	; 0xf34 <rf_security_enable+0x32>
     f38:	c0 9a       	sbi	0x18, 0	; 24

    security_enable=1;
     f3a:	81 e0       	ldi	r24, 0x01	; 1
     f3c:	80 93 de 05 	sts	0x05DE, r24
}
     f40:	08 95       	ret

00000f42 <rf_security_disable>:



void rf_security_disable()
{
    FASTSPI_SETREG(CC2420_SECCTRL0, 0x01C4); // Turn off "Security enable"
     f42:	c0 98       	cbi	0x18, 0	; 24
     f44:	89 e1       	ldi	r24, 0x19	; 25
     f46:	8f b9       	out	0x0f, r24	; 15
     f48:	77 9b       	sbis	0x0e, 7	; 14
     f4a:	fe cf       	rjmp	.-4      	; 0xf48 <rf_security_disable+0x6>
     f4c:	81 e0       	ldi	r24, 0x01	; 1
     f4e:	8f b9       	out	0x0f, r24	; 15
     f50:	77 9b       	sbis	0x0e, 7	; 14
     f52:	fe cf       	rjmp	.-4      	; 0xf50 <rf_security_disable+0xe>
     f54:	84 ec       	ldi	r24, 0xC4	; 196
     f56:	8f b9       	out	0x0f, r24	; 15
     f58:	77 9b       	sbis	0x0e, 7	; 14
     f5a:	fe cf       	rjmp	.-4      	; 0xf58 <rf_security_disable+0x16>
     f5c:	c0 9a       	sbi	0x18, 0	; 24
    security_enable=0;
     f5e:	10 92 de 05 	sts	0x05DE, r1
}
     f62:	08 95       	ret

00000f64 <rf_get_sem>:
volatile uint8_t rx_ready;
//-------------------------------------------------------------------------------------------------------
nrk_sem_t* rf_get_sem()
{
    return radio_sem;
}
     f64:	80 91 dc 05 	lds	r24, 0x05DC
     f68:	90 91 dd 05 	lds	r25, 0x05DD
     f6c:	08 95       	ret

00000f6e <rf_tx_power>:
    //tmp=0x5070;
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_pend (radio_sem);
#endif
    tmp=0xA0E0;
    tmp=tmp | (pwr&0x1F);
     f6e:	90 e0       	ldi	r25, 0x00	; 0
     f70:	8f 71       	andi	r24, 0x1F	; 31
     f72:	90 70       	andi	r25, 0x00	; 0
     f74:	80 6e       	ori	r24, 0xE0	; 224
     f76:	90 6a       	ori	r25, 0xA0	; 160
    FASTSPI_SETREG(CC2420_TXCTRL, tmp);   // Set the FIFOP threshold to maximum
     f78:	c0 98       	cbi	0x18, 0	; 24
     f7a:	25 e1       	ldi	r18, 0x15	; 21
     f7c:	2f b9       	out	0x0f, r18	; 15
     f7e:	77 9b       	sbis	0x0e, 7	; 14
     f80:	fe cf       	rjmp	.-4      	; 0xf7e <rf_tx_power+0x10>
     f82:	9f b9       	out	0x0f, r25	; 15
     f84:	77 9b       	sbis	0x0e, 7	; 14
     f86:	fe cf       	rjmp	.-4      	; 0xf84 <rf_tx_power+0x16>
     f88:	8f b9       	out	0x0f, r24	; 15
     f8a:	77 9b       	sbis	0x0e, 7	; 14
     f8c:	fe cf       	rjmp	.-4      	; 0xf8a <rf_tx_power+0x1c>
     f8e:	c0 9a       	sbi	0x18, 0	; 24
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
}
     f90:	08 95       	ret

00000f92 <rf_set_channel>:
void rf_set_channel( uint8_t channel )
{
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_pend (radio_sem);
#endif
    halRfSetChannel(channel);
     f92:	0e 94 25 06 	call	0xc4a	; 0xc4a <halRfSetChannel>
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
}
     f96:	08 95       	ret

00000f98 <rf_addr_decode_enable>:


void rf_addr_decode_enable()
{
    mdmctrl0 |= 0x0800;
     f98:	80 91 df 05 	lds	r24, 0x05DF
     f9c:	90 91 e0 05 	lds	r25, 0x05E0
     fa0:	98 60       	ori	r25, 0x08	; 8
     fa2:	90 93 e0 05 	sts	0x05E0, r25
     fa6:	80 93 df 05 	sts	0x05DF, r24
    FASTSPI_SETREG(CC2420_MDMCTRL0, mdmctrl0);
     faa:	c0 98       	cbi	0x18, 0	; 24
     fac:	81 e1       	ldi	r24, 0x11	; 17
     fae:	8f b9       	out	0x0f, r24	; 15
     fb0:	77 9b       	sbis	0x0e, 7	; 14
     fb2:	fe cf       	rjmp	.-4      	; 0xfb0 <rf_addr_decode_enable+0x18>
     fb4:	80 91 e0 05 	lds	r24, 0x05E0
     fb8:	8f b9       	out	0x0f, r24	; 15
     fba:	77 9b       	sbis	0x0e, 7	; 14
     fbc:	fe cf       	rjmp	.-4      	; 0xfba <rf_addr_decode_enable+0x22>
     fbe:	80 91 df 05 	lds	r24, 0x05DF
     fc2:	8f b9       	out	0x0f, r24	; 15
     fc4:	77 9b       	sbis	0x0e, 7	; 14
     fc6:	fe cf       	rjmp	.-4      	; 0xfc4 <rf_addr_decode_enable+0x2c>
     fc8:	c0 9a       	sbi	0x18, 0	; 24
}
     fca:	08 95       	ret

00000fcc <rf_addr_decode_disable>:

void rf_addr_decode_disable()
{
    mdmctrl0 &= (~0x0800);
     fcc:	80 91 df 05 	lds	r24, 0x05DF
     fd0:	90 91 e0 05 	lds	r25, 0x05E0
     fd4:	97 7f       	andi	r25, 0xF7	; 247
     fd6:	90 93 e0 05 	sts	0x05E0, r25
     fda:	80 93 df 05 	sts	0x05DF, r24
    FASTSPI_SETREG(CC2420_MDMCTRL0, mdmctrl0);
     fde:	c0 98       	cbi	0x18, 0	; 24
     fe0:	81 e1       	ldi	r24, 0x11	; 17
     fe2:	8f b9       	out	0x0f, r24	; 15
     fe4:	77 9b       	sbis	0x0e, 7	; 14
     fe6:	fe cf       	rjmp	.-4      	; 0xfe4 <rf_addr_decode_disable+0x18>
     fe8:	80 91 e0 05 	lds	r24, 0x05E0
     fec:	8f b9       	out	0x0f, r24	; 15
     fee:	77 9b       	sbis	0x0e, 7	; 14
     ff0:	fe cf       	rjmp	.-4      	; 0xfee <rf_addr_decode_disable+0x22>
     ff2:	80 91 df 05 	lds	r24, 0x05DF
     ff6:	8f b9       	out	0x0f, r24	; 15
     ff8:	77 9b       	sbis	0x0e, 7	; 14
     ffa:	fe cf       	rjmp	.-4      	; 0xff8 <rf_addr_decode_disable+0x2c>
     ffc:	c0 9a       	sbi	0x18, 0	; 24
}
     ffe:	08 95       	ret

00001000 <rf_auto_ack_enable>:


void rf_auto_ack_enable()
{
    auto_ack_enable=1;
    1000:	81 e0       	ldi	r24, 0x01	; 1
    1002:	80 93 ec 05 	sts	0x05EC, r24
    mdmctrl0 |= 0x0010;
    1006:	80 91 df 05 	lds	r24, 0x05DF
    100a:	90 91 e0 05 	lds	r25, 0x05E0
    100e:	80 61       	ori	r24, 0x10	; 16
    1010:	90 93 e0 05 	sts	0x05E0, r25
    1014:	80 93 df 05 	sts	0x05DF, r24
    FASTSPI_SETREG(CC2420_MDMCTRL0, mdmctrl0);
    1018:	c0 98       	cbi	0x18, 0	; 24
    101a:	81 e1       	ldi	r24, 0x11	; 17
    101c:	8f b9       	out	0x0f, r24	; 15
    101e:	77 9b       	sbis	0x0e, 7	; 14
    1020:	fe cf       	rjmp	.-4      	; 0x101e <rf_auto_ack_enable+0x1e>
    1022:	80 91 e0 05 	lds	r24, 0x05E0
    1026:	8f b9       	out	0x0f, r24	; 15
    1028:	77 9b       	sbis	0x0e, 7	; 14
    102a:	fe cf       	rjmp	.-4      	; 0x1028 <rf_auto_ack_enable+0x28>
    102c:	80 91 df 05 	lds	r24, 0x05DF
    1030:	8f b9       	out	0x0f, r24	; 15
    1032:	77 9b       	sbis	0x0e, 7	; 14
    1034:	fe cf       	rjmp	.-4      	; 0x1032 <rf_auto_ack_enable+0x32>
    1036:	c0 9a       	sbi	0x18, 0	; 24
}
    1038:	08 95       	ret

0000103a <rf_auto_ack_disable>:

void rf_auto_ack_disable()
{
    auto_ack_enable=0;
    103a:	10 92 ec 05 	sts	0x05EC, r1
    mdmctrl0 &= (~0x0010);
    103e:	80 91 df 05 	lds	r24, 0x05DF
    1042:	90 91 e0 05 	lds	r25, 0x05E0
    1046:	8f 7e       	andi	r24, 0xEF	; 239
    1048:	90 93 e0 05 	sts	0x05E0, r25
    104c:	80 93 df 05 	sts	0x05DF, r24
    FASTSPI_SETREG(CC2420_MDMCTRL0, mdmctrl0);
    1050:	c0 98       	cbi	0x18, 0	; 24
    1052:	81 e1       	ldi	r24, 0x11	; 17
    1054:	8f b9       	out	0x0f, r24	; 15
    1056:	77 9b       	sbis	0x0e, 7	; 14
    1058:	fe cf       	rjmp	.-4      	; 0x1056 <rf_auto_ack_disable+0x1c>
    105a:	80 91 e0 05 	lds	r24, 0x05E0
    105e:	8f b9       	out	0x0f, r24	; 15
    1060:	77 9b       	sbis	0x0e, 7	; 14
    1062:	fe cf       	rjmp	.-4      	; 0x1060 <rf_auto_ack_disable+0x26>
    1064:	80 91 df 05 	lds	r24, 0x05DF
    1068:	8f b9       	out	0x0f, r24	; 15
    106a:	77 9b       	sbis	0x0e, 7	; 14
    106c:	fe cf       	rjmp	.-4      	; 0x106a <rf_auto_ack_disable+0x30>
    106e:	c0 9a       	sbi	0x18, 0	; 24
}
    1070:	08 95       	ret

00001072 <rf_addr_decode_set_my_mac>:


void rf_addr_decode_set_my_mac(uint16_t my_mac)
{
    1072:	df 93       	push	r29
    1074:	cf 93       	push	r28
    1076:	00 d0       	rcall	.+0      	; 0x1078 <rf_addr_decode_set_my_mac+0x6>
    1078:	cd b7       	in	r28, 0x3d	; 61
    107a:	de b7       	in	r29, 0x3e	; 62
    107c:	9a 83       	std	Y+2, r25	; 0x02
    107e:	89 83       	std	Y+1, r24	; 0x01
    uint8_t n;
    rfSettings.myAddr = my_mac;
    1080:	90 93 e8 05 	sts	0x05E8, r25
    1084:	80 93 e7 05 	sts	0x05E7, r24
    nrk_spin_wait_us(500);
    1088:	84 ef       	ldi	r24, 0xF4	; 244
    108a:	91 e0       	ldi	r25, 0x01	; 1
    108c:	0e 94 9d 24 	call	0x493a	; 0x493a <nrk_spin_wait_us>
    FASTSPI_WRITE_RAM_LE(&my_mac, CC2420RAM_SHORTADDR, 2, n);
    1090:	c0 98       	cbi	0x18, 0	; 24
    1092:	8a ee       	ldi	r24, 0xEA	; 234
    1094:	8f b9       	out	0x0f, r24	; 15
    1096:	77 9b       	sbis	0x0e, 7	; 14
    1098:	fe cf       	rjmp	.-4      	; 0x1096 <rf_addr_decode_set_my_mac+0x24>
    109a:	80 e8       	ldi	r24, 0x80	; 128
    109c:	8f b9       	out	0x0f, r24	; 15
    109e:	77 9b       	sbis	0x0e, 7	; 14
    10a0:	fe cf       	rjmp	.-4      	; 0x109e <rf_addr_decode_set_my_mac+0x2c>
    10a2:	fe 01       	movw	r30, r28
    10a4:	31 96       	adiw	r30, 0x01	; 1
    mdmctrl0 &= (~0x0010);
    FASTSPI_SETREG(CC2420_MDMCTRL0, mdmctrl0);
}


void rf_addr_decode_set_my_mac(uint16_t my_mac)
    10a6:	ce 01       	movw	r24, r28
    10a8:	03 96       	adiw	r24, 0x03	; 3
{
    uint8_t n;
    rfSettings.myAddr = my_mac;
    nrk_spin_wait_us(500);
    FASTSPI_WRITE_RAM_LE(&my_mac, CC2420RAM_SHORTADDR, 2, n);
    10aa:	21 91       	ld	r18, Z+
    10ac:	2f b9       	out	0x0f, r18	; 15
    10ae:	77 9b       	sbis	0x0e, 7	; 14
    10b0:	fe cf       	rjmp	.-4      	; 0x10ae <rf_addr_decode_set_my_mac+0x3c>
    10b2:	e8 17       	cp	r30, r24
    10b4:	f9 07       	cpc	r31, r25
    10b6:	c9 f7       	brne	.-14     	; 0x10aa <rf_addr_decode_set_my_mac+0x38>
    10b8:	c0 9a       	sbi	0x18, 0	; 24
    nrk_spin_wait_us(500);
    10ba:	84 ef       	ldi	r24, 0xF4	; 244
    10bc:	91 e0       	ldi	r25, 0x01	; 1
    10be:	0e 94 9d 24 	call	0x493a	; 0x493a <nrk_spin_wait_us>
}
    10c2:	0f 90       	pop	r0
    10c4:	0f 90       	pop	r0
    10c6:	cf 91       	pop	r28
    10c8:	df 91       	pop	r29
    10ca:	08 95       	ret

000010cc <rf_set_rx>:



void rf_set_rx(RF_RX_INFO *pRRI, uint8_t channel )
{
    10cc:	cf 93       	push	r28
    10ce:	df 93       	push	r29
    10d0:	ec 01       	movw	r28, r24
    10d2:	86 2f       	mov	r24, r22

#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_pend (radio_sem);
#endif

    FASTSPI_STROBE(CC2420_SFLUSHRX);
    10d4:	c0 98       	cbi	0x18, 0	; 24
    10d6:	98 e0       	ldi	r25, 0x08	; 8
    10d8:	9f b9       	out	0x0f, r25	; 15
    10da:	77 9b       	sbis	0x0e, 7	; 14
    10dc:	fe cf       	rjmp	.-4      	; 0x10da <rf_set_rx+0xe>
    10de:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_STROBE(CC2420_SFLUSHRX);
    10e0:	c0 98       	cbi	0x18, 0	; 24
    10e2:	98 e0       	ldi	r25, 0x08	; 8
    10e4:	9f b9       	out	0x0f, r25	; 15
    10e6:	77 9b       	sbis	0x0e, 7	; 14
    10e8:	fe cf       	rjmp	.-4      	; 0x10e6 <rf_set_rx+0x1a>
    10ea:	c0 9a       	sbi	0x18, 0	; 24
    halRfSetChannel(channel);
    10ec:	0e 94 25 06 	call	0xc4a	; 0xc4a <halRfSetChannel>
    rfSettings.pRxInfo = pRRI;
    10f0:	d0 93 e2 05 	sts	0x05E2, r29
    10f4:	c0 93 e1 05 	sts	0x05E1, r28

#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
}
    10f8:	df 91       	pop	r29
    10fa:	cf 91       	pop	r28
    10fc:	08 95       	ret

000010fe <rf_init>:
//          The 16-bit short address which is used by this node. Must together with the PAN ID form a
//			unique 32-bit identifier to avoid addressing conflicts. Normally, in a 802.15.4 network, the
//			short address will be given to associated nodes by the PAN coordinator.
//-------------------------------------------------------------------------------------------------------
void rf_init(RF_RX_INFO *pRRI, uint8_t channel, uint16_t panId, uint16_t myAddr)
{
    10fe:	df 92       	push	r13
    1100:	ef 92       	push	r14
    1102:	ff 92       	push	r15
    1104:	0f 93       	push	r16
    1106:	1f 93       	push	r17
    1108:	df 93       	push	r29
    110a:	cf 93       	push	r28
    110c:	00 d0       	rcall	.+0      	; 0x110e <__stack+0xf>
    110e:	cd b7       	in	r28, 0x3d	; 61
    1110:	de b7       	in	r29, 0x3e	; 62
    1112:	8c 01       	movw	r16, r24
    1114:	d6 2e       	mov	r13, r22
    1116:	5a 83       	std	Y+2, r21	; 0x02
    1118:	49 83       	std	Y+1, r20	; 0x01
    111a:	79 01       	movw	r14, r18
        nrk_kprintf (PSTR ("CC2420 ERROR:  Access to semaphore failed\r\n"));
    }
#endif

    // Make sure that the voltage regulator is on, and that the reset pin is inactive
    SET_VREG_ACTIVE();
    111c:	dd 9a       	sbi	0x1b, 5	; 27
    halWait(1000);
    111e:	88 ee       	ldi	r24, 0xE8	; 232
    1120:	93 e0       	ldi	r25, 0x03	; 3
    1122:	0e 94 82 11 	call	0x2304	; 0x2304 <halWait>
    SET_RESET_ACTIVE();
    1126:	de 98       	cbi	0x1b, 6	; 27
    halWait(1);
    1128:	81 e0       	ldi	r24, 0x01	; 1
    112a:	90 e0       	ldi	r25, 0x00	; 0
    112c:	0e 94 82 11 	call	0x2304	; 0x2304 <halWait>
    SET_RESET_INACTIVE();
    1130:	de 9a       	sbi	0x1b, 6	; 27
    halWait(100);
    1132:	84 e6       	ldi	r24, 0x64	; 100
    1134:	90 e0       	ldi	r25, 0x00	; 0
    1136:	0e 94 82 11 	call	0x2304	; 0x2304 <halWait>
    // Initialize the FIFOP external interrupt
    //FIFOP_INT_INIT();
    //ENABLE_FIFOP_INT();

    // Turn off all interrupts while we're accessing the CC2420 registers
    DISABLE_GLOBAL_INT();
    113a:	f8 94       	cli

    FASTSPI_STROBE(CC2420_SXOSCON);
    113c:	c0 98       	cbi	0x18, 0	; 24
    113e:	81 e0       	ldi	r24, 0x01	; 1
    1140:	8f b9       	out	0x0f, r24	; 15
    1142:	77 9b       	sbis	0x0e, 7	; 14
    1144:	fe cf       	rjmp	.-4      	; 0x1142 <__stack+0x43>
    1146:	c0 9a       	sbi	0x18, 0	; 24
    mdmctrl0=0x02E2;
    1148:	82 ee       	ldi	r24, 0xE2	; 226
    114a:	92 e0       	ldi	r25, 0x02	; 2
    114c:	90 93 e0 05 	sts	0x05E0, r25
    1150:	80 93 df 05 	sts	0x05DF, r24
    FASTSPI_SETREG(CC2420_MDMCTRL0, mdmctrl0);  // Std Preamble, CRC, no auto ack, no hw addr decoding
    1154:	c0 98       	cbi	0x18, 0	; 24
    1156:	81 e1       	ldi	r24, 0x11	; 17
    1158:	8f b9       	out	0x0f, r24	; 15
    115a:	77 9b       	sbis	0x0e, 7	; 14
    115c:	fe cf       	rjmp	.-4      	; 0x115a <__stack+0x5b>
    115e:	80 91 e0 05 	lds	r24, 0x05E0
    1162:	8f b9       	out	0x0f, r24	; 15
    1164:	77 9b       	sbis	0x0e, 7	; 14
    1166:	fe cf       	rjmp	.-4      	; 0x1164 <__stack+0x65>
    1168:	80 91 df 05 	lds	r24, 0x05DF
    116c:	8f b9       	out	0x0f, r24	; 15
    116e:	77 9b       	sbis	0x0e, 7	; 14
    1170:	fe cf       	rjmp	.-4      	; 0x116e <__stack+0x6f>
    1172:	c0 9a       	sbi	0x18, 0	; 24
    //FASTSPI_SETREG(CC2420_MDMCTRL0, 0x0AF2);  // Turn on automatic packet acknowledgment
    // Turn on hw addre decoding
    FASTSPI_SETREG(CC2420_MDMCTRL1, 0x0500); // Set the correlation threshold = 20
    1174:	c0 98       	cbi	0x18, 0	; 24
    1176:	82 e1       	ldi	r24, 0x12	; 18
    1178:	8f b9       	out	0x0f, r24	; 15
    117a:	77 9b       	sbis	0x0e, 7	; 14
    117c:	fe cf       	rjmp	.-4      	; 0x117a <__stack+0x7b>
    117e:	85 e0       	ldi	r24, 0x05	; 5
    1180:	8f b9       	out	0x0f, r24	; 15
    1182:	77 9b       	sbis	0x0e, 7	; 14
    1184:	fe cf       	rjmp	.-4      	; 0x1182 <__stack+0x83>
    1186:	1f b8       	out	0x0f, r1	; 15
    1188:	77 9b       	sbis	0x0e, 7	; 14
    118a:	fe cf       	rjmp	.-4      	; 0x1188 <__stack+0x89>
    118c:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_SETREG(CC2420_IOCFG0, 0x007F);   // Set the FIFOP threshold to maximum
    118e:	c0 98       	cbi	0x18, 0	; 24
    1190:	8c e1       	ldi	r24, 0x1C	; 28
    1192:	8f b9       	out	0x0f, r24	; 15
    1194:	77 9b       	sbis	0x0e, 7	; 14
    1196:	fe cf       	rjmp	.-4      	; 0x1194 <__stack+0x95>
    1198:	1f b8       	out	0x0f, r1	; 15
    119a:	77 9b       	sbis	0x0e, 7	; 14
    119c:	fe cf       	rjmp	.-4      	; 0x119a <__stack+0x9b>
    119e:	8f e7       	ldi	r24, 0x7F	; 127
    11a0:	8f b9       	out	0x0f, r24	; 15
    11a2:	77 9b       	sbis	0x0e, 7	; 14
    11a4:	fe cf       	rjmp	.-4      	; 0x11a2 <__stack+0xa3>
    11a6:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_SETREG(CC2420_SECCTRL0, 0x01C4); // Turn off "Security"
    11a8:	c0 98       	cbi	0x18, 0	; 24
    11aa:	89 e1       	ldi	r24, 0x19	; 25
    11ac:	8f b9       	out	0x0f, r24	; 15
    11ae:	77 9b       	sbis	0x0e, 7	; 14
    11b0:	fe cf       	rjmp	.-4      	; 0x11ae <__stack+0xaf>
    11b2:	81 e0       	ldi	r24, 0x01	; 1
    11b4:	8f b9       	out	0x0f, r24	; 15
    11b6:	77 9b       	sbis	0x0e, 7	; 14
    11b8:	fe cf       	rjmp	.-4      	; 0x11b6 <__stack+0xb7>
    11ba:	84 ec       	ldi	r24, 0xC4	; 196
    11bc:	8f b9       	out	0x0f, r24	; 15
    11be:	77 9b       	sbis	0x0e, 7	; 14
    11c0:	fe cf       	rjmp	.-4      	; 0x11be <__stack+0xbf>
    11c2:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_SETREG(CC2420_RXCTRL1, 0x1A56); // All default except
    11c4:	c0 98       	cbi	0x18, 0	; 24
    11c6:	87 e1       	ldi	r24, 0x17	; 23
    11c8:	8f b9       	out	0x0f, r24	; 15
    11ca:	77 9b       	sbis	0x0e, 7	; 14
    11cc:	fe cf       	rjmp	.-4      	; 0x11ca <__stack+0xcb>
    11ce:	8a e1       	ldi	r24, 0x1A	; 26
    11d0:	8f b9       	out	0x0f, r24	; 15
    11d2:	77 9b       	sbis	0x0e, 7	; 14
    11d4:	fe cf       	rjmp	.-4      	; 0x11d2 <__stack+0xd3>
    11d6:	86 e5       	ldi	r24, 0x56	; 86
    11d8:	8f b9       	out	0x0f, r24	; 15
    11da:	77 9b       	sbis	0x0e, 7	; 14
    11dc:	fe cf       	rjmp	.-4      	; 0x11da <__stack+0xdb>
    11de:	c0 9a       	sbi	0x18, 0	; 24
        nrk_spin_wait_us(500);

       printf( "myAddr=%d\r\n",myAddr );
    */

    nrk_spin_wait_us(500);
    11e0:	84 ef       	ldi	r24, 0xF4	; 244
    11e2:	91 e0       	ldi	r25, 0x01	; 1
    11e4:	0e 94 9d 24 	call	0x493a	; 0x493a <nrk_spin_wait_us>
    FASTSPI_WRITE_RAM_LE(&panId, CC2420RAM_PANID, 2, n);
    11e8:	c0 98       	cbi	0x18, 0	; 24
    11ea:	88 ee       	ldi	r24, 0xE8	; 232
    11ec:	8f b9       	out	0x0f, r24	; 15
    11ee:	77 9b       	sbis	0x0e, 7	; 14
    11f0:	fe cf       	rjmp	.-4      	; 0x11ee <__stack+0xef>
    11f2:	80 e8       	ldi	r24, 0x80	; 128
    11f4:	8f b9       	out	0x0f, r24	; 15
    11f6:	77 9b       	sbis	0x0e, 7	; 14
    11f8:	fe cf       	rjmp	.-4      	; 0x11f6 <__stack+0xf7>
    11fa:	fe 01       	movw	r30, r28
    11fc:	31 96       	adiw	r30, 0x01	; 1
//      WORD myAddr
//          The 16-bit short address which is used by this node. Must together with the PAN ID form a
//			unique 32-bit identifier to avoid addressing conflicts. Normally, in a 802.15.4 network, the
//			short address will be given to associated nodes by the PAN coordinator.
//-------------------------------------------------------------------------------------------------------
void rf_init(RF_RX_INFO *pRRI, uint8_t channel, uint16_t panId, uint16_t myAddr)
    11fe:	ce 01       	movw	r24, r28
    1200:	03 96       	adiw	r24, 0x03	; 3

       printf( "myAddr=%d\r\n",myAddr );
    */

    nrk_spin_wait_us(500);
    FASTSPI_WRITE_RAM_LE(&panId, CC2420RAM_PANID, 2, n);
    1202:	21 91       	ld	r18, Z+
    1204:	2f b9       	out	0x0f, r18	; 15
    1206:	77 9b       	sbis	0x0e, 7	; 14
    1208:	fe cf       	rjmp	.-4      	; 0x1206 <__stack+0x107>
    120a:	e8 17       	cp	r30, r24
    120c:	f9 07       	cpc	r31, r25
    120e:	c9 f7       	brne	.-14     	; 0x1202 <__stack+0x103>
    1210:	c0 9a       	sbi	0x18, 0	; 24
    nrk_spin_wait_us(500);
    1212:	84 ef       	ldi	r24, 0xF4	; 244
    1214:	91 e0       	ldi	r25, 0x01	; 1
    1216:	0e 94 9d 24 	call	0x493a	; 0x493a <nrk_spin_wait_us>

    ENABLE_GLOBAL_INT();
    121a:	78 94       	sei

    // Set the RF channel
    halRfSetChannel(channel);
    121c:	8d 2d       	mov	r24, r13
    121e:	0e 94 25 06 	call	0xc4a	; 0xc4a <halRfSetChannel>

    // Turn interrupts back on
    ENABLE_GLOBAL_INT();
    1222:	78 94       	sei

    // Set the protocol configuration
    rfSettings.pRxInfo = pRRI;
    1224:	10 93 e2 05 	sts	0x05E2, r17
    1228:	00 93 e1 05 	sts	0x05E1, r16
    rfSettings.panId = panId;
    122c:	89 81       	ldd	r24, Y+1	; 0x01
    122e:	9a 81       	ldd	r25, Y+2	; 0x02
    1230:	90 93 e6 05 	sts	0x05E6, r25
    1234:	80 93 e5 05 	sts	0x05E5, r24
    rfSettings.myAddr = myAddr;
    1238:	f0 92 e8 05 	sts	0x05E8, r15
    123c:	e0 92 e7 05 	sts	0x05E7, r14
    rfSettings.txSeqNumber = 0;
    1240:	10 92 e3 05 	sts	0x05E3, r1
    rfSettings.receiveOn = FALSE;
    1244:	10 92 e9 05 	sts	0x05E9, r1

    // Wait for the crystal oscillator to become stable
    halRfWaitForCrystalOscillator();
    1248:	0e 94 40 06 	call	0xc80	; 0xc80 <halRfWaitForCrystalOscillator>
        nrk_kprintf (PSTR ("CC2420 ERROR:  Release of semaphore failed\r\n"));
        _nrk_errno_set (2);
    }
#endif

    auto_ack_enable=0;
    124c:	10 92 ec 05 	sts	0x05EC, r1
    security_enable=0;
    1250:	10 92 de 05 	sts	0x05DE, r1
    last_pkt_encrypted=0;
    1254:	10 92 ed 05 	sts	0x05ED, r1
} // rf_init()
    1258:	0f 90       	pop	r0
    125a:	0f 90       	pop	r0
    125c:	cf 91       	pop	r28
    125e:	df 91       	pop	r29
    1260:	1f 91       	pop	r17
    1262:	0f 91       	pop	r16
    1264:	ff 90       	pop	r15
    1266:	ef 90       	pop	r14
    1268:	df 90       	pop	r13
    126a:	08 95       	ret

0000126c <rf_rx_on>:
void rf_rx_on(void)
{
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_pend (radio_sem);
#endif
    rfSettings.receiveOn = TRUE;
    126c:	81 e0       	ldi	r24, 0x01	; 1
    126e:	80 93 e9 05 	sts	0x05E9, r24

#ifdef CC2420_OSC_OPT
    FASTSPI_STROBE(CC2420_SXOSCON);
    nrk_spin_wait_us(OSC_STARTUP_DELAY);
#endif
    FASTSPI_STROBE(CC2420_SRXON);
    1272:	c0 98       	cbi	0x18, 0	; 24
    1274:	83 e0       	ldi	r24, 0x03	; 3
    1276:	8f b9       	out	0x0f, r24	; 15
    1278:	77 9b       	sbis	0x0e, 7	; 14
    127a:	fe cf       	rjmp	.-4      	; 0x1278 <rf_rx_on+0xc>
    127c:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_STROBE(CC2420_SFLUSHRX);
    127e:	c0 98       	cbi	0x18, 0	; 24
    1280:	88 e0       	ldi	r24, 0x08	; 8
    1282:	8f b9       	out	0x0f, r24	; 15
    1284:	77 9b       	sbis	0x0e, 7	; 14
    1286:	fe cf       	rjmp	.-4      	; 0x1284 <rf_rx_on+0x18>
    1288:	c0 9a       	sbi	0x18, 0	; 24
    rx_ready=0;
    128a:	10 92 f2 05 	sts	0x05F2, r1
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
    //	ENABLE_FIFOP_INT();
} // rf_rx_on()
    128e:	08 95       	ret

00001290 <rf_polling_rx_on>:
void rf_polling_rx_on(void)
{
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_pend (radio_sem);
#endif
    rfSettings.receiveOn = TRUE;
    1290:	81 e0       	ldi	r24, 0x01	; 1
    1292:	80 93 e9 05 	sts	0x05E9, r24
#ifdef CC2420_OSC_OPT
    FASTSPI_STROBE(CC2420_SXOSCON);
    nrk_spin_wait_us(OSC_STARTUP_DELAY);
#endif
    FASTSPI_STROBE(CC2420_SRXON);
    1296:	c0 98       	cbi	0x18, 0	; 24
    1298:	83 e0       	ldi	r24, 0x03	; 3
    129a:	8f b9       	out	0x0f, r24	; 15
    129c:	77 9b       	sbis	0x0e, 7	; 14
    129e:	fe cf       	rjmp	.-4      	; 0x129c <rf_polling_rx_on+0xc>
    12a0:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_STROBE(CC2420_SFLUSHRX);
    12a2:	c0 98       	cbi	0x18, 0	; 24
    12a4:	88 e0       	ldi	r24, 0x08	; 8
    12a6:	8f b9       	out	0x0f, r24	; 15
    12a8:	77 9b       	sbis	0x0e, 7	; 14
    12aa:	fe cf       	rjmp	.-4      	; 0x12a8 <rf_polling_rx_on+0x18>
    12ac:	c0 9a       	sbi	0x18, 0	; 24
    rx_ready=0;
    12ae:	10 92 f2 05 	sts	0x05F2, r1
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
} // rf_rx_on()
    12b2:	08 95       	ret

000012b4 <rf_rx_off>:
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_pend (radio_sem);
#endif
    // XXX
    //SET_VREG_INACTIVE();
    rfSettings.receiveOn = FALSE;
    12b4:	10 92 e9 05 	sts	0x05E9, r1
    FASTSPI_STROBE(CC2420_SRFOFF);
    12b8:	c0 98       	cbi	0x18, 0	; 24
    12ba:	86 e0       	ldi	r24, 0x06	; 6
    12bc:	8f b9       	out	0x0f, r24	; 15
    12be:	77 9b       	sbis	0x0e, 7	; 14
    12c0:	fe cf       	rjmp	.-4      	; 0x12be <rf_rx_off+0xa>
    12c2:	c0 9a       	sbi	0x18, 0	; 24
#ifdef CC2420_OSC_OPT
    FASTSPI_STROBE(CC2420_SXOSCOFF);
#endif
    rx_ready=0;
    12c4:	10 92 f2 05 	sts	0x05F2, r1
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
    //	DISABLE_FIFOP_INT();
} // rf_rx_off()
    12c8:	08 95       	ret

000012ca <rf_tx_tdma_packet>:
This function is the same as normal TX, only it waits until the last
second to send the duty out with the high speed timer.  And by duty, I mean
the packet BIATCH...
**************************************************************************/
uint8_t rf_tx_tdma_packet(RF_TX_INFO *pRTI, uint16_t slot_start_time, uint16_t tx_guard_time)
{
    12ca:	bf 92       	push	r11
    12cc:	cf 92       	push	r12
    12ce:	df 92       	push	r13
    12d0:	ef 92       	push	r14
    12d2:	ff 92       	push	r15
    12d4:	0f 93       	push	r16
    12d6:	1f 93       	push	r17
    12d8:	df 93       	push	r29
    12da:	cf 93       	push	r28
    12dc:	00 d0       	rcall	.+0      	; 0x12de <rf_tx_tdma_packet+0x14>
    12de:	0f 92       	push	r0
    12e0:	cd b7       	in	r28, 0x3d	; 61
    12e2:	de b7       	in	r29, 0x3e	; 62
    12e4:	8c 01       	movw	r16, r24
    12e6:	6b 01       	movw	r12, r22
    12e8:	7a 01       	movw	r14, r20
    uint8_t timestamp;

#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_pend (radio_sem);
#endif
    timestamp=_nrk_os_timer_get();
    12ea:	0e 94 34 25 	call	0x4a68	; 0x4a68 <_nrk_os_timer_get>
    // XXX 2 below are hacks...
#ifdef CC2420_OSC_OPT
    FASTSPI_STROBE(CC2420_SXOSCON);
    nrk_spin_wait_us(OSC_STARTUP_DELAY);
#endif
    FASTSPI_STROBE(CC2420_SFLUSHRX);
    12ee:	c0 98       	cbi	0x18, 0	; 24
    12f0:	88 e0       	ldi	r24, 0x08	; 8
    12f2:	8f b9       	out	0x0f, r24	; 15
    12f4:	77 9b       	sbis	0x0e, 7	; 14
    12f6:	fe cf       	rjmp	.-4      	; 0x12f4 <rf_tx_tdma_packet+0x2a>
    12f8:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_STROBE(CC2420_SFLUSHRX);
    12fa:	c0 98       	cbi	0x18, 0	; 24
    12fc:	88 e0       	ldi	r24, 0x08	; 8
    12fe:	8f b9       	out	0x0f, r24	; 15
    1300:	77 9b       	sbis	0x0e, 7	; 14
    1302:	fe cf       	rjmp	.-4      	; 0x1300 <rf_tx_tdma_packet+0x36>
    1304:	c0 9a       	sbi	0x18, 0	; 24
    // Wait until the transceiver is idle
    while (FIFOP_IS_1 || SFD_IS_1);
    1306:	0e 99       	sbic	0x01, 6	; 1
    1308:	fe cf       	rjmp	.-4      	; 0x1306 <rf_tx_tdma_packet+0x3c>
    130a:	84 99       	sbic	0x10, 4	; 16
    130c:	fc cf       	rjmp	.-8      	; 0x1306 <rf_tx_tdma_packet+0x3c>
    // Turn off global interrupts to avoid interference on the SPI interface
    DISABLE_GLOBAL_INT();
    130e:	f8 94       	cli
    // Flush the TX FIFO just in case...
    FASTSPI_STROBE(CC2420_SFLUSHTX);
    1310:	c0 98       	cbi	0x18, 0	; 24
    1312:	89 e0       	ldi	r24, 0x09	; 9
    1314:	8f b9       	out	0x0f, r24	; 15
    1316:	77 9b       	sbis	0x0e, 7	; 14
    1318:	fe cf       	rjmp	.-4      	; 0x1316 <rf_tx_tdma_packet+0x4c>
    131a:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_STROBE(CC2420_SFLUSHTX);
    131c:	c0 98       	cbi	0x18, 0	; 24
    131e:	89 e0       	ldi	r24, 0x09	; 9
    1320:	8f b9       	out	0x0f, r24	; 15
    1322:	77 9b       	sbis	0x0e, 7	; 14
    1324:	fe cf       	rjmp	.-4      	; 0x1322 <rf_tx_tdma_packet+0x58>
    1326:	c0 9a       	sbi	0x18, 0	; 24

    checksum=0;
    for(i=0; i<pRTI->length; i++ )
    1328:	d8 01       	movw	r26, r16
    132a:	12 96       	adiw	r26, 0x02	; 2
    132c:	5c 91       	ld	r21, X
    132e:	12 97       	sbiw	r26, 0x02	; 2
    1330:	25 2f       	mov	r18, r21
    1332:	33 27       	eor	r19, r19
    1334:	27 fd       	sbrc	r18, 7
    1336:	30 95       	com	r19
    DISABLE_GLOBAL_INT();
    // Flush the TX FIFO just in case...
    FASTSPI_STROBE(CC2420_SFLUSHTX);
    FASTSPI_STROBE(CC2420_SFLUSHTX);

    checksum=0;
    1338:	bb 24       	eor	r11, r11
    for(i=0; i<pRTI->length; i++ )
    133a:	40 e0       	ldi	r20, 0x00	; 0
    133c:	0a c0       	rjmp	.+20     	; 0x1352 <rf_tx_tdma_packet+0x88>
    {
        // lets do our own payload checksum because we don't trust the CRC
        checksum+=pRTI->pPayload[i];
    133e:	d8 01       	movw	r26, r16
    1340:	13 96       	adiw	r26, 0x03	; 3
    1342:	ed 91       	ld	r30, X+
    1344:	fc 91       	ld	r31, X
    1346:	14 97       	sbiw	r26, 0x04	; 4
    1348:	e8 0f       	add	r30, r24
    134a:	f9 1f       	adc	r31, r25
    134c:	80 81       	ld	r24, Z
    134e:	b8 0e       	add	r11, r24
    // Flush the TX FIFO just in case...
    FASTSPI_STROBE(CC2420_SFLUSHTX);
    FASTSPI_STROBE(CC2420_SFLUSHTX);

    checksum=0;
    for(i=0; i<pRTI->length; i++ )
    1350:	4f 5f       	subi	r20, 0xFF	; 255
    1352:	84 2f       	mov	r24, r20
    1354:	90 e0       	ldi	r25, 0x00	; 0
    1356:	82 17       	cp	r24, r18
    1358:	93 07       	cpc	r25, r19
    135a:	8c f3       	brlt	.-30     	; 0x133e <rf_tx_tdma_packet+0x74>
    {
        // lets do our own payload checksum because we don't trust the CRC
        checksum+=pRTI->pPayload[i];
    }
    packetLength = pRTI->length + RF_PACKET_OVERHEAD_SIZE + CHECKSUM_OVERHEAD;
    135c:	54 5f       	subi	r21, 0xF4	; 244

    // Write the packet to the TX FIFO (the FCS is appended automatically when AUTOCRC is enabled)
    // These are only the MAC AGNOSTIC parameters...
    // Slots for example are at a higher layer since they assume TDMA

    FASTSPI_WRITE_FIFO((uint8_t*)&packetLength, 1);               // Packet length
    135e:	c0 98       	cbi	0x18, 0	; 24
    1360:	8e e3       	ldi	r24, 0x3E	; 62
    1362:	8f b9       	out	0x0f, r24	; 15
    1364:	77 9b       	sbis	0x0e, 7	; 14
    1366:	fe cf       	rjmp	.-4      	; 0x1364 <rf_tx_tdma_packet+0x9a>
    1368:	5f b9       	out	0x0f, r21	; 15
    136a:	77 9b       	sbis	0x0e, 7	; 14
    136c:	fe cf       	rjmp	.-4      	; 0x136a <rf_tx_tdma_packet+0xa0>
    136e:	c0 9a       	sbi	0x18, 0	; 24
    frameControlField = pRTI->ackRequest ? RF_FCF_ACK : RF_FCF_NOACK;
    1370:	f8 01       	movw	r30, r16
    1372:	86 81       	ldd	r24, Z+6	; 0x06
    1374:	88 23       	and	r24, r24
    1376:	19 f0       	breq	.+6      	; 0x137e <rf_tx_tdma_packet+0xb4>
    1378:	81 e6       	ldi	r24, 0x61	; 97
    137a:	98 e8       	ldi	r25, 0x88	; 136
    137c:	02 c0       	rjmp	.+4      	; 0x1382 <rf_tx_tdma_packet+0xb8>
    137e:	81 e4       	ldi	r24, 0x41	; 65
    1380:	98 e8       	ldi	r25, 0x88	; 136
    1382:	9a 83       	std	Y+2, r25	; 0x02
    1384:	89 83       	std	Y+1, r24	; 0x01
    FASTSPI_WRITE_FIFO((uint8_t*) &frameControlField, 2);         // Frame control field
    1386:	c0 98       	cbi	0x18, 0	; 24
    1388:	8e e3       	ldi	r24, 0x3E	; 62
    138a:	8f b9       	out	0x0f, r24	; 15
    138c:	77 9b       	sbis	0x0e, 7	; 14
    138e:	fe cf       	rjmp	.-4      	; 0x138c <rf_tx_tdma_packet+0xc2>
    1390:	fe 01       	movw	r30, r28
    1392:	31 96       	adiw	r30, 0x01	; 1
/**************************************************************************
This function is the same as normal TX, only it waits until the last
second to send the duty out with the high speed timer.  And by duty, I mean
the packet BIATCH...
**************************************************************************/
uint8_t rf_tx_tdma_packet(RF_TX_INFO *pRTI, uint16_t slot_start_time, uint16_t tx_guard_time)
    1394:	ce 01       	movw	r24, r28
    1396:	03 96       	adiw	r24, 0x03	; 3
    // These are only the MAC AGNOSTIC parameters...
    // Slots for example are at a higher layer since they assume TDMA

    FASTSPI_WRITE_FIFO((uint8_t*)&packetLength, 1);               // Packet length
    frameControlField = pRTI->ackRequest ? RF_FCF_ACK : RF_FCF_NOACK;
    FASTSPI_WRITE_FIFO((uint8_t*) &frameControlField, 2);         // Frame control field
    1398:	21 91       	ld	r18, Z+
    139a:	2f b9       	out	0x0f, r18	; 15
    139c:	77 9b       	sbis	0x0e, 7	; 14
    139e:	fe cf       	rjmp	.-4      	; 0x139c <rf_tx_tdma_packet+0xd2>
    13a0:	e8 17       	cp	r30, r24
    13a2:	f9 07       	cpc	r31, r25
    13a4:	c9 f7       	brne	.-14     	; 0x1398 <rf_tx_tdma_packet+0xce>
    13a6:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.txSeqNumber, 1);    // Sequence number
    13a8:	c0 98       	cbi	0x18, 0	; 24
    13aa:	8e e3       	ldi	r24, 0x3E	; 62
    13ac:	8f b9       	out	0x0f, r24	; 15
    13ae:	77 9b       	sbis	0x0e, 7	; 14
    13b0:	fe cf       	rjmp	.-4      	; 0x13ae <rf_tx_tdma_packet+0xe4>
    13b2:	80 91 e3 05 	lds	r24, 0x05E3
    13b6:	8f b9       	out	0x0f, r24	; 15
    13b8:	77 9b       	sbis	0x0e, 7	; 14
    13ba:	fe cf       	rjmp	.-4      	; 0x13b8 <rf_tx_tdma_packet+0xee>
    13bc:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.panId, 2);          // Dest. PAN ID
    13be:	c0 98       	cbi	0x18, 0	; 24
    13c0:	8e e3       	ldi	r24, 0x3E	; 62
    13c2:	8f b9       	out	0x0f, r24	; 15
    13c4:	77 9b       	sbis	0x0e, 7	; 14
    13c6:	fe cf       	rjmp	.-4      	; 0x13c4 <rf_tx_tdma_packet+0xfa>
    13c8:	80 e0       	ldi	r24, 0x00	; 0
    13ca:	90 e0       	ldi	r25, 0x00	; 0
/**************************************************************************
This function is the same as normal TX, only it waits until the last
second to send the duty out with the high speed timer.  And by duty, I mean
the packet BIATCH...
**************************************************************************/
uint8_t rf_tx_tdma_packet(RF_TX_INFO *pRTI, uint16_t slot_start_time, uint16_t tx_guard_time)
    13cc:	fc 01       	movw	r30, r24
    13ce:	ef 51       	subi	r30, 0x1F	; 31
    13d0:	fa 4f       	sbci	r31, 0xFA	; 250

    FASTSPI_WRITE_FIFO((uint8_t*)&packetLength, 1);               // Packet length
    frameControlField = pRTI->ackRequest ? RF_FCF_ACK : RF_FCF_NOACK;
    FASTSPI_WRITE_FIFO((uint8_t*) &frameControlField, 2);         // Frame control field
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.txSeqNumber, 1);    // Sequence number
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.panId, 2);          // Dest. PAN ID
    13d2:	24 81       	ldd	r18, Z+4	; 0x04
    13d4:	2f b9       	out	0x0f, r18	; 15
    13d6:	77 9b       	sbis	0x0e, 7	; 14
    13d8:	fe cf       	rjmp	.-4      	; 0x13d6 <rf_tx_tdma_packet+0x10c>
    13da:	01 96       	adiw	r24, 0x01	; 1
    13dc:	82 30       	cpi	r24, 0x02	; 2
    13de:	91 05       	cpc	r25, r1
    13e0:	a9 f7       	brne	.-22     	; 0x13cc <rf_tx_tdma_packet+0x102>
    13e2:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_WRITE_FIFO((uint8_t*) &pRTI->destAddr, 2);            // Dest. address
    13e4:	c0 98       	cbi	0x18, 0	; 24
    13e6:	8e e3       	ldi	r24, 0x3E	; 62
    13e8:	8f b9       	out	0x0f, r24	; 15
    13ea:	77 9b       	sbis	0x0e, 7	; 14
    13ec:	fe cf       	rjmp	.-4      	; 0x13ea <rf_tx_tdma_packet+0x120>
    13ee:	80 e0       	ldi	r24, 0x00	; 0
    13f0:	90 e0       	ldi	r25, 0x00	; 0
    13f2:	f8 01       	movw	r30, r16
    13f4:	e8 0f       	add	r30, r24
    13f6:	f9 1f       	adc	r31, r25
    13f8:	20 81       	ld	r18, Z
    13fa:	2f b9       	out	0x0f, r18	; 15
    13fc:	77 9b       	sbis	0x0e, 7	; 14
    13fe:	fe cf       	rjmp	.-4      	; 0x13fc <rf_tx_tdma_packet+0x132>
    1400:	01 96       	adiw	r24, 0x01	; 1
    1402:	82 30       	cpi	r24, 0x02	; 2
    1404:	91 05       	cpc	r25, r1
    1406:	a9 f7       	brne	.-22     	; 0x13f2 <rf_tx_tdma_packet+0x128>
    1408:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.myAddr, 2);         // Source address
    140a:	c0 98       	cbi	0x18, 0	; 24
    140c:	8e e3       	ldi	r24, 0x3E	; 62
    140e:	8f b9       	out	0x0f, r24	; 15
    1410:	77 9b       	sbis	0x0e, 7	; 14
    1412:	fe cf       	rjmp	.-4      	; 0x1410 <rf_tx_tdma_packet+0x146>
    1414:	80 e0       	ldi	r24, 0x00	; 0
    1416:	90 e0       	ldi	r25, 0x00	; 0
/**************************************************************************
This function is the same as normal TX, only it waits until the last
second to send the duty out with the high speed timer.  And by duty, I mean
the packet BIATCH...
**************************************************************************/
uint8_t rf_tx_tdma_packet(RF_TX_INFO *pRTI, uint16_t slot_start_time, uint16_t tx_guard_time)
    1418:	fc 01       	movw	r30, r24
    141a:	ef 51       	subi	r30, 0x1F	; 31
    141c:	fa 4f       	sbci	r31, 0xFA	; 250
    frameControlField = pRTI->ackRequest ? RF_FCF_ACK : RF_FCF_NOACK;
    FASTSPI_WRITE_FIFO((uint8_t*) &frameControlField, 2);         // Frame control field
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.txSeqNumber, 1);    // Sequence number
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.panId, 2);          // Dest. PAN ID
    FASTSPI_WRITE_FIFO((uint8_t*) &pRTI->destAddr, 2);            // Dest. address
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.myAddr, 2);         // Source address
    141e:	26 81       	ldd	r18, Z+6	; 0x06
    1420:	2f b9       	out	0x0f, r18	; 15
    1422:	77 9b       	sbis	0x0e, 7	; 14
    1424:	fe cf       	rjmp	.-4      	; 0x1422 <rf_tx_tdma_packet+0x158>
    1426:	01 96       	adiw	r24, 0x01	; 1
    1428:	82 30       	cpi	r24, 0x02	; 2
    142a:	91 05       	cpc	r25, r1
    142c:	a9 f7       	brne	.-22     	; 0x1418 <rf_tx_tdma_packet+0x14e>
    142e:	c0 9a       	sbi	0x18, 0	; 24

    nrk_high_speed_timer_wait(slot_start_time,tx_guard_time);
    1430:	c6 01       	movw	r24, r12
    1432:	b7 01       	movw	r22, r14
    1434:	0e 94 c0 24 	call	0x4980	; 0x4980 <nrk_high_speed_timer_wait>
    		FASTSPI_STROBE(CC2420_STXONCCA);
    		FASTSPI_UPD_STATUS(spiStatusByte);
    		halWait(100);
        } while (!(spiStatusByte & BM(CC2420_TX_ACTIVE)));
    */
    if (pRTI->cca == TRUE)
    1438:	d8 01       	movw	r26, r16
    143a:	15 96       	adiw	r26, 0x05	; 5
    143c:	8c 91       	ld	r24, X
    143e:	15 97       	sbiw	r26, 0x05	; 5
    1440:	88 23       	and	r24, r24
    1442:	a9 f1       	breq	.+106    	; 0x14ae <rf_tx_tdma_packet+0x1e4>
    {
        uint8_t cnt;
        if (!rfSettings.receiveOn)
    1444:	80 91 e9 05 	lds	r24, 0x05E9
    1448:	88 23       	and	r24, r24
    144a:	31 f4       	brne	.+12     	; 0x1458 <rf_tx_tdma_packet+0x18e>
        {
            FASTSPI_STROBE (CC2420_SRXON);
    144c:	c0 98       	cbi	0x18, 0	; 24
    144e:	83 e0       	ldi	r24, 0x03	; 3
    1450:	8f b9       	out	0x0f, r24	; 15
    1452:	77 9b       	sbis	0x0e, 7	; 14
    1454:	fe cf       	rjmp	.-4      	; 0x1452 <rf_tx_tdma_packet+0x188>
    1456:	c0 9a       	sbi	0x18, 0	; 24
        }

        // Wait for the RSSI value to become valid
        do
        {
            FASTSPI_UPD_STATUS (spiStatusByte);
    1458:	c0 98       	cbi	0x18, 0	; 24
    145a:	1f b8       	out	0x0f, r1	; 15
    145c:	77 9b       	sbis	0x0e, 7	; 14
    145e:	fe cf       	rjmp	.-4      	; 0x145c <rf_tx_tdma_packet+0x192>
    1460:	8f b1       	in	r24, 0x0f	; 15
    1462:	c0 9a       	sbi	0x18, 0	; 24
        }
        while (!(spiStatusByte & BM (CC2420_RSSI_VALID)));
    1464:	81 ff       	sbrs	r24, 1
    1466:	f8 cf       	rjmp	.-16     	; 0x1458 <rf_tx_tdma_packet+0x18e>
    1468:	20 e0       	ldi	r18, 0x00	; 0

        // TX begins after the CCA check has passed
        cnt = 0;
        do
        {
            FASTSPI_STROBE (CC2420_STXONCCA);
    146a:	a5 e0       	ldi	r26, 0x05	; 5
    146c:	ea 2e       	mov	r14, r26
    146e:	c0 98       	cbi	0x18, 0	; 24
    1470:	ef b8       	out	0x0f, r14	; 15
    1472:	77 9b       	sbis	0x0e, 7	; 14
    1474:	fe cf       	rjmp	.-4      	; 0x1472 <rf_tx_tdma_packet+0x1a8>
    1476:	c0 9a       	sbi	0x18, 0	; 24
            FASTSPI_UPD_STATUS (spiStatusByte);
    1478:	c0 98       	cbi	0x18, 0	; 24
    147a:	1f b8       	out	0x0f, r1	; 15
    147c:	77 9b       	sbis	0x0e, 7	; 14
    147e:	fe cf       	rjmp	.-4      	; 0x147c <rf_tx_tdma_packet+0x1b2>
    1480:	cf b0       	in	r12, 0x0f	; 15
    1482:	c0 9a       	sbi	0x18, 0	; 24
            cnt++;
    1484:	2f 5f       	subi	r18, 0xFF	; 255
            if (cnt > 100)
    1486:	25 36       	cpi	r18, 0x65	; 101
    1488:	49 f4       	brne	.+18     	; 0x149c <rf_tx_tdma_packet+0x1d2>
            {
                ENABLE_GLOBAL_INT ();
    148a:	78 94       	sei
                nrk_sem_post(radio_sem);
    148c:	80 91 dc 05 	lds	r24, 0x05DC
    1490:	90 91 dd 05 	lds	r25, 0x05DD
    1494:	0e 94 e8 19 	call	0x33d0	; 0x33d0 <nrk_sem_post>
                return FALSE;
    1498:	80 e0       	ldi	r24, 0x00	; 0
    149a:	60 c0       	rjmp	.+192    	; 0x155c <rf_tx_tdma_packet+0x292>
            }
            halWait (100);
    149c:	84 e6       	ldi	r24, 0x64	; 100
    149e:	90 e0       	ldi	r25, 0x00	; 0
    14a0:	2b 83       	std	Y+3, r18	; 0x03
    14a2:	0e 94 82 11 	call	0x2304	; 0x2304 <halWait>
        }
        while (!(spiStatusByte & BM (CC2420_TX_ACTIVE)));
    14a6:	2b 81       	ldd	r18, Y+3	; 0x03
    14a8:	c3 fe       	sbrs	r12, 3
    14aa:	e1 cf       	rjmp	.-62     	; 0x146e <rf_tx_tdma_packet+0x1a4>
    14ac:	06 c0       	rjmp	.+12     	; 0x14ba <rf_tx_tdma_packet+0x1f0>
    }
    else
        FASTSPI_STROBE (CC2420_STXON);
    14ae:	c0 98       	cbi	0x18, 0	; 24
    14b0:	84 e0       	ldi	r24, 0x04	; 4
    14b2:	8f b9       	out	0x0f, r24	; 15
    14b4:	77 9b       	sbis	0x0e, 7	; 14
    14b6:	fe cf       	rjmp	.-4      	; 0x14b4 <rf_tx_tdma_packet+0x1ea>
    14b8:	c0 9a       	sbi	0x18, 0	; 24
    //nrk_gpio_set(DEBUG_0);


    // Fill in the rest of the packet now
    FASTSPI_WRITE_FIFO((uint8_t*) pRTI->pPayload, pRTI->length);  // Payload
    14ba:	c0 98       	cbi	0x18, 0	; 24
    14bc:	8e e3       	ldi	r24, 0x3E	; 62
    14be:	8f b9       	out	0x0f, r24	; 15
    14c0:	77 9b       	sbis	0x0e, 7	; 14
    14c2:	fe cf       	rjmp	.-4      	; 0x14c0 <rf_tx_tdma_packet+0x1f6>
    14c4:	40 e0       	ldi	r20, 0x00	; 0
    14c6:	0c c0       	rjmp	.+24     	; 0x14e0 <rf_tx_tdma_packet+0x216>
    14c8:	d8 01       	movw	r26, r16
    14ca:	13 96       	adiw	r26, 0x03	; 3
    14cc:	ed 91       	ld	r30, X+
    14ce:	fc 91       	ld	r31, X
    14d0:	14 97       	sbiw	r26, 0x04	; 4
    14d2:	e8 0f       	add	r30, r24
    14d4:	f9 1f       	adc	r31, r25
    14d6:	80 81       	ld	r24, Z
    14d8:	8f b9       	out	0x0f, r24	; 15
    14da:	77 9b       	sbis	0x0e, 7	; 14
    14dc:	fe cf       	rjmp	.-4      	; 0x14da <rf_tx_tdma_packet+0x210>
    14de:	4f 5f       	subi	r20, 0xFF	; 255
    14e0:	84 2f       	mov	r24, r20
    14e2:	90 e0       	ldi	r25, 0x00	; 0
    14e4:	f8 01       	movw	r30, r16
    14e6:	22 81       	ldd	r18, Z+2	; 0x02
    14e8:	33 27       	eor	r19, r19
    14ea:	27 fd       	sbrc	r18, 7
    14ec:	30 95       	com	r19
    14ee:	82 17       	cp	r24, r18
    14f0:	93 07       	cpc	r25, r19
    14f2:	54 f3       	brlt	.-44     	; 0x14c8 <rf_tx_tdma_packet+0x1fe>
    14f4:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_WRITE_FIFO((uint8_t*) &checksum, 1);         // Checksum
    14f6:	c0 98       	cbi	0x18, 0	; 24
    14f8:	8e e3       	ldi	r24, 0x3E	; 62
    14fa:	8f b9       	out	0x0f, r24	; 15
    14fc:	77 9b       	sbis	0x0e, 7	; 14
    14fe:	fe cf       	rjmp	.-4      	; 0x14fc <rf_tx_tdma_packet+0x232>
    1500:	bf b8       	out	0x0f, r11	; 15
    1502:	77 9b       	sbis	0x0e, 7	; 14
    1504:	fe cf       	rjmp	.-4      	; 0x1502 <rf_tx_tdma_packet+0x238>
    1506:	c0 9a       	sbi	0x18, 0	; 24

    //nrk_spin_wait_us(200);
//  FASTSPI_STROBE(CC2420_STXON);
    // Wait for the transmission to begin before exiting (makes sure that this function cannot be called
    // a second time, and thereby cancelling the first transmission (observe the FIFOP + SFD test above).
    while (!SFD_IS_1);
    1508:	84 9b       	sbis	0x10, 4	; 16
    150a:	fe cf       	rjmp	.-4      	; 0x1508 <rf_tx_tdma_packet+0x23e>
    	success = rfSettings.ackReceived;
    }*/


    // Turn off the receiver if it should not continue to be enabled
    DISABLE_GLOBAL_INT();
    150c:	f8 94       	cli
    // XXX hack, temp out
    //if (!rfSettings.receiveOn) { while (SFD_IS_1); /*FASTSPI_STROBE(CC2420_SRFOFF);*/ }
    // while (SFD_IS_1);
    while (SFD_IS_1); // wait for packet to finish
    150e:	84 99       	sbic	0x10, 4	; 16
    1510:	fe cf       	rjmp	.-4      	; 0x150e <rf_tx_tdma_packet+0x244>

    FASTSPI_STROBE(CC2420_SFLUSHRX);
    1512:	c0 98       	cbi	0x18, 0	; 24
    1514:	88 e0       	ldi	r24, 0x08	; 8
    1516:	8f b9       	out	0x0f, r24	; 15
    1518:	77 9b       	sbis	0x0e, 7	; 14
    151a:	fe cf       	rjmp	.-4      	; 0x1518 <rf_tx_tdma_packet+0x24e>
    151c:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_STROBE(CC2420_SFLUSHRX);
    151e:	c0 98       	cbi	0x18, 0	; 24
    1520:	88 e0       	ldi	r24, 0x08	; 8
    1522:	8f b9       	out	0x0f, r24	; 15
    1524:	77 9b       	sbis	0x0e, 7	; 14
    1526:	fe cf       	rjmp	.-4      	; 0x1524 <rf_tx_tdma_packet+0x25a>
    1528:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_STROBE(CC2420_SFLUSHTX);
    152a:	c0 98       	cbi	0x18, 0	; 24
    152c:	89 e0       	ldi	r24, 0x09	; 9
    152e:	8f b9       	out	0x0f, r24	; 15
    1530:	77 9b       	sbis	0x0e, 7	; 14
    1532:	fe cf       	rjmp	.-4      	; 0x1530 <rf_tx_tdma_packet+0x266>
    1534:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_STROBE(CC2420_SFLUSHTX);
    1536:	c0 98       	cbi	0x18, 0	; 24
    1538:	89 e0       	ldi	r24, 0x09	; 9
    153a:	8f b9       	out	0x0f, r24	; 15
    153c:	77 9b       	sbis	0x0e, 7	; 14
    153e:	fe cf       	rjmp	.-4      	; 0x153c <rf_tx_tdma_packet+0x272>
    1540:	c0 9a       	sbi	0x18, 0	; 24

#ifdef CC2420_OSC_OPT
    FASTSPI_STROBE(CC2420_SXOSCOFF);
#endif
    FASTSPI_STROBE(CC2420_SRFOFF);  // shut off radio
    1542:	c0 98       	cbi	0x18, 0	; 24
    1544:	86 e0       	ldi	r24, 0x06	; 6
    1546:	8f b9       	out	0x0f, r24	; 15
    1548:	77 9b       	sbis	0x0e, 7	; 14
    154a:	fe cf       	rjmp	.-4      	; 0x1548 <rf_tx_tdma_packet+0x27e>
    154c:	c0 9a       	sbi	0x18, 0	; 24
    ENABLE_GLOBAL_INT();
    154e:	78 94       	sei


    // Increment the sequence number, and return the result
    rfSettings.txSeqNumber++;
    1550:	80 91 e3 05 	lds	r24, 0x05E3
    1554:	8f 5f       	subi	r24, 0xFF	; 255
    1556:	80 93 e3 05 	sts	0x05E3, r24
//	while (SFD_IS_1);
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif

    return success;
    155a:	81 e0       	ldi	r24, 0x01	; 1

}
    155c:	0f 90       	pop	r0
    155e:	0f 90       	pop	r0
    1560:	0f 90       	pop	r0
    1562:	cf 91       	pop	r28
    1564:	df 91       	pop	r29
    1566:	1f 91       	pop	r17
    1568:	0f 91       	pop	r16
    156a:	ff 90       	pop	r15
    156c:	ef 90       	pop	r14
    156e:	df 90       	pop	r13
    1570:	cf 90       	pop	r12
    1572:	bf 90       	pop	r11
    1574:	08 95       	ret

00001576 <rf_tx_packet>:
//  RETURN VALUE:
//		uint8_t
//			Successful transmission (acknowledgment received)
//-------------------------------------------------------------------------------------------------------
uint8_t rf_tx_packet(RF_TX_INFO *pRTI)
{
    1576:	ff 92       	push	r15
    1578:	0f 93       	push	r16
    157a:	1f 93       	push	r17
    157c:	df 93       	push	r29
    157e:	cf 93       	push	r28
    1580:	00 d0       	rcall	.+0      	; 0x1582 <rf_tx_packet+0xc>
    1582:	cd b7       	in	r28, 0x3d	; 61
    1584:	de b7       	in	r29, 0x3e	; 62
    1586:	fc 01       	movw	r30, r24

#ifdef CC2420_OSC_OPT
    FASTSPI_STROBE(CC2420_SXOSCON);
    nrk_spin_wait_us(OSC_STARTUP_DELAY);
#endif
    if(security_enable)
    1588:	80 91 de 05 	lds	r24, 0x05DE
    158c:	88 23       	and	r24, r24
    158e:	31 f0       	breq	.+12     	; 0x159c <rf_tx_packet+0x26>
        FASTSPI_STROBE(CC2420_STXENC);
    1590:	c0 98       	cbi	0x18, 0	; 24
    1592:	8d e0       	ldi	r24, 0x0D	; 13
    1594:	8f b9       	out	0x0f, r24	; 15
    1596:	77 9b       	sbis	0x0e, 7	; 14
    1598:	fe cf       	rjmp	.-4      	; 0x1596 <rf_tx_packet+0x20>
    159a:	c0 9a       	sbi	0x18, 0	; 24

    checksum=0;
    for(i=0; i<pRTI->length; i++ )
    159c:	32 81       	ldd	r19, Z+2	; 0x02
    159e:	43 2f       	mov	r20, r19
    15a0:	55 27       	eor	r21, r21
    15a2:	47 fd       	sbrc	r20, 7
    15a4:	50 95       	com	r21
    nrk_spin_wait_us(OSC_STARTUP_DELAY);
#endif
    if(security_enable)
        FASTSPI_STROBE(CC2420_STXENC);

    checksum=0;
    15a6:	20 e0       	ldi	r18, 0x00	; 0
    for(i=0; i<pRTI->length; i++ )
    15a8:	60 e0       	ldi	r22, 0x00	; 0
    15aa:	07 c0       	rjmp	.+14     	; 0x15ba <rf_tx_packet+0x44>
    {
        // lets do our own payload checksum because we don't trust the CRC
        checksum+=pRTI->pPayload[i];
    15ac:	a3 81       	ldd	r26, Z+3	; 0x03
    15ae:	b4 81       	ldd	r27, Z+4	; 0x04
    15b0:	a8 0f       	add	r26, r24
    15b2:	b9 1f       	adc	r27, r25
    15b4:	8c 91       	ld	r24, X
    15b6:	28 0f       	add	r18, r24
#endif
    if(security_enable)
        FASTSPI_STROBE(CC2420_STXENC);

    checksum=0;
    for(i=0; i<pRTI->length; i++ )
    15b8:	6f 5f       	subi	r22, 0xFF	; 255
    15ba:	86 2f       	mov	r24, r22
    15bc:	90 e0       	ldi	r25, 0x00	; 0
    15be:	84 17       	cp	r24, r20
    15c0:	95 07       	cpc	r25, r21
    15c2:	a4 f3       	brlt	.-24     	; 0x15ac <rf_tx_packet+0x36>
    }
    // Write the packet to the TX FIFO (the FCS is appended automatically when AUTOCRC is enabled)

    // These are only the MAC AGNOSTIC parameters...
    // Slots for example are at a slighly higher later since they assume TDMA
    packetLength = pRTI->length + RF_PACKET_OVERHEAD_SIZE + CHECKSUM_OVERHEAD;
    15c4:	83 2f       	mov	r24, r19
    15c6:	84 5f       	subi	r24, 0xF4	; 244
    if(security_enable) packetLength+=4;  // for CTR counter
    15c8:	90 91 de 05 	lds	r25, 0x05DE
    15cc:	91 11       	cpse	r25, r1
    15ce:	8c 5f       	subi	r24, 0xFC	; 252


    // XXX 2 below are hacks...
    FASTSPI_STROBE(CC2420_SFLUSHRX);
    15d0:	c0 98       	cbi	0x18, 0	; 24
    15d2:	98 e0       	ldi	r25, 0x08	; 8
    15d4:	9f b9       	out	0x0f, r25	; 15
    15d6:	77 9b       	sbis	0x0e, 7	; 14
    15d8:	fe cf       	rjmp	.-4      	; 0x15d6 <rf_tx_packet+0x60>
    15da:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_STROBE(CC2420_SFLUSHRX);
    15dc:	c0 98       	cbi	0x18, 0	; 24
    15de:	98 e0       	ldi	r25, 0x08	; 8
    15e0:	9f b9       	out	0x0f, r25	; 15
    15e2:	77 9b       	sbis	0x0e, 7	; 14
    15e4:	fe cf       	rjmp	.-4      	; 0x15e2 <rf_tx_packet+0x6c>
    15e6:	c0 9a       	sbi	0x18, 0	; 24
    // Wait until the transceiver is idle
    while (FIFOP_IS_1 || SFD_IS_1);
    15e8:	0e 99       	sbic	0x01, 6	; 1
    15ea:	fe cf       	rjmp	.-4      	; 0x15e8 <rf_tx_packet+0x72>
    15ec:	84 99       	sbic	0x10, 4	; 16
    15ee:	fc cf       	rjmp	.-8      	; 0x15e8 <rf_tx_packet+0x72>
    // Turn off global interrupts to avoid interference on the SPI interface
    DISABLE_GLOBAL_INT();
    15f0:	f8 94       	cli
    // Flush the TX FIFO just in case...
    FASTSPI_STROBE(CC2420_SFLUSHTX);
    15f2:	c0 98       	cbi	0x18, 0	; 24
    15f4:	99 e0       	ldi	r25, 0x09	; 9
    15f6:	9f b9       	out	0x0f, r25	; 15
    15f8:	77 9b       	sbis	0x0e, 7	; 14
    15fa:	fe cf       	rjmp	.-4      	; 0x15f8 <rf_tx_packet+0x82>
    15fc:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_STROBE(CC2420_SFLUSHTX);
    15fe:	c0 98       	cbi	0x18, 0	; 24
    1600:	99 e0       	ldi	r25, 0x09	; 9
    1602:	9f b9       	out	0x0f, r25	; 15
    1604:	77 9b       	sbis	0x0e, 7	; 14
    1606:	fe cf       	rjmp	.-4      	; 0x1604 <rf_tx_packet+0x8e>
    1608:	c0 9a       	sbi	0x18, 0	; 24
    		FASTSPI_STROBE(CC2420_STXONCCA);
    		FASTSPI_UPD_STATUS(spiStatusByte);
    		halWait(100);
        } while (!(spiStatusByte & BM(CC2420_TX_ACTIVE)));
    */
    FASTSPI_WRITE_FIFO((uint8_t*)&packetLength, 1);               // Packet length
    160a:	c0 98       	cbi	0x18, 0	; 24
    160c:	9e e3       	ldi	r25, 0x3E	; 62
    160e:	9f b9       	out	0x0f, r25	; 15
    1610:	77 9b       	sbis	0x0e, 7	; 14
    1612:	fe cf       	rjmp	.-4      	; 0x1610 <rf_tx_packet+0x9a>
    1614:	8f b9       	out	0x0f, r24	; 15
    1616:	77 9b       	sbis	0x0e, 7	; 14
    1618:	fe cf       	rjmp	.-4      	; 0x1616 <rf_tx_packet+0xa0>
    161a:	c0 9a       	sbi	0x18, 0	; 24
    frameControlField = RF_FCF_NOACK;   // default
    161c:	81 e4       	ldi	r24, 0x41	; 65
    161e:	98 e8       	ldi	r25, 0x88	; 136
    1620:	9a 83       	std	Y+2, r25	; 0x02
    1622:	89 83       	std	Y+1, r24	; 0x01
    if(auto_ack_enable) frameControlField |= RF_ACK_BM;
    1624:	80 91 ec 05 	lds	r24, 0x05EC
    1628:	88 23       	and	r24, r24
    162a:	21 f0       	breq	.+8      	; 0x1634 <rf_tx_packet+0xbe>
    162c:	81 e6       	ldi	r24, 0x61	; 97
    162e:	98 e8       	ldi	r25, 0x88	; 136
    1630:	9a 83       	std	Y+2, r25	; 0x02
    1632:	89 83       	std	Y+1, r24	; 0x01
    if(security_enable) frameControlField |= RF_SEC_BM;
    1634:	80 91 de 05 	lds	r24, 0x05DE
    1638:	88 23       	and	r24, r24
    163a:	29 f0       	breq	.+10     	; 0x1646 <rf_tx_packet+0xd0>
    163c:	89 81       	ldd	r24, Y+1	; 0x01
    163e:	9a 81       	ldd	r25, Y+2	; 0x02
    1640:	88 60       	ori	r24, 0x08	; 8
    1642:	9a 83       	std	Y+2, r25	; 0x02
    1644:	89 83       	std	Y+1, r24	; 0x01
    FASTSPI_WRITE_FIFO((uint8_t*) &frameControlField, 2);         // Frame control field
    1646:	c0 98       	cbi	0x18, 0	; 24
    1648:	8e e3       	ldi	r24, 0x3E	; 62
    164a:	8f b9       	out	0x0f, r24	; 15
    164c:	77 9b       	sbis	0x0e, 7	; 14
    164e:	fe cf       	rjmp	.-4      	; 0x164c <rf_tx_packet+0xd6>
    1650:	de 01       	movw	r26, r28
    1652:	11 96       	adiw	r26, 0x01	; 1
//
//  RETURN VALUE:
//		uint8_t
//			Successful transmission (acknowledgment received)
//-------------------------------------------------------------------------------------------------------
uint8_t rf_tx_packet(RF_TX_INFO *pRTI)
    1654:	ce 01       	movw	r24, r28
    1656:	03 96       	adiw	r24, 0x03	; 3
    */
    FASTSPI_WRITE_FIFO((uint8_t*)&packetLength, 1);               // Packet length
    frameControlField = RF_FCF_NOACK;   // default
    if(auto_ack_enable) frameControlField |= RF_ACK_BM;
    if(security_enable) frameControlField |= RF_SEC_BM;
    FASTSPI_WRITE_FIFO((uint8_t*) &frameControlField, 2);         // Frame control field
    1658:	3d 91       	ld	r19, X+
    165a:	3f b9       	out	0x0f, r19	; 15
    165c:	77 9b       	sbis	0x0e, 7	; 14
    165e:	fe cf       	rjmp	.-4      	; 0x165c <rf_tx_packet+0xe6>
    1660:	a8 17       	cp	r26, r24
    1662:	b9 07       	cpc	r27, r25
    1664:	c9 f7       	brne	.-14     	; 0x1658 <rf_tx_packet+0xe2>
    1666:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.txSeqNumber, 1);    // Sequence number
    1668:	c0 98       	cbi	0x18, 0	; 24
    166a:	8e e3       	ldi	r24, 0x3E	; 62
    166c:	8f b9       	out	0x0f, r24	; 15
    166e:	77 9b       	sbis	0x0e, 7	; 14
    1670:	fe cf       	rjmp	.-4      	; 0x166e <rf_tx_packet+0xf8>
    1672:	80 91 e3 05 	lds	r24, 0x05E3
    1676:	8f b9       	out	0x0f, r24	; 15
    1678:	77 9b       	sbis	0x0e, 7	; 14
    167a:	fe cf       	rjmp	.-4      	; 0x1678 <rf_tx_packet+0x102>
    167c:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.panId, 2);          // Dest. PAN ID
    167e:	c0 98       	cbi	0x18, 0	; 24
    1680:	8e e3       	ldi	r24, 0x3E	; 62
    1682:	8f b9       	out	0x0f, r24	; 15
    1684:	77 9b       	sbis	0x0e, 7	; 14
    1686:	fe cf       	rjmp	.-4      	; 0x1684 <rf_tx_packet+0x10e>
    1688:	80 e0       	ldi	r24, 0x00	; 0
    168a:	90 e0       	ldi	r25, 0x00	; 0
//
//  RETURN VALUE:
//		uint8_t
//			Successful transmission (acknowledgment received)
//-------------------------------------------------------------------------------------------------------
uint8_t rf_tx_packet(RF_TX_INFO *pRTI)
    168c:	dc 01       	movw	r26, r24
    168e:	af 51       	subi	r26, 0x1F	; 31
    1690:	ba 4f       	sbci	r27, 0xFA	; 250
    frameControlField = RF_FCF_NOACK;   // default
    if(auto_ack_enable) frameControlField |= RF_ACK_BM;
    if(security_enable) frameControlField |= RF_SEC_BM;
    FASTSPI_WRITE_FIFO((uint8_t*) &frameControlField, 2);         // Frame control field
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.txSeqNumber, 1);    // Sequence number
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.panId, 2);          // Dest. PAN ID
    1692:	14 96       	adiw	r26, 0x04	; 4
    1694:	3c 91       	ld	r19, X
    1696:	14 97       	sbiw	r26, 0x04	; 4
    1698:	3f b9       	out	0x0f, r19	; 15
    169a:	77 9b       	sbis	0x0e, 7	; 14
    169c:	fe cf       	rjmp	.-4      	; 0x169a <rf_tx_packet+0x124>
    169e:	01 96       	adiw	r24, 0x01	; 1
    16a0:	82 30       	cpi	r24, 0x02	; 2
    16a2:	91 05       	cpc	r25, r1
    16a4:	99 f7       	brne	.-26     	; 0x168c <rf_tx_packet+0x116>
    16a6:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_WRITE_FIFO((uint8_t*) &pRTI->destAddr, 2);            // Dest. address
    16a8:	c0 98       	cbi	0x18, 0	; 24
    16aa:	8e e3       	ldi	r24, 0x3E	; 62
    16ac:	8f b9       	out	0x0f, r24	; 15
    16ae:	77 9b       	sbis	0x0e, 7	; 14
    16b0:	fe cf       	rjmp	.-4      	; 0x16ae <rf_tx_packet+0x138>
    16b2:	80 e0       	ldi	r24, 0x00	; 0
    16b4:	90 e0       	ldi	r25, 0x00	; 0
    16b6:	df 01       	movw	r26, r30
    16b8:	a8 0f       	add	r26, r24
    16ba:	b9 1f       	adc	r27, r25
    16bc:	3c 91       	ld	r19, X
    16be:	3f b9       	out	0x0f, r19	; 15
    16c0:	77 9b       	sbis	0x0e, 7	; 14
    16c2:	fe cf       	rjmp	.-4      	; 0x16c0 <rf_tx_packet+0x14a>
    16c4:	01 96       	adiw	r24, 0x01	; 1
    16c6:	82 30       	cpi	r24, 0x02	; 2
    16c8:	91 05       	cpc	r25, r1
    16ca:	a9 f7       	brne	.-22     	; 0x16b6 <rf_tx_packet+0x140>
    16cc:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.myAddr, 2);         // Source address
    16ce:	c0 98       	cbi	0x18, 0	; 24
    16d0:	8e e3       	ldi	r24, 0x3E	; 62
    16d2:	8f b9       	out	0x0f, r24	; 15
    16d4:	77 9b       	sbis	0x0e, 7	; 14
    16d6:	fe cf       	rjmp	.-4      	; 0x16d4 <rf_tx_packet+0x15e>
    16d8:	80 e0       	ldi	r24, 0x00	; 0
    16da:	90 e0       	ldi	r25, 0x00	; 0
//
//  RETURN VALUE:
//		uint8_t
//			Successful transmission (acknowledgment received)
//-------------------------------------------------------------------------------------------------------
uint8_t rf_tx_packet(RF_TX_INFO *pRTI)
    16dc:	dc 01       	movw	r26, r24
    16de:	af 51       	subi	r26, 0x1F	; 31
    16e0:	ba 4f       	sbci	r27, 0xFA	; 250
    if(security_enable) frameControlField |= RF_SEC_BM;
    FASTSPI_WRITE_FIFO((uint8_t*) &frameControlField, 2);         // Frame control field
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.txSeqNumber, 1);    // Sequence number
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.panId, 2);          // Dest. PAN ID
    FASTSPI_WRITE_FIFO((uint8_t*) &pRTI->destAddr, 2);            // Dest. address
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.myAddr, 2);         // Source address
    16e2:	16 96       	adiw	r26, 0x06	; 6
    16e4:	3c 91       	ld	r19, X
    16e6:	16 97       	sbiw	r26, 0x06	; 6
    16e8:	3f b9       	out	0x0f, r19	; 15
    16ea:	77 9b       	sbis	0x0e, 7	; 14
    16ec:	fe cf       	rjmp	.-4      	; 0x16ea <rf_tx_packet+0x174>
    16ee:	01 96       	adiw	r24, 0x01	; 1
    16f0:	82 30       	cpi	r24, 0x02	; 2
    16f2:	91 05       	cpc	r25, r1
    16f4:	99 f7       	brne	.-26     	; 0x16dc <rf_tx_packet+0x166>
    16f6:	c0 9a       	sbi	0x18, 0	; 24
    if(security_enable)
    16f8:	80 91 de 05 	lds	r24, 0x05DE
    16fc:	88 23       	and	r24, r24
    16fe:	81 f0       	breq	.+32     	; 0x1720 <rf_tx_packet+0x1aa>
        FASTSPI_WRITE_FIFO((uint8_t*) &tx_ctr, 4);         // CTR counter
    1700:	c0 98       	cbi	0x18, 0	; 24
    1702:	8e e3       	ldi	r24, 0x3E	; 62
    1704:	8f b9       	out	0x0f, r24	; 15
    1706:	77 9b       	sbis	0x0e, 7	; 14
    1708:	fe cf       	rjmp	.-4      	; 0x1706 <rf_tx_packet+0x190>
    170a:	ae ee       	ldi	r26, 0xEE	; 238
    170c:	b5 e0       	ldi	r27, 0x05	; 5
    170e:	8d 91       	ld	r24, X+
    1710:	8f b9       	out	0x0f, r24	; 15
    1712:	77 9b       	sbis	0x0e, 7	; 14
    1714:	fe cf       	rjmp	.-4      	; 0x1712 <rf_tx_packet+0x19c>
    1716:	85 e0       	ldi	r24, 0x05	; 5
    1718:	a2 3f       	cpi	r26, 0xF2	; 242
    171a:	b8 07       	cpc	r27, r24
    171c:	c1 f7       	brne	.-16     	; 0x170e <rf_tx_packet+0x198>
    171e:	c0 9a       	sbi	0x18, 0	; 24

    FASTSPI_WRITE_FIFO((uint8_t*) pRTI->pPayload, pRTI->length);  // Payload
    1720:	c0 98       	cbi	0x18, 0	; 24
    1722:	8e e3       	ldi	r24, 0x3E	; 62
    1724:	8f b9       	out	0x0f, r24	; 15
    1726:	77 9b       	sbis	0x0e, 7	; 14
    1728:	fe cf       	rjmp	.-4      	; 0x1726 <rf_tx_packet+0x1b0>
    172a:	30 e0       	ldi	r19, 0x00	; 0
    172c:	09 c0       	rjmp	.+18     	; 0x1740 <rf_tx_packet+0x1ca>
    172e:	a3 81       	ldd	r26, Z+3	; 0x03
    1730:	b4 81       	ldd	r27, Z+4	; 0x04
    1732:	a8 0f       	add	r26, r24
    1734:	b9 1f       	adc	r27, r25
    1736:	8c 91       	ld	r24, X
    1738:	8f b9       	out	0x0f, r24	; 15
    173a:	77 9b       	sbis	0x0e, 7	; 14
    173c:	fe cf       	rjmp	.-4      	; 0x173a <rf_tx_packet+0x1c4>
    173e:	3f 5f       	subi	r19, 0xFF	; 255
    1740:	83 2f       	mov	r24, r19
    1742:	90 e0       	ldi	r25, 0x00	; 0
    1744:	42 81       	ldd	r20, Z+2	; 0x02
    1746:	55 27       	eor	r21, r21
    1748:	47 fd       	sbrc	r20, 7
    174a:	50 95       	com	r21
    174c:	84 17       	cp	r24, r20
    174e:	95 07       	cpc	r25, r21
    1750:	74 f3       	brlt	.-36     	; 0x172e <rf_tx_packet+0x1b8>
    1752:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_WRITE_FIFO((uint8_t*) &checksum, 1);         // Checksum
    1754:	c0 98       	cbi	0x18, 0	; 24
    1756:	8e e3       	ldi	r24, 0x3E	; 62
    1758:	8f b9       	out	0x0f, r24	; 15
    175a:	77 9b       	sbis	0x0e, 7	; 14
    175c:	fe cf       	rjmp	.-4      	; 0x175a <rf_tx_packet+0x1e4>
    175e:	2f b9       	out	0x0f, r18	; 15
    1760:	77 9b       	sbis	0x0e, 7	; 14
    1762:	fe cf       	rjmp	.-4      	; 0x1760 <rf_tx_packet+0x1ea>
    1764:	c0 9a       	sbi	0x18, 0	; 24

    if (pRTI->cca == TRUE)
    1766:	85 81       	ldd	r24, Z+5	; 0x05
    1768:	88 23       	and	r24, r24
    176a:	91 f1       	breq	.+100    	; 0x17d0 <rf_tx_packet+0x25a>
    {
        uint8_t cnt;
        if (!rfSettings.receiveOn)
    176c:	80 91 e9 05 	lds	r24, 0x05E9
    1770:	88 23       	and	r24, r24
    1772:	31 f4       	brne	.+12     	; 0x1780 <rf_tx_packet+0x20a>
        {
            FASTSPI_STROBE (CC2420_SRXON);
    1774:	c0 98       	cbi	0x18, 0	; 24
    1776:	83 e0       	ldi	r24, 0x03	; 3
    1778:	8f b9       	out	0x0f, r24	; 15
    177a:	77 9b       	sbis	0x0e, 7	; 14
    177c:	fe cf       	rjmp	.-4      	; 0x177a <rf_tx_packet+0x204>
    177e:	c0 9a       	sbi	0x18, 0	; 24
        }

        // Wait for the RSSI value to become valid
        do
        {
            FASTSPI_UPD_STATUS (spiStatusByte);
    1780:	c0 98       	cbi	0x18, 0	; 24
    1782:	1f b8       	out	0x0f, r1	; 15
    1784:	77 9b       	sbis	0x0e, 7	; 14
    1786:	fe cf       	rjmp	.-4      	; 0x1784 <rf_tx_packet+0x20e>
    1788:	8f b1       	in	r24, 0x0f	; 15
    178a:	c0 9a       	sbi	0x18, 0	; 24
        }
        while (!(spiStatusByte & BM (CC2420_RSSI_VALID)));
    178c:	81 ff       	sbrs	r24, 1
    178e:	f8 cf       	rjmp	.-16     	; 0x1780 <rf_tx_packet+0x20a>
    1790:	10 e0       	ldi	r17, 0x00	; 0
        // TX begins after the CCA check has passed
        cnt = 0;
        do
        {
            FASTSPI_STROBE (CC2420_STXONCCA);
    1792:	05 e0       	ldi	r16, 0x05	; 5
    1794:	c0 98       	cbi	0x18, 0	; 24
    1796:	0f b9       	out	0x0f, r16	; 15
    1798:	77 9b       	sbis	0x0e, 7	; 14
    179a:	fe cf       	rjmp	.-4      	; 0x1798 <rf_tx_packet+0x222>
    179c:	c0 9a       	sbi	0x18, 0	; 24
            FASTSPI_UPD_STATUS (spiStatusByte);
    179e:	c0 98       	cbi	0x18, 0	; 24
    17a0:	1f b8       	out	0x0f, r1	; 15
    17a2:	77 9b       	sbis	0x0e, 7	; 14
    17a4:	fe cf       	rjmp	.-4      	; 0x17a2 <rf_tx_packet+0x22c>
    17a6:	ff b0       	in	r15, 0x0f	; 15
    17a8:	c0 9a       	sbi	0x18, 0	; 24
            cnt++;
    17aa:	1f 5f       	subi	r17, 0xFF	; 255
            if (cnt > 100)
    17ac:	15 36       	cpi	r17, 0x65	; 101
    17ae:	49 f4       	brne	.+18     	; 0x17c2 <rf_tx_packet+0x24c>
            {
                ENABLE_GLOBAL_INT ();
    17b0:	78 94       	sei
                nrk_sem_post(radio_sem);
    17b2:	80 91 dc 05 	lds	r24, 0x05DC
    17b6:	90 91 dd 05 	lds	r25, 0x05DD
    17ba:	0e 94 e8 19 	call	0x33d0	; 0x33d0 <nrk_sem_post>
                return FALSE;
    17be:	80 e0       	ldi	r24, 0x00	; 0
    17c0:	43 c0       	rjmp	.+134    	; 0x1848 <rf_tx_packet+0x2d2>
            }
            halWait (100);
    17c2:	84 e6       	ldi	r24, 0x64	; 100
    17c4:	90 e0       	ldi	r25, 0x00	; 0
    17c6:	0e 94 82 11 	call	0x2304	; 0x2304 <halWait>
        }
        while (!(spiStatusByte & BM (CC2420_TX_ACTIVE)));
    17ca:	f3 fe       	sbrs	r15, 3
    17cc:	e3 cf       	rjmp	.-58     	; 0x1794 <rf_tx_packet+0x21e>
    17ce:	06 c0       	rjmp	.+12     	; 0x17dc <rf_tx_packet+0x266>
    }
    else
        FASTSPI_STROBE (CC2420_STXON);
    17d0:	c0 98       	cbi	0x18, 0	; 24
    17d2:	84 e0       	ldi	r24, 0x04	; 4
    17d4:	8f b9       	out	0x0f, r24	; 15
    17d6:	77 9b       	sbis	0x0e, 7	; 14
    17d8:	fe cf       	rjmp	.-4      	; 0x17d6 <rf_tx_packet+0x260>
    17da:	c0 9a       	sbi	0x18, 0	; 24

    ENABLE_GLOBAL_INT();
    17dc:	78 94       	sei
    // Wait for the transmission to begin before exiting (makes sure that this function cannot be called
    // a second time, and thereby cancelling the first transmission (observe the FIFOP + SFD test above).
    while (!SFD_IS_1);
    17de:	84 9b       	sbis	0x10, 4	; 16
    17e0:	fe cf       	rjmp	.-4      	; 0x17de <rf_tx_packet+0x268>
    success = TRUE;

    // Turn interrupts back on
//	ENABLE_GLOBAL_INT();

    while (SFD_IS_1); // wait for packet to finish
    17e2:	84 99       	sbic	0x10, 4	; 16
    17e4:	fe cf       	rjmp	.-4      	; 0x17e2 <rf_tx_packet+0x26c>

    // Wait for the acknowledge to be received, if any
    if (auto_ack_enable)
    17e6:	80 91 ec 05 	lds	r24, 0x05EC
    17ea:	88 23       	and	r24, r24
    17ec:	f9 f0       	breq	.+62     	; 0x182c <rf_tx_packet+0x2b6>
        //	while (SFD_IS_1);
        // We'll enter RX automatically, so just wait until we can be sure that the
        // ack reception should have finished
        // The timeout consists of a 12-symbol turnaround time, the ack packet duration,
        // and a small margin
        halWait((12 * RF_SYMBOL_DURATION) + (RF_ACK_DURATION) + (2 * RF_SYMBOL_DURATION) + 100);
    17ee:	84 ea       	ldi	r24, 0xA4	; 164
    17f0:	92 e0       	ldi	r25, 0x02	; 2
    17f2:	0e 94 82 11 	call	0x2304	; 0x2304 <halWait>

        if(FIFO_IS_1)
    17f6:	b7 9b       	sbis	0x16, 7	; 22
    17f8:	0b c0       	rjmp	.+22     	; 0x1810 <rf_tx_packet+0x29a>
        {
            FASTSPI_READ_FIFO_BYTE(length);
    17fa:	c0 98       	cbi	0x18, 0	; 24
    17fc:	8f e7       	ldi	r24, 0x7F	; 127
    17fe:	8f b9       	out	0x0f, r24	; 15
    1800:	77 9b       	sbis	0x0e, 7	; 14
    1802:	fe cf       	rjmp	.-4      	; 0x1800 <rf_tx_packet+0x28a>
    1804:	1f b8       	out	0x0f, r1	; 15
    1806:	77 9b       	sbis	0x0e, 7	; 14
    1808:	fe cf       	rjmp	.-4      	; 0x1806 <rf_tx_packet+0x290>
    180a:	8f b1       	in	r24, 0x0f	; 15
    180c:	c0 9a       	sbi	0x18, 0	; 24
    180e:	0e c0       	rjmp	.+28     	; 0x182c <rf_tx_packet+0x2b6>
            success = TRUE;

        }
        else
        {
            FASTSPI_STROBE(CC2420_SFLUSHRX);
    1810:	c0 98       	cbi	0x18, 0	; 24
    1812:	88 e0       	ldi	r24, 0x08	; 8
    1814:	8f b9       	out	0x0f, r24	; 15
    1816:	77 9b       	sbis	0x0e, 7	; 14
    1818:	fe cf       	rjmp	.-4      	; 0x1816 <rf_tx_packet+0x2a0>
    181a:	c0 9a       	sbi	0x18, 0	; 24
            FASTSPI_STROBE(CC2420_SFLUSHRX);
    181c:	c0 98       	cbi	0x18, 0	; 24
    181e:	88 e0       	ldi	r24, 0x08	; 8
    1820:	8f b9       	out	0x0f, r24	; 15
    1822:	77 9b       	sbis	0x0e, 7	; 14
    1824:	fe cf       	rjmp	.-4      	; 0x1822 <rf_tx_packet+0x2ac>
    1826:	c0 9a       	sbi	0x18, 0	; 24
            success = FALSE;
    1828:	80 e0       	ldi	r24, 0x00	; 0
    182a:	01 c0       	rjmp	.+2      	; 0x182e <rf_tx_packet+0x2b8>

    ENABLE_GLOBAL_INT();
    // Wait for the transmission to begin before exiting (makes sure that this function cannot be called
    // a second time, and thereby cancelling the first transmission (observe the FIFOP + SFD test above).
    while (!SFD_IS_1);
    success = TRUE;
    182c:	81 e0       	ldi	r24, 0x01	; 1
    }


    // Turn off the receiver if it should not continue to be enabled

    DISABLE_GLOBAL_INT();
    182e:	f8 94       	cli
    //FASTSPI_STROBE(CC2420_SFLUSHTX);

#ifdef CC2420_OSC_OPT
    FASTSPI_STROBE(CC2420_SXOSCOFF);
#endif
    FASTSPI_STROBE(CC2420_SRFOFF);  // shut off radio
    1830:	c0 98       	cbi	0x18, 0	; 24
    1832:	96 e0       	ldi	r25, 0x06	; 6
    1834:	9f b9       	out	0x0f, r25	; 15
    1836:	77 9b       	sbis	0x0e, 7	; 14
    1838:	fe cf       	rjmp	.-4      	; 0x1836 <rf_tx_packet+0x2c0>
    183a:	c0 9a       	sbi	0x18, 0	; 24
    ENABLE_GLOBAL_INT();
    183c:	78 94       	sei

    // agr XXX hack to test time issue
    //rf_rx_on();

    // Increment the sequence number, and return the result
    rfSettings.txSeqNumber++;
    183e:	90 91 e3 05 	lds	r25, 0x05E3
    1842:	9f 5f       	subi	r25, 0xFF	; 255
    1844:	90 93 e3 05 	sts	0x05E3, r25
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
    return success;

}
    1848:	0f 90       	pop	r0
    184a:	0f 90       	pop	r0
    184c:	cf 91       	pop	r28
    184e:	df 91       	pop	r29
    1850:	1f 91       	pop	r17
    1852:	0f 91       	pop	r16
    1854:	ff 90       	pop	r15
    1856:	08 95       	ret

00001858 <rf_busy>:

uint8_t rf_busy()
{
    return SFD_IS_1;
    1858:	81 e0       	ldi	r24, 0x01	; 1
    185a:	84 9b       	sbis	0x10, 4	; 16
    185c:	80 e0       	ldi	r24, 0x00	; 0
}
    185e:	08 95       	ret

00001860 <rf_rx_check_fifop>:

uint8_t rf_rx_check_fifop()
{
    return FIFOP_IS_1;
    1860:	81 e0       	ldi	r24, 0x01	; 1
    1862:	0e 9b       	sbis	0x01, 6	; 1
    1864:	80 e0       	ldi	r24, 0x00	; 0
}
    1866:	08 95       	ret

00001868 <rf_rx_check_sfd>:


uint8_t rf_rx_check_sfd()
{
    return SFD_IS_1;
    1868:	81 e0       	ldi	r24, 0x01	; 1
    186a:	84 9b       	sbis	0x10, 4	; 16
    186c:	80 e0       	ldi	r24, 0x00	; 0
}
    186e:	08 95       	ret

00001870 <rf_polling_rx_packet>:
uint16_t tmp_blah;

int8_t rf_polling_rx_packet()
{
    1870:	df 93       	push	r29
    1872:	cf 93       	push	r28
    1874:	00 d0       	rcall	.+0      	; 0x1876 <rf_polling_rx_packet+0x6>
    1876:	00 d0       	rcall	.+0      	; 0x1878 <rf_polling_rx_packet+0x8>
    1878:	cd b7       	in	r28, 0x3d	; 61
    187a:	de b7       	in	r29, 0x3e	; 62

#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_pend(radio_sem);
#endif

    if(FIFOP_IS_1 )
    187c:	0e 9b       	sbis	0x01, 6	; 1
    187e:	c7 c1       	rjmp	.+910    	; 0x1c0e <rf_polling_rx_packet+0x39e>
        uint16_t frameControlField;
        int8_t length;
        uint8_t pFooter[2];
        uint8_t checksum,rx_checksum,i;

        last_pkt_encrypted=0;
    1880:	10 92 ed 05 	sts	0x05ED, r1

//	while(!SFD_IS_1);
//  XXX Need to make sure SFD has gone down to be sure packet finished!
//	while(SFD_IS_1);
        // Clean up and exit in case of FIFO overflow, which is indicated by FIFOP = 1 and FIFO = 0
        if((FIFOP_IS_1) && (!(FIFO_IS_1)))
    1884:	0e 9b       	sbis	0x01, 6	; 1
    1886:	1a c0       	rjmp	.+52     	; 0x18bc <rf_polling_rx_packet+0x4c>
    1888:	b7 99       	sbic	0x16, 7	; 22
    188a:	18 c0       	rjmp	.+48     	; 0x18bc <rf_polling_rx_packet+0x4c>
        {
            // always read 1 byte before flush (data sheet pg 62)
            FASTSPI_READ_FIFO_BYTE(tmp);
    188c:	c0 98       	cbi	0x18, 0	; 24
    188e:	8f e7       	ldi	r24, 0x7F	; 127
    1890:	8f b9       	out	0x0f, r24	; 15
    1892:	77 9b       	sbis	0x0e, 7	; 14
    1894:	fe cf       	rjmp	.-4      	; 0x1892 <rf_polling_rx_packet+0x22>
    1896:	1f b8       	out	0x0f, r1	; 15
    1898:	77 9b       	sbis	0x0e, 7	; 14
    189a:	fe cf       	rjmp	.-4      	; 0x1898 <rf_polling_rx_packet+0x28>
    189c:	8f b1       	in	r24, 0x0f	; 15
    189e:	c0 9a       	sbi	0x18, 0	; 24
            FASTSPI_STROBE(CC2420_SFLUSHRX);
    18a0:	c0 98       	cbi	0x18, 0	; 24
    18a2:	88 e0       	ldi	r24, 0x08	; 8
    18a4:	8f b9       	out	0x0f, r24	; 15
    18a6:	77 9b       	sbis	0x0e, 7	; 14
    18a8:	fe cf       	rjmp	.-4      	; 0x18a6 <rf_polling_rx_packet+0x36>
    18aa:	c0 9a       	sbi	0x18, 0	; 24
            FASTSPI_STROBE(CC2420_SFLUSHRX);
    18ac:	c0 98       	cbi	0x18, 0	; 24
    18ae:	88 e0       	ldi	r24, 0x08	; 8
    18b0:	8f b9       	out	0x0f, r24	; 15
    18b2:	77 9b       	sbis	0x0e, 7	; 14
    18b4:	fe cf       	rjmp	.-4      	; 0x18b2 <rf_polling_rx_packet+0x42>
    18b6:	c0 9a       	sbi	0x18, 0	; 24
#ifdef RADIO_PRIORITY_CEILING
            nrk_sem_post(radio_sem);
#endif
            return -1;
    18b8:	8f ef       	ldi	r24, 0xFF	; 255
    18ba:	aa c1       	rjmp	.+852    	; 0x1c10 <rf_polling_rx_packet+0x3a0>
        }

        // Payload length
        FASTSPI_READ_FIFO_BYTE(length);
    18bc:	c0 98       	cbi	0x18, 0	; 24
    18be:	8f e7       	ldi	r24, 0x7F	; 127
    18c0:	8f b9       	out	0x0f, r24	; 15
    18c2:	77 9b       	sbis	0x0e, 7	; 14
    18c4:	fe cf       	rjmp	.-4      	; 0x18c2 <rf_polling_rx_packet+0x52>
    18c6:	1f b8       	out	0x0f, r1	; 15
    18c8:	77 9b       	sbis	0x0e, 7	; 14
    18ca:	fe cf       	rjmp	.-4      	; 0x18c8 <rf_polling_rx_packet+0x58>
    18cc:	4f b1       	in	r20, 0x0f	; 15
    18ce:	c0 9a       	sbi	0x18, 0	; 24
        length &= RF_LENGTH_MASK; // Ignore MSB
    18d0:	4f 77       	andi	r20, 0x7F	; 127
        // Ignore the packet if the length is too short
        if(length<=0)
    18d2:	c1 f4       	brne	.+48     	; 0x1904 <rf_polling_rx_packet+0x94>
        {
            // always read 1 byte before flush (data sheet pg 62)
            FASTSPI_READ_FIFO_BYTE(tmp);
    18d4:	c0 98       	cbi	0x18, 0	; 24
    18d6:	8f e7       	ldi	r24, 0x7F	; 127
    18d8:	8f b9       	out	0x0f, r24	; 15
    18da:	77 9b       	sbis	0x0e, 7	; 14
    18dc:	fe cf       	rjmp	.-4      	; 0x18da <rf_polling_rx_packet+0x6a>
    18de:	1f b8       	out	0x0f, r1	; 15
    18e0:	77 9b       	sbis	0x0e, 7	; 14
    18e2:	fe cf       	rjmp	.-4      	; 0x18e0 <rf_polling_rx_packet+0x70>
    18e4:	8f b1       	in	r24, 0x0f	; 15
    18e6:	c0 9a       	sbi	0x18, 0	; 24
            FASTSPI_STROBE(CC2420_SFLUSHRX);
    18e8:	c0 98       	cbi	0x18, 0	; 24
    18ea:	88 e0       	ldi	r24, 0x08	; 8
    18ec:	8f b9       	out	0x0f, r24	; 15
    18ee:	77 9b       	sbis	0x0e, 7	; 14
    18f0:	fe cf       	rjmp	.-4      	; 0x18ee <rf_polling_rx_packet+0x7e>
    18f2:	c0 9a       	sbi	0x18, 0	; 24
            FASTSPI_STROBE(CC2420_SFLUSHRX);
    18f4:	c0 98       	cbi	0x18, 0	; 24
    18f6:	88 e0       	ldi	r24, 0x08	; 8
    18f8:	8f b9       	out	0x0f, r24	; 15
    18fa:	77 9b       	sbis	0x0e, 7	; 14
    18fc:	fe cf       	rjmp	.-4      	; 0x18fa <rf_polling_rx_packet+0x8a>
    18fe:	c0 9a       	sbi	0x18, 0	; 24
#ifdef RADIO_PRIORITY_CEILING
            nrk_sem_post(radio_sem);
#endif
            return -2;
    1900:	8e ef       	ldi	r24, 0xFE	; 254
    1902:	86 c1       	rjmp	.+780    	; 0x1c10 <rf_polling_rx_packet+0x3a0>
        }
        if (length < (RF_PACKET_OVERHEAD_SIZE + CHECKSUM_OVERHEAD)/*RF_ACK_PACKET_SIZE*/ || (length-RF_PACKET_OVERHEAD_SIZE)> rfSettings.pRxInfo->max_length)
    1904:	4c 30       	cpi	r20, 0x0C	; 12
    1906:	84 f0       	brlt	.+32     	; 0x1928 <rf_polling_rx_packet+0xb8>
    1908:	e0 91 e1 05 	lds	r30, 0x05E1
    190c:	f0 91 e2 05 	lds	r31, 0x05E2
    1910:	84 2f       	mov	r24, r20
    1912:	99 27       	eor	r25, r25
    1914:	87 fd       	sbrc	r24, 7
    1916:	90 95       	com	r25
    1918:	0b 97       	sbiw	r24, 0x0b	; 11
    191a:	24 81       	ldd	r18, Z+4	; 0x04
    191c:	33 27       	eor	r19, r19
    191e:	27 fd       	sbrc	r18, 7
    1920:	30 95       	com	r19
    1922:	28 17       	cp	r18, r24
    1924:	39 07       	cpc	r19, r25
    1926:	7c f5       	brge	.+94     	; 0x1986 <rf_polling_rx_packet+0x116>
        {
            FASTSPI_READ_FIFO_GARBAGE(length);
    1928:	c0 98       	cbi	0x18, 0	; 24
    192a:	8f e7       	ldi	r24, 0x7F	; 127
    192c:	8f b9       	out	0x0f, r24	; 15
    192e:	77 9b       	sbis	0x0e, 7	; 14
    1930:	fe cf       	rjmp	.-4      	; 0x192e <rf_polling_rx_packet+0xbe>
    1932:	50 e0       	ldi	r21, 0x00	; 0
    1934:	84 2f       	mov	r24, r20
    1936:	99 27       	eor	r25, r25
    1938:	87 fd       	sbrc	r24, 7
    193a:	90 95       	com	r25
    193c:	04 c0       	rjmp	.+8      	; 0x1946 <rf_polling_rx_packet+0xd6>
    193e:	1f b8       	out	0x0f, r1	; 15
    1940:	77 9b       	sbis	0x0e, 7	; 14
    1942:	fe cf       	rjmp	.-4      	; 0x1940 <rf_polling_rx_packet+0xd0>
    1944:	5f 5f       	subi	r21, 0xFF	; 255
    1946:	25 2f       	mov	r18, r21
    1948:	30 e0       	ldi	r19, 0x00	; 0
    194a:	28 17       	cp	r18, r24
    194c:	39 07       	cpc	r19, r25
    194e:	14 f4       	brge	.+4      	; 0x1954 <rf_polling_rx_packet+0xe4>
    1950:	b7 99       	sbic	0x16, 7	; 22
    1952:	f5 cf       	rjmp	.-22     	; 0x193e <rf_polling_rx_packet+0xce>
    1954:	c0 9a       	sbi	0x18, 0	; 24
            FASTSPI_READ_FIFO_BYTE(tmp);
    1956:	c0 98       	cbi	0x18, 0	; 24
    1958:	8f e7       	ldi	r24, 0x7F	; 127
    195a:	8f b9       	out	0x0f, r24	; 15
    195c:	77 9b       	sbis	0x0e, 7	; 14
    195e:	fe cf       	rjmp	.-4      	; 0x195c <rf_polling_rx_packet+0xec>
    1960:	1f b8       	out	0x0f, r1	; 15
    1962:	77 9b       	sbis	0x0e, 7	; 14
    1964:	fe cf       	rjmp	.-4      	; 0x1962 <rf_polling_rx_packet+0xf2>
    1966:	8f b1       	in	r24, 0x0f	; 15
    1968:	c0 9a       	sbi	0x18, 0	; 24
            FASTSPI_STROBE(CC2420_SFLUSHRX);
    196a:	c0 98       	cbi	0x18, 0	; 24
    196c:	88 e0       	ldi	r24, 0x08	; 8
    196e:	8f b9       	out	0x0f, r24	; 15
    1970:	77 9b       	sbis	0x0e, 7	; 14
    1972:	fe cf       	rjmp	.-4      	; 0x1970 <rf_polling_rx_packet+0x100>
    1974:	c0 9a       	sbi	0x18, 0	; 24
            FASTSPI_STROBE(CC2420_SFLUSHRX);
    1976:	c0 98       	cbi	0x18, 0	; 24
    1978:	88 e0       	ldi	r24, 0x08	; 8
    197a:	8f b9       	out	0x0f, r24	; 15
    197c:	77 9b       	sbis	0x0e, 7	; 14
    197e:	fe cf       	rjmp	.-4      	; 0x197c <rf_polling_rx_packet+0x10c>
    1980:	c0 9a       	sbi	0x18, 0	; 24
#ifdef RADIO_PRIORITY_CEILING
            nrk_sem_post(radio_sem);
#endif
            return -3;
    1982:	8d ef       	ldi	r24, 0xFD	; 253
    1984:	45 c1       	rjmp	.+650    	; 0x1c10 <rf_polling_rx_packet+0x3a0>
            // Otherwise, if the length is valid, then proceed with the rest of the packet
        }
        else
        {
            // Register the payload length
            rfSettings.pRxInfo->length = length - RF_PACKET_OVERHEAD_SIZE - CHECKSUM_OVERHEAD;
    1986:	e0 91 e1 05 	lds	r30, 0x05E1
    198a:	f0 91 e2 05 	lds	r31, 0x05E2
    198e:	4c 50       	subi	r20, 0x0C	; 12
    1990:	43 83       	std	Z+3, r20	; 0x03
            // Read the frame control field and the data sequence number
            FASTSPI_READ_FIFO_NO_WAIT((uint8_t*) &frameControlField, 2);
    1992:	c0 98       	cbi	0x18, 0	; 24
    1994:	8f e7       	ldi	r24, 0x7F	; 127
    1996:	8f b9       	out	0x0f, r24	; 15
    1998:	77 9b       	sbis	0x0e, 7	; 14
    199a:	fe cf       	rjmp	.-4      	; 0x1998 <rf_polling_rx_packet+0x128>
    199c:	fe 01       	movw	r30, r28
    199e:	31 96       	adiw	r30, 0x01	; 1
{
    return SFD_IS_1;
}
uint16_t tmp_blah;

int8_t rf_polling_rx_packet()
    19a0:	ce 01       	movw	r24, r28
    19a2:	03 96       	adiw	r24, 0x03	; 3
        else
        {
            // Register the payload length
            rfSettings.pRxInfo->length = length - RF_PACKET_OVERHEAD_SIZE - CHECKSUM_OVERHEAD;
            // Read the frame control field and the data sequence number
            FASTSPI_READ_FIFO_NO_WAIT((uint8_t*) &frameControlField, 2);
    19a4:	1f b8       	out	0x0f, r1	; 15
    19a6:	77 9b       	sbis	0x0e, 7	; 14
    19a8:	fe cf       	rjmp	.-4      	; 0x19a6 <rf_polling_rx_packet+0x136>
    19aa:	2f b1       	in	r18, 0x0f	; 15
    19ac:	21 93       	st	Z+, r18
    19ae:	e8 17       	cp	r30, r24
    19b0:	f9 07       	cpc	r31, r25
    19b2:	c1 f7       	brne	.-16     	; 0x19a4 <rf_polling_rx_packet+0x134>
    19b4:	c0 9a       	sbi	0x18, 0	; 24
            rfSettings.pRxInfo->ackRequest = !!(frameControlField & RF_FCF_ACK_BM);
    19b6:	e0 91 e1 05 	lds	r30, 0x05E1
    19ba:	f0 91 e2 05 	lds	r31, 0x05E2
    19be:	99 81       	ldd	r25, Y+1	; 0x01
    19c0:	81 e0       	ldi	r24, 0x01	; 1
    19c2:	95 ff       	sbrs	r25, 5
    19c4:	80 e0       	ldi	r24, 0x00	; 0
    19c6:	87 83       	std	Z+7, r24	; 0x07
            FASTSPI_READ_FIFO_BYTE(rfSettings.pRxInfo->seqNumber);
    19c8:	c0 98       	cbi	0x18, 0	; 24
    19ca:	8f e7       	ldi	r24, 0x7F	; 127
    19cc:	8f b9       	out	0x0f, r24	; 15
    19ce:	77 9b       	sbis	0x0e, 7	; 14
    19d0:	fe cf       	rjmp	.-4      	; 0x19ce <rf_polling_rx_packet+0x15e>
    19d2:	1f b8       	out	0x0f, r1	; 15
    19d4:	77 9b       	sbis	0x0e, 7	; 14
    19d6:	fe cf       	rjmp	.-4      	; 0x19d4 <rf_polling_rx_packet+0x164>
    19d8:	e0 91 e1 05 	lds	r30, 0x05E1
    19dc:	f0 91 e2 05 	lds	r31, 0x05E2
    19e0:	8f b1       	in	r24, 0x0f	; 15
    19e2:	80 83       	st	Z, r24
    19e4:	c0 9a       	sbi	0x18, 0	; 24

            		// Receive the rest of the packet
            		} else {
            */
            // Skip the destination PAN and address (that's taken care of by harware address recognition!)
            FASTSPI_READ_FIFO_GARBAGE(4);
    19e6:	c0 98       	cbi	0x18, 0	; 24
    19e8:	8f e7       	ldi	r24, 0x7F	; 127
    19ea:	8f b9       	out	0x0f, r24	; 15
    19ec:	77 9b       	sbis	0x0e, 7	; 14
    19ee:	fe cf       	rjmp	.-4      	; 0x19ec <rf_polling_rx_packet+0x17c>
    19f0:	84 e0       	ldi	r24, 0x04	; 4
    19f2:	05 c0       	rjmp	.+10     	; 0x19fe <rf_polling_rx_packet+0x18e>
    19f4:	1f b8       	out	0x0f, r1	; 15
    19f6:	77 9b       	sbis	0x0e, 7	; 14
    19f8:	fe cf       	rjmp	.-4      	; 0x19f6 <rf_polling_rx_packet+0x186>
    19fa:	81 50       	subi	r24, 0x01	; 1
    19fc:	11 f0       	breq	.+4      	; 0x1a02 <rf_polling_rx_packet+0x192>
    19fe:	b7 99       	sbic	0x16, 7	; 22
    1a00:	f9 cf       	rjmp	.-14     	; 0x19f4 <rf_polling_rx_packet+0x184>
    1a02:	c0 9a       	sbi	0x18, 0	; 24

            // Read the source address
            FASTSPI_READ_FIFO_NO_WAIT((uint8_t*) &rfSettings.pRxInfo->srcAddr, 2);
    1a04:	c0 98       	cbi	0x18, 0	; 24
    1a06:	8f e7       	ldi	r24, 0x7F	; 127
    1a08:	8f b9       	out	0x0f, r24	; 15
    1a0a:	77 9b       	sbis	0x0e, 7	; 14
    1a0c:	fe cf       	rjmp	.-4      	; 0x1a0a <rf_polling_rx_packet+0x19a>
    1a0e:	80 e0       	ldi	r24, 0x00	; 0
    1a10:	90 e0       	ldi	r25, 0x00	; 0
    1a12:	1f b8       	out	0x0f, r1	; 15
    1a14:	77 9b       	sbis	0x0e, 7	; 14
    1a16:	fe cf       	rjmp	.-4      	; 0x1a14 <rf_polling_rx_packet+0x1a4>
    1a18:	e0 91 e1 05 	lds	r30, 0x05E1
    1a1c:	f0 91 e2 05 	lds	r31, 0x05E2
    1a20:	2f b1       	in	r18, 0x0f	; 15
    1a22:	e8 0f       	add	r30, r24
    1a24:	f9 1f       	adc	r31, r25
    1a26:	21 83       	std	Z+1, r18	; 0x01
    1a28:	01 96       	adiw	r24, 0x01	; 1
    1a2a:	82 30       	cpi	r24, 0x02	; 2
    1a2c:	91 05       	cpc	r25, r1
    1a2e:	89 f7       	brne	.-30     	; 0x1a12 <rf_polling_rx_packet+0x1a2>
    1a30:	c0 9a       	sbi	0x18, 0	; 24

            if(frameControlField & RF_SEC_BM)
    1a32:	89 81       	ldd	r24, Y+1	; 0x01
    1a34:	83 ff       	sbrs	r24, 3
    1a36:	4d c0       	rjmp	.+154    	; 0x1ad2 <rf_polling_rx_packet+0x262>
            {
                uint8_t n;
                // READ rx_ctr and set it
                FASTSPI_READ_FIFO_NO_WAIT((uint8_t*) &rx_ctr, 4);
    1a38:	c0 98       	cbi	0x18, 0	; 24
    1a3a:	8f e7       	ldi	r24, 0x7F	; 127
    1a3c:	8f b9       	out	0x0f, r24	; 15
    1a3e:	77 9b       	sbis	0x0e, 7	; 14
    1a40:	fe cf       	rjmp	.-4      	; 0x1a3e <rf_polling_rx_packet+0x1ce>
    1a42:	e8 ed       	ldi	r30, 0xD8	; 216
    1a44:	f5 e0       	ldi	r31, 0x05	; 5
    1a46:	1f b8       	out	0x0f, r1	; 15
    1a48:	77 9b       	sbis	0x0e, 7	; 14
    1a4a:	fe cf       	rjmp	.-4      	; 0x1a48 <rf_polling_rx_packet+0x1d8>
    1a4c:	8f b1       	in	r24, 0x0f	; 15
    1a4e:	81 93       	st	Z+, r24
    1a50:	85 e0       	ldi	r24, 0x05	; 5
    1a52:	ec 3d       	cpi	r30, 0xDC	; 220
    1a54:	f8 07       	cpc	r31, r24
    1a56:	b9 f7       	brne	.-18     	; 0x1a46 <rf_polling_rx_packet+0x1d6>
    1a58:	c0 9a       	sbi	0x18, 0	; 24
                FASTSPI_WRITE_RAM(&rx_ctr[0],(CC2420RAM_RXNONCE+9),2,n);
    1a5a:	c0 98       	cbi	0x18, 0	; 24
    1a5c:	89 e9       	ldi	r24, 0x99	; 153
    1a5e:	8f b9       	out	0x0f, r24	; 15
    1a60:	77 9b       	sbis	0x0e, 7	; 14
    1a62:	fe cf       	rjmp	.-4      	; 0x1a60 <rf_polling_rx_packet+0x1f0>
    1a64:	80 e8       	ldi	r24, 0x80	; 128
    1a66:	8f b9       	out	0x0f, r24	; 15
    1a68:	77 9b       	sbis	0x0e, 7	; 14
    1a6a:	fe cf       	rjmp	.-4      	; 0x1a68 <rf_polling_rx_packet+0x1f8>
    1a6c:	82 e0       	ldi	r24, 0x02	; 2
    1a6e:	81 50       	subi	r24, 0x01	; 1
    1a70:	e8 2f       	mov	r30, r24
    1a72:	f0 e0       	ldi	r31, 0x00	; 0
    1a74:	e8 52       	subi	r30, 0x28	; 40
    1a76:	fa 4f       	sbci	r31, 0xFA	; 250
    1a78:	90 81       	ld	r25, Z
    1a7a:	9f b9       	out	0x0f, r25	; 15
    1a7c:	77 9b       	sbis	0x0e, 7	; 14
    1a7e:	fe cf       	rjmp	.-4      	; 0x1a7c <rf_polling_rx_packet+0x20c>
    1a80:	88 23       	and	r24, r24
    1a82:	a9 f7       	brne	.-22     	; 0x1a6e <rf_polling_rx_packet+0x1fe>
    1a84:	c0 9a       	sbi	0x18, 0	; 24
                FASTSPI_WRITE_RAM(&rx_ctr[2],(CC2420RAM_RXNONCE+11),2,n);
    1a86:	c0 98       	cbi	0x18, 0	; 24
    1a88:	8b e9       	ldi	r24, 0x9B	; 155
    1a8a:	8f b9       	out	0x0f, r24	; 15
    1a8c:	77 9b       	sbis	0x0e, 7	; 14
    1a8e:	fe cf       	rjmp	.-4      	; 0x1a8c <rf_polling_rx_packet+0x21c>
    1a90:	80 e8       	ldi	r24, 0x80	; 128
    1a92:	8f b9       	out	0x0f, r24	; 15
    1a94:	77 9b       	sbis	0x0e, 7	; 14
    1a96:	fe cf       	rjmp	.-4      	; 0x1a94 <rf_polling_rx_packet+0x224>
    1a98:	82 e0       	ldi	r24, 0x02	; 2
    1a9a:	81 50       	subi	r24, 0x01	; 1
    1a9c:	e8 2f       	mov	r30, r24
    1a9e:	f0 e0       	ldi	r31, 0x00	; 0
    1aa0:	e6 52       	subi	r30, 0x26	; 38
    1aa2:	fa 4f       	sbci	r31, 0xFA	; 250
    1aa4:	90 81       	ld	r25, Z
    1aa6:	9f b9       	out	0x0f, r25	; 15
    1aa8:	77 9b       	sbis	0x0e, 7	; 14
    1aaa:	fe cf       	rjmp	.-4      	; 0x1aa8 <rf_polling_rx_packet+0x238>
    1aac:	88 23       	and	r24, r24
    1aae:	a9 f7       	brne	.-22     	; 0x1a9a <rf_polling_rx_packet+0x22a>
    1ab0:	c0 9a       	sbi	0x18, 0	; 24
                FASTSPI_STROBE(CC2420_SRXDEC);  // if packet is encrypted then decrypt
    1ab2:	c0 98       	cbi	0x18, 0	; 24
    1ab4:	8c e0       	ldi	r24, 0x0C	; 12
    1ab6:	8f b9       	out	0x0f, r24	; 15
    1ab8:	77 9b       	sbis	0x0e, 7	; 14
    1aba:	fe cf       	rjmp	.-4      	; 0x1ab8 <rf_polling_rx_packet+0x248>
    1abc:	c0 9a       	sbi	0x18, 0	; 24
                last_pkt_encrypted=1;
    1abe:	81 e0       	ldi	r24, 0x01	; 1
    1ac0:	80 93 ed 05 	sts	0x05ED, r24
                rfSettings.pRxInfo->length -= 4;
    1ac4:	e0 91 e1 05 	lds	r30, 0x05E1
    1ac8:	f0 91 e2 05 	lds	r31, 0x05E2
    1acc:	83 81       	ldd	r24, Z+3	; 0x03
    1ace:	84 50       	subi	r24, 0x04	; 4
    1ad0:	83 83       	std	Z+3, r24	; 0x03
            }

            // Read the packet payload
            FASTSPI_READ_FIFO_NO_WAIT(rfSettings.pRxInfo->pPayload, rfSettings.pRxInfo->length);
    1ad2:	c0 98       	cbi	0x18, 0	; 24
    1ad4:	8f e7       	ldi	r24, 0x7F	; 127
    1ad6:	8f b9       	out	0x0f, r24	; 15
    1ad8:	77 9b       	sbis	0x0e, 7	; 14
    1ada:	fe cf       	rjmp	.-4      	; 0x1ad8 <rf_polling_rx_packet+0x268>
    1adc:	40 e0       	ldi	r20, 0x00	; 0
    1ade:	0f c0       	rjmp	.+30     	; 0x1afe <rf_polling_rx_packet+0x28e>
    1ae0:	1f b8       	out	0x0f, r1	; 15
    1ae2:	77 9b       	sbis	0x0e, 7	; 14
    1ae4:	fe cf       	rjmp	.-4      	; 0x1ae2 <rf_polling_rx_packet+0x272>
    1ae6:	e0 91 e1 05 	lds	r30, 0x05E1
    1aea:	f0 91 e2 05 	lds	r31, 0x05E2
    1aee:	8f b1       	in	r24, 0x0f	; 15
    1af0:	05 80       	ldd	r0, Z+5	; 0x05
    1af2:	f6 81       	ldd	r31, Z+6	; 0x06
    1af4:	e0 2d       	mov	r30, r0
    1af6:	e4 0f       	add	r30, r20
    1af8:	f1 1d       	adc	r31, r1
    1afa:	80 83       	st	Z, r24
    1afc:	4f 5f       	subi	r20, 0xFF	; 255
    1afe:	e0 91 e1 05 	lds	r30, 0x05E1
    1b02:	f0 91 e2 05 	lds	r31, 0x05E2
    1b06:	24 2f       	mov	r18, r20
    1b08:	30 e0       	ldi	r19, 0x00	; 0
    1b0a:	83 81       	ldd	r24, Z+3	; 0x03
    1b0c:	99 27       	eor	r25, r25
    1b0e:	87 fd       	sbrc	r24, 7
    1b10:	90 95       	com	r25
    1b12:	28 17       	cp	r18, r24
    1b14:	39 07       	cpc	r19, r25
    1b16:	24 f3       	brlt	.-56     	; 0x1ae0 <rf_polling_rx_packet+0x270>
    1b18:	c0 9a       	sbi	0x18, 0	; 24
            FASTSPI_READ_FIFO_NO_WAIT(&rx_checksum, 1 );
    1b1a:	c0 98       	cbi	0x18, 0	; 24
    1b1c:	8f e7       	ldi	r24, 0x7F	; 127
    1b1e:	8f b9       	out	0x0f, r24	; 15
    1b20:	77 9b       	sbis	0x0e, 7	; 14
    1b22:	fe cf       	rjmp	.-4      	; 0x1b20 <rf_polling_rx_packet+0x2b0>
    1b24:	1f b8       	out	0x0f, r1	; 15
    1b26:	77 9b       	sbis	0x0e, 7	; 14
    1b28:	fe cf       	rjmp	.-4      	; 0x1b26 <rf_polling_rx_packet+0x2b6>
    1b2a:	6f b1       	in	r22, 0x0f	; 15
    1b2c:	c0 9a       	sbi	0x18, 0	; 24

            // Read the footer to get the RSSI value
            FASTSPI_READ_FIFO_NO_WAIT((uint8_t*) pFooter, 2);
    1b2e:	c0 98       	cbi	0x18, 0	; 24
    1b30:	8f e7       	ldi	r24, 0x7F	; 127
    1b32:	8f b9       	out	0x0f, r24	; 15
    1b34:	77 9b       	sbis	0x0e, 7	; 14
    1b36:	fe cf       	rjmp	.-4      	; 0x1b34 <rf_polling_rx_packet+0x2c4>
    1b38:	fe 01       	movw	r30, r28
    1b3a:	33 96       	adiw	r30, 0x03	; 3
{
    return SFD_IS_1;
}
uint16_t tmp_blah;

int8_t rf_polling_rx_packet()
    1b3c:	ce 01       	movw	r24, r28
    1b3e:	05 96       	adiw	r24, 0x05	; 5
            // Read the packet payload
            FASTSPI_READ_FIFO_NO_WAIT(rfSettings.pRxInfo->pPayload, rfSettings.pRxInfo->length);
            FASTSPI_READ_FIFO_NO_WAIT(&rx_checksum, 1 );

            // Read the footer to get the RSSI value
            FASTSPI_READ_FIFO_NO_WAIT((uint8_t*) pFooter, 2);
    1b40:	1f b8       	out	0x0f, r1	; 15
    1b42:	77 9b       	sbis	0x0e, 7	; 14
    1b44:	fe cf       	rjmp	.-4      	; 0x1b42 <rf_polling_rx_packet+0x2d2>
    1b46:	2f b1       	in	r18, 0x0f	; 15
    1b48:	21 93       	st	Z+, r18
    1b4a:	e8 17       	cp	r30, r24
    1b4c:	f9 07       	cpc	r31, r25
    1b4e:	c1 f7       	brne	.-16     	; 0x1b40 <rf_polling_rx_packet+0x2d0>
    1b50:	c0 9a       	sbi	0x18, 0	; 24
            rfSettings.pRxInfo->rssi = pFooter[0];
    1b52:	e0 91 e1 05 	lds	r30, 0x05E1
    1b56:	f0 91 e2 05 	lds	r31, 0x05E2
    1b5a:	8b 81       	ldd	r24, Y+3	; 0x03
    1b5c:	80 87       	std	Z+8, r24	; 0x08
            checksum=0;
            for(i=0; i<rfSettings.pRxInfo->length; i++ )
    1b5e:	50 e0       	ldi	r21, 0x00	; 0
            FASTSPI_READ_FIFO_NO_WAIT(&rx_checksum, 1 );

            // Read the footer to get the RSSI value
            FASTSPI_READ_FIFO_NO_WAIT((uint8_t*) pFooter, 2);
            rfSettings.pRxInfo->rssi = pFooter[0];
            checksum=0;
    1b60:	40 e0       	ldi	r20, 0x00	; 0
            for(i=0; i<rfSettings.pRxInfo->length; i++ )
    1b62:	0c c0       	rjmp	.+24     	; 0x1b7c <rf_polling_rx_packet+0x30c>
            {
                checksum+=rfSettings.pRxInfo->pPayload[i];
    1b64:	e0 91 e1 05 	lds	r30, 0x05E1
    1b68:	f0 91 e2 05 	lds	r31, 0x05E2
    1b6c:	05 80       	ldd	r0, Z+5	; 0x05
    1b6e:	f6 81       	ldd	r31, Z+6	; 0x06
    1b70:	e0 2d       	mov	r30, r0
    1b72:	e8 0f       	add	r30, r24
    1b74:	f9 1f       	adc	r31, r25
    1b76:	80 81       	ld	r24, Z
    1b78:	48 0f       	add	r20, r24

            // Read the footer to get the RSSI value
            FASTSPI_READ_FIFO_NO_WAIT((uint8_t*) pFooter, 2);
            rfSettings.pRxInfo->rssi = pFooter[0];
            checksum=0;
            for(i=0; i<rfSettings.pRxInfo->length; i++ )
    1b7a:	5f 5f       	subi	r21, 0xFF	; 255
    1b7c:	e0 91 e1 05 	lds	r30, 0x05E1
    1b80:	f0 91 e2 05 	lds	r31, 0x05E2
    1b84:	85 2f       	mov	r24, r21
    1b86:	90 e0       	ldi	r25, 0x00	; 0
    1b88:	23 81       	ldd	r18, Z+3	; 0x03
    1b8a:	33 27       	eor	r19, r19
    1b8c:	27 fd       	sbrc	r18, 7
    1b8e:	30 95       	com	r19
    1b90:	82 17       	cp	r24, r18
    1b92:	93 07       	cpc	r25, r19
    1b94:	3c f3       	brlt	.-50     	; 0x1b64 <rf_polling_rx_packet+0x2f4>
            {
                checksum+=rfSettings.pRxInfo->pPayload[i];
                //printf( "%d ", rfSettings.pRxInfo->pPayload[i]);
            }

            if(checksum!=rx_checksum)
    1b96:	46 17       	cp	r20, r22
    1b98:	c1 f0       	breq	.+48     	; 0x1bca <rf_polling_rx_packet+0x35a>
            {
                //printf( "Checksum failed %d %d\r",rx_checksum, checksum );
                // always read 1 byte before flush (data sheet pg 62)
                FASTSPI_READ_FIFO_BYTE(tmp);
    1b9a:	c0 98       	cbi	0x18, 0	; 24
    1b9c:	8f e7       	ldi	r24, 0x7F	; 127
    1b9e:	8f b9       	out	0x0f, r24	; 15
    1ba0:	77 9b       	sbis	0x0e, 7	; 14
    1ba2:	fe cf       	rjmp	.-4      	; 0x1ba0 <rf_polling_rx_packet+0x330>
    1ba4:	1f b8       	out	0x0f, r1	; 15
    1ba6:	77 9b       	sbis	0x0e, 7	; 14
    1ba8:	fe cf       	rjmp	.-4      	; 0x1ba6 <rf_polling_rx_packet+0x336>
    1baa:	8f b1       	in	r24, 0x0f	; 15
    1bac:	c0 9a       	sbi	0x18, 0	; 24
                FASTSPI_STROBE(CC2420_SFLUSHRX);
    1bae:	c0 98       	cbi	0x18, 0	; 24
    1bb0:	88 e0       	ldi	r24, 0x08	; 8
    1bb2:	8f b9       	out	0x0f, r24	; 15
    1bb4:	77 9b       	sbis	0x0e, 7	; 14
    1bb6:	fe cf       	rjmp	.-4      	; 0x1bb4 <rf_polling_rx_packet+0x344>
    1bb8:	c0 9a       	sbi	0x18, 0	; 24
                FASTSPI_STROBE(CC2420_SFLUSHRX);
    1bba:	c0 98       	cbi	0x18, 0	; 24
    1bbc:	88 e0       	ldi	r24, 0x08	; 8
    1bbe:	8f b9       	out	0x0f, r24	; 15
    1bc0:	77 9b       	sbis	0x0e, 7	; 14
    1bc2:	fe cf       	rjmp	.-4      	; 0x1bc0 <rf_polling_rx_packet+0x350>
    1bc4:	c0 9a       	sbi	0x18, 0	; 24
#ifdef RADIO_PRIORITY_CEILING
                nrk_sem_post(radio_sem);
#endif
                return -4;
    1bc6:	8c ef       	ldi	r24, 0xFC	; 252
    1bc8:	23 c0       	rjmp	.+70     	; 0x1c10 <rf_polling_rx_packet+0x3a0>
            }
            if (pFooter[1] & RF_CRC_OK_BM)
    1bca:	8c 81       	ldd	r24, Y+4	; 0x04
    1bcc:	87 ff       	sbrs	r24, 7
    1bce:	07 c0       	rjmp	.+14     	; 0x1bde <rf_polling_rx_packet+0x36e>
            {
                //rfSettings.pRxInfo = rf_rx_callback(rfSettings.pRxInfo);
                rx_ready++;
    1bd0:	80 91 f2 05 	lds	r24, 0x05F2
    1bd4:	8f 5f       	subi	r24, 0xFF	; 255
    1bd6:	80 93 f2 05 	sts	0x05F2, r24
#ifdef RADIO_PRIORITY_CEILING
                nrk_sem_post(radio_sem);
#endif
                return 1;
    1bda:	81 e0       	ldi	r24, 0x01	; 1
    1bdc:	19 c0       	rjmp	.+50     	; 0x1c10 <rf_polling_rx_packet+0x3a0>
            }
            else
            {
                // always read 1 byte before flush (data sheet pg 62)
                FASTSPI_READ_FIFO_BYTE(tmp);
    1bde:	c0 98       	cbi	0x18, 0	; 24
    1be0:	8f e7       	ldi	r24, 0x7F	; 127
    1be2:	8f b9       	out	0x0f, r24	; 15
    1be4:	77 9b       	sbis	0x0e, 7	; 14
    1be6:	fe cf       	rjmp	.-4      	; 0x1be4 <rf_polling_rx_packet+0x374>
    1be8:	1f b8       	out	0x0f, r1	; 15
    1bea:	77 9b       	sbis	0x0e, 7	; 14
    1bec:	fe cf       	rjmp	.-4      	; 0x1bea <rf_polling_rx_packet+0x37a>
    1bee:	8f b1       	in	r24, 0x0f	; 15
    1bf0:	c0 9a       	sbi	0x18, 0	; 24
                FASTSPI_STROBE(CC2420_SFLUSHRX);
    1bf2:	c0 98       	cbi	0x18, 0	; 24
    1bf4:	88 e0       	ldi	r24, 0x08	; 8
    1bf6:	8f b9       	out	0x0f, r24	; 15
    1bf8:	77 9b       	sbis	0x0e, 7	; 14
    1bfa:	fe cf       	rjmp	.-4      	; 0x1bf8 <rf_polling_rx_packet+0x388>
    1bfc:	c0 9a       	sbi	0x18, 0	; 24
                FASTSPI_STROBE(CC2420_SFLUSHRX);
    1bfe:	c0 98       	cbi	0x18, 0	; 24
    1c00:	88 e0       	ldi	r24, 0x08	; 8
    1c02:	8f b9       	out	0x0f, r24	; 15
    1c04:	77 9b       	sbis	0x0e, 7	; 14
    1c06:	fe cf       	rjmp	.-4      	; 0x1c04 <rf_polling_rx_packet+0x394>
    1c08:	c0 9a       	sbi	0x18, 0	; 24
#ifdef RADIO_PRIORITY_CEILING
                nrk_sem_post(radio_sem);
#endif
                return -5;
    1c0a:	8b ef       	ldi	r24, 0xFB	; 251
    1c0c:	01 c0       	rjmp	.+2      	; 0x1c10 <rf_polling_rx_packet+0x3a0>

    }
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
    return 0;
    1c0e:	80 e0       	ldi	r24, 0x00	; 0
}
    1c10:	0f 90       	pop	r0
    1c12:	0f 90       	pop	r0
    1c14:	0f 90       	pop	r0
    1c16:	0f 90       	pop	r0
    1c18:	cf 91       	pop	r28
    1c1a:	df 91       	pop	r29
    1c1c:	08 95       	ret

00001c1e <rf_rx_packet>:

int8_t rf_rx_packet()
{
    int8_t tmp;
    if(rx_ready>0)
    1c1e:	80 91 f2 05 	lds	r24, 0x05F2
    1c22:	88 23       	and	r24, r24
    1c24:	29 f0       	breq	.+10     	; 0x1c30 <rf_rx_packet+0x12>
    {
        tmp=rx_ready;
    1c26:	80 91 f2 05 	lds	r24, 0x05F2
        rx_ready=0;
    1c2a:	10 92 f2 05 	sts	0x05F2, r1
        return tmp;
    1c2e:	08 95       	ret
    }
    return 0;
    1c30:	80 e0       	ldi	r24, 0x00	; 0
}
    1c32:	08 95       	ret

00001c34 <rf_flush_rx_fifo>:


inline void rf_flush_rx_fifo()
{
    FASTSPI_STROBE(CC2420_SFLUSHRX);
    1c34:	c0 98       	cbi	0x18, 0	; 24
    1c36:	88 e0       	ldi	r24, 0x08	; 8
    1c38:	8f b9       	out	0x0f, r24	; 15
    1c3a:	77 9b       	sbis	0x0e, 7	; 14
    1c3c:	fe cf       	rjmp	.-4      	; 0x1c3a <rf_flush_rx_fifo+0x6>
    1c3e:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_STROBE(CC2420_SFLUSHRX);
    1c40:	c0 98       	cbi	0x18, 0	; 24
    1c42:	88 e0       	ldi	r24, 0x08	; 8
    1c44:	8f b9       	out	0x0f, r24	; 15
    1c46:	77 9b       	sbis	0x0e, 7	; 14
    1c48:	fe cf       	rjmp	.-4      	; 0x1c46 <rf_flush_rx_fifo+0x12>
    1c4a:	c0 9a       	sbi	0x18, 0	; 24
}
    1c4c:	08 95       	ret

00001c4e <rf_set_cca_thresh>:
    uint16_t val;
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_pend(radio_sem);
#endif

    val=(t<<8) | 0x80;
    1c4e:	99 27       	eor	r25, r25
    1c50:	87 fd       	sbrc	r24, 7
    1c52:	90 95       	com	r25
    1c54:	98 2f       	mov	r25, r24
    1c56:	88 27       	eor	r24, r24
    1c58:	80 68       	ori	r24, 0x80	; 128
    FASTSPI_SETREG(CC2420_RSSI, val);
    1c5a:	c0 98       	cbi	0x18, 0	; 24
    1c5c:	23 e1       	ldi	r18, 0x13	; 19
    1c5e:	2f b9       	out	0x0f, r18	; 15
    1c60:	77 9b       	sbis	0x0e, 7	; 14
    1c62:	fe cf       	rjmp	.-4      	; 0x1c60 <rf_set_cca_thresh+0x12>
    1c64:	9f b9       	out	0x0f, r25	; 15
    1c66:	77 9b       	sbis	0x0e, 7	; 14
    1c68:	fe cf       	rjmp	.-4      	; 0x1c66 <rf_set_cca_thresh+0x18>
    1c6a:	8f b9       	out	0x0f, r24	; 15
    1c6c:	77 9b       	sbis	0x0e, 7	; 14
    1c6e:	fe cf       	rjmp	.-4      	; 0x1c6c <rf_set_cca_thresh+0x1e>
    1c70:	c0 9a       	sbi	0x18, 0	; 24

#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
}
    1c72:	08 95       	ret

00001c74 <rf_test_mode>:
{

#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_pend(radio_sem);
#endif
    FASTSPI_STROBE(CC2420_SRFOFF); //stop radio
    1c74:	c0 98       	cbi	0x18, 0	; 24
    1c76:	86 e0       	ldi	r24, 0x06	; 6
    1c78:	8f b9       	out	0x0f, r24	; 15
    1c7a:	77 9b       	sbis	0x0e, 7	; 14
    1c7c:	fe cf       	rjmp	.-4      	; 0x1c7a <rf_test_mode+0x6>
    1c7e:	c0 9a       	sbi	0x18, 0	; 24
    // RF studio" uses TX_MODE=3 (CC2420_MDMCTRL1=0x050C)
    // to send an unmodulated carrier; data sheet says TX_MODE
    // can be 2 or 3. So it should not matter...
    // HOWEVER, using (TX_MODE=3) sometimes causes problems when
    // going back to "data" mode!
    FASTSPI_SETREG(CC2420_MDMCTRL1, 0x0508); // MDMCTRL1 with TX_MODE=2
    1c80:	c0 98       	cbi	0x18, 0	; 24
    1c82:	82 e1       	ldi	r24, 0x12	; 18
    1c84:	8f b9       	out	0x0f, r24	; 15
    1c86:	77 9b       	sbis	0x0e, 7	; 14
    1c88:	fe cf       	rjmp	.-4      	; 0x1c86 <rf_test_mode+0x12>
    1c8a:	85 e0       	ldi	r24, 0x05	; 5
    1c8c:	8f b9       	out	0x0f, r24	; 15
    1c8e:	77 9b       	sbis	0x0e, 7	; 14
    1c90:	fe cf       	rjmp	.-4      	; 0x1c8e <rf_test_mode+0x1a>
    1c92:	88 e0       	ldi	r24, 0x08	; 8
    1c94:	8f b9       	out	0x0f, r24	; 15
    1c96:	77 9b       	sbis	0x0e, 7	; 14
    1c98:	fe cf       	rjmp	.-4      	; 0x1c96 <rf_test_mode+0x22>
    1c9a:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_SETREG(CC2420_DACTST, 0x1800); // send unmodulated carrier
    1c9c:	c0 98       	cbi	0x18, 0	; 24
    1c9e:	8e e2       	ldi	r24, 0x2E	; 46
    1ca0:	8f b9       	out	0x0f, r24	; 15
    1ca2:	77 9b       	sbis	0x0e, 7	; 14
    1ca4:	fe cf       	rjmp	.-4      	; 0x1ca2 <rf_test_mode+0x2e>
    1ca6:	88 e1       	ldi	r24, 0x18	; 24
    1ca8:	8f b9       	out	0x0f, r24	; 15
    1caa:	77 9b       	sbis	0x0e, 7	; 14
    1cac:	fe cf       	rjmp	.-4      	; 0x1caa <rf_test_mode+0x36>
    1cae:	1f b8       	out	0x0f, r1	; 15
    1cb0:	77 9b       	sbis	0x0e, 7	; 14
    1cb2:	fe cf       	rjmp	.-4      	; 0x1cb0 <rf_test_mode+0x3c>
    1cb4:	c0 9a       	sbi	0x18, 0	; 24
    rf_flush_rx_fifo();
    1cb6:	0e 94 1a 0e 	call	0x1c34	; 0x1c34 <rf_flush_rx_fifo>

#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
}
    1cba:	08 95       	ret

00001cbc <rf_data_mode>:
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_pend(radio_sem);
#endif


    FASTSPI_STROBE(CC2420_SRFOFF); //stop radio
    1cbc:	c0 98       	cbi	0x18, 0	; 24
    1cbe:	86 e0       	ldi	r24, 0x06	; 6
    1cc0:	8f b9       	out	0x0f, r24	; 15
    1cc2:	77 9b       	sbis	0x0e, 7	; 14
    1cc4:	fe cf       	rjmp	.-4      	; 0x1cc2 <rf_data_mode+0x6>
    1cc6:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_SETREG(CC2420_MDMCTRL1, 0x0500); // default MDMCTRL1 value
    1cc8:	c0 98       	cbi	0x18, 0	; 24
    1cca:	82 e1       	ldi	r24, 0x12	; 18
    1ccc:	8f b9       	out	0x0f, r24	; 15
    1cce:	77 9b       	sbis	0x0e, 7	; 14
    1cd0:	fe cf       	rjmp	.-4      	; 0x1cce <rf_data_mode+0x12>
    1cd2:	85 e0       	ldi	r24, 0x05	; 5
    1cd4:	8f b9       	out	0x0f, r24	; 15
    1cd6:	77 9b       	sbis	0x0e, 7	; 14
    1cd8:	fe cf       	rjmp	.-4      	; 0x1cd6 <rf_data_mode+0x1a>
    1cda:	1f b8       	out	0x0f, r1	; 15
    1cdc:	77 9b       	sbis	0x0e, 7	; 14
    1cde:	fe cf       	rjmp	.-4      	; 0x1cdc <rf_data_mode+0x20>
    1ce0:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_SETREG(CC2420_DACTST, 0); // default value
    1ce2:	c0 98       	cbi	0x18, 0	; 24
    1ce4:	8e e2       	ldi	r24, 0x2E	; 46
    1ce6:	8f b9       	out	0x0f, r24	; 15
    1ce8:	77 9b       	sbis	0x0e, 7	; 14
    1cea:	fe cf       	rjmp	.-4      	; 0x1ce8 <rf_data_mode+0x2c>
    1cec:	1f b8       	out	0x0f, r1	; 15
    1cee:	77 9b       	sbis	0x0e, 7	; 14
    1cf0:	fe cf       	rjmp	.-4      	; 0x1cee <rf_data_mode+0x32>
    1cf2:	1f b8       	out	0x0f, r1	; 15
    1cf4:	77 9b       	sbis	0x0e, 7	; 14
    1cf6:	fe cf       	rjmp	.-4      	; 0x1cf4 <rf_data_mode+0x38>
    1cf8:	c0 9a       	sbi	0x18, 0	; 24
    rf_flush_rx_fifo();
    1cfa:	0e 94 1a 0e 	call	0x1c34	; 0x1c34 <rf_flush_rx_fifo>
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
}
    1cfe:	08 95       	ret

00001d00 <rf_rx_set_serial>:
 * Use rf_rx_on() to start rcv, then wait for SFD / FIFOP. Sample during each high edge of FIFOP
 * This can be undone by using rf_data_mode()
 */
void rf_rx_set_serial()
{
    FASTSPI_STROBE(CC2420_SRFOFF);           // stop radio
    1d00:	c0 98       	cbi	0x18, 0	; 24
    1d02:	86 e0       	ldi	r24, 0x06	; 6
    1d04:	8f b9       	out	0x0f, r24	; 15
    1d06:	77 9b       	sbis	0x0e, 7	; 14
    1d08:	fe cf       	rjmp	.-4      	; 0x1d06 <rf_rx_set_serial+0x6>
    1d0a:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_SETREG(CC2420_MDMCTRL1, 0x0501); // Set RX_MODE to 1
    1d0c:	c0 98       	cbi	0x18, 0	; 24
    1d0e:	82 e1       	ldi	r24, 0x12	; 18
    1d10:	8f b9       	out	0x0f, r24	; 15
    1d12:	77 9b       	sbis	0x0e, 7	; 14
    1d14:	fe cf       	rjmp	.-4      	; 0x1d12 <rf_rx_set_serial+0x12>
    1d16:	85 e0       	ldi	r24, 0x05	; 5
    1d18:	8f b9       	out	0x0f, r24	; 15
    1d1a:	77 9b       	sbis	0x0e, 7	; 14
    1d1c:	fe cf       	rjmp	.-4      	; 0x1d1a <rf_rx_set_serial+0x1a>
    1d1e:	81 e0       	ldi	r24, 0x01	; 1
    1d20:	8f b9       	out	0x0f, r24	; 15
    1d22:	77 9b       	sbis	0x0e, 7	; 14
    1d24:	fe cf       	rjmp	.-4      	; 0x1d22 <rf_rx_set_serial+0x22>
    1d26:	c0 9a       	sbi	0x18, 0	; 24
    rf_flush_rx_fifo();
    1d28:	0e 94 1a 0e 	call	0x1c34	; 0x1c34 <rf_flush_rx_fifo>
}
    1d2c:	08 95       	ret

00001d2e <rf_tx_set_serial>:
 * NOTE: You must set the FIFO pin to output mode in order to do this!
 * This can be undone by calling rf_data_mode()
 */
void rf_tx_set_serial()
{
    FASTSPI_SETREG(CC2420_MDMCTRL1, 0x0504); // set TXMODE to 1
    1d2e:	c0 98       	cbi	0x18, 0	; 24
    1d30:	82 e1       	ldi	r24, 0x12	; 18
    1d32:	8f b9       	out	0x0f, r24	; 15
    1d34:	77 9b       	sbis	0x0e, 7	; 14
    1d36:	fe cf       	rjmp	.-4      	; 0x1d34 <rf_tx_set_serial+0x6>
    1d38:	85 e0       	ldi	r24, 0x05	; 5
    1d3a:	8f b9       	out	0x0f, r24	; 15
    1d3c:	77 9b       	sbis	0x0e, 7	; 14
    1d3e:	fe cf       	rjmp	.-4      	; 0x1d3c <rf_tx_set_serial+0xe>
    1d40:	84 e0       	ldi	r24, 0x04	; 4
    1d42:	8f b9       	out	0x0f, r24	; 15
    1d44:	77 9b       	sbis	0x0e, 7	; 14
    1d46:	fe cf       	rjmp	.-4      	; 0x1d44 <rf_tx_set_serial+0x16>
    1d48:	c0 9a       	sbi	0x18, 0	; 24
    rf_flush_rx_fifo();
    1d4a:	0e 94 1a 0e 	call	0x1c34	; 0x1c34 <rf_flush_rx_fifo>
}
    1d4e:	08 95       	ret

00001d50 <rf_set_preamble_length>:
 * Length arg supports values 0 to 15. See the datasheet of course for more details
 */
void rf_set_preamble_length(uint8_t length)
{
    mdmctrl0 &= (0xFFF0);
    mdmctrl0 |= (length & 0x000F);
    1d50:	90 e0       	ldi	r25, 0x00	; 0
    1d52:	8f 70       	andi	r24, 0x0F	; 15
    1d54:	90 70       	andi	r25, 0x00	; 0
 * (3 bytes is 802.15.4 compliant, so length arg would be 2)
 * Length arg supports values 0 to 15. See the datasheet of course for more details
 */
void rf_set_preamble_length(uint8_t length)
{
    mdmctrl0 &= (0xFFF0);
    1d56:	20 91 df 05 	lds	r18, 0x05DF
    1d5a:	30 91 e0 05 	lds	r19, 0x05E0
    1d5e:	20 7f       	andi	r18, 0xF0	; 240
    mdmctrl0 |= (length & 0x000F);
    1d60:	82 2b       	or	r24, r18
    1d62:	93 2b       	or	r25, r19
    1d64:	90 93 e0 05 	sts	0x05E0, r25
    1d68:	80 93 df 05 	sts	0x05DF, r24
    FASTSPI_SETREG(CC2420_MDMCTRL0, mdmctrl0);
    1d6c:	c0 98       	cbi	0x18, 0	; 24
    1d6e:	81 e1       	ldi	r24, 0x11	; 17
    1d70:	8f b9       	out	0x0f, r24	; 15
    1d72:	77 9b       	sbis	0x0e, 7	; 14
    1d74:	fe cf       	rjmp	.-4      	; 0x1d72 <rf_set_preamble_length+0x22>
    1d76:	80 91 e0 05 	lds	r24, 0x05E0
    1d7a:	8f b9       	out	0x0f, r24	; 15
    1d7c:	77 9b       	sbis	0x0e, 7	; 14
    1d7e:	fe cf       	rjmp	.-4      	; 0x1d7c <rf_set_preamble_length+0x2c>
    1d80:	80 91 df 05 	lds	r24, 0x05DF
    1d84:	8f b9       	out	0x0f, r24	; 15
    1d86:	77 9b       	sbis	0x0e, 7	; 14
    1d88:	fe cf       	rjmp	.-4      	; 0x1d86 <rf_set_preamble_length+0x36>
    1d8a:	c0 9a       	sbi	0x18, 0	; 24
}
    1d8c:	08 95       	ret

00001d8e <rf_set_cca_mode>:
 * Accept 1-3 as argument
 */
void rf_set_cca_mode(uint8_t mode)
{
    mdmctrl0 &= (0xFF3F);
    mdmctrl0 |= ((mode & 0x3) << 6);
    1d8e:	90 e0       	ldi	r25, 0x00	; 0
    1d90:	26 e0       	ldi	r18, 0x06	; 6
    1d92:	88 0f       	add	r24, r24
    1d94:	99 1f       	adc	r25, r25
    1d96:	2a 95       	dec	r18
    1d98:	e1 f7       	brne	.-8      	; 0x1d92 <rf_set_cca_mode+0x4>
    1d9a:	90 70       	andi	r25, 0x00	; 0
 * Set the CCA mode
 * Accept 1-3 as argument
 */
void rf_set_cca_mode(uint8_t mode)
{
    mdmctrl0 &= (0xFF3F);
    1d9c:	20 91 df 05 	lds	r18, 0x05DF
    1da0:	30 91 e0 05 	lds	r19, 0x05E0
    1da4:	2f 73       	andi	r18, 0x3F	; 63
    mdmctrl0 |= ((mode & 0x3) << 6);
    1da6:	82 2b       	or	r24, r18
    1da8:	93 2b       	or	r25, r19
    1daa:	90 93 e0 05 	sts	0x05E0, r25
    1dae:	80 93 df 05 	sts	0x05DF, r24
    FASTSPI_SETREG(CC2420_MDMCTRL0, mdmctrl0);
    1db2:	c0 98       	cbi	0x18, 0	; 24
    1db4:	81 e1       	ldi	r24, 0x11	; 17
    1db6:	8f b9       	out	0x0f, r24	; 15
    1db8:	77 9b       	sbis	0x0e, 7	; 14
    1dba:	fe cf       	rjmp	.-4      	; 0x1db8 <rf_set_cca_mode+0x2a>
    1dbc:	80 91 e0 05 	lds	r24, 0x05E0
    1dc0:	8f b9       	out	0x0f, r24	; 15
    1dc2:	77 9b       	sbis	0x0e, 7	; 14
    1dc4:	fe cf       	rjmp	.-4      	; 0x1dc2 <rf_set_cca_mode+0x34>
    1dc6:	80 91 df 05 	lds	r24, 0x05DF
    1dca:	8f b9       	out	0x0f, r24	; 15
    1dcc:	77 9b       	sbis	0x0e, 7	; 14
    1dce:	fe cf       	rjmp	.-4      	; 0x1dcc <rf_set_cca_mode+0x3e>
    1dd0:	c0 9a       	sbi	0x18, 0	; 24
}
    1dd2:	08 95       	ret

00001dd4 <rf_carrier_on>:
    nrk_spin_wait_us(OSC_STARTUP_DELAY);
#endif



    FASTSPI_STROBE(CC2420_STXON); // tell radio to start sending
    1dd4:	c0 98       	cbi	0x18, 0	; 24
    1dd6:	84 e0       	ldi	r24, 0x04	; 4
    1dd8:	8f b9       	out	0x0f, r24	; 15
    1dda:	77 9b       	sbis	0x0e, 7	; 14
    1ddc:	fe cf       	rjmp	.-4      	; 0x1dda <rf_carrier_on+0x6>
    1dde:	c0 9a       	sbi	0x18, 0	; 24
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
}
    1de0:	08 95       	ret

00001de2 <rf_carrier_off>:
#ifdef CC2420_OSC_OPT
    FASTSPI_STROBE(CC2420_SXOSCOFF);
#endif


    FASTSPI_STROBE(CC2420_SRFOFF); // stop radio
    1de2:	c0 98       	cbi	0x18, 0	; 24
    1de4:	86 e0       	ldi	r24, 0x06	; 6
    1de6:	8f b9       	out	0x0f, r24	; 15
    1de8:	77 9b       	sbis	0x0e, 7	; 14
    1dea:	fe cf       	rjmp	.-4      	; 0x1de8 <rf_carrier_off+0x6>
    1dec:	c0 9a       	sbi	0x18, 0	; 24
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
}
    1dee:	08 95       	ret

00001df0 <getc0>:
}

char getc0(void)
{
    unsigned char tmp;
    UART0_WAIT_AND_RECEIVE(tmp);
    1df0:	5f 9b       	sbis	0x0b, 7	; 11
    1df2:	fe cf       	rjmp	.-4      	; 0x1df0 <getc0>
    1df4:	5f 98       	cbi	0x0b, 7	; 11
    1df6:	8c b1       	in	r24, 0x0c	; 12
    return tmp;
}
    1df8:	08 95       	ret

00001dfa <putc0>:
}
*/

void putc0(char x)
{
    UART0_WAIT_AND_SEND(x);
    1dfa:	5d 9b       	sbis	0x0b, 5	; 11
    1dfc:	fe cf       	rjmp	.-4      	; 0x1dfa <putc0>
    1dfe:	5d 98       	cbi	0x0b, 5	; 11
    1e00:	8c b9       	out	0x0c, r24	; 12
}
    1e02:	08 95       	ret

00001e04 <nrk_uart_rx_signal_get>:
#else

nrk_sig_t nrk_uart_rx_signal_get()
{
    return NRK_ERROR;
}
    1e04:	8f ef       	ldi	r24, 0xFF	; 255
    1e06:	08 95       	ret

00001e08 <nrk_uart_data_ready>:


uint8_t nrk_uart_data_ready(uint8_t uart_num)
{
    if(uart_num==0)
    1e08:	88 23       	and	r24, r24
    1e0a:	11 f4       	brne	.+4      	; 0x1e10 <nrk_uart_data_ready+0x8>
    {
        if( UCSR0A & BM(RXC0) ) return 1;
    1e0c:	8b b1       	in	r24, 0x0b	; 11
    1e0e:	04 c0       	rjmp	.+8      	; 0x1e18 <nrk_uart_data_ready+0x10>
    }
    if(uart_num==1)
    1e10:	81 30       	cpi	r24, 0x01	; 1
    1e12:	31 f4       	brne	.+12     	; 0x1e20 <nrk_uart_data_ready+0x18>
    {
        if( UCSR1A & BM(RXC1) ) return 1;
    1e14:	80 91 9b 00 	lds	r24, 0x009B
{
    return NRK_ERROR;
}


uint8_t nrk_uart_data_ready(uint8_t uart_num)
    1e18:	88 1f       	adc	r24, r24
    1e1a:	88 27       	eor	r24, r24
    1e1c:	88 1f       	adc	r24, r24
    1e1e:	08 95       	ret
    }
    if(uart_num==1)
    {
        if( UCSR1A & BM(RXC1) ) return 1;
    }
    return 0;
    1e20:	80 e0       	ldi	r24, 0x00	; 0
}
    1e22:	08 95       	ret

00001e24 <nrk_kprintf>:
}

#endif

void nrk_kprintf( const char *addr)
{
    1e24:	cf 93       	push	r28
    1e26:	df 93       	push	r29
    1e28:	ec 01       	movw	r28, r24
    char c;
    while((c=pgm_read_byte(addr++)))
    1e2a:	07 c0       	rjmp	.+14     	; 0x1e3a <nrk_kprintf+0x16>
        putchar(c);
    1e2c:	60 91 f3 06 	lds	r22, 0x06F3
    1e30:	70 91 f4 06 	lds	r23, 0x06F4
    1e34:	90 e0       	ldi	r25, 0x00	; 0
    1e36:	0e 94 07 42 	call	0x840e	; 0x840e <fputc>
    1e3a:	fe 01       	movw	r30, r28
#endif

void nrk_kprintf( const char *addr)
{
    char c;
    while((c=pgm_read_byte(addr++)))
    1e3c:	21 96       	adiw	r28, 0x01	; 1
    1e3e:	84 91       	lpm	r24, Z+
    1e40:	88 23       	and	r24, r24
    1e42:	a1 f7       	brne	.-24     	; 0x1e2c <nrk_kprintf+0x8>
        putchar(c);
}
    1e44:	df 91       	pop	r29
    1e46:	cf 91       	pop	r28
    1e48:	08 95       	ret

00001e4a <nrk_gpio_set>:
int8_t nrk_gpio_set(uint8_t pin)
{
    // pdiener: Readability optimization
    uint8_t bitvalue = BM((pin & 0xF8) >> 3);

    if (pin == NRK_INVALID_PIN_VAL) return -1;
    1e4a:	8f 3f       	cpi	r24, 0xFF	; 255
    1e4c:	09 f4       	brne	.+2      	; 0x1e50 <nrk_gpio_set+0x6>
    1e4e:	3f c0       	rjmp	.+126    	; 0x1ece <nrk_gpio_set+0x84>
//-------------------------------
// GPIO handling functions
int8_t nrk_gpio_set(uint8_t pin)
{
    // pdiener: Readability optimization
    uint8_t bitvalue = BM((pin & 0xF8) >> 3);
    1e50:	98 2f       	mov	r25, r24
    1e52:	96 95       	lsr	r25
    1e54:	96 95       	lsr	r25
    1e56:	96 95       	lsr	r25
    1e58:	21 e0       	ldi	r18, 0x01	; 1
    1e5a:	30 e0       	ldi	r19, 0x00	; 0
    1e5c:	02 c0       	rjmp	.+4      	; 0x1e62 <nrk_gpio_set+0x18>
    1e5e:	22 0f       	add	r18, r18
    1e60:	33 1f       	adc	r19, r19
    1e62:	9a 95       	dec	r25
    1e64:	e2 f7       	brpl	.-8      	; 0x1e5e <nrk_gpio_set+0x14>

    if (pin == NRK_INVALID_PIN_VAL) return -1;
    switch (pin & 0x07)
    1e66:	90 e0       	ldi	r25, 0x00	; 0
    1e68:	87 70       	andi	r24, 0x07	; 7
    1e6a:	90 70       	andi	r25, 0x00	; 0
    1e6c:	82 30       	cpi	r24, 0x02	; 2
    1e6e:	91 05       	cpc	r25, r1
    1e70:	d9 f0       	breq	.+54     	; 0x1ea8 <nrk_gpio_set+0x5e>
    1e72:	83 30       	cpi	r24, 0x03	; 3
    1e74:	91 05       	cpc	r25, r1
    1e76:	34 f4       	brge	.+12     	; 0x1e84 <nrk_gpio_set+0x3a>
    1e78:	00 97       	sbiw	r24, 0x00	; 0
    1e7a:	71 f0       	breq	.+28     	; 0x1e98 <nrk_gpio_set+0x4e>
    1e7c:	81 30       	cpi	r24, 0x01	; 1
    1e7e:	91 05       	cpc	r25, r1
    1e80:	41 f5       	brne	.+80     	; 0x1ed2 <nrk_gpio_set+0x88>
    1e82:	0e c0       	rjmp	.+28     	; 0x1ea0 <nrk_gpio_set+0x56>
    1e84:	84 30       	cpi	r24, 0x04	; 4
    1e86:	91 05       	cpc	r25, r1
    1e88:	c1 f0       	breq	.+48     	; 0x1eba <nrk_gpio_set+0x70>
    1e8a:	84 30       	cpi	r24, 0x04	; 4
    1e8c:	91 05       	cpc	r25, r1
    1e8e:	8c f0       	brlt	.+34     	; 0x1eb2 <nrk_gpio_set+0x68>
    1e90:	85 30       	cpi	r24, 0x05	; 5
    1e92:	91 05       	cpc	r25, r1
    1e94:	f1 f4       	brne	.+60     	; 0x1ed2 <nrk_gpio_set+0x88>
    1e96:	15 c0       	rjmp	.+42     	; 0x1ec2 <nrk_gpio_set+0x78>
    {
        case NRK_PORTA: PORTA |= bitvalue;
    1e98:	8b b3       	in	r24, 0x1b	; 27
    1e9a:	82 2b       	or	r24, r18
    1e9c:	8b bb       	out	0x1b, r24	; 27
    1e9e:	07 c0       	rjmp	.+14     	; 0x1eae <nrk_gpio_set+0x64>
            break;
        case NRK_PORTB: PORTB |= bitvalue;
    1ea0:	88 b3       	in	r24, 0x18	; 24
    1ea2:	82 2b       	or	r24, r18
    1ea4:	88 bb       	out	0x18, r24	; 24
    1ea6:	03 c0       	rjmp	.+6      	; 0x1eae <nrk_gpio_set+0x64>
            break;
        case NRK_PORTC: PORTC |= bitvalue;
    1ea8:	85 b3       	in	r24, 0x15	; 21
    1eaa:	82 2b       	or	r24, r18
    1eac:	85 bb       	out	0x15, r24	; 21
        case NRK_PORTF: PORTF |= bitvalue;
            break;
        default:
            return -1;
    }
    return 1;
    1eae:	81 e0       	ldi	r24, 0x01	; 1
        case NRK_PORTA: PORTA |= bitvalue;
            break;
        case NRK_PORTB: PORTB |= bitvalue;
            break;
        case NRK_PORTC: PORTC |= bitvalue;
            break;
    1eb0:	08 95       	ret
        case NRK_PORTD: PORTD |= bitvalue;
    1eb2:	82 b3       	in	r24, 0x12	; 18
    1eb4:	82 2b       	or	r24, r18
    1eb6:	82 bb       	out	0x12, r24	; 18
    1eb8:	fa cf       	rjmp	.-12     	; 0x1eae <nrk_gpio_set+0x64>
            break;
        case NRK_PORTE: PORTE |= bitvalue;
    1eba:	83 b1       	in	r24, 0x03	; 3
    1ebc:	82 2b       	or	r24, r18
    1ebe:	83 b9       	out	0x03, r24	; 3
    1ec0:	f6 cf       	rjmp	.-20     	; 0x1eae <nrk_gpio_set+0x64>
            break;
        case NRK_PORTF: PORTF |= bitvalue;
    1ec2:	80 91 62 00 	lds	r24, 0x0062
    1ec6:	82 2b       	or	r24, r18
    1ec8:	80 93 62 00 	sts	0x0062, r24
    1ecc:	f0 cf       	rjmp	.-32     	; 0x1eae <nrk_gpio_set+0x64>
int8_t nrk_gpio_set(uint8_t pin)
{
    // pdiener: Readability optimization
    uint8_t bitvalue = BM((pin & 0xF8) >> 3);

    if (pin == NRK_INVALID_PIN_VAL) return -1;
    1ece:	8f ef       	ldi	r24, 0xFF	; 255
    1ed0:	08 95       	ret
        case NRK_PORTE: PORTE |= bitvalue;
            break;
        case NRK_PORTF: PORTF |= bitvalue;
            break;
        default:
            return -1;
    1ed2:	8f ef       	ldi	r24, 0xFF	; 255
    }
    return 1;
}
    1ed4:	08 95       	ret

00001ed6 <nrk_gpio_clr>:
int8_t nrk_gpio_clr(uint8_t pin)
{
    // pdiener: Readability optimization
    uint8_t bitvalue = ~BM((pin & 0xF8) >> 3);

    if (pin == NRK_INVALID_PIN_VAL) return -1;
    1ed6:	8f 3f       	cpi	r24, 0xFF	; 255
    1ed8:	09 f4       	brne	.+2      	; 0x1edc <nrk_gpio_clr+0x6>
    1eda:	40 c0       	rjmp	.+128    	; 0x1f5c <nrk_gpio_clr+0x86>
}

int8_t nrk_gpio_clr(uint8_t pin)
{
    // pdiener: Readability optimization
    uint8_t bitvalue = ~BM((pin & 0xF8) >> 3);
    1edc:	98 2f       	mov	r25, r24
    1ede:	96 95       	lsr	r25
    1ee0:	96 95       	lsr	r25
    1ee2:	96 95       	lsr	r25
    1ee4:	21 e0       	ldi	r18, 0x01	; 1
    1ee6:	30 e0       	ldi	r19, 0x00	; 0
    1ee8:	02 c0       	rjmp	.+4      	; 0x1eee <nrk_gpio_clr+0x18>
    1eea:	22 0f       	add	r18, r18
    1eec:	33 1f       	adc	r19, r19
    1eee:	9a 95       	dec	r25
    1ef0:	e2 f7       	brpl	.-8      	; 0x1eea <nrk_gpio_clr+0x14>
    1ef2:	20 95       	com	r18

    if (pin == NRK_INVALID_PIN_VAL) return -1;
    switch (pin & 0x07)
    1ef4:	90 e0       	ldi	r25, 0x00	; 0
    1ef6:	87 70       	andi	r24, 0x07	; 7
    1ef8:	90 70       	andi	r25, 0x00	; 0
    1efa:	82 30       	cpi	r24, 0x02	; 2
    1efc:	91 05       	cpc	r25, r1
    1efe:	d9 f0       	breq	.+54     	; 0x1f36 <nrk_gpio_clr+0x60>
    1f00:	83 30       	cpi	r24, 0x03	; 3
    1f02:	91 05       	cpc	r25, r1
    1f04:	34 f4       	brge	.+12     	; 0x1f12 <nrk_gpio_clr+0x3c>
    1f06:	00 97       	sbiw	r24, 0x00	; 0
    1f08:	71 f0       	breq	.+28     	; 0x1f26 <nrk_gpio_clr+0x50>
    1f0a:	81 30       	cpi	r24, 0x01	; 1
    1f0c:	91 05       	cpc	r25, r1
    1f0e:	41 f5       	brne	.+80     	; 0x1f60 <nrk_gpio_clr+0x8a>
    1f10:	0e c0       	rjmp	.+28     	; 0x1f2e <nrk_gpio_clr+0x58>
    1f12:	84 30       	cpi	r24, 0x04	; 4
    1f14:	91 05       	cpc	r25, r1
    1f16:	c1 f0       	breq	.+48     	; 0x1f48 <nrk_gpio_clr+0x72>
    1f18:	84 30       	cpi	r24, 0x04	; 4
    1f1a:	91 05       	cpc	r25, r1
    1f1c:	8c f0       	brlt	.+34     	; 0x1f40 <nrk_gpio_clr+0x6a>
    1f1e:	85 30       	cpi	r24, 0x05	; 5
    1f20:	91 05       	cpc	r25, r1
    1f22:	f1 f4       	brne	.+60     	; 0x1f60 <nrk_gpio_clr+0x8a>
    1f24:	15 c0       	rjmp	.+42     	; 0x1f50 <nrk_gpio_clr+0x7a>
    {
        case NRK_PORTA: PORTA &= bitvalue;
    1f26:	8b b3       	in	r24, 0x1b	; 27
    1f28:	82 23       	and	r24, r18
    1f2a:	8b bb       	out	0x1b, r24	; 27
    1f2c:	07 c0       	rjmp	.+14     	; 0x1f3c <nrk_gpio_clr+0x66>
            break;
        case NRK_PORTB: PORTB &= bitvalue;
    1f2e:	88 b3       	in	r24, 0x18	; 24
    1f30:	82 23       	and	r24, r18
    1f32:	88 bb       	out	0x18, r24	; 24
    1f34:	03 c0       	rjmp	.+6      	; 0x1f3c <nrk_gpio_clr+0x66>
            break;
        case NRK_PORTC: PORTC &= bitvalue;
    1f36:	85 b3       	in	r24, 0x15	; 21
    1f38:	82 23       	and	r24, r18
    1f3a:	85 bb       	out	0x15, r24	; 21
        case NRK_PORTF: PORTF &= bitvalue;
            break;
        default:
            return -1;
    }
    return 1;
    1f3c:	81 e0       	ldi	r24, 0x01	; 1
        case NRK_PORTA: PORTA &= bitvalue;
            break;
        case NRK_PORTB: PORTB &= bitvalue;
            break;
        case NRK_PORTC: PORTC &= bitvalue;
            break;
    1f3e:	08 95       	ret
        case NRK_PORTD: PORTD &= bitvalue;
    1f40:	82 b3       	in	r24, 0x12	; 18
    1f42:	82 23       	and	r24, r18
    1f44:	82 bb       	out	0x12, r24	; 18
    1f46:	fa cf       	rjmp	.-12     	; 0x1f3c <nrk_gpio_clr+0x66>
            break;
        case NRK_PORTE: PORTE &= bitvalue;
    1f48:	83 b1       	in	r24, 0x03	; 3
    1f4a:	82 23       	and	r24, r18
    1f4c:	83 b9       	out	0x03, r24	; 3
    1f4e:	f6 cf       	rjmp	.-20     	; 0x1f3c <nrk_gpio_clr+0x66>
            break;
        case NRK_PORTF: PORTF &= bitvalue;
    1f50:	80 91 62 00 	lds	r24, 0x0062
    1f54:	82 23       	and	r24, r18
    1f56:	80 93 62 00 	sts	0x0062, r24
    1f5a:	f0 cf       	rjmp	.-32     	; 0x1f3c <nrk_gpio_clr+0x66>
int8_t nrk_gpio_clr(uint8_t pin)
{
    // pdiener: Readability optimization
    uint8_t bitvalue = ~BM((pin & 0xF8) >> 3);

    if (pin == NRK_INVALID_PIN_VAL) return -1;
    1f5c:	8f ef       	ldi	r24, 0xFF	; 255
    1f5e:	08 95       	ret
        case NRK_PORTE: PORTE &= bitvalue;
            break;
        case NRK_PORTF: PORTF &= bitvalue;
            break;
        default:
            return -1;
    1f60:	8f ef       	ldi	r24, 0xFF	; 255
    }
    return 1;
}
    1f62:	08 95       	ret

00001f64 <nrk_gpio_get>:

int8_t nrk_gpio_get(uint8_t pin)
{
    if (pin == NRK_INVALID_PIN_VAL) return -1;
    1f64:	8f 3f       	cpi	r24, 0xFF	; 255
    1f66:	89 f1       	breq	.+98     	; 0x1fca <nrk_gpio_get+0x66>
    switch (pin & 0x07)
    1f68:	28 2f       	mov	r18, r24
    1f6a:	30 e0       	ldi	r19, 0x00	; 0
    1f6c:	27 70       	andi	r18, 0x07	; 7
    1f6e:	30 70       	andi	r19, 0x00	; 0
    1f70:	22 30       	cpi	r18, 0x02	; 2
    1f72:	31 05       	cpc	r19, r1
    1f74:	c1 f0       	breq	.+48     	; 0x1fa6 <nrk_gpio_get+0x42>
    1f76:	23 30       	cpi	r18, 0x03	; 3
    1f78:	31 05       	cpc	r19, r1
    1f7a:	3c f4       	brge	.+14     	; 0x1f8a <nrk_gpio_get+0x26>
    1f7c:	21 15       	cp	r18, r1
    1f7e:	31 05       	cpc	r19, r1
    1f80:	71 f0       	breq	.+28     	; 0x1f9e <nrk_gpio_get+0x3a>
    1f82:	21 30       	cpi	r18, 0x01	; 1
    1f84:	31 05       	cpc	r19, r1
    1f86:	09 f5       	brne	.+66     	; 0x1fca <nrk_gpio_get+0x66>
    1f88:	0c c0       	rjmp	.+24     	; 0x1fa2 <nrk_gpio_get+0x3e>
    1f8a:	24 30       	cpi	r18, 0x04	; 4
    1f8c:	31 05       	cpc	r19, r1
    1f8e:	79 f0       	breq	.+30     	; 0x1fae <nrk_gpio_get+0x4a>
    1f90:	24 30       	cpi	r18, 0x04	; 4
    1f92:	31 05       	cpc	r19, r1
    1f94:	54 f0       	brlt	.+20     	; 0x1faa <nrk_gpio_get+0x46>
    1f96:	25 30       	cpi	r18, 0x05	; 5
    1f98:	31 05       	cpc	r19, r1
    1f9a:	b9 f4       	brne	.+46     	; 0x1fca <nrk_gpio_get+0x66>
    1f9c:	0a c0       	rjmp	.+20     	; 0x1fb2 <nrk_gpio_get+0x4e>
    {
        case NRK_PORTA:
            return !!(PINA & BM((pin & 0xF8) >> 3));
    1f9e:	29 b3       	in	r18, 0x19	; 25
    1fa0:	09 c0       	rjmp	.+18     	; 0x1fb4 <nrk_gpio_get+0x50>
        case NRK_PORTB:
            return !!(PINB & BM((pin & 0xF8) >> 3));
    1fa2:	26 b3       	in	r18, 0x16	; 22
    1fa4:	07 c0       	rjmp	.+14     	; 0x1fb4 <nrk_gpio_get+0x50>
        case NRK_PORTC:
            return !!(PINC & BM((pin & 0xF8) >> 3));
    1fa6:	23 b3       	in	r18, 0x13	; 19
    1fa8:	05 c0       	rjmp	.+10     	; 0x1fb4 <nrk_gpio_get+0x50>
        case NRK_PORTD:
            return !!(PIND & BM((pin & 0xF8) >> 3));
    1faa:	20 b3       	in	r18, 0x10	; 16
    1fac:	03 c0       	rjmp	.+6      	; 0x1fb4 <nrk_gpio_get+0x50>
        case NRK_PORTE:
            return !!(PINE & BM((pin & 0xF8) >> 3));
    1fae:	21 b1       	in	r18, 0x01	; 1
    1fb0:	01 c0       	rjmp	.+2      	; 0x1fb4 <nrk_gpio_get+0x50>
        case NRK_PORTF:
            return !!(PINF & BM((pin & 0xF8) >> 3));
    1fb2:	20 b1       	in	r18, 0x00	; 0
    1fb4:	30 e0       	ldi	r19, 0x00	; 0
    1fb6:	86 95       	lsr	r24
    1fb8:	86 95       	lsr	r24
    1fba:	86 95       	lsr	r24
    1fbc:	02 c0       	rjmp	.+4      	; 0x1fc2 <nrk_gpio_get+0x5e>
    1fbe:	35 95       	asr	r19
    1fc0:	27 95       	ror	r18
    1fc2:	8a 95       	dec	r24
    1fc4:	e2 f7       	brpl	.-8      	; 0x1fbe <nrk_gpio_get+0x5a>
    1fc6:	21 70       	andi	r18, 0x01	; 1
    1fc8:	01 c0       	rjmp	.+2      	; 0x1fcc <nrk_gpio_get+0x68>
        default:
            return -1;
    1fca:	2f ef       	ldi	r18, 0xFF	; 255
    }
    return -1;
}
    1fcc:	82 2f       	mov	r24, r18
    1fce:	08 95       	ret

00001fd0 <nrk_gpio_pullups>:

int8_t nrk_gpio_pullups(uint8_t enable)
{
    if(enable) SFIOR &= ~BM(PUD);
    1fd0:	88 23       	and	r24, r24
    1fd2:	19 f0       	breq	.+6      	; 0x1fda <nrk_gpio_pullups+0xa>
    1fd4:	80 b5       	in	r24, 0x20	; 32
    1fd6:	8b 7f       	andi	r24, 0xFB	; 251
    1fd8:	02 c0       	rjmp	.+4      	; 0x1fde <nrk_gpio_pullups+0xe>
    else SFIOR |= BM(PUD);
    1fda:	80 b5       	in	r24, 0x20	; 32
    1fdc:	84 60       	ori	r24, 0x04	; 4
    1fde:	80 bd       	out	0x20, r24	; 32
    return NRK_OK;
}
    1fe0:	81 e0       	ldi	r24, 0x01	; 1
    1fe2:	08 95       	ret

00001fe4 <nrk_gpio_toggle>:
int8_t nrk_gpio_toggle(uint8_t pin)
{
    // pdiener: Readability and execution time optimization
    uint8_t bitvalue = BM((pin & 0xF8) >> 3);

    if (pin == NRK_INVALID_PIN_VAL) return -1;
    1fe4:	8f 3f       	cpi	r24, 0xFF	; 255
    1fe6:	09 f4       	brne	.+2      	; 0x1fea <nrk_gpio_toggle+0x6>
    1fe8:	3f c0       	rjmp	.+126    	; 0x2068 <nrk_gpio_toggle+0x84>
}

int8_t nrk_gpio_toggle(uint8_t pin)
{
    // pdiener: Readability and execution time optimization
    uint8_t bitvalue = BM((pin & 0xF8) >> 3);
    1fea:	98 2f       	mov	r25, r24
    1fec:	96 95       	lsr	r25
    1fee:	96 95       	lsr	r25
    1ff0:	96 95       	lsr	r25
    1ff2:	21 e0       	ldi	r18, 0x01	; 1
    1ff4:	30 e0       	ldi	r19, 0x00	; 0
    1ff6:	02 c0       	rjmp	.+4      	; 0x1ffc <nrk_gpio_toggle+0x18>
    1ff8:	22 0f       	add	r18, r18
    1ffa:	33 1f       	adc	r19, r19
    1ffc:	9a 95       	dec	r25
    1ffe:	e2 f7       	brpl	.-8      	; 0x1ff8 <nrk_gpio_toggle+0x14>

    if (pin == NRK_INVALID_PIN_VAL) return -1;
    switch (pin & 0x07)
    2000:	90 e0       	ldi	r25, 0x00	; 0
    2002:	87 70       	andi	r24, 0x07	; 7
    2004:	90 70       	andi	r25, 0x00	; 0
    2006:	82 30       	cpi	r24, 0x02	; 2
    2008:	91 05       	cpc	r25, r1
    200a:	d9 f0       	breq	.+54     	; 0x2042 <nrk_gpio_toggle+0x5e>
    200c:	83 30       	cpi	r24, 0x03	; 3
    200e:	91 05       	cpc	r25, r1
    2010:	34 f4       	brge	.+12     	; 0x201e <nrk_gpio_toggle+0x3a>
    2012:	00 97       	sbiw	r24, 0x00	; 0
    2014:	71 f0       	breq	.+28     	; 0x2032 <nrk_gpio_toggle+0x4e>
    2016:	81 30       	cpi	r24, 0x01	; 1
    2018:	91 05       	cpc	r25, r1
    201a:	41 f5       	brne	.+80     	; 0x206c <nrk_gpio_toggle+0x88>
    201c:	0e c0       	rjmp	.+28     	; 0x203a <nrk_gpio_toggle+0x56>
    201e:	84 30       	cpi	r24, 0x04	; 4
    2020:	91 05       	cpc	r25, r1
    2022:	c1 f0       	breq	.+48     	; 0x2054 <nrk_gpio_toggle+0x70>
    2024:	84 30       	cpi	r24, 0x04	; 4
    2026:	91 05       	cpc	r25, r1
    2028:	8c f0       	brlt	.+34     	; 0x204c <nrk_gpio_toggle+0x68>
    202a:	85 30       	cpi	r24, 0x05	; 5
    202c:	91 05       	cpc	r25, r1
    202e:	f1 f4       	brne	.+60     	; 0x206c <nrk_gpio_toggle+0x88>
    2030:	15 c0       	rjmp	.+42     	; 0x205c <nrk_gpio_toggle+0x78>
    {
        case NRK_PORTA: PORTA ^= bitvalue;
    2032:	8b b3       	in	r24, 0x1b	; 27
    2034:	82 27       	eor	r24, r18
    2036:	8b bb       	out	0x1b, r24	; 27
    2038:	07 c0       	rjmp	.+14     	; 0x2048 <nrk_gpio_toggle+0x64>
            break;
        case NRK_PORTB: PORTB ^= bitvalue;
    203a:	88 b3       	in	r24, 0x18	; 24
    203c:	82 27       	eor	r24, r18
    203e:	88 bb       	out	0x18, r24	; 24
    2040:	03 c0       	rjmp	.+6      	; 0x2048 <nrk_gpio_toggle+0x64>
            break;
        case NRK_PORTC: PORTC ^= bitvalue;
    2042:	85 b3       	in	r24, 0x15	; 21
    2044:	82 27       	eor	r24, r18
    2046:	85 bb       	out	0x15, r24	; 21
        case NRK_PORTF: PORTF ^= bitvalue;
            break;
        default:
            return -1;
    }
    return 1;
    2048:	81 e0       	ldi	r24, 0x01	; 1
        case NRK_PORTA: PORTA ^= bitvalue;
            break;
        case NRK_PORTB: PORTB ^= bitvalue;
            break;
        case NRK_PORTC: PORTC ^= bitvalue;
            break;
    204a:	08 95       	ret
        case NRK_PORTD: PORTD ^= bitvalue;
    204c:	82 b3       	in	r24, 0x12	; 18
    204e:	82 27       	eor	r24, r18
    2050:	82 bb       	out	0x12, r24	; 18
    2052:	fa cf       	rjmp	.-12     	; 0x2048 <nrk_gpio_toggle+0x64>
            break;
        case NRK_PORTE: PORTE ^= bitvalue;
    2054:	83 b1       	in	r24, 0x03	; 3
    2056:	82 27       	eor	r24, r18
    2058:	83 b9       	out	0x03, r24	; 3
    205a:	f6 cf       	rjmp	.-20     	; 0x2048 <nrk_gpio_toggle+0x64>
            break;
        case NRK_PORTF: PORTF ^= bitvalue;
    205c:	80 91 62 00 	lds	r24, 0x0062
    2060:	82 27       	eor	r24, r18
    2062:	80 93 62 00 	sts	0x0062, r24
    2066:	f0 cf       	rjmp	.-32     	; 0x2048 <nrk_gpio_toggle+0x64>
int8_t nrk_gpio_toggle(uint8_t pin)
{
    // pdiener: Readability and execution time optimization
    uint8_t bitvalue = BM((pin & 0xF8) >> 3);

    if (pin == NRK_INVALID_PIN_VAL) return -1;
    2068:	8f ef       	ldi	r24, 0xFF	; 255
    206a:	08 95       	ret
        case NRK_PORTE: PORTE ^= bitvalue;
            break;
        case NRK_PORTF: PORTF ^= bitvalue;
            break;
        default:
            return -1;
    206c:	8f ef       	ldi	r24, 0xFF	; 255
    }
    return 1;
}
    206e:	08 95       	ret

00002070 <nrk_gpio_direction>:
{
    // pdiener: Readability and program space optimization
    uint8_t bitvalue = BM((pin & 0xF8) >> 3);
    uint8_t bitvalue_inv = ~BM((pin & 0xF8) >> 3);

    if (pin == NRK_INVALID_PIN_VAL) return -1;
    2070:	8f 3f       	cpi	r24, 0xFF	; 255
    2072:	09 f4       	brne	.+2      	; 0x2076 <nrk_gpio_direction+0x6>
    2074:	8c c0       	rjmp	.+280    	; 0x218e <nrk_gpio_direction+0x11e>
}

int8_t nrk_gpio_direction(uint8_t pin, uint8_t pin_direction)
{
    // pdiener: Readability and program space optimization
    uint8_t bitvalue = BM((pin & 0xF8) >> 3);
    2076:	98 2f       	mov	r25, r24
    2078:	96 95       	lsr	r25
    207a:	96 95       	lsr	r25
    207c:	96 95       	lsr	r25
    207e:	21 e0       	ldi	r18, 0x01	; 1
    2080:	30 e0       	ldi	r19, 0x00	; 0
    2082:	02 c0       	rjmp	.+4      	; 0x2088 <nrk_gpio_direction+0x18>
    2084:	22 0f       	add	r18, r18
    2086:	33 1f       	adc	r19, r19
    2088:	9a 95       	dec	r25
    208a:	e2 f7       	brpl	.-8      	; 0x2084 <nrk_gpio_direction+0x14>
    208c:	90 e0       	ldi	r25, 0x00	; 0
    uint8_t bitvalue_inv = ~BM((pin & 0xF8) >> 3);

    if (pin == NRK_INVALID_PIN_VAL) return -1;
    if (pin_direction == NRK_PIN_INPUT)
    208e:	66 23       	and	r22, r22
    2090:	09 f0       	breq	.+2      	; 0x2094 <nrk_gpio_direction+0x24>
    2092:	4a c0       	rjmp	.+148    	; 0x2128 <nrk_gpio_direction+0xb8>

int8_t nrk_gpio_direction(uint8_t pin, uint8_t pin_direction)
{
    // pdiener: Readability and program space optimization
    uint8_t bitvalue = BM((pin & 0xF8) >> 3);
    uint8_t bitvalue_inv = ~BM((pin & 0xF8) >> 3);
    2094:	32 2f       	mov	r19, r18
    2096:	30 95       	com	r19

    if (pin == NRK_INVALID_PIN_VAL) return -1;
    if (pin_direction == NRK_PIN_INPUT)
    {
        switch (pin & 0x07)
    2098:	87 70       	andi	r24, 0x07	; 7
    209a:	90 70       	andi	r25, 0x00	; 0
    209c:	82 30       	cpi	r24, 0x02	; 2
    209e:	91 05       	cpc	r25, r1
    20a0:	19 f1       	breq	.+70     	; 0x20e8 <nrk_gpio_direction+0x78>
    20a2:	83 30       	cpi	r24, 0x03	; 3
    20a4:	91 05       	cpc	r25, r1
    20a6:	3c f4       	brge	.+14     	; 0x20b6 <nrk_gpio_direction+0x46>
    20a8:	00 97       	sbiw	r24, 0x00	; 0
    20aa:	81 f0       	breq	.+32     	; 0x20cc <nrk_gpio_direction+0x5c>
    20ac:	81 30       	cpi	r24, 0x01	; 1
    20ae:	91 05       	cpc	r25, r1
    20b0:	09 f0       	breq	.+2      	; 0x20b4 <nrk_gpio_direction+0x44>
    20b2:	6d c0       	rjmp	.+218    	; 0x218e <nrk_gpio_direction+0x11e>
    20b4:	12 c0       	rjmp	.+36     	; 0x20da <nrk_gpio_direction+0x6a>
    20b6:	84 30       	cpi	r24, 0x04	; 4
    20b8:	91 05       	cpc	r25, r1
    20ba:	21 f1       	breq	.+72     	; 0x2104 <nrk_gpio_direction+0x94>
    20bc:	84 30       	cpi	r24, 0x04	; 4
    20be:	91 05       	cpc	r25, r1
    20c0:	d4 f0       	brlt	.+52     	; 0x20f6 <nrk_gpio_direction+0x86>
    20c2:	85 30       	cpi	r24, 0x05	; 5
    20c4:	91 05       	cpc	r25, r1
    20c6:	09 f0       	breq	.+2      	; 0x20ca <nrk_gpio_direction+0x5a>
    20c8:	62 c0       	rjmp	.+196    	; 0x218e <nrk_gpio_direction+0x11e>
    20ca:	23 c0       	rjmp	.+70     	; 0x2112 <nrk_gpio_direction+0xa2>
        {
        case NRK_PORTA:
            DDRA &= bitvalue_inv;
    20cc:	8a b3       	in	r24, 0x1a	; 26
    20ce:	83 23       	and	r24, r19
    20d0:	8a bb       	out	0x1a, r24	; 26
            PORTA |= bitvalue;
    20d2:	8b b3       	in	r24, 0x1b	; 27
    20d4:	82 2b       	or	r24, r18
    20d6:	8b bb       	out	0x1b, r24	; 27
    20d8:	58 c0       	rjmp	.+176    	; 0x218a <nrk_gpio_direction+0x11a>
            break;
        case NRK_PORTB:
            DDRB &= bitvalue_inv;
    20da:	87 b3       	in	r24, 0x17	; 23
    20dc:	83 23       	and	r24, r19
    20de:	87 bb       	out	0x17, r24	; 23
            PORTB |= bitvalue;
    20e0:	88 b3       	in	r24, 0x18	; 24
    20e2:	82 2b       	or	r24, r18
    20e4:	88 bb       	out	0x18, r24	; 24
    20e6:	51 c0       	rjmp	.+162    	; 0x218a <nrk_gpio_direction+0x11a>
            break;
        case NRK_PORTC:
            DDRC &= bitvalue_inv;
    20e8:	84 b3       	in	r24, 0x14	; 20
    20ea:	83 23       	and	r24, r19
    20ec:	84 bb       	out	0x14, r24	; 20
            PORTC |= bitvalue;
    20ee:	85 b3       	in	r24, 0x15	; 21
    20f0:	82 2b       	or	r24, r18
    20f2:	85 bb       	out	0x15, r24	; 21
    20f4:	4a c0       	rjmp	.+148    	; 0x218a <nrk_gpio_direction+0x11a>
            break;
        case NRK_PORTD:
            DDRD &= bitvalue_inv;
    20f6:	81 b3       	in	r24, 0x11	; 17
    20f8:	83 23       	and	r24, r19
    20fa:	81 bb       	out	0x11, r24	; 17
            PORTD |= bitvalue;
    20fc:	82 b3       	in	r24, 0x12	; 18
    20fe:	82 2b       	or	r24, r18
    2100:	82 bb       	out	0x12, r24	; 18
    2102:	43 c0       	rjmp	.+134    	; 0x218a <nrk_gpio_direction+0x11a>
            break;
        case NRK_PORTE:
            DDRE &= bitvalue_inv;
    2104:	82 b1       	in	r24, 0x02	; 2
    2106:	83 23       	and	r24, r19
    2108:	82 b9       	out	0x02, r24	; 2
            PORTE |= bitvalue;
    210a:	83 b1       	in	r24, 0x03	; 3
    210c:	82 2b       	or	r24, r18
    210e:	83 b9       	out	0x03, r24	; 3
    2110:	3c c0       	rjmp	.+120    	; 0x218a <nrk_gpio_direction+0x11a>
            break;
        case NRK_PORTF:
            DDRF &= bitvalue_inv;
    2112:	80 91 61 00 	lds	r24, 0x0061
    2116:	83 23       	and	r24, r19
    2118:	80 93 61 00 	sts	0x0061, r24
            PORTF |= bitvalue;
    211c:	80 91 62 00 	lds	r24, 0x0062
    2120:	82 2b       	or	r24, r18
    2122:	80 93 62 00 	sts	0x0062, r24
    2126:	31 c0       	rjmp	.+98     	; 0x218a <nrk_gpio_direction+0x11a>
            return -1;
        }
    }
    else
    {
        switch (pin & 0x07)
    2128:	87 70       	andi	r24, 0x07	; 7
    212a:	90 70       	andi	r25, 0x00	; 0
    212c:	82 30       	cpi	r24, 0x02	; 2
    212e:	91 05       	cpc	r25, r1
    2130:	d9 f0       	breq	.+54     	; 0x2168 <nrk_gpio_direction+0xf8>
    2132:	83 30       	cpi	r24, 0x03	; 3
    2134:	91 05       	cpc	r25, r1
    2136:	34 f4       	brge	.+12     	; 0x2144 <nrk_gpio_direction+0xd4>
    2138:	00 97       	sbiw	r24, 0x00	; 0
    213a:	71 f0       	breq	.+28     	; 0x2158 <nrk_gpio_direction+0xe8>
    213c:	81 30       	cpi	r24, 0x01	; 1
    213e:	91 05       	cpc	r25, r1
    2140:	41 f5       	brne	.+80     	; 0x2192 <nrk_gpio_direction+0x122>
    2142:	0e c0       	rjmp	.+28     	; 0x2160 <nrk_gpio_direction+0xf0>
    2144:	84 30       	cpi	r24, 0x04	; 4
    2146:	91 05       	cpc	r25, r1
    2148:	b9 f0       	breq	.+46     	; 0x2178 <nrk_gpio_direction+0x108>
    214a:	84 30       	cpi	r24, 0x04	; 4
    214c:	91 05       	cpc	r25, r1
    214e:	84 f0       	brlt	.+32     	; 0x2170 <nrk_gpio_direction+0x100>
    2150:	85 30       	cpi	r24, 0x05	; 5
    2152:	91 05       	cpc	r25, r1
    2154:	f1 f4       	brne	.+60     	; 0x2192 <nrk_gpio_direction+0x122>
    2156:	14 c0       	rjmp	.+40     	; 0x2180 <nrk_gpio_direction+0x110>
        {
        case NRK_PORTA:
            DDRA |= bitvalue;
    2158:	8a b3       	in	r24, 0x1a	; 26
    215a:	82 2b       	or	r24, r18
    215c:	8a bb       	out	0x1a, r24	; 26
    215e:	15 c0       	rjmp	.+42     	; 0x218a <nrk_gpio_direction+0x11a>
            break;
        case NRK_PORTB:
            DDRB |= bitvalue;
    2160:	87 b3       	in	r24, 0x17	; 23
    2162:	82 2b       	or	r24, r18
    2164:	87 bb       	out	0x17, r24	; 23
    2166:	11 c0       	rjmp	.+34     	; 0x218a <nrk_gpio_direction+0x11a>
            break;
        case NRK_PORTC:
            DDRC |= bitvalue;
    2168:	84 b3       	in	r24, 0x14	; 20
    216a:	82 2b       	or	r24, r18
    216c:	84 bb       	out	0x14, r24	; 20
    216e:	0d c0       	rjmp	.+26     	; 0x218a <nrk_gpio_direction+0x11a>
            break;
        case NRK_PORTD:
            DDRD |= bitvalue;
    2170:	81 b3       	in	r24, 0x11	; 17
    2172:	82 2b       	or	r24, r18
    2174:	81 bb       	out	0x11, r24	; 17
    2176:	09 c0       	rjmp	.+18     	; 0x218a <nrk_gpio_direction+0x11a>
            break;
        case NRK_PORTE:
            DDRE |= bitvalue;
    2178:	82 b1       	in	r24, 0x02	; 2
    217a:	82 2b       	or	r24, r18
    217c:	82 b9       	out	0x02, r24	; 2
    217e:	05 c0       	rjmp	.+10     	; 0x218a <nrk_gpio_direction+0x11a>
            break;
        case NRK_PORTF:
            DDRF |= bitvalue;
    2180:	80 91 61 00 	lds	r24, 0x0061
    2184:	82 2b       	or	r24, r18
    2186:	80 93 61 00 	sts	0x0061, r24
            break;
        default:
            return -1;
        }
    }
    return 1;
    218a:	81 e0       	ldi	r24, 0x01	; 1
        case NRK_PORTE:
            DDRE |= bitvalue;
            break;
        case NRK_PORTF:
            DDRF |= bitvalue;
            break;
    218c:	08 95       	ret
        case NRK_PORTF:
            DDRF &= bitvalue_inv;
            PORTF |= bitvalue;
            break;
        default:
            return -1;
    218e:	8f ef       	ldi	r24, 0xFF	; 255
    2190:	08 95       	ret
            break;
        case NRK_PORTF:
            DDRF |= bitvalue;
            break;
        default:
            return -1;
    2192:	8f ef       	ldi	r24, 0xFF	; 255
        }
    }
    return 1;
}
    2194:	08 95       	ret

00002196 <nrk_get_button>:


int8_t nrk_get_button(uint8_t b)
{
    return NRK_ERROR;
}
    2196:	8f ef       	ldi	r24, 0xFF	; 255
    2198:	08 95       	ret

0000219a <nrk_led_toggle>:

int8_t nrk_led_toggle( int led )
{
    // pdiener: Execution time optimization

    if(led==0)      nrk_gpio_toggle(NRK_LED_0);
    219a:	00 97       	sbiw	r24, 0x00	; 0
    219c:	11 f4       	brne	.+4      	; 0x21a2 <nrk_led_toggle+0x8>
    219e:	80 e0       	ldi	r24, 0x00	; 0
    21a0:	09 c0       	rjmp	.+18     	; 0x21b4 <nrk_led_toggle+0x1a>
    else if(led==1) nrk_gpio_toggle(NRK_LED_1);
    21a2:	81 30       	cpi	r24, 0x01	; 1
    21a4:	91 05       	cpc	r25, r1
    21a6:	11 f4       	brne	.+4      	; 0x21ac <nrk_led_toggle+0x12>
    21a8:	88 e0       	ldi	r24, 0x08	; 8
    21aa:	04 c0       	rjmp	.+8      	; 0x21b4 <nrk_led_toggle+0x1a>
    else if(led==2) nrk_gpio_toggle(NRK_LED_2);
    21ac:	82 30       	cpi	r24, 0x02	; 2
    21ae:	91 05       	cpc	r25, r1
    21b0:	29 f4       	brne	.+10     	; 0x21bc <nrk_led_toggle+0x22>
    21b2:	80 e1       	ldi	r24, 0x10	; 16
    21b4:	0e 94 f2 0f 	call	0x1fe4	; 0x1fe4 <nrk_gpio_toggle>
    else            return -1;

    return 1;
    21b8:	81 e0       	ldi	r24, 0x01	; 1
    21ba:	08 95       	ret
    // pdiener: Execution time optimization

    if(led==0)      nrk_gpio_toggle(NRK_LED_0);
    else if(led==1) nrk_gpio_toggle(NRK_LED_1);
    else if(led==2) nrk_gpio_toggle(NRK_LED_2);
    else            return -1;
    21bc:	8f ef       	ldi	r24, 0xFF	; 255

    return 1;
}
    21be:	08 95       	ret

000021c0 <nrk_led_clr>:

int8_t nrk_led_clr( int led )
{
    // pdiener: Execution time optimization

    if(led==0)      nrk_gpio_set(NRK_LED_0);
    21c0:	00 97       	sbiw	r24, 0x00	; 0
    21c2:	11 f4       	brne	.+4      	; 0x21c8 <nrk_led_clr+0x8>
    21c4:	80 e0       	ldi	r24, 0x00	; 0
    21c6:	09 c0       	rjmp	.+18     	; 0x21da <nrk_led_clr+0x1a>
    else if(led==1) nrk_gpio_set(NRK_LED_1);
    21c8:	81 30       	cpi	r24, 0x01	; 1
    21ca:	91 05       	cpc	r25, r1
    21cc:	11 f4       	brne	.+4      	; 0x21d2 <nrk_led_clr+0x12>
    21ce:	88 e0       	ldi	r24, 0x08	; 8
    21d0:	04 c0       	rjmp	.+8      	; 0x21da <nrk_led_clr+0x1a>
    else if(led==2) nrk_gpio_set(NRK_LED_2);
    21d2:	82 30       	cpi	r24, 0x02	; 2
    21d4:	91 05       	cpc	r25, r1
    21d6:	29 f4       	brne	.+10     	; 0x21e2 <nrk_led_clr+0x22>
    21d8:	80 e1       	ldi	r24, 0x10	; 16
    21da:	0e 94 25 0f 	call	0x1e4a	; 0x1e4a <nrk_gpio_set>
    else            return -1;

    return 1;
    21de:	81 e0       	ldi	r24, 0x01	; 1
    21e0:	08 95       	ret
    // pdiener: Execution time optimization

    if(led==0)      nrk_gpio_set(NRK_LED_0);
    else if(led==1) nrk_gpio_set(NRK_LED_1);
    else if(led==2) nrk_gpio_set(NRK_LED_2);
    else            return -1;
    21e2:	8f ef       	ldi	r24, 0xFF	; 255

    return 1;
}
    21e4:	08 95       	ret

000021e6 <nrk_setup_ports>:
}


void nrk_setup_ports()
{
    PORT_INIT();
    21e6:	80 b5       	in	r24, 0x20	; 32
    21e8:	84 60       	ori	r24, 0x04	; 4
    21ea:	80 bd       	out	0x20, r24	; 32
    21ec:	87 e0       	ldi	r24, 0x07	; 7
    21ee:	87 bb       	out	0x17, r24	; 23
    21f0:	88 bb       	out	0x18, r24	; 24
    21f2:	8f ef       	ldi	r24, 0xFF	; 255
    21f4:	84 bb       	out	0x14, r24	; 20
    21f6:	15 ba       	out	0x15, r1	; 21
    21f8:	82 e0       	ldi	r24, 0x02	; 2
    21fa:	82 b9       	out	0x02, r24	; 2
    21fc:	87 e6       	ldi	r24, 0x67	; 103
    21fe:	8a bb       	out	0x1a, r24	; 26
    2200:	80 e4       	ldi	r24, 0x40	; 64
    2202:	8b bb       	out	0x1b, r24	; 27
    SPI_INIT();
    2204:	80 e5       	ldi	r24, 0x50	; 80
    2206:	8d b9       	out	0x0d, r24	; 13
    2208:	81 e0       	ldi	r24, 0x01	; 1
    220a:	8e b9       	out	0x0e, r24	; 14
    // pdiener: switch off all LEDs
    nrk_led_clr(0);
    220c:	80 e0       	ldi	r24, 0x00	; 0
    220e:	90 e0       	ldi	r25, 0x00	; 0
    2210:	0e 94 e0 10 	call	0x21c0	; 0x21c0 <nrk_led_clr>
    nrk_led_clr(1);
    2214:	81 e0       	ldi	r24, 0x01	; 1
    2216:	90 e0       	ldi	r25, 0x00	; 0
    2218:	0e 94 e0 10 	call	0x21c0	; 0x21c0 <nrk_led_clr>
    nrk_led_clr(2);
    221c:	82 e0       	ldi	r24, 0x02	; 2
    221e:	90 e0       	ldi	r25, 0x00	; 0
    2220:	0e 94 e0 10 	call	0x21c0	; 0x21c0 <nrk_led_clr>
    nrk_led_clr(3);
    2224:	83 e0       	ldi	r24, 0x03	; 3
    2226:	90 e0       	ldi	r25, 0x00	; 0
    2228:	0e 94 e0 10 	call	0x21c0	; 0x21c0 <nrk_led_clr>
}
    222c:	08 95       	ret

0000222e <nrk_led_set>:

int8_t nrk_led_set( int led )
{
    // pdiener: Execution time optimization

    if(led==0)      nrk_gpio_clr(NRK_LED_0);
    222e:	00 97       	sbiw	r24, 0x00	; 0
    2230:	11 f4       	brne	.+4      	; 0x2236 <nrk_led_set+0x8>
    2232:	80 e0       	ldi	r24, 0x00	; 0
    2234:	09 c0       	rjmp	.+18     	; 0x2248 <nrk_led_set+0x1a>
    else if(led==1) nrk_gpio_clr(NRK_LED_1);
    2236:	81 30       	cpi	r24, 0x01	; 1
    2238:	91 05       	cpc	r25, r1
    223a:	11 f4       	brne	.+4      	; 0x2240 <nrk_led_set+0x12>
    223c:	88 e0       	ldi	r24, 0x08	; 8
    223e:	04 c0       	rjmp	.+8      	; 0x2248 <nrk_led_set+0x1a>
    else if(led==2) nrk_gpio_clr(NRK_LED_2);
    2240:	82 30       	cpi	r24, 0x02	; 2
    2242:	91 05       	cpc	r25, r1
    2244:	29 f4       	brne	.+10     	; 0x2250 <nrk_led_set+0x22>
    2246:	80 e1       	ldi	r24, 0x10	; 16
    2248:	0e 94 6b 0f 	call	0x1ed6	; 0x1ed6 <nrk_gpio_clr>
    else            return -1;

    return 1;
    224c:	81 e0       	ldi	r24, 0x01	; 1
    224e:	08 95       	ret
    // pdiener: Execution time optimization

    if(led==0)      nrk_gpio_clr(NRK_LED_0);
    else if(led==1) nrk_gpio_clr(NRK_LED_1);
    else if(led==2) nrk_gpio_clr(NRK_LED_2);
    else            return -1;
    2250:	8f ef       	ldi	r24, 0xFF	; 255

    return 1;
}
    2252:	08 95       	ret

00002254 <putc1>:
    UART0_WAIT_AND_SEND(x);
}

void putc1(char x)
{
    UART1_WAIT_AND_SEND(x);
    2254:	90 91 9b 00 	lds	r25, 0x009B
    2258:	95 ff       	sbrs	r25, 5
    225a:	fc cf       	rjmp	.-8      	; 0x2254 <putc1>
    225c:	90 91 9b 00 	lds	r25, 0x009B
    2260:	9f 7d       	andi	r25, 0xDF	; 223
    2262:	90 93 9b 00 	sts	0x009B, r25
    2266:	80 93 9c 00 	sts	0x009C, r24
}
    226a:	08 95       	ret

0000226c <setup_uart0>:
}
*/
void setup_uart0(uint16_t baudrate)
{
//INIT_UART1( UART_BAUDRATE_115K2, (UART_OPT_NO_PARITY|UART_OPT_8_BITS_PER_CHAR|UART_OPT_ONE_STOP_BIT));
    INIT_UART0( baudrate, (UART_OPT_NO_PARITY|UART_OPT_8_BITS_PER_CHAR|UART_OPT_ONE_STOP_BIT));
    226c:	90 93 90 00 	sts	0x0090, r25
    2270:	89 b9       	out	0x09, r24	; 9
    2272:	86 e0       	ldi	r24, 0x06	; 6
    2274:	80 93 95 00 	sts	0x0095, r24
    2278:	52 98       	cbi	0x0a, 2	; 10
    227a:	59 9a       	sbi	0x0b, 1	; 11
    ENABLE_UART0();
    227c:	8a b1       	in	r24, 0x0a	; 10
    227e:	88 61       	ori	r24, 0x18	; 24
    2280:	8a b9       	out	0x0a, r24	; 10
}
    2282:	08 95       	ret

00002284 <nrk_setup_uart>:
 *
 * More advanced UART usage will require manually
 * setting parameters.
 */
void nrk_setup_uart(uint16_t baudrate)
{
    2284:	0f 93       	push	r16
    2286:	1f 93       	push	r17
    2288:	cf 93       	push	r28
    228a:	df 93       	push	r29

    //setup_uart1(baudrate);
    setup_uart0(baudrate);
    228c:	0e 94 36 11 	call	0x226c	; 0x226c <setup_uart0>

    stdout = fdevopen( putc0, getc0);
    2290:	cd ef       	ldi	r28, 0xFD	; 253
    2292:	de e0       	ldi	r29, 0x0E	; 14
    2294:	08 ef       	ldi	r16, 0xF8	; 248
    2296:	1e e0       	ldi	r17, 0x0E	; 14
    2298:	ce 01       	movw	r24, r28
    229a:	b8 01       	movw	r22, r16
    229c:	0e 94 7a 41 	call	0x82f4	; 0x82f4 <fdevopen>
    22a0:	90 93 f4 06 	sts	0x06F4, r25
    22a4:	80 93 f3 06 	sts	0x06F3, r24
    stdin = fdevopen( putc0, getc0);
    22a8:	ce 01       	movw	r24, r28
    22aa:	b8 01       	movw	r22, r16
    22ac:	0e 94 7a 41 	call	0x82f4	; 0x82f4 <fdevopen>
    22b0:	90 93 f2 06 	sts	0x06F2, r25
    22b4:	80 93 f1 06 	sts	0x06F1, r24
    ENABLE_UART0_RX_INT();
#endif



}
    22b8:	df 91       	pop	r29
    22ba:	cf 91       	pop	r28
    22bc:	1f 91       	pop	r17
    22be:	0f 91       	pop	r16
    22c0:	08 95       	ret

000022c2 <setup_uart1>:

void setup_uart1(uint16_t baudrate)
{
//INIT_UART1( UART_BAUDRATE_115K2, (UART_OPT_NO_PARITY|UART_OPT_8_BITS_PER_CHAR|UART_OPT_ONE_STOP_BIT));
    INIT_UART1( baudrate, (UART_OPT_NO_PARITY|UART_OPT_8_BITS_PER_CHAR|UART_OPT_ONE_STOP_BIT));
    22c2:	90 93 98 00 	sts	0x0098, r25
    22c6:	80 93 99 00 	sts	0x0099, r24
    22ca:	86 e0       	ldi	r24, 0x06	; 6
    22cc:	80 93 9d 00 	sts	0x009D, r24
    22d0:	ea e9       	ldi	r30, 0x9A	; 154
    22d2:	f0 e0       	ldi	r31, 0x00	; 0
    22d4:	80 81       	ld	r24, Z
    22d6:	8b 7f       	andi	r24, 0xFB	; 251
    22d8:	80 83       	st	Z, r24
    22da:	ab e9       	ldi	r26, 0x9B	; 155
    22dc:	b0 e0       	ldi	r27, 0x00	; 0
    22de:	8c 91       	ld	r24, X
    22e0:	82 60       	ori	r24, 0x02	; 2
    22e2:	8c 93       	st	X, r24
    ENABLE_UART1();
    22e4:	80 81       	ld	r24, Z
    22e6:	88 61       	ori	r24, 0x18	; 24
    22e8:	80 83       	st	Z, r24
}
    22ea:	08 95       	ret

000022ec <getc1>:


char getc1(void)
{
    unsigned char tmp;
    UART1_WAIT_AND_RECEIVE(tmp);
    22ec:	80 91 9b 00 	lds	r24, 0x009B
    22f0:	87 ff       	sbrs	r24, 7
    22f2:	fc cf       	rjmp	.-8      	; 0x22ec <getc1>
    22f4:	80 91 9b 00 	lds	r24, 0x009B
    22f8:	8f 77       	andi	r24, 0x7F	; 127
    22fa:	80 93 9b 00 	sts	0x009B, r24
    22fe:	80 91 9c 00 	lds	r24, 0x009C
    return tmp;
}
    2302:	08 95       	ret

00002304 <halWait>:
	...
        NOP();
        NOP();
        NOP();
        NOP();
    }
    while (--timeout);
    230c:	01 97       	sbiw	r24, 0x01	; 1
    230e:	d1 f7       	brne	.-12     	; 0x2304 <halWait>

} // halWait
    2310:	08 95       	ret

00002312 <nrk_eeprom_read_byte>:

// Some optimizations by pdiener

uint8_t nrk_eeprom_read_byte( uint16_t addr )
{
    return eeprom_read_byte((uint8_t*)addr);
    2312:	0e 94 0a 43 	call	0x8614	; 0x8614 <__eerd_byte_m128>
}
    2316:	08 95       	ret

00002318 <nrk_eeprom_write_byte>:

int8_t nrk_eeprom_write_byte( uint16_t addr, uint8_t value )
{
    eeprom_write_byte( (uint8_t*)addr, value );
    2318:	0e 94 12 43 	call	0x8624	; 0x8624 <__eewr_byte_m128>
    return 0;
}
    231c:	80 e0       	ldi	r24, 0x00	; 0
    231e:	08 95       	ret

00002320 <read_eeprom_mac_address>:

int8_t read_eeprom_mac_address(uint32_t *mac_addr)
{
    2320:	ef 92       	push	r14
    2322:	ff 92       	push	r15
    2324:	0f 93       	push	r16
    2326:	1f 93       	push	r17
    2328:	cf 93       	push	r28
    232a:	df 93       	push	r29
    uint8_t checksum,ct;
    uint8_t *buf;
    buf=(uint8_t *)mac_addr;
    232c:	e8 2e       	mov	r14, r24
    232e:	e7 01       	movw	r28, r14
    2330:	7e 01       	movw	r14, r28
    2332:	f9 2e       	mov	r15, r25
    2334:	e7 01       	movw	r28, r14
    checksum=buf[0]+buf[1]+buf[2]+buf[3];
    buf[3]=eeprom_read_byte ((uint8_t*)EE_MAC_ADDR_0);
    2336:	80 e0       	ldi	r24, 0x00	; 0
    2338:	90 e0       	ldi	r25, 0x00	; 0
    233a:	0e 94 0a 43 	call	0x8614	; 0x8614 <__eerd_byte_m128>
    233e:	08 2f       	mov	r16, r24
    2340:	8b 83       	std	Y+3, r24	; 0x03
    buf[2]=eeprom_read_byte ((uint8_t*)EE_MAC_ADDR_1);
    2342:	81 e0       	ldi	r24, 0x01	; 1
    2344:	90 e0       	ldi	r25, 0x00	; 0
    2346:	0e 94 0a 43 	call	0x8614	; 0x8614 <__eerd_byte_m128>
    234a:	e8 2e       	mov	r14, r24
    234c:	8a 83       	std	Y+2, r24	; 0x02
    buf[1]=eeprom_read_byte ((uint8_t*)EE_MAC_ADDR_2);
    234e:	82 e0       	ldi	r24, 0x02	; 2
    2350:	90 e0       	ldi	r25, 0x00	; 0
    2352:	0e 94 0a 43 	call	0x8614	; 0x8614 <__eerd_byte_m128>
    2356:	f8 2e       	mov	r15, r24
    2358:	89 83       	std	Y+1, r24	; 0x01
    buf[0]=eeprom_read_byte ((uint8_t*)EE_MAC_ADDR_3);
    235a:	83 e0       	ldi	r24, 0x03	; 3
    235c:	90 e0       	ldi	r25, 0x00	; 0
    235e:	0e 94 0a 43 	call	0x8614	; 0x8614 <__eerd_byte_m128>
    2362:	18 2f       	mov	r17, r24
    2364:	88 83       	st	Y, r24
    checksum=eeprom_read_byte ((uint8_t*)EE_MAC_ADDR_CHKSUM);
    2366:	84 e0       	ldi	r24, 0x04	; 4
    2368:	90 e0       	ldi	r25, 0x00	; 0
    236a:	0e 94 0a 43 	call	0x8614	; 0x8614 <__eerd_byte_m128>
    ct=buf[0];
    ct+=buf[1];
    236e:	fe 0c       	add	r15, r14
    ct+=buf[2];
    2370:	f0 0e       	add	r15, r16
    ct+=buf[3];
    2372:	f1 0e       	add	r15, r17
    if(checksum==ct) return NRK_OK;
    2374:	8f 15       	cp	r24, r15
    2376:	11 f4       	brne	.+4      	; 0x237c <read_eeprom_mac_address+0x5c>
    2378:	81 e0       	ldi	r24, 0x01	; 1
    237a:	01 c0       	rjmp	.+2      	; 0x237e <read_eeprom_mac_address+0x5e>

    return NRK_ERROR;
    237c:	8f ef       	ldi	r24, 0xFF	; 255
}
    237e:	df 91       	pop	r29
    2380:	cf 91       	pop	r28
    2382:	1f 91       	pop	r17
    2384:	0f 91       	pop	r16
    2386:	ff 90       	pop	r15
    2388:	ef 90       	pop	r14
    238a:	08 95       	ret

0000238c <read_eeprom_channel>:

int8_t read_eeprom_channel(uint8_t *channel)
{
    238c:	cf 93       	push	r28
    238e:	df 93       	push	r29
    2390:	ec 01       	movw	r28, r24
    *channel=eeprom_read_byte ((uint8_t*)EE_CHANNEL);
    2392:	85 e0       	ldi	r24, 0x05	; 5
    2394:	90 e0       	ldi	r25, 0x00	; 0
    2396:	0e 94 0a 43 	call	0x8614	; 0x8614 <__eerd_byte_m128>
    239a:	88 83       	st	Y, r24
    return NRK_OK;
}
    239c:	81 e0       	ldi	r24, 0x01	; 1
    239e:	df 91       	pop	r29
    23a0:	cf 91       	pop	r28
    23a2:	08 95       	ret

000023a4 <write_eeprom_load_img_pages>:

int8_t write_eeprom_load_img_pages(uint8_t *load_pages)
{
    23a4:	fc 01       	movw	r30, r24
    eeprom_write_byte ((uint8_t*)EE_LOAD_IMG_PAGES, *load_pages);
    23a6:	86 e0       	ldi	r24, 0x06	; 6
    23a8:	90 e0       	ldi	r25, 0x00	; 0
    23aa:	60 81       	ld	r22, Z
    23ac:	0e 94 12 43 	call	0x8624	; 0x8624 <__eewr_byte_m128>
    return NRK_OK;
}
    23b0:	81 e0       	ldi	r24, 0x01	; 1
    23b2:	08 95       	ret

000023b4 <read_eeprom_load_img_pages>:

int8_t read_eeprom_load_img_pages(uint8_t *load_pages)
{
    23b4:	cf 93       	push	r28
    23b6:	df 93       	push	r29
    23b8:	ec 01       	movw	r28, r24
    *load_pages=eeprom_read_byte ((uint8_t*)EE_LOAD_IMG_PAGES);
    23ba:	86 e0       	ldi	r24, 0x06	; 6
    23bc:	90 e0       	ldi	r25, 0x00	; 0
    23be:	0e 94 0a 43 	call	0x8614	; 0x8614 <__eerd_byte_m128>
    23c2:	88 83       	st	Y, r24
    return NRK_OK;
}
    23c4:	81 e0       	ldi	r24, 0x01	; 1
    23c6:	df 91       	pop	r29
    23c8:	cf 91       	pop	r28
    23ca:	08 95       	ret

000023cc <read_eeprom_aes_key>:

int8_t read_eeprom_aes_key(uint8_t *aes_key)
{
    23cc:	0f 93       	push	r16
    23ce:	1f 93       	push	r17
    23d0:	cf 93       	push	r28
    23d2:	df 93       	push	r29
    23d4:	08 2f       	mov	r16, r24
    23d6:	19 2f       	mov	r17, r25
    23d8:	c8 e0       	ldi	r28, 0x08	; 8
    23da:	d0 e0       	ldi	r29, 0x00	; 0
    uint8_t i;
    for(i=0; i<16; i++ )
        aes_key[i]=eeprom_read_byte ((uint8_t*)(EE_AES_KEY+i));
    23dc:	ce 01       	movw	r24, r28
    23de:	0e 94 0a 43 	call	0x8614	; 0x8614 <__eerd_byte_m128>
    23e2:	f8 01       	movw	r30, r16
    23e4:	81 93       	st	Z+, r24
    23e6:	8f 01       	movw	r16, r30
    23e8:	21 96       	adiw	r28, 0x01	; 1
}

int8_t read_eeprom_aes_key(uint8_t *aes_key)
{
    uint8_t i;
    for(i=0; i<16; i++ )
    23ea:	c8 31       	cpi	r28, 0x18	; 24
    23ec:	d1 05       	cpc	r29, r1
    23ee:	b1 f7       	brne	.-20     	; 0x23dc <read_eeprom_aes_key+0x10>
        aes_key[i]=eeprom_read_byte ((uint8_t*)(EE_AES_KEY+i));
    return NRK_OK;
}
    23f0:	81 e0       	ldi	r24, 0x01	; 1
    23f2:	df 91       	pop	r29
    23f4:	cf 91       	pop	r28
    23f6:	1f 91       	pop	r17
    23f8:	0f 91       	pop	r16
    23fa:	08 95       	ret

000023fc <write_eeprom_aes_key>:

int8_t write_eeprom_aes_key(uint8_t *aes_key)
{
    23fc:	0f 93       	push	r16
    23fe:	1f 93       	push	r17
    2400:	cf 93       	push	r28
    2402:	df 93       	push	r29
    2404:	08 2f       	mov	r16, r24
    2406:	19 2f       	mov	r17, r25
    2408:	c8 e0       	ldi	r28, 0x08	; 8
    240a:	d0 e0       	ldi	r29, 0x00	; 0
    uint8_t i;
    for(i=0; i<16; i++ )
        eeprom_write_byte ((uint8_t*)(EE_AES_KEY+i),aes_key[i]);
    240c:	f8 01       	movw	r30, r16
    240e:	61 91       	ld	r22, Z+
    2410:	8f 01       	movw	r16, r30
    2412:	ce 01       	movw	r24, r28
    2414:	0e 94 12 43 	call	0x8624	; 0x8624 <__eewr_byte_m128>
    2418:	21 96       	adiw	r28, 0x01	; 1
}

int8_t write_eeprom_aes_key(uint8_t *aes_key)
{
    uint8_t i;
    for(i=0; i<16; i++ )
    241a:	c8 31       	cpi	r28, 0x18	; 24
    241c:	d1 05       	cpc	r29, r1
    241e:	b1 f7       	brne	.-20     	; 0x240c <write_eeprom_aes_key+0x10>
        eeprom_write_byte ((uint8_t*)(EE_AES_KEY+i),aes_key[i]);
    return NRK_OK;
}
    2420:	81 e0       	ldi	r24, 0x01	; 1
    2422:	df 91       	pop	r29
    2424:	cf 91       	pop	r28
    2426:	1f 91       	pop	r17
    2428:	0f 91       	pop	r16
    242a:	08 95       	ret

0000242c <read_eeprom_current_image_checksum>:

int8_t read_eeprom_current_image_checksum(uint8_t *image_checksum)
{
    242c:	cf 93       	push	r28
    242e:	df 93       	push	r29
    2430:	ec 01       	movw	r28, r24
    *image_checksum=eeprom_read_byte ((uint8_t*)EE_CURRENT_IMAGE_CHECKSUM);
    2432:	87 e0       	ldi	r24, 0x07	; 7
    2434:	90 e0       	ldi	r25, 0x00	; 0
    2436:	0e 94 0a 43 	call	0x8614	; 0x8614 <__eerd_byte_m128>
    243a:	88 83       	st	Y, r24
    return NRK_OK;
}
    243c:	81 e0       	ldi	r24, 0x01	; 1
    243e:	df 91       	pop	r29
    2440:	cf 91       	pop	r28
    2442:	08 95       	ret

00002444 <write_eeprom_current_image_checksum>:

int8_t write_eeprom_current_image_checksum(uint8_t *image_checksum)
{
    2444:	fc 01       	movw	r30, r24
    eeprom_write_byte ((uint8_t*)EE_CURRENT_IMAGE_CHECKSUM, *image_checksum);
    2446:	87 e0       	ldi	r24, 0x07	; 7
    2448:	90 e0       	ldi	r25, 0x00	; 0
    244a:	60 81       	ld	r22, Z
    244c:	0e 94 12 43 	call	0x8624	; 0x8624 <__eewr_byte_m128>
    return NRK_OK;
}
    2450:	81 e0       	ldi	r24, 0x01	; 1
    2452:	08 95       	ret

00002454 <nrk_int_disable>:
#include <nrk_reserve.h>
#include <nrk_cfg.h>
#include <nrk_stats.h>

inline void nrk_int_disable(void) {
  DISABLE_GLOBAL_INT();
    2454:	f8 94       	cli
};
    2456:	08 95       	ret

00002458 <nrk_int_enable>:

inline void nrk_int_enable(void) {
  ENABLE_GLOBAL_INT();
    2458:	78 94       	sei
};
    245a:	08 95       	ret

0000245c <nrk_halt>:
uint8_t nrk_task_init_cnt;


void nrk_halt()
{
nrk_int_disable();
    245c:	0e 94 2a 12 	call	0x2454	; 0x2454 <nrk_int_disable>
    2460:	ff cf       	rjmp	.-2      	; 0x2460 <nrk_halt+0x4>

00002462 <nrk_init>:
 *  - Init global variables
 *  - Init event list
 *  - Create idle task
 */
void nrk_init()
{
    2462:	0f 93       	push	r16
    2464:	1f 93       	push	r17
    2466:	df 93       	push	r29
    2468:	cf 93       	push	r28
    246a:	cd b7       	in	r28, 0x3d	; 61
    246c:	de b7       	in	r29, 0x3e	; 62
    246e:	a3 97       	sbiw	r28, 0x23	; 35
    2470:	0f b6       	in	r0, 0x3f	; 63
    2472:	f8 94       	cli
    2474:	de bf       	out	0x3e, r29	; 62
    2476:	0f be       	out	0x3f, r0	; 63
    2478:	cd bf       	out	0x3d, r28	; 61
	
    uint8_t i;	
//    unsigned char *stkc;
	
   nrk_task_type IdleTask;
   nrk_wakeup_signal = nrk_signal_create();
    247a:	0e 94 a4 17 	call	0x2f48	; 0x2f48 <nrk_signal_create>
    247e:	80 93 b2 06 	sts	0x06B2, r24
   if(nrk_wakeup_signal==NRK_ERROR) nrk_kernel_error_add(NRK_SIGNAL_CREATE_ERROR,0);
    2482:	8f 3f       	cpi	r24, 0xFF	; 255
    2484:	21 f4       	brne	.+8      	; 0x248e <nrk_init+0x2c>
    2486:	8e e0       	ldi	r24, 0x0E	; 14
    2488:	60 e0       	ldi	r22, 0x00	; 0
    248a:	0e 94 27 16 	call	0x2c4e	; 0x2c4e <nrk_kernel_error_add>
   //if((volatile)TCCR1B!=0) nrk_kernel_error_add(NRK_STACK_OVERFLOW,0); 
#ifndef NRK_SOFT_REBOOT_ON_ERROR
   i=_nrk_startup_error();
    248e:	0e 94 16 26 	call	0x4c2c	; 0x4c2c <_nrk_startup_error>
   //if((i&0x1)!=0) nrk_kernel_error_add(NRK_BAD_STARTUP,0);
#ifndef IGNORE_EXT_RST_ERROR
   if((i&0x2)!=0) nrk_kernel_error_add(NRK_EXT_RST_ERROR,0);
    2492:	08 2f       	mov	r16, r24
    2494:	81 ff       	sbrs	r24, 1
    2496:	04 c0       	rjmp	.+8      	; 0x24a0 <nrk_init+0x3e>
    2498:	84 e1       	ldi	r24, 0x14	; 20
    249a:	60 e0       	ldi	r22, 0x00	; 0
    249c:	0e 94 27 16 	call	0x2c4e	; 0x2c4e <nrk_kernel_error_add>
#endif
#ifndef IGNORE_BROWN_OUT_ERROR
   if((i&0x4)!=0) nrk_kernel_error_add(NRK_BOD_ERROR,0);
    24a0:	02 ff       	sbrs	r16, 2
    24a2:	04 c0       	rjmp	.+8      	; 0x24ac <nrk_init+0x4a>
    24a4:	83 e1       	ldi	r24, 0x13	; 19
    24a6:	60 e0       	ldi	r22, 0x00	; 0
    24a8:	0e 94 27 16 	call	0x2c4e	; 0x2c4e <nrk_kernel_error_add>
*/	
 
   // printf( "Init kernel_entry= %d %d\n",kernel_entry[1], kernel_entry[0] );

    
    nrk_cur_task_prio = 0;
    24ac:	10 92 b5 06 	sts	0x06B5, r1
    nrk_cur_task_TCB = NULL;
    24b0:	10 92 c3 06 	sts	0x06C3, r1
    24b4:	10 92 c2 06 	sts	0x06C2, r1
    
    nrk_high_ready_TCB = NULL;
    24b8:	10 92 b4 06 	sts	0x06B4, r1
    24bc:	10 92 b3 06 	sts	0x06B3, r1
    nrk_high_ready_prio = 0; 
    24c0:	10 92 c4 06 	sts	0x06C4, r1
    #ifdef NRK_MAX_RESERVES 
    // Setup the reserve structures
    _nrk_reserve_init();
    #endif

    _nrk_resource_cnt=0; //NRK_MAX_RESOURCE_CNT;
    24c4:	10 92 c1 06 	sts	0x06C1, r1
    24c8:	e1 ea       	ldi	r30, 0xA1	; 161
    24ca:	f6 e0       	ldi	r31, 0x06	; 6

for(i=0;i<NRK_MAX_RESOURCE_CNT;i++)
{
    nrk_sem_list[i].count=-1;
    24cc:	8f ef       	ldi	r24, 0xFF	; 255
    24ce:	80 83       	st	Z, r24
    nrk_sem_list[i].value=-1;
    24d0:	82 83       	std	Z+2, r24	; 0x02
    nrk_sem_list[i].resource_ceiling=-1;
    24d2:	81 83       	std	Z+1, r24	; 0x01
    24d4:	33 96       	adiw	r30, 0x03	; 3
    _nrk_reserve_init();
    #endif

    _nrk_resource_cnt=0; //NRK_MAX_RESOURCE_CNT;

for(i=0;i<NRK_MAX_RESOURCE_CNT;i++)
    24d6:	96 e0       	ldi	r25, 0x06	; 6
    24d8:	e0 3b       	cpi	r30, 0xB0	; 176
    24da:	f9 07       	cpc	r31, r25
    24dc:	c1 f7       	brne	.-16     	; 0x24ce <nrk_init+0x6c>
    //nrk_resource_ceiling[i]=-1;
    
}        
    for (i= 0; i<NRK_MAX_TASKS; i++)
	{
        nrk_task_TCB[i].task_prio = TCB_EMPTY_PRIO;
    24de:	93 e6       	ldi	r25, 0x63	; 99
    24e0:	90 93 ff 05 	sts	0x05FF, r25
        nrk_task_TCB[i].task_ID = -1; 
    24e4:	80 93 fd 05 	sts	0x05FD, r24
    //nrk_resource_ceiling[i]=-1;
    
}        
    for (i= 0; i<NRK_MAX_TASKS; i++)
	{
        nrk_task_TCB[i].task_prio = TCB_EMPTY_PRIO;
    24e8:	90 93 21 06 	sts	0x0621, r25
        nrk_task_TCB[i].task_ID = -1; 
    24ec:	80 93 1f 06 	sts	0x061F, r24
    //nrk_resource_ceiling[i]=-1;
    
}        
    for (i= 0; i<NRK_MAX_TASKS; i++)
	{
        nrk_task_TCB[i].task_prio = TCB_EMPTY_PRIO;
    24f0:	90 93 43 06 	sts	0x0643, r25
        nrk_task_TCB[i].task_ID = -1; 
    24f4:	80 93 41 06 	sts	0x0641, r24
    //nrk_resource_ceiling[i]=-1;
    
}        
    for (i= 0; i<NRK_MAX_TASKS; i++)
	{
        nrk_task_TCB[i].task_prio = TCB_EMPTY_PRIO;
    24f8:	90 93 65 06 	sts	0x0665, r25
        nrk_task_TCB[i].task_ID = -1; 
    24fc:	80 93 63 06 	sts	0x0663, r24
    //nrk_resource_ceiling[i]=-1;
    
}        
    for (i= 0; i<NRK_MAX_TASKS; i++)
	{
        nrk_task_TCB[i].task_prio = TCB_EMPTY_PRIO;
    2500:	90 93 87 06 	sts	0x0687, r25
        nrk_task_TCB[i].task_ID = -1; 
    2504:	80 93 85 06 	sts	0x0685, r24
    2508:	e8 ec       	ldi	r30, 0xC8	; 200
    250a:	f6 e0       	ldi	r31, 0x06	; 6
    250c:	20 e0       	ldi	r18, 0x00	; 0
    250e:	30 e0       	ldi	r19, 0x00	; 0
    2510:	01 c0       	rjmp	.+2      	; 0x2514 <nrk_init+0xb2>
        }
  
       
    // Setup a double linked list of Ready Tasks 
    for (i=0;i<NRK_MAX_TASKS;i++)
    2512:	9a 01       	movw	r18, r20
    
}        
    for (i= 0; i<NRK_MAX_TASKS; i++)
	{
        nrk_task_TCB[i].task_prio = TCB_EMPTY_PRIO;
        nrk_task_TCB[i].task_ID = -1; 
    2514:	a9 01       	movw	r20, r18
    2516:	4f 5f       	subi	r20, 0xFF	; 255
    2518:	5f 4f       	sbci	r21, 0xFF	; 255
  
       
    // Setup a double linked list of Ready Tasks 
    for (i=0;i<NRK_MAX_TASKS;i++)
	{
		_nrk_readyQ[i].Next	=	&_nrk_readyQ[i+1];
    251a:	ca 01       	movw	r24, r20
    251c:	88 0f       	add	r24, r24
    251e:	99 1f       	adc	r25, r25
    2520:	88 0f       	add	r24, r24
    2522:	99 1f       	adc	r25, r25
    2524:	84 0f       	add	r24, r20
    2526:	95 1f       	adc	r25, r21
    2528:	8b 53       	subi	r24, 0x3B	; 59
    252a:	99 4f       	sbci	r25, 0xF9	; 249
    252c:	91 83       	std	Z+1, r25	; 0x01
    252e:	80 83       	st	Z, r24
		_nrk_readyQ[i+1].Prev	=	&_nrk_readyQ[i];
    2530:	c9 01       	movw	r24, r18
    2532:	88 0f       	add	r24, r24
    2534:	99 1f       	adc	r25, r25
    2536:	88 0f       	add	r24, r24
    2538:	99 1f       	adc	r25, r25
    253a:	82 0f       	add	r24, r18
    253c:	93 1f       	adc	r25, r19
    253e:	8b 53       	subi	r24, 0x3B	; 59
    2540:	99 4f       	sbci	r25, 0xF9	; 249
    2542:	94 83       	std	Z+4, r25	; 0x04
    2544:	83 83       	std	Z+3, r24	; 0x03
    2546:	35 96       	adiw	r30, 0x05	; 5
        nrk_task_TCB[i].task_ID = -1; 
        }
  
       
    // Setup a double linked list of Ready Tasks 
    for (i=0;i<NRK_MAX_TASKS;i++)
    2548:	45 30       	cpi	r20, 0x05	; 5
    254a:	51 05       	cpc	r21, r1
    254c:	11 f7       	brne	.-60     	; 0x2512 <nrk_init+0xb0>
	{
		_nrk_readyQ[i].Next	=	&_nrk_readyQ[i+1];
		_nrk_readyQ[i+1].Prev	=	&_nrk_readyQ[i];
	}
	
	_nrk_readyQ[0].Prev	=	NULL;
    254e:	10 92 c7 06 	sts	0x06C7, r1
    2552:	10 92 c6 06 	sts	0x06C6, r1
	_nrk_readyQ[NRK_MAX_TASKS].Next	=	NULL;
    2556:	10 92 e2 06 	sts	0x06E2, r1
    255a:	10 92 e1 06 	sts	0x06E1, r1
	_head_node = NULL;
    255e:	10 92 b8 06 	sts	0x06B8, r1
    2562:	10 92 b7 06 	sts	0x06B7, r1
	_free_node = &_nrk_readyQ[0];
    2566:	85 ec       	ldi	r24, 0xC5	; 197
    2568:	96 e0       	ldi	r25, 0x06	; 6
    256a:	90 93 f4 05 	sts	0x05F4, r25
    256e:	80 93 f3 05 	sts	0x05F3, r24
	
	
	

	nrk_task_set_entry_function( &IdleTask, nrk_idle_task);
    2572:	8e 01       	movw	r16, r28
    2574:	0f 5f       	subi	r16, 0xFF	; 255
    2576:	1f 4f       	sbci	r17, 0xFF	; 255
    2578:	c8 01       	movw	r24, r16
    257a:	66 ed       	ldi	r22, 0xD6	; 214
    257c:	71 e2       	ldi	r23, 0x21	; 33
    257e:	0e 94 90 26 	call	0x4d20	; 0x4d20 <nrk_task_set_entry_function>
	nrk_task_set_stk( &IdleTask, nrk_idle_task_stk, NRK_TASK_IDLE_STK_SIZE);
    2582:	c8 01       	movw	r24, r16
    2584:	68 e5       	ldi	r22, 0x58	; 88
    2586:	75 e0       	ldi	r23, 0x05	; 5
    2588:	40 e8       	ldi	r20, 0x80	; 128
    258a:	50 e0       	ldi	r21, 0x00	; 0
    258c:	0e 94 d6 26 	call	0x4dac	; 0x4dac <nrk_task_set_stk>
	nrk_idle_task_stk[0]=STK_CANARY_VAL;	
    2590:	85 e5       	ldi	r24, 0x55	; 85
    2592:	80 93 58 05 	sts	0x0558, r24
	//IdleTask.task_ID = NRK_IDLE_TASK_ID;
	IdleTask.prio = 0;
    2596:	19 86       	std	Y+9, r1	; 0x09
	IdleTask.period.secs = 0;
    2598:	1c 86       	std	Y+12, r1	; 0x0c
    259a:	1d 86       	std	Y+13, r1	; 0x0d
    259c:	1e 86       	std	Y+14, r1	; 0x0e
    259e:	1f 86       	std	Y+15, r1	; 0x0f
	IdleTask.period.nano_secs = 0;
    25a0:	18 8a       	std	Y+16, r1	; 0x10
    25a2:	19 8a       	std	Y+17, r1	; 0x11
    25a4:	1a 8a       	std	Y+18, r1	; 0x12
    25a6:	1b 8a       	std	Y+19, r1	; 0x13
	IdleTask.cpu_reserve.secs = 0;
    25a8:	1c 8a       	std	Y+20, r1	; 0x14
    25aa:	1d 8a       	std	Y+21, r1	; 0x15
    25ac:	1e 8a       	std	Y+22, r1	; 0x16
    25ae:	1f 8a       	std	Y+23, r1	; 0x17
	IdleTask.cpu_reserve.nano_secs = 0;
    25b0:	18 8e       	std	Y+24, r1	; 0x18
    25b2:	19 8e       	std	Y+25, r1	; 0x19
    25b4:	1a 8e       	std	Y+26, r1	; 0x1a
    25b6:	1b 8e       	std	Y+27, r1	; 0x1b
	IdleTask.offset.secs = 0;
    25b8:	1c 8e       	std	Y+28, r1	; 0x1c
    25ba:	1d 8e       	std	Y+29, r1	; 0x1d
    25bc:	1e 8e       	std	Y+30, r1	; 0x1e
    25be:	1f 8e       	std	Y+31, r1	; 0x1f
	IdleTask.offset.nano_secs = 0;
    25c0:	18 a2       	std	Y+32, r1	; 0x20
    25c2:	19 a2       	std	Y+33, r1	; 0x21
    25c4:	1a a2       	std	Y+34, r1	; 0x22
    25c6:	1b a2       	std	Y+35, r1	; 0x23
	IdleTask.FirstActivation = TRUE;
    25c8:	81 e0       	ldi	r24, 0x01	; 1
    25ca:	88 87       	std	Y+8, r24	; 0x08
	IdleTask.Type = IDLE_TASK;
    25cc:	92 e0       	ldi	r25, 0x02	; 2
    25ce:	9a 87       	std	Y+10, r25	; 0x0a
	IdleTask.SchType = PREEMPTIVE;
    25d0:	8b 87       	std	Y+11, r24	; 0x0b
	nrk_activate_task(&IdleTask);
    25d2:	c8 01       	movw	r24, r16
    25d4:	0e 94 ba 1c 	call	0x3974	; 0x3974 <nrk_activate_task>
	
}
    25d8:	a3 96       	adiw	r28, 0x23	; 35
    25da:	0f b6       	in	r0, 0x3f	; 63
    25dc:	f8 94       	cli
    25de:	de bf       	out	0x3e, r29	; 62
    25e0:	0f be       	out	0x3f, r0	; 63
    25e2:	cd bf       	out	0x3d, r28	; 61
    25e4:	cf 91       	pop	r28
    25e6:	df 91       	pop	r29
    25e8:	1f 91       	pop	r17
    25ea:	0f 91       	pop	r16
    25ec:	08 95       	ret

000025ee <nrk_start>:




void nrk_start (void)
{
    25ee:	cf 92       	push	r12
    25f0:	df 92       	push	r13
    25f2:	ff 92       	push	r15
    25f4:	0f 93       	push	r16
    25f6:	1f 93       	push	r17
    25f8:	df 93       	push	r29
    25fa:	cf 93       	push	r28
    25fc:	00 d0       	rcall	.+0      	; 0x25fe <nrk_start+0x10>
    25fe:	cd b7       	in	r28, 0x3d	; 61
    2600:	de b7       	in	r29, 0x3e	; 62
    // Check to make sure all tasks unique
    for(i=0; i<NRK_MAX_TASKS; i++ )
    {
	task_ID = nrk_task_TCB[i].task_ID;
	// only check activated tasks
	if(task_ID!=-1)
    2602:	1d ef       	ldi	r17, 0xFD	; 253
    2604:	c1 2e       	mov	r12, r17
    2606:	15 e0       	ldi	r17, 0x05	; 5
    2608:	d1 2e       	mov	r13, r17
	/*
		- Get highest priority task from rdy list
		- set cur prio and start the task 
	*/
    // Check to make sure all tasks unique
    for(i=0; i<NRK_MAX_TASKS; i++ )
    260a:	90 e0       	ldi	r25, 0x00	; 0
    {
	task_ID = nrk_task_TCB[i].task_ID;
    260c:	f6 01       	movw	r30, r12
    260e:	f0 80       	ld	r15, Z
	// only check activated tasks
	if(task_ID!=-1)
    2610:	ff 2d       	mov	r31, r15
    2612:	ff 3f       	cpi	r31, 0xFF	; 255
    2614:	b1 f0       	breq	.+44     	; 0x2642 <nrk_start+0x54>
    2616:	0d ef       	ldi	r16, 0xFD	; 253
    2618:	15 e0       	ldi	r17, 0x05	; 5
    261a:	20 e0       	ldi	r18, 0x00	; 0
	{
    		for(j=0; j<NRK_MAX_TASKS; j++ )
		{
			if(i!=j && task_ID==nrk_task_TCB[j].task_ID)
    261c:	92 17       	cp	r25, r18
    261e:	61 f0       	breq	.+24     	; 0x2638 <nrk_start+0x4a>
    2620:	f8 01       	movw	r30, r16
    2622:	80 81       	ld	r24, Z
    2624:	f8 16       	cp	r15, r24
    2626:	41 f4       	brne	.+16     	; 0x2638 <nrk_start+0x4a>
			{
			nrk_kernel_error_add(NRK_DUP_TASK_ID,task_ID);
    2628:	85 e0       	ldi	r24, 0x05	; 5
    262a:	6f 2d       	mov	r22, r15
    262c:	29 83       	std	Y+1, r18	; 0x01
    262e:	9a 83       	std	Y+2, r25	; 0x02
    2630:	0e 94 27 16 	call	0x2c4e	; 0x2c4e <nrk_kernel_error_add>
    2634:	9a 81       	ldd	r25, Y+2	; 0x02
    2636:	29 81       	ldd	r18, Y+1	; 0x01
    {
	task_ID = nrk_task_TCB[i].task_ID;
	// only check activated tasks
	if(task_ID!=-1)
	{
    		for(j=0; j<NRK_MAX_TASKS; j++ )
    2638:	2f 5f       	subi	r18, 0xFF	; 255
    263a:	0e 5d       	subi	r16, 0xDE	; 222
    263c:	1f 4f       	sbci	r17, 0xFF	; 255
    263e:	25 30       	cpi	r18, 0x05	; 5
    2640:	69 f7       	brne	.-38     	; 0x261c <nrk_start+0x2e>
	/*
		- Get highest priority task from rdy list
		- set cur prio and start the task 
	*/
    // Check to make sure all tasks unique
    for(i=0; i<NRK_MAX_TASKS; i++ )
    2642:	9f 5f       	subi	r25, 0xFF	; 255
    2644:	22 e2       	ldi	r18, 0x22	; 34
    2646:	30 e0       	ldi	r19, 0x00	; 0
    2648:	c2 0e       	add	r12, r18
    264a:	d3 1e       	adc	r13, r19
    264c:	95 30       	cpi	r25, 0x05	; 5
    264e:	f1 f6       	brne	.-68     	; 0x260c <nrk_start+0x1e>
		}
	}

    }

    task_ID = nrk_get_high_ready_task_ID();	
    2650:	0e 94 6c 1b 	call	0x36d8	; 0x36d8 <nrk_get_high_ready_task_ID>
    nrk_high_ready_prio = nrk_task_TCB[task_ID].task_prio;
    2654:	99 27       	eor	r25, r25
    2656:	87 fd       	sbrc	r24, 7
    2658:	90 95       	com	r25
    265a:	fc 01       	movw	r30, r24
    265c:	ee 0f       	add	r30, r30
    265e:	ff 1f       	adc	r31, r31
    2660:	a5 e0       	ldi	r26, 0x05	; 5
    2662:	88 0f       	add	r24, r24
    2664:	99 1f       	adc	r25, r25
    2666:	aa 95       	dec	r26
    2668:	e1 f7       	brne	.-8      	; 0x2662 <nrk_start+0x74>
    266a:	e8 0f       	add	r30, r24
    266c:	f9 1f       	adc	r31, r25
    266e:	eb 50       	subi	r30, 0x0B	; 11
    2670:	fa 4f       	sbci	r31, 0xFA	; 250
    2672:	82 85       	ldd	r24, Z+10	; 0x0a
    2674:	80 93 c4 06 	sts	0x06C4, r24
    nrk_high_ready_TCB = nrk_cur_task_TCB = &nrk_task_TCB[task_ID];           
    2678:	f0 93 c3 06 	sts	0x06C3, r31
    267c:	e0 93 c2 06 	sts	0x06C2, r30
    2680:	f0 93 b4 06 	sts	0x06B4, r31
    2684:	e0 93 b3 06 	sts	0x06B3, r30
    nrk_cur_task_prio = nrk_high_ready_prio;
    2688:	80 93 b5 06 	sts	0x06B5, r24
    
    //TODO: this way on msp
    // *stkc++ = (uint16_t)((uint16_t)_nrk_timer_tick&0xFF);
    // *stkc = (uint16_t)((uint16_t)_nrk_timer_tick>>8); 
*/
    nrk_target_start();
    268c:	0e 94 0c 27 	call	0x4e18	; 0x4e18 <nrk_target_start>
    nrk_stack_pointer_init(); 
    2690:	0e 94 fc 26 	call	0x4df8	; 0x4df8 <nrk_stack_pointer_init>
    nrk_start_high_ready_task();	
    2694:	0e 94 59 32 	call	0x64b2	; 0x64b2 <nrk_start_high_ready_task>
    2698:	ff cf       	rjmp	.-2      	; 0x2698 <nrk_start+0xaa>

0000269a <nrk_TCB_init>:
    while(1);
}


int8_t nrk_TCB_init (nrk_task_type *Task, NRK_STK *ptos, NRK_STK *pbos, uint16_t stk_size, void *pext, uint16_t opt)
{
    269a:	ef 92       	push	r14
    269c:	ff 92       	push	r15
    269e:	0f 93       	push	r16
    26a0:	1f 93       	push	r17
    26a2:	cf 93       	push	r28
    26a4:	df 93       	push	r29
    26a6:	ec 01       	movw	r28, r24
    26a8:	7b 01       	movw	r14, r22
    26aa:	8a 01       	movw	r16, r20
	
    //  Already in critical section so no needenter critical section
    if(Task->Type!=IDLE_TASK)
    26ac:	89 85       	ldd	r24, Y+9	; 0x09
    26ae:	82 30       	cpi	r24, 0x02	; 2
    26b0:	21 f0       	breq	.+8      	; 0x26ba <nrk_TCB_init+0x20>
    	Task->task_ID=nrk_task_init_cnt;
    26b2:	80 91 b0 06 	lds	r24, 0x06B0
    26b6:	88 83       	st	Y, r24
    26b8:	01 c0       	rjmp	.+2      	; 0x26bc <nrk_TCB_init+0x22>
    else Task->task_ID=NRK_IDLE_TASK_ID;
    26ba:	18 82       	st	Y, r1

    if(nrk_task_init_cnt>=NRK_MAX_TASKS) nrk_kernel_error_add(NRK_EXTRA_TASK,0);
    26bc:	80 91 b0 06 	lds	r24, 0x06B0
    26c0:	85 30       	cpi	r24, 0x05	; 5
    26c2:	20 f0       	brcs	.+8      	; 0x26cc <nrk_TCB_init+0x32>
    26c4:	87 e0       	ldi	r24, 0x07	; 7
    26c6:	60 e0       	ldi	r22, 0x00	; 0
    26c8:	0e 94 27 16 	call	0x2c4e	; 0x2c4e <nrk_kernel_error_add>
    if(Task->Type!=IDLE_TASK) nrk_task_init_cnt++; 
    26cc:	89 85       	ldd	r24, Y+9	; 0x09
    26ce:	82 30       	cpi	r24, 0x02	; 2
    26d0:	29 f0       	breq	.+10     	; 0x26dc <nrk_TCB_init+0x42>
    26d2:	80 91 b0 06 	lds	r24, 0x06B0
    26d6:	8f 5f       	subi	r24, 0xFF	; 255
    26d8:	80 93 b0 06 	sts	0x06B0, r24
    if(nrk_task_init_cnt==NRK_IDLE_TASK_ID) nrk_task_init_cnt++;
    26dc:	80 91 b0 06 	lds	r24, 0x06B0
    26e0:	88 23       	and	r24, r24
    26e2:	19 f4       	brne	.+6      	; 0x26ea <nrk_TCB_init+0x50>
    26e4:	81 e0       	ldi	r24, 0x01	; 1
    26e6:	80 93 b0 06 	sts	0x06B0, r24
    //initialize member of TCB structure
    nrk_task_TCB[Task->task_ID].OSTaskStkPtr = ptos;
    26ea:	88 81       	ld	r24, Y
    26ec:	99 27       	eor	r25, r25
    26ee:	87 fd       	sbrc	r24, 7
    26f0:	90 95       	com	r25
    26f2:	fc 01       	movw	r30, r24
    26f4:	ee 0f       	add	r30, r30
    26f6:	ff 1f       	adc	r31, r31
    26f8:	75 e0       	ldi	r23, 0x05	; 5
    26fa:	88 0f       	add	r24, r24
    26fc:	99 1f       	adc	r25, r25
    26fe:	7a 95       	dec	r23
    2700:	e1 f7       	brne	.-8      	; 0x26fa <nrk_TCB_init+0x60>
    2702:	e8 0f       	add	r30, r24
    2704:	f9 1f       	adc	r31, r25
    2706:	eb 50       	subi	r30, 0x0B	; 11
    2708:	fa 4f       	sbci	r31, 0xFA	; 250
    270a:	f1 82       	std	Z+1, r15	; 0x01
    270c:	e0 82       	st	Z, r14
    nrk_task_TCB[Task->task_ID].task_prio = Task->prio;
    270e:	88 85       	ldd	r24, Y+8	; 0x08
    2710:	82 87       	std	Z+10, r24	; 0x0a
    nrk_task_TCB[Task->task_ID].task_state = SUSPENDED;
    2712:	88 81       	ld	r24, Y
    2714:	99 27       	eor	r25, r25
    2716:	87 fd       	sbrc	r24, 7
    2718:	90 95       	com	r25
    271a:	fc 01       	movw	r30, r24
    271c:	ee 0f       	add	r30, r30
    271e:	ff 1f       	adc	r31, r31
    2720:	55 e0       	ldi	r21, 0x05	; 5
    2722:	88 0f       	add	r24, r24
    2724:	99 1f       	adc	r25, r25
    2726:	5a 95       	dec	r21
    2728:	e1 f7       	brne	.-8      	; 0x2722 <nrk_TCB_init+0x88>
    272a:	e8 0f       	add	r30, r24
    272c:	f9 1f       	adc	r31, r25
    272e:	eb 50       	subi	r30, 0x0B	; 11
    2730:	fa 4f       	sbci	r31, 0xFA	; 250
    2732:	83 e0       	ldi	r24, 0x03	; 3
    2734:	81 87       	std	Z+9, r24	; 0x09
    
    nrk_task_TCB[Task->task_ID].task_ID = Task->task_ID;
    2736:	28 81       	ld	r18, Y
    2738:	82 2f       	mov	r24, r18
    273a:	99 27       	eor	r25, r25
    273c:	87 fd       	sbrc	r24, 7
    273e:	90 95       	com	r25
    2740:	fc 01       	movw	r30, r24
    2742:	ee 0f       	add	r30, r30
    2744:	ff 1f       	adc	r31, r31
    2746:	35 e0       	ldi	r19, 0x05	; 5
    2748:	88 0f       	add	r24, r24
    274a:	99 1f       	adc	r25, r25
    274c:	3a 95       	dec	r19
    274e:	e1 f7       	brne	.-8      	; 0x2748 <nrk_TCB_init+0xae>
    2750:	e8 0f       	add	r30, r24
    2752:	f9 1f       	adc	r31, r25
    2754:	eb 50       	subi	r30, 0x0B	; 11
    2756:	fa 4f       	sbci	r31, 0xFA	; 250
    2758:	20 87       	std	Z+8, r18	; 0x08
    nrk_task_TCB[Task->task_ID].suspend_flag = 0;
    275a:	88 81       	ld	r24, Y
    275c:	99 27       	eor	r25, r25
    275e:	87 fd       	sbrc	r24, 7
    2760:	90 95       	com	r25
    2762:	7c 01       	movw	r14, r24
    2764:	ee 0c       	add	r14, r14
    2766:	ff 1c       	adc	r15, r15
    2768:	b5 e0       	ldi	r27, 0x05	; 5
    276a:	88 0f       	add	r24, r24
    276c:	99 1f       	adc	r25, r25
    276e:	ba 95       	dec	r27
    2770:	e1 f7       	brne	.-8      	; 0x276a <nrk_TCB_init+0xd0>
    2772:	e8 0e       	add	r14, r24
    2774:	f9 1e       	adc	r15, r25
    2776:	85 ef       	ldi	r24, 0xF5	; 245
    2778:	95 e0       	ldi	r25, 0x05	; 5
    277a:	e8 0e       	add	r14, r24
    277c:	f9 1e       	adc	r15, r25
    277e:	f7 01       	movw	r30, r14
    2780:	15 82       	std	Z+5, r1	; 0x05
    nrk_task_TCB[Task->task_ID].period= _nrk_time_to_ticks( &(Task->period) );
    2782:	ce 01       	movw	r24, r28
    2784:	0b 96       	adiw	r24, 0x0b	; 11
    2786:	0e 94 87 20 	call	0x410e	; 0x410e <_nrk_time_to_ticks>
    278a:	f7 01       	movw	r30, r14
    278c:	94 8f       	std	Z+28, r25	; 0x1c
    278e:	83 8f       	std	Z+27, r24	; 0x1b
    if(Task->period.secs > 61) nrk_kernel_error_add(NRK_PERIOD_OVERFLOW,Task->task_ID);
    2790:	8b 85       	ldd	r24, Y+11	; 0x0b
    2792:	9c 85       	ldd	r25, Y+12	; 0x0c
    2794:	ad 85       	ldd	r26, Y+13	; 0x0d
    2796:	be 85       	ldd	r27, Y+14	; 0x0e
    2798:	8e 33       	cpi	r24, 0x3E	; 62
    279a:	91 05       	cpc	r25, r1
    279c:	a1 05       	cpc	r26, r1
    279e:	b1 05       	cpc	r27, r1
    27a0:	20 f0       	brcs	.+8      	; 0x27aa <nrk_TCB_init+0x110>
    27a2:	86 e1       	ldi	r24, 0x16	; 22
    27a4:	68 81       	ld	r22, Y
    27a6:	0e 94 27 16 	call	0x2c4e	; 0x2c4e <nrk_kernel_error_add>
    nrk_task_TCB[Task->task_ID].next_wakeup= _nrk_time_to_ticks( &(Task->offset));
    27aa:	e8 80       	ld	r14, Y
    27ac:	ff 24       	eor	r15, r15
    27ae:	e7 fc       	sbrc	r14, 7
    27b0:	f0 94       	com	r15
    27b2:	ce 01       	movw	r24, r28
    27b4:	4b 96       	adiw	r24, 0x1b	; 27
    27b6:	0e 94 87 20 	call	0x410e	; 0x410e <_nrk_time_to_ticks>
    27ba:	f7 01       	movw	r30, r14
    27bc:	ee 0f       	add	r30, r30
    27be:	ff 1f       	adc	r31, r31
    27c0:	75 e0       	ldi	r23, 0x05	; 5
    27c2:	ee 0c       	add	r14, r14
    27c4:	ff 1c       	adc	r15, r15
    27c6:	7a 95       	dec	r23
    27c8:	e1 f7       	brne	.-8      	; 0x27c2 <nrk_TCB_init+0x128>
    27ca:	ee 0d       	add	r30, r14
    27cc:	ff 1d       	adc	r31, r15
    27ce:	eb 50       	subi	r30, 0x0B	; 11
    27d0:	fa 4f       	sbci	r31, 0xFA	; 250
    27d2:	96 8b       	std	Z+22, r25	; 0x16
    27d4:	85 8b       	std	Z+21, r24	; 0x15
    nrk_task_TCB[Task->task_ID].next_period= nrk_task_TCB[Task->task_ID].period+nrk_task_TCB[Task->task_ID].next_wakeup;
    27d6:	88 81       	ld	r24, Y
    27d8:	99 27       	eor	r25, r25
    27da:	87 fd       	sbrc	r24, 7
    27dc:	90 95       	com	r25
    27de:	7c 01       	movw	r14, r24
    27e0:	ee 0c       	add	r14, r14
    27e2:	ff 1c       	adc	r15, r15
    27e4:	55 e0       	ldi	r21, 0x05	; 5
    27e6:	88 0f       	add	r24, r24
    27e8:	99 1f       	adc	r25, r25
    27ea:	5a 95       	dec	r21
    27ec:	e1 f7       	brne	.-8      	; 0x27e6 <nrk_TCB_init+0x14c>
    27ee:	e8 0e       	add	r14, r24
    27f0:	f9 1e       	adc	r15, r25
    27f2:	85 ef       	ldi	r24, 0xF5	; 245
    27f4:	95 e0       	ldi	r25, 0x05	; 5
    27f6:	e8 0e       	add	r14, r24
    27f8:	f9 1e       	adc	r15, r25
    27fa:	f7 01       	movw	r30, r14
    27fc:	85 89       	ldd	r24, Z+21	; 0x15
    27fe:	96 89       	ldd	r25, Z+22	; 0x16
    2800:	23 8d       	ldd	r18, Z+27	; 0x1b
    2802:	34 8d       	ldd	r19, Z+28	; 0x1c
    2804:	82 0f       	add	r24, r18
    2806:	93 1f       	adc	r25, r19
    2808:	90 8f       	std	Z+24, r25	; 0x18
    280a:	87 8b       	std	Z+23, r24	; 0x17
    nrk_task_TCB[Task->task_ID].cpu_reserve= _nrk_time_to_ticks(&(Task->cpu_reserve));
    280c:	ce 01       	movw	r24, r28
    280e:	43 96       	adiw	r24, 0x13	; 19
    2810:	0e 94 87 20 	call	0x410e	; 0x410e <_nrk_time_to_ticks>
    2814:	f7 01       	movw	r30, r14
    2816:	96 8f       	std	Z+30, r25	; 0x1e
    2818:	85 8f       	std	Z+29, r24	; 0x1d
    nrk_task_TCB[Task->task_ID].cpu_remaining = nrk_task_TCB[Task->task_ID].cpu_reserve;
    281a:	88 81       	ld	r24, Y
    281c:	99 27       	eor	r25, r25
    281e:	87 fd       	sbrc	r24, 7
    2820:	90 95       	com	r25
    2822:	fc 01       	movw	r30, r24
    2824:	ee 0f       	add	r30, r30
    2826:	ff 1f       	adc	r31, r31
    2828:	35 e0       	ldi	r19, 0x05	; 5
    282a:	88 0f       	add	r24, r24
    282c:	99 1f       	adc	r25, r25
    282e:	3a 95       	dec	r19
    2830:	e1 f7       	brne	.-8      	; 0x282a <nrk_TCB_init+0x190>
    2832:	e8 0f       	add	r30, r24
    2834:	f9 1f       	adc	r31, r25
    2836:	eb 50       	subi	r30, 0x0B	; 11
    2838:	fa 4f       	sbci	r31, 0xFA	; 250
    283a:	85 8d       	ldd	r24, Z+29	; 0x1d
    283c:	96 8d       	ldd	r25, Z+30	; 0x1e
    283e:	92 8f       	std	Z+26, r25	; 0x1a
    2840:	81 8f       	std	Z+25, r24	; 0x19
    nrk_task_TCB[Task->task_ID].num_periods = 1;
    2842:	81 e0       	ldi	r24, 0x01	; 1
    2844:	90 e0       	ldi	r25, 0x00	; 0
    2846:	90 a3       	std	Z+32, r25	; 0x20
    2848:	87 8f       	std	Z+31, r24	; 0x1f
    nrk_task_TCB[Task->task_ID].OSTCBStkBottom = pbos;
    284a:	13 83       	std	Z+3, r17	; 0x03
    284c:	02 83       	std	Z+2, r16	; 0x02
    nrk_task_TCB[Task->task_ID].errno= NRK_OK;
    284e:	81 e0       	ldi	r24, 0x01	; 1
    2850:	84 87       	std	Z+12, r24	; 0x0c
    // Save task type here
    nrk_task_TCB[Task->task_ID].task_type = Task->Type;
    2852:	88 81       	ld	r24, Y
    2854:	99 27       	eor	r25, r25
    2856:	87 fd       	sbrc	r24, 7
    2858:	90 95       	com	r25
    285a:	fc 01       	movw	r30, r24
    285c:	ee 0f       	add	r30, r30
    285e:	ff 1f       	adc	r31, r31
    2860:	05 e0       	ldi	r16, 0x05	; 5
    2862:	88 0f       	add	r24, r24
    2864:	99 1f       	adc	r25, r25
    2866:	0a 95       	dec	r16
    2868:	e1 f7       	brne	.-8      	; 0x2862 <nrk_TCB_init+0x1c8>
    286a:	e8 0f       	add	r30, r24
    286c:	f9 1f       	adc	r31, r25
    286e:	eb 50       	subi	r30, 0x0B	; 11
    2870:	fa 4f       	sbci	r31, 0xFA	; 250
    2872:	89 85       	ldd	r24, Y+9	; 0x09
    2874:	81 a3       	std	Z+33, r24	; 0x21
	         

			
    return NRK_OK;

}
    2876:	81 e0       	ldi	r24, 0x01	; 1
    2878:	df 91       	pop	r29
    287a:	cf 91       	pop	r28
    287c:	1f 91       	pop	r17
    287e:	0f 91       	pop	r16
    2880:	ff 90       	pop	r15
    2882:	ef 90       	pop	r14
    2884:	08 95       	ret

00002886 <_nrk_timer_tick>:
void _nrk_timer_tick(void)
{
	// want to do something before the scheduler gets called? 
	// Go ahead and put it here...

	_nrk_scheduler();
    2886:	0e 94 f1 21 	call	0x43e2	; 0x43e2 <_nrk_scheduler>

  	return;
}
    288a:	08 95       	ret

0000288c <nrk_version>:


uint16_t nrk_version (void)
{
    return (NRK_VERSION);
}
    288c:	85 e6       	ldi	r24, 0x65	; 101
    288e:	90 e0       	ldi	r25, 0x00	; 0
    2890:	08 95       	ret

00002892 <_nrk_errno_set>:
void blink_morse_code_error( uint8_t number );


void _nrk_errno_set (NRK_ERRNO error_code)
{
    nrk_cur_task_TCB->errno = error_code;
    2892:	e0 91 c2 06 	lds	r30, 0x06C2
    2896:	f0 91 c3 06 	lds	r31, 0x06C3
    289a:	84 87       	std	Z+12, r24	; 0x0c
}
    289c:	08 95       	ret

0000289e <nrk_errno_get>:

uint8_t nrk_errno_get ()
{
    return nrk_cur_task_TCB->errno;
    289e:	e0 91 c2 06 	lds	r30, 0x06C2
    28a2:	f0 91 c3 06 	lds	r31, 0x06C3
}
    28a6:	84 85       	ldd	r24, Z+12	; 0x0c
    28a8:	08 95       	ret

000028aa <nrk_error_get>:
}


uint8_t nrk_error_get (uint8_t * task_id, uint8_t * code)
{
    if (error_num == 0)
    28aa:	20 91 34 05 	lds	r18, 0x0534
    28ae:	22 23       	and	r18, r18
    28b0:	41 f0       	breq	.+16     	; 0x28c2 <nrk_error_get+0x18>
        return 0;
    *code = error_num;
    28b2:	fb 01       	movw	r30, r22
    28b4:	20 83       	st	Z, r18
    *task_id = error_task;
    28b6:	20 91 07 04 	lds	r18, 0x0407
    28ba:	fc 01       	movw	r30, r24
    28bc:	20 83       	st	Z, r18
    return 1;
    28be:	81 e0       	ldi	r24, 0x01	; 1
    28c0:	08 95       	ret


uint8_t nrk_error_get (uint8_t * task_id, uint8_t * code)
{
    if (error_num == 0)
        return 0;
    28c2:	80 e0       	ldi	r24, 0x00	; 0
    *code = error_num;
    *task_id = error_task;
    return 1;
}
    28c4:	08 95       	ret

000028c6 <pause>:
    }

}

void pause()
{
    28c6:	df 93       	push	r29
    28c8:	cf 93       	push	r28
    28ca:	0f 92       	push	r0
    28cc:	cd b7       	in	r28, 0x3d	; 61
    28ce:	de b7       	in	r29, 0x3e	; 62
    volatile uint8_t t;
    for (t = 0; t < 100; t++)
    28d0:	19 82       	std	Y+1, r1	; 0x01
    28d2:	07 c0       	rjmp	.+14     	; 0x28e2 <pause+0x1c>
        nrk_spin_wait_us (2000);
    28d4:	80 ed       	ldi	r24, 0xD0	; 208
    28d6:	97 e0       	ldi	r25, 0x07	; 7
    28d8:	0e 94 9d 24 	call	0x493a	; 0x493a <nrk_spin_wait_us>
}

void pause()
{
    volatile uint8_t t;
    for (t = 0; t < 100; t++)
    28dc:	89 81       	ldd	r24, Y+1	; 0x01
    28de:	8f 5f       	subi	r24, 0xFF	; 255
    28e0:	89 83       	std	Y+1, r24	; 0x01
    28e2:	89 81       	ldd	r24, Y+1	; 0x01
    28e4:	84 36       	cpi	r24, 0x64	; 100
    28e6:	b0 f3       	brcs	.-20     	; 0x28d4 <pause+0xe>
        nrk_spin_wait_us (2000);
}
    28e8:	0f 90       	pop	r0
    28ea:	cf 91       	pop	r28
    28ec:	df 91       	pop	r29
    28ee:	08 95       	ret

000028f0 <blink_dot>:
    pause();
}

void blink_dot()
{
    nrk_led_set(GREEN_LED);
    28f0:	81 e0       	ldi	r24, 0x01	; 1
    28f2:	90 e0       	ldi	r25, 0x00	; 0
    28f4:	0e 94 17 11 	call	0x222e	; 0x222e <nrk_led_set>
    pause();
    28f8:	0e 94 63 14 	call	0x28c6	; 0x28c6 <pause>
    nrk_led_clr(GREEN_LED);
    28fc:	81 e0       	ldi	r24, 0x01	; 1
    28fe:	90 e0       	ldi	r25, 0x00	; 0
    2900:	0e 94 e0 10 	call	0x21c0	; 0x21c0 <nrk_led_clr>
    pause();
    2904:	0e 94 63 14 	call	0x28c6	; 0x28c6 <pause>
}
    2908:	08 95       	ret

0000290a <blink_dash>:
    return t;
}

void blink_dash()
{
    nrk_led_set (GREEN_LED);
    290a:	81 e0       	ldi	r24, 0x01	; 1
    290c:	90 e0       	ldi	r25, 0x00	; 0
    290e:	0e 94 17 11 	call	0x222e	; 0x222e <nrk_led_set>
    pause();
    2912:	0e 94 63 14 	call	0x28c6	; 0x28c6 <pause>
    pause();
    2916:	0e 94 63 14 	call	0x28c6	; 0x28c6 <pause>
    pause();
    291a:	0e 94 63 14 	call	0x28c6	; 0x28c6 <pause>
    nrk_led_clr(GREEN_LED);
    291e:	81 e0       	ldi	r24, 0x01	; 1
    2920:	90 e0       	ldi	r25, 0x00	; 0
    2922:	0e 94 e0 10 	call	0x21c0	; 0x21c0 <nrk_led_clr>
    pause();
    2926:	0e 94 63 14 	call	0x28c6	; 0x28c6 <pause>
}
    292a:	08 95       	ret

0000292c <blink_morse_code_error>:
    pause();
}


void blink_morse_code_error( uint8_t number )
{
    292c:	ff 92       	push	r15
    292e:	0f 93       	push	r16
    2930:	1f 93       	push	r17
    2932:	df 93       	push	r29
    2934:	cf 93       	push	r28
    2936:	00 d0       	rcall	.+0      	; 0x2938 <blink_morse_code_error+0xc>
    2938:	0f 92       	push	r0
    293a:	cd b7       	in	r28, 0x3d	; 61
    293c:	de b7       	in	r29, 0x3e	; 62
    uint8_t i;
    char str[3];

    sprintf( str,"%d",number );
    293e:	00 d0       	rcall	.+0      	; 0x2940 <blink_morse_code_error+0x14>
    2940:	00 d0       	rcall	.+0      	; 0x2942 <blink_morse_code_error+0x16>
    2942:	00 d0       	rcall	.+0      	; 0x2944 <blink_morse_code_error+0x18>
    2944:	ed b7       	in	r30, 0x3d	; 61
    2946:	fe b7       	in	r31, 0x3e	; 62
    2948:	31 96       	adiw	r30, 0x01	; 1
    294a:	8e 01       	movw	r16, r28
    294c:	0f 5f       	subi	r16, 0xFF	; 255
    294e:	1f 4f       	sbci	r17, 0xFF	; 255
    2950:	ad b7       	in	r26, 0x3d	; 61
    2952:	be b7       	in	r27, 0x3e	; 62
    2954:	12 96       	adiw	r26, 0x02	; 2
    2956:	1c 93       	st	X, r17
    2958:	0e 93       	st	-X, r16
    295a:	11 97       	sbiw	r26, 0x01	; 1
    295c:	25 e4       	ldi	r18, 0x45	; 69
    295e:	31 e0       	ldi	r19, 0x01	; 1
    2960:	33 83       	std	Z+3, r19	; 0x03
    2962:	22 83       	std	Z+2, r18	; 0x02
    2964:	84 83       	std	Z+4, r24	; 0x04
    2966:	15 82       	std	Z+5, r1	; 0x05
    2968:	0e 94 7c 42 	call	0x84f8	; 0x84f8 <sprintf>

    for(i=0; i<strlen(str); i++ )
    296c:	ed b7       	in	r30, 0x3d	; 61
    296e:	fe b7       	in	r31, 0x3e	; 62
    2970:	36 96       	adiw	r30, 0x06	; 6
    2972:	0f b6       	in	r0, 0x3f	; 63
    2974:	f8 94       	cli
    2976:	fe bf       	out	0x3e, r31	; 62
    2978:	0f be       	out	0x3f, r0	; 63
    297a:	ed bf       	out	0x3d, r30	; 61
    297c:	ff 24       	eor	r15, r15
    297e:	72 c0       	rjmp	.+228    	; 0x2a64 <blink_morse_code_error+0x138>
    {
        switch( str[i])
    2980:	80 0f       	add	r24, r16
    2982:	91 1f       	adc	r25, r17
    2984:	dc 01       	movw	r26, r24
    2986:	8c 91       	ld	r24, X
    2988:	84 33       	cpi	r24, 0x34	; 52
    298a:	d1 f1       	breq	.+116    	; 0x2a00 <blink_morse_code_error+0xd4>
    298c:	85 33       	cpi	r24, 0x35	; 53
    298e:	70 f4       	brcc	.+28     	; 0x29ac <blink_morse_code_error+0x80>
    2990:	81 33       	cpi	r24, 0x31	; 49
    2992:	f9 f0       	breq	.+62     	; 0x29d2 <blink_morse_code_error+0xa6>
    2994:	82 33       	cpi	r24, 0x32	; 50
    2996:	20 f4       	brcc	.+8      	; 0x29a0 <blink_morse_code_error+0x74>
    2998:	80 33       	cpi	r24, 0x30	; 48
    299a:	09 f0       	breq	.+2      	; 0x299e <blink_morse_code_error+0x72>
    299c:	5c c0       	rjmp	.+184    	; 0x2a56 <blink_morse_code_error+0x12a>
    299e:	16 c0       	rjmp	.+44     	; 0x29cc <blink_morse_code_error+0xa0>
    29a0:	82 33       	cpi	r24, 0x32	; 50
    29a2:	11 f1       	breq	.+68     	; 0x29e8 <blink_morse_code_error+0xbc>
    29a4:	83 33       	cpi	r24, 0x33	; 51
    29a6:	09 f0       	breq	.+2      	; 0x29aa <blink_morse_code_error+0x7e>
    29a8:	56 c0       	rjmp	.+172    	; 0x2a56 <blink_morse_code_error+0x12a>
    29aa:	23 c0       	rjmp	.+70     	; 0x29f2 <blink_morse_code_error+0xc6>
    29ac:	87 33       	cpi	r24, 0x37	; 55
    29ae:	c9 f1       	breq	.+114    	; 0x2a22 <blink_morse_code_error+0xf6>
    29b0:	88 33       	cpi	r24, 0x38	; 56
    29b2:	30 f4       	brcc	.+12     	; 0x29c0 <blink_morse_code_error+0x94>
    29b4:	85 33       	cpi	r24, 0x35	; 53
    29b6:	69 f1       	breq	.+90     	; 0x2a12 <blink_morse_code_error+0xe6>
    29b8:	86 33       	cpi	r24, 0x36	; 54
    29ba:	09 f0       	breq	.+2      	; 0x29be <blink_morse_code_error+0x92>
    29bc:	4c c0       	rjmp	.+152    	; 0x2a56 <blink_morse_code_error+0x12a>
    29be:	2c c0       	rjmp	.+88     	; 0x2a18 <blink_morse_code_error+0xec>
    29c0:	88 33       	cpi	r24, 0x38	; 56
    29c2:	b1 f1       	breq	.+108    	; 0x2a30 <blink_morse_code_error+0x104>
    29c4:	89 33       	cpi	r24, 0x39	; 57
    29c6:	09 f0       	breq	.+2      	; 0x29ca <blink_morse_code_error+0x9e>
    29c8:	46 c0       	rjmp	.+140    	; 0x2a56 <blink_morse_code_error+0x12a>
    29ca:	3b c0       	rjmp	.+118    	; 0x2a42 <blink_morse_code_error+0x116>
        {
        case '0':
            blink_dash();
    29cc:	0e 94 85 14 	call	0x290a	; 0x290a <blink_dash>
    29d0:	02 c0       	rjmp	.+4      	; 0x29d6 <blink_morse_code_error+0xaa>
            blink_dash();
            blink_dash();
            blink_dash();
            break;
        case '1':
            blink_dot();
    29d2:	0e 94 78 14 	call	0x28f0	; 0x28f0 <blink_dot>
            blink_dash();
    29d6:	0e 94 85 14 	call	0x290a	; 0x290a <blink_dash>
            blink_dash();
    29da:	0e 94 85 14 	call	0x290a	; 0x290a <blink_dash>
            blink_dash();
    29de:	0e 94 85 14 	call	0x290a	; 0x290a <blink_dash>
            blink_dash();
    29e2:	0e 94 85 14 	call	0x290a	; 0x290a <blink_dash>
            break;
    29e6:	37 c0       	rjmp	.+110    	; 0x2a56 <blink_morse_code_error+0x12a>
        case '2':
            blink_dot();
    29e8:	0e 94 78 14 	call	0x28f0	; 0x28f0 <blink_dot>
            blink_dot();
    29ec:	0e 94 78 14 	call	0x28f0	; 0x28f0 <blink_dot>
    29f0:	f4 cf       	rjmp	.-24     	; 0x29da <blink_morse_code_error+0xae>
            blink_dash();
            blink_dash();
            blink_dash();
            break;
        case '3':
            blink_dot();
    29f2:	0e 94 78 14 	call	0x28f0	; 0x28f0 <blink_dot>
            blink_dot();
    29f6:	0e 94 78 14 	call	0x28f0	; 0x28f0 <blink_dot>
            blink_dot();
    29fa:	0e 94 78 14 	call	0x28f0	; 0x28f0 <blink_dot>
    29fe:	ef cf       	rjmp	.-34     	; 0x29de <blink_morse_code_error+0xb2>
            blink_dash();
            blink_dash();
            break;
        case '4':
            blink_dot();
    2a00:	0e 94 78 14 	call	0x28f0	; 0x28f0 <blink_dot>
            blink_dot();
    2a04:	0e 94 78 14 	call	0x28f0	; 0x28f0 <blink_dot>
            blink_dot();
    2a08:	0e 94 78 14 	call	0x28f0	; 0x28f0 <blink_dot>
            blink_dot();
    2a0c:	0e 94 78 14 	call	0x28f0	; 0x28f0 <blink_dot>
    2a10:	e8 cf       	rjmp	.-48     	; 0x29e2 <blink_morse_code_error+0xb6>
            blink_dash();
            break;
        case '5':
            blink_dot();
    2a12:	0e 94 78 14 	call	0x28f0	; 0x28f0 <blink_dot>
    2a16:	02 c0       	rjmp	.+4      	; 0x2a1c <blink_morse_code_error+0xf0>
            blink_dot();
            blink_dot();
            blink_dot();
            break;
        case '6':
            blink_dash();
    2a18:	0e 94 85 14 	call	0x290a	; 0x290a <blink_dash>
            blink_dot();
    2a1c:	0e 94 78 14 	call	0x28f0	; 0x28f0 <blink_dot>
    2a20:	04 c0       	rjmp	.+8      	; 0x2a2a <blink_morse_code_error+0xfe>
            blink_dot();
            blink_dot();
            blink_dot();
            break;
        case '7':
            blink_dash();
    2a22:	0e 94 85 14 	call	0x290a	; 0x290a <blink_dash>
            blink_dash();
    2a26:	0e 94 85 14 	call	0x290a	; 0x290a <blink_dash>
            blink_dot();
    2a2a:	0e 94 78 14 	call	0x28f0	; 0x28f0 <blink_dot>
    2a2e:	06 c0       	rjmp	.+12     	; 0x2a3c <blink_morse_code_error+0x110>
            blink_dot();
            blink_dot();
            break;
        case '8':
            blink_dash();
    2a30:	0e 94 85 14 	call	0x290a	; 0x290a <blink_dash>
            blink_dash();
    2a34:	0e 94 85 14 	call	0x290a	; 0x290a <blink_dash>
            blink_dash();
    2a38:	0e 94 85 14 	call	0x290a	; 0x290a <blink_dash>
            blink_dot();
    2a3c:	0e 94 78 14 	call	0x28f0	; 0x28f0 <blink_dot>
    2a40:	08 c0       	rjmp	.+16     	; 0x2a52 <blink_morse_code_error+0x126>
            blink_dot();
            break;
        case '9':
            blink_dash();
    2a42:	0e 94 85 14 	call	0x290a	; 0x290a <blink_dash>
            blink_dash();
    2a46:	0e 94 85 14 	call	0x290a	; 0x290a <blink_dash>
            blink_dash();
    2a4a:	0e 94 85 14 	call	0x290a	; 0x290a <blink_dash>
            blink_dash();
    2a4e:	0e 94 85 14 	call	0x290a	; 0x290a <blink_dash>
            blink_dot();
    2a52:	0e 94 78 14 	call	0x28f0	; 0x28f0 <blink_dot>
            break;
        }
        pause();
    2a56:	0e 94 63 14 	call	0x28c6	; 0x28c6 <pause>
        pause();
    2a5a:	0e 94 63 14 	call	0x28c6	; 0x28c6 <pause>
        pause();
    2a5e:	0e 94 63 14 	call	0x28c6	; 0x28c6 <pause>
    uint8_t i;
    char str[3];

    sprintf( str,"%d",number );

    for(i=0; i<strlen(str); i++ )
    2a62:	f3 94       	inc	r15
    2a64:	f8 01       	movw	r30, r16
    2a66:	01 90       	ld	r0, Z+
    2a68:	00 20       	and	r0, r0
    2a6a:	e9 f7       	brne	.-6      	; 0x2a66 <blink_morse_code_error+0x13a>
    2a6c:	31 97       	sbiw	r30, 0x01	; 1
    2a6e:	e0 1b       	sub	r30, r16
    2a70:	f1 0b       	sbc	r31, r17
    2a72:	8f 2d       	mov	r24, r15
    2a74:	90 e0       	ldi	r25, 0x00	; 0
    2a76:	8e 17       	cp	r24, r30
    2a78:	9f 07       	cpc	r25, r31
    2a7a:	08 f4       	brcc	.+2      	; 0x2a7e <blink_morse_code_error+0x152>
    2a7c:	81 cf       	rjmp	.-254    	; 0x2980 <blink_morse_code_error+0x54>
        pause();
        pause();
        pause();
    }

}
    2a7e:	0f 90       	pop	r0
    2a80:	0f 90       	pop	r0
    2a82:	0f 90       	pop	r0
    2a84:	cf 91       	pop	r28
    2a86:	df 91       	pop	r29
    2a88:	1f 91       	pop	r17
    2a8a:	0f 91       	pop	r16
    2a8c:	ff 90       	pop	r15
    2a8e:	08 95       	ret

00002a90 <nrk_error_print>:
    *task_id = error_task;
    return 1;
}

int8_t nrk_error_print ()
{
    2a90:	0f 93       	push	r16
    2a92:	1f 93       	push	r17
    2a94:	cf 93       	push	r28
    2a96:	df 93       	push	r29
    int8_t t=0,i=0;
    if (error_num == 0)
    2a98:	80 91 34 05 	lds	r24, 0x0534
    2a9c:	88 23       	and	r24, r24
    2a9e:	29 f4       	brne	.+10     	; 0x2aaa <nrk_error_print+0x1a>
    }

#endif  /*  */
    error_num = 0;
    return t;
}
    2aa0:	df 91       	pop	r29
    2aa2:	cf 91       	pop	r28
    2aa4:	1f 91       	pop	r17
    2aa6:	0f 91       	pop	r16
    2aa8:	08 95       	ret
    int8_t t=0,i=0;
    if (error_num == 0)
        return 0;

#ifdef NRK_HALT_ON_ERROR
    nrk_int_disable ();
    2aaa:	0e 94 2a 12 	call	0x2454	; 0x2454 <nrk_int_disable>
    nrk_watchdog_disable();
#endif
#endif

#ifndef NRK_REBOOT_ON_ERROR
    nrk_int_disable ();
    2aae:	0e 94 2a 12 	call	0x2454	; 0x2454 <nrk_int_disable>
#endif


#ifdef NRK_HALT_AND_LOOP_ON_ERROR
    nrk_int_disable ();
    2ab2:	0e 94 2a 12 	call	0x2454	; 0x2454 <nrk_int_disable>
    {

#endif

        nrk_kprintf (PSTR ("*NRK ERROR("));
        printf ("%d", error_task);
    2ab6:	c5 e4       	ldi	r28, 0x45	; 69
    2ab8:	d1 e0       	ldi	r29, 0x01	; 1
    while (1)
    {

#endif

        nrk_kprintf (PSTR ("*NRK ERROR("));
    2aba:	86 e6       	ldi	r24, 0x66	; 102
    2abc:	93 e0       	ldi	r25, 0x03	; 3
    2abe:	0e 94 12 0f 	call	0x1e24	; 0x1e24 <nrk_kprintf>
        printf ("%d", error_task);
    2ac2:	00 d0       	rcall	.+0      	; 0x2ac4 <nrk_error_print+0x34>
    2ac4:	00 d0       	rcall	.+0      	; 0x2ac6 <nrk_error_print+0x36>
    2ac6:	ed b7       	in	r30, 0x3d	; 61
    2ac8:	fe b7       	in	r31, 0x3e	; 62
    2aca:	31 96       	adiw	r30, 0x01	; 1
    2acc:	ad b7       	in	r26, 0x3d	; 61
    2ace:	be b7       	in	r27, 0x3e	; 62
    2ad0:	12 96       	adiw	r26, 0x02	; 2
    2ad2:	dc 93       	st	X, r29
    2ad4:	ce 93       	st	-X, r28
    2ad6:	11 97       	sbiw	r26, 0x01	; 1
    2ad8:	80 91 07 04 	lds	r24, 0x0407
    2adc:	82 83       	std	Z+2, r24	; 0x02
    2ade:	13 82       	std	Z+3, r1	; 0x03
    2ae0:	0e 94 33 42 	call	0x8466	; 0x8466 <printf>
        nrk_kprintf (PSTR ("): "));
    2ae4:	0f 90       	pop	r0
    2ae6:	0f 90       	pop	r0
    2ae8:	0f 90       	pop	r0
    2aea:	0f 90       	pop	r0
    2aec:	82 e6       	ldi	r24, 0x62	; 98
    2aee:	93 e0       	ldi	r25, 0x03	; 3
    2af0:	0e 94 12 0f 	call	0x1e24	; 0x1e24 <nrk_kprintf>
        if (error_num > NRK_NUM_ERRORS)
    2af4:	80 91 34 05 	lds	r24, 0x0534
    2af8:	88 31       	cpi	r24, 0x18	; 24
    2afa:	10 f0       	brcs	.+4      	; 0x2b00 <nrk_error_print+0x70>
            error_num = NRK_UNKOWN;
    2afc:	10 92 34 05 	sts	0x0534, r1
        switch (error_num)
    2b00:	80 91 34 05 	lds	r24, 0x0534
    2b04:	90 e0       	ldi	r25, 0x00	; 0
    2b06:	01 97       	sbiw	r24, 0x01	; 1
    2b08:	86 31       	cpi	r24, 0x16	; 22
    2b0a:	91 05       	cpc	r25, r1
    2b0c:	08 f0       	brcs	.+2      	; 0x2b10 <nrk_error_print+0x80>
    2b0e:	4b c0       	rjmp	.+150    	; 0x2ba6 <nrk_error_print+0x116>
    2b10:	8a 5b       	subi	r24, 0xBA	; 186
    2b12:	9f 4f       	sbci	r25, 0xFF	; 255
    2b14:	fc 01       	movw	r30, r24
    2b16:	ee 0f       	add	r30, r30
    2b18:	ff 1f       	adc	r31, r31
    2b1a:	05 90       	lpm	r0, Z+
    2b1c:	f4 91       	lpm	r31, Z+
    2b1e:	e0 2d       	mov	r30, r0
    2b20:	09 94       	ijmp
        {
        case NRK_PERIOD_OVERFLOW:
            nrk_kprintf (PSTR ("Task period too large. Period must be less than 61 seconds."));
    2b22:	86 e2       	ldi	r24, 0x26	; 38
    2b24:	93 e0       	ldi	r25, 0x03	; 3
    2b26:	41 c0       	rjmp	.+130    	; 0x2baa <nrk_error_print+0x11a>
            break;
        case NRK_STACK_TOO_SMALL:
            nrk_kprintf (PSTR ("Stack was not defined as large enough!"));
    2b28:	8f ef       	ldi	r24, 0xFF	; 255
    2b2a:	92 e0       	ldi	r25, 0x02	; 2
    2b2c:	3e c0       	rjmp	.+124    	; 0x2baa <nrk_error_print+0x11a>
            break;
        case NRK_STACK_OVERFLOW:
            nrk_kprintf (PSTR ("Task Stack Overflow"));
    2b2e:	8b ee       	ldi	r24, 0xEB	; 235
    2b30:	92 e0       	ldi	r25, 0x02	; 2
    2b32:	3b c0       	rjmp	.+118    	; 0x2baa <nrk_error_print+0x11a>
            break;
        case NRK_INVALID_STACK_POINTER:
            nrk_kprintf (PSTR ("Invalid Stack Pointer"));
    2b34:	85 ed       	ldi	r24, 0xD5	; 213
    2b36:	92 e0       	ldi	r25, 0x02	; 2
    2b38:	38 c0       	rjmp	.+112    	; 0x2baa <nrk_error_print+0x11a>
            break;
        case NRK_RESERVE_ERROR:
            nrk_kprintf (PSTR ("Reserve Error in Scheduler"));
    2b3a:	8a eb       	ldi	r24, 0xBA	; 186
    2b3c:	92 e0       	ldi	r25, 0x02	; 2
    2b3e:	35 c0       	rjmp	.+106    	; 0x2baa <nrk_error_print+0x11a>
            break;
        case NRK_RESERVE_VIOLATED:
            nrk_kprintf (PSTR ("Task Reserve Violated"));
    2b40:	84 ea       	ldi	r24, 0xA4	; 164
    2b42:	92 e0       	ldi	r25, 0x02	; 2
    2b44:	32 c0       	rjmp	.+100    	; 0x2baa <nrk_error_print+0x11a>
            break;
        case NRK_WAKEUP_MISSED:
            nrk_kprintf (PSTR ("Scheduler Missed Wakeup"));
    2b46:	8c e8       	ldi	r24, 0x8C	; 140
    2b48:	92 e0       	ldi	r25, 0x02	; 2
    2b4a:	2f c0       	rjmp	.+94     	; 0x2baa <nrk_error_print+0x11a>
            break;
        case NRK_DUP_TASK_ID:
            nrk_kprintf (PSTR ("Duplicated Task ID"));
    2b4c:	89 e7       	ldi	r24, 0x79	; 121
    2b4e:	92 e0       	ldi	r25, 0x02	; 2
    2b50:	2c c0       	rjmp	.+88     	; 0x2baa <nrk_error_print+0x11a>
            break;
        case NRK_BAD_STARTUP:
            nrk_kprintf (PSTR ("Unexpected Restart"));
    2b52:	86 e6       	ldi	r24, 0x66	; 102
    2b54:	92 e0       	ldi	r25, 0x02	; 2
    2b56:	29 c0       	rjmp	.+82     	; 0x2baa <nrk_error_print+0x11a>
            break;
        case NRK_STACK_SMASH:
            nrk_kprintf (PSTR ("Idle or Kernel Stack Overflow"));
    2b58:	88 e4       	ldi	r24, 0x48	; 72
    2b5a:	92 e0       	ldi	r25, 0x02	; 2
    2b5c:	26 c0       	rjmp	.+76     	; 0x2baa <nrk_error_print+0x11a>
            break;
        case NRK_EXTRA_TASK:
            nrk_kprintf (PSTR ("Extra Task started, is nrk_cfg.h ok?"));
    2b5e:	83 e2       	ldi	r24, 0x23	; 35
    2b60:	92 e0       	ldi	r25, 0x02	; 2
    2b62:	23 c0       	rjmp	.+70     	; 0x2baa <nrk_error_print+0x11a>
            break;
        case NRK_LOW_VOLTAGE:
            nrk_kprintf (PSTR ("Low Voltage"));
    2b64:	87 e1       	ldi	r24, 0x17	; 23
    2b66:	92 e0       	ldi	r25, 0x02	; 2
    2b68:	20 c0       	rjmp	.+64     	; 0x2baa <nrk_error_print+0x11a>
            break;
        case NRK_SEG_FAULT:
            nrk_kprintf (PSTR ("Unhandled Interrupt Vector"));
    2b6a:	8c ef       	ldi	r24, 0xFC	; 252
    2b6c:	91 e0       	ldi	r25, 0x01	; 1
    2b6e:	1d c0       	rjmp	.+58     	; 0x2baa <nrk_error_print+0x11a>
            break;
        case NRK_TIMER_OVERFLOW:
            nrk_kprintf (PSTR ("Timer Overflow"));
    2b70:	8d ee       	ldi	r24, 0xED	; 237
    2b72:	91 e0       	ldi	r25, 0x01	; 1
    2b74:	1a c0       	rjmp	.+52     	; 0x2baa <nrk_error_print+0x11a>
            break;
        case NRK_SW_WATCHDOG_ERROR:
            nrk_kprintf (PSTR ("SW Watchdog Restart"));
    2b76:	89 ed       	ldi	r24, 0xD9	; 217
    2b78:	91 e0       	ldi	r25, 0x01	; 1
    2b7a:	17 c0       	rjmp	.+46     	; 0x2baa <nrk_error_print+0x11a>
            break;
        case NRK_WATCHDOG_ERROR:
            nrk_kprintf (PSTR ("Watchdog Restart"));
    2b7c:	88 ec       	ldi	r24, 0xC8	; 200
    2b7e:	91 e0       	ldi	r25, 0x01	; 1
    2b80:	14 c0       	rjmp	.+40     	; 0x2baa <nrk_error_print+0x11a>
            break;
        case NRK_DEVICE_DRIVER:
            nrk_kprintf (PSTR ("Device Driver Error"));
    2b82:	84 eb       	ldi	r24, 0xB4	; 180
    2b84:	91 e0       	ldi	r25, 0x01	; 1
    2b86:	11 c0       	rjmp	.+34     	; 0x2baa <nrk_error_print+0x11a>
            break;
        case NRK_UNIMPLEMENTED:
            nrk_kprintf (PSTR ("Kernel function not implemented"));
    2b88:	84 e9       	ldi	r24, 0x94	; 148
    2b8a:	91 e0       	ldi	r25, 0x01	; 1
    2b8c:	0e c0       	rjmp	.+28     	; 0x2baa <nrk_error_print+0x11a>
            break;
        case NRK_SIGNAL_CREATE_ERROR:
            nrk_kprintf (PSTR ("Failed to create Signal"));
    2b8e:	8c e7       	ldi	r24, 0x7C	; 124
    2b90:	91 e0       	ldi	r25, 0x01	; 1
    2b92:	0b c0       	rjmp	.+22     	; 0x2baa <nrk_error_print+0x11a>
            break;
        case NRK_SEMAPHORE_CREATE_ERROR:
            nrk_kprintf (PSTR ("Failed to create Semaphore"));
    2b94:	81 e6       	ldi	r24, 0x61	; 97
    2b96:	91 e0       	ldi	r25, 0x01	; 1
    2b98:	08 c0       	rjmp	.+16     	; 0x2baa <nrk_error_print+0x11a>
            break;
        case NRK_BOD_ERROR:
            nrk_kprintf (PSTR ("Brown Out Detect"));
    2b9a:	80 e5       	ldi	r24, 0x50	; 80
    2b9c:	91 e0       	ldi	r25, 0x01	; 1
    2b9e:	05 c0       	rjmp	.+10     	; 0x2baa <nrk_error_print+0x11a>
            break;
        case NRK_EXT_RST_ERROR:
            nrk_kprintf (PSTR ("External Reset"));
    2ba0:	81 e4       	ldi	r24, 0x41	; 65
    2ba2:	91 e0       	ldi	r25, 0x01	; 1
    2ba4:	02 c0       	rjmp	.+4      	; 0x2baa <nrk_error_print+0x11a>
            break;
        default:
            nrk_kprintf (PSTR ("UNKOWN"));
    2ba6:	8a e3       	ldi	r24, 0x3A	; 58
    2ba8:	91 e0       	ldi	r25, 0x01	; 1
    2baa:	0e 94 12 0f 	call	0x1e24	; 0x1e24 <nrk_kprintf>
        }
        putchar ('\r');
    2bae:	60 91 f3 06 	lds	r22, 0x06F3
    2bb2:	70 91 f4 06 	lds	r23, 0x06F4
    2bb6:	8d e0       	ldi	r24, 0x0D	; 13
    2bb8:	90 e0       	ldi	r25, 0x00	; 0
    2bba:	0e 94 07 42 	call	0x840e	; 0x840e <fputc>
        putchar ('\n');
    2bbe:	60 91 f3 06 	lds	r22, 0x06F3
    2bc2:	70 91 f4 06 	lds	r23, 0x06F4
    2bc6:	8a e0       	ldi	r24, 0x0A	; 10
    2bc8:	90 e0       	ldi	r25, 0x00	; 0
    2bca:	0e 94 07 42 	call	0x840e	; 0x840e <fputc>
    2bce:	14 e1       	ldi	r17, 0x14	; 20

//t=error_num;
#ifdef NRK_HALT_AND_LOOP_ON_ERROR
        for(i=0; i<20; i++ )
        {
            nrk_led_set (2);
    2bd0:	82 e0       	ldi	r24, 0x02	; 2
    2bd2:	90 e0       	ldi	r25, 0x00	; 0
    2bd4:	0e 94 17 11 	call	0x222e	; 0x222e <nrk_led_set>
            nrk_led_clr (3);
    2bd8:	83 e0       	ldi	r24, 0x03	; 3
    2bda:	90 e0       	ldi	r25, 0x00	; 0
    2bdc:	0e 94 e0 10 	call	0x21c0	; 0x21c0 <nrk_led_clr>
    2be0:	04 e6       	ldi	r16, 0x64	; 100
            for (t = 0; t < 100; t++)
                nrk_spin_wait_us (1000);
    2be2:	88 ee       	ldi	r24, 0xE8	; 232
    2be4:	93 e0       	ldi	r25, 0x03	; 3
    2be6:	0e 94 9d 24 	call	0x493a	; 0x493a <nrk_spin_wait_us>
    2bea:	01 50       	subi	r16, 0x01	; 1
#ifdef NRK_HALT_AND_LOOP_ON_ERROR
        for(i=0; i<20; i++ )
        {
            nrk_led_set (2);
            nrk_led_clr (3);
            for (t = 0; t < 100; t++)
    2bec:	d1 f7       	brne	.-12     	; 0x2be2 <nrk_error_print+0x152>
                nrk_spin_wait_us (1000);
            nrk_led_set (3);
    2bee:	83 e0       	ldi	r24, 0x03	; 3
    2bf0:	90 e0       	ldi	r25, 0x00	; 0
    2bf2:	0e 94 17 11 	call	0x222e	; 0x222e <nrk_led_set>
            nrk_led_clr (2);
    2bf6:	82 e0       	ldi	r24, 0x02	; 2
    2bf8:	90 e0       	ldi	r25, 0x00	; 0
    2bfa:	0e 94 e0 10 	call	0x21c0	; 0x21c0 <nrk_led_clr>
    2bfe:	04 e6       	ldi	r16, 0x64	; 100
            for (t = 0; t < 100; t++)
                nrk_spin_wait_us (1000);
    2c00:	88 ee       	ldi	r24, 0xE8	; 232
    2c02:	93 e0       	ldi	r25, 0x03	; 3
    2c04:	0e 94 9d 24 	call	0x493a	; 0x493a <nrk_spin_wait_us>
    2c08:	01 50       	subi	r16, 0x01	; 1
            nrk_led_clr (3);
            for (t = 0; t < 100; t++)
                nrk_spin_wait_us (1000);
            nrk_led_set (3);
            nrk_led_clr (2);
            for (t = 0; t < 100; t++)
    2c0a:	d1 f7       	brne	.-12     	; 0x2c00 <nrk_error_print+0x170>
    2c0c:	11 50       	subi	r17, 0x01	; 1



//t=error_num;
#ifdef NRK_HALT_AND_LOOP_ON_ERROR
        for(i=0; i<20; i++ )
    2c0e:	01 f7       	brne	.-64     	; 0x2bd0 <nrk_error_print+0x140>
            nrk_led_clr (2);
            for (t = 0; t < 100; t++)
                nrk_spin_wait_us (1000);
        }

        nrk_led_clr(2);
    2c10:	82 e0       	ldi	r24, 0x02	; 2
    2c12:	90 e0       	ldi	r25, 0x00	; 0
    2c14:	0e 94 e0 10 	call	0x21c0	; 0x21c0 <nrk_led_clr>
        nrk_led_clr(3);
    2c18:	83 e0       	ldi	r24, 0x03	; 3
    2c1a:	90 e0       	ldi	r25, 0x00	; 0
    2c1c:	0e 94 e0 10 	call	0x21c0	; 0x21c0 <nrk_led_clr>
        blink_morse_code_error( error_task );
    2c20:	80 91 07 04 	lds	r24, 0x0407
    2c24:	0e 94 96 14 	call	0x292c	; 0x292c <blink_morse_code_error>
        pause();
    2c28:	0e 94 63 14 	call	0x28c6	; 0x28c6 <pause>
        nrk_led_set(2);
    2c2c:	82 e0       	ldi	r24, 0x02	; 2
    2c2e:	90 e0       	ldi	r25, 0x00	; 0
    2c30:	0e 94 17 11 	call	0x222e	; 0x222e <nrk_led_set>
        pause();
    2c34:	0e 94 63 14 	call	0x28c6	; 0x28c6 <pause>
        nrk_led_clr(2);
    2c38:	82 e0       	ldi	r24, 0x02	; 2
    2c3a:	90 e0       	ldi	r25, 0x00	; 0
    2c3c:	0e 94 e0 10 	call	0x21c0	; 0x21c0 <nrk_led_clr>
        pause();
    2c40:	0e 94 63 14 	call	0x28c6	; 0x28c6 <pause>
        blink_morse_code_error( error_num);
    2c44:	80 91 34 05 	lds	r24, 0x0534
    2c48:	0e 94 96 14 	call	0x292c	; 0x292c <blink_morse_code_error>
    }
    2c4c:	36 cf       	rjmp	.-404    	; 0x2aba <nrk_error_print+0x2a>

00002c4e <nrk_kernel_error_add>:
    nrk_error_print ();
#endif  /*  */
}

void nrk_kernel_error_add (uint8_t n, uint8_t task)
{
    2c4e:	ef 92       	push	r14
    2c50:	ff 92       	push	r15
    2c52:	0f 93       	push	r16
    2c54:	1f 93       	push	r17
    2c56:	18 2f       	mov	r17, r24
    2c58:	e6 2e       	mov	r14, r22
    error_num = n;
    2c5a:	80 93 34 05 	sts	0x0534, r24
    error_task = task;
    2c5e:	60 93 07 04 	sts	0x0407, r22
#ifdef NRK_LOG_ERRORS
    _nrk_log_error(error_num, error_task);
#endif

#ifdef NRK_REPORT_ERRORS
    nrk_error_print ();
    2c62:	0e 94 48 15 	call	0x2a90	; 0x2a90 <nrk_error_print>
    uint8_t t;
    uint8_t i;

    while (1)
    {
        for(i=0; i<20; i++ )
    2c66:	00 e0       	ldi	r16, 0x00	; 0
    2c68:	21 c0       	rjmp	.+66     	; 0x2cac <nrk_kernel_error_add+0x5e>
        {
            nrk_led_set (2);
    2c6a:	82 e0       	ldi	r24, 0x02	; 2
    2c6c:	90 e0       	ldi	r25, 0x00	; 0
    2c6e:	0e 94 17 11 	call	0x222e	; 0x222e <nrk_led_set>
            nrk_led_clr (3);
    2c72:	83 e0       	ldi	r24, 0x03	; 3
    2c74:	90 e0       	ldi	r25, 0x00	; 0
    2c76:	0e 94 e0 10 	call	0x21c0	; 0x21c0 <nrk_led_clr>
    2c7a:	94 e6       	ldi	r25, 0x64	; 100
    2c7c:	f9 2e       	mov	r15, r25
            for (t = 0; t < 100; t++)
                nrk_spin_wait_us (1000);
    2c7e:	88 ee       	ldi	r24, 0xE8	; 232
    2c80:	93 e0       	ldi	r25, 0x03	; 3
    2c82:	0e 94 9d 24 	call	0x493a	; 0x493a <nrk_spin_wait_us>
    2c86:	fa 94       	dec	r15
    {
        for(i=0; i<20; i++ )
        {
            nrk_led_set (2);
            nrk_led_clr (3);
            for (t = 0; t < 100; t++)
    2c88:	d1 f7       	brne	.-12     	; 0x2c7e <nrk_kernel_error_add+0x30>
                nrk_spin_wait_us (1000);
            nrk_led_set (3);
    2c8a:	83 e0       	ldi	r24, 0x03	; 3
    2c8c:	90 e0       	ldi	r25, 0x00	; 0
    2c8e:	0e 94 17 11 	call	0x222e	; 0x222e <nrk_led_set>
            nrk_led_clr (2);
    2c92:	82 e0       	ldi	r24, 0x02	; 2
    2c94:	90 e0       	ldi	r25, 0x00	; 0
    2c96:	0e 94 e0 10 	call	0x21c0	; 0x21c0 <nrk_led_clr>
    2c9a:	84 e6       	ldi	r24, 0x64	; 100
    2c9c:	f8 2e       	mov	r15, r24
            for (t = 0; t < 100; t++)
                nrk_spin_wait_us (1000);
    2c9e:	88 ee       	ldi	r24, 0xE8	; 232
    2ca0:	93 e0       	ldi	r25, 0x03	; 3
    2ca2:	0e 94 9d 24 	call	0x493a	; 0x493a <nrk_spin_wait_us>
    2ca6:	fa 94       	dec	r15
            nrk_led_clr (3);
            for (t = 0; t < 100; t++)
                nrk_spin_wait_us (1000);
            nrk_led_set (3);
            nrk_led_clr (2);
            for (t = 0; t < 100; t++)
    2ca8:	d1 f7       	brne	.-12     	; 0x2c9e <nrk_kernel_error_add+0x50>
    uint8_t t;
    uint8_t i;

    while (1)
    {
        for(i=0; i<20; i++ )
    2caa:	0f 5f       	subi	r16, 0xFF	; 255
    2cac:	04 31       	cpi	r16, 0x14	; 20
    2cae:	e8 f2       	brcs	.-70     	; 0x2c6a <nrk_kernel_error_add+0x1c>
            nrk_led_set (3);
            nrk_led_clr (2);
            for (t = 0; t < 100; t++)
                nrk_spin_wait_us (1000);
        }
        nrk_led_clr (3);
    2cb0:	83 e0       	ldi	r24, 0x03	; 3
    2cb2:	90 e0       	ldi	r25, 0x00	; 0
    2cb4:	0e 94 e0 10 	call	0x21c0	; 0x21c0 <nrk_led_clr>
        nrk_led_clr (2);
    2cb8:	82 e0       	ldi	r24, 0x02	; 2
    2cba:	90 e0       	ldi	r25, 0x00	; 0
    2cbc:	0e 94 e0 10 	call	0x21c0	; 0x21c0 <nrk_led_clr>
        blink_morse_code_error( task );
    2cc0:	8e 2d       	mov	r24, r14
    2cc2:	0e 94 96 14 	call	0x292c	; 0x292c <blink_morse_code_error>
        blink_morse_code_error( n );
    2cc6:	81 2f       	mov	r24, r17
    2cc8:	0e 94 96 14 	call	0x292c	; 0x292c <blink_morse_code_error>
    uint8_t t;
    uint8_t i;

    while (1)
    {
        for(i=0; i<20; i++ )
    2ccc:	00 e0       	ldi	r16, 0x00	; 0
    2cce:	cd cf       	rjmp	.-102    	; 0x2c6a <nrk_kernel_error_add+0x1c>

00002cd0 <nrk_error_add>:
}
#endif

void nrk_error_add (uint8_t n)
{
    error_num = n;
    2cd0:	80 93 34 05 	sts	0x0534, r24
    error_task = nrk_cur_task_TCB->task_ID;
    2cd4:	e0 91 c2 06 	lds	r30, 0x06C2
    2cd8:	f0 91 c3 06 	lds	r31, 0x06C3
    2cdc:	80 85       	ldd	r24, Z+8	; 0x08
    2cde:	80 93 07 04 	sts	0x0407, r24
#ifdef NRK_LOG_ERRORS
    _nrk_log_error(error_num, error_task);
#endif

#ifdef NRK_REPORT_ERRORS
    nrk_error_print ();
    2ce2:	0e 94 48 15 	call	0x2a90	; 0x2a90 <nrk_error_print>
#endif  /*  */
}
    2ce6:	08 95       	ret

00002ce8 <dump_stack_info>:
#include <nrk_error.h>
#include <nrk_stack_check.h>
#include <stdio.h>

void dump_stack_info()
{
    2ce8:	6f 92       	push	r6
    2cea:	7f 92       	push	r7
    2cec:	8f 92       	push	r8
    2cee:	9f 92       	push	r9
    2cf0:	af 92       	push	r10
    2cf2:	bf 92       	push	r11
    2cf4:	cf 92       	push	r12
    2cf6:	df 92       	push	r13
    2cf8:	ef 92       	push	r14
    2cfa:	ff 92       	push	r15
    2cfc:	0f 93       	push	r16
    2cfe:	1f 93       	push	r17
    2d00:	cf 93       	push	r28
    2d02:	df 93       	push	r29
    unsigned int *stk;
    unsigned char *stkc;
    uint8_t i;

    nrk_kprintf( PSTR("\r\nSTACK DUMP\r\n"));
    2d04:	82 e7       	ldi	r24, 0x72	; 114
    2d06:	93 e0       	ldi	r25, 0x03	; 3
    2d08:	0e 94 12 0f 	call	0x1e24	; 0x1e24 <nrk_kprintf>

    printf( "cur: %d ",nrk_cur_task_TCB->task_ID);
    2d0c:	00 d0       	rcall	.+0      	; 0x2d0e <dump_stack_info+0x26>
    2d0e:	00 d0       	rcall	.+0      	; 0x2d10 <dump_stack_info+0x28>
    2d10:	88 e4       	ldi	r24, 0x48	; 72
    2d12:	91 e0       	ldi	r25, 0x01	; 1
    2d14:	ad b7       	in	r26, 0x3d	; 61
    2d16:	be b7       	in	r27, 0x3e	; 62
    2d18:	12 96       	adiw	r26, 0x02	; 2
    2d1a:	9c 93       	st	X, r25
    2d1c:	8e 93       	st	-X, r24
    2d1e:	11 97       	sbiw	r26, 0x01	; 1
    2d20:	e0 91 c2 06 	lds	r30, 0x06C2
    2d24:	f0 91 c3 06 	lds	r31, 0x06C3
    2d28:	80 85       	ldd	r24, Z+8	; 0x08
    2d2a:	99 27       	eor	r25, r25
    2d2c:	87 fd       	sbrc	r24, 7
    2d2e:	90 95       	com	r25
    2d30:	14 96       	adiw	r26, 0x04	; 4
    2d32:	9c 93       	st	X, r25
    2d34:	8e 93       	st	-X, r24
    2d36:	13 97       	sbiw	r26, 0x03	; 3
    2d38:	0e 94 33 42 	call	0x8466	; 0x8466 <printf>
    stk= (unsigned int *)nrk_cur_task_TCB->OSTCBStkBottom;
    2d3c:	e0 91 c2 06 	lds	r30, 0x06C2
    2d40:	f0 91 c3 06 	lds	r31, 0x06C3
    2d44:	c2 81       	ldd	r28, Z+2	; 0x02
    2d46:	d3 81       	ldd	r29, Z+3	; 0x03
    stkc = (unsigned char*)stk;
    printf( "bottom = %x ",(uint16_t)stkc );
    2d48:	81 e5       	ldi	r24, 0x51	; 81
    2d4a:	91 e0       	ldi	r25, 0x01	; 1
    2d4c:	ed b7       	in	r30, 0x3d	; 61
    2d4e:	fe b7       	in	r31, 0x3e	; 62
    2d50:	92 83       	std	Z+2, r25	; 0x02
    2d52:	81 83       	std	Z+1, r24	; 0x01
    2d54:	d4 83       	std	Z+4, r29	; 0x04
    2d56:	c3 83       	std	Z+3, r28	; 0x03
    2d58:	0e 94 33 42 	call	0x8466	; 0x8466 <printf>
    printf( "canary = %x ",*stkc );
    2d5c:	ed b7       	in	r30, 0x3d	; 61
    2d5e:	fe b7       	in	r31, 0x3e	; 62
    2d60:	31 96       	adiw	r30, 0x01	; 1
    2d62:	ae e5       	ldi	r26, 0x5E	; 94
    2d64:	ea 2e       	mov	r14, r26
    2d66:	a1 e0       	ldi	r26, 0x01	; 1
    2d68:	fa 2e       	mov	r15, r26
    2d6a:	ad b7       	in	r26, 0x3d	; 61
    2d6c:	be b7       	in	r27, 0x3e	; 62
    2d6e:	12 96       	adiw	r26, 0x02	; 2
    2d70:	fc 92       	st	X, r15
    2d72:	ee 92       	st	-X, r14
    2d74:	11 97       	sbiw	r26, 0x01	; 1
    2d76:	88 81       	ld	r24, Y
    2d78:	82 83       	std	Z+2, r24	; 0x02
    2d7a:	13 82       	std	Z+3, r1	; 0x03
    2d7c:	0e 94 33 42 	call	0x8466	; 0x8466 <printf>
    stk= (unsigned int *)nrk_cur_task_TCB->OSTaskStkPtr;
    stkc = (unsigned char*)stk;
    printf( "stk = %x ",(uint16_t)stkc );
    2d80:	eb e6       	ldi	r30, 0x6B	; 107
    2d82:	ce 2e       	mov	r12, r30
    2d84:	e1 e0       	ldi	r30, 0x01	; 1
    2d86:	de 2e       	mov	r13, r30
    2d88:	ed b7       	in	r30, 0x3d	; 61
    2d8a:	fe b7       	in	r31, 0x3e	; 62
    2d8c:	d2 82       	std	Z+2, r13	; 0x02
    2d8e:	c1 82       	std	Z+1, r12	; 0x01
    printf( "cur: %d ",nrk_cur_task_TCB->task_ID);
    stk= (unsigned int *)nrk_cur_task_TCB->OSTCBStkBottom;
    stkc = (unsigned char*)stk;
    printf( "bottom = %x ",(uint16_t)stkc );
    printf( "canary = %x ",*stkc );
    stk= (unsigned int *)nrk_cur_task_TCB->OSTaskStkPtr;
    2d90:	e0 91 c2 06 	lds	r30, 0x06C2
    2d94:	f0 91 c3 06 	lds	r31, 0x06C3
    stkc = (unsigned char*)stk;
    printf( "stk = %x ",(uint16_t)stkc );
    2d98:	80 81       	ld	r24, Z
    2d9a:	91 81       	ldd	r25, Z+1	; 0x01
    2d9c:	ad b7       	in	r26, 0x3d	; 61
    2d9e:	be b7       	in	r27, 0x3e	; 62
    2da0:	14 96       	adiw	r26, 0x04	; 4
    2da2:	9c 93       	st	X, r25
    2da4:	8e 93       	st	-X, r24
    2da6:	13 97       	sbiw	r26, 0x03	; 3
    2da8:	0e 94 33 42 	call	0x8466	; 0x8466 <printf>
    printf( "tcb addr = %x\r\n",(uint16_t)nrk_cur_task_TCB);
    2dac:	75 e7       	ldi	r23, 0x75	; 117
    2dae:	a7 2e       	mov	r10, r23
    2db0:	71 e0       	ldi	r23, 0x01	; 1
    2db2:	b7 2e       	mov	r11, r23
    2db4:	ed b7       	in	r30, 0x3d	; 61
    2db6:	fe b7       	in	r31, 0x3e	; 62
    2db8:	b2 82       	std	Z+2, r11	; 0x02
    2dba:	a1 82       	std	Z+1, r10	; 0x01
    2dbc:	80 91 c2 06 	lds	r24, 0x06C2
    2dc0:	90 91 c3 06 	lds	r25, 0x06C3
    2dc4:	94 83       	std	Z+4, r25	; 0x04
    2dc6:	83 83       	std	Z+3, r24	; 0x03
    2dc8:	0e 94 33 42 	call	0x8466	; 0x8466 <printf>
    2dcc:	05 ef       	ldi	r16, 0xF5	; 245
    2dce:	15 e0       	ldi	r17, 0x05	; 5
    2dd0:	0f 90       	pop	r0
    2dd2:	0f 90       	pop	r0
    2dd4:	0f 90       	pop	r0
    2dd6:	0f 90       	pop	r0
    2dd8:	c0 e0       	ldi	r28, 0x00	; 0
    2dda:	d0 e0       	ldi	r29, 0x00	; 0

    for(i=0; i<NRK_MAX_TASKS; i++ )
    {
        stk= (unsigned int *)nrk_task_TCB[i].OSTCBStkBottom;
        stkc = (unsigned char*)stk;
        printf( "%d: bottom = %x ",i,(uint16_t)stkc );
    2ddc:	65 e8       	ldi	r22, 0x85	; 133
    2dde:	66 2e       	mov	r6, r22
    2de0:	61 e0       	ldi	r22, 0x01	; 1
    2de2:	76 2e       	mov	r7, r22
        printf( "canary = %x ",*stkc );
    2de4:	47 01       	movw	r8, r14
        stk= (unsigned int *)nrk_task_TCB[i].OSTaskStkPtr;
        stkc = (unsigned char*)stk;
        printf( "stk = %x ",(uint16_t)stkc );
    2de6:	c6 01       	movw	r24, r12
    2de8:	dc 2c       	mov	r13, r12
    2dea:	c9 2e       	mov	r12, r25
        printf( "tcb addr = %x\r\n",(uint16_t)&nrk_task_TCB[i]);
    2dec:	c5 01       	movw	r24, r10
    2dee:	ba 2c       	mov	r11, r10
    2df0:	a9 2e       	mov	r10, r25
    printf( "stk = %x ",(uint16_t)stkc );
    printf( "tcb addr = %x\r\n",(uint16_t)nrk_cur_task_TCB);

    for(i=0; i<NRK_MAX_TASKS; i++ )
    {
        stk= (unsigned int *)nrk_task_TCB[i].OSTCBStkBottom;
    2df2:	d8 01       	movw	r26, r16
    2df4:	12 96       	adiw	r26, 0x02	; 2
    2df6:	ed 90       	ld	r14, X+
    2df8:	fc 90       	ld	r15, X
    2dfa:	13 97       	sbiw	r26, 0x03	; 3
        stkc = (unsigned char*)stk;
        printf( "%d: bottom = %x ",i,(uint16_t)stkc );
    2dfc:	00 d0       	rcall	.+0      	; 0x2dfe <dump_stack_info+0x116>
    2dfe:	00 d0       	rcall	.+0      	; 0x2e00 <dump_stack_info+0x118>
    2e00:	00 d0       	rcall	.+0      	; 0x2e02 <dump_stack_info+0x11a>
    2e02:	ed b7       	in	r30, 0x3d	; 61
    2e04:	fe b7       	in	r31, 0x3e	; 62
    2e06:	31 96       	adiw	r30, 0x01	; 1
    2e08:	ad b7       	in	r26, 0x3d	; 61
    2e0a:	be b7       	in	r27, 0x3e	; 62
    2e0c:	12 96       	adiw	r26, 0x02	; 2
    2e0e:	7c 92       	st	X, r7
    2e10:	6e 92       	st	-X, r6
    2e12:	11 97       	sbiw	r26, 0x01	; 1
    2e14:	d3 83       	std	Z+3, r29	; 0x03
    2e16:	c2 83       	std	Z+2, r28	; 0x02
    2e18:	f5 82       	std	Z+5, r15	; 0x05
    2e1a:	e4 82       	std	Z+4, r14	; 0x04
    2e1c:	0e 94 33 42 	call	0x8466	; 0x8466 <printf>
        printf( "canary = %x ",*stkc );
    2e20:	0f 90       	pop	r0
    2e22:	0f 90       	pop	r0
    2e24:	ed b7       	in	r30, 0x3d	; 61
    2e26:	fe b7       	in	r31, 0x3e	; 62
    2e28:	31 96       	adiw	r30, 0x01	; 1
    2e2a:	ad b7       	in	r26, 0x3d	; 61
    2e2c:	be b7       	in	r27, 0x3e	; 62
    2e2e:	11 96       	adiw	r26, 0x01	; 1
    2e30:	8c 92       	st	X, r8
    2e32:	11 97       	sbiw	r26, 0x01	; 1
    2e34:	12 96       	adiw	r26, 0x02	; 2
    2e36:	9c 92       	st	X, r9
    2e38:	d7 01       	movw	r26, r14
    2e3a:	8c 91       	ld	r24, X
    2e3c:	82 83       	std	Z+2, r24	; 0x02
    2e3e:	13 82       	std	Z+3, r1	; 0x03
    2e40:	0e 94 33 42 	call	0x8466	; 0x8466 <printf>
        stk= (unsigned int *)nrk_task_TCB[i].OSTaskStkPtr;
        stkc = (unsigned char*)stk;
        printf( "stk = %x ",(uint16_t)stkc );
    2e44:	ed b7       	in	r30, 0x3d	; 61
    2e46:	fe b7       	in	r31, 0x3e	; 62
    2e48:	d1 82       	std	Z+1, r13	; 0x01
    2e4a:	c2 82       	std	Z+2, r12	; 0x02
    2e4c:	d8 01       	movw	r26, r16
    2e4e:	8d 91       	ld	r24, X+
    2e50:	9c 91       	ld	r25, X
    2e52:	94 83       	std	Z+4, r25	; 0x04
    2e54:	83 83       	std	Z+3, r24	; 0x03
    2e56:	0e 94 33 42 	call	0x8466	; 0x8466 <printf>
        printf( "tcb addr = %x\r\n",(uint16_t)&nrk_task_TCB[i]);
    2e5a:	ed b7       	in	r30, 0x3d	; 61
    2e5c:	fe b7       	in	r31, 0x3e	; 62
    2e5e:	b1 82       	std	Z+1, r11	; 0x01
    2e60:	a2 82       	std	Z+2, r10	; 0x02
    2e62:	ce 01       	movw	r24, r28
    2e64:	88 0f       	add	r24, r24
    2e66:	99 1f       	adc	r25, r25
    2e68:	9e 01       	movw	r18, r28
    2e6a:	45 e0       	ldi	r20, 0x05	; 5
    2e6c:	22 0f       	add	r18, r18
    2e6e:	33 1f       	adc	r19, r19
    2e70:	4a 95       	dec	r20
    2e72:	e1 f7       	brne	.-8      	; 0x2e6c <dump_stack_info+0x184>
    2e74:	82 0f       	add	r24, r18
    2e76:	93 1f       	adc	r25, r19
    2e78:	8b 50       	subi	r24, 0x0B	; 11
    2e7a:	9a 4f       	sbci	r25, 0xFA	; 250
    2e7c:	94 83       	std	Z+4, r25	; 0x04
    2e7e:	83 83       	std	Z+3, r24	; 0x03
    2e80:	0e 94 33 42 	call	0x8466	; 0x8466 <printf>
    2e84:	21 96       	adiw	r28, 0x01	; 1
    2e86:	0e 5d       	subi	r16, 0xDE	; 222
    2e88:	1f 4f       	sbci	r17, 0xFF	; 255
    stk= (unsigned int *)nrk_cur_task_TCB->OSTaskStkPtr;
    stkc = (unsigned char*)stk;
    printf( "stk = %x ",(uint16_t)stkc );
    printf( "tcb addr = %x\r\n",(uint16_t)nrk_cur_task_TCB);

    for(i=0; i<NRK_MAX_TASKS; i++ )
    2e8a:	0f 90       	pop	r0
    2e8c:	0f 90       	pop	r0
    2e8e:	0f 90       	pop	r0
    2e90:	0f 90       	pop	r0
    2e92:	c5 30       	cpi	r28, 0x05	; 5
    2e94:	d1 05       	cpc	r29, r1
    2e96:	09 f0       	breq	.+2      	; 0x2e9a <dump_stack_info+0x1b2>
    2e98:	ac cf       	rjmp	.-168    	; 0x2df2 <dump_stack_info+0x10a>
        printf( "stk = %x ",(uint16_t)stkc );
        printf( "tcb addr = %x\r\n",(uint16_t)&nrk_task_TCB[i]);

    }

}
    2e9a:	df 91       	pop	r29
    2e9c:	cf 91       	pop	r28
    2e9e:	1f 91       	pop	r17
    2ea0:	0f 91       	pop	r16
    2ea2:	ff 90       	pop	r15
    2ea4:	ef 90       	pop	r14
    2ea6:	df 90       	pop	r13
    2ea8:	cf 90       	pop	r12
    2eaa:	bf 90       	pop	r11
    2eac:	af 90       	pop	r10
    2eae:	9f 90       	pop	r9
    2eb0:	8f 90       	pop	r8
    2eb2:	7f 90       	pop	r7
    2eb4:	6f 90       	pop	r6
    2eb6:	08 95       	ret

00002eb8 <nrk_stack_check>:
 * If the end of the stack was overwritten, then flag an error.
 *
 * */
//inline void nrk_stack_check()
void nrk_stack_check()
{
    2eb8:	cf 93       	push	r28
    2eba:	df 93       	push	r29
#ifdef NRK_STACK_CHECK

    unsigned int *stk ;  // 2 bytes
    unsigned char *stkc; // 1 byte

    stk  = (unsigned int *)nrk_cur_task_TCB->OSTCBStkBottom;          /* Load stack pointer */
    2ebc:	e0 91 c2 06 	lds	r30, 0x06C2
    2ec0:	f0 91 c3 06 	lds	r31, 0x06C3
    2ec4:	c2 81       	ldd	r28, Z+2	; 0x02
    2ec6:	d3 81       	ldd	r29, Z+3	; 0x03
    stkc = (unsigned char*)stk;
    if(*stkc != STK_CANARY_VAL)
    2ec8:	88 81       	ld	r24, Y
    2eca:	85 35       	cpi	r24, 0x55	; 85
    2ecc:	39 f0       	breq	.+14     	; 0x2edc <nrk_stack_check+0x24>
    {
#ifdef NRK_REPORT_ERRORS
        dump_stack_info();
    2ece:	0e 94 74 16 	call	0x2ce8	; 0x2ce8 <dump_stack_info>
#endif
        nrk_error_add( NRK_STACK_OVERFLOW );
    2ed2:	81 e0       	ldi	r24, 0x01	; 1
    2ed4:	0e 94 68 16 	call	0x2cd0	; 0x2cd0 <nrk_error_add>
        *stkc=STK_CANARY_VAL;
    2ed8:	85 e5       	ldi	r24, 0x55	; 85
    2eda:	88 83       	st	Y, r24
    }

    stk  = (unsigned int *)nrk_cur_task_TCB->OSTaskStkPtr;          /* Load stack pointer */
    2edc:	e0 91 c2 06 	lds	r30, 0x06C2
    2ee0:	f0 91 c3 06 	lds	r31, 0x06C3
    stkc = (unsigned char*)stk;
    if(stkc > (unsigned char *)RAMEND )
    2ee4:	80 81       	ld	r24, Z
    2ee6:	91 81       	ldd	r25, Z+1	; 0x01
    2ee8:	21 e1       	ldi	r18, 0x11	; 17
    2eea:	80 30       	cpi	r24, 0x00	; 0
    2eec:	92 07       	cpc	r25, r18
    2eee:	28 f0       	brcs	.+10     	; 0x2efa <nrk_stack_check+0x42>
    {
#ifdef NRK_REPORT_ERRORS
        dump_stack_info();
    2ef0:	0e 94 74 16 	call	0x2ce8	; 0x2ce8 <dump_stack_info>
#endif
        nrk_error_add( NRK_INVALID_STACK_POINTER);
    2ef4:	82 e1       	ldi	r24, 0x12	; 18
    2ef6:	0e 94 68 16 	call	0x2cd0	; 0x2cd0 <nrk_error_add>




#endif
}
    2efa:	df 91       	pop	r29
    2efc:	cf 91       	pop	r28
    2efe:	08 95       	ret

00002f00 <nrk_stack_check_pid>:
#ifdef NRK_STACK_CHECK

    unsigned int *stk ;  // 2 bytes
    unsigned char *stkc; // 1 byte

    stk  = (unsigned int *)nrk_task_TCB[pid].OSTCBStkBottom;          /* Load stack pointer */
    2f00:	99 27       	eor	r25, r25
    2f02:	87 fd       	sbrc	r24, 7
    2f04:	90 95       	com	r25
    2f06:	fc 01       	movw	r30, r24
    2f08:	ee 0f       	add	r30, r30
    2f0a:	ff 1f       	adc	r31, r31
    2f0c:	b5 e0       	ldi	r27, 0x05	; 5
    2f0e:	88 0f       	add	r24, r24
    2f10:	99 1f       	adc	r25, r25
    2f12:	ba 95       	dec	r27
    2f14:	e1 f7       	brne	.-8      	; 0x2f0e <nrk_stack_check_pid+0xe>
    2f16:	e8 0f       	add	r30, r24
    2f18:	f9 1f       	adc	r31, r25
    2f1a:	eb 50       	subi	r30, 0x0B	; 11
    2f1c:	fa 4f       	sbci	r31, 0xFA	; 250
    2f1e:	a2 81       	ldd	r26, Z+2	; 0x02
    2f20:	b3 81       	ldd	r27, Z+3	; 0x03
    stkc = (unsigned char*)stk;
    if(*stkc != STK_CANARY_VAL)
    2f22:	8c 91       	ld	r24, X
    2f24:	85 35       	cpi	r24, 0x55	; 85
    2f26:	19 f0       	breq	.+6      	; 0x2f2e <nrk_stack_check_pid+0x2e>
    {
        *stkc=STK_CANARY_VAL;
    2f28:	85 e5       	ldi	r24, 0x55	; 85
    2f2a:	8c 93       	st	X, r24
    2f2c:	09 c0       	rjmp	.+18     	; 0x2f40 <nrk_stack_check_pid+0x40>
        return NRK_ERROR;
    }
    stk  = (unsigned int *)nrk_task_TCB[pid].OSTaskStkPtr;          /* Load stack pointer */
    stkc = (unsigned char*)stk;
    if(stkc > (unsigned char *)RAMEND )
    2f2e:	80 81       	ld	r24, Z
    2f30:	91 81       	ldd	r25, Z+1	; 0x01
    2f32:	21 e1       	ldi	r18, 0x11	; 17
    2f34:	80 30       	cpi	r24, 0x00	; 0
    2f36:	92 07       	cpc	r25, r18
    2f38:	28 f0       	brcs	.+10     	; 0x2f44 <nrk_stack_check_pid+0x44>
    {
        nrk_error_add( NRK_INVALID_STACK_POINTER);
    2f3a:	82 e1       	ldi	r24, 0x12	; 18
    2f3c:	0e 94 68 16 	call	0x2cd0	; 0x2cd0 <nrk_error_add>
        return NRK_ERROR;
    2f40:	8f ef       	ldi	r24, 0xFF	; 255
    2f42:	08 95       	ret
    }
#endif
    return NRK_OK;
    2f44:	81 e0       	ldi	r24, 0x01	; 1
}
    2f46:	08 95       	ret

00002f48 <nrk_signal_create>:
int8_t nrk_signal_create()
{
    uint8_t i=0;
    for(i=0;i<32;i++)   
    {                         
	if( !(_nrk_signal_list & SIG(i)))
    2f48:	60 91 ac 04 	lds	r22, 0x04AC
    2f4c:	70 91 ad 04 	lds	r23, 0x04AD
    2f50:	80 91 ae 04 	lds	r24, 0x04AE
    2f54:	90 91 af 04 	lds	r25, 0x04AF
    2f58:	e0 e0       	ldi	r30, 0x00	; 0
    2f5a:	f0 e0       	ldi	r31, 0x00	; 0
    2f5c:	9b 01       	movw	r18, r22
    2f5e:	ac 01       	movw	r20, r24
    2f60:	0e 2e       	mov	r0, r30
    2f62:	04 c0       	rjmp	.+8      	; 0x2f6c <nrk_signal_create+0x24>
    2f64:	56 95       	lsr	r21
    2f66:	47 95       	ror	r20
    2f68:	37 95       	ror	r19
    2f6a:	27 95       	ror	r18
    2f6c:	0a 94       	dec	r0
    2f6e:	d2 f7       	brpl	.-12     	; 0x2f64 <nrk_signal_create+0x1c>
    2f70:	20 fd       	sbrc	r18, 0
    2f72:	1a c0       	rjmp	.+52     	; 0x2fa8 <nrk_signal_create+0x60>
	{    
	    _nrk_signal_list|=SIG(i);
    2f74:	21 e0       	ldi	r18, 0x01	; 1
    2f76:	30 e0       	ldi	r19, 0x00	; 0
    2f78:	40 e0       	ldi	r20, 0x00	; 0
    2f7a:	50 e0       	ldi	r21, 0x00	; 0
    2f7c:	0e 2e       	mov	r0, r30
    2f7e:	04 c0       	rjmp	.+8      	; 0x2f88 <nrk_signal_create+0x40>
    2f80:	22 0f       	add	r18, r18
    2f82:	33 1f       	adc	r19, r19
    2f84:	44 1f       	adc	r20, r20
    2f86:	55 1f       	adc	r21, r21
    2f88:	0a 94       	dec	r0
    2f8a:	d2 f7       	brpl	.-12     	; 0x2f80 <nrk_signal_create+0x38>
    2f8c:	26 2b       	or	r18, r22
    2f8e:	37 2b       	or	r19, r23
    2f90:	48 2b       	or	r20, r24
    2f92:	59 2b       	or	r21, r25
    2f94:	20 93 ac 04 	sts	0x04AC, r18
    2f98:	30 93 ad 04 	sts	0x04AD, r19
    2f9c:	40 93 ae 04 	sts	0x04AE, r20
    2fa0:	50 93 af 04 	sts	0x04AF, r21
	    return i;
    2fa4:	8e 2f       	mov	r24, r30
    2fa6:	08 95       	ret
    2fa8:	31 96       	adiw	r30, 0x01	; 1
#include <nrk_defs.h>

int8_t nrk_signal_create()
{
    uint8_t i=0;
    for(i=0;i<32;i++)   
    2faa:	e0 32       	cpi	r30, 0x20	; 32
    2fac:	f1 05       	cpc	r31, r1
    2fae:	b1 f6       	brne	.-84     	; 0x2f5c <nrk_signal_create+0x14>
	{    
	    _nrk_signal_list|=SIG(i);
	    return i;
	}
    }
    return NRK_ERROR;
    2fb0:	8f ef       	ldi	r24, 0xFF	; 255


}
    2fb2:	08 95       	ret

00002fb4 <nrk_signal_get_registered_mask>:

uint32_t nrk_signal_get_registered_mask()
{
    return nrk_cur_task_TCB->registered_signal_mask;
    2fb4:	e0 91 c2 06 	lds	r30, 0x06C2
    2fb8:	f0 91 c3 06 	lds	r31, 0x06C3


}

uint32_t nrk_signal_get_registered_mask()
{
    2fbc:	65 85       	ldd	r22, Z+13	; 0x0d
    2fbe:	76 85       	ldd	r23, Z+14	; 0x0e
    return nrk_cur_task_TCB->registered_signal_mask;
}
    2fc0:	87 85       	ldd	r24, Z+15	; 0x0f
    2fc2:	90 89       	ldd	r25, Z+16	; 0x10
    2fc4:	08 95       	ret

00002fc6 <nrk_signal_delete>:

//return the number removed from signal set
int8_t nrk_signal_delete(nrk_sig_t sig_id)
{
    2fc6:	df 92       	push	r13
    2fc8:	ef 92       	push	r14
    2fca:	ff 92       	push	r15
    2fcc:	0f 93       	push	r16
    2fce:	1f 93       	push	r17
    2fd0:	d8 2e       	mov	r13, r24
    uint8_t task_ID;
    uint32_t sig_mask;

    sig_mask=SIG(sig_id);
    2fd2:	81 e0       	ldi	r24, 0x01	; 1
    2fd4:	e8 2e       	mov	r14, r24
    2fd6:	f1 2c       	mov	r15, r1
    2fd8:	01 2d       	mov	r16, r1
    2fda:	11 2d       	mov	r17, r1
    2fdc:	0d 2c       	mov	r0, r13
    2fde:	04 c0       	rjmp	.+8      	; 0x2fe8 <nrk_signal_delete+0x22>
    2fe0:	ee 0c       	add	r14, r14
    2fe2:	ff 1c       	adc	r15, r15
    2fe4:	00 1f       	adc	r16, r16
    2fe6:	11 1f       	adc	r17, r17
    2fe8:	0a 94       	dec	r0
    2fea:	d2 f7       	brpl	.-12     	; 0x2fe0 <nrk_signal_delete+0x1a>

    if( (sig_mask & _nrk_signal_list)==0) return NRK_ERROR; 
    2fec:	80 91 ac 04 	lds	r24, 0x04AC
    2ff0:	90 91 ad 04 	lds	r25, 0x04AD
    2ff4:	a0 91 ae 04 	lds	r26, 0x04AE
    2ff8:	b0 91 af 04 	lds	r27, 0x04AF
    2ffc:	8e 21       	and	r24, r14
    2ffe:	9f 21       	and	r25, r15
    3000:	a0 23       	and	r26, r16
    3002:	b1 23       	and	r27, r17
    3004:	00 97       	sbiw	r24, 0x00	; 0
    3006:	a1 05       	cpc	r26, r1
    3008:	b1 05       	cpc	r27, r1
    300a:	09 f4       	brne	.+2      	; 0x300e <nrk_signal_delete+0x48>
    300c:	5d c0       	rjmp	.+186    	; 0x30c8 <nrk_signal_delete+0x102>

    nrk_int_disable();
    300e:	0e 94 2a 12 	call	0x2454	; 0x2454 <nrk_int_disable>
    3012:	ec ef       	ldi	r30, 0xFC	; 252
    3014:	f5 e0       	ldi	r31, 0x05	; 5
	    //  printf("delete t(%i) signal(%li)\r\n",task_ID,nrk_task_TCB[task_ID].registered_signal_mask);
	    nrk_task_TCB[task_ID].active_signal_mask=0;
	    nrk_task_TCB[task_ID].event_suspend=0;
	    nrk_task_TCB[task_ID].task_state=SUSPENDED;
	}
	nrk_task_TCB[task_ID].registered_signal_mask&=~sig_mask; //cheaper to remove than do a check
    3016:	a8 01       	movw	r20, r16
    3018:	97 01       	movw	r18, r14
    301a:	20 95       	com	r18
    301c:	30 95       	com	r19
    301e:	40 95       	com	r20
    3020:	50 95       	com	r21
	if(nrk_task_TCB[task_ID].registered_signal_mask==sig_mask) //check to make sure its only signal its waiting on 
	{
	    //  printf("delete t(%i) signal(%li)\r\n",task_ID,nrk_task_TCB[task_ID].registered_signal_mask);
	    nrk_task_TCB[task_ID].active_signal_mask=0;
	    nrk_task_TCB[task_ID].event_suspend=0;
	    nrk_task_TCB[task_ID].task_state=SUSPENDED;
    3022:	63 e0       	ldi	r22, 0x03	; 3

    if( (sig_mask & _nrk_signal_list)==0) return NRK_ERROR; 

    nrk_int_disable();
    for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++){
	if(nrk_task_TCB[task_ID].task_ID==-1) continue;
    3024:	81 81       	ldd	r24, Z+1	; 0x01
    3026:	8f 3f       	cpi	r24, 0xFF	; 255
    3028:	39 f1       	breq	.+78     	; 0x3078 <nrk_signal_delete+0xb2>
	// Check for tasks waiting on the signal
	// If there is a task that is waiting on just this signal
	// then we need to change it to the normal SUSPEND state
	if(nrk_task_TCB[task_ID].registered_signal_mask==sig_mask) //check to make sure its only signal its waiting on 
    302a:	86 81       	ldd	r24, Z+6	; 0x06
    302c:	97 81       	ldd	r25, Z+7	; 0x07
    302e:	a0 85       	ldd	r26, Z+8	; 0x08
    3030:	b1 85       	ldd	r27, Z+9	; 0x09
    3032:	8e 15       	cp	r24, r14
    3034:	9f 05       	cpc	r25, r15
    3036:	a0 07       	cpc	r26, r16
    3038:	b1 07       	cpc	r27, r17
    303a:	31 f4       	brne	.+12     	; 0x3048 <nrk_signal_delete+0x82>
	{
	    //  printf("delete t(%i) signal(%li)\r\n",task_ID,nrk_task_TCB[task_ID].registered_signal_mask);
	    nrk_task_TCB[task_ID].active_signal_mask=0;
    303c:	12 86       	std	Z+10, r1	; 0x0a
    303e:	13 86       	std	Z+11, r1	; 0x0b
    3040:	14 86       	std	Z+12, r1	; 0x0c
    3042:	15 86       	std	Z+13, r1	; 0x0d
	    nrk_task_TCB[task_ID].event_suspend=0;
    3044:	10 82       	st	Z, r1
	    nrk_task_TCB[task_ID].task_state=SUSPENDED;
    3046:	62 83       	std	Z+2, r22	; 0x02
	}
	nrk_task_TCB[task_ID].registered_signal_mask&=~sig_mask; //cheaper to remove than do a check
    3048:	86 81       	ldd	r24, Z+6	; 0x06
    304a:	97 81       	ldd	r25, Z+7	; 0x07
    304c:	a0 85       	ldd	r26, Z+8	; 0x08
    304e:	b1 85       	ldd	r27, Z+9	; 0x09
    3050:	82 23       	and	r24, r18
    3052:	93 23       	and	r25, r19
    3054:	a4 23       	and	r26, r20
    3056:	b5 23       	and	r27, r21
    3058:	86 83       	std	Z+6, r24	; 0x06
    305a:	97 83       	std	Z+7, r25	; 0x07
    305c:	a0 87       	std	Z+8, r26	; 0x08
    305e:	b1 87       	std	Z+9, r27	; 0x09
	nrk_task_TCB[task_ID].active_signal_mask&=~sig_mask; //cheaper to remove than do a check
    3060:	82 85       	ldd	r24, Z+10	; 0x0a
    3062:	93 85       	ldd	r25, Z+11	; 0x0b
    3064:	a4 85       	ldd	r26, Z+12	; 0x0c
    3066:	b5 85       	ldd	r27, Z+13	; 0x0d
    3068:	82 23       	and	r24, r18
    306a:	93 23       	and	r25, r19
    306c:	a4 23       	and	r26, r20
    306e:	b5 23       	and	r27, r21
    3070:	82 87       	std	Z+10, r24	; 0x0a
    3072:	93 87       	std	Z+11, r25	; 0x0b
    3074:	a4 87       	std	Z+12, r26	; 0x0c
    3076:	b5 87       	std	Z+13, r27	; 0x0d
    3078:	b2 96       	adiw	r30, 0x22	; 34
    sig_mask=SIG(sig_id);

    if( (sig_mask & _nrk_signal_list)==0) return NRK_ERROR; 

    nrk_int_disable();
    for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++){
    307a:	86 e0       	ldi	r24, 0x06	; 6
    307c:	e6 3a       	cpi	r30, 0xA6	; 166
    307e:	f8 07       	cpc	r31, r24
    3080:	89 f6       	brne	.-94     	; 0x3024 <nrk_signal_delete+0x5e>
	nrk_task_TCB[task_ID].registered_signal_mask&=~sig_mask; //cheaper to remove than do a check
	nrk_task_TCB[task_ID].active_signal_mask&=~sig_mask; //cheaper to remove than do a check

    }

    _nrk_signal_list&=~SIG(sig_id);
    3082:	2e ef       	ldi	r18, 0xFE	; 254
    3084:	3f ef       	ldi	r19, 0xFF	; 255
    3086:	4f ef       	ldi	r20, 0xFF	; 255
    3088:	5f ef       	ldi	r21, 0xFF	; 255
    308a:	04 c0       	rjmp	.+8      	; 0x3094 <nrk_signal_delete+0xce>
    308c:	22 0f       	add	r18, r18
    308e:	33 1f       	adc	r19, r19
    3090:	44 1f       	adc	r20, r20
    3092:	55 1f       	adc	r21, r21
    3094:	da 94       	dec	r13
    3096:	d2 f7       	brpl	.-12     	; 0x308c <nrk_signal_delete+0xc6>
    3098:	80 91 ac 04 	lds	r24, 0x04AC
    309c:	90 91 ad 04 	lds	r25, 0x04AD
    30a0:	a0 91 ae 04 	lds	r26, 0x04AE
    30a4:	b0 91 af 04 	lds	r27, 0x04AF
    30a8:	82 23       	and	r24, r18
    30aa:	93 23       	and	r25, r19
    30ac:	a4 23       	and	r26, r20
    30ae:	b5 23       	and	r27, r21
    30b0:	80 93 ac 04 	sts	0x04AC, r24
    30b4:	90 93 ad 04 	sts	0x04AD, r25
    30b8:	a0 93 ae 04 	sts	0x04AE, r26
    30bc:	b0 93 af 04 	sts	0x04AF, r27
    nrk_int_enable();
    30c0:	0e 94 2c 12 	call	0x2458	; 0x2458 <nrk_int_enable>

    return NRK_OK;
    30c4:	81 e0       	ldi	r24, 0x01	; 1
    30c6:	01 c0       	rjmp	.+2      	; 0x30ca <nrk_signal_delete+0x104>
    uint8_t task_ID;
    uint32_t sig_mask;

    sig_mask=SIG(sig_id);

    if( (sig_mask & _nrk_signal_list)==0) return NRK_ERROR; 
    30c8:	8f ef       	ldi	r24, 0xFF	; 255

    _nrk_signal_list&=~SIG(sig_id);
    nrk_int_enable();

    return NRK_OK;
}
    30ca:	1f 91       	pop	r17
    30cc:	0f 91       	pop	r16
    30ce:	ff 90       	pop	r15
    30d0:	ef 90       	pop	r14
    30d2:	df 90       	pop	r13
    30d4:	08 95       	ret

000030d6 <nrk_signal_unregister>:


int8_t nrk_signal_unregister(int8_t sig_id)
{
    30d6:	ef 92       	push	r14
    30d8:	ff 92       	push	r15
    30da:	0f 93       	push	r16
    30dc:	1f 93       	push	r17
    uint32_t sig_mask;

    sig_mask=SIG(sig_id);
    30de:	21 e0       	ldi	r18, 0x01	; 1
    30e0:	30 e0       	ldi	r19, 0x00	; 0
    30e2:	40 e0       	ldi	r20, 0x00	; 0
    30e4:	50 e0       	ldi	r21, 0x00	; 0
    30e6:	04 c0       	rjmp	.+8      	; 0x30f0 <nrk_signal_unregister+0x1a>
    30e8:	22 0f       	add	r18, r18
    30ea:	33 1f       	adc	r19, r19
    30ec:	44 1f       	adc	r20, r20
    30ee:	55 1f       	adc	r21, r21
    30f0:	8a 95       	dec	r24
    30f2:	d2 f7       	brpl	.-12     	; 0x30e8 <nrk_signal_unregister+0x12>

    if(nrk_cur_task_TCB->registered_signal_mask & sig_mask)
    30f4:	e0 91 c2 06 	lds	r30, 0x06C2
    30f8:	f0 91 c3 06 	lds	r31, 0x06C3
    30fc:	85 85       	ldd	r24, Z+13	; 0x0d
    30fe:	96 85       	ldd	r25, Z+14	; 0x0e
    3100:	a7 85       	ldd	r26, Z+15	; 0x0f
    3102:	b0 89       	ldd	r27, Z+16	; 0x10
    3104:	79 01       	movw	r14, r18
    3106:	8a 01       	movw	r16, r20
    3108:	e8 22       	and	r14, r24
    310a:	f9 22       	and	r15, r25
    310c:	0a 23       	and	r16, r26
    310e:	1b 23       	and	r17, r27
    3110:	e1 14       	cp	r14, r1
    3112:	f1 04       	cpc	r15, r1
    3114:	01 05       	cpc	r16, r1
    3116:	11 05       	cpc	r17, r1
    3118:	d1 f0       	breq	.+52     	; 0x314e <nrk_signal_unregister+0x78>
    {
	nrk_cur_task_TCB->registered_signal_mask&=~(sig_mask); 	
    311a:	20 95       	com	r18
    311c:	30 95       	com	r19
    311e:	40 95       	com	r20
    3120:	50 95       	com	r21
    3122:	82 23       	and	r24, r18
    3124:	93 23       	and	r25, r19
    3126:	a4 23       	and	r26, r20
    3128:	b5 23       	and	r27, r21
    312a:	85 87       	std	Z+13, r24	; 0x0d
    312c:	96 87       	std	Z+14, r25	; 0x0e
    312e:	a7 87       	std	Z+15, r26	; 0x0f
    3130:	b0 8b       	std	Z+16, r27	; 0x10
	nrk_cur_task_TCB->active_signal_mask&=~(sig_mask); 	
    3132:	81 89       	ldd	r24, Z+17	; 0x11
    3134:	92 89       	ldd	r25, Z+18	; 0x12
    3136:	a3 89       	ldd	r26, Z+19	; 0x13
    3138:	b4 89       	ldd	r27, Z+20	; 0x14
    313a:	82 23       	and	r24, r18
    313c:	93 23       	and	r25, r19
    313e:	a4 23       	and	r26, r20
    3140:	b5 23       	and	r27, r21
    3142:	81 8b       	std	Z+17, r24	; 0x11
    3144:	92 8b       	std	Z+18, r25	; 0x12
    3146:	a3 8b       	std	Z+19, r26	; 0x13
    3148:	b4 8b       	std	Z+20, r27	; 0x14
    }
    else
	return NRK_ERROR;
    return NRK_OK;
    314a:	81 e0       	ldi	r24, 0x01	; 1
    314c:	01 c0       	rjmp	.+2      	; 0x3150 <nrk_signal_unregister+0x7a>
    {
	nrk_cur_task_TCB->registered_signal_mask&=~(sig_mask); 	
	nrk_cur_task_TCB->active_signal_mask&=~(sig_mask); 	
    }
    else
	return NRK_ERROR;
    314e:	8f ef       	ldi	r24, 0xFF	; 255
    return NRK_OK;
}
    3150:	1f 91       	pop	r17
    3152:	0f 91       	pop	r16
    3154:	ff 90       	pop	r15
    3156:	ef 90       	pop	r14
    3158:	08 95       	ret

0000315a <nrk_signal_register>:

int8_t nrk_signal_register(int8_t sig_id)
{

    // Make sure the signal was created...
    if(SIG(sig_id) & _nrk_signal_list )
    315a:	20 91 ac 04 	lds	r18, 0x04AC
    315e:	30 91 ad 04 	lds	r19, 0x04AD
    3162:	40 91 ae 04 	lds	r20, 0x04AE
    3166:	50 91 af 04 	lds	r21, 0x04AF
    316a:	08 2e       	mov	r0, r24
    316c:	04 c0       	rjmp	.+8      	; 0x3176 <nrk_signal_register+0x1c>
    316e:	56 95       	lsr	r21
    3170:	47 95       	ror	r20
    3172:	37 95       	ror	r19
    3174:	27 95       	ror	r18
    3176:	0a 94       	dec	r0
    3178:	d2 f7       	brpl	.-12     	; 0x316e <nrk_signal_register+0x14>
    317a:	21 70       	andi	r18, 0x01	; 1
    317c:	30 70       	andi	r19, 0x00	; 0
    317e:	21 15       	cp	r18, r1
    3180:	31 05       	cpc	r19, r1
    3182:	e9 f0       	breq	.+58     	; 0x31be <nrk_signal_register+0x64>
    {
	nrk_cur_task_TCB->registered_signal_mask|=SIG(sig_id); 	
    3184:	e0 91 c2 06 	lds	r30, 0x06C2
    3188:	f0 91 c3 06 	lds	r31, 0x06C3
    318c:	21 e0       	ldi	r18, 0x01	; 1
    318e:	30 e0       	ldi	r19, 0x00	; 0
    3190:	40 e0       	ldi	r20, 0x00	; 0
    3192:	50 e0       	ldi	r21, 0x00	; 0
    3194:	04 c0       	rjmp	.+8      	; 0x319e <nrk_signal_register+0x44>
    3196:	22 0f       	add	r18, r18
    3198:	33 1f       	adc	r19, r19
    319a:	44 1f       	adc	r20, r20
    319c:	55 1f       	adc	r21, r21
    319e:	8a 95       	dec	r24
    31a0:	d2 f7       	brpl	.-12     	; 0x3196 <nrk_signal_register+0x3c>
    31a2:	85 85       	ldd	r24, Z+13	; 0x0d
    31a4:	96 85       	ldd	r25, Z+14	; 0x0e
    31a6:	a7 85       	ldd	r26, Z+15	; 0x0f
    31a8:	b0 89       	ldd	r27, Z+16	; 0x10
    31aa:	82 2b       	or	r24, r18
    31ac:	93 2b       	or	r25, r19
    31ae:	a4 2b       	or	r26, r20
    31b0:	b5 2b       	or	r27, r21
    31b2:	85 87       	std	Z+13, r24	; 0x0d
    31b4:	96 87       	std	Z+14, r25	; 0x0e
    31b6:	a7 87       	std	Z+15, r26	; 0x0f
    31b8:	b0 8b       	std	Z+16, r27	; 0x10
	return NRK_OK;
    31ba:	81 e0       	ldi	r24, 0x01	; 1
    31bc:	08 95       	ret
    }

    return NRK_ERROR;
    31be:	8f ef       	ldi	r24, 0xFF	; 255
}
    31c0:	08 95       	ret

000031c2 <nrk_event_signal>:

int8_t nrk_event_signal(int8_t sig_id)
{
    31c2:	ef 92       	push	r14
    31c4:	ff 92       	push	r15
    31c6:	0f 93       	push	r16
    31c8:	1f 93       	push	r17
    31ca:	df 93       	push	r29
    31cc:	cf 93       	push	r28
    31ce:	0f 92       	push	r0
    31d0:	cd b7       	in	r28, 0x3d	; 61
    31d2:	de b7       	in	r29, 0x3e	; 62

    uint8_t task_ID;
    uint8_t event_occured=0;
    uint32_t sig_mask;

    sig_mask=SIG(sig_id);
    31d4:	91 e0       	ldi	r25, 0x01	; 1
    31d6:	e9 2e       	mov	r14, r25
    31d8:	f1 2c       	mov	r15, r1
    31da:	01 2d       	mov	r16, r1
    31dc:	11 2d       	mov	r17, r1
    31de:	04 c0       	rjmp	.+8      	; 0x31e8 <nrk_event_signal+0x26>
    31e0:	ee 0c       	add	r14, r14
    31e2:	ff 1c       	adc	r15, r15
    31e4:	00 1f       	adc	r16, r16
    31e6:	11 1f       	adc	r17, r17
    31e8:	8a 95       	dec	r24
    31ea:	d2 f7       	brpl	.-12     	; 0x31e0 <nrk_event_signal+0x1e>
    // Check if signal was created
    // Signal was not created
    if((sig_mask & _nrk_signal_list)==0 ) { _nrk_errno_set(1); return NRK_ERROR;}
    31ec:	80 91 ac 04 	lds	r24, 0x04AC
    31f0:	90 91 ad 04 	lds	r25, 0x04AD
    31f4:	a0 91 ae 04 	lds	r26, 0x04AE
    31f8:	b0 91 af 04 	lds	r27, 0x04AF
    31fc:	8e 21       	and	r24, r14
    31fe:	9f 21       	and	r25, r15
    3200:	a0 23       	and	r26, r16
    3202:	b1 23       	and	r27, r17
    3204:	00 97       	sbiw	r24, 0x00	; 0
    3206:	a1 05       	cpc	r26, r1
    3208:	b1 05       	cpc	r27, r1
    320a:	11 f4       	brne	.+4      	; 0x3210 <nrk_event_signal+0x4e>
    320c:	81 e0       	ldi	r24, 0x01	; 1
    320e:	3f c0       	rjmp	.+126    	; 0x328e <nrk_event_signal+0xcc>

    //needs to be atomic otherwise run the risk of multiple tasks being scheduled late and not in order of priority.  
    nrk_int_disable();
    3210:	0e 94 2a 12 	call	0x2454	; 0x2454 <nrk_int_disable>
    3214:	ec ef       	ldi	r30, 0xFC	; 252
    3216:	f5 e0       	ldi	r31, 0x05	; 5

int8_t nrk_event_signal(int8_t sig_id)
{

    uint8_t task_ID;
    uint8_t event_occured=0;
    3218:	20 e0       	ldi	r18, 0x00	; 0
	//	{
	//	printf( "task %d is event suspended\r\n",task_ID );
	if(nrk_task_TCB[task_ID].event_suspend==SIG_EVENT_SUSPENDED)
	    if((nrk_task_TCB[task_ID].active_signal_mask & sig_mask))
	    {
		nrk_task_TCB[task_ID].task_state=SUSPENDED;
    321a:	33 e0       	ldi	r19, 0x03	; 3


	//	if (nrk_task_TCB[task_ID].task_state == EVENT_SUSPENDED)   
	//	{
	//	printf( "task %d is event suspended\r\n",task_ID );
	if(nrk_task_TCB[task_ID].event_suspend==SIG_EVENT_SUSPENDED)
    321c:	80 81       	ld	r24, Z
    321e:	81 30       	cpi	r24, 0x01	; 1
    3220:	a9 f4       	brne	.+42     	; 0x324c <nrk_event_signal+0x8a>
	    if((nrk_task_TCB[task_ID].active_signal_mask & sig_mask))
    3222:	82 85       	ldd	r24, Z+10	; 0x0a
    3224:	93 85       	ldd	r25, Z+11	; 0x0b
    3226:	a4 85       	ldd	r26, Z+12	; 0x0c
    3228:	b5 85       	ldd	r27, Z+13	; 0x0d
    322a:	8e 21       	and	r24, r14
    322c:	9f 21       	and	r25, r15
    322e:	a0 23       	and	r26, r16
    3230:	b1 23       	and	r27, r17
    3232:	00 97       	sbiw	r24, 0x00	; 0
    3234:	a1 05       	cpc	r26, r1
    3236:	b1 05       	cpc	r27, r1
    3238:	49 f0       	breq	.+18     	; 0x324c <nrk_event_signal+0x8a>
	    {
		nrk_task_TCB[task_ID].task_state=SUSPENDED;
    323a:	32 83       	std	Z+2, r19	; 0x02
		nrk_task_TCB[task_ID].next_wakeup=0;
    323c:	17 86       	std	Z+15, r1	; 0x0f
    323e:	16 86       	std	Z+14, r1	; 0x0e
		nrk_task_TCB[task_ID].event_suspend=0;
    3240:	10 82       	st	Z, r1
		// Add the event trigger here so it is returned
		// from nrk_event_wait()
		nrk_task_TCB[task_ID].active_signal_mask=sig_mask;
    3242:	e2 86       	std	Z+10, r14	; 0x0a
    3244:	f3 86       	std	Z+11, r15	; 0x0b
    3246:	04 87       	std	Z+12, r16	; 0x0c
    3248:	15 87       	std	Z+13, r17	; 0x0d
		event_occured=1;
    324a:	21 e0       	ldi	r18, 0x01	; 1
	    }

	if(nrk_task_TCB[task_ID].event_suspend==RSRC_EVENT_SUSPENDED)
    324c:	80 81       	ld	r24, Z
    324e:	82 30       	cpi	r24, 0x02	; 2
    3250:	91 f4       	brne	.+36     	; 0x3276 <nrk_event_signal+0xb4>
	    if((nrk_task_TCB[task_ID].active_signal_mask == sig_mask))
    3252:	82 85       	ldd	r24, Z+10	; 0x0a
    3254:	93 85       	ldd	r25, Z+11	; 0x0b
    3256:	a4 85       	ldd	r26, Z+12	; 0x0c
    3258:	b5 85       	ldd	r27, Z+13	; 0x0d
    325a:	8e 15       	cp	r24, r14
    325c:	9f 05       	cpc	r25, r15
    325e:	a0 07       	cpc	r26, r16
    3260:	b1 07       	cpc	r27, r17
    3262:	49 f4       	brne	.+18     	; 0x3276 <nrk_event_signal+0xb4>
	    {
		nrk_task_TCB[task_ID].task_state=SUSPENDED;
    3264:	32 83       	std	Z+2, r19	; 0x02
		nrk_task_TCB[task_ID].next_wakeup=0;
    3266:	17 86       	std	Z+15, r1	; 0x0f
    3268:	16 86       	std	Z+14, r1	; 0x0e
		nrk_task_TCB[task_ID].event_suspend=0;
    326a:	10 82       	st	Z, r1
		// Add the event trigger here so it is returned
		// from nrk_event_wait()
		nrk_task_TCB[task_ID].active_signal_mask=0;
    326c:	12 86       	std	Z+10, r1	; 0x0a
    326e:	13 86       	std	Z+11, r1	; 0x0b
    3270:	14 86       	std	Z+12, r1	; 0x0c
    3272:	15 86       	std	Z+13, r1	; 0x0d
		event_occured=1;
    3274:	21 e0       	ldi	r18, 0x01	; 1
		nrk_task_TCB[task_ID].task_state=SUSPENDED;
		nrk_task_TCB[task_ID].next_wakeup=0;
		nrk_task_TCB[task_ID].event_suspend=0;
		// Add the event trigger here so it is returned
		// from nrk_event_wait()
		nrk_task_TCB[task_ID].active_signal_mask=0;
    3276:	b2 96       	adiw	r30, 0x22	; 34
    // Signal was not created
    if((sig_mask & _nrk_signal_list)==0 ) { _nrk_errno_set(1); return NRK_ERROR;}

    //needs to be atomic otherwise run the risk of multiple tasks being scheduled late and not in order of priority.  
    nrk_int_disable();
    for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++){
    3278:	86 e0       	ldi	r24, 0x06	; 6
    327a:	e6 3a       	cpi	r30, 0xA6	; 166
    327c:	f8 07       	cpc	r31, r24
    327e:	71 f6       	brne	.-100    	; 0x321c <nrk_event_signal+0x5a>
		event_occured=1;
	    }   

	//	}
    }
    nrk_int_enable();
    3280:	29 83       	std	Y+1, r18	; 0x01
    3282:	0e 94 2c 12 	call	0x2458	; 0x2458 <nrk_int_enable>
    if(event_occured)
    3286:	29 81       	ldd	r18, Y+1	; 0x01
    3288:	22 23       	and	r18, r18
    328a:	29 f4       	brne	.+10     	; 0x3296 <nrk_event_signal+0xd4>
    {
	return NRK_OK;
    } 
    // No task was waiting on the signal
    _nrk_errno_set(2);
    328c:	82 e0       	ldi	r24, 0x02	; 2
    328e:	0e 94 49 14 	call	0x2892	; 0x2892 <_nrk_errno_set>
    return NRK_ERROR;
    3292:	8f ef       	ldi	r24, 0xFF	; 255
    3294:	01 c0       	rjmp	.+2      	; 0x3298 <nrk_event_signal+0xd6>
	//	}
    }
    nrk_int_enable();
    if(event_occured)
    {
	return NRK_OK;
    3296:	81 e0       	ldi	r24, 0x01	; 1
    } 
    // No task was waiting on the signal
    _nrk_errno_set(2);
    return NRK_ERROR;
}
    3298:	0f 90       	pop	r0
    329a:	cf 91       	pop	r28
    329c:	df 91       	pop	r29
    329e:	1f 91       	pop	r17
    32a0:	0f 91       	pop	r16
    32a2:	ff 90       	pop	r15
    32a4:	ef 90       	pop	r14
    32a6:	08 95       	ret

000032a8 <nrk_event_wait>:

uint32_t nrk_event_wait(uint32_t event_mask)
{

    // FIXME: Should go through list and check that all masks are registered, not just 1
    if(event_mask &  nrk_cur_task_TCB->registered_signal_mask)
    32a8:	e0 91 c2 06 	lds	r30, 0x06C2
    32ac:	f0 91 c3 06 	lds	r31, 0x06C3
    32b0:	25 85       	ldd	r18, Z+13	; 0x0d
    32b2:	36 85       	ldd	r19, Z+14	; 0x0e
    32b4:	47 85       	ldd	r20, Z+15	; 0x0f
    32b6:	50 89       	ldd	r21, Z+16	; 0x10
    32b8:	26 23       	and	r18, r22
    32ba:	37 23       	and	r19, r23
    32bc:	48 23       	and	r20, r24
    32be:	59 23       	and	r21, r25
    32c0:	21 15       	cp	r18, r1
    32c2:	31 05       	cpc	r19, r1
    32c4:	41 05       	cpc	r20, r1
    32c6:	51 05       	cpc	r21, r1
    32c8:	21 f1       	breq	.+72     	; 0x3312 <nrk_event_wait+0x6a>
    {
	nrk_cur_task_TCB->active_signal_mask=event_mask; 
    32ca:	61 8b       	std	Z+17, r22	; 0x11
    32cc:	72 8b       	std	Z+18, r23	; 0x12
    32ce:	83 8b       	std	Z+19, r24	; 0x13
    32d0:	94 8b       	std	Z+20, r25	; 0x14
	nrk_cur_task_TCB->event_suspend=SIG_EVENT_SUSPENDED; 
    32d2:	21 e0       	ldi	r18, 0x01	; 1
    32d4:	27 83       	std	Z+7, r18	; 0x07
    else
    {
	return 0;
    }

    if(event_mask & SIG(nrk_wakeup_signal))
    32d6:	00 90 b2 06 	lds	r0, 0x06B2
    32da:	04 c0       	rjmp	.+8      	; 0x32e4 <nrk_event_wait+0x3c>
    32dc:	96 95       	lsr	r25
    32de:	87 95       	ror	r24
    32e0:	77 95       	ror	r23
    32e2:	67 95       	ror	r22
    32e4:	0a 94       	dec	r0
    32e6:	d2 f7       	brpl	.-12     	; 0x32dc <nrk_event_wait+0x34>
    32e8:	61 70       	andi	r22, 0x01	; 1
    32ea:	70 70       	andi	r23, 0x00	; 0
    32ec:	61 15       	cp	r22, r1
    32ee:	71 05       	cpc	r23, r1
    32f0:	19 f0       	breq	.+6      	; 0x32f8 <nrk_event_wait+0x50>
	nrk_wait_until_nw();
    32f2:	0e 94 ac 1d 	call	0x3b58	; 0x3b58 <nrk_wait_until_nw>
    32f6:	04 c0       	rjmp	.+8      	; 0x3300 <nrk_event_wait+0x58>
    else
	nrk_wait_until_ticks(0);
    32f8:	80 e0       	ldi	r24, 0x00	; 0
    32fa:	90 e0       	ldi	r25, 0x00	; 0
    32fc:	0e 94 d3 1d 	call	0x3ba6	; 0x3ba6 <nrk_wait_until_ticks>
    //unmask the signal when its return so it has logical value like 1 to or whatever was user defined
    return ( (nrk_cur_task_TCB->active_signal_mask));
    3300:	e0 91 c2 06 	lds	r30, 0x06C2
    3304:	f0 91 c3 06 	lds	r31, 0x06C3
    3308:	21 89       	ldd	r18, Z+17	; 0x11
    330a:	32 89       	ldd	r19, Z+18	; 0x12
    330c:	43 89       	ldd	r20, Z+19	; 0x13
    330e:	54 89       	ldd	r21, Z+20	; 0x14
    3310:	03 c0       	rjmp	.+6      	; 0x3318 <nrk_event_wait+0x70>
	nrk_cur_task_TCB->active_signal_mask=event_mask; 
	nrk_cur_task_TCB->event_suspend=SIG_EVENT_SUSPENDED; 
    }
    else
    {
	return 0;
    3312:	20 e0       	ldi	r18, 0x00	; 0
    3314:	30 e0       	ldi	r19, 0x00	; 0
    3316:	a9 01       	movw	r20, r18
	nrk_wait_until_nw();
    else
	nrk_wait_until_ticks(0);
    //unmask the signal when its return so it has logical value like 1 to or whatever was user defined
    return ( (nrk_cur_task_TCB->active_signal_mask));
}
    3318:	b9 01       	movw	r22, r18
    331a:	ca 01       	movw	r24, r20
    331c:	08 95       	ret

0000331e <nrk_sem_create>:
}

nrk_sem_t* nrk_sem_create(uint8_t count,uint8_t ceiling_prio)
{
    uint8_t i;
    if(_nrk_resource_cnt>=(NRK_MAX_RESOURCE_CNT-1))
    331e:	90 91 c1 06 	lds	r25, 0x06C1
    3322:	94 30       	cpi	r25, 0x04	; 4
    3324:	d0 f4       	brcc	.+52     	; 0x335a <nrk_sem_create+0x3c>
    3326:	e1 ea       	ldi	r30, 0xA1	; 161
    3328:	f6 e0       	ldi	r31, 0x06	; 6
    332a:	20 e0       	ldi	r18, 0x00	; 0
	return NULL;  
    for(i=0; i<NRK_MAX_RESOURCE_CNT; i++ )
    {
	if(nrk_sem_list[i].count==-1) break;
    332c:	30 81       	ld	r19, Z
    332e:	3f 3f       	cpi	r19, 0xFF	; 255
    3330:	21 f0       	breq	.+8      	; 0x333a <nrk_sem_create+0x1c>
nrk_sem_t* nrk_sem_create(uint8_t count,uint8_t ceiling_prio)
{
    uint8_t i;
    if(_nrk_resource_cnt>=(NRK_MAX_RESOURCE_CNT-1))
	return NULL;  
    for(i=0; i<NRK_MAX_RESOURCE_CNT; i++ )
    3332:	2f 5f       	subi	r18, 0xFF	; 255
    3334:	33 96       	adiw	r30, 0x03	; 3
    3336:	25 30       	cpi	r18, 0x05	; 5
    3338:	c9 f7       	brne	.-14     	; 0x332c <nrk_sem_create+0xe>
    {
	if(nrk_sem_list[i].count==-1) break;
    }

    nrk_sem_list[i].value=count;
    333a:	30 e0       	ldi	r19, 0x00	; 0
    333c:	f9 01       	movw	r30, r18
    333e:	ee 0f       	add	r30, r30
    3340:	ff 1f       	adc	r31, r31
    3342:	e2 0f       	add	r30, r18
    3344:	f3 1f       	adc	r31, r19
    3346:	ef 55       	subi	r30, 0x5F	; 95
    3348:	f9 4f       	sbci	r31, 0xF9	; 249
    334a:	82 83       	std	Z+2, r24	; 0x02
    nrk_sem_list[i].count=count;
    334c:	80 83       	st	Z, r24
    nrk_sem_list[i].resource_ceiling=ceiling_prio;
    334e:	61 83       	std	Z+1, r22	; 0x01
    _nrk_resource_cnt++;
    3350:	9f 5f       	subi	r25, 0xFF	; 255
    3352:	90 93 c1 06 	sts	0x06C1, r25
    return	&nrk_sem_list[i];
    3356:	9f 01       	movw	r18, r30
    3358:	02 c0       	rjmp	.+4      	; 0x335e <nrk_sem_create+0x40>

nrk_sem_t* nrk_sem_create(uint8_t count,uint8_t ceiling_prio)
{
    uint8_t i;
    if(_nrk_resource_cnt>=(NRK_MAX_RESOURCE_CNT-1))
	return NULL;  
    335a:	20 e0       	ldi	r18, 0x00	; 0
    335c:	30 e0       	ldi	r19, 0x00	; 0
    nrk_sem_list[i].value=count;
    nrk_sem_list[i].count=count;
    nrk_sem_list[i].resource_ceiling=ceiling_prio;
    _nrk_resource_cnt++;
    return	&nrk_sem_list[i];
}
    335e:	c9 01       	movw	r24, r18
    3360:	08 95       	ret

00003362 <nrk_get_resource_index>:

int8_t nrk_get_resource_index(nrk_sem_t *resrc)
{
    3362:	bc 01       	movw	r22, r24
    3364:	20 e0       	ldi	r18, 0x00	; 0
    3366:	30 e0       	ldi	r19, 0x00	; 0
    int8_t id;
    for(id=0;id<NRK_MAX_RESOURCE_CNT;id++)
	if((nrk_sem_t *)(&nrk_sem_list[id])==(nrk_sem_t*)resrc)
	    return id;
    return NRK_ERROR;
    3368:	82 2f       	mov	r24, r18

int8_t nrk_get_resource_index(nrk_sem_t *resrc)
{
    int8_t id;
    for(id=0;id<NRK_MAX_RESOURCE_CNT;id++)
	if((nrk_sem_t *)(&nrk_sem_list[id])==(nrk_sem_t*)resrc)
    336a:	a9 01       	movw	r20, r18
    336c:	44 0f       	add	r20, r20
    336e:	55 1f       	adc	r21, r21
    3370:	42 0f       	add	r20, r18
    3372:	53 1f       	adc	r21, r19
    3374:	4f 55       	subi	r20, 0x5F	; 95
    3376:	59 4f       	sbci	r21, 0xF9	; 249
    3378:	64 17       	cp	r22, r20
    337a:	75 07       	cpc	r23, r21
    337c:	31 f0       	breq	.+12     	; 0x338a <nrk_get_resource_index+0x28>
    337e:	2f 5f       	subi	r18, 0xFF	; 255
    3380:	3f 4f       	sbci	r19, 0xFF	; 255
}

int8_t nrk_get_resource_index(nrk_sem_t *resrc)
{
    int8_t id;
    for(id=0;id<NRK_MAX_RESOURCE_CNT;id++)
    3382:	25 30       	cpi	r18, 0x05	; 5
    3384:	31 05       	cpc	r19, r1
    3386:	81 f7       	brne	.-32     	; 0x3368 <nrk_get_resource_index+0x6>
	if((nrk_sem_t *)(&nrk_sem_list[id])==(nrk_sem_t*)resrc)
	    return id;
    return NRK_ERROR;
    3388:	8f ef       	ldi	r24, 0xFF	; 255
}
    338a:	08 95       	ret

0000338c <nrk_sem_delete>:
    return NRK_OK;
}

int8_t  nrk_sem_delete(nrk_sem_t *rsrc)
{
    int8_t id=nrk_get_resource_index(rsrc);	
    338c:	0e 94 b1 19 	call	0x3362	; 0x3362 <nrk_get_resource_index>
    int8_t task_ID;
    if(id==-1) { _nrk_errno_set(1); return NRK_ERROR;}
    3390:	8f 3f       	cpi	r24, 0xFF	; 255
    3392:	11 f4       	brne	.+4      	; 0x3398 <nrk_sem_delete+0xc>
    3394:	81 e0       	ldi	r24, 0x01	; 1
    3396:	03 c0       	rjmp	.+6      	; 0x339e <nrk_sem_delete+0x12>
    if(id==NRK_MAX_RESOURCE_CNT) { _nrk_errno_set(2); return NRK_ERROR; }
    3398:	85 30       	cpi	r24, 0x05	; 5
    339a:	29 f4       	brne	.+10     	; 0x33a6 <nrk_sem_delete+0x1a>
    339c:	82 e0       	ldi	r24, 0x02	; 2
    339e:	0e 94 49 14 	call	0x2892	; 0x2892 <_nrk_errno_set>
    33a2:	8f ef       	ldi	r24, 0xFF	; 255
    33a4:	08 95       	ret

    nrk_sem_list[id].count=-1;
    33a6:	99 27       	eor	r25, r25
    33a8:	87 fd       	sbrc	r24, 7
    33aa:	90 95       	com	r25
    33ac:	fc 01       	movw	r30, r24
    33ae:	ee 0f       	add	r30, r30
    33b0:	ff 1f       	adc	r31, r31
    33b2:	e8 0f       	add	r30, r24
    33b4:	f9 1f       	adc	r31, r25
    33b6:	ef 55       	subi	r30, 0x5F	; 95
    33b8:	f9 4f       	sbci	r31, 0xF9	; 249
    33ba:	8f ef       	ldi	r24, 0xFF	; 255
    33bc:	80 83       	st	Z, r24
    nrk_sem_list[id].value=-1;
    33be:	82 83       	std	Z+2, r24	; 0x02
    nrk_sem_list[id].resource_ceiling=-1;
    33c0:	81 83       	std	Z+1, r24	; 0x01
    _nrk_resource_cnt--;
    33c2:	80 91 c1 06 	lds	r24, 0x06C1
    33c6:	81 50       	subi	r24, 0x01	; 1
    33c8:	80 93 c1 06 	sts	0x06C1, r24
    return NRK_OK;
    33cc:	81 e0       	ldi	r24, 0x01	; 1
}
    33ce:	08 95       	ret

000033d0 <nrk_sem_post>:
}



int8_t nrk_sem_post(nrk_sem_t *rsrc)
{
    33d0:	ef 92       	push	r14
    33d2:	ff 92       	push	r15
    33d4:	0f 93       	push	r16
    33d6:	1f 93       	push	r17
    33d8:	df 93       	push	r29
    33da:	cf 93       	push	r28
    33dc:	0f 92       	push	r0
    33de:	cd b7       	in	r28, 0x3d	; 61
    33e0:	de b7       	in	r29, 0x3e	; 62
    int8_t id=nrk_get_resource_index(rsrc);	
    33e2:	0e 94 b1 19 	call	0x3362	; 0x3362 <nrk_get_resource_index>
    33e6:	68 2f       	mov	r22, r24
    int8_t task_ID;
    int8_t sem_ID;
    if(id==-1) { _nrk_errno_set(1); return NRK_ERROR;}
    33e8:	8f 3f       	cpi	r24, 0xFF	; 255
    33ea:	11 f4       	brne	.+4      	; 0x33f0 <nrk_sem_post+0x20>
    33ec:	81 e0       	ldi	r24, 0x01	; 1
    33ee:	03 c0       	rjmp	.+6      	; 0x33f6 <nrk_sem_post+0x26>
    if(id==NRK_MAX_RESOURCE_CNT) { _nrk_errno_set(2); return NRK_ERROR; }
    33f0:	85 30       	cpi	r24, 0x05	; 5
    33f2:	29 f4       	brne	.+10     	; 0x33fe <nrk_sem_post+0x2e>
    33f4:	82 e0       	ldi	r24, 0x02	; 2
    33f6:	0e 94 49 14 	call	0x2892	; 0x2892 <_nrk_errno_set>
    33fa:	8f ef       	ldi	r24, 0xFF	; 255
    33fc:	8f c0       	rjmp	.+286    	; 0x351c <nrk_sem_post+0x14c>

    if(nrk_sem_list[id].value<nrk_sem_list[id].count)
    33fe:	08 2f       	mov	r16, r24
    3400:	11 27       	eor	r17, r17
    3402:	07 fd       	sbrc	r16, 7
    3404:	10 95       	com	r17
    3406:	78 01       	movw	r14, r16
    3408:	ee 0c       	add	r14, r14
    340a:	ff 1c       	adc	r15, r15
    340c:	e0 0e       	add	r14, r16
    340e:	f1 1e       	adc	r15, r17
    3410:	81 ea       	ldi	r24, 0xA1	; 161
    3412:	96 e0       	ldi	r25, 0x06	; 6
    3414:	e8 0e       	add	r14, r24
    3416:	f9 1e       	adc	r15, r25
    3418:	d7 01       	movw	r26, r14
    341a:	12 96       	adiw	r26, 0x02	; 2
    341c:	9c 91       	ld	r25, X
    341e:	12 97       	sbiw	r26, 0x02	; 2
    3420:	8c 91       	ld	r24, X
    3422:	98 17       	cp	r25, r24
    3424:	0c f0       	brlt	.+2      	; 0x3428 <nrk_sem_post+0x58>
    3426:	79 c0       	rjmp	.+242    	; 0x351a <nrk_sem_post+0x14a>
    {
	// Signal RSRC Event		
	nrk_int_disable();
    3428:	69 83       	std	Y+1, r22	; 0x01
    342a:	0e 94 2a 12 	call	0x2454	; 0x2454 <nrk_int_disable>

	printf("Task %d released resource %d.\n", nrk_cur_task_TCB->task_ID, id);
    342e:	00 d0       	rcall	.+0      	; 0x3430 <nrk_sem_post+0x60>
    3430:	00 d0       	rcall	.+0      	; 0x3432 <nrk_sem_post+0x62>
    3432:	00 d0       	rcall	.+0      	; 0x3434 <nrk_sem_post+0x64>
    3434:	ed b7       	in	r30, 0x3d	; 61
    3436:	fe b7       	in	r31, 0x3e	; 62
    3438:	31 96       	adiw	r30, 0x01	; 1
    343a:	86 e9       	ldi	r24, 0x96	; 150
    343c:	91 e0       	ldi	r25, 0x01	; 1
    343e:	ad b7       	in	r26, 0x3d	; 61
    3440:	be b7       	in	r27, 0x3e	; 62
    3442:	12 96       	adiw	r26, 0x02	; 2
    3444:	9c 93       	st	X, r25
    3446:	8e 93       	st	-X, r24
    3448:	11 97       	sbiw	r26, 0x01	; 1
    344a:	a0 91 c2 06 	lds	r26, 0x06C2
    344e:	b0 91 c3 06 	lds	r27, 0x06C3
    3452:	18 96       	adiw	r26, 0x08	; 8
    3454:	8c 91       	ld	r24, X
    3456:	99 27       	eor	r25, r25
    3458:	87 fd       	sbrc	r24, 7
    345a:	90 95       	com	r25
    345c:	93 83       	std	Z+3, r25	; 0x03
    345e:	82 83       	std	Z+2, r24	; 0x02
    3460:	15 83       	std	Z+5, r17	; 0x05
    3462:	04 83       	std	Z+4, r16	; 0x04
    3464:	0e 94 33 42 	call	0x8466	; 0x8466 <printf>

	nrk_sem_list[id].value++;
    3468:	f7 01       	movw	r30, r14
    346a:	82 81       	ldd	r24, Z+2	; 0x02
    346c:	8f 5f       	subi	r24, 0xFF	; 255
    346e:	82 83       	std	Z+2, r24	; 0x02
	nrk_cur_task_TCB->elevated_prio_flag=0;
    3470:	e0 91 c2 06 	lds	r30, 0x06C2
    3474:	f0 91 c3 06 	lds	r31, 0x06C3
    3478:	14 82       	std	Z+4, r1	; 0x04

	// Increasing value increases availability of the semaphore
	// Reset system ceiling to lowest priority and iterate through the global semaphore array nrk_sem_list and find the highest locked resource ceiling
	systemceiling = 64;
    347a:	e2 ea       	ldi	r30, 0xA2	; 162
    347c:	f6 e0       	ldi	r31, 0x06	; 6
    347e:	8d b7       	in	r24, 0x3d	; 61
    3480:	9e b7       	in	r25, 0x3e	; 62
    3482:	06 96       	adiw	r24, 0x06	; 6
    3484:	0f b6       	in	r0, 0x3f	; 63
    3486:	f8 94       	cli
    3488:	9e bf       	out	0x3e, r25	; 62
    348a:	0f be       	out	0x3f, r0	; 63
    348c:	8d bf       	out	0x3d, r24	; 61
    348e:	20 e0       	ldi	r18, 0x00	; 0
    3490:	30 e0       	ldi	r19, 0x00	; 0
    3492:	70 e4       	ldi	r23, 0x40	; 64
    3494:	69 81       	ldd	r22, Y+1	; 0x01
	for (sem_ID = 0; sem_ID < NRK_MAX_RESOURCE_CNT; sem_ID++){

	    if(&nrk_sem_list[sem_ID] != NULL){
    3496:	a9 01       	movw	r20, r18
    3498:	44 0f       	add	r20, r20
    349a:	55 1f       	adc	r21, r21
    349c:	42 0f       	add	r20, r18
    349e:	53 1f       	adc	r21, r19
    34a0:	4f 55       	subi	r20, 0x5F	; 95
    34a2:	59 4f       	sbci	r21, 0xF9	; 249
    34a4:	71 f0       	breq	.+28     	; 0x34c2 <nrk_sem_post+0xf2>
		if (nrk_sem_list[sem_ID].resource_ceiling < systemceiling && nrk_sem_list[sem_ID].value == 0)
    34a6:	a0 81       	ld	r26, Z
    34a8:	4a 2f       	mov	r20, r26
    34aa:	55 27       	eor	r21, r21
    34ac:	47 fd       	sbrc	r20, 7
    34ae:	50 95       	com	r21
    34b0:	87 2f       	mov	r24, r23
    34b2:	90 e0       	ldi	r25, 0x00	; 0
    34b4:	48 17       	cp	r20, r24
    34b6:	59 07       	cpc	r21, r25
    34b8:	24 f4       	brge	.+8      	; 0x34c2 <nrk_sem_post+0xf2>
    34ba:	81 81       	ldd	r24, Z+1	; 0x01
    34bc:	88 23       	and	r24, r24
    34be:	09 f4       	brne	.+2      	; 0x34c2 <nrk_sem_post+0xf2>
		    systemceiling = nrk_sem_list[sem_ID].resource_ceiling;
    34c0:	7a 2f       	mov	r23, r26
    34c2:	2f 5f       	subi	r18, 0xFF	; 255
    34c4:	3f 4f       	sbci	r19, 0xFF	; 255
    34c6:	33 96       	adiw	r30, 0x03	; 3
	nrk_cur_task_TCB->elevated_prio_flag=0;

	// Increasing value increases availability of the semaphore
	// Reset system ceiling to lowest priority and iterate through the global semaphore array nrk_sem_list and find the highest locked resource ceiling
	systemceiling = 64;
	for (sem_ID = 0; sem_ID < NRK_MAX_RESOURCE_CNT; sem_ID++){
    34c8:	25 30       	cpi	r18, 0x05	; 5
    34ca:	31 05       	cpc	r19, r1
    34cc:	21 f7       	brne	.-56     	; 0x3496 <nrk_sem_post+0xc6>
    34ce:	70 93 b1 06 	sts	0x06B1, r23
    34d2:	ec ef       	ldi	r30, 0xFC	; 252
    34d4:	f5 e0       	ldi	r31, 0x05	; 5
	    }
	}

	for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++){
	    if(nrk_task_TCB[task_ID].event_suspend==RSRC_EVENT_SUSPENDED)
		if((nrk_task_TCB[task_ID].active_signal_mask == id))
    34d6:	86 2f       	mov	r24, r22
    34d8:	99 27       	eor	r25, r25
    34da:	87 fd       	sbrc	r24, 7
    34dc:	90 95       	com	r25
    34de:	a9 2f       	mov	r26, r25
    34e0:	b9 2f       	mov	r27, r25
		{
		    nrk_task_TCB[task_ID].task_state=SUSPENDED;
    34e2:	63 e0       	ldi	r22, 0x03	; 3
		    systemceiling = nrk_sem_list[sem_ID].resource_ceiling;
	    }
	}

	for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++){
	    if(nrk_task_TCB[task_ID].event_suspend==RSRC_EVENT_SUSPENDED)
    34e4:	20 81       	ld	r18, Z
    34e6:	22 30       	cpi	r18, 0x02	; 2
    34e8:	89 f4       	brne	.+34     	; 0x350c <nrk_sem_post+0x13c>
		if((nrk_task_TCB[task_ID].active_signal_mask == id))
    34ea:	22 85       	ldd	r18, Z+10	; 0x0a
    34ec:	33 85       	ldd	r19, Z+11	; 0x0b
    34ee:	44 85       	ldd	r20, Z+12	; 0x0c
    34f0:	55 85       	ldd	r21, Z+13	; 0x0d
    34f2:	28 17       	cp	r18, r24
    34f4:	39 07       	cpc	r19, r25
    34f6:	4a 07       	cpc	r20, r26
    34f8:	5b 07       	cpc	r21, r27
    34fa:	41 f4       	brne	.+16     	; 0x350c <nrk_sem_post+0x13c>
		{
		    nrk_task_TCB[task_ID].task_state=SUSPENDED;
    34fc:	62 83       	std	Z+2, r22	; 0x02
		    nrk_task_TCB[task_ID].next_wakeup=0;
    34fe:	17 86       	std	Z+15, r1	; 0x0f
    3500:	16 86       	std	Z+14, r1	; 0x0e
		    nrk_task_TCB[task_ID].event_suspend=0;
    3502:	10 82       	st	Z, r1
		    nrk_task_TCB[task_ID].active_signal_mask=0;
    3504:	12 86       	std	Z+10, r1	; 0x0a
    3506:	13 86       	std	Z+11, r1	; 0x0b
    3508:	14 86       	std	Z+12, r1	; 0x0c
    350a:	15 86       	std	Z+13, r1	; 0x0d
    350c:	b2 96       	adiw	r30, 0x22	; 34
		if (nrk_sem_list[sem_ID].resource_ceiling < systemceiling && nrk_sem_list[sem_ID].value == 0)
		    systemceiling = nrk_sem_list[sem_ID].resource_ceiling;
	    }
	}

	for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++){
    350e:	26 e0       	ldi	r18, 0x06	; 6
    3510:	e6 3a       	cpi	r30, 0xA6	; 166
    3512:	f2 07       	cpc	r31, r18
    3514:	39 f7       	brne	.-50     	; 0x34e4 <nrk_sem_post+0x114>
		    nrk_task_TCB[task_ID].event_suspend=0;
		    nrk_task_TCB[task_ID].active_signal_mask=0;
		}   

	}
	nrk_int_enable();
    3516:	0e 94 2c 12 	call	0x2458	; 0x2458 <nrk_int_enable>
    }

    return NRK_OK;
    351a:	81 e0       	ldi	r24, 0x01	; 1
}
    351c:	0f 90       	pop	r0
    351e:	cf 91       	pop	r28
    3520:	df 91       	pop	r29
    3522:	1f 91       	pop	r17
    3524:	0f 91       	pop	r16
    3526:	ff 90       	pop	r15
    3528:	ef 90       	pop	r14
    352a:	08 95       	ret

0000352c <nrk_sem_pend>:
}



int8_t nrk_sem_pend(nrk_sem_t *rsrc )
{
    352c:	0f 93       	push	r16
    352e:	1f 93       	push	r17
    3530:	df 93       	push	r29
    3532:	cf 93       	push	r28
    3534:	0f 92       	push	r0
    3536:	cd b7       	in	r28, 0x3d	; 61
    3538:	de b7       	in	r29, 0x3e	; 62
    int8_t id;
    int8_t sem_ID;
    id=nrk_get_resource_index(rsrc);  
    353a:	0e 94 b1 19 	call	0x3362	; 0x3362 <nrk_get_resource_index>
    if(id==-1) { _nrk_errno_set(1); return NRK_ERROR;}
    353e:	8f 3f       	cpi	r24, 0xFF	; 255
    3540:	11 f4       	brne	.+4      	; 0x3546 <nrk_sem_pend+0x1a>
    3542:	81 e0       	ldi	r24, 0x01	; 1
    3544:	03 c0       	rjmp	.+6      	; 0x354c <nrk_sem_pend+0x20>
    if(id==NRK_MAX_RESOURCE_CNT) { _nrk_errno_set(2); return NRK_ERROR; }
    3546:	85 30       	cpi	r24, 0x05	; 5
    3548:	29 f4       	brne	.+10     	; 0x3554 <nrk_sem_pend+0x28>
    354a:	82 e0       	ldi	r24, 0x02	; 2
    354c:	0e 94 49 14 	call	0x2892	; 0x2892 <_nrk_errno_set>
    3550:	8f ef       	ldi	r24, 0xFF	; 255
    3552:	a3 c0       	rjmp	.+326    	; 0x369a <nrk_sem_pend+0x16e>

    nrk_int_disable();
    3554:	89 83       	std	Y+1, r24	; 0x01
    3556:	0e 94 2a 12 	call	0x2454	; 0x2454 <nrk_int_disable>
    if(nrk_sem_list[id].value<=0)
    355a:	89 81       	ldd	r24, Y+1	; 0x01
    355c:	08 2f       	mov	r16, r24
    355e:	11 27       	eor	r17, r17
    3560:	07 fd       	sbrc	r16, 7
    3562:	10 95       	com	r17
    3564:	f8 01       	movw	r30, r16
    3566:	ee 0f       	add	r30, r30
    3568:	ff 1f       	adc	r31, r31
    356a:	e0 0f       	add	r30, r16
    356c:	f1 1f       	adc	r31, r17
    356e:	ef 55       	subi	r30, 0x5F	; 95
    3570:	f9 4f       	sbci	r31, 0xF9	; 249
    3572:	92 81       	ldd	r25, Z+2	; 0x02
    3574:	19 16       	cp	r1, r25
    3576:	b4 f0       	brlt	.+44     	; 0x35a4 <nrk_sem_pend+0x78>
    {
	nrk_cur_task_TCB->event_suspend|=RSRC_EVENT_SUSPENDED;
    3578:	e0 91 c2 06 	lds	r30, 0x06C2
    357c:	f0 91 c3 06 	lds	r31, 0x06C3
    3580:	97 81       	ldd	r25, Z+7	; 0x07
    3582:	92 60       	ori	r25, 0x02	; 2
    3584:	97 83       	std	Z+7, r25	; 0x07
	nrk_cur_task_TCB->active_signal_mask=id;
    3586:	99 27       	eor	r25, r25
    3588:	87 fd       	sbrc	r24, 7
    358a:	90 95       	com	r25
    358c:	a9 2f       	mov	r26, r25
    358e:	b9 2f       	mov	r27, r25
    3590:	81 8b       	std	Z+17, r24	; 0x11
    3592:	92 8b       	std	Z+18, r25	; 0x12
    3594:	a3 8b       	std	Z+19, r26	; 0x13
    3596:	b4 8b       	std	Z+20, r27	; 0x14
	// Wait on suspend event
	nrk_int_enable();
    3598:	0e 94 2c 12 	call	0x2458	; 0x2458 <nrk_int_enable>
	nrk_wait_until_ticks(0);
    359c:	80 e0       	ldi	r24, 0x00	; 0
    359e:	90 e0       	ldi	r25, 0x00	; 0
    35a0:	0e 94 d3 1d 	call	0x3ba6	; 0x3ba6 <nrk_wait_until_ticks>
    }

    printf("Task %d holds resource %d.\n", nrk_cur_task_TCB->task_ID, id);
    35a4:	00 d0       	rcall	.+0      	; 0x35a6 <nrk_sem_pend+0x7a>
    35a6:	00 d0       	rcall	.+0      	; 0x35a8 <nrk_sem_pend+0x7c>
    35a8:	00 d0       	rcall	.+0      	; 0x35aa <nrk_sem_pend+0x7e>
    35aa:	ed b7       	in	r30, 0x3d	; 61
    35ac:	fe b7       	in	r31, 0x3e	; 62
    35ae:	31 96       	adiw	r30, 0x01	; 1
    35b0:	85 eb       	ldi	r24, 0xB5	; 181
    35b2:	91 e0       	ldi	r25, 0x01	; 1
    35b4:	ad b7       	in	r26, 0x3d	; 61
    35b6:	be b7       	in	r27, 0x3e	; 62
    35b8:	12 96       	adiw	r26, 0x02	; 2
    35ba:	9c 93       	st	X, r25
    35bc:	8e 93       	st	-X, r24
    35be:	11 97       	sbiw	r26, 0x01	; 1
    35c0:	a0 91 c2 06 	lds	r26, 0x06C2
    35c4:	b0 91 c3 06 	lds	r27, 0x06C3
    35c8:	18 96       	adiw	r26, 0x08	; 8
    35ca:	8c 91       	ld	r24, X
    35cc:	99 27       	eor	r25, r25
    35ce:	87 fd       	sbrc	r24, 7
    35d0:	90 95       	com	r25
    35d2:	93 83       	std	Z+3, r25	; 0x03
    35d4:	82 83       	std	Z+2, r24	; 0x02
    35d6:	15 83       	std	Z+5, r17	; 0x05
    35d8:	04 83       	std	Z+4, r16	; 0x04
    35da:	0e 94 33 42 	call	0x8466	; 0x8466 <printf>
    nrk_sem_list[id].value--;
    35de:	f8 01       	movw	r30, r16
    35e0:	ee 0f       	add	r30, r30
    35e2:	ff 1f       	adc	r31, r31
    35e4:	e0 0f       	add	r30, r16
    35e6:	f1 1f       	adc	r31, r17
    35e8:	ef 55       	subi	r30, 0x5F	; 95
    35ea:	f9 4f       	sbci	r31, 0xF9	; 249
    35ec:	82 81       	ldd	r24, Z+2	; 0x02
    35ee:	81 50       	subi	r24, 0x01	; 1
    35f0:	82 83       	std	Z+2, r24	; 0x02
    // SRP - a task can be preempted if the preemption level is higher than system ceiling
    // Bigger relative deadline means smaller priority - Smaller the value for system ceiling means higher the priority
    // Compare and see if current_task_TCB period is smaller than the current system ceiling, if it is set new system ceiling
    // set new system ceiling
    //systemceiling =  nrk_cur_task_TCB->period;
    systemceiling = 64;
    35f2:	e2 ea       	ldi	r30, 0xA2	; 162
    35f4:	f6 e0       	ldi	r31, 0x06	; 6
    35f6:	8d b7       	in	r24, 0x3d	; 61
    35f8:	9e b7       	in	r25, 0x3e	; 62
    35fa:	06 96       	adiw	r24, 0x06	; 6
    35fc:	0f b6       	in	r0, 0x3f	; 63
    35fe:	f8 94       	cli
    3600:	9e bf       	out	0x3e, r25	; 62
    3602:	0f be       	out	0x3f, r0	; 63
    3604:	8d bf       	out	0x3d, r24	; 61
    3606:	80 e0       	ldi	r24, 0x00	; 0
    3608:	90 e0       	ldi	r25, 0x00	; 0
    360a:	60 e4       	ldi	r22, 0x40	; 64
    for (sem_ID = 0; sem_ID < NRK_MAX_RESOURCE_CNT; sem_ID++){
	//printf("sem_list id: %d \n\n",&nrk_sem_list[sem_ID]);
	if(&nrk_sem_list[sem_ID] != NULL){
    360c:	9c 01       	movw	r18, r24
    360e:	22 0f       	add	r18, r18
    3610:	33 1f       	adc	r19, r19
    3612:	28 0f       	add	r18, r24
    3614:	39 1f       	adc	r19, r25
    3616:	2f 55       	subi	r18, 0x5F	; 95
    3618:	39 4f       	sbci	r19, 0xF9	; 249
    361a:	71 f0       	breq	.+28     	; 0x3638 <nrk_sem_pend+0x10c>
	    if (nrk_sem_list[sem_ID].resource_ceiling < systemceiling && nrk_sem_list[sem_ID].value == 0)
    361c:	70 81       	ld	r23, Z
    361e:	47 2f       	mov	r20, r23
    3620:	55 27       	eor	r21, r21
    3622:	47 fd       	sbrc	r20, 7
    3624:	50 95       	com	r21
    3626:	26 2f       	mov	r18, r22
    3628:	30 e0       	ldi	r19, 0x00	; 0
    362a:	42 17       	cp	r20, r18
    362c:	53 07       	cpc	r21, r19
    362e:	24 f4       	brge	.+8      	; 0x3638 <nrk_sem_pend+0x10c>
    3630:	21 81       	ldd	r18, Z+1	; 0x01
    3632:	22 23       	and	r18, r18
    3634:	09 f4       	brne	.+2      	; 0x3638 <nrk_sem_pend+0x10c>
		systemceiling = nrk_sem_list[sem_ID].resource_ceiling;
    3636:	67 2f       	mov	r22, r23
    3638:	01 96       	adiw	r24, 0x01	; 1
    363a:	33 96       	adiw	r30, 0x03	; 3
    // Bigger relative deadline means smaller priority - Smaller the value for system ceiling means higher the priority
    // Compare and see if current_task_TCB period is smaller than the current system ceiling, if it is set new system ceiling
    // set new system ceiling
    //systemceiling =  nrk_cur_task_TCB->period;
    systemceiling = 64;
    for (sem_ID = 0; sem_ID < NRK_MAX_RESOURCE_CNT; sem_ID++){
    363c:	85 30       	cpi	r24, 0x05	; 5
    363e:	91 05       	cpc	r25, r1
    3640:	29 f7       	brne	.-54     	; 0x360c <nrk_sem_pend+0xe0>
    3642:	60 93 b1 06 	sts	0x06B1, r22
	if(&nrk_sem_list[sem_ID] != NULL){
	    if (nrk_sem_list[sem_ID].resource_ceiling < systemceiling && nrk_sem_list[sem_ID].value == 0)
		systemceiling = nrk_sem_list[sem_ID].resource_ceiling;
	}
    }
    printf("System Ceiling:%d\n", systemceiling);
    3646:	00 d0       	rcall	.+0      	; 0x3648 <nrk_sem_pend+0x11c>
    3648:	00 d0       	rcall	.+0      	; 0x364a <nrk_sem_pend+0x11e>
    364a:	ed b7       	in	r30, 0x3d	; 61
    364c:	fe b7       	in	r31, 0x3e	; 62
    364e:	31 96       	adiw	r30, 0x01	; 1
    3650:	81 ed       	ldi	r24, 0xD1	; 209
    3652:	91 e0       	ldi	r25, 0x01	; 1
    3654:	ad b7       	in	r26, 0x3d	; 61
    3656:	be b7       	in	r27, 0x3e	; 62
    3658:	12 96       	adiw	r26, 0x02	; 2
    365a:	9c 93       	st	X, r25
    365c:	8e 93       	st	-X, r24
    365e:	11 97       	sbiw	r26, 0x01	; 1
    3660:	62 83       	std	Z+2, r22	; 0x02
    3662:	13 82       	std	Z+3, r1	; 0x03
    3664:	0e 94 33 42 	call	0x8466	; 0x8466 <printf>


    nrk_cur_task_TCB->task_prio_ceil=nrk_sem_list[id].resource_ceiling;
    3668:	a0 91 c2 06 	lds	r26, 0x06C2
    366c:	b0 91 c3 06 	lds	r27, 0x06C3
    3670:	f8 01       	movw	r30, r16
    3672:	ee 0f       	add	r30, r30
    3674:	ff 1f       	adc	r31, r31
    3676:	e0 0f       	add	r30, r16
    3678:	f1 1f       	adc	r31, r17
    367a:	ef 55       	subi	r30, 0x5F	; 95
    367c:	f9 4f       	sbci	r31, 0xF9	; 249
    367e:	81 81       	ldd	r24, Z+1	; 0x01
    3680:	1b 96       	adiw	r26, 0x0b	; 11
    3682:	8c 93       	st	X, r24
    3684:	1b 97       	sbiw	r26, 0x0b	; 11
    nrk_cur_task_TCB->elevated_prio_flag=1;
    3686:	81 e0       	ldi	r24, 0x01	; 1
    3688:	14 96       	adiw	r26, 0x04	; 4
    368a:	8c 93       	st	X, r24
    nrk_int_enable();
    368c:	0f 90       	pop	r0
    368e:	0f 90       	pop	r0
    3690:	0f 90       	pop	r0
    3692:	0f 90       	pop	r0
    3694:	0e 94 2c 12 	call	0x2458	; 0x2458 <nrk_int_enable>

    return NRK_OK;
    3698:	81 e0       	ldi	r24, 0x01	; 1
}
    369a:	0f 90       	pop	r0
    369c:	cf 91       	pop	r28
    369e:	df 91       	pop	r29
    36a0:	1f 91       	pop	r17
    36a2:	0f 91       	pop	r16
    36a4:	08 95       	ret

000036a6 <nrk_sem_query>:
}

int8_t nrk_sem_query(nrk_sem_t *rsrc )
{
    int8_t id;
    id=nrk_get_resource_index(rsrc);  
    36a6:	0e 94 b1 19 	call	0x3362	; 0x3362 <nrk_get_resource_index>
    if(id==-1) { _nrk_errno_set(1); return NRK_ERROR;}
    36aa:	8f 3f       	cpi	r24, 0xFF	; 255
    36ac:	11 f4       	brne	.+4      	; 0x36b2 <nrk_sem_query+0xc>
    36ae:	81 e0       	ldi	r24, 0x01	; 1
    36b0:	03 c0       	rjmp	.+6      	; 0x36b8 <nrk_sem_query+0x12>
    if(id==NRK_MAX_RESOURCE_CNT) { _nrk_errno_set(2); return NRK_ERROR; }
    36b2:	85 30       	cpi	r24, 0x05	; 5
    36b4:	29 f4       	brne	.+10     	; 0x36c0 <nrk_sem_query+0x1a>
    36b6:	82 e0       	ldi	r24, 0x02	; 2
    36b8:	0e 94 49 14 	call	0x2892	; 0x2892 <_nrk_errno_set>
    36bc:	8f ef       	ldi	r24, 0xFF	; 255
    36be:	08 95       	ret

    return(nrk_sem_list[id].value);
    36c0:	99 27       	eor	r25, r25
    36c2:	87 fd       	sbrc	r24, 7
    36c4:	90 95       	com	r25
    36c6:	fc 01       	movw	r30, r24
    36c8:	ee 0f       	add	r30, r30
    36ca:	ff 1f       	adc	r31, r31
    36cc:	e8 0f       	add	r30, r24
    36ce:	f9 1f       	adc	r31, r25
    36d0:	ef 55       	subi	r30, 0x5F	; 95
    36d2:	f9 4f       	sbci	r31, 0xF9	; 249
    36d4:	82 81       	ldd	r24, Z+2	; 0x02
}
    36d6:	08 95       	ret

000036d8 <nrk_get_high_ready_task_ID>:

inline void _nrk_wait_for_scheduler ();

uint8_t nrk_get_high_ready_task_ID ()
{
	return (_head_node->task_ID);
    36d8:	e0 91 b7 06 	lds	r30, 0x06B7
    36dc:	f0 91 b8 06 	lds	r31, 0x06B8
}
    36e0:	80 81       	ld	r24, Z
    36e2:	08 95       	ret

000036e4 <nrk_print_readyQ>:

void nrk_print_readyQ ()
{
    36e4:	0f 93       	push	r16
    36e6:	1f 93       	push	r17
    36e8:	cf 93       	push	r28
    36ea:	df 93       	push	r29
	nrk_queue *ptr;
	ptr = _head_node;
    36ec:	c0 91 b7 06 	lds	r28, 0x06B7
    36f0:	d0 91 b8 06 	lds	r29, 0x06B8
	nrk_kprintf (PSTR ("nrk_queue: "));
    36f4:	84 e8       	ldi	r24, 0x84	; 132
    36f6:	93 e0       	ldi	r25, 0x03	; 3
    36f8:	0e 94 12 0f 	call	0x1e24	; 0x1e24 <nrk_kprintf>
	while (ptr != NULL)
	{
		printf("%d ", &nrk_task_TCB[ptr->task_ID].next_period);
    36fc:	04 ee       	ldi	r16, 0xE4	; 228
    36fe:	11 e0       	ldi	r17, 0x01	; 1
void nrk_print_readyQ ()
{
	nrk_queue *ptr;
	ptr = _head_node;
	nrk_kprintf (PSTR ("nrk_queue: "));
	while (ptr != NULL)
    3700:	1f c0       	rjmp	.+62     	; 0x3740 <nrk_print_readyQ+0x5c>
	{
		printf("%d ", &nrk_task_TCB[ptr->task_ID].next_period);
    3702:	00 d0       	rcall	.+0      	; 0x3704 <nrk_print_readyQ+0x20>
    3704:	00 d0       	rcall	.+0      	; 0x3706 <nrk_print_readyQ+0x22>
    3706:	ed b7       	in	r30, 0x3d	; 61
    3708:	fe b7       	in	r31, 0x3e	; 62
    370a:	12 83       	std	Z+2, r17	; 0x02
    370c:	01 83       	std	Z+1, r16	; 0x01
    370e:	28 81       	ld	r18, Y
    3710:	30 e0       	ldi	r19, 0x00	; 0
    3712:	c9 01       	movw	r24, r18
    3714:	88 0f       	add	r24, r24
    3716:	99 1f       	adc	r25, r25
    3718:	45 e0       	ldi	r20, 0x05	; 5
    371a:	22 0f       	add	r18, r18
    371c:	33 1f       	adc	r19, r19
    371e:	4a 95       	dec	r20
    3720:	e1 f7       	brne	.-8      	; 0x371a <nrk_print_readyQ+0x36>
    3722:	82 0f       	add	r24, r18
    3724:	93 1f       	adc	r25, r19
    3726:	84 5f       	subi	r24, 0xF4	; 244
    3728:	99 4f       	sbci	r25, 0xF9	; 249
    372a:	94 83       	std	Z+4, r25	; 0x04
    372c:	83 83       	std	Z+3, r24	; 0x03
    372e:	0e 94 33 42 	call	0x8466	; 0x8466 <printf>
		ptr = ptr->Next;
    3732:	0b 80       	ldd	r0, Y+3	; 0x03
    3734:	dc 81       	ldd	r29, Y+4	; 0x04
    3736:	c0 2d       	mov	r28, r0
    3738:	0f 90       	pop	r0
    373a:	0f 90       	pop	r0
    373c:	0f 90       	pop	r0
    373e:	0f 90       	pop	r0
void nrk_print_readyQ ()
{
	nrk_queue *ptr;
	ptr = _head_node;
	nrk_kprintf (PSTR ("nrk_queue: "));
	while (ptr != NULL)
    3740:	20 97       	sbiw	r28, 0x00	; 0
    3742:	f9 f6       	brne	.-66     	; 0x3702 <nrk_print_readyQ+0x1e>
	{
		printf("%d ", &nrk_task_TCB[ptr->task_ID].next_period);
		ptr = ptr->Next;
	}
	nrk_kprintf (PSTR ("\n\r"));
    3744:	81 e8       	ldi	r24, 0x81	; 129
    3746:	93 e0       	ldi	r25, 0x03	; 3
    3748:	0e 94 12 0f 	call	0x1e24	; 0x1e24 <nrk_kprintf>
}
    374c:	df 91       	pop	r29
    374e:	cf 91       	pop	r28
    3750:	1f 91       	pop	r17
    3752:	0f 91       	pop	r16
    3754:	08 95       	ret

00003756 <nrk_add_to_readyQ>:


void nrk_add_to_readyQ (int8_t task_ID)
{
    3756:	bf 92       	push	r11
    3758:	cf 92       	push	r12
    375a:	df 92       	push	r13
    375c:	ef 92       	push	r14
    375e:	ff 92       	push	r15
    3760:	0f 93       	push	r16
    3762:	1f 93       	push	r17
    3764:	cf 93       	push	r28
    3766:	df 93       	push	r29
    3768:	b8 2e       	mov	r11, r24
	nrk_queue *CurNode;

	//printf( "nrk_add_to_readyQ %d\n",task_ID );
	//nrk_print_readyQ();
	// nrk_queue full
	if (_free_node == NULL)
    376a:	c0 91 f3 05 	lds	r28, 0x05F3
    376e:	d0 91 f4 05 	lds	r29, 0x05F4
    3772:	20 97       	sbiw	r28, 0x00	; 0
    3774:	09 f4       	brne	.+2      	; 0x3778 <nrk_add_to_readyQ+0x22>
    3776:	a4 c0       	rjmp	.+328    	; 0x38c0 <nrk_add_to_readyQ+0x16a>
	{
		return;
	}


	NextNode = _head_node;
    3778:	00 91 b7 06 	lds	r16, 0x06B7
    377c:	10 91 b8 06 	lds	r17, 0x06B8
	CurNode = _free_node;

	if (_head_node != NULL)
    3780:	01 15       	cp	r16, r1
    3782:	11 05       	cpc	r17, r1
    3784:	09 f4       	brne	.+2      	; 0x3788 <nrk_add_to_readyQ+0x32>
    3786:	53 c0       	rjmp	.+166    	; 0x382e <nrk_add_to_readyQ+0xd8>
//				nrk_task_TCB[NextNode->task_ID].next_period > nrk_task_TCB[task_ID].next_period {break;}	//Small absolute deadline = larger preemption level

#ifdef SRP
                    printf("Using EDF\n");
			if (NextNode->task_ID == NRK_IDLE_TASK_ID ||
				nrk_task_TCB[NextNode->task_ID].next_period > nrk_task_TCB[task_ID].next_period 
    3788:	99 27       	eor	r25, r25
    378a:	87 fd       	sbrc	r24, 7
    378c:	90 95       	com	r25
    378e:	9c 01       	movw	r18, r24
    3790:	22 0f       	add	r18, r18
    3792:	33 1f       	adc	r19, r19
    3794:	45 e0       	ldi	r20, 0x05	; 5
    3796:	88 0f       	add	r24, r24
    3798:	99 1f       	adc	r25, r25
    379a:	4a 95       	dec	r20
    379c:	e1 f7       	brne	.-8      	; 0x3796 <nrk_add_to_readyQ+0x40>
    379e:	28 0f       	add	r18, r24
    37a0:	39 1f       	adc	r19, r25
    37a2:	2b 50       	subi	r18, 0x0B	; 11
    37a4:	3a 4f       	sbci	r19, 0xFA	; 250
    37a6:	97 e1       	ldi	r25, 0x17	; 23
    37a8:	e9 2e       	mov	r14, r25
    37aa:	f1 2c       	mov	r15, r1
    37ac:	e2 0e       	add	r14, r18
    37ae:	f3 1e       	adc	r15, r19
				//&& nrk_task_TCB[task_ID].next_period < systemceiling)) {break;}	//Small absolute deadline = larger preemption level
                            ) break; // Get rid of srp for t4 at the moment
                        else{
                            // Dealing with same deadline issue in edf
                            if( (nrk_task_TCB[NextNode->task_ID].next_period == nrk_task_TCB[task_ID].next_period)&&
                                    (nrk_task_TCB[NextNode->task_ID].task_prio < nrk_task_TCB[task_ID].task_prio))
    37b0:	8a e0       	ldi	r24, 0x0A	; 10
    37b2:	c8 2e       	mov	r12, r24
    37b4:	d1 2c       	mov	r13, r1
    37b6:	c2 0e       	add	r12, r18
    37b8:	d3 1e       	adc	r13, r19

//			if (NextNode->task_ID == NRK_IDLE_TASK_ID ||
//				nrk_task_TCB[NextNode->task_ID].next_period > nrk_task_TCB[task_ID].next_period {break;}	//Small absolute deadline = larger preemption level

#ifdef SRP
                    printf("Using EDF\n");
    37ba:	88 ee       	ldi	r24, 0xE8	; 232
    37bc:	91 e0       	ldi	r25, 0x01	; 1
    37be:	0e 94 45 42 	call	0x848a	; 0x848a <puts>
			if (NextNode->task_ID == NRK_IDLE_TASK_ID ||
    37c2:	d8 01       	movw	r26, r16
    37c4:	4c 91       	ld	r20, X
    37c6:	44 23       	and	r20, r20
    37c8:	91 f1       	breq	.+100    	; 0x382e <nrk_add_to_readyQ+0xd8>
				nrk_task_TCB[NextNode->task_ID].next_period > nrk_task_TCB[task_ID].next_period 
    37ca:	84 2f       	mov	r24, r20
    37cc:	90 e0       	ldi	r25, 0x00	; 0
    37ce:	fc 01       	movw	r30, r24
    37d0:	ee 0f       	add	r30, r30
    37d2:	ff 1f       	adc	r31, r31
    37d4:	a5 e0       	ldi	r26, 0x05	; 5
    37d6:	88 0f       	add	r24, r24
    37d8:	99 1f       	adc	r25, r25
    37da:	aa 95       	dec	r26
    37dc:	e1 f7       	brne	.-8      	; 0x37d6 <nrk_add_to_readyQ+0x80>
    37de:	e8 0f       	add	r30, r24
    37e0:	f9 1f       	adc	r31, r25
    37e2:	eb 50       	subi	r30, 0x0B	; 11
    37e4:	fa 4f       	sbci	r31, 0xFA	; 250
    37e6:	27 89       	ldd	r18, Z+23	; 0x17
    37e8:	30 8d       	ldd	r19, Z+24	; 0x18
    37ea:	f7 01       	movw	r30, r14
    37ec:	80 81       	ld	r24, Z
    37ee:	91 81       	ldd	r25, Z+1	; 0x01
//			if (NextNode->task_ID == NRK_IDLE_TASK_ID ||
//				nrk_task_TCB[NextNode->task_ID].next_period > nrk_task_TCB[task_ID].next_period {break;}	//Small absolute deadline = larger preemption level

#ifdef SRP
                    printf("Using EDF\n");
			if (NextNode->task_ID == NRK_IDLE_TASK_ID ||
    37f0:	82 17       	cp	r24, r18
    37f2:	93 07       	cpc	r25, r19
    37f4:	e0 f0       	brcs	.+56     	; 0x382e <nrk_add_to_readyQ+0xd8>
				nrk_task_TCB[NextNode->task_ID].next_period > nrk_task_TCB[task_ID].next_period 
				//&& nrk_task_TCB[task_ID].next_period < systemceiling)) {break;}	//Small absolute deadline = larger preemption level
                            ) break; // Get rid of srp for t4 at the moment
                        else{
                            // Dealing with same deadline issue in edf
                            if( (nrk_task_TCB[NextNode->task_ID].next_period == nrk_task_TCB[task_ID].next_period)&&
    37f6:	28 17       	cp	r18, r24
    37f8:	39 07       	cpc	r19, r25
    37fa:	99 f4       	brne	.+38     	; 0x3822 <nrk_add_to_readyQ+0xcc>
                                    (nrk_task_TCB[NextNode->task_ID].task_prio < nrk_task_TCB[task_ID].task_prio))
    37fc:	84 2f       	mov	r24, r20
    37fe:	90 e0       	ldi	r25, 0x00	; 0
    3800:	fc 01       	movw	r30, r24
    3802:	ee 0f       	add	r30, r30
    3804:	ff 1f       	adc	r31, r31
    3806:	65 e0       	ldi	r22, 0x05	; 5
    3808:	88 0f       	add	r24, r24
    380a:	99 1f       	adc	r25, r25
    380c:	6a 95       	dec	r22
    380e:	e1 f7       	brne	.-8      	; 0x3808 <nrk_add_to_readyQ+0xb2>
    3810:	e8 0f       	add	r30, r24
    3812:	f9 1f       	adc	r31, r25
    3814:	eb 50       	subi	r30, 0x0B	; 11
    3816:	fa 4f       	sbci	r31, 0xFA	; 250
				nrk_task_TCB[NextNode->task_ID].next_period > nrk_task_TCB[task_ID].next_period 
				//&& nrk_task_TCB[task_ID].next_period < systemceiling)) {break;}	//Small absolute deadline = larger preemption level
                            ) break; // Get rid of srp for t4 at the moment
                        else{
                            // Dealing with same deadline issue in edf
                            if( (nrk_task_TCB[NextNode->task_ID].next_period == nrk_task_TCB[task_ID].next_period)&&
    3818:	92 85       	ldd	r25, Z+10	; 0x0a
    381a:	d6 01       	movw	r26, r12
    381c:	8c 91       	ld	r24, X
    381e:	98 17       	cp	r25, r24
    3820:	30 f0       	brcs	.+12     	; 0x382e <nrk_add_to_readyQ+0xd8>
					break;
			if (nrk_task_TCB[NextNode->task_ID].task_prio <
				nrk_task_TCB[task_ID].task_prio)
				break; 
#endif    
			NextNode = NextNode->Next;
    3822:	f8 01       	movw	r30, r16
    3824:	03 81       	ldd	r16, Z+3	; 0x03
    3826:	14 81       	ldd	r17, Z+4	; 0x04
	CurNode = _free_node;

	if (_head_node != NULL)
	{

		while (NextNode != NULL)
    3828:	01 15       	cp	r16, r1
    382a:	11 05       	cpc	r17, r1
    382c:	31 f6       	brne	.-116    	; 0x37ba <nrk_add_to_readyQ+0x64>
		// Issues - 1 comes, becomes 2', 1 more comes (2' 1) then 2 comes where should it be placed ?
		// 2' 2  1 or 2 2' 1 in ready q , what happens after 2'->1, what if 2'->2
		//printf("Im out of the while loop.\n");
	}

	CurNode->task_ID = task_ID;
    382e:	b8 82       	st	Y, r11
	_free_node = _free_node->Next;
    3830:	e0 91 f3 05 	lds	r30, 0x05F3
    3834:	f0 91 f4 05 	lds	r31, 0x05F4
    3838:	03 80       	ldd	r0, Z+3	; 0x03
    383a:	f4 81       	ldd	r31, Z+4	; 0x04
    383c:	e0 2d       	mov	r30, r0
    383e:	f0 93 f4 05 	sts	0x05F4, r31
    3842:	e0 93 f3 05 	sts	0x05F3, r30


	if (NextNode == _head_node)
    3846:	80 91 b7 06 	lds	r24, 0x06B7
    384a:	90 91 b8 06 	lds	r25, 0x06B8
    384e:	08 17       	cp	r16, r24
    3850:	19 07       	cpc	r17, r25
    3852:	c1 f4       	brne	.+48     	; 0x3884 <nrk_add_to_readyQ+0x12e>
	{
		//at start
		if (_head_node != NULL)
    3854:	01 15       	cp	r16, r1
    3856:	11 05       	cpc	r17, r1
    3858:	51 f0       	breq	.+20     	; 0x386e <nrk_add_to_readyQ+0x118>
		{
			CurNode->Next = _head_node;
    385a:	1c 83       	std	Y+4, r17	; 0x04
    385c:	0b 83       	std	Y+3, r16	; 0x03
			CurNode->Prev = NULL;
    385e:	1a 82       	std	Y+2, r1	; 0x02
    3860:	19 82       	std	Y+1, r1	; 0x01
			_head_node->Prev = CurNode;
    3862:	d8 01       	movw	r26, r16
    3864:	12 96       	adiw	r26, 0x02	; 2
    3866:	dc 93       	st	X, r29
    3868:	ce 93       	st	-X, r28
    386a:	11 97       	sbiw	r26, 0x01	; 1
    386c:	06 c0       	rjmp	.+12     	; 0x387a <nrk_add_to_readyQ+0x124>
		}
		else
		{
			CurNode->Next = NULL;
    386e:	1c 82       	std	Y+4, r1	; 0x04
    3870:	1b 82       	std	Y+3, r1	; 0x03
			CurNode->Prev = NULL;
    3872:	1a 82       	std	Y+2, r1	; 0x02
    3874:	19 82       	std	Y+1, r1	; 0x01
			_free_node->Prev = CurNode;
    3876:	d2 83       	std	Z+2, r29	; 0x02
    3878:	c1 83       	std	Z+1, r28	; 0x01
		}
		_head_node = CurNode;
    387a:	d0 93 b8 06 	sts	0x06B8, r29
    387e:	c0 93 b7 06 	sts	0x06B7, r28
    3882:	1e c0       	rjmp	.+60     	; 0x38c0 <nrk_add_to_readyQ+0x16a>
    3884:	d8 01       	movw	r26, r16
    3886:	11 96       	adiw	r26, 0x01	; 1
    3888:	8d 91       	ld	r24, X+
    388a:	9c 91       	ld	r25, X
    388c:	12 97       	sbiw	r26, 0x02	; 2
		//	printf("Fucking head node period: %d\n", &nrk_task_TCB[_head_node->task_ID].next_period);
	}
	else
	{
		if (NextNode != _free_node)
    388e:	0e 17       	cp	r16, r30
    3890:	1f 07       	cpc	r17, r31
    3892:	79 f0       	breq	.+30     	; 0x38b2 <nrk_add_to_readyQ+0x15c>
		{
			// Insert  in middle

			CurNode->Prev = NextNode->Prev;
    3894:	9a 83       	std	Y+2, r25	; 0x02
    3896:	89 83       	std	Y+1, r24	; 0x01
			CurNode->Next = NextNode;
    3898:	1c 83       	std	Y+4, r17	; 0x04
    389a:	0b 83       	std	Y+3, r16	; 0x03
			(NextNode->Prev)->Next = CurNode;
    389c:	11 96       	adiw	r26, 0x01	; 1
    389e:	ed 91       	ld	r30, X+
    38a0:	fc 91       	ld	r31, X
    38a2:	12 97       	sbiw	r26, 0x02	; 2
    38a4:	d4 83       	std	Z+4, r29	; 0x04
    38a6:	c3 83       	std	Z+3, r28	; 0x03
			NextNode->Prev = CurNode;
    38a8:	12 96       	adiw	r26, 0x02	; 2
    38aa:	dc 93       	st	X, r29
    38ac:	ce 93       	st	-X, r28
    38ae:	11 97       	sbiw	r26, 0x01	; 1
    38b0:	07 c0       	rjmp	.+14     	; 0x38c0 <nrk_add_to_readyQ+0x16a>
		}
		else
		{
			//insert at end
			CurNode->Next = NULL;
    38b2:	1c 82       	std	Y+4, r1	; 0x04
    38b4:	1b 82       	std	Y+3, r1	; 0x03
			CurNode->Prev = _free_node->Prev;
    38b6:	9a 83       	std	Y+2, r25	; 0x02
    38b8:	89 83       	std	Y+1, r24	; 0x01
			_free_node->Prev = CurNode;
    38ba:	f8 01       	movw	r30, r16
    38bc:	d2 83       	std	Z+2, r29	; 0x02
    38be:	c1 83       	std	Z+1, r28	; 0x01

	}
	//nrk_print_readyQ();
	//printf("Im out of the method\n");

}
    38c0:	df 91       	pop	r29
    38c2:	cf 91       	pop	r28
    38c4:	1f 91       	pop	r17
    38c6:	0f 91       	pop	r16
    38c8:	ff 90       	pop	r15
    38ca:	ef 90       	pop	r14
    38cc:	df 90       	pop	r13
    38ce:	cf 90       	pop	r12
    38d0:	bf 90       	pop	r11
    38d2:	08 95       	ret

000038d4 <nrk_rem_from_readyQ>:


void nrk_rem_from_readyQ (int8_t task_ID)
{
    38d4:	cf 93       	push	r28
    38d6:	df 93       	push	r29
	}
	*/

	//      printf("nrk_rem_from_readyQ_nrk_queue %d\n",task_ID);

	if (_head_node == NULL)
    38d8:	e0 91 b7 06 	lds	r30, 0x06B7
    38dc:	f0 91 b8 06 	lds	r31, 0x06B8
    38e0:	30 97       	sbiw	r30, 0x00	; 0
    38e2:	09 f4       	brne	.+2      	; 0x38e6 <nrk_rem_from_readyQ+0x12>
    38e4:	44 c0       	rjmp	.+136    	; 0x396e <nrk_rem_from_readyQ+0x9a>
		return;

	CurNode = _head_node;

	if (_head_node->task_ID == task_ID)
    38e6:	99 27       	eor	r25, r25
    38e8:	87 fd       	sbrc	r24, 7
    38ea:	90 95       	com	r25
    38ec:	20 81       	ld	r18, Z
    38ee:	30 e0       	ldi	r19, 0x00	; 0
    38f0:	28 17       	cp	r18, r24
    38f2:	39 07       	cpc	r19, r25
    38f4:	81 f4       	brne	.+32     	; 0x3916 <nrk_rem_from_readyQ+0x42>
	{
		//REmove from start
		_head_node = _head_node->Next;
    38f6:	a3 81       	ldd	r26, Z+3	; 0x03
    38f8:	b4 81       	ldd	r27, Z+4	; 0x04
    38fa:	b0 93 b8 06 	sts	0x06B8, r27
    38fe:	a0 93 b7 06 	sts	0x06B7, r26
		_head_node->Prev = NULL;
    3902:	12 96       	adiw	r26, 0x02	; 2
    3904:	1c 92       	st	X, r1
    3906:	1e 92       	st	-X, r1
    3908:	11 97       	sbiw	r26, 0x01	; 1
    390a:	18 c0       	rjmp	.+48     	; 0x393c <nrk_rem_from_readyQ+0x68>
	}
	else
	{
		while ((CurNode != NULL) && (CurNode->task_ID != task_ID))
			CurNode = CurNode->Next;
    390c:	03 80       	ldd	r0, Z+3	; 0x03
    390e:	f4 81       	ldd	r31, Z+4	; 0x04
    3910:	e0 2d       	mov	r30, r0
		_head_node = _head_node->Next;
		_head_node->Prev = NULL;
	}
	else
	{
		while ((CurNode != NULL) && (CurNode->task_ID != task_ID))
    3912:	30 97       	sbiw	r30, 0x00	; 0
    3914:	61 f1       	breq	.+88     	; 0x396e <nrk_rem_from_readyQ+0x9a>
    3916:	20 81       	ld	r18, Z
    3918:	30 e0       	ldi	r19, 0x00	; 0
    391a:	28 17       	cp	r18, r24
    391c:	39 07       	cpc	r19, r25
    391e:	b1 f7       	brne	.-20     	; 0x390c <nrk_rem_from_readyQ+0x38>
			CurNode = CurNode->Next;
		if (CurNode == NULL)
			return;


		(CurNode->Prev)->Next = CurNode->Next;      //Both for middle and end
    3920:	c1 81       	ldd	r28, Z+1	; 0x01
    3922:	d2 81       	ldd	r29, Z+2	; 0x02
    3924:	83 81       	ldd	r24, Z+3	; 0x03
    3926:	94 81       	ldd	r25, Z+4	; 0x04
    3928:	9c 83       	std	Y+4, r25	; 0x04
    392a:	8b 83       	std	Y+3, r24	; 0x03
		if (CurNode->Next != NULL)
    392c:	a3 81       	ldd	r26, Z+3	; 0x03
    392e:	b4 81       	ldd	r27, Z+4	; 0x04
    3930:	10 97       	sbiw	r26, 0x00	; 0
    3932:	21 f0       	breq	.+8      	; 0x393c <nrk_rem_from_readyQ+0x68>
			(CurNode->Next)->Prev = CurNode->Prev;    // Only for middle
    3934:	12 96       	adiw	r26, 0x02	; 2
    3936:	dc 93       	st	X, r29
    3938:	ce 93       	st	-X, r28
    393a:	11 97       	sbiw	r26, 0x01	; 1
	}



	// Add to free list
	if (_free_node == NULL)
    393c:	a0 91 f3 05 	lds	r26, 0x05F3
    3940:	b0 91 f4 05 	lds	r27, 0x05F4
    3944:	10 97       	sbiw	r26, 0x00	; 0
    3946:	39 f4       	brne	.+14     	; 0x3956 <nrk_rem_from_readyQ+0x82>
	{
		_free_node = CurNode;
    3948:	f0 93 f4 05 	sts	0x05F4, r31
    394c:	e0 93 f3 05 	sts	0x05F3, r30
		_free_node->Next = NULL;
    3950:	14 82       	std	Z+4, r1	; 0x04
    3952:	13 82       	std	Z+3, r1	; 0x03
    3954:	0a c0       	rjmp	.+20     	; 0x396a <nrk_rem_from_readyQ+0x96>
	}
	else
	{
		CurNode->Next = _free_node;
    3956:	b4 83       	std	Z+4, r27	; 0x04
    3958:	a3 83       	std	Z+3, r26	; 0x03
		_free_node->Prev = CurNode;
    395a:	12 96       	adiw	r26, 0x02	; 2
    395c:	fc 93       	st	X, r31
    395e:	ee 93       	st	-X, r30
    3960:	11 97       	sbiw	r26, 0x01	; 1
		_free_node = CurNode;
    3962:	f0 93 f4 05 	sts	0x05F4, r31
    3966:	e0 93 f3 05 	sts	0x05F3, r30
	}
	_free_node->Prev = NULL;
    396a:	12 82       	std	Z+2, r1	; 0x02
    396c:	11 82       	std	Z+1, r1	; 0x01
}
    396e:	df 91       	pop	r29
    3970:	cf 91       	pop	r28
    3972:	08 95       	ret

00003974 <nrk_activate_task>:




nrk_status_t nrk_activate_task (nrk_task_type * Task)
{
    3974:	ef 92       	push	r14
    3976:	ff 92       	push	r15
    3978:	0f 93       	push	r16
    397a:	1f 93       	push	r17
    397c:	cf 93       	push	r28
    397e:	df 93       	push	r29
    3980:	ec 01       	movw	r28, r24
	uint8_t rtype;
	void *topOfStackPtr;

	topOfStackPtr =
    3982:	69 81       	ldd	r22, Y+1	; 0x01
    3984:	7a 81       	ldd	r23, Y+2	; 0x02
    3986:	4b 81       	ldd	r20, Y+3	; 0x03
    3988:	5c 81       	ldd	r21, Y+4	; 0x04
    398a:	8d 81       	ldd	r24, Y+5	; 0x05
    398c:	9e 81       	ldd	r25, Y+6	; 0x06
    398e:	0e 94 ab 26 	call	0x4d56	; 0x4d56 <nrk_task_stk_init>
    3992:	bc 01       	movw	r22, r24
		(void *) nrk_task_stk_init (Task->task, Task->Ptos, Task->Pbos);

	//printf("activate %d\n",(int)Task.task_ID);
	if (Task->FirstActivation == TRUE)
    3994:	8f 81       	ldd	r24, Y+7	; 0x07
    3996:	88 23       	and	r24, r24
    3998:	69 f0       	breq	.+26     	; 0x39b4 <nrk_activate_task+0x40>
	{
		rtype = nrk_TCB_init (Task, topOfStackPtr, Task->Pbos, 0, (void *) 0, 0);
    399a:	4b 81       	ldd	r20, Y+3	; 0x03
    399c:	5c 81       	ldd	r21, Y+4	; 0x04
    399e:	ce 01       	movw	r24, r28
    39a0:	20 e0       	ldi	r18, 0x00	; 0
    39a2:	30 e0       	ldi	r19, 0x00	; 0
    39a4:	00 e0       	ldi	r16, 0x00	; 0
    39a6:	10 e0       	ldi	r17, 0x00	; 0
    39a8:	ee 24       	eor	r14, r14
    39aa:	ff 24       	eor	r15, r15
    39ac:	0e 94 4d 13 	call	0x269a	; 0x269a <nrk_TCB_init>
		Task->FirstActivation = FALSE;
    39b0:	1f 82       	std	Y+7, r1	; 0x07
    39b2:	15 c0       	rjmp	.+42     	; 0x39de <nrk_activate_task+0x6a>

	}
	else
	{
		if (nrk_task_TCB[Task->task_ID].task_state != SUSPENDED)
    39b4:	88 81       	ld	r24, Y
    39b6:	99 27       	eor	r25, r25
    39b8:	87 fd       	sbrc	r24, 7
    39ba:	90 95       	com	r25
    39bc:	fc 01       	movw	r30, r24
    39be:	ee 0f       	add	r30, r30
    39c0:	ff 1f       	adc	r31, r31
    39c2:	a5 e0       	ldi	r26, 0x05	; 5
    39c4:	88 0f       	add	r24, r24
    39c6:	99 1f       	adc	r25, r25
    39c8:	aa 95       	dec	r26
    39ca:	e1 f7       	brne	.-8      	; 0x39c4 <nrk_activate_task+0x50>
    39cc:	e8 0f       	add	r30, r24
    39ce:	f9 1f       	adc	r31, r25
    39d0:	eb 50       	subi	r30, 0x0B	; 11
    39d2:	fa 4f       	sbci	r31, 0xFA	; 250
    39d4:	81 85       	ldd	r24, Z+9	; 0x09
    39d6:	83 30       	cpi	r24, 0x03	; 3
    39d8:	e1 f4       	brne	.+56     	; 0x3a12 <nrk_activate_task+0x9e>
			return NRK_ERROR;
		//Re-init some parts of TCB

		nrk_task_TCB[Task->task_ID].OSTaskStkPtr = (NRK_STK *) topOfStackPtr;
    39da:	71 83       	std	Z+1, r23	; 0x01
    39dc:	60 83       	st	Z, r22
	// If Idle Task then Add to ready Q
	//if(Task->task_ID==0) nrk_add_to_readyQ(Task->task_ID);
	//nrk_add_to_readyQ(Task->task_ID);
	//printf( "task %d nw %d \r\n",Task->task_ID,nrk_task_TCB[Task->task_ID].next_wakeup);
	//printf( "task %d nw %d \r\n",Task->task_ID,Task->offset.secs);
	if (nrk_task_TCB[Task->task_ID].next_wakeup == 0)
    39de:	88 81       	ld	r24, Y
    39e0:	99 27       	eor	r25, r25
    39e2:	87 fd       	sbrc	r24, 7
    39e4:	90 95       	com	r25
    39e6:	fc 01       	movw	r30, r24
    39e8:	ee 0f       	add	r30, r30
    39ea:	ff 1f       	adc	r31, r31
    39ec:	65 e0       	ldi	r22, 0x05	; 5
    39ee:	88 0f       	add	r24, r24
    39f0:	99 1f       	adc	r25, r25
    39f2:	6a 95       	dec	r22
    39f4:	e1 f7       	brne	.-8      	; 0x39ee <nrk_activate_task+0x7a>
    39f6:	e8 0f       	add	r30, r24
    39f8:	f9 1f       	adc	r31, r25
    39fa:	eb 50       	subi	r30, 0x0B	; 11
    39fc:	fa 4f       	sbci	r31, 0xFA	; 250
    39fe:	85 89       	ldd	r24, Z+21	; 0x15
    3a00:	96 89       	ldd	r25, Z+22	; 0x16
    3a02:	00 97       	sbiw	r24, 0x00	; 0
    3a04:	41 f4       	brne	.+16     	; 0x3a16 <nrk_activate_task+0xa2>
	{
		nrk_task_TCB[Task->task_ID].task_state = READY;
    3a06:	82 e0       	ldi	r24, 0x02	; 2
    3a08:	81 87       	std	Z+9, r24	; 0x09
		nrk_add_to_readyQ (Task->task_ID);
    3a0a:	88 81       	ld	r24, Y
    3a0c:	0e 94 ab 1b 	call	0x3756	; 0x3756 <nrk_add_to_readyQ>
    3a10:	02 c0       	rjmp	.+4      	; 0x3a16 <nrk_activate_task+0xa2>

	}
	else
	{
		if (nrk_task_TCB[Task->task_ID].task_state != SUSPENDED)
			return NRK_ERROR;
    3a12:	8f ef       	ldi	r24, 0xFF	; 255
    3a14:	01 c0       	rjmp	.+2      	; 0x3a18 <nrk_activate_task+0xa4>
	{
		nrk_task_TCB[Task->task_ID].task_state = READY;
		nrk_add_to_readyQ (Task->task_ID);
	}

	return NRK_OK;
    3a16:	81 e0       	ldi	r24, 0x01	; 1
}
    3a18:	df 91       	pop	r29
    3a1a:	cf 91       	pop	r28
    3a1c:	1f 91       	pop	r17
    3a1e:	0f 91       	pop	r16
    3a20:	ff 90       	pop	r15
    3a22:	ef 90       	pop	r14
    3a24:	08 95       	ret

00003a26 <nrk_set_next_wakeup>:
		_nrk_wait_for_scheduler ();
		return NRK_OK;
}

int8_t nrk_set_next_wakeup (nrk_time_t t)
{
    3a26:	1f 93       	push	r17
    3a28:	df 93       	push	r29
    3a2a:	cf 93       	push	r28
    3a2c:	cd b7       	in	r28, 0x3d	; 61
    3a2e:	de b7       	in	r29, 0x3e	; 62
    3a30:	28 97       	sbiw	r28, 0x08	; 8
    3a32:	0f b6       	in	r0, 0x3f	; 63
    3a34:	f8 94       	cli
    3a36:	de bf       	out	0x3e, r29	; 62
    3a38:	0f be       	out	0x3f, r0	; 63
    3a3a:	cd bf       	out	0x3d, r28	; 61
    3a3c:	29 83       	std	Y+1, r18	; 0x01
    3a3e:	3a 83       	std	Y+2, r19	; 0x02
    3a40:	4b 83       	std	Y+3, r20	; 0x03
    3a42:	5c 83       	std	Y+4, r21	; 0x04
    3a44:	6d 83       	std	Y+5, r22	; 0x05
    3a46:	7e 83       	std	Y+6, r23	; 0x06
    3a48:	8f 83       	std	Y+7, r24	; 0x07
    3a4a:	98 87       	std	Y+8, r25	; 0x08
	uint8_t timer;
	uint16_t nw;
	nrk_int_disable ();
    3a4c:	0e 94 2a 12 	call	0x2454	; 0x2454 <nrk_int_disable>
	timer = _nrk_os_timer_get ();
    3a50:	0e 94 34 25 	call	0x4a68	; 0x4a68 <_nrk_os_timer_get>
    3a54:	18 2f       	mov	r17, r24
	nw = _nrk_time_to_ticks (&t);
    3a56:	ce 01       	movw	r24, r28
    3a58:	01 96       	adiw	r24, 0x01	; 1
    3a5a:	0e 94 87 20 	call	0x410e	; 0x410e <_nrk_time_to_ticks>
    3a5e:	9c 01       	movw	r18, r24
	if (nw <= TIME_PAD)
    3a60:	83 30       	cpi	r24, 0x03	; 3
    3a62:	91 05       	cpc	r25, r1
    3a64:	60 f0       	brcs	.+24     	; 0x3a7e <nrk_set_next_wakeup+0x58>
		return NRK_ERROR;
	nrk_cur_task_TCB->next_wakeup = nw + timer;
    3a66:	e0 91 c2 06 	lds	r30, 0x06C2
    3a6a:	f0 91 c3 06 	lds	r31, 0x06C3
    3a6e:	21 0f       	add	r18, r17
    3a70:	31 1d       	adc	r19, r1
    3a72:	36 8b       	std	Z+22, r19	; 0x16
    3a74:	25 8b       	std	Z+21, r18	; 0x15
	_nrk_prev_timer_val=timer;
	_nrk_set_next_wakeup(timer);
	}
	*/
	//      nrk_cur_task_TCB->nw_flag=1;
	nrk_int_enable ();
    3a76:	0e 94 2c 12 	call	0x2458	; 0x2458 <nrk_int_enable>

	return NRK_OK;
    3a7a:	81 e0       	ldi	r24, 0x01	; 1
    3a7c:	01 c0       	rjmp	.+2      	; 0x3a80 <nrk_set_next_wakeup+0x5a>
	uint16_t nw;
	nrk_int_disable ();
	timer = _nrk_os_timer_get ();
	nw = _nrk_time_to_ticks (&t);
	if (nw <= TIME_PAD)
		return NRK_ERROR;
    3a7e:	8f ef       	ldi	r24, 0xFF	; 255
	*/
	//      nrk_cur_task_TCB->nw_flag=1;
	nrk_int_enable ();

	return NRK_OK;
}
    3a80:	28 96       	adiw	r28, 0x08	; 8
    3a82:	0f b6       	in	r0, 0x3f	; 63
    3a84:	f8 94       	cli
    3a86:	de bf       	out	0x3e, r29	; 62
    3a88:	0f be       	out	0x3f, r0	; 63
    3a8a:	cd bf       	out	0x3d, r28	; 61
    3a8c:	cf 91       	pop	r28
    3a8e:	df 91       	pop	r29
    3a90:	1f 91       	pop	r17
    3a92:	08 95       	ret

00003a94 <_nrk_wait_for_scheduler>:
{

	//TIMSK = BM (OCIE1A);
	do
	{
		nrk_idle ();                // wait for the interrupt to tick... // pdiener: halt CPU here until any interrupt triggers
    3a94:	0e 94 a0 26 	call	0x4d40	; 0x4d40 <nrk_idle>
	}
	while ((volatile uint8_t) nrk_cur_task_TCB->suspend_flag == 1); // pdiener: make shure that was the right interrupt
    3a98:	e0 91 c2 06 	lds	r30, 0x06C2
    3a9c:	f0 91 c3 06 	lds	r31, 0x06C3
    3aa0:	85 81       	ldd	r24, Z+5	; 0x05
    3aa2:	88 23       	and	r24, r24
    3aa4:	b9 f7       	brne	.-18     	; 0x3a94 <_nrk_wait_for_scheduler>

	//TIMSK = BM (OCIE1A) | BM(OCIE0);
}
    3aa6:	08 95       	ret

00003aa8 <nrk_wait>:
		return NRK_OK;
}


int8_t nrk_wait (nrk_time_t t)
{
    3aa8:	ff 92       	push	r15
    3aaa:	0f 93       	push	r16
    3aac:	1f 93       	push	r17
    3aae:	df 93       	push	r29
    3ab0:	cf 93       	push	r28
    3ab2:	cd b7       	in	r28, 0x3d	; 61
    3ab4:	de b7       	in	r29, 0x3e	; 62
    3ab6:	28 97       	sbiw	r28, 0x08	; 8
    3ab8:	0f b6       	in	r0, 0x3f	; 63
    3aba:	f8 94       	cli
    3abc:	de bf       	out	0x3e, r29	; 62
    3abe:	0f be       	out	0x3f, r0	; 63
    3ac0:	cd bf       	out	0x3d, r28	; 61
    3ac2:	29 83       	std	Y+1, r18	; 0x01
    3ac4:	3a 83       	std	Y+2, r19	; 0x02
    3ac6:	4b 83       	std	Y+3, r20	; 0x03
    3ac8:	5c 83       	std	Y+4, r21	; 0x04
    3aca:	6d 83       	std	Y+5, r22	; 0x05
    3acc:	7e 83       	std	Y+6, r23	; 0x06
    3ace:	8f 83       	std	Y+7, r24	; 0x07
    3ad0:	98 87       	std	Y+8, r25	; 0x08
	uint8_t timer;
	uint16_t nw;

	nrk_stack_check ();
    3ad2:	0e 94 5c 17 	call	0x2eb8	; 0x2eb8 <nrk_stack_check>

	nrk_int_disable ();
    3ad6:	0e 94 2a 12 	call	0x2454	; 0x2454 <nrk_int_disable>
	nrk_cur_task_TCB->suspend_flag = 1;
    3ada:	e0 91 c2 06 	lds	r30, 0x06C2
    3ade:	f0 91 c3 06 	lds	r31, 0x06C3
    3ae2:	81 e0       	ldi	r24, 0x01	; 1
    3ae4:	85 83       	std	Z+5, r24	; 0x05
	nrk_cur_task_TCB->num_periods = 1;
    3ae6:	81 e0       	ldi	r24, 0x01	; 1
    3ae8:	90 e0       	ldi	r25, 0x00	; 0
    3aea:	90 a3       	std	Z+32, r25	; 0x20
    3aec:	87 8f       	std	Z+31, r24	; 0x1f
	timer = _nrk_os_timer_get ();
    3aee:	0e 94 34 25 	call	0x4a68	; 0x4a68 <_nrk_os_timer_get>
    3af2:	f8 2e       	mov	r15, r24

	//printf( "t1 %lu %lu\n",t.secs, t.nano_secs/NANOS_PER_MS);

	nw = _nrk_time_to_ticks (&t);
    3af4:	ce 01       	movw	r24, r28
    3af6:	01 96       	adiw	r24, 0x01	; 1
    3af8:	0e 94 87 20 	call	0x410e	; 0x410e <_nrk_time_to_ticks>
	// printf( "t2 %u %u\r\n",timer, nw);
	nrk_cur_task_TCB->next_wakeup = nw + timer;
    3afc:	e0 91 c2 06 	lds	r30, 0x06C2
    3b00:	f0 91 c3 06 	lds	r31, 0x06C3
    3b04:	0f 2d       	mov	r16, r15
    3b06:	10 e0       	ldi	r17, 0x00	; 0
    3b08:	98 01       	movw	r18, r16
    3b0a:	28 0f       	add	r18, r24
    3b0c:	39 1f       	adc	r19, r25
    3b0e:	36 8b       	std	Z+22, r19	; 0x16
    3b10:	25 8b       	std	Z+21, r18	; 0x15
	//printf( "wu %u\n",nrk_cur_task_TCB->next_wakeup );
	if (timer < (MAX_SCHED_WAKEUP_TIME - TIME_PAD))
    3b12:	8f 2d       	mov	r24, r15
    3b14:	88 3f       	cpi	r24, 0xF8	; 248
    3b16:	78 f4       	brcc	.+30     	; 0x3b36 <nrk_wait+0x8e>
	{
		if ((timer + TIME_PAD) <= _nrk_get_next_wakeup ())
    3b18:	0e 94 2e 25 	call	0x4a5c	; 0x4a5c <_nrk_get_next_wakeup>
    3b1c:	0f 5f       	subi	r16, 0xFF	; 255
    3b1e:	1f 4f       	sbci	r17, 0xFF	; 255
    3b20:	28 2f       	mov	r18, r24
    3b22:	30 e0       	ldi	r19, 0x00	; 0
    3b24:	02 17       	cp	r16, r18
    3b26:	13 07       	cpc	r17, r19
    3b28:	34 f4       	brge	.+12     	; 0x3b36 <nrk_wait+0x8e>
		{
			timer += TIME_PAD;
    3b2a:	8f 2d       	mov	r24, r15
    3b2c:	8e 5f       	subi	r24, 0xFE	; 254
			_nrk_prev_timer_val = timer;
    3b2e:	80 93 33 05 	sts	0x0533, r24
			_nrk_set_next_wakeup (timer);
    3b32:	0e 94 31 25 	call	0x4a62	; 0x4a62 <_nrk_set_next_wakeup>
		}
	}
	nrk_int_enable ();
    3b36:	0e 94 2c 12 	call	0x2458	; 0x2458 <nrk_int_enable>

	_nrk_wait_for_scheduler ();
    3b3a:	0e 94 4a 1d 	call	0x3a94	; 0x3a94 <_nrk_wait_for_scheduler>
	return NRK_OK;
}
    3b3e:	81 e0       	ldi	r24, 0x01	; 1
    3b40:	28 96       	adiw	r28, 0x08	; 8
    3b42:	0f b6       	in	r0, 0x3f	; 63
    3b44:	f8 94       	cli
    3b46:	de bf       	out	0x3e, r29	; 62
    3b48:	0f be       	out	0x3f, r0	; 63
    3b4a:	cd bf       	out	0x3d, r28	; 61
    3b4c:	cf 91       	pop	r28
    3b4e:	df 91       	pop	r29
    3b50:	1f 91       	pop	r17
    3b52:	0f 91       	pop	r16
    3b54:	ff 90       	pop	r15
    3b56:	08 95       	ret

00003b58 <nrk_wait_until_nw>:
* taking into account any task processing time.
*
*/

int8_t nrk_wait_until_nw ()
{
    3b58:	1f 93       	push	r17
	uint8_t timer;
	nrk_int_disable ();
    3b5a:	0e 94 2a 12 	call	0x2454	; 0x2454 <nrk_int_disable>
	nrk_cur_task_TCB->suspend_flag = 1;
    3b5e:	e0 91 c2 06 	lds	r30, 0x06C2
    3b62:	f0 91 c3 06 	lds	r31, 0x06C3
    3b66:	81 e0       	ldi	r24, 0x01	; 1
    3b68:	85 83       	std	Z+5, r24	; 0x05
	nrk_cur_task_TCB->nw_flag = 1;
    3b6a:	86 83       	std	Z+6, r24	; 0x06
	timer = _nrk_os_timer_get ();
    3b6c:	0e 94 34 25 	call	0x4a68	; 0x4a68 <_nrk_os_timer_get>
    3b70:	18 2f       	mov	r17, r24

	if (timer < MAX_SCHED_WAKEUP_TIME - TIME_PAD)
    3b72:	88 3f       	cpi	r24, 0xF8	; 248
    3b74:	88 f4       	brcc	.+34     	; 0x3b98 <nrk_wait_until_nw+0x40>
		if ((timer + TIME_PAD) <= _nrk_get_next_wakeup ())
    3b76:	0e 94 2e 25 	call	0x4a5c	; 0x4a5c <_nrk_get_next_wakeup>
    3b7a:	21 2f       	mov	r18, r17
    3b7c:	30 e0       	ldi	r19, 0x00	; 0
    3b7e:	2f 5f       	subi	r18, 0xFF	; 255
    3b80:	3f 4f       	sbci	r19, 0xFF	; 255
    3b82:	48 2f       	mov	r20, r24
    3b84:	50 e0       	ldi	r21, 0x00	; 0
    3b86:	24 17       	cp	r18, r20
    3b88:	35 07       	cpc	r19, r21
    3b8a:	34 f4       	brge	.+12     	; 0x3b98 <nrk_wait_until_nw+0x40>
		{
			timer += TIME_PAD;
    3b8c:	81 2f       	mov	r24, r17
    3b8e:	8e 5f       	subi	r24, 0xFE	; 254
			_nrk_prev_timer_val = timer;
    3b90:	80 93 33 05 	sts	0x0533, r24
			_nrk_set_next_wakeup (timer);
    3b94:	0e 94 31 25 	call	0x4a62	; 0x4a62 <_nrk_set_next_wakeup>
		}
		//else nrk_cur_task_TCB->next_wakeup=ticks+1;
		nrk_int_enable ();
    3b98:	0e 94 2c 12 	call	0x2458	; 0x2458 <nrk_int_enable>
		//while(nrk_cur_task_TCB->suspend_flag==1);
		_nrk_wait_for_scheduler ();
    3b9c:	0e 94 4a 1d 	call	0x3a94	; 0x3a94 <_nrk_wait_for_scheduler>
		return NRK_OK;
}
    3ba0:	81 e0       	ldi	r24, 0x01	; 1
    3ba2:	1f 91       	pop	r17
    3ba4:	08 95       	ret

00003ba6 <nrk_wait_until_ticks>:
* taking into account any task processing time.
*
*/

int8_t nrk_wait_until_ticks (uint16_t ticks)
{
    3ba6:	1f 93       	push	r17
    3ba8:	cf 93       	push	r28
    3baa:	df 93       	push	r29
    3bac:	ec 01       	movw	r28, r24
	uint8_t timer;
	nrk_int_disable ();
    3bae:	0e 94 2a 12 	call	0x2454	; 0x2454 <nrk_int_disable>
	nrk_cur_task_TCB->suspend_flag = 1;
    3bb2:	e0 91 c2 06 	lds	r30, 0x06C2
    3bb6:	f0 91 c3 06 	lds	r31, 0x06C3
    3bba:	81 e0       	ldi	r24, 0x01	; 1
    3bbc:	85 83       	std	Z+5, r24	; 0x05
	nrk_cur_task_TCB->next_wakeup = ticks;
    3bbe:	d6 8b       	std	Z+22, r29	; 0x16
    3bc0:	c5 8b       	std	Z+21, r28	; 0x15
	// printf( "t %u\r\n",ticks );
	timer = _nrk_os_timer_get ();
    3bc2:	0e 94 34 25 	call	0x4a68	; 0x4a68 <_nrk_os_timer_get>
    3bc6:	18 2f       	mov	r17, r24

	if (timer < MAX_SCHED_WAKEUP_TIME - TIME_PAD)
    3bc8:	88 3f       	cpi	r24, 0xF8	; 248
    3bca:	88 f4       	brcc	.+34     	; 0x3bee <nrk_wait_until_ticks+0x48>
		if ((timer + TIME_PAD) <= _nrk_get_next_wakeup ())
    3bcc:	0e 94 2e 25 	call	0x4a5c	; 0x4a5c <_nrk_get_next_wakeup>
    3bd0:	21 2f       	mov	r18, r17
    3bd2:	30 e0       	ldi	r19, 0x00	; 0
    3bd4:	2f 5f       	subi	r18, 0xFF	; 255
    3bd6:	3f 4f       	sbci	r19, 0xFF	; 255
    3bd8:	48 2f       	mov	r20, r24
    3bda:	50 e0       	ldi	r21, 0x00	; 0
    3bdc:	24 17       	cp	r18, r20
    3bde:	35 07       	cpc	r19, r21
    3be0:	34 f4       	brge	.+12     	; 0x3bee <nrk_wait_until_ticks+0x48>
		{
			timer += TIME_PAD;
    3be2:	81 2f       	mov	r24, r17
    3be4:	8e 5f       	subi	r24, 0xFE	; 254
			_nrk_prev_timer_val = timer;
    3be6:	80 93 33 05 	sts	0x0533, r24
			_nrk_set_next_wakeup (timer);
    3bea:	0e 94 31 25 	call	0x4a62	; 0x4a62 <_nrk_set_next_wakeup>
		}
		//else nrk_cur_task_TCB->next_wakeup=ticks+1;
		nrk_int_enable ();
    3bee:	0e 94 2c 12 	call	0x2458	; 0x2458 <nrk_int_enable>
		//while(nrk_cur_task_TCB->suspend_flag==1);
		_nrk_wait_for_scheduler ();
    3bf2:	0e 94 4a 1d 	call	0x3a94	; 0x3a94 <_nrk_wait_for_scheduler>
		return NRK_OK;
}
    3bf6:	81 e0       	ldi	r24, 0x01	; 1
    3bf8:	df 91       	pop	r29
    3bfa:	cf 91       	pop	r28
    3bfc:	1f 91       	pop	r17
    3bfe:	08 95       	ret

00003c00 <nrk_wait_ticks>:
* timer ticks after the curret OS tick timer.
*
*/

int8_t nrk_wait_ticks (uint16_t ticks)
{
    3c00:	ef 92       	push	r14
    3c02:	ff 92       	push	r15
    3c04:	0f 93       	push	r16
    3c06:	1f 93       	push	r17
    3c08:	df 93       	push	r29
    3c0a:	cf 93       	push	r28
    3c0c:	0f 92       	push	r0
    3c0e:	cd b7       	in	r28, 0x3d	; 61
    3c10:	de b7       	in	r29, 0x3e	; 62
    3c12:	8c 01       	movw	r16, r24
	uint8_t timer;
	nrk_int_disable ();
    3c14:	0e 94 2a 12 	call	0x2454	; 0x2454 <nrk_int_disable>
	nrk_cur_task_TCB->suspend_flag = 1;
    3c18:	e0 91 c2 06 	lds	r30, 0x06C2
    3c1c:	f0 91 c3 06 	lds	r31, 0x06C3
    3c20:	81 e0       	ldi	r24, 0x01	; 1
    3c22:	85 83       	std	Z+5, r24	; 0x05
	timer = _nrk_os_timer_get ();
    3c24:	0e 94 34 25 	call	0x4a68	; 0x4a68 <_nrk_os_timer_get>
	nrk_cur_task_TCB->next_wakeup = ticks + timer;
    3c28:	e0 91 c2 06 	lds	r30, 0x06C2
    3c2c:	f0 91 c3 06 	lds	r31, 0x06C3
    3c30:	e8 2e       	mov	r14, r24
    3c32:	ff 24       	eor	r15, r15
    3c34:	0e 0d       	add	r16, r14
    3c36:	1f 1d       	adc	r17, r15
    3c38:	16 8b       	std	Z+22, r17	; 0x16
    3c3a:	05 8b       	std	Z+21, r16	; 0x15

	if (timer < MAX_SCHED_WAKEUP_TIME - TIME_PAD)
    3c3c:	88 3f       	cpi	r24, 0xF8	; 248
    3c3e:	90 f4       	brcc	.+36     	; 0x3c64 <nrk_wait_ticks+0x64>
		if ((timer + TIME_PAD) <= _nrk_get_next_wakeup ())
    3c40:	89 83       	std	Y+1, r24	; 0x01
    3c42:	0e 94 2e 25 	call	0x4a5c	; 0x4a5c <_nrk_get_next_wakeup>
    3c46:	08 94       	sec
    3c48:	e1 1c       	adc	r14, r1
    3c4a:	f1 1c       	adc	r15, r1
    3c4c:	28 2f       	mov	r18, r24
    3c4e:	30 e0       	ldi	r19, 0x00	; 0
    3c50:	99 81       	ldd	r25, Y+1	; 0x01
    3c52:	e2 16       	cp	r14, r18
    3c54:	f3 06       	cpc	r15, r19
    3c56:	34 f4       	brge	.+12     	; 0x3c64 <nrk_wait_ticks+0x64>
		{
			timer += TIME_PAD;
    3c58:	89 2f       	mov	r24, r25
    3c5a:	8e 5f       	subi	r24, 0xFE	; 254
			_nrk_prev_timer_val = timer;
    3c5c:	80 93 33 05 	sts	0x0533, r24
			_nrk_set_next_wakeup (timer);
    3c60:	0e 94 31 25 	call	0x4a62	; 0x4a62 <_nrk_set_next_wakeup>
		}
		//else nrk_cur_task_TCB->next_wakeup=ticks+1;
		nrk_int_enable ();
    3c64:	0e 94 2c 12 	call	0x2458	; 0x2458 <nrk_int_enable>
		//while(nrk_cur_task_TCB->suspend_flag==1);
		_nrk_wait_for_scheduler ();
    3c68:	0e 94 4a 1d 	call	0x3a94	; 0x3a94 <_nrk_wait_for_scheduler>
		return NRK_OK;
}
    3c6c:	81 e0       	ldi	r24, 0x01	; 1
    3c6e:	0f 90       	pop	r0
    3c70:	cf 91       	pop	r28
    3c72:	df 91       	pop	r29
    3c74:	1f 91       	pop	r17
    3c76:	0f 91       	pop	r16
    3c78:	ff 90       	pop	r15
    3c7a:	ef 90       	pop	r14
    3c7c:	08 95       	ret

00003c7e <nrk_wait_until_next_n_periods>:
		_nrk_wait_for_scheduler ();
		return NRK_OK;
}

int8_t nrk_wait_until_next_n_periods (uint16_t p)
{
    3c7e:	1f 93       	push	r17
    3c80:	cf 93       	push	r28
    3c82:	df 93       	push	r29
    3c84:	ec 01       	movw	r28, r24
	uint8_t timer;

	nrk_stack_check ();
    3c86:	0e 94 5c 17 	call	0x2eb8	; 0x2eb8 <nrk_stack_check>

	if (p == 0)
    3c8a:	20 97       	sbiw	r28, 0x00	; 0
    3c8c:	11 f4       	brne	.+4      	; 0x3c92 <nrk_wait_until_next_n_periods+0x14>
		p = 1;
    3c8e:	c1 e0       	ldi	r28, 0x01	; 1
    3c90:	d0 e0       	ldi	r29, 0x00	; 0
	// Next Period Wakeup Time is Set inside scheduler when a task becomes Runnable
	nrk_int_disable ();
    3c92:	0e 94 2a 12 	call	0x2454	; 0x2454 <nrk_int_disable>
	nrk_cur_task_TCB->suspend_flag = 1;
    3c96:	e0 91 c2 06 	lds	r30, 0x06C2
    3c9a:	f0 91 c3 06 	lds	r31, 0x06C3
    3c9e:	81 e0       	ldi	r24, 0x01	; 1
    3ca0:	85 83       	std	Z+5, r24	; 0x05
	nrk_cur_task_TCB->num_periods = p;
    3ca2:	d0 a3       	std	Z+32, r29	; 0x20
    3ca4:	c7 8f       	std	Z+31, r28	; 0x1f
	timer = _nrk_os_timer_get ();
    3ca6:	0e 94 34 25 	call	0x4a68	; 0x4a68 <_nrk_os_timer_get>
    3caa:	18 2f       	mov	r17, r24

	//nrk_cur_task_TCB->cpu_remaining=_nrk_prev_timer_val+1;

	// +2 allows for potential time conflict resolution
	if (timer < (MAX_SCHED_WAKEUP_TIME - TIME_PAD))       // 254 8bit overflow point - 2
    3cac:	88 3f       	cpi	r24, 0xF8	; 248
    3cae:	88 f4       	brcc	.+34     	; 0x3cd2 <nrk_wait_until_next_n_periods+0x54>
		if ((timer + TIME_PAD) <= _nrk_get_next_wakeup ())
    3cb0:	0e 94 2e 25 	call	0x4a5c	; 0x4a5c <_nrk_get_next_wakeup>
    3cb4:	21 2f       	mov	r18, r17
    3cb6:	30 e0       	ldi	r19, 0x00	; 0
    3cb8:	2f 5f       	subi	r18, 0xFF	; 255
    3cba:	3f 4f       	sbci	r19, 0xFF	; 255
    3cbc:	48 2f       	mov	r20, r24
    3cbe:	50 e0       	ldi	r21, 0x00	; 0
    3cc0:	24 17       	cp	r18, r20
    3cc2:	35 07       	cpc	r19, r21
    3cc4:	34 f4       	brge	.+12     	; 0x3cd2 <nrk_wait_until_next_n_periods+0x54>
		{
			timer += TIME_PAD;
    3cc6:	81 2f       	mov	r24, r17
    3cc8:	8e 5f       	subi	r24, 0xFE	; 254
			_nrk_prev_timer_val = timer;
    3cca:	80 93 33 05 	sts	0x0533, r24
			_nrk_set_next_wakeup (timer);                 // pdiener: Set next wakeup to NOW
    3cce:	0e 94 31 25 	call	0x4a62	; 0x4a62 <_nrk_set_next_wakeup>
		}

		nrk_int_enable ();
    3cd2:	0e 94 2c 12 	call	0x2458	; 0x2458 <nrk_int_enable>
		_nrk_wait_for_scheduler ();
    3cd6:	0e 94 4a 1d 	call	0x3a94	; 0x3a94 <_nrk_wait_for_scheduler>
		return NRK_OK;
}
    3cda:	81 e0       	ldi	r24, 0x01	; 1
    3cdc:	df 91       	pop	r29
    3cde:	cf 91       	pop	r28
    3ce0:	1f 91       	pop	r17
    3ce2:	08 95       	ret

00003ce4 <nrk_wait_until_next_period>:
	nrk_wait_until_next_period ();
	return NRK_OK;
}

int8_t nrk_wait_until_next_period ()
{
    3ce4:	1f 93       	push	r17
	uint8_t timer;

	nrk_stack_check ();
    3ce6:	0e 94 5c 17 	call	0x2eb8	; 0x2eb8 <nrk_stack_check>
	// Next Period Wakeup Time is Set inside scheduler when a task becomes Runnable
	nrk_int_disable ();
    3cea:	0e 94 2a 12 	call	0x2454	; 0x2454 <nrk_int_disable>
	nrk_cur_task_TCB->num_periods = 1;
    3cee:	e0 91 c2 06 	lds	r30, 0x06C2
    3cf2:	f0 91 c3 06 	lds	r31, 0x06C3
    3cf6:	81 e0       	ldi	r24, 0x01	; 1
    3cf8:	90 e0       	ldi	r25, 0x00	; 0
    3cfa:	90 a3       	std	Z+32, r25	; 0x20
    3cfc:	87 8f       	std	Z+31, r24	; 0x1f
	nrk_cur_task_TCB->suspend_flag = 1;
    3cfe:	81 e0       	ldi	r24, 0x01	; 1
    3d00:	85 83       	std	Z+5, r24	; 0x05
	timer = _nrk_os_timer_get ();
    3d02:	0e 94 34 25 	call	0x4a68	; 0x4a68 <_nrk_os_timer_get>
    3d06:	18 2f       	mov	r17, r24

	//nrk_cur_task_TCB->cpu_remaining=_nrk_prev_timer_val+1;

	if (timer < (MAX_SCHED_WAKEUP_TIME - TIME_PAD))
    3d08:	88 3f       	cpi	r24, 0xF8	; 248
    3d0a:	88 f4       	brcc	.+34     	; 0x3d2e <nrk_wait_until_next_period+0x4a>
		if ((timer + TIME_PAD) <= _nrk_get_next_wakeup ())
    3d0c:	0e 94 2e 25 	call	0x4a5c	; 0x4a5c <_nrk_get_next_wakeup>
    3d10:	21 2f       	mov	r18, r17
    3d12:	30 e0       	ldi	r19, 0x00	; 0
    3d14:	2f 5f       	subi	r18, 0xFF	; 255
    3d16:	3f 4f       	sbci	r19, 0xFF	; 255
    3d18:	48 2f       	mov	r20, r24
    3d1a:	50 e0       	ldi	r21, 0x00	; 0
    3d1c:	24 17       	cp	r18, r20
    3d1e:	35 07       	cpc	r19, r21
    3d20:	34 f4       	brge	.+12     	; 0x3d2e <nrk_wait_until_next_period+0x4a>
		{
			timer += TIME_PAD;
    3d22:	81 2f       	mov	r24, r17
    3d24:	8e 5f       	subi	r24, 0xFE	; 254
			_nrk_prev_timer_val = timer;                  // pdiener: why is this only set in this special case?
    3d26:	80 93 33 05 	sts	0x0533, r24
			_nrk_set_next_wakeup (timer);                 // pdiener: Set next wakeup to NOW
    3d2a:	0e 94 31 25 	call	0x4a62	; 0x4a62 <_nrk_set_next_wakeup>
		}

		nrk_int_enable ();
    3d2e:	0e 94 2c 12 	call	0x2458	; 0x2458 <nrk_int_enable>
		_nrk_wait_for_scheduler ();
    3d32:	0e 94 4a 1d 	call	0x3a94	; 0x3a94 <_nrk_wait_for_scheduler>
		return NRK_OK;
}
    3d36:	81 e0       	ldi	r24, 0x01	; 1
    3d38:	1f 91       	pop	r17
    3d3a:	08 95       	ret

00003d3c <nrk_terminate_task>:



nrk_status_t nrk_terminate_task ()
{
	nrk_rem_from_readyQ (nrk_cur_task_TCB->task_ID);
    3d3c:	e0 91 c2 06 	lds	r30, 0x06C2
    3d40:	f0 91 c3 06 	lds	r31, 0x06C3
    3d44:	80 85       	ldd	r24, Z+8	; 0x08
    3d46:	0e 94 6a 1c 	call	0x38d4	; 0x38d4 <nrk_rem_from_readyQ>
	nrk_cur_task_TCB->task_state = FINISHED;
    3d4a:	e0 91 c2 06 	lds	r30, 0x06C2
    3d4e:	f0 91 c3 06 	lds	r31, 0x06C3
    3d52:	84 e0       	ldi	r24, 0x04	; 4
    3d54:	81 87       	std	Z+9, r24	; 0x09

	// HAHA, there is NO next period...
	nrk_wait_until_next_period ();
    3d56:	0e 94 72 1e 	call	0x3ce4	; 0x3ce4 <nrk_wait_until_next_period>
	return NRK_OK;
}
    3d5a:	81 e0       	ldi	r24, 0x01	; 1
    3d5c:	08 95       	ret

00003d5e <nrk_wait_until>:
	//TIMSK = BM (OCIE1A) | BM(OCIE0);
}


int8_t nrk_wait_until (nrk_time_t t)
{
    3d5e:	8f 92       	push	r8
    3d60:	9f 92       	push	r9
    3d62:	af 92       	push	r10
    3d64:	bf 92       	push	r11
    3d66:	cf 92       	push	r12
    3d68:	df 92       	push	r13
    3d6a:	ef 92       	push	r14
    3d6c:	ff 92       	push	r15
    3d6e:	0f 93       	push	r16
    3d70:	1f 93       	push	r17
    3d72:	df 93       	push	r29
    3d74:	cf 93       	push	r28
    3d76:	cd b7       	in	r28, 0x3d	; 61
    3d78:	de b7       	in	r29, 0x3e	; 62
    3d7a:	60 97       	sbiw	r28, 0x10	; 16
    3d7c:	0f b6       	in	r0, 0x3f	; 63
    3d7e:	f8 94       	cli
    3d80:	de bf       	out	0x3e, r29	; 62
    3d82:	0f be       	out	0x3f, r0	; 63
    3d84:	cd bf       	out	0x3d, r28	; 61
    3d86:	29 87       	std	Y+9, r18	; 0x09
    3d88:	3a 87       	std	Y+10, r19	; 0x0a
    3d8a:	4b 87       	std	Y+11, r20	; 0x0b
    3d8c:	5c 87       	std	Y+12, r21	; 0x0c
    3d8e:	6d 87       	std	Y+13, r22	; 0x0d
    3d90:	7e 87       	std	Y+14, r23	; 0x0e
    3d92:	8f 87       	std	Y+15, r24	; 0x0f
    3d94:	98 8b       	std	Y+16, r25	; 0x10
	//c = _nrk_os_timer_get ();
	//do{
	//}while(_nrk_os_timer_get()==c);

	//ttt=c+1;
	nrk_time_get (&ct);
    3d96:	ce 01       	movw	r24, r28
    3d98:	01 96       	adiw	r24, 0x01	; 1
    3d9a:	0e 94 0b 1f 	call	0x3e16	; 0x3e16 <nrk_time_get>

	v = nrk_time_sub (&t, t, ct);
    3d9e:	ce 01       	movw	r24, r28
    3da0:	09 96       	adiw	r24, 0x09	; 9
    3da2:	09 85       	ldd	r16, Y+9	; 0x09
    3da4:	1a 85       	ldd	r17, Y+10	; 0x0a
    3da6:	2b 85       	ldd	r18, Y+11	; 0x0b
    3da8:	3c 85       	ldd	r19, Y+12	; 0x0c
    3daa:	4d 85       	ldd	r20, Y+13	; 0x0d
    3dac:	5e 85       	ldd	r21, Y+14	; 0x0e
    3dae:	6f 85       	ldd	r22, Y+15	; 0x0f
    3db0:	78 89       	ldd	r23, Y+16	; 0x10
    3db2:	89 80       	ldd	r8, Y+1	; 0x01
    3db4:	9a 80       	ldd	r9, Y+2	; 0x02
    3db6:	ab 80       	ldd	r10, Y+3	; 0x03
    3db8:	bc 80       	ldd	r11, Y+4	; 0x04
    3dba:	cd 80       	ldd	r12, Y+5	; 0x05
    3dbc:	de 80       	ldd	r13, Y+6	; 0x06
    3dbe:	ef 80       	ldd	r14, Y+7	; 0x07
    3dc0:	f8 84       	ldd	r15, Y+8	; 0x08
    3dc2:	0e 94 69 1f 	call	0x3ed2	; 0x3ed2 <nrk_time_sub>
	//nrk_time_compact_nanos(&t);
	if (v == NRK_ERROR)
    3dc6:	8f 3f       	cpi	r24, 0xFF	; 255
    3dc8:	61 f0       	breq	.+24     	; 0x3de2 <nrk_wait_until+0x84>
	//if(t.secs==ct.secs && t.nano_secs<ct.nano_secs) return 0;

	//t.secs-=ct.secs;
	//t.nano_secs-=ct.nano_secs;
	//
	nrk_wait (t);
    3dca:	29 85       	ldd	r18, Y+9	; 0x09
    3dcc:	3a 85       	ldd	r19, Y+10	; 0x0a
    3dce:	4b 85       	ldd	r20, Y+11	; 0x0b
    3dd0:	5c 85       	ldd	r21, Y+12	; 0x0c
    3dd2:	6d 85       	ldd	r22, Y+13	; 0x0d
    3dd4:	7e 85       	ldd	r23, Y+14	; 0x0e
    3dd6:	8f 85       	ldd	r24, Y+15	; 0x0f
    3dd8:	98 89       	ldd	r25, Y+16	; 0x10
    3dda:	0e 94 54 1d 	call	0x3aa8	; 0x3aa8 <nrk_wait>

	return NRK_OK;
    3dde:	81 e0       	ldi	r24, 0x01	; 1
    3de0:	01 c0       	rjmp	.+2      	; 0x3de4 <nrk_wait_until+0x86>

	v = nrk_time_sub (&t, t, ct);
	//nrk_time_compact_nanos(&t);
	if (v == NRK_ERROR)
	{
		return NRK_ERROR;
    3de2:	8f ef       	ldi	r24, 0xFF	; 255
	//t.nano_secs-=ct.nano_secs;
	//
	nrk_wait (t);

	return NRK_OK;
}
    3de4:	60 96       	adiw	r28, 0x10	; 16
    3de6:	0f b6       	in	r0, 0x3f	; 63
    3de8:	f8 94       	cli
    3dea:	de bf       	out	0x3e, r29	; 62
    3dec:	0f be       	out	0x3f, r0	; 63
    3dee:	cd bf       	out	0x3d, r28	; 61
    3df0:	cf 91       	pop	r28
    3df2:	df 91       	pop	r29
    3df4:	1f 91       	pop	r17
    3df6:	0f 91       	pop	r16
    3df8:	ff 90       	pop	r15
    3dfa:	ef 90       	pop	r14
    3dfc:	df 90       	pop	r13
    3dfe:	cf 90       	pop	r12
    3e00:	bf 90       	pop	r11
    3e02:	af 90       	pop	r10
    3e04:	9f 90       	pop	r9
    3e06:	8f 90       	pop	r8
    3e08:	08 95       	ret

00003e0a <nrk_get_pid>:


uint8_t nrk_get_pid ()
{
	return nrk_cur_task_TCB->task_ID;
    3e0a:	e0 91 c2 06 	lds	r30, 0x06C2
    3e0e:	f0 91 c3 06 	lds	r31, 0x06C3
}
    3e12:	80 85       	ldd	r24, Z+8	; 0x08
    3e14:	08 95       	ret

00003e16 <nrk_time_get>:
#include <nrk.h>
#include <nrk_timer.h>
#include <nrk_error.h>

void nrk_time_get(nrk_time_t *t)
{
    3e16:	ef 92       	push	r14
    3e18:	ff 92       	push	r15
    3e1a:	0f 93       	push	r16
    3e1c:	1f 93       	push	r17
    3e1e:	cf 93       	push	r28
    3e20:	df 93       	push	r29
    3e22:	ec 01       	movw	r28, r24
 //t->nano_secs=(((uint32_t)_nrk_precision_os_timer_get()%PRECISION_TICKS_PER_TICK)*(uint32_t)NANOS_PER_PRECISION_TICK);
#ifdef NRK_SUB_TICK_TIMING
       	t->nano_secs=(((uint32_t)_nrk_precision_os_timer_get())*(uint32_t)NANOS_PER_PRECISION_TICK);
#else
       	t->nano_secs=0;
    3e24:	1c 82       	std	Y+4, r1	; 0x04
    3e26:	1d 82       	std	Y+5, r1	; 0x05
    3e28:	1e 82       	std	Y+6, r1	; 0x06
    3e2a:	1f 82       	std	Y+7, r1	; 0x07

#endif

 t->secs=nrk_system_time.secs;
    3e2c:	80 91 b9 06 	lds	r24, 0x06B9
    3e30:	90 91 ba 06 	lds	r25, 0x06BA
    3e34:	a0 91 bb 06 	lds	r26, 0x06BB
    3e38:	b0 91 bc 06 	lds	r27, 0x06BC
    3e3c:	88 83       	st	Y, r24
    3e3e:	99 83       	std	Y+1, r25	; 0x01
    3e40:	aa 83       	std	Y+2, r26	; 0x02
    3e42:	bb 83       	std	Y+3, r27	; 0x03
 t->nano_secs+=nrk_system_time.nano_secs;
    3e44:	e0 90 bd 06 	lds	r14, 0x06BD
    3e48:	f0 90 be 06 	lds	r15, 0x06BE
    3e4c:	00 91 bf 06 	lds	r16, 0x06BF
    3e50:	10 91 c0 06 	lds	r17, 0x06C0
    3e54:	ec 82       	std	Y+4, r14	; 0x04
    3e56:	fd 82       	std	Y+5, r15	; 0x05
    3e58:	0e 83       	std	Y+6, r16	; 0x06
    3e5a:	1f 83       	std	Y+7, r17	; 0x07
   
   t->nano_secs+=((uint32_t)_nrk_os_timer_get()*(uint32_t)NANOS_PER_TICK);
    3e5c:	0e 94 34 25 	call	0x4a68	; 0x4a68 <_nrk_os_timer_get>
    3e60:	68 2f       	mov	r22, r24
    3e62:	70 e0       	ldi	r23, 0x00	; 0
    3e64:	80 e0       	ldi	r24, 0x00	; 0
    3e66:	90 e0       	ldi	r25, 0x00	; 0
    3e68:	23 eb       	ldi	r18, 0xB3	; 179
    3e6a:	36 ee       	ldi	r19, 0xE6	; 230
    3e6c:	4e e0       	ldi	r20, 0x0E	; 14
    3e6e:	50 e0       	ldi	r21, 0x00	; 0
    3e70:	0e 94 00 40 	call	0x8000	; 0x8000 <__mulsi3>
    3e74:	6e 0d       	add	r22, r14
    3e76:	7f 1d       	adc	r23, r15
    3e78:	80 1f       	adc	r24, r16
    3e7a:	91 1f       	adc	r25, r17
    3e7c:	6c 83       	std	Y+4, r22	; 0x04
    3e7e:	7d 83       	std	Y+5, r23	; 0x05
    3e80:	8e 83       	std	Y+6, r24	; 0x06
    3e82:	9f 83       	std	Y+7, r25	; 0x07
  

    while(t->nano_secs>=(uint32_t)NANOS_PER_SEC)
    3e84:	13 c0       	rjmp	.+38     	; 0x3eac <nrk_time_get+0x96>
    {
    t->nano_secs-=(uint32_t)NANOS_PER_SEC;
    3e86:	80 50       	subi	r24, 0x00	; 0
    3e88:	9a 4c       	sbci	r25, 0xCA	; 202
    3e8a:	aa 49       	sbci	r26, 0x9A	; 154
    3e8c:	bb 43       	sbci	r27, 0x3B	; 59
    3e8e:	8c 83       	std	Y+4, r24	; 0x04
    3e90:	9d 83       	std	Y+5, r25	; 0x05
    3e92:	ae 83       	std	Y+6, r26	; 0x06
    3e94:	bf 83       	std	Y+7, r27	; 0x07
    t->secs++;
    3e96:	88 81       	ld	r24, Y
    3e98:	99 81       	ldd	r25, Y+1	; 0x01
    3e9a:	aa 81       	ldd	r26, Y+2	; 0x02
    3e9c:	bb 81       	ldd	r27, Y+3	; 0x03
    3e9e:	01 96       	adiw	r24, 0x01	; 1
    3ea0:	a1 1d       	adc	r26, r1
    3ea2:	b1 1d       	adc	r27, r1
    3ea4:	88 83       	st	Y, r24
    3ea6:	99 83       	std	Y+1, r25	; 0x01
    3ea8:	aa 83       	std	Y+2, r26	; 0x02
    3eaa:	bb 83       	std	Y+3, r27	; 0x03
 t->nano_secs+=nrk_system_time.nano_secs;
   
   t->nano_secs+=((uint32_t)_nrk_os_timer_get()*(uint32_t)NANOS_PER_TICK);
  

    while(t->nano_secs>=(uint32_t)NANOS_PER_SEC)
    3eac:	8c 81       	ldd	r24, Y+4	; 0x04
    3eae:	9d 81       	ldd	r25, Y+5	; 0x05
    3eb0:	ae 81       	ldd	r26, Y+6	; 0x06
    3eb2:	bf 81       	ldd	r27, Y+7	; 0x07
    3eb4:	80 30       	cpi	r24, 0x00	; 0
    3eb6:	2a ec       	ldi	r18, 0xCA	; 202
    3eb8:	92 07       	cpc	r25, r18
    3eba:	2a e9       	ldi	r18, 0x9A	; 154
    3ebc:	a2 07       	cpc	r26, r18
    3ebe:	2b e3       	ldi	r18, 0x3B	; 59
    3ec0:	b2 07       	cpc	r27, r18
    3ec2:	08 f7       	brcc	.-62     	; 0x3e86 <nrk_time_get+0x70>
    {
    t->nano_secs-=(uint32_t)NANOS_PER_SEC;
    t->secs++;
    }

}
    3ec4:	df 91       	pop	r29
    3ec6:	cf 91       	pop	r28
    3ec8:	1f 91       	pop	r17
    3eca:	0f 91       	pop	r16
    3ecc:	ff 90       	pop	r15
    3ece:	ef 90       	pop	r14
    3ed0:	08 95       	ret

00003ed2 <nrk_time_sub>:
/*
 * result = high-low
 *
 */
int8_t nrk_time_sub(nrk_time_t *result,nrk_time_t high, nrk_time_t low)
{
    3ed2:	8f 92       	push	r8
    3ed4:	9f 92       	push	r9
    3ed6:	af 92       	push	r10
    3ed8:	bf 92       	push	r11
    3eda:	cf 92       	push	r12
    3edc:	df 92       	push	r13
    3ede:	ef 92       	push	r14
    3ee0:	ff 92       	push	r15
    3ee2:	0f 93       	push	r16
    3ee4:	1f 93       	push	r17
    3ee6:	df 93       	push	r29
    3ee8:	cf 93       	push	r28
    3eea:	cd b7       	in	r28, 0x3d	; 61
    3eec:	de b7       	in	r29, 0x3e	; 62
    3eee:	60 97       	sbiw	r28, 0x10	; 16
    3ef0:	0f b6       	in	r0, 0x3f	; 63
    3ef2:	f8 94       	cli
    3ef4:	de bf       	out	0x3e, r29	; 62
    3ef6:	0f be       	out	0x3f, r0	; 63
    3ef8:	cd bf       	out	0x3d, r28	; 61
    3efa:	fc 01       	movw	r30, r24
    3efc:	09 83       	std	Y+1, r16	; 0x01
    3efe:	1a 83       	std	Y+2, r17	; 0x02
    3f00:	2b 83       	std	Y+3, r18	; 0x03
    3f02:	3c 83       	std	Y+4, r19	; 0x04
    3f04:	4d 83       	std	Y+5, r20	; 0x05
    3f06:	5e 83       	std	Y+6, r21	; 0x06
    3f08:	6f 83       	std	Y+7, r22	; 0x07
    3f0a:	78 87       	std	Y+8, r23	; 0x08
    3f0c:	89 86       	std	Y+9, r8	; 0x09
    3f0e:	9a 86       	std	Y+10, r9	; 0x0a
    3f10:	ab 86       	std	Y+11, r10	; 0x0b
    3f12:	bc 86       	std	Y+12, r11	; 0x0c
    3f14:	cd 86       	std	Y+13, r12	; 0x0d
    3f16:	de 86       	std	Y+14, r13	; 0x0e
    3f18:	ef 86       	std	Y+15, r14	; 0x0f
    3f1a:	f8 8a       	std	Y+16, r15	; 0x10
	return NRK_OK;
}

result->secs=high.secs-low.secs;
result->nano_secs=high.nano_secs-low.nano_secs;
return NRK_OK;
    3f1c:	e9 80       	ldd	r14, Y+1	; 0x01
    3f1e:	fa 80       	ldd	r15, Y+2	; 0x02
    3f20:	0b 81       	ldd	r16, Y+3	; 0x03
    3f22:	1c 81       	ldd	r17, Y+4	; 0x04
    3f24:	2d 81       	ldd	r18, Y+5	; 0x05
    3f26:	3e 81       	ldd	r19, Y+6	; 0x06
    3f28:	4f 81       	ldd	r20, Y+7	; 0x07
    3f2a:	58 85       	ldd	r21, Y+8	; 0x08
    3f2c:	a9 84       	ldd	r10, Y+9	; 0x09
    3f2e:	ba 84       	ldd	r11, Y+10	; 0x0a
    3f30:	cb 84       	ldd	r12, Y+11	; 0x0b
    3f32:	dc 84       	ldd	r13, Y+12	; 0x0c
    3f34:	8d 85       	ldd	r24, Y+13	; 0x0d
    3f36:	9e 85       	ldd	r25, Y+14	; 0x0e
    3f38:	af 85       	ldd	r26, Y+15	; 0x0f
    3f3a:	b8 89       	ldd	r27, Y+16	; 0x10
 * result = high-low
 *
 */
int8_t nrk_time_sub(nrk_time_t *result,nrk_time_t high, nrk_time_t low)
{
if(high.secs<low.secs) return NRK_ERROR; 
    3f3c:	ea 14       	cp	r14, r10
    3f3e:	fb 04       	cpc	r15, r11
    3f40:	0c 05       	cpc	r16, r12
    3f42:	1d 05       	cpc	r17, r13
    3f44:	08 f4       	brcc	.+2      	; 0x3f48 <nrk_time_sub+0x76>
    3f46:	40 c0       	rjmp	.+128    	; 0x3fc8 <nrk_time_sub+0xf6>
if(low.secs==high.secs)
    3f48:	ae 14       	cp	r10, r14
    3f4a:	bf 04       	cpc	r11, r15
    3f4c:	c0 06       	cpc	r12, r16
    3f4e:	d1 06       	cpc	r13, r17
    3f50:	91 f4       	brne	.+36     	; 0x3f76 <nrk_time_sub+0xa4>
	{
	if((uint32_t)low.nano_secs>(uint32_t)high.nano_secs)  return NRK_ERROR;  
    3f52:	28 17       	cp	r18, r24
    3f54:	39 07       	cpc	r19, r25
    3f56:	4a 07       	cpc	r20, r26
    3f58:	5b 07       	cpc	r21, r27
    3f5a:	b0 f1       	brcs	.+108    	; 0x3fc8 <nrk_time_sub+0xf6>
	result->nano_secs=(uint32_t)high.nano_secs-(uint32_t)low.nano_secs;
    3f5c:	28 1b       	sub	r18, r24
    3f5e:	39 0b       	sbc	r19, r25
    3f60:	4a 0b       	sbc	r20, r26
    3f62:	5b 0b       	sbc	r21, r27
    3f64:	24 83       	std	Z+4, r18	; 0x04
    3f66:	35 83       	std	Z+5, r19	; 0x05
    3f68:	46 83       	std	Z+6, r20	; 0x06
    3f6a:	57 83       	std	Z+7, r21	; 0x07
	result->secs=0;
    3f6c:	10 82       	st	Z, r1
    3f6e:	11 82       	std	Z+1, r1	; 0x01
    3f70:	12 82       	std	Z+2, r1	; 0x02
    3f72:	13 82       	std	Z+3, r1	; 0x03
    3f74:	27 c0       	rjmp	.+78     	; 0x3fc4 <nrk_time_sub+0xf2>
	return NRK_OK;
	}
if(low.nano_secs > high.nano_secs)
    3f76:	28 17       	cp	r18, r24
    3f78:	39 07       	cpc	r19, r25
    3f7a:	4a 07       	cpc	r20, r26
    3f7c:	5b 07       	cpc	r21, r27
    3f7e:	90 f4       	brcc	.+36     	; 0x3fa4 <nrk_time_sub+0xd2>
{
	high.secs--;
    3f80:	08 94       	sec
    3f82:	e1 08       	sbc	r14, r1
    3f84:	f1 08       	sbc	r15, r1
    3f86:	01 09       	sbc	r16, r1
    3f88:	11 09       	sbc	r17, r1
	high.nano_secs+=(uint32_t)NANOS_PER_SEC;
	result->secs=high.secs-low.secs;
    3f8a:	ea 18       	sub	r14, r10
    3f8c:	fb 08       	sbc	r15, r11
    3f8e:	0c 09       	sbc	r16, r12
    3f90:	1d 09       	sbc	r17, r13
    3f92:	e0 82       	st	Z, r14
    3f94:	f1 82       	std	Z+1, r15	; 0x01
    3f96:	02 83       	std	Z+2, r16	; 0x02
    3f98:	13 83       	std	Z+3, r17	; 0x03
	return NRK_OK;
	}
if(low.nano_secs > high.nano_secs)
{
	high.secs--;
	high.nano_secs+=(uint32_t)NANOS_PER_SEC;
    3f9a:	20 50       	subi	r18, 0x00	; 0
    3f9c:	36 43       	sbci	r19, 0x36	; 54
    3f9e:	45 46       	sbci	r20, 0x65	; 101
    3fa0:	54 4c       	sbci	r21, 0xC4	; 196
    3fa2:	08 c0       	rjmp	.+16     	; 0x3fb4 <nrk_time_sub+0xe2>
	result->secs=high.secs-low.secs;
	result->nano_secs=high.nano_secs-low.nano_secs;
	return NRK_OK;
}

result->secs=high.secs-low.secs;
    3fa4:	ea 18       	sub	r14, r10
    3fa6:	fb 08       	sbc	r15, r11
    3fa8:	0c 09       	sbc	r16, r12
    3faa:	1d 09       	sbc	r17, r13
    3fac:	e0 82       	st	Z, r14
    3fae:	f1 82       	std	Z+1, r15	; 0x01
    3fb0:	02 83       	std	Z+2, r16	; 0x02
    3fb2:	13 83       	std	Z+3, r17	; 0x03
result->nano_secs=high.nano_secs-low.nano_secs;
    3fb4:	28 1b       	sub	r18, r24
    3fb6:	39 0b       	sbc	r19, r25
    3fb8:	4a 0b       	sbc	r20, r26
    3fba:	5b 0b       	sbc	r21, r27
    3fbc:	24 83       	std	Z+4, r18	; 0x04
    3fbe:	35 83       	std	Z+5, r19	; 0x05
    3fc0:	46 83       	std	Z+6, r20	; 0x06
    3fc2:	57 83       	std	Z+7, r21	; 0x07
return NRK_OK;
    3fc4:	81 e0       	ldi	r24, 0x01	; 1
    3fc6:	01 c0       	rjmp	.+2      	; 0x3fca <nrk_time_sub+0xf8>
int8_t nrk_time_sub(nrk_time_t *result,nrk_time_t high, nrk_time_t low)
{
if(high.secs<low.secs) return NRK_ERROR; 
if(low.secs==high.secs)
	{
	if((uint32_t)low.nano_secs>(uint32_t)high.nano_secs)  return NRK_ERROR;  
    3fc8:	8f ef       	ldi	r24, 0xFF	; 255
}

result->secs=high.secs-low.secs;
result->nano_secs=high.nano_secs-low.nano_secs;
return NRK_OK;
}
    3fca:	60 96       	adiw	r28, 0x10	; 16
    3fcc:	0f b6       	in	r0, 0x3f	; 63
    3fce:	f8 94       	cli
    3fd0:	de bf       	out	0x3e, r29	; 62
    3fd2:	0f be       	out	0x3f, r0	; 63
    3fd4:	cd bf       	out	0x3d, r28	; 61
    3fd6:	cf 91       	pop	r28
    3fd8:	df 91       	pop	r29
    3fda:	1f 91       	pop	r17
    3fdc:	0f 91       	pop	r16
    3fde:	ff 90       	pop	r15
    3fe0:	ef 90       	pop	r14
    3fe2:	df 90       	pop	r13
    3fe4:	cf 90       	pop	r12
    3fe6:	bf 90       	pop	r11
    3fe8:	af 90       	pop	r10
    3fea:	9f 90       	pop	r9
    3fec:	8f 90       	pop	r8
    3fee:	08 95       	ret

00003ff0 <nrk_time_compact_nanos>:
 * the nano seconds field, this function will move the nano
 * seconds into the seconds field.
 *
 */
inline void nrk_time_compact_nanos(nrk_time_t *t)
{
    3ff0:	fc 01       	movw	r30, r24
  while(t->nano_secs>=NANOS_PER_SEC)
    3ff2:	14 c0       	rjmp	.+40     	; 0x401c <nrk_time_compact_nanos+0x2c>
    {
    t->nano_secs-=NANOS_PER_SEC;
    3ff4:	20 50       	subi	r18, 0x00	; 0
    3ff6:	3a 4c       	sbci	r19, 0xCA	; 202
    3ff8:	4a 49       	sbci	r20, 0x9A	; 154
    3ffa:	5b 43       	sbci	r21, 0x3B	; 59
    3ffc:	24 83       	std	Z+4, r18	; 0x04
    3ffe:	35 83       	std	Z+5, r19	; 0x05
    4000:	46 83       	std	Z+6, r20	; 0x06
    4002:	57 83       	std	Z+7, r21	; 0x07
    t->secs++;
    4004:	20 81       	ld	r18, Z
    4006:	31 81       	ldd	r19, Z+1	; 0x01
    4008:	42 81       	ldd	r20, Z+2	; 0x02
    400a:	53 81       	ldd	r21, Z+3	; 0x03
    400c:	2f 5f       	subi	r18, 0xFF	; 255
    400e:	3f 4f       	sbci	r19, 0xFF	; 255
    4010:	4f 4f       	sbci	r20, 0xFF	; 255
    4012:	5f 4f       	sbci	r21, 0xFF	; 255
    4014:	20 83       	st	Z, r18
    4016:	31 83       	std	Z+1, r19	; 0x01
    4018:	42 83       	std	Z+2, r20	; 0x02
    401a:	53 83       	std	Z+3, r21	; 0x03
 * seconds into the seconds field.
 *
 */
inline void nrk_time_compact_nanos(nrk_time_t *t)
{
  while(t->nano_secs>=NANOS_PER_SEC)
    401c:	24 81       	ldd	r18, Z+4	; 0x04
    401e:	35 81       	ldd	r19, Z+5	; 0x05
    4020:	46 81       	ldd	r20, Z+6	; 0x06
    4022:	57 81       	ldd	r21, Z+7	; 0x07
    4024:	20 30       	cpi	r18, 0x00	; 0
    4026:	8a ec       	ldi	r24, 0xCA	; 202
    4028:	38 07       	cpc	r19, r24
    402a:	8a e9       	ldi	r24, 0x9A	; 154
    402c:	48 07       	cpc	r20, r24
    402e:	8b e3       	ldi	r24, 0x3B	; 59
    4030:	58 07       	cpc	r21, r24
    4032:	00 f7       	brcc	.-64     	; 0x3ff4 <nrk_time_compact_nanos+0x4>
    {
    t->nano_secs-=NANOS_PER_SEC;
    t->secs++;
    }
}
    4034:	08 95       	ret

00004036 <nrk_time_add>:
/*
 * result = a+b
 *
 */
int8_t nrk_time_add(nrk_time_t *result,nrk_time_t a, nrk_time_t b)
{
    4036:	8f 92       	push	r8
    4038:	9f 92       	push	r9
    403a:	af 92       	push	r10
    403c:	bf 92       	push	r11
    403e:	cf 92       	push	r12
    4040:	df 92       	push	r13
    4042:	ef 92       	push	r14
    4044:	ff 92       	push	r15
    4046:	0f 93       	push	r16
    4048:	1f 93       	push	r17
    404a:	df 93       	push	r29
    404c:	cf 93       	push	r28
    404e:	cd b7       	in	r28, 0x3d	; 61
    4050:	de b7       	in	r29, 0x3e	; 62
    4052:	60 97       	sbiw	r28, 0x10	; 16
    4054:	0f b6       	in	r0, 0x3f	; 63
    4056:	f8 94       	cli
    4058:	de bf       	out	0x3e, r29	; 62
    405a:	0f be       	out	0x3f, r0	; 63
    405c:	cd bf       	out	0x3d, r28	; 61
    405e:	09 83       	std	Y+1, r16	; 0x01
    4060:	1a 83       	std	Y+2, r17	; 0x02
    4062:	2b 83       	std	Y+3, r18	; 0x03
    4064:	3c 83       	std	Y+4, r19	; 0x04
    4066:	4d 83       	std	Y+5, r20	; 0x05
    4068:	5e 83       	std	Y+6, r21	; 0x06
    406a:	6f 83       	std	Y+7, r22	; 0x07
    406c:	78 87       	std	Y+8, r23	; 0x08
    406e:	89 86       	std	Y+9, r8	; 0x09
    4070:	9a 86       	std	Y+10, r9	; 0x0a
    4072:	ab 86       	std	Y+11, r10	; 0x0b
    4074:	bc 86       	std	Y+12, r11	; 0x0c
    4076:	cd 86       	std	Y+13, r12	; 0x0d
    4078:	de 86       	std	Y+14, r13	; 0x0e
    407a:	ef 86       	std	Y+15, r14	; 0x0f
    407c:	f8 8a       	std	Y+16, r15	; 0x10
result->secs=a.secs+b.secs;
    407e:	29 85       	ldd	r18, Y+9	; 0x09
    4080:	3a 85       	ldd	r19, Y+10	; 0x0a
    4082:	4b 85       	ldd	r20, Y+11	; 0x0b
    4084:	5c 85       	ldd	r21, Y+12	; 0x0c
    4086:	e9 80       	ldd	r14, Y+1	; 0x01
    4088:	fa 80       	ldd	r15, Y+2	; 0x02
    408a:	0b 81       	ldd	r16, Y+3	; 0x03
    408c:	1c 81       	ldd	r17, Y+4	; 0x04
    408e:	2e 0d       	add	r18, r14
    4090:	3f 1d       	adc	r19, r15
    4092:	40 1f       	adc	r20, r16
    4094:	51 1f       	adc	r21, r17
    4096:	fc 01       	movw	r30, r24
    4098:	20 83       	st	Z, r18
    409a:	31 83       	std	Z+1, r19	; 0x01
    409c:	42 83       	std	Z+2, r20	; 0x02
    409e:	53 83       	std	Z+3, r21	; 0x03
result->nano_secs=a.nano_secs+b.nano_secs;
    40a0:	2d 85       	ldd	r18, Y+13	; 0x0d
    40a2:	3e 85       	ldd	r19, Y+14	; 0x0e
    40a4:	4f 85       	ldd	r20, Y+15	; 0x0f
    40a6:	58 89       	ldd	r21, Y+16	; 0x10
    40a8:	ed 80       	ldd	r14, Y+5	; 0x05
    40aa:	fe 80       	ldd	r15, Y+6	; 0x06
    40ac:	0f 81       	ldd	r16, Y+7	; 0x07
    40ae:	18 85       	ldd	r17, Y+8	; 0x08
    40b0:	2e 0d       	add	r18, r14
    40b2:	3f 1d       	adc	r19, r15
    40b4:	40 1f       	adc	r20, r16
    40b6:	51 1f       	adc	r21, r17
    40b8:	24 83       	std	Z+4, r18	; 0x04
    40ba:	35 83       	std	Z+5, r19	; 0x05
    40bc:	46 83       	std	Z+6, r20	; 0x06
    40be:	57 83       	std	Z+7, r21	; 0x07
nrk_time_compact_nanos(result);
    40c0:	0e 94 f8 1f 	call	0x3ff0	; 0x3ff0 <nrk_time_compact_nanos>
return NRK_OK;
}
    40c4:	81 e0       	ldi	r24, 0x01	; 1
    40c6:	60 96       	adiw	r28, 0x10	; 16
    40c8:	0f b6       	in	r0, 0x3f	; 63
    40ca:	f8 94       	cli
    40cc:	de bf       	out	0x3e, r29	; 62
    40ce:	0f be       	out	0x3f, r0	; 63
    40d0:	cd bf       	out	0x3d, r28	; 61
    40d2:	cf 91       	pop	r28
    40d4:	df 91       	pop	r29
    40d6:	1f 91       	pop	r17
    40d8:	0f 91       	pop	r16
    40da:	ff 90       	pop	r15
    40dc:	ef 90       	pop	r14
    40de:	df 90       	pop	r13
    40e0:	cf 90       	pop	r12
    40e2:	bf 90       	pop	r11
    40e4:	af 90       	pop	r10
    40e6:	9f 90       	pop	r9
    40e8:	8f 90       	pop	r8
    40ea:	08 95       	ret

000040ec <nrk_time_set>:



void nrk_time_set(uint32_t secs, uint32_t nano_secs)
{
  nrk_system_time.secs=secs;
    40ec:	60 93 b9 06 	sts	0x06B9, r22
    40f0:	70 93 ba 06 	sts	0x06BA, r23
    40f4:	80 93 bb 06 	sts	0x06BB, r24
    40f8:	90 93 bc 06 	sts	0x06BC, r25
  nrk_system_time.nano_secs=nano_secs;
    40fc:	20 93 bd 06 	sts	0x06BD, r18
    4100:	30 93 be 06 	sts	0x06BE, r19
    4104:	40 93 bf 06 	sts	0x06BF, r20
    4108:	50 93 c0 06 	sts	0x06C0, r21
}
    410c:	08 95       	ret

0000410e <_nrk_time_to_ticks>:

uint16_t _nrk_time_to_ticks(nrk_time_t *t)
{
    410e:	8f 92       	push	r8
    4110:	9f 92       	push	r9
    4112:	af 92       	push	r10
    4114:	bf 92       	push	r11
    4116:	cf 92       	push	r12
    4118:	df 92       	push	r13
    411a:	ef 92       	push	r14
    411c:	ff 92       	push	r15
    411e:	0f 93       	push	r16
    4120:	1f 93       	push	r17
    4122:	fc 01       	movw	r30, r24
uint16_t ticks;
uint64_t tmp;
uint8_t i;
// FIXME: This will overflow
if(t->secs>0)
    4124:	20 81       	ld	r18, Z
    4126:	31 81       	ldd	r19, Z+1	; 0x01
    4128:	42 81       	ldd	r20, Z+2	; 0x02
    412a:	53 81       	ldd	r21, Z+3	; 0x03
    412c:	64 81       	ldd	r22, Z+4	; 0x04
    412e:	75 81       	ldd	r23, Z+5	; 0x05
    4130:	86 81       	ldd	r24, Z+6	; 0x06
    4132:	97 81       	ldd	r25, Z+7	; 0x07
    4134:	21 15       	cp	r18, r1
    4136:	31 05       	cpc	r19, r1
    4138:	41 05       	cpc	r20, r1
    413a:	51 05       	cpc	r21, r1
    413c:	09 f4       	brne	.+2      	; 0x4140 <_nrk_time_to_ticks+0x32>
    413e:	61 c0       	rjmp	.+194    	; 0x4202 <_nrk_time_to_ticks+0xf4>
{
   tmp=t->nano_secs;
   if(t->secs>65) return 0;
    4140:	22 34       	cpi	r18, 0x42	; 66
    4142:	31 05       	cpc	r19, r1
    4144:	41 05       	cpc	r20, r1
    4146:	51 05       	cpc	r21, r1
    4148:	08 f0       	brcs	.+2      	; 0x414c <_nrk_time_to_ticks+0x3e>
    414a:	62 c0       	rjmp	.+196    	; 0x4210 <_nrk_time_to_ticks+0x102>
uint64_t tmp;
uint8_t i;
// FIXME: This will overflow
if(t->secs>0)
{
   tmp=t->nano_secs;
    414c:	5b 01       	movw	r10, r22
    414e:	6c 01       	movw	r12, r24
    4150:	ee 24       	eor	r14, r14
    4152:	ff 24       	eor	r15, r15
    4154:	87 01       	movw	r16, r14
    4156:	60 e0       	ldi	r22, 0x00	; 0
    4158:	38 c0       	rjmp	.+112    	; 0x41ca <_nrk_time_to_ticks+0xbc>
   if(t->secs>65) return 0;
   for(i=0; i<t->secs; i++ ) tmp+=NANOS_PER_SEC; // t->nano_secs+=NANOS_PER_SEC;
    415a:	8a 2c       	mov	r8, r10
    415c:	ab 2d       	mov	r26, r11
    415e:	a6 53       	subi	r26, 0x36	; 54
    4160:	f1 e0       	ldi	r31, 0x01	; 1
    4162:	ab 15       	cp	r26, r11
    4164:	08 f0       	brcs	.+2      	; 0x4168 <_nrk_time_to_ticks+0x5a>
    4166:	f0 e0       	ldi	r31, 0x00	; 0
    4168:	8c 2d       	mov	r24, r12
    416a:	86 56       	subi	r24, 0x66	; 102
    416c:	91 e0       	ldi	r25, 0x01	; 1
    416e:	8c 15       	cp	r24, r12
    4170:	08 f0       	brcs	.+2      	; 0x4174 <_nrk_time_to_ticks+0x66>
    4172:	90 e0       	ldi	r25, 0x00	; 0
    4174:	f8 0f       	add	r31, r24
    4176:	71 e0       	ldi	r23, 0x01	; 1
    4178:	f8 17       	cp	r31, r24
    417a:	08 f0       	brcs	.+2      	; 0x417e <_nrk_time_to_ticks+0x70>
    417c:	70 e0       	ldi	r23, 0x00	; 0
    417e:	97 2b       	or	r25, r23
    4180:	7d 2d       	mov	r23, r13
    4182:	75 5c       	subi	r23, 0xC5	; 197
    4184:	e1 e0       	ldi	r30, 0x01	; 1
    4186:	7d 15       	cp	r23, r13
    4188:	08 f0       	brcs	.+2      	; 0x418c <_nrk_time_to_ticks+0x7e>
    418a:	e0 e0       	ldi	r30, 0x00	; 0
    418c:	97 0f       	add	r25, r23
    418e:	81 e0       	ldi	r24, 0x01	; 1
    4190:	97 17       	cp	r25, r23
    4192:	08 f0       	brcs	.+2      	; 0x4196 <_nrk_time_to_ticks+0x88>
    4194:	80 e0       	ldi	r24, 0x00	; 0
    4196:	8e 2b       	or	r24, r30
    4198:	8e 0d       	add	r24, r14
    419a:	e1 e0       	ldi	r30, 0x01	; 1
    419c:	8e 15       	cp	r24, r14
    419e:	08 f0       	brcs	.+2      	; 0x41a2 <_nrk_time_to_ticks+0x94>
    41a0:	e0 e0       	ldi	r30, 0x00	; 0
    41a2:	ef 0d       	add	r30, r15
    41a4:	71 e0       	ldi	r23, 0x01	; 1
    41a6:	ef 15       	cp	r30, r15
    41a8:	08 f0       	brcs	.+2      	; 0x41ac <_nrk_time_to_ticks+0x9e>
    41aa:	70 e0       	ldi	r23, 0x00	; 0
    41ac:	70 0f       	add	r23, r16
    41ae:	b1 e0       	ldi	r27, 0x01	; 1
    41b0:	70 17       	cp	r23, r16
    41b2:	08 f0       	brcs	.+2      	; 0x41b6 <_nrk_time_to_ticks+0xa8>
    41b4:	b0 e0       	ldi	r27, 0x00	; 0
    41b6:	b1 0f       	add	r27, r17
    41b8:	a8 2c       	mov	r10, r8
    41ba:	ba 2e       	mov	r11, r26
    41bc:	cf 2e       	mov	r12, r31
    41be:	d9 2e       	mov	r13, r25
    41c0:	e8 2e       	mov	r14, r24
    41c2:	fe 2e       	mov	r15, r30
    41c4:	07 2f       	mov	r16, r23
    41c6:	1b 2f       	mov	r17, r27
    41c8:	6f 5f       	subi	r22, 0xFF	; 255
    41ca:	86 2f       	mov	r24, r22
    41cc:	90 e0       	ldi	r25, 0x00	; 0
    41ce:	a0 e0       	ldi	r26, 0x00	; 0
    41d0:	b0 e0       	ldi	r27, 0x00	; 0
    41d2:	82 17       	cp	r24, r18
    41d4:	93 07       	cpc	r25, r19
    41d6:	a4 07       	cpc	r26, r20
    41d8:	b5 07       	cpc	r27, r21
    41da:	08 f4       	brcc	.+2      	; 0x41de <_nrk_time_to_ticks+0xd0>
    41dc:	be cf       	rjmp	.-132    	; 0x415a <_nrk_time_to_ticks+0x4c>
   ticks=tmp/(uint32_t)NANOS_PER_TICK;
    41de:	95 01       	movw	r18, r10
    41e0:	a6 01       	movw	r20, r12
    41e2:	b7 01       	movw	r22, r14
    41e4:	c8 01       	movw	r24, r16
    41e6:	a3 eb       	ldi	r26, 0xB3	; 179
    41e8:	aa 2e       	mov	r10, r26
    41ea:	f6 ee       	ldi	r31, 0xE6	; 230
    41ec:	bf 2e       	mov	r11, r31
    41ee:	ee e0       	ldi	r30, 0x0E	; 14
    41f0:	ce 2e       	mov	r12, r30
    41f2:	dd 24       	eor	r13, r13
    41f4:	ee 24       	eor	r14, r14
    41f6:	ff 24       	eor	r15, r15
    41f8:	00 e0       	ldi	r16, 0x00	; 0
    41fa:	10 e0       	ldi	r17, 0x00	; 0
    41fc:	0e 94 84 32 	call	0x6508	; 0x6508 <__udivdi3>
    4200:	09 c0       	rjmp	.+18     	; 0x4214 <_nrk_time_to_ticks+0x106>
   //ticks=t->nano_secs/(uint32_t)NANOS_PER_TICK;
}else
{
ticks=t->nano_secs/(uint32_t)NANOS_PER_TICK;
    4202:	23 eb       	ldi	r18, 0xB3	; 179
    4204:	36 ee       	ldi	r19, 0xE6	; 230
    4206:	4e e0       	ldi	r20, 0x0E	; 14
    4208:	50 e0       	ldi	r21, 0x00	; 0
    420a:	0e 94 33 40 	call	0x8066	; 0x8066 <__udivmodsi4>
    420e:	02 c0       	rjmp	.+4      	; 0x4214 <_nrk_time_to_ticks+0x106>
uint8_t i;
// FIXME: This will overflow
if(t->secs>0)
{
   tmp=t->nano_secs;
   if(t->secs>65) return 0;
    4210:	20 e0       	ldi	r18, 0x00	; 0
    4212:	30 e0       	ldi	r19, 0x00	; 0
}
*/
//ticks=t->nano_secs/(uint32_t)NANOS_PER_TICK;
//ticks+=t->secs*(uint32_t)TICKS_PER_SEC;
return ticks;
}
    4214:	c9 01       	movw	r24, r18
    4216:	1f 91       	pop	r17
    4218:	0f 91       	pop	r16
    421a:	ff 90       	pop	r15
    421c:	ef 90       	pop	r14
    421e:	df 90       	pop	r13
    4220:	cf 90       	pop	r12
    4222:	bf 90       	pop	r11
    4224:	af 90       	pop	r10
    4226:	9f 90       	pop	r9
    4228:	8f 90       	pop	r8
    422a:	08 95       	ret

0000422c <_nrk_ticks_to_time>:

nrk_time_t _nrk_ticks_to_time(uint32_t ticks)
{
    422c:	ef 92       	push	r14
    422e:	ff 92       	push	r15
    4230:	0f 93       	push	r16
    4232:	1f 93       	push	r17
    4234:	df 93       	push	r29
    4236:	cf 93       	push	r28
    4238:	cd b7       	in	r28, 0x3d	; 61
    423a:	de b7       	in	r29, 0x3e	; 62
    423c:	28 97       	sbiw	r28, 0x08	; 8
    423e:	0f b6       	in	r0, 0x3f	; 63
    4240:	f8 94       	cli
    4242:	de bf       	out	0x3e, r29	; 62
    4244:	0f be       	out	0x3f, r0	; 63
    4246:	cd bf       	out	0x3d, r28	; 61
nrk_time_t t;

t.secs=ticks/TICKS_PER_SEC;
    4248:	7b 01       	movw	r14, r22
    424a:	8c 01       	movw	r16, r24
    424c:	ba e0       	ldi	r27, 0x0A	; 10
    424e:	16 95       	lsr	r17
    4250:	07 95       	ror	r16
    4252:	f7 94       	ror	r15
    4254:	e7 94       	ror	r14
    4256:	ba 95       	dec	r27
    4258:	d1 f7       	brne	.-12     	; 0x424e <_nrk_ticks_to_time+0x22>
//ticks+=t->secs*(uint32_t)TICKS_PER_SEC;
return ticks;
}

nrk_time_t _nrk_ticks_to_time(uint32_t ticks)
{
    425a:	e9 82       	std	Y+1, r14	; 0x01
    425c:	fa 82       	std	Y+2, r15	; 0x02
    425e:	0b 83       	std	Y+3, r16	; 0x03
    4260:	1c 83       	std	Y+4, r17	; 0x04
nrk_time_t t;

t.secs=ticks/TICKS_PER_SEC;
t.nano_secs=(ticks%TICKS_PER_SEC)*NANOS_PER_TICK;
    4262:	73 70       	andi	r23, 0x03	; 3
    4264:	80 70       	andi	r24, 0x00	; 0
    4266:	90 70       	andi	r25, 0x00	; 0
    4268:	23 eb       	ldi	r18, 0xB3	; 179
    426a:	36 ee       	ldi	r19, 0xE6	; 230
    426c:	4e e0       	ldi	r20, 0x0E	; 14
    426e:	50 e0       	ldi	r21, 0x00	; 0
    4270:	0e 94 00 40 	call	0x8000	; 0x8000 <__mulsi3>
//ticks+=t->secs*(uint32_t)TICKS_PER_SEC;
return ticks;
}

nrk_time_t _nrk_ticks_to_time(uint32_t ticks)
{
    4274:	6d 83       	std	Y+5, r22	; 0x05
    4276:	7e 83       	std	Y+6, r23	; 0x06
    4278:	8f 83       	std	Y+7, r24	; 0x07
    427a:	98 87       	std	Y+8, r25	; 0x08
    427c:	2e 2d       	mov	r18, r14
    427e:	3a 81       	ldd	r19, Y+2	; 0x02
    4280:	4b 81       	ldd	r20, Y+3	; 0x03
    4282:	5c 81       	ldd	r21, Y+4	; 0x04

t.secs=ticks/TICKS_PER_SEC;
t.nano_secs=(ticks%TICKS_PER_SEC)*NANOS_PER_TICK;

return t;
}
    4284:	28 96       	adiw	r28, 0x08	; 8
    4286:	0f b6       	in	r0, 0x3f	; 63
    4288:	f8 94       	cli
    428a:	de bf       	out	0x3e, r29	; 62
    428c:	0f be       	out	0x3f, r0	; 63
    428e:	cd bf       	out	0x3d, r28	; 61
    4290:	cf 91       	pop	r28
    4292:	df 91       	pop	r29
    4294:	1f 91       	pop	r17
    4296:	0f 91       	pop	r16
    4298:	ff 90       	pop	r15
    429a:	ef 90       	pop	r14
    429c:	08 95       	ret

0000429e <_nrk_time_to_ticks_long>:

uint32_t _nrk_time_to_ticks_long(nrk_time_t *t)
{
    429e:	8f 92       	push	r8
    42a0:	9f 92       	push	r9
    42a2:	af 92       	push	r10
    42a4:	bf 92       	push	r11
    42a6:	cf 92       	push	r12
    42a8:	df 92       	push	r13
    42aa:	ef 92       	push	r14
    42ac:	ff 92       	push	r15
    42ae:	0f 93       	push	r16
    42b0:	1f 93       	push	r17
    42b2:	fc 01       	movw	r30, r24
uint32_t ticks;
uint64_t tmp;
uint8_t i;
// FIXME: This will overflow
if(t->secs>0)
    42b4:	20 81       	ld	r18, Z
    42b6:	31 81       	ldd	r19, Z+1	; 0x01
    42b8:	42 81       	ldd	r20, Z+2	; 0x02
    42ba:	53 81       	ldd	r21, Z+3	; 0x03
    42bc:	64 81       	ldd	r22, Z+4	; 0x04
    42be:	75 81       	ldd	r23, Z+5	; 0x05
    42c0:	86 81       	ldd	r24, Z+6	; 0x06
    42c2:	97 81       	ldd	r25, Z+7	; 0x07
    42c4:	21 15       	cp	r18, r1
    42c6:	31 05       	cpc	r19, r1
    42c8:	41 05       	cpc	r20, r1
    42ca:	51 05       	cpc	r21, r1
    42cc:	09 f4       	brne	.+2      	; 0x42d0 <_nrk_time_to_ticks_long+0x32>
    42ce:	5b c0       	rjmp	.+182    	; 0x4386 <_nrk_time_to_ticks_long+0xe8>
{
   tmp=t->nano_secs;
    42d0:	5b 01       	movw	r10, r22
    42d2:	6c 01       	movw	r12, r24
    42d4:	ee 24       	eor	r14, r14
    42d6:	ff 24       	eor	r15, r15
    42d8:	87 01       	movw	r16, r14
   for(i=0; i<t->secs; i++ ) tmp+=NANOS_PER_SEC; // t->nano_secs+=NANOS_PER_SEC;
    42da:	60 e0       	ldi	r22, 0x00	; 0
    42dc:	38 c0       	rjmp	.+112    	; 0x434e <_nrk_time_to_ticks_long+0xb0>
    42de:	8a 2c       	mov	r8, r10
    42e0:	ab 2d       	mov	r26, r11
    42e2:	a6 53       	subi	r26, 0x36	; 54
    42e4:	f1 e0       	ldi	r31, 0x01	; 1
    42e6:	ab 15       	cp	r26, r11
    42e8:	08 f0       	brcs	.+2      	; 0x42ec <_nrk_time_to_ticks_long+0x4e>
    42ea:	f0 e0       	ldi	r31, 0x00	; 0
    42ec:	8c 2d       	mov	r24, r12
    42ee:	86 56       	subi	r24, 0x66	; 102
    42f0:	91 e0       	ldi	r25, 0x01	; 1
    42f2:	8c 15       	cp	r24, r12
    42f4:	08 f0       	brcs	.+2      	; 0x42f8 <_nrk_time_to_ticks_long+0x5a>
    42f6:	90 e0       	ldi	r25, 0x00	; 0
    42f8:	f8 0f       	add	r31, r24
    42fa:	71 e0       	ldi	r23, 0x01	; 1
    42fc:	f8 17       	cp	r31, r24
    42fe:	08 f0       	brcs	.+2      	; 0x4302 <_nrk_time_to_ticks_long+0x64>
    4300:	70 e0       	ldi	r23, 0x00	; 0
    4302:	97 2b       	or	r25, r23
    4304:	7d 2d       	mov	r23, r13
    4306:	75 5c       	subi	r23, 0xC5	; 197
    4308:	e1 e0       	ldi	r30, 0x01	; 1
    430a:	7d 15       	cp	r23, r13
    430c:	08 f0       	brcs	.+2      	; 0x4310 <_nrk_time_to_ticks_long+0x72>
    430e:	e0 e0       	ldi	r30, 0x00	; 0
    4310:	97 0f       	add	r25, r23
    4312:	81 e0       	ldi	r24, 0x01	; 1
    4314:	97 17       	cp	r25, r23
    4316:	08 f0       	brcs	.+2      	; 0x431a <_nrk_time_to_ticks_long+0x7c>
    4318:	80 e0       	ldi	r24, 0x00	; 0
    431a:	8e 2b       	or	r24, r30
    431c:	8e 0d       	add	r24, r14
    431e:	e1 e0       	ldi	r30, 0x01	; 1
    4320:	8e 15       	cp	r24, r14
    4322:	08 f0       	brcs	.+2      	; 0x4326 <_nrk_time_to_ticks_long+0x88>
    4324:	e0 e0       	ldi	r30, 0x00	; 0
    4326:	ef 0d       	add	r30, r15
    4328:	71 e0       	ldi	r23, 0x01	; 1
    432a:	ef 15       	cp	r30, r15
    432c:	08 f0       	brcs	.+2      	; 0x4330 <_nrk_time_to_ticks_long+0x92>
    432e:	70 e0       	ldi	r23, 0x00	; 0
    4330:	70 0f       	add	r23, r16
    4332:	b1 e0       	ldi	r27, 0x01	; 1
    4334:	70 17       	cp	r23, r16
    4336:	08 f0       	brcs	.+2      	; 0x433a <_nrk_time_to_ticks_long+0x9c>
    4338:	b0 e0       	ldi	r27, 0x00	; 0
    433a:	b1 0f       	add	r27, r17
    433c:	a8 2c       	mov	r10, r8
    433e:	ba 2e       	mov	r11, r26
    4340:	cf 2e       	mov	r12, r31
    4342:	d9 2e       	mov	r13, r25
    4344:	e8 2e       	mov	r14, r24
    4346:	fe 2e       	mov	r15, r30
    4348:	07 2f       	mov	r16, r23
    434a:	1b 2f       	mov	r17, r27
    434c:	6f 5f       	subi	r22, 0xFF	; 255
    434e:	86 2f       	mov	r24, r22
    4350:	90 e0       	ldi	r25, 0x00	; 0
    4352:	a0 e0       	ldi	r26, 0x00	; 0
    4354:	b0 e0       	ldi	r27, 0x00	; 0
    4356:	82 17       	cp	r24, r18
    4358:	93 07       	cpc	r25, r19
    435a:	a4 07       	cpc	r26, r20
    435c:	b5 07       	cpc	r27, r21
    435e:	08 f4       	brcc	.+2      	; 0x4362 <_nrk_time_to_ticks_long+0xc4>
    4360:	be cf       	rjmp	.-132    	; 0x42de <_nrk_time_to_ticks_long+0x40>
   ticks=tmp/(uint32_t)NANOS_PER_TICK;
    4362:	95 01       	movw	r18, r10
    4364:	a6 01       	movw	r20, r12
    4366:	b7 01       	movw	r22, r14
    4368:	c8 01       	movw	r24, r16
    436a:	e3 eb       	ldi	r30, 0xB3	; 179
    436c:	ae 2e       	mov	r10, r30
    436e:	06 ee       	ldi	r16, 0xE6	; 230
    4370:	b0 2e       	mov	r11, r16
    4372:	1e e0       	ldi	r17, 0x0E	; 14
    4374:	c1 2e       	mov	r12, r17
    4376:	dd 24       	eor	r13, r13
    4378:	ee 24       	eor	r14, r14
    437a:	ff 24       	eor	r15, r15
    437c:	00 e0       	ldi	r16, 0x00	; 0
    437e:	10 e0       	ldi	r17, 0x00	; 0
    4380:	0e 94 84 32 	call	0x6508	; 0x6508 <__udivdi3>
    4384:	06 c0       	rjmp	.+12     	; 0x4392 <_nrk_time_to_ticks_long+0xf4>
   //ticks=t->nano_secs/(uint32_t)NANOS_PER_TICK;
}else
{
ticks=t->nano_secs/(uint32_t)NANOS_PER_TICK;
    4386:	23 eb       	ldi	r18, 0xB3	; 179
    4388:	36 ee       	ldi	r19, 0xE6	; 230
    438a:	4e e0       	ldi	r20, 0x0E	; 14
    438c:	50 e0       	ldi	r21, 0x00	; 0
    438e:	0e 94 33 40 	call	0x8066	; 0x8066 <__udivmodsi4>
    4392:	b9 01       	movw	r22, r18
    4394:	ca 01       	movw	r24, r20
}
return ticks;
}
    4396:	1f 91       	pop	r17
    4398:	0f 91       	pop	r16
    439a:	ff 90       	pop	r15
    439c:	ef 90       	pop	r14
    439e:	df 90       	pop	r13
    43a0:	cf 90       	pop	r12
    43a2:	bf 90       	pop	r11
    43a4:	af 90       	pop	r10
    43a6:	9f 90       	pop	r9
    43a8:	8f 90       	pop	r8
    43aa:	08 95       	ret

000043ac <nrk_idle_task>:
#include <nrk_platform_time.h>
#include <nrk_scheduler.h>
#include <stdio.h>

void nrk_idle_task()
{
    43ac:	1f 93       	push	r17

  nrk_stack_check(); 
  
  if(_nrk_get_next_wakeup()<=NRK_SLEEP_WAKEUP_TIME) 
    {
	    _nrk_cpu_state=CPU_IDLE;
    43ae:	11 e0       	ldi	r17, 0x01	; 1
volatile unsigned char *stkc;
// unsigned int *stk ;  // 2 bytes
while(1)
{

  nrk_stack_check(); 
    43b0:	0e 94 5c 17 	call	0x2eb8	; 0x2eb8 <nrk_stack_check>
  
  if(_nrk_get_next_wakeup()<=NRK_SLEEP_WAKEUP_TIME) 
    43b4:	0e 94 2e 25 	call	0x4a5c	; 0x4a5c <_nrk_get_next_wakeup>
    43b8:	85 31       	cpi	r24, 0x15	; 21
    43ba:	10 f4       	brcc	.+4      	; 0x43c0 <nrk_idle_task+0x14>
    {
	    _nrk_cpu_state=CPU_IDLE;
    43bc:	10 93 b6 06 	sts	0x06B6, r17
	    // Allow last UART byte to get out
    	    nrk_spin_wait_us(10);  
	    _nrk_cpu_state=CPU_SLEEP;
	    nrk_sleep();
	#else
	    nrk_idle();
    43c0:	0e 94 a0 26 	call	0x4d40	; 0x4d40 <nrk_idle>
	#endif
    }
 
#ifdef NRK_STACK_CHECK
   if(nrk_idle_task_stk[0]!=STK_CANARY_VAL) nrk_error_add(NRK_STACK_SMASH);
    43c4:	80 91 58 05 	lds	r24, 0x0558
    43c8:	85 35       	cpi	r24, 0x55	; 85
    43ca:	19 f0       	breq	.+6      	; 0x43d2 <nrk_idle_task+0x26>
    43cc:	88 e0       	ldi	r24, 0x08	; 8
    43ce:	0e 94 68 16 	call	0x2cd0	; 0x2cd0 <nrk_error_add>
   #ifdef KERNEL_STK_ARRAY
   	if(nrk_kernel_stk[0]!=STK_CANARY_VAL) nrk_error_add(NRK_STACK_SMASH);
    43d2:	80 91 2c 04 	lds	r24, 0x042C
    43d6:	85 35       	cpi	r24, 0x55	; 85
    43d8:	59 f3       	breq	.-42     	; 0x43b0 <nrk_idle_task+0x4>
    43da:	88 e0       	ldi	r24, 0x08	; 8
    43dc:	0e 94 68 16 	call	0x2cd0	; 0x2cd0 <nrk_error_add>
    43e0:	e7 cf       	rjmp	.-50     	; 0x43b0 <nrk_idle_task+0x4>

000043e2 <_nrk_scheduler>:
// For rfa1:
//#define CONTEXT_SWAP_TIME_BOUND    1500 

uint8_t t;
void inline _nrk_scheduler()
{
    43e2:	2f 92       	push	r2
    43e4:	3f 92       	push	r3
    43e6:	4f 92       	push	r4
    43e8:	5f 92       	push	r5
    43ea:	6f 92       	push	r6
    43ec:	7f 92       	push	r7
    43ee:	8f 92       	push	r8
    43f0:	9f 92       	push	r9
    43f2:	af 92       	push	r10
    43f4:	bf 92       	push	r11
    43f6:	cf 92       	push	r12
    43f8:	df 92       	push	r13
    43fa:	ef 92       	push	r14
    43fc:	ff 92       	push	r15
    43fe:	0f 93       	push	r16
    4400:	1f 93       	push	r17
    4402:	df 93       	push	r29
    4404:	cf 93       	push	r28
    4406:	0f 92       	push	r0
    4408:	cd b7       	in	r28, 0x3d	; 61
    440a:	de b7       	in	r29, 0x3e	; 62
    int8_t task_ID;
    uint16_t next_wake;
    uint16_t start_time_stamp;

    _nrk_precision_os_timer_reset();
    440c:	0e 94 2d 25 	call	0x4a5a	; 0x4a5a <_nrk_precision_os_timer_reset>
    nrk_int_disable();   // this should be removed...  Not needed
    4410:	0e 94 2a 12 	call	0x2454	; 0x2454 <nrk_int_disable>


#ifndef NRK_NO_BOUNDED_CONTEXT_SWAP
    _nrk_high_speed_timer_reset();
    4414:	0e 94 a9 24 	call	0x4952	; 0x4952 <_nrk_high_speed_timer_reset>
    start_time_stamp=_nrk_high_speed_timer_get();
    4418:	0e 94 af 24 	call	0x495e	; 0x495e <_nrk_high_speed_timer_get>
    441c:	2c 01       	movw	r4, r24
#endif
    _nrk_set_next_wakeup(MAX_SCHED_WAKEUP_TIME);
    441e:	8a ef       	ldi	r24, 0xFA	; 250
    4420:	0e 94 31 25 	call	0x4a62	; 0x4a62 <_nrk_set_next_wakeup>
    if((_nrk_cpu_state!=CPU_ACTIVE) && (_nrk_os_timer_get()>nrk_max_sleep_wakeup_time))
        nrk_max_sleep_wakeup_time=_nrk_os_timer_get();
#endif
    //while(_nrk_time_trigger>0)
    //{
    nrk_system_time.nano_secs+=((uint32_t)_nrk_prev_timer_val*NANOS_PER_TICK);
    4424:	60 91 33 05 	lds	r22, 0x0533
    4428:	70 e0       	ldi	r23, 0x00	; 0
    442a:	80 e0       	ldi	r24, 0x00	; 0
    442c:	90 e0       	ldi	r25, 0x00	; 0
    442e:	23 eb       	ldi	r18, 0xB3	; 179
    4430:	36 ee       	ldi	r19, 0xE6	; 230
    4432:	4e e0       	ldi	r20, 0x0E	; 14
    4434:	50 e0       	ldi	r21, 0x00	; 0
    4436:	0e 94 00 40 	call	0x8000	; 0x8000 <__mulsi3>
    443a:	7b 01       	movw	r14, r22
    443c:	8c 01       	movw	r16, r24
    443e:	80 91 bd 06 	lds	r24, 0x06BD
    4442:	90 91 be 06 	lds	r25, 0x06BE
    4446:	a0 91 bf 06 	lds	r26, 0x06BF
    444a:	b0 91 c0 06 	lds	r27, 0x06C0
    444e:	e8 0e       	add	r14, r24
    4450:	f9 1e       	adc	r15, r25
    4452:	0a 1f       	adc	r16, r26
    4454:	1b 1f       	adc	r17, r27
    nrk_system_time.nano_secs-=(nrk_system_time.nano_secs%(uint32_t)NANOS_PER_TICK);
    4456:	c8 01       	movw	r24, r16
    4458:	b7 01       	movw	r22, r14
    445a:	0e 94 33 40 	call	0x8066	; 0x8066 <__udivmodsi4>
    445e:	e6 1a       	sub	r14, r22
    4460:	f7 0a       	sbc	r15, r23
    4462:	08 0b       	sbc	r16, r24
    4464:	19 0b       	sbc	r17, r25
    4466:	80 91 b9 06 	lds	r24, 0x06B9
    446a:	90 91 ba 06 	lds	r25, 0x06BA
    446e:	a0 91 bb 06 	lds	r26, 0x06BB
    4472:	b0 91 bc 06 	lds	r27, 0x06BC

    while(nrk_system_time.nano_secs>=NANOS_PER_SEC)
    {
        nrk_system_time.nano_secs-=NANOS_PER_SEC;
        nrk_system_time.secs++;
        nrk_system_time.nano_secs-=(nrk_system_time.nano_secs%(uint32_t)NANOS_PER_TICK);
    4476:	e3 eb       	ldi	r30, 0xB3	; 179
    4478:	ae 2e       	mov	r10, r30
    447a:	e6 ee       	ldi	r30, 0xE6	; 230
    447c:	be 2e       	mov	r11, r30
    447e:	ee e0       	ldi	r30, 0x0E	; 14
    4480:	ce 2e       	mov	r12, r30
    4482:	d1 2c       	mov	r13, r1
        else
            _nrk_stats_task_preempted(nrk_cur_task_TCB->task_ID, _nrk_prev_timer_val);
    }
#endif

    while(nrk_system_time.nano_secs>=NANOS_PER_SEC)
    4484:	14 c0       	rjmp	.+40     	; 0x44ae <_nrk_scheduler+0xcc>
    {
        nrk_system_time.nano_secs-=NANOS_PER_SEC;
    4486:	80 e0       	ldi	r24, 0x00	; 0
    4488:	96 e3       	ldi	r25, 0x36	; 54
    448a:	a5 e6       	ldi	r26, 0x65	; 101
    448c:	b4 ec       	ldi	r27, 0xC4	; 196
    448e:	e8 0e       	add	r14, r24
    4490:	f9 1e       	adc	r15, r25
    4492:	0a 1f       	adc	r16, r26
    4494:	1b 1f       	adc	r17, r27
        nrk_system_time.secs++;
        nrk_system_time.nano_secs-=(nrk_system_time.nano_secs%(uint32_t)NANOS_PER_TICK);
    4496:	c8 01       	movw	r24, r16
    4498:	b7 01       	movw	r22, r14
    449a:	a6 01       	movw	r20, r12
    449c:	95 01       	movw	r18, r10
    449e:	0e 94 33 40 	call	0x8066	; 0x8066 <__udivmodsi4>
    44a2:	e6 1a       	sub	r14, r22
    44a4:	f7 0a       	sbc	r15, r23
    44a6:	08 0b       	sbc	r16, r24
    44a8:	19 0b       	sbc	r17, r25
    44aa:	d4 01       	movw	r26, r8
    44ac:	c3 01       	movw	r24, r6
    44ae:	3c 01       	movw	r6, r24
    44b0:	4d 01       	movw	r8, r26
    44b2:	08 94       	sec
    44b4:	61 1c       	adc	r6, r1
    44b6:	71 1c       	adc	r7, r1
    44b8:	81 1c       	adc	r8, r1
    44ba:	91 1c       	adc	r9, r1
        else
            _nrk_stats_task_preempted(nrk_cur_task_TCB->task_ID, _nrk_prev_timer_val);
    }
#endif

    while(nrk_system_time.nano_secs>=NANOS_PER_SEC)
    44bc:	e0 e0       	ldi	r30, 0x00	; 0
    44be:	ee 16       	cp	r14, r30
    44c0:	ea ec       	ldi	r30, 0xCA	; 202
    44c2:	fe 06       	cpc	r15, r30
    44c4:	ea e9       	ldi	r30, 0x9A	; 154
    44c6:	0e 07       	cpc	r16, r30
    44c8:	eb e3       	ldi	r30, 0x3B	; 59
    44ca:	1e 07       	cpc	r17, r30
    44cc:	e0 f6       	brcc	.-72     	; 0x4486 <_nrk_scheduler+0xa4>
    44ce:	80 93 b9 06 	sts	0x06B9, r24
    44d2:	90 93 ba 06 	sts	0x06BA, r25
    44d6:	a0 93 bb 06 	sts	0x06BB, r26
    44da:	b0 93 bc 06 	sts	0x06BC, r27
    44de:	e0 92 bd 06 	sts	0x06BD, r14
    44e2:	f0 92 be 06 	sts	0x06BE, r15
    44e6:	00 93 bf 06 	sts	0x06BF, r16
    44ea:	10 93 c0 06 	sts	0x06C0, r17
        nrk_system_time.secs++;
        nrk_system_time.nano_secs-=(nrk_system_time.nano_secs%(uint32_t)NANOS_PER_TICK);
    }
    //  _nrk_time_trigger--;
    //}
    if(nrk_cur_task_TCB->suspend_flag==1 && nrk_cur_task_TCB->task_state!=FINISHED)
    44ee:	e0 91 c2 06 	lds	r30, 0x06C2
    44f2:	f0 91 c3 06 	lds	r31, 0x06C3
    44f6:	85 81       	ldd	r24, Z+5	; 0x05
    44f8:	88 23       	and	r24, r24
    44fa:	b9 f0       	breq	.+46     	; 0x452a <_nrk_scheduler+0x148>
    44fc:	81 85       	ldd	r24, Z+9	; 0x09
    44fe:	84 30       	cpi	r24, 0x04	; 4
    4500:	a1 f0       	breq	.+40     	; 0x452a <_nrk_scheduler+0x148>
    {
        //	nrk_cur_task_TCB->task_state = EVENT_SUSPENDED;

        if(nrk_cur_task_TCB->event_suspend==RSRC_EVENT_SUSPENDED)
    4502:	87 81       	ldd	r24, Z+7	; 0x07
    4504:	82 30       	cpi	r24, 0x02	; 2
    4506:	29 f0       	breq	.+10     	; 0x4512 <_nrk_scheduler+0x130>
            nrk_cur_task_TCB->task_state = EVENT_SUSPENDED;
        else if( nrk_cur_task_TCB->event_suspend>0 && nrk_cur_task_TCB->nw_flag==0)
    4508:	88 23       	and	r24, r24
    450a:	41 f0       	breq	.+16     	; 0x451c <_nrk_scheduler+0x13a>
    450c:	86 81       	ldd	r24, Z+6	; 0x06
    450e:	88 23       	and	r24, r24
    4510:	11 f4       	brne	.+4      	; 0x4516 <_nrk_scheduler+0x134>
            nrk_cur_task_TCB->task_state = EVENT_SUSPENDED;
    4512:	85 e0       	ldi	r24, 0x05	; 5
    4514:	01 c0       	rjmp	.+2      	; 0x4518 <_nrk_scheduler+0x136>
        else if( nrk_cur_task_TCB->event_suspend>0 && nrk_cur_task_TCB->nw_flag==1)
            nrk_cur_task_TCB->task_state = SUSPENDED;
    4516:	83 e0       	ldi	r24, 0x03	; 3
    4518:	81 87       	std	Z+9, r24	; 0x09
    451a:	04 c0       	rjmp	.+8      	; 0x4524 <_nrk_scheduler+0x142>
        else
        {
            nrk_cur_task_TCB->task_state = SUSPENDED;
    451c:	83 e0       	ldi	r24, 0x03	; 3
    451e:	81 87       	std	Z+9, r24	; 0x09
            nrk_cur_task_TCB->event_suspend=0;
    4520:	17 82       	std	Z+7, r1	; 0x07
            nrk_cur_task_TCB->nw_flag=0;
    4522:	16 82       	std	Z+6, r1	; 0x06
        }
        nrk_rem_from_readyQ(nrk_cur_task_TCB->task_ID);
    4524:	80 85       	ldd	r24, Z+8	; 0x08
    4526:	0e 94 6a 1c 	call	0x38d4	; 0x38d4 <nrk_rem_from_readyQ>
     
    // Update cpu used value for ended task
    // If the task has used its reserve, suspend task
    // Don't disable IdleTask which is 0
    // Don't decrease cpu_remaining if reserve is 0 and hence disabled
    if(nrk_cur_task_TCB->cpu_reserve!=0 && nrk_cur_task_TCB->task_ID!=NRK_IDLE_TASK_ID && nrk_cur_task_TCB->task_state!=FINISHED )
    452a:	e0 91 c2 06 	lds	r30, 0x06C2
    452e:	f0 91 c3 06 	lds	r31, 0x06C3
    4532:	85 8d       	ldd	r24, Z+29	; 0x1d
    4534:	96 8d       	ldd	r25, Z+30	; 0x1e
    4536:	00 97       	sbiw	r24, 0x00	; 0
    4538:	09 f4       	brne	.+2      	; 0x453c <_nrk_scheduler+0x15a>
    453a:	a1 c0       	rjmp	.+322    	; 0x467e <_nrk_scheduler+0x29c>
    453c:	80 85       	ldd	r24, Z+8	; 0x08
    453e:	88 23       	and	r24, r24
    4540:	09 f4       	brne	.+2      	; 0x4544 <_nrk_scheduler+0x162>
    4542:	9d c0       	rjmp	.+314    	; 0x467e <_nrk_scheduler+0x29c>
    4544:	81 85       	ldd	r24, Z+9	; 0x09
    4546:	84 30       	cpi	r24, 0x04	; 4
    4548:	09 f4       	brne	.+2      	; 0x454c <_nrk_scheduler+0x16a>
    454a:	99 c0       	rjmp	.+306    	; 0x467e <_nrk_scheduler+0x29c>
    {
        if(nrk_cur_task_TCB->cpu_remaining<_nrk_prev_timer_val)
    454c:	21 8d       	ldd	r18, Z+25	; 0x19
    454e:	32 8d       	ldd	r19, Z+26	; 0x1a
    4550:	80 91 33 05 	lds	r24, 0x0533
    4554:	90 e0       	ldi	r25, 0x00	; 0
    4556:	28 17       	cp	r18, r24
    4558:	39 07       	cpc	r19, r25
    455a:	d8 f4       	brcc	.+54     	; 0x4592 <_nrk_scheduler+0x1b0>
        {
#ifdef NRK_STATS_TRACKER
            _nrk_stats_add_violation(nrk_cur_task_TCB->task_ID);
#endif
            //nrk_kernel_error_add(NRK_RESERVE_ERROR,nrk_cur_task_TCB->task_ID);
            if(nrk_cur_task_TCB->task_type == CBS_TASK){
    455c:	81 a1       	ldd	r24, Z+33	; 0x21
    455e:	83 30       	cpi	r24, 0x03	; 3
    4560:	a9 f4       	brne	.+42     	; 0x458c <_nrk_scheduler+0x1aa>
                printf("CBS goes exhausted \n");
    4562:	82 ef       	ldi	r24, 0xF2	; 242
    4564:	91 e0       	ldi	r25, 0x01	; 1
    4566:	0e 94 45 42 	call	0x848a	; 0x848a <puts>
                // budget goes out
                nrk_cur_task_TCB->cpu_remaining = nrk_cur_task_TCB->cpu_reserve;
    456a:	e0 91 c2 06 	lds	r30, 0x06C2
    456e:	f0 91 c3 06 	lds	r31, 0x06C3
    4572:	85 8d       	ldd	r24, Z+29	; 0x1d
    4574:	96 8d       	ldd	r25, Z+30	; 0x1e
    4576:	92 8f       	std	Z+26, r25	; 0x1a
    4578:	81 8f       	std	Z+25, r24	; 0x19
                nrk_cur_task_TCB->next_period = nrk_cur_task_TCB->period;
    457a:	83 8d       	ldd	r24, Z+27	; 0x1b
    457c:	94 8d       	ldd	r25, Z+28	; 0x1c
    457e:	90 8f       	std	Z+24, r25	; 0x18
    4580:	87 8b       	std	Z+23, r24	; 0x17
                printf("Replenish CBS \n");
    4582:	86 e0       	ldi	r24, 0x06	; 6
    4584:	92 e0       	ldi	r25, 0x02	; 2
    4586:	0e 94 45 42 	call	0x848a	; 0x848a <puts>
    458a:	07 c0       	rjmp	.+14     	; 0x459a <_nrk_scheduler+0x1b8>
            }else{
                nrk_cur_task_TCB->cpu_remaining=0;
    458c:	12 8e       	std	Z+26, r1	; 0x1a
    458e:	11 8e       	std	Z+25, r1	; 0x19
    4590:	04 c0       	rjmp	.+8      	; 0x459a <_nrk_scheduler+0x1b8>
            }
        }
        else
            nrk_cur_task_TCB->cpu_remaining-=_nrk_prev_timer_val;
    4592:	28 1b       	sub	r18, r24
    4594:	39 0b       	sbc	r19, r25
    4596:	32 8f       	std	Z+26, r19	; 0x1a
    4598:	21 8f       	std	Z+25, r18	; 0x19

        task_ID= nrk_cur_task_TCB->task_ID;
    459a:	e0 91 c2 06 	lds	r30, 0x06C2
    459e:	f0 91 c3 06 	lds	r31, 0x06C3
    45a2:	00 85       	ldd	r16, Z+8	; 0x08
      //                  printf("cpu remaining of %d is %d \n",task_ID,nrk_task_TCB[task_ID].cpu_remaining);

        if (nrk_cur_task_TCB->cpu_remaining ==0 )
    45a4:	81 8d       	ldd	r24, Z+25	; 0x19
    45a6:	92 8d       	ldd	r25, Z+26	; 0x1a
    45a8:	00 97       	sbiw	r24, 0x00	; 0
    45aa:	09 f0       	breq	.+2      	; 0x45ae <_nrk_scheduler+0x1cc>
    45ac:	68 c0       	rjmp	.+208    	; 0x467e <_nrk_scheduler+0x29c>
        {
            printf("Task %d cpu remaining = 0\n", task_ID);
    45ae:	00 d0       	rcall	.+0      	; 0x45b0 <_nrk_scheduler+0x1ce>
    45b0:	00 d0       	rcall	.+0      	; 0x45b2 <_nrk_scheduler+0x1d0>
    45b2:	85 e1       	ldi	r24, 0x15	; 21
    45b4:	92 e0       	ldi	r25, 0x02	; 2
    45b6:	ad b7       	in	r26, 0x3d	; 61
    45b8:	be b7       	in	r27, 0x3e	; 62
    45ba:	12 96       	adiw	r26, 0x02	; 2
    45bc:	9c 93       	st	X, r25
    45be:	8e 93       	st	-X, r24
    45c0:	11 97       	sbiw	r26, 0x01	; 1
    45c2:	20 2f       	mov	r18, r16
    45c4:	33 27       	eor	r19, r19
    45c6:	27 fd       	sbrc	r18, 7
    45c8:	30 95       	com	r19
    45ca:	14 96       	adiw	r26, 0x04	; 4
    45cc:	3c 93       	st	X, r19
    45ce:	2e 93       	st	-X, r18
    45d0:	13 97       	sbiw	r26, 0x03	; 3
    45d2:	0e 94 33 42 	call	0x8466	; 0x8466 <printf>
            printf("Task type is %d\n", nrk_cur_task_TCB->task_type);
    45d6:	ed b7       	in	r30, 0x3d	; 61
    45d8:	fe b7       	in	r31, 0x3e	; 62
    45da:	31 96       	adiw	r30, 0x01	; 1
    45dc:	20 e3       	ldi	r18, 0x30	; 48
    45de:	32 e0       	ldi	r19, 0x02	; 2
    45e0:	ad b7       	in	r26, 0x3d	; 61
    45e2:	be b7       	in	r27, 0x3e	; 62
    45e4:	12 96       	adiw	r26, 0x02	; 2
    45e6:	3c 93       	st	X, r19
    45e8:	2e 93       	st	-X, r18
    45ea:	11 97       	sbiw	r26, 0x01	; 1
    45ec:	a0 91 c2 06 	lds	r26, 0x06C2
    45f0:	b0 91 c3 06 	lds	r27, 0x06C3
    45f4:	91 96       	adiw	r26, 0x21	; 33
    45f6:	8c 91       	ld	r24, X
    45f8:	82 83       	std	Z+2, r24	; 0x02
    45fa:	13 82       	std	Z+3, r1	; 0x03
    45fc:	0e 94 33 42 	call	0x8466	; 0x8466 <printf>
            // Here we dont need to suspend CBS
            if(nrk_cur_task_TCB->task_type == BASIC_TASK){
    4600:	e0 91 c2 06 	lds	r30, 0x06C2
    4604:	f0 91 c3 06 	lds	r31, 0x06C3
    4608:	81 a1       	ldd	r24, Z+33	; 0x21
    460a:	0f 90       	pop	r0
    460c:	0f 90       	pop	r0
    460e:	0f 90       	pop	r0
    4610:	0f 90       	pop	r0
    4612:	81 30       	cpi	r24, 0x01	; 1
    4614:	31 f4       	brne	.+12     	; 0x4622 <_nrk_scheduler+0x240>
#ifdef NRK_STATS_TRACKER
                _nrk_stats_add_violation(nrk_cur_task_TCB->task_ID);
#endif
                //nrk_kernel_error_add(NRK_RESERVE_VIOLATED,task_ID);
                nrk_cur_task_TCB->task_state = SUSPENDED;
    4616:	83 e0       	ldi	r24, 0x03	; 3
    4618:	81 87       	std	Z+9, r24	; 0x09
                nrk_rem_from_readyQ(task_ID);
    461a:	80 2f       	mov	r24, r16
    461c:	0e 94 6a 1c 	call	0x38d4	; 0x38d4 <nrk_rem_from_readyQ>
    4620:	2e c0       	rjmp	.+92     	; 0x467e <_nrk_scheduler+0x29c>
            }else if(nrk_cur_task_TCB->task_type == CBS_TASK){
    4622:	83 30       	cpi	r24, 0x03	; 3
    4624:	61 f5       	brne	.+88     	; 0x467e <_nrk_scheduler+0x29c>
                // We need replenish the budget for CBS
                printf("Replenish CBS \n");
    4626:	86 e0       	ldi	r24, 0x06	; 6
    4628:	92 e0       	ldi	r25, 0x02	; 2
    462a:	0e 94 45 42 	call	0x848a	; 0x848a <puts>
                nrk_cur_task_TCB->cpu_remaining = nrk_cur_task_TCB->cpu_reserve;
    462e:	e0 91 c2 06 	lds	r30, 0x06C2
    4632:	f0 91 c3 06 	lds	r31, 0x06C3
    4636:	85 8d       	ldd	r24, Z+29	; 0x1d
    4638:	96 8d       	ldd	r25, Z+30	; 0x1e
    463a:	92 8f       	std	Z+26, r25	; 0x1a
    463c:	81 8f       	std	Z+25, r24	; 0x19
                nrk_cur_task_TCB->next_period = nrk_cur_task_TCB->period;
    463e:	83 8d       	ldd	r24, Z+27	; 0x1b
    4640:	94 8d       	ldd	r25, Z+28	; 0x1c
    4642:	90 8f       	std	Z+24, r25	; 0x18
    4644:	87 8b       	std	Z+23, r24	; 0x17
                printf("Next period is from %d to %d\n", nrk_cur_task_TCB->next_period, nrk_cur_task_TCB->period);
    4646:	00 d0       	rcall	.+0      	; 0x4648 <_nrk_scheduler+0x266>
    4648:	00 d0       	rcall	.+0      	; 0x464a <_nrk_scheduler+0x268>
    464a:	00 d0       	rcall	.+0      	; 0x464c <_nrk_scheduler+0x26a>
    464c:	ed b7       	in	r30, 0x3d	; 61
    464e:	fe b7       	in	r31, 0x3e	; 62
    4650:	31 96       	adiw	r30, 0x01	; 1
    4652:	21 e4       	ldi	r18, 0x41	; 65
    4654:	32 e0       	ldi	r19, 0x02	; 2
    4656:	ad b7       	in	r26, 0x3d	; 61
    4658:	be b7       	in	r27, 0x3e	; 62
    465a:	12 96       	adiw	r26, 0x02	; 2
    465c:	3c 93       	st	X, r19
    465e:	2e 93       	st	-X, r18
    4660:	11 97       	sbiw	r26, 0x01	; 1
    4662:	93 83       	std	Z+3, r25	; 0x03
    4664:	82 83       	std	Z+2, r24	; 0x02
    4666:	95 83       	std	Z+5, r25	; 0x05
    4668:	84 83       	std	Z+4, r24	; 0x04
    466a:	0e 94 33 42 	call	0x8466	; 0x8466 <printf>
    466e:	ed b7       	in	r30, 0x3d	; 61
    4670:	fe b7       	in	r31, 0x3e	; 62
    4672:	36 96       	adiw	r30, 0x06	; 6
    4674:	0f b6       	in	r0, 0x3f	; 63
    4676:	f8 94       	cli
    4678:	fe bf       	out	0x3e, r31	; 62
    467a:	0f be       	out	0x3f, r0	; 63
    467c:	ed bf       	out	0x3d, r30	; 61
    467e:	7a ef       	ldi	r23, 0xFA	; 250
    4680:	27 2e       	mov	r2, r23
    4682:	75 e0       	ldi	r23, 0x05	; 5
    4684:	37 2e       	mov	r3, r23

    while(nrk_system_time.nano_secs>=NANOS_PER_SEC)
    {
        nrk_system_time.nano_secs-=NANOS_PER_SEC;
        nrk_system_time.secs++;
        nrk_system_time.nano_secs-=(nrk_system_time.nano_secs%(uint32_t)NANOS_PER_TICK);
    4686:	00 e6       	ldi	r16, 0x60	; 96
    4688:	1a ee       	ldi	r17, 0xEA	; 234
    468a:	20 e0       	ldi	r18, 0x00	; 0
                    //nrk_task_TCB[task_ID].next_wakeup = nrk_task_TCB[task_ID].next_period;
                    //nrk_task_TCB[task_ID].num_periods--;
                    nrk_task_TCB[task_ID].next_wakeup = (nrk_task_TCB[task_ID].period*(nrk_task_TCB[task_ID].num_periods-1));
                    nrk_task_TCB[task_ID].next_period = (nrk_task_TCB[task_ID].period*(nrk_task_TCB[task_ID].num_periods-1));
                    if(nrk_task_TCB[task_ID].period==0) nrk_task_TCB[task_ID].next_wakeup = MAX_SCHED_WAKEUP_TIME;
                    nrk_task_TCB[task_ID].num_periods=1;
    468c:	61 e0       	ldi	r22, 0x01	; 1
    468e:	66 2e       	mov	r6, r22
    4690:	71 2c       	mov	r7, r1
                    nrk_task_TCB[task_ID].cpu_remaining = nrk_task_TCB[task_ID].cpu_reserve;
                    //nrk_task_TCB[task_ID].next_wakeup = nrk_task_TCB[task_ID].next_period;
                    //nrk_task_TCB[task_ID].num_periods--;
                    nrk_task_TCB[task_ID].next_wakeup = (nrk_task_TCB[task_ID].period*(nrk_task_TCB[task_ID].num_periods-1));
                    nrk_task_TCB[task_ID].next_period = (nrk_task_TCB[task_ID].period*(nrk_task_TCB[task_ID].num_periods-1));
                    if(nrk_task_TCB[task_ID].period==0) nrk_task_TCB[task_ID].next_wakeup = MAX_SCHED_WAKEUP_TIME;
    4692:	5a ef       	ldi	r21, 0xFA	; 250
    4694:	e5 2e       	mov	r14, r21
    4696:	f1 2c       	mov	r15, r1
                nrk_task_TCB[task_ID].nw_flag=0;
                nrk_task_TCB[task_ID].suspend_flag=0;
                if(nrk_task_TCB[task_ID].num_periods==1)
                {
                    nrk_task_TCB[task_ID].cpu_remaining = nrk_task_TCB[task_ID].cpu_reserve;
                    nrk_task_TCB[task_ID].task_state = READY;
    4698:	42 e0       	ldi	r20, 0x02	; 2
    469a:	94 2e       	mov	r9, r20
            // printf( "Task: %d nw: %d\n",task_ID,nrk_task_TCB[task_ID].next_wakeup);
            // If a task needs to become READY, make it ready
            if (nrk_task_TCB[task_ID].next_wakeup == 0)
            {
                // printf( "Adding back %d\n",task_ID );
                if(nrk_task_TCB[task_ID].event_suspend>0 && nrk_task_TCB[task_ID].nw_flag==1) nrk_task_TCB[task_ID].active_signal_mask=SIG(nrk_wakeup_signal);
    469c:	31 e0       	ldi	r19, 0x01	; 1
    469e:	a3 2e       	mov	r10, r19
    46a0:	b1 2c       	mov	r11, r1
    46a2:	c1 2c       	mov	r12, r1
    46a4:	d1 2c       	mov	r13, r1

    // Add eligable tasks back to the ready Queue
    // At the same time find the next earliest wakeup
    for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++)
    {
        if(nrk_task_TCB[task_ID].task_ID==-1) continue;
    46a6:	d1 01       	movw	r26, r2
    46a8:	13 96       	adiw	r26, 0x03	; 3
    46aa:	8c 91       	ld	r24, X
    46ac:	13 97       	sbiw	r26, 0x03	; 3
    46ae:	8f 3f       	cpi	r24, 0xFF	; 255
    46b0:	09 f4       	brne	.+2      	; 0x46b4 <_nrk_scheduler+0x2d2>
    46b2:	c4 c0       	rjmp	.+392    	; 0x483c <_nrk_scheduler+0x45a>
        nrk_task_TCB[task_ID].suspend_flag=0;
    46b4:	1c 92       	st	X, r1
        if( nrk_task_TCB[task_ID].task_ID!=NRK_IDLE_TASK_ID && nrk_task_TCB[task_ID].task_state!=FINISHED )
    46b6:	88 23       	and	r24, r24
    46b8:	09 f4       	brne	.+2      	; 0x46bc <_nrk_scheduler+0x2da>
    46ba:	43 c0       	rjmp	.+134    	; 0x4742 <_nrk_scheduler+0x360>
    46bc:	14 96       	adiw	r26, 0x04	; 4
    46be:	8c 91       	ld	r24, X
    46c0:	14 97       	sbiw	r26, 0x04	; 4
    46c2:	84 30       	cpi	r24, 0x04	; 4
    46c4:	f1 f1       	breq	.+124    	; 0x4742 <_nrk_scheduler+0x360>
        {
            if(  nrk_task_TCB[task_ID].next_wakeup >= _nrk_prev_timer_val )
    46c6:	50 96       	adiw	r26, 0x10	; 16
    46c8:	4d 91       	ld	r20, X+
    46ca:	5c 91       	ld	r21, X
    46cc:	51 97       	sbiw	r26, 0x11	; 17
    46ce:	80 91 33 05 	lds	r24, 0x0533
    46d2:	90 e0       	ldi	r25, 0x00	; 0
    46d4:	48 17       	cp	r20, r24
    46d6:	59 07       	cpc	r21, r25
    46d8:	38 f0       	brcs	.+14     	; 0x46e8 <_nrk_scheduler+0x306>
                nrk_task_TCB[task_ID].next_wakeup-=_nrk_prev_timer_val;
    46da:	48 1b       	sub	r20, r24
    46dc:	59 0b       	sbc	r21, r25
    46de:	51 96       	adiw	r26, 0x11	; 17
    46e0:	5c 93       	st	X, r21
    46e2:	4e 93       	st	-X, r20
    46e4:	50 97       	sbiw	r26, 0x10	; 16
    46e6:	03 c0       	rjmp	.+6      	; 0x46ee <_nrk_scheduler+0x30c>
            else
            {
                nrk_task_TCB[task_ID].next_wakeup=0;
    46e8:	f1 01       	movw	r30, r2
    46ea:	11 8a       	std	Z+17, r1	; 0x11
    46ec:	10 8a       	std	Z+16, r1	; 0x10
            }
            // Do next period book keeping.
            // next_period needs to be set such that the period is kept consistent even if other
            // wait until functions are called.
            if( nrk_task_TCB[task_ID].next_period >= _nrk_prev_timer_val )
    46ee:	d1 01       	movw	r26, r2
    46f0:	52 96       	adiw	r26, 0x12	; 18
    46f2:	4d 91       	ld	r20, X+
    46f4:	5c 91       	ld	r21, X
    46f6:	53 97       	sbiw	r26, 0x13	; 19
    46f8:	48 17       	cp	r20, r24
    46fa:	59 07       	cpc	r21, r25
    46fc:	38 f0       	brcs	.+14     	; 0x470c <_nrk_scheduler+0x32a>
                nrk_task_TCB[task_ID].next_period-=_nrk_prev_timer_val;
    46fe:	48 1b       	sub	r20, r24
    4700:	59 0b       	sbc	r21, r25
    4702:	53 96       	adiw	r26, 0x13	; 19
    4704:	5c 93       	st	X, r21
    4706:	4e 93       	st	-X, r20
    4708:	52 97       	sbiw	r26, 0x12	; 18
    470a:	12 c0       	rjmp	.+36     	; 0x4730 <_nrk_scheduler+0x34e>
            else
            {
                if(nrk_task_TCB[task_ID].period>_nrk_prev_timer_val)
    470c:	f1 01       	movw	r30, r2
    470e:	66 89       	ldd	r22, Z+22	; 0x16
    4710:	77 89       	ldd	r23, Z+23	; 0x17
    4712:	86 17       	cp	r24, r22
    4714:	97 07       	cpc	r25, r23
    4716:	28 f4       	brcc	.+10     	; 0x4722 <_nrk_scheduler+0x340>
                    nrk_task_TCB[task_ID].next_period= nrk_task_TCB[task_ID].period-_nrk_prev_timer_val;
    4718:	68 1b       	sub	r22, r24
    471a:	79 0b       	sbc	r23, r25
    471c:	73 8b       	std	Z+19, r23	; 0x13
    471e:	62 8b       	std	Z+18, r22	; 0x12
    4720:	07 c0       	rjmp	.+14     	; 0x4730 <_nrk_scheduler+0x34e>
                else
                    nrk_task_TCB[task_ID].next_period= _nrk_prev_timer_val % nrk_task_TCB[task_ID].period;
    4722:	0e 94 1f 40 	call	0x803e	; 0x803e <__udivmodhi4>
    4726:	d1 01       	movw	r26, r2
    4728:	53 96       	adiw	r26, 0x13	; 19
    472a:	9c 93       	st	X, r25
    472c:	8e 93       	st	-X, r24
    472e:	52 97       	sbiw	r26, 0x12	; 18
            }
            if(nrk_task_TCB[task_ID].next_period==0) nrk_task_TCB[task_ID].next_period=nrk_task_TCB[task_ID].period;
    4730:	f1 01       	movw	r30, r2
    4732:	82 89       	ldd	r24, Z+18	; 0x12
    4734:	93 89       	ldd	r25, Z+19	; 0x13
    4736:	00 97       	sbiw	r24, 0x00	; 0
    4738:	21 f4       	brne	.+8      	; 0x4742 <_nrk_scheduler+0x360>
    473a:	86 89       	ldd	r24, Z+22	; 0x16
    473c:	97 89       	ldd	r25, Z+23	; 0x17
    473e:	93 8b       	std	Z+19, r25	; 0x13
    4740:	82 8b       	std	Z+18, r24	; 0x12

        }


        // Look for Next Task that Might Wakeup to interrupt current task
        if (nrk_task_TCB[task_ID].task_state == SUSPENDED )
    4742:	d1 01       	movw	r26, r2
    4744:	14 96       	adiw	r26, 0x04	; 4
    4746:	8c 91       	ld	r24, X
    4748:	14 97       	sbiw	r26, 0x04	; 4
    474a:	83 30       	cpi	r24, 0x03	; 3
    474c:	09 f0       	breq	.+2      	; 0x4750 <_nrk_scheduler+0x36e>
    474e:	76 c0       	rjmp	.+236    	; 0x483c <_nrk_scheduler+0x45a>
        {
            // printf( "Task: %d nw: %d\n",task_ID,nrk_task_TCB[task_ID].next_wakeup);
            // If a task needs to become READY, make it ready
            if (nrk_task_TCB[task_ID].next_wakeup == 0)
    4750:	50 96       	adiw	r26, 0x10	; 16
    4752:	8d 91       	ld	r24, X+
    4754:	9c 91       	ld	r25, X
    4756:	51 97       	sbiw	r26, 0x11	; 17
    4758:	00 97       	sbiw	r24, 0x00	; 0
    475a:	09 f0       	breq	.+2      	; 0x475e <_nrk_scheduler+0x37c>
    475c:	66 c0       	rjmp	.+204    	; 0x482a <_nrk_scheduler+0x448>
            {
                // printf( "Adding back %d\n",task_ID );
                if(nrk_task_TCB[task_ID].event_suspend>0 && nrk_task_TCB[task_ID].nw_flag==1) nrk_task_TCB[task_ID].active_signal_mask=SIG(nrk_wakeup_signal);
    475e:	12 96       	adiw	r26, 0x02	; 2
    4760:	8c 91       	ld	r24, X
    4762:	12 97       	sbiw	r26, 0x02	; 2
    4764:	88 23       	and	r24, r24
    4766:	a9 f0       	breq	.+42     	; 0x4792 <_nrk_scheduler+0x3b0>
    4768:	11 96       	adiw	r26, 0x01	; 1
    476a:	8c 91       	ld	r24, X
    476c:	11 97       	sbiw	r26, 0x01	; 1
    476e:	88 23       	and	r24, r24
    4770:	81 f0       	breq	.+32     	; 0x4792 <_nrk_scheduler+0x3b0>
    4772:	d6 01       	movw	r26, r12
    4774:	c5 01       	movw	r24, r10
    4776:	00 90 b2 06 	lds	r0, 0x06B2
    477a:	04 c0       	rjmp	.+8      	; 0x4784 <_nrk_scheduler+0x3a2>
    477c:	88 0f       	add	r24, r24
    477e:	99 1f       	adc	r25, r25
    4780:	aa 1f       	adc	r26, r26
    4782:	bb 1f       	adc	r27, r27
    4784:	0a 94       	dec	r0
    4786:	d2 f7       	brpl	.-12     	; 0x477c <_nrk_scheduler+0x39a>
    4788:	f1 01       	movw	r30, r2
    478a:	84 87       	std	Z+12, r24	; 0x0c
    478c:	95 87       	std	Z+13, r25	; 0x0d
    478e:	a6 87       	std	Z+14, r26	; 0x0e
    4790:	b7 87       	std	Z+15, r27	; 0x0f
                //if(nrk_task_TCB[task_ID].event_suspend==0) nrk_task_TCB[task_ID].active_signal_mask=0;
                nrk_task_TCB[task_ID].event_suspend=0;
    4792:	d1 01       	movw	r26, r2
    4794:	12 96       	adiw	r26, 0x02	; 2
    4796:	1c 92       	st	X, r1
    4798:	12 97       	sbiw	r26, 0x02	; 2
                nrk_task_TCB[task_ID].nw_flag=0;
    479a:	11 96       	adiw	r26, 0x01	; 1
    479c:	1c 92       	st	X, r1
    479e:	11 97       	sbiw	r26, 0x01	; 1
                nrk_task_TCB[task_ID].suspend_flag=0;
    47a0:	1c 92       	st	X, r1
                if(nrk_task_TCB[task_ID].num_periods==1)
    47a2:	5a 96       	adiw	r26, 0x1a	; 26
    47a4:	4d 91       	ld	r20, X+
    47a6:	5c 91       	ld	r21, X
    47a8:	5b 97       	sbiw	r26, 0x1b	; 27
    47aa:	56 96       	adiw	r26, 0x16	; 22
    47ac:	8d 91       	ld	r24, X+
    47ae:	9c 91       	ld	r25, X
    47b0:	57 97       	sbiw	r26, 0x17	; 23
    47b2:	58 96       	adiw	r26, 0x18	; 24
    47b4:	6d 91       	ld	r22, X+
    47b6:	7c 91       	ld	r23, X
    47b8:	59 97       	sbiw	r26, 0x19	; 25
    47ba:	41 30       	cpi	r20, 0x01	; 1
    47bc:	51 05       	cpc	r21, r1
    47be:	d9 f4       	brne	.+54     	; 0x47f6 <_nrk_scheduler+0x414>
                {
                    nrk_task_TCB[task_ID].cpu_remaining = nrk_task_TCB[task_ID].cpu_reserve;
    47c0:	55 96       	adiw	r26, 0x15	; 21
    47c2:	7c 93       	st	X, r23
    47c4:	6e 93       	st	-X, r22
    47c6:	54 97       	sbiw	r26, 0x14	; 20
                    nrk_task_TCB[task_ID].task_state = READY;
    47c8:	14 96       	adiw	r26, 0x04	; 4
    47ca:	9c 92       	st	X, r9
    47cc:	14 97       	sbiw	r26, 0x04	; 4
                    nrk_task_TCB[task_ID].next_wakeup = nrk_task_TCB[task_ID].next_period;
    47ce:	52 96       	adiw	r26, 0x12	; 18
    47d0:	4d 91       	ld	r20, X+
    47d2:	5c 91       	ld	r21, X
    47d4:	53 97       	sbiw	r26, 0x13	; 19
    47d6:	51 96       	adiw	r26, 0x11	; 17
    47d8:	5c 93       	st	X, r21
    47da:	4e 93       	st	-X, r20
    47dc:	50 97       	sbiw	r26, 0x10	; 16
                    // If there is no period set, don't wakeup periodically
                    if(nrk_task_TCB[task_ID].period==0) nrk_task_TCB[task_ID].next_wakeup = MAX_SCHED_WAKEUP_TIME;
    47de:	00 97       	sbiw	r24, 0x00	; 0
    47e0:	21 f4       	brne	.+8      	; 0x47ea <_nrk_scheduler+0x408>
    47e2:	51 96       	adiw	r26, 0x11	; 17
    47e4:	fc 92       	st	X, r15
    47e6:	ee 92       	st	-X, r14
    47e8:	50 97       	sbiw	r26, 0x10	; 16
                    nrk_add_to_readyQ(task_ID);
    47ea:	82 2f       	mov	r24, r18
    47ec:	29 83       	std	Y+1, r18	; 0x01
    47ee:	0e 94 ab 1b 	call	0x3756	; 0x3756 <nrk_add_to_readyQ>
    47f2:	29 81       	ldd	r18, Y+1	; 0x01
    47f4:	1a c0       	rjmp	.+52     	; 0x482a <_nrk_scheduler+0x448>
                }
                else
                {
                    nrk_task_TCB[task_ID].cpu_remaining = nrk_task_TCB[task_ID].cpu_reserve;
    47f6:	f1 01       	movw	r30, r2
    47f8:	75 8b       	std	Z+21, r23	; 0x15
    47fa:	64 8b       	std	Z+20, r22	; 0x14
                    //nrk_task_TCB[task_ID].next_wakeup = nrk_task_TCB[task_ID].next_period;
                    //nrk_task_TCB[task_ID].num_periods--;
                    nrk_task_TCB[task_ID].next_wakeup = (nrk_task_TCB[task_ID].period*(nrk_task_TCB[task_ID].num_periods-1));
    47fc:	ba 01       	movw	r22, r20
    47fe:	61 50       	subi	r22, 0x01	; 1
    4800:	70 40       	sbci	r23, 0x00	; 0
    4802:	68 9f       	mul	r22, r24
    4804:	a0 01       	movw	r20, r0
    4806:	69 9f       	mul	r22, r25
    4808:	50 0d       	add	r21, r0
    480a:	78 9f       	mul	r23, r24
    480c:	50 0d       	add	r21, r0
    480e:	11 24       	eor	r1, r1
    4810:	51 8b       	std	Z+17, r21	; 0x11
    4812:	40 8b       	std	Z+16, r20	; 0x10
                    nrk_task_TCB[task_ID].next_period = (nrk_task_TCB[task_ID].period*(nrk_task_TCB[task_ID].num_periods-1));
    4814:	53 8b       	std	Z+19, r21	; 0x13
    4816:	42 8b       	std	Z+18, r20	; 0x12
                    if(nrk_task_TCB[task_ID].period==0) nrk_task_TCB[task_ID].next_wakeup = MAX_SCHED_WAKEUP_TIME;
    4818:	00 97       	sbiw	r24, 0x00	; 0
    481a:	11 f4       	brne	.+4      	; 0x4820 <_nrk_scheduler+0x43e>
    481c:	f1 8a       	std	Z+17, r15	; 0x11
    481e:	e0 8a       	std	Z+16, r14	; 0x10
                    nrk_task_TCB[task_ID].num_periods=1;
    4820:	d1 01       	movw	r26, r2
    4822:	5b 96       	adiw	r26, 0x1b	; 27
    4824:	7c 92       	st	X, r7
    4826:	6e 92       	st	-X, r6
    4828:	5a 97       	sbiw	r26, 0x1a	; 26
                    //			printf( "np = %d\r\n",nrk_task_TCB[task_ID].next_wakeup);
                    //			nrk_task_TCB[task_ID].num_periods=1;
                }
            }

            if(nrk_task_TCB[task_ID].next_wakeup!=0 &&
    482a:	f1 01       	movw	r30, r2
    482c:	80 89       	ldd	r24, Z+16	; 0x10
    482e:	91 89       	ldd	r25, Z+17	; 0x11
    4830:	00 97       	sbiw	r24, 0x00	; 0
    4832:	21 f0       	breq	.+8      	; 0x483c <_nrk_scheduler+0x45a>
    4834:	80 17       	cp	r24, r16
    4836:	91 07       	cpc	r25, r17
    4838:	08 f4       	brcc	.+2      	; 0x483c <_nrk_scheduler+0x45a>
    483a:	8c 01       	movw	r16, r24

    // Check I/O nrk_queues to add tasks with remaining cpu back...

    // Add eligable tasks back to the ready Queue
    // At the same time find the next earliest wakeup
    for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++)
    483c:	2f 5f       	subi	r18, 0xFF	; 255
    483e:	82 e2       	ldi	r24, 0x22	; 34
    4840:	90 e0       	ldi	r25, 0x00	; 0
    4842:	28 0e       	add	r2, r24
    4844:	39 1e       	adc	r3, r25
    4846:	25 30       	cpi	r18, 0x05	; 5
    4848:	09 f0       	breq	.+2      	; 0x484c <_nrk_scheduler+0x46a>
    484a:	2d cf       	rjmp	.-422    	; 0x46a6 <_nrk_scheduler+0x2c4>


#ifdef NRK_STATS_TRACKER
    _nrk_stats_task_start(nrk_cur_task_TCB->task_ID);
#endif
    task_ID = nrk_get_high_ready_task_ID();
    484c:	0e 94 6c 1b 	call	0x36d8	; 0x36d8 <nrk_get_high_ready_task_ID>
    4850:	e8 2e       	mov	r14, r24
    nrk_high_ready_prio = nrk_task_TCB[task_ID].task_prio;
    4852:	28 2f       	mov	r18, r24
    4854:	33 27       	eor	r19, r19
    4856:	27 fd       	sbrc	r18, 7
    4858:	30 95       	com	r19
    485a:	f9 01       	movw	r30, r18
    485c:	ee 0f       	add	r30, r30
    485e:	ff 1f       	adc	r31, r31
    4860:	85 e0       	ldi	r24, 0x05	; 5
    4862:	22 0f       	add	r18, r18
    4864:	33 1f       	adc	r19, r19
    4866:	8a 95       	dec	r24
    4868:	e1 f7       	brne	.-8      	; 0x4862 <_nrk_scheduler+0x480>
    486a:	e2 0f       	add	r30, r18
    486c:	f3 1f       	adc	r31, r19
    486e:	eb 50       	subi	r30, 0x0B	; 11
    4870:	fa 4f       	sbci	r31, 0xFA	; 250
    4872:	82 85       	ldd	r24, Z+10	; 0x0a
    4874:	80 93 c4 06 	sts	0x06C4, r24
    nrk_high_ready_TCB = &nrk_task_TCB[task_ID];
    4878:	f0 93 b4 06 	sts	0x06B4, r31
    487c:	e0 93 b3 06 	sts	0x06B3, r30
    // task_ID holds the highest priority READY task ID
    // So nrk_task_TCB[task_ID].cpu_remaining holds the READY task's end time

    // Now we pick the next wakeup (either the end of the current task, or the possible resume
    // of a suspended task)
    if(task_ID!=NRK_IDLE_TASK_ID)
    4880:	ee 20       	and	r14, r14
    4882:	b9 f0       	breq	.+46     	; 0x48b2 <_nrk_scheduler+0x4d0>
    {
        // You are a non-Idle Task
        if(nrk_task_TCB[task_ID].cpu_reserve!=0 && nrk_task_TCB[task_ID].cpu_remaining<MAX_SCHED_WAKEUP_TIME)
    4884:	25 8d       	ldd	r18, Z+29	; 0x1d
    4886:	36 8d       	ldd	r19, Z+30	; 0x1e
    4888:	21 15       	cp	r18, r1
    488a:	31 05       	cpc	r19, r1
    488c:	51 f0       	breq	.+20     	; 0x48a2 <_nrk_scheduler+0x4c0>
    488e:	21 8d       	ldd	r18, Z+25	; 0x19
    4890:	32 8d       	ldd	r19, Z+26	; 0x1a
    4892:	2a 3f       	cpi	r18, 0xFA	; 250
    4894:	31 05       	cpc	r19, r1
    4896:	28 f4       	brcc	.+10     	; 0x48a2 <_nrk_scheduler+0x4c0>
        {
            if(next_wake>nrk_task_TCB[task_ID].cpu_remaining)
    4898:	20 17       	cp	r18, r16
    489a:	31 07       	cpc	r19, r17
    489c:	08 f4       	brcc	.+2      	; 0x48a0 <_nrk_scheduler+0x4be>
    489e:	4b c0       	rjmp	.+150    	; 0x4936 <_nrk_scheduler+0x554>
    48a0:	0d c0       	rjmp	.+26     	; 0x48bc <_nrk_scheduler+0x4da>
    48a2:	98 01       	movw	r18, r16
    48a4:	0b 3f       	cpi	r16, 0xFB	; 251
    48a6:	11 05       	cpc	r17, r1
    48a8:	08 f4       	brcc	.+2      	; 0x48ac <_nrk_scheduler+0x4ca>
    48aa:	45 c0       	rjmp	.+138    	; 0x4936 <_nrk_scheduler+0x554>
    48ac:	2a ef       	ldi	r18, 0xFA	; 250
    48ae:	30 e0       	ldi	r19, 0x00	; 0
    48b0:	42 c0       	rjmp	.+132    	; 0x4936 <_nrk_scheduler+0x554>
    }*/


    //  If we disable power down, we still need to wakeup before the overflow
#ifdef NRK_NO_POWER_DOWN
    if(next_wake>MAX_SCHED_WAKEUP_TIME)  next_wake=MAX_SCHED_WAKEUP_TIME;
    48b2:	0b 3f       	cpi	r16, 0xFB	; 251
    48b4:	11 05       	cpc	r17, r1
    48b6:	10 f0       	brcs	.+4      	; 0x48bc <_nrk_scheduler+0x4da>
    48b8:	0a ef       	ldi	r16, 0xFA	; 250
    48ba:	10 e0       	ldi	r17, 0x00	; 0
#endif
    //printf( "nw = %d %d %d\r\n",task_ID,_nrk_cpu_state,next_wake);
    nrk_cur_task_prio = nrk_high_ready_prio;
    48bc:	80 93 b5 06 	sts	0x06B5, r24
    nrk_cur_task_TCB  = nrk_high_ready_TCB;
    48c0:	f0 93 c3 06 	sts	0x06C3, r31
    48c4:	e0 93 c2 06 	sts	0x06C2, r30
        nrk_kprintf( PSTR( "KERNEL TEST: BAD TCB!\r\n" ));
    }
#endif
    //printf( "n %u %u %u %u\r\n",task_ID, _nrk_prev_timer_val, next_wake,_nrk_os_timer_get());

    _nrk_prev_timer_val=next_wake;
    48c8:	00 93 33 05 	sts	0x0533, r16


    if((_nrk_os_timer_get()+1)>=next_wake)  // just bigger then, or equal?
    48cc:	0e 94 34 25 	call	0x4a68	; 0x4a68 <_nrk_os_timer_get>
    48d0:	28 2f       	mov	r18, r24
    48d2:	30 e0       	ldi	r19, 0x00	; 0
    48d4:	2f 5f       	subi	r18, 0xFF	; 255
    48d6:	3f 4f       	sbci	r19, 0xFF	; 255
    48d8:	20 17       	cp	r18, r16
    48da:	31 07       	cpc	r19, r17
    48dc:	40 f0       	brcs	.+16     	; 0x48ee <_nrk_scheduler+0x50c>
        if(!(task_ID==NRK_IDLE_TASK_ID && _nrk_cpu_state==CPU_SLEEP))
            nrk_kernel_error_add(NRK_WAKEUP_MISSED,task_ID);
#endif
        // This is bad news, but keeps things running
        // +2 just in case we are on the edge of the last tick
        next_wake=_nrk_os_timer_get()+2;
    48de:	0e 94 34 25 	call	0x4a68	; 0x4a68 <_nrk_os_timer_get>
    48e2:	08 2f       	mov	r16, r24
    48e4:	10 e0       	ldi	r17, 0x00	; 0
    48e6:	0e 5f       	subi	r16, 0xFE	; 254
    48e8:	1f 4f       	sbci	r17, 0xFF	; 255
        _nrk_prev_timer_val=next_wake;
    48ea:	00 93 33 05 	sts	0x0533, r16
    }

    if(task_ID!=NRK_IDLE_TASK_ID) _nrk_cpu_state=CPU_ACTIVE;
    48ee:	ee 20       	and	r14, r14
    48f0:	11 f0       	breq	.+4      	; 0x48f6 <_nrk_scheduler+0x514>
    48f2:	10 92 b6 06 	sts	0x06B6, r1

    _nrk_set_next_wakeup(next_wake);
    48f6:	80 2f       	mov	r24, r16
    48f8:	0e 94 31 25 	call	0x4a62	; 0x4a62 <_nrk_set_next_wakeup>

#ifndef NRK_NO_BOUNDED_CONTEXT_SWAP
    // Bound Context Swap to 100us
    nrk_high_speed_timer_wait(start_time_stamp,CONTEXT_SWAP_TIME_BOUND);
    48fc:	c2 01       	movw	r24, r4
    48fe:	6e ee       	ldi	r22, 0xEE	; 238
    4900:	72 e0       	ldi	r23, 0x02	; 2
    4902:	0e 94 c0 24 	call	0x4980	; 0x4980 <nrk_high_speed_timer_wait>
#endif
    nrk_stack_pointer_restore();
    4906:	0e 94 f5 26 	call	0x4dea	; 0x4dea <nrk_stack_pointer_restore>
    //nrk_int_enable();
    nrk_start_high_ready_task();
    490a:	0e 94 59 32 	call	0x64b2	; 0x64b2 <nrk_start_high_ready_task>

}
    490e:	0f 90       	pop	r0
    4910:	cf 91       	pop	r28
    4912:	df 91       	pop	r29
    4914:	1f 91       	pop	r17
    4916:	0f 91       	pop	r16
    4918:	ff 90       	pop	r15
    491a:	ef 90       	pop	r14
    491c:	df 90       	pop	r13
    491e:	cf 90       	pop	r12
    4920:	bf 90       	pop	r11
    4922:	af 90       	pop	r10
    4924:	9f 90       	pop	r9
    4926:	8f 90       	pop	r8
    4928:	7f 90       	pop	r7
    492a:	6f 90       	pop	r6
    492c:	5f 90       	pop	r5
    492e:	4f 90       	pop	r4
    4930:	3f 90       	pop	r3
    4932:	2f 90       	pop	r2
    4934:	08 95       	ret

    // Check I/O nrk_queues to add tasks with remaining cpu back...

    // Add eligable tasks back to the ready Queue
    // At the same time find the next earliest wakeup
    for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++)
    4936:	89 01       	movw	r16, r18
    4938:	c1 cf       	rjmp	.-126    	; 0x48bc <_nrk_scheduler+0x4da>

0000493a <nrk_spin_wait_us>:
	...
        NOP();
        NOP();
        NOP();
        NOP();
    }
    while (--timeout);
    4942:	01 97       	sbiw	r24, 0x01	; 1
    4944:	d1 f7       	brne	.-12     	; 0x493a <nrk_spin_wait_us>

}
    4946:	08 95       	ret

00004948 <_nrk_high_speed_timer_stop>:
    _nrk_time_trigger=0;
}

void _nrk_high_speed_timer_stop()
{
    TCCR1B=0;  // no clock
    4948:	1e bc       	out	0x2e, r1	; 46
}
    494a:	08 95       	ret

0000494c <_nrk_high_speed_timer_start>:

void _nrk_high_speed_timer_start()
{
    TCCR1B=BM(CS10);  // clk I/O no prescaler
    494c:	81 e0       	ldi	r24, 0x01	; 1
    494e:	8e bd       	out	0x2e, r24	; 46
}
    4950:	08 95       	ret

00004952 <_nrk_high_speed_timer_reset>:


void _nrk_high_speed_timer_reset()
{
    //nrk_int_disable();
    SFIOR |= BM(PSR321);              // reset prescaler
    4952:	80 b5       	in	r24, 0x20	; 32
    4954:	81 60       	ori	r24, 0x01	; 1
    4956:	80 bd       	out	0x20, r24	; 32
    TCNT1=0;
    4958:	1d bc       	out	0x2d, r1	; 45
    495a:	1c bc       	out	0x2c, r1	; 44
    //nrk_int_enable();
}
    495c:	08 95       	ret

0000495e <_nrk_high_speed_timer_get>:
    do {}
    while(_nrk_high_speed_timer_get()<ticks);
}

inline uint16_t _nrk_high_speed_timer_get()
{
    495e:	df 93       	push	r29
    4960:	cf 93       	push	r28
    4962:	00 d0       	rcall	.+0      	; 0x4964 <_nrk_high_speed_timer_get+0x6>
    4964:	cd b7       	in	r28, 0x3d	; 61
    4966:	de b7       	in	r29, 0x3e	; 62
    volatile uint16_t tmp;
    //nrk_int_disable();
    tmp=TCNT1;
    4968:	8c b5       	in	r24, 0x2c	; 44
    496a:	9d b5       	in	r25, 0x2d	; 45
    496c:	9a 83       	std	Y+2, r25	; 0x02
    496e:	89 83       	std	Y+1, r24	; 0x01
    //nrk_int_enable();
    return tmp;
    4970:	29 81       	ldd	r18, Y+1	; 0x01
    4972:	3a 81       	ldd	r19, Y+2	; 0x02
}
    4974:	c9 01       	movw	r24, r18
    4976:	0f 90       	pop	r0
    4978:	0f 90       	pop	r0
    497a:	cf 91       	pop	r28
    497c:	df 91       	pop	r29
    497e:	08 95       	ret

00004980 <nrk_high_speed_timer_wait>:
  This function blocks for n ticks of the high speed timer after the
  start number of ticks.  It will handle the overflow that can occur.
  Do not use this for delays longer than 8ms!
*/
void nrk_high_speed_timer_wait( uint16_t start, uint16_t ticks )
{
    4980:	ef 92       	push	r14
    4982:	ff 92       	push	r15
    4984:	0f 93       	push	r16
    4986:	1f 93       	push	r17
    4988:	cf 93       	push	r28
    498a:	df 93       	push	r29
    498c:	ec 01       	movw	r28, r24
    uint32_t tmp;
    if(start>65400) start=0;
    498e:	8f ef       	ldi	r24, 0xFF	; 255
    4990:	c9 37       	cpi	r28, 0x79	; 121
    4992:	d8 07       	cpc	r29, r24
    4994:	10 f0       	brcs	.+4      	; 0x499a <nrk_high_speed_timer_wait+0x1a>
    4996:	c0 e0       	ldi	r28, 0x00	; 0
    4998:	d0 e0       	ldi	r29, 0x00	; 0
    tmp=(uint32_t)start+(uint32_t)ticks;
    499a:	7e 01       	movw	r14, r28
    499c:	00 e0       	ldi	r16, 0x00	; 0
    499e:	10 e0       	ldi	r17, 0x00	; 0
    49a0:	80 e0       	ldi	r24, 0x00	; 0
    49a2:	90 e0       	ldi	r25, 0x00	; 0
    49a4:	e6 0e       	add	r14, r22
    49a6:	f7 1e       	adc	r15, r23
    49a8:	08 1f       	adc	r16, r24
    49aa:	19 1f       	adc	r17, r25
    if(tmp>65536)
    49ac:	91 e0       	ldi	r25, 0x01	; 1
    49ae:	e9 16       	cp	r14, r25
    49b0:	90 e0       	ldi	r25, 0x00	; 0
    49b2:	f9 06       	cpc	r15, r25
    49b4:	91 e0       	ldi	r25, 0x01	; 1
    49b6:	09 07       	cpc	r16, r25
    49b8:	90 e0       	ldi	r25, 0x00	; 0
    49ba:	19 07       	cpc	r17, r25
    49bc:	68 f0       	brcs	.+26     	; 0x49d8 <nrk_high_speed_timer_wait+0x58>
    {
        tmp-=65536;
    49be:	80 e0       	ldi	r24, 0x00	; 0
    49c0:	90 e0       	ldi	r25, 0x00	; 0
    49c2:	af ef       	ldi	r26, 0xFF	; 255
    49c4:	bf ef       	ldi	r27, 0xFF	; 255
    49c6:	e8 0e       	add	r14, r24
    49c8:	f9 1e       	adc	r15, r25
    49ca:	0a 1f       	adc	r16, r26
    49cc:	1b 1f       	adc	r17, r27
        do {}
        while(_nrk_high_speed_timer_get()>start);
    49ce:	0e 94 af 24 	call	0x495e	; 0x495e <_nrk_high_speed_timer_get>
    49d2:	c8 17       	cp	r28, r24
    49d4:	d9 07       	cpc	r29, r25
    49d6:	d8 f3       	brcs	.-10     	; 0x49ce <nrk_high_speed_timer_wait+0x4e>
    }

    ticks=tmp;
    do {}
    while(_nrk_high_speed_timer_get()<ticks);
    49d8:	0e 94 af 24 	call	0x495e	; 0x495e <_nrk_high_speed_timer_get>
    49dc:	8e 15       	cp	r24, r14
    49de:	9f 05       	cpc	r25, r15
    49e0:	d8 f3       	brcs	.-10     	; 0x49d8 <nrk_high_speed_timer_wait+0x58>
}
    49e2:	df 91       	pop	r29
    49e4:	cf 91       	pop	r28
    49e6:	1f 91       	pop	r17
    49e8:	0f 91       	pop	r16
    49ea:	ff 90       	pop	r15
    49ec:	ef 90       	pop	r14
    49ee:	08 95       	ret

000049f0 <_nrk_os_timer_set>:
    return tmp;
}

void _nrk_os_timer_set(uint8_t v)
{
    TCNT0=v;
    49f0:	82 bf       	out	0x32, r24	; 50
}
    49f2:	08 95       	ret

000049f4 <_nrk_os_timer_stop>:


void _nrk_os_timer_stop()
{
    TCCR0 = 0;  // stop clock
    49f4:	13 be       	out	0x33, r1	; 51
    TIMSK &=  ~BM(OCIE0) ;
    49f6:	87 b7       	in	r24, 0x37	; 55
    49f8:	8d 7f       	andi	r24, 0xFD	; 253
    49fa:	87 bf       	out	0x37, r24	; 55
    TIMSK &=  ~BM(TOIE0) ;
    49fc:	87 b7       	in	r24, 0x37	; 55
    49fe:	8e 7f       	andi	r24, 0xFE	; 254
    4a00:	87 bf       	out	0x37, r24	; 55
    //ASSR = 0;
}
    4a02:	08 95       	ret

00004a04 <_nrk_os_timer_start>:
//must also include timer3
void _nrk_os_timer_start()
{
    TCCR0 = BM(WGM01) | BM(CS01) | BM(CS00); // set divider to 32
    4a04:	8b e0       	ldi	r24, 0x0B	; 11
    4a06:	83 bf       	out	0x33, r24	; 51
    TIMSK =  TIMSK| BM(OCIE0) | BM(TOIE0) ;//| BM(TICIE1);    // Enable interrupt
    4a08:	87 b7       	in	r24, 0x37	; 55
    4a0a:	83 60       	ori	r24, 0x03	; 3
    4a0c:	87 bf       	out	0x37, r24	; 55
}
    4a0e:	08 95       	ret

00004a10 <_nrk_os_timer_reset>:

inline void _nrk_os_timer_reset()
{

    SFIOR |= BM(PSR0);              // reset prescaler
    4a10:	80 b5       	in	r24, 0x20	; 32
    4a12:	82 60       	ori	r24, 0x02	; 2
    4a14:	80 bd       	out	0x20, r24	; 32
    TCNT0 = 0;                  // reset counter
    4a16:	12 be       	out	0x32, r1	; 50
    _nrk_time_trigger=0;
    4a18:	10 92 08 04 	sts	0x0408, r1
    _nrk_prev_timer_val=0;
    4a1c:	10 92 33 05 	sts	0x0533, r1
}
    4a20:	08 95       	ret

00004a22 <_nrk_setup_timer>:
}


void _nrk_setup_timer()
{
    _nrk_prev_timer_val=254;
    4a22:	8e ef       	ldi	r24, 0xFE	; 254
    4a24:	80 93 33 05 	sts	0x0533, r24

// Timer 0 Setup as Asynchronous timer running from 32Khz Clock
    ASSR = BM(AS0);
    4a28:	98 e0       	ldi	r25, 0x08	; 8
    4a2a:	90 bf       	out	0x30, r25	; 48
    OCR0 = _nrk_prev_timer_val;
    4a2c:	81 bf       	out	0x31, r24	; 49
    TIFR =   BM(OCF0) | BM(TOV0);       // Clear interrupt flag
    4a2e:	83 e0       	ldi	r24, 0x03	; 3
    4a30:	86 bf       	out	0x36, r24	; 54
    // TOP = OCR0, OCR0 update immediate, Overflow is set on MAX (255), Prescaler 32, Clear timer on compare match
    TCCR0 = BM(WGM01) | BM(CS01) | BM(CS00);
    4a32:	8b e0       	ldi	r24, 0x0B	; 11
    4a34:	83 bf       	out	0x33, r24	; 51
    SFIOR |= TSM;              // reset prescaler
    4a36:	80 b5       	in	r24, 0x20	; 32
    4a38:	87 60       	ori	r24, 0x07	; 7
    4a3a:	80 bd       	out	0x20, r24	; 32
    // reset prescaler
//    SFIOR |= TSM;

// Timer 1 High Precision Timer
// No interrupt, prescaler 1, Normal Operation
    TCCR1A=0;
    4a3c:	1f bc       	out	0x2f, r1	; 47
    TCCR1B=BM(CS10);  // clk I/O no prescale
    4a3e:	81 e0       	ldi	r24, 0x01	; 1
    4a40:	8e bd       	out	0x2e, r24	; 46
    TCNT1=0;  // 16 bit
    4a42:	1d bc       	out	0x2d, r1	; 45
    4a44:	1c bc       	out	0x2c, r1	; 44
    SFIOR |= BM(PSR321);              // reset prescaler
    4a46:	80 b5       	in	r24, 0x20	; 32
    4a48:	81 60       	ori	r24, 0x01	; 1
    4a4a:	80 bd       	out	0x20, r24	; 32

    _nrk_os_timer_reset();
    4a4c:	0e 94 08 25 	call	0x4a10	; 0x4a10 <_nrk_os_timer_reset>
    _nrk_os_timer_start();
    4a50:	0e 94 02 25 	call	0x4a04	; 0x4a04 <_nrk_os_timer_start>
    _nrk_time_trigger=0;
    4a54:	10 92 08 04 	sts	0x0408, r1
}
    4a58:	08 95       	ret

00004a5a <_nrk_precision_os_timer_reset>:
}

void _nrk_precision_os_timer_reset()
{
//   _nrk_os_timer_reset();
}
    4a5a:	08 95       	ret

00004a5c <_nrk_get_next_wakeup>:


uint8_t _nrk_get_next_wakeup()
{
    return OCR0+1;      // pdiener: what's this +1 ?
    4a5c:	81 b7       	in	r24, 0x31	; 49
}
    4a5e:	8f 5f       	subi	r24, 0xFF	; 255
    4a60:	08 95       	ret

00004a62 <_nrk_set_next_wakeup>:

void _nrk_set_next_wakeup(uint8_t nw)
{
    OCR0 = nw-1;        // pdiener: what's this -1 ?
    4a62:	81 50       	subi	r24, 0x01	; 1
    4a64:	81 bf       	out	0x31, r24	; 49
}
    4a66:	08 95       	ret

00004a68 <_nrk_os_timer_get>:



inline uint8_t _nrk_os_timer_get()
{
    return TCNT0;
    4a68:	82 b7       	in	r24, 0x32	; 50
}
    4a6a:	08 95       	ret

00004a6c <__vector_default>:

//-------------------------------------------------------------------------------------------------------
//  Default ISR
//-------------------------------------------------------------------------------------------------------
SIGNAL(__vector_default)
{
    4a6c:	1f 92       	push	r1
    4a6e:	0f 92       	push	r0
    4a70:	0f b6       	in	r0, 0x3f	; 63
    4a72:	0f 92       	push	r0
    4a74:	0b b6       	in	r0, 0x3b	; 59
    4a76:	0f 92       	push	r0
    4a78:	11 24       	eor	r1, r1
    4a7a:	2f 93       	push	r18
    4a7c:	3f 93       	push	r19
    4a7e:	4f 93       	push	r20
    4a80:	5f 93       	push	r21
    4a82:	6f 93       	push	r22
    4a84:	7f 93       	push	r23
    4a86:	8f 93       	push	r24
    4a88:	9f 93       	push	r25
    4a8a:	af 93       	push	r26
    4a8c:	bf 93       	push	r27
    4a8e:	ef 93       	push	r30
    4a90:	ff 93       	push	r31
    nrk_kernel_error_add(NRK_SEG_FAULT,0);
    4a92:	8a e0       	ldi	r24, 0x0A	; 10
    4a94:	60 e0       	ldi	r22, 0x00	; 0
    4a96:	0e 94 27 16 	call	0x2c4e	; 0x2c4e <nrk_kernel_error_add>
}
    4a9a:	ff 91       	pop	r31
    4a9c:	ef 91       	pop	r30
    4a9e:	bf 91       	pop	r27
    4aa0:	af 91       	pop	r26
    4aa2:	9f 91       	pop	r25
    4aa4:	8f 91       	pop	r24
    4aa6:	7f 91       	pop	r23
    4aa8:	6f 91       	pop	r22
    4aaa:	5f 91       	pop	r21
    4aac:	4f 91       	pop	r20
    4aae:	3f 91       	pop	r19
    4ab0:	2f 91       	pop	r18
    4ab2:	0f 90       	pop	r0
    4ab4:	0b be       	out	0x3b, r0	; 59
    4ab6:	0f 90       	pop	r0
    4ab8:	0f be       	out	0x3f, r0	; 63
    4aba:	0f 90       	pop	r0
    4abc:	1f 90       	pop	r1
    4abe:	18 95       	reti

00004ac0 <__vector_15>:
// This is the SUSPEND for the OS timer Tick
// pdiener: All registers are saved and control is transfered from a task to the kernel
void SIG_OUTPUT_COMPARE0( void ) __attribute__ ( ( signal,naked ));
void SIG_OUTPUT_COMPARE0(void)
{
    asm volatile (
    4ac0:	0f 92       	push	r0
    4ac2:	0f b6       	in	r0, 0x3f	; 63
    4ac4:	0f 92       	push	r0
    4ac6:	1f 92       	push	r1
    4ac8:	2f 92       	push	r2
    4aca:	3f 92       	push	r3
    4acc:	4f 92       	push	r4
    4ace:	5f 92       	push	r5
    4ad0:	6f 92       	push	r6
    4ad2:	7f 92       	push	r7
    4ad4:	8f 92       	push	r8
    4ad6:	9f 92       	push	r9
    4ad8:	af 92       	push	r10
    4ada:	bf 92       	push	r11
    4adc:	cf 92       	push	r12
    4ade:	df 92       	push	r13
    4ae0:	ef 92       	push	r14
    4ae2:	ff 92       	push	r15
    4ae4:	0f 93       	push	r16
    4ae6:	1f 93       	push	r17
    4ae8:	2f 93       	push	r18
    4aea:	3f 93       	push	r19
    4aec:	4f 93       	push	r20
    4aee:	5f 93       	push	r21
    4af0:	6f 93       	push	r22
    4af2:	7f 93       	push	r23
    4af4:	8f 93       	push	r24
    4af6:	9f 93       	push	r25
    4af8:	af 93       	push	r26
    4afa:	bf 93       	push	r27
    4afc:	cf 93       	push	r28
    4afe:	df 93       	push	r29
    4b00:	ef 93       	push	r30
    4b02:	ff 93       	push	r31
    4b04:	a0 91 c2 06 	lds	r26, 0x06C2
    4b08:	b0 91 c3 06 	lds	r27, 0x06C3
    4b0c:	0d b6       	in	r0, 0x3d	; 61
    4b0e:	0d 92       	st	X+, r0
    4b10:	0e b6       	in	r0, 0x3e	; 62
    4b12:	0d 92       	st	X+, r0
    4b14:	1f 92       	push	r1
    4b16:	a0 91 30 05 	lds	r26, 0x0530
    4b1a:	b0 91 31 05 	lds	r27, 0x0531
    4b1e:	1e 90       	ld	r1, -X
    4b20:	be bf       	out	0x3e, r27	; 62
    4b22:	ad bf       	out	0x3d, r26	; 61
    4b24:	08 95       	ret

00004b26 <nrk_timer_int_stop>:
*/


int8_t nrk_timer_int_stop(uint8_t timer )
{
    if(timer==NRK_APP_TIMER_0)
    4b26:	88 23       	and	r24, r24
    4b28:	19 f4       	brne	.+6      	; 0x4b30 <nrk_timer_int_stop+0xa>
    {
        TIMSK &= ~(BM(OCIE2));
    4b2a:	87 b7       	in	r24, 0x37	; 55
    4b2c:	8f 77       	andi	r24, 0x7F	; 127
    4b2e:	87 bf       	out	0x37, r24	; 55
    }
    return NRK_ERROR;
}
    4b30:	8f ef       	ldi	r24, 0xFF	; 255
    4b32:	08 95       	ret

00004b34 <nrk_timer_int_reset>:

int8_t nrk_timer_int_reset(uint8_t timer )
{
    if(timer==NRK_APP_TIMER_0)
    4b34:	88 23       	and	r24, r24
    4b36:	19 f4       	brne	.+6      	; 0x4b3e <nrk_timer_int_reset+0xa>
    {
        TCNT2=0;
    4b38:	14 bc       	out	0x24, r1	; 36
        return NRK_OK;
    4b3a:	81 e0       	ldi	r24, 0x01	; 1
    4b3c:	08 95       	ret
    }
    return NRK_ERROR;
    4b3e:	8f ef       	ldi	r24, 0xFF	; 255
}
    4b40:	08 95       	ret

00004b42 <nrk_timer_int_read>:

uint16_t nrk_timer_int_read(uint8_t timer )
{
    if(timer==NRK_APP_TIMER_0)
    4b42:	88 23       	and	r24, r24
    4b44:	19 f4       	brne	.+6      	; 0x4b4c <nrk_timer_int_read+0xa>
    {
        return TCNT2;
    4b46:	24 b5       	in	r18, 0x24	; 36
    4b48:	30 e0       	ldi	r19, 0x00	; 0
    4b4a:	02 c0       	rjmp	.+4      	; 0x4b50 <nrk_timer_int_read+0xe>
    }
    return 0;
    4b4c:	20 e0       	ldi	r18, 0x00	; 0
    4b4e:	30 e0       	ldi	r19, 0x00	; 0

}
    4b50:	c9 01       	movw	r24, r18
    4b52:	08 95       	ret

00004b54 <nrk_timer_int_start>:

int8_t  nrk_timer_int_start(uint8_t timer)
{
    if(timer==NRK_APP_TIMER_0)
    4b54:	88 23       	and	r24, r24
    4b56:	29 f4       	brne	.+10     	; 0x4b62 <nrk_timer_int_start+0xe>
    {
        TIMSK |= BM(OCIE2);
    4b58:	87 b7       	in	r24, 0x37	; 55
    4b5a:	80 68       	ori	r24, 0x80	; 128
    4b5c:	87 bf       	out	0x37, r24	; 55
        return NRK_OK;
    4b5e:	81 e0       	ldi	r24, 0x01	; 1
    4b60:	08 95       	ret
    }
    return NRK_ERROR;
    4b62:	8f ef       	ldi	r24, 0xFF	; 255
}
    4b64:	08 95       	ret

00004b66 <nrk_timer_int_configure>:

int8_t  nrk_timer_int_configure(uint8_t timer, uint16_t prescaler, uint16_t compare_value, void *callback_func)
{
    if(timer==NRK_APP_TIMER_0)
    4b66:	88 23       	and	r24, r24
    4b68:	59 f5       	brne	.+86     	; 0x4bc0 <nrk_timer_int_configure+0x5a>
    {
        if(prescaler>0 && prescaler<6 ) app_timer0_prescale=prescaler;
    4b6a:	cb 01       	movw	r24, r22
    4b6c:	01 97       	sbiw	r24, 0x01	; 1
    4b6e:	85 30       	cpi	r24, 0x05	; 5
    4b70:	91 05       	cpc	r25, r1
    4b72:	10 f4       	brcc	.+4      	; 0x4b78 <nrk_timer_int_configure+0x12>
    4b74:	60 93 32 05 	sts	0x0532, r22
        TCCR2 = BM(WGM32);  // Automatic restart on compare, count up
    4b78:	88 e0       	ldi	r24, 0x08	; 8
    4b7a:	85 bd       	out	0x25, r24	; 37
        OCR2 = (compare_value & 0xFF );
    4b7c:	43 bd       	out	0x23, r20	; 35
        app_timer0_callback=callback_func;
    4b7e:	30 93 86 03 	sts	0x0386, r19
    4b82:	20 93 85 03 	sts	0x0385, r18
        if(app_timer0_prescale==1) TCCR2 |= BM(CS30);
    4b86:	80 91 32 05 	lds	r24, 0x0532
    4b8a:	81 30       	cpi	r24, 0x01	; 1
    4b8c:	19 f4       	brne	.+6      	; 0x4b94 <nrk_timer_int_configure+0x2e>
    4b8e:	85 b5       	in	r24, 0x25	; 37
    4b90:	81 60       	ori	r24, 0x01	; 1
    4b92:	09 c0       	rjmp	.+18     	; 0x4ba6 <nrk_timer_int_configure+0x40>
        // Divide by 1
        else if(app_timer0_prescale==2) TCCR2 |= BM(CS31);
    4b94:	82 30       	cpi	r24, 0x02	; 2
    4b96:	19 f4       	brne	.+6      	; 0x4b9e <nrk_timer_int_configure+0x38>
    4b98:	85 b5       	in	r24, 0x25	; 37
    4b9a:	82 60       	ori	r24, 0x02	; 2
    4b9c:	04 c0       	rjmp	.+8      	; 0x4ba6 <nrk_timer_int_configure+0x40>
        // Divide by 8
        else if(app_timer0_prescale==3) TCCR2 |= BM(CS31) | BM(CS30);
    4b9e:	83 30       	cpi	r24, 0x03	; 3
    4ba0:	29 f4       	brne	.+10     	; 0x4bac <nrk_timer_int_configure+0x46>
    4ba2:	85 b5       	in	r24, 0x25	; 37
    4ba4:	83 60       	ori	r24, 0x03	; 3
    4ba6:	85 bd       	out	0x25, r24	; 37
        // Divide by 64
        else if(app_timer0_prescale==4) TCCR2 |= BM(CS32) ;
        // Divide by 256
        else if(app_timer0_prescale==5) TCCR2 |= BM(CS32) | BM(CS30);
        // Divide by 1024
        return NRK_OK;
    4ba8:	81 e0       	ldi	r24, 0x01	; 1
    4baa:	08 95       	ret
        // Divide by 1
        else if(app_timer0_prescale==2) TCCR2 |= BM(CS31);
        // Divide by 8
        else if(app_timer0_prescale==3) TCCR2 |= BM(CS31) | BM(CS30);
        // Divide by 64
        else if(app_timer0_prescale==4) TCCR2 |= BM(CS32) ;
    4bac:	84 30       	cpi	r24, 0x04	; 4
    4bae:	19 f4       	brne	.+6      	; 0x4bb6 <nrk_timer_int_configure+0x50>
    4bb0:	85 b5       	in	r24, 0x25	; 37
    4bb2:	84 60       	ori	r24, 0x04	; 4
    4bb4:	f8 cf       	rjmp	.-16     	; 0x4ba6 <nrk_timer_int_configure+0x40>
        // Divide by 256
        else if(app_timer0_prescale==5) TCCR2 |= BM(CS32) | BM(CS30);
    4bb6:	85 30       	cpi	r24, 0x05	; 5
    4bb8:	29 f4       	brne	.+10     	; 0x4bc4 <nrk_timer_int_configure+0x5e>
    4bba:	85 b5       	in	r24, 0x25	; 37
    4bbc:	85 60       	ori	r24, 0x05	; 5
    4bbe:	f3 cf       	rjmp	.-26     	; 0x4ba6 <nrk_timer_int_configure+0x40>
        // Divide by 1024
        return NRK_OK;
    }

    return NRK_ERROR;
    4bc0:	8f ef       	ldi	r24, 0xFF	; 255
    4bc2:	08 95       	ret
        // Divide by 64
        else if(app_timer0_prescale==4) TCCR2 |= BM(CS32) ;
        // Divide by 256
        else if(app_timer0_prescale==5) TCCR2 |= BM(CS32) | BM(CS30);
        // Divide by 1024
        return NRK_OK;
    4bc4:	81 e0       	ldi	r24, 0x01	; 1
    }

    return NRK_ERROR;
}
    4bc6:	08 95       	ret

00004bc8 <__vector_9>:


SIGNAL(TIMER2_COMP_vect)
{
    4bc8:	1f 92       	push	r1
    4bca:	0f 92       	push	r0
    4bcc:	0f b6       	in	r0, 0x3f	; 63
    4bce:	0f 92       	push	r0
    4bd0:	0b b6       	in	r0, 0x3b	; 59
    4bd2:	0f 92       	push	r0
    4bd4:	11 24       	eor	r1, r1
    4bd6:	2f 93       	push	r18
    4bd8:	3f 93       	push	r19
    4bda:	4f 93       	push	r20
    4bdc:	5f 93       	push	r21
    4bde:	6f 93       	push	r22
    4be0:	7f 93       	push	r23
    4be2:	8f 93       	push	r24
    4be4:	9f 93       	push	r25
    4be6:	af 93       	push	r26
    4be8:	bf 93       	push	r27
    4bea:	ef 93       	push	r30
    4bec:	ff 93       	push	r31
    if(app_timer0_callback!=NULL) app_timer0_callback();
    4bee:	e0 91 85 03 	lds	r30, 0x0385
    4bf2:	f0 91 86 03 	lds	r31, 0x0386
    4bf6:	30 97       	sbiw	r30, 0x00	; 0
    4bf8:	11 f0       	breq	.+4      	; 0x4bfe <__vector_9+0x36>
    4bfa:	09 95       	icall
    4bfc:	04 c0       	rjmp	.+8      	; 0x4c06 <__vector_9+0x3e>
    else
        nrk_kernel_error_add(NRK_SEG_FAULT,0);
    4bfe:	8a e0       	ldi	r24, 0x0A	; 10
    4c00:	60 e0       	ldi	r22, 0x00	; 0
    4c02:	0e 94 27 16 	call	0x2c4e	; 0x2c4e <nrk_kernel_error_add>
    return;
}
    4c06:	ff 91       	pop	r31
    4c08:	ef 91       	pop	r30
    4c0a:	bf 91       	pop	r27
    4c0c:	af 91       	pop	r26
    4c0e:	9f 91       	pop	r25
    4c10:	8f 91       	pop	r24
    4c12:	7f 91       	pop	r23
    4c14:	6f 91       	pop	r22
    4c16:	5f 91       	pop	r21
    4c18:	4f 91       	pop	r20
    4c1a:	3f 91       	pop	r19
    4c1c:	2f 91       	pop	r18
    4c1e:	0f 90       	pop	r0
    4c20:	0b be       	out	0x3b, r0	; 59
    4c22:	0f 90       	pop	r0
    4c24:	0f be       	out	0x3f, r0	; 63
    4c26:	0f 90       	pop	r0
    4c28:	1f 90       	pop	r1
    4c2a:	18 95       	reti

00004c2c <_nrk_startup_error>:
// Use the timer settings that are normally 0 on reset to detect
// if the OS has reboot by accident


// Check Watchdog timer
if( (MCUSR & (1<<WDRF)) != 0 )
    4c2c:	04 b6       	in	r0, 0x34	; 52
    4c2e:	03 fc       	sbrc	r0, 3
    4c30:	02 c0       	rjmp	.+4      	; 0x4c36 <_nrk_startup_error+0xa>
#include <nrk_status.h>

uint8_t _nrk_startup_error()
{
uint8_t error;
error=0;
    4c32:	80 e0       	ldi	r24, 0x00	; 0
    4c34:	01 c0       	rjmp	.+2      	; 0x4c38 <_nrk_startup_error+0xc>

// Check Watchdog timer
if( (MCUSR & (1<<WDRF)) != 0 )
	{
	// don't clear wdt
	error|=0x10;
    4c36:	80 e1       	ldi	r24, 0x10	; 16
	}


// Check Brown Out 
if( (MCUSR & (1<<BORF)) != 0 )
    4c38:	04 b6       	in	r0, 0x34	; 52
    4c3a:	02 fe       	sbrs	r0, 2
    4c3c:	06 c0       	rjmp	.+12     	; 0x4c4a <_nrk_startup_error+0x1e>
	{
	MCUSR &= ~(1<<BORF);	
    4c3e:	94 b7       	in	r25, 0x34	; 52
    4c40:	9b 7f       	andi	r25, 0xFB	; 251
    4c42:	94 bf       	out	0x34, r25	; 52
	// Only add brownout if it isn't the first bootup
	if( (MCUSR & (1<<PORF)) == 0 )
    4c44:	04 b6       	in	r0, 0x34	; 52
    4c46:	00 fe       	sbrs	r0, 0
		error|=0x04;
    4c48:	84 60       	ori	r24, 0x04	; 4
	}

// Check External Reset 
if( (MCUSR & (1<<EXTRF)) != 0 )
    4c4a:	04 b6       	in	r0, 0x34	; 52
    4c4c:	01 fe       	sbrs	r0, 1
    4c4e:	05 c0       	rjmp	.+10     	; 0x4c5a <_nrk_startup_error+0x2e>
	{
	MCUSR &= ~(1<<EXTRF);	
    4c50:	94 b7       	in	r25, 0x34	; 52
    4c52:	9d 7f       	andi	r25, 0xFD	; 253
    4c54:	94 bf       	out	0x34, r25	; 52
	error|=0x02;
    4c56:	82 60       	ori	r24, 0x02	; 2
    4c58:	08 95       	ret
	}

// If any of the above errors went off, then the next errors will
// incorrectly be set!  So make sure to bail early!
if(error!=0) return error;
    4c5a:	88 23       	and	r24, r24
    4c5c:	59 f4       	brne	.+22     	; 0x4c74 <_nrk_startup_error+0x48>

// Check if normal power up state is set and then clear it
if( (MCUSR & (1<<PORF)) != 0 )
    4c5e:	04 b6       	in	r0, 0x34	; 52
    4c60:	00 fe       	sbrs	r0, 0
    4c62:	04 c0       	rjmp	.+8      	; 0x4c6c <_nrk_startup_error+0x40>
	{
	MCUSR &= ~(1<<PORF);
    4c64:	94 b7       	in	r25, 0x34	; 52
    4c66:	9e 7f       	andi	r25, 0xFE	; 254
    4c68:	94 bf       	out	0x34, r25	; 52
    4c6a:	01 c0       	rjmp	.+2      	; 0x4c6e <_nrk_startup_error+0x42>
	}
	else {
	error|=0x01;
    4c6c:	81 e0       	ldi	r24, 0x01	; 1
	}

// check uart state 
if((volatile uint8_t)TCCR0!=0) error|=0x01;
    4c6e:	93 b7       	in	r25, 0x33	; 51
    4c70:	91 11       	cpse	r25, r1
    4c72:	81 60       	ori	r24, 0x01	; 1

return error;
}
    4c74:	08 95       	ret

00004c76 <nrk_ext_int_enable>:

int8_t  nrk_ext_int_enable(uint8_t pin )
{
//if(pin==NRK_EXT_INT_0) { EIMSK |= 1; return NRK_OK; }
return NRK_ERROR;
}
    4c76:	8f ef       	ldi	r24, 0xFF	; 255
    4c78:	08 95       	ret

00004c7a <nrk_ext_int_disable>:

int8_t  nrk_ext_int_disable(uint8_t pin )
{
//if(pin==NRK_EXT_INT_0) { EIMSK &= ~1; return NRK_OK; }
return NRK_ERROR;
}
    4c7a:	8f ef       	ldi	r24, 0xFF	; 255
    4c7c:	08 95       	ret

00004c7e <nrk_ext_int_configure>:
	if(mode==NRK_RISING_EDGE) EICRA |= BM(ISC01) | BM(ISC00);
	return NRK_OK;
	}
*/
return NRK_ERROR;
}
    4c7e:	8f ef       	ldi	r24, 0xFF	; 255
    4c80:	08 95       	ret

00004c82 <__vector_1>:



SIGNAL(INT0_vect) {
    4c82:	1f 92       	push	r1
    4c84:	0f 92       	push	r0
    4c86:	0f b6       	in	r0, 0x3f	; 63
    4c88:	0f 92       	push	r0
    4c8a:	0b b6       	in	r0, 0x3b	; 59
    4c8c:	0f 92       	push	r0
    4c8e:	11 24       	eor	r1, r1
    4c90:	2f 93       	push	r18
    4c92:	3f 93       	push	r19
    4c94:	4f 93       	push	r20
    4c96:	5f 93       	push	r21
    4c98:	6f 93       	push	r22
    4c9a:	7f 93       	push	r23
    4c9c:	8f 93       	push	r24
    4c9e:	9f 93       	push	r25
    4ca0:	af 93       	push	r26
    4ca2:	bf 93       	push	r27
    4ca4:	ef 93       	push	r30
    4ca6:	ff 93       	push	r31
//	if(ext_int0_callback!=NULL) ext_int0_callback();
//	else
	nrk_kernel_error_add(NRK_SEG_FAULT,0);
    4ca8:	8a e0       	ldi	r24, 0x0A	; 10
    4caa:	60 e0       	ldi	r22, 0x00	; 0
    4cac:	0e 94 27 16 	call	0x2c4e	; 0x2c4e <nrk_kernel_error_add>
	return;  	
}
    4cb0:	ff 91       	pop	r31
    4cb2:	ef 91       	pop	r30
    4cb4:	bf 91       	pop	r27
    4cb6:	af 91       	pop	r26
    4cb8:	9f 91       	pop	r25
    4cba:	8f 91       	pop	r24
    4cbc:	7f 91       	pop	r23
    4cbe:	6f 91       	pop	r22
    4cc0:	5f 91       	pop	r21
    4cc2:	4f 91       	pop	r20
    4cc4:	3f 91       	pop	r19
    4cc6:	2f 91       	pop	r18
    4cc8:	0f 90       	pop	r0
    4cca:	0b be       	out	0x3b, r0	; 59
    4ccc:	0f 90       	pop	r0
    4cce:	0f be       	out	0x3f, r0	; 63
    4cd0:	0f 90       	pop	r0
    4cd2:	1f 90       	pop	r1
    4cd4:	18 95       	reti

00004cd6 <nrk_watchdog_disable>:
#include <avr/wdt.h>
#include <nrk.h>

void nrk_watchdog_disable()
{
    nrk_int_disable();
    4cd6:	0e 94 2a 12 	call	0x2454	; 0x2454 <nrk_int_disable>
    return NRK_ERROR;
}

inline void nrk_watchdog_reset()
{
    wdt_reset();
    4cda:	a8 95       	wdr

void nrk_watchdog_disable()
{
    nrk_int_disable();
    nrk_watchdog_reset();
    MCUSR &= ~(1<<WDRF);
    4cdc:	84 b7       	in	r24, 0x34	; 52
    4cde:	87 7f       	andi	r24, 0xF7	; 247
    4ce0:	84 bf       	out	0x34, r24	; 52
    WDTCR |= (1<<WDCE) | (1<<WDE);
    4ce2:	81 b5       	in	r24, 0x21	; 33
    4ce4:	88 61       	ori	r24, 0x18	; 24
    4ce6:	81 bd       	out	0x21, r24	; 33
    WDTCR = 0;
    4ce8:	11 bc       	out	0x21, r1	; 33
    nrk_int_enable();
    4cea:	0e 94 2c 12 	call	0x2458	; 0x2458 <nrk_int_enable>
}
    4cee:	08 95       	ret

00004cf0 <nrk_watchdog_enable>:

void nrk_watchdog_enable()
{
// Enable watchdog with 1024K cycle timeout
// No Interrupt Trigger
    nrk_int_disable();
    4cf0:	0e 94 2a 12 	call	0x2454	; 0x2454 <nrk_int_disable>
    MCUSR &= ~(1<<WDRF);
    4cf4:	84 b7       	in	r24, 0x34	; 52
    4cf6:	87 7f       	andi	r24, 0xF7	; 247
    4cf8:	84 bf       	out	0x34, r24	; 52
    return NRK_ERROR;
}

inline void nrk_watchdog_reset()
{
    wdt_reset();
    4cfa:	a8 95       	wdr
// Enable watchdog with 1024K cycle timeout
// No Interrupt Trigger
    nrk_int_disable();
    MCUSR &= ~(1<<WDRF);
    nrk_watchdog_reset();
    WDTCR |= (1<<WDCE) | (1<<WDE);
    4cfc:	81 b5       	in	r24, 0x21	; 33
    4cfe:	88 61       	ori	r24, 0x18	; 24
    4d00:	81 bd       	out	0x21, r24	; 33
    WDTCR = (1<<WDE) | (1<<WDP2) | (1<<WDP1) | (1<<WDP0);
    4d02:	8f e0       	ldi	r24, 0x0F	; 15
    4d04:	81 bd       	out	0x21, r24	; 33
    nrk_int_enable();
    4d06:	0e 94 2c 12 	call	0x2458	; 0x2458 <nrk_int_enable>

}
    4d0a:	08 95       	ret

00004d0c <nrk_watchdog_check>:

int8_t nrk_watchdog_check()
{

    if((MCUSR & (1<<WDRF))==0) return NRK_OK;
    4d0c:	04 b6       	in	r0, 0x34	; 52
    4d0e:	03 fc       	sbrc	r0, 3
    4d10:	02 c0       	rjmp	.+4      	; 0x4d16 <nrk_watchdog_check+0xa>
    4d12:	81 e0       	ldi	r24, 0x01	; 1
    4d14:	08 95       	ret
    return NRK_ERROR;
    4d16:	8f ef       	ldi	r24, 0xFF	; 255
}
    4d18:	08 95       	ret

00004d1a <nrk_watchdog_reset>:

inline void nrk_watchdog_reset()
{
    wdt_reset();
    4d1a:	a8 95       	wdr

}
    4d1c:	08 95       	ret

00004d1e <nrk_battery_save>:
    nrk_led_clr(2);
    nrk_led_clr(3);
    SET_VREG_INACTIVE();
    nrk_sleep();
#endif
}
    4d1e:	08 95       	ret

00004d20 <nrk_task_set_entry_function>:

void nrk_task_set_entry_function( nrk_task_type *task, void *func )
{
    task->task=func;
    4d20:	fc 01       	movw	r30, r24
    4d22:	76 83       	std	Z+6, r23	; 0x06
    4d24:	65 83       	std	Z+5, r22	; 0x05
}
    4d26:	08 95       	ret

00004d28 <nrk_sleep>:

void nrk_sleep()
{
// pdiener: Powersave stops main oscillator!
// This is in general no good idea if a fast wake up response time is needed
    set_sleep_mode (SLEEP_MODE_PWR_SAVE);
    4d28:	85 b7       	in	r24, 0x35	; 53
    4d2a:	83 7e       	andi	r24, 0xE3	; 227
    4d2c:	88 61       	ori	r24, 0x18	; 24
    4d2e:	85 bf       	out	0x35, r24	; 53
    sleep_mode ();
    4d30:	85 b7       	in	r24, 0x35	; 53
    4d32:	80 62       	ori	r24, 0x20	; 32
    4d34:	85 bf       	out	0x35, r24	; 53
    4d36:	88 95       	sleep
    4d38:	85 b7       	in	r24, 0x35	; 53
    4d3a:	8f 7d       	andi	r24, 0xDF	; 223
    4d3c:	85 bf       	out	0x35, r24	; 53

}
    4d3e:	08 95       	ret

00004d40 <nrk_idle>:

void nrk_idle()
{
// pdiener: This stops the CPU core clock and flash clock while peripheral clock is kept running
// Main and aux oscillator keep running
    set_sleep_mode( SLEEP_MODE_IDLE);
    4d40:	85 b7       	in	r24, 0x35	; 53
    4d42:	83 7e       	andi	r24, 0xE3	; 227
    4d44:	85 bf       	out	0x35, r24	; 53
    sleep_mode ();
    4d46:	85 b7       	in	r24, 0x35	; 53
    4d48:	80 62       	ori	r24, 0x20	; 32
    4d4a:	85 bf       	out	0x35, r24	; 53
    4d4c:	88 95       	sleep
    4d4e:	85 b7       	in	r24, 0x35	; 53
    4d50:	8f 7d       	andi	r24, 0xDF	; 223
    4d52:	85 bf       	out	0x35, r24	; 53

}
    4d54:	08 95       	ret

00004d56 <nrk_task_stk_init>:
    uint16_t *stk ;  // 2 bytes
    uint8_t *stkc; // 1 byte

    stk    = (unsigned int *)pbos;          /* Load stack pointer */
    stkc = (unsigned char*)stk;
    *stkc = STK_CANARY_VAL;  // Flag for Stack Overflow
    4d56:	25 e5       	ldi	r18, 0x55	; 85
    4d58:	fa 01       	movw	r30, r20
    4d5a:	20 83       	st	Z, r18
    stk    = (unsigned int *)ptos;          /* Load stack pointer */
    4d5c:	fb 01       	movw	r30, r22
     *(--stk) = 0x4748;   // G H
     *(--stk) = 0x4546;   // E F
     *(--stk) = 0x4344;   // C D
     *(--stk) = 0x4142;   // A B
    */
    --stk;
    4d5e:	32 97       	sbiw	r30, 0x02	; 2
    stkc = (unsigned char*)stk;
    *stkc++ = (unsigned char)((unsigned int)(task)/ 256);
    4d60:	90 83       	st	Z, r25
    *stkc = (unsigned char)((unsigned int)(task)%256);
    4d62:	81 83       	std	Z+1, r24	; 0x01

    *(--stk) = 0;
    4d64:	12 92       	st	-Z, r1
    4d66:	12 92       	st	-Z, r1
    *(--stk) = 0;
    4d68:	12 92       	st	-Z, r1
    4d6a:	12 92       	st	-Z, r1
    *(--stk) = 0;
    4d6c:	12 92       	st	-Z, r1
    4d6e:	12 92       	st	-Z, r1
    *(--stk) = 0;
    4d70:	12 92       	st	-Z, r1
    4d72:	12 92       	st	-Z, r1
    *(--stk) = 0;
    4d74:	12 92       	st	-Z, r1
    4d76:	12 92       	st	-Z, r1
    *(--stk) = 0;
    4d78:	12 92       	st	-Z, r1
    4d7a:	12 92       	st	-Z, r1
    *(--stk) = 0;
    4d7c:	12 92       	st	-Z, r1
    4d7e:	12 92       	st	-Z, r1
    *(--stk) = 0;
    4d80:	12 92       	st	-Z, r1
    4d82:	12 92       	st	-Z, r1

    *(--stk) = 0;
    4d84:	12 92       	st	-Z, r1
    4d86:	12 92       	st	-Z, r1
    *(--stk) = 0;
    4d88:	12 92       	st	-Z, r1
    4d8a:	12 92       	st	-Z, r1
    *(--stk) = 0;
    4d8c:	12 92       	st	-Z, r1
    4d8e:	12 92       	st	-Z, r1
    *(--stk) = 0;
    4d90:	12 92       	st	-Z, r1
    4d92:	12 92       	st	-Z, r1
    *(--stk) = 0;
    4d94:	12 92       	st	-Z, r1
    4d96:	12 92       	st	-Z, r1
    *(--stk) = 0;
    4d98:	12 92       	st	-Z, r1
    4d9a:	12 92       	st	-Z, r1
    *(--stk) = 0;
    4d9c:	12 92       	st	-Z, r1
    4d9e:	12 92       	st	-Z, r1
    *(--stk) = 0;
    4da0:	12 92       	st	-Z, r1
    4da2:	12 92       	st	-Z, r1
    *(--stk) = 0;
    4da4:	12 92       	st	-Z, r1
    4da6:	12 92       	st	-Z, r1


    return ((void *)stk);
}
    4da8:	cf 01       	movw	r24, r30
    4daa:	08 95       	ret

00004dac <nrk_task_set_stk>:

void nrk_task_set_stk( nrk_task_type *task, NRK_STK stk_base[], uint16_t stk_size )
{
    4dac:	ef 92       	push	r14
    4dae:	ff 92       	push	r15
    4db0:	0f 93       	push	r16
    4db2:	1f 93       	push	r17
    4db4:	cf 93       	push	r28
    4db6:	df 93       	push	r29
    4db8:	ec 01       	movw	r28, r24
    4dba:	8b 01       	movw	r16, r22
    4dbc:	7a 01       	movw	r14, r20

    if(stk_size<32) nrk_error_add(NRK_STACK_TOO_SMALL);
    4dbe:	40 32       	cpi	r20, 0x20	; 32
    4dc0:	51 05       	cpc	r21, r1
    4dc2:	18 f4       	brcc	.+6      	; 0x4dca <nrk_task_set_stk+0x1e>
    4dc4:	81 e1       	ldi	r24, 0x11	; 17
    4dc6:	0e 94 68 16 	call	0x2cd0	; 0x2cd0 <nrk_error_add>
    task->Ptos = (void *) &stk_base[stk_size-1];
    4dca:	08 94       	sec
    4dcc:	e1 08       	sbc	r14, r1
    4dce:	f1 08       	sbc	r15, r1
    4dd0:	e0 0e       	add	r14, r16
    4dd2:	f1 1e       	adc	r15, r17
    4dd4:	fa 82       	std	Y+2, r15	; 0x02
    4dd6:	e9 82       	std	Y+1, r14	; 0x01
    task->Pbos = (void *) &stk_base[0];
    4dd8:	1c 83       	std	Y+4, r17	; 0x04
    4dda:	0b 83       	std	Y+3, r16	; 0x03

}
    4ddc:	df 91       	pop	r29
    4dde:	cf 91       	pop	r28
    4de0:	1f 91       	pop	r17
    4de2:	0f 91       	pop	r16
    4de4:	ff 90       	pop	r15
    4de6:	ef 90       	pop	r14
    4de8:	08 95       	ret

00004dea <nrk_stack_pointer_restore>:
#ifdef KERNEL_STK_ARRAY
    stkc = (uint16_t*)&nrk_kernel_stk[NRK_KERNEL_STACKSIZE-1];
#else
    stkc = (unsigned char*) NRK_KERNEL_STK_TOP;
#endif
    *stkc++ = (uint16_t)((uint16_t)_nrk_timer_tick>>8);
    4dea:	83 e4       	ldi	r24, 0x43	; 67
    4dec:	94 e1       	ldi	r25, 0x14	; 20
    4dee:	90 93 ab 04 	sts	0x04AB, r25
    *stkc = (uint16_t)((uint16_t)_nrk_timer_tick&0xFF);
    4df2:	80 93 ac 04 	sts	0x04AC, r24
}
    4df6:	08 95       	ret

00004df8 <nrk_stack_pointer_init>:
inline void nrk_stack_pointer_init()
{
    unsigned char *stkc;
#ifdef KERNEL_STK_ARRAY
    stkc = (uint16_t*)&nrk_kernel_stk[NRK_KERNEL_STACKSIZE-1];
    nrk_kernel_stk[0]=STK_CANARY_VAL;
    4df8:	85 e5       	ldi	r24, 0x55	; 85
    4dfa:	80 93 2c 04 	sts	0x042C, r24
    nrk_kernel_stk_ptr = &nrk_kernel_stk[NRK_KERNEL_STACKSIZE-1];
    4dfe:	8b ea       	ldi	r24, 0xAB	; 171
    4e00:	94 e0       	ldi	r25, 0x04	; 4
    4e02:	90 93 31 05 	sts	0x0531, r25
    4e06:	80 93 30 05 	sts	0x0530, r24
    stkc = (unsigned char *)NRK_KERNEL_STK_TOP-NRK_KERNEL_STACKSIZE;
    *stkc = STK_CANARY_VAL;
    stkc = (unsigned char *)NRK_KERNEL_STK_TOP;
    nrk_kernel_stk_ptr = (unsigned char *)NRK_KERNEL_STK_TOP;
#endif
    *stkc++ = (uint16_t)((uint16_t)_nrk_timer_tick>>8);
    4e0a:	83 e4       	ldi	r24, 0x43	; 67
    4e0c:	94 e1       	ldi	r25, 0x14	; 20
    4e0e:	90 93 ab 04 	sts	0x04AB, r25
    *stkc = (uint16_t)((uint16_t)_nrk_timer_tick&0xFF);
    4e12:	80 93 ac 04 	sts	0x04AC, r24

}
    4e16:	08 95       	ret

00004e18 <nrk_target_start>:

/* start the target running */
void nrk_target_start(void)
{

    _nrk_setup_timer();
    4e18:	0e 94 11 25 	call	0x4a22	; 0x4a22 <_nrk_setup_timer>
    nrk_int_enable();
    4e1c:	0e 94 2c 12 	call	0x2458	; 0x2458 <nrk_int_enable>

}
    4e20:	08 95       	ret

00004e22 <ad5242_init>:


// Initialize the interface
void ad5242_init()
{
	i2c_init();
    4e22:	0e 94 67 27 	call	0x4ece	; 0x4ece <i2c_init>
}
    4e26:	08 95       	ret

00004e28 <ad5242_set>:

// hwAddress is defined by the Pin settings [AD1 AD0]
// channel is 1 or 2
// value is the resistor divider value
void ad5242_set(unsigned char hwAddress, unsigned char channel, unsigned char value)
{
    4e28:	1f 93       	push	r17
    4e2a:	df 93       	push	r29
    4e2c:	cf 93       	push	r28
    4e2e:	0f 92       	push	r0
    4e30:	cd b7       	in	r28, 0x3d	; 61
    4e32:	de b7       	in	r29, 0x3e	; 62
    4e34:	14 2f       	mov	r17, r20
	unsigned char address = 0b0101100 | (hwAddress & 0b11);
    4e36:	83 70       	andi	r24, 0x03	; 3
	
	i2c_controlByte_TX(address);
    4e38:	8c 62       	ori	r24, 0x2C	; 44
    4e3a:	69 83       	std	Y+1, r22	; 0x01
    4e3c:	0e 94 d2 27 	call	0x4fa4	; 0x4fa4 <i2c_controlByte_TX>
	
	// Instruction byte
	if (channel == 1)
    4e40:	69 81       	ldd	r22, Y+1	; 0x01
    4e42:	61 30       	cpi	r22, 0x01	; 1
    4e44:	11 f4       	brne	.+4      	; 0x4e4a <ad5242_set+0x22>
		i2c_send(0x00);		// Channel A (1)
    4e46:	80 e0       	ldi	r24, 0x00	; 0
    4e48:	01 c0       	rjmp	.+2      	; 0x4e4c <ad5242_set+0x24>
	else
		i2c_send(0x80);		// Channel B (2)
    4e4a:	80 e8       	ldi	r24, 0x80	; 128
    4e4c:	0e 94 9a 27 	call	0x4f34	; 0x4f34 <i2c_send>
		
	// Resistor divider value
	i2c_send(value);
    4e50:	81 2f       	mov	r24, r17
    4e52:	0e 94 9a 27 	call	0x4f34	; 0x4f34 <i2c_send>
		
	i2c_stop();
    4e56:	0e 94 8e 27 	call	0x4f1c	; 0x4f1c <i2c_stop>
}
    4e5a:	0f 90       	pop	r0
    4e5c:	cf 91       	pop	r28
    4e5e:	df 91       	pop	r29
    4e60:	1f 91       	pop	r17
    4e62:	08 95       	ret

00004e64 <adc_init>:
#include <util/delay.h>



void adc_init()
{
    4e64:	df 93       	push	r29
    4e66:	cf 93       	push	r28
    4e68:	00 d0       	rcall	.+0      	; 0x4e6a <adc_init+0x6>
    4e6a:	cd b7       	in	r28, 0x3d	; 61
    4e6c:	de b7       	in	r29, 0x3e	; 62
  volatile unsigned int dummy;

  ADMUX = (0 << REFS1) | (1 << REFS0);      						// Vcc is reference
    4e6e:	80 e4       	ldi	r24, 0x40	; 64
    4e70:	87 b9       	out	0x07, r24	; 7
  ADCSRA = (1 << ADPS2) | (1 << ADPS1) | (0 << ADPS0);       // Prescaler = 64
    4e72:	86 e0       	ldi	r24, 0x06	; 6
    4e74:	86 b9       	out	0x06, r24	; 6
  ADCSRA |= (1 << ADEN);                								// ADC on
    4e76:	37 9a       	sbi	0x06, 7	; 6

	// One dummy read after init
  ADCSRA |= (1<<ADSC);
    4e78:	36 9a       	sbi	0x06, 6	; 6
  while (ADCSRA & (1<<ADSC));
    4e7a:	36 99       	sbic	0x06, 6	; 6
    4e7c:	fe cf       	rjmp	.-4      	; 0x4e7a <adc_init+0x16>
  dummy = ADCW;
    4e7e:	84 b1       	in	r24, 0x04	; 4
    4e80:	95 b1       	in	r25, 0x05	; 5
    4e82:	9a 83       	std	Y+2, r25	; 0x02
    4e84:	89 83       	std	Y+1, r24	; 0x01
}
    4e86:	0f 90       	pop	r0
    4e88:	0f 90       	pop	r0
    4e8a:	cf 91       	pop	r28
    4e8c:	df 91       	pop	r29
    4e8e:	08 95       	ret

00004e90 <adc_Powersave>:


// If ADC should be used after a powersave period, call init again before starting a conversion
void adc_Powersave()
{
	ADCSRA &= ~(1 << ADEN);
    4e90:	37 98       	cbi	0x06, 7	; 6
}
    4e92:	08 95       	ret

00004e94 <adc_GetChannel>:



unsigned int adc_GetChannel(unsigned char ch)
{
  ADMUX = (ADMUX & 0b11100000) | (ch & 0b00011111);	// Select channel
    4e94:	97 b1       	in	r25, 0x07	; 7
    4e96:	8f 71       	andi	r24, 0x1F	; 31
    4e98:	90 7e       	andi	r25, 0xE0	; 224
    4e9a:	89 2b       	or	r24, r25
    4e9c:	87 b9       	out	0x07, r24	; 7
  ADCSRA |= (1 << ADSC);										// Start a single conversion
    4e9e:	36 9a       	sbi	0x06, 6	; 6
  while (ADCSRA & (1 << ADSC));  							// wait until conversion result is available
    4ea0:	36 99       	sbic	0x06, 6	; 6
    4ea2:	fe cf       	rjmp	.-4      	; 0x4ea0 <adc_GetChannel+0xc>
  return ADCW;
    4ea4:	24 b1       	in	r18, 0x04	; 4
    4ea6:	35 b1       	in	r19, 0x05	; 5
}
    4ea8:	c9 01       	movw	r24, r18
    4eaa:	08 95       	ret

00004eac <adc_GetBatteryVoltage>:
float adc_GetBatteryVoltage()
{
// adc channel 30 is connected to the internal 1.23 V reference
	unsigned int adValue;

	adValue = adc_GetChannel(30);
    4eac:	8e e1       	ldi	r24, 0x1E	; 30
    4eae:	0e 94 4a 27 	call	0x4e94	; 0x4e94 <adc_GetChannel>

	return (1.23 * 1024.0 / (float)adValue);
    4eb2:	bc 01       	movw	r22, r24
    4eb4:	80 e0       	ldi	r24, 0x00	; 0
    4eb6:	90 e0       	ldi	r25, 0x00	; 0
    4eb8:	0e 94 82 3d 	call	0x7b04	; 0x7b04 <__floatunsisf>
    4ebc:	9b 01       	movw	r18, r22
    4ebe:	ac 01       	movw	r20, r24
    4ec0:	64 ea       	ldi	r22, 0xA4	; 164
    4ec2:	70 e7       	ldi	r23, 0x70	; 112
    4ec4:	8d e9       	ldi	r24, 0x9D	; 157
    4ec6:	94 e4       	ldi	r25, 0x44	; 68
    4ec8:	0e 94 ee 3c 	call	0x79dc	; 0x79dc <__divsf3>
}
    4ecc:	08 95       	ret

00004ece <i2c_init>:

// inits to ~300 kHz bus frequency
void i2c_init()
{
	// Set up clock prescaler
	TWSR |= (0 << TWPS1) | (0 << TWPS0);	// Prescaler = 1
    4ece:	e1 e7       	ldi	r30, 0x71	; 113
    4ed0:	f0 e0       	ldi	r31, 0x00	; 0
    4ed2:	80 81       	ld	r24, Z
    4ed4:	80 83       	st	Z, r24
	// Set up clock divider
	TWBR = 1;
    4ed6:	81 e0       	ldi	r24, 0x01	; 1
    4ed8:	80 93 70 00 	sts	0x0070, r24
	// Set up module
	TWCR = (1 << TWEN);	// I2C on, no interrupts
    4edc:	84 e0       	ldi	r24, 0x04	; 4
    4ede:	80 93 74 00 	sts	0x0074, r24
}
    4ee2:	08 95       	ret

00004ee4 <i2c_waitForInterruptFlag>:



void i2c_waitForInterruptFlag()
{
	while (! (TWCR & (1 << TWINT)));
    4ee4:	80 91 74 00 	lds	r24, 0x0074
    4ee8:	87 ff       	sbrs	r24, 7
    4eea:	fc cf       	rjmp	.-8      	; 0x4ee4 <i2c_waitForInterruptFlag>
}
    4eec:	08 95       	ret

00004eee <i2c_actionStart>:



void i2c_actionStart()
{
	TWCR |= (1 << TWINT);		// clearing the interrupt flag will start the next action
    4eee:	e4 e7       	ldi	r30, 0x74	; 116
    4ef0:	f0 e0       	ldi	r31, 0x00	; 0
    4ef2:	80 81       	ld	r24, Z
    4ef4:	80 68       	ori	r24, 0x80	; 128
    4ef6:	80 83       	st	Z, r24
}
    4ef8:	08 95       	ret

00004efa <i2c_start>:



void i2c_start()
{
    4efa:	cf 93       	push	r28
    4efc:	df 93       	push	r29
	TWCR |= (1 << TWSTA);			// Set start condition flag
    4efe:	c4 e7       	ldi	r28, 0x74	; 116
    4f00:	d0 e0       	ldi	r29, 0x00	; 0
    4f02:	88 81       	ld	r24, Y
    4f04:	80 62       	ori	r24, 0x20	; 32
    4f06:	88 83       	st	Y, r24
	i2c_actionStart();				// Send START
    4f08:	0e 94 77 27 	call	0x4eee	; 0x4eee <i2c_actionStart>
	i2c_waitForInterruptFlag();	// Wait until START is sent
    4f0c:	0e 94 72 27 	call	0x4ee4	; 0x4ee4 <i2c_waitForInterruptFlag>
	TWCR &= ~(1 << TWSTA);			// Clear start condition flag
    4f10:	88 81       	ld	r24, Y
    4f12:	8f 7d       	andi	r24, 0xDF	; 223
    4f14:	88 83       	st	Y, r24
}
    4f16:	df 91       	pop	r29
    4f18:	cf 91       	pop	r28
    4f1a:	08 95       	ret

00004f1c <i2c_stop>:



void i2c_stop()
{
	TWCR |= (1 << TWSTO);			// Set stop condition flag - this will be cleared automatically
    4f1c:	80 91 74 00 	lds	r24, 0x0074
    4f20:	80 61       	ori	r24, 0x10	; 16
    4f22:	80 93 74 00 	sts	0x0074, r24
	i2c_actionStart();				// Send STOP
    4f26:	0e 94 77 27 	call	0x4eee	; 0x4eee <i2c_actionStart>
	while (TWCR & (1 << TWSTO));	// Wait until STOP is sent
    4f2a:	80 91 74 00 	lds	r24, 0x0074
    4f2e:	84 fd       	sbrc	r24, 4
    4f30:	fc cf       	rjmp	.-8      	; 0x4f2a <i2c_stop+0xe>
}
    4f32:	08 95       	ret

00004f34 <i2c_send>:


// Returns 0 if ACK has been received, else 1
unsigned char i2c_send(unsigned char data)
{
	TWDR = data;
    4f34:	80 93 73 00 	sts	0x0073, r24
	i2c_actionStart();
    4f38:	0e 94 77 27 	call	0x4eee	; 0x4eee <i2c_actionStart>
	i2c_waitForInterruptFlag();
    4f3c:	0e 94 72 27 	call	0x4ee4	; 0x4ee4 <i2c_waitForInterruptFlag>
	if ((TWSR & 0xF8) == TW_MT_DATA_ACK) return 0;			// Data byte ACK
    4f40:	80 91 71 00 	lds	r24, 0x0071
    4f44:	88 7f       	andi	r24, 0xF8	; 248
    4f46:	88 32       	cpi	r24, 0x28	; 40
    4f48:	41 f0       	breq	.+16     	; 0x4f5a <i2c_send+0x26>
	else if ((TWSR & 0xF8) == TW_MT_SLA_ACK) return 0;	// Address byte ACK
    4f4a:	90 91 71 00 	lds	r25, 0x0071
    4f4e:	98 7f       	andi	r25, 0xF8	; 248
unsigned char i2c_send(unsigned char data)
{
	TWDR = data;
	i2c_actionStart();
	i2c_waitForInterruptFlag();
	if ((TWSR & 0xF8) == TW_MT_DATA_ACK) return 0;			// Data byte ACK
    4f50:	81 e0       	ldi	r24, 0x01	; 1
    4f52:	98 31       	cpi	r25, 0x18	; 24
    4f54:	19 f4       	brne	.+6      	; 0x4f5c <i2c_send+0x28>
    4f56:	80 e0       	ldi	r24, 0x00	; 0
    4f58:	08 95       	ret
    4f5a:	80 e0       	ldi	r24, 0x00	; 0
	else if ((TWSR & 0xF8) == TW_MT_SLA_ACK) return 0;	// Address byte ACK
	else return 1;
}
    4f5c:	08 95       	ret

00004f5e <i2c_receive>:


// if ack == 0, no-ACK will be sent
unsigned char i2c_receive(unsigned int ack)
{
	if (ack) TWCR |= (1 << TWEA);	// ACK
    4f5e:	00 97       	sbiw	r24, 0x00	; 0
    4f60:	21 f0       	breq	.+8      	; 0x4f6a <i2c_receive+0xc>
    4f62:	80 91 74 00 	lds	r24, 0x0074
    4f66:	80 64       	ori	r24, 0x40	; 64
    4f68:	03 c0       	rjmp	.+6      	; 0x4f70 <i2c_receive+0x12>
	else 		TWCR &= ~(1 << TWEA);	// no ACK
    4f6a:	80 91 74 00 	lds	r24, 0x0074
    4f6e:	8f 7b       	andi	r24, 0xBF	; 191
    4f70:	80 93 74 00 	sts	0x0074, r24
	i2c_actionStart();					// Start receiving
    4f74:	0e 94 77 27 	call	0x4eee	; 0x4eee <i2c_actionStart>
	i2c_waitForInterruptFlag();		// Wait until byte is received
    4f78:	0e 94 72 27 	call	0x4ee4	; 0x4ee4 <i2c_waitForInterruptFlag>
	return TWDR;
    4f7c:	80 91 73 00 	lds	r24, 0x0073
}
    4f80:	08 95       	ret

00004f82 <i2c_controlByte_RX>:



// This initiates an rx transfer with START + SLA + R
void i2c_controlByte_RX(unsigned char address)
{
    4f82:	df 93       	push	r29
    4f84:	cf 93       	push	r28
    4f86:	0f 92       	push	r0
    4f88:	cd b7       	in	r28, 0x3d	; 61
    4f8a:	de b7       	in	r29, 0x3e	; 62
	i2c_start();
    4f8c:	89 83       	std	Y+1, r24	; 0x01
    4f8e:	0e 94 7d 27 	call	0x4efa	; 0x4efa <i2c_start>
	i2c_send((address << 1) | 0x01);
    4f92:	89 81       	ldd	r24, Y+1	; 0x01
    4f94:	88 0f       	add	r24, r24
    4f96:	81 60       	ori	r24, 0x01	; 1
    4f98:	0e 94 9a 27 	call	0x4f34	; 0x4f34 <i2c_send>
}
    4f9c:	0f 90       	pop	r0
    4f9e:	cf 91       	pop	r28
    4fa0:	df 91       	pop	r29
    4fa2:	08 95       	ret

00004fa4 <i2c_controlByte_TX>:



// This initiates an tx transfer with START + SLA
void i2c_controlByte_TX(unsigned char address)
{
    4fa4:	df 93       	push	r29
    4fa6:	cf 93       	push	r28
    4fa8:	0f 92       	push	r0
    4faa:	cd b7       	in	r28, 0x3d	; 61
    4fac:	de b7       	in	r29, 0x3e	; 62
	i2c_start();
    4fae:	89 83       	std	Y+1, r24	; 0x01
    4fb0:	0e 94 7d 27 	call	0x4efa	; 0x4efa <i2c_start>
	i2c_send(address << 1);
    4fb4:	89 81       	ldd	r24, Y+1	; 0x01
    4fb6:	88 0f       	add	r24, r24
    4fb8:	0e 94 9a 27 	call	0x4f34	; 0x4f34 <i2c_send>
}
    4fbc:	0f 90       	pop	r0
    4fbe:	cf 91       	pop	r28
    4fc0:	df 91       	pop	r29
    4fc2:	08 95       	ret

00004fc4 <mda100_init>:


// Do not forget to init everything before using it
void mda100_init()
{
	adc_init();
    4fc4:	0e 94 32 27 	call	0x4e64	; 0x4e64 <adc_init>
	mda100_initDone = 1;
    4fc8:	81 e0       	ldi	r24, 0x01	; 1
    4fca:	80 93 76 03 	sts	0x0376, r24
}
    4fce:	08 95       	ret

00004fd0 <mda100_Powersave>:



void mda100_Powersave()
{
	CheckIfInitDone();
    4fd0:	80 91 76 03 	lds	r24, 0x0376
    4fd4:	88 23       	and	r24, r24
    4fd6:	11 f4       	brne	.+4      	; 0x4fdc <mda100_Powersave+0xc>
    4fd8:	0e 94 e2 27 	call	0x4fc4	; 0x4fc4 <mda100_init>
	adc_Powersave();
    4fdc:	0e 94 48 27 	call	0x4e90	; 0x4e90 <adc_Powersave>
}
    4fe0:	08 95       	ret

00004fe2 <mda100_LightSensor_Power>:


// Power control via int1 (PE5)
// This must be tristate if not in use, otherwise temperature sensor will be incorrect
void mda100_LightSensor_Power(T_Power powerstatus)
{
    4fe2:	df 93       	push	r29
    4fe4:	cf 93       	push	r28
    4fe6:	0f 92       	push	r0
    4fe8:	cd b7       	in	r28, 0x3d	; 61
    4fea:	de b7       	in	r29, 0x3e	; 62
	CheckIfInitDone();
    4fec:	90 91 76 03 	lds	r25, 0x0376
    4ff0:	99 23       	and	r25, r25
    4ff2:	21 f4       	brne	.+8      	; 0x4ffc <mda100_LightSensor_Power+0x1a>
    4ff4:	89 83       	std	Y+1, r24	; 0x01
    4ff6:	0e 94 e2 27 	call	0x4fc4	; 0x4fc4 <mda100_init>
    4ffa:	89 81       	ldd	r24, Y+1	; 0x01
	// Switch off temperature sensor power first; Only one of these may be active at a time
	PORTC &= ~(1 << 0);
    4ffc:	a8 98       	cbi	0x15, 0	; 21
    DDRC  &= ~(1 << 0);
    4ffe:	a0 98       	cbi	0x14, 0	; 20

	if (powerstatus == POWER_ON)
    5000:	81 30       	cpi	r24, 0x01	; 1
    5002:	19 f4       	brne	.+6      	; 0x500a <mda100_LightSensor_Power+0x28>
	{
		PORTE |= (1 << 5);
    5004:	1d 9a       	sbi	0x03, 5	; 3
		DDRE  |= (1 << 5);
    5006:	15 9a       	sbi	0x02, 5	; 2
    5008:	02 c0       	rjmp	.+4      	; 0x500e <mda100_LightSensor_Power+0x2c>
	}
	else
	{
		PORTE &= ~(1 << 5);
    500a:	1d 98       	cbi	0x03, 5	; 3
		DDRE  &= ~(1 << 5);
    500c:	15 98       	cbi	0x02, 5	; 2
	}
}
    500e:	0f 90       	pop	r0
    5010:	cf 91       	pop	r28
    5012:	df 91       	pop	r29
    5014:	08 95       	ret

00005016 <mda100_TemperatureSensor_Power>:


// Power control via PW0
// This must be tristate if not in use, otherwise light sensor will be incorrect
void mda100_TemperatureSensor_Power(T_Power powerstatus)
{
    5016:	df 93       	push	r29
    5018:	cf 93       	push	r28
    501a:	0f 92       	push	r0
    501c:	cd b7       	in	r28, 0x3d	; 61
    501e:	de b7       	in	r29, 0x3e	; 62
	CheckIfInitDone();
    5020:	90 91 76 03 	lds	r25, 0x0376
    5024:	99 23       	and	r25, r25
    5026:	21 f4       	brne	.+8      	; 0x5030 <mda100_TemperatureSensor_Power+0x1a>
    5028:	89 83       	std	Y+1, r24	; 0x01
    502a:	0e 94 e2 27 	call	0x4fc4	; 0x4fc4 <mda100_init>
    502e:	89 81       	ldd	r24, Y+1	; 0x01
	// Switch off light sensor power first; Only one of these may be active at a time
    PORTE &= ~(1 << 5);
    5030:	1d 98       	cbi	0x03, 5	; 3
    DDRE  &= ~(1 << 5);
    5032:	15 98       	cbi	0x02, 5	; 2

	if (powerstatus == POWER_ON)
    5034:	81 30       	cpi	r24, 0x01	; 1
    5036:	19 f4       	brne	.+6      	; 0x503e <mda100_TemperatureSensor_Power+0x28>
	{
		PORTC |= (1 << 0);
    5038:	a8 9a       	sbi	0x15, 0	; 21
		DDRC  |= (1 << 0);
    503a:	a0 9a       	sbi	0x14, 0	; 20
    503c:	02 c0       	rjmp	.+4      	; 0x5042 <mda100_TemperatureSensor_Power+0x2c>
	}
	else
	{
		PORTC &= ~(1 << 0);
    503e:	a8 98       	cbi	0x15, 0	; 21
		DDRC  &= ~(1 << 0);
    5040:	a0 98       	cbi	0x14, 0	; 20
	}
}
    5042:	0f 90       	pop	r0
    5044:	cf 91       	pop	r28
    5046:	df 91       	pop	r29
    5048:	08 95       	ret

0000504a <mda100_LightSensor_GetCounts>:


// This is a ratiometric value, so use Vcc as reference
unsigned int mda100_LightSensor_GetCounts()
{
	CheckIfInitDone();
    504a:	80 91 76 03 	lds	r24, 0x0376
    504e:	88 23       	and	r24, r24
    5050:	11 f4       	brne	.+4      	; 0x5056 <mda100_LightSensor_GetCounts+0xc>
    5052:	0e 94 e2 27 	call	0x4fc4	; 0x4fc4 <mda100_init>
	mda100_LightSensor_Power(POWER_ON);
    5056:	81 e0       	ldi	r24, 0x01	; 1
    5058:	0e 94 f1 27 	call	0x4fe2	; 0x4fe2 <mda100_LightSensor_Power>
	return adc_GetChannel(1);
    505c:	81 e0       	ldi	r24, 0x01	; 1
    505e:	0e 94 4a 27 	call	0x4e94	; 0x4e94 <adc_GetChannel>
}
    5062:	08 95       	ret

00005064 <mda100_TemperatureSensor_GetCounts>:


// This is a ratiometric value, so use Vcc as reference
unsigned int mda100_TemperatureSensor_GetCounts()
{
	CheckIfInitDone();
    5064:	80 91 76 03 	lds	r24, 0x0376
    5068:	88 23       	and	r24, r24
    506a:	11 f4       	brne	.+4      	; 0x5070 <mda100_TemperatureSensor_GetCounts+0xc>
    506c:	0e 94 e2 27 	call	0x4fc4	; 0x4fc4 <mda100_init>
	mda100_TemperatureSensor_Power(POWER_ON);
    5070:	81 e0       	ldi	r24, 0x01	; 1
    5072:	0e 94 0b 28 	call	0x5016	; 0x5016 <mda100_TemperatureSensor_Power>
	return adc_GetChannel(1);
    5076:	81 e0       	ldi	r24, 0x01	; 1
    5078:	0e 94 4a 27 	call	0x4e94	; 0x4e94 <adc_GetChannel>
}
    507c:	08 95       	ret

0000507e <mda100_TemperatureSensor_GetKelvin>:



float mda100_TemperatureSensor_GetKelvin()
{
    507e:	af 92       	push	r10
    5080:	bf 92       	push	r11
    5082:	cf 92       	push	r12
    5084:	df 92       	push	r13
    5086:	ef 92       	push	r14
    5088:	ff 92       	push	r15
    508a:	0f 93       	push	r16
    508c:	1f 93       	push	r17
	float counts = mda100_TemperatureSensor_GetCounts();
    508e:	0e 94 32 28 	call	0x5064	; 0x5064 <mda100_TemperatureSensor_GetCounts>
    5092:	bc 01       	movw	r22, r24
    5094:	80 e0       	ldi	r24, 0x00	; 0
    5096:	90 e0       	ldi	r25, 0x00	; 0
    5098:	0e 94 82 3d 	call	0x7b04	; 0x7b04 <__floatunsisf>
    509c:	8b 01       	movw	r16, r22
    509e:	7c 01       	movw	r14, r24
	float lnRthr = log( 10e3 * (1023.0 - counts) / counts);
    50a0:	60 e0       	ldi	r22, 0x00	; 0
    50a2:	70 ec       	ldi	r23, 0xC0	; 192
    50a4:	8f e7       	ldi	r24, 0x7F	; 127
    50a6:	94 e4       	ldi	r25, 0x44	; 68
    50a8:	20 2f       	mov	r18, r16
    50aa:	31 2f       	mov	r19, r17
    50ac:	4e 2d       	mov	r20, r14
    50ae:	5f 2d       	mov	r21, r15
    50b0:	0e 94 89 3c 	call	0x7912	; 0x7912 <__subsf3>
    50b4:	20 e0       	ldi	r18, 0x00	; 0
    50b6:	30 e4       	ldi	r19, 0x40	; 64
    50b8:	4c e1       	ldi	r20, 0x1C	; 28
    50ba:	56 e4       	ldi	r21, 0x46	; 70
    50bc:	0e 94 59 3e 	call	0x7cb2	; 0x7cb2 <__mulsf3>
    50c0:	20 2f       	mov	r18, r16
    50c2:	31 2f       	mov	r19, r17
    50c4:	4e 2d       	mov	r20, r14
    50c6:	5f 2d       	mov	r21, r15
    50c8:	0e 94 ee 3c 	call	0x79dc	; 0x79dc <__divsf3>
    50cc:	0e 94 19 3e 	call	0x7c32	; 0x7c32 <log>
    50d0:	7b 01       	movw	r14, r22
    50d2:	8c 01       	movw	r16, r24
	float lnRthr3 = pow(lnRthr, 3);	// lnRthr
    50d4:	20 e0       	ldi	r18, 0x00	; 0
    50d6:	30 e0       	ldi	r19, 0x00	; 0
    50d8:	40 e4       	ldi	r20, 0x40	; 64
    50da:	50 e4       	ldi	r21, 0x40	; 64
    50dc:	0e 94 bc 3e 	call	0x7d78	; 0x7d78 <pow>
    50e0:	d6 2e       	mov	r13, r22
    50e2:	c7 2e       	mov	r12, r23
    50e4:	b8 2e       	mov	r11, r24
    50e6:	a9 2e       	mov	r10, r25
	
	float a = 0.001010024;
	float b = 0.000242127;
	float c = 0.000000146;
	
	return ( 1 / ( a + b * lnRthr + c * lnRthr3) );
    50e8:	c8 01       	movw	r24, r16
    50ea:	b7 01       	movw	r22, r14
    50ec:	29 e7       	ldi	r18, 0x79	; 121
    50ee:	33 ee       	ldi	r19, 0xE3	; 227
    50f0:	4d e7       	ldi	r20, 0x7D	; 125
    50f2:	59 e3       	ldi	r21, 0x39	; 57
    50f4:	0e 94 59 3e 	call	0x7cb2	; 0x7cb2 <__mulsf3>
    50f8:	28 ec       	ldi	r18, 0xC8	; 200
    50fa:	32 e6       	ldi	r19, 0x62	; 98
    50fc:	44 e8       	ldi	r20, 0x84	; 132
    50fe:	5a e3       	ldi	r21, 0x3A	; 58
    5100:	0e 94 8a 3c 	call	0x7914	; 0x7914 <__addsf3>
    5104:	7b 01       	movw	r14, r22
    5106:	8c 01       	movw	r16, r24
    5108:	a6 01       	movw	r20, r12
    510a:	95 01       	movw	r18, r10
    510c:	65 2f       	mov	r22, r21
    510e:	74 2f       	mov	r23, r20
    5110:	83 2f       	mov	r24, r19
    5112:	92 2f       	mov	r25, r18
    5114:	2d e2       	ldi	r18, 0x2D	; 45
    5116:	34 ec       	ldi	r19, 0xC4	; 196
    5118:	4c e1       	ldi	r20, 0x1C	; 28
    511a:	54 e3       	ldi	r21, 0x34	; 52
    511c:	0e 94 59 3e 	call	0x7cb2	; 0x7cb2 <__mulsf3>
    5120:	9b 01       	movw	r18, r22
    5122:	ac 01       	movw	r20, r24
    5124:	c8 01       	movw	r24, r16
    5126:	b7 01       	movw	r22, r14
    5128:	0e 94 8a 3c 	call	0x7914	; 0x7914 <__addsf3>
    512c:	9b 01       	movw	r18, r22
    512e:	ac 01       	movw	r20, r24
    5130:	60 e0       	ldi	r22, 0x00	; 0
    5132:	70 e0       	ldi	r23, 0x00	; 0
    5134:	80 e8       	ldi	r24, 0x80	; 128
    5136:	9f e3       	ldi	r25, 0x3F	; 63
    5138:	0e 94 ee 3c 	call	0x79dc	; 0x79dc <__divsf3>
}
    513c:	1f 91       	pop	r17
    513e:	0f 91       	pop	r16
    5140:	ff 90       	pop	r15
    5142:	ef 90       	pop	r14
    5144:	df 90       	pop	r13
    5146:	cf 90       	pop	r12
    5148:	bf 90       	pop	r11
    514a:	af 90       	pop	r10
    514c:	08 95       	ret

0000514e <mda100_TemperatureSensor_GetDegreeCelsius>:



float mda100_TemperatureSensor_GetDegreeCelsius()
{
	return (mda100_TemperatureSensor_GetKelvin() - 273.15);
    514e:	0e 94 3f 28 	call	0x507e	; 0x507e <mda100_TemperatureSensor_GetKelvin>
    5152:	23 e3       	ldi	r18, 0x33	; 51
    5154:	33 e9       	ldi	r19, 0x93	; 147
    5156:	48 e8       	ldi	r20, 0x88	; 136
    5158:	53 e4       	ldi	r21, 0x43	; 67
    515a:	0e 94 89 3c 	call	0x7912	; 0x7912 <__subsf3>
}
    515e:	08 95       	ret

00005160 <mts310cb_init>:


// Do not forget to init everything before using it
void mts310cb_init()
{
	adc_init();
    5160:	0e 94 32 27 	call	0x4e64	; 0x4e64 <adc_init>
	ad5242_init();
    5164:	0e 94 11 27 	call	0x4e22	; 0x4e22 <ad5242_init>
	mts310cb_initDone = 1;
    5168:	81 e0       	ldi	r24, 0x01	; 1
    516a:	80 93 77 03 	sts	0x0377, r24
}
    516e:	08 95       	ret

00005170 <mts310cb_Powersave>:



void mts310cb_Powersave()
{
	CheckIfInitDone();
    5170:	80 91 77 03 	lds	r24, 0x0377
    5174:	88 23       	and	r24, r24
    5176:	11 f4       	brne	.+4      	; 0x517c <mts310cb_Powersave+0xc>
    5178:	0e 94 b0 28 	call	0x5160	; 0x5160 <mts310cb_init>
	adc_Powersave();
    517c:	0e 94 48 27 	call	0x4e90	; 0x4e90 <adc_Powersave>
}
    5180:	08 95       	ret

00005182 <mts310cb_Accelerometer_Power>:



// Power control line PW4
void mts310cb_Accelerometer_Power(T_Power powerstatus)
{
    5182:	df 93       	push	r29
    5184:	cf 93       	push	r28
    5186:	0f 92       	push	r0
    5188:	cd b7       	in	r28, 0x3d	; 61
    518a:	de b7       	in	r29, 0x3e	; 62
	CheckIfInitDone();
    518c:	90 91 77 03 	lds	r25, 0x0377
    5190:	99 23       	and	r25, r25
    5192:	21 f4       	brne	.+8      	; 0x519c <mts310cb_Accelerometer_Power+0x1a>
    5194:	89 83       	std	Y+1, r24	; 0x01
    5196:	0e 94 b0 28 	call	0x5160	; 0x5160 <mts310cb_init>
    519a:	89 81       	ldd	r24, Y+1	; 0x01
	if (powerstatus == POWER_ON)	PORTC |=  (1 << 4);
    519c:	81 30       	cpi	r24, 0x01	; 1
    519e:	11 f4       	brne	.+4      	; 0x51a4 <mts310cb_Accelerometer_Power+0x22>
    51a0:	ac 9a       	sbi	0x15, 4	; 21
    51a2:	01 c0       	rjmp	.+2      	; 0x51a6 <mts310cb_Accelerometer_Power+0x24>
	else									PORTC &= ~(1 << 4);
    51a4:	ac 98       	cbi	0x15, 4	; 21
}
    51a6:	0f 90       	pop	r0
    51a8:	cf 91       	pop	r28
    51aa:	df 91       	pop	r29
    51ac:	08 95       	ret

000051ae <mts310cb_Magnetometer_Power>:



// Power control line PW5
void mts310cb_Magnetometer_Power(T_Power powerstatus)
{
    51ae:	df 93       	push	r29
    51b0:	cf 93       	push	r28
    51b2:	0f 92       	push	r0
    51b4:	cd b7       	in	r28, 0x3d	; 61
    51b6:	de b7       	in	r29, 0x3e	; 62
	CheckIfInitDone();
    51b8:	90 91 77 03 	lds	r25, 0x0377
    51bc:	99 23       	and	r25, r25
    51be:	21 f4       	brne	.+8      	; 0x51c8 <mts310cb_Magnetometer_Power+0x1a>
    51c0:	89 83       	std	Y+1, r24	; 0x01
    51c2:	0e 94 b0 28 	call	0x5160	; 0x5160 <mts310cb_init>
    51c6:	89 81       	ldd	r24, Y+1	; 0x01
	if (powerstatus == POWER_ON)	PORTC |=  (1 << 5);
    51c8:	81 30       	cpi	r24, 0x01	; 1
    51ca:	11 f4       	brne	.+4      	; 0x51d0 <mts310cb_Magnetometer_Power+0x22>
    51cc:	ad 9a       	sbi	0x15, 5	; 21
    51ce:	01 c0       	rjmp	.+2      	; 0x51d2 <mts310cb_Magnetometer_Power+0x24>
	else									PORTC &= ~(1 << 5);
    51d0:	ad 98       	cbi	0x15, 5	; 21
}
    51d2:	0f 90       	pop	r0
    51d4:	cf 91       	pop	r28
    51d6:	df 91       	pop	r29
    51d8:	08 95       	ret

000051da <mts310cb_TemperatureSensor_Power>:


// Power control via PW0
// This must be tristate if not in use, otherwise light sensor will be incorrect
void mts310cb_TemperatureSensor_Power(T_Power powerstatus)
{
    51da:	1f 93       	push	r17
    51dc:	18 2f       	mov	r17, r24
	CheckIfInitDone();
    51de:	80 91 77 03 	lds	r24, 0x0377
    51e2:	88 23       	and	r24, r24
    51e4:	11 f4       	brne	.+4      	; 0x51ea <mts310cb_TemperatureSensor_Power+0x10>
    51e6:	0e 94 b0 28 	call	0x5160	; 0x5160 <mts310cb_init>
	mts310cb_LightSensor_Power(POWER_OFF);				// Only one of these may be active at a time
    51ea:	80 e0       	ldi	r24, 0x00	; 0
    51ec:	0e 94 01 29 	call	0x5202	; 0x5202 <mts310cb_LightSensor_Power>
	if (powerstatus == POWER_ON)
    51f0:	11 30       	cpi	r17, 0x01	; 1
    51f2:	19 f4       	brne	.+6      	; 0x51fa <mts310cb_TemperatureSensor_Power+0x20>
	{
		PORTC |= (1 << 0);
    51f4:	a8 9a       	sbi	0x15, 0	; 21
		DDRC  |= (1 << 0);
    51f6:	a0 9a       	sbi	0x14, 0	; 20
    51f8:	02 c0       	rjmp	.+4      	; 0x51fe <mts310cb_TemperatureSensor_Power+0x24>
	}
	else
	{
		PORTC &= ~(1 << 0);
    51fa:	a8 98       	cbi	0x15, 0	; 21
		DDRC  &= ~(1 << 0);
    51fc:	a0 98       	cbi	0x14, 0	; 20
	}
}
    51fe:	1f 91       	pop	r17
    5200:	08 95       	ret

00005202 <mts310cb_LightSensor_Power>:


// Power control via int1 (PE5)
// This must be tristate if not in use, otherwise temperature sensor will be incorrect
void mts310cb_LightSensor_Power(T_Power powerstatus)
{
    5202:	1f 93       	push	r17
    5204:	18 2f       	mov	r17, r24
	CheckIfInitDone();
    5206:	80 91 77 03 	lds	r24, 0x0377
    520a:	88 23       	and	r24, r24
    520c:	11 f4       	brne	.+4      	; 0x5212 <mts310cb_LightSensor_Power+0x10>
    520e:	0e 94 b0 28 	call	0x5160	; 0x5160 <mts310cb_init>
	mts310cb_TemperatureSensor_Power(POWER_OFF);		// Only one of these may be active at a time
    5212:	80 e0       	ldi	r24, 0x00	; 0
    5214:	0e 94 ed 28 	call	0x51da	; 0x51da <mts310cb_TemperatureSensor_Power>
	if (powerstatus == POWER_ON)
    5218:	11 30       	cpi	r17, 0x01	; 1
    521a:	19 f4       	brne	.+6      	; 0x5222 <mts310cb_LightSensor_Power+0x20>
	{
		PORTE |= (1 << 5);
    521c:	1d 9a       	sbi	0x03, 5	; 3
		DDRE  |= (1 << 5);
    521e:	15 9a       	sbi	0x02, 5	; 2
    5220:	02 c0       	rjmp	.+4      	; 0x5226 <mts310cb_LightSensor_Power+0x24>
	}
	else
	{
		PORTE &= ~(1 << 5);
    5222:	1d 98       	cbi	0x03, 5	; 3
		DDRE  &= ~(1 << 5);
    5224:	15 98       	cbi	0x02, 5	; 2
	}
}
    5226:	1f 91       	pop	r17
    5228:	08 95       	ret

0000522a <mts310cb_Sounder_Power>:



// Power control line PW2
void mts310cb_Sounder_Power(T_Power powerstatus)
{
    522a:	df 93       	push	r29
    522c:	cf 93       	push	r28
    522e:	0f 92       	push	r0
    5230:	cd b7       	in	r28, 0x3d	; 61
    5232:	de b7       	in	r29, 0x3e	; 62
	CheckIfInitDone();
    5234:	90 91 77 03 	lds	r25, 0x0377
    5238:	99 23       	and	r25, r25
    523a:	21 f4       	brne	.+8      	; 0x5244 <mts310cb_Sounder_Power+0x1a>
    523c:	89 83       	std	Y+1, r24	; 0x01
    523e:	0e 94 b0 28 	call	0x5160	; 0x5160 <mts310cb_init>
    5242:	89 81       	ldd	r24, Y+1	; 0x01
	if (powerstatus == POWER_ON)	PORTC |=  (1 << 2);
    5244:	81 30       	cpi	r24, 0x01	; 1
    5246:	11 f4       	brne	.+4      	; 0x524c <mts310cb_Sounder_Power+0x22>
    5248:	aa 9a       	sbi	0x15, 2	; 21
    524a:	01 c0       	rjmp	.+2      	; 0x524e <mts310cb_Sounder_Power+0x24>
	else									PORTC &= ~(1 << 2);
    524c:	aa 98       	cbi	0x15, 2	; 21
}
    524e:	0f 90       	pop	r0
    5250:	cf 91       	pop	r28
    5252:	df 91       	pop	r29
    5254:	08 95       	ret

00005256 <mts310cb_Microphone_Power>:



// Power control line PW3
void mts310cb_Microphone_Power(T_Power powerstatus)
{
    5256:	df 93       	push	r29
    5258:	cf 93       	push	r28
    525a:	0f 92       	push	r0
    525c:	cd b7       	in	r28, 0x3d	; 61
    525e:	de b7       	in	r29, 0x3e	; 62
	CheckIfInitDone();
    5260:	90 91 77 03 	lds	r25, 0x0377
    5264:	99 23       	and	r25, r25
    5266:	21 f4       	brne	.+8      	; 0x5270 <mts310cb_Microphone_Power+0x1a>
    5268:	89 83       	std	Y+1, r24	; 0x01
    526a:	0e 94 b0 28 	call	0x5160	; 0x5160 <mts310cb_init>
    526e:	89 81       	ldd	r24, Y+1	; 0x01
	if (powerstatus == POWER_ON)	PORTC |=  (1 << 3);
    5270:	81 30       	cpi	r24, 0x01	; 1
    5272:	11 f4       	brne	.+4      	; 0x5278 <mts310cb_Microphone_Power+0x22>
    5274:	ab 9a       	sbi	0x15, 3	; 21
    5276:	01 c0       	rjmp	.+2      	; 0x527a <mts310cb_Microphone_Power+0x24>
	else									PORTC &= ~(1 << 3);
    5278:	ab 98       	cbi	0x15, 3	; 21
}
    527a:	0f 90       	pop	r0
    527c:	cf 91       	pop	r28
    527e:	df 91       	pop	r29
    5280:	08 95       	ret

00005282 <mts310cb_Magnetometer_x_SetOffset>:



// Adjust offset voltage at Opamp U6 in 256 steps
void mts310cb_Magnetometer_x_SetOffset(unsigned char value)
{
    5282:	df 93       	push	r29
    5284:	cf 93       	push	r28
    5286:	0f 92       	push	r0
    5288:	cd b7       	in	r28, 0x3d	; 61
    528a:	de b7       	in	r29, 0x3e	; 62
    528c:	48 2f       	mov	r20, r24
	CheckIfInitDone();
    528e:	80 91 77 03 	lds	r24, 0x0377
    5292:	88 23       	and	r24, r24
    5294:	21 f4       	brne	.+8      	; 0x529e <mts310cb_Magnetometer_x_SetOffset+0x1c>
    5296:	49 83       	std	Y+1, r20	; 0x01
    5298:	0e 94 b0 28 	call	0x5160	; 0x5160 <mts310cb_init>
    529c:	49 81       	ldd	r20, Y+1	; 0x01
	#define ad5242_MagnetometerAddress 0
	ad5242_set(ad5242_MagnetometerAddress, 1, value);	// Channel 1
    529e:	80 e0       	ldi	r24, 0x00	; 0
    52a0:	61 e0       	ldi	r22, 0x01	; 1
    52a2:	0e 94 14 27 	call	0x4e28	; 0x4e28 <ad5242_set>
}
    52a6:	0f 90       	pop	r0
    52a8:	cf 91       	pop	r28
    52aa:	df 91       	pop	r29
    52ac:	08 95       	ret

000052ae <mts310cb_Magnetometer_y_SetOffset>:



// Adjust offset voltage at Opamp U7 in 256 steps
void mts310cb_Magnetometer_y_SetOffset(unsigned char value)
{
    52ae:	df 93       	push	r29
    52b0:	cf 93       	push	r28
    52b2:	0f 92       	push	r0
    52b4:	cd b7       	in	r28, 0x3d	; 61
    52b6:	de b7       	in	r29, 0x3e	; 62
    52b8:	48 2f       	mov	r20, r24
	CheckIfInitDone();
    52ba:	80 91 77 03 	lds	r24, 0x0377
    52be:	88 23       	and	r24, r24
    52c0:	21 f4       	brne	.+8      	; 0x52ca <mts310cb_Magnetometer_y_SetOffset+0x1c>
    52c2:	49 83       	std	Y+1, r20	; 0x01
    52c4:	0e 94 b0 28 	call	0x5160	; 0x5160 <mts310cb_init>
    52c8:	49 81       	ldd	r20, Y+1	; 0x01
	ad5242_set(ad5242_MagnetometerAddress, 2, value);	// Channel 2
    52ca:	80 e0       	ldi	r24, 0x00	; 0
    52cc:	62 e0       	ldi	r22, 0x02	; 2
    52ce:	0e 94 14 27 	call	0x4e28	; 0x4e28 <ad5242_set>
}
    52d2:	0f 90       	pop	r0
    52d4:	cf 91       	pop	r28
    52d6:	df 91       	pop	r29
    52d8:	08 95       	ret

000052da <mts310cb_Microphone_SetGain>:



// Adjust gain of Mic preamp in 256 steps
void mts310cb_Microphone_SetGain(unsigned char value)
{
    52da:	df 93       	push	r29
    52dc:	cf 93       	push	r28
    52de:	0f 92       	push	r0
    52e0:	cd b7       	in	r28, 0x3d	; 61
    52e2:	de b7       	in	r29, 0x3e	; 62
    52e4:	48 2f       	mov	r20, r24
	CheckIfInitDone();
    52e6:	80 91 77 03 	lds	r24, 0x0377
    52ea:	88 23       	and	r24, r24
    52ec:	21 f4       	brne	.+8      	; 0x52f6 <mts310cb_Microphone_SetGain+0x1c>
    52ee:	49 83       	std	Y+1, r20	; 0x01
    52f0:	0e 94 b0 28 	call	0x5160	; 0x5160 <mts310cb_init>
    52f4:	49 81       	ldd	r20, Y+1	; 0x01
	#define ad5242_MicrophoneAddress 1
	ad5242_set(ad5242_MicrophoneAddress, 1, value);		// Channel 1
    52f6:	81 e0       	ldi	r24, 0x01	; 1
    52f8:	61 e0       	ldi	r22, 0x01	; 1
    52fa:	0e 94 14 27 	call	0x4e28	; 0x4e28 <ad5242_set>
}
    52fe:	0f 90       	pop	r0
    5300:	cf 91       	pop	r28
    5302:	df 91       	pop	r29
    5304:	08 95       	ret

00005306 <mts310cb_Microphone_SetMode>:



// This is set with PW6
void mts310cb_Microphone_SetMode(T_MicMode mode)
{
    5306:	df 93       	push	r29
    5308:	cf 93       	push	r28
    530a:	0f 92       	push	r0
    530c:	cd b7       	in	r28, 0x3d	; 61
    530e:	de b7       	in	r29, 0x3e	; 62
	CheckIfInitDone();
    5310:	90 91 77 03 	lds	r25, 0x0377
    5314:	99 23       	and	r25, r25
    5316:	21 f4       	brne	.+8      	; 0x5320 <mts310cb_Microphone_SetMode+0x1a>
    5318:	89 83       	std	Y+1, r24	; 0x01
    531a:	0e 94 b0 28 	call	0x5160	; 0x5160 <mts310cb_init>
    531e:	89 81       	ldd	r24, Y+1	; 0x01
	if (mode == MIC_RAW)                PORTC |=  (1 << 6); // tbd: is this the right logic or is it inverted?
    5320:	88 23       	and	r24, r24
    5322:	11 f4       	brne	.+4      	; 0x5328 <mts310cb_Microphone_SetMode+0x22>
    5324:	ae 9a       	sbi	0x15, 6	; 21
    5326:	03 c0       	rjmp	.+6      	; 0x532e <mts310cb_Microphone_SetMode+0x28>
	else if (mode == MIC_TONEDETECT)    PORTC &= ~(1 << 6);
    5328:	81 30       	cpi	r24, 0x01	; 1
    532a:	09 f4       	brne	.+2      	; 0x532e <mts310cb_Microphone_SetMode+0x28>
    532c:	ae 98       	cbi	0x15, 6	; 21
}
    532e:	0f 90       	pop	r0
    5330:	cf 91       	pop	r28
    5332:	df 91       	pop	r29
    5334:	08 95       	ret

00005336 <mts310cb_LightSensor_GetCounts>:


// This is a ratiometric value, so use Vcc as reference
unsigned int mts310cb_LightSensor_GetCounts()
{
	CheckIfInitDone();
    5336:	80 91 77 03 	lds	r24, 0x0377
    533a:	88 23       	and	r24, r24
    533c:	11 f4       	brne	.+4      	; 0x5342 <mts310cb_LightSensor_GetCounts+0xc>
    533e:	0e 94 b0 28 	call	0x5160	; 0x5160 <mts310cb_init>
	mts310cb_LightSensor_Power(POWER_ON);
    5342:	81 e0       	ldi	r24, 0x01	; 1
    5344:	0e 94 01 29 	call	0x5202	; 0x5202 <mts310cb_LightSensor_Power>
	return adc_GetChannel(1);
    5348:	81 e0       	ldi	r24, 0x01	; 1
    534a:	0e 94 4a 27 	call	0x4e94	; 0x4e94 <adc_GetChannel>
}
    534e:	08 95       	ret

00005350 <mts310cb_TemperatureSensor_GetCounts>:


// This is a ratiometric value, so use Vcc as reference
unsigned int mts310cb_TemperatureSensor_GetCounts()
{
	CheckIfInitDone();
    5350:	80 91 77 03 	lds	r24, 0x0377
    5354:	88 23       	and	r24, r24
    5356:	11 f4       	brne	.+4      	; 0x535c <mts310cb_TemperatureSensor_GetCounts+0xc>
    5358:	0e 94 b0 28 	call	0x5160	; 0x5160 <mts310cb_init>
	mts310cb_TemperatureSensor_Power(POWER_ON);
    535c:	81 e0       	ldi	r24, 0x01	; 1
    535e:	0e 94 ed 28 	call	0x51da	; 0x51da <mts310cb_TemperatureSensor_Power>
	return adc_GetChannel(1);
    5362:	81 e0       	ldi	r24, 0x01	; 1
    5364:	0e 94 4a 27 	call	0x4e94	; 0x4e94 <adc_GetChannel>
}
    5368:	08 95       	ret

0000536a <mts310cb_Microphone_GetCounts>:



unsigned int mts310cb_Microphone_GetCounts()
{
	CheckIfInitDone();
    536a:	80 91 77 03 	lds	r24, 0x0377
    536e:	88 23       	and	r24, r24
    5370:	11 f4       	brne	.+4      	; 0x5376 <mts310cb_Microphone_GetCounts+0xc>
    5372:	0e 94 b0 28 	call	0x5160	; 0x5160 <mts310cb_init>
	return adc_GetChannel(2);
    5376:	82 e0       	ldi	r24, 0x02	; 2
    5378:	0e 94 4a 27 	call	0x4e94	; 0x4e94 <adc_GetChannel>
}
    537c:	08 95       	ret

0000537e <mts310cb_Accelerometer_x_GetCounts>:



unsigned int mts310cb_Accelerometer_x_GetCounts()
{
	CheckIfInitDone();
    537e:	80 91 77 03 	lds	r24, 0x0377
    5382:	88 23       	and	r24, r24
    5384:	11 f4       	brne	.+4      	; 0x538a <mts310cb_Accelerometer_x_GetCounts+0xc>
    5386:	0e 94 b0 28 	call	0x5160	; 0x5160 <mts310cb_init>
	return adc_GetChannel(3);
    538a:	83 e0       	ldi	r24, 0x03	; 3
    538c:	0e 94 4a 27 	call	0x4e94	; 0x4e94 <adc_GetChannel>
}
    5390:	08 95       	ret

00005392 <mts310cb_Accelerometer_y_GetCounts>:



unsigned int mts310cb_Accelerometer_y_GetCounts()
{
	CheckIfInitDone();
    5392:	80 91 77 03 	lds	r24, 0x0377
    5396:	88 23       	and	r24, r24
    5398:	11 f4       	brne	.+4      	; 0x539e <mts310cb_Accelerometer_y_GetCounts+0xc>
    539a:	0e 94 b0 28 	call	0x5160	; 0x5160 <mts310cb_init>
	return adc_GetChannel(4);
    539e:	84 e0       	ldi	r24, 0x04	; 4
    53a0:	0e 94 4a 27 	call	0x4e94	; 0x4e94 <adc_GetChannel>
}
    53a4:	08 95       	ret

000053a6 <mts310cb_Magnetometer_x_GetCounts>:



unsigned int mts310cb_Magnetometer_x_GetCounts()
{
	CheckIfInitDone();
    53a6:	80 91 77 03 	lds	r24, 0x0377
    53aa:	88 23       	and	r24, r24
    53ac:	11 f4       	brne	.+4      	; 0x53b2 <mts310cb_Magnetometer_x_GetCounts+0xc>
    53ae:	0e 94 b0 28 	call	0x5160	; 0x5160 <mts310cb_init>
	return adc_GetChannel(5);
    53b2:	85 e0       	ldi	r24, 0x05	; 5
    53b4:	0e 94 4a 27 	call	0x4e94	; 0x4e94 <adc_GetChannel>
}
    53b8:	08 95       	ret

000053ba <mts310cb_Magnetometer_y_GetCounts>:



unsigned int mts310cb_Magnetometer_y_GetCounts()
{
	CheckIfInitDone();
    53ba:	80 91 77 03 	lds	r24, 0x0377
    53be:	88 23       	and	r24, r24
    53c0:	11 f4       	brne	.+4      	; 0x53c6 <mts310cb_Magnetometer_y_GetCounts+0xc>
    53c2:	0e 94 b0 28 	call	0x5160	; 0x5160 <mts310cb_init>
	return adc_GetChannel(6);
    53c6:	86 e0       	ldi	r24, 0x06	; 6
    53c8:	0e 94 4a 27 	call	0x4e94	; 0x4e94 <adc_GetChannel>
}
    53cc:	08 95       	ret

000053ce <Maxim_1Wire_ResetPulse>:
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
    53ce:	89 e9       	ldi	r24, 0x99	; 153
    53d0:	93 e0       	ldi	r25, 0x03	; 3
    53d2:	01 97       	sbiw	r24, 0x01	; 1
    53d4:	f1 f7       	brne	.-4      	; 0x53d2 <Maxim_1Wire_ResetPulse+0x4>
    53d6:	00 c0       	rjmp	.+0      	; 0x53d8 <Maxim_1Wire_ResetPulse+0xa>
// Returns 0 if slave is present, else -1
inline signed char Maxim_1Wire_ResetPulse(void)
{
    unsigned char delaytime = 0;
    _delay_us(500);
    DataPin_DriveLow;
    53d8:	dc 98       	cbi	0x1b, 4	; 27
    53da:	d4 9a       	sbi	0x1a, 4	; 26
    53dc:	89 e9       	ldi	r24, 0x99	; 153
    53de:	93 e0       	ldi	r25, 0x03	; 3
    53e0:	01 97       	sbiw	r24, 0x01	; 1
    53e2:	f1 f7       	brne	.-4      	; 0x53e0 <Maxim_1Wire_ResetPulse+0x12>
    53e4:	00 c0       	rjmp	.+0      	; 0x53e6 <Maxim_1Wire_ResetPulse+0x18>
    _delay_us(500);   // datasheet value: 480 s
    DataPin_PullUp;
    53e6:	d4 98       	cbi	0x1a, 4	; 26
    53e8:	dc 9a       	sbi	0x1b, 4	; 27

    // Wait for data line to go high
    while (DataPin_State == 0);
    53ea:	cc 9b       	sbis	0x19, 4	; 25
    53ec:	fe cf       	rjmp	.-4      	; 0x53ea <Maxim_1Wire_ResetPulse+0x1c>
    53ee:	80 e0       	ldi	r24, 0x00	; 0
    53f0:	07 c0       	rjmp	.+14     	; 0x5400 <Maxim_1Wire_ResetPulse+0x32>
    53f2:	91 e3       	ldi	r25, 0x31	; 49
    53f4:	9a 95       	dec	r25
    53f6:	f1 f7       	brne	.-4      	; 0x53f4 <Maxim_1Wire_ResetPulse+0x26>
    53f8:	00 00       	nop

    // Wait for presence pulse
    while (DataPin_State == 1)
    {
        _delay_us(20);
        delaytime ++;
    53fa:	8f 5f       	subi	r24, 0xFF	; 255
        if (delaytime > 30) return -1;  // Timeout 600 s: no presence pulse detected
    53fc:	8f 31       	cpi	r24, 0x1F	; 31
    53fe:	49 f0       	breq	.+18     	; 0x5412 <Maxim_1Wire_ResetPulse+0x44>

    // Wait for data line to go high
    while (DataPin_State == 0);

    // Wait for presence pulse
    while (DataPin_State == 1)
    5400:	cc 99       	sbic	0x19, 4	; 25
    5402:	f7 cf       	rjmp	.-18     	; 0x53f2 <Maxim_1Wire_ResetPulse+0x24>
    5404:	89 e9       	ldi	r24, 0x99	; 153
    5406:	93 e0       	ldi	r25, 0x03	; 3
    5408:	01 97       	sbiw	r24, 0x01	; 1
    540a:	f1 f7       	brne	.-4      	; 0x5408 <Maxim_1Wire_ResetPulse+0x3a>
    540c:	00 c0       	rjmp	.+0      	; 0x540e <Maxim_1Wire_ResetPulse+0x40>
    }

    // Presence pulse detected, wait until bus is free
    _delay_us(500);   // Datasheet: Trsth

    return 0;
    540e:	80 e0       	ldi	r24, 0x00	; 0
    5410:	08 95       	ret
    // Wait for presence pulse
    while (DataPin_State == 1)
    {
        _delay_us(20);
        delaytime ++;
        if (delaytime > 30) return -1;  // Timeout 600 s: no presence pulse detected
    5412:	8f ef       	ldi	r24, 0xFF	; 255

    // Presence pulse detected, wait until bus is free
    _delay_us(500);   // Datasheet: Trsth

    return 0;
}
    5414:	08 95       	ret

00005416 <Maxim_1Wire_WriteBit>:
// Write will take a 100 s time slot and write one or zero
// Wrtie One will pull low for 10 s
// Write Zero will pull down for 80 s
inline void Maxim_1Wire_WriteBit(unsigned char databit)
{
   if (databit == 0) // Write Zero
    5416:	88 23       	and	r24, r24
    5418:	61 f4       	brne	.+24     	; 0x5432 <Maxim_1Wire_WriteBit+0x1c>
   {
      DataPin_DriveLow;
    541a:	dc 98       	cbi	0x1b, 4	; 27
    541c:	d4 9a       	sbi	0x1a, 4	; 26
    541e:	84 ec       	ldi	r24, 0xC4	; 196
    5420:	8a 95       	dec	r24
    5422:	f1 f7       	brne	.-4      	; 0x5420 <Maxim_1Wire_WriteBit+0xa>
    5424:	00 c0       	rjmp	.+0      	; 0x5426 <Maxim_1Wire_WriteBit+0x10>
      _delay_us(80);    //80
      DataPin_PullUp;
    5426:	d4 98       	cbi	0x1a, 4	; 26
    5428:	dc 9a       	sbi	0x1b, 4	; 27
    542a:	81 e3       	ldi	r24, 0x31	; 49
    542c:	8a 95       	dec	r24
    542e:	f1 f7       	brne	.-4      	; 0x542c <Maxim_1Wire_WriteBit+0x16>
    5430:	0b c0       	rjmp	.+22     	; 0x5448 <Maxim_1Wire_WriteBit+0x32>
      _delay_us(20);    //20
   }
   else              // Write One
   {
      DataPin_DriveLow;
    5432:	dc 98       	cbi	0x1b, 4	; 27
    5434:	d4 9a       	sbi	0x1a, 4	; 26
    5436:	88 e1       	ldi	r24, 0x18	; 24
    5438:	8a 95       	dec	r24
    543a:	f1 f7       	brne	.-4      	; 0x5438 <Maxim_1Wire_WriteBit+0x22>
    543c:	00 c0       	rjmp	.+0      	; 0x543e <Maxim_1Wire_WriteBit+0x28>
      _delay_us(10);    //10
      DataPin_PullUp;
    543e:	d4 98       	cbi	0x1a, 4	; 26
    5440:	dc 9a       	sbi	0x1b, 4	; 27
    5442:	8d ed       	ldi	r24, 0xDD	; 221
    5444:	8a 95       	dec	r24
    5446:	f1 f7       	brne	.-4      	; 0x5444 <Maxim_1Wire_WriteBit+0x2e>
    5448:	00 00       	nop
    544a:	08 95       	ret

0000544c <Maxim_1Wire_ReadBit>:
// Reads a bit
inline unsigned char Maxim_1Wire_ReadBit(void)
{
   unsigned char bit;

   DataPin_DriveLow;
    544c:	dc 98       	cbi	0x1b, 4	; 27
    544e:	d4 9a       	sbi	0x1a, 4	; 26
    5450:	82 e0       	ldi	r24, 0x02	; 2
    5452:	8a 95       	dec	r24
    5454:	f1 f7       	brne	.-4      	; 0x5452 <Maxim_1Wire_ReadBit+0x6>
    5456:	00 c0       	rjmp	.+0      	; 0x5458 <Maxim_1Wire_ReadBit+0xc>
   _delay_us(1);    //1
   DataPin_PullUp;
    5458:	d4 98       	cbi	0x1a, 4	; 26
    545a:	dc 9a       	sbi	0x1b, 4	; 27
    545c:	96 e1       	ldi	r25, 0x16	; 22
    545e:	9a 95       	dec	r25
    5460:	f1 f7       	brne	.-4      	; 0x545e <Maxim_1Wire_ReadBit+0x12>
    5462:	00 00       	nop
   _delay_us(9);   //9
   bit = DataPin_State;
    5464:	89 b3       	in	r24, 0x19	; 25
    5466:	94 ec       	ldi	r25, 0xC4	; 196
    5468:	9a 95       	dec	r25
    546a:	f1 f7       	brne	.-4      	; 0x5468 <Maxim_1Wire_ReadBit+0x1c>
    546c:	00 c0       	rjmp	.+0      	; 0x546e <Maxim_1Wire_ReadBit+0x22>
    546e:	90 e0       	ldi	r25, 0x00	; 0
    5470:	80 71       	andi	r24, 0x10	; 16
    5472:	90 70       	andi	r25, 0x00	; 0
    5474:	24 e0       	ldi	r18, 0x04	; 4
    5476:	95 95       	asr	r25
    5478:	87 95       	ror	r24
    547a:	2a 95       	dec	r18
    547c:	e1 f7       	brne	.-8      	; 0x5476 <Maxim_1Wire_ReadBit+0x2a>
   _delay_us(80);   //80

   return bit;
}
    547e:	08 95       	ret

00005480 <Maxim_1Wire_WriteByte>:


inline void Maxim_1Wire_WriteByte(unsigned char data)
{
    5480:	ff 92       	push	r15
    5482:	0f 93       	push	r16
    5484:	1f 93       	push	r17
    5486:	cf 93       	push	r28
    5488:	df 93       	push	r29
    548a:	f8 2e       	mov	r15, r24
    548c:	c0 e0       	ldi	r28, 0x00	; 0
    548e:	d0 e0       	ldi	r29, 0x00	; 0
   // Data order is lsb first
   unsigned char currentBit;

   for (currentBit = 0; currentBit < 8; currentBit++)
   {
      Maxim_1Wire_WriteBit(data & (1 << currentBit));
    5490:	01 e0       	ldi	r16, 0x01	; 1
    5492:	10 e0       	ldi	r17, 0x00	; 0
    5494:	98 01       	movw	r18, r16
    5496:	0c 2e       	mov	r0, r28
    5498:	02 c0       	rjmp	.+4      	; 0x549e <Maxim_1Wire_WriteByte+0x1e>
    549a:	22 0f       	add	r18, r18
    549c:	33 1f       	adc	r19, r19
    549e:	0a 94       	dec	r0
    54a0:	e2 f7       	brpl	.-8      	; 0x549a <Maxim_1Wire_WriteByte+0x1a>
    54a2:	8f 2d       	mov	r24, r15
    54a4:	82 23       	and	r24, r18
    54a6:	0e 94 0b 2a 	call	0x5416	; 0x5416 <Maxim_1Wire_WriteBit>
    54aa:	21 96       	adiw	r28, 0x01	; 1
inline void Maxim_1Wire_WriteByte(unsigned char data)
{
   // Data order is lsb first
   unsigned char currentBit;

   for (currentBit = 0; currentBit < 8; currentBit++)
    54ac:	c8 30       	cpi	r28, 0x08	; 8
    54ae:	d1 05       	cpc	r29, r1
    54b0:	89 f7       	brne	.-30     	; 0x5494 <Maxim_1Wire_WriteByte+0x14>
   {
      Maxim_1Wire_WriteBit(data & (1 << currentBit));
   }
}
    54b2:	df 91       	pop	r29
    54b4:	cf 91       	pop	r28
    54b6:	1f 91       	pop	r17
    54b8:	0f 91       	pop	r16
    54ba:	ff 90       	pop	r15
    54bc:	08 95       	ret

000054be <Maxim_1Wire_ReadByte>:


inline unsigned char Maxim_1Wire_ReadByte(void)
{
    54be:	1f 93       	push	r17
    54c0:	cf 93       	push	r28
    54c2:	df 93       	push	r29
    54c4:	c0 e0       	ldi	r28, 0x00	; 0
    54c6:	d0 e0       	ldi	r29, 0x00	; 0
   // Data order is lsb first
   unsigned char data = 0;
    54c8:	10 e0       	ldi	r17, 0x00	; 0
   unsigned char currentBit;

   for (currentBit = 0; currentBit < 8; currentBit++)
   {
      data |= (Maxim_1Wire_ReadBit() << currentBit);
    54ca:	0e 94 26 2a 	call	0x544c	; 0x544c <Maxim_1Wire_ReadBit>
    54ce:	28 2f       	mov	r18, r24
    54d0:	30 e0       	ldi	r19, 0x00	; 0
    54d2:	0c 2e       	mov	r0, r28
    54d4:	02 c0       	rjmp	.+4      	; 0x54da <Maxim_1Wire_ReadByte+0x1c>
    54d6:	22 0f       	add	r18, r18
    54d8:	33 1f       	adc	r19, r19
    54da:	0a 94       	dec	r0
    54dc:	e2 f7       	brpl	.-8      	; 0x54d6 <Maxim_1Wire_ReadByte+0x18>
    54de:	12 2b       	or	r17, r18
    54e0:	21 96       	adiw	r28, 0x01	; 1
{
   // Data order is lsb first
   unsigned char data = 0;
   unsigned char currentBit;

   for (currentBit = 0; currentBit < 8; currentBit++)
    54e2:	c8 30       	cpi	r28, 0x08	; 8
    54e4:	d1 05       	cpc	r29, r1
    54e6:	89 f7       	brne	.-30     	; 0x54ca <Maxim_1Wire_ReadByte+0xc>
   {
      data |= (Maxim_1Wire_ReadBit() << currentBit);
   }

   return data;
}
    54e8:	81 2f       	mov	r24, r17
    54ea:	df 91       	pop	r29
    54ec:	cf 91       	pop	r28
    54ee:	1f 91       	pop	r17
    54f0:	08 95       	ret

000054f2 <Maxim_1Wire_CommandReadRom>:



inline void Maxim_1Wire_CommandReadRom(void)
{
   Maxim_1Wire_WriteByte(0x0f);
    54f2:	8f e0       	ldi	r24, 0x0F	; 15
    54f4:	0e 94 40 2a 	call	0x5480	; 0x5480 <Maxim_1Wire_WriteByte>
}
    54f8:	08 95       	ret

000054fa <DS2401_init>:



inline void DS2401_init(void)
{
    SFIOR &= ~(1 << PUD);
    54fa:	80 b5       	in	r24, 0x20	; 32
    54fc:	8b 7f       	andi	r24, 0xFB	; 251
    54fe:	80 bd       	out	0x20, r24	; 32
    DataPin_PullUp;
    5500:	d4 98       	cbi	0x1a, 4	; 26
    5502:	dc 9a       	sbi	0x1b, 4	; 27
    5504:	86 ef       	ldi	r24, 0xF6	; 246
    5506:	8a 95       	dec	r24
    5508:	f1 f7       	brne	.-4      	; 0x5506 <DS2401_init+0xc>
    _delay_us(100);   // One time slot for powerup
}
    550a:	08 95       	ret

0000550c <DS2401_getSerialNumber>:


// Reads the 32 bit world wide unique serial number
// valid is set to 0 in case of success, -2 in case of family code mismatch, -1 in case of CRC error (tdb)
inline uint32_t DS2401_getSerialNumber(int8_t *valid) {
    550c:	ef 92       	push	r14
    550e:	ff 92       	push	r15
    5510:	0f 93       	push	r16
    5512:	1f 93       	push	r17
    5514:	df 93       	push	r29
    5516:	cf 93       	push	r28
    5518:	00 d0       	rcall	.+0      	; 0x551a <DS2401_getSerialNumber+0xe>
    551a:	00 d0       	rcall	.+0      	; 0x551c <DS2401_getSerialNumber+0x10>
    551c:	cd b7       	in	r28, 0x3d	; 61
    551e:	de b7       	in	r29, 0x3e	; 62
    5520:	7c 01       	movw	r14, r24
    uint32_t serialNumber = 0;
    5522:	19 82       	std	Y+1, r1	; 0x01
    5524:	1a 82       	std	Y+2, r1	; 0x02
    5526:	1b 82       	std	Y+3, r1	; 0x03
    5528:	1c 82       	std	Y+4, r1	; 0x04
    uint8_t byte;
    signed char returnVal;
    returnVal = Maxim_1Wire_ResetPulse();
    552a:	0e 94 e7 29 	call	0x53ce	; 0x53ce <Maxim_1Wire_ResetPulse>
    if (returnVal != 0) return returnVal;
    552e:	88 23       	and	r24, r24
    5530:	39 f0       	breq	.+14     	; 0x5540 <DS2401_getSerialNumber+0x34>
    5532:	28 2f       	mov	r18, r24
    5534:	33 27       	eor	r19, r19
    5536:	27 fd       	sbrc	r18, 7
    5538:	30 95       	com	r19
    553a:	43 2f       	mov	r20, r19
    553c:	53 2f       	mov	r21, r19
    553e:	27 c0       	rjmp	.+78     	; 0x558e <DS2401_getSerialNumber+0x82>
    Maxim_1Wire_CommandReadRom();
    5540:	0e 94 79 2a 	call	0x54f2	; 0x54f2 <Maxim_1Wire_CommandReadRom>
    if (Maxim_1Wire_ReadByte() != 0x01) *valid = -2;      //  Read device code
    5544:	0e 94 5f 2a 	call	0x54be	; 0x54be <Maxim_1Wire_ReadByte>
    5548:	81 30       	cpi	r24, 0x01	; 1
    554a:	19 f0       	breq	.+6      	; 0x5552 <DS2401_getSerialNumber+0x46>
    554c:	8e ef       	ldi	r24, 0xFE	; 254
    554e:	f7 01       	movw	r30, r14
    5550:	80 83       	st	Z, r24

    *(uint8_t*)&serialNumber = Maxim_1Wire_ReadByte();          //  Read ID Byte 0 - last significant
    5552:	8e 01       	movw	r16, r28
    5554:	0f 5f       	subi	r16, 0xFF	; 255
    5556:	1f 4f       	sbci	r17, 0xFF	; 255
    5558:	0e 94 5f 2a 	call	0x54be	; 0x54be <Maxim_1Wire_ReadByte>
    555c:	89 83       	std	Y+1, r24	; 0x01

    *((uint8_t*)&serialNumber + 1) = Maxim_1Wire_ReadByte();    //  Read ID Byte 1
    555e:	0e 94 5f 2a 	call	0x54be	; 0x54be <Maxim_1Wire_ReadByte>
    5562:	f8 01       	movw	r30, r16
    5564:	81 83       	std	Z+1, r24	; 0x01

    *((uint8_t*)&serialNumber + 2) = Maxim_1Wire_ReadByte();    //  Read ID Byte 2
    5566:	0e 94 5f 2a 	call	0x54be	; 0x54be <Maxim_1Wire_ReadByte>
    556a:	f8 01       	movw	r30, r16
    556c:	82 83       	std	Z+2, r24	; 0x02

    *((uint8_t*)&serialNumber + 3) = Maxim_1Wire_ReadByte();    //  Read ID Byte 3
    556e:	0e 94 5f 2a 	call	0x54be	; 0x54be <Maxim_1Wire_ReadByte>
    5572:	f8 01       	movw	r30, r16
    5574:	83 83       	std	Z+3, r24	; 0x03

    Maxim_1Wire_ReadByte();                                     //  Read ID Byte 4 = 0
    5576:	0e 94 5f 2a 	call	0x54be	; 0x54be <Maxim_1Wire_ReadByte>
    Maxim_1Wire_ReadByte();                                     //  Read ID Byte 5 = 0 - most significant
    557a:	0e 94 5f 2a 	call	0x54be	; 0x54be <Maxim_1Wire_ReadByte>
    Maxim_1Wire_ReadByte();                                     //  Read CRC, tbd.
    557e:	0e 94 5f 2a 	call	0x54be	; 0x54be <Maxim_1Wire_ReadByte>
    *valid = 0;
    5582:	f7 01       	movw	r30, r14
    5584:	10 82       	st	Z, r1
    return serialNumber;
    5586:	29 81       	ldd	r18, Y+1	; 0x01
    5588:	3a 81       	ldd	r19, Y+2	; 0x02
    558a:	4b 81       	ldd	r20, Y+3	; 0x03
    558c:	5c 81       	ldd	r21, Y+4	; 0x04
}
    558e:	b9 01       	movw	r22, r18
    5590:	ca 01       	movw	r24, r20
    5592:	0f 90       	pop	r0
    5594:	0f 90       	pop	r0
    5596:	0f 90       	pop	r0
    5598:	0f 90       	pop	r0
    559a:	cf 91       	pop	r28
    559c:	df 91       	pop	r29
    559e:	1f 91       	pop	r17
    55a0:	0f 91       	pop	r16
    55a2:	ff 90       	pop	r15
    55a4:	ef 90       	pop	r14
    55a6:	08 95       	ret

000055a8 <DOGM128_6_usart1_sendByte>:
	garb = UDR1;
	DisCShigh;
*/


	DisCSlow;
    55a8:	aa 98       	cbi	0x15, 2	; 21
	DisSCLlow;
    55aa:	95 98       	cbi	0x12, 5	; 18
	if (ch & 0x80) DisSOhigh; else DisSOlow;
    55ac:	87 ff       	sbrs	r24, 7
    55ae:	02 c0       	rjmp	.+4      	; 0x55b4 <DOGM128_6_usart1_sendByte+0xc>
    55b0:	93 9a       	sbi	0x12, 3	; 18
    55b2:	01 c0       	rjmp	.+2      	; 0x55b6 <DOGM128_6_usart1_sendByte+0xe>
    55b4:	93 98       	cbi	0x12, 3	; 18
	DisSCLhigh;
    55b6:	95 9a       	sbi	0x12, 5	; 18
	DisSCLlow;
    55b8:	95 98       	cbi	0x12, 5	; 18
	if (ch & 0x40) DisSOhigh; else DisSOlow;
    55ba:	86 ff       	sbrs	r24, 6
    55bc:	02 c0       	rjmp	.+4      	; 0x55c2 <DOGM128_6_usart1_sendByte+0x1a>
    55be:	93 9a       	sbi	0x12, 3	; 18
    55c0:	01 c0       	rjmp	.+2      	; 0x55c4 <DOGM128_6_usart1_sendByte+0x1c>
    55c2:	93 98       	cbi	0x12, 3	; 18
	DisSCLhigh;
    55c4:	95 9a       	sbi	0x12, 5	; 18
	DisSCLlow;
    55c6:	95 98       	cbi	0x12, 5	; 18
	if (ch & 0x20) DisSOhigh; else DisSOlow;
    55c8:	85 ff       	sbrs	r24, 5
    55ca:	02 c0       	rjmp	.+4      	; 0x55d0 <DOGM128_6_usart1_sendByte+0x28>
    55cc:	93 9a       	sbi	0x12, 3	; 18
    55ce:	01 c0       	rjmp	.+2      	; 0x55d2 <DOGM128_6_usart1_sendByte+0x2a>
    55d0:	93 98       	cbi	0x12, 3	; 18
	DisSCLhigh;
    55d2:	95 9a       	sbi	0x12, 5	; 18
	DisSCLlow;
    55d4:	95 98       	cbi	0x12, 5	; 18
	if (ch & 0x10) DisSOhigh; else DisSOlow;
    55d6:	84 ff       	sbrs	r24, 4
    55d8:	02 c0       	rjmp	.+4      	; 0x55de <DOGM128_6_usart1_sendByte+0x36>
    55da:	93 9a       	sbi	0x12, 3	; 18
    55dc:	01 c0       	rjmp	.+2      	; 0x55e0 <DOGM128_6_usart1_sendByte+0x38>
    55de:	93 98       	cbi	0x12, 3	; 18
	DisSCLhigh;
    55e0:	95 9a       	sbi	0x12, 5	; 18
	DisSCLlow;
    55e2:	95 98       	cbi	0x12, 5	; 18
	if (ch & 0x08) DisSOhigh; else DisSOlow;
    55e4:	83 ff       	sbrs	r24, 3
    55e6:	02 c0       	rjmp	.+4      	; 0x55ec <DOGM128_6_usart1_sendByte+0x44>
    55e8:	93 9a       	sbi	0x12, 3	; 18
    55ea:	01 c0       	rjmp	.+2      	; 0x55ee <DOGM128_6_usart1_sendByte+0x46>
    55ec:	93 98       	cbi	0x12, 3	; 18
	DisSCLhigh;
    55ee:	95 9a       	sbi	0x12, 5	; 18
	DisSCLlow;
    55f0:	95 98       	cbi	0x12, 5	; 18
	if (ch & 0x04) DisSOhigh; else DisSOlow;
    55f2:	82 ff       	sbrs	r24, 2
    55f4:	02 c0       	rjmp	.+4      	; 0x55fa <DOGM128_6_usart1_sendByte+0x52>
    55f6:	93 9a       	sbi	0x12, 3	; 18
    55f8:	01 c0       	rjmp	.+2      	; 0x55fc <DOGM128_6_usart1_sendByte+0x54>
    55fa:	93 98       	cbi	0x12, 3	; 18
	DisSCLhigh;
    55fc:	95 9a       	sbi	0x12, 5	; 18
	DisSCLlow;
    55fe:	95 98       	cbi	0x12, 5	; 18
	if (ch & 0x02) DisSOhigh; else DisSOlow;
    5600:	81 ff       	sbrs	r24, 1
    5602:	02 c0       	rjmp	.+4      	; 0x5608 <DOGM128_6_usart1_sendByte+0x60>
    5604:	93 9a       	sbi	0x12, 3	; 18
    5606:	01 c0       	rjmp	.+2      	; 0x560a <DOGM128_6_usart1_sendByte+0x62>
    5608:	93 98       	cbi	0x12, 3	; 18
	DisSCLhigh;
    560a:	95 9a       	sbi	0x12, 5	; 18
	DisSCLlow;
    560c:	95 98       	cbi	0x12, 5	; 18
	if (ch & 0x01) DisSOhigh; else DisSOlow;
    560e:	80 ff       	sbrs	r24, 0
    5610:	02 c0       	rjmp	.+4      	; 0x5616 <DOGM128_6_usart1_sendByte+0x6e>
    5612:	93 9a       	sbi	0x12, 3	; 18
    5614:	01 c0       	rjmp	.+2      	; 0x5618 <DOGM128_6_usart1_sendByte+0x70>
    5616:	93 98       	cbi	0x12, 3	; 18
	DisSCLhigh;
    5618:	95 9a       	sbi	0x12, 5	; 18
	DisSCLhigh;	//short delay (repeating the last command)
    561a:	95 9a       	sbi	0x12, 5	; 18

	DisCShigh;
    561c:	aa 9a       	sbi	0x15, 2	; 21
}
    561e:	08 95       	ret

00005620 <DOGM128_6_clear_display>:



void DOGM128_6_clear_display(void)
{
    5620:	df 93       	push	r29
    5622:	cf 93       	push	r28
    5624:	00 d0       	rcall	.+0      	; 0x5626 <DOGM128_6_clear_display+0x6>
    5626:	0f 92       	push	r0
    5628:	cd b7       	in	r28, 0x3d	; 61
    562a:	de b7       	in	r29, 0x3e	; 62
  volatile int i;
  volatile char j;

  DisA0high;
    562c:	a8 9a       	sbi	0x15, 0	; 21

  for(j=0; j<8; j++)
    562e:	19 82       	std	Y+1, r1	; 0x01
    5630:	1f c0       	rjmp	.+62     	; 0x5670 <DOGM128_6_clear_display+0x50>
  {
	DisA0low;
    5632:	a8 98       	cbi	0x15, 0	; 21
    DOGM128_6_usart1_sendByte(0xB0 + j);						//Set Page Address
    5634:	89 81       	ldd	r24, Y+1	; 0x01
    5636:	80 55       	subi	r24, 0x50	; 80
    5638:	0e 94 d4 2a 	call	0x55a8	; 0x55a8 <DOGM128_6_usart1_sendByte>
    DOGM128_6_usart1_sendByte(0x10);							//Set Column Address upper nibble to 0
    563c:	80 e1       	ldi	r24, 0x10	; 16
    563e:	0e 94 d4 2a 	call	0x55a8	; 0x55a8 <DOGM128_6_usart1_sendByte>
    DOGM128_6_usart1_sendByte(0x00);							//Set Column Address lower nibble to 0
    5642:	80 e0       	ldi	r24, 0x00	; 0
    5644:	0e 94 d4 2a 	call	0x55a8	; 0x55a8 <DOGM128_6_usart1_sendByte>
    DisA0high;
    5648:	a8 9a       	sbi	0x15, 0	; 21

    for(i=0; i<128; i++)
    564a:	1b 82       	std	Y+3, r1	; 0x03
    564c:	1a 82       	std	Y+2, r1	; 0x02
    564e:	08 c0       	rjmp	.+16     	; 0x5660 <DOGM128_6_clear_display+0x40>
    {
      DOGM128_6_usart1_sendByte(0x00);							//Write white bytes to the display
    5650:	80 e0       	ldi	r24, 0x00	; 0
    5652:	0e 94 d4 2a 	call	0x55a8	; 0x55a8 <DOGM128_6_usart1_sendByte>
    DOGM128_6_usart1_sendByte(0xB0 + j);						//Set Page Address
    DOGM128_6_usart1_sendByte(0x10);							//Set Column Address upper nibble to 0
    DOGM128_6_usart1_sendByte(0x00);							//Set Column Address lower nibble to 0
    DisA0high;

    for(i=0; i<128; i++)
    5656:	8a 81       	ldd	r24, Y+2	; 0x02
    5658:	9b 81       	ldd	r25, Y+3	; 0x03
    565a:	01 96       	adiw	r24, 0x01	; 1
    565c:	9b 83       	std	Y+3, r25	; 0x03
    565e:	8a 83       	std	Y+2, r24	; 0x02
    5660:	8a 81       	ldd	r24, Y+2	; 0x02
    5662:	9b 81       	ldd	r25, Y+3	; 0x03
    5664:	80 38       	cpi	r24, 0x80	; 128
    5666:	91 05       	cpc	r25, r1
    5668:	9c f3       	brlt	.-26     	; 0x5650 <DOGM128_6_clear_display+0x30>
  volatile int i;
  volatile char j;

  DisA0high;

  for(j=0; j<8; j++)
    566a:	89 81       	ldd	r24, Y+1	; 0x01
    566c:	8f 5f       	subi	r24, 0xFF	; 255
    566e:	89 83       	std	Y+1, r24	; 0x01
    5670:	89 81       	ldd	r24, Y+1	; 0x01
    5672:	88 30       	cpi	r24, 0x08	; 8
    5674:	f0 f2       	brcs	.-68     	; 0x5632 <DOGM128_6_clear_display+0x12>
    for(i=0; i<128; i++)
    {
      DOGM128_6_usart1_sendByte(0x00);							//Write white bytes to the display
    }
  }
}
    5676:	0f 90       	pop	r0
    5678:	0f 90       	pop	r0
    567a:	0f 90       	pop	r0
    567c:	cf 91       	pop	r28
    567e:	df 91       	pop	r29
    5680:	08 95       	ret

00005682 <DOGM128_6_display_init>:


void DOGM128_6_display_init(void)
{

  	PORTB &= b11101111;		//LED backlight at Port B4
    5682:	c4 98       	cbi	0x18, 4	; 24
  	DDRB  |= b00010000;
    5684:	bc 9a       	sbi	0x17, 4	; 23

  	PORTC |= b00000111;		//A0, Chip select and Reset at Port C0..C2
    5686:	85 b3       	in	r24, 0x15	; 21
    5688:	87 60       	ori	r24, 0x07	; 7
    568a:	85 bb       	out	0x15, r24	; 21
  	DDRC  |= b00000111;
    568c:	84 b3       	in	r24, 0x14	; 20
    568e:	87 60       	ori	r24, 0x07	; 7
    5690:	84 bb       	out	0x14, r24	; 20

  	DDRD  |= b00101000;		//PD5 is XCK output, PD3 is serial data output
    5692:	81 b3       	in	r24, 0x11	; 17
    5694:	88 62       	ori	r24, 0x28	; 40
    5696:	81 bb       	out	0x11, r24	; 17
  	PORTD |= b00001000;
    5698:	93 9a       	sbi	0x12, 3	; 18

	PORTC = b01111000;		//enable pullups for push-buttons
    569a:	88 e7       	ldi	r24, 0x78	; 120
    569c:	85 bb       	out	0x15, r24	; 21
	DDRC &= b10000111;		//pins to push-buttons are inputs
    569e:	84 b3       	in	r24, 0x14	; 20
    56a0:	87 78       	andi	r24, 0x87	; 135
    56a2:	84 bb       	out	0x14, r24	; 20

//usart doesn't work, so we use an SPI in software
//	usart1_init();

  	DisA0low;
    56a4:	a8 98       	cbi	0x15, 0	; 21

  	DisRESETlow;
    56a6:	a9 98       	cbi	0x15, 1	; 21
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
    56a8:	8f ef       	ldi	r24, 0xFF	; 255
    56aa:	9f e3       	ldi	r25, 0x3F	; 63
    56ac:	a2 e0       	ldi	r26, 0x02	; 2
    56ae:	81 50       	subi	r24, 0x01	; 1
    56b0:	90 40       	sbci	r25, 0x00	; 0
    56b2:	a0 40       	sbci	r26, 0x00	; 0
    56b4:	e1 f7       	brne	.-8      	; 0x56ae <DOGM128_6_display_init+0x2c>
    56b6:	00 c0       	rjmp	.+0      	; 0x56b8 <DOGM128_6_display_init+0x36>
    56b8:	00 00       	nop
  	_delay_ms(100);
  	DisRESEThigh;
    56ba:	a9 9a       	sbi	0x15, 1	; 21
    56bc:	8f ef       	ldi	r24, 0xFF	; 255
    56be:	9f e3       	ldi	r25, 0x3F	; 63
    56c0:	a2 e0       	ldi	r26, 0x02	; 2
    56c2:	81 50       	subi	r24, 0x01	; 1
    56c4:	90 40       	sbci	r25, 0x00	; 0
    56c6:	a0 40       	sbci	r26, 0x00	; 0
    56c8:	e1 f7       	brne	.-8      	; 0x56c2 <DOGM128_6_display_init+0x40>
    56ca:	00 c0       	rjmp	.+0      	; 0x56cc <DOGM128_6_display_init+0x4a>
    56cc:	00 00       	nop
  	_delay_ms(100);

  	DOGM128_6_usart1_sendByte (0x40);
    56ce:	80 e4       	ldi	r24, 0x40	; 64
    56d0:	0e 94 d4 2a 	call	0x55a8	; 0x55a8 <DOGM128_6_usart1_sendByte>
  	DOGM128_6_usart1_sendByte (0xA1);
    56d4:	81 ea       	ldi	r24, 0xA1	; 161
    56d6:	0e 94 d4 2a 	call	0x55a8	; 0x55a8 <DOGM128_6_usart1_sendByte>
  	DOGM128_6_usart1_sendByte (0xC0);
    56da:	80 ec       	ldi	r24, 0xC0	; 192
    56dc:	0e 94 d4 2a 	call	0x55a8	; 0x55a8 <DOGM128_6_usart1_sendByte>
  	DOGM128_6_usart1_sendByte (0xA6);
    56e0:	86 ea       	ldi	r24, 0xA6	; 166
    56e2:	0e 94 d4 2a 	call	0x55a8	; 0x55a8 <DOGM128_6_usart1_sendByte>
  	DOGM128_6_usart1_sendByte (0xA2);
    56e6:	82 ea       	ldi	r24, 0xA2	; 162
    56e8:	0e 94 d4 2a 	call	0x55a8	; 0x55a8 <DOGM128_6_usart1_sendByte>
  	DOGM128_6_usart1_sendByte (0x2F);
    56ec:	8f e2       	ldi	r24, 0x2F	; 47
    56ee:	0e 94 d4 2a 	call	0x55a8	; 0x55a8 <DOGM128_6_usart1_sendByte>
	DOGM128_6_usart1_sendByte (0xF8);
    56f2:	88 ef       	ldi	r24, 0xF8	; 248
    56f4:	0e 94 d4 2a 	call	0x55a8	; 0x55a8 <DOGM128_6_usart1_sendByte>
	DOGM128_6_usart1_sendByte (0x00);
    56f8:	80 e0       	ldi	r24, 0x00	; 0
    56fa:	0e 94 d4 2a 	call	0x55a8	; 0x55a8 <DOGM128_6_usart1_sendByte>
	DOGM128_6_usart1_sendByte (0x27);
    56fe:	87 e2       	ldi	r24, 0x27	; 39
    5700:	0e 94 d4 2a 	call	0x55a8	; 0x55a8 <DOGM128_6_usart1_sendByte>
	DOGM128_6_usart1_sendByte (0x81);							//Display contrast
    5704:	81 e8       	ldi	r24, 0x81	; 129
    5706:	0e 94 d4 2a 	call	0x55a8	; 0x55a8 <DOGM128_6_usart1_sendByte>
	DOGM128_6_usart1_sendByte (0x10);//was 16
    570a:	80 e1       	ldi	r24, 0x10	; 16
    570c:	0e 94 d4 2a 	call	0x55a8	; 0x55a8 <DOGM128_6_usart1_sendByte>
	DOGM128_6_usart1_sendByte (0xAC);
    5710:	8c ea       	ldi	r24, 0xAC	; 172
    5712:	0e 94 d4 2a 	call	0x55a8	; 0x55a8 <DOGM128_6_usart1_sendByte>
	DOGM128_6_usart1_sendByte (0x00);
    5716:	80 e0       	ldi	r24, 0x00	; 0
    5718:	0e 94 d4 2a 	call	0x55a8	; 0x55a8 <DOGM128_6_usart1_sendByte>
	DOGM128_6_usart1_sendByte (0xAF);
    571c:	8f ea       	ldi	r24, 0xAF	; 175
    571e:	0e 94 d4 2a 	call	0x55a8	; 0x55a8 <DOGM128_6_usart1_sendByte>

	DOGM128_6_clear_display();
    5722:	0e 94 10 2b 	call	0x5620	; 0x5620 <DOGM128_6_clear_display>
}
    5726:	08 95       	ret

00005728 <DOGM128_6_display_backlight>:



void DOGM128_6_display_backlight(type_ON_OFF backlight)
{
	if (backlight == ON) DisBLIGHTon;
    5728:	81 30       	cpi	r24, 0x01	; 1
    572a:	11 f4       	brne	.+4      	; 0x5730 <DOGM128_6_display_backlight+0x8>
    572c:	c4 9a       	sbi	0x18, 4	; 24
    572e:	08 95       	ret
	else DisBLIGHToff;
    5730:	c4 98       	cbi	0x18, 4	; 24
    5732:	08 95       	ret

00005734 <DOGM128_6_LCD_print>:
}



void DOGM128_6_LCD_print(char text[], unsigned char x, unsigned char y)
{
    5734:	ef 92       	push	r14
    5736:	ff 92       	push	r15
    5738:	0f 93       	push	r16
    573a:	1f 93       	push	r17
    573c:	df 93       	push	r29
    573e:	cf 93       	push	r28
    5740:	0f 92       	push	r0
    5742:	cd b7       	in	r28, 0x3d	; 61
    5744:	de b7       	in	r29, 0x3e	; 62
    5746:	08 2f       	mov	r16, r24
    5748:	16 2f       	mov	r17, r22
	int charnumber = 0, pixelcolumn;

	DisA0low;
    574a:	a8 98       	cbi	0x15, 0	; 21

	DOGM128_6_usart1_sendByte (0xB0 + y);					//Set Page Address
    574c:	84 2f       	mov	r24, r20
    574e:	80 55       	subi	r24, 0x50	; 80
    5750:	99 83       	std	Y+1, r25	; 0x01
    5752:	0e 94 d4 2a 	call	0x55a8	; 0x55a8 <DOGM128_6_usart1_sendByte>
	DOGM128_6_usart1_sendByte (0x10 | (x >> 4));		//Set Column Address upper nibble to 0
    5756:	81 2f       	mov	r24, r17
    5758:	82 95       	swap	r24
    575a:	8f 70       	andi	r24, 0x0F	; 15
    575c:	80 61       	ori	r24, 0x10	; 16
    575e:	0e 94 d4 2a 	call	0x55a8	; 0x55a8 <DOGM128_6_usart1_sendByte>
	DOGM128_6_usart1_sendByte (x & 0x0F);					//Set Column Address lower nibble to 0
    5762:	81 2f       	mov	r24, r17
    5764:	8f 70       	andi	r24, 0x0F	; 15
    5766:	0e 94 d4 2a 	call	0x55a8	; 0x55a8 <DOGM128_6_usart1_sendByte>

	DisA0high;
    576a:	a8 9a       	sbi	0x15, 0	; 21
    576c:	99 81       	ldd	r25, Y+1	; 0x01
    576e:	60 2f       	mov	r22, r16
    5770:	79 2f       	mov	r23, r25
    5772:	7b 01       	movw	r14, r22

  	while (text[charnumber])
    5774:	1a c0       	rjmp	.+52     	; 0x57aa <DOGM128_6_LCD_print+0x76>
    5776:	00 e0       	ldi	r16, 0x00	; 0
    5778:	10 e0       	ldi	r17, 0x00	; 0
  	{
    	for (pixelcolumn = 0; pixelcolumn < 5 ; pixelcolumn++)
	  	{
      		DOGM128_6_usart1_sendByte ( pgm_read_byte(&(font5x7 [(unsigned char)text[charnumber]] [pixelcolumn] )) );	//Write to the display
    577a:	d7 01       	movw	r26, r14
    577c:	ec 91       	ld	r30, X
    577e:	b5 e0       	ldi	r27, 0x05	; 5
    5780:	eb 9f       	mul	r30, r27
    5782:	f0 01       	movw	r30, r0
    5784:	11 24       	eor	r1, r1
    5786:	e0 0f       	add	r30, r16
    5788:	f1 1f       	adc	r31, r17
    578a:	e0 57       	subi	r30, 0x70	; 112
    578c:	fc 4f       	sbci	r31, 0xFC	; 252
    578e:	84 91       	lpm	r24, Z+
    5790:	0e 94 d4 2a 	call	0x55a8	; 0x55a8 <DOGM128_6_usart1_sendByte>

	DisA0high;

  	while (text[charnumber])
  	{
    	for (pixelcolumn = 0; pixelcolumn < 5 ; pixelcolumn++)
    5794:	0f 5f       	subi	r16, 0xFF	; 255
    5796:	1f 4f       	sbci	r17, 0xFF	; 255
    5798:	05 30       	cpi	r16, 0x05	; 5
    579a:	11 05       	cpc	r17, r1
    579c:	71 f7       	brne	.-36     	; 0x577a <DOGM128_6_LCD_print+0x46>
	  	{
      		DOGM128_6_usart1_sendByte ( pgm_read_byte(&(font5x7 [(unsigned char)text[charnumber]] [pixelcolumn] )) );	//Write to the display
	  	}
    	DOGM128_6_usart1_sendByte (0x00);														//Write white space pixels between chars to the display
    579e:	80 e0       	ldi	r24, 0x00	; 0
    57a0:	0e 94 d4 2a 	call	0x55a8	; 0x55a8 <DOGM128_6_usart1_sendByte>
    57a4:	08 94       	sec
    57a6:	e1 1c       	adc	r14, r1
    57a8:	f1 1c       	adc	r15, r1
	DOGM128_6_usart1_sendByte (0x10 | (x >> 4));		//Set Column Address upper nibble to 0
	DOGM128_6_usart1_sendByte (x & 0x0F);					//Set Column Address lower nibble to 0

	DisA0high;

  	while (text[charnumber])
    57aa:	f7 01       	movw	r30, r14
    57ac:	80 81       	ld	r24, Z
    57ae:	88 23       	and	r24, r24
    57b0:	11 f7       	brne	.-60     	; 0x5776 <DOGM128_6_LCD_print+0x42>
      		DOGM128_6_usart1_sendByte ( pgm_read_byte(&(font5x7 [(unsigned char)text[charnumber]] [pixelcolumn] )) );	//Write to the display
	  	}
    	DOGM128_6_usart1_sendByte (0x00);														//Write white space pixels between chars to the display
		charnumber++;
  	}
}
    57b2:	0f 90       	pop	r0
    57b4:	cf 91       	pop	r28
    57b6:	df 91       	pop	r29
    57b8:	1f 91       	pop	r17
    57ba:	0f 91       	pop	r16
    57bc:	ff 90       	pop	r15
    57be:	ef 90       	pop	r14
    57c0:	08 95       	ret

000057c2 <USART0_putchar>:
#include <hal.h>

// Interface functions
void USART0_putchar(char data)
{
	putchar(data);
    57c2:	60 91 f3 06 	lds	r22, 0x06F3
    57c6:	70 91 f4 06 	lds	r23, 0x06F4
    57ca:	90 e0       	ldi	r25, 0x00	; 0
    57cc:	0e 94 07 42 	call	0x840e	; 0x840e <fputc>
}
    57d0:	08 95       	ret

000057d2 <USART0_getchar>:



signed int USART0_getchar()
{
	if (nrk_uart_data_ready(NRK_DEFAULT_UART)!=0)
    57d2:	80 e0       	ldi	r24, 0x00	; 0
    57d4:	0e 94 04 0f 	call	0x1e08	; 0x1e08 <nrk_uart_data_ready>
    57d8:	88 23       	and	r24, r24
    57da:	49 f0       	breq	.+18     	; 0x57ee <USART0_getchar+0x1c>
		return (signed int)(unsigned char)getchar();
    57dc:	80 91 f1 06 	lds	r24, 0x06F1
    57e0:	90 91 f2 06 	lds	r25, 0x06F2
    57e4:	0e 94 c5 41 	call	0x838a	; 0x838a <fgetc>
    57e8:	28 2f       	mov	r18, r24
    57ea:	30 e0       	ldi	r19, 0x00	; 0
    57ec:	02 c0       	rjmp	.+4      	; 0x57f2 <USART0_getchar+0x20>
	else return -1;
    57ee:	2f ef       	ldi	r18, 0xFF	; 255
    57f0:	3f ef       	ldi	r19, 0xFF	; 255
}
    57f2:	c9 01       	movw	r24, r18
    57f4:	08 95       	ret

000057f6 <eDIP240_7_Display_send_packet>:
// Befehle/Daten zum Display senden
// Display_send_packet sends a packet to the display.
// The user has to provide a block of memory with the payload and the length of the payload
// In case of success 0 is returned, in case of an error -1 is returned
signed char eDIP240_7_Display_send_packet(char * data, unsigned char length)
{
    57f6:	bf 92       	push	r11
    57f8:	cf 92       	push	r12
    57fa:	df 92       	push	r13
    57fc:	ef 92       	push	r14
    57fe:	ff 92       	push	r15
    5800:	0f 93       	push	r16
    5802:	1f 93       	push	r17
    5804:	df 93       	push	r29
    5806:	cf 93       	push	r28
    5808:	00 d0       	rcall	.+0      	; 0x580a <eDIP240_7_Display_send_packet+0x14>
    580a:	00 d0       	rcall	.+0      	; 0x580c <eDIP240_7_Display_send_packet+0x16>
    580c:	0f 92       	push	r0
    580e:	cd b7       	in	r28, 0x3d	; 61
    5810:	de b7       	in	r29, 0x3e	; 62
    5812:	d8 2e       	mov	r13, r24
    5814:	b6 2e       	mov	r11, r22
 unsigned char i=0, checksum=0, ack=0;
 volatile unsigned long ack_timeout=100000;
    5816:	20 ea       	ldi	r18, 0xA0	; 160
    5818:	36 e8       	ldi	r19, 0x86	; 134
    581a:	41 e0       	ldi	r20, 0x01	; 1
    581c:	50 e0       	ldi	r21, 0x00	; 0
    581e:	29 83       	std	Y+1, r18	; 0x01
    5820:	3a 83       	std	Y+2, r19	; 0x02
    5822:	4b 83       	std	Y+3, r20	; 0x03
    5824:	5c 83       	std	Y+4, r21	; 0x04

 USART0_putchar(0x11);       // Send command (sending packet) to the display
    5826:	81 e1       	ldi	r24, 0x11	; 17
    5828:	9d 83       	std	Y+5, r25	; 0x05
    582a:	0e 94 e1 2b 	call	0x57c2	; 0x57c2 <USART0_putchar>
 USART0_putchar(length);     // Send payload size to the display
    582e:	8b 2d       	mov	r24, r11
    5830:	0e 94 e1 2b 	call	0x57c2	; 0x57c2 <USART0_putchar>
 checksum = 0x11 + length;
    5834:	81 e1       	ldi	r24, 0x11	; 17
    5836:	c8 2e       	mov	r12, r24
    5838:	cb 0c       	add	r12, r11
 while(i < length)
    583a:	9d 81       	ldd	r25, Y+5	; 0x05
    583c:	0d 2d       	mov	r16, r13
    583e:	19 2f       	mov	r17, r25
    5840:	09 c0       	rjmp	.+18     	; 0x5854 <eDIP240_7_Display_send_packet+0x5e>
// Electronic Assembly SMALLPROTOKOLL driver by P. Diener
// Befehle/Daten zum Display senden
// Display_send_packet sends a packet to the display.
// The user has to provide a block of memory with the payload and the length of the payload
// In case of success 0 is returned, in case of an error -1 is returned
signed char eDIP240_7_Display_send_packet(char * data, unsigned char length)
    5842:	78 01       	movw	r14, r16
 USART0_putchar(0x11);       // Send command (sending packet) to the display
 USART0_putchar(length);     // Send payload size to the display
 checksum = 0x11 + length;
 while(i < length)
 {
	USART0_putchar(data[i]);  // Send payload to the display
    5844:	f8 01       	movw	r30, r16
    5846:	81 91       	ld	r24, Z+
    5848:	8f 01       	movw	r16, r30
    584a:	0e 94 e1 2b 	call	0x57c2	; 0x57c2 <USART0_putchar>
	checksum += data[i];
    584e:	f7 01       	movw	r30, r14
    5850:	80 81       	ld	r24, Z
    5852:	c8 0e       	add	r12, r24
 volatile unsigned long ack_timeout=100000;

 USART0_putchar(0x11);       // Send command (sending packet) to the display
 USART0_putchar(length);     // Send payload size to the display
 checksum = 0x11 + length;
 while(i < length)
    5854:	80 2f       	mov	r24, r16
    5856:	8d 19       	sub	r24, r13
    5858:	8b 15       	cp	r24, r11
    585a:	98 f3       	brcs	.-26     	; 0x5842 <eDIP240_7_Display_send_packet+0x4c>
 {
	USART0_putchar(data[i]);  // Send payload to the display
	checksum += data[i];
	i++;
 }
 USART0_putchar(checksum);   // Send checksum to the display
    585c:	8c 2d       	mov	r24, r12
    585e:	0e 94 e1 2b 	call	0x57c2	; 0x57c2 <USART0_putchar>
// while (Tx0Empty == 0) {}    // Wait for complete transmission of the packet
 do                          // Wait for receiving ack from the display
 {
	ack = USART0_getchar();
    5862:	0e 94 e9 2b 	call	0x57d2	; 0x57d2 <USART0_getchar>
	ack_timeout--;
    5866:	29 81       	ldd	r18, Y+1	; 0x01
    5868:	3a 81       	ldd	r19, Y+2	; 0x02
    586a:	4b 81       	ldd	r20, Y+3	; 0x03
    586c:	5c 81       	ldd	r21, Y+4	; 0x04
    586e:	21 50       	subi	r18, 0x01	; 1
    5870:	30 40       	sbci	r19, 0x00	; 0
    5872:	40 40       	sbci	r20, 0x00	; 0
    5874:	50 40       	sbci	r21, 0x00	; 0
    5876:	29 83       	std	Y+1, r18	; 0x01
    5878:	3a 83       	std	Y+2, r19	; 0x02
    587a:	4b 83       	std	Y+3, r20	; 0x03
    587c:	5c 83       	std	Y+4, r21	; 0x04
 }while((ack != 0x06) && (ack_timeout > 0));
    587e:	86 30       	cpi	r24, 0x06	; 6
    5880:	51 f0       	breq	.+20     	; 0x5896 <eDIP240_7_Display_send_packet+0xa0>
    5882:	89 81       	ldd	r24, Y+1	; 0x01
    5884:	9a 81       	ldd	r25, Y+2	; 0x02
    5886:	ab 81       	ldd	r26, Y+3	; 0x03
    5888:	bc 81       	ldd	r27, Y+4	; 0x04
    588a:	00 97       	sbiw	r24, 0x00	; 0
    588c:	a1 05       	cpc	r26, r1
    588e:	b1 05       	cpc	r27, r1
    5890:	41 f7       	brne	.-48     	; 0x5862 <eDIP240_7_Display_send_packet+0x6c>

 if (ack == 0x06) return 0;  // Success!
 else return -1;             // No success! User has to repeat the packet
    5892:	8f ef       	ldi	r24, 0xFF	; 255
    5894:	01 c0       	rjmp	.+2      	; 0x5898 <eDIP240_7_Display_send_packet+0xa2>
 {
	ack = USART0_getchar();
	ack_timeout--;
 }while((ack != 0x06) && (ack_timeout > 0));

 if (ack == 0x06) return 0;  // Success!
    5896:	80 e0       	ldi	r24, 0x00	; 0
 else return -1;             // No success! User has to repeat the packet
}
    5898:	0f 90       	pop	r0
    589a:	0f 90       	pop	r0
    589c:	0f 90       	pop	r0
    589e:	0f 90       	pop	r0
    58a0:	0f 90       	pop	r0
    58a2:	cf 91       	pop	r28
    58a4:	df 91       	pop	r29
    58a6:	1f 91       	pop	r17
    58a8:	0f 91       	pop	r16
    58aa:	ff 90       	pop	r15
    58ac:	ef 90       	pop	r14
    58ae:	df 90       	pop	r13
    58b0:	cf 90       	pop	r12
    58b2:	bf 90       	pop	r11
    58b4:	08 95       	ret

000058b6 <eDIP240_7_Display_get_buffer>:

// Inhalt des Sendepuffers anfordern
// Display_get_buffer reads a payload packet from the display to a memory block provided by the user
// In case of success the length of data is returned, in case of an error -1 is returned
signed char eDIP240_7_Display_get_buffer(unsigned char * data)
{
    58b6:	cf 92       	push	r12
    58b8:	df 92       	push	r13
    58ba:	ef 92       	push	r14
    58bc:	ff 92       	push	r15
    58be:	0f 93       	push	r16
    58c0:	1f 93       	push	r17
    58c2:	df 93       	push	r29
    58c4:	cf 93       	push	r28
    58c6:	00 d0       	rcall	.+0      	; 0x58c8 <eDIP240_7_Display_get_buffer+0x12>
    58c8:	00 d0       	rcall	.+0      	; 0x58ca <eDIP240_7_Display_get_buffer+0x14>
    58ca:	cd b7       	in	r28, 0x3d	; 61
    58cc:	de b7       	in	r29, 0x3e	; 62
    58ce:	f8 2e       	mov	r15, r24
    58d0:	09 2f       	mov	r16, r25
 unsigned char i=0, checksum=0, ack=0, error=0, length = 0;
 signed int ch;
 volatile unsigned long ack_timeout=100000;
    58d2:	20 ea       	ldi	r18, 0xA0	; 160
    58d4:	36 e8       	ldi	r19, 0x86	; 134
    58d6:	41 e0       	ldi	r20, 0x01	; 1
    58d8:	50 e0       	ldi	r21, 0x00	; 0
    58da:	29 83       	std	Y+1, r18	; 0x01
    58dc:	3a 83       	std	Y+2, r19	; 0x02
    58de:	4b 83       	std	Y+3, r20	; 0x03
    58e0:	5c 83       	std	Y+4, r21	; 0x04

 USART0_putchar(0x12);                 // Send command (sending packet) to the display
    58e2:	82 e1       	ldi	r24, 0x12	; 18
    58e4:	0e 94 e1 2b 	call	0x57c2	; 0x57c2 <USART0_putchar>
 USART0_putchar(0x01);                 // Send payload size to the display
    58e8:	81 e0       	ldi	r24, 0x01	; 1
    58ea:	0e 94 e1 2b 	call	0x57c2	; 0x57c2 <USART0_putchar>
 USART0_putchar(0x53);                 // Payload
    58ee:	83 e5       	ldi	r24, 0x53	; 83
    58f0:	0e 94 e1 2b 	call	0x57c2	; 0x57c2 <USART0_putchar>
 USART0_putchar(0x12 + 0x01 + 0x53);   // Send checksum to the display
    58f4:	86 e6       	ldi	r24, 0x66	; 102
    58f6:	0e 94 e1 2b 	call	0x57c2	; 0x57c2 <USART0_putchar>
// while (Tx0Empty == 0) {}              // Wait for complete transmission of the packet
 do                                    // Wait for receiving ack from the display
 {
	ack = USART0_getchar();
    58fa:	0e 94 e9 2b 	call	0x57d2	; 0x57d2 <USART0_getchar>
	ack_timeout--;
    58fe:	29 81       	ldd	r18, Y+1	; 0x01
    5900:	3a 81       	ldd	r19, Y+2	; 0x02
    5902:	4b 81       	ldd	r20, Y+3	; 0x03
    5904:	5c 81       	ldd	r21, Y+4	; 0x04
    5906:	21 50       	subi	r18, 0x01	; 1
    5908:	30 40       	sbci	r19, 0x00	; 0
    590a:	40 40       	sbci	r20, 0x00	; 0
    590c:	50 40       	sbci	r21, 0x00	; 0
    590e:	29 83       	std	Y+1, r18	; 0x01
    5910:	3a 83       	std	Y+2, r19	; 0x02
    5912:	4b 83       	std	Y+3, r20	; 0x03
    5914:	5c 83       	std	Y+4, r21	; 0x04
 }while((ack != 0x06) && (ack_timeout > 0));
    5916:	86 30       	cpi	r24, 0x06	; 6
    5918:	61 f0       	breq	.+24     	; 0x5932 <eDIP240_7_Display_get_buffer+0x7c>
    591a:	29 81       	ldd	r18, Y+1	; 0x01
    591c:	3a 81       	ldd	r19, Y+2	; 0x02
    591e:	4b 81       	ldd	r20, Y+3	; 0x03
    5920:	5c 81       	ldd	r21, Y+4	; 0x04
    5922:	21 15       	cp	r18, r1
    5924:	31 05       	cpc	r19, r1
    5926:	41 05       	cpc	r20, r1
    5928:	51 05       	cpc	r21, r1
    592a:	39 f7       	brne	.-50     	; 0x58fa <eDIP240_7_Display_get_buffer+0x44>
 if (ack != 0x06) error = 1;
    592c:	ee 24       	eor	r14, r14
    592e:	e3 94       	inc	r14
    5930:	01 c0       	rjmp	.+2      	; 0x5934 <eDIP240_7_Display_get_buffer+0x7e>
// Inhalt des Sendepuffers anfordern
// Display_get_buffer reads a payload packet from the display to a memory block provided by the user
// In case of success the length of data is returned, in case of an error -1 is returned
signed char eDIP240_7_Display_get_buffer(unsigned char * data)
{
 unsigned char i=0, checksum=0, ack=0, error=0, length = 0;
    5932:	ee 24       	eor	r14, r14
	ack_timeout--;
 }while((ack != 0x06) && (ack_timeout > 0));
 if (ack != 0x06) error = 1;

 // Now we have to receive and parse the answer from the display
 do{ ch = USART0_getchar(); }while (ch == -1);       // Get the command byte
    5934:	0e 94 e9 2b 	call	0x57d2	; 0x57d2 <USART0_getchar>
    5938:	2f ef       	ldi	r18, 0xFF	; 255
    593a:	8f 3f       	cpi	r24, 0xFF	; 255
    593c:	92 07       	cpc	r25, r18
    593e:	d1 f3       	breq	.-12     	; 0x5934 <eDIP240_7_Display_get_buffer+0x7e>
 if (ch == 0x11)                                     // Abort if command byte is incorrect
    5940:	81 31       	cpi	r24, 0x11	; 17
    5942:	91 05       	cpc	r25, r1
    5944:	59 f5       	brne	.+86     	; 0x599c <eDIP240_7_Display_get_buffer+0xe6>
 {
	do{ ch = USART0_getchar(); }while (ch == -1);     // Get payload length
    5946:	0e 94 e9 2b 	call	0x57d2	; 0x57d2 <USART0_getchar>
    594a:	ef ef       	ldi	r30, 0xFF	; 255
    594c:	8f 3f       	cpi	r24, 0xFF	; 255
    594e:	9e 07       	cpc	r25, r30
    5950:	d1 f3       	breq	.-12     	; 0x5946 <eDIP240_7_Display_get_buffer+0x90>
	length = ch;
    5952:	d8 2e       	mov	r13, r24
	checksum = 0x11 + length;                         // Start checksum calculation
    5954:	91 e1       	ldi	r25, 0x11	; 17
    5956:	c9 2e       	mov	r12, r25
    5958:	cd 0c       	add	r12, r13
	while (i < length)
    595a:	80 2f       	mov	r24, r16
    595c:	0f 2d       	mov	r16, r15
    595e:	18 2f       	mov	r17, r24
    5960:	0a c0       	rjmp	.+20     	; 0x5976 <eDIP240_7_Display_get_buffer+0xc0>
	{
	  do{ ch = USART0_getchar(); }while (ch == -1);   // Get payload data
    5962:	0e 94 e9 2b 	call	0x57d2	; 0x57d2 <USART0_getchar>
    5966:	ff ef       	ldi	r31, 0xFF	; 255
    5968:	8f 3f       	cpi	r24, 0xFF	; 255
    596a:	9f 07       	cpc	r25, r31
    596c:	d1 f3       	breq	.-12     	; 0x5962 <eDIP240_7_Display_get_buffer+0xac>
	  data[i] = ch;
    596e:	f8 01       	movw	r30, r16
    5970:	81 93       	st	Z+, r24
    5972:	8f 01       	movw	r16, r30
	  checksum += ch;                                 // Calculate checksum
    5974:	c8 0e       	add	r12, r24
 if (ch == 0x11)                                     // Abort if command byte is incorrect
 {
	do{ ch = USART0_getchar(); }while (ch == -1);     // Get payload length
	length = ch;
	checksum = 0x11 + length;                         // Start checksum calculation
	while (i < length)
    5976:	80 2f       	mov	r24, r16
    5978:	8f 19       	sub	r24, r15
    597a:	8d 15       	cp	r24, r13
    597c:	90 f3       	brcs	.-28     	; 0x5962 <eDIP240_7_Display_get_buffer+0xac>
	  data[i] = ch;
	  checksum += ch;                                 // Calculate checksum
	  i++;
	}
	// Now we have received all the payload bytes.
	do{ ch = USART0_getchar(); }while (ch == -1);   // Get checksum
    597e:	0e 94 e9 2b 	call	0x57d2	; 0x57d2 <USART0_getchar>
    5982:	ff ef       	ldi	r31, 0xFF	; 255
    5984:	8f 3f       	cpi	r24, 0xFF	; 255
    5986:	9f 07       	cpc	r25, r31
    5988:	d1 f3       	breq	.-12     	; 0x597e <eDIP240_7_Display_get_buffer+0xc8>
	// If received checksum and calculated checksum do not match, we have an error!
	if (ch != checksum) error = 1;
    598a:	2c 2d       	mov	r18, r12
    598c:	30 e0       	ldi	r19, 0x00	; 0
    598e:	82 17       	cp	r24, r18
    5990:	93 07       	cpc	r25, r19
    5992:	21 f4       	brne	.+8      	; 0x599c <eDIP240_7_Display_get_buffer+0xe6>
 }
 else error = 1;

 if (error == 0) return length;   // Success!
    5994:	ee 20       	and	r14, r14
    5996:	11 f4       	brne	.+4      	; 0x599c <eDIP240_7_Display_get_buffer+0xe6>
    5998:	8d 2d       	mov	r24, r13
    599a:	01 c0       	rjmp	.+2      	; 0x599e <eDIP240_7_Display_get_buffer+0xe8>
 else return -1;                   // No success! User has to repeat the packet
    599c:	8f ef       	ldi	r24, 0xFF	; 255
}
    599e:	0f 90       	pop	r0
    59a0:	0f 90       	pop	r0
    59a2:	0f 90       	pop	r0
    59a4:	0f 90       	pop	r0
    59a6:	cf 91       	pop	r28
    59a8:	df 91       	pop	r29
    59aa:	1f 91       	pop	r17
    59ac:	0f 91       	pop	r16
    59ae:	ff 90       	pop	r15
    59b0:	ef 90       	pop	r14
    59b2:	df 90       	pop	r13
    59b4:	cf 90       	pop	r12
    59b6:	08 95       	ret

000059b8 <eDIP240_7_Display_request_buffer_info>:
// Pufferinformationen anfordern
// Display_request_buffer_info checks if there is any payload stored in the display that can be transmitted.
// The data is provided by a call by reference method.
// Return value: 0 -> ok;  -1 -> error
signed char eDIP240_7_Display_request_buffer_info(char * bytes_ready, char * bytes_free)   //TBD
{
    59b8:	cf 92       	push	r12
    59ba:	df 92       	push	r13
    59bc:	ef 92       	push	r14
    59be:	ff 92       	push	r15
    59c0:	0f 93       	push	r16
    59c2:	1f 93       	push	r17
    59c4:	df 93       	push	r29
    59c6:	cf 93       	push	r28
    59c8:	00 d0       	rcall	.+0      	; 0x59ca <eDIP240_7_Display_request_buffer_info+0x12>
    59ca:	00 d0       	rcall	.+0      	; 0x59cc <eDIP240_7_Display_request_buffer_info+0x14>
    59cc:	cd b7       	in	r28, 0x3d	; 61
    59ce:	de b7       	in	r29, 0x3e	; 62
    59d0:	8c 01       	movw	r16, r24
    59d2:	7b 01       	movw	r14, r22
 unsigned char checksum=0, ack=0, error=0, length;
 signed int ch;
 volatile unsigned long ack_timeout=1000000;
    59d4:	80 e4       	ldi	r24, 0x40	; 64
    59d6:	92 e4       	ldi	r25, 0x42	; 66
    59d8:	af e0       	ldi	r26, 0x0F	; 15
    59da:	b0 e0       	ldi	r27, 0x00	; 0
    59dc:	89 83       	std	Y+1, r24	; 0x01
    59de:	9a 83       	std	Y+2, r25	; 0x02
    59e0:	ab 83       	std	Y+3, r26	; 0x03
    59e2:	bc 83       	std	Y+4, r27	; 0x04

 USART0_putchar(0x12);                 // Send command (sending packet) to the display
    59e4:	82 e1       	ldi	r24, 0x12	; 18
    59e6:	0e 94 e1 2b 	call	0x57c2	; 0x57c2 <USART0_putchar>
 USART0_putchar(0x01);                 // Send payload size to the display
    59ea:	81 e0       	ldi	r24, 0x01	; 1
    59ec:	0e 94 e1 2b 	call	0x57c2	; 0x57c2 <USART0_putchar>
 USART0_putchar(0x49);                 // Payload
    59f0:	89 e4       	ldi	r24, 0x49	; 73
    59f2:	0e 94 e1 2b 	call	0x57c2	; 0x57c2 <USART0_putchar>
 USART0_putchar(0x12 + 0x01 + 0x49);   // Send checksum to the display
    59f6:	8c e5       	ldi	r24, 0x5C	; 92
    59f8:	0e 94 e1 2b 	call	0x57c2	; 0x57c2 <USART0_putchar>
 do                                    // Wait for receiving ack from the display
 {
	ack = USART0_getchar();
    59fc:	0e 94 e9 2b 	call	0x57d2	; 0x57d2 <USART0_getchar>
	ack_timeout--;
    5a00:	29 81       	ldd	r18, Y+1	; 0x01
    5a02:	3a 81       	ldd	r19, Y+2	; 0x02
    5a04:	4b 81       	ldd	r20, Y+3	; 0x03
    5a06:	5c 81       	ldd	r21, Y+4	; 0x04
    5a08:	21 50       	subi	r18, 0x01	; 1
    5a0a:	30 40       	sbci	r19, 0x00	; 0
    5a0c:	40 40       	sbci	r20, 0x00	; 0
    5a0e:	50 40       	sbci	r21, 0x00	; 0
    5a10:	29 83       	std	Y+1, r18	; 0x01
    5a12:	3a 83       	std	Y+2, r19	; 0x02
    5a14:	4b 83       	std	Y+3, r20	; 0x03
    5a16:	5c 83       	std	Y+4, r21	; 0x04
 }while((ack != 0x06) && (ack_timeout > 0));
    5a18:	86 30       	cpi	r24, 0x06	; 6
    5a1a:	59 f0       	breq	.+22     	; 0x5a32 <eDIP240_7_Display_request_buffer_info+0x7a>
    5a1c:	89 81       	ldd	r24, Y+1	; 0x01
    5a1e:	9a 81       	ldd	r25, Y+2	; 0x02
    5a20:	ab 81       	ldd	r26, Y+3	; 0x03
    5a22:	bc 81       	ldd	r27, Y+4	; 0x04
    5a24:	00 97       	sbiw	r24, 0x00	; 0
    5a26:	a1 05       	cpc	r26, r1
    5a28:	b1 05       	cpc	r27, r1
    5a2a:	41 f7       	brne	.-48     	; 0x59fc <eDIP240_7_Display_request_buffer_info+0x44>
 if (ack != 0x06) error = 1;
    5a2c:	dd 24       	eor	r13, r13
    5a2e:	d3 94       	inc	r13
    5a30:	01 c0       	rjmp	.+2      	; 0x5a34 <eDIP240_7_Display_request_buffer_info+0x7c>
// Display_request_buffer_info checks if there is any payload stored in the display that can be transmitted.
// The data is provided by a call by reference method.
// Return value: 0 -> ok;  -1 -> error
signed char eDIP240_7_Display_request_buffer_info(char * bytes_ready, char * bytes_free)   //TBD
{
 unsigned char checksum=0, ack=0, error=0, length;
    5a32:	dd 24       	eor	r13, r13
	ack_timeout--;
 }while((ack != 0x06) && (ack_timeout > 0));
 if (ack != 0x06) error = 1;

 // Now we have to receive and parse the answer from the display
 do{ ch = USART0_getchar(); }while (ch == -1);       // Get the command byte
    5a34:	0e 94 e9 2b 	call	0x57d2	; 0x57d2 <USART0_getchar>
    5a38:	2f ef       	ldi	r18, 0xFF	; 255
    5a3a:	8f 3f       	cpi	r24, 0xFF	; 255
    5a3c:	92 07       	cpc	r25, r18
    5a3e:	d1 f3       	breq	.-12     	; 0x5a34 <eDIP240_7_Display_request_buffer_info+0x7c>
 if (ch == 0x12)                                     // Abort if command byte is incorrect
    5a40:	82 31       	cpi	r24, 0x12	; 18
    5a42:	91 05       	cpc	r25, r1
    5a44:	51 f5       	brne	.+84     	; 0x5a9a <eDIP240_7_Display_request_buffer_info+0xe2>
 {
	do{ ch = USART0_getchar(); }while (ch == -1);     // Get payload length
    5a46:	0e 94 e9 2b 	call	0x57d2	; 0x57d2 <USART0_getchar>
    5a4a:	ef ef       	ldi	r30, 0xFF	; 255
    5a4c:	8f 3f       	cpi	r24, 0xFF	; 255
    5a4e:	9e 07       	cpc	r25, r30
    5a50:	d1 f3       	breq	.-12     	; 0x5a46 <eDIP240_7_Display_request_buffer_info+0x8e>
	length = ch;
	if (length == 2)                                  // Abort if length is incorrect
    5a52:	82 30       	cpi	r24, 0x02	; 2
    5a54:	11 f5       	brne	.+68     	; 0x5a9a <eDIP240_7_Display_request_buffer_info+0xe2>
	{
	  checksum = 0x12 + length;                         // Start checksum calculation

	  do{ ch = USART0_getchar(); }while (ch == -1);   // Get payload data
    5a56:	0e 94 e9 2b 	call	0x57d2	; 0x57d2 <USART0_getchar>
    5a5a:	ff ef       	ldi	r31, 0xFF	; 255
    5a5c:	8f 3f       	cpi	r24, 0xFF	; 255
    5a5e:	9f 07       	cpc	r25, r31
    5a60:	d1 f3       	breq	.-12     	; 0x5a56 <eDIP240_7_Display_request_buffer_info+0x9e>
	  checksum += ch;                                 // Calculate checksum
    5a62:	24 e1       	ldi	r18, 0x14	; 20
    5a64:	c2 2e       	mov	r12, r18
    5a66:	c8 0e       	add	r12, r24
	  *bytes_ready = ch;
    5a68:	f8 01       	movw	r30, r16
    5a6a:	80 83       	st	Z, r24

	  do{ ch = USART0_getchar(); }while (ch == -1);   // Get payload data
    5a6c:	0e 94 e9 2b 	call	0x57d2	; 0x57d2 <USART0_getchar>
    5a70:	ff ef       	ldi	r31, 0xFF	; 255
    5a72:	8f 3f       	cpi	r24, 0xFF	; 255
    5a74:	9f 07       	cpc	r25, r31
    5a76:	d1 f3       	breq	.-12     	; 0x5a6c <eDIP240_7_Display_request_buffer_info+0xb4>
	  checksum += ch;                                 // Calculate checksum
    5a78:	0c 2d       	mov	r16, r12
    5a7a:	08 0f       	add	r16, r24
	  *bytes_free = ch;
    5a7c:	f7 01       	movw	r30, r14
    5a7e:	80 83       	st	Z, r24

	  // Now we have received all the payload bytes.
	  do{ ch = USART0_getchar(); }while (ch == -1);   // Get checksum
    5a80:	0e 94 e9 2b 	call	0x57d2	; 0x57d2 <USART0_getchar>
    5a84:	ff ef       	ldi	r31, 0xFF	; 255
    5a86:	8f 3f       	cpi	r24, 0xFF	; 255
    5a88:	9f 07       	cpc	r25, r31
    5a8a:	d1 f3       	breq	.-12     	; 0x5a80 <eDIP240_7_Display_request_buffer_info+0xc8>
	  // If received checksum and calculated checksum do not match, we have an error!
	  if (ch != checksum) error = 1;
    5a8c:	20 2f       	mov	r18, r16
    5a8e:	30 e0       	ldi	r19, 0x00	; 0
    5a90:	82 17       	cp	r24, r18
    5a92:	93 07       	cpc	r25, r19
    5a94:	11 f4       	brne	.+4      	; 0x5a9a <eDIP240_7_Display_request_buffer_info+0xe2>
	}
	else error = 1;
 }
 else error = 1;

 if (error == 0) return 0;  // Success!
    5a96:	dd 20       	and	r13, r13
    5a98:	11 f0       	breq	.+4      	; 0x5a9e <eDIP240_7_Display_request_buffer_info+0xe6>
 else return -1;             // No success! User has to repeat the packet
    5a9a:	8f ef       	ldi	r24, 0xFF	; 255
    5a9c:	01 c0       	rjmp	.+2      	; 0x5aa0 <eDIP240_7_Display_request_buffer_info+0xe8>
	}
	else error = 1;
 }
 else error = 1;

 if (error == 0) return 0;  // Success!
    5a9e:	80 e0       	ldi	r24, 0x00	; 0
 else return -1;             // No success! User has to repeat the packet
}
    5aa0:	0f 90       	pop	r0
    5aa2:	0f 90       	pop	r0
    5aa4:	0f 90       	pop	r0
    5aa6:	0f 90       	pop	r0
    5aa8:	cf 91       	pop	r28
    5aaa:	df 91       	pop	r29
    5aac:	1f 91       	pop	r17
    5aae:	0f 91       	pop	r16
    5ab0:	ff 90       	pop	r15
    5ab2:	ef 90       	pop	r14
    5ab4:	df 90       	pop	r13
    5ab6:	cf 90       	pop	r12
    5ab8:	08 95       	ret

00005aba <eDIP240_7_Display_set_protocol>:
// Display_set_protocol can set the maximum transmission block size and the serial interface data block timeout.
// sendbuffer_size is set in bytes (1 .. 64)
// timeout is set in 1/100 seconds (0 .. 255)
// Return value: 0 -> ok;  -1 -> error
signed char eDIP240_7_Display_set_protocol(unsigned char sendbuffer_size, unsigned char timeout)
{
    5aba:	0f 93       	push	r16
    5abc:	1f 93       	push	r17
    5abe:	df 93       	push	r29
    5ac0:	cf 93       	push	r28
    5ac2:	00 d0       	rcall	.+0      	; 0x5ac4 <eDIP240_7_Display_set_protocol+0xa>
    5ac4:	00 d0       	rcall	.+0      	; 0x5ac6 <eDIP240_7_Display_set_protocol+0xc>
    5ac6:	cd b7       	in	r28, 0x3d	; 61
    5ac8:	de b7       	in	r29, 0x3e	; 62
    5aca:	18 2f       	mov	r17, r24
    5acc:	06 2f       	mov	r16, r22
 unsigned char ack=0;
 volatile unsigned long ack_timeout=1000000;
    5ace:	20 e4       	ldi	r18, 0x40	; 64
    5ad0:	32 e4       	ldi	r19, 0x42	; 66
    5ad2:	4f e0       	ldi	r20, 0x0F	; 15
    5ad4:	50 e0       	ldi	r21, 0x00	; 0
    5ad6:	29 83       	std	Y+1, r18	; 0x01
    5ad8:	3a 83       	std	Y+2, r19	; 0x02
    5ada:	4b 83       	std	Y+3, r20	; 0x03
    5adc:	5c 83       	std	Y+4, r21	; 0x04

 USART0_putchar(0x12);                 // Send command DC2 (sending packet) to the display
    5ade:	82 e1       	ldi	r24, 0x12	; 18
    5ae0:	0e 94 e1 2b 	call	0x57c2	; 0x57c2 <USART0_putchar>
 USART0_putchar(3);
    5ae4:	83 e0       	ldi	r24, 0x03	; 3
    5ae6:	0e 94 e1 2b 	call	0x57c2	; 0x57c2 <USART0_putchar>
 USART0_putchar('D');
    5aea:	84 e4       	ldi	r24, 0x44	; 68
    5aec:	0e 94 e1 2b 	call	0x57c2	; 0x57c2 <USART0_putchar>
 USART0_putchar(sendbuffer_size);
    5af0:	81 2f       	mov	r24, r17
    5af2:	0e 94 e1 2b 	call	0x57c2	; 0x57c2 <USART0_putchar>
 USART0_putchar(timeout);
    5af6:	80 2f       	mov	r24, r16
    5af8:	0e 94 e1 2b 	call	0x57c2	; 0x57c2 <USART0_putchar>
 USART0_putchar( (unsigned char) (0x12 + 3 + 'D' + sendbuffer_size + timeout) );                     // Checksum
    5afc:	81 2f       	mov	r24, r17
    5afe:	87 5a       	subi	r24, 0xA7	; 167
    5b00:	80 0f       	add	r24, r16
    5b02:	0e 94 e1 2b 	call	0x57c2	; 0x57c2 <USART0_putchar>
 do                                    // Wait for receiving ack from the display
 {
	ack = USART0_getchar();
    5b06:	0e 94 e9 2b 	call	0x57d2	; 0x57d2 <USART0_getchar>
	ack_timeout--;
    5b0a:	29 81       	ldd	r18, Y+1	; 0x01
    5b0c:	3a 81       	ldd	r19, Y+2	; 0x02
    5b0e:	4b 81       	ldd	r20, Y+3	; 0x03
    5b10:	5c 81       	ldd	r21, Y+4	; 0x04
    5b12:	21 50       	subi	r18, 0x01	; 1
    5b14:	30 40       	sbci	r19, 0x00	; 0
    5b16:	40 40       	sbci	r20, 0x00	; 0
    5b18:	50 40       	sbci	r21, 0x00	; 0
    5b1a:	29 83       	std	Y+1, r18	; 0x01
    5b1c:	3a 83       	std	Y+2, r19	; 0x02
    5b1e:	4b 83       	std	Y+3, r20	; 0x03
    5b20:	5c 83       	std	Y+4, r21	; 0x04
 }while((ack != 0x06) && (ack_timeout > 0));
    5b22:	86 30       	cpi	r24, 0x06	; 6
    5b24:	51 f0       	breq	.+20     	; 0x5b3a <eDIP240_7_Display_set_protocol+0x80>
    5b26:	89 81       	ldd	r24, Y+1	; 0x01
    5b28:	9a 81       	ldd	r25, Y+2	; 0x02
    5b2a:	ab 81       	ldd	r26, Y+3	; 0x03
    5b2c:	bc 81       	ldd	r27, Y+4	; 0x04
    5b2e:	00 97       	sbiw	r24, 0x00	; 0
    5b30:	a1 05       	cpc	r26, r1
    5b32:	b1 05       	cpc	r27, r1
    5b34:	41 f7       	brne	.-48     	; 0x5b06 <eDIP240_7_Display_set_protocol+0x4c>
 if (ack != 0x06) return (-1);
    5b36:	8f ef       	ldi	r24, 0xFF	; 255
    5b38:	01 c0       	rjmp	.+2      	; 0x5b3c <eDIP240_7_Display_set_protocol+0x82>
 return 0;
    5b3a:	80 e0       	ldi	r24, 0x00	; 0
}
    5b3c:	0f 90       	pop	r0
    5b3e:	0f 90       	pop	r0
    5b40:	0f 90       	pop	r0
    5b42:	0f 90       	pop	r0
    5b44:	cf 91       	pop	r28
    5b46:	df 91       	pop	r29
    5b48:	1f 91       	pop	r17
    5b4a:	0f 91       	pop	r16
    5b4c:	08 95       	ret

00005b4e <eDIP240_7_Display_get_protocoll_info>:
// Display_get_protocoll_info requests the current sendbuffer_size and timeout settings and the sendbuffer_level.
// sendbuffer_size: current setting of the maimum number of bytes that can be stored in the display-sendbuffer.
// sendbuffer_level: current number of bytes that are stored in the display-sendbuffer.
// Return value: 0 -> ok;  -1 -> error
signed char eDIP240_7_Display_get_protocoll_info(unsigned char * sendbuffer_size, unsigned char * sendbuffer_level, unsigned char * timeout)
{
    5b4e:	bf 92       	push	r11
    5b50:	cf 92       	push	r12
    5b52:	df 92       	push	r13
    5b54:	ef 92       	push	r14
    5b56:	ff 92       	push	r15
    5b58:	0f 93       	push	r16
    5b5a:	1f 93       	push	r17
    5b5c:	df 93       	push	r29
    5b5e:	cf 93       	push	r28
    5b60:	00 d0       	rcall	.+0      	; 0x5b62 <eDIP240_7_Display_get_protocoll_info+0x14>
    5b62:	00 d0       	rcall	.+0      	; 0x5b64 <eDIP240_7_Display_get_protocoll_info+0x16>
    5b64:	cd b7       	in	r28, 0x3d	; 61
    5b66:	de b7       	in	r29, 0x3e	; 62
    5b68:	6c 01       	movw	r12, r24
    5b6a:	8b 01       	movw	r16, r22
    5b6c:	7a 01       	movw	r14, r20
 unsigned char checksum=0, ack=0, error=0, length;
 signed int ch;
 volatile unsigned long ack_timeout=1000000;
    5b6e:	80 e4       	ldi	r24, 0x40	; 64
    5b70:	92 e4       	ldi	r25, 0x42	; 66
    5b72:	af e0       	ldi	r26, 0x0F	; 15
    5b74:	b0 e0       	ldi	r27, 0x00	; 0
    5b76:	89 83       	std	Y+1, r24	; 0x01
    5b78:	9a 83       	std	Y+2, r25	; 0x02
    5b7a:	ab 83       	std	Y+3, r26	; 0x03
    5b7c:	bc 83       	std	Y+4, r27	; 0x04

 USART0_putchar(0x12);                 // Send command DC2 (sending packet) to the display
    5b7e:	82 e1       	ldi	r24, 0x12	; 18
    5b80:	0e 94 e1 2b 	call	0x57c2	; 0x57c2 <USART0_putchar>
 USART0_putchar(1);
    5b84:	81 e0       	ldi	r24, 0x01	; 1
    5b86:	0e 94 e1 2b 	call	0x57c2	; 0x57c2 <USART0_putchar>
 USART0_putchar('P');
    5b8a:	80 e5       	ldi	r24, 0x50	; 80
    5b8c:	0e 94 e1 2b 	call	0x57c2	; 0x57c2 <USART0_putchar>
 USART0_putchar( (unsigned char) (0x12 + 1 + 'P') );
    5b90:	83 e6       	ldi	r24, 0x63	; 99
    5b92:	0e 94 e1 2b 	call	0x57c2	; 0x57c2 <USART0_putchar>
 do                                    // Wait for receiving ack from the display
 {
	ack = USART0_getchar();
    5b96:	0e 94 e9 2b 	call	0x57d2	; 0x57d2 <USART0_getchar>
	ack_timeout--;
    5b9a:	29 81       	ldd	r18, Y+1	; 0x01
    5b9c:	3a 81       	ldd	r19, Y+2	; 0x02
    5b9e:	4b 81       	ldd	r20, Y+3	; 0x03
    5ba0:	5c 81       	ldd	r21, Y+4	; 0x04
    5ba2:	21 50       	subi	r18, 0x01	; 1
    5ba4:	30 40       	sbci	r19, 0x00	; 0
    5ba6:	40 40       	sbci	r20, 0x00	; 0
    5ba8:	50 40       	sbci	r21, 0x00	; 0
    5baa:	29 83       	std	Y+1, r18	; 0x01
    5bac:	3a 83       	std	Y+2, r19	; 0x02
    5bae:	4b 83       	std	Y+3, r20	; 0x03
    5bb0:	5c 83       	std	Y+4, r21	; 0x04
 }while((ack != 0x06) && (ack_timeout > 0));
    5bb2:	86 30       	cpi	r24, 0x06	; 6
    5bb4:	49 f0       	breq	.+18     	; 0x5bc8 <eDIP240_7_Display_get_protocoll_info+0x7a>
    5bb6:	89 81       	ldd	r24, Y+1	; 0x01
    5bb8:	9a 81       	ldd	r25, Y+2	; 0x02
    5bba:	ab 81       	ldd	r26, Y+3	; 0x03
    5bbc:	bc 81       	ldd	r27, Y+4	; 0x04
    5bbe:	00 97       	sbiw	r24, 0x00	; 0
    5bc0:	a1 05       	cpc	r26, r1
    5bc2:	b1 05       	cpc	r27, r1
    5bc4:	41 f7       	brne	.-48     	; 0x5b96 <eDIP240_7_Display_get_protocoll_info+0x48>
    5bc6:	3b c0       	rjmp	.+118    	; 0x5c3e <eDIP240_7_Display_get_protocoll_info+0xf0>
 if (ack != 0x06) return (-1);

 // Now we have to receive and parse the answer from the display
 do{ ch = USART0_getchar(); }while (ch == -1);       // Get the command byte
    5bc8:	0e 94 e9 2b 	call	0x57d2	; 0x57d2 <USART0_getchar>
    5bcc:	2f ef       	ldi	r18, 0xFF	; 255
    5bce:	8f 3f       	cpi	r24, 0xFF	; 255
    5bd0:	92 07       	cpc	r25, r18
    5bd2:	d1 f3       	breq	.-12     	; 0x5bc8 <eDIP240_7_Display_get_protocoll_info+0x7a>
 if (ch == 0x12)                                     // Abort if command byte is incorrect
    5bd4:	82 31       	cpi	r24, 0x12	; 18
    5bd6:	91 05       	cpc	r25, r1
    5bd8:	91 f5       	brne	.+100    	; 0x5c3e <eDIP240_7_Display_get_protocoll_info+0xf0>
 {
	do{ ch = USART0_getchar(); }while (ch == -1);     // Get payload length
    5bda:	0e 94 e9 2b 	call	0x57d2	; 0x57d2 <USART0_getchar>
    5bde:	ef ef       	ldi	r30, 0xFF	; 255
    5be0:	8f 3f       	cpi	r24, 0xFF	; 255
    5be2:	9e 07       	cpc	r25, r30
    5be4:	d1 f3       	breq	.-12     	; 0x5bda <eDIP240_7_Display_get_protocoll_info+0x8c>
	length = ch;
	if (length == 3)                                  // Abort if length is incorrect
    5be6:	83 30       	cpi	r24, 0x03	; 3
    5be8:	51 f5       	brne	.+84     	; 0x5c3e <eDIP240_7_Display_get_protocoll_info+0xf0>
	{
	  checksum = 0x12 + length;                         // Start checksum calculation

	  do{ ch = USART0_getchar(); }while (ch == -1);   // Get payload data
    5bea:	0e 94 e9 2b 	call	0x57d2	; 0x57d2 <USART0_getchar>
    5bee:	ff ef       	ldi	r31, 0xFF	; 255
    5bf0:	8f 3f       	cpi	r24, 0xFF	; 255
    5bf2:	9f 07       	cpc	r25, r31
    5bf4:	d1 f3       	breq	.-12     	; 0x5bea <eDIP240_7_Display_get_protocoll_info+0x9c>
	  checksum += ch;                                 // Calculate checksum
    5bf6:	35 e1       	ldi	r19, 0x15	; 21
    5bf8:	b3 2e       	mov	r11, r19
    5bfa:	b8 0e       	add	r11, r24
	  *sendbuffer_size = ch;
    5bfc:	f6 01       	movw	r30, r12
    5bfe:	80 83       	st	Z, r24

	  do{ ch = USART0_getchar(); }while (ch == -1);   // Get payload data
    5c00:	0e 94 e9 2b 	call	0x57d2	; 0x57d2 <USART0_getchar>
    5c04:	ff ef       	ldi	r31, 0xFF	; 255
    5c06:	8f 3f       	cpi	r24, 0xFF	; 255
    5c08:	9f 07       	cpc	r25, r31
    5c0a:	d1 f3       	breq	.-12     	; 0x5c00 <eDIP240_7_Display_get_protocoll_info+0xb2>
	  checksum += ch;                                 // Calculate checksum
    5c0c:	cb 2c       	mov	r12, r11
    5c0e:	c8 0e       	add	r12, r24
	  *sendbuffer_level = ch;
    5c10:	f8 01       	movw	r30, r16
    5c12:	80 83       	st	Z, r24

	  do{ ch = USART0_getchar(); }while (ch == -1);   // Get payload data
    5c14:	0e 94 e9 2b 	call	0x57d2	; 0x57d2 <USART0_getchar>
    5c18:	ff ef       	ldi	r31, 0xFF	; 255
    5c1a:	8f 3f       	cpi	r24, 0xFF	; 255
    5c1c:	9f 07       	cpc	r25, r31
    5c1e:	d1 f3       	breq	.-12     	; 0x5c14 <eDIP240_7_Display_get_protocoll_info+0xc6>
	  checksum += ch;                                 // Calculate checksum
    5c20:	0c 2d       	mov	r16, r12
    5c22:	08 0f       	add	r16, r24
	  *timeout = ch;
    5c24:	f7 01       	movw	r30, r14
    5c26:	80 83       	st	Z, r24

	  // Now we have received all the payload bytes.
	  do{ ch = USART0_getchar(); }while (ch == -1);   // Get checksum
    5c28:	0e 94 e9 2b 	call	0x57d2	; 0x57d2 <USART0_getchar>
    5c2c:	ff ef       	ldi	r31, 0xFF	; 255
    5c2e:	8f 3f       	cpi	r24, 0xFF	; 255
    5c30:	9f 07       	cpc	r25, r31
    5c32:	d1 f3       	breq	.-12     	; 0x5c28 <eDIP240_7_Display_get_protocoll_info+0xda>
	  // If received checksum and calculated checksum do not match, we have an error!
	  if (ch != checksum) error = 1;
    5c34:	20 2f       	mov	r18, r16
    5c36:	30 e0       	ldi	r19, 0x00	; 0
    5c38:	82 17       	cp	r24, r18
    5c3a:	93 07       	cpc	r25, r19
    5c3c:	11 f0       	breq	.+4      	; 0x5c42 <eDIP240_7_Display_get_protocoll_info+0xf4>
	else error = 1;
 }
 else error = 1;

 if (error == 0) return 0;  // Success!
 else return -1;             // No success! User has to repeat the packet
    5c3e:	8f ef       	ldi	r24, 0xFF	; 255
    5c40:	01 c0       	rjmp	.+2      	; 0x5c44 <eDIP240_7_Display_get_protocoll_info+0xf6>
	}
	else error = 1;
 }
 else error = 1;

 if (error == 0) return 0;  // Success!
    5c42:	80 e0       	ldi	r24, 0x00	; 0
 else return -1;             // No success! User has to repeat the packet

 return 0;

}
    5c44:	0f 90       	pop	r0
    5c46:	0f 90       	pop	r0
    5c48:	0f 90       	pop	r0
    5c4a:	0f 90       	pop	r0
    5c4c:	cf 91       	pop	r28
    5c4e:	df 91       	pop	r29
    5c50:	1f 91       	pop	r17
    5c52:	0f 91       	pop	r16
    5c54:	ff 90       	pop	r15
    5c56:	ef 90       	pop	r14
    5c58:	df 90       	pop	r13
    5c5a:	cf 90       	pop	r12
    5c5c:	bf 90       	pop	r11
    5c5e:	08 95       	ret

00005c60 <eDIP240_7_Display_repeat_last_packet>:
// Letztes Datenpaket wiederholen
// Display_repeat_last_packet will cause the display to repeat the last packet.
// The user has to provide a block of memory (data) where the received packet payload will be stored.
// Return value: 0 -> ok;  -1 -> error
signed char eDIP240_7_Display_repeat_last_packet(unsigned char * data)
{
    5c60:	ef 92       	push	r14
    5c62:	ff 92       	push	r15
    5c64:	0f 93       	push	r16
    5c66:	1f 93       	push	r17
    5c68:	df 93       	push	r29
    5c6a:	cf 93       	push	r28
    5c6c:	00 d0       	rcall	.+0      	; 0x5c6e <eDIP240_7_Display_repeat_last_packet+0xe>
    5c6e:	00 d0       	rcall	.+0      	; 0x5c70 <eDIP240_7_Display_repeat_last_packet+0x10>
    5c70:	cd b7       	in	r28, 0x3d	; 61
    5c72:	de b7       	in	r29, 0x3e	; 62
    5c74:	f8 2e       	mov	r15, r24
    5c76:	09 2f       	mov	r16, r25
 unsigned char i=0, checksum=0, ack=0, error=0, length;
 signed int ch;
 volatile unsigned long ack_timeout=1000000;
    5c78:	20 e4       	ldi	r18, 0x40	; 64
    5c7a:	32 e4       	ldi	r19, 0x42	; 66
    5c7c:	4f e0       	ldi	r20, 0x0F	; 15
    5c7e:	50 e0       	ldi	r21, 0x00	; 0
    5c80:	29 83       	std	Y+1, r18	; 0x01
    5c82:	3a 83       	std	Y+2, r19	; 0x02
    5c84:	4b 83       	std	Y+3, r20	; 0x03
    5c86:	5c 83       	std	Y+4, r21	; 0x04

 USART0_putchar(0x12);                 // Send command DC2 (sending packet) to the display
    5c88:	82 e1       	ldi	r24, 0x12	; 18
    5c8a:	0e 94 e1 2b 	call	0x57c2	; 0x57c2 <USART0_putchar>
 USART0_putchar(1);
    5c8e:	81 e0       	ldi	r24, 0x01	; 1
    5c90:	0e 94 e1 2b 	call	0x57c2	; 0x57c2 <USART0_putchar>
 USART0_putchar('R');
    5c94:	82 e5       	ldi	r24, 0x52	; 82
    5c96:	0e 94 e1 2b 	call	0x57c2	; 0x57c2 <USART0_putchar>
 USART0_putchar( (unsigned char) (0x12 + 1 + 'R') );                     // Checksum
    5c9a:	85 e6       	ldi	r24, 0x65	; 101
    5c9c:	0e 94 e1 2b 	call	0x57c2	; 0x57c2 <USART0_putchar>
 do                                    // Wait for receiving ack from the display
 {
	ack = USART0_getchar();
    5ca0:	0e 94 e9 2b 	call	0x57d2	; 0x57d2 <USART0_getchar>
	ack_timeout--;
    5ca4:	29 81       	ldd	r18, Y+1	; 0x01
    5ca6:	3a 81       	ldd	r19, Y+2	; 0x02
    5ca8:	4b 81       	ldd	r20, Y+3	; 0x03
    5caa:	5c 81       	ldd	r21, Y+4	; 0x04
    5cac:	21 50       	subi	r18, 0x01	; 1
    5cae:	30 40       	sbci	r19, 0x00	; 0
    5cb0:	40 40       	sbci	r20, 0x00	; 0
    5cb2:	50 40       	sbci	r21, 0x00	; 0
    5cb4:	29 83       	std	Y+1, r18	; 0x01
    5cb6:	3a 83       	std	Y+2, r19	; 0x02
    5cb8:	4b 83       	std	Y+3, r20	; 0x03
    5cba:	5c 83       	std	Y+4, r21	; 0x04
 }while((ack != 0x06) && (ack_timeout > 0));
    5cbc:	86 30       	cpi	r24, 0x06	; 6
    5cbe:	59 f0       	breq	.+22     	; 0x5cd6 <eDIP240_7_Display_repeat_last_packet+0x76>
    5cc0:	29 81       	ldd	r18, Y+1	; 0x01
    5cc2:	3a 81       	ldd	r19, Y+2	; 0x02
    5cc4:	4b 81       	ldd	r20, Y+3	; 0x03
    5cc6:	5c 81       	ldd	r21, Y+4	; 0x04
    5cc8:	21 15       	cp	r18, r1
    5cca:	31 05       	cpc	r19, r1
    5ccc:	41 05       	cpc	r20, r1
    5cce:	51 05       	cpc	r21, r1
    5cd0:	39 f7       	brne	.-50     	; 0x5ca0 <eDIP240_7_Display_repeat_last_packet+0x40>
 if (ack != 0x06) return (-1);
    5cd2:	8f ef       	ldi	r24, 0xFF	; 255
    5cd4:	28 c0       	rjmp	.+80     	; 0x5d26 <eDIP240_7_Display_repeat_last_packet+0xc6>

 // Now we have to receive and parse the answer from the display
 do{ ch = USART0_getchar(); }while (ch == -1);       // Get the command byte
    5cd6:	0e 94 e9 2b 	call	0x57d2	; 0x57d2 <USART0_getchar>
    5cda:	2f ef       	ldi	r18, 0xFF	; 255
    5cdc:	8f 3f       	cpi	r24, 0xFF	; 255
    5cde:	92 07       	cpc	r25, r18
    5ce0:	d1 f3       	breq	.-12     	; 0x5cd6 <eDIP240_7_Display_repeat_last_packet+0x76>
 if (ch == 0x11)                                     // Abort if command byte is incorrect
    5ce2:	81 31       	cpi	r24, 0x11	; 17
    5ce4:	91 05       	cpc	r25, r1
    5ce6:	f1 f4       	brne	.+60     	; 0x5d24 <eDIP240_7_Display_repeat_last_packet+0xc4>
 {
	do{ ch = USART0_getchar(); }while (ch == -1);     // Get payload length
    5ce8:	0e 94 e9 2b 	call	0x57d2	; 0x57d2 <USART0_getchar>
    5cec:	ef ef       	ldi	r30, 0xFF	; 255
    5cee:	8f 3f       	cpi	r24, 0xFF	; 255
    5cf0:	9e 07       	cpc	r25, r30
    5cf2:	d1 f3       	breq	.-12     	; 0x5ce8 <eDIP240_7_Display_repeat_last_packet+0x88>
	length = ch;
    5cf4:	e8 2e       	mov	r14, r24
	checksum = 0x11 + length;                         // Start checksum calculation
	while (i < length)
    5cf6:	80 2f       	mov	r24, r16
    5cf8:	0f 2d       	mov	r16, r15
    5cfa:	18 2f       	mov	r17, r24
    5cfc:	09 c0       	rjmp	.+18     	; 0x5d10 <eDIP240_7_Display_repeat_last_packet+0xb0>
	{
	  do{ ch = USART0_getchar(); }while (ch == -1);   // Get payload data
    5cfe:	0e 94 e9 2b 	call	0x57d2	; 0x57d2 <USART0_getchar>
    5d02:	ff ef       	ldi	r31, 0xFF	; 255
    5d04:	8f 3f       	cpi	r24, 0xFF	; 255
    5d06:	9f 07       	cpc	r25, r31
    5d08:	d1 f3       	breq	.-12     	; 0x5cfe <eDIP240_7_Display_repeat_last_packet+0x9e>
	  data[i] = ch;
    5d0a:	f8 01       	movw	r30, r16
    5d0c:	81 93       	st	Z+, r24
    5d0e:	8f 01       	movw	r16, r30
 if (ch == 0x11)                                     // Abort if command byte is incorrect
 {
	do{ ch = USART0_getchar(); }while (ch == -1);     // Get payload length
	length = ch;
	checksum = 0x11 + length;                         // Start checksum calculation
	while (i < length)
    5d10:	80 2f       	mov	r24, r16
    5d12:	8f 19       	sub	r24, r15
    5d14:	8e 15       	cp	r24, r14
    5d16:	98 f3       	brcs	.-26     	; 0x5cfe <eDIP240_7_Display_repeat_last_packet+0x9e>
	  data[i] = ch;
	  checksum += ch;                                 // Calculate checksum
	  i++;
	}
	// Now we have received all the payload bytes.
	do{ ch = USART0_getchar(); }while (ch == -1);   // Get checksum
    5d18:	0e 94 e9 2b 	call	0x57d2	; 0x57d2 <USART0_getchar>
    5d1c:	ff ef       	ldi	r31, 0xFF	; 255
    5d1e:	8f 3f       	cpi	r24, 0xFF	; 255
    5d20:	9f 07       	cpc	r25, r31
    5d22:	d1 f3       	breq	.-12     	; 0x5d18 <eDIP240_7_Display_repeat_last_packet+0xb8>
	// If received checksum and calculated checksum do not match, we have an error!
	if (ch != checksum) error = 1;
 }
 else error = 1;

 if (ack == 0x06) return 0;  // Success!
    5d24:	80 e0       	ldi	r24, 0x00	; 0
 else return -1;             // No success! User has to repeat the packet
}
    5d26:	0f 90       	pop	r0
    5d28:	0f 90       	pop	r0
    5d2a:	0f 90       	pop	r0
    5d2c:	0f 90       	pop	r0
    5d2e:	cf 91       	pop	r28
    5d30:	df 91       	pop	r29
    5d32:	1f 91       	pop	r17
    5d34:	0f 91       	pop	r16
    5d36:	ff 90       	pop	r15
    5d38:	ef 90       	pop	r14
    5d3a:	08 95       	ret

00005d3c <eDIP240_7_Display_select>:

// Adressierung nur bei RS232/RS485 Betrieb
// Display_select will select the display with the provided address as bus receiver.
// Return value: 0 -> ok;  -1 -> error
signed char eDIP240_7_Display_select(unsigned char address)
{
    5d3c:	1f 93       	push	r17
    5d3e:	df 93       	push	r29
    5d40:	cf 93       	push	r28
    5d42:	00 d0       	rcall	.+0      	; 0x5d44 <eDIP240_7_Display_select+0x8>
    5d44:	00 d0       	rcall	.+0      	; 0x5d46 <eDIP240_7_Display_select+0xa>
    5d46:	cd b7       	in	r28, 0x3d	; 61
    5d48:	de b7       	in	r29, 0x3e	; 62
    5d4a:	18 2f       	mov	r17, r24
 unsigned char ack=0;
 volatile unsigned long ack_timeout=1000000;
    5d4c:	20 e4       	ldi	r18, 0x40	; 64
    5d4e:	32 e4       	ldi	r19, 0x42	; 66
    5d50:	4f e0       	ldi	r20, 0x0F	; 15
    5d52:	50 e0       	ldi	r21, 0x00	; 0
    5d54:	29 83       	std	Y+1, r18	; 0x01
    5d56:	3a 83       	std	Y+2, r19	; 0x02
    5d58:	4b 83       	std	Y+3, r20	; 0x03
    5d5a:	5c 83       	std	Y+4, r21	; 0x04

 USART0_putchar(0x12);                 // Send command DC2 (sending packet) to the display
    5d5c:	82 e1       	ldi	r24, 0x12	; 18
    5d5e:	0e 94 e1 2b 	call	0x57c2	; 0x57c2 <USART0_putchar>
 USART0_putchar(3);
    5d62:	83 e0       	ldi	r24, 0x03	; 3
    5d64:	0e 94 e1 2b 	call	0x57c2	; 0x57c2 <USART0_putchar>
 USART0_putchar('A');
    5d68:	81 e4       	ldi	r24, 0x41	; 65
    5d6a:	0e 94 e1 2b 	call	0x57c2	; 0x57c2 <USART0_putchar>
 USART0_putchar('S');
    5d6e:	83 e5       	ldi	r24, 0x53	; 83
    5d70:	0e 94 e1 2b 	call	0x57c2	; 0x57c2 <USART0_putchar>
 USART0_putchar(address);
    5d74:	81 2f       	mov	r24, r17
    5d76:	0e 94 e1 2b 	call	0x57c2	; 0x57c2 <USART0_putchar>
 USART0_putchar( (unsigned char) (0x12 + 3 + 'A' + 'S' + address) );                     // Checksum
    5d7a:	81 2f       	mov	r24, r17
    5d7c:	87 55       	subi	r24, 0x57	; 87
    5d7e:	0e 94 e1 2b 	call	0x57c2	; 0x57c2 <USART0_putchar>
 do                                    // Wait for receiving ack from the display
 {
	ack = USART0_getchar();
    5d82:	0e 94 e9 2b 	call	0x57d2	; 0x57d2 <USART0_getchar>
	ack_timeout--;
    5d86:	29 81       	ldd	r18, Y+1	; 0x01
    5d88:	3a 81       	ldd	r19, Y+2	; 0x02
    5d8a:	4b 81       	ldd	r20, Y+3	; 0x03
    5d8c:	5c 81       	ldd	r21, Y+4	; 0x04
    5d8e:	21 50       	subi	r18, 0x01	; 1
    5d90:	30 40       	sbci	r19, 0x00	; 0
    5d92:	40 40       	sbci	r20, 0x00	; 0
    5d94:	50 40       	sbci	r21, 0x00	; 0
    5d96:	29 83       	std	Y+1, r18	; 0x01
    5d98:	3a 83       	std	Y+2, r19	; 0x02
    5d9a:	4b 83       	std	Y+3, r20	; 0x03
    5d9c:	5c 83       	std	Y+4, r21	; 0x04
 }while((ack != 0x06) && (ack_timeout > 0));
    5d9e:	86 30       	cpi	r24, 0x06	; 6
    5da0:	51 f0       	breq	.+20     	; 0x5db6 <eDIP240_7_Display_select+0x7a>
    5da2:	89 81       	ldd	r24, Y+1	; 0x01
    5da4:	9a 81       	ldd	r25, Y+2	; 0x02
    5da6:	ab 81       	ldd	r26, Y+3	; 0x03
    5da8:	bc 81       	ldd	r27, Y+4	; 0x04
    5daa:	00 97       	sbiw	r24, 0x00	; 0
    5dac:	a1 05       	cpc	r26, r1
    5dae:	b1 05       	cpc	r27, r1
    5db0:	41 f7       	brne	.-48     	; 0x5d82 <eDIP240_7_Display_select+0x46>
 if (ack != 0x06) return (-1);
    5db2:	8f ef       	ldi	r24, 0xFF	; 255
    5db4:	01 c0       	rjmp	.+2      	; 0x5db8 <eDIP240_7_Display_select+0x7c>
 return 0;
    5db6:	80 e0       	ldi	r24, 0x00	; 0
}
    5db8:	0f 90       	pop	r0
    5dba:	0f 90       	pop	r0
    5dbc:	0f 90       	pop	r0
    5dbe:	0f 90       	pop	r0
    5dc0:	cf 91       	pop	r28
    5dc2:	df 91       	pop	r29
    5dc4:	1f 91       	pop	r17
    5dc6:	08 95       	ret

00005dc8 <eDIP240_7_Display_deselect>:
// Adressierung nur bei RS232/RS485 Betrieb
// Display_deselect will deselect the display with the provided address.
// A deselected display will not listen to data sent over the serial line and will not transmit to the line.
// Return value: 0 -> ok;  -1 -> error
signed char eDIP240_7_Display_deselect(unsigned char address)
{
    5dc8:	1f 93       	push	r17
    5dca:	df 93       	push	r29
    5dcc:	cf 93       	push	r28
    5dce:	00 d0       	rcall	.+0      	; 0x5dd0 <eDIP240_7_Display_deselect+0x8>
    5dd0:	00 d0       	rcall	.+0      	; 0x5dd2 <eDIP240_7_Display_deselect+0xa>
    5dd2:	cd b7       	in	r28, 0x3d	; 61
    5dd4:	de b7       	in	r29, 0x3e	; 62
    5dd6:	18 2f       	mov	r17, r24
 unsigned char ack=0;
 volatile unsigned long ack_timeout=1000000;
    5dd8:	20 e4       	ldi	r18, 0x40	; 64
    5dda:	32 e4       	ldi	r19, 0x42	; 66
    5ddc:	4f e0       	ldi	r20, 0x0F	; 15
    5dde:	50 e0       	ldi	r21, 0x00	; 0
    5de0:	29 83       	std	Y+1, r18	; 0x01
    5de2:	3a 83       	std	Y+2, r19	; 0x02
    5de4:	4b 83       	std	Y+3, r20	; 0x03
    5de6:	5c 83       	std	Y+4, r21	; 0x04

 USART0_putchar(0x12);                 // Send command DC2 (sending packet) to the display
    5de8:	82 e1       	ldi	r24, 0x12	; 18
    5dea:	0e 94 e1 2b 	call	0x57c2	; 0x57c2 <USART0_putchar>
 USART0_putchar(3);
    5dee:	83 e0       	ldi	r24, 0x03	; 3
    5df0:	0e 94 e1 2b 	call	0x57c2	; 0x57c2 <USART0_putchar>
 USART0_putchar('A');
    5df4:	81 e4       	ldi	r24, 0x41	; 65
    5df6:	0e 94 e1 2b 	call	0x57c2	; 0x57c2 <USART0_putchar>
 USART0_putchar('D');
    5dfa:	84 e4       	ldi	r24, 0x44	; 68
    5dfc:	0e 94 e1 2b 	call	0x57c2	; 0x57c2 <USART0_putchar>
 USART0_putchar(address);
    5e00:	81 2f       	mov	r24, r17
    5e02:	0e 94 e1 2b 	call	0x57c2	; 0x57c2 <USART0_putchar>
 USART0_putchar( (unsigned char) (0x12 + 3 + 'A' + 'D' + address) );                     // Checksum
    5e06:	81 2f       	mov	r24, r17
    5e08:	86 56       	subi	r24, 0x66	; 102
    5e0a:	0e 94 e1 2b 	call	0x57c2	; 0x57c2 <USART0_putchar>
 do                                    // Wait for receiving ack from the display
 {
	ack = USART0_getchar();
    5e0e:	0e 94 e9 2b 	call	0x57d2	; 0x57d2 <USART0_getchar>
	ack_timeout--;
    5e12:	29 81       	ldd	r18, Y+1	; 0x01
    5e14:	3a 81       	ldd	r19, Y+2	; 0x02
    5e16:	4b 81       	ldd	r20, Y+3	; 0x03
    5e18:	5c 81       	ldd	r21, Y+4	; 0x04
    5e1a:	21 50       	subi	r18, 0x01	; 1
    5e1c:	30 40       	sbci	r19, 0x00	; 0
    5e1e:	40 40       	sbci	r20, 0x00	; 0
    5e20:	50 40       	sbci	r21, 0x00	; 0
    5e22:	29 83       	std	Y+1, r18	; 0x01
    5e24:	3a 83       	std	Y+2, r19	; 0x02
    5e26:	4b 83       	std	Y+3, r20	; 0x03
    5e28:	5c 83       	std	Y+4, r21	; 0x04
 }while((ack != 0x06) && (ack_timeout > 0));
    5e2a:	86 30       	cpi	r24, 0x06	; 6
    5e2c:	51 f0       	breq	.+20     	; 0x5e42 <eDIP240_7_Display_deselect+0x7a>
    5e2e:	89 81       	ldd	r24, Y+1	; 0x01
    5e30:	9a 81       	ldd	r25, Y+2	; 0x02
    5e32:	ab 81       	ldd	r26, Y+3	; 0x03
    5e34:	bc 81       	ldd	r27, Y+4	; 0x04
    5e36:	00 97       	sbiw	r24, 0x00	; 0
    5e38:	a1 05       	cpc	r26, r1
    5e3a:	b1 05       	cpc	r27, r1
    5e3c:	41 f7       	brne	.-48     	; 0x5e0e <eDIP240_7_Display_deselect+0x46>
 if (ack != 0x06) return (-1);
    5e3e:	8f ef       	ldi	r24, 0xFF	; 255
    5e40:	01 c0       	rjmp	.+2      	; 0x5e44 <eDIP240_7_Display_deselect+0x7c>
 return 0;
    5e42:	80 e0       	ldi	r24, 0x00	; 0
}
    5e44:	0f 90       	pop	r0
    5e46:	0f 90       	pop	r0
    5e48:	0f 90       	pop	r0
    5e4a:	0f 90       	pop	r0
    5e4c:	cf 91       	pop	r28
    5e4e:	df 91       	pop	r29
    5e50:	1f 91       	pop	r17
    5e52:	08 95       	ret

00005e54 <eDIP240_7_Display_send_string>:


// Use this for sending ascii commands to the Display
void eDIP240_7_Display_send_string(char * str)
{
 eDIP240_7_Display_send_packet(str, strlen(str));
    5e54:	dc 01       	movw	r26, r24
    5e56:	0d 90       	ld	r0, X+
    5e58:	00 20       	and	r0, r0
    5e5a:	e9 f7       	brne	.-6      	; 0x5e56 <eDIP240_7_Display_send_string+0x2>
    5e5c:	bd 01       	movw	r22, r26
    5e5e:	61 50       	subi	r22, 0x01	; 1
    5e60:	70 40       	sbci	r23, 0x00	; 0
    5e62:	68 1b       	sub	r22, r24
    5e64:	79 0b       	sbc	r23, r25
    5e66:	0e 94 fb 2b 	call	0x57f6	; 0x57f6 <eDIP240_7_Display_send_packet>
}
    5e6a:	08 95       	ret

00005e6c <eDIP240_7_Display_send_string_with_NULL>:



void eDIP240_7_Display_send_string_with_NULL(char * str)
{
 eDIP240_7_Display_send_packet(str, strlen(str) + 1);
    5e6c:	dc 01       	movw	r26, r24
    5e6e:	0d 90       	ld	r0, X+
    5e70:	00 20       	and	r0, r0
    5e72:	e9 f7       	brne	.-6      	; 0x5e6e <eDIP240_7_Display_send_string_with_NULL+0x2>
    5e74:	6a 2f       	mov	r22, r26
    5e76:	68 1b       	sub	r22, r24
    5e78:	0e 94 fb 2b 	call	0x57f6	; 0x57f6 <eDIP240_7_Display_send_packet>
}
    5e7c:	08 95       	ret

00005e7e <setLedMode>:



void setLedMode( uint8_t led, uint8_t mode )
{
	led = (led & 0x03) << 1;						// every LED has two bits and there are 4 LEDs
    5e7e:	83 70       	andi	r24, 0x03	; 3
    5e80:	88 0f       	add	r24, r24
	m_ledstate &= ~(0x03 << led);					// reset affected bits
    5e82:	23 e0       	ldi	r18, 0x03	; 3
    5e84:	30 e0       	ldi	r19, 0x00	; 0
    5e86:	08 2e       	mov	r0, r24
    5e88:	02 c0       	rjmp	.+4      	; 0x5e8e <setLedMode+0x10>
    5e8a:	22 0f       	add	r18, r18
    5e8c:	33 1f       	adc	r19, r19
    5e8e:	0a 94       	dec	r0
    5e90:	e2 f7       	brpl	.-8      	; 0x5e8a <setLedMode+0xc>
    5e92:	92 2f       	mov	r25, r18
    5e94:	90 95       	com	r25
    5e96:	40 91 82 03 	lds	r20, 0x0382
    5e9a:	94 23       	and	r25, r20
	m_ledstate |= (mode << led) & (0x03 << led);		// and write the new value
    5e9c:	01 c0       	rjmp	.+2      	; 0x5ea0 <setLedMode+0x22>
    5e9e:	66 0f       	add	r22, r22
    5ea0:	8a 95       	dec	r24
    5ea2:	ea f7       	brpl	.-6      	; 0x5e9e <setLedMode+0x20>
    5ea4:	62 23       	and	r22, r18
    5ea6:	96 2b       	or	r25, r22
    5ea8:	90 93 82 03 	sts	0x0382, r25
}
    5eac:	08 95       	ret

00005eae <getLedMode>:



uint8_t getLedMode( uint8_t led )
{
	led = (led & 0x03) << 1;						// ...
    5eae:	48 2f       	mov	r20, r24
    5eb0:	43 70       	andi	r20, 0x03	; 3
    5eb2:	44 0f       	add	r20, r20
	return( (m_ledstate & (0x03 << led)) >> led );	// return the bits corresponding to the LED
    5eb4:	83 e0       	ldi	r24, 0x03	; 3
    5eb6:	90 e0       	ldi	r25, 0x00	; 0
    5eb8:	04 2e       	mov	r0, r20
    5eba:	02 c0       	rjmp	.+4      	; 0x5ec0 <getLedMode+0x12>
    5ebc:	88 0f       	add	r24, r24
    5ebe:	99 1f       	adc	r25, r25
    5ec0:	0a 94       	dec	r0
    5ec2:	e2 f7       	brpl	.-8      	; 0x5ebc <getLedMode+0xe>
    5ec4:	20 91 82 03 	lds	r18, 0x0382
    5ec8:	30 e0       	ldi	r19, 0x00	; 0
    5eca:	82 23       	and	r24, r18
    5ecc:	93 23       	and	r25, r19
    5ece:	02 c0       	rjmp	.+4      	; 0x5ed4 <getLedMode+0x26>
    5ed0:	95 95       	asr	r25
    5ed2:	87 95       	ror	r24
    5ed4:	4a 95       	dec	r20
    5ed6:	e2 f7       	brpl	.-8      	; 0x5ed0 <getLedMode+0x22>
}
    5ed8:	08 95       	ret

00005eda <S2V>:


// Conversion functions

double S2V( uint8_t s ) { return (m_vbatt * ((double)s)) / 256.; }
    5eda:	68 2f       	mov	r22, r24
    5edc:	70 e0       	ldi	r23, 0x00	; 0
    5ede:	80 e0       	ldi	r24, 0x00	; 0
    5ee0:	90 e0       	ldi	r25, 0x00	; 0
    5ee2:	0e 94 82 3d 	call	0x7b04	; 0x7b04 <__floatunsisf>
    5ee6:	20 91 69 02 	lds	r18, 0x0269
    5eea:	30 91 6a 02 	lds	r19, 0x026A
    5eee:	40 91 6b 02 	lds	r20, 0x026B
    5ef2:	50 91 6c 02 	lds	r21, 0x026C
    5ef6:	0e 94 59 3e 	call	0x7cb2	; 0x7cb2 <__mulsf3>
    5efa:	20 e0       	ldi	r18, 0x00	; 0
    5efc:	30 e0       	ldi	r19, 0x00	; 0
    5efe:	40 e8       	ldi	r20, 0x80	; 128
    5f00:	5b e3       	ldi	r21, 0x3B	; 59
    5f02:	0e 94 59 3e 	call	0x7cb2	; 0x7cb2 <__mulsf3>
    5f06:	08 95       	ret

00005f08 <V2S>:
uint8_t V2S( double v ) { return (uint8_t) ( (v * 256.) / m_vbatt ); }
    5f08:	20 e0       	ldi	r18, 0x00	; 0
    5f0a:	30 e0       	ldi	r19, 0x00	; 0
    5f0c:	40 e8       	ldi	r20, 0x80	; 128
    5f0e:	53 e4       	ldi	r21, 0x43	; 67
    5f10:	0e 94 59 3e 	call	0x7cb2	; 0x7cb2 <__mulsf3>
    5f14:	20 91 69 02 	lds	r18, 0x0269
    5f18:	30 91 6a 02 	lds	r19, 0x026A
    5f1c:	40 91 6b 02 	lds	r20, 0x026B
    5f20:	50 91 6c 02 	lds	r21, 0x026C
    5f24:	0e 94 ee 3c 	call	0x79dc	; 0x79dc <__divsf3>
    5f28:	0e 94 56 3d 	call	0x7aac	; 0x7aac <__fixunssfsi>
    5f2c:	86 2f       	mov	r24, r22
    5f2e:	08 95       	ret

00005f30 <setBits>:

uint8_t setBits( uint8_t data, uint8_t mask, uint8_t bits ) { return( ( data & mask ) | bits ); }
    5f30:	68 23       	and	r22, r24
    5f32:	84 2f       	mov	r24, r20
    5f34:	86 2b       	or	r24, r22
    5f36:	08 95       	ret

00005f38 <prescalerSec2Hex>:



// For a given time period (s), compute the value for the prescaler register
uint8_t prescalerSec2Hex(double t)
{
    5f38:	ef 92       	push	r14
    5f3a:	ff 92       	push	r15
    5f3c:	0f 93       	push	r16
    5f3e:	1f 93       	push	r17
    5f40:	7b 01       	movw	r14, r22
    5f42:	8c 01       	movw	r16, r24
	if (t > 255.0 * 152.0)   // 38760 sec = 10h46'00''
    5f44:	20 e0       	ldi	r18, 0x00	; 0
    5f46:	38 e6       	ldi	r19, 0x68	; 104
    5f48:	47 e1       	ldi	r20, 0x17	; 23
    5f4a:	57 e4       	ldi	r21, 0x47	; 71
    5f4c:	0e 94 10 3e 	call	0x7c20	; 0x7c20 <__gesf2>
    5f50:	18 16       	cp	r1, r24
    5f52:	e4 f0       	brlt	.+56     	; 0x5f8c <prescalerSec2Hex+0x54>
		return( 0xFF );
	else if (t >= 1./152.0)
    5f54:	c8 01       	movw	r24, r16
    5f56:	b7 01       	movw	r22, r14
    5f58:	26 e3       	ldi	r18, 0x36	; 54
    5f5a:	34 e9       	ldi	r19, 0x94	; 148
    5f5c:	47 ed       	ldi	r20, 0xD7	; 215
    5f5e:	5b e3       	ldi	r21, 0x3B	; 59
    5f60:	0e 94 10 3e 	call	0x7c20	; 0x7c20 <__gesf2>
    5f64:	87 fd       	sbrc	r24, 7
    5f66:	14 c0       	rjmp	.+40     	; 0x5f90 <prescalerSec2Hex+0x58>
		return( (uint8_t) (t * 152 - 1) );
    5f68:	c8 01       	movw	r24, r16
    5f6a:	b7 01       	movw	r22, r14
    5f6c:	20 e0       	ldi	r18, 0x00	; 0
    5f6e:	30 e0       	ldi	r19, 0x00	; 0
    5f70:	48 e1       	ldi	r20, 0x18	; 24
    5f72:	53 e4       	ldi	r21, 0x43	; 67
    5f74:	0e 94 59 3e 	call	0x7cb2	; 0x7cb2 <__mulsf3>
    5f78:	20 e0       	ldi	r18, 0x00	; 0
    5f7a:	30 e0       	ldi	r19, 0x00	; 0
    5f7c:	40 e8       	ldi	r20, 0x80	; 128
    5f7e:	5f e3       	ldi	r21, 0x3F	; 63
    5f80:	0e 94 89 3c 	call	0x7912	; 0x7912 <__subsf3>
    5f84:	0e 94 56 3d 	call	0x7aac	; 0x7aac <__fixunssfsi>
    5f88:	86 2f       	mov	r24, r22
    5f8a:	03 c0       	rjmp	.+6      	; 0x5f92 <prescalerSec2Hex+0x5a>

// For a given time period (s), compute the value for the prescaler register
uint8_t prescalerSec2Hex(double t)
{
	if (t > 255.0 * 152.0)   // 38760 sec = 10h46'00''
		return( 0xFF );
    5f8c:	8f ef       	ldi	r24, 0xFF	; 255
    5f8e:	01 c0       	rjmp	.+2      	; 0x5f92 <prescalerSec2Hex+0x5a>
	else if (t >= 1./152.0)
		return( (uint8_t) (t * 152 - 1) );
	else
		return( 0x00 );
    5f90:	80 e0       	ldi	r24, 0x00	; 0
}
    5f92:	1f 91       	pop	r17
    5f94:	0f 91       	pop	r16
    5f96:	ff 90       	pop	r15
    5f98:	ef 90       	pop	r14
    5f9a:	08 95       	ret

00005f9c <pwmFrac2Hex>:



// For a given fraction ([0; 1]), compute the value for the PWM register
uint8_t pwmFrac2Hex(double fraction)
{
    5f9c:	ef 92       	push	r14
    5f9e:	ff 92       	push	r15
    5fa0:	0f 93       	push	r16
    5fa2:	1f 93       	push	r17
    5fa4:	7b 01       	movw	r14, r22
    5fa6:	8c 01       	movw	r16, r24
	if (fraction >= 1.0)
    5fa8:	20 e0       	ldi	r18, 0x00	; 0
    5faa:	30 e0       	ldi	r19, 0x00	; 0
    5fac:	40 e8       	ldi	r20, 0x80	; 128
    5fae:	5f e3       	ldi	r21, 0x3F	; 63
    5fb0:	0e 94 10 3e 	call	0x7c20	; 0x7c20 <__gesf2>
    5fb4:	87 ff       	sbrs	r24, 7
    5fb6:	16 c0       	rjmp	.+44     	; 0x5fe4 <pwmFrac2Hex+0x48>
		return( 0xFF );
	else if (fraction >= 1.0/256.0)
    5fb8:	c8 01       	movw	r24, r16
    5fba:	b7 01       	movw	r22, r14
    5fbc:	20 e0       	ldi	r18, 0x00	; 0
    5fbe:	30 e0       	ldi	r19, 0x00	; 0
    5fc0:	40 e8       	ldi	r20, 0x80	; 128
    5fc2:	5b e3       	ldi	r21, 0x3B	; 59
    5fc4:	0e 94 10 3e 	call	0x7c20	; 0x7c20 <__gesf2>
    5fc8:	87 fd       	sbrc	r24, 7
    5fca:	0e c0       	rjmp	.+28     	; 0x5fe8 <pwmFrac2Hex+0x4c>
		return( (uint8_t) (fraction * 256) );
    5fcc:	c8 01       	movw	r24, r16
    5fce:	b7 01       	movw	r22, r14
    5fd0:	20 e0       	ldi	r18, 0x00	; 0
    5fd2:	30 e0       	ldi	r19, 0x00	; 0
    5fd4:	40 e8       	ldi	r20, 0x80	; 128
    5fd6:	53 e4       	ldi	r21, 0x43	; 67
    5fd8:	0e 94 59 3e 	call	0x7cb2	; 0x7cb2 <__mulsf3>
    5fdc:	0e 94 56 3d 	call	0x7aac	; 0x7aac <__fixunssfsi>
    5fe0:	86 2f       	mov	r24, r22
    5fe2:	03 c0       	rjmp	.+6      	; 0x5fea <pwmFrac2Hex+0x4e>

// For a given fraction ([0; 1]), compute the value for the PWM register
uint8_t pwmFrac2Hex(double fraction)
{
	if (fraction >= 1.0)
		return( 0xFF );
    5fe4:	8f ef       	ldi	r24, 0xFF	; 255
    5fe6:	01 c0       	rjmp	.+2      	; 0x5fea <pwmFrac2Hex+0x4e>
	else if (fraction >= 1.0/256.0)
		return( (uint8_t) (fraction * 256) );
	else
		return( 0x00 );
    5fe8:	80 e0       	ldi	r24, 0x00	; 0
}
    5fea:	1f 91       	pop	r17
    5fec:	0f 91       	pop	r16
    5fee:	ff 90       	pop	r15
    5ff0:	ef 90       	pop	r14
    5ff2:	08 95       	ret

00005ff4 <TUM_LKN_Sensorboard_getCurrentStep>:
	m_currentstep = (m_currentstep + 7) & 0x07;
}



unsigned char TUM_LKN_Sensorboard_getCurrentStep() { return m_currentstep; }
    5ff4:	80 91 78 03 	lds	r24, 0x0378
    5ff8:	08 95       	ret

00005ffa <TUM_LKN_Sensorboard_setControl0>:


// We can define two pairs of prescaler/PWM.
// blinkPeriod is in seconds, dutyCycle is in [0; 1]
void TUM_LKN_Sensorboard_setControl0( double blinkPeriod, double dutyCycle )
{
    5ffa:	ef 92       	push	r14
    5ffc:	ff 92       	push	r15
    5ffe:	0f 93       	push	r16
    6000:	1f 93       	push	r17
    6002:	79 01       	movw	r14, r18
    6004:	8a 01       	movw	r16, r20
	m_prescaler[ 0 ] = prescalerSec2Hex( blinkPeriod );
    6006:	0e 94 9c 2f 	call	0x5f38	; 0x5f38 <prescalerSec2Hex>
    600a:	80 93 83 03 	sts	0x0383, r24
	m_pwm[ 0 ] = pwmFrac2Hex( dutyCycle );
    600e:	c8 01       	movw	r24, r16
    6010:	b7 01       	movw	r22, r14
    6012:	0e 94 ce 2f 	call	0x5f9c	; 0x5f9c <pwmFrac2Hex>
    6016:	80 93 6d 02 	sts	0x026D, r24
}
    601a:	1f 91       	pop	r17
    601c:	0f 91       	pop	r16
    601e:	ff 90       	pop	r15
    6020:	ef 90       	pop	r14
    6022:	08 95       	ret

00006024 <TUM_LKN_Sensorboard_setControl1>:



void TUM_LKN_Sensorboard_setControl1( double blinkPeriod, double dutyCycle )
{
    6024:	ef 92       	push	r14
    6026:	ff 92       	push	r15
    6028:	0f 93       	push	r16
    602a:	1f 93       	push	r17
    602c:	79 01       	movw	r14, r18
    602e:	8a 01       	movw	r16, r20
	m_prescaler[ 1 ] = prescalerSec2Hex( blinkPeriod );
    6030:	0e 94 9c 2f 	call	0x5f38	; 0x5f38 <prescalerSec2Hex>
    6034:	80 93 84 03 	sts	0x0384, r24
	m_pwm[ 1 ] = pwmFrac2Hex( dutyCycle );
    6038:	c8 01       	movw	r24, r16
    603a:	b7 01       	movw	r22, r14
    603c:	0e 94 ce 2f 	call	0x5f9c	; 0x5f9c <pwmFrac2Hex>
    6040:	80 93 6e 02 	sts	0x026E, r24
}
    6044:	1f 91       	pop	r17
    6046:	0f 91       	pop	r16
    6048:	ff 90       	pop	r15
    604a:	ef 90       	pop	r14
    604c:	08 95       	ret

0000604e <TUM_LKN_Sensorboard_setBrightness0>:



void TUM_LKN_Sensorboard_setBrightness0( double dutyCycle )
{
	m_prescaler[ 0 ] = 0x00;   // Highest frequency possible
    604e:	10 92 83 03 	sts	0x0383, r1
	m_pwm[ 0 ] = pwmFrac2Hex( dutyCycle );
    6052:	0e 94 ce 2f 	call	0x5f9c	; 0x5f9c <pwmFrac2Hex>
    6056:	80 93 6d 02 	sts	0x026D, r24
}
    605a:	08 95       	ret

0000605c <TUM_LKN_Sensorboard_setBrightness1>:



void TUM_LKN_Sensorboard_setBrightness1( double dutyCycle )
{
	m_prescaler[ 1 ] = 0x00;   // Highest frequency possible
    605c:	10 92 84 03 	sts	0x0384, r1
	m_pwm[ 1 ] = pwmFrac2Hex( dutyCycle );
    6060:	0e 94 ce 2f 	call	0x5f9c	; 0x5f9c <pwmFrac2Hex>
    6064:	80 93 6e 02 	sts	0x026E, r24
}
    6068:	08 95       	ret

0000606a <TWI_write>:

void TWI_write(unsigned char address, unsigned char length, unsigned char* payload)
{
	unsigned char datapointer;

	PORTD |= 0x03;		//enable Portpin pullups
    606a:	92 b3       	in	r25, 0x12	; 18
    606c:	93 60       	ori	r25, 0x03	; 3
    606e:	92 bb       	out	0x12, r25	; 18

	TWSR = 0;                             // set prescaler == 0
    6070:	10 92 71 00 	sts	0x0071, r1
	//TWBR = (F_CPU / 50000UL - 16) / 2;   // set I2C baud rate
	TWBR = 62;
    6074:	9e e3       	ldi	r25, 0x3E	; 62
    6076:	90 93 70 00 	sts	0x0070, r25
	TWAR = 0;
    607a:	10 92 72 00 	sts	0x0072, r1
	TWCR = 0;
    607e:	10 92 74 00 	sts	0x0074, r1

	TWCR = (1<<TWINT)|(1<<TWSTA)|(1<<TWEN);
    6082:	94 ea       	ldi	r25, 0xA4	; 164
    6084:	90 93 74 00 	sts	0x0074, r25
	while (!(TWCR & (1<<TWINT)));
    6088:	90 91 74 00 	lds	r25, 0x0074
    608c:	97 ff       	sbrs	r25, 7
    608e:	fc cf       	rjmp	.-8      	; 0x6088 <TWI_write+0x1e>
//		if ((TWSR & 0xF8) != START) {} //ERROR
	TWDR = address;
    6090:	80 93 73 00 	sts	0x0073, r24
	TWCR = (1<<TWINT) | (1<<TWEN);								//clear TWINT to start transmission of address
    6094:	84 e8       	ldi	r24, 0x84	; 132
    6096:	80 93 74 00 	sts	0x0074, r24
	while (!(TWCR & (1<<TWINT)));									//wait until transmission is complete
    609a:	80 91 74 00 	lds	r24, 0x0074
    609e:	87 ff       	sbrs	r24, 7
    60a0:	fc cf       	rjmp	.-8      	; 0x609a <TWI_write+0x30>
    60a2:	84 2f       	mov	r24, r20
    60a4:	95 2f       	mov	r25, r21
    60a6:	fc 01       	movw	r30, r24
    60a8:	80 e0       	ldi	r24, 0x00	; 0
//	  if ((TWSR & 0xF8) != MT_SLA_ACK) {}  //ERROR
	for(datapointer = 0; datapointer < length; datapointer++)
	{
		TWDR = payload[datapointer];
		TWCR = (1<<TWINT) | (1<<TWEN);							//clear TWINT to start transmission of data
    60aa:	94 e8       	ldi	r25, 0x84	; 132
    60ac:	0a c0       	rjmp	.+20     	; 0x60c2 <TWI_write+0x58>
	TWCR = (1<<TWINT) | (1<<TWEN);								//clear TWINT to start transmission of address
	while (!(TWCR & (1<<TWINT)));									//wait until transmission is complete
//	  if ((TWSR & 0xF8) != MT_SLA_ACK) {}  //ERROR
	for(datapointer = 0; datapointer < length; datapointer++)
	{
		TWDR = payload[datapointer];
    60ae:	21 91       	ld	r18, Z+
    60b0:	20 93 73 00 	sts	0x0073, r18
		TWCR = (1<<TWINT) | (1<<TWEN);							//clear TWINT to start transmission of data
    60b4:	90 93 74 00 	sts	0x0074, r25
		while (!(TWCR & (1<<TWINT)));								//wait until transmission is complete
    60b8:	20 91 74 00 	lds	r18, 0x0074
    60bc:	27 ff       	sbrs	r18, 7
    60be:	fc cf       	rjmp	.-8      	; 0x60b8 <TWI_write+0x4e>
//		if ((TWSR & 0xF8) != START) {} //ERROR
	TWDR = address;
	TWCR = (1<<TWINT) | (1<<TWEN);								//clear TWINT to start transmission of address
	while (!(TWCR & (1<<TWINT)));									//wait until transmission is complete
//	  if ((TWSR & 0xF8) != MT_SLA_ACK) {}  //ERROR
	for(datapointer = 0; datapointer < length; datapointer++)
    60c0:	8f 5f       	subi	r24, 0xFF	; 255
    60c2:	86 17       	cp	r24, r22
    60c4:	a0 f3       	brcs	.-24     	; 0x60ae <TWI_write+0x44>
		TWDR = payload[datapointer];
		TWCR = (1<<TWINT) | (1<<TWEN);							//clear TWINT to start transmission of data
		while (!(TWCR & (1<<TWINT)));								//wait until transmission is complete
//	  if ((TWSR & 0xF8) != MT_DATA_ACK) {} //ERROR
	}
	TWCR = (1<<TWINT)|(1<<TWEN)|(1<<TWSTO);				//Stop condition
    60c6:	84 e9       	ldi	r24, 0x94	; 148
    60c8:	80 93 74 00 	sts	0x0074, r24
}
    60cc:	08 95       	ret

000060ce <TWI_read>:

void TWI_read(unsigned char address, unsigned char length, unsigned char* payload)
{
	unsigned char datapointer;

	address |= 0x01;	//Set read mode on i2c
    60ce:	81 60       	ori	r24, 0x01	; 1

	PORTD |= 0x03;		//enable Portpin pullups
    60d0:	92 b3       	in	r25, 0x12	; 18
    60d2:	93 60       	ori	r25, 0x03	; 3
    60d4:	92 bb       	out	0x12, r25	; 18

	TWSR = 0;                             				// set prescaler == 0
    60d6:	10 92 71 00 	sts	0x0071, r1
	//TWBR = (F_CPU / 50000UL - 16) / 2;   				// set I2C baud rate
	TWBR = 62;
    60da:	9e e3       	ldi	r25, 0x3E	; 62
    60dc:	90 93 70 00 	sts	0x0070, r25
	TWAR = 0;
    60e0:	10 92 72 00 	sts	0x0072, r1
	TWCR = 0;
    60e4:	10 92 74 00 	sts	0x0074, r1

	TWCR = (1<<TWINT)|(1<<TWSTA)|(1<<TWEN);
    60e8:	94 ea       	ldi	r25, 0xA4	; 164
    60ea:	90 93 74 00 	sts	0x0074, r25
	while (!(TWCR & (1<<TWINT)));
    60ee:	90 91 74 00 	lds	r25, 0x0074
    60f2:	97 ff       	sbrs	r25, 7
    60f4:	fc cf       	rjmp	.-8      	; 0x60ee <TWI_read+0x20>
//		if ((TWSR & 0xF8) != START) {} //ERROR
	TWDR = address;
    60f6:	80 93 73 00 	sts	0x0073, r24
	TWCR = (1<<TWINT) | (1<<TWEN);								//clear TWINT to start transmission of address
    60fa:	84 e8       	ldi	r24, 0x84	; 132
    60fc:	80 93 74 00 	sts	0x0074, r24
	while (!(TWCR & (1<<TWINT)));									//wait until transmission is complete
    6100:	80 91 74 00 	lds	r24, 0x0074
    6104:	87 ff       	sbrs	r24, 7
    6106:	fc cf       	rjmp	.-8      	; 0x6100 <TWI_read+0x32>
    6108:	84 2f       	mov	r24, r20
    610a:	95 2f       	mov	r25, r21
    610c:	fc 01       	movw	r30, r24
    610e:	80 e0       	ldi	r24, 0x00	; 0
    6110:	90 e0       	ldi	r25, 0x00	; 0
//	  if ((TWSR & 0xF8) != MT_SLA_ACK) {}  //ERROR
	for(datapointer = 0; datapointer < length; datapointer++)
	{
		//is this the correct place for reading???
		if (datapointer < (length - 1))	TWCR = (1<<TWINT)|(1<<TWEN)|(1<<TWEA);			//clear TWINT to start transmission of data, send acknowledge
    6112:	26 2f       	mov	r18, r22
    6114:	30 e0       	ldi	r19, 0x00	; 0
    6116:	21 50       	subi	r18, 0x01	; 1
    6118:	30 40       	sbci	r19, 0x00	; 0
		else 														TWCR = (1<<TWINT)|(1<<TWEN);								//clear TWINT to start transmission of data, send not acknowledge (last byte)
    611a:	54 e8       	ldi	r21, 0x84	; 132
	while (!(TWCR & (1<<TWINT)));									//wait until transmission is complete
//	  if ((TWSR & 0xF8) != MT_SLA_ACK) {}  //ERROR
	for(datapointer = 0; datapointer < length; datapointer++)
	{
		//is this the correct place for reading???
		if (datapointer < (length - 1))	TWCR = (1<<TWINT)|(1<<TWEN)|(1<<TWEA);			//clear TWINT to start transmission of data, send acknowledge
    611c:	44 ec       	ldi	r20, 0xC4	; 196
    611e:	10 c0       	rjmp	.+32     	; 0x6140 <TWI_read+0x72>
    6120:	82 17       	cp	r24, r18
    6122:	93 07       	cpc	r25, r19
    6124:	1c f4       	brge	.+6      	; 0x612c <TWI_read+0x5e>
    6126:	40 93 74 00 	sts	0x0074, r20
    612a:	02 c0       	rjmp	.+4      	; 0x6130 <TWI_read+0x62>
		else 														TWCR = (1<<TWINT)|(1<<TWEN);								//clear TWINT to start transmission of data, send not acknowledge (last byte)
    612c:	50 93 74 00 	sts	0x0074, r21
		while (!(TWCR & (1<<TWINT)));								//wait until transmission is complete
    6130:	70 91 74 00 	lds	r23, 0x0074
    6134:	77 ff       	sbrs	r23, 7
    6136:	fc cf       	rjmp	.-8      	; 0x6130 <TWI_read+0x62>
		payload[datapointer] = TWDR;
    6138:	70 91 73 00 	lds	r23, 0x0073
    613c:	71 93       	st	Z+, r23
    613e:	01 96       	adiw	r24, 0x01	; 1
//		if ((TWSR & 0xF8) != START) {} //ERROR
	TWDR = address;
	TWCR = (1<<TWINT) | (1<<TWEN);								//clear TWINT to start transmission of address
	while (!(TWCR & (1<<TWINT)));									//wait until transmission is complete
//	  if ((TWSR & 0xF8) != MT_SLA_ACK) {}  //ERROR
	for(datapointer = 0; datapointer < length; datapointer++)
    6140:	86 17       	cp	r24, r22
    6142:	70 f3       	brcs	.-36     	; 0x6120 <TWI_read+0x52>
		else 														TWCR = (1<<TWINT)|(1<<TWEN);								//clear TWINT to start transmission of data, send not acknowledge (last byte)
		while (!(TWCR & (1<<TWINT)));								//wait until transmission is complete
		payload[datapointer] = TWDR;
		//or should be read here???
	}
	TWCR = (1<<TWINT)|(1<<TWEN)|(1<<TWSTO);				//Stop condition
    6144:	84 e9       	ldi	r24, 0x94	; 148
    6146:	80 93 74 00 	sts	0x0074, r24
}
    614a:	08 95       	ret

0000614c <i2cAction>:



void i2cAction()
{
	if( i2cDataDirection == i2cWrite )
    614c:	80 91 ed 06 	lds	r24, 0x06ED
    6150:	88 23       	and	r24, r24
    6152:	49 f4       	brne	.+18     	; 0x6166 <i2cAction+0x1a>
	{
		TWI_write(i2cDestination, i2cDataLen, i2cData);
    6154:	80 91 ef 06 	lds	r24, 0x06EF
    6158:	60 91 ec 06 	lds	r22, 0x06EC
    615c:	49 e7       	ldi	r20, 0x79	; 121
    615e:	53 e0       	ldi	r21, 0x03	; 3
    6160:	0e 94 35 30 	call	0x606a	; 0x606a <TWI_write>
    6164:	08 95       	ret
	}
	else
	{
		TWI_read(i2cDestination, i2cDataLen, i2cData);
    6166:	80 91 ef 06 	lds	r24, 0x06EF
    616a:	60 91 ec 06 	lds	r22, 0x06EC
    616e:	49 e7       	ldi	r20, 0x79	; 121
    6170:	53 e0       	ldi	r21, 0x03	; 3
    6172:	0e 94 67 30 	call	0x60ce	; 0x60ce <TWI_read>
    6176:	08 95       	ret

00006178 <setLeds>:

// Apply current values of m_led0... m_led3
void setLeds()
{
	// This is setting both prescalers and both PWMs
	i2cDataLen = 6;
    6178:	86 e0       	ldi	r24, 0x06	; 6
    617a:	80 93 ec 06 	sts	0x06EC, r24
	i2cData[0] = REG_LED_PSC0 | REG_LED_AUTOINCREMENT;
    617e:	81 e1       	ldi	r24, 0x11	; 17
    6180:	80 93 79 03 	sts	0x0379, r24
	i2cData[1] = m_prescaler[ 0 ];
    6184:	80 91 83 03 	lds	r24, 0x0383
    6188:	80 93 7a 03 	sts	0x037A, r24
	i2cData[2] = m_pwm[ 0 ];
    618c:	80 91 6d 02 	lds	r24, 0x026D
    6190:	80 93 7b 03 	sts	0x037B, r24
	i2cData[3] = m_prescaler[ 1 ];
    6194:	80 91 84 03 	lds	r24, 0x0384
    6198:	80 93 7c 03 	sts	0x037C, r24
	i2cData[4] = m_pwm[ 1 ];
    619c:	80 91 6e 02 	lds	r24, 0x026E
    61a0:	80 93 7d 03 	sts	0x037D, r24
	i2cData[5] = m_ledstate;
    61a4:	80 91 82 03 	lds	r24, 0x0382
    61a8:	80 93 7e 03 	sts	0x037E, r24
	i2cDataDirection = i2cWrite;
    61ac:	10 92 ed 06 	sts	0x06ED, r1
	i2cDestination = PCA9533;
    61b0:	86 ec       	ldi	r24, 0xC6	; 198
    61b2:	90 e0       	ldi	r25, 0x00	; 0
    61b4:	90 93 f0 06 	sts	0x06F0, r25
    61b8:	80 93 ef 06 	sts	0x06EF, r24

	i2cAction();
    61bc:	0e 94 a6 30 	call	0x614c	; 0x614c <i2cAction>
}
    61c0:	08 95       	ret

000061c2 <TUM_LKN_Sensorboard_greenBlink>:
void TUM_LKN_Sensorboard_yellowBlink( uint8_t ctl )	{ setLedMode( 1, 0x02 | (ctl & 0x01) ); setLeds(); }

void TUM_LKN_Sensorboard_greenOn() 							{ setLedMode( 2, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_greenOff() 						{ setLedMode( 2, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_greenToggle() 					{ setLedMode( 2, getLedMode( 2 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_greenBlink( uint8_t ctl ) 	{ setLedMode( 2, 0x02 | (ctl & 0x01) ); setLeds(); }
    61c2:	68 2f       	mov	r22, r24
    61c4:	61 70       	andi	r22, 0x01	; 1
    61c6:	62 60       	ori	r22, 0x02	; 2
    61c8:	82 e0       	ldi	r24, 0x02	; 2
    61ca:	0e 94 3f 2f 	call	0x5e7e	; 0x5e7e <setLedMode>
    61ce:	0e 94 bc 30 	call	0x6178	; 0x6178 <setLeds>
    61d2:	08 95       	ret

000061d4 <TUM_LKN_Sensorboard_greenToggle>:
void TUM_LKN_Sensorboard_yellowToggle() 					{ setLedMode( 1, getLedMode( 1 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_yellowBlink( uint8_t ctl )	{ setLedMode( 1, 0x02 | (ctl & 0x01) ); setLeds(); }

void TUM_LKN_Sensorboard_greenOn() 							{ setLedMode( 2, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_greenOff() 						{ setLedMode( 2, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_greenToggle() 					{ setLedMode( 2, getLedMode( 2 ) ^ 0x01 ); setLeds(); }
    61d4:	82 e0       	ldi	r24, 0x02	; 2
    61d6:	0e 94 57 2f 	call	0x5eae	; 0x5eae <getLedMode>
    61da:	61 e0       	ldi	r22, 0x01	; 1
    61dc:	68 27       	eor	r22, r24
    61de:	82 e0       	ldi	r24, 0x02	; 2
    61e0:	0e 94 3f 2f 	call	0x5e7e	; 0x5e7e <setLedMode>
    61e4:	0e 94 bc 30 	call	0x6178	; 0x6178 <setLeds>
    61e8:	08 95       	ret

000061ea <TUM_LKN_Sensorboard_greenOff>:
void TUM_LKN_Sensorboard_yellowOff() 						{ setLedMode( 1, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_yellowToggle() 					{ setLedMode( 1, getLedMode( 1 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_yellowBlink( uint8_t ctl )	{ setLedMode( 1, 0x02 | (ctl & 0x01) ); setLeds(); }

void TUM_LKN_Sensorboard_greenOn() 							{ setLedMode( 2, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_greenOff() 						{ setLedMode( 2, REG_LED_OFF ); setLeds(); }
    61ea:	82 e0       	ldi	r24, 0x02	; 2
    61ec:	60 e0       	ldi	r22, 0x00	; 0
    61ee:	0e 94 3f 2f 	call	0x5e7e	; 0x5e7e <setLedMode>
    61f2:	0e 94 bc 30 	call	0x6178	; 0x6178 <setLeds>
    61f6:	08 95       	ret

000061f8 <TUM_LKN_Sensorboard_greenOn>:
void TUM_LKN_Sensorboard_yellowOn() 						{ setLedMode( 1, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_yellowOff() 						{ setLedMode( 1, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_yellowToggle() 					{ setLedMode( 1, getLedMode( 1 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_yellowBlink( uint8_t ctl )	{ setLedMode( 1, 0x02 | (ctl & 0x01) ); setLeds(); }

void TUM_LKN_Sensorboard_greenOn() 							{ setLedMode( 2, REG_LED_ON ); setLeds(); }
    61f8:	82 e0       	ldi	r24, 0x02	; 2
    61fa:	61 e0       	ldi	r22, 0x01	; 1
    61fc:	0e 94 3f 2f 	call	0x5e7e	; 0x5e7e <setLedMode>
    6200:	0e 94 bc 30 	call	0x6178	; 0x6178 <setLeds>
    6204:	08 95       	ret

00006206 <TUM_LKN_Sensorboard_yellowBlink>:
void TUM_LKN_Sensorboard_redBlink( uint8_t ctl ) 		{ setLedMode( 0, 0x02 | (ctl & 0x01) ); setLeds(); }

void TUM_LKN_Sensorboard_yellowOn() 						{ setLedMode( 1, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_yellowOff() 						{ setLedMode( 1, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_yellowToggle() 					{ setLedMode( 1, getLedMode( 1 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_yellowBlink( uint8_t ctl )	{ setLedMode( 1, 0x02 | (ctl & 0x01) ); setLeds(); }
    6206:	68 2f       	mov	r22, r24
    6208:	61 70       	andi	r22, 0x01	; 1
    620a:	62 60       	ori	r22, 0x02	; 2
    620c:	81 e0       	ldi	r24, 0x01	; 1
    620e:	0e 94 3f 2f 	call	0x5e7e	; 0x5e7e <setLedMode>
    6212:	0e 94 bc 30 	call	0x6178	; 0x6178 <setLeds>
    6216:	08 95       	ret

00006218 <TUM_LKN_Sensorboard_yellowToggle>:
void TUM_LKN_Sensorboard_redToggle() 						{ setLedMode( 0, getLedMode( 0 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_redBlink( uint8_t ctl ) 		{ setLedMode( 0, 0x02 | (ctl & 0x01) ); setLeds(); }

void TUM_LKN_Sensorboard_yellowOn() 						{ setLedMode( 1, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_yellowOff() 						{ setLedMode( 1, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_yellowToggle() 					{ setLedMode( 1, getLedMode( 1 ) ^ 0x01 ); setLeds(); }
    6218:	81 e0       	ldi	r24, 0x01	; 1
    621a:	0e 94 57 2f 	call	0x5eae	; 0x5eae <getLedMode>
    621e:	61 e0       	ldi	r22, 0x01	; 1
    6220:	68 27       	eor	r22, r24
    6222:	81 e0       	ldi	r24, 0x01	; 1
    6224:	0e 94 3f 2f 	call	0x5e7e	; 0x5e7e <setLedMode>
    6228:	0e 94 bc 30 	call	0x6178	; 0x6178 <setLeds>
    622c:	08 95       	ret

0000622e <TUM_LKN_Sensorboard_yellowOff>:
void TUM_LKN_Sensorboard_redOff() 							{ setLedMode( 0, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_redToggle() 						{ setLedMode( 0, getLedMode( 0 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_redBlink( uint8_t ctl ) 		{ setLedMode( 0, 0x02 | (ctl & 0x01) ); setLeds(); }

void TUM_LKN_Sensorboard_yellowOn() 						{ setLedMode( 1, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_yellowOff() 						{ setLedMode( 1, REG_LED_OFF ); setLeds(); }
    622e:	81 e0       	ldi	r24, 0x01	; 1
    6230:	60 e0       	ldi	r22, 0x00	; 0
    6232:	0e 94 3f 2f 	call	0x5e7e	; 0x5e7e <setLedMode>
    6236:	0e 94 bc 30 	call	0x6178	; 0x6178 <setLeds>
    623a:	08 95       	ret

0000623c <TUM_LKN_Sensorboard_yellowOn>:
void TUM_LKN_Sensorboard_redOn() 							{ setLedMode( 0, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_redOff() 							{ setLedMode( 0, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_redToggle() 						{ setLedMode( 0, getLedMode( 0 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_redBlink( uint8_t ctl ) 		{ setLedMode( 0, 0x02 | (ctl & 0x01) ); setLeds(); }

void TUM_LKN_Sensorboard_yellowOn() 						{ setLedMode( 1, REG_LED_ON ); setLeds(); }
    623c:	81 e0       	ldi	r24, 0x01	; 1
    623e:	61 e0       	ldi	r22, 0x01	; 1
    6240:	0e 94 3f 2f 	call	0x5e7e	; 0x5e7e <setLedMode>
    6244:	0e 94 bc 30 	call	0x6178	; 0x6178 <setLeds>
    6248:	08 95       	ret

0000624a <TUM_LKN_Sensorboard_redBlink>:
void TUM_LKN_Sensorboard_laserBlink( uint8_t ctl ) 	{ setLedMode( 3, 0x02 | (ctl & 0x01) ); setLeds(); }

void TUM_LKN_Sensorboard_redOn() 							{ setLedMode( 0, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_redOff() 							{ setLedMode( 0, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_redToggle() 						{ setLedMode( 0, getLedMode( 0 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_redBlink( uint8_t ctl ) 		{ setLedMode( 0, 0x02 | (ctl & 0x01) ); setLeds(); }
    624a:	68 2f       	mov	r22, r24
    624c:	61 70       	andi	r22, 0x01	; 1
    624e:	62 60       	ori	r22, 0x02	; 2
    6250:	80 e0       	ldi	r24, 0x00	; 0
    6252:	0e 94 3f 2f 	call	0x5e7e	; 0x5e7e <setLedMode>
    6256:	0e 94 bc 30 	call	0x6178	; 0x6178 <setLeds>
    625a:	08 95       	ret

0000625c <TUM_LKN_Sensorboard_redToggle>:
void TUM_LKN_Sensorboard_laserToggle() 					{ setLedMode( 3, getLedMode( 3 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_laserBlink( uint8_t ctl ) 	{ setLedMode( 3, 0x02 | (ctl & 0x01) ); setLeds(); }

void TUM_LKN_Sensorboard_redOn() 							{ setLedMode( 0, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_redOff() 							{ setLedMode( 0, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_redToggle() 						{ setLedMode( 0, getLedMode( 0 ) ^ 0x01 ); setLeds(); }
    625c:	80 e0       	ldi	r24, 0x00	; 0
    625e:	0e 94 57 2f 	call	0x5eae	; 0x5eae <getLedMode>
    6262:	61 e0       	ldi	r22, 0x01	; 1
    6264:	68 27       	eor	r22, r24
    6266:	80 e0       	ldi	r24, 0x00	; 0
    6268:	0e 94 3f 2f 	call	0x5e7e	; 0x5e7e <setLedMode>
    626c:	0e 94 bc 30 	call	0x6178	; 0x6178 <setLeds>
    6270:	08 95       	ret

00006272 <TUM_LKN_Sensorboard_redOff>:
void TUM_LKN_Sensorboard_laserOff() 						{ setLedMode( 3, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_laserToggle() 					{ setLedMode( 3, getLedMode( 3 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_laserBlink( uint8_t ctl ) 	{ setLedMode( 3, 0x02 | (ctl & 0x01) ); setLeds(); }

void TUM_LKN_Sensorboard_redOn() 							{ setLedMode( 0, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_redOff() 							{ setLedMode( 0, REG_LED_OFF ); setLeds(); }
    6272:	80 e0       	ldi	r24, 0x00	; 0
    6274:	60 e0       	ldi	r22, 0x00	; 0
    6276:	0e 94 3f 2f 	call	0x5e7e	; 0x5e7e <setLedMode>
    627a:	0e 94 bc 30 	call	0x6178	; 0x6178 <setLeds>
    627e:	08 95       	ret

00006280 <TUM_LKN_Sensorboard_redOn>:
void TUM_LKN_Sensorboard_laserOn() 							{ setLedMode( 3, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_laserOff() 						{ setLedMode( 3, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_laserToggle() 					{ setLedMode( 3, getLedMode( 3 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_laserBlink( uint8_t ctl ) 	{ setLedMode( 3, 0x02 | (ctl & 0x01) ); setLeds(); }

void TUM_LKN_Sensorboard_redOn() 							{ setLedMode( 0, REG_LED_ON ); setLeds(); }
    6280:	80 e0       	ldi	r24, 0x00	; 0
    6282:	61 e0       	ldi	r22, 0x01	; 1
    6284:	0e 94 3f 2f 	call	0x5e7e	; 0x5e7e <setLedMode>
    6288:	0e 94 bc 30 	call	0x6178	; 0x6178 <setLeds>
    628c:	08 95       	ret

0000628e <TUM_LKN_Sensorboard_laserBlink>:


void TUM_LKN_Sensorboard_laserOn() 							{ setLedMode( 3, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_laserOff() 						{ setLedMode( 3, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_laserToggle() 					{ setLedMode( 3, getLedMode( 3 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_laserBlink( uint8_t ctl ) 	{ setLedMode( 3, 0x02 | (ctl & 0x01) ); setLeds(); }
    628e:	68 2f       	mov	r22, r24
    6290:	61 70       	andi	r22, 0x01	; 1
    6292:	62 60       	ori	r22, 0x02	; 2
    6294:	83 e0       	ldi	r24, 0x03	; 3
    6296:	0e 94 3f 2f 	call	0x5e7e	; 0x5e7e <setLedMode>
    629a:	0e 94 bc 30 	call	0x6178	; 0x6178 <setLeds>
    629e:	08 95       	ret

000062a0 <TUM_LKN_Sensorboard_laserToggle>:



void TUM_LKN_Sensorboard_laserOn() 							{ setLedMode( 3, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_laserOff() 						{ setLedMode( 3, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_laserToggle() 					{ setLedMode( 3, getLedMode( 3 ) ^ 0x01 ); setLeds(); }
    62a0:	83 e0       	ldi	r24, 0x03	; 3
    62a2:	0e 94 57 2f 	call	0x5eae	; 0x5eae <getLedMode>
    62a6:	61 e0       	ldi	r22, 0x01	; 1
    62a8:	68 27       	eor	r22, r24
    62aa:	83 e0       	ldi	r24, 0x03	; 3
    62ac:	0e 94 3f 2f 	call	0x5e7e	; 0x5e7e <setLedMode>
    62b0:	0e 94 bc 30 	call	0x6178	; 0x6178 <setLeds>
    62b4:	08 95       	ret

000062b6 <TUM_LKN_Sensorboard_laserOff>:
}



void TUM_LKN_Sensorboard_laserOn() 							{ setLedMode( 3, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_laserOff() 						{ setLedMode( 3, REG_LED_OFF ); setLeds(); }
    62b6:	83 e0       	ldi	r24, 0x03	; 3
    62b8:	60 e0       	ldi	r22, 0x00	; 0
    62ba:	0e 94 3f 2f 	call	0x5e7e	; 0x5e7e <setLedMode>
    62be:	0e 94 bc 30 	call	0x6178	; 0x6178 <setLeds>
    62c2:	08 95       	ret

000062c4 <TUM_LKN_Sensorboard_laserOn>:
	m_pwm[ 1 ] = pwmFrac2Hex( dutyCycle );
}



void TUM_LKN_Sensorboard_laserOn() 							{ setLedMode( 3, REG_LED_ON ); setLeds(); }
    62c4:	83 e0       	ldi	r24, 0x03	; 3
    62c6:	61 e0       	ldi	r22, 0x01	; 1
    62c8:	0e 94 3f 2f 	call	0x5e7e	; 0x5e7e <setLedMode>
    62cc:	0e 94 bc 30 	call	0x6178	; 0x6178 <setLeds>
    62d0:	08 95       	ret

000062d2 <readADC>:
}



void readADC( uint8_t channel )
{
    62d2:	1f 93       	push	r17
    62d4:	cf 93       	push	r28
    62d6:	df 93       	push	r29
	//set the correct channel first
	channel &= 0x03;
    62d8:	83 70       	andi	r24, 0x03	; 3
	m_channel = channel;
    62da:	80 93 ee 06 	sts	0x06EE, r24
	i2cDataDirection = i2cWrite;		// write to the i2c bus
    62de:	10 92 ed 06 	sts	0x06ED, r1
	i2cDataLen = 1;
    62e2:	11 e0       	ldi	r17, 0x01	; 1
    62e4:	10 93 ec 06 	sts	0x06EC, r17
	i2cData[ 0 ] = REG_ADC_FOURSE | REG_ADC_AOUTENABLE | channel;
    62e8:	80 64       	ori	r24, 0x40	; 64
    62ea:	80 93 79 03 	sts	0x0379, r24
	i2cDestination = PCF8591;
    62ee:	c0 e9       	ldi	r28, 0x90	; 144
    62f0:	d0 e0       	ldi	r29, 0x00	; 0
    62f2:	d0 93 f0 06 	sts	0x06F0, r29
    62f6:	c0 93 ef 06 	sts	0x06EF, r28

	i2cAction();
    62fa:	0e 94 a6 30 	call	0x614c	; 0x614c <i2cAction>

	//and now read the analog input
	i2cDataDirection = i2cRead;	// read from the i2c bus
    62fe:	10 93 ed 06 	sts	0x06ED, r17
	i2cDataLen = 2;
    6302:	82 e0       	ldi	r24, 0x02	; 2
    6304:	80 93 ec 06 	sts	0x06EC, r24
	i2cDestination = PCF8591;
    6308:	d0 93 f0 06 	sts	0x06F0, r29
    630c:	c0 93 ef 06 	sts	0x06EF, r28

	i2cAction();
    6310:	0e 94 a6 30 	call	0x614c	; 0x614c <i2cAction>
}
    6314:	df 91       	pop	r29
    6316:	cf 91       	pop	r28
    6318:	1f 91       	pop	r17
    631a:	08 95       	ret

0000631c <TUM_LKN_Sensorboard_readChannel>:

void TUM_LKN_Sensorboard_readPhotoVoltage() { readADC( 0 ); }
void TUM_LKN_Sensorboard_readChannel1() { readADC( 1 ); }
void TUM_LKN_Sensorboard_readChannel2() { readADC( 2 ); }
void TUM_LKN_Sensorboard_readChannel3() { readADC( 3 ); }
void TUM_LKN_Sensorboard_readChannel( uint8_t ch ) { readADC( ch ); }
    631c:	0e 94 69 31 	call	0x62d2	; 0x62d2 <readADC>
    6320:	08 95       	ret

00006322 <TUM_LKN_Sensorboard_readChannel3>:
unsigned char TUM_LKN_Sensorboard_getCurrentStep() { return m_currentstep; }

void TUM_LKN_Sensorboard_readPhotoVoltage() { readADC( 0 ); }
void TUM_LKN_Sensorboard_readChannel1() { readADC( 1 ); }
void TUM_LKN_Sensorboard_readChannel2() { readADC( 2 ); }
void TUM_LKN_Sensorboard_readChannel3() { readADC( 3 ); }
    6322:	83 e0       	ldi	r24, 0x03	; 3
    6324:	0e 94 69 31 	call	0x62d2	; 0x62d2 <readADC>
    6328:	08 95       	ret

0000632a <TUM_LKN_Sensorboard_readChannel2>:

unsigned char TUM_LKN_Sensorboard_getCurrentStep() { return m_currentstep; }

void TUM_LKN_Sensorboard_readPhotoVoltage() { readADC( 0 ); }
void TUM_LKN_Sensorboard_readChannel1() { readADC( 1 ); }
void TUM_LKN_Sensorboard_readChannel2() { readADC( 2 ); }
    632a:	82 e0       	ldi	r24, 0x02	; 2
    632c:	0e 94 69 31 	call	0x62d2	; 0x62d2 <readADC>
    6330:	08 95       	ret

00006332 <TUM_LKN_Sensorboard_readChannel1>:


unsigned char TUM_LKN_Sensorboard_getCurrentStep() { return m_currentstep; }

void TUM_LKN_Sensorboard_readPhotoVoltage() { readADC( 0 ); }
void TUM_LKN_Sensorboard_readChannel1() { readADC( 1 ); }
    6332:	81 e0       	ldi	r24, 0x01	; 1
    6334:	0e 94 69 31 	call	0x62d2	; 0x62d2 <readADC>
    6338:	08 95       	ret

0000633a <TUM_LKN_Sensorboard_readPhotoVoltage>:



unsigned char TUM_LKN_Sensorboard_getCurrentStep() { return m_currentstep; }

void TUM_LKN_Sensorboard_readPhotoVoltage() { readADC( 0 ); }
    633a:	80 e0       	ldi	r24, 0x00	; 0
    633c:	0e 94 69 31 	call	0x62d2	; 0x62d2 <readADC>
    6340:	08 95       	ret

00006342 <writeDAC>:



void writeDAC( uint8_t value )
{
	i2cDataDirection = i2cWrite;		// write to the i2c bus
    6342:	10 92 ed 06 	sts	0x06ED, r1
	i2cDataLen = 2;
    6346:	92 e0       	ldi	r25, 0x02	; 2
    6348:	90 93 ec 06 	sts	0x06EC, r25
	i2cData[ 0 ] = REG_ADC_FOURSE | REG_ADC_AOUTENABLE;
    634c:	90 e4       	ldi	r25, 0x40	; 64
    634e:	90 93 79 03 	sts	0x0379, r25
	i2cData[ 1 ] = value;
    6352:	80 93 7a 03 	sts	0x037A, r24
	i2cDestination = PCF8591;
    6356:	80 e9       	ldi	r24, 0x90	; 144
    6358:	90 e0       	ldi	r25, 0x00	; 0
    635a:	90 93 f0 06 	sts	0x06F0, r25
    635e:	80 93 ef 06 	sts	0x06EF, r24

	i2cAction();
    6362:	0e 94 a6 30 	call	0x614c	; 0x614c <i2cAction>
}
    6366:	08 95       	ret

00006368 <TUM_LKN_Sensorboard_writeValue>:
void TUM_LKN_Sensorboard_readPhotoVoltage() { readADC( 0 ); }
void TUM_LKN_Sensorboard_readChannel1() { readADC( 1 ); }
void TUM_LKN_Sensorboard_readChannel2() { readADC( 2 ); }
void TUM_LKN_Sensorboard_readChannel3() { readADC( 3 ); }
void TUM_LKN_Sensorboard_readChannel( uint8_t ch ) { readADC( ch ); }
void TUM_LKN_Sensorboard_writeValue( double voltage ) { writeDAC( V2S( voltage ) ); }
    6368:	0e 94 84 2f 	call	0x5f08	; 0x5f08 <V2S>
    636c:	0e 94 a1 31 	call	0x6342	; 0x6342 <writeDAC>
    6370:	08 95       	ret

00006372 <readIOs>:



void readIOs()
{
	i2cDataDirection = i2cRead;
    6372:	81 e0       	ldi	r24, 0x01	; 1
    6374:	80 93 ed 06 	sts	0x06ED, r24
	i2cDataLen = 1;
    6378:	80 93 ec 06 	sts	0x06EC, r24
	i2cDestination = PCF8574;
    637c:	80 e4       	ldi	r24, 0x40	; 64
    637e:	90 e0       	ldi	r25, 0x00	; 0
    6380:	90 93 f0 06 	sts	0x06F0, r25
    6384:	80 93 ef 06 	sts	0x06EF, r24

	i2cAction();
    6388:	0e 94 a6 30 	call	0x614c	; 0x614c <i2cAction>
}
    638c:	08 95       	ret

0000638e <writeIOs>:


//this is ok
void writeIOs( uint8_t data )
{
	i2cData[ 0 ] = m_lastxs = data;
    638e:	80 93 81 03 	sts	0x0381, r24
    6392:	80 93 79 03 	sts	0x0379, r24
	i2cDataLen = 1;
    6396:	81 e0       	ldi	r24, 0x01	; 1
    6398:	80 93 ec 06 	sts	0x06EC, r24
	i2cDataDirection = i2cWrite;
    639c:	10 92 ed 06 	sts	0x06ED, r1
	i2cDestination = PCF8574;
    63a0:	80 e4       	ldi	r24, 0x40	; 64
    63a2:	90 e0       	ldi	r25, 0x00	; 0
    63a4:	90 93 f0 06 	sts	0x06F0, r25
    63a8:	80 93 ef 06 	sts	0x06EF, r24

	i2cAction();
    63ac:	0e 94 a6 30 	call	0x614c	; 0x614c <i2cAction>
}
    63b0:	08 95       	ret

000063b2 <TUM_LKN_Sensorboard_halfStepCW>:



void TUM_LKN_Sensorboard_halfStepCW()
{
	writeIOs( setBits( m_lastxs, 0x0F, steps[ m_currentstep ] ) );
    63b2:	80 91 78 03 	lds	r24, 0x0378
    63b6:	e1 e6       	ldi	r30, 0x61	; 97
    63b8:	f2 e0       	ldi	r31, 0x02	; 2
    63ba:	e8 0f       	add	r30, r24
    63bc:	f1 1d       	adc	r31, r1
// Conversion functions

double S2V( uint8_t s ) { return (m_vbatt * ((double)s)) / 256.; }
uint8_t V2S( double v ) { return (uint8_t) ( (v * 256.) / m_vbatt ); }

uint8_t setBits( uint8_t data, uint8_t mask, uint8_t bits ) { return( ( data & mask ) | bits ); }
    63be:	80 91 81 03 	lds	r24, 0x0381
    63c2:	8f 70       	andi	r24, 0x0F	; 15
    63c4:	90 81       	ld	r25, Z



void TUM_LKN_Sensorboard_halfStepCW()
{
	writeIOs( setBits( m_lastxs, 0x0F, steps[ m_currentstep ] ) );
    63c6:	89 2b       	or	r24, r25
    63c8:	0e 94 c7 31 	call	0x638e	; 0x638e <writeIOs>
	m_currentstep = (m_currentstep + 7) & 0x07;
    63cc:	80 91 78 03 	lds	r24, 0x0378
    63d0:	89 5f       	subi	r24, 0xF9	; 249
    63d2:	87 70       	andi	r24, 0x07	; 7
    63d4:	80 93 78 03 	sts	0x0378, r24
}
    63d8:	08 95       	ret

000063da <TUM_LKN_Sensorboard_halfStepCCW>:



void TUM_LKN_Sensorboard_halfStepCCW()
{
	writeIOs( setBits( m_lastxs, 0x0F, steps[ m_currentstep ] ) );
    63da:	80 91 78 03 	lds	r24, 0x0378
    63de:	e1 e6       	ldi	r30, 0x61	; 97
    63e0:	f2 e0       	ldi	r31, 0x02	; 2
    63e2:	e8 0f       	add	r30, r24
    63e4:	f1 1d       	adc	r31, r1
// Conversion functions

double S2V( uint8_t s ) { return (m_vbatt * ((double)s)) / 256.; }
uint8_t V2S( double v ) { return (uint8_t) ( (v * 256.) / m_vbatt ); }

uint8_t setBits( uint8_t data, uint8_t mask, uint8_t bits ) { return( ( data & mask ) | bits ); }
    63e6:	80 91 81 03 	lds	r24, 0x0381
    63ea:	8f 70       	andi	r24, 0x0F	; 15
    63ec:	90 81       	ld	r25, Z



void TUM_LKN_Sensorboard_halfStepCCW()
{
	writeIOs( setBits( m_lastxs, 0x0F, steps[ m_currentstep ] ) );
    63ee:	89 2b       	or	r24, r25
    63f0:	0e 94 c7 31 	call	0x638e	; 0x638e <writeIOs>
	m_currentstep = (m_currentstep + 1) & 0x07;
    63f4:	80 91 78 03 	lds	r24, 0x0378
    63f8:	8f 5f       	subi	r24, 0xFF	; 255
    63fa:	87 70       	andi	r24, 0x07	; 7
    63fc:	80 93 78 03 	sts	0x0378, r24
}
    6400:	08 95       	ret

00006402 <TUM_LKN_Sensorboard_stepCW>:



void TUM_LKN_Sensorboard_stepCW()
{
	writeIOs( setBits( m_lastxs, 0x0F, steps[ m_currentstep ] ) );
    6402:	80 91 78 03 	lds	r24, 0x0378
    6406:	e1 e6       	ldi	r30, 0x61	; 97
    6408:	f2 e0       	ldi	r31, 0x02	; 2
    640a:	e8 0f       	add	r30, r24
    640c:	f1 1d       	adc	r31, r1
// Conversion functions

double S2V( uint8_t s ) { return (m_vbatt * ((double)s)) / 256.; }
uint8_t V2S( double v ) { return (uint8_t) ( (v * 256.) / m_vbatt ); }

uint8_t setBits( uint8_t data, uint8_t mask, uint8_t bits ) { return( ( data & mask ) | bits ); }
    640e:	80 91 81 03 	lds	r24, 0x0381
    6412:	8f 70       	andi	r24, 0x0F	; 15
    6414:	90 81       	ld	r25, Z



void TUM_LKN_Sensorboard_stepCW()
{
	writeIOs( setBits( m_lastxs, 0x0F, steps[ m_currentstep ] ) );
    6416:	89 2b       	or	r24, r25
    6418:	0e 94 c7 31 	call	0x638e	; 0x638e <writeIOs>
	m_currentstep = (m_currentstep + 6) & 0x06;
    641c:	80 91 78 03 	lds	r24, 0x0378
    6420:	8a 5f       	subi	r24, 0xFA	; 250
    6422:	86 70       	andi	r24, 0x06	; 6
    6424:	80 93 78 03 	sts	0x0378, r24
}
    6428:	08 95       	ret

0000642a <TUM_LKN_Sensorboard_stepCCW>:
    writeIOs( setBits( m_lastxs, 0x0F, 0xF0 ) );
}

void TUM_LKN_Sensorboard_stepCCW()
{
	writeIOs( setBits( m_lastxs, 0x0F, steps[ m_currentstep ] ) );
    642a:	80 91 78 03 	lds	r24, 0x0378
    642e:	e1 e6       	ldi	r30, 0x61	; 97
    6430:	f2 e0       	ldi	r31, 0x02	; 2
    6432:	e8 0f       	add	r30, r24
    6434:	f1 1d       	adc	r31, r1
// Conversion functions

double S2V( uint8_t s ) { return (m_vbatt * ((double)s)) / 256.; }
uint8_t V2S( double v ) { return (uint8_t) ( (v * 256.) / m_vbatt ); }

uint8_t setBits( uint8_t data, uint8_t mask, uint8_t bits ) { return( ( data & mask ) | bits ); }
    6436:	80 91 81 03 	lds	r24, 0x0381
    643a:	8f 70       	andi	r24, 0x0F	; 15
    643c:	90 81       	ld	r25, Z
    writeIOs( setBits( m_lastxs, 0x0F, 0xF0 ) );
}

void TUM_LKN_Sensorboard_stepCCW()
{
	writeIOs( setBits( m_lastxs, 0x0F, steps[ m_currentstep ] ) );
    643e:	89 2b       	or	r24, r25
    6440:	0e 94 c7 31 	call	0x638e	; 0x638e <writeIOs>
	m_currentstep = (m_currentstep + 2) & 0x06;
    6444:	80 91 78 03 	lds	r24, 0x0378
    6448:	8e 5f       	subi	r24, 0xFE	; 254
    644a:	86 70       	andi	r24, 0x06	; 6
    644c:	80 93 78 03 	sts	0x0378, r24
}
    6450:	08 95       	ret

00006452 <TUM_LKN_Sensorboard_StepperIdle>:
// Conversion functions

double S2V( uint8_t s ) { return (m_vbatt * ((double)s)) / 256.; }
uint8_t V2S( double v ) { return (uint8_t) ( (v * 256.) / m_vbatt ); }

uint8_t setBits( uint8_t data, uint8_t mask, uint8_t bits ) { return( ( data & mask ) | bits ); }
    6452:	80 91 81 03 	lds	r24, 0x0381
void TUM_LKN_Sensorboard_setBeeper( bool set ) 				{ writeIOs( setBits( m_lastxs, 0xF7, (set == FALSE) ? 0x08 : 0x00 ) ); }


void TUM_LKN_Sensorboard_StepperIdle()
{
    writeIOs( setBits( m_lastxs, 0x0F, 0xF0 ) );
    6456:	80 6f       	ori	r24, 0xF0	; 240
    6458:	0e 94 c7 31 	call	0x638e	; 0x638e <writeIOs>
}
    645c:	08 95       	ret

0000645e <TUM_LKN_Sensorboard_setBeeper>:
// Convenience functions
void TUM_LKN_Sensorboard_init() 									{ writeIOs( 0xFF ); writeDAC( 0x00 ); }
//TUM_LKN_Sensorboard_readIOs() 								{ readIOs(); }
void TUM_LKN_Sensorboard_writeIOs( uint8_t data ) 			{ writeIOs( data ); }
void TUM_LKN_Sensorboard_writeIO( uint8_t io, bool set ) { writeIOs( setBits( m_lastxs, ~(0x01 << io), (set == TRUE) ? (0x01 << io) : 0x00 ) ); }
void TUM_LKN_Sensorboard_setBeeper( bool set ) 				{ writeIOs( setBits( m_lastxs, 0xF7, (set == FALSE) ? 0x08 : 0x00 ) ); }
    645e:	90 91 81 03 	lds	r25, 0x0381
    6462:	88 23       	and	r24, r24
    6464:	11 f4       	brne	.+4      	; 0x646a <TUM_LKN_Sensorboard_setBeeper+0xc>
    6466:	88 e0       	ldi	r24, 0x08	; 8
    6468:	01 c0       	rjmp	.+2      	; 0x646c <TUM_LKN_Sensorboard_setBeeper+0xe>
    646a:	80 e0       	ldi	r24, 0x00	; 0
// Conversion functions

double S2V( uint8_t s ) { return (m_vbatt * ((double)s)) / 256.; }
uint8_t V2S( double v ) { return (uint8_t) ( (v * 256.) / m_vbatt ); }

uint8_t setBits( uint8_t data, uint8_t mask, uint8_t bits ) { return( ( data & mask ) | bits ); }
    646c:	97 7f       	andi	r25, 0xF7	; 247
// Convenience functions
void TUM_LKN_Sensorboard_init() 									{ writeIOs( 0xFF ); writeDAC( 0x00 ); }
//TUM_LKN_Sensorboard_readIOs() 								{ readIOs(); }
void TUM_LKN_Sensorboard_writeIOs( uint8_t data ) 			{ writeIOs( data ); }
void TUM_LKN_Sensorboard_writeIO( uint8_t io, bool set ) { writeIOs( setBits( m_lastxs, ~(0x01 << io), (set == TRUE) ? (0x01 << io) : 0x00 ) ); }
void TUM_LKN_Sensorboard_setBeeper( bool set ) 				{ writeIOs( setBits( m_lastxs, 0xF7, (set == FALSE) ? 0x08 : 0x00 ) ); }
    646e:	89 2b       	or	r24, r25
    6470:	0e 94 c7 31 	call	0x638e	; 0x638e <writeIOs>
    6474:	08 95       	ret

00006476 <TUM_LKN_Sensorboard_writeIO>:

// Convenience functions
void TUM_LKN_Sensorboard_init() 									{ writeIOs( 0xFF ); writeDAC( 0x00 ); }
//TUM_LKN_Sensorboard_readIOs() 								{ readIOs(); }
void TUM_LKN_Sensorboard_writeIOs( uint8_t data ) 			{ writeIOs( data ); }
void TUM_LKN_Sensorboard_writeIO( uint8_t io, bool set ) { writeIOs( setBits( m_lastxs, ~(0x01 << io), (set == TRUE) ? (0x01 << io) : 0x00 ) ); }
    6476:	90 91 81 03 	lds	r25, 0x0381
    647a:	21 e0       	ldi	r18, 0x01	; 1
    647c:	30 e0       	ldi	r19, 0x00	; 0
    647e:	02 c0       	rjmp	.+4      	; 0x6484 <TUM_LKN_Sensorboard_writeIO+0xe>
    6480:	22 0f       	add	r18, r18
    6482:	33 1f       	adc	r19, r19
    6484:	8a 95       	dec	r24
    6486:	e2 f7       	brpl	.-8      	; 0x6480 <TUM_LKN_Sensorboard_writeIO+0xa>
    6488:	82 2f       	mov	r24, r18
    648a:	80 95       	com	r24
    648c:	66 23       	and	r22, r22
    648e:	09 f4       	brne	.+2      	; 0x6492 <TUM_LKN_Sensorboard_writeIO+0x1c>
    6490:	20 e0       	ldi	r18, 0x00	; 0
// Conversion functions

double S2V( uint8_t s ) { return (m_vbatt * ((double)s)) / 256.; }
uint8_t V2S( double v ) { return (uint8_t) ( (v * 256.) / m_vbatt ); }

uint8_t setBits( uint8_t data, uint8_t mask, uint8_t bits ) { return( ( data & mask ) | bits ); }
    6492:	98 23       	and	r25, r24

// Convenience functions
void TUM_LKN_Sensorboard_init() 									{ writeIOs( 0xFF ); writeDAC( 0x00 ); }
//TUM_LKN_Sensorboard_readIOs() 								{ readIOs(); }
void TUM_LKN_Sensorboard_writeIOs( uint8_t data ) 			{ writeIOs( data ); }
void TUM_LKN_Sensorboard_writeIO( uint8_t io, bool set ) { writeIOs( setBits( m_lastxs, ~(0x01 << io), (set == TRUE) ? (0x01 << io) : 0x00 ) ); }
    6494:	82 2f       	mov	r24, r18
    6496:	89 2b       	or	r24, r25
    6498:	0e 94 c7 31 	call	0x638e	; 0x638e <writeIOs>
    649c:	08 95       	ret

0000649e <TUM_LKN_Sensorboard_writeIOs>:


// Convenience functions
void TUM_LKN_Sensorboard_init() 									{ writeIOs( 0xFF ); writeDAC( 0x00 ); }
//TUM_LKN_Sensorboard_readIOs() 								{ readIOs(); }
void TUM_LKN_Sensorboard_writeIOs( uint8_t data ) 			{ writeIOs( data ); }
    649e:	0e 94 c7 31 	call	0x638e	; 0x638e <writeIOs>
    64a2:	08 95       	ret

000064a4 <TUM_LKN_Sensorboard_init>:
}



// Convenience functions
void TUM_LKN_Sensorboard_init() 									{ writeIOs( 0xFF ); writeDAC( 0x00 ); }
    64a4:	8f ef       	ldi	r24, 0xFF	; 255
    64a6:	0e 94 c7 31 	call	0x638e	; 0x638e <writeIOs>
    64aa:	80 e0       	ldi	r24, 0x00	; 0
    64ac:	0e 94 a1 31 	call	0x6342	; 0x6342 <writeDAC>
    64b0:	08 95       	ret

000064b2 <nrk_start_high_ready_task>:

.global nrk_start_high_ready_task 

nrk_start_high_ready_task:

	lds r26,nrk_high_ready_TCB		
    64b2:	a0 91 b3 06 	lds	r26, 0x06B3
	lds r27,nrk_high_ready_TCB+1
    64b6:	b0 91 b4 06 	lds	r27, 0x06B4

    	;x points to &OSTCB[x]
    
	ld r28,x+
    64ba:	cd 91       	ld	r28, X+
	out __SP_L__, r28
    64bc:	cd bf       	out	0x3d, r28	; 61
	ld r29,x+
    64be:	dd 91       	ld	r29, X+
	out __SP_H__, r29
    64c0:	de bf       	out	0x3e, r29	; 62
  
	pop r31	
    64c2:	ff 91       	pop	r31
	pop r30
    64c4:	ef 91       	pop	r30
	pop r29
    64c6:	df 91       	pop	r29
	pop r28
    64c8:	cf 91       	pop	r28
	pop r27
    64ca:	bf 91       	pop	r27
	pop r26
    64cc:	af 91       	pop	r26
	pop r25
    64ce:	9f 91       	pop	r25
	pop r24			
    64d0:	8f 91       	pop	r24
	pop r23
    64d2:	7f 91       	pop	r23
	pop r22
    64d4:	6f 91       	pop	r22
	pop r21
    64d6:	5f 91       	pop	r21
	pop r20	
    64d8:	4f 91       	pop	r20
	pop r19
    64da:	3f 91       	pop	r19
	pop r18	
    64dc:	2f 91       	pop	r18
	pop r17
    64de:	1f 91       	pop	r17
	pop r16
    64e0:	0f 91       	pop	r16
	pop r15
    64e2:	ff 90       	pop	r15
	pop r14
    64e4:	ef 90       	pop	r14
	pop r13
    64e6:	df 90       	pop	r13
	pop r12
    64e8:	cf 90       	pop	r12
	pop r11
    64ea:	bf 90       	pop	r11
	pop r10
    64ec:	af 90       	pop	r10
	pop r9
    64ee:	9f 90       	pop	r9
	pop r8
    64f0:	8f 90       	pop	r8
	pop r7
    64f2:	7f 90       	pop	r7
	pop r6
    64f4:	6f 90       	pop	r6
	pop r5
    64f6:	5f 90       	pop	r5
	pop r4
    64f8:	4f 90       	pop	r4
	pop r3
    64fa:	3f 90       	pop	r3
	pop r2
    64fc:	2f 90       	pop	r2
	pop r1
    64fe:	1f 90       	pop	r1
	pop r0
    6500:	0f 90       	pop	r0
	out __SREG__, r0
    6502:	0f be       	out	0x3f, r0	; 63
	pop r0	
    6504:	0f 90       	pop	r0
	   
    	reti 
    6506:	18 95       	reti

00006508 <__udivdi3>:
    6508:	a8 e3       	ldi	r26, 0x38	; 56
    650a:	b0 e0       	ldi	r27, 0x00	; 0
    650c:	ea e8       	ldi	r30, 0x8A	; 138
    650e:	f2 e3       	ldi	r31, 0x32	; 50
    6510:	0c 94 55 40 	jmp	0x80aa	; 0x80aa <__prologue_saves__>
    6514:	29 83       	std	Y+1, r18	; 0x01
    6516:	3a 83       	std	Y+2, r19	; 0x02
    6518:	4b 83       	std	Y+3, r20	; 0x03
    651a:	5c 83       	std	Y+4, r21	; 0x04
    651c:	6d 83       	std	Y+5, r22	; 0x05
    651e:	7e 83       	std	Y+6, r23	; 0x06
    6520:	8f 83       	std	Y+7, r24	; 0x07
    6522:	98 87       	std	Y+8, r25	; 0x08
    6524:	a9 86       	std	Y+9, r10	; 0x09
    6526:	ba 86       	std	Y+10, r11	; 0x0a
    6528:	cb 86       	std	Y+11, r12	; 0x0b
    652a:	dc 86       	std	Y+12, r13	; 0x0c
    652c:	ed 86       	std	Y+13, r14	; 0x0d
    652e:	fe 86       	std	Y+14, r15	; 0x0e
    6530:	0f 87       	std	Y+15, r16	; 0x0f
    6532:	18 8b       	std	Y+16, r17	; 0x10
    6534:	e9 84       	ldd	r14, Y+9	; 0x09
    6536:	fa 84       	ldd	r15, Y+10	; 0x0a
    6538:	0b 85       	ldd	r16, Y+11	; 0x0b
    653a:	1c 85       	ldd	r17, Y+12	; 0x0c
    653c:	2d 85       	ldd	r18, Y+13	; 0x0d
    653e:	3e 85       	ldd	r19, Y+14	; 0x0e
    6540:	4f 85       	ldd	r20, Y+15	; 0x0f
    6542:	58 89       	ldd	r21, Y+16	; 0x10
    6544:	29 80       	ldd	r2, Y+1	; 0x01
    6546:	3a 80       	ldd	r3, Y+2	; 0x02
    6548:	4b 80       	ldd	r4, Y+3	; 0x03
    654a:	5c 80       	ldd	r5, Y+4	; 0x04
    654c:	2d a2       	std	Y+37, r2	; 0x25
    654e:	3e a2       	std	Y+38, r3	; 0x26
    6550:	4f a2       	std	Y+39, r4	; 0x27
    6552:	58 a6       	std	Y+40, r5	; 0x28
    6554:	ad 80       	ldd	r10, Y+5	; 0x05
    6556:	be 80       	ldd	r11, Y+6	; 0x06
    6558:	cf 80       	ldd	r12, Y+7	; 0x07
    655a:	d8 84       	ldd	r13, Y+8	; 0x08
    655c:	21 15       	cp	r18, r1
    655e:	31 05       	cpc	r19, r1
    6560:	41 05       	cpc	r20, r1
    6562:	51 05       	cpc	r21, r1
    6564:	09 f0       	breq	.+2      	; 0x6568 <__udivdi3+0x60>
    6566:	be c3       	rjmp	.+1916   	; 0x6ce4 <__udivdi3+0x7dc>
    6568:	ae 14       	cp	r10, r14
    656a:	bf 04       	cpc	r11, r15
    656c:	c0 06       	cpc	r12, r16
    656e:	d1 06       	cpc	r13, r17
    6570:	08 f0       	brcs	.+2      	; 0x6574 <__udivdi3+0x6c>
    6572:	4f c1       	rjmp	.+670    	; 0x6812 <__udivdi3+0x30a>
    6574:	20 e0       	ldi	r18, 0x00	; 0
    6576:	e2 16       	cp	r14, r18
    6578:	20 e0       	ldi	r18, 0x00	; 0
    657a:	f2 06       	cpc	r15, r18
    657c:	21 e0       	ldi	r18, 0x01	; 1
    657e:	02 07       	cpc	r16, r18
    6580:	20 e0       	ldi	r18, 0x00	; 0
    6582:	12 07       	cpc	r17, r18
    6584:	58 f4       	brcc	.+22     	; 0x659c <__udivdi3+0x94>
    6586:	3f ef       	ldi	r19, 0xFF	; 255
    6588:	e3 16       	cp	r14, r19
    658a:	f1 04       	cpc	r15, r1
    658c:	01 05       	cpc	r16, r1
    658e:	11 05       	cpc	r17, r1
    6590:	09 f0       	breq	.+2      	; 0x6594 <__udivdi3+0x8c>
    6592:	90 f4       	brcc	.+36     	; 0x65b8 <__udivdi3+0xb0>
    6594:	20 e0       	ldi	r18, 0x00	; 0
    6596:	30 e0       	ldi	r19, 0x00	; 0
    6598:	a9 01       	movw	r20, r18
    659a:	17 c0       	rjmp	.+46     	; 0x65ca <__udivdi3+0xc2>
    659c:	40 e0       	ldi	r20, 0x00	; 0
    659e:	e4 16       	cp	r14, r20
    65a0:	40 e0       	ldi	r20, 0x00	; 0
    65a2:	f4 06       	cpc	r15, r20
    65a4:	40 e0       	ldi	r20, 0x00	; 0
    65a6:	04 07       	cpc	r16, r20
    65a8:	41 e0       	ldi	r20, 0x01	; 1
    65aa:	14 07       	cpc	r17, r20
    65ac:	50 f4       	brcc	.+20     	; 0x65c2 <__udivdi3+0xba>
    65ae:	20 e1       	ldi	r18, 0x10	; 16
    65b0:	30 e0       	ldi	r19, 0x00	; 0
    65b2:	40 e0       	ldi	r20, 0x00	; 0
    65b4:	50 e0       	ldi	r21, 0x00	; 0
    65b6:	09 c0       	rjmp	.+18     	; 0x65ca <__udivdi3+0xc2>
    65b8:	28 e0       	ldi	r18, 0x08	; 8
    65ba:	30 e0       	ldi	r19, 0x00	; 0
    65bc:	40 e0       	ldi	r20, 0x00	; 0
    65be:	50 e0       	ldi	r21, 0x00	; 0
    65c0:	04 c0       	rjmp	.+8      	; 0x65ca <__udivdi3+0xc2>
    65c2:	28 e1       	ldi	r18, 0x18	; 24
    65c4:	30 e0       	ldi	r19, 0x00	; 0
    65c6:	40 e0       	ldi	r20, 0x00	; 0
    65c8:	50 e0       	ldi	r21, 0x00	; 0
    65ca:	d8 01       	movw	r26, r16
    65cc:	c7 01       	movw	r24, r14
    65ce:	02 2e       	mov	r0, r18
    65d0:	04 c0       	rjmp	.+8      	; 0x65da <__udivdi3+0xd2>
    65d2:	b6 95       	lsr	r27
    65d4:	a7 95       	ror	r26
    65d6:	97 95       	ror	r25
    65d8:	87 95       	ror	r24
    65da:	0a 94       	dec	r0
    65dc:	d2 f7       	brpl	.-12     	; 0x65d2 <__udivdi3+0xca>
    65de:	81 59       	subi	r24, 0x91	; 145
    65e0:	9d 4f       	sbci	r25, 0xFD	; 253
    65e2:	dc 01       	movw	r26, r24
    65e4:	6c 91       	ld	r22, X
    65e6:	80 e2       	ldi	r24, 0x20	; 32
    65e8:	90 e0       	ldi	r25, 0x00	; 0
    65ea:	a0 e0       	ldi	r26, 0x00	; 0
    65ec:	b0 e0       	ldi	r27, 0x00	; 0
    65ee:	82 1b       	sub	r24, r18
    65f0:	93 0b       	sbc	r25, r19
    65f2:	a4 0b       	sbc	r26, r20
    65f4:	b5 0b       	sbc	r27, r21
    65f6:	86 1b       	sub	r24, r22
    65f8:	91 09       	sbc	r25, r1
    65fa:	a1 09       	sbc	r26, r1
    65fc:	b1 09       	sbc	r27, r1
    65fe:	00 97       	sbiw	r24, 0x00	; 0
    6600:	a1 05       	cpc	r26, r1
    6602:	b1 05       	cpc	r27, r1
    6604:	a1 f1       	breq	.+104    	; 0x666e <__udivdi3+0x166>
    6606:	08 2e       	mov	r0, r24
    6608:	04 c0       	rjmp	.+8      	; 0x6612 <__udivdi3+0x10a>
    660a:	ee 0c       	add	r14, r14
    660c:	ff 1c       	adc	r15, r15
    660e:	00 1f       	adc	r16, r16
    6610:	11 1f       	adc	r17, r17
    6612:	0a 94       	dec	r0
    6614:	d2 f7       	brpl	.-12     	; 0x660a <__udivdi3+0x102>
    6616:	a6 01       	movw	r20, r12
    6618:	95 01       	movw	r18, r10
    661a:	08 2e       	mov	r0, r24
    661c:	04 c0       	rjmp	.+8      	; 0x6626 <__udivdi3+0x11e>
    661e:	22 0f       	add	r18, r18
    6620:	33 1f       	adc	r19, r19
    6622:	44 1f       	adc	r20, r20
    6624:	55 1f       	adc	r21, r21
    6626:	0a 94       	dec	r0
    6628:	d2 f7       	brpl	.-12     	; 0x661e <__udivdi3+0x116>
    662a:	60 e2       	ldi	r22, 0x20	; 32
    662c:	70 e0       	ldi	r23, 0x00	; 0
    662e:	68 1b       	sub	r22, r24
    6630:	79 0b       	sbc	r23, r25
    6632:	ad a0       	ldd	r10, Y+37	; 0x25
    6634:	be a0       	ldd	r11, Y+38	; 0x26
    6636:	cf a0       	ldd	r12, Y+39	; 0x27
    6638:	d8 a4       	ldd	r13, Y+40	; 0x28
    663a:	04 c0       	rjmp	.+8      	; 0x6644 <__udivdi3+0x13c>
    663c:	d6 94       	lsr	r13
    663e:	c7 94       	ror	r12
    6640:	b7 94       	ror	r11
    6642:	a7 94       	ror	r10
    6644:	6a 95       	dec	r22
    6646:	d2 f7       	brpl	.-12     	; 0x663c <__udivdi3+0x134>
    6648:	a2 2a       	or	r10, r18
    664a:	b3 2a       	or	r11, r19
    664c:	c4 2a       	or	r12, r20
    664e:	d5 2a       	or	r13, r21
    6650:	2d a0       	ldd	r2, Y+37	; 0x25
    6652:	3e a0       	ldd	r3, Y+38	; 0x26
    6654:	4f a0       	ldd	r4, Y+39	; 0x27
    6656:	58 a4       	ldd	r5, Y+40	; 0x28
    6658:	04 c0       	rjmp	.+8      	; 0x6662 <__udivdi3+0x15a>
    665a:	22 0c       	add	r2, r2
    665c:	33 1c       	adc	r3, r3
    665e:	44 1c       	adc	r4, r4
    6660:	55 1c       	adc	r5, r5
    6662:	8a 95       	dec	r24
    6664:	d2 f7       	brpl	.-12     	; 0x665a <__udivdi3+0x152>
    6666:	2d a2       	std	Y+37, r2	; 0x25
    6668:	3e a2       	std	Y+38, r3	; 0x26
    666a:	4f a2       	std	Y+39, r4	; 0x27
    666c:	58 a6       	std	Y+40, r5	; 0x28
    666e:	38 01       	movw	r6, r16
    6670:	88 24       	eor	r8, r8
    6672:	99 24       	eor	r9, r9
    6674:	a8 01       	movw	r20, r16
    6676:	97 01       	movw	r18, r14
    6678:	40 70       	andi	r20, 0x00	; 0
    667a:	50 70       	andi	r21, 0x00	; 0
    667c:	2d 8f       	std	Y+29, r18	; 0x1d
    667e:	3e 8f       	std	Y+30, r19	; 0x1e
    6680:	4f 8f       	std	Y+31, r20	; 0x1f
    6682:	58 a3       	std	Y+32, r21	; 0x20
    6684:	c6 01       	movw	r24, r12
    6686:	b5 01       	movw	r22, r10
    6688:	a4 01       	movw	r20, r8
    668a:	93 01       	movw	r18, r6
    668c:	0e 94 33 40 	call	0x8066	; 0x8066 <__udivmodsi4>
    6690:	22 2e       	mov	r2, r18
    6692:	53 2e       	mov	r5, r19
    6694:	44 2e       	mov	r4, r20
    6696:	35 2e       	mov	r3, r21
    6698:	69 a3       	std	Y+33, r22	; 0x21
    669a:	7a a3       	std	Y+34, r23	; 0x22
    669c:	8b a3       	std	Y+35, r24	; 0x23
    669e:	9c a3       	std	Y+36, r25	; 0x24
    66a0:	c6 01       	movw	r24, r12
    66a2:	b5 01       	movw	r22, r10
    66a4:	a4 01       	movw	r20, r8
    66a6:	93 01       	movw	r18, r6
    66a8:	0e 94 33 40 	call	0x8066	; 0x8066 <__udivmodsi4>
    66ac:	82 2d       	mov	r24, r2
    66ae:	95 2d       	mov	r25, r5
    66b0:	a4 2d       	mov	r26, r4
    66b2:	b3 2d       	mov	r27, r3
    66b4:	89 8f       	std	Y+25, r24	; 0x19
    66b6:	9a 8f       	std	Y+26, r25	; 0x1a
    66b8:	ab 8f       	std	Y+27, r26	; 0x1b
    66ba:	bc 8f       	std	Y+28, r27	; 0x1c
    66bc:	bc 01       	movw	r22, r24
    66be:	cd 01       	movw	r24, r26
    66c0:	2d 8d       	ldd	r18, Y+29	; 0x1d
    66c2:	3e 8d       	ldd	r19, Y+30	; 0x1e
    66c4:	4f 8d       	ldd	r20, Y+31	; 0x1f
    66c6:	58 a1       	ldd	r21, Y+32	; 0x20
    66c8:	0e 94 00 40 	call	0x8000	; 0x8000 <__mulsi3>
    66cc:	5b 01       	movw	r10, r22
    66ce:	6c 01       	movw	r12, r24
    66d0:	49 a1       	ldd	r20, Y+33	; 0x21
    66d2:	5a a1       	ldd	r21, Y+34	; 0x22
    66d4:	6b a1       	ldd	r22, Y+35	; 0x23
    66d6:	7c a1       	ldd	r23, Y+36	; 0x24
    66d8:	da 01       	movw	r26, r20
    66da:	99 27       	eor	r25, r25
    66dc:	88 27       	eor	r24, r24
    66de:	2d a0       	ldd	r2, Y+37	; 0x25
    66e0:	3e a0       	ldd	r3, Y+38	; 0x26
    66e2:	4f a0       	ldd	r4, Y+39	; 0x27
    66e4:	58 a4       	ldd	r5, Y+40	; 0x28
    66e6:	92 01       	movw	r18, r4
    66e8:	44 27       	eor	r20, r20
    66ea:	55 27       	eor	r21, r21
    66ec:	82 2b       	or	r24, r18
    66ee:	93 2b       	or	r25, r19
    66f0:	a4 2b       	or	r26, r20
    66f2:	b5 2b       	or	r27, r21
    66f4:	8a 15       	cp	r24, r10
    66f6:	9b 05       	cpc	r25, r11
    66f8:	ac 05       	cpc	r26, r12
    66fa:	bd 05       	cpc	r27, r13
    66fc:	30 f5       	brcc	.+76     	; 0x674a <__udivdi3+0x242>
    66fe:	29 8d       	ldd	r18, Y+25	; 0x19
    6700:	3a 8d       	ldd	r19, Y+26	; 0x1a
    6702:	4b 8d       	ldd	r20, Y+27	; 0x1b
    6704:	5c 8d       	ldd	r21, Y+28	; 0x1c
    6706:	21 50       	subi	r18, 0x01	; 1
    6708:	30 40       	sbci	r19, 0x00	; 0
    670a:	40 40       	sbci	r20, 0x00	; 0
    670c:	50 40       	sbci	r21, 0x00	; 0
    670e:	29 8f       	std	Y+25, r18	; 0x19
    6710:	3a 8f       	std	Y+26, r19	; 0x1a
    6712:	4b 8f       	std	Y+27, r20	; 0x1b
    6714:	5c 8f       	std	Y+28, r21	; 0x1c
    6716:	8e 0d       	add	r24, r14
    6718:	9f 1d       	adc	r25, r15
    671a:	a0 1f       	adc	r26, r16
    671c:	b1 1f       	adc	r27, r17
    671e:	8e 15       	cp	r24, r14
    6720:	9f 05       	cpc	r25, r15
    6722:	a0 07       	cpc	r26, r16
    6724:	b1 07       	cpc	r27, r17
    6726:	88 f0       	brcs	.+34     	; 0x674a <__udivdi3+0x242>
    6728:	8a 15       	cp	r24, r10
    672a:	9b 05       	cpc	r25, r11
    672c:	ac 05       	cpc	r26, r12
    672e:	bd 05       	cpc	r27, r13
    6730:	60 f4       	brcc	.+24     	; 0x674a <__udivdi3+0x242>
    6732:	21 50       	subi	r18, 0x01	; 1
    6734:	30 40       	sbci	r19, 0x00	; 0
    6736:	40 40       	sbci	r20, 0x00	; 0
    6738:	50 40       	sbci	r21, 0x00	; 0
    673a:	29 8f       	std	Y+25, r18	; 0x19
    673c:	3a 8f       	std	Y+26, r19	; 0x1a
    673e:	4b 8f       	std	Y+27, r20	; 0x1b
    6740:	5c 8f       	std	Y+28, r21	; 0x1c
    6742:	8e 0d       	add	r24, r14
    6744:	9f 1d       	adc	r25, r15
    6746:	a0 1f       	adc	r26, r16
    6748:	b1 1f       	adc	r27, r17
    674a:	ac 01       	movw	r20, r24
    674c:	bd 01       	movw	r22, r26
    674e:	4a 19       	sub	r20, r10
    6750:	5b 09       	sbc	r21, r11
    6752:	6c 09       	sbc	r22, r12
    6754:	7d 09       	sbc	r23, r13
    6756:	5a 01       	movw	r10, r20
    6758:	6b 01       	movw	r12, r22
    675a:	cb 01       	movw	r24, r22
    675c:	ba 01       	movw	r22, r20
    675e:	a4 01       	movw	r20, r8
    6760:	93 01       	movw	r18, r6
    6762:	0e 94 33 40 	call	0x8066	; 0x8066 <__udivmodsi4>
    6766:	22 2e       	mov	r2, r18
    6768:	53 2e       	mov	r5, r19
    676a:	44 2e       	mov	r4, r20
    676c:	35 2e       	mov	r3, r21
    676e:	69 a3       	std	Y+33, r22	; 0x21
    6770:	7a a3       	std	Y+34, r23	; 0x22
    6772:	8b a3       	std	Y+35, r24	; 0x23
    6774:	9c a3       	std	Y+36, r25	; 0x24
    6776:	c6 01       	movw	r24, r12
    6778:	b5 01       	movw	r22, r10
    677a:	a4 01       	movw	r20, r8
    677c:	93 01       	movw	r18, r6
    677e:	0e 94 33 40 	call	0x8066	; 0x8066 <__udivmodsi4>
    6782:	a2 2c       	mov	r10, r2
    6784:	b5 2c       	mov	r11, r5
    6786:	c4 2c       	mov	r12, r4
    6788:	d3 2c       	mov	r13, r3
    678a:	c6 01       	movw	r24, r12
    678c:	b5 01       	movw	r22, r10
    678e:	2d 8d       	ldd	r18, Y+29	; 0x1d
    6790:	3e 8d       	ldd	r19, Y+30	; 0x1e
    6792:	4f 8d       	ldd	r20, Y+31	; 0x1f
    6794:	58 a1       	ldd	r21, Y+32	; 0x20
    6796:	0e 94 00 40 	call	0x8000	; 0x8000 <__mulsi3>
    679a:	3b 01       	movw	r6, r22
    679c:	4c 01       	movw	r8, r24
    679e:	69 a1       	ldd	r22, Y+33	; 0x21
    67a0:	7a a1       	ldd	r23, Y+34	; 0x22
    67a2:	8b a1       	ldd	r24, Y+35	; 0x23
    67a4:	9c a1       	ldd	r25, Y+36	; 0x24
    67a6:	ab 01       	movw	r20, r22
    67a8:	33 27       	eor	r19, r19
    67aa:	22 27       	eor	r18, r18
    67ac:	8d a1       	ldd	r24, Y+37	; 0x25
    67ae:	9e a1       	ldd	r25, Y+38	; 0x26
    67b0:	af a1       	ldd	r26, Y+39	; 0x27
    67b2:	b8 a5       	ldd	r27, Y+40	; 0x28
    67b4:	a0 70       	andi	r26, 0x00	; 0
    67b6:	b0 70       	andi	r27, 0x00	; 0
    67b8:	28 2b       	or	r18, r24
    67ba:	39 2b       	or	r19, r25
    67bc:	4a 2b       	or	r20, r26
    67be:	5b 2b       	or	r21, r27
    67c0:	26 15       	cp	r18, r6
    67c2:	37 05       	cpc	r19, r7
    67c4:	48 05       	cpc	r20, r8
    67c6:	59 05       	cpc	r21, r9
    67c8:	c0 f4       	brcc	.+48     	; 0x67fa <__udivdi3+0x2f2>
    67ca:	08 94       	sec
    67cc:	a1 08       	sbc	r10, r1
    67ce:	b1 08       	sbc	r11, r1
    67d0:	c1 08       	sbc	r12, r1
    67d2:	d1 08       	sbc	r13, r1
    67d4:	2e 0d       	add	r18, r14
    67d6:	3f 1d       	adc	r19, r15
    67d8:	40 1f       	adc	r20, r16
    67da:	51 1f       	adc	r21, r17
    67dc:	2e 15       	cp	r18, r14
    67de:	3f 05       	cpc	r19, r15
    67e0:	40 07       	cpc	r20, r16
    67e2:	51 07       	cpc	r21, r17
    67e4:	50 f0       	brcs	.+20     	; 0x67fa <__udivdi3+0x2f2>
    67e6:	26 15       	cp	r18, r6
    67e8:	37 05       	cpc	r19, r7
    67ea:	48 05       	cpc	r20, r8
    67ec:	59 05       	cpc	r21, r9
    67ee:	28 f4       	brcc	.+10     	; 0x67fa <__udivdi3+0x2f2>
    67f0:	08 94       	sec
    67f2:	a1 08       	sbc	r10, r1
    67f4:	b1 08       	sbc	r11, r1
    67f6:	c1 08       	sbc	r12, r1
    67f8:	d1 08       	sbc	r13, r1
    67fa:	89 8d       	ldd	r24, Y+25	; 0x19
    67fc:	9a 8d       	ldd	r25, Y+26	; 0x1a
    67fe:	ab 8d       	ldd	r26, Y+27	; 0x1b
    6800:	bc 8d       	ldd	r27, Y+28	; 0x1c
    6802:	8c 01       	movw	r16, r24
    6804:	ff 24       	eor	r15, r15
    6806:	ee 24       	eor	r14, r14
    6808:	ea 28       	or	r14, r10
    680a:	fb 28       	or	r15, r11
    680c:	0c 29       	or	r16, r12
    680e:	1d 29       	or	r17, r13
    6810:	b3 c4       	rjmp	.+2406   	; 0x7178 <__udivdi3+0xc70>
    6812:	e1 14       	cp	r14, r1
    6814:	f1 04       	cpc	r15, r1
    6816:	01 05       	cpc	r16, r1
    6818:	11 05       	cpc	r17, r1
    681a:	59 f4       	brne	.+22     	; 0x6832 <__udivdi3+0x32a>
    681c:	61 e0       	ldi	r22, 0x01	; 1
    681e:	70 e0       	ldi	r23, 0x00	; 0
    6820:	80 e0       	ldi	r24, 0x00	; 0
    6822:	90 e0       	ldi	r25, 0x00	; 0
    6824:	a8 01       	movw	r20, r16
    6826:	97 01       	movw	r18, r14
    6828:	0e 94 33 40 	call	0x8066	; 0x8066 <__udivmodsi4>
    682c:	79 01       	movw	r14, r18
    682e:	8a 01       	movw	r16, r20
    6830:	10 c0       	rjmp	.+32     	; 0x6852 <__udivdi3+0x34a>
    6832:	90 e0       	ldi	r25, 0x00	; 0
    6834:	e9 16       	cp	r14, r25
    6836:	90 e0       	ldi	r25, 0x00	; 0
    6838:	f9 06       	cpc	r15, r25
    683a:	91 e0       	ldi	r25, 0x01	; 1
    683c:	09 07       	cpc	r16, r25
    683e:	90 e0       	ldi	r25, 0x00	; 0
    6840:	19 07       	cpc	r17, r25
    6842:	58 f4       	brcc	.+22     	; 0x685a <__udivdi3+0x352>
    6844:	af ef       	ldi	r26, 0xFF	; 255
    6846:	ea 16       	cp	r14, r26
    6848:	f1 04       	cpc	r15, r1
    684a:	01 05       	cpc	r16, r1
    684c:	11 05       	cpc	r17, r1
    684e:	09 f0       	breq	.+2      	; 0x6852 <__udivdi3+0x34a>
    6850:	90 f4       	brcc	.+36     	; 0x6876 <__udivdi3+0x36e>
    6852:	20 e0       	ldi	r18, 0x00	; 0
    6854:	30 e0       	ldi	r19, 0x00	; 0
    6856:	a9 01       	movw	r20, r18
    6858:	17 c0       	rjmp	.+46     	; 0x6888 <__udivdi3+0x380>
    685a:	b0 e0       	ldi	r27, 0x00	; 0
    685c:	eb 16       	cp	r14, r27
    685e:	b0 e0       	ldi	r27, 0x00	; 0
    6860:	fb 06       	cpc	r15, r27
    6862:	b0 e0       	ldi	r27, 0x00	; 0
    6864:	0b 07       	cpc	r16, r27
    6866:	b1 e0       	ldi	r27, 0x01	; 1
    6868:	1b 07       	cpc	r17, r27
    686a:	50 f4       	brcc	.+20     	; 0x6880 <__udivdi3+0x378>
    686c:	20 e1       	ldi	r18, 0x10	; 16
    686e:	30 e0       	ldi	r19, 0x00	; 0
    6870:	40 e0       	ldi	r20, 0x00	; 0
    6872:	50 e0       	ldi	r21, 0x00	; 0
    6874:	09 c0       	rjmp	.+18     	; 0x6888 <__udivdi3+0x380>
    6876:	28 e0       	ldi	r18, 0x08	; 8
    6878:	30 e0       	ldi	r19, 0x00	; 0
    687a:	40 e0       	ldi	r20, 0x00	; 0
    687c:	50 e0       	ldi	r21, 0x00	; 0
    687e:	04 c0       	rjmp	.+8      	; 0x6888 <__udivdi3+0x380>
    6880:	28 e1       	ldi	r18, 0x18	; 24
    6882:	30 e0       	ldi	r19, 0x00	; 0
    6884:	40 e0       	ldi	r20, 0x00	; 0
    6886:	50 e0       	ldi	r21, 0x00	; 0
    6888:	d8 01       	movw	r26, r16
    688a:	c7 01       	movw	r24, r14
    688c:	02 2e       	mov	r0, r18
    688e:	04 c0       	rjmp	.+8      	; 0x6898 <__udivdi3+0x390>
    6890:	b6 95       	lsr	r27
    6892:	a7 95       	ror	r26
    6894:	97 95       	ror	r25
    6896:	87 95       	ror	r24
    6898:	0a 94       	dec	r0
    689a:	d2 f7       	brpl	.-12     	; 0x6890 <__udivdi3+0x388>
    689c:	81 59       	subi	r24, 0x91	; 145
    689e:	9d 4f       	sbci	r25, 0xFD	; 253
    68a0:	fc 01       	movw	r30, r24
    68a2:	80 81       	ld	r24, Z
    68a4:	28 0f       	add	r18, r24
    68a6:	31 1d       	adc	r19, r1
    68a8:	41 1d       	adc	r20, r1
    68aa:	51 1d       	adc	r21, r1
    68ac:	80 e2       	ldi	r24, 0x20	; 32
    68ae:	90 e0       	ldi	r25, 0x00	; 0
    68b0:	a0 e0       	ldi	r26, 0x00	; 0
    68b2:	b0 e0       	ldi	r27, 0x00	; 0
    68b4:	82 1b       	sub	r24, r18
    68b6:	93 0b       	sbc	r25, r19
    68b8:	a4 0b       	sbc	r26, r20
    68ba:	b5 0b       	sbc	r27, r21
    68bc:	61 f4       	brne	.+24     	; 0x68d6 <__udivdi3+0x3ce>
    68be:	15 01       	movw	r2, r10
    68c0:	26 01       	movw	r4, r12
    68c2:	2e 18       	sub	r2, r14
    68c4:	3f 08       	sbc	r3, r15
    68c6:	40 0a       	sbc	r4, r16
    68c8:	51 0a       	sbc	r5, r17
    68ca:	81 e0       	ldi	r24, 0x01	; 1
    68cc:	a8 2e       	mov	r10, r24
    68ce:	b1 2c       	mov	r11, r1
    68d0:	c1 2c       	mov	r12, r1
    68d2:	d1 2c       	mov	r13, r1
    68d4:	29 c1       	rjmp	.+594    	; 0x6b28 <__udivdi3+0x620>
    68d6:	08 2e       	mov	r0, r24
    68d8:	04 c0       	rjmp	.+8      	; 0x68e2 <__udivdi3+0x3da>
    68da:	ee 0c       	add	r14, r14
    68dc:	ff 1c       	adc	r15, r15
    68de:	00 1f       	adc	r16, r16
    68e0:	11 1f       	adc	r17, r17
    68e2:	0a 94       	dec	r0
    68e4:	d2 f7       	brpl	.-12     	; 0x68da <__udivdi3+0x3d2>
    68e6:	15 01       	movw	r2, r10
    68e8:	26 01       	movw	r4, r12
    68ea:	02 2e       	mov	r0, r18
    68ec:	04 c0       	rjmp	.+8      	; 0x68f6 <__udivdi3+0x3ee>
    68ee:	56 94       	lsr	r5
    68f0:	47 94       	ror	r4
    68f2:	37 94       	ror	r3
    68f4:	27 94       	ror	r2
    68f6:	0a 94       	dec	r0
    68f8:	d2 f7       	brpl	.-12     	; 0x68ee <__udivdi3+0x3e6>
    68fa:	29 8e       	std	Y+25, r2	; 0x19
    68fc:	3a 8e       	std	Y+26, r3	; 0x1a
    68fe:	4b 8e       	std	Y+27, r4	; 0x1b
    6900:	5c 8e       	std	Y+28, r5	; 0x1c
    6902:	b6 01       	movw	r22, r12
    6904:	a5 01       	movw	r20, r10
    6906:	08 2e       	mov	r0, r24
    6908:	04 c0       	rjmp	.+8      	; 0x6912 <__udivdi3+0x40a>
    690a:	44 0f       	add	r20, r20
    690c:	55 1f       	adc	r21, r21
    690e:	66 1f       	adc	r22, r22
    6910:	77 1f       	adc	r23, r23
    6912:	0a 94       	dec	r0
    6914:	d2 f7       	brpl	.-12     	; 0x690a <__udivdi3+0x402>
    6916:	4d 8f       	std	Y+29, r20	; 0x1d
    6918:	5e 8f       	std	Y+30, r21	; 0x1e
    691a:	6f 8f       	std	Y+31, r22	; 0x1f
    691c:	78 a3       	std	Y+32, r23	; 0x20
    691e:	2d a0       	ldd	r2, Y+37	; 0x25
    6920:	3e a0       	ldd	r3, Y+38	; 0x26
    6922:	4f a0       	ldd	r4, Y+39	; 0x27
    6924:	58 a4       	ldd	r5, Y+40	; 0x28
    6926:	04 c0       	rjmp	.+8      	; 0x6930 <__udivdi3+0x428>
    6928:	56 94       	lsr	r5
    692a:	47 94       	ror	r4
    692c:	37 94       	ror	r3
    692e:	27 94       	ror	r2
    6930:	2a 95       	dec	r18
    6932:	d2 f7       	brpl	.-12     	; 0x6928 <__udivdi3+0x420>
    6934:	ad 8c       	ldd	r10, Y+29	; 0x1d
    6936:	be 8c       	ldd	r11, Y+30	; 0x1e
    6938:	cf 8c       	ldd	r12, Y+31	; 0x1f
    693a:	d8 a0       	ldd	r13, Y+32	; 0x20
    693c:	a2 28       	or	r10, r2
    693e:	b3 28       	or	r11, r3
    6940:	c4 28       	or	r12, r4
    6942:	d5 28       	or	r13, r5
    6944:	ad 8e       	std	Y+29, r10	; 0x1d
    6946:	be 8e       	std	Y+30, r11	; 0x1e
    6948:	cf 8e       	std	Y+31, r12	; 0x1f
    694a:	d8 a2       	std	Y+32, r13	; 0x20
    694c:	2d a1       	ldd	r18, Y+37	; 0x25
    694e:	3e a1       	ldd	r19, Y+38	; 0x26
    6950:	4f a1       	ldd	r20, Y+39	; 0x27
    6952:	58 a5       	ldd	r21, Y+40	; 0x28
    6954:	04 c0       	rjmp	.+8      	; 0x695e <__udivdi3+0x456>
    6956:	22 0f       	add	r18, r18
    6958:	33 1f       	adc	r19, r19
    695a:	44 1f       	adc	r20, r20
    695c:	55 1f       	adc	r21, r21
    695e:	8a 95       	dec	r24
    6960:	d2 f7       	brpl	.-12     	; 0x6956 <__udivdi3+0x44e>
    6962:	2d a3       	std	Y+37, r18	; 0x25
    6964:	3e a3       	std	Y+38, r19	; 0x26
    6966:	4f a3       	std	Y+39, r20	; 0x27
    6968:	58 a7       	std	Y+40, r21	; 0x28
    696a:	38 01       	movw	r6, r16
    696c:	88 24       	eor	r8, r8
    696e:	99 24       	eor	r9, r9
    6970:	b8 01       	movw	r22, r16
    6972:	a7 01       	movw	r20, r14
    6974:	60 70       	andi	r22, 0x00	; 0
    6976:	70 70       	andi	r23, 0x00	; 0
    6978:	49 a3       	std	Y+33, r20	; 0x21
    697a:	5a a3       	std	Y+34, r21	; 0x22
    697c:	6b a3       	std	Y+35, r22	; 0x23
    697e:	7c a3       	std	Y+36, r23	; 0x24
    6980:	69 8d       	ldd	r22, Y+25	; 0x19
    6982:	7a 8d       	ldd	r23, Y+26	; 0x1a
    6984:	8b 8d       	ldd	r24, Y+27	; 0x1b
    6986:	9c 8d       	ldd	r25, Y+28	; 0x1c
    6988:	a4 01       	movw	r20, r8
    698a:	93 01       	movw	r18, r6
    698c:	0e 94 33 40 	call	0x8066	; 0x8066 <__udivmodsi4>
    6990:	22 2e       	mov	r2, r18
    6992:	53 2e       	mov	r5, r19
    6994:	44 2e       	mov	r4, r20
    6996:	35 2e       	mov	r3, r21
    6998:	69 a7       	std	Y+41, r22	; 0x29
    699a:	7a a7       	std	Y+42, r23	; 0x2a
    699c:	8b a7       	std	Y+43, r24	; 0x2b
    699e:	9c a7       	std	Y+44, r25	; 0x2c
    69a0:	69 8d       	ldd	r22, Y+25	; 0x19
    69a2:	7a 8d       	ldd	r23, Y+26	; 0x1a
    69a4:	8b 8d       	ldd	r24, Y+27	; 0x1b
    69a6:	9c 8d       	ldd	r25, Y+28	; 0x1c
    69a8:	a4 01       	movw	r20, r8
    69aa:	93 01       	movw	r18, r6
    69ac:	0e 94 33 40 	call	0x8066	; 0x8066 <__udivmodsi4>
    69b0:	a2 2c       	mov	r10, r2
    69b2:	b5 2c       	mov	r11, r5
    69b4:	c4 2c       	mov	r12, r4
    69b6:	d3 2c       	mov	r13, r3
    69b8:	a9 8e       	std	Y+25, r10	; 0x19
    69ba:	ba 8e       	std	Y+26, r11	; 0x1a
    69bc:	cb 8e       	std	Y+27, r12	; 0x1b
    69be:	dc 8e       	std	Y+28, r13	; 0x1c
    69c0:	c6 01       	movw	r24, r12
    69c2:	b5 01       	movw	r22, r10
    69c4:	29 a1       	ldd	r18, Y+33	; 0x21
    69c6:	3a a1       	ldd	r19, Y+34	; 0x22
    69c8:	4b a1       	ldd	r20, Y+35	; 0x23
    69ca:	5c a1       	ldd	r21, Y+36	; 0x24
    69cc:	0e 94 00 40 	call	0x8000	; 0x8000 <__mulsi3>
    69d0:	5b 01       	movw	r10, r22
    69d2:	6c 01       	movw	r12, r24
    69d4:	29 a4       	ldd	r2, Y+41	; 0x29
    69d6:	3a a4       	ldd	r3, Y+42	; 0x2a
    69d8:	4b a4       	ldd	r4, Y+43	; 0x2b
    69da:	5c a4       	ldd	r5, Y+44	; 0x2c
    69dc:	d1 01       	movw	r26, r2
    69de:	99 27       	eor	r25, r25
    69e0:	88 27       	eor	r24, r24
    69e2:	2d 8c       	ldd	r2, Y+29	; 0x1d
    69e4:	3e 8c       	ldd	r3, Y+30	; 0x1e
    69e6:	4f 8c       	ldd	r4, Y+31	; 0x1f
    69e8:	58 a0       	ldd	r5, Y+32	; 0x20
    69ea:	92 01       	movw	r18, r4
    69ec:	44 27       	eor	r20, r20
    69ee:	55 27       	eor	r21, r21
    69f0:	82 2b       	or	r24, r18
    69f2:	93 2b       	or	r25, r19
    69f4:	a4 2b       	or	r26, r20
    69f6:	b5 2b       	or	r27, r21
    69f8:	8a 15       	cp	r24, r10
    69fa:	9b 05       	cpc	r25, r11
    69fc:	ac 05       	cpc	r26, r12
    69fe:	bd 05       	cpc	r27, r13
    6a00:	30 f5       	brcc	.+76     	; 0x6a4e <__udivdi3+0x546>
    6a02:	29 8d       	ldd	r18, Y+25	; 0x19
    6a04:	3a 8d       	ldd	r19, Y+26	; 0x1a
    6a06:	4b 8d       	ldd	r20, Y+27	; 0x1b
    6a08:	5c 8d       	ldd	r21, Y+28	; 0x1c
    6a0a:	21 50       	subi	r18, 0x01	; 1
    6a0c:	30 40       	sbci	r19, 0x00	; 0
    6a0e:	40 40       	sbci	r20, 0x00	; 0
    6a10:	50 40       	sbci	r21, 0x00	; 0
    6a12:	29 8f       	std	Y+25, r18	; 0x19
    6a14:	3a 8f       	std	Y+26, r19	; 0x1a
    6a16:	4b 8f       	std	Y+27, r20	; 0x1b
    6a18:	5c 8f       	std	Y+28, r21	; 0x1c
    6a1a:	8e 0d       	add	r24, r14
    6a1c:	9f 1d       	adc	r25, r15
    6a1e:	a0 1f       	adc	r26, r16
    6a20:	b1 1f       	adc	r27, r17
    6a22:	8e 15       	cp	r24, r14
    6a24:	9f 05       	cpc	r25, r15
    6a26:	a0 07       	cpc	r26, r16
    6a28:	b1 07       	cpc	r27, r17
    6a2a:	88 f0       	brcs	.+34     	; 0x6a4e <__udivdi3+0x546>
    6a2c:	8a 15       	cp	r24, r10
    6a2e:	9b 05       	cpc	r25, r11
    6a30:	ac 05       	cpc	r26, r12
    6a32:	bd 05       	cpc	r27, r13
    6a34:	60 f4       	brcc	.+24     	; 0x6a4e <__udivdi3+0x546>
    6a36:	21 50       	subi	r18, 0x01	; 1
    6a38:	30 40       	sbci	r19, 0x00	; 0
    6a3a:	40 40       	sbci	r20, 0x00	; 0
    6a3c:	50 40       	sbci	r21, 0x00	; 0
    6a3e:	29 8f       	std	Y+25, r18	; 0x19
    6a40:	3a 8f       	std	Y+26, r19	; 0x1a
    6a42:	4b 8f       	std	Y+27, r20	; 0x1b
    6a44:	5c 8f       	std	Y+28, r21	; 0x1c
    6a46:	8e 0d       	add	r24, r14
    6a48:	9f 1d       	adc	r25, r15
    6a4a:	a0 1f       	adc	r26, r16
    6a4c:	b1 1f       	adc	r27, r17
    6a4e:	ac 01       	movw	r20, r24
    6a50:	bd 01       	movw	r22, r26
    6a52:	4a 19       	sub	r20, r10
    6a54:	5b 09       	sbc	r21, r11
    6a56:	6c 09       	sbc	r22, r12
    6a58:	7d 09       	sbc	r23, r13
    6a5a:	5a 01       	movw	r10, r20
    6a5c:	6b 01       	movw	r12, r22
    6a5e:	cb 01       	movw	r24, r22
    6a60:	ba 01       	movw	r22, r20
    6a62:	a4 01       	movw	r20, r8
    6a64:	93 01       	movw	r18, r6
    6a66:	0e 94 33 40 	call	0x8066	; 0x8066 <__udivmodsi4>
    6a6a:	22 2e       	mov	r2, r18
    6a6c:	53 2e       	mov	r5, r19
    6a6e:	44 2e       	mov	r4, r20
    6a70:	35 2e       	mov	r3, r21
    6a72:	69 a7       	std	Y+41, r22	; 0x29
    6a74:	7a a7       	std	Y+42, r23	; 0x2a
    6a76:	8b a7       	std	Y+43, r24	; 0x2b
    6a78:	9c a7       	std	Y+44, r25	; 0x2c
    6a7a:	c6 01       	movw	r24, r12
    6a7c:	b5 01       	movw	r22, r10
    6a7e:	a4 01       	movw	r20, r8
    6a80:	93 01       	movw	r18, r6
    6a82:	0e 94 33 40 	call	0x8066	; 0x8066 <__udivmodsi4>
    6a86:	62 2c       	mov	r6, r2
    6a88:	75 2c       	mov	r7, r5
    6a8a:	84 2c       	mov	r8, r4
    6a8c:	93 2c       	mov	r9, r3
    6a8e:	c4 01       	movw	r24, r8
    6a90:	b3 01       	movw	r22, r6
    6a92:	29 a1       	ldd	r18, Y+33	; 0x21
    6a94:	3a a1       	ldd	r19, Y+34	; 0x22
    6a96:	4b a1       	ldd	r20, Y+35	; 0x23
    6a98:	5c a1       	ldd	r21, Y+36	; 0x24
    6a9a:	0e 94 00 40 	call	0x8000	; 0x8000 <__mulsi3>
    6a9e:	9b 01       	movw	r18, r22
    6aa0:	ac 01       	movw	r20, r24
    6aa2:	69 a5       	ldd	r22, Y+41	; 0x29
    6aa4:	7a a5       	ldd	r23, Y+42	; 0x2a
    6aa6:	8b a5       	ldd	r24, Y+43	; 0x2b
    6aa8:	9c a5       	ldd	r25, Y+44	; 0x2c
    6aaa:	6b 01       	movw	r12, r22
    6aac:	bb 24       	eor	r11, r11
    6aae:	aa 24       	eor	r10, r10
    6ab0:	8d 8d       	ldd	r24, Y+29	; 0x1d
    6ab2:	9e 8d       	ldd	r25, Y+30	; 0x1e
    6ab4:	af 8d       	ldd	r26, Y+31	; 0x1f
    6ab6:	b8 a1       	ldd	r27, Y+32	; 0x20
    6ab8:	a0 70       	andi	r26, 0x00	; 0
    6aba:	b0 70       	andi	r27, 0x00	; 0
    6abc:	a8 2a       	or	r10, r24
    6abe:	b9 2a       	or	r11, r25
    6ac0:	ca 2a       	or	r12, r26
    6ac2:	db 2a       	or	r13, r27
    6ac4:	a2 16       	cp	r10, r18
    6ac6:	b3 06       	cpc	r11, r19
    6ac8:	c4 06       	cpc	r12, r20
    6aca:	d5 06       	cpc	r13, r21
    6acc:	e0 f4       	brcc	.+56     	; 0x6b06 <__udivdi3+0x5fe>
    6ace:	08 94       	sec
    6ad0:	61 08       	sbc	r6, r1
    6ad2:	71 08       	sbc	r7, r1
    6ad4:	81 08       	sbc	r8, r1
    6ad6:	91 08       	sbc	r9, r1
    6ad8:	ae 0c       	add	r10, r14
    6ada:	bf 1c       	adc	r11, r15
    6adc:	c0 1e       	adc	r12, r16
    6ade:	d1 1e       	adc	r13, r17
    6ae0:	ae 14       	cp	r10, r14
    6ae2:	bf 04       	cpc	r11, r15
    6ae4:	c0 06       	cpc	r12, r16
    6ae6:	d1 06       	cpc	r13, r17
    6ae8:	70 f0       	brcs	.+28     	; 0x6b06 <__udivdi3+0x5fe>
    6aea:	a2 16       	cp	r10, r18
    6aec:	b3 06       	cpc	r11, r19
    6aee:	c4 06       	cpc	r12, r20
    6af0:	d5 06       	cpc	r13, r21
    6af2:	48 f4       	brcc	.+18     	; 0x6b06 <__udivdi3+0x5fe>
    6af4:	08 94       	sec
    6af6:	61 08       	sbc	r6, r1
    6af8:	71 08       	sbc	r7, r1
    6afa:	81 08       	sbc	r8, r1
    6afc:	91 08       	sbc	r9, r1
    6afe:	ae 0c       	add	r10, r14
    6b00:	bf 1c       	adc	r11, r15
    6b02:	c0 1e       	adc	r12, r16
    6b04:	d1 1e       	adc	r13, r17
    6b06:	15 01       	movw	r2, r10
    6b08:	26 01       	movw	r4, r12
    6b0a:	22 1a       	sub	r2, r18
    6b0c:	33 0a       	sbc	r3, r19
    6b0e:	44 0a       	sbc	r4, r20
    6b10:	55 0a       	sbc	r5, r21
    6b12:	89 8d       	ldd	r24, Y+25	; 0x19
    6b14:	9a 8d       	ldd	r25, Y+26	; 0x1a
    6b16:	ab 8d       	ldd	r26, Y+27	; 0x1b
    6b18:	bc 8d       	ldd	r27, Y+28	; 0x1c
    6b1a:	6c 01       	movw	r12, r24
    6b1c:	bb 24       	eor	r11, r11
    6b1e:	aa 24       	eor	r10, r10
    6b20:	a6 28       	or	r10, r6
    6b22:	b7 28       	or	r11, r7
    6b24:	c8 28       	or	r12, r8
    6b26:	d9 28       	or	r13, r9
    6b28:	98 01       	movw	r18, r16
    6b2a:	44 27       	eor	r20, r20
    6b2c:	55 27       	eor	r21, r21
    6b2e:	2d 8f       	std	Y+29, r18	; 0x1d
    6b30:	3e 8f       	std	Y+30, r19	; 0x1e
    6b32:	4f 8f       	std	Y+31, r20	; 0x1f
    6b34:	58 a3       	std	Y+32, r21	; 0x20
    6b36:	b8 01       	movw	r22, r16
    6b38:	a7 01       	movw	r20, r14
    6b3a:	60 70       	andi	r22, 0x00	; 0
    6b3c:	70 70       	andi	r23, 0x00	; 0
    6b3e:	49 a3       	std	Y+33, r20	; 0x21
    6b40:	5a a3       	std	Y+34, r21	; 0x22
    6b42:	6b a3       	std	Y+35, r22	; 0x23
    6b44:	7c a3       	std	Y+36, r23	; 0x24
    6b46:	c2 01       	movw	r24, r4
    6b48:	b1 01       	movw	r22, r2
    6b4a:	2d 8d       	ldd	r18, Y+29	; 0x1d
    6b4c:	3e 8d       	ldd	r19, Y+30	; 0x1e
    6b4e:	4f 8d       	ldd	r20, Y+31	; 0x1f
    6b50:	58 a1       	ldd	r21, Y+32	; 0x20
    6b52:	0e 94 33 40 	call	0x8066	; 0x8066 <__udivmodsi4>
    6b56:	62 2e       	mov	r6, r18
    6b58:	93 2e       	mov	r9, r19
    6b5a:	84 2e       	mov	r8, r20
    6b5c:	75 2e       	mov	r7, r21
    6b5e:	69 a7       	std	Y+41, r22	; 0x29
    6b60:	7a a7       	std	Y+42, r23	; 0x2a
    6b62:	8b a7       	std	Y+43, r24	; 0x2b
    6b64:	9c a7       	std	Y+44, r25	; 0x2c
    6b66:	c2 01       	movw	r24, r4
    6b68:	b1 01       	movw	r22, r2
    6b6a:	2d 8d       	ldd	r18, Y+29	; 0x1d
    6b6c:	3e 8d       	ldd	r19, Y+30	; 0x1e
    6b6e:	4f 8d       	ldd	r20, Y+31	; 0x1f
    6b70:	58 a1       	ldd	r21, Y+32	; 0x20
    6b72:	0e 94 33 40 	call	0x8066	; 0x8066 <__udivmodsi4>
    6b76:	86 2d       	mov	r24, r6
    6b78:	99 2d       	mov	r25, r9
    6b7a:	a8 2d       	mov	r26, r8
    6b7c:	b7 2d       	mov	r27, r7
    6b7e:	89 8f       	std	Y+25, r24	; 0x19
    6b80:	9a 8f       	std	Y+26, r25	; 0x1a
    6b82:	ab 8f       	std	Y+27, r26	; 0x1b
    6b84:	bc 8f       	std	Y+28, r27	; 0x1c
    6b86:	bc 01       	movw	r22, r24
    6b88:	cd 01       	movw	r24, r26
    6b8a:	29 a1       	ldd	r18, Y+33	; 0x21
    6b8c:	3a a1       	ldd	r19, Y+34	; 0x22
    6b8e:	4b a1       	ldd	r20, Y+35	; 0x23
    6b90:	5c a1       	ldd	r21, Y+36	; 0x24
    6b92:	0e 94 00 40 	call	0x8000	; 0x8000 <__mulsi3>
    6b96:	3b 01       	movw	r6, r22
    6b98:	4c 01       	movw	r8, r24
    6b9a:	29 a4       	ldd	r2, Y+41	; 0x29
    6b9c:	3a a4       	ldd	r3, Y+42	; 0x2a
    6b9e:	4b a4       	ldd	r4, Y+43	; 0x2b
    6ba0:	5c a4       	ldd	r5, Y+44	; 0x2c
    6ba2:	d1 01       	movw	r26, r2
    6ba4:	99 27       	eor	r25, r25
    6ba6:	88 27       	eor	r24, r24
    6ba8:	2d a0       	ldd	r2, Y+37	; 0x25
    6baa:	3e a0       	ldd	r3, Y+38	; 0x26
    6bac:	4f a0       	ldd	r4, Y+39	; 0x27
    6bae:	58 a4       	ldd	r5, Y+40	; 0x28
    6bb0:	92 01       	movw	r18, r4
    6bb2:	44 27       	eor	r20, r20
    6bb4:	55 27       	eor	r21, r21
    6bb6:	82 2b       	or	r24, r18
    6bb8:	93 2b       	or	r25, r19
    6bba:	a4 2b       	or	r26, r20
    6bbc:	b5 2b       	or	r27, r21
    6bbe:	86 15       	cp	r24, r6
    6bc0:	97 05       	cpc	r25, r7
    6bc2:	a8 05       	cpc	r26, r8
    6bc4:	b9 05       	cpc	r27, r9
    6bc6:	30 f5       	brcc	.+76     	; 0x6c14 <__udivdi3+0x70c>
    6bc8:	29 8d       	ldd	r18, Y+25	; 0x19
    6bca:	3a 8d       	ldd	r19, Y+26	; 0x1a
    6bcc:	4b 8d       	ldd	r20, Y+27	; 0x1b
    6bce:	5c 8d       	ldd	r21, Y+28	; 0x1c
    6bd0:	21 50       	subi	r18, 0x01	; 1
    6bd2:	30 40       	sbci	r19, 0x00	; 0
    6bd4:	40 40       	sbci	r20, 0x00	; 0
    6bd6:	50 40       	sbci	r21, 0x00	; 0
    6bd8:	29 8f       	std	Y+25, r18	; 0x19
    6bda:	3a 8f       	std	Y+26, r19	; 0x1a
    6bdc:	4b 8f       	std	Y+27, r20	; 0x1b
    6bde:	5c 8f       	std	Y+28, r21	; 0x1c
    6be0:	8e 0d       	add	r24, r14
    6be2:	9f 1d       	adc	r25, r15
    6be4:	a0 1f       	adc	r26, r16
    6be6:	b1 1f       	adc	r27, r17
    6be8:	8e 15       	cp	r24, r14
    6bea:	9f 05       	cpc	r25, r15
    6bec:	a0 07       	cpc	r26, r16
    6bee:	b1 07       	cpc	r27, r17
    6bf0:	88 f0       	brcs	.+34     	; 0x6c14 <__udivdi3+0x70c>
    6bf2:	86 15       	cp	r24, r6
    6bf4:	97 05       	cpc	r25, r7
    6bf6:	a8 05       	cpc	r26, r8
    6bf8:	b9 05       	cpc	r27, r9
    6bfa:	60 f4       	brcc	.+24     	; 0x6c14 <__udivdi3+0x70c>
    6bfc:	21 50       	subi	r18, 0x01	; 1
    6bfe:	30 40       	sbci	r19, 0x00	; 0
    6c00:	40 40       	sbci	r20, 0x00	; 0
    6c02:	50 40       	sbci	r21, 0x00	; 0
    6c04:	29 8f       	std	Y+25, r18	; 0x19
    6c06:	3a 8f       	std	Y+26, r19	; 0x1a
    6c08:	4b 8f       	std	Y+27, r20	; 0x1b
    6c0a:	5c 8f       	std	Y+28, r21	; 0x1c
    6c0c:	8e 0d       	add	r24, r14
    6c0e:	9f 1d       	adc	r25, r15
    6c10:	a0 1f       	adc	r26, r16
    6c12:	b1 1f       	adc	r27, r17
    6c14:	ac 01       	movw	r20, r24
    6c16:	bd 01       	movw	r22, r26
    6c18:	46 19       	sub	r20, r6
    6c1a:	57 09       	sbc	r21, r7
    6c1c:	68 09       	sbc	r22, r8
    6c1e:	79 09       	sbc	r23, r9
    6c20:	3a 01       	movw	r6, r20
    6c22:	4b 01       	movw	r8, r22
    6c24:	cb 01       	movw	r24, r22
    6c26:	ba 01       	movw	r22, r20
    6c28:	2d 8d       	ldd	r18, Y+29	; 0x1d
    6c2a:	3e 8d       	ldd	r19, Y+30	; 0x1e
    6c2c:	4f 8d       	ldd	r20, Y+31	; 0x1f
    6c2e:	58 a1       	ldd	r21, Y+32	; 0x20
    6c30:	0e 94 33 40 	call	0x8066	; 0x8066 <__udivmodsi4>
    6c34:	52 2e       	mov	r5, r18
    6c36:	43 2e       	mov	r4, r19
    6c38:	34 2e       	mov	r3, r20
    6c3a:	25 2e       	mov	r2, r21
    6c3c:	69 a7       	std	Y+41, r22	; 0x29
    6c3e:	7a a7       	std	Y+42, r23	; 0x2a
    6c40:	8b a7       	std	Y+43, r24	; 0x2b
    6c42:	9c a7       	std	Y+44, r25	; 0x2c
    6c44:	c4 01       	movw	r24, r8
    6c46:	b3 01       	movw	r22, r6
    6c48:	2d 8d       	ldd	r18, Y+29	; 0x1d
    6c4a:	3e 8d       	ldd	r19, Y+30	; 0x1e
    6c4c:	4f 8d       	ldd	r20, Y+31	; 0x1f
    6c4e:	58 a1       	ldd	r21, Y+32	; 0x20
    6c50:	0e 94 33 40 	call	0x8066	; 0x8066 <__udivmodsi4>
    6c54:	65 2c       	mov	r6, r5
    6c56:	74 2c       	mov	r7, r4
    6c58:	83 2c       	mov	r8, r3
    6c5a:	92 2c       	mov	r9, r2
    6c5c:	c4 01       	movw	r24, r8
    6c5e:	b3 01       	movw	r22, r6
    6c60:	29 a1       	ldd	r18, Y+33	; 0x21
    6c62:	3a a1       	ldd	r19, Y+34	; 0x22
    6c64:	4b a1       	ldd	r20, Y+35	; 0x23
    6c66:	5c a1       	ldd	r21, Y+36	; 0x24
    6c68:	0e 94 00 40 	call	0x8000	; 0x8000 <__mulsi3>
    6c6c:	1b 01       	movw	r2, r22
    6c6e:	2c 01       	movw	r4, r24
    6c70:	69 a5       	ldd	r22, Y+41	; 0x29
    6c72:	7a a5       	ldd	r23, Y+42	; 0x2a
    6c74:	8b a5       	ldd	r24, Y+43	; 0x2b
    6c76:	9c a5       	ldd	r25, Y+44	; 0x2c
    6c78:	ab 01       	movw	r20, r22
    6c7a:	33 27       	eor	r19, r19
    6c7c:	22 27       	eor	r18, r18
    6c7e:	8d a1       	ldd	r24, Y+37	; 0x25
    6c80:	9e a1       	ldd	r25, Y+38	; 0x26
    6c82:	af a1       	ldd	r26, Y+39	; 0x27
    6c84:	b8 a5       	ldd	r27, Y+40	; 0x28
    6c86:	a0 70       	andi	r26, 0x00	; 0
    6c88:	b0 70       	andi	r27, 0x00	; 0
    6c8a:	28 2b       	or	r18, r24
    6c8c:	39 2b       	or	r19, r25
    6c8e:	4a 2b       	or	r20, r26
    6c90:	5b 2b       	or	r21, r27
    6c92:	22 15       	cp	r18, r2
    6c94:	33 05       	cpc	r19, r3
    6c96:	44 05       	cpc	r20, r4
    6c98:	55 05       	cpc	r21, r5
    6c9a:	c0 f4       	brcc	.+48     	; 0x6ccc <__udivdi3+0x7c4>
    6c9c:	08 94       	sec
    6c9e:	61 08       	sbc	r6, r1
    6ca0:	71 08       	sbc	r7, r1
    6ca2:	81 08       	sbc	r8, r1
    6ca4:	91 08       	sbc	r9, r1
    6ca6:	2e 0d       	add	r18, r14
    6ca8:	3f 1d       	adc	r19, r15
    6caa:	40 1f       	adc	r20, r16
    6cac:	51 1f       	adc	r21, r17
    6cae:	2e 15       	cp	r18, r14
    6cb0:	3f 05       	cpc	r19, r15
    6cb2:	40 07       	cpc	r20, r16
    6cb4:	51 07       	cpc	r21, r17
    6cb6:	50 f0       	brcs	.+20     	; 0x6ccc <__udivdi3+0x7c4>
    6cb8:	22 15       	cp	r18, r2
    6cba:	33 05       	cpc	r19, r3
    6cbc:	44 05       	cpc	r20, r4
    6cbe:	55 05       	cpc	r21, r5
    6cc0:	28 f4       	brcc	.+10     	; 0x6ccc <__udivdi3+0x7c4>
    6cc2:	08 94       	sec
    6cc4:	61 08       	sbc	r6, r1
    6cc6:	71 08       	sbc	r7, r1
    6cc8:	81 08       	sbc	r8, r1
    6cca:	91 08       	sbc	r9, r1
    6ccc:	89 8d       	ldd	r24, Y+25	; 0x19
    6cce:	9a 8d       	ldd	r25, Y+26	; 0x1a
    6cd0:	ab 8d       	ldd	r26, Y+27	; 0x1b
    6cd2:	bc 8d       	ldd	r27, Y+28	; 0x1c
    6cd4:	8c 01       	movw	r16, r24
    6cd6:	ff 24       	eor	r15, r15
    6cd8:	ee 24       	eor	r14, r14
    6cda:	e6 28       	or	r14, r6
    6cdc:	f7 28       	or	r15, r7
    6cde:	08 29       	or	r16, r8
    6ce0:	19 29       	or	r17, r9
    6ce2:	4d c2       	rjmp	.+1178   	; 0x717e <__udivdi3+0xc76>
    6ce4:	a2 16       	cp	r10, r18
    6ce6:	b3 06       	cpc	r11, r19
    6ce8:	c4 06       	cpc	r12, r20
    6cea:	d5 06       	cpc	r13, r21
    6cec:	08 f4       	brcc	.+2      	; 0x6cf0 <__udivdi3+0x7e8>
    6cee:	34 c2       	rjmp	.+1128   	; 0x7158 <__udivdi3+0xc50>
    6cf0:	20 30       	cpi	r18, 0x00	; 0
    6cf2:	90 e0       	ldi	r25, 0x00	; 0
    6cf4:	39 07       	cpc	r19, r25
    6cf6:	91 e0       	ldi	r25, 0x01	; 1
    6cf8:	49 07       	cpc	r20, r25
    6cfa:	90 e0       	ldi	r25, 0x00	; 0
    6cfc:	59 07       	cpc	r21, r25
    6cfe:	50 f4       	brcc	.+20     	; 0x6d14 <__udivdi3+0x80c>
    6d00:	2f 3f       	cpi	r18, 0xFF	; 255
    6d02:	31 05       	cpc	r19, r1
    6d04:	41 05       	cpc	r20, r1
    6d06:	51 05       	cpc	r21, r1
    6d08:	09 f0       	breq	.+2      	; 0x6d0c <__udivdi3+0x804>
    6d0a:	90 f4       	brcc	.+36     	; 0x6d30 <__udivdi3+0x828>
    6d0c:	66 24       	eor	r6, r6
    6d0e:	77 24       	eor	r7, r7
    6d10:	43 01       	movw	r8, r6
    6d12:	19 c0       	rjmp	.+50     	; 0x6d46 <__udivdi3+0x83e>
    6d14:	20 30       	cpi	r18, 0x00	; 0
    6d16:	a0 e0       	ldi	r26, 0x00	; 0
    6d18:	3a 07       	cpc	r19, r26
    6d1a:	a0 e0       	ldi	r26, 0x00	; 0
    6d1c:	4a 07       	cpc	r20, r26
    6d1e:	a1 e0       	ldi	r26, 0x01	; 1
    6d20:	5a 07       	cpc	r21, r26
    6d22:	60 f4       	brcc	.+24     	; 0x6d3c <__udivdi3+0x834>
    6d24:	90 e1       	ldi	r25, 0x10	; 16
    6d26:	69 2e       	mov	r6, r25
    6d28:	71 2c       	mov	r7, r1
    6d2a:	81 2c       	mov	r8, r1
    6d2c:	91 2c       	mov	r9, r1
    6d2e:	0b c0       	rjmp	.+22     	; 0x6d46 <__udivdi3+0x83e>
    6d30:	88 e0       	ldi	r24, 0x08	; 8
    6d32:	68 2e       	mov	r6, r24
    6d34:	71 2c       	mov	r7, r1
    6d36:	81 2c       	mov	r8, r1
    6d38:	91 2c       	mov	r9, r1
    6d3a:	05 c0       	rjmp	.+10     	; 0x6d46 <__udivdi3+0x83e>
    6d3c:	b8 e1       	ldi	r27, 0x18	; 24
    6d3e:	6b 2e       	mov	r6, r27
    6d40:	71 2c       	mov	r7, r1
    6d42:	81 2c       	mov	r8, r1
    6d44:	91 2c       	mov	r9, r1
    6d46:	da 01       	movw	r26, r20
    6d48:	c9 01       	movw	r24, r18
    6d4a:	06 2c       	mov	r0, r6
    6d4c:	04 c0       	rjmp	.+8      	; 0x6d56 <__udivdi3+0x84e>
    6d4e:	b6 95       	lsr	r27
    6d50:	a7 95       	ror	r26
    6d52:	97 95       	ror	r25
    6d54:	87 95       	ror	r24
    6d56:	0a 94       	dec	r0
    6d58:	d2 f7       	brpl	.-12     	; 0x6d4e <__udivdi3+0x846>
    6d5a:	81 59       	subi	r24, 0x91	; 145
    6d5c:	9d 4f       	sbci	r25, 0xFD	; 253
    6d5e:	fc 01       	movw	r30, r24
    6d60:	80 81       	ld	r24, Z
    6d62:	68 0e       	add	r6, r24
    6d64:	71 1c       	adc	r7, r1
    6d66:	81 1c       	adc	r8, r1
    6d68:	91 1c       	adc	r9, r1
    6d6a:	80 e2       	ldi	r24, 0x20	; 32
    6d6c:	90 e0       	ldi	r25, 0x00	; 0
    6d6e:	a0 e0       	ldi	r26, 0x00	; 0
    6d70:	b0 e0       	ldi	r27, 0x00	; 0
    6d72:	86 19       	sub	r24, r6
    6d74:	97 09       	sbc	r25, r7
    6d76:	a8 09       	sbc	r26, r8
    6d78:	b9 09       	sbc	r27, r9
    6d7a:	89 f4       	brne	.+34     	; 0x6d9e <__udivdi3+0x896>
    6d7c:	2a 15       	cp	r18, r10
    6d7e:	3b 05       	cpc	r19, r11
    6d80:	4c 05       	cpc	r20, r12
    6d82:	5d 05       	cpc	r21, r13
    6d84:	08 f4       	brcc	.+2      	; 0x6d88 <__udivdi3+0x880>
    6d86:	ef c1       	rjmp	.+990    	; 0x7166 <__udivdi3+0xc5e>
    6d88:	2d a0       	ldd	r2, Y+37	; 0x25
    6d8a:	3e a0       	ldd	r3, Y+38	; 0x26
    6d8c:	4f a0       	ldd	r4, Y+39	; 0x27
    6d8e:	58 a4       	ldd	r5, Y+40	; 0x28
    6d90:	2e 14       	cp	r2, r14
    6d92:	3f 04       	cpc	r3, r15
    6d94:	40 06       	cpc	r4, r16
    6d96:	51 06       	cpc	r5, r17
    6d98:	08 f0       	brcs	.+2      	; 0x6d9c <__udivdi3+0x894>
    6d9a:	e5 c1       	rjmp	.+970    	; 0x7166 <__udivdi3+0xc5e>
    6d9c:	dd c1       	rjmp	.+954    	; 0x7158 <__udivdi3+0xc50>
    6d9e:	89 a7       	std	Y+41, r24	; 0x29
    6da0:	19 01       	movw	r2, r18
    6da2:	2a 01       	movw	r4, r20
    6da4:	04 c0       	rjmp	.+8      	; 0x6dae <__udivdi3+0x8a6>
    6da6:	22 0c       	add	r2, r2
    6da8:	33 1c       	adc	r3, r3
    6daa:	44 1c       	adc	r4, r4
    6dac:	55 1c       	adc	r5, r5
    6dae:	8a 95       	dec	r24
    6db0:	d2 f7       	brpl	.-12     	; 0x6da6 <__udivdi3+0x89e>
    6db2:	d8 01       	movw	r26, r16
    6db4:	c7 01       	movw	r24, r14
    6db6:	06 2c       	mov	r0, r6
    6db8:	04 c0       	rjmp	.+8      	; 0x6dc2 <__udivdi3+0x8ba>
    6dba:	b6 95       	lsr	r27
    6dbc:	a7 95       	ror	r26
    6dbe:	97 95       	ror	r25
    6dc0:	87 95       	ror	r24
    6dc2:	0a 94       	dec	r0
    6dc4:	d2 f7       	brpl	.-12     	; 0x6dba <__udivdi3+0x8b2>
    6dc6:	28 2a       	or	r2, r24
    6dc8:	39 2a       	or	r3, r25
    6dca:	4a 2a       	or	r4, r26
    6dcc:	5b 2a       	or	r5, r27
    6dce:	a8 01       	movw	r20, r16
    6dd0:	97 01       	movw	r18, r14
    6dd2:	09 a4       	ldd	r0, Y+41	; 0x29
    6dd4:	04 c0       	rjmp	.+8      	; 0x6dde <__udivdi3+0x8d6>
    6dd6:	22 0f       	add	r18, r18
    6dd8:	33 1f       	adc	r19, r19
    6dda:	44 1f       	adc	r20, r20
    6ddc:	55 1f       	adc	r21, r21
    6dde:	0a 94       	dec	r0
    6de0:	d2 f7       	brpl	.-12     	; 0x6dd6 <__udivdi3+0x8ce>
    6de2:	29 ab       	std	Y+49, r18	; 0x31
    6de4:	3a ab       	std	Y+50, r19	; 0x32
    6de6:	4b ab       	std	Y+51, r20	; 0x33
    6de8:	5c ab       	std	Y+52, r21	; 0x34
    6dea:	86 01       	movw	r16, r12
    6dec:	75 01       	movw	r14, r10
    6dee:	06 2c       	mov	r0, r6
    6df0:	04 c0       	rjmp	.+8      	; 0x6dfa <__udivdi3+0x8f2>
    6df2:	16 95       	lsr	r17
    6df4:	07 95       	ror	r16
    6df6:	f7 94       	ror	r15
    6df8:	e7 94       	ror	r14
    6dfa:	0a 94       	dec	r0
    6dfc:	d2 f7       	brpl	.-12     	; 0x6df2 <__udivdi3+0x8ea>
    6dfe:	b6 01       	movw	r22, r12
    6e00:	a5 01       	movw	r20, r10
    6e02:	09 a4       	ldd	r0, Y+41	; 0x29
    6e04:	04 c0       	rjmp	.+8      	; 0x6e0e <__udivdi3+0x906>
    6e06:	44 0f       	add	r20, r20
    6e08:	55 1f       	adc	r21, r21
    6e0a:	66 1f       	adc	r22, r22
    6e0c:	77 1f       	adc	r23, r23
    6e0e:	0a 94       	dec	r0
    6e10:	d2 f7       	brpl	.-12     	; 0x6e06 <__udivdi3+0x8fe>
    6e12:	4d 8f       	std	Y+29, r20	; 0x1d
    6e14:	5e 8f       	std	Y+30, r21	; 0x1e
    6e16:	6f 8f       	std	Y+31, r22	; 0x1f
    6e18:	78 a3       	std	Y+32, r23	; 0x20
    6e1a:	6d a1       	ldd	r22, Y+37	; 0x25
    6e1c:	7e a1       	ldd	r23, Y+38	; 0x26
    6e1e:	8f a1       	ldd	r24, Y+39	; 0x27
    6e20:	98 a5       	ldd	r25, Y+40	; 0x28
    6e22:	04 c0       	rjmp	.+8      	; 0x6e2c <__udivdi3+0x924>
    6e24:	96 95       	lsr	r25
    6e26:	87 95       	ror	r24
    6e28:	77 95       	ror	r23
    6e2a:	67 95       	ror	r22
    6e2c:	6a 94       	dec	r6
    6e2e:	d2 f7       	brpl	.-12     	; 0x6e24 <__udivdi3+0x91c>
    6e30:	3b 01       	movw	r6, r22
    6e32:	4c 01       	movw	r8, r24
    6e34:	8d 8d       	ldd	r24, Y+29	; 0x1d
    6e36:	9e 8d       	ldd	r25, Y+30	; 0x1e
    6e38:	af 8d       	ldd	r26, Y+31	; 0x1f
    6e3a:	b8 a1       	ldd	r27, Y+32	; 0x20
    6e3c:	86 29       	or	r24, r6
    6e3e:	97 29       	or	r25, r7
    6e40:	a8 29       	or	r26, r8
    6e42:	b9 29       	or	r27, r9
    6e44:	8d 8f       	std	Y+29, r24	; 0x1d
    6e46:	9e 8f       	std	Y+30, r25	; 0x1e
    6e48:	af 8f       	std	Y+31, r26	; 0x1f
    6e4a:	b8 a3       	std	Y+32, r27	; 0x20
    6e4c:	52 01       	movw	r10, r4
    6e4e:	cc 24       	eor	r12, r12
    6e50:	dd 24       	eor	r13, r13
    6e52:	a9 a2       	std	Y+33, r10	; 0x21
    6e54:	ba a2       	std	Y+34, r11	; 0x22
    6e56:	cb a2       	std	Y+35, r12	; 0x23
    6e58:	dc a2       	std	Y+36, r13	; 0x24
    6e5a:	a2 01       	movw	r20, r4
    6e5c:	91 01       	movw	r18, r2
    6e5e:	40 70       	andi	r20, 0x00	; 0
    6e60:	50 70       	andi	r21, 0x00	; 0
    6e62:	2d ab       	std	Y+53, r18	; 0x35
    6e64:	3e ab       	std	Y+54, r19	; 0x36
    6e66:	4f ab       	std	Y+55, r20	; 0x37
    6e68:	58 af       	std	Y+56, r21	; 0x38
    6e6a:	c8 01       	movw	r24, r16
    6e6c:	b7 01       	movw	r22, r14
    6e6e:	a6 01       	movw	r20, r12
    6e70:	95 01       	movw	r18, r10
    6e72:	0e 94 33 40 	call	0x8066	; 0x8066 <__udivmodsi4>
    6e76:	62 2e       	mov	r6, r18
    6e78:	a3 2e       	mov	r10, r19
    6e7a:	d4 2e       	mov	r13, r20
    6e7c:	c5 2e       	mov	r12, r21
    6e7e:	6d a7       	std	Y+45, r22	; 0x2d
    6e80:	7e a7       	std	Y+46, r23	; 0x2e
    6e82:	8f a7       	std	Y+47, r24	; 0x2f
    6e84:	98 ab       	std	Y+48, r25	; 0x30
    6e86:	c8 01       	movw	r24, r16
    6e88:	b7 01       	movw	r22, r14
    6e8a:	29 a1       	ldd	r18, Y+33	; 0x21
    6e8c:	3a a1       	ldd	r19, Y+34	; 0x22
    6e8e:	4b a1       	ldd	r20, Y+35	; 0x23
    6e90:	5c a1       	ldd	r21, Y+36	; 0x24
    6e92:	0e 94 33 40 	call	0x8066	; 0x8066 <__udivmodsi4>
    6e96:	e6 2c       	mov	r14, r6
    6e98:	fa 2c       	mov	r15, r10
    6e9a:	0d 2d       	mov	r16, r13
    6e9c:	1c 2d       	mov	r17, r12
    6e9e:	e9 8e       	std	Y+25, r14	; 0x19
    6ea0:	fa 8e       	std	Y+26, r15	; 0x1a
    6ea2:	0b 8f       	std	Y+27, r16	; 0x1b
    6ea4:	1c 8f       	std	Y+28, r17	; 0x1c
    6ea6:	c8 01       	movw	r24, r16
    6ea8:	b7 01       	movw	r22, r14
    6eaa:	2d a9       	ldd	r18, Y+53	; 0x35
    6eac:	3e a9       	ldd	r19, Y+54	; 0x36
    6eae:	4f a9       	ldd	r20, Y+55	; 0x37
    6eb0:	58 ad       	ldd	r21, Y+56	; 0x38
    6eb2:	0e 94 00 40 	call	0x8000	; 0x8000 <__mulsi3>
    6eb6:	ad a4       	ldd	r10, Y+45	; 0x2d
    6eb8:	be a4       	ldd	r11, Y+46	; 0x2e
    6eba:	cf a4       	ldd	r12, Y+47	; 0x2f
    6ebc:	d8 a8       	ldd	r13, Y+48	; 0x30
    6ebe:	85 01       	movw	r16, r10
    6ec0:	ff 24       	eor	r15, r15
    6ec2:	ee 24       	eor	r14, r14
    6ec4:	ad 8c       	ldd	r10, Y+29	; 0x1d
    6ec6:	be 8c       	ldd	r11, Y+30	; 0x1e
    6ec8:	cf 8c       	ldd	r12, Y+31	; 0x1f
    6eca:	d8 a0       	ldd	r13, Y+32	; 0x20
    6ecc:	96 01       	movw	r18, r12
    6ece:	44 27       	eor	r20, r20
    6ed0:	55 27       	eor	r21, r21
    6ed2:	e2 2a       	or	r14, r18
    6ed4:	f3 2a       	or	r15, r19
    6ed6:	04 2b       	or	r16, r20
    6ed8:	15 2b       	or	r17, r21
    6eda:	e6 16       	cp	r14, r22
    6edc:	f7 06       	cpc	r15, r23
    6ede:	08 07       	cpc	r16, r24
    6ee0:	19 07       	cpc	r17, r25
    6ee2:	30 f5       	brcc	.+76     	; 0x6f30 <__udivdi3+0xa28>
    6ee4:	29 8d       	ldd	r18, Y+25	; 0x19
    6ee6:	3a 8d       	ldd	r19, Y+26	; 0x1a
    6ee8:	4b 8d       	ldd	r20, Y+27	; 0x1b
    6eea:	5c 8d       	ldd	r21, Y+28	; 0x1c
    6eec:	21 50       	subi	r18, 0x01	; 1
    6eee:	30 40       	sbci	r19, 0x00	; 0
    6ef0:	40 40       	sbci	r20, 0x00	; 0
    6ef2:	50 40       	sbci	r21, 0x00	; 0
    6ef4:	29 8f       	std	Y+25, r18	; 0x19
    6ef6:	3a 8f       	std	Y+26, r19	; 0x1a
    6ef8:	4b 8f       	std	Y+27, r20	; 0x1b
    6efa:	5c 8f       	std	Y+28, r21	; 0x1c
    6efc:	e2 0c       	add	r14, r2
    6efe:	f3 1c       	adc	r15, r3
    6f00:	04 1d       	adc	r16, r4
    6f02:	15 1d       	adc	r17, r5
    6f04:	e2 14       	cp	r14, r2
    6f06:	f3 04       	cpc	r15, r3
    6f08:	04 05       	cpc	r16, r4
    6f0a:	15 05       	cpc	r17, r5
    6f0c:	88 f0       	brcs	.+34     	; 0x6f30 <__udivdi3+0xa28>
    6f0e:	e6 16       	cp	r14, r22
    6f10:	f7 06       	cpc	r15, r23
    6f12:	08 07       	cpc	r16, r24
    6f14:	19 07       	cpc	r17, r25
    6f16:	60 f4       	brcc	.+24     	; 0x6f30 <__udivdi3+0xa28>
    6f18:	21 50       	subi	r18, 0x01	; 1
    6f1a:	30 40       	sbci	r19, 0x00	; 0
    6f1c:	40 40       	sbci	r20, 0x00	; 0
    6f1e:	50 40       	sbci	r21, 0x00	; 0
    6f20:	29 8f       	std	Y+25, r18	; 0x19
    6f22:	3a 8f       	std	Y+26, r19	; 0x1a
    6f24:	4b 8f       	std	Y+27, r20	; 0x1b
    6f26:	5c 8f       	std	Y+28, r21	; 0x1c
    6f28:	e2 0c       	add	r14, r2
    6f2a:	f3 1c       	adc	r15, r3
    6f2c:	04 1d       	adc	r16, r4
    6f2e:	15 1d       	adc	r17, r5
    6f30:	e6 1a       	sub	r14, r22
    6f32:	f7 0a       	sbc	r15, r23
    6f34:	08 0b       	sbc	r16, r24
    6f36:	19 0b       	sbc	r17, r25
    6f38:	c8 01       	movw	r24, r16
    6f3a:	b7 01       	movw	r22, r14
    6f3c:	29 a1       	ldd	r18, Y+33	; 0x21
    6f3e:	3a a1       	ldd	r19, Y+34	; 0x22
    6f40:	4b a1       	ldd	r20, Y+35	; 0x23
    6f42:	5c a1       	ldd	r21, Y+36	; 0x24
    6f44:	0e 94 33 40 	call	0x8066	; 0x8066 <__udivmodsi4>
    6f48:	a2 2e       	mov	r10, r18
    6f4a:	d3 2e       	mov	r13, r19
    6f4c:	c4 2e       	mov	r12, r20
    6f4e:	b5 2e       	mov	r11, r21
    6f50:	6d a7       	std	Y+45, r22	; 0x2d
    6f52:	7e a7       	std	Y+46, r23	; 0x2e
    6f54:	8f a7       	std	Y+47, r24	; 0x2f
    6f56:	98 ab       	std	Y+48, r25	; 0x30
    6f58:	c8 01       	movw	r24, r16
    6f5a:	b7 01       	movw	r22, r14
    6f5c:	29 a1       	ldd	r18, Y+33	; 0x21
    6f5e:	3a a1       	ldd	r19, Y+34	; 0x22
    6f60:	4b a1       	ldd	r20, Y+35	; 0x23
    6f62:	5c a1       	ldd	r21, Y+36	; 0x24
    6f64:	0e 94 33 40 	call	0x8066	; 0x8066 <__udivmodsi4>
    6f68:	6a 2c       	mov	r6, r10
    6f6a:	7d 2c       	mov	r7, r13
    6f6c:	8c 2c       	mov	r8, r12
    6f6e:	9b 2c       	mov	r9, r11
    6f70:	c4 01       	movw	r24, r8
    6f72:	b3 01       	movw	r22, r6
    6f74:	2d a9       	ldd	r18, Y+53	; 0x35
    6f76:	3e a9       	ldd	r19, Y+54	; 0x36
    6f78:	4f a9       	ldd	r20, Y+55	; 0x37
    6f7a:	58 ad       	ldd	r21, Y+56	; 0x38
    6f7c:	0e 94 00 40 	call	0x8000	; 0x8000 <__mulsi3>
    6f80:	9b 01       	movw	r18, r22
    6f82:	ac 01       	movw	r20, r24
    6f84:	ad a4       	ldd	r10, Y+45	; 0x2d
    6f86:	be a4       	ldd	r11, Y+46	; 0x2e
    6f88:	cf a4       	ldd	r12, Y+47	; 0x2f
    6f8a:	d8 a8       	ldd	r13, Y+48	; 0x30
    6f8c:	d5 01       	movw	r26, r10
    6f8e:	99 27       	eor	r25, r25
    6f90:	88 27       	eor	r24, r24
    6f92:	ad 8c       	ldd	r10, Y+29	; 0x1d
    6f94:	be 8c       	ldd	r11, Y+30	; 0x1e
    6f96:	cf 8c       	ldd	r12, Y+31	; 0x1f
    6f98:	d8 a0       	ldd	r13, Y+32	; 0x20
    6f9a:	6f ef       	ldi	r22, 0xFF	; 255
    6f9c:	e6 2e       	mov	r14, r22
    6f9e:	6f ef       	ldi	r22, 0xFF	; 255
    6fa0:	f6 2e       	mov	r15, r22
    6fa2:	01 2d       	mov	r16, r1
    6fa4:	11 2d       	mov	r17, r1
    6fa6:	ae 20       	and	r10, r14
    6fa8:	bf 20       	and	r11, r15
    6faa:	c0 22       	and	r12, r16
    6fac:	d1 22       	and	r13, r17
    6fae:	8a 29       	or	r24, r10
    6fb0:	9b 29       	or	r25, r11
    6fb2:	ac 29       	or	r26, r12
    6fb4:	bd 29       	or	r27, r13
    6fb6:	82 17       	cp	r24, r18
    6fb8:	93 07       	cpc	r25, r19
    6fba:	a4 07       	cpc	r26, r20
    6fbc:	b5 07       	cpc	r27, r21
    6fbe:	e0 f4       	brcc	.+56     	; 0x6ff8 <__udivdi3+0xaf0>
    6fc0:	08 94       	sec
    6fc2:	61 08       	sbc	r6, r1
    6fc4:	71 08       	sbc	r7, r1
    6fc6:	81 08       	sbc	r8, r1
    6fc8:	91 08       	sbc	r9, r1
    6fca:	82 0d       	add	r24, r2
    6fcc:	93 1d       	adc	r25, r3
    6fce:	a4 1d       	adc	r26, r4
    6fd0:	b5 1d       	adc	r27, r5
    6fd2:	82 15       	cp	r24, r2
    6fd4:	93 05       	cpc	r25, r3
    6fd6:	a4 05       	cpc	r26, r4
    6fd8:	b5 05       	cpc	r27, r5
    6fda:	70 f0       	brcs	.+28     	; 0x6ff8 <__udivdi3+0xaf0>
    6fdc:	82 17       	cp	r24, r18
    6fde:	93 07       	cpc	r25, r19
    6fe0:	a4 07       	cpc	r26, r20
    6fe2:	b5 07       	cpc	r27, r21
    6fe4:	48 f4       	brcc	.+18     	; 0x6ff8 <__udivdi3+0xaf0>
    6fe6:	08 94       	sec
    6fe8:	61 08       	sbc	r6, r1
    6fea:	71 08       	sbc	r7, r1
    6fec:	81 08       	sbc	r8, r1
    6fee:	91 08       	sbc	r9, r1
    6ff0:	82 0d       	add	r24, r2
    6ff2:	93 1d       	adc	r25, r3
    6ff4:	a4 1d       	adc	r26, r4
    6ff6:	b5 1d       	adc	r27, r5
    6ff8:	1c 01       	movw	r2, r24
    6ffa:	2d 01       	movw	r4, r26
    6ffc:	22 1a       	sub	r2, r18
    6ffe:	33 0a       	sbc	r3, r19
    7000:	44 0a       	sbc	r4, r20
    7002:	55 0a       	sbc	r5, r21
    7004:	2d 8e       	std	Y+29, r2	; 0x1d
    7006:	3e 8e       	std	Y+30, r3	; 0x1e
    7008:	4f 8e       	std	Y+31, r4	; 0x1f
    700a:	58 a2       	std	Y+32, r5	; 0x20
    700c:	a9 8c       	ldd	r10, Y+25	; 0x19
    700e:	ba 8c       	ldd	r11, Y+26	; 0x1a
    7010:	cb 8c       	ldd	r12, Y+27	; 0x1b
    7012:	dc 8c       	ldd	r13, Y+28	; 0x1c
    7014:	85 01       	movw	r16, r10
    7016:	ff 24       	eor	r15, r15
    7018:	ee 24       	eor	r14, r14
    701a:	e6 28       	or	r14, r6
    701c:	f7 28       	or	r15, r7
    701e:	08 29       	or	r16, r8
    7020:	19 29       	or	r17, r9
    7022:	af ef       	ldi	r26, 0xFF	; 255
    7024:	aa 2e       	mov	r10, r26
    7026:	af ef       	ldi	r26, 0xFF	; 255
    7028:	ba 2e       	mov	r11, r26
    702a:	c1 2c       	mov	r12, r1
    702c:	d1 2c       	mov	r13, r1
    702e:	ae 20       	and	r10, r14
    7030:	bf 20       	and	r11, r15
    7032:	c0 22       	and	r12, r16
    7034:	d1 22       	and	r13, r17
    7036:	18 01       	movw	r2, r16
    7038:	44 24       	eor	r4, r4
    703a:	55 24       	eor	r5, r5
    703c:	69 a8       	ldd	r6, Y+49	; 0x31
    703e:	7a a8       	ldd	r7, Y+50	; 0x32
    7040:	8b a8       	ldd	r8, Y+51	; 0x33
    7042:	9c a8       	ldd	r9, Y+52	; 0x34
    7044:	2f ef       	ldi	r18, 0xFF	; 255
    7046:	3f ef       	ldi	r19, 0xFF	; 255
    7048:	40 e0       	ldi	r20, 0x00	; 0
    704a:	50 e0       	ldi	r21, 0x00	; 0
    704c:	62 22       	and	r6, r18
    704e:	73 22       	and	r7, r19
    7050:	84 22       	and	r8, r20
    7052:	95 22       	and	r9, r21
    7054:	69 a9       	ldd	r22, Y+49	; 0x31
    7056:	7a a9       	ldd	r23, Y+50	; 0x32
    7058:	8b a9       	ldd	r24, Y+51	; 0x33
    705a:	9c a9       	ldd	r25, Y+52	; 0x34
    705c:	ac 01       	movw	r20, r24
    705e:	66 27       	eor	r22, r22
    7060:	77 27       	eor	r23, r23
    7062:	49 8f       	std	Y+25, r20	; 0x19
    7064:	5a 8f       	std	Y+26, r21	; 0x1a
    7066:	6b 8f       	std	Y+27, r22	; 0x1b
    7068:	7c 8f       	std	Y+28, r23	; 0x1c
    706a:	c6 01       	movw	r24, r12
    706c:	b5 01       	movw	r22, r10
    706e:	a4 01       	movw	r20, r8
    7070:	93 01       	movw	r18, r6
    7072:	0e 94 00 40 	call	0x8000	; 0x8000 <__mulsi3>
    7076:	69 a3       	std	Y+33, r22	; 0x21
    7078:	7a a3       	std	Y+34, r23	; 0x22
    707a:	8b a3       	std	Y+35, r24	; 0x23
    707c:	9c a3       	std	Y+36, r25	; 0x24
    707e:	c6 01       	movw	r24, r12
    7080:	b5 01       	movw	r22, r10
    7082:	29 8d       	ldd	r18, Y+25	; 0x19
    7084:	3a 8d       	ldd	r19, Y+26	; 0x1a
    7086:	4b 8d       	ldd	r20, Y+27	; 0x1b
    7088:	5c 8d       	ldd	r21, Y+28	; 0x1c
    708a:	0e 94 00 40 	call	0x8000	; 0x8000 <__mulsi3>
    708e:	5b 01       	movw	r10, r22
    7090:	6c 01       	movw	r12, r24
    7092:	c2 01       	movw	r24, r4
    7094:	b1 01       	movw	r22, r2
    7096:	a4 01       	movw	r20, r8
    7098:	93 01       	movw	r18, r6
    709a:	0e 94 00 40 	call	0x8000	; 0x8000 <__mulsi3>
    709e:	3b 01       	movw	r6, r22
    70a0:	4c 01       	movw	r8, r24
    70a2:	c2 01       	movw	r24, r4
    70a4:	b1 01       	movw	r22, r2
    70a6:	29 8d       	ldd	r18, Y+25	; 0x19
    70a8:	3a 8d       	ldd	r19, Y+26	; 0x1a
    70aa:	4b 8d       	ldd	r20, Y+27	; 0x1b
    70ac:	5c 8d       	ldd	r21, Y+28	; 0x1c
    70ae:	0e 94 00 40 	call	0x8000	; 0x8000 <__mulsi3>
    70b2:	9b 01       	movw	r18, r22
    70b4:	ac 01       	movw	r20, r24
    70b6:	a6 0c       	add	r10, r6
    70b8:	b7 1c       	adc	r11, r7
    70ba:	c8 1c       	adc	r12, r8
    70bc:	d9 1c       	adc	r13, r9
    70be:	29 a0       	ldd	r2, Y+33	; 0x21
    70c0:	3a a0       	ldd	r3, Y+34	; 0x22
    70c2:	4b a0       	ldd	r4, Y+35	; 0x23
    70c4:	5c a0       	ldd	r5, Y+36	; 0x24
    70c6:	c2 01       	movw	r24, r4
    70c8:	aa 27       	eor	r26, r26
    70ca:	bb 27       	eor	r27, r27
    70cc:	a8 0e       	add	r10, r24
    70ce:	b9 1e       	adc	r11, r25
    70d0:	ca 1e       	adc	r12, r26
    70d2:	db 1e       	adc	r13, r27
    70d4:	a6 14       	cp	r10, r6
    70d6:	b7 04       	cpc	r11, r7
    70d8:	c8 04       	cpc	r12, r8
    70da:	d9 04       	cpc	r13, r9
    70dc:	20 f4       	brcc	.+8      	; 0x70e6 <__udivdi3+0xbde>
    70de:	20 50       	subi	r18, 0x00	; 0
    70e0:	30 40       	sbci	r19, 0x00	; 0
    70e2:	4f 4f       	sbci	r20, 0xFF	; 255
    70e4:	5f 4f       	sbci	r21, 0xFF	; 255
    70e6:	c6 01       	movw	r24, r12
    70e8:	aa 27       	eor	r26, r26
    70ea:	bb 27       	eor	r27, r27
    70ec:	82 0f       	add	r24, r18
    70ee:	93 1f       	adc	r25, r19
    70f0:	a4 1f       	adc	r26, r20
    70f2:	b5 1f       	adc	r27, r21
    70f4:	2d 8d       	ldd	r18, Y+29	; 0x1d
    70f6:	3e 8d       	ldd	r19, Y+30	; 0x1e
    70f8:	4f 8d       	ldd	r20, Y+31	; 0x1f
    70fa:	58 a1       	ldd	r21, Y+32	; 0x20
    70fc:	28 17       	cp	r18, r24
    70fe:	39 07       	cpc	r19, r25
    7100:	4a 07       	cpc	r20, r26
    7102:	5b 07       	cpc	r21, r27
    7104:	18 f1       	brcs	.+70     	; 0x714c <__udivdi3+0xc44>
    7106:	82 17       	cp	r24, r18
    7108:	93 07       	cpc	r25, r19
    710a:	a4 07       	cpc	r26, r20
    710c:	b5 07       	cpc	r27, r21
    710e:	a1 f5       	brne	.+104    	; 0x7178 <__udivdi3+0xc70>
    7110:	65 01       	movw	r12, r10
    7112:	bb 24       	eor	r11, r11
    7114:	aa 24       	eor	r10, r10
    7116:	89 a1       	ldd	r24, Y+33	; 0x21
    7118:	9a a1       	ldd	r25, Y+34	; 0x22
    711a:	ab a1       	ldd	r26, Y+35	; 0x23
    711c:	bc a1       	ldd	r27, Y+36	; 0x24
    711e:	a0 70       	andi	r26, 0x00	; 0
    7120:	b0 70       	andi	r27, 0x00	; 0
    7122:	a8 0e       	add	r10, r24
    7124:	b9 1e       	adc	r11, r25
    7126:	ca 1e       	adc	r12, r26
    7128:	db 1e       	adc	r13, r27
    712a:	8d a1       	ldd	r24, Y+37	; 0x25
    712c:	9e a1       	ldd	r25, Y+38	; 0x26
    712e:	af a1       	ldd	r26, Y+39	; 0x27
    7130:	b8 a5       	ldd	r27, Y+40	; 0x28
    7132:	09 a4       	ldd	r0, Y+41	; 0x29
    7134:	04 c0       	rjmp	.+8      	; 0x713e <__udivdi3+0xc36>
    7136:	88 0f       	add	r24, r24
    7138:	99 1f       	adc	r25, r25
    713a:	aa 1f       	adc	r26, r26
    713c:	bb 1f       	adc	r27, r27
    713e:	0a 94       	dec	r0
    7140:	d2 f7       	brpl	.-12     	; 0x7136 <__udivdi3+0xc2e>
    7142:	8a 15       	cp	r24, r10
    7144:	9b 05       	cpc	r25, r11
    7146:	ac 05       	cpc	r26, r12
    7148:	bd 05       	cpc	r27, r13
    714a:	b0 f4       	brcc	.+44     	; 0x7178 <__udivdi3+0xc70>
    714c:	08 94       	sec
    714e:	e1 08       	sbc	r14, r1
    7150:	f1 08       	sbc	r15, r1
    7152:	01 09       	sbc	r16, r1
    7154:	11 09       	sbc	r17, r1
    7156:	10 c0       	rjmp	.+32     	; 0x7178 <__udivdi3+0xc70>
    7158:	aa 24       	eor	r10, r10
    715a:	bb 24       	eor	r11, r11
    715c:	65 01       	movw	r12, r10
    715e:	ee 24       	eor	r14, r14
    7160:	ff 24       	eor	r15, r15
    7162:	87 01       	movw	r16, r14
    7164:	0c c0       	rjmp	.+24     	; 0x717e <__udivdi3+0xc76>
    7166:	aa 24       	eor	r10, r10
    7168:	bb 24       	eor	r11, r11
    716a:	65 01       	movw	r12, r10
    716c:	81 e0       	ldi	r24, 0x01	; 1
    716e:	e8 2e       	mov	r14, r24
    7170:	f1 2c       	mov	r15, r1
    7172:	01 2d       	mov	r16, r1
    7174:	11 2d       	mov	r17, r1
    7176:	03 c0       	rjmp	.+6      	; 0x717e <__udivdi3+0xc76>
    7178:	aa 24       	eor	r10, r10
    717a:	bb 24       	eor	r11, r11
    717c:	65 01       	movw	r12, r10
    717e:	fe 01       	movw	r30, r28
    7180:	71 96       	adiw	r30, 0x11	; 17
    7182:	88 e0       	ldi	r24, 0x08	; 8
    7184:	df 01       	movw	r26, r30
    7186:	1d 92       	st	X+, r1
    7188:	8a 95       	dec	r24
    718a:	e9 f7       	brne	.-6      	; 0x7186 <__udivdi3+0xc7e>
    718c:	e9 8a       	std	Y+17, r14	; 0x11
    718e:	fa 8a       	std	Y+18, r15	; 0x12
    7190:	0b 8b       	std	Y+19, r16	; 0x13
    7192:	1c 8b       	std	Y+20, r17	; 0x14
    7194:	ad 8a       	std	Y+21, r10	; 0x15
    7196:	be 8a       	std	Y+22, r11	; 0x16
    7198:	cf 8a       	std	Y+23, r12	; 0x17
    719a:	d8 8e       	std	Y+24, r13	; 0x18
    719c:	2e 2d       	mov	r18, r14
    719e:	3a 89       	ldd	r19, Y+18	; 0x12
    71a0:	4b 89       	ldd	r20, Y+19	; 0x13
    71a2:	5c 89       	ldd	r21, Y+20	; 0x14
    71a4:	6a 2d       	mov	r22, r10
    71a6:	7e 89       	ldd	r23, Y+22	; 0x16
    71a8:	8f 89       	ldd	r24, Y+23	; 0x17
    71aa:	98 8d       	ldd	r25, Y+24	; 0x18
    71ac:	e8 96       	adiw	r28, 0x38	; 56
    71ae:	e2 e1       	ldi	r30, 0x12	; 18
    71b0:	0c 94 71 40 	jmp	0x80e2	; 0x80e2 <__epilogue_restores__>

000071b4 <vfprintf>:
    71b4:	2f 92       	push	r2
    71b6:	3f 92       	push	r3
    71b8:	4f 92       	push	r4
    71ba:	5f 92       	push	r5
    71bc:	6f 92       	push	r6
    71be:	7f 92       	push	r7
    71c0:	8f 92       	push	r8
    71c2:	9f 92       	push	r9
    71c4:	af 92       	push	r10
    71c6:	bf 92       	push	r11
    71c8:	cf 92       	push	r12
    71ca:	df 92       	push	r13
    71cc:	ef 92       	push	r14
    71ce:	ff 92       	push	r15
    71d0:	0f 93       	push	r16
    71d2:	1f 93       	push	r17
    71d4:	df 93       	push	r29
    71d6:	cf 93       	push	r28
    71d8:	cd b7       	in	r28, 0x3d	; 61
    71da:	de b7       	in	r29, 0x3e	; 62
    71dc:	63 97       	sbiw	r28, 0x13	; 19
    71de:	0f b6       	in	r0, 0x3f	; 63
    71e0:	f8 94       	cli
    71e2:	de bf       	out	0x3e, r29	; 62
    71e4:	0f be       	out	0x3f, r0	; 63
    71e6:	cd bf       	out	0x3d, r28	; 61
    71e8:	6c 01       	movw	r12, r24
    71ea:	7f 87       	std	Y+15, r23	; 0x0f
    71ec:	6e 87       	std	Y+14, r22	; 0x0e
    71ee:	fc 01       	movw	r30, r24
    71f0:	17 82       	std	Z+7, r1	; 0x07
    71f2:	16 82       	std	Z+6, r1	; 0x06
    71f4:	83 81       	ldd	r24, Z+3	; 0x03
    71f6:	81 fd       	sbrc	r24, 1
    71f8:	04 c0       	rjmp	.+8      	; 0x7202 <vfprintf+0x4e>
    71fa:	6f c3       	rjmp	.+1758   	; 0x78da <vfprintf+0x726>
    71fc:	4c 85       	ldd	r20, Y+12	; 0x0c
    71fe:	5d 85       	ldd	r21, Y+13	; 0x0d
    7200:	04 c0       	rjmp	.+8      	; 0x720a <vfprintf+0x56>
    7202:	1e 01       	movw	r2, r28
    7204:	08 94       	sec
    7206:	21 1c       	adc	r2, r1
    7208:	31 1c       	adc	r3, r1
    720a:	f6 01       	movw	r30, r12
    720c:	93 81       	ldd	r25, Z+3	; 0x03
    720e:	ee 85       	ldd	r30, Y+14	; 0x0e
    7210:	ff 85       	ldd	r31, Y+15	; 0x0f
    7212:	93 fd       	sbrc	r25, 3
    7214:	85 91       	lpm	r24, Z+
    7216:	93 ff       	sbrs	r25, 3
    7218:	81 91       	ld	r24, Z+
    721a:	ff 87       	std	Y+15, r31	; 0x0f
    721c:	ee 87       	std	Y+14, r30	; 0x0e
    721e:	88 23       	and	r24, r24
    7220:	09 f4       	brne	.+2      	; 0x7224 <vfprintf+0x70>
    7222:	57 c3       	rjmp	.+1710   	; 0x78d2 <vfprintf+0x71e>
    7224:	85 32       	cpi	r24, 0x25	; 37
    7226:	41 f4       	brne	.+16     	; 0x7238 <vfprintf+0x84>
    7228:	93 fd       	sbrc	r25, 3
    722a:	85 91       	lpm	r24, Z+
    722c:	93 ff       	sbrs	r25, 3
    722e:	81 91       	ld	r24, Z+
    7230:	ff 87       	std	Y+15, r31	; 0x0f
    7232:	ee 87       	std	Y+14, r30	; 0x0e
    7234:	85 32       	cpi	r24, 0x25	; 37
    7236:	59 f4       	brne	.+22     	; 0x724e <vfprintf+0x9a>
    7238:	90 e0       	ldi	r25, 0x00	; 0
    723a:	b6 01       	movw	r22, r12
    723c:	4a 8b       	std	Y+18, r20	; 0x12
    723e:	5b 8b       	std	Y+19, r21	; 0x13
    7240:	0e 94 07 42 	call	0x840e	; 0x840e <fputc>
    7244:	4a 89       	ldd	r20, Y+18	; 0x12
    7246:	5b 89       	ldd	r21, Y+19	; 0x13
    7248:	5d 87       	std	Y+13, r21	; 0x0d
    724a:	4c 87       	std	Y+12, r20	; 0x0c
    724c:	d7 cf       	rjmp	.-82     	; 0x71fc <vfprintf+0x48>
    724e:	10 e0       	ldi	r17, 0x00	; 0
    7250:	ff 24       	eor	r15, r15
    7252:	00 e0       	ldi	r16, 0x00	; 0
    7254:	00 32       	cpi	r16, 0x20	; 32
    7256:	b0 f4       	brcc	.+44     	; 0x7284 <vfprintf+0xd0>
    7258:	8b 32       	cpi	r24, 0x2B	; 43
    725a:	69 f0       	breq	.+26     	; 0x7276 <vfprintf+0xc2>
    725c:	8c 32       	cpi	r24, 0x2C	; 44
    725e:	28 f4       	brcc	.+10     	; 0x726a <vfprintf+0xb6>
    7260:	80 32       	cpi	r24, 0x20	; 32
    7262:	51 f0       	breq	.+20     	; 0x7278 <vfprintf+0xc4>
    7264:	83 32       	cpi	r24, 0x23	; 35
    7266:	71 f4       	brne	.+28     	; 0x7284 <vfprintf+0xd0>
    7268:	0b c0       	rjmp	.+22     	; 0x7280 <vfprintf+0xcc>
    726a:	8d 32       	cpi	r24, 0x2D	; 45
    726c:	39 f0       	breq	.+14     	; 0x727c <vfprintf+0xc8>
    726e:	80 33       	cpi	r24, 0x30	; 48
    7270:	49 f4       	brne	.+18     	; 0x7284 <vfprintf+0xd0>
    7272:	01 60       	ori	r16, 0x01	; 1
    7274:	2c c0       	rjmp	.+88     	; 0x72ce <vfprintf+0x11a>
    7276:	02 60       	ori	r16, 0x02	; 2
    7278:	04 60       	ori	r16, 0x04	; 4
    727a:	29 c0       	rjmp	.+82     	; 0x72ce <vfprintf+0x11a>
    727c:	08 60       	ori	r16, 0x08	; 8
    727e:	27 c0       	rjmp	.+78     	; 0x72ce <vfprintf+0x11a>
    7280:	00 61       	ori	r16, 0x10	; 16
    7282:	25 c0       	rjmp	.+74     	; 0x72ce <vfprintf+0x11a>
    7284:	07 fd       	sbrc	r16, 7
    7286:	2e c0       	rjmp	.+92     	; 0x72e4 <vfprintf+0x130>
    7288:	28 2f       	mov	r18, r24
    728a:	20 53       	subi	r18, 0x30	; 48
    728c:	2a 30       	cpi	r18, 0x0A	; 10
    728e:	98 f4       	brcc	.+38     	; 0x72b6 <vfprintf+0x102>
    7290:	06 ff       	sbrs	r16, 6
    7292:	08 c0       	rjmp	.+16     	; 0x72a4 <vfprintf+0xf0>
    7294:	81 2f       	mov	r24, r17
    7296:	88 0f       	add	r24, r24
    7298:	18 2f       	mov	r17, r24
    729a:	11 0f       	add	r17, r17
    729c:	11 0f       	add	r17, r17
    729e:	18 0f       	add	r17, r24
    72a0:	12 0f       	add	r17, r18
    72a2:	15 c0       	rjmp	.+42     	; 0x72ce <vfprintf+0x11a>
    72a4:	8f 2d       	mov	r24, r15
    72a6:	88 0f       	add	r24, r24
    72a8:	f8 2e       	mov	r15, r24
    72aa:	ff 0c       	add	r15, r15
    72ac:	ff 0c       	add	r15, r15
    72ae:	f8 0e       	add	r15, r24
    72b0:	f2 0e       	add	r15, r18
    72b2:	00 62       	ori	r16, 0x20	; 32
    72b4:	0c c0       	rjmp	.+24     	; 0x72ce <vfprintf+0x11a>
    72b6:	8e 32       	cpi	r24, 0x2E	; 46
    72b8:	21 f4       	brne	.+8      	; 0x72c2 <vfprintf+0x10e>
    72ba:	06 fd       	sbrc	r16, 6
    72bc:	0a c3       	rjmp	.+1556   	; 0x78d2 <vfprintf+0x71e>
    72be:	00 64       	ori	r16, 0x40	; 64
    72c0:	06 c0       	rjmp	.+12     	; 0x72ce <vfprintf+0x11a>
    72c2:	8c 36       	cpi	r24, 0x6C	; 108
    72c4:	11 f4       	brne	.+4      	; 0x72ca <vfprintf+0x116>
    72c6:	00 68       	ori	r16, 0x80	; 128
    72c8:	02 c0       	rjmp	.+4      	; 0x72ce <vfprintf+0x11a>
    72ca:	88 36       	cpi	r24, 0x68	; 104
    72cc:	59 f4       	brne	.+22     	; 0x72e4 <vfprintf+0x130>
    72ce:	ee 85       	ldd	r30, Y+14	; 0x0e
    72d0:	ff 85       	ldd	r31, Y+15	; 0x0f
    72d2:	93 fd       	sbrc	r25, 3
    72d4:	85 91       	lpm	r24, Z+
    72d6:	93 ff       	sbrs	r25, 3
    72d8:	81 91       	ld	r24, Z+
    72da:	ff 87       	std	Y+15, r31	; 0x0f
    72dc:	ee 87       	std	Y+14, r30	; 0x0e
    72de:	88 23       	and	r24, r24
    72e0:	09 f0       	breq	.+2      	; 0x72e4 <vfprintf+0x130>
    72e2:	b8 cf       	rjmp	.-144    	; 0x7254 <vfprintf+0xa0>
    72e4:	98 2f       	mov	r25, r24
    72e6:	95 54       	subi	r25, 0x45	; 69
    72e8:	93 30       	cpi	r25, 0x03	; 3
    72ea:	18 f4       	brcc	.+6      	; 0x72f2 <vfprintf+0x13e>
    72ec:	00 61       	ori	r16, 0x10	; 16
    72ee:	80 5e       	subi	r24, 0xE0	; 224
    72f0:	06 c0       	rjmp	.+12     	; 0x72fe <vfprintf+0x14a>
    72f2:	98 2f       	mov	r25, r24
    72f4:	95 56       	subi	r25, 0x65	; 101
    72f6:	93 30       	cpi	r25, 0x03	; 3
    72f8:	08 f0       	brcs	.+2      	; 0x72fc <vfprintf+0x148>
    72fa:	9b c1       	rjmp	.+822    	; 0x7632 <vfprintf+0x47e>
    72fc:	0f 7e       	andi	r16, 0xEF	; 239
    72fe:	06 ff       	sbrs	r16, 6
    7300:	16 e0       	ldi	r17, 0x06	; 6
    7302:	6f e3       	ldi	r22, 0x3F	; 63
    7304:	e6 2e       	mov	r14, r22
    7306:	e0 22       	and	r14, r16
    7308:	85 36       	cpi	r24, 0x65	; 101
    730a:	19 f4       	brne	.+6      	; 0x7312 <vfprintf+0x15e>
    730c:	f0 e4       	ldi	r31, 0x40	; 64
    730e:	ef 2a       	or	r14, r31
    7310:	07 c0       	rjmp	.+14     	; 0x7320 <vfprintf+0x16c>
    7312:	86 36       	cpi	r24, 0x66	; 102
    7314:	19 f4       	brne	.+6      	; 0x731c <vfprintf+0x168>
    7316:	20 e8       	ldi	r18, 0x80	; 128
    7318:	e2 2a       	or	r14, r18
    731a:	02 c0       	rjmp	.+4      	; 0x7320 <vfprintf+0x16c>
    731c:	11 11       	cpse	r17, r1
    731e:	11 50       	subi	r17, 0x01	; 1
    7320:	e7 fe       	sbrs	r14, 7
    7322:	06 c0       	rjmp	.+12     	; 0x7330 <vfprintf+0x17c>
    7324:	1c 33       	cpi	r17, 0x3C	; 60
    7326:	40 f4       	brcc	.+16     	; 0x7338 <vfprintf+0x184>
    7328:	91 2e       	mov	r9, r17
    732a:	93 94       	inc	r9
    732c:	27 e0       	ldi	r18, 0x07	; 7
    732e:	0b c0       	rjmp	.+22     	; 0x7346 <vfprintf+0x192>
    7330:	18 30       	cpi	r17, 0x08	; 8
    7332:	30 f4       	brcc	.+12     	; 0x7340 <vfprintf+0x18c>
    7334:	21 2f       	mov	r18, r17
    7336:	06 c0       	rjmp	.+12     	; 0x7344 <vfprintf+0x190>
    7338:	27 e0       	ldi	r18, 0x07	; 7
    733a:	3c e3       	ldi	r19, 0x3C	; 60
    733c:	93 2e       	mov	r9, r19
    733e:	03 c0       	rjmp	.+6      	; 0x7346 <vfprintf+0x192>
    7340:	27 e0       	ldi	r18, 0x07	; 7
    7342:	17 e0       	ldi	r17, 0x07	; 7
    7344:	99 24       	eor	r9, r9
    7346:	ca 01       	movw	r24, r20
    7348:	04 96       	adiw	r24, 0x04	; 4
    734a:	9d 87       	std	Y+13, r25	; 0x0d
    734c:	8c 87       	std	Y+12, r24	; 0x0c
    734e:	fa 01       	movw	r30, r20
    7350:	60 81       	ld	r22, Z
    7352:	71 81       	ldd	r23, Z+1	; 0x01
    7354:	82 81       	ldd	r24, Z+2	; 0x02
    7356:	93 81       	ldd	r25, Z+3	; 0x03
    7358:	a1 01       	movw	r20, r2
    735a:	09 2d       	mov	r16, r9
    735c:	0e 94 8c 40 	call	0x8118	; 0x8118 <__ftoa_engine>
    7360:	5c 01       	movw	r10, r24
    7362:	69 80       	ldd	r6, Y+1	; 0x01
    7364:	26 2d       	mov	r18, r6
    7366:	30 e0       	ldi	r19, 0x00	; 0
    7368:	39 8b       	std	Y+17, r19	; 0x11
    736a:	28 8b       	std	Y+16, r18	; 0x10
    736c:	60 fe       	sbrs	r6, 0
    736e:	03 c0       	rjmp	.+6      	; 0x7376 <vfprintf+0x1c2>
    7370:	38 89       	ldd	r19, Y+16	; 0x10
    7372:	33 ff       	sbrs	r19, 3
    7374:	06 c0       	rjmp	.+12     	; 0x7382 <vfprintf+0x1ce>
    7376:	e1 fc       	sbrc	r14, 1
    7378:	06 c0       	rjmp	.+12     	; 0x7386 <vfprintf+0x1d2>
    737a:	e2 fe       	sbrs	r14, 2
    737c:	06 c0       	rjmp	.+12     	; 0x738a <vfprintf+0x1d6>
    737e:	00 e2       	ldi	r16, 0x20	; 32
    7380:	05 c0       	rjmp	.+10     	; 0x738c <vfprintf+0x1d8>
    7382:	0d e2       	ldi	r16, 0x2D	; 45
    7384:	03 c0       	rjmp	.+6      	; 0x738c <vfprintf+0x1d8>
    7386:	0b e2       	ldi	r16, 0x2B	; 43
    7388:	01 c0       	rjmp	.+2      	; 0x738c <vfprintf+0x1d8>
    738a:	00 e0       	ldi	r16, 0x00	; 0
    738c:	88 89       	ldd	r24, Y+16	; 0x10
    738e:	99 89       	ldd	r25, Y+17	; 0x11
    7390:	8c 70       	andi	r24, 0x0C	; 12
    7392:	90 70       	andi	r25, 0x00	; 0
    7394:	00 97       	sbiw	r24, 0x00	; 0
    7396:	c1 f1       	breq	.+112    	; 0x7408 <vfprintf+0x254>
    7398:	00 23       	and	r16, r16
    739a:	11 f0       	breq	.+4      	; 0x73a0 <vfprintf+0x1ec>
    739c:	84 e0       	ldi	r24, 0x04	; 4
    739e:	01 c0       	rjmp	.+2      	; 0x73a2 <vfprintf+0x1ee>
    73a0:	83 e0       	ldi	r24, 0x03	; 3
    73a2:	8f 15       	cp	r24, r15
    73a4:	58 f4       	brcc	.+22     	; 0x73bc <vfprintf+0x208>
    73a6:	f8 1a       	sub	r15, r24
    73a8:	e3 fc       	sbrc	r14, 3
    73aa:	09 c0       	rjmp	.+18     	; 0x73be <vfprintf+0x20a>
    73ac:	80 e2       	ldi	r24, 0x20	; 32
    73ae:	90 e0       	ldi	r25, 0x00	; 0
    73b0:	b6 01       	movw	r22, r12
    73b2:	0e 94 07 42 	call	0x840e	; 0x840e <fputc>
    73b6:	fa 94       	dec	r15
    73b8:	c9 f7       	brne	.-14     	; 0x73ac <vfprintf+0x1f8>
    73ba:	01 c0       	rjmp	.+2      	; 0x73be <vfprintf+0x20a>
    73bc:	ff 24       	eor	r15, r15
    73be:	00 23       	and	r16, r16
    73c0:	29 f0       	breq	.+10     	; 0x73cc <vfprintf+0x218>
    73c2:	80 2f       	mov	r24, r16
    73c4:	90 e0       	ldi	r25, 0x00	; 0
    73c6:	b6 01       	movw	r22, r12
    73c8:	0e 94 07 42 	call	0x840e	; 0x840e <fputc>
    73cc:	88 89       	ldd	r24, Y+16	; 0x10
    73ce:	83 fd       	sbrc	r24, 3
    73d0:	03 c0       	rjmp	.+6      	; 0x73d8 <vfprintf+0x224>
    73d2:	04 e9       	ldi	r16, 0x94	; 148
    73d4:	18 e0       	ldi	r17, 0x08	; 8
    73d6:	0e c0       	rjmp	.+28     	; 0x73f4 <vfprintf+0x240>
    73d8:	00 e9       	ldi	r16, 0x90	; 144
    73da:	18 e0       	ldi	r17, 0x08	; 8
    73dc:	0b c0       	rjmp	.+22     	; 0x73f4 <vfprintf+0x240>
    73de:	a1 14       	cp	r10, r1
    73e0:	b1 04       	cpc	r11, r1
    73e2:	09 f0       	breq	.+2      	; 0x73e6 <vfprintf+0x232>
    73e4:	80 52       	subi	r24, 0x20	; 32
    73e6:	90 e0       	ldi	r25, 0x00	; 0
    73e8:	b6 01       	movw	r22, r12
    73ea:	0e 94 07 42 	call	0x840e	; 0x840e <fputc>
    73ee:	0f 5f       	subi	r16, 0xFF	; 255
    73f0:	1f 4f       	sbci	r17, 0xFF	; 255
    73f2:	05 c0       	rjmp	.+10     	; 0x73fe <vfprintf+0x24a>
    73f4:	ae 2c       	mov	r10, r14
    73f6:	bb 24       	eor	r11, r11
    73f8:	90 e1       	ldi	r25, 0x10	; 16
    73fa:	a9 22       	and	r10, r25
    73fc:	bb 24       	eor	r11, r11
    73fe:	f8 01       	movw	r30, r16
    7400:	84 91       	lpm	r24, Z+
    7402:	88 23       	and	r24, r24
    7404:	61 f7       	brne	.-40     	; 0x73de <vfprintf+0x22a>
    7406:	62 c2       	rjmp	.+1220   	; 0x78cc <vfprintf+0x718>
    7408:	e7 fe       	sbrs	r14, 7
    740a:	0e c0       	rjmp	.+28     	; 0x7428 <vfprintf+0x274>
    740c:	9a 0c       	add	r9, r10
    740e:	f8 89       	ldd	r31, Y+16	; 0x10
    7410:	f4 ff       	sbrs	r31, 4
    7412:	04 c0       	rjmp	.+8      	; 0x741c <vfprintf+0x268>
    7414:	8a 81       	ldd	r24, Y+2	; 0x02
    7416:	81 33       	cpi	r24, 0x31	; 49
    7418:	09 f4       	brne	.+2      	; 0x741c <vfprintf+0x268>
    741a:	9a 94       	dec	r9
    741c:	19 14       	cp	r1, r9
    741e:	54 f5       	brge	.+84     	; 0x7474 <vfprintf+0x2c0>
    7420:	29 2d       	mov	r18, r9
    7422:	29 30       	cpi	r18, 0x09	; 9
    7424:	50 f5       	brcc	.+84     	; 0x747a <vfprintf+0x2c6>
    7426:	2d c0       	rjmp	.+90     	; 0x7482 <vfprintf+0x2ce>
    7428:	e6 fc       	sbrc	r14, 6
    742a:	2b c0       	rjmp	.+86     	; 0x7482 <vfprintf+0x2ce>
    742c:	81 2f       	mov	r24, r17
    742e:	90 e0       	ldi	r25, 0x00	; 0
    7430:	8a 15       	cp	r24, r10
    7432:	9b 05       	cpc	r25, r11
    7434:	4c f0       	brlt	.+18     	; 0x7448 <vfprintf+0x294>
    7436:	3c ef       	ldi	r19, 0xFC	; 252
    7438:	a3 16       	cp	r10, r19
    743a:	3f ef       	ldi	r19, 0xFF	; 255
    743c:	b3 06       	cpc	r11, r19
    743e:	24 f0       	brlt	.+8      	; 0x7448 <vfprintf+0x294>
    7440:	80 e8       	ldi	r24, 0x80	; 128
    7442:	e8 2a       	or	r14, r24
    7444:	01 c0       	rjmp	.+2      	; 0x7448 <vfprintf+0x294>
    7446:	11 50       	subi	r17, 0x01	; 1
    7448:	11 23       	and	r17, r17
    744a:	49 f0       	breq	.+18     	; 0x745e <vfprintf+0x2aa>
    744c:	e2 e0       	ldi	r30, 0x02	; 2
    744e:	f0 e0       	ldi	r31, 0x00	; 0
    7450:	ec 0f       	add	r30, r28
    7452:	fd 1f       	adc	r31, r29
    7454:	e1 0f       	add	r30, r17
    7456:	f1 1d       	adc	r31, r1
    7458:	80 81       	ld	r24, Z
    745a:	80 33       	cpi	r24, 0x30	; 48
    745c:	a1 f3       	breq	.-24     	; 0x7446 <vfprintf+0x292>
    745e:	e7 fe       	sbrs	r14, 7
    7460:	10 c0       	rjmp	.+32     	; 0x7482 <vfprintf+0x2ce>
    7462:	91 2e       	mov	r9, r17
    7464:	93 94       	inc	r9
    7466:	81 2f       	mov	r24, r17
    7468:	90 e0       	ldi	r25, 0x00	; 0
    746a:	a8 16       	cp	r10, r24
    746c:	b9 06       	cpc	r11, r25
    746e:	44 f4       	brge	.+16     	; 0x7480 <vfprintf+0x2cc>
    7470:	1a 19       	sub	r17, r10
    7472:	07 c0       	rjmp	.+14     	; 0x7482 <vfprintf+0x2ce>
    7474:	99 24       	eor	r9, r9
    7476:	93 94       	inc	r9
    7478:	04 c0       	rjmp	.+8      	; 0x7482 <vfprintf+0x2ce>
    747a:	98 e0       	ldi	r25, 0x08	; 8
    747c:	99 2e       	mov	r9, r25
    747e:	01 c0       	rjmp	.+2      	; 0x7482 <vfprintf+0x2ce>
    7480:	10 e0       	ldi	r17, 0x00	; 0
    7482:	e7 fe       	sbrs	r14, 7
    7484:	07 c0       	rjmp	.+14     	; 0x7494 <vfprintf+0x2e0>
    7486:	1a 14       	cp	r1, r10
    7488:	1b 04       	cpc	r1, r11
    748a:	3c f4       	brge	.+14     	; 0x749a <vfprintf+0x2e6>
    748c:	95 01       	movw	r18, r10
    748e:	2f 5f       	subi	r18, 0xFF	; 255
    7490:	3f 4f       	sbci	r19, 0xFF	; 255
    7492:	05 c0       	rjmp	.+10     	; 0x749e <vfprintf+0x2ea>
    7494:	25 e0       	ldi	r18, 0x05	; 5
    7496:	30 e0       	ldi	r19, 0x00	; 0
    7498:	02 c0       	rjmp	.+4      	; 0x749e <vfprintf+0x2ea>
    749a:	21 e0       	ldi	r18, 0x01	; 1
    749c:	30 e0       	ldi	r19, 0x00	; 0
    749e:	00 23       	and	r16, r16
    74a0:	11 f0       	breq	.+4      	; 0x74a6 <vfprintf+0x2f2>
    74a2:	2f 5f       	subi	r18, 0xFF	; 255
    74a4:	3f 4f       	sbci	r19, 0xFF	; 255
    74a6:	11 23       	and	r17, r17
    74a8:	29 f0       	breq	.+10     	; 0x74b4 <vfprintf+0x300>
    74aa:	81 2f       	mov	r24, r17
    74ac:	90 e0       	ldi	r25, 0x00	; 0
    74ae:	01 96       	adiw	r24, 0x01	; 1
    74b0:	28 0f       	add	r18, r24
    74b2:	39 1f       	adc	r19, r25
    74b4:	8f 2d       	mov	r24, r15
    74b6:	90 e0       	ldi	r25, 0x00	; 0
    74b8:	28 17       	cp	r18, r24
    74ba:	39 07       	cpc	r19, r25
    74bc:	14 f4       	brge	.+4      	; 0x74c2 <vfprintf+0x30e>
    74be:	f2 1a       	sub	r15, r18
    74c0:	01 c0       	rjmp	.+2      	; 0x74c4 <vfprintf+0x310>
    74c2:	ff 24       	eor	r15, r15
    74c4:	4e 2c       	mov	r4, r14
    74c6:	55 24       	eor	r5, r5
    74c8:	c2 01       	movw	r24, r4
    74ca:	89 70       	andi	r24, 0x09	; 9
    74cc:	90 70       	andi	r25, 0x00	; 0
    74ce:	00 97       	sbiw	r24, 0x00	; 0
    74d0:	49 f4       	brne	.+18     	; 0x74e4 <vfprintf+0x330>
    74d2:	06 c0       	rjmp	.+12     	; 0x74e0 <vfprintf+0x32c>
    74d4:	80 e2       	ldi	r24, 0x20	; 32
    74d6:	90 e0       	ldi	r25, 0x00	; 0
    74d8:	b6 01       	movw	r22, r12
    74da:	0e 94 07 42 	call	0x840e	; 0x840e <fputc>
    74de:	fa 94       	dec	r15
    74e0:	ff 20       	and	r15, r15
    74e2:	c1 f7       	brne	.-16     	; 0x74d4 <vfprintf+0x320>
    74e4:	00 23       	and	r16, r16
    74e6:	29 f0       	breq	.+10     	; 0x74f2 <vfprintf+0x33e>
    74e8:	80 2f       	mov	r24, r16
    74ea:	90 e0       	ldi	r25, 0x00	; 0
    74ec:	b6 01       	movw	r22, r12
    74ee:	0e 94 07 42 	call	0x840e	; 0x840e <fputc>
    74f2:	43 fc       	sbrc	r4, 3
    74f4:	09 c0       	rjmp	.+18     	; 0x7508 <vfprintf+0x354>
    74f6:	06 c0       	rjmp	.+12     	; 0x7504 <vfprintf+0x350>
    74f8:	80 e3       	ldi	r24, 0x30	; 48
    74fa:	90 e0       	ldi	r25, 0x00	; 0
    74fc:	b6 01       	movw	r22, r12
    74fe:	0e 94 07 42 	call	0x840e	; 0x840e <fputc>
    7502:	fa 94       	dec	r15
    7504:	ff 20       	and	r15, r15
    7506:	c1 f7       	brne	.-16     	; 0x74f8 <vfprintf+0x344>
    7508:	e7 fe       	sbrs	r14, 7
    750a:	46 c0       	rjmp	.+140    	; 0x7598 <vfprintf+0x3e4>
    750c:	35 01       	movw	r6, r10
    750e:	b7 fe       	sbrs	r11, 7
    7510:	02 c0       	rjmp	.+4      	; 0x7516 <vfprintf+0x362>
    7512:	66 24       	eor	r6, r6
    7514:	77 24       	eor	r7, r7
    7516:	25 01       	movw	r4, r10
    7518:	08 94       	sec
    751a:	41 1c       	adc	r4, r1
    751c:	51 1c       	adc	r5, r1
    751e:	46 18       	sub	r4, r6
    7520:	57 08       	sbc	r5, r7
    7522:	42 0c       	add	r4, r2
    7524:	53 1c       	adc	r5, r3
    7526:	f5 01       	movw	r30, r10
    7528:	e9 19       	sub	r30, r9
    752a:	f1 09       	sbc	r31, r1
    752c:	4f 01       	movw	r8, r30
    752e:	81 2f       	mov	r24, r17
    7530:	90 e0       	ldi	r25, 0x00	; 0
    7532:	00 27       	eor	r16, r16
    7534:	11 27       	eor	r17, r17
    7536:	08 1b       	sub	r16, r24
    7538:	19 0b       	sbc	r17, r25
    753a:	ff ef       	ldi	r31, 0xFF	; 255
    753c:	6f 16       	cp	r6, r31
    753e:	ff ef       	ldi	r31, 0xFF	; 255
    7540:	7f 06       	cpc	r7, r31
    7542:	29 f4       	brne	.+10     	; 0x754e <vfprintf+0x39a>
    7544:	8e e2       	ldi	r24, 0x2E	; 46
    7546:	90 e0       	ldi	r25, 0x00	; 0
    7548:	b6 01       	movw	r22, r12
    754a:	0e 94 07 42 	call	0x840e	; 0x840e <fputc>
    754e:	a6 14       	cp	r10, r6
    7550:	b7 04       	cpc	r11, r7
    7552:	34 f0       	brlt	.+12     	; 0x7560 <vfprintf+0x3ac>
    7554:	86 14       	cp	r8, r6
    7556:	97 04       	cpc	r9, r7
    7558:	1c f4       	brge	.+6      	; 0x7560 <vfprintf+0x3ac>
    755a:	f2 01       	movw	r30, r4
    755c:	80 81       	ld	r24, Z
    755e:	01 c0       	rjmp	.+2      	; 0x7562 <vfprintf+0x3ae>
    7560:	80 e3       	ldi	r24, 0x30	; 48
    7562:	08 94       	sec
    7564:	61 08       	sbc	r6, r1
    7566:	71 08       	sbc	r7, r1
    7568:	08 94       	sec
    756a:	41 1c       	adc	r4, r1
    756c:	51 1c       	adc	r5, r1
    756e:	60 16       	cp	r6, r16
    7570:	71 06       	cpc	r7, r17
    7572:	2c f0       	brlt	.+10     	; 0x757e <vfprintf+0x3ca>
    7574:	90 e0       	ldi	r25, 0x00	; 0
    7576:	b6 01       	movw	r22, r12
    7578:	0e 94 07 42 	call	0x840e	; 0x840e <fputc>
    757c:	de cf       	rjmp	.-68     	; 0x753a <vfprintf+0x386>
    757e:	6a 14       	cp	r6, r10
    7580:	7b 04       	cpc	r7, r11
    7582:	41 f4       	brne	.+16     	; 0x7594 <vfprintf+0x3e0>
    7584:	9a 81       	ldd	r25, Y+2	; 0x02
    7586:	96 33       	cpi	r25, 0x36	; 54
    7588:	20 f4       	brcc	.+8      	; 0x7592 <vfprintf+0x3de>
    758a:	95 33       	cpi	r25, 0x35	; 53
    758c:	19 f4       	brne	.+6      	; 0x7594 <vfprintf+0x3e0>
    758e:	f8 89       	ldd	r31, Y+16	; 0x10
    7590:	f4 ff       	sbrs	r31, 4
    7592:	81 e3       	ldi	r24, 0x31	; 49
    7594:	90 e0       	ldi	r25, 0x00	; 0
    7596:	49 c0       	rjmp	.+146    	; 0x762a <vfprintf+0x476>
    7598:	8a 81       	ldd	r24, Y+2	; 0x02
    759a:	81 33       	cpi	r24, 0x31	; 49
    759c:	11 f0       	breq	.+4      	; 0x75a2 <vfprintf+0x3ee>
    759e:	2f ee       	ldi	r18, 0xEF	; 239
    75a0:	62 22       	and	r6, r18
    75a2:	90 e0       	ldi	r25, 0x00	; 0
    75a4:	b6 01       	movw	r22, r12
    75a6:	0e 94 07 42 	call	0x840e	; 0x840e <fputc>
    75aa:	11 23       	and	r17, r17
    75ac:	89 f0       	breq	.+34     	; 0x75d0 <vfprintf+0x41c>
    75ae:	8e e2       	ldi	r24, 0x2E	; 46
    75b0:	90 e0       	ldi	r25, 0x00	; 0
    75b2:	b6 01       	movw	r22, r12
    75b4:	0e 94 07 42 	call	0x840e	; 0x840e <fputc>
    75b8:	02 e0       	ldi	r16, 0x02	; 2
    75ba:	f1 01       	movw	r30, r2
    75bc:	e0 0f       	add	r30, r16
    75be:	f1 1d       	adc	r31, r1
    75c0:	0f 5f       	subi	r16, 0xFF	; 255
    75c2:	80 81       	ld	r24, Z
    75c4:	90 e0       	ldi	r25, 0x00	; 0
    75c6:	b6 01       	movw	r22, r12
    75c8:	0e 94 07 42 	call	0x840e	; 0x840e <fputc>
    75cc:	11 50       	subi	r17, 0x01	; 1
    75ce:	a9 f7       	brne	.-22     	; 0x75ba <vfprintf+0x406>
    75d0:	44 fe       	sbrs	r4, 4
    75d2:	03 c0       	rjmp	.+6      	; 0x75da <vfprintf+0x426>
    75d4:	85 e4       	ldi	r24, 0x45	; 69
    75d6:	90 e0       	ldi	r25, 0x00	; 0
    75d8:	02 c0       	rjmp	.+4      	; 0x75de <vfprintf+0x42a>
    75da:	85 e6       	ldi	r24, 0x65	; 101
    75dc:	90 e0       	ldi	r25, 0x00	; 0
    75de:	b6 01       	movw	r22, r12
    75e0:	0e 94 07 42 	call	0x840e	; 0x840e <fputc>
    75e4:	b7 fc       	sbrc	r11, 7
    75e6:	05 c0       	rjmp	.+10     	; 0x75f2 <vfprintf+0x43e>
    75e8:	a1 14       	cp	r10, r1
    75ea:	b1 04       	cpc	r11, r1
    75ec:	41 f4       	brne	.+16     	; 0x75fe <vfprintf+0x44a>
    75ee:	64 fe       	sbrs	r6, 4
    75f0:	06 c0       	rjmp	.+12     	; 0x75fe <vfprintf+0x44a>
    75f2:	b0 94       	com	r11
    75f4:	a1 94       	neg	r10
    75f6:	b1 08       	sbc	r11, r1
    75f8:	b3 94       	inc	r11
    75fa:	8d e2       	ldi	r24, 0x2D	; 45
    75fc:	01 c0       	rjmp	.+2      	; 0x7600 <vfprintf+0x44c>
    75fe:	8b e2       	ldi	r24, 0x2B	; 43
    7600:	90 e0       	ldi	r25, 0x00	; 0
    7602:	b6 01       	movw	r22, r12
    7604:	0e 94 07 42 	call	0x840e	; 0x840e <fputc>
    7608:	80 e3       	ldi	r24, 0x30	; 48
    760a:	05 c0       	rjmp	.+10     	; 0x7616 <vfprintf+0x462>
    760c:	8f 5f       	subi	r24, 0xFF	; 255
    760e:	e6 ef       	ldi	r30, 0xF6	; 246
    7610:	ff ef       	ldi	r31, 0xFF	; 255
    7612:	ae 0e       	add	r10, r30
    7614:	bf 1e       	adc	r11, r31
    7616:	fa e0       	ldi	r31, 0x0A	; 10
    7618:	af 16       	cp	r10, r31
    761a:	b1 04       	cpc	r11, r1
    761c:	bc f7       	brge	.-18     	; 0x760c <vfprintf+0x458>
    761e:	90 e0       	ldi	r25, 0x00	; 0
    7620:	b6 01       	movw	r22, r12
    7622:	0e 94 07 42 	call	0x840e	; 0x840e <fputc>
    7626:	c5 01       	movw	r24, r10
    7628:	c0 96       	adiw	r24, 0x30	; 48
    762a:	b6 01       	movw	r22, r12
    762c:	0e 94 07 42 	call	0x840e	; 0x840e <fputc>
    7630:	4d c1       	rjmp	.+666    	; 0x78cc <vfprintf+0x718>
    7632:	83 36       	cpi	r24, 0x63	; 99
    7634:	31 f0       	breq	.+12     	; 0x7642 <vfprintf+0x48e>
    7636:	83 37       	cpi	r24, 0x73	; 115
    7638:	89 f0       	breq	.+34     	; 0x765c <vfprintf+0x4a8>
    763a:	83 35       	cpi	r24, 0x53	; 83
    763c:	09 f0       	breq	.+2      	; 0x7640 <vfprintf+0x48c>
    763e:	59 c0       	rjmp	.+178    	; 0x76f2 <vfprintf+0x53e>
    7640:	22 c0       	rjmp	.+68     	; 0x7686 <vfprintf+0x4d2>
    7642:	9a 01       	movw	r18, r20
    7644:	2e 5f       	subi	r18, 0xFE	; 254
    7646:	3f 4f       	sbci	r19, 0xFF	; 255
    7648:	3d 87       	std	Y+13, r19	; 0x0d
    764a:	2c 87       	std	Y+12, r18	; 0x0c
    764c:	fa 01       	movw	r30, r20
    764e:	80 81       	ld	r24, Z
    7650:	89 83       	std	Y+1, r24	; 0x01
    7652:	31 01       	movw	r6, r2
    7654:	81 e0       	ldi	r24, 0x01	; 1
    7656:	a8 2e       	mov	r10, r24
    7658:	b1 2c       	mov	r11, r1
    765a:	13 c0       	rjmp	.+38     	; 0x7682 <vfprintf+0x4ce>
    765c:	9a 01       	movw	r18, r20
    765e:	2e 5f       	subi	r18, 0xFE	; 254
    7660:	3f 4f       	sbci	r19, 0xFF	; 255
    7662:	3d 87       	std	Y+13, r19	; 0x0d
    7664:	2c 87       	std	Y+12, r18	; 0x0c
    7666:	fa 01       	movw	r30, r20
    7668:	60 80       	ld	r6, Z
    766a:	71 80       	ldd	r7, Z+1	; 0x01
    766c:	06 ff       	sbrs	r16, 6
    766e:	03 c0       	rjmp	.+6      	; 0x7676 <vfprintf+0x4c2>
    7670:	61 2f       	mov	r22, r17
    7672:	70 e0       	ldi	r23, 0x00	; 0
    7674:	02 c0       	rjmp	.+4      	; 0x767a <vfprintf+0x4c6>
    7676:	6f ef       	ldi	r22, 0xFF	; 255
    7678:	7f ef       	ldi	r23, 0xFF	; 255
    767a:	c3 01       	movw	r24, r6
    767c:	0e 94 6f 41 	call	0x82de	; 0x82de <strnlen>
    7680:	5c 01       	movw	r10, r24
    7682:	0f 77       	andi	r16, 0x7F	; 127
    7684:	14 c0       	rjmp	.+40     	; 0x76ae <vfprintf+0x4fa>
    7686:	9a 01       	movw	r18, r20
    7688:	2e 5f       	subi	r18, 0xFE	; 254
    768a:	3f 4f       	sbci	r19, 0xFF	; 255
    768c:	3d 87       	std	Y+13, r19	; 0x0d
    768e:	2c 87       	std	Y+12, r18	; 0x0c
    7690:	fa 01       	movw	r30, r20
    7692:	60 80       	ld	r6, Z
    7694:	71 80       	ldd	r7, Z+1	; 0x01
    7696:	06 ff       	sbrs	r16, 6
    7698:	03 c0       	rjmp	.+6      	; 0x76a0 <vfprintf+0x4ec>
    769a:	61 2f       	mov	r22, r17
    769c:	70 e0       	ldi	r23, 0x00	; 0
    769e:	02 c0       	rjmp	.+4      	; 0x76a4 <vfprintf+0x4f0>
    76a0:	6f ef       	ldi	r22, 0xFF	; 255
    76a2:	7f ef       	ldi	r23, 0xFF	; 255
    76a4:	c3 01       	movw	r24, r6
    76a6:	0e 94 64 41 	call	0x82c8	; 0x82c8 <strnlen_P>
    76aa:	5c 01       	movw	r10, r24
    76ac:	00 68       	ori	r16, 0x80	; 128
    76ae:	03 fd       	sbrc	r16, 3
    76b0:	1c c0       	rjmp	.+56     	; 0x76ea <vfprintf+0x536>
    76b2:	06 c0       	rjmp	.+12     	; 0x76c0 <vfprintf+0x50c>
    76b4:	80 e2       	ldi	r24, 0x20	; 32
    76b6:	90 e0       	ldi	r25, 0x00	; 0
    76b8:	b6 01       	movw	r22, r12
    76ba:	0e 94 07 42 	call	0x840e	; 0x840e <fputc>
    76be:	fa 94       	dec	r15
    76c0:	8f 2d       	mov	r24, r15
    76c2:	90 e0       	ldi	r25, 0x00	; 0
    76c4:	a8 16       	cp	r10, r24
    76c6:	b9 06       	cpc	r11, r25
    76c8:	a8 f3       	brcs	.-22     	; 0x76b4 <vfprintf+0x500>
    76ca:	0f c0       	rjmp	.+30     	; 0x76ea <vfprintf+0x536>
    76cc:	f3 01       	movw	r30, r6
    76ce:	07 fd       	sbrc	r16, 7
    76d0:	85 91       	lpm	r24, Z+
    76d2:	07 ff       	sbrs	r16, 7
    76d4:	81 91       	ld	r24, Z+
    76d6:	3f 01       	movw	r6, r30
    76d8:	90 e0       	ldi	r25, 0x00	; 0
    76da:	b6 01       	movw	r22, r12
    76dc:	0e 94 07 42 	call	0x840e	; 0x840e <fputc>
    76e0:	f1 10       	cpse	r15, r1
    76e2:	fa 94       	dec	r15
    76e4:	08 94       	sec
    76e6:	a1 08       	sbc	r10, r1
    76e8:	b1 08       	sbc	r11, r1
    76ea:	a1 14       	cp	r10, r1
    76ec:	b1 04       	cpc	r11, r1
    76ee:	71 f7       	brne	.-36     	; 0x76cc <vfprintf+0x518>
    76f0:	ed c0       	rjmp	.+474    	; 0x78cc <vfprintf+0x718>
    76f2:	84 36       	cpi	r24, 0x64	; 100
    76f4:	11 f0       	breq	.+4      	; 0x76fa <vfprintf+0x546>
    76f6:	89 36       	cpi	r24, 0x69	; 105
    76f8:	61 f5       	brne	.+88     	; 0x7752 <vfprintf+0x59e>
    76fa:	07 ff       	sbrs	r16, 7
    76fc:	0b c0       	rjmp	.+22     	; 0x7714 <vfprintf+0x560>
    76fe:	9a 01       	movw	r18, r20
    7700:	2c 5f       	subi	r18, 0xFC	; 252
    7702:	3f 4f       	sbci	r19, 0xFF	; 255
    7704:	3d 87       	std	Y+13, r19	; 0x0d
    7706:	2c 87       	std	Y+12, r18	; 0x0c
    7708:	fa 01       	movw	r30, r20
    770a:	60 81       	ld	r22, Z
    770c:	71 81       	ldd	r23, Z+1	; 0x01
    770e:	82 81       	ldd	r24, Z+2	; 0x02
    7710:	93 81       	ldd	r25, Z+3	; 0x03
    7712:	0c c0       	rjmp	.+24     	; 0x772c <vfprintf+0x578>
    7714:	9a 01       	movw	r18, r20
    7716:	2e 5f       	subi	r18, 0xFE	; 254
    7718:	3f 4f       	sbci	r19, 0xFF	; 255
    771a:	3d 87       	std	Y+13, r19	; 0x0d
    771c:	2c 87       	std	Y+12, r18	; 0x0c
    771e:	fa 01       	movw	r30, r20
    7720:	60 81       	ld	r22, Z
    7722:	71 81       	ldd	r23, Z+1	; 0x01
    7724:	88 27       	eor	r24, r24
    7726:	77 fd       	sbrc	r23, 7
    7728:	80 95       	com	r24
    772a:	98 2f       	mov	r25, r24
    772c:	0f 76       	andi	r16, 0x6F	; 111
    772e:	97 ff       	sbrs	r25, 7
    7730:	08 c0       	rjmp	.+16     	; 0x7742 <vfprintf+0x58e>
    7732:	90 95       	com	r25
    7734:	80 95       	com	r24
    7736:	70 95       	com	r23
    7738:	61 95       	neg	r22
    773a:	7f 4f       	sbci	r23, 0xFF	; 255
    773c:	8f 4f       	sbci	r24, 0xFF	; 255
    773e:	9f 4f       	sbci	r25, 0xFF	; 255
    7740:	00 68       	ori	r16, 0x80	; 128
    7742:	a1 01       	movw	r20, r2
    7744:	2a e0       	ldi	r18, 0x0A	; 10
    7746:	30 e0       	ldi	r19, 0x00	; 0
    7748:	0e 94 ac 42 	call	0x8558	; 0x8558 <__ultoa_invert>
    774c:	98 2e       	mov	r9, r24
    774e:	92 18       	sub	r9, r2
    7750:	41 c0       	rjmp	.+130    	; 0x77d4 <vfprintf+0x620>
    7752:	85 37       	cpi	r24, 0x75	; 117
    7754:	21 f4       	brne	.+8      	; 0x775e <vfprintf+0x5aa>
    7756:	0f 7e       	andi	r16, 0xEF	; 239
    7758:	2a e0       	ldi	r18, 0x0A	; 10
    775a:	30 e0       	ldi	r19, 0x00	; 0
    775c:	20 c0       	rjmp	.+64     	; 0x779e <vfprintf+0x5ea>
    775e:	09 7f       	andi	r16, 0xF9	; 249
    7760:	8f 36       	cpi	r24, 0x6F	; 111
    7762:	a9 f0       	breq	.+42     	; 0x778e <vfprintf+0x5da>
    7764:	80 37       	cpi	r24, 0x70	; 112
    7766:	20 f4       	brcc	.+8      	; 0x7770 <vfprintf+0x5bc>
    7768:	88 35       	cpi	r24, 0x58	; 88
    776a:	09 f0       	breq	.+2      	; 0x776e <vfprintf+0x5ba>
    776c:	b2 c0       	rjmp	.+356    	; 0x78d2 <vfprintf+0x71e>
    776e:	0b c0       	rjmp	.+22     	; 0x7786 <vfprintf+0x5d2>
    7770:	80 37       	cpi	r24, 0x70	; 112
    7772:	21 f0       	breq	.+8      	; 0x777c <vfprintf+0x5c8>
    7774:	88 37       	cpi	r24, 0x78	; 120
    7776:	09 f0       	breq	.+2      	; 0x777a <vfprintf+0x5c6>
    7778:	ac c0       	rjmp	.+344    	; 0x78d2 <vfprintf+0x71e>
    777a:	01 c0       	rjmp	.+2      	; 0x777e <vfprintf+0x5ca>
    777c:	00 61       	ori	r16, 0x10	; 16
    777e:	04 ff       	sbrs	r16, 4
    7780:	09 c0       	rjmp	.+18     	; 0x7794 <vfprintf+0x5e0>
    7782:	04 60       	ori	r16, 0x04	; 4
    7784:	07 c0       	rjmp	.+14     	; 0x7794 <vfprintf+0x5e0>
    7786:	04 ff       	sbrs	r16, 4
    7788:	08 c0       	rjmp	.+16     	; 0x779a <vfprintf+0x5e6>
    778a:	06 60       	ori	r16, 0x06	; 6
    778c:	06 c0       	rjmp	.+12     	; 0x779a <vfprintf+0x5e6>
    778e:	28 e0       	ldi	r18, 0x08	; 8
    7790:	30 e0       	ldi	r19, 0x00	; 0
    7792:	05 c0       	rjmp	.+10     	; 0x779e <vfprintf+0x5ea>
    7794:	20 e1       	ldi	r18, 0x10	; 16
    7796:	30 e0       	ldi	r19, 0x00	; 0
    7798:	02 c0       	rjmp	.+4      	; 0x779e <vfprintf+0x5ea>
    779a:	20 e1       	ldi	r18, 0x10	; 16
    779c:	32 e0       	ldi	r19, 0x02	; 2
    779e:	07 ff       	sbrs	r16, 7
    77a0:	0a c0       	rjmp	.+20     	; 0x77b6 <vfprintf+0x602>
    77a2:	ca 01       	movw	r24, r20
    77a4:	04 96       	adiw	r24, 0x04	; 4
    77a6:	9d 87       	std	Y+13, r25	; 0x0d
    77a8:	8c 87       	std	Y+12, r24	; 0x0c
    77aa:	fa 01       	movw	r30, r20
    77ac:	60 81       	ld	r22, Z
    77ae:	71 81       	ldd	r23, Z+1	; 0x01
    77b0:	82 81       	ldd	r24, Z+2	; 0x02
    77b2:	93 81       	ldd	r25, Z+3	; 0x03
    77b4:	09 c0       	rjmp	.+18     	; 0x77c8 <vfprintf+0x614>
    77b6:	ca 01       	movw	r24, r20
    77b8:	02 96       	adiw	r24, 0x02	; 2
    77ba:	9d 87       	std	Y+13, r25	; 0x0d
    77bc:	8c 87       	std	Y+12, r24	; 0x0c
    77be:	fa 01       	movw	r30, r20
    77c0:	60 81       	ld	r22, Z
    77c2:	71 81       	ldd	r23, Z+1	; 0x01
    77c4:	80 e0       	ldi	r24, 0x00	; 0
    77c6:	90 e0       	ldi	r25, 0x00	; 0
    77c8:	a1 01       	movw	r20, r2
    77ca:	0e 94 ac 42 	call	0x8558	; 0x8558 <__ultoa_invert>
    77ce:	98 2e       	mov	r9, r24
    77d0:	92 18       	sub	r9, r2
    77d2:	0f 77       	andi	r16, 0x7F	; 127
    77d4:	06 ff       	sbrs	r16, 6
    77d6:	09 c0       	rjmp	.+18     	; 0x77ea <vfprintf+0x636>
    77d8:	0e 7f       	andi	r16, 0xFE	; 254
    77da:	91 16       	cp	r9, r17
    77dc:	30 f4       	brcc	.+12     	; 0x77ea <vfprintf+0x636>
    77de:	04 ff       	sbrs	r16, 4
    77e0:	06 c0       	rjmp	.+12     	; 0x77ee <vfprintf+0x63a>
    77e2:	02 fd       	sbrc	r16, 2
    77e4:	04 c0       	rjmp	.+8      	; 0x77ee <vfprintf+0x63a>
    77e6:	0f 7e       	andi	r16, 0xEF	; 239
    77e8:	02 c0       	rjmp	.+4      	; 0x77ee <vfprintf+0x63a>
    77ea:	e9 2c       	mov	r14, r9
    77ec:	01 c0       	rjmp	.+2      	; 0x77f0 <vfprintf+0x63c>
    77ee:	e1 2e       	mov	r14, r17
    77f0:	80 2f       	mov	r24, r16
    77f2:	90 e0       	ldi	r25, 0x00	; 0
    77f4:	04 ff       	sbrs	r16, 4
    77f6:	0c c0       	rjmp	.+24     	; 0x7810 <vfprintf+0x65c>
    77f8:	fe 01       	movw	r30, r28
    77fa:	e9 0d       	add	r30, r9
    77fc:	f1 1d       	adc	r31, r1
    77fe:	20 81       	ld	r18, Z
    7800:	20 33       	cpi	r18, 0x30	; 48
    7802:	11 f4       	brne	.+4      	; 0x7808 <vfprintf+0x654>
    7804:	09 7e       	andi	r16, 0xE9	; 233
    7806:	09 c0       	rjmp	.+18     	; 0x781a <vfprintf+0x666>
    7808:	e3 94       	inc	r14
    780a:	02 ff       	sbrs	r16, 2
    780c:	06 c0       	rjmp	.+12     	; 0x781a <vfprintf+0x666>
    780e:	04 c0       	rjmp	.+8      	; 0x7818 <vfprintf+0x664>
    7810:	86 78       	andi	r24, 0x86	; 134
    7812:	90 70       	andi	r25, 0x00	; 0
    7814:	00 97       	sbiw	r24, 0x00	; 0
    7816:	09 f0       	breq	.+2      	; 0x781a <vfprintf+0x666>
    7818:	e3 94       	inc	r14
    781a:	a0 2e       	mov	r10, r16
    781c:	bb 24       	eor	r11, r11
    781e:	03 fd       	sbrc	r16, 3
    7820:	14 c0       	rjmp	.+40     	; 0x784a <vfprintf+0x696>
    7822:	00 ff       	sbrs	r16, 0
    7824:	0f c0       	rjmp	.+30     	; 0x7844 <vfprintf+0x690>
    7826:	ef 14       	cp	r14, r15
    7828:	28 f4       	brcc	.+10     	; 0x7834 <vfprintf+0x680>
    782a:	19 2d       	mov	r17, r9
    782c:	1f 0d       	add	r17, r15
    782e:	1e 19       	sub	r17, r14
    7830:	ef 2c       	mov	r14, r15
    7832:	08 c0       	rjmp	.+16     	; 0x7844 <vfprintf+0x690>
    7834:	19 2d       	mov	r17, r9
    7836:	06 c0       	rjmp	.+12     	; 0x7844 <vfprintf+0x690>
    7838:	80 e2       	ldi	r24, 0x20	; 32
    783a:	90 e0       	ldi	r25, 0x00	; 0
    783c:	b6 01       	movw	r22, r12
    783e:	0e 94 07 42 	call	0x840e	; 0x840e <fputc>
    7842:	e3 94       	inc	r14
    7844:	ef 14       	cp	r14, r15
    7846:	c0 f3       	brcs	.-16     	; 0x7838 <vfprintf+0x684>
    7848:	04 c0       	rjmp	.+8      	; 0x7852 <vfprintf+0x69e>
    784a:	ef 14       	cp	r14, r15
    784c:	10 f4       	brcc	.+4      	; 0x7852 <vfprintf+0x69e>
    784e:	fe 18       	sub	r15, r14
    7850:	01 c0       	rjmp	.+2      	; 0x7854 <vfprintf+0x6a0>
    7852:	ff 24       	eor	r15, r15
    7854:	a4 fe       	sbrs	r10, 4
    7856:	0f c0       	rjmp	.+30     	; 0x7876 <vfprintf+0x6c2>
    7858:	80 e3       	ldi	r24, 0x30	; 48
    785a:	90 e0       	ldi	r25, 0x00	; 0
    785c:	b6 01       	movw	r22, r12
    785e:	0e 94 07 42 	call	0x840e	; 0x840e <fputc>
    7862:	a2 fe       	sbrs	r10, 2
    7864:	1f c0       	rjmp	.+62     	; 0x78a4 <vfprintf+0x6f0>
    7866:	a1 fe       	sbrs	r10, 1
    7868:	03 c0       	rjmp	.+6      	; 0x7870 <vfprintf+0x6bc>
    786a:	88 e5       	ldi	r24, 0x58	; 88
    786c:	90 e0       	ldi	r25, 0x00	; 0
    786e:	10 c0       	rjmp	.+32     	; 0x7890 <vfprintf+0x6dc>
    7870:	88 e7       	ldi	r24, 0x78	; 120
    7872:	90 e0       	ldi	r25, 0x00	; 0
    7874:	0d c0       	rjmp	.+26     	; 0x7890 <vfprintf+0x6dc>
    7876:	c5 01       	movw	r24, r10
    7878:	86 78       	andi	r24, 0x86	; 134
    787a:	90 70       	andi	r25, 0x00	; 0
    787c:	00 97       	sbiw	r24, 0x00	; 0
    787e:	91 f0       	breq	.+36     	; 0x78a4 <vfprintf+0x6f0>
    7880:	a1 fc       	sbrc	r10, 1
    7882:	02 c0       	rjmp	.+4      	; 0x7888 <vfprintf+0x6d4>
    7884:	80 e2       	ldi	r24, 0x20	; 32
    7886:	01 c0       	rjmp	.+2      	; 0x788a <vfprintf+0x6d6>
    7888:	8b e2       	ldi	r24, 0x2B	; 43
    788a:	07 fd       	sbrc	r16, 7
    788c:	8d e2       	ldi	r24, 0x2D	; 45
    788e:	90 e0       	ldi	r25, 0x00	; 0
    7890:	b6 01       	movw	r22, r12
    7892:	0e 94 07 42 	call	0x840e	; 0x840e <fputc>
    7896:	06 c0       	rjmp	.+12     	; 0x78a4 <vfprintf+0x6f0>
    7898:	80 e3       	ldi	r24, 0x30	; 48
    789a:	90 e0       	ldi	r25, 0x00	; 0
    789c:	b6 01       	movw	r22, r12
    789e:	0e 94 07 42 	call	0x840e	; 0x840e <fputc>
    78a2:	11 50       	subi	r17, 0x01	; 1
    78a4:	91 16       	cp	r9, r17
    78a6:	c0 f3       	brcs	.-16     	; 0x7898 <vfprintf+0x6e4>
    78a8:	9a 94       	dec	r9
    78aa:	f1 01       	movw	r30, r2
    78ac:	e9 0d       	add	r30, r9
    78ae:	f1 1d       	adc	r31, r1
    78b0:	80 81       	ld	r24, Z
    78b2:	90 e0       	ldi	r25, 0x00	; 0
    78b4:	b6 01       	movw	r22, r12
    78b6:	0e 94 07 42 	call	0x840e	; 0x840e <fputc>
    78ba:	99 20       	and	r9, r9
    78bc:	a9 f7       	brne	.-22     	; 0x78a8 <vfprintf+0x6f4>
    78be:	06 c0       	rjmp	.+12     	; 0x78cc <vfprintf+0x718>
    78c0:	80 e2       	ldi	r24, 0x20	; 32
    78c2:	90 e0       	ldi	r25, 0x00	; 0
    78c4:	b6 01       	movw	r22, r12
    78c6:	0e 94 07 42 	call	0x840e	; 0x840e <fputc>
    78ca:	fa 94       	dec	r15
    78cc:	ff 20       	and	r15, r15
    78ce:	c1 f7       	brne	.-16     	; 0x78c0 <vfprintf+0x70c>
    78d0:	95 cc       	rjmp	.-1750   	; 0x71fc <vfprintf+0x48>
    78d2:	f6 01       	movw	r30, r12
    78d4:	26 81       	ldd	r18, Z+6	; 0x06
    78d6:	37 81       	ldd	r19, Z+7	; 0x07
    78d8:	02 c0       	rjmp	.+4      	; 0x78de <vfprintf+0x72a>
    78da:	2f ef       	ldi	r18, 0xFF	; 255
    78dc:	3f ef       	ldi	r19, 0xFF	; 255
    78de:	c9 01       	movw	r24, r18
    78e0:	63 96       	adiw	r28, 0x13	; 19
    78e2:	0f b6       	in	r0, 0x3f	; 63
    78e4:	f8 94       	cli
    78e6:	de bf       	out	0x3e, r29	; 62
    78e8:	0f be       	out	0x3f, r0	; 63
    78ea:	cd bf       	out	0x3d, r28	; 61
    78ec:	cf 91       	pop	r28
    78ee:	df 91       	pop	r29
    78f0:	1f 91       	pop	r17
    78f2:	0f 91       	pop	r16
    78f4:	ff 90       	pop	r15
    78f6:	ef 90       	pop	r14
    78f8:	df 90       	pop	r13
    78fa:	cf 90       	pop	r12
    78fc:	bf 90       	pop	r11
    78fe:	af 90       	pop	r10
    7900:	9f 90       	pop	r9
    7902:	8f 90       	pop	r8
    7904:	7f 90       	pop	r7
    7906:	6f 90       	pop	r6
    7908:	5f 90       	pop	r5
    790a:	4f 90       	pop	r4
    790c:	3f 90       	pop	r3
    790e:	2f 90       	pop	r2
    7910:	08 95       	ret

00007912 <__subsf3>:
    7912:	50 58       	subi	r21, 0x80	; 128

00007914 <__addsf3>:
    7914:	bb 27       	eor	r27, r27
    7916:	aa 27       	eor	r26, r26
    7918:	0e d0       	rcall	.+28     	; 0x7936 <__addsf3x>
    791a:	48 c1       	rjmp	.+656    	; 0x7bac <__fp_round>
    791c:	39 d1       	rcall	.+626    	; 0x7b90 <__fp_pscA>
    791e:	30 f0       	brcs	.+12     	; 0x792c <__addsf3+0x18>
    7920:	3e d1       	rcall	.+636    	; 0x7b9e <__fp_pscB>
    7922:	20 f0       	brcs	.+8      	; 0x792c <__addsf3+0x18>
    7924:	31 f4       	brne	.+12     	; 0x7932 <__addsf3+0x1e>
    7926:	9f 3f       	cpi	r25, 0xFF	; 255
    7928:	11 f4       	brne	.+4      	; 0x792e <__addsf3+0x1a>
    792a:	1e f4       	brtc	.+6      	; 0x7932 <__addsf3+0x1e>
    792c:	2e c1       	rjmp	.+604    	; 0x7b8a <__fp_nan>
    792e:	0e f4       	brtc	.+2      	; 0x7932 <__addsf3+0x1e>
    7930:	e0 95       	com	r30
    7932:	e7 fb       	bst	r30, 7
    7934:	24 c1       	rjmp	.+584    	; 0x7b7e <__fp_inf>

00007936 <__addsf3x>:
    7936:	e9 2f       	mov	r30, r25
    7938:	4a d1       	rcall	.+660    	; 0x7bce <__fp_split3>
    793a:	80 f3       	brcs	.-32     	; 0x791c <__addsf3+0x8>
    793c:	ba 17       	cp	r27, r26
    793e:	62 07       	cpc	r22, r18
    7940:	73 07       	cpc	r23, r19
    7942:	84 07       	cpc	r24, r20
    7944:	95 07       	cpc	r25, r21
    7946:	18 f0       	brcs	.+6      	; 0x794e <__addsf3x+0x18>
    7948:	71 f4       	brne	.+28     	; 0x7966 <__addsf3x+0x30>
    794a:	9e f5       	brtc	.+102    	; 0x79b2 <__addsf3x+0x7c>
    794c:	62 c1       	rjmp	.+708    	; 0x7c12 <__fp_zero>
    794e:	0e f4       	brtc	.+2      	; 0x7952 <__addsf3x+0x1c>
    7950:	e0 95       	com	r30
    7952:	0b 2e       	mov	r0, r27
    7954:	ba 2f       	mov	r27, r26
    7956:	a0 2d       	mov	r26, r0
    7958:	0b 01       	movw	r0, r22
    795a:	b9 01       	movw	r22, r18
    795c:	90 01       	movw	r18, r0
    795e:	0c 01       	movw	r0, r24
    7960:	ca 01       	movw	r24, r20
    7962:	a0 01       	movw	r20, r0
    7964:	11 24       	eor	r1, r1
    7966:	ff 27       	eor	r31, r31
    7968:	59 1b       	sub	r21, r25
    796a:	99 f0       	breq	.+38     	; 0x7992 <__addsf3x+0x5c>
    796c:	59 3f       	cpi	r21, 0xF9	; 249
    796e:	50 f4       	brcc	.+20     	; 0x7984 <__addsf3x+0x4e>
    7970:	50 3e       	cpi	r21, 0xE0	; 224
    7972:	68 f1       	brcs	.+90     	; 0x79ce <__addsf3x+0x98>
    7974:	1a 16       	cp	r1, r26
    7976:	f0 40       	sbci	r31, 0x00	; 0
    7978:	a2 2f       	mov	r26, r18
    797a:	23 2f       	mov	r18, r19
    797c:	34 2f       	mov	r19, r20
    797e:	44 27       	eor	r20, r20
    7980:	58 5f       	subi	r21, 0xF8	; 248
    7982:	f3 cf       	rjmp	.-26     	; 0x796a <__addsf3x+0x34>
    7984:	46 95       	lsr	r20
    7986:	37 95       	ror	r19
    7988:	27 95       	ror	r18
    798a:	a7 95       	ror	r26
    798c:	f0 40       	sbci	r31, 0x00	; 0
    798e:	53 95       	inc	r21
    7990:	c9 f7       	brne	.-14     	; 0x7984 <__addsf3x+0x4e>
    7992:	7e f4       	brtc	.+30     	; 0x79b2 <__addsf3x+0x7c>
    7994:	1f 16       	cp	r1, r31
    7996:	ba 0b       	sbc	r27, r26
    7998:	62 0b       	sbc	r22, r18
    799a:	73 0b       	sbc	r23, r19
    799c:	84 0b       	sbc	r24, r20
    799e:	ba f0       	brmi	.+46     	; 0x79ce <__addsf3x+0x98>
    79a0:	91 50       	subi	r25, 0x01	; 1
    79a2:	a1 f0       	breq	.+40     	; 0x79cc <__addsf3x+0x96>
    79a4:	ff 0f       	add	r31, r31
    79a6:	bb 1f       	adc	r27, r27
    79a8:	66 1f       	adc	r22, r22
    79aa:	77 1f       	adc	r23, r23
    79ac:	88 1f       	adc	r24, r24
    79ae:	c2 f7       	brpl	.-16     	; 0x79a0 <__addsf3x+0x6a>
    79b0:	0e c0       	rjmp	.+28     	; 0x79ce <__addsf3x+0x98>
    79b2:	ba 0f       	add	r27, r26
    79b4:	62 1f       	adc	r22, r18
    79b6:	73 1f       	adc	r23, r19
    79b8:	84 1f       	adc	r24, r20
    79ba:	48 f4       	brcc	.+18     	; 0x79ce <__addsf3x+0x98>
    79bc:	87 95       	ror	r24
    79be:	77 95       	ror	r23
    79c0:	67 95       	ror	r22
    79c2:	b7 95       	ror	r27
    79c4:	f7 95       	ror	r31
    79c6:	9e 3f       	cpi	r25, 0xFE	; 254
    79c8:	08 f0       	brcs	.+2      	; 0x79cc <__addsf3x+0x96>
    79ca:	b3 cf       	rjmp	.-154    	; 0x7932 <__addsf3+0x1e>
    79cc:	93 95       	inc	r25
    79ce:	88 0f       	add	r24, r24
    79d0:	08 f0       	brcs	.+2      	; 0x79d4 <__addsf3x+0x9e>
    79d2:	99 27       	eor	r25, r25
    79d4:	ee 0f       	add	r30, r30
    79d6:	97 95       	ror	r25
    79d8:	87 95       	ror	r24
    79da:	08 95       	ret

000079dc <__divsf3>:
    79dc:	0c d0       	rcall	.+24     	; 0x79f6 <__divsf3x>
    79de:	e6 c0       	rjmp	.+460    	; 0x7bac <__fp_round>
    79e0:	de d0       	rcall	.+444    	; 0x7b9e <__fp_pscB>
    79e2:	40 f0       	brcs	.+16     	; 0x79f4 <__divsf3+0x18>
    79e4:	d5 d0       	rcall	.+426    	; 0x7b90 <__fp_pscA>
    79e6:	30 f0       	brcs	.+12     	; 0x79f4 <__divsf3+0x18>
    79e8:	21 f4       	brne	.+8      	; 0x79f2 <__divsf3+0x16>
    79ea:	5f 3f       	cpi	r21, 0xFF	; 255
    79ec:	19 f0       	breq	.+6      	; 0x79f4 <__divsf3+0x18>
    79ee:	c7 c0       	rjmp	.+398    	; 0x7b7e <__fp_inf>
    79f0:	51 11       	cpse	r21, r1
    79f2:	10 c1       	rjmp	.+544    	; 0x7c14 <__fp_szero>
    79f4:	ca c0       	rjmp	.+404    	; 0x7b8a <__fp_nan>

000079f6 <__divsf3x>:
    79f6:	eb d0       	rcall	.+470    	; 0x7bce <__fp_split3>
    79f8:	98 f3       	brcs	.-26     	; 0x79e0 <__divsf3+0x4>

000079fa <__divsf3_pse>:
    79fa:	99 23       	and	r25, r25
    79fc:	c9 f3       	breq	.-14     	; 0x79f0 <__divsf3+0x14>
    79fe:	55 23       	and	r21, r21
    7a00:	b1 f3       	breq	.-20     	; 0x79ee <__divsf3+0x12>
    7a02:	95 1b       	sub	r25, r21
    7a04:	55 0b       	sbc	r21, r21
    7a06:	bb 27       	eor	r27, r27
    7a08:	aa 27       	eor	r26, r26
    7a0a:	62 17       	cp	r22, r18
    7a0c:	73 07       	cpc	r23, r19
    7a0e:	84 07       	cpc	r24, r20
    7a10:	38 f0       	brcs	.+14     	; 0x7a20 <__divsf3_pse+0x26>
    7a12:	9f 5f       	subi	r25, 0xFF	; 255
    7a14:	5f 4f       	sbci	r21, 0xFF	; 255
    7a16:	22 0f       	add	r18, r18
    7a18:	33 1f       	adc	r19, r19
    7a1a:	44 1f       	adc	r20, r20
    7a1c:	aa 1f       	adc	r26, r26
    7a1e:	a9 f3       	breq	.-22     	; 0x7a0a <__divsf3_pse+0x10>
    7a20:	33 d0       	rcall	.+102    	; 0x7a88 <__divsf3_pse+0x8e>
    7a22:	0e 2e       	mov	r0, r30
    7a24:	3a f0       	brmi	.+14     	; 0x7a34 <__divsf3_pse+0x3a>
    7a26:	e0 e8       	ldi	r30, 0x80	; 128
    7a28:	30 d0       	rcall	.+96     	; 0x7a8a <__divsf3_pse+0x90>
    7a2a:	91 50       	subi	r25, 0x01	; 1
    7a2c:	50 40       	sbci	r21, 0x00	; 0
    7a2e:	e6 95       	lsr	r30
    7a30:	00 1c       	adc	r0, r0
    7a32:	ca f7       	brpl	.-14     	; 0x7a26 <__divsf3_pse+0x2c>
    7a34:	29 d0       	rcall	.+82     	; 0x7a88 <__divsf3_pse+0x8e>
    7a36:	fe 2f       	mov	r31, r30
    7a38:	27 d0       	rcall	.+78     	; 0x7a88 <__divsf3_pse+0x8e>
    7a3a:	66 0f       	add	r22, r22
    7a3c:	77 1f       	adc	r23, r23
    7a3e:	88 1f       	adc	r24, r24
    7a40:	bb 1f       	adc	r27, r27
    7a42:	26 17       	cp	r18, r22
    7a44:	37 07       	cpc	r19, r23
    7a46:	48 07       	cpc	r20, r24
    7a48:	ab 07       	cpc	r26, r27
    7a4a:	b0 e8       	ldi	r27, 0x80	; 128
    7a4c:	09 f0       	breq	.+2      	; 0x7a50 <__divsf3_pse+0x56>
    7a4e:	bb 0b       	sbc	r27, r27
    7a50:	80 2d       	mov	r24, r0
    7a52:	bf 01       	movw	r22, r30
    7a54:	ff 27       	eor	r31, r31
    7a56:	93 58       	subi	r25, 0x83	; 131
    7a58:	5f 4f       	sbci	r21, 0xFF	; 255
    7a5a:	2a f0       	brmi	.+10     	; 0x7a66 <__divsf3_pse+0x6c>
    7a5c:	9e 3f       	cpi	r25, 0xFE	; 254
    7a5e:	51 05       	cpc	r21, r1
    7a60:	68 f0       	brcs	.+26     	; 0x7a7c <__divsf3_pse+0x82>
    7a62:	8d c0       	rjmp	.+282    	; 0x7b7e <__fp_inf>
    7a64:	d7 c0       	rjmp	.+430    	; 0x7c14 <__fp_szero>
    7a66:	5f 3f       	cpi	r21, 0xFF	; 255
    7a68:	ec f3       	brlt	.-6      	; 0x7a64 <__divsf3_pse+0x6a>
    7a6a:	98 3e       	cpi	r25, 0xE8	; 232
    7a6c:	dc f3       	brlt	.-10     	; 0x7a64 <__divsf3_pse+0x6a>
    7a6e:	86 95       	lsr	r24
    7a70:	77 95       	ror	r23
    7a72:	67 95       	ror	r22
    7a74:	b7 95       	ror	r27
    7a76:	f7 95       	ror	r31
    7a78:	9f 5f       	subi	r25, 0xFF	; 255
    7a7a:	c9 f7       	brne	.-14     	; 0x7a6e <__divsf3_pse+0x74>
    7a7c:	88 0f       	add	r24, r24
    7a7e:	91 1d       	adc	r25, r1
    7a80:	96 95       	lsr	r25
    7a82:	87 95       	ror	r24
    7a84:	97 f9       	bld	r25, 7
    7a86:	08 95       	ret
    7a88:	e1 e0       	ldi	r30, 0x01	; 1
    7a8a:	66 0f       	add	r22, r22
    7a8c:	77 1f       	adc	r23, r23
    7a8e:	88 1f       	adc	r24, r24
    7a90:	bb 1f       	adc	r27, r27
    7a92:	62 17       	cp	r22, r18
    7a94:	73 07       	cpc	r23, r19
    7a96:	84 07       	cpc	r24, r20
    7a98:	ba 07       	cpc	r27, r26
    7a9a:	20 f0       	brcs	.+8      	; 0x7aa4 <__divsf3_pse+0xaa>
    7a9c:	62 1b       	sub	r22, r18
    7a9e:	73 0b       	sbc	r23, r19
    7aa0:	84 0b       	sbc	r24, r20
    7aa2:	ba 0b       	sbc	r27, r26
    7aa4:	ee 1f       	adc	r30, r30
    7aa6:	88 f7       	brcc	.-30     	; 0x7a8a <__divsf3_pse+0x90>
    7aa8:	e0 95       	com	r30
    7aaa:	08 95       	ret

00007aac <__fixunssfsi>:
    7aac:	98 d0       	rcall	.+304    	; 0x7bde <__fp_splitA>
    7aae:	88 f0       	brcs	.+34     	; 0x7ad2 <__fixunssfsi+0x26>
    7ab0:	9f 57       	subi	r25, 0x7F	; 127
    7ab2:	90 f0       	brcs	.+36     	; 0x7ad8 <__fixunssfsi+0x2c>
    7ab4:	b9 2f       	mov	r27, r25
    7ab6:	99 27       	eor	r25, r25
    7ab8:	b7 51       	subi	r27, 0x17	; 23
    7aba:	a0 f0       	brcs	.+40     	; 0x7ae4 <__fixunssfsi+0x38>
    7abc:	d1 f0       	breq	.+52     	; 0x7af2 <__fixunssfsi+0x46>
    7abe:	66 0f       	add	r22, r22
    7ac0:	77 1f       	adc	r23, r23
    7ac2:	88 1f       	adc	r24, r24
    7ac4:	99 1f       	adc	r25, r25
    7ac6:	1a f0       	brmi	.+6      	; 0x7ace <__fixunssfsi+0x22>
    7ac8:	ba 95       	dec	r27
    7aca:	c9 f7       	brne	.-14     	; 0x7abe <__fixunssfsi+0x12>
    7acc:	12 c0       	rjmp	.+36     	; 0x7af2 <__fixunssfsi+0x46>
    7ace:	b1 30       	cpi	r27, 0x01	; 1
    7ad0:	81 f0       	breq	.+32     	; 0x7af2 <__fixunssfsi+0x46>
    7ad2:	9f d0       	rcall	.+318    	; 0x7c12 <__fp_zero>
    7ad4:	b1 e0       	ldi	r27, 0x01	; 1
    7ad6:	08 95       	ret
    7ad8:	9c c0       	rjmp	.+312    	; 0x7c12 <__fp_zero>
    7ada:	67 2f       	mov	r22, r23
    7adc:	78 2f       	mov	r23, r24
    7ade:	88 27       	eor	r24, r24
    7ae0:	b8 5f       	subi	r27, 0xF8	; 248
    7ae2:	39 f0       	breq	.+14     	; 0x7af2 <__fixunssfsi+0x46>
    7ae4:	b9 3f       	cpi	r27, 0xF9	; 249
    7ae6:	cc f3       	brlt	.-14     	; 0x7ada <__fixunssfsi+0x2e>
    7ae8:	86 95       	lsr	r24
    7aea:	77 95       	ror	r23
    7aec:	67 95       	ror	r22
    7aee:	b3 95       	inc	r27
    7af0:	d9 f7       	brne	.-10     	; 0x7ae8 <__fixunssfsi+0x3c>
    7af2:	3e f4       	brtc	.+14     	; 0x7b02 <__fixunssfsi+0x56>
    7af4:	90 95       	com	r25
    7af6:	80 95       	com	r24
    7af8:	70 95       	com	r23
    7afa:	61 95       	neg	r22
    7afc:	7f 4f       	sbci	r23, 0xFF	; 255
    7afe:	8f 4f       	sbci	r24, 0xFF	; 255
    7b00:	9f 4f       	sbci	r25, 0xFF	; 255
    7b02:	08 95       	ret

00007b04 <__floatunsisf>:
    7b04:	e8 94       	clt
    7b06:	09 c0       	rjmp	.+18     	; 0x7b1a <__floatsisf+0x12>

00007b08 <__floatsisf>:
    7b08:	97 fb       	bst	r25, 7
    7b0a:	3e f4       	brtc	.+14     	; 0x7b1a <__floatsisf+0x12>
    7b0c:	90 95       	com	r25
    7b0e:	80 95       	com	r24
    7b10:	70 95       	com	r23
    7b12:	61 95       	neg	r22
    7b14:	7f 4f       	sbci	r23, 0xFF	; 255
    7b16:	8f 4f       	sbci	r24, 0xFF	; 255
    7b18:	9f 4f       	sbci	r25, 0xFF	; 255
    7b1a:	99 23       	and	r25, r25
    7b1c:	a9 f0       	breq	.+42     	; 0x7b48 <__floatsisf+0x40>
    7b1e:	f9 2f       	mov	r31, r25
    7b20:	96 e9       	ldi	r25, 0x96	; 150
    7b22:	bb 27       	eor	r27, r27
    7b24:	93 95       	inc	r25
    7b26:	f6 95       	lsr	r31
    7b28:	87 95       	ror	r24
    7b2a:	77 95       	ror	r23
    7b2c:	67 95       	ror	r22
    7b2e:	b7 95       	ror	r27
    7b30:	f1 11       	cpse	r31, r1
    7b32:	f8 cf       	rjmp	.-16     	; 0x7b24 <__floatsisf+0x1c>
    7b34:	fa f4       	brpl	.+62     	; 0x7b74 <__floatsisf+0x6c>
    7b36:	bb 0f       	add	r27, r27
    7b38:	11 f4       	brne	.+4      	; 0x7b3e <__floatsisf+0x36>
    7b3a:	60 ff       	sbrs	r22, 0
    7b3c:	1b c0       	rjmp	.+54     	; 0x7b74 <__floatsisf+0x6c>
    7b3e:	6f 5f       	subi	r22, 0xFF	; 255
    7b40:	7f 4f       	sbci	r23, 0xFF	; 255
    7b42:	8f 4f       	sbci	r24, 0xFF	; 255
    7b44:	9f 4f       	sbci	r25, 0xFF	; 255
    7b46:	16 c0       	rjmp	.+44     	; 0x7b74 <__floatsisf+0x6c>
    7b48:	88 23       	and	r24, r24
    7b4a:	11 f0       	breq	.+4      	; 0x7b50 <__floatsisf+0x48>
    7b4c:	96 e9       	ldi	r25, 0x96	; 150
    7b4e:	11 c0       	rjmp	.+34     	; 0x7b72 <__floatsisf+0x6a>
    7b50:	77 23       	and	r23, r23
    7b52:	21 f0       	breq	.+8      	; 0x7b5c <__floatsisf+0x54>
    7b54:	9e e8       	ldi	r25, 0x8E	; 142
    7b56:	87 2f       	mov	r24, r23
    7b58:	76 2f       	mov	r23, r22
    7b5a:	05 c0       	rjmp	.+10     	; 0x7b66 <__floatsisf+0x5e>
    7b5c:	66 23       	and	r22, r22
    7b5e:	71 f0       	breq	.+28     	; 0x7b7c <__floatsisf+0x74>
    7b60:	96 e8       	ldi	r25, 0x86	; 134
    7b62:	86 2f       	mov	r24, r22
    7b64:	70 e0       	ldi	r23, 0x00	; 0
    7b66:	60 e0       	ldi	r22, 0x00	; 0
    7b68:	2a f0       	brmi	.+10     	; 0x7b74 <__floatsisf+0x6c>
    7b6a:	9a 95       	dec	r25
    7b6c:	66 0f       	add	r22, r22
    7b6e:	77 1f       	adc	r23, r23
    7b70:	88 1f       	adc	r24, r24
    7b72:	da f7       	brpl	.-10     	; 0x7b6a <__floatsisf+0x62>
    7b74:	88 0f       	add	r24, r24
    7b76:	96 95       	lsr	r25
    7b78:	87 95       	ror	r24
    7b7a:	97 f9       	bld	r25, 7
    7b7c:	08 95       	ret

00007b7e <__fp_inf>:
    7b7e:	97 f9       	bld	r25, 7
    7b80:	9f 67       	ori	r25, 0x7F	; 127
    7b82:	80 e8       	ldi	r24, 0x80	; 128
    7b84:	70 e0       	ldi	r23, 0x00	; 0
    7b86:	60 e0       	ldi	r22, 0x00	; 0
    7b88:	08 95       	ret

00007b8a <__fp_nan>:
    7b8a:	9f ef       	ldi	r25, 0xFF	; 255
    7b8c:	80 ec       	ldi	r24, 0xC0	; 192
    7b8e:	08 95       	ret

00007b90 <__fp_pscA>:
    7b90:	00 24       	eor	r0, r0
    7b92:	0a 94       	dec	r0
    7b94:	16 16       	cp	r1, r22
    7b96:	17 06       	cpc	r1, r23
    7b98:	18 06       	cpc	r1, r24
    7b9a:	09 06       	cpc	r0, r25
    7b9c:	08 95       	ret

00007b9e <__fp_pscB>:
    7b9e:	00 24       	eor	r0, r0
    7ba0:	0a 94       	dec	r0
    7ba2:	12 16       	cp	r1, r18
    7ba4:	13 06       	cpc	r1, r19
    7ba6:	14 06       	cpc	r1, r20
    7ba8:	05 06       	cpc	r0, r21
    7baa:	08 95       	ret

00007bac <__fp_round>:
    7bac:	09 2e       	mov	r0, r25
    7bae:	03 94       	inc	r0
    7bb0:	00 0c       	add	r0, r0
    7bb2:	11 f4       	brne	.+4      	; 0x7bb8 <__fp_round+0xc>
    7bb4:	88 23       	and	r24, r24
    7bb6:	52 f0       	brmi	.+20     	; 0x7bcc <__fp_round+0x20>
    7bb8:	bb 0f       	add	r27, r27
    7bba:	40 f4       	brcc	.+16     	; 0x7bcc <__fp_round+0x20>
    7bbc:	bf 2b       	or	r27, r31
    7bbe:	11 f4       	brne	.+4      	; 0x7bc4 <__fp_round+0x18>
    7bc0:	60 ff       	sbrs	r22, 0
    7bc2:	04 c0       	rjmp	.+8      	; 0x7bcc <__fp_round+0x20>
    7bc4:	6f 5f       	subi	r22, 0xFF	; 255
    7bc6:	7f 4f       	sbci	r23, 0xFF	; 255
    7bc8:	8f 4f       	sbci	r24, 0xFF	; 255
    7bca:	9f 4f       	sbci	r25, 0xFF	; 255
    7bcc:	08 95       	ret

00007bce <__fp_split3>:
    7bce:	57 fd       	sbrc	r21, 7
    7bd0:	90 58       	subi	r25, 0x80	; 128
    7bd2:	44 0f       	add	r20, r20
    7bd4:	55 1f       	adc	r21, r21
    7bd6:	59 f0       	breq	.+22     	; 0x7bee <__fp_splitA+0x10>
    7bd8:	5f 3f       	cpi	r21, 0xFF	; 255
    7bda:	71 f0       	breq	.+28     	; 0x7bf8 <__fp_splitA+0x1a>
    7bdc:	47 95       	ror	r20

00007bde <__fp_splitA>:
    7bde:	88 0f       	add	r24, r24
    7be0:	97 fb       	bst	r25, 7
    7be2:	99 1f       	adc	r25, r25
    7be4:	61 f0       	breq	.+24     	; 0x7bfe <__fp_splitA+0x20>
    7be6:	9f 3f       	cpi	r25, 0xFF	; 255
    7be8:	79 f0       	breq	.+30     	; 0x7c08 <__fp_splitA+0x2a>
    7bea:	87 95       	ror	r24
    7bec:	08 95       	ret
    7bee:	12 16       	cp	r1, r18
    7bf0:	13 06       	cpc	r1, r19
    7bf2:	14 06       	cpc	r1, r20
    7bf4:	55 1f       	adc	r21, r21
    7bf6:	f2 cf       	rjmp	.-28     	; 0x7bdc <__fp_split3+0xe>
    7bf8:	46 95       	lsr	r20
    7bfa:	f1 df       	rcall	.-30     	; 0x7bde <__fp_splitA>
    7bfc:	08 c0       	rjmp	.+16     	; 0x7c0e <__fp_splitA+0x30>
    7bfe:	16 16       	cp	r1, r22
    7c00:	17 06       	cpc	r1, r23
    7c02:	18 06       	cpc	r1, r24
    7c04:	99 1f       	adc	r25, r25
    7c06:	f1 cf       	rjmp	.-30     	; 0x7bea <__fp_splitA+0xc>
    7c08:	86 95       	lsr	r24
    7c0a:	71 05       	cpc	r23, r1
    7c0c:	61 05       	cpc	r22, r1
    7c0e:	08 94       	sec
    7c10:	08 95       	ret

00007c12 <__fp_zero>:
    7c12:	e8 94       	clt

00007c14 <__fp_szero>:
    7c14:	bb 27       	eor	r27, r27
    7c16:	66 27       	eor	r22, r22
    7c18:	77 27       	eor	r23, r23
    7c1a:	cb 01       	movw	r24, r22
    7c1c:	97 f9       	bld	r25, 7
    7c1e:	08 95       	ret

00007c20 <__gesf2>:
    7c20:	28 d1       	rcall	.+592    	; 0x7e72 <__fp_cmp>
    7c22:	08 f4       	brcc	.+2      	; 0x7c26 <__gesf2+0x6>
    7c24:	8f ef       	ldi	r24, 0xFF	; 255
    7c26:	08 95       	ret
    7c28:	0e f0       	brts	.+2      	; 0x7c2c <__gesf2+0xc>
    7c2a:	47 c1       	rjmp	.+654    	; 0x7eba <__fp_mpack>
    7c2c:	ae cf       	rjmp	.-164    	; 0x7b8a <__fp_nan>
    7c2e:	68 94       	set
    7c30:	a6 cf       	rjmp	.-180    	; 0x7b7e <__fp_inf>

00007c32 <log>:
    7c32:	d5 df       	rcall	.-86     	; 0x7bde <__fp_splitA>
    7c34:	c8 f3       	brcs	.-14     	; 0x7c28 <__gesf2+0x8>
    7c36:	99 23       	and	r25, r25
    7c38:	d1 f3       	breq	.-12     	; 0x7c2e <__gesf2+0xe>
    7c3a:	c6 f3       	brts	.-16     	; 0x7c2c <__gesf2+0xc>
    7c3c:	df 93       	push	r29
    7c3e:	cf 93       	push	r28
    7c40:	1f 93       	push	r17
    7c42:	0f 93       	push	r16
    7c44:	ff 92       	push	r15
    7c46:	c9 2f       	mov	r28, r25
    7c48:	dd 27       	eor	r29, r29
    7c4a:	88 23       	and	r24, r24
    7c4c:	2a f0       	brmi	.+10     	; 0x7c58 <log+0x26>
    7c4e:	21 97       	sbiw	r28, 0x01	; 1
    7c50:	66 0f       	add	r22, r22
    7c52:	77 1f       	adc	r23, r23
    7c54:	88 1f       	adc	r24, r24
    7c56:	da f7       	brpl	.-10     	; 0x7c4e <log+0x1c>
    7c58:	20 e0       	ldi	r18, 0x00	; 0
    7c5a:	30 e0       	ldi	r19, 0x00	; 0
    7c5c:	40 e8       	ldi	r20, 0x80	; 128
    7c5e:	5f eb       	ldi	r21, 0xBF	; 191
    7c60:	9f e3       	ldi	r25, 0x3F	; 63
    7c62:	88 39       	cpi	r24, 0x98	; 152
    7c64:	20 f0       	brcs	.+8      	; 0x7c6e <log+0x3c>
    7c66:	80 3e       	cpi	r24, 0xE0	; 224
    7c68:	30 f0       	brcs	.+12     	; 0x7c76 <log+0x44>
    7c6a:	21 96       	adiw	r28, 0x01	; 1
    7c6c:	8f 77       	andi	r24, 0x7F	; 127
    7c6e:	52 de       	rcall	.-860    	; 0x7914 <__addsf3>
    7c70:	e8 eb       	ldi	r30, 0xB8	; 184
    7c72:	f0 e0       	ldi	r31, 0x00	; 0
    7c74:	03 c0       	rjmp	.+6      	; 0x7c7c <log+0x4a>
    7c76:	4e de       	rcall	.-868    	; 0x7914 <__addsf3>
    7c78:	e5 ee       	ldi	r30, 0xE5	; 229
    7c7a:	f0 e0       	ldi	r31, 0x00	; 0
    7c7c:	2c d1       	rcall	.+600    	; 0x7ed6 <__fp_powser>
    7c7e:	8b 01       	movw	r16, r22
    7c80:	be 01       	movw	r22, r28
    7c82:	ec 01       	movw	r28, r24
    7c84:	fb 2e       	mov	r15, r27
    7c86:	6f 57       	subi	r22, 0x7F	; 127
    7c88:	71 09       	sbc	r23, r1
    7c8a:	75 95       	asr	r23
    7c8c:	77 1f       	adc	r23, r23
    7c8e:	88 0b       	sbc	r24, r24
    7c90:	99 0b       	sbc	r25, r25
    7c92:	3a df       	rcall	.-396    	; 0x7b08 <__floatsisf>
    7c94:	28 e1       	ldi	r18, 0x18	; 24
    7c96:	32 e7       	ldi	r19, 0x72	; 114
    7c98:	41 e3       	ldi	r20, 0x31	; 49
    7c9a:	5f e3       	ldi	r21, 0x3F	; 63
    7c9c:	16 d0       	rcall	.+44     	; 0x7cca <__mulsf3x>
    7c9e:	af 2d       	mov	r26, r15
    7ca0:	98 01       	movw	r18, r16
    7ca2:	ae 01       	movw	r20, r28
    7ca4:	ff 90       	pop	r15
    7ca6:	0f 91       	pop	r16
    7ca8:	1f 91       	pop	r17
    7caa:	cf 91       	pop	r28
    7cac:	df 91       	pop	r29
    7cae:	43 de       	rcall	.-890    	; 0x7936 <__addsf3x>
    7cb0:	7d cf       	rjmp	.-262    	; 0x7bac <__fp_round>

00007cb2 <__mulsf3>:
    7cb2:	0b d0       	rcall	.+22     	; 0x7cca <__mulsf3x>
    7cb4:	7b cf       	rjmp	.-266    	; 0x7bac <__fp_round>
    7cb6:	6c df       	rcall	.-296    	; 0x7b90 <__fp_pscA>
    7cb8:	28 f0       	brcs	.+10     	; 0x7cc4 <__mulsf3+0x12>
    7cba:	71 df       	rcall	.-286    	; 0x7b9e <__fp_pscB>
    7cbc:	18 f0       	brcs	.+6      	; 0x7cc4 <__mulsf3+0x12>
    7cbe:	95 23       	and	r25, r21
    7cc0:	09 f0       	breq	.+2      	; 0x7cc4 <__mulsf3+0x12>
    7cc2:	5d cf       	rjmp	.-326    	; 0x7b7e <__fp_inf>
    7cc4:	62 cf       	rjmp	.-316    	; 0x7b8a <__fp_nan>
    7cc6:	11 24       	eor	r1, r1
    7cc8:	a5 cf       	rjmp	.-182    	; 0x7c14 <__fp_szero>

00007cca <__mulsf3x>:
    7cca:	81 df       	rcall	.-254    	; 0x7bce <__fp_split3>
    7ccc:	a0 f3       	brcs	.-24     	; 0x7cb6 <__mulsf3+0x4>

00007cce <__mulsf3_pse>:
    7cce:	95 9f       	mul	r25, r21
    7cd0:	d1 f3       	breq	.-12     	; 0x7cc6 <__mulsf3+0x14>
    7cd2:	95 0f       	add	r25, r21
    7cd4:	50 e0       	ldi	r21, 0x00	; 0
    7cd6:	55 1f       	adc	r21, r21
    7cd8:	62 9f       	mul	r22, r18
    7cda:	f0 01       	movw	r30, r0
    7cdc:	72 9f       	mul	r23, r18
    7cde:	bb 27       	eor	r27, r27
    7ce0:	f0 0d       	add	r31, r0
    7ce2:	b1 1d       	adc	r27, r1
    7ce4:	63 9f       	mul	r22, r19
    7ce6:	aa 27       	eor	r26, r26
    7ce8:	f0 0d       	add	r31, r0
    7cea:	b1 1d       	adc	r27, r1
    7cec:	aa 1f       	adc	r26, r26
    7cee:	64 9f       	mul	r22, r20
    7cf0:	66 27       	eor	r22, r22
    7cf2:	b0 0d       	add	r27, r0
    7cf4:	a1 1d       	adc	r26, r1
    7cf6:	66 1f       	adc	r22, r22
    7cf8:	82 9f       	mul	r24, r18
    7cfa:	22 27       	eor	r18, r18
    7cfc:	b0 0d       	add	r27, r0
    7cfe:	a1 1d       	adc	r26, r1
    7d00:	62 1f       	adc	r22, r18
    7d02:	73 9f       	mul	r23, r19
    7d04:	b0 0d       	add	r27, r0
    7d06:	a1 1d       	adc	r26, r1
    7d08:	62 1f       	adc	r22, r18
    7d0a:	83 9f       	mul	r24, r19
    7d0c:	a0 0d       	add	r26, r0
    7d0e:	61 1d       	adc	r22, r1
    7d10:	22 1f       	adc	r18, r18
    7d12:	74 9f       	mul	r23, r20
    7d14:	33 27       	eor	r19, r19
    7d16:	a0 0d       	add	r26, r0
    7d18:	61 1d       	adc	r22, r1
    7d1a:	23 1f       	adc	r18, r19
    7d1c:	84 9f       	mul	r24, r20
    7d1e:	60 0d       	add	r22, r0
    7d20:	21 1d       	adc	r18, r1
    7d22:	82 2f       	mov	r24, r18
    7d24:	76 2f       	mov	r23, r22
    7d26:	6a 2f       	mov	r22, r26
    7d28:	11 24       	eor	r1, r1
    7d2a:	9f 57       	subi	r25, 0x7F	; 127
    7d2c:	50 40       	sbci	r21, 0x00	; 0
    7d2e:	8a f0       	brmi	.+34     	; 0x7d52 <__mulsf3_pse+0x84>
    7d30:	e1 f0       	breq	.+56     	; 0x7d6a <__mulsf3_pse+0x9c>
    7d32:	88 23       	and	r24, r24
    7d34:	4a f0       	brmi	.+18     	; 0x7d48 <__mulsf3_pse+0x7a>
    7d36:	ee 0f       	add	r30, r30
    7d38:	ff 1f       	adc	r31, r31
    7d3a:	bb 1f       	adc	r27, r27
    7d3c:	66 1f       	adc	r22, r22
    7d3e:	77 1f       	adc	r23, r23
    7d40:	88 1f       	adc	r24, r24
    7d42:	91 50       	subi	r25, 0x01	; 1
    7d44:	50 40       	sbci	r21, 0x00	; 0
    7d46:	a9 f7       	brne	.-22     	; 0x7d32 <__mulsf3_pse+0x64>
    7d48:	9e 3f       	cpi	r25, 0xFE	; 254
    7d4a:	51 05       	cpc	r21, r1
    7d4c:	70 f0       	brcs	.+28     	; 0x7d6a <__mulsf3_pse+0x9c>
    7d4e:	17 cf       	rjmp	.-466    	; 0x7b7e <__fp_inf>
    7d50:	61 cf       	rjmp	.-318    	; 0x7c14 <__fp_szero>
    7d52:	5f 3f       	cpi	r21, 0xFF	; 255
    7d54:	ec f3       	brlt	.-6      	; 0x7d50 <__mulsf3_pse+0x82>
    7d56:	98 3e       	cpi	r25, 0xE8	; 232
    7d58:	dc f3       	brlt	.-10     	; 0x7d50 <__mulsf3_pse+0x82>
    7d5a:	86 95       	lsr	r24
    7d5c:	77 95       	ror	r23
    7d5e:	67 95       	ror	r22
    7d60:	b7 95       	ror	r27
    7d62:	f7 95       	ror	r31
    7d64:	e7 95       	ror	r30
    7d66:	9f 5f       	subi	r25, 0xFF	; 255
    7d68:	c1 f7       	brne	.-16     	; 0x7d5a <__mulsf3_pse+0x8c>
    7d6a:	fe 2b       	or	r31, r30
    7d6c:	88 0f       	add	r24, r24
    7d6e:	91 1d       	adc	r25, r1
    7d70:	96 95       	lsr	r25
    7d72:	87 95       	ror	r24
    7d74:	97 f9       	bld	r25, 7
    7d76:	08 95       	ret

00007d78 <pow>:
    7d78:	fa 01       	movw	r30, r20
    7d7a:	ee 0f       	add	r30, r30
    7d7c:	ff 1f       	adc	r31, r31
    7d7e:	30 96       	adiw	r30, 0x00	; 0
    7d80:	21 05       	cpc	r18, r1
    7d82:	31 05       	cpc	r19, r1
    7d84:	99 f1       	breq	.+102    	; 0x7dec <pow+0x74>
    7d86:	61 15       	cp	r22, r1
    7d88:	71 05       	cpc	r23, r1
    7d8a:	61 f4       	brne	.+24     	; 0x7da4 <pow+0x2c>
    7d8c:	80 38       	cpi	r24, 0x80	; 128
    7d8e:	bf e3       	ldi	r27, 0x3F	; 63
    7d90:	9b 07       	cpc	r25, r27
    7d92:	49 f1       	breq	.+82     	; 0x7de6 <pow+0x6e>
    7d94:	68 94       	set
    7d96:	90 38       	cpi	r25, 0x80	; 128
    7d98:	81 05       	cpc	r24, r1
    7d9a:	61 f0       	breq	.+24     	; 0x7db4 <pow+0x3c>
    7d9c:	80 38       	cpi	r24, 0x80	; 128
    7d9e:	bf ef       	ldi	r27, 0xFF	; 255
    7da0:	9b 07       	cpc	r25, r27
    7da2:	41 f0       	breq	.+16     	; 0x7db4 <pow+0x3c>
    7da4:	99 23       	and	r25, r25
    7da6:	42 f5       	brpl	.+80     	; 0x7df8 <pow+0x80>
    7da8:	ff 3f       	cpi	r31, 0xFF	; 255
    7daa:	e1 05       	cpc	r30, r1
    7dac:	31 05       	cpc	r19, r1
    7dae:	21 05       	cpc	r18, r1
    7db0:	11 f1       	breq	.+68     	; 0x7df6 <pow+0x7e>
    7db2:	e8 94       	clt
    7db4:	08 94       	sec
    7db6:	e7 95       	ror	r30
    7db8:	d9 01       	movw	r26, r18
    7dba:	aa 23       	and	r26, r26
    7dbc:	29 f4       	brne	.+10     	; 0x7dc8 <pow+0x50>
    7dbe:	ab 2f       	mov	r26, r27
    7dc0:	be 2f       	mov	r27, r30
    7dc2:	f8 5f       	subi	r31, 0xF8	; 248
    7dc4:	d0 f3       	brcs	.-12     	; 0x7dba <pow+0x42>
    7dc6:	10 c0       	rjmp	.+32     	; 0x7de8 <pow+0x70>
    7dc8:	ff 5f       	subi	r31, 0xFF	; 255
    7dca:	70 f4       	brcc	.+28     	; 0x7de8 <pow+0x70>
    7dcc:	a6 95       	lsr	r26
    7dce:	e0 f7       	brcc	.-8      	; 0x7dc8 <pow+0x50>
    7dd0:	f7 39       	cpi	r31, 0x97	; 151
    7dd2:	50 f0       	brcs	.+20     	; 0x7de8 <pow+0x70>
    7dd4:	19 f0       	breq	.+6      	; 0x7ddc <pow+0x64>
    7dd6:	ff 3a       	cpi	r31, 0xAF	; 175
    7dd8:	38 f4       	brcc	.+14     	; 0x7de8 <pow+0x70>
    7dda:	9f 77       	andi	r25, 0x7F	; 127
    7ddc:	9f 93       	push	r25
    7dde:	0c d0       	rcall	.+24     	; 0x7df8 <pow+0x80>
    7de0:	0f 90       	pop	r0
    7de2:	07 fc       	sbrc	r0, 7
    7de4:	90 58       	subi	r25, 0x80	; 128
    7de6:	08 95       	ret
    7de8:	3e f0       	brts	.+14     	; 0x7df8 <pow+0x80>
    7dea:	cf ce       	rjmp	.-610    	; 0x7b8a <__fp_nan>
    7dec:	60 e0       	ldi	r22, 0x00	; 0
    7dee:	70 e0       	ldi	r23, 0x00	; 0
    7df0:	80 e8       	ldi	r24, 0x80	; 128
    7df2:	9f e3       	ldi	r25, 0x3F	; 63
    7df4:	08 95       	ret
    7df6:	4f e7       	ldi	r20, 0x7F	; 127
    7df8:	9f 77       	andi	r25, 0x7F	; 127
    7dfa:	5f 93       	push	r21
    7dfc:	4f 93       	push	r20
    7dfe:	3f 93       	push	r19
    7e00:	2f 93       	push	r18
    7e02:	17 df       	rcall	.-466    	; 0x7c32 <log>
    7e04:	2f 91       	pop	r18
    7e06:	3f 91       	pop	r19
    7e08:	4f 91       	pop	r20
    7e0a:	5f 91       	pop	r21
    7e0c:	52 df       	rcall	.-348    	; 0x7cb2 <__mulsf3>
    7e0e:	05 c0       	rjmp	.+10     	; 0x7e1a <exp>
    7e10:	19 f4       	brne	.+6      	; 0x7e18 <pow+0xa0>
    7e12:	0e f0       	brts	.+2      	; 0x7e16 <pow+0x9e>
    7e14:	b4 ce       	rjmp	.-664    	; 0x7b7e <__fp_inf>
    7e16:	fd ce       	rjmp	.-518    	; 0x7c12 <__fp_zero>
    7e18:	b8 ce       	rjmp	.-656    	; 0x7b8a <__fp_nan>

00007e1a <exp>:
    7e1a:	e1 de       	rcall	.-574    	; 0x7bde <__fp_splitA>
    7e1c:	c8 f3       	brcs	.-14     	; 0x7e10 <pow+0x98>
    7e1e:	96 38       	cpi	r25, 0x86	; 134
    7e20:	c0 f7       	brcc	.-16     	; 0x7e12 <pow+0x9a>
    7e22:	07 f8       	bld	r0, 7
    7e24:	0f 92       	push	r0
    7e26:	e8 94       	clt
    7e28:	2b e3       	ldi	r18, 0x3B	; 59
    7e2a:	3a ea       	ldi	r19, 0xAA	; 170
    7e2c:	48 eb       	ldi	r20, 0xB8	; 184
    7e2e:	5f e7       	ldi	r21, 0x7F	; 127
    7e30:	4e df       	rcall	.-356    	; 0x7cce <__mulsf3_pse>
    7e32:	0f 92       	push	r0
    7e34:	0f 92       	push	r0
    7e36:	0f 92       	push	r0
    7e38:	4d b7       	in	r20, 0x3d	; 61
    7e3a:	5e b7       	in	r21, 0x3e	; 62
    7e3c:	0f 92       	push	r0
    7e3e:	ad d0       	rcall	.+346    	; 0x7f9a <modf>
    7e40:	e2 e1       	ldi	r30, 0x12	; 18
    7e42:	f1 e0       	ldi	r31, 0x01	; 1
    7e44:	48 d0       	rcall	.+144    	; 0x7ed6 <__fp_powser>
    7e46:	4f 91       	pop	r20
    7e48:	5f 91       	pop	r21
    7e4a:	ef 91       	pop	r30
    7e4c:	ff 91       	pop	r31
    7e4e:	e5 95       	asr	r30
    7e50:	ee 1f       	adc	r30, r30
    7e52:	ff 1f       	adc	r31, r31
    7e54:	49 f0       	breq	.+18     	; 0x7e68 <exp+0x4e>
    7e56:	fe 57       	subi	r31, 0x7E	; 126
    7e58:	e0 68       	ori	r30, 0x80	; 128
    7e5a:	44 27       	eor	r20, r20
    7e5c:	ee 0f       	add	r30, r30
    7e5e:	44 1f       	adc	r20, r20
    7e60:	fa 95       	dec	r31
    7e62:	e1 f7       	brne	.-8      	; 0x7e5c <exp+0x42>
    7e64:	41 95       	neg	r20
    7e66:	55 0b       	sbc	r21, r21
    7e68:	64 d0       	rcall	.+200    	; 0x7f32 <ldexp>
    7e6a:	0f 90       	pop	r0
    7e6c:	07 fe       	sbrs	r0, 7
    7e6e:	58 c0       	rjmp	.+176    	; 0x7f20 <inverse>
    7e70:	08 95       	ret

00007e72 <__fp_cmp>:
    7e72:	99 0f       	add	r25, r25
    7e74:	00 08       	sbc	r0, r0
    7e76:	55 0f       	add	r21, r21
    7e78:	aa 0b       	sbc	r26, r26
    7e7a:	e0 e8       	ldi	r30, 0x80	; 128
    7e7c:	fe ef       	ldi	r31, 0xFE	; 254
    7e7e:	16 16       	cp	r1, r22
    7e80:	17 06       	cpc	r1, r23
    7e82:	e8 07       	cpc	r30, r24
    7e84:	f9 07       	cpc	r31, r25
    7e86:	c0 f0       	brcs	.+48     	; 0x7eb8 <__fp_cmp+0x46>
    7e88:	12 16       	cp	r1, r18
    7e8a:	13 06       	cpc	r1, r19
    7e8c:	e4 07       	cpc	r30, r20
    7e8e:	f5 07       	cpc	r31, r21
    7e90:	98 f0       	brcs	.+38     	; 0x7eb8 <__fp_cmp+0x46>
    7e92:	62 1b       	sub	r22, r18
    7e94:	73 0b       	sbc	r23, r19
    7e96:	84 0b       	sbc	r24, r20
    7e98:	95 0b       	sbc	r25, r21
    7e9a:	39 f4       	brne	.+14     	; 0x7eaa <__fp_cmp+0x38>
    7e9c:	0a 26       	eor	r0, r26
    7e9e:	61 f0       	breq	.+24     	; 0x7eb8 <__fp_cmp+0x46>
    7ea0:	23 2b       	or	r18, r19
    7ea2:	24 2b       	or	r18, r20
    7ea4:	25 2b       	or	r18, r21
    7ea6:	21 f4       	brne	.+8      	; 0x7eb0 <__fp_cmp+0x3e>
    7ea8:	08 95       	ret
    7eaa:	0a 26       	eor	r0, r26
    7eac:	09 f4       	brne	.+2      	; 0x7eb0 <__fp_cmp+0x3e>
    7eae:	a1 40       	sbci	r26, 0x01	; 1
    7eb0:	a6 95       	lsr	r26
    7eb2:	8f ef       	ldi	r24, 0xFF	; 255
    7eb4:	81 1d       	adc	r24, r1
    7eb6:	81 1d       	adc	r24, r1
    7eb8:	08 95       	ret

00007eba <__fp_mpack>:
    7eba:	9f 3f       	cpi	r25, 0xFF	; 255
    7ebc:	31 f0       	breq	.+12     	; 0x7eca <__fp_mpack_finite+0xc>

00007ebe <__fp_mpack_finite>:
    7ebe:	91 50       	subi	r25, 0x01	; 1
    7ec0:	20 f4       	brcc	.+8      	; 0x7eca <__fp_mpack_finite+0xc>
    7ec2:	87 95       	ror	r24
    7ec4:	77 95       	ror	r23
    7ec6:	67 95       	ror	r22
    7ec8:	b7 95       	ror	r27
    7eca:	88 0f       	add	r24, r24
    7ecc:	91 1d       	adc	r25, r1
    7ece:	96 95       	lsr	r25
    7ed0:	87 95       	ror	r24
    7ed2:	97 f9       	bld	r25, 7
    7ed4:	08 95       	ret

00007ed6 <__fp_powser>:
    7ed6:	df 93       	push	r29
    7ed8:	cf 93       	push	r28
    7eda:	1f 93       	push	r17
    7edc:	0f 93       	push	r16
    7ede:	ff 92       	push	r15
    7ee0:	ef 92       	push	r14
    7ee2:	df 92       	push	r13
    7ee4:	7b 01       	movw	r14, r22
    7ee6:	8c 01       	movw	r16, r24
    7ee8:	68 94       	set
    7eea:	05 c0       	rjmp	.+10     	; 0x7ef6 <__fp_powser+0x20>
    7eec:	da 2e       	mov	r13, r26
    7eee:	ef 01       	movw	r28, r30
    7ef0:	ec de       	rcall	.-552    	; 0x7cca <__mulsf3x>
    7ef2:	fe 01       	movw	r30, r28
    7ef4:	e8 94       	clt
    7ef6:	a5 91       	lpm	r26, Z+
    7ef8:	25 91       	lpm	r18, Z+
    7efa:	35 91       	lpm	r19, Z+
    7efc:	45 91       	lpm	r20, Z+
    7efe:	55 91       	lpm	r21, Z+
    7f00:	ae f3       	brts	.-22     	; 0x7eec <__fp_powser+0x16>
    7f02:	ef 01       	movw	r28, r30
    7f04:	18 dd       	rcall	.-1488   	; 0x7936 <__addsf3x>
    7f06:	fe 01       	movw	r30, r28
    7f08:	97 01       	movw	r18, r14
    7f0a:	a8 01       	movw	r20, r16
    7f0c:	da 94       	dec	r13
    7f0e:	79 f7       	brne	.-34     	; 0x7eee <__fp_powser+0x18>
    7f10:	df 90       	pop	r13
    7f12:	ef 90       	pop	r14
    7f14:	ff 90       	pop	r15
    7f16:	0f 91       	pop	r16
    7f18:	1f 91       	pop	r17
    7f1a:	cf 91       	pop	r28
    7f1c:	df 91       	pop	r29
    7f1e:	08 95       	ret

00007f20 <inverse>:
    7f20:	9b 01       	movw	r18, r22
    7f22:	ac 01       	movw	r20, r24
    7f24:	60 e0       	ldi	r22, 0x00	; 0
    7f26:	70 e0       	ldi	r23, 0x00	; 0
    7f28:	80 e8       	ldi	r24, 0x80	; 128
    7f2a:	9f e3       	ldi	r25, 0x3F	; 63
    7f2c:	57 cd       	rjmp	.-1362   	; 0x79dc <__divsf3>
    7f2e:	27 ce       	rjmp	.-946    	; 0x7b7e <__fp_inf>
    7f30:	c4 cf       	rjmp	.-120    	; 0x7eba <__fp_mpack>

00007f32 <ldexp>:
    7f32:	55 de       	rcall	.-854    	; 0x7bde <__fp_splitA>
    7f34:	e8 f3       	brcs	.-6      	; 0x7f30 <inverse+0x10>
    7f36:	99 23       	and	r25, r25
    7f38:	d9 f3       	breq	.-10     	; 0x7f30 <inverse+0x10>
    7f3a:	94 0f       	add	r25, r20
    7f3c:	51 1d       	adc	r21, r1
    7f3e:	bb f3       	brvs	.-18     	; 0x7f2e <inverse+0xe>
    7f40:	91 50       	subi	r25, 0x01	; 1
    7f42:	50 40       	sbci	r21, 0x00	; 0
    7f44:	94 f0       	brlt	.+36     	; 0x7f6a <ldexp+0x38>
    7f46:	59 f0       	breq	.+22     	; 0x7f5e <ldexp+0x2c>
    7f48:	88 23       	and	r24, r24
    7f4a:	32 f0       	brmi	.+12     	; 0x7f58 <ldexp+0x26>
    7f4c:	66 0f       	add	r22, r22
    7f4e:	77 1f       	adc	r23, r23
    7f50:	88 1f       	adc	r24, r24
    7f52:	91 50       	subi	r25, 0x01	; 1
    7f54:	50 40       	sbci	r21, 0x00	; 0
    7f56:	c1 f7       	brne	.-16     	; 0x7f48 <ldexp+0x16>
    7f58:	9e 3f       	cpi	r25, 0xFE	; 254
    7f5a:	51 05       	cpc	r21, r1
    7f5c:	44 f7       	brge	.-48     	; 0x7f2e <inverse+0xe>
    7f5e:	88 0f       	add	r24, r24
    7f60:	91 1d       	adc	r25, r1
    7f62:	96 95       	lsr	r25
    7f64:	87 95       	ror	r24
    7f66:	97 f9       	bld	r25, 7
    7f68:	08 95       	ret
    7f6a:	5f 3f       	cpi	r21, 0xFF	; 255
    7f6c:	ac f0       	brlt	.+42     	; 0x7f98 <ldexp+0x66>
    7f6e:	98 3e       	cpi	r25, 0xE8	; 232
    7f70:	9c f0       	brlt	.+38     	; 0x7f98 <ldexp+0x66>
    7f72:	bb 27       	eor	r27, r27
    7f74:	86 95       	lsr	r24
    7f76:	77 95       	ror	r23
    7f78:	67 95       	ror	r22
    7f7a:	b7 95       	ror	r27
    7f7c:	08 f4       	brcc	.+2      	; 0x7f80 <ldexp+0x4e>
    7f7e:	b1 60       	ori	r27, 0x01	; 1
    7f80:	93 95       	inc	r25
    7f82:	c1 f7       	brne	.-16     	; 0x7f74 <ldexp+0x42>
    7f84:	bb 0f       	add	r27, r27
    7f86:	58 f7       	brcc	.-42     	; 0x7f5e <ldexp+0x2c>
    7f88:	11 f4       	brne	.+4      	; 0x7f8e <ldexp+0x5c>
    7f8a:	60 ff       	sbrs	r22, 0
    7f8c:	e8 cf       	rjmp	.-48     	; 0x7f5e <ldexp+0x2c>
    7f8e:	6f 5f       	subi	r22, 0xFF	; 255
    7f90:	7f 4f       	sbci	r23, 0xFF	; 255
    7f92:	8f 4f       	sbci	r24, 0xFF	; 255
    7f94:	9f 4f       	sbci	r25, 0xFF	; 255
    7f96:	e3 cf       	rjmp	.-58     	; 0x7f5e <ldexp+0x2c>
    7f98:	3d ce       	rjmp	.-902    	; 0x7c14 <__fp_szero>

00007f9a <modf>:
    7f9a:	fa 01       	movw	r30, r20
    7f9c:	dc 01       	movw	r26, r24
    7f9e:	aa 0f       	add	r26, r26
    7fa0:	bb 1f       	adc	r27, r27
    7fa2:	9b 01       	movw	r18, r22
    7fa4:	ac 01       	movw	r20, r24
    7fa6:	bf 57       	subi	r27, 0x7F	; 127
    7fa8:	28 f4       	brcc	.+10     	; 0x7fb4 <modf+0x1a>
    7faa:	22 27       	eor	r18, r18
    7fac:	33 27       	eor	r19, r19
    7fae:	44 27       	eor	r20, r20
    7fb0:	50 78       	andi	r21, 0x80	; 128
    7fb2:	1f c0       	rjmp	.+62     	; 0x7ff2 <modf+0x58>
    7fb4:	b7 51       	subi	r27, 0x17	; 23
    7fb6:	88 f4       	brcc	.+34     	; 0x7fda <modf+0x40>
    7fb8:	ab 2f       	mov	r26, r27
    7fba:	00 24       	eor	r0, r0
    7fbc:	46 95       	lsr	r20
    7fbe:	37 95       	ror	r19
    7fc0:	27 95       	ror	r18
    7fc2:	01 1c       	adc	r0, r1
    7fc4:	a3 95       	inc	r26
    7fc6:	d2 f3       	brmi	.-12     	; 0x7fbc <modf+0x22>
    7fc8:	00 20       	and	r0, r0
    7fca:	69 f0       	breq	.+26     	; 0x7fe6 <modf+0x4c>
    7fcc:	22 0f       	add	r18, r18
    7fce:	33 1f       	adc	r19, r19
    7fd0:	44 1f       	adc	r20, r20
    7fd2:	b3 95       	inc	r27
    7fd4:	da f3       	brmi	.-10     	; 0x7fcc <modf+0x32>
    7fd6:	0d d0       	rcall	.+26     	; 0x7ff2 <modf+0x58>
    7fd8:	9c cc       	rjmp	.-1736   	; 0x7912 <__subsf3>
    7fda:	61 30       	cpi	r22, 0x01	; 1
    7fdc:	71 05       	cpc	r23, r1
    7fde:	a0 e8       	ldi	r26, 0x80	; 128
    7fe0:	8a 07       	cpc	r24, r26
    7fe2:	b9 46       	sbci	r27, 0x69	; 105
    7fe4:	30 f4       	brcc	.+12     	; 0x7ff2 <modf+0x58>
    7fe6:	9b 01       	movw	r18, r22
    7fe8:	ac 01       	movw	r20, r24
    7fea:	66 27       	eor	r22, r22
    7fec:	77 27       	eor	r23, r23
    7fee:	88 27       	eor	r24, r24
    7ff0:	90 78       	andi	r25, 0x80	; 128
    7ff2:	30 96       	adiw	r30, 0x00	; 0
    7ff4:	21 f0       	breq	.+8      	; 0x7ffe <modf+0x64>
    7ff6:	20 83       	st	Z, r18
    7ff8:	31 83       	std	Z+1, r19	; 0x01
    7ffa:	42 83       	std	Z+2, r20	; 0x02
    7ffc:	53 83       	std	Z+3, r21	; 0x03
    7ffe:	08 95       	ret

00008000 <__mulsi3>:
    8000:	62 9f       	mul	r22, r18
    8002:	d0 01       	movw	r26, r0
    8004:	73 9f       	mul	r23, r19
    8006:	f0 01       	movw	r30, r0
    8008:	82 9f       	mul	r24, r18
    800a:	e0 0d       	add	r30, r0
    800c:	f1 1d       	adc	r31, r1
    800e:	64 9f       	mul	r22, r20
    8010:	e0 0d       	add	r30, r0
    8012:	f1 1d       	adc	r31, r1
    8014:	92 9f       	mul	r25, r18
    8016:	f0 0d       	add	r31, r0
    8018:	83 9f       	mul	r24, r19
    801a:	f0 0d       	add	r31, r0
    801c:	74 9f       	mul	r23, r20
    801e:	f0 0d       	add	r31, r0
    8020:	65 9f       	mul	r22, r21
    8022:	f0 0d       	add	r31, r0
    8024:	99 27       	eor	r25, r25
    8026:	72 9f       	mul	r23, r18
    8028:	b0 0d       	add	r27, r0
    802a:	e1 1d       	adc	r30, r1
    802c:	f9 1f       	adc	r31, r25
    802e:	63 9f       	mul	r22, r19
    8030:	b0 0d       	add	r27, r0
    8032:	e1 1d       	adc	r30, r1
    8034:	f9 1f       	adc	r31, r25
    8036:	bd 01       	movw	r22, r26
    8038:	cf 01       	movw	r24, r30
    803a:	11 24       	eor	r1, r1
    803c:	08 95       	ret

0000803e <__udivmodhi4>:
    803e:	aa 1b       	sub	r26, r26
    8040:	bb 1b       	sub	r27, r27
    8042:	51 e1       	ldi	r21, 0x11	; 17
    8044:	07 c0       	rjmp	.+14     	; 0x8054 <__udivmodhi4_ep>

00008046 <__udivmodhi4_loop>:
    8046:	aa 1f       	adc	r26, r26
    8048:	bb 1f       	adc	r27, r27
    804a:	a6 17       	cp	r26, r22
    804c:	b7 07       	cpc	r27, r23
    804e:	10 f0       	brcs	.+4      	; 0x8054 <__udivmodhi4_ep>
    8050:	a6 1b       	sub	r26, r22
    8052:	b7 0b       	sbc	r27, r23

00008054 <__udivmodhi4_ep>:
    8054:	88 1f       	adc	r24, r24
    8056:	99 1f       	adc	r25, r25
    8058:	5a 95       	dec	r21
    805a:	a9 f7       	brne	.-22     	; 0x8046 <__udivmodhi4_loop>
    805c:	80 95       	com	r24
    805e:	90 95       	com	r25
    8060:	bc 01       	movw	r22, r24
    8062:	cd 01       	movw	r24, r26
    8064:	08 95       	ret

00008066 <__udivmodsi4>:
    8066:	a1 e2       	ldi	r26, 0x21	; 33
    8068:	1a 2e       	mov	r1, r26
    806a:	aa 1b       	sub	r26, r26
    806c:	bb 1b       	sub	r27, r27
    806e:	fd 01       	movw	r30, r26
    8070:	0d c0       	rjmp	.+26     	; 0x808c <__udivmodsi4_ep>

00008072 <__udivmodsi4_loop>:
    8072:	aa 1f       	adc	r26, r26
    8074:	bb 1f       	adc	r27, r27
    8076:	ee 1f       	adc	r30, r30
    8078:	ff 1f       	adc	r31, r31
    807a:	a2 17       	cp	r26, r18
    807c:	b3 07       	cpc	r27, r19
    807e:	e4 07       	cpc	r30, r20
    8080:	f5 07       	cpc	r31, r21
    8082:	20 f0       	brcs	.+8      	; 0x808c <__udivmodsi4_ep>
    8084:	a2 1b       	sub	r26, r18
    8086:	b3 0b       	sbc	r27, r19
    8088:	e4 0b       	sbc	r30, r20
    808a:	f5 0b       	sbc	r31, r21

0000808c <__udivmodsi4_ep>:
    808c:	66 1f       	adc	r22, r22
    808e:	77 1f       	adc	r23, r23
    8090:	88 1f       	adc	r24, r24
    8092:	99 1f       	adc	r25, r25
    8094:	1a 94       	dec	r1
    8096:	69 f7       	brne	.-38     	; 0x8072 <__udivmodsi4_loop>
    8098:	60 95       	com	r22
    809a:	70 95       	com	r23
    809c:	80 95       	com	r24
    809e:	90 95       	com	r25
    80a0:	9b 01       	movw	r18, r22
    80a2:	ac 01       	movw	r20, r24
    80a4:	bd 01       	movw	r22, r26
    80a6:	cf 01       	movw	r24, r30
    80a8:	08 95       	ret

000080aa <__prologue_saves__>:
    80aa:	2f 92       	push	r2
    80ac:	3f 92       	push	r3
    80ae:	4f 92       	push	r4
    80b0:	5f 92       	push	r5
    80b2:	6f 92       	push	r6
    80b4:	7f 92       	push	r7
    80b6:	8f 92       	push	r8
    80b8:	9f 92       	push	r9
    80ba:	af 92       	push	r10
    80bc:	bf 92       	push	r11
    80be:	cf 92       	push	r12
    80c0:	df 92       	push	r13
    80c2:	ef 92       	push	r14
    80c4:	ff 92       	push	r15
    80c6:	0f 93       	push	r16
    80c8:	1f 93       	push	r17
    80ca:	cf 93       	push	r28
    80cc:	df 93       	push	r29
    80ce:	cd b7       	in	r28, 0x3d	; 61
    80d0:	de b7       	in	r29, 0x3e	; 62
    80d2:	ca 1b       	sub	r28, r26
    80d4:	db 0b       	sbc	r29, r27
    80d6:	0f b6       	in	r0, 0x3f	; 63
    80d8:	f8 94       	cli
    80da:	de bf       	out	0x3e, r29	; 62
    80dc:	0f be       	out	0x3f, r0	; 63
    80de:	cd bf       	out	0x3d, r28	; 61
    80e0:	09 94       	ijmp

000080e2 <__epilogue_restores__>:
    80e2:	2a 88       	ldd	r2, Y+18	; 0x12
    80e4:	39 88       	ldd	r3, Y+17	; 0x11
    80e6:	48 88       	ldd	r4, Y+16	; 0x10
    80e8:	5f 84       	ldd	r5, Y+15	; 0x0f
    80ea:	6e 84       	ldd	r6, Y+14	; 0x0e
    80ec:	7d 84       	ldd	r7, Y+13	; 0x0d
    80ee:	8c 84       	ldd	r8, Y+12	; 0x0c
    80f0:	9b 84       	ldd	r9, Y+11	; 0x0b
    80f2:	aa 84       	ldd	r10, Y+10	; 0x0a
    80f4:	b9 84       	ldd	r11, Y+9	; 0x09
    80f6:	c8 84       	ldd	r12, Y+8	; 0x08
    80f8:	df 80       	ldd	r13, Y+7	; 0x07
    80fa:	ee 80       	ldd	r14, Y+6	; 0x06
    80fc:	fd 80       	ldd	r15, Y+5	; 0x05
    80fe:	0c 81       	ldd	r16, Y+4	; 0x04
    8100:	1b 81       	ldd	r17, Y+3	; 0x03
    8102:	aa 81       	ldd	r26, Y+2	; 0x02
    8104:	b9 81       	ldd	r27, Y+1	; 0x01
    8106:	ce 0f       	add	r28, r30
    8108:	d1 1d       	adc	r29, r1
    810a:	0f b6       	in	r0, 0x3f	; 63
    810c:	f8 94       	cli
    810e:	de bf       	out	0x3e, r29	; 62
    8110:	0f be       	out	0x3f, r0	; 63
    8112:	cd bf       	out	0x3d, r28	; 61
    8114:	ed 01       	movw	r28, r26
    8116:	08 95       	ret

00008118 <__ftoa_engine>:
    8118:	28 30       	cpi	r18, 0x08	; 8
    811a:	08 f0       	brcs	.+2      	; 0x811e <__ftoa_engine+0x6>
    811c:	27 e0       	ldi	r18, 0x07	; 7
    811e:	33 27       	eor	r19, r19
    8120:	da 01       	movw	r26, r20
    8122:	99 0f       	add	r25, r25
    8124:	31 1d       	adc	r19, r1
    8126:	87 fd       	sbrc	r24, 7
    8128:	91 60       	ori	r25, 0x01	; 1
    812a:	00 96       	adiw	r24, 0x00	; 0
    812c:	61 05       	cpc	r22, r1
    812e:	71 05       	cpc	r23, r1
    8130:	39 f4       	brne	.+14     	; 0x8140 <__ftoa_engine+0x28>
    8132:	32 60       	ori	r19, 0x02	; 2
    8134:	2e 5f       	subi	r18, 0xFE	; 254
    8136:	3d 93       	st	X+, r19
    8138:	30 e3       	ldi	r19, 0x30	; 48
    813a:	2a 95       	dec	r18
    813c:	e1 f7       	brne	.-8      	; 0x8136 <__ftoa_engine+0x1e>
    813e:	08 95       	ret
    8140:	9f 3f       	cpi	r25, 0xFF	; 255
    8142:	30 f0       	brcs	.+12     	; 0x8150 <__ftoa_engine+0x38>
    8144:	80 38       	cpi	r24, 0x80	; 128
    8146:	71 05       	cpc	r23, r1
    8148:	61 05       	cpc	r22, r1
    814a:	09 f0       	breq	.+2      	; 0x814e <__ftoa_engine+0x36>
    814c:	3c 5f       	subi	r19, 0xFC	; 252
    814e:	3c 5f       	subi	r19, 0xFC	; 252
    8150:	3d 93       	st	X+, r19
    8152:	91 30       	cpi	r25, 0x01	; 1
    8154:	08 f0       	brcs	.+2      	; 0x8158 <__ftoa_engine+0x40>
    8156:	80 68       	ori	r24, 0x80	; 128
    8158:	91 1d       	adc	r25, r1
    815a:	df 93       	push	r29
    815c:	cf 93       	push	r28
    815e:	1f 93       	push	r17
    8160:	0f 93       	push	r16
    8162:	ff 92       	push	r15
    8164:	ef 92       	push	r14
    8166:	19 2f       	mov	r17, r25
    8168:	98 7f       	andi	r25, 0xF8	; 248
    816a:	96 95       	lsr	r25
    816c:	e9 2f       	mov	r30, r25
    816e:	96 95       	lsr	r25
    8170:	96 95       	lsr	r25
    8172:	e9 0f       	add	r30, r25
    8174:	ff 27       	eor	r31, r31
    8176:	ee 50       	subi	r30, 0x0E	; 14
    8178:	f7 4f       	sbci	r31, 0xF7	; 247
    817a:	99 27       	eor	r25, r25
    817c:	33 27       	eor	r19, r19
    817e:	ee 24       	eor	r14, r14
    8180:	ff 24       	eor	r15, r15
    8182:	a7 01       	movw	r20, r14
    8184:	e7 01       	movw	r28, r14
    8186:	05 90       	lpm	r0, Z+
    8188:	08 94       	sec
    818a:	07 94       	ror	r0
    818c:	28 f4       	brcc	.+10     	; 0x8198 <__ftoa_engine+0x80>
    818e:	36 0f       	add	r19, r22
    8190:	e7 1e       	adc	r14, r23
    8192:	f8 1e       	adc	r15, r24
    8194:	49 1f       	adc	r20, r25
    8196:	51 1d       	adc	r21, r1
    8198:	66 0f       	add	r22, r22
    819a:	77 1f       	adc	r23, r23
    819c:	88 1f       	adc	r24, r24
    819e:	99 1f       	adc	r25, r25
    81a0:	06 94       	lsr	r0
    81a2:	a1 f7       	brne	.-24     	; 0x818c <__ftoa_engine+0x74>
    81a4:	05 90       	lpm	r0, Z+
    81a6:	07 94       	ror	r0
    81a8:	28 f4       	brcc	.+10     	; 0x81b4 <__ftoa_engine+0x9c>
    81aa:	e7 0e       	add	r14, r23
    81ac:	f8 1e       	adc	r15, r24
    81ae:	49 1f       	adc	r20, r25
    81b0:	56 1f       	adc	r21, r22
    81b2:	c1 1d       	adc	r28, r1
    81b4:	77 0f       	add	r23, r23
    81b6:	88 1f       	adc	r24, r24
    81b8:	99 1f       	adc	r25, r25
    81ba:	66 1f       	adc	r22, r22
    81bc:	06 94       	lsr	r0
    81be:	a1 f7       	brne	.-24     	; 0x81a8 <__ftoa_engine+0x90>
    81c0:	05 90       	lpm	r0, Z+
    81c2:	07 94       	ror	r0
    81c4:	28 f4       	brcc	.+10     	; 0x81d0 <__ftoa_engine+0xb8>
    81c6:	f8 0e       	add	r15, r24
    81c8:	49 1f       	adc	r20, r25
    81ca:	56 1f       	adc	r21, r22
    81cc:	c7 1f       	adc	r28, r23
    81ce:	d1 1d       	adc	r29, r1
    81d0:	88 0f       	add	r24, r24
    81d2:	99 1f       	adc	r25, r25
    81d4:	66 1f       	adc	r22, r22
    81d6:	77 1f       	adc	r23, r23
    81d8:	06 94       	lsr	r0
    81da:	a1 f7       	brne	.-24     	; 0x81c4 <__ftoa_engine+0xac>
    81dc:	05 90       	lpm	r0, Z+
    81de:	07 94       	ror	r0
    81e0:	20 f4       	brcc	.+8      	; 0x81ea <__ftoa_engine+0xd2>
    81e2:	49 0f       	add	r20, r25
    81e4:	56 1f       	adc	r21, r22
    81e6:	c7 1f       	adc	r28, r23
    81e8:	d8 1f       	adc	r29, r24
    81ea:	99 0f       	add	r25, r25
    81ec:	66 1f       	adc	r22, r22
    81ee:	77 1f       	adc	r23, r23
    81f0:	88 1f       	adc	r24, r24
    81f2:	06 94       	lsr	r0
    81f4:	a9 f7       	brne	.-22     	; 0x81e0 <__ftoa_engine+0xc8>
    81f6:	84 91       	lpm	r24, Z+
    81f8:	10 95       	com	r17
    81fa:	17 70       	andi	r17, 0x07	; 7
    81fc:	41 f0       	breq	.+16     	; 0x820e <__ftoa_engine+0xf6>
    81fe:	d6 95       	lsr	r29
    8200:	c7 95       	ror	r28
    8202:	57 95       	ror	r21
    8204:	47 95       	ror	r20
    8206:	f7 94       	ror	r15
    8208:	e7 94       	ror	r14
    820a:	1a 95       	dec	r17
    820c:	c1 f7       	brne	.-16     	; 0x81fe <__ftoa_engine+0xe6>
    820e:	e8 e9       	ldi	r30, 0x98	; 152
    8210:	f8 e0       	ldi	r31, 0x08	; 8
    8212:	68 94       	set
    8214:	15 90       	lpm	r1, Z+
    8216:	15 91       	lpm	r17, Z+
    8218:	35 91       	lpm	r19, Z+
    821a:	65 91       	lpm	r22, Z+
    821c:	95 91       	lpm	r25, Z+
    821e:	05 90       	lpm	r0, Z+
    8220:	7f e2       	ldi	r23, 0x2F	; 47
    8222:	73 95       	inc	r23
    8224:	e1 18       	sub	r14, r1
    8226:	f1 0a       	sbc	r15, r17
    8228:	43 0b       	sbc	r20, r19
    822a:	56 0b       	sbc	r21, r22
    822c:	c9 0b       	sbc	r28, r25
    822e:	d0 09       	sbc	r29, r0
    8230:	c0 f7       	brcc	.-16     	; 0x8222 <__ftoa_engine+0x10a>
    8232:	e1 0c       	add	r14, r1
    8234:	f1 1e       	adc	r15, r17
    8236:	43 1f       	adc	r20, r19
    8238:	56 1f       	adc	r21, r22
    823a:	c9 1f       	adc	r28, r25
    823c:	d0 1d       	adc	r29, r0
    823e:	7e f4       	brtc	.+30     	; 0x825e <__ftoa_engine+0x146>
    8240:	70 33       	cpi	r23, 0x30	; 48
    8242:	11 f4       	brne	.+4      	; 0x8248 <__ftoa_engine+0x130>
    8244:	8a 95       	dec	r24
    8246:	e6 cf       	rjmp	.-52     	; 0x8214 <__ftoa_engine+0xfc>
    8248:	e8 94       	clt
    824a:	01 50       	subi	r16, 0x01	; 1
    824c:	30 f0       	brcs	.+12     	; 0x825a <__ftoa_engine+0x142>
    824e:	08 0f       	add	r16, r24
    8250:	0a f4       	brpl	.+2      	; 0x8254 <__ftoa_engine+0x13c>
    8252:	00 27       	eor	r16, r16
    8254:	02 17       	cp	r16, r18
    8256:	08 f4       	brcc	.+2      	; 0x825a <__ftoa_engine+0x142>
    8258:	20 2f       	mov	r18, r16
    825a:	23 95       	inc	r18
    825c:	02 2f       	mov	r16, r18
    825e:	7a 33       	cpi	r23, 0x3A	; 58
    8260:	28 f0       	brcs	.+10     	; 0x826c <__ftoa_engine+0x154>
    8262:	79 e3       	ldi	r23, 0x39	; 57
    8264:	7d 93       	st	X+, r23
    8266:	2a 95       	dec	r18
    8268:	e9 f7       	brne	.-6      	; 0x8264 <__ftoa_engine+0x14c>
    826a:	10 c0       	rjmp	.+32     	; 0x828c <__ftoa_engine+0x174>
    826c:	7d 93       	st	X+, r23
    826e:	2a 95       	dec	r18
    8270:	89 f6       	brne	.-94     	; 0x8214 <__ftoa_engine+0xfc>
    8272:	06 94       	lsr	r0
    8274:	97 95       	ror	r25
    8276:	67 95       	ror	r22
    8278:	37 95       	ror	r19
    827a:	17 95       	ror	r17
    827c:	17 94       	ror	r1
    827e:	e1 18       	sub	r14, r1
    8280:	f1 0a       	sbc	r15, r17
    8282:	43 0b       	sbc	r20, r19
    8284:	56 0b       	sbc	r21, r22
    8286:	c9 0b       	sbc	r28, r25
    8288:	d0 09       	sbc	r29, r0
    828a:	98 f0       	brcs	.+38     	; 0x82b2 <__ftoa_engine+0x19a>
    828c:	23 95       	inc	r18
    828e:	7e 91       	ld	r23, -X
    8290:	73 95       	inc	r23
    8292:	7a 33       	cpi	r23, 0x3A	; 58
    8294:	08 f0       	brcs	.+2      	; 0x8298 <__ftoa_engine+0x180>
    8296:	70 e3       	ldi	r23, 0x30	; 48
    8298:	7c 93       	st	X, r23
    829a:	20 13       	cpse	r18, r16
    829c:	b8 f7       	brcc	.-18     	; 0x828c <__ftoa_engine+0x174>
    829e:	7e 91       	ld	r23, -X
    82a0:	70 61       	ori	r23, 0x10	; 16
    82a2:	7d 93       	st	X+, r23
    82a4:	30 f0       	brcs	.+12     	; 0x82b2 <__ftoa_engine+0x19a>
    82a6:	83 95       	inc	r24
    82a8:	71 e3       	ldi	r23, 0x31	; 49
    82aa:	7d 93       	st	X+, r23
    82ac:	70 e3       	ldi	r23, 0x30	; 48
    82ae:	2a 95       	dec	r18
    82b0:	e1 f7       	brne	.-8      	; 0x82aa <__ftoa_engine+0x192>
    82b2:	11 24       	eor	r1, r1
    82b4:	ef 90       	pop	r14
    82b6:	ff 90       	pop	r15
    82b8:	0f 91       	pop	r16
    82ba:	1f 91       	pop	r17
    82bc:	cf 91       	pop	r28
    82be:	df 91       	pop	r29
    82c0:	99 27       	eor	r25, r25
    82c2:	87 fd       	sbrc	r24, 7
    82c4:	90 95       	com	r25
    82c6:	08 95       	ret

000082c8 <strnlen_P>:
    82c8:	fc 01       	movw	r30, r24
    82ca:	05 90       	lpm	r0, Z+
    82cc:	61 50       	subi	r22, 0x01	; 1
    82ce:	70 40       	sbci	r23, 0x00	; 0
    82d0:	01 10       	cpse	r0, r1
    82d2:	d8 f7       	brcc	.-10     	; 0x82ca <strnlen_P+0x2>
    82d4:	80 95       	com	r24
    82d6:	90 95       	com	r25
    82d8:	8e 0f       	add	r24, r30
    82da:	9f 1f       	adc	r25, r31
    82dc:	08 95       	ret

000082de <strnlen>:
    82de:	fc 01       	movw	r30, r24
    82e0:	61 50       	subi	r22, 0x01	; 1
    82e2:	70 40       	sbci	r23, 0x00	; 0
    82e4:	01 90       	ld	r0, Z+
    82e6:	01 10       	cpse	r0, r1
    82e8:	d8 f7       	brcc	.-10     	; 0x82e0 <strnlen+0x2>
    82ea:	80 95       	com	r24
    82ec:	90 95       	com	r25
    82ee:	8e 0f       	add	r24, r30
    82f0:	9f 1f       	adc	r25, r31
    82f2:	08 95       	ret

000082f4 <fdevopen>:
    82f4:	0f 93       	push	r16
    82f6:	1f 93       	push	r17
    82f8:	cf 93       	push	r28
    82fa:	df 93       	push	r29
    82fc:	8c 01       	movw	r16, r24
    82fe:	eb 01       	movw	r28, r22
    8300:	00 97       	sbiw	r24, 0x00	; 0
    8302:	11 f4       	brne	.+4      	; 0x8308 <fdevopen+0x14>
    8304:	20 97       	sbiw	r28, 0x00	; 0
    8306:	c9 f1       	breq	.+114    	; 0x837a <fdevopen+0x86>
    8308:	81 e0       	ldi	r24, 0x01	; 1
    830a:	90 e0       	ldi	r25, 0x00	; 0
    830c:	6e e0       	ldi	r22, 0x0E	; 14
    830e:	70 e0       	ldi	r23, 0x00	; 0
    8310:	0e 94 1f 43 	call	0x863e	; 0x863e <calloc>
    8314:	fc 01       	movw	r30, r24
    8316:	9c 01       	movw	r18, r24
    8318:	00 97       	sbiw	r24, 0x00	; 0
    831a:	89 f1       	breq	.+98     	; 0x837e <fdevopen+0x8a>
    831c:	80 e8       	ldi	r24, 0x80	; 128
    831e:	83 83       	std	Z+3, r24	; 0x03
    8320:	20 97       	sbiw	r28, 0x00	; 0
    8322:	71 f0       	breq	.+28     	; 0x8340 <fdevopen+0x4c>
    8324:	d3 87       	std	Z+11, r29	; 0x0b
    8326:	c2 87       	std	Z+10, r28	; 0x0a
    8328:	81 e8       	ldi	r24, 0x81	; 129
    832a:	83 83       	std	Z+3, r24	; 0x03
    832c:	80 91 f1 06 	lds	r24, 0x06F1
    8330:	90 91 f2 06 	lds	r25, 0x06F2
    8334:	00 97       	sbiw	r24, 0x00	; 0
    8336:	21 f4       	brne	.+8      	; 0x8340 <fdevopen+0x4c>
    8338:	f0 93 f2 06 	sts	0x06F2, r31
    833c:	e0 93 f1 06 	sts	0x06F1, r30
    8340:	01 15       	cp	r16, r1
    8342:	11 05       	cpc	r17, r1
    8344:	e1 f0       	breq	.+56     	; 0x837e <fdevopen+0x8a>
    8346:	11 87       	std	Z+9, r17	; 0x09
    8348:	00 87       	std	Z+8, r16	; 0x08
    834a:	83 81       	ldd	r24, Z+3	; 0x03
    834c:	82 60       	ori	r24, 0x02	; 2
    834e:	83 83       	std	Z+3, r24	; 0x03
    8350:	80 91 f3 06 	lds	r24, 0x06F3
    8354:	90 91 f4 06 	lds	r25, 0x06F4
    8358:	00 97       	sbiw	r24, 0x00	; 0
    835a:	89 f4       	brne	.+34     	; 0x837e <fdevopen+0x8a>
    835c:	f0 93 f4 06 	sts	0x06F4, r31
    8360:	e0 93 f3 06 	sts	0x06F3, r30
    8364:	80 91 f5 06 	lds	r24, 0x06F5
    8368:	90 91 f6 06 	lds	r25, 0x06F6
    836c:	00 97       	sbiw	r24, 0x00	; 0
    836e:	39 f4       	brne	.+14     	; 0x837e <fdevopen+0x8a>
    8370:	f0 93 f6 06 	sts	0x06F6, r31
    8374:	e0 93 f5 06 	sts	0x06F5, r30
    8378:	02 c0       	rjmp	.+4      	; 0x837e <fdevopen+0x8a>
    837a:	20 e0       	ldi	r18, 0x00	; 0
    837c:	30 e0       	ldi	r19, 0x00	; 0
    837e:	c9 01       	movw	r24, r18
    8380:	df 91       	pop	r29
    8382:	cf 91       	pop	r28
    8384:	1f 91       	pop	r17
    8386:	0f 91       	pop	r16
    8388:	08 95       	ret

0000838a <fgetc>:
    838a:	cf 93       	push	r28
    838c:	df 93       	push	r29
    838e:	ec 01       	movw	r28, r24
    8390:	3b 81       	ldd	r19, Y+3	; 0x03
    8392:	30 ff       	sbrs	r19, 0
    8394:	36 c0       	rjmp	.+108    	; 0x8402 <fgetc+0x78>
    8396:	36 ff       	sbrs	r19, 6
    8398:	09 c0       	rjmp	.+18     	; 0x83ac <fgetc+0x22>
    839a:	3f 7b       	andi	r19, 0xBF	; 191
    839c:	3b 83       	std	Y+3, r19	; 0x03
    839e:	8e 81       	ldd	r24, Y+6	; 0x06
    83a0:	9f 81       	ldd	r25, Y+7	; 0x07
    83a2:	01 96       	adiw	r24, 0x01	; 1
    83a4:	9f 83       	std	Y+7, r25	; 0x07
    83a6:	8e 83       	std	Y+6, r24	; 0x06
    83a8:	2a 81       	ldd	r18, Y+2	; 0x02
    83aa:	29 c0       	rjmp	.+82     	; 0x83fe <fgetc+0x74>
    83ac:	32 ff       	sbrs	r19, 2
    83ae:	0f c0       	rjmp	.+30     	; 0x83ce <fgetc+0x44>
    83b0:	e8 81       	ld	r30, Y
    83b2:	f9 81       	ldd	r31, Y+1	; 0x01
    83b4:	80 81       	ld	r24, Z
    83b6:	99 27       	eor	r25, r25
    83b8:	87 fd       	sbrc	r24, 7
    83ba:	90 95       	com	r25
    83bc:	00 97       	sbiw	r24, 0x00	; 0
    83be:	19 f4       	brne	.+6      	; 0x83c6 <fgetc+0x3c>
    83c0:	30 62       	ori	r19, 0x20	; 32
    83c2:	3b 83       	std	Y+3, r19	; 0x03
    83c4:	1e c0       	rjmp	.+60     	; 0x8402 <fgetc+0x78>
    83c6:	31 96       	adiw	r30, 0x01	; 1
    83c8:	f9 83       	std	Y+1, r31	; 0x01
    83ca:	e8 83       	st	Y, r30
    83cc:	11 c0       	rjmp	.+34     	; 0x83f0 <fgetc+0x66>
    83ce:	ea 85       	ldd	r30, Y+10	; 0x0a
    83d0:	fb 85       	ldd	r31, Y+11	; 0x0b
    83d2:	ce 01       	movw	r24, r28
    83d4:	09 95       	icall
    83d6:	97 ff       	sbrs	r25, 7
    83d8:	0b c0       	rjmp	.+22     	; 0x83f0 <fgetc+0x66>
    83da:	2b 81       	ldd	r18, Y+3	; 0x03
    83dc:	3f ef       	ldi	r19, 0xFF	; 255
    83de:	8f 3f       	cpi	r24, 0xFF	; 255
    83e0:	93 07       	cpc	r25, r19
    83e2:	11 f4       	brne	.+4      	; 0x83e8 <fgetc+0x5e>
    83e4:	80 e1       	ldi	r24, 0x10	; 16
    83e6:	01 c0       	rjmp	.+2      	; 0x83ea <fgetc+0x60>
    83e8:	80 e2       	ldi	r24, 0x20	; 32
    83ea:	82 2b       	or	r24, r18
    83ec:	8b 83       	std	Y+3, r24	; 0x03
    83ee:	09 c0       	rjmp	.+18     	; 0x8402 <fgetc+0x78>
    83f0:	2e 81       	ldd	r18, Y+6	; 0x06
    83f2:	3f 81       	ldd	r19, Y+7	; 0x07
    83f4:	2f 5f       	subi	r18, 0xFF	; 255
    83f6:	3f 4f       	sbci	r19, 0xFF	; 255
    83f8:	3f 83       	std	Y+7, r19	; 0x07
    83fa:	2e 83       	std	Y+6, r18	; 0x06
    83fc:	28 2f       	mov	r18, r24
    83fe:	30 e0       	ldi	r19, 0x00	; 0
    8400:	02 c0       	rjmp	.+4      	; 0x8406 <fgetc+0x7c>
    8402:	2f ef       	ldi	r18, 0xFF	; 255
    8404:	3f ef       	ldi	r19, 0xFF	; 255
    8406:	c9 01       	movw	r24, r18
    8408:	df 91       	pop	r29
    840a:	cf 91       	pop	r28
    840c:	08 95       	ret

0000840e <fputc>:
    840e:	0f 93       	push	r16
    8410:	1f 93       	push	r17
    8412:	cf 93       	push	r28
    8414:	df 93       	push	r29
    8416:	8c 01       	movw	r16, r24
    8418:	eb 01       	movw	r28, r22
    841a:	8b 81       	ldd	r24, Y+3	; 0x03
    841c:	81 ff       	sbrs	r24, 1
    841e:	1b c0       	rjmp	.+54     	; 0x8456 <fputc+0x48>
    8420:	82 ff       	sbrs	r24, 2
    8422:	0d c0       	rjmp	.+26     	; 0x843e <fputc+0x30>
    8424:	2e 81       	ldd	r18, Y+6	; 0x06
    8426:	3f 81       	ldd	r19, Y+7	; 0x07
    8428:	8c 81       	ldd	r24, Y+4	; 0x04
    842a:	9d 81       	ldd	r25, Y+5	; 0x05
    842c:	28 17       	cp	r18, r24
    842e:	39 07       	cpc	r19, r25
    8430:	64 f4       	brge	.+24     	; 0x844a <fputc+0x3c>
    8432:	e8 81       	ld	r30, Y
    8434:	f9 81       	ldd	r31, Y+1	; 0x01
    8436:	01 93       	st	Z+, r16
    8438:	f9 83       	std	Y+1, r31	; 0x01
    843a:	e8 83       	st	Y, r30
    843c:	06 c0       	rjmp	.+12     	; 0x844a <fputc+0x3c>
    843e:	e8 85       	ldd	r30, Y+8	; 0x08
    8440:	f9 85       	ldd	r31, Y+9	; 0x09
    8442:	80 2f       	mov	r24, r16
    8444:	09 95       	icall
    8446:	00 97       	sbiw	r24, 0x00	; 0
    8448:	31 f4       	brne	.+12     	; 0x8456 <fputc+0x48>
    844a:	8e 81       	ldd	r24, Y+6	; 0x06
    844c:	9f 81       	ldd	r25, Y+7	; 0x07
    844e:	01 96       	adiw	r24, 0x01	; 1
    8450:	9f 83       	std	Y+7, r25	; 0x07
    8452:	8e 83       	std	Y+6, r24	; 0x06
    8454:	02 c0       	rjmp	.+4      	; 0x845a <fputc+0x4c>
    8456:	0f ef       	ldi	r16, 0xFF	; 255
    8458:	1f ef       	ldi	r17, 0xFF	; 255
    845a:	c8 01       	movw	r24, r16
    845c:	df 91       	pop	r29
    845e:	cf 91       	pop	r28
    8460:	1f 91       	pop	r17
    8462:	0f 91       	pop	r16
    8464:	08 95       	ret

00008466 <printf>:
    8466:	df 93       	push	r29
    8468:	cf 93       	push	r28
    846a:	cd b7       	in	r28, 0x3d	; 61
    846c:	de b7       	in	r29, 0x3e	; 62
    846e:	fe 01       	movw	r30, r28
    8470:	35 96       	adiw	r30, 0x05	; 5
    8472:	61 91       	ld	r22, Z+
    8474:	71 91       	ld	r23, Z+
    8476:	80 91 f3 06 	lds	r24, 0x06F3
    847a:	90 91 f4 06 	lds	r25, 0x06F4
    847e:	af 01       	movw	r20, r30
    8480:	0e 94 da 38 	call	0x71b4	; 0x71b4 <vfprintf>
    8484:	cf 91       	pop	r28
    8486:	df 91       	pop	r29
    8488:	08 95       	ret

0000848a <puts>:
    848a:	ef 92       	push	r14
    848c:	ff 92       	push	r15
    848e:	0f 93       	push	r16
    8490:	1f 93       	push	r17
    8492:	cf 93       	push	r28
    8494:	df 93       	push	r29
    8496:	8c 01       	movw	r16, r24
    8498:	e0 91 f3 06 	lds	r30, 0x06F3
    849c:	f0 91 f4 06 	lds	r31, 0x06F4
    84a0:	83 81       	ldd	r24, Z+3	; 0x03
    84a2:	81 ff       	sbrs	r24, 1
    84a4:	1f c0       	rjmp	.+62     	; 0x84e4 <puts+0x5a>
    84a6:	c0 e0       	ldi	r28, 0x00	; 0
    84a8:	d0 e0       	ldi	r29, 0x00	; 0
    84aa:	0a c0       	rjmp	.+20     	; 0x84c0 <puts+0x36>
    84ac:	db 01       	movw	r26, r22
    84ae:	18 96       	adiw	r26, 0x08	; 8
    84b0:	ed 91       	ld	r30, X+
    84b2:	fc 91       	ld	r31, X
    84b4:	19 97       	sbiw	r26, 0x09	; 9
    84b6:	09 95       	icall
    84b8:	00 97       	sbiw	r24, 0x00	; 0
    84ba:	11 f0       	breq	.+4      	; 0x84c0 <puts+0x36>
    84bc:	cf ef       	ldi	r28, 0xFF	; 255
    84be:	df ef       	ldi	r29, 0xFF	; 255
    84c0:	f8 01       	movw	r30, r16
    84c2:	81 91       	ld	r24, Z+
    84c4:	8f 01       	movw	r16, r30
    84c6:	60 91 f3 06 	lds	r22, 0x06F3
    84ca:	70 91 f4 06 	lds	r23, 0x06F4
    84ce:	88 23       	and	r24, r24
    84d0:	69 f7       	brne	.-38     	; 0x84ac <puts+0x22>
    84d2:	db 01       	movw	r26, r22
    84d4:	18 96       	adiw	r26, 0x08	; 8
    84d6:	ed 91       	ld	r30, X+
    84d8:	fc 91       	ld	r31, X
    84da:	19 97       	sbiw	r26, 0x09	; 9
    84dc:	8a e0       	ldi	r24, 0x0A	; 10
    84de:	09 95       	icall
    84e0:	00 97       	sbiw	r24, 0x00	; 0
    84e2:	11 f0       	breq	.+4      	; 0x84e8 <puts+0x5e>
    84e4:	cf ef       	ldi	r28, 0xFF	; 255
    84e6:	df ef       	ldi	r29, 0xFF	; 255
    84e8:	ce 01       	movw	r24, r28
    84ea:	df 91       	pop	r29
    84ec:	cf 91       	pop	r28
    84ee:	1f 91       	pop	r17
    84f0:	0f 91       	pop	r16
    84f2:	ff 90       	pop	r15
    84f4:	ef 90       	pop	r14
    84f6:	08 95       	ret

000084f8 <sprintf>:
    84f8:	0f 93       	push	r16
    84fa:	1f 93       	push	r17
    84fc:	df 93       	push	r29
    84fe:	cf 93       	push	r28
    8500:	cd b7       	in	r28, 0x3d	; 61
    8502:	de b7       	in	r29, 0x3e	; 62
    8504:	2e 97       	sbiw	r28, 0x0e	; 14
    8506:	0f b6       	in	r0, 0x3f	; 63
    8508:	f8 94       	cli
    850a:	de bf       	out	0x3e, r29	; 62
    850c:	0f be       	out	0x3f, r0	; 63
    850e:	cd bf       	out	0x3d, r28	; 61
    8510:	0d 89       	ldd	r16, Y+21	; 0x15
    8512:	1e 89       	ldd	r17, Y+22	; 0x16
    8514:	86 e0       	ldi	r24, 0x06	; 6
    8516:	8c 83       	std	Y+4, r24	; 0x04
    8518:	1a 83       	std	Y+2, r17	; 0x02
    851a:	09 83       	std	Y+1, r16	; 0x01
    851c:	8f ef       	ldi	r24, 0xFF	; 255
    851e:	9f e7       	ldi	r25, 0x7F	; 127
    8520:	9e 83       	std	Y+6, r25	; 0x06
    8522:	8d 83       	std	Y+5, r24	; 0x05
    8524:	9e 01       	movw	r18, r28
    8526:	27 5e       	subi	r18, 0xE7	; 231
    8528:	3f 4f       	sbci	r19, 0xFF	; 255
    852a:	ce 01       	movw	r24, r28
    852c:	01 96       	adiw	r24, 0x01	; 1
    852e:	6f 89       	ldd	r22, Y+23	; 0x17
    8530:	78 8d       	ldd	r23, Y+24	; 0x18
    8532:	a9 01       	movw	r20, r18
    8534:	0e 94 da 38 	call	0x71b4	; 0x71b4 <vfprintf>
    8538:	ef 81       	ldd	r30, Y+7	; 0x07
    853a:	f8 85       	ldd	r31, Y+8	; 0x08
    853c:	e0 0f       	add	r30, r16
    853e:	f1 1f       	adc	r31, r17
    8540:	10 82       	st	Z, r1
    8542:	2e 96       	adiw	r28, 0x0e	; 14
    8544:	0f b6       	in	r0, 0x3f	; 63
    8546:	f8 94       	cli
    8548:	de bf       	out	0x3e, r29	; 62
    854a:	0f be       	out	0x3f, r0	; 63
    854c:	cd bf       	out	0x3d, r28	; 61
    854e:	cf 91       	pop	r28
    8550:	df 91       	pop	r29
    8552:	1f 91       	pop	r17
    8554:	0f 91       	pop	r16
    8556:	08 95       	ret

00008558 <__ultoa_invert>:
    8558:	fa 01       	movw	r30, r20
    855a:	aa 27       	eor	r26, r26
    855c:	28 30       	cpi	r18, 0x08	; 8
    855e:	51 f1       	breq	.+84     	; 0x85b4 <__ultoa_invert+0x5c>
    8560:	20 31       	cpi	r18, 0x10	; 16
    8562:	81 f1       	breq	.+96     	; 0x85c4 <__ultoa_invert+0x6c>
    8564:	e8 94       	clt
    8566:	6f 93       	push	r22
    8568:	6e 7f       	andi	r22, 0xFE	; 254
    856a:	6e 5f       	subi	r22, 0xFE	; 254
    856c:	7f 4f       	sbci	r23, 0xFF	; 255
    856e:	8f 4f       	sbci	r24, 0xFF	; 255
    8570:	9f 4f       	sbci	r25, 0xFF	; 255
    8572:	af 4f       	sbci	r26, 0xFF	; 255
    8574:	b1 e0       	ldi	r27, 0x01	; 1
    8576:	3e d0       	rcall	.+124    	; 0x85f4 <__ultoa_invert+0x9c>
    8578:	b4 e0       	ldi	r27, 0x04	; 4
    857a:	3c d0       	rcall	.+120    	; 0x85f4 <__ultoa_invert+0x9c>
    857c:	67 0f       	add	r22, r23
    857e:	78 1f       	adc	r23, r24
    8580:	89 1f       	adc	r24, r25
    8582:	9a 1f       	adc	r25, r26
    8584:	a1 1d       	adc	r26, r1
    8586:	68 0f       	add	r22, r24
    8588:	79 1f       	adc	r23, r25
    858a:	8a 1f       	adc	r24, r26
    858c:	91 1d       	adc	r25, r1
    858e:	a1 1d       	adc	r26, r1
    8590:	6a 0f       	add	r22, r26
    8592:	71 1d       	adc	r23, r1
    8594:	81 1d       	adc	r24, r1
    8596:	91 1d       	adc	r25, r1
    8598:	a1 1d       	adc	r26, r1
    859a:	20 d0       	rcall	.+64     	; 0x85dc <__ultoa_invert+0x84>
    859c:	09 f4       	brne	.+2      	; 0x85a0 <__ultoa_invert+0x48>
    859e:	68 94       	set
    85a0:	3f 91       	pop	r19
    85a2:	2a e0       	ldi	r18, 0x0A	; 10
    85a4:	26 9f       	mul	r18, r22
    85a6:	11 24       	eor	r1, r1
    85a8:	30 19       	sub	r19, r0
    85aa:	30 5d       	subi	r19, 0xD0	; 208
    85ac:	31 93       	st	Z+, r19
    85ae:	de f6       	brtc	.-74     	; 0x8566 <__ultoa_invert+0xe>
    85b0:	cf 01       	movw	r24, r30
    85b2:	08 95       	ret
    85b4:	46 2f       	mov	r20, r22
    85b6:	47 70       	andi	r20, 0x07	; 7
    85b8:	40 5d       	subi	r20, 0xD0	; 208
    85ba:	41 93       	st	Z+, r20
    85bc:	b3 e0       	ldi	r27, 0x03	; 3
    85be:	0f d0       	rcall	.+30     	; 0x85de <__ultoa_invert+0x86>
    85c0:	c9 f7       	brne	.-14     	; 0x85b4 <__ultoa_invert+0x5c>
    85c2:	f6 cf       	rjmp	.-20     	; 0x85b0 <__ultoa_invert+0x58>
    85c4:	46 2f       	mov	r20, r22
    85c6:	4f 70       	andi	r20, 0x0F	; 15
    85c8:	40 5d       	subi	r20, 0xD0	; 208
    85ca:	4a 33       	cpi	r20, 0x3A	; 58
    85cc:	18 f0       	brcs	.+6      	; 0x85d4 <__ultoa_invert+0x7c>
    85ce:	49 5d       	subi	r20, 0xD9	; 217
    85d0:	31 fd       	sbrc	r19, 1
    85d2:	40 52       	subi	r20, 0x20	; 32
    85d4:	41 93       	st	Z+, r20
    85d6:	02 d0       	rcall	.+4      	; 0x85dc <__ultoa_invert+0x84>
    85d8:	a9 f7       	brne	.-22     	; 0x85c4 <__ultoa_invert+0x6c>
    85da:	ea cf       	rjmp	.-44     	; 0x85b0 <__ultoa_invert+0x58>
    85dc:	b4 e0       	ldi	r27, 0x04	; 4
    85de:	a6 95       	lsr	r26
    85e0:	97 95       	ror	r25
    85e2:	87 95       	ror	r24
    85e4:	77 95       	ror	r23
    85e6:	67 95       	ror	r22
    85e8:	ba 95       	dec	r27
    85ea:	c9 f7       	brne	.-14     	; 0x85de <__ultoa_invert+0x86>
    85ec:	00 97       	sbiw	r24, 0x00	; 0
    85ee:	61 05       	cpc	r22, r1
    85f0:	71 05       	cpc	r23, r1
    85f2:	08 95       	ret
    85f4:	9b 01       	movw	r18, r22
    85f6:	ac 01       	movw	r20, r24
    85f8:	0a 2e       	mov	r0, r26
    85fa:	06 94       	lsr	r0
    85fc:	57 95       	ror	r21
    85fe:	47 95       	ror	r20
    8600:	37 95       	ror	r19
    8602:	27 95       	ror	r18
    8604:	ba 95       	dec	r27
    8606:	c9 f7       	brne	.-14     	; 0x85fa <__ultoa_invert+0xa2>
    8608:	62 0f       	add	r22, r18
    860a:	73 1f       	adc	r23, r19
    860c:	84 1f       	adc	r24, r20
    860e:	95 1f       	adc	r25, r21
    8610:	a0 1d       	adc	r26, r0
    8612:	08 95       	ret

00008614 <__eerd_byte_m128>:
    8614:	e1 99       	sbic	0x1c, 1	; 28
    8616:	fe cf       	rjmp	.-4      	; 0x8614 <__eerd_byte_m128>
    8618:	9f bb       	out	0x1f, r25	; 31
    861a:	8e bb       	out	0x1e, r24	; 30
    861c:	e0 9a       	sbi	0x1c, 0	; 28
    861e:	99 27       	eor	r25, r25
    8620:	8d b3       	in	r24, 0x1d	; 29
    8622:	08 95       	ret

00008624 <__eewr_byte_m128>:
    8624:	26 2f       	mov	r18, r22

00008626 <__eewr_r18_m128>:
    8626:	e1 99       	sbic	0x1c, 1	; 28
    8628:	fe cf       	rjmp	.-4      	; 0x8626 <__eewr_r18_m128>
    862a:	9f bb       	out	0x1f, r25	; 31
    862c:	8e bb       	out	0x1e, r24	; 30
    862e:	2d bb       	out	0x1d, r18	; 29
    8630:	0f b6       	in	r0, 0x3f	; 63
    8632:	f8 94       	cli
    8634:	e2 9a       	sbi	0x1c, 2	; 28
    8636:	e1 9a       	sbi	0x1c, 1	; 28
    8638:	0f be       	out	0x3f, r0	; 63
    863a:	01 96       	adiw	r24, 0x01	; 1
    863c:	08 95       	ret

0000863e <calloc>:
    863e:	ef 92       	push	r14
    8640:	ff 92       	push	r15
    8642:	0f 93       	push	r16
    8644:	1f 93       	push	r17
    8646:	cf 93       	push	r28
    8648:	df 93       	push	r29
    864a:	68 9f       	mul	r22, r24
    864c:	80 01       	movw	r16, r0
    864e:	69 9f       	mul	r22, r25
    8650:	10 0d       	add	r17, r0
    8652:	78 9f       	mul	r23, r24
    8654:	10 0d       	add	r17, r0
    8656:	11 24       	eor	r1, r1
    8658:	c8 01       	movw	r24, r16
    865a:	0e 94 44 43 	call	0x8688	; 0x8688 <malloc>
    865e:	e8 2e       	mov	r14, r24
    8660:	e7 01       	movw	r28, r14
    8662:	7e 01       	movw	r14, r28
    8664:	f9 2e       	mov	r15, r25
    8666:	e7 01       	movw	r28, r14
    8668:	20 97       	sbiw	r28, 0x00	; 0
    866a:	31 f0       	breq	.+12     	; 0x8678 <calloc+0x3a>
    866c:	8e 2d       	mov	r24, r14
    866e:	60 e0       	ldi	r22, 0x00	; 0
    8670:	70 e0       	ldi	r23, 0x00	; 0
    8672:	a8 01       	movw	r20, r16
    8674:	0e 94 77 44 	call	0x88ee	; 0x88ee <memset>
    8678:	ce 01       	movw	r24, r28
    867a:	df 91       	pop	r29
    867c:	cf 91       	pop	r28
    867e:	1f 91       	pop	r17
    8680:	0f 91       	pop	r16
    8682:	ff 90       	pop	r15
    8684:	ef 90       	pop	r14
    8686:	08 95       	ret

00008688 <malloc>:
    8688:	cf 93       	push	r28
    868a:	df 93       	push	r29
    868c:	82 30       	cpi	r24, 0x02	; 2
    868e:	91 05       	cpc	r25, r1
    8690:	10 f4       	brcc	.+4      	; 0x8696 <malloc+0xe>
    8692:	82 e0       	ldi	r24, 0x02	; 2
    8694:	90 e0       	ldi	r25, 0x00	; 0
    8696:	e0 91 f9 06 	lds	r30, 0x06F9
    869a:	f0 91 fa 06 	lds	r31, 0x06FA
    869e:	40 e0       	ldi	r20, 0x00	; 0
    86a0:	50 e0       	ldi	r21, 0x00	; 0
    86a2:	20 e0       	ldi	r18, 0x00	; 0
    86a4:	30 e0       	ldi	r19, 0x00	; 0
    86a6:	26 c0       	rjmp	.+76     	; 0x86f4 <malloc+0x6c>
    86a8:	60 81       	ld	r22, Z
    86aa:	71 81       	ldd	r23, Z+1	; 0x01
    86ac:	68 17       	cp	r22, r24
    86ae:	79 07       	cpc	r23, r25
    86b0:	e0 f0       	brcs	.+56     	; 0x86ea <malloc+0x62>
    86b2:	68 17       	cp	r22, r24
    86b4:	79 07       	cpc	r23, r25
    86b6:	81 f4       	brne	.+32     	; 0x86d8 <malloc+0x50>
    86b8:	82 81       	ldd	r24, Z+2	; 0x02
    86ba:	93 81       	ldd	r25, Z+3	; 0x03
    86bc:	21 15       	cp	r18, r1
    86be:	31 05       	cpc	r19, r1
    86c0:	31 f0       	breq	.+12     	; 0x86ce <malloc+0x46>
    86c2:	d9 01       	movw	r26, r18
    86c4:	13 96       	adiw	r26, 0x03	; 3
    86c6:	9c 93       	st	X, r25
    86c8:	8e 93       	st	-X, r24
    86ca:	12 97       	sbiw	r26, 0x02	; 2
    86cc:	2b c0       	rjmp	.+86     	; 0x8724 <malloc+0x9c>
    86ce:	90 93 fa 06 	sts	0x06FA, r25
    86d2:	80 93 f9 06 	sts	0x06F9, r24
    86d6:	26 c0       	rjmp	.+76     	; 0x8724 <malloc+0x9c>
    86d8:	41 15       	cp	r20, r1
    86da:	51 05       	cpc	r21, r1
    86dc:	19 f0       	breq	.+6      	; 0x86e4 <malloc+0x5c>
    86de:	64 17       	cp	r22, r20
    86e0:	75 07       	cpc	r23, r21
    86e2:	18 f4       	brcc	.+6      	; 0x86ea <malloc+0x62>
    86e4:	ab 01       	movw	r20, r22
    86e6:	e9 01       	movw	r28, r18
    86e8:	df 01       	movw	r26, r30
    86ea:	9f 01       	movw	r18, r30
    86ec:	72 81       	ldd	r23, Z+2	; 0x02
    86ee:	63 81       	ldd	r22, Z+3	; 0x03
    86f0:	e7 2f       	mov	r30, r23
    86f2:	f6 2f       	mov	r31, r22
    86f4:	30 97       	sbiw	r30, 0x00	; 0
    86f6:	c1 f6       	brne	.-80     	; 0x86a8 <malloc+0x20>
    86f8:	41 15       	cp	r20, r1
    86fa:	51 05       	cpc	r21, r1
    86fc:	01 f1       	breq	.+64     	; 0x873e <malloc+0xb6>
    86fe:	48 1b       	sub	r20, r24
    8700:	59 0b       	sbc	r21, r25
    8702:	44 30       	cpi	r20, 0x04	; 4
    8704:	51 05       	cpc	r21, r1
    8706:	80 f4       	brcc	.+32     	; 0x8728 <malloc+0xa0>
    8708:	12 96       	adiw	r26, 0x02	; 2
    870a:	8d 91       	ld	r24, X+
    870c:	9c 91       	ld	r25, X
    870e:	13 97       	sbiw	r26, 0x03	; 3
    8710:	20 97       	sbiw	r28, 0x00	; 0
    8712:	19 f0       	breq	.+6      	; 0x871a <malloc+0x92>
    8714:	9b 83       	std	Y+3, r25	; 0x03
    8716:	8a 83       	std	Y+2, r24	; 0x02
    8718:	04 c0       	rjmp	.+8      	; 0x8722 <malloc+0x9a>
    871a:	90 93 fa 06 	sts	0x06FA, r25
    871e:	80 93 f9 06 	sts	0x06F9, r24
    8722:	fd 01       	movw	r30, r26
    8724:	32 96       	adiw	r30, 0x02	; 2
    8726:	46 c0       	rjmp	.+140    	; 0x87b4 <malloc+0x12c>
    8728:	fd 01       	movw	r30, r26
    872a:	e4 0f       	add	r30, r20
    872c:	f5 1f       	adc	r31, r21
    872e:	81 93       	st	Z+, r24
    8730:	91 93       	st	Z+, r25
    8732:	42 50       	subi	r20, 0x02	; 2
    8734:	50 40       	sbci	r21, 0x00	; 0
    8736:	11 96       	adiw	r26, 0x01	; 1
    8738:	5c 93       	st	X, r21
    873a:	4e 93       	st	-X, r20
    873c:	3b c0       	rjmp	.+118    	; 0x87b4 <malloc+0x12c>
    873e:	20 91 f7 06 	lds	r18, 0x06F7
    8742:	30 91 f8 06 	lds	r19, 0x06F8
    8746:	21 15       	cp	r18, r1
    8748:	31 05       	cpc	r19, r1
    874a:	41 f4       	brne	.+16     	; 0x875c <malloc+0xd4>
    874c:	20 91 71 03 	lds	r18, 0x0371
    8750:	30 91 72 03 	lds	r19, 0x0372
    8754:	30 93 f8 06 	sts	0x06F8, r19
    8758:	20 93 f7 06 	sts	0x06F7, r18
    875c:	20 91 73 03 	lds	r18, 0x0373
    8760:	30 91 74 03 	lds	r19, 0x0374
    8764:	21 15       	cp	r18, r1
    8766:	31 05       	cpc	r19, r1
    8768:	41 f4       	brne	.+16     	; 0x877a <malloc+0xf2>
    876a:	2d b7       	in	r18, 0x3d	; 61
    876c:	3e b7       	in	r19, 0x3e	; 62
    876e:	40 91 6f 03 	lds	r20, 0x036F
    8772:	50 91 70 03 	lds	r21, 0x0370
    8776:	24 1b       	sub	r18, r20
    8778:	35 0b       	sbc	r19, r21
    877a:	e0 91 f7 06 	lds	r30, 0x06F7
    877e:	f0 91 f8 06 	lds	r31, 0x06F8
    8782:	e2 17       	cp	r30, r18
    8784:	f3 07       	cpc	r31, r19
    8786:	a0 f4       	brcc	.+40     	; 0x87b0 <malloc+0x128>
    8788:	2e 1b       	sub	r18, r30
    878a:	3f 0b       	sbc	r19, r31
    878c:	28 17       	cp	r18, r24
    878e:	39 07       	cpc	r19, r25
    8790:	78 f0       	brcs	.+30     	; 0x87b0 <malloc+0x128>
    8792:	ac 01       	movw	r20, r24
    8794:	4e 5f       	subi	r20, 0xFE	; 254
    8796:	5f 4f       	sbci	r21, 0xFF	; 255
    8798:	24 17       	cp	r18, r20
    879a:	35 07       	cpc	r19, r21
    879c:	48 f0       	brcs	.+18     	; 0x87b0 <malloc+0x128>
    879e:	4e 0f       	add	r20, r30
    87a0:	5f 1f       	adc	r21, r31
    87a2:	50 93 f8 06 	sts	0x06F8, r21
    87a6:	40 93 f7 06 	sts	0x06F7, r20
    87aa:	81 93       	st	Z+, r24
    87ac:	91 93       	st	Z+, r25
    87ae:	02 c0       	rjmp	.+4      	; 0x87b4 <malloc+0x12c>
    87b0:	e0 e0       	ldi	r30, 0x00	; 0
    87b2:	f0 e0       	ldi	r31, 0x00	; 0
    87b4:	cf 01       	movw	r24, r30
    87b6:	df 91       	pop	r29
    87b8:	cf 91       	pop	r28
    87ba:	08 95       	ret

000087bc <free>:
    87bc:	cf 93       	push	r28
    87be:	df 93       	push	r29
    87c0:	00 97       	sbiw	r24, 0x00	; 0
    87c2:	09 f4       	brne	.+2      	; 0x87c6 <free+0xa>
    87c4:	91 c0       	rjmp	.+290    	; 0x88e8 <free+0x12c>
    87c6:	fc 01       	movw	r30, r24
    87c8:	32 97       	sbiw	r30, 0x02	; 2
    87ca:	13 82       	std	Z+3, r1	; 0x03
    87cc:	12 82       	std	Z+2, r1	; 0x02
    87ce:	60 91 f9 06 	lds	r22, 0x06F9
    87d2:	70 91 fa 06 	lds	r23, 0x06FA
    87d6:	61 15       	cp	r22, r1
    87d8:	71 05       	cpc	r23, r1
    87da:	81 f4       	brne	.+32     	; 0x87fc <free+0x40>
    87dc:	20 81       	ld	r18, Z
    87de:	31 81       	ldd	r19, Z+1	; 0x01
    87e0:	28 0f       	add	r18, r24
    87e2:	39 1f       	adc	r19, r25
    87e4:	80 91 f7 06 	lds	r24, 0x06F7
    87e8:	90 91 f8 06 	lds	r25, 0x06F8
    87ec:	82 17       	cp	r24, r18
    87ee:	93 07       	cpc	r25, r19
    87f0:	99 f5       	brne	.+102    	; 0x8858 <free+0x9c>
    87f2:	f0 93 f8 06 	sts	0x06F8, r31
    87f6:	e0 93 f7 06 	sts	0x06F7, r30
    87fa:	76 c0       	rjmp	.+236    	; 0x88e8 <free+0x12c>
    87fc:	db 01       	movw	r26, r22
    87fe:	80 e0       	ldi	r24, 0x00	; 0
    8800:	90 e0       	ldi	r25, 0x00	; 0
    8802:	02 c0       	rjmp	.+4      	; 0x8808 <free+0x4c>
    8804:	cd 01       	movw	r24, r26
    8806:	d9 01       	movw	r26, r18
    8808:	ae 17       	cp	r26, r30
    880a:	bf 07       	cpc	r27, r31
    880c:	48 f4       	brcc	.+18     	; 0x8820 <free+0x64>
    880e:	12 96       	adiw	r26, 0x02	; 2
    8810:	2d 91       	ld	r18, X+
    8812:	3c 91       	ld	r19, X
    8814:	13 97       	sbiw	r26, 0x03	; 3
    8816:	21 15       	cp	r18, r1
    8818:	31 05       	cpc	r19, r1
    881a:	a1 f7       	brne	.-24     	; 0x8804 <free+0x48>
    881c:	cd 01       	movw	r24, r26
    881e:	21 c0       	rjmp	.+66     	; 0x8862 <free+0xa6>
    8820:	b3 83       	std	Z+3, r27	; 0x03
    8822:	a2 83       	std	Z+2, r26	; 0x02
    8824:	ef 01       	movw	r28, r30
    8826:	49 91       	ld	r20, Y+
    8828:	59 91       	ld	r21, Y+
    882a:	9e 01       	movw	r18, r28
    882c:	24 0f       	add	r18, r20
    882e:	35 1f       	adc	r19, r21
    8830:	a2 17       	cp	r26, r18
    8832:	b3 07       	cpc	r27, r19
    8834:	79 f4       	brne	.+30     	; 0x8854 <free+0x98>
    8836:	2d 91       	ld	r18, X+
    8838:	3c 91       	ld	r19, X
    883a:	11 97       	sbiw	r26, 0x01	; 1
    883c:	24 0f       	add	r18, r20
    883e:	35 1f       	adc	r19, r21
    8840:	2e 5f       	subi	r18, 0xFE	; 254
    8842:	3f 4f       	sbci	r19, 0xFF	; 255
    8844:	31 83       	std	Z+1, r19	; 0x01
    8846:	20 83       	st	Z, r18
    8848:	12 96       	adiw	r26, 0x02	; 2
    884a:	2d 91       	ld	r18, X+
    884c:	3c 91       	ld	r19, X
    884e:	13 97       	sbiw	r26, 0x03	; 3
    8850:	33 83       	std	Z+3, r19	; 0x03
    8852:	22 83       	std	Z+2, r18	; 0x02
    8854:	00 97       	sbiw	r24, 0x00	; 0
    8856:	29 f4       	brne	.+10     	; 0x8862 <free+0xa6>
    8858:	f0 93 fa 06 	sts	0x06FA, r31
    885c:	e0 93 f9 06 	sts	0x06F9, r30
    8860:	43 c0       	rjmp	.+134    	; 0x88e8 <free+0x12c>
    8862:	dc 01       	movw	r26, r24
    8864:	13 96       	adiw	r26, 0x03	; 3
    8866:	fc 93       	st	X, r31
    8868:	ee 93       	st	-X, r30
    886a:	12 97       	sbiw	r26, 0x02	; 2
    886c:	4d 91       	ld	r20, X+
    886e:	5d 91       	ld	r21, X+
    8870:	a4 0f       	add	r26, r20
    8872:	b5 1f       	adc	r27, r21
    8874:	ea 17       	cp	r30, r26
    8876:	fb 07       	cpc	r31, r27
    8878:	69 f4       	brne	.+26     	; 0x8894 <free+0xd8>
    887a:	20 81       	ld	r18, Z
    887c:	31 81       	ldd	r19, Z+1	; 0x01
    887e:	24 0f       	add	r18, r20
    8880:	35 1f       	adc	r19, r21
    8882:	2e 5f       	subi	r18, 0xFE	; 254
    8884:	3f 4f       	sbci	r19, 0xFF	; 255
    8886:	ec 01       	movw	r28, r24
    8888:	39 83       	std	Y+1, r19	; 0x01
    888a:	28 83       	st	Y, r18
    888c:	22 81       	ldd	r18, Z+2	; 0x02
    888e:	33 81       	ldd	r19, Z+3	; 0x03
    8890:	3b 83       	std	Y+3, r19	; 0x03
    8892:	2a 83       	std	Y+2, r18	; 0x02
    8894:	e0 e0       	ldi	r30, 0x00	; 0
    8896:	f0 e0       	ldi	r31, 0x00	; 0
    8898:	02 c0       	rjmp	.+4      	; 0x889e <free+0xe2>
    889a:	fb 01       	movw	r30, r22
    889c:	bc 01       	movw	r22, r24
    889e:	db 01       	movw	r26, r22
    88a0:	12 96       	adiw	r26, 0x02	; 2
    88a2:	8d 91       	ld	r24, X+
    88a4:	9c 91       	ld	r25, X
    88a6:	13 97       	sbiw	r26, 0x03	; 3
    88a8:	00 97       	sbiw	r24, 0x00	; 0
    88aa:	b9 f7       	brne	.-18     	; 0x889a <free+0xde>
    88ac:	9b 01       	movw	r18, r22
    88ae:	2e 5f       	subi	r18, 0xFE	; 254
    88b0:	3f 4f       	sbci	r19, 0xFF	; 255
    88b2:	8d 91       	ld	r24, X+
    88b4:	9c 91       	ld	r25, X
    88b6:	11 97       	sbiw	r26, 0x01	; 1
    88b8:	82 0f       	add	r24, r18
    88ba:	93 1f       	adc	r25, r19
    88bc:	40 91 f7 06 	lds	r20, 0x06F7
    88c0:	50 91 f8 06 	lds	r21, 0x06F8
    88c4:	48 17       	cp	r20, r24
    88c6:	59 07       	cpc	r21, r25
    88c8:	79 f4       	brne	.+30     	; 0x88e8 <free+0x12c>
    88ca:	30 97       	sbiw	r30, 0x00	; 0
    88cc:	29 f4       	brne	.+10     	; 0x88d8 <free+0x11c>
    88ce:	10 92 fa 06 	sts	0x06FA, r1
    88d2:	10 92 f9 06 	sts	0x06F9, r1
    88d6:	02 c0       	rjmp	.+4      	; 0x88dc <free+0x120>
    88d8:	13 82       	std	Z+3, r1	; 0x03
    88da:	12 82       	std	Z+2, r1	; 0x02
    88dc:	22 50       	subi	r18, 0x02	; 2
    88de:	30 40       	sbci	r19, 0x00	; 0
    88e0:	30 93 f8 06 	sts	0x06F8, r19
    88e4:	20 93 f7 06 	sts	0x06F7, r18
    88e8:	df 91       	pop	r29
    88ea:	cf 91       	pop	r28
    88ec:	08 95       	ret

000088ee <memset>:
    88ee:	dc 01       	movw	r26, r24
    88f0:	01 c0       	rjmp	.+2      	; 0x88f4 <memset+0x6>
    88f2:	6d 93       	st	X+, r22
    88f4:	41 50       	subi	r20, 0x01	; 1
    88f6:	50 40       	sbci	r21, 0x00	; 0
    88f8:	e0 f7       	brcc	.-8      	; 0x88f2 <memset+0x4>
    88fa:	08 95       	ret

000088fc <_exit>:
    88fc:	f8 94       	cli

000088fe <__stop_program>:
    88fe:	ff cf       	rjmp	.-2      	; 0x88fe <__stop_program>
