/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.02
Build    : 0.9.31
Hash     : a2d4f5a
Date     : Feb  3 2024
Type     : Engineering
Log Time   : Sat Feb  3 11:27:57 2024 GMT

INFO: Created design: rams_sp_wf_rst_en_1024x16. Project type: rtl
INFO: Target device: 1GVTC
INFO: Device version: v1.6.232
INFO: Adding VERILOG_2001 /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/rams_sp_wf_rst_1024x16/EDA-2471/wf_with_enable-PASS/results_dir/.././rtl/rams_sp_wf_rst_en_1024x16.v
INFO: ANL: ##################################################
INFO: ANL: Analysis for design: rams_sp_wf_rst_en_1024x16
INFO: ANL: ##################################################
INFO: ANL: Analyze command: /nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/yosys -s /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/rams_sp_wf_rst_1024x16/EDA-2471/wf_with_enable-PASS/results_dir/rams_sp_wf_rst_en_1024x16/run_1/synth_1_1/analysis/rams_sp_wf_rst_en_1024x16_analyzer.cmd
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/yosys -s /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/rams_sp_wf_rst_1024x16/EDA-2471/wf_with_enable-PASS/results_dir/rams_sp_wf_rst_en_1024x16/run_1/synth_1_1/analysis/rams_sp_wf_rst_en_1024x16_analyzer.cmd

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.18+10 (git sha1 b6be8bb62, gcc 11.2.1 -fPIC -Os)


-- Executing script file `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/rams_sp_wf_rst_1024x16/EDA-2471/wf_with_enable-PASS/results_dir/rams_sp_wf_rst_en_1024x16/run_1/synth_1_1/analysis/rams_sp_wf_rst_en_1024x16_analyzer.cmd' --

1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v' to AST representation.
Generating RTLIL representation for module `\BOOT_CLOCK'.
Generating RTLIL representation for module `\CARRY'.
Generating RTLIL representation for module `\CARRY_CHAIN'.
Generating RTLIL representation for module `\CLK_BUF'.
Generating RTLIL representation for module `\DFFNRE'.
Generating RTLIL representation for module `\DFFRE'.
Generating RTLIL representation for module `\DSP19X2'.
Generating RTLIL representation for module `\DSP38'.
Generating RTLIL representation for module `\FIFO18KX2'.
Generating RTLIL representation for module `\FIFO36K'.
Generating RTLIL representation for module `\I_BUF'.
Generating RTLIL representation for module `\I_BUF_DS'.
Generating RTLIL representation for module `\I_DDR'.
Generating RTLIL representation for module `\I_DELAY'.
Generating RTLIL representation for module `\I_SERDES'.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\LUT5'.
Generating RTLIL representation for module `\LUT6'.
Generating RTLIL representation for module `\O_BUF'.
Generating RTLIL representation for module `\O_BUFT'.
Generating RTLIL representation for module `\O_BUFT_DS'.
Generating RTLIL representation for module `\O_BUF_DS'.
Generating RTLIL representation for module `\O_DDR'.
Generating RTLIL representation for module `\O_DELAY'.
Generating RTLIL representation for module `\O_SERDES'.
Generating RTLIL representation for module `\O_SERDES_CLK'.
Generating RTLIL representation for module `\PLL'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_M'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_S'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M0'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M1'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_DMA'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_IRQ'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_JTAG'.
Generating RTLIL representation for module `\SOC_FPGA_TEMPERATURE'.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\TDP_RAM36K'.
Generating RTLIL representation for module `\LATCH'.
Generating RTLIL representation for module `\LATCHN'.
Generating RTLIL representation for module `\LATCHR'.
Generating RTLIL representation for module `\LATCHS'.
Generating RTLIL representation for module `\LATCHNR'.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\RS_DSP'.
Generating RTLIL representation for module `\RS_DSP_MULT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_TDP36K'.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/rams_sp_wf_rst_1024x16/EDA-2471/wf_with_enable-PASS/results_dir/.././rtl/rams_sp_wf_rst_en_1024x16.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/rams_sp_wf_rst_1024x16/EDA-2471/wf_with_enable-PASS/results_dir/.././rtl/rams_sp_wf_rst_en_1024x16.v' to AST representation.
Generating RTLIL representation for module `\rams_sp_wf_rst_en_1024x16'.
Successfully finished Verilog frontend.

-- Running command `hierarchy -top rams_sp_wf_rst_en_1024x16' --

3. Executing HIERARCHY pass (managing design hierarchy).

3.1. Analyzing design hierarchy..
Top module:  \rams_sp_wf_rst_en_1024x16

3.2. Analyzing design hierarchy..
Top module:  \rams_sp_wf_rst_en_1024x16
Removed 0 unused modules.

Dumping file hier_info.json ...
Dumping file port_info.json ...

End of script. Logfile hash: 9f536dac11, CPU: user 0.03s system 0.01s, MEM: 15.39 MB peak
Yosys 0.18+10 (git sha1 b6be8bb62, gcc 11.2.1 -fPIC -Os)
Time spent: 95% 4x read_verilog (0 sec), 4% 1x analyze (0 sec), ...
INFO: ANL: Design rams_sp_wf_rst_en_1024x16 is analyzed
INFO: ANL: Top Modules: rams_sp_wf_rst_en_1024x16

INFO: SYN: ##################################################
INFO: SYN: Synthesis for design: rams_sp_wf_rst_en_1024x16
INFO: SYN: ##################################################
INFO: SYN: RS Synthesis
INFO: SYN: Synthesis command: /nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/yosys -s rams_sp_wf_rst_en_1024x16.ys -l rams_sp_wf_rst_en_1024x16_synth.log
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/yosys -s rams_sp_wf_rst_en_1024x16.ys -l rams_sp_wf_rst_en_1024x16_synth.log

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.18+10 (git sha1 b6be8bb62, gcc 11.2.1 -fPIC -Os)


-- Executing script file `rams_sp_wf_rst_en_1024x16.ys' --

1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v' to AST representation.
Generating RTLIL representation for module `\BOOT_CLOCK'.
Generating RTLIL representation for module `\CARRY'.
Generating RTLIL representation for module `\CARRY_CHAIN'.
Generating RTLIL representation for module `\CLK_BUF'.
Generating RTLIL representation for module `\DFFNRE'.
Generating RTLIL representation for module `\DFFRE'.
Generating RTLIL representation for module `\DSP19X2'.
Generating RTLIL representation for module `\DSP38'.
Generating RTLIL representation for module `\FIFO18KX2'.
Generating RTLIL representation for module `\FIFO36K'.
Generating RTLIL representation for module `\I_BUF'.
Generating RTLIL representation for module `\I_BUF_DS'.
Generating RTLIL representation for module `\I_DDR'.
Generating RTLIL representation for module `\I_DELAY'.
Generating RTLIL representation for module `\I_SERDES'.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\LUT5'.
Generating RTLIL representation for module `\LUT6'.
Generating RTLIL representation for module `\O_BUF'.
Generating RTLIL representation for module `\O_BUFT'.
Generating RTLIL representation for module `\O_BUFT_DS'.
Generating RTLIL representation for module `\O_BUF_DS'.
Generating RTLIL representation for module `\O_DDR'.
Generating RTLIL representation for module `\O_DELAY'.
Generating RTLIL representation for module `\O_SERDES'.
Generating RTLIL representation for module `\O_SERDES_CLK'.
Generating RTLIL representation for module `\PLL'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_M'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_S'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M0'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M1'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_DMA'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_IRQ'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_JTAG'.
Generating RTLIL representation for module `\SOC_FPGA_TEMPERATURE'.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\TDP_RAM36K'.
Generating RTLIL representation for module `\LATCH'.
Generating RTLIL representation for module `\LATCHN'.
Generating RTLIL representation for module `\LATCHR'.
Generating RTLIL representation for module `\LATCHS'.
Generating RTLIL representation for module `\LATCHNR'.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\RS_DSP'.
Generating RTLIL representation for module `\RS_DSP_MULT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_TDP36K'.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/rams_sp_wf_rst_1024x16/EDA-2471/wf_with_enable-PASS/results_dir/.././rtl/rams_sp_wf_rst_en_1024x16.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/rams_sp_wf_rst_1024x16/EDA-2471/wf_with_enable-PASS/results_dir/.././rtl/rams_sp_wf_rst_en_1024x16.v' to AST representation.
Generating RTLIL representation for module `\rams_sp_wf_rst_en_1024x16'.
Successfully finished Verilog frontend.

3. Executing HIERARCHY pass (managing design hierarchy).

3.1. Analyzing design hierarchy..
Top module:  \rams_sp_wf_rst_en_1024x16

3.2. Analyzing design hierarchy..
Top module:  \rams_sp_wf_rst_en_1024x16
Removed 0 unused modules.

4. Executing synth_rs pass: v0.4.218

4.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/common/cells_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/common/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\inv'.
Generating RTLIL representation for module `\buff'.
Generating RTLIL representation for module `\logic_0'.
Generating RTLIL representation for module `\logic_1'.
Generating RTLIL representation for module `\gclkbuff'.
Successfully finished Verilog frontend.

4.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v' to AST representation.
Replacing existing blackbox module `\CARRY' at /nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v:10.1-19.10.
Generating RTLIL representation for module `\CARRY'.
Successfully finished Verilog frontend.

4.3. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v' to AST representation.
Replacing existing blackbox module `\LATCH' at /nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:20.1-34.10.
Generating RTLIL representation for module `\LATCH'.
Replacing existing blackbox module `\LATCHN' at /nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:48.1-62.10.
Generating RTLIL representation for module `\LATCHN'.
Replacing existing blackbox module `\LATCHR' at /nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:81.1-97.10.
Generating RTLIL representation for module `\LATCHR'.
Replacing existing blackbox module `\LATCHS' at /nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:115.1-131.10.
Generating RTLIL representation for module `\LATCHS'.
Replacing existing blackbox module `\LATCHNR' at /nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:150.1-166.10.
Generating RTLIL representation for module `\LATCHNR'.
Replacing existing blackbox module `\LATCHNS' at /nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:184.1-200.10.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\LATCHSRE'.
Generating RTLIL representation for module `\LATCHNSRE'.
Successfully finished Verilog frontend.

4.4. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v' to AST representation.
Replacing existing blackbox module `\DFFRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v:11.1-25.10.
Generating RTLIL representation for module `\DFFRE'.
Successfully finished Verilog frontend.

4.5. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v' to AST representation.
Replacing existing blackbox module `\DFFNRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v:11.1-25.10.
Generating RTLIL representation for module `\DFFNRE'.
Successfully finished Verilog frontend.

4.6. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v' to AST representation.
Replacing existing blackbox module `\LUT1' at /nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v:10.1-20.10.
Generating RTLIL representation for module `\LUT1'.
Successfully finished Verilog frontend.

4.7. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v' to AST representation.
Replacing existing blackbox module `\LUT2' at /nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v:10.1-20.10.
Generating RTLIL representation for module `\LUT2'.
Successfully finished Verilog frontend.

4.8. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v' to AST representation.
Replacing existing blackbox module `\LUT3' at /nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v:10.1-20.10.
Generating RTLIL representation for module `\LUT3'.
Successfully finished Verilog frontend.

4.9. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v' to AST representation.
Replacing existing blackbox module `\LUT4' at /nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v:11.1-21.10.
Generating RTLIL representation for module `\LUT4'.
Successfully finished Verilog frontend.

4.10. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v' to AST representation.
Replacing existing blackbox module `\LUT5' at /nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v:10.1-20.10.
Generating RTLIL representation for module `\LUT5'.
Successfully finished Verilog frontend.

4.11. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v' to AST representation.
Replacing existing blackbox module `\LUT6' at /nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v:10.1-20.10.
Generating RTLIL representation for module `\LUT6'.
Successfully finished Verilog frontend.

4.12. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v' to AST representation.
Replacing existing blackbox module `\CLK_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v:10.1-17.10.
Generating RTLIL representation for module `\CLK_BUF'.
Successfully finished Verilog frontend.

4.13. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v' to AST representation.
Replacing existing blackbox module `\O_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v:10.1-22.10.
Generating RTLIL representation for module `\O_BUF'.
Successfully finished Verilog frontend.

4.14. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v' to AST representation.
Replacing existing blackbox module `\DSP38' at /nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v:10.1-324.10.
Generating RTLIL representation for module `\DSP38'.
/nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v:0: Warning: System task `$display' outside initial block is unsupported.
Successfully finished Verilog frontend.

4.15. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v' to AST representation.
Replacing existing blackbox module `\TDP_RAM36K' at /nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:2.1-29.10.
Generating RTLIL representation for module `\TDP_RAM36K'.
Replacing existing blackbox module `\TDP_RAM18KX2' at /nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:33.1-84.10.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\RS_DSP3'.
Replacing existing blackbox module `\DSP19X2' at /nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:116.1-149.10.
Generating RTLIL representation for module `\DSP19X2'.
Successfully finished Verilog frontend.

4.16. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v' to AST representation.
Generating RTLIL representation for module `\TDP_BRAM18'.
Replacing existing blackbox module `\BRAM2x18_TDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:112.1-540.10.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Replacing existing blackbox module `\BRAM2x18_SDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:542.1-951.10.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Replacing existing blackbox module `\_$_mem_v2_asymmetric' at /nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:953.1-1356.10.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

4.17. Executing HIERARCHY pass (managing design hierarchy).

4.17.1. Analyzing design hierarchy..
Top module:  \rams_sp_wf_rst_en_1024x16

4.17.2. Analyzing design hierarchy..
Top module:  \rams_sp_wf_rst_en_1024x16
Removed 0 unused modules.

4.18. Executing PROC pass (convert processes to netlists).

4.18.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4.18.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 3 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/rams_sp_wf_rst_1024x16/EDA-2471/wf_with_enable-PASS/results_dir/.././rtl/rams_sp_wf_rst_en_1024x16.v:14$2 in module rams_sp_wf_rst_en_1024x16.
Removed a total of 0 dead cases.

4.18.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 3 assignments to connections.

4.18.4. Executing PROC_INIT pass (extract init attributes).

4.18.5. Executing PROC_ARST pass (detect async resets in processes).

4.18.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~3 debug messages>

4.18.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\rams_sp_wf_rst_en_1024x16.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/rams_sp_wf_rst_1024x16/EDA-2471/wf_with_enable-PASS/results_dir/.././rtl/rams_sp_wf_rst_en_1024x16.v:14$2'.
     1/10: $3$memwr$\RAM$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/rams_sp_wf_rst_1024x16/EDA-2471/wf_with_enable-PASS/results_dir/.././rtl/rams_sp_wf_rst_en_1024x16.v:21$1_EN[15:0]$14
     2/10: $3$memwr$\RAM$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/rams_sp_wf_rst_1024x16/EDA-2471/wf_with_enable-PASS/results_dir/.././rtl/rams_sp_wf_rst_en_1024x16.v:21$1_DATA[15:0]$13
     3/10: $3$memwr$\RAM$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/rams_sp_wf_rst_1024x16/EDA-2471/wf_with_enable-PASS/results_dir/.././rtl/rams_sp_wf_rst_en_1024x16.v:21$1_ADDR[9:0]$12
     4/10: $2$memwr$\RAM$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/rams_sp_wf_rst_1024x16/EDA-2471/wf_with_enable-PASS/results_dir/.././rtl/rams_sp_wf_rst_en_1024x16.v:21$1_EN[15:0]$11
     5/10: $2$memwr$\RAM$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/rams_sp_wf_rst_1024x16/EDA-2471/wf_with_enable-PASS/results_dir/.././rtl/rams_sp_wf_rst_en_1024x16.v:21$1_DATA[15:0]$10
     6/10: $2$memwr$\RAM$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/rams_sp_wf_rst_1024x16/EDA-2471/wf_with_enable-PASS/results_dir/.././rtl/rams_sp_wf_rst_en_1024x16.v:21$1_ADDR[9:0]$9
     7/10: $1$memwr$\RAM$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/rams_sp_wf_rst_1024x16/EDA-2471/wf_with_enable-PASS/results_dir/.././rtl/rams_sp_wf_rst_en_1024x16.v:21$1_EN[15:0]$8
     8/10: $1$memwr$\RAM$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/rams_sp_wf_rst_1024x16/EDA-2471/wf_with_enable-PASS/results_dir/.././rtl/rams_sp_wf_rst_en_1024x16.v:21$1_DATA[15:0]$7
     9/10: $1$memwr$\RAM$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/rams_sp_wf_rst_1024x16/EDA-2471/wf_with_enable-PASS/results_dir/.././rtl/rams_sp_wf_rst_en_1024x16.v:21$1_ADDR[9:0]$6
    10/10: $0\dout[15:0]

4.18.8. Executing PROC_DLATCH pass (convert process syncs to latches).

4.18.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\rams_sp_wf_rst_en_1024x16.\dout' using process `\rams_sp_wf_rst_en_1024x16.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/rams_sp_wf_rst_1024x16/EDA-2471/wf_with_enable-PASS/results_dir/.././rtl/rams_sp_wf_rst_en_1024x16.v:14$2'.
  created $dff cell `$procdff$79' with positive edge clock.
Creating register for signal `\rams_sp_wf_rst_en_1024x16.$memwr$\RAM$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/rams_sp_wf_rst_1024x16/EDA-2471/wf_with_enable-PASS/results_dir/.././rtl/rams_sp_wf_rst_en_1024x16.v:21$1_ADDR' using process `\rams_sp_wf_rst_en_1024x16.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/rams_sp_wf_rst_1024x16/EDA-2471/wf_with_enable-PASS/results_dir/.././rtl/rams_sp_wf_rst_en_1024x16.v:14$2'.
  created $dff cell `$procdff$80' with positive edge clock.
Creating register for signal `\rams_sp_wf_rst_en_1024x16.$memwr$\RAM$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/rams_sp_wf_rst_1024x16/EDA-2471/wf_with_enable-PASS/results_dir/.././rtl/rams_sp_wf_rst_en_1024x16.v:21$1_DATA' using process `\rams_sp_wf_rst_en_1024x16.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/rams_sp_wf_rst_1024x16/EDA-2471/wf_with_enable-PASS/results_dir/.././rtl/rams_sp_wf_rst_en_1024x16.v:14$2'.
  created $dff cell `$procdff$81' with positive edge clock.
Creating register for signal `\rams_sp_wf_rst_en_1024x16.$memwr$\RAM$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/rams_sp_wf_rst_1024x16/EDA-2471/wf_with_enable-PASS/results_dir/.././rtl/rams_sp_wf_rst_en_1024x16.v:21$1_EN' using process `\rams_sp_wf_rst_en_1024x16.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/rams_sp_wf_rst_1024x16/EDA-2471/wf_with_enable-PASS/results_dir/.././rtl/rams_sp_wf_rst_en_1024x16.v:14$2'.
  created $dff cell `$procdff$82' with positive edge clock.

4.18.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

4.18.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 3 empty switches in `\rams_sp_wf_rst_en_1024x16.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/rams_sp_wf_rst_1024x16/EDA-2471/wf_with_enable-PASS/results_dir/.././rtl/rams_sp_wf_rst_en_1024x16.v:14$2'.
Removing empty process `rams_sp_wf_rst_en_1024x16.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/rams_sp_wf_rst_1024x16/EDA-2471/wf_with_enable-PASS/results_dir/.././rtl/rams_sp_wf_rst_en_1024x16.v:14$2'.
Cleaned up 3 empty switches.

4.18.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_wf_rst_en_1024x16.

4.19. Executing DEMUXMAP pass.

4.20. Executing FLATTEN pass (flatten design).

4.21. Executing DEMUXMAP pass.

4.22. Executing TRIBUF pass.

4.23. Executing TRIBUF pass.

4.24. Executing DEMINOUT pass (demote inout ports to input or output).

4.25. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_wf_rst_en_1024x16.

4.26. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rams_sp_wf_rst_en_1024x16..
Removed 3 unused cells and 37 unused wires.
<suppressed ~4 debug messages>

4.27. Executing CHECK pass (checking for obvious problems).
Checking module rams_sp_wf_rst_en_1024x16...
Found and reported 0 problems.

4.28. Printing statistics.

=== rams_sp_wf_rst_en_1024x16 ===

   Number of wires:                 29
   Number of wire bits:            362
   Number of public wires:           7
   Number of public wire bits:      46
   Number of memories:               1
   Number of memory bits:        16384
   Number of processes:              0
   Number of cells:                 24
     $dff                            1
     $memrd_v2                       1
     $memwr_v2                       1
     $mux                           21

4.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_wf_rst_en_1024x16.

4.30. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rams_sp_wf_rst_en_1024x16'.
Removed a total of 0 cells.

4.31. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rams_sp_wf_rst_en_1024x16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$21.
    dead port 2/2 on $mux $procmux$23.
    dead port 1/2 on $mux $procmux$30.
    dead port 2/2 on $mux $procmux$32.
    dead port 1/2 on $mux $procmux$39.
    dead port 2/2 on $mux $procmux$41.
    dead port 2/2 on $mux $procmux$47.
    dead port 2/2 on $mux $procmux$53.
    dead port 2/2 on $mux $procmux$59.
Removed 9 multiplexer ports.
<suppressed ~4 debug messages>

4.32. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rams_sp_wf_rst_en_1024x16.
    Consolidated identical input bits for $mux cell $procmux$18:
      Old ports: A=16'0000000000000000, B=16'1111111111111111, Y=$procmux$18_Y
      New ports: A=1'0, B=1'1, Y=$procmux$18_Y [0]
      New connections: $procmux$18_Y [15:1] = { $procmux$18_Y [0] $procmux$18_Y [0] $procmux$18_Y [0] $procmux$18_Y [0] $procmux$18_Y [0] $procmux$18_Y [0] $procmux$18_Y [0] $procmux$18_Y [0] $procmux$18_Y [0] $procmux$18_Y [0] $procmux$18_Y [0] $procmux$18_Y [0] $procmux$18_Y [0] $procmux$18_Y [0] $procmux$18_Y [0] }
  Optimizing cells in module \rams_sp_wf_rst_en_1024x16.
    Consolidated identical input bits for $mux cell $procmux$45:
      Old ports: A=$3$memwr$\RAM$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/rams_sp_wf_rst_1024x16/EDA-2471/wf_with_enable-PASS/results_dir/.././rtl/rams_sp_wf_rst_en_1024x16.v:21$1_EN[15:0]$14, B=16'0000000000000000, Y=$procmux$45_Y
      New ports: A=$procmux$18_Y [0], B=1'0, Y=$procmux$45_Y [0]
      New connections: $procmux$45_Y [15:1] = { $procmux$45_Y [0] $procmux$45_Y [0] $procmux$45_Y [0] $procmux$45_Y [0] $procmux$45_Y [0] $procmux$45_Y [0] $procmux$45_Y [0] $procmux$45_Y [0] $procmux$45_Y [0] $procmux$45_Y [0] $procmux$45_Y [0] $procmux$45_Y [0] $procmux$45_Y [0] $procmux$45_Y [0] $procmux$45_Y [0] }
  Optimizing cells in module \rams_sp_wf_rst_en_1024x16.
    Consolidated identical input bits for $mux cell $procmux$62:
      Old ports: A=16'0000000000000000, B=$2$memwr$\RAM$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/rams_sp_wf_rst_1024x16/EDA-2471/wf_with_enable-PASS/results_dir/.././rtl/rams_sp_wf_rst_en_1024x16.v:21$1_EN[15:0]$11, Y=$0$memwr$\RAM$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/rams_sp_wf_rst_1024x16/EDA-2471/wf_with_enable-PASS/results_dir/.././rtl/rams_sp_wf_rst_en_1024x16.v:21$1_EN[15:0]$5
      New ports: A=1'0, B=$procmux$45_Y [0], Y=$0$memwr$\RAM$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/rams_sp_wf_rst_1024x16/EDA-2471/wf_with_enable-PASS/results_dir/.././rtl/rams_sp_wf_rst_en_1024x16.v:21$1_EN[15:0]$5 [0]
      New connections: $0$memwr$\RAM$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/rams_sp_wf_rst_1024x16/EDA-2471/wf_with_enable-PASS/results_dir/.././rtl/rams_sp_wf_rst_en_1024x16.v:21$1_EN[15:0]$5 [15:1] = { $0$memwr$\RAM$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/rams_sp_wf_rst_1024x16/EDA-2471/wf_with_enable-PASS/results_dir/.././rtl/rams_sp_wf_rst_en_1024x16.v:21$1_EN[15:0]$5 [0] $0$memwr$\RAM$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/rams_sp_wf_rst_1024x16/EDA-2471/wf_with_enable-PASS/results_dir/.././rtl/rams_sp_wf_rst_en_1024x16.v:21$1_EN[15:0]$5 [0] $0$memwr$\RAM$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/rams_sp_wf_rst_1024x16/EDA-2471/wf_with_enable-PASS/results_dir/.././rtl/rams_sp_wf_rst_en_1024x16.v:21$1_EN[15:0]$5 [0] $0$memwr$\RAM$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/rams_sp_wf_rst_1024x16/EDA-2471/wf_with_enable-PASS/results_dir/.././rtl/rams_sp_wf_rst_en_1024x16.v:21$1_EN[15:0]$5 [0] $0$memwr$\RAM$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/rams_sp_wf_rst_1024x16/EDA-2471/wf_with_enable-PASS/results_dir/.././rtl/rams_sp_wf_rst_en_1024x16.v:21$1_EN[15:0]$5 [0] $0$memwr$\RAM$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/rams_sp_wf_rst_1024x16/EDA-2471/wf_with_enable-PASS/results_dir/.././rtl/rams_sp_wf_rst_en_1024x16.v:21$1_EN[15:0]$5 [0] $0$memwr$\RAM$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/rams_sp_wf_rst_1024x16/EDA-2471/wf_with_enable-PASS/results_dir/.././rtl/rams_sp_wf_rst_en_1024x16.v:21$1_EN[15:0]$5 [0] $0$memwr$\RAM$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/rams_sp_wf_rst_1024x16/EDA-2471/wf_with_enable-PASS/results_dir/.././rtl/rams_sp_wf_rst_en_1024x16.v:21$1_EN[15:0]$5 [0] $0$memwr$\RAM$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/rams_sp_wf_rst_1024x16/EDA-2471/wf_with_enable-PASS/results_dir/.././rtl/rams_sp_wf_rst_en_1024x16.v:21$1_EN[15:0]$5 [0] $0$memwr$\RAM$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/rams_sp_wf_rst_1024x16/EDA-2471/wf_with_enable-PASS/results_dir/.././rtl/rams_sp_wf_rst_en_1024x16.v:21$1_EN[15:0]$5 [0] $0$memwr$\RAM$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/rams_sp_wf_rst_1024x16/EDA-2471/wf_with_enable-PASS/results_dir/.././rtl/rams_sp_wf_rst_en_1024x16.v:21$1_EN[15:0]$5 [0] $0$memwr$\RAM$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/rams_sp_wf_rst_1024x16/EDA-2471/wf_with_enable-PASS/results_dir/.././rtl/rams_sp_wf_rst_en_1024x16.v:21$1_EN[15:0]$5 [0] $0$memwr$\RAM$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/rams_sp_wf_rst_1024x16/EDA-2471/wf_with_enable-PASS/results_dir/.././rtl/rams_sp_wf_rst_en_1024x16.v:21$1_EN[15:0]$5 [0] $0$memwr$\RAM$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/rams_sp_wf_rst_1024x16/EDA-2471/wf_with_enable-PASS/results_dir/.././rtl/rams_sp_wf_rst_en_1024x16.v:21$1_EN[15:0]$5 [0] $0$memwr$\RAM$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/rams_sp_wf_rst_1024x16/EDA-2471/wf_with_enable-PASS/results_dir/.././rtl/rams_sp_wf_rst_en_1024x16.v:21$1_EN[15:0]$5 [0] }
  Optimizing cells in module \rams_sp_wf_rst_en_1024x16.
Performed a total of 3 changes.

4.33. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rams_sp_wf_rst_en_1024x16'.
Removed a total of 0 cells.

4.34. Executing OPT_SHARE pass.

4.35. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1, #solve=0, #remove=0, time=0.00 sec.]

4.36. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rams_sp_wf_rst_en_1024x16..
Removed 0 unused cells and 9 unused wires.
<suppressed ~1 debug messages>

4.37. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_wf_rst_en_1024x16.

4.38. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rams_sp_wf_rst_en_1024x16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

4.39. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rams_sp_wf_rst_en_1024x16.
Performed a total of 0 changes.

4.40. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rams_sp_wf_rst_en_1024x16'.
Removed a total of 0 cells.

4.41. Executing OPT_SHARE pass.

4.42. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1, #solve=0, #remove=0, time=0.00 sec.]

4.43. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rams_sp_wf_rst_en_1024x16..

4.44. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_wf_rst_en_1024x16.

RUN-OPT ITERATIONS DONE : 2

4.45. Executing FSM pass (extract and optimize FSM).

4.45.1. Executing FSM_DETECT pass (finding FSMs in design).

4.45.2. Executing FSM_EXTRACT pass (extracting FSM from design).

4.45.3. Executing FSM_OPT pass (simple optimizations of FSMs).

4.45.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rams_sp_wf_rst_en_1024x16..

4.45.5. Executing FSM_OPT pass (simple optimizations of FSMs).

4.45.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

4.45.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

4.45.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

4.46. Executing WREDUCE pass (reducing word size of cells).

4.47. Executing PEEPOPT pass (run peephole optimizers).

4.48. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rams_sp_wf_rst_en_1024x16..

4.49. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_wf_rst_en_1024x16.

4.50. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rams_sp_wf_rst_en_1024x16'.
Removed a total of 0 cells.

4.51. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rams_sp_wf_rst_en_1024x16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

4.52. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rams_sp_wf_rst_en_1024x16.
Performed a total of 0 changes.

4.53. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rams_sp_wf_rst_en_1024x16'.
Removed a total of 0 cells.

4.54. Executing OPT_SHARE pass.

4.55. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $procdff$79 ($dff) from module rams_sp_wf_rst_en_1024x16 (D = $procmux$75_Y, Q = \dout).
Adding SRST signal on $auto$ff.cc:294:slice$84 ($dffe) from module rams_sp_wf_rst_en_1024x16 (D = $procmux$72_Y, Q = \dout, rval = 16'0000000000000000).
[#visit=1, #solve=0, #remove=0, time=0.00 sec.]

4.56. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rams_sp_wf_rst_en_1024x16..
Removed 2 unused cells and 2 unused wires.
<suppressed ~3 debug messages>

4.57. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_wf_rst_en_1024x16.

4.58. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rams_sp_wf_rst_en_1024x16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

4.59. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rams_sp_wf_rst_en_1024x16.
Performed a total of 0 changes.

4.60. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rams_sp_wf_rst_en_1024x16'.
Removed a total of 0 cells.

4.61. Executing OPT_SHARE pass.

4.62. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1, #solve=0, #remove=0, time=0.00 sec.]

4.63. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rams_sp_wf_rst_en_1024x16..

4.64. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_wf_rst_en_1024x16.

RUN-OPT ITERATIONS DONE : 2

4.65. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_wf_rst_en_1024x16.

4.66. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rams_sp_wf_rst_en_1024x16'.
Removed a total of 0 cells.

4.67. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rams_sp_wf_rst_en_1024x16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

4.68. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rams_sp_wf_rst_en_1024x16.
Performed a total of 0 changes.

4.69. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rams_sp_wf_rst_en_1024x16'.
Removed a total of 0 cells.

4.70. Executing OPT_SHARE pass.

4.71. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1, #solve=0, #remove=0, time=0.00 sec.]

4.72. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rams_sp_wf_rst_en_1024x16..

4.73. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_wf_rst_en_1024x16.

RUN-OPT ITERATIONS DONE : 1

4.74. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_wf_rst_en_1024x16.

4.75. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rams_sp_wf_rst_en_1024x16'.
Removed a total of 0 cells.

4.76. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rams_sp_wf_rst_en_1024x16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

4.77. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rams_sp_wf_rst_en_1024x16.
Performed a total of 0 changes.

4.78. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rams_sp_wf_rst_en_1024x16'.
Removed a total of 0 cells.

4.79. Executing OPT_SHARE pass.

4.80. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1, #solve=0, #remove=0, time=0.00 sec.]

4.81. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1, #solve=16, #remove=0, time=0.01 sec.]

4.82. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rams_sp_wf_rst_en_1024x16..

4.83. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_wf_rst_en_1024x16.

RUN-OPT ITERATIONS DONE : 1

4.84. Executing WREDUCE pass (reducing word size of cells).

4.85. Executing PEEPOPT pass (run peephole optimizers).

4.86. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rams_sp_wf_rst_en_1024x16..

4.87. Executing DEMUXMAP pass.

4.88. Printing statistics.

=== rams_sp_wf_rst_en_1024x16 ===

   Number of wires:                 18
   Number of wire bits:            204
   Number of public wires:           7
   Number of public wire bits:      46
   Number of memories:               1
   Number of memory bits:        16384
   Number of processes:              0
   Number of cells:                 13
     $memrd_v2                       1
     $memwr_v2                       1
     $mux                           10
     $sdffce                         1

4.89. Executing RS_DSP_MULTADD pass.

4.90. Executing WREDUCE pass (reducing word size of cells).

4.91. Executing RS_DSP_MACC pass.

4.92. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rams_sp_wf_rst_en_1024x16..

4.93. Executing TECHMAP pass (map to technology primitives).

4.93.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

4.93.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.94. Printing statistics.

=== rams_sp_wf_rst_en_1024x16 ===

   Number of wires:                 18
   Number of wire bits:            204
   Number of public wires:           7
   Number of public wire bits:      46
   Number of memories:               1
   Number of memory bits:        16384
   Number of processes:              0
   Number of cells:                 13
     $memrd_v2                       1
     $memwr_v2                       1
     $mux                           10
     $sdffce                         1

4.95. Executing TECHMAP pass (map to technology primitives).

4.95.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v' to AST representation.
Generating RTLIL representation for module `\$__RS_MUL20X18'.
Generating RTLIL representation for module `\$__RS_MUL10X9'.
Successfully finished Verilog frontend.

4.95.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.96. Executing TECHMAP pass (map to technology primitives).

4.96.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v' to AST representation.
Generating RTLIL representation for module `\dsp_t1_20x18x64_cfg_ports'.
Generating RTLIL representation for module `\dsp_t1_10x9x32_cfg_params'.
Successfully finished Verilog frontend.

4.96.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.97. Executing rs_pack_dsp_regs pass.

4.98. Executing RS_DSP_IO_REGS pass.

4.99. Printing statistics.

=== rams_sp_wf_rst_en_1024x16 ===

   Number of wires:                 18
   Number of wire bits:            204
   Number of public wires:           7
   Number of public wire bits:      46
   Number of memories:               1
   Number of memory bits:        16384
   Number of processes:              0
   Number of cells:                 13
     $memrd_v2                       1
     $memwr_v2                       1
     $mux                           10
     $sdffce                         1

4.100. Executing TECHMAP pass (map to technology primitives).

4.100.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp38_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp38_map.v' to AST representation.
Generating RTLIL representation for module `\RS_DSP_MULTACC'.
Generating RTLIL representation for module `\RS_DSP_MULT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN_REGOUT'.
Successfully finished Verilog frontend.

4.100.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~14 debug messages>

4.101. Printing statistics.

=== rams_sp_wf_rst_en_1024x16 ===

   Number of wires:                 18
   Number of wire bits:            204
   Number of public wires:           7
   Number of public wire bits:      46
   Number of memories:               1
   Number of memory bits:        16384
   Number of processes:              0
   Number of cells:                 13
     $memrd_v2                       1
     $memwr_v2                       1
     $mux                           10
     $sdffce                         1

4.102. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module rams_sp_wf_rst_en_1024x16:
  created 0 $alu and 0 $macc cells.

4.103. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_wf_rst_en_1024x16.

4.104. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rams_sp_wf_rst_en_1024x16'.
Removed a total of 0 cells.

4.105. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rams_sp_wf_rst_en_1024x16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

4.106. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rams_sp_wf_rst_en_1024x16.
Performed a total of 0 changes.

4.107. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rams_sp_wf_rst_en_1024x16'.
Removed a total of 0 cells.

4.108. Executing OPT_SHARE pass.

4.109. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1, #solve=0, #remove=0, time=0.00 sec.]

4.110. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rams_sp_wf_rst_en_1024x16..

4.111. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_wf_rst_en_1024x16.

RUN-OPT ITERATIONS DONE : 1

4.112. Printing statistics.

=== rams_sp_wf_rst_en_1024x16 ===

   Number of wires:                 18
   Number of wire bits:            204
   Number of public wires:           7
   Number of public wire bits:      46
   Number of memories:               1
   Number of memory bits:        16384
   Number of processes:              0
   Number of cells:                 13
     $memrd_v2                       1
     $memwr_v2                       1
     $mux                           10
     $sdffce                         1

4.113. Executing MEMORY pass.

4.113.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

4.113.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

4.113.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).
  Analyzing rams_sp_wf_rst_en_1024x16.RAM write port 0.

4.113.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

4.113.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `\RAM'[0] in module `\rams_sp_wf_rst_en_1024x16': merging output FF to cell.
    Write port 0: transparent.

4.113.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rams_sp_wf_rst_en_1024x16..
Removed 1 unused cells and 1130 unused wires.
<suppressed ~2 debug messages>

4.113.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

4.113.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

4.113.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rams_sp_wf_rst_en_1024x16..

4.113.10. Executing MEMORY_COLLECT pass (generating $mem cells).

4.114. Printing statistics.

=== rams_sp_wf_rst_en_1024x16 ===

   Number of wires:                 24
   Number of wire bits:            255
   Number of public wires:           7
   Number of public wire bits:      46
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 18
     $dff                            5
     $mem_v2                         1
     $mux                           12

4.115. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converted 0 (p)mux cells into 0 pmux cells.
<suppressed ~12 debug messages>

4.116. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rams_sp_wf_rst_en_1024x16..

4.117. Executing MEMORY_LIBMAP pass (mapping memories to cells).

4.118. Executing MEMORY_LIBMAP pass (mapping memories to cells).
mapping memory rams_sp_wf_rst_en_1024x16.RAM via $__RS_FACTOR_BRAM18_SDP
<suppressed ~171 debug messages>

4.119. Executing Rs_BRAM_Split pass.

4.120. Executing TECHMAP pass (map to technology primitives).

4.120.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v' to AST representation.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM36_TDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM18_TDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM18_SDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM36_SDP'.
Successfully finished Verilog frontend.

4.120.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~30 debug messages>

4.121. Executing TECHMAP pass (map to technology primitives).

4.121.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v' to AST representation.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Successfully finished Verilog frontend.

4.121.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~32 debug messages>

4.122. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).

4.123. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_wf_rst_en_1024x16.
<suppressed ~1 debug messages>

4.124. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rams_sp_wf_rst_en_1024x16'.
Removed a total of 0 cells.

4.125. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rams_sp_wf_rst_en_1024x16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$36.
    dead port 2/2 on $mux $procmux$36.
    dead port 1/2 on $mux $procmux$57.
    dead port 2/2 on $mux $procmux$57.
    dead port 1/2 on $mux $procmux$68.
    dead port 2/2 on $mux $procmux$68.
Removed 6 multiplexer ports.
<suppressed ~3 debug messages>

4.126. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rams_sp_wf_rst_en_1024x16.
Performed a total of 0 changes.

4.127. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rams_sp_wf_rst_en_1024x16'.
Removed a total of 0 cells.

4.128. Executing OPT_SHARE pass.

4.129. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=5, #solve=0, #remove=0, time=0.00 sec.]

4.130. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rams_sp_wf_rst_en_1024x16..
Removed 0 unused cells and 59 unused wires.
<suppressed ~1 debug messages>

4.131. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_wf_rst_en_1024x16.

4.132. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rams_sp_wf_rst_en_1024x16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

4.133. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rams_sp_wf_rst_en_1024x16.
Performed a total of 0 changes.

4.134. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rams_sp_wf_rst_en_1024x16'.
Removed a total of 0 cells.

4.135. Executing OPT_SHARE pass.

4.136. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=5, #solve=0, #remove=0, time=0.00 sec.]

4.137. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rams_sp_wf_rst_en_1024x16..

4.138. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_wf_rst_en_1024x16.

RUN-OPT ITERATIONS DONE : 2

4.139. Executing PMUXTREE pass.

4.140. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converted 0 (p)mux cells into 0 pmux cells.
<suppressed ~9 debug messages>

4.141. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

4.142. Executing TECHMAP pass (map to technology primitives).

4.142.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.142.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_rs_alu'.
Successfully finished Verilog frontend.

4.142.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $dff.
No more expansions possible.
<suppressed ~85 debug messages>

4.143. Printing statistics.

=== rams_sp_wf_rst_en_1024x16 ===

   Number of wires:                 34
   Number of wire bits:            334
   Number of public wires:           7
   Number of public wire bits:      46
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                135
     $_DFF_P_                       35
     $_MUX_                         99
     TDP_RAM18KX2                    1

4.144. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_wf_rst_en_1024x16.
<suppressed ~1 debug messages>

4.145. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rams_sp_wf_rst_en_1024x16'.
Removed a total of 0 cells.

4.146. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rams_sp_wf_rst_en_1024x16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.147. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rams_sp_wf_rst_en_1024x16.
Performed a total of 0 changes.

4.148. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rams_sp_wf_rst_en_1024x16'.
Removed a total of 0 cells.

4.149. Executing OPT_SHARE pass.

4.150. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=35, #solve=0, #remove=0, time=0.00 sec.]

4.151. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rams_sp_wf_rst_en_1024x16..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

4.152. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_wf_rst_en_1024x16.

RUN-OPT ITERATIONS DONE : 1

4.153. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_wf_rst_en_1024x16.
<suppressed ~68 debug messages>

4.154. Executing TECHMAP pass (map to technology primitives).

4.154.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.154.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~71 debug messages>

4.155. Printing statistics.

=== rams_sp_wf_rst_en_1024x16 ===

   Number of wires:                 33
   Number of wire bits:            318
   Number of public wires:           7
   Number of public wire bits:      46
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 86
     $_AND_                          1
     $_DFF_P_                       35
     $_MUX_                         49
     TDP_RAM18KX2                    1

4.156. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_wf_rst_en_1024x16.

4.157. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rams_sp_wf_rst_en_1024x16'.
Removed a total of 0 cells.

4.158. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rams_sp_wf_rst_en_1024x16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.159. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rams_sp_wf_rst_en_1024x16.
Performed a total of 0 changes.

4.160. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rams_sp_wf_rst_en_1024x16'.
Removed a total of 0 cells.

4.161. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=35, #solve=0, #remove=0, time=0.00 sec.]

4.162. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rams_sp_wf_rst_en_1024x16..
Removed 0 unused cells and 12 unused wires.
<suppressed ~1 debug messages>

4.163. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_wf_rst_en_1024x16.

RUN-OPT ITERATIONS DONE : 1

4.164. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_wf_rst_en_1024x16.

4.165. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rams_sp_wf_rst_en_1024x16'.
Removed a total of 0 cells.

4.166. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rams_sp_wf_rst_en_1024x16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.167. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rams_sp_wf_rst_en_1024x16.
Performed a total of 0 changes.

4.168. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rams_sp_wf_rst_en_1024x16'.
Removed a total of 0 cells.

4.169. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=35, #solve=0, #remove=0, time=0.00 sec.]

4.170. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rams_sp_wf_rst_en_1024x16..

4.171. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_wf_rst_en_1024x16.

RUN-OPT ITERATIONS DONE : 1

4.172. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_wf_rst_en_1024x16.

4.173. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rams_sp_wf_rst_en_1024x16'.
Removed a total of 0 cells.

4.174. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rams_sp_wf_rst_en_1024x16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.175. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rams_sp_wf_rst_en_1024x16.
Performed a total of 0 changes.

4.176. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rams_sp_wf_rst_en_1024x16'.
Removed a total of 0 cells.

4.177. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=35, #solve=0, #remove=0, time=0.00 sec.]

4.178. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=35, #solve=0, #remove=0, time=0.00 sec.]

4.179. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rams_sp_wf_rst_en_1024x16..

4.180. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_wf_rst_en_1024x16.

RUN-OPT ITERATIONS DONE : 1

4.181. Printing statistics.

=== rams_sp_wf_rst_en_1024x16 ===

   Number of wires:                 21
   Number of wire bits:            218
   Number of public wires:           7
   Number of public wire bits:      46
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 86
     $_AND_                          1
     $_DFF_P_                       35
     $_MUX_                         49
     TDP_RAM18KX2                    1

   Number of Generic REGs:          35

ABC-DFF iteration : 1

4.182. Executing ABC pass (technology mapping using ABC).

4.182.1. Summary of detected clock domains:
  86 cells in clk=\clk, en={ }, arst={ }, srst={ }

  #logic partitions = 1

4.182.2. Extracting gate netlist of module `\rams_sp_wf_rst_en_1024x16' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk
Extracted 85 gates and 121 wires to a netlist network with 35 inputs and 52 outputs (dfl=1).

4.182.2.1. Executing ABC.
[Time = 0.10 sec.]

4.183. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_wf_rst_en_1024x16.

4.184. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rams_sp_wf_rst_en_1024x16'.
<suppressed ~48 debug messages>
Removed a total of 16 cells.

4.185. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rams_sp_wf_rst_en_1024x16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.186. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rams_sp_wf_rst_en_1024x16.
Performed a total of 0 changes.

4.187. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rams_sp_wf_rst_en_1024x16'.
Removed a total of 0 cells.

4.188. Executing OPT_SHARE pass.

4.189. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=35, #solve=0, #remove=0, time=0.00 sec.]

4.190. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rams_sp_wf_rst_en_1024x16..
Removed 0 unused cells and 144 unused wires.
<suppressed ~1 debug messages>

4.191. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_wf_rst_en_1024x16.

RUN-OPT ITERATIONS DONE : 1

ABC-DFF iteration : 2

4.192. Executing ABC pass (technology mapping using ABC).

4.192.1. Summary of detected clock domains:
  87 cells in clk=\clk, en={ }, arst={ }, srst={ }

  #logic partitions = 1

4.192.2. Extracting gate netlist of module `\rams_sp_wf_rst_en_1024x16' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk
Extracted 86 gates and 121 wires to a netlist network with 35 inputs and 52 outputs (dfl=1).

4.192.2.1. Executing ABC.
[Time = 0.10 sec.]

4.193. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_wf_rst_en_1024x16.

4.194. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rams_sp_wf_rst_en_1024x16'.
<suppressed ~48 debug messages>
Removed a total of 16 cells.

4.195. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rams_sp_wf_rst_en_1024x16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.196. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rams_sp_wf_rst_en_1024x16.
Performed a total of 0 changes.

4.197. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rams_sp_wf_rst_en_1024x16'.
Removed a total of 0 cells.

4.198. Executing OPT_SHARE pass.

4.199. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=35, #solve=0, #remove=0, time=0.00 sec.]

4.200. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rams_sp_wf_rst_en_1024x16..
Removed 0 unused cells and 191 unused wires.
<suppressed ~1 debug messages>

4.201. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_wf_rst_en_1024x16.

RUN-OPT ITERATIONS DONE : 1

ABC-DFF iteration : 3

4.202. Executing ABC pass (technology mapping using ABC).

4.202.1. Summary of detected clock domains:
  87 cells in clk=\clk, en={ }, arst={ }, srst={ }

  #logic partitions = 1

4.202.2. Extracting gate netlist of module `\rams_sp_wf_rst_en_1024x16' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk
Extracted 86 gates and 121 wires to a netlist network with 35 inputs and 52 outputs (dfl=2).

4.202.2.1. Executing ABC.
[Time = 0.08 sec.]

4.203. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_wf_rst_en_1024x16.

4.204. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rams_sp_wf_rst_en_1024x16'.
<suppressed ~48 debug messages>
Removed a total of 16 cells.

4.205. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rams_sp_wf_rst_en_1024x16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.206. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rams_sp_wf_rst_en_1024x16.
Performed a total of 0 changes.

4.207. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rams_sp_wf_rst_en_1024x16'.
Removed a total of 0 cells.

4.208. Executing OPT_SHARE pass.

4.209. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=35, #solve=0, #remove=0, time=0.00 sec.]

4.210. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rams_sp_wf_rst_en_1024x16..
Removed 0 unused cells and 191 unused wires.
<suppressed ~1 debug messages>

4.211. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_wf_rst_en_1024x16.

RUN-OPT ITERATIONS DONE : 1

ABC-DFF iteration : 4

4.212. Executing ABC pass (technology mapping using ABC).

4.212.1. Summary of detected clock domains:
  135 cells in clk=\clk, en={ }, arst={ }, srst={ }

  #logic partitions = 1

4.212.2. Extracting gate netlist of module `\rams_sp_wf_rst_en_1024x16' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk
Extracted 134 gates and 169 wires to a netlist network with 35 inputs and 52 outputs (dfl=2).

4.212.2.1. Executing ABC.
[Time = 0.11 sec.]

4.213. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_wf_rst_en_1024x16.

4.214. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rams_sp_wf_rst_en_1024x16'.
<suppressed ~48 debug messages>
Removed a total of 16 cells.

4.215. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rams_sp_wf_rst_en_1024x16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.216. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rams_sp_wf_rst_en_1024x16.
Performed a total of 0 changes.

4.217. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rams_sp_wf_rst_en_1024x16'.
Removed a total of 0 cells.

4.218. Executing OPT_SHARE pass.

4.219. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=35, #solve=0, #remove=0, time=0.00 sec.]

4.220. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rams_sp_wf_rst_en_1024x16..
Removed 0 unused cells and 239 unused wires.
<suppressed ~1 debug messages>

4.221. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_wf_rst_en_1024x16.

RUN-OPT ITERATIONS DONE : 1
select with DFL1 synthesis (thresh_logic=0.920000, thresh_dff=0.980000)

4.222. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.

4.223. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_wf_rst_en_1024x16.

4.224. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rams_sp_wf_rst_en_1024x16'.
Removed a total of 0 cells.

4.225. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rams_sp_wf_rst_en_1024x16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.226. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rams_sp_wf_rst_en_1024x16.
Performed a total of 0 changes.

4.227. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rams_sp_wf_rst_en_1024x16'.
Removed a total of 0 cells.

4.228. Executing OPT_SHARE pass.

4.229. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=35, #solve=0, #remove=0, time=0.00 sec.]

4.230. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rams_sp_wf_rst_en_1024x16..

4.231. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_wf_rst_en_1024x16.

RUN-OPT ITERATIONS DONE : 1

4.232. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_wf_rst_en_1024x16.

4.233. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rams_sp_wf_rst_en_1024x16'.
Removed a total of 0 cells.

4.234. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rams_sp_wf_rst_en_1024x16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.235. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rams_sp_wf_rst_en_1024x16.
Performed a total of 0 changes.

4.236. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rams_sp_wf_rst_en_1024x16'.
Removed a total of 0 cells.

4.237. Executing OPT_SHARE pass.

4.238. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=35, #solve=0, #remove=0, time=0.00 sec.]

4.239. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rams_sp_wf_rst_en_1024x16..

4.240. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_wf_rst_en_1024x16.

RUN-OPT ITERATIONS DONE : 1

4.241. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_wf_rst_en_1024x16.

4.242. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rams_sp_wf_rst_en_1024x16'.
Removed a total of 0 cells.

4.243. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rams_sp_wf_rst_en_1024x16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.244. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rams_sp_wf_rst_en_1024x16.
Performed a total of 0 changes.

4.245. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rams_sp_wf_rst_en_1024x16'.
Removed a total of 0 cells.

4.246. Executing OPT_SHARE pass.

4.247. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=35, #solve=0, #remove=0, time=0.00 sec.]

4.248. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=35, #solve=0, #remove=0, time=0.00 sec.]

4.249. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rams_sp_wf_rst_en_1024x16..

4.250. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_wf_rst_en_1024x16.

RUN-OPT ITERATIONS DONE : 1

4.251. Executing BMUXMAP pass.

4.252. Executing DEMUXMAP pass.

4.253. Executing ABC pass (technology mapping using ABC).

4.253.1. Extracting gate netlist of module `\rams_sp_wf_rst_en_1024x16' to `<abc-temp-dir>/input.blif'..
Extracted 51 gates and 105 wires to a netlist network with 54 inputs and 17 outputs (dfl=1).

4.253.1.1. Executing ABC.
DE:   Version : 7.4
DE:   #PIs =  54  #Luts =    17  Max Lvl =   1  Avg Lvl =   1.00  [   0.16 sec. at Pass 0]{firstMap}[1]
DE:   #PIs =  54  #Luts =    17  Max Lvl =   1  Avg Lvl =   1.00  [   0.08 sec. at Pass 1]{initMapFlow}[2]
DE:   #PIs =  54  #Luts =    17  Max Lvl =   1  Avg Lvl =   1.00  [   0.11 sec. at Pass 2]{map}[6]
DE:   #PIs =  54  #Luts =    17  Max Lvl =   1  Avg Lvl =   1.00  [   5.07 sec. at Pass 3]{postMap}[12]
DE:   #PIs =  54  #Luts =    17  Max Lvl =   1  Avg Lvl =   1.00  [   0.22 sec. at Pass 4]{map}[36]
DE:   #PIs =  54  #Luts =    17  Max Lvl =   1  Avg Lvl =   1.00  [   0.84 sec. at Pass 5]{postMap}[72]
DE:   #PIs =  54  #Luts =    17  Max Lvl =   1  Avg Lvl =   1.00  [   0.74 sec. at Pass 6]{pushMap}[72]
DE:   #PIs =  54  #Luts =    17  Max Lvl =   1  Avg Lvl =   1.00  [   1.13 sec. at Pass 6]{pushMap}[72]
DE:   #PIs =  54  #Luts =    17  Max Lvl =   1  Avg Lvl =   1.00  [   0.48 sec. at Pass 6]{pushMap}[72]
DE:   #PIs =  54  #Luts =    17  Max Lvl =   1  Avg Lvl =   1.00  [   0.43 sec. at Pass 7]{finalMap}[72]
DE:   
DE:   total time =   14.50 sec.
[Time = 16.59 sec.]

4.254. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_wf_rst_en_1024x16.

4.255. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rams_sp_wf_rst_en_1024x16'.
Removed a total of 0 cells.

4.256. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rams_sp_wf_rst_en_1024x16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.257. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rams_sp_wf_rst_en_1024x16.
Performed a total of 0 changes.

4.258. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rams_sp_wf_rst_en_1024x16'.
Removed a total of 0 cells.

4.259. Executing OPT_SHARE pass.

4.260. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=35, #solve=0, #remove=0, time=0.00 sec.]

4.261. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rams_sp_wf_rst_en_1024x16..
Removed 0 unused cells and 105 unused wires.
<suppressed ~1 debug messages>

4.262. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_wf_rst_en_1024x16.

RUN-OPT ITERATIONS DONE : 1

4.263. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.

4.264. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_wf_rst_en_1024x16.

4.265. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rams_sp_wf_rst_en_1024x16'.
Removed a total of 0 cells.

4.266. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rams_sp_wf_rst_en_1024x16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.267. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rams_sp_wf_rst_en_1024x16.
Performed a total of 0 changes.

4.268. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rams_sp_wf_rst_en_1024x16'.
Removed a total of 0 cells.

4.269. Executing OPT_SHARE pass.

4.270. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=35, #solve=0, #remove=0, time=0.00 sec.]

4.271. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rams_sp_wf_rst_en_1024x16..

4.272. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_wf_rst_en_1024x16.

RUN-OPT ITERATIONS DONE : 1

4.273. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_wf_rst_en_1024x16.

4.274. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rams_sp_wf_rst_en_1024x16'.
Removed a total of 0 cells.

4.275. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rams_sp_wf_rst_en_1024x16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.276. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rams_sp_wf_rst_en_1024x16.
Performed a total of 0 changes.

4.277. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rams_sp_wf_rst_en_1024x16'.
Removed a total of 0 cells.

4.278. Executing OPT_SHARE pass.

4.279. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=35, #solve=0, #remove=0, time=0.00 sec.]

4.280. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=35, #solve=0, #remove=0, time=0.00 sec.]

4.281. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rams_sp_wf_rst_en_1024x16..

4.282. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_wf_rst_en_1024x16.

RUN-OPT ITERATIONS DONE : 1

4.283. Printing statistics.

=== rams_sp_wf_rst_en_1024x16 ===

   Number of wires:                 34
   Number of wire bits:            186
   Number of public wires:           7
   Number of public wire bits:      46
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 53
     $_DFF_P_                       35
     $lut                           17
     TDP_RAM18KX2                    1

4.284. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

4.285. Executing RS_DFFSR_CONV pass.

4.286. Printing statistics.

=== rams_sp_wf_rst_en_1024x16 ===

   Number of wires:                 34
   Number of wire bits:            186
   Number of public wires:           7
   Number of public wire bits:      46
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 53
     $_DFF_P_                       35
     $lut                           17
     TDP_RAM18KX2                    1

4.287. Executing TECHMAP pass (map to technology primitives).

4.287.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.287.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PN0P_'.
Generating RTLIL representation for module `\$_DFFE_PN0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_DFFE_PN1P_'.
Generating RTLIL representation for module `\$_DFFE_PN1N_'.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NN0P_'.
Generating RTLIL representation for module `\$_DFFE_NN0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_NN1P_'.
Generating RTLIL representation for module `\$_DFFE_NN1N_'.
Generating RTLIL representation for module `\$__SHREG_DFF_P_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PN0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NN0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_PN1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_NN1_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_PP0_'.
Generating RTLIL representation for module `\$_DLATCH_PN0_'.
Generating RTLIL representation for module `\$_DLATCH_NP0_'.
Generating RTLIL representation for module `\$_DLATCH_NN0_'.
Generating RTLIL representation for module `\$_DLATCH_PP1_'.
Generating RTLIL representation for module `\$_DLATCH_PN1_'.
Generating RTLIL representation for module `\$_DLATCH_NP1_'.
Generating RTLIL representation for module `\$_DLATCH_NN1_'.
Successfully finished Verilog frontend.

4.287.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $lut.
No more expansions possible.
<suppressed ~172 debug messages>

4.288. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_wf_rst_en_1024x16.
<suppressed ~948 debug messages>

4.289. Executing SIMPLEMAP pass (map simple cells to gate primitives).

4.290. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_wf_rst_en_1024x16.

4.291. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rams_sp_wf_rst_en_1024x16'.
Removed a total of 0 cells.

4.292. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.293. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rams_sp_wf_rst_en_1024x16..
Removed 0 unused cells and 170 unused wires.
<suppressed ~1 debug messages>

4.294. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_wf_rst_en_1024x16.

4.295. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rams_sp_wf_rst_en_1024x16'.
Removed a total of 0 cells.

4.296. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rams_sp_wf_rst_en_1024x16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.297. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rams_sp_wf_rst_en_1024x16.
Performed a total of 0 changes.

4.298. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rams_sp_wf_rst_en_1024x16'.
Removed a total of 0 cells.

4.299. Executing OPT_SHARE pass.

4.300. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.301. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rams_sp_wf_rst_en_1024x16..

4.302. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_wf_rst_en_1024x16.

RUN-OPT ITERATIONS DONE : 1

4.303. Executing TECHMAP pass (map to technology primitives).

4.303.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.303.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~71 debug messages>

4.304. Executing ABC pass (technology mapping using ABC).

4.304.1. Extracting gate netlist of module `\rams_sp_wf_rst_en_1024x16' to `<abc-temp-dir>/input.blif'..
Extracted 67 gates and 122 wires to a netlist network with 54 inputs and 17 outputs (dfl=1).

4.304.1.1. Executing ABC.
DE:   Version : 7.4
DE:   #PIs =  54  #Luts =    17  Max Lvl =   1  Avg Lvl =   1.00  [   0.08 sec. at Pass 0]{firstMap}[1]
DE:   #PIs =  54  #Luts =    17  Max Lvl =   1  Avg Lvl =   1.00  [   0.55 sec. at Pass 1]{initMapFlow}[2]
DE:   #PIs =  54  #Luts =    17  Max Lvl =   1  Avg Lvl =   1.00  [   0.13 sec. at Pass 2]{map}[6]
DE:   #PIs =  54  #Luts =    17  Max Lvl =   1  Avg Lvl =   1.00  [   0.20 sec. at Pass 3]{postMap}[12]
DE:   #PIs =  54  #Luts =    17  Max Lvl =   1  Avg Lvl =   1.00  [   0.30 sec. at Pass 4]{map}[36]
DE:   #PIs =  54  #Luts =    17  Max Lvl =   1  Avg Lvl =   1.00  [   0.76 sec. at Pass 5]{postMap}[72]
DE:   #PIs =  54  #Luts =    17  Max Lvl =   1  Avg Lvl =   1.00  [   0.46 sec. at Pass 6]{pushMap}[72]
DE:   #PIs =  54  #Luts =    17  Max Lvl =   1  Avg Lvl =   1.00  [   0.50 sec. at Pass 6]{pushMap}[72]
DE:   #PIs =  54  #Luts =    17  Max Lvl =   1  Avg Lvl =   1.00  [   0.61 sec. at Pass 6]{pushMap}[72]
DE:   #PIs =  54  #Luts =    17  Max Lvl =   1  Avg Lvl =   1.00  [   0.52 sec. at Pass 7]{finalMap}[72]
DE:   
DE:   total time =    4.23 sec.
[Time = 6.30 sec.]

4.305. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_wf_rst_en_1024x16.

4.306. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rams_sp_wf_rst_en_1024x16'.
Removed a total of 0 cells.

4.307. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rams_sp_wf_rst_en_1024x16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.308. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rams_sp_wf_rst_en_1024x16.
Performed a total of 0 changes.

4.309. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rams_sp_wf_rst_en_1024x16'.
Removed a total of 0 cells.

4.310. Executing OPT_SHARE pass.

4.311. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.312. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rams_sp_wf_rst_en_1024x16..
Removed 0 unused cells and 105 unused wires.
<suppressed ~1 debug messages>

4.313. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_wf_rst_en_1024x16.

RUN-OPT ITERATIONS DONE : 1

4.314. Executing HIERARCHY pass (managing design hierarchy).

4.314.1. Analyzing design hierarchy..
Top module:  \rams_sp_wf_rst_en_1024x16

4.314.2. Analyzing design hierarchy..
Top module:  \rams_sp_wf_rst_en_1024x16
Removed 0 unused modules.
Warning: Resizing cell port rams_sp_wf_rst_en_1024x16.RAM.0.0.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port rams_sp_wf_rst_en_1024x16.RAM.0.0.ADDR_B1 from 15 bits to 14 bits.

4.315. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rams_sp_wf_rst_en_1024x16..

4.316. Printing statistics.

=== rams_sp_wf_rst_en_1024x16 ===

   Number of wires:                 34
   Number of wire bits:            186
   Number of public wires:           7
   Number of public wire bits:      46
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 53
     $lut                           17
     DFFRE                          35
     TDP_RAM18KX2                    1

4.317. Executing TECHMAP pass (map to technology primitives).

4.317.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v' to AST representation.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

4.317.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~59 debug messages>

4.318. Printing statistics.

=== rams_sp_wf_rst_en_1024x16 ===

   Number of wires:                 68
   Number of wire bits:            302
   Number of public wires:           7
   Number of public wire bits:      46
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 53
     DFFRE                          35
     LUT3                            1
     LUT6                           16
     TDP_RAM18KX2                    1

   Number of LUTs:                  17
   Number of REGs:                  35
   Number of CARRY ADDERs:           0

5. Executing Verilog backend.
Dumping module `\rams_sp_wf_rst_en_1024x16'.

6. Executing BLIF backend.

Warnings: 3 unique messages, 3 total
End of script. Logfile hash: 59d44d1af9, CPU: user 0.68s system 0.06s, MEM: 24.13 MB peak
Yosys 0.18+10 (git sha1 b6be8bb62, gcc 11.2.1 -fPIC -Os)
Time spent: 99% 6x abc (170 sec), 0% 34x read_verilog (0 sec), ...
INFO: SYN: Design rams_sp_wf_rst_en_1024x16 is synthesized
