============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.14-s090_1
  Generated on:           Sep 28 2025  01:27:49 pm
  Module:                 RISCV_SingleCycle
  Library domain:         timing_cond_wcl_slow
    Domain index:         0
    Technology library:   sky130_ss_1.62_125 1.0
  Library domain:         timing_cond_wcl_fast
    Domain index:         1
    Technology library:   sky130_ff_1.98_0 1.0
  Library domain:         timing_cond_wcl_typical
    Domain index:         2
    Technology library:   sky130_tt_1.8_25 1.0
  Operating conditions:   ss_1.62_125 (balanced_tree)
  Operating conditions:   ff_1.98_0 (balanced_tree)
  Operating conditions:   tt_1.8_25 (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

     Instance          Module      Cell-Count  Cell-Area  Net-Area   Total-Area   Wireload  
--------------------------------------------------------------------------------------------
RISCV_SingleCycle NA                    21817 334856.944     0.000   334856.944 <none> (D)  
  alu_control     ALUControl               33    304.700     0.000      304.700 <none> (D)  
  ctrl            ControlUnit              21    177.110     0.000      177.110 <none> (D)  
  instr_mem       instruction_mem        8012 125810.307     0.000   125810.307 <none> (D)  
  (D) = wireload is default in technology library
