/* Copyright (c) 2012-2015, The Linux Foundation. All rights reserved.

 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions are
 * met:
 *   * Redistributions of source code must retain the above copyright
 *     notice, this list of conditions and the following disclaimer.
 *   * Redistributions in binary form must reproduce the above
 *     copyright notice, this list of conditions and the following
 *     disclaimer in the documentation and/or other materials provided
 *     with the distribution.
 *   * Neither the name of The Linux Foundation, Inc. nor the names of its
 *     contributors may be used to endorse or promote products derived
 *     from this software without specific prior written permission.
 *
 * THIS SOFTWARE IS PROVIDED "AS IS" AND ANY EXPRESS OR IMPLIED
 * WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
 * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT
 * ARE DISCLAIMED.  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS
 * BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
 * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
 * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR
 * BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
 * WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE
 * OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN
 * IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 */

#ifndef _PM8x41_H_
#define _PM8x41_H_

#define PM_GPIO_DIR_OUT 0x01
#define PM_GPIO_DIR_IN 0x00
#define PM_GPIO_DIR_BOTH 0x02

#define PM_GPIO_PULL_UP_30 0
#define PM_GPIO_PULL_UP_1_5 1
#define PM_GPIO_PULL_UP_31_5 2
/* 1.5uA + 30uA boost */
#define PM_GPIO_PULL_UP_1_5_30 3
#define PM_GPIO_PULLDOWN_10 4
#define PM_GPIO_PULL_RESV_2 5

#define PM_GPIO_OUT_CMOS 0x00
#define PM_GPIO_OUT_DRAIN_NMOS 0x01
#define PM_GPIO_OUT_DRAIN_PMOS 0x02

#define PM_GPIO_OUT_DRIVE_LOW 0x01
#define PM_GPIO_OUT_DRIVE_MED 0x02
#define PM_GPIO_OUT_DRIVE_HIGH 0x03

#define PM_GPIO_FUNC_LOW 0x00
#define PM_GPIO_FUNC_HIGH 0x01
#define PM_GPIO_FUNC_2 0x06
#define PM_GPIO_FUNC_1 0x04

#define PM_GPIO_MODE_MASK 0x70
#define PM_GPIO_OUTPUT_MASK 0x0F

#define PON_PSHOLD_WARM_RESET 0x1
#define PON_PSHOLD_SHUTDOWN 0x4
#define PON_PSHOLD_HARD_RESET 0x7

enum PM8X41_VERSIONS {
  PM8X41_VERSION_V1 = 0,
  PM8X41_VERSION_V2 = 1,
};

/*Target power on reasons*/
#define HARD_RST 1
#define DC_CHG 8
#define USB_CHG 16
#define PON1 32
#define CBLPWR_N 64
#define KPDPWR_N 128

/*Target power off reasons*/
#define KPDPWR_AND_RESIN 32
#define STAGE3 128

struct pm8x41_gpio {
  int direction;
  int output_buffer;
  int output_value;
  int pull;
  int vin_sel;
  int out_strength;
  int function;
  int inv_int_pol;
  int disable_pin;
};

struct pm8x41_ldo {
  uint8_t  type;
  uint32_t base;
};

/* LDO base addresses. */
#define PM8x41_LDO2 0x14100
#define PM8x41_LDO4 0x14300
#define PM8x41_LDO8 0x14700
#define PM8x41_LDO12 0x14B00
#define PM8x41_LDO14 0x14D00
#define PM8x41_LDO15 0x14E00
#define PM8x41_LDO18 0x15100
#define PM8x41_LDO19 0x15200
#define PM8x41_LDO22 0x15500
#define PM8x41_LDO30 0x15d00
#define PM8x41_LDO31 0x15e00

/* LDO voltage ranges */
#define NLDO_UV_MIN 375000
#define NLDO_UV_MAX 1537500
#define NLDO_UV_STEP 12500
#define NLDO_UV_VMIN_LOW 750000

#define PLDO_UV_VMIN_LOW 750000
#define PLDO_UV_VMIN_MID 1500000
#define PLDO_UV_VMIN_HIGH 1750000

#define PLDO_UV_MIN 1537500
#define PDLO_UV_MID 3075000
#define PLDO_UV_MAX 4900000
#define PLDO_UV_STEP_LOW 12500
#define PLDO_UV_STEP_MID 25000
#define PLDO_UV_STEP_HIGH 50000

#define LDO_RANGE_SEL_BIT 0
#define LDO_VSET_SEL_BIT 0
#define LDO_VREG_ENABLE_BIT 7
#define LDO_NORMAL_PWR_BIT 7

#define PLDO_TYPE 0
#define NLDO_TYPE 1

#define LDO(_base, _type)                                                      \
  {                                                                            \
    .type = _type, .base = _base,                                              \
  }

enum mpp_vin_select {
  MPP_VIN0,
  MPP_VIN1,
  MPP_VIN2,
  MPP_VIN3,
};

enum mpp_mode_en_source_select {
  MPP_LOW,
  MPP_HIGH,
  MPP_PAIRED_MPP,
  MPP_NOT_PAIRED_MPP,
  MPP_DTEST1 = 8,
  MPP_NOT_DTEST1,
  MPP_DTEST2,
  MPP_NOT_DTEST2,
  MPP_DTEST3,
  MPP_NOT_DTEST3,
  MPP_DTEST4,
  MPP_NOT_DTEST4,
};

enum mpp_en_ctl {
  MPP_DISABLE,
  MPP_ENABLE,
};

enum mvs_en_ctl {
  MVS_DISABLE,
  MVS_ENABLE,
};

enum mpp_mode {
  MPP_DIGITAL_INPUT,
  MPP_DIGITAL_OUTPUT,
  MPP_DIGITAL_IN_AND_OUT,
  MPP_BIDIRECTIONAL,
  MPP_ANALOG_INPUT,
  MPP_ANALOG_OUTPUT,
  MPP_CURRENT_SINK,
  MPP_RESERVED,
};

struct pm8x41_mpp {
  uint32_t                       base;
  enum mpp_vin_select            vin;
  enum mpp_mode_en_source_select mode;
};

struct pm8x41_mvs {
  uint32_t base;
};

#define PM8x41_MMP1_BASE 0xA000
#define PM8x41_MMP2_BASE 0xA100
#define PM8x41_MMP3_BASE 0xA200
#define PM8x41_MMP4_BASE 0xA300
#define PM8x41_MVS1_BASE 0x18400

#endif
