/home/fizza/OpenFPGA/build/openfpga/openfpga -batch -f UART_RECEIVER_TOP_run.openfpga
Reading script file UART_RECEIVER_TOP_run.openfpga...

            ___                   _____ ____   ____    _     
           / _ \ _ __   ___ _ __ |  ___|  _ \ / ___|  / \    
          | | | | '_ \ / _ \ '_ \| |_  | |_) | |  _  / _ \   
          | |_| | |_) |  __/ | | |  _| |  __/| |_| |/ ___ \  
           \___/| .__/ \___|_| |_|_|   |_|    \____/_/   \_\ 
                |_|                                          

               OpenFPGA: An Open-source FPGA IP Generator
                     Versatile Place and Route (VPR)
                           FPGA-Verilog
                           FPGA-SPICE
                           FPGA-SDC
                           FPGA-Bitstream

             This is a free software under the MIT License

             Copyright (c) 2018 LNIS - The University of Utah

Permission is hereby granted, free of charge, to any person obtaining a copy
of this software and associated documentation files (the "Software"), to deal
in the Software without restriction, including without limitation the rights
to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
copies of the Software, and to permit persons to whom the Software is
furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in
all copies or substantial portions of the Software.

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
THE SOFTWARE.



Command line to execute: vpr /home/fizza/work/uart_receiver/run010/k6_N10_40nm/UART_RECEIVER_TOP/MIN_ROUTE_CHAN_WIDTH/arch/k6_N10_40nm.xml UART_RECEIVER_TOP.blif --clock_modeling route
VPR FPGA Placement and Routing.
Version: 8.1.0-dev+9e53e9a0a
Revision: v8.0.0-7093-g9e53e9a0a
Compiled: 2023-03-22T18:43:34
Compiler: GNU 11.3.0 on Linux-5.19.0-35-generic x86_64
Build Info: release IPO VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
vpr /home/fizza/work/uart_receiver/run010/k6_N10_40nm/UART_RECEIVER_TOP/MIN_ROUTE_CHAN_WIDTH/arch/k6_N10_40nm.xml UART_RECEIVER_TOP.blif --clock_modeling route


Architecture file: /home/fizza/work/uart_receiver/run010/k6_N10_40nm/UART_RECEIVER_TOP/MIN_ROUTE_CHAN_WIDTH/arch/k6_N10_40nm.xml
Circuit name: UART_RECEIVER_TOP

# Loading Architecture Description
Warning 1: Model 'io' input port 'outpad' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 2: Model 'io' output port 'inpad' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
mode 'io[physical]' is defined by user to be disabled in packing
# Loading Architecture Description took 0.00 seconds (max_rss 18.1 MiB, delta_rss +1.4 MiB)

Timing analysis: ON
Circuit netlist file: UART_RECEIVER_TOP.net
Circuit placement file: UART_RECEIVER_TOP.place
Circuit routing file: UART_RECEIVER_TOP.route
Circuit SDC file: UART_RECEIVER_TOP.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
Analysis: ENABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : true
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: auto
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: No constraints file given
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 100
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: 
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: ASTAR_ROUTE
PlaceOpts.seed: 0
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 0.500000

RouterOpts.route_type: DETAILED
RouterOpts.flat_routing: false
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED_LENGTH
RouterOpts.fixed_channel_width: NO_FIXED_CHANNEL_WIDTH
RouterOpts.check_route: FULL
RouterOpts.trim_empty_chan: false
RouterOpts.trim_obs_chan: false
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 3
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.000000
RouterOpts.initial_pres_fac: 0.500000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_router_iterations: 50
RouterOpts.min_incremental_reroute_fanout: 16
RouterOpts.do_check_rr_graph: true
RouterOpts.verify_binary_search: false
RouterOpts.min_channel_width_hint: 0
RouterOpts.read_rr_edge_metadata: false
RouterOpts.exit_after_first_routing_iteration: false
RouterOpts.astar_fac: 1.200000
RouterOpts.router_profiler_astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000
RouterOpts.init_wirelength_abort_threshold: 0.850000
RouterOpts.save_routing_per_iteration: false
RouterOpts.congested_routing_iteration_threshold_frac: 1.000000
RouterOpts.high_fanout_threshold: 64
RouterOpts.router_debug_net: -2
RouterOpts.router_debug_sink_rr: -2
RouterOpts.router_debug_iteration: -2
RouterOpts.max_convergence_count: 1
RouterOpts.reconvergence_cpd_threshold: 0.990000
RouterOpts.update_lower_bound_delays: true
RouterOpts.first_iteration_timing_report_file: 
RouterOpts.incr_reroute_delay_ripup: AUTO
RouterOpts.route_bb_update: DYNAMIC
RouterOpts.lookahead_type: MAP
RouterOpts.initial_timing: LOOKAHEAD
RouterOpts.router_heap: BINARY_HEAP
RouterOpts.routing_failure_predictor = SAFE
RouterOpts.routing_budgets_algorithm = DISABLE

AnalysisOpts.gen_post_synthesis_netlist: false
AnalysisOpts.timing_report_npaths: 100
AnalysisOpts.timing_report_skew: false
AnalysisOpts.echo_dot_timing_graph_node: -1
AnalysisOpts.timing_report_detail: NETLIST
AnalysisOpts.post_synth_netlist_unconn_input_handling: UNCONNECTED
AnalysisOpts.post_synth_netlist_unconn_output_handling: UNCONNECTED

# Building complex block graph
# Building complex block graph took 0.00 seconds (max_rss 19.1 MiB, delta_rss +1.0 MiB)
Circuit file: UART_RECEIVER_TOP.blif
# Load circuit
Found constant-zero generator '$undef'
# Load circuit took 0.00 seconds (max_rss 19.8 MiB, delta_rss +0.6 MiB)
# Clean circuit
Absorbed 2 LUT buffers
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 5
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 5
Swept block(s)      : 0
Constant Pins Marked: 0
# Clean circuit took 0.00 seconds (max_rss 19.8 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 19.8 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 19.8 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 96
    .input :       3
    .latch :      25
    .output:       7
    0-LUT  :       1
    6-LUT  :      60
  Nets  : 89
    Avg Fanout:     3.6
    Max Fanout:    25.0
    Min Fanout:     1.0
  Netlist Clocks: 1
# Build Timing Graph
  Timing Graph Nodes: 412
  Timing Graph Edges: 639
  Timing Graph Levels: 10
# Build Timing Graph took 0.00 seconds (max_rss 19.9 MiB, delta_rss +0.0 MiB)
Netlist contains 1 clocks
  Netlist Clock 'i_clk' Fanout: 25 pins (6.1%), 25 blocks (26.0%)
# Load Timing Constraints

SDC file 'UART_RECEIVER_TOP.sdc' not found
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on netlist clock 'i_clk'
   * optimize netlist clock to run as fast as possible
Timing constraints created 1 clocks
  Constrained Clock 'i_clk' Source: 'i_clk.inpad[0]'

# Load Timing Constraints took 0.00 seconds (max_rss 20.0 MiB, delta_rss +0.1 MiB)
# Packing
Warning 3: Specified device dimensions (10x10) exceed those of the largest fixed-size device. Using the largest fixed-size device
Begin packing 'UART_RECEIVER_TOP.blif'.

After removing unused inputs...
	total blocks: 96, total nets: 89, total inputs: 3, total outputs: 7
Begin prepacking.
0 attraction groups were created during prepacking.
Finish prepacking.
Using inter-cluster delay: 1.33777e-09
Packing with pin utilization targets: io:1,1 clb:0.8,1
Packing with high fanout thresholds: io:128 clb:32
Starting Clustering - Clustering Progress: 
-------------------   --------------------------   ---------
Molecules processed   Number of clusters created   FPGA size
-------------------   --------------------------   ---------
     2/71        2%                            1     6 x 6     
     4/71        5%                            1     6 x 6     
     6/71        8%                            1     6 x 6     
     8/71       11%                            1     6 x 6     
    10/71       14%                            1     6 x 6     
    12/71       16%                            2     6 x 6     
    14/71       19%                            2     6 x 6     
    16/71       22%                            2     6 x 6     
    18/71       25%                            2     6 x 6     
    20/71       28%                            2     6 x 6     
    22/71       30%                            3     6 x 6     
    24/71       33%                            3     6 x 6     
    26/71       36%                            3     6 x 6     
    28/71       39%                            3     6 x 6     
    30/71       42%                            3     6 x 6     
    32/71       45%                            4     6 x 6     
    34/71       47%                            4     6 x 6     
    36/71       50%                            4     6 x 6     
    38/71       53%                            4     6 x 6     
    40/71       56%                            4     6 x 6     
    42/71       59%                            5     6 x 6     
    44/71       61%                            5     6 x 6     
    46/71       64%                            5     6 x 6     
    48/71       67%                            5     6 x 6     
    50/71       70%                            5     6 x 6     
    52/71       73%                            6     6 x 6     
    54/71       76%                            6     6 x 6     
    56/71       78%                            6     6 x 6     
    58/71       81%                            6     6 x 6     
    60/71       84%                            6     6 x 6     
    62/71       87%                            7     6 x 6     
    64/71       90%                            9     6 x 6     
    66/71       92%                           11     6 x 6     
    68/71       95%                           13     6 x 6     
    70/71       98%                           15     6 x 6     

Logic Element (fle) detailed count:
  Total number of Logic Elements used : 61
  LEs used for logic and registers    : 25
  LEs used for logic only             : 36
  LEs used for registers only         : 0

Incr Slack updates 1 in 8.167e-06 sec
Full Max Req/Worst Slack updates 1 in 4.022e-06 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 1.4967e-05 sec
FPGA sized to 6 x 6 (6x6)
Device Utilization: 0.23 (target 1.00)
	Block Utilization: 0.08 Type: io
	Block Utilization: 0.44 Type: clb

Start the iterative improvement process
the iterative improvement process is done
Final Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io         10                                    0.7                          0.3   
       clb          7                                     12                      5.71429   
Absorbed logical nets 46 out of 89 nets, 43 nets not absorbed.

Netlist conversion complete.

# Packing took 0.03 seconds (max_rss 20.8 MiB, delta_rss +0.8 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file 'UART_RECEIVER_TOP.net'.
Detected 1 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.048202 seconds).
Warning 4: Treated 1 constant nets as global which will not be routed (to see net names increase packer verbosity).
# Load packing took 0.05 seconds (max_rss 58.9 MiB, delta_rss +38.1 MiB)
Warning 5: Netlist contains 1 global net to non-global architecture pin connections
Warning 6: Logic block #6 ($undef) has only 1 output pin '$undef.O[9]'. It may be a constant generator.
Cluster level netlist and block usage statistics
Netlist num_nets: 43
Netlist num_blocks: 17
Netlist EMPTY blocks: 0.
Netlist io blocks: 10.
Netlist clb blocks: 7.
Netlist inputs pins: 3
Netlist output pins: 7

Pb types usage...
  io         : 10
   inpad     : 3
   outpad    : 7
  clb        : 7
   fle       : 61
    ble6     : 61
     lut6    : 61
      lut    : 61
     ff      : 25

# Create Device
## Build Device Grid
FPGA sized to 6 x 6: 36 grid tiles (6x6)

Resource usage...
	Netlist
		10	blocks of type: io
	Architecture
		128	blocks of type: io
	Netlist
		7	blocks of type: clb
	Architecture
		16	blocks of type: clb

Device Utilization: 0.23 (target 1.00)
	Physical Tile io:
	Block Utilization: 0.08 Logical Block: io
	Physical Tile clb:
	Block Utilization: 0.44 Logical Block: clb

## Build Device Grid took 0.00 seconds (max_rss 59.1 MiB, delta_rss +0.0 MiB)
## Build routing resource graph
SOURCE->OPIN and IPIN->SINK edge count:1072
OPIN->CHANX/CHANY edge count before creating direct connections: 2880
OPIN->CHANX/CHANY edge count after creating direct connections: 2880
CHAN->CHAN type edge count:18464
## Build routing resource graph took 0.02 seconds (max_rss 59.1 MiB, delta_rss +0.0 MiB)
  RR Graph Nodes: 3268
  RR Graph Edges: 22416
# Create Device took 0.02 seconds (max_rss 59.1 MiB, delta_rss +0.0 MiB)

# Computing router lookahead map
## Computing wire lookahead
## Computing wire lookahead took 0.02 seconds (max_rss 59.1 MiB, delta_rss +0.0 MiB)
## Computing src/opin lookahead
## Computing src/opin lookahead took 0.00 seconds (max_rss 59.1 MiB, delta_rss +0.0 MiB)
# Computing router lookahead map took 0.02 seconds (max_rss 59.1 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up
## Build routing resource graph
SOURCE->OPIN and IPIN->SINK edge count:1072
OPIN->CHANX/CHANY edge count before creating direct connections: 1792
OPIN->CHANX/CHANY edge count after creating direct connections: 1792
CHAN->CHAN type edge count:11800
## Build routing resource graph took 0.01 seconds (max_rss 59.1 MiB, delta_rss +0.0 MiB)
  RR Graph Nodes: 2640
  RR Graph Edges: 14664
## Computing router lookahead map
### Computing wire lookahead
### Computing wire lookahead took 0.01 seconds (max_rss 59.1 MiB, delta_rss +0.0 MiB)
### Computing src/opin lookahead
### Computing src/opin lookahead took 0.00 seconds (max_rss 59.1 MiB, delta_rss +0.0 MiB)
## Computing router lookahead map took 0.01 seconds (max_rss 59.1 MiB, delta_rss +0.0 MiB)
## Computing delta delays
## Computing delta delays took 0.00 seconds (max_rss 59.1 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up took 0.03 seconds (max_rss 59.1 MiB, delta_rss +0.0 MiB)
Using simple RL 'Softmax agent' for choosing move types
# Placement
## Initial Placement
Initial placement iteration 0 has finished successfully
## Initial Placement took 0.00 seconds (max_rss 59.1 MiB, delta_rss +0.0 MiB)

There are 89 point to point connections in this circuit.


BB estimate of min-dist (placement) wire length: 240

Completed placement consistency check successfully.
Initial placement cost: 1 bb_cost: 3.75005 td_cost: 1.24917e-08
Initial placement estimated Critical Path Delay (CPD): 2.20502 ns
Initial placement estimated setup Total Negative Slack (sTNS): -49.2897 ns
Initial placement estimated setup Worst Negative Slack (sWNS): -2.20502 ns

Initial placement estimated setup slack histogram:
[ -2.2e-09: -2.1e-09)  1 (  3.3%) |****
[ -2.1e-09: -1.9e-09) 12 ( 40.0%) |************************************************
[ -1.9e-09: -1.8e-09)  8 ( 26.7%) |********************************
[ -1.8e-09: -1.6e-09)  0 (  0.0%) |
[ -1.6e-09: -1.5e-09)  0 (  0.0%) |
[ -1.5e-09: -1.3e-09)  0 (  0.0%) |
[ -1.3e-09: -1.2e-09)  0 (  0.0%) |
[ -1.2e-09:   -1e-09)  1 (  3.3%) |****
[   -1e-09: -8.8e-10)  3 ( 10.0%) |************
[ -8.8e-10: -7.3e-10)  5 ( 16.7%) |********************
Placement contains 0 placement macros involving 0 blocks (average macro size -nan)

Moves per temperature: 21
Warning 7: Starting t: 5 of 17 configurations accepted.

---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
Tnum   Time       T Av Cost Av BB Cost Av TD Cost     CPD       sTNS     sWNS Ac Rate Std Dev  R lim Crit Exp Tot Moves  Alpha
      (sec)                                          (ns)       (ns)     (ns)                                                 
---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
   1    0.0 3.4e-05   0.962       3.50 1.2228e-08   2.205      -49.2   -2.205   0.667  0.0107    5.0     1.00        21  0.200
   2    0.0 0.0e+00   0.949       3.31 1.1123e-08   2.233      -49.6   -2.233   0.190  0.0369    5.0     1.00        42  0.950
## Placement Quench took 0.00 seconds (max_rss 59.1 MiB)
post-quench CPD = 1.96105 (ns) 

BB estimate of min-dist (placement) wire length: 200

Completed placement consistency check successfully.

Swaps called: 59

Aborted Move Reasons:
  No moves aborted

Placement estimated critical path delay (least slack): 1.96105 ns, Fmax: 509.931 MHz
Placement estimated setup Worst Negative Slack (sWNS): -1.96105 ns
Placement estimated setup Total Negative Slack (sTNS): -47.4217 ns

Placement estimated setup slack histogram:
[   -2e-09: -1.8e-09) 17 ( 56.7%) |************************************************
[ -1.8e-09: -1.7e-09)  4 ( 13.3%) |***********
[ -1.7e-09: -1.5e-09)  0 (  0.0%) |
[ -1.5e-09: -1.4e-09)  0 (  0.0%) |
[ -1.4e-09: -1.3e-09)  0 (  0.0%) |
[ -1.3e-09: -1.1e-09)  0 (  0.0%) |
[ -1.1e-09:   -1e-09)  4 ( 13.3%) |***********
[   -1e-09: -8.6e-10)  0 (  0.0%) |
[ -8.6e-10: -7.2e-10)  4 ( 13.3%) |***********
[ -7.2e-10: -5.9e-10)  1 (  3.3%) |***

Placement estimated geomean non-virtual intra-domain period: 1.96105 ns (509.931 MHz)
Placement estimated fanout-weighted geomean non-virtual intra-domain period: 1.96105 ns (509.931 MHz)

Placement cost: 0.912157, bb_cost: 3.13199, td_cost: 1.17674e-08, 

Placement resource usage:
  io  implemented as io : 10
  clb implemented as clb: 7

Placement number of temperatures: 2
Placement total # of swap attempts: 59
	Swaps accepted: 23 (39.0 %)
	Swaps rejected: 35 (59.3 %)
	Swaps aborted :  1 ( 1.7 %)


Percentage of different move types:
	Uniform move: 69.49 % (acc=46.34 %, rej=53.66 %, aborted=0.00 %)
	Median move: 18.64 % (acc=18.18 %, rej=72.73 %, aborted=9.09 %)
	W. Centroid move: 3.39 % (acc=50.00 %, rej=50.00 %, aborted=0.00 %)
	Centroid move: 3.39 % (acc=50.00 %, rej=50.00 %, aborted=0.00 %)
	W. Median move: 3.39 % (acc=0.00 %, rej=100.00 %, aborted=0.00 %)
	Crit. Uniform move: 1.69 % (acc=0.00 %, rej=100.00 %, aborted=0.00 %)

Placement Quench timing analysis took 0.000128789 seconds (0.000105149 STA, 2.364e-05 slack) (1 full updates: 1 setup, 0 hold, 0 combined).
Placement Total  timing analysis took 0.00184582 seconds (0.00175072 STA, 9.5096e-05 slack) (4 full updates: 4 setup, 0 hold, 0 combined).
update_td_costs: connections 0 nets 0 sum_nets 0 total 0
# Placement took 0.00 seconds (max_rss 59.1 MiB, delta_rss +0.0 MiB)

# Routing
Initializing minimum channel width search based on maximum CLB pins

Attempting to route at 52 channels (binary search bounds: [-1, -1])
## Build routing resource graph
SOURCE->OPIN and IPIN->SINK edge count:1072
OPIN->CHANX/CHANY edge count before creating direct connections: 1600
OPIN->CHANX/CHANY edge count after creating direct connections: 1600
CHAN->CHAN type edge count:9560
## Build routing resource graph took 0.01 seconds (max_rss 59.1 MiB, delta_rss +0.0 MiB)
  RR Graph Nodes: 2428
  RR Graph Edges: 12232
Confirming router algorithm: TIMING_DRIVEN.
## Computing router lookahead map
### Computing wire lookahead
### Computing wire lookahead took 0.01 seconds (max_rss 59.1 MiB, delta_rss +0.0 MiB)
### Computing src/opin lookahead
### Computing src/opin lookahead took 0.00 seconds (max_rss 59.1 MiB, delta_rss +0.0 MiB)
## Computing router lookahead map took 0.01 seconds (max_rss 59.1 MiB, delta_rss +0.0 MiB)
## Initializing router criticalities
Initial Net Connection Criticality Histogram:
[        0:      0.1)  8 (  8.8%) |***************
[      0.1:      0.2)  0 (  0.0%) |
[      0.2:      0.3)  5 (  5.5%) |*********
[      0.3:      0.4)  3 (  3.3%) |******
[      0.4:      0.5) 11 ( 12.1%) |********************
[      0.5:      0.6)  4 (  4.4%) |*******
[      0.6:      0.7)  8 (  8.8%) |***************
[      0.7:      0.8) 13 ( 14.3%) |************************
[      0.8:      0.9) 13 ( 14.3%) |************************
[      0.9:        1) 26 ( 28.6%) |************************************************
## Initializing router criticalities took 0.00 seconds (max_rss 59.1 MiB, delta_rss +0.0 MiB)
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    Nets   Conns                                       (ns)       (ns)       (ns)       (ns)       (ns)     Iter
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
   1    0.0     0.0    0    2518      42      89      31 ( 1.277%)     240 (11.5%)    2.521     -56.54     -2.521     -1.096     -0.157      N/A
Incr Slack updates 4 in 2.9456e-05 sec
Full Max Req/Worst Slack updates 3 in 1.0231e-05 sec
Incr Max Req/Worst Slack updates 1 in 3.091e-06 sec
Incr Criticality updates 1 in 9.218e-06 sec
Full Criticality updates 3 in 3.0897e-05 sec
   2    0.0     0.5    0    1825      23      62      12 ( 0.494%)     235 (11.3%)    2.521     -56.62     -2.521     -1.182     -0.179      N/A
   3    0.0     0.6    0     405      10      29       6 ( 0.247%)     235 (11.3%)    2.521     -56.63     -2.521     -1.182     -0.179      N/A
   4    0.0     0.8    0     347       8      22       6 ( 0.247%)     239 (11.5%)    2.518     -56.63     -2.518     -1.182     -0.179      N/A
   5    0.0     1.1    0     379       8      24       4 ( 0.165%)     239 (11.5%)    2.518     -56.65     -2.518     -1.182     -0.179      N/A
   6    0.0     1.4    0     290       5      18       0 ( 0.000%)     242 (11.6%)    2.518     -56.65     -2.518    -0.5142     -0.155      N/A
Restoring best routing
Critical path: 2.51844 ns
Successfully routed after 6 routing iterations.
Final Net Connection Criticality Histogram:
[        0:      0.1)  8 (  8.8%) |**************
[      0.1:      0.2)  1 (  1.1%) |**
[      0.2:      0.3)  4 (  4.4%) |*******
[      0.3:      0.4)  3 (  3.3%) |*****
[      0.4:      0.5)  8 (  8.8%) |**************
[      0.5:      0.6)  7 (  7.7%) |************
[      0.6:      0.7)  6 (  6.6%) |**********
[      0.7:      0.8) 12 ( 13.2%) |*********************
[      0.8:      0.9) 14 ( 15.4%) |************************
[      0.9:        1) 28 ( 30.8%) |************************************************
Router Stats: total_nets_routed: 96 total_connections_routed: 244 total_heap_pushes: 5764 total_heap_pops: 2061

Attempting to route at 26 channels (binary search bounds: [-1, 52])
## Build routing resource graph
SOURCE->OPIN and IPIN->SINK edge count:1072
OPIN->CHANX/CHANY edge count before creating direct connections: 928
OPIN->CHANX/CHANY edge count after creating direct connections: 928
CHAN->CHAN type edge count:4790
## Build routing resource graph took 0.00 seconds (max_rss 59.1 MiB, delta_rss +0.0 MiB)
  RR Graph Nodes: 1972
  RR Graph Edges: 6790
Confirming router algorithm: TIMING_DRIVEN.
## Computing router lookahead map
### Computing wire lookahead
### Computing wire lookahead took 0.01 seconds (max_rss 59.1 MiB, delta_rss +0.0 MiB)
### Computing src/opin lookahead
### Computing src/opin lookahead took 0.00 seconds (max_rss 59.1 MiB, delta_rss +0.0 MiB)
## Computing router lookahead map took 0.01 seconds (max_rss 59.1 MiB, delta_rss +0.0 MiB)
## Initializing router criticalities
Initial Net Connection Criticality Histogram:
[        0:      0.1)  8 (  8.8%) |***************
[      0.1:      0.2)  0 (  0.0%) |
[      0.2:      0.3)  5 (  5.5%) |*********
[      0.3:      0.4)  3 (  3.3%) |******
[      0.4:      0.5) 11 ( 12.1%) |********************
[      0.5:      0.6)  4 (  4.4%) |*******
[      0.6:      0.7)  8 (  8.8%) |***************
[      0.7:      0.8) 13 ( 14.3%) |************************
[      0.8:      0.9) 13 ( 14.3%) |************************
[      0.9:        1) 26 ( 28.6%) |************************************************
## Initializing router criticalities took 0.00 seconds (max_rss 59.1 MiB, delta_rss +0.0 MiB)
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    Nets   Conns                                       (ns)       (ns)       (ns)       (ns)       (ns)     Iter
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
   1    0.0     0.0    0    2189      42      89      39 ( 1.978%)     245 (23.6%)    2.549     -57.50     -2.549     -1.104     -0.161      N/A
   2    0.0     0.5    0    2054      32      79      25 ( 1.268%)     249 (23.9%)    2.549     -57.59     -2.549     -1.185     -0.181      N/A
   3    0.0     0.6    1    1879      28      66      24 ( 1.217%)     255 (24.5%)    2.551     -57.57     -2.551     -1.185     -0.181      N/A
   4    0.0     0.8    0    1910      27      68      19 ( 0.963%)     256 (24.6%)    2.551     -57.56     -2.551     -1.104     -0.161      N/A
   5    0.0     1.1    0    2103      24      63      14 ( 0.710%)     255 (24.5%)    2.551     -57.59     -2.551     -1.104     -0.161      N/A
   6    0.0     1.4    0    1396      20      52      10 ( 0.507%)     272 (26.2%)    2.551     -57.99     -2.551     -1.104     -0.161      N/A
   7    0.0     1.9    0    1543      12      36       9 ( 0.456%)     278 (26.7%)    2.551     -58.52     -2.551     -1.185     -0.181      N/A
   8    0.0     2.4    0    1044       7      21       5 ( 0.254%)     280 (26.9%)    2.551     -58.95     -2.551     -1.185     -0.181      N/A
   9    0.0     3.1    0    1083       6      22       4 ( 0.203%)     290 (27.9%)    2.553     -59.19     -2.553    -0.7246     -0.181      N/A
  10    0.0     4.1    0    1020       6      17       3 ( 0.152%)     291 (28.0%)    2.551     -58.95     -2.551    -0.7246     -0.181       13
  11    0.0     5.3    0     964       4      14       4 ( 0.203%)     290 (27.9%)    2.553     -59.19     -2.553    -0.7246     -0.181       13
  12    0.0     6.9    0    1142       5      15       2 ( 0.101%)     294 (28.3%)    2.551     -59.24     -2.551    -0.7246     -0.181       16
  13    0.0     9.0    0     864       3      10       0 ( 0.000%)     296 (28.5%)    2.551     -59.17     -2.551    -0.7246     -0.181       15
Restoring best routing
Critical path: 2.5512 ns
Successfully routed after 13 routing iterations.
Final Net Connection Criticality Histogram:
[        0:      0.1)  8 (  8.8%) |****************
[      0.1:      0.2)  1 (  1.1%) |**
[      0.2:      0.3)  2 (  2.2%) |****
[      0.3:      0.4)  5 (  5.5%) |**********
[      0.4:      0.5)  6 (  6.6%) |************
[      0.5:      0.6) 11 ( 12.1%) |**********************
[      0.6:      0.7)  4 (  4.4%) |********
[      0.7:      0.8)  9 (  9.9%) |******************
[      0.8:      0.9) 21 ( 23.1%) |******************************************
[      0.9:        1) 24 ( 26.4%) |************************************************
Router Stats: total_nets_routed: 216 total_connections_routed: 552 total_heap_pushes: 19191 total_heap_pops: 7392

Attempting to route at 14 channels (binary search bounds: [-1, 26])
## Build routing resource graph
SOURCE->OPIN and IPIN->SINK edge count:1072
OPIN->CHANX/CHANY edge count before creating direct connections: 480
OPIN->CHANX/CHANY edge count after creating direct connections: 480
CHAN->CHAN type edge count:2596
## Build routing resource graph took 0.00 seconds (max_rss 59.1 MiB, delta_rss +0.0 MiB)
  RR Graph Nodes: 1764
  RR Graph Edges: 4148
Confirming router algorithm: TIMING_DRIVEN.
## Computing router lookahead map
### Computing wire lookahead
### Computing wire lookahead took 0.01 seconds (max_rss 59.1 MiB, delta_rss +0.0 MiB)
### Computing src/opin lookahead
Warning 8: Found no more sample locations for SOURCE in clb
Warning 9: Found no more sample locations for OPIN in clb
### Computing src/opin lookahead took 0.00 seconds (max_rss 59.1 MiB, delta_rss +0.0 MiB)
## Computing router lookahead map took 0.01 seconds (max_rss 59.1 MiB, delta_rss +0.0 MiB)
## Initializing router criticalities
Initial Net Connection Criticality Histogram:
[        0:      0.1) 56 ( 61.5%) |************************************************
[      0.1:      0.2)  0 (  0.0%) |
[      0.2:      0.3)  0 (  0.0%) |
[      0.3:      0.4)  0 (  0.0%) |
[      0.4:      0.5) 18 ( 19.8%) |***************
[      0.5:      0.6)  0 (  0.0%) |
[      0.6:      0.7)  0 (  0.0%) |
[      0.7:      0.8)  0 (  0.0%) |
[      0.8:      0.9)  0 (  0.0%) |
[      0.9:        1) 17 ( 18.7%) |***************
## Initializing router criticalities took 0.00 seconds (max_rss 59.1 MiB, delta_rss +0.0 MiB)
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    Nets   Conns                                       (ns)       (ns)       (ns)       (ns)       (ns)     Iter
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Warning 10: No routing path for connection to sink_rr 792, retrying with full device bounding box
Cannot route from clb[0].O[7] (RR node: 484 class: 8 capacity: 1 fan-in: 0 fan-out: 1 SOURCE:484 (2,1)) to clb[0].I[0:39] (RR node: 792 class: 0 capacity: 40 fan-in: 40 fan-out: 0 SINK:792 (3,1)) -- no possible path
Failed to route connection from 'n92' to 'n72' for net '$abc$2350$new_n58_' (#1)
Routing failed for net 1

Attempting to route at 20 channels (binary search bounds: [14, 26])
## Build routing resource graph
SOURCE->OPIN and IPIN->SINK edge count:1072
OPIN->CHANX/CHANY edge count before creating direct connections: 576
OPIN->CHANX/CHANY edge count after creating direct connections: 576
CHAN->CHAN type edge count:3828
## Build routing resource graph took 0.00 seconds (max_rss 59.1 MiB, delta_rss +0.0 MiB)
  RR Graph Nodes: 1868
  RR Graph Edges: 5476
Confirming router algorithm: TIMING_DRIVEN.
## Computing router lookahead map
### Computing wire lookahead
### Computing wire lookahead took 0.01 seconds (max_rss 59.1 MiB, delta_rss +0.0 MiB)
### Computing src/opin lookahead
### Computing src/opin lookahead took 0.00 seconds (max_rss 59.1 MiB, delta_rss +0.0 MiB)
## Computing router lookahead map took 0.01 seconds (max_rss 59.1 MiB, delta_rss +0.0 MiB)
## Initializing router criticalities
Initial Net Connection Criticality Histogram:
[        0:      0.1)  8 (  8.8%) |***************
[      0.1:      0.2)  0 (  0.0%) |
[      0.2:      0.3)  5 (  5.5%) |*********
[      0.3:      0.4)  3 (  3.3%) |******
[      0.4:      0.5) 11 ( 12.1%) |********************
[      0.5:      0.6)  4 (  4.4%) |*******
[      0.6:      0.7)  8 (  8.8%) |***************
[      0.7:      0.8) 13 ( 14.3%) |************************
[      0.8:      0.9) 13 ( 14.3%) |************************
[      0.9:        1) 26 ( 28.6%) |************************************************
## Initializing router criticalities took 0.00 seconds (max_rss 59.1 MiB, delta_rss +0.0 MiB)
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    Nets   Conns                                       (ns)       (ns)       (ns)       (ns)       (ns)     Iter
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
   1    0.0     0.0    0    2571      42      89      44 ( 2.355%)     284 (35.5%)    2.479     -57.07     -2.479     -3.536     -0.338      N/A
   2    0.0     0.5    0    2187      30      71      30 ( 1.606%)     282 (35.2%)    2.479     -57.10     -2.479     -3.536     -0.338      N/A
   3    0.0     0.6    0    1940      22      51      16 ( 0.857%)     286 (35.8%)    2.481     -57.19     -2.481     -1.983     -0.338      N/A
   4    0.0     0.8    0    1959      21      47      16 ( 0.857%)     291 (36.4%)    2.481     -57.36     -2.481     -1.983     -0.338      N/A
   5    0.0     1.1    0    1964      20      44      17 ( 0.910%)     306 (38.2%)    2.479     -57.60     -2.479     -1.977     -0.338      N/A
   6    0.0     1.4    0    2227      20      50      12 ( 0.642%)     308 (38.5%)    2.479     -57.78     -2.479     -1.977     -0.338      N/A
   7    0.0     1.9    0    2000      15      35      12 ( 0.642%)     308 (38.5%)    2.481     -58.22     -2.481     -1.983     -0.338      N/A
   8    0.0     2.4    1    2145      15      38      12 ( 0.642%)     314 (39.2%)    2.479     -58.36     -2.479     -1.985     -0.341      N/A
   9    0.0     3.1    0    1764      12      31       8 ( 0.428%)     328 (41.0%)    2.481     -60.15     -2.481     -1.991     -0.341      N/A
  10    0.0     4.1    0    1862      12      29      12 ( 0.642%)     308 (38.5%)    2.481     -58.49     -2.481     -1.991     -0.341       23
  11    0.0     5.3    1    1941      11      25      11 ( 0.589%)     327 (40.9%)    2.572     -59.90     -2.572     -2.032     -0.354       67
  12    0.0     6.9    0    2187      18      45       6 ( 0.321%)     348 (43.5%)    2.636     -61.11     -2.636     -2.032     -0.354      109
  13    0.0     9.0    0    2273      15      47       4 ( 0.214%)     369 (46.1%)    2.481     -59.64     -2.481     -2.032     -0.354       34
  14    0.0    11.6    0    1435       8      18       4 ( 0.214%)     355 (44.4%)    2.572     -60.27     -2.572     -2.032     -0.354       24
  15    0.0    15.1    0    1974      13      37       6 ( 0.321%)     376 (47.0%)    2.636     -60.52     -2.636     -2.032     -0.354       21
  16    0.0    19.7    0    1696      11      36       2 ( 0.107%)     370 (46.2%)    2.636     -60.55     -2.636     -2.319     -0.443       25
  17    0.0    25.6    0    1786      11      32       3 ( 0.161%)     382 (47.8%)    2.636     -61.38     -2.636     -2.752     -0.594       21
  18    0.0    33.3    1    1510      13      38       1 ( 0.054%)     361 (45.1%)    2.657     -61.28     -2.657     -2.941     -0.657       22
  19    0.0    43.3    0    1760      10      33       2 ( 0.107%)     358 (44.8%)    2.740     -62.29     -2.740     -3.574     -0.637       20
  20    0.0    56.2    0     548       8      25       2 ( 0.107%)     371 (46.4%)    2.794     -63.30     -2.794     -3.574     -0.637       20
  21    0.0    73.1    0     561       9      28       0 ( 0.000%)     356 (44.5%)    2.740     -62.51     -2.740     -3.574     -0.637       22
Restoring best routing
Critical path: 2.73991 ns
Successfully routed after 21 routing iterations.
Final Net Connection Criticality Histogram:
[        0:      0.1)  8 (  8.8%) |******************
[      0.1:      0.2)  1 (  1.1%) |**
[      0.2:      0.3)  2 (  2.2%) |*****
[      0.3:      0.4)  5 (  5.5%) |***********
[      0.4:      0.5)  2 (  2.2%) |*****
[      0.5:      0.6) 10 ( 11.0%) |***********************
[      0.6:      0.7)  6 (  6.6%) |**************
[      0.7:      0.8) 20 ( 22.0%) |**********************************************
[      0.8:      0.9) 21 ( 23.1%) |************************************************
[      0.9:        1) 16 ( 17.6%) |*************************************
Router Stats: total_nets_routed: 336 total_connections_routed: 849 total_heap_pushes: 38290 total_heap_pops: 16048

Attempting to route at 18 channels (binary search bounds: [14, 20])
## Build routing resource graph
SOURCE->OPIN and IPIN->SINK edge count:1072
OPIN->CHANX/CHANY edge count before creating direct connections: 544
OPIN->CHANX/CHANY edge count after creating direct connections: 544
CHAN->CHAN type edge count:3516
## Build routing resource graph took 0.00 seconds (max_rss 59.1 MiB, delta_rss +0.0 MiB)
  RR Graph Nodes: 1832
  RR Graph Edges: 5132
Confirming router algorithm: TIMING_DRIVEN.
## Computing router lookahead map
### Computing wire lookahead
### Computing wire lookahead took 0.01 seconds (max_rss 59.1 MiB, delta_rss +0.0 MiB)
### Computing src/opin lookahead
Warning 11: Found no more sample locations for SOURCE in clb
Warning 12: Found no more sample locations for OPIN in clb
### Computing src/opin lookahead took 0.00 seconds (max_rss 59.1 MiB, delta_rss +0.0 MiB)
## Computing router lookahead map took 0.01 seconds (max_rss 59.1 MiB, delta_rss +0.0 MiB)
## Initializing router criticalities
Initial Net Connection Criticality Histogram:
[        0:      0.1) 58 ( 63.7%) |************************************************
[      0.1:      0.2)  0 (  0.0%) |
[      0.2:      0.3)  0 (  0.0%) |
[      0.3:      0.4)  0 (  0.0%) |
[      0.4:      0.5)  0 (  0.0%) |
[      0.5:      0.6)  0 (  0.0%) |
[      0.6:      0.7)  0 (  0.0%) |
[      0.7:      0.8)  0 (  0.0%) |
[      0.8:      0.9)  0 (  0.0%) |
[      0.9:        1) 33 ( 36.3%) |***************************
## Initializing router criticalities took 0.00 seconds (max_rss 59.1 MiB, delta_rss +0.0 MiB)
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    Nets   Conns                                       (ns)       (ns)       (ns)       (ns)       (ns)     Iter
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Warning 13: No routing path for connection to sink_rr 539, retrying with full device bounding box
Cannot route from clb[0].O[9] (RR node: 170 class: 10 capacity: 1 fan-in: 0 fan-out: 1 SOURCE:170 (1,1)) to clb[0].I[0:39] (RR node: 539 class: 0 capacity: 40 fan-in: 40 fan-out: 0 SINK:539 (2,2)) -- no possible path
Failed to route connection from 'n77' to 'n87' for net 'R_INST.CLK_COUNT[6]' (#30)
Routing failed for net 30
## Build routing resource graph
SOURCE->OPIN and IPIN->SINK edge count:1072
OPIN->CHANX/CHANY edge count before creating direct connections: 576
OPIN->CHANX/CHANY edge count after creating direct connections: 576
CHAN->CHAN type edge count:3828
## Build routing resource graph took 0.00 seconds (max_rss 59.1 MiB, delta_rss +0.0 MiB)
  RR Graph Nodes: 1868
  RR Graph Edges: 5476
Best routing used a channel width factor of 20.
# Routing took 0.11 seconds (max_rss 59.1 MiB, delta_rss +0.0 MiB)

Checking to ensure routing is legal...
# Checking to ensure non-configurable edges are legal
# Checking to ensure non-configurable edges are legal took 0.00 seconds (max_rss 59.1 MiB, delta_rss +0.0 MiB)
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: -3326919
Circuit successfully routed with a channel width factor of 20.
# Synchronize the packed netlist to routing optimization
## Annotating rr_node with routed nets
## Annotating rr_node with routed nets took 0.00 seconds (max_rss 59.1 MiB, delta_rss +0.0 MiB)
Found 111 mismatches between routing and packing results.
Fixed 75 routing traces due to mismatch between routing and packing results.
# Synchronize the packed netlist to routing optimization took 0.00 seconds (max_rss 59.1 MiB, delta_rss +0.0 MiB)
Final Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io         10                                    0.7                          0.3   
       clb          7                                     12                      5.71429   
Absorbed logical nets 46 out of 89 nets, 43 nets not absorbed.


Average number of bends per net: 2.19048  Maximum # of bends: 17

Number of global nets: 1
Number of routed nets (nonglobal): 42
Wire length results (in units of 1 clb segments)...
	Total wirelength: 356, average net length: 8.47619
	Maximum net length: 43

Wire length results in terms of physical segments...
	Total wiring segments used: 147, average wire segments per net: 3.50000
	Maximum segments used by a net: 18
	Total local nets with reserved CLB opins: 0

Routing channel utilization histogram:
[        1:      inf)  0 (  0.0%) |
[      0.9:        1)  0 (  0.0%) |
[      0.8:      0.9)  0 (  0.0%) |
[      0.7:      0.8) 12 ( 24.0%) |************************************************
[      0.5:      0.6)  4 (  8.0%) |****************
[      0.4:      0.5)  6 ( 12.0%) |************************
[      0.3:      0.4)  6 ( 12.0%) |************************
[      0.2:      0.3) 10 ( 20.0%) |****************************************
[      0.1:      0.2)  2 (  4.0%) |********
[        0:      0.1) 10 ( 20.0%) |****************************************
Maximum routing channel utilization:      0.75 at (2,1)

X - Directed channels:   j max occ ave occ capacity
                      ---- ------- ------- --------
                         0      13   7.833       20
                         1      15   9.333       20
                         2      11   5.667       20
                         3       9   4.833       20
                         4       6   3.167       20
Y - Directed channels:   i max occ ave occ capacity
                      ---- ------- ------- --------
                         0       8   4.833       20
                         1      14   6.833       20
                         2       9   5.000       20
                         3      11   5.833       20
                         4      12   6.000       20

Total tracks in x-direction: 100, in y-direction: 100

Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 862304
	Total used logic block area: 377258

Routing area (in minimum width transistor areas)...
	Total routing area: 37447.6, per logic tile: 1040.21

Total Number of Wiring Segments by Direction: direction length number
                                              --------- ------ -------
                                                      X      4    174
                                                      Y      4    174

X - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                            4       0.431

Y - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                            4       0.414

Segment usage by type (index): name type utilization
                               ---- ---- -----------
                                 L4    0       0.845

Final hold Worst Negative Slack (hWNS): -0.636909 ns
Final hold Total Negative Slack (hTNS): -3.57391 ns

Final hold slack histogram:
[ -6.4e-10:   -4e-10)  3 ( 10.0%) |**********
[   -4e-10: -1.7e-10)  7 ( 23.3%) |************************
[ -1.7e-10:  6.5e-11)  1 (  3.3%) |***
[  6.5e-11:    3e-10) 14 ( 46.7%) |************************************************
[    3e-10:  5.3e-10)  0 (  0.0%) |
[  5.3e-10:  7.7e-10)  0 (  0.0%) |
[  7.7e-10:    1e-09)  1 (  3.3%) |***
[    1e-09:  1.2e-09)  2 (  6.7%) |*******
[  1.2e-09:  1.5e-09)  0 (  0.0%) |
[  1.5e-09:  1.7e-09)  2 (  6.7%) |*******

Final critical path delay (least slack): 2.73991 ns, Fmax: 364.975 MHz
Final setup Worst Negative Slack (sWNS): -2.73991 ns
Final setup Total Negative Slack (sTNS): -62.5133 ns

Final setup slack histogram:
[ -2.7e-09: -2.6e-09) 4 ( 13.3%) |**********************
[ -2.6e-09: -2.4e-09) 7 ( 23.3%) |**************************************
[ -2.4e-09: -2.2e-09) 2 (  6.7%) |***********
[ -2.2e-09: -2.1e-09) 1 (  3.3%) |*****
[ -2.1e-09: -1.9e-09) 3 ( 10.0%) |****************
[ -1.9e-09: -1.7e-09) 9 ( 30.0%) |*************************************************
[ -1.7e-09: -1.5e-09) 1 (  3.3%) |*****
[ -1.5e-09: -1.4e-09) 0 (  0.0%) |
[ -1.4e-09: -1.2e-09) 0 (  0.0%) |
[ -1.2e-09:   -1e-09) 3 ( 10.0%) |****************

Final geomean non-virtual intra-domain period: 2.73991 ns (364.975 MHz)
Final fanout-weighted geomean non-virtual intra-domain period: 2.73991 ns (364.975 MHz)

Incr Slack updates 1 in 9.251e-06 sec
Full Max Req/Worst Slack updates 1 in 3.587e-06 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 1.119e-05 sec
Flow timing analysis took 0.0148244 seconds (0.0130085 STA, 0.00181595 slack) (51 full updates: 5 setup, 0 hold, 46 combined).
VPR suceeded
The entire flow of VPR took 0.36 seconds (max_rss 59.1 MiB)

Command line to execute: read_openfpga_arch -f /home/fizza/work/uart_receiver/run010/k6_N10_40nm/UART_RECEIVER_TOP/MIN_ROUTE_CHAN_WIDTH/arch/k6_N10_40nm_openfpga.xml

Confirm selected options when call command 'read_openfpga_arch':
--file, -f: /home/fizza/work/uart_receiver/run010/k6_N10_40nm/UART_RECEIVER_TOP/MIN_ROUTE_CHAN_WIDTH/arch/k6_N10_40nm_openfpga.xml
Reading XML architecture '/home/fizza/work/uart_receiver/run010/k6_N10_40nm/UART_RECEIVER_TOP/MIN_ROUTE_CHAN_WIDTH/arch/k6_N10_40nm_openfpga.xml'...
Read OpenFPGA architecture
Warning 14: Automatically set circuit model 'lut6' to be default in its type.
Warning 15: Automatically set circuit model 'DFFSRQ' to be default in its type.
Warning 16: Automatically set circuit model 'DFFR' to be default in its type.
Warning 17: Automatically set circuit model 'GPIO' to be default in its type.
Use the default configurable memory model 'DFFR' for circuit model 'mux_2level' port 'sram')
Use the default configurable memory model 'DFFR' for circuit model 'mux_2level_tapbuf' port 'sram')
Use the default configurable memory model 'DFFR' for circuit model 'mux_1level_tapbuf' port 'sram')
Use the default configurable memory model 'DFFR' for circuit model 'lut6' port 'sram')
Read OpenFPGA architecture took 0.00 seconds (max_rss 59.1 MiB, delta_rss +0.0 MiB)
Check circuit library
Checking circuit library passed.
Check circuit library took 0.00 seconds (max_rss 59.1 MiB, delta_rss +0.0 MiB)
Found 0 errors when checking configurable memory circuit models!
Found 0 errors when checking tile annotation!

Command line to execute: read_openfpga_simulation_setting -f /home/fizza/OpenFPGA/openfpga_flow/openfpga_simulation_settings/fixed_sim_openfpga.xml

Confirm selected options when call command 'read_openfpga_simulation_setting':
--file, -f: /home/fizza/OpenFPGA/openfpga_flow/openfpga_simulation_settings/fixed_sim_openfpga.xml
Reading XML simulation setting '/home/fizza/OpenFPGA/openfpga_flow/openfpga_simulation_settings/fixed_sim_openfpga.xml'...
Read OpenFPGA simulation settings
Read OpenFPGA simulation settings took 0.00 seconds (max_rss 59.1 MiB, delta_rss +0.0 MiB)

Command line to execute: link_openfpga_arch --activity_file UART_RECEIVER_TOP_ace_out.act --sort_gsb_chan_node_in_edges

Confirm selected options when call command 'link_openfpga_arch':
--activity_file: UART_RECEIVER_TOP_ace_out.act
--sort_gsb_chan_node_in_edges: on
--verbose: off
Link OpenFPGA architecture to VPR architecture
# Build fast look-up for physical tile pins
# Build fast look-up for physical tile pins took 0.00 seconds (max_rss 59.1 MiB, delta_rss +0.0 MiB)

Building annotation for physical modes in pb_type...Done
Check physical mode annotation for pb_types passed.

Building annotation about physical types for pb_type interconnection...Done

Building annotation between operating and physical pb_types...Done
Check physical pb_type annotation for pb_types passed.

Building annotation between physical pb_types and circuit models...Done
Check physical pb_type annotation for circuit model passed.

Building annotation between physical pb_types and mode selection bits...Done
Check pb_type annotation for mode selection bits passed.
Assigning unique indices for primitive pb_graph nodes...Done
Binding operating pb_graph nodes/pins to physical pb_graph nodes/pins...Done
Check pb_graph annotation for physical nodes and pins passed.
Binded 2 routing resource graph switches to circuit models
Binded 1 routing segments to circuit models
Binded 0 direct connections to circuit models
# Annotating rr_node with routed nets
# Annotating rr_node with routed nets took 0.00 seconds (max_rss 59.1 MiB, delta_rss +0.0 MiB)
Loaded node-to-net mapping
Annotating previous nodes for rr_node...Warning 18: Override the previous node 'OPIN:591 side: (TOP,) (2,2)' by previous node 'SINK:476 (2,1)' for node 'CHANX:1608 L4 length:3 (2,2)->(4,2)' with in routing context annotation!
Warning 19: Override the previous node 'SOURCE:484 (2,1)' by previous node 'SINK:160 (1,1)' for node 'OPIN:535 side: (LEFT,) (2,1)' with in routing context annotation!
Warning 20: Override the previous node 'OPIN:535 side: (LEFT,) (2,1)' by previous node 'SINK:539 (2,2)' for node 'CHANY:1736 L4 length:3 (1,1)->(1,3)' with in routing context annotation!
Warning 21: Override the previous node 'IPIN:821 side: (RIGHT,) (3,1)' by previous node 'IPIN:805 side: (RIGHT,) (3,1)' for node 'SINK:792 (3,1)' with in routing context annotation!
Warning 22: Override the previous node 'CHANX:1644 L4 length:3 (2,3)->(4,3)' by previous node 'SINK:792 (3,1)' for node 'CHANY:1811 L4 length:3 (3,3)->(3,1)' with in routing context annotation!
Warning 23: Override the previous node 'IPIN:185 side: (RIGHT,) (1,1)' by previous node 'IPIN:178 side: (BOTTOM,) (1,1)' for node 'SINK:160 (1,1)' with in routing context annotation!
Warning 24: Override the previous node 'SOURCE:483 (2,1)' by previous node 'SINK:160 (1,1)' for node 'OPIN:534 side: (BOTTOM,) (2,1)' with in routing context annotation!
Warning 25: Override the previous node 'IPIN:805 side: (RIGHT,) (3,1)' by previous node 'IPIN:818 side: (BOTTOM,) (3,1)' for node 'SINK:792 (3,1)' with in routing context annotation!
Warning 26: Override the previous node 'OPIN:534 side: (BOTTOM,) (2,1)' by previous node 'SINK:792 (3,1)' for node 'CHANX:1540 L4 length:3 (2,0)->(4,0)' with in routing context annotation!
Warning 27: Override the previous node 'IPIN:558 side: (LEFT,) (2,2)' by previous node 'IPIN:556 side: (RIGHT,) (2,2)' for node 'SINK:539 (2,2)' with in routing context annotation!
Warning 28: Override the previous node 'SINK:792 (3,1)' by previous node 'SINK:539 (2,2)' for node 'CHANX:1540 L4 length:3 (2,0)->(4,0)' with in routing context annotation!
Warning 29: Override the previous node 'IPIN:1123 side: (LEFT,) (4,1)' by previous node 'IPIN:1122 side: (BOTTOM,) (4,1)' for node 'SINK:1108 (4,1)' with in routing context annotation!
Warning 30: Override the previous node 'IPIN:818 side: (BOTTOM,) (3,1)' by previous node 'IPIN:842 side: (BOTTOM,) (3,1)' for node 'SINK:792 (3,1)' with in routing context annotation!
Warning 31: Override the previous node 'SOURCE:1109 (4,1)' by previous node 'SINK:792 (3,1)' for node 'OPIN:1160 side: (TOP,) (4,1)' with in routing context annotation!
Warning 32: Override the previous node 'IPIN:556 side: (RIGHT,) (2,2)' by previous node 'IPIN:567 side: (TOP,) (2,2)' for node 'SINK:539 (2,2)' with in routing context annotation!
Warning 33: Override the previous node 'CHANX:1583 L4 length:1 (4,1)->(4,1)' by previous node 'SINK:539 (2,2)' for node 'CHANY:1822 L4 length:3 (3,2)->(3,4)' with in routing context annotation!
Warning 34: Override the previous node 'IPIN:842 side: (BOTTOM,) (3,1)' by previous node 'IPIN:813 side: (RIGHT,) (3,1)' for node 'SINK:792 (3,1)' with in routing context annotation!
Warning 35: Override the previous node 'IPIN:567 side: (TOP,) (2,2)' by previous node 'IPIN:569 side: (BOTTOM,) (2,2)' for node 'SINK:539 (2,2)' with in routing context annotation!
Warning 36: Override the previous node 'CHANY:1848 L4 length:3 (4,1)->(4,3)' by previous node 'SINK:539 (2,2)' for node 'CHANX:1573 L4 length:4 (4,1)->(1,1)' with in routing context annotation!
Warning 37: Override the previous node 'IPIN:813 side: (RIGHT,) (3,1)' by previous node 'IPIN:816 side: (TOP,) (3,1)' for node 'SINK:792 (3,1)' with in routing context annotation!
Warning 38: Override the previous node 'IPIN:816 side: (TOP,) (3,1)' by previous node 'IPIN:814 side: (BOTTOM,) (3,1)' for node 'SINK:792 (3,1)' with in routing context annotation!
Warning 39: Override the previous node 'CHANY:1741 L4 length:1 (1,1)->(1,1)' by previous node 'SINK:792 (3,1)' for node 'CHANX:1542 L4 length:3 (2,0)->(4,0)' with in routing context annotation!
Warning 40: Override the previous node 'IPIN:1122 side: (BOTTOM,) (4,1)' by previous node 'IPIN:1138 side: (BOTTOM,) (4,1)' for node 'SINK:1108 (4,1)' with in routing context annotation!
Warning 41: Override the previous node 'IPIN:1138 side: (BOTTOM,) (4,1)' by previous node 'IPIN:1126 side: (BOTTOM,) (4,1)' for node 'SINK:1108 (4,1)' with in routing context annotation!
Warning 42: Override the previous node 'OPIN:781 side: (TOP,) (3,0)' by previous node 'SINK:1108 (4,1)' for node 'CHANX:1546 L4 length:2 (3,0)->(4,0)' with in routing context annotation!
Warning 43: Override the previous node 'IPIN:814 side: (BOTTOM,) (3,1)' by previous node 'IPIN:806 side: (BOTTOM,) (3,1)' for node 'SINK:792 (3,1)' with in routing context annotation!
Warning 44: Override the previous node 'SINK:1108 (4,1)' by previous node 'SINK:792 (3,1)' for node 'CHANX:1546 L4 length:2 (3,0)->(4,0)' with in routing context annotation!
Warning 45: Override the previous node 'IPIN:569 side: (BOTTOM,) (2,2)' by previous node 'IPIN:553 side: (BOTTOM,) (2,2)' for node 'SINK:539 (2,2)' with in routing context annotation!
Warning 46: Override the previous node 'CHANY:1849 L4 length:3 (4,3)->(4,1)' by previous node 'SINK:539 (2,2)' for node 'CHANX:1575 L4 length:3 (4,1)->(2,1)' with in routing context annotation!
Warning 47: Override the previous node 'IPIN:178 side: (BOTTOM,) (1,1)' by previous node 'IPIN:184 side: (TOP,) (1,1)' for node 'SINK:160 (1,1)' with in routing context annotation!
Warning 48: Override the previous node 'SINK:539 (2,2)' by previous node 'SINK:160 (1,1)' for node 'CHANX:1575 L4 length:3 (4,1)->(2,1)' with in routing context annotation!
Warning 49: Override the previous node 'IPIN:499 side: (LEFT,) (2,1)' by previous node 'IPIN:512 side: (TOP,) (2,1)' for node 'SINK:476 (2,1)' with in routing context annotation!
Warning 50: Override the previous node 'SINK:792 (3,1)' by previous node 'SINK:476 (2,1)' for node 'CHANX:1546 L4 length:2 (3,0)->(4,0)' with in routing context annotation!
Warning 51: Override the previous node 'IPIN:618 side: (TOP,) (2,3)' by previous node 'IPIN:630 side: (TOP,) (2,3)' for node 'SINK:602 (2,3)' with in routing context annotation!
Warning 52: Override the previous node 'IPIN:184 side: (TOP,) (1,1)' by previous node 'IPIN:180 side: (TOP,) (1,1)' for node 'SINK:160 (1,1)' with in routing context annotation!
Warning 53: Override the previous node 'OPIN:1164 side: (TOP,) (4,1)' by previous node 'SINK:160 (1,1)' for node 'CHANX:1557 L4 length:4 (4,1)->(1,1)' with in routing context annotation!
Warning 54: Override the previous node 'IPIN:553 side: (BOTTOM,) (2,2)' by previous node 'IPIN:565 side: (BOTTOM,) (2,2)' for node 'SINK:539 (2,2)' with in routing context annotation!
Warning 55: Override the previous node 'SINK:160 (1,1)' by previous node 'SINK:539 (2,2)' for node 'CHANX:1557 L4 length:4 (4,1)->(1,1)' with in routing context annotation!
Warning 56: Override the previous node 'IPIN:806 side: (BOTTOM,) (3,1)' by previous node 'IPIN:828 side: (TOP,) (3,1)' for node 'SINK:792 (3,1)' with in routing context annotation!
Warning 57: Override the previous node 'IPIN:828 side: (TOP,) (3,1)' by previous node 'IPIN:822 side: (BOTTOM,) (3,1)' for node 'SINK:792 (3,1)' with in routing context annotation!
Warning 58: Override the previous node 'OPIN:779 side: (TOP,) (3,0)' by previous node 'SINK:792 (3,1)' for node 'CHANX:1548 L4 length:2 (3,0)->(4,0)' with in routing context annotation!
Warning 59: Override the previous node 'IPIN:630 side: (TOP,) (2,3)' by previous node 'IPIN:616 side: (BOTTOM,) (2,3)' for node 'SINK:602 (2,3)' with in routing context annotation!
Warning 60: Override the previous node 'CHANY:1842 L4 length:4 (4,1)->(4,4)' by previous node 'SINK:602 (2,3)' for node 'CHANX:1601 L4 length:4 (4,2)->(1,2)' with in routing context annotation!
Warning 61: Override the previous node 'IPIN:180 side: (TOP,) (1,1)' by previous node 'IPIN:177 side: (RIGHT,) (1,1)' for node 'SINK:160 (1,1)' with in routing context annotation!
Warning 62: Override the previous node 'SINK:602 (2,3)' by previous node 'SINK:160 (1,1)' for node 'CHANX:1601 L4 length:4 (4,2)->(1,2)' with in routing context annotation!
Warning 63: Override the previous node 'IPIN:565 side: (BOTTOM,) (2,2)' by previous node 'IPIN:551 side: (TOP,) (2,2)' for node 'SINK:539 (2,2)' with in routing context annotation!
Warning 64: Override the previous node 'IPIN:822 side: (BOTTOM,) (3,1)' by previous node 'IPIN:804 side: (TOP,) (3,1)' for node 'SINK:792 (3,1)' with in routing context annotation!
Warning 65: Override the previous node 'IPIN:804 side: (TOP,) (3,1)' by previous node 'IPIN:820 side: (TOP,) (3,1)' for node 'SINK:792 (3,1)' with in routing context annotation!
Warning 66: Override the previous node 'IPIN:1126 side: (BOTTOM,) (4,1)' by previous node 'IPIN:1128 side: (TOP,) (4,1)' for node 'SINK:1108 (4,1)' with in routing context annotation!
Warning 67: Override the previous node 'OPIN:592 side: (RIGHT,) (2,2)' by previous node 'SINK:1108 (4,1)' for node 'CHANY:1763 L4 length:2 (2,2)->(2,1)' with in routing context annotation!
Warning 68: Override the previous node 'IPIN:820 side: (TOP,) (3,1)' by previous node 'IPIN:839 side: (LEFT,) (3,1)' for node 'SINK:792 (3,1)' with in routing context annotation!
Warning 69: Override the previous node 'SINK:1108 (4,1)' by previous node 'SINK:792 (3,1)' for node 'CHANY:1763 L4 length:2 (2,2)->(2,1)' with in routing context annotation!
Warning 70: Override the previous node 'IPIN:512 side: (TOP,) (2,1)' by previous node 'IPIN:521 side: (RIGHT,) (2,1)' for node 'SINK:476 (2,1)' with in routing context annotation!
Warning 71: Override the previous node 'IPIN:1128 side: (TOP,) (4,1)' by previous node 'IPIN:1135 side: (LEFT,) (4,1)' for node 'SINK:1108 (4,1)' with in routing context annotation!
Warning 72: Override the previous node 'IPIN:1135 side: (LEFT,) (4,1)' by previous node 'IPIN:1132 side: (TOP,) (4,1)' for node 'SINK:1108 (4,1)' with in routing context annotation!
Warning 73: Override the previous node 'OPIN:847 side: (LEFT,) (3,1)' by previous node 'SINK:1108 (4,1)' for node 'CHANY:1768 L4 length:1 (2,1)->(2,1)' with in routing context annotation!
Warning 74: Override the previous node 'IPIN:521 side: (RIGHT,) (2,1)' by previous node 'IPIN:517 side: (RIGHT,) (2,1)' for node 'SINK:476 (2,1)' with in routing context annotation!
Warning 75: Override the previous node 'IPIN:177 side: (RIGHT,) (1,1)' by previous node 'IPIN:172 side: (TOP,) (1,1)' for node 'SINK:160 (1,1)' with in routing context annotation!
Warning 76: Override the previous node 'CHANY:1800 L4 length:2 (3,1)->(3,2)' by previous node 'SINK:160 (1,1)' for node 'CHANX:1563 L4 length:3 (3,1)->(1,1)' with in routing context annotation!
Warning 77: Override the previous node 'IPIN:517 side: (RIGHT,) (2,1)' by previous node 'IPIN:492 side: (TOP,) (2,1)' for node 'SINK:476 (2,1)' with in routing context annotation!
Warning 78: Override the previous node 'IPIN:172 side: (TOP,) (1,1)' by previous node 'IPIN:182 side: (BOTTOM,) (1,1)' for node 'SINK:160 (1,1)' with in routing context annotation!
Warning 79: Override the previous node 'OPIN:850 side: (BOTTOM,) (3,1)' by previous node 'SINK:160 (1,1)' for node 'CHANX:1535 L4 length:3 (3,0)->(1,0)' with in routing context annotation!
Warning 80: Override the previous node 'IPIN:616 side: (BOTTOM,) (2,3)' by previous node 'IPIN:619 side: (RIGHT,) (2,3)' for node 'SINK:602 (2,3)' with in routing context annotation!
Warning 81: Override the previous node 'SINK:160 (1,1)' by previous node 'SINK:602 (2,3)' for node 'CHANX:1535 L4 length:3 (3,0)->(1,0)' with in routing context annotation!
Warning 82: Override the previous node 'IPIN:492 side: (TOP,) (2,1)' by previous node 'IPIN:511 side: (LEFT,) (2,1)' for node 'SINK:476 (2,1)' with in routing context annotation!
Warning 83: Override the previous node 'CHANX:1535 L4 length:3 (3,0)->(1,0)' by previous node 'SINK:476 (2,1)' for node 'CHANY:1742 L4 length:2 (1,1)->(1,2)' with in routing context annotation!
Warning 84: Override the previous node 'IPIN:551 side: (TOP,) (2,2)' by previous node 'IPIN:554 side: (LEFT,) (2,2)' for node 'SINK:539 (2,2)' with in routing context annotation!
Warning 85: Override the previous node 'IPIN:1132 side: (TOP,) (4,1)' by previous node 'IPIN:1139 side: (LEFT,) (4,1)' for node 'SINK:1108 (4,1)' with in routing context annotation!
Warning 86: Override the previous node 'OPIN:853 side: (RIGHT,) (3,1)' by previous node 'SINK:1108 (4,1)' for node 'CHANY:1815 L4 length:1 (3,1)->(3,1)' with in routing context annotation!
Warning 87: Override the previous node 'IPIN:511 side: (LEFT,) (2,1)' by previous node 'IPIN:490 side: (BOTTOM,) (2,1)' for node 'SINK:476 (2,1)' with in routing context annotation!
Warning 88: Override the previous node 'CHANY:1837 L4 length:1 (4,1)->(4,1)' by previous node 'SINK:487 (2,1)' for node 'CHANX:1545 L4 length:3 (4,0)->(2,0)' with in routing context annotation!
Warning 89: Override the previous node 'OPIN:1103 side: (TOP,) (4,0)' by previous node 'SINK:1119 (4,1)' for node 'CHANX:1543 L4 length:3 (4,0)->(2,0)' with in routing context annotation!
Warning 90: Override the previous node 'SINK:1119 (4,1)' by previous node 'SINK:550 (2,2)' for node 'CHANX:1543 L4 length:3 (4,0)->(2,0)' with in routing context annotation!
Warning 91: Override the previous node 'CHANX:1543 L4 length:3 (4,0)->(2,0)' by previous node 'SINK:613 (2,3)' for node 'CHANY:1808 L4 length:2 (3,1)->(3,2)' with in routing context annotation!
Warning 92: Override the previous node 'CHANY:1839 L4 length:2 (4,2)->(4,1)' by previous node 'SINK:171 (1,1)' for node 'CHANX:1537 L4 length:4 (4,0)->(1,0)' with in routing context annotation!
Warning 93: Override the previous node 'IPIN:182 side: (BOTTOM,) (1,1)' by previous node 'IPIN:176 side: (TOP,) (1,1)' for node 'SINK:160 (1,1)' with in routing context annotation!
Warning 94: Override the previous node 'CHANY:1804 L4 length:4 (3,1)->(3,4)' by previous node 'SINK:160 (1,1)' for node 'CHANX:1555 L4 length:3 (3,1)->(1,1)' with in routing context annotation!
Warning 95: Override the previous node 'IPIN:554 side: (LEFT,) (2,2)' by previous node 'IPIN:561 side: (BOTTOM,) (2,2)' for node 'SINK:539 (2,2)' with in routing context annotation!
Warning 96: Override the previous node 'SINK:160 (1,1)' by previous node 'SINK:539 (2,2)' for node 'CHANX:1555 L4 length:3 (3,1)->(1,1)' with in routing context annotation!
Warning 97: Override the previous node 'IPIN:490 side: (BOTTOM,) (2,1)' by previous node 'IPIN:496 side: (TOP,) (2,1)' for node 'SINK:476 (2,1)' with in routing context annotation!
Warning 98: Override the previous node 'IPIN:496 side: (TOP,) (2,1)' by previous node 'IPIN:507 side: (LEFT,) (2,1)' for node 'SINK:476 (2,1)' with in routing context annotation!
Warning 99: Override the previous node 'OPIN:594 side: (LEFT,) (2,2)' by previous node 'SINK:476 (2,1)' for node 'CHANY:1743 L4 length:2 (1,2)->(1,1)' with in routing context annotation!
Warning 100: Override the previous node 'IPIN:176 side: (TOP,) (1,1)' by previous node 'IPIN:189 side: (RIGHT,) (1,1)' for node 'SINK:160 (1,1)' with in routing context annotation!
Warning 101: Override the previous node 'SINK:476 (2,1)' by previous node 'SINK:160 (1,1)' for node 'CHANY:1743 L4 length:2 (1,2)->(1,1)' with in routing context annotation!
Warning 102: Override the previous node 'IPIN:1139 side: (LEFT,) (4,1)' by previous node 'IPIN:1134 side: (BOTTOM,) (4,1)' for node 'SINK:1108 (4,1)' with in routing context annotation!
Warning 103: Override the previous node 'IPIN:189 side: (RIGHT,) (1,1)' by previous node 'IPIN:188 side: (TOP,) (1,1)' for node 'SINK:160 (1,1)' with in routing context annotation!
Warning 104: Override the previous node 'IPIN:561 side: (BOTTOM,) (2,2)' by previous node 'IPIN:559 side: (TOP,) (2,2)' for node 'SINK:539 (2,2)' with in routing context annotation!
Warning 105: Override the previous node 'CHANY:1834 L4 length:4 (4,1)->(4,4)' by previous node 'SINK:539 (2,2)' for node 'CHANX:1609 L4 length:3 (4,2)->(2,2)' with in routing context annotation!
Warning 106: Override the previous node 'IPIN:507 side: (LEFT,) (2,1)' by previous node 'IPIN:515 side: (LEFT,) (2,1)' for node 'SINK:476 (2,1)' with in routing context annotation!
Warning 107: Override the previous node 'CHANX:1609 L4 length:3 (4,2)->(2,2)' by previous node 'SINK:476 (2,1)' for node 'CHANY:1735 L4 length:2 (1,2)->(1,1)' with in routing context annotation!
Warning 108: Override the previous node 'IPIN:188 side: (TOP,) (1,1)' by previous node 'IPIN:197 side: (RIGHT,) (1,1)' for node 'SINK:160 (1,1)' with in routing context annotation!
Warning 109: Override the previous node 'IPIN:197 side: (RIGHT,) (1,1)' by previous node 'IPIN:207 side: (LEFT,) (1,1)' for node 'SINK:160 (1,1)' with in routing context annotation!
Warning 110: Override the previous node 'IPIN:619 side: (RIGHT,) (2,3)' by previous node 'IPIN:625 side: (LEFT,) (2,3)' for node 'SINK:602 (2,3)' with in routing context annotation!
Warning 111: Override the previous node 'OPIN:531 side: (LEFT,) (2,1)' by previous node 'SINK:602 (2,3)' for node 'CHANY:1734 L4 length:2 (1,1)->(1,2)' with in routing context annotation!
Warning 112: Override the previous node 'IPIN:207 side: (LEFT,) (1,1)' by previous node 'IPIN:173 side: (RIGHT,) (1,1)' for node 'SINK:160 (1,1)' with in routing context annotation!
Warning 113: Override the previous node 'IPIN:173 side: (RIGHT,) (1,1)' by previous node 'IPIN:183 side: (LEFT,) (1,1)' for node 'SINK:160 (1,1)' with in routing context annotation!
Warning 114: Override the previous node 'OPIN:654 side: (TOP,) (2,3)' by previous node 'SINK:160 (1,1)' for node 'CHANX:1627 L4 length:2 (2,3)->(1,3)' with in routing context annotation!
Warning 115: Override the previous node 'IPIN:515 side: (LEFT,) (2,1)' by previous node 'IPIN:491 side: (LEFT,) (2,1)' for node 'SINK:476 (2,1)' with in routing context annotation!
Warning 116: Override the previous node 'IPIN:625 side: (LEFT,) (2,3)' by previous node 'IPIN:627 side: (RIGHT,) (2,3)' for node 'SINK:602 (2,3)' with in routing context annotation!
Warning 117: Override the previous node 'IPIN:491 side: (LEFT,) (2,1)' by previous node 'IPIN:506 side: (BOTTOM,) (2,1)' for node 'SINK:476 (2,1)' with in routing context annotation!
Warning 118: Override the previous node 'IPIN:506 side: (BOTTOM,) (2,1)' by previous node 'IPIN:504 side: (TOP,) (2,1)' for node 'SINK:476 (2,1)' with in routing context annotation!
Warning 119: Override the previous node 'OPIN:215 side: (LEFT,) (1,1)' by previous node 'SINK:476 (2,1)' for node 'CHANY:1710 L4 length:4 (0,1)->(0,4)' with in routing context annotation!
Warning 120: Override the previous node 'IPIN:627 side: (RIGHT,) (2,3)' by previous node 'IPIN:628 side: (BOTTOM,) (2,3)' for node 'SINK:602 (2,3)' with in routing context annotation!
Warning 121: Override the previous node 'CHANY:1710 L4 length:4 (0,1)->(0,4)' by previous node 'SINK:602 (2,3)' for node 'CHANX:1588 L4 length:2 (1,2)->(2,2)' with in routing context annotation!
Warning 122: Override the previous node 'IPIN:559 side: (TOP,) (2,2)' by previous node 'IPIN:563 side: (TOP,) (2,2)' for node 'SINK:539 (2,2)' with in routing context annotation!
Warning 123: Override the previous node 'IPIN:504 side: (TOP,) (2,1)' by previous node 'IPIN:500 side: (TOP,) (2,1)' for node 'SINK:476 (2,1)' with in routing context annotation!
Warning 124: Override the previous node 'OPIN:216 side: (TOP,) (1,1)' by previous node 'SINK:476 (2,1)' for node 'CHANX:1556 L4 length:4 (1,1)->(4,1)' with in routing context annotation!
Warning 125: Override the previous node 'IPIN:563 side: (TOP,) (2,2)' by previous node 'IPIN:589 side: (BOTTOM,) (2,2)' for node 'SINK:539 (2,2)' with in routing context annotation!
Warning 126: Override the previous node 'SINK:476 (2,1)' by previous node 'SINK:539 (2,2)' for node 'CHANX:1556 L4 length:4 (1,1)->(4,1)' with in routing context annotation!
Warning 127: Override the previous node 'IPIN:1134 side: (BOTTOM,) (4,1)' by previous node 'IPIN:1148 side: (TOP,) (4,1)' for node 'SINK:1108 (4,1)' with in routing context annotation!
Warning 128: Override the previous node 'IPIN:589 side: (BOTTOM,) (2,2)' by previous node 'IPIN:578 side: (LEFT,) (2,2)' for node 'SINK:539 (2,2)' with in routing context annotation!
Warning 129: Override the previous node 'OPIN:221 side: (RIGHT,) (1,1)' by previous node 'SINK:539 (2,2)' for node 'CHANY:1732 L4 length:1 (1,1)->(1,1)' with in routing context annotation!
Warning 130: Override the previous node 'IPIN:500 side: (TOP,) (2,1)' by previous node 'IPIN:503 side: (LEFT,) (2,1)' for node 'SINK:476 (2,1)' with in routing context annotation!
Warning 131: Override the previous node 'IPIN:1148 side: (TOP,) (4,1)' by previous node 'IPIN:1124 side: (TOP,) (4,1)' for node 'SINK:1108 (4,1)' with in routing context annotation!
Warning 132: Override the previous node 'IPIN:503 side: (LEFT,) (2,1)' by previous node 'IPIN:493 side: (RIGHT,) (2,1)' for node 'SINK:476 (2,1)' with in routing context annotation!
Warning 133: Override the previous node 'IPIN:493 side: (RIGHT,) (2,1)' by previous node 'IPIN:488 side: (TOP,) (2,1)' for node 'SINK:476 (2,1)' with in routing context annotation!
Warning 134: Override the previous node 'IPIN:488 side: (TOP,) (2,1)' by previous node 'IPIN:501 side: (RIGHT,) (2,1)' for node 'SINK:476 (2,1)' with in routing context annotation!
Warning 135: Override the previous node 'IPIN:628 side: (BOTTOM,) (2,3)' by previous node 'IPIN:633 side: (LEFT,) (2,3)' for node 'SINK:602 (2,3)' with in routing context annotation!
Warning 136: Override the previous node 'IPIN:633 side: (LEFT,) (2,3)' by previous node 'IPIN:614 side: (TOP,) (2,3)' for node 'SINK:602 (2,3)' with in routing context annotation!
Done with 414 nodes mapping
Built 5476 incoming edges for routing resource graph
# Build General Switch Block(GSB) annotation on top of routing resource graph
[4%] Backannotated GSB[0][0]
[8%] Backannotated GSB[0][1]
[12%] Backannotated GSB[0][2]
[16%] Backannotated GSB[0][3]
[20%] Backannotated GSB[0][4]
[24%] Backannotated GSB[1][0]
[28%] Backannotated GSB[1][1]
[32%] Backannotated GSB[1][2]
[36%] Backannotated GSB[1][3]
[40%] Backannotated GSB[1][4]
[44%] Backannotated GSB[2][0]
[48%] Backannotated GSB[2][1]
[52%] Backannotated GSB[2][2]
[56%] Backannotated GSB[2][3]
[60%] Backannotated GSB[2][4]
[64%] Backannotated GSB[3][0]
[68%] Backannotated GSB[3][1]
[72%] Backannotated GSB[3][2]
[76%] Backannotated GSB[3][3]
[80%] Backannotated GSB[3][4]
[84%] Backannotated GSB[4][0]
[88%] Backannotated GSB[4][1]
[92%] Backannotated GSB[4][2]
[96%] Backannotated GSB[4][3]
[100%] Backannotated GSB[4][4]
Backannotated 25 General Switch Blocks (GSBs).
# Build General Switch Block(GSB) annotation on top of routing resource graph took 0.00 seconds (max_rss 59.1 MiB, delta_rss +0.0 MiB)
# Sort incoming edges for each routing track output node of General Switch Block(GSB)
[4%] Sorted incoming edges for each routing track output node of GSB[0][0]
[8%] Sorted incoming edges for each routing track output node of GSB[0][1]
[12%] Sorted incoming edges for each routing track output node of GSB[0][2]
[16%] Sorted incoming edges for each routing track output node of GSB[0][3]
[20%] Sorted incoming edges for each routing track output node of GSB[0][4]
[24%] Sorted incoming edges for each routing track output node of GSB[1][0]
[28%] Sorted incoming edges for each routing track output node of GSB[1][1]
[32%] Sorted incoming edges for each routing track output node of GSB[1][2]
[36%] Sorted incoming edges for each routing track output node of GSB[1][3]
[40%] Sorted incoming edges for each routing track output node of GSB[1][4]
[44%] Sorted incoming edges for each routing track output node of GSB[2][0]
[48%] Sorted incoming edges for each routing track output node of GSB[2][1]
[52%] Sorted incoming edges for each routing track output node of GSB[2][2]
[56%] Sorted incoming edges for each routing track output node of GSB[2][3]
[60%] Sorted incoming edges for each routing track output node of GSB[2][4]
[64%] Sorted incoming edges for each routing track output node of GSB[3][0]
[68%] Sorted incoming edges for each routing track output node of GSB[3][1]
[72%] Sorted incoming edges for each routing track output node of GSB[3][2]
[76%] Sorted incoming edges for each routing track output node of GSB[3][3]
[80%] Sorted incoming edges for each routing track output node of GSB[3][4]
[84%] Sorted incoming edges for each routing track output node of GSB[4][0]
[88%] Sorted incoming edges for each routing track output node of GSB[4][1]
[92%] Sorted incoming edges for each routing track output node of GSB[4][2]
[96%] Sorted incoming edges for each routing track output node of GSB[4][3]
[100%] Sorted incoming edges for each routing track output node of GSB[4][4]
Sorted incoming edges for each routing track output node of 25 General Switch Blocks (GSBs).
# Sort incoming edges for each routing track output node of General Switch Block(GSB) took 0.00 seconds (max_rss 59.1 MiB, delta_rss +0.0 MiB)
# Sort incoming edges for each input pin node of General Switch Block(GSB)
[4%] Sorted incoming edges for each input pin node of GSB[0][0]
[8%] Sorted incoming edges for each input pin node of GSB[0][1]
[12%] Sorted incoming edges for each input pin node of GSB[0][2]
[16%] Sorted incoming edges for each input pin node of GSB[0][3]
[20%] Sorted incoming edges for each input pin node of GSB[0][4]
[24%] Sorted incoming edges for each input pin node of GSB[1][0]
[28%] Sorted incoming edges for each input pin node of GSB[1][1]
[32%] Sorted incoming edges for each input pin node of GSB[1][2]
[36%] Sorted incoming edges for each input pin node of GSB[1][3]
[40%] Sorted incoming edges for each input pin node of GSB[1][4]
[44%] Sorted incoming edges for each input pin node of GSB[2][0]
[48%] Sorted incoming edges for each input pin node of GSB[2][1]
[52%] Sorted incoming edges for each input pin node of GSB[2][2]
[56%] Sorted incoming edges for each input pin node of GSB[2][3]
[60%] Sorted incoming edges for each input pin node of GSB[2][4]
[64%] Sorted incoming edges for each input pin node of GSB[3][0]
[68%] Sorted incoming edges for each input pin node of GSB[3][1]
[72%] Sorted incoming edges for each input pin node of GSB[3][2]
[76%] Sorted incoming edges for each input pin node of GSB[3][3]
[80%] Sorted incoming edges for each input pin node of GSB[3][4]
[84%] Sorted incoming edges for each input pin node of GSB[4][0]
[88%] Sorted incoming edges for each input pin node of GSB[4][1]
[92%] Sorted incoming edges for each input pin node of GSB[4][2]
[96%] Sorted incoming edges for each input pin node of GSB[4][3]
[100%] Sorted incoming edges for each input pin node of GSB[4][4]
Sorted incoming edges for each input pin node of 25 General Switch Blocks (GSBs).
# Sort incoming edges for each input pin node of General Switch Block(GSB) took 0.00 seconds (max_rss 59.1 MiB, delta_rss +0.0 MiB)
# Build a library of physical multiplexers
Built a multiplexer library of 16 physical multiplexers.
Maximum multiplexer size is 64.
# Build a library of physical multiplexers took 0.00 seconds (max_rss 59.1 MiB, delta_rss +0.0 MiB)
# Build the annotation about direct connection between tiles
Built 0 tile-to-tile direct connections
# Build the annotation about direct connection between tiles took 0.00 seconds (max_rss 59.1 MiB, delta_rss +0.0 MiB)
Building annotation for post-routing and clustering synchornization results...Done
Building annotation for mapped blocks on grid locations...Done
Warning 137: Net i_dv found in activity file, but it does not exist in the .blif file.
Warning 138: Net tx_dat[0] found in activity file, but it does not exist in the .blif file.
Warning 139: Net tx_dat[1] found in activity file, but it does not exist in the .blif file.
Warning 140: Net tx_dat[2] found in activity file, but it does not exist in the .blif file.
Warning 141: Net tx_dat[3] found in activity file, but it does not exist in the .blif file.
Warning 142: Net $undef found in activity file, but it does not exist in the .blif file.
Warning 143: Net t_done found in activity file, but it does not exist in the .blif file.
Will apply operating clock frequency 500 [MHz] to simulations
Will apply 10 operating clock cycles to simulations
Link OpenFPGA architecture to VPR architecture took 0.01 seconds (max_rss 59.1 MiB, delta_rss +0.0 MiB)

Command line to execute: check_netlist_naming_conflict --fix --report ./netlist_renaming.xml

Confirm selected options when call command 'check_netlist_naming_conflict':
--fix: on
--report: ./netlist_renaming.xml
Check naming violations of netlist blocks and nets
Fixed 126 naming conflicts in the netlist.
Naming fix-up report is generated to file './netlist_renaming.xml'
Check naming violations of netlist blocks and nets took 0.00 seconds (max_rss 59.1 MiB, delta_rss +0.0 MiB)

Command line to execute: lut_truth_table_fixup

Confirm selected options when call command 'lut_truth_table_fixup':
--verbose: off
Fix up LUT truth tables after packing optimization
Fix up LUT truth tables after packing optimization took 0.00 seconds (max_rss 59.1 MiB, delta_rss +0.0 MiB)

Command line to execute: build_fabric --compress_routing

Confirm selected options when call command 'build_fabric':
--frame_view: off
--compress_routing: on
--duplicate_grid_pin: off
--load_fabric_key: off
--write_fabric_key: off
--generate_random_fabric_key: off
--verbose: off
Identify unique General Switch Blocks (GSBs)
Detected 20 unique general switch blocks from a total of 25 (compression rate=25.00%)
Identify unique General Switch Blocks (GSBs) took 0.00 seconds (max_rss 59.1 MiB, delta_rss +0.0 MiB)


Build fabric module graph
# Build constant generator modules
# Build constant generator modules took 0.00 seconds (max_rss 59.1 MiB, delta_rss +0.0 MiB)
# Build user-defined modules
# Build user-defined modules took 0.00 seconds (max_rss 59.1 MiB, delta_rss +0.0 MiB)
# Build essential (inverter/buffer/logic gate) modules
# Build essential (inverter/buffer/logic gate) modules took 0.00 seconds (max_rss 59.1 MiB, delta_rss +0.0 MiB)
# Build local encoder (for multiplexers) modules
# Build local encoder (for multiplexers) modules took 0.00 seconds (max_rss 59.1 MiB, delta_rss +0.0 MiB)
# Building multiplexer modules
# Building multiplexer modules took 0.00 seconds (max_rss 59.1 MiB, delta_rss +0.0 MiB)
# Build Look-Up Table (LUT) modules
# Build Look-Up Table (LUT) modules took 0.00 seconds (max_rss 59.1 MiB, delta_rss +0.0 MiB)
# Build wire modules
# Build wire modules took 0.00 seconds (max_rss 59.1 MiB, delta_rss +0.0 MiB)
# Build memory modules
# Build memory modules took 0.00 seconds (max_rss 59.1 MiB, delta_rss +0.0 MiB)
# Build grid modules
Building logical tiles...Done
Building physical tiles...Done
# Build grid modules took 0.01 seconds (max_rss 59.1 MiB, delta_rss +0.0 MiB)
# Build unique routing modules...
# Build unique routing modules... took 0.03 seconds (max_rss 59.1 MiB, delta_rss +0.0 MiB)
# Build FPGA fabric module
## Add grid instances to top module
## Add grid instances to top module took 0.00 seconds (max_rss 59.1 MiB, delta_rss +0.0 MiB)
## Add switch block instances to top module
## Add switch block instances to top module took 0.00 seconds (max_rss 59.1 MiB, delta_rss +0.0 MiB)
## Add connection block instances to top module
## Add connection block instances to top module took 0.00 seconds (max_rss 59.1 MiB, delta_rss +0.0 MiB)
## Add connection block instances to top module
## Add connection block instances to top module took 0.00 seconds (max_rss 59.1 MiB, delta_rss +0.0 MiB)
## Add module nets between grids and GSBs
## Add module nets between grids and GSBs took 0.01 seconds (max_rss 59.1 MiB, delta_rss +0.0 MiB)
## Add module nets for inter-tile connections
## Add module nets for inter-tile connections took 0.00 seconds (max_rss 59.1 MiB, delta_rss +0.0 MiB)
## Build configurable regions for the top module
## Build configurable regions for the top module took 0.00 seconds (max_rss 59.1 MiB, delta_rss +0.0 MiB)
## Add module nets for configuration buses
## Add module nets for configuration buses took 0.00 seconds (max_rss 59.1 MiB, delta_rss +0.0 MiB)
# Build FPGA fabric module took 0.02 seconds (max_rss 59.1 MiB, delta_rss +0.0 MiB)
Build fabric module graph took 0.06 seconds (max_rss 59.1 MiB, delta_rss +0.0 MiB)
Create I/O location mapping for top module
Create I/O location mapping for top module took 0.00 seconds (max_rss 59.1 MiB, delta_rss +0.0 MiB)
Create global port info for top module
Create global port info for top module took 0.00 seconds (max_rss 59.1 MiB, delta_rss +0.0 MiB)

Command line to execute: write_fabric_hierarchy --file ./fabric_hierarchy.txt

Confirm selected options when call command 'write_fabric_hierarchy':
--file, -f: ./fabric_hierarchy.txt
--depth: off
--verbose: off
Warning 144: Directory '.' already exists. Will overwrite contents
Write fabric hierarchy to plain-text file './fabric_hierarchy.txt'
Write fabric hierarchy to plain-text file './fabric_hierarchy.txt' took 0.00 seconds (max_rss 59.1 MiB, delta_rss +0.0 MiB)

Command line to execute: repack

Confirm selected options when call command 'repack':
--design_constraints: off
--ignore_global_nets_on_pins: off
--verbose: off
Build routing resource graph for the physical implementation of logical tile
Build routing resource graph for the physical implementation of logical tile took 0.00 seconds (max_rss 59.1 MiB, delta_rss +0.0 MiB)
Repack clustered blocks to physical implementation of logical tile
Repack clustered block 'n72'...Done
Repack clustered block 'n77'...Done
Repack clustered block 'n87'...Done
Repack clustered block 'n57'...Done
Repack clustered block 'n92'...Done
Repack clustered block 'n112'...Done
Repack clustered block '$undef'...Done
Repack clustered block 'out:recv_DATA[0]'...Done
Repack clustered block 'out:recv_DATA[1]'...Done
Repack clustered block 'out:recv_DATA[2]'...Done
Repack clustered block 'out:recv_DATA[3]'...Done
Repack clustered block 'out:rec_done'...Done
Repack clustered block 'out:t_DATA_SER'...Done
Repack clustered block 'out:t_done'...Done
Repack clustered block 'i_clk'...Done
Repack clustered block 'i_rst'...Done
Repack clustered block 'r_DATA_SER'...Done
Repack clustered blocks to physical implementation of logical tile took 0.02 seconds (max_rss 59.1 MiB, delta_rss +0.0 MiB)
Identify wire LUTs created by repacking
Identified 0 wire LUTs created by repacker
Identify wire LUTs created by repacking took 0.00 seconds (max_rss 59.1 MiB, delta_rss +0.0 MiB)
Build truth tables for physical LUTs
Build truth tables for physical LUTs took 0.00 seconds (max_rss 59.1 MiB, delta_rss +0.0 MiB)

Command line to execute: build_architecture_bitstream --verbose --write_file fabric_independent_bitstream.xml

Confirm selected options when call command 'build_architecture_bitstream':
--write_file: fabric_independent_bitstream.xml
--read_file: off
--no_time_stamp: off
--verbose: on

Build fabric-independent bitstream for implementation 'UART_RECEIVER_TOP'

Reserved 3390 configurable blocks
Reserved 31126 configuration bits
Building grid bitstream...
Generating bitstream for core grids...Done
Generating bitstream for I/O grids...Done
Done
Building routing bitstream...
Generating bitstream for Switch blocks...Done
Generating bitstream for X-direction Connection blocks ...Done
Generating bitstream for Y-direction Connection blocks ...Done
Done
Decoded 31126 configuration bits into 3390 blocks

Build fabric-independent bitstream for implementation 'UART_RECEIVER_TOP'
 took 0.03 seconds (max_rss 59.1 MiB, delta_rss +0.0 MiB)
Warning 145: Directory path is empty and nothing will be created.
Write 31126 architecture independent bitstream into XML file 'fabric_independent_bitstream.xml'
Write 31126 architecture independent bitstream into XML file 'fabric_independent_bitstream.xml' took 0.15 seconds (max_rss 59.1 MiB, delta_rss +0.0 MiB)

Command line to execute: build_fabric_bitstream --verbose

Confirm selected options when call command 'build_fabric_bitstream':
--verbose: on

Build fabric dependent bitstream

Built 31126 configuration bits for fabric

Build fabric dependent bitstream
 took 0.00 seconds (max_rss 59.1 MiB, delta_rss +0.0 MiB)

Command line to execute: write_fabric_bitstream --file fabric_bitstream.bit --format plain_text

Confirm selected options when call command 'write_fabric_bitstream':
--file, -f: fabric_bitstream.bit
--format: plain_text
--fast_configuration: off
--keep_dont_care_bits: off
--no_time_stamp: off
--verbose: off
Warning 146: Directory path is empty and nothing will be created.
Write 31126 fabric bitstream into plain text file 'fabric_bitstream.bit'
Write 31126 fabric bitstream into plain text file 'fabric_bitstream.bit' took 0.06 seconds (max_rss 59.1 MiB, delta_rss +0.0 MiB)

Command line to execute: write_fabric_verilog --file ./SRC --explicit_port_mapping --include_timing --print_user_defined_template --verbose

Confirm selected options when call command 'write_fabric_verilog':
--file, -f: ./SRC
--explicit_port_mapping: on
--include_timing: on
--print_user_defined_template: on
--default_net_type: off
--no_time_stamp: off
--use_relative_path: off
--verbose: on
Write Verilog netlists for FPGA fabric

Succeed to create directory './SRC'
Succeed to create directory './SRC/sub_module'
Succeed to create directory './SRC/lb'
Succeed to create directory './SRC/routing'
Generating Verilog netlist './SRC/sub_module/inv_buf_passgate.v' for essential gates...Done
Writing Verilog netlist for configuration decoders './SRC/sub_module/arch_encoder.v'...Done
Writing Verilog netlist for local decoders for multiplexers './SRC/sub_module/local_encoder.v'...Done
Writing Verilog netlist for Multiplexer primitives './SRC/sub_module/mux_primitives.v' ...Done
Writing Verilog netlist for Multiplexers './SRC/sub_module/muxes.v' ...Done
Writing Verilog netlist for LUTs './SRC/sub_module/luts.v'...Done
Writing Verilog netlist for wires './SRC/sub_module/wires.v'...Done
Writing Verilog netlist for memories './SRC/sub_module/memories.v' ...Done
Writing Verilog netlist for shift register banks './SRC/sub_module/shift_register_banks.v' ...Done
Creating template for user-defined Verilog modules './SRC/sub_module/user_defined_templates.v'...Done

Writing logical tiles...
Writing Verilog netlists for logic tile 'io' ...
Writing Verilog netlist './SRC/lb/logical_tile_io_mode_physical__iopad.v' for primitive pb_type 'iopad' ...
Writing Verilog codes of logical tile primitive block 'logical_tile_io_mode_physical__iopad'...Done
Writing Verilog netlist './SRC/lb/logical_tile_io_mode_io_.v' for pb_type 'io' ...
Writing Verilog codes of pb_type 'logical_tile_io_mode_io_'...Done
Done

Writing Verilog netlists for logic tile 'clb' ...
Writing Verilog netlist './SRC/lb/logical_tile_clb_mode_default__fle_mode_n1_lut6__ble6_mode_default__lut6.v' for primitive pb_type 'lut6' ...
Writing Verilog codes of logical tile primitive block 'logical_tile_clb_mode_default__fle_mode_n1_lut6__ble6_mode_default__lut6'...Done
Writing Verilog netlist './SRC/lb/logical_tile_clb_mode_default__fle_mode_n1_lut6__ble6_mode_default__ff.v' for primitive pb_type 'ff' ...
Writing Verilog codes of logical tile primitive block 'logical_tile_clb_mode_default__fle_mode_n1_lut6__ble6_mode_default__ff'...Done
Writing Verilog netlist './SRC/lb/logical_tile_clb_mode_default__fle_mode_n1_lut6__ble6.v' for pb_type 'ble6' ...
Writing Verilog codes of pb_type 'logical_tile_clb_mode_default__fle_mode_n1_lut6__ble6'...Done
Writing Verilog netlist './SRC/lb/logical_tile_clb_mode_default__fle.v' for pb_type 'fle' ...
Writing Verilog codes of pb_type 'logical_tile_clb_mode_default__fle'...Done
Writing Verilog netlist './SRC/lb/logical_tile_clb_mode_clb_.v' for pb_type 'clb' ...
Writing Verilog codes of pb_type 'logical_tile_clb_mode_clb_'...Done
Done

Writing logical tiles...Done

Building physical tiles...
Writing Verilog Netlist './SRC/lb/grid_io_top.v' for physical tile 'io' at top side ...Done
Writing Verilog Netlist './SRC/lb/grid_io_right.v' for physical tile 'io' at right side ...Done
Writing Verilog Netlist './SRC/lb/grid_io_bottom.v' for physical tile 'io' at bottom side ...Done
Writing Verilog Netlist './SRC/lb/grid_io_left.v' for physical tile 'io' at left side ...Done
Writing Verilog Netlist './SRC/lb/grid_clb.v' for physical_tile 'clb'...Done
Building physical tiles...Done

Writing Verilog netlist for top-level module of FPGA fabric './SRC/fpga_top.v'...Done
Written 109 Verilog modules in total
Write Verilog netlists for FPGA fabric
 took 0.13 seconds (max_rss 59.1 MiB, delta_rss +0.0 MiB)

Command line to execute: write_full_testbench --file ./SRC --reference_benchmark_file_path UART_RECEIVER_TOP_output_verilog.v --include_signal_init --bitstream fabric_bitstream.bit

Confirm selected options when call command 'write_full_testbench':
--file, -f: ./SRC
--bitstream: fabric_bitstream.bit
--fabric_netlist_file_path: off
--pin_constraints_file, -pcf: off
--bus_group_file, -bgf: off
--reference_benchmark_file_path: UART_RECEIVER_TOP_output_verilog.v
--fast_configuration: off
--explicit_port_mapping: off
--default_net_type: off
--no_self_checking: off
--include_signal_init: on
--no_time_stamp: off
--use_relative_path: off
--verbose: off
Write Verilog full testbenches for FPGA fabric

Warning 147: Directory './SRC' already exists. Will overwrite contents
# Write autocheck testbench for FPGA top-level Verilog netlist for 'UART_RECEIVER_TOP'
Will use 31127 configuration clock cycles to top testbench
# Write autocheck testbench for FPGA top-level Verilog netlist for 'UART_RECEIVER_TOP' took 0.89 seconds (max_rss 59.1 MiB, delta_rss +0.0 MiB)
Write Verilog full testbenches for FPGA fabric
 took 0.89 seconds (max_rss 59.1 MiB, delta_rss +0.0 MiB)

Command line to execute: write_pnr_sdc --file ./SDC

Confirm selected options when call command 'write_pnr_sdc':
--file, -f: ./SDC
--flatten_names: off
--hierarchical: off
--output_hierarchy: off
--time_unit: off
--constrain_global_port: off
--constrain_non_clock_global_port: off
--constrain_grid: off
--constrain_sb: off
--constrain_cb: off
--constrain_configurable_memory_outputs: off
--constrain_routing_multiplexer_outputs: off
--constrain_switch_block_outputs: off
--constrain_zero_delay_paths: off
--no_time_stamp: off
--verbose: off
Succeed to create directory './SDC'
Write SDC for constraining clocks for P&R flow './SDC/global_ports.sdc'
Write SDC for constraining clocks for P&R flow './SDC/global_ports.sdc' took 0.00 seconds (max_rss 59.1 MiB, delta_rss +0.0 MiB)
Write SDC to disable configurable memory outputs for P&R flow './SDC/disable_configurable_memory_outputs.sdc'
Write SDC to disable configurable memory outputs for P&R flow './SDC/disable_configurable_memory_outputs.sdc' took 0.00 seconds (max_rss 59.1 MiB, delta_rss +0.0 MiB)
Write SDC to disable routing multiplexer outputs for P&R flow './SDC/disable_routing_multiplexer_outputs.sdc'
Write SDC to disable routing multiplexer outputs for P&R flow './SDC/disable_routing_multiplexer_outputs.sdc' took 0.04 seconds (max_rss 59.1 MiB, delta_rss +0.0 MiB)
Write SDC to disable switch block outputs for P&R flow './SDC/disable_sb_outputs.sdc'
Write SDC to disable switch block outputs for P&R flow './SDC/disable_sb_outputs.sdc' took 0.00 seconds (max_rss 59.1 MiB, delta_rss +0.0 MiB)
Write SDC for constrain Switch Block timing for P&R flow
Write SDC for constrain Switch Block timing for P&R flow took 0.01 seconds (max_rss 59.1 MiB, delta_rss +0.0 MiB)
Write SDC for constrain Connection Block timing for P&R flow
Write SDC for constrain Connection Block timing for P&R flow took 0.01 seconds (max_rss 59.1 MiB, delta_rss +0.0 MiB)
Write SDC for constraining grid timing for P&R flow
Write SDC for constraining grid timing for P&R flow took 0.02 seconds (max_rss 59.1 MiB, delta_rss +0.0 MiB)

Command line to execute: write_sdc_disable_timing_configure_ports --file ./SDC/disable_configure_ports.sdc

Confirm selected options when call command 'write_sdc_disable_timing_configure_ports':
--file, -f: ./SDC/disable_configure_ports.sdc
--flatten_names: off
--no_time_stamp: off
--verbose: off
Warning 148: Directory './SDC' already exists. Will overwrite contents
Write SDC to disable timing on configuration outputs of programmable cells for P&R flow './SDC/disable_configure_ports.sdc'
Write SDC to disable timing on configuration outputs of programmable cells for P&R flow './SDC/disable_configure_ports.sdc' took 0.09 seconds (max_rss 59.1 MiB, delta_rss +0.0 MiB)

Command line to execute: write_analysis_sdc --file ./SDC_analysis

Confirm selected options when call command 'write_analysis_sdc':
--file, -f: ./SDC_analysis
--verbose: off
--flatten_names: off
--time_unit: off
--no_time_stamp: off
Succeed to create directory './SDC_analysis'
Generating SDC for Timing/Power analysis on the mapped FPGA './SDC_analysis/UART_RECEIVER_TOP_fpga_top_analysis.sdc'
Generating SDC for Timing/Power analysis on the mapped FPGA './SDC_analysis/UART_RECEIVER_TOP_fpga_top_analysis.sdc' took 0.05 seconds (max_rss 59.1 MiB, delta_rss +0.0 MiB)

Command line to execute: exit

Confirm selected options when call command 'exit':

Finish execution with 0 errors

The entire OpenFPGA flow took 1.94823 seconds

Thank you for using OpenFPGA!
Incr Slack updates 45 in 0.000420495 sec
Full Max Req/Worst Slack updates 16 in 5.7624e-05 sec
Incr Max Req/Worst Slack updates 29 in 8.323e-05 sec
Incr Criticality updates 14 in 0.00016169 sec
Full Criticality updates 31 in 0.000344873 sec
0