# def buffer upsize, insertion
source -echo read_def1.tcl
# lef/def reg1
read_liberty liberty1.lib
read_lef liberty1.lef
read_def reg1.def
create_clock -name clk -period 10 {clk1 clk2 clk3}
set_input_delay -clock clk 0 {in1 in2}
report_checks
Startpoint: r2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: r3 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ r2/CP (snl_ffqx1)
   0.23    0.23 v r2/Q (snl_ffqx1)
   0.14    0.37 v u1/Z (snl_bufx1)
   0.13    0.50 v u2/Z (snl_and02x1)
   0.00    0.50 v r3/D (snl_ffqx1)
           0.50   data arrival time

  10.00   10.00   clock clk (rise edge)
   0.00   10.00   clock network delay (ideal)
   0.00   10.00   clock reconvergence pessimism
          10.00 ^ r3/CP (snl_ffqx1)
  -0.10    9.90   library setup time
           9.90   data required time
---------------------------------------------------------
           9.90   data required time
          -0.50   data arrival time
---------------------------------------------------------
           9.40   slack (MET)


# buffer upsize
replace_cell u1 snl_bufx2
report_checks -fields input_pin
Startpoint: r2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: r3 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ r2/CP (snl_ffqx1)
   0.23    0.23 v r2/Q (snl_ffqx1)
   0.00    0.23 v u1/A (snl_bufx2)
   0.19    0.42 v u1/Z (snl_bufx2)
   0.00    0.42 v u2/B (snl_and02x1)
   0.13    0.55 v u2/Z (snl_and02x1)
   0.00    0.55 v r3/D (snl_ffqx1)
           0.55   data arrival time

  10.00   10.00   clock clk (rise edge)
   0.00   10.00   clock network delay (ideal)
   0.00   10.00   clock reconvergence pessimism
          10.00 ^ r3/CP (snl_ffqx1)
  -0.10    9.90   library setup time
           9.90   data required time
---------------------------------------------------------
           9.90   data required time
          -0.55   data arrival time
---------------------------------------------------------
           9.35   slack (MET)


# buffer insertion
insert_buffer b1 snl_bufx1 u2z r3/D b1z
report_checks -fields input_pin
Startpoint: r2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: r3 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ r2/CP (snl_ffqx1)
   0.23    0.23 v r2/Q (snl_ffqx1)
   0.00    0.23 v u1/A (snl_bufx2)
   0.19    0.42 v u1/Z (snl_bufx2)
   0.00    0.42 v u2/B (snl_and02x1)
   0.13    0.55 v u2/Z (snl_and02x1)
   0.00    0.55 v b1/A (snl_bufx1)
   0.12    0.66 v b1/Z (snl_bufx1)
   0.00    0.66 v r3/D (snl_ffqx1)
           0.66   data arrival time

  10.00   10.00   clock clk (rise edge)
   0.00   10.00   clock network delay (ideal)
   0.00   10.00   clock reconvergence pessimism
          10.00 ^ r3/CP (snl_ffqx1)
  -0.10    9.90   library setup time
           9.90   data required time
---------------------------------------------------------
           9.90   data required time
          -0.66   data arrival time
---------------------------------------------------------
           9.24   slack (MET)


###############################################################################
# reg1.v
###############################################################################

VERSION 5.5 ; 
NAMESCASESENSITIVE ON ;
DIVIDERCHAR "/" ;
BUSBITCHARS "[]" ;

DESIGN reg1 ;
TECHNOLOGY technology ;

UNITS DISTANCE MICRONS 1000 ;

DIEAREA ( -1000 -1000 ) ( 1000 1000 ) ;


COMPONENTS 6 ;
- b1 snl_bufx1 ;
- r1 snl_ffqx1 ;
- r2 snl_ffqx1 ;
- r3 snl_ffqx1 ;
- u1 snl_bufx2 ;
- u2 snl_and02x1 ;
END COMPONENTS


PINS 6 ;
- in1 + NET in1 + DIRECTION INPUT ;
- in2 + NET in2 + DIRECTION INPUT ;
- clk1 + NET clk1 + DIRECTION INPUT ;
- clk2 + NET clk2 + DIRECTION INPUT ;
- clk3 + NET clk3 + DIRECTION INPUT ;
- out + NET out + DIRECTION OUTPUT ;
END PINS

SPECIALNETS 2 ;
- VSS  ( * VSS )
  + USE GROUND ;
- VDD  ( * VDD )
  + USE POWER ;
END SPECIALNETS

NETS 11 ;
- b1z ( r3 D ) ( b1 Z ) ;
- clk1 ( PIN clk1 ) ( r1 CP ) ;
- clk2 ( PIN clk2 ) ( r2 CP ) ;
- clk3 ( PIN clk3 ) ( r3 CP ) ;
- in1 ( PIN in1 ) ( r1 D ) ;
- in2 ( PIN in2 ) ( r2 D ) ;
- out ( PIN out ) ( r3 Q ) ;
- r1q ( u2 A ) ( r1 Q ) ;
- r2q ( u1 A ) ( r2 Q ) ;
- u1z ( u2 B ) ( u1 Z ) ;
- u2z ( b1 A ) ( b1 A ) ( u2 Z ) ;
END NETS


END DESIGN
