# -------------------------------------------------------------------------- #
#
# Copyright (C) 2017  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus Prime
# Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
# Date created = 00:36:53  April 11, 2018
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		sha256_spi_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus Prime software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone IV E"
set_global_assignment -name DEVICE EP4CE10E22C8
set_global_assignment -name TOP_LEVEL_ENTITY sha256_spi
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 17.1.0
set_global_assignment -name PROJECT_CREATION_TIME_DATE "00:36:53  APRIL 11, 2018"
set_global_assignment -name LAST_QUARTUS_VERSION "17.1.0 Lite Edition"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name DEVICE_FILTER_PIN_COUNT 144
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 1
set_global_assignment -name CYCLONEII_OPTIMIZATION_TECHNIQUE SPEED
set_global_assignment -name EDA_SIMULATION_TOOL "ModelSim-Altera (Verilog)"
set_global_assignment -name EDA_NETLIST_WRITER_OUTPUT_DIR "C:/workspace/sha256-core/work/quartus/sha256_spi/build_net" -section_id eda_simulation
set_global_assignment -name EDA_TIME_SCALE "1 ps" -section_id eda_simulation
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT "VERILOG HDL" -section_id eda_simulation
set_global_assignment -name EDA_TEST_BENCH_ENABLE_STATUS TEST_BENCH_MODE -section_id eda_simulation
set_global_assignment -name EDA_NATIVELINK_SIMULATION_TEST_BENCH top_tb -section_id eda_simulation
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_global_assignment -name EDA_TEST_BENCH_NAME top_tb -section_id eda_simulation
set_global_assignment -name EDA_DESIGN_INSTANCE_NAME NA -section_id top_tb
set_global_assignment -name EDA_TEST_BENCH_RUN_SIM_FOR "1200 us" -section_id top_tb
set_global_assignment -name EDA_TEST_BENCH_MODULE_NAME top_tb -section_id top_tb
set_global_assignment -name EDA_NATIVELINK_SIMULATION_SETUP_SCRIPT sim_check.do -section_id eda_simulation
set_global_assignment -name EDA_TEST_BENCH_FILE ../../src/top/top_tb.v -section_id top_tb -hdl_version Verilog_2001
set_global_assignment -name TIMEQUEST_MULTICORNER_ANALYSIS ON
set_global_assignment -name NUM_PARALLEL_PROCESSORS ALL
set_global_assignment -name PHYSICAL_SYNTHESIS_COMBO_LOGIC ON
set_global_assignment -name PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION ON
set_global_assignment -name PHYSICAL_SYNTHESIS_REGISTER_RETIMING ON
set_global_assignment -name ROUTER_LCELL_INSERTION_AND_LOGIC_DUPLICATION ON
set_global_assignment -name ROUTER_TIMING_OPTIMIZATION_LEVEL MAXIMUM
set_global_assignment -name QII_AUTO_PACKED_REGISTERS NORMAL
set_global_assignment -name FITTER_EFFORT "STANDARD FIT"
set_global_assignment -name ADV_NETLIST_OPT_SYNTH_WYSIWYG_REMAP ON
set_global_assignment -name MUX_RESTRUCTURE OFF
set_global_assignment -name ROUTER_CLOCKING_TOPOLOGY_ANALYSIS ON
set_global_assignment -name PHYSICAL_SYNTHESIS_ASYNCHRONOUS_SIGNAL_PIPELINING ON
set_global_assignment -name VERILOG_INCLUDE_FILE ../../../src/top/defines_top.vh
set_global_assignment -name VERILOG_FILE ../../../src/top/sha256_spi.v
set_global_assignment -name VERILOG_FILE ../../../src/spi/spi_slave.v
set_global_assignment -name VERILOG_FILE ../../../src/sha/sha256_math.v
set_global_assignment -name VERILOG_FILE ../../../src/sha/sha256_core_clk.v
set_global_assignment -name VERILOG_FILE ../../../src/sha/sha256_coefs.v
set_global_assignment -name VERILOG_FILE ../../../src/altera/adders/par_add_7.v
set_global_assignment -name VERILOG_FILE ../../../src/altera/adders/par_add_6.v
set_global_assignment -name VERILOG_FILE ../../../src/altera/adders/par_add_4.v
set_global_assignment -name VERILOG_FILE ../../../src/altera/adders/adder_lpm_add.v
set_global_assignment -name VERILOG_FILE ../../../src/adders/sha_adder_top.v
set_global_assignment -name VERILOG_FILE ../../../src/adders/ripple_carry.v
set_global_assignment -name VERILOG_FILE ../../../src/adders/reduce7to2_1bit_tb.v
set_global_assignment -name VERILOG_FILE ../../../src/adders/ksa_tb.v
set_global_assignment -name VERILOG_FILE ../../../src/adders/kogge_stone.v
set_global_assignment -name VERILOG_FILE ../../../src/adders/define_adder.v
set_global_assignment -name VERILOG_FILE ../../../src/adders/csa_tb.v
set_global_assignment -name VERILOG_FILE ../../../src/adders/carry_select.v
set_global_assignment -name VERILOG_FILE ../../../src/adders/carry_save_tree.v
set_global_assignment -name VERILOG_FILE ../../../src/adders/carry_look_ahead.v
set_global_assignment -name VERILOG_FILE ../../../src/adders/basic_add.v
set_global_assignment -name SDC_FILE clock_constr.sdc
set_global_assignment -name OPTIMIZATION_MODE "AGGRESSIVE PERFORMANCE"
set_global_assignment -name AUTO_RESOURCE_SHARING ON
set_global_assignment -name PRE_MAPPING_RESYNTHESIS ON
set_global_assignment -name FINAL_PLACEMENT_OPTIMIZATION AUTOMATICALLY
set_global_assignment -name PHYSICAL_SYNTHESIS_EFFORT NORMAL
set_global_assignment -name ALM_REGISTER_PACKING_EFFORT HIGH
set_global_assignment -name SMART_RECOMPILE OFF
set_location_assignment PIN_23 -to i_clk
set_instance_assignment -name GLOBAL_SIGNAL GLOBAL_CLOCK -to i_clk
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top