ARM GAS  C:\Users\LuckyE\AppData\Local\Temp\ccM0WxNt.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 4
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"los_hw_tick.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.SysTick_Handler,"ax",%progbits
  18              		.align	1
  19              		.global	SysTick_Handler
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv4-sp-d16
  25              	SysTick_Handler:
  26              	.LFB287:
  27              		.file 1 "../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c"
   1:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c **** /*----------------------------------------------------------------------------
   2:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c ****  * Copyright (c) <2013-2018>, <Huawei Technologies Co., Ltd>
   3:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c ****  * All rights reserved.
   4:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c ****  * Redistribution and use in source and binary forms, with or without modification,
   5:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c ****  * are permitted provided that the following conditions are met:
   6:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c ****  * 1. Redistributions of source code must retain the above copyright notice, this list of
   7:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c ****  * conditions and the following disclaimer.
   8:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c ****  * 2. Redistributions in binary form must reproduce the above copyright notice, this list
   9:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c ****  * of conditions and the following disclaimer in the documentation and/or other materials
  10:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c ****  * provided with the distribution.
  11:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c ****  * 3. Neither the name of the copyright holder nor the names of its contributors may be used
  12:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c ****  * to endorse or promote products derived from this software without specific prior written
  13:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c ****  * permission.
  14:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c ****  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
  15:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c ****  * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO,
  16:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c ****  * THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
  17:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c ****  * PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR
  18:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c ****  * CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,
  19:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c ****  * EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO,
  20:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c ****  * PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS;
  21:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c ****  * OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
  22:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c ****  * WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR
  23:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c ****  * OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF
  24:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c ****  * ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  25:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c ****  *---------------------------------------------------------------------------*/
  26:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c **** /*----------------------------------------------------------------------------
  27:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c ****  * Notice of Export Control Law
  28:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c ****  * ===============================================
  29:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c ****  * Huawei LiteOS may be subject to applicable export control laws and regulations, which might
  30:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c ****  * include those applicable to Huawei LiteOS of U.S. and the country in which you are located.
  31:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c ****  * Import, export and usage of Huawei LiteOS in any manner by you shall be in compliance with such
ARM GAS  C:\Users\LuckyE\AppData\Local\Temp\ccM0WxNt.s 			page 2


  32:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c ****  * applicable export control laws and regulations.
  33:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c ****  *---------------------------------------------------------------------------*/
  34:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c **** 
  35:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c **** #include "los_tick.ph"
  36:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c **** #include "los_base.h"
  37:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c **** #include "los_task.ph"
  38:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c **** #include "los_swtmr.h"
  39:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c **** #include "los_hwi.h"
  40:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c **** 
  41:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c **** #ifdef __cplusplus
  42:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c **** #if __cplusplus
  43:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c **** extern "C" {
  44:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c **** #endif /* __cpluscplus */
  45:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c **** #endif /* __cpluscplus */
  46:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c **** 
  47:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c **** /*****************************************************************************
  48:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c ****  Function    : SysTick_Handler
  49:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c ****  Description : This function handles SysTick exception, Call LiteOS interface
  50:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c ****                osTickHandler.
  51:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c ****  Input       : None
  52:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c ****  Output      : None
  53:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c ****  Return      : None
  54:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c ****  *****************************************************************************/
  55:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c **** void SysTick_Handler(void)
  56:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c **** {
  28              		.loc 1 56 0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		@ link register save eliminated.
  57:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c ****     osTickHandler();
  33              		.loc 1 57 0
  34 0000 FFF7FEBF 		b	osTickHandler
  35              	.LVL0:
  36              		.cfi_endproc
  37              	.LFE287:
  39              		.section	.text.osTickStart,"ax",%progbits
  40              		.align	1
  41              		.global	osTickStart
  42              		.syntax unified
  43              		.thumb
  44              		.thumb_func
  45              		.fpu fpv4-sp-d16
  47              	osTickStart:
  48              	.LFB288:
  58:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c **** }
  59:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c **** 
  60:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c **** /*****************************************************************************
  61:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c **** Function   : osTickStart
  62:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c **** Description: Configure Tick Interrupt Start
  63:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c **** Input   : none
  64:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c **** output  : none
  65:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c **** return  : LOS_OK - Success , or LOS_ERRNO_TICK_CFG_INVALID - failed
  66:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c **** *****************************************************************************/
  67:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c **** LITE_OS_SEC_TEXT_INIT UINT32 osTickStart(VOID)
  68:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c **** {
  49              		.loc 1 68 0
ARM GAS  C:\Users\LuckyE\AppData\Local\Temp\ccM0WxNt.s 			page 3


  50              		.cfi_startproc
  51              		@ args = 0, pretend = 0, frame = 0
  52              		@ frame_needed = 0, uses_anonymous_args = 0
  53 0000 37B5     		push	{r0, r1, r2, r4, r5, lr}
  54              	.LCFI0:
  55              		.cfi_def_cfa_offset 24
  56              		.cfi_offset 4, -12
  57              		.cfi_offset 5, -8
  58              		.cfi_offset 14, -4
  69:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c ****     UINT32 uwRet;
  70:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c **** 
  71:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c ****     if ((0 == OS_SYS_CLOCK)
  72:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c ****         || (0 == LOSCFG_BASE_CORE_TICK_PER_SECOND)
  73:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c ****         || (LOSCFG_BASE_CORE_TICK_PER_SECOND > OS_SYS_CLOCK))/*lint !e506*/
  59              		.loc 1 73 0
  60 0002 184D     		ldr	r5, .L6
  71:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c ****         || (0 == LOSCFG_BASE_CORE_TICK_PER_SECOND)
  61              		.loc 1 71 0
  62 0004 2B68     		ldr	r3, [r5]
  63 0006 B3F57A7F 		cmp	r3, #1000
  64 000a 27D3     		bcc	.L4
  74:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c ****     {
  75:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c ****         return LOS_ERRNO_TICK_CFG_INVALID;
  76:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c ****     }
  77:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c **** 
  78:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c **** #if (LOSCFG_PLATFORM_HWI == YES)
  79:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c **** 
  80:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c ****     /* SysTick_Config will update the priority, use OS_HWI_PRIO_LOWEST here */
  81:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c **** 
  82:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c ****     LOS_HwiCreate((UINT32)SysTick_IRQn, OS_HWI_PRIO_LOWEST, 0, osTickHandler, 0);
  65              		.loc 1 82 0
  66 000c 0024     		movs	r4, #0
  67 000e 164B     		ldr	r3, .L6+4
  68 0010 0094     		str	r4, [sp]
  69 0012 2246     		mov	r2, r4
  70 0014 0721     		movs	r1, #7
  71 0016 4FF0FF30 		mov	r0, #-1
  72 001a FFF7FEFF 		bl	LOS_HwiCreate
  73              	.LVL1:
  83:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c **** #endif
  84:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c **** 
  85:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c ****     g_uwCyclesPerTick = OS_SYS_CLOCK / LOSCFG_BASE_CORE_TICK_PER_SECOND;
  74              		.loc 1 85 0
  75 001e 4FF47A72 		mov	r2, #1000
  76 0022 2B68     		ldr	r3, [r5]
  77 0024 B3FBF2F3 		udiv	r3, r3, r2
  78 0028 104A     		ldr	r2, .L6+8
  79 002a 1360     		str	r3, [r2]
  86:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c ****     g_ullTickCount = 0;
  80              		.loc 1 86 0
  81 002c 104A     		ldr	r2, .L6+12
  82              	.LBB8:
  83              	.LBB9:
  84              		.file 2 "../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h"
   1:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /**************************************************************************//**
   2:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  * @file     core_cm4.h
   3:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
ARM GAS  C:\Users\LuckyE\AppData\Local\Temp\ccM0WxNt.s 			page 4


   4:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  * @version  V5.0.1
   5:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  * @date     30. January 2017
   6:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  ******************************************************************************/
   7:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /*
   8:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  * Copyright (c) 2009-2016 ARM Limited. All rights reserved.
   9:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  *
  10:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  * SPDX-License-Identifier: Apache-2.0
  11:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  *
  12:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  * not use this file except in compliance with the License.
  14:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  * You may obtain a copy of the License at
  15:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  *
  16:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  *
  18:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  * Unless required by applicable law or agreed to in writing, software
  19:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  * See the License for the specific language governing permissions and
  22:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  * limitations under the License.
  23:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  */
  24:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
  25:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #if   defined ( __ICCARM__ )
  26:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  #pragma system_include         /* treat file as system include file for MISRA check */
  27:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  28:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   #pragma clang system_header   /* treat file as system include file */
  29:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #endif
  30:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
  31:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
  32:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define __CORE_CM4_H_GENERIC
  33:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
  34:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #include <stdint.h>
  35:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
  36:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #ifdef __cplusplus
  37:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  extern "C" {
  38:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #endif
  39:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
  40:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /**
  41:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
  44:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****      Function definitions in header files are used to allow 'inlining'.
  46:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
  47:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****      Unions are used for effective representation of core registers.
  49:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
  50:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****      Function-like macros are used to allow more efficient code.
  52:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  */
  53:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
  54:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
  55:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /*******************************************************************************
  56:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  *                 CMSIS definitions
  57:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  ******************************************************************************/
  58:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /**
  59:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \ingroup Cortex_M4
  60:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   @{
ARM GAS  C:\Users\LuckyE\AppData\Local\Temp\ccM0WxNt.s 			page 5


  61:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  */
  62:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
  63:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /*  CMSIS CM4 definitions */
  64:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  ( 5U)                                  /*!< [31:16] CMSIS HAL mai
  65:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   ( 0U)                                  /*!< [15:0]  CMSIS HAL sub
  66:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16U) | \
  67:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****                                     __CM4_CMSIS_VERSION_SUB           )  /*!< CMSIS HAL version num
  68:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
  69:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define __CORTEX_M                (4U)                                   /*!< Cortex-M Core */
  70:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
  71:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /** __FPU_USED indicates whether an FPU is used or not.
  72:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and fun
  73:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** */
  74:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #if defined ( __CC_ARM )
  75:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   #if defined __TARGET_FPU_VFP
  76:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  77:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****       #define __FPU_USED       1U
  78:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     #else
  79:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
  80:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****       #define __FPU_USED       0U
  81:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     #endif
  82:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   #else
  83:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     #define __FPU_USED         0U
  84:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   #endif
  85:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
  86:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  87:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   #if defined __ARM_PCS_VFP
  88:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  89:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****       #define __FPU_USED       1U
  90:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     #else
  91:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
  92:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****       #define __FPU_USED       0U
  93:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     #endif
  94:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   #else
  95:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     #define __FPU_USED         0U
  96:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   #endif
  97:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
  98:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #elif defined ( __GNUC__ )
  99:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 100:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 101:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****       #define __FPU_USED       1U
 102:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     #else
 103:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 104:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****       #define __FPU_USED       0U
 105:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     #endif
 106:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   #else
 107:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     #define __FPU_USED         0U
 108:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   #endif
 109:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 110:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #elif defined ( __ICCARM__ )
 111:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   #if defined __ARMVFP__
 112:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 113:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****       #define __FPU_USED       1U
 114:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     #else
 115:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 116:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****       #define __FPU_USED       0U
 117:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     #endif
ARM GAS  C:\Users\LuckyE\AppData\Local\Temp\ccM0WxNt.s 			page 6


 118:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   #else
 119:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     #define __FPU_USED         0U
 120:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   #endif
 121:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 122:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #elif defined ( __TI_ARM__ )
 123:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   #if defined __TI_VFP_SUPPORT__
 124:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 125:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****       #define __FPU_USED       1U
 126:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     #else
 127:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 128:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****       #define __FPU_USED       0U
 129:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     #endif
 130:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   #else
 131:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     #define __FPU_USED         0U
 132:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   #endif
 133:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 134:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #elif defined ( __TASKING__ )
 135:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   #if defined __FPU_VFP__
 136:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 137:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****       #define __FPU_USED       1U
 138:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     #else
 139:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 140:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****       #define __FPU_USED       0U
 141:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     #endif
 142:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   #else
 143:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     #define __FPU_USED         0U
 144:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   #endif
 145:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 146:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #elif defined ( __CSMC__ )
 147:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   #if ( __CSMC__ & 0x400U)
 148:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 149:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****       #define __FPU_USED       1U
 150:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     #else
 151:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 152:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****       #define __FPU_USED       0U
 153:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     #endif
 154:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   #else
 155:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     #define __FPU_USED         0U
 156:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   #endif
 157:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 158:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #endif
 159:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 160:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 161:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 162:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 163:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #ifdef __cplusplus
 164:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** }
 165:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #endif
 166:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 167:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
 168:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 169:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #ifndef __CMSIS_GENERIC
 170:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 171:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
 172:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 173:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 174:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #ifdef __cplusplus
ARM GAS  C:\Users\LuckyE\AppData\Local\Temp\ccM0WxNt.s 			page 7


 175:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  extern "C" {
 176:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #endif
 177:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 178:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /* check device defines and use defaults */
 179:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 180:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   #ifndef __CM4_REV
 181:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     #define __CM4_REV               0x0000U
 182:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 183:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   #endif
 184:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 185:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   #ifndef __FPU_PRESENT
 186:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     #define __FPU_PRESENT             0U
 187:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 188:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   #endif
 189:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 190:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   #ifndef __MPU_PRESENT
 191:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     #define __MPU_PRESENT             0U
 192:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 193:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   #endif
 194:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 195:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 196:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     #define __NVIC_PRIO_BITS          3U
 197:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 198:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   #endif
 199:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 200:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   #ifndef __Vendor_SysTickConfig
 201:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     #define __Vendor_SysTickConfig    0U
 202:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 203:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   #endif
 204:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #endif
 205:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 206:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
 207:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /**
 208:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 209:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 210:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     <strong>IO Type Qualifiers</strong> are used
 211:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     \li to specify the access to peripheral variables.
 212:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     \li for automatic generation of peripheral register debug information.
 213:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** */
 214:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #ifdef __cplusplus
 215:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 216:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #else
 217:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 218:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #endif
 219:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 220:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 221:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 222:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /* following defines should be used for structure members */
 223:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 224:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 225:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 226:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 227:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /*@} end of group Cortex_M4 */
 228:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 229:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 230:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 231:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /*******************************************************************************
ARM GAS  C:\Users\LuckyE\AppData\Local\Temp\ccM0WxNt.s 			page 8


 232:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  *                 Register Abstraction
 233:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   Core Register contain:
 234:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   - Core Register
 235:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   - Core NVIC Register
 236:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   - Core SCB Register
 237:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   - Core SysTick Register
 238:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   - Core Debug Register
 239:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   - Core MPU Register
 240:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   - Core FPU Register
 241:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  ******************************************************************************/
 242:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /**
 243:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 244:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 245:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** */
 246:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 247:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /**
 248:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \ingroup    CMSIS_core_register
 249:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 250:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \brief      Core Register type definitions.
 251:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   @{
 252:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  */
 253:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 254:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /**
 255:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 256:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  */
 257:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** typedef union
 258:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** {
 259:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   struct
 260:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   {
 261:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
 262:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 263:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
 264:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 265:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 266:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 267:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 268:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 269:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 270:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 271:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** } APSR_Type;
 272:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 273:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /* APSR Register Definitions */
 274:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 275:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 276:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 277:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 278:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 279:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 280:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 281:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 282:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 283:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 284:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 285:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 286:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 287:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 288:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
ARM GAS  C:\Users\LuckyE\AppData\Local\Temp\ccM0WxNt.s 			page 9


 289:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define APSR_GE_Pos                        16U                                            /*!< APSR
 290:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR
 291:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 292:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 293:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /**
 294:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 295:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  */
 296:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** typedef union
 297:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** {
 298:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   struct
 299:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   {
 300:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 301:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 302:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 303:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 304:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** } IPSR_Type;
 305:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 306:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /* IPSR Register Definitions */
 307:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 308:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 309:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 310:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 311:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /**
 312:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 313:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  */
 314:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** typedef union
 315:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** {
 316:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   struct
 317:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   {
 318:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 319:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     uint32_t _reserved0:1;               /*!< bit:      9  Reserved */
 320:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     uint32_t ICI_IT_1:6;                 /*!< bit: 10..15  ICI/IT part 1 */
 321:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 322:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
 323:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit */
 324:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     uint32_t ICI_IT_2:2;                 /*!< bit: 25..26  ICI/IT part 2 */
 325:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 326:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 327:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 328:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 329:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 330:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 331:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 332:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** } xPSR_Type;
 333:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 334:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /* xPSR Register Definitions */
 335:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 336:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 337:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 338:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 339:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 340:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 341:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 342:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 343:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 344:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 345:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
ARM GAS  C:\Users\LuckyE\AppData\Local\Temp\ccM0WxNt.s 			page 10


 346:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 347:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 348:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 349:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 350:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define xPSR_ICI_IT_2_Pos                  25U                                            /*!< xPSR
 351:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define xPSR_ICI_IT_2_Msk                  (3UL << xPSR_ICI_IT_2_Pos)                     /*!< xPSR
 352:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 353:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 354:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 355:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 356:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define xPSR_GE_Pos                        16U                                            /*!< xPSR
 357:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR
 358:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 359:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define xPSR_ICI_IT_1_Pos                  10U                                            /*!< xPSR
 360:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define xPSR_ICI_IT_1_Msk                  (0x3FUL << xPSR_ICI_IT_1_Pos)                  /*!< xPSR
 361:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 362:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 363:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 364:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 365:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 366:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /**
 367:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \brief  Union type to access the Control Registers (CONTROL).
 368:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  */
 369:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** typedef union
 370:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** {
 371:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   struct
 372:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   {
 373:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 374:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 375:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag */
 376:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved */
 377:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 378:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 379:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** } CONTROL_Type;
 380:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 381:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /* CONTROL Register Definitions */
 382:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define CONTROL_FPCA_Pos                    2U                                            /*!< CONT
 383:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONT
 384:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 385:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 386:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 387:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 388:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 389:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 390:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 391:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /*@} end of group CMSIS_CORE */
 392:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 393:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 394:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /**
 395:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \ingroup    CMSIS_core_register
 396:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 397:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \brief      Type definitions for the NVIC Registers
 398:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   @{
 399:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  */
 400:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 401:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /**
 402:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
ARM GAS  C:\Users\LuckyE\AppData\Local\Temp\ccM0WxNt.s 			page 11


 403:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  */
 404:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** typedef struct
 405:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** {
 406:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 407:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****         uint32_t RESERVED0[24U];
 408:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 409:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****         uint32_t RSERVED1[24U];
 410:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 411:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****         uint32_t RESERVED2[24U];
 412:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 413:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****         uint32_t RESERVED3[24U];
 414:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 415:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****         uint32_t RESERVED4[56U];
 416:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 417:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****         uint32_t RESERVED5[644U];
 418:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 419:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** }  NVIC_Type;
 420:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 421:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
 422:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 423:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 424:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 425:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /*@} end of group CMSIS_NVIC */
 426:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 427:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 428:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /**
 429:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \ingroup  CMSIS_core_register
 430:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 431:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \brief    Type definitions for the System Control Block Registers
 432:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   @{
 433:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  */
 434:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 435:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /**
 436:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \brief  Structure type to access the System Control Block (SCB).
 437:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  */
 438:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** typedef struct
 439:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** {
 440:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 441:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 442:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 443:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 444:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 445:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 446:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 447:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 448:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 449:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 450:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 451:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 452:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 453:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 454:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 455:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 456:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 457:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 458:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 459:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****         uint32_t RESERVED0[5U];
ARM GAS  C:\Users\LuckyE\AppData\Local\Temp\ccM0WxNt.s 			page 12


 460:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 461:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** } SCB_Type;
 462:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 463:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /* SCB CPUID Register Definitions */
 464:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 465:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 466:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 467:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 468:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 469:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 470:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 471:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 472:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 473:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 474:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 475:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 476:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 477:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 478:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 479:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
 480:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 481:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 482:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 483:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 484:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 485:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 486:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 487:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 488:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 489:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 490:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 491:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 492:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 493:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 494:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 495:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 496:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 497:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 498:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 499:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 500:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 501:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 502:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 503:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 504:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 505:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 506:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 507:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 508:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 509:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 510:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
 511:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 512:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 513:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 514:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 515:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 516:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
ARM GAS  C:\Users\LuckyE\AppData\Local\Temp\ccM0WxNt.s 			page 13


 517:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 518:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 519:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 520:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 521:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 522:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 523:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 524:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 525:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 526:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 527:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 528:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 529:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 530:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 531:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 532:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 533:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 534:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 535:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 536:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /* SCB System Control Register Definitions */
 537:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 538:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 539:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 540:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 541:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 542:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 543:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 544:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 545:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 546:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /* SCB Configuration Control Register Definitions */
 547:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 548:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 549:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 550:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 551:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 552:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 553:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 554:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 555:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 556:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 557:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 558:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 559:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 560:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 561:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 562:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 563:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 564:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 565:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 566:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 567:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 568:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 569:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 570:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 571:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 572:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 573:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
ARM GAS  C:\Users\LuckyE\AppData\Local\Temp\ccM0WxNt.s 			page 14


 574:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 575:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 576:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 577:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 578:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 579:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 580:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 581:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 582:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 583:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 584:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 585:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 586:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 587:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 588:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 589:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 590:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 591:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 592:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 593:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 594:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 595:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 596:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 597:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 598:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 599:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 600:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 601:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 602:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 603:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 604:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 605:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 606:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 607:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 608:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /* SCB Configurable Fault Status Register Definitions */
 609:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 610:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 611:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 612:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 613:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 614:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 615:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 616:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 617:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 618:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
 619:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_CFSR_MMARVALID_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 7U)               /*!< SCB 
 620:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB 
 621:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 622:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_CFSR_MLSPERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 5U)               /*!< SCB 
 623:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_CFSR_MLSPERR_Msk               (1UL << SCB_CFSR_MLSPERR_Pos)                  /*!< SCB 
 624:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 625:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_CFSR_MSTKERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 4U)               /*!< SCB 
 626:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB 
 627:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 628:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 3U)               /*!< SCB 
 629:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB 
 630:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
ARM GAS  C:\Users\LuckyE\AppData\Local\Temp\ccM0WxNt.s 			page 15


 631:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 1U)               /*!< SCB 
 632:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB 
 633:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 634:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 0U)               /*!< SCB 
 635:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB 
 636:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 637:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /* BusFault Status Register (part of SCB Configurable Fault Status Register) */
 638:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB 
 639:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB 
 640:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 641:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_CFSR_LSPERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 5U)                  /*!< SCB 
 642:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_CFSR_LSPERR_Msk               (1UL << SCB_CFSR_LSPERR_Pos)                    /*!< SCB 
 643:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 644:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB 
 645:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB 
 646:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 647:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB 
 648:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB 
 649:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 650:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB 
 651:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB 
 652:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 653:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB 
 654:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB 
 655:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 656:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB 
 657:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB 
 658:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 659:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
 660:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB 
 661:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB 
 662:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 663:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB 
 664:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB 
 665:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 666:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB 
 667:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB 
 668:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 669:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB 
 670:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB 
 671:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 672:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB 
 673:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB 
 674:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 675:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB 
 676:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB 
 677:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 678:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /* SCB Hard Fault Status Register Definitions */
 679:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 680:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 681:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 682:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 683:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 684:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 685:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 686:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 687:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
ARM GAS  C:\Users\LuckyE\AppData\Local\Temp\ccM0WxNt.s 			page 16


 688:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 689:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 690:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 691:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 692:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 693:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 694:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 695:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 696:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 697:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 698:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 699:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 700:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 701:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 702:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 703:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 704:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /*@} end of group CMSIS_SCB */
 705:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 706:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 707:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /**
 708:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \ingroup  CMSIS_core_register
 709:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 710:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 711:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   @{
 712:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  */
 713:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 714:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /**
 715:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 716:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  */
 717:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** typedef struct
 718:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** {
 719:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****         uint32_t RESERVED0[1U];
 720:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 721:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 722:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** } SCnSCB_Type;
 723:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 724:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 725:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 726:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 727:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 728:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /* Auxiliary Control Register Definitions */
 729:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9U                                         /*!< ACTLR: 
 730:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 731:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 732:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8U                                         /*!< ACTLR: 
 733:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 734:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 735:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 736:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 737:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 738:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 739:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 740:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 741:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 742:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 743:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 744:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
ARM GAS  C:\Users\LuckyE\AppData\Local\Temp\ccM0WxNt.s 			page 17


 745:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 746:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 747:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /**
 748:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \ingroup  CMSIS_core_register
 749:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 750:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \brief    Type definitions for the System Timer Registers.
 751:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   @{
 752:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  */
 753:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 754:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /**
 755:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \brief  Structure type to access the System Timer (SysTick).
 756:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  */
 757:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** typedef struct
 758:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** {
 759:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 760:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 761:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 762:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 763:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** } SysTick_Type;
 764:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 765:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /* SysTick Control / Status Register Definitions */
 766:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 767:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 768:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 769:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 770:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 771:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 772:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 773:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 774:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 775:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 776:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 777:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 778:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /* SysTick Reload Register Definitions */
 779:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 780:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 781:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 782:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /* SysTick Current Register Definitions */
 783:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 784:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 785:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 786:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /* SysTick Calibration Register Definitions */
 787:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 788:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 789:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 790:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 791:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 792:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 793:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 794:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 795:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 796:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /*@} end of group CMSIS_SysTick */
 797:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 798:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 799:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /**
 800:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \ingroup  CMSIS_core_register
 801:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
ARM GAS  C:\Users\LuckyE\AppData\Local\Temp\ccM0WxNt.s 			page 18


 802:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 803:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   @{
 804:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  */
 805:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 806:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /**
 807:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 808:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  */
 809:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** typedef struct
 810:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** {
 811:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __OM  union
 812:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   {
 813:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 814:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 815:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 816:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 817:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****         uint32_t RESERVED0[864U];
 818:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 819:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****         uint32_t RESERVED1[15U];
 820:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 821:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****         uint32_t RESERVED2[15U];
 822:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 823:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****         uint32_t RESERVED3[29U];
 824:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __OM  uint32_t IWR;                    /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register *
 825:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IM  uint32_t IRR;                    /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register */
 826:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IOM uint32_t IMCR;                   /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 827:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****         uint32_t RESERVED4[43U];
 828:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
 829:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
 830:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****         uint32_t RESERVED5[6U];
 831:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 832:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 833:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 834:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 835:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 836:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 837:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 838:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 839:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 840:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 841:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 842:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 843:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** } ITM_Type;
 844:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 845:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /* ITM Trace Privilege Register Definitions */
 846:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 847:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFUL /*<< ITM_TPR_PRIVMASK_Pos*/)            /*!< ITM 
 848:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 849:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /* ITM Trace Control Register Definitions */
 850:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 851:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 852:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 853:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 854:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 855:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 856:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 857:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 858:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
ARM GAS  C:\Users\LuckyE\AppData\Local\Temp\ccM0WxNt.s 			page 19


 859:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 860:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 861:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 862:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 863:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 864:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 865:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 866:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 867:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 868:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 869:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 870:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 871:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 872:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 873:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 874:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 875:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 876:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 877:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /* ITM Integration Write Register Definitions */
 878:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define ITM_IWR_ATVALIDM_Pos                0U                                            /*!< ITM 
 879:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM 
 880:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 881:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /* ITM Integration Read Register Definitions */
 882:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define ITM_IRR_ATREADYM_Pos                0U                                            /*!< ITM 
 883:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM 
 884:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 885:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /* ITM Integration Mode Control Register Definitions */
 886:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Pos            0U                                            /*!< ITM 
 887:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM 
 888:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 889:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /* ITM Lock Status Register Definitions */
 890:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 891:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 892:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 893:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
 894:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 895:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 896:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 897:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 898:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 899:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
 900:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 901:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 902:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /**
 903:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \ingroup  CMSIS_core_register
 904:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 905:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 906:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   @{
 907:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  */
 908:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 909:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /**
 910:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 911:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  */
 912:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** typedef struct
 913:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** {
 914:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 915:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
ARM GAS  C:\Users\LuckyE\AppData\Local\Temp\ccM0WxNt.s 			page 20


 916:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 917:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 918:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 919:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 920:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 921:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 922:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 923:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 924:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 925:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****         uint32_t RESERVED0[1U];
 926:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 927:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 928:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 929:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****         uint32_t RESERVED1[1U];
 930:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 931:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 932:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 933:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****         uint32_t RESERVED2[1U];
 934:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 935:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 936:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 937:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** } DWT_Type;
 938:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 939:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /* DWT Control Register Definitions */
 940:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 941:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 942:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 943:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 944:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 945:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 946:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 947:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 948:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 949:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
 950:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 951:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 952:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 953:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 954:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 955:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 956:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 957:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 958:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 959:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 960:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 961:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 962:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 963:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 964:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 965:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 966:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 967:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 968:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 969:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 970:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 971:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 972:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
ARM GAS  C:\Users\LuckyE\AppData\Local\Temp\ccM0WxNt.s 			page 21


 973:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 974:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 975:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 976:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 977:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 978:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 979:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 980:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 981:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 982:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 983:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 984:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 985:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 986:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 987:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 988:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 989:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 990:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 991:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 992:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 993:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 994:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /* DWT CPI Count Register Definitions */
 995:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
 996:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 997:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 998:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /* DWT Exception Overhead Count Register Definitions */
 999:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
1000:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
1001:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1002:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /* DWT Sleep Count Register Definitions */
1003:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
1004:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
1005:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1006:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /* DWT LSU Count Register Definitions */
1007:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
1008:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
1009:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1010:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /* DWT Folded-instruction Count Register Definitions */
1011:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
1012:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
1013:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1014:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /* DWT Comparator Mask Register Definitions */
1015:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
1016:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
1017:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1018:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /* DWT Comparator Function Register Definitions */
1019:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
1020:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
1021:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1022:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
1023:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
1024:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1025:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
1026:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
1027:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1028:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
1029:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
ARM GAS  C:\Users\LuckyE\AppData\Local\Temp\ccM0WxNt.s 			page 22


1030:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1031:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
1032:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
1033:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1034:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
1035:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
1036:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1037:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
1038:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
1039:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1040:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
1041:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
1042:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1043:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
1044:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
1045:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1046:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /*@}*/ /* end of group CMSIS_DWT */
1047:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1048:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1049:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /**
1050:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \ingroup  CMSIS_core_register
1051:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
1052:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
1053:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   @{
1054:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  */
1055:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1056:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /**
1057:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
1058:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  */
1059:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** typedef struct
1060:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** {
1061:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IOM uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
1062:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1063:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****         uint32_t RESERVED0[2U];
1064:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1065:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****         uint32_t RESERVED1[55U];
1066:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1067:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****         uint32_t RESERVED2[131U];
1068:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1069:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1070:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1071:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****         uint32_t RESERVED3[759U];
1072:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER */
1073:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1074:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1075:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****         uint32_t RESERVED4[1U];
1076:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1077:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1078:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1079:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****         uint32_t RESERVED5[39U];
1080:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1081:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1082:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****         uint32_t RESERVED7[8U];
1083:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1084:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1085:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** } TPI_Type;
1086:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
ARM GAS  C:\Users\LuckyE\AppData\Local\Temp\ccM0WxNt.s 			page 23


1087:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1088:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACP
1089:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
1090:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1091:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /* TPI Selected Pin Protocol Register Definitions */
1092:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1093:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1094:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1095:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /* TPI Formatter and Flush Status Register Definitions */
1096:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1097:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1098:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1099:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1100:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1101:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1102:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1103:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1104:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1105:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1106:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1107:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1108:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /* TPI Formatter and Flush Control Register Definitions */
1109:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1110:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1111:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1112:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1113:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1114:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1115:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /* TPI TRIGGER Register Definitions */
1116:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1117:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1118:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1119:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1120:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1121:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1122:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1123:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1124:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1125:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1126:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1127:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1128:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1129:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1130:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1131:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1132:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1133:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1134:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1135:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1136:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1137:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1138:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1139:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1140:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1141:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /* TPI ITATBCTR2 Register Definitions */
1142:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Pos           0U                                         /*!< TPI ITA
1143:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR2_ATREADY_Pos*/)    /*!< TPI ITA
ARM GAS  C:\Users\LuckyE\AppData\Local\Temp\ccM0WxNt.s 			page 24


1144:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1145:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1146:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1147:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1148:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1149:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1150:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1151:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1152:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1153:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1154:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1155:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1156:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1157:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1158:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1159:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1160:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1161:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1162:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1163:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1164:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1165:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1166:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1167:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /* TPI ITATBCTR0 Register Definitions */
1168:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Pos           0U                                         /*!< TPI ITA
1169:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR0_ATREADY_Pos*/)    /*!< TPI ITA
1170:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1171:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /* TPI Integration Mode Control Register Definitions */
1172:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1173:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define TPI_ITCTRL_Mode_Msk                (0x1UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1174:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1175:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /* TPI DEVID Register Definitions */
1176:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1177:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1178:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1179:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1180:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1181:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1182:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1183:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1184:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1185:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1186:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1187:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1188:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1189:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1190:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1191:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1192:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1193:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1194:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /* TPI DEVTYPE Register Definitions */
1195:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Pos           4U                                         /*!< TPI DEV
1196:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1197:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1198:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define TPI_DEVTYPE_SubType_Pos             0U                                         /*!< TPI DEV
1199:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1200:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
ARM GAS  C:\Users\LuckyE\AppData\Local\Temp\ccM0WxNt.s 			page 25


1201:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /*@}*/ /* end of group CMSIS_TPI */
1202:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1203:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1204:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1205:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /**
1206:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \ingroup  CMSIS_core_register
1207:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1208:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1209:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   @{
1210:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  */
1211:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1212:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /**
1213:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1214:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  */
1215:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** typedef struct
1216:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** {
1217:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1218:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1219:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1220:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1221:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1222:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1223:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1224:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1225:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1226:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1227:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1228:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** } MPU_Type;
1229:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1230:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /* MPU Type Register Definitions */
1231:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1232:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1233:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1234:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1235:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1236:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1237:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1238:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1239:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1240:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /* MPU Control Register Definitions */
1241:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1242:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1243:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1244:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1245:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1246:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1247:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1248:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1249:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1250:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /* MPU Region Number Register Definitions */
1251:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1252:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1253:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1254:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /* MPU Region Base Address Register Definitions */
1255:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1256:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1257:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
ARM GAS  C:\Users\LuckyE\AppData\Local\Temp\ccM0WxNt.s 			page 26


1258:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1259:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1260:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1261:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1262:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1263:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1264:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /* MPU Region Attribute and Size Register Definitions */
1265:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1266:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1267:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1268:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1269:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1270:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1271:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1272:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1273:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1274:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1275:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1276:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1277:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1278:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1279:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1280:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1281:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1282:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1283:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1284:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1285:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1286:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1287:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1288:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1289:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1290:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1291:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1292:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1293:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1294:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1295:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /*@} end of group CMSIS_MPU */
1296:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #endif /* defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) */
1297:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1298:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1299:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /**
1300:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \ingroup  CMSIS_core_register
1301:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1302:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \brief    Type definitions for the Floating Point Unit (FPU)
1303:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   @{
1304:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  */
1305:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1306:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /**
1307:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \brief  Structure type to access the Floating Point Unit (FPU).
1308:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  */
1309:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** typedef struct
1310:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** {
1311:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****         uint32_t RESERVED0[1U];
1312:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1313:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1314:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
ARM GAS  C:\Users\LuckyE\AppData\Local\Temp\ccM0WxNt.s 			page 27


1315:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1316:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1317:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** } FPU_Type;
1318:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1319:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /* Floating-Point Context Control Register Definitions */
1320:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCC
1321:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1322:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1323:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCC
1324:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1325:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1326:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCC
1327:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1328:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1329:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCC
1330:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1331:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1332:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCC
1333:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1334:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1335:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCC
1336:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1337:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1338:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCC
1339:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1340:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1341:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCC
1342:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1343:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1344:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCC
1345:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCC
1346:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1347:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /* Floating-Point Context Address Register Definitions */
1348:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCA
1349:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1350:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1351:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /* Floating-Point Default Status Control Register Definitions */
1352:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDS
1353:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1354:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1355:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDS
1356:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1357:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1358:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDS
1359:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1360:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1361:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDS
1362:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1363:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1364:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /* Media and FP Feature Register 0 Definitions */
1365:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR
1366:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1367:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1368:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR
1369:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1370:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1371:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR
ARM GAS  C:\Users\LuckyE\AppData\Local\Temp\ccM0WxNt.s 			page 28


1372:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1373:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1374:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR
1375:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1376:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1377:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR
1378:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1379:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1380:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR
1381:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1382:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1383:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR
1384:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1385:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1386:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR
1387:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR
1388:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1389:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /* Media and FP Feature Register 1 Definitions */
1390:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR
1391:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1392:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1393:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR
1394:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1395:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1396:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR
1397:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1398:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1399:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR
1400:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR
1401:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1402:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /*@} end of group CMSIS_FPU */
1403:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1404:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1405:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /**
1406:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \ingroup  CMSIS_core_register
1407:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1408:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \brief    Type definitions for the Core Debug Registers
1409:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   @{
1410:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  */
1411:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1412:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /**
1413:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1414:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  */
1415:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** typedef struct
1416:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** {
1417:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1418:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1419:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1420:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1421:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** } CoreDebug_Type;
1422:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1423:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /* Debug Halting Control and Status Register Definitions */
1424:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1425:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1426:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1427:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1428:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
ARM GAS  C:\Users\LuckyE\AppData\Local\Temp\ccM0WxNt.s 			page 29


1429:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1430:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1431:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1432:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1433:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1434:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1435:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1436:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1437:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1438:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1439:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1440:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1441:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1442:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1443:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1444:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1445:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1446:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1447:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1448:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1449:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1450:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1451:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1452:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1453:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1454:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1455:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1456:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1457:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1458:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1459:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1460:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /* Debug Core Register Selector Register Definitions */
1461:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1462:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1463:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1464:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1465:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1466:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1467:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /* Debug Exception and Monitor Control Register Definitions */
1468:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1469:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1470:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1471:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1472:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1473:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1474:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1475:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1476:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1477:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1478:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1479:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1480:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1481:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1482:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1483:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1484:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1485:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
ARM GAS  C:\Users\LuckyE\AppData\Local\Temp\ccM0WxNt.s 			page 30


1486:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1487:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1488:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1489:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1490:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1491:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1492:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1493:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1494:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1495:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1496:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1497:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1498:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1499:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1500:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1501:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1502:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1503:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1504:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1505:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1506:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1507:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
1508:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1509:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1510:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /**
1511:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \ingroup    CMSIS_core_register
1512:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1513:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1514:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   @{
1515:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  */
1516:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1517:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /**
1518:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1519:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \param[in] field  Name of the register bit field.
1520:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
1521:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \return           Masked and shifted value.
1522:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** */
1523:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
1524:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1525:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /**
1526:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1527:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \param[in] field  Name of the register bit field.
1528:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
1529:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \return           Masked and shifted bit field value.
1530:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** */
1531:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
1532:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1533:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /*@} end of group CMSIS_core_bitfield */
1534:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1535:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1536:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /**
1537:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \ingroup    CMSIS_core_register
1538:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \defgroup   CMSIS_core_base     Core Definitions
1539:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \brief      Definitions for base addresses, unions, and structures.
1540:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   @{
1541:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  */
1542:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
ARM GAS  C:\Users\LuckyE\AppData\Local\Temp\ccM0WxNt.s 			page 31


1543:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /* Memory mapping of Core Hardware */
1544:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1545:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1546:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1547:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1548:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1549:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1550:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1551:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1552:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1553:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1554:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1555:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1556:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1557:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1558:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1559:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1560:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1561:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1562:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1563:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1564:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1565:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #endif
1566:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1567:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define FPU_BASE            (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit */
1568:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define FPU                 ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit */
1569:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1570:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /*@} */
1571:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1572:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1573:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1574:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /*******************************************************************************
1575:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  *                Hardware Abstraction Layer
1576:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   Core Function Interface contains:
1577:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   - Core NVIC Functions
1578:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   - Core SysTick Functions
1579:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   - Core Debug Functions
1580:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   - Core Register Access Functions
1581:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  ******************************************************************************/
1582:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /**
1583:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1584:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** */
1585:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1586:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1587:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1588:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /* ##########################   NVIC functions  #################################### */
1589:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /**
1590:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
1591:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1592:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1593:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   @{
1594:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  */
1595:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1596:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #ifdef CMSIS_NVIC_VIRTUAL
1597:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
1598:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
1599:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   #endif
ARM GAS  C:\Users\LuckyE\AppData\Local\Temp\ccM0WxNt.s 			page 32


1600:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
1601:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #else
1602:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
1603:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
1604:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
1605:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
1606:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
1607:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
1608:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
1609:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
1610:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   #define NVIC_GetActive              __NVIC_GetActive
1611:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
1612:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
1613:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
1614:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #endif /* CMSIS_NVIC_VIRTUAL */
1615:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1616:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #ifdef CMSIS_VECTAB_VIRTUAL
1617:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1618:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
1619:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   #endif
1620:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1621:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #else
1622:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   #define NVIC_SetVector              __NVIC_SetVector
1623:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   #define NVIC_GetVector              __NVIC_GetVector
1624:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
1625:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1626:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define NVIC_USER_IRQ_OFFSET          16
1627:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1628:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1629:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1630:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /**
1631:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \brief   Set Priority Grouping
1632:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \details Sets the priority grouping field using the required unlock sequence.
1633:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1634:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****            Only values from 0..7 are used.
1635:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****            In case of a conflict between priority grouping and available
1636:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1637:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \param [in]      PriorityGroup  Priority grouping field.
1638:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  */
1639:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1640:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** {
1641:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   uint32_t reg_value;
1642:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1643:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1644:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1645:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
1646:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   reg_value  =  (reg_value                                   |
1647:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1648:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****                 (PriorityGroupTmp << 8U)                      );              /* Insert write key a
1649:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   SCB->AIRCR =  reg_value;
1650:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** }
1651:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1652:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1653:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /**
1654:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \brief   Get Priority Grouping
1655:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1656:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
ARM GAS  C:\Users\LuckyE\AppData\Local\Temp\ccM0WxNt.s 			page 33


1657:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  */
1658:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
1659:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** {
1660:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
1661:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** }
1662:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1663:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1664:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /**
1665:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \brief   Enable Interrupt
1666:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
1667:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1668:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \note    IRQn must not be negative.
1669:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  */
1670:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
1671:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** {
1672:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1673:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   {
1674:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) &
1675:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   }
1676:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** }
1677:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1678:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1679:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /**
1680:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \brief   Get Interrupt Enable status
1681:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
1682:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1683:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \return             0  Interrupt is not enabled.
1684:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \return             1  Interrupt is enabled.
1685:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \note    IRQn must not be negative.
1686:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  */
1687:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
1688:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** {
1689:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1690:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   {
1691:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     return((uint32_t)(((NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32
1692:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   }
1693:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   else
1694:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   {
1695:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     return(0U);
1696:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   }
1697:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** }
1698:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1699:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1700:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /**
1701:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \brief   Disable Interrupt
1702:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \details Disables a device specific interrupt in the NVIC interrupt controller.
1703:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1704:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \note    IRQn must not be negative.
1705:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  */
1706:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** __STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
1707:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** {
1708:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1709:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   {
1710:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     NVIC->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) &
1711:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     __DSB();
1712:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     __ISB();
1713:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   }
ARM GAS  C:\Users\LuckyE\AppData\Local\Temp\ccM0WxNt.s 			page 34


1714:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** }
1715:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1716:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1717:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /**
1718:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \brief   Get Pending Interrupt
1719:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \details Reads the NVIC pending register and returns the pending bit for the specified device spe
1720:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1721:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \return             0  Interrupt status is not pending.
1722:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \return             1  Interrupt status is pending.
1723:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \note    IRQn must not be negative.
1724:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  */
1725:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
1726:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** {
1727:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1728:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   {
1729:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     return((uint32_t)(((NVIC->ISPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32
1730:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   }
1731:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   else
1732:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   {
1733:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     return(0U);
1734:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   }
1735:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** }
1736:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1737:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1738:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /**
1739:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \brief   Set Pending Interrupt
1740:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
1741:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1742:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \note    IRQn must not be negative.
1743:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  */
1744:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
1745:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** {
1746:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1747:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   {
1748:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     NVIC->ISPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) &
1749:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   }
1750:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** }
1751:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1752:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1753:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /**
1754:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \brief   Clear Pending Interrupt
1755:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
1756:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1757:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \note    IRQn must not be negative.
1758:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  */
1759:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** __STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
1760:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** {
1761:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1762:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   {
1763:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     NVIC->ICPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) &
1764:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   }
1765:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** }
1766:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1767:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1768:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /**
1769:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \brief   Get Active Interrupt
1770:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \details Reads the active register in the NVIC and returns the active bit for the device specific
ARM GAS  C:\Users\LuckyE\AppData\Local\Temp\ccM0WxNt.s 			page 35


1771:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1772:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \return             0  Interrupt status is not active.
1773:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \return             1  Interrupt status is active.
1774:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \note    IRQn must not be negative.
1775:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  */
1776:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn)
1777:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** {
1778:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1779:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   {
1780:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     return((uint32_t)(((NVIC->IABR[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32
1781:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   }
1782:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   else
1783:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   {
1784:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     return(0U);
1785:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   }
1786:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** }
1787:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1788:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1789:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /**
1790:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \brief   Set Interrupt Priority
1791:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \details Sets the priority of a device specific interrupt or a processor exception.
1792:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****            The interrupt number can be positive to specify a device specific interrupt,
1793:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****            or negative to specify a processor exception.
1794:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \param [in]      IRQn  Interrupt number.
1795:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \param [in]  priority  Priority to set.
1796:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \note    The priority cannot be set for every processor exception.
1797:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  */
1798:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
1799:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** {
1800:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1801:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   {
1802:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BI
1803:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   }
1804:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   else
1805:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   {
1806:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BI
1807:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   }
1808:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** }
1809:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1810:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1811:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /**
1812:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \brief   Get Interrupt Priority
1813:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \details Reads the priority of a device specific interrupt or a processor exception.
1814:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****            The interrupt number can be positive to specify a device specific interrupt,
1815:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****            or negative to specify a processor exception.
1816:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \param [in]   IRQn  Interrupt number.
1817:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \return             Interrupt Priority.
1818:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****                       Value is aligned automatically to the implemented priority bits of the microc
1819:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  */
1820:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn)
1821:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** {
1822:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1823:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1824:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   {
1825:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     return(((uint32_t)NVIC->IP[((uint32_t)(int32_t)IRQn)]               >> (8U - __NVIC_PRIO_BITS))
1826:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   }
1827:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   else
ARM GAS  C:\Users\LuckyE\AppData\Local\Temp\ccM0WxNt.s 			page 36


1828:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   {
1829:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     return(((uint32_t)SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS))
1830:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   }
1831:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** }
1832:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1833:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1834:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /**
1835:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \brief   Encode Priority
1836:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \details Encodes the priority for an interrupt with the given priority group,
1837:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****            preemptive priority value, and subpriority value.
1838:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****            In case of a conflict between priority grouping and available
1839:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1840:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \param [in]     PriorityGroup  Used priority group.
1841:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
1842:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \param [in]       SubPriority  Subpriority value (starting from 0).
1843:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \return                        Encoded priority. Value can be used in the function \ref NVIC_SetP
1844:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  */
1845:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** __STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uin
1846:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** {
1847:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
1848:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   uint32_t PreemptPriorityBits;
1849:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   uint32_t SubPriorityBits;
1850:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1851:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
1852:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
1853:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1854:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   return (
1855:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****            ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits
1856:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****            ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
1857:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****          );
1858:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** }
1859:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1860:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1861:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /**
1862:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \brief   Decode Priority
1863:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \details Decodes an interrupt priority value with a given priority group to
1864:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****            preemptive priority value and subpriority value.
1865:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****            In case of a conflict between priority grouping and available
1866:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.
1867:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \param [in]         Priority   Priority value, which can be retrieved with the function \ref NVIC
1868:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \param [in]     PriorityGroup  Used priority group.
1869:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \param [out] pPreemptPriority  Preemptive priority value (starting from 0).
1870:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \param [out]     pSubPriority  Subpriority value (starting from 0).
1871:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  */
1872:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** __STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* cons
1873:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** {
1874:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
1875:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   uint32_t PreemptPriorityBits;
1876:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   uint32_t SubPriorityBits;
1877:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1878:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
1879:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
1880:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1881:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1
1882:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1
1883:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** }
1884:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
ARM GAS  C:\Users\LuckyE\AppData\Local\Temp\ccM0WxNt.s 			page 37


1885:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1886:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /**
1887:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \brief   Set Interrupt Vector
1888:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \details Sets an interrupt vector in SRAM based interrupt vector table.
1889:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****            The interrupt number can be positive to specify a device specific interrupt,
1890:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****            or negative to specify a processor exception.
1891:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****            VTOR must been relocated to SRAM before.
1892:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \param [in]   IRQn      Interrupt number
1893:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \param [in]   vector    Address of interrupt handler function
1894:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  */
1895:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** __STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector)
1896:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** {
1897:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   uint32_t *vectors = (uint32_t *)SCB->VTOR;
1898:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET] = vector;
1899:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** }
1900:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1901:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1902:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /**
1903:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \brief   Get Interrupt Vector
1904:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \details Reads an interrupt vector from interrupt vector table.
1905:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****            The interrupt number can be positive to specify a device specific interrupt,
1906:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****            or negative to specify a processor exception.
1907:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \param [in]   IRQn      Interrupt number.
1908:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \return                 Address of interrupt handler function
1909:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  */
1910:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn)
1911:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** {
1912:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   uint32_t *vectors = (uint32_t *)SCB->VTOR;
1913:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   return vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET];
1914:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** }
1915:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1916:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1917:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /**
1918:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \brief   System Reset
1919:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \details Initiates a system reset request to reset the MCU.
1920:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  */
1921:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** __STATIC_INLINE void __NVIC_SystemReset(void)
1922:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** {
1923:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __DSB();                                                          /* Ensure all outstanding memor
1924:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****                                                                        buffered write are completed
1925:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
1926:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****                            (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
1927:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****                             SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchange
1928:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __DSB();                                                          /* Ensure completion of memory 
1929:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1930:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   for(;;)                                                           /* wait until reset */
1931:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   {
1932:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     __NOP();
1933:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   }
1934:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** }
1935:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1936:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /*@} end of CMSIS_Core_NVICFunctions */
1937:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1938:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1939:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /* ##########################  FPU functions  #################################### */
1940:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /**
1941:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
ARM GAS  C:\Users\LuckyE\AppData\Local\Temp\ccM0WxNt.s 			page 38


1942:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \defgroup CMSIS_Core_FpuFunctions FPU Functions
1943:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \brief    Function that provides FPU type.
1944:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   @{
1945:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  */
1946:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1947:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /**
1948:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \brief   get FPU type
1949:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \details returns the FPU type
1950:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \returns
1951:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****    - \b  0: No FPU
1952:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****    - \b  1: Single precision FPU
1953:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****    - \b  2: Double + Single precision FPU
1954:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  */
1955:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** __STATIC_INLINE uint32_t SCB_GetFPUType(void)
1956:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** {
1957:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   uint32_t mvfr0;
1958:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1959:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   mvfr0 = FPU->MVFR0;
1960:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   if      ((mvfr0 & (FPU_MVFR0_Single_precision_Msk | FPU_MVFR0_Double_precision_Msk)) == 0x020U)
1961:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   {
1962:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     return 1U;           /* Single precision FPU */
1963:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   }
1964:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   else
1965:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   {
1966:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     return 0U;           /* No FPU */
1967:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   }
1968:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** }
1969:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1970:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1971:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /*@} end of CMSIS_Core_FpuFunctions */
1972:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1973:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1974:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1975:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /* ##################################    SysTick function  ########################################
1976:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /**
1977:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
1978:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \defgroup CMSIS_Core_SysTickFunctions SysTick Functions
1979:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \brief    Functions that configure the System.
1980:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   @{
1981:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  */
1982:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1983:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #if defined (__Vendor_SysTickConfig) && (__Vendor_SysTickConfig == 0U)
1984:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1985:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /**
1986:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \brief   System Tick Configuration
1987:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \details Initializes the System Timer and its interrupt, and starts the System Tick Timer.
1988:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****            Counter is in free running mode to generate periodic interrupts.
1989:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \param [in]  ticks  Number of ticks between two interrupts.
1990:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \return          0  Function succeeded.
1991:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \return          1  Function failed.
1992:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
1993:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****            function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.
1994:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****            must contain a vendor-specific implementation of this function.
1995:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  */
1996:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** __STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
1997:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** {
1998:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
ARM GAS  C:\Users\LuckyE\AppData\Local\Temp\ccM0WxNt.s 			page 39


  85              		.loc 2 1998 0
  86 002e 013B     		subs	r3, r3, #1
  87              	.LBE9:
  88              	.LBE8:
  89              		.loc 1 86 0
  90 0030 0020     		movs	r0, #0
  91 0032 0021     		movs	r1, #0
  92              	.LBB14:
  93              	.LBB12:
  94              		.loc 2 1998 0
  95 0034 B3F1807F 		cmp	r3, #16777216
  96              	.LBE12:
  97              	.LBE14:
  98              		.loc 1 86 0
  99 0038 C2E90001 		strd	r0, [r2]
 100              	.LBB15:
 101              	.LBB13:
 102              		.loc 2 1998 0
 103 003c 10D2     		bcs	.L5
1999:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   {
2000:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     return (1UL);                                                   /* Reload value impossible */
2001:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   }
2002:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
2003:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 104              		.loc 2 2003 0
 105 003e 0D4A     		ldr	r2, .L6+16
 106 0040 5360     		str	r3, [r2, #4]
 107              	.LVL2:
 108              	.LBB10:
 109              	.LBB11:
1806:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   }
 110              		.loc 2 1806 0
 111 0042 0D4B     		ldr	r3, .L6+20
 112 0044 F021     		movs	r1, #240
 113 0046 83F82310 		strb	r1, [r3, #35]
 114              	.LVL3:
 115              	.LBE11:
 116              	.LBE10:
2004:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Int
2005:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Val
2006:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 117              		.loc 2 2006 0
 118 004a 0723     		movs	r3, #7
2005:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 119              		.loc 2 2005 0
 120 004c 9460     		str	r4, [r2, #8]
 121              		.loc 2 2006 0
 122 004e 1360     		str	r3, [r2]
 123              	.LBE13:
 124              	.LBE15:
  87:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c **** 
  88:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c ****     uwRet = SysTick_Config(OS_SYS_CLOCK/LOSCFG_BASE_CORE_TICK_PER_SECOND);
  89:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c ****     if (uwRet == 1)
  90:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c ****     {
  91:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c ****         return LOS_ERRNO_TICK_PER_SEC_TOO_SMALL;
  92:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c ****     }
  93:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c **** 
ARM GAS  C:\Users\LuckyE\AppData\Local\Temp\ccM0WxNt.s 			page 40


  94:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c ****     g_bSysTickStart = TRUE;
 125              		.loc 1 94 0
 126 0050 0A4B     		ldr	r3, .L6+24
 127 0052 0122     		movs	r2, #1
 128 0054 1A60     		str	r2, [r3]
  95:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c **** 
  96:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c ****     return LOS_OK;
 129              		.loc 1 96 0
 130 0056 2046     		mov	r0, r4
 131              	.L2:
  97:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c **** }
 132              		.loc 1 97 0
 133 0058 03B0     		add	sp, sp, #12
 134              	.LCFI1:
 135              		.cfi_remember_state
 136              		.cfi_def_cfa_offset 12
 137              		@ sp needed
 138 005a 30BD     		pop	{r4, r5, pc}
 139              	.L4:
 140              	.LCFI2:
 141              		.cfi_restore_state
  75:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c ****     }
 142              		.loc 1 75 0
 143 005c 0848     		ldr	r0, .L6+28
 144 005e FBE7     		b	.L2
 145              	.L5:
  91:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c ****     }
 146              		.loc 1 91 0
 147 0060 0848     		ldr	r0, .L6+32
 148 0062 F9E7     		b	.L2
 149              	.L7:
 150              		.align	2
 151              	.L6:
 152 0064 00000000 		.word	SystemCoreClock
 153 0068 00000000 		.word	osTickHandler
 154 006c 00000000 		.word	g_uwCyclesPerTick
 155 0070 00000000 		.word	g_ullTickCount
 156 0074 10E000E0 		.word	-536813552
 157 0078 00ED00E0 		.word	-536810240
 158 007c 00000000 		.word	g_bSysTickStart
 159 0080 00040002 		.word	33555456
 160 0084 02040002 		.word	33555458
 161              		.cfi_endproc
 162              	.LFE288:
 164              		.section	.text.LOS_SysTickCurrCycleGet,"ax",%progbits
 165              		.align	1
 166              		.global	LOS_SysTickCurrCycleGet
 167              		.syntax unified
 168              		.thumb
 169              		.thumb_func
 170              		.fpu fpv4-sp-d16
 172              	LOS_SysTickCurrCycleGet:
 173              	.LFB289:
  98:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c **** 
  99:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c **** #if (LOSCFG_KERNEL_TICKLESS == YES)
 100:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c **** /*****************************************************************************
 101:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c **** Function   : LOS_SysTickReload
ARM GAS  C:\Users\LuckyE\AppData\Local\Temp\ccM0WxNt.s 			page 41


 102:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c **** Description: reconfig systick
 103:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c **** Input   : none
 104:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c **** output  : none
 105:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c **** return  : none
 106:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c **** *****************************************************************************/
 107:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c **** LITE_OS_SEC_TEXT_MINOR VOID LOS_SysTickReload(UINT32 uwCyclesPerTick)
 108:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c **** {
 109:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c ****     SysTick->CTRL &= ~SysTick_CTRL_ENABLE_Msk;
 110:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c ****     SysTick->LOAD  = (uint32_t)(uwCyclesPerTick - 1UL);               /* set reload register */
 111:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c ****     SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter V
 112:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c ****     SysTick->CTRL |= SysTick_CTRL_ENABLE_Msk;
 113:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c **** }
 114:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c **** #endif
 115:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c **** 
 116:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c **** /*****************************************************************************
 117:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c **** Function   : LOS_SysTickCurrCycleGet
 118:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c **** Description: Get System cycle count
 119:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c **** Input   : none
 120:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c **** output  : SysTick->VAL
 121:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c **** return  : none
 122:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c **** *****************************************************************************/
 123:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c **** LITE_OS_SEC_TEXT_MINOR UINT32 LOS_SysTickCurrCycleGet(VOID)
 124:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c **** {
 174              		.loc 1 124 0
 175              		.cfi_startproc
 176              		@ args = 0, pretend = 0, frame = 0
 177              		@ frame_needed = 0, uses_anonymous_args = 0
 178 0000 10B5     		push	{r4, lr}
 179              	.LCFI3:
 180              		.cfi_def_cfa_offset 8
 181              		.cfi_offset 4, -8
 182              		.cfi_offset 14, -4
 125:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c ****     UINT32 uwHwCycle;
 126:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c ****     UINTPTR uvIntSave;
 127:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c **** 
 128:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c ****     uvIntSave = LOS_IntLock();
 183              		.loc 1 128 0
 184 0002 FFF7FEFF 		bl	LOS_IntLock
 185              	.LVL4:
 129:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c ****     uwHwCycle = SysTick->VAL;
 186              		.loc 1 129 0
 187 0006 074B     		ldr	r3, .L13
 130:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c **** 
 131:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c ****     /*tick has come, but may interrupt environment, not counting the Tick interrupt response, to do
 132:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c ****     if (((SCB->ICSR & 0x4000000) != 0))
 188              		.loc 1 132 0
 189 0008 074A     		ldr	r2, .L13+4
 129:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c ****     uwHwCycle = SysTick->VAL;
 190              		.loc 1 129 0
 191 000a 9C68     		ldr	r4, [r3, #8]
 192              	.LVL5:
 193              		.loc 1 132 0
 194 000c 5268     		ldr	r2, [r2, #4]
 195 000e 5201     		lsls	r2, r2, #5
 133:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c ****     {
 134:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c ****         uwHwCycle = SysTick->VAL;
 196              		.loc 1 134 0
ARM GAS  C:\Users\LuckyE\AppData\Local\Temp\ccM0WxNt.s 			page 42


 197 0010 41BF     		itttt	mi
 198 0012 9C68     		ldrmi	r4, [r3, #8]
 199              	.LVL6:
 135:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c ****         uwHwCycle += g_uwCyclesPerTick;
 200              		.loc 1 135 0
 201 0014 054B     		ldrmi	r3, .L13+8
 202 0016 1B68     		ldrmi	r3, [r3]
 203 0018 E418     		addmi	r4, r4, r3
 204              	.LVL7:
 136:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c ****     }
 137:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c **** 
 138:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c ****     LOS_IntRestore(uvIntSave);
 205              		.loc 1 138 0
 206 001a FFF7FEFF 		bl	LOS_IntRestore
 207              	.LVL8:
 139:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c **** 
 140:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c ****     return uwHwCycle;
 141:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c **** }
 208              		.loc 1 141 0
 209 001e 2046     		mov	r0, r4
 210 0020 10BD     		pop	{r4, pc}
 211              	.LVL9:
 212              	.L14:
 213 0022 00BF     		.align	2
 214              	.L13:
 215 0024 10E000E0 		.word	-536813552
 216 0028 00ED00E0 		.word	-536810240
 217 002c 00000000 		.word	g_uwCyclesPerTick
 218              		.cfi_endproc
 219              	.LFE289:
 221              		.section	.text.LOS_GetCpuCycle,"ax",%progbits
 222              		.align	1
 223              		.global	LOS_GetCpuCycle
 224              		.syntax unified
 225              		.thumb
 226              		.thumb_func
 227              		.fpu fpv4-sp-d16
 229              	LOS_GetCpuCycle:
 230              	.LFB290:
 142:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c **** 
 143:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c **** /*****************************************************************************
 144:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c **** Function   : LOS_GetCpuCycle
 145:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c **** Description: Get System cycle count
 146:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c **** Input   : none
 147:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c **** output  : puwCntHi  --- CpuTick High 4 byte
 148:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c ****           puwCntLo  --- CpuTick Low 4 byte
 149:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c **** return  : none
 150:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c **** *****************************************************************************/
 151:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c **** LITE_OS_SEC_TEXT_MINOR VOID LOS_GetCpuCycle(UINT32 *puwCntHi, UINT32 *puwCntLo)
 152:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c **** {
 231              		.loc 1 152 0
 232              		.cfi_startproc
 233              		@ args = 0, pretend = 0, frame = 0
 234              		@ frame_needed = 0, uses_anonymous_args = 0
 235              	.LVL10:
 236 0000 2DE9F843 		push	{r3, r4, r5, r6, r7, r8, r9, lr}
 237              	.LCFI4:
ARM GAS  C:\Users\LuckyE\AppData\Local\Temp\ccM0WxNt.s 			page 43


 238              		.cfi_def_cfa_offset 32
 239              		.cfi_offset 3, -32
 240              		.cfi_offset 4, -28
 241              		.cfi_offset 5, -24
 242              		.cfi_offset 6, -20
 243              		.cfi_offset 7, -16
 244              		.cfi_offset 8, -12
 245              		.cfi_offset 9, -8
 246              		.cfi_offset 14, -4
 247              		.loc 1 152 0
 248 0004 8046     		mov	r8, r0
 249 0006 8946     		mov	r9, r1
 153:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c ****     UINT64 ullSwTick;
 154:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c ****     UINT64 ullCycle;
 155:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c ****     UINT32 uwHwCycle;
 156:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c ****     UINTPTR uvIntSave;
 157:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c **** 
 158:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c ****     uvIntSave = LOS_IntLock();
 250              		.loc 1 158 0
 251 0008 FFF7FEFF 		bl	LOS_IntLock
 252              	.LVL11:
 159:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c **** 
 160:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c ****     ullSwTick = g_ullTickCount;
 253              		.loc 1 160 0
 254 000c 0F4B     		ldr	r3, .L20
 161:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c ****     uwHwCycle = SysTick->VAL;
 162:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c **** 
 163:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c ****     /*tick has come, but may interrupt environment, not counting the Tick interrupt response, to do
 164:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c ****     if (((SCB->ICSR & 0x4000000) != 0))
 255              		.loc 1 164 0
 256 000e 104A     		ldr	r2, .L20+4
 160:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c ****     uwHwCycle = SysTick->VAL;
 257              		.loc 1 160 0
 258 0010 D3E90067 		ldrd	r6, [r3]
 259              	.LVL12:
 161:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c ****     uwHwCycle = SysTick->VAL;
 260              		.loc 1 161 0
 261 0014 0F4B     		ldr	r3, .L20+8
 262 0016 9D68     		ldr	r5, [r3, #8]
 263              	.LVL13:
 264              		.loc 1 164 0
 265 0018 5268     		ldr	r2, [r2, #4]
 266 001a 5201     		lsls	r2, r2, #5
 267 001c 03D5     		bpl	.L16
 165:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c ****     {
 166:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c ****         uwHwCycle = SysTick->VAL;
 167:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c ****         ullSwTick++;
 268              		.loc 1 167 0
 269 001e 0136     		adds	r6, r6, #1
 270              	.LVL14:
 166:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c ****         ullSwTick++;
 271              		.loc 1 166 0
 272 0020 9D68     		ldr	r5, [r3, #8]
 273              	.LVL15:
 274              		.loc 1 167 0
 275 0022 47F10007 		adc	r7, r7, #0
 276              	.LVL16:
ARM GAS  C:\Users\LuckyE\AppData\Local\Temp\ccM0WxNt.s 			page 44


 277              	.L16:
 168:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c ****     }
 169:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c **** 
 170:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c ****     ullCycle = (((ullSwTick) * g_uwCyclesPerTick) + (g_uwCyclesPerTick - uwHwCycle));
 278              		.loc 1 170 0
 279 0026 0C4B     		ldr	r3, .L20+12
 280 0028 1C68     		ldr	r4, [r3]
 281 002a A4FB0623 		umull	r2, r3, r4, r6
 282 002e 04FB0733 		mla	r3, r4, r7, r3
 283 0032 641B     		subs	r4, r4, r5
 284 0034 1519     		adds	r5, r2, r4
 285              	.LVL17:
 286 0036 43F10006 		adc	r6, r3, #0
 287              	.LVL18:
 171:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c **** 
 172:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c ****     *puwCntHi = ullCycle >> 32;
 288              		.loc 1 172 0
 289 003a C8F80060 		str	r6, [r8]
 173:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c ****     *puwCntLo = ullCycle & 0xFFFFFFFFU;
 290              		.loc 1 173 0
 291 003e C9F80050 		str	r5, [r9]
 174:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c **** 
 175:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c ****     LOS_IntRestore(uvIntSave);
 176:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c **** 
 177:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c ****     return;
 178:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c **** }
 292              		.loc 1 178 0
 293 0042 BDE8F843 		pop	{r3, r4, r5, r6, r7, r8, r9, lr}
 294              	.LCFI5:
 295              		.cfi_restore 14
 296              		.cfi_restore 9
 297              		.cfi_restore 8
 298              		.cfi_restore 7
 299              		.cfi_restore 6
 300              		.cfi_restore 5
 301              		.cfi_restore 4
 302              		.cfi_restore 3
 303              		.cfi_def_cfa_offset 0
 304              	.LVL19:
 175:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c **** 
 305              		.loc 1 175 0
 306 0046 FFF7FEBF 		b	LOS_IntRestore
 307              	.LVL20:
 308              	.L21:
 309 004a 00BF     		.align	2
 310              	.L20:
 311 004c 00000000 		.word	g_ullTickCount
 312 0050 00ED00E0 		.word	-536810240
 313 0054 10E000E0 		.word	-536813552
 314 0058 00000000 		.word	g_uwCyclesPerTick
 315              		.cfi_endproc
 316              	.LFE290:
 318              		.section	.text.LOS_GetSystickCycle,"ax",%progbits
 319              		.align	1
 320              		.global	LOS_GetSystickCycle
 321              		.syntax unified
 322              		.thumb
ARM GAS  C:\Users\LuckyE\AppData\Local\Temp\ccM0WxNt.s 			page 45


 323              		.thumb_func
 324              		.fpu fpv4-sp-d16
 326              	LOS_GetSystickCycle:
 327              	.LFB291:
 179:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c **** 
 180:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c **** /*****************************************************************************
 181:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c **** Function   : LOS_GetSystickCycle
 182:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c **** Description: Get Sys tick cycle count
 183:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c **** Input   : none
 184:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c **** output  : puwCntHi  --- SysTick count High 4 byte
 185:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c ****           puwCntLo  --- SysTick count Low 4 byte
 186:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c **** return  : none
 187:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c **** *****************************************************************************/
 188:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c **** LITE_OS_SEC_TEXT_MINOR VOID LOS_GetSystickCycle(UINT32 *puwCntHi, UINT32 *puwCntLo)
 189:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c **** {
 328              		.loc 1 189 0
 329              		.cfi_startproc
 330              		@ args = 0, pretend = 0, frame = 0
 331              		@ frame_needed = 0, uses_anonymous_args = 0
 332              	.LVL21:
 333 0000 2DE9F843 		push	{r3, r4, r5, r6, r7, r8, r9, lr}
 334              	.LCFI6:
 335              		.cfi_def_cfa_offset 32
 336              		.cfi_offset 3, -32
 337              		.cfi_offset 4, -28
 338              		.cfi_offset 5, -24
 339              		.cfi_offset 6, -20
 340              		.cfi_offset 7, -16
 341              		.cfi_offset 8, -12
 342              		.cfi_offset 9, -8
 343              		.cfi_offset 14, -4
 344              		.loc 1 189 0
 345 0004 8046     		mov	r8, r0
 346 0006 8946     		mov	r9, r1
 190:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c ****     UINT64 ullSwTick;
 191:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c ****     UINT64 ullCycle;
 192:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c ****     UINT32 uwHwCycle;
 193:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c ****     UINTPTR uvIntSave;
 194:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c ****     UINT32 uwSystickLoad;
 195:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c ****     UINT32 uwSystickCur;
 196:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c **** 
 197:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c ****     uvIntSave = LOS_IntLock();
 347              		.loc 1 197 0
 348 0008 FFF7FEFF 		bl	LOS_IntLock
 349              	.LVL22:
 198:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c **** 
 199:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c ****     ullSwTick = g_ullTickCount;
 350              		.loc 1 199 0
 351 000c 0E4B     		ldr	r3, .L27
 352 000e D3E90045 		ldrd	r4, [r3]
 353              	.LVL23:
 200:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c **** 
 201:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c ****     uwSystickLoad = SysTick->LOAD;
 354              		.loc 1 201 0
 355 0012 0E4B     		ldr	r3, .L27+4
 356 0014 5F68     		ldr	r7, [r3, #4]
 357              	.LVL24:
ARM GAS  C:\Users\LuckyE\AppData\Local\Temp\ccM0WxNt.s 			page 46


 202:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c ****     uwSystickCur = SysTick->VAL;
 358              		.loc 1 202 0
 359 0016 9E68     		ldr	r6, [r3, #8]
 360              	.LVL25:
 203:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c ****     uwHwCycle = uwSystickLoad - uwSystickCur;
 204:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c **** 
 205:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c ****     /*tick has come, but may interrupt environment, not counting the Tick interrupt response, to do
 206:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c ****     if (((SCB->ICSR & 0x4000000) != 0))
 361              		.loc 1 206 0
 362 0018 03F54F63 		add	r3, r3, #3312
 203:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c ****     uwHwCycle = uwSystickLoad - uwSystickCur;
 363              		.loc 1 203 0
 364 001c BE1B     		subs	r6, r7, r6
 365              	.LVL26:
 366              		.loc 1 206 0
 367 001e 5B68     		ldr	r3, [r3, #4]
 368 0020 5B01     		lsls	r3, r3, #5
 369 0022 02D5     		bpl	.L23
 207:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c ****     {
 208:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c ****         uwHwCycle = uwSystickLoad - uwSystickCur;
 209:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c ****         ullSwTick++;
 370              		.loc 1 209 0
 371 0024 0134     		adds	r4, r4, #1
 372              	.LVL27:
 373 0026 45F10005 		adc	r5, r5, #0
 374              	.LVL28:
 375              	.L23:
 210:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c ****     }
 211:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c **** 
 212:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c ****     ullCycle = uwHwCycle + ullSwTick * uwSystickLoad;
 376              		.loc 1 212 0
 377 002a A7FB0423 		umull	r2, r3, r7, r4
 378 002e 9419     		adds	r4, r2, r6
 379              	.LVL29:
 380 0030 07FB0533 		mla	r3, r7, r5, r3
 381 0034 43F10005 		adc	r5, r3, #0
 382              	.LVL30:
 213:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c ****     *puwCntHi = ullCycle >> 32;
 383              		.loc 1 213 0
 384 0038 C8F80050 		str	r5, [r8]
 214:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c ****     *puwCntLo = ullCycle & 0xFFFFFFFFU;
 385              		.loc 1 214 0
 386 003c C9F80040 		str	r4, [r9]
 215:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c **** 
 216:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c ****     LOS_IntRestore(uvIntSave);
 217:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c **** 
 218:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c ****     return;
 219:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c **** }
 387              		.loc 1 219 0
 388 0040 BDE8F843 		pop	{r3, r4, r5, r6, r7, r8, r9, lr}
 389              	.LCFI7:
 390              		.cfi_restore 14
 391              		.cfi_restore 9
 392              		.cfi_restore 8
 393              		.cfi_restore 7
 394              		.cfi_restore 6
 395              		.cfi_restore 5
ARM GAS  C:\Users\LuckyE\AppData\Local\Temp\ccM0WxNt.s 			page 47


 396              		.cfi_restore 4
 397              		.cfi_restore 3
 398              		.cfi_def_cfa_offset 0
 399              	.LVL31:
 216:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hw_tick.c **** 
 400              		.loc 1 216 0
 401 0044 FFF7FEBF 		b	LOS_IntRestore
 402              	.LVL32:
 403              	.L28:
 404              		.align	2
 405              	.L27:
 406 0048 00000000 		.word	g_ullTickCount
 407 004c 10E000E0 		.word	-536813552
 408              		.cfi_endproc
 409              	.LFE291:
 411              		.text
 412              	.Letext0:
 413              		.file 3 "c:\\bearpi\\developtools\\gnu tools arm embedded\\7 2018-q2-update\\arm-none-eabi\\includ
 414              		.file 4 "c:\\bearpi\\developtools\\gnu tools arm embedded\\7 2018-q2-update\\arm-none-eabi\\includ
 415              		.file 5 "c:\\bearpi\\developtools\\gnu tools arm embedded\\7 2018-q2-update\\arm-none-eabi\\includ
 416              		.file 6 "c:\\bearpi\\developtools\\gnu tools arm embedded\\7 2018-q2-update\\lib\\gcc\\arm-none-ea
 417              		.file 7 "c:\\bearpi\\developtools\\gnu tools arm embedded\\7 2018-q2-update\\arm-none-eabi\\includ
 418              		.file 8 "../../iot_link/os/liteos/include/los_typedef.h"
 419              		.file 9 "D:/File/bearpi_liteos/bearpi-iot_std_liteos-master/targets/STM32L431_BearPi/Inc/stm32l431
 420              		.file 10 "c:\\bearpi\\developtools\\gnu tools arm embedded\\7 2018-q2-update\\arm-none-eabi\\inclu
 421              		.file 11 "D:/File/bearpi_liteos/bearpi-iot_std_liteos-master/targets/STM32L431_BearPi/Inc/system_s
 422              		.file 12 "../../iot_link/os/liteos/include/los_config.h"
 423              		.file 13 "../../iot_link/os/liteos/include/los_list.h"
 424              		.file 14 "../../iot_link/os/liteos/include/los_err.h"
 425              		.file 15 "../../iot_link/os/liteos/include/los_tick.h"
 426              		.file 16 "../../iot_link/os/liteos/base/include/los_tick.ph"
 427              		.file 17 "../../iot_link/os/liteos/arch/arm/arm-m/include/los_hwi.h"
 428              		.file 18 "../../iot_link/os/liteos/include/los_event.h"
 429              		.file 19 "../../iot_link/os/liteos/include/los_task.h"
 430              		.file 20 "../../iot_link/os/liteos/base/include/los_task.ph"
ARM GAS  C:\Users\LuckyE\AppData\Local\Temp\ccM0WxNt.s 			page 48


DEFINED SYMBOLS
                            *ABS*:00000000 los_hw_tick.c
C:\Users\LuckyE\AppData\Local\Temp\ccM0WxNt.s:18     .text.SysTick_Handler:00000000 $t
C:\Users\LuckyE\AppData\Local\Temp\ccM0WxNt.s:25     .text.SysTick_Handler:00000000 SysTick_Handler
C:\Users\LuckyE\AppData\Local\Temp\ccM0WxNt.s:40     .text.osTickStart:00000000 $t
C:\Users\LuckyE\AppData\Local\Temp\ccM0WxNt.s:47     .text.osTickStart:00000000 osTickStart
C:\Users\LuckyE\AppData\Local\Temp\ccM0WxNt.s:152    .text.osTickStart:00000064 $d
C:\Users\LuckyE\AppData\Local\Temp\ccM0WxNt.s:165    .text.LOS_SysTickCurrCycleGet:00000000 $t
C:\Users\LuckyE\AppData\Local\Temp\ccM0WxNt.s:172    .text.LOS_SysTickCurrCycleGet:00000000 LOS_SysTickCurrCycleGet
C:\Users\LuckyE\AppData\Local\Temp\ccM0WxNt.s:215    .text.LOS_SysTickCurrCycleGet:00000024 $d
C:\Users\LuckyE\AppData\Local\Temp\ccM0WxNt.s:222    .text.LOS_GetCpuCycle:00000000 $t
C:\Users\LuckyE\AppData\Local\Temp\ccM0WxNt.s:229    .text.LOS_GetCpuCycle:00000000 LOS_GetCpuCycle
C:\Users\LuckyE\AppData\Local\Temp\ccM0WxNt.s:311    .text.LOS_GetCpuCycle:0000004c $d
C:\Users\LuckyE\AppData\Local\Temp\ccM0WxNt.s:319    .text.LOS_GetSystickCycle:00000000 $t
C:\Users\LuckyE\AppData\Local\Temp\ccM0WxNt.s:326    .text.LOS_GetSystickCycle:00000000 LOS_GetSystickCycle
C:\Users\LuckyE\AppData\Local\Temp\ccM0WxNt.s:406    .text.LOS_GetSystickCycle:00000048 $d

UNDEFINED SYMBOLS
osTickHandler
LOS_HwiCreate
SystemCoreClock
g_uwCyclesPerTick
g_ullTickCount
g_bSysTickStart
LOS_IntLock
LOS_IntRestore
