INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab3/lab3_5/lab3_5.srcs/sources_1/new/display_7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display_7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab3/lab3_5/lab3_5.srcs/sources_1/new/lab3_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab3_5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab3/lab3_5/lab3_5.srcs/sources_1/new/segment7_frequency_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module segment7_frequency_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab3/lab3_5/lab3_5.srcs/sim_1/new/lab3_5_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab3_5_test
