@N|Running in 64-bit mode
@N|Running in 64-bit mode
@N: CG364 :"/home/romuald/Projects/alchitry/PPU/work/verilog/reset_conditioner_1.v":11:7:11:25|Synthesizing module reset_conditioner_1 in library work.
@N: CG364 :"/home/romuald/Projects/alchitry/PPU/work/verilog/vga_signals_2.v":7:7:7:19|Synthesizing module vga_signals_2 in library work.
@N: CG364 :"/home/romuald/Projects/alchitry/PPU/work/verilog/simple_dual_ram_3.v":48:7:48:23|Synthesizing module simple_dual_ram_3 in library work.
@N: CL134 :"/home/romuald/Projects/alchitry/PPU/work/verilog/simple_dual_ram_3.v":67:2:67:7|Found RAM mem, depth=19200, width=6
@N: CG364 :"/home/romuald/Projects/alchitry/PPU/work/verilog/cu_top_0.v":7:7:7:14|Synthesizing module cu_top_0 in library work.
@N: CL201 :"/home/romuald/Projects/alchitry/PPU/work/verilog/vga_signals_2.v":121:2:121:7|Trying to extract state machine for register M_vstate_q.
@N: CL201 :"/home/romuald/Projects/alchitry/PPU/work/verilog/vga_signals_2.v":121:2:121:7|Trying to extract state machine for register M_hstate_q.
@N|Running in 64-bit mode
@N: NF107 :"/home/romuald/Projects/alchitry/PPU/work/verilog/cu_top_0.v":7:7:7:14|Selected library: work cell: cu_top_0 view verilog as top level
@N: NF107 :"/home/romuald/Projects/alchitry/PPU/work/verilog/cu_top_0.v":7:7:7:14|Selected library: work cell: cu_top_0 view verilog as top level

