`default_nettype none
`timescale 1ns/1ns

// Device Control register 


module device_control_register(

	input logic clk,
	input logic reset,
	
	
	input logic device_ctrl_wt_en,
	input logic [7:0] thread_count,
	output logic [7:0] dcr
	);
	
reg [7:0] device_ctrl_reg;
assign dcr = device_ctrl_wt_en;

always@(posedge clk) begin
	if(reset) begin
		dcr <= 8'b0;
	end
	else begin 
		if (device_ctrl_wt_en) begin
			dcr <= thread_count;
		end
	end
end
endmodule 
