#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Fri Nov 19 22:47:28 2021
# Process ID: 20684
# Current directory: C:/Users/tiago/AppData/Roaming/Xilinx/Vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18416
# Log file: C:/Users/tiago/AppData/Roaming/Xilinx/Vivado/vivado.log
# Journal file: C:/Users/tiago/AppData/Roaming/Xilinx/Vivado\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Vivado/test_iris/test_iris.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2021.1/data/ip'.
open_project: Time (s): cpu = 00:00:21 ; elapsed = 00:00:07 . Memory (MB): peak = 1135.973 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'circuito_tb'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado/test_iris/test_iris.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'C:/Vivado/test_iris/test_iris.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'circuito_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Vivado/test_iris/test_iris.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Vivado/test_iris/test_iris.sim/sim_1/behav/xsim/iris_train_features.coe'
INFO: [SIM-utils-43] Exported 'C:/Vivado/test_iris/test_iris.sim/sim_1/behav/xsim/dist_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Vivado/test_iris/test_iris.sim/sim_1/behav/xsim/iris_train_classes.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado/test_iris/test_iris.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj circuito_tb_vlog.prj"
"xvhdl --incr --relax -prj circuito_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado/test_iris/test_iris.srcs/sources_1/imports/L0/circuito.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'circuito'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado/test_iris/test_iris.srcs/sources_1/new/control.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'control'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado/test_iris/test_iris.srcs/sources_1/new/knn.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'knn'
WARNING: [VRFC 10-3093] actual for formal port 'rst' is neither a static name nor a globally static expression [C:/Vivado/test_iris/test_iris.srcs/sources_1/new/knn.vhd:92]
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado/test_iris/test_iris.srcs/sim_1/new/circuito_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'circuito_tb'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado/test_iris/test_iris.sim/sim_1/behav/xsim'
"xelab -wto 04915a81a1234ea9b9dbd74b25a74d02 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot circuito_tb_behav xil_defaultlib.circuito_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 04915a81a1234ea9b9dbd74b25a74d02 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot circuito_tb_behav xil_defaultlib.circuito_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling architecture behavioral of entity xil_defaultlib.control [control_default]
Compiling architecture behavioral of entity xil_defaultlib.distance [distance_default]
Compiling architecture behavioral of entity xil_defaultlib.insert_push_cell [insert_push_cell_default]
Compiling architecture behavioral of entity xil_defaultlib.insert_push_sort [insert_push_sort_default]
Compiling architecture behavioral of entity xil_defaultlib.knn [knn_default]
Compiling architecture behavioral of entity xil_defaultlib.circuito [circuito_default]
Compiling architecture behavior of entity xil_defaultlib.circuito_tb
Built simulation snapshot circuito_tb_behav

****** Webtalk v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source C:/Vivado/test_iris/test_iris.sim/sim_1/behav/xsim/xsim.dir/circuito_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Vivado/test_iris/test_iris.sim/sim_1/behav/xsim/xsim.dir/circuito_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri Nov 19 22:48:08 2021. For additional details about this file, please refer to the WebTalk help file at D:/Xilinx/Vivado/2021.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Fri Nov 19 22:48:08 2021...
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1135.973 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Vivado/test_iris/test_iris.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "circuito_tb_behav -key {Behavioral:sim_1:Functional:circuito_tb} -tclbatch {circuito_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source circuito_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module circuito_tb.uut.feature_mem_instance.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
blk_mem_gen_v8_4_4 WARNING: Address 6c is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 6d is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 6e is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 6f is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 70 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 71 is outside range for A Read
INFO: [USF-XSim-96] XSim completed. Design snapshot 'circuito_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
launch_simulation: Time (s): cpu = 00:00:13 ; elapsed = 00:00:22 . Memory (MB): peak = 1135.973 ; gain = 0.000
update_compile_order -fileset sources_1
reset_run impl_1
launch_runs impl_1 -jobs 4
[Fri Nov 19 22:48:48 2021] Launched impl_1...
Run output will be captured here: C:/Vivado/test_iris/test_iris.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1419.156 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 48 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.094 . Memory (MB): peak = 2046.992 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.094 . Memory (MB): peak = 2046.992 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2046.992 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  RAM128X1S => RAM128X1S (MUXF7, RAMS64E(x2)): 2 instances

open_run: Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 2158.469 ; gain = 1022.496
launch_simulation -mode post-implementation -type timing
Command: launch_simulation -mode post-implementation -type timing
INFO: [Vivado 12-12493] Simulation top is 'circuito_tb'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching post-implementation timing simulation in 'C:/Vivado/test_iris/test_iris.sim/sim_1/impl/timing/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-20] The target language is set to VHDL, it is not supported for simulation type 'timing', using Verilog instead.
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/Vivado/test_iris/test_iris.sim/sim_1/impl/timing/xsim/circuito_tb_time_impl.v"
INFO: [SIM-utils-34] Writing SDF file...
INFO: [SIM-utils-35] write_sdf -mode timesim -process_corner slow -force -file "C:/Vivado/test_iris/test_iris.sim/sim_1/impl/timing/xsim/circuito_tb_time_impl.sdf"
INFO: [SIM-utils-36] Netlist generated:C:/Vivado/test_iris/test_iris.sim/sim_1/impl/timing/xsim/circuito_tb_time_impl.v
INFO: [SIM-utils-37] SDF generated:C:/Vivado/test_iris/test_iris.sim/sim_1/impl/timing/xsim/circuito_tb_time_impl.sdf
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'C:/Vivado/test_iris/test_iris.sim/sim_1/impl/timing/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'circuito_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Vivado/test_iris/test_iris.sim/sim_1/impl/timing/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Vivado/test_iris/test_iris.sim/sim_1/impl/timing/xsim/iris_train_features.coe'
INFO: [SIM-utils-43] Exported 'C:/Vivado/test_iris/test_iris.sim/sim_1/impl/timing/xsim/dist_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Vivado/test_iris/test_iris.sim/sim_1/impl/timing/xsim/iris_train_classes.coe'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado/test_iris/test_iris.sim/sim_1/impl/timing/xsim'
"xvlog --incr --relax -prj circuito_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado/test_iris/test_iris.sim/sim_1/impl/timing/xsim/circuito_tb_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM128X1S_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD1
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-311] analyzing module circuito
INFO: [VRFC 10-311] analyzing module clkdiv
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-311] analyzing module disp7
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0
INFO: [VRFC 10-311] analyzing module distance
INFO: [VRFC 10-311] analyzing module fpga_basicIO
INFO: [VRFC 10-311] analyzing module insert_push_cell
INFO: [VRFC 10-311] analyzing module insert_push_cell_0
INFO: [VRFC 10-311] analyzing module insert_push_cell_1
INFO: [VRFC 10-311] analyzing module insert_push_sort
INFO: [VRFC 10-311] analyzing module knn
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_v8_4_4
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_v8_4_4_synth
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0_dist_mem_gen_v8_0_13
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0_dist_mem_gen_v8_0_13_synth
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0_spram
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj circuito_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado/test_iris/test_iris.srcs/sources_1/imports/L0/circuito.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'circuito'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado/test_iris/test_iris.srcs/sources_1/new/control.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'control'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado/test_iris/test_iris.srcs/sources_1/new/distance.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'distance'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado/test_iris/test_iris.srcs/sources_1/new/knn.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'knn'
WARNING: [VRFC 10-3093] actual for formal port 'rst' is neither a static name nor a globally static expression [C:/Vivado/test_iris/test_iris.srcs/sources_1/new/knn.vhd:92]
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado/test_iris/test_iris.srcs/sources_1/new/list.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'insert_push_cell'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado/test_iris/test_iris.srcs/sources_1/new/list_sort.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'insert_push_sort'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado/test_iris/test_iris.srcs/sim_1/new/circuito_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'circuito_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado/test_iris/test_iris.sim/sim_1/impl/timing/xsim'
"xelab -wto 04915a81a1234ea9b9dbd74b25a74d02 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot circuito_tb_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.circuito_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 04915a81a1234ea9b9dbd74b25a74d02 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot circuito_tb_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.circuito_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module simprims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module simprims_ver.RAMB36E1(DOA_REG=1,DOB_REG=1,INI...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.MUXF7
Compiling module simprims_ver.RAMS64E
Compiling module xil_defaultlib.RAM128X1S_UNIQ_BASE_
Compiling module xil_defaultlib.RAM128X1S_HD1
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling architecture behavioral of entity xil_defaultlib.control [control_default]
Compiling architecture behavioral of entity xil_defaultlib.distance [distance_default]
Compiling architecture behavioral of entity xil_defaultlib.insert_push_cell [insert_push_cell_default]
Compiling architecture behavioral of entity xil_defaultlib.insert_push_sort [insert_push_sort_default]
Compiling architecture behavioral of entity xil_defaultlib.knn [knn_default]
Compiling architecture behavioral of entity xil_defaultlib.circuito [circuito_default]
Compiling architecture behavior of entity xil_defaultlib.circuito_tb
Built simulation snapshot circuito_tb_time_impl
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Vivado/test_iris/test_iris.sim/sim_1/impl/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "circuito_tb_time_impl -key {Post-Implementation:sim_1:Timing:circuito_tb} -tclbatch {circuito_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source circuito_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'circuito_tb_time_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 2196.934 ; gain = 13.734
current_sim simulation_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2917.078 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Vivado/test_iris/test_iris.runs/synth_1

launch_runs synth_1 -jobs 4
[Fri Nov 19 23:00:11 2021] Launched synth_1...
Run output will be captured here: C:/Vivado/test_iris/test_iris.runs/synth_1/runme.log
archive_project C:/Vivado/test_iris.xpr.zip -temp_dir C:/Users/tiago/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-20684-DESKTOP-G74GFK5 -force -include_local_ip_cache
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location 'C:/Users/tiago/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-20684-DESKTOP-G74GFK5' for archiving project
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2021.1/data/ip'.
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [ProjectBase 1-495] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience any problem with archiving the project, please consider setting environment variable $TEMP to a shorter path.
Current project path is 'C:/Users/tiago/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-20684-DESKTOP-G74GFK5/PrjAr/_X_'.
INFO: [IP_Flow 19-7005] Skipping external file c:/Vivado/test_iris/test_iris.srcs/sources_1/imports/test_iris/iris_train_features.coe
INFO: [IP_Flow 19-7005] Skipping external file c:/Vivado/test_iris/test_iris.srcs/sources_1/imports/test_iris/iris_train_classes.coe
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'dist_mem_gen_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'blk_mem_gen_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
INFO: [Coretcl 2-133] re-setting run 'dist_mem_gen_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'blk_mem_gen_0_impl_1'...
INFO: [Coretcl 2-1212] Importing remotely added design sources and verilog include files (if any)...
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'blk_mem_gen_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'blk_mem_gen_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'dist_mem_gen_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'dist_mem_gen_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'sim_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sim_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
