

================================================================
== Vitis HLS Report for 'rendering_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL'
================================================================
* Date:           Sun Jun 16 06:03:10 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        rendering_ahls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p-fsvh2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.651 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    65538|    65538|  0.328 ms|  0.328 ms|  65538|  65538|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                       |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |               Loop Name               |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +---------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- ZCULLING_INIT_ROW_ZCULLING_INIT_COL  |    65536|    65536|         2|          1|          1|  65536|       yes|
        +---------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|     141|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      54|    -|
|Register             |        -|     -|       55|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|       55|     195|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln199_1_fu_90_p2      |         +|   0|  0|  24|          17|           1|
    |add_ln199_fu_102_p2       |         +|   0|  0|  16|           9|           1|
    |add_ln201_fu_152_p2       |         +|   0|  0|  16|           9|           1|
    |add_ln203_fu_146_p2       |         +|   0|  0|  23|          16|          16|
    |icmp_ln199_fu_84_p2       |      icmp|   0|  0|  25|          17|          18|
    |icmp_ln201_fu_108_p2      |      icmp|   0|  0|  17|           9|          10|
    |select_ln199_1_fu_122_p3  |    select|   0|  0|   9|           1|           9|
    |select_ln199_fu_114_p3    |    select|   0|  0|   9|           1|           1|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 141|          80|          59|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |i_fu_44                  |   9|          2|    9|         18|
    |indvar_flatten_fu_48     |   9|          2|   17|         34|
    |j_fu_40                  |   9|          2|    9|         18|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  54|         12|   38|         76|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |add_ln203_reg_201        |  16|   0|   16|          0|
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |i_fu_44                  |   9|   0|    9|          0|
    |indvar_flatten_fu_48     |  17|   0|   17|          0|
    |j_fu_40                  |   9|   0|    9|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  55|   0|   55|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------------------------------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |                      Source Object                     |    C Type    |
+-------------------+-----+-----+------------+--------------------------------------------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  rendering_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  rendering_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  rendering_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  rendering_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  rendering_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  rendering_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL|  return value|
|z_buffer_address0  |  out|   16|   ap_memory|                                                z_buffer|         array|
|z_buffer_ce0       |  out|    1|   ap_memory|                                                z_buffer|         array|
|z_buffer_we0       |  out|    1|   ap_memory|                                                z_buffer|         array|
|z_buffer_d0        |  out|    8|   ap_memory|                                                z_buffer|         array|
+-------------------+-----+-----+------------+--------------------------------------------------------+--------------+

