verilog work ../../BMD_DC_CLK_GEN.v
verilog work ../example_design/BMD_DC_CLK_GEN_exdes.v
