{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 4, 230, 230], "uint8"], ["TENSOR", [64, 4, 7, 7], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 4, 230, 230, "uint8"], [64, 4, 7, 7, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 6, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", true]]}], "r": [[4.4320648206150345e-05], 0, 2.8936100006103516, 1580024811.489318], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 17, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[7.4346201722867146e-06], 0, 3.5232434272766113, 1580025340.2814908], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 37, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", true]]}], "r": [[3.388669034210119e-05], 0, 2.8281919956207275, 1580025572.0057197], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 83, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[2.1492750663051806e-05], 0, 2.728879928588867, 1580026640.8293118], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 132, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[2.141369341865263e-05], 0, 2.739163875579834, 1580026926.6220975], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 234, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[1.8405736491096168e-05], 0, 2.5006844997406006, 1580027745.980114], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 37, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", true]]}], "r": [[3.388669034210119e-05], 0, 2.8281919956207275, 1580025572.0057197], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 83, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[2.1492750663051806e-05], 0, 2.728879928588867, 1580026640.8293118], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 234, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[1.8405736491096168e-05], 0, 2.5006844997406006, 1580027745.980114], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 37, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", true]]}], "r": [[3.388669034210119e-05], 0, 2.8281919956207275, 1580025572.0057197], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 83, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[2.1492750663051806e-05], 0, 2.728879928588867, 1580026640.8293118], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 367, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[3.477628993658791e-05], 0, 3.1029136180877686, 1580028463.4233644], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 58, 58, "uint8"], [128, 128, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 200, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", false]]}], "r": [[3.5506553922934073e-05], 0, 2.7742059230804443, 1580029558.3448632], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 3, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.022692786807097e-05], 0, 2.4851012229919434, 1580032442.6551418], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 297, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[3.412223450634308e-05], 0, 2.816068172454834, 1580031028.1486878], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 106, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1.7349481087270504e-05], 0, 2.4923336505889893, 1580033195.0074058], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 51, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", true]]}], "r": [[3.365150697388363e-05], 0, 2.773064136505127, 1580034019.426765], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 362, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[1.9355691085723814e-05], 0, 2.6456642150878906, 1580032050.7105207], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 106, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1.7349481087270504e-05], 0, 2.4923336505889893, 1580033195.0074058], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 51, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", true]]}], "r": [[3.365150697388363e-05], 0, 2.773064136505127, 1580034019.426765], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 362, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[1.9355691085723814e-05], 0, 2.6456642150878906, 1580032050.7105207], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 106, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1.7349481087270504e-05], 0, 2.4923336505889893, 1580033195.0074058], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 51, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", true]]}], "r": [[3.365150697388363e-05], 0, 2.773064136505127, 1580034019.426765], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 362, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[1.9355691085723814e-05], 0, 2.6456642150878906, 1580032050.7105207], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 106, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1.7349481087270504e-05], 0, 2.4923336505889893, 1580033195.0074058], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 51, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", true]]}], "r": [[3.365150697388363e-05], 0, 2.773064136505127, 1580034019.426765], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 362, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[1.9355691085723814e-05], 0, 2.6456642150878906, 1580032050.7105207], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 106, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1.7349481087270504e-05], 0, 2.4923336505889893, 1580033195.0074058], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 51, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", true]]}], "r": [[3.365150697388363e-05], 0, 2.773064136505127, 1580034019.426765], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 362, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[1.9355691085723814e-05], 0, 2.6456642150878906, 1580032050.7105207], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 106, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1.7349481087270504e-05], 0, 2.4923336505889893, 1580033195.0074058], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 51, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", true]]}], "r": [[3.365150697388363e-05], 0, 2.773064136505127, 1580034019.426765], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 362, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[1.9355691085723814e-05], 0, 2.6456642150878906, 1580032050.7105207], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 106, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1.7349481087270504e-05], 0, 2.4923336505889893, 1580033195.0074058], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 51, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", true]]}], "r": [[3.365150697388363e-05], 0, 2.773064136505127, 1580034019.426765], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 362, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[1.9355691085723814e-05], 0, 2.6456642150878906, 1580032050.7105207], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 282, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[3.515157960073428e-05], 0, 2.7654967308044434, 1580034698.6938343], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 30, 30, "uint8"], [256, 256, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 247, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[3.7154686012302754e-05], 0, 3.7022321224212646, 1580035646.106878], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 100, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1.8209403866739772e-05], 0, 2.5544731616973877, 1580037850.3383367], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 394, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[3.662240686962215e-05], 0, 2.8845441341400146, 1580037190.645098], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 146, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[1.7628551896912778e-05], 0, 3.3065245151519775, 1580038618.9077957], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 71, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[3.4293522016563336e-05], 0, 2.8529462814331055, 1580039771.4458978], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 100, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1.8209403866739772e-05], 0, 2.5544731616973877, 1580037850.3383367], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 146, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[1.7628551896912778e-05], 0, 3.3065245151519775, 1580038618.9077957], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 71, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[3.4293522016563336e-05], 0, 2.8529462814331055, 1580039771.4458978], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 100, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1.8209403866739772e-05], 0, 2.5544731616973877, 1580037850.3383367], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 146, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[1.7628551896912778e-05], 0, 3.3065245151519775, 1580038618.9077957], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 71, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[3.4293522016563336e-05], 0, 2.8529462814331055, 1580039771.4458978], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 100, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1.8209403866739772e-05], 0, 2.5544731616973877, 1580037850.3383367], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 146, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[1.7628551896912778e-05], 0, 3.3065245151519775, 1580038618.9077957], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 71, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[3.4293522016563336e-05], 0, 2.8529462814331055, 1580039771.4458978], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 100, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1.8209403866739772e-05], 0, 2.5544731616973877, 1580037850.3383367], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 146, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[1.7628551896912778e-05], 0, 3.3065245151519775, 1580038618.9077957], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 71, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[3.4293522016563336e-05], 0, 2.8529462814331055, 1580039771.4458978], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 100, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1.8209403866739772e-05], 0, 2.5544731616973877, 1580037850.3383367], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 146, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[1.7628551896912778e-05], 0, 3.3065245151519775, 1580038618.9077957], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 71, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[3.4293522016563336e-05], 0, 2.8529462814331055, 1580039771.4458978], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 100, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1.8209403866739772e-05], 0, 2.5544731616973877, 1580037850.3383367], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 146, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[1.7628551896912778e-05], 0, 3.3065245151519775, 1580038618.9077957], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 71, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[3.4293522016563336e-05], 0, 2.8529462814331055, 1580039771.4458978], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 100, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1.8209403866739772e-05], 0, 2.5544731616973877, 1580037850.3383367], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 146, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[1.7628551896912778e-05], 0, 3.3065245151519775, 1580038618.9077957], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 71, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[3.4293522016563336e-05], 0, 2.8529462814331055, 1580039771.4458978], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 100, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1.8209403866739772e-05], 0, 2.5544731616973877, 1580037850.3383367], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 146, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[1.7628551896912778e-05], 0, 3.3065245151519775, 1580038618.9077957], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 71, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[3.4293522016563336e-05], 0, 2.8529462814331055, 1580039771.4458978], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 100, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1.8209403866739772e-05], 0, 2.5544731616973877, 1580037850.3383367], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 146, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[1.7628551896912778e-05], 0, 3.3065245151519775, 1580038618.9077957], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 71, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[3.4293522016563336e-05], 0, 2.8529462814331055, 1580039771.4458978], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 100, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1.8209403866739772e-05], 0, 2.5544731616973877, 1580037850.3383367], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 146, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[1.7628551896912778e-05], 0, 3.3065245151519775, 1580038618.9077957], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 71, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[3.4293522016563336e-05], 0, 2.8529462814331055, 1580039771.4458978], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 100, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1.8209403866739772e-05], 0, 2.5544731616973877, 1580037850.3383367], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 146, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[1.7628551896912778e-05], 0, 3.3065245151519775, 1580038618.9077957], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 71, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[3.4293522016563336e-05], 0, 2.8529462814331055, 1580039771.4458978], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 100, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1.8209403866739772e-05], 0, 2.5544731616973877, 1580037850.3383367], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 146, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[1.7628551896912778e-05], 0, 3.3065245151519775, 1580038618.9077957], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 71, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[3.4293522016563336e-05], 0, 2.8529462814331055, 1580039771.4458978], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 100, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1.8209403866739772e-05], 0, 2.5544731616973877, 1580037850.3383367], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 146, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[1.7628551896912778e-05], 0, 3.3065245151519775, 1580038618.9077957], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 71, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[3.4293522016563336e-05], 0, 2.8529462814331055, 1580039771.4458978], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 100, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1.8209403866739772e-05], 0, 2.5544731616973877, 1580037850.3383367], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 146, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[1.7628551896912778e-05], 0, 3.3065245151519775, 1580038618.9077957], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 71, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[3.4293522016563336e-05], 0, 2.8529462814331055, 1580039771.4458978], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 100, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1.8209403866739772e-05], 0, 2.5544731616973877, 1580037850.3383367], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 146, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[1.7628551896912778e-05], 0, 3.3065245151519775, 1580038618.9077957], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 71, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[3.4293522016563336e-05], 0, 2.8529462814331055, 1580039771.4458978], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 100, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1.8209403866739772e-05], 0, 2.5544731616973877, 1580037850.3383367], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 146, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[1.7628551896912778e-05], 0, 3.3065245151519775, 1580038618.9077957], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 71, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[3.4293522016563336e-05], 0, 2.8529462814331055, 1580039771.4458978], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 100, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1.8209403866739772e-05], 0, 2.5544731616973877, 1580037850.3383367], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 146, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[1.7628551896912778e-05], 0, 3.3065245151519775, 1580038618.9077957], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 71, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[3.4293522016563336e-05], 0, 2.8529462814331055, 1580039771.4458978], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 100, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1.8209403866739772e-05], 0, 2.5544731616973877, 1580037850.3383367], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 146, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[1.7628551896912778e-05], 0, 3.3065245151519775, 1580038618.9077957], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 71, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[3.4293522016563336e-05], 0, 2.8529462814331055, 1580039771.4458978], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 100, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1.8209403866739772e-05], 0, 2.5544731616973877, 1580037850.3383367], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 146, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[1.7628551896912778e-05], 0, 3.3065245151519775, 1580038618.9077957], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 71, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[3.4293522016563336e-05], 0, 2.8529462814331055, 1580039771.4458978], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 100, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1.8209403866739772e-05], 0, 2.5544731616973877, 1580037850.3383367], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 146, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[1.7628551896912778e-05], 0, 3.3065245151519775, 1580038618.9077957], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 71, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[3.4293522016563336e-05], 0, 2.8529462814331055, 1580039771.4458978], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 100, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1.8209403866739772e-05], 0, 2.5544731616973877, 1580037850.3383367], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 146, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[1.7628551896912778e-05], 0, 3.3065245151519775, 1580038618.9077957], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 71, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[3.4293522016563336e-05], 0, 2.8529462814331055, 1580039771.4458978], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 100, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1.8209403866739772e-05], 0, 2.5544731616973877, 1580037850.3383367], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 146, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[1.7628551896912778e-05], 0, 3.3065245151519775, 1580038618.9077957], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 71, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[3.4293522016563336e-05], 0, 2.8529462814331055, 1580039771.4458978], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 100, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1.8209403866739772e-05], 0, 2.5544731616973877, 1580037850.3383367], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 146, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[1.7628551896912778e-05], 0, 3.3065245151519775, 1580038618.9077957], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 71, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[3.4293522016563336e-05], 0, 2.8529462814331055, 1580039771.4458978], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 100, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1.8209403866739772e-05], 0, 2.5544731616973877, 1580037850.3383367], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 146, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[1.7628551896912778e-05], 0, 3.3065245151519775, 1580038618.9077957], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 71, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[3.4293522016563336e-05], 0, 2.8529462814331055, 1580039771.4458978], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 100, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1.8209403866739772e-05], 0, 2.5544731616973877, 1580037850.3383367], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 146, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[1.7628551896912778e-05], 0, 3.3065245151519775, 1580038618.9077957], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 71, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[3.4293522016563336e-05], 0, 2.8529462814331055, 1580039771.4458978], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 100, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1.8209403866739772e-05], 0, 2.5544731616973877, 1580037850.3383367], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 146, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[1.7628551896912778e-05], 0, 3.3065245151519775, 1580038618.9077957], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 71, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[3.4293522016563336e-05], 0, 2.8529462814331055, 1580039771.4458978], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 100, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1.8209403866739772e-05], 0, 2.5544731616973877, 1580037850.3383367], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 146, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[1.7628551896912778e-05], 0, 3.3065245151519775, 1580038618.9077957], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 71, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[3.4293522016563336e-05], 0, 2.8529462814331055, 1580039771.4458978], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 100, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1.8209403866739772e-05], 0, 2.5544731616973877, 1580037850.3383367], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 146, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[1.7628551896912778e-05], 0, 3.3065245151519775, 1580038618.9077957], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 71, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[3.4293522016563336e-05], 0, 2.8529462814331055, 1580039771.4458978], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 100, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1.8209403866739772e-05], 0, 2.5544731616973877, 1580037850.3383367], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 146, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[1.7628551896912778e-05], 0, 3.3065245151519775, 1580038618.9077957], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 71, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[3.4293522016563336e-05], 0, 2.8529462814331055, 1580039771.4458978], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 100, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1.8209403866739772e-05], 0, 2.5544731616973877, 1580037850.3383367], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 146, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[1.7628551896912778e-05], 0, 3.3065245151519775, 1580038618.9077957], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 71, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[3.4293522016563336e-05], 0, 2.8529462814331055, 1580039771.4458978], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 100, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1.8209403866739772e-05], 0, 2.5544731616973877, 1580037850.3383367], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 146, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[1.7628551896912778e-05], 0, 3.3065245151519775, 1580038618.9077957], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 71, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[3.4293522016563336e-05], 0, 2.8529462814331055, 1580039771.4458978], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 100, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1.8209403866739772e-05], 0, 2.5544731616973877, 1580037850.3383367], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 146, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[1.7628551896912778e-05], 0, 3.3065245151519775, 1580038618.9077957], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 71, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[3.4293522016563336e-05], 0, 2.8529462814331055, 1580039771.4458978], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 100, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1.8209403866739772e-05], 0, 2.5544731616973877, 1580037850.3383367], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 146, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[1.7628551896912778e-05], 0, 3.3065245151519775, 1580038618.9077957], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 71, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[3.4293522016563336e-05], 0, 2.8529462814331055, 1580039771.4458978], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 100, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1.8209403866739772e-05], 0, 2.5544731616973877, 1580037850.3383367], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 146, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[1.7628551896912778e-05], 0, 3.3065245151519775, 1580038618.9077957], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 71, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[3.4293522016563336e-05], 0, 2.8529462814331055, 1580039771.4458978], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 100, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1.8209403866739772e-05], 0, 2.5544731616973877, 1580037850.3383367], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 74, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.616182502702054e-05], 0, 2.74075984954834, 1580040386.6438322], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 16, 16, "uint8"], [512, 512, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 156, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[3.690263664018929e-05], 0, 2.769137144088745, 1580041093.995405], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 11, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.030039313865442e-05], 0, 2.3807623386383057, 1580042395.864099], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 87, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.0224727088824865e-05], 0, 2.702601909637451, 1580042115.1392453], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 183, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[1.9275344717212204e-05], 0, 2.534055233001709, 1580043171.4654515], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 153, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[3.37984877383592e-05], 0, 2.7674431800842285, 1580043877.2337422], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 11, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.030039313865442e-05], 0, 2.3807623386383057, 1580042395.864099], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 183, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[1.9275344717212204e-05], 0, 2.534055233001709, 1580043171.4654515], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 153, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[3.37984877383592e-05], 0, 2.7674431800842285, 1580043877.2337422], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 11, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.030039313865442e-05], 0, 2.3807623386383057, 1580042395.864099], "v": 0.1}
