#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Sun Jun  8 22:50:51 2025
# Process ID         : 18688
# Current directory  : C:/Users/ceran/Documents/RTLBoriSoC
# Command line       : vivado.exe -mode batch -source .\run_sim.tcl
# Log file           : C:/Users/ceran/Documents/RTLBoriSoC/vivado.log
# Journal file       : C:/Users/ceran/Documents/RTLBoriSoC\vivado.jou
# Running On         : DESKTOP-2D1SHBR
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 22621
# Processor Detail   : Intel(R) Core(TM) i7-5820K CPU @ 3.30GHz
# CPU Frequency      : 3298 MHz
# CPU Physical cores : 6
# CPU Logical cores  : 12
# Host memory        : 17086 MB
# Swap memory        : 1245 MB
# Total Virtual      : 18331 MB
# Available Virtual  : 3767 MB
#-----------------------------------------------------------
source {.\run_sim.tcl}
# create_project sim_project ./sim_project -part xc7a35tcsg324-1 -force
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 618.855 ; gain = 189.484
# add_files RTLBoriSoC.srcs/sources_1/new/def_pack.vhd
# add_files RTLBoriSoC.srcs/sources_1/new/mnemonic_pack.vhd
# add_files RTLBoriSoC.srcs/sources_1/new/init_pack.vhd
# add_files RTLBoriSoC.srcs/sources_1/new/IO_pack.vhd
# add_files RTLBoriSoC.srcs/sources_1/new/adder.vhd
# add_files RTLBoriSoC.srcs/sources_1/new/ALUdp.vhd
# add_files RTLBoriSoC.srcs/sources_1/new/MUX.vhd
# add_files RTLBoriSoC.srcs/sources_1/new/MUX1.vhd
# add_files RTLBoriSoC.srcs/sources_1/new/signext.vhd
# add_files RTLBoriSoC.srcs/sources_1/new/zeroext.vhd
# add_files RTLBoriSoC.srcs/sources_1/new/SLLf.vhd
# add_files RTLBoriSoC.srcs/sources_1/new/ORf.vhd
# add_files RTLBoriSoC.srcs/sources_1/new/XORf.vhd
# add_files RTLBoriSoC.srcs/sources_1/new/ANDf.vhd
# add_files RTLBoriSoC.srcs/sources_1/new/instr_dec.vhd
# add_files RTLBoriSoC.srcs/sources_1/new/cpu.vhd
# add_files RTLBoriSoC.srcs/sources_1/new/reg.vhd
# add_files RTLBoriSoC.srcs/sources_1/new/ANDf.vhd
WARNING: [filemgmt 56-12] File 'C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.srcs/sources_1/new/ANDf.vhd' cannot be added to the project because it already exists in the project, skipping this file
# add_files RTLBoriSoC.srcs/sources_1/new/mem.vhd
# add_files RTLBoriSoC.srcs/sources_1/new/SOC.vhd
# add_files RTLBoriSoC.sim/sim_1/testbench.vhd
# add_files -fileset sim_1 RTLBoriSoC.sim/testbench.vhd
ERROR: [Vivado 12-172] File or Directory 'RTLBoriSoC.sim/testbench.vhd' does not exist
INFO: [Common 17-206] Exiting Vivado at Sun Jun  8 22:51:04 2025...
