<!--
 Copyright (C) 2011 ASIP Solutions, Inc. All rights reserved. 
 Generated by ASIP Meister 2.3 on 2018/12/05 17:16:38 
-->
<Processor  xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="./processor.xsd">
<name>Brownie STD 32</name>
<nickname>brownie32</nickname>
<register_type length="32">GENERAL_type</register_type>
<register_bank base="true" type="GENERAL_type" size="32" prefix="r" letter="d">GR</register_bank>
<immediate_class type="signed"   length="16" letter="I" />
<immediate_class type="const"    length="0"  letter="J" />
<immediate_class type="const"    length="16" letter="K" />
<immediate_class type="unsigned" length="16" letter="L" />
<insn_length>32</insn_length>
<insn void_intrinsic="false">
    <mnemonic>NXOR</mnemonic>
    <syntax>NXOR %rd , %rs1 , %rs2 </syntax>
    <field type="opcode" length="6" value="1">op_code0</field>
    <field type="opcode" length="8" value="5">op_code1</field>
    <field type="opcode" length="3" value="1">op_code2</field>
    <field type="register" subtype="GR" length="5">rd</field>
    <field type="register" subtype="GR" length="5">rs2</field>
    <field type="register" subtype="GR" length="5">rs1</field>
    <input>
      <operand type="GR" width="32">rs1</operand>
      <operand type="GR" width="32">rs2</operand>
    </input>
    <output>
      <operand type="GR" width="32">rd</operand>
    </output>
    <description> </description>
  </insn>
<insn void_intrinsic="true">
    <mnemonic>BGEU</mnemonic>
    <syntax>BGEU %rs1 , %rs2 , %const__ </syntax>
    <field type="opcode" length="6" value="16">op_code0</field>
    <field type="register" subtype="GR" length="5">rs2</field>
    <field type="register" subtype="GR" length="5">rs1</field>
    <field type="immediate" length="16">const__</field>
    <input>
      <operand type="signed_immediate_16" width="16">const__</operand>
      <operand type="GR" width="32">rs1</operand>
      <operand type="GR" width="32">rs2</operand>
    </input>
    <output>
    </output>
    <description> </description>
  </insn>
<insn void_intrinsic="false">
    <mnemonic>AVG</mnemonic>
    <syntax>AVG %rd , %rs1 , %rs2 </syntax>
    <field type="opcode" length="6" value="1">op_code0</field>
    <field type="opcode" length="8" value="6">op_code1</field>
    <field type="opcode" length="3" value="1">op_code2</field>
    <field type="register" subtype="GR" length="5">rd</field>
    <field type="register" subtype="GR" length="5">rs2</field>
    <field type="register" subtype="GR" length="5">rs1</field>
    <input>
      <operand type="GR" width="32">rs1</operand>
      <operand type="GR" width="32">rs2</operand>
    </input>
    <output>
      <operand type="GR" width="32">rd</operand>
    </output>
    <description> </description>
  </insn>
<insn void_intrinsic="false">
    <mnemonic>SWAP</mnemonic>
    <syntax>SWAP %rd , %rs </syntax>
    <field type="opcode" length="6" value="17">op_code0</field>
    <field type="opcode" length="11" value="0">op_code1</field>
    <field type="register" subtype="GR" length="5">rd</field>
    <field type="opcode" length="5" value="0">op_code3</field>
    <field type="register" subtype="GR" length="5">rs</field>
    <input>
      <operand type="GR" width="32">rs</operand>
    </input>
    <output>
      <operand type="GR" width="32">rd</operand>
    </output>
    <description> </description>
  </insn>
<insn void_intrinsic="true">
    <mnemonic>MINMAX</mnemonic>
    <syntax>MINMAX %rdMin , %rdMax , %rs1 , %rs2 </syntax>
    <field type="opcode" length="6" value="18">op_code0</field>
    <field type="opcode" length="6" value="0">op_code1</field>
    <field type="register" subtype="GR" length="5">rdMax</field>
    <field type="register" subtype="GR" length="5">rdMin</field>
    <field type="register" subtype="GR" length="5">rs2</field>
    <field type="register" subtype="GR" length="5">rs1</field>
    <input>
      <operand type="GR" width="32">rs1</operand>
      <operand type="GR" width="32">rs2</operand>
      <operand type="GR" width="32">rdMin</operand>
      <operand type="GR" width="32">rdMax</operand>
    </input>
    <output>
      <operand type="GR" width="32">rdMin</operand>
      <operand type="GR" width="32">rdMax</operand>
    </output>
    <description> </description>
  </insn>
<insn void_intrinsic="false">
    <mnemonic>ROT</mnemonic>
    <syntax>ROT %rd , %rs1 , %const__ </syntax>
    <field type="opcode" length="6" value="41">op_code0</field>
    <field type="register" subtype="GR" length="5">rd</field>
    <field type="register" subtype="GR" length="5">rs1</field>
    <field type="immediate" length="16">const__</field>
    <input>
      <operand type="signed_immediate_16" width="16">const__</operand>
      <operand type="GR" width="32">rs1</operand>
    </input>
    <output>
      <operand type="GR" width="32">rd</operand>
    </output>
    <description> </description>
  </insn>
<gdb>
    <regnum name="GPR0">0</regnum>
    <regnum name="GPR1">1</regnum>
    <regnum name="GPR2">2</regnum>
    <regnum name="GPR3">3</regnum>
    <regnum name="GPR4">4</regnum>
    <regnum name="GPR5">5</regnum>
    <regnum name="GPR6">6</regnum>
    <regnum name="GPR7">7</regnum>
    <regnum name="GPR8">8</regnum>
    <regnum name="GPR9">9</regnum>
    <regnum name="GPR10">10</regnum>
    <regnum name="GPR11">11</regnum>
    <regnum name="GPR12">12</regnum>
    <regnum name="GPR13">13</regnum>
    <regnum name="GPR14">14</regnum>
    <regnum name="GPR15">15</regnum>
    <regnum name="GPR16">16</regnum>
    <regnum name="GPR17">17</regnum>
    <regnum name="GPR18">18</regnum>
    <regnum name="GPR19">19</regnum>
    <regnum name="GPR20">20</regnum>
    <regnum name="GPR21">21</regnum>
    <regnum name="GPR22">22</regnum>
    <regnum name="GPR23">23</regnum>
    <regnum name="GPR24">24</regnum>
    <regnum name="GPR25">25</regnum>
    <regnum name="GPR26">26</regnum>
    <regnum name="GPR27">27</regnum>
    <regnum name="GPR28">28</regnum>
    <regnum name="GPR29">29</regnum>
    <regnum name="GPR30">30</regnum>
    <regnum name="GPR31">31</regnum>
</gdb>

</Processor>

