// Seed: 3764821958
module module_0 (
    output tri1 id_0,
    input supply1 id_1,
    input wor id_2,
    input wire id_3
);
  assign id_0 = id_1#(.id_3(1'b0));
  supply0 id_5 = id_2;
  assign id_5 = 1;
  wire id_6;
  assign id_5 = 1;
  wire id_7;
  wire id_8;
endmodule
module module_1 (
    output wor id_0,
    input tri1 id_1,
    input uwire id_2,
    output supply0 id_3,
    input tri1 id_4
    , id_22,
    input uwire id_5,
    input wand id_6
    , id_23,
    output tri1 id_7,
    output tri0 id_8,
    input uwire id_9,
    input supply0 id_10,
    input uwire id_11,
    input wand id_12,
    input supply1 id_13,
    output tri id_14,
    input tri0 id_15,
    input uwire id_16,
    input tri1 id_17,
    output wand id_18,
    input wire id_19,
    output logic id_20
);
  function id_24;
    input id_25;
    id_20 = 1;
  endfunction
  always @(id_16) begin : LABEL_0
    id_20 <= 1;
  end
  wire id_26;
  module_0 modCall_1 (
      id_14,
      id_10,
      id_5,
      id_9
  );
  assign id_22 = 1;
endmodule
