"use strict";(self.webpackChunk=self.webpackChunk||[]).push([[64085],{28453:(e,s,n)=>{n.d(s,{R:()=>r,x:()=>d});var t=n(96540);const i={},o=t.createContext(i);function r(e){const s=t.useContext(o);return t.useMemo((function(){return"function"==typeof e?e(s):{...s,...e}}),[s,e])}function d(e){let s;return s=e.disableParentContext?"function"==typeof e.components?e.components(i):e.components||i:r(e.components),t.createElement(o.Provider,{value:s},e.children)}},76456:(e,s,n)=>{n.r(s),n.d(s,{assets:()=>a,contentTitle:()=>d,default:()=>p,frontMatter:()=>r,metadata:()=>t,toc:()=>l});const t=JSON.parse('{"id":"elements/vanadis/intro","title":"vanadis","description":"Vanadis is a processor with a detailed pipeline model. The ISA is configurable and it supports both MIPS32 and RISCV64. Multiple cores can be used together to form multicore systems, and cores support both single and multiple threads. The operating system is modeled via system call emulation.","source":"@site/../docs/elements/vanadis/intro.md","sourceDirName":"elements/vanadis","slug":"/elements/vanadis/intro","permalink":"/sst-docs/docs/elements/vanadis/intro","draft":false,"unlisted":false,"editUrl":"https://github.com/sstsimulator/sst-docs/edit/master/docs/../docs/elements/vanadis/intro.md","tags":[],"version":"current","lastUpdatedBy":"grvosku","lastUpdatedAt":1762293106000,"frontMatter":{"title":"vanadis"},"sidebar":"elements","previous":{"title":"thornhill","permalink":"/sst-docs/docs/elements/thornhill/intro"},"next":{"title":"Compiler toolchains","permalink":"/sst-docs/docs/elements/vanadis/compiler"}}');var i=n(74848),o=n(28453);const r={title:"vanadis"},d=void 0,a={},l=[{value:"Required dependencies",id:"required-dependencies",level:3},{value:"Optional dependencies",id:"optional-dependencies",level:3}];function c(e){const s={a:"a",admonition:"admonition",br:"br",code:"code",em:"em",h3:"h3",p:"p",strong:"strong",...(0,o.R)(),...e.components};return(0,i.jsxs)(i.Fragment,{children:[(0,i.jsxs)(s.p,{children:[(0,i.jsx)(s.em,{children:"Vanadis"})," is a processor with a detailed pipeline model. The ISA is configurable and it supports both MIPS32 and RISCV64. Multiple cores can be used together to form multicore systems, and cores support both single and multiple threads. The operating system is modeled via system call emulation."]}),"\n",(0,i.jsx)(s.admonition,{title:"At a Glance",type:"note",children:(0,i.jsxs)(s.p,{children:[(0,i.jsx)(s.strong,{children:"Source Code:"})," ",(0,i.jsx)(s.a,{href:"https://github.com/sstsimulator/sst-elements/tree/master/src/sst/elements/vanadis",children:"sst-elements/.../vanadis"})," \xa0",(0,i.jsx)(s.br,{}),"\n",(0,i.jsx)(s.strong,{children:"SST Name:"})," ",(0,i.jsx)(s.code,{children:"vanadis"})," \xa0",(0,i.jsx)(s.br,{}),"\n",(0,i.jsx)(s.strong,{children:"Maturity Level:"})," Prototype (2) \xa0",(0,i.jsx)(s.br,{}),"\n",(0,i.jsx)(s.strong,{children:"Development Path:"})," Active \xa0",(0,i.jsx)(s.br,{}),"\n",(0,i.jsx)(s.strong,{children:"Last Released:"})," SST 15.1"]})}),"\n",(0,i.jsx)(s.h3,{id:"required-dependencies",children:"Required dependencies"}),"\n",(0,i.jsx)(s.p,{children:(0,i.jsx)(s.em,{children:"None"})}),"\n",(0,i.jsx)(s.h3,{id:"optional-dependencies",children:"Optional dependencies"}),"\n",(0,i.jsxs)(s.p,{children:["See ",(0,i.jsx)(s.a,{href:"/sst-docs/docs/elements/vanadis/compiler",children:"Compiling for Vanadis"})," for information on cross-compiling MIPS and RISCV-64 binaries for use with Vanadis."]})]})}function p(e={}){const{wrapper:s}={...(0,o.R)(),...e.components};return s?(0,i.jsx)(s,{...e,children:(0,i.jsx)(c,{...e})}):c(e)}}}]);