# compile vhdl design source files
vhdl xbip_utils_v3_0_10  \
"../../../../sysgen_STN.ip_user_files/ipstatic/hdl/xbip_utils_v3_0_vh_rfs.vhd" \

vhdl c_reg_fd_v12_0_6  \
"../../../../sysgen_STN.ip_user_files/ipstatic/hdl/c_reg_fd_v12_0_vh_rfs.vhd" \

vhdl xbip_dsp48_wrapper_v3_0_4  \
"../../../../sysgen_STN.ip_user_files/ipstatic/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd" \

vhdl xbip_pipe_v3_0_6  \
"../../../../sysgen_STN.ip_user_files/ipstatic/hdl/xbip_pipe_v3_0_vh_rfs.vhd" \

vhdl xbip_dsp48_addsub_v3_0_6  \
"../../../../sysgen_STN.ip_user_files/ipstatic/hdl/xbip_dsp48_addsub_v3_0_vh_rfs.vhd" \

vhdl xbip_addsub_v3_0_6  \
"../../../../sysgen_STN.ip_user_files/ipstatic/hdl/xbip_addsub_v3_0_vh_rfs.vhd" \

vhdl c_addsub_v12_0_14  \
"../../../../sysgen_STN.ip_user_files/ipstatic/hdl/c_addsub_v12_0_vh_rfs.vhd" \

vhdl xil_defaultlib  \
"../../../../sysgen_STN.gen/sources_1/ip/stn_32bit_0_1/stn_32bit_c_addsub_v12_0_i0/sim/stn_32bit_c_addsub_v12_0_i0.vhd" \
"../../../../sysgen_STN.gen/sources_1/ip/stn_32bit_0_1/stn_32bit_c_addsub_v12_0_i1/sim/stn_32bit_c_addsub_v12_0_i1.vhd" \

vhdl xbip_bram18k_v3_0_6  \
"../../../../sysgen_STN.ip_user_files/ipstatic/hdl/xbip_bram18k_v3_0_vh_rfs.vhd" \

vhdl mult_gen_v12_0_17  \
"../../../../sysgen_STN.ip_user_files/ipstatic/hdl/mult_gen_v12_0_vh_rfs.vhd" \

vhdl axi_utils_v2_0_6  \
"../../../../sysgen_STN.ip_user_files/ipstatic/hdl/axi_utils_v2_0_vh_rfs.vhd" \

vhdl cordic_v6_0_17  \
"../../../../sysgen_STN.ip_user_files/ipstatic/hdl/cordic_v6_0_vh_rfs.vhd" \

vhdl xil_defaultlib  \
"../../../../sysgen_STN.gen/sources_1/ip/stn_32bit_0_1/stn_32bit_cordic_v6_0_i0/sim/stn_32bit_cordic_v6_0_i0.vhd" \
"../../../../sysgen_STN.gen/sources_1/ip/stn_32bit_0_1/stn_32bit_mult_gen_v12_0_i0/sim/stn_32bit_mult_gen_v12_0_i0.vhd" \
"../../../../sysgen_STN.ip_user_files/ipstatic/xil_defaultlib/hdl/conv_pkg.vhd" \
"../../../../sysgen_STN.ip_user_files/ipstatic/xil_defaultlib/hdl/synth_reg.vhd" \
"../../../../sysgen_STN.ip_user_files/ipstatic/xil_defaultlib/hdl/synth_reg_w_init.vhd" \
"../../../../sysgen_STN.ip_user_files/ipstatic/xil_defaultlib/hdl/srl17e.vhd" \
"../../../../sysgen_STN.ip_user_files/ipstatic/xil_defaultlib/hdl/srl33e.vhd" \
"../../../../sysgen_STN.ip_user_files/ipstatic/xil_defaultlib/hdl/synth_reg_reg.vhd" \
"../../../../sysgen_STN.ip_user_files/ipstatic/xil_defaultlib/hdl/single_reg_w_init.vhd" \
"../../../../sysgen_STN.ip_user_files/ipstatic/xil_defaultlib/hdl/xlclockdriver_rd.vhd" \
"../../../../sysgen_STN.ip_user_files/ipstatic/xil_defaultlib/hdl/stn_32bit_entity_declarations.vhd" \
"../../../../sysgen_STN.ip_user_files/ipstatic/xil_defaultlib/hdl/stn_32bit.vhd" \
"../../../../sysgen_STN.gen/sources_1/ip/stn_32bit_0_1/sim/stn_32bit_0.vhd" \
"../../../../sysgen_STN.srcs/sources_1/new/input_package.vhd" \
"../../../../sysgen_STN.srcs/sources_1/new/sysgen_STN.vhd" \
"../../../../sysgen_STN.srcs/sources_1/new/sysgen_STN_tb.vhd" \

# Do not sort compile order
nosort
