

================================================================
== Vitis HLS Report for 'top_dfg'
================================================================
* Date:           Sun May 16 13:50:59 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        project_tmp
* Solution:       solution_tmp (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.912 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        6|        6|  60.000 ns|  60.000 ns|    7|    7|     none|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    181|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    0|     330|    100|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     42|    -|
|Register         |        -|    -|     167|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     497|    323|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+--------------------+---------+----+-----+----+-----+
    |        Instance       |       Module       | BRAM_18K| DSP|  FF | LUT| URAM|
    +-----------------------+--------------------+---------+----+-----+----+-----+
    |mul_32s_32s_32_2_1_U1  |mul_32s_32s_32_2_1  |        0|   0|  165|  50|    0|
    |mul_32s_32s_32_2_1_U2  |mul_32s_32s_32_2_1  |        0|   0|  165|  50|    0|
    +-----------------------+--------------------+---------+----+-----+----+-----+
    |Total                  |                    |        0|   0|  330| 100|    0|
    +-----------------------+--------------------+---------+----+-----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------+----------+----+---+----+------------+------------+
    |   Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------+----------+----+---+----+------------+------------+
    |a                  |         +|   0|  0|  39|          32|           2|
    |add_ln10_fu_80_p2  |         +|   0|  0|  32|          32|          32|
    |c_o                |         +|   0|  0|  32|          32|          32|
    |t1_fu_65_p2        |         +|   0|  0|  39|          32|           3|
    |t2_fu_70_p2        |         +|   0|  0|  39|          32|          32|
    +-------------------+----------+----+---+----+------------+------------+
    |Total              |          |   0|  0| 181|         160|         101|
    +-------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  42|          8|    1|          8|
    +-----------+----+-----------+-----+-----------+
    |Total      |  42|          8|    1|          8|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +-----------------+----+----+-----+-----------+
    |       Name      | FF | LUT| Bits| Const Bits|
    +-----------------+----+----+-----+-----------+
    |add_ln6_reg_96   |  32|   0|   32|          0|
    |ap_CS_fsm        |   7|   0|    7|          0|
    |mul_ln7_reg_101  |  32|   0|   32|          0|
    |t1_reg_106       |  32|   0|   32|          0|
    |t2_reg_111       |  32|   0|   32|          0|
    |t3_reg_117       |  32|   0|   32|          0|
    +-----------------+----+----+-----+-----------+
    |Total            | 167|   0|  167|          0|
    +-----------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |   in|    1|  ap_ctrl_hs|       top_dfg|  return value|
|ap_rst      |   in|    1|  ap_ctrl_hs|       top_dfg|  return value|
|ap_start    |   in|    1|  ap_ctrl_hs|       top_dfg|  return value|
|ap_done     |  out|    1|  ap_ctrl_hs|       top_dfg|  return value|
|ap_idle     |  out|    1|  ap_ctrl_hs|       top_dfg|  return value|
|ap_ready    |  out|    1|  ap_ctrl_hs|       top_dfg|  return value|
|a           |  out|   32|      ap_vld|             a|       pointer|
|a_ap_vld    |  out|    1|      ap_vld|             a|       pointer|
|b           |   in|   32|     ap_none|             b|       pointer|
|c_i         |   in|   32|     ap_ovld|             c|       pointer|
|c_o         |  out|   32|     ap_ovld|             c|       pointer|
|c_o_ap_vld  |  out|    1|     ap_ovld|             c|       pointer|
+------------+-----+-----+------------+--------------+--------------+

