
module TopModule(
    input a,
    input b,
    input c,
    output reg w,
    output reg x,
    output reg y,
    output reg z
);

assign w = a;
assign x = b;
assign y = b;
assign z = c;

endmodule