$date
  Mon Sep 19 22:27:05 2022
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module fulladder $end
$var reg 1 ! a $end
$var reg 1 " b $end
$var reg 1 # cin $end
$var reg 1 $ s $end
$var reg 1 % cout $end
$var reg 1 & p $end
$var reg 1 ' g $end
$upscope $end
$enddefinitions $end
#0
0!
0"
0#
0$
0%
0&
0'
#1000000
