# AXIUART UVM ãƒ†ã‚¹ãƒˆãƒ™ãƒ³ãƒ ã‚¢ãƒ¼ã‚­ãƒ†ã‚¯ãƒãƒ£è©³ç´°

**ä½œæˆæ—¥**: 2025å¹´11æœˆ17æ—¥  
**å¯¾è±¡DUT**: AXIUART_Top (UART-AXI4 Bridge System)  
**UVMãƒãƒ¼ã‚¸ãƒ§ãƒ³**: UVM 1.2  
**ã‚·ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚¿**: Altair DSIM 2025.1.0

---

## ç›®æ¬¡

1. [æ¦‚è¦](#æ¦‚è¦)
2. [ã‚¢ãƒ¼ã‚­ãƒ†ã‚¯ãƒãƒ£å…¨ä½“å›³](#ã‚¢ãƒ¼ã‚­ãƒ†ã‚¯ãƒãƒ£å…¨ä½“å›³)
3. [ä¸»è¦ã‚³ãƒ³ãƒãƒ¼ãƒãƒ³ãƒˆ](#ä¸»è¦ã‚³ãƒ³ãƒãƒ¼ãƒãƒ³ãƒˆ)
4. [éšå±¤æ§‹é€ ](#éšå±¤æ§‹é€ )
5. [ãƒ†ã‚¹ãƒˆã‚·ãƒŠãƒªã‚ª](#ãƒ†ã‚¹ãƒˆã‚·ãƒŠãƒªã‚ª)
6. [æ¤œè¨¼æˆ¦ç•¥](#æ¤œè¨¼æˆ¦ç•¥)
7. [ãƒ‡ãƒãƒƒã‚°æ©Ÿèƒ½](#ãƒ‡ãƒãƒƒã‚°æ©Ÿèƒ½)

---

## æ¦‚è¦

### ç›®çš„
AXIUART UVMãƒ†ã‚¹ãƒˆãƒ™ãƒ³ãƒã¯ã€UARTã¨AXI4-Liteã‚¤ãƒ³ã‚¿ãƒ¼ãƒ•ã‚§ãƒ¼ã‚¹é–“ã®ãƒ–ãƒªãƒƒã‚¸æ©Ÿèƒ½ã‚’æŒã¤`AXIUART_Top`ã‚·ã‚¹ãƒ†ãƒ ã®åŒ…æ‹¬çš„ãªæ©Ÿèƒ½æ¤œè¨¼ã‚’æä¾›ã—ã¾ã™ã€‚

### ä¸»è¦æ¤œè¨¼é …ç›®
- **UART Protocol**: ãƒ•ãƒ¬ãƒ¼ãƒ æ§‹é€ ã€CRCæ¤œè¨¼ã€ãƒ•ãƒ­ãƒ¼åˆ¶å¾¡
- **AXI4-Lite Protocol**: Write/Read transactionsã€ã‚¿ã‚¤ãƒ ã‚¢ã‚¦ãƒˆã€ã‚¨ãƒ©ãƒ¼ãƒãƒ³ãƒ‰ãƒªãƒ³ã‚°
- **Bridge Logic**: ã‚³ãƒãƒ³ãƒ‰è§£æã€ãƒ¬ã‚¹ãƒãƒ³ã‚¹ç”Ÿæˆã€FIFOç®¡ç†
- **System Integration**: ã‚¨ãƒ³ãƒ‰ãƒ„ãƒ¼ã‚¨ãƒ³ãƒ‰é€šä¿¡ã€è¤‡æ•°ãƒˆãƒ©ãƒ³ã‚¶ã‚¯ã‚·ãƒ§ãƒ³å‡¦ç†ã€ã‚«ãƒãƒ¬ãƒƒã‚¸åé›†

### è¨­è¨ˆå“²å­¦
1. **éšå±¤çš„ãƒ¢ã‚¸ãƒ¥ãƒ©ãƒ¼è¨­è¨ˆ**: å„ã‚³ãƒ³ãƒãƒ¼ãƒãƒ³ãƒˆã¯ç‹¬ç«‹ã—ã¦å†åˆ©ç”¨å¯èƒ½
2. **æ®µéšçš„æ¤œè¨¼**: å˜ç´”ãªãƒ†ã‚¹ãƒˆã‹ã‚‰è¤‡é›‘ãªã‚·ãƒŠãƒªã‚ªã¸
3. **å®Ÿè·µçš„ãƒ‡ãƒãƒƒã‚°**: è±Šå¯Œãªãƒ­ã‚°ã€æ³¢å½¢ãƒ€ãƒ³ãƒ—ã€ã‚¢ã‚µãƒ¼ã‚·ãƒ§ãƒ³ã«ã‚ˆã‚‹å•é¡Œç‰¹å®š
4. **æ‹¡å¼µæ€§**: æ–°ã—ã„ãƒ†ã‚¹ãƒˆã‚±ãƒ¼ã‚¹ã€ã‚·ãƒ¼ã‚±ãƒ³ã‚¹ã€ã‚«ãƒãƒ¬ãƒƒã‚¸ãƒã‚¤ãƒ³ãƒˆã‚’ç°¡å˜ã«è¿½åŠ 

---

## ã‚¢ãƒ¼ã‚­ãƒ†ã‚¯ãƒãƒ£å…¨ä½“å›³

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                       uart_axi4_tb_top.sv                           â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â” â”‚
â”‚  â”‚                        DUT: AXIUART_Top                        â”‚ â”‚
â”‚  â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”       â”‚ â”‚
â”‚  â”‚  â”‚  Uart_Rx/Tx  â”‚  â”‚ Frame_Parser â”‚  â”‚ Uart_Axi4_   â”‚       â”‚ â”‚
â”‚  â”‚  â”‚              â”‚â”€â”€â”‚ Frame_Builderâ”‚â”€â”€â”‚    Bridge    â”‚       â”‚ â”‚
â”‚  â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â””â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”˜       â”‚ â”‚
â”‚  â”‚                                              â”‚               â”‚ â”‚
â”‚  â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”    â”‚ â”‚
â”‚  â”‚  â”‚          Register_Block + Axi4_Lite_Master          â”‚    â”‚ â”‚
â”‚  â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜    â”‚ â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜ â”‚
â”‚                                                                     â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â” â”‚
â”‚  â”‚                    UVM Environment                            â”‚ â”‚
â”‚  â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â” â”‚ â”‚
â”‚  â”‚  â”‚              uart_axi4_env                              â”‚ â”‚ â”‚
â”‚  â”‚  â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”               â”‚ â”‚ â”‚
â”‚  â”‚  â”‚  â”‚  uart_agent    â”‚  â”‚ axi4_lite_     â”‚               â”‚ â”‚ â”‚
â”‚  â”‚  â”‚  â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”‚  â”‚    monitor     â”‚               â”‚ â”‚ â”‚
â”‚  â”‚  â”‚  â”‚  â”‚ Driver   â”‚  â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜               â”‚ â”‚ â”‚
â”‚  â”‚  â”‚  â”‚  â”‚ Monitor  â”‚  â”‚                                    â”‚ â”‚ â”‚
â”‚  â”‚  â”‚  â”‚  â”‚ Sequencerâ”‚  â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”               â”‚ â”‚ â”‚
â”‚  â”‚  â”‚  â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â”‚  â”‚  Scoreboard    â”‚               â”‚ â”‚ â”‚
â”‚  â”‚  â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â”‚ (Correlation   â”‚               â”‚ â”‚ â”‚
â”‚  â”‚  â”‚                      â”‚    Engine)     â”‚               â”‚ â”‚ â”‚
â”‚  â”‚  â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜               â”‚ â”‚ â”‚
â”‚  â”‚  â”‚  â”‚  Coverage      â”‚                                    â”‚ â”‚ â”‚
â”‚  â”‚  â”‚  â”‚  Collector     â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”               â”‚ â”‚ â”‚
â”‚  â”‚  â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â”‚ Bridge Status  â”‚               â”‚ â”‚ â”‚
â”‚  â”‚  â”‚                      â”‚    Monitor     â”‚               â”‚ â”‚ â”‚
â”‚  â”‚  â”‚                      â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜               â”‚ â”‚ â”‚
â”‚  â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜ â”‚ â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜ â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## ä¸»è¦ã‚³ãƒ³ãƒãƒ¼ãƒãƒ³ãƒˆ

### 1. ãƒ†ã‚¹ãƒˆãƒ™ãƒ³ãƒãƒˆãƒƒãƒ— (`uart_axi4_tb_top.sv`)

**å½¹å‰²**: DUTã‚¤ãƒ³ã‚¹ã‚¿ãƒ³ã‚¹åŒ–ã€ã‚¯ãƒ­ãƒƒã‚¯ç”Ÿæˆã€ãƒªã‚»ãƒƒãƒˆåˆ¶å¾¡ã€ã‚¤ãƒ³ã‚¿ãƒ¼ãƒ•ã‚§ãƒ¼ã‚¹æ¥ç¶š

**ä¸»è¦æ©Ÿèƒ½**:
```systemverilog
// Clock generation (125 MHz)
initial clk = 0;
always #4ns clk = ~clk;

// DUT instance
AXIUART_Top #(
    .CLK_FREQ_HZ(125_000_000),
    .BAUD_RATE(7_812_500),  // 8Mbaud default
    .RX_FIFO_DEPTH(64),
    .TX_FIFO_DEPTH(128),     // å¢—å¼·æ¸ˆã¿
    .REG_BASE_ADDR(32'h0000_1000)
) dut (...);

// Interface instances
uart_if uart_if_inst(clk, rst);
bridge_status_if status_if(clk, rst_n);
```

**ãƒªã‚»ãƒƒãƒˆã‚·ãƒ¼ã‚±ãƒ³ã‚¹**:
- åˆæœŸ: 100Î¼s extended reset
- å®‰å®šåŒ–: 200ns stability period
- å‹•ä½œ: ãƒ†ã‚¹ãƒˆå®Ÿè¡Œé–‹å§‹

**æ³¢å½¢ãƒ€ãƒ³ãƒ—**:
```systemverilog
// MXDå½¢å¼ (DSIM binary waveform)
$dumpfile("../archive/waveforms/uart_axi4_basic_test.mxd");
$dumpvars(0, dut);
$dumpvars(0, uart_if_inst);
```

---

### 2. UVMç’°å¢ƒ (`uart_axi4_env.sv`)

**éšå±¤æ§‹æˆ**:
```
uart_axi4_env
â”œâ”€â”€ uart_agent
â”‚   â”œâ”€â”€ uart_driver        (ã‚¢ã‚¯ãƒ†ã‚£ãƒ–æ™‚)
â”‚   â”œâ”€â”€ uart_sequencer     (ã‚¢ã‚¯ãƒ†ã‚£ãƒ–æ™‚)
â”‚   â””â”€â”€ uart_monitor       (å¸¸æ™‚)
â”œâ”€â”€ axi4_lite_monitor      (ã‚ªãƒ—ã‚·ãƒ§ãƒ³)
â”œâ”€â”€ uart_axi4_scoreboard   (Phase 3 Correlation Engine)
â”œâ”€â”€ uart_axi4_coverage     (ã‚«ãƒãƒ¬ãƒƒã‚¸åé›†)
â””â”€â”€ bridge_status_monitor  (ã‚·ã‚¹ãƒ†ãƒ ã‚¹ãƒ†ãƒ¼ã‚¿ã‚¹ç›£è¦–)
```

**Configuration Object** (`uart_axi4_env_config`):
```systemverilog
class uart_axi4_env_config extends uvm_object;
    // Timing parameters
    int clk_freq_hz = 125_000_000;
    int baud_rate = 7_812_500;
    int bit_time_ns;
    int byte_time_ns;
    
    // Feature enables
    bit enable_coverage = 1;
    bit enable_scoreboard = 1;
    bit enable_correlation = 1;
    bit enable_protocol_checking = 1;
    bit enable_axi_monitor = 1;
    
    // Debug controls
    bit enable_driver_runtime_logs = 1;
    bit enable_driver_debug_logs = 1;
    int driver_runtime_verbosity = UVM_MEDIUM;
    int driver_debug_verbosity = UVM_HIGH;
    
    // Timeout settings
    int frame_timeout_ns = 40960;
    int system_timeout_cycles = 1000;
    int axi_timeout_cycles = 1000;
    
    // Simulation watchdog
    bit enable_simulation_watchdog = 1;
    int simulation_timeout_multiplier = 4096;
    longint simulation_timeout_min_ns = 327680;
endclass
```

---

### 3. UART Agent (`uart_agent.sv`)

#### 3.1 UART Driver (`uart_driver.sv`)

**è²¬å‹™**: UVMã‚·ãƒ¼ã‚±ãƒ³ã‚¹ã‹ã‚‰å—ã‘å–ã£ãŸãƒˆãƒ©ãƒ³ã‚¶ã‚¯ã‚·ãƒ§ãƒ³ã‚’ç‰©ç†UARTä¿¡å·ã«å¤‰æ›ã—ã¦é€ä¿¡

**ä¸»è¦ãƒ¡ã‚½ãƒƒãƒ‰**:
```systemverilog
// ãƒ¡ã‚¤ãƒ³ãƒ‰ãƒ©ã‚¤ãƒ–ã‚¿ã‚¹ã‚¯
virtual task run_phase(uvm_phase phase);
    forever begin
        seq_item_port.get_next_item(req);
        drive_transaction(req);
        collect_response_from_fifo(req);
        seq_item_port.item_done();
    end
endtask

// UARTãƒ•ãƒ¬ãƒ¼ãƒ é€ä¿¡
task drive_frame(uart_frame_transaction req);
    drive_uart_byte(SOF);           // 0xA5
    drive_uart_byte(cmd);           // Command
    drive_uart_byte(addr[7:0]);     // Address[31:24]
    drive_uart_byte(addr[15:8]);    // Address[23:16]
    drive_uart_byte(addr[23:16]);   // Address[15:8]
    drive_uart_byte(addr[31:24]);   // Address[7:0]
    foreach (data[i])
        drive_uart_byte(data[i]);   // Data bytes
    drive_uart_byte(crc);           // CRC8
endtask

// ãƒ“ãƒƒãƒˆå˜ä½UARTé€ä¿¡
task drive_uart_byte(logic [7:0] data);
    vif.uart_rx = 0;              // Start bit
    #(bit_time_ns * 1ns);
    for (int i = 0; i < 8; i++) begin
        vif.uart_rx = data[i];    // Data bits (LSB first)
        #(bit_time_ns * 1ns);
    end
    vif.uart_rx = 1;              // Stop bit
    #(bit_time_ns * 1ns);
endtask
```

**ãƒ¬ã‚¹ãƒãƒ³ã‚¹åé›†**:
```systemverilog
// Monitorã‹ã‚‰å—ä¿¡ã—ãŸTXãƒ•ãƒ¬ãƒ¼ãƒ ã‚’å–å¾—
task collect_response_from_fifo(uart_frame_transaction req);
    uart_frame_transaction resp;
    bit success;
    
    success = wait_for_monitor_response(
        .resp(resp),
        .timeout_ns(cfg.frame_timeout_ns),
        .poll_interval_ns(cfg.byte_time_ns)
    );
    
    if (!success)
        `uvm_error("UART_DRIVER", "Response timeout")
endtask
```

**ãƒ‡ãƒãƒƒã‚°æ©Ÿèƒ½**:
- `UART_DRIVER_DEBUG`: VIFçŠ¶æ…‹ã€ã‚¯ãƒ­ãƒƒã‚¯æ¤œè¨¼
- `UART_DRIVER_BYTE`: ãƒã‚¤ãƒˆé€ä¿¡è©³ç´°
- `UART_DRIVER_BYTE_STATE`: ãƒ“ãƒƒãƒˆå˜ä½é·ç§»
- `UART_DRIVER_TIMING`: ã‚¿ã‚¤ãƒŸãƒ³ã‚°è¨ˆç®—
- `UART_DRIVER_WAIT`: ãƒ¬ã‚¹ãƒãƒ³ã‚¹å¾…æ©ŸçŠ¶æ…‹

---

#### 3.2 UART Monitor (`uart_monitor.sv`)

**è²¬å‹™**: UARTä¿¡å·ã‚’ã‚µãƒ³ãƒ—ãƒªãƒ³ã‚°ã—ã€UVMãƒˆãƒ©ãƒ³ã‚¶ã‚¯ã‚·ãƒ§ãƒ³ã«å¤‰æ›

**RXç›£è¦–** (DUTå—ä¿¡ãƒ•ãƒ¬ãƒ¼ãƒ ):
```systemverilog
task collect_rx_frames();
    forever begin
        @(negedge vif.uart_rx);  // SOFæ¤œå‡º (0xA5)
        
        // ãƒ•ãƒ¬ãƒ¼ãƒ åé›†
        for (int i = 0; i < MAX_RX_FRAME_BYTES; i++) begin
            sample_uart_byte(rx_bytes[i]);
        end
        
        // ãƒ•ãƒ¬ãƒ¼ãƒ è§£æ
        parse_rx_frame(rx_bytes, trans);
        
        // æ¤œè¨¼
        if (trans.crc_valid)
            analysis_port.write(trans);
        else
            `uvm_error("UART_MONITOR", "CRC mismatch")
    end
endtask
```

**TXç›£è¦–** (DUTé€ä¿¡ãƒ•ãƒ¬ãƒ¼ãƒ ):
```systemverilog
task collect_tx_frames();
    forever begin
        @(posedge vif.uart_tx);  // TXé–‹å§‹æ¤œå‡º
        
        // ãƒã‚¤ãƒˆåé›†
        for (int i = 0; i < expected_tx_bytes; i++) begin
            sample_tx_byte(tx_bytes[i]);
        end
        
        // ãƒ¬ã‚¹ãƒãƒ³ã‚¹è§£æ
        parse_tx_frame(tx_bytes, trans);
        
        // Driverã¸é€šçŸ¥ (FIFOçµŒç”±)
        analysis_port.write(trans);
    end
endtask
```

**CRCæ¤œè¨¼**:
```systemverilog
function bit validate_crc(logic [7:0] frame_bytes[], logic [7:0] received_crc);
    logic [7:0] calculated_crc;
    calculated_crc = calculate_crc8(frame_bytes);
    return (calculated_crc == received_crc);
endfunction
```

---

### 4. AXI4-Lite Monitor (`axi4_lite_monitor.sv`)

**å½¹å‰²**: DUTå†…éƒ¨ã®AXI4-Liteãƒã‚¹ã‚’ãƒ‘ãƒƒã‚·ãƒ–ç›£è¦–ã—ã€Write/Read transactionã‚’ã‚­ãƒ£ãƒ—ãƒãƒ£

**Write Transactionç›£è¦–**:
```systemverilog
task collect_write_transactions();
    forever begin
        @(posedge vif.clk);
        
        // AW channel (Address Write)
        if (vif.awvalid && vif.awready) begin
            axi_trans.addr = vif.awaddr;
            aw_captured = 1;
        end
        
        // W channel (Write Data)
        if (vif.wvalid && vif.wready) begin
            axi_trans.data = vif.wdata;
            w_captured = 1;
        end
        
        // B channel (Write Response)
        if (vif.bvalid && vif.bready) begin
            axi_trans.resp = vif.bresp;
            
            if (aw_captured && w_captured) begin
                analysis_port.write(axi_trans);
                aw_captured = 0;
                w_captured = 0;
            end
        end
    end
endtask
```

**Read Transactionç›£è¦–**:
```systemverilog
task collect_read_transactions();
    forever begin
        @(posedge vif.clk);
        
        // AR channel (Address Read)
        if (vif.arvalid && vif.arready) begin
            axi_trans.addr = vif.araddr;
            ar_captured = 1;
        end
        
        // R channel (Read Data)
        if (vif.rvalid && vif.rready) begin
            axi_trans.data = vif.rdata;
            axi_trans.resp = vif.rresp;
            
            if (ar_captured) begin
                analysis_port.write(axi_trans);
                ar_captured = 0;
            end
        end
    end
endtask
```

---

### 5. Scoreboard (`uart_axi4_scoreboard.sv`)

**Phase 3 Correlation Engine**: UART transactionã¨AXI transactionã®ç›¸é–¢æ¤œè¨¼

**ã‚¢ãƒ¼ã‚­ãƒ†ã‚¯ãƒãƒ£**:
```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚         Phase 3 Scoreboard Architecture          â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                  â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”      â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”    â”‚
â”‚  â”‚ UART RX Queue  â”‚      â”‚ AXI TX Queue   â”‚    â”‚
â”‚  â”‚ (Commands)     â”‚      â”‚ (Responses)    â”‚    â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”˜      â””â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”˜    â”‚
â”‚           â”‚                       â”‚            â”‚
â”‚           â–¼                       â–¼            â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”‚
â”‚  â”‚      Correlation Engine                 â”‚   â”‚
â”‚  â”‚  - Command/Response matching            â”‚   â”‚
â”‚  â”‚  - Timing verification                  â”‚   â”‚
â”‚  â”‚  - Data integrity check                 â”‚   â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â”‚
â”‚                    â”‚                            â”‚
â”‚                    â–¼                            â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”‚
â”‚  â”‚      Match/Mismatch Report              â”‚   â”‚
â”‚  â”‚  âœ“ Exact matches                        â”‚   â”‚
â”‚  â”‚  âœ— Data mismatches                      â”‚   â”‚
â”‚  â”‚  âš  Timeout/protocol errors              â”‚   â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

**æ¯”è¼ƒãƒ­ã‚¸ãƒƒã‚¯**:
```systemverilog
function void compare_transactions(
    uart_frame_transaction uart_trans,
    axi4_lite_transaction axi_trans
);
    bit match = 1;
    
    // Address match
    if (uart_trans.address !== axi_trans.addr) begin
        `uvm_error("SCOREBOARD", 
            $sformatf("Address mismatch: UART=0x%08h AXI=0x%08h",
                     uart_trans.address, axi_trans.addr))
        match = 0;
    end
    
    // Data match (Write transaction)
    if (uart_trans.cmd == CMD_WRITE) begin
        if (uart_trans.data[0] !== axi_trans.data[7:0]) begin
            `uvm_error("SCOREBOARD",
                $sformatf("Data mismatch: UART=0x%02h AXI=0x%08h",
                         uart_trans.data[0], axi_trans.data))
            match = 0;
        end
    end
    
    if (match) begin
        match_count++;
        `uvm_info("SCOREBOARD", "Transaction matched", UVM_MEDIUM)
    end else begin
        mismatch_count++;
    end
endfunction
```

**æœ€çµ‚ãƒ¬ãƒãƒ¼ãƒˆ**:
```systemverilog
function void report_phase(uvm_phase phase);
    `uvm_info("SCOREBOARD", "=== FINAL REPORT ===", UVM_LOW)
    `uvm_info("SCOREBOARD", 
        $sformatf("UART transactions: %0d", uart_trans_count), UVM_LOW)
    `uvm_info("SCOREBOARD",
        $sformatf("AXI transactions: %0d", axi_trans_count), UVM_LOW)
    `uvm_info("SCOREBOARD",
        $sformatf("Matches: %0d", match_count), UVM_LOW)
    `uvm_info("SCOREBOARD",
        $sformatf("Mismatches: %0d", mismatch_count), UVM_LOW)
    
    if (mismatch_count > 0)
        `uvm_error("SCOREBOARD", "Test FAILED: Mismatches detected")
    else if (match_count > 0)
        `uvm_info("SCOREBOARD", "PERFECT: All transactions matched", UVM_LOW)
endfunction
```

---

### 6. Coverage Collector (`uart_axi4_coverage.sv`)

**ã‚«ãƒãƒ¬ãƒƒã‚¸é …ç›®**:

```systemverilog
covergroup frame_coverage;
    // Command coverage
    cp_command: coverpoint trans.cmd {
        bins write = {CMD_WRITE};
        bins read  = {CMD_READ};
        bins config = {CMD_CONFIG};
        bins metadata = {CMD_METADATA};
    }
    
    // Address coverage
    cp_address: coverpoint trans.address {
        bins control_reg  = {32'h0000_1000};
        bins status_reg   = {32'h0000_1004};
        bins data_reg     = {32'h0000_1008};
        bins metadata_reg = {32'h0000_100C};
        bins other_regs[] = {[32'h0000_1010:32'h0000_1FFF]};
    }
    
    // Data pattern coverage
    cp_data_pattern: coverpoint trans.data[0] {
        bins zero      = {8'h00};
        bins all_ones  = {8'hFF};
        bins alternating_01 = {8'h55};
        bins alternating_10 = {8'hAA};
        bins random[]  = {[8'h01:8'hFE]};
    }
    
    // Cross coverage
    cx_cmd_addr: cross cp_command, cp_address;
endgroup

covergroup burst_coverage;
    cp_burst_length: coverpoint burst_length {
        bins single   = {1};
        bins short[]  = {[2:4]};
        bins medium[] = {[5:8]};
        bins long[]   = {[9:16]};
    }
    
    cp_inter_frame_gap: coverpoint inter_frame_gap {
        bins tight  = {[0:100]};      // ns
        bins normal = {[101:1000]};
        bins loose  = {[1001:10000]};
    }
endgroup
```

**ã‚«ãƒãƒ¬ãƒƒã‚¸é–¾å€¤**:
- Frame coverage: â‰¥80%
- Burst coverage: â‰¥70%
- Error coverage: â‰¥50%
- **Total coverage target: â‰¥80%**

---

## éšå±¤æ§‹é€ 

### ãƒ‡ã‚£ãƒ¬ã‚¯ãƒˆãƒªæ§‹æˆ
```
sim/uvm/
â”œâ”€â”€ agents/
â”‚   â”œâ”€â”€ uart/
â”‚   â”‚   â”œâ”€â”€ uart_agent.sv
â”‚   â”‚   â”œâ”€â”€ uart_driver.sv
â”‚   â”‚   â”œâ”€â”€ uart_monitor.sv
â”‚   â”‚   â””â”€â”€ uart_sequencer.sv
â”‚   â””â”€â”€ axi4_lite/
â”‚       â”œâ”€â”€ axi4_lite_monitor.sv
â”‚       â””â”€â”€ axi4_lite_transaction.sv
â”œâ”€â”€ env/
â”‚   â”œâ”€â”€ uart_axi4_env.sv
â”‚   â”œâ”€â”€ uart_axi4_env_config.sv
â”‚   â”œâ”€â”€ uart_axi4_scoreboard.sv
â”‚   â”œâ”€â”€ uart_axi4_coverage.sv
â”‚   â””â”€â”€ uart_axi4_correlation_engine.sv
â”œâ”€â”€ tests/
â”‚   â”œâ”€â”€ uart_axi4_base_test.sv
â”‚   â”œâ”€â”€ enhanced_uart_axi4_base_test.sv
â”‚   â”œâ”€â”€ uart_axi4_basic_test.sv
â”‚   â”œâ”€â”€ uart_axi4_basic_115200_test.sv
â”‚   â”œâ”€â”€ uart_axi4_comprehensive_test.sv
â”‚   â””â”€â”€ ... (60+ test variants)
â”œâ”€â”€ sequences/
â”‚   â”œâ”€â”€ basic_func_sequence.sv
â”‚   â”œâ”€â”€ simple_debug_write_sequence_20250923.sv
â”‚   â”œâ”€â”€ performance_test_sequence.sv
â”‚   â””â”€â”€ error_injection_sequence.sv
â”œâ”€â”€ interfaces/
â”‚   â”œâ”€â”€ uart_if.sv
â”‚   â”œâ”€â”€ axi4_lite_if.sv
â”‚   â””â”€â”€ bridge_status_if.sv
â”œâ”€â”€ assertions/
â”‚   â”œâ”€â”€ Frame_Parser_Assertions.sv
â”‚   â”œâ”€â”€ Frame_Parser_CRC_Status_Assertions.sv
â”‚   â””â”€â”€ Uart_Axi4_Bridge_Timeout_Assertions.sv
â”œâ”€â”€ tb/
â”‚   â””â”€â”€ uart_axi4_tb_top.sv
â””â”€â”€ packages/
    â””â”€â”€ uart_axi4_test_pkg.sv
```

---

## ãƒ†ã‚¹ãƒˆã‚·ãƒŠãƒªã‚ª

### 1. Basic Test (`uart_axi4_basic_test`)

**ç›®çš„**: åŸºæœ¬çš„ãªå˜ä¸€Write transactionæ¤œè¨¼

**ã‚·ãƒ¼ã‚±ãƒ³ã‚¹**:
```systemverilog
virtual task run_phase(uvm_phase phase);
    simple_debug_write_sequence_20250923 seq;
    
    phase.raise_objection(this);
    
    // Resetå®Œäº†å¾…æ©Ÿ
    wait_for_reset_completion();
    
    // å˜ä¸€Write transaction
    seq = simple_debug_write_sequence_20250923::type_id::create("seq");
    seq.start(env.uart_agt.sequencer);
    
    // å®Œäº†ç¢ºèª
    wait_for_completion();
    
    phase.drop_objection(this);
endtask
```

**æœŸå¾…çµæœ**:
- âœ“ UART RX frameæ­£å¸¸å—ä¿¡
- âœ“ AXI Write transactionç™ºè¡Œ
- âœ“ UART TX responseè¿”ä¿¡
- âœ“ Scoreboard matchç¢ºèª
- âœ“ UVM_ERROR = 0

---

### 2. Baud Rate Change Test (`uart_axi4_basic_115200_test`)

**ç›®çš„**: å®Ÿè¡Œæ™‚ãƒœãƒ¼ãƒ¬ãƒ¼ãƒˆå¤‰æ›´æ©Ÿèƒ½æ¤œè¨¼

**ãƒ•ã‚§ãƒ¼ã‚ºæ§‹æˆ**:
```systemverilog
// Phase 1: CONFIG write (8Mbaud â†’ 921.6kbaud)
seq_phase1 = simple_debug_write_sequence_20250923::type_id::create("seq_phase1");
seq_phase1.cmd = CMD_CONFIG;
seq_phase1.address = 32'h0000_1000;  // CONTROL register
seq_phase1.data[0] = 8'h88;          // Divisor for 921600 baud
seq_phase1.start(env.uart_agt.sequencer);

// Phase 2: é…å»¶ (baud switchå®‰å®šåŒ–)
#(cfg.byte_time_ns * 4 * 1ns);

// Phase 3: Write transaction (921.6kbaud)
cfg.baud_rate = 921_600;
cfg.bit_time_ns = 1_000_000_000 / cfg.baud_rate;
seq_phase3 = simple_debug_write_sequence_20250923::type_id::create("seq_phase3");
seq_phase3.cmd = CMD_WRITE;
seq_phase3.address = 32'h0000_2000;
seq_phase3.data[0] = 8'h55;
seq_phase3.start(env.uart_agt.sequencer);
```

**æ—¢çŸ¥ã®å•é¡Œ**:
- âš  CONFIGå¿œç­”ãƒ•ãƒ¬ãƒ¼ãƒ ãŒä¸æ­£ (0x00ãƒã‚¤ãƒˆã€parse error)
- âš  ã‚¿ã‚¤ãƒ ã‚¢ã‚¦ãƒˆç™ºç”Ÿ (60ç§’)
- ğŸ” èª¿æŸ»ä¸­: Frame_Builder/Uart_Axi4_Bridgeã®ã‚¿ã‚¤ãƒŸãƒ³ã‚°å•é¡Œç–‘ã„

---

### 3. Comprehensive Test

**ã‚«ãƒãƒ¬ãƒƒã‚¸é …ç›®**:
- Multiple command types (WRITE, READ, CONFIG, METADATA)
- Address space sweep
- Burst transactions (1-16 frames)
- Error injection (CRC error, timeout, protocol violation)
- Flow control stress (RTS/CTS)

---

## æ¤œè¨¼æˆ¦ç•¥

### ãƒ¬ã‚¤ãƒ¤ãƒ¼æ§‹é€ 
```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ Layer 4: System Integration Tests      â”‚  â† Comprehensive, Multi-scenario
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚ Layer 3: Protocol Compliance Tests     â”‚  â† Baud change, Flow control
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚ Layer 2: Functional Tests               â”‚  â† Write/Read, Error handling
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚ Layer 1: Sanity Tests                   â”‚  â† Basic connectivity
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### æ®µéšçš„æ¤œè¨¼ã‚¢ãƒ—ãƒ­ãƒ¼ãƒ

**Stage 1: Sanity (åŸºæœ¬å‹•ä½œ)**
- `uart_axi4_basic_test`: å˜ä¸€Write
- `uart_axi4_simple_write_test`: è¤‡æ•°Write

**Stage 2: Functional (æ©Ÿèƒ½æ¤œè¨¼)**
- `uart_axi4_read_protocol_test`: Read transaction
- `uart_axi4_write_protocol_test`: Write variations
- `uart_axi4_error_paths_test`: Error handling

**Stage 3: Protocol (ãƒ—ãƒ­ãƒˆã‚³ãƒ«æº–æ‹ )**
- `uart_axi4_basic_115200_test`: Baud change
- `uart_flow_control_tests`: RTS/CTS
- `uart_axi4_burst_perf_test`: Burst performance

**Stage 4: Integration (çµ±åˆ)**
- `uart_axi4_comprehensive_test`: Full coverage
- `axiuart_system_test`: End-to-end scenarios

---

## ãƒ‡ãƒãƒƒã‚°æ©Ÿèƒ½

### 1. Verbosity Control

**UVMãƒ¡ãƒƒã‚»ãƒ¼ã‚¸ãƒ¬ãƒ™ãƒ«**:
```systemverilog
// Global verbosity
uvm_top.set_report_verbosity_level_hier(UVM_MEDIUM);

// Component-specific
cfg.driver_runtime_verbosity = UVM_MEDIUM;
cfg.driver_debug_verbosity = UVM_HIGH;
cfg.scoreboard_runtime_verbosity = UVM_LOW;
```

**Plusargs**:
```bash
+UVM_VERBOSITY=UVM_HIGH          # ã‚°ãƒ­ãƒ¼ãƒãƒ«
+UART_BASIC_VERBOSE              # Test-specific debug
```

---

### 2. Waveform Dumping

**MXDå½¢å¼** (DSIM Binary):
```systemverilog
$dumpfile("../archive/waveforms/uart_axi4_basic_test.mxd");
$dumpvars(0, dut);                    // DUTéšå±¤å…¨ä½“
$dumpvars(0, uart_if_inst);           // UART interface
```

**VCDå½¢å¼** (Text):
```systemverilog
+WAVE_FORMAT=VCD                 # Plusarg for VCD
```

---

### 3. Assertions

**Frame_Parser_Assertions**:
```systemverilog
// SOFæ¤œå‡ºç¢ºèª
sva_sof_detected: assert property (
    @(posedge clk) disable iff (!rst_n)
    (rx_valid && rx_data == 8'hA5) |-> ##1 (state == CMD)
);

// CRCæ¤œè¨¼ç¢ºèª
sva_crc_valid: assert property (
    @(posedge clk) disable iff (!rst_n)
    (frame_valid && crc_ok) |-> (error_status == 8'h00)
);
```

**Uart_Axi4_Bridge_Timeout_Assertions**:
```systemverilog
// AXIã‚¿ã‚¤ãƒ ã‚¢ã‚¦ãƒˆæ¤œå‡º
sva_axi_timeout: assert property (
    @(posedge clk) disable iff (!rst_n)
    (axi_state == AXI_WRITE_WAIT) |->
    ##[1:AXI_TIMEOUT_CYCLES] (axi_done || axi_timeout)
);
```

---

### 4. Logging Strategy

**Driver logs**:
```
[UART_DRIVER]           : High-level transaction info
[UART_DRIVER_DEBUG]     : VIF state, clock verification
[UART_DRIVER_BYTE]      : Byte-level transmission
[UART_DRIVER_BYTE_STATE]: Bit-level state machine
[UART_DRIVER_TIMING]    : Timing calculations
[UART_DRIVER_WAIT]      : Response wait status
```

**Monitor logs**:
```
[UART_MONITOR]          : Frame collection
[UART_MONITOR_TX]       : TX byte sampling
[UART_MONITOR_FIFO]     : FIFO operations
[UART_MONITOR_DBG]      : Debug traces
```

**Scoreboard logs**:
```
[SCOREBOARD]            : Match/mismatch results
[SCOREBOARD_CORRELATION]: Correlation engine details
```

---

### 5. MCP Server Integration

**ãƒ„ãƒ¼ãƒ«çµŒç”±å®Ÿè¡Œ**:
```bash
# ç’°å¢ƒç¢ºèª
python mcp_server/mcp_client.py --workspace $PWD \
    --tool check_dsim_environment

# ãƒ†ã‚¹ãƒˆä¸€è¦§
python mcp_server/mcp_client.py --workspace $PWD \
    --tool list_available_tests

# ã‚³ãƒ³ãƒ‘ã‚¤ãƒ«ã®ã¿
python mcp_server/mcp_client.py --workspace $PWD \
    --tool run_uvm_simulation \
    --test-name uart_axi4_basic_test \
    --mode compile --verbosity UVM_LOW --timeout 120

# å®Ÿè¡Œ (æ³¢å½¢ã‚ã‚Š)
python mcp_server/mcp_client.py --workspace $PWD \
    --tool run_uvm_simulation \
    --test-name uart_axi4_basic_test \
    --mode run --verbosity UVM_MEDIUM \
    --waves --timeout 180
```

**ãƒãƒƒãƒå®Ÿè¡Œ**:
```bash
# Compile + Run ä¸€æ‹¬å®Ÿè¡Œ
python mcp_server/mcp_client.py --workspace $PWD \
    --tool run_uvm_simulation_batch \
    --test-name uart_axi4_basic_test \
    --verbosity UVM_MEDIUM --waves \
    --compile-timeout 120 --run-timeout 180
```

---

## ä»˜éŒ²

### A. ãƒ—ãƒ­ãƒˆã‚³ãƒ«å®šç¾©

**UARTãƒ•ãƒ¬ãƒ¼ãƒ æ§‹é€ **:
```
â”Œâ”€â”€â”€â”€â”¬â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”
â”‚SOF â”‚CMD â”‚ADDR[31]â”‚ADDR[23]â”‚ADDR[15]â”‚ADDR[7] â”‚DATA â”‚CRC â”‚
â”‚0xA5â”‚    â”‚  :24]  â”‚  :16]  â”‚   :8]  â”‚   :0]  â”‚     â”‚    â”‚
â””â”€â”€â”€â”€â”´â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”˜
 1B   1B     1B       1B       1B       1B     0-16B  1B
```

**Commands**:
- `0x00` = WRITE
- `0x01` = READ
- `0x02` = CONFIG (baud rate change)
- `0x03` = METADATA

**Response Frame**:
```
â”Œâ”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”
â”‚SOF â”‚ STATUS â”‚CMD_ECHOâ”‚CRC â”‚
â”‚0x5Aâ”‚        â”‚        â”‚    â”‚
â””â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”˜
 1B     1B       1B      1B
```

---

### B. ã‚¿ã‚¤ãƒŸãƒ³ã‚°ãƒ‘ãƒ©ãƒ¡ãƒ¼ã‚¿

**8Mbaud (ãƒ‡ãƒ•ã‚©ãƒ«ãƒˆ)**:
- Bit time: 125 ns
- Byte time: 1250 ns (10 bits with start/stop)
- Frame time (8 bytes): ~10 Î¼s

**921.6kbaud**:
- Bit time: 1085 ns
- Byte time: 10850 ns
- Frame time (8 bytes): ~87 Î¼s

**115.2kbaud**:
- Bit time: 8680 ns
- Byte time: 86800 ns
- Frame time (8 bytes): ~694 Î¼s

---

### C. ãƒªã‚½ãƒ¼ã‚¹é…ç½®

**Logs**: `sim/exec/logs/`
```
uart_axi4_basic_test_20251117_194259.log    # Compile
uart_axi4_basic_test_20251117_194318.log    # Run
```

**Waveforms**: `archive/waveforms/`
```
uart_axi4_basic_test_20251117_194318.mxd    # Binary waveform
```

**Coverage**: `sim/uvm/metrics.db`
- DSIM coverage database (binary format)

---

## ã¾ã¨ã‚

æœ¬UVMãƒ†ã‚¹ãƒˆãƒ™ãƒ³ãƒã¯ä»¥ä¸‹ã®ç‰¹å¾´ã‚’æŒã¡ã¾ã™:

âœ… **åŒ…æ‹¬çš„æ¤œè¨¼**: UARTã€AXI4-Liteã€ãƒ–ãƒªãƒƒã‚¸ãƒ­ã‚¸ãƒƒã‚¯ã®å…¨ãƒ¬ã‚¤ãƒ¤ãƒ¼  
âœ… **æ®µéšçš„ã‚¢ãƒ—ãƒ­ãƒ¼ãƒ**: Sanity â†’ Functional â†’ Protocol â†’ Integration  
âœ… **å¼·åŠ›ãªãƒ‡ãƒãƒƒã‚°**: Verbosityåˆ¶å¾¡ã€æ³¢å½¢ã€ã‚¢ã‚µãƒ¼ã‚·ãƒ§ãƒ³ã€è©³ç´°ãƒ­ã‚°  
âœ… **è‡ªå‹•åŒ–å¯¾å¿œ**: MCP ServerçµŒç”±ã®ã‚³ãƒãƒ³ãƒ‰ãƒ©ã‚¤ãƒ³å®Ÿè¡Œ  
âœ… **æ‹¡å¼µæ€§**: æ–°ã—ã„ãƒ†ã‚¹ãƒˆã€ã‚·ãƒ¼ã‚±ãƒ³ã‚¹ã€ã‚«ãƒãƒ¬ãƒƒã‚¸ãƒã‚¤ãƒ³ãƒˆã‚’å®¹æ˜“ã«è¿½åŠ å¯èƒ½  

**ç¾åœ¨ã®èª²é¡Œ**:
- ğŸ” `uart_axi4_basic_115200_test`: CONFIGå¿œç­”ãƒ•ãƒ¬ãƒ¼ãƒ ä¸æ­£å•é¡Œã®èª¿æŸ»ä¸­
- ğŸ“Š ã‚«ãƒãƒ¬ãƒƒã‚¸å‘ä¸Š: ç¾åœ¨33.79% â†’ ç›®æ¨™80%

**æ¬¡ã®ã‚¹ãƒ†ãƒƒãƒ—**:
1. RTLã‚¿ã‚¤ãƒŸãƒ³ã‚°å•é¡Œã®ç‰¹å®š (Frame_Builder/Uart_Axi4_Bridge)
2. æ³¢å½¢ãƒˆãƒ¬ãƒ¼ã‚¹è©³ç´°è§£æ
3. ã‚«ãƒãƒ¬ãƒƒã‚¸ã‚®ãƒ£ãƒƒãƒ—ã®ç‰¹å®šã¨è¿½åŠ ãƒ†ã‚¹ãƒˆã‚±ãƒ¼ã‚¹ä½œæˆ

---

**ãƒ‰ã‚­ãƒ¥ãƒ¡ãƒ³ãƒˆç®¡ç†**:
- **æœ€çµ‚æ›´æ–°**: 2025å¹´11æœˆ17æ—¥
- **ãƒãƒ¼ã‚¸ãƒ§ãƒ³**: 1.0
- **ãƒ¬ãƒ“ãƒ¥ã‚¢ãƒ¼**: (è¨˜å…¥æ¬„)
