// Seed: 1260788694
module module_0;
  wand id_1;
  tri0 id_2 = id_1;
  wire id_3;
  wor id_4, id_5, id_6, id_7;
  assign id_6 = (!id_4);
  initial $display(1, id_2, -1, -1);
  assign id_4 = 1;
  wire id_8;
  wire id_9, id_10;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_9;
  assign id_1 = 1;
  always id_2 <= 1;
  module_0 modCall_1 ();
  wire id_10 = id_3;
  wire id_11;
  if (1) assign id_6 = id_4;
endmodule
