{
  'attributes' => {
    'HDLCodeGenStatus' => 0.0,
    'HDL_PATH' => '/home/seba/Documents/Untitled_Folder/scripts/vector_voltmeter/models/dec2/part2_dec4',
    'TEMP' => '/tmp',
    'TMP' => '/tmp',
    'Temp' => '/tmp',
    'Tmp' => '/tmp',
    'base_system_period_hardware' => 7.4074,
    'base_system_period_simulink' => 1.0,
    'block_icon_display' => 'Default',
    'ce_clr' => 0.0,
    'clock_domain' => 'default',
    'clock_loc' => 'd7hack',
    'clock_wrapper' => 'Clock Enables',
    'compilation' => 'NGC Netlist',
    'compilation_lut' => {
      'keys' => [
        'HDL Netlist',
        'NGC Netlist',
      ],
      'values' => [
        'target1',
        'target2',
      ],
    },
    'compilation_target' => 'NGC Netlist',
    'core_generation' => 1.0,
    'core_is_deployed' => 0.0,
    'coregen_core_generation_tmpdir' => '/tmp/sysgentmp-root/cg_wk/cddc44c98bfa0b0b1',
    'coregen_part_family' => 'virtex6',
    'createTestbench' => 0,
    'create_interface_document' => 'off',
    'dbl_ovrd' => -1.0,
    'dcm_info' => {},
    'dcm_input_clock_period' => 100.0,
    'deprecated_control' => 'off',
    'design' => 'testing',
    'design_full_path' => '/home/seba/Documents/Untitled_Folder/scripts/vector_voltmeter/models/dec2/part2_dec4/testing.slx',
    'device' => 'xc6vsx475t-1ff1759',
    'device_speed' => '-1',
    'directory' => '/home/seba/Documents/Untitled_Folder/scripts/vector_voltmeter/models/dec2/part2_dec4/testing/sysgen',
    'disregard_subsystem_handles' => [
      77335.00793457031,
      78025.00280761719,
      86074.00317382812,
      86328.00317382812,
    ],
    'dsp_cache_root_path' => '/tmp/sysgentmp-root',
    'entityNamingInstrs' => {
      'nameMap' => undef,
      'namesAlreadyUsed' => undef,
    },
    'fileAttributes' => {
      'addsb_11_0_057e085f9fa7824e.ngc' => { 'producer' => 'coregen', },
      'addsb_11_0_057e085f9fa7824e.vhd' => { 'producer' => 'coregen', },
      'addsb_11_0_124ad8bd21557d78.ngc' => { 'producer' => 'coregen', },
      'addsb_11_0_124ad8bd21557d78.vhd' => { 'producer' => 'coregen', },
      'addsb_11_0_1ab2fc8c7fe57f94.ngc' => { 'producer' => 'coregen', },
      'addsb_11_0_1ab2fc8c7fe57f94.vhd' => { 'producer' => 'coregen', },
      'addsb_11_0_26f49e58a7187211.ngc' => { 'producer' => 'coregen', },
      'addsb_11_0_26f49e58a7187211.vhd' => { 'producer' => 'coregen', },
      'addsb_11_0_6a49eeb869ee9525.ngc' => { 'producer' => 'coregen', },
      'addsb_11_0_6a49eeb869ee9525.vhd' => { 'producer' => 'coregen', },
      'addsb_11_0_a92f1809cda25252.ngc' => { 'producer' => 'coregen', },
      'addsb_11_0_a92f1809cda25252.vhd' => { 'producer' => 'coregen', },
      'addsb_11_0_d537e646351c8e73.ngc' => { 'producer' => 'coregen', },
      'addsb_11_0_d537e646351c8e73.vhd' => { 'producer' => 'coregen', },
      'addsb_11_0_f52883bb4806fc24.ngc' => { 'producer' => 'coregen', },
      'addsb_11_0_f52883bb4806fc24.vhd' => { 'producer' => 'coregen', },
      'bmg_72_44b6341b35b35a10.mif' => { 'producer' => 'coregen', },
      'bmg_72_44b6341b35b35a10.ngc' => { 'producer' => 'coregen', },
      'bmg_72_44b6341b35b35a10.vhd' => { 'producer' => 'coregen', },
      'bmg_72_5e4d6e8669bb51b8.mif' => { 'producer' => 'coregen', },
      'bmg_72_5e4d6e8669bb51b8.ngc' => { 'producer' => 'coregen', },
      'bmg_72_5e4d6e8669bb51b8.vhd' => { 'producer' => 'coregen', },
      'bmg_72_80ec4706477d97c1.mif' => { 'producer' => 'coregen', },
      'bmg_72_80ec4706477d97c1.ngc' => { 'producer' => 'coregen', },
      'bmg_72_80ec4706477d97c1.vhd' => { 'producer' => 'coregen', },
      'bmg_72_90b3d9cc777bd9da.mif' => { 'producer' => 'coregen', },
      'bmg_72_90b3d9cc777bd9da.ngc' => { 'producer' => 'coregen', },
      'bmg_72_90b3d9cc777bd9da.vhd' => { 'producer' => 'coregen', },
      'bmg_72_c4044a0cc7932d1b.mif' => { 'producer' => 'coregen', },
      'bmg_72_c4044a0cc7932d1b.ngc' => { 'producer' => 'coregen', },
      'bmg_72_c4044a0cc7932d1b.vhd' => { 'producer' => 'coregen', },
      'bmg_72_d1c80e28fd489b6f.mif' => { 'producer' => 'coregen', },
      'bmg_72_d1c80e28fd489b6f.ngc' => { 'producer' => 'coregen', },
      'bmg_72_d1c80e28fd489b6f.vhd' => { 'producer' => 'coregen', },
      'cntr_11_0_541f86689cddfa59.ngc' => { 'producer' => 'coregen', },
      'cntr_11_0_541f86689cddfa59.vhd' => { 'producer' => 'coregen', },
      'cntr_11_0_878d64cddecff8f4.ngc' => { 'producer' => 'coregen', },
      'cntr_11_0_878d64cddecff8f4.vhd' => { 'producer' => 'coregen', },
      'cntr_11_0_e45fdd6bbd8931af.ngc' => { 'producer' => 'coregen', },
      'cntr_11_0_e45fdd6bbd8931af.vhd' => { 'producer' => 'coregen', },
      'fr_cmplr_v5_0_ca7ec58752e7cbe6.mif' => { 'producer' => 'coregen', },
      'fr_cmplr_v5_0_ca7ec58752e7cbe6.ngc' => { 'producer' => 'coregen', },
      'fr_cmplr_v5_0_ca7ec58752e7cbe6.vhd' => { 'producer' => 'coregen', },
      'fr_cmplr_v5_0_ca7ec58752e7cbe6COEFF_auto0_0.mif' => { 'producer' => 'coregen', },
      'fr_cmplr_v5_0_ca7ec58752e7cbe6COEFF_auto0_1.mif' => { 'producer' => 'coregen', },
      'fr_cmplr_v5_0_ca7ec58752e7cbe6COEFF_auto0_10.mif' => { 'producer' => 'coregen', },
      'fr_cmplr_v5_0_ca7ec58752e7cbe6COEFF_auto0_11.mif' => { 'producer' => 'coregen', },
      'fr_cmplr_v5_0_ca7ec58752e7cbe6COEFF_auto0_12.mif' => { 'producer' => 'coregen', },
      'fr_cmplr_v5_0_ca7ec58752e7cbe6COEFF_auto0_13.mif' => { 'producer' => 'coregen', },
      'fr_cmplr_v5_0_ca7ec58752e7cbe6COEFF_auto0_14.mif' => { 'producer' => 'coregen', },
      'fr_cmplr_v5_0_ca7ec58752e7cbe6COEFF_auto0_15.mif' => { 'producer' => 'coregen', },
      'fr_cmplr_v5_0_ca7ec58752e7cbe6COEFF_auto0_2.mif' => { 'producer' => 'coregen', },
      'fr_cmplr_v5_0_ca7ec58752e7cbe6COEFF_auto0_3.mif' => { 'producer' => 'coregen', },
      'fr_cmplr_v5_0_ca7ec58752e7cbe6COEFF_auto0_4.mif' => { 'producer' => 'coregen', },
      'fr_cmplr_v5_0_ca7ec58752e7cbe6COEFF_auto0_5.mif' => { 'producer' => 'coregen', },
      'fr_cmplr_v5_0_ca7ec58752e7cbe6COEFF_auto0_6.mif' => { 'producer' => 'coregen', },
      'fr_cmplr_v5_0_ca7ec58752e7cbe6COEFF_auto0_7.mif' => { 'producer' => 'coregen', },
      'fr_cmplr_v5_0_ca7ec58752e7cbe6COEFF_auto0_8.mif' => { 'producer' => 'coregen', },
      'fr_cmplr_v5_0_ca7ec58752e7cbe6COEFF_auto0_9.mif' => { 'producer' => 'coregen', },
      'fr_cmplr_v5_0_ca7ec58752e7cbe6filt_decode_rom.mif' => { 'producer' => 'coregen', },
      'mult_11_2_cc8b54dec0c4d746.ngc' => { 'producer' => 'coregen', },
      'mult_11_2_cc8b54dec0c4d746.vhd' => { 'producer' => 'coregen', },
      'nonleaf_results.vhd' => { 'producer' => 'nonleafNetlister', },
      'producer' => 'coregen',
    },
    'files' => [
      'xlpersistentdff.ngc',
      '/home/seba/Documents/Untitled_Folder/scripts/vector_voltmeter/models/dec2/part2_dec4/testing/sysgen/sysgen/perl_results.vhd',
      'fr_cmplr_v5_0_ca7ec58752e7cbe6.ngc',
      'bmg_72_80ec4706477d97c1.ngc',
      'addsb_11_0_057e085f9fa7824e.ngc',
      'cntr_11_0_878d64cddecff8f4.ngc',
      'addsb_11_0_6a49eeb869ee9525.vhd',
      'fr_cmplr_v5_0_ca7ec58752e7cbe6COEFF_auto0_14.mif',
      'fr_cmplr_v5_0_ca7ec58752e7cbe6COEFF_auto0_5.mif',
      'addsb_11_0_26f49e58a7187211.ngc',
      'bmg_72_44b6341b35b35a10.ngc',
      'addsb_11_0_f52883bb4806fc24.ngc',
      'bmg_72_c4044a0cc7932d1b.vhd',
      'fr_cmplr_v5_0_ca7ec58752e7cbe6COEFF_auto0_6.mif',
      'fr_cmplr_v5_0_ca7ec58752e7cbe6COEFF_auto0_3.mif',
      'addsb_11_0_f52883bb4806fc24.vhd',
      'fr_cmplr_v5_0_ca7ec58752e7cbe6COEFF_auto0_7.mif',
      'bmg_72_80ec4706477d97c1.mif',
      'fr_cmplr_v5_0_ca7ec58752e7cbe6COEFF_auto0_8.mif',
      'fr_cmplr_v5_0_ca7ec58752e7cbe6.mif',
      'fr_cmplr_v5_0_ca7ec58752e7cbe6COEFF_auto0_15.mif',
      'bmg_72_c4044a0cc7932d1b.ngc',
      'addsb_11_0_124ad8bd21557d78.vhd',
      'bmg_72_d1c80e28fd489b6f.mif',
      'fr_cmplr_v5_0_ca7ec58752e7cbe6filt_decode_rom.mif',
      'mult_11_2_cc8b54dec0c4d746.vhd',
      'addsb_11_0_d537e646351c8e73.ngc',
      'bmg_72_c4044a0cc7932d1b.mif',
      'cntr_11_0_541f86689cddfa59.vhd',
      'fr_cmplr_v5_0_ca7ec58752e7cbe6COEFF_auto0_11.mif',
      'cntr_11_0_e45fdd6bbd8931af.ngc',
      'addsb_11_0_1ab2fc8c7fe57f94.vhd',
      'addsb_11_0_a92f1809cda25252.vhd',
      'fr_cmplr_v5_0_ca7ec58752e7cbe6COEFF_auto0_0.mif',
      'addsb_11_0_6a49eeb869ee9525.ngc',
      'addsb_11_0_a92f1809cda25252.ngc',
      'cntr_11_0_541f86689cddfa59.ngc',
      'bmg_72_44b6341b35b35a10.mif',
      'bmg_72_90b3d9cc777bd9da.vhd',
      'cntr_11_0_e45fdd6bbd8931af.vhd',
      'addsb_11_0_057e085f9fa7824e.vhd',
      'addsb_11_0_d537e646351c8e73.vhd',
      'mult_11_2_cc8b54dec0c4d746.ngc',
      'bmg_72_5e4d6e8669bb51b8.mif',
      'fr_cmplr_v5_0_ca7ec58752e7cbe6COEFF_auto0_12.mif',
      'addsb_11_0_124ad8bd21557d78.ngc',
      'cntr_11_0_878d64cddecff8f4.vhd',
      'fr_cmplr_v5_0_ca7ec58752e7cbe6COEFF_auto0_9.mif',
      'addsb_11_0_26f49e58a7187211.vhd',
      'bmg_72_5e4d6e8669bb51b8.vhd',
      'bmg_72_d1c80e28fd489b6f.ngc',
      'bmg_72_90b3d9cc777bd9da.mif',
      'fr_cmplr_v5_0_ca7ec58752e7cbe6COEFF_auto0_2.mif',
      'bmg_72_90b3d9cc777bd9da.ngc',
      'fr_cmplr_v5_0_ca7ec58752e7cbe6COEFF_auto0_1.mif',
      'fr_cmplr_v5_0_ca7ec58752e7cbe6COEFF_auto0_4.mif',
      'bmg_72_44b6341b35b35a10.vhd',
      'fr_cmplr_v5_0_ca7ec58752e7cbe6COEFF_auto0_13.mif',
      'bmg_72_80ec4706477d97c1.vhd',
      'addsb_11_0_1ab2fc8c7fe57f94.ngc',
      'fr_cmplr_v5_0_ca7ec58752e7cbe6COEFF_auto0_10.mif',
      'bmg_72_d1c80e28fd489b6f.vhd',
      'fr_cmplr_v5_0_ca7ec58752e7cbe6.vhd',
      'bmg_72_5e4d6e8669bb51b8.ngc',
      'nonleaf_results.vhd',
      'synopsis',
    ],
    'fxdptinstalled' => 1.0,
    'generateUsing71FrontEnd' => 1,
    'generating_island_subsystem_handle' => 73491.15795898438,
    'generating_subsystem_handle' => 73491.15795898438,
    'generation_directory' => './testing/sysgen',
    'hdlDir' => '/opt/Xilinx/14.7/ISE_DS/ISE/sysgen/hdl',
    'hdlKind' => 'vhdl',
    'hdl_path' => '/home/seba/Documents/Untitled_Folder/scripts/vector_voltmeter/models/dec2/part2_dec4',
    'impl_file' => 'ISE Defaults*',
    'incr_netlist' => 'off',
    'isdeployed' => 0,
    'ise_version' => '14.7i',
    'master_sysgen_token_handle' => 73498.3330078125,
    'matlab' => '/usr/local/MATLAB/R2013b',
    'matlab_fixedpoint' => 1.0,
    'mdlHandle' => 73491.15795898438,
    'mdlPath' => '/home/seba/Documents/Untitled_Folder/scripts/vector_voltmeter/models/dec2/part2_dec4/testing.mdl',
    'modelDiagnostics' => [
      {
        'count' => 4268.0,
        'isMask' => 0.0,
        'type' => 'testing Total blocks',
      },
      {
        'count' => 1.0,
        'isMask' => 0.0,
        'type' => 'Bias',
      },
      {
        'count' => 10.0,
        'isMask' => 0.0,
        'type' => 'Constant',
      },
      {
        'count' => 16.0,
        'isMask' => 0.0,
        'type' => 'Delay',
      },
      {
        'count' => 2.0,
        'isMask' => 0.0,
        'type' => 'DiscretePulseGenerator',
      },
      {
        'count' => 15.0,
        'isMask' => 0.0,
        'type' => 'From',
      },
      {
        'count' => 2.0,
        'isMask' => 0.0,
        'type' => 'Gain',
      },
      {
        'count' => 9.0,
        'isMask' => 0.0,
        'type' => 'Goto',
      },
      {
        'count' => 1055.0,
        'isMask' => 0.0,
        'type' => 'Inport',
      },
      {
        'count' => 1005.0,
        'isMask' => 0.0,
        'type' => 'Outport',
      },
      {
        'count' => 1.0,
        'isMask' => 0.0,
        'type' => 'RandomNumber',
      },
      {
        'count' => 1803.0,
        'isMask' => 0.0,
        'type' => 'S-Function',
      },
      {
        'count' => 301.0,
        'isMask' => 0.0,
        'type' => 'SubSystem',
      },
      {
        'count' => 48.0,
        'isMask' => 0.0,
        'type' => 'Terminator',
      },
      {
        'count' => 1.0,
        'isMask' => 1.0,
        'type' => 'Band-Limited White Noise.',
      },
      {
        'count' => 16.0,
        'isMask' => 1.0,
        'type' => 'Downsample',
      },
      {
        'count' => 264.0,
        'isMask' => 1.0,
        'type' => 'Xilinx Adder/Subtracter Block',
      },
      {
        'count' => 27.0,
        'isMask' => 1.0,
        'type' => 'Xilinx Arithmetic Relational Operator Block',
      },
      {
        'count' => 2.0,
        'isMask' => 1.0,
        'type' => 'Xilinx Assert Block',
      },
      {
        'count' => 3.0,
        'isMask' => 1.0,
        'type' => 'Xilinx Binary Shift Operator Block',
      },
      {
        'count' => 121.0,
        'isMask' => 1.0,
        'type' => 'Xilinx Bit Slice Extractor Block',
      },
      {
        'count' => 42.0,
        'isMask' => 1.0,
        'type' => 'Xilinx Bus Concatenator Block',
      },
      {
        'count' => 82.0,
        'isMask' => 1.0,
        'type' => 'Xilinx Bus Multiplexer Block',
      },
      {
        'count' => 233.0,
        'isMask' => 1.0,
        'type' => 'Xilinx Constant Block Block',
      },
      {
        'count' => 31.0,
        'isMask' => 1.0,
        'type' => 'Xilinx Counter Block',
      },
      {
        'count' => 99.0,
        'isMask' => 1.0,
        'type' => 'Xilinx Delay Block',
      },
      {
        'count' => 4.0,
        'isMask' => 1.0,
        'type' => 'Xilinx Disregard Subsystem For Generation Block',
      },
      {
        'count' => 16.0,
        'isMask' => 1.0,
        'type' => 'Xilinx Dual Port Random Access Memory Block',
      },
      {
        'count' => 2.0,
        'isMask' => 1.0,
        'type' => 'Xilinx FDATool Interface Block',
      },
      {
        'count' => 1.0,
        'isMask' => 1.0,
        'type' => 'Xilinx FIR Compiler 5.0 Block',
      },
      {
        'count' => 42.0,
        'isMask' => 1.0,
        'type' => 'Xilinx Gateway In Block',
      },
      {
        'count' => 18.0,
        'isMask' => 1.0,
        'type' => 'Xilinx Gateway Out Block',
      },
      {
        'count' => 1.0,
        'isMask' => 1.0,
        'type' => 'Xilinx Input Scaler Block',
      },
      {
        'count' => 29.0,
        'isMask' => 1.0,
        'type' => 'Xilinx Inverter Block',
      },
      {
        'count' => 28.0,
        'isMask' => 1.0,
        'type' => 'Xilinx Logical Block Block',
      },
      {
        'count' => 228.0,
        'isMask' => 1.0,
        'type' => 'Xilinx Multiplier Block',
      },
      {
        'count' => 303.0,
        'isMask' => 1.0,
        'type' => 'Xilinx Register Block',
      },
      {
        'count' => 7.0,
        'isMask' => 1.0,
        'type' => 'Xilinx Single Port Random Access Memory Block',
      },
      {
        'count' => 4.0,
        'isMask' => 1.0,
        'type' => 'Xilinx Single Port Read-Only Memory Block',
      },
      {
        'count' => 1.0,
        'isMask' => 1.0,
        'type' => 'Xilinx System Generator Block',
      },
      {
        'count' => 45.0,
        'isMask' => 1.0,
        'type' => 'Xilinx Type Converter Block',
      },
      {
        'count' => 154.0,
        'isMask' => 1.0,
        'type' => 'Xilinx Type Reinterpreter Block',
      },
      {
        'count' => 1.0,
        'isMask' => 1.0,
        'type' => 'Xilinx WaveScope Block',
      },
      {
        'count' => 1.0,
        'isMask' => 1.0,
        'type' => 'adc5g',
      },
      {
        'count' => 17.0,
        'isMask' => 1.0,
        'type' => 'adder_tree',
      },
      {
        'count' => 1.0,
        'isMask' => 1.0,
        'type' => 'barrel_switcher',
      },
      {
        'count' => 13.0,
        'isMask' => 1.0,
        'type' => 'bus_create',
      },
      {
        'count' => 12.0,
        'isMask' => 1.0,
        'type' => 'bus_expand',
      },
      {
        'count' => 1.0,
        'isMask' => 1.0,
        'type' => 'c_to_ri',
      },
      {
        'count' => 1.0,
        'isMask' => 1.0,
        'type' => 'dec_fir',
      },
      {
        'count' => 3.0,
        'isMask' => 1.0,
        'type' => 'delay_bram',
      },
      {
        'count' => 16.0,
        'isMask' => 1.0,
        'type' => 'delay_bram_prog_dp',
      },
      {
        'count' => 1.0,
        'isMask' => 1.0,
        'type' => 'delay_wideband_prog',
      },
      {
        'count' => 4.0,
        'isMask' => 1.0,
        'type' => 'edge_detect',
      },
      {
        'count' => 7.0,
        'isMask' => 1.0,
        'type' => 'fir_col',
      },
      {
        'count' => 112.0,
        'isMask' => 1.0,
        'type' => 'fir_tap',
      },
      {
        'count' => 1.0,
        'isMask' => 1.0,
        'type' => 'first_tap_real',
      },
      {
        'count' => 3.0,
        'isMask' => 1.0,
        'type' => 'freeze_cntr',
      },
      {
        'count' => 1.0,
        'isMask' => 1.0,
        'type' => 'last_tap_real',
      },
      {
        'count' => 16.0,
        'isMask' => 1.0,
        'type' => 'munge',
      },
      {
        'count' => 1.0,
        'isMask' => 1.0,
        'type' => 'pfb_coeff_gen',
      },
      {
        'count' => 1.0,
        'isMask' => 1.0,
        'type' => 'pfb_fir_real',
      },
      {
        'count' => 2.0,
        'isMask' => 1.0,
        'type' => 'pfb_tap_real',
      },
      {
        'count' => 23.0,
        'isMask' => 1.0,
        'type' => 'pipeline',
      },
      {
        'count' => 1.0,
        'isMask' => 1.0,
        'type' => 'ri_to_c',
      },
      {
        'count' => 1.0,
        'isMask' => 1.0,
        'type' => 'snapshot',
      },
      {
        'count' => 11.0,
        'isMask' => 1.0,
        'type' => 'swreg',
      },
      {
        'count' => 3.0,
        'isMask' => 1.0,
        'type' => 'sync_delay',
      },
      {
        'count' => 1.0,
        'isMask' => 1.0,
        'type' => 'sync_gen',
      },
      {
        'count' => 1.0,
        'isMask' => 1.0,
        'type' => 'xsg core config',
      },
    ],
    'model_globals_initialized' => 1.0,
    'model_path' => '/home/seba/Documents/Untitled_Folder/scripts/vector_voltmeter/models/dec2/part2_dec4/testing.mdl',
    'myxilinx' => '/opt/Xilinx/14.7/ISE_DS/ISE',
    'netlistingWrapupScript' => 'java:com.xilinx.sysgen.netlister.DefaultWrapupNetlister',
    'ngc_config' => {
      'include_cf' => 0.0,
      'include_clockwrapper' => 1.0,
    },
    'ngc_files' => [ 'xlpersistentdff.ngc', ],
    'num_sim_cycles' => '10',
    'package' => 'ff1759',
    'part' => 'xc6vsx475t',
    'partFamily' => 'virtex6',
    'port_data_types_enabled' => 1.0,
    'preserve_hierarchy' => 0.0,
    'proj_type' => 'Project Navigator',
    'run_coregen' => '0',
    'sample_time_colors_enabled' => 0.0,
    'sampletimecolors' => 0.0,
    'sg_version' => '',
    'simulation_island_subsystem_handle' => 73491.15795898438,
    'simulinkName' => 'parking_lot',
    'simulink_accelerator_running' => 0.0,
    'simulink_debugger_running' => 0.0,
    'simulink_period' => 1.0,
    'speed' => '-1',
    'synth_file' => 'XST Defaults*',
    'synthesisTool' => 'XST',
    'synthesis_language' => 'vhdl',
    'synthesis_tool' => 'XST',
    'sysclk_period' => 7.4074,
    'sysgen' => '/opt/Xilinx/14.7/ISE_DS/ISE/sysgen',
    'sysgenRoot' => '/opt/Xilinx/14.7/ISE_DS/ISE/sysgen',
    'sysgenTokenSettings' => {
      'base_system_period_hardware' => 7.4074,
      'base_system_period_simulink' => 1.0,
      'block_icon_display' => 'Default',
      'ce_clr' => 0.0,
      'clock_loc' => 'd7hack',
      'clock_wrapper' => 'Clock Enables',
      'compilation' => 'NGC Netlist',
      'compilation_lut' => {
        'keys' => [
          'HDL Netlist',
          'NGC Netlist',
        ],
        'values' => [
          'target1',
          'target2',
        ],
      },
      'core_generation' => 1.0,
      'coregen_part_family' => 'virtex6',
      'create_interface_document' => 'off',
      'dbl_ovrd' => -1.0,
      'dcm_input_clock_period' => 100.0,
      'deprecated_control' => 'off',
      'directory' => './testing/sysgen',
      'impl_file' => 'ISE Defaults*',
      'incr_netlist' => 'off',
      'master_sysgen_token_handle' => 73498.3330078125,
      'ngc_config' => {
        'include_cf' => 0.0,
        'include_clockwrapper' => 1.0,
      },
      'package' => 'ff1759',
      'part' => 'xc6vsx475t',
      'preserve_hierarchy' => 0.0,
      'proj_type' => 'Project Navigator',
      'simulation_island_subsystem_handle' => 73491.15795898438,
      'simulink_period' => 1.0,
      'speed' => '-1',
      'synth_file' => 'XST Defaults*',
      'synthesis_language' => 'vhdl',
      'synthesis_tool' => 'XST',
      'sysclk_period' => 7.4074,
      'testbench' => 0,
      'trim_vbits' => 1.0,
      'xilinx_device' => 'xc6vsx475t-1ff1759',
      'xilinxfamily' => 'virtex6',
    },
    'sysgen_Root' => '/opt/Xilinx/14.7/ISE_DS/ISE/sysgen',
    'systemClockPeriod' => 7.4074,
    'tempdir' => '/tmp',
    'testbench' => 0,
    'tmpDir' => '/home/seba/Documents/Untitled_Folder/scripts/vector_voltmeter/models/dec2/part2_dec4/testing/sysgen/sysgen',
    'trim_vbits' => 1.0,
    'use_strict_names' => 1,
    'user_tips_enabled' => 0.0,
    'usertemp' => '/tmp/sysgentmp-root',
    'using71Netlister' => 1,
    'verilog_files' => [
      'conv_pkg.v',
      'synth_reg.v',
      'synth_reg_w_init.v',
      'convert_type.v',
    ],
    'version' => '',
    'vhdl_files' => [
      'conv_pkg.vhd',
      'synth_reg.vhd',
      'synth_reg_w_init.vhd',
    ],
    'vsimtime' => '357.074000 ns',
    'xilinx' => '/opt/Xilinx/14.7/ISE_DS/ISE',
    'xilinx_device' => 'xc6vsx475t-1ff1759',
    'xilinx_family' => 'virtex6',
    'xilinx_package' => 'ff1759',
    'xilinx_part' => 'xc6vsx475t',
    'xilinxdevice' => 'xc6vsx475t-1ff1759',
    'xilinxfamily' => 'virtex6',
    'xilinxpart' => 'xc6vsx475t',
  },
  'entityName' => '',
  'nets' => {
    'ce_1_sg_x231' => {
      'hdlType' => 'std_logic',
      'width' => 1,
    },
    'clk_1_sg_x231' => {
      'hdlType' => 'std_logic',
      'width' => 1,
    },
    'testing_4narrow_addr_net' => {
      'hdlType' => 'std_logic_vector(9 downto 0)',
      'width' => 10,
    },
    'testing_4narrow_data_in_net' => {
      'hdlType' => 'std_logic_vector(31 downto 0)',
      'width' => 32,
    },
    'testing_4narrow_data_out_net' => {
      'hdlType' => 'std_logic_vector(31 downto 0)',
      'width' => 32,
    },
    'testing_4narrow_we_net' => {
      'hdlType' => 'std_logic',
      'width' => 1,
    },
    'testing_adc0_delay_user_data_out_net' => {
      'hdlType' => 'std_logic_vector(31 downto 0)',
      'width' => 32,
    },
    'testing_adcsnap0_bram_addr_net' => {
      'hdlType' => 'std_logic_vector(9 downto 0)',
      'width' => 10,
    },
    'testing_adcsnap0_bram_data_in_net' => {
      'hdlType' => 'std_logic_vector(127 downto 0)',
      'width' => 128,
    },
    'testing_adcsnap0_bram_data_out_net' => {
      'hdlType' => 'std_logic_vector(127 downto 0)',
      'width' => 128,
    },
    'testing_adcsnap0_bram_we_net' => {
      'hdlType' => 'std_logic',
      'width' => 1,
    },
    'testing_adcsnap0_ctrl_user_data_out_net' => {
      'hdlType' => 'std_logic_vector(31 downto 0)',
      'width' => 32,
    },
    'testing_adcsnap0_status_user_data_in_net' => {
      'hdlType' => 'std_logic_vector(31 downto 0)',
      'width' => 32,
    },
    'testing_adcsnap0_trig_offset_user_data_out_net' => {
      'hdlType' => 'std_logic_vector(31 downto 0)',
      'width' => 32,
    },
    'testing_asiaa_adc5g0_sync_net' => {
      'hdlType' => 'std_logic',
      'width' => 1,
    },
    'testing_asiaa_adc5g0_user_data_i0_net' => {
      'hdlType' => 'std_logic_vector(7 downto 0)',
      'width' => 8,
    },
    'testing_asiaa_adc5g0_user_data_i1_net' => {
      'hdlType' => 'std_logic_vector(7 downto 0)',
      'width' => 8,
    },
    'testing_asiaa_adc5g0_user_data_i2_net' => {
      'hdlType' => 'std_logic_vector(7 downto 0)',
      'width' => 8,
    },
    'testing_asiaa_adc5g0_user_data_i3_net' => {
      'hdlType' => 'std_logic_vector(7 downto 0)',
      'width' => 8,
    },
    'testing_asiaa_adc5g0_user_data_i4_net' => {
      'hdlType' => 'std_logic_vector(7 downto 0)',
      'width' => 8,
    },
    'testing_asiaa_adc5g0_user_data_i5_net' => {
      'hdlType' => 'std_logic_vector(7 downto 0)',
      'width' => 8,
    },
    'testing_asiaa_adc5g0_user_data_i6_net' => {
      'hdlType' => 'std_logic_vector(7 downto 0)',
      'width' => 8,
    },
    'testing_asiaa_adc5g0_user_data_i7_net' => {
      'hdlType' => 'std_logic_vector(7 downto 0)',
      'width' => 8,
    },
    'testing_asiaa_adc5g0_user_data_q0_net' => {
      'hdlType' => 'std_logic_vector(7 downto 0)',
      'width' => 8,
    },
    'testing_asiaa_adc5g0_user_data_q1_net' => {
      'hdlType' => 'std_logic_vector(7 downto 0)',
      'width' => 8,
    },
    'testing_asiaa_adc5g0_user_data_q2_net' => {
      'hdlType' => 'std_logic_vector(7 downto 0)',
      'width' => 8,
    },
    'testing_asiaa_adc5g0_user_data_q3_net' => {
      'hdlType' => 'std_logic_vector(7 downto 0)',
      'width' => 8,
    },
    'testing_asiaa_adc5g0_user_data_q4_net' => {
      'hdlType' => 'std_logic_vector(7 downto 0)',
      'width' => 8,
    },
    'testing_asiaa_adc5g0_user_data_q5_net' => {
      'hdlType' => 'std_logic_vector(7 downto 0)',
      'width' => 8,
    },
    'testing_asiaa_adc5g0_user_data_q6_net' => {
      'hdlType' => 'std_logic_vector(7 downto 0)',
      'width' => 8,
    },
    'testing_asiaa_adc5g0_user_data_q7_net' => {
      'hdlType' => 'std_logic_vector(7 downto 0)',
      'width' => 8,
    },
    'testing_cnt_rst_user_data_out_net' => {
      'hdlType' => 'std_logic_vector(31 downto 0)',
      'width' => 32,
    },
    'testing_get_data_user_data_out_net' => {
      'hdlType' => 'std_logic_vector(31 downto 0)',
      'width' => 32,
    },
    'testing_pfb_out1_addr_net' => {
      'hdlType' => 'std_logic_vector(9 downto 0)',
      'width' => 10,
    },
    'testing_pfb_out1_data_in_net' => {
      'hdlType' => 'std_logic_vector(63 downto 0)',
      'width' => 64,
    },
    'testing_pfb_out1_data_out_net' => {
      'hdlType' => 'std_logic_vector(63 downto 0)',
      'width' => 64,
    },
    'testing_pfb_out1_we_net' => {
      'hdlType' => 'std_logic',
      'width' => 1,
    },
    'testing_pfb_out_addr_net' => {
      'hdlType' => 'std_logic_vector(9 downto 0)',
      'width' => 10,
    },
    'testing_pfb_out_data_in_net' => {
      'hdlType' => 'std_logic_vector(63 downto 0)',
      'width' => 64,
    },
    'testing_pfb_out_data_out_net' => {
      'hdlType' => 'std_logic_vector(63 downto 0)',
      'width' => 64,
    },
    'testing_pfb_out_we_net' => {
      'hdlType' => 'std_logic',
      'width' => 1,
    },
    'testing_snap_trig_user_data_out_net' => {
      'hdlType' => 'std_logic_vector(31 downto 0)',
      'width' => 32,
    },
    'testing_software_register_user_data_in_net' => {
      'hdlType' => 'std_logic_vector(31 downto 0)',
      'width' => 32,
    },
    'testing_sync_gen_sync_period_sel_user_data_out_net' => {
      'hdlType' => 'std_logic_vector(31 downto 0)',
      'width' => 32,
    },
    'testing_sync_gen_sync_period_var_user_data_out_net' => {
      'hdlType' => 'std_logic_vector(31 downto 0)',
      'width' => 32,
    },
    'testing_sync_gen_sync_user_data_out_net' => {
      'hdlType' => 'std_logic_vector(31 downto 0)',
      'width' => 32,
    },
  },
  'subblocks' => {
    'default_clock_driver_testing' => {
      'connections' => {
        'ce_1' => 'ce_1_sg_x231',
        'clk_1' => 'clk_1_sg_x231',
      },
      'entity' => {
        'attributes' => {
          'domain' => 'default',
          'isClkDriver' => 1,
        },
        'entityName' => 'default_clock_driver_testing',
        'ports' => {
          'ce_1' => {
            'attributes' => {
              'domain' => 'default',
              'group' => 1,
              'isCe' => 1,
              'period' => 1.0,
              'type' => 'logic',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'clk_1' => {
            'attributes' => {
              'domain' => 'default',
              'group' => 1,
              'isClk' => 1,
              'period' => 1.0,
              'type' => 'logic',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
        },
      },
      'entityName' => 'default_clock_driver_testing',
    },
    'testing' => {
      'connections' => {
        'ce_1' => 'ce_1_sg_x231',
        'clk_1' => 'clk_1_sg_x231',
        'testing_4narrow_addr' => 'testing_4narrow_addr_net',
        'testing_4narrow_data_in' => 'testing_4narrow_data_in_net',
        'testing_4narrow_data_out' => 'testing_4narrow_data_out_net',
        'testing_4narrow_we' => 'testing_4narrow_we_net',
        'testing_adc0_delay_user_data_out' => 'testing_adc0_delay_user_data_out_net',
        'testing_adcsnap0_bram_addr' => 'testing_adcsnap0_bram_addr_net',
        'testing_adcsnap0_bram_data_in' => 'testing_adcsnap0_bram_data_in_net',
        'testing_adcsnap0_bram_data_out' => 'testing_adcsnap0_bram_data_out_net',
        'testing_adcsnap0_bram_we' => 'testing_adcsnap0_bram_we_net',
        'testing_adcsnap0_ctrl_user_data_out' => 'testing_adcsnap0_ctrl_user_data_out_net',
        'testing_adcsnap0_status_user_data_in' => 'testing_adcsnap0_status_user_data_in_net',
        'testing_adcsnap0_trig_offset_user_data_out' => 'testing_adcsnap0_trig_offset_user_data_out_net',
        'testing_asiaa_adc5g0_sync' => 'testing_asiaa_adc5g0_sync_net',
        'testing_asiaa_adc5g0_user_data_i0' => 'testing_asiaa_adc5g0_user_data_i0_net',
        'testing_asiaa_adc5g0_user_data_i1' => 'testing_asiaa_adc5g0_user_data_i1_net',
        'testing_asiaa_adc5g0_user_data_i2' => 'testing_asiaa_adc5g0_user_data_i2_net',
        'testing_asiaa_adc5g0_user_data_i3' => 'testing_asiaa_adc5g0_user_data_i3_net',
        'testing_asiaa_adc5g0_user_data_i4' => 'testing_asiaa_adc5g0_user_data_i4_net',
        'testing_asiaa_adc5g0_user_data_i5' => 'testing_asiaa_adc5g0_user_data_i5_net',
        'testing_asiaa_adc5g0_user_data_i6' => 'testing_asiaa_adc5g0_user_data_i6_net',
        'testing_asiaa_adc5g0_user_data_i7' => 'testing_asiaa_adc5g0_user_data_i7_net',
        'testing_asiaa_adc5g0_user_data_q0' => 'testing_asiaa_adc5g0_user_data_q0_net',
        'testing_asiaa_adc5g0_user_data_q1' => 'testing_asiaa_adc5g0_user_data_q1_net',
        'testing_asiaa_adc5g0_user_data_q2' => 'testing_asiaa_adc5g0_user_data_q2_net',
        'testing_asiaa_adc5g0_user_data_q3' => 'testing_asiaa_adc5g0_user_data_q3_net',
        'testing_asiaa_adc5g0_user_data_q4' => 'testing_asiaa_adc5g0_user_data_q4_net',
        'testing_asiaa_adc5g0_user_data_q5' => 'testing_asiaa_adc5g0_user_data_q5_net',
        'testing_asiaa_adc5g0_user_data_q6' => 'testing_asiaa_adc5g0_user_data_q6_net',
        'testing_asiaa_adc5g0_user_data_q7' => 'testing_asiaa_adc5g0_user_data_q7_net',
        'testing_cnt_rst_user_data_out' => 'testing_cnt_rst_user_data_out_net',
        'testing_get_data_user_data_out' => 'testing_get_data_user_data_out_net',
        'testing_pfb_out1_addr' => 'testing_pfb_out1_addr_net',
        'testing_pfb_out1_data_in' => 'testing_pfb_out1_data_in_net',
        'testing_pfb_out1_data_out' => 'testing_pfb_out1_data_out_net',
        'testing_pfb_out1_we' => 'testing_pfb_out1_we_net',
        'testing_pfb_out_addr' => 'testing_pfb_out_addr_net',
        'testing_pfb_out_data_in' => 'testing_pfb_out_data_in_net',
        'testing_pfb_out_data_out' => 'testing_pfb_out_data_out_net',
        'testing_pfb_out_we' => 'testing_pfb_out_we_net',
        'testing_snap_trig_user_data_out' => 'testing_snap_trig_user_data_out_net',
        'testing_software_register_user_data_in' => 'testing_software_register_user_data_in_net',
        'testing_sync_gen_sync_period_sel_user_data_out' => 'testing_sync_gen_sync_period_sel_user_data_out_net',
        'testing_sync_gen_sync_period_var_user_data_out' => 'testing_sync_gen_sync_period_var_user_data_out_net',
        'testing_sync_gen_sync_user_data_out' => 'testing_sync_gen_sync_user_data_out_net',
      },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'hdlKind' => 'vhdl',
          'isDesign' => 1,
          'simulinkName' => 'testing',
        },
        'entityName' => 'testing',
        'ports' => {
          'ce_1' => {
            'attributes' => {
              'domain' => '',
              'group' => 1,
              'isCe' => 1,
              'is_subsys_port' => 1,
              'period' => 1.0,
              'subsys_port_index' => '0',
              'type' => 'logic',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'clk_1' => {
            'attributes' => {
              'domain' => '',
              'group' => 1,
              'isClk' => 1,
              'is_subsys_port' => 1,
              'period' => 1.0,
              'subsys_port_index' => '0',
              'type' => 'logic',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'testing_4narrow_addr' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'testing_4narrow_testing_4narrow_addr.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1.0,
              'port_id' => '0',
              'simulinkName' => 'testing/testing_4narrow_addr',
              'source_block' => 'testing',
              'timingConstraint' => 'none',
              'type' => 'UFix_10_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(9 downto 0)',
            'width' => 10,
          },
          'testing_4narrow_data_in' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'testing_4narrow_testing_4narrow_data_in.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1.0,
              'port_id' => '1',
              'simulinkName' => 'testing/testing_4narrow_data_in',
              'source_block' => 'testing',
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'testing_4narrow_data_out' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'testing_4narrow_testing_4narrow_data_out.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1.0,
              'port_id' => '0',
              'simulinkName' => 'testing_4narrow_data_out',
              'source_block' => '',
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'testing_4narrow_we' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'testing_4narrow_testing_4narrow_we.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1.0,
              'port_id' => '2',
              'simulinkName' => 'testing/testing_4narrow_we',
              'source_block' => 'testing',
              'timingConstraint' => 'none',
              'type' => 'UFix_1_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'testing_adc0_delay_user_data_out' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'testing_adc0_delay_testing_adc0_delay_user_data_out.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1.0,
              'port_id' => '0',
              'simulinkName' => 'testing/testing_adc0_delay_user_data_out',
              'source_block' => 'testing',
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'testing_adcsnap0_bram_addr' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'testing_adcsnap0_bram_testing_adcsnap0_bram_addr.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1.0,
              'port_id' => '3',
              'simulinkName' => 'testing/testing_adcsnap0_bram_addr',
              'source_block' => 'testing',
              'timingConstraint' => 'none',
              'type' => 'UFix_10_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(9 downto 0)',
            'width' => 10,
          },
          'testing_adcsnap0_bram_data_in' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'testing_adcsnap0_bram_testing_adcsnap0_bram_data_in.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1.0,
              'port_id' => '4',
              'simulinkName' => 'testing/testing_adcsnap0_bram_data_in',
              'source_block' => 'testing',
              'timingConstraint' => 'none',
              'type' => 'UFix_128_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(127 downto 0)',
            'width' => 128,
          },
          'testing_adcsnap0_bram_data_out' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'testing_adcsnap0_bram_testing_adcsnap0_bram_data_out.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1.0,
              'port_id' => '0',
              'simulinkName' => 'testing_adcsnap0_bram_data_out',
              'source_block' => '',
              'timingConstraint' => 'none',
              'type' => 'UFix_128_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(127 downto 0)',
            'width' => 128,
          },
          'testing_adcsnap0_bram_we' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'testing_adcsnap0_bram_testing_adcsnap0_bram_we.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1.0,
              'port_id' => '5',
              'simulinkName' => 'testing/testing_adcsnap0_bram_we',
              'source_block' => 'testing',
              'timingConstraint' => 'none',
              'type' => 'UFix_1_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'testing_adcsnap0_ctrl_user_data_out' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'testing_adcsnap0_ctrl_testing_adcsnap0_ctrl_user_data_out.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1.0,
              'port_id' => '1',
              'simulinkName' => 'testing/testing_adcsnap0_ctrl_user_data_out',
              'source_block' => 'testing',
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'testing_adcsnap0_status_user_data_in' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'testing_adcsnap0_status_testing_adcsnap0_status_user_data_in.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1.0,
              'port_id' => '6',
              'simulinkName' => 'testing/testing_adcsnap0_status_user_data_in',
              'source_block' => 'testing',
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'testing_adcsnap0_trig_offset_user_data_out' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'testing_adcsnap0_trig_offset_testing_adcsnap0_trig_offset_user_data_out.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1.0,
              'port_id' => '2',
              'simulinkName' => 'testing/testing_adcsnap0_trig_offset_user_data_out',
              'source_block' => 'testing',
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'testing_asiaa_adc5g0_sync' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'testing_asiaa_adc5g0_testing_asiaa_adc5g0_sync.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1.0,
              'port_id' => '0',
              'simulinkName' => 'testing_asiaa_adc5g0_sync',
              'source_block' => '',
              'timingConstraint' => 'none',
              'type' => 'Bool',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'testing_asiaa_adc5g0_user_data_i0' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'testing_asiaa_adc5g0_testing_asiaa_adc5g0_user_data_i0.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1.0,
              'port_id' => '3',
              'simulinkName' => 'testing/testing_asiaa_adc5g0_user_data_i0',
              'source_block' => 'testing',
              'timingConstraint' => 'none',
              'type' => 'UFix_8_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(7 downto 0)',
            'width' => 8,
          },
          'testing_asiaa_adc5g0_user_data_i1' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'testing_asiaa_adc5g0_testing_asiaa_adc5g0_user_data_i1.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1.0,
              'port_id' => '4',
              'simulinkName' => 'testing/testing_asiaa_adc5g0_user_data_i1',
              'source_block' => 'testing',
              'timingConstraint' => 'none',
              'type' => 'UFix_8_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(7 downto 0)',
            'width' => 8,
          },
          'testing_asiaa_adc5g0_user_data_i2' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'testing_asiaa_adc5g0_testing_asiaa_adc5g0_user_data_i2.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1.0,
              'port_id' => '5',
              'simulinkName' => 'testing/testing_asiaa_adc5g0_user_data_i2',
              'source_block' => 'testing',
              'timingConstraint' => 'none',
              'type' => 'UFix_8_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(7 downto 0)',
            'width' => 8,
          },
          'testing_asiaa_adc5g0_user_data_i3' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'testing_asiaa_adc5g0_testing_asiaa_adc5g0_user_data_i3.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1.0,
              'port_id' => '6',
              'simulinkName' => 'testing/testing_asiaa_adc5g0_user_data_i3',
              'source_block' => 'testing',
              'timingConstraint' => 'none',
              'type' => 'UFix_8_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(7 downto 0)',
            'width' => 8,
          },
          'testing_asiaa_adc5g0_user_data_i4' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'testing_asiaa_adc5g0_testing_asiaa_adc5g0_user_data_i4.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1.0,
              'port_id' => '7',
              'simulinkName' => 'testing/testing_asiaa_adc5g0_user_data_i4',
              'source_block' => 'testing',
              'timingConstraint' => 'none',
              'type' => 'UFix_8_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(7 downto 0)',
            'width' => 8,
          },
          'testing_asiaa_adc5g0_user_data_i5' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'testing_asiaa_adc5g0_testing_asiaa_adc5g0_user_data_i5.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1.0,
              'port_id' => '8',
              'simulinkName' => 'testing/testing_asiaa_adc5g0_user_data_i5',
              'source_block' => 'testing',
              'timingConstraint' => 'none',
              'type' => 'UFix_8_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(7 downto 0)',
            'width' => 8,
          },
          'testing_asiaa_adc5g0_user_data_i6' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'testing_asiaa_adc5g0_testing_asiaa_adc5g0_user_data_i6.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1.0,
              'port_id' => '9',
              'simulinkName' => 'testing/testing_asiaa_adc5g0_user_data_i6',
              'source_block' => 'testing',
              'timingConstraint' => 'none',
              'type' => 'UFix_8_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(7 downto 0)',
            'width' => 8,
          },
          'testing_asiaa_adc5g0_user_data_i7' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'testing_asiaa_adc5g0_testing_asiaa_adc5g0_user_data_i7.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1.0,
              'port_id' => '10',
              'simulinkName' => 'testing/testing_asiaa_adc5g0_user_data_i7',
              'source_block' => 'testing',
              'timingConstraint' => 'none',
              'type' => 'UFix_8_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(7 downto 0)',
            'width' => 8,
          },
          'testing_asiaa_adc5g0_user_data_q0' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'testing_asiaa_adc5g0_testing_asiaa_adc5g0_user_data_q0.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1.0,
              'port_id' => '11',
              'simulinkName' => 'testing/testing_asiaa_adc5g0_user_data_q0',
              'source_block' => 'testing',
              'timingConstraint' => 'none',
              'type' => 'UFix_8_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(7 downto 0)',
            'width' => 8,
          },
          'testing_asiaa_adc5g0_user_data_q1' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'testing_asiaa_adc5g0_testing_asiaa_adc5g0_user_data_q1.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1.0,
              'port_id' => '12',
              'simulinkName' => 'testing/testing_asiaa_adc5g0_user_data_q1',
              'source_block' => 'testing',
              'timingConstraint' => 'none',
              'type' => 'UFix_8_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(7 downto 0)',
            'width' => 8,
          },
          'testing_asiaa_adc5g0_user_data_q2' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'testing_asiaa_adc5g0_testing_asiaa_adc5g0_user_data_q2.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1.0,
              'port_id' => '13',
              'simulinkName' => 'testing/testing_asiaa_adc5g0_user_data_q2',
              'source_block' => 'testing',
              'timingConstraint' => 'none',
              'type' => 'UFix_8_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(7 downto 0)',
            'width' => 8,
          },
          'testing_asiaa_adc5g0_user_data_q3' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'testing_asiaa_adc5g0_testing_asiaa_adc5g0_user_data_q3.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1.0,
              'port_id' => '14',
              'simulinkName' => 'testing/testing_asiaa_adc5g0_user_data_q3',
              'source_block' => 'testing',
              'timingConstraint' => 'none',
              'type' => 'UFix_8_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(7 downto 0)',
            'width' => 8,
          },
          'testing_asiaa_adc5g0_user_data_q4' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'testing_asiaa_adc5g0_testing_asiaa_adc5g0_user_data_q4.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1.0,
              'port_id' => '15',
              'simulinkName' => 'testing/testing_asiaa_adc5g0_user_data_q4',
              'source_block' => 'testing',
              'timingConstraint' => 'none',
              'type' => 'UFix_8_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(7 downto 0)',
            'width' => 8,
          },
          'testing_asiaa_adc5g0_user_data_q5' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'testing_asiaa_adc5g0_testing_asiaa_adc5g0_user_data_q5.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1.0,
              'port_id' => '16',
              'simulinkName' => 'testing/testing_asiaa_adc5g0_user_data_q5',
              'source_block' => 'testing',
              'timingConstraint' => 'none',
              'type' => 'UFix_8_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(7 downto 0)',
            'width' => 8,
          },
          'testing_asiaa_adc5g0_user_data_q6' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'testing_asiaa_adc5g0_testing_asiaa_adc5g0_user_data_q6.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1.0,
              'port_id' => '17',
              'simulinkName' => 'testing/testing_asiaa_adc5g0_user_data_q6',
              'source_block' => 'testing',
              'timingConstraint' => 'none',
              'type' => 'UFix_8_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(7 downto 0)',
            'width' => 8,
          },
          'testing_asiaa_adc5g0_user_data_q7' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'testing_asiaa_adc5g0_testing_asiaa_adc5g0_user_data_q7.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1.0,
              'port_id' => '18',
              'simulinkName' => 'testing/testing_asiaa_adc5g0_user_data_q7',
              'source_block' => 'testing',
              'timingConstraint' => 'none',
              'type' => 'UFix_8_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(7 downto 0)',
            'width' => 8,
          },
          'testing_cnt_rst_user_data_out' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'testing_cnt_rst_testing_cnt_rst_user_data_out.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1.0,
              'port_id' => '19',
              'simulinkName' => 'testing/testing_cnt_rst_user_data_out',
              'source_block' => 'testing',
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'testing_get_data_user_data_out' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'testing_get_data_testing_get_data_user_data_out.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1.0,
              'port_id' => '20',
              'simulinkName' => 'testing/testing_get_data_user_data_out',
              'source_block' => 'testing',
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'testing_pfb_out1_addr' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'testing_pfb_out1_testing_pfb_out1_addr.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1.0,
              'port_id' => '10',
              'simulinkName' => 'testing/testing_pfb_out1_addr',
              'source_block' => 'testing',
              'timingConstraint' => 'none',
              'type' => 'UFix_10_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(9 downto 0)',
            'width' => 10,
          },
          'testing_pfb_out1_data_in' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'testing_pfb_out1_testing_pfb_out1_data_in.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1.0,
              'port_id' => '11',
              'simulinkName' => 'testing/testing_pfb_out1_data_in',
              'source_block' => 'testing',
              'timingConstraint' => 'none',
              'type' => 'UFix_64_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(63 downto 0)',
            'width' => 64,
          },
          'testing_pfb_out1_data_out' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'testing_pfb_out1_testing_pfb_out1_data_out.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1.0,
              'port_id' => '0',
              'simulinkName' => 'testing_pfb_out1_data_out',
              'source_block' => '',
              'timingConstraint' => 'none',
              'type' => 'UFix_64_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(63 downto 0)',
            'width' => 64,
          },
          'testing_pfb_out1_we' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'testing_pfb_out1_testing_pfb_out1_we.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1.0,
              'port_id' => '12',
              'simulinkName' => 'testing/testing_pfb_out1_we',
              'source_block' => 'testing',
              'timingConstraint' => 'none',
              'type' => 'UFix_1_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'testing_pfb_out_addr' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'testing_pfb_out_testing_pfb_out_addr.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1.0,
              'port_id' => '7',
              'simulinkName' => 'testing/testing_pfb_out_addr',
              'source_block' => 'testing',
              'timingConstraint' => 'none',
              'type' => 'UFix_10_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(9 downto 0)',
            'width' => 10,
          },
          'testing_pfb_out_data_in' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'testing_pfb_out_testing_pfb_out_data_in.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1.0,
              'port_id' => '8',
              'simulinkName' => 'testing/testing_pfb_out_data_in',
              'source_block' => 'testing',
              'timingConstraint' => 'none',
              'type' => 'UFix_64_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(63 downto 0)',
            'width' => 64,
          },
          'testing_pfb_out_data_out' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'testing_pfb_out_testing_pfb_out_data_out.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1.0,
              'port_id' => '0',
              'simulinkName' => 'testing_pfb_out_data_out',
              'source_block' => '',
              'timingConstraint' => 'none',
              'type' => 'UFix_64_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(63 downto 0)',
            'width' => 64,
          },
          'testing_pfb_out_we' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'testing_pfb_out_testing_pfb_out_we.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1.0,
              'port_id' => '9',
              'simulinkName' => 'testing/testing_pfb_out_we',
              'source_block' => 'testing',
              'timingConstraint' => 'none',
              'type' => 'UFix_1_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'testing_snap_trig_user_data_out' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'testing_snap_trig_testing_snap_trig_user_data_out.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1.0,
              'port_id' => '21',
              'simulinkName' => 'testing/testing_snap_trig_user_data_out',
              'source_block' => 'testing',
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'testing_software_register_user_data_in' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'testing_software_register_testing_software_register_user_data_in.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1.0,
              'port_id' => '13',
              'simulinkName' => 'testing/testing_software_register_user_data_in',
              'source_block' => 'testing',
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'testing_sync_gen_sync_period_sel_user_data_out' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'testing_sync_gen_sync_period_sel_testing_sync_gen_sync_period_sel_user_data_out.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1.0,
              'port_id' => '23',
              'simulinkName' => 'testing/testing_sync_gen_sync_period_sel_user_data_out',
              'source_block' => 'testing',
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'testing_sync_gen_sync_period_var_user_data_out' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'testing_sync_gen_sync_period_var_testing_sync_gen_sync_period_var_user_data_out.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1.0,
              'port_id' => '24',
              'simulinkName' => 'testing/testing_sync_gen_sync_period_var_user_data_out',
              'source_block' => 'testing',
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'testing_sync_gen_sync_user_data_out' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'testing_sync_gen_sync_testing_sync_gen_sync_user_data_out.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1.0,
              'port_id' => '22',
              'simulinkName' => 'testing/testing_sync_gen_sync_user_data_out',
              'source_block' => 'testing',
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
        },
      },
      'entityName' => 'testing',
    },
    'testing_4narrow_addr' => {
      'connections' => { 'testing_4narrow_addr' => 'testing_4narrow_addr_net', },
      'entity' => {
        'attributes' => {
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'testing_4narrow_addr',
        'ports' => {
          'testing_4narrow_addr' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'testing_4narrow_testing_4narrow_addr.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1.0,
              'port_id' => '0',
              'simulinkName' => 'testing/4narrow/testing_4narrow_addr/testing_4narrow_addr',
              'source_block' => 'testing/4narrow/testing_4narrow_addr',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_addr', },
                },
                'Xilinx' => {
                  'jtaghwcosim' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_addr', },
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_addr', },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_10_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(9 downto 0)',
            'width' => 10,
          },
        },
      },
      'entityName' => 'testing_4narrow_addr',
    },
    'testing_4narrow_data_in' => {
      'connections' => { 'testing_4narrow_data_in' => 'testing_4narrow_data_in_net', },
      'entity' => {
        'attributes' => {
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'testing_4narrow_data_in',
        'ports' => {
          'testing_4narrow_data_in' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'testing_4narrow_testing_4narrow_data_in.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1.0,
              'port_id' => '0',
              'simulinkName' => 'testing/4narrow/testing_4narrow_data_in/testing_4narrow_data_in',
              'source_block' => 'testing/4narrow/testing_4narrow_data_in',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_in', },
                },
                'Xilinx' => {
                  'jtaghwcosim' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_in', },
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_in', },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
        },
      },
      'entityName' => 'testing_4narrow_data_in',
    },
    'testing_4narrow_data_out' => {
      'connections' => { 'testing_4narrow_data_out' => 'testing_4narrow_data_out_net', },
      'entity' => {
        'attributes' => {
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'testing_4narrow_data_out',
        'ports' => {
          'testing_4narrow_data_out' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'testing_4narrow_testing_4narrow_data_out.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1.0,
              'port_id' => '0',
              'simulinkName' => 'testing_4narrow_data_out',
              'source_block' => '',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_out', },
                },
                'Xilinx' => {
                  'jtaghwcosim' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_out', },
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_out', },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
        },
      },
      'entityName' => 'testing_4narrow_data_out',
    },
    'testing_4narrow_we' => {
      'connections' => { 'testing_4narrow_we' => 'testing_4narrow_we_net', },
      'entity' => {
        'attributes' => {
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'testing_4narrow_we',
        'ports' => {
          'testing_4narrow_we' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'testing_4narrow_testing_4narrow_we.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1.0,
              'port_id' => '0',
              'simulinkName' => 'testing/4narrow/testing_4narrow_we/testing_4narrow_we',
              'source_block' => 'testing/4narrow/testing_4narrow_we',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_we', },
                },
                'Xilinx' => {
                  'jtaghwcosim' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_we', },
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_we', },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_1_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
        },
      },
      'entityName' => 'testing_4narrow_we',
    },
    'testing_adc0_delay_user_data_out' => {
      'connections' => { 'testing_adc0_delay_user_data_out' => 'testing_adc0_delay_user_data_out_net', },
      'entity' => {
        'attributes' => {
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'testing_adc0_delay_user_data_out',
        'ports' => {
          'testing_adc0_delay_user_data_out' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'testing_adc0_delay_testing_adc0_delay_user_data_out.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1.0,
              'port_id' => '0',
              'simulinkName' => 'testing/adc0_delay/testing_adc0_delay_user_data_out/testing_adc0_delay_user_data_out',
              'source_block' => 'testing/adc0_delay/testing_adc0_delay_user_data_out',
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
        },
      },
      'entityName' => 'testing_adc0_delay_user_data_out',
    },
    'testing_adcsnap0_bram_addr' => {
      'connections' => { 'testing_adcsnap0_bram_addr' => 'testing_adcsnap0_bram_addr_net', },
      'entity' => {
        'attributes' => {
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'testing_adcsnap0_bram_addr',
        'ports' => {
          'testing_adcsnap0_bram_addr' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'testing_adcsnap0_bram_testing_adcsnap0_bram_addr.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1.0,
              'port_id' => '0',
              'simulinkName' => 'testing/adcsnap0/bram/testing_adcsnap0_bram_addr/testing_adcsnap0_bram_addr',
              'source_block' => 'testing/adcsnap0/bram/testing_adcsnap0_bram_addr',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_addr', },
                },
                'Xilinx' => {
                  'jtaghwcosim' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_addr', },
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_addr', },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_10_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(9 downto 0)',
            'width' => 10,
          },
        },
      },
      'entityName' => 'testing_adcsnap0_bram_addr',
    },
    'testing_adcsnap0_bram_data_in' => {
      'connections' => { 'testing_adcsnap0_bram_data_in' => 'testing_adcsnap0_bram_data_in_net', },
      'entity' => {
        'attributes' => {
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'testing_adcsnap0_bram_data_in',
        'ports' => {
          'testing_adcsnap0_bram_data_in' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'testing_adcsnap0_bram_testing_adcsnap0_bram_data_in.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1.0,
              'port_id' => '0',
              'simulinkName' => 'testing/adcsnap0/bram/testing_adcsnap0_bram_data_in/testing_adcsnap0_bram_data_in',
              'source_block' => 'testing/adcsnap0/bram/testing_adcsnap0_bram_data_in',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_in', },
                },
                'Xilinx' => {
                  'jtaghwcosim' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_in', },
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_in', },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_128_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(127 downto 0)',
            'width' => 128,
          },
        },
      },
      'entityName' => 'testing_adcsnap0_bram_data_in',
    },
    'testing_adcsnap0_bram_data_out' => {
      'connections' => { 'testing_adcsnap0_bram_data_out' => 'testing_adcsnap0_bram_data_out_net', },
      'entity' => {
        'attributes' => {
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'testing_adcsnap0_bram_data_out',
        'ports' => {
          'testing_adcsnap0_bram_data_out' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'testing_adcsnap0_bram_testing_adcsnap0_bram_data_out.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1.0,
              'port_id' => '0',
              'simulinkName' => 'testing_adcsnap0_bram_data_out',
              'source_block' => '',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_out', },
                },
                'Xilinx' => {
                  'jtaghwcosim' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_out', },
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_out', },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_128_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(127 downto 0)',
            'width' => 128,
          },
        },
      },
      'entityName' => 'testing_adcsnap0_bram_data_out',
    },
    'testing_adcsnap0_bram_we' => {
      'connections' => { 'testing_adcsnap0_bram_we' => 'testing_adcsnap0_bram_we_net', },
      'entity' => {
        'attributes' => {
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'testing_adcsnap0_bram_we',
        'ports' => {
          'testing_adcsnap0_bram_we' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'testing_adcsnap0_bram_testing_adcsnap0_bram_we.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1.0,
              'port_id' => '0',
              'simulinkName' => 'testing/adcsnap0/bram/testing_adcsnap0_bram_we/testing_adcsnap0_bram_we',
              'source_block' => 'testing/adcsnap0/bram/testing_adcsnap0_bram_we',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_we', },
                },
                'Xilinx' => {
                  'jtaghwcosim' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_we', },
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_we', },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_1_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
        },
      },
      'entityName' => 'testing_adcsnap0_bram_we',
    },
    'testing_adcsnap0_ctrl_user_data_out' => {
      'connections' => { 'testing_adcsnap0_ctrl_user_data_out' => 'testing_adcsnap0_ctrl_user_data_out_net', },
      'entity' => {
        'attributes' => {
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'testing_adcsnap0_ctrl_user_data_out',
        'ports' => {
          'testing_adcsnap0_ctrl_user_data_out' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'testing_adcsnap0_ctrl_testing_adcsnap0_ctrl_user_data_out.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1.0,
              'port_id' => '0',
              'simulinkName' => 'testing/adcsnap0/ctrl/testing_adcsnap0_ctrl_user_data_out/testing_adcsnap0_ctrl_user_data_out',
              'source_block' => 'testing/adcsnap0/ctrl/testing_adcsnap0_ctrl_user_data_out',
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
        },
      },
      'entityName' => 'testing_adcsnap0_ctrl_user_data_out',
    },
    'testing_adcsnap0_status_user_data_in' => {
      'connections' => { 'testing_adcsnap0_status_user_data_in' => 'testing_adcsnap0_status_user_data_in_net', },
      'entity' => {
        'attributes' => {
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'testing_adcsnap0_status_user_data_in',
        'ports' => {
          'testing_adcsnap0_status_user_data_in' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'testing_adcsnap0_status_testing_adcsnap0_status_user_data_in.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1.0,
              'port_id' => '0',
              'simulinkName' => 'testing/adcsnap0/status/testing_adcsnap0_status_user_data_in/testing_adcsnap0_status_user_data_in',
              'source_block' => 'testing/adcsnap0/status/testing_adcsnap0_status_user_data_in',
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
        },
      },
      'entityName' => 'testing_adcsnap0_status_user_data_in',
    },
    'testing_adcsnap0_trig_offset_user_data_out' => {
      'connections' => { 'testing_adcsnap0_trig_offset_user_data_out' => 'testing_adcsnap0_trig_offset_user_data_out_net', },
      'entity' => {
        'attributes' => {
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'testing_adcsnap0_trig_offset_user_data_out',
        'ports' => {
          'testing_adcsnap0_trig_offset_user_data_out' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'testing_adcsnap0_trig_offset_testing_adcsnap0_trig_offset_user_data_out.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1.0,
              'port_id' => '0',
              'simulinkName' => 'testing/adcsnap0/trig_offset/testing_adcsnap0_trig_offset_user_data_out/testing_adcsnap0_trig_offset_user_data_out',
              'source_block' => 'testing/adcsnap0/trig_offset/testing_adcsnap0_trig_offset_user_data_out',
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
        },
      },
      'entityName' => 'testing_adcsnap0_trig_offset_user_data_out',
    },
    'testing_asiaa_adc5g0_sync' => {
      'connections' => { 'testing_asiaa_adc5g0_sync' => 'testing_asiaa_adc5g0_sync_net', },
      'entity' => {
        'attributes' => {
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'testing_asiaa_adc5g0_sync',
        'ports' => {
          'testing_asiaa_adc5g0_sync' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'testing_asiaa_adc5g0_testing_asiaa_adc5g0_sync.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1.0,
              'port_id' => '0',
              'simulinkName' => 'testing_asiaa_adc5g0_sync',
              'source_block' => '',
              'timingConstraint' => 'none',
              'type' => 'Bool',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
        },
      },
      'entityName' => 'testing_asiaa_adc5g0_sync',
    },
    'testing_asiaa_adc5g0_user_data_i0' => {
      'connections' => { 'testing_asiaa_adc5g0_user_data_i0' => 'testing_asiaa_adc5g0_user_data_i0_net', },
      'entity' => {
        'attributes' => {
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'testing_asiaa_adc5g0_user_data_i0',
        'ports' => {
          'testing_asiaa_adc5g0_user_data_i0' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'testing_asiaa_adc5g0_testing_asiaa_adc5g0_user_data_i0.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1.0,
              'port_id' => '0',
              'simulinkName' => 'testing/asiaa_adc5g0/testing_asiaa_adc5g0_user_data_i0/testing_asiaa_adc5g0_user_data_i0',
              'source_block' => 'testing/asiaa_adc5g0/testing_asiaa_adc5g0_user_data_i0',
              'timingConstraint' => 'none',
              'type' => 'UFix_8_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(7 downto 0)',
            'width' => 8,
          },
        },
      },
      'entityName' => 'testing_asiaa_adc5g0_user_data_i0',
    },
    'testing_asiaa_adc5g0_user_data_i1' => {
      'connections' => { 'testing_asiaa_adc5g0_user_data_i1' => 'testing_asiaa_adc5g0_user_data_i1_net', },
      'entity' => {
        'attributes' => {
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'testing_asiaa_adc5g0_user_data_i1',
        'ports' => {
          'testing_asiaa_adc5g0_user_data_i1' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'testing_asiaa_adc5g0_testing_asiaa_adc5g0_user_data_i1.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1.0,
              'port_id' => '0',
              'simulinkName' => 'testing/asiaa_adc5g0/testing_asiaa_adc5g0_user_data_i1/testing_asiaa_adc5g0_user_data_i1',
              'source_block' => 'testing/asiaa_adc5g0/testing_asiaa_adc5g0_user_data_i1',
              'timingConstraint' => 'none',
              'type' => 'UFix_8_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(7 downto 0)',
            'width' => 8,
          },
        },
      },
      'entityName' => 'testing_asiaa_adc5g0_user_data_i1',
    },
    'testing_asiaa_adc5g0_user_data_i2' => {
      'connections' => { 'testing_asiaa_adc5g0_user_data_i2' => 'testing_asiaa_adc5g0_user_data_i2_net', },
      'entity' => {
        'attributes' => {
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'testing_asiaa_adc5g0_user_data_i2',
        'ports' => {
          'testing_asiaa_adc5g0_user_data_i2' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'testing_asiaa_adc5g0_testing_asiaa_adc5g0_user_data_i2.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1.0,
              'port_id' => '0',
              'simulinkName' => 'testing/asiaa_adc5g0/testing_asiaa_adc5g0_user_data_i2/testing_asiaa_adc5g0_user_data_i2',
              'source_block' => 'testing/asiaa_adc5g0/testing_asiaa_adc5g0_user_data_i2',
              'timingConstraint' => 'none',
              'type' => 'UFix_8_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(7 downto 0)',
            'width' => 8,
          },
        },
      },
      'entityName' => 'testing_asiaa_adc5g0_user_data_i2',
    },
    'testing_asiaa_adc5g0_user_data_i3' => {
      'connections' => { 'testing_asiaa_adc5g0_user_data_i3' => 'testing_asiaa_adc5g0_user_data_i3_net', },
      'entity' => {
        'attributes' => {
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'testing_asiaa_adc5g0_user_data_i3',
        'ports' => {
          'testing_asiaa_adc5g0_user_data_i3' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'testing_asiaa_adc5g0_testing_asiaa_adc5g0_user_data_i3.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1.0,
              'port_id' => '0',
              'simulinkName' => 'testing/asiaa_adc5g0/testing_asiaa_adc5g0_user_data_i3/testing_asiaa_adc5g0_user_data_i3',
              'source_block' => 'testing/asiaa_adc5g0/testing_asiaa_adc5g0_user_data_i3',
              'timingConstraint' => 'none',
              'type' => 'UFix_8_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(7 downto 0)',
            'width' => 8,
          },
        },
      },
      'entityName' => 'testing_asiaa_adc5g0_user_data_i3',
    },
    'testing_asiaa_adc5g0_user_data_i4' => {
      'connections' => { 'testing_asiaa_adc5g0_user_data_i4' => 'testing_asiaa_adc5g0_user_data_i4_net', },
      'entity' => {
        'attributes' => {
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'testing_asiaa_adc5g0_user_data_i4',
        'ports' => {
          'testing_asiaa_adc5g0_user_data_i4' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'testing_asiaa_adc5g0_testing_asiaa_adc5g0_user_data_i4.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1.0,
              'port_id' => '0',
              'simulinkName' => 'testing/asiaa_adc5g0/testing_asiaa_adc5g0_user_data_i4/testing_asiaa_adc5g0_user_data_i4',
              'source_block' => 'testing/asiaa_adc5g0/testing_asiaa_adc5g0_user_data_i4',
              'timingConstraint' => 'none',
              'type' => 'UFix_8_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(7 downto 0)',
            'width' => 8,
          },
        },
      },
      'entityName' => 'testing_asiaa_adc5g0_user_data_i4',
    },
    'testing_asiaa_adc5g0_user_data_i5' => {
      'connections' => { 'testing_asiaa_adc5g0_user_data_i5' => 'testing_asiaa_adc5g0_user_data_i5_net', },
      'entity' => {
        'attributes' => {
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'testing_asiaa_adc5g0_user_data_i5',
        'ports' => {
          'testing_asiaa_adc5g0_user_data_i5' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'testing_asiaa_adc5g0_testing_asiaa_adc5g0_user_data_i5.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1.0,
              'port_id' => '0',
              'simulinkName' => 'testing/asiaa_adc5g0/testing_asiaa_adc5g0_user_data_i5/testing_asiaa_adc5g0_user_data_i5',
              'source_block' => 'testing/asiaa_adc5g0/testing_asiaa_adc5g0_user_data_i5',
              'timingConstraint' => 'none',
              'type' => 'UFix_8_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(7 downto 0)',
            'width' => 8,
          },
        },
      },
      'entityName' => 'testing_asiaa_adc5g0_user_data_i5',
    },
    'testing_asiaa_adc5g0_user_data_i6' => {
      'connections' => { 'testing_asiaa_adc5g0_user_data_i6' => 'testing_asiaa_adc5g0_user_data_i6_net', },
      'entity' => {
        'attributes' => {
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'testing_asiaa_adc5g0_user_data_i6',
        'ports' => {
          'testing_asiaa_adc5g0_user_data_i6' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'testing_asiaa_adc5g0_testing_asiaa_adc5g0_user_data_i6.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1.0,
              'port_id' => '0',
              'simulinkName' => 'testing/asiaa_adc5g0/testing_asiaa_adc5g0_user_data_i6/testing_asiaa_adc5g0_user_data_i6',
              'source_block' => 'testing/asiaa_adc5g0/testing_asiaa_adc5g0_user_data_i6',
              'timingConstraint' => 'none',
              'type' => 'UFix_8_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(7 downto 0)',
            'width' => 8,
          },
        },
      },
      'entityName' => 'testing_asiaa_adc5g0_user_data_i6',
    },
    'testing_asiaa_adc5g0_user_data_i7' => {
      'connections' => { 'testing_asiaa_adc5g0_user_data_i7' => 'testing_asiaa_adc5g0_user_data_i7_net', },
      'entity' => {
        'attributes' => {
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'testing_asiaa_adc5g0_user_data_i7',
        'ports' => {
          'testing_asiaa_adc5g0_user_data_i7' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'testing_asiaa_adc5g0_testing_asiaa_adc5g0_user_data_i7.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1.0,
              'port_id' => '0',
              'simulinkName' => 'testing/asiaa_adc5g0/testing_asiaa_adc5g0_user_data_i7/testing_asiaa_adc5g0_user_data_i7',
              'source_block' => 'testing/asiaa_adc5g0/testing_asiaa_adc5g0_user_data_i7',
              'timingConstraint' => 'none',
              'type' => 'UFix_8_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(7 downto 0)',
            'width' => 8,
          },
        },
      },
      'entityName' => 'testing_asiaa_adc5g0_user_data_i7',
    },
    'testing_asiaa_adc5g0_user_data_q0' => {
      'connections' => { 'testing_asiaa_adc5g0_user_data_q0' => 'testing_asiaa_adc5g0_user_data_q0_net', },
      'entity' => {
        'attributes' => {
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'testing_asiaa_adc5g0_user_data_q0',
        'ports' => {
          'testing_asiaa_adc5g0_user_data_q0' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'testing_asiaa_adc5g0_testing_asiaa_adc5g0_user_data_q0.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1.0,
              'port_id' => '0',
              'simulinkName' => 'testing/asiaa_adc5g0/testing_asiaa_adc5g0_user_data_q0/testing_asiaa_adc5g0_user_data_q0',
              'source_block' => 'testing/asiaa_adc5g0/testing_asiaa_adc5g0_user_data_q0',
              'timingConstraint' => 'none',
              'type' => 'UFix_8_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(7 downto 0)',
            'width' => 8,
          },
        },
      },
      'entityName' => 'testing_asiaa_adc5g0_user_data_q0',
    },
    'testing_asiaa_adc5g0_user_data_q1' => {
      'connections' => { 'testing_asiaa_adc5g0_user_data_q1' => 'testing_asiaa_adc5g0_user_data_q1_net', },
      'entity' => {
        'attributes' => {
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'testing_asiaa_adc5g0_user_data_q1',
        'ports' => {
          'testing_asiaa_adc5g0_user_data_q1' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'testing_asiaa_adc5g0_testing_asiaa_adc5g0_user_data_q1.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1.0,
              'port_id' => '0',
              'simulinkName' => 'testing/asiaa_adc5g0/testing_asiaa_adc5g0_user_data_q1/testing_asiaa_adc5g0_user_data_q1',
              'source_block' => 'testing/asiaa_adc5g0/testing_asiaa_adc5g0_user_data_q1',
              'timingConstraint' => 'none',
              'type' => 'UFix_8_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(7 downto 0)',
            'width' => 8,
          },
        },
      },
      'entityName' => 'testing_asiaa_adc5g0_user_data_q1',
    },
    'testing_asiaa_adc5g0_user_data_q2' => {
      'connections' => { 'testing_asiaa_adc5g0_user_data_q2' => 'testing_asiaa_adc5g0_user_data_q2_net', },
      'entity' => {
        'attributes' => {
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'testing_asiaa_adc5g0_user_data_q2',
        'ports' => {
          'testing_asiaa_adc5g0_user_data_q2' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'testing_asiaa_adc5g0_testing_asiaa_adc5g0_user_data_q2.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1.0,
              'port_id' => '0',
              'simulinkName' => 'testing/asiaa_adc5g0/testing_asiaa_adc5g0_user_data_q2/testing_asiaa_adc5g0_user_data_q2',
              'source_block' => 'testing/asiaa_adc5g0/testing_asiaa_adc5g0_user_data_q2',
              'timingConstraint' => 'none',
              'type' => 'UFix_8_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(7 downto 0)',
            'width' => 8,
          },
        },
      },
      'entityName' => 'testing_asiaa_adc5g0_user_data_q2',
    },
    'testing_asiaa_adc5g0_user_data_q3' => {
      'connections' => { 'testing_asiaa_adc5g0_user_data_q3' => 'testing_asiaa_adc5g0_user_data_q3_net', },
      'entity' => {
        'attributes' => {
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'testing_asiaa_adc5g0_user_data_q3',
        'ports' => {
          'testing_asiaa_adc5g0_user_data_q3' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'testing_asiaa_adc5g0_testing_asiaa_adc5g0_user_data_q3.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1.0,
              'port_id' => '0',
              'simulinkName' => 'testing/asiaa_adc5g0/testing_asiaa_adc5g0_user_data_q3/testing_asiaa_adc5g0_user_data_q3',
              'source_block' => 'testing/asiaa_adc5g0/testing_asiaa_adc5g0_user_data_q3',
              'timingConstraint' => 'none',
              'type' => 'UFix_8_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(7 downto 0)',
            'width' => 8,
          },
        },
      },
      'entityName' => 'testing_asiaa_adc5g0_user_data_q3',
    },
    'testing_asiaa_adc5g0_user_data_q4' => {
      'connections' => { 'testing_asiaa_adc5g0_user_data_q4' => 'testing_asiaa_adc5g0_user_data_q4_net', },
      'entity' => {
        'attributes' => {
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'testing_asiaa_adc5g0_user_data_q4',
        'ports' => {
          'testing_asiaa_adc5g0_user_data_q4' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'testing_asiaa_adc5g0_testing_asiaa_adc5g0_user_data_q4.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1.0,
              'port_id' => '0',
              'simulinkName' => 'testing/asiaa_adc5g0/testing_asiaa_adc5g0_user_data_q4/testing_asiaa_adc5g0_user_data_q4',
              'source_block' => 'testing/asiaa_adc5g0/testing_asiaa_adc5g0_user_data_q4',
              'timingConstraint' => 'none',
              'type' => 'UFix_8_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(7 downto 0)',
            'width' => 8,
          },
        },
      },
      'entityName' => 'testing_asiaa_adc5g0_user_data_q4',
    },
    'testing_asiaa_adc5g0_user_data_q5' => {
      'connections' => { 'testing_asiaa_adc5g0_user_data_q5' => 'testing_asiaa_adc5g0_user_data_q5_net', },
      'entity' => {
        'attributes' => {
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'testing_asiaa_adc5g0_user_data_q5',
        'ports' => {
          'testing_asiaa_adc5g0_user_data_q5' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'testing_asiaa_adc5g0_testing_asiaa_adc5g0_user_data_q5.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1.0,
              'port_id' => '0',
              'simulinkName' => 'testing/asiaa_adc5g0/testing_asiaa_adc5g0_user_data_q5/testing_asiaa_adc5g0_user_data_q5',
              'source_block' => 'testing/asiaa_adc5g0/testing_asiaa_adc5g0_user_data_q5',
              'timingConstraint' => 'none',
              'type' => 'UFix_8_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(7 downto 0)',
            'width' => 8,
          },
        },
      },
      'entityName' => 'testing_asiaa_adc5g0_user_data_q5',
    },
    'testing_asiaa_adc5g0_user_data_q6' => {
      'connections' => { 'testing_asiaa_adc5g0_user_data_q6' => 'testing_asiaa_adc5g0_user_data_q6_net', },
      'entity' => {
        'attributes' => {
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'testing_asiaa_adc5g0_user_data_q6',
        'ports' => {
          'testing_asiaa_adc5g0_user_data_q6' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'testing_asiaa_adc5g0_testing_asiaa_adc5g0_user_data_q6.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1.0,
              'port_id' => '0',
              'simulinkName' => 'testing/asiaa_adc5g0/testing_asiaa_adc5g0_user_data_q6/testing_asiaa_adc5g0_user_data_q6',
              'source_block' => 'testing/asiaa_adc5g0/testing_asiaa_adc5g0_user_data_q6',
              'timingConstraint' => 'none',
              'type' => 'UFix_8_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(7 downto 0)',
            'width' => 8,
          },
        },
      },
      'entityName' => 'testing_asiaa_adc5g0_user_data_q6',
    },
    'testing_asiaa_adc5g0_user_data_q7' => {
      'connections' => { 'testing_asiaa_adc5g0_user_data_q7' => 'testing_asiaa_adc5g0_user_data_q7_net', },
      'entity' => {
        'attributes' => {
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'testing_asiaa_adc5g0_user_data_q7',
        'ports' => {
          'testing_asiaa_adc5g0_user_data_q7' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'testing_asiaa_adc5g0_testing_asiaa_adc5g0_user_data_q7.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1.0,
              'port_id' => '0',
              'simulinkName' => 'testing/asiaa_adc5g0/testing_asiaa_adc5g0_user_data_q7/testing_asiaa_adc5g0_user_data_q7',
              'source_block' => 'testing/asiaa_adc5g0/testing_asiaa_adc5g0_user_data_q7',
              'timingConstraint' => 'none',
              'type' => 'UFix_8_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(7 downto 0)',
            'width' => 8,
          },
        },
      },
      'entityName' => 'testing_asiaa_adc5g0_user_data_q7',
    },
    'testing_cnt_rst_user_data_out' => {
      'connections' => { 'testing_cnt_rst_user_data_out' => 'testing_cnt_rst_user_data_out_net', },
      'entity' => {
        'attributes' => {
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'testing_cnt_rst_user_data_out',
        'ports' => {
          'testing_cnt_rst_user_data_out' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'testing_cnt_rst_testing_cnt_rst_user_data_out.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1.0,
              'port_id' => '0',
              'simulinkName' => 'testing/cnt_rst/testing_cnt_rst_user_data_out/testing_cnt_rst_user_data_out',
              'source_block' => 'testing/cnt_rst/testing_cnt_rst_user_data_out',
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
        },
      },
      'entityName' => 'testing_cnt_rst_user_data_out',
    },
    'testing_get_data_user_data_out' => {
      'connections' => { 'testing_get_data_user_data_out' => 'testing_get_data_user_data_out_net', },
      'entity' => {
        'attributes' => {
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'testing_get_data_user_data_out',
        'ports' => {
          'testing_get_data_user_data_out' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'testing_get_data_testing_get_data_user_data_out.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1.0,
              'port_id' => '0',
              'simulinkName' => 'testing/get_data/testing_get_data_user_data_out/testing_get_data_user_data_out',
              'source_block' => 'testing/get_data/testing_get_data_user_data_out',
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
        },
      },
      'entityName' => 'testing_get_data_user_data_out',
    },
    'testing_pfb_out1_addr' => {
      'connections' => { 'testing_pfb_out1_addr' => 'testing_pfb_out1_addr_net', },
      'entity' => {
        'attributes' => {
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'testing_pfb_out1_addr',
        'ports' => {
          'testing_pfb_out1_addr' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'testing_pfb_out1_testing_pfb_out1_addr.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1.0,
              'port_id' => '0',
              'simulinkName' => 'testing/pfb_out1/testing_pfb_out1_addr/testing_pfb_out1_addr',
              'source_block' => 'testing/pfb_out1/testing_pfb_out1_addr',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_addr', },
                },
                'Xilinx' => {
                  'jtaghwcosim' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_addr', },
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_addr', },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_10_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(9 downto 0)',
            'width' => 10,
          },
        },
      },
      'entityName' => 'testing_pfb_out1_addr',
    },
    'testing_pfb_out1_data_in' => {
      'connections' => { 'testing_pfb_out1_data_in' => 'testing_pfb_out1_data_in_net', },
      'entity' => {
        'attributes' => {
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'testing_pfb_out1_data_in',
        'ports' => {
          'testing_pfb_out1_data_in' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'testing_pfb_out1_testing_pfb_out1_data_in.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1.0,
              'port_id' => '0',
              'simulinkName' => 'testing/pfb_out1/testing_pfb_out1_data_in/testing_pfb_out1_data_in',
              'source_block' => 'testing/pfb_out1/testing_pfb_out1_data_in',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_in', },
                },
                'Xilinx' => {
                  'jtaghwcosim' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_in', },
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_in', },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_64_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(63 downto 0)',
            'width' => 64,
          },
        },
      },
      'entityName' => 'testing_pfb_out1_data_in',
    },
    'testing_pfb_out1_data_out' => {
      'connections' => { 'testing_pfb_out1_data_out' => 'testing_pfb_out1_data_out_net', },
      'entity' => {
        'attributes' => {
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'testing_pfb_out1_data_out',
        'ports' => {
          'testing_pfb_out1_data_out' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'testing_pfb_out1_testing_pfb_out1_data_out.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1.0,
              'port_id' => '0',
              'simulinkName' => 'testing_pfb_out1_data_out',
              'source_block' => '',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_out', },
                },
                'Xilinx' => {
                  'jtaghwcosim' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_out', },
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_out', },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_64_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(63 downto 0)',
            'width' => 64,
          },
        },
      },
      'entityName' => 'testing_pfb_out1_data_out',
    },
    'testing_pfb_out1_we' => {
      'connections' => { 'testing_pfb_out1_we' => 'testing_pfb_out1_we_net', },
      'entity' => {
        'attributes' => {
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'testing_pfb_out1_we',
        'ports' => {
          'testing_pfb_out1_we' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'testing_pfb_out1_testing_pfb_out1_we.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1.0,
              'port_id' => '0',
              'simulinkName' => 'testing/pfb_out1/testing_pfb_out1_we/testing_pfb_out1_we',
              'source_block' => 'testing/pfb_out1/testing_pfb_out1_we',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_we', },
                },
                'Xilinx' => {
                  'jtaghwcosim' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_we', },
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_we', },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_1_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
        },
      },
      'entityName' => 'testing_pfb_out1_we',
    },
    'testing_pfb_out_addr' => {
      'connections' => { 'testing_pfb_out_addr' => 'testing_pfb_out_addr_net', },
      'entity' => {
        'attributes' => {
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'testing_pfb_out_addr',
        'ports' => {
          'testing_pfb_out_addr' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'testing_pfb_out_testing_pfb_out_addr.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1.0,
              'port_id' => '0',
              'simulinkName' => 'testing/pfb_out/testing_pfb_out_addr/testing_pfb_out_addr',
              'source_block' => 'testing/pfb_out/testing_pfb_out_addr',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_addr', },
                },
                'Xilinx' => {
                  'jtaghwcosim' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_addr', },
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_addr', },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_10_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(9 downto 0)',
            'width' => 10,
          },
        },
      },
      'entityName' => 'testing_pfb_out_addr',
    },
    'testing_pfb_out_data_in' => {
      'connections' => { 'testing_pfb_out_data_in' => 'testing_pfb_out_data_in_net', },
      'entity' => {
        'attributes' => {
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'testing_pfb_out_data_in',
        'ports' => {
          'testing_pfb_out_data_in' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'testing_pfb_out_testing_pfb_out_data_in.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1.0,
              'port_id' => '0',
              'simulinkName' => 'testing/pfb_out/testing_pfb_out_data_in/testing_pfb_out_data_in',
              'source_block' => 'testing/pfb_out/testing_pfb_out_data_in',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_in', },
                },
                'Xilinx' => {
                  'jtaghwcosim' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_in', },
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_in', },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_64_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(63 downto 0)',
            'width' => 64,
          },
        },
      },
      'entityName' => 'testing_pfb_out_data_in',
    },
    'testing_pfb_out_data_out' => {
      'connections' => { 'testing_pfb_out_data_out' => 'testing_pfb_out_data_out_net', },
      'entity' => {
        'attributes' => {
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'testing_pfb_out_data_out',
        'ports' => {
          'testing_pfb_out_data_out' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'testing_pfb_out_testing_pfb_out_data_out.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1.0,
              'port_id' => '0',
              'simulinkName' => 'testing_pfb_out_data_out',
              'source_block' => '',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_out', },
                },
                'Xilinx' => {
                  'jtaghwcosim' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_out', },
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_out', },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_64_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(63 downto 0)',
            'width' => 64,
          },
        },
      },
      'entityName' => 'testing_pfb_out_data_out',
    },
    'testing_pfb_out_we' => {
      'connections' => { 'testing_pfb_out_we' => 'testing_pfb_out_we_net', },
      'entity' => {
        'attributes' => {
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'testing_pfb_out_we',
        'ports' => {
          'testing_pfb_out_we' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'testing_pfb_out_testing_pfb_out_we.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1.0,
              'port_id' => '0',
              'simulinkName' => 'testing/pfb_out/testing_pfb_out_we/testing_pfb_out_we',
              'source_block' => 'testing/pfb_out/testing_pfb_out_we',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_we', },
                },
                'Xilinx' => {
                  'jtaghwcosim' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_we', },
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_we', },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_1_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
        },
      },
      'entityName' => 'testing_pfb_out_we',
    },
    'testing_snap_trig_user_data_out' => {
      'connections' => { 'testing_snap_trig_user_data_out' => 'testing_snap_trig_user_data_out_net', },
      'entity' => {
        'attributes' => {
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'testing_snap_trig_user_data_out',
        'ports' => {
          'testing_snap_trig_user_data_out' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'testing_snap_trig_testing_snap_trig_user_data_out.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1.0,
              'port_id' => '0',
              'simulinkName' => 'testing/snap_trig/testing_snap_trig_user_data_out/testing_snap_trig_user_data_out',
              'source_block' => 'testing/snap_trig/testing_snap_trig_user_data_out',
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
        },
      },
      'entityName' => 'testing_snap_trig_user_data_out',
    },
    'testing_software_register_user_data_in' => {
      'connections' => { 'testing_software_register_user_data_in' => 'testing_software_register_user_data_in_net', },
      'entity' => {
        'attributes' => {
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'testing_software_register_user_data_in',
        'ports' => {
          'testing_software_register_user_data_in' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'testing_software_register_testing_software_register_user_data_in.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1.0,
              'port_id' => '0',
              'simulinkName' => 'testing/software_register/testing_software_register_user_data_in/testing_software_register_user_data_in',
              'source_block' => 'testing/software_register/testing_software_register_user_data_in',
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
        },
      },
      'entityName' => 'testing_software_register_user_data_in',
    },
    'testing_sync_gen_sync_period_sel_user_data_out' => {
      'connections' => { 'testing_sync_gen_sync_period_sel_user_data_out' => 'testing_sync_gen_sync_period_sel_user_data_out_net', },
      'entity' => {
        'attributes' => {
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'testing_sync_gen_sync_period_sel_user_data_out',
        'ports' => {
          'testing_sync_gen_sync_period_sel_user_data_out' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'testing_sync_gen_sync_period_sel_testing_sync_gen_sync_period_sel_user_data_out.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1.0,
              'port_id' => '0',
              'simulinkName' => 'testing/sync_gen/sync_period_sel/testing_sync_gen_sync_period_sel_user_data_out/testing_sync_gen_sync_period_sel_user_data_out',
              'source_block' => 'testing/sync_gen/sync_period_sel/testing_sync_gen_sync_period_sel_user_data_out',
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
        },
      },
      'entityName' => 'testing_sync_gen_sync_period_sel_user_data_out',
    },
    'testing_sync_gen_sync_period_var_user_data_out' => {
      'connections' => { 'testing_sync_gen_sync_period_var_user_data_out' => 'testing_sync_gen_sync_period_var_user_data_out_net', },
      'entity' => {
        'attributes' => {
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'testing_sync_gen_sync_period_var_user_data_out',
        'ports' => {
          'testing_sync_gen_sync_period_var_user_data_out' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'testing_sync_gen_sync_period_var_testing_sync_gen_sync_period_var_user_data_out.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1.0,
              'port_id' => '0',
              'simulinkName' => 'testing/sync_gen/sync_period_var/testing_sync_gen_sync_period_var_user_data_out/testing_sync_gen_sync_period_var_user_data_out',
              'source_block' => 'testing/sync_gen/sync_period_var/testing_sync_gen_sync_period_var_user_data_out',
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
        },
      },
      'entityName' => 'testing_sync_gen_sync_period_var_user_data_out',
    },
    'testing_sync_gen_sync_user_data_out' => {
      'connections' => { 'testing_sync_gen_sync_user_data_out' => 'testing_sync_gen_sync_user_data_out_net', },
      'entity' => {
        'attributes' => {
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'testing_sync_gen_sync_user_data_out',
        'ports' => {
          'testing_sync_gen_sync_user_data_out' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'testing_sync_gen_sync_testing_sync_gen_sync_user_data_out.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1.0,
              'port_id' => '0',
              'simulinkName' => 'testing/sync_gen/sync/testing_sync_gen_sync_user_data_out/testing_sync_gen_sync_user_data_out',
              'source_block' => 'testing/sync_gen/sync/testing_sync_gen_sync_user_data_out',
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
        },
      },
      'entityName' => 'testing_sync_gen_sync_user_data_out',
    },
  },
}
