#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1294880 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1264f20 .scope module, "tb" "tb" 3 54;
 .timescale -12 -12;
L_0x1295b80 .functor NOT 1, L_0x12c75c0, C4<0>, C4<0>, C4<0>;
L_0x12c7350 .functor XOR 1, L_0x12c7210, L_0x12c72b0, C4<0>, C4<0>;
L_0x12c74b0 .functor XOR 1, L_0x12c7350, L_0x12c7410, C4<0>, C4<0>;
v0x12bee20_0 .net *"_ivl_10", 0 0, L_0x12c7410;  1 drivers
v0x12bef20_0 .net *"_ivl_12", 0 0, L_0x12c74b0;  1 drivers
v0x12bf000_0 .net *"_ivl_2", 0 0, L_0x12c1ab0;  1 drivers
v0x12bf0c0_0 .net *"_ivl_4", 0 0, L_0x12c7210;  1 drivers
v0x12bf1a0_0 .net *"_ivl_6", 0 0, L_0x12c72b0;  1 drivers
v0x12bf2d0_0 .net *"_ivl_8", 0 0, L_0x12c7350;  1 drivers
v0x12bf3b0_0 .net "a", 0 0, v0x12b9970_0;  1 drivers
v0x12bf450_0 .net "b", 0 0, v0x12b9a10_0;  1 drivers
v0x12bf4f0_0 .net "c", 0 0, v0x12b9ab0_0;  1 drivers
v0x12bf590_0 .var "clk", 0 0;
v0x12bf630_0 .net "d", 0 0, v0x12b9c20_0;  1 drivers
v0x12bf6d0_0 .net "out_dut", 0 0, L_0x12c6e60;  1 drivers
v0x12bf770_0 .net "out_ref", 0 0, L_0x12c0630;  1 drivers
v0x12bf810_0 .var/2u "stats1", 159 0;
v0x12bf8b0_0 .var/2u "strobe", 0 0;
v0x12bf950_0 .net "tb_match", 0 0, L_0x12c75c0;  1 drivers
v0x12bfa10_0 .net "tb_mismatch", 0 0, L_0x1295b80;  1 drivers
v0x12bfad0_0 .net "wavedrom_enable", 0 0, v0x12b9d10_0;  1 drivers
v0x12bfb70_0 .net "wavedrom_title", 511 0, v0x12b9db0_0;  1 drivers
L_0x12c1ab0 .concat [ 1 0 0 0], L_0x12c0630;
L_0x12c7210 .concat [ 1 0 0 0], L_0x12c0630;
L_0x12c72b0 .concat [ 1 0 0 0], L_0x12c6e60;
L_0x12c7410 .concat [ 1 0 0 0], L_0x12c0630;
L_0x12c75c0 .cmp/eeq 1, L_0x12c1ab0, L_0x12c74b0;
S_0x127f050 .scope module, "good1" "reference_module" 3 99, 3 4 0, S_0x1264f20;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x127faf0 .functor NOT 1, v0x12b9ab0_0, C4<0>, C4<0>, C4<0>;
L_0x1296440 .functor NOT 1, v0x12b9a10_0, C4<0>, C4<0>, C4<0>;
L_0x12bfd80 .functor AND 1, L_0x127faf0, L_0x1296440, C4<1>, C4<1>;
L_0x12bfe20 .functor NOT 1, v0x12b9c20_0, C4<0>, C4<0>, C4<0>;
L_0x12bff50 .functor NOT 1, v0x12b9970_0, C4<0>, C4<0>, C4<0>;
L_0x12c0050 .functor AND 1, L_0x12bfe20, L_0x12bff50, C4<1>, C4<1>;
L_0x12c0130 .functor OR 1, L_0x12bfd80, L_0x12c0050, C4<0>, C4<0>;
L_0x12c01f0 .functor AND 1, v0x12b9970_0, v0x12b9ab0_0, C4<1>, C4<1>;
L_0x12c02b0 .functor AND 1, L_0x12c01f0, v0x12b9c20_0, C4<1>, C4<1>;
L_0x12c0370 .functor OR 1, L_0x12c0130, L_0x12c02b0, C4<0>, C4<0>;
L_0x12c04e0 .functor AND 1, v0x12b9a10_0, v0x12b9ab0_0, C4<1>, C4<1>;
L_0x12c0550 .functor AND 1, L_0x12c04e0, v0x12b9c20_0, C4<1>, C4<1>;
L_0x12c0630 .functor OR 1, L_0x12c0370, L_0x12c0550, C4<0>, C4<0>;
v0x1295df0_0 .net *"_ivl_0", 0 0, L_0x127faf0;  1 drivers
v0x1295e90_0 .net *"_ivl_10", 0 0, L_0x12c0050;  1 drivers
v0x12b8160_0 .net *"_ivl_12", 0 0, L_0x12c0130;  1 drivers
v0x12b8220_0 .net *"_ivl_14", 0 0, L_0x12c01f0;  1 drivers
v0x12b8300_0 .net *"_ivl_16", 0 0, L_0x12c02b0;  1 drivers
v0x12b8430_0 .net *"_ivl_18", 0 0, L_0x12c0370;  1 drivers
v0x12b8510_0 .net *"_ivl_2", 0 0, L_0x1296440;  1 drivers
v0x12b85f0_0 .net *"_ivl_20", 0 0, L_0x12c04e0;  1 drivers
v0x12b86d0_0 .net *"_ivl_22", 0 0, L_0x12c0550;  1 drivers
v0x12b87b0_0 .net *"_ivl_4", 0 0, L_0x12bfd80;  1 drivers
v0x12b8890_0 .net *"_ivl_6", 0 0, L_0x12bfe20;  1 drivers
v0x12b8970_0 .net *"_ivl_8", 0 0, L_0x12bff50;  1 drivers
v0x12b8a50_0 .net "a", 0 0, v0x12b9970_0;  alias, 1 drivers
v0x12b8b10_0 .net "b", 0 0, v0x12b9a10_0;  alias, 1 drivers
v0x12b8bd0_0 .net "c", 0 0, v0x12b9ab0_0;  alias, 1 drivers
v0x12b8c90_0 .net "d", 0 0, v0x12b9c20_0;  alias, 1 drivers
v0x12b8d50_0 .net "out", 0 0, L_0x12c0630;  alias, 1 drivers
S_0x12b8eb0 .scope module, "stim1" "stimulus_gen" 3 92, 3 17 0, S_0x1264f20;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x12b9970_0 .var "a", 0 0;
v0x12b9a10_0 .var "b", 0 0;
v0x12b9ab0_0 .var "c", 0 0;
v0x12b9b80_0 .net "clk", 0 0, v0x12bf590_0;  1 drivers
v0x12b9c20_0 .var "d", 0 0;
v0x12b9d10_0 .var "wavedrom_enable", 0 0;
v0x12b9db0_0 .var "wavedrom_title", 511 0;
S_0x12b9150 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 38, 3 38 0, S_0x12b8eb0;
 .timescale -12 -12;
v0x12b93b0_0 .var/2s "count", 31 0;
E_0x1279f30/0 .event negedge, v0x12b9b80_0;
E_0x1279f30/1 .event posedge, v0x12b9b80_0;
E_0x1279f30 .event/or E_0x1279f30/0, E_0x1279f30/1;
E_0x127a180 .event negedge, v0x12b9b80_0;
E_0x12619f0 .event posedge, v0x12b9b80_0;
S_0x12b94b0 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x12b8eb0;
 .timescale -12 -12;
v0x12b96b0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x12b9790 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x12b8eb0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x12b9f10 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0x1264f20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x12c0790 .functor NOT 1, v0x12b9970_0, C4<0>, C4<0>, C4<0>;
L_0x12c0800 .functor NOT 1, v0x12b9a10_0, C4<0>, C4<0>, C4<0>;
L_0x12c0890 .functor AND 1, L_0x12c0790, L_0x12c0800, C4<1>, C4<1>;
L_0x12c09a0 .functor AND 1, L_0x12c0890, v0x12b9ab0_0, C4<1>, C4<1>;
L_0x12c0a90 .functor AND 1, L_0x12c09a0, v0x12b9c20_0, C4<1>, C4<1>;
L_0x12c0b50 .functor NOT 1, v0x12b9a10_0, C4<0>, C4<0>, C4<0>;
L_0x12c0c00 .functor AND 1, v0x12b9970_0, L_0x12c0b50, C4<1>, C4<1>;
L_0x12c0cc0 .functor NOT 1, v0x12b9ab0_0, C4<0>, C4<0>, C4<0>;
L_0x12c0e90 .functor AND 1, L_0x12c0c00, L_0x12c0cc0, C4<1>, C4<1>;
L_0x12c0fa0 .functor AND 1, L_0x12c0e90, v0x12b9c20_0, C4<1>, C4<1>;
L_0x12c11d0 .functor OR 1, L_0x12c0a90, L_0x12c0fa0, C4<0>, C4<0>;
L_0x12c1290 .functor AND 1, v0x12b9970_0, v0x12b9a10_0, C4<1>, C4<1>;
L_0x12c1590 .functor NOT 1, v0x12b9ab0_0, C4<0>, C4<0>, C4<0>;
L_0x12c1600 .functor AND 1, L_0x12c1290, L_0x12c1590, C4<1>, C4<1>;
L_0x12c1520 .functor AND 1, L_0x12c1600, v0x12b9c20_0, C4<1>, C4<1>;
L_0x12c17e0 .functor OR 1, L_0x12c11d0, L_0x12c1520, C4<0>, C4<0>;
L_0x12c1980 .functor NOT 1, v0x12b9970_0, C4<0>, C4<0>, C4<0>;
L_0x12c19f0 .functor AND 1, L_0x12c1980, v0x12b9a10_0, C4<1>, C4<1>;
L_0x12c1b50 .functor AND 1, L_0x12c19f0, v0x12b9ab0_0, C4<1>, C4<1>;
L_0x12c1c10 .functor AND 1, L_0x12c1b50, v0x12b9c20_0, C4<1>, C4<1>;
L_0x12c1d80 .functor NOT 1, v0x12b9a10_0, C4<0>, C4<0>, C4<0>;
L_0x12c1df0 .functor AND 1, v0x12b9970_0, L_0x12c1d80, C4<1>, C4<1>;
L_0x12c1f70 .functor AND 1, L_0x12c1df0, v0x12b9ab0_0, C4<1>, C4<1>;
L_0x12c2030 .functor AND 1, L_0x12c1f70, v0x12b9c20_0, C4<1>, C4<1>;
L_0x12c21c0 .functor OR 1, L_0x12c1c10, L_0x12c2030, C4<0>, C4<0>;
L_0x12c22d0 .functor AND 1, v0x12b9970_0, v0x12b9a10_0, C4<1>, C4<1>;
L_0x12c2420 .functor NOT 1, v0x12b9ab0_0, C4<0>, C4<0>, C4<0>;
L_0x12c2490 .functor AND 1, L_0x12c22d0, L_0x12c2420, C4<1>, C4<1>;
L_0x12c2690 .functor AND 1, L_0x12c2490, v0x12b9c20_0, C4<1>, C4<1>;
L_0x12c2750 .functor OR 1, L_0x12c21c0, L_0x12c2690, C4<0>, C4<0>;
L_0x12c2960 .functor AND 1, v0x12b9970_0, v0x12b9a10_0, C4<1>, C4<1>;
L_0x12c29d0 .functor AND 1, L_0x12c2960, v0x12b9ab0_0, C4<1>, C4<1>;
L_0x12c2ba0 .functor AND 1, L_0x12c29d0, v0x12b9c20_0, C4<1>, C4<1>;
L_0x12c2c60 .functor OR 1, L_0x12c2750, L_0x12c2ba0, C4<0>, C4<0>;
L_0x12c2e90 .functor NOT 1, v0x12b9970_0, C4<0>, C4<0>, C4<0>;
L_0x12c2f00 .functor AND 1, L_0x12c2e90, v0x12b9a10_0, C4<1>, C4<1>;
L_0x12c30f0 .functor AND 1, L_0x12c2f00, v0x12b9ab0_0, C4<1>, C4<1>;
L_0x12c31b0 .functor NOT 1, v0x12b9c20_0, C4<0>, C4<0>, C4<0>;
L_0x12c2fc0 .functor AND 1, L_0x12c30f0, L_0x12c31b0, C4<1>, C4<1>;
L_0x12c3360 .functor NOT 1, v0x12b9a10_0, C4<0>, C4<0>, C4<0>;
L_0x12c3520 .functor AND 1, v0x12b9970_0, L_0x12c3360, C4<1>, C4<1>;
L_0x12c35e0 .functor AND 1, L_0x12c3520, v0x12b9ab0_0, C4<1>, C4<1>;
L_0x12c3800 .functor AND 1, L_0x12c35e0, v0x12b9c20_0, C4<1>, C4<1>;
L_0x12c38c0 .functor OR 1, L_0x12c2fc0, L_0x12c3800, C4<0>, C4<0>;
L_0x12c3b40 .functor AND 1, v0x12b9970_0, v0x12b9a10_0, C4<1>, C4<1>;
L_0x12c3bb0 .functor AND 1, L_0x12c3b40, v0x12b9ab0_0, C4<1>, C4<1>;
L_0x12c3df0 .functor AND 1, L_0x12c3bb0, v0x12b9c20_0, C4<1>, C4<1>;
L_0x12c40c0 .functor OR 1, L_0x12c38c0, L_0x12c3df0, C4<0>, C4<0>;
L_0x12c4360 .functor NOT 1, v0x12b9970_0, C4<0>, C4<0>, C4<0>;
L_0x12c45e0 .functor NOT 1, v0x12b9a10_0, C4<0>, C4<0>, C4<0>;
L_0x12c4a00 .functor AND 1, L_0x12c4360, L_0x12c45e0, C4<1>, C4<1>;
L_0x12c4b10 .functor NOT 1, v0x12b9ab0_0, C4<0>, C4<0>, C4<0>;
L_0x12c4d30 .functor AND 1, L_0x12c4a00, L_0x12c4b10, C4<1>, C4<1>;
L_0x12c4e40 .functor NOT 1, v0x12b9c20_0, C4<0>, C4<0>, C4<0>;
L_0x12c5070 .functor AND 1, L_0x12c4d30, L_0x12c4e40, C4<1>, C4<1>;
L_0x12c5180 .functor NOT 1, v0x12b9970_0, C4<0>, C4<0>, C4<0>;
L_0x12c53c0 .functor AND 1, L_0x12c5180, v0x12b9a10_0, C4<1>, C4<1>;
L_0x12c5480 .functor NOT 1, v0x12b9ab0_0, C4<0>, C4<0>, C4<0>;
L_0x12c56d0 .functor AND 1, L_0x12c53c0, L_0x12c5480, C4<1>, C4<1>;
L_0x12c57e0 .functor NOT 1, v0x12b9c20_0, C4<0>, C4<0>, C4<0>;
L_0x12c5a40 .functor AND 1, L_0x12c56d0, L_0x12c57e0, C4<1>, C4<1>;
L_0x12c5b50 .functor OR 1, L_0x12c5070, L_0x12c5a40, C4<0>, C4<0>;
L_0x12c5e60 .functor NOT 1, v0x12b9a10_0, C4<0>, C4<0>, C4<0>;
L_0x12c5ed0 .functor AND 1, v0x12b9970_0, L_0x12c5e60, C4<1>, C4<1>;
L_0x12c61a0 .functor NOT 1, v0x12b9ab0_0, C4<0>, C4<0>, C4<0>;
L_0x12c6210 .functor AND 1, L_0x12c5ed0, L_0x12c61a0, C4<1>, C4<1>;
L_0x12c6540 .functor NOT 1, v0x12b9c20_0, C4<0>, C4<0>, C4<0>;
L_0x12c65b0 .functor AND 1, L_0x12c6210, L_0x12c6540, C4<1>, C4<1>;
L_0x12c68f0 .functor OR 1, L_0x12c5b50, L_0x12c65b0, C4<0>, C4<0>;
L_0x12c6a00 .functor OR 1, L_0x12c17e0, L_0x12c2c60, C4<0>, C4<0>;
L_0x12c6d50 .functor OR 1, L_0x12c6a00, L_0x12c40c0, C4<0>, C4<0>;
L_0x12c6e60 .functor OR 1, L_0x12c6d50, L_0x12c68f0, C4<0>, C4<0>;
v0x12ba200_0 .net *"_ivl_0", 0 0, L_0x12c0790;  1 drivers
v0x12ba2e0_0 .net *"_ivl_10", 0 0, L_0x12c0b50;  1 drivers
v0x12ba3c0_0 .net *"_ivl_100", 0 0, L_0x12c4a00;  1 drivers
v0x12ba4b0_0 .net *"_ivl_102", 0 0, L_0x12c4b10;  1 drivers
v0x12ba590_0 .net *"_ivl_104", 0 0, L_0x12c4d30;  1 drivers
v0x12ba6c0_0 .net *"_ivl_106", 0 0, L_0x12c4e40;  1 drivers
v0x12ba7a0_0 .net *"_ivl_108", 0 0, L_0x12c5070;  1 drivers
v0x12ba880_0 .net *"_ivl_110", 0 0, L_0x12c5180;  1 drivers
v0x12ba960_0 .net *"_ivl_112", 0 0, L_0x12c53c0;  1 drivers
v0x12baa40_0 .net *"_ivl_114", 0 0, L_0x12c5480;  1 drivers
v0x12bab20_0 .net *"_ivl_116", 0 0, L_0x12c56d0;  1 drivers
v0x12bac00_0 .net *"_ivl_118", 0 0, L_0x12c57e0;  1 drivers
v0x12bace0_0 .net *"_ivl_12", 0 0, L_0x12c0c00;  1 drivers
v0x12badc0_0 .net *"_ivl_120", 0 0, L_0x12c5a40;  1 drivers
v0x12baea0_0 .net *"_ivl_122", 0 0, L_0x12c5b50;  1 drivers
v0x12baf80_0 .net *"_ivl_124", 0 0, L_0x12c5e60;  1 drivers
v0x12bb060_0 .net *"_ivl_126", 0 0, L_0x12c5ed0;  1 drivers
v0x12bb250_0 .net *"_ivl_128", 0 0, L_0x12c61a0;  1 drivers
v0x12bb330_0 .net *"_ivl_130", 0 0, L_0x12c6210;  1 drivers
v0x12bb410_0 .net *"_ivl_132", 0 0, L_0x12c6540;  1 drivers
v0x12bb4f0_0 .net *"_ivl_134", 0 0, L_0x12c65b0;  1 drivers
v0x12bb5d0_0 .net *"_ivl_138", 0 0, L_0x12c6a00;  1 drivers
v0x12bb6b0_0 .net *"_ivl_14", 0 0, L_0x12c0cc0;  1 drivers
v0x12bb790_0 .net *"_ivl_140", 0 0, L_0x12c6d50;  1 drivers
v0x12bb870_0 .net *"_ivl_16", 0 0, L_0x12c0e90;  1 drivers
v0x12bb950_0 .net *"_ivl_18", 0 0, L_0x12c0fa0;  1 drivers
v0x12bba30_0 .net *"_ivl_2", 0 0, L_0x12c0800;  1 drivers
v0x12bbb10_0 .net *"_ivl_20", 0 0, L_0x12c11d0;  1 drivers
v0x12bbbf0_0 .net *"_ivl_22", 0 0, L_0x12c1290;  1 drivers
v0x12bbcd0_0 .net *"_ivl_24", 0 0, L_0x12c1590;  1 drivers
v0x12bbdb0_0 .net *"_ivl_26", 0 0, L_0x12c1600;  1 drivers
v0x12bbe90_0 .net *"_ivl_28", 0 0, L_0x12c1520;  1 drivers
v0x12bbf70_0 .net *"_ivl_32", 0 0, L_0x12c1980;  1 drivers
v0x12bc260_0 .net *"_ivl_34", 0 0, L_0x12c19f0;  1 drivers
v0x12bc340_0 .net *"_ivl_36", 0 0, L_0x12c1b50;  1 drivers
v0x12bc420_0 .net *"_ivl_38", 0 0, L_0x12c1c10;  1 drivers
v0x12bc500_0 .net *"_ivl_4", 0 0, L_0x12c0890;  1 drivers
v0x12bc5e0_0 .net *"_ivl_40", 0 0, L_0x12c1d80;  1 drivers
v0x12bc6c0_0 .net *"_ivl_42", 0 0, L_0x12c1df0;  1 drivers
v0x12bc7a0_0 .net *"_ivl_44", 0 0, L_0x12c1f70;  1 drivers
v0x12bc880_0 .net *"_ivl_46", 0 0, L_0x12c2030;  1 drivers
v0x12bc960_0 .net *"_ivl_48", 0 0, L_0x12c21c0;  1 drivers
v0x12bca40_0 .net *"_ivl_50", 0 0, L_0x12c22d0;  1 drivers
v0x12bcb20_0 .net *"_ivl_52", 0 0, L_0x12c2420;  1 drivers
v0x12bcc00_0 .net *"_ivl_54", 0 0, L_0x12c2490;  1 drivers
v0x12bcce0_0 .net *"_ivl_56", 0 0, L_0x12c2690;  1 drivers
v0x12bcdc0_0 .net *"_ivl_58", 0 0, L_0x12c2750;  1 drivers
v0x12bcea0_0 .net *"_ivl_6", 0 0, L_0x12c09a0;  1 drivers
v0x12bcf80_0 .net *"_ivl_60", 0 0, L_0x12c2960;  1 drivers
v0x12bd060_0 .net *"_ivl_62", 0 0, L_0x12c29d0;  1 drivers
v0x12bd140_0 .net *"_ivl_64", 0 0, L_0x12c2ba0;  1 drivers
v0x12bd220_0 .net *"_ivl_68", 0 0, L_0x12c2e90;  1 drivers
v0x12bd300_0 .net *"_ivl_70", 0 0, L_0x12c2f00;  1 drivers
v0x12bd3e0_0 .net *"_ivl_72", 0 0, L_0x12c30f0;  1 drivers
v0x12bd4c0_0 .net *"_ivl_74", 0 0, L_0x12c31b0;  1 drivers
v0x12bd5a0_0 .net *"_ivl_76", 0 0, L_0x12c2fc0;  1 drivers
v0x12bd680_0 .net *"_ivl_78", 0 0, L_0x12c3360;  1 drivers
v0x12bd760_0 .net *"_ivl_8", 0 0, L_0x12c0a90;  1 drivers
v0x12bd840_0 .net *"_ivl_80", 0 0, L_0x12c3520;  1 drivers
v0x12bd920_0 .net *"_ivl_82", 0 0, L_0x12c35e0;  1 drivers
v0x12bda00_0 .net *"_ivl_84", 0 0, L_0x12c3800;  1 drivers
v0x12bdae0_0 .net *"_ivl_86", 0 0, L_0x12c38c0;  1 drivers
v0x12bdbc0_0 .net *"_ivl_88", 0 0, L_0x12c3b40;  1 drivers
v0x12bdca0_0 .net *"_ivl_90", 0 0, L_0x12c3bb0;  1 drivers
v0x12bdd80_0 .net *"_ivl_92", 0 0, L_0x12c3df0;  1 drivers
v0x12be270_0 .net *"_ivl_96", 0 0, L_0x12c4360;  1 drivers
v0x12be350_0 .net *"_ivl_98", 0 0, L_0x12c45e0;  1 drivers
v0x12be430_0 .net "a", 0 0, v0x12b9970_0;  alias, 1 drivers
v0x12be4d0_0 .net "b", 0 0, v0x12b9a10_0;  alias, 1 drivers
v0x12be5c0_0 .net "c", 0 0, v0x12b9ab0_0;  alias, 1 drivers
v0x12be6b0_0 .net "d", 0 0, v0x12b9c20_0;  alias, 1 drivers
v0x12be7a0_0 .net "out", 0 0, L_0x12c6e60;  alias, 1 drivers
v0x12be860_0 .net "term1", 0 0, L_0x12c17e0;  1 drivers
v0x12be920_0 .net "term2", 0 0, L_0x12c2c60;  1 drivers
v0x12be9e0_0 .net "term3", 0 0, L_0x12c40c0;  1 drivers
v0x12beaa0_0 .net "term4", 0 0, L_0x12c68f0;  1 drivers
S_0x12bec00 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 115, 3 115 0, S_0x1264f20;
 .timescale -12 -12;
E_0x1279cd0 .event anyedge, v0x12bf8b0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x12bf8b0_0;
    %nor/r;
    %assign/vec4 v0x12bf8b0_0, 0;
    %wait E_0x1279cd0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x12b8eb0;
T_3 ;
    %fork t_1, S_0x12b9150;
    %jmp t_0;
    .scope S_0x12b9150;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12b93b0_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x12b9c20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12b9ab0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12b9a10_0, 0;
    %assign/vec4 v0x12b9970_0, 0;
    %pushi/vec4 16, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x12619f0;
    %load/vec4 v0x12b93b0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x12b93b0_0, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x12b9c20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12b9ab0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12b9a10_0, 0;
    %assign/vec4 v0x12b9970_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x127a180;
    %fork TD_tb.stim1.wavedrom_stop, S_0x12b9790;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1279f30;
    %vpi_func 3 47 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x12b9970_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12b9a10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12b9ab0_0, 0;
    %assign/vec4 v0x12b9c20_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .scope S_0x12b8eb0;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0x1264f20;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12bf590_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12bf8b0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1264f20;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x12bf590_0;
    %inv;
    %store/vec4 v0x12bf590_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1264f20;
T_6 ;
    %vpi_call/w 3 84 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 85 "$dumpvars", 32'sb00000000000000000000000000000001, v0x12b9b80_0, v0x12bfa10_0, v0x12bf3b0_0, v0x12bf450_0, v0x12bf4f0_0, v0x12bf630_0, v0x12bf770_0, v0x12bf6d0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1264f20;
T_7 ;
    %load/vec4 v0x12bf810_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x12bf810_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x12bf810_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 125 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0x12bf810_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x12bf810_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 128 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x12bf810_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x12bf810_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 129 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1264f20;
T_8 ;
    %wait E_0x1279f30;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x12bf810_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12bf810_0, 4, 32;
    %load/vec4 v0x12bf950_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x12bf810_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 140 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12bf810_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x12bf810_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12bf810_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x12bf770_0;
    %load/vec4 v0x12bf770_0;
    %load/vec4 v0x12bf6d0_0;
    %xor;
    %load/vec4 v0x12bf770_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x12bf810_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12bf810_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x12bf810_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12bf810_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/kmap2/kmap2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307_full_feedback/can5_depth10/human/kmap2/iter8/response4/top_module.sv";
