{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1459950752778 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1459950752778 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 06 10:52:32 2016 " "Processing started: Wed Apr 06 10:52:32 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1459950752778 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1459950752778 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off traditionalSystem_BinToRNS -c traditionalSystem_BinToRNS " "Command: quartus_map --read_settings_files=on --write_settings_files=off traditionalSystem_BinToRNS -c traditionalSystem_BinToRNS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1459950752778 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1459950753075 ""}
{ "Warning" "WSGN_SEARCH_FILE" "traditionalsystem_bintorns.vhd 2 1 " "Using design file traditionalsystem_bintorns.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 traditionalSystem_BinToRNS-Structural " "Found design unit 1: traditionalSystem_BinToRNS-Structural" {  } { { "traditionalsystem_bintorns.vhd" "" { Text "F:/VHDL/EEL510269/LAB1a/traditionalsystem_bintorns.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459950753821 ""} { "Info" "ISGN_ENTITY_NAME" "1 traditionalSystem_BinToRNS " "Found entity 1: traditionalSystem_BinToRNS" {  } { { "traditionalsystem_bintorns.vhd" "" { Text "F:/VHDL/EEL510269/LAB1a/traditionalsystem_bintorns.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459950753821 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1459950753821 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "traditionalSystem_BinToRNS " "Elaborating entity \"traditionalSystem_BinToRNS\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1459950753836 ""}
{ "Warning" "WSGN_SEARCH_FILE" "csa_2n_mp_1.vhd 2 1 " "Using design file csa_2n_mp_1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CSA_2n_mp_1-Structural " "Found design unit 1: CSA_2n_mp_1-Structural" {  } { { "csa_2n_mp_1.vhd" "" { Text "F:/VHDL/EEL510269/LAB1a/csa_2n_mp_1.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459950754351 ""} { "Info" "ISGN_ENTITY_NAME" "1 CSA_2n_mp_1 " "Found entity 1: CSA_2n_mp_1" {  } { { "csa_2n_mp_1.vhd" "" { Text "F:/VHDL/EEL510269/LAB1a/csa_2n_mp_1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459950754351 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1459950754351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CSA_2n_mp_1 CSA_2n_mp_1:\\converter:comp0_2n_m1 " "Elaborating entity \"CSA_2n_mp_1\" for hierarchy \"CSA_2n_mp_1:\\converter:comp0_2n_m1\"" {  } { { "traditionalsystem_bintorns.vhd" "\\converter:comp0_2n_m1" { Text "F:/VHDL/EEL510269/LAB1a/traditionalsystem_bintorns.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459950754351 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "modo_b csa_2n_mp_1.vhd(29) " "Verilog HDL or VHDL warning at csa_2n_mp_1.vhd(29): object \"modo_b\" assigned a value but never read" {  } { { "csa_2n_mp_1.vhd" "" { Text "F:/VHDL/EEL510269/LAB1a/csa_2n_mp_1.vhd" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1459950754382 "|traditionalSystem_BinToRNS|CSA_2n_mp_1:\converter:comp0_2n_m1"}
{ "Warning" "WSGN_SEARCH_FILE" "fulladder.vhd 2 1 " "Using design file fulladder.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fulladder-structural " "Found design unit 1: fulladder-structural" {  } { { "fulladder.vhd" "" { Text "F:/VHDL/EEL510269/LAB1a/fulladder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459950754429 ""} { "Info" "ISGN_ENTITY_NAME" "1 fulladder " "Found entity 1: fulladder" {  } { { "fulladder.vhd" "" { Text "F:/VHDL/EEL510269/LAB1a/fulladder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459950754429 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1459950754429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladder CSA_2n_mp_1:\\converter:comp0_2n_m1\|fulladder:\\ciclo:0:add " "Elaborating entity \"fulladder\" for hierarchy \"CSA_2n_mp_1:\\converter:comp0_2n_m1\|fulladder:\\ciclo:0:add\"" {  } { { "csa_2n_mp_1.vhd" "\\ciclo:0:add" { Text "F:/VHDL/EEL510269/LAB1a/csa_2n_mp_1.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459950754429 ""}
{ "Warning" "WSGN_SEARCH_FILE" "adder_2n_mp_1.vhd 2 1 " "Using design file adder_2n_mp_1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder_2n_mp_1-Structural " "Found design unit 1: adder_2n_mp_1-Structural" {  } { { "adder_2n_mp_1.vhd" "" { Text "F:/VHDL/EEL510269/LAB1a/adder_2n_mp_1.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459950754460 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder_2n_mp_1 " "Found entity 1: adder_2n_mp_1" {  } { { "adder_2n_mp_1.vhd" "" { Text "F:/VHDL/EEL510269/LAB1a/adder_2n_mp_1.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459950754460 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1459950754460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_2n_mp_1 adder_2n_mp_1:\\converter:add_2n_m1 " "Elaborating entity \"adder_2n_mp_1\" for hierarchy \"adder_2n_mp_1:\\converter:add_2n_m1\"" {  } { { "traditionalsystem_bintorns.vhd" "\\converter:add_2n_m1" { Text "F:/VHDL/EEL510269/LAB1a/traditionalsystem_bintorns.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459950754460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CSA_2n_mp_1 CSA_2n_mp_1:\\converter:comp0_2n_p1 " "Elaborating entity \"CSA_2n_mp_1\" for hierarchy \"CSA_2n_mp_1:\\converter:comp0_2n_p1\"" {  } { { "traditionalsystem_bintorns.vhd" "\\converter:comp0_2n_p1" { Text "F:/VHDL/EEL510269/LAB1a/traditionalsystem_bintorns.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459950754476 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "modo_b csa_2n_mp_1.vhd(29) " "Verilog HDL or VHDL warning at csa_2n_mp_1.vhd(29): object \"modo_b\" assigned a value but never read" {  } { { "csa_2n_mp_1.vhd" "" { Text "F:/VHDL/EEL510269/LAB1a/csa_2n_mp_1.vhd" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1459950754476 "|traditionalSystem_BinToRNS|CSA_2n_mp_1:\converter:comp0_2n_p1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_2n_mp_1 adder_2n_mp_1:\\converter:add_2n_p1 " "Elaborating entity \"adder_2n_mp_1\" for hierarchy \"adder_2n_mp_1:\\converter:add_2n_p1\"" {  } { { "traditionalsystem_bintorns.vhd" "\\converter:add_2n_p1" { Text "F:/VHDL/EEL510269/LAB1a/traditionalsystem_bintorns.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459950754507 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1459950757744 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1459950757744 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "99 " "Implemented 99 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1459950758992 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1459950758992 ""} { "Info" "ICUT_CUT_TM_LCELLS" "66 " "Implemented 66 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1459950758992 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1459950758992 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "481 " "Peak virtual memory: 481 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1459950759039 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 06 10:52:39 2016 " "Processing ended: Wed Apr 06 10:52:39 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1459950759039 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1459950759039 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1459950759039 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1459950759039 ""}
