{
  "design": {
    "design_info": {
      "boundary_crc": "0x2A70C6D0225938F0",
      "device": "xc7z010clg400-1",
      "gen_directory": "../../../../workspace_vivado.gen/sources_1/bd/operations",
      "name": "operations",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2024.2",
      "validated": "true"
    },
    "design_tree": {
      "axi_dma_0": "",
      "axis_data_fifo_0": ""
    },
    "interface_ports": {
      "S_AXI_LITE_0": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "16"
          },
          "ARUSER_WIDTH": {
            "value": "0"
          },
          "AWUSER_WIDTH": {
            "value": "0"
          },
          "BUSER_WIDTH": {
            "value": "0"
          },
          "CLK_DOMAIN": {
            "value": "operations_aclk_0",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "32"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "HAS_BRESP": {
            "value": "1"
          },
          "HAS_BURST": {
            "value": "0"
          },
          "HAS_CACHE": {
            "value": "0"
          },
          "HAS_LOCK": {
            "value": "0"
          },
          "HAS_PROT": {
            "value": "0"
          },
          "HAS_QOS": {
            "value": "0"
          },
          "HAS_REGION": {
            "value": "0"
          },
          "HAS_RRESP": {
            "value": "1"
          },
          "HAS_WSTRB": {
            "value": "0"
          },
          "ID_WIDTH": {
            "value": "0"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "MAX_BURST_LENGTH": {
            "value": "1",
            "value_src": "default"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "1"
          },
          "NUM_READ_THREADS": {
            "value": "1"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "1"
          },
          "NUM_WRITE_THREADS": {
            "value": "1"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          },
          "PROTOCOL": {
            "value": "AXI4LITE"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "RUSER_WIDTH": {
            "value": "0"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "0",
            "value_src": "default"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "WUSER_WIDTH": {
            "value": "0"
          }
        },
        "address_space_ref": "S_AXI_LITE_0",
        "base_address": {
          "minimum": "0x00000000",
          "maximum": "0x0000FFFF",
          "width": "16"
        },
        "port_maps": {
          "ARADDR": {
            "physical_name": "S_AXI_LITE_0_araddr",
            "direction": "I",
            "left": "9",
            "right": "0"
          },
          "ARREADY": {
            "physical_name": "S_AXI_LITE_0_arready",
            "direction": "O"
          },
          "ARVALID": {
            "physical_name": "S_AXI_LITE_0_arvalid",
            "direction": "I"
          },
          "AWADDR": {
            "physical_name": "S_AXI_LITE_0_awaddr",
            "direction": "I",
            "left": "9",
            "right": "0"
          },
          "AWREADY": {
            "physical_name": "S_AXI_LITE_0_awready",
            "direction": "O"
          },
          "AWVALID": {
            "physical_name": "S_AXI_LITE_0_awvalid",
            "direction": "I"
          },
          "BREADY": {
            "physical_name": "S_AXI_LITE_0_bready",
            "direction": "I"
          },
          "BRESP": {
            "physical_name": "S_AXI_LITE_0_bresp",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "BVALID": {
            "physical_name": "S_AXI_LITE_0_bvalid",
            "direction": "O"
          },
          "RDATA": {
            "physical_name": "S_AXI_LITE_0_rdata",
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "RREADY": {
            "physical_name": "S_AXI_LITE_0_rready",
            "direction": "I"
          },
          "RRESP": {
            "physical_name": "S_AXI_LITE_0_rresp",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "RVALID": {
            "physical_name": "S_AXI_LITE_0_rvalid",
            "direction": "O"
          },
          "WDATA": {
            "physical_name": "S_AXI_LITE_0_wdata",
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "WREADY": {
            "physical_name": "S_AXI_LITE_0_wready",
            "direction": "O"
          },
          "WVALID": {
            "physical_name": "S_AXI_LITE_0_wvalid",
            "direction": "I"
          }
        }
      },
      "M_AXI_S2MM_0": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "32"
          },
          "ARUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "AWUSER_WIDTH": {
            "value": "0",
            "value_src": "auto_prop"
          },
          "BUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "CLK_DOMAIN": {
            "value": "operations_aclk_0",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "256"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "HAS_BRESP": {
            "value": "1",
            "value_src": "auto_prop"
          },
          "HAS_BURST": {
            "value": "0"
          },
          "HAS_CACHE": {
            "value": "1",
            "value_src": "auto_prop"
          },
          "HAS_LOCK": {
            "value": "0"
          },
          "HAS_PROT": {
            "value": "1",
            "value_src": "auto_prop"
          },
          "HAS_QOS": {
            "value": "0"
          },
          "HAS_REGION": {
            "value": "0"
          },
          "HAS_RRESP": {
            "value": "0"
          },
          "HAS_WSTRB": {
            "value": "1",
            "value_src": "auto_prop"
          },
          "ID_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "MAX_BURST_LENGTH": {
            "value": "2",
            "value_src": "user_prop"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "2"
          },
          "NUM_READ_THREADS": {
            "value": "1",
            "value_src": "default"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "16"
          },
          "NUM_WRITE_THREADS": {
            "value": "1",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          },
          "PROTOCOL": {
            "value": "AXI4"
          },
          "READ_WRITE_MODE": {
            "value": "WRITE_ONLY"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "default"
          },
          "RUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "0",
            "value_src": "const_prop"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "default"
          },
          "WUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          }
        },
        "memory_map_ref": "M_AXI_S2MM_0",
        "port_maps": {
          "AWADDR": {
            "physical_name": "M_AXI_S2MM_0_awaddr",
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "AWBURST": {
            "physical_name": "M_AXI_S2MM_0_awburst",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "AWCACHE": {
            "physical_name": "M_AXI_S2MM_0_awcache",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "AWLEN": {
            "physical_name": "M_AXI_S2MM_0_awlen",
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "AWPROT": {
            "physical_name": "M_AXI_S2MM_0_awprot",
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "AWREADY": {
            "physical_name": "M_AXI_S2MM_0_awready",
            "direction": "I"
          },
          "AWSIZE": {
            "physical_name": "M_AXI_S2MM_0_awsize",
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "AWVALID": {
            "physical_name": "M_AXI_S2MM_0_awvalid",
            "direction": "O"
          },
          "BREADY": {
            "physical_name": "M_AXI_S2MM_0_bready",
            "direction": "O"
          },
          "BRESP": {
            "physical_name": "M_AXI_S2MM_0_bresp",
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "BVALID": {
            "physical_name": "M_AXI_S2MM_0_bvalid",
            "direction": "I"
          },
          "WDATA": {
            "physical_name": "M_AXI_S2MM_0_wdata",
            "direction": "O",
            "left": "255",
            "right": "0"
          },
          "WLAST": {
            "physical_name": "M_AXI_S2MM_0_wlast",
            "direction": "O"
          },
          "WREADY": {
            "physical_name": "M_AXI_S2MM_0_wready",
            "direction": "I"
          },
          "WSTRB": {
            "physical_name": "M_AXI_S2MM_0_wstrb",
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "WVALID": {
            "physical_name": "M_AXI_S2MM_0_wvalid",
            "direction": "O"
          }
        }
      },
      "M_AXI_MM2S_0": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "32"
          },
          "ARUSER_WIDTH": {
            "value": "0",
            "value_src": "auto_prop"
          },
          "AWUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "BUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "CLK_DOMAIN": {
            "value": "operations_aclk_0",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "256"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "HAS_BRESP": {
            "value": "0"
          },
          "HAS_BURST": {
            "value": "0"
          },
          "HAS_CACHE": {
            "value": "1",
            "value_src": "auto_prop"
          },
          "HAS_LOCK": {
            "value": "0"
          },
          "HAS_PROT": {
            "value": "1",
            "value_src": "auto_prop"
          },
          "HAS_QOS": {
            "value": "0"
          },
          "HAS_REGION": {
            "value": "0"
          },
          "HAS_RRESP": {
            "value": "1",
            "value_src": "auto_prop"
          },
          "HAS_WSTRB": {
            "value": "0"
          },
          "ID_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "MAX_BURST_LENGTH": {
            "value": "2",
            "value_src": "user_prop"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "16"
          },
          "NUM_READ_THREADS": {
            "value": "1",
            "value_src": "default"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "2"
          },
          "NUM_WRITE_THREADS": {
            "value": "1",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          },
          "PROTOCOL": {
            "value": "AXI4"
          },
          "READ_WRITE_MODE": {
            "value": "READ_ONLY"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "default"
          },
          "RUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "0",
            "value_src": "const_prop"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "default"
          },
          "WUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          }
        },
        "memory_map_ref": "M_AXI_MM2S_0",
        "port_maps": {
          "ARADDR": {
            "physical_name": "M_AXI_MM2S_0_araddr",
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "ARBURST": {
            "physical_name": "M_AXI_MM2S_0_arburst",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "ARCACHE": {
            "physical_name": "M_AXI_MM2S_0_arcache",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "ARLEN": {
            "physical_name": "M_AXI_MM2S_0_arlen",
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "ARPROT": {
            "physical_name": "M_AXI_MM2S_0_arprot",
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "ARREADY": {
            "physical_name": "M_AXI_MM2S_0_arready",
            "direction": "I"
          },
          "ARSIZE": {
            "physical_name": "M_AXI_MM2S_0_arsize",
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "ARVALID": {
            "physical_name": "M_AXI_MM2S_0_arvalid",
            "direction": "O"
          },
          "RDATA": {
            "physical_name": "M_AXI_MM2S_0_rdata",
            "direction": "I",
            "left": "255",
            "right": "0"
          },
          "RLAST": {
            "physical_name": "M_AXI_MM2S_0_rlast",
            "direction": "I"
          },
          "RREADY": {
            "physical_name": "M_AXI_MM2S_0_rready",
            "direction": "O"
          },
          "RRESP": {
            "physical_name": "M_AXI_MM2S_0_rresp",
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "RVALID": {
            "physical_name": "M_AXI_MM2S_0_rvalid",
            "direction": "I"
          }
        }
      }
    },
    "ports": {
      "aclk_0": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_BUSIF": {
            "value": "S_AXI_LITE_0:M_AXI_S2MM_0:M_AXI_MM2S_0",
            "value_src": "default"
          },
          "ASSOCIATED_RESET": {
            "value": "aresetn_0",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "operations_aclk_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "aresetn_0": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      }
    },
    "components": {
      "axi_dma_0": {
        "vlnv": "xilinx.com:ip:axi_dma:7.1",
        "ip_revision": "34",
        "xci_name": "operations_axi_dma_0_0",
        "xci_path": "ip/operations_axi_dma_0_0/operations_axi_dma_0_0.xci",
        "inst_hier_path": "axi_dma_0",
        "parameters": {
          "c_include_sg": {
            "value": "0"
          },
          "c_m_axi_mm2s_data_width": {
            "value": "256"
          },
          "c_m_axi_s2mm_data_width": {
            "value": "256"
          },
          "c_m_axis_mm2s_tdata_width": {
            "value": "256"
          },
          "c_s2mm_burst_size": {
            "value": "2"
          },
          "c_s_axis_s2mm_tdata_width": {
            "value": "256"
          }
        },
        "interface_ports": {
          "M_AXI_MM2S": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data_MM2S",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            }
          },
          "M_AXI_S2MM": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data_S2MM",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "Data_MM2S": {
              "range": "4G",
              "width": "32"
            },
            "Data_S2MM": {
              "range": "4G",
              "width": "32"
            }
          }
        }
      },
      "axis_data_fifo_0": {
        "vlnv": "xilinx.com:ip:axis_data_fifo:2.0",
        "ip_revision": "15",
        "xci_name": "operations_axis_data_fifo_0_1",
        "xci_path": "ip/operations_axis_data_fifo_0_1/operations_axis_data_fifo_0_1.xci",
        "inst_hier_path": "axis_data_fifo_0",
        "interface_ports": {
          "S_AXIS": {
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "mode": "Slave",
            "bridges": [
              "M_AXIS"
            ]
          }
        }
      }
    },
    "interface_nets": {
      "S_AXI_LITE_0_1": {
        "interface_ports": [
          "S_AXI_LITE_0",
          "axi_dma_0/S_AXI_LITE"
        ]
      },
      "axi_dma_0_M_AXIS_MM2S": {
        "interface_ports": [
          "axi_dma_0/M_AXIS_MM2S",
          "axis_data_fifo_0/S_AXIS"
        ]
      },
      "axi_dma_0_M_AXI_MM2S": {
        "interface_ports": [
          "M_AXI_MM2S_0",
          "axi_dma_0/M_AXI_MM2S"
        ]
      },
      "axi_dma_0_M_AXI_S2MM": {
        "interface_ports": [
          "M_AXI_S2MM_0",
          "axi_dma_0/M_AXI_S2MM"
        ]
      },
      "axis_data_fifo_0_M_AXIS": {
        "interface_ports": [
          "axi_dma_0/S_AXIS_S2MM",
          "axis_data_fifo_0/M_AXIS"
        ]
      }
    },
    "nets": {
      "aclk_0_1": {
        "ports": [
          "aclk_0",
          "axi_dma_0/m_axi_mm2s_aclk",
          "axi_dma_0/m_axi_s2mm_aclk",
          "axi_dma_0/s_axi_lite_aclk",
          "axis_data_fifo_0/s_axis_aclk"
        ]
      },
      "aresetn_0_1": {
        "ports": [
          "aresetn_0",
          "axi_dma_0/axi_resetn",
          "axis_data_fifo_0/s_axis_aresetn"
        ]
      }
    },
    "addressing": {
      "/": {
        "address_spaces": {
          "S_AXI_LITE_0": {
            "range": "64K",
            "width": "16",
            "segments": {
              "SEG_axi_dma_0_Reg": {
                "address_block": "/axi_dma_0/S_AXI_LITE/Reg",
                "offset": "0x0000",
                "range": "4K"
              }
            }
          }
        },
        "memory_maps": {
          "M_AXI_MM2S_0": {
            "address_blocks": {
              "Reg": {
                "base_address": "0",
                "range": "64K",
                "width": "16",
                "usage": "register"
              }
            }
          },
          "M_AXI_S2MM_0": {
            "address_blocks": {
              "Reg": {
                "base_address": "0",
                "range": "64K",
                "width": "16",
                "usage": "register"
              }
            }
          }
        }
      },
      "/axi_dma_0": {
        "address_spaces": {
          "Data_MM2S": {
            "segments": {
              "SEG_M_AXI_MM2S_0_Reg": {
                "address_block": "/M_AXI_MM2S_0/Reg",
                "offset": "0x44A00000",
                "range": "64K"
              }
            }
          },
          "Data_S2MM": {
            "segments": {
              "SEG_M_AXI_S2MM_0_Reg": {
                "address_block": "/M_AXI_S2MM_0/Reg",
                "offset": "0x44A00000",
                "range": "64K"
              }
            }
          }
        }
      }
    }
  }
}