{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1500569855595 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1500569855596 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 20 12:57:35 2017 " "Processing started: Thu Jul 20 12:57:35 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1500569855596 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1500569855596 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off bladerf -c hosted " "Command: quartus_asm --read_settings_files=off --write_settings_files=off bladerf -c hosted" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1500569855596 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1500569856125 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1500569859169 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1500569859169 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1500569859169 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1500569859169 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1500569859169 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1500569859169 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1500569859169 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1500569859169 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1500569859169 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1500569859169 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1500569859169 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1500569859169 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1500569859169 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1500569859169 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1500569859169 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1500569859169 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1500569859169 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1500569859169 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1500569859169 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1500569859169 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1500569859169 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1500569859169 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1500569859169 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1500569859169 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1500569859169 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1500569859169 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1500569859169 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1500569859169 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1500569859169 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_3if1 " "Entity dcfifo_3if1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_d09:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_d09:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1500569859169 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_c09:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_c09:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1500569859169 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1500569859169 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_50n1 " "Entity dcfifo_50n1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ed9:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ed9:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1500569859169 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_cd9:dffpipe11\|dffe12a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_cd9:dffpipe11\|dffe12a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1500569859169 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1500569859169 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_5ff1 " "Entity dcfifo_5ff1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_f09:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_f09:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1500569859169 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_e09:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_e09:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1500569859169 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1500569859169 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_iaf1 " "Entity dcfifo_iaf1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_2v8:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_2v8:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1500569859169 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_1v8:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_1v8:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1500569859169 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1500569859169 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_maf1 " "Entity dcfifo_maf1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_4v8:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_4v8:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1500569859169 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_3v8:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_3v8:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1500569859169 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1500569859169 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_nan1 " "Entity dcfifo_nan1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ve9:dffpipe8\|dffe9a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ve9:dffpipe8\|dffe9a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1500569859169 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ue9:dffpipe5\|dffe6a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ue9:dffpipe5\|dffe6a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1500569859169 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1500569859169 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_rof1 " "Entity dcfifo_rof1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_h09:dffpipe17\|dffe18a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_h09:dffpipe17\|dffe18a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1500569859169 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_g09:dffpipe14\|dffe15a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_g09:dffpipe14\|dffe15a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1500569859169 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1500569859169 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1500569859169 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1500569859169 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1500569859169 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Assembler" 0 -1 1500569859169 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED" "*ws_dgrp\|dffpipe_ed9:dffpipe15\|dffe16a* clock or keeper or register or port or pin or cell or partition " "Ignored filter: *ws_dgrp\|dffpipe_ed9:dffpipe15\|dffe16a* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } {  } 0 332173 "Ignored filter: %1!s! could not be matched with a %2!s!" 0 0 "Assembler" 0 -1 1500569859330 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON" "set_false_path Argument <to> is not an object ID " "Ignored set_false_path: Argument <to> is not an object ID" {  } {  } 0 332048 "Ignored %1!s!: %2!s!" 0 0 "Assembler" 0 -1 1500569859330 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED" "*rs_dgwp\|dffpipe_cd9:dffpipe11\|dffe12a* clock or keeper or register or port or pin or cell or partition " "Ignored filter: *rs_dgwp\|dffpipe_cd9:dffpipe11\|dffe12a* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } {  } 0 332173 "Ignored filter: %1!s! could not be matched with a %2!s!" 0 0 "Assembler" 0 -1 1500569859338 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON" "set_false_path Argument <to> is not an object ID " "Ignored set_false_path: Argument <to> is not an object ID" {  } {  } 0 332048 "Ignored %1!s!: %2!s!" 0 0 "Assembler" 0 -1 1500569859338 ""}
{ "Info" "ISTA_SDC_FOUND" "../../fpga/platforms/bladerf/constraints/bladerf.sdc " "Reading SDC File: '../../fpga/platforms/bladerf/constraints/bladerf.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Assembler" 0 -1 1500569859362 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{U_fx3_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -phase -18.00 -duty_cycle 50.00 -name \{U_fx3_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{U_fx3_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{U_fx3_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -phase -18.00 -duty_cycle 50.00 -name \{U_fx3_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{U_fx3_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1500569859368 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{U_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 12 -multiply_by 25 -duty_cycle 50.00 -name \{U_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{U_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{U_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 12 -multiply_by 25 -duty_cycle 50.00 -name \{U_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{U_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1500569859368 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{U_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 4 -multiply_by 5 -duty_cycle 50.00 -name \{U_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{U_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{U_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 4 -multiply_by 5 -duty_cycle 50.00 -name \{U_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{U_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1500569859368 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{U_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 24 -multiply_by 5 -duty_cycle 50.00 -name \{U_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{U_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{U_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 24 -multiply_by 5 -duty_cycle 50.00 -name \{U_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{U_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1500569859368 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{U_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 96 -multiply_by 5 -duty_cycle 50.00 -name \{U_pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} \{U_pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} " "create_generated_clock -source \{U_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 96 -multiply_by 5 -duty_cycle 50.00 -name \{U_pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} \{U_pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1500569859368 ""}  } {  } 0 332110 "%1!s!" 0 0 "Assembler" 0 -1 1500569859368 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Assembler" 0 -1 1500569859368 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "bladerf.sdc 115 fx3_gpif*rx_enable clock or keeper or register or port or pin or cell or partition " "Ignored filter at bladerf.sdc(115): fx3_gpif*rx_enable could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/spex/Downloads/bladerf-dvbs2/hdl/fpga/platforms/bladerf/constraints/bladerf.sdc" "" { Text "/home/spex/Downloads/bladerf-dvbs2/hdl/fpga/platforms/bladerf/constraints/bladerf.sdc" 115 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Assembler" 0 -1 1500569859394 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "bladerf.sdc 115 rx_meta_fifo*:wraclr\|* clock or keeper or register or port or pin or cell or partition " "Ignored filter at bladerf.sdc(115): rx_meta_fifo*:wraclr\|* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/spex/Downloads/bladerf-dvbs2/hdl/fpga/platforms/bladerf/constraints/bladerf.sdc" "" { Text "/home/spex/Downloads/bladerf-dvbs2/hdl/fpga/platforms/bladerf/constraints/bladerf.sdc" 115 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Assembler" 0 -1 1500569859396 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path bladerf.sdc 115 Argument <from> is not an object ID " "Ignored set_false_path at bladerf.sdc(115): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{fx3_gpif*rx_enable\} -to \{rx_meta_fifo*:wraclr\|*\} " "set_false_path -from \{fx3_gpif*rx_enable\} -to \{rx_meta_fifo*:wraclr\|*\}" {  } { { "/home/spex/Downloads/bladerf-dvbs2/hdl/fpga/platforms/bladerf/constraints/bladerf.sdc" "" { Text "/home/spex/Downloads/bladerf-dvbs2/hdl/fpga/platforms/bladerf/constraints/bladerf.sdc" 115 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1500569859396 ""}  } { { "/home/spex/Downloads/bladerf-dvbs2/hdl/fpga/platforms/bladerf/constraints/bladerf.sdc" "" { Text "/home/spex/Downloads/bladerf-dvbs2/hdl/fpga/platforms/bladerf/constraints/bladerf.sdc" 115 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Assembler" 0 -1 1500569859396 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path bladerf.sdc 115 Argument <to> is not an object ID " "Ignored set_false_path at bladerf.sdc(115): Argument <to> is not an object ID" {  } { { "/home/spex/Downloads/bladerf-dvbs2/hdl/fpga/platforms/bladerf/constraints/bladerf.sdc" "" { Text "/home/spex/Downloads/bladerf-dvbs2/hdl/fpga/platforms/bladerf/constraints/bladerf.sdc" 115 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Assembler" 0 -1 1500569859396 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "bladerf.sdc 116 rx_fifo*:wraclr\|* clock or keeper or register or port or pin or cell or partition " "Ignored filter at bladerf.sdc(116): rx_fifo*:wraclr\|* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/spex/Downloads/bladerf-dvbs2/hdl/fpga/platforms/bladerf/constraints/bladerf.sdc" "" { Text "/home/spex/Downloads/bladerf-dvbs2/hdl/fpga/platforms/bladerf/constraints/bladerf.sdc" 116 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Assembler" 0 -1 1500569859398 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path bladerf.sdc 116 Argument <from> is not an object ID " "Ignored set_false_path at bladerf.sdc(116): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{fx3_gpif*rx_enable\} -to \{rx_fifo*:wraclr\|*\} " "set_false_path -from \{fx3_gpif*rx_enable\} -to \{rx_fifo*:wraclr\|*\}" {  } { { "/home/spex/Downloads/bladerf-dvbs2/hdl/fpga/platforms/bladerf/constraints/bladerf.sdc" "" { Text "/home/spex/Downloads/bladerf-dvbs2/hdl/fpga/platforms/bladerf/constraints/bladerf.sdc" 116 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1500569859398 ""}  } { { "/home/spex/Downloads/bladerf-dvbs2/hdl/fpga/platforms/bladerf/constraints/bladerf.sdc" "" { Text "/home/spex/Downloads/bladerf-dvbs2/hdl/fpga/platforms/bladerf/constraints/bladerf.sdc" 116 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Assembler" 0 -1 1500569859398 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path bladerf.sdc 116 Argument <to> is not an object ID " "Ignored set_false_path at bladerf.sdc(116): Argument <to> is not an object ID" {  } { { "/home/spex/Downloads/bladerf-dvbs2/hdl/fpga/platforms/bladerf/constraints/bladerf.sdc" "" { Text "/home/spex/Downloads/bladerf-dvbs2/hdl/fpga/platforms/bladerf/constraints/bladerf.sdc" 116 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Assembler" 0 -1 1500569859398 ""}
{ "Info" "ISTA_SDC_FOUND" "../../fpga/ip/altera/nios_system/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: '../../fpga/ip/altera/nios_system/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Assembler" 0 -1 1500569859398 ""}
{ "Info" "ISTA_SDC_FOUND" "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu.sdc " "Reading SDC File: '../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Assembler" 0 -1 1500569859435 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Assembler" 0 -1 1500569859762 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Assembler" 0 -1 1500569859766 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 17 clocks " "Found 17 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1500569859767 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1500569859767 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1500569859767 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  26.041     c4_clock " "  26.041     c4_clock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1500569859767 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  12.500  c4_tx_clock " "  12.500  c4_tx_clock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1500569859767 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  12.500 c4_tx_virtual " "  12.500 c4_tx_virtual" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1500569859767 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000     fx3_pclk " "  10.000     fx3_pclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1500569859767 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000  fx3_virtual " "  10.000  fx3_virtual" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1500569859767 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  26.041  lms_pll_out " "  26.041  lms_pll_out" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1500569859767 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  31.250 lms_rx_clock_out " "  31.250 lms_rx_clock_out" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1500569859767 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  31.250 lms_rx_virtual " "  31.250 lms_rx_virtual" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1500569859767 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  49.998 lms_sclk_pin " "  49.998 lms_sclk_pin" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1500569859767 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  49.998 lms_sclk_reg " "  49.998 lms_sclk_reg" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1500569859767 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 ref_vctcxo_tune " " 100.000 ref_vctcxo_tune" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1500569859767 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 U_fx3_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  10.000 U_fx3_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1500569859767 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  12.499 U_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  12.499 U_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1500569859767 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.832 U_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "  20.832 U_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1500569859767 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 124.996 U_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " " 124.996 U_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1500569859767 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 499.987 U_pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " " 499.987 U_pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1500569859767 ""}  } {  } 0 332111 "%1!s!" 0 0 "Assembler" 0 -1 1500569859767 ""}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Starting Vectorless Power Activity Estimation" {  } {  } 0 223000 "Starting Vectorless Power Activity Estimation" 0 0 "Assembler" 0 -1 1500569859990 ""}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Completed Vectorless Power Activity Estimation" {  } {  } 0 223001 "Completed Vectorless Power Activity Estimation" 0 0 "Assembler" 0 -1 1500569860329 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1500569861024 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1500569861078 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 12 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1020 " "Peak virtual memory: 1020 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1500569861739 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 20 12:57:41 2017 " "Processing ended: Thu Jul 20 12:57:41 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1500569861739 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1500569861739 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1500569861739 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1500569861739 ""}
