head	1.5;
access;
symbols
	OPENBSD_5_8:1.4.0.4
	OPENBSD_5_8_BASE:1.4
	OPENBSD_5_7:1.4.0.2
	OPENBSD_5_7_BASE:1.4
	v10_2_9:1.1.1.2
	v10_2_7:1.1.1.2
	OPENBSD_5_6:1.2.0.22
	OPENBSD_5_6_BASE:1.2
	v10_2_3:1.1.1.2
	OPENBSD_5_5:1.2.0.20
	OPENBSD_5_5_BASE:1.2
	v9_2_5:1.1.1.2
	v9_2_3:1.1.1.2
	v9_2_2:1.1.1.2
	v9_2_1:1.1.1.2
	v9_2_0:1.1.1.2
	OPENBSD_5_4:1.2.0.18
	OPENBSD_5_4_BASE:1.2
	OPENBSD_5_3:1.2.0.16
	OPENBSD_5_3_BASE:1.2
	OPENBSD_5_2:1.2.0.14
	OPENBSD_5_2_BASE:1.2
	OPENBSD_5_1_BASE:1.2
	OPENBSD_5_1:1.2.0.12
	v7_10_3:1.1.1.2
	OPENBSD_5_0:1.2.0.10
	OPENBSD_5_0_BASE:1.2
	OPENBSD_4_9:1.2.0.6
	OPENBSD_4_9_BASE:1.2
	OPENBSD_4_8:1.2.0.8
	OPENBSD_4_8_BASE:1.2
	OPENBSD_4_7:1.2.0.4
	OPENBSD_4_7_BASE:1.2
	OPENBSD_4_6:1.2.0.2
	OPENBSD_4_6_BASE:1.2
	OPENBSD_4_5:1.1.1.1.0.8
	OPENBSD_4_5_BASE:1.1.1.1
	OPENBSD_4_4:1.1.1.1.0.6
	OPENBSD_4_4_BASE:1.1.1.1
	OPENBSD_4_3_BASE:1.1.1.1
	OPENBSD_4_3:1.1.1.1.0.4
	v7_0_1:1.1.1.1
	OPENBSD_4_2:1.1.1.1.0.2
	OPENBSD_4_2_BASE:1.1.1.1
	v6_5_2:1.1.1.1
	v6_5_1:1.1.1.1
	mesa:1.1.1;
locks; strict;
comment	@ * @;


1.5
date	2015.12.23.05.17.51;	author jsg;	state dead;
branches;
next	1.4;
commitid	TnlogFl9nOv2eaRf;

1.4
date	2015.02.20.23.09.58;	author jsg;	state Exp;
branches;
next	1.3;
commitid	4ry2gvZGMXkCUD2n;

1.3
date	2015.01.25.14.41.21;	author jsg;	state dead;
branches;
next	1.2;
commitid	mcxB0JvoI9gTDYXU;

1.2
date	2009.05.17.20.26.40;	author matthieu;	state Exp;
branches;
next	1.1;

1.1
date	2006.11.25.18.53.44;	author matthieu;	state Exp;
branches
	1.1.1.1;
next	;

1.1.1.1
date	2006.11.25.18.53.44;	author matthieu;	state Exp;
branches;
next	1.1.1.2;

1.1.1.2
date	2011.10.23.13.29.42;	author matthieu;	state Exp;
branches;
next	;


desc
@@


1.5
log
@remove the now unused Mesa 10.2.9 code
@
text
@/**
 * \file server/radeon_dri.h
 * \brief Radeon server-side structures.
 * 
 * \author Kevin E. Martin <martin@@xfree86.org>
 * \author Rickard E. Faith <faith@@valinux.com>
 */

/*
 * Copyright 2000 ATI Technologies Inc., Markham, Ontario,
 *                VA Linux Systems Inc., Fremont, California.
 *
 * All Rights Reserved.
 *
 * Permission is hereby granted, free of charge, to any person obtaining
 * a copy of this software and associated documentation files (the
 * "Software"), to deal in the Software without restriction, including
 * without limitation on the rights to use, copy, modify, merge,
 * publish, distribute, sublicense, and/or sell copies of the Software,
 * and to permit persons to whom the Software is furnished to do so,
 * subject to the following conditions:
 *
 * The above copyright notice and this permission notice (including the
 * next paragraph) shall be included in all copies or substantial
 * portions of the Software.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
 * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
 * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
 * NON-INFRINGEMENT.  IN NO EVENT SHALL ATI, VA LINUX SYSTEMS AND/OR
 * THEIR SUPPLIERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY,
 * WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
 * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
 * DEALINGS IN THE SOFTWARE.
 */


#ifndef _RADEON_DRI_
#define _RADEON_DRI_

#include "xf86drm.h"
#include "drm.h"
#include "radeon_drm.h"

/* DRI Driver defaults */
#define RADEON_DEFAULT_CP_PIO_MODE    RADEON_CSQ_PRIPIO_INDPIO
#define RADEON_DEFAULT_CP_BM_MODE     RADEON_CSQ_PRIBM_INDBM
#define RADEON_DEFAULT_AGP_MODE       1
#define RADEON_DEFAULT_AGP_FAST_WRITE 0
#define RADEON_DEFAULT_AGP_SIZE       8 /* MB (must be 2^n and > 4MB) */
#define RADEON_DEFAULT_RING_SIZE      1 /* MB (must be page aligned) */
#define RADEON_DEFAULT_BUFFER_SIZE    2 /* MB (must be page aligned) */
#define RADEON_DEFAULT_AGP_TEX_SIZE   1 /* MB (must be page aligned) */
#define RADEON_DEFAULT_CP_TIMEOUT     10000  /* usecs */
#define RADEON_DEFAULT_PAGE_FLIP      0 /* page flipping diabled */
#define RADEON_BUFFER_ALIGN           0x00000fff

/**
 * \brief Radeon DRI driver private data.
 */
typedef struct {
    /**
     * \name DRI screen private data
     */
    /*@@{*/
    int           deviceID;	 /**< \brief PCI device ID */
    int           width;	 /**< \brief width in pixels of display */
    int           height;	 /**< \brief height in scanlines of display */
    int           depth;	 /**< \brief depth of display (8, 15, 16, 24) */
    int           bpp;		 /**< \brief bit depth of display (8, 16, 24, 32) */

    int           IsPCI;	 /**< \brief is current card a PCI card? */
    int           AGPMode;	 /**< \brief AGP mode */

    int           frontOffset;   /**< \brief front buffer offset */
    int           frontPitch;	 /**< \brief front buffer pitch */
    int           backOffset;    /**< \brief shared back buffer offset */
    int           backPitch;     /**< \brief shared back buffer pitch */
    int           depthOffset;   /**< \brief shared depth buffer offset */
    int           depthPitch;    /**< \brief shared depth buffer pitch */
    int           textureOffset; /**< \brief start of texture data in frame buffer */
    int           textureSize;   /**< \brief size of texture date */
    int           log2TexGran;   /**< \brief log2 texture granularity */
    /*@@}*/

    /**
     * \name MMIO register data
     */
    /*@@{*/
    drm_handle_t     registerHandle; /**< \brief MMIO register map size */
    drmSize       registerSize;   /**< \brief MMIO register map handle */
    /*@@}*/

    /**
     * \name CP in-memory status information
     */
    /*@@{*/
    drm_handle_t     statusHandle;   /**< \brief status map handle */
    drmSize       statusSize;     /**< \brief status map size */
    /*@@}*/

    /**
     * \name CP AGP Texture data
     */
    /*@@{*/
    drm_handle_t     gartTexHandle;   /**< \brief AGP texture area map handle */
    drmSize       gartTexMapSize;  /**< \brief AGP texture area map size */
    int           log2GARTTexGran; /**< \brief AGP texture granularity in log base 2 */
    int           gartTexOffset;   /**< \brief AGP texture area offset in AGP space */
    /*@@}*/

    unsigned int  sarea_priv_offset; /**< \brief offset of the private SAREA data*/
} RADEONDRIRec, *RADEONDRIPtr;

#endif
@


1.4
log
@Merge Mesa 10.2.9
@
text
@@


1.3
log
@Merge Mesa 10.4.3
Tested by matthieu@@ mpi@@ and myself.  landry@@ ran a ports bulk build.
kettenis@@ tracked down the cause of an alignment fault on archs
that require strict eight byte pointer alignment.
@
text
@@


1.2
log
@Update to Mesa 7.4.2. Tested by oga@@, ckuethe@@ and naddy@@.
@
text
@@


1.1
log
@Initial revision
@
text
@a36 1
/* $XFree86: xc/programs/Xserver/hw/xfree86/drivers/ati/radeon_dri.h,v 1.3 2002/04/24 16:20:40 martin Exp $ */
@


1.1.1.1
log
@Import MesaLibs 6.5.1. (in dist/ since its code is shared between lib 
and xserver)...
@
text
@@


1.1.1.2
log
@Import Mesa 7.10.3
@
text
@d37 1
@

