Release 14.7 Drc P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Fri Jun 20 10:56:34 2025

drc -z Top_Level.ncd Top_Level.pcf

INFO:PhysDesignRules:1861 - To achieve optimal frequency synthesis performance
   with the CLKFX and CLKFX180 outputs of the DCM comp XLXI_23/u0/u0, consult
   the device Data Sheet.
DRC detected 0 errors and 0 warnings.
