# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../zipi8_1ipc.srcs/sources_1/new/decode4_pc_statck.vhd" \
"../../../../zipi8_1ipc.srcs/sources_1/new/decode4alu.vhd" \
"../../../../zipi8_1ipc.srcs/sources_1/new/mux_outputs_from_alu_spm_input_ports.vhd" \
"../../../../zipi8_1ipc.srcs/sources_1/imports/new/op_codes.vhd" \
"../../../../zipi8_1ipc.srcs/sources_1/new/ram.vhd" \
"../../../../zipi8_1ipc.srcs/sources_1/new/ram32m_behav.vhd" \
"../../../../zipi8_1ipc.srcs/sources_1/new/sel_of_2nd_op_to_alu_and_port_id.vhd" \
"../../../../zipi8_1ipc.srcs/sources_1/new/sel_of_out_port_value.vhd" \
"../../../../zipi8_1ipc.srcs/sources_1/new/shift_and_rotate_operations.vhd" \
"../../../../zipi8_1ipc.srcs/sources_1/new/spm_with_output_reg.vhd" \
"../../../../zipi8_1ipc.srcs/sources_1/new/top.vhd" \
"../../../../zipi8_1ipc.srcs/sources_1/new/two_banks_of_16_gp_reg.vhd" \
"../../../../zipi8_1ipc.srcs/sources_1/new/x12_bit_program_address_generator.vhd" \

vhdl2008 xil_defaultlib  \
"../../../../zipi8_1ipc.srcs/sources_1/new/arith_and_logic_operations.vhd" \
"../../../../zipi8_1ipc.srcs/sources_1/new/decode4_strobes_enables.vhd" \
"../../../../zipi8_1ipc.srcs/sources_1/new/flags.vhd" \
"../../../../zipi8_1ipc.srcs/sources_1/new/program_counter.vhd" \
"../../../../zipi8_1ipc.srcs/sources_1/new/register_bank_control.vhd" \
"../../../../zipi8_1ipc.srcs/sources_1/new/stack.vhd" \
"../../../../zipi8_1ipc.srcs/sources_1/new/state_machine.vhd" \
"../../../../zipi8_1ipc.srcs/sources_1/imports/new/zipi8.vhd" \
"../../../../zipi8_1ipc.srcs/sim_1/new/test_zipi8.vhd" \

# Do not sort compile order
nosort
