Enter the number of nodes (Branching points, gates, inputs, outputs): 
Enter the number of edges (Wires): 
Enter connections in netlist format (node1 node2 wireid): 
Enter the type of node: 
 -2: output
 -1: input
 0: branching point
 1: AND
 2: OR
 3: NAND
 4: NOR
 5: XOR
 6: XNOR
 7: NOT
1: 6 1 ;
2: 8 2 ;
3: 12 3 ;
4: 7 4 ;
5: 9 5 ;
6: 10 6 ;
7: 13 7 ;
8: 14 8 ;
9: 11 9 ;
10: 15 10 ;
11: 16 11 ;
12: 6 12 ;7 13 ;
13: 8 14 ;9 15 ;
14: 10 16 ;11 17 ;
15: 
16: 
Node 1 is of type -1
Node 2 is of type -1
Node 3 is of type -1
Node 4 is of type -1
Node 5 is of type -1
Node 6 is of type 3
Node 7 is of type 3
Node 8 is of type 3
Node 9 is of type 3
Node 10 is of type 3
Node 11 is of type 3
Node 12 is of type 0
Node 13 is of type 0
Node 14 is of type 0
Node 15 is of type -2
Node 16 is of type -2
Objective: 1 1 1
Backtraced: 1 1 1 forward implying
Objective: -1 -1 -1
Backtracking, forward implying
Objective: -1 -1 -1
Invalid input
Fault 0on wire 1 cannot be detected by any test vector
Objective: -1 -1 -1
Fault 1on wire 1 cannot be detected by any test vector
Objective: 3 3 1
Backtraced: 3 3 1 forward implying
Objective: -1 -1 -1
Backtracking, forward implying
Objective: -1 -1 -1
Invalid input
Fault 0on wire 3 cannot be detected by any test vector
Objective: -1 -1 -1
Fault 1on wire 3 cannot be detected by any test vector
Objective: -1 -1 -1
Fault 0on wire 6 cannot be detected by any test vector
Objective: -1 -1 -1
Fault 1on wire 6 cannot be detected by any test vector
Objective: -1 -1 -1
Fault 0on wire 7 cannot be detected by any test vector
Objective: -1 -1 -1
Fault 1on wire 7 cannot be detected by any test vector
Objective: 8 8 1

8
Backtraced: 2 2 0 forward implying
Objective: -1 -1 -1
Backtracking, forward implying
Objective: 8 8 1

8

13

7
Backtraced: 4 4 1 forward implying
Objective: 8 8 1

8

13

7

12
Backtracking, forward implying
Objective: 8 8 1

8

13

7

12
Invalid input
Invalid input
Fault 0on wire 8 cannot be detected by any test vector
Objective: 8 8 0

8

13

7

12
Fault 1on wire 8 cannot be detected by any test vector
Objective: -1 -1 -1
Fault 0on wire 12 cannot be detected by any test vector
Objective: -1 -1 -1
Fault 1on wire 12 cannot be detected by any test vector
Objective: -1 -1 -1
Fault 0on wire 13 cannot be detected by any test vector
Objective: -1 -1 -1
Fault 1on wire 13 cannot be detected by any test vector
Objective: -1 -1 -1
Fault 0on wire 14 cannot be detected by any test vector
Objective: -1 -1 -1
Fault 1on wire 14 cannot be detected by any test vector
Objective: -1 -1 -1
Fault 0on wire 15 cannot be detected by any test vector
Objective: -1 -1 -1
Fault 1on wire 15 cannot be detected by any test vector
Objective: 14 16 1

14

8

13

7

12
Fault 0on wire 16 cannot be detected by any test vector
Objective: 14 16 0

14

8

13

7

12
Fault 1on wire 16 cannot be detected by any test vector
Objective: 14 17 1

14

8

13

7

12
Fault 0on wire 17 cannot be detected by any test vector
Objective: 14 17 0

14

8

13

7

12
Fault 1on wire 17 cannot be detected by any test vector
