/*!
 * \file pwr.hpp
 * \brief Header file for power functions
 * \author Mason Roach
 * \date May 17, 2021
 */

#ifndef __PWR_CORE_H
#define __PWR_CORE_H
// =============================================================================
// Defines
// =============================================================================
#include "stm32wb_corelib.hpp"

#define PWR_CR1_LPSMS_POS (0)
#define PWR_CR1_LPSMS_MASK (0x7 << PWR_CR1_LPSMS_POS)
#define PWR_CR1_FPDR_POS (4)
#define PWR_CR1_FPDR_MASK (0x1 << PWR_CR1_FPDR_POS)
#define PWR_CR1_FPDS_POS (5)
#define PWR_CR1_FPDS_MASK (0x1 << PWR_CR1_FPDS_POS)
#define PWR_CR1_DBP_POS (8)
#define PWR_CR1_DBP_MASK (0x1 << PWR_CR1_DBP_POS)
#define PWR_CR1_VOS_POS (9)
#define PWR_CR1_VOS_MASK (0x3 << PWR_CR1_VOS_POS)
#define PWR_CR1_LPR_POS (14)
#define PWR_CR1_LPR_MASK (0x1 << PWR_CR1_LPR_POS)

#define PWR_CR2_PVDE_POS (0)
#define PWR_CR2_PVDE_MASK (0x1 << PWR_CR2_PVDE_POS)
#define PWR_CR2_PLS_POS (1)
#define PWR_CR2_PLS_MASK (0x7 << PWR_CR2_PLS_POS)
#define PWR_CR2_PVME1_POS (4)
#define PWR_CR2_PVME1_MASK (0x1 << PWR_CR2_PVME1_POS)
#define PWR_CR2_PVME3_POS (6)
#define PWR_CR2_PVME3_MASK (0x1 << PWR_CR2_PVME3_POS)
#define PWR_CR2_USV_POS (10)
#define PWR_CR2_USV_MASK (0x1 << PWR_CR2_USV_POS)

#define PWR_CR3_EWUP1_POS (0)
#define PWR_CR3_EWUP1_MASK (0x1 << PWR_CR3_EWUP1_POS)
#define PWR_CR3_EWUP2_POS (1)
#define PWR_CR3_EWUP2_MASK (0x1 << PWR_CR3_EWUP2_POS)
#define PWR_CR3_EWUP3_POS (2)
#define PWR_CR3_EWUP3_MASK (0x1 << PWR_CR3_EWUP3_POS)
#define PWR_CR3_EWUP4_POS (3)
#define PWR_CR3_EWUP4_MASK (0x1 << PWR_CR3_EWUP4_POS)
#define PWR_CR3_EWUP5_POS (4)
#define PWR_CR3_EWUP5_MASK (0x1 << PWR_CR3_EWUP5_POS)
#define PWR_CR3_EBORHSMPSFB_POS (8)
#define PWR_CR3_EBORHSMPSFB_MASK (0x1 << PWR_CR3_EBORHSMPSFB_POS)
#define PWR_CR3_RRS_POS (9)
#define PWR_CR3_RRS_MASK (0x1 << PWR_CR3_RRS_POS)
#define PWR_CR3_APC_POS (10)
#define PWR_CR3_APC_MASK (0x1 << PWR_CR3_APC_POS)
#define PWR_CR3_ECRPE_POS (11)
#define PWR_CR3_ECRPE_MASK (0x1 << PWR_CR3_ECRPE_POS)
#define PWR_CR3_EBLEA_POS (12)
#define PWR_CR3_EBLEA_MASK (0x1 << PWR_CR3_EBLEA_POS)
#define PWR_CR3_E802A_POS (13)
#define PWR_CR3_E802A_MASK (0x1 << PWR_CR3_E802A_POS)
#define PWR_CR3_EC2H_POS (14)
#define PWR_CR3_EC2H_MASK (0x1 << PWR_CR3_EC2H_POS)
#define PWR_CR3_EIWUL_POS (15)
#define PWR_CR3_EIWUL_MASK (0x1 << PWR_CR3_EIWUL_POS)

#define PWR_CR4_WP1_POS (0)
#define PWR_CR4_WP1_MASK (0x1 << PWR_CR4_WP1_POS)
#define PWR_CR4_WP2_POS (1)
#define PWR_CR4_WP2_MASK (0x1 << PWR_CR4_WP2_POS)
#define PWR_CR4_WP3_POS (2)
#define PWR_CR4_WP3_MASK (0x1 << PWR_CR4_WP3_POS)
#define PWR_CR4_WP4_POS (3)
#define PWR_CR4_WP4_MASK (0x1 << PWR_CR4_WP4_POS)
#define PWR_CR4_WP5_POS (4)
#define PWR_CR4_WP5_MASK (0x1 << PWR_CR4_WP5_POS)
#define PWR_CR4_VBE_POS (8)
#define PWR_CR4_VBE_MASK (0x1 << PWR_CR4_VBE_POS)
#define PWR_CR4_VBRS_POS (9)
#define PWR_CR4_VBRS_MASK (0x1 << PWR_CR4_VBRS_POS)
#define PWR_CR4_C2BOOT_POS (15)
#define PWR_CR4_C2BOOT_MASK (0x1 << PWR_CR4_C2BOOT_POS)

#define PWR_SR1_WUF1_POS (0)
#define PWR_SR1_WUF1_MASK (0x1 << PWR_SR1_WUF1_POS)
#define PWR_SR1_WUF2_POS (1)
#define PWR_SR1_WUF2_MASK (0x1 << PWR_SR1_WUF2_POS)
#define PWR_SR1_WUF3_POS (2)
#define PWR_SR1_WUF3_MASK (0x1 << PWR_SR1_WUF3_POS)
#define PWR_SR1_WUF4_POS (3)
#define PWR_SR1_WUF4_MASK (0x1 << PWR_SR1_WUF4_POS)
#define PWR_SR1_WUF5_POS (4)
#define PWR_SR1_WUF5_MASK (0x1 << PWR_SR1_WUF5_POS)
#define PWR_SR1_SMPSFBF_POS (7)
#define PWR_SR1_SMPSFBF_MASK (0x1 << PWR_SR1_SMPSFBF_POS)
#define PWR_SR1_BORHF_POS (8)
#define PWR_SR1_BORHF_MASK (0x1 << PWR_SR1_BORHF_POS)
#define PWR_SR1_BLEWUF_POS (9)
#define PWR_SR1_BLEWUF_MASK (0x1 << PWR_SR1_BLEWUF_POS)
#define PWR_SR1_802WUF_POS (10)
#define PWR_SR1_802WUF_MASK (0x1 << PWR_SR1_802WUF_POS)
#define PWR_SR1_CRPEF_POS (11)
#define PWR_SR1_CRPEF_MASK (0x1 << PWR_SR1_CRPEF_POS)
#define PWR_SR1_BLEAF_POS (12)
#define PWR_SR1_BLEAF_MASK (0x1 << PWR_SR1_BLEAF_POS)
#define PWR_SR1_802AF_POS (13)
#define PWR_SR1_802AF_MASK (0x1 << PWR_SR1_802AF_POS)
#define PWR_SR1_C2HF_POS (14)
#define PWR_SR1_C2HF_MASK (0x1 << PWR_SR1_C2HF_POS)
#define PWR_SR1_WUFI_POS (15)
#define PWR_SR1_WUFI_MASK (0x1 << PWR_SR1_WUFI_POS)

#define PWR_SR2_SMPSBF_POS (0)
#define PWR_SR2_SMPSBF_MASK (0x1 << PWR_SR2_SMPSBF_POS)
#define PWR_SR2_SMPSF_POS (1)
#define PWR_SR2_SMPSF_MASK (0x1 << PWR_SR2_SMPSF_POS)
#define PWR_SR2_REGLPS_POS (8)
#define PWR_SR2_REGLPS_MASK (0x1 << PWR_SR2_REGLPS_POS)
#define PWR_SR2_REGLPF_POS (9)
#define PWR_SR2_REGLPF_MASK (0x1 << PWR_SR2_REGLPF_POS)
#define PWR_SR2_VOSF_POS (10)
#define PWR_SR2_VOSF_MASK (0x1 << PWR_SR2_VOSF_POS)
#define PWR_SR2_PVDO_POS (11)
#define PWR_SR2_PVDO_MASK (0x1 << PWR_SR2_PVDO_POS)
#define PWR_SR2_PVMO1_POS (12)
#define PWR_SR2_PVMO1_MASK (0x1 << PWR_SR2_PVMO1_POS)
#define PWR_SR2_PVMO3_POS (14)
#define PWR_SR2_PVMO3_MASK (0x1 << PWR_SR2_PVMO3_POS)

#define PWR_SCR_CWUF1_POS (0)
#define PWR_SCR_CWUF1_MASK (0x1 << PWR_SCR_CWUF1_POS)
#define PWR_SCR_CWUF2_POS (1)
#define PWR_SCR_CWUF2_MASK (0x1 << PWR_SCR_CWUF2_POS)
#define PWR_SCR_CWUF3_POS (2)
#define PWR_SCR_CWUF3_MASK (0x1 << PWR_SCR_CWUF3_POS)
#define PWR_SCR_CWUF4_POS (3)
#define PWR_SCR_CWUF4_MASK (0x1 << PWR_SCR_CWUF4_POS)
#define PWR_SCR_CWUF5_POS (4)
#define PWR_SCR_CWUF5_MASK (0x1 << PWR_SCR_CWUF5_POS)
#define PWR_SCR_CSMPSFBF_POS (7)
#define PWR_SCR_CSMPSFBF_MASK (0x1 << PWR_SCR_CSMPSFBF_POS)
#define PWR_SCR_CBORHF_POS (8)
#define PWR_SCR_CBORHF_MASK (0x1 << PWR_SCR_CBORHF_POS)
#define PWR_SCR_CBLEWUF_POS (9)
#define PWR_SCR_CBLEWUF_MASK (0x1 << PWR_SCR_CBLEWUF_POS)
#define PWR_SCR_C802WUF_POS (10)
#define PWR_SCR_C802WUF_MASK (0x1 << PWR_SCR_C802WUF_POS)
#define PWR_SCR_CCRPEF_POS (11)
#define PWR_SCR_CCRPEF_MASK (0x1 << PWR_SCR_CCRPEF_POS)
#define PWR_SCR_CBLEAF_POS (12)
#define PWR_SCR_CBLEAF_MASK (0x1 << PWR_SCR_CBLEAF_POS)
#define PWR_SCR_C802AF_POS (13)
#define PWR_SCR_C802AF_MASK (0x1 << PWR_SCR_C802AF_POS)
#define PWR_SCR_CC2HF_POS (14)
#define PWR_SCR_CC2HF_MASK (0x1 << PWR_SCR_CC2HF_POS)

#define PWR_CR5_SMPSVOS_POS (0)
#define PWR_CR5_SMPSVOS_MASK (0xF << PWR_CR5_SMPSVOS_POS)
#define PWR_CR5_SMPSSC_POS (4)
#define PWR_CR5_SMPSSC_MASK (0x7 << PWR_CR5_SMPSSC_POS)
#define PWR_CR5_BORHC_POS (8)
#define PWR_CR5_BORHC_MASK (0x1 << PWR_CR5_BORHC_POS)
#define PWR_CR5_SMPSEN_POS (15)
#define PWR_CR5_SMPSEN_MASK (0x1 << PWR_CR5_SMPSEN_POS)

#define PWR_PUCRA_PU0_POS (0)
#define PWR_PUCRA_PU0_MASK (0x1 << PWR_PUCRA_PU0_POS)
#define PWR_PUCRA_PU1_POS (1)
#define PWR_PUCRA_PU1_MASK (0x1 << PWR_PUCRA_PU1_POS)
#define PWR_PUCRA_PU2_POS (2)
#define PWR_PUCRA_PU2_MASK (0x1 << PWR_PUCRA_PU2_POS)
#define PWR_PUCRA_PU3_POS (3)
#define PWR_PUCRA_PU3_MASK (0x1 << PWR_PUCRA_PU3_POS)
#define PWR_PUCRA_PU4_POS (4)
#define PWR_PUCRA_PU4_MASK (0x1 << PWR_PUCRA_PU4_POS)
#define PWR_PUCRA_PU5_POS (5)
#define PWR_PUCRA_PU5_MASK (0x1 << PWR_PUCRA_PU5_POS)
#define PWR_PUCRA_PU6_POS (6)
#define PWR_PUCRA_PU6_MASK (0x1 << PWR_PUCRA_PU6_POS)
#define PWR_PUCRA_PU7_POS (7)
#define PWR_PUCRA_PU7_MASK (0x1 << PWR_PUCRA_PU7_POS)
#define PWR_PUCRA_PU8_POS (8)
#define PWR_PUCRA_PU8_MASK (0x1 << PWR_PUCRA_PU8_POS)
#define PWR_PUCRA_PU9_POS (9)
#define PWR_PUCRA_PU9_MASK (0x1 << PWR_PUCRA_PU9_POS)
#define PWR_PUCRA_PU10_POS (10)
#define PWR_PUCRA_PU10_MASK (0x1 << PWR_PUCRA_PU10_POS)
#define PWR_PUCRA_PU11_POS (11)
#define PWR_PUCRA_PU11_MASK (0x1 << PWR_PUCRA_PU11_POS)
#define PWR_PUCRA_PU12_POS (12)
#define PWR_PUCRA_PU12_MASK (0x1 << PWR_PUCRA_PU12_POS)
#define PWR_PUCRA_PU13_POS (13)
#define PWR_PUCRA_PU13_MASK (0x1 << PWR_PUCRA_PU13_POS)
#define PWR_PUCRA_PU14_POS (14)
#define PWR_PUCRA_PU14_MASK (0x1 << PWR_PUCRA_PU14_POS)
#define PWR_PUCRA_PU15_POS (15)
#define PWR_PUCRA_PU15_MASK (0x1 << PWR_PUCRA_PU15_POS)

#define PWR_PDCRA_PD0_POS (0)
#define PWR_PDCRA_PD0_MASK (0x1 << PWR_PDCRA_PD0_POS)
#define PWR_PDCRA_PD1_POS (1)
#define PWR_PDCRA_PD1_MASK (0x1 << PWR_PDCRA_PD1_POS)
#define PWR_PDCRA_PD2_POS (2)
#define PWR_PDCRA_PD2_MASK (0x1 << PWR_PDCRA_PD2_POS)
#define PWR_PDCRA_PD3_POS (3)
#define PWR_PDCRA_PD3_MASK (0x1 << PWR_PDCRA_PD3_POS)
#define PWR_PDCRA_PD4_POS (4)
#define PWR_PDCRA_PD4_MASK (0x1 << PWR_PDCRA_PD4_POS)
#define PWR_PDCRA_PD5_POS (5)
#define PWR_PDCRA_PD5_MASK (0x1 << PWR_PDCRA_PD5_POS)
#define PWR_PDCRA_PD6_POS (6)
#define PWR_PDCRA_PD6_MASK (0x1 << PWR_PDCRA_PD6_POS)
#define PWR_PDCRA_PD7_POS (7)
#define PWR_PDCRA_PD7_MASK (0x1 << PWR_PDCRA_PD7_POS)
#define PWR_PDCRA_PD8_POS (8)
#define PWR_PDCRA_PD8_MASK (0x1 << PWR_PDCRA_PD8_POS)
#define PWR_PDCRA_PD9_POS (9)
#define PWR_PDCRA_PD9_MASK (0x1 << PWR_PDCRA_PD9_POS)
#define PWR_PDCRA_PD10_POS (10)
#define PWR_PDCRA_PD10_MASK (0x1 << PWR_PDCRA_PD10_POS)
#define PWR_PDCRA_PD11_POS (11)
#define PWR_PDCRA_PD11_MASK (0x1 << PWR_PDCRA_PD11_POS)
#define PWR_PDCRA_PD12_POS (12)
#define PWR_PDCRA_PD12_MASK (0x1 << PWR_PDCRA_PD12_POS)
#define PWR_PDCRA_PD13_POS (13)
#define PWR_PDCRA_PD13_MASK (0x1 << PWR_PDCRA_PD13_POS)
#define PWR_PDCRA_PD14_POS (14)
#define PWR_PDCRA_PD14_MASK (0x1 << PWR_PDCRA_PD14_POS)
#define PWR_PDCRA_PD15_POS (15)
#define PWR_PDCRA_PD15_MASK (0x1 << PWR_PDCRA_PD15_POS)

#define PWR_PUCRB_PU0_POS (0)
#define PWR_PUCRB_PU0_MASK (0x1 << PWR_PUCRB_PU0_POS)
#define PWR_PUCRB_PU1_POS (1)
#define PWR_PUCRB_PU1_MASK (0x1 << PWR_PUCRB_PU1_POS)
#define PWR_PUCRB_PU2_POS (2)
#define PWR_PUCRB_PU2_MASK (0x1 << PWR_PUCRB_PU2_POS)
#define PWR_PUCRB_PU3_POS (3)
#define PWR_PUCRB_PU3_MASK (0x1 << PWR_PUCRB_PU3_POS)
#define PWR_PUCRB_PU4_POS (4)
#define PWR_PUCRB_PU4_MASK (0x1 << PWR_PUCRB_PU4_POS)
#define PWR_PUCRB_PU5_POS (5)
#define PWR_PUCRB_PU5_MASK (0x1 << PWR_PUCRB_PU5_POS)
#define PWR_PUCRB_PU6_POS (6)
#define PWR_PUCRB_PU6_MASK (0x1 << PWR_PUCRB_PU6_POS)
#define PWR_PUCRB_PU7_POS (7)
#define PWR_PUCRB_PU7_MASK (0x1 << PWR_PUCRB_PU7_POS)
#define PWR_PUCRB_PU8_POS (8)
#define PWR_PUCRB_PU8_MASK (0x1 << PWR_PUCRB_PU8_POS)
#define PWR_PUCRB_PU9_POS (9)
#define PWR_PUCRB_PU9_MASK (0x1 << PWR_PUCRB_PU9_POS)
#define PWR_PUCRB_PU10_POS (10)
#define PWR_PUCRB_PU10_MASK (0x1 << PWR_PUCRB_PU10_POS)
#define PWR_PUCRB_PU11_POS (11)
#define PWR_PUCRB_PU11_MASK (0x1 << PWR_PUCRB_PU11_POS)
#define PWR_PUCRB_PU12_POS (12)
#define PWR_PUCRB_PU12_MASK (0x1 << PWR_PUCRB_PU12_POS)
#define PWR_PUCRB_PU13_POS (13)
#define PWR_PUCRB_PU13_MASK (0x1 << PWR_PUCRB_PU13_POS)
#define PWR_PUCRB_PU14_POS (14)
#define PWR_PUCRB_PU14_MASK (0x1 << PWR_PUCRB_PU14_POS)
#define PWR_PUCRB_PU15_POS (15)
#define PWR_PUCRB_PU15_MASK (0x1 << PWR_PUCRB_PU15_POS)

#define PWR_PDCRB_PD0_POS (0)
#define PWR_PDCRB_PD0_MASK (0x1 << PWR_PDCRB_PD0_POS)
#define PWR_PDCRB_PD1_POS (1)
#define PWR_PDCRB_PD1_MASK (0x1 << PWR_PDCRB_PD1_POS)
#define PWR_PDCRB_PD2_POS (2)
#define PWR_PDCRB_PD2_MASK (0x1 << PWR_PDCRB_PD2_POS)
#define PWR_PDCRB_PD3_POS (3)
#define PWR_PDCRB_PD3_MASK (0x1 << PWR_PDCRB_PD3_POS)
#define PWR_PDCRB_PD4_POS (4)
#define PWR_PDCRB_PD4_MASK (0x1 << PWR_PDCRB_PD4_POS)
#define PWR_PDCRB_PD5_POS (5)
#define PWR_PDCRB_PD5_MASK (0x1 << PWR_PDCRB_PD5_POS)
#define PWR_PDCRB_PD6_POS (6)
#define PWR_PDCRB_PD6_MASK (0x1 << PWR_PDCRB_PD6_POS)
#define PWR_PDCRB_PD7_POS (7)
#define PWR_PDCRB_PD7_MASK (0x1 << PWR_PDCRB_PD7_POS)
#define PWR_PDCRB_PD8_POS (8)
#define PWR_PDCRB_PD8_MASK (0x1 << PWR_PDCRB_PD8_POS)
#define PWR_PDCRB_PD9_POS (9)
#define PWR_PDCRB_PD9_MASK (0x1 << PWR_PDCRB_PD9_POS)
#define PWR_PDCRB_PD10_POS (10)
#define PWR_PDCRB_PD10_MASK (0x1 << PWR_PDCRB_PD10_POS)
#define PWR_PDCRB_PD11_POS (11)
#define PWR_PDCRB_PD11_MASK (0x1 << PWR_PDCRB_PD11_POS)
#define PWR_PDCRB_PD12_POS (12)
#define PWR_PDCRB_PD12_MASK (0x1 << PWR_PDCRB_PD12_POS)
#define PWR_PDCRB_PD13_POS (13)
#define PWR_PDCRB_PD13_MASK (0x1 << PWR_PDCRB_PD13_POS)
#define PWR_PDCRB_PD14_POS (14)
#define PWR_PDCRB_PD14_MASK (0x1 << PWR_PDCRB_PD14_POS)
#define PWR_PDCRB_PD15_POS (15)
#define PWR_PDCRB_PD15_MASK (0x1 << PWR_PDCRB_PD15_POS)

#define PWR_PUCRC_PU0_POS (0)
#define PWR_PUCRC_PU0_MASK (0x1 << PWR_PUCRC_PU0_POS)
#define PWR_PUCRC_PU1_POS (1)
#define PWR_PUCRC_PU1_MASK (0x1 << PWR_PUCRC_PU1_POS)
#define PWR_PUCRC_PU2_POS (2)
#define PWR_PUCRC_PU2_MASK (0x1 << PWR_PUCRC_PU2_POS)
#define PWR_PUCRC_PU3_POS (3)
#define PWR_PUCRC_PU3_MASK (0x1 << PWR_PUCRC_PU3_POS)
#define PWR_PUCRC_PU4_POS (4)
#define PWR_PUCRC_PU4_MASK (0x1 << PWR_PUCRC_PU4_POS)
#define PWR_PUCRC_PU5_POS (5)
#define PWR_PUCRC_PU5_MASK (0x1 << PWR_PUCRC_PU5_POS)
#define PWR_PUCRC_PU6_POS (6)
#define PWR_PUCRC_PU6_MASK (0x1 << PWR_PUCRC_PU6_POS)
#define PWR_PUCRC_PU7_POS (7)
#define PWR_PUCRC_PU7_MASK (0x1 << PWR_PUCRC_PU7_POS)
#define PWR_PUCRC_PU8_POS (8)
#define PWR_PUCRC_PU8_MASK (0x1 << PWR_PUCRC_PU8_POS)
#define PWR_PUCRC_PU9_POS (9)
#define PWR_PUCRC_PU9_MASK (0x1 << PWR_PUCRC_PU9_POS)
#define PWR_PUCRC_PU10_POS (10)
#define PWR_PUCRC_PU10_MASK (0x1 << PWR_PUCRC_PU10_POS)
#define PWR_PUCRC_PU11_POS (11)
#define PWR_PUCRC_PU11_MASK (0x1 << PWR_PUCRC_PU11_POS)
#define PWR_PUCRC_PU12_POS (12)
#define PWR_PUCRC_PU12_MASK (0x1 << PWR_PUCRC_PU12_POS)
#define PWR_PUCRC_PU13_POS (13)
#define PWR_PUCRC_PU13_MASK (0x1 << PWR_PUCRC_PU13_POS)
#define PWR_PUCRC_PU14_POS (14)
#define PWR_PUCRC_PU14_MASK (0x1 << PWR_PUCRC_PU14_POS)
#define PWR_PUCRC_PU15_POS (15)
#define PWR_PUCRC_PU15_MASK (0x1 << PWR_PUCRC_PU15_POS)

#define PWR_PDCRC_PD0_POS (0)
#define PWR_PDCRC_PD0_MASK (0x1 << PWR_PDCRC_PD0_POS)
#define PWR_PDCRC_PD1_POS (1)
#define PWR_PDCRC_PD1_MASK (0x1 << PWR_PDCRC_PD1_POS)
#define PWR_PDCRC_PD2_POS (2)
#define PWR_PDCRC_PD2_MASK (0x1 << PWR_PDCRC_PD2_POS)
#define PWR_PDCRC_PD3_POS (3)
#define PWR_PDCRC_PD3_MASK (0x1 << PWR_PDCRC_PD3_POS)
#define PWR_PDCRC_PD4_POS (4)
#define PWR_PDCRC_PD4_MASK (0x1 << PWR_PDCRC_PD4_POS)
#define PWR_PDCRC_PD5_POS (5)
#define PWR_PDCRC_PD5_MASK (0x1 << PWR_PDCRC_PD5_POS)
#define PWR_PDCRC_PD6_POS (6)
#define PWR_PDCRC_PD6_MASK (0x1 << PWR_PDCRC_PD6_POS)
#define PWR_PDCRC_PD7_POS (7)
#define PWR_PDCRC_PD7_MASK (0x1 << PWR_PDCRC_PD7_POS)
#define PWR_PDCRC_PD8_POS (8)
#define PWR_PDCRC_PD8_MASK (0x1 << PWR_PDCRC_PD8_POS)
#define PWR_PDCRC_PD9_POS (9)
#define PWR_PDCRC_PD9_MASK (0x1 << PWR_PDCRC_PD9_POS)
#define PWR_PDCRC_PD10_POS (10)
#define PWR_PDCRC_PD10_MASK (0x1 << PWR_PDCRC_PD10_POS)
#define PWR_PDCRC_PD11_POS (11)
#define PWR_PDCRC_PD11_MASK (0x1 << PWR_PDCRC_PD11_POS)
#define PWR_PDCRC_PD12_POS (12)
#define PWR_PDCRC_PD12_MASK (0x1 << PWR_PDCRC_PD12_POS)
#define PWR_PDCRC_PD13_POS (13)
#define PWR_PDCRC_PD13_MASK (0x1 << PWR_PDCRC_PD13_POS)
#define PWR_PDCRC_PD14_POS (14)
#define PWR_PDCRC_PD14_MASK (0x1 << PWR_PDCRC_PD14_POS)
#define PWR_PDCRC_PD15_POS (15)
#define PWR_PDCRC_PD15_MASK (0x1 << PWR_PDCRC_PD15_POS)

#define PWR_PUCRD_PU0_POS (0)
#define PWR_PUCRD_PU0_MASK (0x1 << PWR_PUCRD_PU0_POS)
#define PWR_PUCRD_PU1_POS (1)
#define PWR_PUCRD_PU1_MASK (0x1 << PWR_PUCRD_PU1_POS)
#define PWR_PUCRD_PU2_POS (2)
#define PWR_PUCRD_PU2_MASK (0x1 << PWR_PUCRD_PU2_POS)
#define PWR_PUCRD_PU3_POS (3)
#define PWR_PUCRD_PU3_MASK (0x1 << PWR_PUCRD_PU3_POS)
#define PWR_PUCRD_PU4_POS (4)
#define PWR_PUCRD_PU4_MASK (0x1 << PWR_PUCRD_PU4_POS)
#define PWR_PUCRD_PU5_POS (5)
#define PWR_PUCRD_PU5_MASK (0x1 << PWR_PUCRD_PU5_POS)
#define PWR_PUCRD_PU6_POS (6)
#define PWR_PUCRD_PU6_MASK (0x1 << PWR_PUCRD_PU6_POS)
#define PWR_PUCRD_PU7_POS (7)
#define PWR_PUCRD_PU7_MASK (0x1 << PWR_PUCRD_PU7_POS)
#define PWR_PUCRD_PU8_POS (8)
#define PWR_PUCRD_PU8_MASK (0x1 << PWR_PUCRD_PU8_POS)
#define PWR_PUCRD_PU9_POS (9)
#define PWR_PUCRD_PU9_MASK (0x1 << PWR_PUCRD_PU9_POS)
#define PWR_PUCRD_PU10_POS (10)
#define PWR_PUCRD_PU10_MASK (0x1 << PWR_PUCRD_PU10_POS)
#define PWR_PUCRD_PU11_POS (11)
#define PWR_PUCRD_PU11_MASK (0x1 << PWR_PUCRD_PU11_POS)
#define PWR_PUCRD_PU12_POS (12)
#define PWR_PUCRD_PU12_MASK (0x1 << PWR_PUCRD_PU12_POS)
#define PWR_PUCRD_PU13_POS (13)
#define PWR_PUCRD_PU13_MASK (0x1 << PWR_PUCRD_PU13_POS)
#define PWR_PUCRD_PU14_POS (14)
#define PWR_PUCRD_PU14_MASK (0x1 << PWR_PUCRD_PU14_POS)
#define PWR_PUCRD_PU15_POS (15)
#define PWR_PUCRD_PU15_MASK (0x1 << PWR_PUCRD_PU15_POS)

#define PWR_PDCRD_PD0_POS (0)
#define PWR_PDCRD_PD0_MASK (0x1 << PWR_PDCRD_PD0_POS)
#define PWR_PDCRD_PD1_POS (1)
#define PWR_PDCRD_PD1_MASK (0x1 << PWR_PDCRD_PD1_POS)
#define PWR_PDCRD_PD2_POS (2)
#define PWR_PDCRD_PD2_MASK (0x1 << PWR_PDCRD_PD2_POS)
#define PWR_PDCRD_PD3_POS (3)
#define PWR_PDCRD_PD3_MASK (0x1 << PWR_PDCRD_PD3_POS)
#define PWR_PDCRD_PD4_POS (4)
#define PWR_PDCRD_PD4_MASK (0x1 << PWR_PDCRD_PD4_POS)
#define PWR_PDCRD_PD5_POS (5)
#define PWR_PDCRD_PD5_MASK (0x1 << PWR_PDCRD_PD5_POS)
#define PWR_PDCRD_PD6_POS (6)
#define PWR_PDCRD_PD6_MASK (0x1 << PWR_PDCRD_PD6_POS)
#define PWR_PDCRD_PD7_POS (7)
#define PWR_PDCRD_PD7_MASK (0x1 << PWR_PDCRD_PD7_POS)
#define PWR_PDCRD_PD8_POS (8)
#define PWR_PDCRD_PD8_MASK (0x1 << PWR_PDCRD_PD8_POS)
#define PWR_PDCRD_PD9_POS (9)
#define PWR_PDCRD_PD9_MASK (0x1 << PWR_PDCRD_PD9_POS)
#define PWR_PDCRD_PD10_POS (10)
#define PWR_PDCRD_PD10_MASK (0x1 << PWR_PDCRD_PD10_POS)
#define PWR_PDCRD_PD11_POS (11)
#define PWR_PDCRD_PD11_MASK (0x1 << PWR_PDCRD_PD11_POS)
#define PWR_PDCRD_PD12_POS (12)
#define PWR_PDCRD_PD12_MASK (0x1 << PWR_PDCRD_PD12_POS)
#define PWR_PDCRD_PD13_POS (13)
#define PWR_PDCRD_PD13_MASK (0x1 << PWR_PDCRD_PD13_POS)
#define PWR_PDCRD_PD14_POS (14)
#define PWR_PDCRD_PD14_MASK (0x1 << PWR_PDCRD_PD14_POS)
#define PWR_PDCRD_PD15_POS (15)
#define PWR_PDCRD_PD15_MASK (0x1 << PWR_PDCRD_PD15_POS)

#define PWR_PUCRE_PU0_POS (0)
#define PWR_PUCRE_PU0_MASK (0x1 << PWR_PUCRE_PU0_POS)
#define PWR_PUCRE_PU1_POS (1)
#define PWR_PUCRE_PU1_MASK (0x1 << PWR_PUCRE_PU1_POS)
#define PWR_PUCRE_PU2_POS (2)
#define PWR_PUCRE_PU2_MASK (0x1 << PWR_PUCRE_PU2_POS)
#define PWR_PUCRE_PU3_POS (3)
#define PWR_PUCRE_PU3_MASK (0x1 << PWR_PUCRE_PU3_POS)
#define PWR_PUCRE_PU4_POS (4)
#define PWR_PUCRE_PU4_MASK (0x1 << PWR_PUCRE_PU4_POS)

#define PWR_PDCRE_PD0_POS (0)
#define PWR_PDCRE_PD0_MASK (0x1 << PWR_PDCRE_PD0_POS)
#define PWR_PDCRE_PD1_POS (1)
#define PWR_PDCRE_PD1_MASK (0x1 << PWR_PDCRE_PD1_POS)
#define PWR_PDCRE_PD2_POS (2)
#define PWR_PDCRE_PD2_MASK (0x1 << PWR_PDCRE_PD2_POS)
#define PWR_PDCRE_PD3_POS (3)
#define PWR_PDCRE_PD3_MASK (0x1 << PWR_PDCRE_PD3_POS)
#define PWR_PDCRE_PD4_POS (4)
#define PWR_PDCRE_PD4_MASK (0x1 << PWR_PDCRE_PD4_POS)

#define PWR_PUCRH_PU0_POS (0)
#define PWR_PUCRH_PU0_MASK (0x1 << PWR_PUCRH_PU0_POS)
#define PWR_PUCRH_PU1_POS (1)
#define PWR_PUCRH_PU1_MASK (0x1 << PWR_PUCRH_PU1_POS)
#define PWR_PUCRH_PU3_POS (3)
#define PWR_PUCRH_PU3_MASK (0x1 << PWR_PUCRH_PU3_POS)

#define PWR_PDCRH_PD0_POS (0)
#define PWR_PDCRH_PD0_MASK (0x1 << PWR_PDCRH_PD0_POS)
#define PWR_PDCRH_PD1_POS (1)
#define PWR_PDCRH_PD1_MASK (0x1 << PWR_PDCRH_PD1_POS)
#define PWR_PDCRH_PD3_POS (3)
#define PWR_PDCRH_PD3_MASK (0x1 << PWR_PDCRH_PD3_POS)

#define PWR_C2CR1_LPMS_POS (0)
#define PWR_C2CR1_LPMS_MASK (0x7 << PWR_C2CR1_LPMS_POS)
#define PWR_C2CR1_FPDR_POS (4)
#define PWR_C2CR1_FPDR_MASK (0x1 << PWR_C2CR1_FPDR_POS)
#define PWR_C2CR1_FPDS_POS (5)
#define PWR_C2CR1_FPDS_MASK (0x1 << PWR_C2CR1_FPDS_POS)
#define PWR_C2CR1_BLEEWKUP_POS (14)
#define PWR_C2CR1_BLEEWKUP_MASK (0x1 << PWR_C2CR1_BLEEWKUP_POS)
#define PWR_C2CR1_802EWKUP_POS (15)
#define PWR_C2CR1_802EWKUP_MASK (0x1 << PWR_C2CR1_802EWKUP_POS)

#define PWR_C2CR3_EWUP1_POS (0)
#define PWR_C2CR3_EWUP1_MASK (0x1 << PWR_C2CR3_EWUP1_POS)
#define PWR_C2CR3_EWUP2_POS (1)
#define PWR_C2CR3_EWUP2_MASK (0x1 << PWR_C2CR3_EWUP2_POS)
#define PWR_C2CR3_EWUP3_POS (2)
#define PWR_C2CR3_EWUP3_MASK (0x1 << PWR_C2CR3_EWUP3_POS)
#define PWR_C2CR3_EWUP4_POS (3)
#define PWR_C2CR3_EWUP4_MASK (0x1 << PWR_C2CR3_EWUP4_POS)
#define PWR_C2CR3_EWUP5_POS (4)
#define PWR_C2CR3_EWUP5_MASK (0x1 << PWR_C2CR3_EWUP5_POS)
#define PWR_C2CR3_EBLEWUP_POS (9)
#define PWR_C2CR3_EBLEWUP_MASK (0x1 << PWR_C2CR3_EBLEWUP_POS)
#define PWR_C2CR3_E802WUP_POS (10)
#define PWR_C2CR3_E802WUP_MASK (0x1 << PWR_C2CR3_E802WUP_POS)
#define PWR_C2CR3_APC_POS (12)
#define PWR_C2CR3_APC_MASK (0x1 << PWR_C2CR3_APC_POS)
#define PWR_C2CR3_EIWUL_POS (15)
#define PWR_C2CR3_EIWUL_MASK (0x1 << PWR_C2CR3_EIWUL_POS)

#define PWR_EXTSCR_C1CSSF_POS (0)
#define PWR_EXTSCR_C1CSSF_MASK (0x1 << PWR_EXTSCR_C1CSSF_POS)
#define PWR_EXTSCR_C2CSSF_POS (1)
#define PWR_EXTSCR_C2CSSF_MASK (0x1 << PWR_EXTSCR_C2CSSF_POS)
#define PWR_EXTSCR_CCRPF_POS (2)
#define PWR_EXTSCR_CCRPF_MASK (0x1 << PWR_EXTSCR_CCRPF_POS)
#define PWR_EXTSCR_C1SBF_POS (8)
#define PWR_EXTSCR_C1SBF_MASK (0x1 << PWR_EXTSCR_C1SBF_POS)
#define PWR_EXTSCR_C1STOPF_POS (9)
#define PWR_EXTSCR_C1STOPF_MASK (0x1 << PWR_EXTSCR_C1STOPF_POS)
#define PWR_EXTSCR_C2SBF_POS (10)
#define PWR_EXTSCR_C2SBF_MASK (0x1 << PWR_EXTSCR_C2SBF_POS)
#define PWR_EXTSCR_C2STOPF_POS (11)
#define PWR_EXTSCR_C2STOPF_MASK (0x1 << PWR_EXTSCR_C2STOPF_POS)
#define PWR_EXTSCR_CRPF_POS (13)
#define PWR_EXTSCR_CRPF_MASK (0x1 << PWR_EXTSCR_CRPF_POS)
#define PWR_EXTSCR_C1DS_POS (14)
#define PWR_EXTSCR_C1DS_MASK (0x1 << PWR_EXTSCR_C1DS_POS)
#define PWR_EXTSCR_C2DS_POS (15)
#define PWR_EXTSCR_C2DS_MASK (0x1 << PWR_EXTSCR_C2DS_POS)

/*!
 * \brief PWR register structure
 */
typedef struct {
	volatile uint32_t CR1;
	volatile uint32_t CR2;
	volatile uint32_t CR3;
	volatile uint32_t CR4;
	volatile uint32_t SR1;
	volatile uint32_t SR2;
	volatile uint32_t SCR;
	volatile uint32_t CR5;
	volatile uint32_t PUCRA;
	volatile uint32_t PDCRA;
	volatile uint32_t PUCRB;
	volatile uint32_t PDCRB;
	volatile uint32_t PUCRC;
	volatile uint32_t PDCRC;
	volatile uint32_t PUCRD;
	volatile uint32_t PDCRD;
	volatile uint32_t PUCRE;
	volatile uint32_t PDCRE;
	volatile uint32_t PUCRH;
	volatile uint32_t PDCRH;
	volatile uint32_t C2CR1;
	volatile uint32_t C2CR3;
	volatile uint32_t EXTSCR;
} PWR_Reg_t;

#define PWR ((PWR_Reg_t *)PWR_BASE)

#endif

