// Seed: 931502617
module module_0 (
    output tri0 id_0,
    input tri0 id_1,
    output tri id_2,
    output wand id_3,
    output wire id_4,
    output supply1 id_5,
    output wand id_6
    , id_10,
    input uwire id_7,
    input supply1 id_8
);
  wire id_11;
endmodule
module module_1 (
    output wand id_0,
    input wire id_1,
    input supply1 id_2,
    output wire id_3,
    input tri id_4,
    input wor id_5,
    input tri1 id_6,
    output supply1 id_7,
    input tri1 id_8,
    input tri0 id_9,
    input supply0 id_10,
    input tri id_11,
    output supply1 id_12,
    input wire id_13,
    input tri1 id_14,
    output uwire id_15,
    input wand id_16,
    output supply0 id_17,
    output wor id_18,
    input wire id_19,
    input supply0 id_20,
    input uwire id_21
);
  wire id_23;
  module_0 modCall_1 (
      id_0,
      id_11,
      id_3,
      id_12,
      id_3,
      id_0,
      id_0,
      id_19,
      id_19
  );
  assign modCall_1.type_4 = 0;
  assign id_15 = 1;
  initial assume (id_14);
endmodule
