
IO_Tile_3_33

 (3 1)  (153 529)  (153 529)  IO control bit: IOUP_REN_1

 (3 6)  (153 535)  (153 535)  IO control bit: IOUP_IE_1

 (16 8)  (130 536)  (130 536)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (17 9)  (131 537)  (131 537)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (17 13)  (131 541)  (131 541)  IOB_1 IO Functioning bit


IO_Tile_4_33

 (3 1)  (207 529)  (207 529)  IO control bit: IOUP_REN_1

 (17 1)  (185 529)  (185 529)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_0
 (17 3)  (185 530)  (185 530)  IOB_0 IO Functioning bit
 (2 6)  (206 535)  (206 535)  IO control bit: IOUP_REN_0

 (3 6)  (207 535)  (207 535)  IO control bit: IOUP_IE_1

 (16 8)  (184 536)  (184 536)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (3 9)  (207 537)  (207 537)  IO control bit: IOUP_IE_0

 (17 13)  (185 541)  (185 541)  IOB_1 IO Functioning bit


IO_Tile_5_33

 (16 0)  (238 528)  (238 528)  IOB_0 IO Functioning bit
 (5 3)  (251 530)  (251 530)  routing T_5_33.span4_vert_18 <X> T_5_33.lc_trk_g0_2
 (6 3)  (252 530)  (252 530)  routing T_5_33.span4_vert_18 <X> T_5_33.lc_trk_g0_2
 (7 3)  (253 530)  (253 530)  Enable bit of Mux _local_links/g0_mux_2 => span4_vert_18 lc_trk_g0_2
 (17 3)  (239 530)  (239 530)  IOB_0 IO Functioning bit
 (16 4)  (238 532)  (238 532)  IOB_0 IO Functioning bit
 (12 5)  (268 533)  (268 533)  routing T_5_33.lc_trk_g0_2 <X> T_5_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (269 533)  (269 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (260 535)  (260 535)  IO control bit: BIOUP_REN_0



IO_Tile_6_33

 (16 0)  (292 528)  (292 528)  IOB_0 IO Functioning bit
 (3 1)  (315 529)  (315 529)  IO control bit: BIOUP_REN_1

 (4 3)  (304 530)  (304 530)  routing T_6_33.span4_horz_r_2 <X> T_6_33.lc_trk_g0_2
 (5 3)  (305 530)  (305 530)  routing T_6_33.span4_horz_r_2 <X> T_6_33.lc_trk_g0_2
 (7 3)  (307 530)  (307 530)  Enable bit of Mux _local_links/g0_mux_2 => span4_horz_r_2 lc_trk_g0_2
 (17 3)  (293 530)  (293 530)  IOB_0 IO Functioning bit
 (16 4)  (292 532)  (292 532)  IOB_0 IO Functioning bit
 (12 5)  (322 533)  (322 533)  routing T_6_33.lc_trk_g0_2 <X> T_6_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (323 533)  (323 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (314 535)  (314 535)  IO control bit: BIOUP_REN_0

 (3 6)  (315 535)  (315 535)  IO control bit: BIOUP_IE_1

 (16 9)  (292 537)  (292 537)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
 (17 13)  (293 541)  (293 541)  IOB_1 IO Functioning bit


IO_Tile_7_33

 (3 1)  (369 529)  (369 529)  IO control bit: BIOUP_REN_1

 (3 6)  (369 535)  (369 535)  IO control bit: BIOUP_IE_1

 (16 9)  (346 537)  (346 537)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
 (17 13)  (347 541)  (347 541)  IOB_1 IO Functioning bit


IO_Tile_10_33

 (11 6)  (525 535)  (525 535)  routing T_10_33.span4_horz_r_2 <X> T_10_33.span4_horz_l_14


IO_Tile_11_33

 (3 1)  (573 529)  (573 529)  IO control bit: BIOUP_REN_1

 (3 6)  (573 535)  (573 535)  IO control bit: BIOUP_IE_1

 (0 10)  (569 539)  (569 539)  Enable bit of Mux _out_links/OutMux7_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_r_6
 (17 13)  (551 541)  (551 541)  IOB_1 IO Functioning bit


IO_Tile_16_33

 (15 4)  (853 532)  (853 532)  Enable bit of Mux _fablink/Mux => lc_trk_g1_4 wire_gbuf/in
 (14 5)  (852 533)  (852 533)  routing T_16_33.lc_trk_g1_4 <X> T_16_33.wire_gbuf/in
 (15 5)  (853 533)  (853 533)  routing T_16_33.lc_trk_g1_4 <X> T_16_33.wire_gbuf/in
 (4 12)  (832 540)  (832 540)  routing T_16_33.span12_vert_4 <X> T_16_33.lc_trk_g1_4
 (4 13)  (832 541)  (832 541)  routing T_16_33.span12_vert_4 <X> T_16_33.lc_trk_g1_4
 (5 13)  (833 541)  (833 541)  routing T_16_33.span12_vert_4 <X> T_16_33.lc_trk_g1_4
 (7 13)  (835 541)  (835 541)  Enable bit of Mux _local_links/g1_mux_4 => span12_vert_4 lc_trk_g1_4


IO_Tile_27_33

 (16 0)  (1406 528)  (1406 528)  IOB_0 IO Functioning bit
 (13 1)  (1437 529)  (1437 529)  routing T_27_33.span4_vert_1 <X> T_27_33.span4_horz_r_0
 (14 1)  (1438 529)  (1438 529)  routing T_27_33.span4_vert_1 <X> T_27_33.span4_horz_r_0
 (4 2)  (1418 531)  (1418 531)  routing T_27_33.span12_vert_2 <X> T_27_33.lc_trk_g0_2
 (4 3)  (1418 530)  (1418 530)  routing T_27_33.span12_vert_2 <X> T_27_33.lc_trk_g0_2
 (5 3)  (1419 530)  (1419 530)  routing T_27_33.span12_vert_2 <X> T_27_33.lc_trk_g0_2
 (7 3)  (1421 530)  (1421 530)  Enable bit of Mux _local_links/g0_mux_2 => span12_vert_2 lc_trk_g0_2
 (17 3)  (1407 530)  (1407 530)  IOB_0 IO Functioning bit
 (16 4)  (1406 532)  (1406 532)  IOB_0 IO Functioning bit
 (12 5)  (1436 533)  (1436 533)  routing T_27_33.lc_trk_g0_2 <X> T_27_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1437 533)  (1437 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1428 535)  (1428 535)  IO control bit: IOUP_REN_0



IO_Tile_28_33

 (3 1)  (1483 529)  (1483 529)  IO control bit: IOUP_REN_1

 (12 10)  (1490 539)  (1490 539)  routing T_28_33.lc_trk_g1_4 <X> T_28_33.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1491 539)  (1491 539)  routing T_28_33.lc_trk_g1_4 <X> T_28_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1460 539)  (1460 539)  IOB_1 IO Functioning bit
 (13 11)  (1491 538)  (1491 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 13)  (1472 541)  (1472 541)  routing T_28_33.span4_horz_r_4 <X> T_28_33.lc_trk_g1_4
 (5 13)  (1473 541)  (1473 541)  routing T_28_33.span4_horz_r_4 <X> T_28_33.lc_trk_g1_4
 (7 13)  (1475 541)  (1475 541)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_r_4 lc_trk_g1_4
 (17 13)  (1461 541)  (1461 541)  IOB_1 IO Functioning bit
 (16 14)  (1460 543)  (1460 543)  IOB_1 IO Functioning bit


IO_Tile_29_33

 (16 0)  (1514 528)  (1514 528)  IOB_0 IO Functioning bit
 (17 3)  (1515 530)  (1515 530)  IOB_0 IO Functioning bit
 (12 4)  (1544 532)  (1544 532)  routing T_29_33.lc_trk_g1_3 <X> T_29_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1514 532)  (1514 532)  IOB_0 IO Functioning bit
 (12 5)  (1544 533)  (1544 533)  routing T_29_33.lc_trk_g1_3 <X> T_29_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1545 533)  (1545 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1536 535)  (1536 535)  IO control bit: IOUP_REN_0

 (5 10)  (1527 539)  (1527 539)  routing T_29_33.span4_vert_19 <X> T_29_33.lc_trk_g1_3
 (6 10)  (1528 539)  (1528 539)  routing T_29_33.span4_vert_19 <X> T_29_33.lc_trk_g1_3
 (7 10)  (1529 539)  (1529 539)  Enable bit of Mux _local_links/g1_mux_3 => span4_vert_19 lc_trk_g1_3


IO_Tile_31_33

 (3 1)  (1645 529)  (1645 529)  IO control bit: IOUP_REN_1

 (12 10)  (1652 539)  (1652 539)  routing T_31_33.lc_trk_g1_4 <X> T_31_33.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1653 539)  (1653 539)  routing T_31_33.lc_trk_g1_4 <X> T_31_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1622 539)  (1622 539)  IOB_1 IO Functioning bit
 (13 11)  (1653 538)  (1653 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 12)  (1634 540)  (1634 540)  routing T_31_33.span12_vert_4 <X> T_31_33.lc_trk_g1_4
 (4 13)  (1634 541)  (1634 541)  routing T_31_33.span12_vert_4 <X> T_31_33.lc_trk_g1_4
 (5 13)  (1635 541)  (1635 541)  routing T_31_33.span12_vert_4 <X> T_31_33.lc_trk_g1_4
 (7 13)  (1637 541)  (1637 541)  Enable bit of Mux _local_links/g1_mux_4 => span12_vert_4 lc_trk_g1_4
 (17 13)  (1623 541)  (1623 541)  IOB_1 IO Functioning bit
 (16 14)  (1622 543)  (1622 543)  IOB_1 IO Functioning bit


LogicTile_3_31

 (3 0)  (129 496)  (129 496)  routing T_3_31.sp12_v_t_23 <X> T_3_31.sp12_v_b_0


LogicTile_4_31

 (3 0)  (183 496)  (183 496)  routing T_4_31.sp12_v_t_23 <X> T_4_31.sp12_v_b_0


LogicTile_31_31

 (5 12)  (1623 508)  (1623 508)  routing T_31_31.sp4_v_b_9 <X> T_31_31.sp4_h_r_9
 (6 13)  (1624 509)  (1624 509)  routing T_31_31.sp4_v_b_9 <X> T_31_31.sp4_h_r_9


IO_Tile_33_31

 (16 0)  (1742 496)  (1742 496)  IOB_0 IO Functioning bit
 (17 3)  (1743 499)  (1743 499)  IOB_0 IO Functioning bit
 (13 4)  (1739 500)  (1739 500)  routing T_33_31.lc_trk_g0_4 <X> T_33_31.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 500)  (1742 500)  IOB_0 IO Functioning bit
 (5 5)  (1731 501)  (1731 501)  routing T_33_31.span4_horz_20 <X> T_33_31.lc_trk_g0_4
 (6 5)  (1732 501)  (1732 501)  routing T_33_31.span4_horz_20 <X> T_33_31.lc_trk_g0_4
 (7 5)  (1733 501)  (1733 501)  Enable bit of Mux _local_links/g0_mux_4 => span4_horz_20 lc_trk_g0_4
 (13 5)  (1739 501)  (1739 501)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 502)  (1728 502)  IO control bit: IORIGHT_REN_0



IO_Tile_0_30

 (3 1)  (14 481)  (14 481)  IO control bit: IOLEFT_REN_1

 (17 1)  (0 481)  (0 481)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 483)  (0 483)  IOB_0 IO Functioning bit
 (17 5)  (0 485)  (0 485)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 486)  (15 486)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 486)  (14 486)  IO control bit: IOLEFT_IE_1

 (16 8)  (1 488)  (1 488)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (14 489)  (14 489)  IO control bit: IOLEFT_IE_0

 (17 13)  (0 493)  (0 493)  IOB_1 IO Functioning bit


LogicTile_2_30

 (3 1)  (75 481)  (75 481)  routing T_2_30.sp12_h_l_23 <X> T_2_30.sp12_v_b_0


LogicTile_4_30

 (3 1)  (183 481)  (183 481)  routing T_4_30.sp12_h_l_23 <X> T_4_30.sp12_v_b_0


LogicTile_5_30

 (8 11)  (242 491)  (242 491)  routing T_5_30.sp4_h_r_7 <X> T_5_30.sp4_v_t_42
 (9 11)  (243 491)  (243 491)  routing T_5_30.sp4_h_r_7 <X> T_5_30.sp4_v_t_42


LogicTile_9_30

 (10 10)  (448 490)  (448 490)  routing T_9_30.sp4_v_b_2 <X> T_9_30.sp4_h_l_42


LogicTile_12_30

 (3 1)  (603 481)  (603 481)  routing T_12_30.sp12_h_l_23 <X> T_12_30.sp12_v_b_0


RAM_Tile_25_30

 (5 8)  (1311 488)  (1311 488)  routing T_25_30.sp4_v_b_6 <X> T_25_30.sp4_h_r_6
 (6 9)  (1312 489)  (1312 489)  routing T_25_30.sp4_v_b_6 <X> T_25_30.sp4_h_r_6


LogicTile_29_30

 (5 11)  (1515 491)  (1515 491)  routing T_29_30.sp4_h_l_43 <X> T_29_30.sp4_v_t_43


LogicTile_31_30

 (19 9)  (1637 489)  (1637 489)  Enable bit of Mux _span_links/cross_mux_vert_8 => sp12_v_t_14 sp4_v_t_9


LogicTile_15_29

 (3 12)  (765 476)  (765 476)  routing T_15_29.sp12_v_b_1 <X> T_15_29.sp12_h_r_1
 (3 13)  (765 477)  (765 477)  routing T_15_29.sp12_v_b_1 <X> T_15_29.sp12_h_r_1


LogicTile_24_29

 (2 10)  (1254 474)  (1254 474)  Enable bit of Mux _span_links/cross_mux_horz_9 => sp12_h_l_17 sp4_h_r_21


RAM_Tile_25_29

 (19 6)  (1325 470)  (1325 470)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_t_6


LogicTile_27_29

 (10 3)  (1412 467)  (1412 467)  routing T_27_29.sp4_h_l_45 <X> T_27_29.sp4_v_t_36


IO_Tile_0_27

 (3 1)  (14 433)  (14 433)  IO control bit: IOLEFT_REN_1

 (5 4)  (12 436)  (12 436)  routing T_0_27.span4_horz_45 <X> T_0_27.lc_trk_g0_5
 (6 4)  (11 436)  (11 436)  routing T_0_27.span4_horz_45 <X> T_0_27.lc_trk_g0_5
 (7 4)  (10 436)  (10 436)  Enable bit of Mux _local_links/g0_mux_5 => span4_horz_45 lc_trk_g0_5
 (8 4)  (9 436)  (9 436)  routing T_0_27.span4_horz_45 <X> T_0_27.lc_trk_g0_5
 (8 5)  (9 437)  (9 437)  routing T_0_27.span4_horz_45 <X> T_0_27.lc_trk_g0_5
 (5 8)  (12 440)  (12 440)  routing T_0_27.span4_vert_b_9 <X> T_0_27.lc_trk_g1_1
 (7 8)  (10 440)  (10 440)  Enable bit of Mux _local_links/g1_mux_1 => span4_vert_b_9 lc_trk_g1_1
 (8 8)  (9 440)  (9 440)  routing T_0_27.span4_vert_b_9 <X> T_0_27.lc_trk_g1_1
 (11 10)  (6 442)  (6 442)  routing T_0_27.lc_trk_g1_1 <X> T_0_27.wire_io_cluster/io_1/OUT_ENB
 (13 10)  (4 442)  (4 442)  routing T_0_27.lc_trk_g0_5 <X> T_0_27.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 442)  (1 442)  IOB_1 IO Functioning bit
 (11 11)  (6 443)  (6 443)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_1 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (4 443)  (4 443)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 445)  (0 445)  IOB_1 IO Functioning bit
 (17 14)  (0 446)  (0 446)  IOB_1 IO Functioning bit


LogicTile_1_27

 (13 11)  (31 443)  (31 443)  routing T_1_27.sp4_v_b_3 <X> T_1_27.sp4_h_l_45


LogicTile_3_27

 (3 4)  (129 436)  (129 436)  routing T_3_27.sp12_v_t_23 <X> T_3_27.sp12_h_r_0


LogicTile_15_27

 (3 5)  (765 437)  (765 437)  routing T_15_27.sp12_h_l_23 <X> T_15_27.sp12_h_r_0


LogicTile_21_27

 (2 4)  (1092 436)  (1092 436)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_24_27

 (8 1)  (1260 433)  (1260 433)  routing T_24_27.sp4_h_l_42 <X> T_24_27.sp4_v_b_1
 (9 1)  (1261 433)  (1261 433)  routing T_24_27.sp4_h_l_42 <X> T_24_27.sp4_v_b_1
 (10 1)  (1262 433)  (1262 433)  routing T_24_27.sp4_h_l_42 <X> T_24_27.sp4_v_b_1


LogicTile_1_26

 (19 3)  (37 419)  (37 419)  Enable bit of Mux _span_links/cross_mux_vert_2 => sp12_v_t_2 sp4_v_t_3


LogicTile_7_26

 (19 8)  (361 424)  (361 424)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21


LogicTile_9_26

 (13 2)  (451 418)  (451 418)  routing T_9_26.sp4_v_b_2 <X> T_9_26.sp4_v_t_39


LogicTile_24_26

 (14 2)  (1266 418)  (1266 418)  routing T_24_26.sp4_v_t_1 <X> T_24_26.lc_trk_g0_4
 (26 2)  (1278 418)  (1278 418)  routing T_24_26.lc_trk_g1_4 <X> T_24_26.wire_logic_cluster/lc_1/in_0
 (31 2)  (1283 418)  (1283 418)  routing T_24_26.lc_trk_g0_4 <X> T_24_26.wire_logic_cluster/lc_1/in_3
 (32 2)  (1284 418)  (1284 418)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (40 2)  (1292 418)  (1292 418)  LC_1 Logic Functioning bit
 (42 2)  (1294 418)  (1294 418)  LC_1 Logic Functioning bit
 (47 2)  (1299 418)  (1299 418)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (14 3)  (1266 419)  (1266 419)  routing T_24_26.sp4_v_t_1 <X> T_24_26.lc_trk_g0_4
 (16 3)  (1268 419)  (1268 419)  routing T_24_26.sp4_v_t_1 <X> T_24_26.lc_trk_g0_4
 (17 3)  (1269 419)  (1269 419)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (27 3)  (1279 419)  (1279 419)  routing T_24_26.lc_trk_g1_4 <X> T_24_26.wire_logic_cluster/lc_1/in_0
 (29 3)  (1281 419)  (1281 419)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (41 3)  (1293 419)  (1293 419)  LC_1 Logic Functioning bit
 (43 3)  (1295 419)  (1295 419)  LC_1 Logic Functioning bit
 (15 7)  (1267 423)  (1267 423)  routing T_24_26.sp4_v_t_9 <X> T_24_26.lc_trk_g1_4
 (16 7)  (1268 423)  (1268 423)  routing T_24_26.sp4_v_t_9 <X> T_24_26.lc_trk_g1_4
 (17 7)  (1269 423)  (1269 423)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4


LogicTile_31_26

 (3 15)  (1621 431)  (1621 431)  routing T_31_26.sp12_h_l_22 <X> T_31_26.sp12_v_t_22


IO_Tile_0_25

 (17 1)  (0 401)  (0 401)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (11 2)  (6 402)  (6 402)  routing T_0_25.span4_vert_b_1 <X> T_0_25.span4_vert_t_13
 (17 3)  (0 403)  (0 403)  IOB_0 IO Functioning bit
 (2 6)  (15 406)  (15 406)  IO control bit: IOLEFT_REN_0

 (3 9)  (14 409)  (14 409)  IO control bit: IOLEFT_IE_0



LogicTile_1_25



LogicTile_2_25



LogicTile_3_25



LogicTile_4_25



LogicTile_5_25



LogicTile_6_25



LogicTile_7_25



RAM_Tile_8_25



LogicTile_9_25

 (19 2)  (457 402)  (457 402)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15


LogicTile_10_25

 (2 12)  (494 412)  (494 412)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_11_25



LogicTile_12_25

 (3 1)  (603 401)  (603 401)  routing T_12_25.sp12_h_l_23 <X> T_12_25.sp12_v_b_0


LogicTile_13_25

 (8 8)  (662 408)  (662 408)  routing T_13_25.sp4_h_l_46 <X> T_13_25.sp4_h_r_7
 (10 8)  (664 408)  (664 408)  routing T_13_25.sp4_h_l_46 <X> T_13_25.sp4_h_r_7


LogicTile_14_25



LogicTile_15_25



LogicTile_16_25



LogicTile_17_25

 (8 1)  (882 401)  (882 401)  routing T_17_25.sp4_h_l_42 <X> T_17_25.sp4_v_b_1
 (9 1)  (883 401)  (883 401)  routing T_17_25.sp4_h_l_42 <X> T_17_25.sp4_v_b_1
 (10 1)  (884 401)  (884 401)  routing T_17_25.sp4_h_l_42 <X> T_17_25.sp4_v_b_1


LogicTile_18_25



LogicTile_19_25



LogicTile_20_25



LogicTile_21_25



LogicTile_22_25



LogicTile_23_25



LogicTile_24_25



RAM_Tile_25_25



LogicTile_26_25



LogicTile_27_25



LogicTile_28_25



LogicTile_29_25



LogicTile_30_25



LogicTile_31_25



LogicTile_32_25



IO_Tile_33_25



IO_Tile_0_24



LogicTile_1_24



LogicTile_2_24



LogicTile_3_24



LogicTile_4_24



LogicTile_5_24



LogicTile_6_24



LogicTile_7_24



RAM_Tile_8_24



LogicTile_9_24



LogicTile_10_24

 (7 13)  (499 397)  (499 397)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (499 399)  (499 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_11_24

 (7 13)  (553 397)  (553 397)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (553 399)  (553 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_12_24

 (7 13)  (607 397)  (607 397)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (607 399)  (607 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_13_24

 (3 4)  (657 388)  (657 388)  routing T_13_24.sp12_v_b_0 <X> T_13_24.sp12_h_r_0
 (3 5)  (657 389)  (657 389)  routing T_13_24.sp12_v_b_0 <X> T_13_24.sp12_h_r_0
 (7 13)  (661 397)  (661 397)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (661 399)  (661 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_14_24



LogicTile_15_24



LogicTile_16_24



LogicTile_17_24



LogicTile_18_24



LogicTile_19_24



LogicTile_20_24



LogicTile_21_24



LogicTile_22_24



LogicTile_23_24



LogicTile_24_24



RAM_Tile_25_24

 (3 7)  (1309 391)  (1309 391)  routing T_25_24.sp12_h_l_23 <X> T_25_24.sp12_v_t_23


LogicTile_26_24



LogicTile_27_24



LogicTile_28_24



LogicTile_29_24



LogicTile_30_24



LogicTile_31_24



LogicTile_32_24



IO_Tile_33_24



LogicTile_6_23

 (3 4)  (291 372)  (291 372)  routing T_6_23.sp12_v_t_23 <X> T_6_23.sp12_h_r_0


LogicTile_7_23

 (12 8)  (354 376)  (354 376)  routing T_7_23.sp4_v_t_45 <X> T_7_23.sp4_h_r_8


RAM_Tile_8_23

 (19 15)  (415 383)  (415 383)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_l_3


LogicTile_11_23

 (13 8)  (559 376)  (559 376)  routing T_11_23.sp4_h_l_45 <X> T_11_23.sp4_v_b_8
 (12 9)  (558 377)  (558 377)  routing T_11_23.sp4_h_l_45 <X> T_11_23.sp4_v_b_8
 (4 12)  (550 380)  (550 380)  routing T_11_23.sp4_h_l_38 <X> T_11_23.sp4_v_b_9
 (6 12)  (552 380)  (552 380)  routing T_11_23.sp4_h_l_38 <X> T_11_23.sp4_v_b_9
 (5 13)  (551 381)  (551 381)  routing T_11_23.sp4_h_l_38 <X> T_11_23.sp4_v_b_9


LogicTile_16_23

 (3 6)  (819 374)  (819 374)  routing T_16_23.sp12_v_b_0 <X> T_16_23.sp12_v_t_23


LogicTile_20_23

 (8 4)  (1044 372)  (1044 372)  routing T_20_23.sp4_v_b_4 <X> T_20_23.sp4_h_r_4
 (9 4)  (1045 372)  (1045 372)  routing T_20_23.sp4_v_b_4 <X> T_20_23.sp4_h_r_4


LogicTile_24_23

 (6 14)  (1258 382)  (1258 382)  routing T_24_23.sp4_h_l_41 <X> T_24_23.sp4_v_t_44


LogicTile_31_23

 (3 6)  (1621 374)  (1621 374)  routing T_31_23.sp12_v_b_0 <X> T_31_23.sp12_v_t_23


IO_Tile_0_22

 (17 1)  (0 353)  (0 353)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 355)  (0 355)  IOB_0 IO Functioning bit
 (3 9)  (14 361)  (14 361)  IO control bit: IOLEFT_IE_0



LogicTile_10_22

 (2 12)  (494 364)  (494 364)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_12_22

 (3 1)  (603 353)  (603 353)  routing T_12_22.sp12_h_l_23 <X> T_12_22.sp12_v_b_0


LogicTile_13_22

 (12 0)  (666 352)  (666 352)  routing T_13_22.sp4_h_l_46 <X> T_13_22.sp4_h_r_2
 (13 1)  (667 353)  (667 353)  routing T_13_22.sp4_h_l_46 <X> T_13_22.sp4_h_r_2


LogicTile_15_22

 (3 12)  (765 364)  (765 364)  routing T_15_22.sp12_v_b_1 <X> T_15_22.sp12_h_r_1
 (3 13)  (765 365)  (765 365)  routing T_15_22.sp12_v_b_1 <X> T_15_22.sp12_h_r_1


LogicTile_17_22

 (11 8)  (885 360)  (885 360)  routing T_17_22.sp4_h_l_39 <X> T_17_22.sp4_v_b_8
 (13 8)  (887 360)  (887 360)  routing T_17_22.sp4_h_l_39 <X> T_17_22.sp4_v_b_8
 (12 9)  (886 361)  (886 361)  routing T_17_22.sp4_h_l_39 <X> T_17_22.sp4_v_b_8


LogicTile_27_22

 (3 15)  (1405 367)  (1405 367)  routing T_27_22.sp12_h_l_22 <X> T_27_22.sp12_v_t_22


IO_Tile_0_21

 (11 2)  (6 338)  (6 338)  routing T_0_21.span4_horz_7 <X> T_0_21.span4_vert_t_13
 (12 2)  (5 338)  (5 338)  routing T_0_21.span4_horz_7 <X> T_0_21.span4_vert_t_13


LogicTile_4_21

 (3 4)  (183 340)  (183 340)  routing T_4_21.sp12_v_t_23 <X> T_4_21.sp12_h_r_0
 (8 10)  (188 346)  (188 346)  routing T_4_21.sp4_h_r_11 <X> T_4_21.sp4_h_l_42
 (10 10)  (190 346)  (190 346)  routing T_4_21.sp4_h_r_11 <X> T_4_21.sp4_h_l_42


RAM_Tile_8_21

 (2 0)  (398 336)  (398 336)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_r_16
 (11 15)  (407 351)  (407 351)  routing T_8_21.sp4_h_r_3 <X> T_8_21.sp4_h_l_46
 (13 15)  (409 351)  (409 351)  routing T_8_21.sp4_h_r_3 <X> T_8_21.sp4_h_l_46


LogicTile_9_21

 (22 9)  (460 345)  (460 345)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (32 14)  (470 350)  (470 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (471 350)  (471 350)  routing T_9_21.lc_trk_g2_2 <X> T_9_21.wire_logic_cluster/lc_7/in_3
 (40 14)  (478 350)  (478 350)  LC_7 Logic Functioning bit
 (41 14)  (479 350)  (479 350)  LC_7 Logic Functioning bit
 (42 14)  (480 350)  (480 350)  LC_7 Logic Functioning bit
 (43 14)  (481 350)  (481 350)  LC_7 Logic Functioning bit
 (31 15)  (469 351)  (469 351)  routing T_9_21.lc_trk_g2_2 <X> T_9_21.wire_logic_cluster/lc_7/in_3
 (40 15)  (478 351)  (478 351)  LC_7 Logic Functioning bit
 (41 15)  (479 351)  (479 351)  LC_7 Logic Functioning bit
 (42 15)  (480 351)  (480 351)  LC_7 Logic Functioning bit
 (43 15)  (481 351)  (481 351)  LC_7 Logic Functioning bit
 (46 15)  (484 351)  (484 351)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_11_21

 (0 0)  (546 336)  (546 336)  Negative Clock bit

 (1 2)  (547 338)  (547 338)  routing T_11_21.glb_netwk_4 <X> T_11_21.wire_logic_cluster/lc_7/clk
 (2 2)  (548 338)  (548 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_4 wire_logic_cluster/lc_7/clk
 (32 2)  (578 338)  (578 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (579 338)  (579 338)  routing T_11_21.lc_trk_g3_1 <X> T_11_21.wire_logic_cluster/lc_1/in_3
 (34 2)  (580 338)  (580 338)  routing T_11_21.lc_trk_g3_1 <X> T_11_21.wire_logic_cluster/lc_1/in_3
 (36 2)  (582 338)  (582 338)  LC_1 Logic Functioning bit
 (37 2)  (583 338)  (583 338)  LC_1 Logic Functioning bit
 (38 2)  (584 338)  (584 338)  LC_1 Logic Functioning bit
 (39 2)  (585 338)  (585 338)  LC_1 Logic Functioning bit
 (45 2)  (591 338)  (591 338)  LC_1 Logic Functioning bit
 (36 3)  (582 339)  (582 339)  LC_1 Logic Functioning bit
 (37 3)  (583 339)  (583 339)  LC_1 Logic Functioning bit
 (38 3)  (584 339)  (584 339)  LC_1 Logic Functioning bit
 (39 3)  (585 339)  (585 339)  LC_1 Logic Functioning bit
 (44 3)  (590 339)  (590 339)  LC_1 Logic Functioning bit
 (48 3)  (594 339)  (594 339)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (13 4)  (559 340)  (559 340)  routing T_11_21.sp4_h_l_40 <X> T_11_21.sp4_v_b_5
 (12 5)  (558 341)  (558 341)  routing T_11_21.sp4_h_l_40 <X> T_11_21.sp4_v_b_5
 (17 8)  (563 344)  (563 344)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (564 344)  (564 344)  routing T_11_21.wire_logic_cluster/lc_1/out <X> T_11_21.lc_trk_g2_1
 (16 12)  (562 348)  (562 348)  routing T_11_21.sp4_v_b_33 <X> T_11_21.lc_trk_g3_1
 (17 12)  (563 348)  (563 348)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (564 348)  (564 348)  routing T_11_21.sp4_v_b_33 <X> T_11_21.lc_trk_g3_1
 (32 12)  (578 348)  (578 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (579 348)  (579 348)  routing T_11_21.lc_trk_g2_1 <X> T_11_21.wire_logic_cluster/lc_6/in_3
 (36 12)  (582 348)  (582 348)  LC_6 Logic Functioning bit
 (37 12)  (583 348)  (583 348)  LC_6 Logic Functioning bit
 (38 12)  (584 348)  (584 348)  LC_6 Logic Functioning bit
 (39 12)  (585 348)  (585 348)  LC_6 Logic Functioning bit
 (45 12)  (591 348)  (591 348)  LC_6 Logic Functioning bit
 (18 13)  (564 349)  (564 349)  routing T_11_21.sp4_v_b_33 <X> T_11_21.lc_trk_g3_1
 (36 13)  (582 349)  (582 349)  LC_6 Logic Functioning bit
 (37 13)  (583 349)  (583 349)  LC_6 Logic Functioning bit
 (38 13)  (584 349)  (584 349)  LC_6 Logic Functioning bit
 (39 13)  (585 349)  (585 349)  LC_6 Logic Functioning bit
 (44 13)  (590 349)  (590 349)  LC_6 Logic Functioning bit
 (48 13)  (594 349)  (594 349)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (0 14)  (546 350)  (546 350)  routing T_11_21.glb_netwk_6 <X> T_11_21.wire_logic_cluster/lc_7/s_r
 (1 14)  (547 350)  (547 350)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (546 351)  (546 351)  routing T_11_21.glb_netwk_6 <X> T_11_21.wire_logic_cluster/lc_7/s_r


LogicTile_17_21

 (4 12)  (878 348)  (878 348)  routing T_17_21.sp4_v_t_36 <X> T_17_21.sp4_v_b_9
 (6 12)  (880 348)  (880 348)  routing T_17_21.sp4_v_t_36 <X> T_17_21.sp4_v_b_9


LogicTile_4_20

 (19 10)  (199 330)  (199 330)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23


LogicTile_10_20

 (26 8)  (518 328)  (518 328)  routing T_10_20.lc_trk_g3_5 <X> T_10_20.wire_logic_cluster/lc_4/in_0
 (32 8)  (524 328)  (524 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (525 328)  (525 328)  routing T_10_20.lc_trk_g3_0 <X> T_10_20.wire_logic_cluster/lc_4/in_3
 (34 8)  (526 328)  (526 328)  routing T_10_20.lc_trk_g3_0 <X> T_10_20.wire_logic_cluster/lc_4/in_3
 (40 8)  (532 328)  (532 328)  LC_4 Logic Functioning bit
 (42 8)  (534 328)  (534 328)  LC_4 Logic Functioning bit
 (27 9)  (519 329)  (519 329)  routing T_10_20.lc_trk_g3_5 <X> T_10_20.wire_logic_cluster/lc_4/in_0
 (28 9)  (520 329)  (520 329)  routing T_10_20.lc_trk_g3_5 <X> T_10_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (521 329)  (521 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (41 9)  (533 329)  (533 329)  LC_4 Logic Functioning bit
 (43 9)  (535 329)  (535 329)  LC_4 Logic Functioning bit
 (48 9)  (540 329)  (540 329)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (14 13)  (506 333)  (506 333)  routing T_10_20.sp4_r_v_b_40 <X> T_10_20.lc_trk_g3_0
 (17 13)  (509 333)  (509 333)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (17 14)  (509 334)  (509 334)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (18 15)  (510 335)  (510 335)  routing T_10_20.sp4_r_v_b_45 <X> T_10_20.lc_trk_g3_5


LogicTile_11_20

 (15 0)  (561 320)  (561 320)  routing T_11_20.top_op_1 <X> T_11_20.lc_trk_g0_1
 (17 0)  (563 320)  (563 320)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (18 1)  (564 321)  (564 321)  routing T_11_20.top_op_1 <X> T_11_20.lc_trk_g0_1
 (22 3)  (568 323)  (568 323)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (570 323)  (570 323)  routing T_11_20.top_op_6 <X> T_11_20.lc_trk_g0_6
 (25 3)  (571 323)  (571 323)  routing T_11_20.top_op_6 <X> T_11_20.lc_trk_g0_6
 (26 4)  (572 324)  (572 324)  routing T_11_20.lc_trk_g0_6 <X> T_11_20.wire_logic_cluster/lc_2/in_0
 (29 4)  (575 324)  (575 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (577 324)  (577 324)  routing T_11_20.lc_trk_g1_4 <X> T_11_20.wire_logic_cluster/lc_2/in_3
 (32 4)  (578 324)  (578 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (580 324)  (580 324)  routing T_11_20.lc_trk_g1_4 <X> T_11_20.wire_logic_cluster/lc_2/in_3
 (36 4)  (582 324)  (582 324)  LC_2 Logic Functioning bit
 (38 4)  (584 324)  (584 324)  LC_2 Logic Functioning bit
 (26 5)  (572 325)  (572 325)  routing T_11_20.lc_trk_g0_6 <X> T_11_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 325)  (575 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (48 5)  (594 325)  (594 325)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (14 6)  (560 326)  (560 326)  routing T_11_20.sp4_v_t_1 <X> T_11_20.lc_trk_g1_4
 (14 7)  (560 327)  (560 327)  routing T_11_20.sp4_v_t_1 <X> T_11_20.lc_trk_g1_4
 (16 7)  (562 327)  (562 327)  routing T_11_20.sp4_v_t_1 <X> T_11_20.lc_trk_g1_4
 (17 7)  (563 327)  (563 327)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4


LogicTile_3_19

 (3 4)  (129 308)  (129 308)  routing T_3_19.sp12_v_t_23 <X> T_3_19.sp12_h_r_0


LogicTile_4_19

 (3 4)  (183 308)  (183 308)  routing T_4_19.sp12_v_t_23 <X> T_4_19.sp12_h_r_0


LogicTile_7_19

 (3 4)  (345 308)  (345 308)  routing T_7_19.sp12_v_b_0 <X> T_7_19.sp12_h_r_0
 (3 5)  (345 309)  (345 309)  routing T_7_19.sp12_v_b_0 <X> T_7_19.sp12_h_r_0


RAM_Tile_8_19

 (2 0)  (398 304)  (398 304)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_r_16


LogicTile_9_19

 (2 4)  (440 308)  (440 308)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_10_19

 (14 0)  (506 304)  (506 304)  routing T_10_19.bnr_op_0 <X> T_10_19.lc_trk_g0_0
 (14 1)  (506 305)  (506 305)  routing T_10_19.bnr_op_0 <X> T_10_19.lc_trk_g0_0
 (17 1)  (509 305)  (509 305)  Enable bit of Mux _local_links/g0_mux_0 => bnr_op_0 lc_trk_g0_0
 (1 2)  (493 306)  (493 306)  routing T_10_19.glb_netwk_4 <X> T_10_19.wire_logic_cluster/lc_7/clk
 (2 2)  (494 306)  (494 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_4 wire_logic_cluster/lc_7/clk
 (26 2)  (518 306)  (518 306)  routing T_10_19.lc_trk_g1_4 <X> T_10_19.wire_logic_cluster/lc_1/in_0
 (29 2)  (521 306)  (521 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (523 306)  (523 306)  routing T_10_19.lc_trk_g2_4 <X> T_10_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (524 306)  (524 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (525 306)  (525 306)  routing T_10_19.lc_trk_g2_4 <X> T_10_19.wire_logic_cluster/lc_1/in_3
 (37 2)  (529 306)  (529 306)  LC_1 Logic Functioning bit
 (39 2)  (531 306)  (531 306)  LC_1 Logic Functioning bit
 (40 2)  (532 306)  (532 306)  LC_1 Logic Functioning bit
 (41 2)  (533 306)  (533 306)  LC_1 Logic Functioning bit
 (42 2)  (534 306)  (534 306)  LC_1 Logic Functioning bit
 (43 2)  (535 306)  (535 306)  LC_1 Logic Functioning bit
 (45 2)  (537 306)  (537 306)  LC_1 Logic Functioning bit
 (27 3)  (519 307)  (519 307)  routing T_10_19.lc_trk_g1_4 <X> T_10_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (521 307)  (521 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (36 3)  (528 307)  (528 307)  LC_1 Logic Functioning bit
 (37 3)  (529 307)  (529 307)  LC_1 Logic Functioning bit
 (38 3)  (530 307)  (530 307)  LC_1 Logic Functioning bit
 (39 3)  (531 307)  (531 307)  LC_1 Logic Functioning bit
 (40 3)  (532 307)  (532 307)  LC_1 Logic Functioning bit
 (41 3)  (533 307)  (533 307)  LC_1 Logic Functioning bit
 (42 3)  (534 307)  (534 307)  LC_1 Logic Functioning bit
 (43 3)  (535 307)  (535 307)  LC_1 Logic Functioning bit
 (44 3)  (536 307)  (536 307)  LC_1 Logic Functioning bit
 (51 3)  (543 307)  (543 307)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (1 4)  (493 308)  (493 308)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (22 4)  (514 308)  (514 308)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (516 308)  (516 308)  routing T_10_19.bot_op_3 <X> T_10_19.lc_trk_g1_3
 (0 5)  (492 309)  (492 309)  routing T_10_19.lc_trk_g1_3 <X> T_10_19.wire_logic_cluster/lc_7/cen
 (1 5)  (493 309)  (493 309)  routing T_10_19.lc_trk_g1_3 <X> T_10_19.wire_logic_cluster/lc_7/cen
 (14 7)  (506 311)  (506 311)  routing T_10_19.sp4_r_v_b_28 <X> T_10_19.lc_trk_g1_4
 (17 7)  (509 311)  (509 311)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (15 11)  (507 315)  (507 315)  routing T_10_19.sp4_v_t_33 <X> T_10_19.lc_trk_g2_4
 (16 11)  (508 315)  (508 315)  routing T_10_19.sp4_v_t_33 <X> T_10_19.lc_trk_g2_4
 (17 11)  (509 315)  (509 315)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (0 14)  (492 318)  (492 318)  routing T_10_19.glb_netwk_6 <X> T_10_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (493 318)  (493 318)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (492 319)  (492 319)  routing T_10_19.glb_netwk_6 <X> T_10_19.wire_logic_cluster/lc_7/s_r


LogicTile_11_19

 (0 0)  (546 304)  (546 304)  Negative Clock bit

 (1 2)  (547 306)  (547 306)  routing T_11_19.glb_netwk_4 <X> T_11_19.wire_logic_cluster/lc_7/clk
 (2 2)  (548 306)  (548 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_4 wire_logic_cluster/lc_7/clk
 (13 4)  (559 308)  (559 308)  routing T_11_19.sp4_h_l_40 <X> T_11_19.sp4_v_b_5
 (12 5)  (558 309)  (558 309)  routing T_11_19.sp4_h_l_40 <X> T_11_19.sp4_v_b_5
 (22 5)  (568 309)  (568 309)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (570 309)  (570 309)  routing T_11_19.bot_op_2 <X> T_11_19.lc_trk_g1_2
 (11 6)  (557 310)  (557 310)  routing T_11_19.sp4_v_b_9 <X> T_11_19.sp4_v_t_40
 (13 6)  (559 310)  (559 310)  routing T_11_19.sp4_v_b_9 <X> T_11_19.sp4_v_t_40
 (15 6)  (561 310)  (561 310)  routing T_11_19.bot_op_5 <X> T_11_19.lc_trk_g1_5
 (17 6)  (563 310)  (563 310)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (25 6)  (571 310)  (571 310)  routing T_11_19.wire_logic_cluster/lc_6/out <X> T_11_19.lc_trk_g1_6
 (22 7)  (568 311)  (568 311)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (2 8)  (548 312)  (548 312)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (21 8)  (567 312)  (567 312)  routing T_11_19.sp4_v_t_14 <X> T_11_19.lc_trk_g2_3
 (22 8)  (568 312)  (568 312)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_14 lc_trk_g2_3
 (23 8)  (569 312)  (569 312)  routing T_11_19.sp4_v_t_14 <X> T_11_19.lc_trk_g2_3
 (22 9)  (568 313)  (568 313)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (569 313)  (569 313)  routing T_11_19.sp4_v_b_42 <X> T_11_19.lc_trk_g2_2
 (24 9)  (570 313)  (570 313)  routing T_11_19.sp4_v_b_42 <X> T_11_19.lc_trk_g2_2
 (26 10)  (572 314)  (572 314)  routing T_11_19.lc_trk_g3_4 <X> T_11_19.wire_logic_cluster/lc_5/in_0
 (28 10)  (574 314)  (574 314)  routing T_11_19.lc_trk_g2_2 <X> T_11_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (575 314)  (575 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (577 314)  (577 314)  routing T_11_19.lc_trk_g1_5 <X> T_11_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (578 314)  (578 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (580 314)  (580 314)  routing T_11_19.lc_trk_g1_5 <X> T_11_19.wire_logic_cluster/lc_5/in_3
 (35 10)  (581 314)  (581 314)  routing T_11_19.lc_trk_g1_6 <X> T_11_19.input_2_5
 (37 10)  (583 314)  (583 314)  LC_5 Logic Functioning bit
 (39 10)  (585 314)  (585 314)  LC_5 Logic Functioning bit
 (40 10)  (586 314)  (586 314)  LC_5 Logic Functioning bit
 (41 10)  (587 314)  (587 314)  LC_5 Logic Functioning bit
 (27 11)  (573 315)  (573 315)  routing T_11_19.lc_trk_g3_4 <X> T_11_19.wire_logic_cluster/lc_5/in_0
 (28 11)  (574 315)  (574 315)  routing T_11_19.lc_trk_g3_4 <X> T_11_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 315)  (575 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (576 315)  (576 315)  routing T_11_19.lc_trk_g2_2 <X> T_11_19.wire_logic_cluster/lc_5/in_1
 (32 11)  (578 315)  (578 315)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_6 input_2_5
 (34 11)  (580 315)  (580 315)  routing T_11_19.lc_trk_g1_6 <X> T_11_19.input_2_5
 (35 11)  (581 315)  (581 315)  routing T_11_19.lc_trk_g1_6 <X> T_11_19.input_2_5
 (36 11)  (582 315)  (582 315)  LC_5 Logic Functioning bit
 (37 11)  (583 315)  (583 315)  LC_5 Logic Functioning bit
 (38 11)  (584 315)  (584 315)  LC_5 Logic Functioning bit
 (39 11)  (585 315)  (585 315)  LC_5 Logic Functioning bit
 (40 11)  (586 315)  (586 315)  LC_5 Logic Functioning bit
 (41 11)  (587 315)  (587 315)  LC_5 Logic Functioning bit
 (11 12)  (557 316)  (557 316)  routing T_11_19.sp4_v_t_45 <X> T_11_19.sp4_v_b_11
 (26 12)  (572 316)  (572 316)  routing T_11_19.lc_trk_g1_5 <X> T_11_19.wire_logic_cluster/lc_6/in_0
 (28 12)  (574 316)  (574 316)  routing T_11_19.lc_trk_g2_3 <X> T_11_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 316)  (575 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (578 316)  (578 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (580 316)  (580 316)  routing T_11_19.lc_trk_g1_2 <X> T_11_19.wire_logic_cluster/lc_6/in_3
 (38 12)  (584 316)  (584 316)  LC_6 Logic Functioning bit
 (39 12)  (585 316)  (585 316)  LC_6 Logic Functioning bit
 (40 12)  (586 316)  (586 316)  LC_6 Logic Functioning bit
 (45 12)  (591 316)  (591 316)  LC_6 Logic Functioning bit
 (50 12)  (596 316)  (596 316)  Cascade bit: LH_LC06_inmux02_5

 (12 13)  (558 317)  (558 317)  routing T_11_19.sp4_v_t_45 <X> T_11_19.sp4_v_b_11
 (27 13)  (573 317)  (573 317)  routing T_11_19.lc_trk_g1_5 <X> T_11_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 317)  (575 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (576 317)  (576 317)  routing T_11_19.lc_trk_g2_3 <X> T_11_19.wire_logic_cluster/lc_6/in_1
 (31 13)  (577 317)  (577 317)  routing T_11_19.lc_trk_g1_2 <X> T_11_19.wire_logic_cluster/lc_6/in_3
 (38 13)  (584 317)  (584 317)  LC_6 Logic Functioning bit
 (48 13)  (594 317)  (594 317)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (52 13)  (598 317)  (598 317)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (0 14)  (546 318)  (546 318)  routing T_11_19.glb_netwk_6 <X> T_11_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (547 318)  (547 318)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (14 14)  (560 318)  (560 318)  routing T_11_19.sp4_v_b_36 <X> T_11_19.lc_trk_g3_4
 (0 15)  (546 319)  (546 319)  routing T_11_19.glb_netwk_6 <X> T_11_19.wire_logic_cluster/lc_7/s_r
 (14 15)  (560 319)  (560 319)  routing T_11_19.sp4_v_b_36 <X> T_11_19.lc_trk_g3_4
 (16 15)  (562 319)  (562 319)  routing T_11_19.sp4_v_b_36 <X> T_11_19.lc_trk_g3_4
 (17 15)  (563 319)  (563 319)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4


LogicTile_12_19

 (8 1)  (608 305)  (608 305)  routing T_12_19.sp4_h_l_42 <X> T_12_19.sp4_v_b_1
 (9 1)  (609 305)  (609 305)  routing T_12_19.sp4_h_l_42 <X> T_12_19.sp4_v_b_1
 (10 1)  (610 305)  (610 305)  routing T_12_19.sp4_h_l_42 <X> T_12_19.sp4_v_b_1
 (26 6)  (626 310)  (626 310)  routing T_12_19.lc_trk_g2_7 <X> T_12_19.wire_logic_cluster/lc_3/in_0
 (31 6)  (631 310)  (631 310)  routing T_12_19.lc_trk_g3_7 <X> T_12_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (632 310)  (632 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (633 310)  (633 310)  routing T_12_19.lc_trk_g3_7 <X> T_12_19.wire_logic_cluster/lc_3/in_3
 (34 6)  (634 310)  (634 310)  routing T_12_19.lc_trk_g3_7 <X> T_12_19.wire_logic_cluster/lc_3/in_3
 (37 6)  (637 310)  (637 310)  LC_3 Logic Functioning bit
 (39 6)  (639 310)  (639 310)  LC_3 Logic Functioning bit
 (26 7)  (626 311)  (626 311)  routing T_12_19.lc_trk_g2_7 <X> T_12_19.wire_logic_cluster/lc_3/in_0
 (28 7)  (628 311)  (628 311)  routing T_12_19.lc_trk_g2_7 <X> T_12_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 311)  (629 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (31 7)  (631 311)  (631 311)  routing T_12_19.lc_trk_g3_7 <X> T_12_19.wire_logic_cluster/lc_3/in_3
 (36 7)  (636 311)  (636 311)  LC_3 Logic Functioning bit
 (38 7)  (638 311)  (638 311)  LC_3 Logic Functioning bit
 (8 9)  (608 313)  (608 313)  routing T_12_19.sp4_h_l_42 <X> T_12_19.sp4_v_b_7
 (9 9)  (609 313)  (609 313)  routing T_12_19.sp4_h_l_42 <X> T_12_19.sp4_v_b_7
 (19 10)  (619 314)  (619 314)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23
 (21 10)  (621 314)  (621 314)  routing T_12_19.sp12_v_b_7 <X> T_12_19.lc_trk_g2_7
 (22 10)  (622 314)  (622 314)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_7 lc_trk_g2_7
 (24 10)  (624 314)  (624 314)  routing T_12_19.sp12_v_b_7 <X> T_12_19.lc_trk_g2_7
 (21 11)  (621 315)  (621 315)  routing T_12_19.sp12_v_b_7 <X> T_12_19.lc_trk_g2_7
 (22 14)  (622 318)  (622 318)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_23 lc_trk_g3_7
 (23 14)  (623 318)  (623 318)  routing T_12_19.sp12_v_b_23 <X> T_12_19.lc_trk_g3_7
 (21 15)  (621 319)  (621 319)  routing T_12_19.sp12_v_b_23 <X> T_12_19.lc_trk_g3_7


LogicTile_13_19

 (29 0)  (683 304)  (683 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (684 304)  (684 304)  routing T_13_19.lc_trk_g0_7 <X> T_13_19.wire_logic_cluster/lc_0/in_1
 (31 0)  (685 304)  (685 304)  routing T_13_19.lc_trk_g1_4 <X> T_13_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (686 304)  (686 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (688 304)  (688 304)  routing T_13_19.lc_trk_g1_4 <X> T_13_19.wire_logic_cluster/lc_0/in_3
 (36 0)  (690 304)  (690 304)  LC_0 Logic Functioning bit
 (38 0)  (692 304)  (692 304)  LC_0 Logic Functioning bit
 (45 0)  (699 304)  (699 304)  LC_0 Logic Functioning bit
 (30 1)  (684 305)  (684 305)  routing T_13_19.lc_trk_g0_7 <X> T_13_19.wire_logic_cluster/lc_0/in_1
 (36 1)  (690 305)  (690 305)  LC_0 Logic Functioning bit
 (38 1)  (692 305)  (692 305)  LC_0 Logic Functioning bit
 (1 2)  (655 306)  (655 306)  routing T_13_19.glb_netwk_4 <X> T_13_19.wire_logic_cluster/lc_7/clk
 (2 2)  (656 306)  (656 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_4 wire_logic_cluster/lc_7/clk
 (14 2)  (668 306)  (668 306)  routing T_13_19.wire_logic_cluster/lc_4/out <X> T_13_19.lc_trk_g0_4
 (21 2)  (675 306)  (675 306)  routing T_13_19.sp4_v_b_7 <X> T_13_19.lc_trk_g0_7
 (22 2)  (676 306)  (676 306)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_7 lc_trk_g0_7
 (23 2)  (677 306)  (677 306)  routing T_13_19.sp4_v_b_7 <X> T_13_19.lc_trk_g0_7
 (26 2)  (680 306)  (680 306)  routing T_13_19.lc_trk_g0_7 <X> T_13_19.wire_logic_cluster/lc_1/in_0
 (27 2)  (681 306)  (681 306)  routing T_13_19.lc_trk_g3_1 <X> T_13_19.wire_logic_cluster/lc_1/in_1
 (28 2)  (682 306)  (682 306)  routing T_13_19.lc_trk_g3_1 <X> T_13_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 306)  (683 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (685 306)  (685 306)  routing T_13_19.lc_trk_g0_4 <X> T_13_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (686 306)  (686 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (35 2)  (689 306)  (689 306)  routing T_13_19.lc_trk_g1_4 <X> T_13_19.input_2_1
 (36 2)  (690 306)  (690 306)  LC_1 Logic Functioning bit
 (37 2)  (691 306)  (691 306)  LC_1 Logic Functioning bit
 (38 2)  (692 306)  (692 306)  LC_1 Logic Functioning bit
 (39 2)  (693 306)  (693 306)  LC_1 Logic Functioning bit
 (41 2)  (695 306)  (695 306)  LC_1 Logic Functioning bit
 (45 2)  (699 306)  (699 306)  LC_1 Logic Functioning bit
 (52 2)  (706 306)  (706 306)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (17 3)  (671 307)  (671 307)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (26 3)  (680 307)  (680 307)  routing T_13_19.lc_trk_g0_7 <X> T_13_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 307)  (683 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (32 3)  (686 307)  (686 307)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_4 input_2_1
 (34 3)  (688 307)  (688 307)  routing T_13_19.lc_trk_g1_4 <X> T_13_19.input_2_1
 (36 3)  (690 307)  (690 307)  LC_1 Logic Functioning bit
 (37 3)  (691 307)  (691 307)  LC_1 Logic Functioning bit
 (38 3)  (692 307)  (692 307)  LC_1 Logic Functioning bit
 (39 3)  (693 307)  (693 307)  LC_1 Logic Functioning bit
 (41 3)  (695 307)  (695 307)  LC_1 Logic Functioning bit
 (43 3)  (697 307)  (697 307)  LC_1 Logic Functioning bit
 (44 3)  (698 307)  (698 307)  LC_1 Logic Functioning bit
 (14 4)  (668 308)  (668 308)  routing T_13_19.wire_logic_cluster/lc_0/out <X> T_13_19.lc_trk_g1_0
 (17 5)  (671 309)  (671 309)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (15 7)  (669 311)  (669 311)  routing T_13_19.bot_op_4 <X> T_13_19.lc_trk_g1_4
 (17 7)  (671 311)  (671 311)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (32 8)  (686 312)  (686 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (688 312)  (688 312)  routing T_13_19.lc_trk_g1_0 <X> T_13_19.wire_logic_cluster/lc_4/in_3
 (36 8)  (690 312)  (690 312)  LC_4 Logic Functioning bit
 (37 8)  (691 312)  (691 312)  LC_4 Logic Functioning bit
 (38 8)  (692 312)  (692 312)  LC_4 Logic Functioning bit
 (39 8)  (693 312)  (693 312)  LC_4 Logic Functioning bit
 (45 8)  (699 312)  (699 312)  LC_4 Logic Functioning bit
 (36 9)  (690 313)  (690 313)  LC_4 Logic Functioning bit
 (37 9)  (691 313)  (691 313)  LC_4 Logic Functioning bit
 (38 9)  (692 313)  (692 313)  LC_4 Logic Functioning bit
 (39 9)  (693 313)  (693 313)  LC_4 Logic Functioning bit
 (17 12)  (671 316)  (671 316)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (672 316)  (672 316)  routing T_13_19.wire_logic_cluster/lc_1/out <X> T_13_19.lc_trk_g3_1
 (0 14)  (654 318)  (654 318)  routing T_13_19.glb_netwk_6 <X> T_13_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 318)  (655 318)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (654 319)  (654 319)  routing T_13_19.glb_netwk_6 <X> T_13_19.wire_logic_cluster/lc_7/s_r


LogicTile_14_19

 (4 4)  (712 308)  (712 308)  routing T_14_19.sp4_h_l_44 <X> T_14_19.sp4_v_b_3
 (6 4)  (714 308)  (714 308)  routing T_14_19.sp4_h_l_44 <X> T_14_19.sp4_v_b_3
 (14 4)  (722 308)  (722 308)  routing T_14_19.lft_op_0 <X> T_14_19.lc_trk_g1_0
 (5 5)  (713 309)  (713 309)  routing T_14_19.sp4_h_l_44 <X> T_14_19.sp4_v_b_3
 (15 5)  (723 309)  (723 309)  routing T_14_19.lft_op_0 <X> T_14_19.lc_trk_g1_0
 (17 5)  (725 309)  (725 309)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (14 6)  (722 310)  (722 310)  routing T_14_19.lft_op_4 <X> T_14_19.lc_trk_g1_4
 (15 7)  (723 311)  (723 311)  routing T_14_19.lft_op_4 <X> T_14_19.lc_trk_g1_4
 (17 7)  (725 311)  (725 311)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (27 12)  (735 316)  (735 316)  routing T_14_19.lc_trk_g1_4 <X> T_14_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 316)  (737 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (738 316)  (738 316)  routing T_14_19.lc_trk_g1_4 <X> T_14_19.wire_logic_cluster/lc_6/in_1
 (32 12)  (740 316)  (740 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (742 316)  (742 316)  routing T_14_19.lc_trk_g1_0 <X> T_14_19.wire_logic_cluster/lc_6/in_3
 (40 12)  (748 316)  (748 316)  LC_6 Logic Functioning bit
 (42 12)  (750 316)  (750 316)  LC_6 Logic Functioning bit
 (40 13)  (748 317)  (748 317)  LC_6 Logic Functioning bit
 (42 13)  (750 317)  (750 317)  LC_6 Logic Functioning bit


LogicTile_17_19

 (2 12)  (876 316)  (876 316)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_20_19

 (10 7)  (1046 311)  (1046 311)  routing T_20_19.sp4_h_l_46 <X> T_20_19.sp4_v_t_41


LogicTile_2_18

 (3 4)  (75 292)  (75 292)  routing T_2_18.sp12_v_t_23 <X> T_2_18.sp12_h_r_0


LogicTile_4_18

 (3 4)  (183 292)  (183 292)  routing T_4_18.sp12_v_t_23 <X> T_4_18.sp12_h_r_0


LogicTile_10_18

 (0 0)  (492 288)  (492 288)  Negative Clock bit

 (22 0)  (514 288)  (514 288)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_3 lc_trk_g0_3
 (23 0)  (515 288)  (515 288)  routing T_10_18.sp4_h_r_3 <X> T_10_18.lc_trk_g0_3
 (24 0)  (516 288)  (516 288)  routing T_10_18.sp4_h_r_3 <X> T_10_18.lc_trk_g0_3
 (21 1)  (513 289)  (513 289)  routing T_10_18.sp4_h_r_3 <X> T_10_18.lc_trk_g0_3
 (1 2)  (493 290)  (493 290)  routing T_10_18.glb_netwk_4 <X> T_10_18.wire_logic_cluster/lc_7/clk
 (2 2)  (494 290)  (494 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_4 wire_logic_cluster/lc_7/clk
 (17 3)  (509 291)  (509 291)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (29 4)  (521 292)  (521 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (524 292)  (524 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (525 292)  (525 292)  routing T_10_18.lc_trk_g3_0 <X> T_10_18.wire_logic_cluster/lc_2/in_3
 (34 4)  (526 292)  (526 292)  routing T_10_18.lc_trk_g3_0 <X> T_10_18.wire_logic_cluster/lc_2/in_3
 (35 4)  (527 292)  (527 292)  routing T_10_18.lc_trk_g1_5 <X> T_10_18.input_2_2
 (36 4)  (528 292)  (528 292)  LC_2 Logic Functioning bit
 (37 4)  (529 292)  (529 292)  LC_2 Logic Functioning bit
 (38 4)  (530 292)  (530 292)  LC_2 Logic Functioning bit
 (42 4)  (534 292)  (534 292)  LC_2 Logic Functioning bit
 (43 4)  (535 292)  (535 292)  LC_2 Logic Functioning bit
 (27 5)  (519 293)  (519 293)  routing T_10_18.lc_trk_g3_1 <X> T_10_18.wire_logic_cluster/lc_2/in_0
 (28 5)  (520 293)  (520 293)  routing T_10_18.lc_trk_g3_1 <X> T_10_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (521 293)  (521 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (522 293)  (522 293)  routing T_10_18.lc_trk_g0_3 <X> T_10_18.wire_logic_cluster/lc_2/in_1
 (32 5)  (524 293)  (524 293)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_5 input_2_2
 (34 5)  (526 293)  (526 293)  routing T_10_18.lc_trk_g1_5 <X> T_10_18.input_2_2
 (36 5)  (528 293)  (528 293)  LC_2 Logic Functioning bit
 (37 5)  (529 293)  (529 293)  LC_2 Logic Functioning bit
 (42 5)  (534 293)  (534 293)  LC_2 Logic Functioning bit
 (43 5)  (535 293)  (535 293)  LC_2 Logic Functioning bit
 (0 6)  (492 294)  (492 294)  routing T_10_18.glb_netwk_6 <X> T_10_18.glb2local_0
 (1 6)  (493 294)  (493 294)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_6 glb2local_0
 (15 6)  (507 294)  (507 294)  routing T_10_18.sp12_h_r_5 <X> T_10_18.lc_trk_g1_5
 (17 6)  (509 294)  (509 294)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_5 lc_trk_g1_5
 (18 6)  (510 294)  (510 294)  routing T_10_18.sp12_h_r_5 <X> T_10_18.lc_trk_g1_5
 (21 6)  (513 294)  (513 294)  routing T_10_18.bnr_op_7 <X> T_10_18.lc_trk_g1_7
 (22 6)  (514 294)  (514 294)  Enable bit of Mux _local_links/g1_mux_7 => bnr_op_7 lc_trk_g1_7
 (31 6)  (523 294)  (523 294)  routing T_10_18.lc_trk_g0_4 <X> T_10_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (524 294)  (524 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (528 294)  (528 294)  LC_3 Logic Functioning bit
 (37 6)  (529 294)  (529 294)  LC_3 Logic Functioning bit
 (38 6)  (530 294)  (530 294)  LC_3 Logic Functioning bit
 (39 6)  (531 294)  (531 294)  LC_3 Logic Functioning bit
 (42 6)  (534 294)  (534 294)  LC_3 Logic Functioning bit
 (43 6)  (535 294)  (535 294)  LC_3 Logic Functioning bit
 (50 6)  (542 294)  (542 294)  Cascade bit: LH_LC03_inmux02_5

 (1 7)  (493 295)  (493 295)  routing T_10_18.glb_netwk_6 <X> T_10_18.glb2local_0
 (18 7)  (510 295)  (510 295)  routing T_10_18.sp12_h_r_5 <X> T_10_18.lc_trk_g1_5
 (21 7)  (513 295)  (513 295)  routing T_10_18.bnr_op_7 <X> T_10_18.lc_trk_g1_7
 (36 7)  (528 295)  (528 295)  LC_3 Logic Functioning bit
 (37 7)  (529 295)  (529 295)  LC_3 Logic Functioning bit
 (38 7)  (530 295)  (530 295)  LC_3 Logic Functioning bit
 (39 7)  (531 295)  (531 295)  LC_3 Logic Functioning bit
 (42 7)  (534 295)  (534 295)  LC_3 Logic Functioning bit
 (43 7)  (535 295)  (535 295)  LC_3 Logic Functioning bit
 (2 8)  (494 296)  (494 296)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (14 8)  (506 296)  (506 296)  routing T_10_18.sp4_v_t_21 <X> T_10_18.lc_trk_g2_0
 (21 8)  (513 296)  (513 296)  routing T_10_18.rgt_op_3 <X> T_10_18.lc_trk_g2_3
 (22 8)  (514 296)  (514 296)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (516 296)  (516 296)  routing T_10_18.rgt_op_3 <X> T_10_18.lc_trk_g2_3
 (14 9)  (506 297)  (506 297)  routing T_10_18.sp4_v_t_21 <X> T_10_18.lc_trk_g2_0
 (16 9)  (508 297)  (508 297)  routing T_10_18.sp4_v_t_21 <X> T_10_18.lc_trk_g2_0
 (17 9)  (509 297)  (509 297)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (21 10)  (513 298)  (513 298)  routing T_10_18.wire_logic_cluster/lc_7/out <X> T_10_18.lc_trk_g2_7
 (22 10)  (514 298)  (514 298)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (14 12)  (506 300)  (506 300)  routing T_10_18.rgt_op_0 <X> T_10_18.lc_trk_g3_0
 (17 12)  (509 300)  (509 300)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (15 13)  (507 301)  (507 301)  routing T_10_18.rgt_op_0 <X> T_10_18.lc_trk_g3_0
 (17 13)  (509 301)  (509 301)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (18 13)  (510 301)  (510 301)  routing T_10_18.sp4_r_v_b_41 <X> T_10_18.lc_trk_g3_1
 (0 14)  (492 302)  (492 302)  routing T_10_18.glb_netwk_6 <X> T_10_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (493 302)  (493 302)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (4 14)  (496 302)  (496 302)  routing T_10_18.sp4_h_r_3 <X> T_10_18.sp4_v_t_44
 (6 14)  (498 302)  (498 302)  routing T_10_18.sp4_h_r_3 <X> T_10_18.sp4_v_t_44
 (28 14)  (520 302)  (520 302)  routing T_10_18.lc_trk_g2_0 <X> T_10_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (521 302)  (521 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (523 302)  (523 302)  routing T_10_18.lc_trk_g1_7 <X> T_10_18.wire_logic_cluster/lc_7/in_3
 (32 14)  (524 302)  (524 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (526 302)  (526 302)  routing T_10_18.lc_trk_g1_7 <X> T_10_18.wire_logic_cluster/lc_7/in_3
 (35 14)  (527 302)  (527 302)  routing T_10_18.lc_trk_g2_7 <X> T_10_18.input_2_7
 (36 14)  (528 302)  (528 302)  LC_7 Logic Functioning bit
 (38 14)  (530 302)  (530 302)  LC_7 Logic Functioning bit
 (41 14)  (533 302)  (533 302)  LC_7 Logic Functioning bit
 (42 14)  (534 302)  (534 302)  LC_7 Logic Functioning bit
 (43 14)  (535 302)  (535 302)  LC_7 Logic Functioning bit
 (45 14)  (537 302)  (537 302)  LC_7 Logic Functioning bit
 (0 15)  (492 303)  (492 303)  routing T_10_18.glb_netwk_6 <X> T_10_18.wire_logic_cluster/lc_7/s_r
 (5 15)  (497 303)  (497 303)  routing T_10_18.sp4_h_r_3 <X> T_10_18.sp4_v_t_44
 (26 15)  (518 303)  (518 303)  routing T_10_18.lc_trk_g2_3 <X> T_10_18.wire_logic_cluster/lc_7/in_0
 (28 15)  (520 303)  (520 303)  routing T_10_18.lc_trk_g2_3 <X> T_10_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (521 303)  (521 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (31 15)  (523 303)  (523 303)  routing T_10_18.lc_trk_g1_7 <X> T_10_18.wire_logic_cluster/lc_7/in_3
 (32 15)  (524 303)  (524 303)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (525 303)  (525 303)  routing T_10_18.lc_trk_g2_7 <X> T_10_18.input_2_7
 (35 15)  (527 303)  (527 303)  routing T_10_18.lc_trk_g2_7 <X> T_10_18.input_2_7
 (37 15)  (529 303)  (529 303)  LC_7 Logic Functioning bit
 (42 15)  (534 303)  (534 303)  LC_7 Logic Functioning bit
 (43 15)  (535 303)  (535 303)  LC_7 Logic Functioning bit


LogicTile_11_18

 (0 0)  (546 288)  (546 288)  Negative Clock bit

 (22 0)  (568 288)  (568 288)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (570 288)  (570 288)  routing T_11_18.bot_op_3 <X> T_11_18.lc_trk_g0_3
 (25 0)  (571 288)  (571 288)  routing T_11_18.bnr_op_2 <X> T_11_18.lc_trk_g0_2
 (27 0)  (573 288)  (573 288)  routing T_11_18.lc_trk_g1_2 <X> T_11_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 288)  (575 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (578 288)  (578 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (579 288)  (579 288)  routing T_11_18.lc_trk_g3_2 <X> T_11_18.wire_logic_cluster/lc_0/in_3
 (34 0)  (580 288)  (580 288)  routing T_11_18.lc_trk_g3_2 <X> T_11_18.wire_logic_cluster/lc_0/in_3
 (37 0)  (583 288)  (583 288)  LC_0 Logic Functioning bit
 (39 0)  (585 288)  (585 288)  LC_0 Logic Functioning bit
 (40 0)  (586 288)  (586 288)  LC_0 Logic Functioning bit
 (42 0)  (588 288)  (588 288)  LC_0 Logic Functioning bit
 (43 0)  (589 288)  (589 288)  LC_0 Logic Functioning bit
 (45 0)  (591 288)  (591 288)  LC_0 Logic Functioning bit
 (46 0)  (592 288)  (592 288)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (15 1)  (561 289)  (561 289)  routing T_11_18.sp4_v_t_5 <X> T_11_18.lc_trk_g0_0
 (16 1)  (562 289)  (562 289)  routing T_11_18.sp4_v_t_5 <X> T_11_18.lc_trk_g0_0
 (17 1)  (563 289)  (563 289)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (22 1)  (568 289)  (568 289)  Enable bit of Mux _local_links/g0_mux_2 => bnr_op_2 lc_trk_g0_2
 (25 1)  (571 289)  (571 289)  routing T_11_18.bnr_op_2 <X> T_11_18.lc_trk_g0_2
 (26 1)  (572 289)  (572 289)  routing T_11_18.lc_trk_g1_3 <X> T_11_18.wire_logic_cluster/lc_0/in_0
 (27 1)  (573 289)  (573 289)  routing T_11_18.lc_trk_g1_3 <X> T_11_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 289)  (575 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (576 289)  (576 289)  routing T_11_18.lc_trk_g1_2 <X> T_11_18.wire_logic_cluster/lc_0/in_1
 (31 1)  (577 289)  (577 289)  routing T_11_18.lc_trk_g3_2 <X> T_11_18.wire_logic_cluster/lc_0/in_3
 (32 1)  (578 289)  (578 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (579 289)  (579 289)  routing T_11_18.lc_trk_g2_0 <X> T_11_18.input_2_0
 (37 1)  (583 289)  (583 289)  LC_0 Logic Functioning bit
 (39 1)  (585 289)  (585 289)  LC_0 Logic Functioning bit
 (42 1)  (588 289)  (588 289)  LC_0 Logic Functioning bit
 (1 2)  (547 290)  (547 290)  routing T_11_18.glb_netwk_4 <X> T_11_18.wire_logic_cluster/lc_7/clk
 (2 2)  (548 290)  (548 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_4 wire_logic_cluster/lc_7/clk
 (17 2)  (563 290)  (563 290)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (564 290)  (564 290)  routing T_11_18.wire_logic_cluster/lc_5/out <X> T_11_18.lc_trk_g0_5
 (15 3)  (561 291)  (561 291)  routing T_11_18.bot_op_4 <X> T_11_18.lc_trk_g0_4
 (17 3)  (563 291)  (563 291)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (22 3)  (568 291)  (568 291)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (570 291)  (570 291)  routing T_11_18.bot_op_6 <X> T_11_18.lc_trk_g0_6
 (21 4)  (567 292)  (567 292)  routing T_11_18.bnr_op_3 <X> T_11_18.lc_trk_g1_3
 (22 4)  (568 292)  (568 292)  Enable bit of Mux _local_links/g1_mux_3 => bnr_op_3 lc_trk_g1_3
 (36 4)  (582 292)  (582 292)  LC_2 Logic Functioning bit
 (38 4)  (584 292)  (584 292)  LC_2 Logic Functioning bit
 (41 4)  (587 292)  (587 292)  LC_2 Logic Functioning bit
 (43 4)  (589 292)  (589 292)  LC_2 Logic Functioning bit
 (45 4)  (591 292)  (591 292)  LC_2 Logic Functioning bit
 (21 5)  (567 293)  (567 293)  routing T_11_18.bnr_op_3 <X> T_11_18.lc_trk_g1_3
 (22 5)  (568 293)  (568 293)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (570 293)  (570 293)  routing T_11_18.bot_op_2 <X> T_11_18.lc_trk_g1_2
 (29 5)  (575 293)  (575 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (37 5)  (583 293)  (583 293)  LC_2 Logic Functioning bit
 (39 5)  (585 293)  (585 293)  LC_2 Logic Functioning bit
 (40 5)  (586 293)  (586 293)  LC_2 Logic Functioning bit
 (42 5)  (588 293)  (588 293)  LC_2 Logic Functioning bit
 (44 5)  (590 293)  (590 293)  LC_2 Logic Functioning bit
 (51 5)  (597 293)  (597 293)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (15 6)  (561 294)  (561 294)  routing T_11_18.bot_op_5 <X> T_11_18.lc_trk_g1_5
 (17 6)  (563 294)  (563 294)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (22 6)  (568 294)  (568 294)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (570 294)  (570 294)  routing T_11_18.bot_op_7 <X> T_11_18.lc_trk_g1_7
 (26 6)  (572 294)  (572 294)  routing T_11_18.lc_trk_g1_4 <X> T_11_18.wire_logic_cluster/lc_3/in_0
 (27 6)  (573 294)  (573 294)  routing T_11_18.lc_trk_g3_3 <X> T_11_18.wire_logic_cluster/lc_3/in_1
 (28 6)  (574 294)  (574 294)  routing T_11_18.lc_trk_g3_3 <X> T_11_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 294)  (575 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (577 294)  (577 294)  routing T_11_18.lc_trk_g1_5 <X> T_11_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (578 294)  (578 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (580 294)  (580 294)  routing T_11_18.lc_trk_g1_5 <X> T_11_18.wire_logic_cluster/lc_3/in_3
 (35 6)  (581 294)  (581 294)  routing T_11_18.lc_trk_g1_6 <X> T_11_18.input_2_3
 (36 6)  (582 294)  (582 294)  LC_3 Logic Functioning bit
 (37 6)  (583 294)  (583 294)  LC_3 Logic Functioning bit
 (38 6)  (584 294)  (584 294)  LC_3 Logic Functioning bit
 (39 6)  (585 294)  (585 294)  LC_3 Logic Functioning bit
 (41 6)  (587 294)  (587 294)  LC_3 Logic Functioning bit
 (43 6)  (589 294)  (589 294)  LC_3 Logic Functioning bit
 (45 6)  (591 294)  (591 294)  LC_3 Logic Functioning bit
 (15 7)  (561 295)  (561 295)  routing T_11_18.sp4_v_t_9 <X> T_11_18.lc_trk_g1_4
 (16 7)  (562 295)  (562 295)  routing T_11_18.sp4_v_t_9 <X> T_11_18.lc_trk_g1_4
 (17 7)  (563 295)  (563 295)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (22 7)  (568 295)  (568 295)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (569 295)  (569 295)  routing T_11_18.sp4_v_b_22 <X> T_11_18.lc_trk_g1_6
 (24 7)  (570 295)  (570 295)  routing T_11_18.sp4_v_b_22 <X> T_11_18.lc_trk_g1_6
 (27 7)  (573 295)  (573 295)  routing T_11_18.lc_trk_g1_4 <X> T_11_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 295)  (575 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (576 295)  (576 295)  routing T_11_18.lc_trk_g3_3 <X> T_11_18.wire_logic_cluster/lc_3/in_1
 (32 7)  (578 295)  (578 295)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_6 input_2_3
 (34 7)  (580 295)  (580 295)  routing T_11_18.lc_trk_g1_6 <X> T_11_18.input_2_3
 (35 7)  (581 295)  (581 295)  routing T_11_18.lc_trk_g1_6 <X> T_11_18.input_2_3
 (36 7)  (582 295)  (582 295)  LC_3 Logic Functioning bit
 (37 7)  (583 295)  (583 295)  LC_3 Logic Functioning bit
 (38 7)  (584 295)  (584 295)  LC_3 Logic Functioning bit
 (39 7)  (585 295)  (585 295)  LC_3 Logic Functioning bit
 (43 7)  (589 295)  (589 295)  LC_3 Logic Functioning bit
 (44 7)  (590 295)  (590 295)  LC_3 Logic Functioning bit
 (14 8)  (560 296)  (560 296)  routing T_11_18.wire_logic_cluster/lc_0/out <X> T_11_18.lc_trk_g2_0
 (32 8)  (578 296)  (578 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (579 296)  (579 296)  routing T_11_18.lc_trk_g3_0 <X> T_11_18.wire_logic_cluster/lc_4/in_3
 (34 8)  (580 296)  (580 296)  routing T_11_18.lc_trk_g3_0 <X> T_11_18.wire_logic_cluster/lc_4/in_3
 (36 8)  (582 296)  (582 296)  LC_4 Logic Functioning bit
 (37 8)  (583 296)  (583 296)  LC_4 Logic Functioning bit
 (38 8)  (584 296)  (584 296)  LC_4 Logic Functioning bit
 (39 8)  (585 296)  (585 296)  LC_4 Logic Functioning bit
 (45 8)  (591 296)  (591 296)  LC_4 Logic Functioning bit
 (17 9)  (563 297)  (563 297)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (36 9)  (582 297)  (582 297)  LC_4 Logic Functioning bit
 (37 9)  (583 297)  (583 297)  LC_4 Logic Functioning bit
 (38 9)  (584 297)  (584 297)  LC_4 Logic Functioning bit
 (39 9)  (585 297)  (585 297)  LC_4 Logic Functioning bit
 (44 9)  (590 297)  (590 297)  LC_4 Logic Functioning bit
 (15 10)  (561 298)  (561 298)  routing T_11_18.rgt_op_5 <X> T_11_18.lc_trk_g2_5
 (17 10)  (563 298)  (563 298)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (564 298)  (564 298)  routing T_11_18.rgt_op_5 <X> T_11_18.lc_trk_g2_5
 (21 10)  (567 298)  (567 298)  routing T_11_18.rgt_op_7 <X> T_11_18.lc_trk_g2_7
 (22 10)  (568 298)  (568 298)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (570 298)  (570 298)  routing T_11_18.rgt_op_7 <X> T_11_18.lc_trk_g2_7
 (26 10)  (572 298)  (572 298)  routing T_11_18.lc_trk_g0_5 <X> T_11_18.wire_logic_cluster/lc_5/in_0
 (29 10)  (575 298)  (575 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (577 298)  (577 298)  routing T_11_18.lc_trk_g0_4 <X> T_11_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (578 298)  (578 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (35 10)  (581 298)  (581 298)  routing T_11_18.lc_trk_g3_4 <X> T_11_18.input_2_5
 (37 10)  (583 298)  (583 298)  LC_5 Logic Functioning bit
 (38 10)  (584 298)  (584 298)  LC_5 Logic Functioning bit
 (39 10)  (585 298)  (585 298)  LC_5 Logic Functioning bit
 (41 10)  (587 298)  (587 298)  LC_5 Logic Functioning bit
 (45 10)  (591 298)  (591 298)  LC_5 Logic Functioning bit
 (29 11)  (575 299)  (575 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (576 299)  (576 299)  routing T_11_18.lc_trk_g0_2 <X> T_11_18.wire_logic_cluster/lc_5/in_1
 (32 11)  (578 299)  (578 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_4 input_2_5
 (33 11)  (579 299)  (579 299)  routing T_11_18.lc_trk_g3_4 <X> T_11_18.input_2_5
 (34 11)  (580 299)  (580 299)  routing T_11_18.lc_trk_g3_4 <X> T_11_18.input_2_5
 (37 11)  (583 299)  (583 299)  LC_5 Logic Functioning bit
 (38 11)  (584 299)  (584 299)  LC_5 Logic Functioning bit
 (39 11)  (585 299)  (585 299)  LC_5 Logic Functioning bit
 (40 11)  (586 299)  (586 299)  LC_5 Logic Functioning bit
 (42 11)  (588 299)  (588 299)  LC_5 Logic Functioning bit
 (21 12)  (567 300)  (567 300)  routing T_11_18.wire_logic_cluster/lc_3/out <X> T_11_18.lc_trk_g3_3
 (22 12)  (568 300)  (568 300)  Enable bit of Mux _local_links/g3_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g3_3
 (28 12)  (574 300)  (574 300)  routing T_11_18.lc_trk_g2_5 <X> T_11_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 300)  (575 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (576 300)  (576 300)  routing T_11_18.lc_trk_g2_5 <X> T_11_18.wire_logic_cluster/lc_6/in_1
 (31 12)  (577 300)  (577 300)  routing T_11_18.lc_trk_g2_7 <X> T_11_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (578 300)  (578 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (579 300)  (579 300)  routing T_11_18.lc_trk_g2_7 <X> T_11_18.wire_logic_cluster/lc_6/in_3
 (35 12)  (581 300)  (581 300)  routing T_11_18.lc_trk_g0_6 <X> T_11_18.input_2_6
 (37 12)  (583 300)  (583 300)  LC_6 Logic Functioning bit
 (39 12)  (585 300)  (585 300)  LC_6 Logic Functioning bit
 (40 12)  (586 300)  (586 300)  LC_6 Logic Functioning bit
 (45 12)  (591 300)  (591 300)  LC_6 Logic Functioning bit
 (15 13)  (561 301)  (561 301)  routing T_11_18.sp4_v_t_29 <X> T_11_18.lc_trk_g3_0
 (16 13)  (562 301)  (562 301)  routing T_11_18.sp4_v_t_29 <X> T_11_18.lc_trk_g3_0
 (17 13)  (563 301)  (563 301)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (22 13)  (568 301)  (568 301)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_t_9 lc_trk_g3_2
 (23 13)  (569 301)  (569 301)  routing T_11_18.sp12_v_t_9 <X> T_11_18.lc_trk_g3_2
 (26 13)  (572 301)  (572 301)  routing T_11_18.lc_trk_g1_3 <X> T_11_18.wire_logic_cluster/lc_6/in_0
 (27 13)  (573 301)  (573 301)  routing T_11_18.lc_trk_g1_3 <X> T_11_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 301)  (575 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (31 13)  (577 301)  (577 301)  routing T_11_18.lc_trk_g2_7 <X> T_11_18.wire_logic_cluster/lc_6/in_3
 (32 13)  (578 301)  (578 301)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (581 301)  (581 301)  routing T_11_18.lc_trk_g0_6 <X> T_11_18.input_2_6
 (36 13)  (582 301)  (582 301)  LC_6 Logic Functioning bit
 (38 13)  (584 301)  (584 301)  LC_6 Logic Functioning bit
 (41 13)  (587 301)  (587 301)  LC_6 Logic Functioning bit
 (43 13)  (589 301)  (589 301)  LC_6 Logic Functioning bit
 (0 14)  (546 302)  (546 302)  routing T_11_18.glb_netwk_6 <X> T_11_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (547 302)  (547 302)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (21 14)  (567 302)  (567 302)  routing T_11_18.wire_logic_cluster/lc_7/out <X> T_11_18.lc_trk_g3_7
 (22 14)  (568 302)  (568 302)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (573 302)  (573 302)  routing T_11_18.lc_trk_g3_7 <X> T_11_18.wire_logic_cluster/lc_7/in_1
 (28 14)  (574 302)  (574 302)  routing T_11_18.lc_trk_g3_7 <X> T_11_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (575 302)  (575 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (576 302)  (576 302)  routing T_11_18.lc_trk_g3_7 <X> T_11_18.wire_logic_cluster/lc_7/in_1
 (31 14)  (577 302)  (577 302)  routing T_11_18.lc_trk_g1_7 <X> T_11_18.wire_logic_cluster/lc_7/in_3
 (32 14)  (578 302)  (578 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (580 302)  (580 302)  routing T_11_18.lc_trk_g1_7 <X> T_11_18.wire_logic_cluster/lc_7/in_3
 (37 14)  (583 302)  (583 302)  LC_7 Logic Functioning bit
 (39 14)  (585 302)  (585 302)  LC_7 Logic Functioning bit
 (45 14)  (591 302)  (591 302)  LC_7 Logic Functioning bit
 (0 15)  (546 303)  (546 303)  routing T_11_18.glb_netwk_6 <X> T_11_18.wire_logic_cluster/lc_7/s_r
 (15 15)  (561 303)  (561 303)  routing T_11_18.sp4_v_t_33 <X> T_11_18.lc_trk_g3_4
 (16 15)  (562 303)  (562 303)  routing T_11_18.sp4_v_t_33 <X> T_11_18.lc_trk_g3_4
 (17 15)  (563 303)  (563 303)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (26 15)  (572 303)  (572 303)  routing T_11_18.lc_trk_g0_3 <X> T_11_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (575 303)  (575 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (30 15)  (576 303)  (576 303)  routing T_11_18.lc_trk_g3_7 <X> T_11_18.wire_logic_cluster/lc_7/in_1
 (31 15)  (577 303)  (577 303)  routing T_11_18.lc_trk_g1_7 <X> T_11_18.wire_logic_cluster/lc_7/in_3
 (36 15)  (582 303)  (582 303)  LC_7 Logic Functioning bit
 (38 15)  (584 303)  (584 303)  LC_7 Logic Functioning bit
 (41 15)  (587 303)  (587 303)  LC_7 Logic Functioning bit
 (43 15)  (589 303)  (589 303)  LC_7 Logic Functioning bit


LogicTile_12_18

 (0 0)  (600 288)  (600 288)  Negative Clock bit

 (27 0)  (627 288)  (627 288)  routing T_12_18.lc_trk_g1_0 <X> T_12_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 288)  (629 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (631 288)  (631 288)  routing T_12_18.lc_trk_g2_7 <X> T_12_18.wire_logic_cluster/lc_0/in_3
 (32 0)  (632 288)  (632 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (633 288)  (633 288)  routing T_12_18.lc_trk_g2_7 <X> T_12_18.wire_logic_cluster/lc_0/in_3
 (36 0)  (636 288)  (636 288)  LC_0 Logic Functioning bit
 (38 0)  (638 288)  (638 288)  LC_0 Logic Functioning bit
 (39 0)  (639 288)  (639 288)  LC_0 Logic Functioning bit
 (41 0)  (641 288)  (641 288)  LC_0 Logic Functioning bit
 (43 0)  (643 288)  (643 288)  LC_0 Logic Functioning bit
 (45 0)  (645 288)  (645 288)  LC_0 Logic Functioning bit
 (22 1)  (622 289)  (622 289)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (623 289)  (623 289)  routing T_12_18.sp4_v_b_18 <X> T_12_18.lc_trk_g0_2
 (24 1)  (624 289)  (624 289)  routing T_12_18.sp4_v_b_18 <X> T_12_18.lc_trk_g0_2
 (26 1)  (626 289)  (626 289)  routing T_12_18.lc_trk_g0_2 <X> T_12_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 289)  (629 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (31 1)  (631 289)  (631 289)  routing T_12_18.lc_trk_g2_7 <X> T_12_18.wire_logic_cluster/lc_0/in_3
 (32 1)  (632 289)  (632 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_3 input_2_0
 (34 1)  (634 289)  (634 289)  routing T_12_18.lc_trk_g1_3 <X> T_12_18.input_2_0
 (35 1)  (635 289)  (635 289)  routing T_12_18.lc_trk_g1_3 <X> T_12_18.input_2_0
 (37 1)  (637 289)  (637 289)  LC_0 Logic Functioning bit
 (38 1)  (638 289)  (638 289)  LC_0 Logic Functioning bit
 (39 1)  (639 289)  (639 289)  LC_0 Logic Functioning bit
 (41 1)  (641 289)  (641 289)  LC_0 Logic Functioning bit
 (43 1)  (643 289)  (643 289)  LC_0 Logic Functioning bit
 (46 1)  (646 289)  (646 289)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (1 2)  (601 290)  (601 290)  routing T_12_18.glb_netwk_4 <X> T_12_18.wire_logic_cluster/lc_7/clk
 (2 2)  (602 290)  (602 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_4 wire_logic_cluster/lc_7/clk
 (14 2)  (614 290)  (614 290)  routing T_12_18.lft_op_4 <X> T_12_18.lc_trk_g0_4
 (15 3)  (615 291)  (615 291)  routing T_12_18.lft_op_4 <X> T_12_18.lc_trk_g0_4
 (17 3)  (617 291)  (617 291)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (14 4)  (614 292)  (614 292)  routing T_12_18.wire_logic_cluster/lc_0/out <X> T_12_18.lc_trk_g1_0
 (22 4)  (622 292)  (622 292)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (624 292)  (624 292)  routing T_12_18.top_op_3 <X> T_12_18.lc_trk_g1_3
 (25 4)  (625 292)  (625 292)  routing T_12_18.lft_op_2 <X> T_12_18.lc_trk_g1_2
 (17 5)  (617 293)  (617 293)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (21 5)  (621 293)  (621 293)  routing T_12_18.top_op_3 <X> T_12_18.lc_trk_g1_3
 (22 5)  (622 293)  (622 293)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (624 293)  (624 293)  routing T_12_18.lft_op_2 <X> T_12_18.lc_trk_g1_2
 (21 6)  (621 294)  (621 294)  routing T_12_18.wire_logic_cluster/lc_7/out <X> T_12_18.lc_trk_g1_7
 (22 6)  (622 294)  (622 294)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (31 8)  (631 296)  (631 296)  routing T_12_18.lc_trk_g3_6 <X> T_12_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (632 296)  (632 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 296)  (633 296)  routing T_12_18.lc_trk_g3_6 <X> T_12_18.wire_logic_cluster/lc_4/in_3
 (34 8)  (634 296)  (634 296)  routing T_12_18.lc_trk_g3_6 <X> T_12_18.wire_logic_cluster/lc_4/in_3
 (36 8)  (636 296)  (636 296)  LC_4 Logic Functioning bit
 (37 8)  (637 296)  (637 296)  LC_4 Logic Functioning bit
 (38 8)  (638 296)  (638 296)  LC_4 Logic Functioning bit
 (39 8)  (639 296)  (639 296)  LC_4 Logic Functioning bit
 (45 8)  (645 296)  (645 296)  LC_4 Logic Functioning bit
 (31 9)  (631 297)  (631 297)  routing T_12_18.lc_trk_g3_6 <X> T_12_18.wire_logic_cluster/lc_4/in_3
 (36 9)  (636 297)  (636 297)  LC_4 Logic Functioning bit
 (37 9)  (637 297)  (637 297)  LC_4 Logic Functioning bit
 (38 9)  (638 297)  (638 297)  LC_4 Logic Functioning bit
 (39 9)  (639 297)  (639 297)  LC_4 Logic Functioning bit
 (44 9)  (644 297)  (644 297)  LC_4 Logic Functioning bit
 (21 10)  (621 298)  (621 298)  routing T_12_18.bnl_op_7 <X> T_12_18.lc_trk_g2_7
 (22 10)  (622 298)  (622 298)  Enable bit of Mux _local_links/g2_mux_7 => bnl_op_7 lc_trk_g2_7
 (31 10)  (631 298)  (631 298)  routing T_12_18.lc_trk_g1_7 <X> T_12_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (632 298)  (632 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (634 298)  (634 298)  routing T_12_18.lc_trk_g1_7 <X> T_12_18.wire_logic_cluster/lc_5/in_3
 (36 10)  (636 298)  (636 298)  LC_5 Logic Functioning bit
 (37 10)  (637 298)  (637 298)  LC_5 Logic Functioning bit
 (38 10)  (638 298)  (638 298)  LC_5 Logic Functioning bit
 (39 10)  (639 298)  (639 298)  LC_5 Logic Functioning bit
 (45 10)  (645 298)  (645 298)  LC_5 Logic Functioning bit
 (21 11)  (621 299)  (621 299)  routing T_12_18.bnl_op_7 <X> T_12_18.lc_trk_g2_7
 (31 11)  (631 299)  (631 299)  routing T_12_18.lc_trk_g1_7 <X> T_12_18.wire_logic_cluster/lc_5/in_3
 (36 11)  (636 299)  (636 299)  LC_5 Logic Functioning bit
 (37 11)  (637 299)  (637 299)  LC_5 Logic Functioning bit
 (38 11)  (638 299)  (638 299)  LC_5 Logic Functioning bit
 (39 11)  (639 299)  (639 299)  LC_5 Logic Functioning bit
 (44 11)  (644 299)  (644 299)  LC_5 Logic Functioning bit
 (32 12)  (632 300)  (632 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (634 300)  (634 300)  routing T_12_18.lc_trk_g1_2 <X> T_12_18.wire_logic_cluster/lc_6/in_3
 (36 12)  (636 300)  (636 300)  LC_6 Logic Functioning bit
 (37 12)  (637 300)  (637 300)  LC_6 Logic Functioning bit
 (38 12)  (638 300)  (638 300)  LC_6 Logic Functioning bit
 (39 12)  (639 300)  (639 300)  LC_6 Logic Functioning bit
 (45 12)  (645 300)  (645 300)  LC_6 Logic Functioning bit
 (31 13)  (631 301)  (631 301)  routing T_12_18.lc_trk_g1_2 <X> T_12_18.wire_logic_cluster/lc_6/in_3
 (36 13)  (636 301)  (636 301)  LC_6 Logic Functioning bit
 (37 13)  (637 301)  (637 301)  LC_6 Logic Functioning bit
 (38 13)  (638 301)  (638 301)  LC_6 Logic Functioning bit
 (39 13)  (639 301)  (639 301)  LC_6 Logic Functioning bit
 (44 13)  (644 301)  (644 301)  LC_6 Logic Functioning bit
 (0 14)  (600 302)  (600 302)  routing T_12_18.glb_netwk_6 <X> T_12_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (601 302)  (601 302)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (25 14)  (625 302)  (625 302)  routing T_12_18.wire_logic_cluster/lc_6/out <X> T_12_18.lc_trk_g3_6
 (31 14)  (631 302)  (631 302)  routing T_12_18.lc_trk_g0_4 <X> T_12_18.wire_logic_cluster/lc_7/in_3
 (32 14)  (632 302)  (632 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (36 14)  (636 302)  (636 302)  LC_7 Logic Functioning bit
 (37 14)  (637 302)  (637 302)  LC_7 Logic Functioning bit
 (38 14)  (638 302)  (638 302)  LC_7 Logic Functioning bit
 (39 14)  (639 302)  (639 302)  LC_7 Logic Functioning bit
 (45 14)  (645 302)  (645 302)  LC_7 Logic Functioning bit
 (0 15)  (600 303)  (600 303)  routing T_12_18.glb_netwk_6 <X> T_12_18.wire_logic_cluster/lc_7/s_r
 (22 15)  (622 303)  (622 303)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (36 15)  (636 303)  (636 303)  LC_7 Logic Functioning bit
 (37 15)  (637 303)  (637 303)  LC_7 Logic Functioning bit
 (38 15)  (638 303)  (638 303)  LC_7 Logic Functioning bit
 (39 15)  (639 303)  (639 303)  LC_7 Logic Functioning bit
 (44 15)  (644 303)  (644 303)  LC_7 Logic Functioning bit


LogicTile_13_18

 (17 0)  (671 288)  (671 288)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (672 288)  (672 288)  routing T_13_18.wire_logic_cluster/lc_1/out <X> T_13_18.lc_trk_g0_1
 (21 0)  (675 288)  (675 288)  routing T_13_18.wire_logic_cluster/lc_3/out <X> T_13_18.lc_trk_g0_3
 (22 0)  (676 288)  (676 288)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (1 2)  (655 290)  (655 290)  routing T_13_18.glb_netwk_4 <X> T_13_18.wire_logic_cluster/lc_7/clk
 (2 2)  (656 290)  (656 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_4 wire_logic_cluster/lc_7/clk
 (31 2)  (685 290)  (685 290)  routing T_13_18.lc_trk_g0_4 <X> T_13_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (686 290)  (686 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (690 290)  (690 290)  LC_1 Logic Functioning bit
 (37 2)  (691 290)  (691 290)  LC_1 Logic Functioning bit
 (38 2)  (692 290)  (692 290)  LC_1 Logic Functioning bit
 (39 2)  (693 290)  (693 290)  LC_1 Logic Functioning bit
 (45 2)  (699 290)  (699 290)  LC_1 Logic Functioning bit
 (47 2)  (701 290)  (701 290)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (14 3)  (668 291)  (668 291)  routing T_13_18.top_op_4 <X> T_13_18.lc_trk_g0_4
 (15 3)  (669 291)  (669 291)  routing T_13_18.top_op_4 <X> T_13_18.lc_trk_g0_4
 (17 3)  (671 291)  (671 291)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (36 3)  (690 291)  (690 291)  LC_1 Logic Functioning bit
 (37 3)  (691 291)  (691 291)  LC_1 Logic Functioning bit
 (38 3)  (692 291)  (692 291)  LC_1 Logic Functioning bit
 (39 3)  (693 291)  (693 291)  LC_1 Logic Functioning bit
 (4 4)  (658 292)  (658 292)  routing T_13_18.sp4_h_l_44 <X> T_13_18.sp4_v_b_3
 (6 4)  (660 292)  (660 292)  routing T_13_18.sp4_h_l_44 <X> T_13_18.sp4_v_b_3
 (5 5)  (659 293)  (659 293)  routing T_13_18.sp4_h_l_44 <X> T_13_18.sp4_v_b_3
 (11 5)  (665 293)  (665 293)  routing T_13_18.sp4_h_l_44 <X> T_13_18.sp4_h_r_5
 (13 5)  (667 293)  (667 293)  routing T_13_18.sp4_h_l_44 <X> T_13_18.sp4_h_r_5
 (22 5)  (676 293)  (676 293)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (677 293)  (677 293)  routing T_13_18.sp4_v_b_18 <X> T_13_18.lc_trk_g1_2
 (24 5)  (678 293)  (678 293)  routing T_13_18.sp4_v_b_18 <X> T_13_18.lc_trk_g1_2
 (26 6)  (680 294)  (680 294)  routing T_13_18.lc_trk_g3_6 <X> T_13_18.wire_logic_cluster/lc_3/in_0
 (28 6)  (682 294)  (682 294)  routing T_13_18.lc_trk_g2_4 <X> T_13_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 294)  (683 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (684 294)  (684 294)  routing T_13_18.lc_trk_g2_4 <X> T_13_18.wire_logic_cluster/lc_3/in_1
 (32 6)  (686 294)  (686 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (687 294)  (687 294)  routing T_13_18.lc_trk_g2_0 <X> T_13_18.wire_logic_cluster/lc_3/in_3
 (37 6)  (691 294)  (691 294)  LC_3 Logic Functioning bit
 (42 6)  (696 294)  (696 294)  LC_3 Logic Functioning bit
 (45 6)  (699 294)  (699 294)  LC_3 Logic Functioning bit
 (26 7)  (680 295)  (680 295)  routing T_13_18.lc_trk_g3_6 <X> T_13_18.wire_logic_cluster/lc_3/in_0
 (27 7)  (681 295)  (681 295)  routing T_13_18.lc_trk_g3_6 <X> T_13_18.wire_logic_cluster/lc_3/in_0
 (28 7)  (682 295)  (682 295)  routing T_13_18.lc_trk_g3_6 <X> T_13_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 295)  (683 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (32 7)  (686 295)  (686 295)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_1 input_2_3
 (37 7)  (691 295)  (691 295)  LC_3 Logic Functioning bit
 (40 7)  (694 295)  (694 295)  LC_3 Logic Functioning bit
 (42 7)  (696 295)  (696 295)  LC_3 Logic Functioning bit
 (44 7)  (698 295)  (698 295)  LC_3 Logic Functioning bit
 (47 7)  (701 295)  (701 295)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (14 8)  (668 296)  (668 296)  routing T_13_18.sp4_h_r_40 <X> T_13_18.lc_trk_g2_0
 (26 8)  (680 296)  (680 296)  routing T_13_18.lc_trk_g2_4 <X> T_13_18.wire_logic_cluster/lc_4/in_0
 (27 8)  (681 296)  (681 296)  routing T_13_18.lc_trk_g1_2 <X> T_13_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 296)  (683 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (686 296)  (686 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (36 8)  (690 296)  (690 296)  LC_4 Logic Functioning bit
 (37 8)  (691 296)  (691 296)  LC_4 Logic Functioning bit
 (38 8)  (692 296)  (692 296)  LC_4 Logic Functioning bit
 (45 8)  (699 296)  (699 296)  LC_4 Logic Functioning bit
 (14 9)  (668 297)  (668 297)  routing T_13_18.sp4_h_r_40 <X> T_13_18.lc_trk_g2_0
 (15 9)  (669 297)  (669 297)  routing T_13_18.sp4_h_r_40 <X> T_13_18.lc_trk_g2_0
 (16 9)  (670 297)  (670 297)  routing T_13_18.sp4_h_r_40 <X> T_13_18.lc_trk_g2_0
 (17 9)  (671 297)  (671 297)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (28 9)  (682 297)  (682 297)  routing T_13_18.lc_trk_g2_4 <X> T_13_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 297)  (683 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (684 297)  (684 297)  routing T_13_18.lc_trk_g1_2 <X> T_13_18.wire_logic_cluster/lc_4/in_1
 (31 9)  (685 297)  (685 297)  routing T_13_18.lc_trk_g0_3 <X> T_13_18.wire_logic_cluster/lc_4/in_3
 (32 9)  (686 297)  (686 297)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_0 input_2_4
 (33 9)  (687 297)  (687 297)  routing T_13_18.lc_trk_g2_0 <X> T_13_18.input_2_4
 (36 9)  (690 297)  (690 297)  LC_4 Logic Functioning bit
 (37 9)  (691 297)  (691 297)  LC_4 Logic Functioning bit
 (39 9)  (693 297)  (693 297)  LC_4 Logic Functioning bit
 (40 9)  (694 297)  (694 297)  LC_4 Logic Functioning bit
 (42 9)  (696 297)  (696 297)  LC_4 Logic Functioning bit
 (14 10)  (668 298)  (668 298)  routing T_13_18.wire_logic_cluster/lc_4/out <X> T_13_18.lc_trk_g2_4
 (17 11)  (671 299)  (671 299)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (0 14)  (654 302)  (654 302)  routing T_13_18.glb_netwk_6 <X> T_13_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 302)  (655 302)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (654 303)  (654 303)  routing T_13_18.glb_netwk_6 <X> T_13_18.wire_logic_cluster/lc_7/s_r
 (22 15)  (676 303)  (676 303)  Enable bit of Mux _local_links/g3_mux_6 => tnr_op_6 lc_trk_g3_6
 (24 15)  (678 303)  (678 303)  routing T_13_18.tnr_op_6 <X> T_13_18.lc_trk_g3_6


LogicTile_14_18

 (2 12)  (710 300)  (710 300)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_15_18

 (26 6)  (788 294)  (788 294)  routing T_15_18.lc_trk_g2_5 <X> T_15_18.wire_logic_cluster/lc_3/in_0
 (31 6)  (793 294)  (793 294)  routing T_15_18.lc_trk_g3_7 <X> T_15_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (794 294)  (794 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (795 294)  (795 294)  routing T_15_18.lc_trk_g3_7 <X> T_15_18.wire_logic_cluster/lc_3/in_3
 (34 6)  (796 294)  (796 294)  routing T_15_18.lc_trk_g3_7 <X> T_15_18.wire_logic_cluster/lc_3/in_3
 (37 6)  (799 294)  (799 294)  LC_3 Logic Functioning bit
 (39 6)  (801 294)  (801 294)  LC_3 Logic Functioning bit
 (40 6)  (802 294)  (802 294)  LC_3 Logic Functioning bit
 (41 6)  (803 294)  (803 294)  LC_3 Logic Functioning bit
 (42 6)  (804 294)  (804 294)  LC_3 Logic Functioning bit
 (43 6)  (805 294)  (805 294)  LC_3 Logic Functioning bit
 (52 6)  (814 294)  (814 294)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (28 7)  (790 295)  (790 295)  routing T_15_18.lc_trk_g2_5 <X> T_15_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 295)  (791 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (31 7)  (793 295)  (793 295)  routing T_15_18.lc_trk_g3_7 <X> T_15_18.wire_logic_cluster/lc_3/in_3
 (36 7)  (798 295)  (798 295)  LC_3 Logic Functioning bit
 (38 7)  (800 295)  (800 295)  LC_3 Logic Functioning bit
 (40 7)  (802 295)  (802 295)  LC_3 Logic Functioning bit
 (41 7)  (803 295)  (803 295)  LC_3 Logic Functioning bit
 (42 7)  (804 295)  (804 295)  LC_3 Logic Functioning bit
 (43 7)  (805 295)  (805 295)  LC_3 Logic Functioning bit
 (15 10)  (777 298)  (777 298)  routing T_15_18.sp4_h_l_24 <X> T_15_18.lc_trk_g2_5
 (16 10)  (778 298)  (778 298)  routing T_15_18.sp4_h_l_24 <X> T_15_18.lc_trk_g2_5
 (17 10)  (779 298)  (779 298)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_24 lc_trk_g2_5
 (18 10)  (780 298)  (780 298)  routing T_15_18.sp4_h_l_24 <X> T_15_18.lc_trk_g2_5
 (22 14)  (784 302)  (784 302)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (21 15)  (783 303)  (783 303)  routing T_15_18.sp4_r_v_b_47 <X> T_15_18.lc_trk_g3_7


LogicTile_17_18

 (11 4)  (885 292)  (885 292)  routing T_17_18.sp4_h_l_46 <X> T_17_18.sp4_v_b_5
 (13 4)  (887 292)  (887 292)  routing T_17_18.sp4_h_l_46 <X> T_17_18.sp4_v_b_5
 (9 5)  (883 293)  (883 293)  routing T_17_18.sp4_v_t_45 <X> T_17_18.sp4_v_b_4
 (10 5)  (884 293)  (884 293)  routing T_17_18.sp4_v_t_45 <X> T_17_18.sp4_v_b_4
 (12 5)  (886 293)  (886 293)  routing T_17_18.sp4_h_l_46 <X> T_17_18.sp4_v_b_5
 (11 12)  (885 300)  (885 300)  routing T_17_18.sp4_h_l_40 <X> T_17_18.sp4_v_b_11
 (13 12)  (887 300)  (887 300)  routing T_17_18.sp4_h_l_40 <X> T_17_18.sp4_v_b_11
 (12 13)  (886 301)  (886 301)  routing T_17_18.sp4_h_l_40 <X> T_17_18.sp4_v_b_11


IO_Tile_0_17

 (17 1)  (0 273)  (0 273)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 275)  (0 275)  IOB_0 IO Functioning bit
 (15 4)  (2 276)  (2 276)  Enable bit of Mux _fablink/Mux => lc_trk_g1_4 wire_gbuf/in
 (14 5)  (3 277)  (3 277)  routing T_0_17.lc_trk_g1_4 <X> T_0_17.wire_gbuf/in
 (15 5)  (2 277)  (2 277)  routing T_0_17.lc_trk_g1_4 <X> T_0_17.wire_gbuf/in
 (2 6)  (15 278)  (15 278)  IO control bit: GIOLEFT0_REN_0

 (3 9)  (14 281)  (14 281)  IO control bit: GIOLEFT0_IE_0

 (4 12)  (13 284)  (13 284)  routing T_0_17.span4_horz_4 <X> T_0_17.lc_trk_g1_4
 (6 13)  (11 285)  (11 285)  routing T_0_17.span4_horz_4 <X> T_0_17.lc_trk_g1_4
 (7 13)  (10 285)  (10 285)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_4 lc_trk_g1_4


LogicTile_4_17

 (8 6)  (188 278)  (188 278)  routing T_4_17.sp4_v_t_47 <X> T_4_17.sp4_h_l_41
 (9 6)  (189 278)  (189 278)  routing T_4_17.sp4_v_t_47 <X> T_4_17.sp4_h_l_41
 (10 6)  (190 278)  (190 278)  routing T_4_17.sp4_v_t_47 <X> T_4_17.sp4_h_l_41


LogicTile_10_17

 (8 9)  (500 281)  (500 281)  routing T_10_17.sp4_h_r_7 <X> T_10_17.sp4_v_b_7


LogicTile_11_17

 (17 0)  (563 272)  (563 272)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (22 0)  (568 272)  (568 272)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_3 lc_trk_g0_3
 (23 0)  (569 272)  (569 272)  routing T_11_17.sp4_h_r_3 <X> T_11_17.lc_trk_g0_3
 (24 0)  (570 272)  (570 272)  routing T_11_17.sp4_h_r_3 <X> T_11_17.lc_trk_g0_3
 (21 1)  (567 273)  (567 273)  routing T_11_17.sp4_h_r_3 <X> T_11_17.lc_trk_g0_3
 (22 1)  (568 273)  (568 273)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (570 273)  (570 273)  routing T_11_17.top_op_2 <X> T_11_17.lc_trk_g0_2
 (25 1)  (571 273)  (571 273)  routing T_11_17.top_op_2 <X> T_11_17.lc_trk_g0_2
 (22 2)  (568 274)  (568 274)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (570 274)  (570 274)  routing T_11_17.top_op_7 <X> T_11_17.lc_trk_g0_7
 (26 2)  (572 274)  (572 274)  routing T_11_17.lc_trk_g2_5 <X> T_11_17.wire_logic_cluster/lc_1/in_0
 (29 2)  (575 274)  (575 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (576 274)  (576 274)  routing T_11_17.lc_trk_g0_6 <X> T_11_17.wire_logic_cluster/lc_1/in_1
 (31 2)  (577 274)  (577 274)  routing T_11_17.lc_trk_g3_7 <X> T_11_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (578 274)  (578 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (579 274)  (579 274)  routing T_11_17.lc_trk_g3_7 <X> T_11_17.wire_logic_cluster/lc_1/in_3
 (34 2)  (580 274)  (580 274)  routing T_11_17.lc_trk_g3_7 <X> T_11_17.wire_logic_cluster/lc_1/in_3
 (35 2)  (581 274)  (581 274)  routing T_11_17.lc_trk_g1_6 <X> T_11_17.input_2_1
 (14 3)  (560 275)  (560 275)  routing T_11_17.top_op_4 <X> T_11_17.lc_trk_g0_4
 (15 3)  (561 275)  (561 275)  routing T_11_17.top_op_4 <X> T_11_17.lc_trk_g0_4
 (17 3)  (563 275)  (563 275)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (21 3)  (567 275)  (567 275)  routing T_11_17.top_op_7 <X> T_11_17.lc_trk_g0_7
 (22 3)  (568 275)  (568 275)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (570 275)  (570 275)  routing T_11_17.top_op_6 <X> T_11_17.lc_trk_g0_6
 (25 3)  (571 275)  (571 275)  routing T_11_17.top_op_6 <X> T_11_17.lc_trk_g0_6
 (28 3)  (574 275)  (574 275)  routing T_11_17.lc_trk_g2_5 <X> T_11_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 275)  (575 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (576 275)  (576 275)  routing T_11_17.lc_trk_g0_6 <X> T_11_17.wire_logic_cluster/lc_1/in_1
 (31 3)  (577 275)  (577 275)  routing T_11_17.lc_trk_g3_7 <X> T_11_17.wire_logic_cluster/lc_1/in_3
 (32 3)  (578 275)  (578 275)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_6 input_2_1
 (34 3)  (580 275)  (580 275)  routing T_11_17.lc_trk_g1_6 <X> T_11_17.input_2_1
 (35 3)  (581 275)  (581 275)  routing T_11_17.lc_trk_g1_6 <X> T_11_17.input_2_1
 (43 3)  (589 275)  (589 275)  LC_1 Logic Functioning bit
 (2 4)  (548 276)  (548 276)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (15 4)  (561 276)  (561 276)  routing T_11_17.sp4_h_r_1 <X> T_11_17.lc_trk_g1_1
 (16 4)  (562 276)  (562 276)  routing T_11_17.sp4_h_r_1 <X> T_11_17.lc_trk_g1_1
 (17 4)  (563 276)  (563 276)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (26 4)  (572 276)  (572 276)  routing T_11_17.lc_trk_g2_4 <X> T_11_17.wire_logic_cluster/lc_2/in_0
 (29 4)  (575 276)  (575 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (39 4)  (585 276)  (585 276)  LC_2 Logic Functioning bit
 (40 4)  (586 276)  (586 276)  LC_2 Logic Functioning bit
 (50 4)  (596 276)  (596 276)  Cascade bit: LH_LC02_inmux02_5

 (8 5)  (554 277)  (554 277)  routing T_11_17.sp4_h_r_4 <X> T_11_17.sp4_v_b_4
 (18 5)  (564 277)  (564 277)  routing T_11_17.sp4_h_r_1 <X> T_11_17.lc_trk_g1_1
 (22 5)  (568 277)  (568 277)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (570 277)  (570 277)  routing T_11_17.top_op_2 <X> T_11_17.lc_trk_g1_2
 (25 5)  (571 277)  (571 277)  routing T_11_17.top_op_2 <X> T_11_17.lc_trk_g1_2
 (28 5)  (574 277)  (574 277)  routing T_11_17.lc_trk_g2_4 <X> T_11_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 277)  (575 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (36 5)  (582 277)  (582 277)  LC_2 Logic Functioning bit
 (38 5)  (584 277)  (584 277)  LC_2 Logic Functioning bit
 (39 5)  (585 277)  (585 277)  LC_2 Logic Functioning bit
 (40 5)  (586 277)  (586 277)  LC_2 Logic Functioning bit
 (41 5)  (587 277)  (587 277)  LC_2 Logic Functioning bit
 (43 5)  (589 277)  (589 277)  LC_2 Logic Functioning bit
 (4 6)  (550 278)  (550 278)  routing T_11_17.sp4_h_r_9 <X> T_11_17.sp4_v_t_38
 (6 6)  (552 278)  (552 278)  routing T_11_17.sp4_h_r_9 <X> T_11_17.sp4_v_t_38
 (22 6)  (568 278)  (568 278)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (570 278)  (570 278)  routing T_11_17.bot_op_7 <X> T_11_17.lc_trk_g1_7
 (25 6)  (571 278)  (571 278)  routing T_11_17.wire_logic_cluster/lc_6/out <X> T_11_17.lc_trk_g1_6
 (27 6)  (573 278)  (573 278)  routing T_11_17.lc_trk_g3_5 <X> T_11_17.wire_logic_cluster/lc_3/in_1
 (28 6)  (574 278)  (574 278)  routing T_11_17.lc_trk_g3_5 <X> T_11_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 278)  (575 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (576 278)  (576 278)  routing T_11_17.lc_trk_g3_5 <X> T_11_17.wire_logic_cluster/lc_3/in_1
 (31 6)  (577 278)  (577 278)  routing T_11_17.lc_trk_g3_7 <X> T_11_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (578 278)  (578 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (579 278)  (579 278)  routing T_11_17.lc_trk_g3_7 <X> T_11_17.wire_logic_cluster/lc_3/in_3
 (34 6)  (580 278)  (580 278)  routing T_11_17.lc_trk_g3_7 <X> T_11_17.wire_logic_cluster/lc_3/in_3
 (5 7)  (551 279)  (551 279)  routing T_11_17.sp4_h_r_9 <X> T_11_17.sp4_v_t_38
 (8 7)  (554 279)  (554 279)  routing T_11_17.sp4_h_r_4 <X> T_11_17.sp4_v_t_41
 (9 7)  (555 279)  (555 279)  routing T_11_17.sp4_h_r_4 <X> T_11_17.sp4_v_t_41
 (22 7)  (568 279)  (568 279)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (26 7)  (572 279)  (572 279)  routing T_11_17.lc_trk_g1_2 <X> T_11_17.wire_logic_cluster/lc_3/in_0
 (27 7)  (573 279)  (573 279)  routing T_11_17.lc_trk_g1_2 <X> T_11_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 279)  (575 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (31 7)  (577 279)  (577 279)  routing T_11_17.lc_trk_g3_7 <X> T_11_17.wire_logic_cluster/lc_3/in_3
 (32 7)  (578 279)  (578 279)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_1 input_2_3
 (33 7)  (579 279)  (579 279)  routing T_11_17.lc_trk_g2_1 <X> T_11_17.input_2_3
 (42 7)  (588 279)  (588 279)  LC_3 Logic Functioning bit
 (15 8)  (561 280)  (561 280)  routing T_11_17.rgt_op_1 <X> T_11_17.lc_trk_g2_1
 (17 8)  (563 280)  (563 280)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (564 280)  (564 280)  routing T_11_17.rgt_op_1 <X> T_11_17.lc_trk_g2_1
 (31 8)  (577 280)  (577 280)  routing T_11_17.lc_trk_g0_7 <X> T_11_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (578 280)  (578 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (36 8)  (582 280)  (582 280)  LC_4 Logic Functioning bit
 (37 8)  (583 280)  (583 280)  LC_4 Logic Functioning bit
 (50 8)  (596 280)  (596 280)  Cascade bit: LH_LC04_inmux02_5

 (31 9)  (577 281)  (577 281)  routing T_11_17.lc_trk_g0_7 <X> T_11_17.wire_logic_cluster/lc_4/in_3
 (36 9)  (582 281)  (582 281)  LC_4 Logic Functioning bit
 (37 9)  (583 281)  (583 281)  LC_4 Logic Functioning bit
 (46 9)  (592 281)  (592 281)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (14 10)  (560 282)  (560 282)  routing T_11_17.sp4_v_b_36 <X> T_11_17.lc_trk_g2_4
 (15 10)  (561 282)  (561 282)  routing T_11_17.tnr_op_5 <X> T_11_17.lc_trk_g2_5
 (17 10)  (563 282)  (563 282)  Enable bit of Mux _local_links/g2_mux_5 => tnr_op_5 lc_trk_g2_5
 (22 10)  (568 282)  (568 282)  Enable bit of Mux _local_links/g2_mux_7 => tnl_op_7 lc_trk_g2_7
 (24 10)  (570 282)  (570 282)  routing T_11_17.tnl_op_7 <X> T_11_17.lc_trk_g2_7
 (27 10)  (573 282)  (573 282)  routing T_11_17.lc_trk_g1_7 <X> T_11_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (575 282)  (575 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (576 282)  (576 282)  routing T_11_17.lc_trk_g1_7 <X> T_11_17.wire_logic_cluster/lc_5/in_1
 (32 10)  (578 282)  (578 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (580 282)  (580 282)  routing T_11_17.lc_trk_g1_1 <X> T_11_17.wire_logic_cluster/lc_5/in_3
 (36 10)  (582 282)  (582 282)  LC_5 Logic Functioning bit
 (38 10)  (584 282)  (584 282)  LC_5 Logic Functioning bit
 (14 11)  (560 283)  (560 283)  routing T_11_17.sp4_v_b_36 <X> T_11_17.lc_trk_g2_4
 (16 11)  (562 283)  (562 283)  routing T_11_17.sp4_v_b_36 <X> T_11_17.lc_trk_g2_4
 (17 11)  (563 283)  (563 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (21 11)  (567 283)  (567 283)  routing T_11_17.tnl_op_7 <X> T_11_17.lc_trk_g2_7
 (26 11)  (572 283)  (572 283)  routing T_11_17.lc_trk_g0_3 <X> T_11_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 283)  (575 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (30 11)  (576 283)  (576 283)  routing T_11_17.lc_trk_g1_7 <X> T_11_17.wire_logic_cluster/lc_5/in_1
 (26 12)  (572 284)  (572 284)  routing T_11_17.lc_trk_g0_4 <X> T_11_17.wire_logic_cluster/lc_6/in_0
 (27 12)  (573 284)  (573 284)  routing T_11_17.lc_trk_g3_4 <X> T_11_17.wire_logic_cluster/lc_6/in_1
 (28 12)  (574 284)  (574 284)  routing T_11_17.lc_trk_g3_4 <X> T_11_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 284)  (575 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (576 284)  (576 284)  routing T_11_17.lc_trk_g3_4 <X> T_11_17.wire_logic_cluster/lc_6/in_1
 (31 12)  (577 284)  (577 284)  routing T_11_17.lc_trk_g3_6 <X> T_11_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (578 284)  (578 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (579 284)  (579 284)  routing T_11_17.lc_trk_g3_6 <X> T_11_17.wire_logic_cluster/lc_6/in_3
 (34 12)  (580 284)  (580 284)  routing T_11_17.lc_trk_g3_6 <X> T_11_17.wire_logic_cluster/lc_6/in_3
 (40 12)  (586 284)  (586 284)  LC_6 Logic Functioning bit
 (29 13)  (575 285)  (575 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (31 13)  (577 285)  (577 285)  routing T_11_17.lc_trk_g3_6 <X> T_11_17.wire_logic_cluster/lc_6/in_3
 (32 13)  (578 285)  (578 285)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_2 input_2_6
 (35 13)  (581 285)  (581 285)  routing T_11_17.lc_trk_g0_2 <X> T_11_17.input_2_6
 (15 14)  (561 286)  (561 286)  routing T_11_17.tnr_op_5 <X> T_11_17.lc_trk_g3_5
 (17 14)  (563 286)  (563 286)  Enable bit of Mux _local_links/g3_mux_5 => tnr_op_5 lc_trk_g3_5
 (22 14)  (568 286)  (568 286)  Enable bit of Mux _local_links/g3_mux_7 => tnr_op_7 lc_trk_g3_7
 (24 14)  (570 286)  (570 286)  routing T_11_17.tnr_op_7 <X> T_11_17.lc_trk_g3_7
 (26 14)  (572 286)  (572 286)  routing T_11_17.lc_trk_g2_7 <X> T_11_17.wire_logic_cluster/lc_7/in_0
 (27 14)  (573 286)  (573 286)  routing T_11_17.lc_trk_g3_5 <X> T_11_17.wire_logic_cluster/lc_7/in_1
 (28 14)  (574 286)  (574 286)  routing T_11_17.lc_trk_g3_5 <X> T_11_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (575 286)  (575 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (576 286)  (576 286)  routing T_11_17.lc_trk_g3_5 <X> T_11_17.wire_logic_cluster/lc_7/in_1
 (31 14)  (577 286)  (577 286)  routing T_11_17.lc_trk_g3_7 <X> T_11_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (578 286)  (578 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (579 286)  (579 286)  routing T_11_17.lc_trk_g3_7 <X> T_11_17.wire_logic_cluster/lc_7/in_3
 (34 14)  (580 286)  (580 286)  routing T_11_17.lc_trk_g3_7 <X> T_11_17.wire_logic_cluster/lc_7/in_3
 (36 14)  (582 286)  (582 286)  LC_7 Logic Functioning bit
 (50 14)  (596 286)  (596 286)  Cascade bit: LH_LC07_inmux02_5

 (15 15)  (561 287)  (561 287)  routing T_11_17.tnr_op_4 <X> T_11_17.lc_trk_g3_4
 (17 15)  (563 287)  (563 287)  Enable bit of Mux _local_links/g3_mux_4 => tnr_op_4 lc_trk_g3_4
 (22 15)  (568 287)  (568 287)  Enable bit of Mux _local_links/g3_mux_6 => tnr_op_6 lc_trk_g3_6
 (24 15)  (570 287)  (570 287)  routing T_11_17.tnr_op_6 <X> T_11_17.lc_trk_g3_6
 (26 15)  (572 287)  (572 287)  routing T_11_17.lc_trk_g2_7 <X> T_11_17.wire_logic_cluster/lc_7/in_0
 (28 15)  (574 287)  (574 287)  routing T_11_17.lc_trk_g2_7 <X> T_11_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (575 287)  (575 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (577 287)  (577 287)  routing T_11_17.lc_trk_g3_7 <X> T_11_17.wire_logic_cluster/lc_7/in_3
 (46 15)  (592 287)  (592 287)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_12_17

 (28 0)  (628 272)  (628 272)  routing T_12_17.lc_trk_g2_1 <X> T_12_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 272)  (629 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (631 272)  (631 272)  routing T_12_17.lc_trk_g3_4 <X> T_12_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (632 272)  (632 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (633 272)  (633 272)  routing T_12_17.lc_trk_g3_4 <X> T_12_17.wire_logic_cluster/lc_0/in_3
 (34 0)  (634 272)  (634 272)  routing T_12_17.lc_trk_g3_4 <X> T_12_17.wire_logic_cluster/lc_0/in_3
 (40 0)  (640 272)  (640 272)  LC_0 Logic Functioning bit
 (41 0)  (641 272)  (641 272)  LC_0 Logic Functioning bit
 (42 0)  (642 272)  (642 272)  LC_0 Logic Functioning bit
 (43 0)  (643 272)  (643 272)  LC_0 Logic Functioning bit
 (3 1)  (603 273)  (603 273)  routing T_12_17.sp12_h_l_23 <X> T_12_17.sp12_v_b_0
 (26 1)  (626 273)  (626 273)  routing T_12_17.lc_trk_g2_2 <X> T_12_17.wire_logic_cluster/lc_0/in_0
 (28 1)  (628 273)  (628 273)  routing T_12_17.lc_trk_g2_2 <X> T_12_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 273)  (629 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (40 1)  (640 273)  (640 273)  LC_0 Logic Functioning bit
 (42 1)  (642 273)  (642 273)  LC_0 Logic Functioning bit
 (22 2)  (622 274)  (622 274)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (624 274)  (624 274)  routing T_12_17.top_op_7 <X> T_12_17.lc_trk_g0_7
 (26 2)  (626 274)  (626 274)  routing T_12_17.lc_trk_g1_4 <X> T_12_17.wire_logic_cluster/lc_1/in_0
 (28 2)  (628 274)  (628 274)  routing T_12_17.lc_trk_g2_4 <X> T_12_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 274)  (629 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (630 274)  (630 274)  routing T_12_17.lc_trk_g2_4 <X> T_12_17.wire_logic_cluster/lc_1/in_1
 (31 2)  (631 274)  (631 274)  routing T_12_17.lc_trk_g0_6 <X> T_12_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (632 274)  (632 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (36 2)  (636 274)  (636 274)  LC_1 Logic Functioning bit
 (38 2)  (638 274)  (638 274)  LC_1 Logic Functioning bit
 (21 3)  (621 275)  (621 275)  routing T_12_17.top_op_7 <X> T_12_17.lc_trk_g0_7
 (22 3)  (622 275)  (622 275)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (624 275)  (624 275)  routing T_12_17.top_op_6 <X> T_12_17.lc_trk_g0_6
 (25 3)  (625 275)  (625 275)  routing T_12_17.top_op_6 <X> T_12_17.lc_trk_g0_6
 (27 3)  (627 275)  (627 275)  routing T_12_17.lc_trk_g1_4 <X> T_12_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 275)  (629 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (31 3)  (631 275)  (631 275)  routing T_12_17.lc_trk_g0_6 <X> T_12_17.wire_logic_cluster/lc_1/in_3
 (26 4)  (626 276)  (626 276)  routing T_12_17.lc_trk_g1_5 <X> T_12_17.wire_logic_cluster/lc_2/in_0
 (31 4)  (631 276)  (631 276)  routing T_12_17.lc_trk_g0_7 <X> T_12_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (632 276)  (632 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (36 4)  (636 276)  (636 276)  LC_2 Logic Functioning bit
 (46 4)  (646 276)  (646 276)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (50 4)  (650 276)  (650 276)  Cascade bit: LH_LC02_inmux02_5

 (27 5)  (627 277)  (627 277)  routing T_12_17.lc_trk_g1_5 <X> T_12_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 277)  (629 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (31 5)  (631 277)  (631 277)  routing T_12_17.lc_trk_g0_7 <X> T_12_17.wire_logic_cluster/lc_2/in_3
 (37 5)  (637 277)  (637 277)  LC_2 Logic Functioning bit
 (15 6)  (615 278)  (615 278)  routing T_12_17.top_op_5 <X> T_12_17.lc_trk_g1_5
 (17 6)  (617 278)  (617 278)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (26 6)  (626 278)  (626 278)  routing T_12_17.lc_trk_g2_5 <X> T_12_17.wire_logic_cluster/lc_3/in_0
 (28 6)  (628 278)  (628 278)  routing T_12_17.lc_trk_g2_6 <X> T_12_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 278)  (629 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (630 278)  (630 278)  routing T_12_17.lc_trk_g2_6 <X> T_12_17.wire_logic_cluster/lc_3/in_1
 (32 6)  (632 278)  (632 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (633 278)  (633 278)  routing T_12_17.lc_trk_g2_2 <X> T_12_17.wire_logic_cluster/lc_3/in_3
 (37 6)  (637 278)  (637 278)  LC_3 Logic Functioning bit
 (39 6)  (639 278)  (639 278)  LC_3 Logic Functioning bit
 (40 6)  (640 278)  (640 278)  LC_3 Logic Functioning bit
 (42 6)  (642 278)  (642 278)  LC_3 Logic Functioning bit
 (50 6)  (650 278)  (650 278)  Cascade bit: LH_LC03_inmux02_5

 (14 7)  (614 279)  (614 279)  routing T_12_17.top_op_4 <X> T_12_17.lc_trk_g1_4
 (15 7)  (615 279)  (615 279)  routing T_12_17.top_op_4 <X> T_12_17.lc_trk_g1_4
 (17 7)  (617 279)  (617 279)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (18 7)  (618 279)  (618 279)  routing T_12_17.top_op_5 <X> T_12_17.lc_trk_g1_5
 (28 7)  (628 279)  (628 279)  routing T_12_17.lc_trk_g2_5 <X> T_12_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 279)  (629 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (630 279)  (630 279)  routing T_12_17.lc_trk_g2_6 <X> T_12_17.wire_logic_cluster/lc_3/in_1
 (31 7)  (631 279)  (631 279)  routing T_12_17.lc_trk_g2_2 <X> T_12_17.wire_logic_cluster/lc_3/in_3
 (37 7)  (637 279)  (637 279)  LC_3 Logic Functioning bit
 (39 7)  (639 279)  (639 279)  LC_3 Logic Functioning bit
 (40 7)  (640 279)  (640 279)  LC_3 Logic Functioning bit
 (16 8)  (616 280)  (616 280)  routing T_12_17.sp4_v_t_12 <X> T_12_17.lc_trk_g2_1
 (17 8)  (617 280)  (617 280)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_12 lc_trk_g2_1
 (18 8)  (618 280)  (618 280)  routing T_12_17.sp4_v_t_12 <X> T_12_17.lc_trk_g2_1
 (22 9)  (622 281)  (622 281)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (624 281)  (624 281)  routing T_12_17.tnl_op_2 <X> T_12_17.lc_trk_g2_2
 (25 9)  (625 281)  (625 281)  routing T_12_17.tnl_op_2 <X> T_12_17.lc_trk_g2_2
 (16 10)  (616 282)  (616 282)  routing T_12_17.sp4_v_b_37 <X> T_12_17.lc_trk_g2_5
 (17 10)  (617 282)  (617 282)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (618 282)  (618 282)  routing T_12_17.sp4_v_b_37 <X> T_12_17.lc_trk_g2_5
 (27 10)  (627 282)  (627 282)  routing T_12_17.lc_trk_g3_3 <X> T_12_17.wire_logic_cluster/lc_5/in_1
 (28 10)  (628 282)  (628 282)  routing T_12_17.lc_trk_g3_3 <X> T_12_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 282)  (629 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (631 282)  (631 282)  routing T_12_17.lc_trk_g3_7 <X> T_12_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (632 282)  (632 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (633 282)  (633 282)  routing T_12_17.lc_trk_g3_7 <X> T_12_17.wire_logic_cluster/lc_5/in_3
 (34 10)  (634 282)  (634 282)  routing T_12_17.lc_trk_g3_7 <X> T_12_17.wire_logic_cluster/lc_5/in_3
 (36 10)  (636 282)  (636 282)  LC_5 Logic Functioning bit
 (38 10)  (638 282)  (638 282)  LC_5 Logic Functioning bit
 (14 11)  (614 283)  (614 283)  routing T_12_17.tnl_op_4 <X> T_12_17.lc_trk_g2_4
 (15 11)  (615 283)  (615 283)  routing T_12_17.tnl_op_4 <X> T_12_17.lc_trk_g2_4
 (17 11)  (617 283)  (617 283)  Enable bit of Mux _local_links/g2_mux_4 => tnl_op_4 lc_trk_g2_4
 (18 11)  (618 283)  (618 283)  routing T_12_17.sp4_v_b_37 <X> T_12_17.lc_trk_g2_5
 (22 11)  (622 283)  (622 283)  Enable bit of Mux _local_links/g2_mux_6 => tnl_op_6 lc_trk_g2_6
 (24 11)  (624 283)  (624 283)  routing T_12_17.tnl_op_6 <X> T_12_17.lc_trk_g2_6
 (25 11)  (625 283)  (625 283)  routing T_12_17.tnl_op_6 <X> T_12_17.lc_trk_g2_6
 (30 11)  (630 283)  (630 283)  routing T_12_17.lc_trk_g3_3 <X> T_12_17.wire_logic_cluster/lc_5/in_1
 (31 11)  (631 283)  (631 283)  routing T_12_17.lc_trk_g3_7 <X> T_12_17.wire_logic_cluster/lc_5/in_3
 (36 11)  (636 283)  (636 283)  LC_5 Logic Functioning bit
 (38 11)  (638 283)  (638 283)  LC_5 Logic Functioning bit
 (22 12)  (622 284)  (622 284)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (623 284)  (623 284)  routing T_12_17.sp12_v_b_11 <X> T_12_17.lc_trk_g3_3
 (26 12)  (626 284)  (626 284)  routing T_12_17.lc_trk_g2_4 <X> T_12_17.wire_logic_cluster/lc_6/in_0
 (31 12)  (631 284)  (631 284)  routing T_12_17.lc_trk_g1_4 <X> T_12_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (632 284)  (632 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (634 284)  (634 284)  routing T_12_17.lc_trk_g1_4 <X> T_12_17.wire_logic_cluster/lc_6/in_3
 (40 12)  (640 284)  (640 284)  LC_6 Logic Functioning bit
 (42 12)  (642 284)  (642 284)  LC_6 Logic Functioning bit
 (22 13)  (622 285)  (622 285)  Enable bit of Mux _local_links/g3_mux_2 => tnl_op_2 lc_trk_g3_2
 (24 13)  (624 285)  (624 285)  routing T_12_17.tnl_op_2 <X> T_12_17.lc_trk_g3_2
 (25 13)  (625 285)  (625 285)  routing T_12_17.tnl_op_2 <X> T_12_17.lc_trk_g3_2
 (28 13)  (628 285)  (628 285)  routing T_12_17.lc_trk_g2_4 <X> T_12_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 285)  (629 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (41 13)  (641 285)  (641 285)  LC_6 Logic Functioning bit
 (43 13)  (643 285)  (643 285)  LC_6 Logic Functioning bit
 (46 13)  (646 285)  (646 285)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (22 14)  (622 286)  (622 286)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (623 286)  (623 286)  routing T_12_17.sp4_v_b_47 <X> T_12_17.lc_trk_g3_7
 (24 14)  (624 286)  (624 286)  routing T_12_17.sp4_v_b_47 <X> T_12_17.lc_trk_g3_7
 (26 14)  (626 286)  (626 286)  routing T_12_17.lc_trk_g0_7 <X> T_12_17.wire_logic_cluster/lc_7/in_0
 (29 14)  (629 286)  (629 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (630 286)  (630 286)  routing T_12_17.lc_trk_g0_6 <X> T_12_17.wire_logic_cluster/lc_7/in_1
 (31 14)  (631 286)  (631 286)  routing T_12_17.lc_trk_g1_5 <X> T_12_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (632 286)  (632 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (634 286)  (634 286)  routing T_12_17.lc_trk_g1_5 <X> T_12_17.wire_logic_cluster/lc_7/in_3
 (14 15)  (614 287)  (614 287)  routing T_12_17.tnl_op_4 <X> T_12_17.lc_trk_g3_4
 (15 15)  (615 287)  (615 287)  routing T_12_17.tnl_op_4 <X> T_12_17.lc_trk_g3_4
 (17 15)  (617 287)  (617 287)  Enable bit of Mux _local_links/g3_mux_4 => tnl_op_4 lc_trk_g3_4
 (26 15)  (626 287)  (626 287)  routing T_12_17.lc_trk_g0_7 <X> T_12_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 287)  (629 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (630 287)  (630 287)  routing T_12_17.lc_trk_g0_6 <X> T_12_17.wire_logic_cluster/lc_7/in_1
 (32 15)  (632 287)  (632 287)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_2 input_2_7
 (33 15)  (633 287)  (633 287)  routing T_12_17.lc_trk_g3_2 <X> T_12_17.input_2_7
 (34 15)  (634 287)  (634 287)  routing T_12_17.lc_trk_g3_2 <X> T_12_17.input_2_7
 (35 15)  (635 287)  (635 287)  routing T_12_17.lc_trk_g3_2 <X> T_12_17.input_2_7
 (43 15)  (643 287)  (643 287)  LC_7 Logic Functioning bit
 (46 15)  (646 287)  (646 287)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_13_17

 (0 0)  (654 272)  (654 272)  Negative Clock bit

 (14 0)  (668 272)  (668 272)  routing T_13_17.wire_logic_cluster/lc_0/out <X> T_13_17.lc_trk_g0_0
 (27 0)  (681 272)  (681 272)  routing T_13_17.lc_trk_g1_0 <X> T_13_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 272)  (683 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (686 272)  (686 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (687 272)  (687 272)  routing T_13_17.lc_trk_g3_0 <X> T_13_17.wire_logic_cluster/lc_0/in_3
 (34 0)  (688 272)  (688 272)  routing T_13_17.lc_trk_g3_0 <X> T_13_17.wire_logic_cluster/lc_0/in_3
 (37 0)  (691 272)  (691 272)  LC_0 Logic Functioning bit
 (39 0)  (693 272)  (693 272)  LC_0 Logic Functioning bit
 (41 0)  (695 272)  (695 272)  LC_0 Logic Functioning bit
 (42 0)  (696 272)  (696 272)  LC_0 Logic Functioning bit
 (45 0)  (699 272)  (699 272)  LC_0 Logic Functioning bit
 (46 0)  (700 272)  (700 272)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (17 1)  (671 273)  (671 273)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (29 1)  (683 273)  (683 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (32 1)  (686 273)  (686 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (687 273)  (687 273)  routing T_13_17.lc_trk_g2_0 <X> T_13_17.input_2_0
 (37 1)  (691 273)  (691 273)  LC_0 Logic Functioning bit
 (39 1)  (693 273)  (693 273)  LC_0 Logic Functioning bit
 (40 1)  (694 273)  (694 273)  LC_0 Logic Functioning bit
 (42 1)  (696 273)  (696 273)  LC_0 Logic Functioning bit
 (1 2)  (655 274)  (655 274)  routing T_13_17.glb_netwk_4 <X> T_13_17.wire_logic_cluster/lc_7/clk
 (2 2)  (656 274)  (656 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_4 wire_logic_cluster/lc_7/clk
 (14 4)  (668 276)  (668 276)  routing T_13_17.lft_op_0 <X> T_13_17.lc_trk_g1_0
 (22 4)  (676 276)  (676 276)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (26 4)  (680 276)  (680 276)  routing T_13_17.lc_trk_g1_5 <X> T_13_17.wire_logic_cluster/lc_2/in_0
 (27 4)  (681 276)  (681 276)  routing T_13_17.lc_trk_g3_2 <X> T_13_17.wire_logic_cluster/lc_2/in_1
 (28 4)  (682 276)  (682 276)  routing T_13_17.lc_trk_g3_2 <X> T_13_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 276)  (683 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (685 276)  (685 276)  routing T_13_17.lc_trk_g3_6 <X> T_13_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (686 276)  (686 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 276)  (687 276)  routing T_13_17.lc_trk_g3_6 <X> T_13_17.wire_logic_cluster/lc_2/in_3
 (34 4)  (688 276)  (688 276)  routing T_13_17.lc_trk_g3_6 <X> T_13_17.wire_logic_cluster/lc_2/in_3
 (36 4)  (690 276)  (690 276)  LC_2 Logic Functioning bit
 (37 4)  (691 276)  (691 276)  LC_2 Logic Functioning bit
 (39 4)  (693 276)  (693 276)  LC_2 Logic Functioning bit
 (41 4)  (695 276)  (695 276)  LC_2 Logic Functioning bit
 (43 4)  (697 276)  (697 276)  LC_2 Logic Functioning bit
 (45 4)  (699 276)  (699 276)  LC_2 Logic Functioning bit
 (46 4)  (700 276)  (700 276)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (5 5)  (659 277)  (659 277)  routing T_13_17.sp4_h_r_3 <X> T_13_17.sp4_v_b_3
 (15 5)  (669 277)  (669 277)  routing T_13_17.lft_op_0 <X> T_13_17.lc_trk_g1_0
 (17 5)  (671 277)  (671 277)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (21 5)  (675 277)  (675 277)  routing T_13_17.sp4_r_v_b_27 <X> T_13_17.lc_trk_g1_3
 (27 5)  (681 277)  (681 277)  routing T_13_17.lc_trk_g1_5 <X> T_13_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 277)  (683 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (684 277)  (684 277)  routing T_13_17.lc_trk_g3_2 <X> T_13_17.wire_logic_cluster/lc_2/in_1
 (31 5)  (685 277)  (685 277)  routing T_13_17.lc_trk_g3_6 <X> T_13_17.wire_logic_cluster/lc_2/in_3
 (32 5)  (686 277)  (686 277)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_3 input_2_2
 (34 5)  (688 277)  (688 277)  routing T_13_17.lc_trk_g1_3 <X> T_13_17.input_2_2
 (35 5)  (689 277)  (689 277)  routing T_13_17.lc_trk_g1_3 <X> T_13_17.input_2_2
 (36 5)  (690 277)  (690 277)  LC_2 Logic Functioning bit
 (37 5)  (691 277)  (691 277)  LC_2 Logic Functioning bit
 (38 5)  (692 277)  (692 277)  LC_2 Logic Functioning bit
 (41 5)  (695 277)  (695 277)  LC_2 Logic Functioning bit
 (43 5)  (697 277)  (697 277)  LC_2 Logic Functioning bit
 (15 6)  (669 278)  (669 278)  routing T_13_17.lft_op_5 <X> T_13_17.lc_trk_g1_5
 (17 6)  (671 278)  (671 278)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (672 278)  (672 278)  routing T_13_17.lft_op_5 <X> T_13_17.lc_trk_g1_5
 (14 8)  (668 280)  (668 280)  routing T_13_17.bnl_op_0 <X> T_13_17.lc_trk_g2_0
 (14 9)  (668 281)  (668 281)  routing T_13_17.bnl_op_0 <X> T_13_17.lc_trk_g2_0
 (17 9)  (671 281)  (671 281)  Enable bit of Mux _local_links/g2_mux_0 => bnl_op_0 lc_trk_g2_0
 (14 12)  (668 284)  (668 284)  routing T_13_17.sp4_h_l_21 <X> T_13_17.lc_trk_g3_0
 (25 12)  (679 284)  (679 284)  routing T_13_17.wire_logic_cluster/lc_2/out <X> T_13_17.lc_trk_g3_2
 (15 13)  (669 285)  (669 285)  routing T_13_17.sp4_h_l_21 <X> T_13_17.lc_trk_g3_0
 (16 13)  (670 285)  (670 285)  routing T_13_17.sp4_h_l_21 <X> T_13_17.lc_trk_g3_0
 (17 13)  (671 285)  (671 285)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (22 13)  (676 285)  (676 285)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (0 14)  (654 286)  (654 286)  routing T_13_17.glb_netwk_6 <X> T_13_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 286)  (655 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (25 14)  (679 286)  (679 286)  routing T_13_17.sp4_h_r_38 <X> T_13_17.lc_trk_g3_6
 (0 15)  (654 287)  (654 287)  routing T_13_17.glb_netwk_6 <X> T_13_17.wire_logic_cluster/lc_7/s_r
 (22 15)  (676 287)  (676 287)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (677 287)  (677 287)  routing T_13_17.sp4_h_r_38 <X> T_13_17.lc_trk_g3_6
 (24 15)  (678 287)  (678 287)  routing T_13_17.sp4_h_r_38 <X> T_13_17.lc_trk_g3_6


LogicTile_14_17

 (19 15)  (727 287)  (727 287)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_15_17

 (8 1)  (770 273)  (770 273)  routing T_15_17.sp4_h_r_1 <X> T_15_17.sp4_v_b_1
 (9 6)  (771 278)  (771 278)  routing T_15_17.sp4_h_r_1 <X> T_15_17.sp4_h_l_41
 (10 6)  (772 278)  (772 278)  routing T_15_17.sp4_h_r_1 <X> T_15_17.sp4_h_l_41
 (14 10)  (776 282)  (776 282)  routing T_15_17.sp4_h_r_44 <X> T_15_17.lc_trk_g2_4
 (31 10)  (793 282)  (793 282)  routing T_15_17.lc_trk_g2_4 <X> T_15_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (794 282)  (794 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (795 282)  (795 282)  routing T_15_17.lc_trk_g2_4 <X> T_15_17.wire_logic_cluster/lc_5/in_3
 (37 10)  (799 282)  (799 282)  LC_5 Logic Functioning bit
 (39 10)  (801 282)  (801 282)  LC_5 Logic Functioning bit
 (40 10)  (802 282)  (802 282)  LC_5 Logic Functioning bit
 (41 10)  (803 282)  (803 282)  LC_5 Logic Functioning bit
 (42 10)  (804 282)  (804 282)  LC_5 Logic Functioning bit
 (43 10)  (805 282)  (805 282)  LC_5 Logic Functioning bit
 (52 10)  (814 282)  (814 282)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (14 11)  (776 283)  (776 283)  routing T_15_17.sp4_h_r_44 <X> T_15_17.lc_trk_g2_4
 (15 11)  (777 283)  (777 283)  routing T_15_17.sp4_h_r_44 <X> T_15_17.lc_trk_g2_4
 (16 11)  (778 283)  (778 283)  routing T_15_17.sp4_h_r_44 <X> T_15_17.lc_trk_g2_4
 (17 11)  (779 283)  (779 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (27 11)  (789 283)  (789 283)  routing T_15_17.lc_trk_g3_0 <X> T_15_17.wire_logic_cluster/lc_5/in_0
 (28 11)  (790 283)  (790 283)  routing T_15_17.lc_trk_g3_0 <X> T_15_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 283)  (791 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (36 11)  (798 283)  (798 283)  LC_5 Logic Functioning bit
 (38 11)  (800 283)  (800 283)  LC_5 Logic Functioning bit
 (40 11)  (802 283)  (802 283)  LC_5 Logic Functioning bit
 (41 11)  (803 283)  (803 283)  LC_5 Logic Functioning bit
 (42 11)  (804 283)  (804 283)  LC_5 Logic Functioning bit
 (43 11)  (805 283)  (805 283)  LC_5 Logic Functioning bit
 (14 12)  (776 284)  (776 284)  routing T_15_17.sp4_h_r_40 <X> T_15_17.lc_trk_g3_0
 (14 13)  (776 285)  (776 285)  routing T_15_17.sp4_h_r_40 <X> T_15_17.lc_trk_g3_0
 (15 13)  (777 285)  (777 285)  routing T_15_17.sp4_h_r_40 <X> T_15_17.lc_trk_g3_0
 (16 13)  (778 285)  (778 285)  routing T_15_17.sp4_h_r_40 <X> T_15_17.lc_trk_g3_0
 (17 13)  (779 285)  (779 285)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0


LogicTile_16_17

 (19 13)  (835 285)  (835 285)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (10 15)  (826 287)  (826 287)  routing T_16_17.sp4_h_l_40 <X> T_16_17.sp4_v_t_47


LogicTile_17_17

 (3 3)  (877 275)  (877 275)  routing T_17_17.sp12_v_b_0 <X> T_17_17.sp12_h_l_23
 (4 12)  (878 284)  (878 284)  routing T_17_17.sp4_v_t_44 <X> T_17_17.sp4_v_b_9


LogicTile_24_17

 (3 2)  (1255 274)  (1255 274)  routing T_24_17.sp12_h_r_0 <X> T_24_17.sp12_h_l_23
 (3 3)  (1255 275)  (1255 275)  routing T_24_17.sp12_h_r_0 <X> T_24_17.sp12_h_l_23


LogicTile_28_17

 (3 2)  (1459 274)  (1459 274)  routing T_28_17.sp12_h_r_0 <X> T_28_17.sp12_h_l_23
 (3 3)  (1459 275)  (1459 275)  routing T_28_17.sp12_h_r_0 <X> T_28_17.sp12_h_l_23


IO_Tile_33_17

 (17 2)  (1743 274)  (1743 274)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (1743 275)  (1743 275)  IOB_0 IO Functioning bit
 (17 5)  (1743 277)  (1743 277)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (1728 278)  (1728 278)  IO control bit: GIORIGHT0_REN_0

 (3 9)  (1729 281)  (1729 281)  IO control bit: GIORIGHT0_IE_0



IO_Tile_0_16

 (3 1)  (14 257)  (14 257)  IO control bit: GIOLEFT1_REN_1

 (14 4)  (3 260)  (3 260)  routing T_0_16.lc_trk_g1_6 <X> T_0_16.wire_gbuf/in
 (15 4)  (2 260)  (2 260)  Enable bit of Mux _fablink/Mux => lc_trk_g1_6 wire_gbuf/in
 (14 5)  (3 261)  (3 261)  routing T_0_16.lc_trk_g1_6 <X> T_0_16.wire_gbuf/in
 (15 5)  (2 261)  (2 261)  routing T_0_16.lc_trk_g1_6 <X> T_0_16.wire_gbuf/in
 (4 8)  (13 264)  (13 264)  routing T_0_16.span12_horz_0 <X> T_0_16.lc_trk_g1_0
 (4 9)  (13 265)  (13 265)  routing T_0_16.span12_horz_0 <X> T_0_16.lc_trk_g1_0
 (5 9)  (12 265)  (12 265)  routing T_0_16.span12_horz_0 <X> T_0_16.lc_trk_g1_0
 (7 9)  (10 265)  (10 265)  Enable bit of Mux _local_links/g1_mux_0 => span12_horz_0 lc_trk_g1_0
 (12 10)  (5 266)  (5 266)  routing T_0_16.lc_trk_g1_0 <X> T_0_16.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 266)  (1 266)  IOB_1 IO Functioning bit
 (13 11)  (4 267)  (4 267)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 269)  (0 269)  IOB_1 IO Functioning bit
 (16 14)  (1 270)  (1 270)  IOB_1 IO Functioning bit
 (6 15)  (11 271)  (11 271)  routing T_0_16.span12_horz_14 <X> T_0_16.lc_trk_g1_6
 (7 15)  (10 271)  (10 271)  Enable bit of Mux _local_links/g1_mux_6 => span12_horz_14 lc_trk_g1_6


LogicTile_1_16

 (3 14)  (21 270)  (21 270)  routing T_1_16.sp12_h_r_1 <X> T_1_16.sp12_v_t_22
 (3 15)  (21 271)  (21 271)  routing T_1_16.sp12_h_r_1 <X> T_1_16.sp12_v_t_22


LogicTile_5_16

 (3 10)  (237 266)  (237 266)  routing T_5_16.sp12_h_r_1 <X> T_5_16.sp12_h_l_22
 (3 11)  (237 267)  (237 267)  routing T_5_16.sp12_h_r_1 <X> T_5_16.sp12_h_l_22


LogicTile_9_16

 (3 6)  (441 262)  (441 262)  routing T_9_16.sp12_h_r_0 <X> T_9_16.sp12_v_t_23
 (3 7)  (441 263)  (441 263)  routing T_9_16.sp12_h_r_0 <X> T_9_16.sp12_v_t_23


LogicTile_10_16

 (22 1)  (514 257)  (514 257)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (515 257)  (515 257)  routing T_10_16.sp4_v_b_18 <X> T_10_16.lc_trk_g0_2
 (24 1)  (516 257)  (516 257)  routing T_10_16.sp4_v_b_18 <X> T_10_16.lc_trk_g0_2
 (32 2)  (524 258)  (524 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (525 258)  (525 258)  routing T_10_16.lc_trk_g3_1 <X> T_10_16.wire_logic_cluster/lc_1/in_3
 (34 2)  (526 258)  (526 258)  routing T_10_16.lc_trk_g3_1 <X> T_10_16.wire_logic_cluster/lc_1/in_3
 (40 2)  (532 258)  (532 258)  LC_1 Logic Functioning bit
 (41 2)  (533 258)  (533 258)  LC_1 Logic Functioning bit
 (42 2)  (534 258)  (534 258)  LC_1 Logic Functioning bit
 (43 2)  (535 258)  (535 258)  LC_1 Logic Functioning bit
 (47 2)  (539 258)  (539 258)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (40 3)  (532 259)  (532 259)  LC_1 Logic Functioning bit
 (41 3)  (533 259)  (533 259)  LC_1 Logic Functioning bit
 (42 3)  (534 259)  (534 259)  LC_1 Logic Functioning bit
 (43 3)  (535 259)  (535 259)  LC_1 Logic Functioning bit
 (17 12)  (509 268)  (509 268)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (37 12)  (529 268)  (529 268)  LC_6 Logic Functioning bit
 (39 12)  (531 268)  (531 268)  LC_6 Logic Functioning bit
 (40 12)  (532 268)  (532 268)  LC_6 Logic Functioning bit
 (42 12)  (534 268)  (534 268)  LC_6 Logic Functioning bit
 (48 12)  (540 268)  (540 268)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (26 13)  (518 269)  (518 269)  routing T_10_16.lc_trk_g0_2 <X> T_10_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (521 269)  (521 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (36 13)  (528 269)  (528 269)  LC_6 Logic Functioning bit
 (38 13)  (530 269)  (530 269)  LC_6 Logic Functioning bit
 (41 13)  (533 269)  (533 269)  LC_6 Logic Functioning bit
 (43 13)  (535 269)  (535 269)  LC_6 Logic Functioning bit


LogicTile_11_16

 (0 0)  (546 256)  (546 256)  Negative Clock bit

 (15 0)  (561 256)  (561 256)  routing T_11_16.top_op_1 <X> T_11_16.lc_trk_g0_1
 (17 0)  (563 256)  (563 256)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (18 1)  (564 257)  (564 257)  routing T_11_16.top_op_1 <X> T_11_16.lc_trk_g0_1
 (1 2)  (547 258)  (547 258)  routing T_11_16.glb_netwk_4 <X> T_11_16.wire_logic_cluster/lc_7/clk
 (2 2)  (548 258)  (548 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_4 wire_logic_cluster/lc_7/clk
 (25 2)  (571 258)  (571 258)  routing T_11_16.sp4_h_r_14 <X> T_11_16.lc_trk_g0_6
 (22 3)  (568 259)  (568 259)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (569 259)  (569 259)  routing T_11_16.sp4_h_r_14 <X> T_11_16.lc_trk_g0_6
 (24 3)  (570 259)  (570 259)  routing T_11_16.sp4_h_r_14 <X> T_11_16.lc_trk_g0_6
 (0 14)  (546 270)  (546 270)  routing T_11_16.glb_netwk_6 <X> T_11_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (547 270)  (547 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (22 14)  (568 270)  (568 270)  Enable bit of Mux _local_links/g3_mux_7 => tnr_op_7 lc_trk_g3_7
 (24 14)  (570 270)  (570 270)  routing T_11_16.tnr_op_7 <X> T_11_16.lc_trk_g3_7
 (27 14)  (573 270)  (573 270)  routing T_11_16.lc_trk_g3_7 <X> T_11_16.wire_logic_cluster/lc_7/in_1
 (28 14)  (574 270)  (574 270)  routing T_11_16.lc_trk_g3_7 <X> T_11_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (575 270)  (575 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (576 270)  (576 270)  routing T_11_16.lc_trk_g3_7 <X> T_11_16.wire_logic_cluster/lc_7/in_1
 (31 14)  (577 270)  (577 270)  routing T_11_16.lc_trk_g0_6 <X> T_11_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (578 270)  (578 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (35 14)  (581 270)  (581 270)  routing T_11_16.lc_trk_g3_6 <X> T_11_16.input_2_7
 (37 14)  (583 270)  (583 270)  LC_7 Logic Functioning bit
 (38 14)  (584 270)  (584 270)  LC_7 Logic Functioning bit
 (39 14)  (585 270)  (585 270)  LC_7 Logic Functioning bit
 (41 14)  (587 270)  (587 270)  LC_7 Logic Functioning bit
 (45 14)  (591 270)  (591 270)  LC_7 Logic Functioning bit
 (52 14)  (598 270)  (598 270)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (0 15)  (546 271)  (546 271)  routing T_11_16.glb_netwk_6 <X> T_11_16.wire_logic_cluster/lc_7/s_r
 (22 15)  (568 271)  (568 271)  Enable bit of Mux _local_links/g3_mux_6 => tnr_op_6 lc_trk_g3_6
 (24 15)  (570 271)  (570 271)  routing T_11_16.tnr_op_6 <X> T_11_16.lc_trk_g3_6
 (29 15)  (575 271)  (575 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (576 271)  (576 271)  routing T_11_16.lc_trk_g3_7 <X> T_11_16.wire_logic_cluster/lc_7/in_1
 (31 15)  (577 271)  (577 271)  routing T_11_16.lc_trk_g0_6 <X> T_11_16.wire_logic_cluster/lc_7/in_3
 (32 15)  (578 271)  (578 271)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_6 input_2_7
 (33 15)  (579 271)  (579 271)  routing T_11_16.lc_trk_g3_6 <X> T_11_16.input_2_7
 (34 15)  (580 271)  (580 271)  routing T_11_16.lc_trk_g3_6 <X> T_11_16.input_2_7
 (35 15)  (581 271)  (581 271)  routing T_11_16.lc_trk_g3_6 <X> T_11_16.input_2_7
 (37 15)  (583 271)  (583 271)  LC_7 Logic Functioning bit
 (38 15)  (584 271)  (584 271)  LC_7 Logic Functioning bit
 (39 15)  (585 271)  (585 271)  LC_7 Logic Functioning bit
 (40 15)  (586 271)  (586 271)  LC_7 Logic Functioning bit
 (42 15)  (588 271)  (588 271)  LC_7 Logic Functioning bit
 (46 15)  (592 271)  (592 271)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_12_16

 (26 0)  (626 256)  (626 256)  routing T_12_16.lc_trk_g1_7 <X> T_12_16.wire_logic_cluster/lc_0/in_0
 (29 0)  (629 256)  (629 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (630 256)  (630 256)  routing T_12_16.lc_trk_g0_7 <X> T_12_16.wire_logic_cluster/lc_0/in_1
 (31 0)  (631 256)  (631 256)  routing T_12_16.lc_trk_g2_7 <X> T_12_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (632 256)  (632 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (633 256)  (633 256)  routing T_12_16.lc_trk_g2_7 <X> T_12_16.wire_logic_cluster/lc_0/in_3
 (35 0)  (635 256)  (635 256)  routing T_12_16.lc_trk_g0_6 <X> T_12_16.input_2_0
 (36 0)  (636 256)  (636 256)  LC_0 Logic Functioning bit
 (37 0)  (637 256)  (637 256)  LC_0 Logic Functioning bit
 (43 0)  (643 256)  (643 256)  LC_0 Logic Functioning bit
 (26 1)  (626 257)  (626 257)  routing T_12_16.lc_trk_g1_7 <X> T_12_16.wire_logic_cluster/lc_0/in_0
 (27 1)  (627 257)  (627 257)  routing T_12_16.lc_trk_g1_7 <X> T_12_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 257)  (629 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (630 257)  (630 257)  routing T_12_16.lc_trk_g0_7 <X> T_12_16.wire_logic_cluster/lc_0/in_1
 (31 1)  (631 257)  (631 257)  routing T_12_16.lc_trk_g2_7 <X> T_12_16.wire_logic_cluster/lc_0/in_3
 (32 1)  (632 257)  (632 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (635 257)  (635 257)  routing T_12_16.lc_trk_g0_6 <X> T_12_16.input_2_0
 (36 1)  (636 257)  (636 257)  LC_0 Logic Functioning bit
 (37 1)  (637 257)  (637 257)  LC_0 Logic Functioning bit
 (21 2)  (621 258)  (621 258)  routing T_12_16.lft_op_7 <X> T_12_16.lc_trk_g0_7
 (22 2)  (622 258)  (622 258)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (624 258)  (624 258)  routing T_12_16.lft_op_7 <X> T_12_16.lc_trk_g0_7
 (31 2)  (631 258)  (631 258)  routing T_12_16.lc_trk_g0_4 <X> T_12_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (632 258)  (632 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (636 258)  (636 258)  LC_1 Logic Functioning bit
 (37 2)  (637 258)  (637 258)  LC_1 Logic Functioning bit
 (38 2)  (638 258)  (638 258)  LC_1 Logic Functioning bit
 (39 2)  (639 258)  (639 258)  LC_1 Logic Functioning bit
 (42 2)  (642 258)  (642 258)  LC_1 Logic Functioning bit
 (43 2)  (643 258)  (643 258)  LC_1 Logic Functioning bit
 (50 2)  (650 258)  (650 258)  Cascade bit: LH_LC01_inmux02_5

 (17 3)  (617 259)  (617 259)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (22 3)  (622 259)  (622 259)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (624 259)  (624 259)  routing T_12_16.top_op_6 <X> T_12_16.lc_trk_g0_6
 (25 3)  (625 259)  (625 259)  routing T_12_16.top_op_6 <X> T_12_16.lc_trk_g0_6
 (36 3)  (636 259)  (636 259)  LC_1 Logic Functioning bit
 (37 3)  (637 259)  (637 259)  LC_1 Logic Functioning bit
 (38 3)  (638 259)  (638 259)  LC_1 Logic Functioning bit
 (39 3)  (639 259)  (639 259)  LC_1 Logic Functioning bit
 (42 3)  (642 259)  (642 259)  LC_1 Logic Functioning bit
 (43 3)  (643 259)  (643 259)  LC_1 Logic Functioning bit
 (53 3)  (653 259)  (653 259)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (4 5)  (604 261)  (604 261)  routing T_12_16.sp4_v_t_47 <X> T_12_16.sp4_h_r_3
 (0 6)  (600 262)  (600 262)  routing T_12_16.glb_netwk_6 <X> T_12_16.glb2local_0
 (1 6)  (601 262)  (601 262)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_6 glb2local_0
 (22 6)  (622 262)  (622 262)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (624 262)  (624 262)  routing T_12_16.top_op_7 <X> T_12_16.lc_trk_g1_7
 (1 7)  (601 263)  (601 263)  routing T_12_16.glb_netwk_6 <X> T_12_16.glb2local_0
 (21 7)  (621 263)  (621 263)  routing T_12_16.top_op_7 <X> T_12_16.lc_trk_g1_7
 (4 8)  (604 264)  (604 264)  routing T_12_16.sp4_v_t_47 <X> T_12_16.sp4_v_b_6
 (6 8)  (606 264)  (606 264)  routing T_12_16.sp4_v_t_47 <X> T_12_16.sp4_v_b_6
 (22 10)  (622 266)  (622 266)  Enable bit of Mux _local_links/g2_mux_7 => tnl_op_7 lc_trk_g2_7
 (24 10)  (624 266)  (624 266)  routing T_12_16.tnl_op_7 <X> T_12_16.lc_trk_g2_7
 (21 11)  (621 267)  (621 267)  routing T_12_16.tnl_op_7 <X> T_12_16.lc_trk_g2_7


LogicTile_13_16

 (0 0)  (654 256)  (654 256)  Negative Clock bit

 (26 0)  (680 256)  (680 256)  routing T_13_16.lc_trk_g2_6 <X> T_13_16.wire_logic_cluster/lc_0/in_0
 (28 0)  (682 256)  (682 256)  routing T_13_16.lc_trk_g2_7 <X> T_13_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 256)  (683 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (684 256)  (684 256)  routing T_13_16.lc_trk_g2_7 <X> T_13_16.wire_logic_cluster/lc_0/in_1
 (31 0)  (685 256)  (685 256)  routing T_13_16.lc_trk_g3_6 <X> T_13_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (686 256)  (686 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (687 256)  (687 256)  routing T_13_16.lc_trk_g3_6 <X> T_13_16.wire_logic_cluster/lc_0/in_3
 (34 0)  (688 256)  (688 256)  routing T_13_16.lc_trk_g3_6 <X> T_13_16.wire_logic_cluster/lc_0/in_3
 (36 0)  (690 256)  (690 256)  LC_0 Logic Functioning bit
 (38 0)  (692 256)  (692 256)  LC_0 Logic Functioning bit
 (45 0)  (699 256)  (699 256)  LC_0 Logic Functioning bit
 (47 0)  (701 256)  (701 256)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (52 0)  (706 256)  (706 256)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (26 1)  (680 257)  (680 257)  routing T_13_16.lc_trk_g2_6 <X> T_13_16.wire_logic_cluster/lc_0/in_0
 (28 1)  (682 257)  (682 257)  routing T_13_16.lc_trk_g2_6 <X> T_13_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 257)  (683 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (684 257)  (684 257)  routing T_13_16.lc_trk_g2_7 <X> T_13_16.wire_logic_cluster/lc_0/in_1
 (31 1)  (685 257)  (685 257)  routing T_13_16.lc_trk_g3_6 <X> T_13_16.wire_logic_cluster/lc_0/in_3
 (44 1)  (698 257)  (698 257)  LC_0 Logic Functioning bit
 (1 2)  (655 258)  (655 258)  routing T_13_16.glb_netwk_4 <X> T_13_16.wire_logic_cluster/lc_7/clk
 (2 2)  (656 258)  (656 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_4 wire_logic_cluster/lc_7/clk
 (0 4)  (654 260)  (654 260)  routing T_13_16.lc_trk_g3_3 <X> T_13_16.wire_logic_cluster/lc_7/cen
 (1 4)  (655 260)  (655 260)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (0 5)  (654 261)  (654 261)  routing T_13_16.lc_trk_g3_3 <X> T_13_16.wire_logic_cluster/lc_7/cen
 (1 5)  (655 261)  (655 261)  routing T_13_16.lc_trk_g3_3 <X> T_13_16.wire_logic_cluster/lc_7/cen
 (3 10)  (657 266)  (657 266)  routing T_13_16.sp12_v_t_22 <X> T_13_16.sp12_h_l_22
 (22 10)  (676 266)  (676 266)  Enable bit of Mux _local_links/g2_mux_7 => tnl_op_7 lc_trk_g2_7
 (24 10)  (678 266)  (678 266)  routing T_13_16.tnl_op_7 <X> T_13_16.lc_trk_g2_7
 (25 10)  (679 266)  (679 266)  routing T_13_16.sp4_h_r_38 <X> T_13_16.lc_trk_g2_6
 (21 11)  (675 267)  (675 267)  routing T_13_16.tnl_op_7 <X> T_13_16.lc_trk_g2_7
 (22 11)  (676 267)  (676 267)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (677 267)  (677 267)  routing T_13_16.sp4_h_r_38 <X> T_13_16.lc_trk_g2_6
 (24 11)  (678 267)  (678 267)  routing T_13_16.sp4_h_r_38 <X> T_13_16.lc_trk_g2_6
 (21 12)  (675 268)  (675 268)  routing T_13_16.sp4_v_t_22 <X> T_13_16.lc_trk_g3_3
 (22 12)  (676 268)  (676 268)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (677 268)  (677 268)  routing T_13_16.sp4_v_t_22 <X> T_13_16.lc_trk_g3_3
 (21 13)  (675 269)  (675 269)  routing T_13_16.sp4_v_t_22 <X> T_13_16.lc_trk_g3_3
 (0 14)  (654 270)  (654 270)  routing T_13_16.glb_netwk_6 <X> T_13_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 270)  (655 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (654 271)  (654 271)  routing T_13_16.glb_netwk_6 <X> T_13_16.wire_logic_cluster/lc_7/s_r
 (22 15)  (676 271)  (676 271)  Enable bit of Mux _local_links/g3_mux_6 => tnl_op_6 lc_trk_g3_6
 (24 15)  (678 271)  (678 271)  routing T_13_16.tnl_op_6 <X> T_13_16.lc_trk_g3_6
 (25 15)  (679 271)  (679 271)  routing T_13_16.tnl_op_6 <X> T_13_16.lc_trk_g3_6


LogicTile_14_16

 (15 0)  (723 256)  (723 256)  routing T_14_16.bot_op_1 <X> T_14_16.lc_trk_g0_1
 (17 0)  (725 256)  (725 256)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (22 1)  (730 257)  (730 257)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (732 257)  (732 257)  routing T_14_16.bot_op_2 <X> T_14_16.lc_trk_g0_2
 (29 2)  (737 258)  (737 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (738 258)  (738 258)  routing T_14_16.lc_trk_g0_6 <X> T_14_16.wire_logic_cluster/lc_1/in_1
 (31 2)  (739 258)  (739 258)  routing T_14_16.lc_trk_g1_5 <X> T_14_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 258)  (740 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (742 258)  (742 258)  routing T_14_16.lc_trk_g1_5 <X> T_14_16.wire_logic_cluster/lc_1/in_3
 (40 2)  (748 258)  (748 258)  LC_1 Logic Functioning bit
 (42 2)  (750 258)  (750 258)  LC_1 Logic Functioning bit
 (15 3)  (723 259)  (723 259)  routing T_14_16.bot_op_4 <X> T_14_16.lc_trk_g0_4
 (17 3)  (725 259)  (725 259)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (22 3)  (730 259)  (730 259)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (732 259)  (732 259)  routing T_14_16.bot_op_6 <X> T_14_16.lc_trk_g0_6
 (30 3)  (738 259)  (738 259)  routing T_14_16.lc_trk_g0_6 <X> T_14_16.wire_logic_cluster/lc_1/in_1
 (40 3)  (748 259)  (748 259)  LC_1 Logic Functioning bit
 (42 3)  (750 259)  (750 259)  LC_1 Logic Functioning bit
 (15 5)  (723 261)  (723 261)  routing T_14_16.bot_op_0 <X> T_14_16.lc_trk_g1_0
 (17 5)  (725 261)  (725 261)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (15 6)  (723 262)  (723 262)  routing T_14_16.bot_op_5 <X> T_14_16.lc_trk_g1_5
 (17 6)  (725 262)  (725 262)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (29 12)  (737 268)  (737 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (740 268)  (740 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (742 268)  (742 268)  routing T_14_16.lc_trk_g1_0 <X> T_14_16.wire_logic_cluster/lc_6/in_3
 (35 12)  (743 268)  (743 268)  routing T_14_16.lc_trk_g0_4 <X> T_14_16.input_2_6
 (37 12)  (745 268)  (745 268)  LC_6 Logic Functioning bit
 (38 12)  (746 268)  (746 268)  LC_6 Logic Functioning bit
 (39 12)  (747 268)  (747 268)  LC_6 Logic Functioning bit
 (40 12)  (748 268)  (748 268)  LC_6 Logic Functioning bit
 (41 12)  (749 268)  (749 268)  LC_6 Logic Functioning bit
 (42 12)  (750 268)  (750 268)  LC_6 Logic Functioning bit
 (26 13)  (734 269)  (734 269)  routing T_14_16.lc_trk_g0_2 <X> T_14_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 269)  (737 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (32 13)  (740 269)  (740 269)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_4 input_2_6
 (38 13)  (746 269)  (746 269)  LC_6 Logic Functioning bit
 (39 13)  (747 269)  (747 269)  LC_6 Logic Functioning bit
 (40 13)  (748 269)  (748 269)  LC_6 Logic Functioning bit
 (41 13)  (749 269)  (749 269)  LC_6 Logic Functioning bit
 (43 13)  (751 269)  (751 269)  LC_6 Logic Functioning bit


LogicTile_16_16

 (11 13)  (827 269)  (827 269)  routing T_16_16.sp4_h_l_38 <X> T_16_16.sp4_h_r_11
 (13 13)  (829 269)  (829 269)  routing T_16_16.sp4_h_l_38 <X> T_16_16.sp4_h_r_11


LogicTile_17_16

 (26 0)  (900 256)  (900 256)  routing T_17_16.lc_trk_g0_4 <X> T_17_16.wire_logic_cluster/lc_0/in_0
 (27 0)  (901 256)  (901 256)  routing T_17_16.lc_trk_g3_4 <X> T_17_16.wire_logic_cluster/lc_0/in_1
 (28 0)  (902 256)  (902 256)  routing T_17_16.lc_trk_g3_4 <X> T_17_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 256)  (903 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (904 256)  (904 256)  routing T_17_16.lc_trk_g3_4 <X> T_17_16.wire_logic_cluster/lc_0/in_1
 (32 0)  (906 256)  (906 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (907 256)  (907 256)  routing T_17_16.lc_trk_g2_3 <X> T_17_16.wire_logic_cluster/lc_0/in_3
 (35 0)  (909 256)  (909 256)  routing T_17_16.lc_trk_g0_6 <X> T_17_16.input_2_0
 (38 0)  (912 256)  (912 256)  LC_0 Logic Functioning bit
 (39 0)  (913 256)  (913 256)  LC_0 Logic Functioning bit
 (42 0)  (916 256)  (916 256)  LC_0 Logic Functioning bit
 (43 0)  (917 256)  (917 256)  LC_0 Logic Functioning bit
 (52 0)  (926 256)  (926 256)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (29 1)  (903 257)  (903 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (31 1)  (905 257)  (905 257)  routing T_17_16.lc_trk_g2_3 <X> T_17_16.wire_logic_cluster/lc_0/in_3
 (32 1)  (906 257)  (906 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (909 257)  (909 257)  routing T_17_16.lc_trk_g0_6 <X> T_17_16.input_2_0
 (38 1)  (912 257)  (912 257)  LC_0 Logic Functioning bit
 (43 1)  (917 257)  (917 257)  LC_0 Logic Functioning bit
 (25 2)  (899 258)  (899 258)  routing T_17_16.sp4_h_l_11 <X> T_17_16.lc_trk_g0_6
 (15 3)  (889 259)  (889 259)  routing T_17_16.sp4_v_t_9 <X> T_17_16.lc_trk_g0_4
 (16 3)  (890 259)  (890 259)  routing T_17_16.sp4_v_t_9 <X> T_17_16.lc_trk_g0_4
 (17 3)  (891 259)  (891 259)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (22 3)  (896 259)  (896 259)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (897 259)  (897 259)  routing T_17_16.sp4_h_l_11 <X> T_17_16.lc_trk_g0_6
 (24 3)  (898 259)  (898 259)  routing T_17_16.sp4_h_l_11 <X> T_17_16.lc_trk_g0_6
 (25 3)  (899 259)  (899 259)  routing T_17_16.sp4_h_l_11 <X> T_17_16.lc_trk_g0_6
 (21 8)  (895 264)  (895 264)  routing T_17_16.sp4_v_t_22 <X> T_17_16.lc_trk_g2_3
 (22 8)  (896 264)  (896 264)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (897 264)  (897 264)  routing T_17_16.sp4_v_t_22 <X> T_17_16.lc_trk_g2_3
 (21 9)  (895 265)  (895 265)  routing T_17_16.sp4_v_t_22 <X> T_17_16.lc_trk_g2_3
 (14 14)  (888 270)  (888 270)  routing T_17_16.sp4_v_t_17 <X> T_17_16.lc_trk_g3_4
 (16 15)  (890 271)  (890 271)  routing T_17_16.sp4_v_t_17 <X> T_17_16.lc_trk_g3_4
 (17 15)  (891 271)  (891 271)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_17 lc_trk_g3_4


LogicTile_7_15

 (8 4)  (350 244)  (350 244)  routing T_7_15.sp4_v_b_4 <X> T_7_15.sp4_h_r_4
 (9 4)  (351 244)  (351 244)  routing T_7_15.sp4_v_b_4 <X> T_7_15.sp4_h_r_4


LogicTile_11_15

 (6 14)  (552 254)  (552 254)  routing T_11_15.sp4_h_l_41 <X> T_11_15.sp4_v_t_44


LogicTile_12_15

 (22 0)  (622 240)  (622 240)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_19 lc_trk_g0_3
 (23 0)  (623 240)  (623 240)  routing T_12_15.sp4_v_b_19 <X> T_12_15.lc_trk_g0_3
 (24 0)  (624 240)  (624 240)  routing T_12_15.sp4_v_b_19 <X> T_12_15.lc_trk_g0_3
 (22 10)  (622 250)  (622 250)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_t_12 lc_trk_g2_7
 (23 10)  (623 250)  (623 250)  routing T_12_15.sp12_v_t_12 <X> T_12_15.lc_trk_g2_7
 (14 11)  (614 251)  (614 251)  routing T_12_15.sp12_v_b_20 <X> T_12_15.lc_trk_g2_4
 (16 11)  (616 251)  (616 251)  routing T_12_15.sp12_v_b_20 <X> T_12_15.lc_trk_g2_4
 (17 11)  (617 251)  (617 251)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_20 lc_trk_g2_4
 (22 11)  (622 251)  (622 251)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (625 251)  (625 251)  routing T_12_15.sp4_r_v_b_38 <X> T_12_15.lc_trk_g2_6
 (26 12)  (626 252)  (626 252)  routing T_12_15.lc_trk_g2_4 <X> T_12_15.wire_logic_cluster/lc_6/in_0
 (28 12)  (628 252)  (628 252)  routing T_12_15.lc_trk_g2_7 <X> T_12_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 252)  (629 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (630 252)  (630 252)  routing T_12_15.lc_trk_g2_7 <X> T_12_15.wire_logic_cluster/lc_6/in_1
 (32 12)  (632 252)  (632 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (35 12)  (635 252)  (635 252)  routing T_12_15.lc_trk_g2_6 <X> T_12_15.input_2_6
 (39 12)  (639 252)  (639 252)  LC_6 Logic Functioning bit
 (42 12)  (642 252)  (642 252)  LC_6 Logic Functioning bit
 (52 12)  (652 252)  (652 252)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (28 13)  (628 253)  (628 253)  routing T_12_15.lc_trk_g2_4 <X> T_12_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 253)  (629 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (630 253)  (630 253)  routing T_12_15.lc_trk_g2_7 <X> T_12_15.wire_logic_cluster/lc_6/in_1
 (31 13)  (631 253)  (631 253)  routing T_12_15.lc_trk_g0_3 <X> T_12_15.wire_logic_cluster/lc_6/in_3
 (32 13)  (632 253)  (632 253)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (633 253)  (633 253)  routing T_12_15.lc_trk_g2_6 <X> T_12_15.input_2_6
 (35 13)  (635 253)  (635 253)  routing T_12_15.lc_trk_g2_6 <X> T_12_15.input_2_6
 (38 13)  (638 253)  (638 253)  LC_6 Logic Functioning bit
 (39 13)  (639 253)  (639 253)  LC_6 Logic Functioning bit
 (43 13)  (643 253)  (643 253)  LC_6 Logic Functioning bit


LogicTile_13_15

 (1 2)  (655 242)  (655 242)  routing T_13_15.glb_netwk_4 <X> T_13_15.wire_logic_cluster/lc_7/clk
 (2 2)  (656 242)  (656 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_4 wire_logic_cluster/lc_7/clk
 (25 2)  (679 242)  (679 242)  routing T_13_15.wire_logic_cluster/lc_6/out <X> T_13_15.lc_trk_g0_6
 (26 2)  (680 242)  (680 242)  routing T_13_15.lc_trk_g2_7 <X> T_13_15.wire_logic_cluster/lc_1/in_0
 (27 2)  (681 242)  (681 242)  routing T_13_15.lc_trk_g3_1 <X> T_13_15.wire_logic_cluster/lc_1/in_1
 (28 2)  (682 242)  (682 242)  routing T_13_15.lc_trk_g3_1 <X> T_13_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 242)  (683 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (685 242)  (685 242)  routing T_13_15.lc_trk_g2_6 <X> T_13_15.wire_logic_cluster/lc_1/in_3
 (32 2)  (686 242)  (686 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 242)  (687 242)  routing T_13_15.lc_trk_g2_6 <X> T_13_15.wire_logic_cluster/lc_1/in_3
 (36 2)  (690 242)  (690 242)  LC_1 Logic Functioning bit
 (37 2)  (691 242)  (691 242)  LC_1 Logic Functioning bit
 (38 2)  (692 242)  (692 242)  LC_1 Logic Functioning bit
 (39 2)  (693 242)  (693 242)  LC_1 Logic Functioning bit
 (40 2)  (694 242)  (694 242)  LC_1 Logic Functioning bit
 (41 2)  (695 242)  (695 242)  LC_1 Logic Functioning bit
 (42 2)  (696 242)  (696 242)  LC_1 Logic Functioning bit
 (43 2)  (697 242)  (697 242)  LC_1 Logic Functioning bit
 (45 2)  (699 242)  (699 242)  LC_1 Logic Functioning bit
 (53 2)  (707 242)  (707 242)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (22 3)  (676 243)  (676 243)  Enable bit of Mux _local_links/g0_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g0_6
 (26 3)  (680 243)  (680 243)  routing T_13_15.lc_trk_g2_7 <X> T_13_15.wire_logic_cluster/lc_1/in_0
 (28 3)  (682 243)  (682 243)  routing T_13_15.lc_trk_g2_7 <X> T_13_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 243)  (683 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (31 3)  (685 243)  (685 243)  routing T_13_15.lc_trk_g2_6 <X> T_13_15.wire_logic_cluster/lc_1/in_3
 (32 3)  (686 243)  (686 243)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_3 input_2_1
 (33 3)  (687 243)  (687 243)  routing T_13_15.lc_trk_g2_3 <X> T_13_15.input_2_1
 (35 3)  (689 243)  (689 243)  routing T_13_15.lc_trk_g2_3 <X> T_13_15.input_2_1
 (37 3)  (691 243)  (691 243)  LC_1 Logic Functioning bit
 (39 3)  (693 243)  (693 243)  LC_1 Logic Functioning bit
 (40 3)  (694 243)  (694 243)  LC_1 Logic Functioning bit
 (42 3)  (696 243)  (696 243)  LC_1 Logic Functioning bit
 (43 3)  (697 243)  (697 243)  LC_1 Logic Functioning bit
 (14 4)  (668 244)  (668 244)  routing T_13_15.sp4_v_b_8 <X> T_13_15.lc_trk_g1_0
 (14 5)  (668 245)  (668 245)  routing T_13_15.sp4_v_b_8 <X> T_13_15.lc_trk_g1_0
 (16 5)  (670 245)  (670 245)  routing T_13_15.sp4_v_b_8 <X> T_13_15.lc_trk_g1_0
 (17 5)  (671 245)  (671 245)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_8 lc_trk_g1_0
 (22 5)  (676 245)  (676 245)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (678 245)  (678 245)  routing T_13_15.bot_op_2 <X> T_13_15.lc_trk_g1_2
 (21 8)  (675 248)  (675 248)  routing T_13_15.rgt_op_3 <X> T_13_15.lc_trk_g2_3
 (22 8)  (676 248)  (676 248)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (678 248)  (678 248)  routing T_13_15.rgt_op_3 <X> T_13_15.lc_trk_g2_3
 (21 10)  (675 250)  (675 250)  routing T_13_15.rgt_op_7 <X> T_13_15.lc_trk_g2_7
 (22 10)  (676 250)  (676 250)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (678 250)  (678 250)  routing T_13_15.rgt_op_7 <X> T_13_15.lc_trk_g2_7
 (8 11)  (662 251)  (662 251)  routing T_13_15.sp4_h_r_7 <X> T_13_15.sp4_v_t_42
 (9 11)  (663 251)  (663 251)  routing T_13_15.sp4_h_r_7 <X> T_13_15.sp4_v_t_42
 (22 11)  (676 251)  (676 251)  Enable bit of Mux _local_links/g2_mux_6 => tnr_op_6 lc_trk_g2_6
 (24 11)  (678 251)  (678 251)  routing T_13_15.tnr_op_6 <X> T_13_15.lc_trk_g2_6
 (15 12)  (669 252)  (669 252)  routing T_13_15.tnr_op_1 <X> T_13_15.lc_trk_g3_1
 (17 12)  (671 252)  (671 252)  Enable bit of Mux _local_links/g3_mux_1 => tnr_op_1 lc_trk_g3_1
 (26 12)  (680 252)  (680 252)  routing T_13_15.lc_trk_g0_6 <X> T_13_15.wire_logic_cluster/lc_6/in_0
 (27 12)  (681 252)  (681 252)  routing T_13_15.lc_trk_g1_0 <X> T_13_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 252)  (683 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (686 252)  (686 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (688 252)  (688 252)  routing T_13_15.lc_trk_g1_2 <X> T_13_15.wire_logic_cluster/lc_6/in_3
 (36 12)  (690 252)  (690 252)  LC_6 Logic Functioning bit
 (38 12)  (692 252)  (692 252)  LC_6 Logic Functioning bit
 (41 12)  (695 252)  (695 252)  LC_6 Logic Functioning bit
 (43 12)  (697 252)  (697 252)  LC_6 Logic Functioning bit
 (45 12)  (699 252)  (699 252)  LC_6 Logic Functioning bit
 (26 13)  (680 253)  (680 253)  routing T_13_15.lc_trk_g0_6 <X> T_13_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 253)  (683 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (685 253)  (685 253)  routing T_13_15.lc_trk_g1_2 <X> T_13_15.wire_logic_cluster/lc_6/in_3
 (37 13)  (691 253)  (691 253)  LC_6 Logic Functioning bit
 (39 13)  (693 253)  (693 253)  LC_6 Logic Functioning bit
 (40 13)  (694 253)  (694 253)  LC_6 Logic Functioning bit
 (41 13)  (695 253)  (695 253)  LC_6 Logic Functioning bit
 (42 13)  (696 253)  (696 253)  LC_6 Logic Functioning bit
 (43 13)  (697 253)  (697 253)  LC_6 Logic Functioning bit
 (48 13)  (702 253)  (702 253)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (52 13)  (706 253)  (706 253)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (0 14)  (654 254)  (654 254)  routing T_13_15.glb_netwk_6 <X> T_13_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 254)  (655 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (654 255)  (654 255)  routing T_13_15.glb_netwk_6 <X> T_13_15.wire_logic_cluster/lc_7/s_r


LogicTile_14_15

 (27 0)  (735 240)  (735 240)  routing T_14_15.lc_trk_g3_0 <X> T_14_15.wire_logic_cluster/lc_0/in_1
 (28 0)  (736 240)  (736 240)  routing T_14_15.lc_trk_g3_0 <X> T_14_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 240)  (737 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (740 240)  (740 240)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (744 240)  (744 240)  LC_0 Logic Functioning bit
 (37 0)  (745 240)  (745 240)  LC_0 Logic Functioning bit
 (38 0)  (746 240)  (746 240)  LC_0 Logic Functioning bit
 (39 0)  (747 240)  (747 240)  LC_0 Logic Functioning bit
 (44 0)  (752 240)  (752 240)  LC_0 Logic Functioning bit
 (45 0)  (753 240)  (753 240)  LC_0 Logic Functioning bit
 (40 1)  (748 241)  (748 241)  LC_0 Logic Functioning bit
 (41 1)  (749 241)  (749 241)  LC_0 Logic Functioning bit
 (42 1)  (750 241)  (750 241)  LC_0 Logic Functioning bit
 (43 1)  (751 241)  (751 241)  LC_0 Logic Functioning bit
 (45 1)  (753 241)  (753 241)  LC_0 Logic Functioning bit
 (50 1)  (758 241)  (758 241)  Carry_In_Mux bit 

 (0 2)  (708 242)  (708 242)  routing T_14_15.glb_netwk_3 <X> T_14_15.wire_logic_cluster/lc_7/clk
 (2 2)  (710 242)  (710 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (27 2)  (735 242)  (735 242)  routing T_14_15.lc_trk_g3_1 <X> T_14_15.wire_logic_cluster/lc_1/in_1
 (28 2)  (736 242)  (736 242)  routing T_14_15.lc_trk_g3_1 <X> T_14_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 242)  (737 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (740 242)  (740 242)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (744 242)  (744 242)  LC_1 Logic Functioning bit
 (37 2)  (745 242)  (745 242)  LC_1 Logic Functioning bit
 (38 2)  (746 242)  (746 242)  LC_1 Logic Functioning bit
 (39 2)  (747 242)  (747 242)  LC_1 Logic Functioning bit
 (44 2)  (752 242)  (752 242)  LC_1 Logic Functioning bit
 (45 2)  (753 242)  (753 242)  LC_1 Logic Functioning bit
 (0 3)  (708 243)  (708 243)  routing T_14_15.glb_netwk_3 <X> T_14_15.wire_logic_cluster/lc_7/clk
 (40 3)  (748 243)  (748 243)  LC_1 Logic Functioning bit
 (41 3)  (749 243)  (749 243)  LC_1 Logic Functioning bit
 (42 3)  (750 243)  (750 243)  LC_1 Logic Functioning bit
 (43 3)  (751 243)  (751 243)  LC_1 Logic Functioning bit
 (45 3)  (753 243)  (753 243)  LC_1 Logic Functioning bit
 (21 4)  (729 244)  (729 244)  routing T_14_15.wire_logic_cluster/lc_3/out <X> T_14_15.lc_trk_g1_3
 (22 4)  (730 244)  (730 244)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (733 244)  (733 244)  routing T_14_15.wire_logic_cluster/lc_2/out <X> T_14_15.lc_trk_g1_2
 (27 4)  (735 244)  (735 244)  routing T_14_15.lc_trk_g1_2 <X> T_14_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 244)  (737 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (740 244)  (740 244)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (744 244)  (744 244)  LC_2 Logic Functioning bit
 (37 4)  (745 244)  (745 244)  LC_2 Logic Functioning bit
 (38 4)  (746 244)  (746 244)  LC_2 Logic Functioning bit
 (39 4)  (747 244)  (747 244)  LC_2 Logic Functioning bit
 (44 4)  (752 244)  (752 244)  LC_2 Logic Functioning bit
 (45 4)  (753 244)  (753 244)  LC_2 Logic Functioning bit
 (22 5)  (730 245)  (730 245)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (738 245)  (738 245)  routing T_14_15.lc_trk_g1_2 <X> T_14_15.wire_logic_cluster/lc_2/in_1
 (40 5)  (748 245)  (748 245)  LC_2 Logic Functioning bit
 (41 5)  (749 245)  (749 245)  LC_2 Logic Functioning bit
 (42 5)  (750 245)  (750 245)  LC_2 Logic Functioning bit
 (43 5)  (751 245)  (751 245)  LC_2 Logic Functioning bit
 (45 5)  (753 245)  (753 245)  LC_2 Logic Functioning bit
 (17 6)  (725 246)  (725 246)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (726 246)  (726 246)  routing T_14_15.wire_logic_cluster/lc_5/out <X> T_14_15.lc_trk_g1_5
 (21 6)  (729 246)  (729 246)  routing T_14_15.wire_logic_cluster/lc_7/out <X> T_14_15.lc_trk_g1_7
 (22 6)  (730 246)  (730 246)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (733 246)  (733 246)  routing T_14_15.wire_logic_cluster/lc_6/out <X> T_14_15.lc_trk_g1_6
 (27 6)  (735 246)  (735 246)  routing T_14_15.lc_trk_g1_3 <X> T_14_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 246)  (737 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (740 246)  (740 246)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (744 246)  (744 246)  LC_3 Logic Functioning bit
 (37 6)  (745 246)  (745 246)  LC_3 Logic Functioning bit
 (38 6)  (746 246)  (746 246)  LC_3 Logic Functioning bit
 (39 6)  (747 246)  (747 246)  LC_3 Logic Functioning bit
 (44 6)  (752 246)  (752 246)  LC_3 Logic Functioning bit
 (45 6)  (753 246)  (753 246)  LC_3 Logic Functioning bit
 (22 7)  (730 247)  (730 247)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (738 247)  (738 247)  routing T_14_15.lc_trk_g1_3 <X> T_14_15.wire_logic_cluster/lc_3/in_1
 (40 7)  (748 247)  (748 247)  LC_3 Logic Functioning bit
 (41 7)  (749 247)  (749 247)  LC_3 Logic Functioning bit
 (42 7)  (750 247)  (750 247)  LC_3 Logic Functioning bit
 (43 7)  (751 247)  (751 247)  LC_3 Logic Functioning bit
 (45 7)  (753 247)  (753 247)  LC_3 Logic Functioning bit
 (27 8)  (735 248)  (735 248)  routing T_14_15.lc_trk_g3_4 <X> T_14_15.wire_logic_cluster/lc_4/in_1
 (28 8)  (736 248)  (736 248)  routing T_14_15.lc_trk_g3_4 <X> T_14_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 248)  (737 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 248)  (738 248)  routing T_14_15.lc_trk_g3_4 <X> T_14_15.wire_logic_cluster/lc_4/in_1
 (32 8)  (740 248)  (740 248)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (744 248)  (744 248)  LC_4 Logic Functioning bit
 (37 8)  (745 248)  (745 248)  LC_4 Logic Functioning bit
 (38 8)  (746 248)  (746 248)  LC_4 Logic Functioning bit
 (39 8)  (747 248)  (747 248)  LC_4 Logic Functioning bit
 (44 8)  (752 248)  (752 248)  LC_4 Logic Functioning bit
 (45 8)  (753 248)  (753 248)  LC_4 Logic Functioning bit
 (40 9)  (748 249)  (748 249)  LC_4 Logic Functioning bit
 (41 9)  (749 249)  (749 249)  LC_4 Logic Functioning bit
 (42 9)  (750 249)  (750 249)  LC_4 Logic Functioning bit
 (43 9)  (751 249)  (751 249)  LC_4 Logic Functioning bit
 (45 9)  (753 249)  (753 249)  LC_4 Logic Functioning bit
 (14 10)  (722 250)  (722 250)  routing T_14_15.sp4_h_r_36 <X> T_14_15.lc_trk_g2_4
 (27 10)  (735 250)  (735 250)  routing T_14_15.lc_trk_g1_5 <X> T_14_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 250)  (737 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 250)  (738 250)  routing T_14_15.lc_trk_g1_5 <X> T_14_15.wire_logic_cluster/lc_5/in_1
 (32 10)  (740 250)  (740 250)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (744 250)  (744 250)  LC_5 Logic Functioning bit
 (37 10)  (745 250)  (745 250)  LC_5 Logic Functioning bit
 (38 10)  (746 250)  (746 250)  LC_5 Logic Functioning bit
 (39 10)  (747 250)  (747 250)  LC_5 Logic Functioning bit
 (44 10)  (752 250)  (752 250)  LC_5 Logic Functioning bit
 (45 10)  (753 250)  (753 250)  LC_5 Logic Functioning bit
 (15 11)  (723 251)  (723 251)  routing T_14_15.sp4_h_r_36 <X> T_14_15.lc_trk_g2_4
 (16 11)  (724 251)  (724 251)  routing T_14_15.sp4_h_r_36 <X> T_14_15.lc_trk_g2_4
 (17 11)  (725 251)  (725 251)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (40 11)  (748 251)  (748 251)  LC_5 Logic Functioning bit
 (41 11)  (749 251)  (749 251)  LC_5 Logic Functioning bit
 (42 11)  (750 251)  (750 251)  LC_5 Logic Functioning bit
 (43 11)  (751 251)  (751 251)  LC_5 Logic Functioning bit
 (45 11)  (753 251)  (753 251)  LC_5 Logic Functioning bit
 (14 12)  (722 252)  (722 252)  routing T_14_15.wire_logic_cluster/lc_0/out <X> T_14_15.lc_trk_g3_0
 (17 12)  (725 252)  (725 252)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (726 252)  (726 252)  routing T_14_15.wire_logic_cluster/lc_1/out <X> T_14_15.lc_trk_g3_1
 (27 12)  (735 252)  (735 252)  routing T_14_15.lc_trk_g1_6 <X> T_14_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 252)  (737 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (738 252)  (738 252)  routing T_14_15.lc_trk_g1_6 <X> T_14_15.wire_logic_cluster/lc_6/in_1
 (32 12)  (740 252)  (740 252)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (744 252)  (744 252)  LC_6 Logic Functioning bit
 (37 12)  (745 252)  (745 252)  LC_6 Logic Functioning bit
 (38 12)  (746 252)  (746 252)  LC_6 Logic Functioning bit
 (39 12)  (747 252)  (747 252)  LC_6 Logic Functioning bit
 (44 12)  (752 252)  (752 252)  LC_6 Logic Functioning bit
 (45 12)  (753 252)  (753 252)  LC_6 Logic Functioning bit
 (17 13)  (725 253)  (725 253)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (738 253)  (738 253)  routing T_14_15.lc_trk_g1_6 <X> T_14_15.wire_logic_cluster/lc_6/in_1
 (40 13)  (748 253)  (748 253)  LC_6 Logic Functioning bit
 (41 13)  (749 253)  (749 253)  LC_6 Logic Functioning bit
 (42 13)  (750 253)  (750 253)  LC_6 Logic Functioning bit
 (43 13)  (751 253)  (751 253)  LC_6 Logic Functioning bit
 (45 13)  (753 253)  (753 253)  LC_6 Logic Functioning bit
 (0 14)  (708 254)  (708 254)  routing T_14_15.lc_trk_g2_4 <X> T_14_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 254)  (709 254)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (722 254)  (722 254)  routing T_14_15.wire_logic_cluster/lc_4/out <X> T_14_15.lc_trk_g3_4
 (27 14)  (735 254)  (735 254)  routing T_14_15.lc_trk_g1_7 <X> T_14_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 254)  (737 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (738 254)  (738 254)  routing T_14_15.lc_trk_g1_7 <X> T_14_15.wire_logic_cluster/lc_7/in_1
 (32 14)  (740 254)  (740 254)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (37 14)  (745 254)  (745 254)  LC_7 Logic Functioning bit
 (39 14)  (747 254)  (747 254)  LC_7 Logic Functioning bit
 (41 14)  (749 254)  (749 254)  LC_7 Logic Functioning bit
 (43 14)  (751 254)  (751 254)  LC_7 Logic Functioning bit
 (45 14)  (753 254)  (753 254)  LC_7 Logic Functioning bit
 (1 15)  (709 255)  (709 255)  routing T_14_15.lc_trk_g2_4 <X> T_14_15.wire_logic_cluster/lc_7/s_r
 (17 15)  (725 255)  (725 255)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (738 255)  (738 255)  routing T_14_15.lc_trk_g1_7 <X> T_14_15.wire_logic_cluster/lc_7/in_1
 (37 15)  (745 255)  (745 255)  LC_7 Logic Functioning bit
 (39 15)  (747 255)  (747 255)  LC_7 Logic Functioning bit
 (41 15)  (749 255)  (749 255)  LC_7 Logic Functioning bit
 (43 15)  (751 255)  (751 255)  LC_7 Logic Functioning bit
 (45 15)  (753 255)  (753 255)  LC_7 Logic Functioning bit


LogicTile_15_15

 (9 2)  (771 242)  (771 242)  routing T_15_15.sp4_v_b_1 <X> T_15_15.sp4_h_l_36


LogicTile_17_15

 (26 6)  (900 246)  (900 246)  routing T_17_15.lc_trk_g3_6 <X> T_17_15.wire_logic_cluster/lc_3/in_0
 (28 6)  (902 246)  (902 246)  routing T_17_15.lc_trk_g2_0 <X> T_17_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 246)  (903 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (906 246)  (906 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (907 246)  (907 246)  routing T_17_15.lc_trk_g3_1 <X> T_17_15.wire_logic_cluster/lc_3/in_3
 (34 6)  (908 246)  (908 246)  routing T_17_15.lc_trk_g3_1 <X> T_17_15.wire_logic_cluster/lc_3/in_3
 (52 6)  (926 246)  (926 246)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (26 7)  (900 247)  (900 247)  routing T_17_15.lc_trk_g3_6 <X> T_17_15.wire_logic_cluster/lc_3/in_0
 (27 7)  (901 247)  (901 247)  routing T_17_15.lc_trk_g3_6 <X> T_17_15.wire_logic_cluster/lc_3/in_0
 (28 7)  (902 247)  (902 247)  routing T_17_15.lc_trk_g3_6 <X> T_17_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 247)  (903 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (32 7)  (906 247)  (906 247)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_1 input_2_3
 (33 7)  (907 247)  (907 247)  routing T_17_15.lc_trk_g2_1 <X> T_17_15.input_2_3
 (36 7)  (910 247)  (910 247)  LC_3 Logic Functioning bit
 (37 7)  (911 247)  (911 247)  LC_3 Logic Functioning bit
 (38 7)  (912 247)  (912 247)  LC_3 Logic Functioning bit
 (39 7)  (913 247)  (913 247)  LC_3 Logic Functioning bit
 (42 7)  (916 247)  (916 247)  LC_3 Logic Functioning bit
 (43 7)  (917 247)  (917 247)  LC_3 Logic Functioning bit
 (16 8)  (890 248)  (890 248)  routing T_17_15.sp4_v_b_33 <X> T_17_15.lc_trk_g2_1
 (17 8)  (891 248)  (891 248)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (892 248)  (892 248)  routing T_17_15.sp4_v_b_33 <X> T_17_15.lc_trk_g2_1
 (26 8)  (900 248)  (900 248)  routing T_17_15.lc_trk_g2_6 <X> T_17_15.wire_logic_cluster/lc_4/in_0
 (28 8)  (902 248)  (902 248)  routing T_17_15.lc_trk_g2_1 <X> T_17_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 248)  (903 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (906 248)  (906 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (907 248)  (907 248)  routing T_17_15.lc_trk_g3_0 <X> T_17_15.wire_logic_cluster/lc_4/in_3
 (34 8)  (908 248)  (908 248)  routing T_17_15.lc_trk_g3_0 <X> T_17_15.wire_logic_cluster/lc_4/in_3
 (39 8)  (913 248)  (913 248)  LC_4 Logic Functioning bit
 (41 8)  (915 248)  (915 248)  LC_4 Logic Functioning bit
 (43 8)  (917 248)  (917 248)  LC_4 Logic Functioning bit
 (47 8)  (921 248)  (921 248)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (15 9)  (889 249)  (889 249)  routing T_17_15.sp4_v_t_29 <X> T_17_15.lc_trk_g2_0
 (16 9)  (890 249)  (890 249)  routing T_17_15.sp4_v_t_29 <X> T_17_15.lc_trk_g2_0
 (17 9)  (891 249)  (891 249)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (18 9)  (892 249)  (892 249)  routing T_17_15.sp4_v_b_33 <X> T_17_15.lc_trk_g2_1
 (26 9)  (900 249)  (900 249)  routing T_17_15.lc_trk_g2_6 <X> T_17_15.wire_logic_cluster/lc_4/in_0
 (28 9)  (902 249)  (902 249)  routing T_17_15.lc_trk_g2_6 <X> T_17_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 249)  (903 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (32 9)  (906 249)  (906 249)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_1 input_2_4
 (33 9)  (907 249)  (907 249)  routing T_17_15.lc_trk_g3_1 <X> T_17_15.input_2_4
 (34 9)  (908 249)  (908 249)  routing T_17_15.lc_trk_g3_1 <X> T_17_15.input_2_4
 (36 9)  (910 249)  (910 249)  LC_4 Logic Functioning bit
 (38 9)  (912 249)  (912 249)  LC_4 Logic Functioning bit
 (10 10)  (884 250)  (884 250)  routing T_17_15.sp4_v_b_2 <X> T_17_15.sp4_h_l_42
 (22 11)  (896 251)  (896 251)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (897 251)  (897 251)  routing T_17_15.sp4_v_b_46 <X> T_17_15.lc_trk_g2_6
 (24 11)  (898 251)  (898 251)  routing T_17_15.sp4_v_b_46 <X> T_17_15.lc_trk_g2_6
 (15 12)  (889 252)  (889 252)  routing T_17_15.sp4_v_t_28 <X> T_17_15.lc_trk_g3_1
 (16 12)  (890 252)  (890 252)  routing T_17_15.sp4_v_t_28 <X> T_17_15.lc_trk_g3_1
 (17 12)  (891 252)  (891 252)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (15 13)  (889 253)  (889 253)  routing T_17_15.sp4_v_t_29 <X> T_17_15.lc_trk_g3_0
 (16 13)  (890 253)  (890 253)  routing T_17_15.sp4_v_t_29 <X> T_17_15.lc_trk_g3_0
 (17 13)  (891 253)  (891 253)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (22 15)  (896 255)  (896 255)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (897 255)  (897 255)  routing T_17_15.sp4_v_b_46 <X> T_17_15.lc_trk_g3_6
 (24 15)  (898 255)  (898 255)  routing T_17_15.sp4_v_b_46 <X> T_17_15.lc_trk_g3_6


LogicTile_29_15

 (3 1)  (1513 241)  (1513 241)  routing T_29_15.sp12_h_l_23 <X> T_29_15.sp12_v_b_0


LogicTile_7_14

 (19 4)  (361 228)  (361 228)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17


LogicTile_12_14

 (17 0)  (617 224)  (617 224)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (618 224)  (618 224)  routing T_12_14.wire_logic_cluster/lc_1/out <X> T_12_14.lc_trk_g0_1
 (1 2)  (601 226)  (601 226)  routing T_12_14.glb_netwk_4 <X> T_12_14.wire_logic_cluster/lc_7/clk
 (2 2)  (602 226)  (602 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_4 wire_logic_cluster/lc_7/clk
 (26 2)  (626 226)  (626 226)  routing T_12_14.lc_trk_g1_4 <X> T_12_14.wire_logic_cluster/lc_1/in_0
 (29 2)  (629 226)  (629 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (630 226)  (630 226)  routing T_12_14.lc_trk_g0_4 <X> T_12_14.wire_logic_cluster/lc_1/in_1
 (31 2)  (631 226)  (631 226)  routing T_12_14.lc_trk_g1_5 <X> T_12_14.wire_logic_cluster/lc_1/in_3
 (32 2)  (632 226)  (632 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (634 226)  (634 226)  routing T_12_14.lc_trk_g1_5 <X> T_12_14.wire_logic_cluster/lc_1/in_3
 (37 2)  (637 226)  (637 226)  LC_1 Logic Functioning bit
 (42 2)  (642 226)  (642 226)  LC_1 Logic Functioning bit
 (45 2)  (645 226)  (645 226)  LC_1 Logic Functioning bit
 (17 3)  (617 227)  (617 227)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (27 3)  (627 227)  (627 227)  routing T_12_14.lc_trk_g1_4 <X> T_12_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 227)  (629 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (32 3)  (632 227)  (632 227)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (39 3)  (639 227)  (639 227)  LC_1 Logic Functioning bit
 (42 3)  (642 227)  (642 227)  LC_1 Logic Functioning bit
 (0 6)  (600 230)  (600 230)  routing T_12_14.glb_netwk_6 <X> T_12_14.glb2local_0
 (1 6)  (601 230)  (601 230)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_6 glb2local_0
 (14 6)  (614 230)  (614 230)  routing T_12_14.wire_logic_cluster/lc_4/out <X> T_12_14.lc_trk_g1_4
 (17 6)  (617 230)  (617 230)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (618 230)  (618 230)  routing T_12_14.wire_logic_cluster/lc_5/out <X> T_12_14.lc_trk_g1_5
 (1 7)  (601 231)  (601 231)  routing T_12_14.glb_netwk_6 <X> T_12_14.glb2local_0
 (17 7)  (617 231)  (617 231)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (27 8)  (627 232)  (627 232)  routing T_12_14.lc_trk_g3_0 <X> T_12_14.wire_logic_cluster/lc_4/in_1
 (28 8)  (628 232)  (628 232)  routing T_12_14.lc_trk_g3_0 <X> T_12_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 232)  (629 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (631 232)  (631 232)  routing T_12_14.lc_trk_g2_7 <X> T_12_14.wire_logic_cluster/lc_4/in_3
 (32 8)  (632 232)  (632 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 232)  (633 232)  routing T_12_14.lc_trk_g2_7 <X> T_12_14.wire_logic_cluster/lc_4/in_3
 (36 8)  (636 232)  (636 232)  LC_4 Logic Functioning bit
 (38 8)  (638 232)  (638 232)  LC_4 Logic Functioning bit
 (27 9)  (627 233)  (627 233)  routing T_12_14.lc_trk_g3_1 <X> T_12_14.wire_logic_cluster/lc_4/in_0
 (28 9)  (628 233)  (628 233)  routing T_12_14.lc_trk_g3_1 <X> T_12_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 233)  (629 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (31 9)  (631 233)  (631 233)  routing T_12_14.lc_trk_g2_7 <X> T_12_14.wire_logic_cluster/lc_4/in_3
 (21 10)  (621 234)  (621 234)  routing T_12_14.rgt_op_7 <X> T_12_14.lc_trk_g2_7
 (22 10)  (622 234)  (622 234)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (624 234)  (624 234)  routing T_12_14.rgt_op_7 <X> T_12_14.lc_trk_g2_7
 (29 10)  (629 234)  (629 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (630 234)  (630 234)  routing T_12_14.lc_trk_g0_4 <X> T_12_14.wire_logic_cluster/lc_5/in_1
 (31 10)  (631 234)  (631 234)  routing T_12_14.lc_trk_g1_5 <X> T_12_14.wire_logic_cluster/lc_5/in_3
 (32 10)  (632 234)  (632 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (634 234)  (634 234)  routing T_12_14.lc_trk_g1_5 <X> T_12_14.wire_logic_cluster/lc_5/in_3
 (39 10)  (639 234)  (639 234)  LC_5 Logic Functioning bit
 (42 10)  (642 234)  (642 234)  LC_5 Logic Functioning bit
 (45 10)  (645 234)  (645 234)  LC_5 Logic Functioning bit
 (50 10)  (650 234)  (650 234)  Cascade bit: LH_LC05_inmux02_5

 (39 11)  (639 235)  (639 235)  LC_5 Logic Functioning bit
 (42 11)  (642 235)  (642 235)  LC_5 Logic Functioning bit
 (14 12)  (614 236)  (614 236)  routing T_12_14.rgt_op_0 <X> T_12_14.lc_trk_g3_0
 (15 12)  (615 236)  (615 236)  routing T_12_14.rgt_op_1 <X> T_12_14.lc_trk_g3_1
 (17 12)  (617 236)  (617 236)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (618 236)  (618 236)  routing T_12_14.rgt_op_1 <X> T_12_14.lc_trk_g3_1
 (15 13)  (615 237)  (615 237)  routing T_12_14.rgt_op_0 <X> T_12_14.lc_trk_g3_0
 (17 13)  (617 237)  (617 237)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0


LogicTile_13_14

 (14 0)  (668 224)  (668 224)  routing T_13_14.wire_logic_cluster/lc_0/out <X> T_13_14.lc_trk_g0_0
 (15 0)  (669 224)  (669 224)  routing T_13_14.lft_op_1 <X> T_13_14.lc_trk_g0_1
 (17 0)  (671 224)  (671 224)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (672 224)  (672 224)  routing T_13_14.lft_op_1 <X> T_13_14.lc_trk_g0_1
 (21 0)  (675 224)  (675 224)  routing T_13_14.wire_logic_cluster/lc_3/out <X> T_13_14.lc_trk_g0_3
 (22 0)  (676 224)  (676 224)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (26 0)  (680 224)  (680 224)  routing T_13_14.lc_trk_g0_4 <X> T_13_14.wire_logic_cluster/lc_0/in_0
 (28 0)  (682 224)  (682 224)  routing T_13_14.lc_trk_g2_1 <X> T_13_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 224)  (683 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (685 224)  (685 224)  routing T_13_14.lc_trk_g2_7 <X> T_13_14.wire_logic_cluster/lc_0/in_3
 (32 0)  (686 224)  (686 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (687 224)  (687 224)  routing T_13_14.lc_trk_g2_7 <X> T_13_14.wire_logic_cluster/lc_0/in_3
 (37 0)  (691 224)  (691 224)  LC_0 Logic Functioning bit
 (42 0)  (696 224)  (696 224)  LC_0 Logic Functioning bit
 (45 0)  (699 224)  (699 224)  LC_0 Logic Functioning bit
 (17 1)  (671 225)  (671 225)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (29 1)  (683 225)  (683 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (31 1)  (685 225)  (685 225)  routing T_13_14.lc_trk_g2_7 <X> T_13_14.wire_logic_cluster/lc_0/in_3
 (32 1)  (686 225)  (686 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (38 1)  (692 225)  (692 225)  LC_0 Logic Functioning bit
 (43 1)  (697 225)  (697 225)  LC_0 Logic Functioning bit
 (1 2)  (655 226)  (655 226)  routing T_13_14.glb_netwk_4 <X> T_13_14.wire_logic_cluster/lc_7/clk
 (2 2)  (656 226)  (656 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_4 wire_logic_cluster/lc_7/clk
 (21 2)  (675 226)  (675 226)  routing T_13_14.bnr_op_7 <X> T_13_14.lc_trk_g0_7
 (22 2)  (676 226)  (676 226)  Enable bit of Mux _local_links/g0_mux_7 => bnr_op_7 lc_trk_g0_7
 (26 2)  (680 226)  (680 226)  routing T_13_14.lc_trk_g0_7 <X> T_13_14.wire_logic_cluster/lc_1/in_0
 (27 2)  (681 226)  (681 226)  routing T_13_14.lc_trk_g1_3 <X> T_13_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 226)  (683 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (685 226)  (685 226)  routing T_13_14.lc_trk_g3_5 <X> T_13_14.wire_logic_cluster/lc_1/in_3
 (32 2)  (686 226)  (686 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 226)  (687 226)  routing T_13_14.lc_trk_g3_5 <X> T_13_14.wire_logic_cluster/lc_1/in_3
 (34 2)  (688 226)  (688 226)  routing T_13_14.lc_trk_g3_5 <X> T_13_14.wire_logic_cluster/lc_1/in_3
 (35 2)  (689 226)  (689 226)  routing T_13_14.lc_trk_g3_6 <X> T_13_14.input_2_1
 (36 2)  (690 226)  (690 226)  LC_1 Logic Functioning bit
 (17 3)  (671 227)  (671 227)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (21 3)  (675 227)  (675 227)  routing T_13_14.bnr_op_7 <X> T_13_14.lc_trk_g0_7
 (26 3)  (680 227)  (680 227)  routing T_13_14.lc_trk_g0_7 <X> T_13_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 227)  (683 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (684 227)  (684 227)  routing T_13_14.lc_trk_g1_3 <X> T_13_14.wire_logic_cluster/lc_1/in_1
 (32 3)  (686 227)  (686 227)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_6 input_2_1
 (33 3)  (687 227)  (687 227)  routing T_13_14.lc_trk_g3_6 <X> T_13_14.input_2_1
 (34 3)  (688 227)  (688 227)  routing T_13_14.lc_trk_g3_6 <X> T_13_14.input_2_1
 (35 3)  (689 227)  (689 227)  routing T_13_14.lc_trk_g3_6 <X> T_13_14.input_2_1
 (21 4)  (675 228)  (675 228)  routing T_13_14.bnr_op_3 <X> T_13_14.lc_trk_g1_3
 (22 4)  (676 228)  (676 228)  Enable bit of Mux _local_links/g1_mux_3 => bnr_op_3 lc_trk_g1_3
 (26 4)  (680 228)  (680 228)  routing T_13_14.lc_trk_g1_5 <X> T_13_14.wire_logic_cluster/lc_2/in_0
 (29 4)  (683 228)  (683 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (685 228)  (685 228)  routing T_13_14.lc_trk_g2_7 <X> T_13_14.wire_logic_cluster/lc_2/in_3
 (32 4)  (686 228)  (686 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 228)  (687 228)  routing T_13_14.lc_trk_g2_7 <X> T_13_14.wire_logic_cluster/lc_2/in_3
 (36 4)  (690 228)  (690 228)  LC_2 Logic Functioning bit
 (37 4)  (691 228)  (691 228)  LC_2 Logic Functioning bit
 (38 4)  (692 228)  (692 228)  LC_2 Logic Functioning bit
 (39 4)  (693 228)  (693 228)  LC_2 Logic Functioning bit
 (41 4)  (695 228)  (695 228)  LC_2 Logic Functioning bit
 (42 4)  (696 228)  (696 228)  LC_2 Logic Functioning bit
 (43 4)  (697 228)  (697 228)  LC_2 Logic Functioning bit
 (21 5)  (675 229)  (675 229)  routing T_13_14.bnr_op_3 <X> T_13_14.lc_trk_g1_3
 (27 5)  (681 229)  (681 229)  routing T_13_14.lc_trk_g1_5 <X> T_13_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 229)  (683 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (31 5)  (685 229)  (685 229)  routing T_13_14.lc_trk_g2_7 <X> T_13_14.wire_logic_cluster/lc_2/in_3
 (32 5)  (686 229)  (686 229)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_0 input_2_2
 (36 5)  (690 229)  (690 229)  LC_2 Logic Functioning bit
 (37 5)  (691 229)  (691 229)  LC_2 Logic Functioning bit
 (38 5)  (692 229)  (692 229)  LC_2 Logic Functioning bit
 (39 5)  (693 229)  (693 229)  LC_2 Logic Functioning bit
 (40 5)  (694 229)  (694 229)  LC_2 Logic Functioning bit
 (41 5)  (695 229)  (695 229)  LC_2 Logic Functioning bit
 (42 5)  (696 229)  (696 229)  LC_2 Logic Functioning bit
 (43 5)  (697 229)  (697 229)  LC_2 Logic Functioning bit
 (0 6)  (654 230)  (654 230)  routing T_13_14.glb_netwk_6 <X> T_13_14.glb2local_0
 (1 6)  (655 230)  (655 230)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_6 glb2local_0
 (15 6)  (669 230)  (669 230)  routing T_13_14.lft_op_5 <X> T_13_14.lc_trk_g1_5
 (17 6)  (671 230)  (671 230)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (672 230)  (672 230)  routing T_13_14.lft_op_5 <X> T_13_14.lc_trk_g1_5
 (31 6)  (685 230)  (685 230)  routing T_13_14.lc_trk_g3_7 <X> T_13_14.wire_logic_cluster/lc_3/in_3
 (32 6)  (686 230)  (686 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (687 230)  (687 230)  routing T_13_14.lc_trk_g3_7 <X> T_13_14.wire_logic_cluster/lc_3/in_3
 (34 6)  (688 230)  (688 230)  routing T_13_14.lc_trk_g3_7 <X> T_13_14.wire_logic_cluster/lc_3/in_3
 (36 6)  (690 230)  (690 230)  LC_3 Logic Functioning bit
 (37 6)  (691 230)  (691 230)  LC_3 Logic Functioning bit
 (38 6)  (692 230)  (692 230)  LC_3 Logic Functioning bit
 (39 6)  (693 230)  (693 230)  LC_3 Logic Functioning bit
 (42 6)  (696 230)  (696 230)  LC_3 Logic Functioning bit
 (43 6)  (697 230)  (697 230)  LC_3 Logic Functioning bit
 (50 6)  (704 230)  (704 230)  Cascade bit: LH_LC03_inmux02_5

 (1 7)  (655 231)  (655 231)  routing T_13_14.glb_netwk_6 <X> T_13_14.glb2local_0
 (15 7)  (669 231)  (669 231)  routing T_13_14.bot_op_4 <X> T_13_14.lc_trk_g1_4
 (17 7)  (671 231)  (671 231)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (22 7)  (676 231)  (676 231)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (678 231)  (678 231)  routing T_13_14.top_op_6 <X> T_13_14.lc_trk_g1_6
 (25 7)  (679 231)  (679 231)  routing T_13_14.top_op_6 <X> T_13_14.lc_trk_g1_6
 (31 7)  (685 231)  (685 231)  routing T_13_14.lc_trk_g3_7 <X> T_13_14.wire_logic_cluster/lc_3/in_3
 (36 7)  (690 231)  (690 231)  LC_3 Logic Functioning bit
 (37 7)  (691 231)  (691 231)  LC_3 Logic Functioning bit
 (38 7)  (692 231)  (692 231)  LC_3 Logic Functioning bit
 (39 7)  (693 231)  (693 231)  LC_3 Logic Functioning bit
 (42 7)  (696 231)  (696 231)  LC_3 Logic Functioning bit
 (43 7)  (697 231)  (697 231)  LC_3 Logic Functioning bit
 (14 8)  (668 232)  (668 232)  routing T_13_14.rgt_op_0 <X> T_13_14.lc_trk_g2_0
 (17 8)  (671 232)  (671 232)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (672 232)  (672 232)  routing T_13_14.wire_logic_cluster/lc_1/out <X> T_13_14.lc_trk_g2_1
 (27 8)  (681 232)  (681 232)  routing T_13_14.lc_trk_g1_6 <X> T_13_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 232)  (683 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (684 232)  (684 232)  routing T_13_14.lc_trk_g1_6 <X> T_13_14.wire_logic_cluster/lc_4/in_1
 (31 8)  (685 232)  (685 232)  routing T_13_14.lc_trk_g0_7 <X> T_13_14.wire_logic_cluster/lc_4/in_3
 (32 8)  (686 232)  (686 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (39 8)  (693 232)  (693 232)  LC_4 Logic Functioning bit
 (40 8)  (694 232)  (694 232)  LC_4 Logic Functioning bit
 (50 8)  (704 232)  (704 232)  Cascade bit: LH_LC04_inmux02_5

 (15 9)  (669 233)  (669 233)  routing T_13_14.rgt_op_0 <X> T_13_14.lc_trk_g2_0
 (17 9)  (671 233)  (671 233)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (26 9)  (680 233)  (680 233)  routing T_13_14.lc_trk_g1_3 <X> T_13_14.wire_logic_cluster/lc_4/in_0
 (27 9)  (681 233)  (681 233)  routing T_13_14.lc_trk_g1_3 <X> T_13_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 233)  (683 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (684 233)  (684 233)  routing T_13_14.lc_trk_g1_6 <X> T_13_14.wire_logic_cluster/lc_4/in_1
 (31 9)  (685 233)  (685 233)  routing T_13_14.lc_trk_g0_7 <X> T_13_14.wire_logic_cluster/lc_4/in_3
 (40 9)  (694 233)  (694 233)  LC_4 Logic Functioning bit
 (41 9)  (695 233)  (695 233)  LC_4 Logic Functioning bit
 (48 9)  (702 233)  (702 233)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (21 10)  (675 234)  (675 234)  routing T_13_14.wire_logic_cluster/lc_7/out <X> T_13_14.lc_trk_g2_7
 (22 10)  (676 234)  (676 234)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (679 234)  (679 234)  routing T_13_14.sp4_v_b_38 <X> T_13_14.lc_trk_g2_6
 (26 10)  (680 234)  (680 234)  routing T_13_14.lc_trk_g1_6 <X> T_13_14.wire_logic_cluster/lc_5/in_0
 (31 10)  (685 234)  (685 234)  routing T_13_14.lc_trk_g2_6 <X> T_13_14.wire_logic_cluster/lc_5/in_3
 (32 10)  (686 234)  (686 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (687 234)  (687 234)  routing T_13_14.lc_trk_g2_6 <X> T_13_14.wire_logic_cluster/lc_5/in_3
 (36 10)  (690 234)  (690 234)  LC_5 Logic Functioning bit
 (50 10)  (704 234)  (704 234)  Cascade bit: LH_LC05_inmux02_5

 (22 11)  (676 235)  (676 235)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (677 235)  (677 235)  routing T_13_14.sp4_v_b_38 <X> T_13_14.lc_trk_g2_6
 (25 11)  (679 235)  (679 235)  routing T_13_14.sp4_v_b_38 <X> T_13_14.lc_trk_g2_6
 (26 11)  (680 235)  (680 235)  routing T_13_14.lc_trk_g1_6 <X> T_13_14.wire_logic_cluster/lc_5/in_0
 (27 11)  (681 235)  (681 235)  routing T_13_14.lc_trk_g1_6 <X> T_13_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 235)  (683 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (31 11)  (685 235)  (685 235)  routing T_13_14.lc_trk_g2_6 <X> T_13_14.wire_logic_cluster/lc_5/in_3
 (37 11)  (691 235)  (691 235)  LC_5 Logic Functioning bit
 (27 12)  (681 236)  (681 236)  routing T_13_14.lc_trk_g1_4 <X> T_13_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 236)  (683 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (684 236)  (684 236)  routing T_13_14.lc_trk_g1_4 <X> T_13_14.wire_logic_cluster/lc_6/in_1
 (32 12)  (686 236)  (686 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (36 12)  (690 236)  (690 236)  LC_6 Logic Functioning bit
 (37 12)  (691 236)  (691 236)  LC_6 Logic Functioning bit
 (42 12)  (696 236)  (696 236)  LC_6 Logic Functioning bit
 (43 12)  (697 236)  (697 236)  LC_6 Logic Functioning bit
 (50 12)  (704 236)  (704 236)  Cascade bit: LH_LC06_inmux02_5

 (28 13)  (682 237)  (682 237)  routing T_13_14.lc_trk_g2_0 <X> T_13_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 237)  (683 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (31 13)  (685 237)  (685 237)  routing T_13_14.lc_trk_g0_3 <X> T_13_14.wire_logic_cluster/lc_6/in_3
 (36 13)  (690 237)  (690 237)  LC_6 Logic Functioning bit
 (37 13)  (691 237)  (691 237)  LC_6 Logic Functioning bit
 (40 13)  (694 237)  (694 237)  LC_6 Logic Functioning bit
 (42 13)  (696 237)  (696 237)  LC_6 Logic Functioning bit
 (43 13)  (697 237)  (697 237)  LC_6 Logic Functioning bit
 (15 14)  (669 238)  (669 238)  routing T_13_14.rgt_op_5 <X> T_13_14.lc_trk_g3_5
 (17 14)  (671 238)  (671 238)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (672 238)  (672 238)  routing T_13_14.rgt_op_5 <X> T_13_14.lc_trk_g3_5
 (21 14)  (675 238)  (675 238)  routing T_13_14.rgt_op_7 <X> T_13_14.lc_trk_g3_7
 (22 14)  (676 238)  (676 238)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (678 238)  (678 238)  routing T_13_14.rgt_op_7 <X> T_13_14.lc_trk_g3_7
 (26 14)  (680 238)  (680 238)  routing T_13_14.lc_trk_g2_7 <X> T_13_14.wire_logic_cluster/lc_7/in_0
 (29 14)  (683 238)  (683 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (684 238)  (684 238)  routing T_13_14.lc_trk_g0_4 <X> T_13_14.wire_logic_cluster/lc_7/in_1
 (37 14)  (691 238)  (691 238)  LC_7 Logic Functioning bit
 (42 14)  (696 238)  (696 238)  LC_7 Logic Functioning bit
 (45 14)  (699 238)  (699 238)  LC_7 Logic Functioning bit
 (22 15)  (676 239)  (676 239)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (679 239)  (679 239)  routing T_13_14.sp4_r_v_b_46 <X> T_13_14.lc_trk_g3_6
 (26 15)  (680 239)  (680 239)  routing T_13_14.lc_trk_g2_7 <X> T_13_14.wire_logic_cluster/lc_7/in_0
 (28 15)  (682 239)  (682 239)  routing T_13_14.lc_trk_g2_7 <X> T_13_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 239)  (683 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (32 15)  (686 239)  (686 239)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_1 input_2_7
 (33 15)  (687 239)  (687 239)  routing T_13_14.lc_trk_g2_1 <X> T_13_14.input_2_7
 (39 15)  (693 239)  (693 239)  LC_7 Logic Functioning bit
 (40 15)  (694 239)  (694 239)  LC_7 Logic Functioning bit


LogicTile_14_14

 (14 0)  (722 224)  (722 224)  routing T_14_14.bnr_op_0 <X> T_14_14.lc_trk_g0_0
 (22 0)  (730 224)  (730 224)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (732 224)  (732 224)  routing T_14_14.bot_op_3 <X> T_14_14.lc_trk_g0_3
 (26 0)  (734 224)  (734 224)  routing T_14_14.lc_trk_g2_6 <X> T_14_14.wire_logic_cluster/lc_0/in_0
 (29 0)  (737 224)  (737 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (738 224)  (738 224)  routing T_14_14.lc_trk_g0_7 <X> T_14_14.wire_logic_cluster/lc_0/in_1
 (32 0)  (740 224)  (740 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (37 0)  (745 224)  (745 224)  LC_0 Logic Functioning bit
 (39 0)  (747 224)  (747 224)  LC_0 Logic Functioning bit
 (14 1)  (722 225)  (722 225)  routing T_14_14.bnr_op_0 <X> T_14_14.lc_trk_g0_0
 (17 1)  (725 225)  (725 225)  Enable bit of Mux _local_links/g0_mux_0 => bnr_op_0 lc_trk_g0_0
 (26 1)  (734 225)  (734 225)  routing T_14_14.lc_trk_g2_6 <X> T_14_14.wire_logic_cluster/lc_0/in_0
 (28 1)  (736 225)  (736 225)  routing T_14_14.lc_trk_g2_6 <X> T_14_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 225)  (737 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (738 225)  (738 225)  routing T_14_14.lc_trk_g0_7 <X> T_14_14.wire_logic_cluster/lc_0/in_1
 (31 1)  (739 225)  (739 225)  routing T_14_14.lc_trk_g0_3 <X> T_14_14.wire_logic_cluster/lc_0/in_3
 (41 1)  (749 225)  (749 225)  LC_0 Logic Functioning bit
 (43 1)  (751 225)  (751 225)  LC_0 Logic Functioning bit
 (1 2)  (709 226)  (709 226)  routing T_14_14.glb_netwk_4 <X> T_14_14.wire_logic_cluster/lc_7/clk
 (2 2)  (710 226)  (710 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_4 wire_logic_cluster/lc_7/clk
 (14 2)  (722 226)  (722 226)  routing T_14_14.wire_logic_cluster/lc_4/out <X> T_14_14.lc_trk_g0_4
 (22 2)  (730 226)  (730 226)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (732 226)  (732 226)  routing T_14_14.bot_op_7 <X> T_14_14.lc_trk_g0_7
 (17 3)  (725 227)  (725 227)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 3)  (730 227)  (730 227)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (732 227)  (732 227)  routing T_14_14.bot_op_6 <X> T_14_14.lc_trk_g0_6
 (26 4)  (734 228)  (734 228)  routing T_14_14.lc_trk_g2_4 <X> T_14_14.wire_logic_cluster/lc_2/in_0
 (28 4)  (736 228)  (736 228)  routing T_14_14.lc_trk_g2_1 <X> T_14_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 228)  (737 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (739 228)  (739 228)  routing T_14_14.lc_trk_g3_6 <X> T_14_14.wire_logic_cluster/lc_2/in_3
 (32 4)  (740 228)  (740 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 228)  (741 228)  routing T_14_14.lc_trk_g3_6 <X> T_14_14.wire_logic_cluster/lc_2/in_3
 (34 4)  (742 228)  (742 228)  routing T_14_14.lc_trk_g3_6 <X> T_14_14.wire_logic_cluster/lc_2/in_3
 (28 5)  (736 229)  (736 229)  routing T_14_14.lc_trk_g2_4 <X> T_14_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 229)  (737 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (31 5)  (739 229)  (739 229)  routing T_14_14.lc_trk_g3_6 <X> T_14_14.wire_logic_cluster/lc_2/in_3
 (32 5)  (740 229)  (740 229)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_0 input_2_2
 (39 5)  (747 229)  (747 229)  LC_2 Logic Functioning bit
 (26 6)  (734 230)  (734 230)  routing T_14_14.lc_trk_g2_5 <X> T_14_14.wire_logic_cluster/lc_3/in_0
 (31 6)  (739 230)  (739 230)  routing T_14_14.lc_trk_g2_4 <X> T_14_14.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 230)  (740 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (741 230)  (741 230)  routing T_14_14.lc_trk_g2_4 <X> T_14_14.wire_logic_cluster/lc_3/in_3
 (36 6)  (744 230)  (744 230)  LC_3 Logic Functioning bit
 (37 6)  (745 230)  (745 230)  LC_3 Logic Functioning bit
 (38 6)  (746 230)  (746 230)  LC_3 Logic Functioning bit
 (40 6)  (748 230)  (748 230)  LC_3 Logic Functioning bit
 (41 6)  (749 230)  (749 230)  LC_3 Logic Functioning bit
 (42 6)  (750 230)  (750 230)  LC_3 Logic Functioning bit
 (43 6)  (751 230)  (751 230)  LC_3 Logic Functioning bit
 (50 6)  (758 230)  (758 230)  Cascade bit: LH_LC03_inmux02_5

 (28 7)  (736 231)  (736 231)  routing T_14_14.lc_trk_g2_5 <X> T_14_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 231)  (737 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (36 7)  (744 231)  (744 231)  LC_3 Logic Functioning bit
 (37 7)  (745 231)  (745 231)  LC_3 Logic Functioning bit
 (39 7)  (747 231)  (747 231)  LC_3 Logic Functioning bit
 (40 7)  (748 231)  (748 231)  LC_3 Logic Functioning bit
 (41 7)  (749 231)  (749 231)  LC_3 Logic Functioning bit
 (42 7)  (750 231)  (750 231)  LC_3 Logic Functioning bit
 (43 7)  (751 231)  (751 231)  LC_3 Logic Functioning bit
 (15 8)  (723 232)  (723 232)  routing T_14_14.tnl_op_1 <X> T_14_14.lc_trk_g2_1
 (17 8)  (725 232)  (725 232)  Enable bit of Mux _local_links/g2_mux_1 => tnl_op_1 lc_trk_g2_1
 (29 8)  (737 232)  (737 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 232)  (738 232)  routing T_14_14.lc_trk_g0_7 <X> T_14_14.wire_logic_cluster/lc_4/in_1
 (32 8)  (740 232)  (740 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (36 8)  (744 232)  (744 232)  LC_4 Logic Functioning bit
 (38 8)  (746 232)  (746 232)  LC_4 Logic Functioning bit
 (18 9)  (726 233)  (726 233)  routing T_14_14.tnl_op_1 <X> T_14_14.lc_trk_g2_1
 (30 9)  (738 233)  (738 233)  routing T_14_14.lc_trk_g0_7 <X> T_14_14.wire_logic_cluster/lc_4/in_1
 (31 9)  (739 233)  (739 233)  routing T_14_14.lc_trk_g0_3 <X> T_14_14.wire_logic_cluster/lc_4/in_3
 (36 9)  (744 233)  (744 233)  LC_4 Logic Functioning bit
 (38 9)  (746 233)  (746 233)  LC_4 Logic Functioning bit
 (17 10)  (725 234)  (725 234)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (726 234)  (726 234)  routing T_14_14.wire_logic_cluster/lc_5/out <X> T_14_14.lc_trk_g2_5
 (21 10)  (729 234)  (729 234)  routing T_14_14.wire_logic_cluster/lc_7/out <X> T_14_14.lc_trk_g2_7
 (22 10)  (730 234)  (730 234)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (26 10)  (734 234)  (734 234)  routing T_14_14.lc_trk_g2_5 <X> T_14_14.wire_logic_cluster/lc_5/in_0
 (31 10)  (739 234)  (739 234)  routing T_14_14.lc_trk_g0_6 <X> T_14_14.wire_logic_cluster/lc_5/in_3
 (32 10)  (740 234)  (740 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (41 10)  (749 234)  (749 234)  LC_5 Logic Functioning bit
 (42 10)  (750 234)  (750 234)  LC_5 Logic Functioning bit
 (45 10)  (753 234)  (753 234)  LC_5 Logic Functioning bit
 (50 10)  (758 234)  (758 234)  Cascade bit: LH_LC05_inmux02_5

 (14 11)  (722 235)  (722 235)  routing T_14_14.sp4_r_v_b_36 <X> T_14_14.lc_trk_g2_4
 (17 11)  (725 235)  (725 235)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (22 11)  (730 235)  (730 235)  Enable bit of Mux _local_links/g2_mux_6 => tnl_op_6 lc_trk_g2_6
 (24 11)  (732 235)  (732 235)  routing T_14_14.tnl_op_6 <X> T_14_14.lc_trk_g2_6
 (25 11)  (733 235)  (733 235)  routing T_14_14.tnl_op_6 <X> T_14_14.lc_trk_g2_6
 (28 11)  (736 235)  (736 235)  routing T_14_14.lc_trk_g2_5 <X> T_14_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 235)  (737 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (31 11)  (739 235)  (739 235)  routing T_14_14.lc_trk_g0_6 <X> T_14_14.wire_logic_cluster/lc_5/in_3
 (40 11)  (748 235)  (748 235)  LC_5 Logic Functioning bit
 (43 11)  (751 235)  (751 235)  LC_5 Logic Functioning bit
 (27 12)  (735 236)  (735 236)  routing T_14_14.lc_trk_g3_6 <X> T_14_14.wire_logic_cluster/lc_6/in_1
 (28 12)  (736 236)  (736 236)  routing T_14_14.lc_trk_g3_6 <X> T_14_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 236)  (737 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (738 236)  (738 236)  routing T_14_14.lc_trk_g3_6 <X> T_14_14.wire_logic_cluster/lc_6/in_1
 (31 12)  (739 236)  (739 236)  routing T_14_14.lc_trk_g2_5 <X> T_14_14.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 236)  (740 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (741 236)  (741 236)  routing T_14_14.lc_trk_g2_5 <X> T_14_14.wire_logic_cluster/lc_6/in_3
 (40 12)  (748 236)  (748 236)  LC_6 Logic Functioning bit
 (42 12)  (750 236)  (750 236)  LC_6 Logic Functioning bit
 (30 13)  (738 237)  (738 237)  routing T_14_14.lc_trk_g3_6 <X> T_14_14.wire_logic_cluster/lc_6/in_1
 (40 13)  (748 237)  (748 237)  LC_6 Logic Functioning bit
 (42 13)  (750 237)  (750 237)  LC_6 Logic Functioning bit
 (26 14)  (734 238)  (734 238)  routing T_14_14.lc_trk_g2_5 <X> T_14_14.wire_logic_cluster/lc_7/in_0
 (29 14)  (737 238)  (737 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (738 238)  (738 238)  routing T_14_14.lc_trk_g0_4 <X> T_14_14.wire_logic_cluster/lc_7/in_1
 (31 14)  (739 238)  (739 238)  routing T_14_14.lc_trk_g0_6 <X> T_14_14.wire_logic_cluster/lc_7/in_3
 (32 14)  (740 238)  (740 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (35 14)  (743 238)  (743 238)  routing T_14_14.lc_trk_g2_7 <X> T_14_14.input_2_7
 (41 14)  (749 238)  (749 238)  LC_7 Logic Functioning bit
 (42 14)  (750 238)  (750 238)  LC_7 Logic Functioning bit
 (45 14)  (753 238)  (753 238)  LC_7 Logic Functioning bit
 (51 14)  (759 238)  (759 238)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (22 15)  (730 239)  (730 239)  Enable bit of Mux _local_links/g3_mux_6 => tnl_op_6 lc_trk_g3_6
 (24 15)  (732 239)  (732 239)  routing T_14_14.tnl_op_6 <X> T_14_14.lc_trk_g3_6
 (25 15)  (733 239)  (733 239)  routing T_14_14.tnl_op_6 <X> T_14_14.lc_trk_g3_6
 (28 15)  (736 239)  (736 239)  routing T_14_14.lc_trk_g2_5 <X> T_14_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 239)  (737 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (31 15)  (739 239)  (739 239)  routing T_14_14.lc_trk_g0_6 <X> T_14_14.wire_logic_cluster/lc_7/in_3
 (32 15)  (740 239)  (740 239)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (741 239)  (741 239)  routing T_14_14.lc_trk_g2_7 <X> T_14_14.input_2_7
 (35 15)  (743 239)  (743 239)  routing T_14_14.lc_trk_g2_7 <X> T_14_14.input_2_7
 (42 15)  (750 239)  (750 239)  LC_7 Logic Functioning bit
 (43 15)  (751 239)  (751 239)  LC_7 Logic Functioning bit


LogicTile_17_14

 (19 2)  (893 226)  (893 226)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (3 12)  (877 236)  (877 236)  routing T_17_14.sp12_v_t_22 <X> T_17_14.sp12_h_r_1


LogicTile_26_14

 (2 10)  (1350 234)  (1350 234)  Enable bit of Mux _span_links/cross_mux_horz_9 => sp12_h_l_17 sp4_h_r_21


LogicTile_29_14

 (13 8)  (1523 232)  (1523 232)  routing T_29_14.sp4_h_l_45 <X> T_29_14.sp4_v_b_8
 (12 9)  (1522 233)  (1522 233)  routing T_29_14.sp4_h_l_45 <X> T_29_14.sp4_v_b_8


LogicTile_13_13

 (22 0)  (676 208)  (676 208)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (678 208)  (678 208)  routing T_13_13.top_op_3 <X> T_13_13.lc_trk_g0_3
 (26 0)  (680 208)  (680 208)  routing T_13_13.lc_trk_g3_7 <X> T_13_13.wire_logic_cluster/lc_0/in_0
 (28 0)  (682 208)  (682 208)  routing T_13_13.lc_trk_g2_7 <X> T_13_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 208)  (683 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (684 208)  (684 208)  routing T_13_13.lc_trk_g2_7 <X> T_13_13.wire_logic_cluster/lc_0/in_1
 (31 0)  (685 208)  (685 208)  routing T_13_13.lc_trk_g2_5 <X> T_13_13.wire_logic_cluster/lc_0/in_3
 (32 0)  (686 208)  (686 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (687 208)  (687 208)  routing T_13_13.lc_trk_g2_5 <X> T_13_13.wire_logic_cluster/lc_0/in_3
 (21 1)  (675 209)  (675 209)  routing T_13_13.top_op_3 <X> T_13_13.lc_trk_g0_3
 (22 1)  (676 209)  (676 209)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (678 209)  (678 209)  routing T_13_13.top_op_2 <X> T_13_13.lc_trk_g0_2
 (25 1)  (679 209)  (679 209)  routing T_13_13.top_op_2 <X> T_13_13.lc_trk_g0_2
 (26 1)  (680 209)  (680 209)  routing T_13_13.lc_trk_g3_7 <X> T_13_13.wire_logic_cluster/lc_0/in_0
 (27 1)  (681 209)  (681 209)  routing T_13_13.lc_trk_g3_7 <X> T_13_13.wire_logic_cluster/lc_0/in_0
 (28 1)  (682 209)  (682 209)  routing T_13_13.lc_trk_g3_7 <X> T_13_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 209)  (683 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (684 209)  (684 209)  routing T_13_13.lc_trk_g2_7 <X> T_13_13.wire_logic_cluster/lc_0/in_1
 (32 1)  (686 209)  (686 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (687 209)  (687 209)  routing T_13_13.lc_trk_g3_3 <X> T_13_13.input_2_0
 (34 1)  (688 209)  (688 209)  routing T_13_13.lc_trk_g3_3 <X> T_13_13.input_2_0
 (35 1)  (689 209)  (689 209)  routing T_13_13.lc_trk_g3_3 <X> T_13_13.input_2_0
 (36 1)  (690 209)  (690 209)  LC_0 Logic Functioning bit
 (51 1)  (705 209)  (705 209)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (1 2)  (655 210)  (655 210)  routing T_13_13.glb_netwk_4 <X> T_13_13.wire_logic_cluster/lc_7/clk
 (2 2)  (656 210)  (656 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_4 wire_logic_cluster/lc_7/clk
 (15 2)  (669 210)  (669 210)  routing T_13_13.top_op_5 <X> T_13_13.lc_trk_g0_5
 (17 2)  (671 210)  (671 210)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (22 2)  (676 210)  (676 210)  Enable bit of Mux _local_links/g0_mux_7 => glb2local_3 lc_trk_g0_7
 (26 2)  (680 210)  (680 210)  routing T_13_13.lc_trk_g0_7 <X> T_13_13.wire_logic_cluster/lc_1/in_0
 (28 2)  (682 210)  (682 210)  routing T_13_13.lc_trk_g2_4 <X> T_13_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 210)  (683 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (684 210)  (684 210)  routing T_13_13.lc_trk_g2_4 <X> T_13_13.wire_logic_cluster/lc_1/in_1
 (32 2)  (686 210)  (686 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (36 2)  (690 210)  (690 210)  LC_1 Logic Functioning bit
 (38 2)  (692 210)  (692 210)  LC_1 Logic Functioning bit
 (41 2)  (695 210)  (695 210)  LC_1 Logic Functioning bit
 (42 2)  (696 210)  (696 210)  LC_1 Logic Functioning bit
 (43 2)  (697 210)  (697 210)  LC_1 Logic Functioning bit
 (50 2)  (704 210)  (704 210)  Cascade bit: LH_LC01_inmux02_5

 (18 3)  (672 211)  (672 211)  routing T_13_13.top_op_5 <X> T_13_13.lc_trk_g0_5
 (22 3)  (676 211)  (676 211)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (678 211)  (678 211)  routing T_13_13.top_op_6 <X> T_13_13.lc_trk_g0_6
 (25 3)  (679 211)  (679 211)  routing T_13_13.top_op_6 <X> T_13_13.lc_trk_g0_6
 (26 3)  (680 211)  (680 211)  routing T_13_13.lc_trk_g0_7 <X> T_13_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 211)  (683 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (31 3)  (685 211)  (685 211)  routing T_13_13.lc_trk_g0_2 <X> T_13_13.wire_logic_cluster/lc_1/in_3
 (37 3)  (691 211)  (691 211)  LC_1 Logic Functioning bit
 (39 3)  (693 211)  (693 211)  LC_1 Logic Functioning bit
 (40 3)  (694 211)  (694 211)  LC_1 Logic Functioning bit
 (42 3)  (696 211)  (696 211)  LC_1 Logic Functioning bit
 (14 4)  (668 212)  (668 212)  routing T_13_13.wire_logic_cluster/lc_0/out <X> T_13_13.lc_trk_g1_0
 (21 4)  (675 212)  (675 212)  routing T_13_13.wire_logic_cluster/lc_3/out <X> T_13_13.lc_trk_g1_3
 (22 4)  (676 212)  (676 212)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (680 212)  (680 212)  routing T_13_13.lc_trk_g2_4 <X> T_13_13.wire_logic_cluster/lc_2/in_0
 (27 4)  (681 212)  (681 212)  routing T_13_13.lc_trk_g1_4 <X> T_13_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 212)  (683 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (684 212)  (684 212)  routing T_13_13.lc_trk_g1_4 <X> T_13_13.wire_logic_cluster/lc_2/in_1
 (32 4)  (686 212)  (686 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (40 4)  (694 212)  (694 212)  LC_2 Logic Functioning bit
 (17 5)  (671 213)  (671 213)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (28 5)  (682 213)  (682 213)  routing T_13_13.lc_trk_g2_4 <X> T_13_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 213)  (683 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (31 5)  (685 213)  (685 213)  routing T_13_13.lc_trk_g0_3 <X> T_13_13.wire_logic_cluster/lc_2/in_3
 (32 5)  (686 213)  (686 213)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_3 input_2_2
 (33 5)  (687 213)  (687 213)  routing T_13_13.lc_trk_g3_3 <X> T_13_13.input_2_2
 (34 5)  (688 213)  (688 213)  routing T_13_13.lc_trk_g3_3 <X> T_13_13.input_2_2
 (35 5)  (689 213)  (689 213)  routing T_13_13.lc_trk_g3_3 <X> T_13_13.input_2_2
 (14 6)  (668 214)  (668 214)  routing T_13_13.wire_logic_cluster/lc_4/out <X> T_13_13.lc_trk_g1_4
 (21 6)  (675 214)  (675 214)  routing T_13_13.wire_logic_cluster/lc_7/out <X> T_13_13.lc_trk_g1_7
 (22 6)  (676 214)  (676 214)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (28 6)  (682 214)  (682 214)  routing T_13_13.lc_trk_g2_6 <X> T_13_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 214)  (683 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (684 214)  (684 214)  routing T_13_13.lc_trk_g2_6 <X> T_13_13.wire_logic_cluster/lc_3/in_1
 (32 6)  (686 214)  (686 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (688 214)  (688 214)  routing T_13_13.lc_trk_g1_3 <X> T_13_13.wire_logic_cluster/lc_3/in_3
 (36 6)  (690 214)  (690 214)  LC_3 Logic Functioning bit
 (38 6)  (692 214)  (692 214)  LC_3 Logic Functioning bit
 (39 6)  (693 214)  (693 214)  LC_3 Logic Functioning bit
 (40 6)  (694 214)  (694 214)  LC_3 Logic Functioning bit
 (45 6)  (699 214)  (699 214)  LC_3 Logic Functioning bit
 (47 6)  (701 214)  (701 214)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (50 6)  (704 214)  (704 214)  Cascade bit: LH_LC03_inmux02_5

 (17 7)  (671 215)  (671 215)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (30 7)  (684 215)  (684 215)  routing T_13_13.lc_trk_g2_6 <X> T_13_13.wire_logic_cluster/lc_3/in_1
 (31 7)  (685 215)  (685 215)  routing T_13_13.lc_trk_g1_3 <X> T_13_13.wire_logic_cluster/lc_3/in_3
 (36 7)  (690 215)  (690 215)  LC_3 Logic Functioning bit
 (38 7)  (692 215)  (692 215)  LC_3 Logic Functioning bit
 (39 7)  (693 215)  (693 215)  LC_3 Logic Functioning bit
 (40 7)  (694 215)  (694 215)  LC_3 Logic Functioning bit
 (6 8)  (660 216)  (660 216)  routing T_13_13.sp4_v_t_38 <X> T_13_13.sp4_v_b_6
 (15 8)  (669 216)  (669 216)  routing T_13_13.sp4_h_r_25 <X> T_13_13.lc_trk_g2_1
 (16 8)  (670 216)  (670 216)  routing T_13_13.sp4_h_r_25 <X> T_13_13.lc_trk_g2_1
 (17 8)  (671 216)  (671 216)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (28 8)  (682 216)  (682 216)  routing T_13_13.lc_trk_g2_1 <X> T_13_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 216)  (683 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (685 216)  (685 216)  routing T_13_13.lc_trk_g2_5 <X> T_13_13.wire_logic_cluster/lc_4/in_3
 (32 8)  (686 216)  (686 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (687 216)  (687 216)  routing T_13_13.lc_trk_g2_5 <X> T_13_13.wire_logic_cluster/lc_4/in_3
 (36 8)  (690 216)  (690 216)  LC_4 Logic Functioning bit
 (37 8)  (691 216)  (691 216)  LC_4 Logic Functioning bit
 (38 8)  (692 216)  (692 216)  LC_4 Logic Functioning bit
 (39 8)  (693 216)  (693 216)  LC_4 Logic Functioning bit
 (40 8)  (694 216)  (694 216)  LC_4 Logic Functioning bit
 (42 8)  (696 216)  (696 216)  LC_4 Logic Functioning bit
 (5 9)  (659 217)  (659 217)  routing T_13_13.sp4_v_t_38 <X> T_13_13.sp4_v_b_6
 (18 9)  (672 217)  (672 217)  routing T_13_13.sp4_h_r_25 <X> T_13_13.lc_trk_g2_1
 (22 9)  (676 217)  (676 217)  Enable bit of Mux _local_links/g2_mux_2 => tnr_op_2 lc_trk_g2_2
 (24 9)  (678 217)  (678 217)  routing T_13_13.tnr_op_2 <X> T_13_13.lc_trk_g2_2
 (36 9)  (690 217)  (690 217)  LC_4 Logic Functioning bit
 (37 9)  (691 217)  (691 217)  LC_4 Logic Functioning bit
 (38 9)  (692 217)  (692 217)  LC_4 Logic Functioning bit
 (39 9)  (693 217)  (693 217)  LC_4 Logic Functioning bit
 (40 9)  (694 217)  (694 217)  LC_4 Logic Functioning bit
 (42 9)  (696 217)  (696 217)  LC_4 Logic Functioning bit
 (14 10)  (668 218)  (668 218)  routing T_13_13.sp4_v_b_36 <X> T_13_13.lc_trk_g2_4
 (15 10)  (669 218)  (669 218)  routing T_13_13.tnr_op_5 <X> T_13_13.lc_trk_g2_5
 (17 10)  (671 218)  (671 218)  Enable bit of Mux _local_links/g2_mux_5 => tnr_op_5 lc_trk_g2_5
 (22 10)  (676 218)  (676 218)  Enable bit of Mux _local_links/g2_mux_7 => tnr_op_7 lc_trk_g2_7
 (24 10)  (678 218)  (678 218)  routing T_13_13.tnr_op_7 <X> T_13_13.lc_trk_g2_7
 (25 10)  (679 218)  (679 218)  routing T_13_13.wire_logic_cluster/lc_6/out <X> T_13_13.lc_trk_g2_6
 (29 10)  (683 218)  (683 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (685 218)  (685 218)  routing T_13_13.lc_trk_g2_4 <X> T_13_13.wire_logic_cluster/lc_5/in_3
 (32 10)  (686 218)  (686 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (687 218)  (687 218)  routing T_13_13.lc_trk_g2_4 <X> T_13_13.wire_logic_cluster/lc_5/in_3
 (14 11)  (668 219)  (668 219)  routing T_13_13.sp4_v_b_36 <X> T_13_13.lc_trk_g2_4
 (16 11)  (670 219)  (670 219)  routing T_13_13.sp4_v_b_36 <X> T_13_13.lc_trk_g2_4
 (17 11)  (671 219)  (671 219)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (22 11)  (676 219)  (676 219)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (28 11)  (682 219)  (682 219)  routing T_13_13.lc_trk_g2_1 <X> T_13_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 219)  (683 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (684 219)  (684 219)  routing T_13_13.lc_trk_g0_2 <X> T_13_13.wire_logic_cluster/lc_5/in_1
 (32 11)  (686 219)  (686 219)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_0 input_2_5
 (34 11)  (688 219)  (688 219)  routing T_13_13.lc_trk_g1_0 <X> T_13_13.input_2_5
 (42 11)  (696 219)  (696 219)  LC_5 Logic Functioning bit
 (0 12)  (654 220)  (654 220)  routing T_13_13.glb_netwk_6 <X> T_13_13.glb2local_3
 (1 12)  (655 220)  (655 220)  Enable bit of Mux _local_links/global_mux_3 => glb_netwk_6 glb2local_3
 (21 12)  (675 220)  (675 220)  routing T_13_13.rgt_op_3 <X> T_13_13.lc_trk_g3_3
 (22 12)  (676 220)  (676 220)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (678 220)  (678 220)  routing T_13_13.rgt_op_3 <X> T_13_13.lc_trk_g3_3
 (28 12)  (682 220)  (682 220)  routing T_13_13.lc_trk_g2_5 <X> T_13_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 220)  (683 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (684 220)  (684 220)  routing T_13_13.lc_trk_g2_5 <X> T_13_13.wire_logic_cluster/lc_6/in_1
 (31 12)  (685 220)  (685 220)  routing T_13_13.lc_trk_g0_5 <X> T_13_13.wire_logic_cluster/lc_6/in_3
 (32 12)  (686 220)  (686 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (36 12)  (690 220)  (690 220)  LC_6 Logic Functioning bit
 (37 12)  (691 220)  (691 220)  LC_6 Logic Functioning bit
 (38 12)  (692 220)  (692 220)  LC_6 Logic Functioning bit
 (41 12)  (695 220)  (695 220)  LC_6 Logic Functioning bit
 (42 12)  (696 220)  (696 220)  LC_6 Logic Functioning bit
 (43 12)  (697 220)  (697 220)  LC_6 Logic Functioning bit
 (50 12)  (704 220)  (704 220)  Cascade bit: LH_LC06_inmux02_5

 (1 13)  (655 221)  (655 221)  routing T_13_13.glb_netwk_6 <X> T_13_13.glb2local_3
 (26 13)  (680 221)  (680 221)  routing T_13_13.lc_trk_g2_2 <X> T_13_13.wire_logic_cluster/lc_6/in_0
 (28 13)  (682 221)  (682 221)  routing T_13_13.lc_trk_g2_2 <X> T_13_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 221)  (683 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (36 13)  (690 221)  (690 221)  LC_6 Logic Functioning bit
 (37 13)  (691 221)  (691 221)  LC_6 Logic Functioning bit
 (38 13)  (692 221)  (692 221)  LC_6 Logic Functioning bit
 (39 13)  (693 221)  (693 221)  LC_6 Logic Functioning bit
 (40 13)  (694 221)  (694 221)  LC_6 Logic Functioning bit
 (42 13)  (696 221)  (696 221)  LC_6 Logic Functioning bit
 (43 13)  (697 221)  (697 221)  LC_6 Logic Functioning bit
 (21 14)  (675 222)  (675 222)  routing T_13_13.rgt_op_7 <X> T_13_13.lc_trk_g3_7
 (22 14)  (676 222)  (676 222)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (678 222)  (678 222)  routing T_13_13.rgt_op_7 <X> T_13_13.lc_trk_g3_7
 (29 14)  (683 222)  (683 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (684 222)  (684 222)  routing T_13_13.lc_trk_g0_6 <X> T_13_13.wire_logic_cluster/lc_7/in_1
 (31 14)  (685 222)  (685 222)  routing T_13_13.lc_trk_g1_7 <X> T_13_13.wire_logic_cluster/lc_7/in_3
 (32 14)  (686 222)  (686 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (688 222)  (688 222)  routing T_13_13.lc_trk_g1_7 <X> T_13_13.wire_logic_cluster/lc_7/in_3
 (36 14)  (690 222)  (690 222)  LC_7 Logic Functioning bit
 (37 14)  (691 222)  (691 222)  LC_7 Logic Functioning bit
 (39 14)  (693 222)  (693 222)  LC_7 Logic Functioning bit
 (40 14)  (694 222)  (694 222)  LC_7 Logic Functioning bit
 (45 14)  (699 222)  (699 222)  LC_7 Logic Functioning bit
 (50 14)  (704 222)  (704 222)  Cascade bit: LH_LC07_inmux02_5

 (52 14)  (706 222)  (706 222)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (30 15)  (684 223)  (684 223)  routing T_13_13.lc_trk_g0_6 <X> T_13_13.wire_logic_cluster/lc_7/in_1
 (31 15)  (685 223)  (685 223)  routing T_13_13.lc_trk_g1_7 <X> T_13_13.wire_logic_cluster/lc_7/in_3
 (36 15)  (690 223)  (690 223)  LC_7 Logic Functioning bit
 (37 15)  (691 223)  (691 223)  LC_7 Logic Functioning bit
 (39 15)  (693 223)  (693 223)  LC_7 Logic Functioning bit
 (40 15)  (694 223)  (694 223)  LC_7 Logic Functioning bit


LogicTile_14_13

 (15 0)  (723 208)  (723 208)  routing T_14_13.lft_op_1 <X> T_14_13.lc_trk_g0_1
 (17 0)  (725 208)  (725 208)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (726 208)  (726 208)  routing T_14_13.lft_op_1 <X> T_14_13.lc_trk_g0_1
 (21 0)  (729 208)  (729 208)  routing T_14_13.lft_op_3 <X> T_14_13.lc_trk_g0_3
 (22 0)  (730 208)  (730 208)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (732 208)  (732 208)  routing T_14_13.lft_op_3 <X> T_14_13.lc_trk_g0_3
 (1 2)  (709 210)  (709 210)  routing T_14_13.glb_netwk_4 <X> T_14_13.wire_logic_cluster/lc_7/clk
 (2 2)  (710 210)  (710 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_4 wire_logic_cluster/lc_7/clk
 (15 2)  (723 210)  (723 210)  routing T_14_13.top_op_5 <X> T_14_13.lc_trk_g0_5
 (17 2)  (725 210)  (725 210)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (21 2)  (729 210)  (729 210)  routing T_14_13.lft_op_7 <X> T_14_13.lc_trk_g0_7
 (22 2)  (730 210)  (730 210)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (732 210)  (732 210)  routing T_14_13.lft_op_7 <X> T_14_13.lc_trk_g0_7
 (26 2)  (734 210)  (734 210)  routing T_14_13.lc_trk_g2_7 <X> T_14_13.wire_logic_cluster/lc_1/in_0
 (28 2)  (736 210)  (736 210)  routing T_14_13.lc_trk_g2_6 <X> T_14_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 210)  (737 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (738 210)  (738 210)  routing T_14_13.lc_trk_g2_6 <X> T_14_13.wire_logic_cluster/lc_1/in_1
 (32 2)  (740 210)  (740 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 210)  (741 210)  routing T_14_13.lc_trk_g3_3 <X> T_14_13.wire_logic_cluster/lc_1/in_3
 (34 2)  (742 210)  (742 210)  routing T_14_13.lc_trk_g3_3 <X> T_14_13.wire_logic_cluster/lc_1/in_3
 (36 2)  (744 210)  (744 210)  LC_1 Logic Functioning bit
 (37 2)  (745 210)  (745 210)  LC_1 Logic Functioning bit
 (38 2)  (746 210)  (746 210)  LC_1 Logic Functioning bit
 (39 2)  (747 210)  (747 210)  LC_1 Logic Functioning bit
 (41 2)  (749 210)  (749 210)  LC_1 Logic Functioning bit
 (43 2)  (751 210)  (751 210)  LC_1 Logic Functioning bit
 (18 3)  (726 211)  (726 211)  routing T_14_13.top_op_5 <X> T_14_13.lc_trk_g0_5
 (22 3)  (730 211)  (730 211)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (732 211)  (732 211)  routing T_14_13.top_op_6 <X> T_14_13.lc_trk_g0_6
 (25 3)  (733 211)  (733 211)  routing T_14_13.top_op_6 <X> T_14_13.lc_trk_g0_6
 (26 3)  (734 211)  (734 211)  routing T_14_13.lc_trk_g2_7 <X> T_14_13.wire_logic_cluster/lc_1/in_0
 (28 3)  (736 211)  (736 211)  routing T_14_13.lc_trk_g2_7 <X> T_14_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 211)  (737 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (738 211)  (738 211)  routing T_14_13.lc_trk_g2_6 <X> T_14_13.wire_logic_cluster/lc_1/in_1
 (31 3)  (739 211)  (739 211)  routing T_14_13.lc_trk_g3_3 <X> T_14_13.wire_logic_cluster/lc_1/in_3
 (36 3)  (744 211)  (744 211)  LC_1 Logic Functioning bit
 (37 3)  (745 211)  (745 211)  LC_1 Logic Functioning bit
 (38 3)  (746 211)  (746 211)  LC_1 Logic Functioning bit
 (39 3)  (747 211)  (747 211)  LC_1 Logic Functioning bit
 (40 3)  (748 211)  (748 211)  LC_1 Logic Functioning bit
 (41 3)  (749 211)  (749 211)  LC_1 Logic Functioning bit
 (42 3)  (750 211)  (750 211)  LC_1 Logic Functioning bit
 (43 3)  (751 211)  (751 211)  LC_1 Logic Functioning bit
 (15 4)  (723 212)  (723 212)  routing T_14_13.lft_op_1 <X> T_14_13.lc_trk_g1_1
 (17 4)  (725 212)  (725 212)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (726 212)  (726 212)  routing T_14_13.lft_op_1 <X> T_14_13.lc_trk_g1_1
 (22 4)  (730 212)  (730 212)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (732 212)  (732 212)  routing T_14_13.top_op_3 <X> T_14_13.lc_trk_g1_3
 (27 4)  (735 212)  (735 212)  routing T_14_13.lc_trk_g3_6 <X> T_14_13.wire_logic_cluster/lc_2/in_1
 (28 4)  (736 212)  (736 212)  routing T_14_13.lc_trk_g3_6 <X> T_14_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 212)  (737 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (738 212)  (738 212)  routing T_14_13.lc_trk_g3_6 <X> T_14_13.wire_logic_cluster/lc_2/in_1
 (31 4)  (739 212)  (739 212)  routing T_14_13.lc_trk_g0_5 <X> T_14_13.wire_logic_cluster/lc_2/in_3
 (32 4)  (740 212)  (740 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (36 4)  (744 212)  (744 212)  LC_2 Logic Functioning bit
 (38 4)  (746 212)  (746 212)  LC_2 Logic Functioning bit
 (43 4)  (751 212)  (751 212)  LC_2 Logic Functioning bit
 (50 4)  (758 212)  (758 212)  Cascade bit: LH_LC02_inmux02_5

 (21 5)  (729 213)  (729 213)  routing T_14_13.top_op_3 <X> T_14_13.lc_trk_g1_3
 (26 5)  (734 213)  (734 213)  routing T_14_13.lc_trk_g1_3 <X> T_14_13.wire_logic_cluster/lc_2/in_0
 (27 5)  (735 213)  (735 213)  routing T_14_13.lc_trk_g1_3 <X> T_14_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 213)  (737 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (738 213)  (738 213)  routing T_14_13.lc_trk_g3_6 <X> T_14_13.wire_logic_cluster/lc_2/in_1
 (36 5)  (744 213)  (744 213)  LC_2 Logic Functioning bit
 (40 5)  (748 213)  (748 213)  LC_2 Logic Functioning bit
 (43 5)  (751 213)  (751 213)  LC_2 Logic Functioning bit
 (17 6)  (725 214)  (725 214)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (726 214)  (726 214)  routing T_14_13.wire_logic_cluster/lc_5/out <X> T_14_13.lc_trk_g1_5
 (26 6)  (734 214)  (734 214)  routing T_14_13.lc_trk_g0_5 <X> T_14_13.wire_logic_cluster/lc_3/in_0
 (27 6)  (735 214)  (735 214)  routing T_14_13.lc_trk_g1_1 <X> T_14_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 214)  (737 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (739 214)  (739 214)  routing T_14_13.lc_trk_g1_5 <X> T_14_13.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 214)  (740 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (742 214)  (742 214)  routing T_14_13.lc_trk_g1_5 <X> T_14_13.wire_logic_cluster/lc_3/in_3
 (39 6)  (747 214)  (747 214)  LC_3 Logic Functioning bit
 (40 6)  (748 214)  (748 214)  LC_3 Logic Functioning bit
 (45 6)  (753 214)  (753 214)  LC_3 Logic Functioning bit
 (50 6)  (758 214)  (758 214)  Cascade bit: LH_LC03_inmux02_5

 (29 7)  (737 215)  (737 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (40 7)  (748 215)  (748 215)  LC_3 Logic Functioning bit
 (51 7)  (759 215)  (759 215)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (14 8)  (722 216)  (722 216)  routing T_14_13.rgt_op_0 <X> T_14_13.lc_trk_g2_0
 (17 8)  (725 216)  (725 216)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (726 216)  (726 216)  routing T_14_13.wire_logic_cluster/lc_1/out <X> T_14_13.lc_trk_g2_1
 (22 8)  (730 216)  (730 216)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (731 216)  (731 216)  routing T_14_13.sp4_v_t_30 <X> T_14_13.lc_trk_g2_3
 (24 8)  (732 216)  (732 216)  routing T_14_13.sp4_v_t_30 <X> T_14_13.lc_trk_g2_3
 (25 8)  (733 216)  (733 216)  routing T_14_13.bnl_op_2 <X> T_14_13.lc_trk_g2_2
 (29 8)  (737 216)  (737 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (739 216)  (739 216)  routing T_14_13.lc_trk_g0_7 <X> T_14_13.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 216)  (740 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (41 8)  (749 216)  (749 216)  LC_4 Logic Functioning bit
 (53 8)  (761 216)  (761 216)  Enable bit of Mux _out_links/OutMuxa_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_25
 (15 9)  (723 217)  (723 217)  routing T_14_13.rgt_op_0 <X> T_14_13.lc_trk_g2_0
 (17 9)  (725 217)  (725 217)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (22 9)  (730 217)  (730 217)  Enable bit of Mux _local_links/g2_mux_2 => bnl_op_2 lc_trk_g2_2
 (25 9)  (733 217)  (733 217)  routing T_14_13.bnl_op_2 <X> T_14_13.lc_trk_g2_2
 (30 9)  (738 217)  (738 217)  routing T_14_13.lc_trk_g0_3 <X> T_14_13.wire_logic_cluster/lc_4/in_1
 (31 9)  (739 217)  (739 217)  routing T_14_13.lc_trk_g0_7 <X> T_14_13.wire_logic_cluster/lc_4/in_3
 (32 9)  (740 217)  (740 217)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_2 input_2_4
 (33 9)  (741 217)  (741 217)  routing T_14_13.lc_trk_g2_2 <X> T_14_13.input_2_4
 (35 9)  (743 217)  (743 217)  routing T_14_13.lc_trk_g2_2 <X> T_14_13.input_2_4
 (41 9)  (749 217)  (749 217)  LC_4 Logic Functioning bit
 (16 10)  (724 218)  (724 218)  routing T_14_13.sp4_v_b_37 <X> T_14_13.lc_trk_g2_5
 (17 10)  (725 218)  (725 218)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (726 218)  (726 218)  routing T_14_13.sp4_v_b_37 <X> T_14_13.lc_trk_g2_5
 (21 10)  (729 218)  (729 218)  routing T_14_13.wire_logic_cluster/lc_7/out <X> T_14_13.lc_trk_g2_7
 (22 10)  (730 218)  (730 218)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (733 218)  (733 218)  routing T_14_13.sp4_v_b_38 <X> T_14_13.lc_trk_g2_6
 (28 10)  (736 218)  (736 218)  routing T_14_13.lc_trk_g2_0 <X> T_14_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 218)  (737 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (739 218)  (739 218)  routing T_14_13.lc_trk_g2_4 <X> T_14_13.wire_logic_cluster/lc_5/in_3
 (32 10)  (740 218)  (740 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (741 218)  (741 218)  routing T_14_13.lc_trk_g2_4 <X> T_14_13.wire_logic_cluster/lc_5/in_3
 (35 10)  (743 218)  (743 218)  routing T_14_13.lc_trk_g2_5 <X> T_14_13.input_2_5
 (36 10)  (744 218)  (744 218)  LC_5 Logic Functioning bit
 (14 11)  (722 219)  (722 219)  routing T_14_13.tnl_op_4 <X> T_14_13.lc_trk_g2_4
 (15 11)  (723 219)  (723 219)  routing T_14_13.tnl_op_4 <X> T_14_13.lc_trk_g2_4
 (17 11)  (725 219)  (725 219)  Enable bit of Mux _local_links/g2_mux_4 => tnl_op_4 lc_trk_g2_4
 (18 11)  (726 219)  (726 219)  routing T_14_13.sp4_v_b_37 <X> T_14_13.lc_trk_g2_5
 (22 11)  (730 219)  (730 219)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (731 219)  (731 219)  routing T_14_13.sp4_v_b_38 <X> T_14_13.lc_trk_g2_6
 (25 11)  (733 219)  (733 219)  routing T_14_13.sp4_v_b_38 <X> T_14_13.lc_trk_g2_6
 (26 11)  (734 219)  (734 219)  routing T_14_13.lc_trk_g2_3 <X> T_14_13.wire_logic_cluster/lc_5/in_0
 (28 11)  (736 219)  (736 219)  routing T_14_13.lc_trk_g2_3 <X> T_14_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 219)  (737 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (32 11)  (740 219)  (740 219)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (741 219)  (741 219)  routing T_14_13.lc_trk_g2_5 <X> T_14_13.input_2_5
 (36 11)  (744 219)  (744 219)  LC_5 Logic Functioning bit
 (37 11)  (745 219)  (745 219)  LC_5 Logic Functioning bit
 (22 12)  (730 220)  (730 220)  Enable bit of Mux _local_links/g3_mux_3 => tnl_op_3 lc_trk_g3_3
 (24 12)  (732 220)  (732 220)  routing T_14_13.tnl_op_3 <X> T_14_13.lc_trk_g3_3
 (26 12)  (734 220)  (734 220)  routing T_14_13.lc_trk_g0_6 <X> T_14_13.wire_logic_cluster/lc_6/in_0
 (29 12)  (737 220)  (737 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (740 220)  (740 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (741 220)  (741 220)  routing T_14_13.lc_trk_g2_1 <X> T_14_13.wire_logic_cluster/lc_6/in_3
 (36 12)  (744 220)  (744 220)  LC_6 Logic Functioning bit
 (37 12)  (745 220)  (745 220)  LC_6 Logic Functioning bit
 (38 12)  (746 220)  (746 220)  LC_6 Logic Functioning bit
 (41 12)  (749 220)  (749 220)  LC_6 Logic Functioning bit
 (42 12)  (750 220)  (750 220)  LC_6 Logic Functioning bit
 (43 12)  (751 220)  (751 220)  LC_6 Logic Functioning bit
 (50 12)  (758 220)  (758 220)  Cascade bit: LH_LC06_inmux02_5

 (21 13)  (729 221)  (729 221)  routing T_14_13.tnl_op_3 <X> T_14_13.lc_trk_g3_3
 (26 13)  (734 221)  (734 221)  routing T_14_13.lc_trk_g0_6 <X> T_14_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 221)  (737 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (36 13)  (744 221)  (744 221)  LC_6 Logic Functioning bit
 (37 13)  (745 221)  (745 221)  LC_6 Logic Functioning bit
 (38 13)  (746 221)  (746 221)  LC_6 Logic Functioning bit
 (40 13)  (748 221)  (748 221)  LC_6 Logic Functioning bit
 (41 13)  (749 221)  (749 221)  LC_6 Logic Functioning bit
 (42 13)  (750 221)  (750 221)  LC_6 Logic Functioning bit
 (43 13)  (751 221)  (751 221)  LC_6 Logic Functioning bit
 (25 14)  (733 222)  (733 222)  routing T_14_13.sp4_v_b_38 <X> T_14_13.lc_trk_g3_6
 (26 14)  (734 222)  (734 222)  routing T_14_13.lc_trk_g2_7 <X> T_14_13.wire_logic_cluster/lc_7/in_0
 (31 14)  (739 222)  (739 222)  routing T_14_13.lc_trk_g2_6 <X> T_14_13.wire_logic_cluster/lc_7/in_3
 (32 14)  (740 222)  (740 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (741 222)  (741 222)  routing T_14_13.lc_trk_g2_6 <X> T_14_13.wire_logic_cluster/lc_7/in_3
 (39 14)  (747 222)  (747 222)  LC_7 Logic Functioning bit
 (41 14)  (749 222)  (749 222)  LC_7 Logic Functioning bit
 (45 14)  (753 222)  (753 222)  LC_7 Logic Functioning bit
 (50 14)  (758 222)  (758 222)  Cascade bit: LH_LC07_inmux02_5

 (22 15)  (730 223)  (730 223)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (731 223)  (731 223)  routing T_14_13.sp4_v_b_38 <X> T_14_13.lc_trk_g3_6
 (25 15)  (733 223)  (733 223)  routing T_14_13.sp4_v_b_38 <X> T_14_13.lc_trk_g3_6
 (26 15)  (734 223)  (734 223)  routing T_14_13.lc_trk_g2_7 <X> T_14_13.wire_logic_cluster/lc_7/in_0
 (28 15)  (736 223)  (736 223)  routing T_14_13.lc_trk_g2_7 <X> T_14_13.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 223)  (737 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (739 223)  (739 223)  routing T_14_13.lc_trk_g2_6 <X> T_14_13.wire_logic_cluster/lc_7/in_3
 (38 15)  (746 223)  (746 223)  LC_7 Logic Functioning bit
 (40 15)  (748 223)  (748 223)  LC_7 Logic Functioning bit


LogicTile_15_13

 (14 0)  (776 208)  (776 208)  routing T_15_13.wire_logic_cluster/lc_0/out <X> T_15_13.lc_trk_g0_0
 (28 0)  (790 208)  (790 208)  routing T_15_13.lc_trk_g2_5 <X> T_15_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 208)  (791 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (792 208)  (792 208)  routing T_15_13.lc_trk_g2_5 <X> T_15_13.wire_logic_cluster/lc_0/in_1
 (31 0)  (793 208)  (793 208)  routing T_15_13.lc_trk_g0_5 <X> T_15_13.wire_logic_cluster/lc_0/in_3
 (32 0)  (794 208)  (794 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (37 0)  (799 208)  (799 208)  LC_0 Logic Functioning bit
 (39 0)  (801 208)  (801 208)  LC_0 Logic Functioning bit
 (41 0)  (803 208)  (803 208)  LC_0 Logic Functioning bit
 (43 0)  (805 208)  (805 208)  LC_0 Logic Functioning bit
 (45 0)  (807 208)  (807 208)  LC_0 Logic Functioning bit
 (17 1)  (779 209)  (779 209)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (29 1)  (791 209)  (791 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (37 1)  (799 209)  (799 209)  LC_0 Logic Functioning bit
 (39 1)  (801 209)  (801 209)  LC_0 Logic Functioning bit
 (40 1)  (802 209)  (802 209)  LC_0 Logic Functioning bit
 (42 1)  (804 209)  (804 209)  LC_0 Logic Functioning bit
 (1 2)  (763 210)  (763 210)  routing T_15_13.glb_netwk_4 <X> T_15_13.wire_logic_cluster/lc_7/clk
 (2 2)  (764 210)  (764 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_4 wire_logic_cluster/lc_7/clk
 (8 2)  (770 210)  (770 210)  routing T_15_13.sp4_v_t_36 <X> T_15_13.sp4_h_l_36
 (9 2)  (771 210)  (771 210)  routing T_15_13.sp4_v_t_36 <X> T_15_13.sp4_h_l_36
 (15 2)  (777 210)  (777 210)  routing T_15_13.lft_op_5 <X> T_15_13.lc_trk_g0_5
 (17 2)  (779 210)  (779 210)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (780 210)  (780 210)  routing T_15_13.lft_op_5 <X> T_15_13.lc_trk_g0_5
 (15 10)  (777 218)  (777 218)  routing T_15_13.tnl_op_5 <X> T_15_13.lc_trk_g2_5
 (17 10)  (779 218)  (779 218)  Enable bit of Mux _local_links/g2_mux_5 => tnl_op_5 lc_trk_g2_5
 (18 11)  (780 219)  (780 219)  routing T_15_13.tnl_op_5 <X> T_15_13.lc_trk_g2_5
 (0 14)  (762 222)  (762 222)  routing T_15_13.glb_netwk_6 <X> T_15_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 222)  (763 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (762 223)  (762 223)  routing T_15_13.glb_netwk_6 <X> T_15_13.wire_logic_cluster/lc_7/s_r


LogicTile_18_13

 (3 9)  (931 217)  (931 217)  routing T_18_13.sp12_h_l_22 <X> T_18_13.sp12_v_b_1


LogicTile_13_12

 (22 0)  (676 192)  (676 192)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_19 lc_trk_g0_3
 (23 0)  (677 192)  (677 192)  routing T_13_12.sp4_v_b_19 <X> T_13_12.lc_trk_g0_3
 (24 0)  (678 192)  (678 192)  routing T_13_12.sp4_v_b_19 <X> T_13_12.lc_trk_g0_3
 (1 2)  (655 194)  (655 194)  routing T_13_12.glb_netwk_4 <X> T_13_12.wire_logic_cluster/lc_7/clk
 (2 2)  (656 194)  (656 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_4 wire_logic_cluster/lc_7/clk
 (14 2)  (668 194)  (668 194)  routing T_13_12.wire_logic_cluster/lc_4/out <X> T_13_12.lc_trk_g0_4
 (22 2)  (676 194)  (676 194)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (678 194)  (678 194)  routing T_13_12.top_op_7 <X> T_13_12.lc_trk_g0_7
 (17 3)  (671 195)  (671 195)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (21 3)  (675 195)  (675 195)  routing T_13_12.top_op_7 <X> T_13_12.lc_trk_g0_7
 (22 3)  (676 195)  (676 195)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (678 195)  (678 195)  routing T_13_12.top_op_6 <X> T_13_12.lc_trk_g0_6
 (25 3)  (679 195)  (679 195)  routing T_13_12.top_op_6 <X> T_13_12.lc_trk_g0_6
 (22 4)  (676 196)  (676 196)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (678 196)  (678 196)  routing T_13_12.top_op_3 <X> T_13_12.lc_trk_g1_3
 (27 4)  (681 196)  (681 196)  routing T_13_12.lc_trk_g3_2 <X> T_13_12.wire_logic_cluster/lc_2/in_1
 (28 4)  (682 196)  (682 196)  routing T_13_12.lc_trk_g3_2 <X> T_13_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 196)  (683 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (685 196)  (685 196)  routing T_13_12.lc_trk_g1_4 <X> T_13_12.wire_logic_cluster/lc_2/in_3
 (32 4)  (686 196)  (686 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (688 196)  (688 196)  routing T_13_12.lc_trk_g1_4 <X> T_13_12.wire_logic_cluster/lc_2/in_3
 (35 4)  (689 196)  (689 196)  routing T_13_12.lc_trk_g0_6 <X> T_13_12.input_2_2
 (36 4)  (690 196)  (690 196)  LC_2 Logic Functioning bit
 (38 4)  (692 196)  (692 196)  LC_2 Logic Functioning bit
 (39 4)  (693 196)  (693 196)  LC_2 Logic Functioning bit
 (40 4)  (694 196)  (694 196)  LC_2 Logic Functioning bit
 (43 4)  (697 196)  (697 196)  LC_2 Logic Functioning bit
 (45 4)  (699 196)  (699 196)  LC_2 Logic Functioning bit
 (51 4)  (705 196)  (705 196)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (21 5)  (675 197)  (675 197)  routing T_13_12.top_op_3 <X> T_13_12.lc_trk_g1_3
 (28 5)  (682 197)  (682 197)  routing T_13_12.lc_trk_g2_0 <X> T_13_12.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 197)  (683 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (684 197)  (684 197)  routing T_13_12.lc_trk_g3_2 <X> T_13_12.wire_logic_cluster/lc_2/in_1
 (32 5)  (686 197)  (686 197)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_6 input_2_2
 (35 5)  (689 197)  (689 197)  routing T_13_12.lc_trk_g0_6 <X> T_13_12.input_2_2
 (36 5)  (690 197)  (690 197)  LC_2 Logic Functioning bit
 (38 5)  (692 197)  (692 197)  LC_2 Logic Functioning bit
 (39 5)  (693 197)  (693 197)  LC_2 Logic Functioning bit
 (41 5)  (695 197)  (695 197)  LC_2 Logic Functioning bit
 (43 5)  (697 197)  (697 197)  LC_2 Logic Functioning bit
 (17 6)  (671 198)  (671 198)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (672 198)  (672 198)  routing T_13_12.wire_logic_cluster/lc_5/out <X> T_13_12.lc_trk_g1_5
 (14 7)  (668 199)  (668 199)  routing T_13_12.top_op_4 <X> T_13_12.lc_trk_g1_4
 (15 7)  (669 199)  (669 199)  routing T_13_12.top_op_4 <X> T_13_12.lc_trk_g1_4
 (17 7)  (671 199)  (671 199)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (14 8)  (668 200)  (668 200)  routing T_13_12.sp4_v_t_21 <X> T_13_12.lc_trk_g2_0
 (27 8)  (681 200)  (681 200)  routing T_13_12.lc_trk_g3_2 <X> T_13_12.wire_logic_cluster/lc_4/in_1
 (28 8)  (682 200)  (682 200)  routing T_13_12.lc_trk_g3_2 <X> T_13_12.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 200)  (683 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (685 200)  (685 200)  routing T_13_12.lc_trk_g0_7 <X> T_13_12.wire_logic_cluster/lc_4/in_3
 (32 8)  (686 200)  (686 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (40 8)  (694 200)  (694 200)  LC_4 Logic Functioning bit
 (42 8)  (696 200)  (696 200)  LC_4 Logic Functioning bit
 (14 9)  (668 201)  (668 201)  routing T_13_12.sp4_v_t_21 <X> T_13_12.lc_trk_g2_0
 (16 9)  (670 201)  (670 201)  routing T_13_12.sp4_v_t_21 <X> T_13_12.lc_trk_g2_0
 (17 9)  (671 201)  (671 201)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (26 9)  (680 201)  (680 201)  routing T_13_12.lc_trk_g1_3 <X> T_13_12.wire_logic_cluster/lc_4/in_0
 (27 9)  (681 201)  (681 201)  routing T_13_12.lc_trk_g1_3 <X> T_13_12.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 201)  (683 201)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (684 201)  (684 201)  routing T_13_12.lc_trk_g3_2 <X> T_13_12.wire_logic_cluster/lc_4/in_1
 (31 9)  (685 201)  (685 201)  routing T_13_12.lc_trk_g0_7 <X> T_13_12.wire_logic_cluster/lc_4/in_3
 (25 10)  (679 202)  (679 202)  routing T_13_12.wire_logic_cluster/lc_6/out <X> T_13_12.lc_trk_g2_6
 (27 10)  (681 202)  (681 202)  routing T_13_12.lc_trk_g1_5 <X> T_13_12.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 202)  (683 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 202)  (684 202)  routing T_13_12.lc_trk_g1_5 <X> T_13_12.wire_logic_cluster/lc_5/in_1
 (31 10)  (685 202)  (685 202)  routing T_13_12.lc_trk_g2_6 <X> T_13_12.wire_logic_cluster/lc_5/in_3
 (32 10)  (686 202)  (686 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (687 202)  (687 202)  routing T_13_12.lc_trk_g2_6 <X> T_13_12.wire_logic_cluster/lc_5/in_3
 (41 10)  (695 202)  (695 202)  LC_5 Logic Functioning bit
 (43 10)  (697 202)  (697 202)  LC_5 Logic Functioning bit
 (45 10)  (699 202)  (699 202)  LC_5 Logic Functioning bit
 (48 10)  (702 202)  (702 202)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (50 10)  (704 202)  (704 202)  Cascade bit: LH_LC05_inmux02_5

 (52 10)  (706 202)  (706 202)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (22 11)  (676 203)  (676 203)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (680 203)  (680 203)  routing T_13_12.lc_trk_g0_3 <X> T_13_12.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 203)  (683 203)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (31 11)  (685 203)  (685 203)  routing T_13_12.lc_trk_g2_6 <X> T_13_12.wire_logic_cluster/lc_5/in_3
 (42 11)  (696 203)  (696 203)  LC_5 Logic Functioning bit
 (25 12)  (679 204)  (679 204)  routing T_13_12.wire_logic_cluster/lc_2/out <X> T_13_12.lc_trk_g3_2
 (27 12)  (681 204)  (681 204)  routing T_13_12.lc_trk_g3_2 <X> T_13_12.wire_logic_cluster/lc_6/in_1
 (28 12)  (682 204)  (682 204)  routing T_13_12.lc_trk_g3_2 <X> T_13_12.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 204)  (683 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (685 204)  (685 204)  routing T_13_12.lc_trk_g0_7 <X> T_13_12.wire_logic_cluster/lc_6/in_3
 (32 12)  (686 204)  (686 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (37 12)  (691 204)  (691 204)  LC_6 Logic Functioning bit
 (39 12)  (693 204)  (693 204)  LC_6 Logic Functioning bit
 (22 13)  (676 205)  (676 205)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (680 205)  (680 205)  routing T_13_12.lc_trk_g1_3 <X> T_13_12.wire_logic_cluster/lc_6/in_0
 (27 13)  (681 205)  (681 205)  routing T_13_12.lc_trk_g1_3 <X> T_13_12.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 205)  (683 205)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (684 205)  (684 205)  routing T_13_12.lc_trk_g3_2 <X> T_13_12.wire_logic_cluster/lc_6/in_1
 (31 13)  (685 205)  (685 205)  routing T_13_12.lc_trk_g0_7 <X> T_13_12.wire_logic_cluster/lc_6/in_3
 (21 14)  (675 206)  (675 206)  routing T_13_12.wire_logic_cluster/lc_7/out <X> T_13_12.lc_trk_g3_7
 (22 14)  (676 206)  (676 206)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (681 206)  (681 206)  routing T_13_12.lc_trk_g3_7 <X> T_13_12.wire_logic_cluster/lc_7/in_1
 (28 14)  (682 206)  (682 206)  routing T_13_12.lc_trk_g3_7 <X> T_13_12.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 206)  (683 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (684 206)  (684 206)  routing T_13_12.lc_trk_g3_7 <X> T_13_12.wire_logic_cluster/lc_7/in_1
 (31 14)  (685 206)  (685 206)  routing T_13_12.lc_trk_g0_4 <X> T_13_12.wire_logic_cluster/lc_7/in_3
 (32 14)  (686 206)  (686 206)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (41 14)  (695 206)  (695 206)  LC_7 Logic Functioning bit
 (43 14)  (697 206)  (697 206)  LC_7 Logic Functioning bit
 (45 14)  (699 206)  (699 206)  LC_7 Logic Functioning bit
 (47 14)  (701 206)  (701 206)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (50 14)  (704 206)  (704 206)  Cascade bit: LH_LC07_inmux02_5

 (26 15)  (680 207)  (680 207)  routing T_13_12.lc_trk_g0_3 <X> T_13_12.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 207)  (683 207)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (30 15)  (684 207)  (684 207)  routing T_13_12.lc_trk_g3_7 <X> T_13_12.wire_logic_cluster/lc_7/in_1
 (42 15)  (696 207)  (696 207)  LC_7 Logic Functioning bit


LogicTile_16_12

 (3 9)  (819 201)  (819 201)  routing T_16_12.sp12_h_l_22 <X> T_16_12.sp12_v_b_1


LogicTile_17_12

 (3 4)  (877 196)  (877 196)  routing T_17_12.sp12_v_t_23 <X> T_17_12.sp12_h_r_0


LogicTile_21_12

 (2 14)  (1092 206)  (1092 206)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10


LogicTile_24_12

 (8 5)  (1260 197)  (1260 197)  routing T_24_12.sp4_h_l_47 <X> T_24_12.sp4_v_b_4
 (9 5)  (1261 197)  (1261 197)  routing T_24_12.sp4_h_l_47 <X> T_24_12.sp4_v_b_4
 (10 5)  (1262 197)  (1262 197)  routing T_24_12.sp4_h_l_47 <X> T_24_12.sp4_v_b_4


LogicTile_29_12

 (3 1)  (1513 193)  (1513 193)  routing T_29_12.sp12_h_l_23 <X> T_29_12.sp12_v_b_0


LogicTile_7_11

 (3 4)  (345 180)  (345 180)  routing T_7_11.sp12_v_b_0 <X> T_7_11.sp12_h_r_0
 (3 5)  (345 181)  (345 181)  routing T_7_11.sp12_v_b_0 <X> T_7_11.sp12_h_r_0


LogicTile_16_11

 (3 6)  (819 182)  (819 182)  routing T_16_11.sp12_v_b_0 <X> T_16_11.sp12_v_t_23


LogicTile_19_11

 (3 5)  (985 181)  (985 181)  routing T_19_11.sp12_h_l_23 <X> T_19_11.sp12_h_r_0


LogicTile_31_11

 (3 7)  (1621 183)  (1621 183)  routing T_31_11.sp12_h_l_23 <X> T_31_11.sp12_v_t_23


LogicTile_12_10

 (3 0)  (603 160)  (603 160)  routing T_12_10.sp12_h_r_0 <X> T_12_10.sp12_v_b_0
 (3 1)  (603 161)  (603 161)  routing T_12_10.sp12_h_r_0 <X> T_12_10.sp12_v_b_0
 (36 8)  (636 168)  (636 168)  LC_4 Logic Functioning bit
 (37 8)  (637 168)  (637 168)  LC_4 Logic Functioning bit
 (38 8)  (638 168)  (638 168)  LC_4 Logic Functioning bit
 (39 8)  (639 168)  (639 168)  LC_4 Logic Functioning bit
 (40 8)  (640 168)  (640 168)  LC_4 Logic Functioning bit
 (41 8)  (641 168)  (641 168)  LC_4 Logic Functioning bit
 (42 8)  (642 168)  (642 168)  LC_4 Logic Functioning bit
 (43 8)  (643 168)  (643 168)  LC_4 Logic Functioning bit
 (47 8)  (647 168)  (647 168)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (36 9)  (636 169)  (636 169)  LC_4 Logic Functioning bit
 (37 9)  (637 169)  (637 169)  LC_4 Logic Functioning bit
 (38 9)  (638 169)  (638 169)  LC_4 Logic Functioning bit
 (39 9)  (639 169)  (639 169)  LC_4 Logic Functioning bit
 (40 9)  (640 169)  (640 169)  LC_4 Logic Functioning bit
 (41 9)  (641 169)  (641 169)  LC_4 Logic Functioning bit
 (42 9)  (642 169)  (642 169)  LC_4 Logic Functioning bit
 (43 9)  (643 169)  (643 169)  LC_4 Logic Functioning bit


LogicTile_22_10

 (2 12)  (1146 172)  (1146 172)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_24_10

 (3 1)  (1255 161)  (1255 161)  routing T_24_10.sp12_h_l_23 <X> T_24_10.sp12_v_b_0


RAM_Tile_25_10

 (8 8)  (1314 168)  (1314 168)  routing T_25_10.sp4_h_l_46 <X> T_25_10.sp4_h_r_7
 (10 8)  (1316 168)  (1316 168)  routing T_25_10.sp4_h_l_46 <X> T_25_10.sp4_h_r_7


LogicTile_29_10

 (10 0)  (1520 160)  (1520 160)  routing T_29_10.sp4_v_t_45 <X> T_29_10.sp4_h_r_1
 (8 1)  (1518 161)  (1518 161)  routing T_29_10.sp4_h_l_42 <X> T_29_10.sp4_v_b_1
 (9 1)  (1519 161)  (1519 161)  routing T_29_10.sp4_h_l_42 <X> T_29_10.sp4_v_b_1
 (10 1)  (1520 161)  (1520 161)  routing T_29_10.sp4_h_l_42 <X> T_29_10.sp4_v_b_1


IO_Tile_33_10

 (3 1)  (1729 161)  (1729 161)  IO control bit: IORIGHT_REN_1

 (12 10)  (1738 170)  (1738 170)  routing T_33_10.lc_trk_g1_4 <X> T_33_10.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1739 170)  (1739 170)  routing T_33_10.lc_trk_g1_4 <X> T_33_10.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 170)  (1742 170)  IOB_1 IO Functioning bit
 (13 11)  (1739 171)  (1739 171)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 12)  (1730 172)  (1730 172)  routing T_33_10.span4_horz_36 <X> T_33_10.lc_trk_g1_4
 (5 13)  (1731 173)  (1731 173)  routing T_33_10.span4_horz_36 <X> T_33_10.lc_trk_g1_4
 (6 13)  (1732 173)  (1732 173)  routing T_33_10.span4_horz_36 <X> T_33_10.lc_trk_g1_4
 (7 13)  (1733 173)  (1733 173)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_36 lc_trk_g1_4
 (17 13)  (1743 173)  (1743 173)  IOB_1 IO Functioning bit
 (16 14)  (1742 174)  (1742 174)  IOB_1 IO Functioning bit


IO_Tile_0_9



LogicTile_1_9



LogicTile_2_9



LogicTile_3_9



LogicTile_4_9



LogicTile_5_9



LogicTile_6_9



LogicTile_7_9



RAM_Tile_8_9



LogicTile_9_9



LogicTile_10_9



LogicTile_11_9

 (7 13)  (553 157)  (553 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (553 159)  (553 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_12_9

 (3 0)  (603 144)  (603 144)  routing T_12_9.sp12_v_t_23 <X> T_12_9.sp12_v_b_0
 (7 13)  (607 157)  (607 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (607 159)  (607 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_13_9

 (7 13)  (661 157)  (661 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (661 159)  (661 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_14_9

 (7 10)  (715 154)  (715 154)  Column buffer control bit: LH_colbuf_cntl_3

 (7 13)  (715 157)  (715 157)  Column buffer control bit: LH_colbuf_cntl_4



LogicTile_15_9

 (7 13)  (769 157)  (769 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (769 159)  (769 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_16_9



LogicTile_17_9



LogicTile_18_9



LogicTile_19_9



LogicTile_20_9



LogicTile_21_9



LogicTile_22_9



LogicTile_23_9



LogicTile_24_9



RAM_Tile_25_9



LogicTile_26_9



LogicTile_27_9



LogicTile_28_9



LogicTile_29_9



LogicTile_30_9



LogicTile_31_9



LogicTile_32_9



IO_Tile_33_9



IO_Tile_0_8



LogicTile_1_8



LogicTile_2_8



LogicTile_3_8



LogicTile_4_8



LogicTile_5_8



LogicTile_6_8

 (7 13)  (295 141)  (295 141)  Column buffer control bit: LH_colbuf_cntl_4



LogicTile_7_8



RAM_Tile_8_8



LogicTile_9_8



LogicTile_10_8



LogicTile_11_8



LogicTile_12_8



LogicTile_13_8

 (3 12)  (657 140)  (657 140)  routing T_13_8.sp12_v_t_22 <X> T_13_8.sp12_h_r_1


LogicTile_14_8



LogicTile_15_8



LogicTile_16_8



LogicTile_17_8



LogicTile_18_8



LogicTile_19_8



LogicTile_20_8



LogicTile_21_8



LogicTile_22_8



LogicTile_23_8



LogicTile_24_8

 (8 9)  (1260 137)  (1260 137)  routing T_24_8.sp4_v_t_41 <X> T_24_8.sp4_v_b_7
 (10 9)  (1262 137)  (1262 137)  routing T_24_8.sp4_v_t_41 <X> T_24_8.sp4_v_b_7


RAM_Tile_25_8

 (3 9)  (1309 137)  (1309 137)  routing T_25_8.sp12_h_l_22 <X> T_25_8.sp12_v_b_1


LogicTile_26_8



LogicTile_27_8



LogicTile_28_8



LogicTile_29_8



LogicTile_30_8



LogicTile_31_8



LogicTile_32_8



IO_Tile_33_8



LogicTile_6_7

 (17 3)  (305 115)  (305 115)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (1 6)  (289 118)  (289 118)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_4 glb2local_0
 (31 6)  (319 118)  (319 118)  routing T_6_7.lc_trk_g0_4 <X> T_6_7.wire_logic_cluster/lc_3/in_3
 (32 6)  (320 118)  (320 118)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (40 6)  (328 118)  (328 118)  LC_3 Logic Functioning bit
 (41 6)  (329 118)  (329 118)  LC_3 Logic Functioning bit
 (42 6)  (330 118)  (330 118)  LC_3 Logic Functioning bit
 (43 6)  (331 118)  (331 118)  LC_3 Logic Functioning bit
 (53 6)  (341 118)  (341 118)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (1 7)  (289 119)  (289 119)  routing T_6_7.glb_netwk_4 <X> T_6_7.glb2local_0
 (40 7)  (328 119)  (328 119)  LC_3 Logic Functioning bit
 (41 7)  (329 119)  (329 119)  LC_3 Logic Functioning bit
 (42 7)  (330 119)  (330 119)  LC_3 Logic Functioning bit
 (43 7)  (331 119)  (331 119)  LC_3 Logic Functioning bit


LogicTile_7_7

 (3 6)  (345 118)  (345 118)  routing T_7_7.sp12_v_b_0 <X> T_7_7.sp12_v_t_23


LogicTile_12_6

 (19 10)  (619 106)  (619 106)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23


LogicTile_29_6

 (9 0)  (1519 96)  (1519 96)  routing T_29_6.sp4_v_t_36 <X> T_29_6.sp4_h_r_1


IO_Tile_33_6

 (16 0)  (1742 96)  (1742 96)  IOB_0 IO Functioning bit
 (3 1)  (1729 97)  (1729 97)  IO control bit: IORIGHT_REN_1

 (17 3)  (1743 99)  (1743 99)  IOB_0 IO Functioning bit
 (16 4)  (1742 100)  (1742 100)  IOB_0 IO Functioning bit
 (2 6)  (1728 102)  (1728 102)  IO control bit: IORIGHT_REN_0

 (12 10)  (1738 106)  (1738 106)  routing T_33_6.lc_trk_g1_4 <X> T_33_6.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1739 106)  (1739 106)  routing T_33_6.lc_trk_g1_4 <X> T_33_6.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 106)  (1742 106)  IOB_1 IO Functioning bit
 (13 11)  (1739 107)  (1739 107)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 12)  (1730 108)  (1730 108)  routing T_33_6.span4_horz_36 <X> T_33_6.lc_trk_g1_4
 (5 13)  (1731 109)  (1731 109)  routing T_33_6.span4_horz_36 <X> T_33_6.lc_trk_g1_4
 (6 13)  (1732 109)  (1732 109)  routing T_33_6.span4_horz_36 <X> T_33_6.lc_trk_g1_4
 (7 13)  (1733 109)  (1733 109)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_36 lc_trk_g1_4
 (17 13)  (1743 109)  (1743 109)  IOB_1 IO Functioning bit
 (16 14)  (1742 110)  (1742 110)  IOB_1 IO Functioning bit


LogicTile_13_5

 (3 12)  (657 92)  (657 92)  routing T_13_5.sp12_v_t_22 <X> T_13_5.sp12_h_r_1


LogicTile_17_5

 (3 6)  (877 86)  (877 86)  routing T_17_5.sp12_v_b_0 <X> T_17_5.sp12_v_t_23


RAM_Tile_25_5

 (3 13)  (1309 93)  (1309 93)  routing T_25_5.sp12_h_l_22 <X> T_25_5.sp12_h_r_1


LogicTile_29_5

 (19 6)  (1529 86)  (1529 86)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19


LogicTile_32_5

 (2 6)  (1674 86)  (1674 86)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19


IO_Tile_33_5

 (16 0)  (1742 80)  (1742 80)  IOB_0 IO Functioning bit
 (3 1)  (1729 81)  (1729 81)  IO control bit: IORIGHT_REN_1

 (17 3)  (1743 83)  (1743 83)  IOB_0 IO Functioning bit
 (16 4)  (1742 84)  (1742 84)  IOB_0 IO Functioning bit
 (2 6)  (1728 86)  (1728 86)  IO control bit: IORIGHT_REN_0

 (16 10)  (1742 90)  (1742 90)  IOB_1 IO Functioning bit
 (13 13)  (1739 93)  (1739 93)  routing T_33_5.span4_horz_19 <X> T_33_5.span4_vert_b_3
 (14 13)  (1740 93)  (1740 93)  routing T_33_5.span4_horz_19 <X> T_33_5.span4_vert_b_3
 (17 13)  (1743 93)  (1743 93)  IOB_1 IO Functioning bit
 (16 14)  (1742 94)  (1742 94)  IOB_1 IO Functioning bit


LogicTile_7_4

 (4 8)  (346 72)  (346 72)  routing T_7_4.sp4_v_t_47 <X> T_7_4.sp4_v_b_6
 (6 8)  (348 72)  (348 72)  routing T_7_4.sp4_v_t_47 <X> T_7_4.sp4_v_b_6


LogicTile_24_4

 (9 9)  (1261 73)  (1261 73)  routing T_24_4.sp4_v_t_42 <X> T_24_4.sp4_v_b_7


LogicTile_29_4

 (19 10)  (1529 74)  (1529 74)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23


IO_Tile_33_4

 (16 0)  (1742 64)  (1742 64)  IOB_0 IO Functioning bit
 (3 1)  (1729 65)  (1729 65)  IO control bit: IORIGHT_REN_1

 (17 3)  (1743 67)  (1743 67)  IOB_0 IO Functioning bit
 (12 4)  (1738 68)  (1738 68)  routing T_33_4.lc_trk_g1_7 <X> T_33_4.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1739 68)  (1739 68)  routing T_33_4.lc_trk_g1_7 <X> T_33_4.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 68)  (1742 68)  IOB_0 IO Functioning bit
 (12 5)  (1738 69)  (1738 69)  routing T_33_4.lc_trk_g1_7 <X> T_33_4.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 69)  (1739 69)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 70)  (1728 70)  IO control bit: IORIGHT_REN_0

 (16 10)  (1742 74)  (1742 74)  IOB_1 IO Functioning bit
 (17 13)  (1743 77)  (1743 77)  IOB_1 IO Functioning bit
 (5 14)  (1731 78)  (1731 78)  routing T_33_4.span4_vert_b_7 <X> T_33_4.lc_trk_g1_7
 (7 14)  (1733 78)  (1733 78)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_b_7 lc_trk_g1_7
 (16 14)  (1742 78)  (1742 78)  IOB_1 IO Functioning bit
 (8 15)  (1734 79)  (1734 79)  routing T_33_4.span4_vert_b_7 <X> T_33_4.lc_trk_g1_7


LogicTile_12_3

 (8 1)  (608 49)  (608 49)  routing T_12_3.sp4_v_t_47 <X> T_12_3.sp4_v_b_1
 (10 1)  (610 49)  (610 49)  routing T_12_3.sp4_v_t_47 <X> T_12_3.sp4_v_b_1
 (19 6)  (619 54)  (619 54)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19


LogicTile_24_3

 (19 6)  (1271 54)  (1271 54)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19


IO_Tile_33_3

 (3 1)  (1729 49)  (1729 49)  IO control bit: IORIGHT_REN_1

 (16 10)  (1742 58)  (1742 58)  IOB_1 IO Functioning bit
 (17 13)  (1743 61)  (1743 61)  IOB_1 IO Functioning bit
 (16 14)  (1742 62)  (1742 62)  IOB_1 IO Functioning bit


LogicTile_13_2

 (3 4)  (657 36)  (657 36)  routing T_13_2.sp12_v_t_23 <X> T_13_2.sp12_h_r_0


LogicTile_21_2

 (2 8)  (1092 40)  (1092 40)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_24_2

 (4 12)  (1256 44)  (1256 44)  routing T_24_2.sp4_h_l_44 <X> T_24_2.sp4_v_b_9
 (5 13)  (1257 45)  (1257 45)  routing T_24_2.sp4_h_l_44 <X> T_24_2.sp4_v_b_9


RAM_Tile_25_2

 (3 1)  (1309 33)  (1309 33)  routing T_25_2.sp12_h_l_23 <X> T_25_2.sp12_v_b_0
 (19 7)  (1325 39)  (1325 39)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_t_7


LogicTile_29_2

 (13 13)  (1523 45)  (1523 45)  routing T_29_2.sp4_v_t_43 <X> T_29_2.sp4_h_r_11


IO_Tile_33_2

 (16 0)  (1742 32)  (1742 32)  IOB_0 IO Functioning bit
 (3 1)  (1729 33)  (1729 33)  IO control bit: BIORIGHT_REN_1

 (17 3)  (1743 35)  (1743 35)  IOB_0 IO Functioning bit
 (13 4)  (1739 36)  (1739 36)  routing T_33_2.lc_trk_g0_6 <X> T_33_2.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 36)  (1742 36)  IOB_0 IO Functioning bit
 (12 5)  (1738 37)  (1738 37)  routing T_33_2.lc_trk_g0_6 <X> T_33_2.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 37)  (1739 37)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_6 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 38)  (1728 38)  IO control bit: BIORIGHT_REN_0

 (4 6)  (1730 38)  (1730 38)  routing T_33_2.span4_horz_46 <X> T_33_2.lc_trk_g0_6
 (4 7)  (1730 39)  (1730 39)  routing T_33_2.span4_horz_46 <X> T_33_2.lc_trk_g0_6
 (5 7)  (1731 39)  (1731 39)  routing T_33_2.span4_horz_46 <X> T_33_2.lc_trk_g0_6
 (6 7)  (1732 39)  (1732 39)  routing T_33_2.span4_horz_46 <X> T_33_2.lc_trk_g0_6
 (7 7)  (1733 39)  (1733 39)  Enable bit of Mux _local_links/g0_mux_6 => span4_horz_46 lc_trk_g0_6
 (16 10)  (1742 42)  (1742 42)  IOB_1 IO Functioning bit
 (17 13)  (1743 45)  (1743 45)  IOB_1 IO Functioning bit
 (16 14)  (1742 46)  (1742 46)  IOB_1 IO Functioning bit


LogicTile_18_1

 (3 12)  (931 28)  (931 28)  routing T_18_1.sp12_v_t_22 <X> T_18_1.sp12_h_r_1


LogicTile_29_1

 (9 12)  (1519 28)  (1519 28)  routing T_29_1.sp4_v_t_47 <X> T_29_1.sp4_h_r_10


LogicTile_30_1

 (3 13)  (1567 29)  (1567 29)  routing T_30_1.sp12_h_l_22 <X> T_30_1.sp12_h_r_1


IO_Tile_33_1

 (16 0)  (1742 16)  (1742 16)  IOB_0 IO Functioning bit
 (3 1)  (1729 17)  (1729 17)  IO control bit: BIORIGHT_REN_1

 (17 3)  (1743 19)  (1743 19)  IOB_0 IO Functioning bit
 (12 4)  (1738 20)  (1738 20)  routing T_33_1.lc_trk_g1_5 <X> T_33_1.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1739 20)  (1739 20)  routing T_33_1.lc_trk_g1_5 <X> T_33_1.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 20)  (1742 20)  IOB_0 IO Functioning bit
 (13 5)  (1739 21)  (1739 21)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 22)  (1728 22)  IO control bit: BIORIGHT_REN_0

 (5 6)  (1731 22)  (1731 22)  routing T_33_1.span4_horz_47 <X> T_33_1.lc_trk_g0_7
 (6 6)  (1732 22)  (1732 22)  routing T_33_1.span4_horz_47 <X> T_33_1.lc_trk_g0_7
 (7 6)  (1733 22)  (1733 22)  Enable bit of Mux _local_links/g0_mux_7 => span4_horz_47 lc_trk_g0_7
 (8 6)  (1734 22)  (1734 22)  routing T_33_1.span4_horz_47 <X> T_33_1.lc_trk_g0_7
 (8 7)  (1734 23)  (1734 23)  routing T_33_1.span4_horz_47 <X> T_33_1.lc_trk_g0_7
 (13 10)  (1739 26)  (1739 26)  routing T_33_1.lc_trk_g0_7 <X> T_33_1.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 26)  (1742 26)  IOB_1 IO Functioning bit
 (12 11)  (1738 27)  (1738 27)  routing T_33_1.lc_trk_g0_7 <X> T_33_1.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 27)  (1739 27)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (5 12)  (1731 28)  (1731 28)  routing T_33_1.span12_horz_5 <X> T_33_1.lc_trk_g1_5
 (7 12)  (1733 28)  (1733 28)  Enable bit of Mux _local_links/g1_mux_5 => span12_horz_5 lc_trk_g1_5
 (8 12)  (1734 28)  (1734 28)  routing T_33_1.span12_horz_5 <X> T_33_1.lc_trk_g1_5
 (8 13)  (1734 29)  (1734 29)  routing T_33_1.span12_horz_5 <X> T_33_1.lc_trk_g1_5
 (17 13)  (1743 29)  (1743 29)  IOB_1 IO Functioning bit
 (16 14)  (1742 30)  (1742 30)  IOB_1 IO Functioning bit


IO_Tile_4_0

 (3 1)  (207 14)  (207 14)  IO control bit: IODOWN_REN_1

 (5 6)  (197 8)  (197 8)  routing T_4_0.span4_horz_r_7 <X> T_4_0.lc_trk_g0_7
 (7 6)  (199 8)  (199 8)  Enable bit of Mux _local_links/g0_mux_7 => span4_horz_r_7 lc_trk_g0_7
 (8 7)  (200 9)  (200 9)  routing T_4_0.span4_horz_r_7 <X> T_4_0.lc_trk_g0_7
 (13 10)  (215 4)  (215 4)  routing T_4_0.lc_trk_g0_7 <X> T_4_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (184 4)  (184 4)  IOB_1 IO Functioning bit
 (12 11)  (214 5)  (214 5)  routing T_4_0.lc_trk_g0_7 <X> T_4_0.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (215 5)  (215 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (185 2)  (185 2)  IOB_1 IO Functioning bit
 (16 14)  (184 0)  (184 0)  IOB_1 IO Functioning bit


IO_Tile_7_0

 (3 1)  (369 14)  (369 14)  IO control bit: BIODOWN_REN_1

 (3 6)  (369 8)  (369 8)  IO control bit: BIODOWN_IE_1

 (16 8)  (346 7)  (346 7)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (17 9)  (347 6)  (347 6)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (1 11)  (367 5)  (367 5)  Enable bit of Mux _out_links/OutMux6_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_r_2
 (12 12)  (376 3)  (376 3)  routing T_7_0.span4_vert_43 <X> T_7_0.span4_horz_l_15
 (17 13)  (347 2)  (347 2)  IOB_1 IO Functioning bit


IO_Tile_8_0

 (16 0)  (400 15)  (400 15)  IOB_0 IO Functioning bit
 (17 3)  (401 13)  (401 13)  IOB_0 IO Functioning bit
 (12 4)  (430 11)  (430 11)  routing T_8_0.lc_trk_g1_3 <X> T_8_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (400 11)  (400 11)  IOB_0 IO Functioning bit
 (12 5)  (430 10)  (430 10)  routing T_8_0.lc_trk_g1_3 <X> T_8_0.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (431 10)  (431 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (422 8)  (422 8)  IO control bit: BIODOWN_REN_0

 (5 10)  (413 4)  (413 4)  routing T_8_0.span4_horz_r_3 <X> T_8_0.lc_trk_g1_3
 (7 10)  (415 4)  (415 4)  Enable bit of Mux _local_links/g1_mux_3 => span4_horz_r_3 lc_trk_g1_3
 (8 11)  (416 5)  (416 5)  routing T_8_0.span4_horz_r_3 <X> T_8_0.lc_trk_g1_3


IO_Tile_11_0

 (14 7)  (582 9)  (582 9)  routing T_11_0.span4_horz_l_14 <X> T_11_0.span4_horz_r_2


IO_Tile_12_0

 (16 0)  (604 15)  (604 15)  IOB_0 IO Functioning bit
 (3 1)  (627 14)  (627 14)  IO control bit: BIODOWN_REN_1

 (13 1)  (635 14)  (635 14)  routing T_12_0.span4_vert_25 <X> T_12_0.span4_horz_r_0
 (17 3)  (605 13)  (605 13)  IOB_0 IO Functioning bit
 (13 4)  (635 11)  (635 11)  routing T_12_0.lc_trk_g0_6 <X> T_12_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (604 11)  (604 11)  IOB_0 IO Functioning bit
 (12 5)  (634 10)  (634 10)  routing T_12_0.lc_trk_g0_6 <X> T_12_0.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (635 10)  (635 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_6 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (626 8)  (626 8)  IO control bit: BIODOWN_REN_0

 (4 7)  (616 9)  (616 9)  routing T_12_0.span4_horz_r_6 <X> T_12_0.lc_trk_g0_6
 (5 7)  (617 9)  (617 9)  routing T_12_0.span4_horz_r_6 <X> T_12_0.lc_trk_g0_6
 (7 7)  (619 9)  (619 9)  Enable bit of Mux _local_links/g0_mux_6 => span4_horz_r_6 lc_trk_g0_6
 (4 9)  (616 6)  (616 6)  routing T_12_0.span12_vert_16 <X> T_12_0.lc_trk_g1_0
 (6 9)  (618 6)  (618 6)  routing T_12_0.span12_vert_16 <X> T_12_0.lc_trk_g1_0
 (7 9)  (619 6)  (619 6)  Enable bit of Mux _local_links/g1_mux_0 => span12_vert_16 lc_trk_g1_0
 (12 10)  (634 4)  (634 4)  routing T_12_0.lc_trk_g1_0 <X> T_12_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (604 4)  (604 4)  IOB_1 IO Functioning bit
 (13 11)  (635 5)  (635 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (12 12)  (634 3)  (634 3)  routing T_12_0.span4_vert_43 <X> T_12_0.span4_horz_l_15
 (17 13)  (605 2)  (605 2)  IOB_1 IO Functioning bit
 (16 14)  (604 0)  (604 0)  IOB_1 IO Functioning bit


IO_Tile_13_0

 (15 4)  (691 11)  (691 11)  Enable bit of Mux _fablink/Mux => lc_trk_g1_4 fabout
 (14 5)  (690 10)  (690 10)  routing T_13_0.lc_trk_g1_4 <X> T_13_0.fabout
 (15 5)  (691 10)  (691 10)  routing T_13_0.lc_trk_g1_4 <X> T_13_0.fabout
 (4 13)  (670 2)  (670 2)  routing T_13_0.span4_horz_r_4 <X> T_13_0.lc_trk_g1_4
 (5 13)  (671 2)  (671 2)  routing T_13_0.span4_horz_r_4 <X> T_13_0.lc_trk_g1_4
 (7 13)  (673 2)  (673 2)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_r_4 lc_trk_g1_4


IO_Tile_14_0

 (3 2)  (735 12)  (735 12)  PLL config bit: CLOCK_T_14_0_IODOWN_cf_bit_5



IO_Tile_15_0

 (3 1)  (789 14)  (789 14)  IO control bit: IODOWN_REN_1

 (2 2)  (788 12)  (788 12)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_4

 (3 3)  (789 13)  (789 13)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_3

 (2 4)  (788 11)  (788 11)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_7

 (3 5)  (789 10)  (789 10)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_6

 (16 10)  (766 4)  (766 4)  IOB_1 IO Functioning bit
 (17 13)  (767 2)  (767 2)  IOB_1 IO Functioning bit
 (16 14)  (766 0)  (766 0)  IOB_1 IO Functioning bit


IO_Tile_16_0

 (3 0)  (843 15)  (843 15)  PLL config bit: CLOCK_T_16_0_IODOWN_cf_bit_2

 (16 0)  (820 15)  (820 15)  IOB_0 IO Functioning bit
 (3 1)  (843 14)  (843 14)  IO control bit: GIODOWN1_REN_1

 (3 2)  (843 12)  (843 12)  PLL config bit: CLOCK_T_16_0_IODOWN_cf_bit_5

 (17 3)  (821 13)  (821 13)  IOB_0 IO Functioning bit
 (13 4)  (851 11)  (851 11)  routing T_16_0.lc_trk_g0_6 <X> T_16_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (820 11)  (820 11)  IOB_0 IO Functioning bit
 (12 5)  (850 10)  (850 10)  routing T_16_0.lc_trk_g0_6 <X> T_16_0.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (851 10)  (851 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_6 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (842 8)  (842 8)  IO control bit: GIODOWN1_REN_0

 (4 7)  (832 9)  (832 9)  routing T_16_0.span12_vert_22 <X> T_16_0.lc_trk_g0_6
 (6 7)  (834 9)  (834 9)  routing T_16_0.span12_vert_22 <X> T_16_0.lc_trk_g0_6
 (7 7)  (835 9)  (835 9)  Enable bit of Mux _local_links/g0_mux_6 => span12_vert_22 lc_trk_g0_6
 (16 8)  (820 7)  (820 7)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (16 10)  (820 4)  (820 4)  IOB_1 IO Functioning bit
 (17 13)  (821 2)  (821 2)  IOB_1 IO Functioning bit
 (16 14)  (820 0)  (820 0)  IOB_1 IO Functioning bit


IO_Tile_17_0

 (16 0)  (878 15)  (878 15)  IOB_0 IO Functioning bit
 (17 2)  (879 12)  (879 12)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_8
 (17 3)  (879 13)  (879 13)  IOB_0 IO Functioning bit
 (16 4)  (878 11)  (878 11)  IOB_0 IO Functioning bit
 (2 6)  (900 8)  (900 8)  IO control bit: GIODOWN0_REN_0



IO_Tile_18_0

 (2 0)  (954 15)  (954 15)  PLL config bit: CLOCK_T_18_0_IODOWN_cf_bit_1

 (3 3)  (955 13)  (955 13)  PLL config bit: CLOCK_T_18_0_IODOWN_cf_bit_3



IO_Tile_20_0

 (5 2)  (1053 12)  (1053 12)  routing T_20_0.span4_horz_r_3 <X> T_20_0.lc_trk_g0_3
 (7 2)  (1055 12)  (1055 12)  Enable bit of Mux _local_links/g0_mux_3 => span4_horz_r_3 lc_trk_g0_3
 (8 3)  (1056 13)  (1056 13)  routing T_20_0.span4_horz_r_3 <X> T_20_0.lc_trk_g0_3
 (14 4)  (1072 11)  (1072 11)  routing T_20_0.lc_trk_g0_3 <X> T_20_0.fabout
 (15 4)  (1073 11)  (1073 11)  Enable bit of Mux _fablink/Mux => lc_trk_g0_3 fabout


IO_Tile_22_0

 (3 1)  (1171 14)  (1171 14)  IO control bit: BIODOWN_REN_1

 (16 10)  (1148 4)  (1148 4)  IOB_1 IO Functioning bit
 (17 13)  (1149 2)  (1149 2)  IOB_1 IO Functioning bit
 (16 14)  (1148 0)  (1148 0)  IOB_1 IO Functioning bit


IO_Tile_24_0

 (16 0)  (1256 15)  (1256 15)  IOB_0 IO Functioning bit
 (3 1)  (1279 14)  (1279 14)  IO control bit: IODOWN_REN_1

 (4 2)  (1268 12)  (1268 12)  routing T_24_0.span4_vert_42 <X> T_24_0.lc_trk_g0_2
 (4 3)  (1268 13)  (1268 13)  routing T_24_0.span4_vert_42 <X> T_24_0.lc_trk_g0_2
 (5 3)  (1269 13)  (1269 13)  routing T_24_0.span4_vert_42 <X> T_24_0.lc_trk_g0_2
 (6 3)  (1270 13)  (1270 13)  routing T_24_0.span4_vert_42 <X> T_24_0.lc_trk_g0_2
 (7 3)  (1271 13)  (1271 13)  Enable bit of Mux _local_links/g0_mux_2 => span4_vert_42 lc_trk_g0_2
 (17 3)  (1257 13)  (1257 13)  IOB_0 IO Functioning bit
 (16 4)  (1256 11)  (1256 11)  IOB_0 IO Functioning bit
 (12 5)  (1286 10)  (1286 10)  routing T_24_0.lc_trk_g0_2 <X> T_24_0.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1287 10)  (1287 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1278 8)  (1278 8)  IO control bit: IODOWN_REN_0

 (12 10)  (1286 4)  (1286 4)  routing T_24_0.lc_trk_g1_4 <X> T_24_0.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1287 4)  (1287 4)  routing T_24_0.lc_trk_g1_4 <X> T_24_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1256 4)  (1256 4)  IOB_1 IO Functioning bit
 (13 11)  (1287 5)  (1287 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (12 12)  (1286 3)  (1286 3)  routing T_24_0.span4_vert_43 <X> T_24_0.span4_horz_l_15
 (5 13)  (1269 2)  (1269 2)  routing T_24_0.span4_vert_20 <X> T_24_0.lc_trk_g1_4
 (6 13)  (1270 2)  (1270 2)  routing T_24_0.span4_vert_20 <X> T_24_0.lc_trk_g1_4
 (7 13)  (1271 2)  (1271 2)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_20 lc_trk_g1_4
 (17 13)  (1257 2)  (1257 2)  IOB_1 IO Functioning bit
 (16 14)  (1256 0)  (1256 0)  IOB_1 IO Functioning bit


IO_Tile_25_0

 (16 0)  (1310 15)  (1310 15)  IOB_0 IO Functioning bit
 (13 3)  (1341 13)  (1341 13)  routing T_25_0.span4_vert_31 <X> T_25_0.span4_horz_r_1
 (17 3)  (1311 13)  (1311 13)  IOB_0 IO Functioning bit
 (12 4)  (1340 11)  (1340 11)  routing T_25_0.lc_trk_g1_3 <X> T_25_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1310 11)  (1310 11)  IOB_0 IO Functioning bit
 (12 5)  (1340 10)  (1340 10)  routing T_25_0.lc_trk_g1_3 <X> T_25_0.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1341 10)  (1341 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1332 8)  (1332 8)  IO control bit: IODOWN_REN_0

 (5 10)  (1323 4)  (1323 4)  routing T_25_0.span12_vert_3 <X> T_25_0.lc_trk_g1_3
 (7 10)  (1325 4)  (1325 4)  Enable bit of Mux _local_links/g1_mux_3 => span12_vert_3 lc_trk_g1_3
 (8 10)  (1326 4)  (1326 4)  routing T_25_0.span12_vert_3 <X> T_25_0.lc_trk_g1_3
 (8 11)  (1326 5)  (1326 5)  routing T_25_0.span12_vert_3 <X> T_25_0.lc_trk_g1_3


IO_Tile_28_0

 (16 0)  (1460 15)  (1460 15)  IOB_0 IO Functioning bit
 (17 3)  (1461 13)  (1461 13)  IOB_0 IO Functioning bit
 (12 4)  (1490 11)  (1490 11)  routing T_28_0.lc_trk_g1_5 <X> T_28_0.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1491 11)  (1491 11)  routing T_28_0.lc_trk_g1_5 <X> T_28_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1460 11)  (1460 11)  IOB_0 IO Functioning bit
 (13 5)  (1491 10)  (1491 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1482 8)  (1482 8)  IO control bit: IODOWN_REN_0

 (5 12)  (1473 3)  (1473 3)  routing T_28_0.span4_horz_r_13 <X> T_28_0.lc_trk_g1_5
 (7 12)  (1475 3)  (1475 3)  Enable bit of Mux _local_links/g1_mux_5 => span4_horz_r_13 lc_trk_g1_5
 (8 12)  (1476 3)  (1476 3)  routing T_28_0.span4_horz_r_13 <X> T_28_0.lc_trk_g1_5

