# **12.2 Handling System Interrupts (`ebreak`, `csrr`) in RISC-V**

### **📌 What Are System Interrupts?**

System interrupts are **special CPU events** that temporarily stop execution to handle **exceptions, debugging, or system-level control**. In RISC-V, these include:

- **Breakpoints (`ebreak`)** → Used for debugging.
- **Control and Status Registers (`csrr`)** → Used to manage privileged system operations.

📌 **Key Takeaways:**  
✔ **Interrupts allow external events to control execution.**  
✔ **Breakpoints (`ebreak`) help with debugging.**  
✔ **Control Status Registers (`csrr`) manage system behavior.**

---

## **1️⃣ Using `ebreak` for Debugging**

### **📌 What Does `ebreak` Do?**

- **`ebreak` triggers a software breakpoint** that halts execution in a debugger.
- When used inside a debugger (like GDB), it allows **pausing execution and inspecting registers/memory**.

📌 **RISC-V Assembly Example (`ebreak` for Debugging)**

```assembly
.global _start

_start:
    li a0, 42    # Load test value
    ebreak       # Trigger breakpoint
    li a1, 99    # This will execute after resuming in debugger

    li a7, 93    # Exit syscall
    ecall
```

✅ **How It Works:**

1. `li a0, 42` → Load test value.
2. `ebreak` **halts execution for debugging**.
3. **Resuming execution** allows `li a1, 99` to execute.

📌 **How to Use It in GDB**

4. **Compile and run the program in a debugger (`gdb`)**:
    
    ```
    riscv64-unknown-elf-gdb a.out
    ```
    
5. **Run the program in the debugger**:
    
    ```
    (gdb) target sim
    (gdb) load
    (gdb) run
    ```
    
6. **When `ebreak` is hit, check registers**:
    
    ```
    (gdb) info registers
    ```
    
7. **Resume execution**:
    
    ```
    (gdb) continue
    ```
    

📌 **Key Takeaway:**  
✔ **`ebreak` is useful for setting breakpoints during debugging.**

---

## **2️⃣ Using `csrr` to Read System Registers**

### **📌 What Are Control and Status Registers (CSRs)?**

- CSRs store **system-level configuration and status**.
- They are used to **read/write privileged system information**.
- Common CSRs include:
    - **`mstatus` (Machine Status Register)**
    - **`mtvec` (Machine Trap-Vector Base Address Register)**
    - **`mepc` (Machine Exception Program Counter)**

📌 **RISC-V Assembly Example (`csrr` to Read System Status)**

```assembly
.global _start

_start:
    csrr a0, mstatus  # Read machine status register
    csrr a1, mtvec    # Read exception vector register

    li a7, 93         # Exit syscall
    ecall
```

✅ **How It Works:**

8. `csrr a0, mstatus` → **Reads CPU status register into `a0`**.
9. `csrr a1, mtvec` → **Reads exception vector register into `a1`**.

📌 **Key Takeaway:**  
✔ **Use `csrr` to retrieve system-level status for privileged operations.**

---

## **3️⃣ Writing to System Registers Using `csrw`**

### **📌 What Does `csrw` Do?**

- **`csrw` writes a value to a control register.**
- Used for **modifying system behavior** (e.g., setting trap handlers).

📌 **Example: Modifying `mstatus` Using `csrw`**

```assembly
.global _start

_start:
    li a0, 0x8       # Load example value
    csrw mstatus, a0 # Write to machine status register

    li a7, 93        # Exit syscall
    ecall
```

✅ **How It Works:**

10. `li a0, 0x8` → Load a **sample value**.
11. `csrw mstatus, a0` → **Modify the system register `mstatus`**.

📌 **Key Takeaway:**  
✔ **Use `csrw` to configure system-level settings dynamically.**

---

## **4️⃣ Summary: Handling System Interrupts (`ebreak`, `csrr`)**

|**Instruction**|**Purpose**|**Usage**|
|---|---|---|
|**`ebreak`**|Triggers a breakpoint|Debugging|
|**`csrr rd, csr`**|Reads system register|Retrieves privileged system information|
|**`csrw csr, rs1`**|Writes to system register|Modifies system behavior|

📌 **Final Takeaways:**

- **Use `ebreak` to pause execution in a debugger.**
- **Use `csrr` to read system status and trap handlers.**
- **Use `csrw` to modify privileged system registers.**

---

### **📌 Next: 12.3 Interacting with Files Using System Calls (New Topic)**

Would you like to **continue with file operations**, or do you have any questions before moving forward? 🚀