$date
	Sat May 31 18:30:00 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module test $end
$var wire 1 ! full $end
$var wire 1 " empty $end
$var wire 8 # dout [7:0] $end
$var parameter 32 $ ADD_W $end
$var parameter 32 % DATA_W $end
$var parameter 32 & L $end
$var reg 1 ' clk $end
$var reg 8 ( din [7:0] $end
$var reg 1 ) rd_en $end
$var reg 1 * rst $end
$var reg 1 + wr_en $end
$scope module fifo0 $end
$var wire 1 ' clk $end
$var wire 8 , din [7:0] $end
$var wire 1 ) rd_en $end
$var wire 1 * rst $end
$var wire 1 + wr_en $end
$var wire 1 ! full $end
$var wire 1 " empty $end
$var parameter 32 - ADD_W $end
$var parameter 32 . DATA_W $end
$var parameter 32 / L $end
$var reg 3 0 count [2:0] $end
$var reg 8 1 dout [7:0] $end
$var reg 2 2 rd_ptr [1:0] $end
$var reg 2 3 wrt_ptr [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b11 /
b1000 .
b10 -
b11 &
b1000 %
b10 $
$end
#0
$dumpvars
b0 3
b0 2
bx 1
b0 0
bx ,
x+
1*
x)
bx (
0'
bx #
1"
0!
$end
#2000
1'
#4000
0'
#6000
1'
#8000
0'
#10000
1'
b11 (
b11 ,
0*
#11000
b100 (
b100 ,
1+
#12000
0'
#14000
0"
b1 0
b1 3
1'
#15000
b101 (
b101 ,
#16000
0'
#18000
b10 0
b10 3
1'
#19000
b110 (
b110 ,
#20000
0'
#22000
1!
b11 0
b11 3
1'
#23000
b111 (
b111 ,
#24000
0'
#26000
1'
#27000
b1000 (
b1000 ,
#28000
0'
#30000
1'
#31000
b1001 (
b1001 ,
#32000
0'
#34000
1'
#35000
b1010 (
b1010 ,
#36000
0'
#38000
1'
#39000
1)
0+
#40000
0'
#42000
0!
b10 0
b1 2
b100 #
b100 1
1'
#44000
0'
#46000
b1 0
b10 2
b101 #
b101 1
1'
#48000
0'
#50000
1"
b0 0
b11 2
b110 #
b110 1
1'
#52000
0'
#54000
1'
#56000
0'
#58000
1'
#60000
0'
#62000
1'
#64000
0'
#66000
1'
#68000
0'
#70000
1'
#72000
0'
#74000
1'
#76000
0'
#78000
1'
#80000
0'
#82000
1'
#84000
0'
#86000
1'
#88000
0'
#90000
1'
#92000
0'
#94000
1'
#96000
0'
#98000
1'
#100000
0'
#102000
1'
#104000
0'
#106000
1'
#108000
0'
#110000
1'
#112000
0'
#114000
1'
#116000
0'
#118000
1'
#120000
0'
#122000
1'
#124000
0'
#126000
1'
#128000
0'
#130000
1'
#132000
0'
#134000
1'
#136000
0'
#138000
1'
#139000
