// Adapted from https://github.com/Dao-AILab/flash-attention/blob/main/csrc/flash_attn/flash_api.cpp
/******************************************************************************
 * Copyright (c) 2024, Tri Dao.
 ******************************************************************************/

// Torch + Python STABLE ABI binding (abi3 / cp39, TORCH_STABLE_ONLY).
// No ATen / c10 / pybind: device properties come from the CUDA runtime, the
// CUDA stream from the AOTI shim, tensors via torch::stable. The wheel built
// from this is torch-version-independent for any torch >= 2.9 (stable floor).

#include <Python.h>
#include <torch/csrc/stable/library.h>
#include <torch/csrc/stable/tensor.h>
#include <torch/csrc/stable/ops.h>
#include <torch/csrc/stable/accelerator.h>
#include <torch/csrc/inductor/aoti_torch/c/shim.h>
#include <torch/headeronly/util/Exception.h>

#include <cuda_runtime.h>
#include <algorithm>
#include <cmath>
#include <cstdint>
#include <optional>
#include <vector>

#include "flash_mla.h"
#include "static_switch.h"

using torch::stable::Tensor;
using torch::headeronly::ScalarType;

// ------------------------------------------------------------------ helpers

namespace {

// host-side ceil-div; avoids pulling cutlass/fast_math.h (-> libcudacxx
// <cuda/std/utility>) into this host-compiled (.cpp, not nvcc) translation unit.
inline int ceil_div(int a, int b) { return (a + b - 1) / b; }

struct DevProps { int major; int minor; int sm_count; };

DevProps get_dev_props(int device) {
    DevProps p{};
    cudaDeviceGetAttribute(&p.major, cudaDevAttrComputeCapabilityMajor, device);
    cudaDeviceGetAttribute(&p.minor, cudaDevAttrComputeCapabilityMinor, device);
    cudaDeviceGetAttribute(&p.sm_count, cudaDevAttrMultiProcessorCount, device);
    return p;
}

// Floor: needs cp.async / ldmatrix / mma.sync.m16n8k16 (Ampere+).
inline bool is_sparse_mla_arch(const DevProps &p) {
    return p.major >= 8;
}

#define CHECK_SPARSE_MLA_ARCH(props, what)                                     \
    STD_TORCH_CHECK(is_sparse_mla_arch(props),                                 \
                    what " requires sm_80 or newer (cp.async, ldmatrix, "      \
                         "mma.m16n8k16); got sm_",                             \
                    (props).major, (props).minor)

cudaStream_t current_cuda_stream(int device) {
    void *s = nullptr;
    TORCH_ERROR_CODE_CHECK(aoti_torch_get_current_cuda_stream(device, &s));
    return reinterpret_cast<cudaStream_t>(s);
}

bool shape_eq(const Tensor &t, const std::vector<int64_t> &s) {
    if (t.dim() != static_cast<int64_t>(s.size())) return false;
    for (size_t i = 0; i < s.size(); ++i) {
        if (t.size(static_cast<int64_t>(i)) != s[i]) return false;
    }
    return true;
}

}  // namespace

#define CHECK_DEVICE(x) STD_TORCH_CHECK(x.is_cuda(), #x " must be on CUDA")
#define CHECK_SHAPE(x, ...) STD_TORCH_CHECK(shape_eq(x, {__VA_ARGS__}), #x " must have shape (" #__VA_ARGS__ ")")
#define CHECK_CONTIGUOUS(x) STD_TORCH_CHECK(x.is_contiguous(), #x " must be contiguous")

// ------------------------------------------------------------------ get_mla_metadata

std::vector<Tensor>
get_mla_metadata(
    Tensor seqlens_k,
    int64_t num_heads_per_head_k,
    int64_t num_heads_k
) {
    // This should match the logic in the MLA kernel.
    static constexpr int block_size_m = 32;
    static constexpr int fixed_overhead_num_blocks = 5;

    int device = torch::stable::accelerator::getCurrentDeviceIndex();
    auto props = get_dev_props(device);
    int block_size_n = props.major >= 9 ? 64 : 32;

    CHECK_DEVICE(seqlens_k);
    STD_TORCH_CHECK(seqlens_k.is_contiguous());
    STD_TORCH_CHECK(seqlens_k.scalar_type() == ScalarType::Int);

    int batch_size = seqlens_k.size(0);
    int *seqlens_k_ptr = reinterpret_cast<int *>(seqlens_k.data_ptr());

    int num_sm_parts = props.sm_count / static_cast<int>(num_heads_k)
                       / ceil_div(static_cast<int>(num_heads_per_head_k), block_size_m);

    Tensor tile_scheduler_metadata = torch::stable::new_empty(seqlens_k, {num_sm_parts, TileSchedulerMetaDataSize});
    Tensor num_splits = torch::stable::new_empty(seqlens_k, {batch_size + 1});
    int *tile_scheduler_metadata_ptr = reinterpret_cast<int *>(tile_scheduler_metadata.data_ptr());
    int *num_splits_ptr = reinterpret_cast<int *>(num_splits.data_ptr());

    torch::stable::accelerator::DeviceGuard guard(device);
    cudaStream_t stream = current_cuda_stream(device);
    Mla_metadata_params params = {};
    params.seqlens_k_ptr = seqlens_k_ptr;
    params.tile_scheduler_metadata_ptr = tile_scheduler_metadata_ptr;
    params.num_splits_ptr = num_splits_ptr;
    params.batch_size = batch_size;
    params.block_size_n = block_size_n;
    params.fixed_overhead_num_blocks = fixed_overhead_num_blocks;
    params.num_sm_parts = num_sm_parts;
    get_mla_metadata_func(params, stream);

    return {tile_scheduler_metadata, num_splits};
}

// ------------------------------------------------------------------ fwd_kvcache_mla

std::vector<Tensor>
mha_fwd_kvcache_mla(
    Tensor q,                               // batch_size x seqlen_q x num_heads x head_size
    Tensor kcache,                          // num_blocks x page_block_size x num_heads_k x head_size
    std::optional<Tensor> vcache_,          // num_blocks x page_block_size x num_heads_k x head_size_v
    int64_t head_size_v,
    Tensor seqlens_k,                       // batch_size
    Tensor block_table,                     // batch_size x max_num_blocks_per_seq
    double softmax_scale,
    bool is_causal,
    Tensor tile_scheduler_metadata,         // num_sm_parts x TileSchedulerMetaDataSize
    Tensor num_splits,                      // batch_size + 1
    bool warp_spec                          // Use warp-specialized SM80 kernel
) {
    int device = torch::stable::accelerator::getCurrentDeviceIndex();
    auto props = get_dev_props(device);
    // sm_90 selects the WGMMA kernel; any other sm_80+ runs the Ampere one
    // (floor, not an equality test: sm_12x runs the Ampere path).
    bool is_sm90 = props.major == 9;
    STD_TORCH_CHECK(props.major >= 8, "requires sm_80 or newer; got sm_",
                    props.major, props.minor);

    Tensor vcache = vcache_.has_value() ? vcache_.value() : kcache;

    STD_TORCH_CHECK(kcache.scalar_type() == q.scalar_type(), "query and key must have the same dtype");

    CHECK_DEVICE(q); CHECK_DEVICE(kcache); CHECK_DEVICE(vcache);

    STD_TORCH_CHECK(q.stride(-1) == 1, "Input tensor must have contiguous last dimension");
    STD_TORCH_CHECK(kcache.stride(-1) == 1, "Input tensor must have contiguous last dimension");
    STD_TORCH_CHECK(vcache.stride(-1) == 1, "Input tensor must have contiguous last dimension");

    CHECK_DEVICE(block_table);
    STD_TORCH_CHECK(block_table.scalar_type() == ScalarType::Int, "block_table must have dtype torch.int32");
    STD_TORCH_CHECK(block_table.stride(-1) == 1, "block_table must have contiguous last dimension");

    const int batch_size = q.size(0);
    const int seqlen_q_ori = q.size(1);
    const int num_heads_ori = q.size(2);
    const int head_size = q.size(3);
    STD_TORCH_CHECK(head_size % 8 == 0, "head_size should be a multiple of 8");
    STD_TORCH_CHECK(head_size_v % 32 == 0, "head_size_v should be a multiple of 32");

    const int max_num_blocks_per_seq = block_table.size(1);
    const int num_blocks = kcache.size(0);
    const int page_block_size = kcache.size(1);
    const int num_heads_k = kcache.size(2);
    STD_TORCH_CHECK(batch_size > 0, "batch size must be postive");
    STD_TORCH_CHECK(num_heads_ori % num_heads_k == 0, "Number of heads in key/value must divide number of heads in query");

    if (seqlen_q_ori == 1) { is_causal = false; }

    const int ngroups = num_heads_ori / num_heads_k;
    const int seqlen_q = seqlen_q_ori * ngroups;
    const int num_heads = num_heads_k;
    // (b, sq_ori, hk, ng, d) -> transpose(2,3) -> reshape(b, sq, h, d)
    q = torch::stable::reshape(
            torch::stable::transpose(
                torch::stable::view(q, {batch_size, seqlen_q_ori, num_heads_k, ngroups, head_size}),
                2, 3),
            {batch_size, seqlen_q, num_heads, head_size});

    int head_size_k = head_size;
    CHECK_SHAPE(q, batch_size, seqlen_q, num_heads, head_size);
    CHECK_SHAPE(kcache, num_blocks, page_block_size, num_heads_k, head_size_k);
    if (vcache_.has_value()) { CHECK_SHAPE(vcache, num_blocks, page_block_size, num_heads_k, (int64_t)head_size_v); }
    CHECK_SHAPE(block_table, batch_size, max_num_blocks_per_seq);

    STD_TORCH_CHECK(seqlens_k.scalar_type() == ScalarType::Int, "seqlens_k must have dtype int32");
    CHECK_DEVICE(seqlens_k);
    CHECK_CONTIGUOUS(seqlens_k);
    CHECK_SHAPE(seqlens_k, batch_size);

    torch::stable::accelerator::DeviceGuard guard(device);

    Tensor out = torch::stable::new_empty(q, {batch_size, seqlen_q, num_heads, (int64_t)head_size_v});
    Tensor softmax_lse = torch::stable::new_empty(q, {batch_size, num_heads, seqlen_q}, ScalarType::Float);

    Flash_fwd_mla_params params = {};
    // Set the sizes.
    params.b = batch_size;
    params.seqlen_q = seqlen_q;
    params.cu_seqlens_k = reinterpret_cast<int *>(seqlens_k.data_ptr());
    params.h = num_heads;
    params.h_h_k_ratio = num_heads / num_heads_k;
    params.ngroups = ngroups;
    params.is_causal = is_causal;
    params.d = head_size;
    params.d_v = head_size_v;
    params.scale_softmax = static_cast<float>(softmax_scale);
    params.scale_softmax_log2 = static_cast<float>(softmax_scale * M_LOG2E);
    // Set the pointers and strides.
    params.q_ptr = q.data_ptr();
    params.k_ptr = kcache.data_ptr();
    params.v_ptr = vcache.data_ptr();
    params.o_ptr = out.data_ptr();
    params.softmax_lse_ptr = softmax_lse.data_ptr();
    // All stride are in elements, not bytes.
    params.q_batch_stride = q.stride(0);
    params.k_batch_stride = kcache.stride(0);
    params.v_batch_stride = vcache.stride(0);
    params.o_batch_stride = out.stride(0);
    params.q_row_stride = q.stride(-3);
    params.k_row_stride = kcache.stride(-3);
    params.v_row_stride = vcache.stride(-3);
    params.o_row_stride = out.stride(-3);
    params.q_head_stride = q.stride(-2);
    params.k_head_stride = kcache.stride(-2);
    params.v_head_stride = vcache.stride(-2);
    params.o_head_stride = out.stride(-2);

    params.block_table = reinterpret_cast<int *>(block_table.data_ptr());
    params.block_table_batch_stride = block_table.stride(0);
    params.page_block_size = page_block_size;

    STD_TORCH_CHECK(tile_scheduler_metadata.scalar_type() == ScalarType::Int, "tile_scheduler_metadata must have dtype int32");
    STD_TORCH_CHECK(tile_scheduler_metadata.size(1) == TileSchedulerMetaDataSize);
    CHECK_DEVICE(tile_scheduler_metadata);
    CHECK_CONTIGUOUS(tile_scheduler_metadata);
    params.tile_scheduler_metadata_ptr = reinterpret_cast<int *>(tile_scheduler_metadata.data_ptr());
    params.num_sm_parts = tile_scheduler_metadata.size(0);
    STD_TORCH_CHECK(num_splits.scalar_type() == ScalarType::Int, "num_splits must have dtype int32");
    CHECK_DEVICE(num_splits);
    CHECK_CONTIGUOUS(num_splits);
    params.num_splits_ptr = reinterpret_cast<int *>(num_splits.data_ptr());

    Tensor softmax_lse_accum = torch::stable::new_empty(q, {batch_size + params.num_sm_parts, num_heads, seqlen_q}, ScalarType::Float);
    Tensor out_accum = torch::stable::new_empty(q, {batch_size + params.num_sm_parts, num_heads, seqlen_q, (int64_t)head_size_v}, ScalarType::Float);
    params.softmax_lseaccum_ptr = softmax_lse_accum.data_ptr();
    params.oaccum_ptr = out_accum.data_ptr();

    cudaStream_t stream = current_cuda_stream(device);

    STD_TORCH_CHECK(head_size == 576 || head_size == 512);

    bool is_bf16 = q.scalar_type() == ScalarType::BFloat16;
    bool is_half = q.scalar_type() == ScalarType::Half;
    STD_TORCH_CHECK(is_bf16 || is_half, "Unsupported tensor dtype for query");
    if (is_bf16 && is_sm90) {
        STD_TORCH_CHECK(head_size == 576, "sm90 path currently supports head_size=576 only");
    }
    if (is_half) {
        STD_TORCH_CHECK(is_sm90, "sm80 only support bfloat16");
#ifdef FLASH_MLA_DISABLE_FP16
        STD_TORCH_CHECK(false, "fp16 support disabled in this build");
#endif
    }
    // Typed kernel dispatch lives in flash_api_dispatch.cu (nvcc) so this host TU
    // stays cutlass-free.
    run_mha_fwd_splitkv_mla(params, stream, head_size, is_bf16, is_sm90, warp_spec);

    // (b, sq_ori, ng, hk, dv) -> transpose(2,3) -> reshape(b, sq_ori, h_ori, dv)
    out = torch::stable::reshape(
            torch::stable::transpose(
                torch::stable::view(out, {batch_size, seqlen_q_ori, ngroups, num_heads_k, (int64_t)head_size_v}),
                2, 3),
            {batch_size, seqlen_q_ori, num_heads_ori, (int64_t)head_size_v});
    softmax_lse = torch::stable::reshape(
            torch::stable::transpose(
                torch::stable::view(softmax_lse, {batch_size, num_heads_k, seqlen_q_ori, ngroups}),
                2, 3),
            {batch_size, num_heads_ori, seqlen_q_ori});

    return {out, softmax_lse};
}

// ------------------------------------------------------------------ sparse-MLA decode (sm_86)

Tensor
mha_fwd_sparse_decode_mla(
    Tensor q,                                   // [T, H, 512] bf16
    Tensor swa_cache,                           // [nb, bs, 584] uint8 fp8_ds_mla
    Tensor swa_indices,                         // [T, swa_topk] int32
    Tensor swa_lens,                            // [T] int32
    double scale,
    std::optional<Tensor> attn_sink,            // [H] float32 or None
    std::optional<Tensor> extra_cache,
    std::optional<Tensor> extra_indices,
    std::optional<Tensor> extra_lens
) {
    int device = torch::stable::accelerator::getCurrentDeviceIndex();
    auto props = get_dev_props(device);
    CHECK_SPARSE_MLA_ARCH(props, "sparse-MLA decode kernel");

    int T = q.size(0), H = q.size(1), D = q.size(2);
    STD_TORCH_CHECK(D == 512, "head_dim must be 512");
    STD_TORCH_CHECK(q.scalar_type() == ScalarType::BFloat16, "q must be bfloat16");
    CHECK_DEVICE(q); CHECK_DEVICE(swa_cache); CHECK_DEVICE(swa_indices); CHECK_DEVICE(swa_lens);
    STD_TORCH_CHECK(swa_indices.scalar_type() == ScalarType::Int, "swa_indices must be int32");
    STD_TORCH_CHECK(swa_lens.scalar_type() == ScalarType::Int, "swa_lens must be int32");

    torch::stable::accelerator::DeviceGuard guard(device);
    Tensor out = torch::stable::new_empty(q, {T, H, D});

    Sparse_mla_decode_params p = {};
    p.num_tokens = T;
    p.num_heads = H;
    p.block_size = swa_cache.size(1);
    p.scale_log2 = static_cast<float>(scale * M_LOG2E);
    p.q_ptr = q.data_ptr();
    p.q_token_stride = q.stride(0);
    p.q_head_stride = q.stride(1);
    p.o_ptr = out.data_ptr();
    p.out_token_stride = out.stride(0);
    p.out_head_stride = out.stride(1);
    p.attn_sink_ptr = attn_sink.has_value()
        ? reinterpret_cast<const float *>(attn_sink.value().data_ptr()) : nullptr;
    p.swa_cache_ptr = swa_cache.data_ptr();
    p.swa_block_stride = swa_cache.stride(0);
    p.swa_indices_ptr = reinterpret_cast<const int *>(swa_indices.data_ptr());
    p.swa_lens_ptr = reinterpret_cast<const int *>(swa_lens.data_ptr());
    p.swa_topk = swa_indices.size(1);
    p.swa_num_blocks = swa_cache.size(0);
    if (extra_cache.has_value()) {
        p.extra_cache_ptr = extra_cache.value().data_ptr();
        p.extra_block_stride = extra_cache.value().stride(0);
        p.extra_indices_ptr = reinterpret_cast<const int *>(extra_indices.value().data_ptr());
        p.extra_lens_ptr = reinterpret_cast<const int *>(extra_lens.value().data_ptr());
        p.extra_topk = extra_indices.value().size(1);
        p.extra_num_blocks = extra_cache.value().size(0);
        p.extra_block_size = extra_cache.value().size(1);
    }
    p.cache_format = Sparse_mla_cache_format::FP8_DS_MLA;

    // split-KV: pick a split count that fills the SMs (T=1 decode otherwise uses few CTAs),
    // capped so each split keeps >= ~64 slots. Empty splits are cheap + handled by the kernel.
    int head_blocks = (H + 15) / 16;
    int max_total = p.swa_topk + (extra_cache.has_value() ? p.extra_topk : 0);
    int num_splits = props.sm_count * 3 / (T * head_blocks > 0 ? T * head_blocks : 1);
    // slots/split target (env-tunable). FMA kernels: 32. mma decode: ~16
    // splits, chunk aligned UP to BLOCK_N=16 — ragged last tiles waste whole
    // MMA tiles.
    bool decode_mma = sparse_mla_decode_fused_enabled() && sparse_mla_decode_mma_enabled();
    int slots_per_split = 32;
    if (decode_mma) {
        int tgt = (max_total + 15) / 16;           // chunk for 16 splits
        tgt = (tgt + 15) / 16 * 16;                // align chunk to BLOCK_N
        slots_per_split = std::max(32, tgt);
    }
    if (const char *e = getenv("FLASH_MLA_SLOTS_PER_SPLIT")) { int v = atoi(e); if (v > 0) slots_per_split = v; }
    int cap_by_slots = (max_total + slots_per_split - 1) / slots_per_split;
    if (cap_by_slots < 1) cap_by_slots = 1;
    if (num_splits > cap_by_slots) num_splits = cap_by_slots;
    if (num_splits < 1) num_splits = 1;
    if (num_splits > 64) num_splits = 64;
    p.num_splits = num_splits;

    // num_splits==1 (prefill / large-T) writes output directly in-kernel: skip the split-KV
    // partial buffers entirely (oaccum alone is T*H*512 bf16 -> 134 MB at T=2048).
    bool split = num_splits > 1;
    Tensor oaccum = torch::stable::new_empty(q, {split ? T : 1, H, num_splits, D});  // bf16, un-normalized partials
    Tensor mlse = torch::stable::new_empty(q, {split ? T : 1, H, num_splits, 2}, ScalarType::Float);
    Tensor counter = torch::stable::new_empty(q, {split ? T * head_blocks : 1}, ScalarType::Int);
    p.oaccum_ptr = oaccum.data_ptr();
    p.mlse_ptr = reinterpret_cast<float *>(mlse.data_ptr());
    p.combine_counter_ptr = reinterpret_cast<int *>(counter.data_ptr());

    // fused decode (selection-scratch): dequantize the selected rows once into a dense bf16
    // scratch [T * max_total, 512]; small in the decode regime (num_splits>1 implies small T).
    // FLASH_MLA_DECODE_FUSED=0 restores the legacy in-CTA-dequant kernel.
    bool fused = split && sparse_mla_decode_fused_enabled();
    Tensor sel_kv = torch::stable::new_empty(q, {fused ? (int64_t)T * max_total : 1, D});
    p.sel_kv_ptr = fused ? sel_kv.data_ptr() : nullptr;
    p.sel_width = max_total;

    cudaStream_t stream = current_cuda_stream(device);
    run_sparse_mla_decode(p, stream);
    return out;
}

Tensor mha_fwd_sparse_quantized_decode_mla(
    Tensor q,                        // [T, H, 512] bf16
    Tensor swa_cache,                // INT8 payload view or FP4 physical rows
    std::optional<Tensor> swa_scale, // INT8 row scale; absent for FP4
    Tensor swa_indices,              // [T, swa_topk] int32
    Tensor swa_lens,                 // [T] int32
    double scale,
    std::optional<Tensor> attn_sink, // [H] float32 or None
    std::optional<Tensor> extra_cache, std::optional<Tensor> extra_scale,
    std::optional<Tensor> extra_indices, std::optional<Tensor> extra_lens,
    Sparse_mla_cache_format cache_format) {
  int device = torch::stable::accelerator::getCurrentDeviceIndex();
  auto props = get_dev_props(device);
  CHECK_SPARSE_MLA_ARCH(props, "quantized sparse-MLA decode kernel");

  const bool is_int8 = cache_format == Sparse_mla_cache_format::INT8_DS_MLA;
  const bool is_fp4 = cache_format == Sparse_mla_cache_format::FP4_DS_MLA;
  STD_TORCH_CHECK(is_int8 || is_fp4,
                  "unsupported quantized sparse-MLA cache format");

  int T = q.size(0), H = q.size(1), D = q.size(2);
  STD_TORCH_CHECK(D == 512, "head_dim must be 512");
  STD_TORCH_CHECK(q.scalar_type() == ScalarType::BFloat16,
                  "q must be bfloat16");
  STD_TORCH_CHECK(swa_indices.scalar_type() == ScalarType::Int,
                  "swa_indices must be int32");
  STD_TORCH_CHECK(swa_lens.scalar_type() == ScalarType::Int,
                  "swa_lens must be int32");
  STD_TORCH_CHECK(swa_cache.dim() == 3, "swa_cache must be a 3D paged cache");
  STD_TORCH_CHECK(swa_cache.stride(2) == 1,
                  "swa_cache rows must be contiguous");
  if (is_int8) {
    STD_TORCH_CHECK(swa_cache.scalar_type() == ScalarType::Char,
                    "swa_cache must be int8");
    STD_TORCH_CHECK(swa_scale.has_value(),
                    "swa_scale is required for int8_ds_mla");
    STD_TORCH_CHECK(swa_scale.value().scalar_type() == ScalarType::Float,
                    "swa_scale must be float32");
    STD_TORCH_CHECK(swa_cache.size(2) == 512,
                    "int8 cache payload must be 512 bytes/token");
  } else {
    STD_TORCH_CHECK(swa_cache.scalar_type() == ScalarType::Byte,
                    "fp4_ds_mla cache must be uint8");
    STD_TORCH_CHECK(!swa_scale.has_value(),
                    "fp4_ds_mla stores UE8M0 scales inline");
    STD_TORCH_CHECK(swa_cache.size(2) == 368,
                    "fp4_ds_mla cache must contain 368 bytes/token");
  }
  CHECK_DEVICE(q);
  CHECK_DEVICE(swa_cache);
  if (swa_scale.has_value())
    CHECK_DEVICE(swa_scale.value());
  CHECK_DEVICE(swa_indices);
  CHECK_DEVICE(swa_lens);

  torch::stable::accelerator::DeviceGuard guard(device);
  Tensor out = torch::stable::new_empty(q, {T, H, D});

  Sparse_mla_decode_params p = {};
  p.num_tokens = T;
  p.num_heads = H;
  p.block_size = swa_cache.size(1);
  p.scale_log2 = static_cast<float>(scale * M_LOG2E);
  p.q_ptr = q.data_ptr();
  p.q_token_stride = q.stride(0);
  p.q_head_stride = q.stride(1);
  p.o_ptr = out.data_ptr();
  p.out_token_stride = out.stride(0);
  p.out_head_stride = out.stride(1);
  p.attn_sink_ptr =
      attn_sink.has_value()
          ? reinterpret_cast<const float *>(attn_sink.value().data_ptr())
          : nullptr;
  p.swa_cache_ptr = swa_cache.data_ptr();
  p.swa_block_stride = swa_cache.stride(0);
  p.swa_pos_stride = swa_cache.stride(1);
  if (swa_scale.has_value()) {
    p.swa_scale_ptr =
        reinterpret_cast<const float *>(swa_scale.value().data_ptr());
    p.swa_scale_block_stride = swa_scale.value().stride(0);
    p.swa_scale_pos_stride = swa_scale.value().stride(1);
  }
  p.swa_indices_ptr = reinterpret_cast<const int *>(swa_indices.data_ptr());
  p.swa_lens_ptr = reinterpret_cast<const int *>(swa_lens.data_ptr());
  p.swa_topk = swa_indices.size(1);
  p.swa_num_blocks = swa_cache.size(0);
  if (extra_cache.has_value()) {
    STD_TORCH_CHECK(extra_indices.has_value() && extra_lens.has_value(),
                    "extra indices/lens required with extra cache");
    STD_TORCH_CHECK(extra_cache.value().dim() == 3,
                    "extra_cache must be a 3D paged cache");
    STD_TORCH_CHECK(extra_cache.value().stride(2) == 1,
                    "extra_cache rows must be contiguous");
    if (is_int8) {
      STD_TORCH_CHECK(extra_scale.has_value(),
                      "extra_scale is required for int8_ds_mla");
      STD_TORCH_CHECK(extra_cache.value().scalar_type() == ScalarType::Char,
                      "extra_cache must be int8");
      STD_TORCH_CHECK(extra_scale.value().scalar_type() == ScalarType::Float,
                      "extra_scale must be float32");
      STD_TORCH_CHECK(extra_cache.value().size(2) == 512,
                      "int8 extra cache payload must be 512 bytes/token");
    } else {
      STD_TORCH_CHECK(!extra_scale.has_value(),
                      "fp4_ds_mla stores extra-cache scales inline");
      STD_TORCH_CHECK(extra_cache.value().scalar_type() == ScalarType::Byte,
                      "fp4_ds_mla extra cache must be uint8");
      STD_TORCH_CHECK(extra_cache.value().size(2) == 368,
                      "fp4_ds_mla extra cache must contain 368 bytes/token");
    }
    p.extra_cache_ptr = extra_cache.value().data_ptr();
    p.extra_block_stride = extra_cache.value().stride(0);
    p.extra_pos_stride = extra_cache.value().stride(1);
    if (extra_scale.has_value()) {
      p.extra_scale_ptr =
          reinterpret_cast<const float *>(extra_scale.value().data_ptr());
      p.extra_scale_block_stride = extra_scale.value().stride(0);
      p.extra_scale_pos_stride = extra_scale.value().stride(1);
    }
    p.extra_indices_ptr =
        reinterpret_cast<const int *>(extra_indices.value().data_ptr());
    p.extra_lens_ptr =
        reinterpret_cast<const int *>(extra_lens.value().data_ptr());
    p.extra_topk = extra_indices.value().size(1);
    p.extra_num_blocks = extra_cache.value().size(0);
    p.extra_block_size = extra_cache.value().size(1);
  }
  p.cache_format = cache_format;

  // Same split policy as the fp8 decode entry.
  int head_blocks = (H + 15) / 16;
  int max_total = p.swa_topk + (extra_cache.has_value() ? p.extra_topk : 0);
  int num_splits =
      props.sm_count * 3 / (T * head_blocks > 0 ? T * head_blocks : 1);
  bool decode_mma =
      sparse_mla_decode_fused_enabled() && sparse_mla_decode_mma_enabled();
  int slots_per_split = 32;
  if (decode_mma) {
    int tgt = (max_total + 15) / 16;
    tgt = (tgt + 15) / 16 * 16;
    slots_per_split = std::max(32, tgt);
  }
  if (const char *e = getenv("FLASH_MLA_SLOTS_PER_SPLIT")) {
    int v = atoi(e);
    if (v > 0)
      slots_per_split = v;
  }
  int cap_by_slots = (max_total + slots_per_split - 1) / slots_per_split;
  if (cap_by_slots < 1)
    cap_by_slots = 1;
  if (num_splits > cap_by_slots)
    num_splits = cap_by_slots;
  if (num_splits < 1)
    num_splits = 1;
  if (num_splits > 64)
    num_splits = 64;
  p.num_splits = num_splits;

  bool split = num_splits > 1;
  Tensor oaccum =
      torch::stable::new_empty(q, {split ? T : 1, H, num_splits, D});
  Tensor mlse = torch::stable::new_empty(q, {split ? T : 1, H, num_splits, 2},
                                         ScalarType::Float);
  Tensor counter = torch::stable::new_empty(q, {split ? T * head_blocks : 1},
                                            ScalarType::Int);
  p.oaccum_ptr = oaccum.data_ptr();
  p.mlse_ptr = reinterpret_cast<float *>(mlse.data_ptr());
  p.combine_counter_ptr = reinterpret_cast<int *>(counter.data_ptr());

  // Quantized rows are decoded only by the selection-scratch pre-pass, so
  // this path is forced regardless of split count or FP8 kill-switches.
  Tensor sel_kv = torch::stable::new_empty(q, {(int64_t)T * max_total, D});
  p.sel_kv_ptr = sel_kv.data_ptr();
  p.sel_width = max_total;

  cudaStream_t stream = current_cuda_stream(device);
  run_sparse_mla_decode(p, stream);
  return out;
}

Tensor mha_fwd_sparse_int8_decode_mla(
    Tensor q, Tensor swa_cache, Tensor swa_scale, Tensor swa_indices,
    Tensor swa_lens, double scale, std::optional<Tensor> attn_sink,
    std::optional<Tensor> extra_cache, std::optional<Tensor> extra_scale,
    std::optional<Tensor> extra_indices, std::optional<Tensor> extra_lens) {
  return mha_fwd_sparse_quantized_decode_mla(
      q, swa_cache, swa_scale, swa_indices, swa_lens, scale, attn_sink,
      extra_cache, extra_scale, extra_indices, extra_lens,
      Sparse_mla_cache_format::INT8_DS_MLA);
}

Tensor mha_fwd_sparse_fp4_decode_mla(Tensor q, Tensor swa_cache,
                                     Tensor swa_indices, Tensor swa_lens,
                                     double scale,
                                     std::optional<Tensor> attn_sink,
                                     std::optional<Tensor> extra_cache,
                                     std::optional<Tensor> extra_indices,
                                     std::optional<Tensor> extra_lens) {
  return mha_fwd_sparse_quantized_decode_mla(
      q, swa_cache, std::nullopt, swa_indices, swa_lens, scale, attn_sink,
      extra_cache, std::nullopt, extra_indices, extra_lens,
      Sparse_mla_cache_format::FP4_DS_MLA);
}

Tensor
mha_fwd_sparse_prefill_mla(
    Tensor q,
    Tensor swa_cache,
    Tensor swa_indices,
    Tensor swa_lens,
    double scale,
    std::optional<Tensor> attn_sink,
    std::optional<Tensor> extra_cache,
    std::optional<Tensor> extra_indices,
    std::optional<Tensor> extra_lens
) {
    int device = torch::stable::accelerator::getCurrentDeviceIndex();
    auto props = get_dev_props(device);
    CHECK_SPARSE_MLA_ARCH(props, "sparse-MLA prefill kernel");

    int T = q.size(0), H = q.size(1), D = q.size(2);
    STD_TORCH_CHECK(D == 512, "head_dim must be 512");
    STD_TORCH_CHECK(q.scalar_type() == ScalarType::BFloat16, "q must be bfloat16");
    STD_TORCH_CHECK(swa_cache.scalar_type() == ScalarType::Byte, "swa_cache must be uint8");
    STD_TORCH_CHECK(swa_indices.scalar_type() == ScalarType::Int, "swa_indices must be int32");
    STD_TORCH_CHECK(swa_lens.scalar_type() == ScalarType::Int, "swa_lens must be int32");
    CHECK_DEVICE(q); CHECK_DEVICE(swa_cache); CHECK_DEVICE(swa_indices); CHECK_DEVICE(swa_lens);

    int swa_topk = swa_indices.size(1);
    int extra_topk = extra_indices.has_value() ? extra_indices.value().size(1) : 0;
    int width = swa_topk + extra_topk;
    STD_TORCH_CHECK(width > 0, "prefill requires at least one selected slot");

    torch::stable::accelerator::DeviceGuard guard(device);
    Tensor out = torch::stable::new_empty(q, {T, H, D});
    // fused path: whole-cache bf16 dequant buffer
    int64_t total_slots = swa_cache.size(0) * swa_cache.size(1)
        + (extra_cache.has_value()
               ? extra_cache.value().size(0) * extra_cache.value().size(1) : (int64_t)0);
    Tensor kv = torch::stable::new_empty(q, {total_slots, D});

    Sparse_mla_prefill_params p = {};
    p.num_tokens = T;
    p.num_heads = H;
    p.width = width;
    p.swa_topk = swa_topk;
    p.swa_num_blocks = swa_cache.size(0);
    p.swa_block_size = swa_cache.size(1);
    p.extra_topk = extra_topk;
    p.scale_log2 = static_cast<float>(scale * M_LOG2E);
    p.q_ptr = q.data_ptr();
    p.q_token_stride = q.stride(0);
    p.q_head_stride = q.stride(1);
    p.o_ptr = out.data_ptr();
    p.out_token_stride = out.stride(0);
    p.out_head_stride = out.stride(1);
    p.kv_ptr = kv.data_ptr();
    p.attn_sink_ptr = attn_sink.has_value()
        ? reinterpret_cast<const float *>(attn_sink.value().data_ptr()) : nullptr;
    p.swa_cache_ptr = swa_cache.data_ptr();
    p.swa_block_stride = swa_cache.stride(0);
    p.swa_indices_ptr = reinterpret_cast<const int *>(swa_indices.data_ptr());
    p.swa_lens_ptr = reinterpret_cast<const int *>(swa_lens.data_ptr());
    if (extra_cache.has_value()) {
        STD_TORCH_CHECK(extra_cache.value().scalar_type() == ScalarType::Byte, "extra_cache must be uint8");
        STD_TORCH_CHECK(extra_indices.has_value() && extra_lens.has_value(), "extra indices/lens required with extra cache");
        p.extra_cache_ptr = extra_cache.value().data_ptr();
        p.extra_block_stride = extra_cache.value().stride(0);
        p.extra_indices_ptr = reinterpret_cast<const int *>(extra_indices.value().data_ptr());
        p.extra_lens_ptr = reinterpret_cast<const int *>(extra_lens.value().data_ptr());
        p.extra_num_blocks = extra_cache.value().size(0);
        p.extra_block_size = extra_cache.value().size(1);
    }
    p.cache_format = Sparse_mla_cache_format::FP8_DS_MLA;
    cudaStream_t stream = current_cuda_stream(device);
    run_sparse_mla_prefill(p, stream);
    return out;
}

Tensor mha_fwd_sparse_quantized_prefill_mla(
    Tensor q, Tensor swa_cache, std::optional<Tensor> swa_scale,
    Tensor swa_indices, Tensor swa_lens, double scale,
    std::optional<Tensor> attn_sink, std::optional<Tensor> extra_cache,
    std::optional<Tensor> extra_scale, std::optional<Tensor> extra_indices,
    std::optional<Tensor> extra_lens, Sparse_mla_cache_format cache_format) {
  int device = torch::stable::accelerator::getCurrentDeviceIndex();
  auto props = get_dev_props(device);
  CHECK_SPARSE_MLA_ARCH(props, "quantized sparse-MLA prefill kernel");

  const bool is_int8 = cache_format == Sparse_mla_cache_format::INT8_DS_MLA;
  const bool is_fp4 = cache_format == Sparse_mla_cache_format::FP4_DS_MLA;
  STD_TORCH_CHECK(is_int8 || is_fp4,
                  "unsupported quantized sparse-MLA cache format");
  int T = q.size(0), H = q.size(1), D = q.size(2);
  STD_TORCH_CHECK(D == 512, "head_dim must be 512");
  STD_TORCH_CHECK(q.scalar_type() == ScalarType::BFloat16,
                  "q must be bfloat16");
  STD_TORCH_CHECK(swa_indices.scalar_type() == ScalarType::Int,
                  "swa_indices must be int32");
  STD_TORCH_CHECK(swa_lens.scalar_type() == ScalarType::Int,
                  "swa_lens must be int32");
  if (is_int8) {
    STD_TORCH_CHECK(swa_cache.scalar_type() == ScalarType::Char,
                    "swa_cache must be int8");
    STD_TORCH_CHECK(swa_scale.has_value(),
                    "swa_scale is required for int8_ds_mla");
    STD_TORCH_CHECK(swa_scale.value().scalar_type() == ScalarType::Float,
                    "swa_scale must be float32");
    STD_TORCH_CHECK(swa_cache.size(2) == 512,
                    "int8 cache payload must be 512 bytes/token");
  } else {
    STD_TORCH_CHECK(swa_cache.scalar_type() == ScalarType::Byte,
                    "fp4_ds_mla cache must be uint8");
    STD_TORCH_CHECK(!swa_scale.has_value(),
                    "fp4_ds_mla stores UE8M0 scales inline");
    STD_TORCH_CHECK(swa_cache.size(2) == 368,
                    "fp4_ds_mla cache must contain 368 bytes/token");
  }
  CHECK_DEVICE(q);
  CHECK_DEVICE(swa_cache);
  if (swa_scale.has_value())
    CHECK_DEVICE(swa_scale.value());
  CHECK_DEVICE(swa_indices);
  CHECK_DEVICE(swa_lens);
  // the kernel gathers raw int8 rows with 16-byte cp.async chunks
  STD_TORCH_CHECK(swa_cache.stride(2) == 1,
                  "swa_cache rows must be contiguous");
  STD_TORCH_CHECK(swa_cache.stride(0) % 16 == 0 &&
                      swa_cache.stride(1) % 16 == 0,
                  "swa_cache block/token strides must be 16-byte aligned");

  int swa_topk = swa_indices.size(1);
  int extra_topk =
      extra_indices.has_value() ? extra_indices.value().size(1) : 0;
  int width = swa_topk + extra_topk;
  STD_TORCH_CHECK(width > 0, "prefill requires at least one selected slot");

  torch::stable::accelerator::DeviceGuard guard(device);
  Tensor out = torch::stable::new_empty(q, {T, H, D});

  Sparse_mla_prefill_params p = {};
  p.num_tokens = T;
  p.num_heads = H;
  p.width = width;
  p.swa_topk = swa_topk;
  p.swa_num_blocks = swa_cache.size(0);
  p.swa_block_size = swa_cache.size(1);
  p.extra_topk = extra_topk;
  p.scale_log2 = static_cast<float>(scale * M_LOG2E);
  p.q_ptr = q.data_ptr();
  p.q_token_stride = q.stride(0);
  p.q_head_stride = q.stride(1);
  p.o_ptr = out.data_ptr();
  p.out_token_stride = out.stride(0);
  p.out_head_stride = out.stride(1);
  p.kv_ptr = nullptr; // compressed paths dequantize selected rows in-kernel
  p.attn_sink_ptr =
      attn_sink.has_value()
          ? reinterpret_cast<const float *>(attn_sink.value().data_ptr())
          : nullptr;
  p.swa_cache_ptr = swa_cache.data_ptr();
  p.swa_block_stride = swa_cache.stride(0);
  p.swa_pos_stride = swa_cache.stride(1);
  if (swa_scale.has_value()) {
    p.swa_scale_ptr =
        reinterpret_cast<const float *>(swa_scale.value().data_ptr());
    p.swa_scale_block_stride = swa_scale.value().stride(0);
    p.swa_scale_pos_stride = swa_scale.value().stride(1);
  }
  p.swa_indices_ptr = reinterpret_cast<const int *>(swa_indices.data_ptr());
  p.swa_lens_ptr = reinterpret_cast<const int *>(swa_lens.data_ptr());
  if (extra_cache.has_value()) {
    STD_TORCH_CHECK(extra_indices.has_value() && extra_lens.has_value(),
                    "extra indices/lens required with extra cache");
    if (is_int8) {
      STD_TORCH_CHECK(extra_scale.has_value(),
                      "extra_scale is required for int8_ds_mla");
      STD_TORCH_CHECK(extra_cache.value().scalar_type() == ScalarType::Char,
                      "extra_cache must be int8");
      STD_TORCH_CHECK(extra_scale.value().scalar_type() == ScalarType::Float,
                      "extra_scale must be float32");
      STD_TORCH_CHECK(extra_cache.value().size(2) == 512,
                      "int8 extra cache payload must be 512 bytes/token");
    } else {
      STD_TORCH_CHECK(!extra_scale.has_value(),
                      "fp4_ds_mla stores extra-cache scales inline");
      STD_TORCH_CHECK(extra_cache.value().scalar_type() == ScalarType::Byte,
                      "fp4_ds_mla extra cache must be uint8");
      STD_TORCH_CHECK(extra_cache.value().size(2) == 368,
                      "fp4_ds_mla extra cache must contain 368 bytes/token");
    }
    STD_TORCH_CHECK(extra_cache.value().stride(2) == 1,
                    "extra_cache rows must be contiguous");
    STD_TORCH_CHECK(extra_cache.value().stride(0) % 16 == 0 &&
                        extra_cache.value().stride(1) % 16 == 0,
                    "extra_cache block/token strides must be 16-byte aligned");
    p.extra_cache_ptr = extra_cache.value().data_ptr();
    p.extra_block_stride = extra_cache.value().stride(0);
    p.extra_pos_stride = extra_cache.value().stride(1);
    if (extra_scale.has_value()) {
      p.extra_scale_ptr =
          reinterpret_cast<const float *>(extra_scale.value().data_ptr());
      p.extra_scale_block_stride = extra_scale.value().stride(0);
      p.extra_scale_pos_stride = extra_scale.value().stride(1);
    }
    p.extra_indices_ptr =
        reinterpret_cast<const int *>(extra_indices.value().data_ptr());
    p.extra_lens_ptr =
        reinterpret_cast<const int *>(extra_lens.value().data_ptr());
    p.extra_num_blocks = extra_cache.value().size(0);
    p.extra_block_size = extra_cache.value().size(1);
  }
  p.cache_format = cache_format;
  cudaStream_t stream = current_cuda_stream(device);
  run_sparse_mla_prefill(p, stream);
  return out;
}

Tensor mha_fwd_sparse_int8_prefill_mla(
    Tensor q, Tensor swa_cache, Tensor swa_scale, Tensor swa_indices,
    Tensor swa_lens, double scale, std::optional<Tensor> attn_sink,
    std::optional<Tensor> extra_cache, std::optional<Tensor> extra_scale,
    std::optional<Tensor> extra_indices, std::optional<Tensor> extra_lens) {
  return mha_fwd_sparse_quantized_prefill_mla(
      q, swa_cache, swa_scale, swa_indices, swa_lens, scale, attn_sink,
      extra_cache, extra_scale, extra_indices, extra_lens,
      Sparse_mla_cache_format::INT8_DS_MLA);
}

Tensor mha_fwd_sparse_fp4_prefill_mla(Tensor q, Tensor swa_cache,
                                      Tensor swa_indices, Tensor swa_lens,
                                      double scale,
                                      std::optional<Tensor> attn_sink,
                                      std::optional<Tensor> extra_cache,
                                      std::optional<Tensor> extra_indices,
                                      std::optional<Tensor> extra_lens) {
  return mha_fwd_sparse_quantized_prefill_mla(
      q, swa_cache, std::nullopt, swa_indices, swa_lens, scale, attn_sink,
      extra_cache, std::nullopt, extra_indices, extra_lens,
      Sparse_mla_cache_format::FP4_DS_MLA);
}

Tensor debug_imma_m16n8k32_s8s8(Tensor a, Tensor b) {
    int device = torch::stable::accelerator::getCurrentDeviceIndex();
    // No architecture check -- see mha_fwd_sparse_int8_decode_mla. This op
    // exists to exercise the IMMA instruction the int8 kernels are built on, so
    // gating it defeats its only purpose on an untested architecture.
    CHECK_DEVICE(a);
    CHECK_DEVICE(b);
    CHECK_CONTIGUOUS(a);
    CHECK_CONTIGUOUS(b);
    CHECK_SHAPE(a, 16, 32);
    CHECK_SHAPE(b, 8, 32);
    STD_TORCH_CHECK(a.scalar_type() == ScalarType::Char, "a must be torch.int8");
    STD_TORCH_CHECK(b.scalar_type() == ScalarType::Char, "b must be torch.int8");

    torch::stable::accelerator::DeviceGuard guard(device);
    Tensor out = torch::stable::new_empty(a, {16, 8}, ScalarType::Int);
    cudaStream_t stream = current_cuda_stream(device);
    run_debug_imma_m16n8k32_s8s8(reinterpret_cast<const int8_t *>(a.data_ptr()),
                                 reinterpret_cast<const int8_t *>(b.data_ptr()),
                                 reinterpret_cast<int32_t *>(out.data_ptr()),
                                 stream);
    return out;
}

// ------------------------------------------------------------------ boxed wrappers + registration

void boxed_get_mla_metadata(StableIValue *stack, uint64_t num_args, uint64_t num_outputs) {
    auto seqlens_k = to<Tensor>(stack[0]);
    auto num_heads_per_head_k = to<int64_t>(stack[1]);
    auto num_heads_k = to<int64_t>(stack[2]);
    auto res = get_mla_metadata(seqlens_k, num_heads_per_head_k, num_heads_k);
    stack[0] = from(res[0]);
    stack[1] = from(res[1]);
}

void boxed_fwd_kvcache_mla(StableIValue *stack, uint64_t num_args, uint64_t num_outputs) {
    auto q = to<Tensor>(stack[0]);
    auto kcache = to<Tensor>(stack[1]);
    auto vcache = to<std::optional<Tensor>>(stack[2]);
    auto head_size_v = to<int64_t>(stack[3]);
    auto seqlens_k = to<Tensor>(stack[4]);
    auto block_table = to<Tensor>(stack[5]);
    auto softmax_scale = to<double>(stack[6]);
    auto is_causal = to<bool>(stack[7]);
    auto tile_scheduler_metadata = to<Tensor>(stack[8]);
    auto num_splits = to<Tensor>(stack[9]);
    auto warp_spec = to<bool>(stack[10]);
    auto res = mha_fwd_kvcache_mla(q, kcache, vcache, head_size_v, seqlens_k, block_table,
                                   softmax_scale, is_causal, tile_scheduler_metadata, num_splits, warp_spec);
    stack[0] = from(res[0]);
    stack[1] = from(res[1]);
}

void boxed_fwd_sparse_decode_mla(StableIValue *stack, uint64_t num_args, uint64_t num_outputs) {
    auto q = to<Tensor>(stack[0]);
    auto swa_cache = to<Tensor>(stack[1]);
    auto swa_indices = to<Tensor>(stack[2]);
    auto swa_lens = to<Tensor>(stack[3]);
    auto scale = to<double>(stack[4]);
    auto attn_sink = to<std::optional<Tensor>>(stack[5]);
    auto extra_cache = to<std::optional<Tensor>>(stack[6]);
    auto extra_indices = to<std::optional<Tensor>>(stack[7]);
    auto extra_lens = to<std::optional<Tensor>>(stack[8]);
    auto res = mha_fwd_sparse_decode_mla(q, swa_cache, swa_indices, swa_lens, scale,
                                         attn_sink, extra_cache, extra_indices, extra_lens);
    stack[0] = from(res);
}

// ---------------------------------------------- sparse-MLA decode, PARTIAL (DCP) form
//
// Same kernels, different epilogue: instead of the combined + attn_sink-folded
// result, this returns THIS SHARD's contribution in the exact form a
// context-parallel LSE merge consumes:
//
//   out [T, H, 512] bf16  -- shard-local softmax output, NORMALIZED, PRE-SINK
//   lse [T, H]      fp32  -- shard-local log-sum-exp, NATURAL log
//
// which is precisely the (cp_attn_out, cp_attn_lse) pair vLLM's
// `dcp_a2a_lse_reduce(..., is_lse_base_on_e=True)` / `dcp_merge_flashmla_output`
// take, so the consumer needs NO adapter (in particular no
// `softmax_stats_to_lse` round trip: the kernel fuses m + log(l) in fp32
// registers before the value ever reaches memory).
//
// There is deliberately NO attn_sink argument. The sink must enter exactly once,
// at the GLOBAL max across ranks, which only the merge can do; folding it per
// shard would count it `world_size` times.
//
// Empty shards (a token for which this rank owns no selected entry) return an
// exactly-zero output row and lse = -1e30 (finite; -inf would make the merge's
// `lse - lse_max` a NaN). Their merge weight underflows to 0.
//
// `out`/`lse_out`: optional caller-owned destinations. A CUDA-graph capture
// bakes in kernel argument addresses; passing persistent buffers keeps the
// captured op writing where the captured consumer reads, with no reliance on
// the graph private pool for the two tensors that outlive the op.
std::vector<Tensor>
mha_fwd_sparse_decode_mla_partial(
    Tensor q,                                   // [T, H, 512] bf16
    Tensor swa_cache,                           // [nb, bs, 584] uint8 fp8_ds_mla
    Tensor swa_indices,                         // [T, swa_topk] int32
    Tensor swa_lens,                            // [T] int32
    double scale,
    std::optional<Tensor> extra_cache,
    std::optional<Tensor> extra_indices,
    std::optional<Tensor> extra_lens,
    std::optional<Tensor> out_,                 // [T, H, 512] bf16 or None
    std::optional<Tensor> lse_out_              // [T, H] float32 or None
) {
    int device = torch::stable::accelerator::getCurrentDeviceIndex();
    auto props = get_dev_props(device);
    CHECK_SPARSE_MLA_ARCH(props, "sparse-MLA decode kernel");

    int T = q.size(0), H = q.size(1), D = q.size(2);
    STD_TORCH_CHECK(D == 512, "head_dim must be 512");
    STD_TORCH_CHECK(q.scalar_type() == ScalarType::BFloat16, "q must be bfloat16");
    CHECK_DEVICE(q); CHECK_DEVICE(swa_cache); CHECK_DEVICE(swa_indices); CHECK_DEVICE(swa_lens);
    STD_TORCH_CHECK(swa_indices.scalar_type() == ScalarType::Int, "swa_indices must be int32");
    STD_TORCH_CHECK(swa_lens.scalar_type() == ScalarType::Int, "swa_lens must be int32");

    torch::stable::accelerator::DeviceGuard guard(device);
    Tensor out = out_.has_value() ? out_.value() : torch::stable::new_empty(q, {T, H, D});
    if (out_.has_value()) {
        CHECK_DEVICE(out);
        STD_TORCH_CHECK(out.scalar_type() == ScalarType::BFloat16, "out must be bfloat16");
        CHECK_SHAPE(out, T, H, D);
        // the kernels write 16-byte vectors along d and index rows by stride
        STD_TORCH_CHECK(out.stride(2) == 1, "out rows must be contiguous");
    }
    Tensor lse = lse_out_.has_value()
        ? lse_out_.value()
        : torch::stable::new_empty(q, {T, H}, ScalarType::Float);
    if (lse_out_.has_value()) {
        CHECK_DEVICE(lse);
        STD_TORCH_CHECK(lse.scalar_type() == ScalarType::Float, "lse_out must be float32");
        CHECK_SHAPE(lse, T, H);
        STD_TORCH_CHECK(lse.stride(1) == 1, "lse_out rows must be contiguous");
    }

    Sparse_mla_decode_params p = {};
    p.num_tokens = T;
    p.num_heads = H;
    p.block_size = swa_cache.size(1);
    p.scale_log2 = static_cast<float>(scale * M_LOG2E);
    p.q_ptr = q.data_ptr();
    p.q_token_stride = q.stride(0);
    p.q_head_stride = q.stride(1);
    p.o_ptr = out.data_ptr();
    p.out_token_stride = out.stride(0);
    p.out_head_stride = out.stride(1);
    p.cache_format = Sparse_mla_cache_format::FP8_DS_MLA;
    p.attn_sink_ptr = nullptr;     // PARTIAL: the merge adds the sink, once.
    p.lse_ptr = reinterpret_cast<float *>(lse.data_ptr());
    p.lse_token_stride = lse.stride(0);
    p.swa_cache_ptr = swa_cache.data_ptr();
    p.swa_block_stride = swa_cache.stride(0);
    p.swa_indices_ptr = reinterpret_cast<const int *>(swa_indices.data_ptr());
    p.swa_lens_ptr = reinterpret_cast<const int *>(swa_lens.data_ptr());
    p.swa_topk = swa_indices.size(1);
    p.swa_num_blocks = swa_cache.size(0);
    if (extra_cache.has_value()) {
        STD_TORCH_CHECK(extra_indices.has_value() && extra_lens.has_value(),
                        "extra indices/lens required with extra cache");
        p.extra_cache_ptr = extra_cache.value().data_ptr();
        p.extra_block_stride = extra_cache.value().stride(0);
        p.extra_indices_ptr = reinterpret_cast<const int *>(extra_indices.value().data_ptr());
        p.extra_lens_ptr = reinterpret_cast<const int *>(extra_lens.value().data_ptr());
        p.extra_topk = extra_indices.value().size(1);
        p.extra_num_blocks = extra_cache.value().size(0);
        p.extra_block_size = extra_cache.value().size(1);
    }

    // Partial (DCP) mode is BATCH-INVARIANT by construction: the split count
    // is derived below from per-token candidate widths only, never from the
    // batch size, so a token's fp reduction order does not depend on its
    // batchmates.
    int head_blocks = (H + 15) / 16;
    int max_total = p.swa_topk + (extra_cache.has_value() ? p.extra_topk : 0);
    // Batch-invariant AND parallel: derive the split count from the per-token
    // candidate width only. The combined op's sm_count*3/(T*head_blocks) term
    // is the batch-dependent part (same token, different batchmates, different
    // reduction order); the slots ladder below is a pure function of topk
    // widths, so it is identical for a token regardless of who shares the
    // batch, and it restores ~20-way split parallelism that num_splits=1
    // destroyed (T*head_blocks CTAs on 82 SMs was ~2% occupancy at decode).
    int num_splits = 64;  // start at the cap; cap_by_slots below shrinks it
    (void)head_blocks;
    bool decode_mma = sparse_mla_decode_fused_enabled() && sparse_mla_decode_mma_enabled();
    int slots_per_split = 32;
    if (decode_mma) {
        int tgt = (max_total + 15) / 16;
        tgt = (tgt + 15) / 16 * 16;
        slots_per_split = std::max(32, tgt);
    }
    if (const char *e = getenv("FLASH_MLA_SLOTS_PER_SPLIT")) { int v = atoi(e); if (v > 0) slots_per_split = v; }
    int cap_by_slots = (max_total + slots_per_split - 1) / slots_per_split;
    if (cap_by_slots < 1) cap_by_slots = 1;
    if (num_splits > cap_by_slots) num_splits = cap_by_slots;
    if (num_splits < 1) num_splits = 1;
    if (num_splits > 64) num_splits = 64;
    p.num_splits = num_splits;

    bool split = num_splits > 1;
    Tensor oaccum = torch::stable::new_empty(q, {split ? T : 1, H, num_splits, D});
    Tensor mlse = torch::stable::new_empty(q, {split ? T : 1, H, num_splits, 2}, ScalarType::Float);
    Tensor counter = torch::stable::new_empty(q, {split ? T * head_blocks : 1}, ScalarType::Int);
    p.oaccum_ptr = oaccum.data_ptr();
    p.mlse_ptr = reinterpret_cast<float *>(mlse.data_ptr());
    p.combine_counter_ptr = reinterpret_cast<int *>(counter.data_ptr());

    bool fused = split && sparse_mla_decode_fused_enabled();
    Tensor sel_kv = torch::stable::new_empty(q, {fused ? (int64_t)T * max_total : 1, D});
    p.sel_kv_ptr = fused ? sel_kv.data_ptr() : nullptr;
    p.sel_width = max_total;

    cudaStream_t stream = current_cuda_stream(device);
    run_sparse_mla_decode(p, stream);
    return {out, lse};
}

void boxed_fwd_sparse_decode_mla_partial(StableIValue *stack, uint64_t num_args, uint64_t num_outputs) {
    auto q = to<Tensor>(stack[0]);
    auto swa_cache = to<Tensor>(stack[1]);
    auto swa_indices = to<Tensor>(stack[2]);
    auto swa_lens = to<Tensor>(stack[3]);
    auto scale = to<double>(stack[4]);
    auto extra_cache = to<std::optional<Tensor>>(stack[5]);
    auto extra_indices = to<std::optional<Tensor>>(stack[6]);
    auto extra_lens = to<std::optional<Tensor>>(stack[7]);
    auto out = to<std::optional<Tensor>>(stack[8]);
    auto lse_out = to<std::optional<Tensor>>(stack[9]);
    auto res = mha_fwd_sparse_decode_mla_partial(q, swa_cache, swa_indices, swa_lens, scale,
                                                 extra_cache, extra_indices, extra_lens,
                                                 out, lse_out);
    stack[0] = from(res[0]);
    stack[1] = from(res[1]);
}

void boxed_fwd_sparse_int8_decode_mla(StableIValue *stack, uint64_t num_args, uint64_t num_outputs) {
    auto q = to<Tensor>(stack[0]);
    auto swa_cache = to<Tensor>(stack[1]);
    auto swa_scale = to<Tensor>(stack[2]);
    auto swa_indices = to<Tensor>(stack[3]);
    auto swa_lens = to<Tensor>(stack[4]);
    auto scale = to<double>(stack[5]);
    auto attn_sink = to<std::optional<Tensor>>(stack[6]);
    auto extra_cache = to<std::optional<Tensor>>(stack[7]);
    auto extra_scale = to<std::optional<Tensor>>(stack[8]);
    auto extra_indices = to<std::optional<Tensor>>(stack[9]);
    auto extra_lens = to<std::optional<Tensor>>(stack[10]);
    auto res = mha_fwd_sparse_int8_decode_mla(q, swa_cache, swa_scale,
                                              swa_indices, swa_lens,
                                              scale, attn_sink, extra_cache,
                                              extra_scale, extra_indices,
                                              extra_lens);
    stack[0] = from(res);
}

void boxed_fwd_sparse_fp4_decode_mla(StableIValue *stack, uint64_t num_args,
                                     uint64_t num_outputs) {
  auto q = to<Tensor>(stack[0]);
  auto swa_cache = to<Tensor>(stack[1]);
  auto swa_indices = to<Tensor>(stack[2]);
  auto swa_lens = to<Tensor>(stack[3]);
  auto scale = to<double>(stack[4]);
  auto attn_sink = to<std::optional<Tensor>>(stack[5]);
  auto extra_cache = to<std::optional<Tensor>>(stack[6]);
  auto extra_indices = to<std::optional<Tensor>>(stack[7]);
  auto extra_lens = to<std::optional<Tensor>>(stack[8]);
  auto res = mha_fwd_sparse_fp4_decode_mla(q, swa_cache, swa_indices, swa_lens,
                                           scale, attn_sink, extra_cache,
                                           extra_indices, extra_lens);
  stack[0] = from(res);
}

void boxed_fwd_sparse_prefill_mla(StableIValue *stack, uint64_t num_args, uint64_t num_outputs) {
    auto q = to<Tensor>(stack[0]);
    auto swa_cache = to<Tensor>(stack[1]);
    auto swa_indices = to<Tensor>(stack[2]);
    auto swa_lens = to<Tensor>(stack[3]);
    auto scale = to<double>(stack[4]);
    auto attn_sink = to<std::optional<Tensor>>(stack[5]);
    auto extra_cache = to<std::optional<Tensor>>(stack[6]);
    auto extra_indices = to<std::optional<Tensor>>(stack[7]);
    auto extra_lens = to<std::optional<Tensor>>(stack[8]);
    auto res = mha_fwd_sparse_prefill_mla(q, swa_cache, swa_indices, swa_lens,
                                          scale, attn_sink, extra_cache,
                                          extra_indices, extra_lens);
    stack[0] = from(res);
}

void boxed_fwd_sparse_fp4_prefill_mla(StableIValue *stack, uint64_t num_args,
                                      uint64_t num_outputs) {
  auto q = to<Tensor>(stack[0]);
  auto swa_cache = to<Tensor>(stack[1]);
  auto swa_indices = to<Tensor>(stack[2]);
  auto swa_lens = to<Tensor>(stack[3]);
  auto scale = to<double>(stack[4]);
  auto attn_sink = to<std::optional<Tensor>>(stack[5]);
  auto extra_cache = to<std::optional<Tensor>>(stack[6]);
  auto extra_indices = to<std::optional<Tensor>>(stack[7]);
  auto extra_lens = to<std::optional<Tensor>>(stack[8]);
  auto res = mha_fwd_sparse_fp4_prefill_mla(q, swa_cache, swa_indices, swa_lens,
                                            scale, attn_sink, extra_cache,
                                            extra_indices, extra_lens);
  stack[0] = from(res);
}

void boxed_fwd_sparse_int8_prefill_mla(StableIValue *stack, uint64_t num_args, uint64_t num_outputs) {
    auto q = to<Tensor>(stack[0]);
    auto swa_cache = to<Tensor>(stack[1]);
    auto swa_scale = to<Tensor>(stack[2]);
    auto swa_indices = to<Tensor>(stack[3]);
    auto swa_lens = to<Tensor>(stack[4]);
    auto scale = to<double>(stack[5]);
    auto attn_sink = to<std::optional<Tensor>>(stack[6]);
    auto extra_cache = to<std::optional<Tensor>>(stack[7]);
    auto extra_scale = to<std::optional<Tensor>>(stack[8]);
    auto extra_indices = to<std::optional<Tensor>>(stack[9]);
    auto extra_lens = to<std::optional<Tensor>>(stack[10]);
    auto res = mha_fwd_sparse_int8_prefill_mla(q, swa_cache, swa_scale,
                                               swa_indices, swa_lens,
                                               scale, attn_sink, extra_cache,
                                               extra_scale, extra_indices,
                                               extra_lens);
    stack[0] = from(res);
}

void boxed_debug_imma_m16n8k32_s8s8(StableIValue *stack, uint64_t num_args, uint64_t num_outputs) {
    auto a = to<Tensor>(stack[0]);
    auto b = to<Tensor>(stack[1]);
    auto res = debug_imma_m16n8k32_s8s8(a, b);
    stack[0] = from(res);
}

STABLE_TORCH_LIBRARY(flash_mla, m) {
    m.def("get_mla_metadata(Tensor seqlens_k, int num_heads_per_head_k, int num_heads_k) -> (Tensor, Tensor)");
    m.def("fwd_kvcache_mla(Tensor q, Tensor kcache, Tensor? vcache, int head_size_v, "
          "Tensor seqlens_k, Tensor block_table, float softmax_scale, bool is_causal, "
          "Tensor tile_scheduler_metadata, Tensor num_splits, bool warp_spec) -> (Tensor, Tensor)");
    m.def("fwd_sparse_decode_mla(Tensor q, Tensor swa_cache, Tensor swa_indices, Tensor swa_lens, "
          "float scale, Tensor? attn_sink, Tensor? extra_cache, Tensor? extra_indices, "
          "Tensor? extra_lens) -> Tensor");
    m.def("fwd_sparse_fp4_decode_mla(Tensor q, Tensor swa_cache, Tensor "
          "swa_indices, Tensor swa_lens, "
          "float scale, Tensor? attn_sink, Tensor? extra_cache, Tensor? "
          "extra_indices, "
          "Tensor? extra_lens) -> Tensor");
    // PARTIAL (context-parallel) decode: normalized PRE-SINK out + natural-log
    // fp32 lse, for a cross-rank LSE merge that adds the sink exactly once.
    // No attn_sink argument by design. out/lse_out are optional caller-owned
    // destinations so a CUDA-graph capture can bake in stable addresses.
    m.def("fwd_sparse_decode_mla_partial(Tensor q, Tensor swa_cache, Tensor swa_indices, "
          "Tensor swa_lens, float scale, Tensor? extra_cache, Tensor? extra_indices, "
          "Tensor? extra_lens, Tensor(a!)? out, Tensor(b!)? lse_out) -> (Tensor, Tensor)");
    m.def("fwd_sparse_prefill_mla(Tensor q, Tensor swa_cache, Tensor swa_indices, Tensor swa_lens, "
          "float scale, Tensor? attn_sink, Tensor? extra_cache, Tensor? extra_indices, "
          "Tensor? extra_lens) -> Tensor");
    m.def("fwd_sparse_fp4_prefill_mla(Tensor q, Tensor swa_cache, Tensor "
          "swa_indices, Tensor swa_lens, "
          "float scale, Tensor? attn_sink, Tensor? extra_cache, Tensor? "
          "extra_indices, "
          "Tensor? extra_lens) -> Tensor");
    m.def("fwd_sparse_int8_prefill_mla(Tensor q, Tensor swa_cache, Tensor swa_scale, "
          "Tensor swa_indices, Tensor swa_lens, float scale, Tensor? attn_sink, "
          "Tensor? extra_cache, Tensor? extra_scale, Tensor? extra_indices, Tensor? extra_lens) -> Tensor");
    m.def("fwd_sparse_int8_decode_mla(Tensor q, Tensor swa_cache, Tensor swa_scale, "
          "Tensor swa_indices, Tensor swa_lens, float scale, Tensor? attn_sink, "
          "Tensor? extra_cache, Tensor? extra_scale, Tensor? extra_indices, Tensor? extra_lens) -> Tensor");
    m.def("debug_imma_m16n8k32_s8s8(Tensor a, Tensor b) -> Tensor");
}

STABLE_TORCH_LIBRARY_IMPL(flash_mla, CUDA, m) {
    m.impl("get_mla_metadata", &boxed_get_mla_metadata);
    m.impl("fwd_kvcache_mla", &boxed_fwd_kvcache_mla);
    m.impl("fwd_sparse_decode_mla", &boxed_fwd_sparse_decode_mla);
    m.impl("fwd_sparse_fp4_decode_mla", &boxed_fwd_sparse_fp4_decode_mla);
    m.impl("fwd_sparse_decode_mla_partial", &boxed_fwd_sparse_decode_mla_partial);
    m.impl("fwd_sparse_prefill_mla", &boxed_fwd_sparse_prefill_mla);
    m.impl("fwd_sparse_fp4_prefill_mla", &boxed_fwd_sparse_fp4_prefill_mla);
    m.impl("fwd_sparse_int8_prefill_mla", &boxed_fwd_sparse_int8_prefill_mla);
    m.impl("fwd_sparse_int8_decode_mla", &boxed_fwd_sparse_int8_decode_mla);
    m.impl("debug_imma_m16n8k32_s8s8", &boxed_debug_imma_m16n8k32_s8s8);
}

// Dummy module so `import flash_mla_cuda` loads the .so and runs the
// STABLE_TORCH_LIBRARY static initializers above (registering torch.ops.flash_mla.*).
extern "C" {
PyObject *PyInit_flash_mla_cuda(void) {
    static struct PyModuleDef module_def = {
        PyModuleDef_HEAD_INIT,
        "flash_mla_cuda",
        NULL,
        -1,
        NULL,
    };
    return PyModule_Create(&module_def);
}
}
