{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1525426778782 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1525426778785 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May  4 11:39:38 2018 " "Processing started: Fri May  4 11:39:38 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1525426778785 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525426778785 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off GECKO -c GECKO " "Command: quartus_map --read_settings_files=on --write_settings_files=off GECKO -c GECKO" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525426778785 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1525426779082 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Only one processor detected - disabling parallel compilation" {  } {  } 0 20029 "Only one processor detected - disabling parallel compilation" 0 0 "Analysis & Synthesis" 0 -1 1525426779082 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../vhdl/extend2.vhd " "Can't analyze file -- file ../vhdl/extend2.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1525426796210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mnt/hgfs/ArchSoC/Lab07/vhdl/instruction_ROM_Block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /mnt/hgfs/ArchSoC/Lab07/vhdl/instruction_ROM_Block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instruction_rom_block-SYN " "Found design unit 1: instruction_rom_block-SYN" {  } { { "../vhdl/instruction_ROM_Block.vhd" "" { Text "/mnt/hgfs/ArchSoC/Lab07/vhdl/instruction_ROM_Block.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525426796670 ""} { "Info" "ISGN_ENTITY_NAME" "1 instruction_ROM_Block " "Found entity 1: instruction_ROM_Block" {  } { { "../vhdl/instruction_ROM_Block.vhd" "" { Text "/mnt/hgfs/ArchSoC/Lab07/vhdl/instruction_ROM_Block.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525426796670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525426796670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mnt/hgfs/ArchSoC/Lab07/vhdl/data_ROM_Block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /mnt/hgfs/ArchSoC/Lab07/vhdl/data_ROM_Block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_rom_block-SYN " "Found design unit 1: data_rom_block-SYN" {  } { { "../vhdl/data_ROM_Block.vhd" "" { Text "/mnt/hgfs/ArchSoC/Lab07/vhdl/data_ROM_Block.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525426796676 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_ROM_Block " "Found entity 1: data_ROM_Block" {  } { { "../vhdl/data_ROM_Block.vhd" "" { Text "/mnt/hgfs/ArchSoC/Lab07/vhdl/data_ROM_Block.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525426796676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525426796676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.qxp 1 1 " "Found 1 design units, including 1 entities, in source file register_file.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "register_file.qxp" "" { Text "/mnt/hgfs/ArchSoC/Lab07/quartus/register_file.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525426796821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525426796821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x32.qxp 1 1 " "Found 1 design units, including 1 entities, in source file mux2x32.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x32 " "Found entity 1: mux2x32" {  } { { "mux2x32.qxp" "" { Text "/mnt/hgfs/ArchSoC/Lab07/quartus/mux2x32.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525426796943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525426796943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x16.qxp 1 1 " "Found 1 design units, including 1 entities, in source file mux2x16.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x16 " "Found entity 1: mux2x16" {  } { { "mux2x16.qxp" "" { Text "/mnt/hgfs/ArchSoC/Lab07/quartus/mux2x16.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525426797036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525426797036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x5.qxp 1 1 " "Found 1 design units, including 1 entities, in source file mux2x5.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x5 " "Found entity 1: mux2x5" {  } { { "mux2x5.qxp" "" { Text "/mnt/hgfs/ArchSoC/Lab07/quartus/mux2x5.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525426797139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525426797139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IR.qxp 1 1 " "Found 1 design units, including 1 entities, in source file IR.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 IR " "Found entity 1: IR" {  } { { "IR.qxp" "" { Text "/mnt/hgfs/ArchSoC/Lab07/quartus/IR.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525426797229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525426797229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extend.qxp 1 1 " "Found 1 design units, including 1 entities, in source file extend.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 extend " "Found entity 1: extend" {  } { { "extend.qxp" "" { Text "/mnt/hgfs/ArchSoC/Lab07/quartus/extend.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525426797333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525426797333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.qxp 1 1 " "Found 1 design units, including 1 entities, in source file decoder.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.qxp" "" { Text "/mnt/hgfs/ArchSoC/Lab07/quartus/decoder.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525426797435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525426797435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.qxp 1 1 " "Found 1 design units, including 1 entities, in source file ALU.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.qxp" "" { Text "/mnt/hgfs/ArchSoC/Lab07/quartus/ALU.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525426797544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525426797544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mnt/hgfs/ArchSoC/Lab07/vhdl/rgb_led96.vhd 4 1 " "Found 4 design units, including 1 entities, in source file /mnt/hgfs/ArchSoC/Lab07/vhdl/rgb_led96.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pack " "Found design unit 1: pack" {  } { { "../vhdl/rgb_led96.vhd" "" { Text "/mnt/hgfs/ArchSoC/Lab07/vhdl/rgb_led96.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525426797550 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 pack-body " "Found design unit 2: pack-body" {  } { { "../vhdl/rgb_led96.vhd" "" { Text "/mnt/hgfs/ArchSoC/Lab07/vhdl/rgb_led96.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525426797550 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 rgb_led96-arch " "Found design unit 3: rgb_led96-arch" {  } { { "../vhdl/rgb_led96.vhd" "" { Text "/mnt/hgfs/ArchSoC/Lab07/vhdl/rgb_led96.vhd" 80 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525426797550 ""} { "Info" "ISGN_ENTITY_NAME" "1 rgb_led96 " "Found entity 1: rgb_led96" {  } { { "../vhdl/rgb_led96.vhd" "" { Text "/mnt/hgfs/ArchSoC/Lab07/vhdl/rgb_led96.vhd" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525426797550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525426797550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mnt/hgfs/ArchSoC/Lab07/vhdl/instruction_ROM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /mnt/hgfs/ArchSoC/Lab07/vhdl/instruction_ROM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 InsTRUctIOn_rOM-id_S_10643F3b_2FC543EB_e " "Found design unit 1: InsTRUctIOn_rOM-id_S_10643F3b_2FC543EB_e" {  } { { "../vhdl/instruction_ROM.vhd" "" { Text "/mnt/hgfs/ArchSoC/Lab07/vhdl/instruction_ROM.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525426797555 ""} { "Info" "ISGN_ENTITY_NAME" "1 iNStrUctiOn_RoM " "Found entity 1: iNStrUctiOn_RoM" {  } { { "../vhdl/instruction_ROM.vhd" "" { Text "/mnt/hgfs/ArchSoC/Lab07/vhdl/instruction_ROM.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525426797555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525426797555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mnt/hgfs/ArchSoC/Lab07/vhdl/data_ROM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /mnt/hgfs/ArchSoC/Lab07/vhdl/data_ROM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DATA_roM-id_S_10643F3b_2fc543EB_e " "Found design unit 1: DATA_roM-id_S_10643F3b_2fc543EB_e" {  } { { "../vhdl/data_ROM.vhd" "" { Text "/mnt/hgfs/ArchSoC/Lab07/vhdl/data_ROM.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525426797563 ""} { "Info" "ISGN_ENTITY_NAME" "1 DATa_rOM " "Found entity 1: DATa_rOM" {  } { { "../vhdl/data_ROM.vhd" "" { Text "/mnt/hgfs/ArchSoC/Lab07/vhdl/data_ROM.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525426797563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525426797563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mnt/hgfs/ArchSoC/Lab07/vhdl/pipeline_reg_MW.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /mnt/hgfs/ArchSoC/Lab07/vhdl/pipeline_reg_MW.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pipeline_reg_MW-synth " "Found design unit 1: pipeline_reg_MW-synth" {  } { { "../vhdl/pipeline_reg_MW.vhd" "" { Text "/mnt/hgfs/ArchSoC/Lab07/vhdl/pipeline_reg_MW.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525426797570 ""} { "Info" "ISGN_ENTITY_NAME" "1 pipeline_reg_MW " "Found entity 1: pipeline_reg_MW" {  } { { "../vhdl/pipeline_reg_MW.vhd" "" { Text "/mnt/hgfs/ArchSoC/Lab07/vhdl/pipeline_reg_MW.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525426797570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525426797570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mnt/hgfs/ArchSoC/Lab07/vhdl/pipeline_reg_FD.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /mnt/hgfs/ArchSoC/Lab07/vhdl/pipeline_reg_FD.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pipeline_reg_FD-synth " "Found design unit 1: pipeline_reg_FD-synth" {  } { { "../vhdl/pipeline_reg_FD.vhd" "" { Text "/mnt/hgfs/ArchSoC/Lab07/vhdl/pipeline_reg_FD.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525426797577 ""} { "Info" "ISGN_ENTITY_NAME" "1 pipeline_reg_FD " "Found entity 1: pipeline_reg_FD" {  } { { "../vhdl/pipeline_reg_FD.vhd" "" { Text "/mnt/hgfs/ArchSoC/Lab07/vhdl/pipeline_reg_FD.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525426797577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525426797577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mnt/hgfs/ArchSoC/Lab07/vhdl/pipeline_reg_EM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /mnt/hgfs/ArchSoC/Lab07/vhdl/pipeline_reg_EM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pipeline_reg_EM-synth " "Found design unit 1: pipeline_reg_EM-synth" {  } { { "../vhdl/pipeline_reg_EM.vhd" "" { Text "/mnt/hgfs/ArchSoC/Lab07/vhdl/pipeline_reg_EM.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525426797582 ""} { "Info" "ISGN_ENTITY_NAME" "1 pipeline_reg_EM " "Found entity 1: pipeline_reg_EM" {  } { { "../vhdl/pipeline_reg_EM.vhd" "" { Text "/mnt/hgfs/ArchSoC/Lab07/vhdl/pipeline_reg_EM.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525426797582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525426797582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mnt/hgfs/ArchSoC/Lab07/vhdl/pipeline_reg_DE.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /mnt/hgfs/ArchSoC/Lab07/vhdl/pipeline_reg_DE.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pipeline_reg_DE-synth " "Found design unit 1: pipeline_reg_DE-synth" {  } { { "../vhdl/pipeline_reg_DE.vhd" "" { Text "/mnt/hgfs/ArchSoC/Lab07/vhdl/pipeline_reg_DE.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525426797588 ""} { "Info" "ISGN_ENTITY_NAME" "1 pipeline_reg_DE " "Found entity 1: pipeline_reg_DE" {  } { { "../vhdl/pipeline_reg_DE.vhd" "" { Text "/mnt/hgfs/ArchSoC/Lab07/vhdl/pipeline_reg_DE.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525426797588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525426797588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "GECKO.bdf 1 1 " "Found 1 design units, including 1 entities, in source file GECKO.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 GECKO " "Found entity 1: GECKO" {  } { { "GECKO.bdf" "" { Schematic "/mnt/hgfs/ArchSoC/Lab07/quartus/GECKO.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525426797592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525426797592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU.bdf 1 1 " "Found 1 design units, including 1 entities, in source file CPU.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.bdf" "" { Schematic "/mnt/hgfs/ArchSoC/Lab07/quartus/CPU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525426797596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525426797596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mnt/hgfs/ArchSoC/Lab07/vhdl/buttons.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /mnt/hgfs/ArchSoC/Lab07/vhdl/buttons.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 buttons-synth " "Found design unit 1: buttons-synth" {  } { { "../vhdl/buttons.vhd" "" { Text "/mnt/hgfs/ArchSoC/Lab07/vhdl/buttons.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525426797601 ""} { "Info" "ISGN_ENTITY_NAME" "1 buttons " "Found entity 1: buttons" {  } { { "../vhdl/buttons.vhd" "" { Text "/mnt/hgfs/ArchSoC/Lab07/vhdl/buttons.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525426797601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525426797601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mnt/hgfs/ArchSoC/Lab07/vhdl/controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /mnt/hgfs/ArchSoC/Lab07/vhdl/controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controller-synth " "Found design unit 1: controller-synth" {  } { { "../vhdl/controller.vhd" "" { Text "/mnt/hgfs/ArchSoC/Lab07/vhdl/controller.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525426797607 ""} { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "../vhdl/controller.vhd" "" { Text "/mnt/hgfs/ArchSoC/Lab07/vhdl/controller.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525426797607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525426797607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mnt/hgfs/ArchSoC/Lab07/vhdl/LEDs.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /mnt/hgfs/ArchSoC/Lab07/vhdl/LEDs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LEDs-synth " "Found design unit 1: LEDs-synth" {  } { { "../vhdl/LEDs.vhd" "" { Text "/mnt/hgfs/ArchSoC/Lab07/vhdl/LEDs.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525426797612 ""} { "Info" "ISGN_ENTITY_NAME" "1 LEDs " "Found entity 1: LEDs" {  } { { "../vhdl/LEDs.vhd" "" { Text "/mnt/hgfs/ArchSoC/Lab07/vhdl/LEDs.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525426797612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525426797612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mnt/hgfs/ArchSoC/Lab07/vhdl/PC.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /mnt/hgfs/ArchSoC/Lab07/vhdl/PC.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-synth " "Found design unit 1: PC-synth" {  } { { "../vhdl/PC.vhd" "" { Text "/mnt/hgfs/ArchSoC/Lab07/vhdl/PC.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525426797618 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "../vhdl/PC.vhd" "" { Text "/mnt/hgfs/ArchSoC/Lab07/vhdl/PC.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525426797618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525426797618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mnt/hgfs/ArchSoC/Lab07/vhdl/RAM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /mnt/hgfs/ArchSoC/Lab07/vhdl/RAM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM-ID_s_10643F3B_2fc543eB_E " "Found design unit 1: RAM-ID_s_10643F3B_2fc543eB_E" {  } { { "../vhdl/RAM.vhd" "" { Text "/mnt/hgfs/ArchSoC/Lab07/vhdl/RAM.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525426797624 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "../vhdl/RAM.vhd" "" { Text "/mnt/hgfs/ArchSoC/Lab07/vhdl/RAM.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525426797624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525426797624 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "GECKO " "Elaborating entity \"GECKO\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1525426797721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LEDs LEDs:LEDs_0 " "Elaborating entity \"LEDs\" for hierarchy \"LEDs:LEDs_0\"" {  } { { "GECKO.bdf" "LEDs_0" { Schematic "/mnt/hgfs/ArchSoC/Lab07/quartus/GECKO.bdf" { { 160 1040 1176 336 "LEDs_0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525426797725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder decoder:decoder_0 " "Elaborating entity \"decoder\" for hierarchy \"decoder:decoder_0\"" {  } { { "GECKO.bdf" "decoder_0" { Schematic "/mnt/hgfs/ArchSoC/Lab07/quartus/GECKO.bdf" { { 96 408 544 232 "decoder_0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525426797731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU CPU:inst " "Elaborating entity \"CPU\" for hierarchy \"CPU:inst\"" {  } { { "GECKO.bdf" "inst" { Schematic "/mnt/hgfs/ArchSoC/Lab07/quartus/GECKO.bdf" { { 328 168 376 456 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525426797763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline_reg_DE CPU:inst\|pipeline_reg_DE:inst5 " "Elaborating entity \"pipeline_reg_DE\" for hierarchy \"CPU:inst\|pipeline_reg_DE:inst5\"" {  } { { "CPU.bdf" "inst5" { Schematic "/mnt/hgfs/ArchSoC/Lab07/quartus/CPU.bdf" { { -296 1096 1352 8 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525426797793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller CPU:inst\|controller:inst7 " "Elaborating entity \"controller\" for hierarchy \"CPU:inst\|controller:inst7\"" {  } { { "CPU.bdf" "inst7" { Schematic "/mnt/hgfs/ArchSoC/Lab07/quartus/CPU.bdf" { { -296 552 752 -24 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525426797816 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "branch_op controller.vhd(137) " "VHDL Process Statement warning at controller.vhd(137): inferring latch(es) for signal or variable \"branch_op\", which holds its previous value in one or more paths through the process" {  } { { "../vhdl/controller.vhd" "" { Text "/mnt/hgfs/ArchSoC/Lab07/vhdl/controller.vhd" 137 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1525426797820 "|GECKO|CPU:inst|controller:inst7"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "imm_signed controller.vhd(137) " "VHDL Process Statement warning at controller.vhd(137): inferring latch(es) for signal or variable \"imm_signed\", which holds its previous value in one or more paths through the process" {  } { { "../vhdl/controller.vhd" "" { Text "/mnt/hgfs/ArchSoC/Lab07/vhdl/controller.vhd" 137 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1525426797820 "|GECKO|CPU:inst|controller:inst7"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "pc_sel_a controller.vhd(137) " "VHDL Process Statement warning at controller.vhd(137): inferring latch(es) for signal or variable \"pc_sel_a\", which holds its previous value in one or more paths through the process" {  } { { "../vhdl/controller.vhd" "" { Text "/mnt/hgfs/ArchSoC/Lab07/vhdl/controller.vhd" 137 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1525426797820 "|GECKO|CPU:inst|controller:inst7"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "pc_sel_imm controller.vhd(137) " "VHDL Process Statement warning at controller.vhd(137): inferring latch(es) for signal or variable \"pc_sel_imm\", which holds its previous value in one or more paths through the process" {  } { { "../vhdl/controller.vhd" "" { Text "/mnt/hgfs/ArchSoC/Lab07/vhdl/controller.vhd" 137 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1525426797820 "|GECKO|CPU:inst|controller:inst7"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rf_wren controller.vhd(137) " "VHDL Process Statement warning at controller.vhd(137): inferring latch(es) for signal or variable \"rf_wren\", which holds its previous value in one or more paths through the process" {  } { { "../vhdl/controller.vhd" "" { Text "/mnt/hgfs/ArchSoC/Lab07/vhdl/controller.vhd" 137 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1525426797820 "|GECKO|CPU:inst|controller:inst7"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sel_b controller.vhd(137) " "VHDL Process Statement warning at controller.vhd(137): inferring latch(es) for signal or variable \"sel_b\", which holds its previous value in one or more paths through the process" {  } { { "../vhdl/controller.vhd" "" { Text "/mnt/hgfs/ArchSoC/Lab07/vhdl/controller.vhd" 137 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1525426797820 "|GECKO|CPU:inst|controller:inst7"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sel_mem controller.vhd(137) " "VHDL Process Statement warning at controller.vhd(137): inferring latch(es) for signal or variable \"sel_mem\", which holds its previous value in one or more paths through the process" {  } { { "../vhdl/controller.vhd" "" { Text "/mnt/hgfs/ArchSoC/Lab07/vhdl/controller.vhd" 137 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1525426797820 "|GECKO|CPU:inst|controller:inst7"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sel_pc controller.vhd(137) " "VHDL Process Statement warning at controller.vhd(137): inferring latch(es) for signal or variable \"sel_pc\", which holds its previous value in one or more paths through the process" {  } { { "../vhdl/controller.vhd" "" { Text "/mnt/hgfs/ArchSoC/Lab07/vhdl/controller.vhd" 137 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1525426797821 "|GECKO|CPU:inst|controller:inst7"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sel_ra controller.vhd(137) " "VHDL Process Statement warning at controller.vhd(137): inferring latch(es) for signal or variable \"sel_ra\", which holds its previous value in one or more paths through the process" {  } { { "../vhdl/controller.vhd" "" { Text "/mnt/hgfs/ArchSoC/Lab07/vhdl/controller.vhd" 137 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1525426797821 "|GECKO|CPU:inst|controller:inst7"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sel_rC controller.vhd(137) " "VHDL Process Statement warning at controller.vhd(137): inferring latch(es) for signal or variable \"sel_rC\", which holds its previous value in one or more paths through the process" {  } { { "../vhdl/controller.vhd" "" { Text "/mnt/hgfs/ArchSoC/Lab07/vhdl/controller.vhd" 137 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1525426797821 "|GECKO|CPU:inst|controller:inst7"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "read controller.vhd(137) " "VHDL Process Statement warning at controller.vhd(137): inferring latch(es) for signal or variable \"read\", which holds its previous value in one or more paths through the process" {  } { { "../vhdl/controller.vhd" "" { Text "/mnt/hgfs/ArchSoC/Lab07/vhdl/controller.vhd" 137 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1525426797821 "|GECKO|CPU:inst|controller:inst7"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "write controller.vhd(137) " "VHDL Process Statement warning at controller.vhd(137): inferring latch(es) for signal or variable \"write\", which holds its previous value in one or more paths through the process" {  } { { "../vhdl/controller.vhd" "" { Text "/mnt/hgfs/ArchSoC/Lab07/vhdl/controller.vhd" 137 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1525426797821 "|GECKO|CPU:inst|controller:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write controller.vhd(137) " "Inferred latch for \"write\" at controller.vhd(137)" {  } { { "../vhdl/controller.vhd" "" { Text "/mnt/hgfs/ArchSoC/Lab07/vhdl/controller.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525426797822 "|GECKO|CPU:inst|controller:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read controller.vhd(137) " "Inferred latch for \"read\" at controller.vhd(137)" {  } { { "../vhdl/controller.vhd" "" { Text "/mnt/hgfs/ArchSoC/Lab07/vhdl/controller.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525426797822 "|GECKO|CPU:inst|controller:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel_rC controller.vhd(137) " "Inferred latch for \"sel_rC\" at controller.vhd(137)" {  } { { "../vhdl/controller.vhd" "" { Text "/mnt/hgfs/ArchSoC/Lab07/vhdl/controller.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525426797822 "|GECKO|CPU:inst|controller:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel_ra controller.vhd(137) " "Inferred latch for \"sel_ra\" at controller.vhd(137)" {  } { { "../vhdl/controller.vhd" "" { Text "/mnt/hgfs/ArchSoC/Lab07/vhdl/controller.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525426797822 "|GECKO|CPU:inst|controller:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel_pc controller.vhd(137) " "Inferred latch for \"sel_pc\" at controller.vhd(137)" {  } { { "../vhdl/controller.vhd" "" { Text "/mnt/hgfs/ArchSoC/Lab07/vhdl/controller.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525426797822 "|GECKO|CPU:inst|controller:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel_mem controller.vhd(137) " "Inferred latch for \"sel_mem\" at controller.vhd(137)" {  } { { "../vhdl/controller.vhd" "" { Text "/mnt/hgfs/ArchSoC/Lab07/vhdl/controller.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525426797822 "|GECKO|CPU:inst|controller:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel_b controller.vhd(137) " "Inferred latch for \"sel_b\" at controller.vhd(137)" {  } { { "../vhdl/controller.vhd" "" { Text "/mnt/hgfs/ArchSoC/Lab07/vhdl/controller.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525426797822 "|GECKO|CPU:inst|controller:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_wren controller.vhd(137) " "Inferred latch for \"rf_wren\" at controller.vhd(137)" {  } { { "../vhdl/controller.vhd" "" { Text "/mnt/hgfs/ArchSoC/Lab07/vhdl/controller.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525426797823 "|GECKO|CPU:inst|controller:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_sel_imm controller.vhd(137) " "Inferred latch for \"pc_sel_imm\" at controller.vhd(137)" {  } { { "../vhdl/controller.vhd" "" { Text "/mnt/hgfs/ArchSoC/Lab07/vhdl/controller.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525426797823 "|GECKO|CPU:inst|controller:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_sel_a controller.vhd(137) " "Inferred latch for \"pc_sel_a\" at controller.vhd(137)" {  } { { "../vhdl/controller.vhd" "" { Text "/mnt/hgfs/ArchSoC/Lab07/vhdl/controller.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525426797823 "|GECKO|CPU:inst|controller:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_signed controller.vhd(137) " "Inferred latch for \"imm_signed\" at controller.vhd(137)" {  } { { "../vhdl/controller.vhd" "" { Text "/mnt/hgfs/ArchSoC/Lab07/vhdl/controller.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525426797823 "|GECKO|CPU:inst|controller:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "branch_op controller.vhd(137) " "Inferred latch for \"branch_op\" at controller.vhd(137)" {  } { { "../vhdl/controller.vhd" "" { Text "/mnt/hgfs/ArchSoC/Lab07/vhdl/controller.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525426797823 "|GECKO|CPU:inst|controller:inst7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline_reg_FD CPU:inst\|pipeline_reg_FD:inst3 " "Elaborating entity \"pipeline_reg_FD\" for hierarchy \"CPU:inst\|pipeline_reg_FD:inst3\"" {  } { { "CPU.bdf" "inst3" { Schematic "/mnt/hgfs/ArchSoC/Lab07/quartus/CPU.bdf" { { -88 208 464 24 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525426797837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC CPU:inst\|PC:inst6 " "Elaborating entity \"PC\" for hierarchy \"CPU:inst\|PC:inst6\"" {  } { { "CPU.bdf" "inst6" { Schematic "/mnt/hgfs/ArchSoC/Lab07/quartus/CPU.bdf" { { 24 -88 136 232 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525426797866 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_next_addr PC.vhd(47) " "VHDL Process Statement warning at PC.vhd(47): signal \"s_next_addr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../vhdl/PC.vhd" "" { Text "/mnt/hgfs/ArchSoC/Lab07/vhdl/PC.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1525426797869 "|GECKO|CPU:inst|PC:inst6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU CPU:inst\|ALU:alu_0 " "Elaborating entity \"ALU\" for hierarchy \"CPU:inst\|ALU:alu_0\"" {  } { { "CPU.bdf" "alu_0" { Schematic "/mnt/hgfs/ArchSoC/Lab07/quartus/CPU.bdf" { { -344 1752 1840 -232 "alu_0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525426797888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x32 CPU:inst\|mux2x32:mux_b " "Elaborating entity \"mux2x32\" for hierarchy \"CPU:inst\|mux2x32:mux_b\"" {  } { { "CPU.bdf" "mux_b" { Schematic "/mnt/hgfs/ArchSoC/Lab07/quartus/CPU.bdf" { { -280 1592 1648 -184 "mux_b" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525426798713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file CPU:inst\|register_file:register_file_0 " "Elaborating entity \"register_file\" for hierarchy \"CPU:inst\|register_file:register_file_0\"" {  } { { "CPU.bdf" "register_file_0" { Schematic "/mnt/hgfs/ArchSoC/Lab07/quartus/CPU.bdf" { { -592 632 784 -448 "register_file_0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525426798853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline_reg_MW CPU:inst\|pipeline_reg_MW:inst2 " "Elaborating entity \"pipeline_reg_MW\" for hierarchy \"CPU:inst\|pipeline_reg_MW:inst2\"" {  } { { "CPU.bdf" "inst2" { Schematic "/mnt/hgfs/ArchSoC/Lab07/quartus/CPU.bdf" { { -216 2600 2832 -72 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525426799286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline_reg_EM CPU:inst\|pipeline_reg_EM:inst4 " "Elaborating entity \"pipeline_reg_EM\" for hierarchy \"CPU:inst\|pipeline_reg_EM:inst4\"" {  } { { "CPU.bdf" "inst4" { Schematic "/mnt/hgfs/ArchSoC/Lab07/quartus/CPU.bdf" { { -200 2168 2400 -56 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525426799298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extend CPU:inst\|extend:inst9 " "Elaborating entity \"extend\" for hierarchy \"CPU:inst\|extend:inst9\"" {  } { { "CPU.bdf" "inst9" { Schematic "/mnt/hgfs/ArchSoC/Lab07/quartus/CPU.bdf" { { -96 1592 1776 -16 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525426799438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x5 CPU:inst\|mux2x5:mux_ra " "Elaborating entity \"mux2x5\" for hierarchy \"CPU:inst\|mux2x5:mux_ra\"" {  } { { "CPU.bdf" "mux_ra" { Schematic "/mnt/hgfs/ArchSoC/Lab07/quartus/CPU.bdf" { { 64 920 976 160 "mux_ra" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525426799774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:RAM_0 " "Elaborating entity \"RAM\" for hierarchy \"RAM:RAM_0\"" {  } { { "GECKO.bdf" "RAM_0" { Schematic "/mnt/hgfs/ArchSoC/Lab07/quartus/GECKO.bdf" { { 176 816 960 296 "RAM_0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525426799998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DATa_rOM DATa_rOM:inst3 " "Elaborating entity \"DATa_rOM\" for hierarchy \"DATa_rOM:inst3\"" {  } { { "GECKO.bdf" "inst3" { Schematic "/mnt/hgfs/ArchSoC/Lab07/quartus/GECKO.bdf" { { 176 616 736 296 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525426800019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_ROM_Block DATa_rOM:inst3\|data_ROM_Block:iD_S_5C1c22e5_6Fcf72ff_e " "Elaborating entity \"data_ROM_Block\" for hierarchy \"DATa_rOM:inst3\|data_ROM_Block:iD_S_5C1c22e5_6Fcf72ff_e\"" {  } { { "../vhdl/data_ROM.vhd" "iD_S_5C1c22e5_6Fcf72ff_e" { Text "/mnt/hgfs/ArchSoC/Lab07/vhdl/data_ROM.vhd" 1 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525426800046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DATa_rOM:inst3\|data_ROM_Block:iD_S_5C1c22e5_6Fcf72ff_e\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"DATa_rOM:inst3\|data_ROM_Block:iD_S_5C1c22e5_6Fcf72ff_e\|altsyncram:altsyncram_component\"" {  } { { "../vhdl/data_ROM_Block.vhd" "altsyncram_component" { Text "/mnt/hgfs/ArchSoC/Lab07/vhdl/data_ROM_Block.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525426800266 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DATa_rOM:inst3\|data_ROM_Block:iD_S_5C1c22e5_6Fcf72ff_e\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"DATa_rOM:inst3\|data_ROM_Block:iD_S_5C1c22e5_6Fcf72ff_e\|altsyncram:altsyncram_component\"" {  } { { "../vhdl/data_ROM_Block.vhd" "" { Text "/mnt/hgfs/ArchSoC/Lab07/vhdl/data_ROM_Block.vhd" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525426800287 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DATa_rOM:inst3\|data_ROM_Block:iD_S_5C1c22e5_6Fcf72ff_e\|altsyncram:altsyncram_component " "Instantiated megafunction \"DATa_rOM:inst3\|data_ROM_Block:iD_S_5C1c22e5_6Fcf72ff_e\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525426800287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525426800287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525426800287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../quartus/data_ROM.hex " "Parameter \"init_file\" = \"../quartus/data_ROM.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525426800287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525426800287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525426800287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525426800287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525426800287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525426800287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525426800287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525426800287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525426800287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525426800287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525426800287 ""}  } { { "../vhdl/data_ROM_Block.vhd" "" { Text "/mnt/hgfs/ArchSoC/Lab07/vhdl/data_ROM_Block.vhd" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1525426800287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_k7b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_k7b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_k7b1 " "Found entity 1: altsyncram_k7b1" {  } { { "db/altsyncram_k7b1.tdf" "" { Text "/mnt/hgfs/ArchSoC/Lab07/quartus/db/altsyncram_k7b1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525426800365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525426800365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_k7b1 DATa_rOM:inst3\|data_ROM_Block:iD_S_5C1c22e5_6Fcf72ff_e\|altsyncram:altsyncram_component\|altsyncram_k7b1:auto_generated " "Elaborating entity \"altsyncram_k7b1\" for hierarchy \"DATa_rOM:inst3\|data_ROM_Block:iD_S_5C1c22e5_6Fcf72ff_e\|altsyncram:altsyncram_component\|altsyncram_k7b1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/simon/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525426800366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buttons buttons:buttons_0 " "Elaborating entity \"buttons\" for hierarchy \"buttons:buttons_0\"" {  } { { "GECKO.bdf" "buttons_0" { Schematic "/mnt/hgfs/ArchSoC/Lab07/quartus/GECKO.bdf" { { 160 1248 1384 336 "buttons_0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525426800478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iNStrUctiOn_RoM iNStrUctiOn_RoM:inst4 " "Elaborating entity \"iNStrUctiOn_RoM\" for hierarchy \"iNStrUctiOn_RoM:inst4\"" {  } { { "GECKO.bdf" "inst4" { Schematic "/mnt/hgfs/ArchSoC/Lab07/quartus/GECKO.bdf" { { 144 168 288 288 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525426800495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_ROM_Block iNStrUctiOn_RoM:inst4\|instruction_ROM_Block:iD_S_36FDD56D_59c20fa9_E " "Elaborating entity \"instruction_ROM_Block\" for hierarchy \"iNStrUctiOn_RoM:inst4\|instruction_ROM_Block:iD_S_36FDD56D_59c20fa9_E\"" {  } { { "../vhdl/instruction_ROM.vhd" "iD_S_36FDD56D_59c20fa9_E" { Text "/mnt/hgfs/ArchSoC/Lab07/vhdl/instruction_ROM.vhd" 1 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525426800515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram iNStrUctiOn_RoM:inst4\|instruction_ROM_Block:iD_S_36FDD56D_59c20fa9_E\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"iNStrUctiOn_RoM:inst4\|instruction_ROM_Block:iD_S_36FDD56D_59c20fa9_E\|altsyncram:altsyncram_component\"" {  } { { "../vhdl/instruction_ROM_Block.vhd" "altsyncram_component" { Text "/mnt/hgfs/ArchSoC/Lab07/vhdl/instruction_ROM_Block.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525426800566 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "iNStrUctiOn_RoM:inst4\|instruction_ROM_Block:iD_S_36FDD56D_59c20fa9_E\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"iNStrUctiOn_RoM:inst4\|instruction_ROM_Block:iD_S_36FDD56D_59c20fa9_E\|altsyncram:altsyncram_component\"" {  } { { "../vhdl/instruction_ROM_Block.vhd" "" { Text "/mnt/hgfs/ArchSoC/Lab07/vhdl/instruction_ROM_Block.vhd" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525426800586 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "iNStrUctiOn_RoM:inst4\|instruction_ROM_Block:iD_S_36FDD56D_59c20fa9_E\|altsyncram:altsyncram_component " "Instantiated megafunction \"iNStrUctiOn_RoM:inst4\|instruction_ROM_Block:iD_S_36FDD56D_59c20fa9_E\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525426800586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525426800586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525426800586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../quartus/instruction_ROM.hex " "Parameter \"init_file\" = \"../quartus/instruction_ROM.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525426800586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525426800586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525426800586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525426800586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525426800586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525426800586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525426800586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525426800586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525426800586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525426800586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525426800586 ""}  } { { "../vhdl/instruction_ROM_Block.vhd" "" { Text "/mnt/hgfs/ArchSoC/Lab07/vhdl/instruction_ROM_Block.vhd" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1525426800586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s0c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s0c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s0c1 " "Found entity 1: altsyncram_s0c1" {  } { { "db/altsyncram_s0c1.tdf" "" { Text "/mnt/hgfs/ArchSoC/Lab07/quartus/db/altsyncram_s0c1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525426800658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525426800658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s0c1 iNStrUctiOn_RoM:inst4\|instruction_ROM_Block:iD_S_36FDD56D_59c20fa9_E\|altsyncram:altsyncram_component\|altsyncram_s0c1:auto_generated " "Elaborating entity \"altsyncram_s0c1\" for hierarchy \"iNStrUctiOn_RoM:inst4\|instruction_ROM_Block:iD_S_36FDD56D_59c20fa9_E\|altsyncram:altsyncram_component\|altsyncram_s0c1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/simon/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525426800658 ""}
{ "Warning" "WSGN_TIMING_DRIVEN_SYNTHESIS_IMPORTED_PARTITION" "" "Synthesis found one or more imported partitions that will be treated as black boxes for timing analysis during synthesis" {  } {  } 0 12240 "Synthesis found one or more imported partitions that will be treated as black boxes for timing analysis during synthesis" 0 0 "Analysis & Synthesis" 0 -1 1525426801245 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[31\]\" " "Converted tri-state node \"rddata\[31\]\" into a selector" {  } { { "CPU.bdf" "" { Schematic "/mnt/hgfs/ArchSoC/Lab07/quartus/CPU.bdf" { { -312 2472 2528 -216 "mux_mem" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1525426801928 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[30\]\" " "Converted tri-state node \"rddata\[30\]\" into a selector" {  } { { "CPU.bdf" "" { Schematic "/mnt/hgfs/ArchSoC/Lab07/quartus/CPU.bdf" { { -312 2472 2528 -216 "mux_mem" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1525426801928 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[29\]\" " "Converted tri-state node \"rddata\[29\]\" into a selector" {  } { { "CPU.bdf" "" { Schematic "/mnt/hgfs/ArchSoC/Lab07/quartus/CPU.bdf" { { -312 2472 2528 -216 "mux_mem" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1525426801928 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[28\]\" " "Converted tri-state node \"rddata\[28\]\" into a selector" {  } { { "CPU.bdf" "" { Schematic "/mnt/hgfs/ArchSoC/Lab07/quartus/CPU.bdf" { { -312 2472 2528 -216 "mux_mem" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1525426801928 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[27\]\" " "Converted tri-state node \"rddata\[27\]\" into a selector" {  } { { "CPU.bdf" "" { Schematic "/mnt/hgfs/ArchSoC/Lab07/quartus/CPU.bdf" { { -312 2472 2528 -216 "mux_mem" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1525426801928 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[26\]\" " "Converted tri-state node \"rddata\[26\]\" into a selector" {  } { { "CPU.bdf" "" { Schematic "/mnt/hgfs/ArchSoC/Lab07/quartus/CPU.bdf" { { -312 2472 2528 -216 "mux_mem" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1525426801928 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[25\]\" " "Converted tri-state node \"rddata\[25\]\" into a selector" {  } { { "CPU.bdf" "" { Schematic "/mnt/hgfs/ArchSoC/Lab07/quartus/CPU.bdf" { { -312 2472 2528 -216 "mux_mem" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1525426801928 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[24\]\" " "Converted tri-state node \"rddata\[24\]\" into a selector" {  } { { "CPU.bdf" "" { Schematic "/mnt/hgfs/ArchSoC/Lab07/quartus/CPU.bdf" { { -312 2472 2528 -216 "mux_mem" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1525426801928 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[23\]\" " "Converted tri-state node \"rddata\[23\]\" into a selector" {  } { { "CPU.bdf" "" { Schematic "/mnt/hgfs/ArchSoC/Lab07/quartus/CPU.bdf" { { -312 2472 2528 -216 "mux_mem" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1525426801928 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[22\]\" " "Converted tri-state node \"rddata\[22\]\" into a selector" {  } { { "CPU.bdf" "" { Schematic "/mnt/hgfs/ArchSoC/Lab07/quartus/CPU.bdf" { { -312 2472 2528 -216 "mux_mem" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1525426801928 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[21\]\" " "Converted tri-state node \"rddata\[21\]\" into a selector" {  } { { "CPU.bdf" "" { Schematic "/mnt/hgfs/ArchSoC/Lab07/quartus/CPU.bdf" { { -312 2472 2528 -216 "mux_mem" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1525426801928 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[20\]\" " "Converted tri-state node \"rddata\[20\]\" into a selector" {  } { { "CPU.bdf" "" { Schematic "/mnt/hgfs/ArchSoC/Lab07/quartus/CPU.bdf" { { -312 2472 2528 -216 "mux_mem" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1525426801928 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[19\]\" " "Converted tri-state node \"rddata\[19\]\" into a selector" {  } { { "CPU.bdf" "" { Schematic "/mnt/hgfs/ArchSoC/Lab07/quartus/CPU.bdf" { { -312 2472 2528 -216 "mux_mem" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1525426801928 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[18\]\" " "Converted tri-state node \"rddata\[18\]\" into a selector" {  } { { "CPU.bdf" "" { Schematic "/mnt/hgfs/ArchSoC/Lab07/quartus/CPU.bdf" { { -312 2472 2528 -216 "mux_mem" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1525426801928 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[17\]\" " "Converted tri-state node \"rddata\[17\]\" into a selector" {  } { { "CPU.bdf" "" { Schematic "/mnt/hgfs/ArchSoC/Lab07/quartus/CPU.bdf" { { -312 2472 2528 -216 "mux_mem" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1525426801928 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[16\]\" " "Converted tri-state node \"rddata\[16\]\" into a selector" {  } { { "CPU.bdf" "" { Schematic "/mnt/hgfs/ArchSoC/Lab07/quartus/CPU.bdf" { { -312 2472 2528 -216 "mux_mem" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1525426801928 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[15\]\" " "Converted tri-state node \"rddata\[15\]\" into a selector" {  } { { "CPU.bdf" "" { Schematic "/mnt/hgfs/ArchSoC/Lab07/quartus/CPU.bdf" { { -312 2472 2528 -216 "mux_mem" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1525426801928 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[14\]\" " "Converted tri-state node \"rddata\[14\]\" into a selector" {  } { { "CPU.bdf" "" { Schematic "/mnt/hgfs/ArchSoC/Lab07/quartus/CPU.bdf" { { -312 2472 2528 -216 "mux_mem" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1525426801928 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[13\]\" " "Converted tri-state node \"rddata\[13\]\" into a selector" {  } { { "CPU.bdf" "" { Schematic "/mnt/hgfs/ArchSoC/Lab07/quartus/CPU.bdf" { { -312 2472 2528 -216 "mux_mem" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1525426801928 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[12\]\" " "Converted tri-state node \"rddata\[12\]\" into a selector" {  } { { "CPU.bdf" "" { Schematic "/mnt/hgfs/ArchSoC/Lab07/quartus/CPU.bdf" { { -312 2472 2528 -216 "mux_mem" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1525426801928 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[11\]\" " "Converted tri-state node \"rddata\[11\]\" into a selector" {  } { { "CPU.bdf" "" { Schematic "/mnt/hgfs/ArchSoC/Lab07/quartus/CPU.bdf" { { -312 2472 2528 -216 "mux_mem" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1525426801928 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[10\]\" " "Converted tri-state node \"rddata\[10\]\" into a selector" {  } { { "CPU.bdf" "" { Schematic "/mnt/hgfs/ArchSoC/Lab07/quartus/CPU.bdf" { { -312 2472 2528 -216 "mux_mem" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1525426801928 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[9\]\" " "Converted tri-state node \"rddata\[9\]\" into a selector" {  } { { "CPU.bdf" "" { Schematic "/mnt/hgfs/ArchSoC/Lab07/quartus/CPU.bdf" { { -312 2472 2528 -216 "mux_mem" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1525426801928 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[8\]\" " "Converted tri-state node \"rddata\[8\]\" into a selector" {  } { { "CPU.bdf" "" { Schematic "/mnt/hgfs/ArchSoC/Lab07/quartus/CPU.bdf" { { -312 2472 2528 -216 "mux_mem" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1525426801928 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[7\]\" " "Converted tri-state node \"rddata\[7\]\" into a selector" {  } { { "CPU.bdf" "" { Schematic "/mnt/hgfs/ArchSoC/Lab07/quartus/CPU.bdf" { { -312 2472 2528 -216 "mux_mem" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1525426801928 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[6\]\" " "Converted tri-state node \"rddata\[6\]\" into a selector" {  } { { "CPU.bdf" "" { Schematic "/mnt/hgfs/ArchSoC/Lab07/quartus/CPU.bdf" { { -312 2472 2528 -216 "mux_mem" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1525426801928 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[5\]\" " "Converted tri-state node \"rddata\[5\]\" into a selector" {  } { { "CPU.bdf" "" { Schematic "/mnt/hgfs/ArchSoC/Lab07/quartus/CPU.bdf" { { -312 2472 2528 -216 "mux_mem" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1525426801928 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[4\]\" " "Converted tri-state node \"rddata\[4\]\" into a selector" {  } { { "CPU.bdf" "" { Schematic "/mnt/hgfs/ArchSoC/Lab07/quartus/CPU.bdf" { { -312 2472 2528 -216 "mux_mem" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1525426801928 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[3\]\" " "Converted tri-state node \"rddata\[3\]\" into a selector" {  } { { "CPU.bdf" "" { Schematic "/mnt/hgfs/ArchSoC/Lab07/quartus/CPU.bdf" { { -312 2472 2528 -216 "mux_mem" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1525426801928 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[2\]\" " "Converted tri-state node \"rddata\[2\]\" into a selector" {  } { { "CPU.bdf" "" { Schematic "/mnt/hgfs/ArchSoC/Lab07/quartus/CPU.bdf" { { -312 2472 2528 -216 "mux_mem" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1525426801928 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[1\]\" " "Converted tri-state node \"rddata\[1\]\" into a selector" {  } { { "CPU.bdf" "" { Schematic "/mnt/hgfs/ArchSoC/Lab07/quartus/CPU.bdf" { { -312 2472 2528 -216 "mux_mem" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1525426801928 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[0\]\" " "Converted tri-state node \"rddata\[0\]\" into a selector" {  } { { "CPU.bdf" "" { Schematic "/mnt/hgfs/ArchSoC/Lab07/quartus/CPU.bdf" { { -312 2472 2528 -216 "mux_mem" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1525426801928 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "iNStrUctiOn_RoM:inst4\|rddaTa\[0\] " "Converted tri-state buffer \"iNStrUctiOn_RoM:inst4\|rddaTa\[0\]\" feeding internal logic into a wire" {  } { { "../vhdl/instruction_ROM.vhd" "" { Text "/mnt/hgfs/ArchSoC/Lab07/vhdl/instruction_ROM.vhd" 1 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1525426801928 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "iNStrUctiOn_RoM:inst4\|rddaTa\[1\] " "Converted tri-state buffer \"iNStrUctiOn_RoM:inst4\|rddaTa\[1\]\" feeding internal logic into a wire" {  } { { "../vhdl/instruction_ROM.vhd" "" { Text "/mnt/hgfs/ArchSoC/Lab07/vhdl/instruction_ROM.vhd" 1 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1525426801928 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "iNStrUctiOn_RoM:inst4\|rddaTa\[2\] " "Converted tri-state buffer \"iNStrUctiOn_RoM:inst4\|rddaTa\[2\]\" feeding internal logic into a wire" {  } { { "../vhdl/instruction_ROM.vhd" "" { Text "/mnt/hgfs/ArchSoC/Lab07/vhdl/instruction_ROM.vhd" 1 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1525426801928 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "iNStrUctiOn_RoM:inst4\|rddaTa\[3\] " "Converted tri-state buffer \"iNStrUctiOn_RoM:inst4\|rddaTa\[3\]\" feeding internal logic into a wire" {  } { { "../vhdl/instruction_ROM.vhd" "" { Text "/mnt/hgfs/ArchSoC/Lab07/vhdl/instruction_ROM.vhd" 1 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1525426801928 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "iNStrUctiOn_RoM:inst4\|rddaTa\[4\] " "Converted tri-state buffer \"iNStrUctiOn_RoM:inst4\|rddaTa\[4\]\" feeding internal logic into a wire" {  } { { "../vhdl/instruction_ROM.vhd" "" { Text "/mnt/hgfs/ArchSoC/Lab07/vhdl/instruction_ROM.vhd" 1 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1525426801928 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "iNStrUctiOn_RoM:inst4\|rddaTa\[5\] " "Converted tri-state buffer \"iNStrUctiOn_RoM:inst4\|rddaTa\[5\]\" feeding internal logic into a wire" {  } { { "../vhdl/instruction_ROM.vhd" "" { Text "/mnt/hgfs/ArchSoC/Lab07/vhdl/instruction_ROM.vhd" 1 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1525426801928 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "iNStrUctiOn_RoM:inst4\|rddaTa\[6\] " "Converted tri-state buffer \"iNStrUctiOn_RoM:inst4\|rddaTa\[6\]\" feeding internal logic into a wire" {  } { { "../vhdl/instruction_ROM.vhd" "" { Text "/mnt/hgfs/ArchSoC/Lab07/vhdl/instruction_ROM.vhd" 1 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1525426801928 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "iNStrUctiOn_RoM:inst4\|rddaTa\[7\] " "Converted tri-state buffer \"iNStrUctiOn_RoM:inst4\|rddaTa\[7\]\" feeding internal logic into a wire" {  } { { "../vhdl/instruction_ROM.vhd" "" { Text "/mnt/hgfs/ArchSoC/Lab07/vhdl/instruction_ROM.vhd" 1 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1525426801928 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "iNStrUctiOn_RoM:inst4\|rddaTa\[8\] " "Converted tri-state buffer \"iNStrUctiOn_RoM:inst4\|rddaTa\[8\]\" feeding internal logic into a wire" {  } { { "../vhdl/instruction_ROM.vhd" "" { Text "/mnt/hgfs/ArchSoC/Lab07/vhdl/instruction_ROM.vhd" 1 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1525426801928 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "iNStrUctiOn_RoM:inst4\|rddaTa\[9\] " "Converted tri-state buffer \"iNStrUctiOn_RoM:inst4\|rddaTa\[9\]\" feeding internal logic into a wire" {  } { { "../vhdl/instruction_ROM.vhd" "" { Text "/mnt/hgfs/ArchSoC/Lab07/vhdl/instruction_ROM.vhd" 1 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1525426801928 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "iNStrUctiOn_RoM:inst4\|rddaTa\[10\] " "Converted tri-state buffer \"iNStrUctiOn_RoM:inst4\|rddaTa\[10\]\" feeding internal logic into a wire" {  } { { "../vhdl/instruction_ROM.vhd" "" { Text "/mnt/hgfs/ArchSoC/Lab07/vhdl/instruction_ROM.vhd" 1 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1525426801928 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "iNStrUctiOn_RoM:inst4\|rddaTa\[11\] " "Converted tri-state buffer \"iNStrUctiOn_RoM:inst4\|rddaTa\[11\]\" feeding internal logic into a wire" {  } { { "../vhdl/instruction_ROM.vhd" "" { Text "/mnt/hgfs/ArchSoC/Lab07/vhdl/instruction_ROM.vhd" 1 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1525426801928 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "iNStrUctiOn_RoM:inst4\|rddaTa\[12\] " "Converted tri-state buffer \"iNStrUctiOn_RoM:inst4\|rddaTa\[12\]\" feeding internal logic into a wire" {  } { { "../vhdl/instruction_ROM.vhd" "" { Text "/mnt/hgfs/ArchSoC/Lab07/vhdl/instruction_ROM.vhd" 1 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1525426801928 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "iNStrUctiOn_RoM:inst4\|rddaTa\[13\] " "Converted tri-state buffer \"iNStrUctiOn_RoM:inst4\|rddaTa\[13\]\" feeding internal logic into a wire" {  } { { "../vhdl/instruction_ROM.vhd" "" { Text "/mnt/hgfs/ArchSoC/Lab07/vhdl/instruction_ROM.vhd" 1 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1525426801928 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "iNStrUctiOn_RoM:inst4\|rddaTa\[14\] " "Converted tri-state buffer \"iNStrUctiOn_RoM:inst4\|rddaTa\[14\]\" feeding internal logic into a wire" {  } { { "../vhdl/instruction_ROM.vhd" "" { Text "/mnt/hgfs/ArchSoC/Lab07/vhdl/instruction_ROM.vhd" 1 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1525426801928 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "iNStrUctiOn_RoM:inst4\|rddaTa\[15\] " "Converted tri-state buffer \"iNStrUctiOn_RoM:inst4\|rddaTa\[15\]\" feeding internal logic into a wire" {  } { { "../vhdl/instruction_ROM.vhd" "" { Text "/mnt/hgfs/ArchSoC/Lab07/vhdl/instruction_ROM.vhd" 1 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1525426801928 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "iNStrUctiOn_RoM:inst4\|rddaTa\[16\] " "Converted tri-state buffer \"iNStrUctiOn_RoM:inst4\|rddaTa\[16\]\" feeding internal logic into a wire" {  } { { "../vhdl/instruction_ROM.vhd" "" { Text "/mnt/hgfs/ArchSoC/Lab07/vhdl/instruction_ROM.vhd" 1 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1525426801928 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "iNStrUctiOn_RoM:inst4\|rddaTa\[17\] " "Converted tri-state buffer \"iNStrUctiOn_RoM:inst4\|rddaTa\[17\]\" feeding internal logic into a wire" {  } { { "../vhdl/instruction_ROM.vhd" "" { Text "/mnt/hgfs/ArchSoC/Lab07/vhdl/instruction_ROM.vhd" 1 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1525426801928 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "iNStrUctiOn_RoM:inst4\|rddaTa\[18\] " "Converted tri-state buffer \"iNStrUctiOn_RoM:inst4\|rddaTa\[18\]\" feeding internal logic into a wire" {  } { { "../vhdl/instruction_ROM.vhd" "" { Text "/mnt/hgfs/ArchSoC/Lab07/vhdl/instruction_ROM.vhd" 1 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1525426801928 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "iNStrUctiOn_RoM:inst4\|rddaTa\[19\] " "Converted tri-state buffer \"iNStrUctiOn_RoM:inst4\|rddaTa\[19\]\" feeding internal logic into a wire" {  } { { "../vhdl/instruction_ROM.vhd" "" { Text "/mnt/hgfs/ArchSoC/Lab07/vhdl/instruction_ROM.vhd" 1 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1525426801928 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "iNStrUctiOn_RoM:inst4\|rddaTa\[20\] " "Converted tri-state buffer \"iNStrUctiOn_RoM:inst4\|rddaTa\[20\]\" feeding internal logic into a wire" {  } { { "../vhdl/instruction_ROM.vhd" "" { Text "/mnt/hgfs/ArchSoC/Lab07/vhdl/instruction_ROM.vhd" 1 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1525426801928 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "iNStrUctiOn_RoM:inst4\|rddaTa\[21\] " "Converted tri-state buffer \"iNStrUctiOn_RoM:inst4\|rddaTa\[21\]\" feeding internal logic into a wire" {  } { { "../vhdl/instruction_ROM.vhd" "" { Text "/mnt/hgfs/ArchSoC/Lab07/vhdl/instruction_ROM.vhd" 1 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1525426801928 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "iNStrUctiOn_RoM:inst4\|rddaTa\[22\] " "Converted tri-state buffer \"iNStrUctiOn_RoM:inst4\|rddaTa\[22\]\" feeding internal logic into a wire" {  } { { "../vhdl/instruction_ROM.vhd" "" { Text "/mnt/hgfs/ArchSoC/Lab07/vhdl/instruction_ROM.vhd" 1 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1525426801928 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "iNStrUctiOn_RoM:inst4\|rddaTa\[23\] " "Converted tri-state buffer \"iNStrUctiOn_RoM:inst4\|rddaTa\[23\]\" feeding internal logic into a wire" {  } { { "../vhdl/instruction_ROM.vhd" "" { Text "/mnt/hgfs/ArchSoC/Lab07/vhdl/instruction_ROM.vhd" 1 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1525426801928 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "iNStrUctiOn_RoM:inst4\|rddaTa\[24\] " "Converted tri-state buffer \"iNStrUctiOn_RoM:inst4\|rddaTa\[24\]\" feeding internal logic into a wire" {  } { { "../vhdl/instruction_ROM.vhd" "" { Text "/mnt/hgfs/ArchSoC/Lab07/vhdl/instruction_ROM.vhd" 1 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1525426801928 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "iNStrUctiOn_RoM:inst4\|rddaTa\[25\] " "Converted tri-state buffer \"iNStrUctiOn_RoM:inst4\|rddaTa\[25\]\" feeding internal logic into a wire" {  } { { "../vhdl/instruction_ROM.vhd" "" { Text "/mnt/hgfs/ArchSoC/Lab07/vhdl/instruction_ROM.vhd" 1 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1525426801928 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "iNStrUctiOn_RoM:inst4\|rddaTa\[26\] " "Converted tri-state buffer \"iNStrUctiOn_RoM:inst4\|rddaTa\[26\]\" feeding internal logic into a wire" {  } { { "../vhdl/instruction_ROM.vhd" "" { Text "/mnt/hgfs/ArchSoC/Lab07/vhdl/instruction_ROM.vhd" 1 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1525426801928 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "iNStrUctiOn_RoM:inst4\|rddaTa\[27\] " "Converted tri-state buffer \"iNStrUctiOn_RoM:inst4\|rddaTa\[27\]\" feeding internal logic into a wire" {  } { { "../vhdl/instruction_ROM.vhd" "" { Text "/mnt/hgfs/ArchSoC/Lab07/vhdl/instruction_ROM.vhd" 1 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1525426801928 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "iNStrUctiOn_RoM:inst4\|rddaTa\[28\] " "Converted tri-state buffer \"iNStrUctiOn_RoM:inst4\|rddaTa\[28\]\" feeding internal logic into a wire" {  } { { "../vhdl/instruction_ROM.vhd" "" { Text "/mnt/hgfs/ArchSoC/Lab07/vhdl/instruction_ROM.vhd" 1 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1525426801928 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "iNStrUctiOn_RoM:inst4\|rddaTa\[29\] " "Converted tri-state buffer \"iNStrUctiOn_RoM:inst4\|rddaTa\[29\]\" feeding internal logic into a wire" {  } { { "../vhdl/instruction_ROM.vhd" "" { Text "/mnt/hgfs/ArchSoC/Lab07/vhdl/instruction_ROM.vhd" 1 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1525426801928 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "iNStrUctiOn_RoM:inst4\|rddaTa\[30\] " "Converted tri-state buffer \"iNStrUctiOn_RoM:inst4\|rddaTa\[30\]\" feeding internal logic into a wire" {  } { { "../vhdl/instruction_ROM.vhd" "" { Text "/mnt/hgfs/ArchSoC/Lab07/vhdl/instruction_ROM.vhd" 1 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1525426801928 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "iNStrUctiOn_RoM:inst4\|rddaTa\[31\] " "Converted tri-state buffer \"iNStrUctiOn_RoM:inst4\|rddaTa\[31\]\" feeding internal logic into a wire" {  } { { "../vhdl/instruction_ROM.vhd" "" { Text "/mnt/hgfs/ArchSoC/Lab07/vhdl/instruction_ROM.vhd" 1 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1525426801928 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1525426801928 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "RAM:RAM_0\|Id_S_B889004_7e48Ff67_e_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"RAM:RAM_0\|Id_S_B889004_7e48Ff67_e_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525426802270 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525426802270 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525426802270 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525426802270 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525426802270 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525426802270 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525426802270 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525426802270 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525426802270 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1525426802270 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1525426802270 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM:RAM_0\|altsyncram:Id_S_B889004_7e48Ff67_e_rtl_0 " "Elaborated megafunction instantiation \"RAM:RAM_0\|altsyncram:Id_S_B889004_7e48Ff67_e_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525426802335 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM:RAM_0\|altsyncram:Id_S_B889004_7e48Ff67_e_rtl_0 " "Instantiated megafunction \"RAM:RAM_0\|altsyncram:Id_S_B889004_7e48Ff67_e_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525426802335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525426802335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525426802335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525426802335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525426802335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525426802335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525426802335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525426802335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525426802335 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1525426802335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vh41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vh41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vh41 " "Found entity 1: altsyncram_vh41" {  } { { "db/altsyncram_vh41.tdf" "" { Text "/mnt/hgfs/ArchSoC/Lab07/quartus/db/altsyncram_vh41.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525426802412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525426802412 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:inst\|controller:inst7\|sel_pc CPU:inst\|controller:inst7\|sel_ra " "Duplicate LATCH primitive \"CPU:inst\|controller:inst7\|sel_pc\" merged with LATCH primitive \"CPU:inst\|controller:inst7\|sel_ra\"" {  } { { "../vhdl/controller.vhd" "" { Text "/mnt/hgfs/ArchSoC/Lab07/vhdl/controller.vhd" 13 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525426802984 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:inst\|controller:inst7\|pc_sel_imm CPU:inst\|controller:inst7\|sel_ra " "Duplicate LATCH primitive \"CPU:inst\|controller:inst7\|pc_sel_imm\" merged with LATCH primitive \"CPU:inst\|controller:inst7\|sel_ra\"" {  } { { "../vhdl/controller.vhd" "" { Text "/mnt/hgfs/ArchSoC/Lab07/vhdl/controller.vhd" 17 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525426802984 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:inst\|controller:inst7\|sel_mem CPU:inst\|controller:inst7\|read " "Duplicate LATCH primitive \"CPU:inst\|controller:inst7\|sel_mem\" merged with LATCH primitive \"CPU:inst\|controller:inst7\|read\"" {  } { { "../vhdl/controller.vhd" "" { Text "/mnt/hgfs/ArchSoC/Lab07/vhdl/controller.vhd" 15 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525426802984 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1525426802984 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:inst\|controller:inst7\|sel_rC " "Latch CPU:inst\|controller:inst7\|sel_rC has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|pipeline_reg_FD:inst3\|I_rddata_out\[5\] " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|pipeline_reg_FD:inst3\|I_rddata_out\[5\]" {  } { { "../vhdl/pipeline_reg_FD.vhd" "" { Text "/mnt/hgfs/ArchSoC/Lab07/vhdl/pipeline_reg_FD.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525426802984 ""}  } { { "../vhdl/controller.vhd" "" { Text "/mnt/hgfs/ArchSoC/Lab07/vhdl/controller.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525426802984 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:inst\|controller:inst7\|sel_ra " "Latch CPU:inst\|controller:inst7\|sel_ra has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|pipeline_reg_FD:inst3\|I_rddata_out\[2\] " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|pipeline_reg_FD:inst3\|I_rddata_out\[2\]" {  } { { "../vhdl/pipeline_reg_FD.vhd" "" { Text "/mnt/hgfs/ArchSoC/Lab07/vhdl/pipeline_reg_FD.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525426802985 ""}  } { { "../vhdl/controller.vhd" "" { Text "/mnt/hgfs/ArchSoC/Lab07/vhdl/controller.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525426802985 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:inst\|controller:inst7\|imm_signed " "Latch CPU:inst\|controller:inst7\|imm_signed has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|pipeline_reg_FD:inst3\|I_rddata_out\[0\] " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|pipeline_reg_FD:inst3\|I_rddata_out\[0\]" {  } { { "../vhdl/pipeline_reg_FD.vhd" "" { Text "/mnt/hgfs/ArchSoC/Lab07/vhdl/pipeline_reg_FD.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525426802985 ""}  } { { "../vhdl/controller.vhd" "" { Text "/mnt/hgfs/ArchSoC/Lab07/vhdl/controller.vhd" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525426802985 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:inst\|controller:inst7\|sel_b " "Latch CPU:inst\|controller:inst7\|sel_b has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|pipeline_reg_FD:inst3\|I_rddata_out\[2\] " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|pipeline_reg_FD:inst3\|I_rddata_out\[2\]" {  } { { "../vhdl/pipeline_reg_FD.vhd" "" { Text "/mnt/hgfs/ArchSoC/Lab07/vhdl/pipeline_reg_FD.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525426802985 ""}  } { { "../vhdl/controller.vhd" "" { Text "/mnt/hgfs/ArchSoC/Lab07/vhdl/controller.vhd" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525426802985 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:inst\|controller:inst7\|write " "Latch CPU:inst\|controller:inst7\|write has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|pipeline_reg_FD:inst3\|I_rddata_out\[2\] " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|pipeline_reg_FD:inst3\|I_rddata_out\[2\]" {  } { { "../vhdl/pipeline_reg_FD.vhd" "" { Text "/mnt/hgfs/ArchSoC/Lab07/vhdl/pipeline_reg_FD.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525426802985 ""}  } { { "../vhdl/controller.vhd" "" { Text "/mnt/hgfs/ArchSoC/Lab07/vhdl/controller.vhd" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525426802985 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:inst\|controller:inst7\|pc_sel_a " "Latch CPU:inst\|controller:inst7\|pc_sel_a has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|pipeline_reg_FD:inst3\|I_rddata_out\[5\] " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|pipeline_reg_FD:inst3\|I_rddata_out\[5\]" {  } { { "../vhdl/pipeline_reg_FD.vhd" "" { Text "/mnt/hgfs/ArchSoC/Lab07/vhdl/pipeline_reg_FD.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525426802985 ""}  } { { "../vhdl/controller.vhd" "" { Text "/mnt/hgfs/ArchSoC/Lab07/vhdl/controller.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525426802985 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:inst\|controller:inst7\|read " "Latch CPU:inst\|controller:inst7\|read has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|pipeline_reg_FD:inst3\|I_rddata_out\[2\] " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|pipeline_reg_FD:inst3\|I_rddata_out\[2\]" {  } { { "../vhdl/pipeline_reg_FD.vhd" "" { Text "/mnt/hgfs/ArchSoC/Lab07/vhdl/pipeline_reg_FD.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525426802985 ""}  } { { "../vhdl/controller.vhd" "" { Text "/mnt/hgfs/ArchSoC/Lab07/vhdl/controller.vhd" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525426802985 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:inst\|controller:inst7\|branch_op " "Latch CPU:inst\|controller:inst7\|branch_op has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|pipeline_reg_FD:inst3\|I_rddata_out\[2\] " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|pipeline_reg_FD:inst3\|I_rddata_out\[2\]" {  } { { "../vhdl/pipeline_reg_FD.vhd" "" { Text "/mnt/hgfs/ArchSoC/Lab07/vhdl/pipeline_reg_FD.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525426802985 ""}  } { { "../vhdl/controller.vhd" "" { Text "/mnt/hgfs/ArchSoC/Lab07/vhdl/controller.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525426802985 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:inst\|controller:inst7\|rf_wren " "Latch CPU:inst\|controller:inst7\|rf_wren has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|pipeline_reg_FD:inst3\|I_rddata_out\[0\] " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|pipeline_reg_FD:inst3\|I_rddata_out\[0\]" {  } { { "../vhdl/pipeline_reg_FD.vhd" "" { Text "/mnt/hgfs/ArchSoC/Lab07/vhdl/pipeline_reg_FD.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525426802985 ""}  } { { "../vhdl/controller.vhd" "" { Text "/mnt/hgfs/ArchSoC/Lab07/vhdl/controller.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525426802985 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../vhdl/LEDs.vhd" "" { Text "/mnt/hgfs/ArchSoC/Lab07/vhdl/LEDs.vhd" 79 -1 0 } } { "../vhdl/buttons.vhd" "" { Text "/mnt/hgfs/ArchSoC/Lab07/vhdl/buttons.vhd" 37 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1525426802988 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1525426802988 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525426803322 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1525426804183 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1525426804774 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525426804774 ""}
{ "Info" "IAMERGE_SWEEP_DANGLING" "6 " "Optimize away 6 nodes that do not fanout to OUTPUT or BIDIR pins" { { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "decoder:decoder_0\|cs_TIMER " "Node: \"decoder:decoder_0\|cs_TIMER\"" {  } { { "decoder.qxp" "" { Text "/mnt/hgfs/ArchSoC/Lab07/quartus/decoder.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1525426804922 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "decoder:decoder_0\|cs_UART " "Node: \"decoder:decoder_0\|cs_UART\"" {  } { { "decoder.qxp" "" { Text "/mnt/hgfs/ArchSoC/Lab07/quartus/decoder.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1525426804922 ""}  } {  } 0 35003 "Optimize away %1!d! nodes that do not fanout to OUTPUT or BIDIR pins" 0 0 "Analysis & Synthesis" 0 -1 1525426804922 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3929 " "Implemented 3929 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1525426805284 ""} { "Info" "ICUT_CUT_TM_OPINS" "96 " "Implemented 96 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1525426805284 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3731 " "Implemented 3731 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1525426805284 ""} { "Info" "ICUT_CUT_TM_RAMS" "96 " "Implemented 96 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1525426805284 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1525426805284 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 99 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 99 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1024 " "Peak virtual memory: 1024 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1525426805312 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May  4 11:40:05 2018 " "Processing ended: Fri May  4 11:40:05 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1525426805312 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1525426805312 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1525426805312 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1525426805312 ""}
