<stg><name>Block_codeRepl50_pro</name>


<trans_list>

<trans id="55" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="56" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="57" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="58" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="59" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="60" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="61" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="62" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="63" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="64" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="65" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="66" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="67" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="68" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="69" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="70" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="71" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="19" st_id="1" stage="2" lat="2">
<core>PLB46M</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
newFuncRoot:1  %data0_req = call i1 @_ssdm_op_ReadReq.ap_bus.floatP(float* %data0, i32 16)

]]></Node>
<StgValue><ssdm name="data0_req"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="20" st_id="2" stage="1" lat="2">
<core>PLB46M</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
newFuncRoot:1  %data0_req = call i1 @_ssdm_op_ReadReq.ap_bus.floatP(float* %data0, i32 16)

]]></Node>
<StgValue><ssdm name="data0_req"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="21" st_id="3" stage="1" lat="1">
<core>PLB46M</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:2  %data0_read = call float @_ssdm_op_Read.ap_bus.floatP(float* %data0)

]]></Node>
<StgValue><ssdm name="data0_read"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="22" st_id="4" stage="1" lat="1">
<core>PLB46M</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:3  %data0_read_1 = call float @_ssdm_op_Read.ap_bus.floatP(float* %data0)

]]></Node>
<StgValue><ssdm name="data0_read_1"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="23" st_id="5" stage="1" lat="1">
<core>PLB46M</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:4  %data0_read_2 = call float @_ssdm_op_Read.ap_bus.floatP(float* %data0)

]]></Node>
<StgValue><ssdm name="data0_read_2"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="24" st_id="6" stage="1" lat="1">
<core>PLB46M</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:5  %data0_read_3 = call float @_ssdm_op_Read.ap_bus.floatP(float* %data0)

]]></Node>
<StgValue><ssdm name="data0_read_3"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="25" st_id="7" stage="1" lat="1">
<core>PLB46M</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:6  %data0_read_4 = call float @_ssdm_op_Read.ap_bus.floatP(float* %data0)

]]></Node>
<StgValue><ssdm name="data0_read_4"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="26" st_id="8" stage="1" lat="1">
<core>PLB46M</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:7  %data0_read_5 = call float @_ssdm_op_Read.ap_bus.floatP(float* %data0)

]]></Node>
<StgValue><ssdm name="data0_read_5"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="27" st_id="9" stage="1" lat="1">
<core>PLB46M</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:8  %data0_read_6 = call float @_ssdm_op_Read.ap_bus.floatP(float* %data0)

]]></Node>
<StgValue><ssdm name="data0_read_6"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="28" st_id="10" stage="1" lat="1">
<core>PLB46M</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:9  %data0_read_7 = call float @_ssdm_op_Read.ap_bus.floatP(float* %data0)

]]></Node>
<StgValue><ssdm name="data0_read_7"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="29" st_id="11" stage="1" lat="1">
<core>PLB46M</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:10  %data0_read_8 = call float @_ssdm_op_Read.ap_bus.floatP(float* %data0)

]]></Node>
<StgValue><ssdm name="data0_read_8"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="30" st_id="12" stage="1" lat="1">
<core>PLB46M</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:11  %data0_read_9 = call float @_ssdm_op_Read.ap_bus.floatP(float* %data0)

]]></Node>
<StgValue><ssdm name="data0_read_9"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="31" st_id="13" stage="1" lat="1">
<core>PLB46M</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:12  %data0_read_10 = call float @_ssdm_op_Read.ap_bus.floatP(float* %data0)

]]></Node>
<StgValue><ssdm name="data0_read_10"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="32" st_id="14" stage="1" lat="1">
<core>PLB46M</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:13  %data0_read_11 = call float @_ssdm_op_Read.ap_bus.floatP(float* %data0)

]]></Node>
<StgValue><ssdm name="data0_read_11"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="33" st_id="15" stage="1" lat="1">
<core>PLB46M</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:14  %data0_read_12 = call float @_ssdm_op_Read.ap_bus.floatP(float* %data0)

]]></Node>
<StgValue><ssdm name="data0_read_12"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="34" st_id="16" stage="1" lat="1">
<core>PLB46M</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:15  %data0_read_13 = call float @_ssdm_op_Read.ap_bus.floatP(float* %data0)

]]></Node>
<StgValue><ssdm name="data0_read_13"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="35" st_id="17" stage="1" lat="1">
<core>PLB46M</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:16  %data0_read_14 = call float @_ssdm_op_Read.ap_bus.floatP(float* %data0)

]]></Node>
<StgValue><ssdm name="data0_read_14"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="36" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
newFuncRoot:0  call void (...)* @_ssdm_op_SpecInterface(float* %data0, [7 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="37" st_id="18" stage="1" lat="1">
<core>PLB46M</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:17  %data0_read_15 = call float @_ssdm_op_Read.ap_bus.floatP(float* %data0)

]]></Node>
<StgValue><ssdm name="data0_read_15"/></StgValue>
</operation>

<operation id="38" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="512" op_0_bw="512" op_1_bw="32">
<![CDATA[
newFuncRoot:18  %mrv = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } undef, float %data0_read, 0

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="39" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="512" op_0_bw="512" op_1_bw="32">
<![CDATA[
newFuncRoot:19  %mrv_1 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %mrv, float %data0_read_1, 1

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="40" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="512" op_0_bw="512" op_1_bw="32">
<![CDATA[
newFuncRoot:20  %mrv_2 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %mrv_1, float %data0_read_2, 2

]]></Node>
<StgValue><ssdm name="mrv_2"/></StgValue>
</operation>

<operation id="41" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="512" op_0_bw="512" op_1_bw="32">
<![CDATA[
newFuncRoot:21  %mrv_3 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %mrv_2, float %data0_read_3, 3

]]></Node>
<StgValue><ssdm name="mrv_3"/></StgValue>
</operation>

<operation id="42" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="512" op_0_bw="512" op_1_bw="32">
<![CDATA[
newFuncRoot:22  %mrv_4 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %mrv_3, float %data0_read_4, 4

]]></Node>
<StgValue><ssdm name="mrv_4"/></StgValue>
</operation>

<operation id="43" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="512" op_0_bw="512" op_1_bw="32">
<![CDATA[
newFuncRoot:23  %mrv_5 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %mrv_4, float %data0_read_5, 5

]]></Node>
<StgValue><ssdm name="mrv_5"/></StgValue>
</operation>

<operation id="44" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="512" op_0_bw="512" op_1_bw="32">
<![CDATA[
newFuncRoot:24  %mrv_6 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %mrv_5, float %data0_read_6, 6

]]></Node>
<StgValue><ssdm name="mrv_6"/></StgValue>
</operation>

<operation id="45" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="512" op_0_bw="512" op_1_bw="32">
<![CDATA[
newFuncRoot:25  %mrv_7 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %mrv_6, float %data0_read_7, 7

]]></Node>
<StgValue><ssdm name="mrv_7"/></StgValue>
</operation>

<operation id="46" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="512" op_0_bw="512" op_1_bw="32">
<![CDATA[
newFuncRoot:26  %mrv_8 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %mrv_7, float %data0_read_8, 8

]]></Node>
<StgValue><ssdm name="mrv_8"/></StgValue>
</operation>

<operation id="47" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="512" op_0_bw="512" op_1_bw="32">
<![CDATA[
newFuncRoot:27  %mrv_9 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %mrv_8, float %data0_read_9, 9

]]></Node>
<StgValue><ssdm name="mrv_9"/></StgValue>
</operation>

<operation id="48" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="512" op_0_bw="512" op_1_bw="32">
<![CDATA[
newFuncRoot:28  %mrv_s = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %mrv_9, float %data0_read_10, 10

]]></Node>
<StgValue><ssdm name="mrv_s"/></StgValue>
</operation>

<operation id="49" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="512" op_0_bw="512" op_1_bw="32">
<![CDATA[
newFuncRoot:29  %mrv_10 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %mrv_s, float %data0_read_11, 11

]]></Node>
<StgValue><ssdm name="mrv_10"/></StgValue>
</operation>

<operation id="50" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="512" op_0_bw="512" op_1_bw="32">
<![CDATA[
newFuncRoot:30  %mrv_11 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %mrv_10, float %data0_read_12, 12

]]></Node>
<StgValue><ssdm name="mrv_11"/></StgValue>
</operation>

<operation id="51" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="512" op_0_bw="512" op_1_bw="32">
<![CDATA[
newFuncRoot:31  %mrv_12 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %mrv_11, float %data0_read_13, 13

]]></Node>
<StgValue><ssdm name="mrv_12"/></StgValue>
</operation>

<operation id="52" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="512" op_0_bw="512" op_1_bw="32">
<![CDATA[
newFuncRoot:32  %mrv_13 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %mrv_12, float %data0_read_14, 14

]]></Node>
<StgValue><ssdm name="mrv_13"/></StgValue>
</operation>

<operation id="53" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="512" op_0_bw="512" op_1_bw="32">
<![CDATA[
newFuncRoot:33  %mrv_14 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %mrv_13, float %data0_read_15, 15

]]></Node>
<StgValue><ssdm name="mrv_14"/></StgValue>
</operation>

<operation id="54" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="512">
<![CDATA[
newFuncRoot:34  ret { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %mrv_14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
