#ifndef LPMCU_INTERRUPTS_H
#define LPMCU_INTERRUPTS_H 
#define IRQ_ASPIPC 0
#define IRQ_VAD 1
#define IRQ_MAD 2
#define IRQ_IOMCU_WDT 3
#define IRQ_WAKEUP_SWING_ENTER_REQ 4
#define IRQ_WAKEUP_SWING_EXIT_REQ 5
#define IRQ_INTR_WAKEUP_IOM3 6
#define IRQ_HISEE_WDOG 7
#define IRQ_HISEE_IPC_LPMCU0 8
#define IRQ_HISEE_IPC_LPMCU1 9
#define IRQ_MSPC_TIMER0_LPMCU 10
#define IRQ_MSPC_TIMER1_LPMCU 11
#define IRQ_WAKEUP_SCTRL2M3_STAT 12
#define IRQ_ASP_POWERUP 13
#define IRQ_ASP_POWERDN 14
#define IRQ_LFC_MODE_QUIT_TO_SCTRL_AND_LPMCU 15
#define IRQ_RTC0 16
#define IRQ_RTC1 17
#define IRQ_AO_WD 18
#define IRQ_AO_WD1 19
#define IRQ_REPAIR_ERR_0 20
#define IRQ_REPAIR_ERR_1 21
#define IRQ_HISIMC0 22
#define IRQ_HISIMC1 23
#define IRQ_GPIO0_SE_LPMCU 24
#define IRQ_AO_RSV0 25
#define IRQ_AO_RSV1 26
#define IRQ_AO_RSV2 27
#define IRQ_LPMCU_FROM_L2_0_AO 28
#define IRQ_LPMCU_FROM_L2_1_AO 29
#define IRQ_LPMCU_FROM_L2_2_AO 30
#define IRQ_LPMCU_FROM_L2_3_AO 31
#define IRQ_LPMCU_FROM_L2_4_AO 32
#define IRQ_LPMCU_FROM_L2_5_AO 33
#define IRQ_LPMCU_FROM_L2_6_AO 34
#define IRQ_LPMCU_FROM_L2_7_AO 35
#define IRQ_LPMCU_FROM_L2_0_NPU 38
#define IRQ_PCIE0_100MS_IDLE_TIMEOUT_GIC_LPMCU 40
#define IRQ_PCIE0_L12_WAKE_GIC_LPMCU 41
#define IRQ_PCIE1_100MS_IDLE_TIMEOUT_GIC_LPMCU 42
#define IRQ_PCIE1_L12_WAKE_GIC_LPMCU 43
#define IRQ_HIEPS_ALARM_GIC_LPMCU 44
#define IRQ_LPMCU_FROM_L2_0_HSDT0 48
#define IRQ_LPMCU_FROM_L2_1_HSDT0 49
#define IRQ_LPMCU_FROM_L2_2_HSDT0 50
#define IRQ_LPMCU_FROM_L2_3_HSDT0 51
#define IRQ_USB_SUM_GIC_LPMCU_IOMCU 55
#define IRQ_USBDP_MCU_GIC_LPMCU 56
#define IRQ_HIDPTX_CTRL_GIC_LPMCU_IOMCU 57
#define IRQ_HIDIF_CTRL_GIC_LPMCU_IOMCU 58
#define IRQ_HIDIF_PHY_PCS_GIC_LPMCU_IOMCU 59
#define IRQ_DSS_NS_DFS_OK_TO_LPMCU 60
#define IRQ_DSS_S_MDP_TO_LPMCU 61
#define IRQ_LPMCU_FROM_L2_0_M1 62
#define IRQ_LPMCU_FROM_L2_1_M1 63
#define IRQ_LPMCU_FROM_L2_2_M1 64
#define IRQ_ISP_CPU_TO_M3_IPC_TO_LPMCU 65
#define IRQ_ISP_CPU_WDOG_TO_LPMCU 66
#define IRQ_ISP_CPU_TO_M3_MBX_TO_LPMCU0 68
#define IRQ_ISP_CPU_TO_M3_MBX_TO_LPMCU1 69
#define IRQ_MED2_LPMCU_RSV 70
#define IRQ_IVP32_WATCH_DOG 71
#define IRQ_LPMCU_FROM_L2_0_M2 72
#define IRQ_LPMCU_FROM_L2_1_M2 73
#define IRQ_CPU_BIG_PWR_LPMCU 75
#define IRQ_CPU_LITTLE_PWR_LPMCU 76
#define IRQ_CPU_MIDDLE_PWR_LPMCU 77
#define IRQ_CPU_LP_CTRL_TO_LPMCU0 79
#define IRQ_CPU_LP_CTRL_TO_LPMCU1 80
#define IRQ_CPU_LP_CTRL_TO_LPMCU2 81
#define IRQ_PCR_CPUB_TO_LPMCU 83
#define IRQ_DMA2 85
#define IRQ_DMA_NS2 86
#define IRQ_FREQUENCY_VOTE 87
#define IRQ_LAT_MON 88
#define IRQ_LPMCU_PCTRL_TIMEOUT 89
#define IRQ_WATCHDOG 90
#define IRQ_MCU_DSI0 91
#define IRQ_MCU_DSI1 92
#define IRQ_NOCBUS_NONIDLE_PEND 93
#define IRQ_NP_TRIG_FLAG_GIC_LPMCU 94
#define IRQ_PERI_DVS_STAT_PMC2LPM3 95
#define IRQ_PLL_FSM 96
#define IRQ_PLL_UNLOCK_LPMCU 97
#define IRQ_POWER_STAT_GIC_LPMCU 98
#define IRQ_PROBHIT 99
#define IRQ_SC_FC_S_GIC_LPMCU 100
#define IRQ_TSEN 101
#define IRQ_UART0 102
#define IRQ_UART6 103
#define IRQ_APWDOG 104
#define IRQ_WD1 105
#define IRQ_ATGC 106
#define IRQ_GPIO1_SE_LPMCU 107
#define IRQ_MODEM_IPC0_S6 110
#define IRQ_MODEM_IPC0_S0 111
#define IRQ_MODEM_IPC0_S7 112
#define IRQ_MODEM_IPC0_NS2 113
#define IRQ_MODEM_IPC0_S3 114
#define IRQ_MODEM_IPC0_S4 115
#define IRQ_MODEM_IPC0_S5 116
#define IRQ_NVIC117_MDM2AP_CM3_IF 117
#define IRQ_SOCP0 118
#define IRQ_EICC_INT0 119
#define IRQ_EICC_INT8 120
#define IRQ_EICC_INT10 121
#define IRQ_EICC_INT12 122
#define IRQ_EICC_INT14 123
#define IRQ_SPE_A 124
#define IRQ_TSP0_WAKEUP_INTR 125
#define IRQ_TSP1_WAKEUP_INTR 126
#define IRQ_TSP2_WAKEUP_INTR 127
#define IRQ_NVIC128_MDM2AP_CM3_IF 128
#define IRQ_NVIC129_MDM2AP_CM3_IF 129
#define IRQ_MAA_0 130
#define IRQ_NVIC131_MDM2AP_CM3_IF 131
#define IRQ_NVIC132_MDM2AP_CM3_IF 132
#define IRQ_NVIC133_MDM2AP_CM3_IF 133
#define IRQ_NVIC134_MDM2AP_CM3_IF 134
#define IRQ_NVIC135_MDM2AP_CM3_IF 135
#define IRQ_FVT_BIG_PERIOD_FINISH 136
#define IRQ_FVT_MID0_PERIOD_FINISH 137
#define IRQ_FVT_MID1_PERIOD_FINISH 138
#define IRQ_FVT_LIT_PERIOD_FINISH 139
#define IRQ_DDRC_FATAL_GIC_LPMCU0 140
#define IRQ_DDRC_INBAND_ECC_ERR_GIC_LPMCU0 141
#define IRQ_DDRC0_ERR_GIC_LPMCU 142
#define IRQ_DDRCA0_RESET_LPMCU 143
#define IRQ_DDRPHY_GIC_LPMCU0 144
#define IRQ_DDRXCTRL_TO_LPMCU0 145
#define IRQ_EXMBIST_L_GIC_LPMCU 146
#define IRQ_MDDRC_RESET_L_LPMCU 147
#define IRQ_UCE0_IPC_LPMCU 148
#define IRQ_UCE0_IPC_MBX_LPMCU 149
#define IRQ_UCE1_IPC_LPMCU 150
#define IRQ_UCE1_IPC_MBX_LPMCU 151
#define IRQ_UCE2_IPC_LPMCU 152
#define IRQ_UCE2_IPC_MBX_LPMCU 153
#define IRQ_UCE3_IPC_LPMCU 154
#define IRQ_UCE3_IPC_MBX_LPMCU 155
#define IRQ_UCE0_RTACTIVE_LPMCU 156
#define IRQ_UCE0_WDOG_GIC_LPMCU 157
#define IRQ_DSI2_MCU_INT_GIC_LPMCU 160
#define IRQ_SLEEP_IDLE_DSI_LPM3 161
#define IRQ_GPU_LP_CTRL_TO_LPMCU0 162
#define IRQ_GPU_LP_CTRL_TO_LPMCU1 163
#define IRQ_GPU_LP_CTRL_TO_LPMCU2 164
#define IRQ_COMB_QICE_DLOCK_NS_TO_LPMCU_GIC 165
#define IRQ_IPC0 166
#define IRQ_COMB_IOM3_IPC 167
#define IRQ_IPC_S_AO3 168
#define IRQ_IPC_MBX21 169
#define IRQ_IPC2 170
#define IRQ_IPC_MBX13 171
#define IRQ_IPC_MBX14 172
#define IRQ_IPC_MBX15 173
#define IRQ_IPC_MBX16 174
#define IRQ_IPC_MBX17 175
#define IRQ_IPC_MBX18 176
#define IRQ_IPC_MBX19 177
#define IRQ_IPC_MBX42 178
#define IRQ_IPC_MBX43 179
#define IRQ_IPC_MBX44 180
#define IRQ_IPC_MBX45 181
#define IRQ_IPC_NS2 182
#define IRQ_IPC_NS_MBX25 183
#define IRQ_IPC_NS_MBX26 184
#define IRQ_IPC_NS_MBX27 185
#define IRQ_IPC_NS_MBX28 186
#define IRQ_IPC_NS_MBX29 187
#define IRQ_IPC_NS_MBX30 188
#define IRQ_IPC_NS_MBX31 189
#define IRQ_IPC_NS_MBX63 190
#define IRQ_IPC_NS_MBX64 191
#define IRQ_IPC_S_AO1 192
#define IRQ_AO_IPC_S_MBX4 193
#define IRQ_IPC_S_MBX_AO5 194
#define IRQ_PERI_IOC_TO_ACPU0_0 195
 #define IRQ195_PERI_IOC_TO_ACPU0_0 0
 #define IRQ195_PERI_IOC_TO_ACPU0_1 1
 #define IRQ195_PERI_IOC_TO_ACPU1_0 2
 #define IRQ195_PERI_IOC_TO_ACPU1_1 3
 #define IRQ195_PERI_DSI_IOC_TO_ACPU0 4
 #define IRQ195_PERI_DSI_IOC_TO_ACPU1 5
 #define IRQ195_AO_IOC_TO_ACPU0_0 6
 #define IRQ195_AO_IOC_TO_ACPU0_1 7
 #define IRQ195_AO_IOC_TO_ACPU0_2 8
 #define IRQ195_AO_IOC_TO_ACPU0_3 9
 #define IRQ195_AO_IOC_TO_ACPU1_0 10
 #define IRQ195_AO_IOC_TO_ACPU1_1 11
 #define IRQ195_AO_IOC_TO_ACPU1_2 12
 #define IRQ195_AO_IOC_TO_ACPU1_3 13
 #define IRQ195_HSDT0_IOC_TO_ACPU0 14
 #define IRQ195_HSDT0_IOC_TO_ACPU1 15
 #define IRQ195_HSDT1_IOC_TO_ACPU0 16
 #define IRQ195_HSDT1_IOC_TO_ACPU1 17
#define IRQ_PERI_IOC_TO_IOMCU_0 196
 #define IRQ196_PERI_IOC_TO_IOMCU_0 0
 #define IRQ196_PERI_IOC_TO_IOMCU_1 1
 #define IRQ196_PERI_DSI_IOC_TO_IOMCU 2
 #define IRQ196_AO_IOC_TO_IOMCU_0 3
 #define IRQ196_AO_IOC_TO_IOMCU_1 4
 #define IRQ196_AO_IOC_TO_IOMCU_2 5
 #define IRQ196_AO_IOC_TO_IOMCU_3 6
 #define IRQ196_HSDT0_IOC_TO_IOMCU 7
 #define IRQ196_HSDT1_IOC_TO_IOMCU 8
#define IRQ_PERI_IOC_TO_MDM_0 197
 #define IRQ197_PERI_IOC_TO_MDM_0 0
 #define IRQ197_PERI_IOC_TO_MDM_1 1
 #define IRQ197_PERI_DSI_IOC_TO_MDM 2
 #define IRQ197_AO_IOC_TO_MDM_0 3
 #define IRQ197_AO_IOC_TO_MDM_1 4
 #define IRQ197_AO_IOC_TO_MDM_2 5
 #define IRQ197_AO_IOC_TO_MDM_3 6
 #define IRQ197_HSDT0_IOC_TO_MDM 7
 #define IRQ197_HSDT1_IOC_TO_MDM 8
#define IRQ_PERI_IOC_TO_LPMCU_0 198
 #define IRQ198_PERI_DSI_IOC_TO_LPMCU 0
 #define IRQ198_AO_IOC_TO_LPMCU_0 1
 #define IRQ198_AO_IOC_TO_LPMCU_1 2
 #define IRQ198_AO_IOC_TO_LPMCU_2 3
 #define IRQ198_AO_IOC_TO_LPMCU_3 4
 #define IRQ198_HSDT0_IOC_TO_LPMCU 5
 #define IRQ198_HSDT1_IOC_TO_LPMCU 6
 #define IRQ198_PERI_IOC_TO_LPMCU_0 7
 #define IRQ198_PERI_IOC_TO_LPMCU_1 8
#define IRQ_GIC_WAKE_REQUEST_GIC_LPMCU0 201
 #define IRQ201_GIC_WAKE_REQUEST_GIC_LPMCU0 0
 #define IRQ201_GIC_WAKE_REQUEST_GIC_LPMCU1 1
 #define IRQ201_GIC_WAKE_REQUEST_GIC_LPMCU2 2
 #define IRQ201_GIC_WAKE_REQUEST_GIC_LPMCU3 3
 #define IRQ201_GIC_WAKE_REQUEST_GIC_LPMCU4 4
 #define IRQ201_GIC_WAKE_REQUEST_GIC_LPMCU5 5
 #define IRQ201_GIC_WAKE_REQUEST_GIC_LPMCU6 6
 #define IRQ201_GIC_WAKE_REQUEST_GIC_LPMCU7 7
 #define IRQ201_GIC_WAKE_REQUEST_GIC_LPMCU8 8
#define IRQ_NVIC203_BBPON2CM3_IF 203
 #define IRQ203_LTE2_DRX_ARM_TIMES_INT 0
 #define IRQ203_CBBP_CPU_INT01 1
 #define IRQ203_W_CPU_INT03 2
 #define IRQ203_W_CPU_INT02 3
 #define IRQ203_W_CPU_INT03_2 4
 #define IRQ203_W_CPU_INT02_2 5
 #define IRQ203_LTE2_DRX_ARM_WAKEUP_INT 6
 #define IRQ203_G3_INT_GBBP_TO_CPU_ON 7
 #define IRQ203_G2_INT_GBBP_TO_CPU_ON 8
 #define IRQ203_G1_INT_GBBP_TO_CPU_ON 9
 #define IRQ203_TDS_DRX_ARM_TIMES_INT 10
 #define IRQ203_TDS_DRX_ARM_WAKEUP_INT 11
 #define IRQ203_LTE_DRX_ARM_WAKEUP_INT 12
 #define IRQ203_LTE_DRX_ARM_TIMES_INT 13
 #define IRQ203_LTEV_DRX_ARM_WAKEUP_INT 14
 #define IRQ203_LTEV_DRX_ARM_TIMES_INT 15
 #define IRQ203_NR_DRX_ARM_WAKEUP_INT 16
 #define IRQ203_NR_DRX_ARM_TIMES_INT 17
#define IRQ_NVIC204_BBPON2CM3_IF 204
 #define IRQ204_LTE2_DRX_ARM_TIMES_INT 0
 #define IRQ204_CBBP_CPU_INT01 1
 #define IRQ204_W_CPU_INT03 2
 #define IRQ204_W_CPU_INT02 3
 #define IRQ204_W_CPU_INT03_2 4
 #define IRQ204_W_CPU_INT02_2 5
 #define IRQ204_LTE2_DRX_ARM_WAKEUP_INT 6
 #define IRQ204_G3_INT_GBBP_TO_CPU_ON 7
 #define IRQ204_G2_INT_GBBP_TO_CPU_ON 8
 #define IRQ204_G1_INT_GBBP_TO_CPU_ON 9
 #define IRQ204_TDS_DRX_ARM_TIMES_INT 10
 #define IRQ204_TDS_DRX_ARM_WAKEUP_INT 11
 #define IRQ204_LTE_DRX_ARM_WAKEUP_INT 12
 #define IRQ204_LTE_DRX_ARM_TIMES_INT 13
 #define IRQ204_LTEV_DRX_ARM_WAKEUP_INT 14
 #define IRQ204_LTEV_DRX_ARM_TIMES_INT 15
 #define IRQ204_NR_DRX_ARM_WAKEUP_INT 16
 #define IRQ204_NR_DRX_ARM_TIMES_INT 17
 #define IRQ204_NR2_DRX_ARM_WAKEUP_INT 18
 #define IRQ204_NR2_DRX_ARM_TIMES_INT 19
#define IRQ_NVIC206_MDM2AP_WAKEUP_IF 206
 #define IRQ206_WDT_TSP8 0
 #define IRQ206_WDT_TSP9 1
 #define IRQ206_WDT_TSP10 2
 #define IRQ206_WDT_TSP11 3
 #define IRQ206_WDT_TSP12 4
 #define IRQ206_WDT_TSP13 5
 #define IRQ206_WDT_TSP14 6
 #define IRQ206_WDT_TSP15 7
 #define IRQ206_WDT_TSP0 8
 #define IRQ206_WDT_TSP1 9
 #define IRQ206_WDT_TSP2 10
 #define IRQ206_WDT_TSP3 11
 #define IRQ206_WDT_TSP4 12
 #define IRQ206_WDT_TSP5 13
 #define IRQ206_WDT_TSP6 14
 #define IRQ206_WDT_TSP7 15
 #define IRQ206_AXI_DLOCK_INT 16
 #define IRQ206_TSP_EICC_TSP00 17
 #define IRQ206_TSP_EICC_TSP01 18
 #define IRQ206_TSP_EICC_TSP10 19
 #define IRQ206_TSP_EICC_TSP11 20
 #define IRQ206_TSP_EICC_TSP20 21
 #define IRQ206_TSP_EICC_TSP21 22
 #define IRQ206_TSP_EICC_TSP30 23
 #define IRQ206_TSP_EICC_TSP31 24
#define IRQ_NVIC207_MDM2AP_WAKEUP_IF 207
 #define IRQ207_BUS_DEC_ERR_INT 0
 #define IRQ207_MDM2AP_ACPU_INT_RSV0 1
 #define IRQ207_MDM2AP_ACPU_INT_RSV1 2
 #define IRQ207_MDM2AP_ACPU_INT_RSV2 3
 #define IRQ207_MDM2AP_ACPU_INT_RSV3 4
 #define IRQ207_MDM2AP_ACPU_INT_RSV4 5
 #define IRQ207_MDM2AP_ACPU_INT_RSV5 6
 #define IRQ207_MDM2AP_ACPU_INT_RSV6 7
 #define IRQ207_MDM2AP_ACPU_INT_RSV7 8
 #define IRQ207_MDM2AP_ACPU_INT_RSV8 9
 #define IRQ207_MDM2AP_ACPU_INT_RSV9 10
 #define IRQ207_MDM2AP_ACPU_INT_RSV10 11
 #define IRQ207_MDM2AP_ACPU_INT_RSV11 12
 #define IRQ207_MDM2AP_ACPU_INT_RSV12 13
 #define IRQ207_MDM2AP_ACPU_INT_RSV13 14
 #define IRQ207_MDM2AP_ACPU_INT_RSV14 15
 #define IRQ207_MDM2AP_ACPU_INT_RSV15 16
 #define IRQ207_SOCP1 17
#define IRQ_MDM2AP_WAKEUP_IF 208
 #define IRQ208_MDM_IPC0_INTR0_TSP0 0
 #define IRQ208_MDM_IPC0_INTR0_TSP1 1
 #define IRQ208_MDM_IPC0_INTR0_TSP2 2
 #define IRQ208_MDM_IPC0_INTR0_TSP3 3
 #define IRQ208_MDM_IPC0_INTR0_TSP4 4
 #define IRQ208_MDM_IPC0_INTR0_TSP5 5
 #define IRQ208_MDM_IPC0_INTR1_TSP0 6
 #define IRQ208_MDM_IPC0_INTR1_TSP1 7
 #define IRQ208_MDM_IPC0_INTR1_TSP2 8
 #define IRQ208_MDM_IPC0_INTR1_TSP3 9
 #define IRQ208_MDM_IPC0_INTR1_TSP4 10
 #define IRQ208_MDM_IPC0_INTR1_TSP5 11
 #define IRQ208_MDM_IPC1_INTR0_TSP0 12
 #define IRQ208_MDM_IPC1_INTR0_TSP1 13
 #define IRQ208_MDM_IPC1_INTR0_TSP2 14
 #define IRQ208_MDM_IPC1_INTR0_TSP3 15
 #define IRQ208_MDM_IPC1_INTR0_TSP4 16
 #define IRQ208_MDM_IPC1_INTR0_TSP5 17
 #define IRQ208_MDM_IPC1_INTR1_TSP0 18
 #define IRQ208_MDM_IPC1_INTR1_TSP1 19
 #define IRQ208_MDM_IPC1_INTR1_TSP2 20
 #define IRQ208_MDM_IPC1_INTR1_TSP3 21
 #define IRQ208_MDM_IPC1_INTR1_TSP4 22
 #define IRQ208_MDM_IPC1_INTR1_TSP5 23
#define IRQ_I2C2 210
 #define IRQ210_I2C2 0
 #define IRQ210_IPC_MBX32 1
 #define IRQ210_IPC_MBX33 2
 #define IRQ210_IPC_MBX34 3
 #define IRQ210_IPC9 4
 #define IRQ210_IPC_MBX35 5
 #define IRQ210_IPC_MBX36 6
 #define IRQ210_IPC_MBX37 7
 #define IRQ210_IPC_NS9 8
 #define IRQ210_IPC_NS10 9
 #define IRQ210_IPC10 10
 #define IRQ210_IPC11 11
 #define IRQ210_IPC_NS11 12
 #define IRQ210_IPC12 13
 #define IRQ210_IPC_NS12 14
 #define IRQ210_GPIO0_SE_ARPP 15
 #define IRQ210_GPIO1_SE_ARPP 16
 #define IRQ210_IPC7 17
 #define IRQ210_IPC_NS_MBX54 18
 #define IRQ210_IPC_NS7 19
 #define IRQ210_IPC_NS_MBX55 20
 #define IRQ210_IPC_MBX29 21
 #define IRQ210_IPC_MBX30 22
 #define IRQ210_IPC_NS_AO2 23
 #define IRQ210_IPC_MBX25 24
 #define IRQ210_IPC_MBX26 25
 #define IRQ210_IPC_NS_MBX50 26
 #define IRQ210_IPC_NS_MBX51 27
 #define IRQ210_IPC5 28
 #define IRQ210_IPC_NS5 29
 #define IRQ210_TSPPLL_DFS_UNLOCK_INT 30
 #define IRQ210_I3C4 31
#define IRQ_SPE_C 211
 #define IRQ211_SPE_C 0
 #define IRQ211_IPC_NS_MBX57 1
 #define IRQ211_IPC_NS_MBX58 2
 #define IRQ211_IPC_NS_MBX59 3
 #define IRQ211_IPC_NS_MBX60 4
 #define IRQ211_IPC_NS_MBX61 5
 #define IRQ211_IPC_NS_MBX62 6
 #define IRQ211_UART5 7
 #define IRQ211_PCR_GPU_GIC_LPMCU 8
 #define IRQ211_MODEM_IPC0_S1 9
 #define IRQ211_MODEM_IPC1_S1 10
 #define IRQ211_MODEM_IPC0_NS1 11
 #define IRQ211_MODEM_IPC1_NS1 12
 #define IRQ211_MODEM_IPC1_S2 13
 #define IRQ211_PERF_STAT 14
 #define IRQ211_MODEM_IPC1_NS2 15
 #define IRQ211_VBAT_DROP_PROTECT_DB 16
 #define IRQ211_IPC_NS_MBX_AO2 17
 #define IRQ211_IPC_S_AO5 18
 #define IRQ211_IPC_S_MBX_AO6 19
 #define IRQ211_IPF0 20
 #define IRQ211_IPF1 21
 #define IRQ211_IPF2 22
 #define IRQ211_SOCP2 23
 #define IRQ211_SPMI0 24
 #define IRQ211_SPMI10 25
#define IRQ_QIC_PERI_COMB_LPMCU_ACPU 212
 #define IRQ212_QIC_PERI_COMB_LPMCU_ACPU 0
 #define IRQ212_QIC_M1_COMB_LPMCU_ACPU 1
 #define IRQ212_QIC_M2_COMB_LPMCU_ACPU 2
 #define IRQ212_QIC_NPU_COMB_LPMCU_ACPU 3
 #define IRQ212_QIC_AO_COMB_LPMCU_ACPU 4
 #define IRQ212_QIC_CFG_COMB_LPMCU_ACPU 5
 #define IRQ212_QIC_CPU_COMB_LPMCU_ACPU 6
 #define IRQ212_QIC_GPU_COMB_LPMCU_ACPU 7
 #define IRQ212_QIC_HSDT0_COMB_LPMCU_ACPU 8
 #define IRQ212_QIC_HSDT1_COMB_LPMCU_ACPU 9
 #define IRQ212_QIC_SYS_COMB_LPMCU_ACPU 10
 #define IRQ212_QIC_MDM_PERI_COMB_LPMCU_ACPU 11
 #define IRQ212_QICE_QIC_NS_TO_IOMCU_LPMCU_MDM_GIC 12
 #define IRQ212_PERI_IOC_TO_ARPP_0 13
 #define IRQ212_PERI_IOC_TO_ARPP_1 14
 #define IRQ212_PERI_DSI_IOC_TO_ARPP 15
 #define IRQ212_AO_IOC_TO_ARPP_0 16
 #define IRQ212_AO_IOC_TO_ARPP_1 17
 #define IRQ212_AO_IOC_TO_ARPP_2 18
 #define IRQ212_AO_IOC_TO_ARPP_3 19
 #define IRQ212_HSDT0_IOC_TO_ARPP 20
 #define IRQ212_HSDT1_IOC_TO_ARPP 21
#define IRQ_CPU_FVT_CPU_BIG_DVFS_EVENT_UP_TO_LPMCU 213
 #define IRQ213_CPU_FVT_CPU_BIG_DVFS_EVENT_UP_TO_LPMCU 0
 #define IRQ213_CPU_FVT_CPU_BIG_DVFS_EVENT_DOWN_TO_LPMCU 1
 #define IRQ213_CPU_FVT_CPU_MID_DVFS_EVENT_UP_TO_LPMCU 2
 #define IRQ213_CPU_FVT_CPU_MID_DVFS_EVENT_DOWN_TO_LPMCU 3
 #define IRQ213_CPU_FVT_CPU_LIT_DVFS_EVENT_UP_TO_LPMCU 4
 #define IRQ213_CPU_FVT_CPU_LIT_DVFS_EVENT_DOWN_TO_LPMCU 5
 #define IRQ213_CPU_FVT_DDR_DVFS_EVENT_UP_TO_LPMCU 6
 #define IRQ213_CPU_FVT_DDR_DVFS_EVENT_DOWN_TO_LPMCU 7
#define IRQ_TIMINT1 227
#define IRQ_TIMINT2 228
#define IRQ_RXEV 229
#define IRQ_MAX 230
#endif
