Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1.1 (win64) Build 5094488 Fri Jun 14 08:59:21 MDT 2024
| Date         : Sun Dec  1 13:33:16 2024
| Host         : babushkacoloD running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file minesweeper_top_timing_summary_routed.rpt -pb minesweeper_top_timing_summary_routed.pb -rpx minesweeper_top_timing_summary_routed.rpx -warn_on_violation
| Design       : minesweeper_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                              Violations  
---------  ----------------  ---------------------------------------  ----------  
TIMING-8   Critical Warning  No common period between related clocks  1           
HPDR-1     Warning           Port pin direction inconsistency         4           
LUTAR-1    Warning           LUT drives async reset alert             1           
TIMING-16  Warning           Large setup violation                    454         
TIMING-18  Warning           Missing input or output delay            16          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -5.032    -1989.347                    454                 1855        0.048        0.000                      0                 1855       16.670        0.000                       0                  1242  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock           Waveform(ns)       Period(ns)      Frequency(MHz)
-----           ------------       ----------      --------------
sys_clk_pin     {0.000 41.660}     83.330          12.000          
  CLKFBIN       {0.000 41.665}     83.330          12.000          
  renderer_n_0  {0.000 19.860}     39.720          25.176          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin          65.241        0.000                      0                 1211        0.049        0.000                      0                 1211       16.670        0.000                       0                   712  
  CLKFBIN                                                                                                                                                        16.670        0.000                       0                     2  
  renderer_n_0        8.982        0.000                      0                  158        0.215        0.000                      0                  158       19.360        0.000                       0                   528  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
sys_clk_pin   renderer_n_0       -5.032    -1989.347                    454                  454        0.048        0.000                      0                  454  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin             79.473        0.000                      0                   32        0.433        0.000                      0                   32  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        CLKFBIN                     
(none)        renderer_n_0                
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       65.241ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.670ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             65.241ns  (required time - arrival time)
  Source:                 game/mine_map_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            game/number_map_reg[53][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.887ns  (logic 1.968ns (11.002%)  route 15.919ns (88.998%))
  Logic Levels:           8  (LUT3=2 LUT4=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.806ns = ( 88.136 - 83.330 ) 
    Source Clock Delay      (SCD):    5.098ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=711, routed)         1.554     5.098    game/clk_IBUF_BUFG
    SLICE_X28Y95         FDRE                                         r  game/mine_map_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y95         FDRE (Prop_fdre_C_Q)         0.456     5.554 f  game/mine_map_reg[42]/Q
                         net (fo=8, routed)           7.872    13.426    game/mine_map[42]
    SLICE_X35Y92         LUT3 (Prop_lut3_I0_O)        0.124    13.550 f  game/number_map[8][3]_i_266/O
                         net (fo=2, routed)           0.528    14.078    game/number_map[8][3]_i_266_n_0
    SLICE_X34Y92         LUT6 (Prop_lut6_I3_O)        0.124    14.202 f  game/number_map[8][3]_i_249/O
                         net (fo=1, routed)           0.000    14.202    game/number_map[8][3]_i_249_n_0
    SLICE_X34Y92         MUXF7 (Prop_muxf7_I1_O)      0.247    14.449 f  game/number_map_reg[8][3]_i_179/O
                         net (fo=1, routed)           0.000    14.449    game/number_map_reg[8][3]_i_179_n_0
    SLICE_X34Y92         MUXF8 (Prop_muxf8_I0_O)      0.098    14.547 f  game/number_map_reg[8][3]_i_102/O
                         net (fo=1, routed)           0.781    15.327    game/number_map_reg[8][3]_i_102_n_0
    SLICE_X36Y92         LUT6 (Prop_lut6_I5_O)        0.319    15.646 r  game/number_map[8][3]_i_42/O
                         net (fo=2, routed)           0.646    16.293    game/number_map[8][3]_i_42_n_0
    SLICE_X36Y93         LUT3 (Prop_lut3_I2_O)        0.150    16.443 r  game/number_map[8][3]_i_21/O
                         net (fo=3, routed)           0.613    17.055    game/number_map[8][3]_i_21_n_0
    SLICE_X39Y94         LUT4 (Prop_lut4_I1_O)        0.326    17.381 r  game/number_map[8][3]_i_11/O
                         net (fo=4, routed)           1.093    18.475    game/number_map[8][3]_i_11_n_0
    SLICE_X39Y95         LUT6 (Prop_lut6_I3_O)        0.124    18.599 r  game/number_map[8][2]_i_1/O
                         net (fo=64, routed)          4.386    22.985    game/number_map[8][2]_i_1_n_0
    SLICE_X48Y99         FDRE                                         r  game/number_map_reg[53][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=711, routed)         1.442    88.136    game/clk_IBUF_BUFG
    SLICE_X48Y99         FDRE                                         r  game/number_map_reg[53][2]/C
                         clock pessimism              0.186    88.322    
                         clock uncertainty           -0.035    88.287    
    SLICE_X48Y99         FDRE (Setup_fdre_C_D)       -0.061    88.226    game/number_map_reg[53][2]
  -------------------------------------------------------------------
                         required time                         88.226    
                         arrival time                         -22.985    
  -------------------------------------------------------------------
                         slack                                 65.241    

Slack (MET) :             65.345ns  (required time - arrival time)
  Source:                 game/mine_map_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            game/number_map_reg[48][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.938ns  (logic 1.822ns (10.157%)  route 16.116ns (89.843%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.977ns = ( 88.307 - 83.330 ) 
    Source Clock Delay      (SCD):    5.094ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=711, routed)         1.550     5.094    game/clk_IBUF_BUFG
    SLICE_X41Y87         FDRE                                         r  game/mine_map_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y87         FDRE (Prop_fdre_C_Q)         0.456     5.550 r  game/mine_map_reg[18]/Q
                         net (fo=8, routed)           7.060    12.610    game/mine_map[18]
    SLICE_X41Y90         LUT6 (Prop_lut6_I1_O)        0.124    12.734 r  game/number_map[8][3]_i_84/O
                         net (fo=2, routed)           0.995    13.729    game/number_map[8][3]_i_84_n_0
    SLICE_X40Y94         LUT6 (Prop_lut6_I5_O)        0.124    13.853 r  game/number_map[8][3]_i_192/O
                         net (fo=1, routed)           0.000    13.853    game/number_map[8][3]_i_192_n_0
    SLICE_X40Y94         MUXF7 (Prop_muxf7_I1_O)      0.217    14.070 r  game/number_map_reg[8][3]_i_108/O
                         net (fo=1, routed)           1.001    15.071    game/number_map_reg[8][3]_i_108_n_0
    SLICE_X33Y94         LUT6 (Prop_lut6_I1_O)        0.299    15.370 r  game/number_map[8][3]_i_44/O
                         net (fo=2, routed)           0.964    16.333    game/number_map[8][3]_i_44_n_0
    SLICE_X36Y93         LUT3 (Prop_lut3_I0_O)        0.152    16.485 r  game/number_map[8][3]_i_21/O
                         net (fo=3, routed)           0.613    17.098    game/number_map[8][3]_i_21_n_0
    SLICE_X39Y94         LUT4 (Prop_lut4_I1_O)        0.326    17.424 r  game/number_map[8][3]_i_11/O
                         net (fo=4, routed)           1.093    18.517    game/number_map[8][3]_i_11_n_0
    SLICE_X39Y95         LUT6 (Prop_lut6_I3_O)        0.124    18.641 r  game/number_map[8][2]_i_1/O
                         net (fo=64, routed)          4.390    23.032    game/number_map[8][2]_i_1_n_0
    SLICE_X51Y103        FDRE                                         r  game/number_map_reg[48][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=711, routed)         1.612    88.307    game/clk_IBUF_BUFG
    SLICE_X51Y103        FDRE                                         r  game/number_map_reg[48][2]/C
                         clock pessimism              0.186    88.493    
                         clock uncertainty           -0.035    88.457    
    SLICE_X51Y103        FDRE (Setup_fdre_C_D)       -0.081    88.376    game/number_map_reg[48][2]
  -------------------------------------------------------------------
                         required time                         88.376    
                         arrival time                         -23.032    
  -------------------------------------------------------------------
                         slack                                 65.345    

Slack (MET) :             65.399ns  (required time - arrival time)
  Source:                 game/mine_map_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            game/number_map_reg[49][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.938ns  (logic 1.822ns (10.157%)  route 16.116ns (89.843%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.978ns = ( 88.308 - 83.330 ) 
    Source Clock Delay      (SCD):    5.094ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=711, routed)         1.550     5.094    game/clk_IBUF_BUFG
    SLICE_X41Y87         FDRE                                         r  game/mine_map_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y87         FDRE (Prop_fdre_C_Q)         0.456     5.550 r  game/mine_map_reg[18]/Q
                         net (fo=8, routed)           7.060    12.610    game/mine_map[18]
    SLICE_X41Y90         LUT6 (Prop_lut6_I1_O)        0.124    12.734 r  game/number_map[8][3]_i_84/O
                         net (fo=2, routed)           0.995    13.729    game/number_map[8][3]_i_84_n_0
    SLICE_X40Y94         LUT6 (Prop_lut6_I5_O)        0.124    13.853 r  game/number_map[8][3]_i_192/O
                         net (fo=1, routed)           0.000    13.853    game/number_map[8][3]_i_192_n_0
    SLICE_X40Y94         MUXF7 (Prop_muxf7_I1_O)      0.217    14.070 r  game/number_map_reg[8][3]_i_108/O
                         net (fo=1, routed)           1.001    15.071    game/number_map_reg[8][3]_i_108_n_0
    SLICE_X33Y94         LUT6 (Prop_lut6_I1_O)        0.299    15.370 r  game/number_map[8][3]_i_44/O
                         net (fo=2, routed)           0.964    16.333    game/number_map[8][3]_i_44_n_0
    SLICE_X36Y93         LUT3 (Prop_lut3_I0_O)        0.152    16.485 r  game/number_map[8][3]_i_21/O
                         net (fo=3, routed)           0.613    17.098    game/number_map[8][3]_i_21_n_0
    SLICE_X39Y94         LUT4 (Prop_lut4_I1_O)        0.326    17.424 r  game/number_map[8][3]_i_11/O
                         net (fo=4, routed)           1.093    18.517    game/number_map[8][3]_i_11_n_0
    SLICE_X39Y95         LUT6 (Prop_lut6_I3_O)        0.124    18.641 r  game/number_map[8][2]_i_1/O
                         net (fo=64, routed)          4.390    23.031    game/number_map[8][2]_i_1_n_0
    SLICE_X52Y101        FDRE                                         r  game/number_map_reg[49][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=711, routed)         1.613    88.308    game/clk_IBUF_BUFG
    SLICE_X52Y101        FDRE                                         r  game/number_map_reg[49][2]/C
                         clock pessimism              0.186    88.494    
                         clock uncertainty           -0.035    88.458    
    SLICE_X52Y101        FDRE (Setup_fdre_C_D)       -0.028    88.430    game/number_map_reg[49][2]
  -------------------------------------------------------------------
                         required time                         88.430    
                         arrival time                         -23.031    
  -------------------------------------------------------------------
                         slack                                 65.399    

Slack (MET) :             65.449ns  (required time - arrival time)
  Source:                 game/mine_map_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            game/number_map_reg[63][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.835ns  (logic 1.822ns (10.216%)  route 16.013ns (89.784%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.978ns = ( 88.308 - 83.330 ) 
    Source Clock Delay      (SCD):    5.094ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=711, routed)         1.550     5.094    game/clk_IBUF_BUFG
    SLICE_X41Y87         FDRE                                         r  game/mine_map_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y87         FDRE (Prop_fdre_C_Q)         0.456     5.550 r  game/mine_map_reg[18]/Q
                         net (fo=8, routed)           7.060    12.610    game/mine_map[18]
    SLICE_X41Y90         LUT6 (Prop_lut6_I1_O)        0.124    12.734 r  game/number_map[8][3]_i_84/O
                         net (fo=2, routed)           0.995    13.729    game/number_map[8][3]_i_84_n_0
    SLICE_X40Y94         LUT6 (Prop_lut6_I5_O)        0.124    13.853 r  game/number_map[8][3]_i_192/O
                         net (fo=1, routed)           0.000    13.853    game/number_map[8][3]_i_192_n_0
    SLICE_X40Y94         MUXF7 (Prop_muxf7_I1_O)      0.217    14.070 r  game/number_map_reg[8][3]_i_108/O
                         net (fo=1, routed)           1.001    15.071    game/number_map_reg[8][3]_i_108_n_0
    SLICE_X33Y94         LUT6 (Prop_lut6_I1_O)        0.299    15.370 r  game/number_map[8][3]_i_44/O
                         net (fo=2, routed)           0.964    16.333    game/number_map[8][3]_i_44_n_0
    SLICE_X36Y93         LUT3 (Prop_lut3_I0_O)        0.152    16.485 r  game/number_map[8][3]_i_21/O
                         net (fo=3, routed)           0.613    17.098    game/number_map[8][3]_i_21_n_0
    SLICE_X39Y94         LUT4 (Prop_lut4_I1_O)        0.326    17.424 r  game/number_map[8][3]_i_11/O
                         net (fo=4, routed)           1.093    18.517    game/number_map[8][3]_i_11_n_0
    SLICE_X39Y95         LUT6 (Prop_lut6_I3_O)        0.124    18.641 r  game/number_map[8][2]_i_1/O
                         net (fo=64, routed)          4.287    22.928    game/number_map[8][2]_i_1_n_0
    SLICE_X51Y102        FDRE                                         r  game/number_map_reg[63][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=711, routed)         1.613    88.308    game/clk_IBUF_BUFG
    SLICE_X51Y102        FDRE                                         r  game/number_map_reg[63][2]/C
                         clock pessimism              0.186    88.494    
                         clock uncertainty           -0.035    88.458    
    SLICE_X51Y102        FDRE (Setup_fdre_C_D)       -0.081    88.377    game/number_map_reg[63][2]
  -------------------------------------------------------------------
                         required time                         88.377    
                         arrival time                         -22.928    
  -------------------------------------------------------------------
                         slack                                 65.449    

Slack (MET) :             65.494ns  (required time - arrival time)
  Source:                 game/mine_map_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            game/number_map_reg[61][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.809ns  (logic 1.822ns (10.231%)  route 15.987ns (89.769%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.978ns = ( 88.308 - 83.330 ) 
    Source Clock Delay      (SCD):    5.094ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=711, routed)         1.550     5.094    game/clk_IBUF_BUFG
    SLICE_X41Y87         FDRE                                         r  game/mine_map_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y87         FDRE (Prop_fdre_C_Q)         0.456     5.550 r  game/mine_map_reg[18]/Q
                         net (fo=8, routed)           7.060    12.610    game/mine_map[18]
    SLICE_X41Y90         LUT6 (Prop_lut6_I1_O)        0.124    12.734 r  game/number_map[8][3]_i_84/O
                         net (fo=2, routed)           0.995    13.729    game/number_map[8][3]_i_84_n_0
    SLICE_X40Y94         LUT6 (Prop_lut6_I5_O)        0.124    13.853 r  game/number_map[8][3]_i_192/O
                         net (fo=1, routed)           0.000    13.853    game/number_map[8][3]_i_192_n_0
    SLICE_X40Y94         MUXF7 (Prop_muxf7_I1_O)      0.217    14.070 r  game/number_map_reg[8][3]_i_108/O
                         net (fo=1, routed)           1.001    15.071    game/number_map_reg[8][3]_i_108_n_0
    SLICE_X33Y94         LUT6 (Prop_lut6_I1_O)        0.299    15.370 r  game/number_map[8][3]_i_44/O
                         net (fo=2, routed)           0.964    16.333    game/number_map[8][3]_i_44_n_0
    SLICE_X36Y93         LUT3 (Prop_lut3_I0_O)        0.152    16.485 r  game/number_map[8][3]_i_21/O
                         net (fo=3, routed)           0.613    17.098    game/number_map[8][3]_i_21_n_0
    SLICE_X39Y94         LUT4 (Prop_lut4_I1_O)        0.326    17.424 r  game/number_map[8][3]_i_11/O
                         net (fo=4, routed)           1.093    18.517    game/number_map[8][3]_i_11_n_0
    SLICE_X39Y95         LUT6 (Prop_lut6_I3_O)        0.124    18.641 r  game/number_map[8][2]_i_1/O
                         net (fo=64, routed)          4.262    22.903    game/number_map[8][2]_i_1_n_0
    SLICE_X49Y102        FDRE                                         r  game/number_map_reg[61][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=711, routed)         1.613    88.308    game/clk_IBUF_BUFG
    SLICE_X49Y102        FDRE                                         r  game/number_map_reg[61][2]/C
                         clock pessimism              0.186    88.494    
                         clock uncertainty           -0.035    88.458    
    SLICE_X49Y102        FDRE (Setup_fdre_C_D)       -0.061    88.397    game/number_map_reg[61][2]
  -------------------------------------------------------------------
                         required time                         88.397    
                         arrival time                         -22.903    
  -------------------------------------------------------------------
                         slack                                 65.494    

Slack (MET) :             65.515ns  (required time - arrival time)
  Source:                 game/mine_map_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            game/number_map_reg[50][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.789ns  (logic 1.822ns (10.242%)  route 15.967ns (89.758%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.978ns = ( 88.308 - 83.330 ) 
    Source Clock Delay      (SCD):    5.094ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=711, routed)         1.550     5.094    game/clk_IBUF_BUFG
    SLICE_X41Y87         FDRE                                         r  game/mine_map_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y87         FDRE (Prop_fdre_C_Q)         0.456     5.550 r  game/mine_map_reg[18]/Q
                         net (fo=8, routed)           7.060    12.610    game/mine_map[18]
    SLICE_X41Y90         LUT6 (Prop_lut6_I1_O)        0.124    12.734 r  game/number_map[8][3]_i_84/O
                         net (fo=2, routed)           0.995    13.729    game/number_map[8][3]_i_84_n_0
    SLICE_X40Y94         LUT6 (Prop_lut6_I5_O)        0.124    13.853 r  game/number_map[8][3]_i_192/O
                         net (fo=1, routed)           0.000    13.853    game/number_map[8][3]_i_192_n_0
    SLICE_X40Y94         MUXF7 (Prop_muxf7_I1_O)      0.217    14.070 r  game/number_map_reg[8][3]_i_108/O
                         net (fo=1, routed)           1.001    15.071    game/number_map_reg[8][3]_i_108_n_0
    SLICE_X33Y94         LUT6 (Prop_lut6_I1_O)        0.299    15.370 r  game/number_map[8][3]_i_44/O
                         net (fo=2, routed)           0.964    16.333    game/number_map[8][3]_i_44_n_0
    SLICE_X36Y93         LUT3 (Prop_lut3_I0_O)        0.152    16.485 r  game/number_map[8][3]_i_21/O
                         net (fo=3, routed)           0.613    17.098    game/number_map[8][3]_i_21_n_0
    SLICE_X39Y94         LUT4 (Prop_lut4_I1_O)        0.326    17.424 r  game/number_map[8][3]_i_11/O
                         net (fo=4, routed)           1.093    18.517    game/number_map[8][3]_i_11_n_0
    SLICE_X39Y95         LUT6 (Prop_lut6_I3_O)        0.124    18.641 r  game/number_map[8][2]_i_1/O
                         net (fo=64, routed)          4.241    22.882    game/number_map[8][2]_i_1_n_0
    SLICE_X53Y102        FDRE                                         r  game/number_map_reg[50][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=711, routed)         1.613    88.308    game/clk_IBUF_BUFG
    SLICE_X53Y102        FDRE                                         r  game/number_map_reg[50][2]/C
                         clock pessimism              0.186    88.494    
                         clock uncertainty           -0.035    88.458    
    SLICE_X53Y102        FDRE (Setup_fdre_C_D)       -0.061    88.397    game/number_map_reg[50][2]
  -------------------------------------------------------------------
                         required time                         88.397    
                         arrival time                         -22.882    
  -------------------------------------------------------------------
                         slack                                 65.515    

Slack (MET) :             65.568ns  (required time - arrival time)
  Source:                 game/mine_map_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            game/number_map_reg[54][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.768ns  (logic 1.822ns (10.254%)  route 15.946ns (89.746%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.978ns = ( 88.308 - 83.330 ) 
    Source Clock Delay      (SCD):    5.094ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=711, routed)         1.550     5.094    game/clk_IBUF_BUFG
    SLICE_X41Y87         FDRE                                         r  game/mine_map_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y87         FDRE (Prop_fdre_C_Q)         0.456     5.550 r  game/mine_map_reg[18]/Q
                         net (fo=8, routed)           7.060    12.610    game/mine_map[18]
    SLICE_X41Y90         LUT6 (Prop_lut6_I1_O)        0.124    12.734 r  game/number_map[8][3]_i_84/O
                         net (fo=2, routed)           0.995    13.729    game/number_map[8][3]_i_84_n_0
    SLICE_X40Y94         LUT6 (Prop_lut6_I5_O)        0.124    13.853 r  game/number_map[8][3]_i_192/O
                         net (fo=1, routed)           0.000    13.853    game/number_map[8][3]_i_192_n_0
    SLICE_X40Y94         MUXF7 (Prop_muxf7_I1_O)      0.217    14.070 r  game/number_map_reg[8][3]_i_108/O
                         net (fo=1, routed)           1.001    15.071    game/number_map_reg[8][3]_i_108_n_0
    SLICE_X33Y94         LUT6 (Prop_lut6_I1_O)        0.299    15.370 r  game/number_map[8][3]_i_44/O
                         net (fo=2, routed)           0.964    16.333    game/number_map[8][3]_i_44_n_0
    SLICE_X36Y93         LUT3 (Prop_lut3_I0_O)        0.152    16.485 r  game/number_map[8][3]_i_21/O
                         net (fo=3, routed)           0.613    17.098    game/number_map[8][3]_i_21_n_0
    SLICE_X39Y94         LUT4 (Prop_lut4_I1_O)        0.326    17.424 r  game/number_map[8][3]_i_11/O
                         net (fo=4, routed)           1.093    18.517    game/number_map[8][3]_i_11_n_0
    SLICE_X39Y95         LUT6 (Prop_lut6_I3_O)        0.124    18.641 r  game/number_map[8][2]_i_1/O
                         net (fo=64, routed)          4.221    22.862    game/number_map[8][2]_i_1_n_0
    SLICE_X50Y100        FDRE                                         r  game/number_map_reg[54][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=711, routed)         1.613    88.308    game/clk_IBUF_BUFG
    SLICE_X50Y100        FDRE                                         r  game/number_map_reg[54][2]/C
                         clock pessimism              0.186    88.494    
                         clock uncertainty           -0.035    88.458    
    SLICE_X50Y100        FDRE (Setup_fdre_C_D)       -0.028    88.430    game/number_map_reg[54][2]
  -------------------------------------------------------------------
                         required time                         88.430    
                         arrival time                         -22.862    
  -------------------------------------------------------------------
                         slack                                 65.568    

Slack (MET) :             65.634ns  (required time - arrival time)
  Source:                 game/mine_map_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            game/number_map_reg[60][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.669ns  (logic 1.822ns (10.312%)  route 15.847ns (89.688%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.978ns = ( 88.308 - 83.330 ) 
    Source Clock Delay      (SCD):    5.094ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=711, routed)         1.550     5.094    game/clk_IBUF_BUFG
    SLICE_X41Y87         FDRE                                         r  game/mine_map_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y87         FDRE (Prop_fdre_C_Q)         0.456     5.550 r  game/mine_map_reg[18]/Q
                         net (fo=8, routed)           7.060    12.610    game/mine_map[18]
    SLICE_X41Y90         LUT6 (Prop_lut6_I1_O)        0.124    12.734 r  game/number_map[8][3]_i_84/O
                         net (fo=2, routed)           0.995    13.729    game/number_map[8][3]_i_84_n_0
    SLICE_X40Y94         LUT6 (Prop_lut6_I5_O)        0.124    13.853 r  game/number_map[8][3]_i_192/O
                         net (fo=1, routed)           0.000    13.853    game/number_map[8][3]_i_192_n_0
    SLICE_X40Y94         MUXF7 (Prop_muxf7_I1_O)      0.217    14.070 r  game/number_map_reg[8][3]_i_108/O
                         net (fo=1, routed)           1.001    15.071    game/number_map_reg[8][3]_i_108_n_0
    SLICE_X33Y94         LUT6 (Prop_lut6_I1_O)        0.299    15.370 r  game/number_map[8][3]_i_44/O
                         net (fo=2, routed)           0.964    16.333    game/number_map[8][3]_i_44_n_0
    SLICE_X36Y93         LUT3 (Prop_lut3_I0_O)        0.152    16.485 r  game/number_map[8][3]_i_21/O
                         net (fo=3, routed)           0.613    17.098    game/number_map[8][3]_i_21_n_0
    SLICE_X39Y94         LUT4 (Prop_lut4_I1_O)        0.326    17.424 r  game/number_map[8][3]_i_11/O
                         net (fo=4, routed)           1.093    18.517    game/number_map[8][3]_i_11_n_0
    SLICE_X39Y95         LUT6 (Prop_lut6_I3_O)        0.124    18.641 r  game/number_map[8][2]_i_1/O
                         net (fo=64, routed)          4.122    22.763    game/number_map[8][2]_i_1_n_0
    SLICE_X49Y101        FDRE                                         r  game/number_map_reg[60][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=711, routed)         1.613    88.308    game/clk_IBUF_BUFG
    SLICE_X49Y101        FDRE                                         r  game/number_map_reg[60][2]/C
                         clock pessimism              0.186    88.494    
                         clock uncertainty           -0.035    88.458    
    SLICE_X49Y101        FDRE (Setup_fdre_C_D)       -0.061    88.397    game/number_map_reg[60][2]
  -------------------------------------------------------------------
                         required time                         88.397    
                         arrival time                         -22.763    
  -------------------------------------------------------------------
                         slack                                 65.634    

Slack (MET) :             65.652ns  (required time - arrival time)
  Source:                 game/mine_map_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            game/number_map_reg[62][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.652ns  (logic 1.822ns (10.322%)  route 15.830ns (89.678%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.978ns = ( 88.308 - 83.330 ) 
    Source Clock Delay      (SCD):    5.094ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=711, routed)         1.550     5.094    game/clk_IBUF_BUFG
    SLICE_X41Y87         FDRE                                         r  game/mine_map_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y87         FDRE (Prop_fdre_C_Q)         0.456     5.550 r  game/mine_map_reg[18]/Q
                         net (fo=8, routed)           7.060    12.610    game/mine_map[18]
    SLICE_X41Y90         LUT6 (Prop_lut6_I1_O)        0.124    12.734 r  game/number_map[8][3]_i_84/O
                         net (fo=2, routed)           0.995    13.729    game/number_map[8][3]_i_84_n_0
    SLICE_X40Y94         LUT6 (Prop_lut6_I5_O)        0.124    13.853 r  game/number_map[8][3]_i_192/O
                         net (fo=1, routed)           0.000    13.853    game/number_map[8][3]_i_192_n_0
    SLICE_X40Y94         MUXF7 (Prop_muxf7_I1_O)      0.217    14.070 r  game/number_map_reg[8][3]_i_108/O
                         net (fo=1, routed)           1.001    15.071    game/number_map_reg[8][3]_i_108_n_0
    SLICE_X33Y94         LUT6 (Prop_lut6_I1_O)        0.299    15.370 r  game/number_map[8][3]_i_44/O
                         net (fo=2, routed)           0.964    16.333    game/number_map[8][3]_i_44_n_0
    SLICE_X36Y93         LUT3 (Prop_lut3_I0_O)        0.152    16.485 r  game/number_map[8][3]_i_21/O
                         net (fo=3, routed)           0.613    17.098    game/number_map[8][3]_i_21_n_0
    SLICE_X39Y94         LUT4 (Prop_lut4_I1_O)        0.326    17.424 r  game/number_map[8][3]_i_11/O
                         net (fo=4, routed)           1.093    18.517    game/number_map[8][3]_i_11_n_0
    SLICE_X39Y95         LUT6 (Prop_lut6_I3_O)        0.124    18.641 r  game/number_map[8][2]_i_1/O
                         net (fo=64, routed)          4.104    22.745    game/number_map[8][2]_i_1_n_0
    SLICE_X48Y102        FDRE                                         r  game/number_map_reg[62][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=711, routed)         1.613    88.308    game/clk_IBUF_BUFG
    SLICE_X48Y102        FDRE                                         r  game/number_map_reg[62][2]/C
                         clock pessimism              0.186    88.494    
                         clock uncertainty           -0.035    88.458    
    SLICE_X48Y102        FDRE (Setup_fdre_C_D)       -0.061    88.397    game/number_map_reg[62][2]
  -------------------------------------------------------------------
                         required time                         88.397    
                         arrival time                         -22.745    
  -------------------------------------------------------------------
                         slack                                 65.652    

Slack (MET) :             65.657ns  (required time - arrival time)
  Source:                 game/mine_map_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            game/number_map_reg[58][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.627ns  (logic 1.822ns (10.337%)  route 15.805ns (89.663%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.978ns = ( 88.308 - 83.330 ) 
    Source Clock Delay      (SCD):    5.094ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=711, routed)         1.550     5.094    game/clk_IBUF_BUFG
    SLICE_X41Y87         FDRE                                         r  game/mine_map_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y87         FDRE (Prop_fdre_C_Q)         0.456     5.550 r  game/mine_map_reg[18]/Q
                         net (fo=8, routed)           7.060    12.610    game/mine_map[18]
    SLICE_X41Y90         LUT6 (Prop_lut6_I1_O)        0.124    12.734 r  game/number_map[8][3]_i_84/O
                         net (fo=2, routed)           0.995    13.729    game/number_map[8][3]_i_84_n_0
    SLICE_X40Y94         LUT6 (Prop_lut6_I5_O)        0.124    13.853 r  game/number_map[8][3]_i_192/O
                         net (fo=1, routed)           0.000    13.853    game/number_map[8][3]_i_192_n_0
    SLICE_X40Y94         MUXF7 (Prop_muxf7_I1_O)      0.217    14.070 r  game/number_map_reg[8][3]_i_108/O
                         net (fo=1, routed)           1.001    15.071    game/number_map_reg[8][3]_i_108_n_0
    SLICE_X33Y94         LUT6 (Prop_lut6_I1_O)        0.299    15.370 r  game/number_map[8][3]_i_44/O
                         net (fo=2, routed)           0.964    16.333    game/number_map[8][3]_i_44_n_0
    SLICE_X36Y93         LUT3 (Prop_lut3_I0_O)        0.152    16.485 r  game/number_map[8][3]_i_21/O
                         net (fo=3, routed)           0.613    17.098    game/number_map[8][3]_i_21_n_0
    SLICE_X39Y94         LUT4 (Prop_lut4_I1_O)        0.326    17.424 r  game/number_map[8][3]_i_11/O
                         net (fo=4, routed)           1.093    18.517    game/number_map[8][3]_i_11_n_0
    SLICE_X39Y95         LUT6 (Prop_lut6_I3_O)        0.124    18.641 r  game/number_map[8][2]_i_1/O
                         net (fo=64, routed)          4.079    22.720    game/number_map[8][2]_i_1_n_0
    SLICE_X53Y100        FDRE                                         r  game/number_map_reg[58][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=711, routed)         1.613    88.308    game/clk_IBUF_BUFG
    SLICE_X53Y100        FDRE                                         r  game/number_map_reg[58][2]/C
                         clock pessimism              0.186    88.494    
                         clock uncertainty           -0.035    88.458    
    SLICE_X53Y100        FDRE (Setup_fdre_C_D)       -0.081    88.377    game/number_map_reg[58][2]
  -------------------------------------------------------------------
                         required time                         88.377    
                         arrival time                         -22.720    
  -------------------------------------------------------------------
                         slack                                 65.657    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 game/cnt_numbers_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            game/cnt_numbers_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.355ns (70.790%)  route 0.146ns (29.210%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.067ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=711, routed)         0.562     1.466    game/clk_IBUF_BUFG
    SLICE_X36Y99         FDRE                                         r  game/cnt_numbers_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y99         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  game/cnt_numbers_reg[11]/Q
                         net (fo=14, routed)          0.146     1.753    game/cnt_numbers_reg_n_0_[11]
    SLICE_X36Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.913 r  game/cnt_numbers_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.913    game/cnt_numbers_reg[12]_i_1_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.967 r  game/cnt_numbers_reg[16]_i_1/O[0]
                         net (fo=2, routed)           0.000     1.967    game/in14[13]
    SLICE_X36Y100        FDRE                                         r  game/cnt_numbers_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=711, routed)         0.917     2.067    game/clk_IBUF_BUFG
    SLICE_X36Y100        FDRE                                         r  game/cnt_numbers_reg[13]/C
                         clock pessimism             -0.250     1.816    
    SLICE_X36Y100        FDRE (Hold_fdre_C_D)         0.102     1.918    game/cnt_numbers_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.918    
                         arrival time                           1.967    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 game/cnt_numbers_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            game/cnt_numbers_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.366ns (71.417%)  route 0.146ns (28.583%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.067ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=711, routed)         0.562     1.466    game/clk_IBUF_BUFG
    SLICE_X36Y99         FDRE                                         r  game/cnt_numbers_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y99         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  game/cnt_numbers_reg[11]/Q
                         net (fo=14, routed)          0.146     1.753    game/cnt_numbers_reg_n_0_[11]
    SLICE_X36Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.913 r  game/cnt_numbers_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.913    game/cnt_numbers_reg[12]_i_1_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.978 r  game/cnt_numbers_reg[16]_i_1/O[2]
                         net (fo=2, routed)           0.000     1.978    game/in14[15]
    SLICE_X36Y100        FDRE                                         r  game/cnt_numbers_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=711, routed)         0.917     2.067    game/clk_IBUF_BUFG
    SLICE_X36Y100        FDRE                                         r  game/cnt_numbers_reg[15]/C
                         clock pessimism             -0.250     1.816    
    SLICE_X36Y100        FDRE (Hold_fdre_C_D)         0.102     1.918    game/cnt_numbers_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.918    
                         arrival time                           1.978    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 keypad/data_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            game/ms_synch/d_tmp_reg[1][1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.067ns
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=711, routed)         0.644     1.548    keypad/clk_IBUF_BUFG
    SLICE_X31Y102        FDRE                                         r  keypad/data_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y102        FDRE (Prop_fdre_C_Q)         0.141     1.689 r  keypad/data_o_reg[1]/Q
                         net (fo=2, routed)           0.067     1.756    game/ms_synch/button_map[0]
    SLICE_X30Y102        SRL16E                                       r  game/ms_synch/d_tmp_reg[1][1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=711, routed)         0.917     2.067    game/ms_synch/clk_IBUF_BUFG
    SLICE_X30Y102        SRL16E                                       r  game/ms_synch/d_tmp_reg[1][1]_srl2/CLK
                         clock pessimism             -0.505     1.561    
    SLICE_X30Y102        SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.678    game/ms_synch/d_tmp_reg[1][1]_srl2
  -------------------------------------------------------------------
                         required time                         -1.678    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 game/ms_synch/d_tmp_reg[3][7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            game/lose_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.227ns (64.472%)  route 0.125ns (35.528%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=711, routed)         0.643     1.547    game/ms_synch/clk_IBUF_BUFG
    SLICE_X37Y100        FDRE                                         r  game/ms_synch/d_tmp_reg[3][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y100        FDRE (Prop_fdre_C_Q)         0.128     1.675 f  game/ms_synch/d_tmp_reg[3][7]/Q
                         net (fo=4, routed)           0.125     1.800    game/ms_synch/d_tmp_reg_n_0_[3][7]
    SLICE_X39Y99         LUT6 (Prop_lut6_I2_O)        0.099     1.899 r  game/ms_synch/lose_i_1/O
                         net (fo=1, routed)           0.000     1.899    game/ms_synch_n_191
    SLICE_X39Y99         FDRE                                         r  game/lose_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=711, routed)         0.830     1.980    game/clk_IBUF_BUFG
    SLICE_X39Y99         FDRE                                         r  game/lose_reg/C
                         clock pessimism             -0.250     1.730    
    SLICE_X39Y99         FDRE (Hold_fdre_C_D)         0.091     1.821    game/lose_reg
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 game/cnt_numbers_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            game/cnt_numbers_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.391ns (72.746%)  route 0.146ns (27.254%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.067ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=711, routed)         0.562     1.466    game/clk_IBUF_BUFG
    SLICE_X36Y99         FDRE                                         r  game/cnt_numbers_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y99         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  game/cnt_numbers_reg[11]/Q
                         net (fo=14, routed)          0.146     1.753    game/cnt_numbers_reg_n_0_[11]
    SLICE_X36Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.913 r  game/cnt_numbers_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.913    game/cnt_numbers_reg[12]_i_1_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.003 r  game/cnt_numbers_reg[16]_i_1/O[1]
                         net (fo=2, routed)           0.000     2.003    game/in14[14]
    SLICE_X36Y100        FDRE                                         r  game/cnt_numbers_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=711, routed)         0.917     2.067    game/clk_IBUF_BUFG
    SLICE_X36Y100        FDRE                                         r  game/cnt_numbers_reg[14]/C
                         clock pessimism             -0.250     1.816    
    SLICE_X36Y100        FDRE (Hold_fdre_C_D)         0.102     1.918    game/cnt_numbers_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.918    
                         arrival time                           2.003    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 game/cnt_numbers_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            game/cnt_numbers_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.391ns (72.746%)  route 0.146ns (27.254%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.067ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=711, routed)         0.562     1.466    game/clk_IBUF_BUFG
    SLICE_X36Y99         FDRE                                         r  game/cnt_numbers_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y99         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  game/cnt_numbers_reg[11]/Q
                         net (fo=14, routed)          0.146     1.753    game/cnt_numbers_reg_n_0_[11]
    SLICE_X36Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.913 r  game/cnt_numbers_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.913    game/cnt_numbers_reg[12]_i_1_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.003 r  game/cnt_numbers_reg[16]_i_1/O[3]
                         net (fo=2, routed)           0.000     2.003    game/in14[16]
    SLICE_X36Y100        FDRE                                         r  game/cnt_numbers_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=711, routed)         0.917     2.067    game/clk_IBUF_BUFG
    SLICE_X36Y100        FDRE                                         r  game/cnt_numbers_reg[16]/C
                         clock pessimism             -0.250     1.816    
    SLICE_X36Y100        FDRE (Hold_fdre_C_D)         0.102     1.918    game/cnt_numbers_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.918    
                         arrival time                           2.003    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 game/cnt_numbers_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            game/cnt_numbers_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.394ns (72.898%)  route 0.146ns (27.102%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.067ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=711, routed)         0.562     1.466    game/clk_IBUF_BUFG
    SLICE_X36Y99         FDRE                                         r  game/cnt_numbers_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y99         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  game/cnt_numbers_reg[11]/Q
                         net (fo=14, routed)          0.146     1.753    game/cnt_numbers_reg_n_0_[11]
    SLICE_X36Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.913 r  game/cnt_numbers_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.913    game/cnt_numbers_reg[12]_i_1_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.952 r  game/cnt_numbers_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.952    game/cnt_numbers_reg[16]_i_1_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.006 r  game/cnt_numbers_reg[20]_i_1/O[0]
                         net (fo=2, routed)           0.000     2.006    game/in14[17]
    SLICE_X36Y101        FDRE                                         r  game/cnt_numbers_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=711, routed)         0.917     2.067    game/clk_IBUF_BUFG
    SLICE_X36Y101        FDRE                                         r  game/cnt_numbers_reg[17]/C
                         clock pessimism             -0.250     1.816    
    SLICE_X36Y101        FDRE (Hold_fdre_C_D)         0.102     1.918    game/cnt_numbers_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.918    
                         arrival time                           2.006    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 game/cnt_numbers_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            game/cnt_numbers_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.405ns (73.438%)  route 0.146ns (26.562%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.067ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=711, routed)         0.562     1.466    game/clk_IBUF_BUFG
    SLICE_X36Y99         FDRE                                         r  game/cnt_numbers_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y99         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  game/cnt_numbers_reg[11]/Q
                         net (fo=14, routed)          0.146     1.753    game/cnt_numbers_reg_n_0_[11]
    SLICE_X36Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.913 r  game/cnt_numbers_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.913    game/cnt_numbers_reg[12]_i_1_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.952 r  game/cnt_numbers_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.952    game/cnt_numbers_reg[16]_i_1_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.017 r  game/cnt_numbers_reg[20]_i_1/O[2]
                         net (fo=2, routed)           0.000     2.017    game/in14[19]
    SLICE_X36Y101        FDRE                                         r  game/cnt_numbers_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=711, routed)         0.917     2.067    game/clk_IBUF_BUFG
    SLICE_X36Y101        FDRE                                         r  game/cnt_numbers_reg[19]/C
                         clock pessimism             -0.250     1.816    
    SLICE_X36Y101        FDRE (Hold_fdre_C_D)         0.102     1.918    game/cnt_numbers_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.918    
                         arrival time                           2.017    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 game/ms_rng/cur_seed_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            game/ms_rng/cur_seed_reg[5]_srl5_game_ms_rng_cur_seed_reg_c_3/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.654%)  route 0.155ns (52.346%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.970ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=711, routed)         0.555     1.459    game/ms_rng/clk_IBUF_BUFG
    SLICE_X13Y79         FDPE                                         r  game/ms_rng/cur_seed_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y79         FDPE (Prop_fdpe_C_Q)         0.141     1.600 r  game/ms_rng/cur_seed_reg[0]/Q
                         net (fo=1, routed)           0.155     1.755    game/ms_rng/cur_seed_reg_n_0_[0]
    SLICE_X14Y77         SRL16E                                       r  game/ms_rng/cur_seed_reg[5]_srl5_game_ms_rng_cur_seed_reg_c_3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=711, routed)         0.820     1.970    game/ms_rng/clk_IBUF_BUFG
    SLICE_X14Y77         SRL16E                                       r  game/ms_rng/cur_seed_reg[5]_srl5_game_ms_rng_cur_seed_reg_c_3/CLK
                         clock pessimism             -0.499     1.471    
    SLICE_X14Y77         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.654    game/ms_rng/cur_seed_reg[5]_srl5_game_ms_rng_cur_seed_reg_c_3
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 game/ms_rng/cur_seed_reg[40]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            game/ms_rng/cur_seed_reg[43]_srl3_game_ms_rng_cur_seed_reg_c_1/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=711, routed)         0.560     1.464    game/ms_rng/clk_IBUF_BUFG
    SLICE_X13Y84         FDPE                                         r  game/ms_rng/cur_seed_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y84         FDPE (Prop_fdpe_C_Q)         0.141     1.605 r  game/ms_rng/cur_seed_reg[40]/Q
                         net (fo=1, routed)           0.099     1.704    game/ms_rng/cur_seed_reg_n_0_[40]
    SLICE_X14Y83         SRL16E                                       r  game/ms_rng/cur_seed_reg[43]_srl3_game_ms_rng_cur_seed_reg_c_1/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=711, routed)         0.826     1.976    game/ms_rng/clk_IBUF_BUFG
    SLICE_X14Y83         SRL16E                                       r  game/ms_rng/cur_seed_reg[43]_srl3_game_ms_rng_cur_seed_reg_c_1/CLK
                         clock pessimism             -0.499     1.477    
    SLICE_X14Y83         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     1.592    game/ms_rng/cur_seed_reg[43]_srl3_game_ms_rng_cur_seed_reg_c_1
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.704    
  -------------------------------------------------------------------
                         slack                                  0.112    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         83.330      81.175     BUFGCTRL_X0Y0    clk_IBUF_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.330      82.081     MMCME2_ADV_X1Y0  renderer/cmt/CLKIN1
Min Period        n/a     FDSE/C             n/a            1.000         83.330      82.330     SLICE_X29Y103    key_IOBUF[3]_inst_i_1/C
Min Period        n/a     FDSE/C             n/a            1.000         83.330      82.330     SLICE_X31Y104    key_OBUFT[4]_inst_i_1/C
Min Period        n/a     FDSE/C             n/a            1.000         83.330      82.330     SLICE_X31Y105    key_OBUFT[5]_inst_i_1/C
Min Period        n/a     FDSE/C             n/a            1.000         83.330      82.330     SLICE_X31Y104    key_OBUFT[6]_inst_i_1/C
Min Period        n/a     FDSE/C             n/a            1.000         83.330      82.330     SLICE_X31Y105    key_OBUFT[7]_inst_i_1/C
Min Period        n/a     FDRE/C             n/a            1.000         83.330      82.330     SLICE_X41Y100    game/FSM_sequential_ms_init_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         83.330      82.330     SLICE_X43Y99     game/FSM_sequential_ms_init_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         83.330      82.330     SLICE_X41Y100    game/FSM_sequential_ms_init_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.330      16.670     MMCME2_ADV_X1Y0  renderer/cmt/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.670      31.670     MMCME2_ADV_X1Y0  renderer/cmt/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.670      31.670     MMCME2_ADV_X1Y0  renderer/cmt/CLKIN1
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         41.670      40.690     SLICE_X14Y77     game/ms_rng/cur_seed_reg[13]_srl5_game_ms_rng_cur_seed_reg_c_3/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         41.670      40.690     SLICE_X14Y77     game/ms_rng/cur_seed_reg[13]_srl5_game_ms_rng_cur_seed_reg_c_3/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         41.670      40.690     SLICE_X14Y77     game/ms_rng/cur_seed_reg[21]_srl5_game_ms_rng_cur_seed_reg_c_3/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         41.670      40.690     SLICE_X14Y77     game/ms_rng/cur_seed_reg[21]_srl5_game_ms_rng_cur_seed_reg_c_3/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         41.670      40.690     SLICE_X14Y77     game/ms_rng/cur_seed_reg[29]_srl5_game_ms_rng_cur_seed_reg_c_3/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         41.670      40.690     SLICE_X14Y77     game/ms_rng/cur_seed_reg[29]_srl5_game_ms_rng_cur_seed_reg_c_3/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         41.670      40.690     SLICE_X14Y83     game/ms_rng/cur_seed_reg[37]_srl4_game_ms_rng_cur_seed_reg_c_2/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         41.670      40.690     SLICE_X14Y83     game/ms_rng/cur_seed_reg[37]_srl4_game_ms_rng_cur_seed_reg_c_2/CLK
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.660      31.660     MMCME2_ADV_X1Y0  renderer/cmt/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.660      31.660     MMCME2_ADV_X1Y0  renderer/cmt/CLKIN1
High Pulse Width  Slow    SRL16E/CLK         n/a            0.980         41.660      40.680     SLICE_X14Y77     game/ms_rng/cur_seed_reg[13]_srl5_game_ms_rng_cur_seed_reg_c_3/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         41.660      40.680     SLICE_X14Y77     game/ms_rng/cur_seed_reg[13]_srl5_game_ms_rng_cur_seed_reg_c_3/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.980         41.660      40.680     SLICE_X14Y77     game/ms_rng/cur_seed_reg[21]_srl5_game_ms_rng_cur_seed_reg_c_3/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         41.660      40.680     SLICE_X14Y77     game/ms_rng/cur_seed_reg[21]_srl5_game_ms_rng_cur_seed_reg_c_3/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.980         41.660      40.680     SLICE_X14Y77     game/ms_rng/cur_seed_reg[29]_srl5_game_ms_rng_cur_seed_reg_c_3/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         41.660      40.680     SLICE_X14Y77     game/ms_rng/cur_seed_reg[29]_srl5_game_ms_rng_cur_seed_reg_c_3/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.980         41.660      40.680     SLICE_X14Y83     game/ms_rng/cur_seed_reg[37]_srl4_game_ms_rng_cur_seed_reg_c_2/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         41.660      40.680     SLICE_X14Y83     game/ms_rng/cur_seed_reg[37]_srl4_game_ms_rng_cur_seed_reg_c_2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN
  To Clock:  CLKFBIN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.670ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN
Waveform(ns):       { 0.000 41.665 }
Period(ns):         83.330
Sources:            { renderer/cmt/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.330      82.081     MMCME2_ADV_X1Y0  renderer/cmt/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.330      82.081     MMCME2_ADV_X1Y0  renderer/cmt/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.330      16.670     MMCME2_ADV_X1Y0  renderer/cmt/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.330      130.030    MMCME2_ADV_X1Y0  renderer/cmt/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  renderer_n_0
  To Clock:  renderer_n_0

Setup :            0  Failing Endpoints,  Worst Slack        8.982ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.215ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.982ns  (required time - arrival time)
  Source:                 renderer/vcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by renderer_n_0  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            renderer/red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by renderer_n_0  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             renderer_n_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.720ns  (renderer_n_0 rise@39.720ns - renderer_n_0 rise@0.000ns)
  Data Path Delay:        30.382ns  (logic 10.707ns (35.241%)  route 19.675ns (64.759%))
  Logic Levels:           37  (CARRY4=20 LUT1=1 LUT2=1 LUT3=3 LUT4=3 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.005ns = ( 47.725 - 39.720 ) 
    Source Clock Delay      (SCD):    8.513ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock renderer_n_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=711, routed)         1.575     5.119    renderer/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.207 r  renderer/cmt/CLKOUT0
                         net (fo=1, routed)           1.661     6.868    renderer_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.964 r  mine_map_infx_reg[63]_i_1/O
                         net (fo=526, routed)         1.549     8.513    renderer/clkfx
    SLICE_X14Y66         FDRE                                         r  renderer/vcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y66         FDRE (Prop_fdre_C_Q)         0.518     9.031 f  renderer/vcount_reg[0]/Q
                         net (fo=47, routed)          0.388     9.420    renderer/vcount_reg[0]
    SLICE_X14Y66         LUT1 (Prop_lut1_I0_O)        0.124     9.544 r  renderer/vcount[0]_i_1/O
                         net (fo=2, routed)           0.683    10.226    renderer/vcount[0]_i_1_n_0
    SLICE_X31Y63         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.584    10.810 r  renderer/pixel_addr_reg[11]_i_40/O[2]
                         net (fo=12, routed)          1.136    11.946    renderer/pixel_addr_reg[11]_i_40_n_5
    SLICE_X15Y66         LUT5 (Prop_lut5_I0_O)        0.302    12.248 f  renderer/red[1]_i_700/O
                         net (fo=15, routed)          2.004    14.252    renderer/red[1]_i_700_n_0
    SLICE_X40Y69         LUT3 (Prop_lut3_I2_O)        0.154    14.406 r  renderer/red[1]_i_672/O
                         net (fo=16, routed)          0.957    15.364    renderer/red[1]_i_672_n_0
    SLICE_X34Y60         LUT4 (Prop_lut4_I0_O)        0.327    15.691 r  renderer/red[1]_i_1127/O
                         net (fo=1, routed)           0.000    15.691    renderer/red[1]_i_1127_n_0
    SLICE_X34Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.067 r  renderer/red_reg[1]_i_1098/CO[3]
                         net (fo=1, routed)           0.000    16.067    renderer/red_reg[1]_i_1098_n_0
    SLICE_X34Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.184 r  renderer/red_reg[1]_i_1047/CO[3]
                         net (fo=1, routed)           0.000    16.184    renderer/red_reg[1]_i_1047_n_0
    SLICE_X34Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.301 r  renderer/red_reg[1]_i_979/CO[3]
                         net (fo=1, routed)           0.000    16.301    renderer/red_reg[1]_i_979_n_0
    SLICE_X34Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.418 r  renderer/red_reg[1]_i_852/CO[3]
                         net (fo=1, routed)           0.000    16.418    renderer/red_reg[1]_i_852_n_0
    SLICE_X34Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.535 r  renderer/red_reg[1]_i_681/CO[3]
                         net (fo=1, routed)           0.000    16.535    renderer/red_reg[1]_i_681_n_0
    SLICE_X34Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.652 r  renderer/red_reg[1]_i_699/CO[3]
                         net (fo=1, routed)           0.000    16.652    renderer/red_reg[1]_i_699_n_0
    SLICE_X34Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.769 r  renderer/red_reg[1]_i_690/CO[3]
                         net (fo=1, routed)           0.000    16.769    renderer/red_reg[1]_i_690_n_0
    SLICE_X34Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.092 r  renderer/red_reg[1]_i_695/O[1]
                         net (fo=2, routed)           1.035    18.126    renderer/red_reg[1]_i_695_n_6
    SLICE_X34Y75         LUT4 (Prop_lut4_I1_O)        0.330    18.456 r  renderer/red[1]_i_621/O
                         net (fo=2, routed)           0.857    19.313    renderer/red[1]_i_621_n_0
    SLICE_X34Y75         LUT5 (Prop_lut5_I0_O)        0.328    19.641 r  renderer/red[1]_i_625/O
                         net (fo=1, routed)           0.000    19.641    renderer/red[1]_i_625_n_0
    SLICE_X34Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.174 r  renderer/red_reg[1]_i_447/CO[3]
                         net (fo=1, routed)           0.000    20.174    renderer/red_reg[1]_i_447_n_0
    SLICE_X34Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.413 r  renderer/blue_reg[1]_i_222/O[2]
                         net (fo=2, routed)           0.847    21.260    renderer/blue_reg[1]_i_222_n_5
    SLICE_X33Y74         LUT3 (Prop_lut3_I0_O)        0.326    21.586 r  renderer/blue[1]_i_198/O
                         net (fo=2, routed)           0.701    22.287    renderer/blue[1]_i_198_n_0
    SLICE_X33Y75         LUT4 (Prop_lut4_I3_O)        0.332    22.619 r  renderer/blue[1]_i_202/O
                         net (fo=1, routed)           0.000    22.619    renderer/blue[1]_i_202_n_0
    SLICE_X33Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.151 r  renderer/blue_reg[1]_i_154/CO[3]
                         net (fo=1, routed)           0.000    23.151    renderer/blue_reg[1]_i_154_n_0
    SLICE_X33Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    23.374 r  renderer/blue_reg[1]_i_144/O[0]
                         net (fo=6, routed)           0.509    23.883    renderer/blue_reg[1]_i_144_n_7
    SLICE_X30Y74         LUT2 (Prop_lut2_I1_O)        0.299    24.182 r  renderer/red[1]_i_820/O
                         net (fo=1, routed)           0.000    24.182    renderer/red[1]_i_820_n_0
    SLICE_X30Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    24.558 r  renderer/red_reg[1]_i_653/CO[3]
                         net (fo=1, routed)           0.009    24.567    renderer/red_reg[1]_i_653_n_0
    SLICE_X30Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    24.786 r  renderer/red_reg[1]_i_466/O[0]
                         net (fo=3, routed)           1.128    25.914    renderer/red_reg[1]_i_466_n_7
    SLICE_X30Y78         LUT3 (Prop_lut3_I0_O)        0.321    26.235 r  renderer/red[1]_i_643/O
                         net (fo=1, routed)           0.524    26.759    renderer/red[1]_i_643_n_0
    SLICE_X31Y77         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.730    27.489 r  renderer/red_reg[1]_i_450/CO[3]
                         net (fo=1, routed)           0.000    27.489    renderer/red_reg[1]_i_450_n_0
    SLICE_X31Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.603 r  renderer/red_reg[1]_i_332/CO[3]
                         net (fo=1, routed)           0.000    27.603    renderer/red_reg[1]_i_332_n_0
    SLICE_X31Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.760 r  renderer/red_reg[1]_i_249/CO[1]
                         net (fo=37, routed)          0.938    28.698    renderer/red_reg[1]_i_249_n_2
    SLICE_X29Y71         LUT6 (Prop_lut6_I4_O)        0.329    29.027 r  renderer/red[1]_i_265/O
                         net (fo=1, routed)           0.542    29.569    renderer/red[1]_i_265_n_0
    SLICE_X29Y73         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.548    30.117 r  renderer/red_reg[1]_i_154/O[1]
                         net (fo=1, routed)           0.407    30.524    renderer/red_reg[1]_i_154_n_6
    SLICE_X29Y72         LUT5 (Prop_lut5_I4_O)        0.303    30.827 r  renderer/red[1]_i_148/O
                         net (fo=2, routed)           0.835    31.662    renderer/red[1]_i_148_n_0
    SLICE_X30Y80         LUT6 (Prop_lut6_I0_O)        0.124    31.786 r  renderer/red[1]_i_70/O
                         net (fo=1, routed)           0.000    31.786    renderer/red[1]_i_70_n_0
    SLICE_X30Y80         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    32.041 r  renderer/red_reg[1]_i_32/O[3]
                         net (fo=7, routed)           1.802    33.842    renderer/red_reg[1]_i_32_n_4
    SLICE_X50Y87         LUT6 (Prop_lut6_I2_O)        0.307    34.149 r  renderer/red[1]_i_54/O
                         net (fo=12, routed)          2.542    36.691    renderer/red[1]_i_54_n_0
    SLICE_X46Y50         LUT6 (Prop_lut6_I2_O)        0.124    36.815 f  renderer/red[0]_i_6/O
                         net (fo=1, routed)           0.956    37.771    renderer/red[0]_i_6_n_0
    SLICE_X46Y63         LUT6 (Prop_lut6_I2_O)        0.124    37.895 r  renderer/red[0]_i_3/O
                         net (fo=1, routed)           0.876    38.771    renderer/red[0]_i_3_n_0
    SLICE_X46Y68         LUT6 (Prop_lut6_I1_O)        0.124    38.895 r  renderer/red[0]_i_1/O
                         net (fo=1, routed)           0.000    38.895    renderer/red[0]_i_1_n_0
    SLICE_X46Y68         FDRE                                         r  renderer/red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock renderer_n_0 rise edge)
                                                     39.720    39.720 r  
    L17                                               0.000    39.720 r  clk (IN)
                         net (fo=0)                   0.000    39.720    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.125 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    42.993    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.084 r  clk_IBUF_BUFG_inst/O
                         net (fo=711, routed)         1.457    44.542    renderer/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.625 r  renderer/cmt/CLKOUT0
                         net (fo=1, routed)           1.581    46.206    renderer_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.297 r  mine_map_infx_reg[63]_i_1/O
                         net (fo=526, routed)         1.428    47.725    renderer/clkfx
    SLICE_X46Y68         FDRE                                         r  renderer/red_reg[0]/C
                         clock pessimism              0.394    48.119    
                         clock uncertainty           -0.323    47.796    
    SLICE_X46Y68         FDRE (Setup_fdre_C_D)        0.081    47.877    renderer/red_reg[0]
  -------------------------------------------------------------------
                         required time                         47.877    
                         arrival time                         -38.895    
  -------------------------------------------------------------------
                         slack                                  8.982    

Slack (MET) :             9.072ns  (required time - arrival time)
  Source:                 renderer/vcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by renderer_n_0  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            renderer/green_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by renderer_n_0  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             renderer_n_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.720ns  (renderer_n_0 rise@39.720ns - renderer_n_0 rise@0.000ns)
  Data Path Delay:        30.244ns  (logic 10.707ns (35.402%)  route 19.537ns (64.598%))
  Logic Levels:           37  (CARRY4=20 LUT1=1 LUT2=1 LUT3=3 LUT4=3 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.007ns = ( 47.727 - 39.720 ) 
    Source Clock Delay      (SCD):    8.513ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock renderer_n_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=711, routed)         1.575     5.119    renderer/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.207 r  renderer/cmt/CLKOUT0
                         net (fo=1, routed)           1.661     6.868    renderer_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.964 r  mine_map_infx_reg[63]_i_1/O
                         net (fo=526, routed)         1.549     8.513    renderer/clkfx
    SLICE_X14Y66         FDRE                                         r  renderer/vcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y66         FDRE (Prop_fdre_C_Q)         0.518     9.031 f  renderer/vcount_reg[0]/Q
                         net (fo=47, routed)          0.388     9.420    renderer/vcount_reg[0]
    SLICE_X14Y66         LUT1 (Prop_lut1_I0_O)        0.124     9.544 r  renderer/vcount[0]_i_1/O
                         net (fo=2, routed)           0.683    10.226    renderer/vcount[0]_i_1_n_0
    SLICE_X31Y63         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.584    10.810 r  renderer/pixel_addr_reg[11]_i_40/O[2]
                         net (fo=12, routed)          1.136    11.946    renderer/pixel_addr_reg[11]_i_40_n_5
    SLICE_X15Y66         LUT5 (Prop_lut5_I0_O)        0.302    12.248 f  renderer/red[1]_i_700/O
                         net (fo=15, routed)          2.004    14.252    renderer/red[1]_i_700_n_0
    SLICE_X40Y69         LUT3 (Prop_lut3_I2_O)        0.154    14.406 r  renderer/red[1]_i_672/O
                         net (fo=16, routed)          0.957    15.364    renderer/red[1]_i_672_n_0
    SLICE_X34Y60         LUT4 (Prop_lut4_I0_O)        0.327    15.691 r  renderer/red[1]_i_1127/O
                         net (fo=1, routed)           0.000    15.691    renderer/red[1]_i_1127_n_0
    SLICE_X34Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.067 r  renderer/red_reg[1]_i_1098/CO[3]
                         net (fo=1, routed)           0.000    16.067    renderer/red_reg[1]_i_1098_n_0
    SLICE_X34Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.184 r  renderer/red_reg[1]_i_1047/CO[3]
                         net (fo=1, routed)           0.000    16.184    renderer/red_reg[1]_i_1047_n_0
    SLICE_X34Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.301 r  renderer/red_reg[1]_i_979/CO[3]
                         net (fo=1, routed)           0.000    16.301    renderer/red_reg[1]_i_979_n_0
    SLICE_X34Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.418 r  renderer/red_reg[1]_i_852/CO[3]
                         net (fo=1, routed)           0.000    16.418    renderer/red_reg[1]_i_852_n_0
    SLICE_X34Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.535 r  renderer/red_reg[1]_i_681/CO[3]
                         net (fo=1, routed)           0.000    16.535    renderer/red_reg[1]_i_681_n_0
    SLICE_X34Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.652 r  renderer/red_reg[1]_i_699/CO[3]
                         net (fo=1, routed)           0.000    16.652    renderer/red_reg[1]_i_699_n_0
    SLICE_X34Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.769 r  renderer/red_reg[1]_i_690/CO[3]
                         net (fo=1, routed)           0.000    16.769    renderer/red_reg[1]_i_690_n_0
    SLICE_X34Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.092 r  renderer/red_reg[1]_i_695/O[1]
                         net (fo=2, routed)           1.035    18.126    renderer/red_reg[1]_i_695_n_6
    SLICE_X34Y75         LUT4 (Prop_lut4_I1_O)        0.330    18.456 r  renderer/red[1]_i_621/O
                         net (fo=2, routed)           0.857    19.313    renderer/red[1]_i_621_n_0
    SLICE_X34Y75         LUT5 (Prop_lut5_I0_O)        0.328    19.641 r  renderer/red[1]_i_625/O
                         net (fo=1, routed)           0.000    19.641    renderer/red[1]_i_625_n_0
    SLICE_X34Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.174 r  renderer/red_reg[1]_i_447/CO[3]
                         net (fo=1, routed)           0.000    20.174    renderer/red_reg[1]_i_447_n_0
    SLICE_X34Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.413 r  renderer/blue_reg[1]_i_222/O[2]
                         net (fo=2, routed)           0.847    21.260    renderer/blue_reg[1]_i_222_n_5
    SLICE_X33Y74         LUT3 (Prop_lut3_I0_O)        0.326    21.586 r  renderer/blue[1]_i_198/O
                         net (fo=2, routed)           0.701    22.287    renderer/blue[1]_i_198_n_0
    SLICE_X33Y75         LUT4 (Prop_lut4_I3_O)        0.332    22.619 r  renderer/blue[1]_i_202/O
                         net (fo=1, routed)           0.000    22.619    renderer/blue[1]_i_202_n_0
    SLICE_X33Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.151 r  renderer/blue_reg[1]_i_154/CO[3]
                         net (fo=1, routed)           0.000    23.151    renderer/blue_reg[1]_i_154_n_0
    SLICE_X33Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    23.374 r  renderer/blue_reg[1]_i_144/O[0]
                         net (fo=6, routed)           0.509    23.883    renderer/blue_reg[1]_i_144_n_7
    SLICE_X30Y74         LUT2 (Prop_lut2_I1_O)        0.299    24.182 r  renderer/red[1]_i_820/O
                         net (fo=1, routed)           0.000    24.182    renderer/red[1]_i_820_n_0
    SLICE_X30Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    24.558 r  renderer/red_reg[1]_i_653/CO[3]
                         net (fo=1, routed)           0.009    24.567    renderer/red_reg[1]_i_653_n_0
    SLICE_X30Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    24.786 r  renderer/red_reg[1]_i_466/O[0]
                         net (fo=3, routed)           1.128    25.914    renderer/red_reg[1]_i_466_n_7
    SLICE_X30Y78         LUT3 (Prop_lut3_I0_O)        0.321    26.235 r  renderer/red[1]_i_643/O
                         net (fo=1, routed)           0.524    26.759    renderer/red[1]_i_643_n_0
    SLICE_X31Y77         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.730    27.489 r  renderer/red_reg[1]_i_450/CO[3]
                         net (fo=1, routed)           0.000    27.489    renderer/red_reg[1]_i_450_n_0
    SLICE_X31Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.603 r  renderer/red_reg[1]_i_332/CO[3]
                         net (fo=1, routed)           0.000    27.603    renderer/red_reg[1]_i_332_n_0
    SLICE_X31Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.760 r  renderer/red_reg[1]_i_249/CO[1]
                         net (fo=37, routed)          0.938    28.698    renderer/red_reg[1]_i_249_n_2
    SLICE_X29Y71         LUT6 (Prop_lut6_I4_O)        0.329    29.027 r  renderer/red[1]_i_265/O
                         net (fo=1, routed)           0.542    29.569    renderer/red[1]_i_265_n_0
    SLICE_X29Y73         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.548    30.117 r  renderer/red_reg[1]_i_154/O[1]
                         net (fo=1, routed)           0.407    30.524    renderer/red_reg[1]_i_154_n_6
    SLICE_X29Y72         LUT5 (Prop_lut5_I4_O)        0.303    30.827 r  renderer/red[1]_i_148/O
                         net (fo=2, routed)           0.835    31.662    renderer/red[1]_i_148_n_0
    SLICE_X30Y80         LUT6 (Prop_lut6_I0_O)        0.124    31.786 r  renderer/red[1]_i_70/O
                         net (fo=1, routed)           0.000    31.786    renderer/red[1]_i_70_n_0
    SLICE_X30Y80         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    32.041 r  renderer/red_reg[1]_i_32/O[3]
                         net (fo=7, routed)           1.802    33.842    renderer/red_reg[1]_i_32_n_4
    SLICE_X50Y87         LUT6 (Prop_lut6_I2_O)        0.307    34.149 r  renderer/red[1]_i_54/O
                         net (fo=12, routed)          2.574    36.723    renderer/red[1]_i_54_n_0
    SLICE_X46Y51         LUT6 (Prop_lut6_I2_O)        0.124    36.847 f  renderer/green[1]_i_7/O
                         net (fo=1, routed)           1.079    37.926    renderer/green[1]_i_7_n_0
    SLICE_X46Y63         LUT6 (Prop_lut6_I2_O)        0.124    38.050 f  renderer/green[1]_i_4/O
                         net (fo=1, routed)           0.584    38.634    renderer/green[1]_i_4_n_0
    SLICE_X48Y69         LUT5 (Prop_lut5_I3_O)        0.124    38.758 r  renderer/green[1]_i_1/O
                         net (fo=1, routed)           0.000    38.758    renderer/green[1]_i_1_n_0
    SLICE_X48Y69         FDRE                                         r  renderer/green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock renderer_n_0 rise edge)
                                                     39.720    39.720 r  
    L17                                               0.000    39.720 r  clk (IN)
                         net (fo=0)                   0.000    39.720    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.125 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    42.993    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.084 r  clk_IBUF_BUFG_inst/O
                         net (fo=711, routed)         1.457    44.542    renderer/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.625 r  renderer/cmt/CLKOUT0
                         net (fo=1, routed)           1.581    46.206    renderer_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.297 r  mine_map_infx_reg[63]_i_1/O
                         net (fo=526, routed)         1.430    47.727    renderer/clkfx
    SLICE_X48Y69         FDRE                                         r  renderer/green_reg[1]/C
                         clock pessimism              0.394    48.121    
                         clock uncertainty           -0.323    47.798    
    SLICE_X48Y69         FDRE (Setup_fdre_C_D)        0.031    47.829    renderer/green_reg[1]
  -------------------------------------------------------------------
                         required time                         47.829    
                         arrival time                         -38.758    
  -------------------------------------------------------------------
                         slack                                  9.072    

Slack (MET) :             9.083ns  (required time - arrival time)
  Source:                 renderer/vcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by renderer_n_0  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            renderer/red_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by renderer_n_0  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             renderer_n_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.720ns  (renderer_n_0 rise@39.720ns - renderer_n_0 rise@0.000ns)
  Data Path Delay:        30.230ns  (logic 10.707ns (35.419%)  route 19.523ns (64.581%))
  Logic Levels:           37  (CARRY4=20 LUT1=1 LUT2=1 LUT3=3 LUT4=3 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.004ns = ( 47.724 - 39.720 ) 
    Source Clock Delay      (SCD):    8.513ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock renderer_n_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=711, routed)         1.575     5.119    renderer/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.207 r  renderer/cmt/CLKOUT0
                         net (fo=1, routed)           1.661     6.868    renderer_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.964 r  mine_map_infx_reg[63]_i_1/O
                         net (fo=526, routed)         1.549     8.513    renderer/clkfx
    SLICE_X14Y66         FDRE                                         r  renderer/vcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y66         FDRE (Prop_fdre_C_Q)         0.518     9.031 f  renderer/vcount_reg[0]/Q
                         net (fo=47, routed)          0.388     9.420    renderer/vcount_reg[0]
    SLICE_X14Y66         LUT1 (Prop_lut1_I0_O)        0.124     9.544 r  renderer/vcount[0]_i_1/O
                         net (fo=2, routed)           0.683    10.226    renderer/vcount[0]_i_1_n_0
    SLICE_X31Y63         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.584    10.810 r  renderer/pixel_addr_reg[11]_i_40/O[2]
                         net (fo=12, routed)          1.136    11.946    renderer/pixel_addr_reg[11]_i_40_n_5
    SLICE_X15Y66         LUT5 (Prop_lut5_I0_O)        0.302    12.248 f  renderer/red[1]_i_700/O
                         net (fo=15, routed)          2.004    14.252    renderer/red[1]_i_700_n_0
    SLICE_X40Y69         LUT3 (Prop_lut3_I2_O)        0.154    14.406 r  renderer/red[1]_i_672/O
                         net (fo=16, routed)          0.957    15.364    renderer/red[1]_i_672_n_0
    SLICE_X34Y60         LUT4 (Prop_lut4_I0_O)        0.327    15.691 r  renderer/red[1]_i_1127/O
                         net (fo=1, routed)           0.000    15.691    renderer/red[1]_i_1127_n_0
    SLICE_X34Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.067 r  renderer/red_reg[1]_i_1098/CO[3]
                         net (fo=1, routed)           0.000    16.067    renderer/red_reg[1]_i_1098_n_0
    SLICE_X34Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.184 r  renderer/red_reg[1]_i_1047/CO[3]
                         net (fo=1, routed)           0.000    16.184    renderer/red_reg[1]_i_1047_n_0
    SLICE_X34Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.301 r  renderer/red_reg[1]_i_979/CO[3]
                         net (fo=1, routed)           0.000    16.301    renderer/red_reg[1]_i_979_n_0
    SLICE_X34Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.418 r  renderer/red_reg[1]_i_852/CO[3]
                         net (fo=1, routed)           0.000    16.418    renderer/red_reg[1]_i_852_n_0
    SLICE_X34Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.535 r  renderer/red_reg[1]_i_681/CO[3]
                         net (fo=1, routed)           0.000    16.535    renderer/red_reg[1]_i_681_n_0
    SLICE_X34Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.652 r  renderer/red_reg[1]_i_699/CO[3]
                         net (fo=1, routed)           0.000    16.652    renderer/red_reg[1]_i_699_n_0
    SLICE_X34Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.769 r  renderer/red_reg[1]_i_690/CO[3]
                         net (fo=1, routed)           0.000    16.769    renderer/red_reg[1]_i_690_n_0
    SLICE_X34Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.092 r  renderer/red_reg[1]_i_695/O[1]
                         net (fo=2, routed)           1.035    18.126    renderer/red_reg[1]_i_695_n_6
    SLICE_X34Y75         LUT4 (Prop_lut4_I1_O)        0.330    18.456 r  renderer/red[1]_i_621/O
                         net (fo=2, routed)           0.857    19.313    renderer/red[1]_i_621_n_0
    SLICE_X34Y75         LUT5 (Prop_lut5_I0_O)        0.328    19.641 r  renderer/red[1]_i_625/O
                         net (fo=1, routed)           0.000    19.641    renderer/red[1]_i_625_n_0
    SLICE_X34Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.174 r  renderer/red_reg[1]_i_447/CO[3]
                         net (fo=1, routed)           0.000    20.174    renderer/red_reg[1]_i_447_n_0
    SLICE_X34Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.413 r  renderer/blue_reg[1]_i_222/O[2]
                         net (fo=2, routed)           0.847    21.260    renderer/blue_reg[1]_i_222_n_5
    SLICE_X33Y74         LUT3 (Prop_lut3_I0_O)        0.326    21.586 r  renderer/blue[1]_i_198/O
                         net (fo=2, routed)           0.701    22.287    renderer/blue[1]_i_198_n_0
    SLICE_X33Y75         LUT4 (Prop_lut4_I3_O)        0.332    22.619 r  renderer/blue[1]_i_202/O
                         net (fo=1, routed)           0.000    22.619    renderer/blue[1]_i_202_n_0
    SLICE_X33Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.151 r  renderer/blue_reg[1]_i_154/CO[3]
                         net (fo=1, routed)           0.000    23.151    renderer/blue_reg[1]_i_154_n_0
    SLICE_X33Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    23.374 r  renderer/blue_reg[1]_i_144/O[0]
                         net (fo=6, routed)           0.509    23.883    renderer/blue_reg[1]_i_144_n_7
    SLICE_X30Y74         LUT2 (Prop_lut2_I1_O)        0.299    24.182 r  renderer/red[1]_i_820/O
                         net (fo=1, routed)           0.000    24.182    renderer/red[1]_i_820_n_0
    SLICE_X30Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    24.558 r  renderer/red_reg[1]_i_653/CO[3]
                         net (fo=1, routed)           0.009    24.567    renderer/red_reg[1]_i_653_n_0
    SLICE_X30Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    24.786 r  renderer/red_reg[1]_i_466/O[0]
                         net (fo=3, routed)           1.128    25.914    renderer/red_reg[1]_i_466_n_7
    SLICE_X30Y78         LUT3 (Prop_lut3_I0_O)        0.321    26.235 r  renderer/red[1]_i_643/O
                         net (fo=1, routed)           0.524    26.759    renderer/red[1]_i_643_n_0
    SLICE_X31Y77         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.730    27.489 r  renderer/red_reg[1]_i_450/CO[3]
                         net (fo=1, routed)           0.000    27.489    renderer/red_reg[1]_i_450_n_0
    SLICE_X31Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.603 r  renderer/red_reg[1]_i_332/CO[3]
                         net (fo=1, routed)           0.000    27.603    renderer/red_reg[1]_i_332_n_0
    SLICE_X31Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.760 r  renderer/red_reg[1]_i_249/CO[1]
                         net (fo=37, routed)          0.938    28.698    renderer/red_reg[1]_i_249_n_2
    SLICE_X29Y71         LUT6 (Prop_lut6_I4_O)        0.329    29.027 r  renderer/red[1]_i_265/O
                         net (fo=1, routed)           0.542    29.569    renderer/red[1]_i_265_n_0
    SLICE_X29Y73         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.548    30.117 r  renderer/red_reg[1]_i_154/O[1]
                         net (fo=1, routed)           0.407    30.524    renderer/red_reg[1]_i_154_n_6
    SLICE_X29Y72         LUT5 (Prop_lut5_I4_O)        0.303    30.827 r  renderer/red[1]_i_148/O
                         net (fo=2, routed)           0.835    31.662    renderer/red[1]_i_148_n_0
    SLICE_X30Y80         LUT6 (Prop_lut6_I0_O)        0.124    31.786 r  renderer/red[1]_i_70/O
                         net (fo=1, routed)           0.000    31.786    renderer/red[1]_i_70_n_0
    SLICE_X30Y80         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    32.041 r  renderer/red_reg[1]_i_32/O[3]
                         net (fo=7, routed)           1.802    33.842    renderer/red_reg[1]_i_32_n_4
    SLICE_X50Y87         LUT6 (Prop_lut6_I2_O)        0.307    34.149 r  renderer/red[1]_i_54/O
                         net (fo=12, routed)          2.314    36.463    renderer/red[1]_i_54_n_0
    SLICE_X47Y50         LUT6 (Prop_lut6_I2_O)        0.124    36.587 f  renderer/red[1]_i_26/O
                         net (fo=1, routed)           1.217    37.804    renderer/red[1]_i_26_n_0
    SLICE_X47Y63         LUT6 (Prop_lut6_I2_O)        0.124    37.928 r  renderer/red[1]_i_11/O
                         net (fo=1, routed)           0.691    38.619    renderer/red[1]_i_11_n_0
    SLICE_X47Y69         LUT6 (Prop_lut6_I1_O)        0.124    38.743 r  renderer/red[1]_i_3/O
                         net (fo=1, routed)           0.000    38.743    renderer/red[1]_i_3_n_0
    SLICE_X47Y69         FDRE                                         r  renderer/red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock renderer_n_0 rise edge)
                                                     39.720    39.720 r  
    L17                                               0.000    39.720 r  clk (IN)
                         net (fo=0)                   0.000    39.720    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.125 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    42.993    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.084 r  clk_IBUF_BUFG_inst/O
                         net (fo=711, routed)         1.457    44.542    renderer/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.625 r  renderer/cmt/CLKOUT0
                         net (fo=1, routed)           1.581    46.206    renderer_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.297 r  mine_map_infx_reg[63]_i_1/O
                         net (fo=526, routed)         1.427    47.724    renderer/clkfx
    SLICE_X47Y69         FDRE                                         r  renderer/red_reg[1]/C
                         clock pessimism              0.394    48.118    
                         clock uncertainty           -0.323    47.795    
    SLICE_X47Y69         FDRE (Setup_fdre_C_D)        0.031    47.826    renderer/red_reg[1]
  -------------------------------------------------------------------
                         required time                         47.826    
                         arrival time                         -38.743    
  -------------------------------------------------------------------
                         slack                                  9.083    

Slack (MET) :             9.225ns  (required time - arrival time)
  Source:                 renderer/vcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by renderer_n_0  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            renderer/green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by renderer_n_0  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             renderer_n_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.720ns  (renderer_n_0 rise@39.720ns - renderer_n_0 rise@0.000ns)
  Data Path Delay:        30.092ns  (logic 10.707ns (35.581%)  route 19.385ns (64.419%))
  Logic Levels:           37  (CARRY4=20 LUT1=1 LUT2=1 LUT3=3 LUT4=3 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.007ns = ( 47.727 - 39.720 ) 
    Source Clock Delay      (SCD):    8.513ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock renderer_n_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=711, routed)         1.575     5.119    renderer/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.207 r  renderer/cmt/CLKOUT0
                         net (fo=1, routed)           1.661     6.868    renderer_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.964 r  mine_map_infx_reg[63]_i_1/O
                         net (fo=526, routed)         1.549     8.513    renderer/clkfx
    SLICE_X14Y66         FDRE                                         r  renderer/vcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y66         FDRE (Prop_fdre_C_Q)         0.518     9.031 f  renderer/vcount_reg[0]/Q
                         net (fo=47, routed)          0.388     9.420    renderer/vcount_reg[0]
    SLICE_X14Y66         LUT1 (Prop_lut1_I0_O)        0.124     9.544 r  renderer/vcount[0]_i_1/O
                         net (fo=2, routed)           0.683    10.226    renderer/vcount[0]_i_1_n_0
    SLICE_X31Y63         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.584    10.810 r  renderer/pixel_addr_reg[11]_i_40/O[2]
                         net (fo=12, routed)          1.136    11.946    renderer/pixel_addr_reg[11]_i_40_n_5
    SLICE_X15Y66         LUT5 (Prop_lut5_I0_O)        0.302    12.248 f  renderer/red[1]_i_700/O
                         net (fo=15, routed)          2.004    14.252    renderer/red[1]_i_700_n_0
    SLICE_X40Y69         LUT3 (Prop_lut3_I2_O)        0.154    14.406 r  renderer/red[1]_i_672/O
                         net (fo=16, routed)          0.957    15.364    renderer/red[1]_i_672_n_0
    SLICE_X34Y60         LUT4 (Prop_lut4_I0_O)        0.327    15.691 r  renderer/red[1]_i_1127/O
                         net (fo=1, routed)           0.000    15.691    renderer/red[1]_i_1127_n_0
    SLICE_X34Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.067 r  renderer/red_reg[1]_i_1098/CO[3]
                         net (fo=1, routed)           0.000    16.067    renderer/red_reg[1]_i_1098_n_0
    SLICE_X34Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.184 r  renderer/red_reg[1]_i_1047/CO[3]
                         net (fo=1, routed)           0.000    16.184    renderer/red_reg[1]_i_1047_n_0
    SLICE_X34Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.301 r  renderer/red_reg[1]_i_979/CO[3]
                         net (fo=1, routed)           0.000    16.301    renderer/red_reg[1]_i_979_n_0
    SLICE_X34Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.418 r  renderer/red_reg[1]_i_852/CO[3]
                         net (fo=1, routed)           0.000    16.418    renderer/red_reg[1]_i_852_n_0
    SLICE_X34Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.535 r  renderer/red_reg[1]_i_681/CO[3]
                         net (fo=1, routed)           0.000    16.535    renderer/red_reg[1]_i_681_n_0
    SLICE_X34Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.652 r  renderer/red_reg[1]_i_699/CO[3]
                         net (fo=1, routed)           0.000    16.652    renderer/red_reg[1]_i_699_n_0
    SLICE_X34Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.769 r  renderer/red_reg[1]_i_690/CO[3]
                         net (fo=1, routed)           0.000    16.769    renderer/red_reg[1]_i_690_n_0
    SLICE_X34Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.092 r  renderer/red_reg[1]_i_695/O[1]
                         net (fo=2, routed)           1.035    18.126    renderer/red_reg[1]_i_695_n_6
    SLICE_X34Y75         LUT4 (Prop_lut4_I1_O)        0.330    18.456 r  renderer/red[1]_i_621/O
                         net (fo=2, routed)           0.857    19.313    renderer/red[1]_i_621_n_0
    SLICE_X34Y75         LUT5 (Prop_lut5_I0_O)        0.328    19.641 r  renderer/red[1]_i_625/O
                         net (fo=1, routed)           0.000    19.641    renderer/red[1]_i_625_n_0
    SLICE_X34Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.174 r  renderer/red_reg[1]_i_447/CO[3]
                         net (fo=1, routed)           0.000    20.174    renderer/red_reg[1]_i_447_n_0
    SLICE_X34Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.413 r  renderer/blue_reg[1]_i_222/O[2]
                         net (fo=2, routed)           0.847    21.260    renderer/blue_reg[1]_i_222_n_5
    SLICE_X33Y74         LUT3 (Prop_lut3_I0_O)        0.326    21.586 r  renderer/blue[1]_i_198/O
                         net (fo=2, routed)           0.701    22.287    renderer/blue[1]_i_198_n_0
    SLICE_X33Y75         LUT4 (Prop_lut4_I3_O)        0.332    22.619 r  renderer/blue[1]_i_202/O
                         net (fo=1, routed)           0.000    22.619    renderer/blue[1]_i_202_n_0
    SLICE_X33Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.151 r  renderer/blue_reg[1]_i_154/CO[3]
                         net (fo=1, routed)           0.000    23.151    renderer/blue_reg[1]_i_154_n_0
    SLICE_X33Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    23.374 r  renderer/blue_reg[1]_i_144/O[0]
                         net (fo=6, routed)           0.509    23.883    renderer/blue_reg[1]_i_144_n_7
    SLICE_X30Y74         LUT2 (Prop_lut2_I1_O)        0.299    24.182 r  renderer/red[1]_i_820/O
                         net (fo=1, routed)           0.000    24.182    renderer/red[1]_i_820_n_0
    SLICE_X30Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    24.558 r  renderer/red_reg[1]_i_653/CO[3]
                         net (fo=1, routed)           0.009    24.567    renderer/red_reg[1]_i_653_n_0
    SLICE_X30Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    24.786 r  renderer/red_reg[1]_i_466/O[0]
                         net (fo=3, routed)           1.128    25.914    renderer/red_reg[1]_i_466_n_7
    SLICE_X30Y78         LUT3 (Prop_lut3_I0_O)        0.321    26.235 r  renderer/red[1]_i_643/O
                         net (fo=1, routed)           0.524    26.759    renderer/red[1]_i_643_n_0
    SLICE_X31Y77         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.730    27.489 r  renderer/red_reg[1]_i_450/CO[3]
                         net (fo=1, routed)           0.000    27.489    renderer/red_reg[1]_i_450_n_0
    SLICE_X31Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.603 r  renderer/red_reg[1]_i_332/CO[3]
                         net (fo=1, routed)           0.000    27.603    renderer/red_reg[1]_i_332_n_0
    SLICE_X31Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.760 r  renderer/red_reg[1]_i_249/CO[1]
                         net (fo=37, routed)          0.938    28.698    renderer/red_reg[1]_i_249_n_2
    SLICE_X29Y71         LUT6 (Prop_lut6_I4_O)        0.329    29.027 r  renderer/red[1]_i_265/O
                         net (fo=1, routed)           0.542    29.569    renderer/red[1]_i_265_n_0
    SLICE_X29Y73         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.548    30.117 r  renderer/red_reg[1]_i_154/O[1]
                         net (fo=1, routed)           0.407    30.524    renderer/red_reg[1]_i_154_n_6
    SLICE_X29Y72         LUT5 (Prop_lut5_I4_O)        0.303    30.827 r  renderer/red[1]_i_148/O
                         net (fo=2, routed)           0.835    31.662    renderer/red[1]_i_148_n_0
    SLICE_X30Y80         LUT6 (Prop_lut6_I0_O)        0.124    31.786 r  renderer/red[1]_i_70/O
                         net (fo=1, routed)           0.000    31.786    renderer/red[1]_i_70_n_0
    SLICE_X30Y80         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    32.041 r  renderer/red_reg[1]_i_32/O[3]
                         net (fo=7, routed)           1.802    33.842    renderer/red_reg[1]_i_32_n_4
    SLICE_X50Y87         LUT6 (Prop_lut6_I2_O)        0.307    34.149 r  renderer/red[1]_i_54/O
                         net (fo=12, routed)          2.397    36.546    renderer/red[1]_i_54_n_0
    SLICE_X47Y51         LUT6 (Prop_lut6_I2_O)        0.124    36.670 f  renderer/green[0]_i_6/O
                         net (fo=1, routed)           0.798    37.468    renderer/green[0]_i_6_n_0
    SLICE_X47Y64         LUT6 (Prop_lut6_I2_O)        0.124    37.592 f  renderer/green[0]_i_4/O
                         net (fo=1, routed)           0.890    38.481    renderer/green[0]_i_4_n_0
    SLICE_X48Y69         LUT5 (Prop_lut5_I3_O)        0.124    38.605 r  renderer/green[0]_i_1/O
                         net (fo=1, routed)           0.000    38.605    renderer/green[0]_i_1_n_0
    SLICE_X48Y69         FDRE                                         r  renderer/green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock renderer_n_0 rise edge)
                                                     39.720    39.720 r  
    L17                                               0.000    39.720 r  clk (IN)
                         net (fo=0)                   0.000    39.720    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.125 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    42.993    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.084 r  clk_IBUF_BUFG_inst/O
                         net (fo=711, routed)         1.457    44.542    renderer/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.625 r  renderer/cmt/CLKOUT0
                         net (fo=1, routed)           1.581    46.206    renderer_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.297 r  mine_map_infx_reg[63]_i_1/O
                         net (fo=526, routed)         1.430    47.727    renderer/clkfx
    SLICE_X48Y69         FDRE                                         r  renderer/green_reg[0]/C
                         clock pessimism              0.394    48.121    
                         clock uncertainty           -0.323    47.798    
    SLICE_X48Y69         FDRE (Setup_fdre_C_D)        0.032    47.830    renderer/green_reg[0]
  -------------------------------------------------------------------
                         required time                         47.830    
                         arrival time                         -38.605    
  -------------------------------------------------------------------
                         slack                                  9.225    

Slack (MET) :             9.290ns  (required time - arrival time)
  Source:                 renderer/vcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by renderer_n_0  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            renderer/blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by renderer_n_0  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             renderer_n_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.720ns  (renderer_n_0 rise@39.720ns - renderer_n_0 rise@0.000ns)
  Data Path Delay:        30.073ns  (logic 10.707ns (35.603%)  route 19.366ns (64.397%))
  Logic Levels:           37  (CARRY4=20 LUT1=1 LUT2=1 LUT3=3 LUT4=3 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.004ns = ( 47.724 - 39.720 ) 
    Source Clock Delay      (SCD):    8.513ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock renderer_n_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=711, routed)         1.575     5.119    renderer/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.207 r  renderer/cmt/CLKOUT0
                         net (fo=1, routed)           1.661     6.868    renderer_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.964 r  mine_map_infx_reg[63]_i_1/O
                         net (fo=526, routed)         1.549     8.513    renderer/clkfx
    SLICE_X14Y66         FDRE                                         r  renderer/vcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y66         FDRE (Prop_fdre_C_Q)         0.518     9.031 f  renderer/vcount_reg[0]/Q
                         net (fo=47, routed)          0.388     9.420    renderer/vcount_reg[0]
    SLICE_X14Y66         LUT1 (Prop_lut1_I0_O)        0.124     9.544 r  renderer/vcount[0]_i_1/O
                         net (fo=2, routed)           0.683    10.226    renderer/vcount[0]_i_1_n_0
    SLICE_X31Y63         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.584    10.810 r  renderer/pixel_addr_reg[11]_i_40/O[2]
                         net (fo=12, routed)          1.136    11.946    renderer/pixel_addr_reg[11]_i_40_n_5
    SLICE_X15Y66         LUT5 (Prop_lut5_I0_O)        0.302    12.248 f  renderer/red[1]_i_700/O
                         net (fo=15, routed)          2.004    14.252    renderer/red[1]_i_700_n_0
    SLICE_X40Y69         LUT3 (Prop_lut3_I2_O)        0.154    14.406 r  renderer/red[1]_i_672/O
                         net (fo=16, routed)          0.957    15.364    renderer/red[1]_i_672_n_0
    SLICE_X34Y60         LUT4 (Prop_lut4_I0_O)        0.327    15.691 r  renderer/red[1]_i_1127/O
                         net (fo=1, routed)           0.000    15.691    renderer/red[1]_i_1127_n_0
    SLICE_X34Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.067 r  renderer/red_reg[1]_i_1098/CO[3]
                         net (fo=1, routed)           0.000    16.067    renderer/red_reg[1]_i_1098_n_0
    SLICE_X34Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.184 r  renderer/red_reg[1]_i_1047/CO[3]
                         net (fo=1, routed)           0.000    16.184    renderer/red_reg[1]_i_1047_n_0
    SLICE_X34Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.301 r  renderer/red_reg[1]_i_979/CO[3]
                         net (fo=1, routed)           0.000    16.301    renderer/red_reg[1]_i_979_n_0
    SLICE_X34Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.418 r  renderer/red_reg[1]_i_852/CO[3]
                         net (fo=1, routed)           0.000    16.418    renderer/red_reg[1]_i_852_n_0
    SLICE_X34Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.535 r  renderer/red_reg[1]_i_681/CO[3]
                         net (fo=1, routed)           0.000    16.535    renderer/red_reg[1]_i_681_n_0
    SLICE_X34Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.652 r  renderer/red_reg[1]_i_699/CO[3]
                         net (fo=1, routed)           0.000    16.652    renderer/red_reg[1]_i_699_n_0
    SLICE_X34Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.769 r  renderer/red_reg[1]_i_690/CO[3]
                         net (fo=1, routed)           0.000    16.769    renderer/red_reg[1]_i_690_n_0
    SLICE_X34Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.092 r  renderer/red_reg[1]_i_695/O[1]
                         net (fo=2, routed)           1.035    18.126    renderer/red_reg[1]_i_695_n_6
    SLICE_X34Y75         LUT4 (Prop_lut4_I1_O)        0.330    18.456 r  renderer/red[1]_i_621/O
                         net (fo=2, routed)           0.857    19.313    renderer/red[1]_i_621_n_0
    SLICE_X34Y75         LUT5 (Prop_lut5_I0_O)        0.328    19.641 r  renderer/red[1]_i_625/O
                         net (fo=1, routed)           0.000    19.641    renderer/red[1]_i_625_n_0
    SLICE_X34Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.174 r  renderer/red_reg[1]_i_447/CO[3]
                         net (fo=1, routed)           0.000    20.174    renderer/red_reg[1]_i_447_n_0
    SLICE_X34Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.413 r  renderer/blue_reg[1]_i_222/O[2]
                         net (fo=2, routed)           0.847    21.260    renderer/blue_reg[1]_i_222_n_5
    SLICE_X33Y74         LUT3 (Prop_lut3_I0_O)        0.326    21.586 r  renderer/blue[1]_i_198/O
                         net (fo=2, routed)           0.701    22.287    renderer/blue[1]_i_198_n_0
    SLICE_X33Y75         LUT4 (Prop_lut4_I3_O)        0.332    22.619 r  renderer/blue[1]_i_202/O
                         net (fo=1, routed)           0.000    22.619    renderer/blue[1]_i_202_n_0
    SLICE_X33Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.151 r  renderer/blue_reg[1]_i_154/CO[3]
                         net (fo=1, routed)           0.000    23.151    renderer/blue_reg[1]_i_154_n_0
    SLICE_X33Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    23.374 r  renderer/blue_reg[1]_i_144/O[0]
                         net (fo=6, routed)           0.509    23.883    renderer/blue_reg[1]_i_144_n_7
    SLICE_X30Y74         LUT2 (Prop_lut2_I1_O)        0.299    24.182 r  renderer/red[1]_i_820/O
                         net (fo=1, routed)           0.000    24.182    renderer/red[1]_i_820_n_0
    SLICE_X30Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    24.558 r  renderer/red_reg[1]_i_653/CO[3]
                         net (fo=1, routed)           0.009    24.567    renderer/red_reg[1]_i_653_n_0
    SLICE_X30Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    24.786 r  renderer/red_reg[1]_i_466/O[0]
                         net (fo=3, routed)           1.128    25.914    renderer/red_reg[1]_i_466_n_7
    SLICE_X30Y78         LUT3 (Prop_lut3_I0_O)        0.321    26.235 r  renderer/red[1]_i_643/O
                         net (fo=1, routed)           0.524    26.759    renderer/red[1]_i_643_n_0
    SLICE_X31Y77         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.730    27.489 r  renderer/red_reg[1]_i_450/CO[3]
                         net (fo=1, routed)           0.000    27.489    renderer/red_reg[1]_i_450_n_0
    SLICE_X31Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.603 r  renderer/red_reg[1]_i_332/CO[3]
                         net (fo=1, routed)           0.000    27.603    renderer/red_reg[1]_i_332_n_0
    SLICE_X31Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.760 r  renderer/red_reg[1]_i_249/CO[1]
                         net (fo=37, routed)          0.938    28.698    renderer/red_reg[1]_i_249_n_2
    SLICE_X29Y71         LUT6 (Prop_lut6_I4_O)        0.329    29.027 r  renderer/red[1]_i_265/O
                         net (fo=1, routed)           0.542    29.569    renderer/red[1]_i_265_n_0
    SLICE_X29Y73         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.548    30.117 r  renderer/red_reg[1]_i_154/O[1]
                         net (fo=1, routed)           0.407    30.524    renderer/red_reg[1]_i_154_n_6
    SLICE_X29Y72         LUT5 (Prop_lut5_I4_O)        0.303    30.827 r  renderer/red[1]_i_148/O
                         net (fo=2, routed)           0.835    31.662    renderer/red[1]_i_148_n_0
    SLICE_X30Y80         LUT6 (Prop_lut6_I0_O)        0.124    31.786 r  renderer/red[1]_i_70/O
                         net (fo=1, routed)           0.000    31.786    renderer/red[1]_i_70_n_0
    SLICE_X30Y80         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    32.041 r  renderer/red_reg[1]_i_32/O[3]
                         net (fo=7, routed)           1.816    33.856    renderer/red_reg[1]_i_32_n_4
    SLICE_X50Y87         LUT6 (Prop_lut6_I2_O)        0.307    34.163 r  renderer/red[1]_i_55/O
                         net (fo=12, routed)          2.426    36.589    renderer/red[1]_i_55_n_0
    SLICE_X46Y51         LUT6 (Prop_lut6_I4_O)        0.124    36.713 f  renderer/blue[0]_i_7/O
                         net (fo=1, routed)           0.937    37.650    renderer/blue[0]_i_7_n_0
    SLICE_X47Y64         LUT6 (Prop_lut6_I2_O)        0.124    37.774 r  renderer/blue[0]_i_4/O
                         net (fo=1, routed)           0.688    38.462    renderer/blue[0]_i_4_n_0
    SLICE_X46Y69         LUT5 (Prop_lut5_I3_O)        0.124    38.586 r  renderer/blue[0]_i_1/O
                         net (fo=1, routed)           0.000    38.586    renderer/blue[0]_i_1_n_0
    SLICE_X46Y69         FDRE                                         r  renderer/blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock renderer_n_0 rise edge)
                                                     39.720    39.720 r  
    L17                                               0.000    39.720 r  clk (IN)
                         net (fo=0)                   0.000    39.720    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.125 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    42.993    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.084 r  clk_IBUF_BUFG_inst/O
                         net (fo=711, routed)         1.457    44.542    renderer/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.625 r  renderer/cmt/CLKOUT0
                         net (fo=1, routed)           1.581    46.206    renderer_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.297 r  mine_map_infx_reg[63]_i_1/O
                         net (fo=526, routed)         1.427    47.724    renderer/clkfx
    SLICE_X46Y69         FDRE                                         r  renderer/blue_reg[0]/C
                         clock pessimism              0.394    48.118    
                         clock uncertainty           -0.323    47.795    
    SLICE_X46Y69         FDRE (Setup_fdre_C_D)        0.081    47.876    renderer/blue_reg[0]
  -------------------------------------------------------------------
                         required time                         47.876    
                         arrival time                         -38.586    
  -------------------------------------------------------------------
                         slack                                  9.290    

Slack (MET) :             9.366ns  (required time - arrival time)
  Source:                 renderer/vcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by renderer_n_0  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            renderer/blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by renderer_n_0  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             renderer_n_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.720ns  (renderer_n_0 rise@39.720ns - renderer_n_0 rise@0.000ns)
  Data Path Delay:        29.993ns  (logic 10.707ns (35.698%)  route 19.286ns (64.302%))
  Logic Levels:           37  (CARRY4=20 LUT1=1 LUT2=1 LUT3=3 LUT4=3 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.004ns = ( 47.724 - 39.720 ) 
    Source Clock Delay      (SCD):    8.513ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock renderer_n_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=711, routed)         1.575     5.119    renderer/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.207 r  renderer/cmt/CLKOUT0
                         net (fo=1, routed)           1.661     6.868    renderer_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.964 r  mine_map_infx_reg[63]_i_1/O
                         net (fo=526, routed)         1.549     8.513    renderer/clkfx
    SLICE_X14Y66         FDRE                                         r  renderer/vcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y66         FDRE (Prop_fdre_C_Q)         0.518     9.031 f  renderer/vcount_reg[0]/Q
                         net (fo=47, routed)          0.388     9.420    renderer/vcount_reg[0]
    SLICE_X14Y66         LUT1 (Prop_lut1_I0_O)        0.124     9.544 r  renderer/vcount[0]_i_1/O
                         net (fo=2, routed)           0.683    10.226    renderer/vcount[0]_i_1_n_0
    SLICE_X31Y63         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.584    10.810 r  renderer/pixel_addr_reg[11]_i_40/O[2]
                         net (fo=12, routed)          1.136    11.946    renderer/pixel_addr_reg[11]_i_40_n_5
    SLICE_X15Y66         LUT5 (Prop_lut5_I0_O)        0.302    12.248 f  renderer/red[1]_i_700/O
                         net (fo=15, routed)          2.004    14.252    renderer/red[1]_i_700_n_0
    SLICE_X40Y69         LUT3 (Prop_lut3_I2_O)        0.154    14.406 r  renderer/red[1]_i_672/O
                         net (fo=16, routed)          0.957    15.364    renderer/red[1]_i_672_n_0
    SLICE_X34Y60         LUT4 (Prop_lut4_I0_O)        0.327    15.691 r  renderer/red[1]_i_1127/O
                         net (fo=1, routed)           0.000    15.691    renderer/red[1]_i_1127_n_0
    SLICE_X34Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.067 r  renderer/red_reg[1]_i_1098/CO[3]
                         net (fo=1, routed)           0.000    16.067    renderer/red_reg[1]_i_1098_n_0
    SLICE_X34Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.184 r  renderer/red_reg[1]_i_1047/CO[3]
                         net (fo=1, routed)           0.000    16.184    renderer/red_reg[1]_i_1047_n_0
    SLICE_X34Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.301 r  renderer/red_reg[1]_i_979/CO[3]
                         net (fo=1, routed)           0.000    16.301    renderer/red_reg[1]_i_979_n_0
    SLICE_X34Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.418 r  renderer/red_reg[1]_i_852/CO[3]
                         net (fo=1, routed)           0.000    16.418    renderer/red_reg[1]_i_852_n_0
    SLICE_X34Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.535 r  renderer/red_reg[1]_i_681/CO[3]
                         net (fo=1, routed)           0.000    16.535    renderer/red_reg[1]_i_681_n_0
    SLICE_X34Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.652 r  renderer/red_reg[1]_i_699/CO[3]
                         net (fo=1, routed)           0.000    16.652    renderer/red_reg[1]_i_699_n_0
    SLICE_X34Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.769 r  renderer/red_reg[1]_i_690/CO[3]
                         net (fo=1, routed)           0.000    16.769    renderer/red_reg[1]_i_690_n_0
    SLICE_X34Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.092 r  renderer/red_reg[1]_i_695/O[1]
                         net (fo=2, routed)           1.035    18.126    renderer/red_reg[1]_i_695_n_6
    SLICE_X34Y75         LUT4 (Prop_lut4_I1_O)        0.330    18.456 r  renderer/red[1]_i_621/O
                         net (fo=2, routed)           0.857    19.313    renderer/red[1]_i_621_n_0
    SLICE_X34Y75         LUT5 (Prop_lut5_I0_O)        0.328    19.641 r  renderer/red[1]_i_625/O
                         net (fo=1, routed)           0.000    19.641    renderer/red[1]_i_625_n_0
    SLICE_X34Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.174 r  renderer/red_reg[1]_i_447/CO[3]
                         net (fo=1, routed)           0.000    20.174    renderer/red_reg[1]_i_447_n_0
    SLICE_X34Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.413 r  renderer/blue_reg[1]_i_222/O[2]
                         net (fo=2, routed)           0.847    21.260    renderer/blue_reg[1]_i_222_n_5
    SLICE_X33Y74         LUT3 (Prop_lut3_I0_O)        0.326    21.586 r  renderer/blue[1]_i_198/O
                         net (fo=2, routed)           0.701    22.287    renderer/blue[1]_i_198_n_0
    SLICE_X33Y75         LUT4 (Prop_lut4_I3_O)        0.332    22.619 r  renderer/blue[1]_i_202/O
                         net (fo=1, routed)           0.000    22.619    renderer/blue[1]_i_202_n_0
    SLICE_X33Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.151 r  renderer/blue_reg[1]_i_154/CO[3]
                         net (fo=1, routed)           0.000    23.151    renderer/blue_reg[1]_i_154_n_0
    SLICE_X33Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    23.374 r  renderer/blue_reg[1]_i_144/O[0]
                         net (fo=6, routed)           0.509    23.883    renderer/blue_reg[1]_i_144_n_7
    SLICE_X30Y74         LUT2 (Prop_lut2_I1_O)        0.299    24.182 r  renderer/red[1]_i_820/O
                         net (fo=1, routed)           0.000    24.182    renderer/red[1]_i_820_n_0
    SLICE_X30Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    24.558 r  renderer/red_reg[1]_i_653/CO[3]
                         net (fo=1, routed)           0.009    24.567    renderer/red_reg[1]_i_653_n_0
    SLICE_X30Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    24.786 r  renderer/red_reg[1]_i_466/O[0]
                         net (fo=3, routed)           1.128    25.914    renderer/red_reg[1]_i_466_n_7
    SLICE_X30Y78         LUT3 (Prop_lut3_I0_O)        0.321    26.235 r  renderer/red[1]_i_643/O
                         net (fo=1, routed)           0.524    26.759    renderer/red[1]_i_643_n_0
    SLICE_X31Y77         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.730    27.489 r  renderer/red_reg[1]_i_450/CO[3]
                         net (fo=1, routed)           0.000    27.489    renderer/red_reg[1]_i_450_n_0
    SLICE_X31Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.603 r  renderer/red_reg[1]_i_332/CO[3]
                         net (fo=1, routed)           0.000    27.603    renderer/red_reg[1]_i_332_n_0
    SLICE_X31Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.760 r  renderer/red_reg[1]_i_249/CO[1]
                         net (fo=37, routed)          0.938    28.698    renderer/red_reg[1]_i_249_n_2
    SLICE_X29Y71         LUT6 (Prop_lut6_I4_O)        0.329    29.027 r  renderer/red[1]_i_265/O
                         net (fo=1, routed)           0.542    29.569    renderer/red[1]_i_265_n_0
    SLICE_X29Y73         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.548    30.117 r  renderer/red_reg[1]_i_154/O[1]
                         net (fo=1, routed)           0.407    30.524    renderer/red_reg[1]_i_154_n_6
    SLICE_X29Y72         LUT5 (Prop_lut5_I4_O)        0.303    30.827 r  renderer/red[1]_i_148/O
                         net (fo=2, routed)           0.835    31.662    renderer/red[1]_i_148_n_0
    SLICE_X30Y80         LUT6 (Prop_lut6_I0_O)        0.124    31.786 r  renderer/red[1]_i_70/O
                         net (fo=1, routed)           0.000    31.786    renderer/red[1]_i_70_n_0
    SLICE_X30Y80         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    32.041 r  renderer/red_reg[1]_i_32/O[3]
                         net (fo=7, routed)           1.816    33.856    renderer/red_reg[1]_i_32_n_4
    SLICE_X50Y87         LUT6 (Prop_lut6_I2_O)        0.307    34.163 r  renderer/red[1]_i_55/O
                         net (fo=12, routed)          2.416    36.579    renderer/red[1]_i_55_n_0
    SLICE_X46Y51         LUT6 (Prop_lut6_I4_O)        0.124    36.703 f  renderer/blue[1]_i_24/O
                         net (fo=1, routed)           0.864    37.567    renderer/blue[1]_i_24_n_0
    SLICE_X46Y63         LUT6 (Prop_lut6_I2_O)        0.124    37.691 r  renderer/blue[1]_i_10/O
                         net (fo=1, routed)           0.692    38.383    renderer/blue[1]_i_10_n_0
    SLICE_X46Y69         LUT5 (Prop_lut5_I3_O)        0.124    38.507 r  renderer/blue[1]_i_3/O
                         net (fo=1, routed)           0.000    38.507    renderer/blue[1]_i_3_n_0
    SLICE_X46Y69         FDRE                                         r  renderer/blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock renderer_n_0 rise edge)
                                                     39.720    39.720 r  
    L17                                               0.000    39.720 r  clk (IN)
                         net (fo=0)                   0.000    39.720    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.125 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    42.993    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.084 r  clk_IBUF_BUFG_inst/O
                         net (fo=711, routed)         1.457    44.542    renderer/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.625 r  renderer/cmt/CLKOUT0
                         net (fo=1, routed)           1.581    46.206    renderer_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.297 r  mine_map_infx_reg[63]_i_1/O
                         net (fo=526, routed)         1.427    47.724    renderer/clkfx
    SLICE_X46Y69         FDRE                                         r  renderer/blue_reg[1]/C
                         clock pessimism              0.394    48.118    
                         clock uncertainty           -0.323    47.795    
    SLICE_X46Y69         FDRE (Setup_fdre_C_D)        0.077    47.872    renderer/blue_reg[1]
  -------------------------------------------------------------------
                         required time                         47.872    
                         arrival time                         -38.507    
  -------------------------------------------------------------------
                         slack                                  9.366    

Slack (MET) :             11.621ns  (required time - arrival time)
  Source:                 renderer/vcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by renderer_n_0  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            renderer/blue_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by renderer_n_0  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             renderer_n_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.720ns  (renderer_n_0 rise@39.720ns - renderer_n_0 rise@0.000ns)
  Data Path Delay:        27.137ns  (logic 11.438ns (42.149%)  route 15.699ns (57.851%))
  Logic Levels:           38  (CARRY4=24 LUT1=1 LUT2=1 LUT3=3 LUT4=4 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.004ns = ( 47.724 - 39.720 ) 
    Source Clock Delay      (SCD):    8.513ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock renderer_n_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=711, routed)         1.575     5.119    renderer/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.207 r  renderer/cmt/CLKOUT0
                         net (fo=1, routed)           1.661     6.868    renderer_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.964 r  mine_map_infx_reg[63]_i_1/O
                         net (fo=526, routed)         1.549     8.513    renderer/clkfx
    SLICE_X14Y66         FDRE                                         r  renderer/vcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y66         FDRE (Prop_fdre_C_Q)         0.518     9.031 f  renderer/vcount_reg[0]/Q
                         net (fo=47, routed)          0.388     9.420    renderer/vcount_reg[0]
    SLICE_X14Y66         LUT1 (Prop_lut1_I0_O)        0.124     9.544 r  renderer/vcount[0]_i_1/O
                         net (fo=2, routed)           0.683    10.226    renderer/vcount[0]_i_1_n_0
    SLICE_X31Y63         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.584    10.810 r  renderer/pixel_addr_reg[11]_i_40/O[2]
                         net (fo=12, routed)          1.136    11.946    renderer/pixel_addr_reg[11]_i_40_n_5
    SLICE_X15Y66         LUT5 (Prop_lut5_I0_O)        0.302    12.248 f  renderer/red[1]_i_700/O
                         net (fo=15, routed)          2.004    14.252    renderer/red[1]_i_700_n_0
    SLICE_X40Y69         LUT3 (Prop_lut3_I2_O)        0.154    14.406 r  renderer/red[1]_i_672/O
                         net (fo=16, routed)          0.957    15.364    renderer/red[1]_i_672_n_0
    SLICE_X34Y60         LUT4 (Prop_lut4_I0_O)        0.327    15.691 r  renderer/red[1]_i_1127/O
                         net (fo=1, routed)           0.000    15.691    renderer/red[1]_i_1127_n_0
    SLICE_X34Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.067 r  renderer/red_reg[1]_i_1098/CO[3]
                         net (fo=1, routed)           0.000    16.067    renderer/red_reg[1]_i_1098_n_0
    SLICE_X34Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.184 r  renderer/red_reg[1]_i_1047/CO[3]
                         net (fo=1, routed)           0.000    16.184    renderer/red_reg[1]_i_1047_n_0
    SLICE_X34Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.301 r  renderer/red_reg[1]_i_979/CO[3]
                         net (fo=1, routed)           0.000    16.301    renderer/red_reg[1]_i_979_n_0
    SLICE_X34Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.418 r  renderer/red_reg[1]_i_852/CO[3]
                         net (fo=1, routed)           0.000    16.418    renderer/red_reg[1]_i_852_n_0
    SLICE_X34Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.535 r  renderer/red_reg[1]_i_681/CO[3]
                         net (fo=1, routed)           0.000    16.535    renderer/red_reg[1]_i_681_n_0
    SLICE_X34Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.652 r  renderer/red_reg[1]_i_699/CO[3]
                         net (fo=1, routed)           0.000    16.652    renderer/red_reg[1]_i_699_n_0
    SLICE_X34Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.769 r  renderer/red_reg[1]_i_690/CO[3]
                         net (fo=1, routed)           0.000    16.769    renderer/red_reg[1]_i_690_n_0
    SLICE_X34Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.092 r  renderer/red_reg[1]_i_695/O[1]
                         net (fo=2, routed)           1.035    18.126    renderer/red_reg[1]_i_695_n_6
    SLICE_X34Y75         LUT4 (Prop_lut4_I1_O)        0.330    18.456 r  renderer/red[1]_i_621/O
                         net (fo=2, routed)           0.857    19.313    renderer/red[1]_i_621_n_0
    SLICE_X34Y75         LUT5 (Prop_lut5_I0_O)        0.328    19.641 r  renderer/red[1]_i_625/O
                         net (fo=1, routed)           0.000    19.641    renderer/red[1]_i_625_n_0
    SLICE_X34Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.174 r  renderer/red_reg[1]_i_447/CO[3]
                         net (fo=1, routed)           0.000    20.174    renderer/red_reg[1]_i_447_n_0
    SLICE_X34Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.413 r  renderer/blue_reg[1]_i_222/O[2]
                         net (fo=2, routed)           0.847    21.260    renderer/blue_reg[1]_i_222_n_5
    SLICE_X33Y74         LUT3 (Prop_lut3_I0_O)        0.326    21.586 r  renderer/blue[1]_i_198/O
                         net (fo=2, routed)           0.701    22.287    renderer/blue[1]_i_198_n_0
    SLICE_X33Y75         LUT4 (Prop_lut4_I3_O)        0.332    22.619 r  renderer/blue[1]_i_202/O
                         net (fo=1, routed)           0.000    22.619    renderer/blue[1]_i_202_n_0
    SLICE_X33Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.151 r  renderer/blue_reg[1]_i_154/CO[3]
                         net (fo=1, routed)           0.000    23.151    renderer/blue_reg[1]_i_154_n_0
    SLICE_X33Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    23.374 r  renderer/blue_reg[1]_i_144/O[0]
                         net (fo=6, routed)           0.509    23.883    renderer/blue_reg[1]_i_144_n_7
    SLICE_X30Y74         LUT2 (Prop_lut2_I1_O)        0.299    24.182 r  renderer/red[1]_i_820/O
                         net (fo=1, routed)           0.000    24.182    renderer/red[1]_i_820_n_0
    SLICE_X30Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    24.558 r  renderer/red_reg[1]_i_653/CO[3]
                         net (fo=1, routed)           0.009    24.567    renderer/red_reg[1]_i_653_n_0
    SLICE_X30Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    24.786 r  renderer/red_reg[1]_i_466/O[0]
                         net (fo=3, routed)           1.128    25.914    renderer/red_reg[1]_i_466_n_7
    SLICE_X30Y78         LUT3 (Prop_lut3_I0_O)        0.321    26.235 r  renderer/red[1]_i_643/O
                         net (fo=1, routed)           0.524    26.759    renderer/red[1]_i_643_n_0
    SLICE_X31Y77         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.730    27.489 r  renderer/red_reg[1]_i_450/CO[3]
                         net (fo=1, routed)           0.000    27.489    renderer/red_reg[1]_i_450_n_0
    SLICE_X31Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.603 r  renderer/red_reg[1]_i_332/CO[3]
                         net (fo=1, routed)           0.000    27.603    renderer/red_reg[1]_i_332_n_0
    SLICE_X31Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.760 r  renderer/red_reg[1]_i_249/CO[1]
                         net (fo=37, routed)          0.938    28.698    renderer/red_reg[1]_i_249_n_2
    SLICE_X29Y71         LUT6 (Prop_lut6_I4_O)        0.329    29.027 r  renderer/red[1]_i_265/O
                         net (fo=1, routed)           0.542    29.569    renderer/red[1]_i_265_n_0
    SLICE_X29Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    30.225 r  renderer/red_reg[1]_i_154/CO[3]
                         net (fo=1, routed)           0.000    30.225    renderer/red_reg[1]_i_154_n_0
    SLICE_X29Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.339 r  renderer/blue_reg[1]_i_137/CO[3]
                         net (fo=1, routed)           0.009    30.348    renderer/blue_reg[1]_i_137_n_0
    SLICE_X29Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.462 r  renderer/blue_reg[1]_i_98/CO[3]
                         net (fo=1, routed)           0.000    30.462    renderer/blue_reg[1]_i_98_n_0
    SLICE_X29Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    30.701 f  renderer/blue_reg[1]_i_95/O[2]
                         net (fo=1, routed)           1.148    31.849    renderer/blue_reg[1]_i_95_n_5
    SLICE_X28Y80         LUT6 (Prop_lut6_I2_O)        0.302    32.151 r  renderer/blue[1]_i_56/O
                         net (fo=1, routed)           0.000    32.151    renderer/blue[1]_i_56_n_0
    SLICE_X28Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.701 r  renderer/blue_reg[1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    32.701    renderer/blue_reg[1]_i_40_n_0
    SLICE_X28Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    32.929 r  renderer/blue_reg[1]_i_20/CO[2]
                         net (fo=1, routed)           1.062    33.992    renderer/blue_reg[1]_i_20_n_1
    SLICE_X31Y71         LUT6 (Prop_lut6_I5_O)        0.313    34.305 r  renderer/blue[1]_i_5/O
                         net (fo=5, routed)           0.674    34.979    renderer/blue[1]_i_5_n_0
    SLICE_X44Y69         LUT4 (Prop_lut4_I1_O)        0.124    35.103 r  renderer/blue[1]_i_1/O
                         net (fo=2, routed)           0.548    35.650    renderer/blue[1]_i_1_n_0
    SLICE_X46Y69         FDRE                                         r  renderer/blue_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock renderer_n_0 rise edge)
                                                     39.720    39.720 r  
    L17                                               0.000    39.720 r  clk (IN)
                         net (fo=0)                   0.000    39.720    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.125 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    42.993    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.084 r  clk_IBUF_BUFG_inst/O
                         net (fo=711, routed)         1.457    44.542    renderer/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.625 r  renderer/cmt/CLKOUT0
                         net (fo=1, routed)           1.581    46.206    renderer_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.297 r  mine_map_infx_reg[63]_i_1/O
                         net (fo=526, routed)         1.427    47.724    renderer/clkfx
    SLICE_X46Y69         FDRE                                         r  renderer/blue_reg[0]/C
                         clock pessimism              0.394    48.118    
                         clock uncertainty           -0.323    47.795    
    SLICE_X46Y69         FDRE (Setup_fdre_C_R)       -0.524    47.271    renderer/blue_reg[0]
  -------------------------------------------------------------------
                         required time                         47.271    
                         arrival time                         -35.650    
  -------------------------------------------------------------------
                         slack                                 11.621    

Slack (MET) :             11.621ns  (required time - arrival time)
  Source:                 renderer/vcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by renderer_n_0  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            renderer/blue_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by renderer_n_0  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             renderer_n_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.720ns  (renderer_n_0 rise@39.720ns - renderer_n_0 rise@0.000ns)
  Data Path Delay:        27.137ns  (logic 11.438ns (42.149%)  route 15.699ns (57.851%))
  Logic Levels:           38  (CARRY4=24 LUT1=1 LUT2=1 LUT3=3 LUT4=4 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.004ns = ( 47.724 - 39.720 ) 
    Source Clock Delay      (SCD):    8.513ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock renderer_n_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=711, routed)         1.575     5.119    renderer/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.207 r  renderer/cmt/CLKOUT0
                         net (fo=1, routed)           1.661     6.868    renderer_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.964 r  mine_map_infx_reg[63]_i_1/O
                         net (fo=526, routed)         1.549     8.513    renderer/clkfx
    SLICE_X14Y66         FDRE                                         r  renderer/vcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y66         FDRE (Prop_fdre_C_Q)         0.518     9.031 f  renderer/vcount_reg[0]/Q
                         net (fo=47, routed)          0.388     9.420    renderer/vcount_reg[0]
    SLICE_X14Y66         LUT1 (Prop_lut1_I0_O)        0.124     9.544 r  renderer/vcount[0]_i_1/O
                         net (fo=2, routed)           0.683    10.226    renderer/vcount[0]_i_1_n_0
    SLICE_X31Y63         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.584    10.810 r  renderer/pixel_addr_reg[11]_i_40/O[2]
                         net (fo=12, routed)          1.136    11.946    renderer/pixel_addr_reg[11]_i_40_n_5
    SLICE_X15Y66         LUT5 (Prop_lut5_I0_O)        0.302    12.248 f  renderer/red[1]_i_700/O
                         net (fo=15, routed)          2.004    14.252    renderer/red[1]_i_700_n_0
    SLICE_X40Y69         LUT3 (Prop_lut3_I2_O)        0.154    14.406 r  renderer/red[1]_i_672/O
                         net (fo=16, routed)          0.957    15.364    renderer/red[1]_i_672_n_0
    SLICE_X34Y60         LUT4 (Prop_lut4_I0_O)        0.327    15.691 r  renderer/red[1]_i_1127/O
                         net (fo=1, routed)           0.000    15.691    renderer/red[1]_i_1127_n_0
    SLICE_X34Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.067 r  renderer/red_reg[1]_i_1098/CO[3]
                         net (fo=1, routed)           0.000    16.067    renderer/red_reg[1]_i_1098_n_0
    SLICE_X34Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.184 r  renderer/red_reg[1]_i_1047/CO[3]
                         net (fo=1, routed)           0.000    16.184    renderer/red_reg[1]_i_1047_n_0
    SLICE_X34Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.301 r  renderer/red_reg[1]_i_979/CO[3]
                         net (fo=1, routed)           0.000    16.301    renderer/red_reg[1]_i_979_n_0
    SLICE_X34Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.418 r  renderer/red_reg[1]_i_852/CO[3]
                         net (fo=1, routed)           0.000    16.418    renderer/red_reg[1]_i_852_n_0
    SLICE_X34Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.535 r  renderer/red_reg[1]_i_681/CO[3]
                         net (fo=1, routed)           0.000    16.535    renderer/red_reg[1]_i_681_n_0
    SLICE_X34Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.652 r  renderer/red_reg[1]_i_699/CO[3]
                         net (fo=1, routed)           0.000    16.652    renderer/red_reg[1]_i_699_n_0
    SLICE_X34Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.769 r  renderer/red_reg[1]_i_690/CO[3]
                         net (fo=1, routed)           0.000    16.769    renderer/red_reg[1]_i_690_n_0
    SLICE_X34Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.092 r  renderer/red_reg[1]_i_695/O[1]
                         net (fo=2, routed)           1.035    18.126    renderer/red_reg[1]_i_695_n_6
    SLICE_X34Y75         LUT4 (Prop_lut4_I1_O)        0.330    18.456 r  renderer/red[1]_i_621/O
                         net (fo=2, routed)           0.857    19.313    renderer/red[1]_i_621_n_0
    SLICE_X34Y75         LUT5 (Prop_lut5_I0_O)        0.328    19.641 r  renderer/red[1]_i_625/O
                         net (fo=1, routed)           0.000    19.641    renderer/red[1]_i_625_n_0
    SLICE_X34Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.174 r  renderer/red_reg[1]_i_447/CO[3]
                         net (fo=1, routed)           0.000    20.174    renderer/red_reg[1]_i_447_n_0
    SLICE_X34Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.413 r  renderer/blue_reg[1]_i_222/O[2]
                         net (fo=2, routed)           0.847    21.260    renderer/blue_reg[1]_i_222_n_5
    SLICE_X33Y74         LUT3 (Prop_lut3_I0_O)        0.326    21.586 r  renderer/blue[1]_i_198/O
                         net (fo=2, routed)           0.701    22.287    renderer/blue[1]_i_198_n_0
    SLICE_X33Y75         LUT4 (Prop_lut4_I3_O)        0.332    22.619 r  renderer/blue[1]_i_202/O
                         net (fo=1, routed)           0.000    22.619    renderer/blue[1]_i_202_n_0
    SLICE_X33Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.151 r  renderer/blue_reg[1]_i_154/CO[3]
                         net (fo=1, routed)           0.000    23.151    renderer/blue_reg[1]_i_154_n_0
    SLICE_X33Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    23.374 r  renderer/blue_reg[1]_i_144/O[0]
                         net (fo=6, routed)           0.509    23.883    renderer/blue_reg[1]_i_144_n_7
    SLICE_X30Y74         LUT2 (Prop_lut2_I1_O)        0.299    24.182 r  renderer/red[1]_i_820/O
                         net (fo=1, routed)           0.000    24.182    renderer/red[1]_i_820_n_0
    SLICE_X30Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    24.558 r  renderer/red_reg[1]_i_653/CO[3]
                         net (fo=1, routed)           0.009    24.567    renderer/red_reg[1]_i_653_n_0
    SLICE_X30Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    24.786 r  renderer/red_reg[1]_i_466/O[0]
                         net (fo=3, routed)           1.128    25.914    renderer/red_reg[1]_i_466_n_7
    SLICE_X30Y78         LUT3 (Prop_lut3_I0_O)        0.321    26.235 r  renderer/red[1]_i_643/O
                         net (fo=1, routed)           0.524    26.759    renderer/red[1]_i_643_n_0
    SLICE_X31Y77         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.730    27.489 r  renderer/red_reg[1]_i_450/CO[3]
                         net (fo=1, routed)           0.000    27.489    renderer/red_reg[1]_i_450_n_0
    SLICE_X31Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.603 r  renderer/red_reg[1]_i_332/CO[3]
                         net (fo=1, routed)           0.000    27.603    renderer/red_reg[1]_i_332_n_0
    SLICE_X31Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.760 r  renderer/red_reg[1]_i_249/CO[1]
                         net (fo=37, routed)          0.938    28.698    renderer/red_reg[1]_i_249_n_2
    SLICE_X29Y71         LUT6 (Prop_lut6_I4_O)        0.329    29.027 r  renderer/red[1]_i_265/O
                         net (fo=1, routed)           0.542    29.569    renderer/red[1]_i_265_n_0
    SLICE_X29Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    30.225 r  renderer/red_reg[1]_i_154/CO[3]
                         net (fo=1, routed)           0.000    30.225    renderer/red_reg[1]_i_154_n_0
    SLICE_X29Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.339 r  renderer/blue_reg[1]_i_137/CO[3]
                         net (fo=1, routed)           0.009    30.348    renderer/blue_reg[1]_i_137_n_0
    SLICE_X29Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.462 r  renderer/blue_reg[1]_i_98/CO[3]
                         net (fo=1, routed)           0.000    30.462    renderer/blue_reg[1]_i_98_n_0
    SLICE_X29Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    30.701 f  renderer/blue_reg[1]_i_95/O[2]
                         net (fo=1, routed)           1.148    31.849    renderer/blue_reg[1]_i_95_n_5
    SLICE_X28Y80         LUT6 (Prop_lut6_I2_O)        0.302    32.151 r  renderer/blue[1]_i_56/O
                         net (fo=1, routed)           0.000    32.151    renderer/blue[1]_i_56_n_0
    SLICE_X28Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.701 r  renderer/blue_reg[1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    32.701    renderer/blue_reg[1]_i_40_n_0
    SLICE_X28Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    32.929 r  renderer/blue_reg[1]_i_20/CO[2]
                         net (fo=1, routed)           1.062    33.992    renderer/blue_reg[1]_i_20_n_1
    SLICE_X31Y71         LUT6 (Prop_lut6_I5_O)        0.313    34.305 r  renderer/blue[1]_i_5/O
                         net (fo=5, routed)           0.674    34.979    renderer/blue[1]_i_5_n_0
    SLICE_X44Y69         LUT4 (Prop_lut4_I1_O)        0.124    35.103 r  renderer/blue[1]_i_1/O
                         net (fo=2, routed)           0.548    35.650    renderer/blue[1]_i_1_n_0
    SLICE_X46Y69         FDRE                                         r  renderer/blue_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock renderer_n_0 rise edge)
                                                     39.720    39.720 r  
    L17                                               0.000    39.720 r  clk (IN)
                         net (fo=0)                   0.000    39.720    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.125 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    42.993    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.084 r  clk_IBUF_BUFG_inst/O
                         net (fo=711, routed)         1.457    44.542    renderer/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.625 r  renderer/cmt/CLKOUT0
                         net (fo=1, routed)           1.581    46.206    renderer_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.297 r  mine_map_infx_reg[63]_i_1/O
                         net (fo=526, routed)         1.427    47.724    renderer/clkfx
    SLICE_X46Y69         FDRE                                         r  renderer/blue_reg[1]/C
                         clock pessimism              0.394    48.118    
                         clock uncertainty           -0.323    47.795    
    SLICE_X46Y69         FDRE (Setup_fdre_C_R)       -0.524    47.271    renderer/blue_reg[1]
  -------------------------------------------------------------------
                         required time                         47.271    
                         arrival time                         -35.650    
  -------------------------------------------------------------------
                         slack                                 11.621    

Slack (MET) :             16.337ns  (required time - arrival time)
  Source:                 renderer/vcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by renderer_n_0  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            renderer/pixel_addr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by renderer_n_0  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             renderer_n_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.720ns  (renderer_n_0 rise@39.720ns - renderer_n_0 rise@0.000ns)
  Data Path Delay:        23.077ns  (logic 9.238ns (40.031%)  route 13.839ns (59.969%))
  Logic Levels:           27  (CARRY4=15 LUT1=1 LUT2=2 LUT3=3 LUT4=2 LUT5=4)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.003ns = ( 47.723 - 39.720 ) 
    Source Clock Delay      (SCD):    8.513ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock renderer_n_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=711, routed)         1.575     5.119    renderer/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.207 r  renderer/cmt/CLKOUT0
                         net (fo=1, routed)           1.661     6.868    renderer_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.964 r  mine_map_infx_reg[63]_i_1/O
                         net (fo=526, routed)         1.549     8.513    renderer/clkfx
    SLICE_X14Y66         FDRE                                         r  renderer/vcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y66         FDRE (Prop_fdre_C_Q)         0.518     9.031 f  renderer/vcount_reg[0]/Q
                         net (fo=47, routed)          0.388     9.420    renderer/vcount_reg[0]
    SLICE_X14Y66         LUT1 (Prop_lut1_I0_O)        0.124     9.544 r  renderer/vcount[0]_i_1/O
                         net (fo=2, routed)           0.683    10.226    renderer/vcount[0]_i_1_n_0
    SLICE_X31Y63         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.584    10.810 r  renderer/pixel_addr_reg[11]_i_40/O[2]
                         net (fo=12, routed)          1.136    11.946    renderer/pixel_addr_reg[11]_i_40_n_5
    SLICE_X15Y66         LUT5 (Prop_lut5_I0_O)        0.302    12.248 f  renderer/red[1]_i_700/O
                         net (fo=15, routed)          2.004    14.252    renderer/red[1]_i_700_n_0
    SLICE_X40Y69         LUT3 (Prop_lut3_I2_O)        0.154    14.406 r  renderer/red[1]_i_672/O
                         net (fo=16, routed)          0.969    15.375    renderer/red[1]_i_672_n_0
    SLICE_X36Y65         LUT4 (Prop_lut4_I0_O)        0.327    15.702 r  renderer/pixel_addr[11]_i_245/O
                         net (fo=1, routed)           0.000    15.702    renderer/pixel_addr[11]_i_245_n_0
    SLICE_X36Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.103 r  renderer/pixel_addr_reg[11]_i_230/CO[3]
                         net (fo=1, routed)           0.000    16.103    renderer/pixel_addr_reg[11]_i_230_n_0
    SLICE_X36Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.217 r  renderer/pixel_addr_reg[11]_i_216/CO[3]
                         net (fo=1, routed)           0.000    16.217    renderer/pixel_addr_reg[11]_i_216_n_0
    SLICE_X36Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.331 r  renderer/pixel_addr_reg[11]_i_196/CO[3]
                         net (fo=1, routed)           0.000    16.331    renderer/pixel_addr_reg[11]_i_196_n_0
    SLICE_X36Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.445 r  renderer/pixel_addr_reg[11]_i_163/CO[3]
                         net (fo=1, routed)           0.000    16.445    renderer/pixel_addr_reg[11]_i_163_n_0
    SLICE_X36Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.559 r  renderer/pixel_addr_reg[11]_i_134/CO[3]
                         net (fo=1, routed)           0.000    16.559    renderer/pixel_addr_reg[11]_i_134_n_0
    SLICE_X36Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    16.782 r  renderer/pixel_addr_reg[11]_i_146/O[0]
                         net (fo=3, routed)           0.854    17.636    renderer/pixel_addr_reg[11]_i_146_n_7
    SLICE_X42Y68         LUT5 (Prop_lut5_I3_O)        0.292    17.928 r  renderer/pixel_addr[11]_i_133/O
                         net (fo=1, routed)           0.665    18.593    renderer/pixel_addr[11]_i_133_n_0
    SLICE_X38Y68         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.603    19.196 r  renderer/pixel_addr_reg[11]_i_88/CO[3]
                         net (fo=1, routed)           0.000    19.196    renderer/pixel_addr_reg[11]_i_88_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.435 r  renderer/pixel_addr_reg[11]_i_75/O[2]
                         net (fo=2, routed)           0.771    20.206    renderer/pixel_addr_reg[11]_i_75_n_5
    SLICE_X41Y69         LUT3 (Prop_lut3_I0_O)        0.326    20.532 r  renderer/pixel_addr[11]_i_58/O
                         net (fo=2, routed)           0.810    21.343    renderer/pixel_addr[11]_i_58_n_0
    SLICE_X41Y70         LUT4 (Prop_lut4_I3_O)        0.332    21.675 r  renderer/pixel_addr[11]_i_62/O
                         net (fo=1, routed)           0.000    21.675    renderer/pixel_addr[11]_i_62_n_0
    SLICE_X41Y70         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    22.099 r  renderer/pixel_addr_reg[11]_i_54/O[1]
                         net (fo=2, routed)           0.496    22.594    renderer/pixel_addr_reg[11]_i_54_n_6
    SLICE_X42Y70         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730    23.324 r  renderer/pixel_addr_reg[11]_i_43/O[1]
                         net (fo=1, routed)           1.546    24.871    renderer/pixel_addr_reg[11]_i_43_n_6
    SLICE_X14Y69         LUT2 (Prop_lut2_I1_O)        0.306    25.177 r  renderer/pixel_addr[11]_i_38/O
                         net (fo=1, routed)           0.000    25.177    renderer/pixel_addr[11]_i_38_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    25.755 r  renderer/pixel_addr_reg[11]_i_24/O[2]
                         net (fo=5, routed)           0.853    26.607    renderer/pixel_addr_reg[11]_i_24_n_5
    SLICE_X14Y70         LUT3 (Prop_lut3_I1_O)        0.301    26.908 r  renderer/pixel_addr[11]_i_34/O
                         net (fo=1, routed)           0.670    27.578    renderer/pixel_addr[11]_i_34_n_0
    SLICE_X14Y70         LUT5 (Prop_lut5_I4_O)        0.124    27.702 r  renderer/pixel_addr[11]_i_23/O
                         net (fo=1, routed)           0.426    28.128    renderer/pixel_addr[11]_i_23_n_0
    SLICE_X14Y70         LUT5 (Prop_lut5_I0_O)        0.119    28.247 r  renderer/pixel_addr[11]_i_11/O
                         net (fo=2, routed)           0.589    28.837    renderer/A[7]
    SLICE_X15Y70         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.670    29.507 r  renderer/pixel_addr_reg[11]_i_4/O[3]
                         net (fo=1, routed)           0.484    29.991    renderer/pixel_addr_reg[11]_i_4_n_4
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.556    30.547 r  renderer/pixel_addr_reg[11]_i_3/O[2]
                         net (fo=1, routed)           0.494    31.041    renderer/a1[11]
    SLICE_X29Y70         LUT2 (Prop_lut2_I1_O)        0.301    31.342 r  renderer/pixel_addr[11]_i_6/O
                         net (fo=1, routed)           0.000    31.342    renderer/pixel_addr[11]_i_6_n_0
    SLICE_X29Y70         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    31.590 r  renderer/pixel_addr_reg[11]_i_2/O[3]
                         net (fo=1, routed)           0.000    31.590    renderer/a0[11]
    SLICE_X29Y70         FDRE                                         r  renderer/pixel_addr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock renderer_n_0 rise edge)
                                                     39.720    39.720 r  
    L17                                               0.000    39.720 r  clk (IN)
                         net (fo=0)                   0.000    39.720    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.125 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    42.993    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.084 r  clk_IBUF_BUFG_inst/O
                         net (fo=711, routed)         1.457    44.542    renderer/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.625 r  renderer/cmt/CLKOUT0
                         net (fo=1, routed)           1.581    46.206    renderer_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.297 r  mine_map_infx_reg[63]_i_1/O
                         net (fo=526, routed)         1.426    47.723    renderer/clkfx
    SLICE_X29Y70         FDRE                                         r  renderer/pixel_addr_reg[11]/C
                         clock pessimism              0.466    48.188    
                         clock uncertainty           -0.323    47.866    
    SLICE_X29Y70         FDRE (Setup_fdre_C_D)        0.062    47.928    renderer/pixel_addr_reg[11]
  -------------------------------------------------------------------
                         required time                         47.928    
                         arrival time                         -31.590    
  -------------------------------------------------------------------
                         slack                                 16.337    

Slack (MET) :             16.648ns  (required time - arrival time)
  Source:                 renderer/vcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by renderer_n_0  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            renderer/pixel_addr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by renderer_n_0  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             renderer_n_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.720ns  (renderer_n_0 rise@39.720ns - renderer_n_0 rise@0.000ns)
  Data Path Delay:        22.766ns  (logic 9.285ns (40.784%)  route 13.481ns (59.216%))
  Logic Levels:           26  (CARRY4=15 LUT1=1 LUT2=2 LUT3=2 LUT4=2 LUT5=4)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.003ns = ( 47.723 - 39.720 ) 
    Source Clock Delay      (SCD):    8.513ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock renderer_n_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=711, routed)         1.575     5.119    renderer/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.207 r  renderer/cmt/CLKOUT0
                         net (fo=1, routed)           1.661     6.868    renderer_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.964 r  mine_map_infx_reg[63]_i_1/O
                         net (fo=526, routed)         1.549     8.513    renderer/clkfx
    SLICE_X14Y66         FDRE                                         r  renderer/vcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y66         FDRE (Prop_fdre_C_Q)         0.518     9.031 f  renderer/vcount_reg[0]/Q
                         net (fo=47, routed)          0.388     9.420    renderer/vcount_reg[0]
    SLICE_X14Y66         LUT1 (Prop_lut1_I0_O)        0.124     9.544 r  renderer/vcount[0]_i_1/O
                         net (fo=2, routed)           0.683    10.226    renderer/vcount[0]_i_1_n_0
    SLICE_X31Y63         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.584    10.810 r  renderer/pixel_addr_reg[11]_i_40/O[2]
                         net (fo=12, routed)          1.136    11.946    renderer/pixel_addr_reg[11]_i_40_n_5
    SLICE_X15Y66         LUT5 (Prop_lut5_I0_O)        0.302    12.248 f  renderer/red[1]_i_700/O
                         net (fo=15, routed)          2.004    14.252    renderer/red[1]_i_700_n_0
    SLICE_X40Y69         LUT3 (Prop_lut3_I2_O)        0.154    14.406 r  renderer/red[1]_i_672/O
                         net (fo=16, routed)          0.969    15.375    renderer/red[1]_i_672_n_0
    SLICE_X36Y65         LUT4 (Prop_lut4_I0_O)        0.327    15.702 r  renderer/pixel_addr[11]_i_245/O
                         net (fo=1, routed)           0.000    15.702    renderer/pixel_addr[11]_i_245_n_0
    SLICE_X36Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.103 r  renderer/pixel_addr_reg[11]_i_230/CO[3]
                         net (fo=1, routed)           0.000    16.103    renderer/pixel_addr_reg[11]_i_230_n_0
    SLICE_X36Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.217 r  renderer/pixel_addr_reg[11]_i_216/CO[3]
                         net (fo=1, routed)           0.000    16.217    renderer/pixel_addr_reg[11]_i_216_n_0
    SLICE_X36Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.331 r  renderer/pixel_addr_reg[11]_i_196/CO[3]
                         net (fo=1, routed)           0.000    16.331    renderer/pixel_addr_reg[11]_i_196_n_0
    SLICE_X36Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.445 r  renderer/pixel_addr_reg[11]_i_163/CO[3]
                         net (fo=1, routed)           0.000    16.445    renderer/pixel_addr_reg[11]_i_163_n_0
    SLICE_X36Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.559 r  renderer/pixel_addr_reg[11]_i_134/CO[3]
                         net (fo=1, routed)           0.000    16.559    renderer/pixel_addr_reg[11]_i_134_n_0
    SLICE_X36Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    16.782 r  renderer/pixel_addr_reg[11]_i_146/O[0]
                         net (fo=3, routed)           0.854    17.636    renderer/pixel_addr_reg[11]_i_146_n_7
    SLICE_X42Y68         LUT5 (Prop_lut5_I3_O)        0.292    17.928 r  renderer/pixel_addr[11]_i_133/O
                         net (fo=1, routed)           0.665    18.593    renderer/pixel_addr[11]_i_133_n_0
    SLICE_X38Y68         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.603    19.196 r  renderer/pixel_addr_reg[11]_i_88/CO[3]
                         net (fo=1, routed)           0.000    19.196    renderer/pixel_addr_reg[11]_i_88_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.435 r  renderer/pixel_addr_reg[11]_i_75/O[2]
                         net (fo=2, routed)           0.771    20.206    renderer/pixel_addr_reg[11]_i_75_n_5
    SLICE_X41Y69         LUT3 (Prop_lut3_I0_O)        0.326    20.532 r  renderer/pixel_addr[11]_i_58/O
                         net (fo=2, routed)           0.810    21.343    renderer/pixel_addr[11]_i_58_n_0
    SLICE_X41Y70         LUT4 (Prop_lut4_I3_O)        0.332    21.675 r  renderer/pixel_addr[11]_i_62/O
                         net (fo=1, routed)           0.000    21.675    renderer/pixel_addr[11]_i_62_n_0
    SLICE_X41Y70         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    22.099 r  renderer/pixel_addr_reg[11]_i_54/O[1]
                         net (fo=2, routed)           0.496    22.594    renderer/pixel_addr_reg[11]_i_54_n_6
    SLICE_X42Y70         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730    23.324 r  renderer/pixel_addr_reg[11]_i_43/O[1]
                         net (fo=1, routed)           1.546    24.871    renderer/pixel_addr_reg[11]_i_43_n_6
    SLICE_X14Y69         LUT2 (Prop_lut2_I1_O)        0.306    25.177 r  renderer/pixel_addr[11]_i_38/O
                         net (fo=1, routed)           0.000    25.177    renderer/pixel_addr[11]_i_38_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    25.755 r  renderer/pixel_addr_reg[11]_i_24/O[2]
                         net (fo=5, routed)           0.835    26.589    renderer/pixel_addr_reg[11]_i_24_n_5
    SLICE_X15Y70         LUT5 (Prop_lut5_I3_O)        0.326    26.915 r  renderer/blue[1]_i_33/O
                         net (fo=3, routed)           0.450    27.365    renderer/A[4]
    SLICE_X15Y70         LUT5 (Prop_lut5_I4_O)        0.332    27.697 r  renderer/pixel_addr[11]_i_17/O
                         net (fo=1, routed)           0.000    27.697    renderer/pixel_addr[11]_i_17_n_0
    SLICE_X15Y70         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    28.121 r  renderer/pixel_addr_reg[11]_i_4/O[1]
                         net (fo=1, routed)           0.585    28.706    renderer/pixel_addr_reg[11]_i_4_n_6
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730    29.436 r  renderer/pixel_addr_reg[11]_i_3/O[1]
                         net (fo=2, routed)           1.290    30.726    renderer/a1[10]
    SLICE_X29Y70         LUT2 (Prop_lut2_I1_O)        0.306    31.032 r  renderer/pixel_addr[11]_i_7/O
                         net (fo=1, routed)           0.000    31.032    renderer/pixel_addr[11]_i_7_n_0
    SLICE_X29Y70         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    31.280 r  renderer/pixel_addr_reg[11]_i_2/O[2]
                         net (fo=1, routed)           0.000    31.280    renderer/a0[10]
    SLICE_X29Y70         FDRE                                         r  renderer/pixel_addr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock renderer_n_0 rise edge)
                                                     39.720    39.720 r  
    L17                                               0.000    39.720 r  clk (IN)
                         net (fo=0)                   0.000    39.720    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.125 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    42.993    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.084 r  clk_IBUF_BUFG_inst/O
                         net (fo=711, routed)         1.457    44.542    renderer/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.625 r  renderer/cmt/CLKOUT0
                         net (fo=1, routed)           1.581    46.206    renderer_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.297 r  mine_map_infx_reg[63]_i_1/O
                         net (fo=526, routed)         1.426    47.723    renderer/clkfx
    SLICE_X29Y70         FDRE                                         r  renderer/pixel_addr_reg[10]/C
                         clock pessimism              0.466    48.188    
                         clock uncertainty           -0.323    47.866    
    SLICE_X29Y70         FDRE (Setup_fdre_C_D)        0.062    47.928    renderer/pixel_addr_reg[10]
  -------------------------------------------------------------------
                         required time                         47.928    
                         arrival time                         -31.280    
  -------------------------------------------------------------------
                         slack                                 16.648    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 renderer/vcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by renderer_n_0  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            renderer/vcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by renderer_n_0  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             renderer_n_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (renderer_n_0 rise@0.000ns - renderer_n_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.209ns (65.371%)  route 0.111ns (34.629%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.403ns
    Source Clock Delay      (SCD):    2.572ns
    Clock Pessimism Removal (CPR):    0.818ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock renderer_n_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=711, routed)         0.549     1.453    renderer/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.503 r  renderer/cmt/CLKOUT0
                         net (fo=1, routed)           0.486     1.989    renderer_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.015 r  mine_map_infx_reg[63]_i_1/O
                         net (fo=526, routed)         0.558     2.572    renderer/clkfx
    SLICE_X14Y67         FDRE                                         r  renderer/vcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y67         FDRE (Prop_fdre_C_Q)         0.164     2.736 r  renderer/vcount_reg[1]/Q
                         net (fo=94, routed)          0.111     2.847    renderer/vcount_reg[1]
    SLICE_X15Y67         LUT6 (Prop_lut6_I3_O)        0.045     2.892 r  renderer/vcount[5]_i_1/O
                         net (fo=1, routed)           0.000     2.892    renderer/p_0_in[5]
    SLICE_X15Y67         FDRE                                         r  renderer/vcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock renderer_n_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=711, routed)         0.817     1.966    renderer/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.019 r  renderer/cmt/CLKOUT0
                         net (fo=1, routed)           0.530     2.549    renderer_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.578 r  mine_map_infx_reg[63]_i_1/O
                         net (fo=526, routed)         0.825     3.403    renderer/clkfx
    SLICE_X15Y67         FDRE                                         r  renderer/vcount_reg[5]/C
                         clock pessimism             -0.818     2.585    
    SLICE_X15Y67         FDRE (Hold_fdre_C_D)         0.092     2.677    renderer/vcount_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.677    
                         arrival time                           2.892    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 renderer/vcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by renderer_n_0  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            renderer/vcount_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by renderer_n_0  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             renderer_n_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (renderer_n_0 rise@0.000ns - renderer_n_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.209ns (58.030%)  route 0.151ns (41.970%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.404ns
    Source Clock Delay      (SCD):    2.573ns
    Clock Pessimism Removal (CPR):    0.831ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock renderer_n_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=711, routed)         0.549     1.453    renderer/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.503 r  renderer/cmt/CLKOUT0
                         net (fo=1, routed)           0.486     1.989    renderer_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.015 r  mine_map_infx_reg[63]_i_1/O
                         net (fo=526, routed)         0.559     2.573    renderer/clkfx
    SLICE_X14Y66         FDRE                                         r  renderer/vcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y66         FDRE (Prop_fdre_C_Q)         0.164     2.737 f  renderer/vcount_reg[0]/Q
                         net (fo=47, routed)          0.151     2.888    renderer/vcount_reg[0]
    SLICE_X14Y66         LUT1 (Prop_lut1_I0_O)        0.045     2.933 r  renderer/vcount[0]_i_1/O
                         net (fo=2, routed)           0.000     2.933    renderer/vcount[0]_i_1_n_0
    SLICE_X14Y66         FDRE                                         r  renderer/vcount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock renderer_n_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=711, routed)         0.817     1.966    renderer/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.019 r  renderer/cmt/CLKOUT0
                         net (fo=1, routed)           0.530     2.549    renderer_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.578 r  mine_map_infx_reg[63]_i_1/O
                         net (fo=526, routed)         0.826     3.404    renderer/clkfx
    SLICE_X14Y66         FDRE                                         r  renderer/vcount_reg[0]/C
                         clock pessimism             -0.831     2.573    
    SLICE_X14Y66         FDRE (Hold_fdre_C_D)         0.121     2.694    renderer/vcount_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.694    
                         arrival time                           2.933    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 renderer/vcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by renderer_n_0  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            renderer/vcount_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by renderer_n_0  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             renderer_n_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (renderer_n_0 rise@0.000ns - renderer_n_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.226ns (63.380%)  route 0.131ns (36.620%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.403ns
    Source Clock Delay      (SCD):    2.572ns
    Clock Pessimism Removal (CPR):    0.831ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock renderer_n_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=711, routed)         0.549     1.453    renderer/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.503 r  renderer/cmt/CLKOUT0
                         net (fo=1, routed)           0.486     1.989    renderer_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.015 r  mine_map_infx_reg[63]_i_1/O
                         net (fo=526, routed)         0.558     2.572    renderer/clkfx
    SLICE_X15Y67         FDRE                                         r  renderer/vcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y67         FDRE (Prop_fdre_C_Q)         0.128     2.700 r  renderer/vcount_reg[7]/Q
                         net (fo=21, routed)          0.131     2.831    renderer/vcount_reg[7]
    SLICE_X15Y67         LUT6 (Prop_lut6_I1_O)        0.098     2.929 r  renderer/vcount[9]_i_2/O
                         net (fo=1, routed)           0.000     2.929    renderer/p_0_in[9]
    SLICE_X15Y67         FDRE                                         r  renderer/vcount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock renderer_n_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=711, routed)         0.817     1.966    renderer/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.019 r  renderer/cmt/CLKOUT0
                         net (fo=1, routed)           0.530     2.549    renderer_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.578 r  mine_map_infx_reg[63]_i_1/O
                         net (fo=526, routed)         0.825     3.403    renderer/clkfx
    SLICE_X15Y67         FDRE                                         r  renderer/vcount_reg[9]/C
                         clock pessimism             -0.831     2.572    
    SLICE_X15Y67         FDRE (Hold_fdre_C_D)         0.092     2.664    renderer/vcount_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.664    
                         arrival time                           2.929    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 renderer/hcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by renderer_n_0  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            renderer/hcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by renderer_n_0  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             renderer_n_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (renderer_n_0 rise@0.000ns - renderer_n_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.186ns (46.240%)  route 0.216ns (53.760%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.401ns
    Source Clock Delay      (SCD):    2.571ns
    Clock Pessimism Removal (CPR):    0.817ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock renderer_n_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=711, routed)         0.549     1.453    renderer/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.503 r  renderer/cmt/CLKOUT0
                         net (fo=1, routed)           0.486     1.989    renderer_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.015 r  mine_map_infx_reg[63]_i_1/O
                         net (fo=526, routed)         0.557     2.571    renderer/clkfx
    SLICE_X41Y65         FDRE                                         r  renderer/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y65         FDRE (Prop_fdre_C_Q)         0.141     2.712 r  renderer/hcount_reg[1]/Q
                         net (fo=42, routed)          0.216     2.928    renderer/hcount_reg[1]
    SLICE_X42Y66         LUT6 (Prop_lut6_I3_O)        0.045     2.973 r  renderer/hcount[5]_i_1/O
                         net (fo=1, routed)           0.000     2.973    renderer/hcount[5]_i_1_n_0
    SLICE_X42Y66         FDRE                                         r  renderer/hcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock renderer_n_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=711, routed)         0.817     1.966    renderer/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.019 r  renderer/cmt/CLKOUT0
                         net (fo=1, routed)           0.530     2.549    renderer_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.578 r  mine_map_infx_reg[63]_i_1/O
                         net (fo=526, routed)         0.824     3.401    renderer/clkfx
    SLICE_X42Y66         FDRE                                         r  renderer/hcount_reg[5]/C
                         clock pessimism             -0.817     2.584    
    SLICE_X42Y66         FDRE (Hold_fdre_C_D)         0.121     2.705    renderer/hcount_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.705    
                         arrival time                           2.973    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 renderer/vcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by renderer_n_0  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            renderer/vcount_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by renderer_n_0  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             renderer_n_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (renderer_n_0 rise@0.000ns - renderer_n_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.209ns (50.422%)  route 0.206ns (49.578%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.403ns
    Source Clock Delay      (SCD):    2.573ns
    Clock Pessimism Removal (CPR):    0.817ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock renderer_n_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=711, routed)         0.549     1.453    renderer/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.503 r  renderer/cmt/CLKOUT0
                         net (fo=1, routed)           0.486     1.989    renderer_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.015 r  mine_map_infx_reg[63]_i_1/O
                         net (fo=526, routed)         0.559     2.573    renderer/clkfx
    SLICE_X14Y66         FDRE                                         r  renderer/vcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y66         FDRE (Prop_fdre_C_Q)         0.164     2.737 r  renderer/vcount_reg[0]/Q
                         net (fo=47, routed)          0.206     2.943    renderer/vcount_reg[0]
    SLICE_X14Y67         LUT5 (Prop_lut5_I4_O)        0.045     2.988 r  renderer/vcount[4]_i_1/O
                         net (fo=1, routed)           0.000     2.988    renderer/p_0_in[4]
    SLICE_X14Y67         FDRE                                         r  renderer/vcount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock renderer_n_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=711, routed)         0.817     1.966    renderer/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.019 r  renderer/cmt/CLKOUT0
                         net (fo=1, routed)           0.530     2.549    renderer_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.578 r  mine_map_infx_reg[63]_i_1/O
                         net (fo=526, routed)         0.825     3.403    renderer/clkfx
    SLICE_X14Y67         FDRE                                         r  renderer/vcount_reg[4]/C
                         clock pessimism             -0.817     2.586    
    SLICE_X14Y67         FDRE (Hold_fdre_C_D)         0.120     2.706    renderer/vcount_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.706    
                         arrival time                           2.988    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 renderer/hcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by renderer_n_0  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            renderer/hcount_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by renderer_n_0  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             renderer_n_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (renderer_n_0 rise@0.000ns - renderer_n_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.183ns (47.047%)  route 0.206ns (52.953%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.402ns
    Source Clock Delay      (SCD):    2.571ns
    Clock Pessimism Removal (CPR):    0.831ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock renderer_n_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=711, routed)         0.549     1.453    renderer/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.503 r  renderer/cmt/CLKOUT0
                         net (fo=1, routed)           0.486     1.989    renderer_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.015 r  mine_map_infx_reg[63]_i_1/O
                         net (fo=526, routed)         0.557     2.571    renderer/clkfx
    SLICE_X41Y65         FDRE                                         r  renderer/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y65         FDRE (Prop_fdre_C_Q)         0.141     2.712 r  renderer/hcount_reg[1]/Q
                         net (fo=42, routed)          0.206     2.918    renderer/hcount_reg[1]
    SLICE_X41Y65         LUT3 (Prop_lut3_I2_O)        0.042     2.960 r  renderer/hcount[2]_i_1/O
                         net (fo=1, routed)           0.000     2.960    renderer/hcount[2]_i_1_n_0
    SLICE_X41Y65         FDRE                                         r  renderer/hcount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock renderer_n_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=711, routed)         0.817     1.966    renderer/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.019 r  renderer/cmt/CLKOUT0
                         net (fo=1, routed)           0.530     2.549    renderer_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.578 r  mine_map_infx_reg[63]_i_1/O
                         net (fo=526, routed)         0.825     3.402    renderer/clkfx
    SLICE_X41Y65         FDRE                                         r  renderer/hcount_reg[2]/C
                         clock pessimism             -0.831     2.571    
    SLICE_X41Y65         FDRE (Hold_fdre_C_D)         0.107     2.678    renderer/hcount_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.678    
                         arrival time                           2.960    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 renderer/vcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by renderer_n_0  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            renderer/vcount_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by renderer_n_0  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             renderer_n_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (renderer_n_0 rise@0.000ns - renderer_n_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.209ns (49.940%)  route 0.210ns (50.060%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.403ns
    Source Clock Delay      (SCD):    2.573ns
    Clock Pessimism Removal (CPR):    0.817ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock renderer_n_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=711, routed)         0.549     1.453    renderer/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.503 r  renderer/cmt/CLKOUT0
                         net (fo=1, routed)           0.486     1.989    renderer_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.015 r  mine_map_infx_reg[63]_i_1/O
                         net (fo=526, routed)         0.559     2.573    renderer/clkfx
    SLICE_X14Y66         FDRE                                         r  renderer/vcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y66         FDRE (Prop_fdre_C_Q)         0.164     2.737 r  renderer/vcount_reg[0]/Q
                         net (fo=47, routed)          0.210     2.947    renderer/vcount_reg[0]
    SLICE_X14Y67         LUT2 (Prop_lut2_I1_O)        0.045     2.992 r  renderer/vcount[1]_i_1/O
                         net (fo=1, routed)           0.000     2.992    renderer/p_0_in[1]
    SLICE_X14Y67         FDRE                                         r  renderer/vcount_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock renderer_n_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=711, routed)         0.817     1.966    renderer/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.019 r  renderer/cmt/CLKOUT0
                         net (fo=1, routed)           0.530     2.549    renderer_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.578 r  mine_map_infx_reg[63]_i_1/O
                         net (fo=526, routed)         0.825     3.403    renderer/clkfx
    SLICE_X14Y67         FDRE                                         r  renderer/vcount_reg[1]/C
                         clock pessimism             -0.817     2.586    
    SLICE_X14Y67         FDRE (Hold_fdre_C_D)         0.121     2.707    renderer/vcount_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.707    
                         arrival time                           2.992    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 renderer/hcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by renderer_n_0  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            renderer/hcount_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by renderer_n_0  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             renderer_n_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (renderer_n_0 rise@0.000ns - renderer_n_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.184ns (46.942%)  route 0.208ns (53.058%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.402ns
    Source Clock Delay      (SCD):    2.571ns
    Clock Pessimism Removal (CPR):    0.831ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock renderer_n_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=711, routed)         0.549     1.453    renderer/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.503 r  renderer/cmt/CLKOUT0
                         net (fo=1, routed)           0.486     1.989    renderer_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.015 r  mine_map_infx_reg[63]_i_1/O
                         net (fo=526, routed)         0.557     2.571    renderer/clkfx
    SLICE_X41Y65         FDRE                                         r  renderer/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y65         FDRE (Prop_fdre_C_Q)         0.141     2.712 r  renderer/hcount_reg[1]/Q
                         net (fo=42, routed)          0.208     2.920    renderer/hcount_reg[1]
    SLICE_X41Y65         LUT5 (Prop_lut5_I2_O)        0.043     2.963 r  renderer/hcount[4]_i_1/O
                         net (fo=1, routed)           0.000     2.963    renderer/hcount[4]_i_1_n_0
    SLICE_X41Y65         FDRE                                         r  renderer/hcount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock renderer_n_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=711, routed)         0.817     1.966    renderer/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.019 r  renderer/cmt/CLKOUT0
                         net (fo=1, routed)           0.530     2.549    renderer_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.578 r  mine_map_infx_reg[63]_i_1/O
                         net (fo=526, routed)         0.825     3.402    renderer/clkfx
    SLICE_X41Y65         FDRE                                         r  renderer/hcount_reg[4]/C
                         clock pessimism             -0.831     2.571    
    SLICE_X41Y65         FDRE (Hold_fdre_C_D)         0.107     2.678    renderer/hcount_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.678    
                         arrival time                           2.963    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 renderer/mine_index_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by renderer_n_0  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            renderer/mine_index_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by renderer_n_0  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             renderer_n_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (renderer_n_0 rise@0.000ns - renderer_n_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.400ns
    Source Clock Delay      (SCD):    2.569ns
    Clock Pessimism Removal (CPR):    0.831ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock renderer_n_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=711, routed)         0.549     1.453    renderer/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.503 r  renderer/cmt/CLKOUT0
                         net (fo=1, routed)           0.486     1.989    renderer_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.015 r  mine_map_infx_reg[63]_i_1/O
                         net (fo=526, routed)         0.555     2.569    renderer/clkfx
    SLICE_X42Y82         FDRE                                         r  renderer/mine_index_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y82         FDRE (Prop_fdre_C_Q)         0.164     2.733 r  renderer/mine_index_reg[15]/Q
                         net (fo=2, routed)           0.148     2.881    renderer/mine_index_reg[15]
    SLICE_X42Y82         LUT3 (Prop_lut3_I2_O)        0.045     2.926 r  renderer/mine_index[12]_i_2/O
                         net (fo=1, routed)           0.000     2.926    renderer/mine_index[12]_i_2_n_0
    SLICE_X42Y82         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.990 r  renderer/mine_index_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.990    renderer/mine_index_reg[12]_i_1_n_4
    SLICE_X42Y82         FDRE                                         r  renderer/mine_index_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock renderer_n_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=711, routed)         0.817     1.966    renderer/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.019 r  renderer/cmt/CLKOUT0
                         net (fo=1, routed)           0.530     2.549    renderer_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.578 r  mine_map_infx_reg[63]_i_1/O
                         net (fo=526, routed)         0.822     3.400    renderer/clkfx
    SLICE_X42Y82         FDRE                                         r  renderer/mine_index_reg[15]/C
                         clock pessimism             -0.831     2.569    
    SLICE_X42Y82         FDRE (Hold_fdre_C_D)         0.134     2.703    renderer/mine_index_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.703    
                         arrival time                           2.990    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 renderer/mine_index_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by renderer_n_0  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            renderer/mine_index_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by renderer_n_0  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             renderer_n_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (renderer_n_0 rise@0.000ns - renderer_n_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.403ns
    Source Clock Delay      (SCD):    2.571ns
    Clock Pessimism Removal (CPR):    0.832ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock renderer_n_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=711, routed)         0.549     1.453    renderer/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.503 r  renderer/cmt/CLKOUT0
                         net (fo=1, routed)           0.486     1.989    renderer_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.015 r  mine_map_infx_reg[63]_i_1/O
                         net (fo=526, routed)         0.557     2.571    renderer/clkfx
    SLICE_X42Y86         FDRE                                         r  renderer/mine_index_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y86         FDRE (Prop_fdre_C_Q)         0.164     2.735 r  renderer/mine_index_reg[31]/Q
                         net (fo=2, routed)           0.149     2.884    renderer/mine_index_reg[31]
    SLICE_X42Y86         LUT3 (Prop_lut3_I2_O)        0.045     2.929 r  renderer/mine_index[28]_i_2/O
                         net (fo=1, routed)           0.000     2.929    renderer/mine_index[28]_i_2_n_0
    SLICE_X42Y86         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.993 r  renderer/mine_index_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.993    renderer/mine_index_reg[28]_i_1_n_4
    SLICE_X42Y86         FDRE                                         r  renderer/mine_index_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock renderer_n_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=711, routed)         0.817     1.966    renderer/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.019 r  renderer/cmt/CLKOUT0
                         net (fo=1, routed)           0.530     2.549    renderer_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.578 r  mine_map_infx_reg[63]_i_1/O
                         net (fo=526, routed)         0.826     3.403    renderer/clkfx
    SLICE_X42Y86         FDRE                                         r  renderer/mine_index_reg[31]/C
                         clock pessimism             -0.832     2.571    
    SLICE_X42Y86         FDRE (Hold_fdre_C_D)         0.134     2.705    renderer/mine_index_reg[31]
  -------------------------------------------------------------------
                         required time                         -2.705    
                         arrival time                           2.993    
  -------------------------------------------------------------------
                         slack                                  0.288    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         renderer_n_0
Waveform(ns):       { 0.000 19.860 }
Period(ns):         39.720
Sources:            { renderer/cmt/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         39.720      37.565     BUFGCTRL_X0Y1    mine_map_infx_reg[63]_i_1/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         39.720      38.471     MMCME2_ADV_X1Y0  renderer/cmt/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         39.720      38.720     SLICE_X46Y69     renderer/blue_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.720      38.720     SLICE_X46Y69     renderer/blue_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.720      38.720     SLICE_X14Y81     renderer/cursor_x_infx_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.720      38.720     SLICE_X14Y81     renderer/cursor_x_infx_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.720      38.720     SLICE_X30Y82     renderer/cursor_x_infx_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.720      38.720     SLICE_X15Y82     renderer/cursor_y_infx_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.720      38.720     SLICE_X29Y84     renderer/cursor_y_infx_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.720      38.720     SLICE_X29Y84     renderer/cursor_y_infx_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       39.720      173.640    MMCME2_ADV_X1Y0  renderer/cmt/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.860      19.360     SLICE_X46Y69     renderer/blue_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.860      19.360     SLICE_X46Y69     renderer/blue_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.860      19.360     SLICE_X46Y69     renderer/blue_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.860      19.360     SLICE_X46Y69     renderer/blue_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.860      19.360     SLICE_X14Y81     renderer/cursor_x_infx_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.860      19.360     SLICE_X14Y81     renderer/cursor_x_infx_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.860      19.360     SLICE_X14Y81     renderer/cursor_x_infx_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.860      19.360     SLICE_X14Y81     renderer/cursor_x_infx_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.860      19.360     SLICE_X30Y82     renderer/cursor_x_infx_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.860      19.360     SLICE_X30Y82     renderer/cursor_x_infx_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.860      19.360     SLICE_X46Y69     renderer/blue_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.860      19.360     SLICE_X46Y69     renderer/blue_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.860      19.360     SLICE_X46Y69     renderer/blue_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.860      19.360     SLICE_X46Y69     renderer/blue_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.860      19.360     SLICE_X14Y81     renderer/cursor_x_infx_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.860      19.360     SLICE_X14Y81     renderer/cursor_x_infx_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.860      19.360     SLICE_X14Y81     renderer/cursor_x_infx_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.860      19.360     SLICE_X14Y81     renderer/cursor_x_infx_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.860      19.360     SLICE_X30Y82     renderer/cursor_x_infx_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.860      19.360     SLICE_X30Y82     renderer/cursor_x_infx_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  renderer_n_0

Setup :          454  Failing Endpoints,  Worst Slack       -5.032ns,  Total Violation    -1989.347ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.048ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.032ns  (required time - arrival time)
  Source:                 game/number_map_reg[52][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            renderer/number_map_infx_reg[52][0]/D
                            (rising edge-triggered cell FDRE clocked by renderer_n_0  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             renderer_n_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.205ns  (renderer_n_0 rise@4250.035ns - sys_clk_pin rise@4249.830ns)
  Data Path Delay:        7.297ns  (logic 0.456ns (6.249%)  route 6.841ns (93.751%))
  Logic Levels:           0  
  Clock Path Skew:        3.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.190ns = ( 4258.225 - 4250.035 ) 
    Source Clock Delay      (SCD):    5.283ns = ( 4255.113 - 4249.830 ) 
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.921ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   4249.830  4249.830 r  
    L17                                               0.000  4249.830 r  clk (IN)
                         net (fo=0)                   0.000  4249.830    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476  4251.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972  4253.278    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  4253.374 r  clk_IBUF_BUFG_inst/O
                         net (fo=711, routed)         1.739  4255.113    game/clk_IBUF_BUFG
    SLICE_X48Y100        FDRE                                         r  game/number_map_reg[52][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y100        FDRE (Prop_fdre_C_Q)         0.456  4255.569 r  game/number_map_reg[52][0]/Q
                         net (fo=3, routed)           6.841  4262.410    renderer/number_map_in[52][0]
    SLICE_X49Y100        FDRE                                         r  renderer/number_map_infx_reg[52][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock renderer_n_0 rise edge)
                                                   4250.035  4250.035 r  
    L17                                               0.000  4250.035 r  clk (IN)
                         net (fo=0)                   0.000  4250.035    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406  4251.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868  4253.309    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  4253.399 r  clk_IBUF_BUFG_inst/O
                         net (fo=711, routed)         1.457  4254.857    renderer/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083  4254.940 r  renderer/cmt/CLKOUT0
                         net (fo=1, routed)           1.581  4256.521    renderer_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  4256.612 r  mine_map_infx_reg[63]_i_1/O
                         net (fo=526, routed)         1.613  4258.225    renderer/clkfx
    SLICE_X49Y100        FDRE                                         r  renderer/number_map_infx_reg[52][0]/C
                         clock pessimism              0.179  4258.404    
                         clock uncertainty           -0.921  4257.483    
    SLICE_X49Y100        FDRE (Setup_fdre_C_D)       -0.105  4257.378    renderer/number_map_infx_reg[52][0]
  -------------------------------------------------------------------
                         required time                       4257.378    
                         arrival time                       -4262.410    
  -------------------------------------------------------------------
                         slack                                 -5.032    

Slack (VIOLATED) :        -4.948ns  (required time - arrival time)
  Source:                 game/mine_map_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            renderer/mine_map_infx_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by renderer_n_0  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             renderer_n_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.205ns  (renderer_n_0 rise@4250.035ns - sys_clk_pin rise@4249.830ns)
  Data Path Delay:        7.247ns  (logic 0.456ns (6.292%)  route 6.791ns (93.708%))
  Logic Levels:           0  
  Clock Path Skew:        3.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.010ns = ( 4258.044 - 4250.035 ) 
    Source Clock Delay      (SCD):    5.093ns = ( 4254.923 - 4249.830 ) 
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.921ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   4249.830  4249.830 r  
    L17                                               0.000  4249.830 r  clk (IN)
                         net (fo=0)                   0.000  4249.830    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476  4251.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972  4253.278    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  4253.374 r  clk_IBUF_BUFG_inst/O
                         net (fo=711, routed)         1.549  4254.923    game/clk_IBUF_BUFG
    SLICE_X43Y86         FDRE                                         r  game/mine_map_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y86         FDRE (Prop_fdre_C_Q)         0.456  4255.379 r  game/mine_map_reg[10]/Q
                         net (fo=8, routed)           6.791  4262.170    renderer/mine_map_in[10]
    SLICE_X43Y87         FDRE                                         r  renderer/mine_map_infx_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock renderer_n_0 rise edge)
                                                   4250.035  4250.035 r  
    L17                                               0.000  4250.035 r  clk (IN)
                         net (fo=0)                   0.000  4250.035    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406  4251.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868  4253.309    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  4253.399 r  clk_IBUF_BUFG_inst/O
                         net (fo=711, routed)         1.457  4254.857    renderer/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083  4254.940 r  renderer/cmt/CLKOUT0
                         net (fo=1, routed)           1.581  4256.521    renderer_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  4256.612 r  mine_map_infx_reg[63]_i_1/O
                         net (fo=526, routed)         1.433  4258.044    renderer/clkfx
    SLICE_X43Y87         FDRE                                         r  renderer/mine_map_infx_reg[10]/C
                         clock pessimism              0.179  4258.224    
                         clock uncertainty           -0.921  4257.303    
    SLICE_X43Y87         FDRE (Setup_fdre_C_D)       -0.081  4257.222    renderer/mine_map_infx_reg[10]
  -------------------------------------------------------------------
                         required time                       4257.222    
                         arrival time                       -4262.169    
  -------------------------------------------------------------------
                         slack                                 -4.948    

Slack (VIOLATED) :        -4.945ns  (required time - arrival time)
  Source:                 game/mine_map_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            renderer/mine_map_infx_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by renderer_n_0  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             renderer_n_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.205ns  (renderer_n_0 rise@4250.035ns - sys_clk_pin rise@4249.830ns)
  Data Path Delay:        7.241ns  (logic 0.456ns (6.297%)  route 6.785ns (93.703%))
  Logic Levels:           0  
  Clock Path Skew:        3.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.012ns = ( 4258.046 - 4250.035 ) 
    Source Clock Delay      (SCD):    5.097ns = ( 4254.927 - 4249.830 ) 
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.921ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   4249.830  4249.830 r  
    L17                                               0.000  4249.830 r  clk (IN)
                         net (fo=0)                   0.000  4249.830    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476  4251.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972  4253.278    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  4253.374 r  clk_IBUF_BUFG_inst/O
                         net (fo=711, routed)         1.553  4254.927    game/clk_IBUF_BUFG
    SLICE_X32Y96         FDRE                                         r  game/mine_map_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y96         FDRE (Prop_fdre_C_Q)         0.456  4255.383 r  game/mine_map_reg[55]/Q
                         net (fo=8, routed)           6.785  4262.168    renderer/mine_map_in[55]
    SLICE_X31Y96         FDRE                                         r  renderer/mine_map_infx_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock renderer_n_0 rise edge)
                                                   4250.035  4250.035 r  
    L17                                               0.000  4250.035 r  clk (IN)
                         net (fo=0)                   0.000  4250.035    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406  4251.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868  4253.309    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  4253.399 r  clk_IBUF_BUFG_inst/O
                         net (fo=711, routed)         1.457  4254.857    renderer/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083  4254.940 r  renderer/cmt/CLKOUT0
                         net (fo=1, routed)           1.581  4256.521    renderer_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  4256.612 r  mine_map_infx_reg[63]_i_1/O
                         net (fo=526, routed)         1.435  4258.046    renderer/clkfx
    SLICE_X31Y96         FDRE                                         r  renderer/mine_map_infx_reg[55]/C
                         clock pessimism              0.179  4258.226    
                         clock uncertainty           -0.921  4257.305    
    SLICE_X31Y96         FDRE (Setup_fdre_C_D)       -0.081  4257.224    renderer/mine_map_infx_reg[55]
  -------------------------------------------------------------------
                         required time                       4257.223    
                         arrival time                       -4262.168    
  -------------------------------------------------------------------
                         slack                                 -4.945    

Slack (VIOLATED) :        -4.913ns  (required time - arrival time)
  Source:                 game/cursor_y_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            renderer/cursor_y_infx_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by renderer_n_0  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             renderer_n_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.205ns  (renderer_n_0 rise@4250.035ns - sys_clk_pin rise@4249.830ns)
  Data Path Delay:        7.226ns  (logic 0.518ns (7.169%)  route 6.708ns (92.831%))
  Logic Levels:           0  
  Clock Path Skew:        3.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.009ns = ( 4258.043 - 4250.035 ) 
    Source Clock Delay      (SCD):    5.092ns = ( 4254.922 - 4249.830 ) 
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.921ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   4249.830  4249.830 r  
    L17                                               0.000  4249.830 r  clk (IN)
                         net (fo=0)                   0.000  4249.830    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476  4251.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972  4253.278    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  4253.374 r  clk_IBUF_BUFG_inst/O
                         net (fo=711, routed)         1.548  4254.922    game/clk_IBUF_BUFG
    SLICE_X14Y82         FDRE                                         r  game/cursor_y_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y82         FDRE (Prop_fdre_C_Q)         0.518  4255.440 r  game/cursor_y_i_reg[0]/Q
                         net (fo=7, routed)           6.708  4262.147    renderer/cursor_y_in[0]
    SLICE_X15Y82         FDRE                                         r  renderer/cursor_y_infx_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock renderer_n_0 rise edge)
                                                   4250.035  4250.035 r  
    L17                                               0.000  4250.035 r  clk (IN)
                         net (fo=0)                   0.000  4250.035    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406  4251.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868  4253.309    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  4253.399 r  clk_IBUF_BUFG_inst/O
                         net (fo=711, routed)         1.457  4254.857    renderer/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083  4254.940 r  renderer/cmt/CLKOUT0
                         net (fo=1, routed)           1.581  4256.521    renderer_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  4256.612 r  mine_map_infx_reg[63]_i_1/O
                         net (fo=526, routed)         1.432  4258.043    renderer/clkfx
    SLICE_X15Y82         FDRE                                         r  renderer/cursor_y_infx_reg[0]/C
                         clock pessimism              0.179  4258.223    
                         clock uncertainty           -0.921  4257.302    
    SLICE_X15Y82         FDRE (Setup_fdre_C_D)       -0.067  4257.235    renderer/cursor_y_infx_reg[0]
  -------------------------------------------------------------------
                         required time                       4257.234    
                         arrival time                       -4262.147    
  -------------------------------------------------------------------
                         slack                                 -4.913    

Slack (VIOLATED) :        -4.901ns  (required time - arrival time)
  Source:                 game/reveal_map_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            renderer/reveal_map_infx_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by renderer_n_0  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             renderer_n_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.205ns  (renderer_n_0 rise@4250.035ns - sys_clk_pin rise@4249.830ns)
  Data Path Delay:        7.213ns  (logic 0.456ns (6.322%)  route 6.757ns (93.678%))
  Logic Levels:           0  
  Clock Path Skew:        3.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.013ns = ( 4258.047 - 4250.035 ) 
    Source Clock Delay      (SCD):    5.097ns = ( 4254.927 - 4249.830 ) 
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.921ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   4249.830  4249.830 r  
    L17                                               0.000  4249.830 r  clk (IN)
                         net (fo=0)                   0.000  4249.830    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476  4251.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972  4253.278    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  4253.374 r  clk_IBUF_BUFG_inst/O
                         net (fo=711, routed)         1.553  4254.927    game/clk_IBUF_BUFG
    SLICE_X49Y85         FDRE                                         r  game/reveal_map_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y85         FDRE (Prop_fdre_C_Q)         0.456  4255.383 r  game/reveal_map_reg[0]/Q
                         net (fo=6, routed)           6.757  4262.140    renderer/reveal_map_in[0]
    SLICE_X48Y85         FDRE                                         r  renderer/reveal_map_infx_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock renderer_n_0 rise edge)
                                                   4250.035  4250.035 r  
    L17                                               0.000  4250.035 r  clk (IN)
                         net (fo=0)                   0.000  4250.035    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406  4251.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868  4253.309    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  4253.399 r  clk_IBUF_BUFG_inst/O
                         net (fo=711, routed)         1.457  4254.857    renderer/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083  4254.940 r  renderer/cmt/CLKOUT0
                         net (fo=1, routed)           1.581  4256.521    renderer_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  4256.612 r  mine_map_infx_reg[63]_i_1/O
                         net (fo=526, routed)         1.436  4258.047    renderer/clkfx
    SLICE_X48Y85         FDRE                                         r  renderer/reveal_map_infx_reg[0]/C
                         clock pessimism              0.179  4258.227    
                         clock uncertainty           -0.921  4257.306    
    SLICE_X48Y85         FDRE (Setup_fdre_C_D)       -0.067  4257.239    renderer/reveal_map_infx_reg[0]
  -------------------------------------------------------------------
                         required time                       4257.238    
                         arrival time                       -4262.139    
  -------------------------------------------------------------------
                         slack                                 -4.901    

Slack (VIOLATED) :        -4.896ns  (required time - arrival time)
  Source:                 game/reveal_map_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            renderer/reveal_map_infx_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by renderer_n_0  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             renderer_n_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.205ns  (renderer_n_0 rise@4250.035ns - sys_clk_pin rise@4249.830ns)
  Data Path Delay:        7.213ns  (logic 0.456ns (6.322%)  route 6.757ns (93.678%))
  Logic Levels:           0  
  Clock Path Skew:        3.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.017ns = ( 4258.051 - 4250.035 ) 
    Source Clock Delay      (SCD):    5.102ns = ( 4254.932 - 4249.830 ) 
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.921ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   4249.830  4249.830 r  
    L17                                               0.000  4249.830 r  clk (IN)
                         net (fo=0)                   0.000  4249.830    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476  4251.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972  4253.278    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  4253.374 r  clk_IBUF_BUFG_inst/O
                         net (fo=711, routed)         1.558  4254.932    game/clk_IBUF_BUFG
    SLICE_X48Y94         FDRE                                         r  game/reveal_map_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y94         FDRE (Prop_fdre_C_Q)         0.456  4255.388 r  game/reveal_map_reg[41]/Q
                         net (fo=5, routed)           6.757  4262.145    renderer/reveal_map_in[41]
    SLICE_X48Y92         FDRE                                         r  renderer/reveal_map_infx_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock renderer_n_0 rise edge)
                                                   4250.035  4250.035 r  
    L17                                               0.000  4250.035 r  clk (IN)
                         net (fo=0)                   0.000  4250.035    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406  4251.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868  4253.309    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  4253.399 r  clk_IBUF_BUFG_inst/O
                         net (fo=711, routed)         1.457  4254.857    renderer/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083  4254.940 r  renderer/cmt/CLKOUT0
                         net (fo=1, routed)           1.581  4256.521    renderer_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  4256.612 r  mine_map_infx_reg[63]_i_1/O
                         net (fo=526, routed)         1.440  4258.052    renderer/clkfx
    SLICE_X48Y92         FDRE                                         r  renderer/reveal_map_infx_reg[41]/C
                         clock pessimism              0.179  4258.231    
                         clock uncertainty           -0.921  4257.310    
    SLICE_X48Y92         FDRE (Setup_fdre_C_D)       -0.061  4257.249    renderer/reveal_map_infx_reg[41]
  -------------------------------------------------------------------
                         required time                       4257.249    
                         arrival time                       -4262.145    
  -------------------------------------------------------------------
                         slack                                 -4.896    

Slack (VIOLATED) :        -4.894ns  (required time - arrival time)
  Source:                 game/number_map_reg[20][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            renderer/number_map_infx_reg[20][3]/D
                            (rising edge-triggered cell FDRE clocked by renderer_n_0  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             renderer_n_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.205ns  (renderer_n_0 rise@4250.035ns - sys_clk_pin rise@4249.830ns)
  Data Path Delay:        7.192ns  (logic 0.518ns (7.203%)  route 6.674ns (92.797%))
  Logic Levels:           0  
  Clock Path Skew:        3.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.015ns = ( 4258.049 - 4250.035 ) 
    Source Clock Delay      (SCD):    5.099ns = ( 4254.929 - 4249.830 ) 
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.921ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   4249.830  4249.830 r  
    L17                                               0.000  4249.830 r  clk (IN)
                         net (fo=0)                   0.000  4249.830    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476  4251.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972  4253.278    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  4253.374 r  clk_IBUF_BUFG_inst/O
                         net (fo=711, routed)         1.555  4254.929    game/clk_IBUF_BUFG
    SLICE_X52Y87         FDRE                                         r  game/number_map_reg[20][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y87         FDRE (Prop_fdre_C_Q)         0.518  4255.447 r  game/number_map_reg[20][3]/Q
                         net (fo=2, routed)           6.674  4262.121    renderer/number_map_in[20][3]
    SLICE_X53Y87         FDRE                                         r  renderer/number_map_infx_reg[20][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock renderer_n_0 rise edge)
                                                   4250.035  4250.035 r  
    L17                                               0.000  4250.035 r  clk (IN)
                         net (fo=0)                   0.000  4250.035    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406  4251.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868  4253.309    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  4253.399 r  clk_IBUF_BUFG_inst/O
                         net (fo=711, routed)         1.457  4254.857    renderer/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083  4254.940 r  renderer/cmt/CLKOUT0
                         net (fo=1, routed)           1.581  4256.521    renderer_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  4256.612 r  mine_map_infx_reg[63]_i_1/O
                         net (fo=526, routed)         1.438  4258.049    renderer/clkfx
    SLICE_X53Y87         FDRE                                         r  renderer/number_map_infx_reg[20][3]/C
                         clock pessimism              0.179  4258.229    
                         clock uncertainty           -0.921  4257.308    
    SLICE_X53Y87         FDRE (Setup_fdre_C_D)       -0.081  4257.227    renderer/number_map_infx_reg[20][3]
  -------------------------------------------------------------------
                         required time                       4257.227    
                         arrival time                       -4262.121    
  -------------------------------------------------------------------
                         slack                                 -4.894    

Slack (VIOLATED) :        -4.888ns  (required time - arrival time)
  Source:                 game/number_map_reg[34][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            renderer/number_map_infx_reg[34][1]/D
                            (rising edge-triggered cell FDRE clocked by renderer_n_0  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             renderer_n_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.205ns  (renderer_n_0 rise@4250.035ns - sys_clk_pin rise@4249.830ns)
  Data Path Delay:        7.187ns  (logic 0.456ns (6.345%)  route 6.731ns (93.655%))
  Logic Levels:           0  
  Clock Path Skew:        3.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.019ns = ( 4258.053 - 4250.035 ) 
    Source Clock Delay      (SCD):    5.102ns = ( 4254.932 - 4249.830 ) 
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.921ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   4249.830  4249.830 r  
    L17                                               0.000  4249.830 r  clk (IN)
                         net (fo=0)                   0.000  4249.830    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476  4251.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972  4253.278    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  4253.374 r  clk_IBUF_BUFG_inst/O
                         net (fo=711, routed)         1.558  4254.932    game/clk_IBUF_BUFG
    SLICE_X55Y92         FDRE                                         r  game/number_map_reg[34][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y92         FDRE (Prop_fdre_C_Q)         0.456  4255.388 r  game/number_map_reg[34][1]/Q
                         net (fo=2, routed)           6.731  4262.119    renderer/number_map_in[34][1]
    SLICE_X57Y92         FDRE                                         r  renderer/number_map_infx_reg[34][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock renderer_n_0 rise edge)
                                                   4250.035  4250.035 r  
    L17                                               0.000  4250.035 r  clk (IN)
                         net (fo=0)                   0.000  4250.035    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406  4251.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868  4253.309    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  4253.399 r  clk_IBUF_BUFG_inst/O
                         net (fo=711, routed)         1.457  4254.857    renderer/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083  4254.940 r  renderer/cmt/CLKOUT0
                         net (fo=1, routed)           1.581  4256.521    renderer_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  4256.612 r  mine_map_infx_reg[63]_i_1/O
                         net (fo=526, routed)         1.442  4258.054    renderer/clkfx
    SLICE_X57Y92         FDRE                                         r  renderer/number_map_infx_reg[34][1]/C
                         clock pessimism              0.179  4258.233    
                         clock uncertainty           -0.921  4257.312    
    SLICE_X57Y92         FDRE (Setup_fdre_C_D)       -0.081  4257.231    renderer/number_map_infx_reg[34][1]
  -------------------------------------------------------------------
                         required time                       4257.230    
                         arrival time                       -4262.118    
  -------------------------------------------------------------------
                         slack                                 -4.888    

Slack (VIOLATED) :        -4.873ns  (required time - arrival time)
  Source:                 game/number_map_reg[58][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            renderer/number_map_infx_reg[58][3]/D
                            (rising edge-triggered cell FDRE clocked by renderer_n_0  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             renderer_n_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.205ns  (renderer_n_0 rise@4250.035ns - sys_clk_pin rise@4249.830ns)
  Data Path Delay:        7.196ns  (logic 0.456ns (6.337%)  route 6.740ns (93.663%))
  Logic Levels:           0  
  Clock Path Skew:        3.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.190ns = ( 4258.225 - 4250.035 ) 
    Source Clock Delay      (SCD):    5.283ns = ( 4255.113 - 4249.830 ) 
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.921ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   4249.830  4249.830 r  
    L17                                               0.000  4249.830 r  clk (IN)
                         net (fo=0)                   0.000  4249.830    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476  4251.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972  4253.278    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  4253.374 r  clk_IBUF_BUFG_inst/O
                         net (fo=711, routed)         1.739  4255.113    game/clk_IBUF_BUFG
    SLICE_X53Y100        FDRE                                         r  game/number_map_reg[58][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y100        FDRE (Prop_fdre_C_Q)         0.456  4255.569 r  game/number_map_reg[58][3]/Q
                         net (fo=3, routed)           6.740  4262.310    renderer/number_map_in[58][3]
    SLICE_X53Y101        FDRE                                         r  renderer/number_map_infx_reg[58][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock renderer_n_0 rise edge)
                                                   4250.035  4250.035 r  
    L17                                               0.000  4250.035 r  clk (IN)
                         net (fo=0)                   0.000  4250.035    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406  4251.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868  4253.309    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  4253.399 r  clk_IBUF_BUFG_inst/O
                         net (fo=711, routed)         1.457  4254.857    renderer/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083  4254.940 r  renderer/cmt/CLKOUT0
                         net (fo=1, routed)           1.581  4256.521    renderer_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  4256.612 r  mine_map_infx_reg[63]_i_1/O
                         net (fo=526, routed)         1.613  4258.225    renderer/clkfx
    SLICE_X53Y101        FDRE                                         r  renderer/number_map_infx_reg[58][3]/C
                         clock pessimism              0.179  4258.404    
                         clock uncertainty           -0.921  4257.483    
    SLICE_X53Y101        FDRE (Setup_fdre_C_D)       -0.047  4257.437    renderer/number_map_infx_reg[58][3]
  -------------------------------------------------------------------
                         required time                       4257.436    
                         arrival time                       -4262.309    
  -------------------------------------------------------------------
                         slack                                 -4.873    

Slack (VIOLATED) :        -4.872ns  (required time - arrival time)
  Source:                 game/number_map_reg[44][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            renderer/number_map_infx_reg[44][0]/D
                            (rising edge-triggered cell FDRE clocked by renderer_n_0  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             renderer_n_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.205ns  (renderer_n_0 rise@4250.035ns - sys_clk_pin rise@4249.830ns)
  Data Path Delay:        7.184ns  (logic 0.456ns (6.348%)  route 6.728ns (93.652%))
  Logic Levels:           0  
  Clock Path Skew:        3.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.019ns = ( 4258.053 - 4250.035 ) 
    Source Clock Delay      (SCD):    5.103ns = ( 4254.933 - 4249.830 ) 
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.921ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   4249.830  4249.830 r  
    L17                                               0.000  4249.830 r  clk (IN)
                         net (fo=0)                   0.000  4249.830    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476  4251.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972  4253.278    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  4253.374 r  clk_IBUF_BUFG_inst/O
                         net (fo=711, routed)         1.559  4254.933    game/clk_IBUF_BUFG
    SLICE_X51Y95         FDRE                                         r  game/number_map_reg[44][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y95         FDRE (Prop_fdre_C_Q)         0.456  4255.389 r  game/number_map_reg[44][0]/Q
                         net (fo=4, routed)           6.728  4262.117    renderer/number_map_in[44][0]
    SLICE_X51Y94         FDRE                                         r  renderer/number_map_infx_reg[44][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock renderer_n_0 rise edge)
                                                   4250.035  4250.035 r  
    L17                                               0.000  4250.035 r  clk (IN)
                         net (fo=0)                   0.000  4250.035    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406  4251.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868  4253.309    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  4253.399 r  clk_IBUF_BUFG_inst/O
                         net (fo=711, routed)         1.457  4254.857    renderer/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083  4254.940 r  renderer/cmt/CLKOUT0
                         net (fo=1, routed)           1.581  4256.521    renderer_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  4256.612 r  mine_map_infx_reg[63]_i_1/O
                         net (fo=526, routed)         1.442  4258.054    renderer/clkfx
    SLICE_X51Y94         FDRE                                         r  renderer/number_map_infx_reg[44][0]/C
                         clock pessimism              0.179  4258.233    
                         clock uncertainty           -0.921  4257.312    
    SLICE_X51Y94         FDRE (Setup_fdre_C_D)       -0.067  4257.245    renderer/number_map_infx_reg[44][0]
  -------------------------------------------------------------------
                         required time                       4257.244    
                         arrival time                       -4262.116    
  -------------------------------------------------------------------
                         slack                                 -4.872    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 game/number_map_reg[6][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            renderer/number_map_infx_reg[6][3]/D
                            (rising edge-triggered cell FDRE clocked by renderer_n_0  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             renderer_n_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (renderer_n_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.736ns  (logic 0.418ns (8.826%)  route 4.318ns (91.174%))
  Logic Levels:           0  
  Clock Path Skew:        3.535ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.514ns
    Source Clock Delay      (SCD):    4.800ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.921ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=711, routed)         1.436     4.800    game/clk_IBUF_BUFG
    SLICE_X56Y83         FDRE                                         r  game/number_map_reg[6][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y83         FDRE (Prop_fdre_C_Q)         0.418     5.218 r  game/number_map_reg[6][3]/Q
                         net (fo=3, routed)           4.318     9.536    renderer/number_map_in[6][3]
    SLICE_X56Y82         FDRE                                         r  renderer/number_map_infx_reg[6][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock renderer_n_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=711, routed)         1.575     5.119    renderer/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.207 r  renderer/cmt/CLKOUT0
                         net (fo=1, routed)           1.661     6.868    renderer_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.964 r  mine_map_infx_reg[63]_i_1/O
                         net (fo=526, routed)         1.550     8.514    renderer/clkfx
    SLICE_X56Y82         FDRE                                         r  renderer/number_map_infx_reg[6][3]/C
                         clock pessimism             -0.179     8.335    
                         clock uncertainty            0.921     9.256    
    SLICE_X56Y82         FDRE (Hold_fdre_C_D)         0.232     9.488    renderer/number_map_infx_reg[6][3]
  -------------------------------------------------------------------
                         required time                         -9.488    
                         arrival time                           9.536    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 game/number_map_reg[7][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            renderer/number_map_infx_reg[7][3]/D
                            (rising edge-triggered cell FDRE clocked by renderer_n_0  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             renderer_n_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (renderer_n_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.763ns  (logic 0.164ns (5.936%)  route 2.599ns (94.064%))
  Logic Levels:           0  
  Clock Path Skew:        1.698ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.404ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.921ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=711, routed)         0.557     1.461    game/clk_IBUF_BUFG
    SLICE_X54Y81         FDRE                                         r  game/number_map_reg[7][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y81         FDRE (Prop_fdre_C_Q)         0.164     1.625 r  game/number_map_reg[7][3]/Q
                         net (fo=2, routed)           2.599     4.223    renderer/number_map_in[7][3]
    SLICE_X54Y82         FDRE                                         r  renderer/number_map_infx_reg[7][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock renderer_n_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=711, routed)         0.817     1.966    renderer/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.019 r  renderer/cmt/CLKOUT0
                         net (fo=1, routed)           0.530     2.549    renderer_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.578 r  mine_map_infx_reg[63]_i_1/O
                         net (fo=526, routed)         0.826     3.404    renderer/clkfx
    SLICE_X54Y82         FDRE                                         r  renderer/number_map_infx_reg[7][3]/C
                         clock pessimism             -0.245     3.159    
                         clock uncertainty            0.921     4.080    
    SLICE_X54Y82         FDRE (Hold_fdre_C_D)         0.064     4.144    renderer/number_map_infx_reg[7][3]
  -------------------------------------------------------------------
                         required time                         -4.144    
                         arrival time                           4.223    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 game/number_map_reg[49][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            renderer/number_map_infx_reg[49][2]/D
                            (rising edge-triggered cell FDRE clocked by renderer_n_0  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             renderer_n_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (renderer_n_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.771ns  (logic 0.164ns (5.918%)  route 2.607ns (94.082%))
  Logic Levels:           0  
  Clock Path Skew:        1.702ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.498ns
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.921ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=711, routed)         0.646     1.550    game/clk_IBUF_BUFG
    SLICE_X52Y101        FDRE                                         r  game/number_map_reg[49][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y101        FDRE (Prop_fdre_C_Q)         0.164     1.714 r  game/number_map_reg[49][2]/Q
                         net (fo=3, routed)           2.607     4.321    renderer/number_map_in[49][2]
    SLICE_X52Y102        FDRE                                         r  renderer/number_map_infx_reg[49][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock renderer_n_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=711, routed)         0.817     1.966    renderer/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.019 r  renderer/cmt/CLKOUT0
                         net (fo=1, routed)           0.530     2.549    renderer_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.578 r  mine_map_infx_reg[63]_i_1/O
                         net (fo=526, routed)         0.920     3.498    renderer/clkfx
    SLICE_X52Y102        FDRE                                         r  renderer/number_map_infx_reg[49][2]/C
                         clock pessimism             -0.245     3.252    
                         clock uncertainty            0.921     4.173    
    SLICE_X52Y102        FDRE (Hold_fdre_C_D)         0.059     4.232    renderer/number_map_infx_reg[49][2]
  -------------------------------------------------------------------
                         required time                         -4.232    
                         arrival time                           4.321    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 game/number_map_reg[52][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            renderer/number_map_infx_reg[52][1]/D
                            (rising edge-triggered cell FDRE clocked by renderer_n_0  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             renderer_n_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (renderer_n_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.764ns  (logic 0.141ns (5.101%)  route 2.623ns (94.899%))
  Logic Levels:           0  
  Clock Path Skew:        1.702ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.498ns
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.921ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=711, routed)         0.646     1.550    game/clk_IBUF_BUFG
    SLICE_X48Y100        FDRE                                         r  game/number_map_reg[52][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y100        FDRE (Prop_fdre_C_Q)         0.141     1.691 r  game/number_map_reg[52][1]/Q
                         net (fo=3, routed)           2.623     4.315    renderer/number_map_in[52][1]
    SLICE_X49Y100        FDRE                                         r  renderer/number_map_infx_reg[52][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock renderer_n_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=711, routed)         0.817     1.966    renderer/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.019 r  renderer/cmt/CLKOUT0
                         net (fo=1, routed)           0.530     2.549    renderer_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.578 r  mine_map_infx_reg[63]_i_1/O
                         net (fo=526, routed)         0.920     3.498    renderer/clkfx
    SLICE_X49Y100        FDRE                                         r  renderer/number_map_infx_reg[52][1]/C
                         clock pessimism             -0.245     3.252    
                         clock uncertainty            0.921     4.173    
    SLICE_X49Y100        FDRE (Hold_fdre_C_D)         0.047     4.220    renderer/number_map_infx_reg[52][1]
  -------------------------------------------------------------------
                         required time                         -4.220    
                         arrival time                           4.315    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 game/mine_map_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            renderer/mine_map_infx_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by renderer_n_0  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             renderer_n_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (renderer_n_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.794ns  (logic 0.141ns (5.047%)  route 2.653ns (94.953%))
  Logic Levels:           0  
  Clock Path Skew:        1.698ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.407ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.921ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=711, routed)         0.560     1.464    game/clk_IBUF_BUFG
    SLICE_X29Y92         FDRE                                         r  game/mine_map_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y92         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  game/mine_map_reg[44]/Q
                         net (fo=8, routed)           2.653     4.257    renderer/mine_map_in[44]
    SLICE_X28Y92         FDRE                                         r  renderer/mine_map_infx_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock renderer_n_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=711, routed)         0.817     1.966    renderer/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.019 r  renderer/cmt/CLKOUT0
                         net (fo=1, routed)           0.530     2.549    renderer_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.578 r  mine_map_infx_reg[63]_i_1/O
                         net (fo=526, routed)         0.830     3.407    renderer/clkfx
    SLICE_X28Y92         FDRE                                         r  renderer/mine_map_infx_reg[44]/C
                         clock pessimism             -0.245     3.162    
                         clock uncertainty            0.921     4.083    
    SLICE_X28Y92         FDRE (Hold_fdre_C_D)         0.072     4.155    renderer/mine_map_infx_reg[44]
  -------------------------------------------------------------------
                         required time                         -4.155    
                         arrival time                           4.257    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 game/number_map_reg[3][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            renderer/number_map_infx_reg[3][0]/D
                            (rising edge-triggered cell FDRE clocked by renderer_n_0  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             renderer_n_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (renderer_n_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.792ns  (logic 0.164ns (5.875%)  route 2.628ns (94.125%))
  Logic Levels:           0  
  Clock Path Skew:        1.697ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.403ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.921ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=711, routed)         0.557     1.461    game/clk_IBUF_BUFG
    SLICE_X52Y81         FDRE                                         r  game/number_map_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y81         FDRE (Prop_fdre_C_Q)         0.164     1.625 r  game/number_map_reg[3][0]/Q
                         net (fo=2, routed)           2.628     4.252    renderer/number_map_in[3][0]
    SLICE_X53Y81         FDRE                                         r  renderer/number_map_infx_reg[3][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock renderer_n_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=711, routed)         0.817     1.966    renderer/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.019 r  renderer/cmt/CLKOUT0
                         net (fo=1, routed)           0.530     2.549    renderer_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.578 r  mine_map_infx_reg[63]_i_1/O
                         net (fo=526, routed)         0.825     3.403    renderer/clkfx
    SLICE_X53Y81         FDRE                                         r  renderer/number_map_infx_reg[3][0]/C
                         clock pessimism             -0.245     3.158    
                         clock uncertainty            0.921     4.079    
    SLICE_X53Y81         FDRE (Hold_fdre_C_D)         0.066     4.145    renderer/number_map_infx_reg[3][0]
  -------------------------------------------------------------------
                         required time                         -4.145    
                         arrival time                           4.252    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 game/number_map_reg[49][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            renderer/number_map_infx_reg[49][0]/D
                            (rising edge-triggered cell FDRE clocked by renderer_n_0  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             renderer_n_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (renderer_n_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.802ns  (logic 0.164ns (5.854%)  route 2.638ns (94.146%))
  Logic Levels:           0  
  Clock Path Skew:        1.702ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.498ns
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.921ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=711, routed)         0.646     1.550    game/clk_IBUF_BUFG
    SLICE_X52Y101        FDRE                                         r  game/number_map_reg[49][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y101        FDRE (Prop_fdre_C_Q)         0.164     1.714 r  game/number_map_reg[49][0]/Q
                         net (fo=3, routed)           2.638     4.352    renderer/number_map_in[49][0]
    SLICE_X51Y101        FDRE                                         r  renderer/number_map_infx_reg[49][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock renderer_n_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=711, routed)         0.817     1.966    renderer/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.019 r  renderer/cmt/CLKOUT0
                         net (fo=1, routed)           0.530     2.549    renderer_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.578 r  mine_map_infx_reg[63]_i_1/O
                         net (fo=526, routed)         0.920     3.498    renderer/clkfx
    SLICE_X51Y101        FDRE                                         r  renderer/number_map_infx_reg[49][0]/C
                         clock pessimism             -0.245     3.252    
                         clock uncertainty            0.921     4.173    
    SLICE_X51Y101        FDRE (Hold_fdre_C_D)         0.070     4.243    renderer/number_map_infx_reg[49][0]
  -------------------------------------------------------------------
                         required time                         -4.243    
                         arrival time                           4.352    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 game/flag_map_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            renderer/flag_map_infx_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by renderer_n_0  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             renderer_n_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (renderer_n_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.788ns  (logic 0.164ns (5.882%)  route 2.624ns (94.118%))
  Logic Levels:           0  
  Clock Path Skew:        1.696ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.399ns
    Source Clock Delay      (SCD):    1.458ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.921ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=711, routed)         0.554     1.458    game/clk_IBUF_BUFG
    SLICE_X50Y78         FDRE                                         r  game/flag_map_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y78         FDRE (Prop_fdre_C_Q)         0.164     1.622 r  game/flag_map_reg[17]/Q
                         net (fo=3, routed)           2.624     4.246    renderer/flag_map_in[17]
    SLICE_X50Y77         FDRE                                         r  renderer/flag_map_infx_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock renderer_n_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=711, routed)         0.817     1.966    renderer/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.019 r  renderer/cmt/CLKOUT0
                         net (fo=1, routed)           0.530     2.549    renderer_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.578 r  mine_map_infx_reg[63]_i_1/O
                         net (fo=526, routed)         0.821     3.399    renderer/clkfx
    SLICE_X50Y77         FDRE                                         r  renderer/flag_map_infx_reg[17]/C
                         clock pessimism             -0.245     3.154    
                         clock uncertainty            0.921     4.075    
    SLICE_X50Y77         FDRE (Hold_fdre_C_D)         0.059     4.134    renderer/flag_map_infx_reg[17]
  -------------------------------------------------------------------
                         required time                         -4.134    
                         arrival time                           4.246    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 game/number_map_reg[51][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            renderer/number_map_infx_reg[51][3]/D
                            (rising edge-triggered cell FDRE clocked by renderer_n_0  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             renderer_n_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (renderer_n_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.714ns  (logic 0.164ns (6.042%)  route 2.550ns (93.958%))
  Logic Levels:           0  
  Clock Path Skew:        1.618ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.413ns
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.921ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=711, routed)         0.646     1.550    game/clk_IBUF_BUFG
    SLICE_X52Y100        FDRE                                         r  game/number_map_reg[51][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y100        FDRE (Prop_fdre_C_Q)         0.164     1.714 r  game/number_map_reg[51][3]/Q
                         net (fo=4, routed)           2.550     4.264    renderer/number_map_in[51][3]
    SLICE_X52Y99         FDRE                                         r  renderer/number_map_infx_reg[51][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock renderer_n_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=711, routed)         0.817     1.966    renderer/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.019 r  renderer/cmt/CLKOUT0
                         net (fo=1, routed)           0.530     2.549    renderer_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.578 r  mine_map_infx_reg[63]_i_1/O
                         net (fo=526, routed)         0.835     3.413    renderer/clkfx
    SLICE_X52Y99         FDRE                                         r  renderer/number_map_infx_reg[51][3]/C
                         clock pessimism             -0.245     3.168    
                         clock uncertainty            0.921     4.089    
    SLICE_X52Y99         FDRE (Hold_fdre_C_D)         0.063     4.152    renderer/number_map_infx_reg[51][3]
  -------------------------------------------------------------------
                         required time                         -4.152    
                         arrival time                           4.264    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 game/number_map_reg[57][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            renderer/number_map_infx_reg[57][0]/D
                            (rising edge-triggered cell FDRE clocked by renderer_n_0  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             renderer_n_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (renderer_n_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.806ns  (logic 0.164ns (5.845%)  route 2.642ns (94.155%))
  Logic Levels:           0  
  Clock Path Skew:        1.701ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.498ns
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.921ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=711, routed)         0.647     1.551    game/clk_IBUF_BUFG
    SLICE_X54Y100        FDRE                                         r  game/number_map_reg[57][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y100        FDRE (Prop_fdre_C_Q)         0.164     1.715 r  game/number_map_reg[57][0]/Q
                         net (fo=3, routed)           2.642     4.357    renderer/number_map_in[57][0]
    SLICE_X55Y100        FDRE                                         r  renderer/number_map_infx_reg[57][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock renderer_n_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=711, routed)         0.817     1.966    renderer/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.019 r  renderer/cmt/CLKOUT0
                         net (fo=1, routed)           0.530     2.549    renderer_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.578 r  mine_map_infx_reg[63]_i_1/O
                         net (fo=526, routed)         0.920     3.498    renderer/clkfx
    SLICE_X55Y100        FDRE                                         r  renderer/number_map_infx_reg[57][0]/C
                         clock pessimism             -0.245     3.252    
                         clock uncertainty            0.921     4.173    
    SLICE_X55Y100        FDRE (Hold_fdre_C_D)         0.070     4.243    renderer/number_map_infx_reg[57][0]
  -------------------------------------------------------------------
                         required time                         -4.243    
                         arrival time                           4.357    
  -------------------------------------------------------------------
                         slack                                  0.113    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       79.473ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.433ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             79.473ns  (required time - arrival time)
  Source:                 game/cnt_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            game/reset_rng_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.387ns  (logic 0.766ns (22.615%)  route 2.621ns (77.385%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.795ns = ( 88.125 - 83.330 ) 
    Source Clock Delay      (SCD):    5.096ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=711, routed)         1.552     5.096    game/clk_IBUF_BUFG
    SLICE_X10Y86         FDRE                                         r  game/cnt_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y86         FDRE (Prop_fdre_C_Q)         0.518     5.614 r  game/cnt_reg[29]/Q
                         net (fo=3, routed)           1.056     6.670    game/cnt_reg[29]
    SLICE_X11Y85         LUT6 (Prop_lut6_I5_O)        0.124     6.794 f  game/reset_rng_i_2/O
                         net (fo=1, routed)           0.943     7.737    game/reset_rng_i_2_n_0
    SLICE_X11Y81         LUT6 (Prop_lut6_I0_O)        0.124     7.861 f  game/reset_rng_i_1/O
                         net (fo=1, routed)           0.621     8.483    game/reset_rng_i_1_n_0
    SLICE_X11Y81         FDCE                                         f  game/reset_rng_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=711, routed)         1.431    88.125    game/clk_IBUF_BUFG
    SLICE_X11Y81         FDCE                                         r  game/reset_rng_reg/C
                         clock pessimism              0.270    88.396    
                         clock uncertainty           -0.035    88.360    
    SLICE_X11Y81         FDCE (Recov_fdce_C_CLR)     -0.405    87.955    game/reset_rng_reg
  -------------------------------------------------------------------
                         required time                         87.955    
                         arrival time                          -8.483    
  -------------------------------------------------------------------
                         slack                                 79.473    

Slack (MET) :             80.982ns  (required time - arrival time)
  Source:                 game/reset_rng_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            game/ms_rng/cur_seed_reg[45]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.874ns  (logic 0.456ns (24.338%)  route 1.418ns (75.662%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.798ns = ( 88.128 - 83.330 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=711, routed)         1.546     5.090    game/clk_IBUF_BUFG
    SLICE_X11Y81         FDCE                                         r  game/reset_rng_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y81         FDCE (Prop_fdce_C_Q)         0.456     5.546 f  game/reset_rng_reg/Q
                         net (fo=31, routed)          1.418     6.963    game/ms_rng/reset_rng
    SLICE_X15Y84         FDCE                                         f  game/ms_rng/cur_seed_reg[45]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=711, routed)         1.434    88.128    game/ms_rng/clk_IBUF_BUFG
    SLICE_X15Y84         FDCE                                         r  game/ms_rng/cur_seed_reg[45]/C
                         clock pessimism              0.257    88.386    
                         clock uncertainty           -0.035    88.350    
    SLICE_X15Y84         FDCE (Recov_fdce_C_CLR)     -0.405    87.945    game/ms_rng/cur_seed_reg[45]
  -------------------------------------------------------------------
                         required time                         87.945    
                         arrival time                          -6.963    
  -------------------------------------------------------------------
                         slack                                 80.982    

Slack (MET) :             80.982ns  (required time - arrival time)
  Source:                 game/reset_rng_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            game/ms_rng/cur_seed_reg_c/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.874ns  (logic 0.456ns (24.338%)  route 1.418ns (75.662%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.798ns = ( 88.128 - 83.330 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=711, routed)         1.546     5.090    game/clk_IBUF_BUFG
    SLICE_X11Y81         FDCE                                         r  game/reset_rng_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y81         FDCE (Prop_fdce_C_Q)         0.456     5.546 f  game/reset_rng_reg/Q
                         net (fo=31, routed)          1.418     6.963    game/ms_rng/reset_rng
    SLICE_X15Y84         FDCE                                         f  game/ms_rng/cur_seed_reg_c/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=711, routed)         1.434    88.128    game/ms_rng/clk_IBUF_BUFG
    SLICE_X15Y84         FDCE                                         r  game/ms_rng/cur_seed_reg_c/C
                         clock pessimism              0.257    88.386    
                         clock uncertainty           -0.035    88.350    
    SLICE_X15Y84         FDCE (Recov_fdce_C_CLR)     -0.405    87.945    game/ms_rng/cur_seed_reg_c
  -------------------------------------------------------------------
                         required time                         87.945    
                         arrival time                          -6.963    
  -------------------------------------------------------------------
                         slack                                 80.982    

Slack (MET) :             80.982ns  (required time - arrival time)
  Source:                 game/reset_rng_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            game/ms_rng/cur_seed_reg_c_0/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.874ns  (logic 0.456ns (24.338%)  route 1.418ns (75.662%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.798ns = ( 88.128 - 83.330 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=711, routed)         1.546     5.090    game/clk_IBUF_BUFG
    SLICE_X11Y81         FDCE                                         r  game/reset_rng_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y81         FDCE (Prop_fdce_C_Q)         0.456     5.546 f  game/reset_rng_reg/Q
                         net (fo=31, routed)          1.418     6.963    game/ms_rng/reset_rng
    SLICE_X15Y84         FDCE                                         f  game/ms_rng/cur_seed_reg_c_0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=711, routed)         1.434    88.128    game/ms_rng/clk_IBUF_BUFG
    SLICE_X15Y84         FDCE                                         r  game/ms_rng/cur_seed_reg_c_0/C
                         clock pessimism              0.257    88.386    
                         clock uncertainty           -0.035    88.350    
    SLICE_X15Y84         FDCE (Recov_fdce_C_CLR)     -0.405    87.945    game/ms_rng/cur_seed_reg_c_0
  -------------------------------------------------------------------
                         required time                         87.945    
                         arrival time                          -6.963    
  -------------------------------------------------------------------
                         slack                                 80.982    

Slack (MET) :             80.982ns  (required time - arrival time)
  Source:                 game/reset_rng_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            game/ms_rng/cur_seed_reg_c_1/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.874ns  (logic 0.456ns (24.338%)  route 1.418ns (75.662%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.798ns = ( 88.128 - 83.330 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=711, routed)         1.546     5.090    game/clk_IBUF_BUFG
    SLICE_X11Y81         FDCE                                         r  game/reset_rng_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y81         FDCE (Prop_fdce_C_Q)         0.456     5.546 f  game/reset_rng_reg/Q
                         net (fo=31, routed)          1.418     6.963    game/ms_rng/reset_rng
    SLICE_X15Y84         FDCE                                         f  game/ms_rng/cur_seed_reg_c_1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=711, routed)         1.434    88.128    game/ms_rng/clk_IBUF_BUFG
    SLICE_X15Y84         FDCE                                         r  game/ms_rng/cur_seed_reg_c_1/C
                         clock pessimism              0.257    88.386    
                         clock uncertainty           -0.035    88.350    
    SLICE_X15Y84         FDCE (Recov_fdce_C_CLR)     -0.405    87.945    game/ms_rng/cur_seed_reg_c_1
  -------------------------------------------------------------------
                         required time                         87.945    
                         arrival time                          -6.963    
  -------------------------------------------------------------------
                         slack                                 80.982    

Slack (MET) :             80.982ns  (required time - arrival time)
  Source:                 game/reset_rng_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            game/ms_rng/cur_seed_reg_c_2/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.874ns  (logic 0.456ns (24.338%)  route 1.418ns (75.662%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.798ns = ( 88.128 - 83.330 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=711, routed)         1.546     5.090    game/clk_IBUF_BUFG
    SLICE_X11Y81         FDCE                                         r  game/reset_rng_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y81         FDCE (Prop_fdce_C_Q)         0.456     5.546 f  game/reset_rng_reg/Q
                         net (fo=31, routed)          1.418     6.963    game/ms_rng/reset_rng
    SLICE_X15Y84         FDCE                                         f  game/ms_rng/cur_seed_reg_c_2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=711, routed)         1.434    88.128    game/ms_rng/clk_IBUF_BUFG
    SLICE_X15Y84         FDCE                                         r  game/ms_rng/cur_seed_reg_c_2/C
                         clock pessimism              0.257    88.386    
                         clock uncertainty           -0.035    88.350    
    SLICE_X15Y84         FDCE (Recov_fdce_C_CLR)     -0.405    87.945    game/ms_rng/cur_seed_reg_c_2
  -------------------------------------------------------------------
                         required time                         87.945    
                         arrival time                          -6.963    
  -------------------------------------------------------------------
                         slack                                 80.982    

Slack (MET) :             81.026ns  (required time - arrival time)
  Source:                 game/reset_rng_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            game/ms_rng/cur_seed_reg[48]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.874ns  (logic 0.456ns (24.338%)  route 1.418ns (75.662%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.798ns = ( 88.128 - 83.330 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=711, routed)         1.546     5.090    game/clk_IBUF_BUFG
    SLICE_X11Y81         FDCE                                         r  game/reset_rng_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y81         FDCE (Prop_fdce_C_Q)         0.456     5.546 f  game/reset_rng_reg/Q
                         net (fo=31, routed)          1.418     6.963    game/ms_rng/reset_rng
    SLICE_X14Y84         FDPE                                         f  game/ms_rng/cur_seed_reg[48]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=711, routed)         1.434    88.128    game/ms_rng/clk_IBUF_BUFG
    SLICE_X14Y84         FDPE                                         r  game/ms_rng/cur_seed_reg[48]/C
                         clock pessimism              0.257    88.386    
                         clock uncertainty           -0.035    88.350    
    SLICE_X14Y84         FDPE (Recov_fdpe_C_PRE)     -0.361    87.989    game/ms_rng/cur_seed_reg[48]
  -------------------------------------------------------------------
                         required time                         87.989    
                         arrival time                          -6.963    
  -------------------------------------------------------------------
                         slack                                 81.026    

Slack (MET) :             81.068ns  (required time - arrival time)
  Source:                 game/reset_rng_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            game/ms_rng/cur_seed_reg[46]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.874ns  (logic 0.456ns (24.338%)  route 1.418ns (75.662%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.798ns = ( 88.128 - 83.330 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=711, routed)         1.546     5.090    game/clk_IBUF_BUFG
    SLICE_X11Y81         FDCE                                         r  game/reset_rng_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y81         FDCE (Prop_fdce_C_Q)         0.456     5.546 f  game/reset_rng_reg/Q
                         net (fo=31, routed)          1.418     6.963    game/ms_rng/reset_rng
    SLICE_X14Y84         FDCE                                         f  game/ms_rng/cur_seed_reg[46]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=711, routed)         1.434    88.128    game/ms_rng/clk_IBUF_BUFG
    SLICE_X14Y84         FDCE                                         r  game/ms_rng/cur_seed_reg[46]/C
                         clock pessimism              0.257    88.386    
                         clock uncertainty           -0.035    88.350    
    SLICE_X14Y84         FDCE (Recov_fdce_C_CLR)     -0.319    88.031    game/ms_rng/cur_seed_reg[46]
  -------------------------------------------------------------------
                         required time                         88.031    
                         arrival time                          -6.963    
  -------------------------------------------------------------------
                         slack                                 81.068    

Slack (MET) :             81.068ns  (required time - arrival time)
  Source:                 game/reset_rng_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            game/ms_rng/cur_seed_reg[47]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.874ns  (logic 0.456ns (24.338%)  route 1.418ns (75.662%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.798ns = ( 88.128 - 83.330 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=711, routed)         1.546     5.090    game/clk_IBUF_BUFG
    SLICE_X11Y81         FDCE                                         r  game/reset_rng_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y81         FDCE (Prop_fdce_C_Q)         0.456     5.546 f  game/reset_rng_reg/Q
                         net (fo=31, routed)          1.418     6.963    game/ms_rng/reset_rng
    SLICE_X14Y84         FDCE                                         f  game/ms_rng/cur_seed_reg[47]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=711, routed)         1.434    88.128    game/ms_rng/clk_IBUF_BUFG
    SLICE_X14Y84         FDCE                                         r  game/ms_rng/cur_seed_reg[47]/C
                         clock pessimism              0.257    88.386    
                         clock uncertainty           -0.035    88.350    
    SLICE_X14Y84         FDCE (Recov_fdce_C_CLR)     -0.319    88.031    game/ms_rng/cur_seed_reg[47]
  -------------------------------------------------------------------
                         required time                         88.031    
                         arrival time                          -6.963    
  -------------------------------------------------------------------
                         slack                                 81.068    

Slack (MET) :             81.068ns  (required time - arrival time)
  Source:                 game/reset_rng_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            game/ms_rng/cur_seed_reg_c_3/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.874ns  (logic 0.456ns (24.338%)  route 1.418ns (75.662%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.798ns = ( 88.128 - 83.330 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=711, routed)         1.546     5.090    game/clk_IBUF_BUFG
    SLICE_X11Y81         FDCE                                         r  game/reset_rng_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y81         FDCE (Prop_fdce_C_Q)         0.456     5.546 f  game/reset_rng_reg/Q
                         net (fo=31, routed)          1.418     6.963    game/ms_rng/reset_rng
    SLICE_X14Y84         FDCE                                         f  game/ms_rng/cur_seed_reg_c_3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=711, routed)         1.434    88.128    game/ms_rng/clk_IBUF_BUFG
    SLICE_X14Y84         FDCE                                         r  game/ms_rng/cur_seed_reg_c_3/C
                         clock pessimism              0.257    88.386    
                         clock uncertainty           -0.035    88.350    
    SLICE_X14Y84         FDCE (Recov_fdce_C_CLR)     -0.319    88.031    game/ms_rng/cur_seed_reg_c_3
  -------------------------------------------------------------------
                         required time                         88.031    
                         arrival time                          -6.963    
  -------------------------------------------------------------------
                         slack                                 81.068    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.433ns  (arrival time - required time)
  Source:                 game/reset_rng_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            game/ms_rng/cur_seed_reg[57]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.343%)  route 0.258ns (64.657%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=711, routed)         0.557     1.461    game/clk_IBUF_BUFG
    SLICE_X11Y81         FDCE                                         r  game/reset_rng_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y81         FDCE (Prop_fdce_C_Q)         0.141     1.602 f  game/reset_rng_reg/Q
                         net (fo=31, routed)          0.258     1.860    game/ms_rng/reset_rng
    SLICE_X12Y80         FDCE                                         f  game/ms_rng/cur_seed_reg[57]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=711, routed)         0.823     1.973    game/ms_rng/clk_IBUF_BUFG
    SLICE_X12Y80         FDCE                                         r  game/ms_rng/cur_seed_reg[57]/C
                         clock pessimism             -0.479     1.494    
    SLICE_X12Y80         FDCE (Remov_fdce_C_CLR)     -0.067     1.427    game/ms_rng/cur_seed_reg[57]
  -------------------------------------------------------------------
                         required time                         -1.427    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.433ns  (arrival time - required time)
  Source:                 game/reset_rng_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            game/ms_rng/cur_seed_reg[58]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.343%)  route 0.258ns (64.657%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=711, routed)         0.557     1.461    game/clk_IBUF_BUFG
    SLICE_X11Y81         FDCE                                         r  game/reset_rng_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y81         FDCE (Prop_fdce_C_Q)         0.141     1.602 f  game/reset_rng_reg/Q
                         net (fo=31, routed)          0.258     1.860    game/ms_rng/reset_rng
    SLICE_X12Y80         FDCE                                         f  game/ms_rng/cur_seed_reg[58]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=711, routed)         0.823     1.973    game/ms_rng/clk_IBUF_BUFG
    SLICE_X12Y80         FDCE                                         r  game/ms_rng/cur_seed_reg[58]/C
                         clock pessimism             -0.479     1.494    
    SLICE_X12Y80         FDCE (Remov_fdce_C_CLR)     -0.067     1.427    game/ms_rng/cur_seed_reg[58]
  -------------------------------------------------------------------
                         required time                         -1.427    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.437ns  (arrival time - required time)
  Source:                 game/reset_rng_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            game/ms_rng/cur_seed_reg[56]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.343%)  route 0.258ns (64.657%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=711, routed)         0.557     1.461    game/clk_IBUF_BUFG
    SLICE_X11Y81         FDCE                                         r  game/reset_rng_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y81         FDCE (Prop_fdce_C_Q)         0.141     1.602 f  game/reset_rng_reg/Q
                         net (fo=31, routed)          0.258     1.860    game/ms_rng/reset_rng
    SLICE_X12Y80         FDPE                                         f  game/ms_rng/cur_seed_reg[56]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=711, routed)         0.823     1.973    game/ms_rng/clk_IBUF_BUFG
    SLICE_X12Y80         FDPE                                         r  game/ms_rng/cur_seed_reg[56]/C
                         clock pessimism             -0.479     1.494    
    SLICE_X12Y80         FDPE (Remov_fdpe_C_PRE)     -0.071     1.423    game/ms_rng/cur_seed_reg[56]
  -------------------------------------------------------------------
                         required time                         -1.423    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.437    

Slack (MET) :             0.458ns  (arrival time - required time)
  Source:                 game/reset_rng_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            game/ms_rng/cur_seed_reg[31]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.343%)  route 0.258ns (64.657%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=711, routed)         0.557     1.461    game/clk_IBUF_BUFG
    SLICE_X11Y81         FDCE                                         r  game/reset_rng_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y81         FDCE (Prop_fdce_C_Q)         0.141     1.602 f  game/reset_rng_reg/Q
                         net (fo=31, routed)          0.258     1.860    game/ms_rng/reset_rng
    SLICE_X13Y80         FDCE                                         f  game/ms_rng/cur_seed_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=711, routed)         0.823     1.973    game/ms_rng/clk_IBUF_BUFG
    SLICE_X13Y80         FDCE                                         r  game/ms_rng/cur_seed_reg[31]/C
                         clock pessimism             -0.479     1.494    
    SLICE_X13Y80         FDCE (Remov_fdce_C_CLR)     -0.092     1.402    game/ms_rng/cur_seed_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.402    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.458    

Slack (MET) :             0.458ns  (arrival time - required time)
  Source:                 game/reset_rng_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            game/ms_rng/cur_seed_reg[55]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.343%)  route 0.258ns (64.657%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=711, routed)         0.557     1.461    game/clk_IBUF_BUFG
    SLICE_X11Y81         FDCE                                         r  game/reset_rng_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y81         FDCE (Prop_fdce_C_Q)         0.141     1.602 f  game/reset_rng_reg/Q
                         net (fo=31, routed)          0.258     1.860    game/ms_rng/reset_rng
    SLICE_X13Y80         FDCE                                         f  game/ms_rng/cur_seed_reg[55]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=711, routed)         0.823     1.973    game/ms_rng/clk_IBUF_BUFG
    SLICE_X13Y80         FDCE                                         r  game/ms_rng/cur_seed_reg[55]/C
                         clock pessimism             -0.479     1.494    
    SLICE_X13Y80         FDCE (Remov_fdce_C_CLR)     -0.092     1.402    game/ms_rng/cur_seed_reg[55]
  -------------------------------------------------------------------
                         required time                         -1.402    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.458    

Slack (MET) :             0.487ns  (arrival time - required time)
  Source:                 game/reset_rng_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            game/ms_rng/cur_seed_reg[59]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.141ns (31.194%)  route 0.311ns (68.806%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=711, routed)         0.557     1.461    game/clk_IBUF_BUFG
    SLICE_X11Y81         FDCE                                         r  game/reset_rng_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y81         FDCE (Prop_fdce_C_Q)         0.141     1.602 f  game/reset_rng_reg/Q
                         net (fo=31, routed)          0.311     1.913    game/ms_rng/reset_rng
    SLICE_X12Y79         FDCE                                         f  game/ms_rng/cur_seed_reg[59]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=711, routed)         0.822     1.972    game/ms_rng/clk_IBUF_BUFG
    SLICE_X12Y79         FDCE                                         r  game/ms_rng/cur_seed_reg[59]/C
                         clock pessimism             -0.479     1.493    
    SLICE_X12Y79         FDCE (Remov_fdce_C_CLR)     -0.067     1.426    game/ms_rng/cur_seed_reg[59]
  -------------------------------------------------------------------
                         required time                         -1.426    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             0.487ns  (arrival time - required time)
  Source:                 game/reset_rng_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            game/ms_rng/cur_seed_reg[60]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.141ns (31.194%)  route 0.311ns (68.806%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=711, routed)         0.557     1.461    game/clk_IBUF_BUFG
    SLICE_X11Y81         FDCE                                         r  game/reset_rng_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y81         FDCE (Prop_fdce_C_Q)         0.141     1.602 f  game/reset_rng_reg/Q
                         net (fo=31, routed)          0.311     1.913    game/ms_rng/reset_rng
    SLICE_X12Y79         FDCE                                         f  game/ms_rng/cur_seed_reg[60]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=711, routed)         0.822     1.972    game/ms_rng/clk_IBUF_BUFG
    SLICE_X12Y79         FDCE                                         r  game/ms_rng/cur_seed_reg[60]/C
                         clock pessimism             -0.479     1.493    
    SLICE_X12Y79         FDCE (Remov_fdce_C_CLR)     -0.067     1.426    game/ms_rng/cur_seed_reg[60]
  -------------------------------------------------------------------
                         required time                         -1.426    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             0.487ns  (arrival time - required time)
  Source:                 game/reset_rng_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            game/ms_rng/cur_seed_reg[61]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.141ns (31.194%)  route 0.311ns (68.806%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=711, routed)         0.557     1.461    game/clk_IBUF_BUFG
    SLICE_X11Y81         FDCE                                         r  game/reset_rng_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y81         FDCE (Prop_fdce_C_Q)         0.141     1.602 f  game/reset_rng_reg/Q
                         net (fo=31, routed)          0.311     1.913    game/ms_rng/reset_rng
    SLICE_X12Y79         FDCE                                         f  game/ms_rng/cur_seed_reg[61]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=711, routed)         0.822     1.972    game/ms_rng/clk_IBUF_BUFG
    SLICE_X12Y79         FDCE                                         r  game/ms_rng/cur_seed_reg[61]/C
                         clock pessimism             -0.479     1.493    
    SLICE_X12Y79         FDCE (Remov_fdce_C_CLR)     -0.067     1.426    game/ms_rng/cur_seed_reg[61]
  -------------------------------------------------------------------
                         required time                         -1.426    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             0.487ns  (arrival time - required time)
  Source:                 game/reset_rng_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            game/ms_rng/cur_seed_reg[62]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.141ns (31.194%)  route 0.311ns (68.806%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=711, routed)         0.557     1.461    game/clk_IBUF_BUFG
    SLICE_X11Y81         FDCE                                         r  game/reset_rng_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y81         FDCE (Prop_fdce_C_Q)         0.141     1.602 f  game/reset_rng_reg/Q
                         net (fo=31, routed)          0.311     1.913    game/ms_rng/reset_rng
    SLICE_X12Y79         FDCE                                         f  game/ms_rng/cur_seed_reg[62]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=711, routed)         0.822     1.972    game/ms_rng/clk_IBUF_BUFG
    SLICE_X12Y79         FDCE                                         r  game/ms_rng/cur_seed_reg[62]/C
                         clock pessimism             -0.479     1.493    
    SLICE_X12Y79         FDCE (Remov_fdce_C_CLR)     -0.067     1.426    game/ms_rng/cur_seed_reg[62]
  -------------------------------------------------------------------
                         required time                         -1.426    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             0.512ns  (arrival time - required time)
  Source:                 game/reset_rng_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            game/ms_rng/cur_seed_reg[63]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.141ns (31.194%)  route 0.311ns (68.806%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=711, routed)         0.557     1.461    game/clk_IBUF_BUFG
    SLICE_X11Y81         FDCE                                         r  game/reset_rng_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y81         FDCE (Prop_fdce_C_Q)         0.141     1.602 f  game/reset_rng_reg/Q
                         net (fo=31, routed)          0.311     1.913    game/ms_rng/reset_rng
    SLICE_X13Y79         FDCE                                         f  game/ms_rng/cur_seed_reg[63]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=711, routed)         0.822     1.972    game/ms_rng/clk_IBUF_BUFG
    SLICE_X13Y79         FDCE                                         r  game/ms_rng/cur_seed_reg[63]/C
                         clock pessimism             -0.479     1.493    
    SLICE_X13Y79         FDCE (Remov_fdce_C_CLR)     -0.092     1.401    game/ms_rng/cur_seed_reg[63]
  -------------------------------------------------------------------
                         required time                         -1.401    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.512    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  CLKFBIN
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 renderer/cmt/CLKFBOUT
                            (clock source 'CLKFBIN'  {rise@0.000ns fall@41.665ns period=83.330ns})
  Destination:            renderer/cmt/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.014ns  (logic 0.000ns (0.000%)  route 0.014ns (99.991%))
  Logic Levels:           0  
  Clock Uncertainty:      0.801ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.403ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKFBIN fall edge)   41.665    41.665 f  
    L17                                               0.000    41.665 f  clk (IN)
                         net (fo=0)                   0.000    41.665    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476    43.141 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    45.113    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    45.209 f  clk_IBUF_BUFG_inst/O
                         net (fo=711, routed)         1.575    46.784    renderer/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                      0.088    46.872 f  renderer/cmt/CLKFBOUT
                         net (fo=1, routed)           0.014    46.886    renderer/CLKFBIN
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  renderer/cmt/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 renderer/cmt/CLKFBOUT
                            (clock source 'CLKFBIN'  {rise@0.000ns fall@41.665ns period=83.330ns})
  Destination:            renderer/cmt/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.005ns  (logic 0.000ns (0.000%)  route 0.005ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.801ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.403ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKFBIN rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=711, routed)         0.549     1.453    renderer/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                      0.050     1.503 r  renderer/cmt/CLKFBOUT
                         net (fo=1, routed)           0.005     1.508    renderer/CLKFBIN
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  renderer/cmt/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  renderer_n_0
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 renderer/green_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by renderer_n_0  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            green[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.818ns  (logic 3.975ns (50.850%)  route 3.842ns (49.150%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.920ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock renderer_n_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=711, routed)         1.575     5.119    renderer/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.207 r  renderer/cmt/CLKOUT0
                         net (fo=1, routed)           1.661     6.868    renderer_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.964 r  mine_map_infx_reg[63]_i_1/O
                         net (fo=526, routed)         1.546     8.510    renderer/clkfx
    SLICE_X48Y69         FDRE                                         r  renderer/green_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y69         FDRE (Prop_fdre_C_Q)         0.456     8.966 r  renderer/green_reg[1]/Q
                         net (fo=1, routed)           3.842    12.809    green_OBUF[1]
    H19                  OBUF (Prop_obuf_I_O)         3.519    16.328 r  green_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.328    green[1]
    H19                                                               r  green[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 renderer/red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by renderer_n_0  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            red[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.769ns  (logic 4.047ns (52.095%)  route 3.722ns (47.905%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.920ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock renderer_n_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=711, routed)         1.575     5.119    renderer/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.207 r  renderer/cmt/CLKOUT0
                         net (fo=1, routed)           1.661     6.868    renderer_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.964 r  mine_map_infx_reg[63]_i_1/O
                         net (fo=526, routed)         1.544     8.508    renderer/clkfx
    SLICE_X46Y68         FDRE                                         r  renderer/red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y68         FDRE (Prop_fdre_C_Q)         0.518     9.026 r  renderer/red_reg[0]/Q
                         net (fo=1, routed)           3.722    12.748    red_OBUF[0]
    G17                  OBUF (Prop_obuf_I_O)         3.529    16.277 r  red_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.277    red[0]
    G17                                                               r  red[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 renderer/blue_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by renderer_n_0  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            blue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.729ns  (logic 4.042ns (52.296%)  route 3.687ns (47.704%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.920ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock renderer_n_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=711, routed)         1.575     5.119    renderer/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.207 r  renderer/cmt/CLKOUT0
                         net (fo=1, routed)           1.661     6.868    renderer_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.964 r  mine_map_infx_reg[63]_i_1/O
                         net (fo=526, routed)         1.543     8.507    renderer/clkfx
    SLICE_X46Y69         FDRE                                         r  renderer/blue_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y69         FDRE (Prop_fdre_C_Q)         0.518     9.025 r  renderer/blue_reg[1]/Q
                         net (fo=1, routed)           3.687    12.712    blue_OBUF[1]
    J19                  OBUF (Prop_obuf_I_O)         3.524    16.236 r  blue_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.236    blue[1]
    J19                                                               r  blue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 renderer/blue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by renderer_n_0  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            blue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.709ns  (logic 4.013ns (52.058%)  route 3.696ns (47.942%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.920ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock renderer_n_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=711, routed)         1.575     5.119    renderer/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.207 r  renderer/cmt/CLKOUT0
                         net (fo=1, routed)           1.661     6.868    renderer_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.964 r  mine_map_infx_reg[63]_i_1/O
                         net (fo=526, routed)         1.543     8.507    renderer/clkfx
    SLICE_X46Y69         FDRE                                         r  renderer/blue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y69         FDRE (Prop_fdre_C_Q)         0.518     9.025 r  renderer/blue_reg[0]/Q
                         net (fo=1, routed)           3.696    12.721    blue_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         3.495    16.217 r  blue_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.217    blue[0]
    N18                                                               r  blue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 renderer/green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by renderer_n_0  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            green[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.557ns  (logic 3.980ns (52.666%)  route 3.577ns (47.334%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.920ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock renderer_n_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=711, routed)         1.575     5.119    renderer/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.207 r  renderer/cmt/CLKOUT0
                         net (fo=1, routed)           1.661     6.868    renderer_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.964 r  mine_map_infx_reg[63]_i_1/O
                         net (fo=526, routed)         1.546     8.510    renderer/clkfx
    SLICE_X48Y69         FDRE                                         r  renderer/green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y69         FDRE (Prop_fdre_C_Q)         0.456     8.966 r  renderer/green_reg[0]/Q
                         net (fo=1, routed)           3.577    12.543    green_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         3.524    16.067 r  green_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.067    green[0]
    G19                                                               r  green[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 renderer/red_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by renderer_n_0  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            red[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.439ns  (logic 3.961ns (53.252%)  route 3.478ns (46.748%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.920ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock renderer_n_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=711, routed)         1.575     5.119    renderer/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.207 r  renderer/cmt/CLKOUT0
                         net (fo=1, routed)           1.661     6.868    renderer_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.964 r  mine_map_infx_reg[63]_i_1/O
                         net (fo=526, routed)         1.543     8.507    renderer/clkfx
    SLICE_X47Y69         FDRE                                         r  renderer/red_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y69         FDRE (Prop_fdre_C_Q)         0.456     8.963 r  renderer/red_reg[1]/Q
                         net (fo=1, routed)           3.478    12.441    red_OBUF[1]
    H17                  OBUF (Prop_obuf_I_O)         3.505    15.946 r  red_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.946    red[1]
    H17                                                               r  red[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 renderer/vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by renderer_n_0  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.213ns  (logic 4.021ns (55.751%)  route 3.192ns (44.249%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.920ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock renderer_n_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=711, routed)         1.575     5.119    renderer/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.207 r  renderer/cmt/CLKOUT0
                         net (fo=1, routed)           1.661     6.868    renderer_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.964 r  mine_map_infx_reg[63]_i_1/O
                         net (fo=526, routed)         1.548     8.512    renderer/clkfx
    SLICE_X12Y67         FDRE                                         r  renderer/vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y67         FDRE (Prop_fdre_C_Q)         0.518     9.030 r  renderer/vsync_reg/Q
                         net (fo=1, routed)           3.192    12.222    vsync_OBUF
    L18                  OBUF (Prop_obuf_I_O)         3.503    15.725 r  vsync_OBUF_inst/O
                         net (fo=0)                   0.000    15.725    vsync
    L18                                                               r  vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 renderer/hsync_reg/C
                            (rising edge-triggered cell FDRE clocked by renderer_n_0  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.152ns  (logic 3.975ns (55.576%)  route 3.177ns (44.424%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.920ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock renderer_n_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=711, routed)         1.575     5.119    renderer/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.207 r  renderer/cmt/CLKOUT0
                         net (fo=1, routed)           1.661     6.868    renderer_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.964 r  mine_map_infx_reg[63]_i_1/O
                         net (fo=526, routed)         1.548     8.512    renderer/clkfx
    SLICE_X31Y63         FDRE                                         r  renderer/hsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y63         FDRE (Prop_fdre_C_Q)         0.456     8.968 r  renderer/hsync_reg/Q
                         net (fo=1, routed)           3.177    12.146    hsync_OBUF
    K18                  OBUF (Prop_obuf_I_O)         3.519    15.664 r  hsync_OBUF_inst/O
                         net (fo=0)                   0.000    15.664    hsync
    K18                                                               r  hsync (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 renderer/hsync_reg/C
                            (rising edge-triggered cell FDRE clocked by renderer_n_0  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.381ns  (logic 1.361ns (57.152%)  route 1.020ns (42.848%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.920ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock renderer_n_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=711, routed)         0.549     1.453    renderer/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.503 r  renderer/cmt/CLKOUT0
                         net (fo=1, routed)           0.486     1.989    renderer_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.015 r  mine_map_infx_reg[63]_i_1/O
                         net (fo=526, routed)         0.557     2.571    renderer/clkfx
    SLICE_X31Y63         FDRE                                         r  renderer/hsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y63         FDRE (Prop_fdre_C_Q)         0.141     2.712 r  renderer/hsync_reg/Q
                         net (fo=1, routed)           1.020     3.732    hsync_OBUF
    K18                  OBUF (Prop_obuf_I_O)         1.220     4.952 r  hsync_OBUF_inst/O
                         net (fo=0)                   0.000     4.952    hsync
    K18                                                               r  hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 renderer/vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by renderer_n_0  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.400ns  (logic 1.369ns (57.017%)  route 1.032ns (42.983%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.920ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock renderer_n_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=711, routed)         0.549     1.453    renderer/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.503 r  renderer/cmt/CLKOUT0
                         net (fo=1, routed)           0.486     1.989    renderer_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.015 r  mine_map_infx_reg[63]_i_1/O
                         net (fo=526, routed)         0.558     2.572    renderer/clkfx
    SLICE_X12Y67         FDRE                                         r  renderer/vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y67         FDRE (Prop_fdre_C_Q)         0.164     2.736 r  renderer/vsync_reg/Q
                         net (fo=1, routed)           1.032     3.768    vsync_OBUF
    L18                  OBUF (Prop_obuf_I_O)         1.205     4.972 r  vsync_OBUF_inst/O
                         net (fo=0)                   0.000     4.972    vsync
    L18                                                               r  vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 renderer/red_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by renderer_n_0  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            red[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.478ns  (logic 1.348ns (54.378%)  route 1.131ns (45.622%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.920ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock renderer_n_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=711, routed)         0.549     1.453    renderer/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.503 r  renderer/cmt/CLKOUT0
                         net (fo=1, routed)           0.486     1.989    renderer_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.015 r  mine_map_infx_reg[63]_i_1/O
                         net (fo=526, routed)         0.554     2.568    renderer/clkfx
    SLICE_X47Y69         FDRE                                         r  renderer/red_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y69         FDRE (Prop_fdre_C_Q)         0.141     2.709 r  renderer/red_reg[1]/Q
                         net (fo=1, routed)           1.131     3.840    red_OBUF[1]
    H17                  OBUF (Prop_obuf_I_O)         1.207     5.046 r  red_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.046    red[1]
    H17                                                               r  red[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 renderer/blue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by renderer_n_0  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            blue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.591ns  (logic 1.361ns (52.501%)  route 1.231ns (47.499%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.920ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock renderer_n_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=711, routed)         0.549     1.453    renderer/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.503 r  renderer/cmt/CLKOUT0
                         net (fo=1, routed)           0.486     1.989    renderer_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.015 r  mine_map_infx_reg[63]_i_1/O
                         net (fo=526, routed)         0.554     2.568    renderer/clkfx
    SLICE_X46Y69         FDRE                                         r  renderer/blue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y69         FDRE (Prop_fdre_C_Q)         0.164     2.732 r  renderer/blue_reg[0]/Q
                         net (fo=1, routed)           1.231     3.963    blue_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         1.197     5.160 r  blue_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.160    blue[0]
    N18                                                               r  blue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 renderer/green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by renderer_n_0  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            green[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.612ns  (logic 1.366ns (52.276%)  route 1.247ns (47.724%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.920ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock renderer_n_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=711, routed)         0.549     1.453    renderer/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.503 r  renderer/cmt/CLKOUT0
                         net (fo=1, routed)           0.486     1.989    renderer_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.015 r  mine_map_infx_reg[63]_i_1/O
                         net (fo=526, routed)         0.556     2.570    renderer/clkfx
    SLICE_X48Y69         FDRE                                         r  renderer/green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y69         FDRE (Prop_fdre_C_Q)         0.141     2.711 r  renderer/green_reg[0]/Q
                         net (fo=1, routed)           1.247     3.958    green_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         1.225     5.183 r  green_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.183    green[0]
    G19                                                               r  green[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 renderer/blue_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by renderer_n_0  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            blue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.636ns  (logic 1.389ns (52.692%)  route 1.247ns (47.308%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.920ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock renderer_n_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=711, routed)         0.549     1.453    renderer/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.503 r  renderer/cmt/CLKOUT0
                         net (fo=1, routed)           0.486     1.989    renderer_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.015 r  mine_map_infx_reg[63]_i_1/O
                         net (fo=526, routed)         0.554     2.568    renderer/clkfx
    SLICE_X46Y69         FDRE                                         r  renderer/blue_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y69         FDRE (Prop_fdre_C_Q)         0.164     2.732 r  renderer/blue_reg[1]/Q
                         net (fo=1, routed)           1.247     3.979    blue_OBUF[1]
    J19                  OBUF (Prop_obuf_I_O)         1.225     5.204 r  blue_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.204    blue[1]
    J19                                                               r  blue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 renderer/red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by renderer_n_0  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            red[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.694ns  (logic 1.394ns (51.753%)  route 1.300ns (48.247%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.920ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock renderer_n_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=711, routed)         0.549     1.453    renderer/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.503 r  renderer/cmt/CLKOUT0
                         net (fo=1, routed)           0.486     1.989    renderer_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.015 r  mine_map_infx_reg[63]_i_1/O
                         net (fo=526, routed)         0.555     2.569    renderer/clkfx
    SLICE_X46Y68         FDRE                                         r  renderer/red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y68         FDRE (Prop_fdre_C_Q)         0.164     2.733 r  renderer/red_reg[0]/Q
                         net (fo=1, routed)           1.300     4.033    red_OBUF[0]
    G17                  OBUF (Prop_obuf_I_O)         1.230     5.263 r  red_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.263    red[0]
    G17                                                               r  red[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 renderer/green_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by renderer_n_0  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            green[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.748ns  (logic 1.361ns (49.544%)  route 1.386ns (50.456%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.920ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock renderer_n_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=711, routed)         0.549     1.453    renderer/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.503 r  renderer/cmt/CLKOUT0
                         net (fo=1, routed)           0.486     1.989    renderer_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.015 r  mine_map_infx_reg[63]_i_1/O
                         net (fo=526, routed)         0.556     2.570    renderer/clkfx
    SLICE_X48Y69         FDRE                                         r  renderer/green_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y69         FDRE (Prop_fdre_C_Q)         0.141     2.711 r  renderer/green_reg[1]/Q
                         net (fo=1, routed)           1.386     4.098    green_OBUF[1]
    H19                  OBUF (Prop_obuf_I_O)         1.220     5.318 r  green_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.318    green[1]
    H19                                                               r  green[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 keypad/key_tristate_oe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            key[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.633ns  (logic 3.968ns (51.988%)  route 3.665ns (48.012%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=711, routed)         1.738     5.282    keypad/clk_IBUF_BUFG
    SLICE_X29Y102        FDRE                                         r  keypad/key_tristate_oe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y102        FDRE (Prop_fdre_C_Q)         0.456     5.738 r  keypad/key_tristate_oe_reg[3]/Q
                         net (fo=3, routed)           3.665     9.403    key_IOBUF[1]_inst/I
    M3                   OBUFT (Prop_obuft_I_O)       3.512    12.915 r  key_IOBUF[1]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    12.915    key[1]
    M3                                                                r  key[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/win_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            win_status[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.474ns  (logic 3.964ns (53.039%)  route 3.510ns (46.961%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=711, routed)         1.736     5.280    game/clk_IBUF_BUFG
    SLICE_X37Y102        FDRE                                         r  game/win_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y102        FDRE (Prop_fdre_C_Q)         0.456     5.736 r  game/win_reg[0]/Q
                         net (fo=1, routed)           3.510     9.246    win_status_OBUF[0]
    A17                  OBUF (Prop_obuf_I_O)         3.508    12.754 r  win_status_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.754    win_status[0]
    A17                                                               r  win_status[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key_OBUFT[7]_inst_i_1/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            key[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.424ns  (logic 3.974ns (53.533%)  route 3.450ns (46.467%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=711, routed)         1.736     5.280    clk_IBUF_BUFG
    SLICE_X31Y105        FDSE                                         r  key_OBUFT[7]_inst_i_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y105        FDSE (Prop_fdse_C_Q)         0.456     5.736 f  key_OBUFT[7]_inst_i_1/Q
                         net (fo=1, routed)           3.450     9.186    key_TRI[7]
    A15                  OBUFT (TriStatE_obuft_T_O)
                                                      3.518    12.704 r  key_OBUFT[7]_inst/O
                         net (fo=0)                   0.000    12.704    key[7]
    A15                                                               r  key[7] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key_IOBUF[3]_inst_i_1/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            key[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.419ns  (logic 3.975ns (53.576%)  route 3.444ns (46.424%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=711, routed)         1.737     5.281    clk_IBUF_BUFG
    SLICE_X29Y103        FDSE                                         r  key_IOBUF[3]_inst_i_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y103        FDSE (Prop_fdse_C_Q)         0.456     5.737 f  key_IOBUF[3]_inst_i_1/Q
                         net (fo=3, routed)           3.444     9.181    key_IOBUF[2]_inst/T
    L3                   OBUFT (TriStatE_obuft_T_O)
                                                      3.519    12.699 r  key_IOBUF[2]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    12.699    key[2]
    L3                                                                r  key[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key_OBUFT[4]_inst_i_1/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            key[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.248ns  (logic 3.982ns (54.936%)  route 3.266ns (45.064%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=711, routed)         1.736     5.280    clk_IBUF_BUFG
    SLICE_X31Y104        FDSE                                         r  key_OBUFT[4]_inst_i_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y104        FDSE (Prop_fdse_C_Q)         0.456     5.736 f  key_OBUFT[4]_inst_i_1/Q
                         net (fo=1, routed)           3.266     9.002    key_TRI[4]
    K3                   OBUFT (TriStatE_obuft_T_O)
                                                      3.526    12.528 r  key_OBUFT[4]_inst/O
                         net (fo=0)                   0.000    12.528    key[4]
    K3                                                                r  key[4] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/win_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            win_status[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.239ns  (logic 3.948ns (54.538%)  route 3.291ns (45.462%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=711, routed)         1.736     5.280    game/clk_IBUF_BUFG
    SLICE_X37Y102        FDRE                                         r  game/win_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y102        FDRE (Prop_fdre_C_Q)         0.456     5.736 r  game/win_reg[1]/Q
                         net (fo=1, routed)           3.291     9.027    win_status_OBUF[1]
    C16                  OBUF (Prop_obuf_I_O)         3.492    12.519 r  win_status_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.519    win_status[1]
    C16                                                               r  win_status[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key_OBUFT[5]_inst_i_1/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            key[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.207ns  (logic 3.976ns (55.172%)  route 3.231ns (44.828%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=711, routed)         1.736     5.280    clk_IBUF_BUFG
    SLICE_X31Y105        FDSE                                         r  key_OBUFT[5]_inst_i_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y105        FDSE (Prop_fdse_C_Q)         0.456     5.736 f  key_OBUFT[5]_inst_i_1/Q
                         net (fo=1, routed)           3.231     8.967    key_TRI[5]
    C15                  OBUFT (TriStatE_obuft_T_O)
                                                      3.520    12.487 r  key_OBUFT[5]_inst/O
                         net (fo=0)                   0.000    12.487    key[5]
    C15                                                               r  key[5] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keypad/key_tristate_oe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            key[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.132ns  (logic 3.968ns (55.636%)  route 3.164ns (44.364%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=711, routed)         1.738     5.282    keypad/clk_IBUF_BUFG
    SLICE_X29Y102        FDRE                                         r  keypad/key_tristate_oe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y102        FDRE (Prop_fdre_C_Q)         0.456     5.738 r  keypad/key_tristate_oe_reg[3]/Q
                         net (fo=3, routed)           3.164     8.902    key_IOBUF[3]_inst/I
    A16                  OBUFT (Prop_obuft_I_O)       3.512    12.414 r  key_IOBUF[3]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    12.414    key[3]
    A16                                                               r  key[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key_OBUFT[6]_inst_i_1/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            key[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.956ns  (logic 3.976ns (57.157%)  route 2.980ns (42.843%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=711, routed)         1.736     5.280    clk_IBUF_BUFG
    SLICE_X31Y104        FDSE                                         r  key_OBUFT[6]_inst_i_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y104        FDSE (Prop_fdse_C_Q)         0.456     5.736 f  key_OBUFT[6]_inst_i_1/Q
                         net (fo=1, routed)           2.980     8.716    key_TRI[6]
    H1                   OBUFT (TriStatE_obuft_T_O)
                                                      3.520    12.236 r  key_OBUFT[6]_inst/O
                         net (fo=0)                   0.000    12.236    key[6]
    H1                                                                r  key[6] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 key_IOBUF[3]_inst_i_1/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            key[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.069ns  (logic 0.965ns (46.634%)  route 1.104ns (53.366%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=711, routed)         0.643     1.547    clk_IBUF_BUFG
    SLICE_X29Y103        FDSE                                         r  key_IOBUF[3]_inst_i_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y103        FDSE (Prop_fdse_C_Q)         0.141     1.688 r  key_IOBUF[3]_inst_i_1/Q
                         net (fo=3, routed)           1.104     2.792    key_IOBUF[3]_inst/T
    A16                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.616 r  key_IOBUF[3]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.616    key[3]
    A16                                                               r  key[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key_OBUFT[6]_inst_i_1/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            key[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.209ns  (logic 0.965ns (43.682%)  route 1.244ns (56.318%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=711, routed)         0.643     1.547    clk_IBUF_BUFG
    SLICE_X31Y104        FDSE                                         r  key_OBUFT[6]_inst_i_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y104        FDSE (Prop_fdse_C_Q)         0.141     1.688 r  key_OBUFT[6]_inst_i_1/Q
                         net (fo=1, routed)           1.244     2.932    key_TRI[6]
    H1                   OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.756 r  key_OBUFT[6]_inst/O
                         net (fo=0)                   0.000     3.756    key[6]
    H1                                                                r  key[6] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key_OBUFT[5]_inst_i_1/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            key[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.280ns  (logic 0.965ns (42.330%)  route 1.315ns (57.670%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=711, routed)         0.643     1.547    clk_IBUF_BUFG
    SLICE_X31Y105        FDSE                                         r  key_OBUFT[5]_inst_i_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y105        FDSE (Prop_fdse_C_Q)         0.141     1.688 r  key_OBUFT[5]_inst_i_1/Q
                         net (fo=1, routed)           1.315     3.003    key_TRI[5]
    C15                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.827 r  key_OBUFT[5]_inst/O
                         net (fo=0)                   0.000     3.827    key[5]
    C15                                                               r  key[5] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key_OBUFT[4]_inst_i_1/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            key[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.303ns  (logic 0.965ns (41.898%)  route 1.338ns (58.102%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=711, routed)         0.643     1.547    clk_IBUF_BUFG
    SLICE_X31Y104        FDSE                                         r  key_OBUFT[4]_inst_i_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y104        FDSE (Prop_fdse_C_Q)         0.141     1.688 r  key_OBUFT[4]_inst_i_1/Q
                         net (fo=1, routed)           1.338     3.026    key_TRI[4]
    K3                   OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.850 r  key_OBUFT[4]_inst/O
                         net (fo=0)                   0.000     3.850    key[4]
    K3                                                                r  key[4] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key_IOBUF[3]_inst_i_1/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            key[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.334ns  (logic 0.965ns (41.347%)  route 1.369ns (58.653%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=711, routed)         0.643     1.547    clk_IBUF_BUFG
    SLICE_X29Y103        FDSE                                         r  key_IOBUF[3]_inst_i_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y103        FDSE (Prop_fdse_C_Q)         0.141     1.688 r  key_IOBUF[3]_inst_i_1/Q
                         net (fo=3, routed)           1.369     3.057    key_IOBUF[1]_inst/T
    M3                   OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.881 r  key_IOBUF[1]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.881    key[1]
    M3                                                                r  key[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key_IOBUF[3]_inst_i_1/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            key[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.389ns  (logic 0.965ns (40.394%)  route 1.424ns (59.606%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=711, routed)         0.643     1.547    clk_IBUF_BUFG
    SLICE_X29Y103        FDSE                                         r  key_IOBUF[3]_inst_i_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y103        FDSE (Prop_fdse_C_Q)         0.141     1.688 r  key_IOBUF[3]_inst_i_1/Q
                         net (fo=3, routed)           1.424     3.112    key_IOBUF[2]_inst/T
    L3                   OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.936 r  key_IOBUF[2]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.936    key[2]
    L3                                                                r  key[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key_OBUFT[7]_inst_i_1/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            key[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.392ns  (logic 0.965ns (40.348%)  route 1.427ns (59.652%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=711, routed)         0.643     1.547    clk_IBUF_BUFG
    SLICE_X31Y105        FDSE                                         r  key_OBUFT[7]_inst_i_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y105        FDSE (Prop_fdse_C_Q)         0.141     1.688 r  key_OBUFT[7]_inst_i_1/Q
                         net (fo=1, routed)           1.427     3.115    key_TRI[7]
    A15                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.939 r  key_OBUFT[7]_inst/O
                         net (fo=0)                   0.000     3.939    key[7]
    A15                                                               r  key[7] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/win_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            win_status[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.396ns  (logic 1.334ns (55.704%)  route 1.061ns (44.296%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=711, routed)         0.643     1.547    game/clk_IBUF_BUFG
    SLICE_X37Y102        FDRE                                         r  game/win_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y102        FDRE (Prop_fdre_C_Q)         0.141     1.688 r  game/win_reg[1]/Q
                         net (fo=1, routed)           1.061     2.749    win_status_OBUF[1]
    C16                  OBUF (Prop_obuf_I_O)         1.193     3.943 r  win_status_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.943    win_status[1]
    C16                                                               r  win_status[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/win_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            win_status[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.510ns  (logic 1.350ns (53.792%)  route 1.160ns (46.208%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=711, routed)         0.643     1.547    game/clk_IBUF_BUFG
    SLICE_X37Y102        FDRE                                         r  game/win_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y102        FDRE (Prop_fdre_C_Q)         0.141     1.688 r  game/win_reg[0]/Q
                         net (fo=1, routed)           1.160     2.848    win_status_OBUF[0]
    A17                  OBUF (Prop_obuf_I_O)         1.209     4.057 r  win_status_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.057    win_status[0]
    A17                                                               r  win_status[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 key[1]
                            (input port)
  Destination:            keypad/vertical_inputs_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.388ns  (logic 1.581ns (36.041%)  route 2.806ns (63.959%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.975ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.975ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M3                                                0.000     0.000 r  key[1] (INOUT)
                         net (fo=1, unset)            0.000     0.000    key_IOBUF[1]_inst/IO
    M3                   IBUF (Prop_ibuf_I_O)         1.457     1.457 r  key_IOBUF[1]_inst/IBUF/O
                         net (fo=1, routed)           2.806     4.264    keypad/key_IBUF[0]
    SLICE_X31Y102        LUT3 (Prop_lut3_I2_O)        0.124     4.388 r  keypad/vertical_inputs[1]_i_1/O
                         net (fo=1, routed)           0.000     4.388    keypad/vertical_inputs[1]_i_1_n_0
    SLICE_X31Y102        FDRE                                         r  keypad/vertical_inputs_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=711, routed)         1.610     4.975    keypad/clk_IBUF_BUFG
    SLICE_X31Y102        FDRE                                         r  keypad/vertical_inputs_reg[1]/C

Slack:                    inf
  Source:                 key[2]
                            (input port)
  Destination:            keypad/vertical_inputs_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.297ns  (logic 1.572ns (36.599%)  route 2.724ns (63.401%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.975ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.975ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L3                                                0.000     0.000 r  key[2] (INOUT)
                         net (fo=1, unset)            0.000     0.000    key_IOBUF[2]_inst/IO
    L3                   IBUF (Prop_ibuf_I_O)         1.448     1.448 r  key_IOBUF[2]_inst/IBUF/O
                         net (fo=1, routed)           2.724     4.173    keypad/key_IBUF[1]
    SLICE_X32Y102        LUT3 (Prop_lut3_I2_O)        0.124     4.297 r  keypad/vertical_inputs[2]_i_1/O
                         net (fo=1, routed)           0.000     4.297    keypad/vertical_inputs[2]_i_1_n_0
    SLICE_X32Y102        FDRE                                         r  keypad/vertical_inputs_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=711, routed)         1.610     4.975    keypad/clk_IBUF_BUFG
    SLICE_X32Y102        FDRE                                         r  keypad/vertical_inputs_reg[2]/C

Slack:                    inf
  Source:                 key[3]
                            (input port)
  Destination:            keypad/vertical_inputs_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.234ns  (logic 1.607ns (37.955%)  route 2.627ns (62.045%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.975ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.975ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  key[3] (INOUT)
                         net (fo=1, unset)            0.000     0.000    key_IOBUF[3]_inst/IO
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  key_IOBUF[3]_inst/IBUF/O
                         net (fo=1, routed)           2.627     4.084    keypad/key_IBUF[2]
    SLICE_X32Y102        LUT3 (Prop_lut3_I2_O)        0.150     4.234 r  keypad/vertical_inputs[3]_i_1/O
                         net (fo=1, routed)           0.000     4.234    keypad/vertical_inputs[3]_i_1_n_0
    SLICE_X32Y102        FDRE                                         r  keypad/vertical_inputs_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=711, routed)         1.610     4.975    keypad/clk_IBUF_BUFG
    SLICE_X32Y102        FDRE                                         r  keypad/vertical_inputs_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 key[3]
                            (input port)
  Destination:            keypad/vertical_inputs_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.376ns  (logic 0.270ns (19.624%)  route 1.106ns (80.376%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.067ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  key[3] (INOUT)
                         net (fo=1, unset)            0.000     0.000    key_IOBUF[3]_inst/IO
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  key_IOBUF[3]_inst/IBUF/O
                         net (fo=1, routed)           1.106     1.331    keypad/key_IBUF[2]
    SLICE_X32Y102        LUT3 (Prop_lut3_I2_O)        0.045     1.376 r  keypad/vertical_inputs[3]_i_1/O
                         net (fo=1, routed)           0.000     1.376    keypad/vertical_inputs[3]_i_1_n_0
    SLICE_X32Y102        FDRE                                         r  keypad/vertical_inputs_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=711, routed)         0.917     2.067    keypad/clk_IBUF_BUFG
    SLICE_X32Y102        FDRE                                         r  keypad/vertical_inputs_reg[3]/C

Slack:                    inf
  Source:                 key[2]
                            (input port)
  Destination:            keypad/vertical_inputs_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.451ns  (logic 0.262ns (18.036%)  route 1.189ns (81.964%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.067ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L3                                                0.000     0.000 r  key[2] (INOUT)
                         net (fo=1, unset)            0.000     0.000    key_IOBUF[2]_inst/IO
    L3                   IBUF (Prop_ibuf_I_O)         0.217     0.217 r  key_IOBUF[2]_inst/IBUF/O
                         net (fo=1, routed)           1.189     1.406    keypad/key_IBUF[1]
    SLICE_X32Y102        LUT3 (Prop_lut3_I2_O)        0.045     1.451 r  keypad/vertical_inputs[2]_i_1/O
                         net (fo=1, routed)           0.000     1.451    keypad/vertical_inputs[2]_i_1_n_0
    SLICE_X32Y102        FDRE                                         r  keypad/vertical_inputs_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=711, routed)         0.917     2.067    keypad/clk_IBUF_BUFG
    SLICE_X32Y102        FDRE                                         r  keypad/vertical_inputs_reg[2]/C

Slack:                    inf
  Source:                 key[1]
                            (input port)
  Destination:            keypad/vertical_inputs_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.466ns  (logic 0.270ns (18.451%)  route 1.195ns (81.549%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.067ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M3                                                0.000     0.000 r  key[1] (INOUT)
                         net (fo=1, unset)            0.000     0.000    key_IOBUF[1]_inst/IO
    M3                   IBUF (Prop_ibuf_I_O)         0.225     0.225 r  key_IOBUF[1]_inst/IBUF/O
                         net (fo=1, routed)           1.195     1.421    keypad/key_IBUF[0]
    SLICE_X31Y102        LUT3 (Prop_lut3_I2_O)        0.045     1.466 r  keypad/vertical_inputs[1]_i_1/O
                         net (fo=1, routed)           0.000     1.466    keypad/vertical_inputs[1]_i_1_n_0
    SLICE_X31Y102        FDRE                                         r  keypad/vertical_inputs_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=711, routed)         0.917     2.067    keypad/clk_IBUF_BUFG
    SLICE_X31Y102        FDRE                                         r  keypad/vertical_inputs_reg[1]/C





