Source Block: hdl/library/jesd204/jesd204_common/jesd204_lmfc.v@91:103@HdlStmProcess

reg lmfc_clk_p1 = 1'b1;

reg lmfc_active = 1'b0;

always @(posedge clk) begin
  sysref_r <= sysref;
end

/*
 * Unfortunately setup and hold are often ignored on the sysref signal relative
 * to the device clock. The device will often still work fine, just not
 * deterministic. Reduce the probability that the meta-stability creeps into the

Diff Content:
- 96 always @(posedge clk) begin
- 97   sysref_r <= sysref;
- 98 end

Clone Blocks:
