$comment
	File created using the following command:
		vcd file multiply_4bit.msim.vcd -direction
$end
$date
	Thu Sep 18 19:38:24 2025
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module multiply_4bit_vlg_vec_tst $end
$var reg 4 ! a [3:0] $end
$var reg 4 " b [3:0] $end
$var wire 1 # mul_out [7] $end
$var wire 1 $ mul_out [6] $end
$var wire 1 % mul_out [5] $end
$var wire 1 & mul_out [4] $end
$var wire 1 ' mul_out [3] $end
$var wire 1 ( mul_out [2] $end
$var wire 1 ) mul_out [1] $end
$var wire 1 * mul_out [0] $end
$var wire 1 + sampler $end
$scope module i1 $end
$var wire 1 , gnd $end
$var wire 1 - vcc $end
$var wire 1 . unknown $end
$var tri1 1 / devclrn $end
$var tri1 1 0 devpor $end
$var tri1 1 1 devoe $end
$var wire 1 2 mul_out[0]~output_o $end
$var wire 1 3 mul_out[1]~output_o $end
$var wire 1 4 mul_out[2]~output_o $end
$var wire 1 5 mul_out[3]~output_o $end
$var wire 1 6 mul_out[4]~output_o $end
$var wire 1 7 mul_out[5]~output_o $end
$var wire 1 8 mul_out[6]~output_o $end
$var wire 1 9 mul_out[7]~output_o $end
$var wire 1 : b[0]~input_o $end
$var wire 1 ; a[0]~input_o $end
$var wire 1 < a[1]~input_o $end
$var wire 1 = b[1]~input_o $end
$var wire 1 > c0|f0|s~0_combout $end
$var wire 1 ? c0|f0|g~combout $end
$var wire 1 @ a[2]~input_o $end
$var wire 1 A c0|f1|s~combout $end
$var wire 1 B b[2]~input_o $end
$var wire 1 C c1|f0|s~0_combout $end
$var wire 1 D c1|f0|g~combout $end
$var wire 1 E a[3]~input_o $end
$var wire 1 F c0|f2|s~0_combout $end
$var wire 1 G c0|c0|c_middle~8_combout $end
$var wire 1 H c1|f1|s~combout $end
$var wire 1 I b[3]~input_o $end
$var wire 1 J c2|f0|s~0_combout $end
$var wire 1 K c1|c0|c_middle~0_combout $end
$var wire 1 L c2|f0|g~combout $end
$var wire 1 M c0|c0|c_middle~5_combout $end
$var wire 1 N c0|c0|c_middle~9_combout $end
$var wire 1 O c1|f2|s~4_combout $end
$var wire 1 P c2|f1|s~combout $end
$var wire 1 Q c2|c0|c_middle~0_combout $end
$var wire 1 R c0|c0|cout~0_combout $end
$var wire 1 S generate_mx_uout:0:unit_mout|uout[3]~0_combout $end
$var wire 1 T c0|c0|cout~1_combout $end
$var wire 1 U c1|f3|s~2_combout $end
$var wire 1 V c1|f2|p~combout $end
$var wire 1 W c1|c0|c_middle~2_combout $end
$var wire 1 X c1|f1|g~0_combout $end
$var wire 1 Y c1|c0|c_middle~1_combout $end
$var wire 1 Z c1|c0|c_middle~3_combout $end
$var wire 1 [ c2|f2|s~combout $end
$var wire 1 \ c2|f2|p~2_combout $end
$var wire 1 ] c2|f1|g~0_combout $end
$var wire 1 ^ c2|c0|c_middle~1_combout $end
$var wire 1 _ c2|c0|c_middle~2_combout $end
$var wire 1 ` generate_mx_uout:2:unit_mout|uout[3]~0_combout $end
$var wire 1 a c1|c0|cout~10_combout $end
$var wire 1 b c1|c0|cout~3_combout $end
$var wire 1 c c1|c0|cout~11_combout $end
$var wire 1 d c2|f3|s~4_combout $end
$var wire 1 e c2|f3|s~combout $end
$var wire 1 f c2|c0|cout~17_combout $end
$var wire 1 g c2|c0|cout~18_combout $end
$var wire 1 h c2|c0|cout~11_combout $end
$var wire 1 i c2|c0|cout~10_combout $end
$var wire 1 j c2|c0|cout~15_combout $end
$var wire 1 k c2|c0|cout~16_combout $end
$var wire 1 l generate_mx_uout:1:unit_mout|uout [3] $end
$var wire 1 m generate_mx_uout:1:unit_mout|uout [2] $end
$var wire 1 n generate_mx_uout:1:unit_mout|uout [1] $end
$var wire 1 o generate_mx_uout:1:unit_mout|uout [0] $end
$var wire 1 p generate_mx_uout:0:unit_mout|uout [3] $end
$var wire 1 q generate_mx_uout:0:unit_mout|uout [2] $end
$var wire 1 r generate_mx_uout:0:unit_mout|uout [1] $end
$var wire 1 s generate_mx_uout:0:unit_mout|uout [0] $end
$var wire 1 t generate_mx_uout:3:unit_mout|uout [3] $end
$var wire 1 u generate_mx_uout:3:unit_mout|uout [2] $end
$var wire 1 v generate_mx_uout:3:unit_mout|uout [1] $end
$var wire 1 w generate_mx_uout:3:unit_mout|uout [0] $end
$var wire 1 x generate_mx_uout:2:unit_mout|uout [3] $end
$var wire 1 y generate_mx_uout:2:unit_mout|uout [2] $end
$var wire 1 z generate_mx_uout:2:unit_mout|uout [1] $end
$var wire 1 { generate_mx_uout:2:unit_mout|uout [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b11 !
b11 "
1*
0)
0(
1'
0&
0%
0$
0#
x+
0,
1-
x.
1/
10
11
12
03
04
15
06
07
08
09
1:
1;
1<
1=
0>
1?
0@
0A
0B
0C
0D
0E
0F
1G
1H
0I
1J
0K
0L
0M
0N
0O
0P
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
0[
0\
0]
0^
0_
0`
0a
1b
0c
0d
0e
1f
0g
1h
1i
0j
0k
zo
zn
zm
0l
1s
zr
0q
zp
zw
0v
0u
0t
z{
0z
0y
zx
$end
#1000000
