Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Mon Dec  5 11:58:28 2022
| Host         : HC-R7000 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file src_control_sets_placed.rpt
| Design       : src
| Device       : xc7z015
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    18 |
| Unused register locations in slices containing registers |    58 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              40 |           15 |
| No           | No                    | Yes                    |              31 |           14 |
| No           | Yes                   | No                     |              83 |           28 |
| Yes          | No                    | No                     |               5 |            3 |
| Yes          | No                    | Yes                    |              10 |            5 |
| Yes          | Yes                   | No                     |              45 |           17 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+------------------+----------------+
|        Clock Signal       |                                           Enable Signal                                          |                                    Set/Reset Signal                                   | Slice Load Count | Bel Load Count |
+---------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+------------------+----------------+
|  sys_clk_u0/inst/clk_out2 | hdmi_image_gen/hs_i_1_n_0                                                                        | hdmi_image_gen/hs                                                                     |                1 |              1 |
|  sys_clk_u0/inst/clk_out1 | i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state                           | i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/core_cmd_reg[3]        |                3 |              4 |
|  sys_clk_u0/inst/clk_out1 | i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[13]_i_1_n_0            | i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA_reg[0]_0          |                3 |              4 |
|  sys_clk_u0/inst/clk_out2 |                                                                                                  |                                                                                       |                2 |              4 |
|  sys_clk_u0/inst/clk_out1 |                                                                                                  | i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state1               |                3 |              5 |
|  sys_clk_u0/inst/clk_out1 | i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/FSM_sequential_c_state[4]_i_1_n_0 |                                                                                       |                3 |              5 |
|  sys_clk_u0/inst/clk_out1 | i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt                                             | i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA_reg[0]_0          |                2 |              8 |
|  sys_clk_u0/inst/clk_out1 |                                                                                                  | i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[13]_i_1_n_0 |                5 |              9 |
|  sys_clk_u0/inst/clk_out1 | i2c_config_m0/i2c_master_top_m0/E[0]                                                             | i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA_reg[0]_0          |                5 |             10 |
|  hdmi_vs_OBUF_BUFG        |                                                                                                  |                                                                                       |                3 |             12 |
|  hdmi_vs_OBUF_BUFG        |                                                                                                  | hdmi_image_gen/frame_s_cnt[11]_i_1_n_0                                                |                3 |             12 |
|  hdmi_vs_OBUF_BUFG        |                                                                                                  | hdmi_image_gen/frame_h_cnt[11]_i_1_n_0                                                |                4 |             12 |
|  sys_clk_u0/inst/clk_out2 |                                                                                                  | hdmi_image_gen/h_cnt[11]_i_1_n_0                                                      |                4 |             12 |
|  sys_clk_u0/inst/clk_out2 | hdmi_image_gen/hs                                                                                | hdmi_image_gen/v_cnt[11]_i_1_n_0                                                      |                4 |             12 |
|  sys_clk_u0/inst/clk_out1 | i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_2_n_0                   | i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_1_n_0        |                4 |             16 |
|  sys_clk_u0/inst/clk_out1 |                                                                                                  |                                                                                       |               10 |             24 |
|  sys_clk_u0/inst/clk_out2 |                                                                                                  | hdmi_image_gen/rgb_r[7]_i_1_n_0                                                       |                5 |             24 |
|  sys_clk_u0/inst/clk_out1 |                                                                                                  | i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA_reg[0]_0          |               18 |             40 |
+---------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     1 |
| 4      |                     3 |
| 5      |                     2 |
| 8      |                     1 |
| 9      |                     1 |
| 10     |                     1 |
| 12     |                     5 |
| 16+    |                     4 |
+--------+-----------------------+


