/* SPDX-License-Identifier: MIT
 *
 * Copyright 2016-2020 HabanaLabs, Ltd.
 * All Rights Reserved.
 *
 */

/************************************
 ** This is an auto-generated file **
 **       DO NOT EDIT BELOW        **
 ************************************/

#ifndef ASIC_REG_DCORE3_TPC0_QM_REGS_H_
#define ASIC_REG_DCORE3_TPC0_QM_REGS_H_

/*
 *****************************************
 *   DCORE3_TPC0_QM
 *   (Prototype: QMAN)
 *****************************************
 */

#define mmDCORE3_TPC0_QM_GLBL_CFG0 0x460A000

#define mmDCORE3_TPC0_QM_GLBL_CFG1 0x460A004

#define mmDCORE3_TPC0_QM_GLBL_CFG2 0x460A008

#define mmDCORE3_TPC0_QM_GLBL_ERR_CFG 0x460A00C

#define mmDCORE3_TPC0_QM_GLBL_ERR_CFG1 0x460A010

#define mmDCORE3_TPC0_QM_GLBL_ERR_ARC_HALT_EN 0x460A014

#define mmDCORE3_TPC0_QM_GLBL_AXCACHE 0x460A018

#define mmDCORE3_TPC0_QM_GLBL_STS0 0x460A01C

#define mmDCORE3_TPC0_QM_GLBL_STS1 0x460A020

#define mmDCORE3_TPC0_QM_GLBL_ERR_STS_0 0x460A024

#define mmDCORE3_TPC0_QM_GLBL_ERR_STS_1 0x460A028

#define mmDCORE3_TPC0_QM_GLBL_ERR_STS_2 0x460A02C

#define mmDCORE3_TPC0_QM_GLBL_ERR_STS_3 0x460A030

#define mmDCORE3_TPC0_QM_GLBL_ERR_STS_4 0x460A034

#define mmDCORE3_TPC0_QM_GLBL_ERR_MSG_EN_0 0x460A038

#define mmDCORE3_TPC0_QM_GLBL_ERR_MSG_EN_1 0x460A03C

#define mmDCORE3_TPC0_QM_GLBL_ERR_MSG_EN_2 0x460A040

#define mmDCORE3_TPC0_QM_GLBL_ERR_MSG_EN_3 0x460A044

#define mmDCORE3_TPC0_QM_GLBL_ERR_MSG_EN_4 0x460A048

#define mmDCORE3_TPC0_QM_GLBL_PROT 0x460A04C

#define mmDCORE3_TPC0_QM_PQ_BASE_LO_0 0x460A050

#define mmDCORE3_TPC0_QM_PQ_BASE_LO_1 0x460A054

#define mmDCORE3_TPC0_QM_PQ_BASE_LO_2 0x460A058

#define mmDCORE3_TPC0_QM_PQ_BASE_LO_3 0x460A05C

#define mmDCORE3_TPC0_QM_PQ_BASE_HI_0 0x460A060

#define mmDCORE3_TPC0_QM_PQ_BASE_HI_1 0x460A064

#define mmDCORE3_TPC0_QM_PQ_BASE_HI_2 0x460A068

#define mmDCORE3_TPC0_QM_PQ_BASE_HI_3 0x460A06C

#define mmDCORE3_TPC0_QM_PQ_SIZE_0 0x460A070

#define mmDCORE3_TPC0_QM_PQ_SIZE_1 0x460A074

#define mmDCORE3_TPC0_QM_PQ_SIZE_2 0x460A078

#define mmDCORE3_TPC0_QM_PQ_SIZE_3 0x460A07C

#define mmDCORE3_TPC0_QM_PQ_PI_0 0x460A080

#define mmDCORE3_TPC0_QM_PQ_PI_1 0x460A084

#define mmDCORE3_TPC0_QM_PQ_PI_2 0x460A088

#define mmDCORE3_TPC0_QM_PQ_PI_3 0x460A08C

#define mmDCORE3_TPC0_QM_PQ_CI_0 0x460A090

#define mmDCORE3_TPC0_QM_PQ_CI_1 0x460A094

#define mmDCORE3_TPC0_QM_PQ_CI_2 0x460A098

#define mmDCORE3_TPC0_QM_PQ_CI_3 0x460A09C

#define mmDCORE3_TPC0_QM_PQ_CFG0_0 0x460A0A0

#define mmDCORE3_TPC0_QM_PQ_CFG0_1 0x460A0A4

#define mmDCORE3_TPC0_QM_PQ_CFG0_2 0x460A0A8

#define mmDCORE3_TPC0_QM_PQ_CFG0_3 0x460A0AC

#define mmDCORE3_TPC0_QM_PQ_CFG1_0 0x460A0B0

#define mmDCORE3_TPC0_QM_PQ_CFG1_1 0x460A0B4

#define mmDCORE3_TPC0_QM_PQ_CFG1_2 0x460A0B8

#define mmDCORE3_TPC0_QM_PQ_CFG1_3 0x460A0BC

#define mmDCORE3_TPC0_QM_PQ_STS0_0 0x460A0C0

#define mmDCORE3_TPC0_QM_PQ_STS0_1 0x460A0C4

#define mmDCORE3_TPC0_QM_PQ_STS0_2 0x460A0C8

#define mmDCORE3_TPC0_QM_PQ_STS0_3 0x460A0CC

#define mmDCORE3_TPC0_QM_PQ_STS1_0 0x460A0D0

#define mmDCORE3_TPC0_QM_PQ_STS1_1 0x460A0D4

#define mmDCORE3_TPC0_QM_PQ_STS1_2 0x460A0D8

#define mmDCORE3_TPC0_QM_PQ_STS1_3 0x460A0DC

#define mmDCORE3_TPC0_QM_CQ_CFG0_0 0x460A0E0

#define mmDCORE3_TPC0_QM_CQ_CFG0_1 0x460A0E4

#define mmDCORE3_TPC0_QM_CQ_CFG0_2 0x460A0E8

#define mmDCORE3_TPC0_QM_CQ_CFG0_3 0x460A0EC

#define mmDCORE3_TPC0_QM_CQ_CFG0_4 0x460A0F0

#define mmDCORE3_TPC0_QM_CQ_STS0_0 0x460A0F4

#define mmDCORE3_TPC0_QM_CQ_STS0_1 0x460A0F8

#define mmDCORE3_TPC0_QM_CQ_STS0_2 0x460A0FC

#define mmDCORE3_TPC0_QM_CQ_STS0_3 0x460A100

#define mmDCORE3_TPC0_QM_CQ_STS0_4 0x460A104

#define mmDCORE3_TPC0_QM_CQ_CFG1_0 0x460A108

#define mmDCORE3_TPC0_QM_CQ_CFG1_1 0x460A10C

#define mmDCORE3_TPC0_QM_CQ_CFG1_2 0x460A110

#define mmDCORE3_TPC0_QM_CQ_CFG1_3 0x460A114

#define mmDCORE3_TPC0_QM_CQ_CFG1_4 0x460A118

#define mmDCORE3_TPC0_QM_CQ_STS1_0 0x460A11C

#define mmDCORE3_TPC0_QM_CQ_STS1_1 0x460A120

#define mmDCORE3_TPC0_QM_CQ_STS1_2 0x460A124

#define mmDCORE3_TPC0_QM_CQ_STS1_3 0x460A128

#define mmDCORE3_TPC0_QM_CQ_STS1_4 0x460A12C

#define mmDCORE3_TPC0_QM_CQ_PTR_LO_0 0x460A150

#define mmDCORE3_TPC0_QM_CQ_PTR_HI_0 0x460A154

#define mmDCORE3_TPC0_QM_CQ_TSIZE_0 0x460A158

#define mmDCORE3_TPC0_QM_CQ_CTL_0 0x460A15C

#define mmDCORE3_TPC0_QM_CQ_PTR_LO_1 0x460A160

#define mmDCORE3_TPC0_QM_CQ_PTR_HI_1 0x460A164

#define mmDCORE3_TPC0_QM_CQ_TSIZE_1 0x460A168

#define mmDCORE3_TPC0_QM_CQ_CTL_1 0x460A16C

#define mmDCORE3_TPC0_QM_CQ_PTR_LO_2 0x460A170

#define mmDCORE3_TPC0_QM_CQ_PTR_HI_2 0x460A174

#define mmDCORE3_TPC0_QM_CQ_TSIZE_2 0x460A178

#define mmDCORE3_TPC0_QM_CQ_CTL_2 0x460A17C

#define mmDCORE3_TPC0_QM_CQ_PTR_LO_3 0x460A180

#define mmDCORE3_TPC0_QM_CQ_PTR_HI_3 0x460A184

#define mmDCORE3_TPC0_QM_CQ_TSIZE_3 0x460A188

#define mmDCORE3_TPC0_QM_CQ_CTL_3 0x460A18C

#define mmDCORE3_TPC0_QM_CQ_PTR_LO_4 0x460A190

#define mmDCORE3_TPC0_QM_CQ_PTR_HI_4 0x460A194

#define mmDCORE3_TPC0_QM_CQ_TSIZE_4 0x460A198

#define mmDCORE3_TPC0_QM_CQ_CTL_4 0x460A19C

#define mmDCORE3_TPC0_QM_CQ_TSIZE_STS_0 0x460A1A0

#define mmDCORE3_TPC0_QM_CQ_TSIZE_STS_1 0x460A1A4

#define mmDCORE3_TPC0_QM_CQ_TSIZE_STS_2 0x460A1A8

#define mmDCORE3_TPC0_QM_CQ_TSIZE_STS_3 0x460A1AC

#define mmDCORE3_TPC0_QM_CQ_TSIZE_STS_4 0x460A1B0

#define mmDCORE3_TPC0_QM_CQ_PTR_LO_STS_0 0x460A1B4

#define mmDCORE3_TPC0_QM_CQ_PTR_LO_STS_1 0x460A1B8

#define mmDCORE3_TPC0_QM_CQ_PTR_LO_STS_2 0x460A1BC

#define mmDCORE3_TPC0_QM_CQ_PTR_LO_STS_3 0x460A1C0

#define mmDCORE3_TPC0_QM_CQ_PTR_LO_STS_4 0x460A1C4

#define mmDCORE3_TPC0_QM_CQ_PTR_HI_STS_0 0x460A1C8

#define mmDCORE3_TPC0_QM_CQ_PTR_HI_STS_1 0x460A1CC

#define mmDCORE3_TPC0_QM_CQ_PTR_HI_STS_2 0x460A1D0

#define mmDCORE3_TPC0_QM_CQ_PTR_HI_STS_3 0x460A1D4

#define mmDCORE3_TPC0_QM_CQ_PTR_HI_STS_4 0x460A1D8

#define mmDCORE3_TPC0_QM_CQ_IFIFO_STS_0 0x460A1DC

#define mmDCORE3_TPC0_QM_CQ_IFIFO_STS_1 0x460A1E0

#define mmDCORE3_TPC0_QM_CQ_IFIFO_STS_2 0x460A1E4

#define mmDCORE3_TPC0_QM_CQ_IFIFO_STS_3 0x460A1E8

#define mmDCORE3_TPC0_QM_CQ_IFIFO_STS_4 0x460A1EC

#define mmDCORE3_TPC0_QM_CP_MSG_BASE0_ADDR_LO_0 0x460A1F0

#define mmDCORE3_TPC0_QM_CP_MSG_BASE0_ADDR_LO_1 0x460A1F4

#define mmDCORE3_TPC0_QM_CP_MSG_BASE0_ADDR_LO_2 0x460A1F8

#define mmDCORE3_TPC0_QM_CP_MSG_BASE0_ADDR_LO_3 0x460A1FC

#define mmDCORE3_TPC0_QM_CP_MSG_BASE0_ADDR_LO_4 0x460A200

#define mmDCORE3_TPC0_QM_CP_MSG_BASE0_ADDR_HI_0 0x460A204

#define mmDCORE3_TPC0_QM_CP_MSG_BASE0_ADDR_HI_1 0x460A208

#define mmDCORE3_TPC0_QM_CP_MSG_BASE0_ADDR_HI_2 0x460A20C

#define mmDCORE3_TPC0_QM_CP_MSG_BASE0_ADDR_HI_3 0x460A210

#define mmDCORE3_TPC0_QM_CP_MSG_BASE0_ADDR_HI_4 0x460A214

#define mmDCORE3_TPC0_QM_CP_MSG_BASE1_ADDR_LO_0 0x460A218

#define mmDCORE3_TPC0_QM_CP_MSG_BASE1_ADDR_LO_1 0x460A21C

#define mmDCORE3_TPC0_QM_CP_MSG_BASE1_ADDR_LO_2 0x460A220

#define mmDCORE3_TPC0_QM_CP_MSG_BASE1_ADDR_LO_3 0x460A224

#define mmDCORE3_TPC0_QM_CP_MSG_BASE1_ADDR_LO_4 0x460A228

#define mmDCORE3_TPC0_QM_CP_MSG_BASE1_ADDR_HI_0 0x460A22C

#define mmDCORE3_TPC0_QM_CP_MSG_BASE1_ADDR_HI_1 0x460A230

#define mmDCORE3_TPC0_QM_CP_MSG_BASE1_ADDR_HI_2 0x460A234

#define mmDCORE3_TPC0_QM_CP_MSG_BASE1_ADDR_HI_3 0x460A238

#define mmDCORE3_TPC0_QM_CP_MSG_BASE1_ADDR_HI_4 0x460A23C

#define mmDCORE3_TPC0_QM_CP_MSG_BASE2_ADDR_LO_0 0x460A240

#define mmDCORE3_TPC0_QM_CP_MSG_BASE2_ADDR_LO_1 0x460A244

#define mmDCORE3_TPC0_QM_CP_MSG_BASE2_ADDR_LO_2 0x460A248

#define mmDCORE3_TPC0_QM_CP_MSG_BASE2_ADDR_LO_3 0x460A24C

#define mmDCORE3_TPC0_QM_CP_MSG_BASE2_ADDR_LO_4 0x460A250

#define mmDCORE3_TPC0_QM_CP_MSG_BASE2_ADDR_HI_0 0x460A254

#define mmDCORE3_TPC0_QM_CP_MSG_BASE2_ADDR_HI_1 0x460A258

#define mmDCORE3_TPC0_QM_CP_MSG_BASE2_ADDR_HI_2 0x460A25C

#define mmDCORE3_TPC0_QM_CP_MSG_BASE2_ADDR_HI_3 0x460A260

#define mmDCORE3_TPC0_QM_CP_MSG_BASE2_ADDR_HI_4 0x460A264

#define mmDCORE3_TPC0_QM_CP_MSG_BASE3_ADDR_LO_0 0x460A268

#define mmDCORE3_TPC0_QM_CP_MSG_BASE3_ADDR_LO_1 0x460A26C

#define mmDCORE3_TPC0_QM_CP_MSG_BASE3_ADDR_LO_2 0x460A270

#define mmDCORE3_TPC0_QM_CP_MSG_BASE3_ADDR_LO_3 0x460A274

#define mmDCORE3_TPC0_QM_CP_MSG_BASE3_ADDR_LO_4 0x460A278

#define mmDCORE3_TPC0_QM_CP_MSG_BASE3_ADDR_HI_0 0x460A27C

#define mmDCORE3_TPC0_QM_CP_MSG_BASE3_ADDR_HI_1 0x460A280

#define mmDCORE3_TPC0_QM_CP_MSG_BASE3_ADDR_HI_2 0x460A284

#define mmDCORE3_TPC0_QM_CP_MSG_BASE3_ADDR_HI_3 0x460A288

#define mmDCORE3_TPC0_QM_CP_MSG_BASE3_ADDR_HI_4 0x460A28C

#define mmDCORE3_TPC0_QM_CP_FENCE0_RDATA_0 0x460A290

#define mmDCORE3_TPC0_QM_CP_FENCE0_RDATA_1 0x460A294

#define mmDCORE3_TPC0_QM_CP_FENCE0_RDATA_2 0x460A298

#define mmDCORE3_TPC0_QM_CP_FENCE0_RDATA_3 0x460A29C

#define mmDCORE3_TPC0_QM_CP_FENCE0_RDATA_4 0x460A2A0

#define mmDCORE3_TPC0_QM_CP_FENCE1_RDATA_0 0x460A2A4

#define mmDCORE3_TPC0_QM_CP_FENCE1_RDATA_1 0x460A2A8

#define mmDCORE3_TPC0_QM_CP_FENCE1_RDATA_2 0x460A2AC

#define mmDCORE3_TPC0_QM_CP_FENCE1_RDATA_3 0x460A2B0

#define mmDCORE3_TPC0_QM_CP_FENCE1_RDATA_4 0x460A2B4

#define mmDCORE3_TPC0_QM_CP_FENCE2_RDATA_0 0x460A2B8

#define mmDCORE3_TPC0_QM_CP_FENCE2_RDATA_1 0x460A2BC

#define mmDCORE3_TPC0_QM_CP_FENCE2_RDATA_2 0x460A2C0

#define mmDCORE3_TPC0_QM_CP_FENCE2_RDATA_3 0x460A2C4

#define mmDCORE3_TPC0_QM_CP_FENCE2_RDATA_4 0x460A2C8

#define mmDCORE3_TPC0_QM_CP_FENCE3_RDATA_0 0x460A2CC

#define mmDCORE3_TPC0_QM_CP_FENCE3_RDATA_1 0x460A2D0

#define mmDCORE3_TPC0_QM_CP_FENCE3_RDATA_2 0x460A2D4

#define mmDCORE3_TPC0_QM_CP_FENCE3_RDATA_3 0x460A2D8

#define mmDCORE3_TPC0_QM_CP_FENCE3_RDATA_4 0x460A2DC

#define mmDCORE3_TPC0_QM_CP_FENCE0_CNT_0 0x460A2E0

#define mmDCORE3_TPC0_QM_CP_FENCE0_CNT_1 0x460A2E4

#define mmDCORE3_TPC0_QM_CP_FENCE0_CNT_2 0x460A2E8

#define mmDCORE3_TPC0_QM_CP_FENCE0_CNT_3 0x460A2EC

#define mmDCORE3_TPC0_QM_CP_FENCE0_CNT_4 0x460A2F0

#define mmDCORE3_TPC0_QM_CP_FENCE1_CNT_0 0x460A2F4

#define mmDCORE3_TPC0_QM_CP_FENCE1_CNT_1 0x460A2F8

#define mmDCORE3_TPC0_QM_CP_FENCE1_CNT_2 0x460A2FC

#define mmDCORE3_TPC0_QM_CP_FENCE1_CNT_3 0x460A300

#define mmDCORE3_TPC0_QM_CP_FENCE1_CNT_4 0x460A304

#define mmDCORE3_TPC0_QM_CP_FENCE2_CNT_0 0x460A308

#define mmDCORE3_TPC0_QM_CP_FENCE2_CNT_1 0x460A30C

#define mmDCORE3_TPC0_QM_CP_FENCE2_CNT_2 0x460A310

#define mmDCORE3_TPC0_QM_CP_FENCE2_CNT_3 0x460A314

#define mmDCORE3_TPC0_QM_CP_FENCE2_CNT_4 0x460A318

#define mmDCORE3_TPC0_QM_CP_FENCE3_CNT_0 0x460A31C

#define mmDCORE3_TPC0_QM_CP_FENCE3_CNT_1 0x460A320

#define mmDCORE3_TPC0_QM_CP_FENCE3_CNT_2 0x460A324

#define mmDCORE3_TPC0_QM_CP_FENCE3_CNT_3 0x460A328

#define mmDCORE3_TPC0_QM_CP_FENCE3_CNT_4 0x460A32C

#define mmDCORE3_TPC0_QM_CP_BARRIER_CFG 0x460A330

#define mmDCORE3_TPC0_QM_CP_LDMA_SRC_BASE_LO_OFFSET 0x460A334

#define mmDCORE3_TPC0_QM_CP_LDMA_DST_BASE_LO_OFFSET 0x460A338

#define mmDCORE3_TPC0_QM_CP_LDMA_TSIZE_OFFSET 0x460A33C

#define mmDCORE3_TPC0_QM_CP_CQ_PTR_LO_OFFSET_0 0x460A340

#define mmDCORE3_TPC0_QM_CP_CQ_PTR_LO_OFFSET_1 0x460A344

#define mmDCORE3_TPC0_QM_CP_CQ_PTR_LO_OFFSET_2 0x460A348

#define mmDCORE3_TPC0_QM_CP_CQ_PTR_LO_OFFSET_3 0x460A34C

#define mmDCORE3_TPC0_QM_CP_CQ_PTR_LO_OFFSET_4 0x460A350

#define mmDCORE3_TPC0_QM_CP_STS_0 0x460A368

#define mmDCORE3_TPC0_QM_CP_STS_1 0x460A36C

#define mmDCORE3_TPC0_QM_CP_STS_2 0x460A370

#define mmDCORE3_TPC0_QM_CP_STS_3 0x460A374

#define mmDCORE3_TPC0_QM_CP_STS_4 0x460A378

#define mmDCORE3_TPC0_QM_CP_CURRENT_INST_LO_0 0x460A37C

#define mmDCORE3_TPC0_QM_CP_CURRENT_INST_LO_1 0x460A380

#define mmDCORE3_TPC0_QM_CP_CURRENT_INST_LO_2 0x460A384

#define mmDCORE3_TPC0_QM_CP_CURRENT_INST_LO_3 0x460A388

#define mmDCORE3_TPC0_QM_CP_CURRENT_INST_LO_4 0x460A38C

#define mmDCORE3_TPC0_QM_CP_CURRENT_INST_HI_0 0x460A390

#define mmDCORE3_TPC0_QM_CP_CURRENT_INST_HI_1 0x460A394

#define mmDCORE3_TPC0_QM_CP_CURRENT_INST_HI_2 0x460A398

#define mmDCORE3_TPC0_QM_CP_CURRENT_INST_HI_3 0x460A39C

#define mmDCORE3_TPC0_QM_CP_CURRENT_INST_HI_4 0x460A3A0

#define mmDCORE3_TPC0_QM_CP_PRED_0 0x460A3A4

#define mmDCORE3_TPC0_QM_CP_PRED_1 0x460A3A8

#define mmDCORE3_TPC0_QM_CP_PRED_2 0x460A3AC

#define mmDCORE3_TPC0_QM_CP_PRED_3 0x460A3B0

#define mmDCORE3_TPC0_QM_CP_PRED_4 0x460A3B4

#define mmDCORE3_TPC0_QM_CP_PRED_UPEN_0 0x460A3B8

#define mmDCORE3_TPC0_QM_CP_PRED_UPEN_1 0x460A3BC

#define mmDCORE3_TPC0_QM_CP_PRED_UPEN_2 0x460A3C0

#define mmDCORE3_TPC0_QM_CP_PRED_UPEN_3 0x460A3C4

#define mmDCORE3_TPC0_QM_CP_PRED_UPEN_4 0x460A3C8

#define mmDCORE3_TPC0_QM_CP_DBG_0_0 0x460A3CC

#define mmDCORE3_TPC0_QM_CP_DBG_0_1 0x460A3D0

#define mmDCORE3_TPC0_QM_CP_DBG_0_2 0x460A3D4

#define mmDCORE3_TPC0_QM_CP_DBG_0_3 0x460A3D8

#define mmDCORE3_TPC0_QM_CP_DBG_0_4 0x460A3DC

#define mmDCORE3_TPC0_QM_CP_CPDMA_UP_CRED_0 0x460A3E0

#define mmDCORE3_TPC0_QM_CP_CPDMA_UP_CRED_1 0x460A3E4

#define mmDCORE3_TPC0_QM_CP_CPDMA_UP_CRED_2 0x460A3E8

#define mmDCORE3_TPC0_QM_CP_CPDMA_UP_CRED_3 0x460A3EC

#define mmDCORE3_TPC0_QM_CP_CPDMA_UP_CRED_4 0x460A3F0

#define mmDCORE3_TPC0_QM_CP_IN_DATA_LO_0 0x460A3F4

#define mmDCORE3_TPC0_QM_CP_IN_DATA_LO_1 0x460A3F8

#define mmDCORE3_TPC0_QM_CP_IN_DATA_LO_2 0x460A3FC

#define mmDCORE3_TPC0_QM_CP_IN_DATA_LO_3 0x460A400

#define mmDCORE3_TPC0_QM_CP_IN_DATA_LO_4 0x460A404

#define mmDCORE3_TPC0_QM_CP_IN_DATA_HI_0 0x460A408

#define mmDCORE3_TPC0_QM_CP_IN_DATA_HI_1 0x460A40C

#define mmDCORE3_TPC0_QM_CP_IN_DATA_HI_2 0x460A410

#define mmDCORE3_TPC0_QM_CP_IN_DATA_HI_3 0x460A414

#define mmDCORE3_TPC0_QM_CP_IN_DATA_HI_4 0x460A418

#define mmDCORE3_TPC0_QM_PQC_HBW_BASE_LO_0 0x460A41C

#define mmDCORE3_TPC0_QM_PQC_HBW_BASE_LO_1 0x460A420

#define mmDCORE3_TPC0_QM_PQC_HBW_BASE_LO_2 0x460A424

#define mmDCORE3_TPC0_QM_PQC_HBW_BASE_LO_3 0x460A428

#define mmDCORE3_TPC0_QM_PQC_HBW_BASE_HI_0 0x460A42C

#define mmDCORE3_TPC0_QM_PQC_HBW_BASE_HI_1 0x460A430

#define mmDCORE3_TPC0_QM_PQC_HBW_BASE_HI_2 0x460A434

#define mmDCORE3_TPC0_QM_PQC_HBW_BASE_HI_3 0x460A438

#define mmDCORE3_TPC0_QM_PQC_SIZE_0 0x460A43C

#define mmDCORE3_TPC0_QM_PQC_SIZE_1 0x460A440

#define mmDCORE3_TPC0_QM_PQC_SIZE_2 0x460A444

#define mmDCORE3_TPC0_QM_PQC_SIZE_3 0x460A448

#define mmDCORE3_TPC0_QM_PQC_PI_0 0x460A44C

#define mmDCORE3_TPC0_QM_PQC_PI_1 0x460A450

#define mmDCORE3_TPC0_QM_PQC_PI_2 0x460A454

#define mmDCORE3_TPC0_QM_PQC_PI_3 0x460A458

#define mmDCORE3_TPC0_QM_PQC_LBW_WDATA_0 0x460A45C

#define mmDCORE3_TPC0_QM_PQC_LBW_WDATA_1 0x460A460

#define mmDCORE3_TPC0_QM_PQC_LBW_WDATA_2 0x460A464

#define mmDCORE3_TPC0_QM_PQC_LBW_WDATA_3 0x460A468

#define mmDCORE3_TPC0_QM_PQC_LBW_BASE_LO_0 0x460A46C

#define mmDCORE3_TPC0_QM_PQC_LBW_BASE_LO_1 0x460A470

#define mmDCORE3_TPC0_QM_PQC_LBW_BASE_LO_2 0x460A474

#define mmDCORE3_TPC0_QM_PQC_LBW_BASE_LO_3 0x460A478

#define mmDCORE3_TPC0_QM_PQC_LBW_BASE_HI_0 0x460A47C

#define mmDCORE3_TPC0_QM_PQC_LBW_BASE_HI_1 0x460A480

#define mmDCORE3_TPC0_QM_PQC_LBW_BASE_HI_2 0x460A484

#define mmDCORE3_TPC0_QM_PQC_LBW_BASE_HI_3 0x460A488

#define mmDCORE3_TPC0_QM_PQC_CFG 0x460A48C

#define mmDCORE3_TPC0_QM_PQC_SECURE_PUSH_IND 0x460A490

#define mmDCORE3_TPC0_QM_ARB_MASK 0x460A4A0

#define mmDCORE3_TPC0_QM_ARB_CFG_0 0x460A4A4

#define mmDCORE3_TPC0_QM_ARB_CHOICE_Q_PUSH 0x460A4A8

#define mmDCORE3_TPC0_QM_ARB_WRR_WEIGHT_0 0x460A4AC

#define mmDCORE3_TPC0_QM_ARB_WRR_WEIGHT_1 0x460A4B0

#define mmDCORE3_TPC0_QM_ARB_WRR_WEIGHT_2 0x460A4B4

#define mmDCORE3_TPC0_QM_ARB_WRR_WEIGHT_3 0x460A4B8

#define mmDCORE3_TPC0_QM_ARB_CFG_1 0x460A4BC

#define mmDCORE3_TPC0_QM_ARB_MST_AVAIL_CRED_0 0x460A4C0

#define mmDCORE3_TPC0_QM_ARB_MST_AVAIL_CRED_1 0x460A4C4

#define mmDCORE3_TPC0_QM_ARB_MST_AVAIL_CRED_2 0x460A4C8

#define mmDCORE3_TPC0_QM_ARB_MST_AVAIL_CRED_3 0x460A4CC

#define mmDCORE3_TPC0_QM_ARB_MST_AVAIL_CRED_4 0x460A4D0

#define mmDCORE3_TPC0_QM_ARB_MST_AVAIL_CRED_5 0x460A4D4

#define mmDCORE3_TPC0_QM_ARB_MST_AVAIL_CRED_6 0x460A4D8

#define mmDCORE3_TPC0_QM_ARB_MST_AVAIL_CRED_7 0x460A4DC

#define mmDCORE3_TPC0_QM_ARB_MST_AVAIL_CRED_8 0x460A4E0

#define mmDCORE3_TPC0_QM_ARB_MST_AVAIL_CRED_9 0x460A4E4

#define mmDCORE3_TPC0_QM_ARB_MST_AVAIL_CRED_10 0x460A4E8

#define mmDCORE3_TPC0_QM_ARB_MST_AVAIL_CRED_11 0x460A4EC

#define mmDCORE3_TPC0_QM_ARB_MST_AVAIL_CRED_12 0x460A4F0

#define mmDCORE3_TPC0_QM_ARB_MST_AVAIL_CRED_13 0x460A4F4

#define mmDCORE3_TPC0_QM_ARB_MST_AVAIL_CRED_14 0x460A4F8

#define mmDCORE3_TPC0_QM_ARB_MST_AVAIL_CRED_15 0x460A4FC

#define mmDCORE3_TPC0_QM_ARB_MST_AVAIL_CRED_16 0x460A500

#define mmDCORE3_TPC0_QM_ARB_MST_AVAIL_CRED_17 0x460A504

#define mmDCORE3_TPC0_QM_ARB_MST_AVAIL_CRED_18 0x460A508

#define mmDCORE3_TPC0_QM_ARB_MST_AVAIL_CRED_19 0x460A50C

#define mmDCORE3_TPC0_QM_ARB_MST_AVAIL_CRED_20 0x460A510

#define mmDCORE3_TPC0_QM_ARB_MST_AVAIL_CRED_21 0x460A514

#define mmDCORE3_TPC0_QM_ARB_MST_AVAIL_CRED_22 0x460A518

#define mmDCORE3_TPC0_QM_ARB_MST_AVAIL_CRED_23 0x460A51C

#define mmDCORE3_TPC0_QM_ARB_MST_AVAIL_CRED_24 0x460A520

#define mmDCORE3_TPC0_QM_ARB_MST_AVAIL_CRED_25 0x460A524

#define mmDCORE3_TPC0_QM_ARB_MST_AVAIL_CRED_26 0x460A528

#define mmDCORE3_TPC0_QM_ARB_MST_AVAIL_CRED_27 0x460A52C

#define mmDCORE3_TPC0_QM_ARB_MST_AVAIL_CRED_28 0x460A530

#define mmDCORE3_TPC0_QM_ARB_MST_AVAIL_CRED_29 0x460A534

#define mmDCORE3_TPC0_QM_ARB_MST_AVAIL_CRED_30 0x460A538

#define mmDCORE3_TPC0_QM_ARB_MST_AVAIL_CRED_31 0x460A53C

#define mmDCORE3_TPC0_QM_ARB_MST_AVAIL_CRED_32 0x460A540

#define mmDCORE3_TPC0_QM_ARB_MST_AVAIL_CRED_33 0x460A544

#define mmDCORE3_TPC0_QM_ARB_MST_AVAIL_CRED_34 0x460A548

#define mmDCORE3_TPC0_QM_ARB_MST_AVAIL_CRED_35 0x460A54C

#define mmDCORE3_TPC0_QM_ARB_MST_AVAIL_CRED_36 0x460A550

#define mmDCORE3_TPC0_QM_ARB_MST_AVAIL_CRED_37 0x460A554

#define mmDCORE3_TPC0_QM_ARB_MST_AVAIL_CRED_38 0x460A558

#define mmDCORE3_TPC0_QM_ARB_MST_AVAIL_CRED_39 0x460A55C

#define mmDCORE3_TPC0_QM_ARB_MST_AVAIL_CRED_40 0x460A560

#define mmDCORE3_TPC0_QM_ARB_MST_AVAIL_CRED_41 0x460A564

#define mmDCORE3_TPC0_QM_ARB_MST_AVAIL_CRED_42 0x460A568

#define mmDCORE3_TPC0_QM_ARB_MST_AVAIL_CRED_43 0x460A56C

#define mmDCORE3_TPC0_QM_ARB_MST_AVAIL_CRED_44 0x460A570

#define mmDCORE3_TPC0_QM_ARB_MST_AVAIL_CRED_45 0x460A574

#define mmDCORE3_TPC0_QM_ARB_MST_AVAIL_CRED_46 0x460A578

#define mmDCORE3_TPC0_QM_ARB_MST_AVAIL_CRED_47 0x460A57C

#define mmDCORE3_TPC0_QM_ARB_MST_AVAIL_CRED_48 0x460A580

#define mmDCORE3_TPC0_QM_ARB_MST_AVAIL_CRED_49 0x460A584

#define mmDCORE3_TPC0_QM_ARB_MST_AVAIL_CRED_50 0x460A588

#define mmDCORE3_TPC0_QM_ARB_MST_AVAIL_CRED_51 0x460A58C

#define mmDCORE3_TPC0_QM_ARB_MST_AVAIL_CRED_52 0x460A590

#define mmDCORE3_TPC0_QM_ARB_MST_AVAIL_CRED_53 0x460A594

#define mmDCORE3_TPC0_QM_ARB_MST_AVAIL_CRED_54 0x460A598

#define mmDCORE3_TPC0_QM_ARB_MST_AVAIL_CRED_55 0x460A59C

#define mmDCORE3_TPC0_QM_ARB_MST_AVAIL_CRED_56 0x460A5A0

#define mmDCORE3_TPC0_QM_ARB_MST_AVAIL_CRED_57 0x460A5A4

#define mmDCORE3_TPC0_QM_ARB_MST_AVAIL_CRED_58 0x460A5A8

#define mmDCORE3_TPC0_QM_ARB_MST_AVAIL_CRED_59 0x460A5AC

#define mmDCORE3_TPC0_QM_ARB_MST_AVAIL_CRED_60 0x460A5B0

#define mmDCORE3_TPC0_QM_ARB_MST_AVAIL_CRED_61 0x460A5B4

#define mmDCORE3_TPC0_QM_ARB_MST_AVAIL_CRED_62 0x460A5B8

#define mmDCORE3_TPC0_QM_ARB_MST_AVAIL_CRED_63 0x460A5BC

#define mmDCORE3_TPC0_QM_ARB_MST_CRED_INC 0x460A5E0

#define mmDCORE3_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_0 0x460A5E4

#define mmDCORE3_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_1 0x460A5E8

#define mmDCORE3_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_2 0x460A5EC

#define mmDCORE3_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_3 0x460A5F0

#define mmDCORE3_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_4 0x460A5F4

#define mmDCORE3_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_5 0x460A5F8

#define mmDCORE3_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_6 0x460A5FC

#define mmDCORE3_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_7 0x460A600

#define mmDCORE3_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_8 0x460A604

#define mmDCORE3_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_9 0x460A608

#define mmDCORE3_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_10 0x460A60C

#define mmDCORE3_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_11 0x460A610

#define mmDCORE3_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_12 0x460A614

#define mmDCORE3_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_13 0x460A618

#define mmDCORE3_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_14 0x460A61C

#define mmDCORE3_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_15 0x460A620

#define mmDCORE3_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_16 0x460A624

#define mmDCORE3_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_17 0x460A628

#define mmDCORE3_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_18 0x460A62C

#define mmDCORE3_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_19 0x460A630

#define mmDCORE3_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_20 0x460A634

#define mmDCORE3_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_21 0x460A638

#define mmDCORE3_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_22 0x460A63C

#define mmDCORE3_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_23 0x460A640

#define mmDCORE3_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_24 0x460A644

#define mmDCORE3_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_25 0x460A648

#define mmDCORE3_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_26 0x460A64C

#define mmDCORE3_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_27 0x460A650

#define mmDCORE3_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_28 0x460A654

#define mmDCORE3_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_29 0x460A658

#define mmDCORE3_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_30 0x460A65C

#define mmDCORE3_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_31 0x460A660

#define mmDCORE3_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_32 0x460A664

#define mmDCORE3_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_33 0x460A668

#define mmDCORE3_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_34 0x460A66C

#define mmDCORE3_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_35 0x460A670

#define mmDCORE3_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_36 0x460A674

#define mmDCORE3_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_37 0x460A678

#define mmDCORE3_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_38 0x460A67C

#define mmDCORE3_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_39 0x460A680

#define mmDCORE3_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_40 0x460A684

#define mmDCORE3_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_41 0x460A688

#define mmDCORE3_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_42 0x460A68C

#define mmDCORE3_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_43 0x460A690

#define mmDCORE3_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_44 0x460A694

#define mmDCORE3_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_45 0x460A698

#define mmDCORE3_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_46 0x460A69C

#define mmDCORE3_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_47 0x460A6A0

#define mmDCORE3_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_48 0x460A6A4

#define mmDCORE3_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_49 0x460A6A8

#define mmDCORE3_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_50 0x460A6AC

#define mmDCORE3_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_51 0x460A6B0

#define mmDCORE3_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_52 0x460A6B4

#define mmDCORE3_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_53 0x460A6B8

#define mmDCORE3_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_54 0x460A6BC

#define mmDCORE3_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_55 0x460A6C0

#define mmDCORE3_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_56 0x460A6C4

#define mmDCORE3_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_57 0x460A6C8

#define mmDCORE3_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_58 0x460A6CC

#define mmDCORE3_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_59 0x460A6D0

#define mmDCORE3_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_60 0x460A6D4

#define mmDCORE3_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_61 0x460A6D8

#define mmDCORE3_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_62 0x460A6DC

#define mmDCORE3_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_63 0x460A6E0

#define mmDCORE3_TPC0_QM_ARB_SLV_MASTER_INC_CRED_OFST 0x460A704

#define mmDCORE3_TPC0_QM_ARB_MST_SLAVE_EN 0x460A708

#define mmDCORE3_TPC0_QM_ARB_MST_SLAVE_EN_1 0x460A70C

#define mmDCORE3_TPC0_QM_ARB_SLV_CHOICE_WDT 0x460A710

#define mmDCORE3_TPC0_QM_ARB_SLV_ID 0x460A714

#define mmDCORE3_TPC0_QM_ARB_MST_QUIET_PER 0x460A718

#define mmDCORE3_TPC0_QM_ARB_MSG_MAX_INFLIGHT 0x460A744

#define mmDCORE3_TPC0_QM_ARB_BASE_LO 0x460A754

#define mmDCORE3_TPC0_QM_ARB_BASE_HI 0x460A758

#define mmDCORE3_TPC0_QM_ARB_STATE_STS 0x460A780

#define mmDCORE3_TPC0_QM_ARB_CHOICE_FULLNESS_STS 0x460A784

#define mmDCORE3_TPC0_QM_ARB_MSG_STS 0x460A788

#define mmDCORE3_TPC0_QM_ARB_SLV_CHOICE_Q_HEAD 0x460A78C

#define mmDCORE3_TPC0_QM_ARB_ERR_CAUSE 0x460A79C

#define mmDCORE3_TPC0_QM_ARB_ERR_MSG_EN 0x460A7A0

#define mmDCORE3_TPC0_QM_ARB_ERR_STS_DRP 0x460A7A8

#define mmDCORE3_TPC0_QM_ARB_MST_CRED_STS 0x460A7B0

#define mmDCORE3_TPC0_QM_ARB_MST_CRED_STS_1 0x460A7B4

#define mmDCORE3_TPC0_QM_CSMR_STRICT_PRIO_CFG 0x460A7FC

#define mmDCORE3_TPC0_QM_ARC_CQ_CFG0 0x460A800

#define mmDCORE3_TPC0_QM_ARC_CQ_CFG1 0x460A804

#define mmDCORE3_TPC0_QM_ARC_CQ_PTR_LO 0x460A808

#define mmDCORE3_TPC0_QM_ARC_CQ_PTR_HI 0x460A80C

#define mmDCORE3_TPC0_QM_ARC_CQ_TSIZE 0x460A810

#define mmDCORE3_TPC0_QM_ARC_CQ_CTL 0x460A814

#define mmDCORE3_TPC0_QM_ARC_CQ_IFIFO_STS 0x460A81C

#define mmDCORE3_TPC0_QM_ARC_CQ_STS0 0x460A820

#define mmDCORE3_TPC0_QM_ARC_CQ_STS1 0x460A824

#define mmDCORE3_TPC0_QM_ARC_CQ_TSIZE_STS 0x460A828

#define mmDCORE3_TPC0_QM_ARC_CQ_PTR_LO_STS 0x460A82C

#define mmDCORE3_TPC0_QM_ARC_CQ_PTR_HI_STS 0x460A830

#define mmDCORE3_TPC0_QM_CP_WR_ARC_ADDR_HI 0x460A834

#define mmDCORE3_TPC0_QM_CP_WR_ARC_ADDR_LO 0x460A838

#define mmDCORE3_TPC0_QM_ARC_CQ_IFIFO_MSG_BASE_HI 0x460A83C

#define mmDCORE3_TPC0_QM_ARC_CQ_IFIFO_MSG_BASE_LO 0x460A840

#define mmDCORE3_TPC0_QM_ARC_CQ_CTL_MSG_BASE_HI 0x460A844

#define mmDCORE3_TPC0_QM_ARC_CQ_CTL_MSG_BASE_LO 0x460A848

#define mmDCORE3_TPC0_QM_CQ_IFIFO_MSG_BASE_HI 0x460A84C

#define mmDCORE3_TPC0_QM_CQ_IFIFO_MSG_BASE_LO 0x460A850

#define mmDCORE3_TPC0_QM_CQ_CTL_MSG_BASE_HI 0x460A854

#define mmDCORE3_TPC0_QM_CQ_CTL_MSG_BASE_LO 0x460A858

#define mmDCORE3_TPC0_QM_ADDR_OVRD 0x460A85C

#define mmDCORE3_TPC0_QM_CQ_IFIFO_CI_0 0x460A860

#define mmDCORE3_TPC0_QM_CQ_IFIFO_CI_1 0x460A864

#define mmDCORE3_TPC0_QM_CQ_IFIFO_CI_2 0x460A868

#define mmDCORE3_TPC0_QM_CQ_IFIFO_CI_3 0x460A86C

#define mmDCORE3_TPC0_QM_CQ_IFIFO_CI_4 0x460A870

#define mmDCORE3_TPC0_QM_ARC_CQ_IFIFO_CI 0x460A874

#define mmDCORE3_TPC0_QM_CQ_CTL_CI_0 0x460A878

#define mmDCORE3_TPC0_QM_CQ_CTL_CI_1 0x460A87C

#define mmDCORE3_TPC0_QM_CQ_CTL_CI_2 0x460A880

#define mmDCORE3_TPC0_QM_CQ_CTL_CI_3 0x460A884

#define mmDCORE3_TPC0_QM_CQ_CTL_CI_4 0x460A888

#define mmDCORE3_TPC0_QM_ARC_CQ_CTL_CI 0x460A88C

#define mmDCORE3_TPC0_QM_CP_CFG 0x460A890

#define mmDCORE3_TPC0_QM_CP_EXT_SWITCH 0x460A894

#define mmDCORE3_TPC0_QM_CP_SWITCH_WD_SET 0x460A898

#define mmDCORE3_TPC0_QM_CP_SWITCH_WD 0x460A89C

#define mmDCORE3_TPC0_QM_ARC_LB_ADDR_BASE_LO 0x460A8A4

#define mmDCORE3_TPC0_QM_ARC_LB_ADDR_BASE_HI 0x460A8A8

#define mmDCORE3_TPC0_QM_ENGINE_BASE_ADDR_HI 0x460A8AC

#define mmDCORE3_TPC0_QM_ENGINE_BASE_ADDR_LO 0x460A8B0

#define mmDCORE3_TPC0_QM_ENGINE_ADDR_RANGE_SIZE 0x460A8B4

#define mmDCORE3_TPC0_QM_QM_ARC_AUX_BASE_ADDR_HI 0x460A8B8

#define mmDCORE3_TPC0_QM_QM_ARC_AUX_BASE_ADDR_LO 0x460A8BC

#define mmDCORE3_TPC0_QM_QM_BASE_ADDR_HI 0x460A8C0

#define mmDCORE3_TPC0_QM_QM_BASE_ADDR_LO 0x460A8C4

#define mmDCORE3_TPC0_QM_ARC_PQC_SECURE_PUSH_IND 0x460A8C8

#define mmDCORE3_TPC0_QM_PQC_STS_0_0 0x460A8D0

#define mmDCORE3_TPC0_QM_PQC_STS_0_1 0x460A8D4

#define mmDCORE3_TPC0_QM_PQC_STS_0_2 0x460A8D8

#define mmDCORE3_TPC0_QM_PQC_STS_0_3 0x460A8DC

#define mmDCORE3_TPC0_QM_PQC_STS_1_0 0x460A8E0

#define mmDCORE3_TPC0_QM_PQC_STS_1_1 0x460A8E4

#define mmDCORE3_TPC0_QM_PQC_STS_1_2 0x460A8E8

#define mmDCORE3_TPC0_QM_PQC_STS_1_3 0x460A8EC

#define mmDCORE3_TPC0_QM_SEI_STATUS 0x460A8F0

#define mmDCORE3_TPC0_QM_SEI_MASK 0x460A8F4

#define mmDCORE3_TPC0_QM_GLBL_ERR_ADDR_LO 0x460AD00

#define mmDCORE3_TPC0_QM_GLBL_ERR_ADDR_HI 0x460AD04

#define mmDCORE3_TPC0_QM_GLBL_ERR_WDATA 0x460AD08

#define mmDCORE3_TPC0_QM_L2H_MASK_LO 0x460AD14

#define mmDCORE3_TPC0_QM_L2H_MASK_HI 0x460AD18

#define mmDCORE3_TPC0_QM_L2H_CMPR_LO 0x460AD1C

#define mmDCORE3_TPC0_QM_L2H_CMPR_HI 0x460AD20

#define mmDCORE3_TPC0_QM_LOCAL_RANGE_BASE 0x460AD24

#define mmDCORE3_TPC0_QM_LOCAL_RANGE_SIZE 0x460AD28

#define mmDCORE3_TPC0_QM_HBW_RD_RATE_LIM_CFG_1 0x460AD30

#define mmDCORE3_TPC0_QM_LBW_WR_RATE_LIM_CFG_0 0x460AD34

#define mmDCORE3_TPC0_QM_LBW_WR_RATE_LIM_CFG_1 0x460AD38

#define mmDCORE3_TPC0_QM_HBW_RD_RATE_LIM_CFG_0 0x460AD3C

#define mmDCORE3_TPC0_QM_IND_GW_APB_CFG 0x460AD40

#define mmDCORE3_TPC0_QM_IND_GW_APB_WDATA 0x460AD44

#define mmDCORE3_TPC0_QM_IND_GW_APB_RDATA 0x460AD48

#define mmDCORE3_TPC0_QM_IND_GW_APB_STATUS 0x460AD4C

#define mmDCORE3_TPC0_QM_PERF_CNT_FREE_LO 0x460AD60

#define mmDCORE3_TPC0_QM_PERF_CNT_FREE_HI 0x460AD64

#define mmDCORE3_TPC0_QM_PERF_CNT_IDLE_LO 0x460AD68

#define mmDCORE3_TPC0_QM_PERF_CNT_IDLE_HI 0x460AD6C

#define mmDCORE3_TPC0_QM_PERF_CNT_CFG 0x460AD70

#endif /* ASIC_REG_DCORE3_TPC0_QM_REGS_H_ */
