{"Source Block": ["hdl/library/axi_ad7616/axi_ad7616_pif.v@211:225@HdlStmProcess", "\n  // FSM output logic\n\n  assign db_o = wr_data;\n\n  always @(posedge clk) begin\n    data_out_a <= (rd_db_valid) ? db_i : data_out_a;\n    data_out_b <= (rd_db_valid) ? data_out_a : data_out_b;\n    rd_valid <= rd_db_valid;\n  end\n\n  assign rd_data = data_out_a;\n\n  assign cs_n = (transfer_state == IDLE) ? 1'b1 : 1'b0;\n  assign db_t = ~wr_req_d;\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[217, "    data_out_a <= (rd_db_valid) ? db_i : data_out_a;\n"], [218, "    data_out_b <= (rd_db_valid) ? data_out_a : data_out_b;\n"]], "Add": [[218, "    data_out_a <= (transfer_state == CNTRL0_HIGH) ? db_i : data_out_a;\n"], [218, "    data_out_b <= (transfer_state == CNTRL1_HIGH) ? db_i : data_out_b;\n"]]}}