INFO-FLOW: Workspace /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1 opened at Wed Feb 26 01:35:12 GMT 2025
Execute       send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute     config_array_partition -maximum_size 4096 
INFO: [HLS 200-1510] Running: config_array_partition -maximum_size 4096 
ERROR: [HLS 200-101] config_array_partition: Unknown option '-maximum_size'.
ERROR: [HLS 200-101] config_array_partition: Unknown option '4096'.
Execute       ::HLS_INI_HELP::tclcmd2ininames config_array_partition
Command     config_array_partition done; error code: 1; 
Execute     config_compile -name_max_length 80 
INFO: [HLS 200-1510] Running: config_compile -name_max_length 80 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Execute     set_part xcu50-fsvh2104-2-e 
INFO: [HLS 200-1510] Running: set_part xcu50-fsvh2104-2-e 
Execute       create_platform xcu50-fsvh2104-2-e -board  
DBG:HLSDevice: Trying to load device library: /opt/local//Vitis_HLS/2024.1/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /opt/local/Vivado/2024.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu50-fsvh2104-2-e'
Command       create_platform done; 1.19 sec.
Execute       source /opt/local/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/local/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/local/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/local/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/local/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /opt/local/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/local/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/local/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/local/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source /opt/local/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/local/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /opt/local/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Command     set_part done; 1.31 sec.
Execute     config_schedule -enable_dsp_full_reg=false 
INFO: [HLS 200-1510] Running: config_schedule -enable_dsp_full_reg=false 
Execute     create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
Execute       ap_set_clock -name default -period 5 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     set_clock_uncertainty 27% default 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 27% default 
Execute       ap_set_clock -name default -uncertainty 1.35 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.35ns.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 314.383 MB.
Execute         set_directive_top myproject -name=myproject 
Execute         source /opt/local/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /opt/local/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /opt/local/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling firmware/myproject.cpp as C++
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /opt/local/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang firmware/myproject.cpp -foptimization-record-file=/home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /opt/local/Vitis_HLS/2024.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/all.directive.json -E -std=c++0x -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=5 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/local/Vitis_HLS/2024.1/common/technology/autopilot -I /opt/local/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -hls-platform-db-name=/opt/local//Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_2688.000000_DSP_5952.000000_FF_1743360.000000_LUT_871680.000000_SLICE_108960.000000_SLR_2.000000_URAM_640.000000 -device-name-info=xcu50-fsvh2104-2-e > /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.cpp.clang.out.log 2> /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.4 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /opt/local/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -hls-platform-db-name=/opt/local//Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_2688.000000_DSP_5952.000000_FF_1743360.000000_LUT_871680.000000_SLICE_108960.000000_SLR_2.000000_URAM_640.000000 -device-name-info=xcu50-fsvh2104-2-e > /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/clang.out.log 2> /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/clang.err.log
WARNING: [HLS 207-5538] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (firmware/nnet_utils/nnet_dense_resource.h:33:9)
WARNING: [HLS 207-5538] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (firmware/nnet_utils/nnet_dense_resource.h:107:9)
WARNING: [HLS 207-5538] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (firmware/nnet_utils/nnet_dense_resource.h:189:9)
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -target fpga  -directive=/home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/local/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/.systemc_flag -fix-errors /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 1.62 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -target fpga  -directive=/home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/local/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/all.directive.json -fix-errors /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 1.98 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 2 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -target fpga  
INFO-FLOW: run_clang exec: /opt/local/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -target fpga -fhls -ferror-limit=0 > /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.clang-tidy.loop-label.err.log
Execute           source /opt/local/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command         clang_tidy done; 3.27 sec.
INFO-FLOW: run_clang exec: /opt/local/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /opt/local/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -std=c++0x -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=5 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/local/Vitis_HLS/2024.1/common/technology/autopilot -I /opt/local/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.bc -hls-platform-db-name=/opt/local//Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_2688.000000_DSP_5952.000000_FF_1743360.000000_LUT_871680.000000_SLICE_108960.000000_SLR_2.000000_URAM_640.000000 -device-name-info=xcu50-fsvh2104-2-e > /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.clang.out.log 2> /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.clang.err.log
WARNING: [HLS 207-5292] unused parameter 'keep' (firmware/nnet_utils/nnet_helpers.h:285:99)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:14:36)
WARNING: [HLS 207-5292] unused parameter 'buffer' (firmware/nnet_utils/nnet_function_stubs.h:15:36)
WARNING: [HLS 207-5292] unused parameter 'partition' (firmware/nnet_utils/nnet_function_stubs.h:16:44)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:24:24)
WARNING: [HLS 207-5292] unused parameter 'buffer' (firmware/nnet_utils/nnet_function_stubs.h:25:24)
WARNING: [HLS 207-5292] unused parameter 'partition' (firmware/nnet_utils/nnet_function_stubs.h:26:32)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:33:30)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_function_stubs.h:33:58)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_function_stubs.h:34:51)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_function_stubs.h:35:49)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:42:29)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_function_stubs.h:42:80)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_function_stubs.h:43:50)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_function_stubs.h:44:48)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_code_gen.h:16:39)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_code_gen.h:17:38)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_code_gen.h:18:60)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_code_gen.h:19:58)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 11.41 seconds. CPU system time: 0.87 seconds. Elapsed time: 12.78 seconds; current allocated memory: 320.449 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.g.bc"  
INFO-FLOW: run_clang exec: /opt/local/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.g.bc -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc > /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: /opt/local/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 0.11 sec.
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /opt/local/Vitis_HLS/2024.1/lnx64/lib/libhlsm_39.bc /opt/local/Vitis_HLS/2024.1/lnx64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: /opt/local/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /opt/local/Vitis_HLS/2024.1/lnx64/lib/libhlsm_39.bc /opt/local/Vitis_HLS/2024.1/lnx64/lib/libhlsmc++_39.bc -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
INFO-FLOW: 
Command         run_link_or_opt done; 1.67 sec.
Execute         run_link_or_opt -opt -out /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=myproject -reflow-float-conversion 
INFO-FLOW: run_clang exec: /opt/local/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=myproject -reflow-float-conversion -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 0.76 sec.
Execute         run_link_or_opt -out /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /opt/local/Vitis_HLS/2024.1/lnx64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: /opt/local/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /opt/local/Vitis_HLS/2024.1/lnx64/lib/libfloatconversion_39.bc -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=myproject 
INFO-FLOW: run_clang exec: /opt/local/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=myproject -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 0.11 sec.
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: /opt/local/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=myproject -mllvm -hls-db-dir -mllvm /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -enable-fp-thr=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -reflow-complete-threshold=4 -mllvm -reflow-array-promotion-threshold=64 -mllvm -assume-maxi-align=1 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-small-array-partition=true -mllvm -reflow-enable-auto-array-partition-for-flatten=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -auto-unroll-tripcount-threshold=0 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -reflow-enable-codegen-with-if=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=5 -mllvm -use_read_first_ram_in_loop=1 -mllvm -default-clock-uncertainty=1.35 -x ir /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/opt/local//Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_2688.000000_DSP_5952.000000_FF_1743360.000000_LUT_871680.000000_SLICE_108960.000000_SLR_2.000000_URAM_640.000000 -device-name-info=xcu50-fsvh2104-2-e 2> /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute         send_msg_by_id INFO @200-1995@%s%s%s 15,033 Compile/Link /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 15,033 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id WARNING @200-1995@%s%s%s 230,985 Unroll/Inline /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
WARNING: [HLS 200-1995] There were 230,985 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 67,130 Unroll/Inline (step 2) /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 67,130 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 66,246 Unroll/Inline (step 3) /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 66,246 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 65,839 Unroll/Inline (step 4) /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 65,839 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 24,709 Array/Struct (step 1) /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 24,709 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 4,268 Array/Struct (step 2) /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 4,268 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 4,268 Array/Struct (step 3) /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 4,268 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 4,138 Array/Struct (step 4) /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 4,138 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 3,977 Array/Struct (step 5) /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 3,977 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 3,451 Performance (step 1) /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 3,451 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 2,984 Performance (step 2) /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,984 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 2,790 Performance (step 3) /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,790 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 2,790 Performance (step 4) /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,790 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 2,796 HW Transforms (step 1) /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,796 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 2,805 HW Transforms (step 2) /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,805 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_fixed<12, 5, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<9, 5, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_fixed<12, 5, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<9, 5, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::dense_latency<ap_fixed<12, 5, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<11, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>(ap_fixed<12, 5, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<11, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, config3::weight_t*, config3::bias_t*)' (firmware/nnet_utils/nnet_dense_latency.h:42:27)
INFO: [HLS 214-131] Inlining function 'nnet::DenseLatency<ap_fixed<12, 5, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<11, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>::dense(ap_fixed<12, 5, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<11, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<9, 5, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'void nnet::dense<ap_fixed<12, 5, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<11, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>(ap_fixed<12, 5, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<11, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, config3::weight_t*, config3::bias_t*)' (firmware/nnet_utils/nnet_dense.h:45:2)
INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_ufixed<10, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_ufixed<10, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::dense_latency<ap_ufixed<10, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<11, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>(ap_ufixed<10, 7, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<11, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, config8::weight_t*, config8::bias_t*)' (firmware/nnet_utils/nnet_dense_latency.h:42:27)
INFO: [HLS 214-131] Inlining function 'nnet::DenseLatency<ap_ufixed<10, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<11, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>::dense(ap_ufixed<10, 7, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<11, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'void nnet::dense<ap_ufixed<10, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<11, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>(ap_ufixed<10, 7, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<11, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, config8::weight_t*, config8::bias_t*)' (firmware/nnet_utils/nnet_dense.h:45:2)
INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_ufixed<9, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_ufixed<9, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::dense_latency<ap_ufixed<9, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>(ap_ufixed<9, 7, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<12, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, config13::weight_t*, config13::bias_t*)' (firmware/nnet_utils/nnet_dense_latency.h:42:27)
INFO: [HLS 214-131] Inlining function 'nnet::DenseLatency<ap_ufixed<9, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>::dense(ap_ufixed<9, 7, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<12, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'void nnet::dense<ap_ufixed<9, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>(ap_ufixed<9, 7, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<12, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, config13::weight_t*, config13::bias_t*)' (firmware/nnet_utils/nnet_dense.h:45:2)
INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_ufixed<8, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_ufixed<8, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::dense_latency<ap_ufixed<8, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>(ap_ufixed<8, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config18::weight_t*, config18::bias_t*)' (firmware/nnet_utils/nnet_dense_latency.h:42:27)
INFO: [HLS 214-131] Inlining function 'nnet::DenseLatency<ap_ufixed<8, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>::dense(ap_ufixed<8, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<7, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<13, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'void nnet::dense<ap_ufixed<8, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>(ap_ufixed<8, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config18::weight_t*, config18::bias_t*)' (firmware/nnet_utils/nnet_dense.h:45:2)
INFO: [HLS 214-131] Inlining function 'void nnet::h_quantize_8<ap_fixed<13, 5, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 5, (ap_q_mode)5, (ap_o_mode)3, 0> >(ap_fixed<13, 5, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<12, 5, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'myproject(ap_fixed<13, 5, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (firmware/myproject.cpp:40:2)
INFO: [HLS 214-131] Inlining function 'void nnet::h_dense_35_quantizer<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'myproject(ap_fixed<13, 5, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (firmware/myproject.cpp:82:5)
INFO: [HLS 214-131] Inlining function 'void nnet::dense<ap_ufixed<8, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>(ap_ufixed<8, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config18::weight_t*, config18::bias_t*)' into 'myproject(ap_fixed<13, 5, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (firmware/myproject.cpp:80:2)
INFO: [HLS 214-131] Inlining function 'void nnet::dense<ap_fixed<12, 5, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<11, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>(ap_fixed<12, 5, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<11, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, config3::weight_t*, config3::bias_t*)' into 'myproject(ap_fixed<13, 5, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (firmware/myproject.cpp:44:2)
INFO: [HLS 214-131] Inlining function 'void nnet::h_dense_32_relu_quantizer<ap_ufixed<10, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_ufixed<10, 7, (ap_q_mode)5, (ap_o_mode)3, 0> >(ap_ufixed<10, 7, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_ufixed<10, 7, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'myproject(ap_fixed<13, 5, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (firmware/myproject.cpp:52:2)
INFO: [HLS 214-131] Inlining function 'void nnet::h_dense_34_relu_quantizer<ap_ufixed<8, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_ufixed<8, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(ap_ufixed<8, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_ufixed<8, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'myproject(ap_fixed<13, 5, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (firmware/myproject.cpp:76:2)
INFO: [HLS 214-131] Inlining function 'void nnet::dense<ap_ufixed<10, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<11, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>(ap_ufixed<10, 7, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<11, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, config8::weight_t*, config8::bias_t*)' into 'myproject(ap_fixed<13, 5, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (firmware/myproject.cpp:56:2)
INFO: [HLS 214-131] Inlining function 'void nnet::h_dense_33_relu_quantizer<ap_ufixed<9, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_ufixed<9, 7, (ap_q_mode)5, (ap_o_mode)3, 0> >(ap_ufixed<9, 7, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_ufixed<9, 7, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'myproject(ap_fixed<13, 5, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (firmware/myproject.cpp:64:2)
INFO: [HLS 214-131] Inlining function 'void nnet::dense<ap_ufixed<9, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>(ap_ufixed<9, 7, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<12, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, config13::weight_t*, config13::bias_t*)' into 'myproject(ap_fixed<13, 5, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (firmware/myproject.cpp:68:2)
INFO: [HLS 214-291] Loop 'Result' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_latency.h:64:5)
INFO: [HLS 214-291] Loop 'Accum1' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_latency.h:54:5)
INFO: [HLS 214-291] Loop 'Accum2' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_latency.h:56:9)
INFO: [HLS 214-291] Loop 'ResetAccum' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_latency.h:48:5)
INFO: [HLS 214-291] Loop 'Product1' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_latency.h:37:5)
INFO: [HLS 214-291] Loop 'Product2' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_latency.h:40:9)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_43_1' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_activation.h:43:22)
INFO: [HLS 214-186] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64:5) in function 'nnet::dense_latency<ap_ufixed<8, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' completely with a factor of 5 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54:5) in function 'nnet::dense_latency<ap_ufixed<8, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' completely with a factor of 32 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56:9) in function 'nnet::dense_latency<ap_ufixed<8, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' completely with a factor of 5 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48:5) in function 'nnet::dense_latency<ap_ufixed<8, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' completely with a factor of 5 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37:5) in function 'nnet::dense_latency<ap_ufixed<8, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' completely with a factor of 32 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40:9) in function 'nnet::dense_latency<ap_ufixed<8, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' completely with a factor of 5 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_43_1' (firmware/nnet_utils/nnet_activation.h:43:22) in function 'nnet::relu<ap_fixed<12, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_ufixed<8, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ReLU_config16>' completely with a factor of 32 (firmware/nnet_utils/nnet_activation.h:39:0)
INFO: [HLS 214-186] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64:5) in function 'nnet::dense_latency<ap_ufixed<9, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' completely with a factor of 32 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54:5) in function 'nnet::dense_latency<ap_ufixed<9, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' completely with a factor of 32 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56:9) in function 'nnet::dense_latency<ap_ufixed<9, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' completely with a factor of 32 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48:5) in function 'nnet::dense_latency<ap_ufixed<9, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' completely with a factor of 32 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37:5) in function 'nnet::dense_latency<ap_ufixed<9, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' completely with a factor of 32 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40:9) in function 'nnet::dense_latency<ap_ufixed<9, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' completely with a factor of 32 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_43_1' (firmware/nnet_utils/nnet_activation.h:43:22) in function 'nnet::relu<ap_fixed<11, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_ufixed<9, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, ReLU_config11>' completely with a factor of 32 (firmware/nnet_utils/nnet_activation.h:39:0)
INFO: [HLS 214-186] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64:5) in function 'nnet::dense_latency<ap_ufixed<10, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<11, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 32 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54:5) in function 'nnet::dense_latency<ap_ufixed<10, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<11, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 64 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56:9) in function 'nnet::dense_latency<ap_ufixed<10, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<11, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 32 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48:5) in function 'nnet::dense_latency<ap_ufixed<10, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<11, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 32 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37:5) in function 'nnet::dense_latency<ap_ufixed<10, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<11, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 64 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40:9) in function 'nnet::dense_latency<ap_ufixed<10, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<11, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 32 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_43_1' (firmware/nnet_utils/nnet_activation.h:43:22) in function 'nnet::relu<ap_fixed<11, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_ufixed<10, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, ReLU_config6>' completely with a factor of 64 (firmware/nnet_utils/nnet_activation.h:39:0)
INFO: [HLS 214-186] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64:5) in function 'nnet::dense_latency<ap_fixed<12, 5, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<11, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 64 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54:5) in function 'nnet::dense_latency<ap_fixed<12, 5, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<11, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 16 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56:9) in function 'nnet::dense_latency<ap_fixed<12, 5, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<11, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 64 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48:5) in function 'nnet::dense_latency<ap_fixed<12, 5, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<11, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 64 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37:5) in function 'nnet::dense_latency<ap_fixed<12, 5, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<11, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 16 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40:9) in function 'nnet::dense_latency<ap_fixed<12, 5, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<11, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 64 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-178] Inlining function 'std::enable_if<!(std::is_same<ap_ufixed<10, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >::value), ap_fixed<11, 9, (ap_q_mode)5, (ap_o_mode)3, 0> >::type nnet::cast<ap_ufixed<10, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<11, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>(config8::accum_t)' into 'void nnet::dense_latency<ap_ufixed<10, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<11, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>(ap_ufixed<10, 7, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<11, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, config8::weight_t*, config8::bias_t*)' (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-178] Inlining function 'std::enable_if<!(std::is_same<ap_ufixed<9, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >::value), ap_fixed<12, 10, (ap_q_mode)5, (ap_o_mode)3, 0> >::type nnet::cast<ap_ufixed<9, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>(config13::accum_t)' into 'void nnet::dense_latency<ap_ufixed<9, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>(ap_ufixed<9, 7, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<12, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, config13::weight_t*, config13::bias_t*)' (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-178] Inlining function 'std::enable_if<!(std::is_same<ap_ufixed<8, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >::value), ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::type nnet::cast<ap_ufixed<8, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>(config18::accum_t)' into 'void nnet::dense_latency<ap_ufixed<8, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>(ap_ufixed<8, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config18::weight_t*, config18::bias_t*)' (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-248] Applying array_partition to 'b18': Complete partitioning on dimension 1. (firmware/weights/b18.h:12:0)
INFO: [HLS 214-248] Applying array_partition to 'b13': Complete partitioning on dimension 1. (firmware/weights/b13.h:12:0)
INFO: [HLS 214-248] Applying array_partition to 'b8': Complete partitioning on dimension 1. (firmware/weights/b8.h:12:0)
INFO: [HLS 214-248] Applying array_partition to 'b3': Complete partitioning on dimension 1. (firmware/weights/b3.h:12:0)
INFO: [HLS 214-248] Applying array_partition to 'mult': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_dense_latency.h:17:32)
INFO: [HLS 214-248] Applying array_partition to 'layer2_out': Complete partitioning on dimension 1. (firmware/myproject.cpp:38:17)
INFO: [HLS 214-248] Applying array_partition to 'layer3_out': Complete partitioning on dimension 1. (firmware/myproject.cpp:42:18)
INFO: [HLS 214-248] Applying array_partition to 'layer6_out': Complete partitioning on dimension 1. (firmware/myproject.cpp:46:15)
INFO: [HLS 214-248] Applying array_partition to 'layer7_out': Complete partitioning on dimension 1. (firmware/myproject.cpp:50:33)
INFO: [HLS 214-248] Applying array_partition to 'layer8_out': Complete partitioning on dimension 1. (firmware/myproject.cpp:54:18)
INFO: [HLS 214-248] Applying array_partition to 'layer11_out': Complete partitioning on dimension 1. (firmware/myproject.cpp:58:16)
INFO: [HLS 214-248] Applying array_partition to 'layer12_out': Complete partitioning on dimension 1. (firmware/myproject.cpp:62:33)
INFO: [HLS 214-248] Applying array_partition to 'layer13_out': Complete partitioning on dimension 1. (firmware/myproject.cpp:66:18)
INFO: [HLS 214-248] Applying array_partition to 'layer16_out': Complete partitioning on dimension 1. (firmware/myproject.cpp:70:16)
INFO: [HLS 214-248] Applying array_partition to 'layer17_out': Complete partitioning on dimension 1. (firmware/myproject.cpp:74:33)
INFO: [HLS 214-248] Applying array_partition to 'layer18_out': Complete partitioning on dimension 1. (firmware/myproject.cpp:78:18)
INFO: [HLS 214-248] Applying array_partition to 'layer20_out': Complete partitioning on dimension 1. (firmware/myproject.cpp:10:0)
INFO: [HLS 214-248] Applying array_reshape to 'input_16': Complete reshaping on dimension 1. (firmware/myproject.cpp:10:0)
INFO: [HLS 214-364] Automatically inlining function 'std::enable_if<!(std::is_same<ap_fixed<12, 5, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >::value), ap_fixed<11, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::type nnet::cast<ap_fixed<12, 5, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<11, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>(config3::accum_t)' to improve effectiveness of pipeline pragma in function 'void nnet::dense_latency<ap_fixed<12, 5, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<11, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>(ap_fixed<12, 5, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<11, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, config3::weight_t*, config3::bias_t*)' (firmware/nnet_utils/nnet_dense_latency.h:66:21)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 71.4 seconds. CPU system time: 0.78 seconds. Elapsed time: 75.65 seconds; current allocated memory: 329.039 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 329.039 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top myproject -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -promote-dbg-pointer -norm-name /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.0.bc -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 333.191 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.1.bc -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 337.129 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.1.bc to /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -lcssa -loop-simplify -phi-select-elim -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.1.bc -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
Command           transform done; 0.12 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_latency<ap_ufixed<9, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' (firmware/nnet_utils/nnet_mult.h:33:12)...13 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_latency<ap_ufixed<8, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' (firmware/nnet_utils/nnet_dense_latency.h:33:1)...25 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_latency<ap_ufixed<10, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<11, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_mult.h:33:12)...27 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_latency<ap_fixed<12, 5, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<11, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' (firmware/nnet_utils/nnet_mult.h:33:12)...75 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 363.742 MB.
Execute           transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -inst-simplify -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -mul2addshift -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -inst-clarity -bitwidth -dce -validate-dataflow -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.2.bc -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Execute             auto_get_db
Command           transform done; 0.11 sec.
INFO-FLOW: Building ssdm...
Execute           transform -hls -cdfg-build /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.3.bc -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.17 seconds; current allocated memory: 428.312 MB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 0.59 sec.
Command       elaborate done; 89.05 sec.
Execute       ap_eval exec zip -j /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'myproject' ...
Execute         ap_set_top_model myproject 
WARNING: [SYN 201-103] Legalizing function name 'dense_latency<ap_fixed<12, 5, 5, 3, 0>, ap_fixed<11, 8, 5, 3, 0>, config3>' to 'dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_11_8_5_3_0_config3_s'.
WARNING: [SYN 201-103] Legalizing function name 'relu<ap_fixed<11, 8, 5, 3, 0>, ap_ufixed<10, 7, 5, 3, 0>, ReLU_config6>' to 'relu_ap_fixed_11_8_5_3_0_ap_ufixed_10_7_5_3_0_ReLU_config6_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_latency<ap_ufixed<10, 7, 5, 3, 0>, ap_fixed<11, 9, 5, 3, 0>, config8>' to 'dense_latency_ap_ufixed_10_7_5_3_0_ap_fixed_11_9_5_3_0_config8_s'.
WARNING: [SYN 201-103] Legalizing function name 'relu<ap_fixed<11, 9, 5, 3, 0>, ap_ufixed<9, 7, 5, 3, 0>, ReLU_config11>' to 'relu_ap_fixed_11_9_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_latency<ap_ufixed<9, 7, 5, 3, 0>, ap_fixed<12, 10, 5, 3, 0>, config13>' to 'dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_12_10_5_3_0_config13_s'.
WARNING: [SYN 201-103] Legalizing function name 'relu<ap_fixed<12, 10, 5, 3, 0>, ap_ufixed<8, 6, 5, 3, 0>, ReLU_config16>' to 'relu_ap_fixed_12_10_5_3_0_ap_ufixed_8_6_5_3_0_ReLU_config16_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_latency<ap_ufixed<8, 6, 5, 3, 0>, ap_fixed<12, 6, 5, 3, 0>, config18>' to 'dense_latency_ap_ufixed_8_6_5_3_0_ap_fixed_12_6_5_3_0_config18_s'.
Execute         get_model_list myproject -filter all-wo-channel -topdown 
Execute         preproc_iomode -model myproject 
Execute         preproc_iomode -model dense_latency<ap_ufixed<8, 6, 5, 3, 0>, ap_fixed<12, 6, 5, 3, 0>, config18> 
Execute         preproc_iomode -model relu<ap_fixed<12, 10, 5, 3, 0>, ap_ufixed<8, 6, 5, 3, 0>, ReLU_config16> 
Execute         preproc_iomode -model dense_latency<ap_ufixed<9, 7, 5, 3, 0>, ap_fixed<12, 10, 5, 3, 0>, config13> 
Execute         preproc_iomode -model relu<ap_fixed<11, 9, 5, 3, 0>, ap_ufixed<9, 7, 5, 3, 0>, ReLU_config11> 
Execute         preproc_iomode -model dense_latency<ap_ufixed<10, 7, 5, 3, 0>, ap_fixed<11, 9, 5, 3, 0>, config8> 
Execute         preproc_iomode -model relu<ap_fixed<11, 8, 5, 3, 0>, ap_ufixed<10, 7, 5, 3, 0>, ReLU_config6> 
Execute         preproc_iomode -model dense_latency<ap_fixed<12, 5, 5, 3, 0>, ap_fixed<11, 8, 5, 3, 0>, config3> 
Execute         get_model_list myproject -filter all-wo-channel 
INFO-FLOW: Model list for configure: {dense_latency<ap_fixed<12, 5, 5, 3, 0>, ap_fixed<11, 8, 5, 3, 0>, config3>} {relu<ap_fixed<11, 8, 5, 3, 0>, ap_ufixed<10, 7, 5, 3, 0>, ReLU_config6>} {dense_latency<ap_ufixed<10, 7, 5, 3, 0>, ap_fixed<11, 9, 5, 3, 0>, config8>} {relu<ap_fixed<11, 9, 5, 3, 0>, ap_ufixed<9, 7, 5, 3, 0>, ReLU_config11>} {dense_latency<ap_ufixed<9, 7, 5, 3, 0>, ap_fixed<12, 10, 5, 3, 0>, config13>} {relu<ap_fixed<12, 10, 5, 3, 0>, ap_ufixed<8, 6, 5, 3, 0>, ReLU_config16>} {dense_latency<ap_ufixed<8, 6, 5, 3, 0>, ap_fixed<12, 6, 5, 3, 0>, config18>} myproject
INFO-FLOW: Configuring Module : dense_latency<ap_fixed<12, 5, 5, 3, 0>, ap_fixed<11, 8, 5, 3, 0>, config3> ...
Execute         set_default_model dense_latency<ap_fixed<12, 5, 5, 3, 0>, ap_fixed<11, 8, 5, 3, 0>, config3> 
Execute         apply_spec_resource_limit dense_latency<ap_fixed<12, 5, 5, 3, 0>, ap_fixed<11, 8, 5, 3, 0>, config3> 
WARNING: [SYN 201-223] Checking resource limit in 'dense_latency<ap_fixed<12, 5, 5, 3, 0>, ap_fixed<11, 8, 5, 3, 0>, config3>': cannot find any operation of 'mul'.
INFO-FLOW: Configuring Module : relu<ap_fixed<11, 8, 5, 3, 0>, ap_ufixed<10, 7, 5, 3, 0>, ReLU_config6> ...
Execute         set_default_model relu<ap_fixed<11, 8, 5, 3, 0>, ap_ufixed<10, 7, 5, 3, 0>, ReLU_config6> 
Execute         apply_spec_resource_limit relu<ap_fixed<11, 8, 5, 3, 0>, ap_ufixed<10, 7, 5, 3, 0>, ReLU_config6> 
INFO-FLOW: Configuring Module : dense_latency<ap_ufixed<10, 7, 5, 3, 0>, ap_fixed<11, 9, 5, 3, 0>, config8> ...
Execute         set_default_model dense_latency<ap_ufixed<10, 7, 5, 3, 0>, ap_fixed<11, 9, 5, 3, 0>, config8> 
Execute         apply_spec_resource_limit dense_latency<ap_ufixed<10, 7, 5, 3, 0>, ap_fixed<11, 9, 5, 3, 0>, config8> 
WARNING: [SYN 201-223] Checking resource limit in 'dense_latency<ap_ufixed<10, 7, 5, 3, 0>, ap_fixed<11, 9, 5, 3, 0>, config8>': cannot find any operation of 'mul'.
INFO-FLOW: Configuring Module : relu<ap_fixed<11, 9, 5, 3, 0>, ap_ufixed<9, 7, 5, 3, 0>, ReLU_config11> ...
Execute         set_default_model relu<ap_fixed<11, 9, 5, 3, 0>, ap_ufixed<9, 7, 5, 3, 0>, ReLU_config11> 
Execute         apply_spec_resource_limit relu<ap_fixed<11, 9, 5, 3, 0>, ap_ufixed<9, 7, 5, 3, 0>, ReLU_config11> 
INFO-FLOW: Configuring Module : dense_latency<ap_ufixed<9, 7, 5, 3, 0>, ap_fixed<12, 10, 5, 3, 0>, config13> ...
Execute         set_default_model dense_latency<ap_ufixed<9, 7, 5, 3, 0>, ap_fixed<12, 10, 5, 3, 0>, config13> 
Execute         apply_spec_resource_limit dense_latency<ap_ufixed<9, 7, 5, 3, 0>, ap_fixed<12, 10, 5, 3, 0>, config13> 
WARNING: [SYN 201-223] Checking resource limit in 'dense_latency<ap_ufixed<9, 7, 5, 3, 0>, ap_fixed<12, 10, 5, 3, 0>, config13>': cannot find any operation of 'mul'.
INFO-FLOW: Configuring Module : relu<ap_fixed<12, 10, 5, 3, 0>, ap_ufixed<8, 6, 5, 3, 0>, ReLU_config16> ...
Execute         set_default_model relu<ap_fixed<12, 10, 5, 3, 0>, ap_ufixed<8, 6, 5, 3, 0>, ReLU_config16> 
Execute         apply_spec_resource_limit relu<ap_fixed<12, 10, 5, 3, 0>, ap_ufixed<8, 6, 5, 3, 0>, ReLU_config16> 
INFO-FLOW: Configuring Module : dense_latency<ap_ufixed<8, 6, 5, 3, 0>, ap_fixed<12, 6, 5, 3, 0>, config18> ...
Execute         set_default_model dense_latency<ap_ufixed<8, 6, 5, 3, 0>, ap_fixed<12, 6, 5, 3, 0>, config18> 
Execute         apply_spec_resource_limit dense_latency<ap_ufixed<8, 6, 5, 3, 0>, ap_fixed<12, 6, 5, 3, 0>, config18> 
WARNING: [SYN 201-223] Checking resource limit in 'dense_latency<ap_ufixed<8, 6, 5, 3, 0>, ap_fixed<12, 6, 5, 3, 0>, config18>': cannot find any operation of 'mul'.
INFO-FLOW: Configuring Module : myproject ...
Execute         set_default_model myproject 
Execute         apply_spec_resource_limit myproject 
INFO-FLOW: Model list for preprocess: {dense_latency<ap_fixed<12, 5, 5, 3, 0>, ap_fixed<11, 8, 5, 3, 0>, config3>} {relu<ap_fixed<11, 8, 5, 3, 0>, ap_ufixed<10, 7, 5, 3, 0>, ReLU_config6>} {dense_latency<ap_ufixed<10, 7, 5, 3, 0>, ap_fixed<11, 9, 5, 3, 0>, config8>} {relu<ap_fixed<11, 9, 5, 3, 0>, ap_ufixed<9, 7, 5, 3, 0>, ReLU_config11>} {dense_latency<ap_ufixed<9, 7, 5, 3, 0>, ap_fixed<12, 10, 5, 3, 0>, config13>} {relu<ap_fixed<12, 10, 5, 3, 0>, ap_ufixed<8, 6, 5, 3, 0>, ReLU_config16>} {dense_latency<ap_ufixed<8, 6, 5, 3, 0>, ap_fixed<12, 6, 5, 3, 0>, config18>} myproject
INFO-FLOW: Preprocessing Module: dense_latency<ap_fixed<12, 5, 5, 3, 0>, ap_fixed<11, 8, 5, 3, 0>, config3> ...
Execute         set_default_model dense_latency<ap_fixed<12, 5, 5, 3, 0>, ap_fixed<11, 8, 5, 3, 0>, config3> 
Execute         cdfg_preprocess -model dense_latency<ap_fixed<12, 5, 5, 3, 0>, ap_fixed<11, 8, 5, 3, 0>, config3> 
Execute         rtl_gen_preprocess dense_latency<ap_fixed<12, 5, 5, 3, 0>, ap_fixed<11, 8, 5, 3, 0>, config3> 
INFO-FLOW: Preprocessing Module: relu<ap_fixed<11, 8, 5, 3, 0>, ap_ufixed<10, 7, 5, 3, 0>, ReLU_config6> ...
Execute         set_default_model relu<ap_fixed<11, 8, 5, 3, 0>, ap_ufixed<10, 7, 5, 3, 0>, ReLU_config6> 
Execute         cdfg_preprocess -model relu<ap_fixed<11, 8, 5, 3, 0>, ap_ufixed<10, 7, 5, 3, 0>, ReLU_config6> 
Execute         rtl_gen_preprocess relu<ap_fixed<11, 8, 5, 3, 0>, ap_ufixed<10, 7, 5, 3, 0>, ReLU_config6> 
INFO-FLOW: Preprocessing Module: dense_latency<ap_ufixed<10, 7, 5, 3, 0>, ap_fixed<11, 9, 5, 3, 0>, config8> ...
Execute         set_default_model dense_latency<ap_ufixed<10, 7, 5, 3, 0>, ap_fixed<11, 9, 5, 3, 0>, config8> 
Execute         cdfg_preprocess -model dense_latency<ap_ufixed<10, 7, 5, 3, 0>, ap_fixed<11, 9, 5, 3, 0>, config8> 
Execute         rtl_gen_preprocess dense_latency<ap_ufixed<10, 7, 5, 3, 0>, ap_fixed<11, 9, 5, 3, 0>, config8> 
INFO-FLOW: Preprocessing Module: relu<ap_fixed<11, 9, 5, 3, 0>, ap_ufixed<9, 7, 5, 3, 0>, ReLU_config11> ...
Execute         set_default_model relu<ap_fixed<11, 9, 5, 3, 0>, ap_ufixed<9, 7, 5, 3, 0>, ReLU_config11> 
Execute         cdfg_preprocess -model relu<ap_fixed<11, 9, 5, 3, 0>, ap_ufixed<9, 7, 5, 3, 0>, ReLU_config11> 
Execute         rtl_gen_preprocess relu<ap_fixed<11, 9, 5, 3, 0>, ap_ufixed<9, 7, 5, 3, 0>, ReLU_config11> 
INFO-FLOW: Preprocessing Module: dense_latency<ap_ufixed<9, 7, 5, 3, 0>, ap_fixed<12, 10, 5, 3, 0>, config13> ...
Execute         set_default_model dense_latency<ap_ufixed<9, 7, 5, 3, 0>, ap_fixed<12, 10, 5, 3, 0>, config13> 
Execute         cdfg_preprocess -model dense_latency<ap_ufixed<9, 7, 5, 3, 0>, ap_fixed<12, 10, 5, 3, 0>, config13> 
Execute         rtl_gen_preprocess dense_latency<ap_ufixed<9, 7, 5, 3, 0>, ap_fixed<12, 10, 5, 3, 0>, config13> 
INFO-FLOW: Preprocessing Module: relu<ap_fixed<12, 10, 5, 3, 0>, ap_ufixed<8, 6, 5, 3, 0>, ReLU_config16> ...
Execute         set_default_model relu<ap_fixed<12, 10, 5, 3, 0>, ap_ufixed<8, 6, 5, 3, 0>, ReLU_config16> 
Execute         cdfg_preprocess -model relu<ap_fixed<12, 10, 5, 3, 0>, ap_ufixed<8, 6, 5, 3, 0>, ReLU_config16> 
Execute         rtl_gen_preprocess relu<ap_fixed<12, 10, 5, 3, 0>, ap_ufixed<8, 6, 5, 3, 0>, ReLU_config16> 
INFO-FLOW: Preprocessing Module: dense_latency<ap_ufixed<8, 6, 5, 3, 0>, ap_fixed<12, 6, 5, 3, 0>, config18> ...
Execute         set_default_model dense_latency<ap_ufixed<8, 6, 5, 3, 0>, ap_fixed<12, 6, 5, 3, 0>, config18> 
Execute         cdfg_preprocess -model dense_latency<ap_ufixed<8, 6, 5, 3, 0>, ap_fixed<12, 6, 5, 3, 0>, config18> 
Execute         rtl_gen_preprocess dense_latency<ap_ufixed<8, 6, 5, 3, 0>, ap_fixed<12, 6, 5, 3, 0>, config18> 
INFO-FLOW: Preprocessing Module: myproject ...
Execute         set_default_model myproject 
Execute         cdfg_preprocess -model myproject 
Execute         rtl_gen_preprocess myproject 
INFO-FLOW: Model list for synthesis: {dense_latency<ap_fixed<12, 5, 5, 3, 0>, ap_fixed<11, 8, 5, 3, 0>, config3>} {relu<ap_fixed<11, 8, 5, 3, 0>, ap_ufixed<10, 7, 5, 3, 0>, ReLU_config6>} {dense_latency<ap_ufixed<10, 7, 5, 3, 0>, ap_fixed<11, 9, 5, 3, 0>, config8>} {relu<ap_fixed<11, 9, 5, 3, 0>, ap_ufixed<9, 7, 5, 3, 0>, ReLU_config11>} {dense_latency<ap_ufixed<9, 7, 5, 3, 0>, ap_fixed<12, 10, 5, 3, 0>, config13>} {relu<ap_fixed<12, 10, 5, 3, 0>, ap_ufixed<8, 6, 5, 3, 0>, ReLU_config16>} {dense_latency<ap_ufixed<8, 6, 5, 3, 0>, ap_fixed<12, 6, 5, 3, 0>, config18>} myproject
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_11_8_5_3_0_config3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense_latency<ap_fixed<12, 5, 5, 3, 0>, ap_fixed<11, 8, 5, 3, 0>, config3> 
Execute         schedule -model dense_latency<ap_fixed<12, 5, 5, 3, 0>, ap_fixed<11, 8, 5, 3, 0>, config3> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dense_latency<ap_fixed<12, 5, 5, 3, 0>, ap_fixed<11, 8, 5, 3, 0>, config3>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'dense_latency<ap_fixed<12, 5, 5, 3, 0>, ap_fixed<11, 8, 5, 3, 0>, config3>'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.21 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.33 seconds; current allocated memory: 428.977 MB.
Execute         syn_report -verbosereport -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_11_8_5_3_0_config3_s.verbose.sched.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         db_write -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_11_8_5_3_0_config3_s.sched.adb -f 
INFO-FLOW: Finish scheduling dense_latency<ap_fixed<12, 5, 5, 3, 0>, ap_fixed<11, 8, 5, 3, 0>, config3>.
Execute         set_default_model dense_latency<ap_fixed<12, 5, 5, 3, 0>, ap_fixed<11, 8, 5, 3, 0>, config3> 
Execute         bind -model dense_latency<ap_fixed<12, 5, 5, 3, 0>, ap_fixed<11, 8, 5, 3, 0>, config3> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 429.070 MB.
Execute         syn_report -verbosereport -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_11_8_5_3_0_config3_s.verbose.bind.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         db_write -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_11_8_5_3_0_config3_s.bind.adb -f 
INFO-FLOW: Finish binding dense_latency<ap_fixed<12, 5, 5, 3, 0>, ap_fixed<11, 8, 5, 3, 0>, config3>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_ap_fixed_11_8_5_3_0_ap_ufixed_10_7_5_3_0_ReLU_config6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model relu<ap_fixed<11, 8, 5, 3, 0>, ap_ufixed<10, 7, 5, 3, 0>, ReLU_config6> 
Execute         schedule -model relu<ap_fixed<11, 8, 5, 3, 0>, ap_ufixed<10, 7, 5, 3, 0>, ReLU_config6> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'relu<ap_fixed<11, 8, 5, 3, 0>, ap_ufixed<10, 7, 5, 3, 0>, ReLU_config6>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'relu<ap_fixed<11, 8, 5, 3, 0>, ap_ufixed<10, 7, 5, 3, 0>, ReLU_config6>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 429.539 MB.
Execute         syn_report -verbosereport -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_11_8_5_3_0_ap_ufixed_10_7_5_3_0_ReLU_config6_s.verbose.sched.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         db_write -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_11_8_5_3_0_ap_ufixed_10_7_5_3_0_ReLU_config6_s.sched.adb -f 
INFO-FLOW: Finish scheduling relu<ap_fixed<11, 8, 5, 3, 0>, ap_ufixed<10, 7, 5, 3, 0>, ReLU_config6>.
Execute         set_default_model relu<ap_fixed<11, 8, 5, 3, 0>, ap_ufixed<10, 7, 5, 3, 0>, ReLU_config6> 
Execute         bind -model relu<ap_fixed<11, 8, 5, 3, 0>, ap_ufixed<10, 7, 5, 3, 0>, ReLU_config6> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 429.664 MB.
Execute         syn_report -verbosereport -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_11_8_5_3_0_ap_ufixed_10_7_5_3_0_ReLU_config6_s.verbose.bind.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         db_write -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_11_8_5_3_0_ap_ufixed_10_7_5_3_0_ReLU_config6_s.bind.adb -f 
INFO-FLOW: Finish binding relu<ap_fixed<11, 8, 5, 3, 0>, ap_ufixed<10, 7, 5, 3, 0>, ReLU_config6>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_latency_ap_ufixed_10_7_5_3_0_ap_fixed_11_9_5_3_0_config8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense_latency<ap_ufixed<10, 7, 5, 3, 0>, ap_fixed<11, 9, 5, 3, 0>, config8> 
Execute         schedule -model dense_latency<ap_ufixed<10, 7, 5, 3, 0>, ap_fixed<11, 9, 5, 3, 0>, config8> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dense_latency<ap_ufixed<10, 7, 5, 3, 0>, ap_fixed<11, 9, 5, 3, 0>, config8>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'dense_latency<ap_ufixed<10, 7, 5, 3, 0>, ap_fixed<11, 9, 5, 3, 0>, config8>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 430.516 MB.
Execute         syn_report -verbosereport -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_10_7_5_3_0_ap_fixed_11_9_5_3_0_config8_s.verbose.sched.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         db_write -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_10_7_5_3_0_ap_fixed_11_9_5_3_0_config8_s.sched.adb -f 
INFO-FLOW: Finish scheduling dense_latency<ap_ufixed<10, 7, 5, 3, 0>, ap_fixed<11, 9, 5, 3, 0>, config8>.
Execute         set_default_model dense_latency<ap_ufixed<10, 7, 5, 3, 0>, ap_fixed<11, 9, 5, 3, 0>, config8> 
Execute         bind -model dense_latency<ap_ufixed<10, 7, 5, 3, 0>, ap_fixed<11, 9, 5, 3, 0>, config8> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 430.660 MB.
Execute         syn_report -verbosereport -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_10_7_5_3_0_ap_fixed_11_9_5_3_0_config8_s.verbose.bind.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         db_write -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_10_7_5_3_0_ap_fixed_11_9_5_3_0_config8_s.bind.adb -f 
INFO-FLOW: Finish binding dense_latency<ap_ufixed<10, 7, 5, 3, 0>, ap_fixed<11, 9, 5, 3, 0>, config8>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_ap_fixed_11_9_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model relu<ap_fixed<11, 9, 5, 3, 0>, ap_ufixed<9, 7, 5, 3, 0>, ReLU_config11> 
Execute         schedule -model relu<ap_fixed<11, 9, 5, 3, 0>, ap_ufixed<9, 7, 5, 3, 0>, ReLU_config11> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'relu<ap_fixed<11, 9, 5, 3, 0>, ap_ufixed<9, 7, 5, 3, 0>, ReLU_config11>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'relu<ap_fixed<11, 9, 5, 3, 0>, ap_ufixed<9, 7, 5, 3, 0>, ReLU_config11>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 430.938 MB.
Execute         syn_report -verbosereport -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_11_9_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s.verbose.sched.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         db_write -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_11_9_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s.sched.adb -f 
INFO-FLOW: Finish scheduling relu<ap_fixed<11, 9, 5, 3, 0>, ap_ufixed<9, 7, 5, 3, 0>, ReLU_config11>.
Execute         set_default_model relu<ap_fixed<11, 9, 5, 3, 0>, ap_ufixed<9, 7, 5, 3, 0>, ReLU_config11> 
Execute         bind -model relu<ap_fixed<11, 9, 5, 3, 0>, ap_ufixed<9, 7, 5, 3, 0>, ReLU_config11> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 431.000 MB.
Execute         syn_report -verbosereport -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_11_9_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s.verbose.bind.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         db_write -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_11_9_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s.bind.adb -f 
INFO-FLOW: Finish binding relu<ap_fixed<11, 9, 5, 3, 0>, ap_ufixed<9, 7, 5, 3, 0>, ReLU_config11>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_12_10_5_3_0_config13_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense_latency<ap_ufixed<9, 7, 5, 3, 0>, ap_fixed<12, 10, 5, 3, 0>, config13> 
Execute         schedule -model dense_latency<ap_ufixed<9, 7, 5, 3, 0>, ap_fixed<12, 10, 5, 3, 0>, config13> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dense_latency<ap_ufixed<9, 7, 5, 3, 0>, ap_fixed<12, 10, 5, 3, 0>, config13>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'dense_latency<ap_ufixed<9, 7, 5, 3, 0>, ap_fixed<12, 10, 5, 3, 0>, config13>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 431.699 MB.
Execute         syn_report -verbosereport -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_12_10_5_3_0_config13_s.verbose.sched.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         db_write -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_12_10_5_3_0_config13_s.sched.adb -f 
INFO-FLOW: Finish scheduling dense_latency<ap_ufixed<9, 7, 5, 3, 0>, ap_fixed<12, 10, 5, 3, 0>, config13>.
Execute         set_default_model dense_latency<ap_ufixed<9, 7, 5, 3, 0>, ap_fixed<12, 10, 5, 3, 0>, config13> 
Execute         bind -model dense_latency<ap_ufixed<9, 7, 5, 3, 0>, ap_fixed<12, 10, 5, 3, 0>, config13> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 431.855 MB.
Execute         syn_report -verbosereport -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_12_10_5_3_0_config13_s.verbose.bind.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         db_write -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_12_10_5_3_0_config13_s.bind.adb -f 
INFO-FLOW: Finish binding dense_latency<ap_ufixed<9, 7, 5, 3, 0>, ap_fixed<12, 10, 5, 3, 0>, config13>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_ap_fixed_12_10_5_3_0_ap_ufixed_8_6_5_3_0_ReLU_config16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model relu<ap_fixed<12, 10, 5, 3, 0>, ap_ufixed<8, 6, 5, 3, 0>, ReLU_config16> 
Execute         schedule -model relu<ap_fixed<12, 10, 5, 3, 0>, ap_ufixed<8, 6, 5, 3, 0>, ReLU_config16> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'relu<ap_fixed<12, 10, 5, 3, 0>, ap_ufixed<8, 6, 5, 3, 0>, ReLU_config16>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'relu<ap_fixed<12, 10, 5, 3, 0>, ap_ufixed<8, 6, 5, 3, 0>, ReLU_config16>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 432.246 MB.
Execute         syn_report -verbosereport -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_12_10_5_3_0_ap_ufixed_8_6_5_3_0_ReLU_config16_s.verbose.sched.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         db_write -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_12_10_5_3_0_ap_ufixed_8_6_5_3_0_ReLU_config16_s.sched.adb -f 
INFO-FLOW: Finish scheduling relu<ap_fixed<12, 10, 5, 3, 0>, ap_ufixed<8, 6, 5, 3, 0>, ReLU_config16>.
Execute         set_default_model relu<ap_fixed<12, 10, 5, 3, 0>, ap_ufixed<8, 6, 5, 3, 0>, ReLU_config16> 
Execute         bind -model relu<ap_fixed<12, 10, 5, 3, 0>, ap_ufixed<8, 6, 5, 3, 0>, ReLU_config16> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 432.316 MB.
Execute         syn_report -verbosereport -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_12_10_5_3_0_ap_ufixed_8_6_5_3_0_ReLU_config16_s.verbose.bind.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         db_write -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_12_10_5_3_0_ap_ufixed_8_6_5_3_0_ReLU_config16_s.bind.adb -f 
INFO-FLOW: Finish binding relu<ap_fixed<12, 10, 5, 3, 0>, ap_ufixed<8, 6, 5, 3, 0>, ReLU_config16>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_latency_ap_ufixed_8_6_5_3_0_ap_fixed_12_6_5_3_0_config18_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense_latency<ap_ufixed<8, 6, 5, 3, 0>, ap_fixed<12, 6, 5, 3, 0>, config18> 
Execute         schedule -model dense_latency<ap_ufixed<8, 6, 5, 3, 0>, ap_fixed<12, 6, 5, 3, 0>, config18> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dense_latency<ap_ufixed<8, 6, 5, 3, 0>, ap_fixed<12, 6, 5, 3, 0>, config18>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'dense_latency<ap_ufixed<8, 6, 5, 3, 0>, ap_fixed<12, 6, 5, 3, 0>, config18>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 433.289 MB.
Execute         syn_report -verbosereport -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_8_6_5_3_0_ap_fixed_12_6_5_3_0_config18_s.verbose.sched.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         db_write -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_8_6_5_3_0_ap_fixed_12_6_5_3_0_config18_s.sched.adb -f 
INFO-FLOW: Finish scheduling dense_latency<ap_ufixed<8, 6, 5, 3, 0>, ap_fixed<12, 6, 5, 3, 0>, config18>.
Execute         set_default_model dense_latency<ap_ufixed<8, 6, 5, 3, 0>, ap_fixed<12, 6, 5, 3, 0>, config18> 
Execute         bind -model dense_latency<ap_ufixed<8, 6, 5, 3, 0>, ap_fixed<12, 6, 5, 3, 0>, config18> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 433.449 MB.
Execute         syn_report -verbosereport -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_8_6_5_3_0_ap_fixed_12_6_5_3_0_config18_s.verbose.bind.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         db_write -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_8_6_5_3_0_ap_fixed_12_6_5_3_0_config18_s.bind.adb -f 
INFO-FLOW: Finish binding dense_latency<ap_ufixed<8, 6, 5, 3, 0>, ap_fixed<12, 6, 5, 3, 0>, config18>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model myproject 
Execute         schedule -model myproject 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'myproject'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, function 'myproject'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 435.145 MB.
Execute         syn_report -verbosereport -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.verbose.sched.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         db_write -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.sched.adb -f 
INFO-FLOW: Finish scheduling myproject.
Execute         set_default_model myproject 
Execute         bind -model myproject 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 435.145 MB.
Execute         syn_report -verbosereport -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.verbose.bind.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         db_write -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.bind.adb -f 
INFO-FLOW: Finish binding myproject.
Execute         get_model_list myproject -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess dense_latency<ap_fixed<12, 5, 5, 3, 0>, ap_fixed<11, 8, 5, 3, 0>, config3> 
Execute         rtl_gen_preprocess relu<ap_fixed<11, 8, 5, 3, 0>, ap_ufixed<10, 7, 5, 3, 0>, ReLU_config6> 
Execute         rtl_gen_preprocess dense_latency<ap_ufixed<10, 7, 5, 3, 0>, ap_fixed<11, 9, 5, 3, 0>, config8> 
Execute         rtl_gen_preprocess relu<ap_fixed<11, 9, 5, 3, 0>, ap_ufixed<9, 7, 5, 3, 0>, ReLU_config11> 
Execute         rtl_gen_preprocess dense_latency<ap_ufixed<9, 7, 5, 3, 0>, ap_fixed<12, 10, 5, 3, 0>, config13> 
Execute         rtl_gen_preprocess relu<ap_fixed<12, 10, 5, 3, 0>, ap_ufixed<8, 6, 5, 3, 0>, ReLU_config16> 
Execute         rtl_gen_preprocess dense_latency<ap_ufixed<8, 6, 5, 3, 0>, ap_fixed<12, 6, 5, 3, 0>, config18> 
Execute         rtl_gen_preprocess myproject 
INFO-FLOW: Model list for RTL generation: {dense_latency<ap_fixed<12, 5, 5, 3, 0>, ap_fixed<11, 8, 5, 3, 0>, config3>} {relu<ap_fixed<11, 8, 5, 3, 0>, ap_ufixed<10, 7, 5, 3, 0>, ReLU_config6>} {dense_latency<ap_ufixed<10, 7, 5, 3, 0>, ap_fixed<11, 9, 5, 3, 0>, config8>} {relu<ap_fixed<11, 9, 5, 3, 0>, ap_ufixed<9, 7, 5, 3, 0>, ReLU_config11>} {dense_latency<ap_ufixed<9, 7, 5, 3, 0>, ap_fixed<12, 10, 5, 3, 0>, config13>} {relu<ap_fixed<12, 10, 5, 3, 0>, ap_ufixed<8, 6, 5, 3, 0>, ReLU_config16>} {dense_latency<ap_ufixed<8, 6, 5, 3, 0>, ap_fixed<12, 6, 5, 3, 0>, config18>} myproject
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_11_8_5_3_0_config3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model dense_latency<ap_fixed<12, 5, 5, 3, 0>, ap_fixed<11, 8, 5, 3, 0>, config3> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_11_8_5_3_0_config3_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_11_8_5_3_0_config3_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 436.844 MB.
Execute         source /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense_latency<ap_fixed<12, 5, 5, 3, 0>, ap_fixed<11, 8, 5, 3, 0>, config3> -style xilinx -f -lang vhdl -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_11_8_5_3_0_config3_s 
Execute         gen_rtl dense_latency<ap_fixed<12, 5, 5, 3, 0>, ap_fixed<11, 8, 5, 3, 0>, config3> -style xilinx -f -lang vlog -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/syn/verilog/myproject_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_11_8_5_3_0_config3_s 
Execute         syn_report -csynth -model dense_latency<ap_fixed<12, 5, 5, 3, 0>, ap_fixed<11, 8, 5, 3, 0>, config3> -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/syn/report/dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_11_8_5_3_0_config3_s_csynth.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         syn_report -rtlxml -model dense_latency<ap_fixed<12, 5, 5, 3, 0>, ap_fixed<11, 8, 5, 3, 0>, config3> -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/syn/report/dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_11_8_5_3_0_config3_s_csynth.xml 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         syn_report -verbosereport -model dense_latency<ap_fixed<12, 5, 5, 3, 0>, ap_fixed<11, 8, 5, 3, 0>, config3> -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_11_8_5_3_0_config3_s.verbose.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         db_write -model dense_latency<ap_fixed<12, 5, 5, 3, 0>, ap_fixed<11, 8, 5, 3, 0>, config3> -f -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_11_8_5_3_0_config3_s.adb 
Execute         db_write -model dense_latency<ap_fixed<12, 5, 5, 3, 0>, ap_fixed<11, 8, 5, 3, 0>, config3> -bindview -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info dense_latency<ap_fixed<12, 5, 5, 3, 0>, ap_fixed<11, 8, 5, 3, 0>, config3> -p /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_11_8_5_3_0_config3_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_ap_fixed_11_8_5_3_0_ap_ufixed_10_7_5_3_0_ReLU_config6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model relu<ap_fixed<11, 8, 5, 3, 0>, ap_ufixed<10, 7, 5, 3, 0>, ReLU_config6> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_11_8_5_3_0_ap_ufixed_10_7_5_3_0_ReLU_config6_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_ap_fixed_11_8_5_3_0_ap_ufixed_10_7_5_3_0_ReLU_config6_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 442.469 MB.
Execute         source /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl relu<ap_fixed<11, 8, 5, 3, 0>, ap_ufixed<10, 7, 5, 3, 0>, ReLU_config6> -style xilinx -f -lang vhdl -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_relu_ap_fixed_11_8_5_3_0_ap_ufixed_10_7_5_3_0_ReLU_config6_s 
Execute         gen_rtl relu<ap_fixed<11, 8, 5, 3, 0>, ap_ufixed<10, 7, 5, 3, 0>, ReLU_config6> -style xilinx -f -lang vlog -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/syn/verilog/myproject_relu_ap_fixed_11_8_5_3_0_ap_ufixed_10_7_5_3_0_ReLU_config6_s 
Execute         syn_report -csynth -model relu<ap_fixed<11, 8, 5, 3, 0>, ap_ufixed<10, 7, 5, 3, 0>, ReLU_config6> -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/syn/report/relu_ap_fixed_11_8_5_3_0_ap_ufixed_10_7_5_3_0_ReLU_config6_s_csynth.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         syn_report -rtlxml -model relu<ap_fixed<11, 8, 5, 3, 0>, ap_ufixed<10, 7, 5, 3, 0>, ReLU_config6> -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/syn/report/relu_ap_fixed_11_8_5_3_0_ap_ufixed_10_7_5_3_0_ReLU_config6_s_csynth.xml 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         syn_report -verbosereport -model relu<ap_fixed<11, 8, 5, 3, 0>, ap_ufixed<10, 7, 5, 3, 0>, ReLU_config6> -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_11_8_5_3_0_ap_ufixed_10_7_5_3_0_ReLU_config6_s.verbose.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         db_write -model relu<ap_fixed<11, 8, 5, 3, 0>, ap_ufixed<10, 7, 5, 3, 0>, ReLU_config6> -f -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_11_8_5_3_0_ap_ufixed_10_7_5_3_0_ReLU_config6_s.adb 
Execute         db_write -model relu<ap_fixed<11, 8, 5, 3, 0>, ap_ufixed<10, 7, 5, 3, 0>, ReLU_config6> -bindview -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info relu<ap_fixed<11, 8, 5, 3, 0>, ap_ufixed<10, 7, 5, 3, 0>, ReLU_config6> -p /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_11_8_5_3_0_ap_ufixed_10_7_5_3_0_ReLU_config6_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_latency_ap_ufixed_10_7_5_3_0_ap_fixed_11_9_5_3_0_config8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model dense_latency<ap_ufixed<10, 7, 5, 3, 0>, ap_fixed<11, 9, 5, 3, 0>, config8> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_10_7_5_3_0_ap_fixed_11_9_5_3_0_config8_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_latency_ap_ufixed_10_7_5_3_0_ap_fixed_11_9_5_3_0_config8_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 443.367 MB.
Execute         source /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense_latency<ap_ufixed<10, 7, 5, 3, 0>, ap_fixed<11, 9, 5, 3, 0>, config8> -style xilinx -f -lang vhdl -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_ufixed_10_7_5_3_0_ap_fixed_11_9_5_3_0_config8_s 
Execute         gen_rtl dense_latency<ap_ufixed<10, 7, 5, 3, 0>, ap_fixed<11, 9, 5, 3, 0>, config8> -style xilinx -f -lang vlog -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/syn/verilog/myproject_dense_latency_ap_ufixed_10_7_5_3_0_ap_fixed_11_9_5_3_0_config8_s 
Execute         syn_report -csynth -model dense_latency<ap_ufixed<10, 7, 5, 3, 0>, ap_fixed<11, 9, 5, 3, 0>, config8> -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/syn/report/dense_latency_ap_ufixed_10_7_5_3_0_ap_fixed_11_9_5_3_0_config8_s_csynth.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         syn_report -rtlxml -model dense_latency<ap_ufixed<10, 7, 5, 3, 0>, ap_fixed<11, 9, 5, 3, 0>, config8> -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/syn/report/dense_latency_ap_ufixed_10_7_5_3_0_ap_fixed_11_9_5_3_0_config8_s_csynth.xml 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         syn_report -verbosereport -model dense_latency<ap_ufixed<10, 7, 5, 3, 0>, ap_fixed<11, 9, 5, 3, 0>, config8> -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_10_7_5_3_0_ap_fixed_11_9_5_3_0_config8_s.verbose.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         db_write -model dense_latency<ap_ufixed<10, 7, 5, 3, 0>, ap_fixed<11, 9, 5, 3, 0>, config8> -f -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_10_7_5_3_0_ap_fixed_11_9_5_3_0_config8_s.adb 
Execute         db_write -model dense_latency<ap_ufixed<10, 7, 5, 3, 0>, ap_fixed<11, 9, 5, 3, 0>, config8> -bindview -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info dense_latency<ap_ufixed<10, 7, 5, 3, 0>, ap_fixed<11, 9, 5, 3, 0>, config8> -p /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_10_7_5_3_0_ap_fixed_11_9_5_3_0_config8_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_ap_fixed_11_9_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model relu<ap_fixed<11, 9, 5, 3, 0>, ap_ufixed<9, 7, 5, 3, 0>, ReLU_config11> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_11_9_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_ap_fixed_11_9_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 445.676 MB.
Execute         source /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl relu<ap_fixed<11, 9, 5, 3, 0>, ap_ufixed<9, 7, 5, 3, 0>, ReLU_config11> -style xilinx -f -lang vhdl -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_relu_ap_fixed_11_9_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s 
Execute         gen_rtl relu<ap_fixed<11, 9, 5, 3, 0>, ap_ufixed<9, 7, 5, 3, 0>, ReLU_config11> -style xilinx -f -lang vlog -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/syn/verilog/myproject_relu_ap_fixed_11_9_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s 
Execute         syn_report -csynth -model relu<ap_fixed<11, 9, 5, 3, 0>, ap_ufixed<9, 7, 5, 3, 0>, ReLU_config11> -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/syn/report/relu_ap_fixed_11_9_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s_csynth.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         syn_report -rtlxml -model relu<ap_fixed<11, 9, 5, 3, 0>, ap_ufixed<9, 7, 5, 3, 0>, ReLU_config11> -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/syn/report/relu_ap_fixed_11_9_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s_csynth.xml 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         syn_report -verbosereport -model relu<ap_fixed<11, 9, 5, 3, 0>, ap_ufixed<9, 7, 5, 3, 0>, ReLU_config11> -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_11_9_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s.verbose.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         db_write -model relu<ap_fixed<11, 9, 5, 3, 0>, ap_ufixed<9, 7, 5, 3, 0>, ReLU_config11> -f -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_11_9_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s.adb 
Execute         db_write -model relu<ap_fixed<11, 9, 5, 3, 0>, ap_ufixed<9, 7, 5, 3, 0>, ReLU_config11> -bindview -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info relu<ap_fixed<11, 9, 5, 3, 0>, ap_ufixed<9, 7, 5, 3, 0>, ReLU_config11> -p /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_11_9_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_12_10_5_3_0_config13_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model dense_latency<ap_ufixed<9, 7, 5, 3, 0>, ap_fixed<12, 10, 5, 3, 0>, config13> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_12_10_5_3_0_config13_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_12_10_5_3_0_config13_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 446.918 MB.
Execute         source /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense_latency<ap_ufixed<9, 7, 5, 3, 0>, ap_fixed<12, 10, 5, 3, 0>, config13> -style xilinx -f -lang vhdl -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_12_10_5_3_0_config13_s 
Execute         gen_rtl dense_latency<ap_ufixed<9, 7, 5, 3, 0>, ap_fixed<12, 10, 5, 3, 0>, config13> -style xilinx -f -lang vlog -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/syn/verilog/myproject_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_12_10_5_3_0_config13_s 
Execute         syn_report -csynth -model dense_latency<ap_ufixed<9, 7, 5, 3, 0>, ap_fixed<12, 10, 5, 3, 0>, config13> -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/syn/report/dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_12_10_5_3_0_config13_s_csynth.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         syn_report -rtlxml -model dense_latency<ap_ufixed<9, 7, 5, 3, 0>, ap_fixed<12, 10, 5, 3, 0>, config13> -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/syn/report/dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_12_10_5_3_0_config13_s_csynth.xml 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         syn_report -verbosereport -model dense_latency<ap_ufixed<9, 7, 5, 3, 0>, ap_fixed<12, 10, 5, 3, 0>, config13> -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_12_10_5_3_0_config13_s.verbose.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         db_write -model dense_latency<ap_ufixed<9, 7, 5, 3, 0>, ap_fixed<12, 10, 5, 3, 0>, config13> -f -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_12_10_5_3_0_config13_s.adb 
Execute         db_write -model dense_latency<ap_ufixed<9, 7, 5, 3, 0>, ap_fixed<12, 10, 5, 3, 0>, config13> -bindview -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info dense_latency<ap_ufixed<9, 7, 5, 3, 0>, ap_fixed<12, 10, 5, 3, 0>, config13> -p /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_12_10_5_3_0_config13_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_ap_fixed_12_10_5_3_0_ap_ufixed_8_6_5_3_0_ReLU_config16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model relu<ap_fixed<12, 10, 5, 3, 0>, ap_ufixed<8, 6, 5, 3, 0>, ReLU_config16> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_12_10_5_3_0_ap_ufixed_8_6_5_3_0_ReLU_config16_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_ap_fixed_12_10_5_3_0_ap_ufixed_8_6_5_3_0_ReLU_config16_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 449.152 MB.
Execute         source /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl relu<ap_fixed<12, 10, 5, 3, 0>, ap_ufixed<8, 6, 5, 3, 0>, ReLU_config16> -style xilinx -f -lang vhdl -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_relu_ap_fixed_12_10_5_3_0_ap_ufixed_8_6_5_3_0_ReLU_config16_s 
Execute         gen_rtl relu<ap_fixed<12, 10, 5, 3, 0>, ap_ufixed<8, 6, 5, 3, 0>, ReLU_config16> -style xilinx -f -lang vlog -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/syn/verilog/myproject_relu_ap_fixed_12_10_5_3_0_ap_ufixed_8_6_5_3_0_ReLU_config16_s 
Execute         syn_report -csynth -model relu<ap_fixed<12, 10, 5, 3, 0>, ap_ufixed<8, 6, 5, 3, 0>, ReLU_config16> -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/syn/report/relu_ap_fixed_12_10_5_3_0_ap_ufixed_8_6_5_3_0_ReLU_config16_s_csynth.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         syn_report -rtlxml -model relu<ap_fixed<12, 10, 5, 3, 0>, ap_ufixed<8, 6, 5, 3, 0>, ReLU_config16> -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/syn/report/relu_ap_fixed_12_10_5_3_0_ap_ufixed_8_6_5_3_0_ReLU_config16_s_csynth.xml 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         syn_report -verbosereport -model relu<ap_fixed<12, 10, 5, 3, 0>, ap_ufixed<8, 6, 5, 3, 0>, ReLU_config16> -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_12_10_5_3_0_ap_ufixed_8_6_5_3_0_ReLU_config16_s.verbose.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         db_write -model relu<ap_fixed<12, 10, 5, 3, 0>, ap_ufixed<8, 6, 5, 3, 0>, ReLU_config16> -f -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_12_10_5_3_0_ap_ufixed_8_6_5_3_0_ReLU_config16_s.adb 
Execute         db_write -model relu<ap_fixed<12, 10, 5, 3, 0>, ap_ufixed<8, 6, 5, 3, 0>, ReLU_config16> -bindview -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info relu<ap_fixed<12, 10, 5, 3, 0>, ap_ufixed<8, 6, 5, 3, 0>, ReLU_config16> -p /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_12_10_5_3_0_ap_ufixed_8_6_5_3_0_ReLU_config16_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_latency_ap_ufixed_8_6_5_3_0_ap_fixed_12_6_5_3_0_config18_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model dense_latency<ap_ufixed<8, 6, 5, 3, 0>, ap_fixed<12, 6, 5, 3, 0>, config18> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_8_6_5_3_0_ap_fixed_12_6_5_3_0_config18_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_latency_ap_ufixed_8_6_5_3_0_ap_fixed_12_6_5_3_0_config18_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 450.723 MB.
Execute         source /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense_latency<ap_ufixed<8, 6, 5, 3, 0>, ap_fixed<12, 6, 5, 3, 0>, config18> -style xilinx -f -lang vhdl -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_ufixed_8_6_5_3_0_ap_fixed_12_6_5_3_0_config18_s 
Execute         gen_rtl dense_latency<ap_ufixed<8, 6, 5, 3, 0>, ap_fixed<12, 6, 5, 3, 0>, config18> -style xilinx -f -lang vlog -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/syn/verilog/myproject_dense_latency_ap_ufixed_8_6_5_3_0_ap_fixed_12_6_5_3_0_config18_s 
Execute         syn_report -csynth -model dense_latency<ap_ufixed<8, 6, 5, 3, 0>, ap_fixed<12, 6, 5, 3, 0>, config18> -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/syn/report/dense_latency_ap_ufixed_8_6_5_3_0_ap_fixed_12_6_5_3_0_config18_s_csynth.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         syn_report -rtlxml -model dense_latency<ap_ufixed<8, 6, 5, 3, 0>, ap_fixed<12, 6, 5, 3, 0>, config18> -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/syn/report/dense_latency_ap_ufixed_8_6_5_3_0_ap_fixed_12_6_5_3_0_config18_s_csynth.xml 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         syn_report -verbosereport -model dense_latency<ap_ufixed<8, 6, 5, 3, 0>, ap_fixed<12, 6, 5, 3, 0>, config18> -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_8_6_5_3_0_ap_fixed_12_6_5_3_0_config18_s.verbose.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         db_write -model dense_latency<ap_ufixed<8, 6, 5, 3, 0>, ap_fixed<12, 6, 5, 3, 0>, config18> -f -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_8_6_5_3_0_ap_fixed_12_6_5_3_0_config18_s.adb 
Execute         db_write -model dense_latency<ap_ufixed<8, 6, 5, 3, 0>, ap_fixed<12, 6, 5, 3, 0>, config18> -bindview -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info dense_latency<ap_ufixed<8, 6, 5, 3, 0>, ap_fixed<12, 6, 5, 3, 0>, config18> -p /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_8_6_5_3_0_ap_fixed_12_6_5_3_0_config18_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model myproject -top_prefix  -sub_prefix myproject_ -mg_file /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_16' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer20_out_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer20_out_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer20_out_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer20_out_3' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer20_out_4' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'myproject' to 'ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'myproject' pipeline 'myproject' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 454.902 MB.
Execute         source /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl myproject -istop -style xilinx -f -lang vhdl -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject 
Execute         gen_rtl myproject -istop -style xilinx -f -lang vlog -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/syn/verilog/myproject 
Execute         syn_report -csynth -model myproject -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/syn/report/myproject_csynth.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         syn_report -rtlxml -model myproject -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/syn/report/myproject_csynth.xml 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         syn_report -verbosereport -model myproject -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.verbose.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         db_write -model myproject -f -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.adb 
Execute         db_write -model myproject -bindview -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info myproject -p /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject 
Execute         export_constraint_db -f -tool general -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
Execute         syn_report -designview -model myproject -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.design.xml 
Execute         syn_report -csynthDesign -model myproject -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/syn/report/csynth.rpt -MHOut /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/kernel_module_hierarchy.tcl 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         syn_report -wcfg -model myproject -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model myproject -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.protoinst 
Execute         sc_get_clocks myproject 
Execute         sc_get_portdomain myproject 
INFO-FLOW: Model list for RTL component generation: {dense_latency<ap_fixed<12, 5, 5, 3, 0>, ap_fixed<11, 8, 5, 3, 0>, config3>} {relu<ap_fixed<11, 8, 5, 3, 0>, ap_ufixed<10, 7, 5, 3, 0>, ReLU_config6>} {dense_latency<ap_ufixed<10, 7, 5, 3, 0>, ap_fixed<11, 9, 5, 3, 0>, config8>} {relu<ap_fixed<11, 9, 5, 3, 0>, ap_ufixed<9, 7, 5, 3, 0>, ReLU_config11>} {dense_latency<ap_ufixed<9, 7, 5, 3, 0>, ap_fixed<12, 10, 5, 3, 0>, config13>} {relu<ap_fixed<12, 10, 5, 3, 0>, ap_ufixed<8, 6, 5, 3, 0>, ReLU_config16>} {dense_latency<ap_ufixed<8, 6, 5, 3, 0>, ap_fixed<12, 6, 5, 3, 0>, config18>} myproject
INFO-FLOW: Handling components in module [dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_11_8_5_3_0_config3_s] ... 
Execute         source /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_11_8_5_3_0_config3_s.compgen.tcl 
INFO-FLOW: Handling components in module [relu_ap_fixed_11_8_5_3_0_ap_ufixed_10_7_5_3_0_ReLU_config6_s] ... 
Execute         source /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_11_8_5_3_0_ap_ufixed_10_7_5_3_0_ReLU_config6_s.compgen.tcl 
INFO-FLOW: Handling components in module [dense_latency_ap_ufixed_10_7_5_3_0_ap_fixed_11_9_5_3_0_config8_s] ... 
Execute         source /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_10_7_5_3_0_ap_fixed_11_9_5_3_0_config8_s.compgen.tcl 
INFO-FLOW: Handling components in module [relu_ap_fixed_11_9_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s] ... 
Execute         source /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_11_9_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s.compgen.tcl 
INFO-FLOW: Handling components in module [dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_12_10_5_3_0_config13_s] ... 
Execute         source /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_12_10_5_3_0_config13_s.compgen.tcl 
INFO-FLOW: Handling components in module [relu_ap_fixed_12_10_5_3_0_ap_ufixed_8_6_5_3_0_ReLU_config16_s] ... 
Execute         source /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_12_10_5_3_0_ap_ufixed_8_6_5_3_0_ReLU_config16_s.compgen.tcl 
INFO-FLOW: Handling components in module [dense_latency_ap_ufixed_8_6_5_3_0_ap_fixed_12_6_5_3_0_config18_s] ... 
Execute         source /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_8_6_5_3_0_ap_fixed_12_6_5_3_0_config18_s.compgen.tcl 
INFO-FLOW: Handling components in module [myproject] ... 
Execute         source /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO-FLOW: Append model dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_11_8_5_3_0_config3_s
INFO-FLOW: Append model relu_ap_fixed_11_8_5_3_0_ap_ufixed_10_7_5_3_0_ReLU_config6_s
INFO-FLOW: Append model dense_latency_ap_ufixed_10_7_5_3_0_ap_fixed_11_9_5_3_0_config8_s
INFO-FLOW: Append model relu_ap_fixed_11_9_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s
INFO-FLOW: Append model dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_12_10_5_3_0_config13_s
INFO-FLOW: Append model relu_ap_fixed_12_10_5_3_0_ap_ufixed_8_6_5_3_0_ReLU_config16_s
INFO-FLOW: Append model dense_latency_ap_ufixed_8_6_5_3_0_ap_fixed_12_6_5_3_0_config18_s
INFO-FLOW: Append model myproject
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_11_8_5_3_0_config3_s relu_ap_fixed_11_8_5_3_0_ap_ufixed_10_7_5_3_0_ReLU_config6_s dense_latency_ap_ufixed_10_7_5_3_0_ap_fixed_11_9_5_3_0_config8_s relu_ap_fixed_11_9_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_12_10_5_3_0_config13_s relu_ap_fixed_12_10_5_3_0_ap_ufixed_8_6_5_3_0_ReLU_config16_s dense_latency_ap_ufixed_8_6_5_3_0_ap_fixed_12_6_5_3_0_config18_s myproject
INFO-FLOW: Generating /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_11_8_5_3_0_config3_s
INFO-FLOW: To file: write model relu_ap_fixed_11_8_5_3_0_ap_ufixed_10_7_5_3_0_ReLU_config6_s
INFO-FLOW: To file: write model dense_latency_ap_ufixed_10_7_5_3_0_ap_fixed_11_9_5_3_0_config8_s
INFO-FLOW: To file: write model relu_ap_fixed_11_9_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s
INFO-FLOW: To file: write model dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_12_10_5_3_0_config13_s
INFO-FLOW: To file: write model relu_ap_fixed_12_10_5_3_0_ap_ufixed_8_6_5_3_0_ReLU_config16_s
INFO-FLOW: To file: write model dense_latency_ap_ufixed_8_6_5_3_0_ap_fixed_12_6_5_3_0_config18_s
INFO-FLOW: To file: write model myproject
INFO-FLOW: Generating /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute         source /opt/local/Vitis_HLS/2024.1/common/technology/generic/autopilot/common.gen 
Execute           source /opt/local/Vitis_HLS/2024.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /opt/local/Vitis_HLS/2024.1/common/technology/generic/autopilot/op.gen 
Execute         source /opt/local/Vitis_HLS/2024.1/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /opt/local/Vitis_HLS/2024.1/common/technology/generic/autopilot/interface.gen 
Execute         source /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /opt/local/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/local/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/local/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/local/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/local/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /opt/local/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/local/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/local/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/local/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute           source /opt/local/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/local/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /opt/local/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=5.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/vhdl' dstVlogDir='/home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/vlog' tclDir='/home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db' modelList='dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_11_8_5_3_0_config3_s
relu_ap_fixed_11_8_5_3_0_ap_ufixed_10_7_5_3_0_ReLU_config6_s
dense_latency_ap_ufixed_10_7_5_3_0_ap_fixed_11_9_5_3_0_config8_s
relu_ap_fixed_11_9_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s
dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_12_10_5_3_0_config13_s
relu_ap_fixed_12_10_5_3_0_ap_ufixed_8_6_5_3_0_ReLU_config16_s
dense_latency_ap_ufixed_8_6_5_3_0_ap_fixed_12_6_5_3_0_config18_s
myproject
' expOnly='0'
Execute         source /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         source /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_11_8_5_3_0_config3_s.compgen.tcl 
Execute         source /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_11_8_5_3_0_ap_ufixed_10_7_5_3_0_ReLU_config6_s.compgen.tcl 
Execute         source /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_10_7_5_3_0_ap_fixed_11_9_5_3_0_config8_s.compgen.tcl 
Execute         source /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_11_9_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s.compgen.tcl 
Execute         source /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_12_10_5_3_0_config13_s.compgen.tcl 
Execute         source /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_12_10_5_3_0_ap_ufixed_8_6_5_3_0_ReLU_config16_s.compgen.tcl 
Execute         source /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_8_6_5_3_0_ap_fixed_12_6_5_3_0_config18_s.compgen.tcl 
Execute         source /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.25 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.44 seconds; current allocated memory: 459.469 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='myproject_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.2 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_11_8_5_3_0_config3_s
relu_ap_fixed_11_8_5_3_0_ap_ufixed_10_7_5_3_0_ReLU_config6_s
dense_latency_ap_ufixed_10_7_5_3_0_ap_fixed_11_9_5_3_0_config8_s
relu_ap_fixed_11_9_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s
dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_12_10_5_3_0_config13_s
relu_ap_fixed_12_10_5_3_0_ap_ufixed_8_6_5_3_0_ReLU_config16_s
dense_latency_ap_ufixed_8_6_5_3_0_ap_fixed_12_6_5_3_0_config18_s
myproject
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/top-io-be.tcl 
Execute         source /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.compgen.dataonly.tcl 
Execute         source /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_11_8_5_3_0_config3_s.tbgen.tcl 
Execute         source /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_11_8_5_3_0_ap_ufixed_10_7_5_3_0_ReLU_config6_s.tbgen.tcl 
Execute         source /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_10_7_5_3_0_ap_fixed_11_9_5_3_0_config8_s.tbgen.tcl 
Execute         source /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_11_9_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s.tbgen.tcl 
Execute         source /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_12_10_5_3_0_config13_s.tbgen.tcl 
Execute         source /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_12_10_5_3_0_ap_ufixed_8_6_5_3_0_ReLU_config16_s.tbgen.tcl 
Execute         source /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_8_6_5_3_0_ap_fixed_12_6_5_3_0_config18_s.tbgen.tcl 
Execute         source /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         source /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
Execute         sc_get_clocks myproject 
Execute         source /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_4/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {} cache_nodes {} report_dict {TOPINST myproject MODULE2INSTS {myproject myproject dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_11_8_5_3_0_config3_s call_ret1_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_11_8_5_3_0_config3_s_fu_287 relu_ap_fixed_11_8_5_3_0_ap_ufixed_10_7_5_3_0_ReLU_config6_s call_ret2_relu_ap_fixed_11_8_5_3_0_ap_ufixed_10_7_5_3_0_ReLU_config6_s_fu_305 dense_latency_ap_ufixed_10_7_5_3_0_ap_fixed_11_9_5_3_0_config8_s call_ret3_dense_latency_ap_ufixed_10_7_5_3_0_ap_fixed_11_9_5_3_0_config8_s_fu_318 relu_ap_fixed_11_9_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s call_ret4_relu_ap_fixed_11_9_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s_fu_331 dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_12_10_5_3_0_config13_s call_ret5_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_12_10_5_3_0_config13_s_fu_339 relu_ap_fixed_12_10_5_3_0_ap_ufixed_8_6_5_3_0_ReLU_config16_s call_ret_relu_ap_fixed_12_10_5_3_0_ap_ufixed_8_6_5_3_0_ReLU_config16_s_fu_347 dense_latency_ap_ufixed_8_6_5_3_0_ap_fixed_12_6_5_3_0_config18_s call_ret6_dense_latency_ap_ufixed_8_6_5_3_0_ap_fixed_12_6_5_3_0_config18_s_fu_359} INST2MODULE {myproject myproject call_ret1_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_11_8_5_3_0_config3_s_fu_287 dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_11_8_5_3_0_config3_s call_ret2_relu_ap_fixed_11_8_5_3_0_ap_ufixed_10_7_5_3_0_ReLU_config6_s_fu_305 relu_ap_fixed_11_8_5_3_0_ap_ufixed_10_7_5_3_0_ReLU_config6_s call_ret3_dense_latency_ap_ufixed_10_7_5_3_0_ap_fixed_11_9_5_3_0_config8_s_fu_318 dense_latency_ap_ufixed_10_7_5_3_0_ap_fixed_11_9_5_3_0_config8_s call_ret4_relu_ap_fixed_11_9_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s_fu_331 relu_ap_fixed_11_9_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s call_ret5_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_12_10_5_3_0_config13_s_fu_339 dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_12_10_5_3_0_config13_s call_ret_relu_ap_fixed_12_10_5_3_0_ap_ufixed_8_6_5_3_0_ReLU_config16_s_fu_347 relu_ap_fixed_12_10_5_3_0_ap_ufixed_8_6_5_3_0_ReLU_config16_s call_ret6_dense_latency_ap_ufixed_8_6_5_3_0_ap_fixed_12_6_5_3_0_config18_s_fu_359 dense_latency_ap_ufixed_8_6_5_3_0_ap_fixed_12_6_5_3_0_config18_s} INSTDATA {myproject {DEPTH 1 CHILDREN {call_ret1_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_11_8_5_3_0_config3_s_fu_287 call_ret2_relu_ap_fixed_11_8_5_3_0_ap_ufixed_10_7_5_3_0_ReLU_config6_s_fu_305 call_ret3_dense_latency_ap_ufixed_10_7_5_3_0_ap_fixed_11_9_5_3_0_config8_s_fu_318 call_ret4_relu_ap_fixed_11_9_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s_fu_331 call_ret5_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_12_10_5_3_0_config13_s_fu_339 call_ret_relu_ap_fixed_12_10_5_3_0_ap_ufixed_8_6_5_3_0_ReLU_config16_s_fu_347 call_ret6_dense_latency_ap_ufixed_8_6_5_3_0_ap_fixed_12_6_5_3_0_config18_s_fu_359}} call_ret1_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_11_8_5_3_0_config3_s_fu_287 {DEPTH 2 CHILDREN {}} call_ret2_relu_ap_fixed_11_8_5_3_0_ap_ufixed_10_7_5_3_0_ReLU_config6_s_fu_305 {DEPTH 2 CHILDREN {}} call_ret3_dense_latency_ap_ufixed_10_7_5_3_0_ap_fixed_11_9_5_3_0_config8_s_fu_318 {DEPTH 2 CHILDREN {}} call_ret4_relu_ap_fixed_11_9_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s_fu_331 {DEPTH 2 CHILDREN {}} call_ret5_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_12_10_5_3_0_config13_s_fu_339 {DEPTH 2 CHILDREN {}} call_ret_relu_ap_fixed_12_10_5_3_0_ap_ufixed_8_6_5_3_0_ReLU_config16_s_fu_347 {DEPTH 2 CHILDREN {}} call_ret6_dense_latency_ap_ufixed_8_6_5_3_0_ap_fixed_12_6_5_3_0_config18_s_fu_359 {DEPTH 2 CHILDREN {}}} MODULEDATA {dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_11_8_5_3_0_config3_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_27_fu_250_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_28_fu_276_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_31_fu_346_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_37_fu_508_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_41_fu_598_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln17_1_fu_660_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:17 VARIABLE sub_ln17_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_48_fu_750_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_fu_842_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp80_fu_866_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:33 VARIABLE tmp80 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_18_fu_884_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_19_fu_894_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_60_fu_904_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_20_fu_928_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_62_fu_938_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp278_fu_962_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:33 VARIABLE tmp278 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_66_fu_980_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_66 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_67_fu_990_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_67 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_68_fu_1000_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_68 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_21_fu_1010_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_70_fu_1036_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_70 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp4_fu_1042_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE tmp4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_24_fu_1072_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_72_fu_1082_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_72 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_25_fu_1102_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_26_fu_1112_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_27_fu_1126_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp776_fu_1158_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:33 VARIABLE tmp776 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_28_fu_1172_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_29_fu_1190_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_77_fu_1200_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_77 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_79_fu_1216_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_79 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_30_fu_1226_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp1074_fu_1262_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:33 VARIABLE tmp1074 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_31_fu_1296_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_85_fu_1306_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_85 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_89_fu_1338_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_89 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_90_fu_1344_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_90 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_fu_1380_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:33 VARIABLE empty LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp1472_fu_1390_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:33 VARIABLE tmp1472 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp17_fu_1408_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE tmp17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp18_fu_1438_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE tmp18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp1970_fu_1452_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:33 VARIABLE tmp1970 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_94_fu_1470_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_94 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_32_fu_1480_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_98_fu_1552_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_98 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_34_fu_1562_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_101_fu_1588_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_101 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_103_fu_1600_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_103 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_104_fu_1610_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_104 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp2666_fu_1640_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:33 VARIABLE tmp2666 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp2964_fu_1662_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:33 VARIABLE tmp2964 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_35_fu_1680_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_36_fu_1690_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_37_fu_1716_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} relu_ap_fixed_11_8_5_3_0_ap_ufixed_10_7_5_3_0_ReLU_config6_s {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_fu_88_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_fu_98_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_11_fu_106_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_11_fu_116_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_12_fu_124_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_12_fu_134_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_13_fu_142_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_13_fu_152_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_14_fu_160_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_14_fu_170_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_15_fu_178_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_15_fu_188_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_16_fu_196_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_16_fu_206_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_17_fu_214_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_17_fu_224_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_18_fu_232_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_18_fu_242_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} dense_latency_ap_ufixed_10_7_5_3_0_ap_fixed_11_9_5_3_0_config8_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_11_fu_220_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_15_fu_282_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln42_fu_308_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE sub_ln42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_17_fu_344_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_19_fu_394_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_20_fu_416_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_21_fu_450_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mult_22_fu_484_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_25_fu_526_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mult_26_fu_552_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp_fu_562_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE tmp LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_13_fu_610_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_40_fu_630_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_42_fu_646_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_14_fu_656_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_43_fu_666_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_15_fu_676_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_44_fu_682_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_45_fu_692_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_16_fu_714_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_50_fu_740_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_774_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:33 VARIABLE empty LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_27_fu_784_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE empty_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp632_fu_798_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE tmp632 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_55_fu_832_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_56_fu_842_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} relu_ap_fixed_11_9_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_fu_48_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_fu_58_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_8_fu_66_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_8_fu_76_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_9_fu_84_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_9_fu_94_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_10_fu_102_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_10_fu_112_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_12_10_5_3_0_config13_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_fu_152_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mult_1_fu_178_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_4_fu_232_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_6_fu_292_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_8_fu_338_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mult_9_fu_364_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_fu_386_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_fu_400_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1_fu_410_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_2_fu_416_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_1_fu_434_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_2_fu_444_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_3_fu_454_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_3_fu_460_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp_fu_470_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE tmp LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_5_fu_512_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_6_fu_544_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_8_fu_554_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_9_fu_564_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_7_fu_570_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_10_fu_580_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp4_fu_586_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE tmp4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_14_fu_632_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} relu_ap_fixed_12_10_5_3_0_ap_ufixed_8_6_5_3_0_ReLU_config16_s {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_fu_80_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_fu_90_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_1_fu_98_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_1_fu_108_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_2_fu_116_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_2_fu_126_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_3_fu_134_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_3_fu_144_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_4_fu_152_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_4_fu_162_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_5_fu_170_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_5_fu_180_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_6_fu_188_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_6_fu_198_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_7_fu_206_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_7_fu_216_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} dense_latency_ap_ufixed_8_6_5_3_0_ap_fixed_12_6_5_3_0_config18_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln42_fu_186_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE sub_ln42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln42_1_fu_208_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE sub_ln42_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln42_2_fu_218_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE sub_ln42_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln42_3_fu_292_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE sub_ln42_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln42_4_fu_318_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE sub_ln42_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln42_5_fu_360_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE sub_ln42_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln42_6_fu_394_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE sub_ln42_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln42_7_fu_416_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE sub_ln42_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln42_9_fu_472_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE sub_ln42_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln42_11_fu_520_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE sub_ln42_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp8_fu_568_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:33 VARIABLE tmp8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_fu_586_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_19_fu_620_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_9_fu_630_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_20_fu_640_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_10_fu_660_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp65_fu_686_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE tmp65 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_25_fu_720_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_26_fu_730_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_11_fu_752_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_29_fu_762_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_30_fu_772_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_31_fu_782_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_33_fu_794_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_12_fu_824_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_36_fu_834_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_37_fu_844_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} myproject {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_fu_393_p2 SOURCE firmware/nnet_utils/nnet_code_gen.h:30 VARIABLE add_ln30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_fu_421_p2 SOURCE firmware/nnet_utils/nnet_code_gen.h:31 VARIABLE add_ln31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln32_fu_449_p2 SOURCE firmware/nnet_utils/nnet_code_gen.h:32 VARIABLE add_ln32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln33_fu_477_p2 SOURCE firmware/nnet_utils/nnet_code_gen.h:33 VARIABLE add_ln33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_fu_505_p2 SOURCE firmware/nnet_utils/nnet_code_gen.h:34 VARIABLE add_ln34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln35_fu_533_p2 SOURCE firmware/nnet_utils/nnet_code_gen.h:35 VARIABLE add_ln35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln36_fu_561_p2 SOURCE firmware/nnet_utils/nnet_code_gen.h:36 VARIABLE add_ln36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln37_fu_589_p2 SOURCE firmware/nnet_utils/nnet_code_gen.h:37 VARIABLE add_ln37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln39_fu_617_p2 SOURCE firmware/nnet_utils/nnet_code_gen.h:39 VARIABLE add_ln39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_fu_645_p2 SOURCE firmware/nnet_utils/nnet_code_gen.h:40 VARIABLE add_ln40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_fu_673_p2 SOURCE firmware/nnet_utils/nnet_code_gen.h:41 VARIABLE add_ln41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln42_fu_701_p2 SOURCE firmware/nnet_utils/nnet_code_gen.h:42 VARIABLE add_ln42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME layer2_out_13_fu_729_p2 SOURCE firmware/nnet_utils/nnet_code_gen.h:44 VARIABLE layer2_out_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_fu_757_p2 SOURCE firmware/nnet_utils/nnet_code_gen.h:45 VARIABLE add_ln45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.48 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.69 seconds; current allocated memory: 465.531 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for myproject.
INFO: [VLOG 209-307] Generating Verilog RTL for myproject.
Execute         syn_report -model myproject -printsummary 
INFO: [HLS 200-789] **** Estimated Fmax: 274.05 MHz
Command       autosyn done; 4.14 sec.
Command     csynth_design done; 93.31 sec.
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:01:33; Allocated memory: 151.211 MB.
Execute     cleanup_all 
