<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="simulation/submodules/Qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
   type="SYSTEM_VERILOG"
   library="error_adapter_0" />
 <file
   path="simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux" />
 <file
   path="simulation/submodules/Qsys_mm_interconnect_1_rsp_mux.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux" />
 <file
   path="simulation/submodules/Qsys_mm_interconnect_1_rsp_demux.sv"
   type="SYSTEM_VERILOG"
   library="rsp_demux" />
 <file
   path="simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux" />
 <file
   path="simulation/submodules/Qsys_mm_interconnect_1_cmd_mux.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux" />
 <file
   path="simulation/submodules/Qsys_mm_interconnect_1_cmd_demux.sv"
   type="SYSTEM_VERILOG"
   library="cmd_demux" />
 <file
   path="simulation/submodules/altera_merlin_burst_adapter.sv"
   type="SYSTEM_VERILOG"
   library="sdram_s1_burst_adapter" />
 <file
   path="simulation/submodules/altera_merlin_burst_adapter_uncmpr.sv"
   type="SYSTEM_VERILOG"
   library="sdram_s1_burst_adapter" />
 <file
   path="simulation/submodules/altera_merlin_burst_adapter_13_1.sv"
   type="SYSTEM_VERILOG"
   library="sdram_s1_burst_adapter" />
 <file
   path="simulation/submodules/altera_merlin_burst_adapter_new.sv"
   type="SYSTEM_VERILOG"
   library="sdram_s1_burst_adapter" />
 <file
   path="simulation/submodules/altera_incr_burst_converter.sv"
   type="SYSTEM_VERILOG"
   library="sdram_s1_burst_adapter" />
 <file
   path="simulation/submodules/altera_wrap_burst_converter.sv"
   type="SYSTEM_VERILOG"
   library="sdram_s1_burst_adapter" />
 <file
   path="simulation/submodules/altera_default_burst_converter.sv"
   type="SYSTEM_VERILOG"
   library="sdram_s1_burst_adapter" />
 <file
   path="simulation/submodules/altera_merlin_address_alignment.sv"
   type="SYSTEM_VERILOG"
   library="sdram_s1_burst_adapter" />
 <file
   path="simulation/submodules/altera_avalon_st_pipeline_stage.sv"
   type="SYSTEM_VERILOG"
   library="sdram_s1_burst_adapter" />
 <file
   path="simulation/submodules/altera_avalon_st_pipeline_base.v"
   type="SYSTEM_VERILOG"
   library="sdram_s1_burst_adapter" />
 <file
   path="simulation/submodules/Qsys_mm_interconnect_1_router_002.sv"
   type="SYSTEM_VERILOG"
   library="router_002" />
 <file
   path="simulation/submodules/Qsys_mm_interconnect_1_router.sv"
   type="SYSTEM_VERILOG"
   library="router" />
 <file
   path="simulation/submodules/Qsys_mm_interconnect_0_avalon_st_adapter.v"
   type="VERILOG"
   library="avalon_st_adapter" />
 <file
   path="simulation/submodules/altera_avalon_st_handshake_clock_crosser.v"
   type="SYSTEM_VERILOG"
   library="crosser" />
 <file
   path="simulation/submodules/altera_avalon_st_clock_crosser.v"
   type="SYSTEM_VERILOG"
   library="crosser" />
 <file
   path="simulation/submodules/altera_avalon_st_pipeline_base.v"
   type="SYSTEM_VERILOG"
   library="crosser" />
 <file
   path="simulation/submodules/altera_std_synchronizer_nocut.v"
   type="SYSTEM_VERILOG"
   library="crosser" />
 <file
   path="simulation/submodules/altera_avalon_st_handshake_clock_crosser.sdc"
   type="SDC"
   library="crosser" />
 <file
   path="simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux_001" />
 <file
   path="simulation/submodules/Qsys_mm_interconnect_0_rsp_mux_001.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux_001" />
 <file
   path="simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux" />
 <file
   path="simulation/submodules/Qsys_mm_interconnect_0_rsp_mux.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux" />
 <file
   path="simulation/submodules/Qsys_mm_interconnect_0_rsp_demux_005.sv"
   type="SYSTEM_VERILOG"
   library="rsp_demux_005" />
 <file
   path="simulation/submodules/Qsys_mm_interconnect_0_rsp_demux_004.sv"
   type="SYSTEM_VERILOG"
   library="rsp_demux_004" />
 <file
   path="simulation/submodules/Qsys_mm_interconnect_0_rsp_demux.sv"
   type="SYSTEM_VERILOG"
   library="rsp_demux" />
 <file
   path="simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux_004" />
 <file
   path="simulation/submodules/Qsys_mm_interconnect_0_cmd_mux_004.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux_004" />
 <file
   path="simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux" />
 <file
   path="simulation/submodules/Qsys_mm_interconnect_0_cmd_mux.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux" />
 <file
   path="simulation/submodules/Qsys_mm_interconnect_0_cmd_demux_001.sv"
   type="SYSTEM_VERILOG"
   library="cmd_demux_001" />
 <file
   path="simulation/submodules/Qsys_mm_interconnect_0_cmd_demux.sv"
   type="SYSTEM_VERILOG"
   library="cmd_demux" />
 <file
   path="simulation/submodules/altera_merlin_traffic_limiter.sv"
   type="SYSTEM_VERILOG"
   library="nios2_gen2_data_master_limiter" />
 <file
   path="simulation/submodules/altera_merlin_reorder_memory.sv"
   type="SYSTEM_VERILOG"
   library="nios2_gen2_data_master_limiter" />
 <file
   path="simulation/submodules/altera_avalon_sc_fifo.v"
   type="SYSTEM_VERILOG"
   library="nios2_gen2_data_master_limiter" />
 <file
   path="simulation/submodules/altera_avalon_st_pipeline_base.v"
   type="SYSTEM_VERILOG"
   library="nios2_gen2_data_master_limiter" />
 <file
   path="simulation/submodules/Qsys_mm_interconnect_0_router_006.sv"
   type="SYSTEM_VERILOG"
   library="router_006" />
 <file
   path="simulation/submodules/Qsys_mm_interconnect_0_router_002.sv"
   type="SYSTEM_VERILOG"
   library="router_002" />
 <file
   path="simulation/submodules/Qsys_mm_interconnect_0_router_001.sv"
   type="SYSTEM_VERILOG"
   library="router_001" />
 <file
   path="simulation/submodules/Qsys_mm_interconnect_0_router.sv"
   type="SYSTEM_VERILOG"
   library="router" />
 <file
   path="simulation/submodules/altera_avalon_sc_fifo.v"
   type="VERILOG"
   library="jtag_uart_avalon_jtag_slave_agent_rsp_fifo" />
 <file
   path="simulation/submodules/altera_merlin_slave_agent.sv"
   type="SYSTEM_VERILOG"
   library="jtag_uart_avalon_jtag_slave_agent" />
 <file
   path="simulation/submodules/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG"
   library="jtag_uart_avalon_jtag_slave_agent" />
 <file
   path="simulation/submodules/altera_merlin_master_agent.sv"
   type="SYSTEM_VERILOG"
   library="nios2_gen2_data_master_agent" />
 <file
   path="simulation/submodules/altera_merlin_slave_translator.sv"
   type="SYSTEM_VERILOG"
   library="jtag_uart_avalon_jtag_slave_translator" />
 <file
   path="simulation/submodules/altera_merlin_master_translator.sv"
   type="SYSTEM_VERILOG"
   library="nios2_gen2_data_master_translator" />
 <file
   path="simulation/submodules/Qsys_nios2_gen2_cpu.ocp"
   type="OTHER"
   library="cpu" />
 <file
   path="simulation/submodules/Qsys_nios2_gen2_cpu.sdc"
   type="SDC"
   library="cpu" />
 <file
   path="simulation/submodules/Qsys_nios2_gen2_cpu.vo"
   type="VERILOG"
   library="cpu" />
 <file
   path="simulation/submodules/Qsys_nios2_gen2_cpu_bht_ram.dat"
   type="DAT"
   library="cpu" />
 <file
   path="simulation/submodules/Qsys_nios2_gen2_cpu_bht_ram.hex"
   type="HEX"
   library="cpu" />
 <file
   path="simulation/submodules/Qsys_nios2_gen2_cpu_bht_ram.mif"
   type="MIF"
   library="cpu" />
 <file
   path="simulation/submodules/Qsys_nios2_gen2_cpu_dc_tag_ram.dat"
   type="DAT"
   library="cpu" />
 <file
   path="simulation/submodules/Qsys_nios2_gen2_cpu_dc_tag_ram.hex"
   type="HEX"
   library="cpu" />
 <file
   path="simulation/submodules/Qsys_nios2_gen2_cpu_dc_tag_ram.mif"
   type="MIF"
   library="cpu" />
 <file
   path="simulation/submodules/Qsys_nios2_gen2_cpu_debug_slave_sysclk.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="simulation/submodules/Qsys_nios2_gen2_cpu_debug_slave_tck.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="simulation/submodules/Qsys_nios2_gen2_cpu_debug_slave_wrapper.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="simulation/submodules/Qsys_nios2_gen2_cpu_ic_tag_ram.dat"
   type="DAT"
   library="cpu" />
 <file
   path="simulation/submodules/Qsys_nios2_gen2_cpu_ic_tag_ram.hex"
   type="HEX"
   library="cpu" />
 <file
   path="simulation/submodules/Qsys_nios2_gen2_cpu_ic_tag_ram.mif"
   type="MIF"
   library="cpu" />
 <file
   path="simulation/submodules/Qsys_nios2_gen2_cpu_mult_cell.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="simulation/submodules/Qsys_nios2_gen2_cpu_nios2_waves.do"
   type="OTHER"
   library="cpu" />
 <file
   path="simulation/submodules/Qsys_nios2_gen2_cpu_ociram_default_contents.dat"
   type="DAT"
   library="cpu" />
 <file
   path="simulation/submodules/Qsys_nios2_gen2_cpu_ociram_default_contents.hex"
   type="HEX"
   library="cpu" />
 <file
   path="simulation/submodules/Qsys_nios2_gen2_cpu_ociram_default_contents.mif"
   type="MIF"
   library="cpu" />
 <file
   path="simulation/submodules/Qsys_nios2_gen2_cpu_rf_ram_a.dat"
   type="DAT"
   library="cpu" />
 <file
   path="simulation/submodules/Qsys_nios2_gen2_cpu_rf_ram_a.hex"
   type="HEX"
   library="cpu" />
 <file
   path="simulation/submodules/Qsys_nios2_gen2_cpu_rf_ram_a.mif"
   type="MIF"
   library="cpu" />
 <file
   path="simulation/submodules/Qsys_nios2_gen2_cpu_rf_ram_b.dat"
   type="DAT"
   library="cpu" />
 <file
   path="simulation/submodules/Qsys_nios2_gen2_cpu_rf_ram_b.hex"
   type="HEX"
   library="cpu" />
 <file
   path="simulation/submodules/Qsys_nios2_gen2_cpu_rf_ram_b.mif"
   type="MIF"
   library="cpu" />
 <file
   path="simulation/submodules/Qsys_nios2_gen2_cpu_test_bench.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="simulation/submodules/altera_reset_controller.v"
   type="VERILOG"
   library="rst_controller" />
 <file
   path="simulation/submodules/altera_reset_synchronizer.v"
   type="VERILOG"
   library="rst_controller" />
 <file
   path="simulation/submodules/altera_reset_controller.sdc"
   type="SDC"
   library="rst_controller" />
 <file
   path="simulation/submodules/Qsys_irq_mapper.sv"
   type="SYSTEM_VERILOG"
   library="irq_mapper" />
 <file
   path="simulation/submodules/Qsys_mm_interconnect_1.v"
   type="VERILOG"
   library="mm_interconnect_1" />
 <file
   path="simulation/submodules/Qsys_mm_interconnect_0.v"
   type="VERILOG"
   library="mm_interconnect_0" />
 <file
   path="simulation/submodules/Qsys_timer.v"
   type="VERILOG"
   library="timer" />
 <file
   path="simulation/submodules/Qsys_sysid_qsys.vo"
   type="VERILOG"
   library="sysid_qsys" />
 <file path="simulation/submodules/Qsys_sw.v" type="VERILOG" library="sw" />
 <file
   path="simulation/submodules/Qsys_sdram.v"
   type="VERILOG"
   library="sdram" />
 <file
   path="simulation/submodules/Qsys_sdram_test_component.v"
   type="VERILOG"
   library="sdram" />
 <file
   path="simulation/submodules/Qsys_onchip_memory2_0.v"
   type="VERILOG"
   library="onchip_memory2_0" />
 <file
   path="simulation/submodules/Qsys_nios2_gen2.v"
   type="VERILOG"
   library="nios2_gen2" />
 <file
   path="simulation/submodules/Qsys_mipi_pwdn_n.v"
   type="VERILOG"
   library="mipi_pwdn_n" />
 <file path="simulation/submodules/Qsys_led.v" type="VERILOG" library="led" />
 <file path="simulation/submodules/Qsys_key.v" type="VERILOG" library="key" />
 <file
   path="simulation/submodules/Qsys_jtag_uart.v"
   type="VERILOG"
   library="jtag_uart" />
 <file
   path="simulation/submodules/i2c_opencores.v"
   type="VERILOG"
   library="i2c_opencores_camera" />
 <file
   path="simulation/submodules/i2c_master_top.v"
   type="VERILOG"
   library="i2c_opencores_camera" />
 <file
   path="simulation/submodules/i2c_master_defines.v"
   type="VERILOG"
   library="i2c_opencores_camera" />
 <file
   path="simulation/submodules/i2c_master_byte_ctrl.v"
   type="VERILOG"
   library="i2c_opencores_camera" />
 <file
   path="simulation/submodules/i2c_master_bit_ctrl.v"
   type="VERILOG"
   library="i2c_opencores_camera" />
 <file
   path="simulation/submodules/timescale.v"
   type="VERILOG"
   library="i2c_opencores_camera" />
 <file
   path="simulation/submodules/Qsys_altpll_0.vo"
   type="VERILOG"
   library="altpll_0" />
 <file
   path="simulation/submodules/Qsys_alt_vip_vfb_0.vo"
   type="VERILOG"
   library="alt_vip_vfb_0" />
 <file
   path="simulation/submodules/alt_vipitc131_IS2Vid.sv"
   type="SYSTEM_VERILOG"
   library="alt_vip_itc_0" />
 <file
   path="simulation/submodules/alt_vipitc131_IS2Vid_sync_compare.v"
   type="VERILOG"
   library="alt_vip_itc_0" />
 <file
   path="simulation/submodules/alt_vipitc131_IS2Vid_calculate_mode.v"
   type="VERILOG"
   library="alt_vip_itc_0" />
 <file
   path="simulation/submodules/alt_vipitc131_IS2Vid_control.v"
   type="VERILOG"
   library="alt_vip_itc_0" />
 <file
   path="simulation/submodules/alt_vipitc131_IS2Vid_mode_banks.sv"
   type="SYSTEM_VERILOG"
   library="alt_vip_itc_0" />
 <file
   path="simulation/submodules/alt_vipitc131_IS2Vid_statemachine.v"
   type="VERILOG"
   library="alt_vip_itc_0" />
 <file
   path="simulation/submodules/alt_vipitc131_common_fifo.v"
   type="VERILOG"
   library="alt_vip_itc_0" />
 <file
   path="simulation/submodules/alt_vipitc131_common_generic_count.v"
   type="VERILOG"
   library="alt_vip_itc_0" />
 <file
   path="simulation/submodules/alt_vipitc131_common_to_binary.v"
   type="VERILOG"
   library="alt_vip_itc_0" />
 <file
   path="simulation/submodules/alt_vipitc131_common_sync.v"
   type="VERILOG"
   library="alt_vip_itc_0" />
 <file
   path="simulation/submodules/alt_vipitc131_common_trigger_sync.v"
   type="VERILOG"
   library="alt_vip_itc_0" />
 <file
   path="simulation/submodules/alt_vipitc131_common_sync_generation.v"
   type="VERILOG"
   library="alt_vip_itc_0" />
 <file
   path="simulation/submodules/alt_vipitc131_common_frame_counter.v"
   type="VERILOG"
   library="alt_vip_itc_0" />
 <file
   path="simulation/submodules/alt_vipitc131_common_sample_counter.v"
   type="VERILOG"
   library="alt_vip_itc_0" />
 <file
   path="simulation/submodules/TERASIC_CAMERA.v"
   type="VERILOG"
   library="TERASIC_CAMERA_0" />
 <file
   path="simulation/submodules/CAMERA_RGB.v"
   type="VERILOG"
   library="TERASIC_CAMERA_0" />
 <file
   path="simulation/submodules/CAMERA_Bayer.v"
   type="VERILOG"
   library="TERASIC_CAMERA_0" />
 <file
   path="simulation/submodules/Bayer2RGB.v"
   type="VERILOG"
   library="TERASIC_CAMERA_0" />
 <file
   path="simulation/submodules/Bayer_LineBuffer.v"
   type="VERILOG"
   library="TERASIC_CAMERA_0" />
 <file
   path="simulation/submodules/rgb_fifo.v"
   type="VERILOG"
   library="TERASIC_CAMERA_0" />
 <file
   path="simulation/submodules/add2.v"
   type="VERILOG"
   library="TERASIC_CAMERA_0" />
 <file
   path="simulation/submodules/add4.v"
   type="VERILOG"
   library="TERASIC_CAMERA_0" />
 <file
   path="simulation/submodules/TERASIC_AUTO_FOCUS.v"
   type="VERILOG"
   library="TERASIC_AUTO_FOCUS_0" />
 <file
   path="simulation/submodules/F_VCM.v"
   type="VERILOG"
   library="TERASIC_AUTO_FOCUS_0" />
 <file
   path="simulation/submodules/I2C_VCM_Config.v"
   type="VERILOG"
   library="TERASIC_AUTO_FOCUS_0" />
 <file
   path="simulation/submodules/I2C_VCM_Controller.v"
   type="VERILOG"
   library="TERASIC_AUTO_FOCUS_0" />
 <file
   path="simulation/submodules/VCM_CTRL_P.v"
   type="VERILOG"
   library="TERASIC_AUTO_FOCUS_0" />
 <file path="simulation/Qsys.v" type="VERILOG" />
 <topLevel name="Qsys" />
 <deviceFamily name="cycloneive" />
 <modelMap
   controllerPath="Qsys.onchip_memory2_0"
   modelPath="Qsys.onchip_memory2_0" />
</simPackage>
