

================================================================
== Vitis HLS Report for 'Self_attention'
================================================================
* Date:           Tue Sep  5 09:34:02 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.844 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    57673|    57673|  0.577 ms|  0.577 ms|  57673|  57673|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_S_h_0_h      |    57672|    57672|      4806|          -|          -|    12|        no|
        | + l_exp_sum_i3  |      804|      804|        67|          -|          -|    12|        no|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 12 
9 --> 10 
10 --> 11 
11 --> 8 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%h = alloca i32 1"   --->   Operation 17 'alloca' 'h' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%inp_sumRow = alloca i64 1" [bert_layer.cpp:76]   --->   Operation 18 'alloca' 'inp_sumRow' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%outp_V = alloca i64 1" [bert_layer.cpp:48]   --->   Operation 19 'alloca' 'outp_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%outp_V_1 = alloca i64 1" [bert_layer.cpp:48]   --->   Operation 20 'alloca' 'outp_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%outp_V_2 = alloca i64 1" [bert_layer.cpp:48]   --->   Operation 21 'alloca' 'outp_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%outp_V_3 = alloca i64 1" [bert_layer.cpp:48]   --->   Operation 22 'alloca' 'outp_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%Q_h_V = alloca i64 1" [bert_layer.cpp:141]   --->   Operation 23 'alloca' 'Q_h_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%Q_h_V_1 = alloca i64 1" [bert_layer.cpp:141]   --->   Operation 24 'alloca' 'Q_h_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%Q_h_V_2 = alloca i64 1" [bert_layer.cpp:141]   --->   Operation 25 'alloca' 'Q_h_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%Q_h_V_3 = alloca i64 1" [bert_layer.cpp:141]   --->   Operation 26 'alloca' 'Q_h_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%K_h_V = alloca i64 1" [bert_layer.cpp:142]   --->   Operation 27 'alloca' 'K_h_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%K_h_V_1 = alloca i64 1" [bert_layer.cpp:142]   --->   Operation 28 'alloca' 'K_h_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%K_h_V_2 = alloca i64 1" [bert_layer.cpp:142]   --->   Operation 29 'alloca' 'K_h_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%K_h_V_3 = alloca i64 1" [bert_layer.cpp:142]   --->   Operation 30 'alloca' 'K_h_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%V_h_V = alloca i64 1" [bert_layer.cpp:143]   --->   Operation 31 'alloca' 'V_h_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%V_h_V_1 = alloca i64 1" [bert_layer.cpp:143]   --->   Operation 32 'alloca' 'V_h_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%V_h_V_2 = alloca i64 1" [bert_layer.cpp:143]   --->   Operation 33 'alloca' 'V_h_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%V_h_V_3 = alloca i64 1" [bert_layer.cpp:143]   --->   Operation 34 'alloca' 'V_h_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%v100 = alloca i64 1" [bert_layer.cpp:155]   --->   Operation 35 'alloca' 'v100' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%v100_1 = alloca i64 1" [bert_layer.cpp:155]   --->   Operation 36 'alloca' 'v100_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%v100_2 = alloca i64 1" [bert_layer.cpp:155]   --->   Operation 37 'alloca' 'v100_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%v100_3 = alloca i64 1" [bert_layer.cpp:155]   --->   Operation 38 'alloca' 'v100_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%v101_V = alloca i64 1" [bert_layer.cpp:157]   --->   Operation 39 'alloca' 'v101_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%v101_V_1 = alloca i64 1" [bert_layer.cpp:157]   --->   Operation 40 'alloca' 'v101_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%v101_V_2 = alloca i64 1" [bert_layer.cpp:157]   --->   Operation 41 'alloca' 'v101_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%v101_V_3 = alloca i64 1" [bert_layer.cpp:157]   --->   Operation 42 'alloca' 'v101_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%v102_V = alloca i64 1" [bert_layer.cpp:159]   --->   Operation 43 'alloca' 'v102_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%v102_V_1 = alloca i64 1" [bert_layer.cpp:159]   --->   Operation 44 'alloca' 'v102_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%v102_V_2 = alloca i64 1" [bert_layer.cpp:159]   --->   Operation 45 'alloca' 'v102_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%v102_V_3 = alloca i64 1" [bert_layer.cpp:159]   --->   Operation 46 'alloca' 'v102_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (1.58ns)   --->   "%store_ln140 = store i4 0, i4 %h" [bert_layer.cpp:140]   --->   Operation 47 'store' 'store_ln140' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln140 = br void %for.body" [bert_layer.cpp:140]   --->   Operation 48 'br' 'br_ln140' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.73>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%h_1 = load i4 %h" [bert_layer.cpp:140]   --->   Operation 49 'load' 'h_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (1.30ns)   --->   "%icmp_ln140 = icmp_eq  i4 %h_1, i4 12" [bert_layer.cpp:140]   --->   Operation 50 'icmp' 'icmp_ln140' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 12, i64 12, i64 12"   --->   Operation 51 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (1.73ns)   --->   "%add_ln140 = add i4 %h_1, i4 1" [bert_layer.cpp:140]   --->   Operation 52 'add' 'add_ln140' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln140 = br i1 %icmp_ln140, void %for.body.split, void %for.end131" [bert_layer.cpp:140]   --->   Operation 53 'br' 'br_ln140' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 %h_1, i6 0" [bert_layer.cpp:140]   --->   Operation 54 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_2 : Operation 55 [2/2] (0.00ns)   --->   "%call_ln140 = call void @Self_attention_Pipeline_l_mh_separate_i_s_l_j_s, i24 %v89_0, i24 %v89_1, i24 %v89_2, i24 %v89_3, i24 %v89_4, i24 %v89_5, i24 %v89_6, i24 %v89_7, i24 %v89_8, i24 %v89_9, i24 %v89_10, i24 %v89_11, i24 %V_h_V, i24 %V_h_V_1, i24 %V_h_V_2, i24 %V_h_V_3, i24 %Q_h_V, i24 %Q_h_V_1, i24 %Q_h_V_2, i24 %Q_h_V_3, i24 %K_h_V, i24 %K_h_V_1, i24 %K_h_V_2, i24 %K_h_V_3, i10 %tmp_s, i24 %v87_0, i24 %v87_1, i24 %v87_2, i24 %v87_3, i24 %v87_4, i24 %v87_5, i24 %v87_6, i24 %v87_7, i24 %v87_8, i24 %v87_9, i24 %v87_10, i24 %v87_11, i24 %v88_0, i24 %v88_1, i24 %v88_2, i24 %v88_3, i24 %v88_4, i24 %v88_5, i24 %v88_6, i24 %v88_7, i24 %v88_8, i24 %v88_9, i24 %v88_10, i24 %v88_11" [bert_layer.cpp:140]   --->   Operation 55 'call' 'call_ln140' <Predicate = (!icmp_ln140)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 56 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Self_attention_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2, i24 %outp_V, i24 %outp_V_1, i24 %outp_V_2, i24 %outp_V_3"   --->   Operation 56 'call' 'call_ln0' <Predicate = (!icmp_ln140)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 57 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Self_attention_Pipeline_VITIS_LOOP_77_1, i32 %inp_sumRow"   --->   Operation 57 'call' 'call_ln0' <Predicate = (!icmp_ln140)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%ret_ln169 = ret" [bert_layer.cpp:169]   --->   Operation 58 'ret' 'ret_ln169' <Predicate = (icmp_ln140)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 59 [1/2] (0.00ns)   --->   "%call_ln140 = call void @Self_attention_Pipeline_l_mh_separate_i_s_l_j_s, i24 %v89_0, i24 %v89_1, i24 %v89_2, i24 %v89_3, i24 %v89_4, i24 %v89_5, i24 %v89_6, i24 %v89_7, i24 %v89_8, i24 %v89_9, i24 %v89_10, i24 %v89_11, i24 %V_h_V, i24 %V_h_V_1, i24 %V_h_V_2, i24 %V_h_V_3, i24 %Q_h_V, i24 %Q_h_V_1, i24 %Q_h_V_2, i24 %Q_h_V_3, i24 %K_h_V, i24 %K_h_V_1, i24 %K_h_V_2, i24 %K_h_V_3, i10 %tmp_s, i24 %v87_0, i24 %v87_1, i24 %v87_2, i24 %v87_3, i24 %v87_4, i24 %v87_5, i24 %v87_6, i24 %v87_7, i24 %v87_8, i24 %v87_9, i24 %v87_10, i24 %v87_11, i24 %v88_0, i24 %v88_1, i24 %v88_2, i24 %v88_3, i24 %v88_4, i24 %v88_5, i24 %v88_6, i24 %v88_7, i24 %v88_8, i24 %v88_9, i24 %v88_10, i24 %v88_11" [bert_layer.cpp:140]   --->   Operation 59 'call' 'call_ln140' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 60 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Self_attention_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2, i24 %outp_V, i24 %outp_V_1, i24 %outp_V_2, i24 %outp_V_3"   --->   Operation 60 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 61 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Self_attention_Pipeline_VITIS_LOOP_77_1, i32 %inp_sumRow"   --->   Operation 61 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 62 [2/2] (0.00ns)   --->   "%call_ln55 = call void @gemm_systolic_array_attn, i24 %Q_h_V, i24 %Q_h_V_1, i24 %Q_h_V_2, i24 %Q_h_V_3, i24 %K_h_V, i24 %K_h_V_1, i24 %K_h_V_2, i24 %K_h_V_3, i24 %outp_V, i24 %outp_V_1, i24 %outp_V_2, i24 %outp_V_3" [bert_layer.cpp:55]   --->   Operation 62 'call' 'call_ln55' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 63 [1/2] (0.00ns)   --->   "%call_ln55 = call void @gemm_systolic_array_attn, i24 %Q_h_V, i24 %Q_h_V_1, i24 %Q_h_V_2, i24 %Q_h_V_3, i24 %K_h_V, i24 %K_h_V_1, i24 %K_h_V_2, i24 %K_h_V_3, i24 %outp_V, i24 %outp_V_1, i24 %outp_V_2, i24 %outp_V_3" [bert_layer.cpp:55]   --->   Operation 63 'call' 'call_ln55' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 64 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Self_attention_Pipeline_l_norm_i2_l_j1, i24 %outp_V, i24 %outp_V_1, i24 %outp_V_2, i24 %outp_V_3, i32 %v100, i32 %v100_1, i32 %v100_2, i32 %v100_3"   --->   Operation 64 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 1.58>
ST_7 : Operation 65 [1/1] (0.00ns)   --->   "%specloopname_ln141 = specloopname void @_ssdm_op_SpecLoopName, void @empty_28" [bert_layer.cpp:141]   --->   Operation 65 'specloopname' 'specloopname_ln141' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 66 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Self_attention_Pipeline_l_norm_i2_l_j1, i24 %outp_V, i24 %outp_V_1, i24 %outp_V_2, i24 %outp_V_3, i32 %v100, i32 %v100_1, i32 %v100_2, i32 %v100_3"   --->   Operation 66 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 67 [1/1] (1.58ns)   --->   "%br_ln80 = br void %l_j2.i" [bert_layer.cpp:80]   --->   Operation 67 'br' 'br_ln80' <Predicate = true> <Delay = 1.58>

State 8 <SV = 7> <Delay = 2.89>
ST_8 : Operation 68 [1/1] (0.00ns)   --->   "%i3 = phi i4 %add_ln80, void %l_j2.i.split, i4 0, void %for.body.split" [bert_layer.cpp:80]   --->   Operation 68 'phi' 'i3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 69 [1/1] (1.30ns)   --->   "%icmp_ln80 = icmp_eq  i4 %i3, i4 12" [bert_layer.cpp:80]   --->   Operation 69 'icmp' 'icmp_ln80' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 70 [1/1] (0.00ns)   --->   "%empty_2253 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 12, i64 12, i64 12"   --->   Operation 70 'speclooptripcount' 'empty_2253' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 71 [1/1] (1.73ns)   --->   "%add_ln80 = add i4 %i3, i4 1" [bert_layer.cpp:80]   --->   Operation 71 'add' 'add_ln80' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln80 = br i1 %icmp_ln80, void %l_j2.i.split, void %for.inc49.i.preheader" [bert_layer.cpp:80]   --->   Operation 72 'br' 'br_ln80' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln80 = zext i4 %i3" [bert_layer.cpp:80]   --->   Operation 73 'zext' 'zext_ln80' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_8 : Operation 74 [1/1] (0.00ns)   --->   "%inp_sumRow_addr = getelementptr i32 %inp_sumRow, i64 0, i64 %zext_ln80" [bert_layer.cpp:80]   --->   Operation 74 'getelementptr' 'inp_sumRow_addr' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_8 : Operation 75 [2/2] (2.32ns)   --->   "%inp_sumRow_load = load i4 %inp_sumRow_addr" [bert_layer.cpp:87]   --->   Operation 75 'load' 'inp_sumRow_load' <Predicate = (!icmp_ln80)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_8 : Operation 76 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Self_attention_Pipeline_l_update_i4_l_j3, i32 %inp_sumRow, i32 %v100, i32 %v100_1, i32 %v100_2, i32 %v100_3, i24 %v101_V, i24 %v101_V_1, i24 %v101_V_2, i24 %v101_V_3"   --->   Operation 76 'call' 'call_ln0' <Predicate = (icmp_ln80)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 77 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Self_attention_Pipeline_VITIS_LOOP_116_1_VITIS_LOOP_117_2, i24 %v102_V, i24 %v102_V_1, i24 %v102_V_2, i24 %v102_V_3"   --->   Operation 77 'call' 'call_ln0' <Predicate = (icmp_ln80)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 78 [1/1] (1.58ns)   --->   "%store_ln140 = store i4 %add_ln140, i4 %h" [bert_layer.cpp:140]   --->   Operation 78 'store' 'store_ln140' <Predicate = (icmp_ln80)> <Delay = 1.58>

State 9 <SV = 8> <Delay = 2.32>
ST_9 : Operation 79 [1/2] (2.32ns)   --->   "%inp_sumRow_load = load i4 %inp_sumRow_addr" [bert_layer.cpp:87]   --->   Operation 79 'load' 'inp_sumRow_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>

State 10 <SV = 9> <Delay = 6.90>
ST_10 : Operation 80 [1/1] (0.00ns)   --->   "%trunc_ln80 = trunc i4 %i3" [bert_layer.cpp:80]   --->   Operation 80 'trunc' 'trunc_ln80' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_28 = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %i3, i32 2, i32 3" [bert_layer.cpp:80]   --->   Operation 81 'partselect' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_29 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i4, i2 %tmp_28, i4 0" [bert_layer.cpp:83]   --->   Operation 82 'bitconcatenate' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_30 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %tmp_28, i2 0" [bert_layer.cpp:83]   --->   Operation 83 'bitconcatenate' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln83 = zext i4 %tmp_30" [bert_layer.cpp:83]   --->   Operation 84 'zext' 'zext_ln83' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 85 [1/1] (1.82ns)   --->   "%sub_ln83 = sub i6 %tmp_29, i6 %zext_ln83" [bert_layer.cpp:83]   --->   Operation 85 'sub' 'sub_ln83' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 86 [2/2] (5.07ns)   --->   "%call_ln87 = call void @Self_attention_Pipeline_l_j2, i32 %inp_sumRow_load, i32 %inp_sumRow, i4 %i3, i6 %sub_ln83, i32 %v100, i32 %v100_1, i32 %v100_2, i32 %v100_3, i2 %trunc_ln80" [bert_layer.cpp:87]   --->   Operation 86 'call' 'call_ln87' <Predicate = true> <Delay = 5.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 87 [1/1] (0.00ns)   --->   "%specloopname_ln80 = specloopname void @_ssdm_op_SpecLoopName, void @empty_34" [bert_layer.cpp:80]   --->   Operation 87 'specloopname' 'specloopname_ln80' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 88 [1/2] (0.00ns)   --->   "%call_ln87 = call void @Self_attention_Pipeline_l_j2, i32 %inp_sumRow_load, i32 %inp_sumRow, i4 %i3, i6 %sub_ln83, i32 %v100, i32 %v100_1, i32 %v100_2, i32 %v100_3, i2 %trunc_ln80" [bert_layer.cpp:87]   --->   Operation 88 'call' 'call_ln87' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln80 = br void %l_j2.i" [bert_layer.cpp:80]   --->   Operation 89 'br' 'br_ln80' <Predicate = true> <Delay = 0.00>

State 12 <SV = 8> <Delay = 0.00>
ST_12 : Operation 90 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Self_attention_Pipeline_l_update_i4_l_j3, i32 %inp_sumRow, i32 %v100, i32 %v100_1, i32 %v100_2, i32 %v100_3, i24 %v101_V, i24 %v101_V_1, i24 %v101_V_2, i24 %v101_V_3"   --->   Operation 90 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 91 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Self_attention_Pipeline_VITIS_LOOP_116_1_VITIS_LOOP_117_2, i24 %v102_V, i24 %v102_V_1, i24 %v102_V_2, i24 %v102_V_3"   --->   Operation 91 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 9> <Delay = 0.00>
ST_13 : Operation 92 [2/2] (0.00ns)   --->   "%call_ln122 = call void @gemm_systolic_array_cont, i24 %v101_V, i24 %v101_V_1, i24 %v101_V_2, i24 %v101_V_3, i24 %V_h_V, i24 %V_h_V_1, i24 %V_h_V_2, i24 %V_h_V_3, i24 %v102_V, i24 %v102_V_1, i24 %v102_V_2, i24 %v102_V_3" [bert_layer.cpp:122]   --->   Operation 92 'call' 'call_ln122' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 10> <Delay = 0.00>
ST_14 : Operation 93 [1/2] (0.00ns)   --->   "%call_ln122 = call void @gemm_systolic_array_cont, i24 %v101_V, i24 %v101_V_1, i24 %v101_V_2, i24 %v101_V_3, i24 %V_h_V, i24 %V_h_V_1, i24 %V_h_V_2, i24 %V_h_V_3, i24 %v102_V, i24 %v102_V_1, i24 %v102_V_2, i24 %v102_V_3" [bert_layer.cpp:122]   --->   Operation 93 'call' 'call_ln122' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 11> <Delay = 0.00>
ST_15 : Operation 94 [2/2] (0.00ns)   --->   "%call_ln140 = call void @Self_attention_Pipeline_l_mh_merge_i_m_l_j_m, i24 %v102_V, i24 %v102_V_1, i24 %v102_V_2, i24 %v102_V_3, i10 %tmp_s, i24 %v90_0, i24 %v90_1, i24 %v90_2, i24 %v90_3, i24 %v90_4, i24 %v90_5, i24 %v90_6, i24 %v90_7, i24 %v90_8, i24 %v90_9, i24 %v90_10, i24 %v90_11" [bert_layer.cpp:140]   --->   Operation 94 'call' 'call_ln140' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 12> <Delay = 0.00>
ST_16 : Operation 95 [1/2] (0.00ns)   --->   "%call_ln140 = call void @Self_attention_Pipeline_l_mh_merge_i_m_l_j_m, i24 %v102_V, i24 %v102_V_1, i24 %v102_V_2, i24 %v102_V_3, i10 %tmp_s, i24 %v90_0, i24 %v90_1, i24 %v90_2, i24 %v90_3, i24 %v90_4, i24 %v90_5, i24 %v90_6, i24 %v90_7, i24 %v90_8, i24 %v90_9, i24 %v90_10, i24 %v90_11" [bert_layer.cpp:140]   --->   Operation 95 'call' 'call_ln140' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln140 = br void %for.body" [bert_layer.cpp:140]   --->   Operation 96 'br' 'br_ln140' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	'alloca' operation ('h') [49]  (0 ns)
	'store' operation ('store_ln140', bert_layer.cpp:140) of constant 0 on local variable 'h' [79]  (1.59 ns)

 <State 2>: 1.74ns
The critical path consists of the following:
	'load' operation ('h', bert_layer.cpp:140) on local variable 'h' [82]  (0 ns)
	'add' operation ('add_ln140', bert_layer.cpp:140) [85]  (1.74 ns)

 <State 3>: 0ns
The critical path consists of the following:

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 0ns
The critical path consists of the following:

 <State 6>: 0ns
The critical path consists of the following:

 <State 7>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i3', bert_layer.cpp:80) with incoming values : ('add_ln80', bert_layer.cpp:80) [97]  (1.59 ns)

 <State 8>: 2.89ns
The critical path consists of the following:
	'phi' operation ('i3', bert_layer.cpp:80) with incoming values : ('add_ln80', bert_layer.cpp:80) [97]  (0 ns)
	'getelementptr' operation ('inp_sumRow_addr', bert_layer.cpp:80) [106]  (0 ns)
	'load' operation ('inp_sumRow_load', bert_layer.cpp:87) on array 'inp_sumRow', bert_layer.cpp:76 [107]  (2.32 ns)
	blocking operation 0.568 ns on control path)

 <State 9>: 2.32ns
The critical path consists of the following:
	'load' operation ('inp_sumRow_load', bert_layer.cpp:87) on array 'inp_sumRow', bert_layer.cpp:76 [107]  (2.32 ns)

 <State 10>: 6.9ns
The critical path consists of the following:
	'sub' operation ('sub_ln83', bert_layer.cpp:83) [112]  (1.83 ns)
	'call' operation ('call_ln87', bert_layer.cpp:87) to 'Self_attention_Pipeline_l_j2' [113]  (5.08 ns)

 <State 11>: 0ns
The critical path consists of the following:

 <State 12>: 0ns
The critical path consists of the following:

 <State 13>: 0ns
The critical path consists of the following:

 <State 14>: 0ns
The critical path consists of the following:

 <State 15>: 0ns
The critical path consists of the following:

 <State 16>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
