
*** Running vivado
    with args -log main.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source main.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source main.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
Command: synth_design -top main -part xc7a100tcsg324-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10611 
WARNING: [Synth 8-2611] redeclaration of ansi port value is not allowed [/home/fabrice/Documents/ethOverOfdm/fpga/afficheur2/afficheur2.srcs/sources_1/new/bcd.v:43]
WARNING: [Synth 8-2611] redeclaration of ansi port seg is not allowed [/home/fabrice/Documents/ethOverOfdm/fpga/afficheur2/afficheur2.srcs/sources_1/new/bcd.v:50]
WARNING: [Synth 8-2611] redeclaration of ansi port outdata is not allowed [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/main.v:130]
WARNING: [Synth 8-2611] redeclaration of ansi port seg7 is not allowed [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/main.v:131]
WARNING: [Synth 8-2611] redeclaration of ansi port buttonUpFrq is not allowed [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/main.v:133]
WARNING: [Synth 8-2611] redeclaration of ansi port buttonDownFrq is not allowed [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/main.v:134]
WARNING: [Synth 8-2611] redeclaration of ansi port clk100M is not allowed [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/main.v:139]
WARNING: [Synth 8-2611] redeclaration of ansi port data is not allowed [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/main.v:140]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1303.113 ; gain = 93.301 ; free physical = 2371 ; free virtual = 6292
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'main' [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/main.v:105]
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'design_1' [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1_dds_compiler_0_0' [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.runs/synth_2/.Xil/Vivado-10593-fabrice-VirtualBox/realtime/design_1_dds_compiler_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_dds_compiler_0_0' (1#1) [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.runs/synth_2/.Xil/Vivado-10593-fabrice-VirtualBox/realtime/design_1_dds_compiler_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (2#1) [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_wrapper' (3#1) [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
WARNING: [Synth 8-689] width (1) of port connection 'm_axis_data_tdata_0' does not match port width (32) of module 'design_1_wrapper' [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/main.v:165]
INFO: [Synth 8-6157] synthesizing module 'display' [/home/fabrice/Documents/ethOverOfdm/fpga/afficheur2/afficheur2.srcs/sources_1/new/bcd.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [/home/fabrice/Documents/ethOverOfdm/fpga/afficheur2/afficheur2.srcs/sources_1/new/bcd.v:78]
WARNING: [Synth 8-6014] Unused sequential element count_reg was removed.  [/home/fabrice/Documents/ethOverOfdm/fpga/afficheur2/afficheur2.srcs/sources_1/new/bcd.v:56]
WARNING: [Synth 8-6014] Unused sequential element count2_reg was removed.  [/home/fabrice/Documents/ethOverOfdm/fpga/afficheur2/afficheur2.srcs/sources_1/new/bcd.v:77]
INFO: [Synth 8-6155] done synthesizing module 'display' (4#1) [/home/fabrice/Documents/ethOverOfdm/fpga/afficheur2/afficheur2.srcs/sources_1/new/bcd.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'value' does not match port width (4) of module 'display' [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/main.v:250]
INFO: [Synth 8-6157] synthesizing module 'vga640x480' [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/vga.v:23]
	Parameter HS_STA bound to: 16 - type: integer 
	Parameter HS_END bound to: 112 - type: integer 
	Parameter HA_STA bound to: 160 - type: integer 
	Parameter VS_STA bound to: 491 - type: integer 
	Parameter VS_END bound to: 493 - type: integer 
	Parameter VA_END bound to: 480 - type: integer 
	Parameter LINE bound to: 800 - type: integer 
	Parameter SCREEN bound to: 524 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'vga640x480' (5#1) [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/vga.v:23]
WARNING: [Synth 8-350] instance 'displayVga' of module 'vga640x480' requires 11 connections, but only 7 given [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/main.v:264]
INFO: [Synth 8-6157] synthesizing module 'PWM_Controller' [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/pwm.v:24]
INFO: [Synth 8-6157] synthesizing module 'counter' [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/counter.v:24]
INFO: [Synth 8-6155] done synthesizing module 'counter' (6#1) [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/counter.v:24]
INFO: [Synth 8-6155] done synthesizing module 'PWM_Controller' (7#1) [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/pwm.v:24]
WARNING: [Synth 8-689] width (1) of port connection 'PWM_CW' does not match port width (32) of module 'PWM_Controller' [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/main.v:287]
WARNING: [Synth 8-6014] Unused sequential element counter_reg was removed.  [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/main.v:211]
WARNING: [Synth 8-6014] Unused sequential element pwm_counter_reg was removed.  [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/main.v:227]
WARNING: [Synth 8-3848] Net outdata in module/entity main does not have driver. [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/main.v:111]
WARNING: [Synth 8-3848] Net VGA_R in module/entity main does not have driver. [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/main.v:122]
WARNING: [Synth 8-3848] Net VGA_G in module/entity main does not have driver. [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/main.v:123]
WARNING: [Synth 8-3848] Net VGA_B in module/entity main does not have driver. [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/main.v:124]
WARNING: [Synth 8-3848] Net outputData in module/entity main does not have driver. [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/main.v:287]
WARNING: [Synth 8-3848] Net pwm_clk in module/entity main does not have driver. [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/main.v:160]
INFO: [Synth 8-6155] done synthesizing module 'main' (8#1) [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/main.v:105]
WARNING: [Synth 8-3331] design main has unconnected port outdata[31]
WARNING: [Synth 8-3331] design main has unconnected port outdata[30]
WARNING: [Synth 8-3331] design main has unconnected port outdata[29]
WARNING: [Synth 8-3331] design main has unconnected port outdata[28]
WARNING: [Synth 8-3331] design main has unconnected port outdata[27]
WARNING: [Synth 8-3331] design main has unconnected port outdata[26]
WARNING: [Synth 8-3331] design main has unconnected port outdata[25]
WARNING: [Synth 8-3331] design main has unconnected port outdata[24]
WARNING: [Synth 8-3331] design main has unconnected port outdata[23]
WARNING: [Synth 8-3331] design main has unconnected port outdata[22]
WARNING: [Synth 8-3331] design main has unconnected port outdata[21]
WARNING: [Synth 8-3331] design main has unconnected port outdata[20]
WARNING: [Synth 8-3331] design main has unconnected port outdata[19]
WARNING: [Synth 8-3331] design main has unconnected port outdata[18]
WARNING: [Synth 8-3331] design main has unconnected port outdata[17]
WARNING: [Synth 8-3331] design main has unconnected port outdata[16]
WARNING: [Synth 8-3331] design main has unconnected port outdata[15]
WARNING: [Synth 8-3331] design main has unconnected port outdata[14]
WARNING: [Synth 8-3331] design main has unconnected port outdata[13]
WARNING: [Synth 8-3331] design main has unconnected port outdata[12]
WARNING: [Synth 8-3331] design main has unconnected port outdata[11]
WARNING: [Synth 8-3331] design main has unconnected port outdata[10]
WARNING: [Synth 8-3331] design main has unconnected port outdata[9]
WARNING: [Synth 8-3331] design main has unconnected port outdata[8]
WARNING: [Synth 8-3331] design main has unconnected port outdata[7]
WARNING: [Synth 8-3331] design main has unconnected port outdata[6]
WARNING: [Synth 8-3331] design main has unconnected port outdata[5]
WARNING: [Synth 8-3331] design main has unconnected port outdata[4]
WARNING: [Synth 8-3331] design main has unconnected port outdata[3]
WARNING: [Synth 8-3331] design main has unconnected port outdata[2]
WARNING: [Synth 8-3331] design main has unconnected port outdata[1]
WARNING: [Synth 8-3331] design main has unconnected port outdata[0]
WARNING: [Synth 8-3331] design main has unconnected port VGA_R[3]
WARNING: [Synth 8-3331] design main has unconnected port VGA_R[2]
WARNING: [Synth 8-3331] design main has unconnected port VGA_R[1]
WARNING: [Synth 8-3331] design main has unconnected port VGA_R[0]
WARNING: [Synth 8-3331] design main has unconnected port VGA_G[3]
WARNING: [Synth 8-3331] design main has unconnected port VGA_G[2]
WARNING: [Synth 8-3331] design main has unconnected port VGA_G[1]
WARNING: [Synth 8-3331] design main has unconnected port VGA_G[0]
WARNING: [Synth 8-3331] design main has unconnected port VGA_B[3]
WARNING: [Synth 8-3331] design main has unconnected port VGA_B[2]
WARNING: [Synth 8-3331] design main has unconnected port VGA_B[1]
WARNING: [Synth 8-3331] design main has unconnected port VGA_B[0]
WARNING: [Synth 8-3331] design main has unconnected port buttonUpFrq
WARNING: [Synth 8-3331] design main has unconnected port buttonDownFrq
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 1332.363 ; gain = 122.551 ; free physical = 2386 ; free virtual = 6307
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin PWM_inst_1:PWM_CW[0] to constant 0 [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/main.v:285]
WARNING: [Synth 8-3295] tying undriven pin PWM_inst_1:clk to constant 0 [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/main.v:285]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 1332.363 ; gain = 122.551 ; free physical = 2393 ; free virtual = 6314
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 1332.363 ; gain = 122.551 ; free physical = 2393 ; free virtual = 6314
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/bd/design_1/ip/design_1_dds_compiler_0_0/design_1_dds_compiler_0_0/design_1_dds_compiler_0_0_in_context.xdc] for cell 'sin/design_1_i/dds_compiler_0'
Finished Parsing XDC File [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/bd/design_1/ip/design_1_dds_compiler_0_0/design_1_dds_compiler_0_0/design_1_dds_compiler_0_0_in_context.xdc] for cell 'sin/design_1_i/dds_compiler_0'
Parsing XDC File [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/constrs_1/new/mycontraint.xdc]
Finished Parsing XDC File [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/constrs_1/new/mycontraint.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/constrs_1/new/mycontraint.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/main_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/main_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/fabrice/Documents/Nexys-4-DDR-Master.xdc]
Finished Parsing XDC File [/home/fabrice/Documents/Nexys-4-DDR-Master.xdc]
Parsing XDC File [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.runs/synth_2/dont_touch.xdc]
Finished Parsing XDC File [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.runs/synth_2/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1642.148 ; gain = 0.000 ; free physical = 2120 ; free virtual = 6041
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:01:07 . Memory (MB): peak = 1642.148 ; gain = 432.336 ; free physical = 2206 ; free virtual = 6127
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:01:07 . Memory (MB): peak = 1642.148 ; gain = 432.336 ; free physical = 2206 ; free virtual = 6127
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for sin/design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sin/design_1_i/dds_compiler_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:01:07 . Memory (MB): peak = 1642.148 ; gain = 432.336 ; free physical = 2207 ; free virtual = 6128
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:01:08 . Memory (MB): peak = 1642.148 ; gain = 432.336 ; free physical = 2198 ; free virtual = 6119
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 5     
	   2 Input      9 Bit        Muxes := 1     
	  11 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module main 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module display 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	  11 Input      8 Bit        Muxes := 1     
Module vga640x480 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               10 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 5     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
Module PWM_Controller 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design main has unconnected port outdata[31]
WARNING: [Synth 8-3331] design main has unconnected port outdata[30]
WARNING: [Synth 8-3331] design main has unconnected port outdata[29]
WARNING: [Synth 8-3331] design main has unconnected port outdata[28]
WARNING: [Synth 8-3331] design main has unconnected port outdata[27]
WARNING: [Synth 8-3331] design main has unconnected port outdata[26]
WARNING: [Synth 8-3331] design main has unconnected port outdata[25]
WARNING: [Synth 8-3331] design main has unconnected port outdata[24]
WARNING: [Synth 8-3331] design main has unconnected port outdata[23]
WARNING: [Synth 8-3331] design main has unconnected port outdata[22]
WARNING: [Synth 8-3331] design main has unconnected port outdata[21]
WARNING: [Synth 8-3331] design main has unconnected port outdata[20]
WARNING: [Synth 8-3331] design main has unconnected port outdata[19]
WARNING: [Synth 8-3331] design main has unconnected port outdata[18]
WARNING: [Synth 8-3331] design main has unconnected port outdata[17]
WARNING: [Synth 8-3331] design main has unconnected port outdata[16]
WARNING: [Synth 8-3331] design main has unconnected port outdata[15]
WARNING: [Synth 8-3331] design main has unconnected port outdata[14]
WARNING: [Synth 8-3331] design main has unconnected port outdata[13]
WARNING: [Synth 8-3331] design main has unconnected port outdata[12]
WARNING: [Synth 8-3331] design main has unconnected port outdata[11]
WARNING: [Synth 8-3331] design main has unconnected port outdata[10]
WARNING: [Synth 8-3331] design main has unconnected port outdata[9]
WARNING: [Synth 8-3331] design main has unconnected port outdata[8]
WARNING: [Synth 8-3331] design main has unconnected port outdata[7]
WARNING: [Synth 8-3331] design main has unconnected port outdata[6]
WARNING: [Synth 8-3331] design main has unconnected port outdata[5]
WARNING: [Synth 8-3331] design main has unconnected port outdata[4]
WARNING: [Synth 8-3331] design main has unconnected port outdata[3]
WARNING: [Synth 8-3331] design main has unconnected port outdata[2]
WARNING: [Synth 8-3331] design main has unconnected port outdata[1]
WARNING: [Synth 8-3331] design main has unconnected port outdata[0]
WARNING: [Synth 8-3331] design main has unconnected port VGA_R[3]
WARNING: [Synth 8-3331] design main has unconnected port VGA_R[2]
WARNING: [Synth 8-3331] design main has unconnected port VGA_R[1]
WARNING: [Synth 8-3331] design main has unconnected port VGA_R[0]
WARNING: [Synth 8-3331] design main has unconnected port VGA_G[3]
WARNING: [Synth 8-3331] design main has unconnected port VGA_G[2]
WARNING: [Synth 8-3331] design main has unconnected port VGA_G[1]
WARNING: [Synth 8-3331] design main has unconnected port VGA_G[0]
WARNING: [Synth 8-3331] design main has unconnected port VGA_B[3]
WARNING: [Synth 8-3331] design main has unconnected port VGA_B[2]
WARNING: [Synth 8-3331] design main has unconnected port VGA_B[1]
WARNING: [Synth 8-3331] design main has unconnected port VGA_B[0]
WARNING: [Synth 8-3331] design main has unconnected port buttonUpFrq
WARNING: [Synth 8-3331] design main has unconnected port buttonDownFrq
INFO: [Synth 8-3333] propagating constant 0 across sequential element (clkDataRate_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mydisplay/clk2_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_axis_config_tdata_0_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_axis_config_tdata_0_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\s_axis_config_tdata_0_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mydisplay/seg_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mydisplay/seg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PWM_inst_1/PWM_out_reg )
INFO: [Synth 8-3886] merging instance 'mydisplay/seg_reg[6]' (FDE) to 'mydisplay/seg_reg[3]'
INFO: [Synth 8-3886] merging instance 'mydisplay/seg_reg[0]' (FDE) to 'mydisplay/seg_reg[3]'
INFO: [Synth 8-3886] merging instance 'mydisplay/seg_reg[5]' (FDE) to 'mydisplay/seg_reg[4]'
INFO: [Synth 8-3886] merging instance 'mydisplay/seg_reg[4]' (FDE) to 'mydisplay/seg_reg[1]'
INFO: [Synth 8-3886] merging instance 'mydisplay/seg_reg[3]' (FDE) to 'mydisplay/seg_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mydisplay/seg_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\mydisplay/seg_reg[1] )
WARNING: [Synth 8-3332] Sequential element (cnt_reg[12]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (cnt_reg[11]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (cnt_reg[10]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (cnt_reg[9]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (cnt_reg[8]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (cnt_reg[7]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (cnt_reg[6]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (cnt_reg[5]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (cnt_reg[4]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (cnt_reg[3]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (cnt_reg[2]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (cnt_reg[1]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (cnt_reg[0]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (clkDataRate_reg) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (s_axis_config_tdata_0_reg[2]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (s_axis_config_tdata_0_reg[1]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (s_axis_config_tdata_0_reg[0]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (mydisplay/clk2_reg) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (mydisplay/seg_reg[1]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (mydisplay/seg_reg[2]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (mydisplay/seg_reg[7]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (PWM_inst_1/PWM_out_reg) is unused and will be removed from module main.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:01:09 . Memory (MB): peak = 1642.148 ; gain = 432.336 ; free physical = 2186 ; free virtual = 6109
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:01:32 . Memory (MB): peak = 1642.148 ; gain = 432.336 ; free physical = 2050 ; free virtual = 5973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:01:32 . Memory (MB): peak = 1642.148 ; gain = 432.336 ; free physical = 2050 ; free virtual = 5973
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (s_axis_config_tdata_0_reg[31]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (s_axis_config_tdata_0_reg[30]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (s_axis_config_tdata_0_reg[29]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (s_axis_config_tdata_0_reg[28]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (s_axis_config_tdata_0_reg[27]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (s_axis_config_tdata_0_reg[26]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (s_axis_config_tdata_0_reg[25]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (s_axis_config_tdata_0_reg[24]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (s_axis_config_tdata_0_reg[23]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (s_axis_config_tdata_0_reg[22]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (s_axis_config_tdata_0_reg[21]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (s_axis_config_tdata_0_reg[20]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (s_axis_config_tdata_0_reg[19]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (s_axis_config_tdata_0_reg[18]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (s_axis_config_tdata_0_reg[17]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (s_axis_config_tdata_0_reg[16]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (s_axis_config_tdata_0_reg[15]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (s_axis_config_tdata_0_reg[14]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (s_axis_config_tdata_0_reg[13]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (s_axis_config_tdata_0_reg[12]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (s_axis_config_tdata_0_reg[11]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (s_axis_config_tdata_0_reg[10]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (s_axis_config_tdata_0_reg[9]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (s_axis_config_tdata_0_reg[8]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (s_axis_config_tdata_0_reg[7]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (s_axis_config_tdata_0_reg[6]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (s_axis_config_tdata_0_reg[5]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (s_axis_config_tdata_0_reg[4]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (s_axis_config_tdata_0_reg[3]) is unused and will be removed from module main.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:01:32 . Memory (MB): peak = 1642.148 ; gain = 432.336 ; free physical = 2048 ; free virtual = 5971
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:01:33 . Memory (MB): peak = 1642.148 ; gain = 432.336 ; free physical = 2046 ; free virtual = 5969
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:01:33 . Memory (MB): peak = 1642.148 ; gain = 432.336 ; free physical = 2046 ; free virtual = 5969
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:01:33 . Memory (MB): peak = 1642.148 ; gain = 432.336 ; free physical = 2046 ; free virtual = 5969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:01:33 . Memory (MB): peak = 1642.148 ; gain = 432.336 ; free physical = 2046 ; free virtual = 5969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:01:33 . Memory (MB): peak = 1642.148 ; gain = 432.336 ; free physical = 2046 ; free virtual = 5969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:01:33 . Memory (MB): peak = 1642.148 ; gain = 432.336 ; free physical = 2046 ; free virtual = 5969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------------+----------+
|      |BlackBox name             |Instances |
+------+--------------------------+----------+
|1     |design_1_dds_compiler_0_0 |         1|
+------+--------------------------+----------+

Report Cell Usage: 
+------+--------------------------+------+
|      |Cell                      |Count |
+------+--------------------------+------+
|1     |design_1_dds_compiler_0_0 |     1|
|2     |BUFG                      |     1|
|3     |CARRY4                    |     1|
|4     |LUT1                      |     1|
|5     |LUT2                      |     4|
|6     |LUT3                      |     6|
|7     |LUT4                      |     8|
|8     |LUT5                      |     9|
|9     |LUT6                      |    10|
|10    |FDRE                      |    24|
|11    |IBUF                      |     2|
|12    |OBUF                      |    11|
|13    |OBUFT                     |    44|
+------+--------------------------+------+

Report Instance Areas: 
+------+---------------+-----------------+------+
|      |Instance       |Module           |Cells |
+------+---------------+-----------------+------+
|1     |top            |                 |   171|
|2     |  displayVga   |vga640x480       |    57|
|3     |  sin          |design_1_wrapper |    50|
|4     |    design_1_i |design_1         |    50|
+------+---------------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:01:33 . Memory (MB): peak = 1642.148 ; gain = 432.336 ; free physical = 2046 ; free virtual = 5969
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 97 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:44 . Memory (MB): peak = 1642.148 ; gain = 122.551 ; free physical = 2100 ; free virtual = 6023
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:01:34 . Memory (MB): peak = 1642.156 ; gain = 432.336 ; free physical = 2111 ; free virtual = 6034
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
47 Infos, 167 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:01:36 . Memory (MB): peak = 1642.156 ; gain = 443.871 ; free physical = 2093 ; free virtual = 6015
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.runs/synth_2/main.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file main_utilization_synth.rpt -pb main_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.26 . Memory (MB): peak = 1642.156 ; gain = 0.000 ; free physical = 2093 ; free virtual = 6016
INFO: [Common 17-206] Exiting Vivado at Wed Aug 15 21:01:38 2018...
