#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Dec  9 19:13:30 2022
# Process ID: 14584
# Current directory: E:/FPGA/digital_system_design/MicroBlaze
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17232 E:\FPGA\digital_system_design\MicroBlaze\MicroBlaze.xpr
# Log file: E:/FPGA/digital_system_design/MicroBlaze/vivado.log
# Journal file: E:/FPGA/digital_system_design/MicroBlaze\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/FPGA/digital_system_design/MicroBlaze/MicroBlaze.xpr
update_compile_order -fileset sources_1
open_bd_design {E:/FPGA/digital_system_design/MicroBlaze/MicroBlaze.srcs/sources_1/bd/MicroBlazeDemo1/MicroBlazeDemo1.bd}
save_project_as my_snake_game E:/FPGA/digital_system_design/my_snake_game -exclude_run_results -force
set_property name btn [get_bd_intf_ports switch]
startgroup
set_property -dict [list CONFIG.C_GPIO2_WIDTH {5}] [get_bd_cells led_module]
endgroup
create_peripheral xilinx.com user my_snake_game_ip 1.0 -dir E:/FPGA/digital_system_design/my_snake_game/ip_repo
add_peripheral_interface S0_AXI -interface_mode slave -axi_type lite [ipx::find_open_core xilinx.com:user:my_snake_game_ip:1.0]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design [ipx::find_open_core xilinx.com:user:my_snake_game_ip:1.0]
write_peripheral [ipx::find_open_core xilinx.com:user:my_snake_game_ip:1.0]
set_property  ip_repo_paths  E:/FPGA/digital_system_design/my_snake_game/ip_repo/my_snake_game_ip_1.0 [current_project]
update_ip_catalog -rebuild
ipx::edit_ip_in_project -upgrade true -name my_snake_game_ip_v1_0_project -directory E:/FPGA/digital_system_design/my_snake_game/my_snake_game.tmp/my_snake_game_ip_v1_0_project e:/FPGA/digital_system_design/my_snake_game/ip_repo/my_snake_game_ip_1.0/component.xml
update_compile_order -fileset sources_1
current_project my_snake_game
startgroup
set_property -dict [list CONFIG.C_GPIO2_WIDTH {6}] [get_bd_cells led_module]
endgroup
current_project my_snake_game_ip_v1_0_project
add_files -norecurse -copy_to e:/FPGA/digital_system_design/my_snake_game/ip_repo/my_snake_game_ip_1.0/src E:/FPGA/digital_system_design/my_snake_game/ip_repo/my_snake_game_ip_1.0/hdl/ip/font_romv1/font_romv1.xci
add_files -norecurse -copy_to e:/FPGA/digital_system_design/my_snake_game/ip_repo/my_snake_game_ip_1.0/src {E:/FPGA/digital_system_design/my_snake_game/ip_repo/my_snake_game_ip_1.0/hdl/imports/fpga_snake-master/graph.v E:/FPGA/digital_system_design/my_snake_game/ip_repo/my_snake_game_ip_1.0/hdl/imports/fpga_snake-master/vga_sync.v E:/FPGA/digital_system_design/my_snake_game/ip_repo/my_snake_game_ip_1.0/hdl/imports/fpga_snake-master/text.v E:/FPGA/digital_system_design/my_snake_game/ip_repo/my_snake_game_ip_1.0/hdl/imports/fpga_snake-master/button_jitter.v E:/FPGA/digital_system_design/my_snake_game/ip_repo/my_snake_game_ip_1.0/hdl/imports/fpga_snake-master/random_gen.v E:/FPGA/digital_system_design/my_snake_game/ip_repo/my_snake_game_ip_1.0/hdl/imports/fpga_snake-master/clk_divide.v E:/FPGA/digital_system_design/my_snake_game/ip_repo/my_snake_game_ip_1.0/hdl/imports/fpga_snake-master/top.v E:/FPGA/digital_system_design/my_snake_game/ip_repo/my_snake_game_ip_1.0/hdl/imports/fpga_snake-master/directon_gen.v}
update_compile_order -fileset sources_1
close_project
open_bd_design {E:/FPGA/digital_system_design/my_snake_game/my_snake_game.srcs/sources_1/bd/MicroBlazeDemo1/MicroBlazeDemo1.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:my_snake_game_ip:1.0 my_snake_game_ip_0
endgroup
set_property location {1 156 19} [get_bd_cells my_snake_game_ip_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/my_snake_game_ip_0/S0_AXI} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins my_snake_game_ip_0/S0_AXI]
delete_bd_objs [get_bd_intf_nets microblaze_0_axi_periph_M02_AXI] [get_bd_cells my_snake_game_ip_0]
regenerate_bd_layout
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:my_snake_game_ip:1.0 my_snake_game_ip_0
endgroup
delete_bd_objs [get_bd_cells my_snake_game_ip_0]
save_bd_design
