Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Sat Mar 21 08:07:36 2015
| Host         : artois running 64-bit Ubuntu 12.04.4 LTS
| Command      : report_timing -delay_type min -max_paths 10 -sort_by group -input_pins -file postroute_timing_min.rpt
| Design       : LU32PEEng
| Device       : 7vx330t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-03-13
-----------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 compBlock/curWriteData1Reg0_reg[832]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@22.500ns period=45.000ns})
  Destination:            compBlock/curWriteData1Reg1_reg[832]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@22.500ns period=45.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.100ns (50.577%)  route 0.098ns (49.423%))
  Logic Levels:           0  
  Clock Path Skew:        0.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.181ns
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AF30                                                              r  clk_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.129     0.129 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.899     1.028    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  clk_IBUF_BUFG_inst/O
                         net (fo=21261, routed)       0.699     1.753    compBlock/clk_IBUF_BUFG
    SLICE_X45Y49                                                      r  compBlock/curWriteData1Reg0_reg[832]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y49         FDRE (Prop_fdre_C_Q)         0.100     1.853 r  compBlock/curWriteData1Reg0_reg[832]/Q
                         net (fo=1, routed)           0.098     1.951    compBlock/n_0_curWriteData1Reg0_reg[832]
    SLICE_X45Y50         FDRE                                         r  compBlock/curWriteData1Reg1_reg[832]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AF30                                                              r  clk_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.296     0.296 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.967     1.263    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.293 r  clk_IBUF_BUFG_inst/O
                         net (fo=21261, routed)       0.888     2.181    compBlock/clk_IBUF_BUFG
    SLICE_X45Y50                                                      r  compBlock/curWriteData1Reg1_reg[832]/C
                         clock pessimism             -0.286     1.894    
    SLICE_X45Y50         FDRE (Hold_fdre_C_D)         0.043     1.937    compBlock/curWriteData1Reg1_reg[832]
  -------------------------------------------------------------------
                         required time                         -1.937    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 compBlock/curWriteData1Reg0_reg[990]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@22.500ns period=45.000ns})
  Destination:            compBlock/curWriteData1Reg1_reg[990]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@22.500ns period=45.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.100ns (43.378%)  route 0.131ns (56.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.308ns
    Source Clock Delay      (SCD):    1.878ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AF30                                                              r  clk_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.129     0.129 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.899     1.028    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  clk_IBUF_BUFG_inst/O
                         net (fo=21261, routed)       0.824     1.878    compBlock/clk_IBUF_BUFG
    SLICE_X137Y49                                                     r  compBlock/curWriteData1Reg0_reg[990]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y49        FDRE (Prop_fdre_C_Q)         0.100     1.978 r  compBlock/curWriteData1Reg0_reg[990]/Q
                         net (fo=1, routed)           0.131     2.109    compBlock/n_0_curWriteData1Reg0_reg[990]
    SLICE_X137Y50        FDRE                                         r  compBlock/curWriteData1Reg1_reg[990]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AF30                                                              r  clk_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.296     0.296 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.967     1.263    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.293 r  clk_IBUF_BUFG_inst/O
                         net (fo=21261, routed)       1.015     2.308    compBlock/clk_IBUF_BUFG
    SLICE_X137Y50                                                     r  compBlock/curWriteData1Reg1_reg[990]/C
                         clock pessimism             -0.286     2.021    
    SLICE_X137Y50        FDRE (Hold_fdre_C_D)         0.043     2.064    compBlock/curWriteData1Reg1_reg[990]
  -------------------------------------------------------------------
                         required time                         -2.064    
                         arrival time                           2.109    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 compBlock/leftWriteAddr0Reg1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@22.500ns period=45.000ns})
  Destination:            compBlock/leftBlock0/inst_ram/mem_reg_6/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@22.500ns period=45.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.107ns (21.131%)  route 0.399ns (78.869%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.321ns
    Source Clock Delay      (SCD):    1.738ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AF30                                                              r  clk_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.129     0.129 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.899     1.028    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  clk_IBUF_BUFG_inst/O
                         net (fo=21261, routed)       0.684     1.738    compBlock/clk_IBUF_BUFG
    SLICE_X22Y64                                                      r  compBlock/leftWriteAddr0Reg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y64         FDRE (Prop_fdre_C_Q)         0.107     1.845 r  compBlock/leftWriteAddr0Reg1_reg[2]/Q
                         net (fo=29, routed)          0.399     2.245    compBlock/leftBlock0/inst_ram/I2778[2]
    RAMB36_X1Y8          RAMB36E1                                     r  compBlock/leftBlock0/inst_ram/mem_reg_6/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AF30                                                              r  clk_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.296     0.296 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.967     1.263    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.293 r  clk_IBUF_BUFG_inst/O
                         net (fo=21261, routed)       1.029     2.321    compBlock/leftBlock0/inst_ram/clk_IBUF_BUFG
    RAMB36_X1Y8                                                       r  compBlock/leftBlock0/inst_ram/mem_reg_6/CLKARDCLK
                         clock pessimism             -0.286     2.035    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.147     2.182    compBlock/leftBlock0/inst_ram/mem_reg_6
  -------------------------------------------------------------------
                         required time                         -2.182    
                         arrival time                           2.245    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 DTU/ram_addr3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@22.500ns period=45.000ns})
  Destination:            DTU/raddress_store/inst_addr_fifo/mem_reg_0_15_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@22.500ns period=45.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.100ns (52.577%)  route 0.090ns (47.423%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.212ns
    Source Clock Delay      (SCD):    1.733ns
    Clock Pessimism Removal (CPR):    0.467ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AF30                                                              r  clk_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.129     0.129 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.899     1.028    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  clk_IBUF_BUFG_inst/O
                         net (fo=21261, routed)       0.679     1.733    DTU/clk_IBUF_BUFG
    SLICE_X15Y72                                                      r  DTU/ram_addr3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y72         FDRE (Prop_fdre_C_Q)         0.100     1.833 r  DTU/ram_addr3_reg[3]/Q
                         net (fo=1, routed)           0.090     1.924    DTU/raddress_store/inst_addr_fifo/mem_reg_0_15_0_5/DIB1
    SLICE_X14Y72         RAMD32                                       r  DTU/raddress_store/inst_addr_fifo/mem_reg_0_15_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AF30                                                              r  clk_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.296     0.296 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.967     1.263    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.293 r  clk_IBUF_BUFG_inst/O
                         net (fo=21261, routed)       0.919     2.212    DTU/raddress_store/inst_addr_fifo/mem_reg_0_15_0_5/WCLK
    SLICE_X14Y72                                                      r  DTU/raddress_store/inst_addr_fifo/mem_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism             -0.467     1.744    
    SLICE_X14Y72         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.115     1.859    DTU/raddress_store/inst_addr_fifo/mem_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.859    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 DTU/ram_addr3_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@22.500ns period=45.000ns})
  Destination:            DTU/raddress_store/inst_addr_fifo/mem_reg_0_15_6_6/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@22.500ns period=45.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.091ns (50.345%)  route 0.090ns (49.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.210ns
    Source Clock Delay      (SCD):    1.733ns
    Clock Pessimism Removal (CPR):    0.466ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AF30                                                              r  clk_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.129     0.129 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.899     1.028    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  clk_IBUF_BUFG_inst/O
                         net (fo=21261, routed)       0.679     1.733    DTU/clk_IBUF_BUFG
    SLICE_X15Y72                                                      r  DTU/ram_addr3_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y72         FDRE (Prop_fdre_C_Q)         0.091     1.824 r  DTU/ram_addr3_reg[6]/Q
                         net (fo=1, routed)           0.090     1.914    DTU/raddress_store/inst_addr_fifo/mem_reg_0_15_6_6/DIA0
    SLICE_X14Y73         RAMD32                                       r  DTU/raddress_store/inst_addr_fifo/mem_reg_0_15_6_6/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AF30                                                              r  clk_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.296     0.296 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.967     1.263    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.293 r  clk_IBUF_BUFG_inst/O
                         net (fo=21261, routed)       0.917     2.210    DTU/raddress_store/inst_addr_fifo/mem_reg_0_15_6_6/WCLK
    SLICE_X14Y73                                                      r  DTU/raddress_store/inst_addr_fifo/mem_reg_0_15_6_6/RAMA/CLK
                         clock pessimism             -0.466     1.743    
    SLICE_X14Y73         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.095     1.838    DTU/raddress_store/inst_addr_fifo/mem_reg_0_15_6_6/RAMA
  -------------------------------------------------------------------
                         required time                         -1.838    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 compBlock/conBlock/topWriteEnDelay_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@22.500ns period=45.000ns})
  Destination:            compBlock/conBlock/topWriteEnDelay_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@22.500ns period=45.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.118ns (45.391%)  route 0.142ns (54.609%))
  Logic Levels:           0  
  Clock Path Skew:        0.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.226ns
    Source Clock Delay      (SCD):    1.796ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AF30                                                              r  clk_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.129     0.129 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.899     1.028    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  clk_IBUF_BUFG_inst/O
                         net (fo=21261, routed)       0.742     1.796    compBlock/conBlock/clk_IBUF_BUFG
    SLICE_X12Y46                                                      r  compBlock/conBlock/topWriteEnDelay_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y46         FDRE (Prop_fdre_C_Q)         0.118     1.914 r  compBlock/conBlock/topWriteEnDelay_reg[14]/Q
                         net (fo=1, routed)           0.142     2.056    compBlock/conBlock/topWriteEnDelay[14]
    SLICE_X12Y50         FDRE                                         r  compBlock/conBlock/topWriteEnDelay_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AF30                                                              r  clk_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.296     0.296 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.967     1.263    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.293 r  clk_IBUF_BUFG_inst/O
                         net (fo=21261, routed)       0.933     2.226    compBlock/conBlock/clk_IBUF_BUFG
    SLICE_X12Y50                                                      r  compBlock/conBlock/topWriteEnDelay_reg[13]/C
                         clock pessimism             -0.286     1.939    
    SLICE_X12Y50         FDRE (Hold_fdre_C_D)         0.040     1.979    compBlock/conBlock/topWriteEnDelay_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.979    
                         arrival time                           2.056    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 compBlock/conBlock/topWriteAddrDelay0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@22.500ns period=45.000ns})
  Destination:            compBlock/topWriteAddrReg1_reg[0]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@22.500ns period=45.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.100ns (49.955%)  route 0.100ns (50.045%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.210ns
    Source Clock Delay      (SCD):    1.732ns
    Clock Pessimism Removal (CPR):    0.446ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AF30                                                              r  clk_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.129     0.129 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.899     1.028    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  clk_IBUF_BUFG_inst/O
                         net (fo=21261, routed)       0.678     1.732    compBlock/conBlock/clk_IBUF_BUFG
    SLICE_X21Y78                                                      r  compBlock/conBlock/topWriteAddrDelay0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y78         FDRE (Prop_fdre_C_Q)         0.100     1.832 r  compBlock/conBlock/topWriteAddrDelay0_reg[0]/Q
                         net (fo=1, routed)           0.100     1.933    compBlock/n_615_conBlock
    SLICE_X22Y77         SRL16E                                       r  compBlock/topWriteAddrReg1_reg[0]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AF30                                                              r  clk_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.296     0.296 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.967     1.263    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.293 r  clk_IBUF_BUFG_inst/O
                         net (fo=21261, routed)       0.917     2.210    compBlock/clk_IBUF_BUFG
    SLICE_X22Y77                                                      r  compBlock/topWriteAddrReg1_reg[0]_srl3/CLK
                         clock pessimism             -0.446     1.763    
    SLICE_X22Y77         SRL16E (Hold_srl16e_CLK_D)
                                                      0.092     1.855    compBlock/topWriteAddrReg1_reg[0]_srl3
  -------------------------------------------------------------------
                         required time                         -1.855    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 DTU/mem_addr5_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@22.500ns period=45.000ns})
  Destination:            DTU/mem_addr2_reg[4]_srl3___DTU_mem_addr2_reg_r/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@22.500ns period=45.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.100ns (50.460%)  route 0.098ns (49.540%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.224ns
    Source Clock Delay      (SCD):    1.742ns
    Clock Pessimism Removal (CPR):    0.467ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AF30                                                              r  clk_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.129     0.129 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.899     1.028    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  clk_IBUF_BUFG_inst/O
                         net (fo=21261, routed)       0.688     1.742    DTU/clk_IBUF_BUFG
    SLICE_X9Y89                                                       r  DTU/mem_addr5_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y89          FDRE (Prop_fdre_C_Q)         0.100     1.842 r  DTU/mem_addr5_reg[4]/Q
                         net (fo=2, routed)           0.098     1.941    DTU/mem_addr5_reg[4]
    SLICE_X8Y88          SRL16E                                       r  DTU/mem_addr2_reg[4]_srl3___DTU_mem_addr2_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AF30                                                              r  clk_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.296     0.296 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.967     1.263    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.293 r  clk_IBUF_BUFG_inst/O
                         net (fo=21261, routed)       0.931     2.224    DTU/clk_IBUF_BUFG
    SLICE_X8Y88                                                       r  DTU/mem_addr2_reg[4]_srl3___DTU_mem_addr2_reg_r/CLK
                         clock pessimism             -0.467     1.756    
    SLICE_X8Y88          SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.858    DTU/mem_addr2_reg[4]_srl3___DTU_mem_addr2_reg_r
  -------------------------------------------------------------------
                         required time                         -1.858    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 DTU/rdata_store/q_reg[153]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@22.500ns period=45.000ns})
  Destination:            compBlock/curWriteData0Reg0_reg[857]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@22.500ns period=45.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.130ns (43.578%)  route 0.168ns (56.422%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.181ns
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AF30                                                              r  clk_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.129     0.129 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.899     1.028    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  clk_IBUF_BUFG_inst/O
                         net (fo=21261, routed)       0.699     1.753    DTU/rdata_store/clk_IBUF_BUFG
    SLICE_X45Y49                                                      r  DTU/rdata_store/q_reg[153]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y49         FDRE (Prop_fdre_C_Q)         0.100     1.853 r  DTU/rdata_store/q_reg[153]/Q
                         net (fo=5, routed)           0.168     2.022    compBlock/PE26/ram_write_data[25]
    SLICE_X45Y51                                                      r  compBlock/PE26/curWriteData0Reg0[857]_i_1/I2
    SLICE_X45Y51         LUT3 (Prop_lut3_I2_O)        0.030     2.052 r  compBlock/PE26/curWriteData0Reg0[857]_i_1/O
                         net (fo=1, routed)           0.000     2.052    compBlock/curWriteData0Reg0[857]
    SLICE_X45Y51         FDRE                                         r  compBlock/curWriteData0Reg0_reg[857]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AF30                                                              r  clk_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.296     0.296 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.967     1.263    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.293 r  clk_IBUF_BUFG_inst/O
                         net (fo=21261, routed)       0.888     2.181    compBlock/clk_IBUF_BUFG
    SLICE_X45Y51                                                      r  compBlock/curWriteData0Reg0_reg[857]/C
                         clock pessimism             -0.286     1.894    
    SLICE_X45Y51         FDRE (Hold_fdre_C_D)         0.075     1.969    compBlock/curWriteData0Reg0_reg[857]
  -------------------------------------------------------------------
                         required time                         -1.969    
                         arrival time                           2.052    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 compBlock/conBlock/curReadAddrDelay2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@22.500ns period=45.000ns})
  Destination:            compBlock/conBlock/curReadAddrDelay1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@22.500ns period=45.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.118ns (44.138%)  route 0.149ns (55.862%))
  Logic Levels:           0  
  Clock Path Skew:        0.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.227ns
    Source Clock Delay      (SCD):    1.797ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AF30                                                              r  clk_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.129     0.129 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.899     1.028    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  clk_IBUF_BUFG_inst/O
                         net (fo=21261, routed)       0.743     1.797    compBlock/conBlock/clk_IBUF_BUFG
    SLICE_X12Y49                                                      r  compBlock/conBlock/curReadAddrDelay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y49         FDRE (Prop_fdre_C_Q)         0.118     1.915 r  compBlock/conBlock/curReadAddrDelay2_reg[4]/Q
                         net (fo=1, routed)           0.149     2.065    compBlock/conBlock/curReadAddrDelay2[4]
    SLICE_X8Y50          FDRE                                         r  compBlock/conBlock/curReadAddrDelay1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AF30                                                              r  clk_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.296     0.296 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.967     1.263    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.293 r  clk_IBUF_BUFG_inst/O
                         net (fo=21261, routed)       0.934     2.227    compBlock/conBlock/clk_IBUF_BUFG
    SLICE_X8Y50                                                       r  compBlock/conBlock/curReadAddrDelay1_reg[4]/C
                         clock pessimism             -0.286     1.940    
    SLICE_X8Y50          FDRE (Hold_fdre_C_D)         0.042     1.982    compBlock/conBlock/curReadAddrDelay1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.982    
                         arrival time                           2.065    
  -------------------------------------------------------------------
                         slack                                  0.082    




