

================================================================
== Vitis HLS Report for 'convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46'
================================================================
* Date:           Fri Dec 13 16:50:28 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        lenet_ip_gen
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1207|     1207|  12.070 us|  12.070 us|  1207|  1207|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                     Loop Name                     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4  |     1205|     1205|         9|          3|          1|   400|       yes|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      38|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     101|    -|
|Register         |        -|     -|     147|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     147|     139|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln24_fu_132_p2                |         +|   0|  0|  16|           9|           1|
    |ap_block_pp0_stage1_11001         |       and|   0|  0|   2|           1|           1|
    |icmp_ln24_fu_126_p2               |      icmp|   0|  0|  16|           9|           8|
    |ap_block_state2_pp0_stage1_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  38|          21|          13|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |INPUT_r_blk_n_R                          |   9|          2|    1|          2|
    |WEIGHTS_blk_n_R                          |   9|          2|    1|          2|
    |ap_NS_fsm                                |  20|          4|    1|          4|
    |ap_done_int                              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                  |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten160_load  |   9|          2|    9|         18|
    |ap_sig_allocacmp_sum_load_2              |   9|          2|   32|         64|
    |indvar_flatten160_fu_64                  |   9|          2|    9|         18|
    |sum_fu_60                                |   9|          2|   32|         64|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 101|         22|   88|        178|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |INPUT_r_addr_read_reg_205         |  32|   0|   32|          0|
    |WEIGHTS_addr_read_reg_210         |  32|   0|   32|          0|
    |ap_CS_fsm                         |   3|   0|    3|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln24_reg_201                 |   1|   0|    1|          0|
    |icmp_ln24_reg_201_pp0_iter1_reg   |   1|   0|    1|          0|
    |indvar_flatten160_fu_64           |   9|   0|    9|          0|
    |mul_6_reg_225                     |  32|   0|   32|          0|
    |sum_fu_60                         |  32|   0|   32|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 147|   0|  147|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+----------------------------------------------------------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |                                Source Object                               |    C Type    |
+------------------------+-----+-----+------------+----------------------------------------------------------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46|  return value|
|grp_fu_1945_p_din0      |  out|   32|  ap_ctrl_hs|  convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46|  return value|
|grp_fu_1945_p_din1      |  out|   32|  ap_ctrl_hs|  convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46|  return value|
|grp_fu_1945_p_dout0     |   in|   32|  ap_ctrl_hs|  convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46|  return value|
|grp_fu_1945_p_ce        |  out|    1|  ap_ctrl_hs|  convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46|  return value|
|grp_fu_1949_p_din0      |  out|   32|  ap_ctrl_hs|  convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46|  return value|
|grp_fu_1949_p_din1      |  out|   32|  ap_ctrl_hs|  convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46|  return value|
|grp_fu_1949_p_opcode    |  out|    2|  ap_ctrl_hs|  convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46|  return value|
|grp_fu_1949_p_dout0     |   in|   32|  ap_ctrl_hs|  convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46|  return value|
|grp_fu_1949_p_ce        |  out|    1|  ap_ctrl_hs|  convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46|  return value|
|m_axi_WEIGHTS_AWVALID   |  out|    1|       m_axi|                                                                     WEIGHTS|       pointer|
|m_axi_WEIGHTS_AWREADY   |   in|    1|       m_axi|                                                                     WEIGHTS|       pointer|
|m_axi_WEIGHTS_AWADDR    |  out|   64|       m_axi|                                                                     WEIGHTS|       pointer|
|m_axi_WEIGHTS_AWID      |  out|    1|       m_axi|                                                                     WEIGHTS|       pointer|
|m_axi_WEIGHTS_AWLEN     |  out|   32|       m_axi|                                                                     WEIGHTS|       pointer|
|m_axi_WEIGHTS_AWSIZE    |  out|    3|       m_axi|                                                                     WEIGHTS|       pointer|
|m_axi_WEIGHTS_AWBURST   |  out|    2|       m_axi|                                                                     WEIGHTS|       pointer|
|m_axi_WEIGHTS_AWLOCK    |  out|    2|       m_axi|                                                                     WEIGHTS|       pointer|
|m_axi_WEIGHTS_AWCACHE   |  out|    4|       m_axi|                                                                     WEIGHTS|       pointer|
|m_axi_WEIGHTS_AWPROT    |  out|    3|       m_axi|                                                                     WEIGHTS|       pointer|
|m_axi_WEIGHTS_AWQOS     |  out|    4|       m_axi|                                                                     WEIGHTS|       pointer|
|m_axi_WEIGHTS_AWREGION  |  out|    4|       m_axi|                                                                     WEIGHTS|       pointer|
|m_axi_WEIGHTS_AWUSER    |  out|    1|       m_axi|                                                                     WEIGHTS|       pointer|
|m_axi_WEIGHTS_WVALID    |  out|    1|       m_axi|                                                                     WEIGHTS|       pointer|
|m_axi_WEIGHTS_WREADY    |   in|    1|       m_axi|                                                                     WEIGHTS|       pointer|
|m_axi_WEIGHTS_WDATA     |  out|   32|       m_axi|                                                                     WEIGHTS|       pointer|
|m_axi_WEIGHTS_WSTRB     |  out|    4|       m_axi|                                                                     WEIGHTS|       pointer|
|m_axi_WEIGHTS_WLAST     |  out|    1|       m_axi|                                                                     WEIGHTS|       pointer|
|m_axi_WEIGHTS_WID       |  out|    1|       m_axi|                                                                     WEIGHTS|       pointer|
|m_axi_WEIGHTS_WUSER     |  out|    1|       m_axi|                                                                     WEIGHTS|       pointer|
|m_axi_WEIGHTS_ARVALID   |  out|    1|       m_axi|                                                                     WEIGHTS|       pointer|
|m_axi_WEIGHTS_ARREADY   |   in|    1|       m_axi|                                                                     WEIGHTS|       pointer|
|m_axi_WEIGHTS_ARADDR    |  out|   64|       m_axi|                                                                     WEIGHTS|       pointer|
|m_axi_WEIGHTS_ARID      |  out|    1|       m_axi|                                                                     WEIGHTS|       pointer|
|m_axi_WEIGHTS_ARLEN     |  out|   32|       m_axi|                                                                     WEIGHTS|       pointer|
|m_axi_WEIGHTS_ARSIZE    |  out|    3|       m_axi|                                                                     WEIGHTS|       pointer|
|m_axi_WEIGHTS_ARBURST   |  out|    2|       m_axi|                                                                     WEIGHTS|       pointer|
|m_axi_WEIGHTS_ARLOCK    |  out|    2|       m_axi|                                                                     WEIGHTS|       pointer|
|m_axi_WEIGHTS_ARCACHE   |  out|    4|       m_axi|                                                                     WEIGHTS|       pointer|
|m_axi_WEIGHTS_ARPROT    |  out|    3|       m_axi|                                                                     WEIGHTS|       pointer|
|m_axi_WEIGHTS_ARQOS     |  out|    4|       m_axi|                                                                     WEIGHTS|       pointer|
|m_axi_WEIGHTS_ARREGION  |  out|    4|       m_axi|                                                                     WEIGHTS|       pointer|
|m_axi_WEIGHTS_ARUSER    |  out|    1|       m_axi|                                                                     WEIGHTS|       pointer|
|m_axi_WEIGHTS_RVALID    |   in|    1|       m_axi|                                                                     WEIGHTS|       pointer|
|m_axi_WEIGHTS_RREADY    |  out|    1|       m_axi|                                                                     WEIGHTS|       pointer|
|m_axi_WEIGHTS_RDATA     |   in|   32|       m_axi|                                                                     WEIGHTS|       pointer|
|m_axi_WEIGHTS_RLAST     |   in|    1|       m_axi|                                                                     WEIGHTS|       pointer|
|m_axi_WEIGHTS_RID       |   in|    1|       m_axi|                                                                     WEIGHTS|       pointer|
|m_axi_WEIGHTS_RFIFONUM  |   in|    9|       m_axi|                                                                     WEIGHTS|       pointer|
|m_axi_WEIGHTS_RUSER     |   in|    1|       m_axi|                                                                     WEIGHTS|       pointer|
|m_axi_WEIGHTS_RRESP     |   in|    2|       m_axi|                                                                     WEIGHTS|       pointer|
|m_axi_WEIGHTS_BVALID    |   in|    1|       m_axi|                                                                     WEIGHTS|       pointer|
|m_axi_WEIGHTS_BREADY    |  out|    1|       m_axi|                                                                     WEIGHTS|       pointer|
|m_axi_WEIGHTS_BRESP     |   in|    2|       m_axi|                                                                     WEIGHTS|       pointer|
|m_axi_WEIGHTS_BID       |   in|    1|       m_axi|                                                                     WEIGHTS|       pointer|
|m_axi_WEIGHTS_BUSER     |   in|    1|       m_axi|                                                                     WEIGHTS|       pointer|
|m_axi_INPUT_r_AWVALID   |  out|    1|       m_axi|                                                                     INPUT_r|       pointer|
|m_axi_INPUT_r_AWREADY   |   in|    1|       m_axi|                                                                     INPUT_r|       pointer|
|m_axi_INPUT_r_AWADDR    |  out|   64|       m_axi|                                                                     INPUT_r|       pointer|
|m_axi_INPUT_r_AWID      |  out|    1|       m_axi|                                                                     INPUT_r|       pointer|
|m_axi_INPUT_r_AWLEN     |  out|   32|       m_axi|                                                                     INPUT_r|       pointer|
|m_axi_INPUT_r_AWSIZE    |  out|    3|       m_axi|                                                                     INPUT_r|       pointer|
|m_axi_INPUT_r_AWBURST   |  out|    2|       m_axi|                                                                     INPUT_r|       pointer|
|m_axi_INPUT_r_AWLOCK    |  out|    2|       m_axi|                                                                     INPUT_r|       pointer|
|m_axi_INPUT_r_AWCACHE   |  out|    4|       m_axi|                                                                     INPUT_r|       pointer|
|m_axi_INPUT_r_AWPROT    |  out|    3|       m_axi|                                                                     INPUT_r|       pointer|
|m_axi_INPUT_r_AWQOS     |  out|    4|       m_axi|                                                                     INPUT_r|       pointer|
|m_axi_INPUT_r_AWREGION  |  out|    4|       m_axi|                                                                     INPUT_r|       pointer|
|m_axi_INPUT_r_AWUSER    |  out|    1|       m_axi|                                                                     INPUT_r|       pointer|
|m_axi_INPUT_r_WVALID    |  out|    1|       m_axi|                                                                     INPUT_r|       pointer|
|m_axi_INPUT_r_WREADY    |   in|    1|       m_axi|                                                                     INPUT_r|       pointer|
|m_axi_INPUT_r_WDATA     |  out|   32|       m_axi|                                                                     INPUT_r|       pointer|
|m_axi_INPUT_r_WSTRB     |  out|    4|       m_axi|                                                                     INPUT_r|       pointer|
|m_axi_INPUT_r_WLAST     |  out|    1|       m_axi|                                                                     INPUT_r|       pointer|
|m_axi_INPUT_r_WID       |  out|    1|       m_axi|                                                                     INPUT_r|       pointer|
|m_axi_INPUT_r_WUSER     |  out|    1|       m_axi|                                                                     INPUT_r|       pointer|
|m_axi_INPUT_r_ARVALID   |  out|    1|       m_axi|                                                                     INPUT_r|       pointer|
|m_axi_INPUT_r_ARREADY   |   in|    1|       m_axi|                                                                     INPUT_r|       pointer|
|m_axi_INPUT_r_ARADDR    |  out|   64|       m_axi|                                                                     INPUT_r|       pointer|
|m_axi_INPUT_r_ARID      |  out|    1|       m_axi|                                                                     INPUT_r|       pointer|
|m_axi_INPUT_r_ARLEN     |  out|   32|       m_axi|                                                                     INPUT_r|       pointer|
|m_axi_INPUT_r_ARSIZE    |  out|    3|       m_axi|                                                                     INPUT_r|       pointer|
|m_axi_INPUT_r_ARBURST   |  out|    2|       m_axi|                                                                     INPUT_r|       pointer|
|m_axi_INPUT_r_ARLOCK    |  out|    2|       m_axi|                                                                     INPUT_r|       pointer|
|m_axi_INPUT_r_ARCACHE   |  out|    4|       m_axi|                                                                     INPUT_r|       pointer|
|m_axi_INPUT_r_ARPROT    |  out|    3|       m_axi|                                                                     INPUT_r|       pointer|
|m_axi_INPUT_r_ARQOS     |  out|    4|       m_axi|                                                                     INPUT_r|       pointer|
|m_axi_INPUT_r_ARREGION  |  out|    4|       m_axi|                                                                     INPUT_r|       pointer|
|m_axi_INPUT_r_ARUSER    |  out|    1|       m_axi|                                                                     INPUT_r|       pointer|
|m_axi_INPUT_r_RVALID    |   in|    1|       m_axi|                                                                     INPUT_r|       pointer|
|m_axi_INPUT_r_RREADY    |  out|    1|       m_axi|                                                                     INPUT_r|       pointer|
|m_axi_INPUT_r_RDATA     |   in|   32|       m_axi|                                                                     INPUT_r|       pointer|
|m_axi_INPUT_r_RLAST     |   in|    1|       m_axi|                                                                     INPUT_r|       pointer|
|m_axi_INPUT_r_RID       |   in|    1|       m_axi|                                                                     INPUT_r|       pointer|
|m_axi_INPUT_r_RFIFONUM  |   in|    9|       m_axi|                                                                     INPUT_r|       pointer|
|m_axi_INPUT_r_RUSER     |   in|    1|       m_axi|                                                                     INPUT_r|       pointer|
|m_axi_INPUT_r_RRESP     |   in|    2|       m_axi|                                                                     INPUT_r|       pointer|
|m_axi_INPUT_r_BVALID    |   in|    1|       m_axi|                                                                     INPUT_r|       pointer|
|m_axi_INPUT_r_BREADY    |  out|    1|       m_axi|                                                                     INPUT_r|       pointer|
|m_axi_INPUT_r_BRESP     |   in|    2|       m_axi|                                                                     INPUT_r|       pointer|
|m_axi_INPUT_r_BID       |   in|    1|       m_axi|                                                                     INPUT_r|       pointer|
|m_axi_INPUT_r_BUSER     |   in|    1|       m_axi|                                                                     INPUT_r|       pointer|
|sext_ln24               |   in|   62|     ap_none|                                                                   sext_ln24|        scalar|
|sext_ln24_7             |   in|   62|     ap_none|                                                                 sext_ln24_7|        scalar|
|sum_13_out              |  out|   32|      ap_vld|                                                                  sum_13_out|       pointer|
|sum_13_out_ap_vld       |  out|    1|      ap_vld|                                                                  sum_13_out|       pointer|
+------------------------+-----+-----+------------+----------------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 3, D = 9, States = { 1 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.63>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%sum = alloca i32 1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:21]   --->   Operation 12 'alloca' 'sum' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%indvar_flatten160 = alloca i32 1"   --->   Operation 13 'alloca' 'indvar_flatten160' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%sext_ln24_7_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln24_7"   --->   Operation 14 'read' 'sext_ln24_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%sext_ln24_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln24"   --->   Operation 15 'read' 'sext_ln24_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%sext_ln24_7_cast = sext i62 %sext_ln24_7_read"   --->   Operation 16 'sext' 'sext_ln24_7_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%sext_ln24_cast = sext i62 %sext_ln24_read"   --->   Operation 17 'sext' 'sext_ln24_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %WEIGHTS, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 48000, void @empty_3, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %INPUT_r, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 400, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.42ns)   --->   "%store_ln0 = store i9 0, i9 %indvar_flatten160"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 21 [1/1] (0.42ns)   --->   "%store_ln21 = store i32 0, i32 %sum" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:21]   --->   Operation 21 'store' 'store_ln21' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.6"   --->   Operation 22 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%indvar_flatten160_load = load i9 %indvar_flatten160" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24]   --->   Operation 23 'load' 'indvar_flatten160_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %WEIGHTS"   --->   Operation 24 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %INPUT_r"   --->   Operation 25 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.77ns)   --->   "%icmp_ln24 = icmp_eq  i9 %indvar_flatten160_load, i9 400" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24]   --->   Operation 26 'icmp' 'icmp_ln24' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.77ns)   --->   "%add_ln24 = add i9 %indvar_flatten160_load, i9 1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24]   --->   Operation 27 'add' 'add_ln24' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln24 = br i1 %icmp_ln24, void %for.inc28.6, void %for.inc38.6.exitStub" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24]   --->   Operation 28 'br' 'br_ln24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.42ns)   --->   "%store_ln24 = store i9 %add_ln24, i9 %indvar_flatten160" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24]   --->   Operation 29 'store' 'store_ln24' <Predicate = (!icmp_ln24)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%INPUT_r_addr = getelementptr i32 %INPUT_r, i64 %sext_ln24_cast" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24]   --->   Operation 30 'getelementptr' 'INPUT_r_addr' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%WEIGHTS_addr = getelementptr i32 %WEIGHTS, i64 %sext_ln24_7_cast" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:24]   --->   Operation 31 'getelementptr' 'WEIGHTS_addr' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (7.30ns)   --->   "%INPUT_r_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i64 %INPUT_r_addr" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:28]   --->   Operation 32 'read' 'INPUT_r_addr_read' <Predicate = (!icmp_ln24)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 33 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i64 %WEIGHTS_addr" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:29]   --->   Operation 33 'read' 'WEIGHTS_addr_read' <Predicate = (!icmp_ln24)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.01>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%input_val = bitcast i32 %INPUT_r_addr_read" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:28]   --->   Operation 34 'bitcast' 'input_val' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%weight_val = bitcast i32 %WEIGHTS_addr_read" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:29]   --->   Operation 35 'bitcast' 'weight_val' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 36 [3/3] (7.01ns)   --->   "%mul_6 = fmul i32 %input_val, i32 %weight_val" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:30]   --->   Operation 36 'fmul' 'mul_6' <Predicate = (!icmp_ln24)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.01>
ST_4 : Operation 37 [2/3] (7.01ns)   --->   "%mul_6 = fmul i32 %input_val, i32 %weight_val" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:30]   --->   Operation 37 'fmul' 'mul_6' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.01>
ST_5 : Operation 38 [1/3] (7.01ns)   --->   "%mul_6 = fmul i32 %input_val, i32 %weight_val" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:30]   --->   Operation 38 'fmul' 'mul_6' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.43>
ST_6 : Operation 39 [1/1] (0.00ns)   --->   "%sum_load_2 = load i32 %sum" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:30]   --->   Operation 39 'load' 'sum_load_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 40 [4/4] (6.43ns)   --->   "%sum_2 = fadd i32 %sum_load_2, i32 %mul_6" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:30]   --->   Operation 40 'fadd' 'sum_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "%sum_load = load i32 %sum"   --->   Operation 49 'load' 'sum_load' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %sum_13_out, i32 %sum_load"   --->   Operation 50 'write' 'write_ln0' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 51 'ret' 'ret_ln0' <Predicate = (icmp_ln24)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 6.43>
ST_7 : Operation 41 [3/4] (6.43ns)   --->   "%sum_2 = fadd i32 %sum_load_2, i32 %mul_6" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:30]   --->   Operation 41 'fadd' 'sum_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.43>
ST_8 : Operation 42 [2/4] (6.43ns)   --->   "%sum_2 = fadd i32 %sum_load_2, i32 %mul_6" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:30]   --->   Operation 42 'fadd' 'sum_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.86>
ST_9 : Operation 43 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4_str"   --->   Operation 43 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 44 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 400, i64 400, i64 400"   --->   Operation 44 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 45 [1/1] (0.00ns)   --->   "%specpipeline_ln27 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:27]   --->   Operation 45 'specpipeline' 'specpipeline_ln27' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 46 [1/4] (6.43ns)   --->   "%sum_2 = fadd i32 %sum_load_2, i32 %mul_6" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:30]   --->   Operation 46 'fadd' 'sum_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 47 [1/1] (0.42ns)   --->   "%store_ln21 = store i32 %sum_2, i32 %sum" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:21]   --->   Operation 47 'store' 'store_ln21' <Predicate = true> <Delay = 0.42>
ST_9 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln26 = br void %for.inc.6" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv5_hls.cpp:26]   --->   Operation 48 'br' 'br_ln26' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ WEIGHTS]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ INPUT_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln24]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sext_ln24_7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sum_13_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
sum                    (alloca           ) [ 0111111111]
indvar_flatten160      (alloca           ) [ 0100000000]
sext_ln24_7_read       (read             ) [ 0000000000]
sext_ln24_read         (read             ) [ 0000000000]
sext_ln24_7_cast       (sext             ) [ 0010000000]
sext_ln24_cast         (sext             ) [ 0010000000]
specinterface_ln0      (specinterface    ) [ 0000000000]
specinterface_ln0      (specinterface    ) [ 0000000000]
store_ln0              (store            ) [ 0000000000]
store_ln21             (store            ) [ 0000000000]
br_ln0                 (br               ) [ 0000000000]
indvar_flatten160_load (load             ) [ 0000000000]
specbitsmap_ln0        (specbitsmap      ) [ 0000000000]
specbitsmap_ln0        (specbitsmap      ) [ 0000000000]
icmp_ln24              (icmp             ) [ 0111111000]
add_ln24               (add              ) [ 0000000000]
br_ln24                (br               ) [ 0000000000]
store_ln24             (store            ) [ 0000000000]
INPUT_r_addr           (getelementptr    ) [ 0000000000]
WEIGHTS_addr           (getelementptr    ) [ 0000000000]
INPUT_r_addr_read      (read             ) [ 0001000000]
WEIGHTS_addr_read      (read             ) [ 0001000000]
input_val              (bitcast          ) [ 0110110000]
weight_val             (bitcast          ) [ 0110110000]
mul_6                  (fmul             ) [ 0111001111]
sum_load_2             (load             ) [ 0111000111]
specloopname_ln0       (specloopname     ) [ 0000000000]
speclooptripcount_ln0  (speclooptripcount) [ 0000000000]
specpipeline_ln27      (specpipeline     ) [ 0000000000]
sum_2                  (fadd             ) [ 0000000000]
store_ln21             (store            ) [ 0000000000]
br_ln26                (br               ) [ 0000000000]
sum_load               (load             ) [ 0000000000]
write_ln0              (write            ) [ 0000000000]
ret_ln0                (ret              ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="WEIGHTS">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="WEIGHTS"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="INPUT_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_r"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="sext_ln24">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln24"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="sext_ln24_7">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln24_7"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="sum_13_out">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sum_13_out"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i62"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.floatP0A"/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="sum_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="indvar_flatten160_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten160/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="sext_ln24_7_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="62" slack="0"/>
<pin id="70" dir="0" index="1" bw="62" slack="0"/>
<pin id="71" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln24_7_read/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="sext_ln24_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="62" slack="0"/>
<pin id="76" dir="0" index="1" bw="62" slack="0"/>
<pin id="77" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln24_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="INPUT_r_addr_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="0"/>
<pin id="82" dir="0" index="1" bw="32" slack="0"/>
<pin id="83" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="INPUT_r_addr_read/2 "/>
</bind>
</comp>

<comp id="85" class="1004" name="WEIGHTS_addr_read_read_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="32" slack="0"/>
<pin id="87" dir="0" index="1" bw="32" slack="0"/>
<pin id="88" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="WEIGHTS_addr_read/2 "/>
</bind>
</comp>

<comp id="90" class="1004" name="write_ln0_write_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="0" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="0"/>
<pin id="93" dir="0" index="2" bw="32" slack="0"/>
<pin id="94" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/6 "/>
</bind>
</comp>

<comp id="97" class="1004" name="grp_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="32" slack="0"/>
<pin id="99" dir="0" index="1" bw="32" slack="1"/>
<pin id="100" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum_2/6 "/>
</bind>
</comp>

<comp id="101" class="1004" name="grp_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="32" slack="0"/>
<pin id="103" dir="0" index="1" bw="32" slack="0"/>
<pin id="104" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_6/3 "/>
</bind>
</comp>

<comp id="105" class="1004" name="sext_ln24_7_cast_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="62" slack="0"/>
<pin id="107" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln24_7_cast/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="sext_ln24_cast_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="62" slack="0"/>
<pin id="111" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln24_cast/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="store_ln0_store_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="1" slack="0"/>
<pin id="115" dir="0" index="1" bw="9" slack="0"/>
<pin id="116" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="store_ln21_store_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="0"/>
<pin id="120" dir="0" index="1" bw="32" slack="0"/>
<pin id="121" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln21/1 "/>
</bind>
</comp>

<comp id="123" class="1004" name="indvar_flatten160_load_load_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="9" slack="0"/>
<pin id="125" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten160_load/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="icmp_ln24_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="9" slack="0"/>
<pin id="128" dir="0" index="1" bw="9" slack="0"/>
<pin id="129" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln24/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="add_ln24_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="9" slack="0"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="store_ln24_store_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="9" slack="0"/>
<pin id="140" dir="0" index="1" bw="9" slack="0"/>
<pin id="141" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln24/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="INPUT_r_addr_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="64" slack="0"/>
<pin id="145" dir="0" index="1" bw="64" slack="1"/>
<pin id="146" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="INPUT_r_addr/2 "/>
</bind>
</comp>

<comp id="149" class="1004" name="WEIGHTS_addr_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="64" slack="0"/>
<pin id="151" dir="0" index="1" bw="64" slack="1"/>
<pin id="152" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="WEIGHTS_addr/2 "/>
</bind>
</comp>

<comp id="155" class="1004" name="input_val_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="32" slack="1"/>
<pin id="157" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="input_val/3 "/>
</bind>
</comp>

<comp id="159" class="1004" name="weight_val_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="32" slack="1"/>
<pin id="161" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="weight_val/3 "/>
</bind>
</comp>

<comp id="163" class="1004" name="sum_load_2_load_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="32" slack="5"/>
<pin id="165" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_load_2/6 "/>
</bind>
</comp>

<comp id="167" class="1004" name="store_ln21_store_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="32" slack="0"/>
<pin id="169" dir="0" index="1" bw="32" slack="8"/>
<pin id="170" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln21/9 "/>
</bind>
</comp>

<comp id="172" class="1004" name="sum_load_load_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="5"/>
<pin id="174" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_load/6 "/>
</bind>
</comp>

<comp id="176" class="1005" name="sum_reg_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="0"/>
<pin id="178" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="sum "/>
</bind>
</comp>

<comp id="184" class="1005" name="indvar_flatten160_reg_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="9" slack="0"/>
<pin id="186" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten160 "/>
</bind>
</comp>

<comp id="191" class="1005" name="sext_ln24_7_cast_reg_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="64" slack="1"/>
<pin id="193" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln24_7_cast "/>
</bind>
</comp>

<comp id="196" class="1005" name="sext_ln24_cast_reg_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="64" slack="1"/>
<pin id="198" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln24_cast "/>
</bind>
</comp>

<comp id="201" class="1005" name="icmp_ln24_reg_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="1" slack="1"/>
<pin id="203" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln24 "/>
</bind>
</comp>

<comp id="205" class="1005" name="INPUT_r_addr_read_reg_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="32" slack="1"/>
<pin id="207" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="INPUT_r_addr_read "/>
</bind>
</comp>

<comp id="210" class="1005" name="WEIGHTS_addr_read_reg_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="1"/>
<pin id="212" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="WEIGHTS_addr_read "/>
</bind>
</comp>

<comp id="215" class="1005" name="input_val_reg_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="32" slack="1"/>
<pin id="217" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_val "/>
</bind>
</comp>

<comp id="220" class="1005" name="weight_val_reg_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="32" slack="1"/>
<pin id="222" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="weight_val "/>
</bind>
</comp>

<comp id="225" class="1005" name="mul_6_reg_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="32" slack="1"/>
<pin id="227" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_6 "/>
</bind>
</comp>

<comp id="230" class="1005" name="sum_load_2_reg_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="32" slack="1"/>
<pin id="232" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_load_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="63"><net_src comp="10" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="10" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="72"><net_src comp="12" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="6" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="12" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="4" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="46" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="89"><net_src comp="46" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="95"><net_src comp="58" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="8" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="108"><net_src comp="68" pin="2"/><net_sink comp="105" pin=0"/></net>

<net id="112"><net_src comp="74" pin="2"/><net_sink comp="109" pin=0"/></net>

<net id="117"><net_src comp="36" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="122"><net_src comp="38" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="130"><net_src comp="123" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="42" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="123" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="44" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="132" pin="2"/><net_sink comp="138" pin=0"/></net>

<net id="147"><net_src comp="2" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="148"><net_src comp="143" pin="2"/><net_sink comp="80" pin=1"/></net>

<net id="153"><net_src comp="0" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="154"><net_src comp="149" pin="2"/><net_sink comp="85" pin=1"/></net>

<net id="158"><net_src comp="155" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="162"><net_src comp="159" pin="1"/><net_sink comp="101" pin=1"/></net>

<net id="166"><net_src comp="163" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="171"><net_src comp="97" pin="2"/><net_sink comp="167" pin=0"/></net>

<net id="175"><net_src comp="172" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="179"><net_src comp="60" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="180"><net_src comp="176" pin="1"/><net_sink comp="118" pin=1"/></net>

<net id="181"><net_src comp="176" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="182"><net_src comp="176" pin="1"/><net_sink comp="167" pin=1"/></net>

<net id="183"><net_src comp="176" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="187"><net_src comp="64" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="188"><net_src comp="184" pin="1"/><net_sink comp="113" pin=1"/></net>

<net id="189"><net_src comp="184" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="190"><net_src comp="184" pin="1"/><net_sink comp="138" pin=1"/></net>

<net id="194"><net_src comp="105" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="195"><net_src comp="191" pin="1"/><net_sink comp="149" pin=1"/></net>

<net id="199"><net_src comp="109" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="200"><net_src comp="196" pin="1"/><net_sink comp="143" pin=1"/></net>

<net id="204"><net_src comp="126" pin="2"/><net_sink comp="201" pin=0"/></net>

<net id="208"><net_src comp="80" pin="2"/><net_sink comp="205" pin=0"/></net>

<net id="209"><net_src comp="205" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="213"><net_src comp="85" pin="2"/><net_sink comp="210" pin=0"/></net>

<net id="214"><net_src comp="210" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="218"><net_src comp="155" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="219"><net_src comp="215" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="223"><net_src comp="159" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="224"><net_src comp="220" pin="1"/><net_sink comp="101" pin=1"/></net>

<net id="228"><net_src comp="101" pin="2"/><net_sink comp="225" pin=0"/></net>

<net id="229"><net_src comp="225" pin="1"/><net_sink comp="97" pin=1"/></net>

<net id="233"><net_src comp="163" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="234"><net_src comp="230" pin="1"/><net_sink comp="97" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: WEIGHTS | {}
	Port: INPUT_r | {}
	Port: sum_13_out | {6 }
 - Input state : 
	Port: convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46 : WEIGHTS | {2 }
	Port: convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46 : INPUT_r | {2 }
	Port: convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46 : sext_ln24 | {1 }
	Port: convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46 : sext_ln24_7 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln21 : 1
		indvar_flatten160_load : 1
		icmp_ln24 : 2
		add_ln24 : 2
		br_ln24 : 3
		store_ln24 : 3
	State 2
		INPUT_r_addr_read : 1
		WEIGHTS_addr_read : 1
	State 3
		mul_6 : 1
	State 4
	State 5
	State 6
		sum_2 : 1
		write_ln0 : 1
	State 7
	State 8
	State 9
		store_ln21 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|   fadd   |           grp_fu_97          |    2    |   227   |   214   |
|----------|------------------------------|---------|---------|---------|
|   fmul   |          grp_fu_101          |    3    |   128   |   135   |
|----------|------------------------------|---------|---------|---------|
|   icmp   |       icmp_ln24_fu_126       |    0    |    0    |    16   |
|----------|------------------------------|---------|---------|---------|
|    add   |        add_ln24_fu_132       |    0    |    0    |    16   |
|----------|------------------------------|---------|---------|---------|
|          |  sext_ln24_7_read_read_fu_68 |    0    |    0    |    0    |
|   read   |   sext_ln24_read_read_fu_74  |    0    |    0    |    0    |
|          | INPUT_r_addr_read_read_fu_80 |    0    |    0    |    0    |
|          | WEIGHTS_addr_read_read_fu_85 |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   write  |     write_ln0_write_fu_90    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   sext   |    sext_ln24_7_cast_fu_105   |    0    |    0    |    0    |
|          |     sext_ln24_cast_fu_109    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    5    |   355   |   381   |
|----------|------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|INPUT_r_addr_read_reg_205|   32   |
|WEIGHTS_addr_read_reg_210|   32   |
|    icmp_ln24_reg_201    |    1   |
|indvar_flatten160_reg_184|    9   |
|    input_val_reg_215    |   32   |
|      mul_6_reg_225      |   32   |
| sext_ln24_7_cast_reg_191|   64   |
|  sext_ln24_cast_reg_196 |   64   |
|    sum_load_2_reg_230   |   32   |
|       sum_reg_176       |   32   |
|    weight_val_reg_220   |   32   |
+-------------------------+--------+
|          Total          |   362  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
|  grp_fu_97 |  p0  |   2  |  32  |   64   ||    9    |
| grp_fu_101 |  p0  |   2  |  32  |   64   ||    9    |
| grp_fu_101 |  p1  |   2  |  32  |   64   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   192  ||  1.281  ||    27   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |   355  |   381  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   27   |
|  Register |    -   |    -   |   362  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |    1   |   717  |   408  |
+-----------+--------+--------+--------+--------+
