Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Vivado/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot addsub_4bitmux_tb_behav xil_defaultlib.addsub_4bitmux_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.adder_1bit
Compiling module xil_defaultlib.addsub_1bit
Compiling module xil_defaultlib.addsub_4bit
Compiling module xil_defaultlib.and_4bit
Compiling module xil_defaultlib.or_4bit
Compiling module xil_defaultlib.mux41_4bit
Compiling module xil_defaultlib.mux41_1bit
Compiling module xil_defaultlib.addsub_4bitmux
Compiling module xil_defaultlib.addsub_4bitmux_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot addsub_4bitmux_tb_behav
