INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/spnth/Downloads/Working_Directory/temp/Verilog_Practice_Programs/Verilog_Practice_Programs.srcs/sources_1/new/counter_3bit_up.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_3bit_up
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'count' is not allowed [C:/Users/spnth/Downloads/Working_Directory/temp/Verilog_Practice_Programs/Verilog_Practice_Programs.srcs/sources_1/new/counter_3bit_up.v:30]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/spnth/Downloads/Working_Directory/temp/Verilog_Practice_Programs/Verilog_Practice_Programs.srcs/sources_1/new/tb_counter_3bit_up.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_counter_3bit_up
