Analysis & Synthesis report for HardFuzzyCtl
Sat Nov 16 13:39:04 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis DSP Block Usage Summary
  9. Registers Removed During Synthesis
 10. General Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Parameter Settings for User Entity Instance: Top-level Entity: |HardFuzzyCtl
 13. Parameter Settings for User Entity Instance: SensorGet:SensorGetLayerForMF1
 14. Parameter Settings for User Entity Instance: SensorGet:SensorGetLayerForMF2
 15. Parameter Settings for User Entity Instance: SensorGet:SensorGetLayerForMF3
 16. Parameter Settings for User Entity Instance: SensorGet:SensorGetLayerForMF4
 17. Parameter Settings for User Entity Instance: SensorGet:SensorGetLayerForMF5
 18. Parameter Settings for User Entity Instance: FuzzyMapping:FuzzyMappingLayerForMF1FN1
 19. Parameter Settings for User Entity Instance: FuzzyMapping:FuzzyMappingLayerForMF1FN2
 20. Parameter Settings for User Entity Instance: FuzzyMapping:FuzzyMappingLayerForMF1FN3
 21. Parameter Settings for User Entity Instance: FuzzyMapping:FuzzyMappingLayerForMF1FN4
 22. Parameter Settings for User Entity Instance: FuzzyMapping:FuzzyMappingLayerForMF2FN1
 23. Parameter Settings for User Entity Instance: FuzzyMapping:FuzzyMappingLayerForMF2FN2
 24. Parameter Settings for User Entity Instance: FuzzyMapping:FuzzyMappingLayerForMF2FN3
 25. Parameter Settings for User Entity Instance: FuzzyMapping:FuzzyMappingLayerForMF3FN1
 26. Parameter Settings for User Entity Instance: FuzzyMapping:FuzzyMappingLayerForMF3FN2
 27. Parameter Settings for User Entity Instance: FuzzyMapping:FuzzyMappingLayerForMF4FN1
 28. Parameter Settings for User Entity Instance: FuzzyMapping:FuzzyMappingLayerForMF4FN2
 29. Parameter Settings for User Entity Instance: FuzzyMapping:FuzzyMappingLayerForMF4FN3
 30. Parameter Settings for User Entity Instance: FuzzyMapping:FuzzyMappingLayerForMF5FN1
 31. Port Connectivity Checks: "FuzzyMapping:FuzzyMappingLayerForMF5FN1"
 32. Port Connectivity Checks: "FuzzyMapping:FuzzyMappingLayerForMF4FN3"
 33. Port Connectivity Checks: "FuzzyMapping:FuzzyMappingLayerForMF4FN2"
 34. Port Connectivity Checks: "FuzzyMapping:FuzzyMappingLayerForMF4FN1"
 35. Port Connectivity Checks: "FuzzyMapping:FuzzyMappingLayerForMF3FN2"
 36. Port Connectivity Checks: "FuzzyMapping:FuzzyMappingLayerForMF3FN1"
 37. Port Connectivity Checks: "FuzzyMapping:FuzzyMappingLayerForMF2FN3"
 38. Port Connectivity Checks: "FuzzyMapping:FuzzyMappingLayerForMF2FN2"
 39. Port Connectivity Checks: "FuzzyMapping:FuzzyMappingLayerForMF2FN1"
 40. Port Connectivity Checks: "FuzzyMapping:FuzzyMappingLayerForMF1FN4"
 41. Port Connectivity Checks: "FuzzyMapping:FuzzyMappingLayerForMF1FN3"
 42. Port Connectivity Checks: "FuzzyMapping:FuzzyMappingLayerForMF1FN2"
 43. Port Connectivity Checks: "FuzzyMapping:FuzzyMappingLayerForMF1FN1"
 44. Port Connectivity Checks: "SensorGet:SensorGetLayerForMF5"
 45. Port Connectivity Checks: "SensorGet:SensorGetLayerForMF4"
 46. Port Connectivity Checks: "SensorGet:SensorGetLayerForMF3"
 47. Port Connectivity Checks: "SensorGet:SensorGetLayerForMF2"
 48. Port Connectivity Checks: "SensorGet:SensorGetLayerForMF1"
 49. Post-Synthesis Netlist Statistics for Top Partition
 50. Elapsed Time Per Partition
 51. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sat Nov 16 13:39:04 2019       ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                   ; HardFuzzyCtl                                ;
; Top-level Entity Name           ; HardFuzzyCtl                                ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 7                                           ;
; Total pins                      ; 68                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 9                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CGXBC5C7F27C8     ;                    ;
; Top-level entity name                                                           ; HardFuzzyCtl       ; HardFuzzyCtl       ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Verilog Show LMF Mapping Messages                                               ; Off                ;                    ;
; Verilog Version                                                                 ; SystemVerilog_2005 ; Verilog_2001       ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path            ; Library ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------+---------+
; HardFuzzyCtl.sv                  ; yes             ; User SystemVerilog HDL File  ; /home/lian/HardFuzzyCtl/HardFuzzyCtl.sv ;         ;
; SensorGet.sv                     ; yes             ; User SystemVerilog HDL File  ; /home/lian/HardFuzzyCtl/SensorGet.sv    ;         ;
; FuzzyMapping.sv                  ; yes             ; User SystemVerilog HDL File  ; /home/lian/HardFuzzyCtl/FuzzyMapping.sv ;         ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------+---------+


+----------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                  ;
+---------------------------------------------+------------------------------------------------+
; Resource                                    ; Usage                                          ;
+---------------------------------------------+------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 640                                            ;
;                                             ;                                                ;
; Combinational ALUT usage for logic          ; 1249                                           ;
;     -- 7 input functions                    ; 2                                              ;
;     -- 6 input functions                    ; 28                                             ;
;     -- 5 input functions                    ; 33                                             ;
;     -- 4 input functions                    ; 22                                             ;
;     -- <=3 input functions                  ; 1164                                           ;
;                                             ;                                                ;
; Dedicated logic registers                   ; 7                                              ;
;                                             ;                                                ;
; I/O pins                                    ; 68                                             ;
;                                             ;                                                ;
; Total DSP Blocks                            ; 9                                              ;
;                                             ;                                                ;
; Maximum fan-out node                        ; FuzzyMapping:FuzzyMappingLayerForMF4FN2|Tmp[0] ;
; Maximum fan-out                             ; 42                                             ;
; Total fan-out                               ; 2655                                           ;
; Average fan-out                             ; 1.90                                           ;
+---------------------------------------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                         ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------+--------------+--------------+
; Compilation Hierarchy Node                   ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                   ; Entity Name  ; Library Name ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------+--------------+--------------+
; |HardFuzzyCtl                                ; 1249 (18)           ; 7 (7)                     ; 0                 ; 9          ; 68   ; 0            ; |HardFuzzyCtl                                         ; HardFuzzyCtl ; work         ;
;    |FuzzyMapping:FuzzyMappingLayerForMF1FN2| ; 125 (125)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |HardFuzzyCtl|FuzzyMapping:FuzzyMappingLayerForMF1FN2 ; FuzzyMapping ; work         ;
;    |FuzzyMapping:FuzzyMappingLayerForMF1FN3| ; 134 (134)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |HardFuzzyCtl|FuzzyMapping:FuzzyMappingLayerForMF1FN3 ; FuzzyMapping ; work         ;
;    |FuzzyMapping:FuzzyMappingLayerForMF1FN4| ; 62 (62)             ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |HardFuzzyCtl|FuzzyMapping:FuzzyMappingLayerForMF1FN4 ; FuzzyMapping ; work         ;
;    |FuzzyMapping:FuzzyMappingLayerForMF2FN2| ; 83 (83)             ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |HardFuzzyCtl|FuzzyMapping:FuzzyMappingLayerForMF2FN2 ; FuzzyMapping ; work         ;
;    |FuzzyMapping:FuzzyMappingLayerForMF2FN3| ; 133 (133)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |HardFuzzyCtl|FuzzyMapping:FuzzyMappingLayerForMF2FN3 ; FuzzyMapping ; work         ;
;    |FuzzyMapping:FuzzyMappingLayerForMF3FN1| ; 171 (171)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |HardFuzzyCtl|FuzzyMapping:FuzzyMappingLayerForMF3FN1 ; FuzzyMapping ; work         ;
;    |FuzzyMapping:FuzzyMappingLayerForMF3FN2| ; 117 (117)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |HardFuzzyCtl|FuzzyMapping:FuzzyMappingLayerForMF3FN2 ; FuzzyMapping ; work         ;
;    |FuzzyMapping:FuzzyMappingLayerForMF4FN2| ; 245 (245)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |HardFuzzyCtl|FuzzyMapping:FuzzyMappingLayerForMF4FN2 ; FuzzyMapping ; work         ;
;    |FuzzyMapping:FuzzyMappingLayerForMF5FN1| ; 161 (161)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |HardFuzzyCtl|FuzzyMapping:FuzzyMappingLayerForMF5FN1 ; FuzzyMapping ; work         ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------+--------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary  ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Two Independent 18x18           ; 9           ;
; Total number of DSP blocks      ; 9           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 9           ;
+---------------------------------+-------------+


+--------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                             ;
+---------------------------------------+----------------------------------------+
; Register name                         ; Reason for Removal                     ;
+---------------------------------------+----------------------------------------+
; OutErrorBus[0]~reg0                   ; Stuck at GND due to stuck port data_in ;
; OutErrorBus[1]~reg0                   ; Stuck at GND due to stuck port data_in ;
; OutErrorBus[2]~reg0                   ; Stuck at GND due to stuck port data_in ;
; OutErrorBus[3]~reg0                   ; Stuck at GND due to stuck port data_in ;
; OutErrorBus[4]~reg0                   ; Stuck at GND due to stuck port data_in ;
; OutErrorBus[5]~reg0                   ; Stuck at GND due to stuck port data_in ;
; OutErrorBus[6]~reg0                   ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 7 ;                                        ;
+---------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 7     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------+
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |HardFuzzyCtl|FuzzyMapping:FuzzyMappingLayerForMF2FN3|LongBitData[4] ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |HardFuzzyCtl|FuzzyMapping:FuzzyMappingLayerForMF3FN2|LongBitData[2] ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |HardFuzzyCtl|FuzzyMapping:FuzzyMappingLayerForMF4FN2|LongBitData[9] ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |HardFuzzyCtl|FuzzyMapping:FuzzyMappingLayerForMF5FN1|LongBitData[0] ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |HardFuzzyCtl|FuzzyMapping:FuzzyMappingLayerForMF1FN3|LongBitData[3] ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |HardFuzzyCtl|FuzzyMapping:FuzzyMappingLayerForMF3FN1|LongBitData[0] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------+


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |HardFuzzyCtl ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; FixValue       ; 2     ; Signed Integer                                      ;
; RateValue      ; 11    ; Signed Integer                                      ;
; DevValue       ; 10    ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SensorGet:SensorGetLayerForMF1 ;
+--------------------+-------+------------------------------------------------+
; Parameter Name     ; Value ; Type                                           ;
+--------------------+-------+------------------------------------------------+
; SensorGet_LimitBit ; 10    ; Signed Integer                                 ;
; BaseUpBound        ; 1025  ; Signed Integer                                 ;
; BaseDownBound      ; 0     ; Signed Integer                                 ;
; ShiftVlaue         ; 2     ; Signed Integer                                 ;
+--------------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SensorGet:SensorGetLayerForMF2 ;
+--------------------+-------+------------------------------------------------+
; Parameter Name     ; Value ; Type                                           ;
+--------------------+-------+------------------------------------------------+
; SensorGet_LimitBit ; 10    ; Signed Integer                                 ;
; BaseUpBound        ; 1025  ; Signed Integer                                 ;
; BaseDownBound      ; 0     ; Signed Integer                                 ;
; ShiftVlaue         ; 2     ; Signed Integer                                 ;
+--------------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SensorGet:SensorGetLayerForMF3 ;
+--------------------+-------+------------------------------------------------+
; Parameter Name     ; Value ; Type                                           ;
+--------------------+-------+------------------------------------------------+
; SensorGet_LimitBit ; 10    ; Signed Integer                                 ;
; BaseUpBound        ; 1025  ; Signed Integer                                 ;
; BaseDownBound      ; 0     ; Signed Integer                                 ;
; ShiftVlaue         ; 2     ; Signed Integer                                 ;
+--------------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SensorGet:SensorGetLayerForMF4 ;
+--------------------+-------+------------------------------------------------+
; Parameter Name     ; Value ; Type                                           ;
+--------------------+-------+------------------------------------------------+
; SensorGet_LimitBit ; 10    ; Signed Integer                                 ;
; BaseUpBound        ; 1025  ; Signed Integer                                 ;
; BaseDownBound      ; 0     ; Signed Integer                                 ;
; ShiftVlaue         ; 2     ; Signed Integer                                 ;
+--------------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SensorGet:SensorGetLayerForMF5 ;
+--------------------+-------+------------------------------------------------+
; Parameter Name     ; Value ; Type                                           ;
+--------------------+-------+------------------------------------------------+
; SensorGet_LimitBit ; 10    ; Signed Integer                                 ;
; BaseUpBound        ; 1025  ; Signed Integer                                 ;
; BaseDownBound      ; 0     ; Signed Integer                                 ;
; ShiftVlaue         ; 2     ; Signed Integer                                 ;
+--------------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FuzzyMapping:FuzzyMappingLayerForMF1FN1 ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; InData_limit   ; 10    ; Signed Integer                                              ;
; LongBit_limit  ; 11    ; Signed Integer                                              ;
; Node0          ; 0     ; Signed Integer                                              ;
; Node1          ; 1     ; Signed Integer                                              ;
; Node2          ; 2     ; Signed Integer                                              ;
; Node3          ; 4     ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FuzzyMapping:FuzzyMappingLayerForMF1FN2 ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; InData_limit   ; 10    ; Signed Integer                                              ;
; LongBit_limit  ; 11    ; Signed Integer                                              ;
; Node0          ; 3     ; Signed Integer                                              ;
; Node1          ; 5     ; Signed Integer                                              ;
; Node2          ; 6     ; Signed Integer                                              ;
; Node3          ; 8     ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FuzzyMapping:FuzzyMappingLayerForMF1FN3 ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; InData_limit   ; 10    ; Signed Integer                                              ;
; LongBit_limit  ; 11    ; Signed Integer                                              ;
; Node0          ; 7     ; Signed Integer                                              ;
; Node1          ; 9     ; Signed Integer                                              ;
; Node2          ; 12    ; Signed Integer                                              ;
; Node3          ; 15    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FuzzyMapping:FuzzyMappingLayerForMF1FN4 ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; InData_limit   ; 10    ; Signed Integer                                              ;
; LongBit_limit  ; 11    ; Signed Integer                                              ;
; Node0          ; 12    ; Signed Integer                                              ;
; Node1          ; 18    ; Signed Integer                                              ;
; Node2          ; 22    ; Signed Integer                                              ;
; Node3          ; 30    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FuzzyMapping:FuzzyMappingLayerForMF2FN1 ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; InData_limit   ; 10    ; Signed Integer                                              ;
; LongBit_limit  ; 11    ; Signed Integer                                              ;
; Node0          ; 4     ; Signed Integer                                              ;
; Node1          ; 6     ; Signed Integer                                              ;
; Node2          ; 8     ; Signed Integer                                              ;
; Node3          ; 10    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FuzzyMapping:FuzzyMappingLayerForMF2FN2 ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; InData_limit   ; 10    ; Signed Integer                                              ;
; LongBit_limit  ; 11    ; Signed Integer                                              ;
; Node0          ; 8     ; Signed Integer                                              ;
; Node1          ; 20    ; Signed Integer                                              ;
; Node2          ; 80    ; Signed Integer                                              ;
; Node3          ; 100   ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FuzzyMapping:FuzzyMappingLayerForMF2FN3 ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; InData_limit   ; 10    ; Signed Integer                                              ;
; LongBit_limit  ; 11    ; Signed Integer                                              ;
; Node0          ; 99    ; Signed Integer                                              ;
; Node1          ; 102   ; Signed Integer                                              ;
; Node2          ; 104   ; Signed Integer                                              ;
; Node3          ; 106   ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FuzzyMapping:FuzzyMappingLayerForMF3FN1 ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; InData_limit   ; 10    ; Signed Integer                                              ;
; LongBit_limit  ; 11    ; Signed Integer                                              ;
; Node0          ; 0     ; Signed Integer                                              ;
; Node1          ; 2     ; Signed Integer                                              ;
; Node2          ; 4     ; Signed Integer                                              ;
; Node3          ; 6     ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FuzzyMapping:FuzzyMappingLayerForMF3FN2 ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; InData_limit   ; 10    ; Signed Integer                                              ;
; LongBit_limit  ; 11    ; Signed Integer                                              ;
; Node0          ; 5     ; Signed Integer                                              ;
; Node1          ; 8     ; Signed Integer                                              ;
; Node2          ; 9     ; Signed Integer                                              ;
; Node3          ; 11    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FuzzyMapping:FuzzyMappingLayerForMF4FN1 ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; InData_limit   ; 10    ; Signed Integer                                              ;
; LongBit_limit  ; 11    ; Signed Integer                                              ;
; Node0          ; 0     ; Signed Integer                                              ;
; Node1          ; 1     ; Signed Integer                                              ;
; Node2          ; 2     ; Signed Integer                                              ;
; Node3          ; 3     ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FuzzyMapping:FuzzyMappingLayerForMF4FN2 ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; InData_limit   ; 10    ; Signed Integer                                              ;
; LongBit_limit  ; 11    ; Signed Integer                                              ;
; Node0          ; 2     ; Signed Integer                                              ;
; Node1          ; 3     ; Signed Integer                                              ;
; Node2          ; 5     ; Signed Integer                                              ;
; Node3          ; 7     ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FuzzyMapping:FuzzyMappingLayerForMF4FN3 ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; InData_limit   ; 10    ; Signed Integer                                              ;
; LongBit_limit  ; 11    ; Signed Integer                                              ;
; Node0          ; 4     ; Signed Integer                                              ;
; Node1          ; 8     ; Signed Integer                                              ;
; Node2          ; 9     ; Signed Integer                                              ;
; Node3          ; 12    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FuzzyMapping:FuzzyMappingLayerForMF5FN1 ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; InData_limit   ; 10    ; Signed Integer                                              ;
; LongBit_limit  ; 11    ; Signed Integer                                              ;
; Node0          ; 0     ; Signed Integer                                              ;
; Node1          ; 4     ; Signed Integer                                              ;
; Node2          ; 8     ; Signed Integer                                              ;
; Node3          ; 12    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FuzzyMapping:FuzzyMappingLayerForMF5FN1"                                                                                                                                                        ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                                                            ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; InFixed           ; Input  ; Warning  ; Input port expression (11 bits) is wider than the input port (10 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; IsHit             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; LoaclFlag         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; LongBitData       ; Output ; Warning  ; Output or bidir port (11 bits) is wider than the port expression (10 bits) it drives; bit(s) "LongBitData[10..10]" have no fanouts                                                 ;
; LongBitData[9..6] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; LongBitData[3..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FuzzyMapping:FuzzyMappingLayerForMF4FN3"                                                                                                                                                  ;
+-------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                                                                                            ;
+-------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; InFixed     ; Input  ; Warning  ; Input port expression (11 bits) is wider than the input port (10 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; IsHit       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; LoaclFlag   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; LongBitData ; Output ; Warning  ; Output or bidir port (11 bits) is wider than the port expression (10 bits) it drives; bit(s) "LongBitData[10..10]" have no fanouts                                                 ;
; LongBitData ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
+-------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FuzzyMapping:FuzzyMappingLayerForMF4FN2"                                                                                                                                                        ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                                                            ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; InFixed           ; Input  ; Warning  ; Input port expression (11 bits) is wider than the input port (10 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; IsHit             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; LoaclFlag         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; LongBitData       ; Output ; Warning  ; Output or bidir port (11 bits) is wider than the port expression (10 bits) it drives; bit(s) "LongBitData[10..10]" have no fanouts                                                 ;
; LongBitData[7..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FuzzyMapping:FuzzyMappingLayerForMF4FN1"                                                                                                                                                  ;
+-------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                                                                                            ;
+-------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; InFixed     ; Input  ; Warning  ; Input port expression (11 bits) is wider than the input port (10 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; IsHit       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; LoaclFlag   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; LongBitData ; Output ; Warning  ; Output or bidir port (11 bits) is wider than the port expression (10 bits) it drives; bit(s) "LongBitData[10..10]" have no fanouts                                                 ;
; LongBitData ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
+-------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FuzzyMapping:FuzzyMappingLayerForMF3FN2"                                                                                                                                                        ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                                                            ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; InFixed           ; Input  ; Warning  ; Input port expression (11 bits) is wider than the input port (10 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; IsHit             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; LoaclFlag         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; LongBitData       ; Output ; Warning  ; Output or bidir port (11 bits) is wider than the port expression (10 bits) it drives; bit(s) "LongBitData[10..10]" have no fanouts                                                 ;
; LongBitData[9..3] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; LongBitData[2]    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FuzzyMapping:FuzzyMappingLayerForMF3FN1"                                                                                                                                                        ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                                                            ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; InFixed           ; Input  ; Warning  ; Input port expression (11 bits) is wider than the input port (10 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; IsHit             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; LoaclFlag         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; LongBitData       ; Output ; Warning  ; Output or bidir port (11 bits) is wider than the port expression (10 bits) it drives; bit(s) "LongBitData[10..10]" have no fanouts                                                 ;
; LongBitData[9..6] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; LongBitData[3..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FuzzyMapping:FuzzyMappingLayerForMF2FN3"                                                                                                                                                        ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                                                            ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; InFixed           ; Input  ; Warning  ; Input port expression (11 bits) is wider than the input port (10 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; IsHit             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; LoaclFlag         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; LongBitData       ; Output ; Warning  ; Output or bidir port (11 bits) is wider than the port expression (10 bits) it drives; bit(s) "LongBitData[10..10]" have no fanouts                                                 ;
; LongBitData[9..5] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; LongBitData[2..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FuzzyMapping:FuzzyMappingLayerForMF2FN2"                                                                                                                                                        ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                                                            ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; InFixed           ; Input  ; Warning  ; Input port expression (11 bits) is wider than the input port (10 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; IsHit             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; LoaclFlag         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; LongBitData       ; Output ; Warning  ; Output or bidir port (11 bits) is wider than the port expression (10 bits) it drives; bit(s) "LongBitData[10..10]" have no fanouts                                                 ;
; LongBitData[9..4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; LongBitData[2..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FuzzyMapping:FuzzyMappingLayerForMF2FN1"                                                                                                                                                  ;
+-------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                                                                                            ;
+-------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; InFixed     ; Input  ; Warning  ; Input port expression (11 bits) is wider than the input port (10 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; IsHit       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; LoaclFlag   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; LongBitData ; Output ; Warning  ; Output or bidir port (11 bits) is wider than the port expression (10 bits) it drives; bit(s) "LongBitData[10..10]" have no fanouts                                                 ;
; LongBitData ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
+-------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FuzzyMapping:FuzzyMappingLayerForMF1FN4"                                                                                                                                                        ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                                                            ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; InFixed           ; Input  ; Warning  ; Input port expression (11 bits) is wider than the input port (10 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; IsHit             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; LoaclFlag         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; LongBitData       ; Output ; Warning  ; Output or bidir port (11 bits) is wider than the port expression (10 bits) it drives; bit(s) "LongBitData[10..10]" have no fanouts                                                 ;
; LongBitData[9..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FuzzyMapping:FuzzyMappingLayerForMF1FN3"                                                                                                                                                        ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                                                            ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; InFixed           ; Input  ; Warning  ; Input port expression (11 bits) is wider than the input port (10 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; IsHit             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; LoaclFlag         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; LongBitData       ; Output ; Warning  ; Output or bidir port (11 bits) is wider than the port expression (10 bits) it drives; bit(s) "LongBitData[10..10]" have no fanouts                                                 ;
; LongBitData[9..4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; LongBitData[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FuzzyMapping:FuzzyMappingLayerForMF1FN2"                                                                                                                                                        ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                                                            ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; InFixed           ; Input  ; Warning  ; Input port expression (11 bits) is wider than the input port (10 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; IsHit             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; LoaclFlag         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; LongBitData       ; Output ; Warning  ; Output or bidir port (11 bits) is wider than the port expression (10 bits) it drives; bit(s) "LongBitData[10..10]" have no fanouts                                                 ;
; LongBitData[9..6] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; LongBitData[4..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FuzzyMapping:FuzzyMappingLayerForMF1FN1"                                                                                                                                                  ;
+-------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                                                                                            ;
+-------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; InFixed     ; Input  ; Warning  ; Input port expression (11 bits) is wider than the input port (10 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; IsHit       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; LoaclFlag   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; LongBitData ; Output ; Warning  ; Output or bidir port (11 bits) is wider than the port expression (10 bits) it drives; bit(s) "LongBitData[10..10]" have no fanouts                                                 ;
; LongBitData ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
+-------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SensorGet:SensorGetLayerForMF5"                                                                                                                                               ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                 ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; FixedValue ; Output ; Warning  ; Output or bidir port (10 bits) is smaller than the port expression (11 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SensorGet:SensorGetLayerForMF4"                                                                                                                                               ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                 ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; FixedValue ; Output ; Warning  ; Output or bidir port (10 bits) is smaller than the port expression (11 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SensorGet:SensorGetLayerForMF3"                                                                                                                                               ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                 ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; FixedValue ; Output ; Warning  ; Output or bidir port (10 bits) is smaller than the port expression (11 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SensorGet:SensorGetLayerForMF2"                                                                                                                                               ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                 ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; FixedValue ; Output ; Warning  ; Output or bidir port (10 bits) is smaller than the port expression (11 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SensorGet:SensorGetLayerForMF1"                                                                                                                                               ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                 ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; FixedValue ; Output ; Warning  ; Output or bidir port (10 bits) is smaller than the port expression (11 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 7                           ;
;     plain             ; 7                           ;
; arriav_lcell_comb     ; 1250                        ;
;     arith             ; 1155                        ;
;         0 data inputs ; 18                          ;
;         1 data inputs ; 1126                        ;
;         2 data inputs ; 11                          ;
;     extend            ; 2                           ;
;         7 data inputs ; 2                           ;
;     normal            ; 93                          ;
;         0 data inputs ; 1                           ;
;         2 data inputs ; 6                           ;
;         3 data inputs ; 3                           ;
;         4 data inputs ; 22                          ;
;         5 data inputs ; 33                          ;
;         6 data inputs ; 28                          ;
; arriav_mac            ; 9                           ;
; boundary_port         ; 68                          ;
;                       ;                             ;
; Max LUT depth         ; 9.90                        ;
; Average LUT depth     ; 8.12                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:07     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Sat Nov 16 13:37:52 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off HardFuzzyCtl -c HardFuzzyCtl
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file PoolUnit.sv
    Info (12023): Found entity 1: PoolUnit File: /home/lian/HardFuzzyCtl/PoolUnit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ReLuUnit.sv
    Info (12023): Found entity 1: ReLuUnit File: /home/lian/HardFuzzyCtl/ReLuUnit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ConvolutionUnit.sv
    Info (12023): Found entity 1: ConvolutionUnit File: /home/lian/HardFuzzyCtl/ConvolutionUnit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file FristPool.sv
    Info (12023): Found entity 1: FristPool File: /home/lian/HardFuzzyCtl/FristPool.sv Line: 2
Warning (12090): Entity "Divide" obtained from "Divide.sv" instead of from Quartus Prime megafunction library File: /home/lian/HardFuzzyCtl/Divide.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file Divide.sv
    Info (12023): Found entity 1: Divide File: /home/lian/HardFuzzyCtl/Divide.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file DownDim.sv
    Info (12023): Found entity 1: DownDim File: /home/lian/HardFuzzyCtl/DownDim.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file BothLookCutLine.sv
    Info (12023): Found entity 1: BothLookCutLine File: /home/lian/HardFuzzyCtl/BothLookCutLine.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file HardFuzzyCtl.sv
    Info (12023): Found entity 1: HardFuzzyCtl File: /home/lian/HardFuzzyCtl/HardFuzzyCtl.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file SensorGet.sv
    Info (12023): Found entity 1: SensorGet File: /home/lian/HardFuzzyCtl/SensorGet.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file BaseCutLine.sv
    Info (12023): Found entity 1: BaseCutLine File: /home/lian/HardFuzzyCtl/BaseCutLine.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file FullLookCutLine.sv
    Info (12023): Found entity 1: FullLookCutLine File: /home/lian/HardFuzzyCtl/FullLookCutLine.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file FuzzyMapping.sv
    Info (12023): Found entity 1: FuzzyMapping File: /home/lian/HardFuzzyCtl/FuzzyMapping.sv Line: 1
Info (12127): Elaborating entity "HardFuzzyCtl" for the top level hierarchy
Warning (10030): Net "MF3FN2Mapping[15]" at HardFuzzyCtl.sv(80) has no driver or initial value, using a default initial value '0' File: /home/lian/HardFuzzyCtl/HardFuzzyCtl.sv Line: 80
Info (12128): Elaborating entity "SensorGet" for hierarchy "SensorGet:SensorGetLayerForMF1" File: /home/lian/HardFuzzyCtl/HardFuzzyCtl.sv Line: 91
Warning (10230): Verilog HDL assignment warning at SensorGet.sv(34): truncated value with size 32 to match size of target (11) File: /home/lian/HardFuzzyCtl/SensorGet.sv Line: 34
Info (12128): Elaborating entity "FuzzyMapping" for hierarchy "FuzzyMapping:FuzzyMappingLayerForMF1FN1" File: /home/lian/HardFuzzyCtl/HardFuzzyCtl.sv Line: 101
Warning (10036): Verilog HDL or VHDL warning at FuzzyMapping.sv(24): object "i" assigned a value but never read File: /home/lian/HardFuzzyCtl/FuzzyMapping.sv Line: 24
Warning (10036): Verilog HDL or VHDL warning at FuzzyMapping.sv(25): object "j" assigned a value but never read File: /home/lian/HardFuzzyCtl/FuzzyMapping.sv Line: 25
Warning (10240): Verilog HDL Always Construct warning at FuzzyMapping.sv(76): inferring latch(es) for variable "IsHit", which holds its previous value in one or more paths through the always construct File: /home/lian/HardFuzzyCtl/FuzzyMapping.sv Line: 76
Info (10041): Inferred latch for "IsHit" at FuzzyMapping.sv(92) File: /home/lian/HardFuzzyCtl/FuzzyMapping.sv Line: 92
Info (12128): Elaborating entity "FuzzyMapping" for hierarchy "FuzzyMapping:FuzzyMappingLayerForMF1FN2" File: /home/lian/HardFuzzyCtl/HardFuzzyCtl.sv Line: 102
Warning (10036): Verilog HDL or VHDL warning at FuzzyMapping.sv(24): object "i" assigned a value but never read File: /home/lian/HardFuzzyCtl/FuzzyMapping.sv Line: 24
Warning (10036): Verilog HDL or VHDL warning at FuzzyMapping.sv(25): object "j" assigned a value but never read File: /home/lian/HardFuzzyCtl/FuzzyMapping.sv Line: 25
Warning (10240): Verilog HDL Always Construct warning at FuzzyMapping.sv(76): inferring latch(es) for variable "IsHit", which holds its previous value in one or more paths through the always construct File: /home/lian/HardFuzzyCtl/FuzzyMapping.sv Line: 76
Info (10041): Inferred latch for "IsHit" at FuzzyMapping.sv(92) File: /home/lian/HardFuzzyCtl/FuzzyMapping.sv Line: 92
Info (12128): Elaborating entity "FuzzyMapping" for hierarchy "FuzzyMapping:FuzzyMappingLayerForMF1FN3" File: /home/lian/HardFuzzyCtl/HardFuzzyCtl.sv Line: 103
Warning (10036): Verilog HDL or VHDL warning at FuzzyMapping.sv(24): object "i" assigned a value but never read File: /home/lian/HardFuzzyCtl/FuzzyMapping.sv Line: 24
Warning (10036): Verilog HDL or VHDL warning at FuzzyMapping.sv(25): object "j" assigned a value but never read File: /home/lian/HardFuzzyCtl/FuzzyMapping.sv Line: 25
Warning (10240): Verilog HDL Always Construct warning at FuzzyMapping.sv(76): inferring latch(es) for variable "IsHit", which holds its previous value in one or more paths through the always construct File: /home/lian/HardFuzzyCtl/FuzzyMapping.sv Line: 76
Info (10041): Inferred latch for "IsHit" at FuzzyMapping.sv(92) File: /home/lian/HardFuzzyCtl/FuzzyMapping.sv Line: 92
Info (12128): Elaborating entity "FuzzyMapping" for hierarchy "FuzzyMapping:FuzzyMappingLayerForMF1FN4" File: /home/lian/HardFuzzyCtl/HardFuzzyCtl.sv Line: 104
Warning (10036): Verilog HDL or VHDL warning at FuzzyMapping.sv(24): object "i" assigned a value but never read File: /home/lian/HardFuzzyCtl/FuzzyMapping.sv Line: 24
Warning (10036): Verilog HDL or VHDL warning at FuzzyMapping.sv(25): object "j" assigned a value but never read File: /home/lian/HardFuzzyCtl/FuzzyMapping.sv Line: 25
Warning (10240): Verilog HDL Always Construct warning at FuzzyMapping.sv(76): inferring latch(es) for variable "IsHit", which holds its previous value in one or more paths through the always construct File: /home/lian/HardFuzzyCtl/FuzzyMapping.sv Line: 76
Info (10041): Inferred latch for "IsHit" at FuzzyMapping.sv(92) File: /home/lian/HardFuzzyCtl/FuzzyMapping.sv Line: 92
Info (12128): Elaborating entity "FuzzyMapping" for hierarchy "FuzzyMapping:FuzzyMappingLayerForMF2FN1" File: /home/lian/HardFuzzyCtl/HardFuzzyCtl.sv Line: 105
Warning (10036): Verilog HDL or VHDL warning at FuzzyMapping.sv(24): object "i" assigned a value but never read File: /home/lian/HardFuzzyCtl/FuzzyMapping.sv Line: 24
Warning (10036): Verilog HDL or VHDL warning at FuzzyMapping.sv(25): object "j" assigned a value but never read File: /home/lian/HardFuzzyCtl/FuzzyMapping.sv Line: 25
Warning (10240): Verilog HDL Always Construct warning at FuzzyMapping.sv(76): inferring latch(es) for variable "IsHit", which holds its previous value in one or more paths through the always construct File: /home/lian/HardFuzzyCtl/FuzzyMapping.sv Line: 76
Info (10041): Inferred latch for "IsHit" at FuzzyMapping.sv(92) File: /home/lian/HardFuzzyCtl/FuzzyMapping.sv Line: 92
Info (12128): Elaborating entity "FuzzyMapping" for hierarchy "FuzzyMapping:FuzzyMappingLayerForMF2FN2" File: /home/lian/HardFuzzyCtl/HardFuzzyCtl.sv Line: 106
Warning (10036): Verilog HDL or VHDL warning at FuzzyMapping.sv(24): object "i" assigned a value but never read File: /home/lian/HardFuzzyCtl/FuzzyMapping.sv Line: 24
Warning (10036): Verilog HDL or VHDL warning at FuzzyMapping.sv(25): object "j" assigned a value but never read File: /home/lian/HardFuzzyCtl/FuzzyMapping.sv Line: 25
Warning (10240): Verilog HDL Always Construct warning at FuzzyMapping.sv(76): inferring latch(es) for variable "IsHit", which holds its previous value in one or more paths through the always construct File: /home/lian/HardFuzzyCtl/FuzzyMapping.sv Line: 76
Info (10041): Inferred latch for "IsHit" at FuzzyMapping.sv(92) File: /home/lian/HardFuzzyCtl/FuzzyMapping.sv Line: 92
Info (12128): Elaborating entity "FuzzyMapping" for hierarchy "FuzzyMapping:FuzzyMappingLayerForMF2FN3" File: /home/lian/HardFuzzyCtl/HardFuzzyCtl.sv Line: 107
Warning (10036): Verilog HDL or VHDL warning at FuzzyMapping.sv(24): object "i" assigned a value but never read File: /home/lian/HardFuzzyCtl/FuzzyMapping.sv Line: 24
Warning (10036): Verilog HDL or VHDL warning at FuzzyMapping.sv(25): object "j" assigned a value but never read File: /home/lian/HardFuzzyCtl/FuzzyMapping.sv Line: 25
Warning (10240): Verilog HDL Always Construct warning at FuzzyMapping.sv(76): inferring latch(es) for variable "IsHit", which holds its previous value in one or more paths through the always construct File: /home/lian/HardFuzzyCtl/FuzzyMapping.sv Line: 76
Info (10041): Inferred latch for "IsHit" at FuzzyMapping.sv(92) File: /home/lian/HardFuzzyCtl/FuzzyMapping.sv Line: 92
Info (12128): Elaborating entity "FuzzyMapping" for hierarchy "FuzzyMapping:FuzzyMappingLayerForMF3FN1" File: /home/lian/HardFuzzyCtl/HardFuzzyCtl.sv Line: 108
Warning (10036): Verilog HDL or VHDL warning at FuzzyMapping.sv(24): object "i" assigned a value but never read File: /home/lian/HardFuzzyCtl/FuzzyMapping.sv Line: 24
Warning (10036): Verilog HDL or VHDL warning at FuzzyMapping.sv(25): object "j" assigned a value but never read File: /home/lian/HardFuzzyCtl/FuzzyMapping.sv Line: 25
Warning (10240): Verilog HDL Always Construct warning at FuzzyMapping.sv(76): inferring latch(es) for variable "IsHit", which holds its previous value in one or more paths through the always construct File: /home/lian/HardFuzzyCtl/FuzzyMapping.sv Line: 76
Info (10041): Inferred latch for "IsHit" at FuzzyMapping.sv(92) File: /home/lian/HardFuzzyCtl/FuzzyMapping.sv Line: 92
Info (12128): Elaborating entity "FuzzyMapping" for hierarchy "FuzzyMapping:FuzzyMappingLayerForMF3FN2" File: /home/lian/HardFuzzyCtl/HardFuzzyCtl.sv Line: 109
Warning (10036): Verilog HDL or VHDL warning at FuzzyMapping.sv(24): object "i" assigned a value but never read File: /home/lian/HardFuzzyCtl/FuzzyMapping.sv Line: 24
Warning (10036): Verilog HDL or VHDL warning at FuzzyMapping.sv(25): object "j" assigned a value but never read File: /home/lian/HardFuzzyCtl/FuzzyMapping.sv Line: 25
Warning (10240): Verilog HDL Always Construct warning at FuzzyMapping.sv(76): inferring latch(es) for variable "IsHit", which holds its previous value in one or more paths through the always construct File: /home/lian/HardFuzzyCtl/FuzzyMapping.sv Line: 76
Info (10041): Inferred latch for "IsHit" at FuzzyMapping.sv(92) File: /home/lian/HardFuzzyCtl/FuzzyMapping.sv Line: 92
Info (12128): Elaborating entity "FuzzyMapping" for hierarchy "FuzzyMapping:FuzzyMappingLayerForMF4FN1" File: /home/lian/HardFuzzyCtl/HardFuzzyCtl.sv Line: 110
Warning (10036): Verilog HDL or VHDL warning at FuzzyMapping.sv(24): object "i" assigned a value but never read File: /home/lian/HardFuzzyCtl/FuzzyMapping.sv Line: 24
Warning (10036): Verilog HDL or VHDL warning at FuzzyMapping.sv(25): object "j" assigned a value but never read File: /home/lian/HardFuzzyCtl/FuzzyMapping.sv Line: 25
Warning (10240): Verilog HDL Always Construct warning at FuzzyMapping.sv(76): inferring latch(es) for variable "IsHit", which holds its previous value in one or more paths through the always construct File: /home/lian/HardFuzzyCtl/FuzzyMapping.sv Line: 76
Info (10041): Inferred latch for "IsHit" at FuzzyMapping.sv(92) File: /home/lian/HardFuzzyCtl/FuzzyMapping.sv Line: 92
Info (12128): Elaborating entity "FuzzyMapping" for hierarchy "FuzzyMapping:FuzzyMappingLayerForMF4FN2" File: /home/lian/HardFuzzyCtl/HardFuzzyCtl.sv Line: 111
Warning (10036): Verilog HDL or VHDL warning at FuzzyMapping.sv(24): object "i" assigned a value but never read File: /home/lian/HardFuzzyCtl/FuzzyMapping.sv Line: 24
Warning (10036): Verilog HDL or VHDL warning at FuzzyMapping.sv(25): object "j" assigned a value but never read File: /home/lian/HardFuzzyCtl/FuzzyMapping.sv Line: 25
Warning (10240): Verilog HDL Always Construct warning at FuzzyMapping.sv(76): inferring latch(es) for variable "IsHit", which holds its previous value in one or more paths through the always construct File: /home/lian/HardFuzzyCtl/FuzzyMapping.sv Line: 76
Info (10041): Inferred latch for "IsHit" at FuzzyMapping.sv(92) File: /home/lian/HardFuzzyCtl/FuzzyMapping.sv Line: 92
Info (12128): Elaborating entity "FuzzyMapping" for hierarchy "FuzzyMapping:FuzzyMappingLayerForMF4FN3" File: /home/lian/HardFuzzyCtl/HardFuzzyCtl.sv Line: 112
Warning (10036): Verilog HDL or VHDL warning at FuzzyMapping.sv(24): object "i" assigned a value but never read File: /home/lian/HardFuzzyCtl/FuzzyMapping.sv Line: 24
Warning (10036): Verilog HDL or VHDL warning at FuzzyMapping.sv(25): object "j" assigned a value but never read File: /home/lian/HardFuzzyCtl/FuzzyMapping.sv Line: 25
Warning (10240): Verilog HDL Always Construct warning at FuzzyMapping.sv(76): inferring latch(es) for variable "IsHit", which holds its previous value in one or more paths through the always construct File: /home/lian/HardFuzzyCtl/FuzzyMapping.sv Line: 76
Info (10041): Inferred latch for "IsHit" at FuzzyMapping.sv(92) File: /home/lian/HardFuzzyCtl/FuzzyMapping.sv Line: 92
Info (12128): Elaborating entity "FuzzyMapping" for hierarchy "FuzzyMapping:FuzzyMappingLayerForMF5FN1" File: /home/lian/HardFuzzyCtl/HardFuzzyCtl.sv Line: 113
Warning (10036): Verilog HDL or VHDL warning at FuzzyMapping.sv(24): object "i" assigned a value but never read File: /home/lian/HardFuzzyCtl/FuzzyMapping.sv Line: 24
Warning (10036): Verilog HDL or VHDL warning at FuzzyMapping.sv(25): object "j" assigned a value but never read File: /home/lian/HardFuzzyCtl/FuzzyMapping.sv Line: 25
Warning (10240): Verilog HDL Always Construct warning at FuzzyMapping.sv(76): inferring latch(es) for variable "IsHit", which holds its previous value in one or more paths through the always construct File: /home/lian/HardFuzzyCtl/FuzzyMapping.sv Line: 76
Info (10041): Inferred latch for "IsHit" at FuzzyMapping.sv(92) File: /home/lian/HardFuzzyCtl/FuzzyMapping.sv Line: 92
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "MF5FixValue[10]" is missing source, defaulting to GND File: /home/lian/HardFuzzyCtl/HardFuzzyCtl.sv Line: 65
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "MF4FixValue[10]" is missing source, defaulting to GND File: /home/lian/HardFuzzyCtl/HardFuzzyCtl.sv Line: 63
    Warning (12110): Net "MF5FixValue[10]" is missing source, defaulting to GND File: /home/lian/HardFuzzyCtl/HardFuzzyCtl.sv Line: 65
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "MF3FixValue[10]" is missing source, defaulting to GND File: /home/lian/HardFuzzyCtl/HardFuzzyCtl.sv Line: 61
    Warning (12110): Net "MF4FixValue[10]" is missing source, defaulting to GND File: /home/lian/HardFuzzyCtl/HardFuzzyCtl.sv Line: 63
    Warning (12110): Net "MF5FixValue[10]" is missing source, defaulting to GND File: /home/lian/HardFuzzyCtl/HardFuzzyCtl.sv Line: 65
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "MF2FixValue[10]" is missing source, defaulting to GND File: /home/lian/HardFuzzyCtl/HardFuzzyCtl.sv Line: 59
    Warning (12110): Net "MF3FixValue[10]" is missing source, defaulting to GND File: /home/lian/HardFuzzyCtl/HardFuzzyCtl.sv Line: 61
    Warning (12110): Net "MF4FixValue[10]" is missing source, defaulting to GND File: /home/lian/HardFuzzyCtl/HardFuzzyCtl.sv Line: 63
    Warning (12110): Net "MF5FixValue[10]" is missing source, defaulting to GND File: /home/lian/HardFuzzyCtl/HardFuzzyCtl.sv Line: 65
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "MF1FixValue[10]" is missing source, defaulting to GND File: /home/lian/HardFuzzyCtl/HardFuzzyCtl.sv Line: 57
    Warning (12110): Net "MF2FixValue[10]" is missing source, defaulting to GND File: /home/lian/HardFuzzyCtl/HardFuzzyCtl.sv Line: 59
    Warning (12110): Net "MF3FixValue[10]" is missing source, defaulting to GND File: /home/lian/HardFuzzyCtl/HardFuzzyCtl.sv Line: 61
    Warning (12110): Net "MF4FixValue[10]" is missing source, defaulting to GND File: /home/lian/HardFuzzyCtl/HardFuzzyCtl.sv Line: 63
    Warning (12110): Net "MF5FixValue[10]" is missing source, defaulting to GND File: /home/lian/HardFuzzyCtl/HardFuzzyCtl.sv Line: 65
Warning (12241): 18 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "OutErrorBus[0]" is stuck at GND File: /home/lian/HardFuzzyCtl/HardFuzzyCtl.sv Line: 127
    Warning (13410): Pin "OutErrorBus[1]" is stuck at GND File: /home/lian/HardFuzzyCtl/HardFuzzyCtl.sv Line: 127
    Warning (13410): Pin "OutErrorBus[2]" is stuck at GND File: /home/lian/HardFuzzyCtl/HardFuzzyCtl.sv Line: 127
    Warning (13410): Pin "OutErrorBus[3]" is stuck at GND File: /home/lian/HardFuzzyCtl/HardFuzzyCtl.sv Line: 127
    Warning (13410): Pin "OutErrorBus[4]" is stuck at GND File: /home/lian/HardFuzzyCtl/HardFuzzyCtl.sv Line: 127
    Warning (13410): Pin "OutErrorBus[5]" is stuck at GND File: /home/lian/HardFuzzyCtl/HardFuzzyCtl.sv Line: 127
    Warning (13410): Pin "OutErrorBus[6]" is stuck at GND File: /home/lian/HardFuzzyCtl/HardFuzzyCtl.sv Line: 127
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 3 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "ctlSave[0]" File: /home/lian/HardFuzzyCtl/HardFuzzyCtl.sv Line: 42
    Warning (15610): No output dependent on input pin "ctlSave[1]" File: /home/lian/HardFuzzyCtl/HardFuzzyCtl.sv Line: 42
    Warning (15610): No output dependent on input pin "clearError" File: /home/lian/HardFuzzyCtl/HardFuzzyCtl.sv Line: 41
Info (21057): Implemented 1327 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 54 input pins
    Info (21059): Implemented 14 output pins
    Info (21061): Implemented 1250 logic cells
    Info (21062): Implemented 9 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 76 warnings
    Info: Peak virtual memory: 1020 megabytes
    Info: Processing ended: Sat Nov 16 13:39:04 2019
    Info: Elapsed time: 00:01:12
    Info: Total CPU time (on all processors): 00:01:50


