INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/auto/fsb/ryan9801/ECEN_323/lab02/proj_alu/proj_alu.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/auto/fsb/ryan9801/ECEN_323/lab02/tb_alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/auto/fsb/ryan9801/ECEN_323/lab02/proj_alu/proj_alu.sim/sim_2/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
