=== 전력 분석 ===
 
****************************************
Report : power
        -analysis_effort low
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:54:19 2025
****************************************


Library(s) Used:

    GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C (File: /pdk/GF22FDX_SC7P5T_116CPP_BASE_CSC20L_FDK_RELV02R80/db/GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C.db)


Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

Design        Wire Load Model            Library
------------------------------------------------


Global Operating Voltage = 0.8  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ps
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1uW


Attributes
----------
i - Including register clock pin internal power


  Cell Internal Power  =   6.9133 mW   (87%)
  Net Switching Power  =   1.0502 mW   (13%)
                         ---------
Total Dynamic Power    =   7.9635 mW  (100%)

Cell Leakage Power     = 425.3994 uW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      5.4636        4.8507e-02            0.7584            5.5128  (  65.73%)  i
register           0.8355        1.2069e-02          224.1815            1.0718  (  12.78%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational      0.6129            0.9893          200.4593            1.8025  (  21.49%)
--------------------------------------------------------------------------------------------------
Total              6.9119 mW         1.0499 mW       425.3992 uW         8.3871 mW
1
 
****************************************
Report : power
        -hier
        -analysis_effort low
Design : top
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:54:21 2025
****************************************


Library(s) Used:

    GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C (File: /pdk/GF22FDX_SC7P5T_116CPP_BASE_CSC20L_FDK_RELV02R80/db/GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C.db)


Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

Design        Wire Load Model            Library
------------------------------------------------


Global Operating Voltage = 0.8  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ps
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1uW


--------------------------------------------------------------------------------
                                       Switch   Int      Leak     Total
Hierarchy                              Power    Power    Power    Power    %
--------------------------------------------------------------------------------
top                                       1.050    6.913  425.399    8.389 100.0
  u_final_output (streaming_bit_reversal_DATA_WIDTH13_TOTAL_SIZE512_DATA_PER_CLK16)
                                       1.25e-03 4.24e-02   64.608    0.108   1.3
  u_final_cbfp_scaler (final_cbfp_scaler_IN_WIDTH16_OUT_WIDTH13_SHIFT_WIDTH5_DATA_PER_CLK16)
                                       5.73e-04 6.46e-03    4.934 1.20e-02   0.1
    indexsum_calc (indexsum_calculator_SHIFT_WIDTH5_TOTAL_SIZE512_DATA_PER_CLK16)
                                       1.19e-04 9.55e-05    1.201 1.41e-03   0.0
  u_stage2_2_1 (stage_buffer_und2_IN_WIDTH15_OUT_WIDTH16_BLK_SIZE16)
                                       2.37e-04 3.95e-03    3.045 7.23e-03   0.1
  u_shift3 (shift_processor_IN_WIDTH23_OUT_WIDTH15)
                                       1.86e-04 4.02e-03    2.775 6.98e-03   0.1
  u_stage2_1_2 (stage_2_1_2)           3.96e-04 3.97e-03    4.500 8.86e-03   0.1
  u_stage2_1_1 (stage_buffer_und4_IN_WIDTH13_OUT_WIDTH14_BLK_SIZE16)
                                       3.24e-04 3.82e-03    2.988 7.13e-03   0.1
  u_stage2_0_2 (stage_2_0_2)           1.79e-04 3.68e-03    1.446 5.31e-03   0.1
  u_stage2_0_1 (stage_buffer_und8_IN_WIDTH12_OUT_WIDTH13_BLK_SIZE16)
                                       2.99e-04 3.89e-03    2.410 6.60e-03   0.1
  u_cbfp2 (fft_cbfp_module1)           1.08e-03 4.22e-02    8.716 5.20e-02   0.6
  u_twidle1_3 (twidle1_3_IN_WIDTH15_OUT_WIDTH25)
                                       3.45e-03 7.56e-03   15.168 2.62e-02   0.3
  u_stage1_1_0 (stage_buffer_und16_IN_WIDTH14_OUT_WIDTH15_BLK_SIZE16)
                                       6.83e-04 4.61e-03    3.529 8.82e-03   0.1
  u_shift2 (shift_processor_IN_WIDTH23_OUT_WIDTH14)
                                       3.75e-04 4.81e-03    2.220 7.41e-03   0.1
  u_twiddle1_2 (stage_1_1_2)           2.18e-03 1.12e-02    8.762 2.21e-02   0.3
  u_stage_1_0_2 (stage_buffer_IN_WIDTH12_OUT_WIDTH13_NUM_ELEMS16_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY1)
                                       1.92e-02    0.745    8.249    0.773   9.2
  u_twiddle1_1 (stage_1_0_2)           6.59e-04 4.43e-03    2.058 7.15e-03   0.1
  u_stage_1_0_1 (stage_buffer_IN_WIDTH11_OUT_WIDTH12_NUM_ELEMS32_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY1)
                                       2.31e-03    0.693   11.078    0.707   8.4
  u_cbfp (fft_cbfp_module0)            3.84e-02    0.180  122.978    0.341   4.1
  u_twidle0_3 (twidle0_3_IN_WIDTH14_OUT_WIDTH23)
                                       2.33e-02 4.03e-02   32.666 9.63e-02   1.1
  u_stage_0_2_1 (stage_buffer_IN_WIDTH12_OUT_WIDTH14_NUM_ELEMS64_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY1)
                                       1.32e-02    0.887   20.481    0.921  11.0
  u_shift1 (shift_processor_IN_WIDTH20_OUT_WIDTH12)
                                       2.89e-03 1.43e-02    2.193 1.94e-02   0.2
  u_twidle0_2 (stage_0_1_2)            1.03e-02 2.72e-02   12.847 5.04e-02   0.6
  u_stage_0_1_1 (stage_buffer_IN_WIDTH10_OUT_WIDTH11_NUM_ELEMS128_BLK_SIZE16_PIPELINE_DEPTH2_VALID_DELAY0)
                                       4.01e-02    2.167   34.222    2.241  26.7
  u_twidle0_1 (stage_0_0_2)            6.46e-03 2.86e-02    1.737 3.68e-02   0.4
  u_stage_0_0_1 (stage_buffer_IN_WIDTH9_OUT_WIDTH10_NUM_ELEMS256_BLK_SIZE16_PIPELINE_DEPTH0_VALID_DELAY0)
                                          0.882    1.983   51.835    2.917  34.8
1
