CompiledModel {
  Name			  "dummy"
  OrigName		  "dummy"
  PrmModelName		  SLDataModelName(dummy)
  IsPreCodeGenPhase	  0
  ModelReferenceTargetType "NONE"
  Version		  "10.4 (R2021b) 14-May-2021"
  SimulinkVersion	  "10.4"
  ModelVersion		  "1.22"
  GeneratedOn		  "Fri Apr 29 00:15:44 2022"
  HasSimStructVars	  0
  HasVariants		  0
  PreserveExternInFcnDecls 1
  MATFileLoading	  0
  ParallelExecutionInRapidAccelerator "0"
  EnableRaccelDatasetAsInitialState "1"
  OpaqueFBT		  0
  ObserversInstrumentationInjection 0
  UseIRModelInitCode	  "1"
  RootOutputInitInIR	  "1"
  SharedTypesInIR	  "1"
  TagTlcBlocks		  "1"
  UseSLCGFileRepository	  1
  SelfCoderDataGroupIndex -1
  SelfCoderDataGroupVarGroupIndex -1
  SuppressSelf		  "1"
  GenerateImportedDataGroupsTypes "0"
  ExprFolding		  1
  TargetStyle		  "StandAloneTarget"
  NumDataStoresPushedToTopModel	0
  ZeroCrossingDefinitionsRequired 0
  RightClickBuild	  0
  ModelReferenceTargetType "NONE"
  IsExportFcnDiagram	  no
  IsTempModelGeneratedToExportFcn no
  GenProtectedModelOrSubmodel "0"
  AllowNoArgFcnInReusedFcn 0
  StandaloneSSSupported	  0
  StandaloneSubsystemTesting 0
  PadderActive		  0
  DWorkAndBlockIOCombined 0
  useRTMcgType		  0
  UniqueFromFiles	  []
  UniqueToFiles		  Vector(9)
["xT.mat","theta_DT.mat","theta_TA.mat","R_DT.mat","yT.mat","R_TA.mat","alpha_T.mat","alpha_A.mat","alpha_D.mat"]
  ErrorXMLMode		  1
  BlockDiagramType	  model
  ReuseMdlRefIO		  "1"
  ModelRefSimpInterface	  "0"
  HasCscMcosCodeEmitObject no
  MdlHeaderFileIdx	  0
  MdlSrcFileIdx		  1
  RecordCoverage	  0
  HasDataTableClientBlks  0
  NumCoderDataGroups	  0
  GlobalScope {
    tTIDType		    "int_T"
    tControlPortIdxType	    "int_T"
    tInf		    "rtInf"
    tInfType		    "real_T"
    tMinusInf		    "rtMinusInf"
    tMinusInfType	    "real_T"
    tNaN		    "rtNaN"
    tNaNType		    "real_T"
    tChildSimStruct	    "rts"
    tTID		    "tid"
    tControlPortIdx	    "controlPortIdx"
    tChildModels	    "childModels"
    tSimStruct		    "rtS"
    tSimStructType	    "SimStruct"
    tSimStructTypeTag	    "tag_S"
    ModelClassName	    "dummy"
    tModelFcnMalloc	    "dummy_malloc"
    tInput		    "rtU"
    tInputSize		    "rtUSize"
    tSimStructPtr	    "rtMPtr"
    tConstBlockIOStruct	    "rtrtC"
    tConstBlockIODefine	    "rtrtC"
    tParameters		    "rtP"
    tInputType		    "ExtU"
    tInputSizeType	    "ExtUSize"
    tParametersType	    "P"
    tBlockIOType	    "B"
    tContStateType	    "X"
    tPeriodicStateIndType   "PeriodicIndX"
    tPeriodicStateRngType   "PeriodicRngX"
    tXdotType		    "XDot"
    tXdisType		    "XDis"
    tXAbsTolType	    "CStateAbsTol"
    tXPerturbMinType	    "CXPtMin"
    tXPerturbMaxType	    "CXPtMax"
    tOutputType		    "ExtY"
    tOutputSizeType	    "ExtYSize"
    tDWorkType		    "DW"
    tPrevZCStateType	    "PrevZCX"
    tZCSignalValueType	    "ZCV"
    tMassMatrixGlobalType   "MassMatrix"
    tConstBlockIOType	    "ConstB"
    tConstParamType	    "ConstP"
    tConstParamWithInitType "ConstInitP"
    tMachineLocalDataType   "MachLocal"
    tRTMType		    "RTM"
    tRteType		    "Rte"
    tSelfType		    "Self"
    tDefaultParameters	    "rtDefaultP"
    tBlockIO		    "rtB"
    tContState		    "rtX"
    tPeriodicStateInd	    "rtPeriodicIndX"
    tPeriodicStateRng	    "rtPeriodicRngX"
    tXdot		    "rtXDot"
    tXdis		    "rtXDis"
    tXAbsTol		    "rtXAbsTol"
    tXPerturbMin	    "rtXPtMin"
    tXPerturbMax	    "rtXPtMax"
    tOutput		    "rtY"
    tOutputSize		    "rtYSize"
    tDWork		    "rtDW"
    tPrevZCState	    "rtPrevZCX"
    tZCSignalValue	    "rtZCV"
    tMassMatrixGlobal	    "rtMassMatrix"
    tODE8Const		    "rtNSTAGES"
    tConstParamStruct	    "rtConstP"
    tConstParamWithInitStruct "rtConstInitP"
    tInvariantSignals	    "rtInvariant"
    tMdlRefTimingBridge	    "rtTimingBrdg"
    tMdlRefGlobalTID	    "rtGlobalTID"
    tModelObject	    "rtObj"
    tMachineLocalData	    "rtMachLocal"
    tRTM		    "rtRTM"
    tRte		    "rtRte"
    tSelf		    "rtSelf"
  }
  MemorySectionsFromMapping {
    MemSecDataInputs	    ""
    MemSecDataOutputs	    ""
    MemSecDataConstants	    ""
    MemSecDataInternal	    ""
    MemSecDataParameters    ""
  }
  ConfigSet {
    ActiveStateOutputEnumStorageType "Native Integer"
    ArrayLayout		    "Column-major"
    BitfieldContainerType   "uint_T"
    BitwiseOrLogicalOp	    "Same as modeled"
    BlockCommentType	    "BlockPathComment"
    BlockReduction	    1
    BooleanDataType	    1
    BooleansAsBitfields	    0
    BufferReusableBoundary  1
    BufferReuse		    1
    BuildConfiguration	    "Faster Builds"
    BusAssignmentInplaceUpdate 1
    CPPClassGenCompliant    0
    CastingMode		    "Nominal"
    CodeExecutionProfiling  0
    CodeInterfacePackaging  "Nonreusable function"
    CodeProfilingInstrumentation "off"
    CodeReplacementLibrary  "None"
    CombineOutputUpdateFcns 0
    CombineSignalStateStructs 0
    CommentStyle	    "Auto"
    CompOptLevelCompliant   0
    CompileTimeRecursionLimit 50
    ConcurrentExecutionCompliant 1
    ConditionallyExecuteInputs 1
    CovBoundaryAbsTol	    1.0e-5
    CovBoundaryRelTol	    0.01
    CovCompData		    ""
    CovCumulativeReport	    0
    CovCumulativeVarName    "covCumulativeData"
    CovDataFileName	    "$ModelName$_cvdata"
    CovEnable		    0
    CovEnableCumulative	    1
    CovExternalEMLEnable    1
    CovFilter		    ""
    CovForceBlockReductionOff 1
    CovHTMLOptions	    ""
    CovIncludeTopModel	    1
    CovLogicBlockShortCircuit 0
    CovMcdcMode		    "Masking"
    CovMetricLookupTable    0
    CovMetricObjectiveConstraint 0
    CovMetricRelationalBoundary	0
    CovMetricSaturateOnIntegerOverflow 0
    CovMetricSettings	    "dwe"
    CovMetricSignalRange    0
    CovMetricSignalSize	    0
    CovMetricStructuralLevel "Decision"
    CovModelRefEnable	    "off"
    CovModelRefExcluded	    ""
    CovNameIncrementing	    0
    CovOutputDir	    "slcov_output/$ModelName$"
    CovPath		    "/"
    CovReportOnPause	    1
    CovSFcnEnable	    1
    CovSaveCumulativeToWorkspaceVar 0
    CovSaveName		    "covdata"
    CovSaveOutputData	    1
    CovSaveSingleToWorkspaceVar	0
    CovScope		    "EntireSystem"
    CovStartTime	    0.0
    CovStopTime		    0.0
    CovUnsupportedBlockWarning 1
    CovUseTimeInterval	    0
    CustomBLASCallback	    ""
    CustomCommentsFcn	    ""
    CustomDefine	    ""
    CustomFFTCallback	    ""
    CustomHeaderCode	    ""
    CustomInclude	    ""
    CustomInitializer	    ""
    CustomLAPACKCallback    ""
    CustomLibrary	    ""
    CustomSource	    ""
    CustomSourceCode	    ""
    CustomSymbolStrBlkIO    "rtb_$N$M"
    CustomSymbolStrEmxFcn   "emx$M$N"
    CustomSymbolStrEmxType  "emxArray_$M$N"
    CustomSymbolStrFcn	    "$R$N$M$F"
    CustomSymbolStrFcnArg   "rt$I$N$M"
    CustomSymbolStrField    "$N$M"
    CustomSymbolStrGlobalVar "$R$N$M"
    CustomSymbolStrMacro    "$R$N$M"
    CustomSymbolStrTmpVar   "$N$M"
    CustomSymbolStrType	    "$N$R$M_T"
    CustomTerminator	    ""
    CustomUserTokenString   ""
    DataBitsets		    0
    DefaultParameterBehavior "Tunable"
    DefaultUnderspecifiedDataType "double"
    DefineNamingFcn	    ""
    DefineNamingRule	    "None"
    DenormalBehavior	    "GradualUnderflow"
    DifferentSizesBufferReuse 0
    DynamicStringBufferSize 256
    ENABLE_SLEXEC_SSBRIDGE  1
    ERTCustomFileBanners    0
    EfficientFloat2IntCast  0
    EfficientMapNaN2IntZero 0
    EfficientTunableParamExpr 0
    EnableCustomComments    0
    EnableImplicitExpansion 1
    EnableMemcpy	    1
    EnableParallelModelReferenceBuilds 0
    EnableRuntimeRecursion  1
    EvaledLifeSpan	    rtInf
    ExistingSharedCode	    ""
    ExpressionFolding	    1
    ExtMode		    1
    ExtModeIntrfLevel	    "Level1"
    ExtModeMexArgs	    ""
    ExtModeMexFile	    "ext_comm"
    ExtModeStaticAlloc	    0
    ExtModeStaticAllocSize  1000000
    ExtModeTesting	    0
    ExtModeTransport	    0
    ForceParamTrailComments 0
    GRTInterface	    1
    GainParamInheritBuiltInType	0
    GenerateAllocFcn	    0
    GenerateCodeMetricsReport 0
    GenerateCodeReplacementReport 0
    GenerateComments	    0
    GenerateReport	    0
    GenerateSampleERTMain   0
    GenerateTestInterfaces  0
    GenerateTraceReport	    0
    GenerateTraceReportEml  0
    GenerateTraceReportSf   0
    GenerateTraceReportSl   0
    GenerateWebview	    0
    GlobalBufferReuse	    1
    GlobalVariableUsage	    "None"
    GroupInternalDataByFunction	0
    HardwareBoard	    "None"
    IgnoreCustomStorageClasses 1
    IgnoreTestpoints	    0
    IncludeFileDelimiter    "Auto"
    IncludeMdlTerminateFcn  1
    InferredTypesCompatibility 0
    InheritOutputTypeSmallerThanSingle 0
    InitFltsAndDblsToZero   0
    InlineInvariantSignals  0
    InlineParams	    0
    InlinedPrmAccess	    "Literals"
    InsertBlockDesc	    0
    InsertPolySpaceComments 0
    InternalIdentifier	    "Shortened"
    IsERTTarget		    0
    LUTObjectStructOrderEvenSpacing "Size,Breakpoints,Table"
    LUTObjectStructOrderExplicitValues "Size,Breakpoints,Table"
    LabelGuidedReuse	    0
    LaunchReport	    0
    LegacyBehaviorForPersistentVarInContinuousTime 0
    LifeSpan		    "auto"
    LocalBlockOutputs	    1
    LogVarNameModifier	    "none"
    MATLABDynamicMemAlloc   1
    MATLABDynamicMemAllocThreshold 65536
    MangleLength	    10
    MatFileLogging	    1
    MaxIdLength		    128
    MemcpyThreshold	    64
    ModelReferenceCompliant 1
    ModelStepFunctionPrototypeControlCompliant 0
    MultiInstanceERTCode    0
    MultiwordLength	    2048
    MultiwordTypeDef	    "System defined"
    NoFixptDivByZeroProtection 0
    OperatorAnnotations	    0
    OptimizeBlockIOStorage  1
    OptimizeBlockOrder	    "off"
    OptimizeDataStoreBuffers 1
    PCMatlabRoot	    "/home/dhruv/Documents/MATLAB"
    ParMdlRefBuildCompliant 1
    ParallelModelReferenceErrorOnInvalidPool 1
    ParamNamingFcn	    ""
    ParamNamingRule	    "None"
    ParenthesesLevel	    "Nominal"
    PassReuseOutputArgsAs   "Structure reference"
    PassReuseOutputArgsThreshold 12
    PortableWordSizes	    0
    ProdBitPerChar	    8
    ProdBitPerDouble	    64
    ProdBitPerFloat	    32
    ProdBitPerInt	    32
    ProdBitPerLong	    32
    ProdBitPerLongLong	    64
    ProdBitPerPointer	    64
    ProdBitPerPtrDiffT	    64
    ProdBitPerShort	    16
    ProdBitPerSizeT	    64
    ProdEndianess	    "LittleEndian"
    ProdEqTarget	    0
    ProdHWDeviceType	    "Intel->x86-64 (Windows64)"
    ProdIntDivRoundTo	    "Zero"
    ProdLargestAtomicFloat  "Float"
    ProdLargestAtomicInteger "Char"
    ProdLongLongMode	    0
    ProdShiftRightIntArith  1
    ProdWordSize	    64
    ProfileTLC		    0
    PurelyIntegerCode	    0
    RSIM_PARAMETER_LOADING  1
    RSIM_SOLVER_SELECTION   "UseSolverModule"
    RSIM_STORAGE_CLASS_AUTO 1
    RTWCAPIParams	    1
    RTWCAPIRootIO	    1
    RTWCAPISignals	    1
    RTWCAPIStates	    0
    RecordCoverage	    0
    RemoveDisableFunc	    0
    RemoveResetFunc	    0
    ReqsInCode		    0
    RollThreshold	    5
    SFDataObjDesc	    0
    SILDebugging	    0
    ShapePreserveControl    "DisableAll"
    SharedChecksumLength    8
    ShowEliminatedStatement 0
    SignalNamingFcn	    ""
    SignalNamingRule	    "None"
    SimulinkBlockComments   0
    SimulinkDataObjDesc	    0
    SolverJacobianMethodControl	"auto"
    StateBitsets	    0
    StateflowObjectComments 0
    StrengthReduction	    0
    SupportAbsoluteTime	    1
    SupportComplex	    1
    SupportContinuousTime   1
    SupportNonFinite	    1
    SupportNonInlinedSFcns  1
    SupportVariableSizeSignals 0
    SuppressErrorStatus	    0
    SystemTargetFile	    "raccel.tlc"
    TLCAssert		    0
    TLCCoverage		    0
    TLCDebug		    0
    TargetBitPerChar	    8
    TargetBitPerDouble	    64
    TargetBitPerFloat	    32
    TargetBitPerInt	    32
    TargetBitPerLong	    64
    TargetBitPerLongLong    64
    TargetBitPerPointer	    64
    TargetBitPerPtrDiffT    64
    TargetBitPerShort	    16
    TargetBitPerSizeT	    64
    TargetEndianess	    "LittleEndian"
    TargetHWDeviceType	    "MATLAB Host"
    TargetIntDivRoundTo	    "Zero"
    TargetLang		    "C"
    TargetLangStandard	    "C99 (ISO)"
    TargetLargestAtomicFloat "None"
    TargetLargestAtomicInteger "Char"
    TargetLibSuffix	    ""
    TargetLongLongMode	    1
    TargetPreCompLibLocation ""
    TargetPreprocMaxBitsSint 32
    TargetPreprocMaxBitsUint 32
    TargetShiftRightIntArith 1
    TargetUnknown	    0
    TargetWordSize	    64
    Toolchain		    "Automatically locate an installed toolchain"
    UseDivisionForNetSlopeComputation "off"
    UseEmbeddedCoderFeatures 1
    UseFloatMulNetSlope	    0
    UseRowMajorAlgorithm    0
    UseSimReservedNames	    0
    UseSimulinkCoderFeatures 1
    UseSpecifiedMinMax	    0
    UseToolchainInfoCompliant 0
    UtilityFuncGeneration   "Auto"
    ZeroCrossAlgorithm	    "Nonadaptive"
    ZeroCrossControl	    "UseLocalSettings"
    ZeroExternalMemoryAtStartup	1
    ZeroInternalMemoryAtStartup	1
    Diagnostics {
      AlgebraicLoopMsg	      "warning"
      ArithmeticOperatorsInVariantConditions "error"
      ArrayBoundsChecking     "none"
      ArtificialAlgebraicLoopMsg "warning"
      AssertControl	      "UseLocalSettings"
      BlockIODiagnostic	      "none"
      BlockPriorityViolationMsg	"warning"
      BusNameAdapt	      "WarnAndRepair"
      BusObjectLabelMismatch  "warning"
      CheckMatrixSingularityMsg	"none"
      ChecksumConsistencyForSSReuse "none"
      ConsistencyChecking     "none"
      DetectConflictBetweenSigObjICAndOutportIC	"warning"
      ExportedTasksRateTransMsg	"none"
      FcnCallInpInsideContextMsg "error"
      FixptConstOverflowMsg   "none"
      FixptConstPrecisionLossMsg "none"
      FixptConstUnderflowMsg  "none"
      FrameProcessingCompatibilityMsg "error"
      IgnoredZcDiagnostic     "warning"
      InheritedTsInSrcMsg     "warning"
      InitInArrayFormatMsg    "warning"
      InitialStateContentsChecksumMismatchMsg "error"
      Int32ToFloatConvMsg     "warning"
      IntegerOverflowMsg      "warning"
      IntegerSaturationMsg    "warning"
      LibraryContextMissingDiagnostic "warning"
      LoggingUnavailableSignals	"error"
      LossOfSymbolicDimsCodeGenerationWarning "error"
      LossOfSymbolicDimsSimulationWarning "warning"
      MaskedZcDiagnostic      "warning"
      MatchCodeGenerationContextForUpdateDiagram "none"
      MaxConsecutiveZCsMsg    "error"
      MergeDetectMultiDrivingBlocksExec	"error"
      MinStepSizeMsg	      "warning"
      ModelReferenceDataLoggingMessage "warning"
      ModelReferenceExtraNoncontSigs "error"
      ModelReferenceIOMismatchMessage "none"
      ModelReferenceIOMsg     "none"
      ModelReferenceMultiInstanceNormalModeStructChecksumCheck "error"
      ModelReferenceNoExplicitFinalValueMsg "none"
      ModelReferenceSymbolNameMessage "warning"
      ModelReferenceVersionMismatchMessage "none"
      MultiTaskCondExecSysMsg "error"
      MultiTaskDSMMsg	      "error"
      MultiTaskRateTransMsg   "error"
      NonBusSignalsTreatedAsBus	"none"
      NonCurrentReleaseOperatingPointMsg "error"
      OperatingPointInterfaceChecksumMismatchMsg "warning"
      ParameterDowncastMsg    "error"
      ParameterOverflowMsg    "error"
      ParameterPrecisionLossMsg	"warning"
      ParameterTunabilityLossMsg "warning"
      ParameterUnderflowMsg   "none"
      PregeneratedLibrarySubsystemCodeDiagnostic "warning"
      RCSCObservableMsg	      "warning"
      RCSCRenamedMsg	      "warning"
      RTPrefix		      "error"
      ReadBeforeWriteMsg      "UseLocalSettings"
      RootOutportRequireBusObject "warning"
      SFExecutionAtInitializationDiag "warning"
      SFInvalidInputDataAccessInChartInitDiag "warning"
      SFMachineParentedDataDiag	"error"
      SFMismatchInSimAndRtwBecauseOfMissingDataTypeDiag	"warning"
      SFNoUnconditionalDefaultTransitionDiag "error"
      SFOutputUsedAsStateInMooreChartDiag "error"
      SFSelfTransitionDiag    "warning"
      SFTemporalDelaySmallerThanSampleTimeDiag "warning"
      SFTransitionActionBeforeConditionDiag "warning"
      SFTransitionOutsideNaturalParentDiag "warning"
      SFUndirectedBroadcastEventsDiag "warning"
      SFUnexpectedBacktrackingDiag "error"
      SFUnreachableExecutionPathDiag "warning"
      SFUnusedDataAndEventsDiag	"warning"
      SFcnCompatibilityMsg    "none"
      SaveWithDisabledLinksMsg "warning"
      SaveWithParameterizedLinksMsg "warning"
      SigSpecEnsureSampleTimeMsg "warning"
      SignalInfNanChecking    "none"
      SignalLabelMismatchMsg  "none"
      SignalRangeChecking     "none"
      SignalResolutionControl "UseLocalSettings"
      SimStateInterfaceChecksumMismatchMsg "warning"
      SimStateOlderReleaseMsg "error"
      SingleTaskRateTransMsg  "none"
      SolverPrmCheckMsg	      "none"
      StateNameClashWarn      "none"
      StrictBusMsg	      "ErrorLevel1"
      StringTruncationChecking "error"
      SymbolicDimMinMaxWarning "warning"
      SymbolicDimsDataTypeCodeGenerationDiagnostic "error"
      TasksWithSamePriorityMsg "warning"
      TimeAdjustmentMsg	      "none"
      UnconnectedInputMsg     "warning"
      UnconnectedLineMsg      "warning"
      UnconnectedOutputMsg    "warning"
      UnderSpecifiedDataTypeMsg	"none"
      UnderSpecifiedDimensionMsg "none"
      UnderspecifiedInitializationDetection "Simplified"
      UniqueDataStoreMsg      "none"
      UnitsInconsistencyMsg   "warning"
      UnknownTsInhSupMsg      "warning"
      UnnecessaryDatatypeConvMsg "none"
      UseOnlyExistingSharedCode	"error"
      VariantConditionMismatch "none"
      VectorMatrixConversionMsg	"none"
      WriteAfterReadMsg	      "UseLocalSettings"
      WriteAfterWriteMsg      "UseLocalSettings"
    }
  }
  Solver		  VariableStepAuto
  SolverType		  VariableStep
  StartTime		  0.0
  StopTime		  1.0
  HasLocalSolver	  no
  LoadInitialState	  no
  SolverConsistencyChecking no
  SolverZeroCrossDetection Nonadaptive
  LifeSpan		  rtInf
  SolverResetMethod	  fast
  SolverUpdateJacobianAtReset no
  HasPartitions		  no
  VariableStepOpts {
    RelTol		    0.001
    AbsTol		    [1.0e-6, 1.0e-6, 1.0e-6, 1.0e-6, 1.0e-6, 1.0e-6, 1.0e-6, 1.0e-6, 1.0e-6]
    AbsTolControl	    [0U, 0U, 0U, 0U, 0U, 0U, 0U, 0U, 0U]
    ShapePreserveCtl	    2
    SolverJacobianMethodCtl 2
    Refine		    1
    OutputTimes		    []
    OutputTimesOption	    all
    MaxStep		    0.02
    MinStep		    0.0
    MaxConsecutiveMinStep   1
    MaxNumMinSteps	    -1
    MinStepViolatedError    no
    ConsecutiveZCsError	    2
    MaskedZcDiagnostic	    1
    IgnoredZcDiagnostic	    1
    InitialStep		    0.0
    MaxOrder		    -1
    ConsecutiveZCsStepRelTol 2.8421709430404007e-13
    MaxConsecutiveZCs	    1000
    TID01EQ		    0
  }
  SolverResetInfo {
    ZCCacheNeedsReset	    0
    DerivCacheNeedsReset    0
    NumNonContDerivSignals  0
  }
  RTWGenSettings {
    BuildDirSuffix	    ""
    CodeFormat		    "RealTime"
    DisableBuildDirOverride "yes"
    DivideStackByRate	    "0"
    GenRTModel		    "0"
    GenerateEnableDisable   "0"
    IsRSim		    "yes"
    MaxConstBOSize	    "Inf"
    MaxStackSize	    "Inf"
    MaxStackVariableSize    "4096"
    ModelReferenceDirSuffix ""
    ModelReferenceTargetType "NONE"
    PreCodeGenExecCompliant "0"
    ProfileGenCode	    "0"
    ProtectCallInitFcnTwice "0"
    RetainObsoletedRTWFileRecords "0"
    matFileLogging	    "1"
    model		    "dummy"
    tlcLanguage		    "C"
    tlcTargetType	    "NRT"
    RelativeBuildDir	    "slprj/raccel/dummy"
  }
  RTWContext		  [330046688, 32594]
  RTWCGIR		  1
  TLCBlkFcnInCGIR	  1
  SLCI			  off
  SubsystemHdlForRightClickBuild 0.0
  LocalSharedCodeManagerFile "/home/dhruv/Documents/Projects/TAD/Final_simulations/slprj/sim/_sharedutils/shared_file."
  "dmr"
  MasterSharedCodeManagerFile "/home/dhruv/Documents/Projects/TAD/Final_simulations/slprj/sim/_sharedutils/shared_file"
  ".dmr"
  DataLoggingOpts {
    SaveFormat		    4
    MaxRows		    0
    Decimation		    1
    TimeSaveName	    "tout"
    OutputSaveName	    ""
    NumOutputSaveNames	    0
    StateSaveName	    ""
    FinalStateName	    "xFinal"
    CompiledLoggingSaveFormat "Dataset"
  }
  NumModelInputs	  0
  NumModelOutputs	  0
  NumNonVirtBlocksInModel 24
  DirectFeedthrough	  no
  NumContStates		  9
  NumPeriodicContStates	  0
  ModelHasProjections	  no
  ModelIsLinearlyImplicit no
  ModelMassMatrixType	  0
  ModelMassMatrixNzMax	  0
  ZCFindingDisabled	  no
  NumNonsampledZCs	  0
  NumZCEvents		  0
  ZCVectorlength	  0
  NumBlockSignals	  33
  NumBlockParams	  9
  NumAlgebraicLoops	  0
  NumDataTransfers	  0
  HasRootTriggerPort	  no
  HasRootEnablePort	  no
  RootTriggerType	  ""
  IsAPERRootTriggeredSystem no
  RootTriggerTsType	  ""
  HasClientsOrServers	  no
  SuppressSimulinkFunctionArgumentControl yes
  NumSimulinkFunctions	  0
  NumPortlessSimulinkFunctionPortGroups	0
  PositivePriority	  no
  ConcurrentTasks	  no
  AllSampleTimesInherited no
  ModelSampleTimeInheritanceDetails {
    AllowedOverall	    no
    IsMultiRate		    no
    NeedsAbsTime	    yes
    HasPreSetSampleTimes    yes
    HasContinuousTs	    yes
    BlockDisallows	    yes
    HasBlockWithUnknownTsSupport no
    ConstInterfaceNonConstContents no
    InheritanceForcedForFcnCall	no
  }
  NumTasks		  1
  ModelRefTsInheritance	  DISALLOW_SAMPLE_TIME_INHERITANCE
  FixedStepSizeBasedOnHeuristic	no
  InvariantConstants	  no
  FundamentalStepSize	  0.0
  SingleRate		  yes
  NumSampleTimes	  1
  SampleTimeDefaults {
    NonInlinedModelWideEvent -1
  }
  SampleTime {
    TaskIdx		    0
    TID			    0
    PriorityAssigned	    yes
    Priority		    40
    NonFcnCallPartitionName ""
    PeriodAndOffset	    [0.0, 0.0]
    IsUnionTs		    no
    IsModelWideEvent	    no
    Asynchronous	    no
    IsVirtualTs		    no
    TimeSource		    Self_internal
    AsyncPromotedTID	    0
    TimerUpdateCode	    ""
    ClockTickStepSize	    0.0
    NeedAbsoluteTime	    yes
    NeedFloatTime	    yes
    ClockTickDataTypeId	    0
    ClockTickDataTypeAtomic 0
    TaskCounterDataTypeId   7
    ExplicitTasking	    no
  }
  NumVariableSampleTimes  0
  NumControllableSampleTimes 0
  NumAsynchronousSampleTimes 0
  NumUnionSampleTimes	  0
  NumExplictTasksInUnionSampleTimes 0
  NumSynchronousSampleTimes 1
  NumRuntimeExportedRates 1
  NumExternalRuntimeEvents 0
  NeedsGlobalRuntimeEventIndices no
  DisallowsMdlRefFromVarStepTop	no
  MdlGenPeriodicRateGroupingCode no
  ContainsModelBlockWithCtrlRate no
  DataTypes {
    NumDataTypes	    15
    NumSLBuiltInDataTypes   9
    StrictBooleanCheckEnabled 1
    BitfieldContainerType   uint_T
    DataTypeDefaults {
      IdAliasedTo	      -10
      GroundHasNonZero	      1
      MemsetToZeroInitSuffice -1
      Checksum		      [0U, 0U, 0U, 0U]
      NumElements	      0
      IsStringTypeCalculated  0
      IsBus		      0
      IsEnumType	      0
      IsStringType	      0
      IsSimulinkPointerType   0
      EnumStorageTypeId	      -1
      IsNumericType	      1
      IsImageType	      0
      IsFixedPoint	      0
      IsCGClassOrContainClass -1
      IsCGClassType	      -1
      IsSigned		      1
      FixedExp		      0
      FracSlope		      1.0
      Bias		      0.0
      HasObject		      0
      DataScope		      ""
      HeaderFile	      ""
      ConstructFcnName	      ""
      DestructFcnName	      ""
      DeepCopyFcnName	      ""
      ContainedDataFcnName    ""
      SerializeFcnName	      ""
      DeserializeFcnName      ""
      SerializeSizeFcnName    ""
      IsShared		      0
      IsUserProvided	      0
      DefinedInLegacyCode     0
      Skip		      0
    }
    ElementsDefaults {
      Padding		      0
      CGTypeIdx		      0
      Max		      rtInf
      Min		      rtMinusInf
      Description	      ""
      UnitIdx		      0
      DocUnits		      ""
    }
    DataType {
      DTName		      "double"
      Id		      0
      CGTypeIdx		      0
      Size		      8
      IdAliasedThruTo	      0
      GroundHasNonZero	      0
      GroundValueBin	      [0U, 0U, 0U, 0U, 0U, 0U, 0U, 0U]
      StorageId		      0
      RequiredBits	      64
    }
    DataType {
      DTName		      "single"
      Id		      1
      CGTypeIdx		      1
      Size		      4
      IdAliasedThruTo	      1
      GroundHasNonZero	      0
      GroundValueBin	      [0U, 0U, 0U, 0U]
      StorageId		      1
      RequiredBits	      32
    }
    DataType {
      DTName		      "int8"
      Id		      2
      CGTypeIdx		      2
      Size		      1
      IdAliasedThruTo	      2
      GroundHasNonZero	      0
      GroundValueBin	      [0U]
      StorageId		      2
      RequiredBits	      8
      TypeMaxId		      "MAX_int8_T"
      TypeMinId		      "MIN_int8_T"
    }
    DataType {
      DTName		      "uint8"
      Id		      3
      CGTypeIdx		      3
      Size		      1
      IdAliasedThruTo	      3
      GroundHasNonZero	      0
      GroundValueBin	      [0U]
      StorageId		      3
      IsSigned		      0
      RequiredBits	      8
      TypeMaxId		      "MAX_uint8_T"
      TypeMinId		      "MIN_uint8_T"
    }
    DataType {
      DTName		      "int16"
      Id		      4
      CGTypeIdx		      4
      Size		      2
      IdAliasedThruTo	      4
      GroundHasNonZero	      0
      GroundValueBin	      [0U, 0U]
      StorageId		      4
      RequiredBits	      16
      TypeMaxId		      "MAX_int16_T"
      TypeMinId		      "MIN_int16_T"
    }
    DataType {
      DTName		      "uint16"
      Id		      5
      CGTypeIdx		      5
      Size		      2
      IdAliasedThruTo	      5
      GroundHasNonZero	      0
      GroundValueBin	      [0U, 0U]
      StorageId		      5
      IsSigned		      0
      RequiredBits	      16
      TypeMaxId		      "MAX_uint16_T"
      TypeMinId		      "MIN_uint16_T"
    }
    DataType {
      DTName		      "int32"
      Id		      6
      CGTypeIdx		      6
      Size		      4
      IdAliasedThruTo	      6
      GroundHasNonZero	      0
      GroundValueBin	      [0U, 0U, 0U, 0U]
      StorageId		      6
      RequiredBits	      32
      TypeMaxId		      "MAX_int32_T"
      TypeMinId		      "MIN_int32_T"
    }
    DataType {
      DTName		      "uint32"
      Id		      7
      CGTypeIdx		      7
      Size		      4
      IdAliasedThruTo	      7
      GroundHasNonZero	      0
      GroundValueBin	      [0U, 0U, 0U, 0U]
      StorageId		      7
      IsSigned		      0
      RequiredBits	      32
      TypeMaxId		      "MAX_uint32_T"
      TypeMinId		      "MIN_uint32_T"
    }
    DataType {
      DTName		      "boolean"
      Id		      8
      CGTypeIdx		      8
      Size		      1
      IdAliasedThruTo	      8
      GroundHasNonZero	      0
      GroundValueBin	      [0U]
      StorageId		      8
      IsSigned		      0
      RequiredBits	      8
      BooleanTrueId	      "true"
      BooleanFalseId	      "false"
    }
    DataType {
      DTName		      "fcn_call"
      Id		      9
      CGTypeIdx		      9
      Size		      0
      IdAliasedThruTo	      9
      StorageId		      9
      IsNumericType	      0
    }
    DataType {
      DTName		      "integer"
      Id		      10
      CGTypeIdx		      10
      Size		      4
      IdAliasedThruTo	      10
      StorageId		      10
      IsNumericType	      0
    }
    DataType {
      DTName		      "pointer"
      Id		      11
      CGTypeIdx		      11
      Size		      8
      IdAliasedThruTo	      11
      StorageId		      11
      IsNumericType	      0
    }
    DataType {
      DTName		      "action"
      Id		      12
      CGTypeIdx		      12
      Size		      8
      IdAliasedThruTo	      12
      StorageId		      12
      IsNumericType	      0
    }
    DataType {
      DTName		      "timer_uint32_pair"
      Id		      13
      CGTypeIdx		      13
      Size		      8
      IdAliasedThruTo	      13
      StorageId		      13
      IsNumericType	      0
    }
    DataType {
      DTName		      "physical_connection"
      Id		      14
      CGTypeIdx		      14
      Size		      8
      IdAliasedThruTo	      14
      StorageId		      14
      Skip		      1
      IsNumericType	      0
    }
  }
  SymbolicDimsConstraints {
    NumModuloSymbolicDims   0
    NumDivisionSymbolicDims 0
    NumEquivalentSymbolicDims 0
    NumGreaterThanSymbolicDims 0
    NumLessThanSymbolicDims 0
  }
  TargetProperties {
    HasObject		    0
  }
  HasEcoderProperties	  0
  NumBlockTypeCounts	  3
  BlockTypeCount {
    Type		    "Integrator"
    Count		    9
  }
  BlockTypeCount {
    Type		    "MATLABFcn"
    Count		    6
  }
  BlockTypeCount {
    Type		    "ToFile"
    Count		    9
  }
  BlockHierarchyMap {
    SignalHierarchyDescriptorDefaults {
      NumHierarchyNodes	      1
      Virtual		      0
      Synthesized	      0
      _blkref		      [-1, -1, -1]
      GrSrc		      [-1, -1]
    }
    SignalHierLoggingInfoDefaults {
      SignalName	      ""
      NumChildren	      0
      Children		      []
    }
    HierarchyNodeDefaults {
      NumRegions	      0
      SignalLabel	      ""
    }
    SubsystemDefaults {
      Type		      virtual
      MaskType		      ""
      NumBlocks		      0
      NumInportBlocks	      0
      NumOutportBlocks	      0
      NumDataStoreBlocks      0
      NumSubsystemBlocks      0
      NumChildSubsystems      0
      SLContextSysNum	      0
      NVOwnerSysIdx	      -1
    }
    BlockDefaults {
      Virtual		      0
      IsTestPointedForEachPartitionedInport 0
      Transformed             0
      _blkref		      [-1, -1, -1]
      _callsiteidx	      0
      NumDataInputPorts	      0
      NumControlInputPorts    0
      NumDataOutputPorts      1
      NumFcnCallOutputPorts   0
      NumParameters	      0
      NumContStates	      0
      NumDerivatives	      0
      NumDiscStates	      0
      NumDataStores	      0
      NumDWorks		      0
      Description	      ""
    }
    DataInputPortDefaults {
      SLName		      ""
      SignalLabel	      ""
      Connected		      1
      GrSrc		      [-1, -1, -1]
      NumRegions	      1
      TestPoint		      0
      MdlRefSimLoggableTestPoint 0
    }
    ControlInputPortDefaults {
      SLName		      ""
      SignalLabel	      ""
      Connected		      1
      GrSrc		      [-1, -1, -1]
      NumRegions	      1
      TestPoint		      0
      MdlRefSimLoggableTestPoint 0
    }
    DataOutputPortDefaults {
      SLName		      ""
      SignalLabel	      ""
      Connected		      1
      NumRegions	      1
      TestPoint		      0
      MdlRefSimLoggableTestPoint 0
    }
    RegionDefaults {
      Offset		      0
      Dimensions	      [1, 1]
      MemoryMapIdx	      [-1, -1, -1]
    }
    ParameterDefaults {
      IsReference	      0
      IsUsedInTrivialExpr     1
      UsedElement	      ""
      MemoryMapIdx	      [-1, -1, -1]
      StringType	      ""
      String		      ""
      StringTransformed	      ""
    }
    ContStateDefaults {
      Dimensions	      [1, 1]
      MemoryMapIdx	      [-1, -1, -1]
    }
    DerivativeDefaults {
      Dimensions	      [1, 1]
      MemoryMapIdx	      [-1, -1, -1]
    }
    DiscStateDefaults {
      Dimensions	      [1, 1]
      MemoryMapIdx	      [-1, -1, -1]
    }
    DWorkDefaults {
      Dimensions	      [1, 1]
      MemoryMapIdx	      [-1, -1, -1]
    }
    DataStoreDefaults {
      Dimensions	      [1, 1]
      MemoryMapIdx	      [-1, -1, -1]
    }
    Subsystem {
      Name		      "<Root>"
      SLName		      "dummy"
      Type		      root
      SubsystemBlockIndex     [-1, -1]
      NVOwnerSysIdx	      0
      NumBlocks		      24
      Block {
	Name			"<Root>/Integrator"
	SLName			"Integrator"
	SID			"9"
	Type			Integrator
	_blkref			[0, -1, 15]
	NumDataInputPorts	1
	DataInputPort {
	  Region {
	    _Source		    [B9]
	  }
	}
	DataOutputPort {
	  Region {
	    _Source		    [B0]
	  }
	}
	Parameter {
	  Name			  "R_TA0"
	  SLName		  "InitialCondition"
	  _idx			  1
	  IsReference		  1
	  IsUsedInTrivialExpr	  1
	}
	NumParameters		1
	NumContStates		1
	NumDerivatives		1
	ContState {
	  _idx			  0
	}
	Derivative {
	  _idx			  0
	}
      }
      Block {
	Name			"<Root>/Integrator1"
	SLName			"Integrator1"
	SID			"10"
	Type			Integrator
	_blkref			[0, -1, 15]
	NumDataInputPorts	1
	DataInputPort {
	  Region {
	    _Source		    [B9]
	    Offset		    1
	  }
	}
	DataOutputPort {
	  Region {
	    _Source		    [B1]
	  }
	}
	Parameter {
	  Name			  "theta_TA0"
	  SLName		  "InitialCondition"
	  _idx			  6
	  IsReference		  1
	  IsUsedInTrivialExpr	  1
	}
	NumParameters		1
	NumContStates		1
	NumDerivatives		1
	ContState {
	  _idx			  1
	}
	Derivative {
	  _idx			  1
	}
      }
      Block {
	Name			"<Root>/Integrator2"
	SLName			"Integrator2"
	SID			"11"
	Type			Integrator
	_blkref			[0, -1, 15]
	NumDataInputPorts	1
	DataInputPort {
	  Region {
	    _Source		    [B9]
	    Offset		    2
	  }
	}
	DataOutputPort {
	  Region {
	    _Source		    [B2]
	  }
	}
	Parameter {
	  Name			  "alpha_T0"
	  SLName		  "InitialCondition"
	  _idx			  4
	  IsReference		  1
	  IsUsedInTrivialExpr	  1
	}
	NumParameters		1
	NumContStates		1
	NumDerivatives		1
	ContState {
	  _idx			  2
	}
	Derivative {
	  _idx			  2
	}
      }
      Block {
	Name			"<Root>/Integrator3"
	SLName			"Integrator3"
	SID			"12"
	Type			Integrator
	_blkref			[0, -1, 15]
	NumDataInputPorts	1
	DataInputPort {
	  Region {
	    _Source		    [B9]
	    Offset		    3
	  }
	}
	DataOutputPort {
	  Region {
	    _Source		    [B3]
	  }
	}
	Parameter {
	  Name			  "alpha_A0"
	  SLName		  "InitialCondition"
	  _idx			  2
	  IsReference		  1
	  IsUsedInTrivialExpr	  1
	}
	NumParameters		1
	NumContStates		1
	NumDerivatives		1
	ContState {
	  _idx			  3
	}
	Derivative {
	  _idx			  3
	}
      }
      Block {
	Name			"<Root>/Integrator4"
	SLName			"Integrator4"
	SID			"13"
	Type			Integrator
	_blkref			[0, -1, 15]
	NumDataInputPorts	1
	DataInputPort {
	  Region {
	    _Source		    [B9]
	    Offset		    4
	  }
	}
	DataOutputPort {
	  Region {
	    _Source		    [B4]
	  }
	}
	Parameter {
	  Name			  "alpha_D0"
	  SLName		  "InitialCondition"
	  _idx			  3
	  IsReference		  1
	  IsUsedInTrivialExpr	  1
	}
	NumParameters		1
	NumContStates		1
	NumDerivatives		1
	ContState {
	  _idx			  4
	}
	Derivative {
	  _idx			  4
	}
      }
      Block {
	Name			"<Root>/Integrator5"
	SLName			"Integrator5"
	SID			"14"
	Type			Integrator
	_blkref			[0, -1, 15]
	NumDataInputPorts	1
	DataInputPort {
	  Region {
	    _Source		    [B9]
	    Offset		    5
	  }
	}
	DataOutputPort {
	  Region {
	    _Source		    [B5]
	  }
	}
	Parameter {
	  Name			  "R_DT0"
	  SLName		  "InitialCondition"
	  _idx			  0
	  IsReference		  1
	  IsUsedInTrivialExpr	  1
	}
	NumParameters		1
	NumContStates		1
	NumDerivatives		1
	ContState {
	  _idx			  5
	}
	Derivative {
	  _idx			  5
	}
      }
      Block {
	Name			"<Root>/Integrator6"
	SLName			"Integrator6"
	SID			"15"
	Type			Integrator
	_blkref			[0, -1, 15]
	NumDataInputPorts	1
	DataInputPort {
	  Region {
	    _Source		    [B9]
	    Offset		    6
	  }
	}
	DataOutputPort {
	  Region {
	    _Source		    [B6]
	  }
	}
	Parameter {
	  Name			  "theta_DT0"
	  SLName		  "InitialCondition"
	  _idx			  5
	  IsReference		  1
	  IsUsedInTrivialExpr	  1
	}
	NumParameters		1
	NumContStates		1
	NumDerivatives		1
	ContState {
	  _idx			  6
	}
	Derivative {
	  _idx			  6
	}
      }
      Block {
	Name			"<Root>/Integrator7"
	SLName			"Integrator7"
	SID			"16"
	Type			Integrator
	_blkref			[0, -1, 15]
	NumDataInputPorts	1
	DataInputPort {
	  Region {
	    _Source		    [B9]
	    Offset		    7
	  }
	}
	DataOutputPort {
	  Region {
	    _Source		    [B7]
	  }
	}
	Parameter {
	  Name			  "xT0"
	  SLName		  "InitialCondition"
	  _idx			  7
	  IsReference		  1
	  IsUsedInTrivialExpr	  1
	}
	NumParameters		1
	NumContStates		1
	NumDerivatives		1
	ContState {
	  _idx			  7
	}
	Derivative {
	  _idx			  7
	}
      }
      Block {
	Name			"<Root>/Integrator8"
	SLName			"Integrator8"
	SID			"17"
	Type			Integrator
	_blkref			[0, -1, 15]
	NumDataInputPorts	1
	DataInputPort {
	  Region {
	    _Source		    [B9]
	    Offset		    8
	  }
	}
	DataOutputPort {
	  Region {
	    _Source		    [B8]
	  }
	}
	Parameter {
	  Name			  "yT0"
	  SLName		  "InitialCondition"
	  _idx			  8
	  IsReference		  1
	  IsUsedInTrivialExpr	  1
	}
	NumParameters		1
	NumContStates		1
	NumDerivatives		1
	ContState {
	  _idx			  8
	}
	Derivative {
	  _idx			  8
	}
      }
      Block {
	Name			"<Root>/barrier_function_computaion"
	SLName			"barrier_function_computaion"
	SID			"69"
	Type			MATLABFcn
	_blkref			[0, -1, 11]
	NumDataInputPorts	1
	DataInputPort {
	  NumRegions		  11
	  Region {
	    _Source		    [B0]
	  }
	  Region {
	    _Source		    [B1]
	  }
	  Region {
	    _Source		    [B2]
	  }
	  Region {
	    _Source		    [B3]
	  }
	  Region {
	    _Source		    [B4]
	  }
	  Region {
	    _Source		    [B5]
	  }
	  Region {
	    _Source		    [B6]
	  }
	  Region {
	    _Source		    [B7]
	  }
	  Region {
	    _Source		    [B8]
	  }
	  Region {
	    _Source		    [L0]
	  }
	  Region {
	    _Source		    [L1]
	  }
	}
	DataOutputPort {
	  Region {
	    _Source		    [L3@3]
	    Dimensions		    [1, 3]
	  }
	}
      }
      Block {
	Name			"<Root>/fsystem"
	SLName			"fsystem"
	SID			"7"
	Type			MATLABFcn
	_blkref			[0, -1, 14]
	NumDataInputPorts	1
	DataInputPort {
	  NumRegions		  12
	  Region {
	    _Source		    [L2]
	  }
	  Region {
	    _Source		    [L0]
	  }
	  Region {
	    _Source		    [L1]
	  }
	  Region {
	    _Source		    [B0]
	  }
	  Region {
	    _Source		    [B1]
	  }
	  Region {
	    _Source		    [B2]
	  }
	  Region {
	    _Source		    [B3]
	  }
	  Region {
	    _Source		    [B4]
	  }
	  Region {
	    _Source		    [B5]
	  }
	  Region {
	    _Source		    [B6]
	  }
	  Region {
	    _Source		    [B7]
	  }
	  Region {
	    _Source		    [B8]
	  }
	}
	DataOutputPort {
	  Region {
	    _Source		    [B9@9]
	    Dimensions		    [1, 9]
	  }
	}
      }
      Block {
	Name			"<Root>/safety_loop"
	SLName			"safety_loop"
	SID			"70"
	Type			MATLABFcn
	_blkref			[0, -1, 13]
	NumDataInputPorts	1
	DataInputPort {
	  NumRegions		  2
	  Region {
	    _Source		    [L4@9]
	    Dimensions		    [1, 9]
	  }
	  Region {
	    _Source		    [L3@3]
	    Dimensions		    [1, 3]
	  }
	}
	DataOutputPort {
	  SignalLabel		  "uA"
	  Region {
	    _Source		    [L2]
	  }
	}
      }
      Block {
	Name			"<Root>/uA"
	SLName			"uA"
	SID			"73"
	Type			MATLABFcn
	_blkref			[0, -1, 12]
	NumDataInputPorts	1
	DataInputPort {
	  SignalLabel		  "x"
	  NumRegions		  9
	  Region {
	    _Source		    [B0]
	  }
	  Region {
	    _Source		    [B1]
	  }
	  Region {
	    _Source		    [B2]
	  }
	  Region {
	    _Source		    [B3]
	  }
	  Region {
	    _Source		    [B4]
	  }
	  Region {
	    _Source		    [B5]
	  }
	  Region {
	    _Source		    [B6]
	  }
	  Region {
	    _Source		    [B7]
	  }
	  Region {
	    _Source		    [B8]
	  }
	}
	DataOutputPort {
	  Region {
	    _Source		    [L4@9]
	    Dimensions		    [1, 9]
	  }
	}
      }
      Block {
	Name			"<Root>/uD"
	SLName			"uD"
	SID			"46"
	Type			MATLABFcn
	_blkref			[0, -1, 9]
	NumDataInputPorts	1
	DataInputPort {
	  SignalLabel		  "x"
	  NumRegions		  9
	  Region {
	    _Source		    [B0]
	  }
	  Region {
	    _Source		    [B1]
	  }
	  Region {
	    _Source		    [B2]
	  }
	  Region {
	    _Source		    [B3]
	  }
	  Region {
	    _Source		    [B4]
	  }
	  Region {
	    _Source		    [B5]
	  }
	  Region {
	    _Source		    [B6]
	  }
	  Region {
	    _Source		    [B7]
	  }
	  Region {
	    _Source		    [B8]
	  }
	}
	DataOutputPort {
	  SignalLabel		  "uD"
	  Region {
	    _Source		    [L0]
	  }
	}
      }
      Block {
	Name			"<Root>/uT"
	SLName			"uT"
	SID			"47"
	Type			MATLABFcn
	_blkref			[0, -1, 10]
	NumDataInputPorts	1
	DataInputPort {
	  SignalLabel		  "x"
	  NumRegions		  9
	  Region {
	    _Source		    [B0]
	  }
	  Region {
	    _Source		    [B1]
	  }
	  Region {
	    _Source		    [B2]
	  }
	  Region {
	    _Source		    [B3]
	  }
	  Region {
	    _Source		    [B4]
	  }
	  Region {
	    _Source		    [B5]
	  }
	  Region {
	    _Source		    [B6]
	  }
	  Region {
	    _Source		    [B7]
	  }
	  Region {
	    _Source		    [B8]
	  }
	}
	DataOutputPort {
	  SignalLabel		  "uT"
	  Region {
	    _Source		    [L1]
	  }
	}
      }
      Block {
	Name			"<Root>/To File1"
	SLName			"To File1"
	SID			"24"
	Type			ToFile
	_blkref			[0, -1, 0]
	NumDataInputPorts	1
	NumDataOutputPorts	0
	DataInputPort {
	  Region {
	    _Source		    [B0]
	  }
	}
	NumDiscStates		0
	DWork {
	  Dimensions		  [1, 2]
	  _idx			  9
	}
	DWork {
	  _idx			  0
	}
	NumDWorks		2
      }
      Block {
	Name			"<Root>/To File2"
	SLName			"To File2"
	SID			"33"
	Type			ToFile
	_blkref			[0, -1, 1]
	NumDataInputPorts	1
	NumDataOutputPorts	0
	DataInputPort {
	  Region {
	    _Source		    [B1]
	  }
	}
	NumDiscStates		0
	DWork {
	  Dimensions		  [1, 2]
	  _idx			  10
	}
	DWork {
	  _idx			  1
	}
	NumDWorks		2
      }
      Block {
	Name			"<Root>/To File3"
	SLName			"To File3"
	SID			"34"
	Type			ToFile
	_blkref			[0, -1, 2]
	NumDataInputPorts	1
	NumDataOutputPorts	0
	DataInputPort {
	  Region {
	    _Source		    [B2]
	  }
	}
	NumDiscStates		0
	DWork {
	  Dimensions		  [1, 2]
	  _idx			  11
	}
	DWork {
	  _idx			  2
	}
	NumDWorks		2
      }
      Block {
	Name			"<Root>/To File4"
	SLName			"To File4"
	SID			"35"
	Type			ToFile
	_blkref			[0, -1, 3]
	NumDataInputPorts	1
	NumDataOutputPorts	0
	DataInputPort {
	  Region {
	    _Source		    [B3]
	  }
	}
	NumDiscStates		0
	DWork {
	  Dimensions		  [1, 2]
	  _idx			  12
	}
	DWork {
	  _idx			  3
	}
	NumDWorks		2
      }
      Block {
	Name			"<Root>/To File5"
	SLName			"To File5"
	SID			"36"
	Type			ToFile
	_blkref			[0, -1, 4]
	NumDataInputPorts	1
	NumDataOutputPorts	0
	DataInputPort {
	  Region {
	    _Source		    [B4]
	  }
	}
	NumDiscStates		0
	DWork {
	  Dimensions		  [1, 2]
	  _idx			  13
	}
	DWork {
	  _idx			  4
	}
	NumDWorks		2
      }
      Block {
	Name			"<Root>/To File6"
	SLName			"To File6"
	SID			"37"
	Type			ToFile
	_blkref			[0, -1, 5]
	NumDataInputPorts	1
	NumDataOutputPorts	0
	DataInputPort {
	  Region {
	    _Source		    [B5]
	  }
	}
	NumDiscStates		0
	DWork {
	  Dimensions		  [1, 2]
	  _idx			  14
	}
	DWork {
	  _idx			  5
	}
	NumDWorks		2
      }
      Block {
	Name			"<Root>/To File7"
	SLName			"To File7"
	SID			"38"
	Type			ToFile
	_blkref			[0, -1, 6]
	NumDataInputPorts	1
	NumDataOutputPorts	0
	DataInputPort {
	  Region {
	    _Source		    [B6]
	  }
	}
	NumDiscStates		0
	DWork {
	  Dimensions		  [1, 2]
	  _idx			  15
	}
	DWork {
	  _idx			  6
	}
	NumDWorks		2
      }
      Block {
	Name			"<Root>/To File8"
	SLName			"To File8"
	SID			"39"
	Type			ToFile
	_blkref			[0, -1, 7]
	NumDataInputPorts	1
	NumDataOutputPorts	0
	DataInputPort {
	  Region {
	    _Source		    [B7]
	  }
	}
	NumDiscStates		0
	DWork {
	  Dimensions		  [1, 2]
	  _idx			  16
	}
	DWork {
	  _idx			  7
	}
	NumDWorks		2
      }
      Block {
	Name			"<Root>/To File9"
	SLName			"To File9"
	SID			"40"
	Type			ToFile
	_blkref			[0, -1, 8]
	NumDataInputPorts	1
	NumDataOutputPorts	0
	DataInputPort {
	  Region {
	    _Source		    [B8]
	  }
	}
	NumDiscStates		0
	DWork {
	  Dimensions		  [1, 2]
	  _idx			  17
	}
	DWork {
	  _idx			  8
	}
	NumDWorks		2
      }
    }
    NumSubsystems	    1
    NumSignalHierLoggingInfo 0
  }
  CodeVariants {
    NumCodeVariantGroups    0
    NumVariantObjectOrderedIndexs 0
    NumSimulinkVariantObjects 0
  }
  ExternalInputs {
    ExternalInputDefaults {
      RecordType	      ExternalInput
      MemoryMapIdx	      [-1,-1,-1]
      HasObject		      0
      CGTypeIdx		      0
      UnitIdx		      0
      Invariant		      no
      Interpolation	      1
      RequiresGlobalAccess    yes
      FrameData		      no
      DirectFeedThrough	      yes
      SigLabel		      ""
      OrigIdentifier	      ""
      StorageClass	      Auto
      CustomStorageClassVersion	0
      TestPoint		      no
      StorageTypeQualifier    ""
      InitialValue	      []
      UseAccessFunctions      0
      DesignMin		      [rtMinusInf]
      DesignMax		      [rtInf]
      FunctionCallInitiator   no
      ConnectedToInitializeSubsystem no
      Padding		      0
      Alignment		      -1
      ContextTID	      0
      SysNum		      0
      IsCustomConst	      no
      VariantCondition	      ""
      HasStructCSCElement     ""
      IsMessage		      0
      MessageQueueLength      0
      MessageQueueType	      ""
      MessageQueuePriorityOrder	""
      MessageQueueID	      -1
      MessageExInportID	      -1
      isActiveDuringCodegen   1
      IsSpecifiedAsNewStorageClass 0
    }
    NumExternalInputs	    0
    StructAlignment	    -1
    NumAperiodicPartitions  0
  }
  ExternalOutputs {
    ExternalOutputDefaults {
      RecordType	      ExternalOutput
      CGTypeIdx		      0
      UnitIdx		      0
      MemoryMapIdx	      [-1,-1,-1]
      SigLabel		      ""
      OrigIdentifier	      ""
      HasObject		      0
      StorageClass	      Auto
      CustomStorageClassVersion	0
      InitialValue	      []
      FrameData		      no
      RequiresGlobalAccess    yes
      DesignMin		      [rtMinusInf]
      DesignMax		      [rtInf]
      TestPoint		      no
      Padding		      0
      Alignment		      -1
      StorageTypeQualifier    ""
      UseAccessFunctions      0
      IsMessage		      0
      isActiveDuringCodegen   1
      IsSpecifiedAsNewStorageClass 0
    }
    NumExternalOutputs	    0
    StructAlignment	    -1
  }
  BlockOutputs {
    GlobalBlockOutputDefaults {
      RecordType	      BlockOutput
      SigSrc		      []
      GrSrc		      [-1, -1, -1, -1]
      IsSynthesized	      0
      IsRemovedInIR	      0
      OwnerSysIdx	      [-1,-1]
      MemoryMapIdx	      [-1,-1,-1]
      HasObject		      0
      TestPoint		      no
      ConstExpr		      0
      OrigIdentifier	      ""
      StorageClass	      "Auto"
      Alignment		      -1
      UseAccessFunctions      0
      CustomStorageClassVersion	0
      StorageTypeQualifier    ""
      DrivesModelRefRootOutport	no
      DrivesModelRefRootOutportNum -1
      DrivesRootOutport	      no
      isMutuallyExclusiveSignal	no
      IdentifierScope	      "top-level"
      Invariant		      no
      SigObjWithICMapsFullyToOutportsWithIC no
      DeclareAsPointer	      no
      Autosar4p0ImplicitRead  no
      BitFieldWidth	      0
      InitialValue	      []
      InitInStart	      0
      CGTypeIdx		      0
      SigLabel		      ""
      SigConnected	      all
      NumReusedBlockOutputs   0
      Padding		      0
      FrameData		      no
      TID		      0
      partition		      -1
      SysNum		      0
      VariantCondition	      ""
      NetVariantConditionForData ""
      isActiveDuringCodegen   1
      HasStructCSCElement     ""
      IsSpecifiedAsNewStorageClass 0
    }
    LocalBlockOutputDefaults {
      RecordType	      BlockOutput
      SigSrc		      []
      GrSrc		      [-1, -1, -1, -1]
      IsSynthesized	      0
      IsRemovedInIR	      0
      OwnerSysIdx	      [-1,-1]
      MemoryMapIdx	      [-1,-1,-1]
      HasObject		      0
      TestPoint		      no
      ConstExpr		      0
      OrigIdentifier	      ""
      StorageClass	      "Auto"
      Alignment		      -1
      UseAccessFunctions      0
      CustomStorageClassVersion	0
      StorageTypeQualifier    ""
      DrivesModelRefRootOutport	no
      DrivesModelRefRootOutportNum -1
      DrivesRootOutport	      no
      isMutuallyExclusiveSignal	no
      IdentifierScope	      "top-level"
      Invariant		      no
      SigObjWithICMapsFullyToOutportsWithIC no
      DeclareAsPointer	      no
      Autosar4p0ImplicitRead  no
      BitFieldWidth	      0
      InitialValue	      []
      InitInStart	      0
      CGTypeIdx		      0
      SigLabel		      ""
      SigConnected	      all
      NumReusedBlockOutputs   0
      Padding		      0
      FrameData		      no
      TID		      0
      partition		      -1
      SysNum		      0
      DeclareInStartFcnScope  0
      DeclareInVirtualOutportStartFcnScope 0
      DeclareInSetupRuntimeResourcesFcnScope 0
      DeclareInInitializeFcnScope 0
      DeclareInSystemInitializeFcnScope	0
      DeclareInSystemResetFcnScope 0
      DeclareInOutputFcnScope 0
      DeclareInUpdateFcnScope 0
      DeclareInDerivativeFcnScope 0
      DeclareInProjectionFcnScope 0
      DeclareInForcingFunctionFcnScope 0
      DeclareInMassMatrixFcnScope 0
      DeclareInZeroCrossingFcnScope 0
      DeclareInEnableFcnScope 0
      DeclareInDisableFcnScope 0
      DeclareInFinalizeDimsFcnScope 0
      DeclareInSetDimsFcnScope 0
      DeclareInCleanupRuntimeResourcesFcnScope 0
      DeclareInTerminateFcnScope 0
      DeclareInModelInitializeFcnScope 0
      DeclareInModelPrevZCStateInitFcnScope 0
      DeclareInModelExternalOutputInitFcnScope 0
      DeclareInModelExternalInputInitFcnScope 0
      DeclareInModelInitializeSizesFcnScope 0
      DeclareInModelConstructorFcnScope	0
      DeclareInModelVariantParamInitFcnScope 0
      DeclareInConstCodeFcnScope 0
      Autosar4p0ImplicitRead  no
      VarGroupVarIdx	      -1
      VariantCondition	      ""
      NetVariantConditionForData ""
      isActiveDuringCodegen   1
      HasStructCSCElement     ""
      IsSpecifiedAsNewStorageClass 0
    }
    ExternalBlockOutputDefaults {
      RecordType	      BlockOutput
      SigSrc		      []
      GrSrc		      [-1, -1, -1, -1]
      IsSynthesized	      0
      IsRemovedInIR	      0
      OwnerSysIdx	      [-1,-1]
      MemoryMapIdx	      [-1,-1,-1]
      HasObject		      0
      TestPoint		      no
      ConstExpr		      0
      OrigIdentifier	      ""
      StorageClass	      "Auto"
      Alignment		      -1
      UseAccessFunctions      0
      CustomStorageClassVersion	0
      StorageTypeQualifier    ""
      DrivesModelRefRootOutport	no
      DrivesModelRefRootOutportNum -1
      DrivesRootOutport	      no
      isMutuallyExclusiveSignal	no
      IdentifierScope	      "top-level"
      Invariant		      no
      SigObjWithICMapsFullyToOutportsWithIC no
      DeclareAsPointer	      no
      Autosar4p0ImplicitRead  no
      BitFieldWidth	      0
      InitialValue	      []
      InitInStart	      0
      CGTypeIdx		      0
      SigLabel		      ""
      SigConnected	      all
      NumReusedBlockOutputs   0
      Padding		      0
      FrameData		      no
      TID		      0
      partition		      -1
      SysNum		      0
      VariantCondition	      ""
      NetVariantConditionForData ""
      isActiveDuringCodegen   1
      HasStructCSCElement     ""
      IsSpecifiedAsNewStorageClass 0
    }
    ConstBlockOutputDefaults {
      RecordType	      BlockOutput
      SigSrc		      []
      GrSrc		      [-1, -1, -1, -1]
      IsSynthesized	      0
      IsRemovedInIR	      0
      OwnerSysIdx	      [-1,-1]
      MemoryMapIdx	      [-1,-1,-1]
      HasObject		      0
      TestPoint		      no
      ConstExpr		      0
      OrigIdentifier	      ""
      StorageClass	      "Auto"
      Alignment		      -1
      UseAccessFunctions      0
      CustomStorageClassVersion	0
      StorageTypeQualifier    ""
      DrivesModelRefRootOutport	no
      DrivesModelRefRootOutportNum -1
      DrivesRootOutport	      no
      isMutuallyExclusiveSignal	no
      IdentifierScope	      "top-level"
      RequiredInConstBlockIO  0
      DoNotConstify	      0
      Invariant		      yes
      SigObjWithICMapsFullyToOutportsWithIC no
      DeclareAsPointer	      no
      Autosar4p0ImplicitRead  no
      BitFieldWidth	      0
      InitialValue	      []
      InitInStart	      0
      CGTypeIdx		      0
      SigLabel		      ""
      SigConnected	      all
      NumReusedBlockOutputs   0
      Padding		      0
      FrameData		      no
      TID		      constant
      partition		      -1
      SysNum		      0
      VariantCondition	      ""
      NetVariantConditionForData ""
      isActiveDuringCodegen   1
      HasStructCSCElement     ""
      IsSpecifiedAsNewStorageClass 0
    }
    ConstOutputExprDefaults {
      RecordType	      BlockOutput
      SigSrc		      []
      GrSrc		      [-1, -1, -1, -1]
      IsSynthesized	      0
      IsRemovedInIR	      0
      OwnerSysIdx	      [-1,-1]
      MemoryMapIdx	      [-1,-1,-1]
      HasObject		      0
      TestPoint		      no
      ConstExpr		      0
      OrigIdentifier	      ""
      StorageClass	      "Auto"
      Alignment		      -1
      UseAccessFunctions      0
      CustomStorageClassVersion	0
      StorageTypeQualifier    ""
      DrivesModelRefRootOutport	no
      DrivesModelRefRootOutportNum -1
      DrivesRootOutport	      no
      isMutuallyExclusiveSignal	no
      IdentifierScope	      "top-level"
      Invariant		      yes
      SigObjWithICMapsFullyToOutportsWithIC no
      DeclareAsPointer	      no
      Autosar4p0ImplicitRead  no
      BitFieldWidth	      0
      InitialValue	      []
      InitInStart	      0
      CGTypeIdx		      0
      SigLabel		      ""
      SigConnected	      all
      NumReusedBlockOutputs   0
      Padding		      0
      FrameData		      no
      TID		      0
      partition		      -1
      SysNum		      0
      VariantCondition	      ""
      NetVariantConditionForData ""
      isActiveDuringCodegen   1
      HasStructCSCElement     ""
      IsSpecifiedAsNewStorageClass 0
    }
    NumGlobalBlockOutputs   10
    NumLocalBlockOutputs    5
    NumExternalBlockOutputs 0
    NumConstBlockOutputs    0
    NumConstOutputExpr	    0
    GlobalBlockOutput {
      VarGroupIdx	      [0, 0]
      LogicalSrc	      B0
      GrSrc		      [0, 0, 0, 0]
      SigSrc		      [0, -1, 15, -1]
    }
    GlobalBlockOutput {
      VarGroupIdx	      [0, 1]
      LogicalSrc	      B1
      GrSrc		      [0, 1, 0, 0]
      SigSrc		      [0, -1, 15, -1]
    }
    GlobalBlockOutput {
      VarGroupIdx	      [0, 2]
      LogicalSrc	      B2
      GrSrc		      [0, 2, 0, 0]
      SigSrc		      [0, -1, 15, -1]
    }
    GlobalBlockOutput {
      VarGroupIdx	      [0, 3]
      LogicalSrc	      B3
      GrSrc		      [0, 3, 0, 0]
      SigSrc		      [0, -1, 15, -1]
    }
    GlobalBlockOutput {
      VarGroupIdx	      [0, 4]
      LogicalSrc	      B4
      GrSrc		      [0, 4, 0, 0]
      SigSrc		      [0, -1, 15, -1]
    }
    GlobalBlockOutput {
      VarGroupIdx	      [0, 5]
      LogicalSrc	      B5
      GrSrc		      [0, 5, 0, 0]
      SigSrc		      [0, -1, 15, -1]
    }
    GlobalBlockOutput {
      VarGroupIdx	      [0, 6]
      LogicalSrc	      B6
      GrSrc		      [0, 6, 0, 0]
      SigSrc		      [0, -1, 15, -1]
    }
    GlobalBlockOutput {
      VarGroupIdx	      [0, 7]
      LogicalSrc	      B7
      GrSrc		      [0, 7, 0, 0]
      SigSrc		      [0, -1, 15, -1]
    }
    GlobalBlockOutput {
      VarGroupIdx	      [0, 8]
      LogicalSrc	      B8
      GrSrc		      [0, 8, 0, 0]
      SigSrc		      [0, -1, 15, -1]
    }
    GlobalBlockOutput {
      VarGroupIdx	      [0, 9]
      CGTypeIdx		      19
      LogicalSrc	      B9
      GrSrc		      [0, 10, 0, 0]
      SigSrc		      [0, -1, 14, 0]
    }
    LocalBlockOutput {
      Identifier	      "o1jen0gans"
      SysCsIdx		      [0, -1]
      LogicalSrc	      B10
      SigDeclSysIdx	      0
      GrSrc		      [0, 13, 0, 0]
      SigSrc		      [0, -1, 9, 0]
      SigLabel		      "uD"
    }
    LocalBlockOutput {
      Identifier	      "le1euq5stx"
      SysCsIdx		      [0, -1]
      LogicalSrc	      B11
      SigDeclSysIdx	      0
      GrSrc		      [0, 14, 0, 0]
      SigSrc		      [0, -1, 10, 0]
      SigLabel		      "uT"
    }
    LocalBlockOutput {
      Identifier	      "jmx3d1p30a"
      SysCsIdx		      [0, -1]
      LogicalSrc	      B12
      SigDeclSysIdx	      0
      GrSrc		      [0, 11, 0, 0]
      SigSrc		      [0, -1, 13, 0]
      SigLabel		      "uA"
    }
    LocalBlockOutput {
      Identifier	      "eceziap10r"
      SysCsIdx		      [0, -1]
      CGTypeIdx		      20
      LogicalSrc	      B13
      SigDeclSysIdx	      0
      GrSrc		      [0, 9, 0, 0]
      SigSrc		      [0, -1, 11, 0]
    }
    LocalBlockOutput {
      Identifier	      "oq03lmlti2"
      SysCsIdx		      [0, -1]
      CGTypeIdx		      19
      LogicalSrc	      B14
      SigDeclSysIdx	      0
      GrSrc		      [0, 12, 0, 0]
      SigSrc		      [0, -1, 12, 0]
    }
  }
  DWorks {
    DWorkDefaults {
      RecordType	      DWork
      MemoryMapIdx	      [-1,-1,-1]
      OrigIdentifier	      ""
      LogStateName	      ""
      IsDataStoreMemory	      0
      StorageClass	      "Auto"
      Alignment		      -1
      CustomStorageClassVersion	0
      StorageTypeQualifier    ""
      GlobalDSM		      0
      SharedLocalDSM	      0
      SharedLocalDSMForSubmodel	0
      SharedLocalDSMForHasBeenInit 0
      IsLocalScratchDWork     0
      IsRemovedInIR	      0
      DeclareInStartFcnScope  0
      DeclareInVirtualOutportStartFcnScope 0
      DeclareInSetupRuntimeResourcesFcnScope 0
      DeclareInInitializeFcnScope 0
      DeclareInSystemInitializeFcnScope	0
      DeclareInSystemResetFcnScope 0
      DeclareInOutputFcnScope 0
      DeclareInUpdateFcnScope 0
      DeclareInDerivativeFcnScope 0
      DeclareInProjectionFcnScope 0
      DeclareInForcingFunctionFcnScope 0
      DeclareInMassMatrixFcnScope 0
      DeclareInZeroCrossingFcnScope 0
      DeclareInEnableFcnScope 0
      DeclareInDisableFcnScope 0
      DeclareInFinalizeDimsFcnScope 0
      DeclareInSetDimsFcnScope 0
      DeclareInCleanupRuntimeResourcesFcnScope 0
      DeclareInTerminateFcnScope 0
      DeclareInModelInitializeFcnScope 0
      DeclareInModelPrevZCStateInitFcnScope 0
      DeclareInModelExternalOutputInitFcnScope 0
      DeclareInModelExternalInputInitFcnScope 0
      DeclareInModelInitializeSizesFcnScope 0
      DeclareInModelConstructorFcnScope	0
      DeclareInModelVariantParamInitFcnScope 0
      DeclareInConstCodeFcnScope 0
      Autosar4p0ImplicitRead  no
      VarGroupVarIdx	      -1
      HasObject		      0
      CGTypeIdx		      0
      UseAccessFunctions      0
      DeclareAsPointer	      no
      Origin		      "DWORK"
      UsedAs		      "DWORK"
      DataLoggingOn	      "0"
      InitialValue	      []
      Padding		      0
      BitFieldWidth	      0
      GrSrc		      [-1, -1]
      SFcnWrapperMode	      "none"
      SFcnWrapperDSMName      ""
      TID		      0
      partition		      -1
      MdlRefBlkOutputDimSize  0
      DWorkForInitStatus      0
      DWorkForDimSize	      0
      DrivesModelRefRootOutportSize 0
      ModelRefRootInportSize  0
      ForEachNumberOfIters    0
      InitInStart	      0
      VariantCondition	      ""
      NetVariantConditionForData ""
      HasStructCSCElement     ""
      IsSpecifiedAsNewStorageClass 0
      IgnoreThisDWorkForOP    0
    }
    NumDWorks		    18
    NumNonLocalDWorks	    18
    DWork {
      VarGroupIdx	      [1, 0]
      CGTypeIdx		      11
      LogStateName	      "PWORK"
      Name		      "PWORK"
      LogicalSrc	      D0
      Origin		      "PWORK"
      GrSrc		      [0, 15]
      SigSrc		      [0, -1, 0, 1]
      hierInfoIdx	      -1
      flatElemIdx	      0
    }
    DWork {
      VarGroupIdx	      [1, 1]
      CGTypeIdx		      11
      LogStateName	      "PWORK"
      Name		      "PWORK"
      LogicalSrc	      D1
      Origin		      "PWORK"
      GrSrc		      [0, 16]
      SigSrc		      [0, -1, 1, 1]
      hierInfoIdx	      -1
      flatElemIdx	      0
    }
    DWork {
      VarGroupIdx	      [1, 2]
      CGTypeIdx		      11
      LogStateName	      "PWORK"
      Name		      "PWORK"
      LogicalSrc	      D2
      Origin		      "PWORK"
      GrSrc		      [0, 17]
      SigSrc		      [0, -1, 2, 1]
      hierInfoIdx	      -1
      flatElemIdx	      0
    }
    DWork {
      VarGroupIdx	      [1, 3]
      CGTypeIdx		      11
      LogStateName	      "PWORK"
      Name		      "PWORK"
      LogicalSrc	      D3
      Origin		      "PWORK"
      GrSrc		      [0, 18]
      SigSrc		      [0, -1, 3, 1]
      hierInfoIdx	      -1
      flatElemIdx	      0
    }
    DWork {
      VarGroupIdx	      [1, 4]
      CGTypeIdx		      11
      LogStateName	      "PWORK"
      Name		      "PWORK"
      LogicalSrc	      D4
      Origin		      "PWORK"
      GrSrc		      [0, 19]
      SigSrc		      [0, -1, 4, 1]
      hierInfoIdx	      -1
      flatElemIdx	      0
    }
    DWork {
      VarGroupIdx	      [1, 5]
      CGTypeIdx		      11
      LogStateName	      "PWORK"
      Name		      "PWORK"
      LogicalSrc	      D5
      Origin		      "PWORK"
      GrSrc		      [0, 20]
      SigSrc		      [0, -1, 5, 1]
      hierInfoIdx	      -1
      flatElemIdx	      0
    }
    DWork {
      VarGroupIdx	      [1, 6]
      CGTypeIdx		      11
      LogStateName	      "PWORK"
      Name		      "PWORK"
      LogicalSrc	      D6
      Origin		      "PWORK"
      GrSrc		      [0, 21]
      SigSrc		      [0, -1, 6, 1]
      hierInfoIdx	      -1
      flatElemIdx	      0
    }
    DWork {
      VarGroupIdx	      [1, 7]
      CGTypeIdx		      11
      LogStateName	      "PWORK"
      Name		      "PWORK"
      LogicalSrc	      D7
      Origin		      "PWORK"
      GrSrc		      [0, 22]
      SigSrc		      [0, -1, 7, 1]
      hierInfoIdx	      -1
      flatElemIdx	      0
    }
    DWork {
      VarGroupIdx	      [1, 8]
      CGTypeIdx		      11
      LogStateName	      "PWORK"
      Name		      "PWORK"
      LogicalSrc	      D8
      Origin		      "PWORK"
      GrSrc		      [0, 23]
      SigSrc		      [0, -1, 8, 1]
      hierInfoIdx	      -1
      flatElemIdx	      0
    }
    DWork {
      VarGroupIdx	      [1, 9]
      CGTypeIdx		      23
      LogStateName	      "IWORK"
      Name		      "IWORK"
      LogicalSrc	      D9
      Origin		      "IWORK"
      GrSrc		      [0, 15]
      SigSrc		      [0, -1, 0, 0]
      hierInfoIdx	      -1
      flatElemIdx	      0
    }
    DWork {
      VarGroupIdx	      [1, 10]
      CGTypeIdx		      23
      LogStateName	      "IWORK"
      Name		      "IWORK"
      LogicalSrc	      D10
      Origin		      "IWORK"
      GrSrc		      [0, 16]
      SigSrc		      [0, -1, 1, 0]
      hierInfoIdx	      -1
      flatElemIdx	      0
    }
    DWork {
      VarGroupIdx	      [1, 11]
      CGTypeIdx		      23
      LogStateName	      "IWORK"
      Name		      "IWORK"
      LogicalSrc	      D11
      Origin		      "IWORK"
      GrSrc		      [0, 17]
      SigSrc		      [0, -1, 2, 0]
      hierInfoIdx	      -1
      flatElemIdx	      0
    }
    DWork {
      VarGroupIdx	      [1, 12]
      CGTypeIdx		      23
      LogStateName	      "IWORK"
      Name		      "IWORK"
      LogicalSrc	      D12
      Origin		      "IWORK"
      GrSrc		      [0, 18]
      SigSrc		      [0, -1, 3, 0]
      hierInfoIdx	      -1
      flatElemIdx	      0
    }
    DWork {
      VarGroupIdx	      [1, 13]
      CGTypeIdx		      23
      LogStateName	      "IWORK"
      Name		      "IWORK"
      LogicalSrc	      D13
      Origin		      "IWORK"
      GrSrc		      [0, 19]
      SigSrc		      [0, -1, 4, 0]
      hierInfoIdx	      -1
      flatElemIdx	      0
    }
    DWork {
      VarGroupIdx	      [1, 14]
      CGTypeIdx		      23
      LogStateName	      "IWORK"
      Name		      "IWORK"
      LogicalSrc	      D14
      Origin		      "IWORK"
      GrSrc		      [0, 20]
      SigSrc		      [0, -1, 5, 0]
      hierInfoIdx	      -1
      flatElemIdx	      0
    }
    DWork {
      VarGroupIdx	      [1, 15]
      CGTypeIdx		      23
      LogStateName	      "IWORK"
      Name		      "IWORK"
      LogicalSrc	      D15
      Origin		      "IWORK"
      GrSrc		      [0, 21]
      SigSrc		      [0, -1, 6, 0]
      hierInfoIdx	      -1
      flatElemIdx	      0
    }
    DWork {
      VarGroupIdx	      [1, 16]
      CGTypeIdx		      23
      LogStateName	      "IWORK"
      Name		      "IWORK"
      LogicalSrc	      D16
      Origin		      "IWORK"
      GrSrc		      [0, 22]
      SigSrc		      [0, -1, 7, 0]
      hierInfoIdx	      -1
      flatElemIdx	      0
    }
    DWork {
      VarGroupIdx	      [1, 17]
      CGTypeIdx		      23
      LogStateName	      "IWORK"
      Name		      "IWORK"
      LogicalSrc	      D17
      Origin		      "IWORK"
      GrSrc		      [0, 23]
      SigSrc		      [0, -1, 8, 0]
      hierInfoIdx	      -1
      flatElemIdx	      0
    }
    NumSFcnWrapperDWorks    0
  }
  SimStateDisallowedBlocks {
    SimStateDisallowedBlockDefaults {
      RecordType	      SimStateDisallowedBlock
    }
    NumSimStateDisallowedBlocks	9
    SimStateDisallowedBlock {
      BlockType		      "ToFile"
      BlockPath		      "dummy/To File1"
      Reason		      0
    }
    SimStateDisallowedBlock {
      BlockType		      "ToFile"
      BlockPath		      "dummy/To File2"
      Reason		      0
    }
    SimStateDisallowedBlock {
      BlockType		      "ToFile"
      BlockPath		      "dummy/To File3"
      Reason		      0
    }
    SimStateDisallowedBlock {
      BlockType		      "ToFile"
      BlockPath		      "dummy/To File4"
      Reason		      0
    }
    SimStateDisallowedBlock {
      BlockType		      "ToFile"
      BlockPath		      "dummy/To File5"
      Reason		      0
    }
    SimStateDisallowedBlock {
      BlockType		      "ToFile"
      BlockPath		      "dummy/To File6"
      Reason		      0
    }
    SimStateDisallowedBlock {
      BlockType		      "ToFile"
      BlockPath		      "dummy/To File7"
      Reason		      0
    }
    SimStateDisallowedBlock {
      BlockType		      "ToFile"
      BlockPath		      "dummy/To File8"
      Reason		      0
    }
    SimStateDisallowedBlock {
      BlockType		      "ToFile"
      BlockPath		      "dummy/To File9"
      Reason		      0
    }
  }
  SubsystemRanBC {
    SysRanDWork		    [-1]
    ContextSysIdx	    [0]
  }
  ContStates {
    ContStateDefaults {
      RecordType	      ContState
      Width		      1
      StartIndex	      -1
      DataLoggingOn	      1
      InitialValue	      [0.0]
      StorageClass	      "Auto"
      HasObject		      0
      MemoryMapIdx	      [-1, -1, -1]
      SigSrc		      [-1, -1, -1]
      DerivativeMemoryMapIdx  [-1, -1, -1]
    }
    NumContStates	    9
    ContState {
      VarGroupIdx	      [3, 4, 5, 6, 7, 8, 0]
      Identifier	      "afasaxaqhl"
      StartIndex	      0
      GrSrc		      [0, 0]
      SigSrc		      [0, -1, 15]
      PID		      -1
      InitialValue	      [18.027756377319946]
      Partitions {
	NumPartitions		1
	Partition {
	  Name			  ""
	  PathAlias		  ""
	  Width			  1
	  CStateIndices		  [0]
	}
      }
    }
    ContState {
      VarGroupIdx	      [3, 4, 5, 6, 7, 8, 1]
      Identifier	      "a1jmbs5phn"
      StartIndex	      1
      GrSrc		      [0, 1]
      SigSrc		      [0, -1, 15]
      PID		      -1
      InitialValue	      [-0.5880026035475675]
      Partitions {
	NumPartitions		1
	Partition {
	  Name			  ""
	  PathAlias		  ""
	  Width			  1
	  CStateIndices		  [1]
	}
      }
    }
    ContState {
      VarGroupIdx	      [3, 4, 5, 6, 7, 8, 2]
      Identifier	      "ccssnhnlny"
      StartIndex	      2
      GrSrc		      [0, 2]
      SigSrc		      [0, -1, 15]
      PID		      -1
      InitialValue	      [0.52359877559829882]
      Partitions {
	NumPartitions		1
	Partition {
	  Name			  ""
	  PathAlias		  ""
	  Width			  1
	  CStateIndices		  [2]
	}
      }
    }
    ContState {
      VarGroupIdx	      [3, 4, 5, 6, 7, 8, 3]
      Identifier	      "mozg0kv0v3"
      StartIndex	      3
      GrSrc		      [0, 3]
      SigSrc		      [0, -1, 15]
      PID		      -1
      InitialValue	      [3.1415926535897931]
      Partitions {
	NumPartitions		1
	Partition {
	  Name			  ""
	  PathAlias		  ""
	  Width			  1
	  CStateIndices		  [3]
	}
      }
    }
    ContState {
      VarGroupIdx	      [3, 4, 5, 6, 7, 8, 4]
      Identifier	      "p1ujpvgyty"
      StartIndex	      4
      GrSrc		      [0, 4]
      SigSrc		      [0, -1, 15]
      PID		      -1
      InitialValue	      [0.52359877559829882]
      Partitions {
	NumPartitions		1
	Partition {
	  Name			  ""
	  PathAlias		  ""
	  Width			  1
	  CStateIndices		  [4]
	}
      }
    }
    ContState {
      VarGroupIdx	      [3, 4, 5, 6, 7, 8, 5]
      Identifier	      "mlib1upc3i"
      StartIndex	      5
      GrSrc		      [0, 5]
      SigSrc		      [0, -1, 15]
      PID		      -1
      InitialValue	      [20.615528128088304]
      Partitions {
	NumPartitions		1
	Partition {
	  Name			  ""
	  PathAlias		  ""
	  Width			  1
	  CStateIndices		  [5]
	}
      }
    }
    ContState {
      VarGroupIdx	      [3, 4, 5, 6, 7, 8, 6]
      Identifier	      "jipmxvcfa5"
      StartIndex	      6
      GrSrc		      [0, 6]
      SigSrc		      [0, -1, 15]
      PID		      -1
      InitialValue	      [-1.3258176636680326]
      Partitions {
	NumPartitions		1
	Partition {
	  Name			  ""
	  PathAlias		  ""
	  Width			  1
	  CStateIndices		  [6]
	}
      }
    }
    ContState {
      VarGroupIdx	      [3, 4, 5, 6, 7, 8, 7]
      Identifier	      "crsekn4ful"
      StartIndex	      7
      GrSrc		      [0, 7]
      SigSrc		      [0, -1, 15]
      PID		      -1
      InitialValue	      [-5.0]
      Partitions {
	NumPartitions		1
	Partition {
	  Name			  ""
	  PathAlias		  ""
	  Width			  1
	  CStateIndices		  [7]
	}
      }
    }
    ContState {
      VarGroupIdx	      [3, 4, 5, 6, 7, 8, 8]
      Identifier	      "cmuyr2vyzx"
      StartIndex	      8
      GrSrc		      [0, 8]
      SigSrc		      [0, -1, 15]
      PID		      -1
      InitialValue	      [20.0]
      Partitions {
	NumPartitions		1
	Partition {
	  Name			  ""
	  PathAlias		  ""
	  Width			  1
	  CStateIndices		  [8]
	}
      }
    }
    NumLocallyControlledCStates	0
  }
  MassMatrices {
    NumMassMatrices	    0
  }
  ZcRec {
    NumBlkZcRecs	    0
    OptimalSolverResetCausedByZc 0
  }
  ExprCommentInfoDefaults {
    SysIdxList		    []
    BlkIdxList		    []
    PortIdxList		    []
  }
  ExprCommentSrcIdxDefaults {
    SysIdx		    -1
    BlkIdx		    -1
    PortIdx		    -1
  }
  BlockDefaults {
    UserDefinedRWork	    0
    UserDefinedIWork	    0
    UserDefinedPWork	    0
    NumRWorkDefines	    -1
    NumIWorkDefines	    -1
    NumPWorkDefines	    -1
    RecordType		    Block
    InMask		    no
    ExecuteBlockFcns	    1
    UseTLC		    0
    DeletedInIR		    0
    AlgebraicLoopId	    0
    PortBasedSampleTimes    no
    ContStates		    [0,0,0]
    ModeVector		    [0,-1]
    RWork		    [0,-1]
    IWork		    [0,-1]
    PWork		    [0,-1]
    DiscStates		    [0,-1]
    MassMatrixPr	    [0,-1]
    NumDWork		    0
    NumNonsampledZCs	    0
    ZCEvents		    [0,0]
    NumBlkZcRecs	    0
    RollRegions		    []
    RollRegionTypes	    []
    NumDataInputPorts	    0
    NumControlInputPorts    0
    NumDataOutputPorts	    1
    Parameters		    [0,0]
    NumParameterGroups	    0
    Description		    []
    PolySpaceStartComment   []
    PolySpaceEndComment	    []
    ReducedBlocksConnected  []
    HaveBlockComment	    0
    InFixptMode		    0
    GrSrc		    [-1, -1]
    NeedOutputsFcnInMdlStart 0
    AsyncSfcn		    0
    TriggeredBlockConstantSampleTimePorts []
    HasSymbolicDims	    0
    OutputBlockFcnIdx	    -1
    HasLocalSolver	    no
    LocalSolverInputCompensationMode 0
    LocalSolverOutputCompensationMode 0
  }
  OutportParamSettingsDefaults {
    VirtualizableRoot	    no
    BusObject		    ""
    OutputAsStructure	    0
    InputContiguous	    yes
    SpecifyIC		    no
  }
  SubsystemParamSettingsDefaults {
    EnableOutputScope	    no
    SystemContStates	    [0, 0]
    NumNonsampledZCs	    0
    BlkZcRecOffset	    0
    SingleRate		    yes
    MinorStepGuard	    no
  }
  ASTNodeDefaults {
    IsNonTerminal	    0
  }
  ParameterDefaults {
    RecordType		    BlockParameter
    MdlPrmIdx		    -1
    ArgDefIdx		    -1
    MemoryMapIdx	    [-1, -1, -1]
    OriginalDataTypeIdx	    0
    CGTypeIdx		    33
    Tunable		    on
    OrigIdentifier	    ""
    StorageClass	    Auto
    NeedParenthesis	    0
    StringTransformed	    ""
    NumPrmValues	    1
    NeedExpansion	    0
    Value		    [0.0]
    IsSpecifiedAsNewStorageClass 0
  }
  DataInputPortDefaults {
    RecordType		    DataInputPort
    SignalSrc		    []
    SignalOffset	    [0]
    SymbolicSignalOffset    -1
    SignalRegion	    [0]
    CGTypeIdx		    -1
    SystemToCall	    [-1, -1]
    FrameData		    no
    HaveGround		    no
    BufferDstPort	    -1
    HasImplicitSelectSrc    0
  }
  HiddenDataInputPortDefaults {
    RecordType		    DataInputPort
    SignalSrc		    []
    SignalOffset	    [0]
    SymbolicSignalOffset    -1
    SignalRegion	    [0]
    CGTypeIdx		    -1
    SystemToCall	    [-1, -1]
    FrameData		    no
    HaveGround		    no
    BufferDstPort	    -1
    HasImplicitSelectSrc    0
  }
  ControlInputPortDefaults {
    RecordType		    ControlInputPort
    SignalSrc		    []
    SignalOffset	    [0]
    SymbolicSignalOffset    -1
    SignalRegion	    [0]
    CGTypeIdx		    -1
    FrameData		    no
    HaveGround		    no
    BufferDstPort	    -1
    HasImplicitSelectSrc    0
  }
  HiddenControlInputPortDefaults {
    RecordType		    ControlInputPort
    SignalSrc		    []
    SignalOffset	    [0]
    SymbolicSignalOffset    -1
    SignalRegion	    [0]
    CGTypeIdx		    -1
    FrameData		    no
    HaveGround		    no
    BufferDstPort	    -1
    HasImplicitSelectSrc    0
  }
  DataOutputPortDefaults {
    RecordType		    DataOutputPort
    SignalSrc		    []
    SignalOffset	    [0]
    SymbolicSignalOffset    -1
    CGTypeIdx		    0
    FrameData		    no
    SystemToCall	    [-1, -1]
  }
  OpaqueBlockMethodeDefaults {
    HasInstanceSetup	    0
    HasStart		    0
    HasVirtualOutportStart  0
    HasSetupRuntimeResources 0
    HasInitializeConditions 0
    HasSystemInitialize	    0
    HasSystemReset	    0
    HasOutputs		    0
    HasUpdate		    0
    HasDerivatives	    0
    HasProjection	    0
    HasForcingFunction	    0
    HasMassMatrix	    0
    HasZeroCrossings	    0
    HasEnable		    0
    HasDisable		    0
    HasFinalizeDims	    0
    HasSetDims		    0
    HasCleanupRuntimeResources 0
    HasTerminate	    0
    HasModelInitialize	    0
    HasModelPrevZCStateInit 0
    HasModelExternalOutputInit 0
    HasModelExternalInputInit 0
    HasModelInitializeSizes 0
    HasModelConstructor	    0
    HasModelVariantParamInit 0
    HasConstCode	    0
    HasOpaqueTypeConstruct  0
    HasOpaqueTypeDestruct   0
    HasOpaqueTypeDestructForMemset 0
    HasDeadCode		    0
  }
  CanonicalInputArgDefaults {
    SignalSrc		    []
    SignalOffset	    [0]
    SymbolicSignalOffset    -1
    CGTypeIdx		    0
    SrcIsPointerToArray	    no
    DeclareAsPointer	    no
  }
  CanonicalInputArgDefDefaults {
    Identifier		    ""
    SignalSrc		    []
    SignalOffset	    [0]
    SymbolicSignalOffset    -1
    CGTypeIdx		    0
    StorageClass	    Auto
    DeclareAsPointer	    no
    ConnectedToSimulinkFunction	no
    IsCustomConst	    no
  }
  CanonicalOutputArgDefaults {
    SignalSrc		    []
    SignalOffset	    [0]
    SymbolicSignalOffset    -1
    CGTypeIdx		    0
  }
  CanonicalOutputArgDefDefaults {
    Identifier		    ""
    SignalSrc		    []
    SignalOffset	    [0]
    SymbolicSignalOffset    -1
    CGTypeIdx		    0
    StorageClass	    Auto
    PassByReturn	    no
    DeclareAsPointer	    yes
    DeclareAsReference	    no
    ConnectedToSimulinkFunction	no
  }
  CanonicalDWorkArgDefaults {
    SignalSrc		    []
  }
  CanonicalDWorkArgDefDefaults {
    FirstSignalSrc	    []
    IsCanonicalDimSizeDWork 0
    DeclareAsPointer	    yes
    Alignment		    -1
  }
  ModelParameters {
    NumParameters	    9
    NumInrtP		    9
    NumConstPrmsWithInit    0
    NumConstPrms	    0
    NumExportedGlobal	    0
    NumImportedExtern	    0
    NumImportedExternPointer 0
    NumCustomStorageClass   0
    NumInMdlRefGlobal	    0
    StructAlignment	    0
    IncludeMdlTypesInMdlPvtforVariants 0
    ProtectedModelInterfaceVariables []
    CollapsedTunableParameters []
    GlobalParamsList	    ["R_DT0", "R_TA0", "alpha_A0", "alpha_D0", "alpha_T0", "theta_DT0", "theta_TA0", "xT0", "yT0"]
    ParameterDefaults {
      RecordType	      ModelParameter
      MemoryMapIdx	      [-1, -1, -1]
      HasObject		      0
      OriginalDataTypeIdx     0
      CGTypeIdx		      33
      WorkspaceVarName	      ""
      IsPseudoWorkspaceVar    no
      Tunable		      yes
      RollVarDeclared	      0
      Transformed	      no
      OrigIdentifier	      ""
      StorageClass	      "Auto"
      CustomStorageClassVersion	0
      TypeQualifier	      ""
      DefinedInLegacyCode     0
      LegacyDimensions	      0
      LegacySymbolName	      ""
      IsSfcnSizePrm	      0
      InstanceSpecific	      0
      TestpointIndex	      -1
      IsGroupModelArgFromChildModel 0
      IsPublic		      0
      IsGlobal		      0
      SuppressInRTW	      0
      IsVariantControlPrmInCondExpr 0
      IsVariantControlPrmInDimsExpr 0
      Value		      [0.0]
      Padding		      0
      Alignment		      -1
      InConstSection	      0
      InConstWithInitSection  0
      InModelRefGlobalSection 0
      WasAccessedAsVariable   0
      UseAccessFunctions      0
      UseAUTOSARFunctions     0
      IsLUTObject	      0
      IsBPObject	      0
      HasParamWrite	      0
      HasDescendantParamWrite 0
      IsSpecifiedAsNewStorageClass 0
    }
    Parameter {
      Identifier	      "R_DT0"
      LogicalSrc	      P0
      WorkspaceVarName	      "R_DT0"
      Protected		      no
      Value		      SLData(0)
      ContainerCGTypeIdx      34
      IsGlobal		      1
      ReferencedBy	      Matrix(1,4)
[[0, -1, 15, 5];]
      GraphicalRef	      Matrix(1,2)
[[0, 5];]
      GraphicalSource	      [-1, -1]
      OwnerSysIdx	      [0, -1]
      VarGroupIdx	      [2, 0]
      WasAccessedAsVariable   1
    }
    Parameter {
      Identifier	      "R_TA0"
      LogicalSrc	      P1
      WorkspaceVarName	      "R_TA0"
      Protected		      no
      Value		      SLData(1)
      ContainerCGTypeIdx      34
      IsGlobal		      1
      ReferencedBy	      Matrix(1,4)
[[0, -1, 15, 0];]
      GraphicalRef	      Matrix(1,2)
[[0, 0];]
      GraphicalSource	      [-1, -1]
      OwnerSysIdx	      [0, -1]
      VarGroupIdx	      [2, 1]
      WasAccessedAsVariable   1
    }
    Parameter {
      Identifier	      "alpha_A0"
      LogicalSrc	      P2
      WorkspaceVarName	      "alpha_A0"
      Protected		      no
      Value		      SLData(2)
      ContainerCGTypeIdx      34
      IsGlobal		      1
      ReferencedBy	      Matrix(1,4)
[[0, -1, 15, 3];]
      GraphicalRef	      Matrix(1,2)
[[0, 3];]
      GraphicalSource	      [-1, -1]
      OwnerSysIdx	      [0, -1]
      VarGroupIdx	      [2, 2]
      WasAccessedAsVariable   1
    }
    Parameter {
      Identifier	      "alpha_D0"
      LogicalSrc	      P3
      WorkspaceVarName	      "alpha_D0"
      Protected		      no
      Value		      SLData(3)
      ContainerCGTypeIdx      34
      IsGlobal		      1
      ReferencedBy	      Matrix(1,4)
[[0, -1, 15, 4];]
      GraphicalRef	      Matrix(1,2)
[[0, 4];]
      GraphicalSource	      [-1, -1]
      OwnerSysIdx	      [0, -1]
      VarGroupIdx	      [2, 3]
      WasAccessedAsVariable   1
    }
    Parameter {
      Identifier	      "alpha_T0"
      LogicalSrc	      P4
      WorkspaceVarName	      "alpha_T0"
      Protected		      no
      Value		      SLData(3)
      ContainerCGTypeIdx      34
      IsGlobal		      1
      ReferencedBy	      Matrix(1,4)
[[0, -1, 15, 2];]
      GraphicalRef	      Matrix(1,2)
[[0, 2];]
      GraphicalSource	      [-1, -1]
      OwnerSysIdx	      [0, -1]
      VarGroupIdx	      [2, 4]
      WasAccessedAsVariable   1
    }
    Parameter {
      Identifier	      "theta_DT0"
      LogicalSrc	      P5
      WorkspaceVarName	      "theta_DT0"
      Protected		      no
      Value		      SLData(4)
      ContainerCGTypeIdx      34
      IsGlobal		      1
      ReferencedBy	      Matrix(1,4)
[[0, -1, 15, 6];]
      GraphicalRef	      Matrix(1,2)
[[0, 6];]
      GraphicalSource	      [-1, -1]
      OwnerSysIdx	      [0, -1]
      VarGroupIdx	      [2, 5]
      WasAccessedAsVariable   1
    }
    Parameter {
      Identifier	      "theta_TA0"
      LogicalSrc	      P6
      WorkspaceVarName	      "theta_TA0"
      Protected		      no
      Value		      SLData(5)
      ContainerCGTypeIdx      34
      IsGlobal		      1
      ReferencedBy	      Matrix(1,4)
[[0, -1, 15, 1];]
      GraphicalRef	      Matrix(1,2)
[[0, 1];]
      GraphicalSource	      [-1, -1]
      OwnerSysIdx	      [0, -1]
      VarGroupIdx	      [2, 6]
      WasAccessedAsVariable   1
    }
    Parameter {
      Identifier	      "xT0"
      LogicalSrc	      P7
      WorkspaceVarName	      "xT0"
      Protected		      no
      Value		      SLData(6)
      ContainerCGTypeIdx      34
      IsGlobal		      1
      ReferencedBy	      Matrix(1,4)
[[0, -1, 15, 7];]
      GraphicalRef	      Matrix(1,2)
[[0, 7];]
      GraphicalSource	      [-1, -1]
      OwnerSysIdx	      [0, -1]
      VarGroupIdx	      [2, 7]
      WasAccessedAsVariable   1
    }
    Parameter {
      Identifier	      "yT0"
      LogicalSrc	      P8
      WorkspaceVarName	      "yT0"
      Protected		      no
      Value		      SLData(7)
      ContainerCGTypeIdx      34
      IsGlobal		      1
      ReferencedBy	      Matrix(1,4)
[[0, -1, 15, 8];]
      GraphicalRef	      Matrix(1,2)
[[0, 8];]
      GraphicalSource	      [-1, -1]
      OwnerSysIdx	      [0, -1]
      VarGroupIdx	      [2, 8]
      WasAccessedAsVariable   1
    }
  }
  TestPointedBlockParametersLogicalSrc []
  TestPointedModelArgumentsLogicalSrc []
  InsertedHiddenBlocks {
    NumInsertedHiddenBlocks 0
  }
  CustomStorageClasses {
    NumCustomStorageClasses 0
  }
  DataObjectUsage {
    NumFiles		    [5]
    File {
      Name		      "dummy"
      Type		      "source"
      IsCustom		      "no"
    }
    File {
      Name		      "dummy"
      Type		      "header"
      IsCustom		      "no"
    }
    File {
      Name		      "dummy_data"
      Type		      "source"
      IsCustom		      "no"
    }
    File {
      Name		      "dummy_types"
      Type		      "header"
      IsCustom		      "no"
    }
    File {
      Name		      "dummy_private"
      Type		      "header"
      IsCustom		      "no"
    }
    NumDataObjects	    [0]
    NumSignalObjects	    [0]
    FirstSignalObjectIdx    [0]
    NumParameterObjects	    [0]
    FirstParameterObjectIdx [0]
    NumStateObjects	    [0]
    FirstStateObjectIdx	    [0]
    DataObjectSymbols {
    }
    UsageCheckError {
    }
  }
  NumSubsystems		  0
  NumModelReferenceBlocksInModel 0
  NumModelReferenceBlocks 0
  MsgUsingIRBasedCG	  1
  MsgAcrossModel	  0
  ModelSupportsMultipleExecInstances 1
  ModelHasStateInsideForEachSS 0
  InterfaceDefaults {
    NumCanonicalPrmArgDefs  0
    CacheCanonicalPrmInStart 0
    NumCanonicalDWorkArgDefs 0
  }
  InstanceCacheDefaults {
    StartHeader		    ""
    VirtualOutportStartHeader ""
    SetupRuntimeResourcesHeader	""
    InitializeHeader	    ""
    SystemInitializeHeader  ""
    SystemResetHeader	    ""
    OutputHeader	    ""
    UpdateHeader	    ""
    DerivativeHeader	    ""
    ProjectionHeader	    ""
    ForcingFunctionHeader   ""
    MassMatrixHeader	    ""
    ZeroCrossingHeader	    ""
    EnableHeader	    ""
    DisableHeader	    ""
    FinalizeDimsHeader	    ""
    SetDimsHeader	    ""
    CleanupRuntimeResourcesHeader ""
    TerminateHeader	    ""
    ModelInitializeHeader   ""
    ModelPrevZCStateInitHeader ""
    ModelExternalOutputInitHeader ""
    ModelExternalInputInitHeader ""
    ModelInitializeSizesHeader ""
    ModelConstructorHeader  ""
    ModelVariantParamInitHeader	""
    ConstCodeHeader	    ""
    OpaqueTypeConstructHeader ""
    OpaqueTypeDestructHeader ""
    OpaqueTypeDestructForMemsetHeader ""
    OutputUpdateHeader	    ""
    StartBody		    ""
    VirtualOutportStartBody ""
    SetupRuntimeResourcesBody ""
    InitializeBody	    ""
    SystemInitializeBody    ""
    SystemResetBody	    ""
    OutputBody		    ""
    UpdateBody		    ""
    DerivativeBody	    ""
    ProjectionBody	    ""
    ForcingFunctionBody	    ""
    MassMatrixBody	    ""
    ZeroCrossingBody	    ""
    EnableBody		    ""
    DisableBody		    ""
    FinalizeDimsBody	    ""
    SetDimsBody		    ""
    CleanupRuntimeResourcesBody	""
    TerminateBody	    ""
    ModelInitializeBody	    ""
    ModelPrevZCStateInitBody ""
    ModelExternalOutputInitBody	""
    ModelExternalInputInitBody ""
    ModelInitializeSizesBody ""
    ModelConstructorBody    ""
    ModelVariantParamInitBody ""
    ConstCodeBody	    ""
    OpaqueTypeConstructBody ""
    OpaqueTypeDestructBody  ""
    OpaqueTypeDestructForMemsetBody ""
    OutputUpdateBody	    ""
    StartTrailer	    ""
    VirtualOutportStartTrailer ""
    SetupRuntimeResourcesTrailer ""
    InitializeTrailer	    ""
    SystemInitializeTrailer ""
    SystemResetTrailer	    ""
    OutputTrailer	    ""
    UpdateTrailer	    ""
    DerivativeTrailer	    ""
    ProjectionTrailer	    ""
    ForcingFunctionTrailer  ""
    MassMatrixTrailer	    ""
    ZeroCrossingTrailer	    ""
    EnableTrailer	    ""
    DisableTrailer	    ""
    FinalizeDimsTrailer	    ""
    SetDimsTrailer	    ""
    CleanupRuntimeResourcesTrailer ""
    TerminateTrailer	    ""
    ModelInitializeTrailer  ""
    ModelPrevZCStateInitTrailer	""
    ModelExternalOutputInitTrailer ""
    ModelExternalInputInitTrailer ""
    ModelInitializeSizesTrailer	""
    ModelConstructorTrailer ""
    ModelVariantParamInitTrailer ""
    ConstCodeTrailer	    ""
    OpaqueTypeConstructTrailer ""
    OpaqueTypeDestructTrailer ""
    OpaqueTypeDestructForMemsetTrailer ""
    OutputUpdateTrailer	    ""
    StartCacheAssert	    0
    VirtualOutportStartCacheAssert 0
    SetupRuntimeResourcesCacheAssert 0
    InitializeCacheAssert   0
    SystemInitializeCacheAssert	0
    SystemResetCacheAssert  0
    OutputCacheAssert	    0
    UpdateCacheAssert	    0
    DerivativeCacheAssert   0
    ProjectionCacheAssert   0
    ForcingFunctionCacheAssert 0
    MassMatrixCacheAssert   0
    ZeroCrossingCacheAssert 0
    EnableCacheAssert	    0
    DisableCacheAssert	    0
    FinalizeDimsCacheAssert 0
    SetDimsCacheAssert	    0
    CleanupRuntimeResourcesCacheAssert 0
    TerminateCacheAssert    0
    ModelInitializeCacheAssert 0
    ModelPrevZCStateInitCacheAssert 0
    ModelExternalOutputInitCacheAssert 0
    ModelExternalInputInitCacheAssert 0
    ModelInitializeSizesCacheAssert 0
    ModelConstructorCacheAssert	0
    ModelVariantParamInitCacheAssert 0
    ConstCodeCacheAssert    0
    OpaqueTypeConstructCacheAssert 0
    OpaqueTypeDestructCacheAssert 0
    OpaqueTypeDestructForMemsetCacheAssert 0
    OutputUpdateCacheAssert 0
    CachedStartFcn	    ""
    CachedVirtualOutportStartFcn ""
    CachedSetupRuntimeResourcesFcn ""
    CachedInitializeFcn	    ""
    CachedSystemInitializeFcn ""
    CachedSystemResetFcn    ""
    CachedOutputFcn	    ""
    CachedUpdateFcn	    ""
    CachedDerivativeFcn	    ""
    CachedProjectionFcn	    ""
    CachedForcingFunctionFcn ""
    CachedMassMatrixFcn	    ""
    CachedZeroCrossingFcn   ""
    CachedEnableFcn	    ""
    CachedDisableFcn	    ""
    CachedFinalizeDimsFcn   ""
    CachedSetDimsFcn	    ""
    CachedCleanupRuntimeResourcesFcn ""
    CachedTerminateFcn	    ""
    CachedModelInitializeFcn ""
    CachedModelPrevZCStateInitFcn ""
    CachedModelExternalOutputInitFcn ""
    CachedModelExternalInputInitFcn ""
    CachedModelInitializeSizesFcn ""
    CachedModelConstructorFcn ""
    CachedModelVariantParamInitFcn ""
    CachedConstCodeFcn	    ""
    CachedOpaqueTypeConstructFcn ""
    CachedOpaqueTypeDestructFcn	""
    CachedOpaqueTypeDestructForMemsetFcn ""
    CachedOutputUpdateFcn   ""
    CachedStartSSVars	    ""
    CachedVirtualOutportStartSSVars ""
    CachedSetupRuntimeResourcesSSVars ""
    CachedInitializeSSVars  ""
    CachedSystemInitializeSSVars ""
    CachedSystemResetSSVars ""
    CachedOutputSSVars	    ""
    CachedUpdateSSVars	    ""
    CachedDerivativeSSVars  ""
    CachedProjectionSSVars  ""
    CachedForcingFunctionSSVars	""
    CachedMassMatrixSSVars  ""
    CachedZeroCrossingSSVars ""
    CachedEnableSSVars	    ""
    CachedDisableSSVars	    ""
    CachedFinalizeDimsSSVars ""
    CachedSetDimsSSVars	    ""
    CachedCleanupRuntimeResourcesSSVars	""
    CachedTerminateSSVars   ""
    CachedModelInitializeSSVars	""
    CachedModelPrevZCStateInitSSVars ""
    CachedModelExternalOutputInitSSVars	""
    CachedModelExternalInputInitSSVars ""
    CachedModelInitializeSizesSSVars ""
    CachedModelConstructorSSVars ""
    CachedModelVariantParamInitSSVars ""
    CachedConstCodeSSVars   ""
    CachedOpaqueTypeConstructSSVars ""
    CachedOpaqueTypeDestructSSVars ""
    CachedOpaqueTypeDestructForMemsetSSVars ""
    CachedOutputUpdateSSVars ""
    CachedStartGlobalVars   ""
    CachedVirtualOutportStartGlobalVars	""
    CachedSetupRuntimeResourcesGlobalVars ""
    CachedInitializeGlobalVars ""
    CachedSystemInitializeGlobalVars ""
    CachedSystemResetGlobalVars	""
    CachedOutputGlobalVars  ""
    CachedUpdateGlobalVars  ""
    CachedDerivativeGlobalVars ""
    CachedProjectionGlobalVars ""
    CachedForcingFunctionGlobalVars ""
    CachedMassMatrixGlobalVars ""
    CachedZeroCrossingGlobalVars ""
    CachedEnableGlobalVars  ""
    CachedDisableGlobalVars ""
    CachedFinalizeDimsGlobalVars ""
    CachedSetDimsGlobalVars ""
    CachedCleanupRuntimeResourcesGlobalVars ""
    CachedTerminateGlobalVars ""
    CachedModelInitializeGlobalVars ""
    CachedModelPrevZCStateInitGlobalVars ""
    CachedModelExternalOutputInitGlobalVars ""
    CachedModelExternalInputInitGlobalVars ""
    CachedModelInitializeSizesGlobalVars ""
    CachedModelConstructorGlobalVars ""
    CachedModelVariantParamInitGlobalVars ""
    CachedConstCodeGlobalVars ""
    CachedOpaqueTypeConstructGlobalVars	""
    CachedOpaqueTypeDestructGlobalVars ""
    CachedOpaqueTypeDestructForMemsetGlobalVars	""
    CachedOutputUpdateGlobalVars ""
    CachedStartLocalBO	    ""
    CachedVirtualOutportStartLocalBO ""
    CachedSetupRuntimeResourcesLocalBO ""
    CachedInitializeLocalBO ""
    CachedSystemInitializeLocalBO ""
    CachedSystemResetLocalBO ""
    CachedOutputLocalBO	    ""
    CachedUpdateLocalBO	    ""
    CachedDerivativeLocalBO ""
    CachedProjectionLocalBO ""
    CachedForcingFunctionLocalBO ""
    CachedMassMatrixLocalBO ""
    CachedZeroCrossingLocalBO ""
    CachedEnableLocalBO	    ""
    CachedDisableLocalBO    ""
    CachedFinalizeDimsLocalBO ""
    CachedSetDimsLocalBO    ""
    CachedCleanupRuntimeResourcesLocalBO ""
    CachedTerminateLocalBO  ""
    CachedModelInitializeLocalBO ""
    CachedModelPrevZCStateInitLocalBO ""
    CachedModelExternalOutputInitLocalBO ""
    CachedModelExternalInputInitLocalBO	""
    CachedModelInitializeSizesLocalBO ""
    CachedModelConstructorLocalBO ""
    CachedModelVariantParamInitLocalBO ""
    CachedConstCodeLocalBO  ""
    CachedOpaqueTypeConstructLocalBO ""
    CachedOpaqueTypeDestructLocalBO ""
    CachedOpaqueTypeDestructForMemsetLocalBO ""
    CachedOutputUpdateLocalBO ""
    CachedStartLocalVars    ""
    CachedVirtualOutportStartLocalVars ""
    CachedSetupRuntimeResourcesLocalVars ""
    CachedInitializeLocalVars ""
    CachedSystemInitializeLocalVars ""
    CachedSystemResetLocalVars ""
    CachedOutputLocalVars   ""
    CachedUpdateLocalVars   ""
    CachedDerivativeLocalVars ""
    CachedProjectionLocalVars ""
    CachedForcingFunctionLocalVars ""
    CachedMassMatrixLocalVars ""
    CachedZeroCrossingLocalVars	""
    CachedEnableLocalVars   ""
    CachedDisableLocalVars  ""
    CachedFinalizeDimsLocalVars	""
    CachedSetDimsLocalVars  ""
    CachedCleanupRuntimeResourcesLocalVars ""
    CachedTerminateLocalVars ""
    CachedModelInitializeLocalVars ""
    CachedModelPrevZCStateInitLocalVars	""
    CachedModelExternalOutputInitLocalVars ""
    CachedModelExternalInputInitLocalVars ""
    CachedModelInitializeSizesLocalVars	""
    CachedModelConstructorLocalVars ""
    CachedModelVariantParamInitLocalVars ""
    CachedConstCodeLocalVars ""
    CachedOpaqueTypeConstructLocalVars ""
    CachedOpaqueTypeDestructLocalVars ""
    CachedOpaqueTypeDestructForMemsetLocalVars ""
    CachedOutputUpdateLocalVars	""
    CachedStartProfileDeclsCode	""
    CachedVirtualOutportStartProfileDeclsCode ""
    CachedSetupRuntimeResourcesProfileDeclsCode	""
    CachedInitializeProfileDeclsCode ""
    CachedSystemInitializeProfileDeclsCode ""
    CachedSystemResetProfileDeclsCode ""
    CachedOutputProfileDeclsCode ""
    CachedUpdateProfileDeclsCode ""
    CachedDerivativeProfileDeclsCode ""
    CachedProjectionProfileDeclsCode ""
    CachedForcingFunctionProfileDeclsCode ""
    CachedMassMatrixProfileDeclsCode ""
    CachedZeroCrossingProfileDeclsCode ""
    CachedEnableProfileDeclsCode ""
    CachedDisableProfileDeclsCode ""
    CachedFinalizeDimsProfileDeclsCode ""
    CachedSetDimsProfileDeclsCode ""
    CachedCleanupRuntimeResourcesProfileDeclsCode ""
    CachedTerminateProfileDeclsCode ""
    CachedModelInitializeProfileDeclsCode ""
    CachedModelPrevZCStateInitProfileDeclsCode ""
    CachedModelExternalOutputInitProfileDeclsCode ""
    CachedModelExternalInputInitProfileDeclsCode ""
    CachedModelInitializeSizesProfileDeclsCode ""
    CachedModelConstructorProfileDeclsCode ""
    CachedModelVariantParamInitProfileDeclsCode	""
    CachedConstCodeProfileDeclsCode ""
    CachedOpaqueTypeConstructProfileDeclsCode ""
    CachedOpaqueTypeDestructProfileDeclsCode ""
    CachedOpaqueTypeDestructForMemsetProfileDeclsCode ""
    CachedOutputUpdateProfileDeclsCode ""
    CachedStartProfileStartCode	""
    CachedVirtualOutportStartProfileStartCode ""
    CachedSetupRuntimeResourcesProfileStartCode	""
    CachedInitializeProfileStartCode ""
    CachedSystemInitializeProfileStartCode ""
    CachedSystemResetProfileStartCode ""
    CachedOutputProfileStartCode ""
    CachedUpdateProfileStartCode ""
    CachedDerivativeProfileStartCode ""
    CachedProjectionProfileStartCode ""
    CachedForcingFunctionProfileStartCode ""
    CachedMassMatrixProfileStartCode ""
    CachedZeroCrossingProfileStartCode ""
    CachedEnableProfileStartCode ""
    CachedDisableProfileStartCode ""
    CachedFinalizeDimsProfileStartCode ""
    CachedSetDimsProfileStartCode ""
    CachedCleanupRuntimeResourcesProfileStartCode ""
    CachedTerminateProfileStartCode ""
    CachedModelInitializeProfileStartCode ""
    CachedModelPrevZCStateInitProfileStartCode ""
    CachedModelExternalOutputInitProfileStartCode ""
    CachedModelExternalInputInitProfileStartCode ""
    CachedModelInitializeSizesProfileStartCode ""
    CachedModelConstructorProfileStartCode ""
    CachedModelVariantParamInitProfileStartCode	""
    CachedConstCodeProfileStartCode ""
    CachedOpaqueTypeConstructProfileStartCode ""
    CachedOpaqueTypeDestructProfileStartCode ""
    CachedOpaqueTypeDestructForMemsetProfileStartCode ""
    CachedOutputUpdateProfileStartCode ""
    CachedStartProfileEndCode ""
    CachedVirtualOutportStartProfileEndCode ""
    CachedSetupRuntimeResourcesProfileEndCode ""
    CachedInitializeProfileEndCode ""
    CachedSystemInitializeProfileEndCode ""
    CachedSystemResetProfileEndCode ""
    CachedOutputProfileEndCode ""
    CachedUpdateProfileEndCode ""
    CachedDerivativeProfileEndCode ""
    CachedProjectionProfileEndCode ""
    CachedForcingFunctionProfileEndCode	""
    CachedMassMatrixProfileEndCode ""
    CachedZeroCrossingProfileEndCode ""
    CachedEnableProfileEndCode ""
    CachedDisableProfileEndCode	""
    CachedFinalizeDimsProfileEndCode ""
    CachedSetDimsProfileEndCode	""
    CachedCleanupRuntimeResourcesProfileEndCode	""
    CachedTerminateProfileEndCode ""
    CachedModelInitializeProfileEndCode	""
    CachedModelPrevZCStateInitProfileEndCode ""
    CachedModelExternalOutputInitProfileEndCode	""
    CachedModelExternalInputInitProfileEndCode ""
    CachedModelInitializeSizesProfileEndCode ""
    CachedModelConstructorProfileEndCode ""
    CachedModelVariantParamInitProfileEndCode ""
    CachedConstCodeProfileEndCode ""
    CachedOpaqueTypeConstructProfileEndCode ""
    CachedOpaqueTypeDestructProfileEndCode ""
    CachedOpaqueTypeDestructForMemsetProfileEndCode ""
    CachedOutputUpdateProfileEndCode ""
    Output0Fcn		    ""
    Update0Fcn		    ""
    OutputUpdate0Fcn	    ""
    CachedConstCodeLocalVars ""
    CachedSubFunctions	    ""
    CachedStateflowFcnCode  ""
    SystemIncludes	    ""
    UtilityIncludes	    ""
    CustomIncludes	    ""
    SharedTypeIncludes	    ""
    SystemSharedDataIncludes ""
    SharedConstantsExterns  ""
    RLSConstantDecl	    ""
    SystemTypeDefs	    ""
    SystemFcnPrototype	    ""
    SystemMemberPrototype   ""
    EncapSystemFcnPrototype ""
    NeedTIDInOutput	    0
    NeedTIDInUpdate	    0
    NeedCPIInOutputUpdate   0
    ForceOutputUpdateFcn    0
    InstanceCached	    0
    InstanceTerminateCached 0
    InstanceDumped	    0
    InstanceHeaderDumped    0
    InstanceNonEmpty	    0
    InstanceTerminateNonEmpty 0
    NeedMathLibrary	    0
    SystemCached	    0
    SystemNonEmpty	    0
    SystemTerminateCached   0
    SystemTerminateNonEmpty 0
    SystemDumped	    0
  }
  BlockIOArgDefDefaults {
    ArgSrc		    LB0
    FirstLocation	    0
    NumFlatFields	    0
  }
  ConstBlockIOArgDefDefaults {
    ArgSrc		    LC0
    FirstLocation	    0
    NumFlatFields	    0
  }
  ParameterArgDefDefaults {
    ArgSrc		    LP0
    FirstLocation	    0
    NumFlatFields	    0
    PassthroughSystemIdx    -1
  }
  DWorkArgDefDefaults {
    ArgSrc		    LW0
    FirstLocation	    0
    NumFlatFields	    0
  }
  LocalSDWorkArgDefDefaults {
    ArgSrc		    unknown
    FirstLocation	    0
    NumFlatFields	    0
  }
  ContStatesArgDefDefaults {
    ArgSrc		    LX0
    FirstLocation	    0
    NumFlatFields	    0
  }
  ContStatesDerivativeArgDefDefaults {
    ArgSrc		    LDX0
  }
  ContStatesDisabledArgDefDefaults {
    ArgSrc		    LXDI0
  }
  ContStatesAbsoluteToleranceArgDefDefaults {
    ArgSrc		    LXAT0
  }
  ContStatesPerturbMinArgDefDefaults {
    ArgSrc		    LXPTMIN0
  }
  ContStatesPerturbMaxArgDefDefaults {
    ArgSrc		    LXPTMAX0
  }
  NonsampledZCArgDefDefaults {
    ArgSrc		    LZ0
    FirstLocation	    0
    NumFlatFields	    0
  }
  ZCEventArgDefDefaults {
    ArgSrc		    LZE0
    FirstLocation	    0
    NumFlatFields	    0
  }
  ZCSVArgDefDefaults {
    ArgSrc		    LZ0
    FirstLocation	    0
    NumFlatFields	    0
  }
  LocalBlockIODefDefaults {
    ArgSrc		    LB0
    FirstLocation	    0
    NumFlatFields	    0
  }
  ExternBlockIODefDefaults {
    ArgSrc		    unknown
    FirstLocation	    0
    NumFlatFields	    0
  }
  RTMArgDefDefaults {
    ArgSrc		    RTM
  }
  SystemDefaults {
    HasDWorkArg		    0
    HasBlockIOArg	    0
    HasConstBlockIOArg	    0
    HasParametersArg	    0
    HasZCEventArg	    0
    HasCStatesArg	    0
    HasPeriodicCStatesArg   0
    HasCStatesDerivArg	    0
    HasContStatesDisabledArg 0
    HasContStatesAbsoluteToleranceArg 0
    HasContStatesPerturbMinArg 0
    HasContStatesPerturbMaxArg 0
    HasMassMatrixGlobalArg  0
    HasNonSampledZCArg	    0
    HasZCSignalValueArg	    0
    TIDArgAddedInTLC	    0
    DeletedInIR		    0
    IsCondExec		    0
    StandaloneSubsystem	    0
    LivesInStandaloneSS	    [0]
    StandaloneParentSysIdx  [-1]
    AllOutputsCanonical	    0
    ForEachSubsystem	    0
    NumImplicitIter	    1
    HasBlockRunInSimulinkForAccel 0
    rtPExpanded		    0
    HasRTWUserData	    0
    StartMethodHasUserData  0
    VirtualOutportStartMethodHasUserData 0
    SetupRuntimeResourcesMethodHasUserData 0
    InitializeMethodHasUserData	0
    SystemInitializeMethodHasUserData 0
    SystemResetMethodHasUserData 0
    OutputMethodHasUserData 0
    UpdateMethodHasUserData 0
    DerivativeMethodHasUserData	0
    ProjectionMethodHasUserData	0
    ForcingFunctionMethodHasUserData 0
    MassMatrixMethodHasUserData	0
    ZeroCrossingMethodHasUserData 0
    EnableMethodHasUserData 0
    DisableMethodHasUserData 0
    FinalizeDimsMethodHasUserData 0
    SetDimsMethodHasUserData 0
    CleanupRuntimeResourcesMethodHasUserData 0
    TerminateMethodHasUserData 0
    ModelInitializeMethodHasUserData 0
    ModelPrevZCStateInitMethodHasUserData 0
    ModelExternalOutputInitMethodHasUserData 0
    ModelExternalInputInitMethodHasUserData 0
    ModelInitializeSizesMethodHasUserData 0
    ModelConstructorMethodHasUserData 0
    ModelVariantParamInitMethodHasUserData 0
    ConstCodeMethodHasUserData 0
    OpaqueTypeConstructMethodHasUserData 0
    OpaqueTypeDestructMethodHasUserData	0
    OpaqueTypeDestructForMemsetMethodHasUserData 0
    OutputUpdateMethodHasUserData 0
    StartUserDataTLCInserted 0
    VirtualOutportStartUserDataTLCInserted 0
    SetupRuntimeResourcesUserDataTLCInserted 0
    InitializeUserDataTLCInserted 0
    SystemInitializeUserDataTLCInserted	0
    SystemResetUserDataTLCInserted 0
    OutputUserDataTLCInserted 0
    UpdateUserDataTLCInserted 0
    DerivativeUserDataTLCInserted 0
    ProjectionUserDataTLCInserted 0
    ForcingFunctionUserDataTLCInserted 0
    MassMatrixUserDataTLCInserted 0
    ZeroCrossingUserDataTLCInserted 0
    EnableUserDataTLCInserted 0
    DisableUserDataTLCInserted 0
    FinalizeDimsUserDataTLCInserted 0
    SetDimsUserDataTLCInserted 0
    CleanupRuntimeResourcesUserDataTLCInserted 0
    TerminateUserDataTLCInserted 0
    ModelInitializeUserDataTLCInserted 0
    ModelPrevZCStateInitUserDataTLCInserted 0
    ModelExternalOutputInitUserDataTLCInserted 0
    ModelExternalInputInitUserDataTLCInserted 0
    ModelInitializeSizesUserDataTLCInserted 0
    ModelConstructorUserDataTLCInserted	0
    ModelVariantParamInitUserDataTLCInserted 0
    ConstCodeUserDataTLCInserted 0
    OpaqueTypeConstructUserDataTLCInserted 0
    OpaqueTypeDestructUserDataTLCInserted 0
    OpaqueTypeDestructForMemsetUserDataTLCInserted 0
    OutputUpdateUserDataTLCInserted 0
    SystemInlineVariantPreprocessorCondition ""
    NetInlineVariantPreprocessorInstanceConditions ""
    CurrentTID		    -1
    GeneratingSubFunctions  0
    ArgumentReplacements    []
  }
  CanonicalPrmArgDefDefaults {
    OriginalDataTypeIdx	    0
    CGTypeIdx		    33
    IsUsed		    yes
    DeclareAsPointer	    no
  }
  NumSystems		  1
  System {
    Type		    "root"
    Name		    "<Root>"
    Identifier		    "dummy"
    RTWSystemCode	    2
    IsService		    0
    IsGlobal		    0
    IsMultiInstanceSLFcn    0
    IsModelScopedSLFcn	    0
    IsConstUncalledFunction no
    IsRateGroupedSLFcn	    0
    IsServiceSLFcn	    0
    Synthesized		    0
    SIDCommentName	    "'dummy'"
    CrossNoArgFcnBound	    0
    ContainsNonreusedFcn    0
    ForceNonInline	    0
    SystemIdx		    0
    SL_SystemIdx	    0
    BlockIOVarGroupIndex    [0]
    DWorkVarGroupIndex	    [1]
    ParameterVarGroupIndex  [2]
    ContStatesVarGroupIndex [3]
    ContStatesDisabledVarGroupIndex [4]
    ContStatesDerivativeVarGroupIndex [5]
    ContStatesAbsoluteToleranceVarGroupIndex [6]
    ContStatesPerturbMinVarGroupIndex [7]
    ContStatesPerturbMaxVarGroupIndex [8]
    HStructDeclSystemIdx    0
    ReusedParentSystemIdx   0
    NonInlinedParentSystemIdx 0
    SystemNamespaceFlag	    0
    NumHStructChildSystems  0
    NumChildSystems	    0
    Interface {
      NumCanonicalInputArgDefs 0
      BlockIOArgDef {
	NumFlatFields		10
      }
      ConstBlockIOArgDef {
      }
      NumCanonicalOutputArgDefs	0
      ParameterArgDef {
	NumFlatFields		9
      }
      DWorkArgDef {
	NumFlatFields		18
      }
      LocalSDWorkArgDef {
	FirstLocation		18
      }
      ContStatesArgDef {
	NumFlatFields		9
      }
      ContStatesDerivativeArgDef {
      }
      ContStatesDisabledArgDef {
      }
      ContStatesAbsoluteToleranceArgDef {
      }
      ContStatesPerturbMinArgDef {
      }
      ContStatesPerturbMaxArgDef {
      }
      NonsampledZCArgDef {
      }
      ZCEventArgDef {
      }
      ZCSVArgDef {
      }
      RTMArgDef {
      }
    }
    Variables {
      LocalBlockIODef {
	NumFlatFields		5
      }
      ExternBlockIODef {
      }
    }
    RunFcnCallSSInMinorStep no
    TriggerBlkIdx	    -1
    TriggerBlkReset	    0
    StatesCanReset	    no
    GuardAgainstStateReset  no
    NumChildPrmArgs	    0
    NumZCEvents		    0
    CGIRModuleIdx	    0
    FileNameOwnerIdx	    0
    IncludedChildSystemIdx  []
    IncludedReusableParentSystemIdx []
    IncludedReusableParentHeaderFiles []
    NumIncludedModelReference 0
    SystemSourceFileName    "dummy"
    SystemHeaderFileName    "dummy"
    NumBlocks		    16
    NumVirtualOutportBlocks 0
    Block {
      Type		      ToFile
      UseTLC		      1
      TLCBlockSID	      "dummy:24"
      BlockIdx		      [0, 0, 0]
      SL_BlockIdx	      1
      GrSrc		      [0, 15]
      ExprCommentInfo {
      }
      ExprCommentSrcIdx {
      }
      Name		      "<Root>/To File1"
      Identifier	      "nn5okqsqiv"
      TID		      0
      PID		      -1
      firstEntryOfTsMapIsGCD  yes
      NeedAbsoluteTime	      yes
      IWork		      [2, 9]
      PWork		      [1, 0]
      NumDWork		      2
      DWork {
	BlockDWorkIdx		0
	FirstRootIdx		9
	Name			"IWORK"
      }
      DWork {
	BlockDWorkIdx		1
	FirstRootIdx		0
	Name			"PWORK"
      }
      RollRegions	      [0]
      NumDataInputPorts	      1
      DataInputPort {
	SignalSrc		[b0]
	SignalRegion		[0@1]
	CGTypeIdx		0
      }
      NumDataOutputPorts      0
      NumIWorkDefines	      2
      IWorkDefine {
	Name			"Count"
	Width			1
	StartIndex		0
      }
      IWorkDefine {
	Name			"Decimation"
	Width			1
	StartIndex		1
      }
      NumPWorkDefines	      1
      PWorkDefine {
	Name			"FilePtr"
	Width			1
	StartIndex		0
      }
      ParamSettings {
	Filename		"R_TA.mat"
	MatrixName		"R_TA"
	Decimation		1
	SaveFormat		0
	useHDF5			1
	SeedFileMATFileName	"/home/dhruv/Documents/Projects/TAD/Final_simulations/slprj/raccel/dummy/tlc/to_file_seed_1"
	SeedFileBufferName	"lgtec4nwit"
	SeedFileBufferLenName	"efv0rt4izx"
	SignalName		""
	LinearInterpolation	[1]
      }
      VariantCondition	      ""
      SystemInlineVariantPreprocessorCondition ""
    }
    Block {
      Type		      ToFile
      UseTLC		      1
      TLCBlockSID	      "dummy:33"
      BlockIdx		      [0, 0, 1]
      SL_BlockIdx	      3
      GrSrc		      [0, 16]
      ExprCommentInfo {
      }
      ExprCommentSrcIdx {
      }
      Name		      "<Root>/To File2"
      Identifier	      "pixlnkoyym"
      TID		      0
      PID		      -1
      firstEntryOfTsMapIsGCD  yes
      NeedAbsoluteTime	      yes
      IWork		      [2, 10]
      PWork		      [1, 1]
      NumDWork		      2
      DWork {
	BlockDWorkIdx		0
	FirstRootIdx		10
	Name			"IWORK"
      }
      DWork {
	BlockDWorkIdx		1
	FirstRootIdx		1
	Name			"PWORK"
      }
      RollRegions	      [0]
      NumDataInputPorts	      1
      DataInputPort {
	SignalSrc		[b1]
	SignalRegion		[0@1]
	CGTypeIdx		0
      }
      NumDataOutputPorts      0
      NumIWorkDefines	      2
      IWorkDefine {
	Name			"Count"
	Width			1
	StartIndex		0
      }
      IWorkDefine {
	Name			"Decimation"
	Width			1
	StartIndex		1
      }
      NumPWorkDefines	      1
      PWorkDefine {
	Name			"FilePtr"
	Width			1
	StartIndex		0
      }
      ParamSettings {
	Filename		"theta_TA.mat"
	MatrixName		"theta_TA"
	Decimation		1
	SaveFormat		0
	useHDF5			1
	SeedFileMATFileName	"/home/dhruv/Documents/Projects/TAD/Final_simulations/slprj/raccel/dummy/tlc/to_file_seed_1"
	SeedFileBufferName	"lgtec4nwit"
	SeedFileBufferLenName	"efv0rt4izx"
	SignalName		""
	LinearInterpolation	[1]
      }
      VariantCondition	      ""
      SystemInlineVariantPreprocessorCondition ""
    }
    Block {
      Type		      ToFile
      UseTLC		      1
      TLCBlockSID	      "dummy:34"
      BlockIdx		      [0, 0, 2]
      SL_BlockIdx	      5
      GrSrc		      [0, 17]
      ExprCommentInfo {
      }
      ExprCommentSrcIdx {
      }
      Name		      "<Root>/To File3"
      Identifier	      "cm15d4suow"
      TID		      0
      PID		      -1
      firstEntryOfTsMapIsGCD  yes
      NeedAbsoluteTime	      yes
      IWork		      [2, 11]
      PWork		      [1, 2]
      NumDWork		      2
      DWork {
	BlockDWorkIdx		0
	FirstRootIdx		11
	Name			"IWORK"
      }
      DWork {
	BlockDWorkIdx		1
	FirstRootIdx		2
	Name			"PWORK"
      }
      RollRegions	      [0]
      NumDataInputPorts	      1
      DataInputPort {
	SignalSrc		[b2]
	SignalRegion		[0@1]
	CGTypeIdx		0
      }
      NumDataOutputPorts      0
      NumIWorkDefines	      2
      IWorkDefine {
	Name			"Count"
	Width			1
	StartIndex		0
      }
      IWorkDefine {
	Name			"Decimation"
	Width			1
	StartIndex		1
      }
      NumPWorkDefines	      1
      PWorkDefine {
	Name			"FilePtr"
	Width			1
	StartIndex		0
      }
      ParamSettings {
	Filename		"alpha_T.mat"
	MatrixName		"alpha_T"
	Decimation		1
	SaveFormat		0
	useHDF5			1
	SeedFileMATFileName	"/home/dhruv/Documents/Projects/TAD/Final_simulations/slprj/raccel/dummy/tlc/to_file_seed_1"
	SeedFileBufferName	"lgtec4nwit"
	SeedFileBufferLenName	"efv0rt4izx"
	SignalName		""
	LinearInterpolation	[1]
      }
      VariantCondition	      ""
      SystemInlineVariantPreprocessorCondition ""
    }
    Block {
      Type		      ToFile
      UseTLC		      1
      TLCBlockSID	      "dummy:35"
      BlockIdx		      [0, 0, 3]
      SL_BlockIdx	      7
      GrSrc		      [0, 18]
      ExprCommentInfo {
      }
      ExprCommentSrcIdx {
      }
      Name		      "<Root>/To File4"
      Identifier	      "ozz1rf23hg"
      TID		      0
      PID		      -1
      firstEntryOfTsMapIsGCD  yes
      NeedAbsoluteTime	      yes
      IWork		      [2, 12]
      PWork		      [1, 3]
      NumDWork		      2
      DWork {
	BlockDWorkIdx		0
	FirstRootIdx		12
	Name			"IWORK"
      }
      DWork {
	BlockDWorkIdx		1
	FirstRootIdx		3
	Name			"PWORK"
      }
      RollRegions	      [0]
      NumDataInputPorts	      1
      DataInputPort {
	SignalSrc		[b3]
	SignalRegion		[0@1]
	CGTypeIdx		0
      }
      NumDataOutputPorts      0
      NumIWorkDefines	      2
      IWorkDefine {
	Name			"Count"
	Width			1
	StartIndex		0
      }
      IWorkDefine {
	Name			"Decimation"
	Width			1
	StartIndex		1
      }
      NumPWorkDefines	      1
      PWorkDefine {
	Name			"FilePtr"
	Width			1
	StartIndex		0
      }
      ParamSettings {
	Filename		"alpha_A.mat"
	MatrixName		"alpha_A"
	Decimation		1
	SaveFormat		0
	useHDF5			1
	SeedFileMATFileName	"/home/dhruv/Documents/Projects/TAD/Final_simulations/slprj/raccel/dummy/tlc/to_file_seed_1"
	SeedFileBufferName	"lgtec4nwit"
	SeedFileBufferLenName	"efv0rt4izx"
	SignalName		""
	LinearInterpolation	[1]
      }
      VariantCondition	      ""
      SystemInlineVariantPreprocessorCondition ""
    }
    Block {
      Type		      ToFile
      UseTLC		      1
      TLCBlockSID	      "dummy:36"
      BlockIdx		      [0, 0, 4]
      SL_BlockIdx	      9
      GrSrc		      [0, 19]
      ExprCommentInfo {
      }
      ExprCommentSrcIdx {
      }
      Name		      "<Root>/To File5"
      Identifier	      "e5wegdr5ih"
      TID		      0
      PID		      -1
      firstEntryOfTsMapIsGCD  yes
      NeedAbsoluteTime	      yes
      IWork		      [2, 13]
      PWork		      [1, 4]
      NumDWork		      2
      DWork {
	BlockDWorkIdx		0
	FirstRootIdx		13
	Name			"IWORK"
      }
      DWork {
	BlockDWorkIdx		1
	FirstRootIdx		4
	Name			"PWORK"
      }
      RollRegions	      [0]
      NumDataInputPorts	      1
      DataInputPort {
	SignalSrc		[b4]
	SignalRegion		[0@1]
	CGTypeIdx		0
      }
      NumDataOutputPorts      0
      NumIWorkDefines	      2
      IWorkDefine {
	Name			"Count"
	Width			1
	StartIndex		0
      }
      IWorkDefine {
	Name			"Decimation"
	Width			1
	StartIndex		1
      }
      NumPWorkDefines	      1
      PWorkDefine {
	Name			"FilePtr"
	Width			1
	StartIndex		0
      }
      ParamSettings {
	Filename		"alpha_D.mat"
	MatrixName		"alpha_D"
	Decimation		1
	SaveFormat		0
	useHDF5			1
	SeedFileMATFileName	"/home/dhruv/Documents/Projects/TAD/Final_simulations/slprj/raccel/dummy/tlc/to_file_seed_1"
	SeedFileBufferName	"lgtec4nwit"
	SeedFileBufferLenName	"efv0rt4izx"
	SignalName		""
	LinearInterpolation	[1]
      }
      VariantCondition	      ""
      SystemInlineVariantPreprocessorCondition ""
    }
    Block {
      Type		      ToFile
      UseTLC		      1
      TLCBlockSID	      "dummy:37"
      BlockIdx		      [0, 0, 5]
      SL_BlockIdx	      11
      GrSrc		      [0, 20]
      ExprCommentInfo {
      }
      ExprCommentSrcIdx {
      }
      Name		      "<Root>/To File6"
      Identifier	      "ndhcj0xrj0"
      TID		      0
      PID		      -1
      firstEntryOfTsMapIsGCD  yes
      NeedAbsoluteTime	      yes
      IWork		      [2, 14]
      PWork		      [1, 5]
      NumDWork		      2
      DWork {
	BlockDWorkIdx		0
	FirstRootIdx		14
	Name			"IWORK"
      }
      DWork {
	BlockDWorkIdx		1
	FirstRootIdx		5
	Name			"PWORK"
      }
      RollRegions	      [0]
      NumDataInputPorts	      1
      DataInputPort {
	SignalSrc		[b5]
	SignalRegion		[0@1]
	CGTypeIdx		0
      }
      NumDataOutputPorts      0
      NumIWorkDefines	      2
      IWorkDefine {
	Name			"Count"
	Width			1
	StartIndex		0
      }
      IWorkDefine {
	Name			"Decimation"
	Width			1
	StartIndex		1
      }
      NumPWorkDefines	      1
      PWorkDefine {
	Name			"FilePtr"
	Width			1
	StartIndex		0
      }
      ParamSettings {
	Filename		"R_DT.mat"
	MatrixName		"R_DT"
	Decimation		1
	SaveFormat		0
	useHDF5			1
	SeedFileMATFileName	"/home/dhruv/Documents/Projects/TAD/Final_simulations/slprj/raccel/dummy/tlc/to_file_seed_1"
	SeedFileBufferName	"lgtec4nwit"
	SeedFileBufferLenName	"efv0rt4izx"
	SignalName		""
	LinearInterpolation	[1]
      }
      VariantCondition	      ""
      SystemInlineVariantPreprocessorCondition ""
    }
    Block {
      Type		      ToFile
      UseTLC		      1
      TLCBlockSID	      "dummy:38"
      BlockIdx		      [0, 0, 6]
      SL_BlockIdx	      13
      GrSrc		      [0, 21]
      ExprCommentInfo {
      }
      ExprCommentSrcIdx {
      }
      Name		      "<Root>/To File7"
      Identifier	      "g5xixt2fbe"
      TID		      0
      PID		      -1
      firstEntryOfTsMapIsGCD  yes
      NeedAbsoluteTime	      yes
      IWork		      [2, 15]
      PWork		      [1, 6]
      NumDWork		      2
      DWork {
	BlockDWorkIdx		0
	FirstRootIdx		15
	Name			"IWORK"
      }
      DWork {
	BlockDWorkIdx		1
	FirstRootIdx		6
	Name			"PWORK"
      }
      RollRegions	      [0]
      NumDataInputPorts	      1
      DataInputPort {
	SignalSrc		[b6]
	SignalRegion		[0@1]
	CGTypeIdx		0
      }
      NumDataOutputPorts      0
      NumIWorkDefines	      2
      IWorkDefine {
	Name			"Count"
	Width			1
	StartIndex		0
      }
      IWorkDefine {
	Name			"Decimation"
	Width			1
	StartIndex		1
      }
      NumPWorkDefines	      1
      PWorkDefine {
	Name			"FilePtr"
	Width			1
	StartIndex		0
      }
      ParamSettings {
	Filename		"theta_DT.mat"
	MatrixName		"theta_DT"
	Decimation		1
	SaveFormat		0
	useHDF5			1
	SeedFileMATFileName	"/home/dhruv/Documents/Projects/TAD/Final_simulations/slprj/raccel/dummy/tlc/to_file_seed_1"
	SeedFileBufferName	"lgtec4nwit"
	SeedFileBufferLenName	"efv0rt4izx"
	SignalName		""
	LinearInterpolation	[1]
      }
      VariantCondition	      ""
      SystemInlineVariantPreprocessorCondition ""
    }
    Block {
      Type		      ToFile
      UseTLC		      1
      TLCBlockSID	      "dummy:39"
      BlockIdx		      [0, 0, 7]
      SL_BlockIdx	      15
      GrSrc		      [0, 22]
      ExprCommentInfo {
      }
      ExprCommentSrcIdx {
      }
      Name		      "<Root>/To File8"
      Identifier	      "abgjh3u213"
      TID		      0
      PID		      -1
      firstEntryOfTsMapIsGCD  yes
      NeedAbsoluteTime	      yes
      IWork		      [2, 16]
      PWork		      [1, 7]
      NumDWork		      2
      DWork {
	BlockDWorkIdx		0
	FirstRootIdx		16
	Name			"IWORK"
      }
      DWork {
	BlockDWorkIdx		1
	FirstRootIdx		7
	Name			"PWORK"
      }
      RollRegions	      [0]
      NumDataInputPorts	      1
      DataInputPort {
	SignalSrc		[b7]
	SignalRegion		[0@1]
	CGTypeIdx		0
      }
      NumDataOutputPorts      0
      NumIWorkDefines	      2
      IWorkDefine {
	Name			"Count"
	Width			1
	StartIndex		0
      }
      IWorkDefine {
	Name			"Decimation"
	Width			1
	StartIndex		1
      }
      NumPWorkDefines	      1
      PWorkDefine {
	Name			"FilePtr"
	Width			1
	StartIndex		0
      }
      ParamSettings {
	Filename		"xT.mat"
	MatrixName		"xT"
	Decimation		1
	SaveFormat		0
	useHDF5			1
	SeedFileMATFileName	"/home/dhruv/Documents/Projects/TAD/Final_simulations/slprj/raccel/dummy/tlc/to_file_seed_1"
	SeedFileBufferName	"lgtec4nwit"
	SeedFileBufferLenName	"efv0rt4izx"
	SignalName		""
	LinearInterpolation	[1]
      }
      VariantCondition	      ""
      SystemInlineVariantPreprocessorCondition ""
    }
    Block {
      Type		      ToFile
      UseTLC		      1
      TLCBlockSID	      "dummy:40"
      BlockIdx		      [0, 0, 8]
      SL_BlockIdx	      17
      GrSrc		      [0, 23]
      ExprCommentInfo {
      }
      ExprCommentSrcIdx {
      }
      Name		      "<Root>/To File9"
      Identifier	      "apworfoxyw"
      TID		      0
      PID		      -1
      firstEntryOfTsMapIsGCD  yes
      NeedAbsoluteTime	      yes
      IWork		      [2, 17]
      PWork		      [1, 8]
      NumDWork		      2
      DWork {
	BlockDWorkIdx		0
	FirstRootIdx		17
	Name			"IWORK"
      }
      DWork {
	BlockDWorkIdx		1
	FirstRootIdx		8
	Name			"PWORK"
      }
      RollRegions	      [0]
      NumDataInputPorts	      1
      DataInputPort {
	SignalSrc		[b8]
	SignalRegion		[0@1]
	CGTypeIdx		0
      }
      NumDataOutputPorts      0
      NumIWorkDefines	      2
      IWorkDefine {
	Name			"Count"
	Width			1
	StartIndex		0
      }
      IWorkDefine {
	Name			"Decimation"
	Width			1
	StartIndex		1
      }
      NumPWorkDefines	      1
      PWorkDefine {
	Name			"FilePtr"
	Width			1
	StartIndex		0
      }
      ParamSettings {
	Filename		"yT.mat"
	MatrixName		"yT"
	Decimation		1
	SaveFormat		0
	useHDF5			1
	SeedFileMATFileName	"/home/dhruv/Documents/Projects/TAD/Final_simulations/slprj/raccel/dummy/tlc/to_file_seed_1"
	SeedFileBufferName	"lgtec4nwit"
	SeedFileBufferLenName	"efv0rt4izx"
	SignalName		""
	LinearInterpolation	[1]
      }
      VariantCondition	      ""
      SystemInlineVariantPreprocessorCondition ""
    }
    Block {
      Type		      MATLABFcn
      UseTLC		      1
      TLCBlockSID	      "dummy:46"
      BlockIdx		      [0, 0, 9]
      SL_BlockIdx	      18
      GrSrc		      [0, 13]
      ExprCommentInfo {
      }
      ExprCommentSrcIdx {
      }
      Name		      "<Root>/uD"
      Identifier	      "lkqo5en4hv"
      TID		      0
      PID		      -1
      firstEntryOfTsMapIsGCD  yes
      RollRegions	      [0, 1, 2, 3, 4, 5, 6, 7, 8]
      NumDataInputPorts	      1
      DataInputPort {
	SignalSrc		[b0, b1, b2, b3, b4, b5, b6, b7, b8]
	SignalOffset		[0, 0, 0, 0, 0, 0, 0, 0, 0]
	SignalRegion		[0@1, 1@1, 2@1, 3@1, 4@1, 5@1, 6@1, 7@1, 8@1]
	CGTypeIdx		19
      }
      DataOutputPort {
	SignalSrc		[L0]
      }
      VariantCondition	      ""
      SystemInlineVariantPreprocessorCondition ""
    }
    Block {
      Type		      MATLABFcn
      UseTLC		      1
      TLCBlockSID	      "dummy:47"
      BlockIdx		      [0, 0, 10]
      SL_BlockIdx	      19
      GrSrc		      [0, 14]
      ExprCommentInfo {
      }
      ExprCommentSrcIdx {
      }
      Name		      "<Root>/uT"
      Identifier	      "oaflmx0pvq"
      TID		      0
      PID		      -1
      firstEntryOfTsMapIsGCD  yes
      RollRegions	      [0, 1, 2, 3, 4, 5, 6, 7, 8]
      NumDataInputPorts	      1
      DataInputPort {
	SignalSrc		[b0, b1, b2, b3, b4, b5, b6, b7, b8]
	SignalOffset		[0, 0, 0, 0, 0, 0, 0, 0, 0]
	SignalRegion		[0@1, 1@1, 2@1, 3@1, 4@1, 5@1, 6@1, 7@1, 8@1]
	CGTypeIdx		19
      }
      DataOutputPort {
	SignalSrc		[L1]
      }
      VariantCondition	      ""
      SystemInlineVariantPreprocessorCondition ""
    }
    Block {
      Type		      MATLABFcn
      UseTLC		      1
      TLCBlockSID	      "dummy:69"
      BlockIdx		      [0, 0, 11]
      SL_BlockIdx	      20
      GrSrc		      [0, 9]
      ExprCommentInfo {
      }
      ExprCommentSrcIdx {
      }
      Name		      "<Root>/barrier_function_computaion"
      Identifier	      "jcjjcwxh0c"
      TID		      0
      PID		      -1
      firstEntryOfTsMapIsGCD  yes
      RollRegions	      [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10]
      NumDataInputPorts	      1
      DataInputPort {
	SignalSrc		[b0, b1, b2, b3, b4, b5, b6, b7, b8, L0, L1]
	SignalOffset		[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
	SignalRegion		[0@1, 1@1, 2@1, 3@1, 4@1, 5@1, 6@1, 7@1, 8@1, 9@1, 10@1]
	CGTypeIdx		22
      }
      DataOutputPort {
	SignalSrc		[L3@3]
	SignalOffset		[0:2]
	CGTypeIdx		20
      }
      VariantCondition	      ""
      SystemInlineVariantPreprocessorCondition ""
    }
    Block {
      Type		      MATLABFcn
      UseTLC		      1
      TLCBlockSID	      "dummy:73"
      BlockIdx		      [0, 0, 12]
      SL_BlockIdx	      21
      GrSrc		      [0, 12]
      ExprCommentInfo {
      }
      ExprCommentSrcIdx {
      }
      Name		      "<Root>/uA"
      Identifier	      "ftjxaekhwb"
      TID		      0
      PID		      -1
      firstEntryOfTsMapIsGCD  yes
      RollRegions	      [0, 1, 2, 3, 4, 5, 6, 7, 8]
      NumDataInputPorts	      1
      DataInputPort {
	SignalSrc		[b0, b1, b2, b3, b4, b5, b6, b7, b8]
	SignalOffset		[0, 0, 0, 0, 0, 0, 0, 0, 0]
	SignalRegion		[0@1, 1@1, 2@1, 3@1, 4@1, 5@1, 6@1, 7@1, 8@1]
	CGTypeIdx		19
      }
      DataOutputPort {
	SignalSrc		[L4@9]
	SignalOffset		[0:8]
	CGTypeIdx		19
      }
      VariantCondition	      ""
      SystemInlineVariantPreprocessorCondition ""
    }
    Block {
      Type		      MATLABFcn
      UseTLC		      1
      TLCBlockSID	      "dummy:70"
      BlockIdx		      [0, 0, 13]
      SL_BlockIdx	      22
      GrSrc		      [0, 11]
      ExprCommentInfo {
      }
      ExprCommentSrcIdx {
      }
      Name		      "<Root>/safety_loop"
      Identifier	      "hic2rggiy3"
      TID		      0
      PID		      -1
      firstEntryOfTsMapIsGCD  yes
      RollRegions	      [0:8, 9:11]
      NumDataInputPorts	      1
      DataInputPort {
	SignalSrc		[L4@9, L3@3]
	SignalOffset		[0:8, 0:2]
	SignalRegion		[0@9, 1@3]
	CGTypeIdx		21
      }
      DataOutputPort {
	SignalSrc		[L2]
      }
      VariantCondition	      ""
      SystemInlineVariantPreprocessorCondition ""
    }
    Block {
      Type		      MATLABFcn
      UseTLC		      1
      TLCBlockSID	      "dummy:7"
      BlockIdx		      [0, 0, 14]
      SL_BlockIdx	      23
      GrSrc		      [0, 10]
      ExprCommentInfo {
      }
      ExprCommentSrcIdx {
      }
      Name		      "<Root>/fsystem"
      Identifier	      "oodp1vctzi"
      TID		      0
      PID		      -1
      firstEntryOfTsMapIsGCD  yes
      RollRegions	      [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11]
      NumDataInputPorts	      1
      DataInputPort {
	SignalSrc		[L2, L0, L1, b0, b1, b2, b3, b4, b5, b6, b7, b8]
	SignalOffset		[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
	SignalRegion		[0@1, 1@1, 2@1, 3@1, 4@1, 5@1, 6@1, 7@1, 8@1, 9@1, 10@1, 11@1]
	CGTypeIdx		21
      }
      DataOutputPort {
	SignalSrc		[b9@9]
	SignalOffset		[0:8]
	CGTypeIdx		19
      }
      VariantCondition	      ""
      SystemInlineVariantPreprocessorCondition ""
    }
    Block {
      Type		      Opaque
      BlockIdx		      [0, 0, 15]
      SL_BlockIdx	      15
      ExprCommentInfo {
      }
      ExprCommentSrcIdx {
      }
      Name		      "<Root>/Opaque"
      Identifier	      "luhh1nt0gm"
      TID		      0
      PID		      -1
      firstEntryOfTsMapIsGCD  yes
      NumDataOutputPorts      0
      TLCFileName	      "s0_b0_fotcg"
      OpaqueBlockMethode {
	HasStart		1
	HasSystemInitialize	1
	HasOutputs		1
	HasDerivatives		1
	HasForcingFunction	1
	HasTerminate		1
      }
      Parameters	      [9, 9]
      Parameter {
	BlockParamIdx		0
	Name			"InitialCondition"
	MdlPrmIdx		1
	Value			[18.027756377319946]
	ContainerCGTypeIdx	34
	String			"R_TA0"
	StringType		"Expression"
      }
      Parameter {
	BlockParamIdx		1
	Name			"InitialCondition"
	MdlPrmIdx		6
	Value			[-0.5880026035475675]
	ContainerCGTypeIdx	34
	String			"theta_TA0"
	StringType		"Expression"
      }
      Parameter {
	BlockParamIdx		2
	Name			"InitialCondition"
	MdlPrmIdx		4
	Value			[0.52359877559829882]
	ContainerCGTypeIdx	34
	String			"alpha_T0"
	StringType		"Expression"
      }
      Parameter {
	BlockParamIdx		3
	Name			"InitialCondition"
	MdlPrmIdx		2
	Value			[3.1415926535897931]
	ContainerCGTypeIdx	34
	String			"alpha_A0"
	StringType		"Expression"
      }
      Parameter {
	BlockParamIdx		4
	Name			"InitialCondition"
	MdlPrmIdx		3
	Value			[0.52359877559829882]
	ContainerCGTypeIdx	34
	String			"alpha_D0"
	StringType		"Expression"
      }
      Parameter {
	BlockParamIdx		5
	Name			"InitialCondition"
	MdlPrmIdx		0
	Value			[20.615528128088304]
	ContainerCGTypeIdx	34
	String			"R_DT0"
	StringType		"Expression"
      }
      Parameter {
	BlockParamIdx		6
	Name			"InitialCondition"
	MdlPrmIdx		5
	Value			[-1.3258176636680326]
	ContainerCGTypeIdx	34
	String			"theta_DT0"
	StringType		"Expression"
      }
      Parameter {
	BlockParamIdx		7
	Name			"InitialCondition"
	MdlPrmIdx		7
	Value			[-5.0]
	ContainerCGTypeIdx	34
	String			"xT0"
	StringType		"Expression"
      }
      Parameter {
	BlockParamIdx		8
	Name			"InitialCondition"
	MdlPrmIdx		8
	Value			[20.0]
	ContainerCGTypeIdx	34
	String			"yT0"
	StringType		"Expression"
      }
      VariantCondition	      ""
      SystemInlineVariantPreprocessorCondition ""
    }
    EmptySubsysInfo {
      NumRTWdatas	      0
    }
  }
  SFLibraryNames {
    NumUniqueCharts	    0
  }
  BlockParamChecksum	  ["3608249572U", "4137608091U", "1257097327U", "691162360U"]
  ModelChecksum		  ["2060641286U", "788966533U", "1819959284U", "1831880026U"]
  IncludeCodeGenSettings  1
  CGTypes {
    CGTypeDefaults {
      SLTypeIdx		      -1
      NumDimensions	      2
      Dimensions	      [1, 1]
      TypeName		      "-1"
      SymbolicVectorDims      "-1"
    }
    NumCGTypes		    35
    DeclareUsedMultiWordBits 0
    IndexType		    6
    CGType {
      Name		      "real_T"
      SLTypeIdx		      0
    }
    CGType {
      Name		      "real32_T"
      SLTypeIdx		      1
    }
    CGType {
      Name		      "int8_T"
      SLTypeIdx		      2
    }
    CGType {
      Name		      "uint8_T"
      SLTypeIdx		      3
    }
    CGType {
      Name		      "int16_T"
      SLTypeIdx		      4
    }
    CGType {
      Name		      "uint16_T"
      SLTypeIdx		      5
    }
    CGType {
      Name		      "int32_T"
      SLTypeIdx		      6
    }
    CGType {
      Name		      "uint32_T"
      SLTypeIdx		      7
    }
    CGType {
      Name		      "boolean_T"
      SLTypeIdx		      8
    }
    CGType {
      Name		      "fcn_call"
      SLTypeIdx		      9
    }
    CGType {
      Name		      "int_T"
      SLTypeIdx		      10
    }
    CGType {
      SLTypeIdx		      11
    }
    CGType {
      Name		      "action"
      SLTypeIdx		      12
    }
    CGType {
      Name		      "timer_uint32_pair"
      SLTypeIdx		      13
      NumDimensions	      1
      Dimensions	      [2]
    }
    CGType {
      Name		      "physical_connection"
      SLTypeIdx		      14
    }
    CGType {
      Name		      "void"
    }
    CGType {
      Name		      "ZCEventType"
    }
    CGType {
      Name		      "ZCDirection"
    }
    CGType {
      Name		      "ZCSigState"
    }
    CGType {
      NumDimensions	      1
      Dimensions	      [9]
    }
    CGType {
      NumDimensions	      1
      Dimensions	      [3]
    }
    CGType {
      NumDimensions	      1
      Dimensions	      [12]
    }
    CGType {
      NumDimensions	      1
      Dimensions	      [11]
    }
    CGType {
      NumDimensions	      1
      Dimensions	      [2]
    }
    CGType {
      Name		      "B"
    }
    CGType {
      Name		      "DW"
    }
    CGType {
      Name		      "P"
    }
    CGType {
      Name		      "X"
    }
    CGType {
      Name		      "XDis"
    }
    CGType {
      Name		      "XDot"
    }
    CGType {
      Name		      "CStateAbsTol"
    }
    CGType {
      Name		      "CXPtMin"
    }
    CGType {
      Name		      "CXPtMax"
    }
    CGType {
    }
    CGType {
      NumDimensions	      1
      Dimensions	      [1]
    }
    IncludeSymbolicWidth    0
  }
  RTWCGModules {
    RTWCGModuleDefaults {
      NumFunctions	      0
      NumSubFunctions	      0
      HasConstants	      0
      HasExportedTypes	      0
      HasPublicTypes	      0
      HasVariables	      0
      HasRecursion	      0
      HasOptAccessArgs	      0
      IsTLCInterfaceLoaded    0
      NeedsSimStruct	      0
      AccessesArgsGlobally    0
      FcnHeaders	      []
      SimplifiedInterface     0
    }
    FunctionDefaults {
      BlockName		      ""
      BlockType		      ""
      FunctionType	      ""
      IsOutlinedBlockFcn      0
      IsAccessMethod	      0
      IsSimulinkVariantFcn    0
      IsAlreadyEmitted	      0
      IsExported	      0
      IsRateGroupedSLFcn      0
      IsServiceFcn	      0
      IsShared		      0
      UseSystemMemorySection  0
      IsExportedImport	      0
      ContainsAccessFunctions 0
      HasLocalData	      0
      SimStructArgIndex	      -1
      TIDArgIndex	      -1
      CPIArgIndex	      -1
      IsEntryPointSubFcn      0
      StackSize		      0
      FcnTID		      0
      GpuKernel		      0
      NoEncapsCpp	      0
      DnnExportMethod	      0
      NumTLCInterfaceFcns     0
      NumArgs		      0
      ArgAccessed	      []
      ArgNames		      []
      ArgTypes		      []
      ArgSource		      []
      NumLocals		      0
      LocalAccessed	      []
      ProtoType		      ""
      Abstract		      ""
      PassThroughArgDefs      ""
      PassThroughArgs	      ""
      HasPassThroughArgsAtCall 0
      HasPassThroughArgsAtCallSet 0
      NumFcnCalls	      0
      FcnHeaders	      []
      MdlRefChildFcnNames     []
    }
    NumRTWCGModules	    1
    TestInterfaceFcnIdx	    -1
    RTWCGModule {
      RateGrouping	      0
      PeriodicRateGrouping    0
      TLCFileName	      "s0_b0_fotcg"
      RTWFcnConst {
	HasInstanceSetup	"no"
	baseTidOfTasks		"[0]"
	Start_Function {
	  HasTidArg		  0
	  HasCpiArg		  0
	  TLCFileName		  "s0_b0_fotcg_Start"
	  StackSize		  0
	}
	SystemInitialize_Function {
	  HasTidArg		  0
	  HasCpiArg		  0
	  TLCFileName		  "s0_b0_fotcg_SystemInitialize"
	  StackSize		  0
	}
	Outputs_Function {
	  HasTidArg		  0
	  HasCpiArg		  0
	  TLCFileName		  "s0_b0_fotcg_Outputs"
	  StackSize		  120
	}
	Derivatives_Function {
	  HasTidArg		  0
	  HasCpiArg		  0
	  TLCFileName		  "s0_b0_fotcg_Derivatives"
	  StackSize		  0
	}
	ForcingFunction_Function {
	  HasTidArg		  0
	  HasCpiArg		  0
	  TLCFileName		  "s0_b0_fotcg_ForcingFunction"
	  StackSize		  0
	}
	Terminate_Function {
	  HasTidArg		  0
	  HasCpiArg		  0
	  TLCFileName		  "s0_b0_fotcg_Terminate"
	  StackSize		  0
	}
      }
      CGSystemIdx	      0
      FileNameOwnerModuleIdx  0
      NumFunctions	      6
      NumSubFunctions	      0
      SystemFunctions {
	Start			0
	SystemInitialize	1
	Outputs			2
	Derivatives		3
	ForcingFunction		4
	Terminate		5
      }
      SystemFunctionTypes {
	Start			0
	SystemInitialize	1
	Outputs			2
	Derivatives		3
	ForcingFunction		4
	Terminate		5
      }
      Function {
	Name			"Start"
	FunctionType		"Start"
	ForbidStaticMemberDecl	1
	ConstMemberMethod	0
	NumTLCInterfaceFcns	27
      }
      Function {
	Name			"SystemInitialize"
	IsSimulinkVariantFcn	1
	FunctionType		"SystemInitialize"
	ForbidStaticMemberDecl	1
	ConstMemberMethod	0
      }
      Function {
	Name			"Outputs"
	IsSimulinkVariantFcn	1
	HasLocalData		1
	FunctionType		"Output"
	ForbidStaticMemberDecl	1
	ConstMemberMethod	0
	NumTLCInterfaceFcns	85
      }
      Function {
	Name			"Derivatives"
	FunctionType		"Derivative"
	ForbidStaticMemberDecl	1
	ConstMemberMethod	0
      }
      Function {
	Name			"ForcingFunction"
	FunctionType		"ForcingFunction"
	ForbidStaticMemberDecl	1
	ConstMemberMethod	0
      }
      Function {
	Name			"Terminate"
	FunctionType		"Terminate"
	ForbidStaticMemberDecl	1
	ConstMemberMethod	0
	NumTLCInterfaceFcns	27
      }
    }
  }
  RTWCGStrings		  []
  VarGroups {
    NumVarGroups	    9
    VarGroupDefaults {
      IndexOfLastNonEmptyMember	-1
      IsPointer		      0
      IsOpaque		      0
      InstanceIdx	      0
      Alignment		      -1
      Category		      "BlockIO"
      LocalName		      "localB"
      NonreusedName	      ""
      ParentVarGroupIdx	      -1
      MemberIdxInParent	      -1
      NumSubStructs	      0
      VarGroupTypeTag	      ""
      HasElement	      ""
      PackageAsStruct	      1
      IsModelSelfCoderGroupVarGroup 0
    }
    VarGroup {
      Name		      "rtB"
      SysIdx		      0
      InstanceIdx	      -1
      CGTypeIdx		      24
      NumVarGroupElements     10
      VarGroupContains	      "SignalElementOnly"
      VarGroupElements	      [B0, B1, B2, B3, B4, B5, B6, B7, B8, B9]
      NumVariantConditions    10
      VariantConditions	      ["", "", "", "", "", "", "", "", "", ""]
    }
    VarGroup {
      Name		      "rtDW"
      Category		      "DWork"
      LocalName		      "localDW"
      SysIdx		      0
      InstanceIdx	      -1
      CGTypeIdx		      25
      NumVarGroupElements     18
      VarGroupContains	      "SignalElementOnly"
      VarGroupElements	      [W0, W1, W2, W3, W4, W5, W6, W7, W8, W9, W10, W11, W12, W13, W14, W15, W16, W17]
      NumVariantConditions    18
      VariantConditions	      ["", "", "", "", "", "", "", "", "", "", "", "", "", "", "", "", "", ""]
    }
    VarGroup {
      Name		      "rtP"
      Category		      "Parameter"
      LocalName		      "localP"
      SysIdx		      0
      InstanceIdx	      -1
      CGTypeIdx		      26
      NumVarGroupElements     9
      VarGroupContains	      "ParameterElementOnly"
      VarGroupElements	      [P0, P1, P2, P3, P4, P5, P6, P7, P8]
      NumVariantConditions    9
      VariantConditions	      ["", "", "", "", "", "", "", "", ""]
    }
    VarGroup {
      Name		      "rtX"
      Category		      "ContStates"
      LocalName		      "localX"
      SysIdx		      0
      InstanceIdx	      -1
      CGTypeIdx		      27
      NumVarGroupElements     9
      VarGroupContains	      "SignalElementOnly"
      VarGroupElements	      [X0, X1, X2, X3, X4, X5, X6, X7, X8]
      NumVariantConditions    9
      VariantConditions	      ["", "", "", "", "", "", "", "", ""]
    }
    VarGroup {
      Name		      "rtXDis"
      Category		      "ContStatesDisabled"
      LocalName		      "localXdis"
      SysIdx		      0
      InstanceIdx	      -1
      IsPointer		      1
      CGTypeIdx		      28
      NumVarGroupElements     9
      VarGroupContains	      "SignalElementOnly"
      VarGroupElements	      [E0, XDI0, XDI1, XDI2, XDI3, XDI4, XDI5, XDI6, XDI7]
      NumVariantConditions    9
      VariantConditions	      ["", "", "", "", "", "", "", "", ""]
    }
    VarGroup {
      Name		      "rtXDot"
      Category		      "ContStatesDerivative"
      LocalName		      "localXdot"
      SysIdx		      0
      InstanceIdx	      -1
      CGTypeIdx		      29
      NumVarGroupElements     9
      VarGroupContains	      "SignalElementOnly"
      VarGroupElements	      [E0, DX0, DX1, DX2, DX3, DX4, DX5, DX6, DX7]
      NumVariantConditions    9
      VariantConditions	      ["", "", "", "", "", "", "", "", ""]
    }
    VarGroup {
      Name		      "rtXAbsTol"
      Category		      "ContStatesAbsoluteTolerance"
      LocalName		      "localXAbsTol"
      SysIdx		      0
      InstanceIdx	      -1
      IsPointer		      1
      CGTypeIdx		      30
      NumVarGroupElements     9
      VarGroupContains	      "SignalElementOnly"
      VarGroupElements	      [E0, XAT0, XAT1, XAT2, XAT3, XAT4, XAT5, XAT6, XAT7]
      NumVariantConditions    9
      VariantConditions	      ["", "", "", "", "", "", "", "", ""]
    }
    VarGroup {
      Name		      "rtXPtMin"
      Category		      "ContStatesPerturbMin"
      LocalName		      "localXPerturbMin"
      SysIdx		      0
      InstanceIdx	      -1
      IsPointer		      1
      CGTypeIdx		      31
      NumVarGroupElements     9
      VarGroupContains	      "SignalElementOnly"
      VarGroupElements	      [E0, XPTMIN0, XPTMIN1, XPTMIN2, XPTMIN3, XPTMIN4, XPTMIN5, XPTMIN6, XPTMIN7]
      NumVariantConditions    9
      VariantConditions	      ["", "", "", "", "", "", "", "", ""]
    }
    VarGroup {
      Name		      "rtXPtMax"
      Category		      "ContStatesPerturbMax"
      LocalName		      "localXPerturbMax"
      SysIdx		      0
      InstanceIdx	      -1
      IsPointer		      1
      CGTypeIdx		      32
      NumVarGroupElements     9
      VarGroupContains	      "SignalElementOnly"
      VarGroupElements	      [E0, XPTMAX0, XPTMAX1, XPTMAX2, XPTMAX3, XPTMAX4, XPTMAX5, XPTMAX6, XPTMAX7]
      NumVariantConditions    9
      VariantConditions	      ["", "", "", "", "", "", "", "", ""]
    }
    VarGroupVarIdx	    []
  }
  SharedFunctions {
  }
  SharedFunctionDecls {
  }
  VariantConditions {
    CGVCEList		    []
  }
}
