{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1475718668917 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.4 Build 182 03/12/2014 SJ Web Edition " "Version 13.1.4 Build 182 03/12/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1475718668917 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 06 09:51:08 2016 " "Processing started: Thu Oct 06 09:51:08 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1475718668917 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1475718668917 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off exp41 -c exp41 " "Command: quartus_map --read_settings_files=on --write_settings_files=off exp41 -c exp41" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1475718668917 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1475718669199 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX0 hex0 exp41.v(89) " "Verilog HDL Declaration information at exp41.v(89): object \"HEX0\" differs only in case from object \"hex0\" in the same scope" {  } { { "exp41.v" "" { Text "D:/workAltera/exp41/exp41.v" 89 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1475718669273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exp41.v 1 1 " "Found 1 design units, including 1 entities, in source file exp41.v" { { "Info" "ISGN_ENTITY_NAME" "1 exp41 " "Found entity 1: exp41" {  } { { "exp41.v" "" { Text "D:/workAltera/exp41/exp41.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475718669277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475718669277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "isp1362.v 1 1 " "Found 1 design units, including 1 entities, in source file isp1362.v" { { "Info" "ISGN_ENTITY_NAME" "1 isp1362 " "Found entity 1: isp1362" {  } { { "isp1362.v" "" { Text "D:/workAltera/exp41/isp1362.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475718669286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475718669286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "isp1362_system.qxp 1 1 " "Found 1 design units, including 1 entities, in source file isp1362_system.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 isp1362_system " "Found entity 1: isp1362_system" {  } { { "isp1362_system.qxp" "" { Text "D:/workAltera/exp41/isp1362_system.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475718669380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475718669380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex.v 1 1 " "Found 1 design units, including 1 entities, in source file hex.v" { { "Info" "ISGN_ENTITY_NAME" "1 hex " "Found entity 1: hex" {  } { { "hex.v" "" { Text "D:/workAltera/exp41/hex.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475718669396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475718669396 ""}
{ "Error" "EVRFX_VERI_ILLEGAL_PORT_BAD_TYPE_FOR_DIR" "input channel_count <a variable data type, e.g. reg> Usb.v(80) " "Verilog HDL Port Declaration error at Usb.v(80): input port \"channel_count\" cannot be declared with type \"<a variable data type, e.g. reg>\"" {  } { { "Usb.v" "" { Text "D:/workAltera/exp41/Usb.v" 80 0 0 } }  } 0 10278 "Verilog HDL Port Declaration error at %4!s!: %1!s! port \"%2!s!\" cannot be declared with type \"%3!s!\"" 0 0 "Quartus II" 0 -1 1475718669396 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CMD_START cmd_start Usb.v(33) " "Verilog HDL Declaration information at Usb.v(33): object \"CMD_START\" differs only in case from object \"cmd_start\" in the same scope" {  } { { "Usb.v" "" { Text "D:/workAltera/exp41/Usb.v" 33 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1475718669396 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CMD_PAUSE cmd_pause Usb.v(34) " "Verilog HDL Declaration information at Usb.v(34): object \"CMD_PAUSE\" differs only in case from object \"cmd_pause\" in the same scope" {  } { { "Usb.v" "" { Text "D:/workAltera/exp41/Usb.v" 34 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1475718669396 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CMD_CLEAR cmd_clear Usb.v(35) " "Verilog HDL Declaration information at Usb.v(35): object \"CMD_CLEAR\" differs only in case from object \"cmd_clear\" in the same scope" {  } { { "Usb.v" "" { Text "D:/workAltera/exp41/Usb.v" 35 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1475718669396 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CMD_FETCH cmd_fetch Usb.v(32) " "Verilog HDL Declaration information at Usb.v(32): object \"CMD_FETCH\" differs only in case from object \"cmd_fetch\" in the same scope" {  } { { "Usb.v" "" { Text "D:/workAltera/exp41/Usb.v" 32 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1475718669396 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "Usb Usb.v(1) " "Ignored design unit \"Usb\" at Usb.v(1) due to previous errors" {  } { { "Usb.v" "" { Text "D:/workAltera/exp41/Usb.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1475718669396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb.v 0 0 " "Found 0 design units, including 0 entities, in source file usb.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475718669396 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/workAltera/exp41/output_files/exp41.map.smsg " "Generated suppressed messages file D:/workAltera/exp41/output_files/exp41.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1475718669412 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "459 " "Peak virtual memory: 459 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1475718671527 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Oct 06 09:51:11 2016 " "Processing ended: Thu Oct 06 09:51:11 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1475718671527 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1475718671527 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1475718671527 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1475718671527 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 0 s " "Quartus II Full Compilation was unsuccessful. 4 errors, 0 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1475718672130 ""}
