

================================================================
== Vitis HLS Report for 'LinearContrastStretching_Pipeline_VITIS_LOOP_27_1'
================================================================
* Date:           Sat Apr  6 10:44:00 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        image_linear_contrast
* Solution:       solution (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_27_1  |        ?|        ?|        43|          1|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    326|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    6|    7179|   5314|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    105|    -|
|Register         |        -|    -|    1880|     96|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    6|    9059|   5841|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    2|       8|     10|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+------------------------+---------+----+------+------+-----+
    |          Instance         |         Module         | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +---------------------------+------------------------+---------+----+------+------+-----+
    |mul_32s_32s_32_2_1_U1      |mul_32s_32s_32_2_1      |        0|   3|   165|    50|    0|
    |mul_32s_32s_32_2_1_U2      |mul_32s_32s_32_2_1      |        0|   3|   165|    50|    0|
    |udiv_32ns_32ns_32_36_1_U3  |udiv_32ns_32ns_32_36_1  |        0|   0|  2283|  1738|    0|
    |udiv_32ns_32ns_32_36_1_U4  |udiv_32ns_32ns_32_36_1  |        0|   0|  2283|  1738|    0|
    |udiv_32ns_32ns_32_36_1_U5  |udiv_32ns_32ns_32_36_1  |        0|   0|  2283|  1738|    0|
    +---------------------------+------------------------+---------+----+------+------+-----+
    |Total                      |                        |        0|   6|  7179|  5314|    0|
    +---------------------------+------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln27_fu_195_p2                |         +|   0|  0|  39|          32|           1|
    |after_2_fu_247_p2                 |         +|   0|  0|  39|          32|          32|
    |after_3_fu_242_p2                 |         +|   0|  0|  39|          32|          32|
    |sub_ln37_fu_224_p2                |         -|   0|  0|  39|          32|          32|
    |sub_ln41_fu_220_p2                |         -|   0|  0|  39|          32|          32|
    |ap_block_pp0_stage0_01001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |ap_condition_1022                 |       and|   0|  0|   2|           1|           1|
    |ap_condition_1025                 |       and|   0|  0|   2|           1|           1|
    |ap_condition_1896                 |       and|   0|  0|   2|           1|           1|
    |icmp_ln27_fu_189_p2               |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln31_fu_212_p2               |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln35_fu_216_p2               |      icmp|   0|  0|  39|          32|          32|
    |ap_block_pp0_stage0_11001         |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 326|         263|         233|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter42               |   9|          2|    1|          2|
    |ap_phi_reg_pp0_iter40_after_1_reg_149  |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter42_after_1_reg_149  |  14|          3|   32|         96|
    |ap_sig_allocacmp_idx_1                 |   9|          2|   32|         64|
    |grp_fu_165_p0                          |  14|          3|   32|         96|
    |grp_fu_165_p1                          |  14|          3|   32|         96|
    |idx_fu_66                              |   9|          2|   32|         64|
    |image_in_blk_n_R                       |   9|          2|    1|          2|
    |image_out_blk_n_W                      |   9|          2|    1|          2|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  | 105|         23|  196|        488|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+----+----+-----+-----------+
    |                  Name                 | FF | LUT| Bits| Const Bits|
    +---------------------------------------+----+----+-----+-----------+
    |after_2_reg_364                        |  32|   0|   32|          0|
    |after_3_reg_359                        |  32|   0|   32|          0|
    |ap_CS_fsm                              |   1|   0|    1|          0|
    |ap_done_reg                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter28               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter29               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter30               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter31               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter32               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter33               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter34               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter35               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter36               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter37               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter38               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter39               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter40               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter41               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter42               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter18_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter19_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter20_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter21_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter22_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter23_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter24_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter25_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter26_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter27_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter28_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter29_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter30_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter31_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter32_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter33_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter34_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter35_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter36_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter37_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter38_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter39_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter40_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter41_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg       |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter10_after_1_reg_149  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter11_after_1_reg_149  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter12_after_1_reg_149  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter13_after_1_reg_149  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter14_after_1_reg_149  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter15_after_1_reg_149  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter16_after_1_reg_149  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter17_after_1_reg_149  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter18_after_1_reg_149  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter19_after_1_reg_149  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_after_1_reg_149   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter20_after_1_reg_149  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter21_after_1_reg_149  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter22_after_1_reg_149  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter23_after_1_reg_149  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter24_after_1_reg_149  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter25_after_1_reg_149  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter26_after_1_reg_149  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter27_after_1_reg_149  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter28_after_1_reg_149  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter29_after_1_reg_149  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_after_1_reg_149   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter30_after_1_reg_149  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter31_after_1_reg_149  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter32_after_1_reg_149  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter33_after_1_reg_149  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter34_after_1_reg_149  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter35_after_1_reg_149  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter36_after_1_reg_149  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter37_after_1_reg_149  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter38_after_1_reg_149  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter39_after_1_reg_149  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter3_after_1_reg_149   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter40_after_1_reg_149  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter41_after_1_reg_149  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter42_after_1_reg_149  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter4_after_1_reg_149   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter5_after_1_reg_149   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter6_after_1_reg_149   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter7_after_1_reg_149   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter8_after_1_reg_149   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter9_after_1_reg_149   |  32|   0|   32|          0|
    |before_reg_322                         |  32|   0|   32|          0|
    |icmp_ln27_reg_318                      |   1|   0|    1|          0|
    |icmp_ln31_reg_331                      |   1|   0|    1|          0|
    |icmp_ln35_reg_335                      |   1|   0|    1|          0|
    |idx_fu_66                              |  32|   0|   32|          0|
    |mul_ln33_reg_349                       |  32|   0|   32|          0|
    |reg_169                                |  32|   0|   32|          0|
    |sub_ln37_reg_344                       |  32|   0|   32|          0|
    |sub_ln41_reg_339                       |  32|   0|   32|          0|
    |icmp_ln27_reg_318                      |  64|  32|    1|          0|
    |icmp_ln31_reg_331                      |  64|  32|    1|          0|
    |icmp_ln35_reg_335                      |  64|  32|    1|          0|
    +---------------------------------------+----+----+-----+-----------+
    |Total                                  |1880|  96| 1691|          0|
    +---------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+---------------------------------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |                   Source Object                   |    C Type    |
+--------------------------+-----+-----+------------+---------------------------------------------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|  LinearContrastStretching_Pipeline_VITIS_LOOP_27_1|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|  LinearContrastStretching_Pipeline_VITIS_LOOP_27_1|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|  LinearContrastStretching_Pipeline_VITIS_LOOP_27_1|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|  LinearContrastStretching_Pipeline_VITIS_LOOP_27_1|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|  LinearContrastStretching_Pipeline_VITIS_LOOP_27_1|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|  LinearContrastStretching_Pipeline_VITIS_LOOP_27_1|  return value|
|m_axi_image_in_AWVALID    |  out|    1|       m_axi|                                           image_in|       pointer|
|m_axi_image_in_AWREADY    |   in|    1|       m_axi|                                           image_in|       pointer|
|m_axi_image_in_AWADDR     |  out|   32|       m_axi|                                           image_in|       pointer|
|m_axi_image_in_AWID       |  out|    1|       m_axi|                                           image_in|       pointer|
|m_axi_image_in_AWLEN      |  out|   32|       m_axi|                                           image_in|       pointer|
|m_axi_image_in_AWSIZE     |  out|    3|       m_axi|                                           image_in|       pointer|
|m_axi_image_in_AWBURST    |  out|    2|       m_axi|                                           image_in|       pointer|
|m_axi_image_in_AWLOCK     |  out|    2|       m_axi|                                           image_in|       pointer|
|m_axi_image_in_AWCACHE    |  out|    4|       m_axi|                                           image_in|       pointer|
|m_axi_image_in_AWPROT     |  out|    3|       m_axi|                                           image_in|       pointer|
|m_axi_image_in_AWQOS      |  out|    4|       m_axi|                                           image_in|       pointer|
|m_axi_image_in_AWREGION   |  out|    4|       m_axi|                                           image_in|       pointer|
|m_axi_image_in_AWUSER     |  out|    1|       m_axi|                                           image_in|       pointer|
|m_axi_image_in_WVALID     |  out|    1|       m_axi|                                           image_in|       pointer|
|m_axi_image_in_WREADY     |   in|    1|       m_axi|                                           image_in|       pointer|
|m_axi_image_in_WDATA      |  out|   32|       m_axi|                                           image_in|       pointer|
|m_axi_image_in_WSTRB      |  out|    4|       m_axi|                                           image_in|       pointer|
|m_axi_image_in_WLAST      |  out|    1|       m_axi|                                           image_in|       pointer|
|m_axi_image_in_WID        |  out|    1|       m_axi|                                           image_in|       pointer|
|m_axi_image_in_WUSER      |  out|    1|       m_axi|                                           image_in|       pointer|
|m_axi_image_in_ARVALID    |  out|    1|       m_axi|                                           image_in|       pointer|
|m_axi_image_in_ARREADY    |   in|    1|       m_axi|                                           image_in|       pointer|
|m_axi_image_in_ARADDR     |  out|   32|       m_axi|                                           image_in|       pointer|
|m_axi_image_in_ARID       |  out|    1|       m_axi|                                           image_in|       pointer|
|m_axi_image_in_ARLEN      |  out|   32|       m_axi|                                           image_in|       pointer|
|m_axi_image_in_ARSIZE     |  out|    3|       m_axi|                                           image_in|       pointer|
|m_axi_image_in_ARBURST    |  out|    2|       m_axi|                                           image_in|       pointer|
|m_axi_image_in_ARLOCK     |  out|    2|       m_axi|                                           image_in|       pointer|
|m_axi_image_in_ARCACHE    |  out|    4|       m_axi|                                           image_in|       pointer|
|m_axi_image_in_ARPROT     |  out|    3|       m_axi|                                           image_in|       pointer|
|m_axi_image_in_ARQOS      |  out|    4|       m_axi|                                           image_in|       pointer|
|m_axi_image_in_ARREGION   |  out|    4|       m_axi|                                           image_in|       pointer|
|m_axi_image_in_ARUSER     |  out|    1|       m_axi|                                           image_in|       pointer|
|m_axi_image_in_RVALID     |   in|    1|       m_axi|                                           image_in|       pointer|
|m_axi_image_in_RREADY     |  out|    1|       m_axi|                                           image_in|       pointer|
|m_axi_image_in_RDATA      |   in|   32|       m_axi|                                           image_in|       pointer|
|m_axi_image_in_RLAST      |   in|    1|       m_axi|                                           image_in|       pointer|
|m_axi_image_in_RID        |   in|    1|       m_axi|                                           image_in|       pointer|
|m_axi_image_in_RFIFONUM   |   in|    9|       m_axi|                                           image_in|       pointer|
|m_axi_image_in_RUSER      |   in|    1|       m_axi|                                           image_in|       pointer|
|m_axi_image_in_RRESP      |   in|    2|       m_axi|                                           image_in|       pointer|
|m_axi_image_in_BVALID     |   in|    1|       m_axi|                                           image_in|       pointer|
|m_axi_image_in_BREADY     |  out|    1|       m_axi|                                           image_in|       pointer|
|m_axi_image_in_BRESP      |   in|    2|       m_axi|                                           image_in|       pointer|
|m_axi_image_in_BID        |   in|    1|       m_axi|                                           image_in|       pointer|
|m_axi_image_in_BUSER      |   in|    1|       m_axi|                                           image_in|       pointer|
|m_axi_image_out_AWVALID   |  out|    1|       m_axi|                                          image_out|       pointer|
|m_axi_image_out_AWREADY   |   in|    1|       m_axi|                                          image_out|       pointer|
|m_axi_image_out_AWADDR    |  out|   32|       m_axi|                                          image_out|       pointer|
|m_axi_image_out_AWID      |  out|    1|       m_axi|                                          image_out|       pointer|
|m_axi_image_out_AWLEN     |  out|   32|       m_axi|                                          image_out|       pointer|
|m_axi_image_out_AWSIZE    |  out|    3|       m_axi|                                          image_out|       pointer|
|m_axi_image_out_AWBURST   |  out|    2|       m_axi|                                          image_out|       pointer|
|m_axi_image_out_AWLOCK    |  out|    2|       m_axi|                                          image_out|       pointer|
|m_axi_image_out_AWCACHE   |  out|    4|       m_axi|                                          image_out|       pointer|
|m_axi_image_out_AWPROT    |  out|    3|       m_axi|                                          image_out|       pointer|
|m_axi_image_out_AWQOS     |  out|    4|       m_axi|                                          image_out|       pointer|
|m_axi_image_out_AWREGION  |  out|    4|       m_axi|                                          image_out|       pointer|
|m_axi_image_out_AWUSER    |  out|    1|       m_axi|                                          image_out|       pointer|
|m_axi_image_out_WVALID    |  out|    1|       m_axi|                                          image_out|       pointer|
|m_axi_image_out_WREADY    |   in|    1|       m_axi|                                          image_out|       pointer|
|m_axi_image_out_WDATA     |  out|   32|       m_axi|                                          image_out|       pointer|
|m_axi_image_out_WSTRB     |  out|    4|       m_axi|                                          image_out|       pointer|
|m_axi_image_out_WLAST     |  out|    1|       m_axi|                                          image_out|       pointer|
|m_axi_image_out_WID       |  out|    1|       m_axi|                                          image_out|       pointer|
|m_axi_image_out_WUSER     |  out|    1|       m_axi|                                          image_out|       pointer|
|m_axi_image_out_ARVALID   |  out|    1|       m_axi|                                          image_out|       pointer|
|m_axi_image_out_ARREADY   |   in|    1|       m_axi|                                          image_out|       pointer|
|m_axi_image_out_ARADDR    |  out|   32|       m_axi|                                          image_out|       pointer|
|m_axi_image_out_ARID      |  out|    1|       m_axi|                                          image_out|       pointer|
|m_axi_image_out_ARLEN     |  out|   32|       m_axi|                                          image_out|       pointer|
|m_axi_image_out_ARSIZE    |  out|    3|       m_axi|                                          image_out|       pointer|
|m_axi_image_out_ARBURST   |  out|    2|       m_axi|                                          image_out|       pointer|
|m_axi_image_out_ARLOCK    |  out|    2|       m_axi|                                          image_out|       pointer|
|m_axi_image_out_ARCACHE   |  out|    4|       m_axi|                                          image_out|       pointer|
|m_axi_image_out_ARPROT    |  out|    3|       m_axi|                                          image_out|       pointer|
|m_axi_image_out_ARQOS     |  out|    4|       m_axi|                                          image_out|       pointer|
|m_axi_image_out_ARREGION  |  out|    4|       m_axi|                                          image_out|       pointer|
|m_axi_image_out_ARUSER    |  out|    1|       m_axi|                                          image_out|       pointer|
|m_axi_image_out_RVALID    |   in|    1|       m_axi|                                          image_out|       pointer|
|m_axi_image_out_RREADY    |  out|    1|       m_axi|                                          image_out|       pointer|
|m_axi_image_out_RDATA     |   in|   32|       m_axi|                                          image_out|       pointer|
|m_axi_image_out_RLAST     |   in|    1|       m_axi|                                          image_out|       pointer|
|m_axi_image_out_RID       |   in|    1|       m_axi|                                          image_out|       pointer|
|m_axi_image_out_RFIFONUM  |   in|    9|       m_axi|                                          image_out|       pointer|
|m_axi_image_out_RUSER     |   in|    1|       m_axi|                                          image_out|       pointer|
|m_axi_image_out_RRESP     |   in|    2|       m_axi|                                          image_out|       pointer|
|m_axi_image_out_BVALID    |   in|    1|       m_axi|                                          image_out|       pointer|
|m_axi_image_out_BREADY    |  out|    1|       m_axi|                                          image_out|       pointer|
|m_axi_image_out_BRESP     |   in|    2|       m_axi|                                          image_out|       pointer|
|m_axi_image_out_BID       |   in|    1|       m_axi|                                          image_out|       pointer|
|m_axi_image_out_BUSER     |   in|    1|       m_axi|                                          image_out|       pointer|
|sext_ln27                 |   in|   30|     ap_none|                                          sext_ln27|        scalar|
|sext_ln27_1               |   in|   30|     ap_none|                                        sext_ln27_1|        scalar|
|image_length              |   in|   32|     ap_none|                                       image_length|        scalar|
|low_new_threshold         |   in|   32|     ap_none|                                  low_new_threshold|        scalar|
|low_threshold             |   in|   32|     ap_none|                                      low_threshold|        scalar|
|high_threshold            |   in|   32|     ap_none|                                     high_threshold|        scalar|
|sub4                      |   in|   32|     ap_none|                                               sub4|        scalar|
|sub6                      |   in|   32|     ap_none|                                               sub6|        scalar|
|high_new_threshold        |   in|   32|     ap_none|                                 high_new_threshold|        scalar|
|sub10                     |   in|   32|     ap_none|                                              sub10|        scalar|
|sub12                     |   in|   32|     ap_none|                                              sub12|        scalar|
+--------------------------+-----+-----+------------+---------------------------------------------------+--------------+

