# Details about FDCAN clock calibration unit registers

**Source**: Page 63, Chunk 252  
**Category**: Details about FDCAN clock calibration unit registers  
**Chunk Index**: 252

---

RM0433 Contents
56.7.1 Clock calibration unit core release register (FDCAN_CCU_CREL) . . 2584
56.7.2 Calibration configuration register (FDCAN_CCU_CCFG) . . . . . . . . . 2584
56.7.3 Calibration status register (FDCAN_CCU_CSTAT) . . . . . . . . . . . . . . 2586
56.7.4 Calibration watchdog register (FDCAN_CCU_CWD) . . . . . . . . . . . . 2586
56.7.5 Clock calibration unit interrupt register (FDCAN_CCU_IR) . . . . . . . . 2587
56.7.6 Clock calibration unit interrupt enable register (FDCAN_CCU_IE) . . 2588
56.7.7 CCU register map . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2588
57 USB on-the-go high-speed (OTG_HS) . . . . . . . . . . . . . . . . . . . . . . . . 2590

---

**AI Reasoning**: The content chunk provides detailed information about various registers related to the FDCAN clock calibration unit. This fits well under 'specifications' as it specifies register details and configurations. The filename captures the essence of the content by focusing on the FDCAN clock calibration unit, making it easily discoverable.
