Detected Eval board
Processing page 1
Processing table 1
Text before table: Figure 1. STM32F769I-EVAL evaluation board programmer for the STM32. application.The integrated ST-LINK/V2-1 provides an embedded in-circuit debugger and headers make provide an easy mean of connecting a daughterboard for a specific Flash, 4" DSI LCD with capacitive touch panel etc.) and develop applications. Extension audio DAC and ADC, digital microphone, CAN, SRAM, NOR Flash, SDRAM, Quad SPI card, USART, peripherals (USB OTG HS, USB OTG FS, Ethernet, motor control, microSD™ The full range of hardware features on the board helps the user to evaluate all the is not considered as a final application. evaluation board can be used as a reference design for user application development but it USB OTG HS and USB OTG FS peripherals, SWD and JTAG debugging support. This Kbytes of instruction, 2 Mbytes of Flash memory, TCM RAM + 4 Kbytes of backup SRAM, three 12-bit ADC converters, two 12-bit DAC channels, internal 512 Kbytes of SRAM + 16 FMC, Quad-SPI. It also features four USARTs and four UART peripherals, two CAN buses, I2S, SDIO, two SAIs, 8-bit to 14-bit digital camera, Ethernet MAC, multiplexed full-duplex I2Cs, six SPIs with three microcontrollers. It features the following interfaces: four Cortex®-M7 core-based STM32F769NI platform for STMicroelectronics ARM® The STM32F769I-EVAL evaluation board is a complete demonstration and development Introduction Evaluation board with STM32F769NI MCU User manual UM2035
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['', '', '']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['', '', '']
Connector mapping: {}
Processing page 2
Processing page 3
Processing page 4
Processing page 5
Processing page 6
Processing page 7
Processing page 8
Processing table 1
Text before table: Table 1. Ordering information To order the evaluation board refer to Table 1. 4 Ordering information the board. Next to the evaluation tool ordering part number, that is stuck or silkscreen printed on • website). refer to the section "Package information" of the STM32 datasheet at the www.st.com On the targeted STM32 that is soldered on the board (for illustration of STM32 marking, • "E" or "ES" marking examples of location: these engineering sample tools as reference design or in production. usage will not be at ST charge. In no event, ST will be liable for any customer usage of to be used as reference design or in production. Any consequences deriving from such Evaluation tools marked as "ES" or "E" are not yet qualified and therefore they are not ready 3 Product marking www.st.com website. demonstration software available at the information and to download the latest version, refer to the STM32F769I-EVAL Demonstration software is preloaded in the STM32F769NI Flash memory. For more 2 Demonstration software UM2035 Demonstration software
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['Order code', 'Target STM32']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['edoc redrO', '23MTS tegraT']
Connector mapping: {}
Processing row: ['STM32F769I-EVAL', 'STM32F769NI']
Processing page 9
Processing page 10
Processing table 1
Text before table: Figure 2. Hardware block diagram Figure 25. Figure 4. The board history version is reported in the yellow frame of the showed in locate these features on the evaluation board.The mechanical dimensions of the board are Figure 3 will help the user to Audio, CAN, microSD cards and embedded ST-LINK) and module, color DSI LCD, USB OTG connectors, motor control connector, USART, Ethernet, STM32F769NI and peripherals (SDRAM, SRAM, NOR Flash, Quad-SPI Flash, Camera Figure 2 illustrates the connection between TFBGA package). The hardware block diagram STM32F769I-EVAL evaluation board is designed around the STM32F769NI (216-pin in 6 Hardware layout and configuration UM2035 Hardware layout and configuration
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['(cid:22)(cid:57)(cid:3)(cid:69)(cid:68)(cid:87)(cid:87)(cid:72)(cid:85)(cid:92) (cid:57)(cid:37)(cid:36)(cid:55) (cid:50)(cid:55)(cid:42)(cid:20) (cid:56)(cid:54)(cid:37)(cid:3)(cid:70)(cid:82)(cid:81)(cid:81)(cid:72)(cid:70)(cid:87)(cid:82)(cid:85)\n(cid:46)(cid:72)(cid:92)(cid:15)(cid:58)(cid:68)(cid:78)(cid:72)(cid:88)(cid:83)(cid:15)(cid:55)(cid:68)(cid:80)(cid:83)(cid:72)(cid:85)(cid:15)\n(cid:22)(cid:21)(cid:46)(cid:43)(cid:93)(cid:3)(cid:70)(cid:85)(cid:92)(cid:86)(cid:87)(cid:68)(cid:79) (cid:53)(cid:55)(cid:38) (cid:42)(cid:51)(cid:44)(cid:50)\n(cid:37)(cid:88)(cid:87)(cid:87)(cid:82)(cid:81)(cid:86)\n(cid:54)(cid:58)(cid:3)(cid:68)(cid:81)(cid:71)(cid:3)(cid:87)(cid:85)(cid:68)(cid:70)(cid:72)(cid:3)(cid:70)(cid:82)(cid:81)(cid:81)(cid:72)(cid:70)(cid:87)(cid:82)(cid:85) (cid:55)(cid:51)(cid:44)(cid:56) (cid:36)(cid:39)(cid:38) (cid:51)(cid:82)(cid:87)(cid:72)(cid:81)(cid:87)(cid:76)(cid:82)(cid:80)(cid:72)(cid:87)(cid:72)(cid:85)\n(cid:53)(cid:54)(cid:16)(cid:21)(cid:22)(cid:21)(cid:3)(cid:39)(cid:37)(cid:28)(cid:3)(cid:70)(cid:82)(cid:81)(cid:81)(cid:72)(cid:70)(cid:87)(cid:82)(cid:85) (cid:56)(cid:36)(cid:53)(cid:55)(cid:20) (cid:54)(cid:51)(cid:39)(cid:44)(cid:41) (cid:36)(cid:88)(cid:71)(cid:76)(cid:82)(cid:3)(cid:44)(cid:81)\n(cid:54)(cid:55)(cid:16)(cid:47)(cid:44)(cid:49)(cid:46)(cid:18)(cid:57)(cid:21)(cid:16)(cid:20) (cid:52)(cid:54)(cid:51)(cid:44) (cid:52)(cid:54)(cid:51)(cid:44)(cid:41)(cid:79)(cid:68)(cid:86)(cid:75)\n(cid:45)(cid:55)(cid:36)(cid:42)(cid:3)(cid:68)(cid:81)(cid:71)(cid:3)(cid:87)(cid:85)(cid:68)(cid:70)(cid:72)(cid:3)(cid:70)(cid:82)(cid:81)(cid:81)(cid:72)(cid:70)(cid:87)(cid:82)(cid:85) (cid:39)(cid:36)(cid:51) (cid:47)(cid:38)(cid:39)(cid:66)(cid:39)(cid:54)(cid:44) (cid:23)(cid:5)(cid:3)(cid:39)(cid:54)(cid:44)(cid:3)(cid:76)(cid:81)(cid:87)(cid:72)(cid:85)(cid:73)(cid:68)(cid:70)(cid:72)(cid:3)(cid:47)(cid:38)(cid:39)\n(cid:22)(cid:21)(cid:16)(cid:48)(cid:69)(cid:92)(cid:87)(cid:72)(cid:3)(cid:54)(cid:39)(cid:53)(cid:36)(cid:48) (cid:41)(cid:48)(cid:38)\n(cid:44)(cid:21)(cid:38) (cid:48)(cid:41)(cid:59)(cid:15)(cid:3)(cid:77)(cid:82)(cid:92)(cid:86)(cid:87)(cid:76)(cid:70)(cid:78)(cid:15)(cid:3)(cid:87)(cid:82)(cid:88)(cid:70)(cid:75)(cid:3)(cid:86)(cid:70)(cid:85)(cid:72)(cid:72)(cid:81)\n(cid:21)(cid:16)(cid:48)(cid:69)(cid:92)(cid:87)(cid:72)(cid:3)(cid:54)(cid:53)(cid:36)(cid:48)\n(cid:44)(cid:21)(cid:38) (cid:70)(cid:82)(cid:81)(cid:81)(cid:72)(cid:70)(cid:87)(cid:82)(cid:85)\n(cid:20)(cid:25)(cid:16)(cid:48)(cid:69)(cid:92)(cid:87)(cid:72)(cid:3)(cid:49)(cid:50)(cid:53)(cid:3)(cid:41)(cid:79)(cid:68)(cid:86)(cid:75) (cid:54)(cid:55)(cid:48)(cid:22)(cid:21)(cid:41)(cid:26)(cid:25)(cid:28)(cid:44)(cid:40)(cid:57)(cid:36)(cid:47)\n(cid:49)(cid:36)(cid:49)(cid:39)(cid:41)(cid:79)(cid:68)(cid:86)(cid:75)(cid:70)(cid:82)(cid:81)(cid:81)(cid:72)(cid:70)(cid:87)(cid:82)(cid:85) (cid:36)(cid:88)(cid:71)(cid:76)(cid:82)(cid:3)(cid:68)(cid:81)(cid:71)(cid:3)(cid:39)(cid:36)(cid:38)(cid:3)(cid:68)(cid:80)(cid:83)(cid:79)(cid:76)(cid:73)(cid:76)(cid:72)(cid:85)\n(cid:54)(cid:36)(cid:44)(cid:20)(cid:3)(cid:68)(cid:81)(cid:71)(cid:3)(cid:54)(cid:36)(cid:44)(cid:21)\n(cid:53)(cid:42)(cid:37)(cid:47)(cid:38)(cid:39) (cid:47)(cid:38)(cid:39)(cid:66)(cid:53)(cid:42)(cid:37)\n(cid:38)(cid:36)(cid:49) (cid:38)(cid:36)(cid:49)(cid:70)(cid:82)(cid:81)(cid:81)(cid:72)(cid:70)(cid:87)(cid:82)(cid:85)\n(cid:80)(cid:76)(cid:70)(cid:85)(cid:82)(cid:54)(cid:39)(cid:21) (cid:54)(cid:39)(cid:44)(cid:50)(cid:21)\n(cid:50)(cid:55)(cid:42)(cid:21) (cid:43)(cid:54)(cid:3)(cid:51)(cid:43)(cid:60)(cid:3)(cid:68)(cid:81)(cid:71)(cid:3)(cid:56)(cid:54)(cid:37)(cid:3)(cid:70)(cid:82)(cid:81)(cid:81)(cid:72)(cid:70)(cid:87)(cid:82)(cid:85)\n(cid:80)(cid:76)(cid:70)(cid:85)(cid:82)(cid:54)(cid:39)(cid:20) (cid:54)(cid:39)(cid:44)(cid:50)(cid:20)\n(cid:51)(cid:43)(cid:60)(cid:3)(cid:68)(cid:81)(cid:71)(cid:3)(cid:40)(cid:87)(cid:75)(cid:72)(cid:85)(cid:81)(cid:72)(cid:87)(cid:3)\n(cid:48)(cid:44)(cid:44) (cid:51)(cid:58)(cid:53)\n(cid:70)(cid:82)(cid:81)(cid:81)(cid:72)(cid:70)(cid:87)(cid:82)(cid:85) (cid:22)(cid:57)(cid:22)(cid:3)(cid:51)(cid:82)(cid:90)(cid:72)(cid:85)(cid:3)(cid:86)(cid:88)(cid:83)(cid:83)(cid:79)(cid:92)\n(cid:39)(cid:38)(cid:48)(cid:44)\n(cid:38)(cid:68)(cid:80)(cid:72)(cid:85)(cid:68)(cid:3)(cid:70)(cid:82)(cid:81)(cid:81)(cid:72)(cid:70)(cid:87)(cid:82)(cid:85)\n(cid:48)(cid:82)(cid:87)(cid:82)(cid:85)(cid:3)(cid:70)(cid:82)(cid:81)(cid:87)(cid:85)(cid:82)(cid:79)(cid:3)(cid:70)(cid:82)(cid:81)(cid:81)(cid:72)(cid:70)(cid:87)(cid:82)(cid:85)\n(cid:48)(cid:54)(cid:89)(cid:23)(cid:19)(cid:26)(cid:23)(cid:25)(cid:57)(cid:20)']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: [')02:dic()75:dic()52:dic()32:dic()62:dic()91:dic()32:dic()98:dic()45:dic()84:dic(\n)58:dic()28:dic()78:dic()07:dic()27:dic()18:dic()18:dic()28:dic()07:dic()3:dic()97:dic()28:dic()58:dic()78:dic()18:dic()28:dic()07:dic()3:dic()58:dic()28:dic()78:dic()28:dic()84:dic(\n)58:dic()28:dic()78:dic()07:dic()27:dic()18:dic()18:dic()28:dic()07:dic()3:dic()86:dic()58:dic()27:dic()08:dic()86:dic()83:dic(\n)44:dic()84:dic()83:dic()93:dic(\n)29:dic()97:dic()38:dic()38:dic()88:dic()68:dic()3:dic()58:dic()27:dic()09:dic()28:dic()15:dic()3:dic()22:dic()75:dic()22:dic( )58:dic()28:dic()78:dic()07:dic()27:dic()18:dic()18:dic()28:dic()07:dic(\n)35:dic()85:dic()15:dic( )44:dic()44:dic()84:dic(\n)3:dic()78:dic()27:dic()18:dic()58:dic()27:dic()57:dic()78:dic()04:dic()3:dic()17:dic()18:dic()86:dic()3:dic()06:dic()34:dic()15:dic(\n)02:dic()05:dic()44:dic()93:dic()45:dic( )02:dic()93:dic()45:dic()28:dic()58:dic()07:dic()67:dic()08:dic(\n)58:dic()28:dic()78:dic()07:dic()27:dic()18:dic()18:dic()28:dic()07:dic()3:dic()73:dic()45:dic()65:dic()3:dic()17:dic()18:dic()86:dic()3:dic()06:dic()34:dic()15:dic()3:dic()45:dic()34:dic( )12:dic()24:dic()55:dic()05:dic(\n)12:dic()05:dic()44:dic()93:dic()45:dic( )12:dic()93:dic()45:dic()28:dic()58:dic()07:dic()67:dic()08:dic(\n)58:dic()28:dic()78:dic()07:dic()27:dic()18:dic()18:dic()28:dic()07:dic()94:dic()63:dic()83:dic( )94:dic()63:dic()83:dic(\n)73:dic()24:dic()35:dic()66:dic()93:dic()83:dic()74:dic( )93:dic()83:dic()74:dic()73:dic()24:dic()35:dic(\n)12:dic()44:dic()63:dic()45:dic()3:dic()17:dic()18:dic()86:dic()3:dic()02:dic()44:dic()63:dic()45:dic(\n)58:dic()27:dic()67:dic()37:dic()67:dic()97:dic()38:dic()08:dic()86:dic()3:dic()83:dic()63:dic()93:dic()3:dic()17:dic()18:dic()86:dic()3:dic()28:dic()67:dic()17:dic()88:dic()63:dic( )58:dic()28:dic()78:dic()07:dic()27:dic()18:dic()18:dic()28:dic()07:dic()57:dic()68:dic()86:dic()97:dic()14:dic()93:dic()94:dic()63:dic()94:dic(\n)74:dic()63:dic()75:dic()04:dic()44:dic()82:dic()52:dic()62:dic()14:dic()12:dic()22:dic()84:dic()55:dic()45:dic( )57:dic()68:dic()86:dic()97:dic()14:dic()3:dic()35:dic()05:dic()94:dic()3:dic()27:dic()78:dic()29:dic()96:dic()84:dic()61:dic()52:dic()02:dic(\n)58:dic()28:dic()78:dic()07:dic()27:dic()18:dic()18:dic()28:dic()07:dic( )83:dic()12:dic()44:dic(\n)84:dic()63:dic()35:dic()45:dic()3:dic()27:dic()78:dic()29:dic()96:dic()84:dic()61:dic()12:dic(\n)18:dic()27:dic()27:dic()58:dic()07:dic()68:dic()3:dic()57:dic()07:dic()88:dic()28:dic()78:dic()3:dic()51:dic()87:dic()07:dic()67:dic()78:dic()68:dic()29:dic()28:dic()77:dic()3:dic()51:dic()95:dic()14:dic()84:dic( )83:dic()12:dic()44:dic(\n)83:dic()84:dic()14:dic( )84:dic()63:dic()35:dic()93:dic()45:dic()3:dic()27:dic()78:dic()29:dic()96:dic()84:dic()61:dic()12:dic()22:dic(\n)93:dic()83:dic()74:dic()3:dic()27:dic()07:dic()86:dic()37:dic()58:dic()27:dic()78:dic()18:dic()67:dic()3:dic()44:dic()45:dic()93:dic()3:dic()5:dic()32:dic( )44:dic()45:dic()93:dic()66:dic()93:dic()83:dic()74:dic( )15:dic()63:dic()93:dic( )58:dic()28:dic()78:dic()07:dic()27:dic()18:dic()18:dic()28:dic()07:dic()3:dic()27:dic()07:dic()86:dic()58:dic()78:dic()3:dic()17:dic()18:dic()86:dic()3:dic()24:dic()63:dic()55:dic()54:dic(\n)57:dic()68:dic()86:dic()97:dic()14:dic()44:dic()15:dic()45:dic()25:dic( )44:dic()15:dic()45:dic()25:dic( )02:dic()61:dic()12:dic()75:dic()81:dic()64:dic()94:dic()44:dic()74:dic()61:dic()55:dic()45:dic(\n)18:dic()44:dic()3:dic()28:dic()67:dic()17:dic()88:dic()63:dic( )14:dic()44:dic()93:dic()15:dic()45:dic( )02:dic()55:dic()35:dic()63:dic()65:dic( )58:dic()28:dic()78:dic()07:dic()27:dic()18:dic()18:dic()28:dic()07:dic()3:dic()82:dic()73:dic()93:dic()3:dic()12:dic()22:dic()12:dic()61:dic()45:dic()35:dic(\n)58:dic()27:dic()78:dic()27:dic()08:dic()28:dic()67:dic()78:dic()18:dic()27:dic()78:dic()28:dic()15:dic( )83:dic()93:dic()63:dic( )65:dic()44:dic()15:dic()55:dic( )58:dic()28:dic()78:dic()07:dic()27:dic()18:dic()18:dic()28:dic()07:dic()3:dic()27:dic()07:dic()86:dic()58:dic()78:dic()3:dic()17:dic()18:dic()86:dic()3:dic()85:dic()45:dic(\n)68:dic()18:dic()28:dic()78:dic()78:dic()88:dic()73:dic(\n)05:dic()44:dic()15:dic()24:dic( )83:dic()55:dic()35:dic( )97:dic()86:dic()78:dic()68:dic()29:dic()58:dic()07:dic()3:dic()39:dic()34:dic()64:dic()12:dic()22:dic(\n)51:dic()58:dic()27:dic()38:dic()08:dic()86:dic()55:dic()51:dic()38:dic()88:dic()27:dic()87:dic()86:dic()85:dic()51:dic()29:dic()27:dic()64:dic(\n)58:dic()28:dic()78:dic()07:dic()27:dic()18:dic()18:dic()28:dic()07:dic()3:dic()73:dic()45:dic()65:dic( )02:dic()24:dic()55:dic()05:dic( )55:dic()63:dic()73:dic()75:dic( )29:dic()58:dic()27:dic()78:dic()78:dic()86:dic()96:dic()3:dic()75:dic()22:dic(']
Connector mapping: {}
Processing row: ['']
Processing table 2
Text before table: Figure 2. Hardware block diagram Figure 25. Figure 4. The board history version is reported in the yellow frame of the showed in locate these features on the evaluation board.The mechanical dimensions of the board are Figure 3 will help the user to Audio, CAN, microSD cards and embedded ST-LINK) and module, color DSI LCD, USB OTG connectors, motor control connector, USART, Ethernet, STM32F769NI and peripherals (SDRAM, SRAM, NOR Flash, Quad-SPI Flash, Camera Figure 2 illustrates the connection between TFBGA package). The hardware block diagram STM32F769I-EVAL evaluation board is designed around the STM32F769NI (216-pin in 6 Hardware layout and configuration UM2035 Hardware layout and configuration
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['(cid:56)(cid:54)(cid:37)(cid:3)(cid:70)(cid:82)(cid:81)(cid:81)(cid:72)(cid:70)(cid:87)(cid:82)(cid:85)']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: [')58:dic()28:dic()78:dic()07:dic()27:dic()18:dic()18:dic()28:dic()07:dic()3:dic()73:dic()45:dic()65:dic(']
Connector mapping: {}
Processing row: ['(cid:46)(cid:72)(cid:92)(cid:15)(cid:58)(cid:68)(cid:78)(cid:72)(cid:88)(cid:83)(cid:15)(cid:55)(cid:68)(cid:80)(cid:83)(cid:72)(cid:85)(cid:15)\n(cid:37)(cid:88)(cid:87)(cid:87)(cid:82)(cid:81)(cid:86)']
Processing table 3
Text before table: (cid:52)(cid:54)(cid:51)(cid:44)(cid:41)(cid:79)(cid:68)(cid:86)(cid:75) (cid:52)(cid:54)(cid:51)(cid:44) (cid:54)(cid:55)(cid:16)(cid:47)(cid:44)(cid:49)(cid:46)(cid:18)(cid:57)(cid:21)(cid:16)(cid:20) (cid:56)(cid:36)(cid:53)(cid:55)(cid:20) (cid:54)(cid:51)(cid:39)(cid:44)(cid:41) (cid:53)(cid:54)(cid:16)(cid:21)(cid:22)(cid:21)(cid:3)(cid:39)(cid:37)(cid:28)(cid:3)(cid:70)(cid:82)(cid:81)(cid:81)(cid:72)(cid:70)(cid:87)(cid:82)(cid:85) (cid:36)(cid:88)(cid:71)(cid:76)(cid:82)(cid:3)(cid:44)(cid:81) (cid:51)(cid:82)(cid:87)(cid:72)(cid:81)(cid:87)(cid:76)(cid:82)(cid:80)(cid:72)(cid:87)(cid:72)(cid:85) (cid:55)(cid:51)(cid:44)(cid:56) (cid:36)(cid:39)(cid:38) (cid:54)(cid:58)(cid:3)(cid:68)(cid:81)(cid:71)(cid:3)(cid:87)(cid:85)(cid:68)(cid:70)(cid:72)(cid:3)(cid:70)(cid:82)(cid:81)(cid:81)(cid:72)(cid:70)(cid:87)(cid:82)(cid:85) (cid:37)(cid:88)(cid:87)(cid:87)(cid:82)(cid:81)(cid:86) (cid:53)(cid:55)(cid:38) (cid:42)(cid:51)(cid:44)(cid:50) (cid:22)(cid:21)(cid:46)(cid:43)(cid:93)(cid:3)(cid:70)(cid:85)(cid:92)(cid:86)(cid:87)(cid:68)(cid:79) (cid:46)(cid:72)(cid:92)(cid:15)(cid:58)(cid:68)(cid:78)(cid:72)(cid:88)(cid:83)(cid:15)(cid:55)(cid:68)(cid:80)(cid:83)(cid:72)(cid:85)(cid:15) (cid:56)(cid:54)(cid:37)(cid:3)(cid:70)(cid:82)(cid:81)(cid:81)(cid:72)(cid:70)(cid:87)(cid:82)(cid:85) (cid:57)(cid:37)(cid:36)(cid:55) (cid:50)(cid:55)(cid:42)(cid:20) (cid:22)(cid:57)(cid:3)(cid:69)(cid:68)(cid:87)(cid:87)(cid:72)(cid:85)(cid:92) Figure 2. Hardware block diagram Figure 25. Figure 4. The board history version is reported in the yellow frame of the showed in locate these features on the evaluation board.The mechanical dimensions of the board are Figure 3 will help the user to Audio, CAN, microSD cards and embedded ST-LINK) and module, color DSI LCD, USB OTG connectors, motor control connector, USART, Ethernet, STM32F769NI and peripherals (SDRAM, SRAM, NOR Flash, Quad-SPI Flash, Camera Figure 2 illustrates the connection between TFBGA package). The hardware block diagram STM32F769I-EVAL evaluation board is designed around the STM32F769NI (216-pin in 6 Hardware layout and configuration UM2035 Hardware layout and configuration
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['']
Connector mapping: {}
Processing row: ['']
Processing row: ['']
Processing row: ['']
Processing row: ['']
Processing table 4
Text before table: (cid:49)(cid:36)(cid:49)(cid:39)(cid:41)(cid:79)(cid:68)(cid:86)(cid:75)(cid:70)(cid:82)(cid:81)(cid:81)(cid:72)(cid:70)(cid:87)(cid:82)(cid:85) (cid:54)(cid:55)(cid:48)(cid:22)(cid:21)(cid:41)(cid:26)(cid:25)(cid:28)(cid:44)(cid:40)(cid:57)(cid:36)(cid:47) (cid:20)(cid:25)(cid:16)(cid:48)(cid:69)(cid:92)(cid:87)(cid:72)(cid:3)(cid:49)(cid:50)(cid:53)(cid:3)(cid:41)(cid:79)(cid:68)(cid:86)(cid:75) (cid:44)(cid:21)(cid:38) (cid:70)(cid:82)(cid:81)(cid:81)(cid:72)(cid:70)(cid:87)(cid:82)(cid:85) (cid:21)(cid:16)(cid:48)(cid:69)(cid:92)(cid:87)(cid:72)(cid:3)(cid:54)(cid:53)(cid:36)(cid:48) (cid:44)(cid:21)(cid:38) (cid:48)(cid:41)(cid:59)(cid:15)(cid:3)(cid:77)(cid:82)(cid:92)(cid:86)(cid:87)(cid:76)(cid:70)(cid:78)(cid:15)(cid:3)(cid:87)(cid:82)(cid:88)(cid:70)(cid:75)(cid:3)(cid:86)(cid:70)(cid:85)(cid:72)(cid:72)(cid:81) (cid:41)(cid:48)(cid:38) (cid:22)(cid:21)(cid:16)(cid:48)(cid:69)(cid:92)(cid:87)(cid:72)(cid:3)(cid:54)(cid:39)(cid:53)(cid:36)(cid:48) (cid:39)(cid:36)(cid:51) (cid:47)(cid:38)(cid:39)(cid:66)(cid:39)(cid:54)(cid:44) (cid:45)(cid:55)(cid:36)(cid:42)(cid:3)(cid:68)(cid:81)(cid:71)(cid:3)(cid:87)(cid:85)(cid:68)(cid:70)(cid:72)(cid:3)(cid:70)(cid:82)(cid:81)(cid:81)(cid:72)(cid:70)(cid:87)(cid:82)(cid:85) (cid:23)(cid:5)(cid:3)(cid:39)(cid:54)(cid:44)(cid:3)(cid:76)(cid:81)(cid:87)(cid:72)(cid:85)(cid:73)(cid:68)(cid:70)(cid:72)(cid:3)(cid:47)(cid:38)(cid:39) (cid:52)(cid:54)(cid:51)(cid:44)(cid:41)(cid:79)(cid:68)(cid:86)(cid:75) (cid:52)(cid:54)(cid:51)(cid:44) (cid:54)(cid:55)(cid:16)(cid:47)(cid:44)(cid:49)(cid:46)(cid:18)(cid:57)(cid:21)(cid:16)(cid:20) (cid:56)(cid:36)(cid:53)(cid:55)(cid:20) (cid:54)(cid:51)(cid:39)(cid:44)(cid:41) (cid:53)(cid:54)(cid:16)(cid:21)(cid:22)(cid:21)(cid:3)(cid:39)(cid:37)(cid:28)(cid:3)(cid:70)(cid:82)(cid:81)(cid:81)(cid:72)(cid:70)(cid:87)(cid:82)(cid:85) (cid:36)(cid:88)(cid:71)(cid:76)(cid:82)(cid:3)(cid:44)(cid:81) (cid:51)(cid:82)(cid:87)(cid:72)(cid:81)(cid:87)(cid:76)(cid:82)(cid:80)(cid:72)(cid:87)(cid:72)(cid:85) (cid:55)(cid:51)(cid:44)(cid:56) (cid:36)(cid:39)(cid:38) (cid:54)(cid:58)(cid:3)(cid:68)(cid:81)(cid:71)(cid:3)(cid:87)(cid:85)(cid:68)(cid:70)(cid:72)(cid:3)(cid:70)(cid:82)(cid:81)(cid:81)(cid:72)(cid:70)(cid:87)(cid:82)(cid:85) (cid:37)(cid:88)(cid:87)(cid:87)(cid:82)(cid:81)(cid:86) (cid:53)(cid:55)(cid:38) (cid:42)(cid:51)(cid:44)(cid:50) (cid:22)(cid:21)(cid:46)(cid:43)(cid:93)(cid:3)(cid:70)(cid:85)(cid:92)(cid:86)(cid:87)(cid:68)(cid:79) (cid:46)(cid:72)(cid:92)(cid:15)(cid:58)(cid:68)(cid:78)(cid:72)(cid:88)(cid:83)(cid:15)(cid:55)(cid:68)(cid:80)(cid:83)(cid:72)(cid:85)(cid:15) (cid:56)(cid:54)(cid:37)(cid:3)(cid:70)(cid:82)(cid:81)(cid:81)(cid:72)(cid:70)(cid:87)(cid:82)(cid:85) (cid:57)(cid:37)(cid:36)(cid:55) (cid:50)(cid:55)(cid:42)(cid:20) (cid:22)(cid:57)(cid:3)(cid:69)(cid:68)(cid:87)(cid:87)(cid:72)(cid:85)(cid:92) Figure 2. Hardware block diagram Figure 25. Figure 4. The board history version is reported in the yellow frame of the showed in locate these features on the evaluation board.The mechanical dimensions of the board are Figure 3 will help the user to Audio, CAN, microSD cards and embedded ST-LINK) and module, color DSI LCD, USB OTG connectors, motor control connector, USART, Ethernet, STM32F769NI and peripherals (SDRAM, SRAM, NOR Flash, Quad-SPI Flash, Camera Figure 2 illustrates the connection between TFBGA package). The hardware block diagram STM32F769I-EVAL evaluation board is designed around the STM32F769NI (216-pin in 6 Hardware layout and configuration UM2035 Hardware layout and configuration
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['', '']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['', '']
Connector mapping: {}
Processing row: ['', '']
Processing row: ['', '']
Processing page 11
Processing page 12
Processing table 1
Text before table: Figure 4. Mechanical dimensions UM2035 Hardware layout and configuration
No connectors found in normal orientation. Reversing text in headers.
Processing horizontal table...
Processing row: ['']
Processing page 13
Processing page 14
Processing page 15
Processing table 1
Text before table: Table 2. Power-supply-related jumper settings Table 2. described in The power supply is configured by setting the related jumpers JP2, JP15 and JP20 as mA by U17 (ST890). case the current will be limited to 600 the jumper JP27 must be set to on, to allow the board to be powered anyway but in any LD10 remains set to off permanently and the board is not powered. In this specific case only Note: In case the board is powered by a USB charger, there is no USB enumeration, so the led provide such current. Consequently the board is not powered (LED LD10 remains off). that the request is rejected and the enumeration does not succeed if the PC cannot 2. 300 mA will be requested at enumeration (since JP27 must be off), so there is the risk current can be limited by PC. As a consequence the board is not supplied correctly. 1. If more than 300 mA current is needed by the board, the PC may be damaged or the UM2035 Hardware layout and configuration
No connectors found in normal orientation. Reversing text in headers.
Processing horizontal table...
Processing row: ['JP2', 'JP2 is used to measure the STM32 current consumption manually by multimeter.\nDefault setting: Fitted', None, None, None, None, None]
Processing row: ['JP15', 'V is connected to +3.3 V when JP15 is set, as shown to the right: (Default setting)\nbat\n(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)', None, None, None, None, None]
Detected connector: JP15 at position 0
Detected connector: JP15 at position 1
Processing row: ['JP15', 'V is connected to +3.3 V when JP15 is set, as shown to the right: (Default setting)\nbat\n(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)', None, None, '', '(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)', '']
Detected connector: JP15 at position 0
Detected connector: JP15 at position 1
Processing row: ['JP15', 'V is connected to the battery when JP15 is set, as shown to the right:\nbat\n(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)', None, None, '', '(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)', '']
Detected connector: JP15 at position 0
Detected connector: JP15 at position 1
Processing row: ['JP15', 'V is connected to the battery when JP15 is set, as shown to the right:\nbat\n(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)', None, None, '(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)', '(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)', '']
Detected connector: JP15 at position 0
Detected connector: JP15 at position 1
Processing row: ['JP20', 'JP20 is used to select one of the six possible power supply resources.\nSTM32F769I-EVAL is supplied through the jack CN19, when JP20 is set as shown\nto the right: (Default Setting)\n(cid:3)\n(cid:43)(cid:54)\n(cid:41)(cid:54)(cid:20)\n(cid:41)(cid:54)(cid:21)\n(cid:39)(cid:24)(cid:57)\n(cid:51)(cid:54)(cid:56)\n(cid:54)(cid:55)(cid:79)(cid:78)\n(cid:48)(cid:54)(cid:22)(cid:21)(cid:27)(cid:26)(cid:19)(cid:57)(cid:20)', None, None, '(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)', '(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)', '']
Detected connector: JP20 at position 0
Detected connector: JP20 at position 1
Processing row: ['JP20', 'JP20 is used to select one of the six possible power supply resources.\nSTM32F769I-EVAL is supplied through the jack CN19, when JP20 is set as shown\nto the right: (Default Setting)\n(cid:3)\n(cid:43)(cid:54)\n(cid:41)(cid:54)(cid:20)\n(cid:41)(cid:54)(cid:21)\n(cid:39)(cid:24)(cid:57)\n(cid:51)(cid:54)(cid:56)\n(cid:54)(cid:55)(cid:79)(cid:78)\n(cid:48)(cid:54)(cid:22)(cid:21)(cid:27)(cid:26)(cid:19)(cid:57)(cid:20)', None, '(cid:3)\n(cid:43)(cid:54)\n(cid:41)(cid:54)(cid:20)\n(cid:41)(cid:54)(cid:21)\n(cid:39)(cid:24)(cid:57)\n(cid:51)(cid:54)(cid:56)\n(cid:54)(cid:55)(cid:79)(cid:78)\n(cid:48)(cid:54)(cid:22)(cid:21)(cid:27)(cid:26)(cid:19)(cid:57)(cid:20)', '(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)', '(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)', '']
Detected connector: JP20 at position 0
Detected connector: JP20 at position 1
Processing row: ['JP20', 'STM32F769I-EVAL is supplied through the USB connector of the ST-LINK MCU,\nwhen JP20 is set as shown on the right:\n(Default Setting) (cid:3)\n(cid:43)(cid:54)\n(cid:41)(cid:54)(cid:20)\n(cid:41)(cid:54)(cid:21)\n(cid:39)(cid:24)(cid:57)\n(cid:51)(cid:54)(cid:56)\n(cid:54)(cid:55)(cid:79)(cid:78)\n(cid:48)(cid:54)(cid:22)(cid:21)(cid:27)(cid:25)(cid:28)(cid:57)(cid:20)', None, '(cid:3)\n(cid:43)(cid:54)\n(cid:41)(cid:54)(cid:20)\n(cid:41)(cid:54)(cid:21)\n(cid:39)(cid:24)(cid:57)\n(cid:51)(cid:54)(cid:56)\n(cid:54)(cid:55)(cid:79)(cid:78)\n(cid:48)(cid:54)(cid:22)(cid:21)(cid:27)(cid:26)(cid:19)(cid:57)(cid:20)', '(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)', '(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)', '']
Detected connector: JP20 at position 0
Detected connector: JP20 at position 1
Processing row: ['JP20', 'STM32F769I-EVAL is supplied through the USB connector of the ST-LINK MCU,\nwhen JP20 is set as shown on the right:\n(Default Setting) (cid:3)\n(cid:43)(cid:54)\n(cid:41)(cid:54)(cid:20)\n(cid:41)(cid:54)(cid:21)\n(cid:39)(cid:24)(cid:57)\n(cid:51)(cid:54)(cid:56)\n(cid:54)(cid:55)(cid:79)(cid:78)\n(cid:48)(cid:54)(cid:22)(cid:21)(cid:27)(cid:25)(cid:28)(cid:57)(cid:20)', '(cid:3)\n(cid:43)(cid:54)\n(cid:41)(cid:54)(cid:20)\n(cid:41)(cid:54)(cid:21)\n(cid:39)(cid:24)(cid:57)\n(cid:51)(cid:54)(cid:56)\n(cid:54)(cid:55)(cid:79)(cid:78)\n(cid:48)(cid:54)(cid:22)(cid:21)(cid:27)(cid:25)(cid:28)(cid:57)(cid:20)', '(cid:3)\n(cid:43)(cid:54)\n(cid:41)(cid:54)(cid:20)\n(cid:41)(cid:54)(cid:21)\n(cid:39)(cid:24)(cid:57)\n(cid:51)(cid:54)(cid:56)\n(cid:54)(cid:55)(cid:79)(cid:78)\n(cid:48)(cid:54)(cid:22)(cid:21)(cid:27)(cid:26)(cid:19)(cid:57)(cid:20)', '(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)', '(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)', '']
Detected connector: JP20 at position 0
Detected connector: JP20 at position 1
Processing page 16
Processing table 1
Text before table: Table 2. Power-supply-related jumper settings (continued) UM2035 Hardware layout and configuration
Processing horizontal table...
Processing row: ['JP20', 'STM32F769I-EVAL is supplied from the daughterboard connectors (CN5 and CN6)\nwhen JP20 is set as shown on the right:\n(cid:3)\n(cid:43)(cid:54)\n(cid:41)(cid:54)(cid:20)\n(cid:41)(cid:54)(cid:21)\n(cid:39)(cid:24)(cid:57)\n(cid:51)(cid:54)(cid:56)\n(cid:54)(cid:55)(cid:79)(cid:78)\n(cid:48)(cid:54)(cid:22)(cid:21)(cid:27)(cid:26)(cid:20)(cid:57)(cid:20)', None]
Detected connector: JP20 at position 0
Detected connector: CN6) at position 1
Processing row: ['JP20', 'STM32F769I-EVAL is supplied from the daughterboard connectors (CN5 and CN6)\nwhen JP20 is set as shown on the right:\n(cid:3)\n(cid:43)(cid:54)\n(cid:41)(cid:54)(cid:20)\n(cid:41)(cid:54)(cid:21)\n(cid:39)(cid:24)(cid:57)\n(cid:51)(cid:54)(cid:56)\n(cid:54)(cid:55)(cid:79)(cid:78)\n(cid:48)(cid:54)(cid:22)(cid:21)(cid:27)(cid:26)(cid:20)(cid:57)(cid:20)', '(cid:3)\n(cid:43)(cid:54)\n(cid:41)(cid:54)(cid:20)\n(cid:41)(cid:54)(cid:21)\n(cid:39)(cid:24)(cid:57)\n(cid:51)(cid:54)(cid:56)\n(cid:54)(cid:55)(cid:79)(cid:78)\n(cid:48)(cid:54)(cid:22)(cid:21)(cid:27)(cid:26)(cid:20)(cid:57)(cid:20)']
Detected connector: JP20 at position 0
Detected connector: CN6) at position 1
Processing row: ['JP20', 'STM32F769I-EVAL is supplied from the USB OTG2 FS (CN14),when JP20 is set as\nshown on the right:\n(cid:3)\n(cid:43)(cid:54)\n(cid:41)(cid:54)(cid:20)\n(cid:41)(cid:54)(cid:21)\n(cid:39)(cid:24)(cid:57)\n(cid:51)(cid:54)(cid:56)\n(cid:54)(cid:55)(cid:79)(cid:78)\n(cid:48)(cid:54)(cid:22)(cid:21)(cid:27)(cid:26)(cid:21)(cid:57)(cid:20)', '(cid:3)\n(cid:43)(cid:54)\n(cid:41)(cid:54)(cid:20)\n(cid:41)(cid:54)(cid:21)\n(cid:39)(cid:24)(cid:57)\n(cid:51)(cid:54)(cid:56)\n(cid:54)(cid:55)(cid:79)(cid:78)\n(cid:48)(cid:54)(cid:22)(cid:21)(cid:27)(cid:26)(cid:20)(cid:57)(cid:20)']
Detected connector: JP20 at position 0
Detected connector: JP20 at position 1
Processing row: ['JP20', 'STM32F769I-EVAL is supplied from the USB OTG2 FS (CN14),when JP20 is set as\nshown on the right:\n(cid:3)\n(cid:43)(cid:54)\n(cid:41)(cid:54)(cid:20)\n(cid:41)(cid:54)(cid:21)\n(cid:39)(cid:24)(cid:57)\n(cid:51)(cid:54)(cid:56)\n(cid:54)(cid:55)(cid:79)(cid:78)\n(cid:48)(cid:54)(cid:22)(cid:21)(cid:27)(cid:26)(cid:21)(cid:57)(cid:20)', '(cid:3)\n(cid:43)(cid:54)\n(cid:41)(cid:54)(cid:20)\n(cid:41)(cid:54)(cid:21)\n(cid:39)(cid:24)(cid:57)\n(cid:51)(cid:54)(cid:56)\n(cid:54)(cid:55)(cid:79)(cid:78)\n(cid:48)(cid:54)(cid:22)(cid:21)(cid:27)(cid:26)(cid:21)(cid:57)(cid:20)']
Detected connector: JP20 at position 0
Detected connector: JP20 at position 1
Processing row: ['JP20', 'STM32F769I-EVAL is supplied from the USB OTG1 FS (CN13), when JP20 is set\nas shown on the right:\n(cid:3)\n(cid:43)(cid:54)\n(cid:41)(cid:54)(cid:20)\n(cid:41)(cid:54)(cid:21)\n(cid:39)(cid:24)(cid:57)\n(cid:51)(cid:54)(cid:56)\n(cid:54)(cid:55)(cid:79)(cid:78)\n(cid:48)(cid:54)(cid:22)(cid:21)(cid:27)(cid:26)(cid:22)(cid:57)(cid:20)', '(cid:3)\n(cid:43)(cid:54)\n(cid:41)(cid:54)(cid:20)\n(cid:41)(cid:54)(cid:21)\n(cid:39)(cid:24)(cid:57)\n(cid:51)(cid:54)(cid:56)\n(cid:54)(cid:55)(cid:79)(cid:78)\n(cid:48)(cid:54)(cid:22)(cid:21)(cid:27)(cid:26)(cid:21)(cid:57)(cid:20)']
Detected connector: JP20 at position 0
Detected connector: JP20 at position 1
Processing row: ['JP20', 'STM32F769I-EVAL is supplied from the USB OTG1 FS (CN13), when JP20 is set\nas shown on the right:\n(cid:3)\n(cid:43)(cid:54)\n(cid:41)(cid:54)(cid:20)\n(cid:41)(cid:54)(cid:21)\n(cid:39)(cid:24)(cid:57)\n(cid:51)(cid:54)(cid:56)\n(cid:54)(cid:55)(cid:79)(cid:78)\n(cid:48)(cid:54)(cid:22)(cid:21)(cid:27)(cid:26)(cid:22)(cid:57)(cid:20)', '(cid:3)\n(cid:43)(cid:54)\n(cid:41)(cid:54)(cid:20)\n(cid:41)(cid:54)(cid:21)\n(cid:39)(cid:24)(cid:57)\n(cid:51)(cid:54)(cid:56)\n(cid:54)(cid:55)(cid:79)(cid:78)\n(cid:48)(cid:54)(cid:22)(cid:21)(cid:27)(cid:26)(cid:22)(cid:57)(cid:20)']
Detected connector: JP20 at position 0
Detected connector: JP20 at position 1
Processing row: ['JP20', 'STM32F769I-EVAL is supplied from the USB OTG2 HS (CN8) when JP20 is set as\nshown to the right:\n(cid:3)\n(cid:43)(cid:54)\n(cid:41)(cid:54)(cid:20)\n(cid:41)(cid:54)(cid:21)\n(cid:39)(cid:24)(cid:57)\n(cid:51)(cid:54)(cid:56)\n(cid:54)(cid:55)(cid:79)(cid:78)\n(cid:48)(cid:54)(cid:22)(cid:21)(cid:27)(cid:26)(cid:23)(cid:57)(cid:20)', '(cid:3)\n(cid:43)(cid:54)\n(cid:41)(cid:54)(cid:20)\n(cid:41)(cid:54)(cid:21)\n(cid:39)(cid:24)(cid:57)\n(cid:51)(cid:54)(cid:56)\n(cid:54)(cid:55)(cid:79)(cid:78)\n(cid:48)(cid:54)(cid:22)(cid:21)(cid:27)(cid:26)(cid:22)(cid:57)(cid:20)']
Detected connector: JP20 at position 0
Detected connector: (CN8) at position 1
Processing row: ['JP20', 'STM32F769I-EVAL is supplied from the USB OTG2 HS (CN8) when JP20 is set as\nshown to the right:\n(cid:3)\n(cid:43)(cid:54)\n(cid:41)(cid:54)(cid:20)\n(cid:41)(cid:54)(cid:21)\n(cid:39)(cid:24)(cid:57)\n(cid:51)(cid:54)(cid:56)\n(cid:54)(cid:55)(cid:79)(cid:78)\n(cid:48)(cid:54)(cid:22)(cid:21)(cid:27)(cid:26)(cid:23)(cid:57)(cid:20)', '(cid:3)\n(cid:43)(cid:54)\n(cid:41)(cid:54)(cid:20)\n(cid:41)(cid:54)(cid:21)\n(cid:39)(cid:24)(cid:57)\n(cid:51)(cid:54)(cid:56)\n(cid:54)(cid:55)(cid:79)(cid:78)\n(cid:48)(cid:54)(cid:22)(cid:21)(cid:27)(cid:26)(cid:23)(cid:57)(cid:20)']
Detected connector: JP20 at position 0
Detected connector: (CN8) at position 1
Processing row: ['JP20', 'STM32F769I-EVAL is supplied from power supply jack (CN19) and daughterboard\nconnected on CN5 and CN6, when JP20 is set as shown on the right\n(daughterboard must not have its own power supply connected).\n(cid:43)(cid:54)\n(cid:41)(cid:54)(cid:20)\n(cid:41)(cid:54)(cid:21)\n(cid:39)(cid:24)(cid:57)\n(cid:51)(cid:54)(cid:56)\n(cid:54)(cid:55)(cid:79)(cid:78)\n(cid:48)(cid:54)(cid:22)(cid:21)(cid:27)(cid:26)(cid:24)(cid:57)(cid:20)', '(cid:3)\n(cid:43)(cid:54)\n(cid:41)(cid:54)(cid:20)\n(cid:41)(cid:54)(cid:21)\n(cid:39)(cid:24)(cid:57)\n(cid:51)(cid:54)(cid:56)\n(cid:54)(cid:55)(cid:79)(cid:78)\n(cid:48)(cid:54)(cid:22)(cid:21)(cid:27)(cid:26)(cid:23)(cid:57)(cid:20)']
Detected connector: JP20 at position 0
Detected connector: (CN19) at position 1
Processing row: ['JP20', 'STM32F769I-EVAL is supplied from power supply jack (CN19) and daughterboard\nconnected on CN5 and CN6, when JP20 is set as shown on the right\n(daughterboard must not have its own power supply connected).\n(cid:43)(cid:54)\n(cid:41)(cid:54)(cid:20)\n(cid:41)(cid:54)(cid:21)\n(cid:39)(cid:24)(cid:57)\n(cid:51)(cid:54)(cid:56)\n(cid:54)(cid:55)(cid:79)(cid:78)\n(cid:48)(cid:54)(cid:22)(cid:21)(cid:27)(cid:26)(cid:24)(cid:57)(cid:20)', '(cid:43)(cid:54)\n(cid:41)(cid:54)(cid:20)\n(cid:41)(cid:54)(cid:21)\n(cid:39)(cid:24)(cid:57)\n(cid:51)(cid:54)(cid:56)\n(cid:54)(cid:55)(cid:79)(cid:78)\n(cid:48)(cid:54)(cid:22)(cid:21)(cid:27)(cid:26)(cid:24)(cid:57)(cid:20)']
Detected connector: JP20 at position 0
Detected connector: (CN19) at position 1
Processing table 2
Text before table: (cid:41)(cid:54)(cid:20) (cid:43)(cid:54) (daughterboard must not have its own power supply connected). connected on CN5 and CN6, when JP20 is set as shown on the right STM32F769I-EVAL is supplied from power supply jack (CN19) and daughterboard (cid:48)(cid:54)(cid:22)(cid:21)(cid:27)(cid:26)(cid:23)(cid:57)(cid:20) (cid:54)(cid:55)(cid:79)(cid:78) (cid:51)(cid:54)(cid:56) (cid:39)(cid:24)(cid:57) (cid:41)(cid:54)(cid:21) (cid:41)(cid:54)(cid:20) (cid:3) (cid:43)(cid:54) shown to the right: STM32F769I-EVAL is supplied from the USB OTG2 HS (CN8) when JP20 is set as (cid:48)(cid:54)(cid:22)(cid:21)(cid:27)(cid:26)(cid:22)(cid:57)(cid:20) (cid:54)(cid:55)(cid:79)(cid:78) (cid:51)(cid:54)(cid:56) (cid:39)(cid:24)(cid:57) JP20 (cid:41)(cid:54)(cid:21) (cid:41)(cid:54)(cid:20) (cid:3) (cid:43)(cid:54) as shown on the right: STM32F769I-EVAL is supplied from the USB OTG1 FS (CN13), when JP20 is set (cid:48)(cid:54)(cid:22)(cid:21)(cid:27)(cid:26)(cid:21)(cid:57)(cid:20) (cid:54)(cid:55)(cid:79)(cid:78) (cid:51)(cid:54)(cid:56) (cid:39)(cid:24)(cid:57) (cid:41)(cid:54)(cid:21) (cid:41)(cid:54)(cid:20) (cid:3) (cid:43)(cid:54) shown on the right: STM32F769I-EVAL is supplied from the USB OTG2 FS (CN14),when JP20 is set as (cid:48)(cid:54)(cid:22)(cid:21)(cid:27)(cid:26)(cid:20)(cid:57)(cid:20) (cid:54)(cid:55)(cid:79)(cid:78) (cid:51)(cid:54)(cid:56) (cid:39)(cid:24)(cid:57) (cid:41)(cid:54)(cid:21) (cid:41)(cid:54)(cid:20) (cid:3) (cid:43)(cid:54) when JP20 is set as shown on the right: STM32F769I-EVAL is supplied from the daughterboard connectors (CN5 and CN6) Jumper Description Table 2. Power-supply-related jumper settings (continued) UM2035 Hardware layout and configuration
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['']
Connector mapping: {}
Processing row: ['']
Processing page 17
Processing table 1
Text before table: Table 3. 25 MHz crystal X1 related solder bridges X5, 24 MHz crystal for USB OTG2 HS PHY • X4, 25 MHz crystal with socket for Ethernet PHY • X3, 24 MHz oscillator for camera module (Default on camera daughterboard) • X2, 32 KHz crystal for embedded RTC of the STM32F769NI • X1, 25 MHz crystal for the HSE of the STM32F769NI • Five clock sources are available on the STM32F769I-EVAL board: 6.3 Clock source PHY). 2. Configure USB HS PHY into Low-power mode (Register address = 04, bit 6 in USB (EXP_IO1) 1. Configure Ethernet PHY into Power Down Mode by setting low level of IO_Expander consumption on JP2, the following cautions must be taken into account: To avoid the impact of USB PHY and Ethernet PHY and get precise results of current correctly. The LED LD10 is lit when the STM32F769I-EVAL evaluation board is powered by the 5 V UM2035 Hardware layout and configuration
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['Jumper', 'Description']
Detected pin name header: Description at position 1 in header_row_1
Pin name positions: [1]
Skipping position 1 in header_row_1 because it is a pin name position.
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['repmuJ', 'noitpircseD']
Skipping position 1 in header_row_1 because it is a pin name position.
Connector mapping: {}
Processing row: ['SB40', 'PH0 is connected to 25 MHz crystal when SB40 is open.\n(Default setting)']
Processing row: ['SB40', 'PH0 is connected to extension connector CN5 when SB40 is closed. In such case\nC23, X1 must be removed to avoid disturbance due to the 25 MHz quartz.']
Processing row: ['SB41', 'PH1 is connected to 25 MHz crystal when SB41 is open.\n(Default setting)']
Processing row: ['SB41', 'PH1 is connected to extension connector CN5 when SB41 is closed. In such case\nR20 must be removed to avoid disturbance due to the 25 MHz quartz.']
Processing table 2
Text before table: Table 4. 32 KHz crystal X2 related solder bridges R20 must be removed to avoid disturbance due to the 25 MHz quartz. PH1 is connected to extension connector CN5 when SB41 is closed. In such case SB41 (Default setting) PH1 is connected to 25 MHz crystal when SB41 is open. C23, X1 must be removed to avoid disturbance due to the 25 MHz quartz. PH0 is connected to extension connector CN5 when SB40 is closed. In such case SB40 (Default setting) PH0 is connected to 25 MHz crystal when SB40 is open. Jumper Description Table 3. 25 MHz crystal X1 related solder bridges X5, 24 MHz crystal for USB OTG2 HS PHY • X4, 25 MHz crystal with socket for Ethernet PHY • X3, 24 MHz oscillator for camera module (Default on camera daughterboard) • X2, 32 KHz crystal for embedded RTC of the STM32F769NI • X1, 25 MHz crystal for the HSE of the STM32F769NI • Five clock sources are available on the STM32F769I-EVAL board: 6.3 Clock source PHY). 2. Configure USB HS PHY into Low-power mode (Register address = 04, bit 6 in USB (EXP_IO1) 1. Configure Ethernet PHY into Power Down Mode by setting low level of IO_Expander consumption on JP2, the following cautions must be taken into account: To avoid the impact of USB PHY and Ethernet PHY and get precise results of current correctly. The LED LD10 is lit when the STM32F769I-EVAL evaluation board is powered by the 5 V UM2035 Hardware layout and configuration
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['Solder\nbridge', 'Description']
Detected pin name header: Description at position 1 in header_row_1
Pin name positions: [1]
Skipping position 1 in header_row_1 because it is a pin name position.
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['egdirb\nredloS', 'noitpircseD']
Skipping position 1 in header_row_1 because it is a pin name position.
Connector mapping: {}
Processing row: ['SB38', 'PC14 is connected to 32 KHz crystal when SB38 is open.\n(Default setting)']
Processing row: ['SB38', 'PC14 is connected to extension connector CN6 when SB38 is closed. In such case\nR23 must be removed to avoid disturbance due to the 32 Khz quartz.']
Processing row: ['SB39', 'PC15 is connected to 32 KHz crystal when SB39 is open.\n(Default setting)']
Processing row: ['SB39', 'PC15 is connected to extension connector CN6 when SB39 is closed. In such case\nR22 must be removed to avoid disturbance due to the 32 Khz quartz.']
Processing page 18
Processing table 1
Text before table: Table 5. Boot related switch configured also via RS-232 connector CN7. programmed in the BOOT_ADD0 and BOOT_ADD1 option bytes. The BOOT can be The boot option is configured by setting the switch SW1 (BOOT) and the boot base address Embedded SRAM for debugging • System memory with boot loader for ISP • Embedded user Flash memory • The STM32F769I-EVAL evaluation board can boot from: 6.5 Boot option RS-232 connector (CTS signal). Note: The jumper JP5 must be closed when the RESET is handled by the CN7 pin 8 of the RS232 connector CN7 pin 8 for ISP. • Embedded ST-LINK/V2-1 • Daughterboard from CN5 • Debugging tools from JTAG/SWD connector CN16 and ETM trace connector CN12 • Reset button B1 • sources include: The reset signal of the STM32F769I-EVAL evaluation board is active low and the reset 6.4 Reset source UM2035 Hardware layout and configuration
Found connector CN7 in table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['Switch\nconfiguration', 'Boot address\noption bytes', 'Boot space']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['noitarugifnoc\nhctiwS', 'setyb noitpo\nsserdda tooB', 'ecaps tooB']
Connector mapping: {}
Processing row: ['', 'BOOT_ADD0\n[15:0]', 'STM32F769I-EVAL boot from BOOT_ADD0[15:0]\nST programmed value: Flash on ITCM at 0x0020 0000.\n(Default setting)']
Processing row: ['0<->1\nSW1', 'BOOT_ADD0\n[15:0]', 'STM32F769I-EVAL boot from BOOT_ADD0[15:0]\nST programmed value: Flash on ITCM at 0x0020 0000.\n(Default setting)']
Processing row: ['', 'BOOT_ADD0\n[15:0]', 'STM32F769I-EVAL boot from BOOT_ADD0[15:0]\nST programmed value: Flash on ITCM at 0x0020 0000.\n(Default setting)']
Processing row: ['', 'BOOT_ADD1\n[15:0]', 'STM32F769I-EVAL boot from BOOT_ADD1[15:0]\nST programmed value: System boot loader at 0x0010 0000']
Processing row: ['0<->1\nSW1', 'BOOT_ADD1\n[15:0]', 'STM32F769I-EVAL boot from BOOT_ADD1[15:0]\nST programmed value: System boot loader at 0x0010 0000']
Processing row: ['', 'BOOT_ADD1\n[15:0]', 'STM32F769I-EVAL boot from BOOT_ADD1[15:0]\nST programmed value: System boot loader at 0x0010 0000']
Processing table 2
Text before table: Table 6. Boot related jumpers ST programmed value: System boot loader at 0x0010 0000 [15:0] SW1 BOOT_ADD1 STM32F769I-EVAL boot from BOOT_ADD1[15:0] 0<->1 (Default setting) [15:0] SW1 ST programmed value: Flash on ITCM at 0x0020 0000. BOOT_ADD0 STM32F769I-EVAL boot from BOOT_ADD0[15:0] 0<->1 option bytes configuration Boot space Switch Boot address Table 5. Boot related switch configured also via RS-232 connector CN7. programmed in the BOOT_ADD0 and BOOT_ADD1 option bytes. The BOOT can be The boot option is configured by setting the switch SW1 (BOOT) and the boot base address Embedded SRAM for debugging • System memory with boot loader for ISP • Embedded user Flash memory • The STM32F769I-EVAL evaluation board can boot from: 6.5 Boot option RS-232 connector (CTS signal). Note: The jumper JP5 must be closed when the RESET is handled by the CN7 pin 8 of the RS232 connector CN7 pin 8 for ISP. • Embedded ST-LINK/V2-1 • Daughterboard from CN5 • Debugging tools from JTAG/SWD connector CN16 and ETM trace connector CN12 • Reset button B1 • sources include: The reset signal of the STM32F769I-EVAL evaluation board is active low and the reset 6.4 Reset source UM2035 Hardware layout and configuration
Found connector CN7 in table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['Jumper', 'Description']
Detected pin name header: Description at position 1 in header_row_1
Pin name positions: [1]
Skipping position 1 in header_row_1 because it is a pin name position.
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['repmuJ', 'noitpircseD']
Skipping position 1 in header_row_1 because it is a pin name position.
Connector mapping: {}
Processing row: ['JP1', 'The Bootloader_BOOT is managed by pin 6 of connector CN7 (RS232 DSR signal)\nwhen JP1 is closed. This configuration is used for boot loader application only.\nDefault Setting: Not fitted']
Processing page 19
Processing table 1
Text before table: Table 7. Audio related jumpers audio data which is compatible with SPDIF spec. An optical connector CN29 is implemented on the STM32F769I-EVAL to receive external microphone evaluation board STEVAL-MKI129V1 after removing SB78 and SB79. jumpers. The coupon connectors CN24 and CN25 can be used to support MEMS Table 7: Audio related the DFSDM port of the STM32F769NI by setting jumpers shown in STM32F769I-EVAL evaluation board. They can be connected to either the audio codec or Two digital microphones (MEMS microphone) MP34DT01TR are available on the CN27. audio jack CN28. External speakers can be connected to WM8994ECS/R via the audio jack The analog microphone on the headset is connected to ADC of WM8994ECS/R through the module, and MFX (Multi-Function expander). It communicates with the STM32F769NI via I2C1 bus which is shared with LCD, camera audio streams on headphone and line-out at the same time. implement audio recording on digital and analog microphone and audio playback of different interface of the STM32F769NI to support TDM feature on SAI port. This feature is able to An audio codec WM8994ECS/R with 4 DACs and 2 ADCs inside is connected to SAI 6.6 Audio UM2035 Hardware layout and configuration
Found connector CN29 in table name
Processing vertical table...
Header row 1: ['Jumper', 'Description', None]
Header row 2: ['JP23', 'Data signal on digital microphone is connected to audio codec when JP23 is set as\nshown to the right (Default setting)\n(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)', None]
Detected pin name header: Description at position 1 in header_row_1
Pin name positions: [1]
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: ['Jumper', 'Description', 'Description']
Skipping position 1 in header_row_1 because it is a pin name position.
Detected connector: CN29 at position 0 in header_row_2
Skipping position 1 in header_row_2 because it is a pin name position.
Connector mapping: {0: {'pos': 1, 'name': 'CN29'}}
Processing row: ['JP23', 'Data signal on digital microphone is connected to audio codec when JP23 is set as\nshown to the right (Default setting)\n(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)', '(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)']
Processing row: ['JP23', 'Data signal on digital microphone is connected to DFSDM of STM32F769NI when\nJP23 is set as shown to the right (Also need to set JP7 according to this table):\n(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)', '(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)']
Processing row: ['JP23', 'Data signal on digital microphone is connected to DFSDM of STM32F769NI when\nJP23 is set as shown to the right (Also need to set JP7 according to this table):\n(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)', '(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)']
Processing row: ['JP24', 'Clock signal on digital microphone is connected to audio codec when JP24 is set as\nshown to the right (Default setting)\n(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)', '(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)']
Processing row: ['JP24', 'Clock signal on digital microphone is connected to audio codec when JP24 is set as\nshown to the right (Default setting)\n(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)', '(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)']
Processing row: ['JP24', 'Clock signal on digital microphone is connected to DFSDM of STM32F769NI when\nJP24 is set as shown to the right\n(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)', '(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)']
Processing row: ['JP24', 'Clock signal on digital microphone is connected to DFSDM of STM32F769NI when\nJP24 is set as shown to the right\n(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)', '(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)']
Processing page 20
Processing table 1
Text before table: Table 7. Audio related jumpers (continued) UM2035 Hardware layout and configuration
No connectors found in normal orientation. Reversing text in headers.
Processing horizontal table...
Processing row: ['JP7', 'PD6 is as SD2_CLK signal when JP7 is set as shown to the right (Default setting):\n(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)', None, None, None]
Processing row: ['JP7', 'PD6 is as SD2_CLK signal when JP7 is set as shown to the right (Default setting):\n(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)', '(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)', None, None]
Processing row: ['JP7', 'PD6 is connected to DFSDM_DATA1 when JP7 is set as shown to the right (Also\nneed to set JP23 together according to this table):\n(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)', '(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)', None, None]
Detected connector: JP23 at position 1
Processing row: ['JP7', 'PD6 is connected to DFSDM_DATA1 when JP7 is set as shown to the right (Also\nneed to set JP23 together according to this table):\n(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)', '(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)', None, None]
Detected connector: JP23 at position 1
Processing row: ['JP22', 'Digital microphone power source is connected to +3.3V power when JP22 is set as\nshown to the right (Default setting):\n(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)', '(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)', None, None]
Detected connector: JP22 at position 0
Detected connector: JP22 at position 1
Processing row: ['JP22', 'Digital microphone power source is connected to +3.3V power when JP22 is set as\nshown to the right (Default setting):\n(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)', '(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)', None, None]
Detected connector: JP22 at position 0
Detected connector: JP22 at position 1
Processing row: ['JP22', 'Digital microphone power source is connected to MICBIAS1 from WM8994ECS/R\nwhen JP22 is set as shown to the right:\n(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)', '(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)', None, None]
Detected connector: JP22 at position 0
Detected connector: JP22 at position 1
Processing row: ['JP22', 'Digital microphone power source is connected to MICBIAS1 from WM8994ECS/R\nwhen JP22 is set as shown to the right:\n(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)', '(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)', None, None]
Detected connector: JP22 at position 0
Detected connector: JP22 at position 1
Processing row: ['JP3', 'PA2 is connected to SAI2_SCKB when JP3 is set as shown to the right (Default\nsetting):\n(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)', '(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)', None, None]
Processing row: ['JP3', 'PA2 is connected to SAI2_SCKB when JP3 is set as shown to the right (Default\nsetting):\n(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)', '(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)', None, None]
Processing row: ['JP3', 'PA2 is connected to MII_MDIO (Ethernet) when JP3 is set as shown to the right:\n(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)', '(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)', None, None]
Processing row: ['JP3', 'PA2 is connected to MII_MDIO (Ethernet) when JP3 is set as shown to the right:\n(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)', '(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)', None, None]
Processing row: ['JP6', 'PC1 is connected to SAI1_SDA when JP6 is set as shown to the right (Default\nsetting):\n(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)', '(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)', None, None]
Processing row: ['JP6', 'PC1 is connected to SAI1_SDA when JP6 is set as shown to the right (Default\nsetting):\n(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)', '', '(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)', '']
Processing row: ['JP6', 'PC1 is connected to MII_MDC (Ethernet) when JP6 is set as shown to the right.\n(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)', '', '(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)', '']
Processing row: ['JP6', 'PC1 is connected to MII_MDC (Ethernet) when JP6 is set as shown to the right.\n(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)', '(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)', '(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)', '']
Processing page 21
Processing table 1
Text before table: Table 8. USB OTG2 function configuration Table 8. needed, when using OTG2 FS (CN14), as shown in As several OTG2 FS signals are shared with OTG2 HS ULPI bus, some PCB reworks are with 500mA current limitation. The evaluation board can be powered by these USB connectors (CN8 or CN14) at 5 V DC Full speed communication via another USB Micro-AB connector (CN14) • PHY (U8) for high-speed function High speed communication via a USB Micro-AB connector (CN8), USB high-speed • The STM32F769I-EVAL evaluation board supports USB OTG2: 6.8 USB OTG2 HS and FS through the internal diode of the STM32F769NI. on the USB pins can result in possible damage to the microcontroller by driving overcurrent Note: 3 ESDA6V1BC6 (D5) is not entirely securing USB pins against ESD. A negative ESD pulse jumpers. Note: 2 JP14 must be removed when using USB OTG FS, as mentioned in Table 10: CAN related function. Note: 1 STM32F769I-EVAL board should be powered by an external power supply when using OTG The red LED LD8 is lit when overcurrent occurs. device. VBUS is powered by another USB host when the STM32F769I-EVAL works as a USB • Power switch (U11) is ON and STM32F769I-EVAL works as a USB host • A green LED LD7 is lit in one of these two cases: V DC and with 500 mA current limitation. 5 connected to VBUS. The evaluation board can be powered through this USB connector with communication via a USB Micro-AB connector (CN13) and a USB power switch (U11) The STM32F769I-EVAL evaluation board supports the USB OTG1 full speed 6.7 USB OTG1 FS UM2035 Hardware layout and configuration
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['Function', 'Mount', 'Remove']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['noitcnuF', 'tnuoM', 'evomeR']
Connector mapping: {}
Processing row: ['OTG2 HS-CN8 (Default)', 'R107,R113,SB24,SB21', 'R263,SB22,SB23,SB65']
Processing row: ['OTG2 FS-CN14', 'R263,SB22,SB23,SB65', 'R107,R113,SB21,SB24']
Processing page 22
Processing table 1
Text before table: Table 9. USART1 related jumpers controller. Its communication can be changed by setting JP21 and JP26. The USART1 of the STM32F769NI is shared with the RS-232 and the ST-LINK/V2-1 connector CN7 for ISP support. board. The signal Bootloader_RESET and Bootloader_BOOT0 are added on the RS-232 connected to the USART1 of the STM32F769NI on the STM32F769I-EVAL evaluation RS-232 communication is supported by D-type 9-pins RS-232 connector CN7, which is 6.9 RS-232 OTG function. Note: The STM32F769I-EVAL board should be powered by external power supply when using UM2035 Hardware layout and configuration
Found connector CN7 in table name
Processing vertical table...
Header row 1: ['Jumper', 'Description', None]
Header row 2: ['JP21', 'USART1_RX is connected to RS232 when JP21 is set as shown to the right (Default\nsetting, need close JP11 at the same time):\n(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)', None]
Detected pin name header: Description at position 1 in header_row_1
Pin name positions: [1]
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: ['Jumper', 'Description', 'Description']
Skipping position 1 in header_row_1 because it is a pin name position.
Detected connector: CN7 at position 0 in header_row_2
Skipping position 1 in header_row_2 because it is a pin name position.
Connector mapping: {0: {'pos': 1, 'name': 'CN7'}}
Processing row: ['JP21', 'USART1_RX is connected to RS232 when JP21 is set as shown to the right (Default\nsetting, need close JP11 at the same time):\n(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)', '(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)']
Processing row: ['JP21', 'USART1_RX is connected to ST-LINK/V2-1 controller’s USART_TX when JP21 is\nset as shown to the right:\n(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)', '(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)']
Processing row: ['JP21', 'USART1_RX is connected to ST-LINK/V2-1 controller’s USART_TX when JP21 is\nset as shown to the right:\n(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)', '(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)']
Processing row: ['JP26', 'USART1_TX is connected to RS232 when JP26 is set as shown to the right (Default\nsetting):\n(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)', '(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)']
Processing row: ['JP26', 'USART1_TX is connected to RS232 when JP26 is set as shown to the right (Default\nsetting):\n(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)', '(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)']
Processing row: ['JP26', 'USART1_TX is connected to ST-LINK/V2-1 controller’s USART_RX when JP26 is\nset as shown to the right:\n(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)', '(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)']
Processing row: ['JP26', 'USART1_TX is connected to ST-LINK/V2-1 controller’s USART_RX when JP26 is\nset as shown to the right:\n(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)', '(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)']
Processing row: ['JP11', 'JP11 is used to disconnect MCU and RS232 transceiver chip.\nDefault setting: Fitted', '(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)']
Processing page 23
Processing table 1
Text before table: Table 10. CAN related jumpers selected by setting JP19. High-speed mode, stand-by mode and slope-control mode are available and can be CAN bus communication based on 3.3V CAN transceiver. The STM32F769I-EVAL evaluation board supports one channel of CAN2.0A/B compliant 6.11 CAN Connect JP7 to pin1 and pin 2 • Open SB16 • which share I/Os with microSD card2 and remove the camera module away from the board: Some PCB reworks are needed for microSD card2 application to disconnect peripherals UM2035 Hardware layout and configuration
Defined connector GENERAL1 as no connectors in EVAL table name
Processing vertical table...
Header row 1: ['Jumper', 'Description', None]
Header row 2: ['JP19', 'CAN transceiver is working in standby mode when JP19 is set as shown to the right:\n(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)', None]
Detected pin name header: Description at position 1 in header_row_1
Pin name positions: [1]
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: ['Jumper', 'Description', 'Description']
Skipping position 1 in header_row_1 because it is a pin name position.
Detected connector: GENERAL1 at position 0 in header_row_2
Skipping position 1 in header_row_2 because it is a pin name position.
Connector mapping: {0: {'pos': 1, 'name': 'GENERAL1'}}
Processing row: ['JP19', 'CAN transceiver is working in standby mode when JP19 is set as shown to the right:\n(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)', '(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)']
Processing row: ['JP19', 'CAN transceiver is working in high-speed mode when JP19 is set as shown to the\nright: (default setting)\n(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)', '(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)']
Processing row: ['JP19', 'CAN transceiver is working in high-speed mode when JP19 is set as shown to the\nright: (default setting)\n(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)', '(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)']
Processing row: ['JP19', 'CAN transceiver is working in slope control mode when JP19 is open.', '(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)']
Processing row: ['JP18', 'CAN terminal resistor is enabled when JP18 is fitted.\nDefault setting: Not fitted', '(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)']
Processing row: ['JP14', 'PA11 is connected with CAN RX signal when JP14 is fitted.\nDefault setting: Not fitted', '(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)']
Processing page 24
Processing table 1
Text before table: Table 11. Ethernet related jumpers UM2035 Hardware layout and configuration
Processing horizontal table...
Processing row: ['JP12', '25MHz clock is provided by external crystal X4 when JP12 is set as shown to the\nright: (Default setting)\n(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)', None]
Detected connector: JP12 at position 0
Detected connector: JP12 at position 1
Processing row: ['JP12', '25MHz clock is provided by external crystal X4 when JP12 is set as shown to the\nright: (Default setting)\n(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)', '(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)']
Detected connector: JP12 at position 0
Detected connector: JP12 at position 1
Processing row: ['JP12', '25MHz clock for MII is provided by MCO at PA8 when JP12 is set as shown to the\nright:\n(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)', '(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)']
Detected connector: JP12 at position 0
Detected connector: JP12 at position 1
Processing row: ['JP12', '25MHz clock for MII is provided by MCO at PA8 when JP12 is set as shown to the\nright:\n(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)', '(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)']
Detected connector: JP12 at position 0
Detected connector: JP12 at position 1
Processing row: ['JP4', 'MDIO connect to MII_MDIO_GPIO when JP4 is set as shown to the right: (Default\nsetting)\n(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)', '(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)']
Processing row: ['JP4', 'MDIO connect to MII_MDIO_GPIO when JP4 is set as shown to the right: (Default\nsetting)\n(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)', '(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)']
Processing row: ['JP4', 'MDIO connect to MII_MDIO when JP4 is set as shown to the right:\n(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)', '(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)']
Processing row: ['JP4', 'MDIO connect to MII_MDIO when JP4 is set as shown to the right:\n(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)', '(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)']
Processing row: ['JP8', 'MDC connect to MII_MDC when JP8 is set as shown to the right:\n(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)', '(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)']
Processing row: ['JP8', 'MDC connect to MII_MDC when JP8 is set as shown to the right:\n(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)', '(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)']
Processing row: ['JP8', 'MDC connect to MII_MDC_GPIO when JP8 is set as shown to the right: (Default\nsetting)\n(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)', '(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)']
Processing row: ['JP8', 'MDC connect to MII_MDC_GPIO when JP8 is set as shown to the right: (Default\nsetting)\n(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)', '(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)']
Processing table 2
Text before table: Table 12. Ethernet related solder bridges (cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3) setting) MDC connect to MII_MDC_GPIO when JP8 is set as shown to the right: (Default JP8 (cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3) MDC connect to MII_MDC when JP8 is set as shown to the right: (cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3) MDIO connect to MII_MDIO when JP4 is set as shown to the right: JP4 (cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3) setting) MDIO connect to MII_MDIO_GPIO when JP4 is set as shown to the right: (Default (cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3) right: 25MHz clock for MII is provided by MCO at PA8 when JP12 is set as shown to the JP12 (cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3) right: (Default setting) 25MHz clock is provided by external crystal X4 when JP12 is set as shown to the Jumper Description Table 11. Ethernet related jumpers UM2035 Hardware layout and configuration
No connectors found in normal orientation. Reversing text in headers.
Processing horizontal table...
Processing row: ['SB47', 'MII CRS on DP83848CVV is connected to PA0 when SB47 is closed and SB43,\nSB45 are open. Default setting: Open']
Processing row: ['SB58', 'MII COL on DP83848CVV is connected to PH3 when SB58 is closed and R255 is\nunmounted. Default setting: Open']
Processing row: ['SB12', 'MII_RX_ER on DP83848CVV is connected to PI10 when SB12 is closed and R252\nis unmounted. Default setting: Open']
Processing page 25
Processing table 1
Text before table: Table 13. NOR Flash related jumpers Table 13: how the jumper JP16 is set, as shown in of the NOR Flash memory. The write protection can be enabled or disabled depending on interface. The 16-bit operation mode is selected by pull-up resistor connected to BYTE pin The 128-Mbit NOR Flash memory is connected to the NOR/PSRAM1 bank1 of the FMC SRAM respectively. bit and 16-bit accesses are allowed by BLN0 and BLN1 connected to BLE and BHE of the 1Mx16bit SRAM is connected to the NOR/PSRAM2 bank1 of the FMC interface and both 8- UM2035 Hardware layout and configuration
No connectors found in normal orientation. Reversing text in headers.
Processing horizontal table...
Processing row: ['JP16', 'Write protection is enabled when JP16 is fitted while write protection is disabled\nwhen JP16 is not fitted.\nDefault Setting: Not fitted']
Detected connector: JP16 at position 0
Detected connector: JP16 at position 1
Processing row: ['JP9', 'PC6 is connected with FMC_NWAIT signal when JP9 is fitted']
Processing row: ['JP10', 'PC7 is connected with FMC_NE1 signal when JP10 is fitted']
Detected connector: JP10 at position 0
Detected connector: JP10 at position 1
Processing page 26
Processing table 1
Text before table: Table 14. DSI LCD modules connector (CN15) User button (B2) is connected to PC13 which supports Wakeup or Tamper feature. The 4-direction joystick (B3) is connected to the MFX. they are connected respectively to PI15, PJ0, PJ1, and PJ3 of the STM32F769NI. Four general purpose color LEDs (LD1, 2, 3 and 4) are available as display devices and use RaspberryPI LCD. convert the DSI interface to the HDMI interface; users can also connect MB1233 to CN15 to interface of the STM32F769NI. Users can connect MB1232 to DSI LCD connector CN15, to The 4-inch 800x480 TFT color LCD with capacitive touch panel is connected to MIPI DSI 6.17 Display and input devices NOR Flash and camera. consequence when the camera is working, JP10 must be opened to avoid conflicts between PC7 is shared between PAR_D1 of the camera and the EN pin of the NOR flash. As a module is being used. trace and MEMS microphone). These peripherals may not function correctly if camera DCMI signals are duplicated with other peripherals (SAI, I2S, NOR Flash, microSD cards, module daughterboard MB1183. A connector CN4 for DCMI signals is on STM32F769I-EVAL evaluation board and camera 6.16 Camera module UM2035 Hardware layout and configuration
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['Pin No.', 'Description', 'Pin connection', 'Pin No.', 'Description', 'Pin connection']
Detected pin name header: Description at position 1 in header_row_1
Detected pin name header: Description at position 4 in header_row_1
Pin name positions: [1, 4]
Skipping position 1 in header_row_1 because it is a pin name position.
Skipping position 4 in header_row_1 because it is a pin name position.
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['.oN niP', 'noitpircseD', 'noitcennoc niP', '.oN niP', 'noitpircseD', 'noitcennoc niP']
Skipping position 1 in header_row_1 because it is a pin name position.
Skipping position 4 in header_row_1 because it is a pin name position.
Connector mapping: {}
Processing row: ['1', 'GND', '-', '2', '-', '-']
Processing row: ['3', 'DSI_CK_P', '-', '4', 'TOUCH_INT', 'MFX GPIO14']
Processing row: ['5', 'DSI_CK_N', '-', '6', 'GND', '-']
Processing row: ['7', 'GND', '-', '8', 'DSI_D2_P/GND', '-']
Processing row: ['9', 'DSI_D0_P', '-', '10', 'DSI_D2_N/GND', '-']
Processing row: ['11', 'DSI_D0_N', '-', '12', 'GND', '-']
Processing row: ['13', 'GND', '-', '14', 'DSI_D3_P/GND', '-']
Processing row: ['15', 'DSI_D1_P', '-', '16', 'DSI_D3_N/GND', '-']
Processing row: ['17', 'DSI_D1_N', '-', '18', 'GND', '-']
Processing row: ['19', 'GND', '-', '20', '-', '-']
Processing row: ['21', 'BLVDD(5 V)', '-', '22', '-', '-']
Processing row: ['23', 'BLVDD(5 V)', '-', '24', '-', '-']
Processing row: ['25', '-', '-', '26', '-', '-']
Processing row: ['27', 'BLGND', '-', '28', '-', '-']
Processing row: ['29', 'BLGND', '-', '30', '-', '-']
Processing row: ['31', '-', '-', '32', '-', '-']
Processing row: ['33', '-', '-', '34', '-', '-']
Processing page 27
Processing table 1
Text before table: Table 14. DSI LCD modules connector (CN15) (continued) UM2035 Hardware layout and configuration
Found connector CN15 in table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['Pin No.', 'Description', 'Pin connection', 'Pin No.', 'Description', 'Pin connection']
Detected pin name header: Description at position 1 in header_row_1
Detected pin name header: Description at position 4 in header_row_1
Pin name positions: [1, 4]
Skipping position 1 in header_row_1 because it is a pin name position.
Skipping position 4 in header_row_1 because it is a pin name position.
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['.oN niP', 'noitpircseD', 'noitcennoc niP', '.oN niP', 'noitpircseD', 'noitcennoc niP']
Skipping position 1 in header_row_1 because it is a pin name position.
Skipping position 4 in header_row_1 because it is a pin name position.
Connector mapping: {}
Processing row: ['35', 'SCLK/MCLK', '-', '36', '3.3V', '-']
Processing row: ['37', 'LRCLK', '-', '38', '-', '-']
Processing row: ['39', 'SPDIF/I2S', '-', '40', 'I2C1_SDA', 'PB9']
Processing row: ['41', '-', '-', '42', '-', '-']
Processing row: ['43', '-', '-', '44', 'I2C1_SCL', 'PB8']
Processing row: ['45', 'CEC_CLK', '-', '46', '-', '-']
Processing row: ['47', 'CEC', '-', '48', '-', '-']
Processing row: ['49', 'DSI_TE', 'PJ2', '50', '-', '-']
Processing row: ['51', '-', '-', '52', '-', '-']
Processing row: ['53', 'BL_CTRL', 'PA8', '54', '-', '-']
Processing row: ['55', '-', '-', '56', '-', '-']
Processing row: ['57', 'DSI_RESET', 'PK7', '58', '-', '-']
Processing row: ['59', '-', '-', '60', '1V8', '-']
Processing page 28
Processing table 1
Text before table: Table 15. Motor control related solder bridges 841C 982R 741C 641C 541C T7 C144 C143 C142 721C031C 882R C141 T6 C124 C125 C121C122 C120 C118 C119 931C 041C 311C511C 382R 482R 582R 682R 731C 872R 972R 082R 182R SB76 R287 R282 C138 SS BB 77 52 SB B7 71 4 SB73 S 072R 172R C136 272R 372R 472R 572R 672R 772R SB70 R265 131C CC SB69 R263 762R 862R 962R 662R 11 R264 33 SB68 SB67 32 SS BB 66 62 C135 SB64 RRS 22B 665 208 R261 C134 SS BB 65 39 SB65 R259 SB60 S B 6 1 C129 R257 R 2 5 8 R256 C128 R255 SB57 R254 C126 R252 R253 SB55 SB B5 52 6 711C 611C SS BB 55 41 R251 C123 SB53 S C114 R250 L7 R249 SB50 111C RR 22 44 86 C112 SB49 RR 501C R2 24 44 7 22 R245 SB48 44 R C109 C110 21 SB47 SB46 R243 R239 432R 532R SB45 C108 C107 C106 R240 C104 SB44 R238 C103 SS BB 43 37 SB42 R237 R236 SB36 SB35 722R R233 83BS 93BS 04BS SB34 14BS R229 R228 R226 032R RR T5 T4 22 33 21 C102 C101 (Bottom side) Figure 7. STM32F769I-EVAL evaluation board motor control PCB reworks PPHI013 PD14 PG8 3V3 DNGECN_DN 41PT 51PT 61PT 71P 81PJ U9 R130 POTPPDD89 PPDD1150 PPHH1145 521R 911R 421R 021R 121R 221R 321R 64C R128 PPPIID210 JP16 R129 C47 PW_RONDNG Ethernet PPHG132 PPID31 PPDG123 R127R126 CN12 CAN terminal 19 20 GPGN1D0 GPHGN94D GPDDN54D VBATPGPHG N15 D1 LD8 8 5D R118 LD7 R117 5 PPEE01 P P T1 51PJ 16 9 R116 R113 R112 PP HEF 1854 0 PPCI67 PP DE11 1135 12 41PJ 17 R108 R115 2 CN13 R107 8 PPGI1105 PP H11 3V3PP DE C45 R106 R101 42BS 32BS RLLD2 945 RR110004 GSTHO- 8U PPII97 RRR 199 097 2 29R R114 2344CC 6DL C44 1 R103 DNGTNI_DNAN PI4 R105 R98 24 PPEE181 PPEF02 PPEE1102 PPIE53 R95 H A R93 25 32 R96 RR9814 R87 R86 3983RC GPEN9D PGEN7D PF1 GPEN4D 2 8 R88 R89 R90 25MHz R82 GPPDFN26 D TRACE C40R85C41 31PJ U7 MB1219 Rev.B PPFG101 PPEF36 PPFG112 C37C38 19068783RRRC TP12 1A1A D4 PPFH154STM32F769I-EVAL 5 33C8NC R76 CN9 PPFF54 PE5 PPFH133 D3 13 24 12BS 87R 22BS 8PT9PT01PT11PT CN6 27R PH2 Crystal 59 59 60 RR7775 431CL C35 X5 2 60 25 2 12 CN11 5V GND GND 5V 0921BBSS CN10 KLC_HTE 76R 76R RR PPCD67 PPPPCCDC112810 PPPJJJ021 RS232_RX RRCRCC 773723 342181 096 71BS 9PJ 8 TIAWN_CMF 1EN_CMF 2355RR3266RR RRR 81BS C29 03C V_FS1 666 U5 01PJ 645555RRR654 PG6 PGAN8D GPBN0D 15 JP11 PDD5V6 PDG5V7 14 36 JP12 U6 3PVC39 P3VC35 MCO 16R 62C 48 37 R51 X4 PPBA39 PB13 PPAA1120 6RR R 75R JP8 055 PGAN1D1 PB12 PJ5 JP7 98 72C 678444RRR 0954RR PGHN6D 15 PA13 PPP HHN1 74D4 MDC_GPIO MII_MDC SD2 MIC BI 11 51 U4 SB15 SB16 PPP BBC 1123 04 PA14 PPGP BJ JP6 28 R45 SB14 PG11 4 SB13 Audio Ethernet 5PJ 52C TSR_LB R44 PPGB814 PP JB 3 39 PGAN1D5 RR4413 R42 SB12 40 JP4 D2 PJ12 PPPJCB14 132 RRSB33 9710SRRB431081 MDIO_GPIO MII_MDIO PP CF 420 PPGD313 PPPPP BAAAA 15761 7PT V+ D3V D3 AVREF+ PP CC U3 JP3 X3 RRR 221 649 P AAAF 402 PPJJ1154 R36 PGBN7D R35 42C 03R 72R 82R 92R 1 33R Ethernet 61 Audio PG FN16 D0 SB9 RR3314 R A 2 8 PPGG192 PP BK 65 PPPPG AFF 31D R32 6BS PPP PP KB 39 CN +1V8 VDD_MCU 0222RC 32R 32C 22R PPKK46 52R TP6 97 3 TP5 CN3 PPII812 GPKN7D SBJ5P2 7BS 8BS 4 12R 814RBS U2 AIN CN7 USART1 71R 9 JP1 PH1 PPCI1155 PPCC1134 D1 8 C20 X2C21 C19 RESET# C18 C17 91R RC 7R 11C 10B1CS PP BI1 51 R16 X1 PHN 0D +3V3 BL_BOOT0 28 TP3 GND PI13 C6 C7 G 6R51R TP4 2 2 2 CN5 +2V8 CN4 8C 2B9CS Camera 41R 3611RC 7 8 2511RC RC 1R C 11 41 13 0 34 GND 3BS 2 TP2 C5 R5 R4 R3 2 1WS I2C_EXT SFlyass hmem0 10 == GND CN2 <--> 1 CN1 TP1 33 Motor Control Figure 6. STM32F769I-EVAL evaluation board motor control PCB reworks (Top side) UM2035 Hardware layout and configuration
Found connector CN12 in table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['Solder\nbridges', 'Description']
Detected pin name header: Description at position 1 in header_row_1
Pin name positions: [1]
Skipping position 1 in header_row_1 because it is a pin name position.
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['segdirb\nredloS', 'noitpircseD']
Skipping position 1 in header_row_1 because it is a pin name position.
Connector mapping: {}
Processing row: ['The special motor current sam\nconnected to PA8). The I/O pin\nSB1\nby the daughterboard when SB\nDefault setting: Open', 'pling operation is enabled when SB1 is closed (PA1\ns PA12 and PA8 are disconnected and can be used\n1 is not fitted.']
Processing row: ['SB2 should be kept open when\ncontrol connector CN1, while it\nSB2\npin 31 of CN1 for special motor\nDefault setting: Open', 'encoder signal comes from the pin 31 of the motor\nshould be kept close when analog signal comes from\n.']
Processing page 29
Processing table 1
Text before table: Table 16. MFX signals The signals connected to MFX are listed in Table 16: MFX signals . STM32F769NI is done through the I2C1 interface. STM32F769I-EVAL evaluation board. The communication interface between MFX and The Multi-Function expander (MFX) is implemented as an I/O expander circuit on the 6.19 Multi-Function expander UM2035 Hardware layout and configuration
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['Pin\nnumber\nof MFX', 'Pin name of\nMFX', 'MFX functions', 'Function of\nSTM32F769I-EVAL', 'Direction\n(For MFX)', 'Terminal\ndevice']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['XFM fo\nrebmun\nniP', 'XFM\nfo eman niP', 'snoitcnuf XFM', 'LAVE-I967F23MTS\nfo noitcnuF', ')XFM roF(\nnoitceriD', 'ecived\nlanimreT']
Connector mapping: {}
Processing row: ['10', 'PA0', 'MFX_GPO1', 'XSDN', 'Output', 'Camera']
Processing row: ['15', 'PA5', 'MFX_GPIO5', 'Audio_INT', 'Input', 'Codec']
Processing row: ['16', 'PA6', 'MFX_GPIO6', 'OTG_FS1_\nOverCurrent', 'Input', 'USB_FS1']
Processing row: ['17', 'PA7', 'MFX_GPIO7', 'OTG_FS1_\nPowerSwitchOn', 'Output', 'USB_FS1']
Processing row: ['18', 'PB0', 'MFX_GPIO0', 'JOY_SEL', 'Input', 'Joystick']
Processing row: ['19', 'PB1', 'MFX_GPIO1', 'JOY_DOWN', 'Input', 'Joystick']
Processing row: ['20', 'PB2', 'MFX_GPIO2', 'JOY_LEFT', 'Input', 'Joystick']
Processing row: ['26', 'PB13', 'MFX_GPIO13', 'MII_INT', 'Input', 'Ethernet PHY']
Processing row: ['27', 'PB14', 'MFX_GPIO14', 'LCD_INT', 'Input', 'LCD']
Processing row: ['28', 'PB15', 'MFX_GPIO15', 'MicroSDcard Detect1', 'Input', 'MicroSD1']
Processing row: ['29', 'PA8', 'MFX_GPIO8', 'OTG_FS2_\nOverCurrent', 'Input', 'USB_FS2']
Processing row: ['30', 'PA9', 'MFX_GPIO9', 'OTG_FS2_\nPowerSwitchOn', 'Output', 'USB_FS2']
Processing row: ['31', 'PA10', 'MFX_GPIO10', 'MicroSDcard Detect2', 'Input', 'MicroSD2']
Processing row: ['32', 'PA11', 'MFX_GPIO11', 'RSTI', 'Output', 'Camera']
Processing row: ['33', 'PA12', 'MFX_GPIO12', 'Camera_PLUG', 'Input', 'Camera']
Processing row: ['39', 'PB3', 'MFX_GPIO3', 'JOY_RIGHT', 'Input', 'Joystick']
Processing row: ['40', 'PB4', 'MFX_GPIO4', 'JOY_UP', 'Input', 'Joystick']
Processing page 30
Processing table 1
Text before table: Table 17. Motor control connector CN1 (cid:3)(cid:3)(cid:3)(cid:3)(cid:3) (cid:3) (cid:45)(cid:51)(cid:19)(cid:16)(cid:23)(cid:17)(cid:22)(cid:54)(cid:17) (cid:3)(cid:22)(cid:23)(cid:3)(cid:3)(cid:22)(cid:21)(cid:3)(cid:22)(cid:19)(cid:3)(cid:3)(cid:21)(cid:27)(cid:3)(cid:21)(cid:25)(cid:3)(cid:21)(cid:23)(cid:3)(cid:3)(cid:21)(cid:21)(cid:3)(cid:21)(cid:19)(cid:3)(cid:3)(cid:20)(cid:27)(cid:3)(cid:20)(cid:25)(cid:3)(cid:20)(cid:23)(cid:3)(cid:3)(cid:20)(cid:21)(cid:3)(cid:20)(cid:19)(cid:3)(cid:3)(cid:3)(cid:27)(cid:3)(cid:3)(cid:3)(cid:25)(cid:3)(cid:3)(cid:3)(cid:3)(cid:23)(cid:3)(cid:3)(cid:3)(cid:3)(cid:21)(cid:3) (cid:3)(cid:22)(cid:22)(cid:3)(cid:3)(cid:22)(cid:20)(cid:3)(cid:21)(cid:28)(cid:3)(cid:3)(cid:21)(cid:26)(cid:3)(cid:21)(cid:24)(cid:3)(cid:3)(cid:21)(cid:22)(cid:3)(cid:3)(cid:21)(cid:20)(cid:3)(cid:20)(cid:28)(cid:3)(cid:3)(cid:20)(cid:26)(cid:3)(cid:20)(cid:24)(cid:3)(cid:20)(cid:22)(cid:3)(cid:3)(cid:20)(cid:20)(cid:3)(cid:3)(cid:28)(cid:3)(cid:3)(cid:3)(cid:26)(cid:3)(cid:3)(cid:3)(cid:24)(cid:3)(cid:3)(cid:3)(cid:3)(cid:22)(cid:3)(cid:3)(cid:3)(cid:3)(cid:20)(cid:3) (cid:3) Figure 8. Motor control connector CN1 (Top view) 7.1 Motor control connector CN1 7 Connectors UM2035 Connectors
Found connector CN1 in table name
Processing vertical table...
Header row 1: ['Description', 'Pin of\nSTM32F769NI', 'Pin\nnumber\nof CN1', 'Pin\nnumber\nof CN1', 'Pin of\nSTM32F769NI', 'Description']
Detected pin name header: Pin of
STM32F769NI at position 1 in header_row_1
Detected pin name header: Pin of
STM32F769NI at position 4 in header_row_1
Pin name positions: [1, 4]
Skipping position 1 in header_row_1 because it is a pin name position.
Detected connector: CN1 at position 2 in header_row_1
Detected connector: CN1 at position 3 in header_row_1
Skipping position 4 in header_row_1 because it is a pin name position.
Connector mapping: {2: {'pos': 1, 'name': 'CN1'}, 3: {'pos': 4, 'name': 'CN1'}}
Processing row: ['Emergency\nSTOP', 'PA6', '1', '2', '-', 'GND']
Assigned pin name from 'Name' column: PA6 to connector CN1
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN1
Processing row: ['MC_UH', 'PC6', '3', '4', '-', 'GND']
Assigned pin name from 'Name' column: PC6 to connector CN1
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN1
Processing row: ['MC_UL', 'PA7', '5', '6', '-', 'GND']
Assigned pin name from 'Name' column: PA7 to connector CN1
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN1
Processing row: ['MC_VH', 'PC7', '7', '8', '-', 'GND']
Assigned pin name from 'Name' column: PC7 to connector CN1
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN1
Processing row: ['MC_VL', 'PB0', '9', '10', '-', 'GND']
Assigned pin name from 'Name' column: PB0 to connector CN1
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN1
Processing row: ['MC_WH', 'PC8', '11', '12', '-', 'GND']
Assigned pin name from 'Name' column: PC8 to connector CN1
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN1
Processing row: ['MC_WL', 'PB1', '13', '14', 'PC4', 'BUS VOLTAGE']
Assigned pin name from 'Name' column: PB1 to connector CN1
Assigned pin name from 'Name' column: PC4 to connector CN1
Processing row: ['CURRENT A', 'PC1', '15', '16', '-', 'GND']
Assigned pin name from 'Name' column: PC1 to connector CN1
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN1
Processing row: ['CURRENT B', 'PC2', '17', '18', '-', 'GND']
Assigned pin name from 'Name' column: PC2 to connector CN1
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN1
Processing row: ['CURRENT C', 'PC3', '19', '20', '-', 'GND']
Assigned pin name from 'Name' column: PC3 to connector CN1
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN1
Processing row: ['NTC BYPASS\nRELAY', 'PG11', '21', '22', '-', 'GND']
Assigned pin name from 'Name' column: PG11 to connector CN1
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN1
Processing row: ['DISSIPATIVE\nBRAKE PWM', 'PH6', '23', '24', '-', 'GND']
Assigned pin name from 'Name' column: PH6 to connector CN1
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN1
Processing row: ['+5 V power', '-', '25', '26', 'PC5', 'Heatsink\ntemperature']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN1
Assigned pin name from 'Name' column: PC5 to connector CN1
Processing row: ['PFC SYNC', 'PA12 and PA8\nSee Table 15 for\ndetails.', '27', '28', '-', '3.3V power']
Assigned pin name from 'Name' column: PA12 to connector CN1
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN1
Processing row: ['PFC PWM', 'PA11', '29', '30', '-', 'GND']
Assigned pin name from 'Name' column: PA11 to connector CN1
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN1
Processing row: ['Encoder A', 'PA0', '31', '32', '-', 'GND']
Assigned pin name from 'Name' column: PA0 to connector CN1
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN1
Processing row: ['Encoder B', 'PA1', '33', '34', 'PA2', 'Encoder Index']
Assigned pin name from 'Name' column: PA1 to connector CN1
Assigned pin name from 'Name' column: PA2 to connector CN1
Processing page 31
Processing table 1
Text before table: Figure 9. I2C connector CN2 (Front view) 7.2 I C connector CN2 2 UM2035 Connectors
Found connector CN2 in table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['', '(cid:20) (cid:26)\n(cid:21) (cid:27)\n(cid:48)(cid:54)(cid:22)(cid:19)(cid:26)(cid:20)(cid:24)(cid:57)(cid:21)', '']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['', ')12:dic()75:dic()42:dic()02:dic()62:dic()91:dic()22:dic()45:dic()84:dic(\n)72:dic( )12:dic(\n)62:dic( )02:dic(', '']
Connector mapping: {}
Processing table 2
Text before table: Table 18. I2C connector CN2 (cid:48)(cid:54)(cid:22)(cid:19)(cid:26)(cid:20)(cid:24)(cid:57)(cid:21) (cid:21) (cid:27) (cid:20) (cid:26) Figure 9. I2C connector CN2 (Front view) 7.2 I C connector CN2 2 UM2035 Connectors
Found connector CN2 in table name
Processing vertical table...
Header row 1: ['Pin number', 'Description', 'Pin number', 'Description']
Detected pin name header: Description at position 1 in header_row_1
Detected pin name header: Description at position 3 in header_row_1
Pin name positions: [1, 3]
Detected connector: CN2 at position 0 in header_row_1
Skipping position 1 in header_row_1 because it is a pin name position.
Detected connector: CN2 at position 2 in header_row_1
Skipping position 3 in header_row_1 because it is a pin name position.
Connector mapping: {0: {'pos': 1, 'name': 'CN2'}, 2: {'pos': 3, 'name': 'CN2'}}
Processing row: ['1', 'I2C1_SDA (PB9)', '5', '+3V3']
Assigned pin name from 'Name' column: PB9 to connector CN2
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN2
Processing row: ['2', 'NC', '6', 'NC']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN2
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN2
Processing row: ['3', 'I2C1_SCL (PB8)', '7', 'GND']
Assigned pin name from 'Name' column: PB8 to connector CN2
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN2
Processing row: ['4', 'RESET (PC10)', '8', 'NC']
Assigned pin name from 'Name' column: PC10 to connector CN2
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN2
Processing table 3
Text before table: Table 19. Analog input-output connector CN3 (cid:48)(cid:54)(cid:89)(cid:22)(cid:25)(cid:28)(cid:26)(cid:22)(cid:57)(cid:20) (cid:1006) (cid:1005) Figure 10. Analog input-output connector CN3 (Top view) 7.3 Analog input-output connector CN3 4 RESET (PC10) 8 NC 3 I2C1_SCL (PB8) 7 GND 2 NC 6 NC 1 I2C1_SDA (PB9) 5 +3V3 Pin number Description Pin number Description Table 18. I2C connector CN2 (cid:48)(cid:54)(cid:22)(cid:19)(cid:26)(cid:20)(cid:24)(cid:57)(cid:21) (cid:21) (cid:27) (cid:20) (cid:26) Figure 9. I2C connector CN2 (Front view) 7.2 I C connector CN2 2 UM2035 Connectors
Found connector CN3 in table name
Processing vertical table...
Header row 1: ['Pin number', 'Description', 'Pin\nnumber', 'Description']
Detected pin name header: Description at position 1 in header_row_1
Detected pin name header: Description at position 3 in header_row_1
Pin name positions: [1, 3]
Detected connector: CN3 at position 0 in header_row_1
Skipping position 1 in header_row_1 because it is a pin name position.
Detected connector: CN3 at position 2 in header_row_1
Skipping position 3 in header_row_1 because it is a pin name position.
Connector mapping: {0: {'pos': 1, 'name': 'CN3'}, 2: {'pos': 3, 'name': 'CN3'}}
Processing row: ['1', 'analog input-output (PF10)', '2', 'GND']
Assigned pin name from 'Name' column: PF10 to connector CN3
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN3
Processing page 32
Processing table 1
Text before table: Table 20. Camera module connector CN4 Figure 11. Camera module connector CN4 (Top view) 7.4 Camera module connector CN4 UM2035 Connectors
Found connector CN4 in table name
Processing vertical table...
Header row 1: ['Pin number', 'Description', 'Pin number', 'Description']
Detected pin name header: Description at position 1 in header_row_1
Detected pin name header: Description at position 3 in header_row_1
Pin name positions: [1, 3]
Detected connector: CN4 at position 0 in header_row_1
Skipping position 1 in header_row_1 because it is a pin name position.
Detected connector: CN4 at position 2 in header_row_1
Skipping position 3 in header_row_1 because it is a pin name position.
Connector mapping: {0: {'pos': 1, 'name': 'CN4'}, 2: {'pos': 3, 'name': 'CN4'}}
Processing row: ['', '', '', '']
Processing row: ['1', '+1.8V', '21', 'GND']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN4
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN4
Processing row: ['2', '+1.8V', '22', 'GND']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN4
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN4
Processing row: ['3', 'GND', '23', 'D0 (PC6)']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN4
Assigned pin name from 'Name' column: PC6 to connector CN4
Processing row: ['4', 'GND', '24', 'D1 (PC7)']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN4
Assigned pin name from 'Name' column: PC7 to connector CN4
Processing row: ['5', 'D10 (PD6)', '25', 'D2 (PC8)']
Assigned pin name from 'Name' column: PD6 to connector CN4
Assigned pin name from 'Name' column: PC8 to connector CN4
Processing row: ['6', 'D11 (PD2)', '26', 'D3 (PC9)']
Assigned pin name from 'Name' column: PD2 to connector CN4
Assigned pin name from 'Name' column: PC9 to connector CN4
Processing row: ['7', 'GND', '27', 'D4 (PC11)']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN4
Assigned pin name from 'Name' column: PC11 to connector CN4
Processing row: ['8', 'GND', '28', 'D5 (PD3)']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN4
Assigned pin name from 'Name' column: PD3 to connector CN4
Processing row: ['9', 'D8 (PC10)', '29', 'D6 (PE5)']
Assigned pin name from 'Name' column: PC10 to connector CN4
Assigned pin name from 'Name' column: PE5 to connector CN4
Processing row: ['10', 'D9 (PC12)', '30', 'D7 (PE6)']
Assigned pin name from 'Name' column: PC12 to connector CN4
Assigned pin name from 'Name' column: PE6 to connector CN4
Processing row: ['11', 'GND', '31', 'HSYNC (PA4)']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN4
Assigned pin name from 'Name' column: PA4 to connector CN4
Processing row: ['12', 'GND', '32', 'VSYNC (PB7)']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN4
Assigned pin name from 'Name' column: PB7 to connector CN4
Processing row: ['13', 'I2C1_SCL (PB8)', '33', 'PCLK (PA6)']
Assigned pin name from 'Name' column: PB8 to connector CN4
Assigned pin name from 'Name' column: PA6 to connector CN4
Processing row: ['14', 'I2C1_SDA (PB9)', '34', 'Test point8']
Assigned pin name from 'Name' column: PB9 to connector CN4
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN4
Processing row: ['15', 'Camera_PLUG\n(MFX GPIO12)', '35', 'Test point11']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN4
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN4
Processing row: ['16', 'GND', '36', 'Test point10']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN4
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN4
Processing row: ['17', 'RST IN\n(MFX GPIO11)', '37', 'GND']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN4
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN4
Processing row: ['18', 'Test point 7', '38', 'GND']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN4
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN4
Processing row: ['19', 'XSDN\n(MFX GPIO0)', '39', '+2.8V']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN4
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN4
Processing row: ['20', 'Camera clock', '40', '+2.8V']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN4
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN4
Processing page 33
Processing table 1
Text before table: Table 21. Daughterboard extension connector CN5 Table 21 and Table 22. refer to corresponding function block on the STM32F769I-EVAL evaluation board. For more details Each pin on CN5 and CN6 can be used by a daughterboard after disconnecting it from the CN5 pin 1 and CN6 pin 1 is 2700mils (68.58mm). common daughterboards for several ST evaluation boards. The standard width between The space between these two connectors is defined as a standard which allows developing dispatched on memory connectors (CN10 and CN11), and on connectors CN5 and CN6. standard wrapping board to the STM32F769I-EVAL evaluation board. All GPIOs are Two 60-pin male headers CN5 and CN6 can be used to connect a daughterboard or the 7.5 Daughterboard extension connectors CN5 and CN6 UM2035 Connectors
Found connector CN5 in table name
Processing vertical table...
Header row 1: ['Pin', 'Description', 'Alternative function', 'How to disconnect with function block on\nSTM32F769I-EVAL board']
Detected pin name header: Description at position 1 in header_row_1
Pin name positions: [1]
Detected connector: CN5 at position 0 in header_row_1
Skipping position 1 in header_row_1 because it is a pin name position.
Connector mapping: {0: {'pos': 1, 'name': 'CN5'}}
Processing row: ['1', 'GND', '-', '-']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN5
Processing row: ['3', 'PH0', 'OSC_IN', 'Remove X1,C23, Close SB40']
Assigned pin name from 'Name' column: PH0 to connector CN5
Processing row: ['5', 'RESET#', '-', '-']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN5
Processing row: ['7', 'PF6', 'QSPI_BK1_IO3', 'Remove R241']
Assigned pin name from 'Name' column: PF6 to connector CN5
Processing row: ['9', 'PF10', 'Potentiometer', 'Remove R30']
Assigned pin name from 'Name' column: PF10 to connector CN5
Processing row: ['11', 'PC0', 'ULPI_STP', 'Remove R123']
Assigned pin name from 'Name' column: PC0 to connector CN5
Processing row: ['13', 'PA2', 'SAI2_SCKB/MII_MDIO/MC_EnIndex', 'Open SB37, SB35']
Assigned pin name from 'Name' column: PA2 to connector CN5
Processing row: ['15', 'PA0', 'SAI2_SDB/ MII_CRS/MC_ENA', 'Open SB43, SB45, SB47']
Assigned pin name from 'Name' column: PA0 to connector CN5
Processing row: ['17', 'PF8', 'QSPI_BK1_IO0', 'Remove R242']
Assigned pin name from 'Name' column: PF8 to connector CN5
Processing row: ['19', 'GND', '-', '-']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN5
Processing row: ['21', 'PA4', 'PAR_HSYNC', 'Disconnect CN4']
Assigned pin name from 'Name' column: PA4 to connector CN5
Processing row: ['23', 'PC2', 'MII_TXD2/MC_CurrentB', 'Open SB49, remove R245']
Assigned pin name from 'Name' column: PC2 to connector CN5
Processing row: ['25', 'PC4', 'MII_RXD0/\nMC_BUSVOLTAGE', 'Open SB51, SB54']
Assigned pin name from 'Name' column: PC4 to connector CN5
Processing row: ['27', 'PC3', 'MII_TX_CLK/ MC_CurrentC', 'Open SB52, SB56']
Assigned pin name from 'Name' column: PC3 to connector CN5
Processing row: ['29', 'PB2', 'QSPI_CLK', '-']
Assigned pin name from 'Name' column: PB2 to connector CN5
Processing row: ['31', 'PJ3', 'LCD_R4/LED3', 'Open SB59']
Assigned pin name from 'Name' column: PJ3 to connector CN5
Processing row: ['33', 'PB10', 'ULPI_D3/LCD_G4', 'Remove R100, open SB63']
Assigned pin name from 'Name' column: PB10 to connector CN5
Processing row: ['35', 'PB14', 'USB_FS2_DM', 'Disconnect CN14']
Assigned pin name from 'Name' column: PB14 to connector CN5
Processing row: ['37', 'PH6', 'MII_RXD2/MC_DissipativeBrake', 'Open SB53, SB55']
Assigned pin name from 'Name' column: PH6 to connector CN5
Processing row: ['39', 'GND', '-', '-']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN5
Processing row: ['41', 'PB12', 'ULPI_D5/ USB_FS2_ID', 'Open SB65, remove R107']
Assigned pin name from 'Name' column: PB12 to connector CN5
Processing row: ['43', 'PB13', 'ULPI_D6/ USB_FS2_VBUS', 'Remove R263, R113']
Assigned pin name from 'Name' column: PB13 to connector CN5
Processing row: ['45', 'PJ9', '-', '-']
Assigned pin name from 'Name' column: PJ9 to connector CN5
Processing row: ['47', 'PG7', 'NAND_INT', 'Open SB19']
Assigned pin name from 'Name' column: PG7 to connector CN5
Processing page 34
Processing table 1
Text before table: Table 21. Daughterboard extension connector CN5 (continued) UM2035 Connectors
Found connector CN5 in table name
Processing vertical table...
Header row 1: ['Pin', 'Description', 'Alternative function', 'How to disconnect with function block on\nSTM32F769I-EVAL board']
Detected pin name header: Description at position 1 in header_row_1
Pin name positions: [1]
Detected connector: CN5 at position 0 in header_row_1
Skipping position 1 in header_row_1 because it is a pin name position.
Connector mapping: {0: {'pos': 1, 'name': 'CN5'}}
Processing row: ['49', 'D5V', '-', '-']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN5
Processing row: ['51', 'PG6', 'LCD_R7/FMC_NE3', 'Open SB20']
Assigned pin name from 'Name' column: PG6 to connector CN5
Processing row: ['53', 'PJ7', '-', '-']
Assigned pin name from 'Name' column: PJ7 to connector CN5
Processing row: ['55', 'PJ10', '-', '-']
Assigned pin name from 'Name' column: PJ10 to connector CN5
Processing row: ['57', 'PJ8', '-', '-']
Assigned pin name from 'Name' column: PJ8 to connector CN5
Processing row: ['59', 'GND', '-', '-']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN5
Processing row: ['2', 'PI11', 'ULPI_DIR', 'Remove R122']
Assigned pin name from 'Name' column: PI11 to connector CN5
Processing row: ['4', 'PB5', 'ULPI_D7/LCD_G7', 'Remove R117, open SB5']
Assigned pin name from 'Name' column: PB5 to connector CN5
Processing row: ['6', 'PH1', 'OSC_OUT', 'Remove R20, close SB41']
Assigned pin name from 'Name' column: PH1 to connector CN5
Processing row: ['8', 'PF7', 'QSPI_BK1_IO2', 'Remove R232']
Assigned pin name from 'Name' column: PF7 to connector CN5
Processing row: ['10', 'GND', '-', '-']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN5
Processing row: ['12', 'PF9', 'QSPI_BK1_IO1', 'Remove R231']
Assigned pin name from 'Name' column: PF9 to connector CN5
Processing row: ['14', 'PA1', 'MII_RX_CLK/MC_ENB', 'Open SB34, SB36']
Assigned pin name from 'Name' column: PA1 to connector CN5
Processing row: ['16', 'PC1', 'SAI1_SDA/MII_MDC/ MC_CurrentA', 'Open SB42, keep JP6 on open']
Assigned pin name from 'Name' column: PC1 to connector CN5
Processing row: ['18', 'PA3', 'ULPI_D0', 'Remove R86']
Assigned pin name from 'Name' column: PA3 to connector CN5
Processing row: ['20', 'PA6', 'MC_EmergencySTOP/\nPAR_PCLK/LCD_G2', 'Remove SB3, R14']
Assigned pin name from 'Name' column: PA6 to connector CN5
Processing row: ['22', 'PA7', 'MII_RX_DV/MC_UL', 'Open SB46, SB48']
Assigned pin name from 'Name' column: PA7 to connector CN5
Processing row: ['24', 'PA5', 'ULPI_CK', 'Remove R124']
Assigned pin name from 'Name' column: PA5 to connector CN5
Processing row: ['26', 'PB1', 'ULPI_D2/MC_WL', 'Open SB50, remove R98']
Assigned pin name from 'Name' column: PB1 to connector CN5
Processing row: ['28', 'PH4', 'ULPI_NXT', 'Remove R121']
Assigned pin name from 'Name' column: PH4 to connector CN5
Processing row: ['30', 'GND', '-', '-']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN5
Processing row: ['32', 'PI14', 'LCD_CLK', '-']
Assigned pin name from 'Name' column: PI14 to connector CN5
Processing row: ['34', 'PJ4', 'LCD_R5', '-']
Assigned pin name from 'Name' column: PJ4 to connector CN5
Processing row: ['36', 'PB11', 'ULPI_D4/LCD_G5', 'Remove R104, open SB61']
Assigned pin name from 'Name' column: PB11 to connector CN5
Processing row: ['38', 'PB15', 'USB_FS2_DP', 'Disconnect CN14']
Assigned pin name from 'Name' column: PB15 to connector CN5
Processing row: ['40', 'PH7', 'MII_RXD3', 'Remove R46']
Assigned pin name from 'Name' column: PH7 to connector CN5
Processing row: ['42', 'PJ5', 'LCD_R6', '-']
Assigned pin name from 'Name' column: PJ5 to connector CN5
Processing row: ['44', 'PJ6', '-', '-']
Assigned pin name from 'Name' column: PJ6 to connector CN5
Processing row: ['46', 'PC5', 'MII_RXD1/MC_HEATSINK', 'Open SB67, SB69']
Assigned pin name from 'Name' column: PC5 to connector CN5
Processing row: ['48', '+3V3', '-', '-']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN5
Processing row: ['50', 'GND', '-', '-']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN5
Processing row: ['52', 'PB0', 'ULPI_D1/MC_VL', 'Open SB73, remove R93']
Assigned pin name from 'Name' column: PB0 to connector CN5
Processing row: ['54', 'PJ0', 'LCD_R1/LED1', 'Open SB13']
Assigned pin name from 'Name' column: PJ0 to connector CN5
Processing page 35
Processing table 1
Text before table: Table 21. Daughterboard extension connector CN5 (continued) UM2035 Connectors
Found connector CN5 in table name
Processing vertical table...
Header row 1: ['Pin', 'Description', 'Alternative function', 'How to disconnect with function block on\nSTM32F769I-EVAL board']
Detected pin name header: Description at position 1 in header_row_1
Pin name positions: [1]
Detected connector: CN5 at position 0 in header_row_1
Skipping position 1 in header_row_1 because it is a pin name position.
Connector mapping: {0: {'pos': 1, 'name': 'CN5'}}
Processing row: ['56', 'PJ2', 'LCD_R3/DSI_TE', 'Disconnect CN15']
Assigned pin name from 'Name' column: PJ2 to connector CN5
Processing row: ['58', 'PJ1', 'LCD_R2/LED2', 'Open SB15']
Assigned pin name from 'Name' column: PJ1 to connector CN5
Processing row: ['60', '+5 V', '-', '-']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN5
Processing table 2
Text before table: Table 22. Daughterboard extension connector CN6 60 +5 V - - 58 PJ1 LCD_R2/LED2 Open SB15 56 PJ2 LCD_R3/DSI_TE Disconnect CN15 STM32F769I-EVAL board Pin Description Alternative function How to disconnect with function block on Table 21. Daughterboard extension connector CN5 (continued) UM2035 Connectors
Found connector CN6 in table name
Processing vertical table...
Header row 1: ['Pin', 'Description', 'Alternative Function', 'How to disconnect with function block on\nSTM32F769I-EVAL board']
Detected pin name header: Description at position 1 in header_row_1
Pin name positions: [1]
Detected connector: CN6 at position 0 in header_row_1
Skipping position 1 in header_row_1 because it is a pin name position.
Connector mapping: {0: {'pos': 1, 'name': 'CN6'}}
Processing row: ['1', 'GND', '-', '-']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN6
Processing row: ['3', 'PC15', 'OSC32_OUT', 'Remove R22, close SB39']
Assigned pin name from 'Name' column: PC15 to connector CN6
Processing row: ['5', 'PI15', 'LCD_R0/LED0', 'Open SB0']
Assigned pin name from 'Name' column: PI15 to connector CN6
Processing row: ['7', 'PI12', 'LCD_HSYNC', '-']
Assigned pin name from 'Name' column: PI12 to connector CN6
Processing row: ['9', 'PI8', 'EXPANDER_INT', 'Remove R296']
Assigned pin name from 'Name' column: PI8 to connector CN6
Processing row: ['11', 'PK6', 'LCD_B7', '-']
Assigned pin name from 'Name' column: PK6 to connector CN6
Processing row: ['13', 'PK4', 'LCD_B5', '-']
Assigned pin name from 'Name' column: PK4 to connector CN6
Processing row: ['15', 'PG12', 'SPDIF_RX1', 'Remove R206']
Assigned pin name from 'Name' column: PG12 to connector CN6
Processing row: ['17', 'PG9', 'SAI2_FSB,SD2_D0, LRCLK', 'Remove R172, disconnect DSI and SD2']
Assigned pin name from 'Name' column: PG9 to connector CN6
Processing row: ['19', 'GND', '-', '-']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN6
Processing row: ['21', 'PB7', 'LED3/PAR_ VSYNC', 'Disconnect CN4']
Assigned pin name from 'Name' column: PB7 to connector CN6
Processing row: ['23', 'PD3', 'DFSDM_CLK', 'JP24 open']
Assigned pin name from 'Name' column: PD3 to connector CN6
Processing row: ['25', 'PG13', 'MII_TXD0', 'Remove R248']
Assigned pin name from 'Name' column: PG13 to connector CN6
Processing row: ['27', 'PJ12', 'LCD_B0', '-']
Assigned pin name from 'Name' column: PJ12 to connector CN6
Processing row: ['29', 'PG14', 'MII_TXD1', 'Remove R249']
Assigned pin name from 'Name' column: PG14 to connector CN6
Processing row: ['31', 'PB8', 'I2C1_SCL', 'Remove R175, R5, R293, disconnect\nCN4,CN15 and CN18']
Assigned pin name from 'Name' column: PB8 to connector CN6
Processing row: ['33', 'PG11', 'MII_TX_EN/MC_NTC', 'Open SB46, remove R252']
Assigned pin name from 'Name' column: PG11 to connector CN6
Processing row: ['35', 'PJ11', '-', '-']
Assigned pin name from 'Name' column: PJ11 to connector CN6
Processing row: ['37', 'PK0', '-', '-']
Assigned pin name from 'Name' column: PK0 to connector CN6
Processing row: ['39', 'GND', '-', '-']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN6
Processing row: ['41', 'PA11', 'CAN1_RX/USB_FS1_DM /MC_PFCpwm', 'Open SB64, keep JP14 on open, disconnect\nCN13']
Assigned pin name from 'Name' column: PA11 to connector CN6
Processing row: ['43', 'PA9', 'RS232_TX/USB_FS1_VBUS', 'Open SB68, remove R265']
Assigned pin name from 'Name' column: PA9 to connector CN6
Processing row: ['45', 'PB3', 'JTDO- SWO/SD2_D2', 'Remove R97, disconnect SD2']
Assigned pin name from 'Name' column: PB3 to connector CN6
Processing row: ['47', 'PD6', 'DFSDM_DATA1/SD2_CLK/PAR_D10', 'Keep JP7 on open, disconnect CN4 and\nSD2']
Assigned pin name from 'Name' column: PD6 to connector CN6
Processing row: ['49', 'D5V', '-', '-']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN6
Processing page 36
Processing table 1
Text before table: Table 22. Daughterboard extension connector CN6 (continued) UM2035 Connectors
Found connector CN6 in table name
Processing vertical table...
Header row 1: ['Pin', 'Description', 'Alternative Function', 'How to disconnect with function block on\nSTM32F769I-EVAL board']
Detected pin name header: Description at position 1 in header_row_1
Pin name positions: [1]
Detected connector: CN6 at position 0 in header_row_1
Skipping position 1 in header_row_1 because it is a pin name position.
Connector mapping: {0: {'pos': 1, 'name': 'CN6'}}
Processing row: ['51', 'PC8', 'SD1_D0/MC_WH/PAR_D2', 'Open SB17 SB72,SB75, disconnect CN4 and\nSD1']
Assigned pin name from 'Name' column: PC8 to connector CN6
Processing row: ['53', 'PC11', 'SD1_D3 /PAR_D4', 'Remove R282, disconnect CN4, disconnect\nSD1']
Assigned pin name from 'Name' column: PC11 to connector CN6
Processing row: ['55', 'PC10', 'SD1_D2/EXT_RESET/PAR_D8', 'Remove R287,R16, disconnect CN4 and SD1']
Assigned pin name from 'Name' column: PC10 to connector CN6
Processing row: ['57', 'PD2', 'SD1_CMD/PAR_D11', 'Open SB76, disconnect CN4 and SD1']
Assigned pin name from 'Name' column: PD2 to connector CN6
Processing row: ['59', 'GND', '-', '-']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN6
Processing row: ['2', 'PI13', 'LCD_VSYNC', '-']
Assigned pin name from 'Name' column: PI13 to connector CN6
Processing row: ['4', 'PC14', 'OSC32_IN', 'Remove R23, close SB38']
Assigned pin name from 'Name' column: PC14 to connector CN6
Processing row: ['6', 'PC13', 'TAMPER_WAKEUP_KEY', 'Remove R217']
Assigned pin name from 'Name' column: PC13 to connector CN6
Processing row: ['8', 'PK7', 'LCD_ENB', 'Remove R162, disconnect CN15']
Assigned pin name from 'Name' column: PK7 to connector CN6
Processing row: ['10', 'GND', '-', '-']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN6
Processing row: ['12', 'PK5', 'LCD_B6', '-']
Assigned pin name from 'Name' column: PK5 to connector CN6
Processing row: ['14', 'PB9', 'I2C1_SDA', 'Remove R174, R3,R294, disconnect CN4,\nCN15 and CN18']
Assigned pin name from 'Name' column: PB9 to connector CN6
Processing row: ['16', 'PK3', 'LCD_B4', '-']
Assigned pin name from 'Name' column: PK3 to connector CN6
Processing row: ['18', 'PB6', 'QSPI_BK1_NCS', 'Remove R230']
Assigned pin name from 'Name' column: PB6 to connector CN6
Processing row: ['20', 'PJ14', 'LCD_B2', '-']
Assigned pin name from 'Name' column: PJ14 to connector CN6
Processing row: ['22', 'PJ15', 'LCD_B3', '-']
Assigned pin name from 'Name' column: PJ15 to connector CN6
Processing row: ['24', 'PB4', 'JTRST/SD2_D3', 'Open SB16, disconnect SD2']
Assigned pin name from 'Name' column: PB4 to connector CN6
Processing row: ['26', 'PJ13', 'LCD_B1', '-']
Assigned pin name from 'Name' column: PJ13 to connector CN6
Processing row: ['28', 'PC12', 'SD1_CK/ PAR_D9', 'Disconnect CN4, disconnect SD1']
Assigned pin name from 'Name' column: PC12 to connector CN6
Processing row: ['30', 'GND', '-', '-']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN6
Processing row: ['32', 'PA15', 'JTDI', 'Remove R99']
Assigned pin name from 'Name' column: PA15 to connector CN6
Processing row: ['34', 'PK1', '-', '-']
Assigned pin name from 'Name' column: PK1 to connector CN6
Processing row: ['36', 'PA14', 'JTCK-SWCLK', 'Remove R91']
Assigned pin name from 'Name' column: PA14 to connector CN6
Processing row: ['38', 'PK2', '-', '-']
Assigned pin name from 'Name' column: PK2 to connector CN6
Processing row: ['40', 'PA13', 'JTMS-SWDIO', 'Remove R84']
Assigned pin name from 'Name' column: PA13 to connector CN6
Processing row: ['42', 'PA12', 'CAN1_TX/USB_FS1_DP/MC_PFCsync2', 'Open SB60, SB62, SB66']
Assigned pin name from 'Name' column: PA12 to connector CN6
Processing row: ['44', 'PA10', 'RS232_RX/USB_FS1_ID', 'Remove R115, keep JP21 on open']
Assigned pin name from 'Name' column: PA10 to connector CN6
Processing row: ['46', 'PC9', 'SD1_D1/PAR_D3', 'Remove R264, disconnect CN4 and SD1']
Assigned pin name from 'Name' column: PC9 to connector CN6
Processing row: ['48', '+3.3V', '-', '-']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN6
Processing row: ['50', 'GND', '-', '-']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN6
Processing row: ['52', 'PA8', 'LCD_BL_CTRL/MII_MCO/MC_PFCsync1', 'Open SB70, SB71, SB74']
Assigned pin name from 'Name' column: PA8 to connector CN6
Processing row: ['54', 'VBUS_FS1', '-', '-']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN6
Processing page 37
Processing table 1
Text before table: Table 22. Daughterboard extension connector CN6 (continued) UM2035 Connectors
Found connector CN6 in table name
Processing vertical table...
Header row 1: ['Pin', 'Description', 'Alternative Function', 'How to disconnect with function block on\nSTM32F769I-EVAL board']
Detected pin name header: Description at position 1 in header_row_1
Pin name positions: [1]
Detected connector: CN6 at position 0 in header_row_1
Skipping position 1 in header_row_1 because it is a pin name position.
Connector mapping: {0: {'pos': 1, 'name': 'CN6'}}
Processing row: ['56', 'PD7', 'SD2_CMD', 'Disconnect SD2']
Assigned pin name from 'Name' column: PD7 to connector CN6
Processing row: ['58', 'PC6', 'MC_UH/PAR_D0/I2S3_CK', 'Open SB18, disconnect CN4, keep JP9 on open']
Assigned pin name from 'Name' column: PC6 to connector CN6
Processing row: ['60', '+5 V', '-', '-']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN6
Processing table 2
Text before table: Table 23. RS-232 connector CN7 (cid:45)(cid:51)(cid:19)(cid:16)(cid:23)(cid:18)(cid:16)(cid:54)(cid:17) Figure 12. RS-232 connector CN7 (Front view) 7.6 RS-232 connector CN7 60 +5 V - - 58 PC6 MC_UH/PAR_D0/I2S3_CK Open SB18, disconnect CN4, keep JP9 on open 56 PD7 SD2_CMD Disconnect SD2 STM32F769I-EVAL board Pin Description Alternative Function How to disconnect with function block on Table 22. Daughterboard extension connector CN6 (continued) UM2035 Connectors
Found connector CN7 in table name
Processing vertical table...
Header row 1: ['Pin number', 'Description', 'Pin\nnumber', 'Description']
Detected pin name header: Description at position 1 in header_row_1
Detected pin name header: Description at position 3 in header_row_1
Pin name positions: [1, 3]
Detected connector: CN7 at position 0 in header_row_1
Skipping position 1 in header_row_1 because it is a pin name position.
Detected connector: CN7 at position 2 in header_row_1
Skipping position 3 in header_row_1 because it is a pin name position.
Connector mapping: {0: {'pos': 1, 'name': 'CN7'}, 2: {'pos': 3, 'name': 'CN7'}}
Processing row: ['1', 'NC', '6', 'Bootloader_BOOT']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN7
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN7
Processing row: ['2', 'RS232_RX (PA10)', '7', 'NC']
Assigned pin name from 'Name' column: PA10 to connector CN7
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN7
Processing row: ['3', 'RS232_TX (PA9)', '8', 'Bootloader_RESET']
Assigned pin name from 'Name' column: PA9 to connector CN7
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN7
Processing row: ['4', 'NC', '9', 'NC']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN7
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN7
Processing row: ['5', 'GND', '-', '-']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN7
Processing page 38
Processing table 1
Text before table: Table 24. USB OTG HS Micro-AB connector CN8 UM2035 Connectors
Processing vertical table...
Header row 1: ['Pin number', 'Description', 'Pin number', 'Description']
Detected pin name header: Description at position 1 in header_row_1
Detected pin name header: Description at position 3 in header_row_1
Pin name positions: [1, 3]
Detected connector: GENERAL1 at position 0 in header_row_1
Skipping position 1 in header_row_1 because it is a pin name position.
Detected connector: GENERAL1 at position 2 in header_row_1
Skipping position 3 in header_row_1 because it is a pin name position.
Connector mapping: {0: {'pos': 1, 'name': 'GENERAL1'}, 2: {'pos': 3, 'name': 'GENERAL1'}}
Processing row: ['1', 'VBUS', '4', 'ID']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector GENERAL1
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector GENERAL1
Processing row: ['2', 'D-', '5', 'GND']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector GENERAL1
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector GENERAL1
Processing row: ['3', 'D+', '-', '-']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector GENERAL1
Processing table 2
Text before table: Figure 14. Ethernet RJ45 connector CN9 (Front view) 7.8 Ethernet RJ45 connector CN9 3 D+ - - 2 D- 5 GND 1 VBUS 4 ID Pin number Description Pin number Description Table 24. USB OTG HS Micro-AB connector CN8 UM2035 Connectors
No connectors found in normal orientation. Reversing text in headers.
Processing horizontal table...
Processing row: ['', '', '']
Processing row: ['', '', '']
Processing table 3
Text before table: Table 25. RJ45 connector CN9 Figure 14. Ethernet RJ45 connector CN9 (Front view) 7.8 Ethernet RJ45 connector CN9 3 D+ - - 2 D- 5 GND 1 VBUS 4 ID Pin number Description Pin number Description Table 24. USB OTG HS Micro-AB connector CN8 UM2035 Connectors
Processing vertical table...
Header row 1: ['Pin number', 'Description', 'Pin\nnumber', 'Description']
Detected pin name header: Description at position 1 in header_row_1
Detected pin name header: Description at position 3 in header_row_1
Pin name positions: [1, 3]
Detected connector: GENERAL1 at position 0 in header_row_1
Skipping position 1 in header_row_1 because it is a pin name position.
Detected connector: GENERAL1 at position 2 in header_row_1
Skipping position 3 in header_row_1 because it is a pin name position.
Connector mapping: {0: {'pos': 1, 'name': 'GENERAL1'}, 2: {'pos': 3, 'name': 'GENERAL1'}}
Processing row: ['1', 'TxData+', '2', 'TxData-']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector GENERAL1
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector GENERAL1
Processing row: ['3', 'RxData+', '4', 'Shield']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector GENERAL1
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector GENERAL1
Processing row: ['5', 'Shield', '6', 'RxData-']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector GENERAL1
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector GENERAL1
Processing row: ['7', 'Shield', '8', 'Shield']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector GENERAL1
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector GENERAL1
Processing page 39
Processing table 1
Text before table: Table 26. Memory connector CN10 UM2035 Connectors
Found connector CN10 in table name
Processing vertical table...
Header row 1: ['Pin', 'Description', 'Function', 'How to disconnect with function block on\nSTM32F769I-EVAL board']
Detected pin name header: Description at position 1 in header_row_1
Pin name positions: [1]
Detected connector: CN10 at position 0 in header_row_1
Skipping position 1 in header_row_1 because it is a pin name position.
Connector mapping: {0: {'pos': 1, 'name': 'CN10'}}
Processing row: ['1', 'PH3', 'SDNE0/MII_COL', 'Open SB57']
Assigned pin name from 'Name' column: PH3 to connector CN10
Processing row: ['3', 'PF13', 'A7', '-']
Assigned pin name from 'Name' column: PF13 to connector CN10
Processing row: ['5', 'PF12', 'A6', '-']
Assigned pin name from 'Name' column: PF12 to connector CN10
Processing row: ['7', 'PG1', 'A11', '-']
Assigned pin name from 'Name' column: PG1 to connector CN10
Processing row: ['9', 'GND', '-', '-']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN10
Processing row: ['11', 'PE7', 'D4', '-']
Assigned pin name from 'Name' column: PE7 to connector CN10
Processing row: ['13', 'PE10', 'D7', '-']
Assigned pin name from 'Name' column: PE10 to connector CN10
Processing row: ['15', 'PE12', 'D9', '-']
Assigned pin name from 'Name' column: PE12 to connector CN10
Processing row: ['17', 'PE15', 'D12', '-']
Assigned pin name from 'Name' column: PE15 to connector CN10
Processing row: ['19', 'PE13', 'D10', '-']
Assigned pin name from 'Name' column: PE13 to connector CN10
Processing row: ['21', 'PD11', 'A16', '-']
Assigned pin name from 'Name' column: PD11 to connector CN10
Processing row: ['23', 'PD12', 'A17', '-']
Assigned pin name from 'Name' column: PD12 to connector CN10
Processing row: ['25', 'PG5', 'A15/BA1', '-']
Assigned pin name from 'Name' column: PG5 to connector CN10
Processing row: ['27', 'PH11', 'D19', '-']
Assigned pin name from 'Name' column: PH11 to connector CN10
Processing row: ['29', 'GND', '-', '-']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN10
Processing row: ['31', 'PD13', 'A18', '-']
Assigned pin name from 'Name' column: PD13 to connector CN10
Processing row: ['33', 'PG2', 'A12', '-']
Assigned pin name from 'Name' column: PG2 to connector CN10
Processing row: ['35', 'PD8', 'D13', '-']
Assigned pin name from 'Name' column: PD8 to connector CN10
Processing row: ['37', 'PD9', 'D14', '-']
Assigned pin name from 'Name' column: PD9 to connector CN10
Processing row: ['39', 'PD14', 'D0', '-']
Assigned pin name from 'Name' column: PD14 to connector CN10
Processing row: ['2', 'PH5', 'SDNWE', '-']
Assigned pin name from 'Name' column: PH5 to connector CN10
Processing row: ['4', 'PF14', 'A8', '-']
Assigned pin name from 'Name' column: PF14 to connector CN10
Processing row: ['6', 'PG0', 'A10', '-']
Assigned pin name from 'Name' column: PG0 to connector CN10
Processing row: ['8', 'PF11', 'SDNRAS', '-']
Assigned pin name from 'Name' column: PF11 to connector CN10
Processing row: ['10', 'GND', '-', '-']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN10
Processing row: ['12', 'PE9', 'D6', '-']
Assigned pin name from 'Name' column: PE9 to connector CN10
Processing row: ['14', 'PE8', 'D5', '-']
Assigned pin name from 'Name' column: PE8 to connector CN10
Processing row: ['16', 'PE11', 'D8', '-']
Assigned pin name from 'Name' column: PE11 to connector CN10
Processing row: ['18', 'PF15', 'A9', '-']
Assigned pin name from 'Name' column: PF15 to connector CN10
Processing row: ['20', 'PE14', 'D11', '-']
Assigned pin name from 'Name' column: PE14 to connector CN10
Processing row: ['22', 'PH8', 'D16', '-']
Assigned pin name from 'Name' column: PH8 to connector CN10
Processing row: ['24', 'PH10', 'D18', '-']
Assigned pin name from 'Name' column: PH10 to connector CN10
Processing row: ['26', 'PH9', 'D17', '-']
Assigned pin name from 'Name' column: PH9 to connector CN10
Processing row: ['28', 'PG4', 'A14/BA0', '-']
Assigned pin name from 'Name' column: PG4 to connector CN10
Processing page 40
Processing table 1
Text before table: Table 26. Memory connector CN10 (continued) UM2035 Connectors
Found connector CN10 in table name
Processing vertical table...
Header row 1: ['Pin', 'Description', 'Function', 'How to disconnect with function block on\nSTM32F769I-EVAL board']
Detected pin name header: Description at position 1 in header_row_1
Pin name positions: [1]
Detected connector: CN10 at position 0 in header_row_1
Skipping position 1 in header_row_1 because it is a pin name position.
Connector mapping: {0: {'pos': 1, 'name': 'CN10'}}
Processing row: ['30', 'GND', '-', '-']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN10
Processing row: ['32', 'PH12', 'D20', '-']
Assigned pin name from 'Name' column: PH12 to connector CN10
Processing row: ['34', 'PG3', 'A13', '-']
Assigned pin name from 'Name' column: PG3 to connector CN10
Processing row: ['36', 'PD10', 'D15', '-']
Assigned pin name from 'Name' column: PD10 to connector CN10
Processing row: ['38', 'PD15', 'D1', '-']
Assigned pin name from 'Name' column: PD15 to connector CN10
Processing row: ['40', 'PG8', 'SDCLK/ MII_PPS_OUT', '-']
Assigned pin name from 'Name' column: PG8 to connector CN10
Processing table 2
Text before table: Table 27. Memory connector CN11 40 PG8 SDCLK/ MII_PPS_OUT - 38 PD15 D1 - 36 PD10 D15 - 34 PG3 A13 - 32 PH12 D20 - 30 GND - - STM32F769I-EVAL board Pin Description Function How to disconnect with function block on Table 26. Memory connector CN10 (continued) UM2035 Connectors
Found connector CN11 in table name
Processing vertical table...
Header row 1: ['Pin', 'Description', 'Alternative function', 'How to disconnect with function block on\nSTM32F769I-EVAL board']
Detected pin name header: Description at position 1 in header_row_1
Pin name positions: [1]
Detected connector: CN11 at position 0 in header_row_1
Skipping position 1 in header_row_1 because it is a pin name position.
Connector mapping: {0: {'pos': 1, 'name': 'CN11'}}
Processing row: ['1', 'PF5', 'A5', '-']
Assigned pin name from 'Name' column: PF5 to connector CN11
Processing row: ['3', 'PF4', 'A4', '-']
Assigned pin name from 'Name' column: PF4 to connector CN11
Processing row: ['5', 'PF3', 'A3', '-']
Assigned pin name from 'Name' column: PF3 to connector CN11
Processing row: ['7', 'PE6', 'A22/SAI2_MCLK_B/TRACED\n3/PAR_D7/LCD_G1', 'Open SB25, SB26, SB27, SB28']
Assigned pin name from 'Name' column: PE6 to connector CN11
Processing row: ['9', 'GND/PG7', 'GND/NAND_INT', 'Short pin 2, 3 of JP13 when connect NAND\nmodule to CN11, close SB19, in any other\ncase short pin 1 and 2 of JP13']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN11
Processing row: ['11', 'PE4', 'A20/TRACED1', 'Open SB11']
Assigned pin name from 'Name' column: PE4 to connector CN11
Processing row: ['13', 'PE3', 'A19/TRACED0', 'Open SB9']
Assigned pin name from 'Name' column: PE3 to connector CN11
Processing row: ['15', 'PI5', 'NBL3', '-']
Assigned pin name from 'Name' column: PI5 to connector CN11
Processing row: ['17', 'PI4', 'NBL2', '-']
Assigned pin name from 'Name' column: PI4 to connector CN11
Processing row: ['19', 'PG15', 'SDNCAS', '-']
Assigned pin name from 'Name' column: PG15 to connector CN11
Processing row: ['21', 'PI10', 'D31/MII_RX_ER', 'Open SB12']
Assigned pin name from 'Name' column: PI10 to connector CN11
Processing row: ['23', 'PE1', 'NBL1', '-']
Assigned pin name from 'Name' column: PE1 to connector CN11
Processing row: ['25', 'PE0', 'NBL0', '-']
Assigned pin name from 'Name' column: PE0 to connector CN11
Processing row: ['27', 'PG6', 'NE3/LCD_R7', 'Close SB20']
Assigned pin name from 'Name' column: PG6 to connector CN11
Processing row: ['29', 'GND', '-', '-']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN11
Processing row: ['31', 'PD0', 'D2', '-']
Assigned pin name from 'Name' column: PD0 to connector CN11
Processing row: ['33', 'PI2', 'D26', '-']
Assigned pin name from 'Name' column: PI2 to connector CN11
Processing row: ['35', 'PI1', 'D25', '-']
Assigned pin name from 'Name' column: PI1 to connector CN11
Processing row: ['37', 'PI0', 'D24', '-']
Assigned pin name from 'Name' column: PI0 to connector CN11
Processing row: ['39', 'PH13', 'D21', '-']
Assigned pin name from 'Name' column: PH13 to connector CN11
Processing row: ['2', 'PH2', 'SDCKE0', '-']
Assigned pin name from 'Name' column: PH2 to connector CN11
Processing row: ['4', 'PE5', 'A21/TRACED2/PAR_D6/LCD\n_G0', 'Open SB6, SB7, SB8']
Assigned pin name from 'Name' column: PE5 to connector CN11
Processing page 41
Processing table 1
Text before table: Table 27. Memory connector CN11 (continued) UM2035 Connectors
Found connector CN11 in table name
Processing vertical table...
Header row 1: ['Pin', 'Description', 'Alternative function', 'How to disconnect with function block on\nSTM32F769I-EVAL board']
Detected pin name header: Description at position 1 in header_row_1
Pin name positions: [1]
Detected connector: CN11 at position 0 in header_row_1
Skipping position 1 in header_row_1 because it is a pin name position.
Connector mapping: {0: {'pos': 1, 'name': 'CN11'}}
Processing row: ['6', 'PC6', 'NWAIT /MC_UH/ PAR_D0', 'Close JP9, disconnect CN4 and CN1']
Assigned pin name from 'Name' column: PC6 to connector CN11
Processing row: ['8', 'PF2', 'A2', '-']
Assigned pin name from 'Name' column: PF2 to connector CN11
Processing row: ['10', 'GND', '-', '-']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN11
Processing row: ['12', 'PF1', 'A1', '-']
Assigned pin name from 'Name' column: PF1 to connector CN11
Processing row: ['14', 'PF0', 'A0', '-']
Assigned pin name from 'Name' column: PF0 to connector CN11
Processing row: ['16', 'PE2', 'A23/TRACECLK/ MII_TXD3', 'Open SB10, remove R42']
Assigned pin name from 'Name' column: PE2 to connector CN11
Processing row: ['18', 'PI7', 'D29', '-']
Assigned pin name from 'Name' column: PI7 to connector CN11
Processing row: ['20', 'PI9', 'D30', '-']
Assigned pin name from 'Name' column: PI9 to connector CN11
Processing row: ['22', 'PI6', 'D28', '-']
Assigned pin name from 'Name' column: PI6 to connector CN11
Processing row: ['24', 'PC7', 'NE1/MC_VH/ PAR_D0', 'Connect JP10, disconnect CN4,CN1']
Assigned pin name from 'Name' column: PC7 to connector CN11
Processing row: ['26', 'PD5', 'NWE', '-']
Assigned pin name from 'Name' column: PD5 to connector CN11
Processing row: ['28', 'PD4', 'NOE', '-']
Assigned pin name from 'Name' column: PD4 to connector CN11
Processing row: ['30', 'GND/PC8', 'GND/NAND_NCE/ PAR_D0', 'Short pin 2, 3 of JP17, open SB72, SB75,\nclose SB18, disconnect CN4,CN1 when\nconnect NAND module to CN11, in any other\ncase short pin 1, 2 of JP17']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN11
Processing row: ['32', 'PD1', 'D3', '-']
Assigned pin name from 'Name' column: PD1 to connector CN11
Processing row: ['34', 'PI3', 'D27', '-']
Assigned pin name from 'Name' column: PI3 to connector CN11
Processing row: ['36', 'PH15', 'D23', '-']
Assigned pin name from 'Name' column: PH15 to connector CN11
Processing row: ['38', 'PH14', 'D22', '-']
Assigned pin name from 'Name' column: PH14 to connector CN11
Processing row: ['40', '+3.3V', '-', '-']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN11
Processing table 2
Text before table: Figure 15. ETM trace debugging connector CN12 (Top view) 7.10 ETM trace debugging connector CN12 40 +3.3V - - 38 PH14 D22 - 36 PH15 D23 - 34 PI3 D27 - 32 PD1 D3 - case short pin 1, 2 of JP17 connect NAND module to CN11, in any other 30 GND/PC8 GND/NAND_NCE/ PAR_D0 close SB18, disconnect CN4,CN1 when Short pin 2, 3 of JP17, open SB72, SB75, 28 PD4 NOE - 26 PD5 NWE - 24 PC7 NE1/MC_VH/ PAR_D0 Connect JP10, disconnect CN4,CN1 22 PI6 D28 - 20 PI9 D30 - 18 PI7 D29 - 16 PE2 A23/TRACECLK/ MII_TXD3 Open SB10, remove R42 14 PF0 A0 - 12 PF1 A1 - 10 GND - - 8 PF2 A2 - 6 PC6 NWAIT /MC_UH/ PAR_D0 Close JP9, disconnect CN4 and CN1 STM32F769I-EVAL board Pin Description Alternative function How to disconnect with function block on Table 27. Memory connector CN11 (continued) UM2035 Connectors
Found connector CN12 in table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['', '(cid:20)(cid:28)(cid:3)(cid:3) (cid:20)(cid:26)(cid:3)(cid:3) (cid:20)(cid:24) (cid:20)(cid:22)(cid:3)(cid:3) (cid:20)(cid:20) (cid:28) (cid:26) (cid:24) (cid:22) (cid:20)\n(cid:21)(cid:19)(cid:3)(cid:3) (cid:20)(cid:27) (cid:20)(cid:25) (cid:20)(cid:23)(cid:3)(cid:3) (cid:20)(cid:21) (cid:20)(cid:19) (cid:27) (cid:25) (cid:23) (cid:21)\n(cid:68)(cid:94)(cid:1007)(cid:1004)(cid:1011)(cid:1006)(cid:1006)(cid:115)(cid:1006)', '']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['', ')6001:dic()511:dic()6001:dic()6001:dic()1101:dic()4001:dic()7001:dic()49:dic()86:dic(\n)12:dic( )32:dic( )52:dic( )72:dic( )91:dic()02:dic( )12:dic()02:dic( )3:dic()3:dic()32:dic()02:dic( )52:dic()02:dic( )72:dic()02:dic( )3:dic()3:dic()91:dic()12:dic(\n)02:dic( )22:dic( )42:dic( )62:dic( )82:dic( )02:dic()02:dic( )3:dic()3:dic()22:dic()02:dic( )42:dic()02:dic( )3:dic()3:dic()62:dic()02:dic( )3:dic()3:dic()82:dic()02:dic(', '']
Connector mapping: {}
Processing page 42
Processing table 1
Text before table: Table 28. ETM trace debugging connector CN12 UM2035 Connectors
Found connector CN12 in table name
Processing vertical table...
Header row 1: ['Pin number', 'Description', 'Pin\nnumber', 'Description']
Detected pin name header: Description at position 1 in header_row_1
Detected pin name header: Description at position 3 in header_row_1
Pin name positions: [1, 3]
Detected connector: CN12 at position 0 in header_row_1
Skipping position 1 in header_row_1 because it is a pin name position.
Detected connector: CN12 at position 2 in header_row_1
Skipping position 3 in header_row_1 because it is a pin name position.
Connector mapping: {0: {'pos': 1, 'name': 'CN12'}, 2: {'pos': 3, 'name': 'CN12'}}
Processing row: ['1', '+3.3V', '2', 'TMS/PA13']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN12
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN12
Processing row: ['3', 'GND', '4', 'TCK/PA14']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN12
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN12
Processing row: ['5', 'GND', '6', 'TDO/PB3']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN12
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN12
Processing row: ['7', 'KEY', '8', 'TDI/PA15']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN12
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN12
Processing row: ['9', 'GND', '10', 'RESET#']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN12
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN12
Processing row: ['11', 'GND', '12', 'TraceCLK/PE2']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN12
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN12
Processing row: ['13', 'GND', '14', 'TraceD0/PE3 or SWO/PB3']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN12
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN12
Processing row: ['15', 'GND', '16', 'TraceD1/PE4 or nTRST/PB4']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN12
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN12
Processing row: ['17', 'GND', '18', 'TraceD2/PE5']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN12
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN12
Processing row: ['19', 'GND', '20', 'TraceD3/PE6']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN12
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN12
Processing table 2
Text before table: Table 29. USB OTG1 FS Micro-AB connector CN13 Figure 16. USB OTG1 FS Micro-AB connector CN13 (Front view) 7.11 USB OTG1 FS Micro-AB connector CN13 19 GND 20 TraceD3/PE6 17 GND 18 TraceD2/PE5 15 GND 16 TraceD1/PE4 or nTRST/PB4 13 GND 14 TraceD0/PE3 or SWO/PB3 11 GND 12 TraceCLK/PE2 9 GND 10 RESET# 7 KEY 8 TDI/PA15 5 GND 6 TDO/PB3 3 GND 4 TCK/PA14 1 +3.3V 2 TMS/PA13 number Description Pin number Description Pin Table 28. ETM trace debugging connector CN12 UM2035 Connectors
Processing vertical table...
Header row 1: ['Pin number', 'Description', 'Pin number', 'Description']
Detected pin name header: Description at position 1 in header_row_1
Detected pin name header: Description at position 3 in header_row_1
Pin name positions: [1, 3]
Detected connector: GENERAL1 at position 0 in header_row_1
Skipping position 1 in header_row_1 because it is a pin name position.
Detected connector: GENERAL1 at position 2 in header_row_1
Skipping position 3 in header_row_1 because it is a pin name position.
Connector mapping: {0: {'pos': 1, 'name': 'GENERAL1'}, 2: {'pos': 3, 'name': 'GENERAL1'}}
Processing row: ['1', 'VBUS (PA9)', '4', 'ID (PA10)']
Assigned pin name from 'Name' column: PA9 to connector GENERAL1
Assigned pin name from 'Name' column: PA10 to connector GENERAL1
Processing row: ['2', 'D- (PA11)', '5', 'GND']
Assigned pin name from 'Name' column: PA11 to connector GENERAL1
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector GENERAL1
Processing row: ['3', 'D+ (PA12)', '-', '-']
Assigned pin name from 'Name' column: PA12 to connector GENERAL1
Processing page 43
Processing table 1
Text before table: Table 30. USB OTG2 FS Micro-AB connector CN14 Figure 17. USB OTG2 FS Micro-AB connector CN14 (Front view) 7.12 USB OTG2 FS Micro-AB connector CN14 UM2035 Connectors
Processing vertical table...
Header row 1: ['Pin number', 'Description', 'Pin number', 'Description']
Detected pin name header: Description at position 1 in header_row_1
Detected pin name header: Description at position 3 in header_row_1
Pin name positions: [1, 3]
Detected connector: GENERAL1 at position 0 in header_row_1
Skipping position 1 in header_row_1 because it is a pin name position.
Detected connector: GENERAL1 at position 2 in header_row_1
Skipping position 3 in header_row_1 because it is a pin name position.
Connector mapping: {0: {'pos': 1, 'name': 'GENERAL1'}, 2: {'pos': 3, 'name': 'GENERAL1'}}
Processing row: ['1', 'VBUS (PB13)', '4', 'ID (PB12)']
Assigned pin name from 'Name' column: PB13 to connector GENERAL1
Assigned pin name from 'Name' column: PB12 to connector GENERAL1
Processing row: ['2', 'D- (PB14)', '5', 'GND']
Assigned pin name from 'Name' column: PB14 to connector GENERAL1
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector GENERAL1
Processing row: ['3', 'D+ (PB15)', '-', '-']
Assigned pin name from 'Name' column: PB15 to connector GENERAL1
Processing table 2
Text before table: Table 31. JTAG/SWD debugging connector CN16 (cid:68)(cid:94)(cid:1007)(cid:1004)(cid:1011)(cid:1006)(cid:1006)(cid:115)(cid:1006) (cid:21)(cid:19)(cid:3)(cid:3) (cid:20)(cid:27) (cid:20)(cid:25) (cid:20)(cid:23)(cid:3)(cid:3) (cid:20)(cid:21) (cid:20)(cid:19) (cid:27) (cid:25) (cid:23) (cid:21) (cid:28) (cid:26) (cid:24) (cid:22) (cid:20)(cid:28)(cid:3)(cid:3) (cid:20)(cid:26)(cid:3)(cid:3) (cid:20)(cid:24) (cid:20)(cid:22)(cid:3)(cid:3) (cid:20)(cid:20) (cid:20) Figure 18. JTAG/SWD debugging connector CN16 (Top view) 7.13 JTAG/SWD connector CN16 3 D+ (PB15) - - 2 D- (PB14) 5 GND 1 VBUS (PB13) 4 ID (PB12) Pin number Description Pin number Description Table 30. USB OTG2 FS Micro-AB connector CN14 Figure 17. USB OTG2 FS Micro-AB connector CN14 (Front view) 7.12 USB OTG2 FS Micro-AB connector CN14 UM2035 Connectors
Processing vertical table...
Header row 1: ['Pin number', 'Description', 'Pin\nnumber', 'Description']
Detected pin name header: Description at position 1 in header_row_1
Detected pin name header: Description at position 3 in header_row_1
Pin name positions: [1, 3]
Detected connector: GENERAL1 at position 0 in header_row_1
Skipping position 1 in header_row_1 because it is a pin name position.
Detected connector: GENERAL1 at position 2 in header_row_1
Skipping position 3 in header_row_1 because it is a pin name position.
Connector mapping: {0: {'pos': 1, 'name': 'GENERAL1'}, 2: {'pos': 3, 'name': 'GENERAL1'}}
Processing row: ['1', '+3.3V', '2', '+3.3V']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector GENERAL1
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector GENERAL1
Processing row: ['3', 'PB4', '4', 'GND']
Assigned pin name from 'Name' column: PB4 to connector GENERAL1
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector GENERAL1
Processing row: ['5', 'PA15', '6', 'GND']
Assigned pin name from 'Name' column: PA15 to connector GENERAL1
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector GENERAL1
Processing row: ['7', 'PA13', '8', 'GND']
Assigned pin name from 'Name' column: PA13 to connector GENERAL1
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector GENERAL1
Processing row: ['9', 'PA14', '10', 'GND']
Assigned pin name from 'Name' column: PA14 to connector GENERAL1
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector GENERAL1
Processing page 44
Processing table 1
Text before table: Table 31. JTAG/SWD debugging connector CN16 (continued) UM2035 Connectors
Found connector CN16 in table name
Processing vertical table...
Header row 1: ['Pin number', 'Description', 'Pin\nnumber', 'Description']
Detected pin name header: Description at position 1 in header_row_1
Detected pin name header: Description at position 3 in header_row_1
Pin name positions: [1, 3]
Detected connector: CN16 at position 0 in header_row_1
Skipping position 1 in header_row_1 because it is a pin name position.
Detected connector: CN16 at position 2 in header_row_1
Skipping position 3 in header_row_1 because it is a pin name position.
Connector mapping: {0: {'pos': 1, 'name': 'CN16'}, 2: {'pos': 3, 'name': 'CN16'}}
Processing row: ['11', 'RTCK', '12', 'GND']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN16
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN16
Processing row: ['13', 'PB3', '14', 'GND']
Assigned pin name from 'Name' column: PB3 to connector CN16
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN16
Processing row: ['15', 'RESET#', '16', 'GND']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN16
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN16
Processing row: ['17', 'DBGRQ', '18', 'GND']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN16
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN16
Processing row: ['19', 'DBGACK', '20', 'GND']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN16
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN16
Processing table 2
Text before table: Table 32. microSD card1 connector CN17 Figure 19. microSD connector (Top view) 7.14 microSD connectors CN17 and CN30 19 DBGACK 20 GND 17 DBGRQ 18 GND 15 RESET# 16 GND 13 PB3 14 GND 11 RTCK 12 GND number Description Pin number Description Pin Table 31. JTAG/SWD debugging connector CN16 (continued) UM2035 Connectors
Found connector CN17 in table name
Processing vertical table...
Header row 1: ['Pin\nnumber', 'Description', 'Pin\nnumber', 'Description']
Detected pin name header: Description at position 1 in header_row_1
Detected pin name header: Description at position 3 in header_row_1
Pin name positions: [1, 3]
Detected connector: CN17 at position 0 in header_row_1
Skipping position 1 in header_row_1 because it is a pin name position.
Detected connector: CN17 at position 2 in header_row_1
Skipping position 3 in header_row_1 because it is a pin name position.
Connector mapping: {0: {'pos': 1, 'name': 'CN17'}, 2: {'pos': 3, 'name': 'CN17'}}
Processing row: ['1', 'SDMMC_D2 (PC10)', '6', 'Vss/GND']
Assigned pin name from 'Name' column: PC10 to connector CN17
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN17
Processing row: ['2', 'SDMMC_D3 (PC11)', '7', 'SDMMC_D0 (PC8)']
Assigned pin name from 'Name' column: PC11 to connector CN17
Assigned pin name from 'Name' column: PC8 to connector CN17
Processing row: ['3', 'SDMMC_CMD (PD2)', '8', 'SDMMC_D1 (PC9)']
Assigned pin name from 'Name' column: PD2 to connector CN17
Assigned pin name from 'Name' column: PC9 to connector CN17
Processing row: ['4', '+3.3V', '9', 'GND']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN17
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN17
Processing row: ['5', 'SDMMC_CLK (PC12)', '10', 'MicroSDcard_detect1 (MFX\nGPIO15)']
Assigned pin name from 'Name' column: PC12 to connector CN17
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN17
Processing page 45
Processing table 1
Text before table: Table 33. microSD card2 connector CN30 UM2035 Connectors
Found connector CN30 in table name
Processing vertical table...
Header row 1: ['Pin\nnumber', 'Description', 'Pin\nnumber', 'Description']
Detected pin name header: Description at position 1 in header_row_1
Detected pin name header: Description at position 3 in header_row_1
Pin name positions: [1, 3]
Detected connector: CN30 at position 0 in header_row_1
Skipping position 1 in header_row_1 because it is a pin name position.
Detected connector: CN30 at position 2 in header_row_1
Skipping position 3 in header_row_1 because it is a pin name position.
Connector mapping: {0: {'pos': 1, 'name': 'CN30'}, 2: {'pos': 3, 'name': 'CN30'}}
Processing row: ['1', 'SDMMC_D2 (PB3)', '6', 'Vss/GND']
Assigned pin name from 'Name' column: PB3 to connector CN30
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN30
Processing row: ['2', 'SDMMC_D3 (PB4)', '7', 'SDMMC_D0 (PG9)']
Assigned pin name from 'Name' column: PB4 to connector CN30
Assigned pin name from 'Name' column: PG9 to connector CN30
Processing row: ['3', 'SDMMC_CMD (PD7)', '8', 'SDMMC_D1 (PG10)']
Assigned pin name from 'Name' column: PD7 to connector CN30
Assigned pin name from 'Name' column: PG10 to connector CN30
Processing row: ['4', '+3.3V', '9', 'GND']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN30
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN30
Processing row: ['5', 'SDMMC_CLK( PD6)', '10', 'MicroSDcard_detect2 (MFX\nGPIO10)']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN30
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN30
Processing table 2
Text before table: Figure 20. Power supply connector CN19 (Front view) positive. Figure 20. The central pin of CN19 must be external power supply jack (CN19) shown in STM32F769I-EVAL evaluation board can be powered from a DC 5V power supply via the 7.15 Power connector CN19 GPIO10) 5 SDMMC_CLK( PD6) 10 MicroSDcard_detect2 (MFX 4 +3.3V 9 GND 3 SDMMC_CMD (PD7) 8 SDMMC_D1 (PG10) 2 SDMMC_D3 (PB4) 7 SDMMC_D0 (PG9) 1 SDMMC_D2 (PB3) 6 Vss/GND number number Description Description Pin Pin Table 33. microSD card2 connector CN30 UM2035 Connectors
Found connector CN19 in table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['']
Connector mapping: {}
Processing row: ['(cid:39)(cid:38)(cid:3)(cid:14)(cid:24)(cid:57)(cid:3)\n(cid:42)(cid:49)(cid:39)(cid:3)\n(cid:3)\n(cid:45)(cid:51)(cid:19)(cid:16)(cid:23)(cid:18)(cid:17)(cid:54)(cid:17)']
Processing page 46
Processing table 1
Text before table: Figure 21. USB Micro-B connector (Front view) UM2035 Connectors
No connectors found in normal orientation. Reversing text in headers.
Processing horizontal table...
Processing row: ['', '']
Processing table 2
Text before table: Table 34. USB Micro-B connector CN22 Figure 21. USB Micro-B connector (Front view) UM2035 Connectors
Processing vertical table...
Header row 1: ['Pin number', 'Description', 'Pin number', 'Description']
Detected pin name header: Description at position 1 in header_row_1
Detected pin name header: Description at position 3 in header_row_1
Pin name positions: [1, 3]
Detected connector: GENERAL1 at position 0 in header_row_1
Skipping position 1 in header_row_1 because it is a pin name position.
Detected connector: GENERAL1 at position 2 in header_row_1
Skipping position 3 in header_row_1 because it is a pin name position.
Connector mapping: {0: {'pos': 1, 'name': 'GENERAL1'}, 2: {'pos': 3, 'name': 'GENERAL1'}}
Processing row: ['1', 'VBUS (power)', '4', 'ID']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector GENERAL1
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector GENERAL1
Processing row: ['2', 'DM', '5', 'GND']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector GENERAL1
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector GENERAL1
Processing row: ['3', 'DP', '6,7,8,9,10,11', 'Shield']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector GENERAL1
Processing table 3
Text before table: Figure 22. MEMS microphone coupon connectors CN24 and CN25 (Top view) 7.19 MEMS microphone coupon connectors CN24 and CN25 3 DP 6,7,8,9,10,11 Shield 2 DM 5 GND 1 VBUS (power) 4 ID Pin number Description Pin number Description Table 34. USB Micro-B connector CN22 Figure 21. USB Micro-B connector (Front view) UM2035 Connectors
No connectors found in normal orientation. Reversing text in headers.
Processing horizontal table...
Processing table 4
Text before table: Table 35. MEMS microphone coupon connectors CN24 and CN25 Figure 22. MEMS microphone coupon connectors CN24 and CN25 (Top view) 7.19 MEMS microphone coupon connectors CN24 and CN25 3 DP 6,7,8,9,10,11 Shield 2 DM 5 GND 1 VBUS (power) 4 ID Pin number Description Pin number Description Table 34. USB Micro-B connector CN22 Figure 21. USB Micro-B connector (Front view) UM2035 Connectors
Processing vertical table...
Header row 1: ['Pin number', 'Description', 'Pin number', 'Description']
Detected pin name header: Description at position 1 in header_row_1
Detected pin name header: Description at position 3 in header_row_1
Pin name positions: [1, 3]
Detected connector: GENERAL1 at position 0 in header_row_1
Skipping position 1 in header_row_1 because it is a pin name position.
Detected connector: GENERAL1 at position 2 in header_row_1
Skipping position 3 in header_row_1 because it is a pin name position.
Connector mapping: {0: {'pos': 1, 'name': 'GENERAL1'}, 2: {'pos': 3, 'name': 'GENERAL1'}}
Processing row: ['1', 'DATA', '4', 'VDD']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector GENERAL1
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector GENERAL1
Processing row: ['2', 'GND', '5', 'L/R']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector GENERAL1
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector GENERAL1
Processing row: ['3', 'CLK', '6', 'NC']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector GENERAL1
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector GENERAL1
Processing page 47
Processing table 1
Text before table: Table 36. CAN D-type 9-pin male connector CN26 (cid:45)(cid:51)(cid:19)(cid:16)(cid:23)(cid:18)(cid:16)(cid:54)(cid:17) Figure 23. CAN D-type 9-pin male connector (Front view) 7.20 CAN D-type 9-pin male connector CN26 UM2035 Connectors
Found connector CN26 in table name
Processing vertical table...
Header row 1: ['Pin number', 'Description', 'Pin number', 'Description']
Detected pin name header: Description at position 1 in header_row_1
Detected pin name header: Description at position 3 in header_row_1
Pin name positions: [1, 3]
Detected connector: CN26 at position 0 in header_row_1
Skipping position 1 in header_row_1 because it is a pin name position.
Detected connector: CN26 at position 2 in header_row_1
Skipping position 3 in header_row_1 because it is a pin name position.
Connector mapping: {0: {'pos': 1, 'name': 'CN26'}, 2: {'pos': 3, 'name': 'CN26'}}
Processing row: ['1,4,8,9', 'NC', '7', 'CANH']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN26
Processing row: ['2', 'CANL', '3,5,6', 'GND']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN26
Processing page 48
Processing table 1
Text before table: Table 37. SPDIF IN connector CN29 Figure 24. SPDIF IN connector CN29 (Front view) 7.23 SPDIF IN connector CN29 UM2035 Connectors
Found connector CN29 in table name
Processing vertical table...
Header row 1: ['Pin number', 'Description', 'Pin number', 'Description']
Detected pin name header: Description at position 1 in header_row_1
Detected pin name header: Description at position 3 in header_row_1
Pin name positions: [1, 3]
Detected connector: CN29 at position 0 in header_row_1
Skipping position 1 in header_row_1 because it is a pin name position.
Detected connector: CN29 at position 2 in header_row_1
Skipping position 3 in header_row_1 because it is a pin name position.
Connector mapping: {0: {'pos': 1, 'name': 'CN29'}, 2: {'pos': 3, 'name': 'CN29'}}
Processing row: ['1', 'SPDIF_RX1(PG12)', '3', 'VCC']
Assigned pin name from 'Name' column: PG12 to connector CN29
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN29
Processing row: ['2', 'GND', '-', '-']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN29
Processing page 49
Processing table 1
Text before table: Table 38. STM32F769I-EVAL I/O assignment Appendix A STM32F769I-EVAL I/O assignment UM2035 STM32F769I-EVAL I/O assignment
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['Pin No.', 'Pin Name', 'STM32F769I-EVAL\nstandard', 'Motor control variant', 'Camera\nvariant']
Detected pin name header: Pin Name at position 1 in header_row_1
Pin name positions: [1]
Skipping position 1 in header_row_1 because it is a pin name position.
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['.oN niP', 'emaN niP', 'dradnats\nLAVE-I967F23MTS', 'tnairav lortnoc rotoM', 'tnairav\naremaC']
Skipping position 1 in header_row_1 because it is a pin name position.
Connector mapping: {}
Processing row: ['A1', 'PE4', 'A20/TRACED1', '-', '-']
Processing row: ['A2', 'PE3', 'A19/TRACED0', '-', '-']
Processing row: ['A3', 'PE2', 'A23/TRACECLK/MII_TXD3', '-', '-']
Processing row: ['A4', 'PG14', 'MII_TXD1', '-', '-']
Processing row: ['A5', 'PE1', 'NBL1', '-', '-']
Processing row: ['A6', 'PE0', 'NBL0', '-', '-']
Processing row: ['A7', 'PB8', 'Audio and EXPANDER and ACP\nand RF_I2C1_SCL', '-', '-']
Processing row: ['A8', 'PB5', 'ULPI_D7/LCD_G7', '-', '-']
Processing row: ['A9', 'PB4', 'NJTRST/SD2_D3', '-', '-']
Processing row: ['A10', 'PB3', 'JTDO/SD2_D2', '-', '-']
Processing row: ['A11', 'PD7', 'SD2_CMD', '-', '-']
Processing row: ['A12', 'PC12', 'SD1_CK', '-', 'D9']
Processing row: ['A13', 'PA15', 'JTDI', '-', '-']
Processing row: ['A14', 'PA14', 'JTCK-SWCLK', '-', '-']
Processing row: ['A15', 'PA13', 'JTMS-SWDIO', '-', '-']
Processing row: ['B1', 'PE5', 'A21/TRACED2/LCD_G0', '-', 'D6']
Processing row: ['B2', 'PE6', 'A22/SAI2_MCLK_B/TRACED3/LC\nD_G1', '-', 'D7']
Processing row: ['B3', 'PG13', 'MII_TXD0', '-', '-']
Processing row: ['B4', 'PB9', 'Audio and EXPANDER and ACP\nand RF_I2C1_SDA', '-', '-']
Processing row: ['B5', 'PB7', '-', '-', 'VSYNC']
Processing row: ['B6', 'PB6', 'QSPI_BK1_NCS/CEC', '-', '-']
Processing row: ['B7', 'PG15', 'SDNCAS', '-', '-']
Processing row: ['B8', 'PG11', 'MII_TX_EN', 'NTC_BYPASS_IO', '-']
Processing row: ['B9', 'PJ13', 'LCD_B1', '-', '-']
Processing row: ['B10', 'PJ12', 'LCD_B0', '-', '-']
Processing row: ['B11', 'PD6', 'DFSDM_DATA1/SD2_CLK', '-', 'D10']
Processing row: ['B12', 'PD0', 'D2', '-', '-']
Processing row: ['B13', 'PC11', 'SD1_D3', '-', 'D4']
Processing row: ['B14', 'PC10', 'SD1_D2//EXT_RESET', '-', 'D8']
Processing row: ['B15', 'PA12', 'CAN1_TX/USB_FS1_DP', 'PFC_SYNC2_TIM1_ETR', '-']
Processing page 50
Processing table 1
Text before table: Table 38. STM32F769I-EVAL I/O assignment (continued) UM2035 STM32F769I-EVAL I/O assignment
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['Pin No.', 'Pin Name', 'STM32F769I-EVAL\nstandard', 'Motor control variant', 'Camera\nvariant']
Detected pin name header: Pin Name at position 1 in header_row_1
Pin name positions: [1]
Skipping position 1 in header_row_1 because it is a pin name position.
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['.oN niP', 'emaN niP', 'dradnats\nLAVE-I967F23MTS', 'tnairav lortnoc rotoM', 'tnairav\naremaC']
Skipping position 1 in header_row_1 because it is a pin name position.
Connector mapping: {}
Processing row: ['C1', 'VBAT', 'VBAT', '-', '-']
Processing row: ['C2', 'PI8- ANTI\nTAMP2', 'EXPANDER_INT', '-', '-']
Processing row: ['C3', 'PI4', 'NBL2', '-', '-']
Processing row: ['C4', 'PK7', 'LCD_DE/DSI_RESET', '-', '-']
Processing row: ['C5', 'PK6', 'LCD_B7', '-', '-']
Processing row: ['C6', 'PK5', 'LCD_B6', '-', '-']
Processing row: ['C7', 'PG12', 'SPDIF_RX1', '-', '-']
Processing row: ['C8', 'PG10', 'SD2_D1', '-', '-']
Processing row: ['C9', 'PJ14', 'LCD_B2', '-', '-']
Processing row: ['C10', 'PD5', 'NWE', '-', '-']
Processing row: ['C11', 'PD3', 'DFSDM_CLK', '-', 'D5']
Processing row: ['C12', 'PD1', 'D3', '-', '-']
Processing row: ['C13', 'PI3', 'D27', '-', '-']
Processing row: ['C14', 'PI2', 'D26', '-', '-']
Processing row: ['C15', 'PA11', 'CAN1_RX/USB_FS1_DM', 'PFC_PWM_TIM1_1_CH4', '-']
Processing row: ['D1', 'PC13-\nANTI_TAMP', 'KEY_ TAMP1_WKUP2', '-', '-']
Processing row: ['D2', 'PF0', 'A0', '-', '-']
Processing row: ['D3', 'PI5', 'NBL3', '-', '-']
Processing row: ['D4', 'PI7', 'D29', '-', '-']
Processing row: ['D5', 'PI10', 'D31/MII_RX_ER', '-', '-']
Processing row: ['D6', 'PI6', 'D28', '-', '-']
Processing row: ['D7', 'PK4', 'LCD_B5', '-', '-']
Processing row: ['D8', 'PK3', 'LCD_B4', '-', '-']
Processing row: ['D9', 'PG9', 'SAI2_FS_B/SD2_D0', '-', '-']
Processing row: ['D10', 'PJ15', 'LCD_B3', '-', '-']
Processing row: ['D11', 'PD4', 'NOE', '-', '-']
Processing row: ['D12', 'PD2', 'SD1_CMD', '-', 'D11']
Processing row: ['D13', 'PH15', 'D23', '-', '-']
Processing row: ['D14', 'PI1', 'D25', '-', '-']
Processing row: ['D15', 'PA10', 'RS232_USART1_RX/USB_FS1_I\nD', '-', '-']
Processing row: ['E1', 'PC14-\nOSC32_IN', 'OSC32_IN', '-', '-']
Processing page 51
Processing table 1
Text before table: Table 38. STM32F769I-EVAL I/O assignment (continued) UM2035 STM32F769I-EVAL I/O assignment
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['Pin No.', 'Pin Name', 'STM32F769I-EVAL\nstandard', 'Motor control variant', 'Camera\nvariant']
Detected pin name header: Pin Name at position 1 in header_row_1
Pin name positions: [1]
Skipping position 1 in header_row_1 because it is a pin name position.
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['.oN niP', 'emaN niP', 'dradnats\nLAVE-I967F23MTS', 'tnairav lortnoc rotoM', 'tnairav\naremaC']
Skipping position 1 in header_row_1 because it is a pin name position.
Connector mapping: {}
Processing row: ['E2', 'PF1', 'A1', '-', '-']
Processing row: ['E3', 'PI12', 'LCD_HSYNC', '-', '-']
Processing row: ['E4', 'PI9', 'D30', '-', '-']
Processing row: ['E5', 'PDR_ON', '-', '-', '-']
Processing row: ['E6', 'BOOT', 'BOOT', '-', '-']
Processing row: ['E7', 'VDD_3', '-', '-', '-']
Processing row: ['E8', 'VDD_11', '-', '-', '-']
Processing row: ['E9', 'VDD_10', '-', '-', '-']
Processing row: ['E10', 'VDD_15', '-', '-', '-']
Processing row: ['E11', 'VCAP2', '-', '-', '-']
Processing row: ['E12', 'PH13', 'D21', '-', '-']
Processing row: ['E13', 'PH14', 'D22', '-', '-']
Processing row: ['E14', 'PI0', 'D24', '-', '-']
Processing row: ['E15', 'PA9', 'RS232_USART1_TX/\nUSB_FS1_VBUS', '-', '-']
Processing row: ['F1', 'PC15-\nOSC32_OUT', 'OSC32_OUT', '-', '-']
Processing row: ['F2', 'VSS_18', '-', '-', '-']
Processing row: ['F2', 'VSS_13', '-', '-', '-']
Processing row: ['F3', 'PI11', 'ULPI_DIR/LCD_G6', '-', '-']
Processing row: ['F4', 'VDD_13', '-', '-', '-']
Processing row: ['F5', 'VDD_17', '-', '-', '-']
Processing row: ['F6', 'VSS_3', '-', '-', '-']
Processing row: ['F7', 'VSS_11', '-', '-', '-']
Processing row: ['F8', 'VSS_10', '-', '-', '-']
Processing row: ['F9', 'VSS_15', '-', '-', '-']
Processing row: ['F10', 'VSS 2', '-', '-', '-']
Processing row: ['F11', 'VDD_2', '-', '-', '-']
Processing row: ['F12', 'PK1', '-', '-', '-']
Processing row: ['F13', 'PK2', '-', '-', '-']
Processing row: ['F14', 'PC9', 'SD1_D1/LCD_G3', '-', 'D3']
Processing row: ['F15', 'PA8', 'Backlight_PWM_TIM1_CH1\n/MII_MCO', 'PFC_SYNC1_TIM1_1_CH1', '-']
Processing row: ['G1', 'PH0 -\nOSC_IN', 'OSC_IN', '-', '-']
Processing page 52
Processing table 1
Text before table: Table 38. STM32F769I-EVAL I/O assignment (continued) UM2035 STM32F769I-EVAL I/O assignment
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['Pin No.', 'Pin Name', 'STM32F769I-EVAL\nstandard', 'Motor control variant', 'Camera\nvariant']
Detected pin name header: Pin Name at position 1 in header_row_1
Pin name positions: [1]
Skipping position 1 in header_row_1 because it is a pin name position.
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['.oN niP', 'emaN niP', 'dradnats\nLAVE-I967F23MTS', 'tnairav lortnoc rotoM', 'tnairav\naremaC']
Skipping position 1 in header_row_1 because it is a pin name position.
Connector mapping: {}
Processing row: ['G2', 'PF2', 'A2', '-', '-']
Processing row: ['G3', 'PI13', 'LCD_VSYNC', '-', '-']
Processing row: ['G4', 'PI15', 'LCD_R0/LED0', '-', '-']
Processing row: ['G5', 'VDD_18', '-', '-', '-']
Processing row: ['G6', 'VSS_17', '-', '-', '-']
Processing row: ['G10', 'VSS_9', '-', '-', '-']
Processing row: ['G11', 'VDDUSB', '-', '-', '-']
Processing row: ['G12', 'PJ11', '-', '-', '-']
Processing row: ['G13', 'PK0', '-', '-', '-']
Processing row: ['G14', 'PC8', 'SD1_D0/NAND_NCE', 'WH_TIM8_CH3', 'D2']
Processing row: ['G15', 'PC7', 'FMC_NE1', 'VH_TIM8_CH2', 'D1']
Processing row: ['H1', 'PH1 -\nOSC_OUT', 'OSC_OUT', '-', '-']
Processing row: ['H2', 'PF3', 'A3', '-', '-']
Processing row: ['H3', 'PI14', 'LCD_CLK', '-', '-']
Processing row: ['H4', 'PH4', 'ULPI_NXT', '-', '-']
Processing row: ['H5', 'VDD_5', '-', '-', '-']
Processing row: ['H6', 'VSS_5', '-', '-', '-']
Processing row: ['H10', 'VSS_20', '-', '-', '-']
Processing row: ['H11', 'VDD_20', '-', '-', '-']
Processing row: ['H12', 'PJ8', '-', '-', '-']
Processing row: ['H13', 'PJ10', '-', '-', '-']
Processing row: ['H14', 'PG8', 'SDCLK/MII_PPS_OUT', '-', '-']
Processing row: ['H15', 'PC6', 'FMC_NWAIT', 'UH_TIM8_CH1', 'D0']
Processing row: ['J1', 'NRST', 'NRST', '-', '-']
Processing row: ['J2', 'PF4', 'A4', '-', '-']
Processing row: ['J3', 'PH5', 'SDNWE', '-', '-']
Processing row: ['J4', 'PH3', 'SDNE0/MII_COL', '-', '-']
Processing row: ['J5', 'VDD_12', '-', '-', '-']
Processing row: ['J6', 'VSS_12', '-', '-', '-']
Processing row: ['J10', 'VSS_8', '-', '-', '-']
Processing row: ['J11', 'VDD_8', '-', '-', '-']
Processing row: ['J12', 'PJ7', '-', '-', '-']
Processing row: ['J13', 'PJ9', '-', '-', '-']
Processing page 53
Processing table 1
Text before table: Table 38. STM32F769I-EVAL I/O assignment (continued) UM2035 STM32F769I-EVAL I/O assignment
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['Pin No.', 'Pin Name', 'STM32F769I-EVAL\nstandard', 'Motor control variant', 'Camera\nvariant']
Detected pin name header: Pin Name at position 1 in header_row_1
Pin name positions: [1]
Skipping position 1 in header_row_1 because it is a pin name position.
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['.oN niP', 'emaN niP', 'dradnats\nLAVE-I967F23MTS', 'tnairav lortnoc rotoM', 'tnairav\naremaC']
Skipping position 1 in header_row_1 because it is a pin name position.
Connector mapping: {}
Processing row: ['J14', 'PG7', 'NAND_INT', '-', '-']
Processing row: ['J15', 'PG6', 'FMC_NE3', '-', '-']
Processing row: ['K1', 'PF7', 'QSPI_BK1_IO2', '-', '-']
Processing row: ['K2', 'PF6', 'QSPI_BK1_IO3', '-', '-']
Processing row: ['K3', 'PF5', 'A5', '-', '-']
Processing row: ['K4', 'PH2', 'SDCKE0', '-', '-']
Processing row: ['K5', 'VDD_4', '-', '-', '-']
Processing row: ['K6', 'VSS_4', '-', '-', '-']
Processing row: ['K7', 'VSS_6', '-', '-', '-']
Processing row: ['K8', 'VSS_7', '-', '-', '-']
Processing row: ['K9', 'VSS_1', '-', '-', '-']
Processing row: ['K10', 'VSS_14', '-', '-', '-']
Processing row: ['K11', 'VDD_14', '-', '-', '-']
Processing row: ['K12', 'PJ6', '-', '-', '-']
Processing row: ['K13', 'PD15', 'D1', '-', '-']
Processing row: ['K14', 'PB13', 'ULPI_D6/USB_FS2_VBUS', '-', '-']
Processing row: ['K15', 'PD10', 'D15', '-', '-']
Processing row: ['L1', 'PF10', 'POT_ADC3_IN8', '-', '-']
Processing row: ['L2', 'PF9', 'QSPI_BK1_IO1', '-', '-']
Processing row: ['L3', 'PF8', 'QSPI_BK1_IO0', '-', '-']
Processing row: ['L4', 'PC3', 'MII_TX_CLK', 'CURRENT_C_ADC3_123_IN13', '-']
Processing row: ['L5', 'BYPASS_RE\nG', '-', '-', '-']
Processing row: ['L6', 'VSS_19', '-', '-', '-']
Processing row: ['L7', 'VDD_19', '-', '-', '-']
Processing row: ['L8', 'VDD_6', '-', '-', '-']
Processing row: ['L9', 'VDD_7', '-', '-', '-']
Processing row: ['L10', 'VDD_1', '-', '-', '-']
Processing row: ['L11', 'VCAP1', '-', '-', '-']
Processing row: ['L12', 'PD14', 'D0', '-', '-']
Processing row: ['L13', 'PB12', 'ULPI_D5/USB_FS2_ID', '-', '-']
Processing row: ['L14', 'PD9', 'D14', '-', '-']
Processing row: ['L15', 'PD8', 'D13', '-', '-']
Processing row: ['M1', 'VSSA', '-', '-', '-']
Processing page 54
Processing table 1
Text before table: Table 38. STM32F769I-EVAL I/O assignment (continued) UM2035 STM32F769I-EVAL I/O assignment
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['Pin No.', 'Pin Name', 'STM32F769I-EVAL\nstandard', 'Motor control variant', 'Camera\nvariant']
Detected pin name header: Pin Name at position 1 in header_row_1
Pin name positions: [1]
Skipping position 1 in header_row_1 because it is a pin name position.
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['.oN niP', 'emaN niP', 'dradnats\nLAVE-I967F23MTS', 'tnairav lortnoc rotoM', 'tnairav\naremaC']
Skipping position 1 in header_row_1 because it is a pin name position.
Connector mapping: {}
Processing row: ['M2', 'PC0', 'ULPI_STP', '-', '-']
Processing row: ['M3', 'PC1', 'SAI1_SD_A/MII_MDC', 'CURRENT_A_ADC1_123_IN11', '-']
Processing row: ['M4', 'PC2', 'MII_TXD2', 'CURRENT_B_ADC2_123_IN12', '-']
Processing row: ['M5', 'PB2', 'QSPI_CLK', '-', '-']
Processing row: ['M6', 'PF12', 'A6', '-', '-']
Processing row: ['M7', 'PG1', 'A11', '-', '-']
Processing row: ['M8', 'PF15', 'A9', '-', '-']
Processing row: ['M9', 'PJ4', 'LCD_R5', '-', '-']
Processing row: ['M10', 'PD12', 'A17', '-', '-']
Processing row: ['M11', 'PD13', 'A18', '-', '-']
Processing row: ['M12', 'PG3', 'A13', '-', '-']
Processing row: ['M13', 'PG2', 'A12', '-', '-']
Processing row: ['M14', 'PJ5', 'LCD_R6', '-', '-']
Processing row: ['M15', 'PH12', 'D20', '-', '-']
Processing row: ['N1', 'VREF-', '-', '-', '-']
Processing row: ['N2', 'PA1', 'MII_RX_CLK', 'ENCODER_B_TIM5_5_CH2', '-']
Processing row: ['N3', 'PA0-WKUP', 'SAI2_SD_B/MII_CRS', 'ENCODER_A_TIM5_5_CH1', '-']
Processing row: ['N4', 'PA4', '-', 'DAC_OUT1', 'HSYNC']
Processing row: ['N5', 'PC4', 'MII_RXD0', 'BUSVOLTAGE_ADC12_IN14', '-']
Processing row: ['N6', 'PF13', 'A7', '-', '-']
Processing row: ['N7', 'PG0', 'A10', '-', '-']
Processing row: ['N8', 'PJ3', 'LCD_R4/LED3', '-', '-']
Processing row: ['N9', 'PE8', 'D5', '-', '-']
Processing row: ['N10', 'PD11', 'A16', '-', '-']
Processing row: ['N11', 'PG5', 'A15(BA1)', '-', '-']
Processing row: ['N12', 'PG4', 'A14(BA0)', '-', '-']
Processing row: ['N13', 'PH7', 'MII_RXD3', '-', '-']
Processing row: ['N14', 'PH9', 'D17', '-', '-']
Processing row: ['N15', 'PH11', 'D19', '-', '-']
Processing row: ['P1', 'VREF+', '-', '-', '-']
Processing row: ['P2', 'PA2', 'SAI2_SCK_B/MII_MDIO', 'INDEX_TIM5_5_CH3', '-']
Processing row: ['P3', 'PA6', '-', 'STOP_TIM8_BKIN', 'PIXCLK']
Processing row: ['P4', 'PA5', 'ULPI_CK', 'DAC_OUT2', '-']
Processing row: ['P5', 'PC5', 'MII_RXD1', 'HEATSINK_ADC12_IN15', '-']
Processing page 55
Processing table 1
Text before table: Table 38. STM32F769I-EVAL I/O assignment (continued) UM2035 STM32F769I-EVAL I/O assignment
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['Pin No.', 'Pin Name', 'STM32F769I-EVAL\nstandard', 'Motor control variant', 'Camera\nvariant']
Detected pin name header: Pin Name at position 1 in header_row_1
Pin name positions: [1]
Skipping position 1 in header_row_1 because it is a pin name position.
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['.oN niP', 'emaN niP', 'dradnats\nLAVE-I967F23MTS', 'tnairav lortnoc rotoM', 'tnairav\naremaC']
Skipping position 1 in header_row_1 because it is a pin name position.
Connector mapping: {}
Processing row: ['P6', 'PF14', 'A8', '-', '-']
Processing row: ['P7', 'PJ2', 'LCD_R3/DSI_TE', '-', '-']
Processing row: ['P8', 'PF11', 'SDNRAS', '-', '-']
Processing row: ['P9', 'PE9', 'D6', '-', '-']
Processing row: ['P10', 'PE11', 'D8', '-', '-']
Processing row: ['P11', 'PE14', 'D11', '-', '-']
Processing row: ['P12', 'PB10', 'ULPI_D3', '-', '-']
Processing row: ['P13', 'PH6', 'MII_RXD2', 'DISSIPATIVE_BRAKE_TIM2_12_C\nH1', '-']
Processing row: ['P14', 'PH8', 'D16', '-', '-']
Processing row: ['P15', 'PH10', 'D18', '-', '-']
Processing row: ['R1', 'VDDA', '-', '-', '-']
Processing row: ['R2', 'PA3', 'ULPI_D0', '-', '-']
Processing row: ['R3', 'PA7', 'MII_RX_DV', 'UL_TIM8_CH1N', '-']
Processing row: ['R4', 'PB1', 'ULPI_D2', 'WL_TIM8_CH3N', '-']
Processing row: ['R5', 'PB0', 'ULPI_D1', 'VL_TIM8_CH2N', '-']
Processing row: ['R6', 'PJ0', 'LCD_R1/LED1', '-', '-']
Processing row: ['R7', 'PJ1', 'LCD_R2/LED2', '-', '-']
Processing row: ['R8', 'PE7', 'D4', '-', '-']
Processing row: ['R9', 'PE10', 'D7', '-', '-']
Processing row: ['R10', 'PE12', 'D9', '-', '-']
Processing row: ['R11', 'PE15', 'D12', '-', '-']
Processing row: ['R12', 'PE13', 'D10', '-', '-']
Processing row: ['R13', 'PB11', 'ULPI_D4', '-', '-']
Processing row: ['R14', 'PB14', 'USB_FS2_DM', '-', '-']
Processing row: ['R15', 'PB15', 'USB_FS2_DP', '-', '-']
Processing page 56
Processing page 57
Processing table 1
Text before table: Figure 25. STM32F769I-EVAL evaluation board
Table ignored due to presence of 'Revision', 'Date', or 'Changes' in the header: ['U_MCU\nU_Memory MCU.SchDoc\n+3V3 R R1 16 60 1 1 1K K5 5 U A_ uA diu od .Sio chDoc 90MHz clockSame length Memo DA Sr D[[y 00. CS .. .. Lc 32h 13 KD ]]oc I2C1_SCL I2C1_SDA A[0..23] D[0..31] SDCLK\nI2C1_SCL SAI2_SCKB SDNE0 SAI2_SCKB SDNE0\nI2C1_SDA SAI2_FSB SDNRAS SAI2_FSB SDNRAS\nSAI2_SDB SDNCAS SAI2_SDB SDNCAS\nSAI1_SDA SDNWE SAI1_SDA SDNWE\nSAI2_MCLKB SDCKE0 DFSDM_CLK FMC_NBL0 DFSDM_DATA1 FMC_NBL1 U M_ FM XF &X LEDs.SchDoc D DSA FF SSI2 DD_ MMM __C DCL L AK K TB A1 F FM MS C CD _ _N NCK B BL LE 0 10\nAudio_INT SPDIF_OUT FMC_NBL2 MFX_IO5 SPDIF_RX1 FMC_NBL2\nFMC_NBL3 FMC_NE1 FMC_NE3 U LC_L DC &D C& amCa em rae &ra C& onC no en cn toec rsto .Sr cs hDoc FM F FM MC_ C CN _ _N NBL E E3 1 3\nFMC_NWE DSI DSI FMC_NWE\nFMC_NOE I2C1_SCL LCD_R[0..7] I2C1_SCL LCD_R[0..7] FMC_NOE\nFMC_NWAIT I2C1_SDA LCD_G[0..7] I2C1_SDA LCD_G[0..7] FMC_NWAIT\n10MHz clock U_MotorControl MotorControl.SchDoc LCD_B[0..7] SCLK/MCLK LCD_CLK LRCLK LCD_HSYNC LCD_B[0..7] LCD_CLK LCD_HSYNC\nMC_PFCsync1 SPDIF/I2S LCD_VSYNC LCD_VSYNC MC_PFCsync1\nMC_PFCsync2 LCD_ENB LCD_ENB MC_PFCsync2\nMC_WH MC_WL XSDN LCD_BL_CTRL RSTI PAR_D[0..11] KLC_CEC XSDN LCD_BL_CTRL MC_WH MFX_IO11 PAR_D[0..11] MC_WL\nMC_VH MC_VL Camera_PLUG PAR_PCLK LCD_INT PAR_HSYNC CEC MFX_IO12 PAR_PCLK MC_VH MFX_IO14 PAR_HSYNC MC_VL\nMC_UH PAR_VSYNC PAR_VSYNC MC_UH\nMC_UL RESET# EXT_RESET EXT_RESET MC_UL\nMC_CurrentA MC_CurrentA\nU CA_C NA &N Q& SQ PIS .SP cI hDoc M M MC C C_ _ _C C Enu u Ar rr re en nt tB C CEC MC_CurrentB MC_CurrentC MC_EnA\nCAN1_RX MC_EnB CAN1_RX MC_EnB\nQC SA PN I_1 C_ LT KX 133MHz clock M MCC __ DN iT sC sipativeBrake QSPI_BK1_NCS MC_EmergencySTOP Same length CAN1_TX MC_NTC QSPI_CLK MC_DissipativeBrake QSPI_BK1_NCS MC_EmergencySTOP\nQSPI_BK1_IO0 MC_PFCpwm QSPI_BK1_IO0 MC_PFCpwm\nQSPI_BK1_IO1 MC_Heatsink QSPI_BK1_IO1 MC_Heatsink\nQSPI_BK1_IO2 MC_BusVoltage QSPI_BK1_IO2 MC_BusVoltage\nQSPI_BK1_IO3 MC_EnIndex QSPI_BK1_IO3 MC_EnIndex\nEthernet.SchDoc U_ExtensionConnector\nMII_INT MII_TX_CLK 25MHz clock ExtensionConnector.SchDoc MFX_IO13 MII_TX_CLK\nMII_TXD0 PA[0..15] MII_TXD0 PA[0..15]\nMII_TXD1 PB[0..15] MII_TXD1 PB[0..15]\nMII_TXD2 PC[0..15] MII_TXD2 PC[0..15]\nMII_TXD3 PD[0..15] MII_TXD3 PD[0..15]\nMM II_II R_ XTX _C_ LE KN 25MHz clock P PFE [[ 00 .. .. 11 55 ]] MII_TX_EN PE[0..15] MII_RX_CLK PF[0..15]\nMII_RXD0 PG[0..15] MII_RXD0 PG[0..15]\nMII_RXD1 PH[0..15] MII_RXD1 PH[0..15]\nMII_RXD2 PI[0..15] MII_RXD2 PI[0..15]\nMII_RXD3 PJ[0..15] MII_RXD3 PJ[0..15]\nMII_RX_DV PK[0..7] MII_RX_DV PK[0..7]\nMII_RX_ER FMC_NWAIT MII_RX_ER\nMII_COL NAND_INT MII_COL NAND_INT\nMII_CRS NAND_NCE MII_CRS NAND_NCE\nMII_MCO MII_MCO\nRESET# M MII I_ I_M MM DM DII O CI I_ I ___M GGMD PPD III OOO C 2 25 5M MH Hz z c cl lo oc ck k U JT_ AJT GR A &E G TS & rE aT cT er# a .Sce chDoc MII_MDIO RESET# MII_MDC MII_MDIO_GPIO MII_MDC_GPIO\nU Pe_ rP ipe hr J J Ji e O OOp rh Y YYae l _ __sr . S LDa Sl E EOcs Lh FWD TNoc SS DD S11 D__ C 1C _ML DK D 0 24MHz clock 1 80 4M MH Hz z c cl lo oc ck k T TT T T TR M DD C RS K AOI ST / C/ /SS S EWW W _C CD OL KIO K U Po_ wPo erw .Se cr hDoc TDI TRST TMS/SWDIO MFX_IO0 SD1_CLK TCK/SWCLK MFX_IO1 SD1_CMD TDO/SWO MFX_IO2 SD1_D0 TRACE_CK\nJOY_RIGHT SD1_D1 TRACE_D0 MFX_IO3 SD1_D1 TRACE_D0\nJOY_UP SD1_D2 TRACE_D1 MFX_IO4 SD1_D2 TRACE_D1\nSD1_D3 TRACE_D2 SD1_D3 TRACE_D2\nMicroSDCard1_Detect Potentiometer TRACE_D3 MFX_IO15 Potentiometer TRACE_D3\nRESET#\nSS DD S22 D__ C 2C _ML DK D 0 U ST_ _S LT I_ NL KIN _K V_ 2V -12 .S-1 CHDOC SD2_CLK SD2_CMD SD2_D0\nSD2_D1 TDI STLK_TX SD2_D1\nSD2_D2 TRST STLK_RX SD2_D2\nMicroSDCard2_Detect SD2_D3 TMS/SWDIO MFX_IO10 SD2_D3\nTCK/SWCLK\nU US_U BS _OB T_O GT .SG T RD ESO E/S TW #O MFX_WKUP TAMPER_WKUP_KEY\nchDoc Same length\nO OT TG G_ _F FS S2 2_ _P Oo vw ere CrS uw rreit nc thOn ULP UI_ LD PI[ _0 C..7 K] 60MHz clock MFX_IO9 ULPI_D[0..7] MFX_IO8 ULPI_CK\nULPI_DIR ULPI_STP ULPI_NXT U_RS232 RS232.SchDoc ULPI_DIR ULPI_STP ULPI_NXT\nUSB_FS2_DP Bootloader_BOOT0 RS232_RX USB_FS2_DP Bootloader_BOOT0\nUSB_FS2_DM Bootloader_RESET RS232_TX USB_FS2_DM Bootloader_RESET\nRESET# USB_FS2_ID 1 3 1 3 USB_FS2_ID\nU_USB_OTG_FS USB_OTG_FS.SchDoc 2 JP26 2 JP21 RS232_TX\nOTG_FS1_PowerSwitchOn USB_FS1_DP MFX_IO7 USB_FS1_DP RS232_RX\nOTG_FS1_OverCurrent USB_FS1_DM USB_FS1_ID MFX_IO6 UU SS BB __ FF SS 11 __ ID DM N 1.o Ute p1 d: a R tee dv JA P.1 1 1-- > fo rB m.1 3 PIN to 2 PIN jumper\nMFX_IRQ LLO EEU DDT 10 E LLX EE DDPA 10NDER_INT 2 3 4.. . DA Ud e pd l dee ated ted J d P R t2 h18 e/R f U2o S,r C BS 1 T c/C_ oL 2 nI / nN C eK 3 c/ tCR or4S f,T oU, r1 d S(e I Trl De _t A Le I)d N KS B fr7 o7 m Mini B to Micro B\nTitle:MB1219 LED2 LED2\nProject:STM32F769I-EVAL LED3 LED3\nSize:A3 Reference:MB1219 Revision:B.1 RESET#\nDate:2016/5/17 Sheet:1 of17', None]
Processing table 2
Text before table: U_MotorControl 10MHz clock LCD_B[0..7] LCD_B[0..7] I2C1_SDA I2C1_SDA LCD_G[0..7] LCD_G[0..7] FMC_NWAIT FMC_NWAIT I2C1_SCL I2C1_SCL LCD_R[0..7] LCD_R[0..7] FMC_NOE FMC_NOE DSI DSI FMC_NWE FMC_NWE FM MC_ CN _N NBL E3 3 FMC_NE3 LC_L DC &D C& amCa em rae &ra C& onC no en cn toec rsto .Sr cs hDoc F C _ E 1 FMC_NE1 U FM FMC_NBL3 MFX_IO5 Audio_INT SPDIF_OUT SPDIF_RX1 FMC_NBL2 FMC_NBL2 DFSDM_DATA1 DSA FF SSI2 DD_ MMM __C DCL AK TB A1 FM MS CD _N NCK BL LE 10 FMC_NBL1 M_ FM XF &X LEDs.SchDoc DFSDM_CLK D L K F C _ B 0 FMC_NBL0 U SAI2_MCLKB SDCKE0 SAI1_SDA SAI1_SDA SDNWE SDNWE SAI2_SDB SAI2_SDB SDNCAS SDNCAS I2C1_SDA SAI2_FSB SAI2_FSB SDNRAS SDNRAS I2C1_SCL SAI2_SCKB SAI2_SCKB SDNE0 SDNE0 SDCLK Sr D[[y CS Lc KD A_ uA diu od .Sio chDoc 90MHz clockSame D[0..31] DA 00. .. .. 32h 13 ]]oc U I2C1_SDA A[0..23] UM2035 R1 16 60 1 1K K5 5 +3V3 I2C1_SCL R 1 Memo length U_Memory MCU.SchDoc U_MCU Figure 25. STM32F769I-EVAL evaluation board
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['XSDN\nMFX_IO11\nMFX_IO12\nMFX_IO14\nMFX_IO13\nMFX_IO0\nMFX_IO1\nMFX_IO2\nMFX_IO3\nMFX_IO4\nMFX_IO15\nMFX_IO10\nMFX_WKUP\nMFX_IO9\nMFX_IO8\nMFX_IO7\nMFX_IO6', 'LRCLK LCD_HSYNC\nSPDIF/I2S LCD_VSYNC\nLCD_ENB\nXSDN LCD_BL_CTRL RSTI PAR_D[0..11] KLC_CEC\nCamera_PLUG PAR_PCLK LCD_INT PAR_HSYNC CEC\nPAR_VSYNC\nRESET# EXT_RESET\nU_CAN&QSPI\nCAN&QSPI.SchDoc\nCAN1_RX\nQSPI_QC BSA KPN 1I_ _1 C N_ LT CKX S Same length 133MHz cloc\nQSPI_BK1_IO0\nQSPI_BK1_IO1\nQSPI_BK1_IO2\nQSPI_BK1_IO3\nEthernet.SchDoc\nMII_INT MII_TX_CLK 25MHz clock\nMII_TXD0\nMII_TXD1\nMII_TXD2\nMII_TXD3\nMM II_II R_ XTX _C_ LE KN 25MHz clock\nMII_RXD0\nMII_RXD1\nMII_RXD2\nMII_RXD3\nMII_RX_DV\nMII_RX_ER\nMII_COL\nMII_CRS\nMII_MCO\nM MII I_ I_M MD DIO C 25MHz clock\nRESET# M MII I_ I_M MD DIO C__ GG PP II OO 25MHz clock\nU_Peripherals\nPeripherals.SchDoc\nJOY_SEL SD1_CLK 24MHz clock', None, 'LCD_HSYNC\nLCD_VSYNC MC_PFCsync1\nLCD_ENB MC_PFCsync2\nLCD_BL_CTRL MC_WH\nPAR_D[0..11] MC_WL\nPAR_PCLK MC_VH\nPAR_HSYNC MC_VL\nPAR_VSYNC MC_UH\nEXT_RESET MC_UL\nMC_CurrentA\nCEC MC_CurrentB\nMC_CurrentC\nMC_EnA\nCAN1_RX MC_EnB\nk C QA SPN I1 __ CT LX K MC_DissipaM tivC e_ BN raT kC e\nQSPI_BK1_NCS MC_EmergencySTOP\nQSPI_BK1_IO0 MC_PFCpwm\nQSPI_BK1_IO1 MC_Heatsink\nQSPI_BK1_IO2 MC_BusVoltage\nQSPI_BK1_IO3 MC_EnIndex\nMII_TX_CLK\nMII_TXD0 PA[0..15]\nMII_TXD1 PB[0..15]\nMII_TXD2 PC[0..15]\nMII_TXD3 PD[0..15]\nMII_TX_EN PE[0..15]\nMII_RX_CLK PF[0..15]\nMII_RXD0 PG[0..15]\nMII_RXD1 PH[0..15]\nMII_RXD2 PI[0..15]\nMII_RXD3 PJ[0..15]\nMII_RX_DV PK[0..7]\nMII_RX_ER\nMII_COL NAND_INT\nMII_CRS NAND_NCE\nMII_MCO\nMII_MDIO RESET#\nMII_MDC\nMII_MDIO_GPIO\nMII_MDC_GPIO\nTDI\nTRST\nTMS/SWDIO\nSD1_CLK TCK/SWCLK\nSD1_CMD TDO/SWO\nSD1_D0 TRACE_CK\nSD1_D1 TRACE_D0\nSD1_D2 TRACE_D1\nSD1_D3 TRACE_D2\nPotentiometer TRACE_D3\nSD2_CLK\nSD2_CMD\nSD2_D0\nSD2_D1\nSD2_D2\nSD2_D3\nTAMPER_WKUP_KEY\nULPI_D[0..7]\nULPI_CK\nULPI_DIR\nULPI_STP\nULPI_NXT\nUSB_FS2_DP Bootloader_BOOT0\nUSB_FS2_DM Bootloader_RESET\nUSB_FS2_ID\nRS232_TX\nUSB_FS1_DP RS232_RX\nUSB_FS1_DM\nUSB_FS1_ID', None]
Header row 2: ['XSDN\nMFX_IO11\nMFX_IO12\nMFX_IO14\nMFX_IO13\nMFX_IO0\nMFX_IO1\nMFX_IO2\nMFX_IO3\nMFX_IO4\nMFX_IO15\nMFX_IO10\nMFX_WKUP\nMFX_IO9\nMFX_IO8\nMFX_IO7\nMFX_IO6', '', 'JOY_DOWN SD1_CMD\nJOY_LEFT SD1_D0\nJOY_RIGHT SD1_D1\nJOY_UP SD1_D2\nSD1_D3\nMicroSDCard1_Detect Potentiometer\nSD2_CLK\nSD2_CMD\nSD2_D0\nSD2_D1\nSD2_D2\nMicroSDCard2_Detect SD2_D3\nU_USB_OTG\nUSB_OTG.SchDoc Same length\nO OT TG G_ _F FS S2 2_ _P Oo vw ere CrS uw rreit nc thOn ULP UI_ LD PI[ _0 C..7 K] 60MHz clock\nULPI_DIR\nULPI_STP\nULPI_NXT\nUSB_FS2_DP\nUSB_FS2_DM\nRESET# USB_FS2_ID\nU_USB_OTG_FS\nUSB_OTG_FS.SchDoc\nOTG_FS1_PowerSwitchOn USB_FS1_DP\nOTG_FS1_OverCurrent USB_FS1_DM\nUSB_FS1_ID', 'LCD_HSYNC\nLCD_VSYNC MC_PFCsync1\nLCD_ENB MC_PFCsync2\nLCD_BL_CTRL MC_WH\nPAR_D[0..11] MC_WL\nPAR_PCLK MC_VH\nPAR_HSYNC MC_VL\nPAR_VSYNC MC_UH\nEXT_RESET MC_UL\nMC_CurrentA\nCEC MC_CurrentB\nMC_CurrentC\nMC_EnA\nCAN1_RX MC_EnB\nk C QA SPN I1 __ CT LX K MC_DissipaM tivC e_ BN raT kC e\nQSPI_BK1_NCS MC_EmergencySTOP\nQSPI_BK1_IO0 MC_PFCpwm\nQSPI_BK1_IO1 MC_Heatsink\nQSPI_BK1_IO2 MC_BusVoltage\nQSPI_BK1_IO3 MC_EnIndex\nMII_TX_CLK\nMII_TXD0 PA[0..15]\nMII_TXD1 PB[0..15]\nMII_TXD2 PC[0..15]\nMII_TXD3 PD[0..15]\nMII_TX_EN PE[0..15]\nMII_RX_CLK PF[0..15]\nMII_RXD0 PG[0..15]\nMII_RXD1 PH[0..15]\nMII_RXD2 PI[0..15]\nMII_RXD3 PJ[0..15]\nMII_RX_DV PK[0..7]\nMII_RX_ER\nMII_COL NAND_INT\nMII_CRS NAND_NCE\nMII_MCO\nMII_MDIO RESET#\nMII_MDC\nMII_MDIO_GPIO\nMII_MDC_GPIO\nTDI\nTRST\nTMS/SWDIO\nSD1_CLK TCK/SWCLK\nSD1_CMD TDO/SWO\nSD1_D0 TRACE_CK\nSD1_D1 TRACE_D0\nSD1_D2 TRACE_D1\nSD1_D3 TRACE_D2\nPotentiometer TRACE_D3\nSD2_CLK\nSD2_CMD\nSD2_D0\nSD2_D1\nSD2_D2\nSD2_D3\nTAMPER_WKUP_KEY\nULPI_D[0..7]\nULPI_CK\nULPI_DIR\nULPI_STP\nULPI_NXT\nUSB_FS2_DP Bootloader_BOOT0\nUSB_FS2_DM Bootloader_RESET\nUSB_FS2_ID\nRS232_TX\nUSB_FS1_DP RS232_RX\nUSB_FS1_DM\nUSB_FS1_ID', '84MHz clock']
Pin name positions: []
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: ['XSDN\nMFX_IO11\nMFX_IO12\nMFX_IO14\nMFX_IO13\nMFX_IO0\nMFX_IO1\nMFX_IO2\nMFX_IO3\nMFX_IO4\nMFX_IO15\nMFX_IO10\nMFX_WKUP\nMFX_IO9\nMFX_IO8\nMFX_IO7\nMFX_IO6', 'LRCLK LCD_HSYNC\nSPDIF/I2S LCD_VSYNC\nLCD_ENB\nXSDN LCD_BL_CTRL RSTI PAR_D[0..11] KLC_CEC\nCamera_PLUG PAR_PCLK LCD_INT PAR_HSYNC CEC\nPAR_VSYNC\nRESET# EXT_RESET\nU_CAN&QSPI\nCAN&QSPI.SchDoc\nCAN1_RX\nQSPI_QC BSA KPN 1I_ _1 C N_ LT CKX S Same length 133MHz cloc\nQSPI_BK1_IO0\nQSPI_BK1_IO1\nQSPI_BK1_IO2\nQSPI_BK1_IO3\nEthernet.SchDoc\nMII_INT MII_TX_CLK 25MHz clock\nMII_TXD0\nMII_TXD1\nMII_TXD2\nMII_TXD3\nMM II_II R_ XTX _C_ LE KN 25MHz clock\nMII_RXD0\nMII_RXD1\nMII_RXD2\nMII_RXD3\nMII_RX_DV\nMII_RX_ER\nMII_COL\nMII_CRS\nMII_MCO\nM MII I_ I_M MD DIO C 25MHz clock\nRESET# M MII I_ I_M MD DIO C__ GG PP II OO 25MHz clock\nU_Peripherals\nPeripherals.SchDoc\nJOY_SEL SD1_CLK 24MHz clock', 'LRCLK LCD_HSYNC\nSPDIF/I2S LCD_VSYNC\nLCD_ENB\nXSDN LCD_BL_CTRL RSTI PAR_D[0..11] KLC_CEC\nCamera_PLUG PAR_PCLK LCD_INT PAR_HSYNC CEC\nPAR_VSYNC\nRESET# EXT_RESET\nU_CAN&QSPI\nCAN&QSPI.SchDoc\nCAN1_RX\nQSPI_QC BSA KPN 1I_ _1 C N_ LT CKX S Same length 133MHz cloc\nQSPI_BK1_IO0\nQSPI_BK1_IO1\nQSPI_BK1_IO2\nQSPI_BK1_IO3\nEthernet.SchDoc\nMII_INT MII_TX_CLK 25MHz clock\nMII_TXD0\nMII_TXD1\nMII_TXD2\nMII_TXD3\nMM II_II R_ XTX _C_ LE KN 25MHz clock\nMII_RXD0\nMII_RXD1\nMII_RXD2\nMII_RXD3\nMII_RX_DV\nMII_RX_ER\nMII_COL\nMII_CRS\nMII_MCO\nM MII I_ I_M MD DIO C 25MHz clock\nRESET# M MII I_ I_M MD DIO C__ GG PP II OO 25MHz clock\nU_Peripherals\nPeripherals.SchDoc\nJOY_SEL SD1_CLK 24MHz clock', 'LCD_HSYNC\nLCD_VSYNC MC_PFCsync1\nLCD_ENB MC_PFCsync2\nLCD_BL_CTRL MC_WH\nPAR_D[0..11] MC_WL\nPAR_PCLK MC_VH\nPAR_HSYNC MC_VL\nPAR_VSYNC MC_UH\nEXT_RESET MC_UL\nMC_CurrentA\nCEC MC_CurrentB\nMC_CurrentC\nMC_EnA\nCAN1_RX MC_EnB\nk C QA SPN I1 __ CT LX K MC_DissipaM tivC e_ BN raT kC e\nQSPI_BK1_NCS MC_EmergencySTOP\nQSPI_BK1_IO0 MC_PFCpwm\nQSPI_BK1_IO1 MC_Heatsink\nQSPI_BK1_IO2 MC_BusVoltage\nQSPI_BK1_IO3 MC_EnIndex\nMII_TX_CLK\nMII_TXD0 PA[0..15]\nMII_TXD1 PB[0..15]\nMII_TXD2 PC[0..15]\nMII_TXD3 PD[0..15]\nMII_TX_EN PE[0..15]\nMII_RX_CLK PF[0..15]\nMII_RXD0 PG[0..15]\nMII_RXD1 PH[0..15]\nMII_RXD2 PI[0..15]\nMII_RXD3 PJ[0..15]\nMII_RX_DV PK[0..7]\nMII_RX_ER\nMII_COL NAND_INT\nMII_CRS NAND_NCE\nMII_MCO\nMII_MDIO RESET#\nMII_MDC\nMII_MDIO_GPIO\nMII_MDC_GPIO\nTDI\nTRST\nTMS/SWDIO\nSD1_CLK TCK/SWCLK\nSD1_CMD TDO/SWO\nSD1_D0 TRACE_CK\nSD1_D1 TRACE_D0\nSD1_D2 TRACE_D1\nSD1_D3 TRACE_D2\nPotentiometer TRACE_D3\nSD2_CLK\nSD2_CMD\nSD2_D0\nSD2_D1\nSD2_D2\nSD2_D3\nTAMPER_WKUP_KEY\nULPI_D[0..7]\nULPI_CK\nULPI_DIR\nULPI_STP\nULPI_NXT\nUSB_FS2_DP Bootloader_BOOT0\nUSB_FS2_DM Bootloader_RESET\nUSB_FS2_ID\nRS232_TX\nUSB_FS1_DP RS232_RX\nUSB_FS1_DM\nUSB_FS1_ID', 'LCD_HSYNC\nLCD_VSYNC MC_PFCsync1\nLCD_ENB MC_PFCsync2\nLCD_BL_CTRL MC_WH\nPAR_D[0..11] MC_WL\nPAR_PCLK MC_VH\nPAR_HSYNC MC_VL\nPAR_VSYNC MC_UH\nEXT_RESET MC_UL\nMC_CurrentA\nCEC MC_CurrentB\nMC_CurrentC\nMC_EnA\nCAN1_RX MC_EnB\nk C QA SPN I1 __ CT LX K MC_DissipaM tivC e_ BN raT kC e\nQSPI_BK1_NCS MC_EmergencySTOP\nQSPI_BK1_IO0 MC_PFCpwm\nQSPI_BK1_IO1 MC_Heatsink\nQSPI_BK1_IO2 MC_BusVoltage\nQSPI_BK1_IO3 MC_EnIndex\nMII_TX_CLK\nMII_TXD0 PA[0..15]\nMII_TXD1 PB[0..15]\nMII_TXD2 PC[0..15]\nMII_TXD3 PD[0..15]\nMII_TX_EN PE[0..15]\nMII_RX_CLK PF[0..15]\nMII_RXD0 PG[0..15]\nMII_RXD1 PH[0..15]\nMII_RXD2 PI[0..15]\nMII_RXD3 PJ[0..15]\nMII_RX_DV PK[0..7]\nMII_RX_ER\nMII_COL NAND_INT\nMII_CRS NAND_NCE\nMII_MCO\nMII_MDIO RESET#\nMII_MDC\nMII_MDIO_GPIO\nMII_MDC_GPIO\nTDI\nTRST\nTMS/SWDIO\nSD1_CLK TCK/SWCLK\nSD1_CMD TDO/SWO\nSD1_D0 TRACE_CK\nSD1_D1 TRACE_D0\nSD1_D2 TRACE_D1\nSD1_D3 TRACE_D2\nPotentiometer TRACE_D3\nSD2_CLK\nSD2_CMD\nSD2_D0\nSD2_D1\nSD2_D2\nSD2_D3\nTAMPER_WKUP_KEY\nULPI_D[0..7]\nULPI_CK\nULPI_DIR\nULPI_STP\nULPI_NXT\nUSB_FS2_DP Bootloader_BOOT0\nUSB_FS2_DM Bootloader_RESET\nUSB_FS2_ID\nRS232_TX\nUSB_FS1_DP RS232_RX\nUSB_FS1_DM\nUSB_FS1_ID']
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['6OI_XFM\n7OI_XFM\n8OI_XFM\n9OI_XFM\nPUKW_XFM\n01OI_XFM\n51OI_XFM\n4OI_XFM\n3OI_XFM\n2OI_XFM\n1OI_XFM\n0OI_XFM\n31OI_XFM\n41OI_XFM\n21OI_XFM\n11OI_XFM\nNDSX', 'kcolc zHM42 KLC_1DS LES_YOJ\ncoDhcS.slarehpireP\nslarehpireP_U\nkcolc zHM52 OO II PP GG __C OID DM M_I _I IIM M #TESER\nkcolc zHM52 C OID DM M_I _I IIM M\nOCM_IIM\nSRC_IIM\nLOC_IIM\nRE_XR_IIM\nVD_XR_IIM\n3DXR_IIM\n2DXR_IIM\n1DXR_IIM\n0DXR_IIM\nkcolc zHM52 NK EL _C_ XTX _R II_II MM\n3DXT_IIM\n2DXT_IIM\n1DXT_IIM\n0DXT_IIM\nkcolc zHM52 KLC_XT_IIM TNI_IIM\ncoDhcS.tenrehtE\n3OI_1KB_IPSQ\n2OI_1KB_IPSQ\n1OI_1KB_IPSQ\n0OI_1KB_IPSQ\ncolc zHM331 htgnel emaS S XKC TL _N C 1_ _I1 NPK ASB CQ_IPSQ\nXR_1NAC\ncoDhcS.IPSQ&NAC\nIPSQ&NAC_U\nTESER_TXE #TESER\nCNYSV_RAP\nCEC CNYSH_RAP TNI_DCL KLCP_RAP GULP_aremaC\nCEC_CLK ]11..0[D_RAP ITSR LRTC_LB_DCL NDSX\nBNE_DCL\nCNYSV_DCL S2I/FIDPS\nCNYSH_DCL KLCRL', 'kcolc zHM42 KLC_1DS LES_YOJ\ncoDhcS.slarehpireP\nslarehpireP_U\nkcolc zHM52 OO II PP GG __C OID DM M_I _I IIM M #TESER\nkcolc zHM52 C OID DM M_I _I IIM M\nOCM_IIM\nSRC_IIM\nLOC_IIM\nRE_XR_IIM\nVD_XR_IIM\n3DXR_IIM\n2DXR_IIM\n1DXR_IIM\n0DXR_IIM\nkcolc zHM52 NK EL _C_ XTX _R II_II MM\n3DXT_IIM\n2DXT_IIM\n1DXT_IIM\n0DXT_IIM\nkcolc zHM52 KLC_XT_IIM TNI_IIM\ncoDhcS.tenrehtE\n3OI_1KB_IPSQ\n2OI_1KB_IPSQ\n1OI_1KB_IPSQ\n0OI_1KB_IPSQ\ncolc zHM331 htgnel emaS S XKC TL _N C 1_ _I1 NPK ASB CQ_IPSQ\nXR_1NAC\ncoDhcS.IPSQ&NAC\nIPSQ&NAC_U\nTESER_TXE #TESER\nCNYSV_RAP\nCEC CNYSH_RAP TNI_DCL KLCP_RAP GULP_aremaC\nCEC_CLK ]11..0[D_RAP ITSR LRTC_LB_DCL NDSX\nBNE_DCL\nCNYSV_DCL S2I/FIDPS\nCNYSH_DCL KLCRL', 'DI_1SF_BSU\nMD_1SF_BSU\nXR_232SR PD_1SF_BSU\nXT_232SR\nDI_2SF_BSU\nTESER_redaoltooB MD_2SF_BSU\n0TOOB_redaoltooB PD_2SF_BSU\nTXN_IPLU\nPTS_IPLU\nRID_IPLU\nKC_IPLU\n]7..0[D_IPLU\nYEK_PUKW_REPMAT\n3D_2DS\n2D_2DS\n1D_2DS\n0D_2DS\nDMC_2DS\nKLC_2DS\n3D_ECART retemoitnetoP\n2D_ECART 3D_1DS\n1D_ECART 2D_1DS\n0D_ECART 1D_1DS\nKC_ECART 0D_1DS\nOWS/ODT DMC_1DS\nKLCWS/KCT KLC_1DS\nOIDWS/SMT\nTSRT\nIDT\nOIPG_CDM_IIM\nOIPG_OIDM_IIM\nCDM_IIM\n#TESER OIDM_IIM\nOCM_IIM\nECN_DNAN SRC_IIM\nTNI_DNAN LOC_IIM\nRE_XR_IIM\n]7..0[KP VD_XR_IIM\n]51..0[JP 3DXR_IIM\n]51..0[IP 2DXR_IIM\n]51..0[HP 1DXR_IIM\n]51..0[GP 0DXR_IIM\n]51..0[FP KLC_XR_IIM\n]51..0[EP NE_XT_IIM\n]51..0[DP 3DXT_IIM\n]51..0[CP 2DXT_IIM\n]51..0[BP 1DXT_IIM\n]51..0[AP 0DXT_IIM\nKLC_XT_IIM\nxednInE_CM 3OI_1KB_IPSQ\negatloVsuB_CM 2OI_1KB_IPSQ\nknistaeH_CM 1OI_1KB_IPSQ\nmwpCFP_CM 0OI_1KB_IPSQ\nPOTSycnegremE_CM SCN_1KB_IPSQ\ne Ck Tar NB _e Cvit MapissiD_CM K XL TC __ 1I NPS AQ C k\nBnE_CM XR_1NAC\nAnE_CM\nCtnerruC_CM\nBtnerruC_CM CEC\nAtnerruC_CM\nLU_CM TESER_TXE\nHU_CM CNYSV_RAP\nLV_CM CNYSH_RAP\nHV_CM KLCP_RAP\nLW_CM ]11..0[D_RAP\nHW_CM LRTC_LB_DCL\n2cnysCFP_CM BNE_DCL\n1cnysCFP_CM CNYSV_DCL\nCNYSH_DCL', 'DI_1SF_BSU\nMD_1SF_BSU\nXR_232SR PD_1SF_BSU\nXT_232SR\nDI_2SF_BSU\nTESER_redaoltooB MD_2SF_BSU\n0TOOB_redaoltooB PD_2SF_BSU\nTXN_IPLU\nPTS_IPLU\nRID_IPLU\nKC_IPLU\n]7..0[D_IPLU\nYEK_PUKW_REPMAT\n3D_2DS\n2D_2DS\n1D_2DS\n0D_2DS\nDMC_2DS\nKLC_2DS\n3D_ECART retemoitnetoP\n2D_ECART 3D_1DS\n1D_ECART 2D_1DS\n0D_ECART 1D_1DS\nKC_ECART 0D_1DS\nOWS/ODT DMC_1DS\nKLCWS/KCT KLC_1DS\nOIDWS/SMT\nTSRT\nIDT\nOIPG_CDM_IIM\nOIPG_OIDM_IIM\nCDM_IIM\n#TESER OIDM_IIM\nOCM_IIM\nECN_DNAN SRC_IIM\nTNI_DNAN LOC_IIM\nRE_XR_IIM\n]7..0[KP VD_XR_IIM\n]51..0[JP 3DXR_IIM\n]51..0[IP 2DXR_IIM\n]51..0[HP 1DXR_IIM\n]51..0[GP 0DXR_IIM\n]51..0[FP KLC_XR_IIM\n]51..0[EP NE_XT_IIM\n]51..0[DP 3DXT_IIM\n]51..0[CP 2DXT_IIM\n]51..0[BP 1DXT_IIM\n]51..0[AP 0DXT_IIM\nKLC_XT_IIM\nxednInE_CM 3OI_1KB_IPSQ\negatloVsuB_CM 2OI_1KB_IPSQ\nknistaeH_CM 1OI_1KB_IPSQ\nmwpCFP_CM 0OI_1KB_IPSQ\nPOTSycnegremE_CM SCN_1KB_IPSQ\ne Ck Tar NB _e Cvit MapissiD_CM K XL TC __ 1I NPS AQ C k\nBnE_CM XR_1NAC\nAnE_CM\nCtnerruC_CM\nBtnerruC_CM CEC\nAtnerruC_CM\nLU_CM TESER_TXE\nHU_CM CNYSV_RAP\nLV_CM CNYSH_RAP\nHV_CM KLCP_RAP\nLW_CM ]11..0[D_RAP\nHW_CM LRTC_LB_DCL\n2cnysCFP_CM BNE_DCL\n1cnysCFP_CM CNYSV_DCL\nCNYSH_DCL']
Reversed Header row 2: ['6OI_XFM\n7OI_XFM\n8OI_XFM\n9OI_XFM\nPUKW_XFM\n01OI_XFM\n51OI_XFM\n4OI_XFM\n3OI_XFM\n2OI_XFM\n1OI_XFM\n0OI_XFM\n31OI_XFM\n41OI_XFM\n21OI_XFM\n11OI_XFM\nNDSX', '', 'DI_1SF_BSU\nMD_1SF_BSU tnerruCrevO_1SF_GTO\nPD_1SF_BSU nOhctiwSrewoP_1SF_GTO\ncoDhcS.SF_GTO_BSU\nSF_GTO_BSU_U\nDI_2SF_BSU #TESER\nMD_2SF_BSU\nPD_2SF_BSU\nTXN_IPLU\nPTS_IPLU\nRID_IPLU\nkcolc zHM06 ]K 7..C 0_ [IP DL _IU PLU nOht cn tierr wu SrC ere wv oO P_ _2 2S SF F_ _G GT TO O\nhtgnel emaS coDhcS.GTO_BSU\nGTO_BSU_U\n3D_2DS tceteD_2draCDSorciM\n2D_2DS\n1D_2DS\n0D_2DS\nDMC_2DS\nKLC_2DS\nretemoitnetoP tceteD_1draCDSorciM\n3D_1DS\n2D_1DS PU_YOJ\n1D_1DS THGIR_YOJ\n0D_1DS TFEL_YOJ\nDMC_1DS NWOD_YOJ', 'DI_1SF_BSU\nMD_1SF_BSU\nXR_232SR PD_1SF_BSU\nXT_232SR\nDI_2SF_BSU\nTESER_redaoltooB MD_2SF_BSU\n0TOOB_redaoltooB PD_2SF_BSU\nTXN_IPLU\nPTS_IPLU\nRID_IPLU\nKC_IPLU\n]7..0[D_IPLU\nYEK_PUKW_REPMAT\n3D_2DS\n2D_2DS\n1D_2DS\n0D_2DS\nDMC_2DS\nKLC_2DS\n3D_ECART retemoitnetoP\n2D_ECART 3D_1DS\n1D_ECART 2D_1DS\n0D_ECART 1D_1DS\nKC_ECART 0D_1DS\nOWS/ODT DMC_1DS\nKLCWS/KCT KLC_1DS\nOIDWS/SMT\nTSRT\nIDT\nOIPG_CDM_IIM\nOIPG_OIDM_IIM\nCDM_IIM\n#TESER OIDM_IIM\nOCM_IIM\nECN_DNAN SRC_IIM\nTNI_DNAN LOC_IIM\nRE_XR_IIM\n]7..0[KP VD_XR_IIM\n]51..0[JP 3DXR_IIM\n]51..0[IP 2DXR_IIM\n]51..0[HP 1DXR_IIM\n]51..0[GP 0DXR_IIM\n]51..0[FP KLC_XR_IIM\n]51..0[EP NE_XT_IIM\n]51..0[DP 3DXT_IIM\n]51..0[CP 2DXT_IIM\n]51..0[BP 1DXT_IIM\n]51..0[AP 0DXT_IIM\nKLC_XT_IIM\nxednInE_CM 3OI_1KB_IPSQ\negatloVsuB_CM 2OI_1KB_IPSQ\nknistaeH_CM 1OI_1KB_IPSQ\nmwpCFP_CM 0OI_1KB_IPSQ\nPOTSycnegremE_CM SCN_1KB_IPSQ\ne Ck Tar NB _e Cvit MapissiD_CM K XL TC __ 1I NPS AQ C k\nBnE_CM XR_1NAC\nAnE_CM\nCtnerruC_CM\nBtnerruC_CM CEC\nAtnerruC_CM\nLU_CM TESER_TXE\nHU_CM CNYSV_RAP\nLV_CM CNYSH_RAP\nHV_CM KLCP_RAP\nLW_CM ]11..0[D_RAP\nHW_CM LRTC_LB_DCL\n2cnysCFP_CM BNE_DCL\n1cnysCFP_CM CNYSV_DCL\nCNYSH_DCL', 'kcolc zHM48']
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: ['6OI_XFM\n7OI_XFM\n8OI_XFM\n9OI_XFM\nPUKW_XFM\n01OI_XFM\n51OI_XFM\n4OI_XFM\n3OI_XFM\n2OI_XFM\n1OI_XFM\n0OI_XFM\n31OI_XFM\n41OI_XFM\n21OI_XFM\n11OI_XFM\nNDSX', 'kcolc zHM42 KLC_1DS LES_YOJ\ncoDhcS.slarehpireP\nslarehpireP_U\nkcolc zHM52 OO II PP GG __C OID DM M_I _I IIM M #TESER\nkcolc zHM52 C OID DM M_I _I IIM M\nOCM_IIM\nSRC_IIM\nLOC_IIM\nRE_XR_IIM\nVD_XR_IIM\n3DXR_IIM\n2DXR_IIM\n1DXR_IIM\n0DXR_IIM\nkcolc zHM52 NK EL _C_ XTX _R II_II MM\n3DXT_IIM\n2DXT_IIM\n1DXT_IIM\n0DXT_IIM\nkcolc zHM52 KLC_XT_IIM TNI_IIM\ncoDhcS.tenrehtE\n3OI_1KB_IPSQ\n2OI_1KB_IPSQ\n1OI_1KB_IPSQ\n0OI_1KB_IPSQ\ncolc zHM331 htgnel emaS S XKC TL _N C 1_ _I1 NPK ASB CQ_IPSQ\nXR_1NAC\ncoDhcS.IPSQ&NAC\nIPSQ&NAC_U\nTESER_TXE #TESER\nCNYSV_RAP\nCEC CNYSH_RAP TNI_DCL KLCP_RAP GULP_aremaC\nCEC_CLK ]11..0[D_RAP ITSR LRTC_LB_DCL NDSX\nBNE_DCL\nCNYSV_DCL S2I/FIDPS\nCNYSH_DCL KLCRL', 'kcolc zHM42 KLC_1DS LES_YOJ\ncoDhcS.slarehpireP\nslarehpireP_U\nkcolc zHM52 OO II PP GG __C OID DM M_I _I IIM M #TESER\nkcolc zHM52 C OID DM M_I _I IIM M\nOCM_IIM\nSRC_IIM\nLOC_IIM\nRE_XR_IIM\nVD_XR_IIM\n3DXR_IIM\n2DXR_IIM\n1DXR_IIM\n0DXR_IIM\nkcolc zHM52 NK EL _C_ XTX _R II_II MM\n3DXT_IIM\n2DXT_IIM\n1DXT_IIM\n0DXT_IIM\nkcolc zHM52 KLC_XT_IIM TNI_IIM\ncoDhcS.tenrehtE\n3OI_1KB_IPSQ\n2OI_1KB_IPSQ\n1OI_1KB_IPSQ\n0OI_1KB_IPSQ\ncolc zHM331 htgnel emaS S XKC TL _N C 1_ _I1 NPK ASB CQ_IPSQ\nXR_1NAC\ncoDhcS.IPSQ&NAC\nIPSQ&NAC_U\nTESER_TXE #TESER\nCNYSV_RAP\nCEC CNYSH_RAP TNI_DCL KLCP_RAP GULP_aremaC\nCEC_CLK ]11..0[D_RAP ITSR LRTC_LB_DCL NDSX\nBNE_DCL\nCNYSV_DCL S2I/FIDPS\nCNYSH_DCL KLCRL', 'DI_1SF_BSU\nMD_1SF_BSU\nXR_232SR PD_1SF_BSU\nXT_232SR\nDI_2SF_BSU\nTESER_redaoltooB MD_2SF_BSU\n0TOOB_redaoltooB PD_2SF_BSU\nTXN_IPLU\nPTS_IPLU\nRID_IPLU\nKC_IPLU\n]7..0[D_IPLU\nYEK_PUKW_REPMAT\n3D_2DS\n2D_2DS\n1D_2DS\n0D_2DS\nDMC_2DS\nKLC_2DS\n3D_ECART retemoitnetoP\n2D_ECART 3D_1DS\n1D_ECART 2D_1DS\n0D_ECART 1D_1DS\nKC_ECART 0D_1DS\nOWS/ODT DMC_1DS\nKLCWS/KCT KLC_1DS\nOIDWS/SMT\nTSRT\nIDT\nOIPG_CDM_IIM\nOIPG_OIDM_IIM\nCDM_IIM\n#TESER OIDM_IIM\nOCM_IIM\nECN_DNAN SRC_IIM\nTNI_DNAN LOC_IIM\nRE_XR_IIM\n]7..0[KP VD_XR_IIM\n]51..0[JP 3DXR_IIM\n]51..0[IP 2DXR_IIM\n]51..0[HP 1DXR_IIM\n]51..0[GP 0DXR_IIM\n]51..0[FP KLC_XR_IIM\n]51..0[EP NE_XT_IIM\n]51..0[DP 3DXT_IIM\n]51..0[CP 2DXT_IIM\n]51..0[BP 1DXT_IIM\n]51..0[AP 0DXT_IIM\nKLC_XT_IIM\nxednInE_CM 3OI_1KB_IPSQ\negatloVsuB_CM 2OI_1KB_IPSQ\nknistaeH_CM 1OI_1KB_IPSQ\nmwpCFP_CM 0OI_1KB_IPSQ\nPOTSycnegremE_CM SCN_1KB_IPSQ\ne Ck Tar NB _e Cvit MapissiD_CM K XL TC __ 1I NPS AQ C k\nBnE_CM XR_1NAC\nAnE_CM\nCtnerruC_CM\nBtnerruC_CM CEC\nAtnerruC_CM\nLU_CM TESER_TXE\nHU_CM CNYSV_RAP\nLV_CM CNYSH_RAP\nHV_CM KLCP_RAP\nLW_CM ]11..0[D_RAP\nHW_CM LRTC_LB_DCL\n2cnysCFP_CM BNE_DCL\n1cnysCFP_CM CNYSV_DCL\nCNYSH_DCL', 'DI_1SF_BSU\nMD_1SF_BSU\nXR_232SR PD_1SF_BSU\nXT_232SR\nDI_2SF_BSU\nTESER_redaoltooB MD_2SF_BSU\n0TOOB_redaoltooB PD_2SF_BSU\nTXN_IPLU\nPTS_IPLU\nRID_IPLU\nKC_IPLU\n]7..0[D_IPLU\nYEK_PUKW_REPMAT\n3D_2DS\n2D_2DS\n1D_2DS\n0D_2DS\nDMC_2DS\nKLC_2DS\n3D_ECART retemoitnetoP\n2D_ECART 3D_1DS\n1D_ECART 2D_1DS\n0D_ECART 1D_1DS\nKC_ECART 0D_1DS\nOWS/ODT DMC_1DS\nKLCWS/KCT KLC_1DS\nOIDWS/SMT\nTSRT\nIDT\nOIPG_CDM_IIM\nOIPG_OIDM_IIM\nCDM_IIM\n#TESER OIDM_IIM\nOCM_IIM\nECN_DNAN SRC_IIM\nTNI_DNAN LOC_IIM\nRE_XR_IIM\n]7..0[KP VD_XR_IIM\n]51..0[JP 3DXR_IIM\n]51..0[IP 2DXR_IIM\n]51..0[HP 1DXR_IIM\n]51..0[GP 0DXR_IIM\n]51..0[FP KLC_XR_IIM\n]51..0[EP NE_XT_IIM\n]51..0[DP 3DXT_IIM\n]51..0[CP 2DXT_IIM\n]51..0[BP 1DXT_IIM\n]51..0[AP 0DXT_IIM\nKLC_XT_IIM\nxednInE_CM 3OI_1KB_IPSQ\negatloVsuB_CM 2OI_1KB_IPSQ\nknistaeH_CM 1OI_1KB_IPSQ\nmwpCFP_CM 0OI_1KB_IPSQ\nPOTSycnegremE_CM SCN_1KB_IPSQ\ne Ck Tar NB _e Cvit MapissiD_CM K XL TC __ 1I NPS AQ C k\nBnE_CM XR_1NAC\nAnE_CM\nCtnerruC_CM\nBtnerruC_CM CEC\nAtnerruC_CM\nLU_CM TESER_TXE\nHU_CM CNYSV_RAP\nLV_CM CNYSH_RAP\nHV_CM KLCP_RAP\nLW_CM ]11..0[D_RAP\nHW_CM LRTC_LB_DCL\n2cnysCFP_CM BNE_DCL\n1cnysCFP_CM CNYSV_DCL\nCNYSH_DCL']
Connector mapping: {}
Processing page 58
Processing table 1
Text before table: Figure 26. STM32F769I-EVAL MCU
Table ignored due to presence of 'Revision', 'Date', or 'Changes' in the header: ['M MIC I__ CEn RA S SB47 Open SAI2_SDB MC_EnB MII_RX_CLK MC_EnIndex PA0 PA0 PA0 PA1 PA1 PA2 SB45 Open SB43 Closed SB34 Open SB36 Closed SB37 Open Wakeup Button PC P0 C1 Open SB42 MU CL _P CI u_ rS reT nP tA +3V3 PC1 Closed SB J4 P4 62 3 SM AI II 1_ _M SD DC R 102 019\nMII_MDIO PA2 3 2 SB35 Closed 4 1 1 A\nSAI2_SCKB ULPI_CK MC_EmergencySTOP MC_UL M LM CI CI D_ _ _R P BFX C L_ _sD y CV n Tc R1 L P P PA A A0 1 2 VBUR R U C UM C UM TS RSS A AS SSC C_ 22 B BB SN NF _ _33 T_ __S P P1 122 F FF1 F F_ ___ S SSR TC CRT 1 11 XXpX sX _ __ ywI DD nD m c PM 2 R2 PT T T M M65 BM DC C C 6K IS _ _// V WSS LWW L1 CD0K LIO K PB2D DA A U UU UC C L LL L_ _ P PP PO O I II I_ __ _U U D DD DT T 1 20 71 2P P P P P PP P PP P PP PP PP PA A A A AA A A AA AA A BB BB B 51 30 44 5 6 7 93 8 1 11 11 11 20 53 4 MTR IIA _TC XE D_C 3K AD 2FS 3SD D P1 EM_C F F 2_ M MM D RC CD A 4_ _3 1 2T N NJA P B B1 72 L L 30 1 3FF MM CC __ NN WO EE A A AD D D D D D D1 1 11 1 12 3 0 16 7 83 4 5P P P P P P P P P PD D D D D D D D D D0 1 8 9 1 1 1 1 1 10 1 2 3 4 5 RRRRRR R 2222 766 6787 090 6832 P PP P P P P PD D D D D D E E333 3333 0 12 3 4 5 6 7 333 3333 R R R R R RPP PP P PP P GG G GGG G G2 2 2 2 2 46 6 8 6 7 596 7 111 1 12 1 0 9 7 410 2 3 33 3 3 3 3 RR 33 3 3 3 3 22 44 98 PG33P PP P P P P 133G GG G G G G 50 81 2 3 4 5 A A A A A A1 1 1 1 1 1 M0 1 2 3 4 5 I RI_ 2P 5P 6S_OU 3T 3 S M SA M MPS II M DI S2D I I__ I I DIT CC _ _FF NX T T_L _S N X X CR_K B E AT X D DN C S1 0 1 USB_FS2_ID C21 1.5pFR263 R 023[N/A] I I U U2 2 SSC C BB1 1 ___ _ FFS S SSC D 22L A __ DD PMU U U UL L L LP P P PI I I I_ _ _ _D D D D3 4 5 6P P PPP P P P P P PB B BBB B B B B C C7 1 118 9 1 1 1 1 14 50 1 2 3 4 5 SAI2T TT T _R RR R MA AA A CC CC C LE EE E K_ __ _ BD DD D0 21 3 A A A A1 2 2 29 0 1 2P P P PE E E E3 4 5 6 D D D D D D D D1 14 5 6 7 8 9 0 1PPP PP P PP EEE E EEEE 111 1 1987 410 2 3 R R R R R R R R6 5 5 6 5 6 6 52 4 3 3 5 4 6 6 3 3 3 3 3 3 3 33 3 3 3 3 3 3 3 R R R R R R R RP P P PH H H H2 2 25 5 6 6 55 7 87 8 7 8 92 4 6 78 6 6 3 3 3 3 33 3 33 3 3 3 33 3 3 PPP PP P PP HHH HHH H H985 111 1 1 410 2 3 U S D D D D D D DDL 1 1 1 1 2 2 2S 6 7 8 9 0 1 2NPD I W_C N EK XE T0 SBR 5825 O5 pen M33 C MP _H D II3 _is RM si XpIS M a DI_ tD i 3I R vIN _ eXE BC D0 rO a2L ke PH0 D12PE15 R65 33 R285 33 PH15 D23 R20 0 PH1 C20 1.5pF R22 A A0 1 P PF F0 1 R R2 24 47 4 3 33 3 R R2 27 75 4 3 33 3 P PI I0 1D D2 24 5 0 A A2 3 P PF F2 3 R R2 24 43 0 3 33 3 R R2 27 83 4 3 33 3 P PI I2 3D D2 26 7 C23 5.6pF A A4 5 P P PF F F4 5 6 R R2 23 38 7 3 33 3 P P RI I 24 5 54 33 PI6D28 FF MM CC __ NN BB LL 32 PF7 R250 33 PI7D29 PP FF 98 P RI 28 51 33 PI9D30EXPANDER_INT TDB -01 341 [ 1RESC E2 T2 /Bla5 c. k6 2]pF P So Dte Nn Rti Aom Seter A A A A6 7 8 9 P PPP P P F FFF F F 1 111 1 1 4 510 2 3 R R R R R2 2 2 25 5 5 6 72 9 7 0 1 3 3 3 3 33 3 3 3 3 PP P P II I I 11 1 1 51 2 3 LCD_P RI1 04 L LU C CL D D LP _ _ CI H V_ DD S S _I Y Y CR N N LKC C R252 33 P MI1 I0 I_D R3 X1 _ER 1 2 3 PAR_HSYNC PAP 5A4 PA6 PAR_PCLK PAP 7A6 PA7 PA8 PA8 MII_MCO P PA A8 9 PA9 PA10 PA10 PA11 PAR_D11 R279 33 PA11 PAR_D5 R267 33 PA11 PAR_D10 R270 33 R281 33 PE0 R268 33 PE1 R3933[N/A] R37 33 PAR_VSYNC R35 33 PAR_D6 R31 33 PAR_D7 R34 33 RESET# BOOT0 09.S 0W 321 90.01 R17 10K +3V3 R18 [N/A] +3V3 PE2 1 JP3 SB3 Closed SB46 Open R218 SB48 Closed 220K SB70 Open SB74 Open SB71 Closed SB68 Closed SB76 Closed SB64 Open JP14 SB60 Open SB62 Closed SB20 Closed SB66 Closed SB19 Closed R36 220K R38 220K SB73 Open R40 220K SB57 Open SB50 Open QSPI_CLK R43 33 Closed SB10 QSPI_BK1_NCS R44 33 Closed SB11 Closed SB9 PE5 SB55 SB65 Open Closed SB7 Closed Closed SB6 SB53 VBUS_FS2 Closed SB25 PE6 Open Closed SB26 PE6 Closed SB27 PE6 PE6 R32 220K X2 R21 220K NX3215SA-32.768KHZ-EXS00A-MU00525 R4 10K JP1 Q Q QQS S SSP P PPI I II_ _ __B B BBK K KK1 1 11_ _ __I I IIO O OO3 2 10 R R R R2 1 4 24 9 1 6 3 3 3 33 3 3 3 SB12 Open D1 Bootloader_BOOT0 R228 0 3 2 TS SDD D CO2 2 E/_ _S CD DW2 3O NXOS 3B p 2e1 2n6 5L L HC C AD D 22 4_ _ 5G G M4 5 XL SO HBC 1p N N zS S1eD C C B Bn 4 E_ 6 6 XG O3 1 S2 L U 0IC N 0TCD AE_ -CCG H317 O O 0p p 0S e e 3B n n 45 3 PA6 Open CEC KD A A A A R R RC B LE PF MN N N A A A G HR R R R B B B E E EP P P F11 11 1 1 11 1 11 1 1 1 1 J25 1 6 55 1352 3 5 4 6 5 4 3 4 55 53 2 4 9 8 7 1 145 5 4 3 02 4 3 1U ST4 P P P P P P P P P P P P P P P P PP P P P P P P P P P P P P P P P P P P N B P MA A A A A A A A A A H HA A A A A AA C CB B B B B B B B BB B B B B B B DOR1 10 1 2 1 1 1 1 1 13 4 5 6 7 8 91 2 3 4 5 6 7 8 9 0 11 1 1 1 1 10 R 3S O4 50 1 2 3 4 5 - -0 1 2 3 4 5- 2T _O OW T- - FOO O S S 7K NS S 6C CPU C C 9_ _C NP 3 3 I O1 N2 2 I3 U_ _- TI OA N UN DDD DD DTT SSS SS SI I_ II II I ___ _T _ _ CCD DD DP P P A KP P P P KP P P P P 0 1P P P P P P P P P P C C C 0 1M P P P PP P J J J J __ _K K K K KC C C C C C C C C C _ _ _1 1 1 11 1 1 J J J JJ J NN NP P P P2 3 4 52 3 4 50 10 1 20 1 2 3 4 5 6 7 8 9 3 4 5 6 7 D D C C CM M M L N P H G G F B B A B B C D J FP N M MR R HHJ FD 1 15 71 1 14 1 1 1 6 5 49 96 71 1 1 1 1 118 75 81 12 3 4 9 2 34 2 34 3 05 5 4 2 0 324 D D D DD D D DP P PP PP P P P P P P P P PP P P P P P P P P P P P P P K K K K KC C C C C C C C C C C C C C J JJ JJ J J J J J S SS SS S SS1 11 10 1 2 3 4 50 1 2 3 4 5 6 7 8 9 1 1 1 1 I II3 4 5 6 7 II I II4 52 3 _ __ __ _ __0 1 2 3 D DT CD D CRE K KE 0 10 1_ __ _DL L L L L L L L L L L L L L S _ _P PN NEC C C C C C C C C C C C C C P NSPP P P PP PP P T TID D D D D D D D D D D D D D _AA A A AA A AC C _ _ _ _ _ _ _ _ _ _ _ _ _ _ RP P 2RR R R RR R M2 2 R R R R R R B B B B B B B B .EC C 2__ _ _ __ _ 1 2 3 4 5 6 0 1 2 3 4 5 6 7C CCP P D CP S uDD D D DD D3 3 D DD D D DD DE E FC C 3l ll DS80 2 4 91 3 o ooP P 0R [T S SSI SS S SS4 4 Ss ss NC C I II II I IIe ee_ I_ __ __ _ __P P /d dd _W5 5 AD DT CD D CR VC C ]EK K KEP P D 0 10 1 D6 6 _ __ _SC C U _ _S DP PN NP P 2P E P NI7 7 P _ .L TMC C C 2_ MT 2P S SS C uK8 8 8 IEB BB 5I FC DIE I_1 51 _9 _Y M5 93 M ER RR D ND2 22 I B 18 86 CO D 07 24 1__ 0SO O O O OC C C O C C LJJ 3GGPP nL L L I 4Cl l l l lp p p p p p P F19o o o o o PE E E0 00e e e e e e D I0s s s s s In n n n n n D D D Oe e e e e O_R d d d d d 1 2 3G2 345 3S S S S SS S S S S S3B B B B BB B B B B B4 5 5 6 15 5 6 7 7 19 6 1 7 82 4 9 2 5 7 M EFFMM M JM EN LC 11M JM MM F X SICC A 55C M_ M M S S S SI M DCI II T___ B N_ D D D DI II CT _C C 1CC _C_ __ Hu UL LD1 1 1 1N _R_X R RT _ _uu s _e _ _ _ _ C CC 4_WV DDU Vrr WX EX X Na_ D D D Drr CN D DLtoC DSee H HD D D Es H 0 1 2 3A C Knn l _ _ IIi EL Dt 12 n0 1 __tt G Ga I E TCB K k VVT _g 0 1 VMe 2S _DD S2D S_ IF SCS 1L DD 3C CK S-l lM Vo o Vs s S_ Ve e SC Sd d 2L 9KR2 GFS S4 66 B B 2S 8 2D 82_C33 MD C [N1 /0 A0 ] M MK N KD D A R R RB C C C B L L L P P M MA A A D G H K K K NNA A B B R R E L L L P PP1 1 1 1 11 1 1 1 1 1 1 11 1 1 1 11 1 1 J0 1 0 2 12 2 1 0 1 3 2 1 2 2 2 3 2 1 696 55 0 32 1 1 0 1 8 69 2 3 2 1 6 85 4 2 21 2 8 9R 3B W 322 0K U S17 TU 4 P P P P P P P P P P P P P P P P P P P P PP P P P P P P P PP PP P P P P P P PP P P P P P P P MB F F F F F F F F F F F F F F F FD DD D D D D D D D D D D D D D E E E E E EE E E E E E E EE EP 0 1 2 3 4 5 6 7 8 9 1 1 1 1 1 1/ 1 1 1 1 1 12 3 4 5 6 7 8 90 18 90 1 2 3 4 5 6 7 1 1 1 1 1 1 3T P 0 1 2 3 4 50 1 2 3 4 50 1 2 3 4 5 2A C FM 1 763P 9PE NI8R I-ANTI_T TA AM P P P P P PP P P P P P M P P P P P PP P P PP P P P P PP P P P P P P P H H H H H HG G G G G GP PP P P P P P P P I I I I I IH H H HG G H H H HG G G G G G G G P1 1 1 1 1 11 1 1 1 1 1 1 1 1 1 1 1E II I I I I I I I 20 1 2 3 4 50 1 2 3 4 5 0 1 2 3 4 590 1 2 3 4 5 6 72 3 4 50 1 6 7 8 92 3 4 5 6 7 8 9R_W P N M E E DC B C B A B EE D C C C D D D D F E G H GK J H JN M P N P NM M N N J J H D CK 1 1 4 3 311 1 1 1 1 4 31 18 8 7 3 7 3 21 1 11 11 1 1 4 3 6 4 5 3 3 44 47 9U 11 17 5 4 53 4 2 3 4 4 35 3 43 42 1 4 53 2P_KEY T LSA CDM D2 _P _ GE D 6R L 1C_W D_K RU 7P_KEY Closed SB4 NF AM SNC DD_ L2_N _ EI DE DN3 0 0T\n4 3 C99 100nF RESET# D A[ [0 0. .. .3 21 3] ] D A[ [0 0. .. .3 21 3] ] P P PA B C[ [[ 0 00 . .. . .. 1 11 5 55 ] ]]P P PA B C[ [[ 0 00 . .. . .. 1 11 5 55 ] ]] P P PIG H [0[ [0 0 ... . 1. .1 1 55 5 ]] ]P P PIG H [0[ [0 0 ... . 1. .1 1 55 5 ]] ] PD[0..15]PD[0..15] PE[0..15]PE[0..15] LCD_G[0..7] PF[0..15]PF[0..15] LCD_B[0..7] ULPI_D[0..7] ULPI_D[0..7] VDD_MCU VDD_MCU PJ[0..15]PJ[0..15] VDD_MCU VDD_MCU VDDA PK[0..7] PK[0..7] C 101 02 n9 F C 101 01 n1 F C 101 00 n7 F C 101 02 n4 F C 101 02 n2 F C 101 01 n4 F C 101 01 n8 F C 101 02 n8 F C 101 02 n6 F C 4.1 70 u4 F C 4.1 71 u0 F C 1u1 F09 C 101 01 n2 F L B7 EAD(FCM T1 P60 78KF-601T03) VDDAVDDA BAT60JFILM D2 JP5 Bootloader_RESET BAT60JFILM LCD_R[0..7] LCD_R[0..7] LCD_G[0..7] LCD_B[0..7] C 1 1 3 C HKG KGL K GHE LE EL F F 111 1111 111 231 4 57 79 88 90 5 015 VV VV VVV V V V V V V V VV V V V SSD DDD D D D D DDD DDD D D D D D DDD D D D D DDD DDD D D D D _ 111 1 1 1 1 143 _21 5 6 7 8 U 981 2 3 4 5 7 CDS R ADMB E P1C3 G 3 3 3 0V VV V V V V V V I_VV V V V V V V S SS S S S S S SS S S S S S S S SS S S S S S SSS S S S S S S S 1 11 1 1 1 1 1 S8 50 1 2 4 7 9 021 3 4 5 6 7 8 FK F K H K K J G F F J K F G L H 1 66 8 7 921 61 1 1 19 6 6 7 8 00 0 0 0\nVDD_MCU VREF+ R 033 T VP R5 EF PAR_D[0..11] PAR_D[0..11] R P11 VVD RED FA VV RS ES FA M N11\nVREF+ + -\nC 101 02 n5 F C 101 00 n6 F C 101 02 n3 F C 101 01 n3 F C 101 01 n9 F C 101 02 n0 F C 101 02 n1 F C 101 03 n0 F C 101 01 n5 F C 101 02 n7 F C 1u1 F03 C 101 00 n8 F +3V3 1 2 R253 C L51 V BYBA PAT SS-REG VV CC AA PP 21 EL 11 11 STM32F769NI\nTitle:MCU Project:STM32F769I-EVAL 3 10K C29 C137 2.2uF 2.2uF BT1 JP15\nSize:A3 Reference:MB1219 Revision:B.1 CR1220 holder\nDate:2016/5/17 Sheet:2 of17 Ceramic capacitor (Low ESR)', None, None, None, None, '']
Processing table 2
Text before table: VDD_MCU BAT60JFILM 4 3 PP FD 1/ 50 PP IH 1E 590 L2_N EI DN3 0T A6 9 PPP FFF 111 510 PP II 11 51 MA 85 GK 44 +3V3 R2 25 72 1 33 3 Closed SB4 LCD_P RI1 04 UL 4_WV CN Bootloader_BOOT0 P F 1 4 P I 1 4 LP CI DD _I CR LKC A 8 P F 1 4 PP1 69 H 3 1RESC 2]pF R 2 6 0 3 3 R228 0 P F 1 3 P I 1 3 LU CL D _ V_ S Y N C A 7 P F 1 3 P I 1 3 TDB -01 341 [ E2 T2 /Bla5 c. k6 NNA 696 G 3 R 2 5 7 3 3 D1 P F 1 2 P I 1 2 L C D _ H S Y N 1 3 3 A P F 1 2 P I 1 2 Open M 6 E 31 R 5 9 3 3 So Dte Nn Rti Aom Seter P F 1 1 P I 1 1 MI1 I0 I_D R3 X1 _ER R 3 LSA CDM D2 _P GE 6R SB12 P 8 F 311 P P F 1 0 P I 1 0 P L 1 D 5 R18 [N/A] R252 33 Rev QQS SSP PPI II_ __B BBK KK1 11_ __I IIO OO3 10 P F 9 PP II PI9D30EXPANDER_INT PP FF 98 09.S 0W 321 90.01 NXOS 3B 2e1 2n6 5L HC AD 22 5G M4 HBC zS E_ XG S2 0IC 0TCD AE_ -CCG H317 0p 0S 3B 45 3 R2 24 6 33 3 RI 28 51 33 L 2 EE 4 JP1 +3V3 P F 8 TA AM M P1 20 2 P L 3 CK 21 R17 10K R 4 1 3 3 N C O3 U Q S P I _ B K 1 _ I O 2 P F 7 P I 72 PF7 PI7D29 R 1 9 3 3 R250 33 4_ K 1 D 4 N C N Q P F 6 P I 6 PF F4 6 PI6D28 ST4 MA 3S 2T FOO 7K 6C 9_ NP I3 K 2 D 6 R 3 RI 24 54 33 P F 5 P I 5 FF MM CC __ NN BB LL 32 A4 5 P F 5 P I 5 10K K 3 D 3 R2 23 38 7 33 3 XL 1p DocID029087 P DOR1 R _O NS DDD SSS I_ ___ CCD KP __ NN DD SS4 IIe __P CR KEP _S NI7 P F 4 P I 4 A P P DD SS1 II4 __0 CRE KE _P NSPP EP 55 HHJ 118 324 J0 21 C 3 C23 5.6pF R4 R 3 II KP _1 P2 D SS II __ CD K _ P P F 3 P I 3 A2 3 PF F2 3 D2 26 7 PI I2 3D D SS II __ CD K _ P H 2 C 18 35 R2 24 43 0 33 3 R2 27 83 4 33 3 B O4 T- DD SS II _T DD 1P _K NP DD S I _ D 1 _SC NP P F 2 P I 2 0 A P P DP S I _ D 1_ _DL NEC BOOT0 E 6 FD 14 34 G 2 C 4 R 3 R 3 N DTT SI I _ DP 1M _ P D SSI II __ DT 10 __ PN P F 1 P I 1 A0 1 PF F0 1 D2 24 5 PI I0 1D D SS II3 __ DT 10 __ PN J25 1352 FP 1 2 E 2 D 11 43 C20 1.5pF RESET# R2 24 47 4 33 3 R2 27 75 4 33 3 R22 0 D D I P F 0 A P D 15 34 D 2 1 4 R 3 R 3 P NX3215SA-32.768KHZ-EXS00A-MU00525 P HA 11 -0 OW S CPU _C O1 U_ TI _ 0 _ P S I 0 _ S I _ D 0 HR 145 J 1 2 PH1 R20 0 LD1 CC DLtoC _ Ga 1 CK lM o s e d S4 B 2D 82_C33 P H 0 - S I N2 DE E TMC PP EE 12 50 PP HG 11 50 D23 D12PE15 PH15 G 1 D S TID RB 11 12 DC 1 3 X2 PH0 R21 220K R65 33 R285 33 P E 1 4 P H 1 4 DDL 2S 2NPD D1 14 1PPP PPP HHH 111 410 EEE 111 410 P 11 1 E 1 3 R32 220K R6 52 6 33 3 RP 25 87 6 33 3 D P CB 10 50 - O S C 3 2 _- OA UN P E 1 3 P H 1 3 023[N/A] D 2 1 A1 29 2P D 0 PP H985 1 3 PB C7 14 5 PE E3 6 PP EEEE 1987 3 R34 33 R 6 6 3 3 R 2 7 6 3 3 D F11 1U R 1 2 E 1 2 PE6 P C C 3 N SAI2T _R MA CC LE K_ BD P E 1 2 P H 1 2 PE6 D 2 0 D 9 P H 1 2 P C 1 4 P E 1 2 E 1 R 1 0 M 11 53 C21 1.5pFR263 Closed SB27 R 6 4 3 3 R 55 92 33 33 R T R A C E _ D0 3 P E 1 1 P H 1 1 D 1 9 D 8 PP PP Closed SB26 R 5 5 3 3 R 6 8 3 3 P 1 0 N PE6 U2 SSC BB1 ___ FFS SSC 22L __ DD PMU PP BB 13 5 P KC 7 C DIE _Y ER ND2 B P E 1 P H MP II3 _is RM XpIS DI_ 3I PE6 D 1 8 D 7 PPP BBB 118 50 PAR_D7 PP KC 7 RC 11 55 CM 49 R 9R P 53 _AA RP S E Closed SB25 R 6 3 3 3 R 6 7 3 3 VBUS_FS2 U P B 1 4 P K 6 P EE 90 PP HG 92 A 2 1 D 1 7 D 6 HHH P B 1 L C D _ B 7C P E 5 P K 6 Open R31 33 R 5 3 3 3 R 5 8 3 3 R 1 4 C 5 NM 11 42 P B 1 3 P K 5 TT RR AA CC EE __ DD 21 P E 8 P H 8 M33 C _H D si a tD i vIN eXE BC rO a2L ke D 1 6 D 5 P B 1 3 L C D _ B 6 P K 5 UL LP PI I_ _D D3 6P Closed SB6 R 5 4 3 3 R 3 SB53 KD 11 C 6 P 1 4 USB_FS2_ID P B 1 2 P K 4 E 7 P H 7 D PH H2 78 P B 1 2 PAR_D6 L C D _ B 5 P K 4 Closed U L P I _ D 5 LE 11 D 75 R 8 N SB65 Open Closed SB7 R 3 P B 1 1 3 P E 6 P H 6 R D0 P H 6 P B 1 1 L C D _ B 4 L C D _ G 5 R 1 3 D B 2 P S1eD Bn 6 1 O p e n P K C D _ G 0 B 8 SB55 U L P I _ D 4 P B 1 P E 5 PP HG 50 S W_C EK O5 pen A 2 0 P E 4 PF B JN 3 B 6 O e n R35 33 R PE5 PAR_VSYNC I 2 C 1 _ S D A P B 91 P J 11 52 P E 4 P H 4 U I N XE T0 M _ P H 4 P B 9 L C D _ B 3 PP JJ 11 52 B 4 D 1 0 A 1 H 47 Closed SB9 SBR 5825 I P B 8 P J 1 4 P E 3 P H 3 A L C D _ B 2 P J A 7 C 96 A 2 J 4 R37 33 CO2 E/_ CD P B 7 P J 1 3 MT I_1 _9 M CO P I0s Oe P L C D _ B 1 PP JJ 10 3 B 5 B 3 p SO 4 Closed SB11 QSPI_BK1_NCS P B 6 J IEB M5 D I PE In O_R PP EP 18 AD 2FS 3SD PT BM 6K L C D _ B 0 P1 EM_C 2_ PP E333 12 B 6 B 1 05 A 55 R44 33 R3933[N/A] CEC PE2 SDD D 2 _S DW2 3O P B 5 PP JJ 50 MTR IIA _TC XE D_C 3K PP BB 51 P J 50 L C D _ R 6 A 8 MR 12 L Open RC 4_ 2T 30 3FF P E 0 UC L_ PO I_ _U DT 71 TS RSS SN T_ P B 4 P J 4 S2D DIT NX CR_K AT S1 PA B 44 PG33P 133G 50 L C D _ R 5 P J 4 A 9 M 9 Closed SB10 TS P P J 3 L E0 D 3G2 PP D 1 5 P GP 1 5 MPS I__ I _FF T_L X DN 1 D1 16 PD D0 10 5 PP BB 30 L C D _ R 4 P J 3 A 1 02 N 81 KD 11 32 B 7 CCP ll ooP ss ee_ dd SS BB 51 93 RRRRRR 2222 6787 6832 3333 3333 RPP 46 596 33 33 QSPI_CLK P B 2 P J F MM CD _3 NJA B1 L 1 P D 1 4 P G 1 4 M I I _ T X D 0 D 0 P D 1 4 PB2D GGG 111 410 P J 2 L C D _ R 3 R43 33 RR 22 44 98 MN 71 L 1 2 A 4 D _ PE1 M65 C _// WSS L1 P B 1 P J 10 L E D 2 F M N B L P D 1 3 P G 1 3 SA DI _S X PE0 P D 1 3 PP G2 12 3 AD 11 83 J 1 L C D _ R 2 R 4 R 71 MK 1 1 B 3 SB50 Open o S R268 33 UU LL PP II __ DD 20 M C _ V LWW P D 1 P D 1 2 P G 1 2 M CC N C P D 1 2 P G 1 2 A 1 7 R 5 M C 7 _ R 1 SB73 Open U L P I D 1 R40 220K R281 33 SB57 Open P D 1 1 P G 1 1 M II E P D 1 1 PP N 1 0 B 8 R38 220K A R270 33 RI_ 2P 5P 6S_OU 3T 3 T DC IS P AA 10 5- P D 1 _ D 1C_W SNC DD_ _ DE 0 D 12 5P P D 1 PP AA 11 53 A 1 3 1 R36 220K 766 090 333 T CD0K LIO K P A 1 4 P DD 90 P G 9R_W S B P 72 D 1 4 P D 9 GG PP A 11 4 A 1 4 L 1 4 D 9U P A 1 3 A P G 8 M0 I P C 1 3 D P D 8 PP GG 81 P A 1 5 L H 1 4 T AC M2 U P R R 2 7 7 3 3 UM SSC BB __S FF1 SSR 11 __ DD PM P A 1 2 P C 1 20 SICC DCI 1CC _R_X Knn MD P D 7 P G 7 NF AM PP AA RR __ DD 91 P C 1 2 P G 7 PD D 7 PP AA 11 20 B 1 53 A 1 2 A 1 1 J 1 4 SB66 Closed 1 SB19 Closed C AS NF 122 ___ TC XXpX P A 1 1 P C 1 1 SI DI 1N _ Drr 3A P D 6 P G 6 P A R _ D 4 P C 1 1 P D 6 P A 1 B 1 3 B 1 1 J 1 5 SB62 Closed RR 22 86 24 00e PAR_D10 L D_K RU 7P_KEY SB20 Closed C_ _33 P1 F_ CRT sX ywI nD c 2 P C S D 1 _ D 2 MM CC __ NN WO EE P D 5 P G 5 A1 1 5 P C 1 P G 5 P P D 5 B 1 C 1 0 N 1 1 SB60 Open R 2 6 9 3 3 UM P A 9 P C 9 EN X T___ _C_ EX EL TCB P D 4 P G 4 PA11 A 1 4 PP A R _ D3 3 P C 9 P G 4 AA 93 P D 4 F D 1 1 N R 2 8 0 3 3 C A A 8 P C 8 S D 1 _ D 1 P D 3 P G 3 A 1 3 P A R _ D 2 P C 8 P G 3 A 8 P D 3 G 1 4 C 1 1 M 17 2P_KEY JP14 R267 33 PAR_D5 PA11 _ P F m P A 7 P C 7 D D A P D 2 PA11 A 1 2 P C 7 P G 2 R 3 G 1 5 P A 7 SB64 Open LJJ D 345 R279 33 PAR_D11 U B F S 1 _ P A 6 P C 6 A N_ C E P D 1 P G 1 A 1 1 D 3 P C 6 P 3 H C 1 2 M C lp o s e d S3B B4 19 7 R 2 6 1 3 3 P A 6 P D 1 PA10 C 8 R 22 P A 5 P C 5 S D _ D 0 PA10 P C 8 DA A C _ O U T 2P A P C 5 P 4 P P A 5 C l o s e d S B 7 5 R VBUR P A 4 P C 4 M_ CT H P C 4 Closed N 4 N R2 O p e n S B 7 2 U 4 PA9 P A 3 P C 3 PA A8 9 P C 3 L SB68 Closed SB76 MII_MCO P A 2 P C 2 F M _e Na_ Es 12 P C 2 M 4 SB71 Closed PA A0 2 P P C 7 LM CI D_ _R BFX L_ _sD CV Tc R1 L P A P C 1 M C _uu Vrr HD PA8 P C 1 N 2 M 3 SB74 Open P A 1 CI _ P C y n P _C WX I SB70 Open P PA8 P C 6 M M _ H PA7 220K SB48 Closed OC p e n SS BB 15 82 MC_UL MM II II __ RT X D 1 SB46 Open C l o s e d S B 6 9 R218 PAP 7A6 P C 5 PAR_PCLK Hu n0 k 3B 322 0K SB3 Closed O p e n S B 6 7 MC_EmergencySTOP R D T C l o s e d S B 5 4 PA6 P C 4 P C 1 M B s l PA6 O p e n S B 5 1 ULPI_CK K 3 2 d PAP 5A4 P C 3 PAR_HSYNC M O p e n S B 5 6 [N1 /0 A0 ] P C 2 JP3 3S C W SAI2_SCKB 1 Schematics PA2 2 SB35 Closed J4 P4 62 MII_MDIO SM AI II 1_ _M SD DC A 4 1 3 1 102 019 PC1 Closed SB MC_EnIndex SB37 Open 3 PA2 R MII_RX_CLK PA1 SB36 Closed MC_EnB MU CL _P CI u_ rS reT nP tA SB34 Open Open SB42 +3V3 P0 C1 PA1 SAI2_SDB PC PA0 SB43 Closed MIC I__ CEn RA S SB47 Open PA0 Wakeup Button M PA0 SB45 Open 58/79 Figure 26. STM32F769I-EVAL MCU
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['E7']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['7E']
Connector mapping: {}
Processing row: ['K5']
Processing row: ['H5']
Processing row: ['L8\nL9\nJ11\nG11\nE9\nE8\nJ5\nF4\nK11']
Processing table 3
Text before table: VDD_MCU BAT60JFILM 4 3 PP FD 1/ 50 PP IH 1E 590 L2_N EI DN3 0T A6 9 PPP FFF 111 510 PP II 11 51 MA 85 GK 44 +3V3 R2 25 72 1 33 3 Closed SB4 LCD_P RI1 04 UL 4_WV CN Bootloader_BOOT0 P F 1 4 P I 1 4 LP CI DD _I CR LKC A 8 P F 1 4 PP1 69 H 3 1RESC 2]pF R 2 6 0 3 3 R228 0 P F 1 3 P I 1 3 LU CL D _ V_ S Y N C A 7 P F 1 3 P I 1 3 TDB -01 341 [ E2 T2 /Bla5 c. k6 NNA 696 G 3 R 2 5 7 3 3 D1 P F 1 2 P I 1 2 L C D _ H S Y N 1 3 3 A P F 1 2 P I 1 2 Open M 6 E 31 R 5 9 3 3 So Dte Nn Rti Aom Seter P F 1 1 P I 1 1 MI1 I0 I_D R3 X1 _ER R 3 LSA CDM D2 _P GE 6R SB12 P 8 F 311 P P F 1 0 P I 1 0 P L 1 D 5 R18 [N/A] R252 33 Rev QQS SSP PPI II_ __B BBK KK1 11_ __I IIO OO3 10 P F 9 PP II PI9D30EXPANDER_INT PP FF 98 09.S 0W 321 90.01 NXOS 3B 2e1 2n6 5L HC AD 22 5G M4 HBC zS E_ XG S2 0IC 0TCD AE_ -CCG H317 0p 0S 3B 45 3 R2 24 6 33 3 RI 28 51 33 L 2 EE 4 JP1 +3V3 P F 8 TA AM M P1 20 2 P L 3 CK 21 R17 10K R 4 1 3 3 N C O3 U Q S P I _ B K 1 _ I O 2 P F 7 P I 72 PF7 PI7D29 R 1 9 3 3 R250 33 4_ K 1 D 4 N C N Q P F 6 P I 6 PF F4 6 PI6D28 ST4 MA 3S 2T FOO 7K 6C 9_ NP I3 K 2 D 6 R 3 RI 24 54 33 P F 5 P I 5 FF MM CC __ NN BB LL 32 A4 5 P F 5 P I 5 10K K 3 D 3 R2 23 38 7 33 3 XL 1p DocID029087 P DOR1 R _O NS DDD SSS I_ ___ CCD KP __ NN DD SS4 IIe __P CR KEP _S NI7 P F 4 P I 4 A P P DD SS1 II4 __0 CRE KE _P NSPP EP 55 HHJ 118 324 J0 21 C 3 C23 5.6pF R4 R 3 II KP _1 P2 D SS II __ CD K _ P P F 3 P I 3 A2 3 PF F2 3 D2 26 7 PI I2 3D D SS II __ CD K _ P H 2 C 18 35 R2 24 43 0 33 3 R2 27 83 4 33 3 B O4 T- DD SS II _T DD 1P _K NP DD S I _ D 1 _SC NP P F 2 P I 2 0 A P P DP S I _ D 1_ _DL NEC BOOT0 E 6 FD 14 34 G 2 C 4 R 3 R 3 N DTT SI I _ DP 1M _ P D SSI II __ DT 10 __ PN P F 1 P I 1 A0 1 PF F0 1 D2 24 5 PI I0 1D D SS II3 __ DT 10 __ PN J25 1352 FP 1 2 E 2 D 11 43 C20 1.5pF RESET# R2 24 47 4 33 3 R2 27 75 4 33 3 R22 0 D D I P F 0 A P D 15 34 D 2 1 4 R 3 R 3 P NX3215SA-32.768KHZ-EXS00A-MU00525 P HA 11 -0 OW S CPU _C O1 U_ TI _ 0 _ P S I 0 _ S I _ D 0 HR 145 J 1 2 PH1 R20 0 LD1 CC DLtoC _ Ga 1 CK lM o s e d S4 B 2D 82_C33 P H 0 - S I N2 DE E TMC PP EE 12 50 PP HG 11 50 D23 D12PE15 PH15 G 1 D S TID RB 11 12 DC 1 3 X2 PH0 R21 220K R65 33 R285 33 P E 1 4 P H 1 4 DDL 2S 2NPD D1 14 1PPP PPP HHH 111 410 EEE 111 410 P 11 1 E 1 3 R32 220K R6 52 6 33 3 RP 25 87 6 33 3 D P CB 10 50 - O S C 3 2 _- OA UN P E 1 3 P H 1 3 023[N/A] D 2 1 A1 29 2P D 0 PP H985 1 3 PB C7 14 5 PE E3 6 PP EEEE 1987 3 R34 33 R 6 6 3 3 R 2 7 6 3 3 D F11 1U R 1 2 E 1 2 PE6 P C C 3 N SAI2T _R MA CC LE K_ BD P E 1 2 P H 1 2 PE6 D 2 0 D 9 P H 1 2 P C 1 4 P E 1 2 E 1 R 1 0 M 11 53 C21 1.5pFR263 Closed SB27 R 6 4 3 3 R 55 92 33 33 R T R A C E _ D0 3 P E 1 1 P H 1 1 D 1 9 D 8 PP PP Closed SB26 R 5 5 3 3 R 6 8 3 3 P 1 0 N PE6 U2 SSC BB1 ___ FFS SSC 22L __ DD PMU PP BB 13 5 P KC 7 C DIE _Y ER ND2 B P E 1 P H MP II3 _is RM XpIS DI_ 3I PE6 D 1 8 D 7 PPP BBB 118 50 PAR_D7 PP KC 7 RC 11 55 CM 49 R 9R P 53 _AA RP S E Closed SB25 R 6 3 3 3 R 6 7 3 3 VBUS_FS2 U P B 1 4 P K 6 P EE 90 PP HG 92 A 2 1 D 1 7 D 6 HHH P B 1 L C D _ B 7C P E 5 P K 6 Open R31 33 R 5 3 3 3 R 5 8 3 3 R 1 4 C 5 NM 11 42 P B 1 3 P K 5 TT RR AA CC EE __ DD 21 P E 8 P H 8 M33 C _H D si a tD i vIN eXE BC rO a2L ke D 1 6 D 5 P B 1 3 L C D _ B 6 P K 5 UL LP PI I_ _D D3 6P Closed SB6 R 5 4 3 3 R 3 SB53 KD 11 C 6 P 1 4 USB_FS2_ID P B 1 2 P K 4 E 7 P H 7 D PH H2 78 P B 1 2 PAR_D6 L C D _ B 5 P K 4 Closed U L P I _ D 5 LE 11 D 75 R 8 N SB65 Open Closed SB7 R 3 P B 1 1 3 P E 6 P H 6 R D0 P H 6 P B 1 1 L C D _ B 4 L C D _ G 5 R 1 3 D B 2 P S1eD Bn 6 1 O p e n P K C D _ G 0 B 8 SB55 U L P I _ D 4 P B 1 P E 5 PP HG 50 S W_C EK O5 pen A 2 0 P E 4 PF B JN 3 B 6 O e n R35 33 R PE5 PAR_VSYNC I 2 C 1 _ S D A P B 91 P J 11 52 P E 4 P H 4 U I N XE T0 M _ P H 4 P B 9 L C D _ B 3 PP JJ 11 52 B 4 D 1 0 A 1 H 47 Closed SB9 SBR 5825 I P B 8 P J 1 4 P E 3 P H 3 A L C D _ B 2 P J A 7 C 96 A 2 J 4 R37 33 CO2 E/_ CD P B 7 P J 1 3 MT I_1 _9 M CO P I0s Oe P L C D _ B 1 PP JJ 10 3 B 5 B 3 p SO 4 Closed SB11 QSPI_BK1_NCS P B 6 J IEB M5 D I PE In O_R PP EP 18 AD 2FS 3SD PT BM 6K L C D _ B 0 P1 EM_C 2_ PP E333 12 B 6 B 1 05 A 55 R44 33 R3933[N/A] CEC PE2 SDD D 2 _S DW2 3O P B 5 PP JJ 50 MTR IIA _TC XE D_C 3K PP BB 51 P J 50 L C D _ R 6 A 8 MR 12 L Open RC 4_ 2T 30 3FF P E 0 UC L_ PO I_ _U DT 71 TS RSS SN T_ P B 4 P J 4 S2D DIT NX CR_K AT S1 PA B 44 PG33P 133G 50 L C D _ R 5 P J 4 A 9 M 9 Closed SB10 TS P P J 3 L E0 D 3G2 PP D 1 5 P GP 1 5 MPS I__ I _FF T_L X DN 1 D1 16 PD D0 10 5 PP BB 30 L C D _ R 4 P J 3 A 1 02 N 81 KD 11 32 B 7 CCP ll ooP ss ee_ dd SS BB 51 93 RRRRRR 2222 6787 6832 3333 3333 RPP 46 596 33 33 QSPI_CLK P B 2 P J F MM CD _3 NJA B1 L 1 P D 1 4 P G 1 4 M I I _ T X D 0 D 0 P D 1 4 PB2D GGG 111 410 P J 2 L C D _ R 3 R43 33 RR 22 44 98 MN 71 L 1 2 A 4 D _ PE1 M65 C _// WSS L1 P B 1 P J 10 L E D 2 F M N B L P D 1 3 P G 1 3 SA DI _S X PE0 P D 1 3 PP G2 12 3 AD 11 83 J 1 L C D _ R 2 R 4 R 71 MK 1 1 B 3 SB50 Open o S R268 33 UU LL PP II __ DD 20 M C _ V LWW P D 1 P D 1 2 P G 1 2 M CC N C P D 1 2 P G 1 2 A 1 7 R 5 M C 7 _ R 1 SB73 Open U L P I D 1 R40 220K R281 33 SB57 Open P D 1 1 P G 1 1 M II E P D 1 1 PP N 1 0 B 8 R38 220K A R270 33 RI_ 2P 5P 6S_OU 3T 3 T DC IS P AA 10 5- P D 1 _ D 1C_W SNC DD_ _ DE 0 D 12 5P P D 1 PP AA 11 53 A 1 3 1 R36 220K 766 090 333 T CD0K LIO K P A 1 4 P DD 90 P G 9R_W S B P 72 D 1 4 P D 9 GG PP A 11 4 A 1 4 L 1 4 D 9U P A 1 3 A P G 8 M0 I P C 1 3 D P D 8 PP GG 81 P A 1 5 L H 1 4 T AC M2 U P R R 2 7 7 3 3 UM SSC BB __S FF1 SSR 11 __ DD PM P A 1 2 P C 1 20 SICC DCI 1CC _R_X Knn MD P D 7 P G 7 NF AM PP AA RR __ DD 91 P C 1 2 P G 7 PD D 7 PP AA 11 20 B 1 53 A 1 2 A 1 1 J 1 4 SB66 Closed 1 SB19 Closed C AS NF 122 ___ TC XXpX P A 1 1 P C 1 1 SI DI 1N _ Drr 3A P D 6 P G 6 P A R _ D 4 P C 1 1 P D 6 P A 1 B 1 3 B 1 1 J 1 5 SB62 Closed RR 22 86 24 00e PAR_D10 L D_K RU 7P_KEY SB20 Closed C_ _33 P1 F_ CRT sX ywI nD c 2 P C S D 1 _ D 2 MM CC __ NN WO EE P D 5 P G 5 A1 1 5 P C 1 P G 5 P P D 5 B 1 C 1 0 N 1 1 SB60 Open R 2 6 9 3 3 UM P A 9 P C 9 EN X T___ _C_ EX EL TCB P D 4 P G 4 PA11 A 1 4 PP A R _ D3 3 P C 9 P G 4 AA 93 P D 4 F D 1 1 N R 2 8 0 3 3 C A A 8 P C 8 S D 1 _ D 1 P D 3 P G 3 A 1 3 P A R _ D 2 P C 8 P G 3 A 8 P D 3 G 1 4 C 1 1 M 17 2P_KEY JP14 R267 33 PAR_D5 PA11 _ P F m P A 7 P C 7 D D A P D 2 PA11 A 1 2 P C 7 P G 2 R 3 G 1 5 P A 7 SB64 Open LJJ D 345 R279 33 PAR_D11 U B F S 1 _ P A 6 P C 6 A N_ C E P D 1 P G 1 A 1 1 D 3 P C 6 P 3 H C 1 2 M C lp o s e d S3B B4 19 7 R 2 6 1 3 3 P A 6 P D 1 PA10 C 8 R 22 P A 5 P C 5 S D _ D 0 PA10 P C 8 DA A C _ O U T 2P A P C 5 P 4 P P A 5 C l o s e d S B 7 5 R VBUR P A 4 P C 4 M_ CT H P C 4 Closed N 4 N R2 O p e n S B 7 2 U 4 PA9 P A 3 P C 3 PA A8 9 P C 3 L SB68 Closed SB76 MII_MCO P A 2 P C 2 F M _e Na_ Es 12 P C 2 M 4 SB71 Closed PA A0 2 P P C 7 LM CI D_ _R BFX L_ _sD CV Tc R1 L P A P C 1 M C _uu Vrr HD PA8 P C 1 N 2 M 3 SB74 Open P A 1 CI _ P C y n P _C WX I SB70 Open P PA8 P C 6 M M _ H PA7 220K SB48 Closed OC p e n SS BB 15 82 MC_UL MM II II __ RT X D 1 SB46 Open C l o s e d S B 6 9 R218 PAP 7A6 P C 5 PAR_PCLK Hu n0 k 3B 322 0K SB3 Closed O p e n S B 6 7 MC_EmergencySTOP R D T C l o s e d S B 5 4 PA6 P C 4 P C 1 M B s l PA6 O p e n S B 5 1 ULPI_CK K 3 2 d PAP 5A4 P C 3 PAR_HSYNC M O p e n S B 5 6 [N1 /0 A0 ] P C 2 JP3 3S C W SAI2_SCKB 1 Schematics PA2 2 SB35 Closed J4 P4 62 MII_MDIO SM AI II 1_ _M SD DC A 4 1 3 1 102 019 PC1 Closed SB MC_EnIndex SB37 Open 3 PA2 R MII_RX_CLK PA1 SB36 Closed MC_EnB MU CL _P CI u_ rS reT nP tA SB34 Open Open SB42 +3V3 P0 C1 PA1 SAI2_SDB PC PA0 SB43 Closed MIC I__ CEn RA S SB47 Open PA0 Wakeup Button M PA0 SB45 Open 58/79 Figure 26. STM32F769I-EVAL MCU
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['F6']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['6F']
Connector mapping: {}
Processing row: ['K6']
Processing row: ['H6']
Processing row: ['K7\nK8\nJ10\nG10\nF8\nF7\nJ6\nF2\nK10']
Processing row: ['F9\nG6\nL6\nH10\nG12']
Processing table 4
Text before table: VREF+ VVD RED FA + VV RS ES FA - P11 N11 VP R5 EF VDD_MCU VREF+ R M 033 PAR_D[0..11] T PAR_D[0..11] R DDU SSD IIi __tt VVT CDS ADMB P1C3 DD S-l I_VV Ve SSS S8 KGL 1111 231 GFS 19 2S 2S _DD 0V ULPI_D[0..7] VDDAVDDA ULPI_D[0..7] VV DDD DDD _21 VMe R E G S2D IF 101 02 n9 F 101 01 n1 F 101 00 n7 F 101 02 n4 F 101 02 n2 F 101 01 n4 F 101 01 n8 F 101 02 n8 F 101 02 n6 F HKG 111 111 T1 P60 78KF-601T03) 101 01 n2 F 4.1 70 u4 F 4.1 71 u0 F 1u1 F09 Vo S_ Sd 2L 021 LCD_B[0..7] LCD_B[0..7] B7 EAD(FCM H 1 0 C C C C C C C C C C C C C VVV DDD DDD 111 981 V S S 1 9 PF[0..15]PF[0..15] LE 79 L 61 L LCD_G[0..7] LCD_G[0..7] GHE 55C VV DDD DDD 143 7 V S S 1 7 PE[0..15]PE[0..15] PK[0..7] F 57 G 66 VDD_MCU VDD_MCU VDDA PK[0..7] V D D 1 5 V SS SS 11 50 LCD_R[0..7] EFFMM 11M 015 F 921 VDD_MCU LCD_R[0..7] V D D 1 4 V S S 1 4 PD[0..15]PD[0..15] PJ[0..15]PJ[0..15] K 1 0 V D D 1 3 S_ SCS 1L 3C VV S SC 1 F 4 V D D 1 2 V S S 1 2 PA C[ [[ 00 .. .. 11 55 ]] PIG [0[ ... 1. 55 ]] JM 5 J 66 PA C[ [[ 00 .. .. 11 55 ]]P PIG [0[ ... 1. 55 ]] V V S S 1 1 A[ [0 0. .. .3 21 3] ] 2RR .EC 2__ uDD FC [T NC /d AD ]EK 2P .L 2_ uK8 FC 18 07 0SO nL F19o EL 88 F 7 A[ [0 0. .. .3 21 3] ] V DSee Dt _g 3 3 P B 0 . . 1 5 ] P H [0 0 . .1 1 5 ] BAT60JFILM CP 3l 0R C 1 3 5I C 1__ 3GGPP 4Cl P B 0 . . 1 5 ] P H [0 0 . .1 1 5 ]P F 8 V D _ U 3 Vs S S 9KR2 D G 0 D RESET# Bootloader_RESET V D D 8 V S S 8 JM J 1 00 P P JP5 V D D 7 V S S 7 LC 90 K 8 D2 D D 6 V S S 6 K 7 100nF V D D 5 V S S 5 H 6 DS80 Ss I_ _W5 VC D6 DP 1 2P VV V S S 4 K K 6 V S S 3 C99 F SS S17 TU MB 3T 2A FM 763P 9PE NI8R I-ANTI_T FK VDD_MCU BAT60JFILM 4 3 PP FD 1/ 50 PP IH 1E 590 L2_N EI DN3 0T A6 9 PPP FFF 111 510 PP II 11 51 MA 85 GK 44 +3V3 R2 25 72 1 33 3 Closed SB4 LCD_P RI1 04 UL 4_WV CN Bootloader_BOOT0 P F 1 4 P I 1 4 LP CI DD _I CR LKC A 8 P F 1 4 PP1 69 H 3 1RESC 2]pF R 2 6 0 3 3 R228 0 P F 1 3 P I 1 3 LU CL D _ V_ S Y N C A 7 P F 1 3 P I 1 3 TDB -01 341 [ E2 T2 /Bla5 c. k6 NNA 696 G 3 R 2 5 7 3 3 D1 P F 1 2 P I 1 2 L C D _ H S Y N 1 3 3 A P F 1 2 P I 1 2 Open M 6 E 31 R 5 9 3 3 So Dte Nn Rti Aom Seter P F 1 1 P I 1 1 MI1 I0 I_D R3 X1 _ER R 3 LSA CDM D2 _P GE 6R SB12 P 8 F 311 P P F 1 0 P I 1 0 P L 1 D 5 R18 [N/A] R252 33 Rev QQS SSP PPI II_ __B BBK KK1 11_ __I IIO OO3 10 P F 9 PP II PI9D30EXPANDER_INT PP FF 98 09.S 0W 321 90.01 NXOS 3B 2e1 2n6 5L HC AD 22 5G M4 HBC zS E_ XG S2 0IC 0TCD AE_ -CCG H317 0p 0S 3B 45 3 R2 24 6 33 3 RI 28 51 33 L 2 EE 4 JP1 +3V3 P F 8 TA AM M P1 20 2 P L 3 CK 21 R17 10K R 4 1 3 3 N C O3 U Q S P I _ B K 1 _ I O 2 P F 7 P I 72 PF7 PI7D29 R 1 9 3 3 R250 33 4_ K 1 D 4 N C N Q P F 6 P I 6 PF F4 6 PI6D28 ST4 MA 3S 2T FOO 7K 6C 9_ NP I3 K 2 D 6 R 3 RI 24 54 33 P F 5 P I 5 FF MM CC __ NN BB LL 32 A4 5 P F 5 P I 5 10K K 3 D 3 R2 23 38 7 33 3 XL 1p DocID029087 P DOR1 R _O NS DDD SSS I_ ___ CCD KP __ NN DD SS4 IIe __P CR KEP _S NI7 P F 4 P I 4 A P P DD SS1 II4 __0 CRE KE _P NSPP EP 55 HHJ 118 324 J0 21 C 3 C23 5.6pF R4 R 3 II KP _1 P2 D SS II __ CD K _ P P F 3 P I 3 A2 3 PF F2 3 D2 26 7 PI I2 3D D SS II __ CD K _ P H 2 C 18 35 R2 24 43 0 33 3 R2 27 83 4 33 3 B O4 T- DD SS II _T DD 1P _K NP DD S I _ D 1 _SC NP P F 2 P I 2 0 A P P DP S I _ D 1_ _DL NEC BOOT0 E 6 FD 14 34 G 2 C 4 R 3 R 3 N DTT SI I _ DP 1M _ P D SSI II __ DT 10 __ PN P F 1 P I 1 A0 1 PF F0 1 D2 24 5 PI I0 1D D SS II3 __ DT 10 __ PN J25 1352 FP 1 2 E 2 D 11 43 C20 1.5pF RESET# R2 24 47 4 33 3 R2 27 75 4 33 3 R22 0 D D I P F 0 A P D 15 34 D 2 1 4 R 3 R 3 P NX3215SA-32.768KHZ-EXS00A-MU00525 P HA 11 -0 OW S CPU _C O1 U_ TI _ 0 _ P S I 0 _ S I _ D 0 HR 145 J 1 2 PH1 R20 0 LD1 CC DLtoC _ Ga 1 CK lM o s e d S4 B 2D 82_C33 P H 0 - S I N2 DE E TMC PP EE 12 50 PP HG 11 50 D23 D12PE15 PH15 G 1 D S TID RB 11 12 DC 1 3 X2 PH0 R21 220K R65 33 R285 33 P E 1 4 P H 1 4 DDL 2S 2NPD D1 14 1PPP PPP HHH 111 410 EEE 111 410 P 11 1 E 1 3 R32 220K R6 52 6 33 3 RP 25 87 6 33 3 D P CB 10 50 - O S C 3 2 _- OA UN P E 1 3 P H 1 3 023[N/A] D 2 1 A1 29 2P D 0 PP H985 1 3 PB C7 14 5 PE E3 6 PP EEEE 1987 3 R34 33 R 6 6 3 3 R 2 7 6 3 3 D F11 1U R 1 2 E 1 2 PE6 P C C 3 N SAI2T _R MA CC LE K_ BD P E 1 2 P H 1 2 PE6 D 2 0 D 9 P H 1 2 P C 1 4 P E 1 2 E 1 R 1 0 M 11 53 C21 1.5pFR263 Closed SB27 R 6 4 3 3 R 55 92 33 33 R T R A C E _ D0 3 P E 1 1 P H 1 1 D 1 9 D 8 PP PP Closed SB26 R 5 5 3 3 R 6 8 3 3 P 1 0 N PE6 U2 SSC BB1 ___ FFS SSC 22L __ DD PMU PP BB 13 5 P KC 7 C DIE _Y ER ND2 B P E 1 P H MP II3 _is RM XpIS DI_ 3I PE6 D 1 8 D 7 PPP BBB 118 50 PAR_D7 PP KC 7 RC 11 55 CM 49 R 9R P 53 _AA RP S E Closed SB25 R 6 3 3 3 R 6 7 3 3 VBUS_FS2 U P B 1 4 P K 6 P EE 90 PP HG 92 A 2 1 D 1 7 D 6 HHH P B 1 L C D _ B 7C P E 5 P K 6 Open R31 33 R 5 3 3 3 R 5 8 3 3 R 1 4 C 5 NM 11 42 P B 1 3 P K 5 TT RR AA CC EE __ DD 21 P E 8 P H 8 M33 C _H D si a tD i vIN eXE BC rO a2L ke D 1 6 D 5 P B 1 3 L C D _ B 6 P K 5 UL LP PI I_ _D D3 6P Closed SB6 R 5 4 3 3 R 3 SB53 KD 11 C 6 P 1 4 USB_FS2_ID P B 1 2 P K 4 E 7 P H 7 D PH H2 78 P B 1 2 PAR_D6 L C D _ B 5 P K 4 Closed U L P I _ D 5 LE 11 D 75 R 8 N SB65 Open Closed SB7 R 3 P B 1 1 3 P E 6 P H 6 R D0 P H 6 P B 1 1 L C D _ B 4 L C D _ G 5 R 1 3 D B 2 P S1eD Bn 6 1 O p e n P K C D _ G 0 B 8 SB55 U L P I _ D 4 P B 1 P E 5 PP HG 50 S W_C EK O5 pen A 2 0 P E 4 PF B JN 3 B 6 O e n R35 33 R PE5 PAR_VSYNC I 2 C 1 _ S D A P B 91 P J 11 52 P E 4 P H 4 U I N XE T0 M _ P H 4 P B 9 L C D _ B 3 PP JJ 11 52 B 4 D 1 0 A 1 H 47 Closed SB9 SBR 5825 I P B 8 P J 1 4 P E 3 P H 3 A L C D _ B 2 P J A 7 C 96 A 2 J 4 R37 33 CO2 E/_ CD P B 7 P J 1 3 MT I_1 _9 M CO P I0s Oe P L C D _ B 1 PP JJ 10 3 B 5 B 3 p SO 4 Closed SB11 QSPI_BK1_NCS P B 6 J IEB M5 D I PE In O_R PP EP 18 AD 2FS 3SD PT BM 6K L C D _ B 0 P1 EM_C 2_ PP E333 12 B 6 B 1 05 A 55 R44 33 R3933[N/A] CEC PE2 SDD D 2 _S DW2 3O P B 5 PP JJ 50 MTR IIA _TC XE D_C 3K PP BB 51 P J 50 L C D _ R 6 A 8 MR 12 L Open RC 4_ 2T 30 3FF P E 0 UC L_ PO I_ _U DT 71 TS RSS SN T_ P B 4 P J 4 S2D DIT NX CR_K AT S1 PA B 44 PG33P 133G 50 L C D _ R 5 P J 4 A 9 M 9 Closed SB10 TS P P J 3 L E0 D 3G2 PP D 1 5 P GP 1 5 MPS I__ I _FF T_L X DN 1 D1 16 PD D0 10 5 PP BB 30 L C D _ R 4 P J 3 A 1 02 N 81 KD 11 32 B 7 CCP ll ooP ss ee_ dd SS BB 51 93 RRRRRR 2222 6787 6832 3333 3333 RPP 46 596 33 33 QSPI_CLK P B 2 P J F MM CD _3 NJA B1 L 1 P D 1 4 P G 1 4 M I I _ T X D 0 D 0 P D 1 4 PB2D GGG 111 410 P J 2 L C D _ R 3 R43 33 RR 22 44 98 MN 71 L 1 2 A 4 D _ PE1 M65 C _// WSS L1 P B 1 P J 10 L E D 2 F M N B L P D 1 3 P G 1 3 SA DI _S X PE0 P D 1 3 PP G2 12 3 AD 11 83 J 1 L C D _ R 2 R 4 R 71 MK 1 1 B 3 SB50 Open o S R268 33 UU LL PP II __ DD 20 M C _ V LWW P D 1 P D 1 2 P G 1 2 M CC N C P D 1 2 P G 1 2 A 1 7 R 5 M C 7 _ R 1 SB73 Open U L P I D 1 R40 220K R281 33 SB57 Open P D 1 1 P G 1 1 M II E P D 1 1 PP N 1 0 B 8 R38 220K A R270 33 RI_ 2P 5P 6S_OU 3T 3 T DC IS P AA 10 5- P D 1 _ D 1C_W SNC DD_ _ DE 0 D 12 5P P D 1 PP AA 11 53 A 1 3 1 R36 220K 766 090 333 T CD0K LIO K P A 1 4 P DD 90 P G 9R_W S B P 72 D 1 4 P D 9 GG PP A 11 4 A 1 4 L 1 4 D 9U P A 1 3 A P G 8 M0 I P C 1 3 D P D 8 PP GG 81 P A 1 5 L H 1 4 T AC M2 U P R R 2 7 7 3 3 UM SSC BB __S FF1 SSR 11 __ DD PM P A 1 2 P C 1 20 SICC DCI 1CC _R_X Knn MD P D 7 P G 7 NF AM PP AA RR __ DD 91 P C 1 2 P G 7 PD D 7 PP AA 11 20 B 1 53 A 1 2 A 1 1 J 1 4 SB66 Closed 1 SB19 Closed C AS NF 122 ___ TC XXpX P A 1 1 P C 1 1 SI DI 1N _ Drr 3A P D 6 P G 6 P A R _ D 4 P C 1 1 P D 6 P A 1 B 1 3 B 1 1 J 1 5 SB62 Closed RR 22 86 24 00e PAR_D10 L D_K RU 7P_KEY SB20 Closed C_ _33 P1 F_ CRT sX ywI nD c 2 P C S D 1 _ D 2 MM CC __ NN WO EE P D 5 P G 5 A1 1 5 P C 1 P G 5 P P D 5 B 1 C 1 0 N 1 1 SB60 Open R 2 6 9 3 3 UM P A 9 P C 9 EN X T___ _C_ EX EL TCB P D 4 P G 4 PA11 A 1 4 PP A R _ D3 3 P C 9 P G 4 AA 93 P D 4 F D 1 1 N R 2 8 0 3 3 C A A 8 P C 8 S D 1 _ D 1 P D 3 P G 3 A 1 3 P A R _ D 2 P C 8 P G 3 A 8 P D 3 G 1 4 C 1 1 M 17 2P_KEY JP14 R267 33 PAR_D5 PA11 _ P F m P A 7 P C 7 D D A P D 2 PA11 A 1 2 P C 7 P G 2 R 3 G 1 5 P A 7 SB64 Open LJJ D 345 R279 33 PAR_D11 U B F S 1 _ P A 6 P C 6 A N_ C E P D 1 P G 1 A 1 1 D 3 P C 6 P 3 H C 1 2 M C lp o s e d S3B B4 19 7 R 2 6 1 3 3 P A 6 P D 1 PA10 C 8 R 22 P A 5 P C 5 S D _ D 0 PA10 P C 8 DA A C _ O U T 2P A P C 5 P 4 P P A 5 C l o s e d S B 7 5 R VBUR P A 4 P C 4 M_ CT H P C 4 Closed N 4 N R2 O p e n S B 7 2 U 4 PA9 P A 3 P C 3 PA A8 9 P C 3 L SB68 Closed SB76 MII_MCO P A 2 P C 2 F M _e Na_ Es 12 P C 2 M 4 SB71 Closed PA A0 2 P P C 7 LM CI D_ _R BFX L_ _sD CV Tc R1 L P A P C 1 M C _uu Vrr HD PA8 P C 1 N 2 M 3 SB74 Open P A 1 CI _ P C y n P _C WX I SB70 Open P PA8 P C 6 M M _ H PA7 220K SB48 Closed OC p e n SS BB 15 82 MC_UL MM II II __ RT X D 1 SB46 Open C l o s e d S B 6 9 R218 PAP 7A6 P C 5 PAR_PCLK Hu n0 k 3B 322 0K SB3 Closed O p e n S B 6 7 MC_EmergencySTOP R D T C l o s e d S B 5 4 PA6 P C 4 P C 1 M B s l PA6 O p e n S B 5 1 ULPI_CK K 3 2 d PAP 5A4 P C 3 PAR_HSYNC M O p e n S B 5 6 [N1 /0 A0 ] P C 2 JP3 3S C W SAI2_SCKB 1 Schematics PA2 2 SB35 Closed J4 P4 62 MII_MDIO SM AI II 1_ _M SD DC A 4 1 3 1 102 019 PC1 Closed SB MC_EnIndex SB37 Open 3 PA2 R MII_RX_CLK PA1 SB36 Closed MC_EnB MU CL _P CI u_ rS reT nP tA SB34 Open Open SB42 +3V3 P0 C1 PA1 SAI2_SDB PC PA0 SB43 Closed MIC I__ CEn RA S SB47 Open PA0 Wakeup Button M PA0 SB45 Open 58/79 Figure 26. STM32F769I-EVAL MCU
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['C125\n100nF', 'C106\n100nF', 'C123\n100nF', 'C113\n100nF', 'C119\n100nF', 'C120\n100nF', 'C121\n100nF', 'C130\n100nF', 'C115\n100nF']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['Fn001\n521C', 'Fn001\n601C', 'Fn001\n321C', 'Fn001\n311C', 'Fn001\n911C', 'Fn001\n021C', 'Fn001\n121C', 'Fn001\n031C', 'Fn001\n511C']
Connector mapping: {}
Processing page 59
Processing table 1
Text before table: Figure 27. STM32F769I-EVAL Power
Table ignored due to presence of 'Revision', 'Date', or 'Changes' in the header: ['D13\nZEN056V130A24LS\nCN19 L3 E5V\nDC-10B 1 32 1 Z SM1 AJ5.0A-TR C62 1 2 S SV G C C CC G G GV 1 2 3 4 5 63 C 225 07 uF 2 3\n100nF BNX002-01 +3V3 JP2 VDD_MCU\nJP20\nTP21 TP13 5V LD10 Ground +5V red 1 2 V VV B BB U UU S SS _ _ D E_ F FH 55S S V VS 1 2 1 3 5 7 9 102 4 6 8 R140 T GP ro2 undT GP ro2 u6 ndT GP ro1 und +3V3 3 1 U LD1 V G9 1 i Nn1 D17S1 V T8 oT au bR t 2 4+1V8 T 1VP6 8 U5V_ST_LINK 11 12 C61\nHeader 6X2 820 10uF\nTP3\nTP4 U2 2V8\n+3V3 U18 +5V LD1117STR +2V8\n+5V +3V3 C 475 u3 F C 105 u5 F C 105 06 nF 3 1 LD V G1 i Nn0 D86D V2 TM o au b3 t3 2 4 3 1 V Ai Dn J V To au bt 2 4 R15 120\nC19\nR 156 0 C 105 uF 10uF\nTitle:Power\nProject:STM32F769I-EVAL\nSize:A4 Reference:MB1219 Revision:B.1\nDate:2016/1/7 Sheet:3 of17', None, None, None, None]
Processing table 2
Text before table: S 1 1 3 1 CN19 L3 E5V ZEN056V130A24LS D13 UM2035 Figure 27. STM32F769I-EVAL Power
Found connector CN19 in table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['', 'Z1 2\nSMAJ5.0A-TR']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['', 'RT-A0.5JAMS\n2 1Z']
Connector mapping: {}
Processing table 3
Text before table: JP2 +3V3 VDD_MCU 100nF BNX002-01 C62 SM1 AJ5.0A-TR CC GV 3 63 Z 2 C G 2 DC-10B 5 225 07 uF SV G C G 1 2 4 32 C S 1 1 3 1 CN19 L3 E5V ZEN056V130A24LS D13 UM2035 Figure 27. STM32F769I-EVAL Power
Found connector CN19 in table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: [None, '1 2\n3 4\n5 6\n7 8\n9 10\n11 12', None]
Header row 2: ['', '1 2\n3 4\n5 6\n7 8\n9 10\n11 12', '']
Pin name positions: []
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: [None, '1 2\n3 4\n5 6\n7 8\n9 10\n11 12', '1 2\n3 4\n5 6\n7 8\n9 10\n11 12']
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: [None, '21 11\n01 9\n8 7\n6 5\n4 3\n2 1', '21 11\n01 9\n8 7\n6 5\n4 3\n2 1']
Reversed Header row 2: ['', '21 11\n01 9\n8 7\n6 5\n4 3\n2 1', '']
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: [None, '21 11\n01 9\n8 7\n6 5\n4 3\n2 1', '21 11\n01 9\n8 7\n6 5\n4 3\n2 1']
Connector mapping: {}
Processing row: ['', '1 2\n3 4\n5 6\n7 8\n9 10\n11 12', '']
Processing row: ['', '1 2\n3 4\n5 6\n7 8\n9 10\n11 12', '']
Processing row: ['', '1 2\n3 4\n5 6\n7 8\n9 10\n11 12', '']
Processing row: ['', '1 2\n3 4\n5 6\n7 8\n9 10\n11 12', '']
Processing table 4
Text before table: LD 3 2 +5V +3V3 Rev U18 LD1117STR +5V +2V8 +3V3 U2 2V8 TP4 TP3 DocID029087 Header 6X2 10uF 820 C61 U5V_ST_LINK 11 12 1 2 R140 E_ 55S VS 9 102 G9 Nn1 D17S1 T8 au bR 1 4+1V8 +5V red D V 7 8 V i V oT t 3 2 5V Ground GP ro2 undT GP ro2 u6 ndT GP ro1 und LD10 VV BB UU SS _ FH S 2 5 6 LD1 1 TP21 TP13 T +3V3 V B U S _ F 1 3 4 U 1VP6 8 1 T JP20 JP2 +3V3 VDD_MCU 100nF BNX002-01 C62 SM1 AJ5.0A-TR CC GV 3 63 Z 2 C G 2 DC-10B 5 225 07 uF SV G C G 1 2 4 32 C S 1 1 3 1 CN19 L3 E5V ZEN056V130A24LS D13 UM2035 Figure 27. STM32F769I-EVAL Power
Found connector CN19 in table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['Vin Vout\nGND Tab', None]
Header row 2: ['Vin Vout\nGND Tab', '4']
Pin name positions: []
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: ['Vin Vout\nGND Tab', 'Vin Vout\nGND Tab']
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['baT DNG\ntuoV niV', 'baT DNG\ntuoV niV']
Reversed Header row 2: ['baT DNG\ntuoV niV', '4']
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: ['baT DNG\ntuoV niV', 'baT DNG\ntuoV niV']
Connector mapping: {}
Processing page 60
Processing table 1
Text before table: Figure 28. STM32F769I-EVAL SRAM, FLASH, SDRAM
Table ignored due to presence of 'Revision', 'Date', or 'Changes' in the header: ['D[0..31] D[0..31]\nA[0..23] A[0..23] U15\nFF F MM M CC C __ _ NN N WB B 1L L A0 1 PP EE PP10 CDR 641 R46 5+ 03V + 033 V3 AAAAAAAAAAAAAAAA AAAAA 11111111112 123456789 0 +01234567890 3VA A A GG G H H H H AADDHGH B B B BC CE F F 3 +4 3 5 24 34 4 3 5 4 3 54 3 5 4 3 2 1243126 3VU IS 31 A A A A A C WA A A A A A A A A B BOA A AAAAA 6 S6 1HLE E1 1 1 1 1 1 11112 4 3 2 1 09 8 7 6 5 E W6 5 4 3 2 1 07890 E E RV1 A02IIIIII MV V////// 4IIII VIIIIII VCOOOOOO ////////// 1C COOOOOOOOOO S SE111111 6C C S S0123456789012345 2 BL 1L 03- 0BCCD DEFFGBC ED ECDEFFG A 1 n5621 05 612 656112 5 16 621 6 FMLDDDDDDDDDDDDDDDD DI e111111 0123456789 + f012345 a3 uV l+ t3 V3 sV t3 JP16A AAAAAAAAAAAAAAAAAAAAAA A2 1111111111222 123456789 03 0123456789012 D A D ADD A AA D A D GB C B C B BC BC B C B CC EE F F2 77 7 6 654 5 43 3 2 2 28 7 7 6 6 55 44 3 3 2 28 27 U PC9 A A A A A A A A AAA W RA VRA A A A A A A A A A EG BAA N2YP B p2 1 1 1 1 1 1122 1 1 12 9 8 7 6 5 4 3 2 1 0 8p2 5 4 3 2 1 0901 8 7 63 T o/W 1E rP F2D l9Q aEVV1 WDDDDD sV5 CCDD DD DDDDDD VVVQQQQQA LCC hCQQ QQ QQQQQQ SSS11111 A- QQC SSS1 08 19 23456701234 EHHEF HG EHHEHE G DFFGFGFG 3 1456 83456 7233 456 5 8467 DDDDDDDDDDDDDDDD 111111 0123456789012345 +3V3 SS S S S S F FDDD D M MD D CNN CN N C CLKEW C R _ _K0 N NEA AE 0 B BS S L L3 2P P P P P PFH H H GG F F15 3 2 81 M M1 +5 P PR 3C CI I2 V5 4 _ _9 3N N1 B BL L0AAAAAAAAAAA A AA 1 011 11123456789 001 45 MH G H H G G G G G DH HH KK NKKKK CE EE LF F PFFJ J JJJJ9 7 2 1 3 2 1 9 8 93 78 23 991787 12893 93 17 93 7 782 A A A A A A A A A A A A N VN N NBB NN VDDDCCC DRCW LKSAAAA C C C C CQQQQ D1 1 9 8 7 6 5 4 3 2 1 0 E1 0 # KESS01 MMMM D# ## Q0123 VDDDDDDDD DD DD DD DD DD DD DD DD DD DDDDDD SQQQQQQQQ QQ QQ QQ QQ QQ QQ QQ SQQ QQ QQQQQQ11111112 12 12 12 22 22 23 23 Q08 19 23456701234564 75 86 97 08 19 20 31 PRL NM RNPMMLMPNRNREA DC DA BC CB AD CD AE 891 92 882 189123 92 81 7 178232 781 923 8 13 872 DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD 1111111111222222222233 01234567890123456789012345678901 R147 10K FMC_NE3 PG6 R289 10K R88 R90 10K 10K\nF F F M MM C CC _ __ N NN W OE EE IT P D 5 R 18 09 0 C 9 + 3 e3 ting: Open F 2 8 M B B P 2 7 1 2 V V V V V V V V D D D D DU D D D D D D D D D D D D D Q Q Q Q Q Q Q Q Q V V V V V V V V V S S S S S S S S S S S S S S S S S S Q Q Q Q Q Q Q Q Q B B C D E L M N P 3 9 3 8 1 PC7 R83 10K R114 10K\nA RLF7 779 V V V VD D D DD D D V V V VS S S SS S S A F L R1 3 33\nD S\n+3V3 +3V3 +3V3 IS42S32800G-6BLI\nSDRAM\n851C 561C 661C 451C 161C 841C 551C 651C 951C 061C 751C 741C 441C 461C 861C 761C 351C 261C 361C\nFn001 Fn001 Fn001 Fn001 Fn001 Fn001 Fn001 Fn001 Fn001 Fn001 Fn001 Fn001 Fn001 Fn001 Fn001 Fn001 Fn001 Fn001 Fn001\nPlace close SRAM Place close Nor Flash Place close SDRAM Title:SRAM & FLASH & SDRAM\nProject:STM32F769I-EVAL\nSize:A4 Reference:MB1219 Revision:B.1\nDate:2016/1/7 Sheet:4 of17', None, None, None, None]
Processing table 2
Text before table: U15 A[0..23] A[0..23] D[0..31] Schematics D[0..31] 60/79 Figure 28. STM32F769I-EVAL SRAM, FLASH, SDRAM
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['D3 D30']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['03D 3D']
Connector mapping: {}
Processing row: ['D2 D29']
Processing row: ['B1 D28']
Processing row: ['C2 D27']
Processing row: ['A1 D26']
Processing row: ['C3 D25']
Processing row: ['A2 D24']
Processing row: ['A8 D23']
Processing row: ['C7 D22']
Processing row: ['A9 D21']
Processing row: ['C8 D20']
Processing row: ['B9 D19']
Processing row: ['D8 D18']
Processing row: ['D7 D17']
Processing table 3
Text before table: A 1 0 G 7 A U U15 A[0..23] A[0..23] D[0..31] Schematics D[0..31] 60/79 Figure 28. STM32F769I-EVAL SRAM, FLASH, SDRAM
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['F1 D14']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['41D 1F']
Connector mapping: {}
Processing row: ['F2 D13']
Processing row: ['E2 D12']
Processing row: ['D2 D11']
Processing row: ['C2 D10']
Processing row: ['C1 D9']
Processing row: ['B1 D8']
Processing row: ['G6 D7']
Processing row: ['F6 D6']
Processing row: ['F5 D5']
Processing row: ['E5 D4']
Processing row: ['D5 D3']
Processing table 4
Text before table: A 1 0 G 7 A U U15 A[0..23] A[0..23] D[0..31] Schematics D[0..31] 60/79 Figure 28. STM32F769I-EVAL SRAM, FLASH, SDRAM
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['F6 D14']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['41D 6F']
Connector mapping: {}
Processing row: ['G6 D13']
Processing row: ['F5 D12']
Processing row: ['G4 D11']
Processing row: ['F4 D10']
Processing row: ['G3 D9']
Processing row: ['F3 D8']
Processing row: ['E6 D7']
Processing row: ['H6 D6']
Processing row: ['E5 D5']
Processing row: ['H5 D4']
Processing row: ['H4 D3']
Processing table 5
Text before table: B 2 B 3 R46 18 09 5+ 033 P D 5 F 1L R 0 PC9 8p2 F 1E 2 8 M WDDDDD LCC A- PC7 NN KK 23 VRA p2 VVVQQQQQA SSS11111 SSS1 CQQQQ DD DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD 01234567890123456789012345678901 BC 44 EHHEF 83456 10K 10K BAA T NBB C DD QQ 19 F2 77 7233 HH 78 NM R88 R90 EG N C DDDDDD QQQQQQ11111112 23456701234564 F RNPMMLMPNRNREA 10K S6 RV1 A02IIIIII MV CCDD QQC C GB 28 DFFGFGFG 8467 R289 B N C IS 6 1HLE W6 4IIII 1C 6C BL 1 05 AA 43 1456 + V3 +01234567890 3VA 3 RA +3V3 BC 55 G 5 872 F M C _ N B L 1 BOA E VCOOOOOO SE111111 S0123456789012345 W MMMM BC 24 ED 612 A 5 + PP EE F15 M1 CI _9 N1 BL L0AAAAAAAAAAA 011 B E VIIIIII S S AADDHGH 1243126 DEFFGBC 16 882 F M _ B 1 E1 A 0 FDDD MD CLKEW _K0 NEA BS L3 2P EE 27 A2 03 PR I2 4 WA E V////// COOOOOOOOOO C A 1 F M C _ N B L DRCW GG 54 ECDEFFG D 2 03V AAAAAAAAAAAAAAAAAAAAAA 123456789 P FMC_NE3 C A 2 B 5 621 CC 28 1111111111222222222233 PG6 A 09 2 A 3 S CNN LKSAAAA KESS01 A 3 A 6 A 2 JJJJ9 12893 AAAAA 0 PFH GG 81 10K A 1 A 4 S D CN 0 A 4 B 2 AAAAAAAAAAAAAAAA 123456789 P H 2 R147 A 2 A 5 S # 5 D 3 P H 3 A 3 A 6 S D N R AE S ## B 3 C 3 P A 4 ////////// A 7 08 SS C B 656112 0123456789 DDDDDDDDDDDDDDDD 0123456789012345 P AAAAA 5 AAA 8 DD QQ 19 E1 CE 34 B 6 HG A 6 A 9 DDDDDD QQQQQQ 23456701234 ADD 654 EHHEHE 7 A 1122 0901 DD QQ 12 75 5 C 6 456 J DC 781 AA 11123456789 45 1111111111222 0123456789012 A 8 A 1 1 DD QQ 12 86 H 2 D 6 DA A A 1 2 DD QQ 12 97 H 3 B 7 BC 92 A 11112 07890 A 1 3 A 0 DD QQ 22 08 H 4 A 7 G 8 CB 81 A 001 11111111112 A 1 1 A 1 4 A 1 DD QQ 22 19 H 5 C 7 G 9 AD 923 A 1 2 A 1 5 A 2 DD QQ 23 20 G 3 D 3 F 7 CD 7 A 1 3 12 63 A 3 DD QQ 23 31 AE 8 A 1 4 A 1 7 A 4 F 3 B 3 G 1 111111 A 1 5 1 8 A 5 F 4 G 2 A 6 G 3 A 7 H 1 A 8 H 2 A A 9 A 1 0 G 7 A U U15 A[0..23] A[0..23] D[0..31] Schematics D[0..31] 60/79 Figure 28. STM32F769I-EVAL SRAM, FLASH, SDRAM
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['B7\nC9\nD9\nE1']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['1E\n9D\n9C\n7B']
Connector mapping: {}
Processing row: ['L1']
Processing row: ['M9']
Processing row: ['N9']
Processing row: ['P2\nP7']
Processing row: ['A7']
Processing row: ['F9\nL7']
Processing row: ['R7']
Processing table 6
Text before table: B 2 B 3 R46 18 09 5+ 033 P D 5 F 1L R 0 PC9 8p2 F 1E 2 8 M WDDDDD LCC A- PC7 NN KK 23 VRA p2 VVVQQQQQA SSS11111 SSS1 CQQQQ DD DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD 01234567890123456789012345678901 BC 44 EHHEF 83456 10K 10K BAA T NBB C DD QQ 19 F2 77 7233 HH 78 NM R88 R90 EG N C DDDDDD QQQQQQ11111112 23456701234564 F RNPMMLMPNRNREA 10K S6 RV1 A02IIIIII MV CCDD QQC C GB 28 DFFGFGFG 8467 R289 B N C IS 6 1HLE W6 4IIII 1C 6C BL 1 05 AA 43 1456 + V3 +01234567890 3VA 3 RA +3V3 BC 55 G 5 872 F M C _ N B L 1 BOA E VCOOOOOO SE111111 S0123456789012345 W MMMM BC 24 ED 612 A 5 + PP EE F15 M1 CI _9 N1 BL L0AAAAAAAAAAA 011 B E VIIIIII S S AADDHGH 1243126 DEFFGBC 16 882 F M _ B 1 E1 A 0 FDDD MD CLKEW _K0 NEA BS L3 2P EE 27 A2 03 PR I2 4 WA E V////// COOOOOOOOOO C A 1 F M C _ N B L DRCW GG 54 ECDEFFG D 2 03V AAAAAAAAAAAAAAAAAAAAAA 123456789 P FMC_NE3 C A 2 B 5 621 CC 28 1111111111222222222233 PG6 A 09 2 A 3 S CNN LKSAAAA KESS01 A 3 A 6 A 2 JJJJ9 12893 AAAAA 0 PFH GG 81 10K A 1 A 4 S D CN 0 A 4 B 2 AAAAAAAAAAAAAAAA 123456789 P H 2 R147 A 2 A 5 S # 5 D 3 P H 3 A 3 A 6 S D N R AE S ## B 3 C 3 P A 4 ////////// A 7 08 SS C B 656112 0123456789 DDDDDDDDDDDDDDDD 0123456789012345 P AAAAA 5 AAA 8 DD QQ 19 E1 CE 34 B 6 HG A 6 A 9 DDDDDD QQQQQQ 23456701234 ADD 654 EHHEHE 7 A 1122 0901 DD QQ 12 75 5 C 6 456 J DC 781 AA 11123456789 45 1111111111222 0123456789012 A 8 A 1 1 DD QQ 12 86 H 2 D 6 DA A A 1 2 DD QQ 12 97 H 3 B 7 BC 92 A 11112 07890 A 1 3 A 0 DD QQ 22 08 H 4 A 7 G 8 CB 81 A 001 11111111112 A 1 1 A 1 4 A 1 DD QQ 22 19 H 5 C 7 G 9 AD 923 A 1 2 A 1 5 A 2 DD QQ 23 20 G 3 D 3 F 7 CD 7 A 1 3 12 63 A 3 DD QQ 23 31 AE 8 A 1 4 A 1 7 A 4 F 3 B 3 G 1 111111 A 1 5 1 8 A 5 F 4 G 2 A 6 G 3 A 7 H 1 A 8 H 2 A A 9 A 1 0 G 7 A U U15 A[0..23] A[0..23] D[0..31] Schematics D[0..31] 60/79 Figure 28. STM32F769I-EVAL SRAM, FLASH, SDRAM
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['B8\nC1\nD1\nE9']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['9E\n1D\n1C\n8B']
Connector mapping: {}
Processing row: ['L9']
Processing row: ['M1']
Processing row: ['N1']
Processing row: ['P3\nP8']
Processing row: ['A3']
Processing row: ['F1\nL3']
Processing row: ['R3']
Processing table 7
Text before table: IS42S32800G-6BLI +3V3 +3V3 +3V3 VD DD D VS SS S RLF7 779 R1 33 V D D V S S L 3 V D D V S S F V V A A VDDDCCC D1 D# Q0123 VDDDDDDDD SQQQQQQQQ SQQ Q08 PFFJ 782 PRL 891 DI e111111 f012345 a3 uV l+ t3 sV e3 t3 ting: Open 1L 03- 0BCCD n5621 FMLDDDDDDDDDDDDDDDD V D D Q V S S Q JP16A P 2 P 3 C 9 V D D Q V S S Q 10K NKKKK 991787 N 178232 + 3 V3 V D D Q V S S Q MH 93 M 13 R114 3 V D D Q V S S Q 10K LF 1 L 92 +4 3VU 31 VN DU D Q V S S Q Rev EE 17 E 9 R83 V D D Q V S S Q DH 93 D 1 FF MM CC __ NN WB A0 IT V D D Q V S S Q CE 93 C 189123 PP10 CDR 641 F MM CC __ NN OE EE V D D Q V S S Q B 7 B 8 N2YP o/W rP F2D l9Q aEVV1 sV5 hCQQ F M C _ N W +5 3C V5 3N V D D Q V S S Q DocID029087 B 2 B 3 R46 18 09 5+ 033 P D 5 F 1L R 0 PC9 8p2 F 1E 2 8 M WDDDDD LCC A- PC7 NN KK 23 VRA p2 VVVQQQQQA SSS11111 SSS1 CQQQQ DD DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD 01234567890123456789012345678901 BC 44 EHHEF 83456 10K 10K BAA T NBB C DD QQ 19 F2 77 7233 HH 78 NM R88 R90 EG N C DDDDDD QQQQQQ11111112 23456701234564 F RNPMMLMPNRNREA 10K S6 RV1 A02IIIIII MV CCDD QQC C GB 28 DFFGFGFG 8467 R289 B N C IS 6 1HLE W6 4IIII 1C 6C BL 1 05 AA 43 1456 + V3 +01234567890 3VA 3 RA +3V3 BC 55 G 5 872 F M C _ N B L 1 BOA E VCOOOOOO SE111111 S0123456789012345 W MMMM BC 24 ED 612 A 5 + PP EE F15 M1 CI _9 N1 BL L0AAAAAAAAAAA 011 B E VIIIIII S S AADDHGH 1243126 DEFFGBC 16 882 F M _ B 1 E1 A 0 FDDD MD CLKEW _K0 NEA BS L3 2P EE 27 A2 03 PR I2 4 WA E V////// COOOOOOOOOO C A 1 F M C _ N B L DRCW GG 54 ECDEFFG D 2 03V AAAAAAAAAAAAAAAAAAAAAA 123456789 P FMC_NE3 C A 2 B 5 621 CC 28 1111111111222222222233 PG6 A 09 2 A 3 S CNN LKSAAAA KESS01 A 3 A 6 A 2 JJJJ9 12893 AAAAA 0 PFH GG 81 10K A 1 A 4 S D CN 0 A 4 B 2 AAAAAAAAAAAAAAAA 123456789 P H 2 R147 A 2 A 5 S # 5 D 3 P H 3 A 3 A 6 S D N R AE S ## B 3 C 3 P A 4 ////////// A 7 08 SS C B 656112 0123456789 DDDDDDDDDDDDDDDD 0123456789012345 P AAAAA 5 AAA 8 DD QQ 19 E1 CE 34 B 6 HG A 6 A 9 DDDDDD QQQQQQ 23456701234 ADD 654 EHHEHE 7 A 1122 0901 DD QQ 12 75 5 C 6 456 J DC 781 AA 11123456789 45 1111111111222 0123456789012 A 8 A 1 1 DD QQ 12 86 H 2 D 6 DA A A 1 2 DD QQ 12 97 H 3 B 7 BC 92 A 11112 07890 A 1 3 A 0 DD QQ 22 08 H 4 A 7 G 8 CB 81 A 001 11111111112 A 1 1 A 1 4 A 1 DD QQ 22 19 H 5 C 7 G 9 AD 923 A 1 2 A 1 5 A 2 DD QQ 23 20 G 3 D 3 F 7 CD 7 A 1 3 12 63 A 3 DD QQ 23 31 AE 8 A 1 4 A 1 7 A 4 F 3 B 3 G 1 111111 A 1 5 1 8 A 5 F 4 G 2 A 6 G 3 A 7 H 1 A 8 H 2 A A 9 A 1 0 G 7 A U U15 A[0..23] A[0..23] D[0..31] Schematics D[0..31] 60/79 Figure 28. STM32F769I-EVAL SRAM, FLASH, SDRAM
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['561C']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['C165']
Connector mapping: {}
Processing row: ['Fn001']
Processing table 8
Text before table: IS42S32800G-6BLI +3V3 +3V3 +3V3 VD DD D VS SS S RLF7 779 R1 33 V D D V S S L 3 V D D V S S F V V A A VDDDCCC D1 D# Q0123 VDDDDDDDD SQQQQQQQQ SQQ Q08 PFFJ 782 PRL 891 DI e111111 f012345 a3 uV l+ t3 sV e3 t3 ting: Open 1L 03- 0BCCD n5621 FMLDDDDDDDDDDDDDDDD V D D Q V S S Q JP16A P 2 P 3 C 9 V D D Q V S S Q 10K NKKKK 991787 N 178232 + 3 V3 V D D Q V S S Q MH 93 M 13 R114 3 V D D Q V S S Q 10K LF 1 L 92 +4 3VU 31 VN DU D Q V S S Q Rev EE 17 E 9 R83 V D D Q V S S Q DH 93 D 1 FF MM CC __ NN WB A0 IT V D D Q V S S Q CE 93 C 189123 PP10 CDR 641 F MM CC __ NN OE EE V D D Q V S S Q B 7 B 8 N2YP o/W rP F2D l9Q aEVV1 sV5 hCQQ F M C _ N W +5 3C V5 3N V D D Q V S S Q DocID029087 B 2 B 3 R46 18 09 5+ 033 P D 5 F 1L R 0 PC9 8p2 F 1E 2 8 M WDDDDD LCC A- PC7 NN KK 23 VRA p2 VVVQQQQQA SSS11111 SSS1 CQQQQ DD DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD 01234567890123456789012345678901 BC 44 EHHEF 83456 10K 10K BAA T NBB C DD QQ 19 F2 77 7233 HH 78 NM R88 R90 EG N C DDDDDD QQQQQQ11111112 23456701234564 F RNPMMLMPNRNREA 10K S6 RV1 A02IIIIII MV CCDD QQC C GB 28 DFFGFGFG 8467 R289 B N C IS 6 1HLE W6 4IIII 1C 6C BL 1 05 AA 43 1456 + V3 +01234567890 3VA 3 RA +3V3 BC 55 G 5 872 F M C _ N B L 1 BOA E VCOOOOOO SE111111 S0123456789012345 W MMMM BC 24 ED 612 A 5 + PP EE F15 M1 CI _9 N1 BL L0AAAAAAAAAAA 011 B E VIIIIII S S AADDHGH 1243126 DEFFGBC 16 882 F M _ B 1 E1 A 0 FDDD MD CLKEW _K0 NEA BS L3 2P EE 27 A2 03 PR I2 4 WA E V////// COOOOOOOOOO C A 1 F M C _ N B L DRCW GG 54 ECDEFFG D 2 03V AAAAAAAAAAAAAAAAAAAAAA 123456789 P FMC_NE3 C A 2 B 5 621 CC 28 1111111111222222222233 PG6 A 09 2 A 3 S CNN LKSAAAA KESS01 A 3 A 6 A 2 JJJJ9 12893 AAAAA 0 PFH GG 81 10K A 1 A 4 S D CN 0 A 4 B 2 AAAAAAAAAAAAAAAA 123456789 P H 2 R147 A 2 A 5 S # 5 D 3 P H 3 A 3 A 6 S D N R AE S ## B 3 C 3 P A 4 ////////// A 7 08 SS C B 656112 0123456789 DDDDDDDDDDDDDDDD 0123456789012345 P AAAAA 5 AAA 8 DD QQ 19 E1 CE 34 B 6 HG A 6 A 9 DDDDDD QQQQQQ 23456701234 ADD 654 EHHEHE 7 A 1122 0901 DD QQ 12 75 5 C 6 456 J DC 781 AA 11123456789 45 1111111111222 0123456789012 A 8 A 1 1 DD QQ 12 86 H 2 D 6 DA A A 1 2 DD QQ 12 97 H 3 B 7 BC 92 A 11112 07890 A 1 3 A 0 DD QQ 22 08 H 4 A 7 G 8 CB 81 A 001 11111111112 A 1 1 A 1 4 A 1 DD QQ 22 19 H 5 C 7 G 9 AD 923 A 1 2 A 1 5 A 2 DD QQ 23 20 G 3 D 3 F 7 CD 7 A 1 3 12 63 A 3 DD QQ 23 31 AE 8 A 1 4 A 1 7 A 4 F 3 B 3 G 1 111111 A 1 5 1 8 A 5 F 4 G 2 A 6 G 3 A 7 H 1 A 8 H 2 A A 9 A 1 0 G 7 A U U15 A[0..23] A[0..23] D[0..31] Schematics D[0..31] 60/79 Figure 28. STM32F769I-EVAL SRAM, FLASH, SDRAM
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['451C 161C']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['C161 C154']
Connector mapping: {}
Processing row: ['Fn001 Fn001']
Processing table 9
Text before table: IS42S32800G-6BLI +3V3 +3V3 +3V3 VD DD D VS SS S RLF7 779 R1 33 V D D V S S L 3 V D D V S S F V V A A VDDDCCC D1 D# Q0123 VDDDDDDDD SQQQQQQQQ SQQ Q08 PFFJ 782 PRL 891 DI e111111 f012345 a3 uV l+ t3 sV e3 t3 ting: Open 1L 03- 0BCCD n5621 FMLDDDDDDDDDDDDDDDD V D D Q V S S Q JP16A P 2 P 3 C 9 V D D Q V S S Q 10K NKKKK 991787 N 178232 + 3 V3 V D D Q V S S Q MH 93 M 13 R114 3 V D D Q V S S Q 10K LF 1 L 92 +4 3VU 31 VN DU D Q V S S Q Rev EE 17 E 9 R83 V D D Q V S S Q DH 93 D 1 FF MM CC __ NN WB A0 IT V D D Q V S S Q CE 93 C 189123 PP10 CDR 641 F MM CC __ NN OE EE V D D Q V S S Q B 7 B 8 N2YP o/W rP F2D l9Q aEVV1 sV5 hCQQ F M C _ N W +5 3C V5 3N V D D Q V S S Q DocID029087 B 2 B 3 R46 18 09 5+ 033 P D 5 F 1L R 0 PC9 8p2 F 1E 2 8 M WDDDDD LCC A- PC7 NN KK 23 VRA p2 VVVQQQQQA SSS11111 SSS1 CQQQQ DD DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD 01234567890123456789012345678901 BC 44 EHHEF 83456 10K 10K BAA T NBB C DD QQ 19 F2 77 7233 HH 78 NM R88 R90 EG N C DDDDDD QQQQQQ11111112 23456701234564 F RNPMMLMPNRNREA 10K S6 RV1 A02IIIIII MV CCDD QQC C GB 28 DFFGFGFG 8467 R289 B N C IS 6 1HLE W6 4IIII 1C 6C BL 1 05 AA 43 1456 + V3 +01234567890 3VA 3 RA +3V3 BC 55 G 5 872 F M C _ N B L 1 BOA E VCOOOOOO SE111111 S0123456789012345 W MMMM BC 24 ED 612 A 5 + PP EE F15 M1 CI _9 N1 BL L0AAAAAAAAAAA 011 B E VIIIIII S S AADDHGH 1243126 DEFFGBC 16 882 F M _ B 1 E1 A 0 FDDD MD CLKEW _K0 NEA BS L3 2P EE 27 A2 03 PR I2 4 WA E V////// COOOOOOOOOO C A 1 F M C _ N B L DRCW GG 54 ECDEFFG D 2 03V AAAAAAAAAAAAAAAAAAAAAA 123456789 P FMC_NE3 C A 2 B 5 621 CC 28 1111111111222222222233 PG6 A 09 2 A 3 S CNN LKSAAAA KESS01 A 3 A 6 A 2 JJJJ9 12893 AAAAA 0 PFH GG 81 10K A 1 A 4 S D CN 0 A 4 B 2 AAAAAAAAAAAAAAAA 123456789 P H 2 R147 A 2 A 5 S # 5 D 3 P H 3 A 3 A 6 S D N R AE S ## B 3 C 3 P A 4 ////////// A 7 08 SS C B 656112 0123456789 DDDDDDDDDDDDDDDD 0123456789012345 P AAAAA 5 AAA 8 DD QQ 19 E1 CE 34 B 6 HG A 6 A 9 DDDDDD QQQQQQ 23456701234 ADD 654 EHHEHE 7 A 1122 0901 DD QQ 12 75 5 C 6 456 J DC 781 AA 11123456789 45 1111111111222 0123456789012 A 8 A 1 1 DD QQ 12 86 H 2 D 6 DA A A 1 2 DD QQ 12 97 H 3 B 7 BC 92 A 11112 07890 A 1 3 A 0 DD QQ 22 08 H 4 A 7 G 8 CB 81 A 001 11111111112 A 1 1 A 1 4 A 1 DD QQ 22 19 H 5 C 7 G 9 AD 923 A 1 2 A 1 5 A 2 DD QQ 23 20 G 3 D 3 F 7 CD 7 A 1 3 12 63 A 3 DD QQ 23 31 AE 8 A 1 4 A 1 7 A 4 F 3 B 3 G 1 111111 A 1 5 1 8 A 5 F 4 G 2 A 6 G 3 A 7 H 1 A 8 H 2 A A 9 A 1 0 G 7 A U U15 A[0..23] A[0..23] D[0..31] Schematics D[0..31] 60/79 Figure 28. STM32F769I-EVAL SRAM, FLASH, SDRAM
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['551C', '651C', '951C', '061C', '751C', '741C', '441C', '461C', '861C', '761C', '351C', '261C', '361C']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['C155', 'C156', 'C159', 'C160', 'C157', 'C147', 'C144', 'C164', 'C168', 'C167', 'C153', 'C162', 'C163']
Connector mapping: {}
Processing row: ['Fn001', 'Fn001', 'Fn001', 'Fn001', 'Fn001', 'Fn001', 'Fn001', 'Fn001', 'Fn001', 'Fn001', 'Fn001', 'Fn001', 'Fn001']
Processing page 61
Processing table 1
Text before table: 
Table ignored due to presence of 'Revision', 'Date', or 'Changes' in the header: ['U20 +3V3\nG DD D DDB CE EF19 29 8 512 29 C D DA A LL LLS S VP P DD DPV V RC BK K V OO EV VD DV V D 21 2D DD D EV VD D D D D1 2 ND DD D AD D1 2 CS S CHP P FK K C MA DA A AP 2G G SGG GG G G OCSN N NN NN N DN DD D KDD DD D AD E1 2 FFD EE E HH AA C G3727 8 1 96 41 Default I2C Address:0011010 +1V8 +3V3 +3V3 +1V8\nP\nD 4 6 D O O F1 CE N A IS / D DL R 1 2 77C Fn001 86C Fn001 +3V3 P PB B9 8 I I22 CC 11 __ SS CD LA 87C Fn001 +1V8 08C Fn001 R170 4K7 C69 1uF R173[N/A] +3V3 97C Fu7.4 76C Fu1 66C Fu7.4 56C Fu7.4 18C Fu1 R174 0 R175 0\nSAI2_SCKB PA0 GGC EE F2 316 43 A ADBD LRCM DA DCL CC CIC K L DD LKC 1 RAAL 1 CTTK L11 K1/GPIO1 GPIO S M MP2 R I I/ K C CMM E VM B BF MCC G I IOLL A A IN DDKK S SD CE2 1 21 D A CE A A B1 963 53 7 PE6 SAI2_MCLKB PA2 SAI2_FSB PG9 S S AAA udII 12 io__ _SS IDD NAB T PC1 R164 2K2 DFSDM_CLK MFX_GPIO5 PD3 R172 0\n3 1 To MFX\nH H G HH BCBBEF FF4 56 92 3 4 45 77985 G G G GG GGG NPPP P PP P 1III I II I ROOO O OO O NP113 4 65 7 /01/ / // / VB L AD A D// LB RRC RDA D MRC XCL XCC C ICLK L CLD D DLKK2 DR DA A AK32 C AT T T3L T2 2 TK 22 SH NH PH NHH P EP PO EPP OOO OO OO OO U CU UU UU UU T PT TT T1 T TT C2 F F1 L1 22 NN ABB R BL PP HCBF GG BG AF BH9 8 8865 26 26 43 C PJN 32 08 28B-3 57C 67C 2 JP24 R192 10K C63 C71 C73 4.7uF 4.7uF 4.7uF KLC_CIM\nD AAC 7 88 G II IIN NN P P 1 21 I I L RL O O N NP 8 9 / / D A A D C C D A T 3 3 L L LL L SI I II I PPN N PN KKE E E OO O O CU U U TT T T R1 2 1 NN PP P C C A B 5 4 315 4 36 C64 Fn001 Fn001 R165 R166 20 20 IASf 88C 51 U M2 GV P5 3ND 4DD DT01TD ROC ULL KR T 3 42 C89GN R 1D K194 R2 R 025 222 63[N/ CA N] 27GG NN DD RIGHT SB79 Closed\nIIII N 2 L P / /V N 1uF o0 Fn001\nNN 22 RL / D M I C A 1 tols R193\nN 1 R N P P SS KK UU U TT P R CL N 3 2 1 JP23 78C Fn001 time slot1 of SAI emit PD6DFSDM_DATA1 51 U2 GV4 ND DD DOC ULL KR T 3 42 MIC_DATA C4. 97 8uF 1 R8 20 21 24 PJ3028B-3 MP34DT01TR 4.7uF 180 R223 R220 0 DDV_CIM LEFT SB78 Closed\nC70 2.2uF 1K\nC CP PV VO OU UT TN P GH 77 C74 2.2uF C72 2.2uF GND\nWM8994ECS/R GND\n2\n3 1 JP22 MICBIAS1\n+3V3 CN29\nCoupon connectors +3V3 3 Vcc Vout 1 R206 0 PG12 SPDIF_OUT RIGHT LEFT SPDIF connector\nCN25 CN24 C95 C96\n2 GND DLR11H0 MIC_DATA Close to connector100nF 30pF MIC_CLK 123 DGCL ANK TD A VDN L DC R 6 5 4 R1 M91 IC_VD1 D0K M MII CC __ DCL AK TA123 DGCL ANK TD A VDN L DC R 6 5 4 MIC_VDD Less than 7mm\nTitle:Audio\nProject:STM32F769I-EVAL Coupon Connectors Coupon Connectors\nSize:A4 Reference:MB1219 Revision:B.1\nDate:2016/1/7 Sheet:5 of17', '']
Processing table 2
Text before table: Figure 29. STM32F769I-EVAL Audio
Table ignored due to presence of 'Revision', 'Date', or 'Changes' in the header: ['U20 +3V3\nG DD D DDB CE EF19 29 8 512 29 C D DA A LL LLS S VP P DD DPV V RC BK K V OO EV VD DV V D 21 2D DD D EV VD D D D D1 2 ND DD D AD D1 2 CS S CHP P FK K C MA DA A AP 2G G SGG GG G G OCSN N NN NN N DN DD D KDD DD D AD E1 2 FFD EE E HH AA C G3727 8 1 96 41 Default I2C Address:0011010 +1V8 +3V3 +3V3 +1V8\nP\nD 4 6 D O O F1 CE N A IS / D DL R 1 2 77C Fn001 86C Fn001 +3V3 P PB B9 8 I I22 CC 11 __ SS CD LA 87C Fn001 +1V8 08C Fn001 R170 4K7 C69 1uF R173[N/A] +3V3 97C Fu7.4 76C Fu1 66C Fu7.4 56C Fu7.4 18C Fu1 R174 0 R175 0\nSAI2_SCKB PA0 GGC EE F2 316 43 A ADBD LRCM DA DCL CC CIC K L DD LKC 1 RAAL 1 CTTK L11 K1/GPIO1 GPIO S M MP2 R I I/ K C CMM E VM B BF MCC G I IOLL A A IN DDKK S SD CE2 1 21 D A CE A A B1 963 53 7 PE6 SAI2_MCLKB PA2 SAI2_FSB PG9 S S AAA udII 12 io__ _SS IDD NAB T PC1 R164 2K2 DFSDM_CLK MFX_GPIO5 PD3 R172 0\n3 1 To MFX\nH H G HH BCBBEF FF4 56 92 3 4 45 77985 G G G GG GGG NPPP P PP P 1III I II I ROOO O OO O NP113 4 65 7 /01/ / // / VB L AD A D// LB RRC RDA D MRC XCL XCC C ICLK L CLD D DLKK2 DR DA A AK32 C AT T T3L T2 2 TK 22 SH NH PH NHH P EP PO EPP OOO OO OO OO U CU UU UU UU T PT TT T1 T TT C2 F F1 L1 22 NN ABB R BL PP HCBF GG BG AF BH9 8 8865 26 26 43 C PJN 32 08 28B-3 57C 67C 2 JP24 R192 10K C63 C71 C73 4.7uF 4.7uF 4.7uF KLC_CIM\nD AAC 7 88 G II IIN NN P P 1 21 I I L RL O O N NP 8 9 / / D A A D C C D A T 3 3 L L LL L SI I II I PPN N PN KKE E E OO O O CU U U TT T T R1 2 1 NN PP P C C A B 5 4 315 4 36 C64 Fn001 Fn001 R165 R166 20 20 IASf 88C 51 U M2 GV P5 3ND 4DD DT01TD ROC ULL KR T 3 42 C89GN R 1D K194 R2 R 025 222 63[N/ CA N] 27GG NN DD RIGHT SB79 Closed\nIIII N 2 L P / /V N 1uF o0 Fn001\nNN 22 RL / D M I C A 1 tols R193\nN 1 R N P P SS KK UU U TT P R CL N 3 2 1 JP23 78C Fn001 time slot1 of SAI emit PD6DFSDM_DATA1 51 U2 GV4 ND DD DOC ULL KR T 3 42 MIC_DATA C4. 97 8uF 1 R8 20 21 24 PJ3028B-3 MP34DT01TR 4.7uF 180 R223 R220 0 DDV_CIM LEFT SB78 Closed\nC70 2.2uF 1K\nC CP PV VO OU UT TN P GH 77 C74 2.2uF C72 2.2uF GND\nWM8994ECS/R GND\n2\n3 1 JP22 MICBIAS1\n+3V3 CN29\nCoupon connectors +3V3 3 Vcc Vout 1 R206 0 PG12 SPDIF_OUT RIGHT LEFT SPDIF connector\nCN25 CN24 C95 C96\n2 GND DLR11H0 MIC_DATA Close to connector100nF 30pF MIC_CLK 123 DGCL ANK TD A VDN L DC R 6 5 4 R1 M91 IC_VD1 D0K M MII CC __ DCL AK TA123 DGCL ANK TD A VDN L DC R 6 5 4 MIC_VDD Less than 7mm\nTitle:Audio\nProject:STM32F769I-EVAL Coupon Connectors Coupon Connectors\nSize:A4 Reference:MB1219 Revision:B.1\nDate:2016/1/7 Sheet:5 of17', None, None, None, None]
Processing table 3
Text before table: UM2035 Figure 29. STM32F769I-EVAL Audio
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['LDO1VDD AGND\nAVDD1 AGND\nSPKVDD1 AGND\nSPKVDD2 SPKGND1\nAVDD2 SPKGND2\nCPVDD CPGND\nDCVDD DGND\nDBVDD HP2GND\nLDO2VDD\nSDA\nLDO1ENA SCLK\nLDO2ENA CS/ADDR\nVREFC CIFMODE\nMCLK1\nDMICCLK GPIO2/MCLK2\nBCLK1 SPKMODE\nLRCLK1 REFGND\nDACDAT1\nADCDAT1 MICBIAS1\nADCLRCLK1/GPIO1 MICBIAS2\nVMIDC\nGPIO3/BCLK2 HPOUT2N\nGPIO4/LRCLK2 HPOUT2P\nGPIO5/DACDAT2\nGPIO7/ADCDAT2 HPOUT1FB\nGPIO6/ADCLRCLK2 HPOUT1R\nHPOUT1L\nGPIO11/BCLK3\nGPIO10/LRCLK3\nGPIO8/DACDAT3\nGPIO9/ADCDAT3 LINEOUT1N\nLINEOUT1P\nIN1LP LINEOUT2N\nIN1LN LINEOUT2P\nLINEOUTFB\nIN2LP/VRXN\nIN2LN/DMICDAT1\nSPKOUTLN\nIN1RP SPKOUTLP\nIN1RN\nSPKOUTRN\nIN2RP/VRXP SPKOUTRP\nIN2RN/DMICDAT2\nCPCA\nCPCB\nCPVOUTN', None, None]
Header row 2: ['LDO1VDD AGND\nAVDD1 AGND\nSPKVDD1 AGND\nSPKVDD2 SPKGND1\nAVDD2 SPKGND2\nCPVDD CPGND\nDCVDD DGND\nDBVDD HP2GND\nLDO2VDD\nSDA\nLDO1ENA SCLK\nLDO2ENA CS/ADDR\nVREFC CIFMODE\nMCLK1\nDMICCLK GPIO2/MCLK2\nBCLK1 SPKMODE\nLRCLK1 REFGND\nDACDAT1\nADCDAT1 MICBIAS1\nADCLRCLK1/GPIO1 MICBIAS2\nVMIDC\nGPIO3/BCLK2 HPOUT2N\nGPIO4/LRCLK2 HPOUT2P\nGPIO5/DACDAT2\nGPIO7/ADCDAT2 HPOUT1FB\nGPIO6/ADCLRCLK2 HPOUT1R\nHPOUT1L\nGPIO11/BCLK3\nGPIO10/LRCLK3\nGPIO8/DACDAT3\nGPIO9/ADCDAT3 LINEOUT1N\nLINEOUT1P\nIN1LP LINEOUT2N\nIN1LN LINEOUT2P\nLINEOUTFB\nIN2LP/VRXN\nIN2LN/DMICDAT1\nSPKOUTLN\nIN1RP SPKOUTLP\nIN1RN\nSPKOUTRN\nIN2RP/VRXP SPKOUTRP\nIN2RN/DMICDAT2\nCPCA\nCPCB\nCPVOUTN', 'H8', '']
Pin name positions: []
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: ['LDO1VDD AGND\nAVDD1 AGND\nSPKVDD1 AGND\nSPKVDD2 SPKGND1\nAVDD2 SPKGND2\nCPVDD CPGND\nDCVDD DGND\nDBVDD HP2GND\nLDO2VDD\nSDA\nLDO1ENA SCLK\nLDO2ENA CS/ADDR\nVREFC CIFMODE\nMCLK1\nDMICCLK GPIO2/MCLK2\nBCLK1 SPKMODE\nLRCLK1 REFGND\nDACDAT1\nADCDAT1 MICBIAS1\nADCLRCLK1/GPIO1 MICBIAS2\nVMIDC\nGPIO3/BCLK2 HPOUT2N\nGPIO4/LRCLK2 HPOUT2P\nGPIO5/DACDAT2\nGPIO7/ADCDAT2 HPOUT1FB\nGPIO6/ADCLRCLK2 HPOUT1R\nHPOUT1L\nGPIO11/BCLK3\nGPIO10/LRCLK3\nGPIO8/DACDAT3\nGPIO9/ADCDAT3 LINEOUT1N\nLINEOUT1P\nIN1LP LINEOUT2N\nIN1LN LINEOUT2P\nLINEOUTFB\nIN2LP/VRXN\nIN2LN/DMICDAT1\nSPKOUTLN\nIN1RP SPKOUTLP\nIN1RN\nSPKOUTRN\nIN2RP/VRXP SPKOUTRP\nIN2RN/DMICDAT2\nCPCA\nCPCB\nCPVOUTN', 'LDO1VDD AGND\nAVDD1 AGND\nSPKVDD1 AGND\nSPKVDD2 SPKGND1\nAVDD2 SPKGND2\nCPVDD CPGND\nDCVDD DGND\nDBVDD HP2GND\nLDO2VDD\nSDA\nLDO1ENA SCLK\nLDO2ENA CS/ADDR\nVREFC CIFMODE\nMCLK1\nDMICCLK GPIO2/MCLK2\nBCLK1 SPKMODE\nLRCLK1 REFGND\nDACDAT1\nADCDAT1 MICBIAS1\nADCLRCLK1/GPIO1 MICBIAS2\nVMIDC\nGPIO3/BCLK2 HPOUT2N\nGPIO4/LRCLK2 HPOUT2P\nGPIO5/DACDAT2\nGPIO7/ADCDAT2 HPOUT1FB\nGPIO6/ADCLRCLK2 HPOUT1R\nHPOUT1L\nGPIO11/BCLK3\nGPIO10/LRCLK3\nGPIO8/DACDAT3\nGPIO9/ADCDAT3 LINEOUT1N\nLINEOUT1P\nIN1LP LINEOUT2N\nIN1LN LINEOUT2P\nLINEOUTFB\nIN2LP/VRXN\nIN2LN/DMICDAT1\nSPKOUTLN\nIN1RP SPKOUTLP\nIN1RN\nSPKOUTRN\nIN2RP/VRXP SPKOUTRP\nIN2RN/DMICDAT2\nCPCA\nCPCB\nCPVOUTN', 'LDO1VDD AGND\nAVDD1 AGND\nSPKVDD1 AGND\nSPKVDD2 SPKGND1\nAVDD2 SPKGND2\nCPVDD CPGND\nDCVDD DGND\nDBVDD HP2GND\nLDO2VDD\nSDA\nLDO1ENA SCLK\nLDO2ENA CS/ADDR\nVREFC CIFMODE\nMCLK1\nDMICCLK GPIO2/MCLK2\nBCLK1 SPKMODE\nLRCLK1 REFGND\nDACDAT1\nADCDAT1 MICBIAS1\nADCLRCLK1/GPIO1 MICBIAS2\nVMIDC\nGPIO3/BCLK2 HPOUT2N\nGPIO4/LRCLK2 HPOUT2P\nGPIO5/DACDAT2\nGPIO7/ADCDAT2 HPOUT1FB\nGPIO6/ADCLRCLK2 HPOUT1R\nHPOUT1L\nGPIO11/BCLK3\nGPIO10/LRCLK3\nGPIO8/DACDAT3\nGPIO9/ADCDAT3 LINEOUT1N\nLINEOUT1P\nIN1LP LINEOUT2N\nIN1LN LINEOUT2P\nLINEOUTFB\nIN2LP/VRXN\nIN2LN/DMICDAT1\nSPKOUTLN\nIN1RP SPKOUTLP\nIN1RN\nSPKOUTRN\nIN2RP/VRXP SPKOUTRP\nIN2RN/DMICDAT2\nCPCA\nCPCB\nCPVOUTN']
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['NTUOVPC\nBCPC\nACPC\n2TADCIMD/NR2NI\nPRTUOKPS PXRV/PR2NI\nNRTUOKPS\nNR1NI\nPLTUOKPS PR1NI\nNLTUOKPS\n1TADCIMD/NL2NI\nNXRV/PL2NI\nBFTUOENIL\nP2TUOENIL NL1NI\nN2TUOENIL PL1NI\nP1TUOENIL\nN1TUOENIL 3TADCDA/9OIPG\n3TADCAD/8OIPG\n3KLCRL/01OIPG\n3KLCB/11OIPG\nL1TUOPH\nR1TUOPH 2KLCRLCDA/6OIPG\nBF1TUOPH 2TADCDA/7OIPG\n2TADCAD/5OIPG\nP2TUOPH 2KLCRL/4OIPG\nN2TUOPH 2KLCB/3OIPG\nCDIMV\n2SAIBCIM 1OIPG/1KLCRLCDA\n1SAIBCIM 1TADCDA\n1TADCAD\nDNGFER 1KLCRL\nEDOMKPS 1KLCB\n2KLCM/2OIPG KLCCIMD\n1KLCM\nEDOMFIC CFERV\nRDDA/SC ANE2ODL\nKLCS ANE1ODL\nADS\nDDV2ODL\nDNG2PH DDVBD\nDNGD DDVCD\nDNGPC DDVPC\n2DNGKPS 2DDVA\n1DNGKPS 2DDVKPS\nDNGA 1DDVKPS\nDNGA 1DDVA\nDNGA DDV1ODL', 'NTUOVPC\nBCPC\nACPC\n2TADCIMD/NR2NI\nPRTUOKPS PXRV/PR2NI\nNRTUOKPS\nNR1NI\nPLTUOKPS PR1NI\nNLTUOKPS\n1TADCIMD/NL2NI\nNXRV/PL2NI\nBFTUOENIL\nP2TUOENIL NL1NI\nN2TUOENIL PL1NI\nP1TUOENIL\nN1TUOENIL 3TADCDA/9OIPG\n3TADCAD/8OIPG\n3KLCRL/01OIPG\n3KLCB/11OIPG\nL1TUOPH\nR1TUOPH 2KLCRLCDA/6OIPG\nBF1TUOPH 2TADCDA/7OIPG\n2TADCAD/5OIPG\nP2TUOPH 2KLCRL/4OIPG\nN2TUOPH 2KLCB/3OIPG\nCDIMV\n2SAIBCIM 1OIPG/1KLCRLCDA\n1SAIBCIM 1TADCDA\n1TADCAD\nDNGFER 1KLCRL\nEDOMKPS 1KLCB\n2KLCM/2OIPG KLCCIMD\n1KLCM\nEDOMFIC CFERV\nRDDA/SC ANE2ODL\nKLCS ANE1ODL\nADS\nDDV2ODL\nDNG2PH DDVBD\nDNGD DDVCD\nDNGPC DDVPC\n2DNGKPS 2DDVA\n1DNGKPS 2DDVKPS\nDNGA 1DDVKPS\nDNGA 1DDVA\nDNGA DDV1ODL', 'NTUOVPC\nBCPC\nACPC\n2TADCIMD/NR2NI\nPRTUOKPS PXRV/PR2NI\nNRTUOKPS\nNR1NI\nPLTUOKPS PR1NI\nNLTUOKPS\n1TADCIMD/NL2NI\nNXRV/PL2NI\nBFTUOENIL\nP2TUOENIL NL1NI\nN2TUOENIL PL1NI\nP1TUOENIL\nN1TUOENIL 3TADCDA/9OIPG\n3TADCAD/8OIPG\n3KLCRL/01OIPG\n3KLCB/11OIPG\nL1TUOPH\nR1TUOPH 2KLCRLCDA/6OIPG\nBF1TUOPH 2TADCDA/7OIPG\n2TADCAD/5OIPG\nP2TUOPH 2KLCRL/4OIPG\nN2TUOPH 2KLCB/3OIPG\nCDIMV\n2SAIBCIM 1OIPG/1KLCRLCDA\n1SAIBCIM 1TADCDA\n1TADCAD\nDNGFER 1KLCRL\nEDOMKPS 1KLCB\n2KLCM/2OIPG KLCCIMD\n1KLCM\nEDOMFIC CFERV\nRDDA/SC ANE2ODL\nKLCS ANE1ODL\nADS\nDDV2ODL\nDNG2PH DDVBD\nDNGD DDVCD\nDNGPC DDVPC\n2DNGKPS 2DDVA\n1DNGKPS 2DDVKPS\nDNGA 1DDVKPS\nDNGA 1DDVA\nDNGA DDV1ODL']
Reversed Header row 2: ['NTUOVPC\nBCPC\nACPC\n2TADCIMD/NR2NI\nPRTUOKPS PXRV/PR2NI\nNRTUOKPS\nNR1NI\nPLTUOKPS PR1NI\nNLTUOKPS\n1TADCIMD/NL2NI\nNXRV/PL2NI\nBFTUOENIL\nP2TUOENIL NL1NI\nN2TUOENIL PL1NI\nP1TUOENIL\nN1TUOENIL 3TADCDA/9OIPG\n3TADCAD/8OIPG\n3KLCRL/01OIPG\n3KLCB/11OIPG\nL1TUOPH\nR1TUOPH 2KLCRLCDA/6OIPG\nBF1TUOPH 2TADCDA/7OIPG\n2TADCAD/5OIPG\nP2TUOPH 2KLCRL/4OIPG\nN2TUOPH 2KLCB/3OIPG\nCDIMV\n2SAIBCIM 1OIPG/1KLCRLCDA\n1SAIBCIM 1TADCDA\n1TADCAD\nDNGFER 1KLCRL\nEDOMKPS 1KLCB\n2KLCM/2OIPG KLCCIMD\n1KLCM\nEDOMFIC CFERV\nRDDA/SC ANE2ODL\nKLCS ANE1ODL\nADS\nDDV2ODL\nDNG2PH DDVBD\nDNGD DDVCD\nDNGPC DDVPC\n2DNGKPS 2DDVA\n1DNGKPS 2DDVKPS\nDNGA 1DDVKPS\nDNGA 1DDVA\nDNGA DDV1ODL', '8H', '']
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: ['NTUOVPC\nBCPC\nACPC\n2TADCIMD/NR2NI\nPRTUOKPS PXRV/PR2NI\nNRTUOKPS\nNR1NI\nPLTUOKPS PR1NI\nNLTUOKPS\n1TADCIMD/NL2NI\nNXRV/PL2NI\nBFTUOENIL\nP2TUOENIL NL1NI\nN2TUOENIL PL1NI\nP1TUOENIL\nN1TUOENIL 3TADCDA/9OIPG\n3TADCAD/8OIPG\n3KLCRL/01OIPG\n3KLCB/11OIPG\nL1TUOPH\nR1TUOPH 2KLCRLCDA/6OIPG\nBF1TUOPH 2TADCDA/7OIPG\n2TADCAD/5OIPG\nP2TUOPH 2KLCRL/4OIPG\nN2TUOPH 2KLCB/3OIPG\nCDIMV\n2SAIBCIM 1OIPG/1KLCRLCDA\n1SAIBCIM 1TADCDA\n1TADCAD\nDNGFER 1KLCRL\nEDOMKPS 1KLCB\n2KLCM/2OIPG KLCCIMD\n1KLCM\nEDOMFIC CFERV\nRDDA/SC ANE2ODL\nKLCS ANE1ODL\nADS\nDDV2ODL\nDNG2PH DDVBD\nDNGD DDVCD\nDNGPC DDVPC\n2DNGKPS 2DDVA\n1DNGKPS 2DDVKPS\nDNGA 1DDVKPS\nDNGA 1DDVA\nDNGA DDV1ODL', 'NTUOVPC\nBCPC\nACPC\n2TADCIMD/NR2NI\nPRTUOKPS PXRV/PR2NI\nNRTUOKPS\nNR1NI\nPLTUOKPS PR1NI\nNLTUOKPS\n1TADCIMD/NL2NI\nNXRV/PL2NI\nBFTUOENIL\nP2TUOENIL NL1NI\nN2TUOENIL PL1NI\nP1TUOENIL\nN1TUOENIL 3TADCDA/9OIPG\n3TADCAD/8OIPG\n3KLCRL/01OIPG\n3KLCB/11OIPG\nL1TUOPH\nR1TUOPH 2KLCRLCDA/6OIPG\nBF1TUOPH 2TADCDA/7OIPG\n2TADCAD/5OIPG\nP2TUOPH 2KLCRL/4OIPG\nN2TUOPH 2KLCB/3OIPG\nCDIMV\n2SAIBCIM 1OIPG/1KLCRLCDA\n1SAIBCIM 1TADCDA\n1TADCAD\nDNGFER 1KLCRL\nEDOMKPS 1KLCB\n2KLCM/2OIPG KLCCIMD\n1KLCM\nEDOMFIC CFERV\nRDDA/SC ANE2ODL\nKLCS ANE1ODL\nADS\nDDV2ODL\nDNG2PH DDVBD\nDNGD DDVCD\nDNGPC DDVPC\n2DNGKPS 2DDVA\n1DNGKPS 2DDVKPS\nDNGA 1DDVKPS\nDNGA 1DDVA\nDNGA DDV1ODL', 'NTUOVPC\nBCPC\nACPC\n2TADCIMD/NR2NI\nPRTUOKPS PXRV/PR2NI\nNRTUOKPS\nNR1NI\nPLTUOKPS PR1NI\nNLTUOKPS\n1TADCIMD/NL2NI\nNXRV/PL2NI\nBFTUOENIL\nP2TUOENIL NL1NI\nN2TUOENIL PL1NI\nP1TUOENIL\nN1TUOENIL 3TADCDA/9OIPG\n3TADCAD/8OIPG\n3KLCRL/01OIPG\n3KLCB/11OIPG\nL1TUOPH\nR1TUOPH 2KLCRLCDA/6OIPG\nBF1TUOPH 2TADCDA/7OIPG\n2TADCAD/5OIPG\nP2TUOPH 2KLCRL/4OIPG\nN2TUOPH 2KLCB/3OIPG\nCDIMV\n2SAIBCIM 1OIPG/1KLCRLCDA\n1SAIBCIM 1TADCDA\n1TADCAD\nDNGFER 1KLCRL\nEDOMKPS 1KLCB\n2KLCM/2OIPG KLCCIMD\n1KLCM\nEDOMFIC CFERV\nRDDA/SC ANE2ODL\nKLCS ANE1ODL\nADS\nDDV2ODL\nDNG2PH DDVBD\nDNGD DDVCD\nDNGPC DDVPC\n2DNGKPS 2DDVA\n1DNGKPS 2DDVKPS\nDNGA 1DDVKPS\nDNGA 1DDVA\nDNGA DDV1ODL']
Connector mapping: {}
Processing row: ['LDO1VDD AGND\nAVDD1 AGND\nSPKVDD1 AGND\nSPKVDD2 SPKGND1\nAVDD2 SPKGND2\nCPVDD CPGND\nDCVDD DGND\nDBVDD HP2GND\nLDO2VDD\nSDA\nLDO1ENA SCLK\nLDO2ENA CS/ADDR\nVREFC CIFMODE\nMCLK1\nDMICCLK GPIO2/MCLK2\nBCLK1 SPKMODE\nLRCLK1 REFGND\nDACDAT1\nADCDAT1 MICBIAS1\nADCLRCLK1/GPIO1 MICBIAS2\nVMIDC\nGPIO3/BCLK2 HPOUT2N\nGPIO4/LRCLK2 HPOUT2P\nGPIO5/DACDAT2\nGPIO7/ADCDAT2 HPOUT1FB\nGPIO6/ADCLRCLK2 HPOUT1R\nHPOUT1L\nGPIO11/BCLK3\nGPIO10/LRCLK3\nGPIO8/DACDAT3\nGPIO9/ADCDAT3 LINEOUT1N\nLINEOUT1P\nIN1LP LINEOUT2N\nIN1LN LINEOUT2P\nLINEOUTFB\nIN2LP/VRXN\nIN2LN/DMICDAT1\nSPKOUTLN\nIN1RP SPKOUTLP\nIN1RN\nSPKOUTRN\nIN2RP/VRXP SPKOUTRP\nIN2RN/DMICDAT2\nCPCA\nCPCB\nCPVOUTN', 'C70\nH7', '']
Processing table 4
Text before table: +3V3 U20 UM2035 Figure 29. STM32F769I-EVAL Audio
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['E7']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['7E']
Connector mapping: {}
Processing row: ['E8']
Processing row: ['A1']
Processing row: ['C1']
Processing row: ['H9']
Processing row: ['E2']
Processing row: ['F7']
Processing table 5
Text before table: +3V3 Default I2C Address:0011010 +3V3 U20 UM2035 Figure 29. STM32F769I-EVAL Audio
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: [None, None, None, None, None, 'B2', None, None]
Header row 2: [None, None, None, None, None, 'C2\nD8', None, None]
Pin name positions: []
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: [None, None, None, None, None, 'B2', 'B2', 'B2']
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: [None, None, None, None, None, '2B', '2B', '2B']
Reversed Header row 2: [None, None, None, None, None, '8D\n2C', None, None]
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: [None, None, None, None, None, '2B', '2B', '2B']
Connector mapping: {}
Processing row: [None, None, '+1V8', '', None, 'G9', None, None]
Processing row: [None, None, '+1V8', '', '', 'F1\nD2', None, None]
Processing row: [None, None, '+1V8', '', '', 'F1\nD2', 'D2', None]
Processing row: ['76C', '86C', '+1V8', '', '', '18C', 'D1\nR170 4K7 D4', None]
Processing row: ['76C', '86C', '+1V8', '', '', '18C', 'D1\nR170 4K7 D4', 'D5\nC69 1uF E6']
Processing table 6
Text before table: H 3 C G P I O 4 / L L 8 4.7uF 4.7uF 4.7uF JP24 G H 2 C63 C71 C73 To MFX 3 1 VM MCC IN DDKK CE2 CE 963 AAA udII io__ _SS IDD NAB T ADBD DCL CIC LKC RAAL CTTK L11 K1/GPIO1 MP2 I/ CMM BF IOLL A SD 21 GGC 316 B1 R164 2K2 MFX_GPIO5 S 12 A DA CC DD M I C B I A S 1 F2 A 7 PC1 S EE 43 PA0 DFSDM_CLK SAI2_FSB LRCM L 1 R E G A 53 R172 0 PD3 PG9 SAI2_SCKB K 1 S K A PA2 GPIO SAI2_MCLKB D PE6 Fn001 Fu7.4 Fn001 Fu1 Fn001 Fu7.4 Fn001 Fu7.4 Fu1 VP RC EV F1 CE CS IS FK MA OCSN DD E1 C69 1uF EF19 6 AA 41 LLS DD OO 21 EV ND AD CHP / AP D DL R +3V3 DDB 512 G3727 2 R173[N/A] +3V3 LL D O N A SGG KDD I22 CC 11 __ SS CD LA D 4 HH 1 R170 4K7 R175 0 77C 97C 87C 76C 86C 66C 08C 56C 18C PB B9 8 DN AD I R174 0 FFD P +1V8 DPV O 2D VD DD D1 DA BK VD DD D1 P 2G NN DD 29 D D DA GG NN DD EE +3V3 +1V8 C V D D C G G 96 A V DV D 2 S P K G N D 2 D 8 C 1 S P K V D D 2 +1V8 CE 29 A G N D E 8 +3V3 Default I2C Address:0011010 +3V3 U20 UM2035 Figure 29. STM32F769I-EVAL Audio
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: [None, None, None, '', '']
Header row 2: ['G6', None, '', '', '']
Pin name positions: []
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: [None, None, None, '', '']
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: [None, None, None, '', '']
Reversed Header row 2: ['6G', None, '', '', '']
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: [None, None, None, '', '']
Connector mapping: {}
Processing row: ['H6', '', '', '', '']
Processing row: ['H6', '', '', '', '']
Processing row: ['H6', '', '', '', '']
Processing row: ['H6', '', '', '', '']
Processing table 7
Text before table: 2 WM8994ECS/R GND C72 2.2uF GND CP PV VO OU UT TN P GH 77 C74 2.2uF 3 C DDV_CIM Rev Fn001 C70 2.2uF 1K CU PT C2 BL JP23 HCBF 8865 0 R220 CU P CL ABB MP34DT01TR Closed GG 4.7uF R223 IIN NN 21 RL NP113 /V D// MRC ICLK CLD DA AT TK 22 180 AAC 92 SB78 1 time slot1 of SAI GV4 ND DD DOC ULL T NN 22 RL P /01/ VB RDA XCC P SH PH KKE OO U TT R1 PP PJ3028B-3 DocID029087 51 42 88 BH9 36 MIC_DATA 2 78C R8 20 21 KR PD6DFSDM_DATA1 SS PPN KK OOO UU TT R N C4. 97 8uF 3 24 3 315 IIII N 1 R N emit BCBBEF 77985 NPPP 1III ROOO SI PN OO UU T1 L1 PP 1 AF 26 U2 LEFT NN tols Fn001 63[N/ R193 NP / D M I C DR A T2 1 C89GN o0 CA N] 27GG N 2 L P / RRC XCL N 025 M2 P5 3ND 4DD DT01TD ROC 1D K194 1uF IASf LL II NH EP OO UU TT F1 NN DD A R R 222 GV ULL T II 1 L N L I NHH EPP OO UU TT 22 P 51 42 D 7 BG 4 88C 20 20 KR L I N E O U T 2 NN C64 3 C 4 R165 R166 E O U T 1 Fn001 Fn001 Closed B GGG P I O 9 / A D C DLKK2 AK32 T3L 3 L FF4 56 C 5 SB79 R2 RIGHT U G P I O 8 / D A C D A T 3 HH 45 LB PJN 32 08 28B-3 R192 10K 57C 67C 26 KLC_CIM T 43 GG PP II OO 65 // AD C PO R G 4 P I O 7 / A D C D A T 2 P U T F G H 3 C G P I O 4 / L L 8 4.7uF 4.7uF 4.7uF JP24 G H 2 C63 C71 C73 To MFX 3 1 VM MCC IN DDKK CE2 CE 963 AAA udII io__ _SS IDD NAB T ADBD DCL CIC LKC RAAL CTTK L11 K1/GPIO1 MP2 I/ CMM BF IOLL A SD 21 GGC 316 B1 R164 2K2 MFX_GPIO5 S 12 A DA CC DD M I C B I A S 1 F2 A 7 PC1 S EE 43 PA0 DFSDM_CLK SAI2_FSB LRCM L 1 R E G A 53 R172 0 PD3 PG9 SAI2_SCKB K 1 S K A PA2 GPIO SAI2_MCLKB D PE6 Fn001 Fu7.4 Fn001 Fu1 Fn001 Fu7.4 Fn001 Fu7.4 Fu1 VP RC EV F1 CE CS IS FK MA OCSN DD E1 C69 1uF EF19 6 AA 41 LLS DD OO 21 EV ND AD CHP / AP D DL R +3V3 DDB 512 G3727 2 R173[N/A] +3V3 LL D O N A SGG KDD I22 CC 11 __ SS CD LA D 4 HH 1 R170 4K7 R175 0 77C 97C 87C 76C 86C 66C 08C 56C 18C PB B9 8 DN AD I R174 0 FFD P +1V8 DPV O 2D VD DD D1 DA BK VD DD D1 P 2G NN DD 29 D D DA GG NN DD EE +3V3 +1V8 C V D D C G G 96 A V DV D 2 S P K G N D 2 D 8 C 1 S P K V D D 2 +1V8 CE 29 A G N D E 8 +3V3 Default I2C Address:0011010 +3V3 U20 UM2035 Figure 29. STM32F769I-EVAL Audio
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['', '', '', '']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['', '', '', '']
Connector mapping: {}
Processing table 8
Text before table: +3V3 CN29 MICBIAS1 JP22 3 1 2 WM8994ECS/R GND C72 2.2uF GND CP PV VO OU UT TN P GH 77 C74 2.2uF 3 C DDV_CIM Rev Fn001 C70 2.2uF 1K CU PT C2 BL JP23 HCBF 8865 0 R220 CU P CL ABB MP34DT01TR Closed GG 4.7uF R223 IIN NN 21 RL NP113 /V D// MRC ICLK CLD DA AT TK 22 180 AAC 92 SB78 1 time slot1 of SAI GV4 ND DD DOC ULL T NN 22 RL P /01/ VB RDA XCC P SH PH KKE OO U TT R1 PP PJ3028B-3 DocID029087 51 42 88 BH9 36 MIC_DATA 2 78C R8 20 21 KR PD6DFSDM_DATA1 SS PPN KK OOO UU TT R N C4. 97 8uF 3 24 3 315 IIII N 1 R N emit BCBBEF 77985 NPPP 1III ROOO SI PN OO UU T1 L1 PP 1 AF 26 U2 LEFT NN tols Fn001 63[N/ R193 NP / D M I C DR A T2 1 C89GN o0 CA N] 27GG N 2 L P / RRC XCL N 025 M2 P5 3ND 4DD DT01TD ROC 1D K194 1uF IASf LL II NH EP OO UU TT F1 NN DD A R R 222 GV ULL T II 1 L N L I NHH EPP OO UU TT 22 P 51 42 D 7 BG 4 88C 20 20 KR L I N E O U T 2 NN C64 3 C 4 R165 R166 E O U T 1 Fn001 Fn001 Closed B GGG P I O 9 / A D C DLKK2 AK32 T3L 3 L FF4 56 C 5 SB79 R2 RIGHT U G P I O 8 / D A C D A T 3 HH 45 LB PJN 32 08 28B-3 R192 10K 57C 67C 26 KLC_CIM T 43 GG PP II OO 65 // AD C PO R G 4 P I O 7 / A D C D A T 2 P U T F G H 3 C G P I O 4 / L L 8 4.7uF 4.7uF 4.7uF JP24 G H 2 C63 C71 C73 To MFX 3 1 VM MCC IN DDKK CE2 CE 963 AAA udII io__ _SS IDD NAB T ADBD DCL CIC LKC RAAL CTTK L11 K1/GPIO1 MP2 I/ CMM BF IOLL A SD 21 GGC 316 B1 R164 2K2 MFX_GPIO5 S 12 A DA CC DD M I C B I A S 1 F2 A 7 PC1 S EE 43 PA0 DFSDM_CLK SAI2_FSB LRCM L 1 R E G A 53 R172 0 PD3 PG9 SAI2_SCKB K 1 S K A PA2 GPIO SAI2_MCLKB D PE6 Fn001 Fu7.4 Fn001 Fu1 Fn001 Fu7.4 Fn001 Fu7.4 Fu1 VP RC EV F1 CE CS IS FK MA OCSN DD E1 C69 1uF EF19 6 AA 41 LLS DD OO 21 EV ND AD CHP / AP D DL R +3V3 DDB 512 G3727 2 R173[N/A] +3V3 LL D O N A SGG KDD I22 CC 11 __ SS CD LA D 4 HH 1 R170 4K7 R175 0 77C 97C 87C 76C 86C 66C 08C 56C 18C PB B9 8 DN AD I R174 0 FFD P +1V8 DPV O 2D VD DD D1 DA BK VD DD D1 P 2G NN DD 29 D D DA GG NN DD EE +3V3 +1V8 C V D D C G G 96 A V DV D 2 S P K G N D 2 D 8 C 1 S P K V D D 2 +1V8 CE 29 A G N D E 8 +3V3 Default I2C Address:0011010 +3V3 U20 UM2035 Figure 29. STM32F769I-EVAL Audio
Found connector CN29 in table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['2', 'Vcc Vout\nGND']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['2', 'DNG\ntuoV ccV']
Connector mapping: {}
Processing table 9
Text before table: 30pF C95 C96 CN25 CN24 +3V3 Vcc Vout SPDIF_OUT Coupon connectors SPDIF connector RIGHT LEFT 3 1 R206 0 PG12 +3V3 CN29 MICBIAS1 JP22 3 1 2 WM8994ECS/R GND C72 2.2uF GND CP PV VO OU UT TN P GH 77 C74 2.2uF 3 C DDV_CIM Rev Fn001 C70 2.2uF 1K CU PT C2 BL JP23 HCBF 8865 0 R220 CU P CL ABB MP34DT01TR Closed GG 4.7uF R223 IIN NN 21 RL NP113 /V D// MRC ICLK CLD DA AT TK 22 180 AAC 92 SB78 1 time slot1 of SAI GV4 ND DD DOC ULL T NN 22 RL P /01/ VB RDA XCC P SH PH KKE OO U TT R1 PP PJ3028B-3 DocID029087 51 42 88 BH9 36 MIC_DATA 2 78C R8 20 21 KR PD6DFSDM_DATA1 SS PPN KK OOO UU TT R N C4. 97 8uF 3 24 3 315 IIII N 1 R N emit BCBBEF 77985 NPPP 1III ROOO SI PN OO UU T1 L1 PP 1 AF 26 U2 LEFT NN tols Fn001 63[N/ R193 NP / D M I C DR A T2 1 C89GN o0 CA N] 27GG N 2 L P / RRC XCL N 025 M2 P5 3ND 4DD DT01TD ROC 1D K194 1uF IASf LL II NH EP OO UU TT F1 NN DD A R R 222 GV ULL T II 1 L N L I NHH EPP OO UU TT 22 P 51 42 D 7 BG 4 88C 20 20 KR L I N E O U T 2 NN C64 3 C 4 R165 R166 E O U T 1 Fn001 Fn001 Closed B GGG P I O 9 / A D C DLKK2 AK32 T3L 3 L FF4 56 C 5 SB79 R2 RIGHT U G P I O 8 / D A C D A T 3 HH 45 LB PJN 32 08 28B-3 R192 10K 57C 67C 26 KLC_CIM T 43 GG PP II OO 65 // AD C PO R G 4 P I O 7 / A D C D A T 2 P U T F G H 3 C G P I O 4 / L L 8 4.7uF 4.7uF 4.7uF JP24 G H 2 C63 C71 C73 To MFX 3 1 VM MCC IN DDKK CE2 CE 963 AAA udII io__ _SS IDD NAB T ADBD DCL CIC LKC RAAL CTTK L11 K1/GPIO1 MP2 I/ CMM BF IOLL A SD 21 GGC 316 B1 R164 2K2 MFX_GPIO5 S 12 A DA CC DD M I C B I A S 1 F2 A 7 PC1 S EE 43 PA0 DFSDM_CLK SAI2_FSB LRCM L 1 R E G A 53 R172 0 PD3 PG9 SAI2_SCKB K 1 S K A PA2 GPIO SAI2_MCLKB D PE6 Fn001 Fu7.4 Fn001 Fu1 Fn001 Fu7.4 Fn001 Fu7.4 Fu1 VP RC EV F1 CE CS IS FK MA OCSN DD E1 C69 1uF EF19 6 AA 41 LLS DD OO 21 EV ND AD CHP / AP D DL R +3V3 DDB 512 G3727 2 R173[N/A] +3V3 LL D O N A SGG KDD I22 CC 11 __ SS CD LA D 4 HH 1 R170 4K7 R175 0 77C 97C 87C 76C 86C 66C 08C 56C 18C PB B9 8 DN AD I R174 0 FFD P +1V8 DPV O 2D VD DD D1 DA BK VD DD D1 P 2G NN DD 29 D D DA GG NN DD EE +3V3 +1V8 C V D D C G G 96 A V DV D 2 S P K G N D 2 D 8 C 1 S P K V D D 2 +1V8 CE 29 A G N D E 8 +3V3 Default I2C Address:0011010 +3V3 U20 UM2035 Figure 29. STM32F769I-EVAL Audio
Found connector CN25 in table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['CLK\nGND\nDATA', 'NC\nLR\nVDD']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['ATAD\nDNG\nKLC', 'DDV\nRL\nCN']
Connector mapping: {}
Processing page 62
Processing table 1
Text before table: Figure 30. STM32F769I-EVAL LCD, camera, connector
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['RGB LCD\nCN18\nLCD_R[0..7]LCD_R[0..7] P P P P P P P PJ J J J J J GI1 0 1 2 3 4 5 65 L L L L L L L LC C C C C C C CD D D D D D D D_ _ _ _ _ _ _ _R R R R R R R R0 1 2 3 4 5 6 7 1 3 5 7 9 1 1 1 11 3 5 7 1 1 1 1 10 2 4 6 82 4 6 8 L L L L L L L LC C C C C C C CD D D D D D D D_ _ _ _ _ _ _ _G G G G G G G G0 1 2 3 4 5 6 7 P P P P P P P PE E A BC B B I15 6 6 51 19 10 1 LCD_G[0..7] LCD_G[0..7]\nLCD_B[ T L0 o C.. 7 DM] _L F IXC ND T_B[0..7] MFP P P P P P P P XK K K KJ J J J _1 1 1 1 3 4 5 6 G2 3 4 5 PIOL L L L L L L LC C C C C C C C 14D D D D D D D D_ _ _ _ _ _ _ _B B B B B B B B0 1 2 3 4 5 6 7 1 2 2 2 2 2 3 3 3 3 39 1 3 5 7 9 1 3 5 7 2 2 2 2 2 3 3 3 3 3 40 2 4 6 8 0 2 4 6 8 I IR 221 CC6 112 __ SS CD0 LA P P P P P PK B BI I I1 1 17 9 82 3 4 L L LL I IR 22CC CC E CCDD D SD 11E ___ _ __ T SCH V SE C# DN LS S LKY Y AB N NC C\n9 0\nLCD_BL_CTRL PA8 4 41 3 4 42 4\nB+ E5V AD(FCM1L 65 08KF-601T03) C 106 u0 F 100C n5 F9 4 4 45 7 9 4 4 56 8 0 +3V3 H2 H4\nL4\nBEAD(FCM1608KF-601T03)\nP127B-2*25MGF-079-1A H1 H3', 'Camera\nPAR_D[0..11] PAR_D[0..11]\nC102+1V8 41 C101\nCN4\n+3V3 +1V8 PD6 PA1 R0 _0 DnF 10 1 3 5 2 4 6 1 P0 A0 RnF _D11 PD2\nF Fr ro oT m mo C M MM a F Fm OF X XX e pr ea X n_ R SP DS DL rTU N aI iG (RSR 1 P0 T2 K A3 3 H[R _N P2 D/ CA3 N6 L] KC[R N2 /A39 ] PP PP M M AB CC F F 68 11 X X 10 _ _I2 G GCP PP P1A AI I_ O O TR RS P1 1C_ 82 1D DL8 6_C 7 9 1 1 1 1 1 31 3 5 7 9 1 1 1 1 1 2 30 2 4 6 8 0 68 P PCI2A AaC m TTR R1 PP Pe_ __ 11 9rD DS a 01D _9 7CA L_ KC PPPP BB DC 79 3712\nns I P & R A _ RX S S Y N ) P P P P E A C C 5 4 6 8 P P P A A A R R R _ _ _ _ D D D 0 2 4 2 2 2 2 2 3 3 1 3 5 7 9 1 3 2 2 2 2 3 3 3 2 4 6 8 0 2 4 P P P A A A T R R R _ _ _ D D D 1 3 5 PP P E C C 6 9 PAR_VSYNC\n5\n37 38\n+2V8 39 40 +2V8\nC117 F1000-2*20MGF-L0A C116 +1V8\n100nF CLM-120-02-L-D (Samtec) 100nF\n42 R25 X3\n10K 14 EV NCC GO NU DT 3 2\n+2V8\nSM7745HEX-24.0M[N/A]\nR234 R235\n4K7 4K7\nT5\n1 BSN20 G\nI2C1_SCL I2C1_SCL_C 3 2\nD S\nR229 [N/A]\nT4\n1 BSN20 G\nI2C1_SDA I2C1_SDA_C 3 2\nD S\nR227 [N/A]']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['3H 1H A1-970-FGM52*2-B721P\n)30T106-FK8061MCF(DAEB\n4L\n4H 2H 3V3+ 0 8 65 4 4 9 7 54 4 4 9F 5n C001 F 0u 601 C )30T106-FK80 56 L1MCF(DA V5E +B\n4 24 4 3 14 4 8AP LRTC_LB_DCL\n0 9\nC CN N BA Y YKL S SL ND #C ES V HCS T __ _ ___ E11 DS D DDCC E CC CC22 RI I LL L L 4 3 28 9 71 1 1I I IB B KP P P P P P AL 0DC SS __ 211 6CC 122 RI I 8 6 4 2 0 8 6 4 2 04 3 3 3 3 3 2 2 2 2 2 7 5 3 1 9 7 5 3 1 93 3 3 3 3 2 2 2 2 2 1 7 6 5 4 3 2 1 0B B B B B B B B_ _ _ _ _ _ _ _D D D D D D D D41 C C C C C C C CL L L L L L L LOIP 5 4 3 2G 6 5 4 3 1 1 1 1_ J J J JK K K KX P P P P P P P PFM ]7..0[B_T DN CXI F L_ ]MD 7 ..C o 0L T [B_DCL\n]7..0[G_DCL ]7..0[G_DCL 1 01 91 15 6 6 51I B B CB A E EP P P P P P P P 7 6 5 4 3 2 1 0G G G G G G G G_ _ _ _ _ _ _ _D D D D D D D DC C C C C C C CL L L L L L L L 8 6 4 28 6 4 2 01 1 1 1 1 7 5 3 11 1 1 1 9 7 5 3 1 7 6 5 4 3 2 1 0R R R R R R R R_ _ _ _ _ _ _ _D D D D D D D DC C C C C C C CL L L L L L L L 56 5 4 3 2 1 0 1IG J J J J J JP P P P P P P P ]7..0[R_DCL]7..0[R_DCL\n81NC\nDCL BGR', ']A/N[ 722R\nS D\n2 3 C_ADS_1C2I ADS_1C2I\nG 02NSB 1\n4T\n]A/N[ 922R\nS D\n2 3 C_LCS_1C2I LCS_1C2I\nG 02NSB 1\n5T\n7K4 7K4\n532R 432R\n]A/N[M0.42-XEH5477MS\n8V2+\n2 3 TD UN OG CCN VE 41 K01\n3X 52R 24\nFn001 )cetmaS( D-L-20-021-MLC Fn001\n8V1+ 611C A0L-FGM02*2-0001F 711C\n8V2+ 04 93 8V2+\n83 73\n5\nCNYSV_RAP 9 6 C C E P PP 5 3 1 D D D _ _ _ R R R T A A A P P P 4 2 0 8 6 4 2 3 3 3 2 2 2 2 3 1 9 7 5 3 1 3 3 2 2 2 2 2 4 2 0 D D D _ _ _ _ R R R A A A P P P 8 6 4 5 C C A E P P P P ) N Y S S XR _ A R & P I sn\n2173 97 CD BB PPPP CK _L AC7 9_ D10 a SD Dr9 11 __ _eP PP 1R RTT m CaA A2ICP P 86 0 8 6 4 2 03 2 1 1 1 1 1 9 7 5 3 13 1 1 1 1 1 9 7 C_6 8LD D1 28 _C1 1P SR RT O O _I IA A1P PP PCG G 2I_ _ 01 X X 11 86 F F CC BA M M PP PP ] 93A/ 2N R[CK ]L 6N 3AC /D 2P N_ R[H 3 3A K 2T 0P 1 RSR( Gi Ia N UTr LD SD PS R _n X ae rp e XX X FO mF F a MM M C om m To or rF F\n2DP 11D_ FnR 0A 0P 1 6 4 2 5 3 1 01 FnD 0_ 0R 1AP 6DP 8V1+ 3V3+\n4NC\n101C 14 8V1+201C\n]11..0[D_RAP ]11..0[D_RAP\naremaC']
Connector mapping: {}
Processing row: ['FTSH-125-01-F-DV-K (Samtec)\nDSI LCD\nDSI CN15\nDSI B+ E5 LV A S CDD C CS DDD D D (S L L PD D E _FSI DS S S K R CC BS S C_ ID I I I C I_ I I / ER _ L_ _ _ M M F_ _CS C CLC D D _E D D /I 1 IK C CLKS K 0 1_ L L 20 1 6 KL T_E _ _T S_ __ 8 90N N N K RTE P PP 8K LBF E-6 PP PD D D D D D D D P PPP PA0 A KA BAA JGS S S SSS S S 1 D 2I I I III I I 8 78 602T 9_ _ _ ___ _ _ (F0R C D DCT D D 3 CE E KK 0 10 1 ) M_ __ _S __ P PN NE NP 1 RT 6 20C 1 9LD D80 0K1 C SSu4 F IDIF9 __- _ RT6 B0 E E1 L1 ST _0 E0 C0C T3n T1 )F R50 L 1 1 1 1 1 2 2 2 2 2 3 3 3 3 3 4 4 4 4 4 5 5 5 5 51 3 5 7 9 1 3 5 7 9 1 3 5 7 9 1 3 5 7 9 1 3 5 7 91 3 5 7 9 1 3 5 7 9 1 1 1 1 1 2 2 2 2 2 3 3 3 3 3 4 4 4 4 4 5 5 5 5 51 3 5 7 9 1 3 5 7 9 1 3 5 7 9 1 3 5 7 9 1 3 5 7 9 1 1 1 1 1 2 2 2 2 2 3 3 3 3 3 4 4 4 4 4 5 5 5 5 5 60 2 4 6 8 0 2 4 6 8 0 2 4 6 8 0 2 4 6 8 0 2 4 6 8 02 4 6 8 1 1 1 1 1 2 2 2 2 2 3 3 3 3 3 4 4 4 4 4 5 5 5 5 5 62 4 6 8 0 2 4 6 8 0 2 4 6 8 0 2 4 6 8 0 2 4 6 8 0 2 4 6 8 0 LC IID D D DD 22 T T T T T T TS SS S CC_ P P P P P P PI II II 11_ __ _N 1 1 1 1 1 1 2__D DD D 7 4 8 5 9 6 0T SS2 32 3 CD_ __ _ LAP PN NMF S S S SX B B B B_ P P3 3 3 2G 2 1 0 9 B BP 9 8IO14 1C C C C 0l l l lo o o o 0LT C+ +s s s s no C 1e e e e 3 1F d d d d 5D V VM 1_ 3 8F IX NT\n+3V3 10K 6 6 6 61 2 3 4 6 6 6 61 2 3 4 100C n1 F52\nQSH-030-01-F-D-A', 'Camera\nPAR_D[0..11] PAR_D[0..11]\nC102+1V8 41 C101\nCN4\n+3V3 +1V8 PD6 PA1 R0 _0 DnF 10 1 3 5 2 4 6 1 P0 A0 RnF _D11 PD2\nF Fr ro oT m mo C M MM a F Fm OF X XX e pr ea X n_ R SP DS DL rTU N aI iG (RSR 1 P0 T2 K A3 3 H[R _N P2 D/ CA3 N6 L] KC[R N2 /A39 ] PP PP M M AB CC F F 68 11 X X 10 _ _I2 G GCP PP P1A AI I_ O O TR RS P1 1C_ 82 1D DL8 6_C 7 9 1 1 1 1 1 31 3 5 7 9 1 1 1 1 1 2 30 2 4 6 8 0 68 P PCI2A AaC m TTR R1 PP Pe_ __ 11 9rD DS a 01D _9 7CA L_ KC PPPP BB DC 79 3712\nns I P & R A _ RX S S Y N ) P P P P E A C C 5 4 6 8 P P P A A A R R R _ _ _ _ D D D 0 2 4 2 2 2 2 2 3 3 1 3 5 7 9 1 3 2 2 2 2 3 3 3 2 4 6 8 0 2 4 P P P A A A T R R R _ _ _ D D D 1 3 5 PP P E C C 6 9 PAR_VSYNC\n5\n37 38\n+2V8 39 40 +2V8\nC117 F1000-2*20MGF-L0A C116 +1V8\n100nF CLM-120-02-L-D (Samtec) 100nF\n42 R25 X3\n10K 14 EV NCC GO NU DT 3 2\n+2V8\nSM7745HEX-24.0M[N/A]\nR234 R235\n4K7 4K7\nT5\n1 BSN20 G\nI2C1_SCL I2C1_SCL_C 3 2\nD S\nR229 [N/A]\nT4\n1 BSN20 G\nI2C1_SDA I2C1_SDA_C 3 2\nD S\nR227 [N/A]']
Processing row: ['FTSH-125-01-F-DV-K (Samtec)\nDSI LCD\nDSI CN15\nDSI B+ E5 LV A S CDD C CS DDD D D (S L L PD D E _FSI DS S S K R CC BS S C_ ID I I I C I_ I I / ER _ L_ _ _ M M F_ _CS C CLC D D _E D D /I 1 IK C CLKS K 0 1_ L L 20 1 6 KL T_E _ _T S_ __ 8 90N N N K RTE P PP 8K LBF E-6 PP PD D D D D D D D P PPP PA0 A KA BAA JGS S S SSS S S 1 D 2I I I III I I 8 78 602T 9_ _ _ ___ _ _ (F0R C D DCT D D 3 CE E KK 0 10 1 ) M_ __ _S __ P PN NE NP 1 RT 6 20C 1 9LD D80 0K1 C SSu4 F IDIF9 __- _ RT6 B0 E E1 L1 ST _0 E0 C0C T3n T1 )F R50 L 1 1 1 1 1 2 2 2 2 2 3 3 3 3 3 4 4 4 4 4 5 5 5 5 51 3 5 7 9 1 3 5 7 9 1 3 5 7 9 1 3 5 7 9 1 3 5 7 91 3 5 7 9 1 3 5 7 9 1 1 1 1 1 2 2 2 2 2 3 3 3 3 3 4 4 4 4 4 5 5 5 5 51 3 5 7 9 1 3 5 7 9 1 3 5 7 9 1 3 5 7 9 1 3 5 7 9 1 1 1 1 1 2 2 2 2 2 3 3 3 3 3 4 4 4 4 4 5 5 5 5 5 60 2 4 6 8 0 2 4 6 8 0 2 4 6 8 0 2 4 6 8 0 2 4 6 8 02 4 6 8 1 1 1 1 1 2 2 2 2 2 3 3 3 3 3 4 4 4 4 4 5 5 5 5 5 62 4 6 8 0 2 4 6 8 0 2 4 6 8 0 2 4 6 8 0 2 4 6 8 0 2 4 6 8 0 LC IID D D DD 22 T T T T T T TS SS S CC_ P P P P P P PI II II 11_ __ _N 1 1 1 1 1 1 2__D DD D 7 4 8 5 9 6 0T SS2 32 3 CD_ __ _ LAP PN NMF S S S SX B B B B_ P P3 3 3 2G 2 1 0 9 B BP 9 8IO14 1C C C C 0l l l lo o o o 0LT C+ +s s s s no C 1e e e e 3 1F d d d d 5D V VM 1_ 3 8F IX NT\n+3V3 10K 6 6 6 61 2 3 4 6 6 6 61 2 3 4 100C n1 F52\nQSH-030-01-F-D-A', 'I2C_EXT Connector\nCN2\nI I22 CC 11 __ SS CD LA RR 53 00 P PB B9 8 1 3 2 4 R16 0 PC10 EXT_RESET\n+3V3 5 6\n7 8\nF206A-2*04MGF-A\nSSM-104-L-DH (Samtec)\nTitle:LCD & Camera & Connector\nProject:STM32F769I-EVAL\nSize:A4 Reference:MB1219 Revision:B.1\nDate:2016/2/3 Sheet:6 of17']
Processing table 2
Text before table: C L P 1 CN18 PAR_D[0..11] PAR_D[0..11] RGB LCD Camera 62/79 Figure 30. STM32F769I-EVAL LCD, camera, connector
Found connector CN18 in table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: [None, None, '']
Header row 2: [None, None, '']
Pin name positions: []
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: [None, None, '']
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: [None, None, '']
Reversed Header row 2: [None, None, '']
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: [None, None, '']
Connector mapping: {}
Processing row: [None, None, '']
Processing row: [None, None, '']
Processing row: [None, None, '']
Processing row: [None, None, '']
Processing row: [None, None, '']
Processing row: [None, None, '']
Processing row: ['C60', 'C59', '']
Processing table 3
Text before table: C L P 1 CN18 PAR_D[0..11] PAR_D[0..11] RGB LCD Camera 62/79 Figure 30. STM32F769I-EVAL LCD, camera, connector
Found connector CN18 in table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['', 'LCD_G1 PE6\nLCD_G2 PA6']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['', '6AP 2G_DCL\n6EP 1G_DCL']
Connector mapping: {}
Processing row: ['', 'LCD_G3 PC9']
Processing row: ['', 'LCD_G4 PB10']
Processing row: ['', 'LCD_G5 PB11']
Processing row: ['', 'LCD_G6 PI11']
Processing row: ['', 'LCD_G7 PB5']
Processing row: ['', 'LCD_G7 PB5']
Processing row: ['', 'LCD_G7 PB5']
Processing table 4
Text before table: P J 1 P A 6 5 6 L C D _ G 1 L C D _ R 1 P P E 6 L 7 3 4 LCD_G[0..7] C L P 1 CN18 PAR_D[0..11] PAR_D[0..11] RGB LCD Camera 62/79 Figure 30. STM32F769I-EVAL LCD, camera, connector
Found connector CN18 in table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: [None, None, '1 2\n3 4\n5 6\n7 8\n9 10\n11 12\n13 14\n15 16\n17 18\n19 20\n21 22\n23 24\n25 26\n27 28\n29 30\n31 32\n33 34\n35 36\n37 38\n39 40', None, None]
Header row 2: [None, '', '1 2\n3 4\n5 6\n7 8\n9 10\n11 12\n13 14\n15 16\n17 18\n19 20\n21 22\n23 24\n25 26\n27 28\n29 30\n31 32\n33 34\n35 36\n37 38\n39 40', '', None]
Pin name positions: []
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: [None, None, '1 2\n3 4\n5 6\n7 8\n9 10\n11 12\n13 14\n15 16\n17 18\n19 20\n21 22\n23 24\n25 26\n27 28\n29 30\n31 32\n33 34\n35 36\n37 38\n39 40', '1 2\n3 4\n5 6\n7 8\n9 10\n11 12\n13 14\n15 16\n17 18\n19 20\n21 22\n23 24\n25 26\n27 28\n29 30\n31 32\n33 34\n35 36\n37 38\n39 40', '1 2\n3 4\n5 6\n7 8\n9 10\n11 12\n13 14\n15 16\n17 18\n19 20\n21 22\n23 24\n25 26\n27 28\n29 30\n31 32\n33 34\n35 36\n37 38\n39 40']
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: [None, None, '04 93\n83 73\n63 53\n43 33\n23 13\n03 92\n82 72\n62 52\n42 32\n22 12\n02 91\n81 71\n61 51\n41 31\n21 11\n01 9\n8 7\n6 5\n4 3\n2 1', '04 93\n83 73\n63 53\n43 33\n23 13\n03 92\n82 72\n62 52\n42 32\n22 12\n02 91\n81 71\n61 51\n41 31\n21 11\n01 9\n8 7\n6 5\n4 3\n2 1', '04 93\n83 73\n63 53\n43 33\n23 13\n03 92\n82 72\n62 52\n42 32\n22 12\n02 91\n81 71\n61 51\n41 31\n21 11\n01 9\n8 7\n6 5\n4 3\n2 1']
Reversed Header row 2: [None, '', '04 93\n83 73\n63 53\n43 33\n23 13\n03 92\n82 72\n62 52\n42 32\n22 12\n02 91\n81 71\n61 51\n41 31\n21 11\n01 9\n8 7\n6 5\n4 3\n2 1', '', None]
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: [None, None, '04 93\n83 73\n63 53\n43 33\n23 13\n03 92\n82 72\n62 52\n42 32\n22 12\n02 91\n81 71\n61 51\n41 31\n21 11\n01 9\n8 7\n6 5\n4 3\n2 1', '04 93\n83 73\n63 53\n43 33\n23 13\n03 92\n82 72\n62 52\n42 32\n22 12\n02 91\n81 71\n61 51\n41 31\n21 11\n01 9\n8 7\n6 5\n4 3\n2 1', '04 93\n83 73\n63 53\n43 33\n23 13\n03 92\n82 72\n62 52\n42 32\n22 12\n02 91\n81 71\n61 51\n41 31\n21 11\n01 9\n8 7\n6 5\n4 3\n2 1']
Connector mapping: {}
Processing row: [None, '', '1 2\n3 4\n5 6\n7 8\n9 10\n11 12\n13 14\n15 16\n17 18\n19 20\n21 22\n23 24\n25 26\n27 28\n29 30\n31 32\n33 34\n35 36\n37 38\n39 40', '', None]
Processing row: [None, '', '1 2\n3 4\n5 6\n7 8\n9 10\n11 12\n13 14\n15 16\n17 18\n19 20\n21 22\n23 24\n25 26\n27 28\n29 30\n31 32\n33 34\n35 36\n37 38\n39 40', '', None]
Processing row: [None, '', '1 2\n3 4\n5 6\n7 8\n9 10\n11 12\n13 14\n15 16\n17 18\n19 20\n21 22\n23 24\n25 26\n27 28\n29 30\n31 32\n33 34\n35 36\n37 38\n39 40', '', None]
Processing row: [None, '', '1 2\n3 4\n5 6\n7 8\n9 10\n11 12\n13 14\n15 16\n17 18\n19 20\n21 22\n23 24\n25 26\n27 28\n29 30\n31 32\n33 34\n35 36\n37 38\n39 40', '', None]
Processing row: [None, '', '1 2\n3 4\n5 6\n7 8\n9 10\n11 12\n13 14\n15 16\n17 18\n19 20\n21 22\n23 24\n25 26\n27 28\n29 30\n31 32\n33 34\n35 36\n37 38\n39 40', '', None]
Processing row: ['', '', '1 2\n3 4\n5 6\n7 8\n9 10\n11 12\n13 14\n15 16\n17 18\n19 20\n21 22\n23 24\n25 26\n27 28\n29 30\n31 32\n33 34\n35 36\n37 38\n39 40', '', 'ec)']
Processing table 5
Text before table: +2V8 DSI LCD EV NCC GO NU DT 14 2 3 10K FTSH-125-01-F-DV-K (Samtec) H1 H3 X3 P127B-2*25MGF-079-1A R25 42 BEAD(FCM1608KF-601T03) 100nF 100nF L4 CLM-120-02-L-D (Samtec) 100C n5 F9 F1000-23 *7 20M3 GF-L0A C117 C11+ 62V8 +1V8 106 u0 F 45 9 56 0 +3V3 H2 H4 B+ E5V AD(FCM1L 65 08KF-601T03) C 4 7 4 8 +2V8 3 9 48 0 4 4 41 3 40 42 31 5441 30 62 TR P1 82 TTR PF 9rD LCD_BL_CTRL PM AFP 8XK 4 1 4 2 P A RX _N P2 CA3 L]+ KC1V 3 3 3 4 T PP 11 01D PP AB 68 3 9 4 0 IRL 22C CCD 11E __ SCH C# LKY P0 A3 R _ H[R S Y N 3 1 3 2 PAR_VSYNC IR 22C CC6D 112 __ SG CD0 LA LCD_INT PE BC 81 _0 G2 PIOL 14D PPPP BB 79 P A 4 3 7 3 8 I __ SE DN AB.. 2 9 3 0 PCI201 AaC00 Rn __ DS 7C1 PP AI RS01 _00 Dn 6_+ T0 o. M] FXC I _ S P B 9 P E 5 PP E 6 3 5 3 6 E SD TG 2 7 2 8 LC C D_ _R B0 7 P A R _ D 5 P A R _ D 4 P KJ 665 DD 372 P CC 11 10 3 3 3 4 2 5 2 6 L C D _ B 6 P A R _ D 3 P A R _ D 2 P K 5 PP CD 86 P C 9 3 1 3 2 LL CC DD __ L[ 2 3 2 4 L C D _ B 5 P A R _ D 1 P A R _ D 0 P K 4 P I1 15 40 OF pr ea n_ DS rTU aI iG ns+ (3 RV SR T2 I & S D/ N6 ) P C 6 C 2 9 3 0 2 1 2 2 L C D _ B 4 Fr ro oT mo MM Fm XX P 3 2 7 2 8 L CC D _ V S0 Y N7] C X SP DL N 1 9 2 0 L C D _ B 3 F m M F X m e_ a _1 L_ KC P JI1 1 5 P I 1 3 2 5 2 6 L S N C R 1 7 1 8 L C D _ B 2 P I 1 2 P J 1 4 MP F X _I2 GCP P1A I_C O 1C_ 1D 2 3 2 4 C a e 1 5 1 6 L C D _ B 1 P J 1 3 M F X _ G O LC CD D_ _R B[ [ 0 .. . 7 ]L 2 1 2 2 1 3 1 4 L C D _ B 0 L CD D_ _R B[ [0 0. .. .7 7] ] [R N8 /A39 ] 1 0 L2 C1V8 11 A P J 1 P K 7 1 9 2 0 1 1 2 13 K 1 7 1 8 9 1 L C D _ G 7 L C D _ R 7 2 P A R _ D 8 P A R _ D 9 P G P B 5 P C 12 3 1 5 1 6 7 8 L C D _ G 6 L C D _ R 6 P J 5 P I 1 1 3 1 4 5 6 L C D _ G 5 L C D _ R 5 1 0 P A P J 4 P B 19 1 1 1 2 3 4 L C D _ G 4 L C D _ R 4 P J 3 P B 9 1 1 L C D _ G 3 L C D _ R 3 P J 2 P 1 F 1 7 8 Schematics L C D _ G 2 L C D _ R 2 CN P J 1 P A 6 5 6 L C D _ G 1 L C D _ R 1 P P E 6 L 7 3 4 LCD_G[0..7] C L P 1 CN18 PAR_D[0..11] PAR_D[0..11] RGB LCD Camera 62/79 Figure 30. STM32F769I-EVAL LCD, camera, connector
Found connector CN18 in table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['1 2\n3 4\n5 6\n7 8\n9 10\n11 12\n13 14\n15 16\n17 18\n19 20\n21 22\n23 24\n25 26\n27 28\n29 30\n31 32\n33 34\n35 36\n37 38\n39 40\n41 42\n43 44\n45 46\n47 48\n49 50\n51 52\n53 54\n55 56\n57 58\n59 60']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['06 95\n85 75\n65 55\n45 35\n25 15\n05 94\n84 74\n64 54\n44 34\n24 14\n04 93\n83 73\n63 53\n43 33\n23 13\n03 92\n82 72\n62 52\n42 32\n22 12\n02 91\n81 71\n61 51\n41 31\n21 11\n01 9\n8 7\n6 5\n4 3\n2 1']
Connector mapping: {}
Processing row: ['61\n62\n63\n64']
Processing table 6
Text before table: 1 D E R234 R235 SM7745HEX-24.0M[N/A] DSI CN15 +2V8 DSI LCD EV NCC GO NU DT 14 2 3 10K FTSH-125-01-F-DV-K (Samtec) H1 H3 X3 P127B-2*25MGF-079-1A R25 42 BEAD(FCM1608KF-601T03) 100nF 100nF L4 CLM-120-02-L-D (Samtec) 100C n5 F9 F1000-23 *7 20M3 GF-L0A C117 C11+ 62V8 +1V8 106 u0 F 45 9 56 0 +3V3 H2 H4 B+ E5V AD(FCM1L 65 08KF-601T03) C 4 7 4 8 +2V8 3 9 48 0 4 4 41 3 40 42 31 5441 30 62 TR P1 82 TTR PF 9rD LCD_BL_CTRL PM AFP 8XK 4 1 4 2 P A RX _N P2 CA3 L]+ KC1V 3 3 3 4 T PP 11 01D PP AB 68 3 9 4 0 IRL 22C CCD 11E __ SCH C# LKY P0 A3 R _ H[R S Y N 3 1 3 2 PAR_VSYNC IR 22C CC6D 112 __ SG CD0 LA LCD_INT PE BC 81 _0 G2 PIOL 14D PPPP BB 79 P A 4 3 7 3 8 I __ SE DN AB.. 2 9 3 0 PCI201 AaC00 Rn __ DS 7C1 PP AI RS01 _00 Dn 6_+ T0 o. M] FXC I _ S P B 9 P E 5 PP E 6 3 5 3 6 E SD TG 2 7 2 8 LC C D_ _R B0 7 P A R _ D 5 P A R _ D 4 P KJ 665 DD 372 P CC 11 10 3 3 3 4 2 5 2 6 L C D _ B 6 P A R _ D 3 P A R _ D 2 P K 5 PP CD 86 P C 9 3 1 3 2 LL CC DD __ L[ 2 3 2 4 L C D _ B 5 P A R _ D 1 P A R _ D 0 P K 4 P I1 15 40 OF pr ea n_ DS rTU aI iG ns+ (3 RV SR T2 I & S D/ N6 ) P C 6 C 2 9 3 0 2 1 2 2 L C D _ B 4 Fr ro oT mo MM Fm XX P 3 2 7 2 8 L CC D _ V S0 Y N7] C X SP DL N 1 9 2 0 L C D _ B 3 F m M F X m e_ a _1 L_ KC P JI1 1 5 P I 1 3 2 5 2 6 L S N C R 1 7 1 8 L C D _ B 2 P I 1 2 P J 1 4 MP F X _I2 GCP P1A I_C O 1C_ 1D 2 3 2 4 C a e 1 5 1 6 L C D _ B 1 P J 1 3 M F X _ G O LC CD D_ _R B[ [ 0 .. . 7 ]L 2 1 2 2 1 3 1 4 L C D _ B 0 L CD D_ _R B[ [0 0. .. .7 7] ] [R N8 /A39 ] 1 0 L2 C1V8 11 A P J 1 P K 7 1 9 2 0 1 1 2 13 K 1 7 1 8 9 1 L C D _ G 7 L C D _ R 7 2 P A R _ D 8 P A R _ D 9 P G P B 5 P C 12 3 1 5 1 6 7 8 L C D _ G 6 L C D _ R 6 P J 5 P I 1 1 3 1 4 5 6 L C D _ G 5 L C D _ R 5 1 0 P A P J 4 P B 19 1 1 1 2 3 4 L C D _ G 4 L C D _ R 4 P J 3 P B 9 1 1 L C D _ G 3 L C D _ R 3 P J 2 P 1 F 1 7 8 Schematics L C D _ G 2 L C D _ R 2 CN P J 1 P A 6 5 6 L C D _ G 1 L C D _ R 1 P P E 6 L 7 3 4 LCD_G[0..7] C L P 1 CN18 PAR_D[0..11] PAR_D[0..11] RGB LCD Camera 62/79 Figure 30. STM32F769I-EVAL LCD, camera, connector
Found connector CN15 in table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['DSI_CK_N 5\n7\nDSI_D0_P 9']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['9 P_0D_ISD\n7\n5 N_KC_ISD']
Connector mapping: {}
Processing row: ['DSI_D0_N 11\n13\nDSI_D1_P 15']
Processing table 7
Text before table: 2 1 2 2 G 2 1 2 2 BSN20 1 9 2 0 1 T4 1 9 2 0 D S I _ D 1_ _T N 1 7 1 8 DocID029087 D S I _ D 1 _S NE 1 7 1 8 D S I _CS D 1 __ PP 1 5 1 6 D SSS III ___ DCT 10 __ PN 1 5 1 6 SX B_ 2G 9 C lo o s e d RN 22 20 9 [G NS /A2 ] DD S II _N D 3 _ NMF 1 3 1 4 D S B 3 0 C l o s e d 1 3 1 4 D SS II __ DD 32 __ PN D S I _ D 0 _ N 1 1 2 D S I _ D 1 1 2 I2C1_SCL 3 I2C1_SCL_C DSI I D P 9 1 D S I _ D 0 P S B 3 1 C l o s e d 9 1 0 D 7 8 B5 S S B 2 d 7 8 ID 5 6 1 5 6 T D S I _ C KK __ NP I K 3 4 C IX NT 3 4 D LC 4K7 4K7 1 D E R234 R235 SM7745HEX-24.0M[N/A] DSI CN15 +2V8 DSI LCD EV NCC GO NU DT 14 2 3 10K FTSH-125-01-F-DV-K (Samtec) H1 H3 X3 P127B-2*25MGF-079-1A R25 42 BEAD(FCM1608KF-601T03) 100nF 100nF L4 CLM-120-02-L-D (Samtec) 100C n5 F9 F1000-23 *7 20M3 GF-L0A C117 C11+ 62V8 +1V8 106 u0 F 45 9 56 0 +3V3 H2 H4 B+ E5V AD(FCM1L 65 08KF-601T03) C 4 7 4 8 +2V8 3 9 48 0 4 4 41 3 40 42 31 5441 30 62 TR P1 82 TTR PF 9rD LCD_BL_CTRL PM AFP 8XK 4 1 4 2 P A RX _N P2 CA3 L]+ KC1V 3 3 3 4 T PP 11 01D PP AB 68 3 9 4 0 IRL 22C CCD 11E __ SCH C# LKY P0 A3 R _ H[R S Y N 3 1 3 2 PAR_VSYNC IR 22C CC6D 112 __ SG CD0 LA LCD_INT PE BC 81 _0 G2 PIOL 14D PPPP BB 79 P A 4 3 7 3 8 I __ SE DN AB.. 2 9 3 0 PCI201 AaC00 Rn __ DS 7C1 PP AI RS01 _00 Dn 6_+ T0 o. M] FXC I _ S P B 9 P E 5 PP E 6 3 5 3 6 E SD TG 2 7 2 8 LC C D_ _R B0 7 P A R _ D 5 P A R _ D 4 P KJ 665 DD 372 P CC 11 10 3 3 3 4 2 5 2 6 L C D _ B 6 P A R _ D 3 P A R _ D 2 P K 5 PP CD 86 P C 9 3 1 3 2 LL CC DD __ L[ 2 3 2 4 L C D _ B 5 P A R _ D 1 P A R _ D 0 P K 4 P I1 15 40 OF pr ea n_ DS rTU aI iG ns+ (3 RV SR T2 I & S D/ N6 ) P C 6 C 2 9 3 0 2 1 2 2 L C D _ B 4 Fr ro oT mo MM Fm XX P 3 2 7 2 8 L CC D _ V S0 Y N7] C X SP DL N 1 9 2 0 L C D _ B 3 F m M F X m e_ a _1 L_ KC P JI1 1 5 P I 1 3 2 5 2 6 L S N C R 1 7 1 8 L C D _ B 2 P I 1 2 P J 1 4 MP F X _I2 GCP P1A I_C O 1C_ 1D 2 3 2 4 C a e 1 5 1 6 L C D _ B 1 P J 1 3 M F X _ G O LC CD D_ _R B[ [ 0 .. . 7 ]L 2 1 2 2 1 3 1 4 L C D _ B 0 L CD D_ _R B[ [0 0. .. .7 7] ] [R N8 /A39 ] 1 0 L2 C1V8 11 A P J 1 P K 7 1 9 2 0 1 1 2 13 K 1 7 1 8 9 1 L C D _ G 7 L C D _ R 7 2 P A R _ D 8 P A R _ D 9 P G P B 5 P C 12 3 1 5 1 6 7 8 L C D _ G 6 L C D _ R 6 P J 5 P I 1 1 3 1 4 5 6 L C D _ G 5 L C D _ R 5 1 0 P A P J 4 P B 19 1 1 1 2 3 4 L C D _ G 4 L C D _ R 4 P J 3 P B 9 1 1 L C D _ G 3 L C D _ R 3 P J 2 P 1 F 1 7 8 Schematics L C D _ G 2 L C D _ R 2 CN P J 1 P A 6 5 6 L C D _ G 1 L C D _ R 1 P P E 6 L 7 3 4 LCD_G[0..7] C L P 1 CN18 PAR_D[0..11] PAR_D[0..11] RGB LCD Camera 62/79 Figure 30. STM32F769I-EVAL LCD, camera, connector
Found connector CN15 in table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['C149\n10uF', 'C150 25\n100nF 27\n29']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['Fu01\n941C', '92\n72 Fn001\n52 051C']
Connector mapping: {}
Processing table 8
Text before table: 6 3 6 2 Title:LCD & Camera & Connector 100C n1 F52 6 2 6 10K 6 +3V3 SSM-104-L-DH (Samtec) RT 20C 9LD 0K1 51 9 60 02 +s 1F VM 8F 51 91 62 0 F206A-2*04MGF-A 5 7 5 8 TS PI 2__D 0T 5 7 5 8 D80 SSu4 IDIF9 __- RT6 E1 ST E0 T3n PD KA 78 5 5 5 6 T P 1 6 7 8 5 5 5 6 LV CDD DDD _FSI BS L_ _E CLKS T_E RTE LBF 5 3 5 4 T P 1 9 +3V3 5 6 C _ B0 L1 _0 C0C T1 R50 L 5 3 5 4 PP A 8 5 1 5 2 T P 1 5 3 4 EXT_RESET 5 1 5 2 I22 CC 11 __ SS CD LA RR 53 00 R16 0 PC10 PB B9 8 4 9 5 0 T P 1 8 1 2 4 9 5 0 I E JGS 2I P CC ER CLC 4 7 4 8 T P 1 4 4 7 4 8 CN2 PPP BAA 602T CS E _ C KL 4 5 4 6 T P 1 7 4 5 4 6 P 4 3 4 4 IID 22 CC_ 11_ SS2 CD_ LAP 4 3 4 4 P3 BP 8IO14 I2C_EXT Connector 4 1 4 2 4 1 4 2 1C 0l 0LT no PD DS I_ F_ /I IK 20 S_ 3 9 4 0 3 9 4 0 C+ 1e 5D 1_ P B 9 L R C 3 7 3 8 3 7 3 8 PA0 9_ S C L K / M C K 3 5 3 6 3 V 3 3 5 3 6 3 3 3 4 3 3 3 4 3 1 3 2 L 90N E-6 D (F0R CE M_ 1 6 F )F 3 1 3 2 2 9 3 0 2 9 3 0 R227 [N/A] 3 2 7 2 8 D S 2 7 2 8 1 2 5 2 6 Rev B+ E5 A (S C_ M 1 6 8K 1 3 ) I2C1_SDA I2C1_SDA_C 3 2 2 5 2 6 2 3 2 4 2 3 2 4 L 8 2 1 2 2 G 2 1 2 2 BSN20 1 9 2 0 1 T4 1 9 2 0 D S I _ D 1_ _T N 1 7 1 8 DocID029087 D S I _ D 1 _S NE 1 7 1 8 D S I _CS D 1 __ PP 1 5 1 6 D SSS III ___ DCT 10 __ PN 1 5 1 6 SX B_ 2G 9 C lo o s e d RN 22 20 9 [G NS /A2 ] DD S II _N D 3 _ NMF 1 3 1 4 D S B 3 0 C l o s e d 1 3 1 4 D SS II __ DD 32 __ PN D S I _ D 0 _ N 1 1 2 D S I _ D 1 1 2 I2C1_SCL 3 I2C1_SCL_C DSI I D P 9 1 D S I _ D 0 P S B 3 1 C l o s e d 9 1 0 D 7 8 B5 S S B 2 d 7 8 ID 5 6 1 5 6 T D S I _ C KK __ NP I K 3 4 C IX NT 3 4 D LC 4K7 4K7 1 D E R234 R235 SM7745HEX-24.0M[N/A] DSI CN15 +2V8 DSI LCD EV NCC GO NU DT 14 2 3 10K FTSH-125-01-F-DV-K (Samtec) H1 H3 X3 P127B-2*25MGF-079-1A R25 42 BEAD(FCM1608KF-601T03) 100nF 100nF L4 CLM-120-02-L-D (Samtec) 100C n5 F9 F1000-23 *7 20M3 GF-L0A C117 C11+ 62V8 +1V8 106 u0 F 45 9 56 0 +3V3 H2 H4 B+ E5V AD(FCM1L 65 08KF-601T03) C 4 7 4 8 +2V8 3 9 48 0 4 4 41 3 40 42 31 5441 30 62 TR P1 82 TTR PF 9rD LCD_BL_CTRL PM AFP 8XK 4 1 4 2 P A RX _N P2 CA3 L]+ KC1V 3 3 3 4 T PP 11 01D PP AB 68 3 9 4 0 IRL 22C CCD 11E __ SCH C# LKY P0 A3 R _ H[R S Y N 3 1 3 2 PAR_VSYNC IR 22C CC6D 112 __ SG CD0 LA LCD_INT PE BC 81 _0 G2 PIOL 14D PPPP BB 79 P A 4 3 7 3 8 I __ SE DN AB.. 2 9 3 0 PCI201 AaC00 Rn __ DS 7C1 PP AI RS01 _00 Dn 6_+ T0 o. M] FXC I _ S P B 9 P E 5 PP E 6 3 5 3 6 E SD TG 2 7 2 8 LC C D_ _R B0 7 P A R _ D 5 P A R _ D 4 P KJ 665 DD 372 P CC 11 10 3 3 3 4 2 5 2 6 L C D _ B 6 P A R _ D 3 P A R _ D 2 P K 5 PP CD 86 P C 9 3 1 3 2 LL CC DD __ L[ 2 3 2 4 L C D _ B 5 P A R _ D 1 P A R _ D 0 P K 4 P I1 15 40 OF pr ea n_ DS rTU aI iG ns+ (3 RV SR T2 I & S D/ N6 ) P C 6 C 2 9 3 0 2 1 2 2 L C D _ B 4 Fr ro oT mo MM Fm XX P 3 2 7 2 8 L CC D _ V S0 Y N7] C X SP DL N 1 9 2 0 L C D _ B 3 F m M F X m e_ a _1 L_ KC P JI1 1 5 P I 1 3 2 5 2 6 L S N C R 1 7 1 8 L C D _ B 2 P I 1 2 P J 1 4 MP F X _I2 GCP P1A I_C O 1C_ 1D 2 3 2 4 C a e 1 5 1 6 L C D _ B 1 P J 1 3 M F X _ G O LC CD D_ _R B[ [ 0 .. . 7 ]L 2 1 2 2 1 3 1 4 L C D _ B 0 L CD D_ _R B[ [0 0. .. .7 7] ] [R N8 /A39 ] 1 0 L2 C1V8 11 A P J 1 P K 7 1 9 2 0 1 1 2 13 K 1 7 1 8 9 1 L C D _ G 7 L C D _ R 7 2 P A R _ D 8 P A R _ D 9 P G P B 5 P C 12 3 1 5 1 6 7 8 L C D _ G 6 L C D _ R 6 P J 5 P I 1 1 3 1 4 5 6 L C D _ G 5 L C D _ R 5 1 0 P A P J 4 P B 19 1 1 1 2 3 4 L C D _ G 4 L C D _ R 4 P J 3 P B 9 1 1 L C D _ G 3 L C D _ R 3 P J 2 P 1 F 1 7 8 Schematics L C D _ G 2 L C D _ R 2 CN P J 1 P A 6 5 6 L C D _ G 1 L C D _ R 1 P P E 6 L 7 3 4 LCD_G[0..7] C L P 1 CN18 PAR_D[0..11] PAR_D[0..11] RGB LCD Camera 62/79 Figure 30. STM32F769I-EVAL LCD, camera, connector
Table ignored due to presence of 'Revision', 'Date', or 'Changes' in the header: ['ject:STM32F769I-EVAL\ne:A4 Reference:MB1219 Revision:B.1', None]
Processing page 63
Processing table 1
Text before table: Figure 31. STM32F769I-EVAL Ethernet
Table ignored due to presence of 'Revision', 'Date', or 'Changes' in the header: ['+3V3\nC45 C44 R76R128\n100nF R118R112R87R95 100nF 240 240\n50 50 50 50\nU6 CN9\nMMM M M M M RM M M M M M MEI II I II I I I I I I I II TI II I II I I I I I I I II S_ __ _ __ _ _ _ _ _ _ _ __ oET RT R CT T T T R R R R IR MXX X X X X X X OX X X X X F__ D D D D S_ _ LD D D D _EC XE CD0 1 2 3 0 1 2 3N RL LVK K P P P P P P P P P P P P PP ME A AAC C C C H H HG G G I F12 7 013 2 4 5 6 7 X1 1 1 01 3 4 R R R RR R R4 4 4 46 5 5 +9 8 7 61 0 1 33 3 3 33 3 33 3 3 33 3 3 23333 44 44 4 4 4 90189 01 23 4 5 61 2 3 4 5 6 T T T T T T PRMMRR CR CR R R R WXX XX X X EX RX X X X OXX S__ D SD D D _D D D D L__ IE EC C /DE O/__ _ _ _ _ _ _ _CPN TL R L30 1 2 0 1 2 3 V _/K / / / / K/S / OP P P P M NYMN H H H H WAD I DI Y Y Y Y I_ NI _ VA A A A XM M ID D D D _ LO NOE1 2 3 4 ED TN D DE E AART _RT NNNNN NNEDD NNDD NCCCCC CC++ 10-- 1 21 11 289111 2226 67 34 8012 1 1 1 10 2 1 41 4 2 3 5 6 7 89 eT T T R R R N CL L L L hD D 1E EE EC oCD D C nD DD DT e+ T- S+ - ( (( ( GY Yg g sr r o1Ne ee e uBl le e Dl l rn n o o c) ) w w e_ _ :) ) A K S_ _A K\nMM II II M _M_ MM II II D_D _ M IMC OD_ D _G I GC OP PI IO O P PP PACJ J1 1213 2 3 1 3 1JP82 2 M M I I _ C NT R # T P 3 _GPIO13 + 3 3V V3 R7R 2731 1K 0K5 7 D D RC DRH S _ D 0 // L_C EDFG _AL CEL D TE /D _ CS_ OPL LEIN /E ADK N// 017 R R8 70 9 2 2K K2 2R R R7 7 74 5 7 +3V32 2 2K K K2 2 2 ++ 33 VV 33 1 3 J S0 S S 0 ch H i i 1 e D dl l d d 2 I-60116-F\nJP4 C 2C 2 22 23 pp 81 FF X 254 MHR 1z7 (1 w 2ith 0 socket) T 25P M12 Hz R 4.8 81 7K 2223 3 3 3453 4 7 PR2X X P5 FFFB2 1 M BBBIA OIIH NNS Uz 12_ TOUT II OOA IIVVV OOAA DDDD GGGG GDDD NNNN N333 DDDD D333 34 342 11 328 572 59 C 102 07 nF C 103 02 nF C 103 06 nF\n1 8 P 6\nMII_MCO PA8 3 C 101 03 n9 F C 101 03 n6 F C 101 04 n0 F C 101 u3 F8 DP83848CVV\nJP12\nTitle:Ethernet\nProject:STM32F769I-EVAL\nSize:A4 Reference:MB1219 Revision:B.1\nDate:2016/1/7 Sheet:7 of17', None, None, None, None]
Processing table 2
Text before table: TI oET MXX F__ XE ++ 33 VV 33 DocID029087 MM II II _M_ MM D_D IMC OD_ _G GC PI IO O +9 3V V3 33 NNEDD CC++ +3V32 2226 017 1JP82 R7R 2731 1K 0K5 R8 70 9 2K K2 2R PACJ J1 1213 2 MEI II II __ IR NT T PRMMRR WXX RC _CPN DRH OP WAD NI // ID NOE1 TN 2 R 2 7 ME F12 X1 _GPIO13 M II II M I OP RM S_ # EX S__ EC TL _/K NYMN 23333 90189 3 PP + 3 L_C EDFG _AL CEL TE /D CS_ OPL LEIN /E ADK N// _RT NCCCCC R7 74 7 2K K2 2 21 67 D IE O/__ D _ AART NNDD 10-- R 7 5 2 K 2 S0 eT ch oCD nD dl sr o1Ne uBl rn c) e_ :) S_ I-60116-F D 289111 8012 J 0 1E 1 D 2 _ D 1 P M I I _ C R S_ CR RX SD /DE S _ DI VA LO ED DE S hD i e+ l d 44 01 10 41 PP AAC 013 M II II __ CT OX LD CR OXX L__ D 0 S i e d 44 23 1 3 3 P HG 3 CL H S+ GY Dl 89 M I I _ R X _ CD0 LVK K _D C L30 K/S N C R4 5 1 33 3 7 M X _EC V / I I_ _ M D E R 5 0 3 3 P A 7 M II II __ RT X RL R M XM _ L EE DD (( Yg ee le l o w ) _A K 1 1 P I 01 M I I _ R X D 3N R X D _ 3 / P H Y A D 4 L ( o w RR 46 61 33 33 4 61 1 2 P H 7 M I I _ R X D 2 R X D _ 2 / P H Y A D 3 L EC DT ( g r e e n ) _ K 4 5 1 R 4 7 3 3 P H 6 M I I _ R X D 1 R X D _ 1 / P H Y A D 2 NNNNN A 4 4 R 4 8 3 3 P C 5 M I I _ R 0 _ 0 / H Y R P C 4 R D - 6 M I I _ T X D 3 T XX D R T- 6 5 P M I I _ T X D 2 T X D _ 2 R 5 3 P C 2 I I _ T X D 1 T X D _ 1 4 11 34 P G 1 4 MMM X D T T D 3 2 P G 1 3 T T 2 1 4 P T P U6 CN9 50 50 50 50 240 240 R118R112R87R95 100nF 100nF R76R128 C45 C44 +3V3 UM2035 Figure 31. STM32F769I-EVAL Ethernet
Found connector CN9 in table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['C27\n100nF', 'C32\n100nF']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['Fn001\n72C', 'Fn001\n23C']
Connector mapping: {}
Processing table 3
Text before table: 2C 22 pp FF P5 4.8 81 7K 3 7 C 23 81 11 59 25P M12 Hz 254 MHR (1 w socket) R 3 T 2 X M 102 07 nF 103 02 nF 103 06 nF Rev X 1 II OOA 3 4 34 C C C 0 JP4 TI oET MXX F__ XE ++ 33 VV 33 DocID029087 MM II II _M_ MM D_D IMC OD_ _G GC PI IO O +9 3V V3 33 NNEDD CC++ +3V32 2226 017 1JP82 R7R 2731 1K 0K5 R8 70 9 2K K2 2R PACJ J1 1213 2 MEI II II __ IR NT T PRMMRR WXX RC _CPN DRH OP WAD NI // ID NOE1 TN 2 R 2 7 ME F12 X1 _GPIO13 M II II M I OP RM S_ # EX S__ EC TL _/K NYMN 23333 90189 3 PP + 3 L_C EDFG _AL CEL TE /D CS_ OPL LEIN /E ADK N// _RT NCCCCC R7 74 7 2K K2 2 21 67 D IE O/__ D _ AART NNDD 10-- R 7 5 2 K 2 S0 eT ch oCD nD dl sr o1Ne uBl rn c) e_ :) S_ I-60116-F D 289111 8012 J 0 1E 1 D 2 _ D 1 P M I I _ C R S_ CR RX SD /DE S _ DI VA LO ED DE S hD i e+ l d 44 01 10 41 PP AAC 013 M II II __ CT OX LD CR OXX L__ D 0 S i e d 44 23 1 3 3 P HG 3 CL H S+ GY Dl 89 M I I _ R X _ CD0 LVK K _D C L30 K/S N C R4 5 1 33 3 7 M X _EC V / I I_ _ M D E R 5 0 3 3 P A 7 M II II __ RT X RL R M XM _ L EE DD (( Yg ee le l o w ) _A K 1 1 P I 01 M I I _ R X D 3N R X D _ 3 / P H Y A D 4 L ( o w RR 46 61 33 33 4 61 1 2 P H 7 M I I _ R X D 2 R X D _ 2 / P H Y A D 3 L EC DT ( g r e e n ) _ K 4 5 1 R 4 7 3 3 P H 6 M I I _ R X D 1 R X D _ 1 / P H Y A D 2 NNNNN A 4 4 R 4 8 3 3 P C 5 M I I _ R 0 _ 0 / H Y R P C 4 R D - 6 M I I _ T X D 3 T XX D R T- 6 5 P M I I _ T X D 2 T X D _ 2 R 5 3 P C 2 I I _ T X D 1 T X D _ 1 4 11 34 P G 1 4 MMM X D T T D 3 2 P G 1 3 T T 2 1 4 P T P U6 CN9 50 50 50 50 240 240 R118R112R87R95 100nF 100nF R76R128 C45 C44 +3V3 UM2035 Figure 31. STM32F769I-EVAL Ethernet
Found connector CN9 in table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: [None, None, None, '23']
Header row 2: ['C139', 'C136', 'C140', '23']
Pin name positions: []
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: [None, None, None, '23']
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: [None, None, None, '32']
Reversed Header row 2: ['931C', '631C', '041C', '32']
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: [None, None, None, '32']
Connector mapping: {}
Processing page 64
Processing table 1
Text before table: Figure 32. STM32F769I-EVAL USB OTG HS
Table ignored due to presence of 'Revision', 'Date', or 'Changes' in the header: ['', '+3V3\nR133\nCN14 330\nU US SB B_ _F FS S2 2_ _D DM P 1 2 3 4 5 V D D I GDB NPMU DS elcatpecerB PB13 PB14 PB15 PB12 1 LD9 Green VBUS_FS2 USB_FS2_ID D1_N D1_P\n2\n6 Shield A-orciM_BSU 107 8 9 S S S Eh h h Xi i ie e e Pl l ld d d 3 1 R136 T2 47K 9013 1 3 4 6 D7 ESDA6V1BC6\n2\n+3V3 475900001 R137 2 5\n22K\nR94 330 R119 0 MFX_GPIO8 OTG_FS2_OverCurrent\n+3V3 To MFX SB22\nR120 3K3 LD6 R92 1 LD5 OTG_FS2_PowerSwitchOn MFX_GPIO9 From MFX SB23 Open Open\n2 1 R288 620 10K 2 Green\nU7\nRed +5V C35 R82 47K 3 1 T6 9013 2 5 4 G I EN NND FA OU ULT T 13 SB24\n4.7uF U8 Closed SB21\nULPI_NXT ULPI_D[0..7]UU U LLL PPP III ___ CSD T KIR P R 129 K6 [1%] 1 2 3 4 5 V D D I GDB NPMU DS UU LL PP II __ DD 23 6 Shield ULPI_D1 ULPI_D0 elcatpecerB A-orciM_BSU ULPI_D[0..7] PPPPPPPP ABBB BBBB 3015 1111 0123 UUUU LLLL PPPP IIII ____ DDDD 4567 1 1 1 1 1 1 1 2 2 2 2 2 21 2 3 4 7 8 9 0 1 2 3 4 N D S C D D D D D D D D XT L IOIX 7 6 5 4 3 2 1 0R P KT OUT E VX R DV VV V VVT ER DD DD D DDVV GC B AD DD D DDBBP _I D EE A UU D 13 13 3 13IM .. .. . ..NN DS S S P 83 83 3 83 1 4 23 5 6 11 2 233783 0 92 56 5 601 R101 820 EXC-L 32 BP121H[BEAD]VB EU XS_ CH -1 3S 07 8 9 BP1C 27N S S S E 15h h h HX8 9i i i [e e e P B0l l ld d d PH4 PI11 R78 PC0 22K PA5 2 +3V3 2A 2B 1A 1B D4 USBULC6-2F3 2A 2B 1A 1B STMPS2151STR D3 ESDA14V2-2BF3 R124 33 R113 0 R107 0 R98 0 C145 C143 C146 C142 R93 0 100nF 100nF 100nF 100nF R121 0 Closed R122 0 R123 0 D0_N R117 0 D0_P R104 0 R100 0 R86 0\n2 7 8 X L 1 4 0 0 E0 A1 D] C34C43C33C42\nR85 C40 C41\nC141 4.7uF X1M 5 GNDGG PANN DDD 312 C 4.4 76 uF 100nF100nF100nF100nF +3V3 100nF 100nF Soldered if reset is\n9 RESET 3 R126 controlled by hardware\n24MHz USB3300-EZK 4K7 2\nC38 C37 33pF 33pF RESET# R125 1K 1 T1 9012\n3\nR108\n4K7\nTitle:USB_OTG_HS\nProject:STM32F769I-EVAL\nSize:A4 Reference:MB1219 Revision:B.1\nDate:2016/1/7 Sheet:8 of17', '']
Processing table 2
Text before table: Figure 32. STM32F769I-EVAL USB OTG HS
Table ignored due to presence of 'Revision', 'Date', or 'Changes' in the header: ['+3V3\nR133\nCN14 330\nU US SB B_ _F FS S2 2_ _D DM P 1 2 3 4 5 V D D I GDB NPMU DS elcatpecerB PB13 PB14 PB15 PB12 1 LD9 Green VBUS_FS2 USB_FS2_ID D1_N D1_P\n2\n6 Shield A-orciM_BSU 107 8 9 S S S Eh h h Xi i ie e e Pl l ld d d 3 1 R136 T2 47K 9013 1 3 4 6 D7 ESDA6V1BC6\n2\n+3V3 475900001 R137 2 5\n22K\nR94 330 R119 0 MFX_GPIO8 OTG_FS2_OverCurrent\n+3V3 To MFX SB22\nR120 3K3 LD6 R92 1 LD5 OTG_FS2_PowerSwitchOn MFX_GPIO9 From MFX SB23 Open Open\n2 1 R288 620 10K 2 Green\nU7\nRed +5V C35 R82 47K 3 1 T6 9013 2 5 4 G I EN NND FA OU ULT T 13 SB24\n4.7uF U8 Closed SB21\nULPI_NXT ULPI_D[0..7]UU U LLL PPP III ___ CSD T KIR P R 129 K6 [1%] 1 2 3 4 5 V D D I GDB NPMU DS UU LL PP II __ DD 23 6 Shield ULPI_D1 ULPI_D0 elcatpecerB A-orciM_BSU ULPI_D[0..7] PPPPPPPP ABBB BBBB 3015 1111 0123 UUUU LLLL PPPP IIII ____ DDDD 4567 1 1 1 1 1 1 1 2 2 2 2 2 21 2 3 4 7 8 9 0 1 2 3 4 N D S C D D D D D D D D XT L IOIX 7 6 5 4 3 2 1 0R P KT OUT E VX R DV VV V VVT ER DD DD D DDVV GC B AD DD D DDBBP _I D EE A UU D 13 13 3 13IM .. .. . ..NN DS S S P 83 83 3 83 1 4 23 5 6 11 2 233783 0 92 56 5 601 R101 820 EXC-L 32 BP121H[BEAD]VB EU XS_ CH -1 3S 07 8 9 BP1C 27N S S S E 15h h h HX8 9i i i [e e e P B0l l ld d d PH4 PI11 R78 PC0 22K PA5 2 +3V3 2A 2B 1A 1B D4 USBULC6-2F3 2A 2B 1A 1B STMPS2151STR D3 ESDA14V2-2BF3 R124 33 R113 0 R107 0 R98 0 C145 C143 C146 C142 R93 0 100nF 100nF 100nF 100nF R121 0 Closed R122 0 R123 0 D0_N R117 0 D0_P R104 0 R100 0 R86 0\n2 7 8 X L 1 4 0 0 E0 A1 D] C34C43C33C42\nR85 C40 C41\nC141 4.7uF X1M 5 GNDGG PANN DDD 312 C 4.4 76 uF 100nF100nF100nF100nF +3V3 100nF 100nF Soldered if reset is\n9 RESET 3 R126 controlled by hardware\n24MHz USB3300-EZK 4K7 2\nC38 C37 33pF 33pF RESET# R125 1K 1 T1 9012\n3\nR108\n4K7\nTitle:USB_OTG_HS\nProject:STM32F769I-EVAL\nSize:A4 Reference:MB1219 Revision:B.1\nDate:2016/1/7 Sheet:8 of17', None, None, None, None]
Processing table 3
Text before table: 1 3 4 6 elcatpecerB GDB NPMU DS 2 Green 5 USB_FS2_ID I 4 LD9 PB12 US SB B_ _F FS S2 2_ _D DM P D D1_P 3 PB15 U D 1 D1_N 2 PB14 VBUS_FS2 V 1 PB13 330 CN14 R133 Schematics +3V3 64/79 Figure 32. STM32F769I-EVAL USB OTG HS
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['', '', '']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['', '', '']
Connector mapping: {}
Processing row: ['', '', '']
Processing row: ['', '5', '']
Processing table 4
Text before table: 1 3 4 6 elcatpecerB GDB NPMU DS 2 Green 5 USB_FS2_ID I 4 LD9 PB12 US SB B_ _F FS S2 2_ _D DM P D D1_P 3 PB15 U D 1 D1_N 2 PB14 VBUS_FS2 V 1 PB13 330 CN14 R133 Schematics +3V3 64/79 Figure 32. STM32F769I-EVAL USB OTG HS
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['7']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['7']
Connector mapping: {}
Processing row: ['8\n9']
Processing row: ['10']
Processing table 5
Text before table: 129 K6 [1%] R124 33 1 4 PA5 U T P S P B A S 1 3 R123 0 R 22K PC0 D E 1 2 1 0 R122 0 R78 PI11 ULPI_NXT N Closed STMPS2151STR R121 0 1 PH4 2 SB21 U8 Closed 4.7uF EN NND 47K 4 SB24 C35 9013 +5V I OU ULT T 1 5 13 T6 R82 G FA Red 2 3 U7 620 10K 2 2 1 Green R288 LD6 LD5 From MFX R92 3K3 OTG_FS2_PowerSwitchOn 1 SB23 Open Open MFX_GPIO9 R120 SB22 +3V3 To MFX 330 OTG_FS2_OverCurrent R119 0 R94 MFX_GPIO8 22K R137 +3V3 475900001 2 5 Eh Xi Pl 2 A-orciM_BSU 107 S h ie e ld d 47K 9 9013 S h i e l d 8 1 ESDA6V1BC6 T2 R136 S D7 Shield 3 6 1 3 4 6 elcatpecerB GDB NPMU DS 2 Green 5 USB_FS2_ID I 4 LD9 PB12 US SB B_ _F FS S2 2_ _D DM P D D1_P 3 PB15 U D 1 D1_N 2 PB14 VBUS_FS2 V 1 PB13 330 CN14 R133 Schematics +3V3 64/79 Figure 32. STM32F769I-EVAL USB OTG HS
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['VBUS\nDM\nD7 DP\nD6 ID\nD5\nD4 REG_EN\nD3 VDD3.3\nD2 VDD3.3\nD1 VDD3.3\nD0 VDD3.3\nVDD1.8\nXO VDD1.8\nXI VDDA1.8\nGND\nGND\nRESET GNDPAD', None]
Header row 2: ['VBUS\nDM\nD7 DP\nD6 ID\nD5\nD4 REG_EN\nD3 VDD3.3\nD2 VDD3.3\nD1 VDD3.3\nD0 VDD3.3\nVDD1.8\nXO VDD1.8\nXI VDDA1.8\nGND\nGND\nRESET GNDPAD', '33']
Pin name positions: []
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: ['VBUS\nDM\nD7 DP\nD6 ID\nD5\nD4 REG_EN\nD3 VDD3.3\nD2 VDD3.3\nD1 VDD3.3\nD0 VDD3.3\nVDD1.8\nXO VDD1.8\nXI VDDA1.8\nGND\nGND\nRESET GNDPAD', 'VBUS\nDM\nD7 DP\nD6 ID\nD5\nD4 REG_EN\nD3 VDD3.3\nD2 VDD3.3\nD1 VDD3.3\nD0 VDD3.3\nVDD1.8\nXO VDD1.8\nXI VDDA1.8\nGND\nGND\nRESET GNDPAD']
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['DAPDNG TESER\nDNG\nDNG\n8.1ADDV IX\n8.1DDV OX\n8.1DDV\n3.3DDV 0D\n3.3DDV 1D\n3.3DDV 2D\n3.3DDV 3D\nNE_GER 4D\n5D\nDI 6D\nPD 7D\nMD\nSUBV', 'DAPDNG TESER\nDNG\nDNG\n8.1ADDV IX\n8.1DDV OX\n8.1DDV\n3.3DDV 0D\n3.3DDV 1D\n3.3DDV 2D\n3.3DDV 3D\nNE_GER 4D\n5D\nDI 6D\nPD 7D\nMD\nSUBV']
Reversed Header row 2: ['DAPDNG TESER\nDNG\nDNG\n8.1ADDV IX\n8.1DDV OX\n8.1DDV\n3.3DDV 0D\n3.3DDV 1D\n3.3DDV 2D\n3.3DDV 3D\nNE_GER 4D\n5D\nDI 6D\nPD 7D\nMD\nSUBV', '33']
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: ['DAPDNG TESER\nDNG\nDNG\n8.1ADDV IX\n8.1DDV OX\n8.1DDV\n3.3DDV 0D\n3.3DDV 1D\n3.3DDV 2D\n3.3DDV 3D\nNE_GER 4D\n5D\nDI 6D\nPD 7D\nMD\nSUBV', 'DAPDNG TESER\nDNG\nDNG\n8.1ADDV IX\n8.1DDV OX\n8.1DDV\n3.3DDV 0D\n3.3DDV 1D\n3.3DDV 2D\n3.3DDV 3D\nNE_GER 4D\n5D\nDI 6D\nPD 7D\nMD\nSUBV']
Connector mapping: {}
Processing table 6
Text before table: 129 K6 [1%] R124 33 1 4 PA5 U T P S P B A S 1 3 R123 0 R 22K PC0 D E 1 2 1 0 R122 0 R78 PI11 ULPI_NXT N Closed STMPS2151STR R121 0 1 PH4 2 SB21 U8 Closed 4.7uF EN NND 47K 4 SB24 C35 9013 +5V I OU ULT T 1 5 13 T6 R82 G FA Red 2 3 U7 620 10K 2 2 1 Green R288 LD6 LD5 From MFX R92 3K3 OTG_FS2_PowerSwitchOn 1 SB23 Open Open MFX_GPIO9 R120 SB22 +3V3 To MFX 330 OTG_FS2_OverCurrent R119 0 R94 MFX_GPIO8 22K R137 +3V3 475900001 2 5 Eh Xi Pl 2 A-orciM_BSU 107 S h ie e ld d 47K 9 9013 S h i e l d 8 1 ESDA6V1BC6 T2 R136 S D7 Shield 3 6 1 3 4 6 elcatpecerB GDB NPMU DS 2 Green 5 USB_FS2_ID I 4 LD9 PB12 US SB B_ _F FS S2 2_ _D DM P D D1_P 3 PB15 U D 1 D1_N 2 PB14 VBUS_FS2 V 1 PB13 330 CN14 R133 Schematics +3V3 64/79 Figure 32. STM32F769I-EVAL USB OTG HS
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: [None, 'VBUS DM elcatpecerB\nDP\nID\nGND\nA-orciM_BSU\nShield\nShield\nShield\nShield\nEXP']
Header row 2: ['6\n7', 'VBUS DM elcatpecerB\nDP\nID\nGND\nA-orciM_BSU\nShield\nShield\nShield\nShield\nEXP']
Pin name positions: []
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: [None, 'VBUS DM elcatpecerB\nDP\nID\nGND\nA-orciM_BSU\nShield\nShield\nShield\nShield\nEXP']
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: [None, 'PXE\ndleihS\ndleihS\ndleihS\ndleihS\nUSB_Micro-A\nDNG\nDI\nPD\nBreceptacle MD SUBV']
Reversed Header row 2: ['7\n6', 'PXE\ndleihS\ndleihS\ndleihS\ndleihS\nUSB_Micro-A\nDNG\nDI\nPD\nBreceptacle MD SUBV']
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: [None, 'PXE\ndleihS\ndleihS\ndleihS\ndleihS\nUSB_Micro-A\nDNG\nDI\nPD\nBreceptacle MD SUBV']
Connector mapping: {}
Processing row: ['8', 'VBUS DM elcatpecerB\nDP\nID\nGND\nA-orciM_BSU\nShield\nShield\nShield\nShield\nEXP']
Processing row: ['9', 'VBUS DM elcatpecerB\nDP\nID\nGND\nA-orciM_BSU\nShield\nShield\nShield\nShield\nEXP']
Processing row: ['10', 'VBUS DM elcatpecerB\nDP\nID\nGND\nA-orciM_BSU\nShield\nShield\nShield\nShield\nEXP']
Processing table 7
Text before table: elcatpecerB Rev D 5 GDB NPMU DS 1 9 5 R107 0 +3V3 D 6 DS I 1 8 5 4 R113 0 ULPI_D[0..7]UU D 7 D P D D0_P ULPI_D[0..7] R117 0 1 7 3 D D 2 EXC-L 32 BP121H[BEAD]VB D0_N DocID029087 UU S V R101 820 4 1 LLL PPP III ___ CSD KIR C L KT OUT 129 K6 [1%] R124 33 1 4 PA5 U T P S P B A S 1 3 R123 0 R 22K PC0 D E 1 2 1 0 R122 0 R78 PI11 ULPI_NXT N Closed STMPS2151STR R121 0 1 PH4 2 SB21 U8 Closed 4.7uF EN NND 47K 4 SB24 C35 9013 +5V I OU ULT T 1 5 13 T6 R82 G FA Red 2 3 U7 620 10K 2 2 1 Green R288 LD6 LD5 From MFX R92 3K3 OTG_FS2_PowerSwitchOn 1 SB23 Open Open MFX_GPIO9 R120 SB22 +3V3 To MFX 330 OTG_FS2_OverCurrent R119 0 R94 MFX_GPIO8 22K R137 +3V3 475900001 2 5 Eh Xi Pl 2 A-orciM_BSU 107 S h ie e ld d 47K 9 9013 S h i e l d 8 1 ESDA6V1BC6 T2 R136 S D7 Shield 3 6 1 3 4 6 elcatpecerB GDB NPMU DS 2 Green 5 USB_FS2_ID I 4 LD9 PB12 US SB B_ _F FS S2 2_ _D DM P D D1_P 3 PB15 U D 1 D1_N 2 PB14 VBUS_FS2 V 1 PB13 330 CN14 R133 Schematics +3V3 64/79 Figure 32. STM32F769I-EVAL USB OTG HS
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['16\n6']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['6\n61']
Connector mapping: {}
Processing row: ['25']
Processing row: ['30']
Processing table 8
Text before table: elcatpecerB Rev D 5 GDB NPMU DS 1 9 5 R107 0 +3V3 D 6 DS I 1 8 5 4 R113 0 ULPI_D[0..7]UU D 7 D P D D0_P ULPI_D[0..7] R117 0 1 7 3 D D 2 EXC-L 32 BP121H[BEAD]VB D0_N DocID029087 UU S V R101 820 4 1 LLL PPP III ___ CSD KIR C L KT OUT 129 K6 [1%] R124 33 1 4 PA5 U T P S P B A S 1 3 R123 0 R 22K PC0 D E 1 2 1 0 R122 0 R78 PI11 ULPI_NXT N Closed STMPS2151STR R121 0 1 PH4 2 SB21 U8 Closed 4.7uF EN NND 47K 4 SB24 C35 9013 +5V I OU ULT T 1 5 13 T6 R82 G FA Red 2 3 U7 620 10K 2 2 1 Green R288 LD6 LD5 From MFX R92 3K3 OTG_FS2_PowerSwitchOn 1 SB23 Open Open MFX_GPIO9 R120 SB22 +3V3 To MFX 330 OTG_FS2_OverCurrent R119 0 R94 MFX_GPIO8 22K R137 +3V3 475900001 2 5 Eh Xi Pl 2 A-orciM_BSU 107 S h ie e ld d 47K 9 9013 S h i e l d 8 1 ESDA6V1BC6 T2 R136 S D7 Shield 3 6 1 3 4 6 elcatpecerB GDB NPMU DS 2 Green 5 USB_FS2_ID I 4 LD9 PB12 US SB B_ _F FS S2 2_ _D DM P D D1_P 3 PB15 U D 1 D1_N 2 PB14 VBUS_FS2 V 1 PB13 330 CN14 R133 Schematics +3V3 64/79 Figure 32. STM32F769I-EVAL USB OTG HS
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['C145\n100n', 'C143\nF 100nF', 'C146\n100nF']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['n001\n541C', 'Fn001 F\n341C', 'Fn001\n641C']
Connector mapping: {}
Processing table 9
Text before table: E P A-orciM_BSU 07 D 0R S h i e ld d 2 4 9 ULPI_D0 R86 0 USBULC6-2F3 ESDA14V2-2BF3 PPPPPPPP ABBB 3015 D 1 V D D 3 . 3 S h i e l d 100nF 100nF 100nF 100nF ULPI_D1 R93 0 D4 D3 2 3 2 5 8 D 2 S 2 2 6 R98 0 C145 C143 C146 C142 UU LL PP II __ DD 23 D 3 Shield 2A 1A 2A 1A 3 2 1 6 R100 0 BBBB 1111 0123 D 4 R ER GC _I EE UUUU LLLL PPPP IIII ____ DDDD 4567 R104 0 2 0 elcatpecerB Rev D 5 GDB NPMU DS 1 9 5 R107 0 +3V3 D 6 DS I 1 8 5 4 R113 0 ULPI_D[0..7]UU D 7 D P D D0_P ULPI_D[0..7] R117 0 1 7 3 D D 2 EXC-L 32 BP121H[BEAD]VB D0_N DocID029087 UU S V R101 820 4 1 LLL PPP III ___ CSD KIR C L KT OUT 129 K6 [1%] R124 33 1 4 PA5 U T P S P B A S 1 3 R123 0 R 22K PC0 D E 1 2 1 0 R122 0 R78 PI11 ULPI_NXT N Closed STMPS2151STR R121 0 1 PH4 2 SB21 U8 Closed 4.7uF EN NND 47K 4 SB24 C35 9013 +5V I OU ULT T 1 5 13 T6 R82 G FA Red 2 3 U7 620 10K 2 2 1 Green R288 LD6 LD5 From MFX R92 3K3 OTG_FS2_PowerSwitchOn 1 SB23 Open Open MFX_GPIO9 R120 SB22 +3V3 To MFX 330 OTG_FS2_OverCurrent R119 0 R94 MFX_GPIO8 22K R137 +3V3 475900001 2 5 Eh Xi Pl 2 A-orciM_BSU 107 S h ie e ld d 47K 9 9013 S h i e l d 8 1 ESDA6V1BC6 T2 R136 S D7 Shield 3 6 1 3 4 6 elcatpecerB GDB NPMU DS 2 Green 5 USB_FS2_ID I 4 LD9 PB12 US SB B_ _F FS S2 2_ _D DM P D D1_P 3 PB15 U D 1 D1_N 2 PB14 VBUS_FS2 V 1 PB13 330 CN14 R133 Schematics +3V3 64/79 Figure 32. STM32F769I-EVAL USB OTG HS
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['C34', 'C43', 'C33']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['43C', '34C', '33C']
Connector mapping: {}
Processing row: ['100n', 'F100n', 'F100n']
Processing page 65
Processing table 1
Text before table: Figure 33. STM32F769I-EVAL USB OTG FS
Table ignored due to presence of 'Revision', 'Date', or 'Changes' in the header: ['+3V3\nR127\n620\nOTG_FS1_OverCurrent 1 MFX_GPIO6\nLD8 R131 To MFX\nU11 Red 47K\n+5V OTG_FS1_PowerSwitchOn 2 R130 0 2 5 4 STG I EN MNN PD S21F 5A 1OU SU TL RT T 3 1 C 4.4 77 uF R132 0 1 2 3 4 5 V D D I GDB NPMU DS elcatpecerB CN13 MFX_GPIO7 From MFX R129 D2_N D2_P\n10K\n6 Shield A-orciM_BSU 107 8 9 S S S Eh h h Xi i ie e e Pl l ld d d\n475900001\nUSB_FS1_DM U US SB B_ _F FS S1 1_ _D IDP R115 0 VBUS_FS1 P PA A9 11 PA12 PA10 R116 +3V3\n330\n1 3 4 6\n1 D5\nLD7 ESDA6V1BC6\nGreen\n2\n3 2 5\nR106 1 T7\n47K 9013\n2\nR103\n22K\nTitle:USB_OTG_FS\nProject:STM32F769I-EVAL\nSize:A4 Reference:MB1219 Revision:B.1\nDate:2016/1/7 Sheet:9 of17', None, None, None, None]
Processing table 2
Text before table: 5 R129 4.4 77 uF I STG MNN PD S21F 5A 1OU SU TL RT From MFX 4 C D 3 D2_P OTG_FS1_PowerSwitchOn EN D 4 2 R130 0 D2_N MFX_GPIO7 +5V I T V 5 1 1 2 3 R132 0 CN13 2 Red U11 47K To MFX LD8 R131 OTG_FS1_OverCurrent 1 MFX_GPIO6 620 R127 +3V3 UM2035 Figure 33. STM32F769I-EVAL USB OTG FS
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['']
Connector mapping: {}
Processing row: ['6\n7']
Processing row: ['8\n9']
Processing row: ['10']
Processing page 66
Processing table 1
Text before table: Figure 34. STM32F769I-EVAL RS-232
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['']
Connector mapping: {}
Processing row: ['+3V3\nU5\nST3241EBPR C132 CN7\nC C1 23 53 11 00 00 nn FF 22 48 1 2 C CCC 21 21 ++ -- GV NC V VDC + - 2 22 36 75 C 1 C01 203 6n1 F 100nF RD XS DR 1 6 2 DB9-male USART1\nRS232_TX PA9 111 234 TTT 321 III NNN T T T1 2 3O O OU U UT T T 9 1 10 1 100nF T CX TD S 7 3 8 4\nRS232_RX PA10 JP11 B Boo oo tt ll oo aa dd ee rr __ RB EO SO ET T0 1111122 5678901 RRRRRRR 5432121 OOOOOOO UUUUUUU TTTTTTT BB R R R R R1 2 3 4 5I I I I IN N N N N 4 5 6 7 8 +3V3 9 5\n23 nEN nSHDN 22\nRS232\nTitle:RS232\nProject:STM32F769I-EVAL\nSize:A4 Reference:MB1219 Revision:B.1\nDate:2016/1/7 Sheet:10of17']
Processing row: ['']
Processing table 2
Text before table: 66/79 Figure 34. STM32F769I-EVAL RS-232
Table ignored due to presence of 'Revision', 'Date', or 'Changes' in the header: ['+3V3\nU5\nST3241EBPR C132 CN7\nC C1 23 53 11 00 00 nn FF 22 48 1 2 C CCC 21 21 ++ -- GV NC V VDC + - 2 22 36 75 C 1 C01 203 6n1 F 100nF RD XS DR 1 6 2 DB9-male USART1\nRS232_TX PA9 111 234 TTT 321 III NNN T T T1 2 3O O OU U UT T T 9 1 10 1 100nF T CX TD S 7 3 8 4\nRS232_RX PA10 JP11 B Boo oo tt ll oo aa dd ee rr __ RB EO SO ET T0 1111122 5678901 RRRRRRR 5432121 OOOOOOO UUUUUUU TTTTTTT BB R R R R R1 2 3 4 5I I I I IN N N N N 4 5 6 7 8 +3V3 9 5\n23 nEN nSHDN 22\nRS232\nTitle:RS232\nProject:STM32F769I-EVAL\nSize:A4 Reference:MB1219 Revision:B.1\nDate:2016/1/7 Sheet:10of17', None, None, None, None]
Processing table 3
Text before table: ST3241EBPR C132 CN7 U5 +3V3 Schematics 66/79 Figure 34. STM32F769I-EVAL RS-232
Found connector CN7 in table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['', '24', 'C1+ VCC\nC1- GND\nC2+ V+\nC2- V-\nT1IN T1OUT\nT2IN T2OUT\nT3IN T3OUT\nR1OUTB\nR2OUTB\nR1OUT R1IN\nR2OUT R2IN\nR3OUT R3IN\nR4OUT R4IN\nR5OUT R5IN\nnEN nSHDN']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['', '42', 'NDHSn NEn\nNI5R TUO5R\nNI4R TUO4R\nNI3R TUO3R\nNI2R TUO2R\nNI1R TUO1R\nBTUO2R\nBTUO1R\nTUO3T NI3T\nTUO2T NI2T\nTUO1T NI1T\n-V -2C\n+V +2C\nDNG -1C\nCCV +1C']
Connector mapping: {}
Processing table 4
Text before table: ST3241EBPR C132 CN7 U5 +3V3 Schematics 66/79 Figure 34. STM32F769I-EVAL RS-232
Found connector CN7 in table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: [None, None, '']
Header row 2: ['27 C131', '', '']
Pin name positions: []
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: [None, None, '']
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: [None, None, '']
Reversed Header row 2: ['131C 72', '', '']
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: [None, None, '']
Connector mapping: {}
Processing row: ['3 100nF', '', '']
Processing table 5
Text before table: GV NC 22 48 2 100nF DB9-male USART1 C ST3241EBPR C132 CN7 U5 +3V3 Schematics 66/79 Figure 34. STM32F769I-EVAL RS-232
Found connector CN7 in table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['C25', '100nF2']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['52C', '2Fn001']
Connector mapping: {}
Processing table 6
Text before table: 2 36 1 F C1 23 53 11 00 00 nn FF 6 C 21 ++ V + C 1 1 22 75 GV NC 22 48 2 100nF DB9-male USART1 C ST3241EBPR C132 CN7 U5 +3V3 Schematics 66/79 Figure 34. STM32F769I-EVAL RS-232
Found connector CN7 in table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: [None, 'RXD 2\n7\nTXD 3', None]
Header row 2: [None, 'RXD 2\n7\nTXD 3', '7\nTXD 3']
Pin name positions: []
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: [None, 'RXD 2\n7\nTXD 3', 'RXD 2\n7\nTXD 3']
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: [None, '3 DXT\n7\n2 DXR', '3 DXT\n7\n2 DXR']
Reversed Header row 2: [None, '3 DXT\n7\n2 DXR', '3 DXT\n7']
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: [None, '3 DXT\n7\n2 DXR', '3 DXT\n7\n2 DXR']
Connector mapping: {}
Processing row: ['11\n4\n5\n6', 'RXD 2\n7\nTXD 3', '7\nTXD 3']
Processing page 67
Processing table 1
Text before table: Figure 35. STM32F769I-EVAL CAN and Quad-SPI
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['']
Connector mapping: {}
Processing row: ['CAN\n+3V3\n+3V3 R183 R189\nC179 10K 0 CN26\n1 3 Default setting: 1<->2 DB9-male CAN connector\n2 100nF JP19 Default setting: Open 1\nU23 6\nC CA AN N1 1_ _T RX X 1 2 3 4 D G V RCN CD C CA A VN NR reH LS f 68 7 5 RJ 1P 81 58 PA12 PA11 1 2 2 7 3 8 4\nSN65HVD230 120 9\nD15 5\nR184 R186 ESDCAN24-2BLY\n[N/A] 0 3 Optional\n+3V3\nQuad SPI Flash\nU3\nQSPI_BK1_IO3 PF6 R241 33 1 HOLD#/DQ3 CLK 16 PB2 QSPI_CLK\n+3V3 2 VCC DQ0 15 R242 33 PF8 QSPI_BK1_IO0\nC 101 00 n5 F3 NC NC 14\n+3V3 4 NC NC 13\nR230 5 NC NC 12\n10K 6 NC NC 11\nQSPI_BK1_NCS PB6 7 CS# Vss 10\nQSPI_BK1_IO1 PF9 R231 33 8 DQ1 W#/Vpp/DQ2 9 R232 33 PF7 QSPI_BK1_IO2\nMT25QL512ABA8ESF-0SITMICRON\nN25Q512A13GSF40E MICRON\nTitle:CAN & QSPI\nProject:STM32F769I-EVAL\nSize:A4 Reference:MB1219 Revision:B.1\nDate:2016/1/7 Sheet:11of17']
Processing row: ['']
Processing table 2
Text before table: Figure 35. STM32F769I-EVAL CAN and Quad-SPI
Table ignored due to presence of 'Revision', 'Date', or 'Changes' in the header: ['Quad SPI Flash\nU3\nQSPI_BK1_IO3 PF6 R241 33 1 HOLD#/DQ3 CLK 16 PB2 QSPI_CLK\n+3V3 2 VCC DQ0 15 R242 33 PF8 QSPI_BK1_IO0\nC 101 00 n5 F3 NC NC 14\n+3V3 4 NC NC 13\nR230 5 NC NC 12\n10K 6 NC NC 11\nQSPI_BK1_NCS PB6 7 CS# Vss 10\nQSPI_BK1_IO1 PF9 R231 33 8 DQ1 W#/Vpp/DQ2 9 R232 33 PF7 QSPI_BK1_IO2\nMT25QL512ABA8ESF-0SITMICRON\nN25Q512A13GSF40E MICRON\nTitle:CAN & QSPI\nProject:STM32F769I-EVAL\nSize:A4 Reference:MB1219 Revision:B.1\nDate:2016/1/7 Sheet:11of17', None, None, None, None]
Processing page 68
Processing table 1
Text before table: Figure 36. STM32F769I-EVAL Peripherals
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['']
Connector mapping: {}
Processing row: ['MICRO SD1 +3V3\n(TF) Card\nPotentiometer R158 R154 R153 R157 R156\n47K 47K 47K 47K 47K\n+3V3\ntwo pin header for external analog input +3V3 SSSS DDDD _11 C__ CDD ML01 PP PCC C89\nCN3 SS DD 11 __ DD 23 PP DCC 211 101\n1 11 _ K P 2\nPotentiometer PF10 R 030 R290 R28 47 R27 0 2 C 109 07 nF D\n3386P-103(10K) RV1\n3 C24\n[N/A] 1 2 3 4 5 6 7 8 CN17\nPJS008-2000\nClose to MCU on PCB SMS064FF or SMS128FF\n2 1W WS +3V3\nS\n9 01 R151\nTo MFX (input with pull up) 10K[N/A]\nMicroSDCard1_Detect MFX_GPIO15 R150\n0\nMICRO SD2 +3V3\n(TF) Card\nR205 R202 R201 R204 R203 Joystick\n47K 47K 47K 47K 47K\n+3V3\nB3 +3V3\n5 7 8 C C CO O OM M MM M MO O ON N N G GN ND D 9 10 ]A/N[K01 ]A/N[K01 ]A/N[K01 ]A/N[K01 ]A/N[K01 SSSS SS DDDD DD _22 22 C__ __ CDD DD ML01 23 PP PP PBB DGG 34 7910\n2 Selection 22 _ K P D 6\nD\n691R 591R 791R 991R 891R\nTo MFX\nJ J J J JOO O O OYY Y Y Y__ _ _ _DS L R UE E IO PGL FW HTN T 3 1 4 6 D L R UE IW PGFO HTN T SMS064FF or SMS128FF 1 2 3 4 5 6 7 8 MFX_GPIO0 MFX_GPIO1 CN30 MFX_GPIO2 PJS008-2000 MFX_GPIO3 MFX_GPIO4\nEVQQ7 ]A/N[Fn01 ]A/N[Fn01 ]A/N[Fn01 ]A/N[Fn01 ]A/N[Fn01\n19C 09C 29C 49C 39C 2 1W WS +3V3\nS\n9 01 R200\nTitle:Peripherals Project:STM32F769I-EVAL 10K[N/A] MFX_GPIO10 R224 0 MicroSDCard2_Detect\nSize:A4 Reference:MB1219 Revision:B.1 To MFX (input with pull up)\nDate:2016/1/7 Sheet:12of17']
Processing row: ['']
Processing table 2
Text before table: 68/79 Figure 36. STM32F769I-EVAL Peripherals
Table ignored due to presence of 'Revision', 'Date', or 'Changes' in the header: ['0\nMICRO SD2 +3V3\n(TF) Card\nR205 R202 R201 R204 R203\n47K 47K 47K 47K 47K\n+3V3\nSSSS DDDD _22 C__ CDD ML01 PP DGG 7910\nSS DD 22 __ DD 23 PP PBB 34\n22 _ K P D 6\nD\n1 2 3 4 5 6 7 8 CN30\nPJS008-2000\nSMS064FF or SMS128FF\n2 1W WS +3V3\nS\n9 01 R200\n10K[N/A]\nMicroSDCard2_Detect MFX_GPIO10 R224\n0\nTo MFX (input with pull up)', 'Joystick\nB3 +3V3\n5 7 8 C C CO O OM M MM M MO O ON N N G GN ND D 9 10 ]A/N[K01 ]A/N[K01 ]A/N[K01 ]A/N[K01 ]A/N[K01\n2 Selection\n691R 591R 791R 991R 891R\nTo MFX\nJ J J J JOO O O OYY Y Y Y__ _ _ _DS L R UE E IO PGL FW HTN T 3 1 4 6 D L R UE IW PGFO HTN T MFX_GPIO0 MFX_GPIO1 MFX_GPIO2 MFX_GPIO3 MFX_GPIO4\nEVQQ7 ]A/N[Fn01 ]A/N[Fn01 ]A/N[Fn01 ]A/N[Fn01 ]A/N[Fn01\n19C 09C 29C 49C 39C\nTitle:Peripherals\nProject:STM32F769I-EVAL\nSize:A4 Reference:MB1219 Revision:B.1\nDate:2016/1/7 Sheet:12of17', None, None, None]
Processing table 3
Text before table: CN30 1 MFX_GPIO2 J D 1 2 3 4 5 6 7 8 3 MFX_GPIO1 J MFX_GPIO0 691R 591R 791R 991R 891R To MFX SSSS DDDD 22 _22 C__ ML01 D ]A/N[K01 ]A/N[K01 ]A/N[K01 ]A/N[K01 ]A/N[K01 PBB DGG 7910 3 _ CDD K Selection 2 P D 6 SS DD 22 __ DD 23 Rev PP 34 CO OM MM MO ON N 8 C O M M O N GN ND D 7 10 PP C G 5 9 DocID029087 +3V3 B3 +3V3 47K 47K 47K 47K 47K Joystick R205 R202 R201 R204 R203 (TF) Card MICRO SD2 +3V3 0 MicroSDCard1_Detect MFX_GPIO15 R150 10K[N/A] To MFX (input with pull up) R151 01 9 WS S 1W +3V3 2 SMS064FF or SMS128FF Close to MCU on PCB PJS008-2000 CN17 1 2 3 4 5 6 7 8 [N/A] C24 3 3386P-103(10K) RV1 030 R290 109 07 nF Potentiometer R28 47 R27 0 2 PF10 C R SSSS DDDD 11 _11 C__ ML01 D PCC DCC 211 _ CDD K 1 P C89 101 2 SS DD 11 __ DD 23 PP CN3 +3V3 PP two pin header for external analog input +3V3 Schematics 47K 47K 47K 47K 47K Potentiometer R158 R154 R153 R157 R156 (TF) Card MICRO SD1 +3V3 68/79 Figure 36. STM32F769I-EVAL Peripherals
Found connector CN30 in table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: [']A/N[Fn01', ']A/N[Fn01', ']A/N[Fn01', ']A/N[Fn01']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['10nF[N/A]', '10nF[N/A]', '10nF[N/A]', '10nF[N/A]']
Connector mapping: {}
Processing row: ['09C', '29C', '49C', '39C']
Processing page 69
Processing table 1
Text before table: Figure 37. STM32F769I-EVAL motor control
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['']
Connector mapping: {}
Processing row: ['+3V3\nMotor control connector\nR13\n3K3 CN1\nM MCC __ CC uu rrM rr eeC nn tt_ BAEmergencySTO P PC CP 1 2 PA6 R1 C [0 N1 /4 A]0R [N1 / R4 A 9] C 1 0n1 F6 MM MM M M M M M M MCC CCC CC CCCC __ ___ __ ____ WW NVU PD EEVU F nnTHH iLL LH s C BAC si pp wat miveBrake P PPP P P PP P P AA B B AHC C C G + 17 0 1 066 7 8 1 51 V 21 1 1 11 2 2 2 2 3 311 3 5 97 3 5 7 9 1 31 3 5 7 9 E M M M M M M C CC N D + P P E EF F5 nnM U UU ITC CCC C C S V C C ccCR RRE oo_ __- _ _ S U S PP dW W dV R RRU VR IB P eeWYOH E EEHG L L Y rrH L A NW N NNE M BAP T CT TTN A EI VC RSA CB ESY R BS E RT L AO A KP Y E HeatsB inU k ES nT cV Ve omO d dd eL p _ reT Mr IG G G G G G G G G G G G GA a nt i dN N N N N N N N N N N N NG u c errD D D D D D D D D D D D DE xoe 2 4 6 8 1 1 1 1 2 2 2 3 31 2 320 2 6 8 0 2 4 0 24 8 46 +3V3 R 0 R 01 71 P PC C4 5 MM CC __ HBu easV tsio nl ktage C15 R12 100nF 100K PA11 C11 C13 100nF [N/A]\nMC_connector\nMC_CurrentC PC3 R8 0 PA2 MC_EnIndex\nC9 C12\n[N/A] [N/A]\nSB2\nC6\nMC_PFCsync2 PA12 nepO [N/A]\nMC_PFCsync1 PA8 SB1 Open C10 C17 C8\nC18 C7 [N/A] 10nF [N/A]\n[N/A] [N/A]\nTitle:Motor Control\nProject:STM32F769I-EVAL\nSize:A4 Reference:MB1219 Revision:B.1\nDate:2016/1/7 Sheet:13of17']
Processing row: ['']
Processing table 2
Text before table: Figure 37. STM32F769I-EVAL motor control
Table ignored due to presence of 'Revision', 'Date', or 'Changes' in the header: ['+3V3\nMotor control connector\nR13\n3K3 CN1\nM MCC __ CC uu rrM rr eeC nn tt_ BAEmergencySTO P PC CP 1 2 PA6 R1 C [0 N1 /4 A]0R [N1 / R4 A 9] C 1 0n1 F6 MM MM M M M M M M MCC CCC CC CCCC __ ___ __ ____ WW NVU PD EEVU F nnTHH iLL LH s C BAC si pp wat miveBrake P PPP P P PP P P AA B B AHC C C G + 17 0 1 066 7 8 1 51 V 21 1 1 11 2 2 2 2 3 311 3 5 97 3 5 7 9 1 31 3 5 7 9 E M M M M M M C CC N D + P P E EF F5 nnM U UU ITC CCC C C S V C C ccCR RRE oo_ __- _ _ S U S PP dW W dV R RRU VR IB P eeWYOH E EEHG L L Y rrH L A NW N NNE M BAP T CT TTN A EI VC RSA CB ESY R BS E RT L AO A KP Y E HeatsB inU k ES nT cV Ve omO d dd eL p _ reT Mr IG G G G G G G G G G G G GA a nt i dN N N N N N N N N N N N NG u c errD D D D D D D D D D D D DE xoe 2 4 6 8 1 1 1 1 2 2 2 3 31 2 320 2 6 8 0 2 4 0 24 8 46 +3V3 R 0 R 01 71 P PC C4 5 MM CC __ HBu easV tsio nl ktage C15 R12 100nF 100K PA11 C11 C13 100nF [N/A]\nMC_connector\nMC_CurrentC PC3 R8 0 PA2 MC_EnIndex\nC9 C12\n[N/A] [N/A]\nSB2\nC6\nMC_PFCsync2 PA12 nepO [N/A]\nMC_PFCsync1 PA8 SB1 Open C10 C17 C8\nC18 C7 [N/A] 10nF [N/A]\n[N/A] [N/A]\nTitle:Motor Control\nProject:STM32F769I-EVAL\nSize:A4 Reference:MB1219 Revision:B.1\nDate:2016/1/7 Sheet:13of17', None, None, None, None]
Processing page 70
Processing table 1
Text before table: Figure 38. STM32F769I-EVAL extension connectors
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['']
Connector mapping: {}
Processing row: ['Place close Memory\nSB40 CN5 Left CN6 Right CN10\nRESET# PH0O R2p 2e 6n 820 P PP P PP P PP PPPP PPP P PPF FF B BBB JC C CC B J HA GAA 131 86 1 1110 2 34 2 64 702 10 2 340 1 3 5 7 9 1 1 1 1 1 2 2 2 2 2 3 3 3 3 3 4 4 41 3 5 7 9 1 3 5 7 9 1 3 5 7 9 1 3 1 1 1 1 1 2 2 2 2 2 3 3 3 3 3 4 4 4 40 2 4 6 8 0 2 4 6 8 0 2 4 6 8 0 2 4 82 4 6 8 P PPP PPP P PP PP PP P P PP P PFF BII B JC CB B J JH HAA AA A 11 14 57 9 1 11 55 1 4 756 71 3 41 01 5 S O +B p 3e4 Vn1 PH1 PC15 OSB pe3 n9 P P PP PP PP P P P P PPPP P PPPI I BG GG G J ABI B AJ JGKK D D1 1 8 1 6 7 387 1 11 1 1 9946 3 65 2 2 4 12 3 1 1 3 5 7 9 1 1 1 1 1 2 2 2 2 2 3 3 3 3 3 4 4 41 3 5 7 9 1 3 5 7 9 1 3 5 7 9 1 3 1 1 1 1 1 2 2 2 2 2 3 3 3 3 3 4 4 4 40 2 4 6 8 0 2 4 6 8 0 2 4 6 8 0 2 4 82 4 6 8 PP PP PP PPP P P PPPP P P PPP CCI AB CJ J J AB B A AA JJKKK1 1 1 1 8911 4 99 6 1 11 113573 4 5 3 23 25 34 0 OS +B p 3e V3 n8 PC14 SDN D DDD DA A AA AA DD D DE AA 1 111 11 1 11 110 67 3 402 9 04 7 9 6 7 81 25 P P PP PP P PP P P PPP P PPPF F EE E EE HD D D DG GGH D D1 1 11 1 17 11 1 1 11 253 8 93 2 50 2 3 11 2 3 4 P F1 T1 3 5 7 9 1 1 1 1 1 2 2 2 2 2 3 3 3 3 3 01 3 5 7 9 1 3 5 7 9 1 3 5 7 9 R39 -1-1 1 1 1 1 2 2 2 2 2 3 3 3 3 3 4 2 20 2 4 6 8 0 2 4 6 8 0 2 4 6 8 02 4 6 8 * 02 -0 0M 3-G L-F D-0 -L8 C9- 1 (SAP PP PPP P PP P PPP P PP PP aF FF EEE E H H D DG G GHH GH m1 11 119 8 1 1 1 10 34 8985 4 51 41 t0 2 0 5 eS cS )D SD DD D DD D AAA N DDDD DA AN 11 1 11 2 111 R C8 9 51 6 78 0 156 8 340W A LS KE\n4 5 4 6 4 5 4 6\n7 3 7 3\nD5V P P P PG K K K6 0 1 2 4 5 5 5 59 1 3 5 7 5 5 5 5 50 2 4 6 8 P P PPB J JJ0 120 D5V PP PP CCC D118 201 4 5 5 5 59 1 3 5 7 5 5 5 5 50 2 4 6 8 PPP CDA 678 VBUS_FS1\n59 60 +5V 59 60 +5V\nP1039-2*30MGF-089-1A P1039-2*30MGF-089-1A\nFTR-130-03-L-D-LC (Samtec) FTR-130-03-L-D-LC (Samtec) Place close Memory\nPK0/PK1/PK2/PJ6/PJ7/PJ8/PJ9/PJ10/PJ11 NOT USED CN11\nPP P P DG H I K[ [0 [[ [ 00 0 0. .. .. . .1 .. . 11 1 75 55 5 ]] ]] ] PP P P DG H I K[ [0 [[ [ 00 0 0. .. .. . .1 .. . 11 1 75 55 5 ]] ]] ] NAND_INT PG7 3 1 JP12 BBAAA DEAAA 2222122 14562902345 PPPPPPPPP PPPPFFF EEEEE 01245345 01346 1 3 5 7 9 1 31 1 1 40 2 02 4 6 8 PPPPPP PPP PPP PPPFFF EE DDH 367012 25 111452 F +M DS DDDFFFAA AAA MMD 012 22 22C V31 23C CC_ 3NK NNE W OE0 A EEIT 2P1P 1C P6 F NM AC N_ DN _W NA CI ET\nP P P CA J [0 [ [ 00 . .. 1 .. . 11 5 55 ] ]] P P P CA J [0 [ [ 00 . .. 1 .. . 11 5 55 ] ]] 3 F F FF FM M MMS MC C CCD C_ _ __NN N NN _C ND DDDDB B A L L LL3 S3 2 01 31 P P PPP IG HIIIII G D1 1 16 005 1 1 1 1 2 2 2 2 3 5 7 9 1 3 5 7 1 1 1 2 2 2 2 2 4 6 8 0 2 4 6 8 P C HHI III D9 7 DDD 3M 222 3 789 0 C _ __ N W 1 J 7 3 C8\nP B [ 0 . . 1 5 ] P B [ 0 . . 1 5 ] 2 3 9 1 3 3 0 2 3\nP P 3 3 3 5 3 3 4 6 45\n3 3 7 9 3 8\nPE[0..15]PE[0..15] P F1 T0 R39 -1-2 2* 02 -0 0M 3-G L-F D-0 -L8 C9- 1 (SA\namtec)\nPF[0..15] PF[0..15]\nTitle:Extension Connectors\nProject:STM32F769I-EVAL\nSize:A4 Reference:MB1219 Revision:B.1\nDate:2016/1/7 Sheet:14of17']
Processing row: ['']
Processing table 2
Text before table: 70/79 Figure 38. STM32F769I-EVAL extension connectors
Table ignored due to presence of 'Revision', 'Date', or 'Changes' in the header: ['Place close Memory\nSB40 CN5 Left CN6 Right CN10\nRESET# PH0O R2p 2e 6n 820 P PP P PP P PP PPPP PPP P PPF FF B BBB JC C CC B J HA GAA 131 86 1 1110 2 34 2 64 702 10 2 340 1 3 5 7 9 1 1 1 1 1 2 2 2 2 2 3 3 3 3 3 4 4 41 3 5 7 9 1 3 5 7 9 1 3 5 7 9 1 3 1 1 1 1 1 2 2 2 2 2 3 3 3 3 3 4 4 4 40 2 4 6 8 0 2 4 6 8 0 2 4 6 8 0 2 4 82 4 6 8 P PPP PPP P PP PP PP P P PP P PFF BII B JC CB B J JH HAA AA A 11 14 57 9 1 11 55 1 4 756 71 3 41 01 5 S O +B p 3e4 Vn1 PH1 PC15 OSB pe3 n9 P P PP PP PP P P P P PPPP P PPPI I BG GG G J ABI B AJ JGKK D D1 1 8 1 6 7 387 1 11 1 1 9946 3 65 2 2 4 12 3 1 1 3 5 7 9 1 1 1 1 1 2 2 2 2 2 3 3 3 3 3 4 4 41 3 5 7 9 1 3 5 7 9 1 3 5 7 9 1 3 1 1 1 1 1 2 2 2 2 2 3 3 3 3 3 4 4 4 40 2 4 6 8 0 2 4 6 8 0 2 4 6 8 0 2 4 82 4 6 8 PP PP PP PPP P P PPPP P P PPP CCI AB CJ J J AB B A AA JJKKK1 1 1 1 8911 4 99 6 1 11 113573 4 5 3 23 25 34 0 OS +B p 3e V3 n8 PC14 SDN D DDD DA A AA AA DD D DE AA 1 111 11 1 11 110 67 3 402 9 04 7 9 6 7 81 25 P P PP PP P PP P P PPP P PPPF F EE E EE HD D D DG GGH D D1 1 11 1 17 11 1 1 11 253 8 93 2 50 2 3 11 2 3 4 P F1 T1 3 5 7 9 1 1 1 1 1 2 2 2 2 2 3 3 3 3 3 01 3 5 7 9 1 3 5 7 9 1 3 5 7 9 R39 -1-1 1 1 1 1 2 2 2 2 2 3 3 3 3 3 4 2 20 2 4 6 8 0 2 4 6 8 0 2 4 6 8 02 4 6 8 * 02 -0 0M 3-G L-F D-0 -L8 C9- 1 (SAP PP PPP P PP P PPP P PP PP aF FF EEE E H H D DG G GHH GH m1 11 119 8 1 1 1 10 34 8985 4 51 41 t0 2 0 5 eS cS )D SD DD D DD D AAA N DDDD DA AN 11 1 11 2 111 R C8 9 51 6 78 0 156 8 340W A LS KE\n4 5 4 6 4 5 4 6\n7 3 7 3\nD5V P P P PG K K K6 0 1 2 4 5 5 5 59 1 3 5 7 5 5 5 5 50 2 4 6 8 P P PPB J JJ0 120 D5V PP PP CCC D118 201 4 5 5 5 59 1 3 5 7 5 5 5 5 50 2 4 6 8 PPP CDA 678 VBUS_FS1\n59 60 +5V 59 60 +5V\nP1039-2*30MGF-089-1A P1039-2*30MGF-089-1A\nFTR-130-03-L-D-LC (Samtec) FTR-130-03-L-D-LC (Samtec) Place close Memory\nPK0/PK1/PK2/PJ6/PJ7/PJ8/PJ9/PJ10/PJ11 NOT USED CN11\nPP P P DG H I K[ [0 [[ [ 00 0 0. .. .. . .1 .. . 11 1 75 55 5 ]] ]] ] PP P P DG H I K[ [0 [[ [ 00 0 0. .. .. . .1 .. . 11 1 75 55 5 ]] ]] ] NAND_INT PG7 3 1 JP12 BBAAA DEAAA 2222122 14562902345 PPPPPPPPP PPPPFFF EEEEE 01245345 01346 1 3 5 7 9 1 31 1 1 40 2 02 4 6 8 PPPPPP PPP PPP PPPFFF EE DDH 367012 25 111452 F +M DS DDDFFFAA AAA MMD 012 22 22C V31 23C CC_ 3NK NNE W OE0 A EEIT 2P1P 1C P6 F NM AC N_ DN _W NA CI ET\nP P P CA J [0 [ [ 00 . .. 1 .. . 11 5 55 ] ]] P P P CA J [0 [ [ 00 . .. 1 .. . 11 5 55 ] ]] 3 F F FF FM M MMS MC C CCD C_ _ __NN N NN _C ND DDDDB B A L L LL3 S3 2 01 31 P P PPP IG HIIIII G D1 1 16 005 1 1 1 1 2 2 2 2 3 5 7 9 1 3 5 7 1 1 1 2 2 2 2 2 4 6 8 0 2 4 6 8 P C HHI III D9 7 DDD 3M 222 3 789 0 C _ __ N W 1 J 7 3 C8\nP B [ 0 . . 1 5 ] P B [ 0 . . 1 5 ] 2 3 9 1 3 3 0 2 3\nP P 3 3 3 5 3 3 4 6 45\n3 3 7 9 3 8\nPE[0..15]PE[0..15] P F1 T0 R39 -1-2 2* 02 -0 0M 3-G L-F D-0 -L8 C9- 1 (SA\namtec)\nPF[0..15] PF[0..15]\nTitle:Extension Connectors\nProject:STM32F769I-EVAL\nSize:A4 Reference:MB1219 Revision:B.1\nDate:2016/1/7 Sheet:14of17', None, None, None, None]
Processing table 3
Text before table: PP A 3 P B 6 EE 11 50 FF 86 PP FF 11 51 AN 9 1 5 1 6 1 5 1 6 1 5 1 6 P E 1 2 PP DE 9 DA 8 1 3 1 4 1 3 1 4 1 3 1 4 P P E 8 P D 7 1 1 2 1 1 2 1 1 2 P 9 9 1 9 1 9 PP 8 7 8 7 8 7 8 O p P I 1 2 N R A RESET# 5 6 5 6 5 6 R2p 2e 6n 820 OSB pe3 n9 OS p n8 PH1 F 1 2 AA 67 3 4 3 4 3 4 PH0O S PC15 PC14 P 4 1 1 SDN SB40 Left Right CN10 CN5 CN6 Place close Memory Schematics 70/79 Figure 38. STM32F769I-EVAL extension connectors
Found connector CN10 in table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['']
Connector mapping: {}
Processing row: ['']
Processing table 4
Text before table: PP A 3 P B 6 EE 11 50 FF 86 PP FF 11 51 AN 9 1 5 1 6 1 5 1 6 1 5 1 6 P E 1 2 PP DE 9 DA 8 1 3 1 4 1 3 1 4 1 3 1 4 P P E 8 P D 7 1 1 2 1 1 2 1 1 2 P 9 9 1 9 1 9 PP 8 7 8 7 8 7 8 O p P I 1 2 N R A RESET# 5 6 5 6 5 6 R2p 2e 6n 820 OSB pe3 n9 OS p n8 PH1 F 1 2 AA 67 3 4 3 4 3 4 PH0O S PC15 PC14 P 4 1 1 SDN SB40 Left Right CN10 CN5 CN6 Place close Memory Schematics 70/79 Figure 38. STM32F769I-EVAL extension connectors
Found connector CN10 in table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['']
Connector mapping: {}
Processing row: ['']
Processing table 5
Text before table: DA 11 9 2 5 2 6 2 5 2 6 2 5 2 6 PP G 1 3 PPPP J 1 3 P B 1 DD 11 78 2 3 2 4 2 3 2 4 2 3 2 4 P H 1 P D 1 2 P D 3 P C 2 4 A 1 7 2 1 2 2 2 1 2 2 2 1 2 2 P AA 71 B P J 1 5 6 D 1 6 1 9 2 0 1 9 2 0 1 9 2 0 PPPF EE 17 3 EEE 119 41 P 1 4 1 7 1 8 1 7 1 8 1 7 1 8 PP A 3 P B 6 EE 11 50 FF 86 PP FF 11 51 AN 9 1 5 1 6 1 5 1 6 1 5 1 6 P E 1 2 PP DE 9 DA 8 1 3 1 4 1 3 1 4 1 3 1 4 P P E 8 P D 7 1 1 2 1 1 2 1 1 2 P 9 9 1 9 1 9 PP 8 7 8 7 8 7 8 O p P I 1 2 N R A RESET# 5 6 5 6 5 6 R2p 2e 6n 820 OSB pe3 n9 OS p n8 PH1 F 1 2 AA 67 3 4 3 4 3 4 PH0O S PC15 PC14 P 4 1 1 SDN SB40 Left Right CN10 CN5 CN6 Place close Memory Schematics 70/79 Figure 38. STM32F769I-EVAL extension connectors
Found connector CN10 in table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['']
Connector mapping: {}
Processing row: ['']
Processing table 6
Text before table: DA 11 9 2 5 2 6 2 5 2 6 2 5 2 6 PP G 1 3 PPPP J 1 3 P B 1 DD 11 78 2 3 2 4 2 3 2 4 2 3 2 4 P H 1 P D 1 2 P D 3 P C 2 4 A 1 7 2 1 2 2 2 1 2 2 2 1 2 2 P AA 71 B P J 1 5 6 D 1 6 1 9 2 0 1 9 2 0 1 9 2 0 PPPF EE 17 3 EEE 119 41 P 1 4 1 7 1 8 1 7 1 8 1 7 1 8 PP A 3 P B 6 EE 11 50 FF 86 PP FF 11 51 AN 9 1 5 1 6 1 5 1 6 1 5 1 6 P E 1 2 PP DE 9 DA 8 1 3 1 4 1 3 1 4 1 3 1 4 P P E 8 P D 7 1 1 2 1 1 2 1 1 2 P 9 9 1 9 1 9 PP 8 7 8 7 8 7 8 O p P I 1 2 N R A RESET# 5 6 5 6 5 6 R2p 2e 6n 820 OSB pe3 n9 OS p n8 PH1 F 1 2 AA 67 3 4 3 4 3 4 PH0O S PC15 PC14 P 4 1 1 SDN SB40 Left Right CN10 CN5 CN6 Place close Memory Schematics 70/79 Figure 38. STM32F769I-EVAL extension connectors
Found connector CN10 in table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['']
Connector mapping: {}
Processing row: ['']
Processing table 7
Text before table: DA 11 9 2 5 2 6 2 5 2 6 2 5 2 6 PP G 1 3 PPPP J 1 3 P B 1 DD 11 78 2 3 2 4 2 3 2 4 2 3 2 4 P H 1 P D 1 2 P D 3 P C 2 4 A 1 7 2 1 2 2 2 1 2 2 2 1 2 2 P AA 71 B P J 1 5 6 D 1 6 1 9 2 0 1 9 2 0 1 9 2 0 PPPF EE 17 3 EEE 119 41 P 1 4 1 7 1 8 1 7 1 8 1 7 1 8 PP A 3 P B 6 EE 11 50 FF 86 PP FF 11 51 AN 9 1 5 1 6 1 5 1 6 1 5 1 6 P E 1 2 PP DE 9 DA 8 1 3 1 4 1 3 1 4 1 3 1 4 P P E 8 P D 7 1 1 2 1 1 2 1 1 2 P 9 9 1 9 1 9 PP 8 7 8 7 8 7 8 O p P I 1 2 N R A RESET# 5 6 5 6 5 6 R2p 2e 6n 820 OSB pe3 n9 OS p n8 PH1 F 1 2 AA 67 3 4 3 4 3 4 PH0O S PC15 PC14 P 4 1 1 SDN SB40 Left Right CN10 CN5 CN6 Place close Memory Schematics 70/79 Figure 38. STM32F769I-EVAL extension connectors
Found connector CN10 in table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['']
Connector mapping: {}
Processing row: ['']
Processing table 8
Text before table: DA 11 9 2 5 2 6 2 5 2 6 2 5 2 6 PP G 1 3 PPPP J 1 3 P B 1 DD 11 78 2 3 2 4 2 3 2 4 2 3 2 4 P H 1 P D 1 2 P D 3 P C 2 4 A 1 7 2 1 2 2 2 1 2 2 2 1 2 2 P AA 71 B P J 1 5 6 D 1 6 1 9 2 0 1 9 2 0 1 9 2 0 PPPF EE 17 3 EEE 119 41 P 1 4 1 7 1 8 1 7 1 8 1 7 1 8 PP A 3 P B 6 EE 11 50 FF 86 PP FF 11 51 AN 9 1 5 1 6 1 5 1 6 1 5 1 6 P E 1 2 PP DE 9 DA 8 1 3 1 4 1 3 1 4 1 3 1 4 P P E 8 P D 7 1 1 2 1 1 2 1 1 2 P 9 9 1 9 1 9 PP 8 7 8 7 8 7 8 O p P I 1 2 N R A RESET# 5 6 5 6 5 6 R2p 2e 6n 820 OSB pe3 n9 OS p n8 PH1 F 1 2 AA 67 3 4 3 4 3 4 PH0O S PC15 PC14 P 4 1 1 SDN SB40 Left Right CN10 CN5 CN6 Place close Memory Schematics 70/79 Figure 38. STM32F769I-EVAL extension connectors
Found connector CN10 in table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['']
Connector mapping: {}
Processing row: ['']
Processing table 9
Text before table: 3 5 3 6 3 5 3 6 3 5 3 6 PPF P 6 P D 8 P D 1 0 PP BII 1 D 1 3 DD 11 51 3 3 3 4 3 3 3 4 3 3 3 4 PP GGH 253 PP GH 34 PP GG 11 12 J AA 110 25 AAA 111 340W 3 1 3 2 3 1 3 2 3 1 3 2 P A PP H 1 2 PPPP J 11 41 P D 1 3 AA 11 81 D 2 0 2 9 3 0 2 9 3 0 2 9 3 0 P 1 4 P B 2 2 7 2 8 2 7 2 8 2 7 2 8 G PP HD 11 11 P 4 J 1 2 CCI 23 PP CC 34 DA 11 9 2 5 2 6 2 5 2 6 2 5 2 6 PP G 1 3 PPPP J 1 3 P B 1 DD 11 78 2 3 2 4 2 3 2 4 2 3 2 4 P H 1 P D 1 2 P D 3 P C 2 4 A 1 7 2 1 2 2 2 1 2 2 2 1 2 2 P AA 71 B P J 1 5 6 D 1 6 1 9 2 0 1 9 2 0 1 9 2 0 PPPF EE 17 3 EEE 119 41 P 1 4 1 7 1 8 1 7 1 8 1 7 1 8 PP A 3 P B 6 EE 11 50 FF 86 PP FF 11 51 AN 9 1 5 1 6 1 5 1 6 1 5 1 6 P E 1 2 PP DE 9 DA 8 1 3 1 4 1 3 1 4 1 3 1 4 P P E 8 P D 7 1 1 2 1 1 2 1 1 2 P 9 9 1 9 1 9 PP 8 7 8 7 8 7 8 O p P I 1 2 N R A RESET# 5 6 5 6 5 6 R2p 2e 6n 820 OSB pe3 n9 OS p n8 PH1 F 1 2 AA 67 3 4 3 4 3 4 PH0O S PC15 PC14 P 4 1 1 SDN SB40 Left Right CN10 CN5 CN6 Place close Memory Schematics 70/79 Figure 38. STM32F769I-EVAL extension connectors
Found connector CN10 in table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['']
Connector mapping: {}
Processing row: ['']
Processing table 10
Text before table: 3 5 3 6 3 5 3 6 3 5 3 6 PPF P 6 P D 8 P D 1 0 PP BII 1 D 1 3 DD 11 51 3 3 3 4 3 3 3 4 3 3 3 4 PP GGH 253 PP GH 34 PP GG 11 12 J AA 110 25 AAA 111 340W 3 1 3 2 3 1 3 2 3 1 3 2 P A PP H 1 2 PPPP J 11 41 P D 1 3 AA 11 81 D 2 0 2 9 3 0 2 9 3 0 2 9 3 0 P 1 4 P B 2 2 7 2 8 2 7 2 8 2 7 2 8 G PP HD 11 11 P 4 J 1 2 CCI 23 PP CC 34 DA 11 9 2 5 2 6 2 5 2 6 2 5 2 6 PP G 1 3 PPPP J 1 3 P B 1 DD 11 78 2 3 2 4 2 3 2 4 2 3 2 4 P H 1 P D 1 2 P D 3 P C 2 4 A 1 7 2 1 2 2 2 1 2 2 2 1 2 2 P AA 71 B P J 1 5 6 D 1 6 1 9 2 0 1 9 2 0 1 9 2 0 PPPF EE 17 3 EEE 119 41 P 1 4 1 7 1 8 1 7 1 8 1 7 1 8 PP A 3 P B 6 EE 11 50 FF 86 PP FF 11 51 AN 9 1 5 1 6 1 5 1 6 1 5 1 6 P E 1 2 PP DE 9 DA 8 1 3 1 4 1 3 1 4 1 3 1 4 P P E 8 P D 7 1 1 2 1 1 2 1 1 2 P 9 9 1 9 1 9 PP 8 7 8 7 8 7 8 O p P I 1 2 N R A RESET# 5 6 5 6 5 6 R2p 2e 6n 820 OSB pe3 n9 OS p n8 PH1 F 1 2 AA 67 3 4 3 4 3 4 PH0O S PC15 PC14 P 4 1 1 SDN SB40 Left Right CN10 CN5 CN6 Place close Memory Schematics 70/79 Figure 38. STM32F769I-EVAL extension connectors
Found connector CN10 in table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['']
Connector mapping: {}
Processing row: ['']
Processing table 11
Text before table: PPP GAA 702 PPPI D1 65 4 5 4 6 4 5 4 6 PP CB 55 PPPP BG 387 PPP CJ 99 PP JC 131 10 F1 T1 R39 -1-1 20 02 -0 0M 3-G L-F D-0 -L8 C9- (SAP aF m1 t0 eS cS )D 4 3 4 4 4 3 4 4 P AJ 9946 PP AB 11 0 P 01 2 * 1 PP BBB 1110 340 PPP JC 14 01 4 1 4 2 4 1 4 2 P ABI 1 1 PP AB 1 25 PP JH 57 P B 1 2 3 9 4 0 3 9 4 0 3 9 4 02 PPP AA 113573 34 PPP GHH 8985 PPP HAA 756 PPP DG 11 4 DD 04 SD DDDD C8 LS KE 3 7 3 8 3 7 3 8 3 7 3 8 PFF B 11 5 P JGKK 7 PP JJKKK1 8911 P HA 64 PP D1 93 PPP DG 10 5 DDD 111 402 156 3 5 3 6 3 5 3 6 3 5 3 6 PPF P 6 P D 8 P D 1 0 PP BII 1 D 1 3 DD 11 51 3 3 3 4 3 3 3 4 3 3 3 4 PP GGH 253 PP GH 34 PP GG 11 12 J AA 110 25 AAA 111 340W 3 1 3 2 3 1 3 2 3 1 3 2 P A PP H 1 2 PPPP J 11 41 P D 1 3 AA 11 81 D 2 0 2 9 3 0 2 9 3 0 2 9 3 0 P 1 4 P B 2 2 7 2 8 2 7 2 8 2 7 2 8 G PP HD 11 11 P 4 J 1 2 CCI 23 PP CC 34 DA 11 9 2 5 2 6 2 5 2 6 2 5 2 6 PP G 1 3 PPPP J 1 3 P B 1 DD 11 78 2 3 2 4 2 3 2 4 2 3 2 4 P H 1 P D 1 2 P D 3 P C 2 4 A 1 7 2 1 2 2 2 1 2 2 2 1 2 2 P AA 71 B P J 1 5 6 D 1 6 1 9 2 0 1 9 2 0 1 9 2 0 PPPF EE 17 3 EEE 119 41 P 1 4 1 7 1 8 1 7 1 8 1 7 1 8 PP A 3 P B 6 EE 11 50 FF 86 PP FF 11 51 AN 9 1 5 1 6 1 5 1 6 1 5 1 6 P E 1 2 PP DE 9 DA 8 1 3 1 4 1 3 1 4 1 3 1 4 P P E 8 P D 7 1 1 2 1 1 2 1 1 2 P 9 9 1 9 1 9 PP 8 7 8 7 8 7 8 O p P I 1 2 N R A RESET# 5 6 5 6 5 6 R2p 2e 6n 820 OSB pe3 n9 OS p n8 PH1 F 1 2 AA 67 3 4 3 4 3 4 PH0O S PC15 PC14 P 4 1 1 SDN SB40 Left Right CN10 CN5 CN6 Place close Memory Schematics 70/79 Figure 38. STM32F769I-EVAL extension connectors
Found connector CN10 in table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['']
Connector mapping: {}
Processing row: ['']
Processing table 12
Text before table: PPP GAA 702 PPPI D1 65 4 5 4 6 4 5 4 6 PP CB 55 PPPP BG 387 PPP CJ 99 PP JC 131 10 F1 T1 R39 -1-1 20 02 -0 0M 3-G L-F D-0 -L8 C9- (SAP aF m1 t0 eS cS )D 4 3 4 4 4 3 4 4 P AJ 9946 PP AB 11 0 P 01 2 * 1 PP BBB 1110 340 PPP JC 14 01 4 1 4 2 4 1 4 2 P ABI 1 1 PP AB 1 25 PP JH 57 P B 1 2 3 9 4 0 3 9 4 0 3 9 4 02 PPP AA 113573 34 PPP GHH 8985 PPP HAA 756 PPP DG 11 4 DD 04 SD DDDD C8 LS KE 3 7 3 8 3 7 3 8 3 7 3 8 PFF B 11 5 P JGKK 7 PP JJKKK1 8911 P HA 64 PP D1 93 PPP DG 10 5 DDD 111 402 156 3 5 3 6 3 5 3 6 3 5 3 6 PPF P 6 P D 8 P D 1 0 PP BII 1 D 1 3 DD 11 51 3 3 3 4 3 3 3 4 3 3 3 4 PP GGH 253 PP GH 34 PP GG 11 12 J AA 110 25 AAA 111 340W 3 1 3 2 3 1 3 2 3 1 3 2 P A PP H 1 2 PPPP J 11 41 P D 1 3 AA 11 81 D 2 0 2 9 3 0 2 9 3 0 2 9 3 0 P 1 4 P B 2 2 7 2 8 2 7 2 8 2 7 2 8 G PP HD 11 11 P 4 J 1 2 CCI 23 PP CC 34 DA 11 9 2 5 2 6 2 5 2 6 2 5 2 6 PP G 1 3 PPPP J 1 3 P B 1 DD 11 78 2 3 2 4 2 3 2 4 2 3 2 4 P H 1 P D 1 2 P D 3 P C 2 4 A 1 7 2 1 2 2 2 1 2 2 2 1 2 2 P AA 71 B P J 1 5 6 D 1 6 1 9 2 0 1 9 2 0 1 9 2 0 PPPF EE 17 3 EEE 119 41 P 1 4 1 7 1 8 1 7 1 8 1 7 1 8 PP A 3 P B 6 EE 11 50 FF 86 PP FF 11 51 AN 9 1 5 1 6 1 5 1 6 1 5 1 6 P E 1 2 PP DE 9 DA 8 1 3 1 4 1 3 1 4 1 3 1 4 P P E 8 P D 7 1 1 2 1 1 2 1 1 2 P 9 9 1 9 1 9 PP 8 7 8 7 8 7 8 O p P I 1 2 N R A RESET# 5 6 5 6 5 6 R2p 2e 6n 820 OSB pe3 n9 OS p n8 PH1 F 1 2 AA 67 3 4 3 4 3 4 PH0O S PC15 PC14 P 4 1 1 SDN SB40 Left Right CN10 CN5 CN6 Place close Memory Schematics 70/79 Figure 38. STM32F769I-EVAL extension connectors
Found connector CN10 in table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['']
Connector mapping: {}
Processing row: ['']
Processing page 71
Processing table 1
Text before table: Figure 39. STM32F769I-EVAL ST-LINK/V2-1
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['']
Connector mapping: {}
Processing row: ['VBUS_HS D8\nPWR +3V3_ST_LINK BAT60JFILM D16\nVBUS_FS1 D9 R208 R207 +5V\n2K7 4K7\nU14LD3985M33R +3V3_ST_LINK BAT60JFILM BAT60JFILM\nD5V nMUNER_BSU +3V3_ST_LINK TXE_RWP 1 5 D11 C49 C52 1uF_X5R_0603 1uF_X5R_0603 BAT60JFILM D6 C48 10nF_X7R_0603 2 3 GND 4 Vin Vout E5V INH BYPASS C51 C50 100nF 100nF C169 C171 C176 C174 100nF 100nF 100nF 100nF VBUS_FS2 KLCWS_KCTJ_MTS D10 BAT60JFILM JP27 +3V3_ST_LINK R168 100K\nBAT60JFILM\nBoard Ident: PC13=0 73 0 894 33 14 24 34 44 54 64 74 84 U21 D12 STM32F103CBT6 BAT60JFILM VUSB_ST_LINK\nX6 1 2 NX3225GD 8MHz EXS00A-CG04874 STM_RST T_JTCK OSC_IN OSC_OUT T_JTMS LED_STLINK MCO AIN_1 T_SWDIO_IN C85 C84 10pF 10pFR179 R178 [N/A] 10K R297 100K T_SWO C177 R180 4K7 100nF R181 4K7 +3V3_ST_LINK +3V3_ST_LINK +3V3_ST_LINK 1 VBAT 2 3 P PC C1 13 4 PA12 33 4 5 P OC S1 C5 IN JTMS/SWDIO 34 VSS_2 35 6 7 O NRSC STOUT 1TOOB/2BP VDD_2 36 8 9 V VS DS DA A 10 PA0 KLCWS/KCTJ 11 PA1 12 PA2 IOT DS D TR T JT /J 5N /3 1J B A/4 P PBP PB12 25 5BP PB13 26 6BP PB14 27 7BP PB15 28 0TOOB PA8 29 8BP PA9 30 9BP PA10 31 3_SSV PA11 32 3_DDV PWR_ENn +3V3 STM_JTMS_SWDIO VUSB_ST_LINK U5V_ST_LINK SB33 Open SWIM_PU_CTRL STL_USB_DP C 4.5 78 uF U ST1 87 90CDR C 105 04 nF STL_USB_DM 1 2 I IN N O OU UT T 6 7 R209 1K 1 2 RedLD11 8 FAULT SET 5 R152 100K R148 R155 3 ON GND 4 2K2 10K JP28\nXT_KNILTS 7AP 0BP 1BP 01BP 11BP 3 4 5 6A A A AP P P P 11 __ DS DSV V Power Switch to supply +5V from STLINK USB R149 0\nSTLK_TX +3V3_ST_LINK 71 81 91 02 12 22 3 4 5 61 1 1 1 3 42 2 PA10\nKCTJ_T ODTJ_T IDTJ_T TSRN_T TX CN23 RX LED_STLINK Not Fitted TSRJ_T\nSTLK_RX STLINK_RX +3V3_ST_LINK R210 R211 PA9\nCOM R292 100 100 T T__ SJT WD OO TDO/SWO\n+3V3_ST_LINK R 102 09 K5 [N/A] Not Fitted JP25 [N/A] VUSB_ST_LINK 2 1 3 4 T_SWDIO_IN Red R212Yel L Hlo D Sw M12 TTTT T__ __ _NJ JJ JT TR TRM CDSS KITS T TTT TRM CDRE KS S IS E T // SS T WW # CD LIO\nR298 F-A201-A00J1 K\nUSB ST-LINK USB_RENUMn 10K R299100 3 1 T3 9013 0 +3V3_ST_LINK\nVUSB_ST_LINK\nSWD R190 1K5 R187 0 R188 0 R300 36K +3V3_ST_LINK 2 V GB D NDU IM DDPS 51 2 3 S ST TL L_ _U US SB B_ _D DM P elcatpecerB CN22\nCN20 4 R301 100K\nTitle:ST-LINK/V2-1 Project:STM32F769I-EVAL Size:A4 Reference:MB1219 Revision:B.1 1 2 3 4 5 [N/A] STM_JTMS_SWDIO STM_JTCK_SWCLK Shield 6 -orciM_BSU S S Sh h h E Ei i i X Xe e el l l P Pd d d 7 8 9 1 10 1\nDate:2016/1/7 Sheet:15of17 1050170001']
Processing row: ['']
Processing table 2
Text before table: Figure 39. STM32F769I-EVAL ST-LINK/V2-1
Table ignored due to presence of 'Revision', 'Date', or 'Changes' in the header: ['VBUS_HS D8\nPWR +3V3_ST_LINK BAT60JFILM D16\nVBUS_FS1 D9 R208 R207 +5V\n2K7 4K7\nU14LD3985M33R +3V3_ST_LINK BAT60JFILM BAT60JFILM\nD5V nMUNER_BSU +3V3_ST_LINK TXE_RWP 1 5 D11 C49 C52 1uF_X5R_0603 1uF_X5R_0603 BAT60JFILM D6 C48 10nF_X7R_0603 2 3 GND 4 Vin Vout E5V INH BYPASS C51 C50 100nF 100nF C169 C171 C176 C174 100nF 100nF 100nF 100nF VBUS_FS2 KLCWS_KCTJ_MTS D10 BAT60JFILM JP27 +3V3_ST_LINK R168 100K\nBAT60JFILM\nBoard Ident: PC13=0 73 0 894 33 14 24 34 44 54 64 74 84 U21 D12 STM32F103CBT6 BAT60JFILM VUSB_ST_LINK\nX6 1 2 NX3225GD 8MHz EXS00A-CG04874 STM_RST T_JTCK OSC_IN OSC_OUT T_JTMS LED_STLINK MCO AIN_1 T_SWDIO_IN C85 C84 10pF 10pFR179 R178 [N/A] 10K R297 100K T_SWO C177 R180 4K7 100nF R181 4K7 +3V3_ST_LINK +3V3_ST_LINK +3V3_ST_LINK 1 VBAT 2 3 P PC C1 13 4 PA12 33 4 5 P OC S1 C5 IN JTMS/SWDIO 34 VSS_2 35 6 7 O NRSC STOUT 1TOOB/2BP VDD_2 36 8 9 V VS DS DA A 10 PA0 KLCWS/KCTJ 11 PA1 12 PA2 IOT DS D TR T JT /J 5N /3 1J B A/4 P PBP PB12 25 5BP PB13 26 6BP PB14 27 7BP PB15 28 0TOOB PA8 29 8BP PA9 30 9BP PA10 31 3_SSV PA11 32 3_DDV PWR_ENn +3V3 STM_JTMS_SWDIO VUSB_ST_LINK U5V_ST_LINK SB33 Open SWIM_PU_CTRL STL_USB_DP C 4.5 78 uF U ST1 87 90CDR C 105 04 nF STL_USB_DM 1 2 I IN N O OU UT T 6 7 R209 1K 1 2 RedLD11 8 FAULT SET 5 R152 100K R148 R155 3 ON GND 4 2K2 10K JP28\nXT_KNILTS 7AP 0BP 1BP 01BP 11BP 3 4 5 6A A A AP P P P 11 __ DS DSV V Power Switch to supply +5V from STLINK USB R149 0\nSTLK_TX +3V3_ST_LINK 71 81 91 02 12 22 3 4 5 61 1 1 1 3 42 2 PA10\nKCTJ_T ODTJ_T IDTJ_T TSRN_T TX CN23 RX LED_STLINK Not Fitted TSRJ_T\nSTLK_RX STLINK_RX +3V3_ST_LINK R210 R211 PA9\nCOM R292 100 100 T T__ SJT WD OO TDO/SWO\n+3V3_ST_LINK R 102 09 K5 [N/A] Not Fitted JP25 [N/A] VUSB_ST_LINK 2 1 3 4 T_SWDIO_IN Red R212Yel L Hlo D Sw M12 TTTT T__ __ _NJ JJ JT TR TRM CDSS KITS T TTT TRM CDRE KS S IS E T // SS T WW # CD LIO\nR298 F-A201-A00J1 K\nUSB ST-LINK USB_RENUMn 10K R299100 3 1 T3 9013 0 +3V3_ST_LINK\nVUSB_ST_LINK\nSWD R190 1K5 R187 0 R188 0 R300 36K +3V3_ST_LINK 2 V GB D NDU IM DDPS 51 2 3 S ST TL L_ _U US SB B_ _D DM P elcatpecerB CN22\nCN20 4 R301 100K\nTitle:ST-LINK/V2-1 Project:STM32F769I-EVAL Size:A4 Reference:MB1219 Revision:B.1 1 2 3 4 5 [N/A] STM_JTMS_SWDIO STM_JTCK_SWCLK Shield 6 -orciM_BSU S S Sh h h E Ei i i X Xe e el l l P Pd d d 7 8 9 1 10 1\nDate:2016/1/7 Sheet:15of17 1050170001', None, None, None, None]
Processing table 3
Text before table: D9 R208 R207 +3V3_ST_LINK BAT60JFILM D16 PWR VBUS_HS D8 UM2035 Figure 39. STM32F769I-EVAL ST-LINK/V2-1
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['C169\n100nF', 'C171\n100nF', 'C176\n100nF']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['Fn001\n961C', 'Fn001\n171C', 'Fn001\n671C']
Connector mapping: {}
Processing table 4
Text before table: 100nF 100nF 100nF 100nF VBUS_FS2 JP27 Vin Vout D10 1 5 C169 C171 C176 C174 BAT60JFILM U14LD3985M33R +3V3_ST_LINK BAT60JFILM 2K7 4K7 +5V VBUS_FS1 D9 R208 R207 +3V3_ST_LINK BAT60JFILM D16 PWR VBUS_HS D8 UM2035 Figure 39. STM32F769I-EVAL ST-LINK/V2-1
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['C49\nF_X5R_06', '3 GND INH BYPASS\n03\n2 4\nC48 C51\n10nF_X7R 100nF', 'C52\n1uF_\n_0603']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['60_R5X_F\n94C', 'Fn001 R7X_Fn01\n15C 84C\n4 2\n30\nSSAPYB HNI DNG 3', '3060_\n_Fu1\n25C']
Connector mapping: {}
Processing table 5
Text before table: DS IOT BAT60JFILM 73 74 33 894 44 64 54 34 24 14 84 STM32F103CBT6 0 VUSB_ST_LINK U21 D12 Board Ident: PC13=0 BAT60JFILM TXE_RWP nMUNER_BSU KLCWS_KCTJ_MTS 100nF 10nF_X7R_0603 100nF D5V +3V3_ST_LINK D6 C51 C48 C50 100K BAT60JFILM 2 4 1uF_X5R_0603 1uF_X5R_0603 R168 E5V GND BYPASS D11 C49 C52 INH 3 BAT60JFILM +3V3_ST_LINK 100nF 100nF 100nF 100nF VBUS_FS2 JP27 Vin Vout D10 1 5 C169 C171 C176 C174 BAT60JFILM U14LD3985M33R +3V3_ST_LINK BAT60JFILM 2K7 4K7 +5V VBUS_FS1 D9 R208 R207 +3V3_ST_LINK BAT60JFILM D16 PWR VBUS_HS D8 UM2035 Figure 39. STM32F769I-EVAL ST-LINK/V2-1
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['X6\n1 2']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['2 1\n6X']
Connector mapping: {}
Processing row: ['3225GD 8M']
Processing table 6
Text before table: 5 32 1 6 100K OSC_IN STL_USB_DM P PA12 4 33 R297 SWIM_PU_CTRL ST1 87 90CDR NX3225GD 8MHz EXS00A-CG04874 105 04 nF STL_USB_DP PC C1 13 4 JTMS/SWDIO 4.5 78 uF U 3 34 C STM_JTMS_SWDIO P VSS_2 C KLCWS/KCTJ 2 35 +3V3_ST_LINK 1 2 PBP VBAT VDD_2 X6 1 36 [N/A] 10K P A/4 B 10pF 10pFR179 SB33 Open 1J R178 /3 0TOOB 5N 3_DDV 3_SSV C85 C84 +3V3_ST_LINK VUSB_ST_LINK U5V_ST_LINK /J JT T TR 9BP 8BP 7BP 6BP 5BP D DS IOT BAT60JFILM 73 74 33 894 44 64 54 34 24 14 84 STM32F103CBT6 0 VUSB_ST_LINK U21 D12 Board Ident: PC13=0 BAT60JFILM TXE_RWP nMUNER_BSU KLCWS_KCTJ_MTS 100nF 10nF_X7R_0603 100nF D5V +3V3_ST_LINK D6 C51 C48 C50 100K BAT60JFILM 2 4 1uF_X5R_0603 1uF_X5R_0603 R168 E5V GND BYPASS D11 C49 C52 INH 3 BAT60JFILM +3V3_ST_LINK 100nF 100nF 100nF 100nF VBUS_FS2 JP27 Vin Vout D10 1 5 C169 C171 C176 C174 BAT60JFILM U14LD3985M33R +3V3_ST_LINK BAT60JFILM 2K7 4K7 +5V VBUS_FS1 D9 R208 R207 +3V3_ST_LINK BAT60JFILM D16 PWR VBUS_HS D8 UM2035 Figure 39. STM32F769I-EVAL ST-LINK/V2-1
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['2\n2 LD11 8', None]
Header row 2: ['2\n2 LD11 8', '']
Pin name positions: []
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: ['2\n2 LD11 8', '2\n2 LD11 8']
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['8 11DL 2\n2', '8 11DL 2\n2']
Reversed Header row 2: ['8 11DL 2\n2', '']
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: ['8 11DL 2\n2', '8 11DL 2\n2']
Connector mapping: {}
Processing table 7
Text before table: R300 VUSB_ST_LINK 1 R299100 USB_RENUMn +3V3_ST_LINK 9013 USB ST-LINK T3 10K 0 3 R212Yel TRM CDRE KS // SS WW CD LIO K R298 Hlo Sw M12 F-A201-A00J1 TTTT __ JJ TR CDSS KITS TTT IS +3V3_ST_LINK L D [N/A] _NJ JT TRM S T 1 4 VUSB_ST_LINK JP25 T__ E T # Red T 102 09 K5 Not Fitted 2 3 R [N/A] T_SWDIO_IN R292 T__ SJT WD OO TDO/SWO T COM 3 100 100 Rev R210 R211 STLK_RX KCTJ_T ODTJ_T IDTJ_T TSRN_T TSRJ_T +3V3_ST_LINK STLINK_RX PA9 RX LED_STLINK Not Fitted TX CN23 DocID029087 STLK_TX +3V3_ST_LINK PA10 61 1 1 1 71 81 91 02 12 22 42 2 3 4 5 3 XT_KNILTS from STLINK USB AP P P P 7AP 0BP 1BP 1TOOB/2BP 01BP 11BP DSV V Power Switch to supply +5V 0 6A A A DS 3 4 5 R149 __ 11 10K PA2 PB12 R181 4K7 12 25 R155 T_SWDIO_IN PA1 PB13 ON GND 11 26 3 4 JP28 100nF 2K2 T_JTCK +3V3 PA0 PB14 10 27 C177 R180 4K7 R152 100K R148 AIN_1 T_JTMS VS DS DA A PB15 RedLD11 9 28 PWR_ENn V PA8 FAULT SET 8 29 8 5 +3V3_ST_LINK R209 1K 1 2 MCO NRSC STOUT PA9 7 30 STM_RST LED_STLINK O PA10 IN N OU UT T 6 31 2 7 OSC_OUT T_SWO OC S1 C5 IN PA11 I O 5 32 1 6 100K OSC_IN STL_USB_DM P PA12 4 33 R297 SWIM_PU_CTRL ST1 87 90CDR NX3225GD 8MHz EXS00A-CG04874 105 04 nF STL_USB_DP PC C1 13 4 JTMS/SWDIO 4.5 78 uF U 3 34 C STM_JTMS_SWDIO P VSS_2 C KLCWS/KCTJ 2 35 +3V3_ST_LINK 1 2 PBP VBAT VDD_2 X6 1 36 [N/A] 10K P A/4 B 10pF 10pFR179 SB33 Open 1J R178 /3 0TOOB 5N 3_DDV 3_SSV C85 C84 +3V3_ST_LINK VUSB_ST_LINK U5V_ST_LINK /J JT T TR 9BP 8BP 7BP 6BP 5BP D DS IOT BAT60JFILM 73 74 33 894 44 64 54 34 24 14 84 STM32F103CBT6 0 VUSB_ST_LINK U21 D12 Board Ident: PC13=0 BAT60JFILM TXE_RWP nMUNER_BSU KLCWS_KCTJ_MTS 100nF 10nF_X7R_0603 100nF D5V +3V3_ST_LINK D6 C51 C48 C50 100K BAT60JFILM 2 4 1uF_X5R_0603 1uF_X5R_0603 R168 E5V GND BYPASS D11 C49 C52 INH 3 BAT60JFILM +3V3_ST_LINK 100nF 100nF 100nF 100nF VBUS_FS2 JP27 Vin Vout D10 1 5 C169 C171 C176 C174 BAT60JFILM U14LD3985M33R +3V3_ST_LINK BAT60JFILM 2K7 4K7 +5V VBUS_FS1 D9 R208 R207 +3V3_ST_LINK BAT60JFILM D16 PWR VBUS_HS D8 UM2035 Figure 39. STM32F769I-EVAL ST-LINK/V2-1
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['VBUS\nDM elcatpecerB\nDP\nID\nGND\nShield -orciM_BSU\nShield\nShield\nShield\nEXP\nEXP', None]
Header row 2: ['VBUS\nDM elcatpecerB\nDP\nID\nGND\nShield -orciM_BSU\nShield\nShield\nShield\nEXP\nEXP', '6']
Pin name positions: []
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: ['VBUS\nDM elcatpecerB\nDP\nID\nGND\nShield -orciM_BSU\nShield\nShield\nShield\nEXP\nEXP', 'VBUS\nDM elcatpecerB\nDP\nID\nGND\nShield -orciM_BSU\nShield\nShield\nShield\nEXP\nEXP']
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['PXE\nPXE\ndleihS\ndleihS\ndleihS\nUSB_Micro- dleihS\nDNG\nDI\nPD\nBreceptacle MD\nSUBV', 'PXE\nPXE\ndleihS\ndleihS\ndleihS\nUSB_Micro- dleihS\nDNG\nDI\nPD\nBreceptacle MD\nSUBV']
Reversed Header row 2: ['PXE\nPXE\ndleihS\ndleihS\ndleihS\nUSB_Micro- dleihS\nDNG\nDI\nPD\nBreceptacle MD\nSUBV', '6']
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: ['PXE\nPXE\ndleihS\ndleihS\ndleihS\nUSB_Micro- dleihS\nDNG\nDI\nPD\nBreceptacle MD\nSUBV', 'PXE\nPXE\ndleihS\ndleihS\ndleihS\nUSB_Micro- dleihS\nDNG\nDI\nPD\nBreceptacle MD\nSUBV']
Connector mapping: {}
Processing row: ['VBUS\nDM elcatpecerB\nDP\nID\nGND\nShield -orciM_BSU\nShield\nShield\nShield\nEXP\nEXP', '7\n8']
Processing row: ['VBUS\nDM elcatpecerB\nDP\nID\nGND\nShield -orciM_BSU\nShield\nShield\nShield\nEXP\nEXP', '9\n10']
Processing row: ['VBUS\nDM elcatpecerB\nDP\nID\nGND\nShield -orciM_BSU\nShield\nShield\nShield\nEXP\nEXP', '11']
Processing page 72
Processing table 1
Text before table: Figure 40. STM32F769I-EVAL MFX and LEDs
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['']
Connector mapping: {}
Processing row: ['LD1\n+3V3 Green\n1 2 R216 510 PI15 LED0\nLD2\nOrange\n1 2 R215 680 MFX PJ0 LED1\nMulti Function eXpander\nLD3 +3V3 +3V3 +3V3 one capacitor close to each MFX pins:\n1Red 2 L6 VDD, VDD_1, VDD_2, VDD_3 R214 680 PJ1 LED2\nL BD lu4 Ferrite C 1u8 F6 100C n8 F2 100C n1 F73 100C n1 F78 100C n1 F72 100C n1 F70 100C n1 F75\ne +3V3\n1 2 R213 680 PJ3 LED3\nLEDs 9 4 6 82 3 4 1 U22 STM32L152CCT6 R159\n+3V3II2 2C C1 1_ _ RS S 1C D 7L A [N/A]P PB B8 9 101MM K6F F 9RRX X 22_ _ 99S S 43W WR RD C1 16L I L 6O7 K 3oo 5 00 [Np 10 /A]1 1 1 1 21 3 3 4 44 440 1 2 3 24 4 7 2 34 56 27 WNT T T T US S S I IB II 2R 2 2W WP S SS S O R SCC CAQA C CC C ASO D C __ _KO_ __ _R T SS RT LIX YX Y EUE DO C TD0 KUP PN N T L A _D/ / P T/ / RG GG G XP PP PO OO O0 2 M1 3 FX_ IIV D3 DLG G G G G G _DG G G G G G G G G G MP P P P P P M_P P P P P P P P P P I I I I I I PO O O O O OI I I I I I I I I I OO O O O O O O O O O 1 1 1 1 1 1 40 1 2 3 4 50 1 2 3 4 5 6 7 8 9 43 3 3 2 2 21 1 2 3 4 1 1 1 2 3 31 2 3 6 7 88 9 0 9 0 5 6 7 9 0 M M M M M M M M M M MF F F F F FF F F F F X X X X X XX X X X X _ _ _ _ _ __ _ _ _ _ I I I I I II I I I I O O O O O OO O O O O 1 1 1 1 1 15 6 7 8 9 0 1 2 3 4 5 M MF FX X_ _S SW WD CI LO K C [NN 1 3 5 /A21 ] 2 4 ADDV 1 2 3 D_ _ _ DD D D VD D DV V V MFX_IO0 0 MFX_IO1 TP22 MFX_IO2 +3V3 XSDN TP24 M MF FX X_ _I IO O3 4 TP25 R177 TP23 10K[N/A] D14 MFX_IRQOUT PI8 R296 0 RESET# BAT60JFILM C83 MFX_WKUP PC13 R182 0 100nF[N/A] R176 47K[N/A]\n1 R 2 1 U S A RA T _ R X DI I I DD D D DD D D ___ _ _ DS S S DAI H H H DD 1 2 3 _/ / / G G G EP P PS CAO O OH US5 6 70 45 6 3 18\nI VC / G 2 5 1 2 3 A_ _ _ SS S S SS S S VV V V\n83 5 72 3 4\nDefault I2C Address:1000010\nTitle:MFX & LEDs\nProject:STM32F769I-EVAL\nSize:A4 Reference:MB1219 Revision:B.1\nDate:2016/1/7 Sheet:16of17']
Processing row: ['']
Processing table 2
Text before table: 72/79 Figure 40. STM32F769I-EVAL MFX and LEDs
Table ignored due to presence of 'Revision', 'Date', or 'Changes' in the header: ['LD1\n+3V3 Green\n1 2 R216 510 PI15 LED0\nLD2\nOrange\n1 2 R215 680 MFX PJ0 LED1\nMulti Function eXpander\nLD3 +3V3 +3V3 +3V3 one capacitor close to each MFX pins:\n1Red 2 L6 VDD, VDD_1, VDD_2, VDD_3 R214 680 PJ1 LED2\nL BD lu4 Ferrite C 1u8 F6 100C n8 F2 100C n1 F73 100C n1 F78 100C n1 F72 100C n1 F70 100C n1 F75\ne +3V3\n1 2 R213 680 PJ3 LED3\nLEDs 9 4 6 82 3 4 1 U22 STM32L152CCT6 R159\n+3V3II2 2C C1 1_ _ RS S 1C D 7L A [N/A]P PB B8 9 101MM K6F F 9RRX X 22_ _ 99S S 43W WR RD C1 16L I L 6O7 K 3oo 5 00 [Np 10 /A]1 1 1 1 21 3 3 4 44 440 1 2 3 24 4 7 2 34 56 27 WNT T T T US S S I IB II 2R 2 2W WP S SS S O R SCC CAQA C CC C ASO D C __ _KO_ __ _R T SS RT LIX YX Y EUE DO C TD0 KUP PN N T L A _D/ / P T/ / RG GG G XP PP PO OO O0 2 M1 3 FX_ IIV D3 DLG G G G G G _DG G G G G G G G G G MP P P P P P M_P P P P P P P P P P I I I I I I PO O O O O OI I I I I I I I I I OO O O O O O O O O O 1 1 1 1 1 1 40 1 2 3 4 50 1 2 3 4 5 6 7 8 9 43 3 3 2 2 21 1 2 3 4 1 1 1 2 3 31 2 3 6 7 88 9 0 9 0 5 6 7 9 0 M M M M M M M M M M MF F F F F FF F F F F X X X X X XX X X X X _ _ _ _ _ __ _ _ _ _ I I I I I II I I I I O O O O O OO O O O O 1 1 1 1 1 15 6 7 8 9 0 1 2 3 4 5 M MF FX X_ _S SW WD CI LO K C [NN 1 3 5 /A21 ] 2 4 ADDV 1 2 3 D_ _ _ DD D D VD D DV V V MFX_IO0 0 MFX_IO1 TP22 MFX_IO2 +3V3 XSDN TP24 M MF FX X_ _I IO O3 4 TP25 R177 TP23 10K[N/A] D14 MFX_IRQOUT PI8 R296 0 RESET# BAT60JFILM C83 MFX_WKUP PC13 R182 0 100nF[N/A] R176 47K[N/A]\n1 R 2 1 U S A RA T _ R X DI I I DD D D DD D D ___ _ _ DS S S DAI H H H DD 1 2 3 _/ / / G G G EP P PS CAO O OH US5 6 70 45 6 3 18\nI VC / G 2 5 1 2 3 A_ _ _ SS S S SS S S VV V V\n83 5 72 3 4\nDefault I2C Address:1000010\nTitle:MFX & LEDs\nProject:STM32F769I-EVAL\nSize:A4 Reference:MB1219 Revision:B.1\nDate:2016/1/7 Sheet:16of17', None, None, None, None]
Processing table 3
Text before table: VV V V Rev SS S S IIV DI D3 ___ VC DAI DLG _/ M_P CAO US5 SS S S 45 18 A_ _ _ I DS DD _DG MP EP 1 2 3 2 5 RD 16L 6O7 3oo [Np /A]1 DD DD / G PO OO 40 31 101MM K6F US SCC ASO RT TD0 _D/ RG XP I D D _ S H 3 / G PS OH 70 DocID029087 21 24 3 R 9RRX U S A RA T _ T/ X I D D _ S H 2 / G P O 6 2 1 6 +3V3II2 H 1 G RS 1C 7L 1 [N/A]P II 2W CAQA _KO_ R 440 56 43 2C C1 1_ _ S D A IB 2R __ SS DO A 44 34 22_ 99S 43W 00 PB B8 9 I 2 C L G P I OI 1 50 MF FF XX __ II OO 15 5 4 2 21 88 G P I O 1 4 M F X _ I O 1 4 47K[N/A] 2 7 S WP C LIX KUP G P I O 1 3 M F X _ I O 1 3 3 7 2 6 100nF[N/A] F X _ S WR C1 L K R176 S D G P I O 1 2 M F X _ I O 1 2 BAT60JFILM 3 4 3 3 M1 FX_ C83 I MFX_WKUP WNT EUE P G P I O 1 1 M F X _ I O 1 1 27 3 2 R182 0 PC13 RESET# R T I 1 M X _ I O 1 0 MFX_IRQOUT T G P I O 9 M F X _ I O 9 5 10 D14 R296 0 3 0 PI8 O G P I O 8 M F X _ I O 8 2 9 10K[N/A] G P I O 7 M F X _ I O 7 1 7 [NN /A21 ] R177 TP23 T S C _R Y N / G PO O0 3 G P I O 6 M F X _ I O 6 1 3 1 6 TP25 T SS CC __ YX PN / GG PP OO 2 G P I O 5 M 5 1 2 1 5 TP24 T G P I O 4 MF FX X_ _I IO O3 4 3 4 1 1 4 0 +3V3 MF FX X_ _S SW WD CI LO K XSDN S C G P I O 3 M 1 2 3 9 M DV V V G P I O 2 MFX_IO2 ADDV TP22 2 0 C VD D G P I O 1 MFX_IO1 DD D D 1 9 D_ _ _ MFX_IO0 1 2 3 0 STM32L152CCT6 LEDs R159 1 82 3 4 9 U22 4 6 LED3 1 2 R213 680 PJ3 BD lu4 e +3V3 100C n8 F2 100C n1 F73 100C n1 F78 100C n1 F72 100C n1 F70 100C n1 F75 1u8 F6 L C Ferrite LED2 1Red 2 R214 680 PJ1 L6 VDD, VDD_1, VDD_2, VDD_3 LD3 +3V3 +3V3 +3V3 one capacitor close to each MFX pins: Multi Function eXpander LED1 MFX 1 2 R215 680 PJ0 Orange LD2 LED0 1 2 R216 510 PI15 Green +3V3 LD1 Schematics 72/79 Figure 40. STM32F769I-EVAL MFX and LEDs
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['53', '74', '8']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['35', '47', '8']
Connector mapping: {}
Processing page 73
Processing table 1
Text before table: Figure 41. STM32F769I-EVAL JTAG and trace
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['']
Connector mapping: {}
Processing row: ['+3V3\nR139R141R134R135\n[N/A][N/A][N/A][N/A]\nT RTT T TM DC D R EK SSO IS ET/ // S SS TWW W #CD OLIO K R R R R R R1 18 9 9 9 1 04 1 7 9 0 2 2 2 2 2 2 22 22 2 2 2 P P P P PB BA A A3 41 1 13 4 5\nR138\n[N/A]\nTrace connector JTAG connector\nCN16\nCN12 +3V3 JTAG +3V3\n1 1\n2 2\n3 3\n4 4\n5 5\n6 6 +3V3\n7 KEY 7\n8 8\n9 9 R142\n10 10 [N/A]\n11 11\n12 12\n13 13 R143\n14 R109 [N/A] 14 10K\n15 15\n16 R111 [N/A] 16\n17 17 R144 10K\n18 18\n19 19 R145 10K\n20 20\nP127B-2*10MGF-079-1E7A\nFTSH-110-01-L-DV (Samtec)\nT T T T TR R R R RA A A A AC C C C CE E E E E_ _ _ _ _D D D D CK3 2 1 0 P P P P PE E E E E6 5 4 3 2\n1 3 4 5 1 3 4 5 1 3 4 5\nU10 U12 U13\n2 ESDALC6V1W5 2 ESDALC6V1W5 2 ESDALC6V1W5\nTitle:JTAG & Trace\nProject:STM32F769I-EVAL\nSize:A4 Reference:MB1219 Revision:B.1\nDate:2016/1/7 Sheet:17of17']
Processing row: ['']
Processing table 2
Text before table: Figure 41. STM32F769I-EVAL JTAG and trace
Table ignored due to presence of 'Revision', 'Date', or 'Changes' in the header: ['+3V3\nR139R141R134R135\n[N/A][N/A][N/A][N/A]\nT RTT T TM DC D R EK SSO IS ET/ // S SS TWW W #CD OLIO K R R R R R R1 18 9 9 9 1 04 1 7 9 0 2 2 2 2 2 2 22 22 2 2 2 P P P P PB BA A A3 41 1 13 4 5\nR138\n[N/A]\nTrace connector JTAG connector\nCN16\nCN12 +3V3 JTAG +3V3\n1 1\n2 2\n3 3\n4 4\n5 5\n6 6 +3V3\n7 KEY 7\n8 8\n9 9 R142\n10 10 [N/A]\n11 11\n12 12\n13 13 R143\n14 R109 [N/A] 14 10K\n15 15\n16 R111 [N/A] 16\n17 17 R144 10K\n18 18\n19 19 R145 10K\n20 20\nP127B-2*10MGF-079-1E7A\nFTSH-110-01-L-DV (Samtec)\nT T T T TR R R R RA A A A AC C C C CE E E E E_ _ _ _ _D D D D CK3 2 1 0 P P P P PE E E E E6 5 4 3 2\n1 3 4 5 1 3 4 5 1 3 4 5\nU10 U12 U13\n2 ESDALC6V1W5 2 ESDALC6V1W5 2 ESDALC6V1W5\nTitle:JTAG & Trace\nProject:STM32F769I-EVAL\nSize:A4 Reference:MB1219 Revision:B.1\nDate:2016/1/7 Sheet:17of17', None, None, None]
Processing table 3
Text before table: TM DC // SS W OLIO R 9 7 2 2 P T S K R 9 1 2 2 P A 1 4 R 2 P [N/A][N/A][N/A][N/A] R139R141R134R135 +3V3 UM2035 Figure 41. STM32F769I-EVAL JTAG and trace
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: [None, 'EY']
Header row 2: ['3\n4', 'EY']
Pin name positions: []
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: [None, 'EY']
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: [None, 'YE']
Reversed Header row 2: ['4\n3', 'YE']
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: [None, 'YE']
Connector mapping: {}
Processing row: ['5\n6\n7 K', 'EY']
Processing row: ['8\n9\n10', 'EY']
Processing row: ['11\n12', 'EY']
Processing row: ['13\n14 R1', '09 [N/A]']
Processing row: ['15\n16 R1', '09 [N/A]']
Processing row: ['17\n18', '09 [N/A]']
Processing row: ['19\n20', '09 [N/A]']
Processing table 4
Text before table: 2 2 1 1 +3V3 +3V3 JTAG CN12 CN16 Trace connector JTAG connector [N/A] R138 RTT EK SSO ET/ TWW #CD R1 18 04 2 22 22 R R 1 0 2 PB BA 41 T D IS R 9 9 2 2 P A3 13 5 TM DC // SS W OLIO R 9 7 2 2 P T S K R 9 1 2 2 P A 1 4 R 2 P [N/A][N/A][N/A][N/A] R139R141R134R135 +3V3 UM2035 Figure 41. STM32F769I-EVAL JTAG and trace
Found connector CN12 in table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: [None, '', None, None]
Header row 2: ['', '', '', None]
Pin name positions: []
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: [None, '', '', '']
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: [None, '', '', '']
Reversed Header row 2: ['', '', '', None]
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: [None, '', '', '']
Connector mapping: {}
Processing row: ['', '', '', None]
Processing row: ['', '', '', None]
Processing row: ['', '', '', '']
Processing row: ['', '', '', '']
Processing row: ['', '', '', '']
Processing row: ['', '', '', '']
Processing table 5
Text before table: 1 3 4 5 1 3 4 5 1 3 4 5 TR RA AC CE E_ _D CK3 PE E6 2 T R A C E _ D 0 P E 3 T R A C E _ D 1 P E 4 T R A C E _ D 2 P E 5 T P 3 FTSH-110-01-L-DV (Samtec) P127B-2*10MGF-079-1E7A Rev 20 20 19 19 R145 10K DocID029087 18 18 17 17 R144 10K 16 R111 [N/A] 16 15 15 14 R109 [N/A] 14 10K 13 13 R143 12 12 11 11 [N/A] 10 10 9 9 R142 8 8 KEY 7 7 6 6 +3V3 5 5 4 4 3 3 2 2 1 1 +3V3 +3V3 JTAG CN12 CN16 Trace connector JTAG connector [N/A] R138 RTT EK SSO ET/ TWW #CD R1 18 04 2 22 22 R R 1 0 2 PB BA 41 T D IS R 9 9 2 2 P A3 13 5 TM DC // SS W OLIO R 9 7 2 2 P T S K R 9 1 2 2 P A 1 4 R 2 P [N/A][N/A][N/A][N/A] R139R141R134R135 +3V3 UM2035 Figure 41. STM32F769I-EVAL JTAG and trace
Found connector CN12 in table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['', '']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['', '']
Connector mapping: {}
Processing table 6
Text before table: 1 3 4 5 1 3 4 5 1 3 4 5 TR RA AC CE E_ _D CK3 PE E6 2 T R A C E _ D 0 P E 3 T R A C E _ D 1 P E 4 T R A C E _ D 2 P E 5 T P 3 FTSH-110-01-L-DV (Samtec) P127B-2*10MGF-079-1E7A Rev 20 20 19 19 R145 10K DocID029087 18 18 17 17 R144 10K 16 R111 [N/A] 16 15 15 14 R109 [N/A] 14 10K 13 13 R143 12 12 11 11 [N/A] 10 10 9 9 R142 8 8 KEY 7 7 6 6 +3V3 5 5 4 4 3 3 2 2 1 1 +3V3 +3V3 JTAG CN12 CN16 Trace connector JTAG connector [N/A] R138 RTT EK SSO ET/ TWW #CD R1 18 04 2 22 22 R R 1 0 2 PB BA 41 T D IS R 9 9 2 2 P A3 13 5 TM DC // SS W OLIO R 9 7 2 2 P T S K R 9 1 2 2 P A 1 4 R 2 P [N/A][N/A][N/A][N/A] R139R141R134R135 +3V3 UM2035 Figure 41. STM32F769I-EVAL JTAG and trace
Found connector CN12 in table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['', '']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['', '']
Connector mapping: {}
Processing table 7
Text before table: 1 3 4 5 1 3 4 5 1 3 4 5 TR RA AC CE E_ _D CK3 PE E6 2 T R A C E _ D 0 P E 3 T R A C E _ D 1 P E 4 T R A C E _ D 2 P E 5 T P 3 FTSH-110-01-L-DV (Samtec) P127B-2*10MGF-079-1E7A Rev 20 20 19 19 R145 10K DocID029087 18 18 17 17 R144 10K 16 R111 [N/A] 16 15 15 14 R109 [N/A] 14 10K 13 13 R143 12 12 11 11 [N/A] 10 10 9 9 R142 8 8 KEY 7 7 6 6 +3V3 5 5 4 4 3 3 2 2 1 1 +3V3 +3V3 JTAG CN12 CN16 Trace connector JTAG connector [N/A] R138 RTT EK SSO ET/ TWW #CD R1 18 04 2 22 22 R R 1 0 2 PB BA 41 T D IS R 9 9 2 2 P A3 13 5 TM DC // SS W OLIO R 9 7 2 2 P T S K R 9 1 2 2 P A 1 4 R 2 P [N/A][N/A][N/A][N/A] R139R141R134R135 +3V3 UM2035 Figure 41. STM32F769I-EVAL JTAG and trace
Found connector CN12 in table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['', '']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['', '']
Connector mapping: {}
Processing page 74
Processing table 1
Text before table: Figure 42. STM32F769I-EVAL 4-inch DSI LCD board
Table ignored due to presence of 'Revision', 'Date', or 'Changes' in the header: ['', 'TP1 GND\nTP2 BLGND CN2\nTP3 VDD H HS SS SI I_ _C CL LK K_ _N P 1 12 4 H HS SS SI I_ _C CL LK K_ _N P\nTP4 VH H HS SS SI I_ _D D0 0_ _N P 108 H HS SS SI I_ _D D0 0_ _N P\nBLVDD TP5 VL H HS SS SI I_ _D D1 1_ _N P 1 16 8 H HS SS SI I_ _D D1 1_ _N P\nTE 22 TE\nL B1 EAD RST 5 RESX\n4.7uH(1A) Z1 C1 CABC 3 CABC\nVL L2 4.7uF/50V CV 2H A K 22 34 LL EE DD KA\nSTPS1L40M\nBLGNDC 103 0nF C 104 nF C BLA VC 4 _B. DC5 7 Cu T DF R/ L10 RV 4R [R 0 K41 BLGND 1 378 9 U ST1 V GES P LW GNi N DND 4D 0DPRN UV F seC B Ro t 5 26 4 R 1B 02L 0 BKG LN GD R 1 N03 10nF VDD C 107 0nF C 4.6 7uF 1 11 12 2 213 57 90 1 5161 2 49 N GN GN V GII G GN GGOD C CC CC NN NNV/ C DD DDE CR CR\nN / 7A] D 7 N D\n5\nN D\nN D\nFH26-25S-0.3SHW\nFPC03025-14201(ATOM)\nLCD P/N: KM-040TMP-02\nBacklight driver & PFC connector for LCD panel', 'CN1\nHH HH HHSS S SS S BB BT RSS S SS S LL E L SII I II I GV__ _ __ _ T_CC D DD D ND CLL 0 10 1 TDD_ __ _KK RN NP P__ LNP 1 1 1 1 1 2 2 2 2 2 3 3 3 3 3 4 4 4 4 4 5 5 5 5 51 3 5 7 9 1 3 5 7 9 1 3 5 7 9 1 3 5 7 9 1 3 5 7 91 3 5 7 9 1 3 5 7 9 1 1 1 1 1 2 2 2 2 2 3 3 3 3 3 4 4 4 4 4 5 5 5 5 51 3 5 7 9 1 3 5 7 9 1 3 5 7 9 1 3 5 7 9 1 3 5 7 9 1 1 1 1 1 2 2 2 2 2 3 3 3 3 3 4 4 4 4 4 5 5 5 5 5 60 2 4 6 8 0 2 4 6 8 0 2 4 6 8 0 2 4 6 8 0 2 4 6 8 02 4 6 8 2 4 6 8 1 1 1 1 1 2 2 2 2 2 3 3 3 3 3 4 4 4 4 4 5 5 5 5 5 60 2 4 6 8 0 2 4 6 8 0 2 4 6 8 0 2 4 6 8 0 2 4 6 8 0 SB I II 1 2 2N CCT __ SS CD LA Open C 1VB 08 0L D nV D FDD\nS OB pe2 n 6 6 6 61 2 3 4 6 6 6 61 2 3 4 QTH-030-02-F-D-A\nBLGND\nConnector for motherboard\nH1 H3\nH2 H4\nNote: Text in italic placed on a wire doesn’t correspond to net name. It just helps to\nidentify rapidly MCU IO related to this wire.\nTitle:4 inch DSI LCD board\nProject:LCD daugterboard\nSize:A4 Reference:MB1166 Revision:A.1\nDate:1/30/2015 Sheet:1 of1', None, None, None, None, '']
Processing table 2
Text before table: HHSS SS SS II __ DD 10 __ NP 1 7 1 8 B V L T P 5 SS SS II __ DD 10 __K PP 1 5 1 6 S S I _ D 1 _KK P__ 1 5 1 6 H S S I _C D 1 _K P_ SS SS II __ DD 1 3 1 4 1 3 1 4 H SS SS II __ DD 10 __ NP 1 1 2 HH S S I _ D 1 1 2 V H T P 4 9 1 9 1 H 7 8 7 8 H S S I 0 5 6 HH 5 6 S S I _ C L K _ P 3 4 3 4 H S S I _ C L K _N P 1 1 2 CN2 BLGND TP2 Schematics CN1 GND TP1 74/79 Figure 42. STM32F769I-EVAL 4-inch DSI LCD board
Found connector CN2 in table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['19']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['91']
Connector mapping: {}
Processing row: ['21']
Processing row: ['23']
Processing table 3
Text before table: 1 Open 4 3 1 3 2 BB LL GV__ ND 2 9 3 0 . 2 9 3 0 AS 2 7 2 8 2 7 2 8 C AS B C_ 2 5 2 6 BD E 2 5 2 6 E S X 2 3 2 4 RH S 2 3 2 4 2 1 2 2 2 1 2 2 1 9 2 0 1 9 2 0 T 1 7 1 8 HHSS SS SS II __ DD 10 __ NP 1 7 1 8 B V L T P 5 SS SS II __ DD 10 __K PP 1 5 1 6 S S I _ D 1 _KK P__ 1 5 1 6 H S S I _C D 1 _K P_ SS SS II __ DD 1 3 1 4 1 3 1 4 H SS SS II __ DD 10 __ NP 1 1 2 HH S S I _ D 1 1 2 V H T P 4 9 1 9 1 H 7 8 7 8 H S S I 0 5 6 HH 5 6 S S I _ C L K _ P 3 4 3 4 H S S I _ C L K _N P 1 1 2 CN2 BLGND TP2 Schematics CN1 GND TP1 74/79 Figure 42. STM32F769I-EVAL 4-inch DSI LCD board
Found connector CN2 in table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['C3', 'C4']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['3C', '4C']
Connector mapping: {}
Processing table 4
Text before table: GC 5 5 5 6 BLA _B. T RT L103 23 5 5 5 6 1_ 0D 0L n_ FN 5 3 5 4 4.6 7uF 5 3 5 4 BH L(1 GA N) D 1. 07 0u 1 BT L C TDD R LNP C 7 C C CC 5 1 5 2 0 R 2C R 5 1 5 2 ST1 LW DNDZ 4DT1 0P DS PR1 UV Ro4 VT CC C 4 9 5 0 E C Cu 22 12 4 9 5 0 P GNi sL eC t0M 4 7 4 8 VE DA DI 9 26 4 7 4 8 GES N F B C /B 4 5 4 6 378 4 4 5 4 6 NH CC 4 3 4 4 BL LV GD NL DC 11 78 4 3 4 4 II 2N 1VB 08 0L nV FDD V N NH 4 1 4 2 1 5 11 34 4 1 4 2 B L G/ DV C NH 3 9 4 0 95 3 9 4 0 2 1V1 03LA 0nD F 104 nF 4 7 /P 3 7 3 8 1V 02H nF 3 7 3 8 C U 3 5 3 6 D D C 3 5 3 6 S LL KAC_ 3 3 3 4 22 34 3 3 3 4 27u KTS 3 1 3 2 1 Open 4 3 1 3 2 BB LL GV__ ND 2 9 3 0 . 2 9 3 0 AS 2 7 2 8 2 7 2 8 C AS B C_ 2 5 2 6 BD E 2 5 2 6 E S X 2 3 2 4 RH S 2 3 2 4 2 1 2 2 2 1 2 2 1 9 2 0 1 9 2 0 T 1 7 1 8 HHSS SS SS II __ DD 10 __ NP 1 7 1 8 B V L T P 5 SS SS II __ DD 10 __K PP 1 5 1 6 S S I _ D 1 _KK P__ 1 5 1 6 H S S I _C D 1 _K P_ SS SS II __ DD 1 3 1 4 1 3 1 4 H SS SS II __ DD 10 __ NP 1 1 2 HH S S I _ D 1 1 2 V H T P 4 9 1 9 1 H 7 8 7 8 H S S I 0 5 6 HH 5 6 S S I _ C L K _ P 3 4 3 4 H S S I _ C L K _N P 1 1 2 CN2 BLGND TP2 Schematics CN1 GND TP1 74/79 Figure 42. STM32F769I-EVAL 4-inch DSI LCD board
Found connector CN2 in table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['7\n11']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['11\n7']
Connector mapping: {}
Processing row: ['15']
Processing row: ['19']
Processing row: ['25']
Processing table 5
Text before table: 11 56 6 1 VC DC5 DF GR NN DD 12 161 RV 5 GOD 5 9 60 02 BKF1 LN5 G0 N03 D 7 5 9 6 0 GH N D 5 7 5 8 [R N /V ]L4D RSS SII T_ 48 5 7 5 8 GC 5 5 5 6 BLA _B. T RT L103 23 5 5 5 6 1_ 0D 0L n_ FN 5 3 5 4 4.6 7uF 5 3 5 4 BH L(1 GA N) D 1. 07 0u 1 BT L C TDD R LNP C 7 C C CC 5 1 5 2 0 R 2C R 5 1 5 2 ST1 LW DNDZ 4DT1 0P DS PR1 UV Ro4 VT CC C 4 9 5 0 E C Cu 22 12 4 9 5 0 P GNi sL eC t0M 4 7 4 8 VE DA DI 9 26 4 7 4 8 GES N F B C /B 4 5 4 6 378 4 4 5 4 6 NH CC 4 3 4 4 BL LV GD NL DC 11 78 4 3 4 4 II 2N 1VB 08 0L nV FDD V N NH 4 1 4 2 1 5 11 34 4 1 4 2 B L G/ DV C NH 3 9 4 0 95 3 9 4 0 2 1V1 03LA 0nD F 104 nF 4 7 /P 3 7 3 8 1V 02H nF 3 7 3 8 C U 3 5 3 6 D D C 3 5 3 6 S LL KAC_ 3 3 3 4 22 34 3 3 3 4 27u KTS 3 1 3 2 1 Open 4 3 1 3 2 BB LL GV__ ND 2 9 3 0 . 2 9 3 0 AS 2 7 2 8 2 7 2 8 C AS B C_ 2 5 2 6 BD E 2 5 2 6 E S X 2 3 2 4 RH S 2 3 2 4 2 1 2 2 2 1 2 2 1 9 2 0 1 9 2 0 T 1 7 1 8 HHSS SS SS II __ DD 10 __ NP 1 7 1 8 B V L T P 5 SS SS II __ DD 10 __K PP 1 5 1 6 S S I _ D 1 _KK P__ 1 5 1 6 H S S I _C D 1 _K P_ SS SS II __ DD 1 3 1 4 1 3 1 4 H SS SS II __ DD 10 __ NP 1 1 2 HH S S I _ D 1 1 2 V H T P 4 9 1 9 1 H 7 8 7 8 H S S I 0 5 6 HH 5 6 S S I _ C L K _ P 3 4 3 4 H S S I _ C L K _N P 1 1 2 CN2 BLGND TP2 Schematics CN1 GND TP1 74/79 Figure 42. STM32F769I-EVAL 4-inch DSI LCD board
Found connector CN2 in table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['62']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['26']
Connector mapping: {}
Processing row: ['63']
Processing row: ['64']
Processing table 6
Text before table: 3 CN3 [N/A][N/A] 4K7 H1 H3 R6 R7 R8 3 VDD Rev Backlight driver & PFC connector for LCD panel Connector for motherboard DocID029087 LCD P/N: KM-040TMP-02 BLGND FPC03025-14201(ATOM) Q0 TH-S 0B 30I -0CCT 2__ -SS FCD -DLA -A FHH 2EEE 6VDDS -E 2I 5R SRL -10 0__ .NN 3_ SN HW 61 4 OCC p0 e2_ nN 61 41 GII NN DD 6 3 S BLL 21 50 6 3 GN N D 6 2 12 90 6 2 GH N D 6 1 4R K41 7AD 11 56 6 1 VC DC5 DF GR NN DD 12 161 RV 5 GOD 5 9 60 02 BKF1 LN5 G0 N03 D 7 5 9 6 0 GH N D 5 7 5 8 [R N /V ]L4D RSS SII T_ 48 5 7 5 8 GC 5 5 5 6 BLA _B. T RT L103 23 5 5 5 6 1_ 0D 0L n_ FN 5 3 5 4 4.6 7uF 5 3 5 4 BH L(1 GA N) D 1. 07 0u 1 BT L C TDD R LNP C 7 C C CC 5 1 5 2 0 R 2C R 5 1 5 2 ST1 LW DNDZ 4DT1 0P DS PR1 UV Ro4 VT CC C 4 9 5 0 E C Cu 22 12 4 9 5 0 P GNi sL eC t0M 4 7 4 8 VE DA DI 9 26 4 7 4 8 GES N F B C /B 4 5 4 6 378 4 4 5 4 6 NH CC 4 3 4 4 BL LV GD NL DC 11 78 4 3 4 4 II 2N 1VB 08 0L nV FDD V N NH 4 1 4 2 1 5 11 34 4 1 4 2 B L G/ DV C NH 3 9 4 0 95 3 9 4 0 2 1V1 03LA 0nD F 104 nF 4 7 /P 3 7 3 8 1V 02H nF 3 7 3 8 C U 3 5 3 6 D D C 3 5 3 6 S LL KAC_ 3 3 3 4 22 34 3 3 3 4 27u KTS 3 1 3 2 1 Open 4 3 1 3 2 BB LL GV__ ND 2 9 3 0 . 2 9 3 0 AS 2 7 2 8 2 7 2 8 C AS B C_ 2 5 2 6 BD E 2 5 2 6 E S X 2 3 2 4 RH S 2 3 2 4 2 1 2 2 2 1 2 2 1 9 2 0 1 9 2 0 T 1 7 1 8 HHSS SS SS II __ DD 10 __ NP 1 7 1 8 B V L T P 5 SS SS II __ DD 10 __K PP 1 5 1 6 S S I _ D 1 _KK P__ 1 5 1 6 H S S I _C D 1 _K P_ SS SS II __ DD 1 3 1 4 1 3 1 4 H SS SS II __ DD 10 __ NP 1 1 2 HH S S I _ D 1 1 2 V H T P 4 9 1 9 1 H 7 8 7 8 H S S I 0 5 6 HH 5 6 S S I _ C L K _ P 3 4 3 4 H S S I _ C L K _N P 1 1 2 CN2 BLGND TP2 Schematics CN1 GND TP1 74/79 Figure 42. STM32F769I-EVAL 4-inch DSI LCD board
Found connector CN3 in table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['', '4']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['', '4']
Connector mapping: {}
Processing row: ['', '2']
Processing page 75
Processing table 1
Text before table: Figure 43. STM32F769I-EVAL camera module
Table ignored due to presence of 'Revision', 'Date', or 'Changes' in the header: ['C5 +1V8 C6\nCN2\n+2V8 100nF 1 3 2 4 100nF\n5 6\n7 8\nR 229 K SCL 9 1 11 3 1 1 10 2 4 SDA\n+2VP [A N2R /A_ ]D[0 [. N. 37 /] C SPPP DA AA Caa mm AR RR ee N_ __ P P P P rr P HV Daa A A A A AC __ SS BR R R R RC L YY Y_ _ _ _ SL K NN D D D D TK CC 0 1 2 3 222 221 12 111 1122 023 45 19 357 891 CN SRV PH DM DDP D DD DD SDD WC DC1 ES S 7654 83 9210C L ASY Y DL K EN NK NTC CDOA D VV V SDD D HDD D U F AD(( ( LT22 1 GGAT.. . 88 8 NNNE SVV V H DDR CCC)) ) 8 1 32224 6 124 086 7S FLH AU ST HTER C 1+ 022 0V nF8 C 1+ 011 0V nF8 +2V8 C 103 0nF +2V R [8 N1 /0 A+ ]2V R [8 N1 /1 A] R [N8S /AT ]ANDBY R 05 R 012 +C 2a Vm P P 8AAe 1r RRa 08___ 0SP P P P PHR nHA A A A C FS S UR R R R LT Y_ _ _ _ TKND D D D TC0 2 4 6 ER m-1 1 1 2 2 2 2 2 3 3 3 3 3 15 7 9 1 3 5 7 9 1 3 5 7 9 r1 1 2 2 2 2 2 3 3 3 3 3 4 a6 8 0 2 4 6 8 0 2 4 6 8 0 nFPP P P PE eLAA A A AX c1ARR R R RT 0S tC __ _ _ _ oHVD D D D nL FS1 3 5 7K r+Y 2N VC 8\nP A R _ D 4 79 C CFTM aH 2 e0- 0 3-L C-DV o-E nS 0C 7\nP A R _ D 5\n8 P P A R R _ _ D D 6 7 5 3 NNNN CC 11 60\nC _S5K\nS T A PAR_D[0..7]\nR R A] S L L\nAXE530124 +2V8\nCamera Module :U866_3M_FF\nSENSOR: S5K5CAGA\nD1 EXTCLK R7 Camera_CLK\nBAT60JFILM [N/A]\nU1\n+2V8 orw s eo hh ml mde on e vr m e ed do Ru Rn 6 1t 4e 1 d 0 a K no dn a cM n hd aB C n1 g90 e 4 4 d5 7 R, 0 p 1nl 3Fe ,a w se it h 0 R1 10K 14 SMEV N 7C 7C 45HGO ENU WDT -24.03 2 defauR 0 4\nM lt system clock using\nR6 C4 clock from mother board.\n10K[N/A] 100nF supply voltage: 2.5V+/-10%\nCamera_RST R13 Camera_RST_S5K BAT60 VF: 0.28@10mA\n2K R14 C9 0.35@100mA\n10K 470nF[N/A]\nTitle:Camera Module\nProject:Camera Module\nSize:A4 Reference:MB1183 Revision:C.1\nDate:2016/5/18 Sheet:1 of1', None, None, None, None]
Processing table 2
Text before table: 1 2 100nF 100nF CN2 C5 C6 +1V8 UM2035 Figure 43. STM32F769I-EVAL camera module
Found connector CN2 in table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: [None, '']
Header row 2: [None, '']
Pin name positions: []
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: [None, '']
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: [None, '']
Reversed Header row 2: [None, '']
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: [None, '']
Connector mapping: {}
Processing row: [None, '']
Processing row: [None, '']
Processing row: [None, '']
Processing row: [None, '']
Processing row: [None, '']
Processing row: [None, '']
Processing row: [None, '']
Processing row: [None, '']
Processing row: [None, '']
Processing row: [None, '']
Processing row: [None, '']
Processing row: ['', '']
Processing table 3
Text before table: 1 2 100nF 100nF CN2 C5 C6 +1V8 UM2035 Figure 43. STM32F769I-EVAL camera module
Found connector CN2 in table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['', '', None]
Header row 2: ['', '', None]
Pin name positions: []
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: ['', '', '']
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['', '', '']
Reversed Header row 2: ['', '', None]
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: ['', '', '']
Connector mapping: {}
Processing row: ['', '', None]
Processing row: ['', '', None]
Processing row: ['', '', None]
Processing row: ['', '', None]
Processing row: ['', '', None]
Processing row: ['', '', None]
Processing row: ['', '', None]
Processing row: ['', '', None]
Processing row: ['', '', 'PAR_D3']
Processing row: ['', '', 'PAR_D5']
Processing row: ['', '', 'PAR_D7']
Processing row: ['', '', 'PAR_D7']
Processing row: ['', '', 'PAR_D7']
Processing row: ['', '', '']
Processing table 4
Text before table: 2 1 2 2 012 CN +2V8 +2V 1 9 2 0 R 1 7 1 8 11 3 10 4 SCL SDA 229 K 1 1 2 R 9 1 7 8 5 6 3 4 +2V8 1 2 100nF 100nF CN2 C5 C6 +1V8 UM2035 Figure 43. STM32F769I-EVAL camera module
Found connector CN2 in table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['6']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['6']
Connector mapping: {}
Processing row: ['8']
Processing row: ['']
Processing page 76
Processing page 77
Processing page 78
Processing table 1
Text before table: Table 39. Document revision history Revision history UM2035 Revision history
Table ignored due to presence of 'Revision', 'Date', or 'Changes' in the header: ['Date', 'Revision', 'Changes']
Processing page 79
Connector pin mappings before ensuring all pins: {'JP15': {}, 'JP20': {}, 'CN6)': {}, '(CN8)': {}, '(CN19)': {}, 'JP23': {}, 'JP22': {}, 'JP12': {}, 'JP16': {}, 'JP10': {}, 'CN1': {1: 'PA6', 2: '// Pin not routed', 3: 'PC6', 4: '// Pin not routed', 5: 'PA7', 6: '// Pin not routed', 7: 'PC7', 8: '// Pin not routed', 9: 'PB0', 10: '// Pin not routed', 11: 'PC8', 12: '// Pin not routed', 13: 'PB1', 14: 'PC4', 15: 'PC1', 16: '// Pin not routed', 17: 'PC2', 18: '// Pin not routed', 19: 'PC3', 20: '// Pin not routed', 21: 'PG11', 22: '// Pin not routed', 23: 'PH6', 24: '// Pin not routed', 25: '// Pin not routed', 26: 'PC5', 27: 'PA12', 28: '// Pin not routed', 29: 'PA11', 30: '// Pin not routed', 31: 'PA0', 32: '// Pin not routed', 33: 'PA1', 34: 'PA2'}, 'CN2': {1: 'PB9', 5: '// Pin not routed', 2: '// Pin not routed', 6: '// Pin not routed', 3: 'PB8', 7: '// Pin not routed', 4: 'PC10', 8: '// Pin not routed'}, 'CN3': {1: 'PF10', 2: '// Pin not routed'}, 'CN4': {1: '// Pin not routed', 21: '// Pin not routed', 2: '// Pin not routed', 22: '// Pin not routed', 3: '// Pin not routed', 23: 'PC6', 4: '// Pin not routed', 24: 'PC7', 5: 'PD6', 25: 'PC8', 6: 'PD2', 26: 'PC9', 7: '// Pin not routed', 27: 'PC11', 8: '// Pin not routed', 28: 'PD3', 9: 'PC10', 29: 'PE5', 10: 'PC12', 30: 'PE6', 11: '// Pin not routed', 31: 'PA4', 12: '// Pin not routed', 32: 'PB7', 13: 'PB8', 33: 'PA6', 14: 'PB9', 34: '// Pin not routed', 15: '// Pin not routed', 35: '// Pin not routed', 16: '// Pin not routed', 36: '// Pin not routed', 17: '// Pin not routed', 37: '// Pin not routed', 18: '// Pin not routed', 38: '// Pin not routed', 19: '// Pin not routed', 39: '// Pin not routed', 20: '// Pin not routed', 40: '// Pin not routed'}, 'CN5': {1: '// Pin not routed', 3: 'PH0', 5: '// Pin not routed', 7: 'PF6', 9: 'PF10', 11: 'PC0', 13: 'PA2', 15: 'PA0', 17: 'PF8', 19: '// Pin not routed', 21: 'PA4', 23: 'PC2', 25: 'PC4', 27: 'PC3', 29: 'PB2', 31: 'PJ3', 33: 'PB10', 35: 'PB14', 37: 'PH6', 39: '// Pin not routed', 41: 'PB12', 43: 'PB13', 45: 'PJ9', 47: 'PG7', 49: '// Pin not routed', 51: 'PG6', 53: 'PJ7', 55: 'PJ10', 57: 'PJ8', 59: '// Pin not routed', 2: 'PI11', 4: 'PB5', 6: 'PH1', 8: 'PF7', 10: '// Pin not routed', 12: 'PF9', 14: 'PA1', 16: 'PC1', 18: 'PA3', 20: 'PA6', 22: 'PA7', 24: 'PA5', 26: 'PB1', 28: 'PH4', 30: '// Pin not routed', 32: 'PI14', 34: 'PJ4', 36: 'PB11', 38: 'PB15', 40: 'PH7', 42: 'PJ5', 44: 'PJ6', 46: 'PC5', 48: '// Pin not routed', 50: '// Pin not routed', 52: 'PB0', 54: 'PJ0', 56: 'PJ2', 58: 'PJ1', 60: '// Pin not routed'}, 'CN6': {1: '// Pin not routed', 3: 'PC15', 5: 'PI15', 7: 'PI12', 9: 'PI8', 11: 'PK6', 13: 'PK4', 15: 'PG12', 17: 'PG9', 19: '// Pin not routed', 21: 'PB7', 23: 'PD3', 25: 'PG13', 27: 'PJ12', 29: 'PG14', 31: 'PB8', 33: 'PG11', 35: 'PJ11', 37: 'PK0', 39: '// Pin not routed', 41: 'PA11', 43: 'PA9', 45: 'PB3', 47: 'PD6', 49: '// Pin not routed', 51: 'PC8', 53: 'PC11', 55: 'PC10', 57: 'PD2', 59: '// Pin not routed', 2: 'PI13', 4: 'PC14', 6: 'PC13', 8: 'PK7', 10: '// Pin not routed', 12: 'PK5', 14: 'PB9', 16: 'PK3', 18: 'PB6', 20: 'PJ14', 22: 'PJ15', 24: 'PB4', 26: 'PJ13', 28: 'PC12', 30: '// Pin not routed', 32: 'PA15', 34: 'PK1', 36: 'PA14', 38: 'PK2', 40: 'PA13', 42: 'PA12', 44: 'PA10', 46: 'PC9', 48: '// Pin not routed', 50: '// Pin not routed', 52: 'PA8', 54: '// Pin not routed', 56: 'PD7', 58: 'PC6', 60: '// Pin not routed'}, 'CN7': {1: '// Pin not routed', 6: '// Pin not routed', 2: 'PA10', 7: '// Pin not routed', 3: 'PA9', 8: '// Pin not routed', 4: '// Pin not routed', 9: '// Pin not routed', 5: '// Pin not routed'}, 'GENERAL1': {1: '// Pin not routed', 4: '// Pin not routed', 2: '// Pin not routed', 5: '// Pin not routed', 3: '// Pin not routed', 6: '// Pin not routed', 7: 'PA13', 8: '// Pin not routed', 9: 'PA14', 10: '// Pin not routed'}, 'CN10': {1: 'PH3', 3: 'PF13', 5: 'PF12', 7: 'PG1', 9: '// Pin not routed', 11: 'PE7', 13: 'PE10', 15: 'PE12', 17: 'PE15', 19: 'PE13', 21: 'PD11', 23: 'PD12', 25: 'PG5', 27: 'PH11', 29: '// Pin not routed', 31: 'PD13', 33: 'PG2', 35: 'PD8', 37: 'PD9', 39: 'PD14', 2: 'PH5', 4: 'PF14', 6: 'PG0', 8: 'PF11', 10: '// Pin not routed', 12: 'PE9', 14: 'PE8', 16: 'PE11', 18: 'PF15', 20: 'PE14', 22: 'PH8', 24: 'PH10', 26: 'PH9', 28: 'PG4', 30: '// Pin not routed', 32: 'PH12', 34: 'PG3', 36: 'PD10', 38: 'PD15', 40: 'PG8'}, 'CN11': {1: 'PF5', 3: 'PF4', 5: 'PF3', 7: 'PE6', 9: '// Pin not routed', 11: 'PE4', 13: 'PE3', 15: 'PI5', 17: 'PI4', 19: 'PG15', 21: 'PI10', 23: 'PE1', 25: 'PE0', 27: 'PG6', 29: '// Pin not routed', 31: 'PD0', 33: 'PI2', 35: 'PI1', 37: 'PI0', 39: 'PH13', 2: 'PH2', 4: 'PE5', 6: 'PC6', 8: 'PF2', 10: '// Pin not routed', 12: 'PF1', 14: 'PF0', 16: 'PE2', 18: 'PI7', 20: 'PI9', 22: 'PI6', 24: 'PC7', 26: 'PD5', 28: 'PD4', 30: '// Pin not routed', 32: 'PD1', 34: 'PI3', 36: 'PH15', 38: 'PH14', 40: '// Pin not routed'}, 'CN12': {1: '// Pin not routed', 2: '// Pin not routed', 3: '// Pin not routed', 4: '// Pin not routed', 5: '// Pin not routed', 6: '// Pin not routed', 7: '// Pin not routed', 8: '// Pin not routed', 9: '// Pin not routed', 10: '// Pin not routed', 11: '// Pin not routed', 12: '// Pin not routed', 13: '// Pin not routed', 14: '// Pin not routed', 15: '// Pin not routed', 16: '// Pin not routed', 17: '// Pin not routed', 18: '// Pin not routed', 19: '// Pin not routed', 20: '// Pin not routed'}, 'CN16': {11: '// Pin not routed', 12: '// Pin not routed', 13: 'PB3', 14: '// Pin not routed', 15: '// Pin not routed', 16: '// Pin not routed', 17: '// Pin not routed', 18: '// Pin not routed', 19: '// Pin not routed', 20: '// Pin not routed'}, 'CN17': {1: 'PC10', 6: '// Pin not routed', 2: 'PC11', 7: 'PC8', 3: 'PD2', 8: 'PC9', 4: '// Pin not routed', 9: '// Pin not routed', 5: 'PC12', 10: '// Pin not routed'}, 'CN30': {1: 'PB3', 6: '// Pin not routed', 2: 'PB4', 7: 'PG9', 3: 'PD7', 8: 'PG10', 4: '// Pin not routed', 9: '// Pin not routed', 5: '// Pin not routed', 10: '// Pin not routed'}, 'CN26': {7: '// Pin not routed', 2: '// Pin not routed'}, 'CN29': {1: 'PG12', 3: '// Pin not routed', 2: '// Pin not routed'}}
Added missing pin 1 to connector CN16 with '// Pin not routed'.
Added missing pin 2 to connector CN16 with '// Pin not routed'.
Added missing pin 3 to connector CN16 with '// Pin not routed'.
Added missing pin 4 to connector CN16 with '// Pin not routed'.
Added missing pin 5 to connector CN16 with '// Pin not routed'.
Added missing pin 6 to connector CN16 with '// Pin not routed'.
Added missing pin 7 to connector CN16 with '// Pin not routed'.
Added missing pin 8 to connector CN16 with '// Pin not routed'.
Added missing pin 9 to connector CN16 with '// Pin not routed'.
Added missing pin 10 to connector CN16 with '// Pin not routed'.
Added missing pin 1 to connector CN26 with '// Pin not routed'.
Added missing pin 3 to connector CN26 with '// Pin not routed'.
Added missing pin 4 to connector CN26 with '// Pin not routed'.
Added missing pin 5 to connector CN26 with '// Pin not routed'.
Added missing pin 6 to connector CN26 with '// Pin not routed'.
Connector pin mappings after ensuring all pins: {'JP15': {}, 'JP20': {}, 'CN6)': {}, '(CN8)': {}, '(CN19)': {}, 'JP23': {}, 'JP22': {}, 'JP12': {}, 'JP16': {}, 'JP10': {}, 'CN1': {1: 'PA6', 2: '// Pin not routed', 3: 'PC6', 4: '// Pin not routed', 5: 'PA7', 6: '// Pin not routed', 7: 'PC7', 8: '// Pin not routed', 9: 'PB0', 10: '// Pin not routed', 11: 'PC8', 12: '// Pin not routed', 13: 'PB1', 14: 'PC4', 15: 'PC1', 16: '// Pin not routed', 17: 'PC2', 18: '// Pin not routed', 19: 'PC3', 20: '// Pin not routed', 21: 'PG11', 22: '// Pin not routed', 23: 'PH6', 24: '// Pin not routed', 25: '// Pin not routed', 26: 'PC5', 27: 'PA12', 28: '// Pin not routed', 29: 'PA11', 30: '// Pin not routed', 31: 'PA0', 32: '// Pin not routed', 33: 'PA1', 34: 'PA2'}, 'CN2': {1: 'PB9', 5: '// Pin not routed', 2: '// Pin not routed', 6: '// Pin not routed', 3: 'PB8', 7: '// Pin not routed', 4: 'PC10', 8: '// Pin not routed'}, 'CN3': {1: 'PF10', 2: '// Pin not routed'}, 'CN4': {1: '// Pin not routed', 21: '// Pin not routed', 2: '// Pin not routed', 22: '// Pin not routed', 3: '// Pin not routed', 23: 'PC6', 4: '// Pin not routed', 24: 'PC7', 5: 'PD6', 25: 'PC8', 6: 'PD2', 26: 'PC9', 7: '// Pin not routed', 27: 'PC11', 8: '// Pin not routed', 28: 'PD3', 9: 'PC10', 29: 'PE5', 10: 'PC12', 30: 'PE6', 11: '// Pin not routed', 31: 'PA4', 12: '// Pin not routed', 32: 'PB7', 13: 'PB8', 33: 'PA6', 14: 'PB9', 34: '// Pin not routed', 15: '// Pin not routed', 35: '// Pin not routed', 16: '// Pin not routed', 36: '// Pin not routed', 17: '// Pin not routed', 37: '// Pin not routed', 18: '// Pin not routed', 38: '// Pin not routed', 19: '// Pin not routed', 39: '// Pin not routed', 20: '// Pin not routed', 40: '// Pin not routed'}, 'CN5': {1: '// Pin not routed', 3: 'PH0', 5: '// Pin not routed', 7: 'PF6', 9: 'PF10', 11: 'PC0', 13: 'PA2', 15: 'PA0', 17: 'PF8', 19: '// Pin not routed', 21: 'PA4', 23: 'PC2', 25: 'PC4', 27: 'PC3', 29: 'PB2', 31: 'PJ3', 33: 'PB10', 35: 'PB14', 37: 'PH6', 39: '// Pin not routed', 41: 'PB12', 43: 'PB13', 45: 'PJ9', 47: 'PG7', 49: '// Pin not routed', 51: 'PG6', 53: 'PJ7', 55: 'PJ10', 57: 'PJ8', 59: '// Pin not routed', 2: 'PI11', 4: 'PB5', 6: 'PH1', 8: 'PF7', 10: '// Pin not routed', 12: 'PF9', 14: 'PA1', 16: 'PC1', 18: 'PA3', 20: 'PA6', 22: 'PA7', 24: 'PA5', 26: 'PB1', 28: 'PH4', 30: '// Pin not routed', 32: 'PI14', 34: 'PJ4', 36: 'PB11', 38: 'PB15', 40: 'PH7', 42: 'PJ5', 44: 'PJ6', 46: 'PC5', 48: '// Pin not routed', 50: '// Pin not routed', 52: 'PB0', 54: 'PJ0', 56: 'PJ2', 58: 'PJ1', 60: '// Pin not routed'}, 'CN6': {1: '// Pin not routed', 3: 'PC15', 5: 'PI15', 7: 'PI12', 9: 'PI8', 11: 'PK6', 13: 'PK4', 15: 'PG12', 17: 'PG9', 19: '// Pin not routed', 21: 'PB7', 23: 'PD3', 25: 'PG13', 27: 'PJ12', 29: 'PG14', 31: 'PB8', 33: 'PG11', 35: 'PJ11', 37: 'PK0', 39: '// Pin not routed', 41: 'PA11', 43: 'PA9', 45: 'PB3', 47: 'PD6', 49: '// Pin not routed', 51: 'PC8', 53: 'PC11', 55: 'PC10', 57: 'PD2', 59: '// Pin not routed', 2: 'PI13', 4: 'PC14', 6: 'PC13', 8: 'PK7', 10: '// Pin not routed', 12: 'PK5', 14: 'PB9', 16: 'PK3', 18: 'PB6', 20: 'PJ14', 22: 'PJ15', 24: 'PB4', 26: 'PJ13', 28: 'PC12', 30: '// Pin not routed', 32: 'PA15', 34: 'PK1', 36: 'PA14', 38: 'PK2', 40: 'PA13', 42: 'PA12', 44: 'PA10', 46: 'PC9', 48: '// Pin not routed', 50: '// Pin not routed', 52: 'PA8', 54: '// Pin not routed', 56: 'PD7', 58: 'PC6', 60: '// Pin not routed'}, 'CN7': {1: '// Pin not routed', 6: '// Pin not routed', 2: 'PA10', 7: '// Pin not routed', 3: 'PA9', 8: '// Pin not routed', 4: '// Pin not routed', 9: '// Pin not routed', 5: '// Pin not routed'}, 'GENERAL1': {1: '// Pin not routed', 4: '// Pin not routed', 2: '// Pin not routed', 5: '// Pin not routed', 3: '// Pin not routed', 6: '// Pin not routed', 7: 'PA13', 8: '// Pin not routed', 9: 'PA14', 10: '// Pin not routed'}, 'CN10': {1: 'PH3', 3: 'PF13', 5: 'PF12', 7: 'PG1', 9: '// Pin not routed', 11: 'PE7', 13: 'PE10', 15: 'PE12', 17: 'PE15', 19: 'PE13', 21: 'PD11', 23: 'PD12', 25: 'PG5', 27: 'PH11', 29: '// Pin not routed', 31: 'PD13', 33: 'PG2', 35: 'PD8', 37: 'PD9', 39: 'PD14', 2: 'PH5', 4: 'PF14', 6: 'PG0', 8: 'PF11', 10: '// Pin not routed', 12: 'PE9', 14: 'PE8', 16: 'PE11', 18: 'PF15', 20: 'PE14', 22: 'PH8', 24: 'PH10', 26: 'PH9', 28: 'PG4', 30: '// Pin not routed', 32: 'PH12', 34: 'PG3', 36: 'PD10', 38: 'PD15', 40: 'PG8'}, 'CN11': {1: 'PF5', 3: 'PF4', 5: 'PF3', 7: 'PE6', 9: '// Pin not routed', 11: 'PE4', 13: 'PE3', 15: 'PI5', 17: 'PI4', 19: 'PG15', 21: 'PI10', 23: 'PE1', 25: 'PE0', 27: 'PG6', 29: '// Pin not routed', 31: 'PD0', 33: 'PI2', 35: 'PI1', 37: 'PI0', 39: 'PH13', 2: 'PH2', 4: 'PE5', 6: 'PC6', 8: 'PF2', 10: '// Pin not routed', 12: 'PF1', 14: 'PF0', 16: 'PE2', 18: 'PI7', 20: 'PI9', 22: 'PI6', 24: 'PC7', 26: 'PD5', 28: 'PD4', 30: '// Pin not routed', 32: 'PD1', 34: 'PI3', 36: 'PH15', 38: 'PH14', 40: '// Pin not routed'}, 'CN12': {1: '// Pin not routed', 2: '// Pin not routed', 3: '// Pin not routed', 4: '// Pin not routed', 5: '// Pin not routed', 6: '// Pin not routed', 7: '// Pin not routed', 8: '// Pin not routed', 9: '// Pin not routed', 10: '// Pin not routed', 11: '// Pin not routed', 12: '// Pin not routed', 13: '// Pin not routed', 14: '// Pin not routed', 15: '// Pin not routed', 16: '// Pin not routed', 17: '// Pin not routed', 18: '// Pin not routed', 19: '// Pin not routed', 20: '// Pin not routed'}, 'CN16': {11: '// Pin not routed', 12: '// Pin not routed', 13: 'PB3', 14: '// Pin not routed', 15: '// Pin not routed', 16: '// Pin not routed', 17: '// Pin not routed', 18: '// Pin not routed', 19: '// Pin not routed', 20: '// Pin not routed', 1: '// Pin not routed', 2: '// Pin not routed', 3: '// Pin not routed', 4: '// Pin not routed', 5: '// Pin not routed', 6: '// Pin not routed', 7: '// Pin not routed', 8: '// Pin not routed', 9: '// Pin not routed', 10: '// Pin not routed'}, 'CN17': {1: 'PC10', 6: '// Pin not routed', 2: 'PC11', 7: 'PC8', 3: 'PD2', 8: 'PC9', 4: '// Pin not routed', 9: '// Pin not routed', 5: 'PC12', 10: '// Pin not routed'}, 'CN30': {1: 'PB3', 6: '// Pin not routed', 2: 'PB4', 7: 'PG9', 3: 'PD7', 8: 'PG10', 4: '// Pin not routed', 9: '// Pin not routed', 5: '// Pin not routed', 10: '// Pin not routed'}, 'CN26': {7: '// Pin not routed', 2: '// Pin not routed', 1: '// Pin not routed', 3: '// Pin not routed', 4: '// Pin not routed', 5: '// Pin not routed', 6: '// Pin not routed'}, 'CN29': {1: 'PG12', 3: '// Pin not routed', 2: '// Pin not routed'}}
Excluding connector JP15 as all pins are '// Pin not routed'
Excluding connector JP20 as all pins are '// Pin not routed'
Excluding connector CN6) as all pins are '// Pin not routed'
Excluding connector (CN8) as all pins are '// Pin not routed'
Excluding connector (CN19) as all pins are '// Pin not routed'
Excluding connector JP23 as all pins are '// Pin not routed'
Excluding connector JP22 as all pins are '// Pin not routed'
Excluding connector JP12 as all pins are '// Pin not routed'
Excluding connector JP16 as all pins are '// Pin not routed'
Excluding connector JP10 as all pins are '// Pin not routed'
Excluding connector CN12 as all pins are '// Pin not routed'
Excluding connector CN26 as all pins are '// Pin not routed'
Connector pin mappings after filtering: {'CN1': {1: 'PA6', 2: '// Pin not routed', 3: 'PC6', 4: '// Pin not routed', 5: 'PA7', 6: '// Pin not routed', 7: 'PC7', 8: '// Pin not routed', 9: 'PB0', 10: '// Pin not routed', 11: 'PC8', 12: '// Pin not routed', 13: 'PB1', 14: 'PC4', 15: 'PC1', 16: '// Pin not routed', 17: 'PC2', 18: '// Pin not routed', 19: 'PC3', 20: '// Pin not routed', 21: 'PG11', 22: '// Pin not routed', 23: 'PH6', 24: '// Pin not routed', 25: '// Pin not routed', 26: 'PC5', 27: 'PA12', 28: '// Pin not routed', 29: 'PA11', 30: '// Pin not routed', 31: 'PA0', 32: '// Pin not routed', 33: 'PA1', 34: 'PA2'}, 'CN2': {1: 'PB9', 5: '// Pin not routed', 2: '// Pin not routed', 6: '// Pin not routed', 3: 'PB8', 7: '// Pin not routed', 4: 'PC10', 8: '// Pin not routed'}, 'CN3': {1: 'PF10', 2: '// Pin not routed'}, 'CN4': {1: '// Pin not routed', 21: '// Pin not routed', 2: '// Pin not routed', 22: '// Pin not routed', 3: '// Pin not routed', 23: 'PC6', 4: '// Pin not routed', 24: 'PC7', 5: 'PD6', 25: 'PC8', 6: 'PD2', 26: 'PC9', 7: '// Pin not routed', 27: 'PC11', 8: '// Pin not routed', 28: 'PD3', 9: 'PC10', 29: 'PE5', 10: 'PC12', 30: 'PE6', 11: '// Pin not routed', 31: 'PA4', 12: '// Pin not routed', 32: 'PB7', 13: 'PB8', 33: 'PA6', 14: 'PB9', 34: '// Pin not routed', 15: '// Pin not routed', 35: '// Pin not routed', 16: '// Pin not routed', 36: '// Pin not routed', 17: '// Pin not routed', 37: '// Pin not routed', 18: '// Pin not routed', 38: '// Pin not routed', 19: '// Pin not routed', 39: '// Pin not routed', 20: '// Pin not routed', 40: '// Pin not routed'}, 'CN5': {1: '// Pin not routed', 3: 'PH0', 5: '// Pin not routed', 7: 'PF6', 9: 'PF10', 11: 'PC0', 13: 'PA2', 15: 'PA0', 17: 'PF8', 19: '// Pin not routed', 21: 'PA4', 23: 'PC2', 25: 'PC4', 27: 'PC3', 29: 'PB2', 31: 'PJ3', 33: 'PB10', 35: 'PB14', 37: 'PH6', 39: '// Pin not routed', 41: 'PB12', 43: 'PB13', 45: 'PJ9', 47: 'PG7', 49: '// Pin not routed', 51: 'PG6', 53: 'PJ7', 55: 'PJ10', 57: 'PJ8', 59: '// Pin not routed', 2: 'PI11', 4: 'PB5', 6: 'PH1', 8: 'PF7', 10: '// Pin not routed', 12: 'PF9', 14: 'PA1', 16: 'PC1', 18: 'PA3', 20: 'PA6', 22: 'PA7', 24: 'PA5', 26: 'PB1', 28: 'PH4', 30: '// Pin not routed', 32: 'PI14', 34: 'PJ4', 36: 'PB11', 38: 'PB15', 40: 'PH7', 42: 'PJ5', 44: 'PJ6', 46: 'PC5', 48: '// Pin not routed', 50: '// Pin not routed', 52: 'PB0', 54: 'PJ0', 56: 'PJ2', 58: 'PJ1', 60: '// Pin not routed'}, 'CN6': {1: '// Pin not routed', 3: 'PC15', 5: 'PI15', 7: 'PI12', 9: 'PI8', 11: 'PK6', 13: 'PK4', 15: 'PG12', 17: 'PG9', 19: '// Pin not routed', 21: 'PB7', 23: 'PD3', 25: 'PG13', 27: 'PJ12', 29: 'PG14', 31: 'PB8', 33: 'PG11', 35: 'PJ11', 37: 'PK0', 39: '// Pin not routed', 41: 'PA11', 43: 'PA9', 45: 'PB3', 47: 'PD6', 49: '// Pin not routed', 51: 'PC8', 53: 'PC11', 55: 'PC10', 57: 'PD2', 59: '// Pin not routed', 2: 'PI13', 4: 'PC14', 6: 'PC13', 8: 'PK7', 10: '// Pin not routed', 12: 'PK5', 14: 'PB9', 16: 'PK3', 18: 'PB6', 20: 'PJ14', 22: 'PJ15', 24: 'PB4', 26: 'PJ13', 28: 'PC12', 30: '// Pin not routed', 32: 'PA15', 34: 'PK1', 36: 'PA14', 38: 'PK2', 40: 'PA13', 42: 'PA12', 44: 'PA10', 46: 'PC9', 48: '// Pin not routed', 50: '// Pin not routed', 52: 'PA8', 54: '// Pin not routed', 56: 'PD7', 58: 'PC6', 60: '// Pin not routed'}, 'CN7': {1: '// Pin not routed', 6: '// Pin not routed', 2: 'PA10', 7: '// Pin not routed', 3: 'PA9', 8: '// Pin not routed', 4: '// Pin not routed', 9: '// Pin not routed', 5: '// Pin not routed'}, 'GENERAL1': {1: '// Pin not routed', 4: '// Pin not routed', 2: '// Pin not routed', 5: '// Pin not routed', 3: '// Pin not routed', 6: '// Pin not routed', 7: 'PA13', 8: '// Pin not routed', 9: 'PA14', 10: '// Pin not routed'}, 'CN10': {1: 'PH3', 3: 'PF13', 5: 'PF12', 7: 'PG1', 9: '// Pin not routed', 11: 'PE7', 13: 'PE10', 15: 'PE12', 17: 'PE15', 19: 'PE13', 21: 'PD11', 23: 'PD12', 25: 'PG5', 27: 'PH11', 29: '// Pin not routed', 31: 'PD13', 33: 'PG2', 35: 'PD8', 37: 'PD9', 39: 'PD14', 2: 'PH5', 4: 'PF14', 6: 'PG0', 8: 'PF11', 10: '// Pin not routed', 12: 'PE9', 14: 'PE8', 16: 'PE11', 18: 'PF15', 20: 'PE14', 22: 'PH8', 24: 'PH10', 26: 'PH9', 28: 'PG4', 30: '// Pin not routed', 32: 'PH12', 34: 'PG3', 36: 'PD10', 38: 'PD15', 40: 'PG8'}, 'CN11': {1: 'PF5', 3: 'PF4', 5: 'PF3', 7: 'PE6', 9: '// Pin not routed', 11: 'PE4', 13: 'PE3', 15: 'PI5', 17: 'PI4', 19: 'PG15', 21: 'PI10', 23: 'PE1', 25: 'PE0', 27: 'PG6', 29: '// Pin not routed', 31: 'PD0', 33: 'PI2', 35: 'PI1', 37: 'PI0', 39: 'PH13', 2: 'PH2', 4: 'PE5', 6: 'PC6', 8: 'PF2', 10: '// Pin not routed', 12: 'PF1', 14: 'PF0', 16: 'PE2', 18: 'PI7', 20: 'PI9', 22: 'PI6', 24: 'PC7', 26: 'PD5', 28: 'PD4', 30: '// Pin not routed', 32: 'PD1', 34: 'PI3', 36: 'PH15', 38: 'PH14', 40: '// Pin not routed'}, 'CN16': {11: '// Pin not routed', 12: '// Pin not routed', 13: 'PB3', 14: '// Pin not routed', 15: '// Pin not routed', 16: '// Pin not routed', 17: '// Pin not routed', 18: '// Pin not routed', 19: '// Pin not routed', 20: '// Pin not routed', 1: '// Pin not routed', 2: '// Pin not routed', 3: '// Pin not routed', 4: '// Pin not routed', 5: '// Pin not routed', 6: '// Pin not routed', 7: '// Pin not routed', 8: '// Pin not routed', 9: '// Pin not routed', 10: '// Pin not routed'}, 'CN17': {1: 'PC10', 6: '// Pin not routed', 2: 'PC11', 7: 'PC8', 3: 'PD2', 8: 'PC9', 4: '// Pin not routed', 9: '// Pin not routed', 5: 'PC12', 10: '// Pin not routed'}, 'CN30': {1: 'PB3', 6: '// Pin not routed', 2: 'PB4', 7: 'PG9', 3: 'PD7', 8: 'PG10', 4: '// Pin not routed', 9: '// Pin not routed', 5: '// Pin not routed', 10: '// Pin not routed'}, 'CN29': {1: 'PG12', 3: '// Pin not routed', 2: '// Pin not routed'}}
