Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Reading design: Top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Top.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Top"
Output Format                      : NGC
Target Device                      : xc3s1200e-4-fg320

---- Source Options
Top Module Name                    : Top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/user/workspace/ov7670_vga_Nexys2/clk25gen.vhd" in Library work.
Architecture behavioral of Entity clk25gen is up to date.
Compiling vhdl file "/home/user/workspace/ov7670_vga_Nexys2/debounce_circuit.vhd" in Library work.
Architecture behavioral of Entity debounce_circuit is up to date.
Compiling vhdl file "/home/user/workspace/ov7670_vga_Nexys2/ov7670_capture.vhd" in Library work.
Architecture behavioral of Entity ov7670_capture is up to date.
Compiling vhdl file "/home/user/workspace/ov7670_vga_Nexys2/ipcore_dir/frame_buffer.vhd" in Library work.
Architecture frame_buffer_a of Entity frame_buffer is up to date.
Compiling vhdl file "/home/user/workspace/ov7670_vga_Nexys2/address_generator.vhd" in Library work.
Architecture behavioral of Entity address_generator is up to date.
Compiling vhdl file "/home/user/workspace/ov7670_vga_Nexys2/vga_imagegenerator.vhd" in Library work.
Architecture behavioral of Entity vga_imagegenerator is up to date.
Compiling vhdl file "/home/user/workspace/ov7670_vga_Nexys2/vga_timing.vhd" in Library work.
Architecture behavioral of Entity vga_timing_synch is up to date.
Compiling vhdl file "/home/user/workspace/ov7670_vga_Nexys2/ov7670_registers.vhd" in Library work.
Architecture behavioral of Entity ov7670_registers is up to date.
Compiling vhdl file "/home/user/workspace/ov7670_vga_Nexys2/ov7670_SCCB.vhd" in Library work.
Architecture behavioral of Entity ov7670_sccb is up to date.
Compiling vhdl file "/home/user/workspace/ov7670_vga_Nexys2/Top.vhd" in Library work.
Entity <top> compiled.
Entity <top> (Architecture <structural>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <Top> in library <work> (architecture <structural>) with generics.
	G_PB_BITS = 24

Analyzing hierarchy for entity <clk25gen> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <debounce_circuit> in library <work> (architecture <behavioral>) with generics.
	PB_BITS = 24

Analyzing hierarchy for entity <ov7670_capture> in library <work> (architecture <behavioral>) with generics.
	PIXELS = 19200

Analyzing hierarchy for entity <address_generator> in library <work> (architecture <behavioral>) with generics.
	PIXELS = 19200

Analyzing hierarchy for entity <vga_imagegenerator> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <VGA_timing_synch> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ov7670_registers> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ov7670_SCCB> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing generic Entity <Top> in library <work> (Architecture <structural>).
	G_PB_BITS = 24
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <cc1buf> in unit <Top>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <cc1buf> in unit <Top>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <cc1buf> in unit <Top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <cc1buf> in unit <Top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <cc2buf> in unit <Top>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <cc2buf> in unit <Top>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <cc2buf> in unit <Top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <cc2buf> in unit <Top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <pclk1buf> in unit <Top>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <pclk1buf> in unit <Top>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <pclk1buf> in unit <Top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <pclk1buf> in unit <Top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <pclk2buf> in unit <Top>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <pclk2buf> in unit <Top>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <pclk2buf> in unit <Top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <pclk2buf> in unit <Top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <pclk3buf> in unit <Top>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <pclk3buf> in unit <Top>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <pclk3buf> in unit <Top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <pclk3buf> in unit <Top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <pclk4buf> in unit <Top>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <pclk4buf> in unit <Top>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <pclk4buf> in unit <Top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <pclk4buf> in unit <Top>.
WARNING:Xst:2211 - "/home/user/workspace/ov7670_vga_Nexys2/Top.vhd" line 230: Instantiating black box module <frame_buffer>.
WARNING:Xst:2211 - "/home/user/workspace/ov7670_vga_Nexys2/Top.vhd" line 238: Instantiating black box module <frame_buffer>.
WARNING:Xst:2211 - "/home/user/workspace/ov7670_vga_Nexys2/Top.vhd" line 246: Instantiating black box module <frame_buffer>.
WARNING:Xst:2211 - "/home/user/workspace/ov7670_vga_Nexys2/Top.vhd" line 254: Instantiating black box module <frame_buffer>.
Entity <Top> analyzed. Unit <Top> generated.

Analyzing Entity <clk25gen> in library <work> (Architecture <behavioral>).
Entity <clk25gen> analyzed. Unit <clk25gen> generated.

Analyzing generic Entity <debounce_circuit> in library <work> (Architecture <behavioral>).
	PB_BITS = 24
Entity <debounce_circuit> analyzed. Unit <debounce_circuit> generated.

Analyzing generic Entity <ov7670_capture> in library <work> (Architecture <behavioral>).
	PIXELS = 19200
Entity <ov7670_capture> analyzed. Unit <ov7670_capture> generated.

Analyzing generic Entity <address_generator> in library <work> (Architecture <behavioral>).
	PIXELS = 19200
Entity <address_generator> analyzed. Unit <address_generator> generated.

Analyzing Entity <vga_imagegenerator> in library <work> (Architecture <behavioral>).
Entity <vga_imagegenerator> analyzed. Unit <vga_imagegenerator> generated.

Analyzing Entity <VGA_timing_synch> in library <work> (Architecture <behavioral>).
Entity <VGA_timing_synch> analyzed. Unit <VGA_timing_synch> generated.

Analyzing Entity <ov7670_registers> in library <work> (Architecture <behavioral>).
Entity <ov7670_registers> analyzed. Unit <ov7670_registers> generated.

Analyzing Entity <ov7670_SCCB> in library <work> (Architecture <behavioral>).
Entity <ov7670_SCCB> analyzed. Unit <ov7670_SCCB> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <clk25gen>.
    Related source file is "/home/user/workspace/ov7670_vga_Nexys2/clk25gen.vhd".
    Found 1-bit register for signal <clk25>.
    Found 1-bit register for signal <clkbuf>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <clk25gen> synthesized.


Synthesizing Unit <debounce_circuit>.
    Related source file is "/home/user/workspace/ov7670_vga_Nexys2/debounce_circuit.vhd".
    Found 1-bit register for signal <output>.
    Found 24-bit up counter for signal <counter>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <debounce_circuit> synthesized.


Synthesizing Unit <ov7670_capture>.
    Related source file is "/home/user/workspace/ov7670_vga_Nexys2/ov7670_capture.vhd".
WARNING:Xst:646 - Signal <d_latch<15:9>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_0> for signal <row>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 7                                              |
    | Inputs             | 1                                              |
    | Outputs            | 1                                              |
    | Clock              | pclk                      (rising_edge)        |
    | Clock enable       | row$not0000               (positive)           |
    | Reset              | reset                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 15-bit register for signal <address>.
    Found 15-bit adder for signal <address$addsub0000> created at line 57.
    Found 16-bit register for signal <d_latch>.
    Found 1-bit register for signal <href_hold>.
    Found 7-bit register for signal <href_last>.
    Found 8-bit register for signal <latched_d>.
    Found 1-bit register for signal <latched_href>.
    Found 1-bit register for signal <latched_vsync>.
    Found 1-bit register for signal <we_reg>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  50 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <ov7670_capture> synthesized.


Synthesizing Unit <address_generator>.
    Related source file is "/home/user/workspace/ov7670_vga_Nexys2/address_generator.vhd".
    Found 15-bit register for signal <addr>.
    Found 15-bit adder for signal <addr$addsub0000> created at line 34.
    Summary:
	inferred  15 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <address_generator> synthesized.


Synthesizing Unit <vga_imagegenerator>.
    Related source file is "/home/user/workspace/ov7670_vga_Nexys2/vga_imagegenerator.vhd".
WARNING:Xst:1780 - Signal <d4> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <d3> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <d2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <d1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 8-bit register for signal <RGB_out>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <vga_imagegenerator> synthesized.


Synthesizing Unit <VGA_timing_synch>.
    Related source file is "/home/user/workspace/ov7670_vga_Nexys2/vga_timing.vhd".
    Found finite state machine <FSM_1> for signal <state0>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 21                                             |
    | Inputs             | 6                                              |
    | Outputs            | 7                                              |
    | Clock              | clk_vga                   (rising_edge)        |
    | Reset              | reset                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_2> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 7                                              |
    | Inputs             | 4                                              |
    | Outputs            | 1                                              |
    | Clock              | clk_vga                   (rising_edge)        |
    | Reset              | reset                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <activeArea1>.
    Found 1-bit register for signal <activeArea2>.
    Found 1-bit register for signal <activeArea3>.
    Found 1-bit register for signal <activeArea4>.
    Found 10-bit register for signal <count1>.
    Found 10-bit adder for signal <count1$add0000> created at line 170.
    Found 6-bit up counter for signal <counter2>.
    Found 1-bit register for signal <h>.
    Found 10-bit comparator greatequal for signal <h$cmp_ge0000> created at line 65.
    Found 10-bit comparator lessequal for signal <h$cmp_le0000> created at line 65.
    Found 10-bit up counter for signal <hcnt>.
    Found 1-bit register for signal <ph>.
    Found 1-bit register for signal <pv>.
    Found 1-bit register for signal <v>.
    Found 10-bit comparator greatequal for signal <v$cmp_ge0000> created at line 77.
    Found 10-bit comparator lessequal for signal <v$cmp_le0000> created at line 77.
    Found 1-bit register for signal <v120>.
    Found 10-bit up counter for signal <vcnt>.
    Summary:
	inferred   2 Finite State Machine(s).
	inferred   3 Counter(s).
	inferred  19 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   4 Comparator(s).
Unit <VGA_timing_synch> synthesized.


Synthesizing Unit <ov7670_registers>.
    Related source file is "/home/user/workspace/ov7670_vga_Nexys2/ov7670_registers.vhd".
    Found 56x16-bit ROM for signal <cmd_reg$rom0000> created at line 100.
    Found 16-bit register for signal <cmd_reg>.
    Found 6-bit up counter for signal <sequence>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred  16 D-type flip-flop(s).
Unit <ov7670_registers> synthesized.


Synthesizing Unit <ov7670_SCCB>.
    Related source file is "/home/user/workspace/ov7670_vga_Nexys2/ov7670_SCCB.vhd".
    Found 1-bit register for signal <taken>.
    Found 1-bit register for signal <sioc>.
    Found 1-bit tristate buffer for signal <siod>.
    Found 32-bit register for signal <busy_sr>.
    Found 32-bit register for signal <data_sr>.
    Found 8-bit up counter for signal <scaler>.
    Summary:
	inferred   1 Counter(s).
	inferred  66 D-type flip-flop(s).
	inferred   1 Tristate(s).
Unit <ov7670_SCCB> synthesized.


Synthesizing Unit <Top>.
    Related source file is "/home/user/workspace/ov7670_vga_Nexys2/Top.vhd".
    Found finite state machine <FSM_3> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 10                                             |
    | Transitions        | 18                                             |
    | Inputs             | 2                                              |
    | Outputs            | 10                                             |
    | Clock              | cc                        (rising_edge)        |
    | Reset              | resend                    (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0000                                           |
    | Power Up State     | 0000                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <camera1>.
    Found 1-bit register for signal <camera2>.
    Found 1-bit register for signal <camera3>.
    Found 1-bit register for signal <camera4>.
    Found 13-bit register for signal <counter>.
    Found 13-bit adder for signal <counter$addsub0000>.
    Found 1-bit register for signal <resend2>.
    Found 1-bit register for signal <send>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  19 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <Top> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 56x16-bit ROM                                         : 1
# Adders/Subtractors                                   : 10
 10-bit adder                                          : 1
 13-bit adder                                          : 1
 15-bit adder                                          : 8
# Counters                                             : 6
 10-bit up counter                                     : 2
 24-bit up counter                                     : 1
 6-bit up counter                                      : 2
 8-bit up counter                                      : 1
# Registers                                            : 62
 1-bit register                                        : 36
 10-bit register                                       : 1
 13-bit register                                       : 1
 15-bit register                                       : 8
 16-bit register                                       : 5
 32-bit register                                       : 2
 7-bit register                                        : 4
 8-bit register                                        : 5
# Comparators                                          : 4
 10-bit comparator greatequal                          : 2
 10-bit comparator lessequal                           : 2
# Tristates                                            : 1
 1-bit tristate buffer                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_3> for best encoding.
Optimizing FSM <state/FSM> on signal <state[1:4]> with gray encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0001
 0010  | 0011
 0011  | 0010
 0100  | 0110
 0101  | 0111
 0110  | 0101
 0111  | 0100
 1000  | 1100
 1001  | 1101
-------------------
Analyzing FSM <FSM_2> for best encoding.
Optimizing FSM <inst_vgatiming/state/FSM> on signal <state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <inst_vgatiming/state0/FSM> on signal <state0[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 011
 011   | 010
 100   | 110
 101   | 111
 110   | 101
-------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <inst_ov7670capt1/row/FSM> on signal <row[1:2]> with gray encoding.
Optimizing FSM <inst_ov7670capt2/row/FSM> on signal <row[1:2]> with gray encoding.
Optimizing FSM <inst_ov7670capt3/row/FSM> on signal <row[1:2]> with gray encoding.
Optimizing FSM <inst_ov7670capt4/row/FSM> on signal <row[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
 11    | 10
-------------------
Reading core <ipcore_dir/frame_buffer.ngc>.
Loading core <frame_buffer> for timing and area information for instance <inst_framebuffer1>.
Loading core <frame_buffer> for timing and area information for instance <inst_framebuffer2>.
Loading core <frame_buffer> for timing and area information for instance <inst_framebuffer3>.
Loading core <frame_buffer> for timing and area information for instance <inst_framebuffer4>.
INFO:Xst:2261 - The FF/Latch <clkbuf> in Unit <inst_clk25> is equivalent to the following FF/Latch, which will be removed : <clk25> 
INFO:Xst:2261 - The FF/Latch <RGB_out_0> in Unit <inst_imagegen> is equivalent to the following 4 FFs/Latches, which will be removed : <RGB_out_2> <RGB_out_3> <RGB_out_5> <RGB_out_6> 
WARNING:Xst:1710 - FF/Latch <RGB_out_0> (without init value) has a constant value of 0 in block <inst_imagegen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <data_sr_0> has a constant value of 1 in block <SCCB>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <latched_d_1> of sequential type is unconnected in block <inst_ov7670capt1>.
WARNING:Xst:2677 - Node <latched_d_2> of sequential type is unconnected in block <inst_ov7670capt1>.
WARNING:Xst:2677 - Node <latched_d_3> of sequential type is unconnected in block <inst_ov7670capt1>.
WARNING:Xst:2677 - Node <latched_d_5> of sequential type is unconnected in block <inst_ov7670capt1>.
WARNING:Xst:2677 - Node <latched_d_6> of sequential type is unconnected in block <inst_ov7670capt1>.
WARNING:Xst:2677 - Node <latched_d_7> of sequential type is unconnected in block <inst_ov7670capt1>.
WARNING:Xst:2677 - Node <d_latch_1> of sequential type is unconnected in block <inst_ov7670capt1>.
WARNING:Xst:2677 - Node <d_latch_2> of sequential type is unconnected in block <inst_ov7670capt1>.
WARNING:Xst:2677 - Node <d_latch_3> of sequential type is unconnected in block <inst_ov7670capt1>.
WARNING:Xst:2677 - Node <d_latch_5> of sequential type is unconnected in block <inst_ov7670capt1>.
WARNING:Xst:2677 - Node <d_latch_6> of sequential type is unconnected in block <inst_ov7670capt1>.
WARNING:Xst:2677 - Node <d_latch_7> of sequential type is unconnected in block <inst_ov7670capt1>.
WARNING:Xst:2677 - Node <d_latch_9> of sequential type is unconnected in block <inst_ov7670capt1>.
WARNING:Xst:2677 - Node <d_latch_10> of sequential type is unconnected in block <inst_ov7670capt1>.
WARNING:Xst:2677 - Node <d_latch_11> of sequential type is unconnected in block <inst_ov7670capt1>.
WARNING:Xst:2677 - Node <d_latch_12> of sequential type is unconnected in block <inst_ov7670capt1>.
WARNING:Xst:2677 - Node <d_latch_13> of sequential type is unconnected in block <inst_ov7670capt1>.
WARNING:Xst:2677 - Node <d_latch_14> of sequential type is unconnected in block <inst_ov7670capt1>.
WARNING:Xst:2677 - Node <d_latch_15> of sequential type is unconnected in block <inst_ov7670capt1>.
WARNING:Xst:2677 - Node <latched_d_1> of sequential type is unconnected in block <inst_ov7670capt2>.
WARNING:Xst:2677 - Node <latched_d_2> of sequential type is unconnected in block <inst_ov7670capt2>.
WARNING:Xst:2677 - Node <latched_d_3> of sequential type is unconnected in block <inst_ov7670capt2>.
WARNING:Xst:2677 - Node <latched_d_5> of sequential type is unconnected in block <inst_ov7670capt2>.
WARNING:Xst:2677 - Node <latched_d_6> of sequential type is unconnected in block <inst_ov7670capt2>.
WARNING:Xst:2677 - Node <latched_d_7> of sequential type is unconnected in block <inst_ov7670capt2>.
WARNING:Xst:2677 - Node <d_latch_1> of sequential type is unconnected in block <inst_ov7670capt2>.
WARNING:Xst:2677 - Node <d_latch_2> of sequential type is unconnected in block <inst_ov7670capt2>.
WARNING:Xst:2677 - Node <d_latch_3> of sequential type is unconnected in block <inst_ov7670capt2>.
WARNING:Xst:2677 - Node <d_latch_5> of sequential type is unconnected in block <inst_ov7670capt2>.
WARNING:Xst:2677 - Node <d_latch_6> of sequential type is unconnected in block <inst_ov7670capt2>.
WARNING:Xst:2677 - Node <d_latch_7> of sequential type is unconnected in block <inst_ov7670capt2>.
WARNING:Xst:2677 - Node <d_latch_9> of sequential type is unconnected in block <inst_ov7670capt2>.
WARNING:Xst:2677 - Node <d_latch_10> of sequential type is unconnected in block <inst_ov7670capt2>.
WARNING:Xst:2677 - Node <d_latch_11> of sequential type is unconnected in block <inst_ov7670capt2>.
WARNING:Xst:2677 - Node <d_latch_12> of sequential type is unconnected in block <inst_ov7670capt2>.
WARNING:Xst:2677 - Node <d_latch_13> of sequential type is unconnected in block <inst_ov7670capt2>.
WARNING:Xst:2677 - Node <d_latch_14> of sequential type is unconnected in block <inst_ov7670capt2>.
WARNING:Xst:2677 - Node <d_latch_15> of sequential type is unconnected in block <inst_ov7670capt2>.
WARNING:Xst:2677 - Node <latched_d_1> of sequential type is unconnected in block <inst_ov7670capt3>.
WARNING:Xst:2677 - Node <latched_d_2> of sequential type is unconnected in block <inst_ov7670capt3>.
WARNING:Xst:2677 - Node <latched_d_3> of sequential type is unconnected in block <inst_ov7670capt3>.
WARNING:Xst:2677 - Node <latched_d_5> of sequential type is unconnected in block <inst_ov7670capt3>.
WARNING:Xst:2677 - Node <latched_d_6> of sequential type is unconnected in block <inst_ov7670capt3>.
WARNING:Xst:2677 - Node <latched_d_7> of sequential type is unconnected in block <inst_ov7670capt3>.
WARNING:Xst:2677 - Node <d_latch_1> of sequential type is unconnected in block <inst_ov7670capt3>.
WARNING:Xst:2677 - Node <d_latch_2> of sequential type is unconnected in block <inst_ov7670capt3>.
WARNING:Xst:2677 - Node <d_latch_3> of sequential type is unconnected in block <inst_ov7670capt3>.
WARNING:Xst:2677 - Node <d_latch_5> of sequential type is unconnected in block <inst_ov7670capt3>.
WARNING:Xst:2677 - Node <d_latch_6> of sequential type is unconnected in block <inst_ov7670capt3>.
WARNING:Xst:2677 - Node <d_latch_7> of sequential type is unconnected in block <inst_ov7670capt3>.
WARNING:Xst:2677 - Node <d_latch_9> of sequential type is unconnected in block <inst_ov7670capt3>.
WARNING:Xst:2677 - Node <d_latch_10> of sequential type is unconnected in block <inst_ov7670capt3>.
WARNING:Xst:2677 - Node <d_latch_11> of sequential type is unconnected in block <inst_ov7670capt3>.
WARNING:Xst:2677 - Node <d_latch_12> of sequential type is unconnected in block <inst_ov7670capt3>.
WARNING:Xst:2677 - Node <d_latch_13> of sequential type is unconnected in block <inst_ov7670capt3>.
WARNING:Xst:2677 - Node <d_latch_14> of sequential type is unconnected in block <inst_ov7670capt3>.
WARNING:Xst:2677 - Node <d_latch_15> of sequential type is unconnected in block <inst_ov7670capt3>.
WARNING:Xst:2677 - Node <latched_d_1> of sequential type is unconnected in block <inst_ov7670capt4>.
WARNING:Xst:2677 - Node <latched_d_2> of sequential type is unconnected in block <inst_ov7670capt4>.
WARNING:Xst:2677 - Node <latched_d_3> of sequential type is unconnected in block <inst_ov7670capt4>.
WARNING:Xst:2677 - Node <latched_d_5> of sequential type is unconnected in block <inst_ov7670capt4>.
WARNING:Xst:2677 - Node <latched_d_6> of sequential type is unconnected in block <inst_ov7670capt4>.
WARNING:Xst:2677 - Node <latched_d_7> of sequential type is unconnected in block <inst_ov7670capt4>.
WARNING:Xst:2677 - Node <d_latch_1> of sequential type is unconnected in block <inst_ov7670capt4>.
WARNING:Xst:2677 - Node <d_latch_2> of sequential type is unconnected in block <inst_ov7670capt4>.
WARNING:Xst:2677 - Node <d_latch_3> of sequential type is unconnected in block <inst_ov7670capt4>.
WARNING:Xst:2677 - Node <d_latch_5> of sequential type is unconnected in block <inst_ov7670capt4>.
WARNING:Xst:2677 - Node <d_latch_6> of sequential type is unconnected in block <inst_ov7670capt4>.
WARNING:Xst:2677 - Node <d_latch_7> of sequential type is unconnected in block <inst_ov7670capt4>.
WARNING:Xst:2677 - Node <d_latch_9> of sequential type is unconnected in block <inst_ov7670capt4>.
WARNING:Xst:2677 - Node <d_latch_10> of sequential type is unconnected in block <inst_ov7670capt4>.
WARNING:Xst:2677 - Node <d_latch_11> of sequential type is unconnected in block <inst_ov7670capt4>.
WARNING:Xst:2677 - Node <d_latch_12> of sequential type is unconnected in block <inst_ov7670capt4>.
WARNING:Xst:2677 - Node <d_latch_13> of sequential type is unconnected in block <inst_ov7670capt4>.
WARNING:Xst:2677 - Node <d_latch_14> of sequential type is unconnected in block <inst_ov7670capt4>.
WARNING:Xst:2677 - Node <d_latch_15> of sequential type is unconnected in block <inst_ov7670capt4>.
WARNING:Xst:2677 - Node <latched_d_1> of sequential type is unconnected in block <ov7670_capture>.
WARNING:Xst:2677 - Node <latched_d_2> of sequential type is unconnected in block <ov7670_capture>.
WARNING:Xst:2677 - Node <latched_d_3> of sequential type is unconnected in block <ov7670_capture>.
WARNING:Xst:2677 - Node <latched_d_5> of sequential type is unconnected in block <ov7670_capture>.
WARNING:Xst:2677 - Node <latched_d_6> of sequential type is unconnected in block <ov7670_capture>.
WARNING:Xst:2677 - Node <latched_d_7> of sequential type is unconnected in block <ov7670_capture>.
WARNING:Xst:2677 - Node <d_latch_1> of sequential type is unconnected in block <ov7670_capture>.
WARNING:Xst:2677 - Node <d_latch_2> of sequential type is unconnected in block <ov7670_capture>.
WARNING:Xst:2677 - Node <d_latch_3> of sequential type is unconnected in block <ov7670_capture>.
WARNING:Xst:2677 - Node <d_latch_5> of sequential type is unconnected in block <ov7670_capture>.
WARNING:Xst:2677 - Node <d_latch_6> of sequential type is unconnected in block <ov7670_capture>.
WARNING:Xst:2677 - Node <d_latch_7> of sequential type is unconnected in block <ov7670_capture>.
WARNING:Xst:2677 - Node <d_latch_9> of sequential type is unconnected in block <ov7670_capture>.
WARNING:Xst:2677 - Node <d_latch_10> of sequential type is unconnected in block <ov7670_capture>.
WARNING:Xst:2677 - Node <d_latch_11> of sequential type is unconnected in block <ov7670_capture>.
WARNING:Xst:2677 - Node <d_latch_12> of sequential type is unconnected in block <ov7670_capture>.
WARNING:Xst:2677 - Node <d_latch_13> of sequential type is unconnected in block <ov7670_capture>.
WARNING:Xst:2677 - Node <d_latch_14> of sequential type is unconnected in block <ov7670_capture>.
WARNING:Xst:2677 - Node <d_latch_15> of sequential type is unconnected in block <ov7670_capture>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 4
# ROMs                                                 : 1
 56x16-bit ROM                                         : 1
# Adders/Subtractors                                   : 10
 10-bit adder                                          : 1
 13-bit adder                                          : 1
 15-bit adder                                          : 8
# Counters                                             : 6
 10-bit up counter                                     : 2
 24-bit up counter                                     : 1
 6-bit up counter                                      : 2
 8-bit up counter                                      : 1
# Registers                                            : 315
 Flip-Flops                                            : 315
# Comparators                                          : 4
 10-bit comparator greatequal                          : 2
 10-bit comparator lessequal                           : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <RGB_out_0> (without init value) has a constant value of 0 in block <vga_imagegenerator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RGB_out_2> (without init value) has a constant value of 0 in block <vga_imagegenerator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RGB_out_3> (without init value) has a constant value of 0 in block <vga_imagegenerator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RGB_out_5> (without init value) has a constant value of 0 in block <vga_imagegenerator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RGB_out_6> (without init value) has a constant value of 0 in block <vga_imagegenerator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <data_sr_0> has a constant value of 1 in block <ov7670_SCCB>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <clkbuf> in Unit <clk25gen> is equivalent to the following FF/Latch, which will be removed : <clk25> 
WARNING:Xst:2041 - Unit ov7670_SCCB: 1 internal tristate is replaced by logic (pull-up yes): siod.

Optimizing unit <Top> ...

Optimizing unit <ov7670_capture> ...

Optimizing unit <address_generator> ...

Optimizing unit <VGA_timing_synch> ...

Optimizing unit <ov7670_registers> ...

Optimizing unit <ov7670_SCCB> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Top, actual ratio is 4.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 389
 Flip-Flops                                            : 389

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Top.ngr
Top Level Output File Name         : Top
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 82

Cell Usage :
# BELS                             : 1221
#      GND                         : 5
#      INV                         : 27
#      LUT1                        : 181
#      LUT2                        : 217
#      LUT2_D                      : 2
#      LUT2_L                      : 5
#      LUT3                        : 89
#      LUT3_L                      : 1
#      LUT4                        : 222
#      LUT4_D                      : 12
#      LUT4_L                      : 13
#      MUXCY                       : 187
#      MUXF5                       : 44
#      MUXF6                       : 16
#      VCC                         : 5
#      XORCY                       : 195
# FlipFlops/Latches                : 401
#      FDC                         : 110
#      FDC_1                       : 16
#      FDCE                        : 201
#      FDE                         : 16
#      FDP                         : 1
#      FDPE                        : 32
#      FDR                         : 25
# RAMS                             : 16
#      RAMB16_S1_S1                : 12
#      RAMB16_S4_S4                : 4
# Clock Buffers                    : 7
#      BUFG                        : 7
# IO Buffers                       : 58
#      IBUF                        : 18
#      IBUFG                       : 6
#      OBUF                        : 34
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s1200efg320-4 

 Number of Slices:                      412  out of   8672     4%  
 Number of Slice Flip Flops:            401  out of  17344     2%  
 Number of 4 input LUTs:                769  out of  17344     4%  
 Number of IOs:                          82
 Number of bonded IOBs:                  58  out of    250    23%  
 Number of BRAMs:                        16  out of     28    57%  
 Number of GCLKs:                         7  out of     24    29%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
inst_clk25/clkbuf1                 | BUFG                   | 141   |
ov7670_pclk1                       | IBUFG+BUFG             | 37    |
ov7670_pclk2                       | IBUFG+BUFG             | 37    |
ov7670_pclk3                       | IBUFG+BUFG             | 37    |
ov7670_pclk4                       | IBUFG+BUFG             | 37    |
ov7670_xclk4_OBUF1(cc1:O)          | BUFG(*)(camera1)       | 118   |
clk50                              | IBUFG+BUFG             | 26    |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Asynchronous Control Signals Information:
----------------------------------------
--------------------------------------------+--------------------------+-------+
Control Signal                              | Buffer(FF name)          | Load  |
--------------------------------------------+--------------------------+-------+
inst_debounce/output(inst_debounce/output:Q)| NONE(Registers/cmd_reg_0)| 360   |
--------------------------------------------+--------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 8.746ns (Maximum Frequency: 114.338MHz)
   Minimum input arrival time before clock: 4.707ns
   Maximum output required time after clock: 7.996ns
   Maximum combinational path delay: 7.739ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'inst_clk25/clkbuf1'
  Clock period: 7.567ns (frequency: 132.153MHz)
  Total number of paths / destination ports: 3032 / 433
-------------------------------------------------------------------------
Delay:               7.567ns (Levels of Logic = 5)
  Source:            inst_vgatiming/count1_5 (FF)
  Destination:       inst_vgatiming/count1_9 (FF)
  Source Clock:      inst_clk25/clkbuf1 rising
  Destination Clock: inst_clk25/clkbuf1 rising

  Data Path: inst_vgatiming/count1_5 to inst_vgatiming/count1_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.591   0.706  inst_vgatiming/count1_5 (inst_vgatiming/count1_5)
     LUT4_D:I0->O          2   0.704   0.451  inst_vgatiming/state0_cmp_eq0001119 (inst_vgatiming/state0_cmp_eq0001119)
     LUT4:I3->O            7   0.704   0.743  inst_vgatiming/state0_cmp_eq00012 (inst_vgatiming/state0_cmp_eq0001)
     LUT3:I2->O            1   0.704   0.424  inst_vgatiming/count1_mux0002<0>2_SW0_SW0 (N64)
     LUT4_D:I3->O          9   0.704   0.824  inst_vgatiming/count1_mux0002<0>2 (inst_vgatiming/N8)
     LUT4:I3->O            1   0.704   0.000  inst_vgatiming/count1_mux0002<8>1 (inst_vgatiming/count1_mux0002<8>)
     FDC:D                     0.308          inst_vgatiming/count1_1
    ----------------------------------------
    Total                      7.567ns (4.419ns logic, 3.148ns route)
                                       (58.4% logic, 41.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ov7670_pclk1'
  Clock period: 8.746ns (frequency: 114.338MHz)
  Total number of paths / destination ports: 502 / 117
-------------------------------------------------------------------------
Delay:               4.373ns (Levels of Logic = 2)
  Source:            inst_ov7670capt1/latched_vsync (FF)
  Destination:       inst_ov7670capt1/address_14 (FF)
  Source Clock:      ov7670_pclk1 falling
  Destination Clock: ov7670_pclk1 rising

  Data Path: inst_ov7670capt1/latched_vsync to inst_ov7670capt1/address_14
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC_1:C->Q           13   0.591   0.987  inst_ov7670capt1/latched_vsync (inst_ov7670capt1/latched_vsync)
     LUT4_D:I3->O         14   0.704   1.079  inst_ov7670capt1/address_mux0001<0>180 (inst_ov7670capt1/N01)
     LUT2:I1->O            1   0.704   0.000  inst_ov7670capt1/address_mux0001<8>1 (inst_ov7670capt1/address_mux0001<8>)
     FDCE:D                    0.308          inst_ov7670capt1/address_6
    ----------------------------------------
    Total                      4.373ns (2.307ns logic, 2.066ns route)
                                       (52.8% logic, 47.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ov7670_pclk2'
  Clock period: 8.746ns (frequency: 114.338MHz)
  Total number of paths / destination ports: 502 / 117
-------------------------------------------------------------------------
Delay:               4.373ns (Levels of Logic = 2)
  Source:            inst_ov7670capt2/latched_vsync (FF)
  Destination:       inst_ov7670capt2/address_14 (FF)
  Source Clock:      ov7670_pclk2 falling
  Destination Clock: ov7670_pclk2 rising

  Data Path: inst_ov7670capt2/latched_vsync to inst_ov7670capt2/address_14
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC_1:C->Q           13   0.591   0.987  inst_ov7670capt2/latched_vsync (inst_ov7670capt2/latched_vsync)
     LUT4_D:I3->O         14   0.704   1.079  inst_ov7670capt2/address_mux0001<0>180 (inst_ov7670capt2/N01)
     LUT2:I1->O            1   0.704   0.000  inst_ov7670capt2/address_mux0001<8>1 (inst_ov7670capt2/address_mux0001<8>)
     FDCE:D                    0.308          inst_ov7670capt2/address_6
    ----------------------------------------
    Total                      4.373ns (2.307ns logic, 2.066ns route)
                                       (52.8% logic, 47.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ov7670_pclk3'
  Clock period: 8.746ns (frequency: 114.338MHz)
  Total number of paths / destination ports: 502 / 117
-------------------------------------------------------------------------
Delay:               4.373ns (Levels of Logic = 2)
  Source:            inst_ov7670capt3/latched_vsync (FF)
  Destination:       inst_ov7670capt3/address_14 (FF)
  Source Clock:      ov7670_pclk3 falling
  Destination Clock: ov7670_pclk3 rising

  Data Path: inst_ov7670capt3/latched_vsync to inst_ov7670capt3/address_14
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC_1:C->Q           13   0.591   0.987  inst_ov7670capt3/latched_vsync (inst_ov7670capt3/latched_vsync)
     LUT4_D:I3->O         14   0.704   1.079  inst_ov7670capt3/address_mux0001<0>180 (inst_ov7670capt3/N01)
     LUT2:I1->O            1   0.704   0.000  inst_ov7670capt3/address_mux0001<8>1 (inst_ov7670capt3/address_mux0001<8>)
     FDCE:D                    0.308          inst_ov7670capt3/address_6
    ----------------------------------------
    Total                      4.373ns (2.307ns logic, 2.066ns route)
                                       (52.8% logic, 47.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ov7670_pclk4'
  Clock period: 8.746ns (frequency: 114.338MHz)
  Total number of paths / destination ports: 502 / 117
-------------------------------------------------------------------------
Delay:               4.373ns (Levels of Logic = 2)
  Source:            inst_ov7670capt4/latched_vsync (FF)
  Destination:       inst_ov7670capt4/address_14 (FF)
  Source Clock:      ov7670_pclk4 falling
  Destination Clock: ov7670_pclk4 rising

  Data Path: inst_ov7670capt4/latched_vsync to inst_ov7670capt4/address_14
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC_1:C->Q           13   0.591   0.987  inst_ov7670capt4/latched_vsync (inst_ov7670capt4/latched_vsync)
     LUT4_D:I3->O         14   0.704   1.079  inst_ov7670capt4/address_mux0001<0>180 (inst_ov7670capt4/N01)
     LUT2:I1->O            1   0.704   0.000  inst_ov7670capt4/address_mux0001<8>1 (inst_ov7670capt4/address_mux0001<8>)
     FDCE:D                    0.308          inst_ov7670capt4/address_6
    ----------------------------------------
    Total                      4.373ns (2.307ns logic, 2.066ns route)
                                       (52.8% logic, 47.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ov7670_xclk4_OBUF1'
  Clock period: 6.762ns (frequency: 147.885MHz)
  Total number of paths / destination ports: 2450 / 195
-------------------------------------------------------------------------
Delay:               6.762ns (Levels of Logic = 4)
  Source:            counter_2 (FF)
  Destination:       counter_0 (FF)
  Source Clock:      ov7670_xclk4_OBUF1 rising
  Destination Clock: ov7670_xclk4_OBUF1 rising

  Data Path: counter_2 to counter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.591   0.706  counter_2 (counter_2)
     LUT3:I0->O            1   0.704   0.499  state_cmp_eq00003 (state_cmp_eq00003)
     LUT4:I1->O            3   0.704   0.706  state_cmp_eq000027 (state_cmp_eq0000)
     LUT2_D:I0->O         12   0.704   1.136  counter_mux0000<0>11 (N2)
     LUT4:I0->O            1   0.704   0.000  counter_mux0000<8>1 (counter_mux0000<8>)
     FDC:D                     0.308          counter_4
    ----------------------------------------
    Total                      6.762ns (3.715ns logic, 3.047ns route)
                                       (54.9% logic, 45.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk50'
  Clock period: 6.469ns (frequency: 154.583MHz)
  Total number of paths / destination ports: 901 / 50
-------------------------------------------------------------------------
Delay:               6.469ns (Levels of Logic = 8)
  Source:            inst_debounce/counter_8 (FF)
  Destination:       inst_debounce/counter_0 (FF)
  Source Clock:      clk50 rising
  Destination Clock: clk50 rising

  Data Path: inst_debounce/counter_8 to inst_debounce/counter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.591   0.622  inst_debounce/counter_8 (inst_debounce/counter_8)
     LUT4:I0->O            1   0.704   0.000  inst_debounce/counter_cmp_eq0000_wg_lut<0> (inst_debounce/counter_cmp_eq0000_wg_lut<0>)
     MUXCY:S->O            1   0.464   0.000  inst_debounce/counter_cmp_eq0000_wg_cy<0> (inst_debounce/counter_cmp_eq0000_wg_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  inst_debounce/counter_cmp_eq0000_wg_cy<1> (inst_debounce/counter_cmp_eq0000_wg_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  inst_debounce/counter_cmp_eq0000_wg_cy<2> (inst_debounce/counter_cmp_eq0000_wg_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  inst_debounce/counter_cmp_eq0000_wg_cy<3> (inst_debounce/counter_cmp_eq0000_wg_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  inst_debounce/counter_cmp_eq0000_wg_cy<4> (inst_debounce/counter_cmp_eq0000_wg_cy<4>)
     MUXCY:CI->O           2   0.459   0.526  inst_debounce/counter_cmp_eq0000_wg_cy<5> (inst_debounce/counter_cmp_eq0000)
     LUT2:I1->O           24   0.704   1.252  inst_debounce/counter_or00001 (inst_debounce/counter_or0000)
     FDR:R                     0.911          inst_debounce/counter_0
    ----------------------------------------
    Total                      6.469ns (4.069ns logic, 2.400ns route)
                                       (62.9% logic, 37.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk50'
  Total number of paths / destination ports: 25 / 25
-------------------------------------------------------------------------
Offset:              4.707ns (Levels of Logic = 2)
  Source:            pb (PAD)
  Destination:       inst_debounce/counter_0 (FF)
  Destination Clock: clk50 rising

  Data Path: pb to inst_debounce/counter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.218   0.622  pb_IBUF (pb_IBUF)
     LUT2:I0->O           24   0.704   1.252  inst_debounce/counter_or00001 (inst_debounce/counter_or0000)
     FDR:R                     0.911          inst_debounce/counter_0
    ----------------------------------------
    Total                      4.707ns (2.833ns logic, 1.874ns route)
                                       (60.2% logic, 39.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ov7670_pclk4'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              1.946ns (Levels of Logic = 1)
  Source:            ov7670_href4 (PAD)
  Destination:       inst_ov7670capt4/latched_href (FF)
  Destination Clock: ov7670_pclk4 falling

  Data Path: ov7670_href4 to inst_ov7670capt4/latched_href
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.218   0.420  ov7670_href4_IBUF (ov7670_href4_IBUF)
     FDC_1:D                   0.308          inst_ov7670capt4/latched_href
    ----------------------------------------
    Total                      1.946ns (1.526ns logic, 0.420ns route)
                                       (78.4% logic, 21.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ov7670_pclk3'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              1.946ns (Levels of Logic = 1)
  Source:            ov7670_href3 (PAD)
  Destination:       inst_ov7670capt3/latched_href (FF)
  Destination Clock: ov7670_pclk3 falling

  Data Path: ov7670_href3 to inst_ov7670capt3/latched_href
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.218   0.420  ov7670_href3_IBUF (ov7670_href3_IBUF)
     FDC_1:D                   0.308          inst_ov7670capt3/latched_href
    ----------------------------------------
    Total                      1.946ns (1.526ns logic, 0.420ns route)
                                       (78.4% logic, 21.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ov7670_pclk2'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              1.946ns (Levels of Logic = 1)
  Source:            ov7670_href2 (PAD)
  Destination:       inst_ov7670capt2/latched_href (FF)
  Destination Clock: ov7670_pclk2 falling

  Data Path: ov7670_href2 to inst_ov7670capt2/latched_href
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.218   0.420  ov7670_href2_IBUF (ov7670_href2_IBUF)
     FDC_1:D                   0.308          inst_ov7670capt2/latched_href
    ----------------------------------------
    Total                      1.946ns (1.526ns logic, 0.420ns route)
                                       (78.4% logic, 21.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ov7670_pclk1'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              1.946ns (Levels of Logic = 1)
  Source:            ov7670_href1 (PAD)
  Destination:       inst_ov7670capt1/latched_href (FF)
  Destination Clock: ov7670_pclk1 falling

  Data Path: ov7670_href1 to inst_ov7670capt1/latched_href
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.218   0.420  ov7670_href1_IBUF (ov7670_href1_IBUF)
     FDC_1:D                   0.308          inst_ov7670capt1/latched_href
    ----------------------------------------
    Total                      1.946ns (1.526ns logic, 0.420ns route)
                                       (78.4% logic, 21.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk50'
  Total number of paths / destination ports: 12 / 12
-------------------------------------------------------------------------
Offset:              7.996ns (Levels of Logic = 3)
  Source:            inst_debounce/output (FF)
  Destination:       ov7670_siod1 (PAD)
  Source Clock:      clk50 rising

  Data Path: inst_debounce/output to ov7670_siod1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q            368   0.591   1.543  inst_debounce/output (inst_debounce/output)
     LUT4:I0->O            4   0.704   0.762  SCCB/siodLogicTrst7 (SCCB/siodLogicTrst7)
     LUT3:I0->O            1   0.704   0.420  ov7670_siod41 (ov7670_siod4_OBUF)
     OBUF:I->O                 3.272          ov7670_siod4_OBUF (ov7670_siod4)
    ----------------------------------------
    Total                      7.996ns (5.271ns logic, 2.725ns route)
                                       (65.9% logic, 34.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ov7670_xclk4_OBUF1'
  Total number of paths / destination ports: 40 / 8
-------------------------------------------------------------------------
Offset:              6.981ns (Levels of Logic = 3)
  Source:            SCCB/busy_sr_29 (FF)
  Destination:       ov7670_siod1 (PAD)
  Source Clock:      ov7670_xclk4_OBUF1 rising

  Data Path: SCCB/busy_sr_29 to ov7670_siod1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.591   0.668  SCCB/busy_sr_29 (SCCB/busy_sr_29)
     LUT4:I2->O            4   0.704   0.622  SCCB/siodLogicTrst18 (SCCB/siodLogicTrst18)
     LUT3:I2->O            1   0.704   0.420  ov7670_siod41 (ov7670_siod4_OBUF)
     OBUF:I->O                 3.272          ov7670_siod4_OBUF (ov7670_siod4)
    ----------------------------------------
    Total                      6.981ns (5.271ns logic, 1.710ns route)
                                       (75.5% logic, 24.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'inst_clk25/clkbuf1'
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Offset:              4.796ns (Levels of Logic = 1)
  Source:            inst_vgatiming/v (FF)
  Destination:       vga_vsync (PAD)
  Source Clock:      inst_clk25/clkbuf1 rising

  Data Path: inst_vgatiming/v to vga_vsync
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             11   0.591   0.933  inst_vgatiming/v (inst_vgatiming/v)
     OBUF:I->O                 3.272          vga_vsync_OBUF (vga_vsync)
    ----------------------------------------
    Total                      4.796ns (3.863ns logic, 0.933ns route)
                                       (80.5% logic, 19.5% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 8 / 4
-------------------------------------------------------------------------
Delay:               7.739ns (Levels of Logic = 3)
  Source:            clkcam (PAD)
  Destination:       ov7670_xclk1 (PAD)

  Data Path: clkcam to ov7670_xclk1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUFG:I->O            1   2.675   0.455  cc1buf (clkcambuf)
     LUT3:I2->O            5   0.704   0.633  cc1 (ov7670_xclk4_OBUF1)
     OBUF:I->O                 3.272          ov7670_xclk1_OBUF (ov7670_xclk1)
    ----------------------------------------
    Total                      7.739ns (6.651ns logic, 1.088ns route)
                                       (85.9% logic, 14.1% route)

=========================================================================


Total REAL time to Xst completion: 11.00 secs
Total CPU time to Xst completion: 11.23 secs
 
--> 


Total memory usage is 552780 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  113 (   0 filtered)
Number of infos    :    4 (   0 filtered)

