Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Thu May 26 19:47:10 2022
| Host         : DESKTOP-4II7DQ3 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file carTailLights_timing_summary_routed.rpt -pb carTailLights_timing_summary_routed.pb -rpx carTailLights_timing_summary_routed.rpx -warn_on_violation
| Design       : carTailLights
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  11          
TIMING-20  Warning   Non-clocked latch              4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (8)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (4)
5. checking no_input_delay (4)
6. checking no_output_delay (10)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (8)
------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: FSM_sequential_current_state_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: FSM_sequential_current_state_reg[3]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (4)
------------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.512        0.000                      0                   47        0.236        0.000                      0                   47        4.500        0.000                       0                    48  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.512        0.000                      0                   47        0.236        0.000                      0                   47        4.500        0.000                       0                    48  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.512ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.236ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.512ns  (required time - arrival time)
  Source:                 q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.507ns  (logic 2.209ns (49.015%)  route 2.298ns (50.985%))
  Logic Levels:           8  (CARRY4=7 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.638     5.159    clk_IBUF_BUFG
    SLICE_X2Y46          FDCE                                         r  q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDCE (Prop_fdce_C_Q)         0.518     5.677 r  q_reg[0]/Q
                         net (fo=34, routed)          1.450     7.128    q_reg_n_0_[0]
    SLICE_X3Y39          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.708 r  q_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.708    q_reg[4]_i_2_n_0
    SLICE_X3Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.822 r  q_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.822    q_reg[8]_i_2_n_0
    SLICE_X3Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.936 r  q_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.936    q_reg[12]_i_2_n_0
    SLICE_X3Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.050 r  q_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.050    q_reg[16]_i_2_n_0
    SLICE_X3Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.164 r  q_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.164    q_reg[20]_i_2_n_0
    SLICE_X3Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.278 r  q_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.278    q_reg[24]_i_2_n_0
    SLICE_X3Y45          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.517 r  q_reg[28]_i_2/O[2]
                         net (fo=1, routed)           0.847     9.364    data0[27]
    SLICE_X2Y45          LUT5 (Prop_lut5_I4_O)        0.302     9.666 r  q[27]_i_1/O
                         net (fo=1, routed)           0.000     9.666    q[27]
    SLICE_X2Y45          FDCE                                         r  q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.519    14.860    clk_IBUF_BUFG
    SLICE_X2Y45          FDCE                                         r  q_reg[27]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X2Y45          FDCE (Setup_fdce_C_D)        0.079    15.178    q_reg[27]
  -------------------------------------------------------------------
                         required time                         15.178    
                         arrival time                          -9.666    
  -------------------------------------------------------------------
                         slack                                  5.512    

Slack (MET) :             5.522ns  (required time - arrival time)
  Source:                 q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.560ns  (logic 2.445ns (53.615%)  route 2.115ns (46.385%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.638     5.159    clk_IBUF_BUFG
    SLICE_X2Y46          FDCE                                         r  q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDCE (Prop_fdce_C_Q)         0.518     5.677 r  q_reg[0]/Q
                         net (fo=34, routed)          1.450     7.128    q_reg_n_0_[0]
    SLICE_X3Y39          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.708 r  q_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.708    q_reg[4]_i_2_n_0
    SLICE_X3Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.822 r  q_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.822    q_reg[8]_i_2_n_0
    SLICE_X3Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.936 r  q_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.936    q_reg[12]_i_2_n_0
    SLICE_X3Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.050 r  q_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.050    q_reg[16]_i_2_n_0
    SLICE_X3Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.164 r  q_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.164    q_reg[20]_i_2_n_0
    SLICE_X3Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.278 r  q_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.278    q_reg[24]_i_2_n_0
    SLICE_X3Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.392 r  q_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.392    q_reg[28]_i_2_n_0
    SLICE_X3Y46          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.726 r  q_reg[31]_i_5/O[1]
                         net (fo=1, routed)           0.665     9.391    data0[30]
    SLICE_X2Y46          LUT5 (Prop_lut5_I4_O)        0.329     9.720 r  q[30]_i_1/O
                         net (fo=1, routed)           0.000     9.720    q[30]
    SLICE_X2Y46          FDCE                                         r  q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.519    14.860    clk_IBUF_BUFG
    SLICE_X2Y46          FDCE                                         r  q_reg[30]/C
                         clock pessimism              0.299    15.159    
                         clock uncertainty           -0.035    15.124    
    SLICE_X2Y46          FDCE (Setup_fdce_C_D)        0.118    15.242    q_reg[30]
  -------------------------------------------------------------------
                         required time                         15.242    
                         arrival time                          -9.720    
  -------------------------------------------------------------------
                         slack                                  5.522    

Slack (MET) :             5.524ns  (required time - arrival time)
  Source:                 q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.432ns  (logic 2.173ns (49.034%)  route 2.259ns (50.966%))
  Logic Levels:           7  (CARRY4=6 LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.638     5.159    clk_IBUF_BUFG
    SLICE_X2Y46          FDCE                                         r  q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDCE (Prop_fdce_C_Q)         0.518     5.677 r  q_reg[0]/Q
                         net (fo=34, routed)          1.450     7.128    q_reg_n_0_[0]
    SLICE_X3Y39          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.708 r  q_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.708    q_reg[4]_i_2_n_0
    SLICE_X3Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.822 r  q_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.822    q_reg[8]_i_2_n_0
    SLICE_X3Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.936 r  q_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.936    q_reg[12]_i_2_n_0
    SLICE_X3Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.050 r  q_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.050    q_reg[16]_i_2_n_0
    SLICE_X3Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.164 r  q_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.164    q_reg[20]_i_2_n_0
    SLICE_X3Y44          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.477 r  q_reg[24]_i_2/O[3]
                         net (fo=1, routed)           0.808     9.285    data0[24]
    SLICE_X4Y44          LUT5 (Prop_lut5_I4_O)        0.306     9.591 r  q[24]_i_1/O
                         net (fo=1, routed)           0.000     9.591    q[24]
    SLICE_X4Y44          FDCE                                         r  q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.517    14.858    clk_IBUF_BUFG
    SLICE_X4Y44          FDCE                                         r  q_reg[24]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X4Y44          FDCE (Setup_fdce_C_D)        0.032    15.115    q_reg[24]
  -------------------------------------------------------------------
                         required time                         15.115    
                         arrival time                          -9.591    
  -------------------------------------------------------------------
                         slack                                  5.524    

Slack (MET) :             5.600ns  (required time - arrival time)
  Source:                 q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.420ns  (logic 2.305ns (52.146%)  route 2.115ns (47.854%))
  Logic Levels:           8  (CARRY4=7 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.638     5.159    clk_IBUF_BUFG
    SLICE_X2Y46          FDCE                                         r  q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDCE (Prop_fdce_C_Q)         0.518     5.677 r  q_reg[0]/Q
                         net (fo=34, routed)          1.450     7.128    q_reg_n_0_[0]
    SLICE_X3Y39          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.708 r  q_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.708    q_reg[4]_i_2_n_0
    SLICE_X3Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.822 r  q_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.822    q_reg[8]_i_2_n_0
    SLICE_X3Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.936 r  q_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.936    q_reg[12]_i_2_n_0
    SLICE_X3Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.050 r  q_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.050    q_reg[16]_i_2_n_0
    SLICE_X3Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.164 r  q_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.164    q_reg[20]_i_2_n_0
    SLICE_X3Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.278 r  q_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.278    q_reg[24]_i_2_n_0
    SLICE_X3Y45          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.612 r  q_reg[28]_i_2/O[1]
                         net (fo=1, routed)           0.665     9.277    data0[26]
    SLICE_X2Y45          LUT5 (Prop_lut5_I4_O)        0.303     9.580 r  q[26]_i_1/O
                         net (fo=1, routed)           0.000     9.580    q[26]
    SLICE_X2Y45          FDCE                                         r  q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.519    14.860    clk_IBUF_BUFG
    SLICE_X2Y45          FDCE                                         r  q_reg[26]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X2Y45          FDCE (Setup_fdce_C_D)        0.081    15.180    q_reg[26]
  -------------------------------------------------------------------
                         required time                         15.180    
                         arrival time                          -9.580    
  -------------------------------------------------------------------
                         slack                                  5.600    

Slack (MET) :             5.603ns  (required time - arrival time)
  Source:                 q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.350ns  (logic 2.075ns (47.700%)  route 2.275ns (52.300%))
  Logic Levels:           7  (CARRY4=6 LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.638     5.159    clk_IBUF_BUFG
    SLICE_X2Y46          FDCE                                         r  q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDCE (Prop_fdce_C_Q)         0.518     5.677 r  q_reg[0]/Q
                         net (fo=34, routed)          1.450     7.128    q_reg_n_0_[0]
    SLICE_X3Y39          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.708 r  q_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.708    q_reg[4]_i_2_n_0
    SLICE_X3Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.822 r  q_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.822    q_reg[8]_i_2_n_0
    SLICE_X3Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.936 r  q_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.936    q_reg[12]_i_2_n_0
    SLICE_X3Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.050 r  q_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.050    q_reg[16]_i_2_n_0
    SLICE_X3Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.164 r  q_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.164    q_reg[20]_i_2_n_0
    SLICE_X3Y44          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.386 r  q_reg[24]_i_2/O[0]
                         net (fo=1, routed)           0.825     9.210    data0[21]
    SLICE_X4Y44          LUT5 (Prop_lut5_I4_O)        0.299     9.509 r  q[21]_i_1/O
                         net (fo=1, routed)           0.000     9.509    q[21]
    SLICE_X4Y44          FDCE                                         r  q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.517    14.858    clk_IBUF_BUFG
    SLICE_X4Y44          FDCE                                         r  q_reg[21]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X4Y44          FDCE (Setup_fdce_C_D)        0.029    15.112    q_reg[21]
  -------------------------------------------------------------------
                         required time                         15.112    
                         arrival time                          -9.509    
  -------------------------------------------------------------------
                         slack                                  5.603    

Slack (MET) :             5.623ns  (required time - arrival time)
  Source:                 q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.396ns  (logic 2.287ns (52.027%)  route 2.109ns (47.973%))
  Logic Levels:           8  (CARRY4=7 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.638     5.159    clk_IBUF_BUFG
    SLICE_X2Y46          FDCE                                         r  q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDCE (Prop_fdce_C_Q)         0.518     5.677 r  q_reg[0]/Q
                         net (fo=34, routed)          1.450     7.128    q_reg_n_0_[0]
    SLICE_X3Y39          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.708 r  q_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.708    q_reg[4]_i_2_n_0
    SLICE_X3Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.822 r  q_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.822    q_reg[8]_i_2_n_0
    SLICE_X3Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.936 r  q_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.936    q_reg[12]_i_2_n_0
    SLICE_X3Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.050 r  q_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.050    q_reg[16]_i_2_n_0
    SLICE_X3Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.164 r  q_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.164    q_reg[20]_i_2_n_0
    SLICE_X3Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.278 r  q_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.278    q_reg[24]_i_2_n_0
    SLICE_X3Y45          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.591 r  q_reg[28]_i_2/O[3]
                         net (fo=1, routed)           0.658     9.249    data0[28]
    SLICE_X2Y45          LUT5 (Prop_lut5_I4_O)        0.306     9.555 r  q[28]_i_1/O
                         net (fo=1, routed)           0.000     9.555    q[28]
    SLICE_X2Y45          FDCE                                         r  q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.519    14.860    clk_IBUF_BUFG
    SLICE_X2Y45          FDCE                                         r  q_reg[28]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X2Y45          FDCE (Setup_fdce_C_D)        0.079    15.178    q_reg[28]
  -------------------------------------------------------------------
                         required time                         15.178    
                         arrival time                          -9.555    
  -------------------------------------------------------------------
                         slack                                  5.623    

Slack (MET) :             5.632ns  (required time - arrival time)
  Source:                 q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.412ns  (logic 2.303ns (52.201%)  route 2.109ns (47.799%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.638     5.159    clk_IBUF_BUFG
    SLICE_X2Y46          FDCE                                         r  q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDCE (Prop_fdce_C_Q)         0.518     5.677 r  q_reg[0]/Q
                         net (fo=34, routed)          1.450     7.128    q_reg_n_0_[0]
    SLICE_X3Y39          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.708 r  q_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.708    q_reg[4]_i_2_n_0
    SLICE_X3Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.822 r  q_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.822    q_reg[8]_i_2_n_0
    SLICE_X3Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.936 r  q_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.936    q_reg[12]_i_2_n_0
    SLICE_X3Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.050 r  q_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.050    q_reg[16]_i_2_n_0
    SLICE_X3Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.164 r  q_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.164    q_reg[20]_i_2_n_0
    SLICE_X3Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.278 r  q_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.278    q_reg[24]_i_2_n_0
    SLICE_X3Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.392 r  q_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.392    q_reg[28]_i_2_n_0
    SLICE_X3Y46          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.614 r  q_reg[31]_i_5/O[0]
                         net (fo=1, routed)           0.658     9.272    data0[29]
    SLICE_X2Y46          LUT5 (Prop_lut5_I4_O)        0.299     9.571 r  q[29]_i_1/O
                         net (fo=1, routed)           0.000     9.571    q[29]
    SLICE_X2Y46          FDCE                                         r  q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.519    14.860    clk_IBUF_BUFG
    SLICE_X2Y46          FDCE                                         r  q_reg[29]/C
                         clock pessimism              0.299    15.159    
                         clock uncertainty           -0.035    15.124    
    SLICE_X2Y46          FDCE (Setup_fdce_C_D)        0.079    15.203    q_reg[29]
  -------------------------------------------------------------------
                         required time                         15.203    
                         arrival time                          -9.571    
  -------------------------------------------------------------------
                         slack                                  5.632    

Slack (MET) :             5.682ns  (required time - arrival time)
  Source:                 q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.334ns  (logic 2.077ns (47.920%)  route 2.257ns (52.080%))
  Logic Levels:           6  (CARRY4=5 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.638     5.159    clk_IBUF_BUFG
    SLICE_X2Y46          FDCE                                         r  q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDCE (Prop_fdce_C_Q)         0.518     5.677 r  q_reg[0]/Q
                         net (fo=34, routed)          1.450     7.128    q_reg_n_0_[0]
    SLICE_X3Y39          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.708 r  q_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.708    q_reg[4]_i_2_n_0
    SLICE_X3Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.822 r  q_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.822    q_reg[8]_i_2_n_0
    SLICE_X3Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.936 r  q_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.936    q_reg[12]_i_2_n_0
    SLICE_X3Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.050 r  q_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.050    q_reg[16]_i_2_n_0
    SLICE_X3Y43          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.384 r  q_reg[20]_i_2/O[1]
                         net (fo=1, routed)           0.807     9.191    data0[18]
    SLICE_X2Y43          LUT5 (Prop_lut5_I4_O)        0.303     9.494 r  q[18]_i_1/O
                         net (fo=1, routed)           0.000     9.494    q[18]
    SLICE_X2Y43          FDCE                                         r  q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.519    14.860    clk_IBUF_BUFG
    SLICE_X2Y43          FDCE                                         r  q_reg[18]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X2Y43          FDCE (Setup_fdce_C_D)        0.077    15.176    q_reg[18]
  -------------------------------------------------------------------
                         required time                         15.176    
                         arrival time                          -9.494    
  -------------------------------------------------------------------
                         slack                                  5.682    

Slack (MET) :             5.732ns  (required time - arrival time)
  Source:                 q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.223ns  (logic 2.191ns (51.882%)  route 2.032ns (48.118%))
  Logic Levels:           7  (CARRY4=6 LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.638     5.159    clk_IBUF_BUFG
    SLICE_X2Y46          FDCE                                         r  q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDCE (Prop_fdce_C_Q)         0.518     5.677 r  q_reg[0]/Q
                         net (fo=34, routed)          1.450     7.128    q_reg_n_0_[0]
    SLICE_X3Y39          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.708 r  q_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.708    q_reg[4]_i_2_n_0
    SLICE_X3Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.822 r  q_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.822    q_reg[8]_i_2_n_0
    SLICE_X3Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.936 r  q_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.936    q_reg[12]_i_2_n_0
    SLICE_X3Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.050 r  q_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.050    q_reg[16]_i_2_n_0
    SLICE_X3Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.164 r  q_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.164    q_reg[20]_i_2_n_0
    SLICE_X3Y44          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.498 r  q_reg[24]_i_2/O[1]
                         net (fo=1, routed)           0.582     9.079    data0[22]
    SLICE_X4Y44          LUT5 (Prop_lut5_I4_O)        0.303     9.382 r  q[22]_i_1/O
                         net (fo=1, routed)           0.000     9.382    q[22]
    SLICE_X4Y44          FDCE                                         r  q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.517    14.858    clk_IBUF_BUFG
    SLICE_X4Y44          FDCE                                         r  q_reg[22]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X4Y44          FDCE (Setup_fdce_C_D)        0.031    15.114    q_reg[22]
  -------------------------------------------------------------------
                         required time                         15.114    
                         arrival time                          -9.382    
  -------------------------------------------------------------------
                         slack                                  5.732    

Slack (MET) :             5.751ns  (required time - arrival time)
  Source:                 q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.216ns  (logic 1.963ns (46.558%)  route 2.253ns (53.442%))
  Logic Levels:           5  (CARRY4=4 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.638     5.159    clk_IBUF_BUFG
    SLICE_X2Y46          FDCE                                         r  q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDCE (Prop_fdce_C_Q)         0.518     5.677 r  q_reg[0]/Q
                         net (fo=34, routed)          1.450     7.128    q_reg_n_0_[0]
    SLICE_X3Y39          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.708 r  q_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.708    q_reg[4]_i_2_n_0
    SLICE_X3Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.822 r  q_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.822    q_reg[8]_i_2_n_0
    SLICE_X3Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.936 r  q_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.936    q_reg[12]_i_2_n_0
    SLICE_X3Y42          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.270 r  q_reg[16]_i_2/O[1]
                         net (fo=1, routed)           0.803     9.073    data0[14]
    SLICE_X1Y42          LUT5 (Prop_lut5_I4_O)        0.303     9.376 r  q[14]_i_1/O
                         net (fo=1, routed)           0.000     9.376    q[14]
    SLICE_X1Y42          FDCE                                         r  q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.518    14.859    clk_IBUF_BUFG
    SLICE_X1Y42          FDCE                                         r  q_reg[14]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X1Y42          FDCE (Setup_fdce_C_D)        0.029    15.127    q_reg[14]
  -------------------------------------------------------------------
                         required time                         15.127    
                         arrival time                          -9.376    
  -------------------------------------------------------------------
                         slack                                  5.751    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.209ns (56.026%)  route 0.164ns (43.974%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.595     1.478    clk_IBUF_BUFG
    SLICE_X2Y46          FDCE                                         r  q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDCE (Prop_fdce_C_Q)         0.164     1.642 f  q_reg[0]/Q
                         net (fo=34, routed)          0.164     1.806    q_reg_n_0_[0]
    SLICE_X2Y45          LUT5 (Prop_lut5_I0_O)        0.045     1.851 r  q[28]_i_1/O
                         net (fo=1, routed)           0.000     1.851    q[28]
    SLICE_X2Y45          FDCE                                         r  q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.866     1.993    clk_IBUF_BUFG
    SLICE_X2Y45          FDCE                                         r  q_reg[28]/C
                         clock pessimism             -0.499     1.494    
    SLICE_X2Y45          FDCE (Hold_fdce_C_D)         0.121     1.615    q_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.209ns (55.728%)  route 0.166ns (44.272%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.595     1.478    clk_IBUF_BUFG
    SLICE_X2Y46          FDCE                                         r  q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDCE (Prop_fdce_C_Q)         0.164     1.642 f  q_reg[0]/Q
                         net (fo=34, routed)          0.166     1.808    q_reg_n_0_[0]
    SLICE_X2Y45          LUT5 (Prop_lut5_I0_O)        0.045     1.853 r  q[27]_i_1/O
                         net (fo=1, routed)           0.000     1.853    q[27]
    SLICE_X2Y45          FDCE                                         r  q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.866     1.993    clk_IBUF_BUFG
    SLICE_X2Y45          FDCE                                         r  q_reg[27]/C
                         clock pessimism             -0.499     1.494    
    SLICE_X2Y45          FDCE (Hold_fdce_C_D)         0.121     1.615    q_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.212ns (53.742%)  route 0.182ns (46.258%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.595     1.478    clk_IBUF_BUFG
    SLICE_X2Y46          FDCE                                         r  q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDCE (Prop_fdce_C_Q)         0.164     1.642 f  q_reg[0]/Q
                         net (fo=34, routed)          0.182     1.825    q_reg_n_0_[0]
    SLICE_X2Y46          LUT5 (Prop_lut5_I0_O)        0.048     1.873 r  q[31]_i_1/O
                         net (fo=1, routed)           0.000     1.873    q[31]
    SLICE_X2Y46          FDCE                                         r  q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.866     1.993    clk_IBUF_BUFG
    SLICE_X2Y46          FDCE                                         r  q_reg[31]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X2Y46          FDCE (Hold_fdce_C_D)         0.131     1.609    q_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.212ns (53.203%)  route 0.186ns (46.797%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.595     1.478    clk_IBUF_BUFG
    SLICE_X2Y46          FDCE                                         r  q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDCE (Prop_fdce_C_Q)         0.164     1.642 f  q_reg[0]/Q
                         net (fo=34, routed)          0.186     1.829    q_reg_n_0_[0]
    SLICE_X2Y46          LUT5 (Prop_lut5_I0_O)        0.048     1.877 r  q[30]_i_1/O
                         net (fo=1, routed)           0.000     1.877    q[30]
    SLICE_X2Y46          FDCE                                         r  q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.866     1.993    clk_IBUF_BUFG
    SLICE_X2Y46          FDCE                                         r  q_reg[30]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X2Y46          FDCE (Hold_fdce_C_D)         0.131     1.609    q_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inc1sec_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.209ns (53.388%)  route 0.182ns (46.612%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.595     1.478    clk_IBUF_BUFG
    SLICE_X2Y46          FDCE                                         r  q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDCE (Prop_fdce_C_Q)         0.164     1.642 r  q_reg[0]/Q
                         net (fo=34, routed)          0.182     1.825    q_reg_n_0_[0]
    SLICE_X2Y46          LUT4 (Prop_lut4_I0_O)        0.045     1.870 r  inc1sec_i_1/O
                         net (fo=1, routed)           0.000     1.870    inc1sec
    SLICE_X2Y46          FDCE                                         r  inc1sec_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.866     1.993    clk_IBUF_BUFG
    SLICE_X2Y46          FDCE                                         r  inc1sec_reg/C
                         clock pessimism             -0.515     1.478    
    SLICE_X2Y46          FDCE (Hold_fdce_C_D)         0.120     1.598    inc1sec_reg
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led12_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.187ns (44.664%)  route 0.232ns (55.336%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.595     1.478    clk_IBUF_BUFG
    SLICE_X1Y44          FDPE                                         r  FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y44          FDPE (Prop_fdpe_C_Q)         0.141     1.619 f  FSM_sequential_current_state_reg[0]/Q
                         net (fo=20, routed)          0.232     1.851    current_state[0]
    SLICE_X2Y44          LUT4 (Prop_lut4_I0_O)        0.046     1.897 r  led12_i_1/O
                         net (fo=1, routed)           0.000     1.897    led120
    SLICE_X2Y44          FDRE                                         r  led12_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.866     1.993    clk_IBUF_BUFG
    SLICE_X2Y44          FDRE                                         r  led12_reg/C
                         clock pessimism             -0.499     1.494    
    SLICE_X2Y44          FDRE (Hold_fdre_C_D)         0.131     1.625    led12_reg
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.848%)  route 0.186ns (47.152%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.595     1.478    clk_IBUF_BUFG
    SLICE_X2Y46          FDCE                                         r  q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDCE (Prop_fdce_C_Q)         0.164     1.642 f  q_reg[0]/Q
                         net (fo=34, routed)          0.186     1.829    q_reg_n_0_[0]
    SLICE_X2Y46          LUT4 (Prop_lut4_I3_O)        0.045     1.874 r  q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.874    q[0]
    SLICE_X2Y46          FDCE                                         r  q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.866     1.993    clk_IBUF_BUFG
    SLICE_X2Y46          FDCE                                         r  q_reg[0]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X2Y46          FDCE (Hold_fdce_C_D)         0.121     1.599    q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led11_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.186ns (44.531%)  route 0.232ns (55.469%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.595     1.478    clk_IBUF_BUFG
    SLICE_X1Y44          FDPE                                         r  FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y44          FDPE (Prop_fdpe_C_Q)         0.141     1.619 f  FSM_sequential_current_state_reg[0]/Q
                         net (fo=20, routed)          0.232     1.851    current_state[0]
    SLICE_X2Y44          LUT4 (Prop_lut4_I1_O)        0.045     1.896 r  led11_i_1/O
                         net (fo=1, routed)           0.000     1.896    led110
    SLICE_X2Y44          FDRE                                         r  led11_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.866     1.993    clk_IBUF_BUFG
    SLICE_X2Y44          FDRE                                         r  led11_reg/C
                         clock pessimism             -0.499     1.494    
    SLICE_X2Y44          FDRE (Hold_fdre_C_D)         0.120     1.614    led11_reg
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.209ns (45.159%)  route 0.254ns (54.841%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.595     1.478    clk_IBUF_BUFG
    SLICE_X2Y46          FDCE                                         r  q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDCE (Prop_fdce_C_Q)         0.164     1.642 f  q_reg[0]/Q
                         net (fo=34, routed)          0.254     1.896    q_reg_n_0_[0]
    SLICE_X2Y43          LUT5 (Prop_lut5_I0_O)        0.045     1.941 r  q[19]_i_1/O
                         net (fo=1, routed)           0.000     1.941    q[19]
    SLICE_X2Y43          FDCE                                         r  q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.866     1.993    clk_IBUF_BUFG
    SLICE_X2Y43          FDCE                                         r  q_reg[19]/C
                         clock pessimism             -0.499     1.494    
    SLICE_X2Y43          FDCE (Hold_fdce_C_D)         0.121     1.615    q_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.209ns (45.159%)  route 0.254ns (54.841%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.595     1.478    clk_IBUF_BUFG
    SLICE_X2Y46          FDCE                                         r  q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDCE (Prop_fdce_C_Q)         0.164     1.642 f  q_reg[0]/Q
                         net (fo=34, routed)          0.254     1.896    q_reg_n_0_[0]
    SLICE_X2Y43          LUT5 (Prop_lut5_I0_O)        0.045     1.941 r  q[20]_i_1/O
                         net (fo=1, routed)           0.000     1.941    q[20]
    SLICE_X2Y43          FDCE                                         r  q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.866     1.993    clk_IBUF_BUFG
    SLICE_X2Y43          FDCE                                         r  q_reg[20]/C
                         clock pessimism             -0.499     1.494    
    SLICE_X2Y43          FDCE (Hold_fdce_C_D)         0.121     1.615    q_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.326    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X1Y44    FSM_sequential_current_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y44    FSM_sequential_current_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y44    FSM_sequential_current_state_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y44    FSM_sequential_current_state_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y46    inc1sec_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y42    led0_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y44    led11_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y44    led12_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y48    led13_reg/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X1Y44    FSM_sequential_current_state_reg[0]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X1Y44    FSM_sequential_current_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y44    FSM_sequential_current_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y44    FSM_sequential_current_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y44    FSM_sequential_current_state_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y44    FSM_sequential_current_state_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y44    FSM_sequential_current_state_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y44    FSM_sequential_current_state_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y46    inc1sec_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y46    inc1sec_reg/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X1Y44    FSM_sequential_current_state_reg[0]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X1Y44    FSM_sequential_current_state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y44    FSM_sequential_current_state_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y44    FSM_sequential_current_state_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y44    FSM_sequential_current_state_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y44    FSM_sequential_current_state_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y44    FSM_sequential_current_state_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y44    FSM_sequential_current_state_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y46    inc1sec_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y46    inc1sec_reg/C



