\doxysection{Peripheral\+\_\+memory\+\_\+map}
\label{group___peripheral__memory__map}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \textbf{ F\+L\+A\+S\+H\+\_\+\+B\+A\+SE}~((uint32\+\_\+t)0x08000000)
\item 
\#define \textbf{ S\+R\+A\+M\+\_\+\+B\+A\+SE}~((uint32\+\_\+t)0x20000000)
\item 
\#define \textbf{ P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}~((uint32\+\_\+t)0x40000000)
\item 
\#define \textbf{ S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE}~((uint32\+\_\+t)0x22000000)
\item 
\#define \textbf{ P\+E\+R\+I\+P\+H\+\_\+\+B\+B\+\_\+\+B\+A\+SE}~((uint32\+\_\+t)0x42000000)
\item 
\#define \textbf{ F\+S\+M\+C\+\_\+\+R\+\_\+\+B\+A\+SE}~((uint32\+\_\+t)0x\+A0000000)
\item 
\mbox{\label{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}} 
\#define {\bfseries A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}~\textbf{ P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}
\item 
\mbox{\label{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}} 
\#define {\bfseries A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}~(\textbf{ P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x10000)
\item 
\mbox{\label{group___peripheral__memory__map_ga92eb5d49730765d2abd0f5b09548f9f5}} 
\#define {\bfseries A\+H\+B\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}~(\textbf{ P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x20000)
\item 
\mbox{\label{group___peripheral__memory__map_ga00d0fe6ad532ab32f0f81cafca8d3aa5}} 
\#define {\bfseries T\+I\+M2\+\_\+\+B\+A\+SE}~(A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x0000)
\item 
\mbox{\label{group___peripheral__memory__map_gaf0c34a518f87e1e505cd2332e989564a}} 
\#define {\bfseries T\+I\+M3\+\_\+\+B\+A\+SE}~(A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x0400)
\item 
\mbox{\label{group___peripheral__memory__map_ga56e2d44b0002f316527b8913866a370d}} 
\#define {\bfseries T\+I\+M4\+\_\+\+B\+A\+SE}~(A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x0800)
\item 
\mbox{\label{group___peripheral__memory__map_ga3e1671477190d065ba7c944558336d7e}} 
\#define {\bfseries T\+I\+M5\+\_\+\+B\+A\+SE}~(A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x0\+C00)
\item 
\mbox{\label{group___peripheral__memory__map_ga8268ec947929f192559f28c6bf7d1eac}} 
\#define {\bfseries T\+I\+M6\+\_\+\+B\+A\+SE}~(A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x1000)
\item 
\mbox{\label{group___peripheral__memory__map_ga0ebf54364c6a2be6eb19ded6b18b6387}} 
\#define {\bfseries T\+I\+M7\+\_\+\+B\+A\+SE}~(A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x1400)
\item 
\mbox{\label{group___peripheral__memory__map_ga33dea32fadbaecea161c2ef7927992fd}} 
\#define {\bfseries T\+I\+M12\+\_\+\+B\+A\+SE}~(A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x1800)
\item 
\mbox{\label{group___peripheral__memory__map_gad20f79948e9359125a40bbf6ed063590}} 
\#define {\bfseries T\+I\+M13\+\_\+\+B\+A\+SE}~(A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x1\+C00)
\item 
\mbox{\label{group___peripheral__memory__map_ga862855347d6e1d92730dfe17ee8e90b8}} 
\#define {\bfseries T\+I\+M14\+\_\+\+B\+A\+SE}~(A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x2000)
\item 
\mbox{\label{group___peripheral__memory__map_ga4265e665d56225412e57a61d87417022}} 
\#define {\bfseries R\+T\+C\+\_\+\+B\+A\+SE}~(A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x2800)
\item 
\mbox{\label{group___peripheral__memory__map_ga9a5bf4728ab93dea5b569f5b972cbe62}} 
\#define {\bfseries W\+W\+D\+G\+\_\+\+B\+A\+SE}~(A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x2\+C00)
\item 
\mbox{\label{group___peripheral__memory__map_ga8543ee4997296af5536b007cd4748f55}} 
\#define {\bfseries I\+W\+D\+G\+\_\+\+B\+A\+SE}~(A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x3000)
\item 
\mbox{\label{group___peripheral__memory__map_gac3e357b4c25106ed375fb1affab6bb86}} 
\#define {\bfseries S\+P\+I2\+\_\+\+B\+A\+SE}~(A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x3800)
\item 
\mbox{\label{group___peripheral__memory__map_gae634fe8faa6922690e90fbec2fc86162}} 
\#define {\bfseries S\+P\+I3\+\_\+\+B\+A\+SE}~(A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x3\+C00)
\item 
\mbox{\label{group___peripheral__memory__map_gade83162a04bca0b15b39018a8e8ec090}} 
\#define {\bfseries U\+S\+A\+R\+T2\+\_\+\+B\+A\+SE}~(A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x4400)
\item 
\mbox{\label{group___peripheral__memory__map_gabe0d6539ac0026d598274ee7f45b0251}} 
\#define {\bfseries U\+S\+A\+R\+T3\+\_\+\+B\+A\+SE}~(A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x4800)
\item 
\mbox{\label{group___peripheral__memory__map_ga94d92270bf587ccdc3a37a5bb5d20467}} 
\#define {\bfseries U\+A\+R\+T4\+\_\+\+B\+A\+SE}~(A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x4\+C00)
\item 
\mbox{\label{group___peripheral__memory__map_gaa155689c0e206e6994951dc3cf31052a}} 
\#define {\bfseries U\+A\+R\+T5\+\_\+\+B\+A\+SE}~(A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x5000)
\item 
\mbox{\label{group___peripheral__memory__map_gacd72dbffb1738ca87c838545c4eb85a3}} 
\#define {\bfseries I2\+C1\+\_\+\+B\+A\+SE}~(A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x5400)
\item 
\mbox{\label{group___peripheral__memory__map_ga04bda70f25c795fb79f163b633ad4a5d}} 
\#define {\bfseries I2\+C2\+\_\+\+B\+A\+SE}~(A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x5800)
\item 
\mbox{\label{group___peripheral__memory__map_gad8e45ea6c032d9fce1b0516fff9d8eaa}} 
\#define {\bfseries C\+A\+N1\+\_\+\+B\+A\+SE}~(A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x6400)
\item 
\mbox{\label{group___peripheral__memory__map_gaf7b8267b0d439f8f3e82f86be4b9fba1}} 
\#define {\bfseries C\+A\+N2\+\_\+\+B\+A\+SE}~(A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x6800)
\item 
\mbox{\label{group___peripheral__memory__map_gaa15d5a9f40794105397ba5ea567c4ae1}} 
\#define {\bfseries B\+K\+P\+\_\+\+B\+A\+SE}~(A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x6\+C00)
\item 
\mbox{\label{group___peripheral__memory__map_gac691ec23dace8b7a649a25acb110217a}} 
\#define {\bfseries P\+W\+R\+\_\+\+B\+A\+SE}~(A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x7000)
\item 
\mbox{\label{group___peripheral__memory__map_gad18d0b914c7f68cecbee1a2d23a67d38}} 
\#define {\bfseries D\+A\+C\+\_\+\+B\+A\+SE}~(A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x7400)
\item 
\mbox{\label{group___peripheral__memory__map_gaacb77bc44b3f8c87ab98f241e760e440}} 
\#define {\bfseries C\+E\+C\+\_\+\+B\+A\+SE}~(A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x7800)
\item 
\mbox{\label{group___peripheral__memory__map_ga5f7e3eacfcf4c313c25012795148a680}} 
\#define {\bfseries A\+F\+I\+O\+\_\+\+B\+A\+SE}~(A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x0000)
\item 
\mbox{\label{group___peripheral__memory__map_ga87371508b3bcdcd98cd1ec629be29061}} 
\#define {\bfseries E\+X\+T\+I\+\_\+\+B\+A\+SE}~(A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x0400)
\item 
\mbox{\label{group___peripheral__memory__map_gad7723846cc5db8e43a44d78cf21f6efa}} 
\#define {\bfseries G\+P\+I\+O\+A\+\_\+\+B\+A\+SE}~(A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x0800)
\item 
\mbox{\label{group___peripheral__memory__map_gac944a89eb789000ece920c0f89cb6a68}} 
\#define {\bfseries G\+P\+I\+O\+B\+\_\+\+B\+A\+SE}~(A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x0\+C00)
\item 
\mbox{\label{group___peripheral__memory__map_ga26f267dc35338eef219544c51f1e6b3f}} 
\#define {\bfseries G\+P\+I\+O\+C\+\_\+\+B\+A\+SE}~(A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x1000)
\item 
\mbox{\label{group___peripheral__memory__map_ga1a93ab27129f04064089616910c296ec}} 
\#define {\bfseries G\+P\+I\+O\+D\+\_\+\+B\+A\+SE}~(A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x1400)
\item 
\mbox{\label{group___peripheral__memory__map_gab487b1983d936c4fee3e9e88b95aad9d}} 
\#define {\bfseries G\+P\+I\+O\+E\+\_\+\+B\+A\+SE}~(A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x1800)
\item 
\mbox{\label{group___peripheral__memory__map_ga7f9a3f4223a1a784af464a114978d26e}} 
\#define {\bfseries G\+P\+I\+O\+F\+\_\+\+B\+A\+SE}~(A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x1\+C00)
\item 
\mbox{\label{group___peripheral__memory__map_ga5d8ca4020f2e8c00bde974e8e7c13cfe}} 
\#define {\bfseries G\+P\+I\+O\+G\+\_\+\+B\+A\+SE}~(A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x2000)
\item 
\mbox{\label{group___peripheral__memory__map_ga695c9a2f892363a1c942405c8d351b91}} 
\#define {\bfseries A\+D\+C1\+\_\+\+B\+A\+SE}~(A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x2400)
\item 
\mbox{\label{group___peripheral__memory__map_ga6544abc57f9759f610eee09a02442ae6}} 
\#define {\bfseries A\+D\+C2\+\_\+\+B\+A\+SE}~(A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x2800)
\item 
\mbox{\label{group___peripheral__memory__map_gaf8aa324ca5011b8173ab16585ed7324a}} 
\#define {\bfseries T\+I\+M1\+\_\+\+B\+A\+SE}~(A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x2\+C00)
\item 
\mbox{\label{group___peripheral__memory__map_ga50cd8b47929f18b05efbd0f41253bf8d}} 
\#define {\bfseries S\+P\+I1\+\_\+\+B\+A\+SE}~(A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x3000)
\item 
\mbox{\label{group___peripheral__memory__map_ga5b72f698b7a048a6f9fcfe2efe5bc1db}} 
\#define {\bfseries T\+I\+M8\+\_\+\+B\+A\+SE}~(A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x3400)
\item 
\mbox{\label{group___peripheral__memory__map_ga86162ab3f740db9026c1320d46938b4d}} 
\#define {\bfseries U\+S\+A\+R\+T1\+\_\+\+B\+A\+SE}~(A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x3800)
\item 
\mbox{\label{group___peripheral__memory__map_gaca766f86c8e0b00a8e2b0224dcbb4c82}} 
\#define {\bfseries A\+D\+C3\+\_\+\+B\+A\+SE}~(A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x3\+C00)
\item 
\mbox{\label{group___peripheral__memory__map_ga7ab42ce1846930569d742d339b554078}} 
\#define {\bfseries T\+I\+M15\+\_\+\+B\+A\+SE}~(A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x4000)
\item 
\mbox{\label{group___peripheral__memory__map_ga16c97093a531d763b0794c3e6d09e1bf}} 
\#define {\bfseries T\+I\+M16\+\_\+\+B\+A\+SE}~(A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x4400)
\item 
\mbox{\label{group___peripheral__memory__map_gaffbedbe30e8c4cffdea326d6c1800574}} 
\#define {\bfseries T\+I\+M17\+\_\+\+B\+A\+SE}~(A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x4800)
\item 
\mbox{\label{group___peripheral__memory__map_ga92ae902be7902560939223dd765ece08}} 
\#define {\bfseries T\+I\+M9\+\_\+\+B\+A\+SE}~(A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x4\+C00)
\item 
\mbox{\label{group___peripheral__memory__map_ga3eff32f3801db31fb4b61d5618cad54a}} 
\#define {\bfseries T\+I\+M10\+\_\+\+B\+A\+SE}~(A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x5000)
\item 
\mbox{\label{group___peripheral__memory__map_ga3a4a06bb84c703084f0509e105ffaf1d}} 
\#define {\bfseries T\+I\+M11\+\_\+\+B\+A\+SE}~(A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x5400)
\item 
\mbox{\label{group___peripheral__memory__map_ga95dd0abbc6767893b4b02935fa846f52}} 
\#define {\bfseries S\+D\+I\+O\+\_\+\+B\+A\+SE}~(\textbf{ P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x18000)
\item 
\mbox{\label{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}} 
\#define {\bfseries D\+M\+A1\+\_\+\+B\+A\+SE}~(A\+H\+B\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x0000)
\item 
\mbox{\label{group___peripheral__memory__map_ga888dbc1608243badeb3554ffedc7364c}} 
\#define {\bfseries D\+M\+A1\+\_\+\+Channel1\+\_\+\+B\+A\+SE}~(A\+H\+B\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x0008)
\item 
\mbox{\label{group___peripheral__memory__map_ga38a70090eef3687e83fa6ac0c6d22267}} 
\#define {\bfseries D\+M\+A1\+\_\+\+Channel2\+\_\+\+B\+A\+SE}~(A\+H\+B\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x001C)
\item 
\mbox{\label{group___peripheral__memory__map_ga70b3d9f36ca9ce95b4e421c11154fe5d}} 
\#define {\bfseries D\+M\+A1\+\_\+\+Channel3\+\_\+\+B\+A\+SE}~(A\+H\+B\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x0030)
\item 
\mbox{\label{group___peripheral__memory__map_ga1adc93cd0baf0897202c71110e045692}} 
\#define {\bfseries D\+M\+A1\+\_\+\+Channel4\+\_\+\+B\+A\+SE}~(A\+H\+B\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x0044)
\item 
\mbox{\label{group___peripheral__memory__map_gac041a71cd6c1973964f847a68aa14478}} 
\#define {\bfseries D\+M\+A1\+\_\+\+Channel5\+\_\+\+B\+A\+SE}~(A\+H\+B\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x0058)
\item 
\mbox{\label{group___peripheral__memory__map_ga896c2c7585dd8bc3969cf8561f689d2d}} 
\#define {\bfseries D\+M\+A1\+\_\+\+Channel6\+\_\+\+B\+A\+SE}~(A\+H\+B\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x006C)
\item 
\mbox{\label{group___peripheral__memory__map_gaeee0d1f77d0db1db533016a09351166c}} 
\#define {\bfseries D\+M\+A1\+\_\+\+Channel7\+\_\+\+B\+A\+SE}~(A\+H\+B\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x0080)
\item 
\mbox{\label{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}} 
\#define {\bfseries D\+M\+A2\+\_\+\+B\+A\+SE}~(A\+H\+B\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x0400)
\item 
\mbox{\label{group___peripheral__memory__map_gad3bd6c4201d12f5d474518c1b02f8e3b}} 
\#define {\bfseries D\+M\+A2\+\_\+\+Channel1\+\_\+\+B\+A\+SE}~(A\+H\+B\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x0408)
\item 
\mbox{\label{group___peripheral__memory__map_ga22f39f23c879c699b88e04a629f69d1c}} 
\#define {\bfseries D\+M\+A2\+\_\+\+Channel2\+\_\+\+B\+A\+SE}~(A\+H\+B\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x041C)
\item 
\mbox{\label{group___peripheral__memory__map_ga6f2369b8bc155fb55a28891987605c2c}} 
\#define {\bfseries D\+M\+A2\+\_\+\+Channel3\+\_\+\+B\+A\+SE}~(A\+H\+B\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x0430)
\item 
\mbox{\label{group___peripheral__memory__map_ga01b063266473f290a55047654fbbfbee}} 
\#define {\bfseries D\+M\+A2\+\_\+\+Channel4\+\_\+\+B\+A\+SE}~(A\+H\+B\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x0444)
\item 
\mbox{\label{group___peripheral__memory__map_ga1eea983a5d68bf36f4d19fbb07955ca1}} 
\#define {\bfseries D\+M\+A2\+\_\+\+Channel5\+\_\+\+B\+A\+SE}~(A\+H\+B\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x0458)
\item 
\mbox{\label{group___peripheral__memory__map_ga0e681b03f364532055d88f63fec0d99d}} 
\#define {\bfseries R\+C\+C\+\_\+\+B\+A\+SE}~(A\+H\+B\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x1000)
\item 
\mbox{\label{group___peripheral__memory__map_ga656a447589e785594cbf2f45c835ad7e}} 
\#define {\bfseries C\+R\+C\+\_\+\+B\+A\+SE}~(A\+H\+B\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x3000)
\item 
\#define \textbf{ F\+L\+A\+S\+H\+\_\+\+R\+\_\+\+B\+A\+SE}~(A\+H\+B\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x2000)
\item 
\#define \textbf{ O\+B\+\_\+\+B\+A\+SE}~((uint32\+\_\+t)0x1\+F\+F\+F\+F800)
\item 
\mbox{\label{group___peripheral__memory__map_gad965a7b1106ece575ed3da10c45c65cc}} 
\#define {\bfseries E\+T\+H\+\_\+\+B\+A\+SE}~(A\+H\+B\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x8000)
\item 
\mbox{\label{group___peripheral__memory__map_ga3cf7005808feb61bff1fee01e50a711a}} 
\#define {\bfseries E\+T\+H\+\_\+\+M\+A\+C\+\_\+\+B\+A\+SE}~(E\+T\+H\+\_\+\+B\+A\+SE)
\item 
\mbox{\label{group___peripheral__memory__map_ga4946f2b3b03f7998343ac1778fbcf725}} 
\#define {\bfseries E\+T\+H\+\_\+\+M\+M\+C\+\_\+\+B\+A\+SE}~(E\+T\+H\+\_\+\+B\+A\+SE + 0x0100)
\item 
\mbox{\label{group___peripheral__memory__map_gaa0f60b922aeb7275c785cbaa8f94ecf0}} 
\#define {\bfseries E\+T\+H\+\_\+\+P\+T\+P\+\_\+\+B\+A\+SE}~(E\+T\+H\+\_\+\+B\+A\+SE + 0x0700)
\item 
\mbox{\label{group___peripheral__memory__map_gace2114e1b37c1ba88d60f3e831b67e93}} 
\#define {\bfseries E\+T\+H\+\_\+\+D\+M\+A\+\_\+\+B\+A\+SE}~(E\+T\+H\+\_\+\+B\+A\+SE + 0x1000)
\item 
\#define \textbf{ F\+S\+M\+C\+\_\+\+Bank1\+\_\+\+R\+\_\+\+B\+A\+SE}~(\textbf{ F\+S\+M\+C\+\_\+\+R\+\_\+\+B\+A\+SE} + 0x0000)
\item 
\#define \textbf{ F\+S\+M\+C\+\_\+\+Bank1\+E\+\_\+\+R\+\_\+\+B\+A\+SE}~(\textbf{ F\+S\+M\+C\+\_\+\+R\+\_\+\+B\+A\+SE} + 0x0104)
\item 
\#define \textbf{ F\+S\+M\+C\+\_\+\+Bank2\+\_\+\+R\+\_\+\+B\+A\+SE}~(\textbf{ F\+S\+M\+C\+\_\+\+R\+\_\+\+B\+A\+SE} + 0x0060)
\item 
\#define \textbf{ F\+S\+M\+C\+\_\+\+Bank3\+\_\+\+R\+\_\+\+B\+A\+SE}~(\textbf{ F\+S\+M\+C\+\_\+\+R\+\_\+\+B\+A\+SE} + 0x0080)
\item 
\#define \textbf{ F\+S\+M\+C\+\_\+\+Bank4\+\_\+\+R\+\_\+\+B\+A\+SE}~(\textbf{ F\+S\+M\+C\+\_\+\+R\+\_\+\+B\+A\+SE} + 0x00\+A0)
\item 
\#define \textbf{ D\+B\+G\+M\+C\+U\+\_\+\+B\+A\+SE}~((uint32\+\_\+t)0x\+E0042000)
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\label{group___peripheral__memory__map_ga4adaf4fd82ccc3a538f1f27a70cdbbef}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!DBGMCU\_BASE@{DBGMCU\_BASE}}
\index{DBGMCU\_BASE@{DBGMCU\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{DBGMCU\_BASE}
{\footnotesize\ttfamily \#define D\+B\+G\+M\+C\+U\+\_\+\+B\+A\+SE~((uint32\+\_\+t)0x\+E0042000)}

Debug M\+CU registers base address \mbox{\label{group___peripheral__memory__map_ga23a9099a5f8fc9c6e253c0eecb2be8db}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!FLASH\_BASE@{FLASH\_BASE}}
\index{FLASH\_BASE@{FLASH\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{FLASH\_BASE}
{\footnotesize\ttfamily \#define F\+L\+A\+S\+H\+\_\+\+B\+A\+SE~((uint32\+\_\+t)0x08000000)}

F\+L\+A\+SH base address in the alias region \mbox{\label{group___peripheral__memory__map_ga8e21f4845015730c5731763169ec0e9b}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!FLASH\_R\_BASE@{FLASH\_R\_BASE}}
\index{FLASH\_R\_BASE@{FLASH\_R\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{FLASH\_R\_BASE}
{\footnotesize\ttfamily \#define F\+L\+A\+S\+H\+\_\+\+R\+\_\+\+B\+A\+SE~(A\+H\+B\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x2000)}

Flash registers base address \mbox{\label{group___peripheral__memory__map_gad196fe6f5e4041b201d14f43508c06d2}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!FSMC\_Bank1\_R\_BASE@{FSMC\_Bank1\_R\_BASE}}
\index{FSMC\_Bank1\_R\_BASE@{FSMC\_Bank1\_R\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{FSMC\_Bank1\_R\_BASE}
{\footnotesize\ttfamily \#define F\+S\+M\+C\+\_\+\+Bank1\+\_\+\+R\+\_\+\+B\+A\+SE~(\textbf{ F\+S\+M\+C\+\_\+\+R\+\_\+\+B\+A\+SE} + 0x0000)}

F\+S\+MC Bank1 registers base address \mbox{\label{group___peripheral__memory__map_gaea182589c84aee30b7f735474d8774e2}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!FSMC\_Bank1E\_R\_BASE@{FSMC\_Bank1E\_R\_BASE}}
\index{FSMC\_Bank1E\_R\_BASE@{FSMC\_Bank1E\_R\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{FSMC\_Bank1E\_R\_BASE}
{\footnotesize\ttfamily \#define F\+S\+M\+C\+\_\+\+Bank1\+E\+\_\+\+R\+\_\+\+B\+A\+SE~(\textbf{ F\+S\+M\+C\+\_\+\+R\+\_\+\+B\+A\+SE} + 0x0104)}

F\+S\+MC Bank1E registers base address \mbox{\label{group___peripheral__memory__map_ga3cb46d62f4f6458e186a5a4c753e4918}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!FSMC\_Bank2\_R\_BASE@{FSMC\_Bank2\_R\_BASE}}
\index{FSMC\_Bank2\_R\_BASE@{FSMC\_Bank2\_R\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{FSMC\_Bank2\_R\_BASE}
{\footnotesize\ttfamily \#define F\+S\+M\+C\+\_\+\+Bank2\+\_\+\+R\+\_\+\+B\+A\+SE~(\textbf{ F\+S\+M\+C\+\_\+\+R\+\_\+\+B\+A\+SE} + 0x0060)}

F\+S\+MC Bank2 registers base address \mbox{\label{group___peripheral__memory__map_gacf056152c9e5aefcc67db78d1302c0d7}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!FSMC\_Bank3\_R\_BASE@{FSMC\_Bank3\_R\_BASE}}
\index{FSMC\_Bank3\_R\_BASE@{FSMC\_Bank3\_R\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{FSMC\_Bank3\_R\_BASE}
{\footnotesize\ttfamily \#define F\+S\+M\+C\+\_\+\+Bank3\+\_\+\+R\+\_\+\+B\+A\+SE~(\textbf{ F\+S\+M\+C\+\_\+\+R\+\_\+\+B\+A\+SE} + 0x0080)}

F\+S\+MC Bank3 registers base address \mbox{\label{group___peripheral__memory__map_gaf9e5417133160b0bdd0498d982acec19}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!FSMC\_Bank4\_R\_BASE@{FSMC\_Bank4\_R\_BASE}}
\index{FSMC\_Bank4\_R\_BASE@{FSMC\_Bank4\_R\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{FSMC\_Bank4\_R\_BASE}
{\footnotesize\ttfamily \#define F\+S\+M\+C\+\_\+\+Bank4\+\_\+\+R\+\_\+\+B\+A\+SE~(\textbf{ F\+S\+M\+C\+\_\+\+R\+\_\+\+B\+A\+SE} + 0x00\+A0)}

F\+S\+MC Bank4 registers base address \mbox{\label{group___peripheral__memory__map_gaddf0e199dccba83272b20c9fb4d3aaed}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!FSMC\_R\_BASE@{FSMC\_R\_BASE}}
\index{FSMC\_R\_BASE@{FSMC\_R\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{FSMC\_R\_BASE}
{\footnotesize\ttfamily \#define F\+S\+M\+C\+\_\+\+R\+\_\+\+B\+A\+SE~((uint32\+\_\+t)0x\+A0000000)}

F\+S\+MC registers base address Peripheral memory map \mbox{\label{group___peripheral__memory__map_gab5b5fb155f9ee15dfb6d757da1adc926}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!OB\_BASE@{OB\_BASE}}
\index{OB\_BASE@{OB\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{OB\_BASE}
{\footnotesize\ttfamily \#define O\+B\+\_\+\+B\+A\+SE~((uint32\+\_\+t)0x1\+F\+F\+F\+F800)}

Flash Option Bytes base address \mbox{\label{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!PERIPH\_BASE@{PERIPH\_BASE}}
\index{PERIPH\_BASE@{PERIPH\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{PERIPH\_BASE}
{\footnotesize\ttfamily \#define P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE~((uint32\+\_\+t)0x40000000)}

Peripheral base address in the alias region \mbox{\label{group___peripheral__memory__map_gaed7efc100877000845c236ccdc9e144a}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!PERIPH\_BB\_BASE@{PERIPH\_BB\_BASE}}
\index{PERIPH\_BB\_BASE@{PERIPH\_BB\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{PERIPH\_BB\_BASE}
{\footnotesize\ttfamily \#define P\+E\+R\+I\+P\+H\+\_\+\+B\+B\+\_\+\+B\+A\+SE~((uint32\+\_\+t)0x42000000)}

Peripheral base address in the bit-\/band region \mbox{\label{group___peripheral__memory__map_ga05e8f3d2e5868754a7cd88614955aecc}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!SRAM\_BASE@{SRAM\_BASE}}
\index{SRAM\_BASE@{SRAM\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{SRAM\_BASE}
{\footnotesize\ttfamily \#define S\+R\+A\+M\+\_\+\+B\+A\+SE~((uint32\+\_\+t)0x20000000)}

S\+R\+AM base address in the alias region \mbox{\label{group___peripheral__memory__map_gad3548b6e2f017f39d399358f3ac98454}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!SRAM\_BB\_BASE@{SRAM\_BB\_BASE}}
\index{SRAM\_BB\_BASE@{SRAM\_BB\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{SRAM\_BB\_BASE}
{\footnotesize\ttfamily \#define S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE~((uint32\+\_\+t)0x22000000)}

S\+R\+AM base address in the bit-\/band region 