Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed May 12 11:34:40 2021
| Host         : ALESI1008 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file FSM_EX00_timing_summary_routed.rpt -pb FSM_EX00_timing_summary_routed.pb -rpx FSM_EX00_timing_summary_routed.rpx -warn_on_violation
| Design       : FSM_EX00
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.899        0.000                      0                   58        0.201        0.000                      0                   58        4.500        0.000                       0                    43  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.899        0.000                      0                   58        0.201        0.000                      0                   58        4.500        0.000                       0                    43  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.899ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.201ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.899ns  (required time - arrival time)
  Source:                 my_ce_n_hz/COUNTER_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_ce_n_hz/COUNTER_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.156ns  (logic 2.295ns (55.221%)  route 1.861ns (44.779%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.716     5.319    my_ce_n_hz/CLK_i_IBUF_BUFG
    SLICE_X2Y67          FDCE                                         r  my_ce_n_hz/COUNTER_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDCE (Prop_fdce_C_Q)         0.518     5.837 r  my_ce_n_hz/COUNTER_reg[1]/Q
                         net (fo=2, routed)           1.046     6.883    my_ce_n_hz/COUNTER[1]
    SLICE_X3Y67          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.539 r  my_ce_n_hz/COUNTER0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.539    my_ce_n_hz/COUNTER0_carry_n_0
    SLICE_X3Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.653 r  my_ce_n_hz/COUNTER0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.653    my_ce_n_hz/COUNTER0_carry__0_n_0
    SLICE_X3Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.767 r  my_ce_n_hz/COUNTER0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.767    my_ce_n_hz/COUNTER0_carry__1_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.881 r  my_ce_n_hz/COUNTER0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.881    my_ce_n_hz/COUNTER0_carry__2_n_0
    SLICE_X3Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.995 r  my_ce_n_hz/COUNTER0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.995    my_ce_n_hz/COUNTER0_carry__3_n_0
    SLICE_X3Y72          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.329 r  my_ce_n_hz/COUNTER0_carry__4/O[1]
                         net (fo=1, routed)           0.815     9.144    my_ce_n_hz/data0[22]
    SLICE_X2Y71          LUT2 (Prop_lut2_I1_O)        0.331     9.475 r  my_ce_n_hz/COUNTER[22]_i_1/O
                         net (fo=1, routed)           0.000     9.475    my_ce_n_hz/COUNTER_0[22]
    SLICE_X2Y71          FDCE                                         r  my_ce_n_hz/COUNTER_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.593    15.016    my_ce_n_hz/CLK_i_IBUF_BUFG
    SLICE_X2Y71          FDCE                                         r  my_ce_n_hz/COUNTER_reg[22]/C
                         clock pessimism              0.275    15.291    
                         clock uncertainty           -0.035    15.255    
    SLICE_X2Y71          FDCE (Setup_fdce_C_D)        0.118    15.373    my_ce_n_hz/COUNTER_reg[22]
  -------------------------------------------------------------------
                         required time                         15.373    
                         arrival time                          -9.475    
  -------------------------------------------------------------------
                         slack                                  5.899    

Slack (MET) :             5.988ns  (required time - arrival time)
  Source:                 my_ce_n_hz/COUNTER_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_ce_n_hz/COUNTER_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.007ns  (logic 2.161ns (53.935%)  route 1.846ns (46.065%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.716     5.319    my_ce_n_hz/CLK_i_IBUF_BUFG
    SLICE_X2Y67          FDCE                                         r  my_ce_n_hz/COUNTER_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDCE (Prop_fdce_C_Q)         0.518     5.837 r  my_ce_n_hz/COUNTER_reg[1]/Q
                         net (fo=2, routed)           1.046     6.883    my_ce_n_hz/COUNTER[1]
    SLICE_X3Y67          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.539 r  my_ce_n_hz/COUNTER0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.539    my_ce_n_hz/COUNTER0_carry_n_0
    SLICE_X3Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.653 r  my_ce_n_hz/COUNTER0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.653    my_ce_n_hz/COUNTER0_carry__0_n_0
    SLICE_X3Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.767 r  my_ce_n_hz/COUNTER0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.767    my_ce_n_hz/COUNTER0_carry__1_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.881 r  my_ce_n_hz/COUNTER0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.881    my_ce_n_hz/COUNTER0_carry__2_n_0
    SLICE_X3Y71          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.194 r  my_ce_n_hz/COUNTER0_carry__3/O[3]
                         net (fo=1, routed)           0.800     8.993    my_ce_n_hz/data0[20]
    SLICE_X4Y69          LUT2 (Prop_lut2_I1_O)        0.332     9.325 r  my_ce_n_hz/COUNTER[20]_i_1/O
                         net (fo=1, routed)           0.000     9.325    my_ce_n_hz/COUNTER_0[20]
    SLICE_X4Y69          FDCE                                         r  my_ce_n_hz/COUNTER_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.592    15.015    my_ce_n_hz/CLK_i_IBUF_BUFG
    SLICE_X4Y69          FDCE                                         r  my_ce_n_hz/COUNTER_reg[20]/C
                         clock pessimism              0.259    15.274    
                         clock uncertainty           -0.035    15.238    
    SLICE_X4Y69          FDCE (Setup_fdce_C_D)        0.075    15.313    my_ce_n_hz/COUNTER_reg[20]
  -------------------------------------------------------------------
                         required time                         15.313    
                         arrival time                          -9.325    
  -------------------------------------------------------------------
                         slack                                  5.988    

Slack (MET) :             5.992ns  (required time - arrival time)
  Source:                 my_ce_n_hz/COUNTER_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_ce_n_hz/COUNTER_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.064ns  (logic 2.200ns (54.134%)  route 1.864ns (45.865%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.716     5.319    my_ce_n_hz/CLK_i_IBUF_BUFG
    SLICE_X2Y67          FDCE                                         r  my_ce_n_hz/COUNTER_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDCE (Prop_fdce_C_Q)         0.518     5.837 r  my_ce_n_hz/COUNTER_reg[1]/Q
                         net (fo=2, routed)           1.046     6.883    my_ce_n_hz/COUNTER[1]
    SLICE_X3Y67          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.539 r  my_ce_n_hz/COUNTER0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.539    my_ce_n_hz/COUNTER0_carry_n_0
    SLICE_X3Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.653 r  my_ce_n_hz/COUNTER0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.653    my_ce_n_hz/COUNTER0_carry__0_n_0
    SLICE_X3Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.767 r  my_ce_n_hz/COUNTER0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.767    my_ce_n_hz/COUNTER0_carry__1_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.881 r  my_ce_n_hz/COUNTER0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.881    my_ce_n_hz/COUNTER0_carry__2_n_0
    SLICE_X3Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.995 r  my_ce_n_hz/COUNTER0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.995    my_ce_n_hz/COUNTER0_carry__3_n_0
    SLICE_X3Y72          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.234 r  my_ce_n_hz/COUNTER0_carry__4/O[2]
                         net (fo=1, routed)           0.818     9.052    my_ce_n_hz/data0[23]
    SLICE_X2Y70          LUT2 (Prop_lut2_I1_O)        0.331     9.383 r  my_ce_n_hz/COUNTER[23]_i_1/O
                         net (fo=1, routed)           0.000     9.383    my_ce_n_hz/COUNTER_0[23]
    SLICE_X2Y70          FDCE                                         r  my_ce_n_hz/COUNTER_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.594    15.017    my_ce_n_hz/CLK_i_IBUF_BUFG
    SLICE_X2Y70          FDCE                                         r  my_ce_n_hz/COUNTER_reg[23]/C
                         clock pessimism              0.275    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X2Y70          FDCE (Setup_fdce_C_D)        0.118    15.374    my_ce_n_hz/COUNTER_reg[23]
  -------------------------------------------------------------------
                         required time                         15.374    
                         arrival time                          -9.383    
  -------------------------------------------------------------------
                         slack                                  5.992    

Slack (MET) :             5.998ns  (required time - arrival time)
  Source:                 my_ce_n_hz/COUNTER_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_ce_n_hz/COUNTER_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.057ns  (logic 2.177ns (53.661%)  route 1.880ns (46.339%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.716     5.319    my_ce_n_hz/CLK_i_IBUF_BUFG
    SLICE_X2Y67          FDCE                                         r  my_ce_n_hz/COUNTER_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDCE (Prop_fdce_C_Q)         0.518     5.837 r  my_ce_n_hz/COUNTER_reg[1]/Q
                         net (fo=2, routed)           1.046     6.883    my_ce_n_hz/COUNTER[1]
    SLICE_X3Y67          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.539 r  my_ce_n_hz/COUNTER0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.539    my_ce_n_hz/COUNTER0_carry_n_0
    SLICE_X3Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.653 r  my_ce_n_hz/COUNTER0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.653    my_ce_n_hz/COUNTER0_carry__0_n_0
    SLICE_X3Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.767 r  my_ce_n_hz/COUNTER0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.767    my_ce_n_hz/COUNTER0_carry__1_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.881 r  my_ce_n_hz/COUNTER0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.881    my_ce_n_hz/COUNTER0_carry__2_n_0
    SLICE_X3Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.995 r  my_ce_n_hz/COUNTER0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.995    my_ce_n_hz/COUNTER0_carry__3_n_0
    SLICE_X3Y72          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.217 r  my_ce_n_hz/COUNTER0_carry__4/O[0]
                         net (fo=1, routed)           0.834     9.051    my_ce_n_hz/data0[21]
    SLICE_X2Y71          LUT2 (Prop_lut2_I1_O)        0.325     9.376 r  my_ce_n_hz/COUNTER[21]_i_1/O
                         net (fo=1, routed)           0.000     9.376    my_ce_n_hz/COUNTER_0[21]
    SLICE_X2Y71          FDCE                                         r  my_ce_n_hz/COUNTER_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.593    15.016    my_ce_n_hz/CLK_i_IBUF_BUFG
    SLICE_X2Y71          FDCE                                         r  my_ce_n_hz/COUNTER_reg[21]/C
                         clock pessimism              0.275    15.291    
                         clock uncertainty           -0.035    15.255    
    SLICE_X2Y71          FDCE (Setup_fdce_C_D)        0.118    15.373    my_ce_n_hz/COUNTER_reg[21]
  -------------------------------------------------------------------
                         required time                         15.373    
                         arrival time                          -9.376    
  -------------------------------------------------------------------
                         slack                                  5.998    

Slack (MET) :             5.998ns  (required time - arrival time)
  Source:                 my_ce_n_hz/COUNTER_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_ce_n_hz/COUNTER_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.007ns  (logic 0.966ns (24.105%)  route 3.041ns (75.895%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.712     5.315    my_ce_n_hz/CLK_i_IBUF_BUFG
    SLICE_X4Y69          FDCE                                         r  my_ce_n_hz/COUNTER_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y69          FDCE (Prop_fdce_C_Q)         0.419     5.734 f  my_ce_n_hz/COUNTER_reg[20]/Q
                         net (fo=2, routed)           1.023     6.757    my_ce_n_hz/COUNTER[20]
    SLICE_X2Y71          LUT4 (Prop_lut4_I0_O)        0.299     7.056 r  my_ce_n_hz/COUNTER[23]_i_4/O
                         net (fo=1, routed)           0.983     8.039    my_ce_n_hz/COUNTER[23]_i_4_n_0
    SLICE_X2Y69          LUT6 (Prop_lut6_I1_O)        0.124     8.163 f  my_ce_n_hz/COUNTER[23]_i_2/O
                         net (fo=24, routed)          1.035     9.198    my_ce_n_hz/CLK_N_Hz_o
    SLICE_X2Y71          LUT2 (Prop_lut2_I0_O)        0.124     9.322 r  my_ce_n_hz/COUNTER[17]_i_1/O
                         net (fo=1, routed)           0.000     9.322    my_ce_n_hz/COUNTER_0[17]
    SLICE_X2Y71          FDCE                                         r  my_ce_n_hz/COUNTER_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.593    15.016    my_ce_n_hz/CLK_i_IBUF_BUFG
    SLICE_X2Y71          FDCE                                         r  my_ce_n_hz/COUNTER_reg[17]/C
                         clock pessimism              0.259    15.275    
                         clock uncertainty           -0.035    15.239    
    SLICE_X2Y71          FDCE (Setup_fdce_C_D)        0.081    15.320    my_ce_n_hz/COUNTER_reg[17]
  -------------------------------------------------------------------
                         required time                         15.320    
                         arrival time                          -9.322    
  -------------------------------------------------------------------
                         slack                                  5.998    

Slack (MET) :             6.014ns  (required time - arrival time)
  Source:                 my_ce_n_hz/COUNTER_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_ce_n_hz/COUNTER_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.042ns  (logic 2.181ns (53.958%)  route 1.861ns (46.042%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.716     5.319    my_ce_n_hz/CLK_i_IBUF_BUFG
    SLICE_X2Y67          FDCE                                         r  my_ce_n_hz/COUNTER_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDCE (Prop_fdce_C_Q)         0.518     5.837 r  my_ce_n_hz/COUNTER_reg[1]/Q
                         net (fo=2, routed)           1.046     6.883    my_ce_n_hz/COUNTER[1]
    SLICE_X3Y67          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.539 r  my_ce_n_hz/COUNTER0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.539    my_ce_n_hz/COUNTER0_carry_n_0
    SLICE_X3Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.653 r  my_ce_n_hz/COUNTER0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.653    my_ce_n_hz/COUNTER0_carry__0_n_0
    SLICE_X3Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.767 r  my_ce_n_hz/COUNTER0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.767    my_ce_n_hz/COUNTER0_carry__1_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.881 r  my_ce_n_hz/COUNTER0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.881    my_ce_n_hz/COUNTER0_carry__2_n_0
    SLICE_X3Y71          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.215 r  my_ce_n_hz/COUNTER0_carry__3/O[1]
                         net (fo=1, routed)           0.815     9.030    my_ce_n_hz/data0[18]
    SLICE_X2Y70          LUT2 (Prop_lut2_I1_O)        0.331     9.361 r  my_ce_n_hz/COUNTER[18]_i_1/O
                         net (fo=1, routed)           0.000     9.361    my_ce_n_hz/COUNTER_0[18]
    SLICE_X2Y70          FDCE                                         r  my_ce_n_hz/COUNTER_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.594    15.017    my_ce_n_hz/CLK_i_IBUF_BUFG
    SLICE_X2Y70          FDCE                                         r  my_ce_n_hz/COUNTER_reg[18]/C
                         clock pessimism              0.275    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X2Y70          FDCE (Setup_fdce_C_D)        0.118    15.374    my_ce_n_hz/COUNTER_reg[18]
  -------------------------------------------------------------------
                         required time                         15.374    
                         arrival time                          -9.361    
  -------------------------------------------------------------------
                         slack                                  6.014    

Slack (MET) :             6.085ns  (required time - arrival time)
  Source:                 my_ce_n_hz/COUNTER_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_ce_n_hz/COUNTER_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.920ns  (logic 0.966ns (24.644%)  route 2.954ns (75.356%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.712     5.315    my_ce_n_hz/CLK_i_IBUF_BUFG
    SLICE_X4Y69          FDCE                                         r  my_ce_n_hz/COUNTER_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y69          FDCE (Prop_fdce_C_Q)         0.419     5.734 f  my_ce_n_hz/COUNTER_reg[20]/Q
                         net (fo=2, routed)           1.023     6.757    my_ce_n_hz/COUNTER[20]
    SLICE_X2Y71          LUT4 (Prop_lut4_I0_O)        0.299     7.056 r  my_ce_n_hz/COUNTER[23]_i_4/O
                         net (fo=1, routed)           0.983     8.039    my_ce_n_hz/COUNTER[23]_i_4_n_0
    SLICE_X2Y69          LUT6 (Prop_lut6_I1_O)        0.124     8.163 f  my_ce_n_hz/COUNTER[23]_i_2/O
                         net (fo=24, routed)          0.947     9.111    my_ce_n_hz/CLK_N_Hz_o
    SLICE_X2Y70          LUT2 (Prop_lut2_I0_O)        0.124     9.235 r  my_ce_n_hz/COUNTER[16]_i_1/O
                         net (fo=1, routed)           0.000     9.235    my_ce_n_hz/COUNTER_0[16]
    SLICE_X2Y70          FDCE                                         r  my_ce_n_hz/COUNTER_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.594    15.017    my_ce_n_hz/CLK_i_IBUF_BUFG
    SLICE_X2Y70          FDCE                                         r  my_ce_n_hz/COUNTER_reg[16]/C
                         clock pessimism              0.259    15.276    
                         clock uncertainty           -0.035    15.240    
    SLICE_X2Y70          FDCE (Setup_fdce_C_D)        0.079    15.319    my_ce_n_hz/COUNTER_reg[16]
  -------------------------------------------------------------------
                         required time                         15.319    
                         arrival time                          -9.235    
  -------------------------------------------------------------------
                         slack                                  6.085    

Slack (MET) :             6.140ns  (required time - arrival time)
  Source:                 my_ce_n_hz/COUNTER_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_ce_n_hz/COUNTER_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.866ns  (logic 0.966ns (24.985%)  route 2.900ns (75.015%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.712     5.315    my_ce_n_hz/CLK_i_IBUF_BUFG
    SLICE_X4Y69          FDCE                                         r  my_ce_n_hz/COUNTER_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y69          FDCE (Prop_fdce_C_Q)         0.419     5.734 f  my_ce_n_hz/COUNTER_reg[20]/Q
                         net (fo=2, routed)           1.023     6.757    my_ce_n_hz/COUNTER[20]
    SLICE_X2Y71          LUT4 (Prop_lut4_I0_O)        0.299     7.056 r  my_ce_n_hz/COUNTER[23]_i_4/O
                         net (fo=1, routed)           0.983     8.039    my_ce_n_hz/COUNTER[23]_i_4_n_0
    SLICE_X2Y69          LUT6 (Prop_lut6_I1_O)        0.124     8.163 f  my_ce_n_hz/COUNTER[23]_i_2/O
                         net (fo=24, routed)          0.894     9.057    my_ce_n_hz/CLK_N_Hz_o
    SLICE_X2Y70          LUT2 (Prop_lut2_I0_O)        0.124     9.181 r  my_ce_n_hz/COUNTER[15]_i_1/O
                         net (fo=1, routed)           0.000     9.181    my_ce_n_hz/COUNTER_0[15]
    SLICE_X2Y70          FDCE                                         r  my_ce_n_hz/COUNTER_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.594    15.017    my_ce_n_hz/CLK_i_IBUF_BUFG
    SLICE_X2Y70          FDCE                                         r  my_ce_n_hz/COUNTER_reg[15]/C
                         clock pessimism              0.259    15.276    
                         clock uncertainty           -0.035    15.240    
    SLICE_X2Y70          FDCE (Setup_fdce_C_D)        0.081    15.321    my_ce_n_hz/COUNTER_reg[15]
  -------------------------------------------------------------------
                         required time                         15.321    
                         arrival time                          -9.181    
  -------------------------------------------------------------------
                         slack                                  6.140    

Slack (MET) :             6.155ns  (required time - arrival time)
  Source:                 my_ce_n_hz/COUNTER_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_ce_n_hz/COUNTER_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.847ns  (logic 0.966ns (25.112%)  route 2.881ns (74.888%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.712     5.315    my_ce_n_hz/CLK_i_IBUF_BUFG
    SLICE_X4Y69          FDCE                                         r  my_ce_n_hz/COUNTER_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y69          FDCE (Prop_fdce_C_Q)         0.419     5.734 f  my_ce_n_hz/COUNTER_reg[20]/Q
                         net (fo=2, routed)           1.023     6.757    my_ce_n_hz/COUNTER[20]
    SLICE_X2Y71          LUT4 (Prop_lut4_I0_O)        0.299     7.056 r  my_ce_n_hz/COUNTER[23]_i_4/O
                         net (fo=1, routed)           0.983     8.039    my_ce_n_hz/COUNTER[23]_i_4_n_0
    SLICE_X2Y69          LUT6 (Prop_lut6_I1_O)        0.124     8.163 f  my_ce_n_hz/COUNTER[23]_i_2/O
                         net (fo=24, routed)          0.874     9.037    my_ce_n_hz/CLK_N_Hz_o
    SLICE_X2Y71          LUT2 (Prop_lut2_I0_O)        0.124     9.161 r  my_ce_n_hz/COUNTER[14]_i_1/O
                         net (fo=1, routed)           0.000     9.161    my_ce_n_hz/COUNTER_0[14]
    SLICE_X2Y71          FDCE                                         r  my_ce_n_hz/COUNTER_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.593    15.016    my_ce_n_hz/CLK_i_IBUF_BUFG
    SLICE_X2Y71          FDCE                                         r  my_ce_n_hz/COUNTER_reg[14]/C
                         clock pessimism              0.259    15.275    
                         clock uncertainty           -0.035    15.239    
    SLICE_X2Y71          FDCE (Setup_fdce_C_D)        0.077    15.316    my_ce_n_hz/COUNTER_reg[14]
  -------------------------------------------------------------------
                         required time                         15.316    
                         arrival time                          -9.161    
  -------------------------------------------------------------------
                         slack                                  6.155    

Slack (MET) :             6.227ns  (required time - arrival time)
  Source:                 my_ce_n_hz/COUNTER_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_ce_n_hz/COUNTER_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.829ns  (logic 1.949ns (50.902%)  route 1.880ns (49.098%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.716     5.319    my_ce_n_hz/CLK_i_IBUF_BUFG
    SLICE_X2Y67          FDCE                                         r  my_ce_n_hz/COUNTER_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDCE (Prop_fdce_C_Q)         0.518     5.837 r  my_ce_n_hz/COUNTER_reg[1]/Q
                         net (fo=2, routed)           1.046     6.883    my_ce_n_hz/COUNTER[1]
    SLICE_X3Y67          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.539 r  my_ce_n_hz/COUNTER0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.539    my_ce_n_hz/COUNTER0_carry_n_0
    SLICE_X3Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.653 r  my_ce_n_hz/COUNTER0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.653    my_ce_n_hz/COUNTER0_carry__0_n_0
    SLICE_X3Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.767 r  my_ce_n_hz/COUNTER0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.767    my_ce_n_hz/COUNTER0_carry__1_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.989 r  my_ce_n_hz/COUNTER0_carry__2/O[0]
                         net (fo=1, routed)           0.834     8.823    my_ce_n_hz/data0[13]
    SLICE_X2Y69          LUT2 (Prop_lut2_I1_O)        0.325     9.148 r  my_ce_n_hz/COUNTER[13]_i_1/O
                         net (fo=1, routed)           0.000     9.148    my_ce_n_hz/COUNTER_0[13]
    SLICE_X2Y69          FDCE                                         r  my_ce_n_hz/COUNTER_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.594    15.017    my_ce_n_hz/CLK_i_IBUF_BUFG
    SLICE_X2Y69          FDCE                                         r  my_ce_n_hz/COUNTER_reg[13]/C
                         clock pessimism              0.275    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X2Y69          FDCE (Setup_fdce_C_D)        0.118    15.374    my_ce_n_hz/COUNTER_reg[13]
  -------------------------------------------------------------------
                         required time                         15.374    
                         arrival time                          -9.148    
  -------------------------------------------------------------------
                         slack                                  6.227    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 my_kitt/State_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_rot_reg/LED_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.189ns (58.834%)  route 0.132ns (41.166%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.597     1.516    my_kitt/CLK_i_IBUF_BUFG
    SLICE_X1Y68          FDPE                                         r  my_kitt/State_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDPE (Prop_fdpe_C_Q)         0.141     1.657 r  my_kitt/State_reg/Q
                         net (fo=17, routed)          0.132     1.790    my_rot_reg/DIR
    SLICE_X0Y68          LUT2 (Prop_lut2_I0_O)        0.048     1.838 r  my_rot_reg/LED[15]_i_1/O
                         net (fo=1, routed)           0.000     1.838    my_rot_reg/p_0_in[15]
    SLICE_X0Y68          FDCE                                         r  my_rot_reg/LED_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.868     2.033    my_rot_reg/CLK_i_IBUF_BUFG
    SLICE_X0Y68          FDCE                                         r  my_rot_reg/LED_reg[15]/C
                         clock pessimism             -0.503     1.529    
    SLICE_X0Y68          FDCE (Hold_fdce_C_D)         0.107     1.636    my_rot_reg/LED_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 my_kitt/State_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_rot_reg/LED_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.446%)  route 0.132ns (41.554%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.597     1.516    my_kitt/CLK_i_IBUF_BUFG
    SLICE_X1Y68          FDPE                                         r  my_kitt/State_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDPE (Prop_fdpe_C_Q)         0.141     1.657 r  my_kitt/State_reg/Q
                         net (fo=17, routed)          0.132     1.790    my_rot_reg/DIR
    SLICE_X0Y68          LUT3 (Prop_lut3_I1_O)        0.045     1.835 r  my_rot_reg/LED[13]_i_1/O
                         net (fo=1, routed)           0.000     1.835    my_rot_reg/p_0_in[13]
    SLICE_X0Y68          FDCE                                         r  my_rot_reg/LED_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.868     2.033    my_rot_reg/CLK_i_IBUF_BUFG
    SLICE_X0Y68          FDCE                                         r  my_rot_reg/LED_reg[13]/C
                         clock pessimism             -0.503     1.529    
    SLICE_X0Y68          FDCE (Hold_fdce_C_D)         0.091     1.620    my_rot_reg/LED_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 my_rot_reg/LED_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_rot_reg/LED_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.184ns (51.105%)  route 0.176ns (48.895%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.598     1.517    my_rot_reg/CLK_i_IBUF_BUFG
    SLICE_X0Y67          FDCE                                         r  my_rot_reg/LED_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDCE (Prop_fdce_C_Q)         0.141     1.658 r  my_rot_reg/LED_reg[10]/Q
                         net (fo=3, routed)           0.176     1.834    my_rot_reg/Q[10]
    SLICE_X0Y67          LUT3 (Prop_lut3_I2_O)        0.043     1.877 r  my_rot_reg/LED[9]_i_1/O
                         net (fo=1, routed)           0.000     1.877    my_rot_reg/p_0_in[9]
    SLICE_X0Y67          FDCE                                         r  my_rot_reg/LED_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.869     2.034    my_rot_reg/CLK_i_IBUF_BUFG
    SLICE_X0Y67          FDCE                                         r  my_rot_reg/LED_reg[9]/C
                         clock pessimism             -0.516     1.517    
    SLICE_X0Y67          FDCE (Hold_fdce_C_D)         0.107     1.624    my_rot_reg/LED_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 my_rot_reg/LED_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_rot_reg/LED_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.230ns (62.781%)  route 0.136ns (37.219%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.598     1.517    my_rot_reg/CLK_i_IBUF_BUFG
    SLICE_X0Y67          FDCE                                         r  my_rot_reg/LED_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDCE (Prop_fdce_C_Q)         0.128     1.645 r  my_rot_reg/LED_reg[9]/Q
                         net (fo=3, routed)           0.136     1.782    my_rot_reg/Q[9]
    SLICE_X0Y67          LUT3 (Prop_lut3_I2_O)        0.102     1.884 r  my_rot_reg/LED[8]_i_1/O
                         net (fo=1, routed)           0.000     1.884    my_rot_reg/p_0_in[8]
    SLICE_X0Y67          FDCE                                         r  my_rot_reg/LED_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.869     2.034    my_rot_reg/CLK_i_IBUF_BUFG
    SLICE_X0Y67          FDCE                                         r  my_rot_reg/LED_reg[8]/C
                         clock pessimism             -0.516     1.517    
    SLICE_X0Y67          FDCE (Hold_fdce_C_D)         0.107     1.624    my_rot_reg/LED_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 my_rot_reg/LED_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_rot_reg/LED_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.186ns (51.375%)  route 0.176ns (48.625%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.598     1.517    my_rot_reg/CLK_i_IBUF_BUFG
    SLICE_X0Y67          FDCE                                         r  my_rot_reg/LED_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDCE (Prop_fdce_C_Q)         0.141     1.658 r  my_rot_reg/LED_reg[10]/Q
                         net (fo=3, routed)           0.176     1.834    my_rot_reg/Q[10]
    SLICE_X0Y67          LUT3 (Prop_lut3_I0_O)        0.045     1.879 r  my_rot_reg/LED[11]_i_1/O
                         net (fo=1, routed)           0.000     1.879    my_rot_reg/p_0_in[11]
    SLICE_X0Y67          FDCE                                         r  my_rot_reg/LED_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.869     2.034    my_rot_reg/CLK_i_IBUF_BUFG
    SLICE_X0Y67          FDCE                                         r  my_rot_reg/LED_reg[11]/C
                         clock pessimism             -0.516     1.517    
    SLICE_X0Y67          FDCE (Hold_fdce_C_D)         0.092     1.609    my_rot_reg/LED_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 my_kitt/State_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_kitt/State_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.186ns (49.274%)  route 0.191ns (50.726%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.597     1.516    my_kitt/CLK_i_IBUF_BUFG
    SLICE_X1Y68          FDPE                                         r  my_kitt/State_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDPE (Prop_fdpe_C_Q)         0.141     1.657 r  my_kitt/State_reg/Q
                         net (fo=17, routed)          0.191     1.849    my_rot_reg/DIR
    SLICE_X1Y68          LUT3 (Prop_lut3_I1_O)        0.045     1.894 r  my_rot_reg/State_i_1/O
                         net (fo=1, routed)           0.000     1.894    my_kitt/LED_reg[15]
    SLICE_X1Y68          FDPE                                         r  my_kitt/State_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.868     2.033    my_kitt/CLK_i_IBUF_BUFG
    SLICE_X1Y68          FDPE                                         r  my_kitt/State_reg/C
                         clock pessimism             -0.516     1.516    
    SLICE_X1Y68          FDPE (Hold_fdpe_C_D)         0.091     1.607    my_kitt/State_reg
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 my_rot_reg/LED_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_rot_reg/LED_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.186ns (45.192%)  route 0.226ns (54.808%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.598     1.517    my_rot_reg/CLK_i_IBUF_BUFG
    SLICE_X0Y67          FDCE                                         r  my_rot_reg/LED_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDCE (Prop_fdce_C_Q)         0.141     1.658 r  my_rot_reg/LED_reg[5]/Q
                         net (fo=3, routed)           0.226     1.884    my_rot_reg/Q[5]
    SLICE_X0Y69          LUT3 (Prop_lut3_I2_O)        0.045     1.929 r  my_rot_reg/LED[4]_i_1/O
                         net (fo=1, routed)           0.000     1.929    my_rot_reg/p_0_in[4]
    SLICE_X0Y69          FDCE                                         r  my_rot_reg/LED_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.867     2.032    my_rot_reg/CLK_i_IBUF_BUFG
    SLICE_X0Y69          FDCE                                         r  my_rot_reg/LED_reg[4]/C
                         clock pessimism             -0.502     1.529    
    SLICE_X0Y69          FDCE (Hold_fdce_C_D)         0.107     1.636    my_rot_reg/LED_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 my_rot_reg/LED_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_rot_reg/LED_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.187ns (44.706%)  route 0.231ns (55.294%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.597     1.516    my_rot_reg/CLK_i_IBUF_BUFG
    SLICE_X0Y68          FDCE                                         r  my_rot_reg/LED_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDCE (Prop_fdce_C_Q)         0.141     1.657 r  my_rot_reg/LED_reg[13]/Q
                         net (fo=3, routed)           0.231     1.889    my_rot_reg/Q[13]
    SLICE_X0Y67          LUT3 (Prop_lut3_I2_O)        0.046     1.935 r  my_rot_reg/LED[12]_i_1/O
                         net (fo=1, routed)           0.000     1.935    my_rot_reg/p_0_in[12]
    SLICE_X0Y67          FDCE                                         r  my_rot_reg/LED_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.869     2.034    my_rot_reg/CLK_i_IBUF_BUFG
    SLICE_X0Y67          FDCE                                         r  my_rot_reg/LED_reg[12]/C
                         clock pessimism             -0.502     1.531    
    SLICE_X0Y67          FDCE (Hold_fdce_C_D)         0.107     1.638    my_rot_reg/LED_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 my_rot_reg/LED_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_rot_reg/LED_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.227ns (56.162%)  route 0.177ns (43.838%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.596     1.515    my_rot_reg/CLK_i_IBUF_BUFG
    SLICE_X0Y69          FDCE                                         r  my_rot_reg/LED_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDCE (Prop_fdce_C_Q)         0.128     1.643 r  my_rot_reg/LED_reg[3]/Q
                         net (fo=3, routed)           0.177     1.821    my_rot_reg/Q[3]
    SLICE_X0Y69          LUT3 (Prop_lut3_I2_O)        0.099     1.920 r  my_rot_reg/LED[2]_i_1/O
                         net (fo=1, routed)           0.000     1.920    my_rot_reg/p_0_in[2]
    SLICE_X0Y69          FDCE                                         r  my_rot_reg/LED_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.867     2.032    my_rot_reg/CLK_i_IBUF_BUFG
    SLICE_X0Y69          FDCE                                         r  my_rot_reg/LED_reg[2]/C
                         clock pessimism             -0.516     1.515    
    SLICE_X0Y69          FDCE (Hold_fdce_C_D)         0.092     1.607    my_rot_reg/LED_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 my_rot_reg/LED_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_rot_reg/LED_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.185ns (44.017%)  route 0.235ns (55.983%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.596     1.515    my_rot_reg/CLK_i_IBUF_BUFG
    SLICE_X0Y69          FDCE                                         r  my_rot_reg/LED_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDCE (Prop_fdce_C_Q)         0.141     1.656 r  my_rot_reg/LED_reg[2]/Q
                         net (fo=3, routed)           0.235     1.892    my_rot_reg/Q[2]
    SLICE_X0Y69          LUT3 (Prop_lut3_I0_O)        0.044     1.936 r  my_rot_reg/LED[3]_i_1/O
                         net (fo=1, routed)           0.000     1.936    my_rot_reg/p_0_in[3]
    SLICE_X0Y69          FDCE                                         r  my_rot_reg/LED_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.867     2.032    my_rot_reg/CLK_i_IBUF_BUFG
    SLICE_X0Y69          FDCE                                         r  my_rot_reg/LED_reg[3]/C
                         clock pessimism             -0.516     1.515    
    SLICE_X0Y69          FDCE (Hold_fdce_C_D)         0.107     1.622    my_rot_reg/LED_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.313    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_i }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK_i_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y68     my_ce_n_hz/CLK_N_Hz_o_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y67     my_ce_n_hz/COUNTER_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y69     my_ce_n_hz/COUNTER_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y69     my_ce_n_hz/COUNTER_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y70     my_ce_n_hz/COUNTER_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y69     my_ce_n_hz/COUNTER_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y71     my_ce_n_hz/COUNTER_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y70     my_ce_n_hz/COUNTER_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y70     my_ce_n_hz/COUNTER_reg[16]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y69     my_ce_n_hz/COUNTER_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y69     my_ce_n_hz/COUNTER_reg[13]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X0Y69     my_rot_reg/LED_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y69     my_rot_reg/LED_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y69     my_rot_reg/LED_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y69     my_rot_reg/LED_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y69     my_rot_reg/LED_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y68     my_ce_n_hz/CLK_N_Hz_o_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y67     my_ce_n_hz/COUNTER_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y67     my_ce_n_hz/COUNTER_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y68     my_ce_n_hz/CLK_N_Hz_o_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y68     my_ce_n_hz/CLK_N_Hz_o_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y67     my_ce_n_hz/COUNTER_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y69     my_ce_n_hz/COUNTER_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y69     my_ce_n_hz/COUNTER_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y69     my_ce_n_hz/COUNTER_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y70     my_ce_n_hz/COUNTER_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y70     my_ce_n_hz/COUNTER_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y69     my_ce_n_hz/COUNTER_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y71     my_ce_n_hz/COUNTER_reg[14]/C



