#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Tue May 25 22:20:48 2021
# Process ID: 19336
# Current directory: D:/OneDrive/VivadoProj/EE332/flappy_bird/flappy_bird.runs/synth_1
# Command line: vivado.exe -log VGA.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source VGA.tcl
# Log file: D:/OneDrive/VivadoProj/EE332/flappy_bird/flappy_bird.runs/synth_1/VGA.vds
# Journal file: D:/OneDrive/VivadoProj/EE332/flappy_bird/flappy_bird.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source VGA.tcl -notrace
Command: synth_design -top VGA -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3320 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 414.102 ; gain = 100.152
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'VGA' [D:/OneDrive/VivadoProj/EE332/flappy_bird/flappy_bird.srcs/sources_1/new/vga_top.vhd:43]
	Parameter LinePeriod bound to: 1056 - type: integer 
	Parameter H_SyncPulse bound to: 128 - type: integer 
	Parameter H_BackPorch bound to: 88 - type: integer 
	Parameter H_ActivePix bound to: 800 - type: integer 
	Parameter H_FrontPorch bound to: 40 - type: integer 
	Parameter FramePeriod bound to: 628 - type: integer 
	Parameter V_SyncPulse bound to: 4 - type: integer 
	Parameter V_BackPorch bound to: 23 - type: integer 
	Parameter V_ActivePix bound to: 600 - type: integer 
	Parameter V_FrontPorch bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'clk_wiz_100m_40m' declared at 'D:/OneDrive/VivadoProj/EE332/flappy_bird/flappy_bird.runs/synth_1/.Xil/Vivado-19336-Barry-Desktop/realtime/clk_wiz_100m_40m_stub.v:5' bound to instance 'CLK1_GEN_INST' of component 'clk_wiz_100m_40m' [D:/OneDrive/VivadoProj/EE332/flappy_bird/flappy_bird.srcs/sources_1/new/vga_top.vhd:112]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_100m_40m' [D:/OneDrive/VivadoProj/EE332/flappy_bird/flappy_bird.runs/synth_1/.Xil/Vivado-19336-Barry-Desktop/realtime/clk_wiz_100m_40m_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_100m_40m' (1#1) [D:/OneDrive/VivadoProj/EE332/flappy_bird/flappy_bird.runs/synth_1/.Xil/Vivado-19336-Barry-Desktop/realtime/clk_wiz_100m_40m_stub.v:5]
INFO: [Synth 8-3491] module 'bird' declared at 'D:/OneDrive/VivadoProj/EE332/flappy_bird/flappy_bird.srcs/sources_1/new/bird.vhd:28' bound to instance 'bird_inst' of component 'bird' [D:/OneDrive/VivadoProj/EE332/flappy_bird/flappy_bird.srcs/sources_1/new/vga_top.vhd:118]
INFO: [Synth 8-638] synthesizing module 'bird' [D:/OneDrive/VivadoProj/EE332/flappy_bird/flappy_bird.srcs/sources_1/new/bird.vhd:36]
INFO: [Synth 8-3491] module 'button' declared at 'D:/OneDrive/VivadoProj/EE332/flappy_bird/flappy_bird.srcs/sources_1/new/button.vhd:26' bound to instance 'tap' of component 'button' [D:/OneDrive/VivadoProj/EE332/flappy_bird/flappy_bird.srcs/sources_1/new/bird.vhd:54]
INFO: [Synth 8-638] synthesizing module 'button' [D:/OneDrive/VivadoProj/EE332/flappy_bird/flappy_bird.srcs/sources_1/new/button.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'button' (2#1) [D:/OneDrive/VivadoProj/EE332/flappy_bird/flappy_bird.srcs/sources_1/new/button.vhd:33]
INFO: [Synth 8-3491] module 'button' declared at 'D:/OneDrive/VivadoProj/EE332/flappy_bird/flappy_bird.srcs/sources_1/new/button.vhd:26' bound to instance 'new_game' of component 'button' [D:/OneDrive/VivadoProj/EE332/flappy_bird/flappy_bird.srcs/sources_1/new/bird.vhd:61]
WARNING: [Synth 8-614] signal 'height_reg' is read in the process but is not in the sensitivity list [D:/OneDrive/VivadoProj/EE332/flappy_bird/flappy_bird.srcs/sources_1/new/bird.vhd:104]
INFO: [Synth 8-256] done synthesizing module 'bird' (3#1) [D:/OneDrive/VivadoProj/EE332/flappy_bird/flappy_bird.srcs/sources_1/new/bird.vhd:36]
INFO: [Synth 8-3491] module 'pillar' declared at 'D:/OneDrive/VivadoProj/EE332/flappy_bird/flappy_bird.srcs/sources_1/new/pillar.vhd:28' bound to instance 'obstacles' of component 'pillar' [D:/OneDrive/VivadoProj/EE332/flappy_bird/flappy_bird.srcs/sources_1/new/vga_top.vhd:125]
INFO: [Synth 8-638] synthesizing module 'pillar' [D:/OneDrive/VivadoProj/EE332/flappy_bird/flappy_bird.srcs/sources_1/new/pillar.vhd:40]
INFO: [Synth 8-3491] module 'button' declared at 'D:/OneDrive/VivadoProj/EE332/flappy_bird/flappy_bird.srcs/sources_1/new/button.vhd:26' bound to instance 'tap' of component 'button' [D:/OneDrive/VivadoProj/EE332/flappy_bird/flappy_bird.srcs/sources_1/new/pillar.vhd:62]
INFO: [Synth 8-3491] module 'button' declared at 'D:/OneDrive/VivadoProj/EE332/flappy_bird/flappy_bird.srcs/sources_1/new/button.vhd:26' bound to instance 'new_game' of component 'button' [D:/OneDrive/VivadoProj/EE332/flappy_bird/flappy_bird.srcs/sources_1/new/pillar.vhd:69]
WARNING: [Synth 8-614] signal 'rand1_reg' is read in the process but is not in the sensitivity list [D:/OneDrive/VivadoProj/EE332/flappy_bird/flappy_bird.srcs/sources_1/new/pillar.vhd:122]
WARNING: [Synth 8-614] signal 'rand2_reg' is read in the process but is not in the sensitivity list [D:/OneDrive/VivadoProj/EE332/flappy_bird/flappy_bird.srcs/sources_1/new/pillar.vhd:122]
WARNING: [Synth 8-614] signal 'dis1_reg' is read in the process but is not in the sensitivity list [D:/OneDrive/VivadoProj/EE332/flappy_bird/flappy_bird.srcs/sources_1/new/pillar.vhd:137]
WARNING: [Synth 8-614] signal 'state1_reg' is read in the process but is not in the sensitivity list [D:/OneDrive/VivadoProj/EE332/flappy_bird/flappy_bird.srcs/sources_1/new/pillar.vhd:137]
WARNING: [Synth 8-614] signal 'gap1_reg' is read in the process but is not in the sensitivity list [D:/OneDrive/VivadoProj/EE332/flappy_bird/flappy_bird.srcs/sources_1/new/pillar.vhd:137]
WARNING: [Synth 8-614] signal 'pulse' is read in the process but is not in the sensitivity list [D:/OneDrive/VivadoProj/EE332/flappy_bird/flappy_bird.srcs/sources_1/new/pillar.vhd:137]
WARNING: [Synth 8-614] signal 'pos1_reg' is read in the process but is not in the sensitivity list [D:/OneDrive/VivadoProj/EE332/flappy_bird/flappy_bird.srcs/sources_1/new/pillar.vhd:137]
WARNING: [Synth 8-614] signal 'rand1_reg' is read in the process but is not in the sensitivity list [D:/OneDrive/VivadoProj/EE332/flappy_bird/flappy_bird.srcs/sources_1/new/pillar.vhd:137]
WARNING: [Synth 8-614] signal 'dis2_reg' is read in the process but is not in the sensitivity list [D:/OneDrive/VivadoProj/EE332/flappy_bird/flappy_bird.srcs/sources_1/new/pillar.vhd:207]
WARNING: [Synth 8-614] signal 'state2_reg' is read in the process but is not in the sensitivity list [D:/OneDrive/VivadoProj/EE332/flappy_bird/flappy_bird.srcs/sources_1/new/pillar.vhd:207]
WARNING: [Synth 8-614] signal 'gap2_reg' is read in the process but is not in the sensitivity list [D:/OneDrive/VivadoProj/EE332/flappy_bird/flappy_bird.srcs/sources_1/new/pillar.vhd:207]
WARNING: [Synth 8-614] signal 'pulse' is read in the process but is not in the sensitivity list [D:/OneDrive/VivadoProj/EE332/flappy_bird/flappy_bird.srcs/sources_1/new/pillar.vhd:207]
WARNING: [Synth 8-614] signal 'pos2_reg' is read in the process but is not in the sensitivity list [D:/OneDrive/VivadoProj/EE332/flappy_bird/flappy_bird.srcs/sources_1/new/pillar.vhd:207]
WARNING: [Synth 8-614] signal 'rand2_reg' is read in the process but is not in the sensitivity list [D:/OneDrive/VivadoProj/EE332/flappy_bird/flappy_bird.srcs/sources_1/new/pillar.vhd:207]
INFO: [Synth 8-256] done synthesizing module 'pillar' (4#1) [D:/OneDrive/VivadoProj/EE332/flappy_bird/flappy_bird.srcs/sources_1/new/pillar.vhd:40]
INFO: [Synth 8-3491] module 'button' declared at 'D:/OneDrive/VivadoProj/EE332/flappy_bird/flappy_bird.srcs/sources_1/new/button.vhd:26' bound to instance 'new_game' of component 'button' [D:/OneDrive/VivadoProj/EE332/flappy_bird/flappy_bird.srcs/sources_1/new/vga_top.vhd:137]
INFO: [Synth 8-3491] module 'anode' declared at 'D:/OneDrive/VivadoProj/EE332/flappy_bird/flappy_bird.srcs/sources_1/new/anode.vhd:6' bound to instance 'score' of component 'anode' [D:/OneDrive/VivadoProj/EE332/flappy_bird/flappy_bird.srcs/sources_1/new/vga_top.vhd:144]
INFO: [Synth 8-638] synthesizing module 'anode' [D:/OneDrive/VivadoProj/EE332/flappy_bird/flappy_bird.srcs/sources_1/new/anode.vhd:13]
INFO: [Synth 8-3491] module 'hex7seg' declared at 'D:/OneDrive/VivadoProj/EE332/flappy_bird/flappy_bird.srcs/sources_1/new/hex7seg.vhd:6' bound to instance 'decoder' of component 'hex7seg' [D:/OneDrive/VivadoProj/EE332/flappy_bird/flappy_bird.srcs/sources_1/new/anode.vhd:28]
INFO: [Synth 8-638] synthesizing module 'hex7seg' [D:/OneDrive/VivadoProj/EE332/flappy_bird/flappy_bird.srcs/sources_1/new/hex7seg.vhd:11]
INFO: [Synth 8-226] default block is never used [D:/OneDrive/VivadoProj/EE332/flappy_bird/flappy_bird.srcs/sources_1/new/hex7seg.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'hex7seg' (5#1) [D:/OneDrive/VivadoProj/EE332/flappy_bird/flappy_bird.srcs/sources_1/new/hex7seg.vhd:11]
INFO: [Synth 8-226] default block is never used [D:/OneDrive/VivadoProj/EE332/flappy_bird/flappy_bird.srcs/sources_1/new/anode.vhd:52]
WARNING: [Synth 8-614] signal 'in0' is read in the process but is not in the sensitivity list [D:/OneDrive/VivadoProj/EE332/flappy_bird/flappy_bird.srcs/sources_1/new/anode.vhd:50]
WARNING: [Synth 8-614] signal 'in1' is read in the process but is not in the sensitivity list [D:/OneDrive/VivadoProj/EE332/flappy_bird/flappy_bird.srcs/sources_1/new/anode.vhd:50]
WARNING: [Synth 8-614] signal 'in2' is read in the process but is not in the sensitivity list [D:/OneDrive/VivadoProj/EE332/flappy_bird/flappy_bird.srcs/sources_1/new/anode.vhd:50]
WARNING: [Synth 8-614] signal 'in3' is read in the process but is not in the sensitivity list [D:/OneDrive/VivadoProj/EE332/flappy_bird/flappy_bird.srcs/sources_1/new/anode.vhd:50]
WARNING: [Synth 8-614] signal 'in4' is read in the process but is not in the sensitivity list [D:/OneDrive/VivadoProj/EE332/flappy_bird/flappy_bird.srcs/sources_1/new/anode.vhd:50]
WARNING: [Synth 8-614] signal 'in5' is read in the process but is not in the sensitivity list [D:/OneDrive/VivadoProj/EE332/flappy_bird/flappy_bird.srcs/sources_1/new/anode.vhd:50]
WARNING: [Synth 8-614] signal 'in6' is read in the process but is not in the sensitivity list [D:/OneDrive/VivadoProj/EE332/flappy_bird/flappy_bird.srcs/sources_1/new/anode.vhd:50]
WARNING: [Synth 8-614] signal 'in7' is read in the process but is not in the sensitivity list [D:/OneDrive/VivadoProj/EE332/flappy_bird/flappy_bird.srcs/sources_1/new/anode.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'anode' (6#1) [D:/OneDrive/VivadoProj/EE332/flappy_bird/flappy_bird.srcs/sources_1/new/anode.vhd:13]
WARNING: [Synth 8-614] signal 'crash_reg' is read in the process but is not in the sensitivity list [D:/OneDrive/VivadoProj/EE332/flappy_bird/flappy_bird.srcs/sources_1/new/vga_top.vhd:261]
WARNING: [Synth 8-614] signal 'gameover' is read in the process but is not in the sensitivity list [D:/OneDrive/VivadoProj/EE332/flappy_bird/flappy_bird.srcs/sources_1/new/vga_top.vhd:261]
WARNING: [Synth 8-614] signal 'y_cnt' is read in the process but is not in the sensitivity list [D:/OneDrive/VivadoProj/EE332/flappy_bird/flappy_bird.srcs/sources_1/new/vga_top.vhd:261]
WARNING: [Synth 8-614] signal 'x_cnt' is read in the process but is not in the sensitivity list [D:/OneDrive/VivadoProj/EE332/flappy_bird/flappy_bird.srcs/sources_1/new/vga_top.vhd:261]
WARNING: [Synth 8-614] signal 'RESET' is read in the process but is not in the sensitivity list [D:/OneDrive/VivadoProj/EE332/flappy_bird/flappy_bird.srcs/sources_1/new/vga_top.vhd:310]
WARNING: [Synth 8-614] signal 'START' is read in the process but is not in the sensitivity list [D:/OneDrive/VivadoProj/EE332/flappy_bird/flappy_bird.srcs/sources_1/new/vga_top.vhd:310]
WARNING: [Synth 8-614] signal 'crash_reg' is read in the process but is not in the sensitivity list [D:/OneDrive/VivadoProj/EE332/flappy_bird/flappy_bird.srcs/sources_1/new/vga_top.vhd:321]
WARNING: [Synth 8-614] signal 'height' is read in the process but is not in the sensitivity list [D:/OneDrive/VivadoProj/EE332/flappy_bird/flappy_bird.srcs/sources_1/new/vga_top.vhd:321]
WARNING: [Synth 8-614] signal 'dis1' is read in the process but is not in the sensitivity list [D:/OneDrive/VivadoProj/EE332/flappy_bird/flappy_bird.srcs/sources_1/new/vga_top.vhd:321]
WARNING: [Synth 8-614] signal 'pos1' is read in the process but is not in the sensitivity list [D:/OneDrive/VivadoProj/EE332/flappy_bird/flappy_bird.srcs/sources_1/new/vga_top.vhd:321]
WARNING: [Synth 8-614] signal 'gap1' is read in the process but is not in the sensitivity list [D:/OneDrive/VivadoProj/EE332/flappy_bird/flappy_bird.srcs/sources_1/new/vga_top.vhd:321]
WARNING: [Synth 8-614] signal 'dis2' is read in the process but is not in the sensitivity list [D:/OneDrive/VivadoProj/EE332/flappy_bird/flappy_bird.srcs/sources_1/new/vga_top.vhd:321]
WARNING: [Synth 8-614] signal 'pos2' is read in the process but is not in the sensitivity list [D:/OneDrive/VivadoProj/EE332/flappy_bird/flappy_bird.srcs/sources_1/new/vga_top.vhd:321]
WARNING: [Synth 8-614] signal 'gap2' is read in the process but is not in the sensitivity list [D:/OneDrive/VivadoProj/EE332/flappy_bird/flappy_bird.srcs/sources_1/new/vga_top.vhd:321]
WARNING: [Synth 8-614] signal 'RESET' is read in the process but is not in the sensitivity list [D:/OneDrive/VivadoProj/EE332/flappy_bird/flappy_bird.srcs/sources_1/new/vga_top.vhd:334]
WARNING: [Synth 8-614] signal 'START' is read in the process but is not in the sensitivity list [D:/OneDrive/VivadoProj/EE332/flappy_bird/flappy_bird.srcs/sources_1/new/vga_top.vhd:334]
WARNING: [Synth 8-614] signal 'score_reg' is read in the process but is not in the sensitivity list [D:/OneDrive/VivadoProj/EE332/flappy_bird/flappy_bird.srcs/sources_1/new/vga_top.vhd:353]
WARNING: [Synth 8-614] signal 'best_reg' is read in the process but is not in the sensitivity list [D:/OneDrive/VivadoProj/EE332/flappy_bird/flappy_bird.srcs/sources_1/new/vga_top.vhd:353]
WARNING: [Synth 8-614] signal 'crash_reg' is read in the process but is not in the sensitivity list [D:/OneDrive/VivadoProj/EE332/flappy_bird/flappy_bird.srcs/sources_1/new/vga_top.vhd:353]
WARNING: [Synth 8-614] signal 'dis1' is read in the process but is not in the sensitivity list [D:/OneDrive/VivadoProj/EE332/flappy_bird/flappy_bird.srcs/sources_1/new/vga_top.vhd:353]
WARNING: [Synth 8-614] signal 'pos1' is read in the process but is not in the sensitivity list [D:/OneDrive/VivadoProj/EE332/flappy_bird/flappy_bird.srcs/sources_1/new/vga_top.vhd:353]
WARNING: [Synth 8-614] signal 'pos1_reg' is read in the process but is not in the sensitivity list [D:/OneDrive/VivadoProj/EE332/flappy_bird/flappy_bird.srcs/sources_1/new/vga_top.vhd:353]
WARNING: [Synth 8-614] signal 'dis2' is read in the process but is not in the sensitivity list [D:/OneDrive/VivadoProj/EE332/flappy_bird/flappy_bird.srcs/sources_1/new/vga_top.vhd:353]
WARNING: [Synth 8-614] signal 'pos2' is read in the process but is not in the sensitivity list [D:/OneDrive/VivadoProj/EE332/flappy_bird/flappy_bird.srcs/sources_1/new/vga_top.vhd:353]
WARNING: [Synth 8-614] signal 'pos2_reg' is read in the process but is not in the sensitivity list [D:/OneDrive/VivadoProj/EE332/flappy_bird/flappy_bird.srcs/sources_1/new/vga_top.vhd:353]
INFO: [Synth 8-256] done synthesizing module 'VGA' (7#1) [D:/OneDrive/VivadoProj/EE332/flappy_bird/flappy_bird.srcs/sources_1/new/vga_top.vhd:43]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 545.805 ; gain = 231.855
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 545.805 ; gain = 231.855
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/OneDrive/VivadoProj/EE332/flappy_bird/flappy_bird.runs/synth_1/.Xil/Vivado-19336-Barry-Desktop/dcp1/clk_wiz_100m_40m_in_context.xdc] for cell 'CLK1_GEN_INST'
Finished Parsing XDC File [D:/OneDrive/VivadoProj/EE332/flappy_bird/flappy_bird.runs/synth_1/.Xil/Vivado-19336-Barry-Desktop/dcp1/clk_wiz_100m_40m_in_context.xdc] for cell 'CLK1_GEN_INST'
Parsing XDC File [D:/OneDrive/VivadoProj/EE332/flappy_bird/flappy_bird.srcs/constrs_1/new/click.xdc]
WARNING: [Vivado 12-507] No nets matched 'RESET_IBUF'. [D:/OneDrive/VivadoProj/EE332/flappy_bird/flappy_bird.srcs/constrs_1/new/click.xdc:11]
Finished Parsing XDC File [D:/OneDrive/VivadoProj/EE332/flappy_bird/flappy_bird.srcs/constrs_1/new/click.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [D:/OneDrive/VivadoProj/EE332/flappy_bird/flappy_bird.srcs/constrs_1/new/click.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/VGA_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/OneDrive/VivadoProj/EE332/flappy_bird/flappy_bird.srcs/constrs_1/new/click.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/VGA_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/VGA_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1161.711 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1161.711 ; gain = 847.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1161.711 ; gain = 847.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for CLK. (constraint file  D:/OneDrive/VivadoProj/EE332/flappy_bird/flappy_bird.runs/synth_1/.Xil/Vivado-19336-Barry-Desktop/dcp1/clk_wiz_100m_40m_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for CLK. (constraint file  D:/OneDrive/VivadoProj/EE332/flappy_bird/flappy_bird.runs/synth_1/.Xil/Vivado-19336-Barry-Desktop/dcp1/clk_wiz_100m_40m_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for CLK1_GEN_INST. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1161.711 ; gain = 847.762
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'bird'
INFO: [Synth 8-5546] ROM "state_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "height_reg1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "height_reg1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "height_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "pos1_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "pos2_reg1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pos2_reg1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "state1_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state1_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state2_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state2_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "gap1_reg1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gap1_reg1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element trans_reg_reg was removed.  [D:/OneDrive/VivadoProj/EE332/flappy_bird/flappy_bird.srcs/sources_1/new/anode.vhd:34]
INFO: [Synth 8-5546] ROM "y_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "hsync_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "hsync_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "h_dis" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vsync_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vsync_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "v_dis" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element score_reg_reg was removed.  [D:/OneDrive/VivadoProj/EE332/flappy_bird/flappy_bird.srcs/sources_1/new/vga_top.vhd:147]
INFO: [Synth 8-5546] ROM "y_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "hsync_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "hsync_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "h_dis" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vsync_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vsync_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "v_dis" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   ready |                              000 |                              000
                     up3 |                              001 |                              111
                     up2 |                              010 |                              110
                     up1 |                              011 |                              101
                    hold |                              100 |                              100
                   fall1 |                              101 |                              011
                   fall2 |                              110 |                              010
                   fall3 |                              111 |                              001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'bird'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1161.711 ; gain = 847.762
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |case__42__GD  |           1|     53812|
|2     |VGA__GB1      |           1|      5298|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     23 Bit       Adders := 1     
	   2 Input     20 Bit       Adders := 6     
	   2 Input     19 Bit       Adders := 1     
	   3 Input     12 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 5     
	   3 Input     11 Bit       Adders := 3     
	   2 Input     10 Bit       Adders := 7     
	   2 Input      9 Bit       Adders := 10    
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               23 Bit    Registers := 2     
	               20 Bit    Registers := 7     
	               19 Bit    Registers := 2     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 7     
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 9     
	                1 Bit    Registers := 7     
+---Multipliers : 
	                11x32  Multipliers := 1     
+---Muxes : 
	   4 Input     20 Bit        Muxes := 5     
	   2 Input     20 Bit        Muxes := 5     
	   2 Input     12 Bit        Muxes := 1     
	  10 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   3 Input     10 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 1     
	   3 Input      9 Bit        Muxes := 4     
	   6 Input      9 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 6     
	   8 Input      9 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   4 Input      3 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 2     
	   9 Input      3 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 10    
	   2 Input      1 Bit        Muxes := 29    
	   6 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module VGA 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   3 Input     12 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 5     
	   3 Input     11 Bit       Adders := 3     
	   2 Input     10 Bit       Adders := 5     
	   2 Input      9 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Multipliers : 
	                11x32  Multipliers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	  10 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 15    
	   3 Input      1 Bit        Muxes := 1     
Module button__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     20 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module button__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     20 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module pillar 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               19 Bit    Registers := 2     
	               10 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input     10 Bit        Muxes := 2     
	   3 Input      9 Bit        Muxes := 2     
	   6 Input      9 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	   6 Input      1 Bit        Muxes := 8     
Module button 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     20 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module anode 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
Module button__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     20 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module button__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     20 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module bird 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     23 Bit       Adders := 1     
	   2 Input     20 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 6     
+---Registers : 
	               23 Bit    Registers := 2     
	               20 Bit    Registers := 2     
	                9 Bit    Registers := 1     
+---Muxes : 
	   3 Input      9 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 6     
	   8 Input      9 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "pos1_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state1_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state1_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state2_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state2_next" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element trans_reg_reg was removed.  [D:/OneDrive/VivadoProj/EE332/flappy_bird/flappy_bird.srcs/sources_1/new/anode.vhd:34]
INFO: [Synth 8-5546] ROM "hsync_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "hsync_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "y_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vsync_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vsync_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "v_dis0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "v_dis" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "h_dis" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element score_reg_reg was removed.  [D:/OneDrive/VivadoProj/EE332/flappy_bird/flappy_bird.srcs/sources_1/new/vga_top.vhd:147]
INFO: [Synth 8-3886] merging instance 'i_1/obstacles/gap1_reg_reg[0]' (FDPE) to 'i_1/obstacles/gap1_reg_reg[1]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_1/\obstacles/gap1_reg_reg[1] )
INFO: [Synth 8-3886] merging instance 'i_1/obstacles/gap1_reg_reg[2]' (FDPE) to 'i_1/obstacles/gap1_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_1/obstacles/gap1_reg_reg[4]' (FDCE) to 'i_1/obstacles/gap1_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_1/obstacles/gap1_reg_reg[5]' (FDPE) to 'i_1/obstacles/gap1_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_1/obstacles/gap2_reg_reg[0]' (FDPE) to 'i_1/obstacles/gap2_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_1/obstacles/gap2_reg_reg[2]' (FDPE) to 'i_1/obstacles/gap2_reg_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\obstacles/gap2_reg_reg[4] )
INFO: [Synth 8-3886] merging instance 'i_1/data_reg[0]' (FDCP_1) to 'i_1/data_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_1/vga_b_reg_reg[0]' (FDC) to 'i_1/vga_g_reg_reg[0]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_1/\data_reg[7]_P )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 1269.660 ; gain = 955.711
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |case__42__GD  |           1|     12056|
|2     |VGA__GB1      |           1|      2376|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'CLK1_GEN_INST/clk_40m' to pin 'CLK1_GEN_INST/bbstub_clk_40m/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 1269.660 ; gain = 955.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 1269.660 ; gain = 955.711
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |case__42__GD  |           1|     12056|
|2     |VGA__GB1      |           1|      2381|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (obstacles/rand2_next_reg[0]) is unused and will be removed from module VGA.
WARNING: [Synth 8-3332] Sequential element (obstacles/rand2_reg_reg[0]) is unused and will be removed from module VGA.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 1269.660 ; gain = 955.711
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:48 ; elapsed = 00:00:49 . Memory (MB): peak = 1269.660 ; gain = 955.711
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:48 ; elapsed = 00:00:49 . Memory (MB): peak = 1269.660 ; gain = 955.711
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 1269.660 ; gain = 955.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 1269.660 ; gain = 955.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:49 ; elapsed = 00:00:50 . Memory (MB): peak = 1269.660 ; gain = 955.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:49 ; elapsed = 00:00:50 . Memory (MB): peak = 1269.660 ; gain = 955.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------+----------+
|      |BlackBox name    |Instances |
+------+-----------------+----------+
|1     |clk_wiz_100m_40m |         1|
+------+-----------------+----------+

Report Cell Usage: 
+------+-----------------+------+
|      |Cell             |Count |
+------+-----------------+------+
|1     |clk_wiz_100m_40m |     1|
|2     |CARRY4           |    97|
|3     |LUT1             |    51|
|4     |LUT2             |   138|
|5     |LUT3             |   262|
|6     |LUT4             |   625|
|7     |LUT5             |  2045|
|8     |LUT6             |  3139|
|9     |MUXF7            |   561|
|10    |MUXF8            |   124|
|11    |FDCE             |   229|
|12    |FDPE             |    25|
|13    |FDRE             |   221|
|14    |FDSE             |    27|
|15    |LDC              |     1|
|16    |IBUF             |     3|
|17    |OBUF             |    30|
+------+-----------------+------+

Report Instance Areas: 
+------+-------------+---------+------+
|      |Instance     |Module   |Cells |
+------+-------------+---------+------+
|1     |top          |         |  7580|
|2     |  bird_inst  |bird     |   342|
|3     |    new_game |button_1 |    38|
|4     |    tap      |button_2 |    42|
|5     |  obstacles  |pillar   |   550|
|6     |    new_game |button   |    38|
|7     |    tap      |button_0 |    42|
|8     |  score      |anode    |    56|
+------+-------------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:49 ; elapsed = 00:00:50 . Memory (MB): peak = 1269.660 ; gain = 955.711
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 1269.660 ; gain = 339.805
Synthesis Optimization Complete : Time (s): cpu = 00:00:49 ; elapsed = 00:00:50 . Memory (MB): peak = 1269.660 ; gain = 955.711
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 786 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'VGA' is not ideal for floorplanning, since the cellview 'VGA' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  LDC => LDCE: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
96 Infos, 57 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:51 ; elapsed = 00:00:54 . Memory (MB): peak = 1269.660 ; gain = 967.219
INFO: [Common 17-1381] The checkpoint 'D:/OneDrive/VivadoProj/EE332/flappy_bird/flappy_bird.runs/synth_1/VGA.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file VGA_utilization_synth.rpt -pb VGA_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 1269.660 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue May 25 22:21:47 2021...
