

================================================================
== Vitis HLS Report for 'main'
================================================================
* Date:           Mon Aug 12 18:55:23 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        levmarq
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  6.312 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+----------+-----------+-----------+---------+----------+---------+
    |  Latency (cycles)  |   Latency (absolute)  |      Interval      | Pipeline|
    |   min   |    max   |    min    |    max    |   min   |    max   |   Type  |
    +---------+----------+-----------+-----------+---------+----------+---------+
    |  9190545|  25836689|  58.011 ms|  0.163 sec|  9190546|  25836690|       no|
    +---------+----------+-----------+-----------+---------+----------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------+-------------------------------+---------+----------+-----------+-----------+---------+----------+---------+
        |                                         |                               |  Latency (cycles)  |   Latency (absolute)  |      Interval      | Pipeline|
        |                 Instance                |             Module            |   min   |    max   |    min    |    max    |   min   |    max   |   Type  |
        +-----------------------------------------+-------------------------------+---------+----------+-----------+-----------+---------+----------+---------+
        |grp_main_Pipeline_VITIS_LOOP_26_1_fu_42  |main_Pipeline_VITIS_LOOP_26_1  |     1033|      1033|   6.520 us|   6.520 us|     1033|      1033|       no|
        |grp_main_Pipeline_VITIS_LOOP_36_3_fu_51  |main_Pipeline_VITIS_LOOP_36_3  |    16386|     16386|  83.905 us|  83.905 us|    16386|     16386|       no|
        |grp_main_Pipeline_VITIS_LOOP_31_2_fu_57  |main_Pipeline_VITIS_LOOP_31_2  |      137|       137|   0.865 us|   0.865 us|      137|       137|       no|
        |grp_levmarq_fu_64                        |levmarq                        |  9174017|  25820161|  57.906 ms|  0.163 sec|  9174017|  25820161|       no|
        +-----------------------------------------+-------------------------------+---------+----------+-----------+-----------+---------+----------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      2|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   15|    3341|   4190|    -|
|Memory           |       38|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       -|    316|    -|
|Register         |        -|    -|      10|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       38|   15|    3351|   4508|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       13|    6|       3|      8|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------+-------------------------------+---------+----+------+------+-----+
    |                 Instance                |             Module            | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-----------------------------------------+-------------------------------+---------+----+------+------+-----+
    |grp_levmarq_fu_64                        |levmarq                        |        0|  15|  2859|  3830|    0|
    |grp_main_Pipeline_VITIS_LOOP_26_1_fu_42  |main_Pipeline_VITIS_LOOP_26_1  |        0|   0|   280|   156|    0|
    |grp_main_Pipeline_VITIS_LOOP_31_2_fu_57  |main_Pipeline_VITIS_LOOP_31_2  |        0|   0|   169|   123|    0|
    |grp_main_Pipeline_VITIS_LOOP_36_3_fu_51  |main_Pipeline_VITIS_LOOP_36_3  |        0|   0|    33|    81|    0|
    |uitofp_32ns_32_7_no_dsp_1_U38            |uitofp_32ns_32_7_no_dsp_1      |        0|   0|     0|     0|    0|
    +-----------------------------------------+-------------------------------+---------+----+------+------+-----+
    |Total                                    |                               |        0|  15|  3341|  4190|    0|
    +-----------------------------------------+-------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------+--------------------+---------+---+----+-----+-------+-----+------+-------------+
    | Memory |       Module       | BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +--------+--------------------+---------+---+----+-----+-------+-----+------+-------------+
    |dysq_U  |dysq_RAM_AUTO_1R1W  |        2|  0|   0|    0|   1024|   32|     1|        32768|
    |y_U     |dysq_RAM_AUTO_1R1W  |        2|  0|   0|    0|   1024|   32|     1|        32768|
    |g_U     |g_RAM_AUTO_1R1W     |        1|  0|   0|    0|    128|   32|     1|         4096|
    |d_U     |g_RAM_AUTO_1R1W     |        1|  0|   0|    0|    128|   32|     1|         4096|
    |h_U     |h_RAM_AUTO_1R1W     |       32|  0|   0|    0|  16384|   32|     1|       524288|
    +--------+--------------------+---------+---+----+-----+-------+-----+------+-------------+
    |Total   |                    |       38|  0|   0|    0|  18688|  160|     5|       598016|
    +--------+--------------------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |ap_block_state2_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0|   2|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------+----+-----------+-----+-----------+
    |      Name     | LUT| Input Size| Bits| Total Bits|
    +---------------+----+-----------+-----+-----------+
    |ap_NS_fsm      |  37|          7|    1|          7|
    |d_address0     |  14|          3|    7|         21|
    |d_ce0          |  14|          3|    1|          3|
    |d_d0           |  14|          3|   32|         96|
    |d_we0          |  14|          3|    1|          3|
    |dysq_address0  |  14|          3|   10|         30|
    |dysq_ce0       |  14|          3|    1|          3|
    |dysq_we0       |   9|          2|    1|          2|
    |g_address0     |  14|          3|    7|         21|
    |g_ce0          |  14|          3|    1|          3|
    |g_d0           |  14|          3|   32|         96|
    |g_we0          |  14|          3|    1|          3|
    |grp_fu_86_ce   |  14|          3|    1|          3|
    |grp_fu_86_p0   |  14|          3|   32|         96|
    |h_address0     |  14|          3|   14|         42|
    |h_ce0          |  14|          3|    1|          3|
    |h_ce1          |   9|          2|    1|          2|
    |h_d0           |  14|          3|   32|         96|
    |h_we0          |  14|          3|    1|          3|
    |y_address0     |  14|          3|   10|         30|
    |y_ce0          |  14|          3|    1|          3|
    |y_we0          |   9|          2|    1|          2|
    +---------------+----+-----------+-----+-----------+
    |Total          | 316|         67|  189|        568|
    +---------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------+---+----+-----+-----------+
    |                         Name                         | FF| LUT| Bits| Const Bits|
    +------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                             |  6|   0|    6|          0|
    |grp_levmarq_fu_64_ap_start_reg                        |  1|   0|    1|          0|
    |grp_main_Pipeline_VITIS_LOOP_26_1_fu_42_ap_start_reg  |  1|   0|    1|          0|
    |grp_main_Pipeline_VITIS_LOOP_31_2_fu_57_ap_start_reg  |  1|   0|    1|          0|
    |grp_main_Pipeline_VITIS_LOOP_36_3_fu_51_ap_start_reg  |  1|   0|    1|          0|
    +------------------------------------------------------+---+----+-----+-----------+
    |Total                                                 | 10|   0|   10|          0|
    +------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|          main|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|          main|  return value|
|ap_start   |   in|    1|  ap_ctrl_hs|          main|  return value|
|ap_done    |  out|    1|  ap_ctrl_hs|          main|  return value|
|ap_idle    |  out|    1|  ap_ctrl_hs|          main|  return value|
|ap_ready   |  out|    1|  ap_ctrl_hs|          main|  return value|
|ap_return  |  out|   32|  ap_ctrl_hs|          main|  return value|
+-----------+-----+-----+------------+--------------+--------------+

