INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
WARNING:sim - A core named 'Hist_Ram' already exists in the project. Output
   products for this core may be overwritten.
Resolving generics for 'Hist_Ram'...
WARNING:sim - A core named 'Hist_Ram' already exists in the project. Output
   products for this core may be overwritten.
Applying external generics to 'Hist_Ram'...
Delivering associated files for 'Hist_Ram'...
Delivering EJava files for 'Hist_Ram'...
Generating implementation netlist for 'Hist_Ram'...
INFO:sim - Pre-processing HDL files for 'Hist_Ram'...
Running synthesis for 'Hist_Ram'
Running ngcbuild...
Writing VHO instantiation template for 'Hist_Ram'...
Writing VHDL behavioral simulation model for 'Hist_Ram'...
WARNING:sim - Overwriting existing file
   /users/pdk/scorrodi/Documents/FEB/ipcore_dir/tmp/_cg/Hist_Ram/doc/blk_mem_gen
   _v7_3_vinfo.html with file from view xilinx_documentation
Delivered 1 file into directory
/users/pdk/scorrodi/Documents/FEB/ipcore_dir/tmp/_cg/Hist_Ram
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'Hist_Ram'...
Generating metadata file...
Regenerating ISE project file for 'Hist_Ram'...
Generating ISE project...
XCO file found: Hist_Ram.xco
XMDF file found: Hist_Ram_xmdf.tcl
Adding /users/pdk/scorrodi/Documents/FEB/ipcore_dir/tmp/_cg/Hist_Ram.asy -view
all -origin_type imported
Adding /users/pdk/scorrodi/Documents/FEB/ipcore_dir/tmp/_cg/Hist_Ram.ngc -view
all -origin_type created
Checking file
"/users/pdk/scorrodi/Documents/FEB/ipcore_dir/tmp/_cg/Hist_Ram.ngc" for project
device match ...
File "/users/pdk/scorrodi/Documents/FEB/ipcore_dir/tmp/_cg/Hist_Ram.ngc" device
information matches project device.
Adding /users/pdk/scorrodi/Documents/FEB/ipcore_dir/tmp/_cg/Hist_Ram.sym -view
all -origin_type imported
Adding /users/pdk/scorrodi/Documents/FEB/ipcore_dir/tmp/_cg/Hist_Ram.vhd -view
all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/users/pdk/scorrodi/Documents/FEB/ipcore_dir/tmp/_cg/Hist_Ram.vhd" into
   library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding /users/pdk/scorrodi/Documents/FEB/ipcore_dir/tmp/_cg/Hist_Ram.vho -view
all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/Hist_Ram"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'Hist_Ram'.
