

Microchip MPLAB XC8 Assembler V2.20 build 20200408173844 
                                                                                               Mon Feb 01 21:04:32 2021

Microchip MPLAB XC8 C Compiler v2.20 (Free license) build 20200408173844 Og1 
     1                           	processor	18F4550
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
     9                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    10                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    11                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    12  0000                     
    13                           ; Version 2.20
    14                           ; Generated 12/02/2020 GMT
    15                           ; 
    16                           ; Copyright Â© 2020, Microchip Technology Inc. and its subsidiaries ("Microchip")
    17                           ; All rights reserved.
    18                           ; 
    19                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    20                           ; 
    21                           ; Redistribution and use in source and binary forms, with or without modification, are
    22                           ; permitted provided that the following conditions are met:
    23                           ; 
    24                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    25                           ;        conditions and the following disclaimer.
    26                           ; 
    27                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    28                           ;        of conditions and the following disclaimer in the documentation and/or other
    29                           ;        materials provided with the distribution.
    30                           ; 
    31                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    32                           ;        software without specific prior written permission.
    33                           ; 
    34                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    35                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    36                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    37                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    38                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    39                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    40                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    41                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    42                           ; 
    43                           ; 
    44                           ; Code-generator required, PIC18F4550 Definitions
    45                           ; 
    46                           ; SFR Addresses
    47  0000                     _LATDbits	set	3980
    48  0000                     _TRISDbits	set	3989
    49                           
    50                           ; #config settings
    51                           
    52                           	psect	cinit
    53  007FEA                     __pcinit:
    54                           	callstack 0
    55  007FEA                     start_initialization:
    56                           	callstack 0
    57  007FEA                     __initialization:
    58                           	callstack 0
    59  007FEA                     end_of_initialization:
    60                           	callstack 0
    61  007FEA                     __end_of__initialization:
    62                           	callstack 0
    63  007FEA  0100               	movlb	0
    64  007FEC  EFF8  F03F         	goto	_main	;jump to C main() function
    65                           
    66                           	psect	cstackCOMRAM
    67  000000                     __pcstackCOMRAM:
    68                           	callstack 0
    69  000000                     
    70                           ; 1 bytes @ 0x0
    71 ;;
    72 ;;Main: autosize = 0, tempsize = 0, incstack = 0, save=0
    73 ;;
    74 ;; *************** function _main *****************
    75 ;; Defined at:
    76 ;;		line 10 in file "Programa_principal.c"
    77 ;; Parameters:    Size  Location     Type
    78 ;;		None
    79 ;; Auto vars:     Size  Location     Type
    80 ;;		None
    81 ;; Return value:  Size  Location     Type
    82 ;;                  1    wreg      void 
    83 ;; Registers used:
    84 ;;		None
    85 ;; Tracked objects:
    86 ;;		On entry : 0/0
    87 ;;		On exit  : 0/0
    88 ;;		Unchanged: 0/0
    89 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
    90 ;;      Params:         0       0       0       0       0       0       0       0       0
    91 ;;      Locals:         0       0       0       0       0       0       0       0       0
    92 ;;      Temps:          0       0       0       0       0       0       0       0       0
    93 ;;      Totals:         0       0       0       0       0       0       0       0       0
    94 ;;Total ram usage:        0 bytes
    95 ;; This function calls:
    96 ;;		Nothing
    97 ;; This function is called by:
    98 ;;		Startup code after reset
    99 ;; This function uses a non-reentrant model
   100 ;;
   101                           
   102                           	psect	text0
   103  007FF0                     __ptext0:
   104                           	callstack 0
   105  007FF0                     _main:
   106                           	callstack 31
   107  007FF0                     
   108                           ;Programa_principal.c: 12:     TRISDbits.RD0 = 0;
   109  007FF0  9095               	bcf	149,0,c	;volatile
   110                           
   111                           ;Programa_principal.c: 13:     LATDbits.LATD0 = 0;
   112  007FF2  908C               	bcf	140,0,c	;volatile
   113  007FF4                     l9:
   114                           
   115                           ;Programa_principal.c: 15:         LATDbits.LATD0 = 1;
   116  007FF4  808C               	bsf	140,0,c	;volatile
   117                           
   118                           ;Programa_principal.c: 16:         LATDbits.LATD0 = 0;
   119  007FF6  908C               	bcf	140,0,c	;volatile
   120  007FF8  EFFA  F03F         	goto	l9
   121  007FFC  EF00  F000         	goto	start
   122  008000                     __end_of_main:
   123                           	callstack 0
   124  0000                     
   125                           	psect	rparam
   126  0000                     
   127                           	psect	idloc
   128                           
   129                           ;Config register IDLOC0 @ 0x200000
   130                           ;	unspecified, using default values
   131  200000                     	org	2097152
   132  200000  FF                 	db	255
   133                           
   134                           ;Config register IDLOC1 @ 0x200001
   135                           ;	unspecified, using default values
   136  200001                     	org	2097153
   137  200001  FF                 	db	255
   138                           
   139                           ;Config register IDLOC2 @ 0x200002
   140                           ;	unspecified, using default values
   141  200002                     	org	2097154
   142  200002  FF                 	db	255
   143                           
   144                           ;Config register IDLOC3 @ 0x200003
   145                           ;	unspecified, using default values
   146  200003                     	org	2097155
   147  200003  FF                 	db	255
   148                           
   149                           ;Config register IDLOC4 @ 0x200004
   150                           ;	unspecified, using default values
   151  200004                     	org	2097156
   152  200004  FF                 	db	255
   153                           
   154                           ;Config register IDLOC5 @ 0x200005
   155                           ;	unspecified, using default values
   156  200005                     	org	2097157
   157  200005  FF                 	db	255
   158                           
   159                           ;Config register IDLOC6 @ 0x200006
   160                           ;	unspecified, using default values
   161  200006                     	org	2097158
   162  200006  FF                 	db	255
   163                           
   164                           ;Config register IDLOC7 @ 0x200007
   165                           ;	unspecified, using default values
   166  200007                     	org	2097159
   167  200007  FF                 	db	255
   168                           
   169                           	psect	config
   170                           
   171                           ;Config register CONFIG1L @ 0x300000
   172                           ;	PLL Prescaler Selection bits
   173                           ;	PLLDIV = 1, No prescale (4 MHz oscillator input drives PLL directly)
   174                           ;	System Clock Postscaler Selection bits
   175                           ;	CPUDIV = OSC1_PLL2, [Primary Oscillator Src: /1][96 MHz PLL Src: /2]
   176                           ;	USB Clock Selection bit (used in Full-Speed USB mode only; UCFG:FSEN = 1)
   177                           ;	USBDIV = 1, USB clock source comes directly from the primary oscillator block with no 
      +                          postscale
   178  300000                     	org	3145728
   179  300000  00                 	db	0
   180                           
   181                           ;Config register CONFIG1H @ 0x300001
   182                           ;	Oscillator Selection bits
   183                           ;	FOSC = HS, HS oscillator (HS)
   184                           ;	Fail-Safe Clock Monitor Enable bit
   185                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   186                           ;	Internal/External Oscillator Switchover bit
   187                           ;	IESO = OFF, Oscillator Switchover mode disabled
   188  300001                     	org	3145729
   189  300001  0C                 	db	12
   190                           
   191                           ;Config register CONFIG2L @ 0x300002
   192                           ;	Power-up Timer Enable bit
   193                           ;	PWRT = ON, PWRT enabled
   194                           ;	Brown-out Reset Enable bits
   195                           ;	BOR = OFF, Brown-out Reset disabled in hardware and software
   196                           ;	Brown-out Reset Voltage bits
   197                           ;	BORV = 3, Minimum setting 2.05V
   198                           ;	USB Voltage Regulator Enable bit
   199                           ;	VREGEN = OFF, USB voltage regulator disabled
   200  300002                     	org	3145730
   201  300002  18                 	db	24
   202                           
   203                           ;Config register CONFIG2H @ 0x300003
   204                           ;	Watchdog Timer Enable bit
   205                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   206                           ;	Watchdog Timer Postscale Select bits
   207                           ;	WDTPS = 32768, 1:32768
   208  300003                     	org	3145731
   209  300003  1E                 	db	30
   210                           
   211                           ; Padding undefined space
   212  300004                     	org	3145732
   213  300004  FF                 	db	255
   214                           
   215                           ;Config register CONFIG3H @ 0x300005
   216                           ;	CCP2 MUX bit
   217                           ;	CCP2MX = ON, CCP2 input/output is multiplexed with RC1
   218                           ;	PORTB A/D Enable bit
   219                           ;	PBADEN = OFF, PORTB<4:0> pins are configured as digital I/O on Reset
   220                           ;	Low-Power Timer 1 Oscillator Enable bit
   221                           ;	LPT1OSC = OFF, Timer1 configured for higher power operation
   222                           ;	MCLR Pin Enable bit
   223                           ;	MCLRE = ON, MCLR pin enabled; RE3 input pin disabled
   224  300005                     	org	3145733
   225  300005  81                 	db	129
   226                           
   227                           ;Config register CONFIG4L @ 0x300006
   228                           ;	Stack Full/Underflow Reset Enable bit
   229                           ;	STVREN = OFF, Stack full/underflow will not cause Reset
   230                           ;	Single-Supply ICSP Enable bit
   231                           ;	LVP = ON, Single-Supply ICSP enabled
   232                           ;	Dedicated In-Circuit Debug/Programming Port (ICPORT) Enable bit
   233                           ;	ICPRT = OFF, ICPORT disabled
   234                           ;	Extended Instruction Set Enable bit
   235                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mo
      +                          de)
   236                           ;	Background Debugger Enable bit
   237                           ;	DEBUG = 0x1, unprogrammed default
   238  300006                     	org	3145734
   239  300006  84                 	db	132
   240                           
   241                           ; Padding undefined space
   242  300007                     	org	3145735
   243  300007  FF                 	db	255
   244                           
   245                           ;Config register CONFIG5L @ 0x300008
   246                           ;	Code Protection bit
   247                           ;	CP0 = OFF, Block 0 (000800-001FFFh) is not code-protected
   248                           ;	Code Protection bit
   249                           ;	CP1 = OFF, Block 1 (002000-003FFFh) is not code-protected
   250                           ;	Code Protection bit
   251                           ;	CP2 = OFF, Block 2 (004000-005FFFh) is not code-protected
   252                           ;	Code Protection bit
   253                           ;	CP3 = OFF, Block 3 (006000-007FFFh) is not code-protected
   254  300008                     	org	3145736
   255  300008  0F                 	db	15
   256                           
   257                           ;Config register CONFIG5H @ 0x300009
   258                           ;	Boot Block Code Protection bit
   259                           ;	CPB = OFF, Boot block (000000-0007FFh) is not code-protected
   260                           ;	Data EEPROM Code Protection bit
   261                           ;	CPD = OFF, Data EEPROM is not code-protected
   262  300009                     	org	3145737
   263  300009  C0                 	db	192
   264                           
   265                           ;Config register CONFIG6L @ 0x30000A
   266                           ;	Write Protection bit
   267                           ;	WRT0 = OFF, Block 0 (000800-001FFFh) is not write-protected
   268                           ;	Write Protection bit
   269                           ;	WRT1 = OFF, Block 1 (002000-003FFFh) is not write-protected
   270                           ;	Write Protection bit
   271                           ;	WRT2 = OFF, Block 2 (004000-005FFFh) is not write-protected
   272                           ;	Write Protection bit
   273                           ;	WRT3 = OFF, Block 3 (006000-007FFFh) is not write-protected
   274  30000A                     	org	3145738
   275  30000A  0F                 	db	15
   276                           
   277                           ;Config register CONFIG6H @ 0x30000B
   278                           ;	Configuration Register Write Protection bit
   279                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) are not write-protected
   280                           ;	Boot Block Write Protection bit
   281                           ;	WRTB = OFF, Boot block (000000-0007FFh) is not write-protected
   282                           ;	Data EEPROM Write Protection bit
   283                           ;	WRTD = OFF, Data EEPROM is not write-protected
   284  30000B                     	org	3145739
   285  30000B  E0                 	db	224
   286                           
   287                           ;Config register CONFIG7L @ 0x30000C
   288                           ;	Table Read Protection bit
   289                           ;	EBTR0 = OFF, Block 0 (000800-001FFFh) is not protected from table reads executed in ot
      +                          her blocks
   290                           ;	Table Read Protection bit
   291                           ;	EBTR1 = OFF, Block 1 (002000-003FFFh) is not protected from table reads executed in ot
      +                          her blocks
   292                           ;	Table Read Protection bit
   293                           ;	EBTR2 = OFF, Block 2 (004000-005FFFh) is not protected from table reads executed in ot
      +                          her blocks
   294                           ;	Table Read Protection bit
   295                           ;	EBTR3 = OFF, Block 3 (006000-007FFFh) is not protected from table reads executed in ot
      +                          her blocks
   296  30000C                     	org	3145740
   297  30000C  0F                 	db	15
   298                           
   299                           ;Config register CONFIG7H @ 0x30000D
   300                           ;	Boot Block Table Read Protection bit
   301                           ;	EBTRB = OFF, Boot block (000000-0007FFh) is not protected from table reads executed in
      +                           other blocks
   302  30000D                     	org	3145741
   303  30000D  40                 	db	64
   304                           tosu	equ	0xFFF
   305                           tosh	equ	0xFFE
   306                           tosl	equ	0xFFD
   307                           stkptr	equ	0xFFC
   308                           pclatu	equ	0xFFB
   309                           pclath	equ	0xFFA
   310                           pcl	equ	0xFF9
   311                           tblptru	equ	0xFF8
   312                           tblptrh	equ	0xFF7
   313                           tblptrl	equ	0xFF6
   314                           tablat	equ	0xFF5
   315                           prodh	equ	0xFF4
   316                           prodl	equ	0xFF3
   317                           indf0	equ	0xFEF
   318                           postinc0	equ	0xFEE
   319                           postdec0	equ	0xFED
   320                           preinc0	equ	0xFEC
   321                           plusw0	equ	0xFEB
   322                           fsr0h	equ	0xFEA
   323                           fsr0l	equ	0xFE9
   324                           wreg	equ	0xFE8
   325                           indf1	equ	0xFE7
   326                           postinc1	equ	0xFE6
   327                           postdec1	equ	0xFE5
   328                           preinc1	equ	0xFE4
   329                           plusw1	equ	0xFE3
   330                           fsr1h	equ	0xFE2
   331                           fsr1l	equ	0xFE1
   332                           bsr	equ	0xFE0
   333                           indf2	equ	0xFDF
   334                           postinc2	equ	0xFDE
   335                           postdec2	equ	0xFDD
   336                           preinc2	equ	0xFDC
   337                           plusw2	equ	0xFDB
   338                           fsr2h	equ	0xFDA
   339                           fsr2l	equ	0xFD9
   340                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      0       0
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           5F      0       0       0        0.0%
EEDATA             100      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              5F      0       0       1        0.0%
STACK                0      0       0       2        0.0%
DATA                 0      0       0       3        0.0%
BITBANK0            A0      0       0       4        0.0%
BANK0               A0      0       0       5        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BITBANK3           100      0       0      10        0.0%
BANK3              100      0       0      11        0.0%
BITBANK4           100      0       0      12        0.0%
BANK4              100      0       0      13        0.0%
BITBANK5           100      0       0      14        0.0%
BANK5              100      0       0      15        0.0%
BITBANK6           100      0       0      16        0.0%
BANK6              100      0       0      17        0.0%
BITBANK7           100      0       0      18        0.0%
BANK7              100      0       0      19        0.0%
ABS                  0      0       0      20        0.0%
BIGRAM             7FF      0       0      21        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.20 build 20200408173844 
Symbol Table                                                                                   Mon Feb 01 21:04:32 2021

                      l9 7FF4                      l688 7FF0                     _main 7FF0  
                   start 0000             ___param_bank 000000                    ?_main 0000  
        __initialization 7FEA             __end_of_main 8000                   ??_main 0000  
          __activetblptr 000000               __accesstop 0060  __end_of__initialization 7FEA  
          ___rparam_used 000001           __pcstackCOMRAM 0000                  __Hparam 0000  
                __Lparam 0000                  __pcinit 7FEA                  __ramtop 0800  
                __ptext0 7FF0     end_of_initialization 7FEA                _TRISDbits 000F95  
    start_initialization 7FEA                 _LATDbits 000F8C                 __Hrparam 0000  
               __Lrparam 0000            __size_of_main 0010  
