
---------- Begin Simulation Statistics ----------
final_tick                               582263522268                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 115847                       # Simulator instruction rate (inst/s)
host_mem_usage                                 678612                       # Number of bytes of host memory used
host_op_rate                                   213412                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   863.21                       # Real time elapsed on the host
host_tick_rate                              674535169                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     184218801                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.582264                       # Number of seconds simulated
sim_ticks                                582263522268                       # Number of ticks simulated
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     184218801                       # Number of ops (including micro ops) committed
system.cpu.cpi                               8.729588                       # CPI: cycles per instruction
system.cpu.discardedOps                          4398                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                       651228655                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.114553                       # IPC: instructions per cycle
system.cpu.numCycles                        872958804                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                97640467     53.00%     53.00% # Class of committed instruction
system.cpu.op_class_0::IntMult                 114702      0.06%     53.06% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      8      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                     10      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      8      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     1      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               24      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::MemRead                2082677      1.13%     54.20% # Class of committed instruction
system.cpu.op_class_0::MemWrite              84380904     45.80%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                184218801                       # Class of committed instruction
system.cpu.tickCycles                       221730149                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    19                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      5246923                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      10510792                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           59                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            7                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      5261561                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          641                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     10525745                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            648                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                10658210                       # Number of BP lookups
system.cpu.branchPred.condPredicted          10649991                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              1465                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             10650149                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                10648797                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.987305                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                    2721                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  1                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             197                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                 20                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              177                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          103                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     75856523                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         75856523                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     75856558                       # number of overall hits
system.cpu.dcache.overall_hits::total        75856558                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     10524090                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       10524090                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     10524126                       # number of overall misses
system.cpu.dcache.overall_misses::total      10524126                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 963248167390                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 963248167390                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 963248167390                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 963248167390                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     86380613                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     86380613                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     86380684                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     86380684                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.121834                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.121834                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.121834                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.121834                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 91527.929483                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 91527.929483                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 91527.616392                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 91527.616392                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          252                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    50.400000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      5261218                       # number of writebacks
system.cpu.dcache.writebacks::total           5261218                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      5260539                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      5260539                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      5260539                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      5260539                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      5263551                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      5263551                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      5263582                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      5263582                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 472987824391                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 472987824391                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 472990368329                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 472990368329                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.060934                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.060934                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.060935                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.060935                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 89860.974918                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 89860.974918                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 89860.928989                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 89860.928989                       # average overall mshr miss latency
system.cpu.dcache.replacements                5261534                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2043549                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2043549                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          454                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           454                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     29414033                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     29414033                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2044003                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2044003                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000222                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000222                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 64788.618943                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 64788.618943                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           40                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           40                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          414                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          414                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     26535928                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     26535928                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000203                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000203                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 64096.444444                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 64096.444444                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     73812974                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       73812974                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data     10523636                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     10523636                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 963218753357                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 963218753357                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     84336610                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     84336610                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.124781                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.124781                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 91529.083043                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 91529.083043                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      5260499                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      5260499                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      5263137                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      5263137                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data 472961288463                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 472961288463                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.062406                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.062406                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 89863.001564                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 89863.001564                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           35                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            35                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           36                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           36                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           71                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           71                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.507042                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.507042                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           31                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           31                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      2543938                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      2543938                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.436620                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.436620                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 82062.516129                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 82062.516129                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           34                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           34                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 582263522268                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          2043.565319                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            81120208                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           5263582                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             15.411598                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            192096                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  2043.565319                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.997835                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997835                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           92                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          820                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         1136                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          91644334                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         91644334                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 582263522268                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 582263522268                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 582263522268                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            45071034                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions            2086496                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions            169130                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     42665256                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         42665256                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     42665256                       # number of overall hits
system.cpu.icache.overall_hits::total        42665256                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          602                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            602                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          602                       # number of overall misses
system.cpu.icache.overall_misses::total           602                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     52693667                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     52693667                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     52693667                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     52693667                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     42665858                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     42665858                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     42665858                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     42665858                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000014                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000014                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000014                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000014                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 87531.008306                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 87531.008306                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 87531.008306                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 87531.008306                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           27                       # number of writebacks
system.cpu.icache.writebacks::total                27                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          602                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          602                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          602                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          602                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     51890599                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     51890599                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     51890599                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     51890599                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000014                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000014                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000014                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000014                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 86197.008306                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 86197.008306                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 86197.008306                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 86197.008306                       # average overall mshr miss latency
system.cpu.icache.replacements                     27                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     42665256                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        42665256                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          602                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           602                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     52693667                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     52693667                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     42665858                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     42665858                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000014                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000014                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 87531.008306                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 87531.008306                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          602                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          602                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     51890599                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     51890599                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000014                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000014                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 86197.008306                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 86197.008306                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 582263522268                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           478.875914                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            42665858                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               602                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          70873.518272                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             94047                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   478.875914                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.233826                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.233826                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          575                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          575                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.280762                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          42666460                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         42666460                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 582263522268                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 582263522268                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 582263522268                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 582263522268                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  184218801                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       667                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   22                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                  273                       # number of demand (read+write) hits
system.l2.demand_hits::total                      295                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  22                       # number of overall hits
system.l2.overall_hits::.cpu.data                 273                       # number of overall hits
system.l2.overall_hits::total                     295                       # number of overall hits
system.l2.demand_misses::.cpu.inst                580                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data            5263309                       # number of demand (read+write) misses
system.l2.demand_misses::total                5263889                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               580                       # number of overall misses
system.l2.overall_misses::.cpu.data           5263309                       # number of overall misses
system.l2.overall_misses::total               5263889                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     50352497                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data 462452119171                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     462502471668                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     50352497                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data 462452119171                       # number of overall miss cycles
system.l2.overall_miss_latency::total    462502471668                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              602                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          5263582                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              5264184                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             602                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         5263582                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             5264184                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.963455                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.999948                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999944                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.963455                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.999948                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999944                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 86814.650000                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 87863.380085                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 87863.264531                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 86814.650000                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 87863.380085                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 87863.264531                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             5246668                       # number of writebacks
system.l2.writebacks::total                   5246668                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   7                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  7                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           579                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data       5263303                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           5263882                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          579                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data      5263303                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          5263882                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     42385042                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data 390531797542                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 390574182584                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     42385042                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data 390531797542                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 390574182584                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.961794                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.999947                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999943                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.961794                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.999947                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999943                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 73203.872193                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 74198.995867                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74198.886408                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 73203.872193                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 74198.995867                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 74198.886408                       # average overall mshr miss latency
system.l2.replacements                        5247541                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      5261218                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          5261218                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      5261218                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      5261218                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           27                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               27                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           27                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           27                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           17                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            17                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data               114                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   114                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data         5263023                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             5263023                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data 462426194215                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  462426194215                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data       5263137                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           5263137                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999978                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999978                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 87863.228835                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 87863.228835                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data      5263023                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        5263023                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data 390510131089                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 390510131089                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999978                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999978                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 74198.826623                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 74198.826623                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             22                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 22                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          580                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              580                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     50352497                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     50352497                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          602                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            602                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.963455                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.963455                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 86814.650000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86814.650000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          579                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          579                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     42385042                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     42385042                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.961794                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.961794                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 73203.872193                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 73203.872193                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data           159                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               159                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          286                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             286                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     25924956                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     25924956                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          445                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           445                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.642697                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.642697                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 90646.699301                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 90646.699301                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          280                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          280                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     21666453                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     21666453                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.629213                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.629213                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 77380.189286                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 77380.189286                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 582263522268                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 16268.848695                       # Cycle average of tags in use
system.l2.tags.total_refs                    10525662                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   5263925                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.999584                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     80000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.073736                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         3.332822                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     16265.442136                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000005                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000203                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.992764                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.992972                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           92                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          820                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         8187                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         7285                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  26315297                       # Number of tag accesses
system.l2.tags.data_accesses                 26315297                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 582263522268                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples   5246668.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       579.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   5263303.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001392587096                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       327884                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       327884                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            15586908                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4931024                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     5263882                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5246668                       # Number of write requests accepted
system.mem_ctrls.readBursts                   5263882                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5246668                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.77                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               5263882                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5246668                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 5262609                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1246                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      24                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     46                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 327889                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 327888                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 327888                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 327885                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 327891                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 327887                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 327885                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 328247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 327885                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 327885                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 327886                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 327885                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 327884                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 327884                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 327884                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 327884                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples       327884                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.054065                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.005423                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     20.329516                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511        327881    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11264-11775            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        327884                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       327884                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.001513                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.001446                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.047994                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           327476     99.88%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              362      0.11%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                4      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               42      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        327884                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys               336888448                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            335786752                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    578.58                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    576.69                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  582263496922                       # Total gap between requests
system.mem_ctrls.avgGap                      55398.00                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        37056                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data    336851392                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks    335784960                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 63641.287119724686                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 578520513.680670619011                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 576688985.585202693939                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          579                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data      5263303                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks      5246668                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     16352480                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data 155759393340                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 14263624459880                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     28242.63                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     29593.47                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   2718606.26                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        37056                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data    336851392                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total     336888448                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        37056                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        37056                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks    335786752                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total    335786752                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          579                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data      5263303                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total        5263882                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks      5246668                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total       5246668                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst        63641                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    578520514                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        578584155                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst        63641                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total        63641                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    576692063                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       576692063                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    576692063                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst        63641                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    578520514                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      1155276218                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts              5263882                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts             5246640                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0       328922                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1       329079                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2       329071                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3       329066                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4       329003                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5       329073                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6       329077                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7       329028                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8       328901                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9       328867                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10       328904                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11       328917                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12       329017                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13       329020                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14       328994                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15       328943                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0       327813                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1       327965                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2       327952                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3       328030                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4       327950                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5       328009                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6       328010                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7       327982                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8       327809                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9       327808                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10       327808                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11       327863                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12       327937                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13       327930                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14       327885                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15       327889                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             57077958320                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat           26319410000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat       155775745820                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                10843.32                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           29593.32                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits             4827667                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits            4873495                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            91.71                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           92.89                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       809358                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   831.118393                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   725.164296                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   303.080206                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        20657      2.55%      2.55% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        43192      5.34%      7.89% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        39137      4.84%     12.72% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511        36681      4.53%     17.26% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        52854      6.53%     23.79% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767        27512      3.40%     27.19% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895        44378      5.48%     32.67% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023        27192      3.36%     36.03% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151       517755     63.97%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       809358                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead             336888448                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten          335784960                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              578.584155                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              576.688986                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    9.03                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                4.52                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               4.51                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               92.30                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 582263522268                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy      2889686520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy      1535897220                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy    18794757660                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy   13695771420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 45962779200.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 138392848470                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 107047846560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  328319587050                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   563.867690                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 274205848565                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF  19442800000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 288614873703                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy      2889143880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy      1535616390                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy    18789359820                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy   13691689380                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 45962779200.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 138443237610                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 107005413600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  328317239880                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   563.863659                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 274098679112                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF  19442800000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 288722043156                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 582263522268                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                859                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5246668                       # Transaction distribution
system.membus.trans_dist::CleanEvict              242                       # Transaction distribution
system.membus.trans_dist::ReadExReq           5263023                       # Transaction distribution
system.membus.trans_dist::ReadExResp          5263023                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           859                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port     15774674                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total               15774674                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port    672675200                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total               672675200                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           5263882                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 5263882    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             5263882                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 582263522268                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy         35052045521                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               6.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy        27702701617                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.8                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp              1047                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     10507886                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           27                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1189                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          5263137                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         5263137                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           602                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          445                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1231                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     15788698                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total              15789929                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        40256                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    673587200                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              673627456                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                         5247541                       # Total snoops (count)
system.tol2bus.snoopTraffic                 335786752                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         10511725                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000068                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.008322                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               10511018     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    700      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      7      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           10511725                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 582263522268                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy        14039172745                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1205268                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       10532431578                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
