{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1542105893933 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1542105893935 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 13 11:44:53 2018 " "Processing started: Tue Nov 13 11:44:53 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1542105893935 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1542105893935 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off bus_ia -c bus_ia " "Command: quartus_map --read_settings_files=on --write_settings_files=off bus_ia -c bus_ia" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1542105893936 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1542105894224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sept.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sept.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sept-arch " "Found design unit 1: sept-arch" {  } { { "sept.vhd" "" { Text "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/sept.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542105894762 ""} { "Info" "ISGN_ENTITY_NAME" "1 sept " "Found entity 1: sept" {  } { { "sept.vhd" "" { Text "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/sept.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542105894762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542105894762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "h10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file h10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 h10-montage " "Found design unit 1: h10-montage" {  } { { "h10.vhd" "" { Text "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/h10.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542105894770 ""} { "Info" "ISGN_ENTITY_NAME" "1 h10 " "Found entity 1: h10" {  } { { "h10.vhd" "" { Text "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/h10.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542105894770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542105894770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gentick.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gentick.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gentick-montage " "Found design unit 1: gentick-montage" {  } { { "gentick.vhd" "" { Text "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/gentick.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542105894777 ""} { "Info" "ISGN_ENTITY_NAME" "1 gentick " "Found entity 1: gentick" {  } { { "gentick.vhd" "" { Text "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/gentick.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542105894777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542105894777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "terminateur.vhd 2 1 " "Found 2 design units, including 1 entities, in source file terminateur.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 terminateur-montage " "Found design unit 1: terminateur-montage" {  } { { "terminateur.vhd" "" { Text "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/terminateur.vhd" 73 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542105894783 ""} { "Info" "ISGN_ENTITY_NAME" "1 terminateur " "Found entity 1: terminateur" {  } { { "terminateur.vhd" "" { Text "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/terminateur.vhd" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542105894783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542105894783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "initiateur.vhd 2 1 " "Found 2 design units, including 1 entities, in source file initiateur.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 initiateur-Montage " "Found design unit 1: initiateur-Montage" {  } { { "initiateur.vhd" "" { Text "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/initiateur.vhd" 71 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542105894790 ""} { "Info" "ISGN_ENTITY_NAME" "1 initiateur " "Found entity 1: initiateur" {  } { { "initiateur.vhd" "" { Text "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/initiateur.vhd" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542105894790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542105894790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "terminateurSplit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file terminateurSplit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 terminateurSplit-Montage " "Found design unit 1: terminateurSplit-Montage" {  } { { "terminateurSplit.vhd" "" { Text "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/terminateurSplit.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542105894797 ""} { "Info" "ISGN_ENTITY_NAME" "1 terminateurSplit " "Found entity 1: terminateurSplit" {  } { { "terminateurSplit.vhd" "" { Text "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/terminateurSplit.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542105894797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542105894797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rs232in.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rs232in.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rs232in-montage " "Found design unit 1: rs232in-montage" {  } { { "rs232in.vhd" "" { Text "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/rs232in.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542105894803 ""} { "Info" "ISGN_ENTITY_NAME" "1 rs232in " "Found entity 1: rs232in" {  } { { "rs232in.vhd" "" { Text "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/rs232in.vhd" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542105894803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542105894803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "plus12.vhd 2 1 " "Found 2 design units, including 1 entities, in source file plus12.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 plus12-Montage " "Found design unit 1: plus12-Montage" {  } { { "plus12.vhd" "" { Text "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/plus12.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542105894810 ""} { "Info" "ISGN_ENTITY_NAME" "1 plus12 " "Found entity 1: plus12" {  } { { "plus12.vhd" "" { Text "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/plus12.vhd" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542105894810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542105894810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rs232out.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rs232out.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rs232out-montage " "Found design unit 1: rs232out-montage" {  } { { "rs232out.vhd" "" { Text "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/rs232out.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542105894816 ""} { "Info" "ISGN_ENTITY_NAME" "1 rs232out " "Found entity 1: rs232out" {  } { { "rs232out.vhd" "" { Text "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/rs232out.vhd" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542105894816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542105894816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus_ia.bdf 1 1 " "Found 1 design units, including 1 entities, in source file bus_ia.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 bus_ia " "Found entity 1: bus_ia" {  } { { "bus_ia.bdf" "" { Schematic "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/bus_ia.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542105894822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542105894822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "h100.vhd 2 1 " "Found 2 design units, including 1 entities, in source file h100.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 h100-montage " "Found design unit 1: h100-montage" {  } { { "h100.vhd" "" { Text "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/h100.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542105894829 ""} { "Info" "ISGN_ENTITY_NAME" "1 h100 " "Found entity 1: h100" {  } { { "h100.vhd" "" { Text "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/h100.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542105894829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542105894829 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "bus_ia " "Elaborating entity \"bus_ia\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1542105895025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rs232out rs232out:inst6 " "Elaborating entity \"rs232out\" for hierarchy \"rs232out:inst6\"" {  } { { "bus_ia.bdf" "inst6" { Schematic "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/bus_ia.bdf" { { 336 1256 1416 448 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542105895033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "terminateurSplit terminateurSplit:inst5 " "Elaborating entity \"terminateurSplit\" for hierarchy \"terminateurSplit:inst5\"" {  } { { "bus_ia.bdf" "inst5" { Schematic "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/bus_ia.bdf" { { 352 968 1160 496 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542105895039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "terminateur terminateur:inst3 " "Elaborating entity \"terminateur\" for hierarchy \"terminateur:inst3\"" {  } { { "bus_ia.bdf" "inst3" { Schematic "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/bus_ia.bdf" { { 320 536 760 464 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542105895044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "plus12 plus12:inst2 " "Elaborating entity \"plus12\" for hierarchy \"plus12:inst2\"" {  } { { "bus_ia.bdf" "inst2" { Schematic "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/bus_ia.bdf" { { 336 232 440 480 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542105895049 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "debug plus12.vhd(69) " "VHDL Signal Declaration warning at plus12.vhd(69): used implicit default value for signal \"debug\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "plus12.vhd" "" { Text "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/plus12.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1542105895051 "|bus_ia|plus12:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gentick gentick:inst8 " "Elaborating entity \"gentick\" for hierarchy \"gentick:inst8\"" {  } { { "bus_ia.bdf" "inst8" { Schematic "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/bus_ia.bdf" { { 328 -160 48 472 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542105895054 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "R_V gentick.vhd(69) " "VHDL Process Statement warning at gentick.vhd(69): inferring latch(es) for signal or variable \"R_V\", which holds its previous value in one or more paths through the process" {  } { { "gentick.vhd" "" { Text "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/gentick.vhd" 69 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1542105895056 "|bus_ia|gentick:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_V\[0\] gentick.vhd(69) " "Inferred latch for \"R_V\[0\]\" at gentick.vhd(69)" {  } { { "gentick.vhd" "" { Text "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/gentick.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542105895056 "|bus_ia|gentick:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_V\[1\] gentick.vhd(69) " "Inferred latch for \"R_V\[1\]\" at gentick.vhd(69)" {  } { { "gentick.vhd" "" { Text "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/gentick.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542105895056 "|bus_ia|gentick:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_V\[2\] gentick.vhd(69) " "Inferred latch for \"R_V\[2\]\" at gentick.vhd(69)" {  } { { "gentick.vhd" "" { Text "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/gentick.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542105895056 "|bus_ia|gentick:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_V\[3\] gentick.vhd(69) " "Inferred latch for \"R_V\[3\]\" at gentick.vhd(69)" {  } { { "gentick.vhd" "" { Text "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/gentick.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542105895056 "|bus_ia|gentick:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_V\[4\] gentick.vhd(69) " "Inferred latch for \"R_V\[4\]\" at gentick.vhd(69)" {  } { { "gentick.vhd" "" { Text "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/gentick.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542105895056 "|bus_ia|gentick:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_V\[5\] gentick.vhd(69) " "Inferred latch for \"R_V\[5\]\" at gentick.vhd(69)" {  } { { "gentick.vhd" "" { Text "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/gentick.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542105895056 "|bus_ia|gentick:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_V\[6\] gentick.vhd(69) " "Inferred latch for \"R_V\[6\]\" at gentick.vhd(69)" {  } { { "gentick.vhd" "" { Text "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/gentick.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542105895056 "|bus_ia|gentick:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_V\[7\] gentick.vhd(69) " "Inferred latch for \"R_V\[7\]\" at gentick.vhd(69)" {  } { { "gentick.vhd" "" { Text "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/gentick.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542105895056 "|bus_ia|gentick:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_V\[8\] gentick.vhd(69) " "Inferred latch for \"R_V\[8\]\" at gentick.vhd(69)" {  } { { "gentick.vhd" "" { Text "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/gentick.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542105895056 "|bus_ia|gentick:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_V\[9\] gentick.vhd(69) " "Inferred latch for \"R_V\[9\]\" at gentick.vhd(69)" {  } { { "gentick.vhd" "" { Text "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/gentick.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542105895056 "|bus_ia|gentick:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_V\[10\] gentick.vhd(69) " "Inferred latch for \"R_V\[10\]\" at gentick.vhd(69)" {  } { { "gentick.vhd" "" { Text "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/gentick.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542105895056 "|bus_ia|gentick:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_V\[11\] gentick.vhd(69) " "Inferred latch for \"R_V\[11\]\" at gentick.vhd(69)" {  } { { "gentick.vhd" "" { Text "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/gentick.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542105895056 "|bus_ia|gentick:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_V\[12\] gentick.vhd(69) " "Inferred latch for \"R_V\[12\]\" at gentick.vhd(69)" {  } { { "gentick.vhd" "" { Text "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/gentick.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542105895056 "|bus_ia|gentick:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_V\[13\] gentick.vhd(69) " "Inferred latch for \"R_V\[13\]\" at gentick.vhd(69)" {  } { { "gentick.vhd" "" { Text "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/gentick.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542105895056 "|bus_ia|gentick:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_V\[14\] gentick.vhd(69) " "Inferred latch for \"R_V\[14\]\" at gentick.vhd(69)" {  } { { "gentick.vhd" "" { Text "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/gentick.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542105895056 "|bus_ia|gentick:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_V\[15\] gentick.vhd(69) " "Inferred latch for \"R_V\[15\]\" at gentick.vhd(69)" {  } { { "gentick.vhd" "" { Text "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/gentick.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542105895056 "|bus_ia|gentick:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_V\[16\] gentick.vhd(69) " "Inferred latch for \"R_V\[16\]\" at gentick.vhd(69)" {  } { { "gentick.vhd" "" { Text "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/gentick.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542105895056 "|bus_ia|gentick:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_V\[17\] gentick.vhd(69) " "Inferred latch for \"R_V\[17\]\" at gentick.vhd(69)" {  } { { "gentick.vhd" "" { Text "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/gentick.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542105895056 "|bus_ia|gentick:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_V\[18\] gentick.vhd(69) " "Inferred latch for \"R_V\[18\]\" at gentick.vhd(69)" {  } { { "gentick.vhd" "" { Text "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/gentick.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542105895056 "|bus_ia|gentick:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_V\[19\] gentick.vhd(69) " "Inferred latch for \"R_V\[19\]\" at gentick.vhd(69)" {  } { { "gentick.vhd" "" { Text "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/gentick.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542105895056 "|bus_ia|gentick:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_V\[20\] gentick.vhd(69) " "Inferred latch for \"R_V\[20\]\" at gentick.vhd(69)" {  } { { "gentick.vhd" "" { Text "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/gentick.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542105895057 "|bus_ia|gentick:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_V\[21\] gentick.vhd(69) " "Inferred latch for \"R_V\[21\]\" at gentick.vhd(69)" {  } { { "gentick.vhd" "" { Text "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/gentick.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542105895057 "|bus_ia|gentick:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_V\[22\] gentick.vhd(69) " "Inferred latch for \"R_V\[22\]\" at gentick.vhd(69)" {  } { { "gentick.vhd" "" { Text "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/gentick.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542105895057 "|bus_ia|gentick:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_V\[23\] gentick.vhd(69) " "Inferred latch for \"R_V\[23\]\" at gentick.vhd(69)" {  } { { "gentick.vhd" "" { Text "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/gentick.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542105895057 "|bus_ia|gentick:inst8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "initiateur initiateur:inst " "Elaborating entity \"initiateur\" for hierarchy \"initiateur:inst\"" {  } { { "bus_ia.bdf" "inst" { Schematic "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/bus_ia.bdf" { { 352 -488 -280 528 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542105895059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rs232in rs232in:inst4 " "Elaborating entity \"rs232in\" for hierarchy \"rs232in:inst4\"" {  } { { "bus_ia.bdf" "inst4" { Schematic "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/bus_ia.bdf" { { 368 -832 -664 480 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542105895064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "h10 h10:inst10 " "Elaborating entity \"h10\" for hierarchy \"h10:inst10\"" {  } { { "bus_ia.bdf" "inst10" { Schematic "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/bus_ia.bdf" { { 704 368 536 816 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542105895068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "h100 h100:inst7 " "Elaborating entity \"h100\" for hierarchy \"h100:inst7\"" {  } { { "bus_ia.bdf" "inst7" { Schematic "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/bus_ia.bdf" { { 704 136 272 816 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542105895085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sept sept:inst11 " "Elaborating entity \"sept\" for hierarchy \"sept:inst11\"" {  } { { "bus_ia.bdf" "inst11" { Schematic "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/bus_ia.bdf" { { 840 624 760 1016 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542105895089 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1542105895799 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1542105895981 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542105895981 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "487 " "Implemented 487 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1542105896278 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1542105896278 ""} { "Info" "ICUT_CUT_TM_LCELLS" "474 " "Implemented 474 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1542105896278 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1542105896278 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "640 " "Peak virtual memory: 640 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1542105896320 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 13 11:44:56 2018 " "Processing ended: Tue Nov 13 11:44:56 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1542105896320 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1542105896320 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1542105896320 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1542105896320 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1542105897943 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1542105897944 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 13 11:44:57 2018 " "Processing started: Tue Nov 13 11:44:57 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1542105897944 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1542105897944 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off bus_ia -c bus_ia " "Command: quartus_fit --read_settings_files=off --write_settings_files=off bus_ia -c bus_ia" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1542105897945 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1542105898566 ""}
{ "Info" "0" "" "Project  = bus_ia" {  } {  } 0 0 "Project  = bus_ia" 0 0 "Fitter" 0 0 1542105898567 ""}
{ "Info" "0" "" "Revision = bus_ia" {  } {  } 0 0 "Revision = bus_ia" 0 0 "Fitter" 0 0 1542105898567 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1542105898693 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "bus_ia EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"bus_ia\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1542105898699 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1542105898730 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1542105898730 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1542105898943 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1542105898955 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1542105899388 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1542105899388 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1542105899388 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "/pub/PRE-2018/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/pub/PRE-2018/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ~ASDO~ } } } { "/pub/PRE-2018/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/pub/PRE-2018/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/" { { 0 { 0 ""} 0 963 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1542105899394 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "/pub/PRE-2018/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/pub/PRE-2018/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ~nCSO~ } } } { "/pub/PRE-2018/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/pub/PRE-2018/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/" { { 0 { 0 ""} 0 964 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1542105899394 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "/pub/PRE-2018/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/pub/PRE-2018/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "/pub/PRE-2018/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/pub/PRE-2018/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/" { { 0 { 0 ""} 0 965 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1542105899394 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1542105899394 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "bus_ia.sdc " "Synopsys Design Constraints File file not found: 'bus_ia.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1542105899562 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1542105899562 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1542105899568 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node clk (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1542105899594 ""}  } { { "/pub/PRE-2018/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/pub/PRE-2018/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { clk } } } { "/pub/PRE-2018/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/pub/PRE-2018/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "bus_ia.bdf" "" { Schematic "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/bus_ia.bdf" { { 184 -1136 -968 200 "clk" "" } } } } { "/pub/PRE-2018/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/pub/PRE-2018/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/" { { 0 { 0 ""} 0 14 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1542105899594 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1542105899673 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1542105899674 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1542105899674 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1542105899676 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1542105899677 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1542105899678 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1542105899678 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1542105899679 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1542105899696 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1542105899697 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1542105899697 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1542105899706 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1542105900803 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1542105900999 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1542105901007 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1542105901807 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1542105901807 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1542105901892 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X33_Y12 X43_Y23 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23" {  } { { "loc" "" { Generic "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23"} { { 11 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23"} 33 12 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1542105902751 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1542105902751 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1542105903109 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1542105903110 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1542105903110 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.26 " "Total time spent on timing analysis during the Fitter is 0.26 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1542105903129 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1542105903133 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "10 " "Found 10 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "tx 0 " "Pin \"tx\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542105903144 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "diode 0 " "Pin \"diode\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542105903144 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "diodeh10 0 " "Pin \"diodeh10\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542105903144 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pin_name1 0 " "Pin \"pin_name1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542105903144 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pin_name2 0 " "Pin \"pin_name2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542105903144 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pin_name3 0 " "Pin \"pin_name3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542105903144 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pin_name4 0 " "Pin \"pin_name4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542105903144 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pin_name5 0 " "Pin \"pin_name5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542105903144 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pin_name6 0 " "Pin \"pin_name6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542105903144 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pin_name7 0 " "Pin \"pin_name7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542105903144 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1542105903144 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1542105903314 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1542105903340 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1542105903523 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1542105903858 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1542105903887 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "724 " "Peak virtual memory: 724 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1542105904171 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 13 11:45:04 2018 " "Processing ended: Tue Nov 13 11:45:04 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1542105904171 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1542105904171 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1542105904171 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1542105904171 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1542105905681 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1542105905683 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 13 11:45:05 2018 " "Processing started: Tue Nov 13 11:45:05 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1542105905683 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1542105905683 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off bus_ia -c bus_ia " "Command: quartus_asm --read_settings_files=off --write_settings_files=off bus_ia -c bus_ia" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1542105905683 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1542105906925 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1542105906969 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "553 " "Peak virtual memory: 553 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1542105907331 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 13 11:45:07 2018 " "Processing ended: Tue Nov 13 11:45:07 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1542105907331 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1542105907331 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1542105907331 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1542105907331 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1542105907447 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1542105908716 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1542105908718 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 13 11:45:08 2018 " "Processing started: Tue Nov 13 11:45:08 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1542105908718 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1542105908718 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta bus_ia -c bus_ia " "Command: quartus_sta bus_ia -c bus_ia" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1542105908718 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1542105909061 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1542105909217 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1542105909251 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1542105909251 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "bus_ia.sdc " "Synopsys Design Constraints File file not found: 'bus_ia.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1542105909369 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1542105909370 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1542105909372 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1542105909372 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1542105909375 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1542105909387 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1542105909396 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.802 " "Worst-case setup slack is -4.802" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542105909400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542105909400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.802      -415.009 clk  " "   -4.802      -415.009 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542105909400 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1542105909400 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.391 " "Worst-case hold slack is 0.391" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542105909403 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542105909403 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 clk  " "    0.391         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542105909403 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1542105909403 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1542105909406 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1542105909409 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542105909412 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542105909412 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380      -356.380 clk  " "   -1.380      -356.380 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542105909412 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1542105909412 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1542105909448 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1542105909449 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1542105909468 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.501 " "Worst-case setup slack is -1.501" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542105909471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542105909471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.501       -45.083 clk  " "   -1.501       -45.083 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542105909471 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1542105909471 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.215 " "Worst-case hold slack is 0.215" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542105909476 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542105909476 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 clk  " "    0.215         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542105909476 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1542105909476 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1542105909479 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1542105909483 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542105909965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542105909965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380      -356.380 clk  " "   -1.380      -356.380 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542105909965 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1542105909965 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1542105910009 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1542105910029 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1542105910029 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "504 " "Peak virtual memory: 504 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1542105910086 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 13 11:45:10 2018 " "Processing ended: Tue Nov 13 11:45:10 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1542105910086 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1542105910086 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1542105910086 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1542105910086 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 12 s " "Quartus II Full Compilation was successful. 0 errors, 12 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1542105910235 ""}
