===== CLOCK CYCLE TEST =====
TEST#001:  4Hz [0000] NOP
TEST#002: 12Hz [0000] LD BC<$0000>, $1234
TEST#003:  8Hz [0000] LD (BC<$1234>), A<$00>
TEST#004:  8Hz [0000] INC BC<$1234>
TEST#005:  4Hz [0000] INC B<$12>
TEST#006:  4Hz [0000] DEC B<$13>
TEST#007:  8Hz [0000] LD B<$12>, $7B
TEST#008:  4Hz [0000] RLCA <A:$00, C:OFF>
TEST#009: 20Hz [0000] LD ($ABCD), SP<$0000>
TEST#010:  8Hz [0000] ADD HL<$0000>, BC<$7B35>
TEST#011:  8Hz [0000] LD A, (BC<$7B35>) = $00
TEST#012:  8Hz [0000] DEC BC<$7B35>
TEST#013:  4Hz [0000] INC C<$34>
TEST#014:  4Hz [0000] DEC C<$35>
TEST#015:  8Hz [0000] LD C<$34>, $62
TEST#016:  4Hz [0000] RRCA <A:$00, C:OFF>
TEST#017:  4Hz [0000] STOP
TEST#018: 12Hz [0000] LD DE<$0000>, $1234
TEST#019:  8Hz [0000] LD (DE<$1234>), A<$00>
TEST#020:  8Hz [0000] INC DE<$1234>
TEST#021:  4Hz [0000] INC D<$12>
TEST#022:  4Hz [0000] DEC D<$13>
TEST#023:  8Hz [0000] LD D<$12>, $03
TEST#024:  4Hz [0000] RLA <A:$00, C:OFF>
TEST#025: 12Hz [0000] JR $0000 - 126 = $FFFFFF82
TEST#026:  8Hz [0000] ADD HL<$7B35>, DE<$0335>
TEST#027:  8Hz [0000] LD A, (DE<$0335>) = $00
TEST#028:  8Hz [0000] DEC DE<$0335>
TEST#029:  4Hz [0000] INC E<$34>
TEST#030:  4Hz [0000] DEC E<$35>
TEST#031:  8Hz [0000] LD E<$34>, $0C
TEST#032:  4Hz [0000] RRA <A:$00, C:OFF>
TEST#033:  8Hz [0000] JR NZ, $0000 + 2 = $0002 <NO>
TEST#034: 12Hz [0000] JR NZ, $0000 + 2 = $0002 <YES>
TEST#035: 12Hz [0000] LD HL<$7E6A>, $1234
TEST#036:  8Hz [0000] LDI (HL<$1234>), A<$00>
TEST#037:  8Hz [0000] INC HL<$1235>
TEST#038:  4Hz [0000] INC H<$12>
TEST#039:  4Hz [0000] DEC H<$13>
TEST#040:  8Hz [0000] LD H<$12>, $33
TEST#041:  4Hz [0000] DAA ... A: $00 -> $00
TEST#042:  8Hz [0000] JR Z, $0000 + 2 = $0002 <NO>
TEST#043: 12Hz [0000] JR Z, $0000 + 2 = $0002 <YES>
TEST#044:  8Hz [0000] ADD HL<$3336>, HL<$3336>
TEST#045:  8Hz [0000] LDI A<$00>, (HL<$666C>)
TEST#046:  8Hz [0000] DEC HL<$666D>
TEST#047:  4Hz [0000] INC L<$6C>
TEST#048:  4Hz [0000] DEC L<$6D>
TEST#049:  8Hz [0000] LD L<$6C>, $0C
TEST#050:  4Hz [0000] CPL A<$00>
