

================================================================
== Vivado HLS Report for 'rc_receiver'
================================================================
* Date:           Mon Aug 13 16:04:41 2018

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        rc_receiver
* Solution:       rc_receiver
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.00|     43.48|        0.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |   75|   75|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 76


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 76
* Pipeline : 1
  Pipeline-0 : II = 1, D = 76, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 
	52  / true
52 --> 
	53  / true
53 --> 
	54  / true
54 --> 
	55  / true
55 --> 
	56  / true
56 --> 
	57  / true
57 --> 
	58  / true
58 --> 
	59  / true
59 --> 
	60  / true
60 --> 
	61  / true
61 --> 
	62  / true
62 --> 
	63  / true
63 --> 
	64  / true
64 --> 
	65  / true
65 --> 
	66  / true
66 --> 
	67  / true
67 --> 
	68  / true
68 --> 
	69  / true
69 --> 
	70  / true
70 --> 
	71  / true
71 --> 
	72  / true
72 --> 
	73  / true
73 --> 
	74  / true
74 --> 
	75  / true
75 --> 
	76  / true
76 --> 

* FSM state operations: 

 <State 1> : 43.48ns
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%channels_V_read = call i5 @_ssdm_op_Read.ap_none.i5(i5 %channels_V)"
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%p_Val2_s = load i5* @last_on_V, align 1" [rc_receiver.cpp:69]
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_4 = trunc i5 %channels_V_read to i1" [rc_receiver.cpp:65]
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%acc_load = load i32* @acc, align 4" [rc_receiver.cpp:69]
ST_1 : Operation 81 [1/1] (2.55ns)   --->   "%tmp_1 = add i32 1, %acc_load" [rc_receiver.cpp:66]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 82 [1/1] (1.37ns)   --->   "%acc_loc = select i1 %tmp_4, i32 %tmp_1, i32 %acc_load" [rc_receiver.cpp:65]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node or_cond)   --->   "%tmp_5 = trunc i5 %p_Val2_s to i1" [rc_receiver.cpp:69]
ST_1 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node or_cond)   --->   "%tmp_7 = xor i1 %tmp_4, true" [rc_receiver.cpp:69]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node or_cond)   --->   "%tmp_9 = and i1 %tmp_5, %tmp_7" [rc_receiver.cpp:69]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (2.47ns)   --->   "%tmp_3 = icmp ugt i32 %acc_loc, 10" [rc_receiver.cpp:69]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 87 [1/1] (0.93ns) (out node of the LUT)   --->   "%or_cond = and i1 %tmp_9, %tmp_3" [rc_receiver.cpp:69]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 88 [1/1] (1.37ns)   --->   "%p_acc_loc = select i1 %or_cond, i32 0, i32 %acc_loc" [rc_receiver.cpp:69]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_10 = call i1 @_ssdm_op_BitSelect.i1.i5.i32(i5 %channels_V_read, i32 1)" [rc_receiver.cpp:65]
ST_1 : Operation 90 [1/1] (2.55ns)   --->   "%tmp_10_1 = add i32 1, %p_acc_loc" [rc_receiver.cpp:66]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 91 [1/1] (1.37ns)   --->   "%acc_new_1 = select i1 %tmp_10, i32 %tmp_10_1, i32 %p_acc_loc" [rc_receiver.cpp:65]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node or_cond_1)   --->   "%tmp_11 = call i1 @_ssdm_op_BitSelect.i1.i5.i32(i5 %p_Val2_s, i32 1)" [rc_receiver.cpp:69]
ST_1 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node or_cond_1)   --->   "%tmp_11_1 = xor i1 %tmp_10, true" [rc_receiver.cpp:69]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node or_cond_1)   --->   "%tmp_12_1 = and i1 %tmp_11, %tmp_11_1" [rc_receiver.cpp:69]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 95 [1/1] (2.47ns)   --->   "%tmp_14_1 = icmp ugt i32 %acc_new_1, 10" [rc_receiver.cpp:69]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 96 [1/1] (0.93ns) (out node of the LUT)   --->   "%or_cond_1 = and i1 %tmp_12_1, %tmp_14_1" [rc_receiver.cpp:69]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 97 [1/1] (1.37ns)   --->   "%p_acc_new_1 = select i1 %or_cond_1, i32 0, i32 %acc_new_1" [rc_receiver.cpp:69]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_12 = call i1 @_ssdm_op_BitSelect.i1.i5.i32(i5 %channels_V_read, i32 2)" [rc_receiver.cpp:65]
ST_1 : Operation 99 [1/1] (2.55ns)   --->   "%tmp_10_2 = add i32 1, %p_acc_new_1" [rc_receiver.cpp:66]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 100 [1/1] (1.37ns)   --->   "%acc_new_3 = select i1 %tmp_12, i32 %tmp_10_2, i32 %p_acc_new_1" [rc_receiver.cpp:65]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node or_cond_2)   --->   "%tmp_13 = call i1 @_ssdm_op_BitSelect.i1.i5.i32(i5 %p_Val2_s, i32 2)" [rc_receiver.cpp:69]
ST_1 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node or_cond_2)   --->   "%tmp_11_2 = xor i1 %tmp_12, true" [rc_receiver.cpp:69]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node or_cond_2)   --->   "%tmp_12_2 = and i1 %tmp_13, %tmp_11_2" [rc_receiver.cpp:69]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 104 [1/1] (2.47ns)   --->   "%tmp_14_2 = icmp ugt i32 %acc_new_3, 10" [rc_receiver.cpp:69]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 105 [1/1] (0.93ns) (out node of the LUT)   --->   "%or_cond_2 = and i1 %tmp_12_2, %tmp_14_2" [rc_receiver.cpp:69]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 106 [1/1] (1.37ns)   --->   "%p_acc_new_3 = select i1 %or_cond_2, i32 0, i32 %acc_new_3" [rc_receiver.cpp:69]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_14 = call i1 @_ssdm_op_BitSelect.i1.i5.i32(i5 %channels_V_read, i32 3)" [rc_receiver.cpp:65]
ST_1 : Operation 108 [1/1] (2.55ns)   --->   "%tmp_10_3 = add i32 1, %p_acc_new_3" [rc_receiver.cpp:66]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 109 [1/1] (1.37ns)   --->   "%acc_new_5 = select i1 %tmp_14, i32 %tmp_10_3, i32 %p_acc_new_3" [rc_receiver.cpp:65]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node or_cond_3)   --->   "%tmp_15 = call i1 @_ssdm_op_BitSelect.i1.i5.i32(i5 %p_Val2_s, i32 3)" [rc_receiver.cpp:69]
ST_1 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node or_cond_3)   --->   "%tmp_11_3 = xor i1 %tmp_14, true" [rc_receiver.cpp:69]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node or_cond_3)   --->   "%tmp_12_3 = and i1 %tmp_15, %tmp_11_3" [rc_receiver.cpp:69]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 113 [1/1] (2.47ns)   --->   "%tmp_14_3 = icmp ugt i32 %acc_new_5, 10" [rc_receiver.cpp:69]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 114 [1/1] (0.93ns) (out node of the LUT)   --->   "%or_cond_3 = and i1 %tmp_12_3, %tmp_14_3" [rc_receiver.cpp:69]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 115 [1/1] (1.37ns)   --->   "%p_acc_new_5 = select i1 %or_cond_3, i32 0, i32 %acc_new_5" [rc_receiver.cpp:69]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_16 = call i1 @_ssdm_op_BitSelect.i1.i5.i32(i5 %channels_V_read, i32 4)" [rc_receiver.cpp:65]
ST_1 : Operation 117 [1/1] (2.55ns)   --->   "%tmp_10_4 = add i32 1, %p_acc_new_5" [rc_receiver.cpp:66]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 118 [1/1] (1.37ns)   --->   "%acc_new_7 = select i1 %tmp_16, i32 %tmp_10_4, i32 %p_acc_new_5" [rc_receiver.cpp:65]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node or_cond_4)   --->   "%tmp_17 = call i1 @_ssdm_op_BitSelect.i1.i5.i32(i5 %p_Val2_s, i32 4)" [rc_receiver.cpp:69]
ST_1 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node or_cond_4)   --->   "%tmp_11_4 = xor i1 %tmp_16, true" [rc_receiver.cpp:69]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node or_cond_4)   --->   "%tmp_12_4 = and i1 %tmp_17, %tmp_11_4" [rc_receiver.cpp:69]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 122 [1/1] (2.47ns)   --->   "%tmp_14_4 = icmp ugt i32 %acc_new_7, 10" [rc_receiver.cpp:69]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 123 [1/1] (0.93ns) (out node of the LUT)   --->   "%or_cond_4 = and i1 %tmp_12_4, %tmp_14_4" [rc_receiver.cpp:69]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node tmp1)   --->   "%tmp2 = or i1 %or_cond, %tmp_4" [rc_receiver.cpp:69]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node tmp1)   --->   "%tmp4 = or i1 %or_cond_1, %tmp_12" [rc_receiver.cpp:69]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node tmp1)   --->   "%tmp3 = or i1 %tmp4, %tmp_10" [rc_receiver.cpp:69]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 127 [1/1] (0.93ns) (out node of the LUT)   --->   "%tmp1 = or i1 %tmp3, %tmp2" [rc_receiver.cpp:69]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node p_acc_flag_7)   --->   "%tmp6 = or i1 %or_cond_2, %tmp_14" [rc_receiver.cpp:69]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node p_acc_flag_7)   --->   "%tmp8 = or i1 %tmp_16, %or_cond_4" [rc_receiver.cpp:69]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node p_acc_flag_7)   --->   "%tmp7 = or i1 %tmp8, %or_cond_3" [rc_receiver.cpp:69]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node p_acc_flag_7)   --->   "%tmp5 = or i1 %tmp7, %tmp6" [rc_receiver.cpp:69]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 132 [1/1] (0.93ns) (out node of the LUT)   --->   "%p_acc_flag_7 = or i1 %tmp5, %tmp1" [rc_receiver.cpp:69]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 133 [1/1] (1.37ns)   --->   "%p_acc_new_7 = select i1 %or_cond_4, i32 0, i32 %acc_new_7" [rc_receiver.cpp:69]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "br i1 %p_acc_flag_7, label %mergeST, label %._crit_edge70.4.new" [rc_receiver.cpp:69]
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "store i32 %p_acc_new_7, i32* @acc, align 4" [rc_receiver.cpp:66]
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "store i5 %channels_V_read, i5* @last_on_V, align 1" [rc_receiver.cpp:83]

 <State 2> : 2.74ns
ST_2 : Operation 137 [1/1] (1.00ns)   --->   "%max_high_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %max_high)"   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 138 [1/1] (1.00ns)   --->   "%min_high_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %min_high)"   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node write_val_2_2_write_s)   --->   "%acc_loc_s = select i1 %or_cond, i32 %acc_loc, i32 0" [rc_receiver.cpp:69]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node p_write_to_1_3)   --->   "%p_cast = zext i1 %or_cond_1 to i2" [rc_receiver.cpp:69]
ST_2 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node write_val_2_2_write_s)   --->   "%write_val_2_1_write_s = select i1 %or_cond_1, i32 %acc_new_1, i32 %acc_loc_s" [rc_receiver.cpp:69]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node p_write_to_1_3)   --->   "%p_write_to_1_1 = select i1 %or_cond_2, i2 -2, i2 %p_cast" [rc_receiver.cpp:69]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node p_write_to_1_3)   --->   "%p_write_to_1_1_cast = zext i2 %p_write_to_1_1 to i3" [rc_receiver.cpp:69]
ST_2 : Operation 144 [1/1] (1.37ns) (out node of the LUT)   --->   "%write_val_2_2_write_s = select i1 %or_cond_2, i32 %acc_new_3, i32 %write_val_2_1_write_s" [rc_receiver.cpp:69]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node write_val_2_4_write_s)   --->   "%write_val_2_3_write_s = select i1 %or_cond_3, i32 %acc_new_5, i32 %write_val_2_2_write_s" [rc_receiver.cpp:69]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node p_write_to_1_3)   --->   "%p_write_to_1_2 = select i1 %or_cond_4, i3 -4, i3 3" [rc_receiver.cpp:69]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 147 [1/1] (0.93ns)   --->   "%tmp = or i1 %or_cond_4, %or_cond_3" [rc_receiver.cpp:69]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 148 [1/1] (1.37ns) (out node of the LUT)   --->   "%p_write_to_1_3 = select i1 %tmp, i3 %p_write_to_1_2, i3 %p_write_to_1_1_cast" [rc_receiver.cpp:69]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node p_should_write_1_3)   --->   "%tmp9 = or i1 %or_cond_1, %or_cond" [rc_receiver.cpp:69]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node p_should_write_1_3)   --->   "%tmp10 = or i1 %tmp, %or_cond_2" [rc_receiver.cpp:69]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 151 [1/1] (0.93ns) (out node of the LUT)   --->   "%p_should_write_1_3 = or i1 %tmp10, %tmp9" [rc_receiver.cpp:69]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 152 [1/1] (1.37ns) (out node of the LUT)   --->   "%write_val_2_4_write_s = select i1 %or_cond_4, i32 %acc_new_7, i32 %write_val_2_3_write_s" [rc_receiver.cpp:69]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 153 [1/1] (0.00ns)   --->   "br i1 %p_should_write_1_3, label %0, label %._crit_edge71" [rc_receiver.cpp:79]

 <State 3> : 2.55ns
ST_3 : Operation 154 [1/1] (2.55ns)   --->   "%p_Val2_1 = sub i32 %write_val_2_4_write_s, %min_high_read" [rc_receiver.cpp:80]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 155 [1/1] (2.55ns)   --->   "%p_Val2_2 = sub i32 %max_high_read, %min_high_read" [rc_receiver.cpp:80]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

 <State 4> : 5.24ns
ST_4 : Operation 156 [1/1] (0.00ns)   --->   "%tmp_6 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_2, i16 0)" [rc_receiver.cpp:80]
ST_4 : Operation 157 [1/1] (0.00ns)   --->   "%tmp_8 = call i63 @_ssdm_op_BitConcatenate.i63.i32.i31(i32 %p_Val2_1, i31 0)" [rc_receiver.cpp:80]
ST_4 : Operation 158 [1/1] (0.00ns)   --->   "%tmp_9_cast = zext i48 %tmp_6 to i63" [rc_receiver.cpp:80]
ST_4 : Operation 159 [67/67] (5.23ns)   --->   "%tmp_s = udiv i63 %tmp_8, %tmp_9_cast" [rc_receiver.cpp:80]   --->   Core 23 'DivnS' <Latency = 66> <II = 1> <Delay = 5.23> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 5> : 5.24ns
ST_5 : Operation 160 [66/67] (5.23ns)   --->   "%tmp_s = udiv i63 %tmp_8, %tmp_9_cast" [rc_receiver.cpp:80]   --->   Core 23 'DivnS' <Latency = 66> <II = 1> <Delay = 5.23> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 6> : 5.24ns
ST_6 : Operation 161 [65/67] (5.23ns)   --->   "%tmp_s = udiv i63 %tmp_8, %tmp_9_cast" [rc_receiver.cpp:80]   --->   Core 23 'DivnS' <Latency = 66> <II = 1> <Delay = 5.23> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 7> : 5.24ns
ST_7 : Operation 162 [64/67] (5.23ns)   --->   "%tmp_s = udiv i63 %tmp_8, %tmp_9_cast" [rc_receiver.cpp:80]   --->   Core 23 'DivnS' <Latency = 66> <II = 1> <Delay = 5.23> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 8> : 5.24ns
ST_8 : Operation 163 [63/67] (5.23ns)   --->   "%tmp_s = udiv i63 %tmp_8, %tmp_9_cast" [rc_receiver.cpp:80]   --->   Core 23 'DivnS' <Latency = 66> <II = 1> <Delay = 5.23> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 9> : 5.24ns
ST_9 : Operation 164 [62/67] (5.23ns)   --->   "%tmp_s = udiv i63 %tmp_8, %tmp_9_cast" [rc_receiver.cpp:80]   --->   Core 23 'DivnS' <Latency = 66> <II = 1> <Delay = 5.23> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 10> : 5.24ns
ST_10 : Operation 165 [61/67] (5.23ns)   --->   "%tmp_s = udiv i63 %tmp_8, %tmp_9_cast" [rc_receiver.cpp:80]   --->   Core 23 'DivnS' <Latency = 66> <II = 1> <Delay = 5.23> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 11> : 5.24ns
ST_11 : Operation 166 [60/67] (5.23ns)   --->   "%tmp_s = udiv i63 %tmp_8, %tmp_9_cast" [rc_receiver.cpp:80]   --->   Core 23 'DivnS' <Latency = 66> <II = 1> <Delay = 5.23> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 12> : 5.24ns
ST_12 : Operation 167 [59/67] (5.23ns)   --->   "%tmp_s = udiv i63 %tmp_8, %tmp_9_cast" [rc_receiver.cpp:80]   --->   Core 23 'DivnS' <Latency = 66> <II = 1> <Delay = 5.23> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 13> : 5.24ns
ST_13 : Operation 168 [58/67] (5.23ns)   --->   "%tmp_s = udiv i63 %tmp_8, %tmp_9_cast" [rc_receiver.cpp:80]   --->   Core 23 'DivnS' <Latency = 66> <II = 1> <Delay = 5.23> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 14> : 5.24ns
ST_14 : Operation 169 [57/67] (5.23ns)   --->   "%tmp_s = udiv i63 %tmp_8, %tmp_9_cast" [rc_receiver.cpp:80]   --->   Core 23 'DivnS' <Latency = 66> <II = 1> <Delay = 5.23> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 15> : 5.24ns
ST_15 : Operation 170 [56/67] (5.23ns)   --->   "%tmp_s = udiv i63 %tmp_8, %tmp_9_cast" [rc_receiver.cpp:80]   --->   Core 23 'DivnS' <Latency = 66> <II = 1> <Delay = 5.23> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 16> : 5.24ns
ST_16 : Operation 171 [55/67] (5.23ns)   --->   "%tmp_s = udiv i63 %tmp_8, %tmp_9_cast" [rc_receiver.cpp:80]   --->   Core 23 'DivnS' <Latency = 66> <II = 1> <Delay = 5.23> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 17> : 5.24ns
ST_17 : Operation 172 [54/67] (5.23ns)   --->   "%tmp_s = udiv i63 %tmp_8, %tmp_9_cast" [rc_receiver.cpp:80]   --->   Core 23 'DivnS' <Latency = 66> <II = 1> <Delay = 5.23> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 18> : 5.24ns
ST_18 : Operation 173 [53/67] (5.23ns)   --->   "%tmp_s = udiv i63 %tmp_8, %tmp_9_cast" [rc_receiver.cpp:80]   --->   Core 23 'DivnS' <Latency = 66> <II = 1> <Delay = 5.23> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 19> : 5.24ns
ST_19 : Operation 174 [52/67] (5.23ns)   --->   "%tmp_s = udiv i63 %tmp_8, %tmp_9_cast" [rc_receiver.cpp:80]   --->   Core 23 'DivnS' <Latency = 66> <II = 1> <Delay = 5.23> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 20> : 5.24ns
ST_20 : Operation 175 [51/67] (5.23ns)   --->   "%tmp_s = udiv i63 %tmp_8, %tmp_9_cast" [rc_receiver.cpp:80]   --->   Core 23 'DivnS' <Latency = 66> <II = 1> <Delay = 5.23> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 21> : 5.24ns
ST_21 : Operation 176 [50/67] (5.23ns)   --->   "%tmp_s = udiv i63 %tmp_8, %tmp_9_cast" [rc_receiver.cpp:80]   --->   Core 23 'DivnS' <Latency = 66> <II = 1> <Delay = 5.23> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 22> : 5.24ns
ST_22 : Operation 177 [49/67] (5.23ns)   --->   "%tmp_s = udiv i63 %tmp_8, %tmp_9_cast" [rc_receiver.cpp:80]   --->   Core 23 'DivnS' <Latency = 66> <II = 1> <Delay = 5.23> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 23> : 5.24ns
ST_23 : Operation 178 [48/67] (5.23ns)   --->   "%tmp_s = udiv i63 %tmp_8, %tmp_9_cast" [rc_receiver.cpp:80]   --->   Core 23 'DivnS' <Latency = 66> <II = 1> <Delay = 5.23> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 24> : 5.24ns
ST_24 : Operation 179 [47/67] (5.23ns)   --->   "%tmp_s = udiv i63 %tmp_8, %tmp_9_cast" [rc_receiver.cpp:80]   --->   Core 23 'DivnS' <Latency = 66> <II = 1> <Delay = 5.23> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 25> : 5.24ns
ST_25 : Operation 180 [46/67] (5.23ns)   --->   "%tmp_s = udiv i63 %tmp_8, %tmp_9_cast" [rc_receiver.cpp:80]   --->   Core 23 'DivnS' <Latency = 66> <II = 1> <Delay = 5.23> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 26> : 5.24ns
ST_26 : Operation 181 [45/67] (5.23ns)   --->   "%tmp_s = udiv i63 %tmp_8, %tmp_9_cast" [rc_receiver.cpp:80]   --->   Core 23 'DivnS' <Latency = 66> <II = 1> <Delay = 5.23> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 27> : 5.24ns
ST_27 : Operation 182 [44/67] (5.23ns)   --->   "%tmp_s = udiv i63 %tmp_8, %tmp_9_cast" [rc_receiver.cpp:80]   --->   Core 23 'DivnS' <Latency = 66> <II = 1> <Delay = 5.23> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 28> : 5.24ns
ST_28 : Operation 183 [43/67] (5.23ns)   --->   "%tmp_s = udiv i63 %tmp_8, %tmp_9_cast" [rc_receiver.cpp:80]   --->   Core 23 'DivnS' <Latency = 66> <II = 1> <Delay = 5.23> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 29> : 5.24ns
ST_29 : Operation 184 [42/67] (5.23ns)   --->   "%tmp_s = udiv i63 %tmp_8, %tmp_9_cast" [rc_receiver.cpp:80]   --->   Core 23 'DivnS' <Latency = 66> <II = 1> <Delay = 5.23> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 30> : 5.24ns
ST_30 : Operation 185 [41/67] (5.23ns)   --->   "%tmp_s = udiv i63 %tmp_8, %tmp_9_cast" [rc_receiver.cpp:80]   --->   Core 23 'DivnS' <Latency = 66> <II = 1> <Delay = 5.23> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 31> : 5.24ns
ST_31 : Operation 186 [40/67] (5.23ns)   --->   "%tmp_s = udiv i63 %tmp_8, %tmp_9_cast" [rc_receiver.cpp:80]   --->   Core 23 'DivnS' <Latency = 66> <II = 1> <Delay = 5.23> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 32> : 5.24ns
ST_32 : Operation 187 [39/67] (5.23ns)   --->   "%tmp_s = udiv i63 %tmp_8, %tmp_9_cast" [rc_receiver.cpp:80]   --->   Core 23 'DivnS' <Latency = 66> <II = 1> <Delay = 5.23> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 33> : 5.24ns
ST_33 : Operation 188 [38/67] (5.23ns)   --->   "%tmp_s = udiv i63 %tmp_8, %tmp_9_cast" [rc_receiver.cpp:80]   --->   Core 23 'DivnS' <Latency = 66> <II = 1> <Delay = 5.23> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 34> : 5.24ns
ST_34 : Operation 189 [37/67] (5.23ns)   --->   "%tmp_s = udiv i63 %tmp_8, %tmp_9_cast" [rc_receiver.cpp:80]   --->   Core 23 'DivnS' <Latency = 66> <II = 1> <Delay = 5.23> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 35> : 5.24ns
ST_35 : Operation 190 [36/67] (5.23ns)   --->   "%tmp_s = udiv i63 %tmp_8, %tmp_9_cast" [rc_receiver.cpp:80]   --->   Core 23 'DivnS' <Latency = 66> <II = 1> <Delay = 5.23> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 36> : 5.24ns
ST_36 : Operation 191 [35/67] (5.23ns)   --->   "%tmp_s = udiv i63 %tmp_8, %tmp_9_cast" [rc_receiver.cpp:80]   --->   Core 23 'DivnS' <Latency = 66> <II = 1> <Delay = 5.23> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 37> : 5.24ns
ST_37 : Operation 192 [34/67] (5.23ns)   --->   "%tmp_s = udiv i63 %tmp_8, %tmp_9_cast" [rc_receiver.cpp:80]   --->   Core 23 'DivnS' <Latency = 66> <II = 1> <Delay = 5.23> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 38> : 5.24ns
ST_38 : Operation 193 [33/67] (5.23ns)   --->   "%tmp_s = udiv i63 %tmp_8, %tmp_9_cast" [rc_receiver.cpp:80]   --->   Core 23 'DivnS' <Latency = 66> <II = 1> <Delay = 5.23> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 39> : 5.24ns
ST_39 : Operation 194 [32/67] (5.23ns)   --->   "%tmp_s = udiv i63 %tmp_8, %tmp_9_cast" [rc_receiver.cpp:80]   --->   Core 23 'DivnS' <Latency = 66> <II = 1> <Delay = 5.23> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 40> : 5.24ns
ST_40 : Operation 195 [31/67] (5.23ns)   --->   "%tmp_s = udiv i63 %tmp_8, %tmp_9_cast" [rc_receiver.cpp:80]   --->   Core 23 'DivnS' <Latency = 66> <II = 1> <Delay = 5.23> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 41> : 5.24ns
ST_41 : Operation 196 [30/67] (5.23ns)   --->   "%tmp_s = udiv i63 %tmp_8, %tmp_9_cast" [rc_receiver.cpp:80]   --->   Core 23 'DivnS' <Latency = 66> <II = 1> <Delay = 5.23> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 42> : 5.24ns
ST_42 : Operation 197 [29/67] (5.23ns)   --->   "%tmp_s = udiv i63 %tmp_8, %tmp_9_cast" [rc_receiver.cpp:80]   --->   Core 23 'DivnS' <Latency = 66> <II = 1> <Delay = 5.23> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 43> : 5.24ns
ST_43 : Operation 198 [28/67] (5.23ns)   --->   "%tmp_s = udiv i63 %tmp_8, %tmp_9_cast" [rc_receiver.cpp:80]   --->   Core 23 'DivnS' <Latency = 66> <II = 1> <Delay = 5.23> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 44> : 5.24ns
ST_44 : Operation 199 [27/67] (5.23ns)   --->   "%tmp_s = udiv i63 %tmp_8, %tmp_9_cast" [rc_receiver.cpp:80]   --->   Core 23 'DivnS' <Latency = 66> <II = 1> <Delay = 5.23> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 45> : 5.24ns
ST_45 : Operation 200 [26/67] (5.23ns)   --->   "%tmp_s = udiv i63 %tmp_8, %tmp_9_cast" [rc_receiver.cpp:80]   --->   Core 23 'DivnS' <Latency = 66> <II = 1> <Delay = 5.23> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 46> : 5.24ns
ST_46 : Operation 201 [25/67] (5.23ns)   --->   "%tmp_s = udiv i63 %tmp_8, %tmp_9_cast" [rc_receiver.cpp:80]   --->   Core 23 'DivnS' <Latency = 66> <II = 1> <Delay = 5.23> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 47> : 5.24ns
ST_47 : Operation 202 [24/67] (5.23ns)   --->   "%tmp_s = udiv i63 %tmp_8, %tmp_9_cast" [rc_receiver.cpp:80]   --->   Core 23 'DivnS' <Latency = 66> <II = 1> <Delay = 5.23> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 48> : 5.24ns
ST_48 : Operation 203 [23/67] (5.23ns)   --->   "%tmp_s = udiv i63 %tmp_8, %tmp_9_cast" [rc_receiver.cpp:80]   --->   Core 23 'DivnS' <Latency = 66> <II = 1> <Delay = 5.23> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 49> : 5.24ns
ST_49 : Operation 204 [22/67] (5.23ns)   --->   "%tmp_s = udiv i63 %tmp_8, %tmp_9_cast" [rc_receiver.cpp:80]   --->   Core 23 'DivnS' <Latency = 66> <II = 1> <Delay = 5.23> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 50> : 5.24ns
ST_50 : Operation 205 [21/67] (5.23ns)   --->   "%tmp_s = udiv i63 %tmp_8, %tmp_9_cast" [rc_receiver.cpp:80]   --->   Core 23 'DivnS' <Latency = 66> <II = 1> <Delay = 5.23> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 51> : 5.24ns
ST_51 : Operation 206 [20/67] (5.23ns)   --->   "%tmp_s = udiv i63 %tmp_8, %tmp_9_cast" [rc_receiver.cpp:80]   --->   Core 23 'DivnS' <Latency = 66> <II = 1> <Delay = 5.23> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 52> : 5.24ns
ST_52 : Operation 207 [19/67] (5.23ns)   --->   "%tmp_s = udiv i63 %tmp_8, %tmp_9_cast" [rc_receiver.cpp:80]   --->   Core 23 'DivnS' <Latency = 66> <II = 1> <Delay = 5.23> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 53> : 5.24ns
ST_53 : Operation 208 [18/67] (5.23ns)   --->   "%tmp_s = udiv i63 %tmp_8, %tmp_9_cast" [rc_receiver.cpp:80]   --->   Core 23 'DivnS' <Latency = 66> <II = 1> <Delay = 5.23> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 54> : 5.24ns
ST_54 : Operation 209 [17/67] (5.23ns)   --->   "%tmp_s = udiv i63 %tmp_8, %tmp_9_cast" [rc_receiver.cpp:80]   --->   Core 23 'DivnS' <Latency = 66> <II = 1> <Delay = 5.23> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 55> : 5.24ns
ST_55 : Operation 210 [16/67] (5.23ns)   --->   "%tmp_s = udiv i63 %tmp_8, %tmp_9_cast" [rc_receiver.cpp:80]   --->   Core 23 'DivnS' <Latency = 66> <II = 1> <Delay = 5.23> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 56> : 5.24ns
ST_56 : Operation 211 [15/67] (5.23ns)   --->   "%tmp_s = udiv i63 %tmp_8, %tmp_9_cast" [rc_receiver.cpp:80]   --->   Core 23 'DivnS' <Latency = 66> <II = 1> <Delay = 5.23> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 57> : 5.24ns
ST_57 : Operation 212 [14/67] (5.23ns)   --->   "%tmp_s = udiv i63 %tmp_8, %tmp_9_cast" [rc_receiver.cpp:80]   --->   Core 23 'DivnS' <Latency = 66> <II = 1> <Delay = 5.23> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 58> : 5.24ns
ST_58 : Operation 213 [13/67] (5.23ns)   --->   "%tmp_s = udiv i63 %tmp_8, %tmp_9_cast" [rc_receiver.cpp:80]   --->   Core 23 'DivnS' <Latency = 66> <II = 1> <Delay = 5.23> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 59> : 5.24ns
ST_59 : Operation 214 [12/67] (5.23ns)   --->   "%tmp_s = udiv i63 %tmp_8, %tmp_9_cast" [rc_receiver.cpp:80]   --->   Core 23 'DivnS' <Latency = 66> <II = 1> <Delay = 5.23> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 60> : 5.24ns
ST_60 : Operation 215 [11/67] (5.23ns)   --->   "%tmp_s = udiv i63 %tmp_8, %tmp_9_cast" [rc_receiver.cpp:80]   --->   Core 23 'DivnS' <Latency = 66> <II = 1> <Delay = 5.23> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 61> : 5.24ns
ST_61 : Operation 216 [10/67] (5.23ns)   --->   "%tmp_s = udiv i63 %tmp_8, %tmp_9_cast" [rc_receiver.cpp:80]   --->   Core 23 'DivnS' <Latency = 66> <II = 1> <Delay = 5.23> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 62> : 5.24ns
ST_62 : Operation 217 [9/67] (5.23ns)   --->   "%tmp_s = udiv i63 %tmp_8, %tmp_9_cast" [rc_receiver.cpp:80]   --->   Core 23 'DivnS' <Latency = 66> <II = 1> <Delay = 5.23> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 63> : 5.24ns
ST_63 : Operation 218 [8/67] (5.23ns)   --->   "%tmp_s = udiv i63 %tmp_8, %tmp_9_cast" [rc_receiver.cpp:80]   --->   Core 23 'DivnS' <Latency = 66> <II = 1> <Delay = 5.23> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 64> : 5.24ns
ST_64 : Operation 219 [7/67] (5.23ns)   --->   "%tmp_s = udiv i63 %tmp_8, %tmp_9_cast" [rc_receiver.cpp:80]   --->   Core 23 'DivnS' <Latency = 66> <II = 1> <Delay = 5.23> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 65> : 5.24ns
ST_65 : Operation 220 [6/67] (5.23ns)   --->   "%tmp_s = udiv i63 %tmp_8, %tmp_9_cast" [rc_receiver.cpp:80]   --->   Core 23 'DivnS' <Latency = 66> <II = 1> <Delay = 5.23> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 66> : 5.24ns
ST_66 : Operation 221 [5/67] (5.23ns)   --->   "%tmp_s = udiv i63 %tmp_8, %tmp_9_cast" [rc_receiver.cpp:80]   --->   Core 23 'DivnS' <Latency = 66> <II = 1> <Delay = 5.23> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 67> : 5.24ns
ST_67 : Operation 222 [4/67] (5.23ns)   --->   "%tmp_s = udiv i63 %tmp_8, %tmp_9_cast" [rc_receiver.cpp:80]   --->   Core 23 'DivnS' <Latency = 66> <II = 1> <Delay = 5.23> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 68> : 5.24ns
ST_68 : Operation 223 [3/67] (5.23ns)   --->   "%tmp_s = udiv i63 %tmp_8, %tmp_9_cast" [rc_receiver.cpp:80]   --->   Core 23 'DivnS' <Latency = 66> <II = 1> <Delay = 5.23> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 69> : 5.24ns
ST_69 : Operation 224 [2/67] (5.23ns)   --->   "%tmp_s = udiv i63 %tmp_8, %tmp_9_cast" [rc_receiver.cpp:80]   --->   Core 23 'DivnS' <Latency = 66> <II = 1> <Delay = 5.23> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 70> : 5.24ns
ST_70 : Operation 225 [1/1] (0.00ns)   --->   "%tmp_2 = zext i3 %p_write_to_1_3 to i64" [rc_receiver.cpp:80]
ST_70 : Operation 226 [1/67] (5.23ns)   --->   "%tmp_s = udiv i63 %tmp_8, %tmp_9_cast" [rc_receiver.cpp:80]   --->   Core 23 'DivnS' <Latency = 66> <II = 1> <Delay = 5.23> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 227 [1/1] (0.00ns)   --->   "%mixer_out_V_addr = getelementptr i16* %mixer_out_V, i64 %tmp_2" [rc_receiver.cpp:80]
ST_70 : Operation 228 [1/1] (3.50ns)   --->   "%mixer_out_V_addr_req = call i1 @_ssdm_op_WriteReq.m_axi.i16P(i16* %mixer_out_V_addr, i32 1)" [rc_receiver.cpp:80]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 71> : 3.50ns
ST_71 : Operation 229 [1/1] (0.00ns)   --->   "%tmp_18 = trunc i63 %tmp_s to i16" [rc_receiver.cpp:80]
ST_71 : Operation 230 [1/1] (3.50ns)   --->   "call void @_ssdm_op_Write.m_axi.i16P(i16* %mixer_out_V_addr, i16 %tmp_18, i2 -1)" [rc_receiver.cpp:80]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 72> : 3.50ns
ST_72 : Operation 231 [5/5] (3.50ns)   --->   "%mixer_out_V_addr_res = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %mixer_out_V_addr)" [rc_receiver.cpp:80]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 73> : 3.50ns
ST_73 : Operation 232 [4/5] (3.50ns)   --->   "%mixer_out_V_addr_res = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %mixer_out_V_addr)" [rc_receiver.cpp:80]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 74> : 3.50ns
ST_74 : Operation 233 [3/5] (3.50ns)   --->   "%mixer_out_V_addr_res = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %mixer_out_V_addr)" [rc_receiver.cpp:80]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 75> : 3.50ns
ST_75 : Operation 234 [2/5] (3.50ns)   --->   "%mixer_out_V_addr_res = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %mixer_out_V_addr)" [rc_receiver.cpp:80]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 76> : 3.50ns
ST_76 : Operation 235 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %min_high), !map !89"
ST_76 : Operation 236 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %max_high), !map !95"
ST_76 : Operation 237 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %mixer_out_V), !map !99"
ST_76 : Operation 238 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i5 %channels_V), !map !105"
ST_76 : Operation 239 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([12 x i8]* @rc_receiver_str) nounwind"
ST_76 : Operation 240 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %min_high, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [3 x i8]* @p_str3, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [rc_receiver.cpp:45]
ST_76 : Operation 241 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %max_high, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [3 x i8]* @p_str3, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [rc_receiver.cpp:46]
ST_76 : Operation 242 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [3 x i8]* @p_str3, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [rc_receiver.cpp:47]
ST_76 : Operation 243 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %mixer_out_V, [6 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [4 x i8]* @p_str5, [1 x i8]* @p_str2, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str2, [1 x i8]* @p_str2)"
ST_76 : Operation 244 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i5 %channels_V, [8 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [rc_receiver.cpp:51]
ST_76 : Operation 245 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [rc_receiver.cpp:52]
ST_76 : Operation 246 [1/1] (0.00ns)   --->   "br label %._crit_edge70.4.new"
ST_76 : Operation 247 [1/5] (3.50ns)   --->   "%mixer_out_V_addr_res = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %mixer_out_V_addr)" [rc_receiver.cpp:80]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_76 : Operation 248 [1/1] (0.00ns)   --->   "br label %._crit_edge71" [rc_receiver.cpp:82]
ST_76 : Operation 249 [1/1] (0.00ns)   --->   "ret void" [rc_receiver.cpp:85]


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 0.5ns.

 <State 1>: 43.5ns
The critical path consists of the following:
	'load' operation ('acc_load', rc_receiver.cpp:69) on static variable 'acc' [23]  (0 ns)
	'add' operation ('tmp_1', rc_receiver.cpp:66) [24]  (2.55 ns)
	'select' operation ('acc_loc', rc_receiver.cpp:65) [25]  (1.37 ns)
	'icmp' operation ('tmp_3', rc_receiver.cpp:69) [29]  (2.47 ns)
	'and' operation ('or_cond', rc_receiver.cpp:69) [30]  (0.931 ns)
	'select' operation ('p_acc_loc', rc_receiver.cpp:69) [31]  (1.37 ns)
	'add' operation ('tmp_10_1', rc_receiver.cpp:66) [34]  (2.55 ns)
	'select' operation ('acc_new_1', rc_receiver.cpp:65) [35]  (1.37 ns)
	'icmp' operation ('tmp_14_1', rc_receiver.cpp:69) [39]  (2.47 ns)
	'and' operation ('or_cond_1', rc_receiver.cpp:69) [40]  (0.931 ns)
	'select' operation ('p_acc_new_1', rc_receiver.cpp:69) [41]  (1.37 ns)
	'add' operation ('tmp_10_2', rc_receiver.cpp:66) [45]  (2.55 ns)
	'select' operation ('acc_new_3', rc_receiver.cpp:65) [46]  (1.37 ns)
	'icmp' operation ('tmp_14_2', rc_receiver.cpp:69) [50]  (2.47 ns)
	'and' operation ('or_cond_2', rc_receiver.cpp:69) [51]  (0.931 ns)
	'select' operation ('p_acc_new_3', rc_receiver.cpp:69) [52]  (1.37 ns)
	'add' operation ('tmp_10_3', rc_receiver.cpp:66) [57]  (2.55 ns)
	'select' operation ('acc_new_5', rc_receiver.cpp:65) [58]  (1.37 ns)
	'icmp' operation ('tmp_14_3', rc_receiver.cpp:69) [62]  (2.47 ns)
	'and' operation ('or_cond_3', rc_receiver.cpp:69) [63]  (0.931 ns)
	'select' operation ('p_acc_new_5', rc_receiver.cpp:69) [64]  (1.37 ns)
	'add' operation ('tmp_10_4', rc_receiver.cpp:66) [67]  (2.55 ns)
	'select' operation ('acc_new_7', rc_receiver.cpp:65) [68]  (1.37 ns)
	'icmp' operation ('tmp_14_4', rc_receiver.cpp:69) [72]  (2.47 ns)
	'and' operation ('or_cond_4', rc_receiver.cpp:69) [73]  (0.931 ns)
	'select' operation ('p_acc_new_7', rc_receiver.cpp:69) [83]  (1.37 ns)

 <State 2>: 2.74ns
The critical path consists of the following:
	'select' operation ('acc_loc_s', rc_receiver.cpp:69) [32]  (0 ns)
	'select' operation ('write_val_2_1_write_s', rc_receiver.cpp:69) [43]  (0 ns)
	'select' operation ('write_val_2_2_write_s', rc_receiver.cpp:69) [55]  (1.37 ns)
	'select' operation ('write_val_2_3_write_s', rc_receiver.cpp:69) [65]  (0 ns)
	'select' operation ('write_val_2_4_write_s', rc_receiver.cpp:69) [90]  (1.37 ns)

 <State 3>: 2.55ns
The critical path consists of the following:
	'sub' operation ('v', rc_receiver.cpp:80) [99]  (2.55 ns)

 <State 4>: 5.24ns
The critical path consists of the following:
	'udiv' operation ('tmp_s', rc_receiver.cpp:80) [104]  (5.24 ns)

 <State 5>: 5.24ns
The critical path consists of the following:
	'udiv' operation ('tmp_s', rc_receiver.cpp:80) [104]  (5.24 ns)

 <State 6>: 5.24ns
The critical path consists of the following:
	'udiv' operation ('tmp_s', rc_receiver.cpp:80) [104]  (5.24 ns)

 <State 7>: 5.24ns
The critical path consists of the following:
	'udiv' operation ('tmp_s', rc_receiver.cpp:80) [104]  (5.24 ns)

 <State 8>: 5.24ns
The critical path consists of the following:
	'udiv' operation ('tmp_s', rc_receiver.cpp:80) [104]  (5.24 ns)

 <State 9>: 5.24ns
The critical path consists of the following:
	'udiv' operation ('tmp_s', rc_receiver.cpp:80) [104]  (5.24 ns)

 <State 10>: 5.24ns
The critical path consists of the following:
	'udiv' operation ('tmp_s', rc_receiver.cpp:80) [104]  (5.24 ns)

 <State 11>: 5.24ns
The critical path consists of the following:
	'udiv' operation ('tmp_s', rc_receiver.cpp:80) [104]  (5.24 ns)

 <State 12>: 5.24ns
The critical path consists of the following:
	'udiv' operation ('tmp_s', rc_receiver.cpp:80) [104]  (5.24 ns)

 <State 13>: 5.24ns
The critical path consists of the following:
	'udiv' operation ('tmp_s', rc_receiver.cpp:80) [104]  (5.24 ns)

 <State 14>: 5.24ns
The critical path consists of the following:
	'udiv' operation ('tmp_s', rc_receiver.cpp:80) [104]  (5.24 ns)

 <State 15>: 5.24ns
The critical path consists of the following:
	'udiv' operation ('tmp_s', rc_receiver.cpp:80) [104]  (5.24 ns)

 <State 16>: 5.24ns
The critical path consists of the following:
	'udiv' operation ('tmp_s', rc_receiver.cpp:80) [104]  (5.24 ns)

 <State 17>: 5.24ns
The critical path consists of the following:
	'udiv' operation ('tmp_s', rc_receiver.cpp:80) [104]  (5.24 ns)

 <State 18>: 5.24ns
The critical path consists of the following:
	'udiv' operation ('tmp_s', rc_receiver.cpp:80) [104]  (5.24 ns)

 <State 19>: 5.24ns
The critical path consists of the following:
	'udiv' operation ('tmp_s', rc_receiver.cpp:80) [104]  (5.24 ns)

 <State 20>: 5.24ns
The critical path consists of the following:
	'udiv' operation ('tmp_s', rc_receiver.cpp:80) [104]  (5.24 ns)

 <State 21>: 5.24ns
The critical path consists of the following:
	'udiv' operation ('tmp_s', rc_receiver.cpp:80) [104]  (5.24 ns)

 <State 22>: 5.24ns
The critical path consists of the following:
	'udiv' operation ('tmp_s', rc_receiver.cpp:80) [104]  (5.24 ns)

 <State 23>: 5.24ns
The critical path consists of the following:
	'udiv' operation ('tmp_s', rc_receiver.cpp:80) [104]  (5.24 ns)

 <State 24>: 5.24ns
The critical path consists of the following:
	'udiv' operation ('tmp_s', rc_receiver.cpp:80) [104]  (5.24 ns)

 <State 25>: 5.24ns
The critical path consists of the following:
	'udiv' operation ('tmp_s', rc_receiver.cpp:80) [104]  (5.24 ns)

 <State 26>: 5.24ns
The critical path consists of the following:
	'udiv' operation ('tmp_s', rc_receiver.cpp:80) [104]  (5.24 ns)

 <State 27>: 5.24ns
The critical path consists of the following:
	'udiv' operation ('tmp_s', rc_receiver.cpp:80) [104]  (5.24 ns)

 <State 28>: 5.24ns
The critical path consists of the following:
	'udiv' operation ('tmp_s', rc_receiver.cpp:80) [104]  (5.24 ns)

 <State 29>: 5.24ns
The critical path consists of the following:
	'udiv' operation ('tmp_s', rc_receiver.cpp:80) [104]  (5.24 ns)

 <State 30>: 5.24ns
The critical path consists of the following:
	'udiv' operation ('tmp_s', rc_receiver.cpp:80) [104]  (5.24 ns)

 <State 31>: 5.24ns
The critical path consists of the following:
	'udiv' operation ('tmp_s', rc_receiver.cpp:80) [104]  (5.24 ns)

 <State 32>: 5.24ns
The critical path consists of the following:
	'udiv' operation ('tmp_s', rc_receiver.cpp:80) [104]  (5.24 ns)

 <State 33>: 5.24ns
The critical path consists of the following:
	'udiv' operation ('tmp_s', rc_receiver.cpp:80) [104]  (5.24 ns)

 <State 34>: 5.24ns
The critical path consists of the following:
	'udiv' operation ('tmp_s', rc_receiver.cpp:80) [104]  (5.24 ns)

 <State 35>: 5.24ns
The critical path consists of the following:
	'udiv' operation ('tmp_s', rc_receiver.cpp:80) [104]  (5.24 ns)

 <State 36>: 5.24ns
The critical path consists of the following:
	'udiv' operation ('tmp_s', rc_receiver.cpp:80) [104]  (5.24 ns)

 <State 37>: 5.24ns
The critical path consists of the following:
	'udiv' operation ('tmp_s', rc_receiver.cpp:80) [104]  (5.24 ns)

 <State 38>: 5.24ns
The critical path consists of the following:
	'udiv' operation ('tmp_s', rc_receiver.cpp:80) [104]  (5.24 ns)

 <State 39>: 5.24ns
The critical path consists of the following:
	'udiv' operation ('tmp_s', rc_receiver.cpp:80) [104]  (5.24 ns)

 <State 40>: 5.24ns
The critical path consists of the following:
	'udiv' operation ('tmp_s', rc_receiver.cpp:80) [104]  (5.24 ns)

 <State 41>: 5.24ns
The critical path consists of the following:
	'udiv' operation ('tmp_s', rc_receiver.cpp:80) [104]  (5.24 ns)

 <State 42>: 5.24ns
The critical path consists of the following:
	'udiv' operation ('tmp_s', rc_receiver.cpp:80) [104]  (5.24 ns)

 <State 43>: 5.24ns
The critical path consists of the following:
	'udiv' operation ('tmp_s', rc_receiver.cpp:80) [104]  (5.24 ns)

 <State 44>: 5.24ns
The critical path consists of the following:
	'udiv' operation ('tmp_s', rc_receiver.cpp:80) [104]  (5.24 ns)

 <State 45>: 5.24ns
The critical path consists of the following:
	'udiv' operation ('tmp_s', rc_receiver.cpp:80) [104]  (5.24 ns)

 <State 46>: 5.24ns
The critical path consists of the following:
	'udiv' operation ('tmp_s', rc_receiver.cpp:80) [104]  (5.24 ns)

 <State 47>: 5.24ns
The critical path consists of the following:
	'udiv' operation ('tmp_s', rc_receiver.cpp:80) [104]  (5.24 ns)

 <State 48>: 5.24ns
The critical path consists of the following:
	'udiv' operation ('tmp_s', rc_receiver.cpp:80) [104]  (5.24 ns)

 <State 49>: 5.24ns
The critical path consists of the following:
	'udiv' operation ('tmp_s', rc_receiver.cpp:80) [104]  (5.24 ns)

 <State 50>: 5.24ns
The critical path consists of the following:
	'udiv' operation ('tmp_s', rc_receiver.cpp:80) [104]  (5.24 ns)

 <State 51>: 5.24ns
The critical path consists of the following:
	'udiv' operation ('tmp_s', rc_receiver.cpp:80) [104]  (5.24 ns)

 <State 52>: 5.24ns
The critical path consists of the following:
	'udiv' operation ('tmp_s', rc_receiver.cpp:80) [104]  (5.24 ns)

 <State 53>: 5.24ns
The critical path consists of the following:
	'udiv' operation ('tmp_s', rc_receiver.cpp:80) [104]  (5.24 ns)

 <State 54>: 5.24ns
The critical path consists of the following:
	'udiv' operation ('tmp_s', rc_receiver.cpp:80) [104]  (5.24 ns)

 <State 55>: 5.24ns
The critical path consists of the following:
	'udiv' operation ('tmp_s', rc_receiver.cpp:80) [104]  (5.24 ns)

 <State 56>: 5.24ns
The critical path consists of the following:
	'udiv' operation ('tmp_s', rc_receiver.cpp:80) [104]  (5.24 ns)

 <State 57>: 5.24ns
The critical path consists of the following:
	'udiv' operation ('tmp_s', rc_receiver.cpp:80) [104]  (5.24 ns)

 <State 58>: 5.24ns
The critical path consists of the following:
	'udiv' operation ('tmp_s', rc_receiver.cpp:80) [104]  (5.24 ns)

 <State 59>: 5.24ns
The critical path consists of the following:
	'udiv' operation ('tmp_s', rc_receiver.cpp:80) [104]  (5.24 ns)

 <State 60>: 5.24ns
The critical path consists of the following:
	'udiv' operation ('tmp_s', rc_receiver.cpp:80) [104]  (5.24 ns)

 <State 61>: 5.24ns
The critical path consists of the following:
	'udiv' operation ('tmp_s', rc_receiver.cpp:80) [104]  (5.24 ns)

 <State 62>: 5.24ns
The critical path consists of the following:
	'udiv' operation ('tmp_s', rc_receiver.cpp:80) [104]  (5.24 ns)

 <State 63>: 5.24ns
The critical path consists of the following:
	'udiv' operation ('tmp_s', rc_receiver.cpp:80) [104]  (5.24 ns)

 <State 64>: 5.24ns
The critical path consists of the following:
	'udiv' operation ('tmp_s', rc_receiver.cpp:80) [104]  (5.24 ns)

 <State 65>: 5.24ns
The critical path consists of the following:
	'udiv' operation ('tmp_s', rc_receiver.cpp:80) [104]  (5.24 ns)

 <State 66>: 5.24ns
The critical path consists of the following:
	'udiv' operation ('tmp_s', rc_receiver.cpp:80) [104]  (5.24 ns)

 <State 67>: 5.24ns
The critical path consists of the following:
	'udiv' operation ('tmp_s', rc_receiver.cpp:80) [104]  (5.24 ns)

 <State 68>: 5.24ns
The critical path consists of the following:
	'udiv' operation ('tmp_s', rc_receiver.cpp:80) [104]  (5.24 ns)

 <State 69>: 5.24ns
The critical path consists of the following:
	'udiv' operation ('tmp_s', rc_receiver.cpp:80) [104]  (5.24 ns)

 <State 70>: 5.24ns
The critical path consists of the following:
	'udiv' operation ('tmp_s', rc_receiver.cpp:80) [104]  (5.24 ns)

 <State 71>: 3.5ns
The critical path consists of the following:
	bus write on port 'mixer_out_V' (rc_receiver.cpp:80) [108]  (3.5 ns)

 <State 72>: 3.5ns
The critical path consists of the following:
	bus access on port 'mixer_out_V' (rc_receiver.cpp:80) [109]  (3.5 ns)

 <State 73>: 3.5ns
The critical path consists of the following:
	bus access on port 'mixer_out_V' (rc_receiver.cpp:80) [109]  (3.5 ns)

 <State 74>: 3.5ns
The critical path consists of the following:
	bus access on port 'mixer_out_V' (rc_receiver.cpp:80) [109]  (3.5 ns)

 <State 75>: 3.5ns
The critical path consists of the following:
	bus access on port 'mixer_out_V' (rc_receiver.cpp:80) [109]  (3.5 ns)

 <State 76>: 3.5ns
The critical path consists of the following:
	bus access on port 'mixer_out_V' (rc_receiver.cpp:80) [109]  (3.5 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
