strict digraph "compose( ,  )" {
	node [label="\N"];
	"17:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f85202a3e10>",
		clk_sens=True,
		fillcolor=gold,
		label="17:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['reset', 'next_state']"];
	"18:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f85202a3210>",
		fillcolor=turquoise,
		label="18:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"17:AL" -> "18:BL"	[cond="[]",
		lineno=None];
	"30:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f85202a6950>",
		fillcolor=lightcyan,
		label="30:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"30:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f85241c5d10>",
		fillcolor=cadetblue,
		label="30:BS
next_state = (x)? S1 : IDLE;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f85241c5d10>]",
		style=filled,
		typ=BlockingSubstitution];
	"30:CA" -> "30:BS"	[cond="[]",
		lineno=None];
	"34:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f851ff18fd0>",
		fillcolor=cadetblue,
		label="34:BS
next_state = IDLE;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f851ff18fd0>]",
		style=filled,
		typ=BlockingSubstitution];
	"Leaf_28:AL"	[def_var="['next_state']",
		label="Leaf_28:AL"];
	"34:BS" -> "Leaf_28:AL"	[cond="[]",
		lineno=None];
	"31:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f8520320950>",
		fillcolor=lightcyan,
		label="31:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"31:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f8520320890>",
		fillcolor=cadetblue,
		label="31:BS
next_state = (x)? S10 : IDLE;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f8520320890>]",
		style=filled,
		typ=BlockingSubstitution];
	"31:CA" -> "31:BS"	[cond="[]",
		lineno=None];
	"Leaf_28:AL" -> "17:AL";
	"32:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f851ff18cd0>",
		fillcolor=cadetblue,
		label="32:BS
next_state = (x)? S101 : IDLE;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f851ff18cd0>]",
		style=filled,
		typ=BlockingSubstitution];
	"32:BS" -> "Leaf_28:AL"	[cond="[]",
		lineno=None];
	"19:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f85202b1150>",
		fillcolor=springgreen,
		label="19:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"18:BL" -> "19:IF"	[cond="[]",
		lineno=None];
	"32:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f85202c6510>",
		fillcolor=lightcyan,
		label="32:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"32:CA" -> "32:BS"	[cond="[]",
		lineno=None];
	"20:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f852024ecd0>",
		fillcolor=firebrick,
		label="20:NS
present_state <= IDLE;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f852024ecd0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_17:AL"	[def_var="['present_state']",
		label="Leaf_17:AL"];
	"20:NS" -> "Leaf_17:AL"	[cond="[]",
		lineno=None];
	"30:BS" -> "Leaf_28:AL"	[cond="[]",
		lineno=None];
	"34:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f851ff18d50>",
		fillcolor=lightcyan,
		label="34:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"34:CA" -> "34:BS"	[cond="[]",
		lineno=None];
	"31:BS" -> "Leaf_28:AL"	[cond="[]",
		lineno=None];
	"19:IF" -> "20:NS"	[cond="['reset']",
		label=reset,
		lineno=19];
	"22:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f85202b1650>",
		fillcolor=firebrick,
		label="22:NS
present_state <= next_state;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f85202b1650>]",
		style=filled,
		typ=NonblockingSubstitution];
	"19:IF" -> "22:NS"	[cond="['reset']",
		label="!(reset)",
		lineno=19];
	"29:CS"	[ast="<pyverilog.vparser.ast.CaseStatement object at 0x7f851ff18890>",
		fillcolor=linen,
		label="29:CS",
		statements="[]",
		style=filled,
		typ=CaseStatement];
	"29:CS" -> "30:CA"	[cond="['present_state']",
		label=present_state,
		lineno=29];
	"29:CS" -> "31:CA"	[cond="['present_state']",
		label=present_state,
		lineno=29];
	"29:CS" -> "32:CA"	[cond="['present_state']",
		label=present_state,
		lineno=29];
	"29:CS" -> "34:CA"	[cond="['present_state']",
		label=present_state,
		lineno=29];
	"33:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f851ff18c10>",
		fillcolor=lightcyan,
		label="33:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"29:CS" -> "33:CA"	[cond="['present_state']",
		label=present_state,
		lineno=29];
	"33:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f851ff18990>",
		fillcolor=cadetblue,
		label="33:BS
next_state = (x)? S1 : IDLE;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f851ff18990>]",
		style=filled,
		typ=BlockingSubstitution];
	"33:CA" -> "33:BS"	[cond="[]",
		lineno=None];
	"22:NS" -> "Leaf_17:AL"	[cond="[]",
		lineno=None];
	"28:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f85202a6850>",
		clk_sens=False,
		fillcolor=gold,
		label="28:AL",
		sens="['x', 'IDLE']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['x', 'IDLE', 'present_state']"];
	"28:AL" -> "29:CS"	[cond="[]",
		lineno=None];
	"26:AS"	[ast="<pyverilog.vparser.ast.Assign object at 0x7f85202bdc50>",
		def_var="['z']",
		fillcolor=deepskyblue,
		label="26:AS
z = present_state == S101;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['present_state']"];
	"33:BS" -> "Leaf_28:AL"	[cond="[]",
		lineno=None];
	"Leaf_17:AL" -> "28:AL";
	"Leaf_17:AL" -> "26:AS";
}
