.. 
   Input file: docs/IP_REFERENCES/GAP9_ROM.md

Register map for reserved eFuses
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^


Overview
""""""""


Refer to :ref:`GAP9 address map<REF_MEMORY_MAP_DETAIL>` for the base address to be used.

.. table:: 
    :align: center
    :widths: 40 12 12 90

    +--------------------------------------------------------------------------+------+-----+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |                                   Name                                   |Offset|Width|                                                                                                      Description                                                                                                      |
    +==========================================================================+======+=====+=======================================================================================================================================================================================================================+
    |:ref:`INFO_1<rom__INFO_1>`                                                |0x0   |   32|Information eFuse 1                                                                                                                                                                                                    |
    +--------------------------------------------------------------------------+------+-----+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`INFO_2<rom__INFO_2>`                                                |0x1   |   32|Information eFuse 2                                                                                                                                                                                                    |
    +--------------------------------------------------------------------------+------+-----+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`INFO_3<rom__INFO_3>`                                                |0x2   |   32|Information eFuse 3                                                                                                                                                                                                    |
    +--------------------------------------------------------------------------+------+-----+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`FLL_DRR<rom__FLL_DRR>`                                              |0x3   |   32|FLL DRR value (only used when FLL_GLOBAL_SETUP is 1)                                                                                                                                                                   |
    +--------------------------------------------------------------------------+------+-----+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`FLL_CCR1_PRE_LOCK<rom__FLL_CCR1_PRE_LOCK>`                          |0x4   |   32|FLL CCR1 value set before locking the FLL (only used when FLL_GLOBAL_SETUP is 1)                                                                                                                                       |
    +--------------------------------------------------------------------------+------+-----+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`FLL_CCR1_POST_LOCK<rom__FLL_CCR1_POST_LOCK>`                        |0x5   |   32|FLL CCR1 value set after locking the FLL (only used when FLL_GLOBAL_SETUP is 1)                                                                                                                                        |
    +--------------------------------------------------------------------------+------+-----+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`FLL_CCR2<rom__FLL_CCR2>`                                            |0x6   |   32|FLL CCR2 value (only used when FLL_GLOBAL_SETUP is 1)                                                                                                                                                                  |
    +--------------------------------------------------------------------------+------+-----+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`FLL_F0CR1<rom__FLL_F0CR1>`                                          |0x7   |   32|FLL F0CR1 value (only used when FLL_GLOBAL_SETUP is 1)                                                                                                                                                                 |
    +--------------------------------------------------------------------------+------+-----+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`FLL_F0CR2<rom__FLL_F0CR2>`                                          |0x8   |   32|FLL F0CR2 value (only used when FLL_GLOBAL_SETUP is 1)                                                                                                                                                                 |
    +--------------------------------------------------------------------------+------+-----+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`PADFUN0<rom__PADFUN0>`                                              |0x9   |   32|PADFUN0 value (only used when PADFUN0_SETUP is 1)                                                                                                                                                                      |
    +--------------------------------------------------------------------------+------+-----+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`PADFUN1<rom__PADFUN1>`                                              |0xA   |   32|PADFUN1 value (only used when PADFUN1_SETUP is 1)                                                                                                                                                                      |
    +--------------------------------------------------------------------------+------+-----+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`PADFUN2<rom__PADFUN2>`                                              |0xB   |   32|PADFUN2 value (only used when PADFUN2_SETUP is 1)                                                                                                                                                                      |
    +--------------------------------------------------------------------------+------+-----+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`PADFUN3<rom__PADFUN3>`                                              |0xC   |   32|PADFUN3 value (only used when PADFUN3_SETUP is 1)                                                                                                                                                                      |
    +--------------------------------------------------------------------------+------+-----+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`PADFUN4<rom__PADFUN4>`                                              |0xD   |   32|PADFUN4 value (only used when PADFUN4_SETUP is 1)                                                                                                                                                                      |
    +--------------------------------------------------------------------------+------+-----+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`PADFUN5<rom__PADFUN5>`                                              |0xE   |   32|PADFUN5 value (only used when PADFUN5_SETUP is 1)                                                                                                                                                                      |
    +--------------------------------------------------------------------------+------+-----+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`FEATURE_DISABLE<rom__FEATURE_DISABLE>`                              |0xF   |   32|Specify the list of features which must be deactivated by the ROM boot                                                                                                                                                 |
    +--------------------------------------------------------------------------+------+-----+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`SECURE_BOOT<rom__SECURE_BOOT>`                                      |0x10  |   32|Specify AES configuration                                                                                                                                                                                              |
    +--------------------------------------------------------------------------+------+-----+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`AES_KEY0<rom__AES_KEY0>`                                            |0x11  |   32|Word 0 of AES key                                                                                                                                                                                                      |
    +--------------------------------------------------------------------------+------+-----+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`AES_KEY1<rom__AES_KEY1>`                                            |0x12  |   32|Word 1 of AES key                                                                                                                                                                                                      |
    +--------------------------------------------------------------------------+------+-----+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`AES_KEY2<rom__AES_KEY2>`                                            |0x13  |   32|Word 2 of AES key                                                                                                                                                                                                      |
    +--------------------------------------------------------------------------+------+-----+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`AES_KEY3<rom__AES_KEY3>`                                            |0x14  |   32|Word 3 of AES key                                                                                                                                                                                                      |
    +--------------------------------------------------------------------------+------+-----+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`AES_KEY4<rom__AES_KEY4>`                                            |0x15  |   32|Word 4 of AES key                                                                                                                                                                                                      |
    +--------------------------------------------------------------------------+------+-----+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`AES_KEY5<rom__AES_KEY5>`                                            |0x16  |   32|Word 5 of AES key                                                                                                                                                                                                      |
    +--------------------------------------------------------------------------+------+-----+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`AES_KEY6<rom__AES_KEY6>`                                            |0x17  |   32|Word 6 of AES key                                                                                                                                                                                                      |
    +--------------------------------------------------------------------------+------+-----+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`AES_KEY7<rom__AES_KEY7>`                                            |0x18  |   32|Word 7 of AES key                                                                                                                                                                                                      |
    +--------------------------------------------------------------------------+------+-----+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`FEATURE_DISABLE_QK<rom__FEATURE_DISABLE_QK>`                        |0x19  |   32|Specify list of QuiddiKey features which must be disabled by the ROM boot                                                                                                                                              |
    +--------------------------------------------------------------------------+------+-----+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`WAIT_XTAL_PERIOD<rom__WAIT_XTAL_PERIOD>`                            |0x20  |   32|When WAIT_XTAL is 1, this gives the timer period at which the oscillator is checked                                                                                                                                    |
    +--------------------------------------------------------------------------+------+-----+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`WAIT_XTAL_DELTA<rom__WAIT_XTAL_DELTA>`                              |0x21  |   32|When WAIT_XTAL is 1, this gives the delta under which the oscillator is considered stable                                                                                                                              |
    +--------------------------------------------------------------------------+------+-----+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`WAIT_XTAL_MIN<rom__WAIT_XTAL_MIN>`                                  |0x22  |   32|When WAIT_XTAL is 1, this gives the number of stable checks after which the wait is considered successful                                                                                                              |
    +--------------------------------------------------------------------------+------+-----+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`WAIT_XTAL_MAX<rom__WAIT_XTAL_MAX>`                                  |0x23  |   32|When WAIT_XTAL is 1, this gives the number of unstable checks after which the wait is considered failing and is aborted                                                                                                |
    +--------------------------------------------------------------------------+------+-----+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`REF_CLK_WAIT_CYCLES<rom__REF_CLK_WAIT_CYCLES>`                      |0x24  |   32|When REF_CLK_WAIT is 1, this gives the number of clock cycles after which the ROM can start accessing the pads after cold boot (used clock is selected by the TIMER_SOURCE field of INFO_1 eFuse)                      |
    +--------------------------------------------------------------------------+------+-----+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`REF_CLK_WAIT_CYCLES_DEEP_SLEEP<rom__REF_CLK_WAIT_CYCLES_DEEP_SLEEP>`|0x25  |   32|When REF_CLK_WAIT_DEEP_SLEEP is 1, this gives the number of clock cycles after which the ROM can start accessing the pads after non-retentive wakeup (used clock is selected by the TIMER_SOURCE field of INFO_1 eFuse)|
    +--------------------------------------------------------------------------+------+-----+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`FAST_CLK_DIV_POW2<rom__FAST_CLK_DIV_POW2>`                          |0x26  |   32|When FAST_CLK_DIV_POW2_SETUP is 1, the ROM will setup the fast clock divider with this value (the real division factor is the power of two of this value)                                                              |
    +--------------------------------------------------------------------------+------+-----+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`WAKEUP_FLL_DRR<rom__WAKEUP_FLL_DRR>`                                |0x27  |   32|Wakeup FLL DRR value (only used when FLL_GLOBAL_SETUP is 1)                                                                                                                                                            |
    +--------------------------------------------------------------------------+------+-----+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`WAKEUP_FLL_CCR1_PRE_LOCK<rom__WAKEUP_FLL_CCR1_PRE_LOCK>`            |0x28  |   32|Wakeup FLL CCR1 value set before locking the FLL (only used when FLL_GLOBAL_SETUP is 1)                                                                                                                                |
    +--------------------------------------------------------------------------+------+-----+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`WAKEUP_FLL_CCR1_POST_LOCK<rom__WAKEUP_FLL_CCR1_POST_LOCK>`          |0x29  |   32|Wakeup FLL CCR1 value set after locking the FLL (only used when FLL_GLOBAL_SETUP is 1)                                                                                                                                 |
    +--------------------------------------------------------------------------+------+-----+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`WAKEUP_FLL_CCR2<rom__WAKEUP_FLL_CCR2>`                              |0x2A  |   32|Wakeup FLL CCR2 value (only used when FLL_GLOBAL_SETUP is 1)                                                                                                                                                           |
    +--------------------------------------------------------------------------+------+-----+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`WAKEUP_FLL_F0CR1<rom__WAKEUP_FLL_F0CR1>`                            |0x2B  |   32|Wakeup FLL F0CR1 value (only used when FLL_DCO0_SETUP is 1)                                                                                                                                                            |
    +--------------------------------------------------------------------------+------+-----+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`WAKEUP_FLL_F0CR2<rom__WAKEUP_FLL_F0CR2>`                            |0x2C  |   32|Wakeup FLL F0CR2 value (only used when FLL_DCO0_SETUP is 1)                                                                                                                                                            |
    +--------------------------------------------------------------------------+------+-----+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`WAKE_FAST_CLK_DIV_POW2<rom__WAKE_FAST_CLK_DIV_POW2>`                |0x2D  |   32|When WAKE_FAST_CLK_DIV_POW2_SETUP is 1, the ROM will setup the fast clock divider with this value after non-retentive deep sleep (the real division factor is the power of two of this value)                          |
    +--------------------------------------------------------------------------+------+-----+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`MRAM_RESET_WAIT_CYCLES<rom__MRAM_RESET_WAIT_CYCLES>`                |0x2E  |   32|Number of cycles to wait after MRAM has been reset (this is a number of cycles for the timer, whatever the timer source is)                                                                                            |
    +--------------------------------------------------------------------------+------+-----+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`WAKE_MRAM_RESET_WAIT_CYCLES<rom__WAKE_MRAM_RESET_WAIT_CYCLES>`      |0x2F  |   32|Number of cycles to wait after MRAM has been reset after a non-retentive wakeup (this is a number of cycles for the timer, whatever the timer source is)                                                               |
    +--------------------------------------------------------------------------+------+-----+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`SPI_CONF_WAIT_CYCLES<rom__SPI_CONF_WAIT_CYCLES>`                    |0x30  |   32|Number of cycles to wait after the spiflash has been configured (this is a number of cycles for the timer, whatever the timer source is)                                                                               |
    +--------------------------------------------------------------------------+------+-----+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`FLASH_OFFSET<rom__FLASH_OFFSET>`                                    |0x31  |   32|Flash offset                                                                                                                                                                                                           |
    +--------------------------------------------------------------------------+------+-----+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`FLL_WAIT_CYCLES<rom__FLL_WAIT_CYCLES>`                              |0x32  |   32|Number of cycles to wait before the FLL is configured (this is a number of cycles for the timer, whatever the timer source is)                                                                                         |
    +--------------------------------------------------------------------------+------+-----+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`FLL_WAKE_WAIT_CYCLES<rom__FLL_WAKE_WAIT_CYCLES>`                    |0x33  |   32|Number of cycles to wait before the FLL is configured after non-retentive wakeup (this is a number of cycles for the timer, whatever the timer source is)                                                              |
    +--------------------------------------------------------------------------+------+-----+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`FLASH_RESET_WAIT<rom__FLASH_RESET_WAIT>`                            |0x35  |   32|Wait loop after flash reset                                                                                                                                                                                            |
    +--------------------------------------------------------------------------+------+-----+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`FLASH_CMD_1<rom__FLASH_CMD_1>`                                      |0x36  |   32|First additionnal custom command                                                                                                                                                                                       |
    +--------------------------------------------------------------------------+------+-----+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`FLASH_CMD_2<rom__FLASH_CMD_2>`                                      |0x37  |   32|Second additionnal custom command                                                                                                                                                                                      |
    +--------------------------------------------------------------------------+------+-----+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`FLASH_CMD_3<rom__FLASH_CMD_3>`                                      |0x38  |   32|Third additionnal custom command                                                                                                                                                                                       |
    +--------------------------------------------------------------------------+------+-----+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`FLASH_CMD_4<rom__FLASH_CMD_4>`                                      |0x39  |   32|Fourth additionnal custom command                                                                                                                                                                                      |
    +--------------------------------------------------------------------------+------+-----+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`FLASH_WAIT<rom__FLASH_WAIT>`                                        |0x3A  |   32|Apply a wait loop before using the flash                                                                                                                                                                               |
    +--------------------------------------------------------------------------+------+-----+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`FLASH_WAKEUP_WAIT<rom__FLASH_WAKEUP_WAIT>`                          |0x3B  |   32|Wait loop when waiting for flash wakup                                                                                                                                                                                 |
    +--------------------------------------------------------------------------+------+-----+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`FLASH_STATUS<rom__FLASH_STATUS>`                                    |0x3C  |   32|Flash status register value                                                                                                                                                                                            |
    +--------------------------------------------------------------------------+------+-----+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`FLASH_COMMANDS<rom__FLASH_COMMANDS>`                                |0x3D  |   32|Flash commands                                                                                                                                                                                                         |
    +--------------------------------------------------------------------------+------+-----+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`INFO_4<rom__INFO_4>`                                                |0x3E  |   32|Information eFuse 4                                                                                                                                                                                                    |
    +--------------------------------------------------------------------------+------+-----+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`FLASH_GPIO_PULSE_WAIT<rom__FLASH_GPIO_PULSE_WAIT>`                  |0x3F  |   32|Number of cycles the ROM should wait after it has set the GPIO to active                                                                                                                                               |
    +--------------------------------------------------------------------------+------+-----+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`NEVA_CFG<rom__NEVA_CFG>`                                            |0x40  |   32|Number of cycles the ROM should wait after it has set the GPIO to active                                                                                                                                               |
    +--------------------------------------------------------------------------+------+-----+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`MRAM_TRIM_SIZE<rom__MRAM_TRIM_SIZE>`                                |0x41  |   32|When MRAM_TRIM is 1, this gives the size of the MRAM trim config                                                                                                                                                       |
    +--------------------------------------------------------------------------+------+-----+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`MRAM_TRIM_START<rom__MRAM_TRIM_START>`                              |0x42  |   32|When MRAM_TRIM is 1, this is the first eFuse storing the MRAM trim configuration                                                                                                                                       |
    +--------------------------------------------------------------------------+------+-----+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

.. _rom__INFO_1:

INFO_1
""""""

Information eFuse 1

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+-----------------------+-----+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|         Name          |Reset|                                                                                                     Description                                                                                                     |
    +=====+===+=======================+=====+=====================================================================================================================================================================================================================+
    |2:0  |R/W|PLATFORM               |0x0  |Platform on which the execution is being done. This is only used for test purpose on simulation platform and should be kept to 0 on real platform. Possible values: 0: Undefined, 1: FPGA, 2: RTL, 3: GVSOC, 4: BOARD|
    +-----+---+-----------------------+-----+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |10:3 |R/W|BOOTMODE               |0x0  |Bootmode that the ROM should follow (see bootmode section for more details). Possible values: 0: JTAG stop, 1: Hyperflash boot, 2: SPI flash boot, 3: MRAM boot, 4: SPI slave boot                                   |
    +-----+---+-----------------------+-----+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |11   |R/W|ENCRYPTED              |0x0  |1 if the binary to be loaded from flash is encrypted.                                                                                                                                                                |
    +-----+---+-----------------------+-----+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |12   |R/W|WAIT_XTAL              |0x0  |1 if the ROM should wait for stabilization of the oscillator.                                                                                                                                                        |
    +-----+---+-----------------------+-----+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |13   |R/W|ICACHE_ENABLED         |0x0  |1 if the ROM should activate FC icache.                                                                                                                                                                              |
    +-----+---+-----------------------+-----+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |14   |R/W|FLL_GLOBAL_SETUP       |0x0  |1 if the ROM should configure FLL global registers (drr, ccr1 and ccr2).                                                                                                                                             |
    +-----+---+-----------------------+-----+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |15   |R/W|FLL_DCO0_SETUP         |0x0  |1 if the ROM should configure DCO 0. (f0cr1 and f0cr2)                                                                                                                                                               |
    +-----+---+-----------------------+-----+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |16   |R/W|PADFUN0_SETUP          |0x0  |1 if the ROM should configure PADFUN0.                                                                                                                                                                               |
    +-----+---+-----------------------+-----+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |17   |R/W|PADFUN1_SETUP          |0x0  |1 if the ROM should configure PADFUN1.                                                                                                                                                                               |
    +-----+---+-----------------------+-----+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |18   |R/W|PADFUN2_SETUP          |0x0  |1 if the ROM should configure PADFUN2.                                                                                                                                                                               |
    +-----+---+-----------------------+-----+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |19   |R/W|PADFUN3_SETUP          |0x0  |1 if the ROM should configure PADFUN3.                                                                                                                                                                               |
    +-----+---+-----------------------+-----+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |20   |R/W|PADFUN4_SETUP          |0x0  |1 if the ROM should configure PADFUN4.                                                                                                                                                                               |
    +-----+---+-----------------------+-----+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |21   |R/W|PADFUN5_SETUP          |0x0  |1 if the ROM should configure PADFUN5.                                                                                                                                                                               |
    +-----+---+-----------------------+-----+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |22   |R/W|PMU_WAIT_RESET_SKIP    |0x0  |1 if the ROM should not wait for end of reset sequence.                                                                                                                                                              |
    +-----+---+-----------------------+-----+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |24:23|R/W|TIMER_SOURCE           |0x0  |Clock source for the timer used for generating wait loops: 0: FLL, 1: 32kHz reference clock, 2: divided fast clock.                                                                                                  |
    +-----+---+-----------------------+-----+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |25   |R/W|FAST_CLK_DIV_POW2_SETUP|0x0  |1 if the ROM should setup the fast clock divider with the content of FAST_CLK_DIV_POW2.                                                                                                                              |
    +-----+---+-----------------------+-----+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |26   |R/W|OSC_CTRL_SETUP         |0x0  |1 if the ROM should setup the oscillator control register with the content of OSC_CTRL.                                                                                                                              |
    +-----+---+-----------------------+-----+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |29:27|R/W|OSC_CTRL               |0x0  |Content of oscillator control register when it is setup.                                                                                                                                                             |
    +-----+---+-----------------------+-----+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |30   |R/W|FEATURE_DISABLE_SET    |0x0  |Set feature disable register from what is specified in FEATURE_DISABLE.                                                                                                                                              |
    +-----+---+-----------------------+-----+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |31   |R/W|MRAM_RESET_WAIT        |0x0  |Set number of cycles to wait after the MRAM has been reset. The number of cycles is taken from MRAM_RESET_WAIT_CYCLES.                                                                                               |
    +-----+---+-----------------------+-----+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

.. _rom__INFO_2:

INFO_2
""""""

Information eFuse 2

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+----------------------------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|            Name            |Reset|                                                                                        Description                                                                                         |
    +=====+===+============================+=====+============================================================================================================================================================================================+
    |    0|R/W|CLKDIV_SETUP                |0x0  |1 if the ROM should take the peripheral divider from field CLKDIV of eFuse INFO_2. If it is 0, a default divider of 0 is taken for Hyper flash and SPI flash, and a divider of 2 for MRAM.  |
    +-----+---+----------------------------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |5:1  |R/W|CLKDIV                      |0x0  |Peripheral divider. 0 or 1 do not divide, other values divide by the specified value.                                                                                                       |
    +-----+---+----------------------------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |    6|R/W|JTAG_LOCK                   |0x0  |1 if the ROM should not authorize JTAG accesses.                                                                                                                                            |
    +-----+---+----------------------------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |    7|R/W|REF_CLK_WAIT                |0x0  |1 if the ROM should wait before accessing the pads. The duration of the wait is the number of ref clock cycles described in eFuse REF_CLK_WAIT_CYCLES.                                      |
    +-----+---+----------------------------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |    8|R/W|REF_CLK_WAIT_DEEP_SLEEP     |0x0  |1 if the ROM should wait before accessing the pads after non-retentive wakeup. The duration of the wait is the number of ref clock cycles described in eFuse REF_CLK_WAIT_CYCLES_DEEP_SLEEP.|
    +-----+---+----------------------------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |    9|R/W|BOOTMODE0_NOCHECK           |0x0  |1 if the ROM should not use bootsel pad 0 for choosing boot mode.                                                                                                                           |
    +-----+---+----------------------------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |   10|R/W|BOOTMODE1_NOCHECK           |0x0  |1 if the ROM should not use bootsel pad 1 for choosing boot mode.                                                                                                                           |
    +-----+---+----------------------------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |   11|R/W|MRAM_TRIM                   |0x0  |1 if the ROM should configure MRAM trim before using the MRAM.                                                                                                                              |
    +-----+---+----------------------------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |   12|R/W|WAKE_FAST_CLK_DIV_POW2_SETUP|0x0  |1 if the ROM should setup the fast clock divider with the content of WAKE_FAST_CLK_DIV_POW2 after non-retentive deep sleep.                                                                 |
    +-----+---+----------------------------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |   13|R/W|WAKE_OSC_CTRL_SETUP         |0x0  |1 if the ROM should setup the oscillator control register with the content of WAKE_OSC_CTRL after non-retentive deep sleep.                                                                 |
    +-----+---+----------------------------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |15:14|R/W|WAKE_OSC_CTRL               |0x0  |Content of oscillator control register when it is setup after non-retentive deep sleep.                                                                                                     |
    +-----+---+----------------------------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |   16|R/W|SPI_CONF_WAIT               |0x0  |Set number of cycles to wait after the spiflash has been configured. The number of cycles is taken from SPI_CONF_WAIT_CYCLES.                                                               |
    +-----+---+----------------------------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |   17|R/W|WAKE_WAIT_XTAL              |0x0  |1 if the ROM should wait for stabilization of the oscillator after non-retentive wakeup.                                                                                                    |
    +-----+---+----------------------------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |   18|R/W|FLL_WAIT                    |0x0  |1 if the ROM should wait before configuring the FLL. The number of cycles is taken from FLL_WAIT_CYCLES.                                                                                    |
    +-----+---+----------------------------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |   19|R/W|FLL_WAKE_WAIT               |0x0  |1 if the ROM should wait before configuring the FLL. The number of cycles is taken from FLL_WAKE_WAIT_CYCLES.                                                                               |
    +-----+---+----------------------------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |22:21|R/W|FLASH_STATUS_SET            |0x0  |0 if the ROM should set the flash status register to a default value, 1, if it should do nothing or 2 if it should apply the status found in FLASH_STATUS.                                  |
    +-----+---+----------------------------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |   23|R/W|FLASH_COMMANDS_SET          |0x0  |1 if the ROM should take flash commands from FLASH_COMMANDS.                                                                                                                                |
    +-----+---+----------------------------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |   24|R/W|FLASH_LATENCY_SET           |0x0  |1 if the ROM should take flash latency from FLASH_LATENCY_VALUE.                                                                                                                            |
    +-----+---+----------------------------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |29:25|R/W|FLASH_LATENCY_VALUE         |0x0  |Flash latency.                                                                                                                                                                              |
    +-----+---+----------------------------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |   30|R/W|WAKE_MRAM_RESET_WAIT        |0x0  |Set number of cycles to wait after the MRAM has been reset after non-retentive wakeup. The number of cycles is taken from WAKE_MRAM_RESET_WAITC_CYCLES.                                     |
    +-----+---+----------------------------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

.. _rom__INFO_3:

INFO_3
""""""

Information eFuse 3

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+-------------------+-----+-----------------------------------------------------------------------+
    |Bit #|R/W|       Name        |Reset|                              Description                              |
    +=====+===+===================+=====+=======================================================================+
    |    0|R/W|FLASH_CS_SETUP     |0x0  |Setup Chip Select of the flash to be used for the binary loading.      |
    +-----+---+-------------------+-----+-----------------------------------------------------------------------+
    |    1|R/W|FLASH_CS           |0x0  |Chip Select of the flash to be used for the binary loading.            |
    +-----+---+-------------------+-----+-----------------------------------------------------------------------+
    |    2|R/W|FLASH_ITF_SETUP    |0x0  |Setup interface ID where the flash is connected for the binary loading.|
    +-----+---+-------------------+-----+-----------------------------------------------------------------------+
    |4:3  |R/W|FLASH_ITF          |0x0  |Interface ID where the flash is connected for the binary loading.      |
    +-----+---+-------------------+-----+-----------------------------------------------------------------------+
    |    5|R/W|FLASH_OFFSET_SETUP |0x0  |Set the offset of the flash. Offset is given in FLASH_OFFSET.          |
    +-----+---+-------------------+-----+-----------------------------------------------------------------------+
    |    6|R/W|HYPER_DELAY_SETUP  |0x0  |Set Hyperbus delay.                                                    |
    +-----+---+-------------------+-----+-----------------------------------------------------------------------+
    |9:7  |R/W|HYPER_DELAY        |0x0  |Hyperbus delay.                                                        |
    +-----+---+-------------------+-----+-----------------------------------------------------------------------+
    |   10|R/W|HYPER_LATENCY_SETUP|0x0  |Set Hyperbus latency.                                                  |
    +-----+---+-------------------+-----+-----------------------------------------------------------------------+
    |15:11|R/W|HYPER_LATENCY      |0x0  |Hyperbus latency.                                                      |
    +-----+---+-------------------+-----+-----------------------------------------------------------------------+
    |   16|R/W|RESERVED           |0x0  |--                                                                     |
    +-----+---+-------------------+-----+-----------------------------------------------------------------------+
    |   17|R/W|FLASH_WAKEUP       |0x0  |Wakeup the flash after non-retentive deep sleep wakeup.                |
    +-----+---+-------------------+-----+-----------------------------------------------------------------------+
    |   18|R/W|FLASH_RESET        |0x0  |Reset the flash before using it.                                       |
    +-----+---+-------------------+-----+-----------------------------------------------------------------------+
    |   19|R/W|FLASH_INIT         |0x0  |Init the flash before using it.                                        |
    +-----+---+-------------------+-----+-----------------------------------------------------------------------+
    |   20|R/W|FLASH_WAIT         |0x0  |Apply a wait loop before using the flash.                              |
    +-----+---+-------------------+-----+-----------------------------------------------------------------------+
    |   21|R/W|FLASH_CMD_1        |0x0  |First additionnal custom command.                                      |
    +-----+---+-------------------+-----+-----------------------------------------------------------------------+
    |   22|R/W|FLASH_CMD_2        |0x0  |Second additionnal custom command.                                     |
    +-----+---+-------------------+-----+-----------------------------------------------------------------------+
    |   23|R/W|FLASH_CMD_3        |0x0  |Third additionnal custom command.                                      |
    +-----+---+-------------------+-----+-----------------------------------------------------------------------+
    |   24|R/W|FLASH_CMD_4        |0x0  |Fourth additionnal custom command.                                     |
    +-----+---+-------------------+-----+-----------------------------------------------------------------------+
    |   25|R/W|FLASH_CMD_1_DS     |0x0  |First additionnal custom command after non-retentive wakeup.           |
    +-----+---+-------------------+-----+-----------------------------------------------------------------------+
    |   26|R/W|FLASH_CMD_2_DS     |0x0  |Second additionnal custom command after non-retentive wakeup.          |
    +-----+---+-------------------+-----+-----------------------------------------------------------------------+
    |   27|R/W|FLASH_CMD_3_DS     |0x0  |Third additionnal custom command after non-retentive wakeup.           |
    +-----+---+-------------------+-----+-----------------------------------------------------------------------+
    |   28|R/W|FLASH_CMD_4_DS     |0x0  |Fourth additionnal custom command after non-retentive wakeup.          |
    +-----+---+-------------------+-----+-----------------------------------------------------------------------+
    |   29|R/W|FLASH_RESET_WAIT   |0x0  |Wait loop after flash reset.                                           |
    +-----+---+-------------------+-----+-----------------------------------------------------------------------+
    |   30|R/W|FLASH_WAKEUP_WAIT  |0x0  |Wait loop when waiting for flas wakeup.                                |
    +-----+---+-------------------+-----+-----------------------------------------------------------------------+

.. _rom__FLL_DRR:

FLL_DRR
"""""""

FLL DRR value (only used when FLL_GLOBAL_SETUP is 1)

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+-----+-----+-------------------------+
    |Bit #|R/W|Name |Reset|       Description       |
    +=====+===+=====+=====+=========================+
    |31:0 |R/W|VALUE|0x0  |Value to copy to register|
    +-----+---+-----+-----+-------------------------+

.. _rom__FLL_CCR1_PRE_LOCK:

FLL_CCR1_PRE_LOCK
"""""""""""""""""

FLL CCR1 value set before locking the FLL (only used when FLL_GLOBAL_SETUP is 1)

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+-----+-----+-------------------------+
    |Bit #|R/W|Name |Reset|       Description       |
    +=====+===+=====+=====+=========================+
    |31:0 |R/W|VALUE|0x0  |Value to copy to register|
    +-----+---+-----+-----+-------------------------+

.. _rom__FLL_CCR1_POST_LOCK:

FLL_CCR1_POST_LOCK
""""""""""""""""""

FLL CCR1 value set after locking the FLL (only used when FLL_GLOBAL_SETUP is 1)

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+-----+-----+-------------------------+
    |Bit #|R/W|Name |Reset|       Description       |
    +=====+===+=====+=====+=========================+
    |31:0 |R/W|VALUE|0x0  |Value to copy to register|
    +-----+---+-----+-----+-------------------------+

.. _rom__FLL_CCR2:

FLL_CCR2
""""""""

FLL CCR2 value (only used when FLL_GLOBAL_SETUP is 1)

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+-----+-----+-------------------------+
    |Bit #|R/W|Name |Reset|       Description       |
    +=====+===+=====+=====+=========================+
    |31:0 |R/W|VALUE|0x0  |Value to copy to register|
    +-----+---+-----+-----+-------------------------+

.. _rom__FLL_F0CR1:

FLL_F0CR1
"""""""""

FLL F0CR1 value (only used when FLL_GLOBAL_SETUP is 1)

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+-----+-----+-------------------------+
    |Bit #|R/W|Name |Reset|       Description       |
    +=====+===+=====+=====+=========================+
    |31:0 |R/W|VALUE|0x0  |Value to copy to register|
    +-----+---+-----+-----+-------------------------+

.. _rom__FLL_F0CR2:

FLL_F0CR2
"""""""""

FLL F0CR2 value (only used when FLL_GLOBAL_SETUP is 1)

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+-----+-----+-------------------------+
    |Bit #|R/W|Name |Reset|       Description       |
    +=====+===+=====+=====+=========================+
    |31:0 |R/W|VALUE|0x0  |Value to copy to register|
    +-----+---+-----+-----+-------------------------+

.. _rom__PADFUN0:

PADFUN0
"""""""

PADFUN0 value (only used when PADFUN0_SETUP is 1)

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+-----+-----+-------------------------+
    |Bit #|R/W|Name |Reset|       Description       |
    +=====+===+=====+=====+=========================+
    |31:0 |R/W|VALUE|0x0  |Value to copy to register|
    +-----+---+-----+-----+-------------------------+

.. _rom__PADFUN1:

PADFUN1
"""""""

PADFUN1 value (only used when PADFUN1_SETUP is 1)

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+-----+-----+-------------------------+
    |Bit #|R/W|Name |Reset|       Description       |
    +=====+===+=====+=====+=========================+
    |31:0 |R/W|VALUE|0x0  |Value to copy to register|
    +-----+---+-----+-----+-------------------------+

.. _rom__PADFUN2:

PADFUN2
"""""""

PADFUN2 value (only used when PADFUN2_SETUP is 1)

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+-----+-----+-------------------------+
    |Bit #|R/W|Name |Reset|       Description       |
    +=====+===+=====+=====+=========================+
    |31:0 |R/W|VALUE|0x0  |Value to copy to register|
    +-----+---+-----+-----+-------------------------+

.. _rom__PADFUN3:

PADFUN3
"""""""

PADFUN3 value (only used when PADFUN3_SETUP is 1)

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+-----+-----+-------------------------+
    |Bit #|R/W|Name |Reset|       Description       |
    +=====+===+=====+=====+=========================+
    |31:0 |R/W|VALUE|0x0  |Value to copy to register|
    +-----+---+-----+-----+-------------------------+

.. _rom__PADFUN4:

PADFUN4
"""""""

PADFUN4 value (only used when PADFUN4_SETUP is 1)

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+-----+-----+-------------------------+
    |Bit #|R/W|Name |Reset|       Description       |
    +=====+===+=====+=====+=========================+
    |31:0 |R/W|VALUE|0x0  |Value to copy to register|
    +-----+---+-----+-----+-------------------------+

.. _rom__PADFUN5:

PADFUN5
"""""""

PADFUN5 value (only used when PADFUN5_SETUP is 1)

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+-----+-----+-------------------------+
    |Bit #|R/W|Name |Reset|       Description       |
    +=====+===+=====+=====+=========================+
    |31:0 |R/W|VALUE|0x0  |Value to copy to register|
    +-----+---+-----+-----+-------------------------+

.. _rom__FEATURE_DISABLE:

FEATURE_DISABLE
"""""""""""""""

Specify the list of features which must be deactivated by the ROM boot

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+-----+-----+-------------------------+
    |Bit #|R/W|Name |Reset|       Description       |
    +=====+===+=====+=====+=========================+
    |31:0 |R/W|VALUE|0x0  |Value to copy to register|
    +-----+---+-----+-----+-------------------------+

.. _rom__SECURE_BOOT:

SECURE_BOOT
"""""""""""

Specify AES configuration

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+-----------------+-----+-------------------------------------------+
    |Bit #|R/W|      Name       |Reset|                Description                |
    +=====+===+=================+=====+===========================================+
    |    0|R/W|SECURE_ONLY      |0x0  |Only allow secure boot.                    |
    +-----+---+-----------------+-----+-------------------------------------------+
    |    1|R/W|AES_QK           |0x0  |Use QK as key source.                      |
    +-----+---+-----------------+-----+-------------------------------------------+
    |    2|R/W|AES_USER         |0x0  |Use eFuse as key source.                   |
    +-----+---+-----------------+-----+-------------------------------------------+
    |    3|R/W|AES_USER_KEY_SIZE|0x0  |Key size for "user" security (256=1,128=0).|
    +-----+---+-----------------+-----+-------------------------------------------+
    |    4|R/W|CRC_EN           |0x0  |Enable crc check.                          |
    +-----+---+-----------------+-----+-------------------------------------------+
    |    5|R/W|KEY_LOCK         |0x0  |Lock AES key in eFuse.                     |
    +-----+---+-----------------+-----+-------------------------------------------+
    |    6|R/W|SIGN_ONLY        |0x0  |Sign only mode, no encryption.             |
    +-----+---+-----------------+-----+-------------------------------------------+
    |    7|R/W|QK_LOCK          |0x0  |Lock QK features.                          |
    +-----+---+-----------------+-----+-------------------------------------------+

.. _rom__AES_KEY0:

AES_KEY0
""""""""

Word 0 of AES key

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+-----+-----+-------------------------------------------+
    |Bit #|R/W|Name |Reset|                Description                |
    +=====+===+=====+=====+===========================================+
    |31:0 |R/W|VALUE|0x0  |Configuration value to be used by boot code|
    +-----+---+-----+-----+-------------------------------------------+

.. _rom__AES_KEY1:

AES_KEY1
""""""""

Word 1 of AES key

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+-----+-----+-------------------------------------------+
    |Bit #|R/W|Name |Reset|                Description                |
    +=====+===+=====+=====+===========================================+
    |31:0 |R/W|VALUE|0x0  |Configuration value to be used by boot code|
    +-----+---+-----+-----+-------------------------------------------+

.. _rom__AES_KEY2:

AES_KEY2
""""""""

Word 2 of AES key

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+-----+-----+-------------------------------------------+
    |Bit #|R/W|Name |Reset|                Description                |
    +=====+===+=====+=====+===========================================+
    |31:0 |R/W|VALUE|0x0  |Configuration value to be used by boot code|
    +-----+---+-----+-----+-------------------------------------------+

.. _rom__AES_KEY3:

AES_KEY3
""""""""

Word 3 of AES key

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+-----+-----+-------------------------------------------+
    |Bit #|R/W|Name |Reset|                Description                |
    +=====+===+=====+=====+===========================================+
    |31:0 |R/W|VALUE|0x0  |Configuration value to be used by boot code|
    +-----+---+-----+-----+-------------------------------------------+

.. _rom__AES_KEY4:

AES_KEY4
""""""""

Word 4 of AES key

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+-----+-----+-------------------------------------------+
    |Bit #|R/W|Name |Reset|                Description                |
    +=====+===+=====+=====+===========================================+
    |31:0 |R/W|VALUE|0x0  |Configuration value to be used by boot code|
    +-----+---+-----+-----+-------------------------------------------+

.. _rom__AES_KEY5:

AES_KEY5
""""""""

Word 5 of AES key

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+-----+-----+-------------------------------------------+
    |Bit #|R/W|Name |Reset|                Description                |
    +=====+===+=====+=====+===========================================+
    |31:0 |R/W|VALUE|0x0  |Configuration value to be used by boot code|
    +-----+---+-----+-----+-------------------------------------------+

.. _rom__AES_KEY6:

AES_KEY6
""""""""

Word 6 of AES key

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+-----+-----+-------------------------------------------+
    |Bit #|R/W|Name |Reset|                Description                |
    +=====+===+=====+=====+===========================================+
    |31:0 |R/W|VALUE|0x0  |Configuration value to be used by boot code|
    +-----+---+-----+-----+-------------------------------------------+

.. _rom__AES_KEY7:

AES_KEY7
""""""""

Word 7 of AES key

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+-----+-----+-------------------------------------------+
    |Bit #|R/W|Name |Reset|                Description                |
    +=====+===+=====+=====+===========================================+
    |31:0 |R/W|VALUE|0x0  |Configuration value to be used by boot code|
    +-----+---+-----+-----+-------------------------------------------+

.. _rom__FEATURE_DISABLE_QK:

FEATURE_DISABLE_QK
""""""""""""""""""

Specify list of QuiddiKey features which must be disabled by the ROM boot

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+-----+-----+-------------------------+
    |Bit #|R/W|Name |Reset|       Description       |
    +=====+===+=====+=====+=========================+
    |31:0 |R/W|VALUE|0x0  |Value to copy to register|
    +-----+---+-----+-----+-------------------------+

.. _rom__WAIT_XTAL_PERIOD:

WAIT_XTAL_PERIOD
""""""""""""""""

When WAIT_XTAL is 1, this gives the timer period at which the oscillator is checked

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+-----+-----+-------------------------------------------+
    |Bit #|R/W|Name |Reset|                Description                |
    +=====+===+=====+=====+===========================================+
    |31:0 |R/W|VALUE|0x0  |Configuration value to be used by boot code|
    +-----+---+-----+-----+-------------------------------------------+

.. _rom__WAIT_XTAL_DELTA:

WAIT_XTAL_DELTA
"""""""""""""""

When WAIT_XTAL is 1, this gives the delta under which the oscillator is considered stable

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+-----+-----+-------------------------------------------+
    |Bit #|R/W|Name |Reset|                Description                |
    +=====+===+=====+=====+===========================================+
    |31:0 |R/W|VALUE|0x0  |Configuration value to be used by boot code|
    +-----+---+-----+-----+-------------------------------------------+

.. _rom__WAIT_XTAL_MIN:

WAIT_XTAL_MIN
"""""""""""""

When WAIT_XTAL is 1, this gives the number of stable checks after which the wait is considered successful

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+-----+-----+-------------------------------------------+
    |Bit #|R/W|Name |Reset|                Description                |
    +=====+===+=====+=====+===========================================+
    |31:0 |R/W|VALUE|0x0  |Configuration value to be used by boot code|
    +-----+---+-----+-----+-------------------------------------------+

.. _rom__WAIT_XTAL_MAX:

WAIT_XTAL_MAX
"""""""""""""

When WAIT_XTAL is 1, this gives the number of unstable checks after which the wait is considered failing and is aborted

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+-----+-----+-------------------------------------------+
    |Bit #|R/W|Name |Reset|                Description                |
    +=====+===+=====+=====+===========================================+
    |31:0 |R/W|VALUE|0x0  |Configuration value to be used by boot code|
    +-----+---+-----+-----+-------------------------------------------+

.. _rom__REF_CLK_WAIT_CYCLES:

REF_CLK_WAIT_CYCLES
"""""""""""""""""""

When REF_CLK_WAIT is 1, this gives the number of clock cycles after which the ROM can start accessing the pads after cold boot (used clock is selected by the TIMER_SOURCE field of INFO_1 eFuse)

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+-----+-----+-------------------------------------------+
    |Bit #|R/W|Name |Reset|                Description                |
    +=====+===+=====+=====+===========================================+
    |31:0 |R/W|VALUE|0x0  |Configuration value to be used by boot code|
    +-----+---+-----+-----+-------------------------------------------+

.. _rom__REF_CLK_WAIT_CYCLES_DEEP_SLEEP:

REF_CLK_WAIT_CYCLES_DEEP_SLEEP
""""""""""""""""""""""""""""""

When REF_CLK_WAIT_DEEP_SLEEP is 1, this gives the number of clock cycles after which the ROM can start accessing the pads after non-retentive wakeup (used clock is selected by the TIMER_SOURCE field of INFO_1 eFuse)

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+-----+-----+-------------------------------------------+
    |Bit #|R/W|Name |Reset|                Description                |
    +=====+===+=====+=====+===========================================+
    |31:0 |R/W|VALUE|0x0  |Configuration value to be used by boot code|
    +-----+---+-----+-----+-------------------------------------------+

.. _rom__FAST_CLK_DIV_POW2:

FAST_CLK_DIV_POW2
"""""""""""""""""

When FAST_CLK_DIV_POW2_SETUP is 1, the ROM will setup the fast clock divider with this value (the real division factor is the power of two of this value)

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+-----+-----+-------------------------+
    |Bit #|R/W|Name |Reset|       Description       |
    +=====+===+=====+=====+=========================+
    |31:0 |R/W|VALUE|0x0  |Value to copy to register|
    +-----+---+-----+-----+-------------------------+

.. _rom__WAKEUP_FLL_DRR:

WAKEUP_FLL_DRR
""""""""""""""

Wakeup FLL DRR value (only used when FLL_GLOBAL_SETUP is 1)

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+-----+-----+-------------------------+
    |Bit #|R/W|Name |Reset|       Description       |
    +=====+===+=====+=====+=========================+
    |31:0 |R/W|VALUE|0x0  |Value to copy to register|
    +-----+---+-----+-----+-------------------------+

.. _rom__WAKEUP_FLL_CCR1_PRE_LOCK:

WAKEUP_FLL_CCR1_PRE_LOCK
""""""""""""""""""""""""

Wakeup FLL CCR1 value set before locking the FLL (only used when FLL_GLOBAL_SETUP is 1)

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+-----+-----+-------------------------+
    |Bit #|R/W|Name |Reset|       Description       |
    +=====+===+=====+=====+=========================+
    |31:0 |R/W|VALUE|0x0  |Value to copy to register|
    +-----+---+-----+-----+-------------------------+

.. _rom__WAKEUP_FLL_CCR1_POST_LOCK:

WAKEUP_FLL_CCR1_POST_LOCK
"""""""""""""""""""""""""

Wakeup FLL CCR1 value set after locking the FLL (only used when FLL_GLOBAL_SETUP is 1)

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+-----+-----+-------------------------+
    |Bit #|R/W|Name |Reset|       Description       |
    +=====+===+=====+=====+=========================+
    |31:0 |R/W|VALUE|0x0  |Value to copy to register|
    +-----+---+-----+-----+-------------------------+

.. _rom__WAKEUP_FLL_CCR2:

WAKEUP_FLL_CCR2
"""""""""""""""

Wakeup FLL CCR2 value (only used when FLL_GLOBAL_SETUP is 1)

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+-----+-----+-------------------------+
    |Bit #|R/W|Name |Reset|       Description       |
    +=====+===+=====+=====+=========================+
    |31:0 |R/W|VALUE|0x0  |Value to copy to register|
    +-----+---+-----+-----+-------------------------+

.. _rom__WAKEUP_FLL_F0CR1:

WAKEUP_FLL_F0CR1
""""""""""""""""

Wakeup FLL F0CR1 value (only used when FLL_DCO0_SETUP is 1)

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+-----+-----+-------------------------+
    |Bit #|R/W|Name |Reset|       Description       |
    +=====+===+=====+=====+=========================+
    |31:0 |R/W|VALUE|0x0  |Value to copy to register|
    +-----+---+-----+-----+-------------------------+

.. _rom__WAKEUP_FLL_F0CR2:

WAKEUP_FLL_F0CR2
""""""""""""""""

Wakeup FLL F0CR2 value (only used when FLL_DCO0_SETUP is 1)

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+-----+-----+-------------------------+
    |Bit #|R/W|Name |Reset|       Description       |
    +=====+===+=====+=====+=========================+
    |31:0 |R/W|VALUE|0x0  |Value to copy to register|
    +-----+---+-----+-----+-------------------------+

.. _rom__WAKE_FAST_CLK_DIV_POW2:

WAKE_FAST_CLK_DIV_POW2
""""""""""""""""""""""

When WAKE_FAST_CLK_DIV_POW2_SETUP is 1, the ROM will setup the fast clock divider with this value after non-retentive deep sleep (the real division factor is the power of two of this value)

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+-----+-----+-------------------------+
    |Bit #|R/W|Name |Reset|       Description       |
    +=====+===+=====+=====+=========================+
    |31:0 |R/W|VALUE|0x0  |Value to copy to register|
    +-----+---+-----+-----+-------------------------+

.. _rom__MRAM_RESET_WAIT_CYCLES:

MRAM_RESET_WAIT_CYCLES
""""""""""""""""""""""

Number of cycles to wait after MRAM has been reset (this is a number of cycles for the timer, whatever the timer source is)

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+-----+-----+-------------------------------------------+
    |Bit #|R/W|Name |Reset|                Description                |
    +=====+===+=====+=====+===========================================+
    |31:0 |R/W|VALUE|0x0  |Configuration value to be used by boot code|
    +-----+---+-----+-----+-------------------------------------------+

.. _rom__WAKE_MRAM_RESET_WAIT_CYCLES:

WAKE_MRAM_RESET_WAIT_CYCLES
"""""""""""""""""""""""""""

Number of cycles to wait after MRAM has been reset after a non-retentive wakeup (this is a number of cycles for the timer, whatever the timer source is)

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+-----+-----+-------------------------------------------+
    |Bit #|R/W|Name |Reset|                Description                |
    +=====+===+=====+=====+===========================================+
    |31:0 |R/W|VALUE|0x0  |Configuration value to be used by boot code|
    +-----+---+-----+-----+-------------------------------------------+

.. _rom__SPI_CONF_WAIT_CYCLES:

SPI_CONF_WAIT_CYCLES
""""""""""""""""""""

Number of cycles to wait after the spiflash has been configured (this is a number of cycles for the timer, whatever the timer source is)

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+-----+-----+-------------------------------------------+
    |Bit #|R/W|Name |Reset|                Description                |
    +=====+===+=====+=====+===========================================+
    |31:0 |R/W|VALUE|0x0  |Configuration value to be used by boot code|
    +-----+---+-----+-----+-------------------------------------------+

.. _rom__FLASH_OFFSET:

FLASH_OFFSET
""""""""""""

Flash offset

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+-----+-----+-------------------------------------------+
    |Bit #|R/W|Name |Reset|                Description                |
    +=====+===+=====+=====+===========================================+
    |31:0 |R/W|VALUE|0x0  |Configuration value to be used by boot code|
    +-----+---+-----+-----+-------------------------------------------+

.. _rom__FLL_WAIT_CYCLES:

FLL_WAIT_CYCLES
"""""""""""""""

Number of cycles to wait before the FLL is configured (this is a number of cycles for the timer, whatever the timer source is)

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+-----+-----+-------------------------------------------+
    |Bit #|R/W|Name |Reset|                Description                |
    +=====+===+=====+=====+===========================================+
    |31:0 |R/W|VALUE|0x0  |Configuration value to be used by boot code|
    +-----+---+-----+-----+-------------------------------------------+

.. _rom__FLL_WAKE_WAIT_CYCLES:

FLL_WAKE_WAIT_CYCLES
""""""""""""""""""""

Number of cycles to wait before the FLL is configured after non-retentive wakeup (this is a number of cycles for the timer, whatever the timer source is)

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+-----+-----+-------------------------------------------+
    |Bit #|R/W|Name |Reset|                Description                |
    +=====+===+=====+=====+===========================================+
    |31:0 |R/W|VALUE|0x0  |Configuration value to be used by boot code|
    +-----+---+-----+-----+-------------------------------------------+

.. _rom__FLASH_RESET_WAIT:

FLASH_RESET_WAIT
""""""""""""""""

Wait loop after flash reset

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+-----+-----+-------------------------------------------+
    |Bit #|R/W|Name |Reset|                Description                |
    +=====+===+=====+=====+===========================================+
    |31:0 |R/W|VALUE|0x0  |Configuration value to be used by boot code|
    +-----+---+-----+-----+-------------------------------------------+

.. _rom__FLASH_CMD_1:

FLASH_CMD_1
"""""""""""

First additionnal custom command

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+-----+-----+-------------------------+
    |Bit #|R/W|Name |Reset|       Description       |
    +=====+===+=====+=====+=========================+
    |31:0 |R/W|VALUE|0x0  |Value to copy to register|
    +-----+---+-----+-----+-------------------------+

.. _rom__FLASH_CMD_2:

FLASH_CMD_2
"""""""""""

Second additionnal custom command

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+-----+-----+-------------------------+
    |Bit #|R/W|Name |Reset|       Description       |
    +=====+===+=====+=====+=========================+
    |31:0 |R/W|VALUE|0x0  |Value to copy to register|
    +-----+---+-----+-----+-------------------------+

.. _rom__FLASH_CMD_3:

FLASH_CMD_3
"""""""""""

Third additionnal custom command

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+-----+-----+-------------------------+
    |Bit #|R/W|Name |Reset|       Description       |
    +=====+===+=====+=====+=========================+
    |31:0 |R/W|VALUE|0x0  |Value to copy to register|
    +-----+---+-----+-----+-------------------------+

.. _rom__FLASH_CMD_4:

FLASH_CMD_4
"""""""""""

Fourth additionnal custom command

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+-----+-----+-------------------------+
    |Bit #|R/W|Name |Reset|       Description       |
    +=====+===+=====+=====+=========================+
    |31:0 |R/W|VALUE|0x0  |Value to copy to register|
    +-----+---+-----+-----+-------------------------+

.. _rom__FLASH_WAIT:

FLASH_WAIT
""""""""""

Apply a wait loop before using the flash

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+-----+-----+-------------------------+
    |Bit #|R/W|Name |Reset|       Description       |
    +=====+===+=====+=====+=========================+
    |31:0 |R/W|VALUE|0x0  |Value to copy to register|
    +-----+---+-----+-----+-------------------------+

.. _rom__FLASH_WAKEUP_WAIT:

FLASH_WAKEUP_WAIT
"""""""""""""""""

Wait loop when waiting for flash wakup

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+-----+-----+-------------------------+
    |Bit #|R/W|Name |Reset|       Description       |
    +=====+===+=====+=====+=========================+
    |31:0 |R/W|VALUE|0x0  |Value to copy to register|
    +-----+---+-----+-----+-------------------------+

.. _rom__FLASH_STATUS:

FLASH_STATUS
""""""""""""

Flash status register value

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+-----+-----+-------------------------+
    |Bit #|R/W|Name |Reset|       Description       |
    +=====+===+=====+=====+=========================+
    |31:0 |R/W|VALUE|0x0  |Value to copy to register|
    +-----+---+-----+-----+-------------------------+

.. _rom__FLASH_COMMANDS:

FLASH_COMMANDS
""""""""""""""

Flash commands

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+-----+-----+-------------------------+
    |Bit #|R/W|Name |Reset|       Description       |
    +=====+===+=====+=====+=========================+
    |31:0 |R/W|VALUE|0x0  |Value to copy to register|
    +-----+---+-----+-----+-------------------------+

.. _rom__INFO_4:

INFO_4
""""""

Information eFuse 4

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+---------------------+-----+-------------------------------------------------------------+
    |Bit #|R/W|        Name         |Reset|                         Description                         |
    +=====+===+=====================+=====+=============================================================+
    |    0|R/W|FLASH_GPIO_PULSE_GEN |0x0  |Generate a pulse on a GPIO before using the flash.           |
    +-----+---+---------------------+-----+-------------------------------------------------------------+
    |    1|R/W|FLASH_GPIO_PULSE_WAIT|0x0  |1 if the ROM should wait after it has set the GPIO to active.|
    +-----+---+---------------------+-----+-------------------------------------------------------------+
    |    2|R/W|FLASH_GPIO_PULSE_POL |0x0  |1 if the pulse should be active high.                        |
    +-----+---+---------------------+-----+-------------------------------------------------------------+
    |9:3  |R/W|FLASH_GPIO_PULSE_ID  |0x0  |GPIO pulse ID.                                               |
    +-----+---+---------------------+-----+-------------------------------------------------------------+
    |   10|R/W|NEVA_CFG             |0x0  |Set the NEVA configuration from NEVA_CFG.                    |
    +-----+---+---------------------+-----+-------------------------------------------------------------+

.. _rom__FLASH_GPIO_PULSE_WAIT:

FLASH_GPIO_PULSE_WAIT
"""""""""""""""""""""

Number of cycles the ROM should wait after it has set the GPIO to active

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+-----+-----+-------------------------------------------+
    |Bit #|R/W|Name |Reset|                Description                |
    +=====+===+=====+=====+===========================================+
    |31:0 |R/W|VALUE|0x0  |Configuration value to be used by boot code|
    +-----+---+-----+-----+-------------------------------------------+

.. _rom__NEVA_CFG:

NEVA_CFG
""""""""

Number of cycles the ROM should wait after it has set the GPIO to active

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+-----+-----+-------------------------+
    |Bit #|R/W|Name |Reset|       Description       |
    +=====+===+=====+=====+=========================+
    |31:0 |R/W|VALUE|0x0  |Value to copy to register|
    +-----+---+-----+-----+-------------------------+

.. _rom__MRAM_TRIM_SIZE:

MRAM_TRIM_SIZE
""""""""""""""

When MRAM_TRIM is 1, this gives the size of the MRAM trim config

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+-----+-----+-------------------------------------------+
    |Bit #|R/W|Name |Reset|                Description                |
    +=====+===+=====+=====+===========================================+
    |31:0 |R/W|VALUE|0x0  |Configuration value to be used by boot code|
    +-----+---+-----+-----+-------------------------------------------+

.. _rom__MRAM_TRIM_START:

MRAM_TRIM_START
"""""""""""""""

When MRAM_TRIM is 1, this is the first eFuse storing the MRAM trim configuration

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+-----+-----+-------------------------------------------+
    |Bit #|R/W|Name |Reset|                Description                |
    +=====+===+=====+=====+===========================================+
    |31:0 |R/W|VALUE|0x0  |Configuration value to be used by boot code|
    +-----+---+-----+-----+-------------------------------------------+
