-- Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
-- Date        : Mon Jan  7 20:13:54 2019
-- Host        : SilageOfficePC running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim
--               c:/zybo_Pmod_Projects/zybo_PmodAD1/zybo_PmodAD1.srcs/sources_1/bd/design_1/ip/design_1_PmodAD1_0_0/design_1_PmodAD1_0_0_sim_netlist.vhdl
-- Design      : design_1_PmodAD1_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z010clg400-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_PmodAD1_0_0_ad1_spi is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    in0_O : out STD_LOGIC;
    in3_O : out STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC;
    in1_I : in STD_LOGIC;
    in2_I : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_PmodAD1_0_0_ad1_spi : entity is "ad1_spi";
end design_1_PmodAD1_0_0_ad1_spi;

architecture STRUCTURE of design_1_PmodAD1_0_0_ad1_spi is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \FSM_sequential_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_7_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_8_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_9_n_0\ : STD_LOGIC;
  signal PmodAD1_pmod_bridge_0_0_i_10_n_0 : STD_LOGIC;
  signal PmodAD1_pmod_bridge_0_0_i_11_n_0 : STD_LOGIC;
  signal PmodAD1_pmod_bridge_0_0_i_3_n_0 : STD_LOGIC;
  signal PmodAD1_pmod_bridge_0_0_i_4_n_0 : STD_LOGIC;
  signal PmodAD1_pmod_bridge_0_0_i_5_n_0 : STD_LOGIC;
  signal PmodAD1_pmod_bridge_0_0_i_6_n_0 : STD_LOGIC;
  signal PmodAD1_pmod_bridge_0_0_i_7_n_0 : STD_LOGIC;
  signal PmodAD1_pmod_bridge_0_0_i_8_n_0 : STD_LOGIC;
  signal PmodAD1_pmod_bridge_0_0_i_9_n_0 : STD_LOGIC;
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal count0 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \count0[0]_i_1_n_0\ : STD_LOGIC;
  signal \count0[31]_i_2_n_0\ : STD_LOGIC;
  signal \count0[31]_i_4_n_0\ : STD_LOGIC;
  signal \count0[31]_i_5_n_0\ : STD_LOGIC;
  signal \count0_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \count0_reg[12]_i_2_n_1\ : STD_LOGIC;
  signal \count0_reg[12]_i_2_n_2\ : STD_LOGIC;
  signal \count0_reg[12]_i_2_n_3\ : STD_LOGIC;
  signal \count0_reg[16]_i_2_n_0\ : STD_LOGIC;
  signal \count0_reg[16]_i_2_n_1\ : STD_LOGIC;
  signal \count0_reg[16]_i_2_n_2\ : STD_LOGIC;
  signal \count0_reg[16]_i_2_n_3\ : STD_LOGIC;
  signal \count0_reg[20]_i_2_n_0\ : STD_LOGIC;
  signal \count0_reg[20]_i_2_n_1\ : STD_LOGIC;
  signal \count0_reg[20]_i_2_n_2\ : STD_LOGIC;
  signal \count0_reg[20]_i_2_n_3\ : STD_LOGIC;
  signal \count0_reg[24]_i_2_n_0\ : STD_LOGIC;
  signal \count0_reg[24]_i_2_n_1\ : STD_LOGIC;
  signal \count0_reg[24]_i_2_n_2\ : STD_LOGIC;
  signal \count0_reg[24]_i_2_n_3\ : STD_LOGIC;
  signal \count0_reg[28]_i_2_n_0\ : STD_LOGIC;
  signal \count0_reg[28]_i_2_n_1\ : STD_LOGIC;
  signal \count0_reg[28]_i_2_n_2\ : STD_LOGIC;
  signal \count0_reg[28]_i_2_n_3\ : STD_LOGIC;
  signal \count0_reg[31]_i_3_n_2\ : STD_LOGIC;
  signal \count0_reg[31]_i_3_n_3\ : STD_LOGIC;
  signal \count0_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \count0_reg[4]_i_2_n_1\ : STD_LOGIC;
  signal \count0_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \count0_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \count0_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \count0_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \count0_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \count0_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \count0_reg_n_0_[0]\ : STD_LOGIC;
  signal \count0_reg_n_0_[10]\ : STD_LOGIC;
  signal \count0_reg_n_0_[11]\ : STD_LOGIC;
  signal \count0_reg_n_0_[12]\ : STD_LOGIC;
  signal \count0_reg_n_0_[13]\ : STD_LOGIC;
  signal \count0_reg_n_0_[14]\ : STD_LOGIC;
  signal \count0_reg_n_0_[15]\ : STD_LOGIC;
  signal \count0_reg_n_0_[16]\ : STD_LOGIC;
  signal \count0_reg_n_0_[17]\ : STD_LOGIC;
  signal \count0_reg_n_0_[18]\ : STD_LOGIC;
  signal \count0_reg_n_0_[19]\ : STD_LOGIC;
  signal \count0_reg_n_0_[1]\ : STD_LOGIC;
  signal \count0_reg_n_0_[20]\ : STD_LOGIC;
  signal \count0_reg_n_0_[21]\ : STD_LOGIC;
  signal \count0_reg_n_0_[22]\ : STD_LOGIC;
  signal \count0_reg_n_0_[23]\ : STD_LOGIC;
  signal \count0_reg_n_0_[24]\ : STD_LOGIC;
  signal \count0_reg_n_0_[25]\ : STD_LOGIC;
  signal \count0_reg_n_0_[26]\ : STD_LOGIC;
  signal \count0_reg_n_0_[27]\ : STD_LOGIC;
  signal \count0_reg_n_0_[28]\ : STD_LOGIC;
  signal \count0_reg_n_0_[29]\ : STD_LOGIC;
  signal \count0_reg_n_0_[2]\ : STD_LOGIC;
  signal \count0_reg_n_0_[30]\ : STD_LOGIC;
  signal \count0_reg_n_0_[31]\ : STD_LOGIC;
  signal \count0_reg_n_0_[3]\ : STD_LOGIC;
  signal \count0_reg_n_0_[4]\ : STD_LOGIC;
  signal \count0_reg_n_0_[5]\ : STD_LOGIC;
  signal \count0_reg_n_0_[6]\ : STD_LOGIC;
  signal \count0_reg_n_0_[7]\ : STD_LOGIC;
  signal \count0_reg_n_0_[8]\ : STD_LOGIC;
  signal \count0_reg_n_0_[9]\ : STD_LOGIC;
  signal count1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \count1[10]_i_1_n_0\ : STD_LOGIC;
  signal \count1[11]_i_1_n_0\ : STD_LOGIC;
  signal \count1[12]_i_1_n_0\ : STD_LOGIC;
  signal \count1[13]_i_1_n_0\ : STD_LOGIC;
  signal \count1[14]_i_1_n_0\ : STD_LOGIC;
  signal \count1[15]_i_1_n_0\ : STD_LOGIC;
  signal \count1[16]_i_1_n_0\ : STD_LOGIC;
  signal \count1[17]_i_1_n_0\ : STD_LOGIC;
  signal \count1[18]_i_1_n_0\ : STD_LOGIC;
  signal \count1[19]_i_1_n_0\ : STD_LOGIC;
  signal \count1[1]_i_1_n_0\ : STD_LOGIC;
  signal \count1[20]_i_1_n_0\ : STD_LOGIC;
  signal \count1[21]_i_1_n_0\ : STD_LOGIC;
  signal \count1[22]_i_1_n_0\ : STD_LOGIC;
  signal \count1[23]_i_1_n_0\ : STD_LOGIC;
  signal \count1[24]_i_1_n_0\ : STD_LOGIC;
  signal \count1[25]_i_1_n_0\ : STD_LOGIC;
  signal \count1[26]_i_1_n_0\ : STD_LOGIC;
  signal \count1[27]_i_1_n_0\ : STD_LOGIC;
  signal \count1[28]_i_1_n_0\ : STD_LOGIC;
  signal \count1[29]_i_1_n_0\ : STD_LOGIC;
  signal \count1[2]_i_1_n_0\ : STD_LOGIC;
  signal \count1[30]_i_1_n_0\ : STD_LOGIC;
  signal \count1[31]_i_10_n_0\ : STD_LOGIC;
  signal \count1[31]_i_11_n_0\ : STD_LOGIC;
  signal \count1[31]_i_12_n_0\ : STD_LOGIC;
  signal \count1[31]_i_13_n_0\ : STD_LOGIC;
  signal \count1[31]_i_14_n_0\ : STD_LOGIC;
  signal \count1[31]_i_15_n_0\ : STD_LOGIC;
  signal \count1[31]_i_1_n_0\ : STD_LOGIC;
  signal \count1[31]_i_2_n_0\ : STD_LOGIC;
  signal \count1[31]_i_3_n_0\ : STD_LOGIC;
  signal \count1[31]_i_4_n_0\ : STD_LOGIC;
  signal \count1[31]_i_5_n_0\ : STD_LOGIC;
  signal \count1[31]_i_7_n_0\ : STD_LOGIC;
  signal \count1[31]_i_8_n_0\ : STD_LOGIC;
  signal \count1[31]_i_9_n_0\ : STD_LOGIC;
  signal \count1[3]_i_1_n_0\ : STD_LOGIC;
  signal \count1[4]_i_1_n_0\ : STD_LOGIC;
  signal \count1[5]_i_1_n_0\ : STD_LOGIC;
  signal \count1[6]_i_1_n_0\ : STD_LOGIC;
  signal \count1[7]_i_1_n_0\ : STD_LOGIC;
  signal \count1[8]_i_1_n_0\ : STD_LOGIC;
  signal \count1[9]_i_1_n_0\ : STD_LOGIC;
  signal \count1_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \count1_reg[12]_i_2_n_1\ : STD_LOGIC;
  signal \count1_reg[12]_i_2_n_2\ : STD_LOGIC;
  signal \count1_reg[12]_i_2_n_3\ : STD_LOGIC;
  signal \count1_reg[16]_i_2_n_0\ : STD_LOGIC;
  signal \count1_reg[16]_i_2_n_1\ : STD_LOGIC;
  signal \count1_reg[16]_i_2_n_2\ : STD_LOGIC;
  signal \count1_reg[16]_i_2_n_3\ : STD_LOGIC;
  signal \count1_reg[20]_i_2_n_0\ : STD_LOGIC;
  signal \count1_reg[20]_i_2_n_1\ : STD_LOGIC;
  signal \count1_reg[20]_i_2_n_2\ : STD_LOGIC;
  signal \count1_reg[20]_i_2_n_3\ : STD_LOGIC;
  signal \count1_reg[24]_i_2_n_0\ : STD_LOGIC;
  signal \count1_reg[24]_i_2_n_1\ : STD_LOGIC;
  signal \count1_reg[24]_i_2_n_2\ : STD_LOGIC;
  signal \count1_reg[24]_i_2_n_3\ : STD_LOGIC;
  signal \count1_reg[28]_i_2_n_0\ : STD_LOGIC;
  signal \count1_reg[28]_i_2_n_1\ : STD_LOGIC;
  signal \count1_reg[28]_i_2_n_2\ : STD_LOGIC;
  signal \count1_reg[28]_i_2_n_3\ : STD_LOGIC;
  signal \count1_reg[31]_i_6_n_2\ : STD_LOGIC;
  signal \count1_reg[31]_i_6_n_3\ : STD_LOGIC;
  signal \count1_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \count1_reg[4]_i_2_n_1\ : STD_LOGIC;
  signal \count1_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \count1_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \count1_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \count1_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \count1_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \count1_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \count1_reg_n_0_[0]\ : STD_LOGIC;
  signal \count1_reg_n_0_[10]\ : STD_LOGIC;
  signal \count1_reg_n_0_[11]\ : STD_LOGIC;
  signal \count1_reg_n_0_[12]\ : STD_LOGIC;
  signal \count1_reg_n_0_[13]\ : STD_LOGIC;
  signal \count1_reg_n_0_[14]\ : STD_LOGIC;
  signal \count1_reg_n_0_[15]\ : STD_LOGIC;
  signal \count1_reg_n_0_[16]\ : STD_LOGIC;
  signal \count1_reg_n_0_[17]\ : STD_LOGIC;
  signal \count1_reg_n_0_[18]\ : STD_LOGIC;
  signal \count1_reg_n_0_[19]\ : STD_LOGIC;
  signal \count1_reg_n_0_[1]\ : STD_LOGIC;
  signal \count1_reg_n_0_[20]\ : STD_LOGIC;
  signal \count1_reg_n_0_[21]\ : STD_LOGIC;
  signal \count1_reg_n_0_[22]\ : STD_LOGIC;
  signal \count1_reg_n_0_[23]\ : STD_LOGIC;
  signal \count1_reg_n_0_[24]\ : STD_LOGIC;
  signal \count1_reg_n_0_[25]\ : STD_LOGIC;
  signal \count1_reg_n_0_[26]\ : STD_LOGIC;
  signal \count1_reg_n_0_[27]\ : STD_LOGIC;
  signal \count1_reg_n_0_[28]\ : STD_LOGIC;
  signal \count1_reg_n_0_[29]\ : STD_LOGIC;
  signal \count1_reg_n_0_[2]\ : STD_LOGIC;
  signal \count1_reg_n_0_[30]\ : STD_LOGIC;
  signal \count1_reg_n_0_[31]\ : STD_LOGIC;
  signal \count1_reg_n_0_[3]\ : STD_LOGIC;
  signal \count1_reg_n_0_[4]\ : STD_LOGIC;
  signal \count1_reg_n_0_[5]\ : STD_LOGIC;
  signal \count1_reg_n_0_[6]\ : STD_LOGIC;
  signal \count1_reg_n_0_[7]\ : STD_LOGIC;
  signal \count1_reg_n_0_[8]\ : STD_LOGIC;
  signal \count1_reg_n_0_[9]\ : STD_LOGIC;
  signal data0 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \dout0[15]_i_1_n_0\ : STD_LOGIC;
  signal \dout0[15]_i_2_n_0\ : STD_LOGIC;
  signal \dout0[15]_i_3_n_0\ : STD_LOGIC;
  signal drdy_i_1_n_0 : STD_LOGIC;
  signal drdy_i_2_n_0 : STD_LOGIC;
  signal drdy_i_3_n_0 : STD_LOGIC;
  signal in11 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal shft0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \shft0[15]_i_1_n_0\ : STD_LOGIC;
  signal \shft0[15]_i_3_n_0\ : STD_LOGIC;
  signal \shft0[15]_i_4_n_0\ : STD_LOGIC;
  signal \shft0[15]_i_5_n_0\ : STD_LOGIC;
  signal \shft0_reg_n_0_[0]\ : STD_LOGIC;
  signal \shft0_reg_n_0_[10]\ : STD_LOGIC;
  signal \shft0_reg_n_0_[11]\ : STD_LOGIC;
  signal \shft0_reg_n_0_[12]\ : STD_LOGIC;
  signal \shft0_reg_n_0_[13]\ : STD_LOGIC;
  signal \shft0_reg_n_0_[14]\ : STD_LOGIC;
  signal \shft0_reg_n_0_[15]\ : STD_LOGIC;
  signal \shft0_reg_n_0_[1]\ : STD_LOGIC;
  signal \shft0_reg_n_0_[2]\ : STD_LOGIC;
  signal \shft0_reg_n_0_[3]\ : STD_LOGIC;
  signal \shft0_reg_n_0_[4]\ : STD_LOGIC;
  signal \shft0_reg_n_0_[5]\ : STD_LOGIC;
  signal \shft0_reg_n_0_[6]\ : STD_LOGIC;
  signal \shft0_reg_n_0_[7]\ : STD_LOGIC;
  signal \shft0_reg_n_0_[8]\ : STD_LOGIC;
  signal \shft0_reg_n_0_[9]\ : STD_LOGIC;
  signal shft1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \shft1_reg_n_0_[0]\ : STD_LOGIC;
  signal \shft1_reg_n_0_[10]\ : STD_LOGIC;
  signal \shft1_reg_n_0_[11]\ : STD_LOGIC;
  signal \shft1_reg_n_0_[12]\ : STD_LOGIC;
  signal \shft1_reg_n_0_[13]\ : STD_LOGIC;
  signal \shft1_reg_n_0_[14]\ : STD_LOGIC;
  signal \shft1_reg_n_0_[15]\ : STD_LOGIC;
  signal \shft1_reg_n_0_[1]\ : STD_LOGIC;
  signal \shft1_reg_n_0_[2]\ : STD_LOGIC;
  signal \shft1_reg_n_0_[3]\ : STD_LOGIC;
  signal \shft1_reg_n_0_[4]\ : STD_LOGIC;
  signal \shft1_reg_n_0_[5]\ : STD_LOGIC;
  signal \shft1_reg_n_0_[6]\ : STD_LOGIC;
  signal \shft1_reg_n_0_[7]\ : STD_LOGIC;
  signal \shft1_reg_n_0_[8]\ : STD_LOGIC;
  signal \shft1_reg_n_0_[9]\ : STD_LOGIC;
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \state__0\ : signal is "yes";
  signal \NLW_count0_reg[31]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_count0_reg[31]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_count1_reg[31]_i_6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_count1_reg[31]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_4\ : label is "soft_lutpair2";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "S_HOLD:00,S_FRONT_PORCH:01,S_SHIFTING:10,S_BACK_PORCH:11";
  attribute KEEP : string;
  attribute KEEP of \FSM_sequential_state_reg[0]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "S_HOLD:00,S_FRONT_PORCH:01,S_SHIFTING:10,S_BACK_PORCH:11";
  attribute KEEP of \FSM_sequential_state_reg[1]\ : label is "yes";
  attribute SOFT_HLUTNM of \count0[0]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \count0[5]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \count0[6]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \dout0[15]_i_2\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \shft0[15]_i_3\ : label is "soft_lutpair0";
begin
  E(0) <= \^e\(0);
  SR(0) <= \^sr\(0);
\FSM_sequential_state[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \FSM_sequential_state[1]_i_2_n_0\,
      I2 => \state__0\(0),
      O => \FSM_sequential_state[0]_i_1_n_0\
    );
\FSM_sequential_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6F60"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => \FSM_sequential_state[1]_i_2_n_0\,
      I3 => \state__0\(1),
      O => \FSM_sequential_state[1]_i_1_n_0\
    );
\FSM_sequential_state[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEAEAEEEA"
    )
        port map (
      I0 => \FSM_sequential_state[1]_i_3_n_0\,
      I1 => \FSM_sequential_state[1]_i_4_n_0\,
      I2 => \FSM_sequential_state[1]_i_5_n_0\,
      I3 => \FSM_sequential_state[1]_i_6_n_0\,
      I4 => \count1[31]_i_4_n_0\,
      I5 => \FSM_sequential_state[1]_i_7_n_0\,
      O => \FSM_sequential_state[1]_i_2_n_0\
    );
\FSM_sequential_state[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \count0_reg_n_0_[2]\,
      I1 => \count1[31]_i_11_n_0\,
      I2 => \count0_reg_n_0_[0]\,
      I3 => PmodAD1_pmod_bridge_0_0_i_4_n_0,
      I4 => \count0_reg_n_0_[1]\,
      I5 => \FSM_sequential_state[1]_i_8_n_0\,
      O => \FSM_sequential_state[1]_i_3_n_0\
    );
\FSM_sequential_state[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002000"
    )
        port map (
      I0 => \count0_reg_n_0_[0]\,
      I1 => PmodAD1_pmod_bridge_0_0_i_4_n_0,
      I2 => \count0_reg_n_0_[1]\,
      I3 => \count0_reg_n_0_[4]\,
      I4 => PmodAD1_pmod_bridge_0_0_i_3_n_0,
      O => \FSM_sequential_state[1]_i_4_n_0\
    );
\FSM_sequential_state[1]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => \count0_reg_n_0_[2]\,
      I1 => \count0_reg_n_0_[5]\,
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      I4 => \count0_reg_n_0_[3]\,
      O => \FSM_sequential_state[1]_i_5_n_0\
    );
\FSM_sequential_state[1]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => \count0_reg_n_0_[2]\,
      I1 => \state__0\(1),
      I2 => \count0_reg_n_0_[5]\,
      I3 => \state__0\(0),
      I4 => \count0_reg_n_0_[3]\,
      O => \FSM_sequential_state[1]_i_6_n_0\
    );
\FSM_sequential_state[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \count0_reg_n_0_[4]\,
      I1 => \count0_reg_n_0_[1]\,
      I2 => PmodAD1_pmod_bridge_0_0_i_4_n_0,
      I3 => \count0_reg_n_0_[0]\,
      I4 => \FSM_sequential_state[1]_i_9_n_0\,
      I5 => \count0_reg_n_0_[6]\,
      O => \FSM_sequential_state[1]_i_7_n_0\
    );
\FSM_sequential_state[1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => \count0_reg_n_0_[7]\,
      I1 => \count0_reg_n_0_[8]\,
      I2 => \count0_reg_n_0_[4]\,
      I3 => \count0_reg_n_0_[6]\,
      I4 => \state__0\(0),
      I5 => \count0_reg_n_0_[5]\,
      O => \FSM_sequential_state[1]_i_8_n_0\
    );
\FSM_sequential_state[1]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => \shft0[15]_i_5_n_0\,
      I1 => \count0_reg_n_0_[3]\,
      I2 => \count0_reg_n_0_[5]\,
      I3 => \count0_reg_n_0_[7]\,
      I4 => \count0_reg_n_0_[8]\,
      I5 => \state__0\(0),
      O => \FSM_sequential_state[1]_i_9_n_0\
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \FSM_sequential_state[0]_i_1_n_0\,
      Q => \state__0\(0),
      R => \^sr\(0)
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \FSM_sequential_state[1]_i_1_n_0\,
      Q => \state__0\(1),
      R => \^sr\(0)
    );
PmodAD1_pmod_bridge_0_0_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      O => in0_O
    );
PmodAD1_pmod_bridge_0_0_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \count0_reg_n_0_[15]\,
      I1 => \count0_reg_n_0_[14]\,
      I2 => \count0_reg_n_0_[17]\,
      I3 => \count0_reg_n_0_[16]\,
      O => PmodAD1_pmod_bridge_0_0_i_10_n_0
    );
PmodAD1_pmod_bridge_0_0_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \count0_reg_n_0_[11]\,
      I1 => \count0_reg_n_0_[10]\,
      I2 => \count0_reg_n_0_[13]\,
      I3 => \count0_reg_n_0_[12]\,
      O => PmodAD1_pmod_bridge_0_0_i_11_n_0
    );
PmodAD1_pmod_bridge_0_0_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEEE"
    )
        port map (
      I0 => PmodAD1_pmod_bridge_0_0_i_3_n_0,
      I1 => \count0_reg_n_0_[4]\,
      I2 => \count0_reg_n_0_[3]\,
      I3 => \count0_reg_n_0_[2]\,
      I4 => PmodAD1_pmod_bridge_0_0_i_4_n_0,
      I5 => PmodAD1_pmod_bridge_0_0_i_5_n_0,
      O => in3_O
    );
PmodAD1_pmod_bridge_0_0_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \count0_reg_n_0_[8]\,
      I1 => \count0_reg_n_0_[7]\,
      I2 => \count0_reg_n_0_[6]\,
      O => PmodAD1_pmod_bridge_0_0_i_3_n_0
    );
PmodAD1_pmod_bridge_0_0_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => PmodAD1_pmod_bridge_0_0_i_6_n_0,
      I1 => PmodAD1_pmod_bridge_0_0_i_7_n_0,
      I2 => PmodAD1_pmod_bridge_0_0_i_8_n_0,
      I3 => PmodAD1_pmod_bridge_0_0_i_9_n_0,
      I4 => PmodAD1_pmod_bridge_0_0_i_10_n_0,
      I5 => PmodAD1_pmod_bridge_0_0_i_11_n_0,
      O => PmodAD1_pmod_bridge_0_0_i_4_n_0
    );
PmodAD1_pmod_bridge_0_0_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFDFDFD"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \count0_reg_n_0_[5]\,
      I2 => \state__0\(0),
      I3 => \count0_reg_n_0_[3]\,
      I4 => \count0_reg_n_0_[1]\,
      O => PmodAD1_pmod_bridge_0_0_i_5_n_0
    );
PmodAD1_pmod_bridge_0_0_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \count0_reg_n_0_[27]\,
      I1 => \count0_reg_n_0_[26]\,
      I2 => \count0_reg_n_0_[29]\,
      I3 => \count0_reg_n_0_[28]\,
      O => PmodAD1_pmod_bridge_0_0_i_6_n_0
    );
PmodAD1_pmod_bridge_0_0_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \count0_reg_n_0_[31]\,
      I1 => \count0_reg_n_0_[30]\,
      I2 => \count0_reg_n_0_[9]\,
      O => PmodAD1_pmod_bridge_0_0_i_7_n_0
    );
PmodAD1_pmod_bridge_0_0_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \count0_reg_n_0_[19]\,
      I1 => \count0_reg_n_0_[18]\,
      I2 => \count0_reg_n_0_[21]\,
      I3 => \count0_reg_n_0_[20]\,
      O => PmodAD1_pmod_bridge_0_0_i_8_n_0
    );
PmodAD1_pmod_bridge_0_0_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \count0_reg_n_0_[23]\,
      I1 => \count0_reg_n_0_[22]\,
      I2 => \count0_reg_n_0_[25]\,
      I3 => \count0_reg_n_0_[24]\,
      O => PmodAD1_pmod_bridge_0_0_i_9_n_0
    );
axi_awready_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s00_axi_aresetn,
      O => \^sr\(0)
    );
\count0[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \count0_reg_n_0_[0]\,
      O => \count0[0]_i_1_n_0\
    );
\count0[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0000"
    )
        port map (
      I0 => \count0_reg_n_0_[0]\,
      I1 => PmodAD1_pmod_bridge_0_0_i_4_n_0,
      I2 => \count0_reg_n_0_[1]\,
      I3 => \count0[31]_i_2_n_0\,
      I4 => data0(10),
      O => count0(10)
    );
\count0[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0000"
    )
        port map (
      I0 => \count0_reg_n_0_[0]\,
      I1 => PmodAD1_pmod_bridge_0_0_i_4_n_0,
      I2 => \count0_reg_n_0_[1]\,
      I3 => \count0[31]_i_2_n_0\,
      I4 => data0(11),
      O => count0(11)
    );
\count0[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0000"
    )
        port map (
      I0 => \count0_reg_n_0_[0]\,
      I1 => PmodAD1_pmod_bridge_0_0_i_4_n_0,
      I2 => \count0_reg_n_0_[1]\,
      I3 => \count0[31]_i_2_n_0\,
      I4 => data0(12),
      O => count0(12)
    );
\count0[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0000"
    )
        port map (
      I0 => \count0_reg_n_0_[0]\,
      I1 => PmodAD1_pmod_bridge_0_0_i_4_n_0,
      I2 => \count0_reg_n_0_[1]\,
      I3 => \count0[31]_i_2_n_0\,
      I4 => data0(13),
      O => count0(13)
    );
\count0[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0000"
    )
        port map (
      I0 => \count0_reg_n_0_[0]\,
      I1 => PmodAD1_pmod_bridge_0_0_i_4_n_0,
      I2 => \count0_reg_n_0_[1]\,
      I3 => \count0[31]_i_2_n_0\,
      I4 => data0(14),
      O => count0(14)
    );
\count0[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0000"
    )
        port map (
      I0 => \count0_reg_n_0_[0]\,
      I1 => PmodAD1_pmod_bridge_0_0_i_4_n_0,
      I2 => \count0_reg_n_0_[1]\,
      I3 => \count0[31]_i_2_n_0\,
      I4 => data0(15),
      O => count0(15)
    );
\count0[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0000"
    )
        port map (
      I0 => \count0_reg_n_0_[0]\,
      I1 => PmodAD1_pmod_bridge_0_0_i_4_n_0,
      I2 => \count0_reg_n_0_[1]\,
      I3 => \count0[31]_i_2_n_0\,
      I4 => data0(16),
      O => count0(16)
    );
\count0[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0000"
    )
        port map (
      I0 => \count0_reg_n_0_[0]\,
      I1 => PmodAD1_pmod_bridge_0_0_i_4_n_0,
      I2 => \count0_reg_n_0_[1]\,
      I3 => \count0[31]_i_2_n_0\,
      I4 => data0(17),
      O => count0(17)
    );
\count0[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0000"
    )
        port map (
      I0 => \count0_reg_n_0_[0]\,
      I1 => PmodAD1_pmod_bridge_0_0_i_4_n_0,
      I2 => \count0_reg_n_0_[1]\,
      I3 => \count0[31]_i_2_n_0\,
      I4 => data0(18),
      O => count0(18)
    );
\count0[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0000"
    )
        port map (
      I0 => \count0_reg_n_0_[0]\,
      I1 => PmodAD1_pmod_bridge_0_0_i_4_n_0,
      I2 => \count0_reg_n_0_[1]\,
      I3 => \count0[31]_i_2_n_0\,
      I4 => data0(19),
      O => count0(19)
    );
\count0[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0000"
    )
        port map (
      I0 => \count0_reg_n_0_[0]\,
      I1 => PmodAD1_pmod_bridge_0_0_i_4_n_0,
      I2 => \count0_reg_n_0_[1]\,
      I3 => \count0[31]_i_2_n_0\,
      I4 => data0(1),
      O => count0(1)
    );
\count0[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0000"
    )
        port map (
      I0 => \count0_reg_n_0_[0]\,
      I1 => PmodAD1_pmod_bridge_0_0_i_4_n_0,
      I2 => \count0_reg_n_0_[1]\,
      I3 => \count0[31]_i_2_n_0\,
      I4 => data0(20),
      O => count0(20)
    );
\count0[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0000"
    )
        port map (
      I0 => \count0_reg_n_0_[0]\,
      I1 => PmodAD1_pmod_bridge_0_0_i_4_n_0,
      I2 => \count0_reg_n_0_[1]\,
      I3 => \count0[31]_i_2_n_0\,
      I4 => data0(21),
      O => count0(21)
    );
\count0[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0000"
    )
        port map (
      I0 => \count0_reg_n_0_[0]\,
      I1 => PmodAD1_pmod_bridge_0_0_i_4_n_0,
      I2 => \count0_reg_n_0_[1]\,
      I3 => \count0[31]_i_2_n_0\,
      I4 => data0(22),
      O => count0(22)
    );
\count0[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0000"
    )
        port map (
      I0 => \count0_reg_n_0_[0]\,
      I1 => PmodAD1_pmod_bridge_0_0_i_4_n_0,
      I2 => \count0_reg_n_0_[1]\,
      I3 => \count0[31]_i_2_n_0\,
      I4 => data0(23),
      O => count0(23)
    );
\count0[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0000"
    )
        port map (
      I0 => \count0_reg_n_0_[0]\,
      I1 => PmodAD1_pmod_bridge_0_0_i_4_n_0,
      I2 => \count0_reg_n_0_[1]\,
      I3 => \count0[31]_i_2_n_0\,
      I4 => data0(24),
      O => count0(24)
    );
\count0[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0000"
    )
        port map (
      I0 => \count0_reg_n_0_[0]\,
      I1 => PmodAD1_pmod_bridge_0_0_i_4_n_0,
      I2 => \count0_reg_n_0_[1]\,
      I3 => \count0[31]_i_2_n_0\,
      I4 => data0(25),
      O => count0(25)
    );
\count0[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0000"
    )
        port map (
      I0 => \count0_reg_n_0_[0]\,
      I1 => PmodAD1_pmod_bridge_0_0_i_4_n_0,
      I2 => \count0_reg_n_0_[1]\,
      I3 => \count0[31]_i_2_n_0\,
      I4 => data0(26),
      O => count0(26)
    );
\count0[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0000"
    )
        port map (
      I0 => \count0_reg_n_0_[0]\,
      I1 => PmodAD1_pmod_bridge_0_0_i_4_n_0,
      I2 => \count0_reg_n_0_[1]\,
      I3 => \count0[31]_i_2_n_0\,
      I4 => data0(27),
      O => count0(27)
    );
\count0[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0000"
    )
        port map (
      I0 => \count0_reg_n_0_[0]\,
      I1 => PmodAD1_pmod_bridge_0_0_i_4_n_0,
      I2 => \count0_reg_n_0_[1]\,
      I3 => \count0[31]_i_2_n_0\,
      I4 => data0(28),
      O => count0(28)
    );
\count0[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0000"
    )
        port map (
      I0 => \count0_reg_n_0_[0]\,
      I1 => PmodAD1_pmod_bridge_0_0_i_4_n_0,
      I2 => \count0_reg_n_0_[1]\,
      I3 => \count0[31]_i_2_n_0\,
      I4 => data0(29),
      O => count0(29)
    );
\count0[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0000"
    )
        port map (
      I0 => \count0_reg_n_0_[0]\,
      I1 => PmodAD1_pmod_bridge_0_0_i_4_n_0,
      I2 => \count0_reg_n_0_[1]\,
      I3 => \count0[31]_i_2_n_0\,
      I4 => data0(2),
      O => count0(2)
    );
\count0[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0000"
    )
        port map (
      I0 => \count0_reg_n_0_[0]\,
      I1 => PmodAD1_pmod_bridge_0_0_i_4_n_0,
      I2 => \count0_reg_n_0_[1]\,
      I3 => \count0[31]_i_2_n_0\,
      I4 => data0(30),
      O => count0(30)
    );
\count0[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0000"
    )
        port map (
      I0 => \count0_reg_n_0_[0]\,
      I1 => PmodAD1_pmod_bridge_0_0_i_4_n_0,
      I2 => \count0_reg_n_0_[1]\,
      I3 => \count0[31]_i_2_n_0\,
      I4 => data0(31),
      O => count0(31)
    );
\count0[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF9FF9"
    )
        port map (
      I0 => \count0_reg_n_0_[4]\,
      I1 => \count0_reg_n_0_[2]\,
      I2 => \state__0\(0),
      I3 => \count0_reg_n_0_[5]\,
      I4 => \count0[31]_i_4_n_0\,
      I5 => \count0[31]_i_5_n_0\,
      O => \count0[31]_i_2_n_0\
    );
\count0[31]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FADFFBFD"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \count0_reg_n_0_[2]\,
      I2 => \count0_reg_n_0_[6]\,
      I3 => \count0_reg_n_0_[3]\,
      I4 => \count0_reg_n_0_[5]\,
      O => \count0[31]_i_4_n_0\
    );
\count0[31]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF77E7EE"
    )
        port map (
      I0 => \count0_reg_n_0_[8]\,
      I1 => \count0_reg_n_0_[7]\,
      I2 => \count0_reg_n_0_[3]\,
      I3 => \count0_reg_n_0_[5]\,
      I4 => \count0_reg_n_0_[2]\,
      O => \count0[31]_i_5_n_0\
    );
\count0[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0000"
    )
        port map (
      I0 => \count0_reg_n_0_[0]\,
      I1 => PmodAD1_pmod_bridge_0_0_i_4_n_0,
      I2 => \count0_reg_n_0_[1]\,
      I3 => \count0[31]_i_2_n_0\,
      I4 => data0(3),
      O => count0(3)
    );
\count0[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0000"
    )
        port map (
      I0 => \count0_reg_n_0_[0]\,
      I1 => PmodAD1_pmod_bridge_0_0_i_4_n_0,
      I2 => \count0_reg_n_0_[1]\,
      I3 => \count0[31]_i_2_n_0\,
      I4 => data0(4),
      O => count0(4)
    );
\count0[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0000"
    )
        port map (
      I0 => \count0_reg_n_0_[0]\,
      I1 => PmodAD1_pmod_bridge_0_0_i_4_n_0,
      I2 => \count0_reg_n_0_[1]\,
      I3 => \count0[31]_i_2_n_0\,
      I4 => data0(5),
      O => count0(5)
    );
\count0[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0000"
    )
        port map (
      I0 => \count0_reg_n_0_[0]\,
      I1 => PmodAD1_pmod_bridge_0_0_i_4_n_0,
      I2 => \count0_reg_n_0_[1]\,
      I3 => \count0[31]_i_2_n_0\,
      I4 => data0(6),
      O => count0(6)
    );
\count0[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0000"
    )
        port map (
      I0 => \count0_reg_n_0_[0]\,
      I1 => PmodAD1_pmod_bridge_0_0_i_4_n_0,
      I2 => \count0_reg_n_0_[1]\,
      I3 => \count0[31]_i_2_n_0\,
      I4 => data0(7),
      O => count0(7)
    );
\count0[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0000"
    )
        port map (
      I0 => \count0_reg_n_0_[0]\,
      I1 => PmodAD1_pmod_bridge_0_0_i_4_n_0,
      I2 => \count0_reg_n_0_[1]\,
      I3 => \count0[31]_i_2_n_0\,
      I4 => data0(8),
      O => count0(8)
    );
\count0[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0000"
    )
        port map (
      I0 => \count0_reg_n_0_[0]\,
      I1 => PmodAD1_pmod_bridge_0_0_i_4_n_0,
      I2 => \count0_reg_n_0_[1]\,
      I3 => \count0[31]_i_2_n_0\,
      I4 => data0(9),
      O => count0(9)
    );
\count0_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \count0[0]_i_1_n_0\,
      Q => \count0_reg_n_0_[0]\,
      R => \^sr\(0)
    );
\count0_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => count0(10),
      Q => \count0_reg_n_0_[10]\,
      R => \^sr\(0)
    );
\count0_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => count0(11),
      Q => \count0_reg_n_0_[11]\,
      R => \^sr\(0)
    );
\count0_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => count0(12),
      Q => \count0_reg_n_0_[12]\,
      R => \^sr\(0)
    );
\count0_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \count0_reg[8]_i_2_n_0\,
      CO(3) => \count0_reg[12]_i_2_n_0\,
      CO(2) => \count0_reg[12]_i_2_n_1\,
      CO(1) => \count0_reg[12]_i_2_n_2\,
      CO(0) => \count0_reg[12]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(12 downto 9),
      S(3) => \count0_reg_n_0_[12]\,
      S(2) => \count0_reg_n_0_[11]\,
      S(1) => \count0_reg_n_0_[10]\,
      S(0) => \count0_reg_n_0_[9]\
    );
\count0_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => count0(13),
      Q => \count0_reg_n_0_[13]\,
      R => \^sr\(0)
    );
\count0_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => count0(14),
      Q => \count0_reg_n_0_[14]\,
      R => \^sr\(0)
    );
\count0_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => count0(15),
      Q => \count0_reg_n_0_[15]\,
      R => \^sr\(0)
    );
\count0_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => count0(16),
      Q => \count0_reg_n_0_[16]\,
      R => \^sr\(0)
    );
\count0_reg[16]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \count0_reg[12]_i_2_n_0\,
      CO(3) => \count0_reg[16]_i_2_n_0\,
      CO(2) => \count0_reg[16]_i_2_n_1\,
      CO(1) => \count0_reg[16]_i_2_n_2\,
      CO(0) => \count0_reg[16]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(16 downto 13),
      S(3) => \count0_reg_n_0_[16]\,
      S(2) => \count0_reg_n_0_[15]\,
      S(1) => \count0_reg_n_0_[14]\,
      S(0) => \count0_reg_n_0_[13]\
    );
\count0_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => count0(17),
      Q => \count0_reg_n_0_[17]\,
      R => \^sr\(0)
    );
\count0_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => count0(18),
      Q => \count0_reg_n_0_[18]\,
      R => \^sr\(0)
    );
\count0_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => count0(19),
      Q => \count0_reg_n_0_[19]\,
      R => \^sr\(0)
    );
\count0_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => count0(1),
      Q => \count0_reg_n_0_[1]\,
      R => \^sr\(0)
    );
\count0_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => count0(20),
      Q => \count0_reg_n_0_[20]\,
      R => \^sr\(0)
    );
\count0_reg[20]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \count0_reg[16]_i_2_n_0\,
      CO(3) => \count0_reg[20]_i_2_n_0\,
      CO(2) => \count0_reg[20]_i_2_n_1\,
      CO(1) => \count0_reg[20]_i_2_n_2\,
      CO(0) => \count0_reg[20]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(20 downto 17),
      S(3) => \count0_reg_n_0_[20]\,
      S(2) => \count0_reg_n_0_[19]\,
      S(1) => \count0_reg_n_0_[18]\,
      S(0) => \count0_reg_n_0_[17]\
    );
\count0_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => count0(21),
      Q => \count0_reg_n_0_[21]\,
      R => \^sr\(0)
    );
\count0_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => count0(22),
      Q => \count0_reg_n_0_[22]\,
      R => \^sr\(0)
    );
\count0_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => count0(23),
      Q => \count0_reg_n_0_[23]\,
      R => \^sr\(0)
    );
\count0_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => count0(24),
      Q => \count0_reg_n_0_[24]\,
      R => \^sr\(0)
    );
\count0_reg[24]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \count0_reg[20]_i_2_n_0\,
      CO(3) => \count0_reg[24]_i_2_n_0\,
      CO(2) => \count0_reg[24]_i_2_n_1\,
      CO(1) => \count0_reg[24]_i_2_n_2\,
      CO(0) => \count0_reg[24]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(24 downto 21),
      S(3) => \count0_reg_n_0_[24]\,
      S(2) => \count0_reg_n_0_[23]\,
      S(1) => \count0_reg_n_0_[22]\,
      S(0) => \count0_reg_n_0_[21]\
    );
\count0_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => count0(25),
      Q => \count0_reg_n_0_[25]\,
      R => \^sr\(0)
    );
\count0_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => count0(26),
      Q => \count0_reg_n_0_[26]\,
      R => \^sr\(0)
    );
\count0_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => count0(27),
      Q => \count0_reg_n_0_[27]\,
      R => \^sr\(0)
    );
\count0_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => count0(28),
      Q => \count0_reg_n_0_[28]\,
      R => \^sr\(0)
    );
\count0_reg[28]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \count0_reg[24]_i_2_n_0\,
      CO(3) => \count0_reg[28]_i_2_n_0\,
      CO(2) => \count0_reg[28]_i_2_n_1\,
      CO(1) => \count0_reg[28]_i_2_n_2\,
      CO(0) => \count0_reg[28]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(28 downto 25),
      S(3) => \count0_reg_n_0_[28]\,
      S(2) => \count0_reg_n_0_[27]\,
      S(1) => \count0_reg_n_0_[26]\,
      S(0) => \count0_reg_n_0_[25]\
    );
\count0_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => count0(29),
      Q => \count0_reg_n_0_[29]\,
      R => \^sr\(0)
    );
\count0_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => count0(2),
      Q => \count0_reg_n_0_[2]\,
      R => \^sr\(0)
    );
\count0_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => count0(30),
      Q => \count0_reg_n_0_[30]\,
      R => \^sr\(0)
    );
\count0_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => count0(31),
      Q => \count0_reg_n_0_[31]\,
      R => \^sr\(0)
    );
\count0_reg[31]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \count0_reg[28]_i_2_n_0\,
      CO(3 downto 2) => \NLW_count0_reg[31]_i_3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \count0_reg[31]_i_3_n_2\,
      CO(0) => \count0_reg[31]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_count0_reg[31]_i_3_O_UNCONNECTED\(3),
      O(2 downto 0) => data0(31 downto 29),
      S(3) => '0',
      S(2) => \count0_reg_n_0_[31]\,
      S(1) => \count0_reg_n_0_[30]\,
      S(0) => \count0_reg_n_0_[29]\
    );
\count0_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => count0(3),
      Q => \count0_reg_n_0_[3]\,
      R => \^sr\(0)
    );
\count0_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => count0(4),
      Q => \count0_reg_n_0_[4]\,
      R => \^sr\(0)
    );
\count0_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \count0_reg[4]_i_2_n_0\,
      CO(2) => \count0_reg[4]_i_2_n_1\,
      CO(1) => \count0_reg[4]_i_2_n_2\,
      CO(0) => \count0_reg[4]_i_2_n_3\,
      CYINIT => \count0_reg_n_0_[0]\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(4 downto 1),
      S(3) => \count0_reg_n_0_[4]\,
      S(2) => \count0_reg_n_0_[3]\,
      S(1) => \count0_reg_n_0_[2]\,
      S(0) => \count0_reg_n_0_[1]\
    );
\count0_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => count0(5),
      Q => \count0_reg_n_0_[5]\,
      R => \^sr\(0)
    );
\count0_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => count0(6),
      Q => \count0_reg_n_0_[6]\,
      R => \^sr\(0)
    );
\count0_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => count0(7),
      Q => \count0_reg_n_0_[7]\,
      R => \^sr\(0)
    );
\count0_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => count0(8),
      Q => \count0_reg_n_0_[8]\,
      R => \^sr\(0)
    );
\count0_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \count0_reg[4]_i_2_n_0\,
      CO(3) => \count0_reg[8]_i_2_n_0\,
      CO(2) => \count0_reg[8]_i_2_n_1\,
      CO(1) => \count0_reg[8]_i_2_n_2\,
      CO(0) => \count0_reg[8]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(8 downto 5),
      S(3) => \count0_reg_n_0_[8]\,
      S(2) => \count0_reg_n_0_[7]\,
      S(1) => \count0_reg_n_0_[6]\,
      S(0) => \count0_reg_n_0_[5]\
    );
\count0_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => count0(9),
      Q => \count0_reg_n_0_[9]\,
      R => \^sr\(0)
    );
\count1[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \count1_reg_n_0_[0]\,
      O => count1(0)
    );
\count1[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(1),
      I1 => in11(10),
      O => \count1[10]_i_1_n_0\
    );
\count1[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(1),
      I1 => in11(11),
      O => \count1[11]_i_1_n_0\
    );
\count1[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(1),
      I1 => in11(12),
      O => \count1[12]_i_1_n_0\
    );
\count1[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(1),
      I1 => in11(13),
      O => \count1[13]_i_1_n_0\
    );
\count1[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(1),
      I1 => in11(14),
      O => \count1[14]_i_1_n_0\
    );
\count1[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(1),
      I1 => in11(15),
      O => \count1[15]_i_1_n_0\
    );
\count1[16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(1),
      I1 => in11(16),
      O => \count1[16]_i_1_n_0\
    );
\count1[17]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(1),
      I1 => in11(17),
      O => \count1[17]_i_1_n_0\
    );
\count1[18]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(1),
      I1 => in11(18),
      O => \count1[18]_i_1_n_0\
    );
\count1[19]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(1),
      I1 => in11(19),
      O => \count1[19]_i_1_n_0\
    );
\count1[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(1),
      I1 => in11(1),
      O => \count1[1]_i_1_n_0\
    );
\count1[20]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(1),
      I1 => in11(20),
      O => \count1[20]_i_1_n_0\
    );
\count1[21]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(1),
      I1 => in11(21),
      O => \count1[21]_i_1_n_0\
    );
\count1[22]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(1),
      I1 => in11(22),
      O => \count1[22]_i_1_n_0\
    );
\count1[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(1),
      I1 => in11(23),
      O => \count1[23]_i_1_n_0\
    );
\count1[24]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(1),
      I1 => in11(24),
      O => \count1[24]_i_1_n_0\
    );
\count1[25]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(1),
      I1 => in11(25),
      O => \count1[25]_i_1_n_0\
    );
\count1[26]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(1),
      I1 => in11(26),
      O => \count1[26]_i_1_n_0\
    );
\count1[27]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(1),
      I1 => in11(27),
      O => \count1[27]_i_1_n_0\
    );
\count1[28]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(1),
      I1 => in11(28),
      O => \count1[28]_i_1_n_0\
    );
\count1[29]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(1),
      I1 => in11(29),
      O => \count1[29]_i_1_n_0\
    );
\count1[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(1),
      I1 => in11(2),
      O => \count1[2]_i_1_n_0\
    );
\count1[30]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(1),
      I1 => in11(30),
      O => \count1[30]_i_1_n_0\
    );
\count1[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \count1[31]_i_3_n_0\,
      I1 => \count1[31]_i_4_n_0\,
      I2 => \count1[31]_i_5_n_0\,
      O => \count1[31]_i_1_n_0\
    );
\count1[31]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \count1_reg_n_0_[18]\,
      I1 => \count1_reg_n_0_[19]\,
      I2 => \count1_reg_n_0_[16]\,
      I3 => \count1_reg_n_0_[17]\,
      I4 => \count1[31]_i_15_n_0\,
      O => \count1[31]_i_10_n_0\
    );
\count1[31]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \count0_reg_n_0_[3]\,
      I1 => \state__0\(1),
      O => \count1[31]_i_11_n_0\
    );
\count1[31]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \count1_reg_n_0_[13]\,
      I1 => \count1_reg_n_0_[12]\,
      I2 => \count1_reg_n_0_[15]\,
      I3 => \count1_reg_n_0_[14]\,
      O => \count1[31]_i_12_n_0\
    );
\count1[31]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \count1_reg_n_0_[5]\,
      I1 => \count1_reg_n_0_[4]\,
      I2 => \count1_reg_n_0_[7]\,
      I3 => \count1_reg_n_0_[6]\,
      O => \count1[31]_i_13_n_0\
    );
\count1[31]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \count1_reg_n_0_[29]\,
      I1 => \count1_reg_n_0_[28]\,
      I2 => \count1_reg_n_0_[31]\,
      I3 => \count1_reg_n_0_[30]\,
      O => \count1[31]_i_14_n_0\
    );
\count1[31]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \count1_reg_n_0_[21]\,
      I1 => \count1_reg_n_0_[20]\,
      I2 => \count1_reg_n_0_[23]\,
      I3 => \count1_reg_n_0_[22]\,
      O => \count1[31]_i_15_n_0\
    );
\count1[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(1),
      I1 => in11(31),
      O => \count1[31]_i_2_n_0\
    );
\count1[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400000000"
    )
        port map (
      I0 => \count0_reg_n_0_[3]\,
      I1 => \dout0[15]_i_3_n_0\,
      I2 => \count0_reg_n_0_[8]\,
      I3 => \count0_reg_n_0_[7]\,
      I4 => \count0_reg_n_0_[6]\,
      I5 => \dout0[15]_i_2_n_0\,
      O => \count1[31]_i_3_n_0\
    );
\count1[31]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \count1[31]_i_7_n_0\,
      I1 => \count1[31]_i_8_n_0\,
      I2 => \count1[31]_i_9_n_0\,
      I3 => \count1[31]_i_10_n_0\,
      O => \count1[31]_i_4_n_0\
    );
\count1[31]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => \count1[31]_i_11_n_0\,
      I1 => \state__0\(0),
      I2 => \count0_reg_n_0_[5]\,
      I3 => \count0_reg_n_0_[2]\,
      I4 => PmodAD1_pmod_bridge_0_0_i_3_n_0,
      I5 => \dout0[15]_i_2_n_0\,
      O => \count1[31]_i_5_n_0\
    );
\count1[31]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \count1_reg_n_0_[10]\,
      I1 => \count1_reg_n_0_[11]\,
      I2 => \count1_reg_n_0_[8]\,
      I3 => \count1_reg_n_0_[9]\,
      I4 => \count1[31]_i_12_n_0\,
      O => \count1[31]_i_7_n_0\
    );
\count1[31]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => \count1_reg_n_0_[2]\,
      I1 => \count1_reg_n_0_[3]\,
      I2 => \count1_reg_n_0_[0]\,
      I3 => \count1_reg_n_0_[1]\,
      I4 => \count1[31]_i_13_n_0\,
      O => \count1[31]_i_8_n_0\
    );
\count1[31]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \count1_reg_n_0_[26]\,
      I1 => \count1_reg_n_0_[27]\,
      I2 => \count1_reg_n_0_[24]\,
      I3 => \count1_reg_n_0_[25]\,
      I4 => \count1[31]_i_14_n_0\,
      O => \count1[31]_i_9_n_0\
    );
\count1[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(1),
      I1 => in11(3),
      O => \count1[3]_i_1_n_0\
    );
\count1[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(1),
      I1 => in11(4),
      O => \count1[4]_i_1_n_0\
    );
\count1[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(1),
      I1 => in11(5),
      O => \count1[5]_i_1_n_0\
    );
\count1[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(1),
      I1 => in11(6),
      O => \count1[6]_i_1_n_0\
    );
\count1[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(1),
      I1 => in11(7),
      O => \count1[7]_i_1_n_0\
    );
\count1[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(1),
      I1 => in11(8),
      O => \count1[8]_i_1_n_0\
    );
\count1[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(1),
      I1 => in11(9),
      O => \count1[9]_i_1_n_0\
    );
\count1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \count1[31]_i_1_n_0\,
      D => count1(0),
      Q => \count1_reg_n_0_[0]\,
      R => \^sr\(0)
    );
\count1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \count1[31]_i_1_n_0\,
      D => \count1[10]_i_1_n_0\,
      Q => \count1_reg_n_0_[10]\,
      R => \^sr\(0)
    );
\count1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \count1[31]_i_1_n_0\,
      D => \count1[11]_i_1_n_0\,
      Q => \count1_reg_n_0_[11]\,
      R => \^sr\(0)
    );
\count1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \count1[31]_i_1_n_0\,
      D => \count1[12]_i_1_n_0\,
      Q => \count1_reg_n_0_[12]\,
      R => \^sr\(0)
    );
\count1_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \count1_reg[8]_i_2_n_0\,
      CO(3) => \count1_reg[12]_i_2_n_0\,
      CO(2) => \count1_reg[12]_i_2_n_1\,
      CO(1) => \count1_reg[12]_i_2_n_2\,
      CO(0) => \count1_reg[12]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in11(12 downto 9),
      S(3) => \count1_reg_n_0_[12]\,
      S(2) => \count1_reg_n_0_[11]\,
      S(1) => \count1_reg_n_0_[10]\,
      S(0) => \count1_reg_n_0_[9]\
    );
\count1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \count1[31]_i_1_n_0\,
      D => \count1[13]_i_1_n_0\,
      Q => \count1_reg_n_0_[13]\,
      R => \^sr\(0)
    );
\count1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \count1[31]_i_1_n_0\,
      D => \count1[14]_i_1_n_0\,
      Q => \count1_reg_n_0_[14]\,
      R => \^sr\(0)
    );
\count1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \count1[31]_i_1_n_0\,
      D => \count1[15]_i_1_n_0\,
      Q => \count1_reg_n_0_[15]\,
      R => \^sr\(0)
    );
\count1_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \count1[31]_i_1_n_0\,
      D => \count1[16]_i_1_n_0\,
      Q => \count1_reg_n_0_[16]\,
      R => \^sr\(0)
    );
\count1_reg[16]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \count1_reg[12]_i_2_n_0\,
      CO(3) => \count1_reg[16]_i_2_n_0\,
      CO(2) => \count1_reg[16]_i_2_n_1\,
      CO(1) => \count1_reg[16]_i_2_n_2\,
      CO(0) => \count1_reg[16]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in11(16 downto 13),
      S(3) => \count1_reg_n_0_[16]\,
      S(2) => \count1_reg_n_0_[15]\,
      S(1) => \count1_reg_n_0_[14]\,
      S(0) => \count1_reg_n_0_[13]\
    );
\count1_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \count1[31]_i_1_n_0\,
      D => \count1[17]_i_1_n_0\,
      Q => \count1_reg_n_0_[17]\,
      R => \^sr\(0)
    );
\count1_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \count1[31]_i_1_n_0\,
      D => \count1[18]_i_1_n_0\,
      Q => \count1_reg_n_0_[18]\,
      R => \^sr\(0)
    );
\count1_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \count1[31]_i_1_n_0\,
      D => \count1[19]_i_1_n_0\,
      Q => \count1_reg_n_0_[19]\,
      R => \^sr\(0)
    );
\count1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \count1[31]_i_1_n_0\,
      D => \count1[1]_i_1_n_0\,
      Q => \count1_reg_n_0_[1]\,
      R => \^sr\(0)
    );
\count1_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \count1[31]_i_1_n_0\,
      D => \count1[20]_i_1_n_0\,
      Q => \count1_reg_n_0_[20]\,
      R => \^sr\(0)
    );
\count1_reg[20]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \count1_reg[16]_i_2_n_0\,
      CO(3) => \count1_reg[20]_i_2_n_0\,
      CO(2) => \count1_reg[20]_i_2_n_1\,
      CO(1) => \count1_reg[20]_i_2_n_2\,
      CO(0) => \count1_reg[20]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in11(20 downto 17),
      S(3) => \count1_reg_n_0_[20]\,
      S(2) => \count1_reg_n_0_[19]\,
      S(1) => \count1_reg_n_0_[18]\,
      S(0) => \count1_reg_n_0_[17]\
    );
\count1_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \count1[31]_i_1_n_0\,
      D => \count1[21]_i_1_n_0\,
      Q => \count1_reg_n_0_[21]\,
      R => \^sr\(0)
    );
\count1_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \count1[31]_i_1_n_0\,
      D => \count1[22]_i_1_n_0\,
      Q => \count1_reg_n_0_[22]\,
      R => \^sr\(0)
    );
\count1_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \count1[31]_i_1_n_0\,
      D => \count1[23]_i_1_n_0\,
      Q => \count1_reg_n_0_[23]\,
      R => \^sr\(0)
    );
\count1_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \count1[31]_i_1_n_0\,
      D => \count1[24]_i_1_n_0\,
      Q => \count1_reg_n_0_[24]\,
      R => \^sr\(0)
    );
\count1_reg[24]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \count1_reg[20]_i_2_n_0\,
      CO(3) => \count1_reg[24]_i_2_n_0\,
      CO(2) => \count1_reg[24]_i_2_n_1\,
      CO(1) => \count1_reg[24]_i_2_n_2\,
      CO(0) => \count1_reg[24]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in11(24 downto 21),
      S(3) => \count1_reg_n_0_[24]\,
      S(2) => \count1_reg_n_0_[23]\,
      S(1) => \count1_reg_n_0_[22]\,
      S(0) => \count1_reg_n_0_[21]\
    );
\count1_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \count1[31]_i_1_n_0\,
      D => \count1[25]_i_1_n_0\,
      Q => \count1_reg_n_0_[25]\,
      R => \^sr\(0)
    );
\count1_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \count1[31]_i_1_n_0\,
      D => \count1[26]_i_1_n_0\,
      Q => \count1_reg_n_0_[26]\,
      R => \^sr\(0)
    );
\count1_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \count1[31]_i_1_n_0\,
      D => \count1[27]_i_1_n_0\,
      Q => \count1_reg_n_0_[27]\,
      R => \^sr\(0)
    );
\count1_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \count1[31]_i_1_n_0\,
      D => \count1[28]_i_1_n_0\,
      Q => \count1_reg_n_0_[28]\,
      R => \^sr\(0)
    );
\count1_reg[28]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \count1_reg[24]_i_2_n_0\,
      CO(3) => \count1_reg[28]_i_2_n_0\,
      CO(2) => \count1_reg[28]_i_2_n_1\,
      CO(1) => \count1_reg[28]_i_2_n_2\,
      CO(0) => \count1_reg[28]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in11(28 downto 25),
      S(3) => \count1_reg_n_0_[28]\,
      S(2) => \count1_reg_n_0_[27]\,
      S(1) => \count1_reg_n_0_[26]\,
      S(0) => \count1_reg_n_0_[25]\
    );
\count1_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \count1[31]_i_1_n_0\,
      D => \count1[29]_i_1_n_0\,
      Q => \count1_reg_n_0_[29]\,
      R => \^sr\(0)
    );
\count1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \count1[31]_i_1_n_0\,
      D => \count1[2]_i_1_n_0\,
      Q => \count1_reg_n_0_[2]\,
      R => \^sr\(0)
    );
\count1_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \count1[31]_i_1_n_0\,
      D => \count1[30]_i_1_n_0\,
      Q => \count1_reg_n_0_[30]\,
      R => \^sr\(0)
    );
\count1_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \count1[31]_i_1_n_0\,
      D => \count1[31]_i_2_n_0\,
      Q => \count1_reg_n_0_[31]\,
      R => \^sr\(0)
    );
\count1_reg[31]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \count1_reg[28]_i_2_n_0\,
      CO(3 downto 2) => \NLW_count1_reg[31]_i_6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \count1_reg[31]_i_6_n_2\,
      CO(0) => \count1_reg[31]_i_6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_count1_reg[31]_i_6_O_UNCONNECTED\(3),
      O(2 downto 0) => in11(31 downto 29),
      S(3) => '0',
      S(2) => \count1_reg_n_0_[31]\,
      S(1) => \count1_reg_n_0_[30]\,
      S(0) => \count1_reg_n_0_[29]\
    );
\count1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \count1[31]_i_1_n_0\,
      D => \count1[3]_i_1_n_0\,
      Q => \count1_reg_n_0_[3]\,
      R => \^sr\(0)
    );
\count1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \count1[31]_i_1_n_0\,
      D => \count1[4]_i_1_n_0\,
      Q => \count1_reg_n_0_[4]\,
      R => \^sr\(0)
    );
\count1_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \count1_reg[4]_i_2_n_0\,
      CO(2) => \count1_reg[4]_i_2_n_1\,
      CO(1) => \count1_reg[4]_i_2_n_2\,
      CO(0) => \count1_reg[4]_i_2_n_3\,
      CYINIT => \count1_reg_n_0_[0]\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in11(4 downto 1),
      S(3) => \count1_reg_n_0_[4]\,
      S(2) => \count1_reg_n_0_[3]\,
      S(1) => \count1_reg_n_0_[2]\,
      S(0) => \count1_reg_n_0_[1]\
    );
\count1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \count1[31]_i_1_n_0\,
      D => \count1[5]_i_1_n_0\,
      Q => \count1_reg_n_0_[5]\,
      R => \^sr\(0)
    );
\count1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \count1[31]_i_1_n_0\,
      D => \count1[6]_i_1_n_0\,
      Q => \count1_reg_n_0_[6]\,
      R => \^sr\(0)
    );
\count1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \count1[31]_i_1_n_0\,
      D => \count1[7]_i_1_n_0\,
      Q => \count1_reg_n_0_[7]\,
      R => \^sr\(0)
    );
\count1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \count1[31]_i_1_n_0\,
      D => \count1[8]_i_1_n_0\,
      Q => \count1_reg_n_0_[8]\,
      R => \^sr\(0)
    );
\count1_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \count1_reg[4]_i_2_n_0\,
      CO(3) => \count1_reg[8]_i_2_n_0\,
      CO(2) => \count1_reg[8]_i_2_n_1\,
      CO(1) => \count1_reg[8]_i_2_n_2\,
      CO(0) => \count1_reg[8]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in11(8 downto 5),
      S(3) => \count1_reg_n_0_[8]\,
      S(2) => \count1_reg_n_0_[7]\,
      S(1) => \count1_reg_n_0_[6]\,
      S(0) => \count1_reg_n_0_[5]\
    );
\count1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \count1[31]_i_1_n_0\,
      D => \count1[9]_i_1_n_0\,
      Q => \count1_reg_n_0_[9]\,
      R => \^sr\(0)
    );
\dout0[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => \dout0[15]_i_2_n_0\,
      I1 => PmodAD1_pmod_bridge_0_0_i_3_n_0,
      I2 => \dout0[15]_i_3_n_0\,
      I3 => \count0_reg_n_0_[3]\,
      I4 => \count1[31]_i_4_n_0\,
      O => \dout0[15]_i_1_n_0\
    );
\dout0[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \count0_reg_n_0_[4]\,
      I1 => \count0_reg_n_0_[1]\,
      I2 => PmodAD1_pmod_bridge_0_0_i_4_n_0,
      I3 => \count0_reg_n_0_[0]\,
      O => \dout0[15]_i_2_n_0\
    );
\dout0[15]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \count0_reg_n_0_[5]\,
      I2 => \state__0\(1),
      I3 => \count0_reg_n_0_[2]\,
      O => \dout0[15]_i_3_n_0\
    );
\dout0_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \dout0[15]_i_1_n_0\,
      D => \shft0_reg_n_0_[0]\,
      Q => D(0),
      R => \^sr\(0)
    );
\dout0_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \dout0[15]_i_1_n_0\,
      D => \shft0_reg_n_0_[10]\,
      Q => D(10),
      R => \^sr\(0)
    );
\dout0_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \dout0[15]_i_1_n_0\,
      D => \shft0_reg_n_0_[11]\,
      Q => D(11),
      R => \^sr\(0)
    );
\dout0_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \dout0[15]_i_1_n_0\,
      D => \shft0_reg_n_0_[12]\,
      Q => D(12),
      R => \^sr\(0)
    );
\dout0_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \dout0[15]_i_1_n_0\,
      D => \shft0_reg_n_0_[13]\,
      Q => D(13),
      R => \^sr\(0)
    );
\dout0_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \dout0[15]_i_1_n_0\,
      D => \shft0_reg_n_0_[14]\,
      Q => D(14),
      R => \^sr\(0)
    );
\dout0_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \dout0[15]_i_1_n_0\,
      D => \shft0_reg_n_0_[15]\,
      Q => D(15),
      R => \^sr\(0)
    );
\dout0_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \dout0[15]_i_1_n_0\,
      D => \shft0_reg_n_0_[1]\,
      Q => D(1),
      R => \^sr\(0)
    );
\dout0_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \dout0[15]_i_1_n_0\,
      D => \shft0_reg_n_0_[2]\,
      Q => D(2),
      R => \^sr\(0)
    );
\dout0_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \dout0[15]_i_1_n_0\,
      D => \shft0_reg_n_0_[3]\,
      Q => D(3),
      R => \^sr\(0)
    );
\dout0_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \dout0[15]_i_1_n_0\,
      D => \shft0_reg_n_0_[4]\,
      Q => D(4),
      R => \^sr\(0)
    );
\dout0_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \dout0[15]_i_1_n_0\,
      D => \shft0_reg_n_0_[5]\,
      Q => D(5),
      R => \^sr\(0)
    );
\dout0_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \dout0[15]_i_1_n_0\,
      D => \shft0_reg_n_0_[6]\,
      Q => D(6),
      R => \^sr\(0)
    );
\dout0_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \dout0[15]_i_1_n_0\,
      D => \shft0_reg_n_0_[7]\,
      Q => D(7),
      R => \^sr\(0)
    );
\dout0_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \dout0[15]_i_1_n_0\,
      D => \shft0_reg_n_0_[8]\,
      Q => D(8),
      R => \^sr\(0)
    );
\dout0_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \dout0[15]_i_1_n_0\,
      D => \shft0_reg_n_0_[9]\,
      Q => D(9),
      R => \^sr\(0)
    );
\dout1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \dout0[15]_i_1_n_0\,
      D => \shft1_reg_n_0_[0]\,
      Q => D(16),
      R => \^sr\(0)
    );
\dout1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \dout0[15]_i_1_n_0\,
      D => \shft1_reg_n_0_[10]\,
      Q => D(26),
      R => \^sr\(0)
    );
\dout1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \dout0[15]_i_1_n_0\,
      D => \shft1_reg_n_0_[11]\,
      Q => D(27),
      R => \^sr\(0)
    );
\dout1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \dout0[15]_i_1_n_0\,
      D => \shft1_reg_n_0_[12]\,
      Q => D(28),
      R => \^sr\(0)
    );
\dout1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \dout0[15]_i_1_n_0\,
      D => \shft1_reg_n_0_[13]\,
      Q => D(29),
      R => \^sr\(0)
    );
\dout1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \dout0[15]_i_1_n_0\,
      D => \shft1_reg_n_0_[14]\,
      Q => D(30),
      R => \^sr\(0)
    );
\dout1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \dout0[15]_i_1_n_0\,
      D => \shft1_reg_n_0_[15]\,
      Q => D(31),
      R => \^sr\(0)
    );
\dout1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \dout0[15]_i_1_n_0\,
      D => \shft1_reg_n_0_[1]\,
      Q => D(17),
      R => \^sr\(0)
    );
\dout1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \dout0[15]_i_1_n_0\,
      D => \shft1_reg_n_0_[2]\,
      Q => D(18),
      R => \^sr\(0)
    );
\dout1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \dout0[15]_i_1_n_0\,
      D => \shft1_reg_n_0_[3]\,
      Q => D(19),
      R => \^sr\(0)
    );
\dout1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \dout0[15]_i_1_n_0\,
      D => \shft1_reg_n_0_[4]\,
      Q => D(20),
      R => \^sr\(0)
    );
\dout1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \dout0[15]_i_1_n_0\,
      D => \shft1_reg_n_0_[5]\,
      Q => D(21),
      R => \^sr\(0)
    );
\dout1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \dout0[15]_i_1_n_0\,
      D => \shft1_reg_n_0_[6]\,
      Q => D(22),
      R => \^sr\(0)
    );
\dout1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \dout0[15]_i_1_n_0\,
      D => \shft1_reg_n_0_[7]\,
      Q => D(23),
      R => \^sr\(0)
    );
\dout1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \dout0[15]_i_1_n_0\,
      D => \shft1_reg_n_0_[8]\,
      Q => D(24),
      R => \^sr\(0)
    );
\dout1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \dout0[15]_i_1_n_0\,
      D => \shft1_reg_n_0_[9]\,
      Q => D(25),
      R => \^sr\(0)
    );
drdy_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5754"
    )
        port map (
      I0 => \state__0\(0),
      I1 => drdy_i_2_n_0,
      I2 => \dout0[15]_i_1_n_0\,
      I3 => \^e\(0),
      O => drdy_i_1_n_0
    );
drdy_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \count0_reg_n_0_[7]\,
      I1 => \count0_reg_n_0_[6]\,
      I2 => \state__0\(0),
      I3 => \count0_reg_n_0_[8]\,
      I4 => drdy_i_3_n_0,
      I5 => \dout0[15]_i_2_n_0\,
      O => drdy_i_2_n_0
    );
drdy_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \count0_reg_n_0_[5]\,
      I1 => \count0_reg_n_0_[3]\,
      I2 => \state__0\(1),
      I3 => \count0_reg_n_0_[2]\,
      O => drdy_i_3_n_0
    );
drdy_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => drdy_i_1_n_0,
      Q => \^e\(0),
      R => \^sr\(0)
    );
\shft0[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(1),
      I1 => in1_I,
      O => shft0(0)
    );
\shft0[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \shft0_reg_n_0_[9]\,
      O => shft0(10)
    );
\shft0[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \shft0_reg_n_0_[10]\,
      O => shft0(11)
    );
\shft0[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \shft0_reg_n_0_[11]\,
      O => shft0(12)
    );
\shft0[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \shft0_reg_n_0_[12]\,
      O => shft0(13)
    );
\shft0[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \shft0_reg_n_0_[13]\,
      O => shft0(14)
    );
\shft0[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAABA"
    )
        port map (
      I0 => \count1[31]_i_5_n_0\,
      I1 => \shft0[15]_i_3_n_0\,
      I2 => \shft0[15]_i_4_n_0\,
      I3 => \shft0[15]_i_5_n_0\,
      I4 => \count0_reg_n_0_[5]\,
      I5 => \state__0\(0),
      O => \shft0[15]_i_1_n_0\
    );
\shft0[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \shft0_reg_n_0_[14]\,
      O => shft0(15)
    );
\shft0[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => PmodAD1_pmod_bridge_0_0_i_4_n_0,
      I1 => \count0_reg_n_0_[0]\,
      O => \shft0[15]_i_3_n_0\
    );
\shft0[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \count0_reg_n_0_[1]\,
      I1 => \count0_reg_n_0_[3]\,
      I2 => \count0_reg_n_0_[4]\,
      I3 => \count0_reg_n_0_[6]\,
      I4 => \count0_reg_n_0_[7]\,
      I5 => \count0_reg_n_0_[8]\,
      O => \shft0[15]_i_4_n_0\
    );
\shft0[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \count0_reg_n_0_[2]\,
      I1 => \state__0\(1),
      O => \shft0[15]_i_5_n_0\
    );
\shft0[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \shft0_reg_n_0_[0]\,
      O => shft0(1)
    );
\shft0[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \shft0_reg_n_0_[1]\,
      O => shft0(2)
    );
\shft0[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \shft0_reg_n_0_[2]\,
      O => shft0(3)
    );
\shft0[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \shft0_reg_n_0_[3]\,
      O => shft0(4)
    );
\shft0[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \shft0_reg_n_0_[4]\,
      O => shft0(5)
    );
\shft0[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \shft0_reg_n_0_[5]\,
      O => shft0(6)
    );
\shft0[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \shft0_reg_n_0_[6]\,
      O => shft0(7)
    );
\shft0[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \shft0_reg_n_0_[7]\,
      O => shft0(8)
    );
\shft0[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \shft0_reg_n_0_[8]\,
      O => shft0(9)
    );
\shft0_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \shft0[15]_i_1_n_0\,
      D => shft0(0),
      Q => \shft0_reg_n_0_[0]\,
      R => \^sr\(0)
    );
\shft0_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \shft0[15]_i_1_n_0\,
      D => shft0(10),
      Q => \shft0_reg_n_0_[10]\,
      R => \^sr\(0)
    );
\shft0_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \shft0[15]_i_1_n_0\,
      D => shft0(11),
      Q => \shft0_reg_n_0_[11]\,
      R => \^sr\(0)
    );
\shft0_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \shft0[15]_i_1_n_0\,
      D => shft0(12),
      Q => \shft0_reg_n_0_[12]\,
      R => \^sr\(0)
    );
\shft0_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \shft0[15]_i_1_n_0\,
      D => shft0(13),
      Q => \shft0_reg_n_0_[13]\,
      R => \^sr\(0)
    );
\shft0_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \shft0[15]_i_1_n_0\,
      D => shft0(14),
      Q => \shft0_reg_n_0_[14]\,
      R => \^sr\(0)
    );
\shft0_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \shft0[15]_i_1_n_0\,
      D => shft0(15),
      Q => \shft0_reg_n_0_[15]\,
      R => \^sr\(0)
    );
\shft0_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \shft0[15]_i_1_n_0\,
      D => shft0(1),
      Q => \shft0_reg_n_0_[1]\,
      R => \^sr\(0)
    );
\shft0_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \shft0[15]_i_1_n_0\,
      D => shft0(2),
      Q => \shft0_reg_n_0_[2]\,
      R => \^sr\(0)
    );
\shft0_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \shft0[15]_i_1_n_0\,
      D => shft0(3),
      Q => \shft0_reg_n_0_[3]\,
      R => \^sr\(0)
    );
\shft0_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \shft0[15]_i_1_n_0\,
      D => shft0(4),
      Q => \shft0_reg_n_0_[4]\,
      R => \^sr\(0)
    );
\shft0_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \shft0[15]_i_1_n_0\,
      D => shft0(5),
      Q => \shft0_reg_n_0_[5]\,
      R => \^sr\(0)
    );
\shft0_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \shft0[15]_i_1_n_0\,
      D => shft0(6),
      Q => \shft0_reg_n_0_[6]\,
      R => \^sr\(0)
    );
\shft0_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \shft0[15]_i_1_n_0\,
      D => shft0(7),
      Q => \shft0_reg_n_0_[7]\,
      R => \^sr\(0)
    );
\shft0_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \shft0[15]_i_1_n_0\,
      D => shft0(8),
      Q => \shft0_reg_n_0_[8]\,
      R => \^sr\(0)
    );
\shft0_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \shft0[15]_i_1_n_0\,
      D => shft0(9),
      Q => \shft0_reg_n_0_[9]\,
      R => \^sr\(0)
    );
\shft1[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(1),
      I1 => in2_I,
      O => shft1(0)
    );
\shft1[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \shft1_reg_n_0_[9]\,
      O => shft1(10)
    );
\shft1[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \shft1_reg_n_0_[10]\,
      O => shft1(11)
    );
\shft1[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \shft1_reg_n_0_[11]\,
      O => shft1(12)
    );
\shft1[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \shft1_reg_n_0_[12]\,
      O => shft1(13)
    );
\shft1[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \shft1_reg_n_0_[13]\,
      O => shft1(14)
    );
\shft1[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \shft1_reg_n_0_[14]\,
      O => shft1(15)
    );
\shft1[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \shft1_reg_n_0_[0]\,
      O => shft1(1)
    );
\shft1[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \shft1_reg_n_0_[1]\,
      O => shft1(2)
    );
\shft1[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \shft1_reg_n_0_[2]\,
      O => shft1(3)
    );
\shft1[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \shft1_reg_n_0_[3]\,
      O => shft1(4)
    );
\shft1[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \shft1_reg_n_0_[4]\,
      O => shft1(5)
    );
\shft1[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \shft1_reg_n_0_[5]\,
      O => shft1(6)
    );
\shft1[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \shft1_reg_n_0_[6]\,
      O => shft1(7)
    );
\shft1[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \shft1_reg_n_0_[7]\,
      O => shft1(8)
    );
\shft1[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \shft1_reg_n_0_[8]\,
      O => shft1(9)
    );
\shft1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \shft0[15]_i_1_n_0\,
      D => shft1(0),
      Q => \shft1_reg_n_0_[0]\,
      R => \^sr\(0)
    );
\shft1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \shft0[15]_i_1_n_0\,
      D => shft1(10),
      Q => \shft1_reg_n_0_[10]\,
      R => \^sr\(0)
    );
\shft1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \shft0[15]_i_1_n_0\,
      D => shft1(11),
      Q => \shft1_reg_n_0_[11]\,
      R => \^sr\(0)
    );
\shft1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \shft0[15]_i_1_n_0\,
      D => shft1(12),
      Q => \shft1_reg_n_0_[12]\,
      R => \^sr\(0)
    );
\shft1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \shft0[15]_i_1_n_0\,
      D => shft1(13),
      Q => \shft1_reg_n_0_[13]\,
      R => \^sr\(0)
    );
\shft1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \shft0[15]_i_1_n_0\,
      D => shft1(14),
      Q => \shft1_reg_n_0_[14]\,
      R => \^sr\(0)
    );
\shft1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \shft0[15]_i_1_n_0\,
      D => shft1(15),
      Q => \shft1_reg_n_0_[15]\,
      R => \^sr\(0)
    );
\shft1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \shft0[15]_i_1_n_0\,
      D => shft1(1),
      Q => \shft1_reg_n_0_[1]\,
      R => \^sr\(0)
    );
\shft1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \shft0[15]_i_1_n_0\,
      D => shft1(2),
      Q => \shft1_reg_n_0_[2]\,
      R => \^sr\(0)
    );
\shft1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \shft0[15]_i_1_n_0\,
      D => shft1(3),
      Q => \shft1_reg_n_0_[3]\,
      R => \^sr\(0)
    );
\shft1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \shft0[15]_i_1_n_0\,
      D => shft1(4),
      Q => \shft1_reg_n_0_[4]\,
      R => \^sr\(0)
    );
\shft1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \shft0[15]_i_1_n_0\,
      D => shft1(5),
      Q => \shft1_reg_n_0_[5]\,
      R => \^sr\(0)
    );
\shft1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \shft0[15]_i_1_n_0\,
      D => shft1(6),
      Q => \shft1_reg_n_0_[6]\,
      R => \^sr\(0)
    );
\shft1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \shft0[15]_i_1_n_0\,
      D => shft1(7),
      Q => \shft1_reg_n_0_[7]\,
      R => \^sr\(0)
    );
\shft1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \shft0[15]_i_1_n_0\,
      D => shft1(8),
      Q => \shft1_reg_n_0_[8]\,
      R => \^sr\(0)
    );
\shft1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \shft0[15]_i_1_n_0\,
      D => shft1(9),
      Q => \shft1_reg_n_0_[9]\,
      R => \^sr\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_PmodAD1_0_0_pmod_concat is
  port (
    in_top_bus_I : out STD_LOGIC_VECTOR ( 3 downto 0 );
    in_top_bus_O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    in_top_bus_T : in STD_LOGIC_VECTOR ( 3 downto 0 );
    in_top_uart_gpio_bus_I : out STD_LOGIC_VECTOR ( 1 downto 0 );
    in_top_uart_gpio_bus_O : in STD_LOGIC_VECTOR ( 1 downto 0 );
    in_top_uart_gpio_bus_T : in STD_LOGIC_VECTOR ( 1 downto 0 );
    in_top_i2c_gpio_bus_I : out STD_LOGIC_VECTOR ( 1 downto 0 );
    in_top_i2c_gpio_bus_O : in STD_LOGIC_VECTOR ( 1 downto 0 );
    in_top_i2c_gpio_bus_T : in STD_LOGIC_VECTOR ( 1 downto 0 );
    in_bottom_bus_I : out STD_LOGIC_VECTOR ( 3 downto 0 );
    in_bottom_bus_O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    in_bottom_bus_T : in STD_LOGIC_VECTOR ( 3 downto 0 );
    in_bottom_uart_gpio_bus_I : out STD_LOGIC_VECTOR ( 1 downto 0 );
    in_bottom_uart_gpio_bus_O : in STD_LOGIC_VECTOR ( 1 downto 0 );
    in_bottom_uart_gpio_bus_T : in STD_LOGIC_VECTOR ( 1 downto 0 );
    in_bottom_i2c_gpio_bus_I : out STD_LOGIC_VECTOR ( 1 downto 0 );
    in_bottom_i2c_gpio_bus_O : in STD_LOGIC_VECTOR ( 1 downto 0 );
    in_bottom_i2c_gpio_bus_T : in STD_LOGIC_VECTOR ( 1 downto 0 );
    in0_I : out STD_LOGIC;
    in1_I : out STD_LOGIC;
    in2_I : out STD_LOGIC;
    in3_I : out STD_LOGIC;
    in4_I : out STD_LOGIC;
    in5_I : out STD_LOGIC;
    in6_I : out STD_LOGIC;
    in7_I : out STD_LOGIC;
    in0_O : in STD_LOGIC;
    in1_O : in STD_LOGIC;
    in2_O : in STD_LOGIC;
    in3_O : in STD_LOGIC;
    in4_O : in STD_LOGIC;
    in5_O : in STD_LOGIC;
    in6_O : in STD_LOGIC;
    in7_O : in STD_LOGIC;
    in0_T : in STD_LOGIC;
    in1_T : in STD_LOGIC;
    in2_T : in STD_LOGIC;
    in3_T : in STD_LOGIC;
    in4_T : in STD_LOGIC;
    in5_T : in STD_LOGIC;
    in6_T : in STD_LOGIC;
    in7_T : in STD_LOGIC;
    out0_I : in STD_LOGIC;
    out1_I : in STD_LOGIC;
    out2_I : in STD_LOGIC;
    out3_I : in STD_LOGIC;
    out4_I : in STD_LOGIC;
    out5_I : in STD_LOGIC;
    out6_I : in STD_LOGIC;
    out7_I : in STD_LOGIC;
    out0_O : out STD_LOGIC;
    out1_O : out STD_LOGIC;
    out2_O : out STD_LOGIC;
    out3_O : out STD_LOGIC;
    out4_O : out STD_LOGIC;
    out5_O : out STD_LOGIC;
    out6_O : out STD_LOGIC;
    out7_O : out STD_LOGIC;
    out0_T : out STD_LOGIC;
    out1_T : out STD_LOGIC;
    out2_T : out STD_LOGIC;
    out3_T : out STD_LOGIC;
    out4_T : out STD_LOGIC;
    out5_T : out STD_LOGIC;
    out6_T : out STD_LOGIC;
    out7_T : out STD_LOGIC
  );
  attribute Bottom_Row_Interface : string;
  attribute Bottom_Row_Interface of design_1_PmodAD1_0_0_pmod_concat : entity is "Disabled";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_PmodAD1_0_0_pmod_concat : entity is "pmod_concat";
  attribute Top_Row_Interface : string;
  attribute Top_Row_Interface of design_1_PmodAD1_0_0_pmod_concat : entity is "SPI";
end design_1_PmodAD1_0_0_pmod_concat;

architecture STRUCTURE of design_1_PmodAD1_0_0_pmod_concat is
  signal \<const0>\ : STD_LOGIC;
  signal \^in0_o\ : STD_LOGIC;
  signal \^in0_t\ : STD_LOGIC;
  signal \^in1_o\ : STD_LOGIC;
  signal \^in1_t\ : STD_LOGIC;
  signal \^in2_o\ : STD_LOGIC;
  signal \^in2_t\ : STD_LOGIC;
  signal \^in3_o\ : STD_LOGIC;
  signal \^in3_t\ : STD_LOGIC;
  signal \^in4_o\ : STD_LOGIC;
  signal \^in4_t\ : STD_LOGIC;
  signal \^in5_o\ : STD_LOGIC;
  signal \^in5_t\ : STD_LOGIC;
  signal \^in6_o\ : STD_LOGIC;
  signal \^in6_t\ : STD_LOGIC;
  signal \^in7_o\ : STD_LOGIC;
  signal \^in7_t\ : STD_LOGIC;
  signal \^out0_i\ : STD_LOGIC;
  signal \^out1_i\ : STD_LOGIC;
  signal \^out2_i\ : STD_LOGIC;
  signal \^out3_i\ : STD_LOGIC;
  signal \^out4_i\ : STD_LOGIC;
  signal \^out5_i\ : STD_LOGIC;
  signal \^out6_i\ : STD_LOGIC;
  signal \^out7_i\ : STD_LOGIC;
begin
  \^in0_o\ <= in0_O;
  \^in0_t\ <= in0_T;
  \^in1_o\ <= in1_O;
  \^in1_t\ <= in1_T;
  \^in2_o\ <= in2_O;
  \^in2_t\ <= in2_T;
  \^in3_o\ <= in3_O;
  \^in3_t\ <= in3_T;
  \^in4_o\ <= in4_O;
  \^in4_t\ <= in4_T;
  \^in5_o\ <= in5_O;
  \^in5_t\ <= in5_T;
  \^in6_o\ <= in6_O;
  \^in6_t\ <= in6_T;
  \^in7_o\ <= in7_O;
  \^in7_t\ <= in7_T;
  \^out0_i\ <= out0_I;
  \^out1_i\ <= out1_I;
  \^out2_i\ <= out2_I;
  \^out3_i\ <= out3_I;
  \^out4_i\ <= out4_I;
  \^out5_i\ <= out5_I;
  \^out6_i\ <= out6_I;
  \^out7_i\ <= out7_I;
  in0_I <= \^out0_i\;
  in1_I <= \^out1_i\;
  in2_I <= \^out2_i\;
  in3_I <= \^out3_i\;
  in4_I <= \^out4_i\;
  in5_I <= \^out5_i\;
  in6_I <= \^out6_i\;
  in7_I <= \^out7_i\;
  in_bottom_bus_I(3) <= \<const0>\;
  in_bottom_bus_I(2) <= \<const0>\;
  in_bottom_bus_I(1) <= \<const0>\;
  in_bottom_bus_I(0) <= \<const0>\;
  in_bottom_i2c_gpio_bus_I(1) <= \<const0>\;
  in_bottom_i2c_gpio_bus_I(0) <= \<const0>\;
  in_bottom_uart_gpio_bus_I(1) <= \<const0>\;
  in_bottom_uart_gpio_bus_I(0) <= \<const0>\;
  in_top_bus_I(3) <= \<const0>\;
  in_top_bus_I(2) <= \<const0>\;
  in_top_bus_I(1) <= \<const0>\;
  in_top_bus_I(0) <= \<const0>\;
  in_top_i2c_gpio_bus_I(1) <= \<const0>\;
  in_top_i2c_gpio_bus_I(0) <= \<const0>\;
  in_top_uart_gpio_bus_I(1) <= \<const0>\;
  in_top_uart_gpio_bus_I(0) <= \<const0>\;
  out0_O <= \^in0_o\;
  out0_T <= \^in0_t\;
  out1_O <= \^in1_o\;
  out1_T <= \^in1_t\;
  out2_O <= \^in2_o\;
  out2_T <= \^in2_t\;
  out3_O <= \^in3_o\;
  out3_T <= \^in3_t\;
  out4_O <= \^in4_o\;
  out4_T <= \^in4_t\;
  out5_O <= \^in5_o\;
  out5_T <= \^in5_t\;
  out6_O <= \^in6_o\;
  out6_T <= \^in6_t\;
  out7_O <= \^in7_o\;
  out7_T <= \^in7_t\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_PmodAD1_0_0_PmodAD1_v1_0_S00_AXI is
  port (
    S_AXI_AWREADY : out STD_LOGIC;
    S_AXI_WREADY : out STD_LOGIC;
    S_AXI_ARREADY : out STD_LOGIC;
    s00_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    in0_O : out STD_LOGIC;
    in3_O : out STD_LOGIC;
    s00_axi_rvalid : out STD_LOGIC;
    s00_axi_bvalid : out STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    s00_axi_araddr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_arvalid : in STD_LOGIC;
    s00_axi_awaddr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_awvalid : in STD_LOGIC;
    s00_axi_wvalid : in STD_LOGIC;
    s00_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    in1_I : in STD_LOGIC;
    in2_I : in STD_LOGIC;
    s00_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_aresetn : in STD_LOGIC;
    s00_axi_bready : in STD_LOGIC;
    s00_axi_rready : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_PmodAD1_0_0_PmodAD1_v1_0_S00_AXI : entity is "PmodAD1_v1_0_S00_AXI";
end design_1_PmodAD1_0_0_PmodAD1_v1_0_S00_AXI;

architecture STRUCTURE of design_1_PmodAD1_0_0_PmodAD1_v1_0_S00_AXI is
  signal \^s_axi_arready\ : STD_LOGIC;
  signal \^s_axi_awready\ : STD_LOGIC;
  signal \^s_axi_wready\ : STD_LOGIC;
  signal ad1_data_r : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_araddr : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \axi_araddr[2]_i_1_n_0\ : STD_LOGIC;
  signal \axi_araddr[3]_i_1_n_0\ : STD_LOGIC;
  signal axi_arready0 : STD_LOGIC;
  signal \axi_awaddr[2]_i_1_n_0\ : STD_LOGIC;
  signal \axi_awaddr[3]_i_1_n_0\ : STD_LOGIC;
  signal axi_awready0 : STD_LOGIC;
  signal axi_bvalid_i_1_n_0 : STD_LOGIC;
  signal axi_rvalid_i_1_n_0 : STD_LOGIC;
  signal axi_wready0 : STD_LOGIC;
  signal dout0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal dout1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal drdy : STD_LOGIC;
  signal m_ad1_spi_n_1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 31 downto 7 );
  signal reg_data_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^s00_axi_bvalid\ : STD_LOGIC;
  signal \^s00_axi_rvalid\ : STD_LOGIC;
  signal slv_reg1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \slv_reg1[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg1[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg1[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg1[7]_i_1_n_0\ : STD_LOGIC;
  signal slv_reg2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \slv_reg2[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg2[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg2[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg2[7]_i_1_n_0\ : STD_LOGIC;
  signal slv_reg3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \slv_reg_rden__0\ : STD_LOGIC;
  signal \slv_reg_wren__0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \axi_araddr[2]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of axi_arready_i_1 : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \axi_awaddr[3]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of axi_awready_i_2 : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of axi_wready_i_1 : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \slv_reg3[31]_i_2\ : label is "soft_lutpair5";
begin
  S_AXI_ARREADY <= \^s_axi_arready\;
  S_AXI_AWREADY <= \^s_axi_awready\;
  S_AXI_WREADY <= \^s_axi_wready\;
  s00_axi_bvalid <= \^s00_axi_bvalid\;
  s00_axi_rvalid <= \^s00_axi_rvalid\;
\ad1_data_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => drdy,
      D => dout0(0),
      Q => ad1_data_r(0),
      R => '0'
    );
\ad1_data_r_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => drdy,
      D => dout0(10),
      Q => ad1_data_r(10),
      R => '0'
    );
\ad1_data_r_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => drdy,
      D => dout0(11),
      Q => ad1_data_r(11),
      R => '0'
    );
\ad1_data_r_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => drdy,
      D => dout0(12),
      Q => ad1_data_r(12),
      R => '0'
    );
\ad1_data_r_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => drdy,
      D => dout0(13),
      Q => ad1_data_r(13),
      R => '0'
    );
\ad1_data_r_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => drdy,
      D => dout0(14),
      Q => ad1_data_r(14),
      R => '0'
    );
\ad1_data_r_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => drdy,
      D => dout0(15),
      Q => ad1_data_r(15),
      R => '0'
    );
\ad1_data_r_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => drdy,
      D => dout1(0),
      Q => ad1_data_r(16),
      R => '0'
    );
\ad1_data_r_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => drdy,
      D => dout1(1),
      Q => ad1_data_r(17),
      R => '0'
    );
\ad1_data_r_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => drdy,
      D => dout1(2),
      Q => ad1_data_r(18),
      R => '0'
    );
\ad1_data_r_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => drdy,
      D => dout1(3),
      Q => ad1_data_r(19),
      R => '0'
    );
\ad1_data_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => drdy,
      D => dout0(1),
      Q => ad1_data_r(1),
      R => '0'
    );
\ad1_data_r_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => drdy,
      D => dout1(4),
      Q => ad1_data_r(20),
      R => '0'
    );
\ad1_data_r_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => drdy,
      D => dout1(5),
      Q => ad1_data_r(21),
      R => '0'
    );
\ad1_data_r_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => drdy,
      D => dout1(6),
      Q => ad1_data_r(22),
      R => '0'
    );
\ad1_data_r_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => drdy,
      D => dout1(7),
      Q => ad1_data_r(23),
      R => '0'
    );
\ad1_data_r_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => drdy,
      D => dout1(8),
      Q => ad1_data_r(24),
      R => '0'
    );
\ad1_data_r_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => drdy,
      D => dout1(9),
      Q => ad1_data_r(25),
      R => '0'
    );
\ad1_data_r_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => drdy,
      D => dout1(10),
      Q => ad1_data_r(26),
      R => '0'
    );
\ad1_data_r_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => drdy,
      D => dout1(11),
      Q => ad1_data_r(27),
      R => '0'
    );
\ad1_data_r_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => drdy,
      D => dout1(12),
      Q => ad1_data_r(28),
      R => '0'
    );
\ad1_data_r_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => drdy,
      D => dout1(13),
      Q => ad1_data_r(29),
      R => '0'
    );
\ad1_data_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => drdy,
      D => dout0(2),
      Q => ad1_data_r(2),
      R => '0'
    );
\ad1_data_r_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => drdy,
      D => dout1(14),
      Q => ad1_data_r(30),
      R => '0'
    );
\ad1_data_r_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => drdy,
      D => dout1(15),
      Q => ad1_data_r(31),
      R => '0'
    );
\ad1_data_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => drdy,
      D => dout0(3),
      Q => ad1_data_r(3),
      R => '0'
    );
\ad1_data_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => drdy,
      D => dout0(4),
      Q => ad1_data_r(4),
      R => '0'
    );
\ad1_data_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => drdy,
      D => dout0(5),
      Q => ad1_data_r(5),
      R => '0'
    );
\ad1_data_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => drdy,
      D => dout0(6),
      Q => ad1_data_r(6),
      R => '0'
    );
\ad1_data_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => drdy,
      D => dout0(7),
      Q => ad1_data_r(7),
      R => '0'
    );
\ad1_data_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => drdy,
      D => dout0(8),
      Q => ad1_data_r(8),
      R => '0'
    );
\ad1_data_r_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => drdy,
      D => dout0(9),
      Q => ad1_data_r(9),
      R => '0'
    );
\axi_araddr[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => s00_axi_araddr(0),
      I1 => s00_axi_arvalid,
      I2 => \^s_axi_arready\,
      I3 => axi_araddr(2),
      O => \axi_araddr[2]_i_1_n_0\
    );
\axi_araddr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => s00_axi_araddr(1),
      I1 => s00_axi_arvalid,
      I2 => \^s_axi_arready\,
      I3 => axi_araddr(3),
      O => \axi_araddr[3]_i_1_n_0\
    );
\axi_araddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \axi_araddr[2]_i_1_n_0\,
      Q => axi_araddr(2),
      R => m_ad1_spi_n_1
    );
\axi_araddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \axi_araddr[3]_i_1_n_0\,
      Q => axi_araddr(3),
      R => m_ad1_spi_n_1
    );
axi_arready_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s00_axi_arvalid,
      I1 => \^s_axi_arready\,
      O => axi_arready0
    );
axi_arready_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_arready0,
      Q => \^s_axi_arready\,
      R => m_ad1_spi_n_1
    );
\axi_awaddr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => s00_axi_awaddr(0),
      I1 => s00_axi_awvalid,
      I2 => s00_axi_wvalid,
      I3 => \^s_axi_awready\,
      I4 => p_0_in(0),
      O => \axi_awaddr[2]_i_1_n_0\
    );
\axi_awaddr[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => s00_axi_awaddr(1),
      I1 => s00_axi_awvalid,
      I2 => s00_axi_wvalid,
      I3 => \^s_axi_awready\,
      I4 => p_0_in(1),
      O => \axi_awaddr[3]_i_1_n_0\
    );
\axi_awaddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \axi_awaddr[2]_i_1_n_0\,
      Q => p_0_in(0),
      R => m_ad1_spi_n_1
    );
\axi_awaddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \axi_awaddr[3]_i_1_n_0\,
      Q => p_0_in(1),
      R => m_ad1_spi_n_1
    );
axi_awready_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => s00_axi_awvalid,
      I1 => s00_axi_wvalid,
      I2 => \^s_axi_awready\,
      O => axi_awready0
    );
axi_awready_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_awready0,
      Q => \^s_axi_awready\,
      R => m_ad1_spi_n_1
    );
axi_bvalid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF80008000"
    )
        port map (
      I0 => s00_axi_awvalid,
      I1 => s00_axi_wvalid,
      I2 => \^s_axi_awready\,
      I3 => \^s_axi_wready\,
      I4 => s00_axi_bready,
      I5 => \^s00_axi_bvalid\,
      O => axi_bvalid_i_1_n_0
    );
axi_bvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_bvalid_i_1_n_0,
      Q => \^s00_axi_bvalid\,
      R => m_ad1_spi_n_1
    );
\axi_rdata[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(0),
      I1 => ad1_data_r(0),
      I2 => slv_reg3(0),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(0),
      O => reg_data_out(0)
    );
\axi_rdata[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(10),
      I1 => ad1_data_r(10),
      I2 => slv_reg3(10),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(10),
      O => reg_data_out(10)
    );
\axi_rdata[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(11),
      I1 => ad1_data_r(11),
      I2 => slv_reg3(11),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(11),
      O => reg_data_out(11)
    );
\axi_rdata[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(12),
      I1 => ad1_data_r(12),
      I2 => slv_reg3(12),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(12),
      O => reg_data_out(12)
    );
\axi_rdata[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(13),
      I1 => ad1_data_r(13),
      I2 => slv_reg3(13),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(13),
      O => reg_data_out(13)
    );
\axi_rdata[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(14),
      I1 => ad1_data_r(14),
      I2 => slv_reg3(14),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(14),
      O => reg_data_out(14)
    );
\axi_rdata[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(15),
      I1 => ad1_data_r(15),
      I2 => slv_reg3(15),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(15),
      O => reg_data_out(15)
    );
\axi_rdata[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(16),
      I1 => ad1_data_r(16),
      I2 => slv_reg3(16),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(16),
      O => reg_data_out(16)
    );
\axi_rdata[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(17),
      I1 => ad1_data_r(17),
      I2 => slv_reg3(17),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(17),
      O => reg_data_out(17)
    );
\axi_rdata[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(18),
      I1 => ad1_data_r(18),
      I2 => slv_reg3(18),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(18),
      O => reg_data_out(18)
    );
\axi_rdata[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(19),
      I1 => ad1_data_r(19),
      I2 => slv_reg3(19),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(19),
      O => reg_data_out(19)
    );
\axi_rdata[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(1),
      I1 => ad1_data_r(1),
      I2 => slv_reg3(1),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(1),
      O => reg_data_out(1)
    );
\axi_rdata[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(20),
      I1 => ad1_data_r(20),
      I2 => slv_reg3(20),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(20),
      O => reg_data_out(20)
    );
\axi_rdata[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(21),
      I1 => ad1_data_r(21),
      I2 => slv_reg3(21),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(21),
      O => reg_data_out(21)
    );
\axi_rdata[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(22),
      I1 => ad1_data_r(22),
      I2 => slv_reg3(22),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(22),
      O => reg_data_out(22)
    );
\axi_rdata[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(23),
      I1 => ad1_data_r(23),
      I2 => slv_reg3(23),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(23),
      O => reg_data_out(23)
    );
\axi_rdata[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(24),
      I1 => ad1_data_r(24),
      I2 => slv_reg3(24),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(24),
      O => reg_data_out(24)
    );
\axi_rdata[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(25),
      I1 => ad1_data_r(25),
      I2 => slv_reg3(25),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(25),
      O => reg_data_out(25)
    );
\axi_rdata[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(26),
      I1 => ad1_data_r(26),
      I2 => slv_reg3(26),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(26),
      O => reg_data_out(26)
    );
\axi_rdata[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(27),
      I1 => ad1_data_r(27),
      I2 => slv_reg3(27),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(27),
      O => reg_data_out(27)
    );
\axi_rdata[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(28),
      I1 => ad1_data_r(28),
      I2 => slv_reg3(28),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(28),
      O => reg_data_out(28)
    );
\axi_rdata[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(29),
      I1 => ad1_data_r(29),
      I2 => slv_reg3(29),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(29),
      O => reg_data_out(29)
    );
\axi_rdata[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(2),
      I1 => ad1_data_r(2),
      I2 => slv_reg3(2),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(2),
      O => reg_data_out(2)
    );
\axi_rdata[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(30),
      I1 => ad1_data_r(30),
      I2 => slv_reg3(30),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(30),
      O => reg_data_out(30)
    );
\axi_rdata[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(31),
      I1 => ad1_data_r(31),
      I2 => slv_reg3(31),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(31),
      O => reg_data_out(31)
    );
\axi_rdata[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(3),
      I1 => ad1_data_r(3),
      I2 => slv_reg3(3),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(3),
      O => reg_data_out(3)
    );
\axi_rdata[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(4),
      I1 => ad1_data_r(4),
      I2 => slv_reg3(4),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(4),
      O => reg_data_out(4)
    );
\axi_rdata[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(5),
      I1 => ad1_data_r(5),
      I2 => slv_reg3(5),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(5),
      O => reg_data_out(5)
    );
\axi_rdata[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(6),
      I1 => ad1_data_r(6),
      I2 => slv_reg3(6),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(6),
      O => reg_data_out(6)
    );
\axi_rdata[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(7),
      I1 => ad1_data_r(7),
      I2 => slv_reg3(7),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(7),
      O => reg_data_out(7)
    );
\axi_rdata[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(8),
      I1 => ad1_data_r(8),
      I2 => slv_reg3(8),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(8),
      O => reg_data_out(8)
    );
\axi_rdata[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(9),
      I1 => ad1_data_r(9),
      I2 => slv_reg3(9),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(9),
      O => reg_data_out(9)
    );
\axi_rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(0),
      Q => s00_axi_rdata(0),
      R => m_ad1_spi_n_1
    );
\axi_rdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(10),
      Q => s00_axi_rdata(10),
      R => m_ad1_spi_n_1
    );
\axi_rdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(11),
      Q => s00_axi_rdata(11),
      R => m_ad1_spi_n_1
    );
\axi_rdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(12),
      Q => s00_axi_rdata(12),
      R => m_ad1_spi_n_1
    );
\axi_rdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(13),
      Q => s00_axi_rdata(13),
      R => m_ad1_spi_n_1
    );
\axi_rdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(14),
      Q => s00_axi_rdata(14),
      R => m_ad1_spi_n_1
    );
\axi_rdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(15),
      Q => s00_axi_rdata(15),
      R => m_ad1_spi_n_1
    );
\axi_rdata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(16),
      Q => s00_axi_rdata(16),
      R => m_ad1_spi_n_1
    );
\axi_rdata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(17),
      Q => s00_axi_rdata(17),
      R => m_ad1_spi_n_1
    );
\axi_rdata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(18),
      Q => s00_axi_rdata(18),
      R => m_ad1_spi_n_1
    );
\axi_rdata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(19),
      Q => s00_axi_rdata(19),
      R => m_ad1_spi_n_1
    );
\axi_rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(1),
      Q => s00_axi_rdata(1),
      R => m_ad1_spi_n_1
    );
\axi_rdata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(20),
      Q => s00_axi_rdata(20),
      R => m_ad1_spi_n_1
    );
\axi_rdata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(21),
      Q => s00_axi_rdata(21),
      R => m_ad1_spi_n_1
    );
\axi_rdata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(22),
      Q => s00_axi_rdata(22),
      R => m_ad1_spi_n_1
    );
\axi_rdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(23),
      Q => s00_axi_rdata(23),
      R => m_ad1_spi_n_1
    );
\axi_rdata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(24),
      Q => s00_axi_rdata(24),
      R => m_ad1_spi_n_1
    );
\axi_rdata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(25),
      Q => s00_axi_rdata(25),
      R => m_ad1_spi_n_1
    );
\axi_rdata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(26),
      Q => s00_axi_rdata(26),
      R => m_ad1_spi_n_1
    );
\axi_rdata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(27),
      Q => s00_axi_rdata(27),
      R => m_ad1_spi_n_1
    );
\axi_rdata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(28),
      Q => s00_axi_rdata(28),
      R => m_ad1_spi_n_1
    );
\axi_rdata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(29),
      Q => s00_axi_rdata(29),
      R => m_ad1_spi_n_1
    );
\axi_rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(2),
      Q => s00_axi_rdata(2),
      R => m_ad1_spi_n_1
    );
\axi_rdata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(30),
      Q => s00_axi_rdata(30),
      R => m_ad1_spi_n_1
    );
\axi_rdata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(31),
      Q => s00_axi_rdata(31),
      R => m_ad1_spi_n_1
    );
\axi_rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(3),
      Q => s00_axi_rdata(3),
      R => m_ad1_spi_n_1
    );
\axi_rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(4),
      Q => s00_axi_rdata(4),
      R => m_ad1_spi_n_1
    );
\axi_rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(5),
      Q => s00_axi_rdata(5),
      R => m_ad1_spi_n_1
    );
\axi_rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(6),
      Q => s00_axi_rdata(6),
      R => m_ad1_spi_n_1
    );
\axi_rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(7),
      Q => s00_axi_rdata(7),
      R => m_ad1_spi_n_1
    );
\axi_rdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(8),
      Q => s00_axi_rdata(8),
      R => m_ad1_spi_n_1
    );
\axi_rdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(9),
      Q => s00_axi_rdata(9),
      R => m_ad1_spi_n_1
    );
axi_rvalid_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F88"
    )
        port map (
      I0 => \^s_axi_arready\,
      I1 => s00_axi_arvalid,
      I2 => s00_axi_rready,
      I3 => \^s00_axi_rvalid\,
      O => axi_rvalid_i_1_n_0
    );
axi_rvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_rvalid_i_1_n_0,
      Q => \^s00_axi_rvalid\,
      R => m_ad1_spi_n_1
    );
axi_wready_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => s00_axi_awvalid,
      I1 => s00_axi_wvalid,
      I2 => \^s_axi_wready\,
      O => axi_wready0
    );
axi_wready_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_wready0,
      Q => \^s_axi_wready\,
      R => m_ad1_spi_n_1
    );
m_ad1_spi: entity work.design_1_PmodAD1_0_0_ad1_spi
     port map (
      D(31 downto 16) => dout1(15 downto 0),
      D(15 downto 0) => dout0(15 downto 0),
      E(0) => drdy,
      SR(0) => m_ad1_spi_n_1,
      in0_O => in0_O,
      in1_I => in1_I,
      in2_I => in2_I,
      in3_O => in3_O,
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_aresetn => s00_axi_aresetn
    );
\slv_reg1[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in(1),
      I2 => s00_axi_wstrb(1),
      I3 => p_0_in(0),
      O => \slv_reg1[15]_i_1_n_0\
    );
\slv_reg1[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in(1),
      I2 => s00_axi_wstrb(2),
      I3 => p_0_in(0),
      O => \slv_reg1[23]_i_1_n_0\
    );
\slv_reg1[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in(1),
      I2 => s00_axi_wstrb(3),
      I3 => p_0_in(0),
      O => \slv_reg1[31]_i_1_n_0\
    );
\slv_reg1[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in(1),
      I2 => s00_axi_wstrb(0),
      I3 => p_0_in(0),
      O => \slv_reg1[7]_i_1_n_0\
    );
\slv_reg1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => slv_reg1(0),
      R => m_ad1_spi_n_1
    );
\slv_reg1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => slv_reg1(10),
      R => m_ad1_spi_n_1
    );
\slv_reg1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(11),
      Q => slv_reg1(11),
      R => m_ad1_spi_n_1
    );
\slv_reg1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => slv_reg1(12),
      R => m_ad1_spi_n_1
    );
\slv_reg1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => slv_reg1(13),
      R => m_ad1_spi_n_1
    );
\slv_reg1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => slv_reg1(14),
      R => m_ad1_spi_n_1
    );
\slv_reg1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => slv_reg1(15),
      R => m_ad1_spi_n_1
    );
\slv_reg1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => slv_reg1(16),
      R => m_ad1_spi_n_1
    );
\slv_reg1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => slv_reg1(17),
      R => m_ad1_spi_n_1
    );
\slv_reg1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s00_axi_wdata(18),
      Q => slv_reg1(18),
      R => m_ad1_spi_n_1
    );
\slv_reg1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s00_axi_wdata(19),
      Q => slv_reg1(19),
      R => m_ad1_spi_n_1
    );
\slv_reg1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => slv_reg1(1),
      R => m_ad1_spi_n_1
    );
\slv_reg1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s00_axi_wdata(20),
      Q => slv_reg1(20),
      R => m_ad1_spi_n_1
    );
\slv_reg1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s00_axi_wdata(21),
      Q => slv_reg1(21),
      R => m_ad1_spi_n_1
    );
\slv_reg1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s00_axi_wdata(22),
      Q => slv_reg1(22),
      R => m_ad1_spi_n_1
    );
\slv_reg1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s00_axi_wdata(23),
      Q => slv_reg1(23),
      R => m_ad1_spi_n_1
    );
\slv_reg1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s00_axi_wdata(24),
      Q => slv_reg1(24),
      R => m_ad1_spi_n_1
    );
\slv_reg1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s00_axi_wdata(25),
      Q => slv_reg1(25),
      R => m_ad1_spi_n_1
    );
\slv_reg1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s00_axi_wdata(26),
      Q => slv_reg1(26),
      R => m_ad1_spi_n_1
    );
\slv_reg1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s00_axi_wdata(27),
      Q => slv_reg1(27),
      R => m_ad1_spi_n_1
    );
\slv_reg1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s00_axi_wdata(28),
      Q => slv_reg1(28),
      R => m_ad1_spi_n_1
    );
\slv_reg1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s00_axi_wdata(29),
      Q => slv_reg1(29),
      R => m_ad1_spi_n_1
    );
\slv_reg1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => slv_reg1(2),
      R => m_ad1_spi_n_1
    );
\slv_reg1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s00_axi_wdata(30),
      Q => slv_reg1(30),
      R => m_ad1_spi_n_1
    );
\slv_reg1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s00_axi_wdata(31),
      Q => slv_reg1(31),
      R => m_ad1_spi_n_1
    );
\slv_reg1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => slv_reg1(3),
      R => m_ad1_spi_n_1
    );
\slv_reg1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => slv_reg1(4),
      R => m_ad1_spi_n_1
    );
\slv_reg1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => slv_reg1(5),
      R => m_ad1_spi_n_1
    );
\slv_reg1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => slv_reg1(6),
      R => m_ad1_spi_n_1
    );
\slv_reg1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => slv_reg1(7),
      R => m_ad1_spi_n_1
    );
\slv_reg1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => slv_reg1(8),
      R => m_ad1_spi_n_1
    );
\slv_reg1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => slv_reg1(9),
      R => m_ad1_spi_n_1
    );
\slv_reg2[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in(1),
      I2 => s00_axi_wstrb(1),
      I3 => p_0_in(0),
      O => \slv_reg2[15]_i_1_n_0\
    );
\slv_reg2[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in(1),
      I2 => s00_axi_wstrb(2),
      I3 => p_0_in(0),
      O => \slv_reg2[23]_i_1_n_0\
    );
\slv_reg2[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in(1),
      I2 => s00_axi_wstrb(3),
      I3 => p_0_in(0),
      O => \slv_reg2[31]_i_1_n_0\
    );
\slv_reg2[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in(1),
      I2 => s00_axi_wstrb(0),
      I3 => p_0_in(0),
      O => \slv_reg2[7]_i_1_n_0\
    );
\slv_reg2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => slv_reg2(0),
      R => m_ad1_spi_n_1
    );
\slv_reg2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => slv_reg2(10),
      R => m_ad1_spi_n_1
    );
\slv_reg2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(11),
      Q => slv_reg2(11),
      R => m_ad1_spi_n_1
    );
\slv_reg2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => slv_reg2(12),
      R => m_ad1_spi_n_1
    );
\slv_reg2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => slv_reg2(13),
      R => m_ad1_spi_n_1
    );
\slv_reg2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => slv_reg2(14),
      R => m_ad1_spi_n_1
    );
\slv_reg2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => slv_reg2(15),
      R => m_ad1_spi_n_1
    );
\slv_reg2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => slv_reg2(16),
      R => m_ad1_spi_n_1
    );
\slv_reg2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => slv_reg2(17),
      R => m_ad1_spi_n_1
    );
\slv_reg2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(18),
      Q => slv_reg2(18),
      R => m_ad1_spi_n_1
    );
\slv_reg2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(19),
      Q => slv_reg2(19),
      R => m_ad1_spi_n_1
    );
\slv_reg2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => slv_reg2(1),
      R => m_ad1_spi_n_1
    );
\slv_reg2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(20),
      Q => slv_reg2(20),
      R => m_ad1_spi_n_1
    );
\slv_reg2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(21),
      Q => slv_reg2(21),
      R => m_ad1_spi_n_1
    );
\slv_reg2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(22),
      Q => slv_reg2(22),
      R => m_ad1_spi_n_1
    );
\slv_reg2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(23),
      Q => slv_reg2(23),
      R => m_ad1_spi_n_1
    );
\slv_reg2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(24),
      Q => slv_reg2(24),
      R => m_ad1_spi_n_1
    );
\slv_reg2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(25),
      Q => slv_reg2(25),
      R => m_ad1_spi_n_1
    );
\slv_reg2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(26),
      Q => slv_reg2(26),
      R => m_ad1_spi_n_1
    );
\slv_reg2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(27),
      Q => slv_reg2(27),
      R => m_ad1_spi_n_1
    );
\slv_reg2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(28),
      Q => slv_reg2(28),
      R => m_ad1_spi_n_1
    );
\slv_reg2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(29),
      Q => slv_reg2(29),
      R => m_ad1_spi_n_1
    );
\slv_reg2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => slv_reg2(2),
      R => m_ad1_spi_n_1
    );
\slv_reg2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(30),
      Q => slv_reg2(30),
      R => m_ad1_spi_n_1
    );
\slv_reg2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(31),
      Q => slv_reg2(31),
      R => m_ad1_spi_n_1
    );
\slv_reg2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => slv_reg2(3),
      R => m_ad1_spi_n_1
    );
\slv_reg2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => slv_reg2(4),
      R => m_ad1_spi_n_1
    );
\slv_reg2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => slv_reg2(5),
      R => m_ad1_spi_n_1
    );
\slv_reg2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => slv_reg2(6),
      R => m_ad1_spi_n_1
    );
\slv_reg2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => slv_reg2(7),
      R => m_ad1_spi_n_1
    );
\slv_reg2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => slv_reg2(8),
      R => m_ad1_spi_n_1
    );
\slv_reg2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => slv_reg2(9),
      R => m_ad1_spi_n_1
    );
\slv_reg3[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wstrb(1),
      I2 => p_0_in(0),
      I3 => p_0_in(1),
      O => p_1_in(15)
    );
\slv_reg3[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wstrb(2),
      I2 => p_0_in(0),
      I3 => p_0_in(1),
      O => p_1_in(23)
    );
\slv_reg3[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wstrb(3),
      I2 => p_0_in(0),
      I3 => p_0_in(1),
      O => p_1_in(31)
    );
\slv_reg3[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^s_axi_wready\,
      I1 => \^s_axi_awready\,
      I2 => s00_axi_awvalid,
      I3 => s00_axi_wvalid,
      O => \slv_reg_wren__0\
    );
\slv_reg3[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wstrb(0),
      I2 => p_0_in(0),
      I3 => p_0_in(1),
      O => p_1_in(7)
    );
\slv_reg3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(7),
      D => s00_axi_wdata(0),
      Q => slv_reg3(0),
      R => m_ad1_spi_n_1
    );
\slv_reg3_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(15),
      D => s00_axi_wdata(10),
      Q => slv_reg3(10),
      R => m_ad1_spi_n_1
    );
\slv_reg3_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(15),
      D => s00_axi_wdata(11),
      Q => slv_reg3(11),
      R => m_ad1_spi_n_1
    );
\slv_reg3_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(15),
      D => s00_axi_wdata(12),
      Q => slv_reg3(12),
      R => m_ad1_spi_n_1
    );
\slv_reg3_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(15),
      D => s00_axi_wdata(13),
      Q => slv_reg3(13),
      R => m_ad1_spi_n_1
    );
\slv_reg3_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(15),
      D => s00_axi_wdata(14),
      Q => slv_reg3(14),
      R => m_ad1_spi_n_1
    );
\slv_reg3_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(15),
      D => s00_axi_wdata(15),
      Q => slv_reg3(15),
      R => m_ad1_spi_n_1
    );
\slv_reg3_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(23),
      D => s00_axi_wdata(16),
      Q => slv_reg3(16),
      R => m_ad1_spi_n_1
    );
\slv_reg3_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(23),
      D => s00_axi_wdata(17),
      Q => slv_reg3(17),
      R => m_ad1_spi_n_1
    );
\slv_reg3_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(23),
      D => s00_axi_wdata(18),
      Q => slv_reg3(18),
      R => m_ad1_spi_n_1
    );
\slv_reg3_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(23),
      D => s00_axi_wdata(19),
      Q => slv_reg3(19),
      R => m_ad1_spi_n_1
    );
\slv_reg3_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(7),
      D => s00_axi_wdata(1),
      Q => slv_reg3(1),
      R => m_ad1_spi_n_1
    );
\slv_reg3_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(23),
      D => s00_axi_wdata(20),
      Q => slv_reg3(20),
      R => m_ad1_spi_n_1
    );
\slv_reg3_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(23),
      D => s00_axi_wdata(21),
      Q => slv_reg3(21),
      R => m_ad1_spi_n_1
    );
\slv_reg3_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(23),
      D => s00_axi_wdata(22),
      Q => slv_reg3(22),
      R => m_ad1_spi_n_1
    );
\slv_reg3_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(23),
      D => s00_axi_wdata(23),
      Q => slv_reg3(23),
      R => m_ad1_spi_n_1
    );
\slv_reg3_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(31),
      D => s00_axi_wdata(24),
      Q => slv_reg3(24),
      R => m_ad1_spi_n_1
    );
\slv_reg3_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(31),
      D => s00_axi_wdata(25),
      Q => slv_reg3(25),
      R => m_ad1_spi_n_1
    );
\slv_reg3_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(31),
      D => s00_axi_wdata(26),
      Q => slv_reg3(26),
      R => m_ad1_spi_n_1
    );
\slv_reg3_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(31),
      D => s00_axi_wdata(27),
      Q => slv_reg3(27),
      R => m_ad1_spi_n_1
    );
\slv_reg3_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(31),
      D => s00_axi_wdata(28),
      Q => slv_reg3(28),
      R => m_ad1_spi_n_1
    );
\slv_reg3_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(31),
      D => s00_axi_wdata(29),
      Q => slv_reg3(29),
      R => m_ad1_spi_n_1
    );
\slv_reg3_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(7),
      D => s00_axi_wdata(2),
      Q => slv_reg3(2),
      R => m_ad1_spi_n_1
    );
\slv_reg3_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(31),
      D => s00_axi_wdata(30),
      Q => slv_reg3(30),
      R => m_ad1_spi_n_1
    );
\slv_reg3_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(31),
      D => s00_axi_wdata(31),
      Q => slv_reg3(31),
      R => m_ad1_spi_n_1
    );
\slv_reg3_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(7),
      D => s00_axi_wdata(3),
      Q => slv_reg3(3),
      R => m_ad1_spi_n_1
    );
\slv_reg3_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(7),
      D => s00_axi_wdata(4),
      Q => slv_reg3(4),
      R => m_ad1_spi_n_1
    );
\slv_reg3_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(7),
      D => s00_axi_wdata(5),
      Q => slv_reg3(5),
      R => m_ad1_spi_n_1
    );
\slv_reg3_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(7),
      D => s00_axi_wdata(6),
      Q => slv_reg3(6),
      R => m_ad1_spi_n_1
    );
\slv_reg3_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(7),
      D => s00_axi_wdata(7),
      Q => slv_reg3(7),
      R => m_ad1_spi_n_1
    );
\slv_reg3_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(15),
      D => s00_axi_wdata(8),
      Q => slv_reg3(8),
      R => m_ad1_spi_n_1
    );
\slv_reg3_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(15),
      D => s00_axi_wdata(9),
      Q => slv_reg3(9),
      R => m_ad1_spi_n_1
    );
slv_reg_rden: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => s00_axi_arvalid,
      I1 => \^s00_axi_rvalid\,
      I2 => \^s_axi_arready\,
      O => \slv_reg_rden__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_PmodAD1_0_0_pmod_bridge_0 is
  port (
    in0_I : out STD_LOGIC;
    in1_I : out STD_LOGIC;
    in2_I : out STD_LOGIC;
    in3_I : out STD_LOGIC;
    in0_O : in STD_LOGIC;
    in1_O : in STD_LOGIC;
    in2_O : in STD_LOGIC;
    in3_O : in STD_LOGIC;
    in0_T : in STD_LOGIC;
    in1_T : in STD_LOGIC;
    in2_T : in STD_LOGIC;
    in3_T : in STD_LOGIC;
    out0_I : in STD_LOGIC;
    out1_I : in STD_LOGIC;
    out2_I : in STD_LOGIC;
    out3_I : in STD_LOGIC;
    out4_I : in STD_LOGIC;
    out5_I : in STD_LOGIC;
    out6_I : in STD_LOGIC;
    out7_I : in STD_LOGIC;
    out0_O : out STD_LOGIC;
    out1_O : out STD_LOGIC;
    out2_O : out STD_LOGIC;
    out3_O : out STD_LOGIC;
    out4_O : out STD_LOGIC;
    out5_O : out STD_LOGIC;
    out6_O : out STD_LOGIC;
    out7_O : out STD_LOGIC;
    out0_T : out STD_LOGIC;
    out1_T : out STD_LOGIC;
    out2_T : out STD_LOGIC;
    out3_T : out STD_LOGIC;
    out4_T : out STD_LOGIC;
    out5_T : out STD_LOGIC;
    out6_T : out STD_LOGIC;
    out7_T : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of design_1_PmodAD1_0_0_pmod_bridge_0 : entity is "pmod_bridge_0,pmod_concat,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of design_1_PmodAD1_0_0_pmod_bridge_0 : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_PmodAD1_0_0_pmod_bridge_0 : entity is "pmod_bridge_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of design_1_PmodAD1_0_0_pmod_bridge_0 : entity is "pmod_concat,Vivado 2018.2";
end design_1_PmodAD1_0_0_pmod_bridge_0;

architecture STRUCTURE of design_1_PmodAD1_0_0_pmod_bridge_0 is
  signal NLW_inst_in4_I_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_in5_I_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_in6_I_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_in7_I_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_in_bottom_bus_I_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_in_bottom_i2c_gpio_bus_I_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_in_bottom_uart_gpio_bus_I_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_in_top_bus_I_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_in_top_i2c_gpio_bus_I_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_in_top_uart_gpio_bus_I_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute Bottom_Row_Interface : string;
  attribute Bottom_Row_Interface of inst : label is "Disabled";
  attribute Top_Row_Interface : string;
  attribute Top_Row_Interface of inst : label is "SPI";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of in0_I : signal is "xilinx.com:interface:spi:1.0 SPI_Top_Row SS_I";
  attribute X_INTERFACE_INFO of in0_O : signal is "xilinx.com:interface:spi:1.0 SPI_Top_Row SS_O";
  attribute X_INTERFACE_INFO of in0_T : signal is "xilinx.com:interface:spi:1.0 SPI_Top_Row SS_T";
  attribute X_INTERFACE_INFO of in1_I : signal is "xilinx.com:interface:spi:1.0 SPI_Top_Row IO0_I";
  attribute X_INTERFACE_INFO of in1_O : signal is "xilinx.com:interface:spi:1.0 SPI_Top_Row IO0_O";
  attribute X_INTERFACE_INFO of in1_T : signal is "xilinx.com:interface:spi:1.0 SPI_Top_Row IO0_T";
  attribute X_INTERFACE_INFO of in2_I : signal is "xilinx.com:interface:spi:1.0 SPI_Top_Row IO1_I";
  attribute X_INTERFACE_INFO of in2_O : signal is "xilinx.com:interface:spi:1.0 SPI_Top_Row IO1_O";
  attribute X_INTERFACE_INFO of in2_T : signal is "xilinx.com:interface:spi:1.0 SPI_Top_Row IO1_T";
  attribute X_INTERFACE_INFO of in3_I : signal is "xilinx.com:interface:spi:1.0 SPI_Top_Row SCK_I";
  attribute X_INTERFACE_INFO of in3_O : signal is "xilinx.com:interface:spi:1.0 SPI_Top_Row SCK_O";
  attribute X_INTERFACE_INFO of in3_T : signal is "xilinx.com:interface:spi:1.0 SPI_Top_Row SCK_T";
  attribute X_INTERFACE_INFO of out0_I : signal is "digilentinc.com:interface:pmod:1.0 Pmod_out PIN1_I";
  attribute X_INTERFACE_INFO of out0_O : signal is "digilentinc.com:interface:pmod:1.0 Pmod_out PIN1_O";
  attribute X_INTERFACE_INFO of out0_T : signal is "digilentinc.com:interface:pmod:1.0 Pmod_out PIN1_T";
  attribute X_INTERFACE_INFO of out1_I : signal is "digilentinc.com:interface:pmod:1.0 Pmod_out PIN2_I";
  attribute X_INTERFACE_INFO of out1_O : signal is "digilentinc.com:interface:pmod:1.0 Pmod_out PIN2_O";
  attribute X_INTERFACE_INFO of out1_T : signal is "digilentinc.com:interface:pmod:1.0 Pmod_out PIN2_T";
  attribute X_INTERFACE_INFO of out2_I : signal is "digilentinc.com:interface:pmod:1.0 Pmod_out PIN3_I";
  attribute X_INTERFACE_INFO of out2_O : signal is "digilentinc.com:interface:pmod:1.0 Pmod_out PIN3_O";
  attribute X_INTERFACE_INFO of out2_T : signal is "digilentinc.com:interface:pmod:1.0 Pmod_out PIN3_T";
  attribute X_INTERFACE_INFO of out3_I : signal is "digilentinc.com:interface:pmod:1.0 Pmod_out PIN4_I";
  attribute X_INTERFACE_INFO of out3_O : signal is "digilentinc.com:interface:pmod:1.0 Pmod_out PIN4_O";
  attribute X_INTERFACE_INFO of out3_T : signal is "digilentinc.com:interface:pmod:1.0 Pmod_out PIN4_T";
  attribute X_INTERFACE_INFO of out4_I : signal is "digilentinc.com:interface:pmod:1.0 Pmod_out PIN7_I";
  attribute X_INTERFACE_INFO of out4_O : signal is "digilentinc.com:interface:pmod:1.0 Pmod_out PIN7_O";
  attribute X_INTERFACE_INFO of out4_T : signal is "digilentinc.com:interface:pmod:1.0 Pmod_out PIN7_T";
  attribute X_INTERFACE_INFO of out5_I : signal is "digilentinc.com:interface:pmod:1.0 Pmod_out PIN8_I";
  attribute X_INTERFACE_INFO of out5_O : signal is "digilentinc.com:interface:pmod:1.0 Pmod_out PIN8_O";
  attribute X_INTERFACE_INFO of out5_T : signal is "digilentinc.com:interface:pmod:1.0 Pmod_out PIN8_T";
  attribute X_INTERFACE_INFO of out6_I : signal is "digilentinc.com:interface:pmod:1.0 Pmod_out PIN9_I";
  attribute X_INTERFACE_INFO of out6_O : signal is "digilentinc.com:interface:pmod:1.0 Pmod_out PIN9_O";
  attribute X_INTERFACE_INFO of out6_T : signal is "digilentinc.com:interface:pmod:1.0 Pmod_out PIN9_T";
  attribute X_INTERFACE_INFO of out7_I : signal is "digilentinc.com:interface:pmod:1.0 Pmod_out PIN10_I";
  attribute X_INTERFACE_INFO of out7_O : signal is "digilentinc.com:interface:pmod:1.0 Pmod_out PIN10_O";
  attribute X_INTERFACE_INFO of out7_T : signal is "digilentinc.com:interface:pmod:1.0 Pmod_out PIN10_T";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of out7_T : signal is "XIL_INTERFACENAME Pmod_out, BOARD.ASSOCIATED_PARAM PMOD";
begin
inst: entity work.design_1_PmodAD1_0_0_pmod_concat
     port map (
      in0_I => in0_I,
      in0_O => in0_O,
      in0_T => in0_T,
      in1_I => in1_I,
      in1_O => in1_O,
      in1_T => in1_T,
      in2_I => in2_I,
      in2_O => in2_O,
      in2_T => in2_T,
      in3_I => in3_I,
      in3_O => in3_O,
      in3_T => in3_T,
      in4_I => NLW_inst_in4_I_UNCONNECTED,
      in4_O => '1',
      in4_T => '1',
      in5_I => NLW_inst_in5_I_UNCONNECTED,
      in5_O => '1',
      in5_T => '1',
      in6_I => NLW_inst_in6_I_UNCONNECTED,
      in6_O => '1',
      in6_T => '1',
      in7_I => NLW_inst_in7_I_UNCONNECTED,
      in7_O => '1',
      in7_T => '1',
      in_bottom_bus_I(3 downto 0) => NLW_inst_in_bottom_bus_I_UNCONNECTED(3 downto 0),
      in_bottom_bus_O(3 downto 0) => B"0001",
      in_bottom_bus_T(3 downto 0) => B"0001",
      in_bottom_i2c_gpio_bus_I(1 downto 0) => NLW_inst_in_bottom_i2c_gpio_bus_I_UNCONNECTED(1 downto 0),
      in_bottom_i2c_gpio_bus_O(1 downto 0) => B"01",
      in_bottom_i2c_gpio_bus_T(1 downto 0) => B"01",
      in_bottom_uart_gpio_bus_I(1 downto 0) => NLW_inst_in_bottom_uart_gpio_bus_I_UNCONNECTED(1 downto 0),
      in_bottom_uart_gpio_bus_O(1 downto 0) => B"01",
      in_bottom_uart_gpio_bus_T(1 downto 0) => B"01",
      in_top_bus_I(3 downto 0) => NLW_inst_in_top_bus_I_UNCONNECTED(3 downto 0),
      in_top_bus_O(3 downto 0) => B"0000",
      in_top_bus_T(3 downto 0) => B"0000",
      in_top_i2c_gpio_bus_I(1 downto 0) => NLW_inst_in_top_i2c_gpio_bus_I_UNCONNECTED(1 downto 0),
      in_top_i2c_gpio_bus_O(1 downto 0) => B"01",
      in_top_i2c_gpio_bus_T(1 downto 0) => B"01",
      in_top_uart_gpio_bus_I(1 downto 0) => NLW_inst_in_top_uart_gpio_bus_I_UNCONNECTED(1 downto 0),
      in_top_uart_gpio_bus_O(1 downto 0) => B"01",
      in_top_uart_gpio_bus_T(1 downto 0) => B"01",
      out0_I => out0_I,
      out0_O => out0_O,
      out0_T => out0_T,
      out1_I => out1_I,
      out1_O => out1_O,
      out1_T => out1_T,
      out2_I => out2_I,
      out2_O => out2_O,
      out2_T => out2_T,
      out3_I => out3_I,
      out3_O => out3_O,
      out3_T => out3_T,
      out4_I => out4_I,
      out4_O => out4_O,
      out4_T => out4_T,
      out5_I => out5_I,
      out5_O => out5_O,
      out5_T => out5_T,
      out6_I => out6_I,
      out6_O => out6_O,
      out6_T => out6_T,
      out7_I => out7_I,
      out7_O => out7_O,
      out7_T => out7_T
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_PmodAD1_0_0_PmodAD1_v1_0 is
  port (
    Pmod_out_pin10_i : in STD_LOGIC;
    Pmod_out_pin10_o : out STD_LOGIC;
    Pmod_out_pin10_t : out STD_LOGIC;
    Pmod_out_pin1_i : in STD_LOGIC;
    Pmod_out_pin1_o : out STD_LOGIC;
    Pmod_out_pin1_t : out STD_LOGIC;
    Pmod_out_pin2_i : in STD_LOGIC;
    Pmod_out_pin2_o : out STD_LOGIC;
    Pmod_out_pin2_t : out STD_LOGIC;
    Pmod_out_pin3_i : in STD_LOGIC;
    Pmod_out_pin3_o : out STD_LOGIC;
    Pmod_out_pin3_t : out STD_LOGIC;
    Pmod_out_pin4_i : in STD_LOGIC;
    Pmod_out_pin4_o : out STD_LOGIC;
    Pmod_out_pin4_t : out STD_LOGIC;
    Pmod_out_pin7_i : in STD_LOGIC;
    Pmod_out_pin7_o : out STD_LOGIC;
    Pmod_out_pin7_t : out STD_LOGIC;
    Pmod_out_pin8_i : in STD_LOGIC;
    Pmod_out_pin8_o : out STD_LOGIC;
    Pmod_out_pin8_t : out STD_LOGIC;
    Pmod_out_pin9_i : in STD_LOGIC;
    Pmod_out_pin9_o : out STD_LOGIC;
    Pmod_out_pin9_t : out STD_LOGIC;
    led : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC;
    s00_axi_awaddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_awvalid : in STD_LOGIC;
    s00_axi_awready : out STD_LOGIC;
    s00_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_wvalid : in STD_LOGIC;
    s00_axi_wready : out STD_LOGIC;
    s00_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_bvalid : out STD_LOGIC;
    s00_axi_bready : in STD_LOGIC;
    s00_axi_araddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_arvalid : in STD_LOGIC;
    s00_axi_arready : out STD_LOGIC;
    s00_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_rvalid : out STD_LOGIC;
    s00_axi_rready : in STD_LOGIC
  );
  attribute AD1_CLOCKS_AFTER_DATA : integer;
  attribute AD1_CLOCKS_AFTER_DATA of design_1_PmodAD1_0_0_PmodAD1_v1_0 : entity is 500;
  attribute AD1_CLOCKS_BEFORE_DATA : integer;
  attribute AD1_CLOCKS_BEFORE_DATA of design_1_PmodAD1_0_0_PmodAD1_v1_0 : entity is 60;
  attribute AD1_CLOCKS_BETWEEN_TRANSACTIONS : integer;
  attribute AD1_CLOCKS_BETWEEN_TRANSACTIONS of design_1_PmodAD1_0_0_PmodAD1_v1_0 : entity is 400;
  attribute AD1_CLOCKS_PER_BIT : integer;
  attribute AD1_CLOCKS_PER_BIT of design_1_PmodAD1_0_0_PmodAD1_v1_0 : entity is 20;
  attribute C_S00_AXI_ADDR_WIDTH : integer;
  attribute C_S00_AXI_ADDR_WIDTH of design_1_PmodAD1_0_0_PmodAD1_v1_0 : entity is 4;
  attribute C_S00_AXI_DATA_WIDTH : integer;
  attribute C_S00_AXI_DATA_WIDTH of design_1_PmodAD1_0_0_PmodAD1_v1_0 : entity is 32;
  attribute INCLUDE_DEBUG_INTERFACE : string;
  attribute INCLUDE_DEBUG_INTERFACE of design_1_PmodAD1_0_0_PmodAD1_v1_0 : entity is "1'b0";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_PmodAD1_0_0_PmodAD1_v1_0 : entity is "PmodAD1_v1_0";
end design_1_PmodAD1_0_0_PmodAD1_v1_0;

architecture STRUCTURE of design_1_PmodAD1_0_0_PmodAD1_v1_0 is
  signal \<const0>\ : STD_LOGIC;
  signal ad1_cs : STD_LOGIC;
  signal ad1_sclk : STD_LOGIC;
  signal ad1_sdin0 : STD_LOGIC;
  signal ad1_sdin1 : STD_LOGIC;
  signal NLW_PmodAD1_pmod_bridge_0_0_in0_I_UNCONNECTED : STD_LOGIC;
  signal NLW_PmodAD1_pmod_bridge_0_0_in3_I_UNCONNECTED : STD_LOGIC;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of PmodAD1_pmod_bridge_0_0 : label is "pmod_bridge_0,pmod_concat,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of PmodAD1_pmod_bridge_0_0 : label is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of PmodAD1_pmod_bridge_0_0 : label is "pmod_concat,Vivado 2018.2";
begin
  led(1) <= \<const0>\;
  led(0) <= \<const0>\;
  s00_axi_bresp(1) <= \<const0>\;
  s00_axi_bresp(0) <= \<const0>\;
  s00_axi_rresp(1) <= \<const0>\;
  s00_axi_rresp(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
PmodAD1_pmod_bridge_0_0: entity work.design_1_PmodAD1_0_0_pmod_bridge_0
     port map (
      in0_I => NLW_PmodAD1_pmod_bridge_0_0_in0_I_UNCONNECTED,
      in0_O => ad1_cs,
      in0_T => '0',
      in1_I => ad1_sdin0,
      in1_O => '0',
      in1_T => '1',
      in2_I => ad1_sdin1,
      in2_O => '0',
      in2_T => '1',
      in3_I => NLW_PmodAD1_pmod_bridge_0_0_in3_I_UNCONNECTED,
      in3_O => ad1_sclk,
      in3_T => '0',
      out0_I => Pmod_out_pin1_i,
      out0_O => Pmod_out_pin1_o,
      out0_T => Pmod_out_pin1_t,
      out1_I => Pmod_out_pin2_i,
      out1_O => Pmod_out_pin2_o,
      out1_T => Pmod_out_pin2_t,
      out2_I => Pmod_out_pin3_i,
      out2_O => Pmod_out_pin3_o,
      out2_T => Pmod_out_pin3_t,
      out3_I => Pmod_out_pin4_i,
      out3_O => Pmod_out_pin4_o,
      out3_T => Pmod_out_pin4_t,
      out4_I => Pmod_out_pin7_i,
      out4_O => Pmod_out_pin7_o,
      out4_T => Pmod_out_pin7_t,
      out5_I => Pmod_out_pin8_i,
      out5_O => Pmod_out_pin8_o,
      out5_T => Pmod_out_pin8_t,
      out6_I => Pmod_out_pin9_i,
      out6_O => Pmod_out_pin9_o,
      out6_T => Pmod_out_pin9_t,
      out7_I => Pmod_out_pin10_i,
      out7_O => Pmod_out_pin10_o,
      out7_T => Pmod_out_pin10_t
    );
PmodAD1_v1_0_S00_AXI_inst: entity work.design_1_PmodAD1_0_0_PmodAD1_v1_0_S00_AXI
     port map (
      S_AXI_ARREADY => s00_axi_arready,
      S_AXI_AWREADY => s00_axi_awready,
      S_AXI_WREADY => s00_axi_wready,
      in0_O => ad1_cs,
      in1_I => ad1_sdin0,
      in2_I => ad1_sdin1,
      in3_O => ad1_sclk,
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_araddr(1 downto 0) => s00_axi_araddr(3 downto 2),
      s00_axi_aresetn => s00_axi_aresetn,
      s00_axi_arvalid => s00_axi_arvalid,
      s00_axi_awaddr(1 downto 0) => s00_axi_awaddr(3 downto 2),
      s00_axi_awvalid => s00_axi_awvalid,
      s00_axi_bready => s00_axi_bready,
      s00_axi_bvalid => s00_axi_bvalid,
      s00_axi_rdata(31 downto 0) => s00_axi_rdata(31 downto 0),
      s00_axi_rready => s00_axi_rready,
      s00_axi_rvalid => s00_axi_rvalid,
      s00_axi_wdata(31 downto 0) => s00_axi_wdata(31 downto 0),
      s00_axi_wstrb(3 downto 0) => s00_axi_wstrb(3 downto 0),
      s00_axi_wvalid => s00_axi_wvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_PmodAD1_0_0 is
  port (
    Pmod_out_pin10_i : in STD_LOGIC;
    Pmod_out_pin10_o : out STD_LOGIC;
    Pmod_out_pin10_t : out STD_LOGIC;
    Pmod_out_pin1_i : in STD_LOGIC;
    Pmod_out_pin1_o : out STD_LOGIC;
    Pmod_out_pin1_t : out STD_LOGIC;
    Pmod_out_pin2_i : in STD_LOGIC;
    Pmod_out_pin2_o : out STD_LOGIC;
    Pmod_out_pin2_t : out STD_LOGIC;
    Pmod_out_pin3_i : in STD_LOGIC;
    Pmod_out_pin3_o : out STD_LOGIC;
    Pmod_out_pin3_t : out STD_LOGIC;
    Pmod_out_pin4_i : in STD_LOGIC;
    Pmod_out_pin4_o : out STD_LOGIC;
    Pmod_out_pin4_t : out STD_LOGIC;
    Pmod_out_pin7_i : in STD_LOGIC;
    Pmod_out_pin7_o : out STD_LOGIC;
    Pmod_out_pin7_t : out STD_LOGIC;
    Pmod_out_pin8_i : in STD_LOGIC;
    Pmod_out_pin8_o : out STD_LOGIC;
    Pmod_out_pin8_t : out STD_LOGIC;
    Pmod_out_pin9_i : in STD_LOGIC;
    Pmod_out_pin9_o : out STD_LOGIC;
    Pmod_out_pin9_t : out STD_LOGIC;
    s00_axi_awaddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_awvalid : in STD_LOGIC;
    s00_axi_awready : out STD_LOGIC;
    s00_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_wvalid : in STD_LOGIC;
    s00_axi_wready : out STD_LOGIC;
    s00_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_bvalid : out STD_LOGIC;
    s00_axi_bready : in STD_LOGIC;
    s00_axi_araddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_arvalid : in STD_LOGIC;
    s00_axi_arready : out STD_LOGIC;
    s00_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_rvalid : out STD_LOGIC;
    s00_axi_rready : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of design_1_PmodAD1_0_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of design_1_PmodAD1_0_0 : entity is "design_1_PmodAD1_0_0,PmodAD1_v1_0,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of design_1_PmodAD1_0_0 : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of design_1_PmodAD1_0_0 : entity is "PmodAD1_v1_0,Vivado 2018.2";
end design_1_PmodAD1_0_0;

architecture STRUCTURE of design_1_PmodAD1_0_0 is
  signal NLW_inst_led_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute AD1_CLOCKS_AFTER_DATA : integer;
  attribute AD1_CLOCKS_AFTER_DATA of inst : label is 500;
  attribute AD1_CLOCKS_BEFORE_DATA : integer;
  attribute AD1_CLOCKS_BEFORE_DATA of inst : label is 60;
  attribute AD1_CLOCKS_BETWEEN_TRANSACTIONS : integer;
  attribute AD1_CLOCKS_BETWEEN_TRANSACTIONS of inst : label is 400;
  attribute AD1_CLOCKS_PER_BIT : integer;
  attribute AD1_CLOCKS_PER_BIT of inst : label is 20;
  attribute C_S00_AXI_ADDR_WIDTH : integer;
  attribute C_S00_AXI_ADDR_WIDTH of inst : label is 4;
  attribute C_S00_AXI_DATA_WIDTH : integer;
  attribute C_S00_AXI_DATA_WIDTH of inst : label is 32;
  attribute INCLUDE_DEBUG_INTERFACE : string;
  attribute INCLUDE_DEBUG_INTERFACE of inst : label is "1'b0";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of Pmod_out_pin10_i : signal is "digilentinc.com:interface:pmod:1.0 Pmod_out PIN10_I";
  attribute X_INTERFACE_INFO of Pmod_out_pin10_o : signal is "digilentinc.com:interface:pmod:1.0 Pmod_out PIN10_O";
  attribute X_INTERFACE_INFO of Pmod_out_pin10_t : signal is "digilentinc.com:interface:pmod:1.0 Pmod_out PIN10_T";
  attribute X_INTERFACE_INFO of Pmod_out_pin1_i : signal is "digilentinc.com:interface:pmod:1.0 Pmod_out PIN1_I";
  attribute X_INTERFACE_INFO of Pmod_out_pin1_o : signal is "digilentinc.com:interface:pmod:1.0 Pmod_out PIN1_O";
  attribute X_INTERFACE_INFO of Pmod_out_pin1_t : signal is "digilentinc.com:interface:pmod:1.0 Pmod_out PIN1_T";
  attribute X_INTERFACE_INFO of Pmod_out_pin2_i : signal is "digilentinc.com:interface:pmod:1.0 Pmod_out PIN2_I";
  attribute X_INTERFACE_INFO of Pmod_out_pin2_o : signal is "digilentinc.com:interface:pmod:1.0 Pmod_out PIN2_O";
  attribute X_INTERFACE_INFO of Pmod_out_pin2_t : signal is "digilentinc.com:interface:pmod:1.0 Pmod_out PIN2_T";
  attribute X_INTERFACE_INFO of Pmod_out_pin3_i : signal is "digilentinc.com:interface:pmod:1.0 Pmod_out PIN3_I";
  attribute X_INTERFACE_INFO of Pmod_out_pin3_o : signal is "digilentinc.com:interface:pmod:1.0 Pmod_out PIN3_O";
  attribute X_INTERFACE_INFO of Pmod_out_pin3_t : signal is "digilentinc.com:interface:pmod:1.0 Pmod_out PIN3_T";
  attribute X_INTERFACE_INFO of Pmod_out_pin4_i : signal is "digilentinc.com:interface:pmod:1.0 Pmod_out PIN4_I";
  attribute X_INTERFACE_INFO of Pmod_out_pin4_o : signal is "digilentinc.com:interface:pmod:1.0 Pmod_out PIN4_O";
  attribute X_INTERFACE_INFO of Pmod_out_pin4_t : signal is "digilentinc.com:interface:pmod:1.0 Pmod_out PIN4_T";
  attribute X_INTERFACE_INFO of Pmod_out_pin7_i : signal is "digilentinc.com:interface:pmod:1.0 Pmod_out PIN7_I";
  attribute X_INTERFACE_INFO of Pmod_out_pin7_o : signal is "digilentinc.com:interface:pmod:1.0 Pmod_out PIN7_O";
  attribute X_INTERFACE_INFO of Pmod_out_pin7_t : signal is "digilentinc.com:interface:pmod:1.0 Pmod_out PIN7_T";
  attribute X_INTERFACE_INFO of Pmod_out_pin8_i : signal is "digilentinc.com:interface:pmod:1.0 Pmod_out PIN8_I";
  attribute X_INTERFACE_INFO of Pmod_out_pin8_o : signal is "digilentinc.com:interface:pmod:1.0 Pmod_out PIN8_O";
  attribute X_INTERFACE_INFO of Pmod_out_pin8_t : signal is "digilentinc.com:interface:pmod:1.0 Pmod_out PIN8_T";
  attribute X_INTERFACE_INFO of Pmod_out_pin9_i : signal is "digilentinc.com:interface:pmod:1.0 Pmod_out PIN9_I";
  attribute X_INTERFACE_INFO of Pmod_out_pin9_o : signal is "digilentinc.com:interface:pmod:1.0 Pmod_out PIN9_O";
  attribute X_INTERFACE_INFO of Pmod_out_pin9_t : signal is "digilentinc.com:interface:pmod:1.0 Pmod_out PIN9_T";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of Pmod_out_pin9_t : signal is "XIL_INTERFACENAME Pmod_out, BOARD.ASSOCIATED_PARAM PMOD";
  attribute X_INTERFACE_INFO of s00_axi_aclk : signal is "xilinx.com:signal:clock:1.0 AXI_LITE_SAMPLE_CLK CLK";
  attribute X_INTERFACE_PARAMETER of s00_axi_aclk : signal is "XIL_INTERFACENAME AXI_LITE_SAMPLE_CLK, ASSOCIATED_BUSIF AXI_LITE_SAMPLE, ASSOCIATED_RESET s00_axi_aresetn, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0";
  attribute X_INTERFACE_INFO of s00_axi_aresetn : signal is "xilinx.com:signal:reset:1.0 AXI_LITE_SAMPLE_RST RST";
  attribute X_INTERFACE_PARAMETER of s00_axi_aresetn : signal is "XIL_INTERFACENAME AXI_LITE_SAMPLE_RST, POLARITY ACTIVE_LOW";
  attribute X_INTERFACE_INFO of s00_axi_arready : signal is "xilinx.com:interface:aximm:1.0 AXI_LITE_SAMPLE ARREADY";
  attribute X_INTERFACE_INFO of s00_axi_arvalid : signal is "xilinx.com:interface:aximm:1.0 AXI_LITE_SAMPLE ARVALID";
  attribute X_INTERFACE_INFO of s00_axi_awready : signal is "xilinx.com:interface:aximm:1.0 AXI_LITE_SAMPLE AWREADY";
  attribute X_INTERFACE_INFO of s00_axi_awvalid : signal is "xilinx.com:interface:aximm:1.0 AXI_LITE_SAMPLE AWVALID";
  attribute X_INTERFACE_INFO of s00_axi_bready : signal is "xilinx.com:interface:aximm:1.0 AXI_LITE_SAMPLE BREADY";
  attribute X_INTERFACE_INFO of s00_axi_bvalid : signal is "xilinx.com:interface:aximm:1.0 AXI_LITE_SAMPLE BVALID";
  attribute X_INTERFACE_INFO of s00_axi_rready : signal is "xilinx.com:interface:aximm:1.0 AXI_LITE_SAMPLE RREADY";
  attribute X_INTERFACE_PARAMETER of s00_axi_rready : signal is "XIL_INTERFACENAME AXI_LITE_SAMPLE, WIZ_DATA_WIDTH 32, WIZ_NUM_REG 4, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 4, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 4, NUM_WRITE_THREADS 4, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0";
  attribute X_INTERFACE_INFO of s00_axi_rvalid : signal is "xilinx.com:interface:aximm:1.0 AXI_LITE_SAMPLE RVALID";
  attribute X_INTERFACE_INFO of s00_axi_wready : signal is "xilinx.com:interface:aximm:1.0 AXI_LITE_SAMPLE WREADY";
  attribute X_INTERFACE_INFO of s00_axi_wvalid : signal is "xilinx.com:interface:aximm:1.0 AXI_LITE_SAMPLE WVALID";
  attribute X_INTERFACE_INFO of s00_axi_araddr : signal is "xilinx.com:interface:aximm:1.0 AXI_LITE_SAMPLE ARADDR";
  attribute X_INTERFACE_INFO of s00_axi_arprot : signal is "xilinx.com:interface:aximm:1.0 AXI_LITE_SAMPLE ARPROT";
  attribute X_INTERFACE_INFO of s00_axi_awaddr : signal is "xilinx.com:interface:aximm:1.0 AXI_LITE_SAMPLE AWADDR";
  attribute X_INTERFACE_INFO of s00_axi_awprot : signal is "xilinx.com:interface:aximm:1.0 AXI_LITE_SAMPLE AWPROT";
  attribute X_INTERFACE_INFO of s00_axi_bresp : signal is "xilinx.com:interface:aximm:1.0 AXI_LITE_SAMPLE BRESP";
  attribute X_INTERFACE_INFO of s00_axi_rdata : signal is "xilinx.com:interface:aximm:1.0 AXI_LITE_SAMPLE RDATA";
  attribute X_INTERFACE_INFO of s00_axi_rresp : signal is "xilinx.com:interface:aximm:1.0 AXI_LITE_SAMPLE RRESP";
  attribute X_INTERFACE_INFO of s00_axi_wdata : signal is "xilinx.com:interface:aximm:1.0 AXI_LITE_SAMPLE WDATA";
  attribute X_INTERFACE_INFO of s00_axi_wstrb : signal is "xilinx.com:interface:aximm:1.0 AXI_LITE_SAMPLE WSTRB";
begin
inst: entity work.design_1_PmodAD1_0_0_PmodAD1_v1_0
     port map (
      Pmod_out_pin10_i => Pmod_out_pin10_i,
      Pmod_out_pin10_o => Pmod_out_pin10_o,
      Pmod_out_pin10_t => Pmod_out_pin10_t,
      Pmod_out_pin1_i => Pmod_out_pin1_i,
      Pmod_out_pin1_o => Pmod_out_pin1_o,
      Pmod_out_pin1_t => Pmod_out_pin1_t,
      Pmod_out_pin2_i => Pmod_out_pin2_i,
      Pmod_out_pin2_o => Pmod_out_pin2_o,
      Pmod_out_pin2_t => Pmod_out_pin2_t,
      Pmod_out_pin3_i => Pmod_out_pin3_i,
      Pmod_out_pin3_o => Pmod_out_pin3_o,
      Pmod_out_pin3_t => Pmod_out_pin3_t,
      Pmod_out_pin4_i => Pmod_out_pin4_i,
      Pmod_out_pin4_o => Pmod_out_pin4_o,
      Pmod_out_pin4_t => Pmod_out_pin4_t,
      Pmod_out_pin7_i => Pmod_out_pin7_i,
      Pmod_out_pin7_o => Pmod_out_pin7_o,
      Pmod_out_pin7_t => Pmod_out_pin7_t,
      Pmod_out_pin8_i => Pmod_out_pin8_i,
      Pmod_out_pin8_o => Pmod_out_pin8_o,
      Pmod_out_pin8_t => Pmod_out_pin8_t,
      Pmod_out_pin9_i => Pmod_out_pin9_i,
      Pmod_out_pin9_o => Pmod_out_pin9_o,
      Pmod_out_pin9_t => Pmod_out_pin9_t,
      led(1 downto 0) => NLW_inst_led_UNCONNECTED(1 downto 0),
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_araddr(3 downto 0) => s00_axi_araddr(3 downto 0),
      s00_axi_aresetn => s00_axi_aresetn,
      s00_axi_arprot(2 downto 0) => s00_axi_arprot(2 downto 0),
      s00_axi_arready => s00_axi_arready,
      s00_axi_arvalid => s00_axi_arvalid,
      s00_axi_awaddr(3 downto 0) => s00_axi_awaddr(3 downto 0),
      s00_axi_awprot(2 downto 0) => s00_axi_awprot(2 downto 0),
      s00_axi_awready => s00_axi_awready,
      s00_axi_awvalid => s00_axi_awvalid,
      s00_axi_bready => s00_axi_bready,
      s00_axi_bresp(1 downto 0) => s00_axi_bresp(1 downto 0),
      s00_axi_bvalid => s00_axi_bvalid,
      s00_axi_rdata(31 downto 0) => s00_axi_rdata(31 downto 0),
      s00_axi_rready => s00_axi_rready,
      s00_axi_rresp(1 downto 0) => s00_axi_rresp(1 downto 0),
      s00_axi_rvalid => s00_axi_rvalid,
      s00_axi_wdata(31 downto 0) => s00_axi_wdata(31 downto 0),
      s00_axi_wready => s00_axi_wready,
      s00_axi_wstrb(3 downto 0) => s00_axi_wstrb(3 downto 0),
      s00_axi_wvalid => s00_axi_wvalid
    );
end STRUCTURE;
