Warning: Derate summary report may not match the output of report_timing without timing derates applied. (UITE-447)
****************************************
Report : timing
	-path_type full_clock_expanded
	-delay_type min
	-input_pins
	-nets
	-nworst 5
	-slack_lesser_than 10.0000
	-max_paths 10000
	-unique_pins
	-transition_time
	-capacitance
	-crosstalk_delta
	-derate
	-sort_by slack
	-include_hierarchical_pins
Design : user_project_wrapper
Version: T-2022.03-SP3
Date   : Sun Dec 11 11:33:32 2022
****************************************


  Startpoint: la_data_in[31]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[159]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[31] (in)                                                          3.5196                     1.8562 &   3.8562 r
  la_data_in[31] (net)                                   2   0.3106 
  mprj/la_data_in[31] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.8562 r
  mprj/la_data_in[31] (net) 
  mprj/i_BUF[159]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -2.3198   3.5247   0.9500  -1.3003  -1.2864 &   2.5699 r
  mprj/i_BUF[159]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0998   0.9500            0.0253 &   2.5952 r
  mprj/buf_i[159] (net)                                  1   0.0075 
  mprj/i_FF[159]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0998   0.9500   0.0000   0.0001 &   2.5953 r
  data arrival time                                                                                                  2.5953

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[159]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.6249   1.0500   0.0000   1.2806 &   3.1035 r
  clock reconvergence pessimism                                                                           0.0000     3.1035
  clock uncertainty                                                                                       0.1000     3.2035
  library hold time                                                                     1.0000            0.1190     3.3225
  data required time                                                                                                 3.3225
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.3225
  data arrival time                                                                                                 -2.5953
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.7273

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1478 
  total derate : arrival time                                                                             0.0705 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2183 

  slack (with derating applied) (VIOLATED)                                                               -0.7273 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.5090 



  Startpoint: la_oenb[24]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[88]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[24] (in)                                                             3.0519                     1.6166 &   3.6166 r
  la_oenb[24] (net)                                      2   0.2697 
  mprj/la_oenb[24] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.6166 r
  mprj/la_oenb[24] (net) 
  mprj/i_BUF[88]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.7868   3.0548   0.9500  -1.0576  -1.0518 &   2.5648 r
  mprj/i_BUF[88]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0962   0.9500            0.0500 &   2.6148 r
  mprj/buf_i[88] (net)                                   2   0.0097 
  mprj/i_FF[88]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0100   0.0962   0.9500  -0.0034  -0.0034 &   2.6114 r
  data arrival time                                                                                                  2.6114

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[88]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.6248   1.0500   0.0000   1.2838 &   3.1067 r
  clock reconvergence pessimism                                                                           0.0000     3.1067
  clock uncertainty                                                                                       0.1000     3.2067
  library hold time                                                                     1.0000            0.1191     3.3259
  data required time                                                                                                 3.3259
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.3259
  data arrival time                                                                                                 -2.6114
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.7145

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1479 
  total derate : arrival time                                                                             0.0588 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2067 

  slack (with derating applied) (VIOLATED)                                                               -0.7145 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.5078 



  Startpoint: la_oenb[22]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[86]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[22] (in)                                                             2.9694                     1.5721 &   3.5721 r
  la_oenb[22] (net)                                      2   0.2623 
  mprj/la_oenb[22] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.5721 r
  mprj/la_oenb[22] (net) 
  mprj/i_BUF[86]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.7405   2.9723   0.9500  -1.0136  -1.0072 &   2.5649 r
  mprj/i_BUF[86]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1097   0.9500            0.0673 &   2.6322 r
  mprj/buf_i[86] (net)                                   2   0.0221 
  mprj/i_FF[86]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0303   0.1097   0.9500  -0.0146  -0.0150 &   2.6172 r
  data arrival time                                                                                                  2.6172

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[86]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.6246   1.0500   0.0000   1.2873 &   3.1103 r
  clock reconvergence pessimism                                                                           0.0000     3.1103
  clock uncertainty                                                                                       0.1000     3.2103
  library hold time                                                                     1.0000            0.1176     3.3279
  data required time                                                                                                 3.3279
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.3279
  data arrival time                                                                                                 -2.6172
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.7107

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1481 
  total derate : arrival time                                                                             0.0580 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2061 

  slack (with derating applied) (VIOLATED)                                                               -0.7107 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.5046 



  Startpoint: la_oenb[23]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[87]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[23] (in)                                                             2.9669                     1.5709 &   3.5709 r
  la_oenb[23] (net)                                      2   0.2621 
  mprj/la_oenb[23] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.5709 r
  mprj/la_oenb[23] (net) 
  mprj/i_BUF[87]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.7175   2.9698   0.9500  -1.0112  -1.0048 &   2.5661 r
  mprj/i_BUF[87]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1037   0.9500            0.0623 &   2.6284 r
  mprj/buf_i[87] (net)                                   2   0.0167 
  mprj/i_FF[87]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1037   0.9500   0.0000   0.0002 &   2.6286 r
  data arrival time                                                                                                  2.6286

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[87]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.6249   1.0500   0.0000   1.2822 &   3.1052 r
  clock reconvergence pessimism                                                                           0.0000     3.1052
  clock uncertainty                                                                                       0.1000     3.2052
  library hold time                                                                     1.0000            0.1184     3.3236
  data required time                                                                                                 3.3236
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.3236
  data arrival time                                                                                                 -2.6286
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.6950

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1479 
  total derate : arrival time                                                                             0.0568 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2047 

  slack (with derating applied) (VIOLATED)                                                               -0.6950 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.4903 



  Startpoint: la_data_in[25]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[153]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[25] (in)                                                          3.0783                     1.6289 &   3.6289 r
  la_data_in[25] (net)                                   2   0.2719 
  mprj/la_data_in[25] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.6289 r
  mprj/la_data_in[25] (net) 
  mprj/i_BUF[153]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.7607   3.0815   0.9500  -1.0176  -1.0083 &   2.6206 r
  mprj/i_BUF[153]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0972   0.9500            0.0494 &   2.6701 r
  mprj/buf_i[153] (net)                                  2   0.0101 
  mprj/i_FF[153]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0245   0.0972   0.9500  -0.0111  -0.0115 &   2.6585 r
  data arrival time                                                                                                  2.6585

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[153]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.6247   1.0500   0.0000   1.2866 &   3.1095 r
  clock reconvergence pessimism                                                                           0.0000     3.1095
  clock uncertainty                                                                                       0.1000     3.2095
  library hold time                                                                     1.0000            0.1191     3.3286
  data required time                                                                                                 3.3286
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.3286
  data arrival time                                                                                                 -2.6585
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.6701

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1481 
  total derate : arrival time                                                                             0.0572 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2053 

  slack (with derating applied) (VIOLATED)                                                               -0.6701 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.4648 



  Startpoint: la_data_in[24]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[152]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[24] (in)                                                          3.0962                     1.6393 &   3.6393 r
  la_data_in[24] (net)                                   2   0.2736 
  mprj/la_data_in[24] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.6393 r
  mprj/la_data_in[24] (net) 
  mprj/i_BUF[152]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.8005   3.0992   0.9500  -1.0374  -1.0294 &   2.6099 r
  mprj/i_BUF[152]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1006   0.9500            0.0518 &   2.6617 r
  mprj/buf_i[152] (net)                                  2   0.0124 
  mprj/i_FF[152]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1006   0.9500   0.0000   0.0001 &   2.6618 r
  data arrival time                                                                                                  2.6618

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[152]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.6249   1.0500   0.0000   1.2816 &   3.1046 r
  clock reconvergence pessimism                                                                           0.0000     3.1046
  clock uncertainty                                                                                       0.1000     3.2046
  library hold time                                                                     1.0000            0.1189     3.3235
  data required time                                                                                                 3.3235
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.3235
  data arrival time                                                                                                 -2.6618
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.6616

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1478 
  total derate : arrival time                                                                             0.0578 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2056 

  slack (with derating applied) (VIOLATED)                                                               -0.6616 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.4560 



  Startpoint: io_in[19] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[211]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[19] (in)                                                               0.6015                     0.3303 &   2.3303 f
  io_in[19] (net)                                        2   0.0865 
  mprj/io_in[19] (user_proj_example)                                           0.0000   0.9500            0.0000 &   2.3303 f
  mprj/io_in[19] (net) 
  mprj/i_BUF[211]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   0.6021   0.9500   0.0000   0.0105 &   2.3408 f
  mprj/i_BUF[211]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0811   0.9500            0.2603 &   2.6011 f
  mprj/buf_i[211] (net)                                  2   0.0386 
  mprj/i_FF[211]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0812   0.9500   0.0000   0.0009 &   2.6021 f
  data arrival time                                                                                                  2.6021

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[211]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.6195   1.0500   0.0000   1.1695 &   2.9924 r
  clock reconvergence pessimism                                                                           0.0000     2.9924
  clock uncertainty                                                                                       0.1000     3.0924
  library hold time                                                                     1.0000            0.1627     3.2551
  data required time                                                                                                 3.2551
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.2551
  data arrival time                                                                                                 -2.6021
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.6531

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1425 
  total derate : arrival time                                                                             0.0143 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1568 

  slack (with derating applied) (VIOLATED)                                                               -0.6531 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.4963 



  Startpoint: la_oenb[15]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[79]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[15] (in)                                                             2.3138                     1.2239 &   3.2239 r
  la_oenb[15] (net)                                      2   0.2037 
  mprj/la_oenb[15] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.2239 r
  mprj/la_oenb[15] (net) 
  mprj/i_BUF[79]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.3523   2.3165   0.9500  -0.7715  -0.7648 &   2.4591 r
  mprj/i_BUF[79]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0936   0.9500            0.0910 &   2.5501 r
  mprj/buf_i[79] (net)                                   2   0.0159 
  mprj/i_FF[79]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0115   0.0936   0.9500  -0.0015  -0.0014 &   2.5486 r
  data arrival time                                                                                                  2.5486

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[79]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.6164   1.0500   0.0000   1.1559 &   2.9788 r
  clock reconvergence pessimism                                                                           0.0000     2.9788
  clock uncertainty                                                                                       0.1000     3.0788
  library hold time                                                                     1.0000            0.1193     3.1981
  data required time                                                                                                 3.1981
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.1981
  data arrival time                                                                                                 -2.5486
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.6495

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1418 
  total derate : arrival time                                                                             0.0458 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1877 

  slack (with derating applied) (VIOLATED)                                                               -0.6495 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.4618 



  Startpoint: la_oenb[20]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[84]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[20] (in)                                                             2.8921                     1.5323 &   3.5323 r
  la_oenb[20] (net)                                      2   0.2555 
  mprj/la_oenb[20] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.5323 r
  mprj/la_oenb[20] (net) 
  mprj/i_BUF[84]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.7473   2.8947   0.9500  -1.0074  -1.0037 &   2.5286 r
  mprj/i_BUF[84]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1021   0.9500            0.0652 &   2.5938 r
  mprj/buf_i[84] (net)                                   2   0.0162 
  mprj/i_FF[84]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0395   0.1021   0.9500  -0.0180  -0.0187 &   2.5751 r
  data arrival time                                                                                                  2.5751

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[84]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.6164   1.0500   0.0000   1.1550 &   2.9779 r
  clock reconvergence pessimism                                                                           0.0000     2.9779
  clock uncertainty                                                                                       0.1000     3.0779
  library hold time                                                                     1.0000            0.1187     3.1966
  data required time                                                                                                 3.1966
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.1966
  data arrival time                                                                                                 -2.5751
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.6215

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1418 
  total derate : arrival time                                                                             0.0576 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1994 

  slack (with derating applied) (VIOLATED)                                                               -0.6215 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.4222 



  Startpoint: la_data_in[21]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[149]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[21] (in)                                                          2.9047                     1.5421 &   3.5421 r
  la_data_in[21] (net)                                   2   0.2570 
  mprj/la_data_in[21] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.5421 r
  mprj/la_data_in[21] (net) 
  mprj/i_BUF[149]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.7585   2.9072   0.9500  -1.0133  -1.0121 &   2.5299 r
  mprj/i_BUF[149]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1012   0.9500            0.0637 &   2.5936 r
  mprj/buf_i[149] (net)                                  2   0.0151 
  mprj/i_FF[149]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0270   0.1012   0.9500  -0.0123  -0.0127 &   2.5809 r
  data arrival time                                                                                                  2.5809

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[149]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.6164   1.0500   0.0000   1.1513 &   2.9742 r
  clock reconvergence pessimism                                                                           0.0000     2.9742
  clock uncertainty                                                                                       0.1000     3.0742
  library hold time                                                                     1.0000            0.1188     3.1931
  data required time                                                                                                 3.1931
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.1931
  data arrival time                                                                                                 -2.5809
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.6122

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1416 
  total derate : arrival time                                                                             0.0574 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1990 

  slack (with derating applied) (VIOLATED)                                                               -0.6122 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.4132 



  Startpoint: la_oenb[43]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[107]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[43] (in)                                                             3.5228                     1.8489 &   3.8489 r
  la_oenb[43] (net)                                      2   0.3100 
  mprj/la_oenb[43] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.8489 r
  mprj/la_oenb[43] (net) 
  mprj/i_BUF[107]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -2.1211   3.5292   0.9500  -1.1853  -1.1556 &   2.6933 r
  mprj/i_BUF[107]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1248   0.9500            0.0488 &   2.7421 r
  mprj/buf_i[107] (net)                                  2   0.0286 
  mprj/i_FF[107]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0609   0.1248   0.9500  -0.0290  -0.0300 &   2.7121 r
  data arrival time                                                                                                  2.7121

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[107]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.6252   1.0500   0.0000   1.2709 &   3.0939 r
  clock reconvergence pessimism                                                                           0.0000     3.0939
  clock uncertainty                                                                                       0.1000     3.1939
  library hold time                                                                     1.0000            0.1159     3.3097
  data required time                                                                                                 3.3097
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.3097
  data arrival time                                                                                                 -2.7121
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.5977

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1473 
  total derate : arrival time                                                                             0.0680 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2153 

  slack (with derating applied) (VIOLATED)                                                               -0.5977 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.3824 



  Startpoint: la_oenb[13]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[77]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[13] (in)                                                             3.1645                     1.6724 &   3.6724 r
  la_oenb[13] (net)                                      2   0.2794 
  mprj/la_oenb[13] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.6724 r
  mprj/la_oenb[13] (net) 
  mprj/i_BUF[77]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.9597   3.1684   0.9500  -1.1049  -1.0948 &   2.5776 r
  mprj/i_BUF[77]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1117   0.9500            0.0578 &   2.6354 r
  mprj/buf_i[77] (net)                                   2   0.0214 
  mprj/i_FF[77]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0123   0.1117   0.9500  -0.0064  -0.0064 &   2.6290 r
  data arrival time                                                                                                  2.6290

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[77]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.6164   1.0500   0.0000   1.1514 &   2.9743 r
  clock reconvergence pessimism                                                                           0.0000     2.9743
  clock uncertainty                                                                                       0.1000     3.0743
  library hold time                                                                     1.0000            0.1174     3.1917
  data required time                                                                                                 3.1917
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.1917
  data arrival time                                                                                                 -2.6290
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.5627

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1416 
  total derate : arrival time                                                                             0.0621 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2037 

  slack (with derating applied) (VIOLATED)                                                               -0.5627 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.3590 



  Startpoint: la_oenb[21]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[85]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[21] (in)                                                             3.0250                     1.6065 &   3.6065 r
  la_oenb[21] (net)                                      2   0.2678 
  mprj/la_oenb[21] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.6065 r
  mprj/la_oenb[21] (net) 
  mprj/i_BUF[85]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.7579   3.0276   0.9500  -1.0177  -1.0150 &   2.5915 r
  mprj/i_BUF[85]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1006   0.9500            0.0561 &   2.6476 r
  mprj/buf_i[85] (net)                                   2   0.0132 
  mprj/i_FF[85]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0309   0.1006   0.9500  -0.0147  -0.0154 &   2.6323 r
  data arrival time                                                                                                  2.6323

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[85]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.6164   1.0500   0.0000   1.1519 &   2.9748 r
  clock reconvergence pessimism                                                                           0.0000     2.9748
  clock uncertainty                                                                                       0.1000     3.0748
  library hold time                                                                     1.0000            0.1189     3.1937
  data required time                                                                                                 3.1937
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.1937
  data arrival time                                                                                                 -2.6323
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.5615

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1417 
  total derate : arrival time                                                                             0.0574 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1991 

  slack (with derating applied) (VIOLATED)                                                               -0.5615 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.3624 



  Startpoint: la_data_in[35]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[163]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[35] (in)                                                          2.9824                     1.5667 &   3.5667 r
  la_data_in[35] (net)                                   2   0.2622 
  mprj/la_data_in[35] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.5667 r
  mprj/la_data_in[35] (net) 
  mprj/i_BUF[163]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.5191   2.9874   0.9500  -0.8873  -0.8615 &   2.7052 r
  mprj/i_BUF[163]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0933   0.9500            0.0512 &   2.7564 r
  mprj/buf_i[163] (net)                                  2   0.0082 
  mprj/i_FF[163]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0933   0.9500   0.0000   0.0001 &   2.7564 r
  data arrival time                                                                                                  2.7564

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[163]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.6251   1.0500   0.0000   1.2753 &   3.0983 r
  clock reconvergence pessimism                                                                           0.0000     3.0983
  clock uncertainty                                                                                       0.1000     3.1983
  library hold time                                                                     1.0000            0.1193     3.3176
  data required time                                                                                                 3.3176
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.3176
  data arrival time                                                                                                 -2.7564
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.5611

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1475 
  total derate : arrival time                                                                             0.0508 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1983 

  slack (with derating applied) (VIOLATED)                                                               -0.5611 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.3629 



  Startpoint: la_data_in[3]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[131]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[3] (in)                                                           3.8774                     2.0245 &   4.0245 r
  la_data_in[3] (net)                                    2   0.3434 
  mprj/la_data_in[3] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.0245 r
  mprj/la_data_in[3] (net) 
  mprj/i_BUF[131]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -2.8096   3.8851   0.9500  -1.5504  -1.5267 &   2.4977 r
  mprj/i_BUF[131]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1097   0.9500            0.0140 &   2.5117 r
  mprj/buf_i[131] (net)                                  2   0.0110 
  mprj/i_FF[131]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0064   0.1097   0.9500  -0.0026  -0.0027 &   2.5090 r
  data arrival time                                                                                                  2.5090

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[131]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5757   1.0500   0.0000   1.0139 &   2.8368 r
  clock reconvergence pessimism                                                                           0.0000     2.8368
  clock uncertainty                                                                                       0.1000     2.9368
  library hold time                                                                     1.0000            0.1176     3.0544
  data required time                                                                                                 3.0544
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.0544
  data arrival time                                                                                                 -2.5090
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.5454

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1351 
  total derate : arrival time                                                                             0.0837 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2188 

  slack (with derating applied) (VIOLATED)                                                               -0.5454 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.3266 



  Startpoint: io_in[20] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[212]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[20] (in)                                                               0.7693                     0.4204 &   2.4204 f
  io_in[20] (net)                                        2   0.1107 
  mprj/io_in[20] (user_proj_example)                                           0.0000   0.9500            0.0000 &   2.4204 f
  mprj/io_in[20] (net) 
  mprj/i_BUF[212]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   0.7707   0.9500   0.0000   0.0188 &   2.4392 f
  mprj/i_BUF[212]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0877   0.9500            0.2950 &   2.7342 f
  mprj/buf_i[212] (net)                                  2   0.0396 
  mprj/i_FF[212]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0877   0.9500   0.0000   0.0010 &   2.7352 f
  data arrival time                                                                                                  2.7352

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[212]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.6195   1.0500   0.0000   1.1693 &   2.9923 r
  clock reconvergence pessimism                                                                           0.0000     2.9923
  clock uncertainty                                                                                       0.1000     3.0923
  library hold time                                                                     1.0000            0.1605     3.2528
  data required time                                                                                                 3.2528
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.2528
  data arrival time                                                                                                 -2.7352
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.5176

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1425 
  total derate : arrival time                                                                             0.0166 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1591 

  slack (with derating applied) (VIOLATED)                                                               -0.5176 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.3585 



  Startpoint: io_in[18] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[210]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[18] (in)                                                               0.8020                     0.4414 &   2.4414 f
  io_in[18] (net)                                        2   0.1160 
  mprj/io_in[18] (user_proj_example)                                           0.0000   0.9500            0.0000 &   2.4414 f
  mprj/io_in[18] (net) 
  mprj/i_BUF[210]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   0.8031   0.9500   0.0000   0.0173 &   2.4586 f
  mprj/i_BUF[210]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0834   0.9500            0.2959 &   2.7545 f
  mprj/buf_i[210] (net)                                  2   0.0320 
  mprj/i_FF[210]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0834   0.9500   0.0000   0.0006 &   2.7551 f
  data arrival time                                                                                                  2.7551

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[210]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.6195   1.0500   0.0000   1.1691 &   2.9921 r
  clock reconvergence pessimism                                                                           0.0000     2.9921
  clock uncertainty                                                                                       0.1000     3.0921
  library hold time                                                                     1.0000            0.1619     3.2540
  data required time                                                                                                 3.2540
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.2540
  data arrival time                                                                                                 -2.7551
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.4989

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1425 
  total derate : arrival time                                                                             0.0165 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1590 

  slack (with derating applied) (VIOLATED)                                                               -0.4989 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.3399 



  Startpoint: la_data_in[34]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[162]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[34] (in)                                                          3.2197                     1.7048 &   3.7048 r
  la_data_in[34] (net)                                   2   0.2846 
  mprj/la_data_in[34] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.7048 r
  mprj/la_data_in[34] (net) 
  mprj/i_BUF[162]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.5605   3.2231   0.9500  -0.9122  -0.8929 &   2.8119 r
  mprj/i_BUF[162]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1007   0.9500            0.0445 &   2.8564 r
  mprj/buf_i[162] (net)                                  2   0.0112 
  mprj/i_FF[162]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1007   0.9500   0.0000   0.0001 &   2.8565 r
  data arrival time                                                                                                  2.8565

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[162]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.6251   1.0500   0.0000   1.2753 &   3.0983 r
  clock reconvergence pessimism                                                                           0.0000     3.0983
  clock uncertainty                                                                                       0.1000     3.1983
  library hold time                                                                     1.0000            0.1189     3.3172
  data required time                                                                                                 3.3172
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.3172
  data arrival time                                                                                                 -2.8565
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.4607

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1475 
  total derate : arrival time                                                                             0.0514 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1989 

  slack (with derating applied) (VIOLATED)                                                               -0.4607 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.2618 



  Startpoint: la_data_in[20]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[148]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[20] (in)                                                          2.1295                     1.1251 &   3.1251 r
  la_data_in[20] (net)                                   2   0.1872 
  mprj/la_data_in[20] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.1251 r
  mprj/la_data_in[20] (net) 
  mprj/i_BUF[148]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.8299   2.1321   0.9500  -0.4811  -0.4634 &   2.6618 r
  mprj/i_BUF[148]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0915   0.9500            0.0998 &   2.7616 r
  mprj/buf_i[148] (net)                                  2   0.0165 
  mprj/i_FF[148]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0305   0.0916   0.9500  -0.0147  -0.0152 &   2.7463 r
  data arrival time                                                                                                  2.7463

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[148]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.6164   1.0500   0.0000   1.1550 &   2.9780 r
  clock reconvergence pessimism                                                                           0.0000     2.9780
  clock uncertainty                                                                                       0.1000     3.0780
  library hold time                                                                     1.0000            0.1194     3.1973
  data required time                                                                                                 3.1973
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.1973
  data arrival time                                                                                                 -2.7463
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.4510

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1418 
  total derate : arrival time                                                                             0.0323 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1741 

  slack (with derating applied) (VIOLATED)                                                               -0.4510 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.2769 



  Startpoint: la_data_in[16]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[144]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[16] (in)                                                          2.1752                     1.1495 &   3.1495 r
  la_data_in[16] (net)                                   2   0.1913 
  mprj/la_data_in[16] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.1495 r
  mprj/la_data_in[16] (net) 
  mprj/i_BUF[144]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.8474   2.1779   0.9500  -0.5048  -0.4869 &   2.6626 r
  mprj/i_BUF[144]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0897   0.9500            0.0957 &   2.7583 r
  mprj/buf_i[144] (net)                                  2   0.0142 
  mprj/i_FF[144]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0897   0.9500   0.0000   0.0002 &   2.7585 r
  data arrival time                                                                                                  2.7585

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[144]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.6164   1.0500   0.0000   1.1563 &   2.9793 r
  clock reconvergence pessimism                                                                           0.0000     2.9793
  clock uncertainty                                                                                       0.1000     3.0793
  library hold time                                                                     1.0000            0.1194     3.1987
  data required time                                                                                                 3.1987
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.1987
  data arrival time                                                                                                 -2.7585
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.4402

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1419 
  total derate : arrival time                                                                             0.0326 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1744 

  slack (with derating applied) (VIOLATED)                                                               -0.4402 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.2658 



  Startpoint: la_oenb[27]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[91]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[27] (in)                                                             3.0342                     1.6084 &   3.6084 r
  la_oenb[27] (net)                                      2   0.2683 
  mprj/la_oenb[27] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.6084 r
  mprj/la_oenb[27] (net) 
  mprj/i_BUF[91]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.5017   3.0372   0.9500  -0.8962  -0.8835 &   2.7249 r
  mprj/i_BUF[91]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1043   0.9500            0.0589 &   2.7838 r
  mprj/buf_i[91] (net)                                   2   0.0163 
  mprj/i_FF[91]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0513   0.1043   0.9500  -0.0233  -0.0243 &   2.7596 r
  data arrival time                                                                                                  2.7596

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[91]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.6163   1.0500   0.0000   1.1453 &   2.9682 r
  clock reconvergence pessimism                                                                           0.0000     2.9682
  clock uncertainty                                                                                       0.1000     3.0682
  library hold time                                                                     1.0000            0.1184     3.1866
  data required time                                                                                                 3.1866
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.1866
  data arrival time                                                                                                 -2.7596
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.4270

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1413 
  total derate : arrival time                                                                             0.0521 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1935 

  slack (with derating applied) (VIOLATED)                                                               -0.4270 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.2336 



  Startpoint: la_oenb[29]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[93]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[29] (in)                                                             1.0843                     0.5850 &   2.5850 f
  la_oenb[29] (net)                                      2   0.1574 
  mprj/la_oenb[29] (user_proj_example)                                         0.0000   0.9500            0.0000 &   2.5850 f
  mprj/la_oenb[29] (net) 
  mprj/i_BUF[93]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.0869   1.0888   0.9500  -0.0214   0.0163 &   2.6013 f
  mprj/i_BUF[93]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0783   0.9500            0.3347 &   2.9360 f
  mprj/buf_i[93] (net)                                   2   0.0134 
  mprj/i_FF[93]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0171   0.0783   0.9500  -0.0017  -0.0016 &   2.9344 f
  data arrival time                                                                                                  2.9344

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[93]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.6252   1.0500   0.0000   1.2707 &   3.0937 r
  clock reconvergence pessimism                                                                           0.0000     3.0937
  clock uncertainty                                                                                       0.1000     3.1937
  library hold time                                                                     1.0000            0.1636     3.3573
  data required time                                                                                                 3.3573
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.3573
  data arrival time                                                                                                 -2.9344
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.4230

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1473 
  total derate : arrival time                                                                             0.0208 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1681 

  slack (with derating applied) (VIOLATED)                                                               -0.4230 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.2548 



  Startpoint: la_oenb[12]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[76]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[12] (in)                                                             3.1764                     1.6757 &   3.6757 r
  la_oenb[12] (net)                                      2   0.2801 
  mprj/la_oenb[12] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.6757 r
  mprj/la_oenb[12] (net) 
  mprj/i_BUF[76]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.6828   3.1807   0.9500  -0.9548  -0.9338 &   2.7419 r
  mprj/i_BUF[76]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1089   0.9500            0.0547 &   2.7966 r
  mprj/buf_i[76] (net)                                   2   0.0187 
  mprj/i_FF[76]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0327   0.1089   0.9500  -0.0154  -0.0159 &   2.7807 r
  data arrival time                                                                                                  2.7807

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[76]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.6164   1.0500   0.0000   1.1562 &   2.9791 r
  clock reconvergence pessimism                                                                           0.0000     2.9791
  clock uncertainty                                                                                       0.1000     3.0791
  library hold time                                                                     1.0000            0.1177     3.1968
  data required time                                                                                                 3.1968
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.1968
  data arrival time                                                                                                 -2.7807
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.4161

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1419 
  total derate : arrival time                                                                             0.0550 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1969 

  slack (with derating applied) (VIOLATED)                                                               -0.4161 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.2192 



  Startpoint: la_data_in[13]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[141]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[13] (in)                                                          2.9532                     1.5554 &   3.5554 r
  la_data_in[13] (net)                                   2   0.2600 
  mprj/la_data_in[13] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.5554 r
  mprj/la_data_in[13] (net) 
  mprj/i_BUF[141]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.4467   2.9575   0.9500  -0.8541  -0.8317 &   2.7237 r
  mprj/i_BUF[141]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1031   0.9500            0.0625 &   2.7861 r
  mprj/buf_i[141] (net)                                  2   0.0163 
  mprj/i_FF[141]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0041   0.1031   0.9500  -0.0003  -0.0002 &   2.7860 r
  data arrival time                                                                                                  2.7860

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[141]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.6164   1.0500   0.0000   1.1562 &   2.9792 r
  clock reconvergence pessimism                                                                           0.0000     2.9792
  clock uncertainty                                                                                       0.1000     3.0792
  library hold time                                                                     1.0000            0.1185     3.1977
  data required time                                                                                                 3.1977
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.1977
  data arrival time                                                                                                 -2.7860
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.4117

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1419 
  total derate : arrival time                                                                             0.0494 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1913 

  slack (with derating applied) (VIOLATED)                                                               -0.4117 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.2204 



  Startpoint: la_data_in[19]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[147]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[19] (in)                                                          3.0775                     1.6321 &   3.6321 r
  la_data_in[19] (net)                                   2   0.2722 
  mprj/la_data_in[19] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.6321 r
  mprj/la_data_in[19] (net) 
  mprj/i_BUF[147]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.7265   3.0804   0.9500  -1.0020  -0.9942 &   2.6379 r
  mprj/i_BUF[147]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1037   0.9500            0.0559 &   2.6938 r
  mprj/buf_i[147] (net)                                  2   0.0152 
  mprj/i_FF[147]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0321   0.1037   0.9500  -0.0152  -0.0158 &   2.6780 r
  data arrival time                                                                                                  2.6780

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[147]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5901   1.0500   0.0000   1.0418 &   2.8648 r
  clock reconvergence pessimism                                                                           0.0000     2.8648
  clock uncertainty                                                                                       0.1000     2.9648
  library hold time                                                                     1.0000            0.1184     3.0832
  data required time                                                                                                 3.0832
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.0832
  data arrival time                                                                                                 -2.6780
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.4052

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1364 
  total derate : arrival time                                                                             0.0569 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1933 

  slack (with derating applied) (VIOLATED)                                                               -0.4052 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.2119 



  Startpoint: la_data_in[23]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[151]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[23] (in)                                                          1.0934                     0.5905 &   2.5905 f
  la_data_in[23] (net)                                   2   0.1588 
  mprj/la_data_in[23] (user_proj_example)                                      0.0000   0.9500            0.0000 &   2.5905 f
  mprj/la_data_in[23] (net) 
  mprj/i_BUF[151]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   1.0976   0.9500   0.0000   0.0380 &   2.6286 f
  mprj/i_BUF[151]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0829   0.9500            0.3404 &   2.9690 f
  mprj/buf_i[151] (net)                                  2   0.0187 
  mprj/i_FF[151]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0151   0.0829   0.9500  -0.0015  -0.0014 &   2.9676 f
  data arrival time                                                                                                  2.9676

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[151]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.6246   1.0500   0.0000   1.2871 &   3.1101 r
  clock reconvergence pessimism                                                                           0.0000     3.1101
  clock uncertainty                                                                                       0.1000     3.2101
  library hold time                                                                     1.0000            0.1621     3.3722
  data required time                                                                                                 3.3722
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.3722
  data arrival time                                                                                                 -2.9676
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.4046

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1481 
  total derate : arrival time                                                                             0.0200 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1681 

  slack (with derating applied) (VIOLATED)                                                               -0.4046 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.2365 



  Startpoint: la_oenb[19]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[83]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[19] (in)                                                             2.3134                     1.2237 &   3.2237 r
  la_oenb[19] (net)                                      2   0.2037 
  mprj/la_oenb[19] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.2237 r
  mprj/la_oenb[19] (net) 
  mprj/i_BUF[83]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.0895   2.3162   0.9500  -0.6170  -0.6020 &   2.6217 r
  mprj/i_BUF[83]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0873   0.9500            0.0853 &   2.7070 r
  mprj/buf_i[83] (net)                                   2   0.0108 
  mprj/i_FF[83]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0093   0.0873   0.9500  -0.0008  -0.0008 &   2.7062 r
  data arrival time                                                                                                  2.7062

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[83]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.5943   1.0500   0.0000   1.0627 &   2.8857 r
  clock reconvergence pessimism                                                                           0.0000     2.8857
  clock uncertainty                                                                                       0.1000     2.9857
  library hold time                                                                     1.0000            0.1195     3.1052
  data required time                                                                                                 3.1052
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.1052
  data arrival time                                                                                                 -2.7062
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.3990

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1374 
  total derate : arrival time                                                                             0.0378 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1752 

  slack (with derating applied) (VIOLATED)                                                               -0.3990 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.2238 



  Startpoint: la_oenb[36]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[100]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[36] (in)                                                             3.4868                     1.8417 &   3.8417 r
  la_oenb[36] (net)                                      2   0.3080 
  mprj/la_oenb[36] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.8417 r
  mprj/la_oenb[36] (net) 
  mprj/i_BUF[100]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.5936   3.4909   0.9500  -0.9673  -0.9405 &   2.9011 r
  mprj/i_BUF[100]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1098   0.9500            0.0376 &   2.9388 r
  mprj/buf_i[100] (net)                                  2   0.0154 
  mprj/i_FF[100]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0418   0.1098   0.9500  -0.0194  -0.0202 &   2.9186 r
  data arrival time                                                                                                  2.9186

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[100]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.6251   1.0500   0.0000   1.2767 &   3.0997 r
  clock reconvergence pessimism                                                                           0.0000     3.0997
  clock uncertainty                                                                                       0.1000     3.1997
  library hold time                                                                     1.0000            0.1176     3.3173
  data required time                                                                                                 3.3173
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.3173
  data arrival time                                                                                                 -2.9186
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.3987

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1476 
  total derate : arrival time                                                                             0.0553 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2029 

  slack (with derating applied) (VIOLATED)                                                               -0.3987 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.1958 



  Startpoint: la_oenb[28]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[92]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[28] (in)                                                             1.1618                     0.6269 &   2.6269 f
  la_oenb[28] (net)                                      2   0.1687 
  mprj/la_oenb[28] (user_proj_example)                                         0.0000   0.9500            0.0000 &   2.6269 f
  mprj/la_oenb[28] (net) 
  mprj/i_BUF[92]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.0967   1.1667   0.9500  -0.0212   0.0195 &   2.6463 f
  mprj/i_BUF[92]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0743   0.9500            0.3420 &   2.9883 f
  mprj/buf_i[92] (net)                                   1   0.0080 
  mprj/i_FF[92]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0148   0.0743   0.9500  -0.0014  -0.0014 &   2.9870 f
  data arrival time                                                                                                  2.9870

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[92]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.6245   1.0500   0.0000   1.2893 &   3.1123 r
  clock reconvergence pessimism                                                                           0.0000     3.1123
  clock uncertainty                                                                                       0.1000     3.2123
  library hold time                                                                     1.0000            0.1650     3.3773
  data required time                                                                                                 3.3773
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.3773
  data arrival time                                                                                                 -2.9870
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.3903

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1482 
  total derate : arrival time                                                                             0.0213 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1695 

  slack (with derating applied) (VIOLATED)                                                               -0.3903 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.2208 



  Startpoint: io_in[21] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[213]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[21] (in)                                                               1.1272                     0.6186 &   2.6186 f
  io_in[21] (net)                                        2   0.1632 
  mprj/io_in[21] (user_proj_example)                                           0.0000   0.9500            0.0000 &   2.6186 f
  mprj/io_in[21] (net) 
  mprj/i_BUF[213]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.2232   1.1293   0.9500  -0.1388  -0.1155 &   2.5031 f
  mprj/i_BUF[213]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0965   0.9500            0.3587 &   2.8618 f
  mprj/buf_i[213] (net)                                  2   0.0359 
  mprj/i_FF[213]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0965   0.9500   0.0000   0.0009 &   2.8627 f
  data arrival time                                                                                                  2.8627

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[213]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.6195   1.0500   0.0000   1.1685 &   2.9915 r
  clock reconvergence pessimism                                                                           0.0000     2.9915
  clock uncertainty                                                                                       0.1000     3.0915
  library hold time                                                                     1.0000            0.1576     3.2490
  data required time                                                                                                 3.2490
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.2490
  data arrival time                                                                                                 -2.8627
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.3863

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1425 
  total derate : arrival time                                                                             0.0275 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1699 

  slack (with derating applied) (VIOLATED)                                                               -0.3863 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.2164 



  Startpoint: la_data_in[29]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[157]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[29] (in)                                                          1.1846                     0.6392 &   2.6392 f
  la_data_in[29] (net)                                   2   0.1720 
  mprj/la_data_in[29] (user_proj_example)                                      0.0000   0.9500            0.0000 &   2.6392 f
  mprj/la_data_in[29] (net) 
  mprj/i_BUF[157]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.1240   1.1887   0.9500  -0.0495  -0.0096 &   2.6296 f
  mprj/i_BUF[157]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0741   0.9500            0.3450 &   2.9746 f
  mprj/buf_i[157] (net)                                  1   0.0073 
  mprj/i_FF[157]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0741   0.9500   0.0000   0.0001 &   2.9747 f
  data arrival time                                                                                                  2.9747

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[157]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.6252   1.0500   0.0000   1.2709 &   3.0939 r
  clock reconvergence pessimism                                                                           0.0000     3.0939
  clock uncertainty                                                                                       0.1000     3.1939
  library hold time                                                                     1.0000            0.1651     3.3589
  data required time                                                                                                 3.3589
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.3589
  data arrival time                                                                                                 -2.9747
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.3843

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1473 
  total derate : arrival time                                                                             0.0229 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1702 

  slack (with derating applied) (VIOLATED)                                                               -0.3843 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.2141 



  Startpoint: la_data_in[44]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[172]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[44] (in)                                                          2.6877                     1.4070 &   3.4070 r
  la_data_in[44] (net)                                   2   0.2355 
  mprj/la_data_in[44] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.4070 r
  mprj/la_data_in[44] (net) 
  mprj/i_BUF[172]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.9100   2.6943   0.9500  -0.5352  -0.4914 &   2.9156 r
  mprj/i_BUF[172]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1184   0.9500            0.0904 &   3.0060 r
  mprj/buf_i[172] (net)                                  2   0.0338 
  mprj/i_FF[172]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0673   0.1184   0.9500  -0.0321  -0.0332 &   2.9728 r
  data arrival time                                                                                                  2.9728

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[172]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.6252   1.0500   0.0000   1.2709 &   3.0939 r
  clock reconvergence pessimism                                                                           0.0000     3.0939
  clock uncertainty                                                                                       0.1000     3.1939
  library hold time                                                                     1.0000            0.1166     3.3105
  data required time                                                                                                 3.3105
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.3105
  data arrival time                                                                                                 -2.9728
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.3377

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1473 
  total derate : arrival time                                                                             0.0369 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1842 

  slack (with derating applied) (VIOLATED)                                                               -0.3377 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.1536 



  Startpoint: la_oenb[51]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[115]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[51] (in)                                                             2.8663                     1.4878 &   3.4878 r
  la_oenb[51] (net)                                      2   0.2494 
  mprj/la_oenb[51] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.4878 r
  mprj/la_oenb[51] (net) 
  mprj/i_BUF[115]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.0188   2.8741   0.9500  -0.5933  -0.5404 &   2.9474 r
  mprj/i_BUF[115]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1277   0.9500            0.0883 &   3.0357 r
  mprj/buf_i[115] (net)                                  2   0.0400 
  mprj/i_FF[115]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0628   0.1277   0.9500  -0.0325  -0.0334 &   3.0023 r
  data arrival time                                                                                                  3.0023

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[115]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.6244   1.0500   0.0000   1.2902 &   3.1131 r
  clock reconvergence pessimism                                                                           0.0000     3.1131
  clock uncertainty                                                                                       0.1000     3.2131
  library hold time                                                                     1.0000            0.1156     3.3287
  data required time                                                                                                 3.3287
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.3287
  data arrival time                                                                                                 -3.0023
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.3264

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1482 
  total derate : arrival time                                                                             0.0403 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1886 

  slack (with derating applied) (VIOLATED)                                                               -0.3264 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.1378 



  Startpoint: la_oenb[26]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[90]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[26] (in)                                                             1.1772                     0.6366 &   2.6366 f
  la_oenb[26] (net)                                      2   0.1711 
  mprj/la_oenb[26] (user_proj_example)                                         0.0000   0.9500            0.0000 &   2.6366 f
  mprj/la_oenb[26] (net) 
  mprj/i_BUF[90]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.1742   1.1816   0.9500  -0.1047  -0.0685 &   2.5680 f
  mprj/i_BUF[90]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0727   0.9500            0.3427 &   2.9108 f
  mprj/buf_i[90] (net)                                   1   0.0063 
  mprj/i_FF[90]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0105   0.0727   0.9500  -0.0010  -0.0009 &   2.9099 f
  data arrival time                                                                                                  2.9099

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[90]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.6164   1.0500   0.0000   1.1475 &   2.9705 r
  clock reconvergence pessimism                                                                           0.0000     2.9705
  clock uncertainty                                                                                       0.1000     3.0705
  library hold time                                                                     1.0000            0.1655     3.2360
  data required time                                                                                                 3.2360
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.2360
  data arrival time                                                                                                 -2.9099
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.3261

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1415 
  total derate : arrival time                                                                             0.0255 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1670 

  slack (with derating applied) (VIOLATED)                                                               -0.3261 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.1592 



  Startpoint: la_oenb[30]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[94]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[30] (in)                                                             1.2055                     0.6492 &   2.6492 f
  la_oenb[30] (net)                                      2   0.1750 
  mprj/la_oenb[30] (user_proj_example)                                         0.0000   0.9500            0.0000 &   2.6492 f
  mprj/la_oenb[30] (net) 
  mprj/i_BUF[94]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.0000   1.2099   0.9500   0.0000   0.0438 &   2.6930 f
  mprj/i_BUF[94]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0774   0.9500            0.3512 &   3.0442 f
  mprj/buf_i[94] (net)                                   2   0.0097 
  mprj/i_FF[94]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0082   0.0774   0.9500  -0.0007  -0.0006 &   3.0435 f
  data arrival time                                                                                                  3.0435

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[94]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.6249   1.0500   0.0000   1.2806 &   3.1035 r
  clock reconvergence pessimism                                                                           0.0000     3.1035
  clock uncertainty                                                                                       0.1000     3.2035
  library hold time                                                                     1.0000            0.1640     3.3675
  data required time                                                                                                 3.3675
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.3675
  data arrival time                                                                                                 -3.0435
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.3240

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1478 
  total derate : arrival time                                                                             0.0208 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1686 

  slack (with derating applied) (VIOLATED)                                                               -0.3240 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.1554 



  Startpoint: la_data_in[37]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[165]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[37] (in)                                                          1.3503                     0.7208 &   2.7208 f
  la_data_in[37] (net)                                   2   0.1950 
  mprj/la_data_in[37] (user_proj_example)                                      0.0000   0.9500            0.0000 &   2.7208 f
  mprj/la_data_in[37] (net) 
  mprj/i_BUF[165]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.1754   1.3575   0.9500  -0.1087  -0.0588 &   2.6620 f
  mprj/i_BUF[165]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0822   0.9500            0.3770 &   3.0390 f
  mprj/buf_i[165] (net)                                  2   0.0106 
  mprj/i_FF[165]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0062   0.0822   0.9500  -0.0005  -0.0004 &   3.0386 f
  data arrival time                                                                                                  3.0386

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[165]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.6251   1.0500   0.0000   1.2765 &   3.0995 r
  clock reconvergence pessimism                                                                           0.0000     3.0995
  clock uncertainty                                                                                       0.1000     3.1995
  library hold time                                                                     1.0000            0.1623     3.3618
  data required time                                                                                                 3.3618
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.3618
  data arrival time                                                                                                 -3.0386
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.3233

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1476 
  total derate : arrival time                                                                             0.0282 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1758 

  slack (with derating applied) (VIOLATED)                                                               -0.3233 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.1474 



  Startpoint: la_data_in[36]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[164]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[36] (in)                                                          1.5919                     0.8403 &   2.8403 f
  la_data_in[36] (net)                                   2   0.2292 
  mprj/la_data_in[36] (user_proj_example)                                      0.0000   0.9500            0.0000 &   2.8403 f
  mprj/la_data_in[36] (net) 
  mprj/i_BUF[164]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.4810   1.6027   0.9500  -0.2716  -0.2114 &   2.6289 f
  mprj/i_BUF[164]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0839   0.9500            0.4128 &   3.0418 f
  mprj/buf_i[164] (net)                                  1   0.0076 
  mprj/i_FF[164]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0127   0.0839   0.9500  -0.0013  -0.0013 &   3.0405 f
  data arrival time                                                                                                  3.0405

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[164]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.6251   1.0500   0.0000   1.2753 &   3.0982 r
  clock reconvergence pessimism                                                                           0.0000     3.0982
  clock uncertainty                                                                                       0.1000     3.1982
  library hold time                                                                     1.0000            0.1618     3.3600
  data required time                                                                                                 3.3600
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.3600
  data arrival time                                                                                                 -3.0405
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.3195

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1475 
  total derate : arrival time                                                                             0.0393 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1868 

  slack (with derating applied) (VIOLATED)                                                               -0.3195 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.1327 



  Startpoint: la_data_in[32]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[160]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[32] (in)                                                          1.5208                     0.8100 &   2.8100 f
  la_data_in[32] (net)                                   2   0.2197 
  mprj/la_data_in[32] (user_proj_example)                                      0.0000   0.9500            0.0000 &   2.8100 f
  mprj/la_data_in[32] (net) 
  mprj/i_BUF[160]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.3422   1.5296   0.9500  -0.2134  -0.1593 &   2.6507 f
  mprj/i_BUF[160]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0787   0.9500            0.3982 &   3.0488 f
  mprj/buf_i[160] (net)                                  1   0.0047 
  mprj/i_FF[160]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0787   0.9500   0.0000   0.0000 &   3.0489 f
  data arrival time                                                                                                  3.0489

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[160]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.6251   1.0500   0.0000   1.2769 &   3.0999 r
  clock reconvergence pessimism                                                                           0.0000     3.0999
  clock uncertainty                                                                                       0.1000     3.1999
  library hold time                                                                     1.0000            0.1635     3.3634
  data required time                                                                                                 3.3634
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.3634
  data arrival time                                                                                                 -3.0489
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.3145

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1476 
  total derate : arrival time                                                                             0.0350 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1827 

  slack (with derating applied) (VIOLATED)                                                               -0.3145 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.1319 



  Startpoint: io_in[17] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[209]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[17] (in)                                                               0.8948                     0.4849 &   2.4849 f
  io_in[17] (net)                                        2   0.1297 
  mprj/io_in[17] (user_proj_example)                                           0.0000   0.9500            0.0000 &   2.4849 f
  mprj/io_in[17] (net) 
  mprj/i_BUF[209]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   0.8970   0.9500   0.0000   0.0259 &   2.5108 f
  mprj/i_BUF[209]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0912   0.9500            0.3184 &   2.8292 f
  mprj/buf_i[209] (net)                                  2   0.0385 
  mprj/i_FF[209]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0912   0.9500   0.0000   0.0009 &   2.8301 f
  data arrival time                                                                                                  2.8301

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[209]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5938   1.0500   0.0000   1.0604 &   2.8833 r
  clock reconvergence pessimism                                                                           0.0000     2.8833
  clock uncertainty                                                                                       0.1000     2.9833
  library hold time                                                                     1.0000            0.1593     3.1426
  data required time                                                                                                 3.1426
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.1426
  data arrival time                                                                                                 -2.8301
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.3126

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1373 
  total derate : arrival time                                                                             0.0182 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1555 

  slack (with derating applied) (VIOLATED)                                                               -0.3126 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.1571 



  Startpoint: la_oenb[56]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[120]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[56] (in)                                                             3.5718                     1.8940 &   3.8940 r
  la_oenb[56] (net)                                      2   0.3163 
  mprj/la_oenb[56] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.8940 r
  mprj/la_oenb[56] (net) 
  mprj/i_BUF[120]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.9277   3.5757   0.9500  -1.0894  -1.0653 &   2.8287 r
  mprj/i_BUF[120]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1614   0.9500            0.0761 &   2.9048 r
  mprj/buf_i[120] (net)                                  2   0.0589 
  mprj/i_FF[120]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0950   0.1616   0.9500  -0.0513  -0.0510 &   2.8538 r
  data arrival time                                                                                                  2.8538

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[120]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.6152   1.0500   0.0000   1.1297 &   2.9526 r
  clock reconvergence pessimism                                                                           0.0000     2.9526
  clock uncertainty                                                                                       0.1000     3.0526
  library hold time                                                                     1.0000            0.1117     3.1643
  data required time                                                                                                 3.1643
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.1643
  data arrival time                                                                                                 -2.8538
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.3105

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1406 
  total derate : arrival time                                                                             0.0653 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2059 

  slack (with derating applied) (VIOLATED)                                                               -0.3105 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.1046 



  Startpoint: la_oenb[38]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[102]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[38] (in)                                                             1.3658                     0.7293 &   2.7293 f
  la_oenb[38] (net)                                      2   0.1973 
  mprj/la_oenb[38] (user_proj_example)                                         0.0000   0.9500            0.0000 &   2.7293 f
  mprj/la_oenb[38] (net) 
  mprj/i_BUF[102]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.1888   1.3733   0.9500  -0.1138  -0.0630 &   2.6663 f
  mprj/i_BUF[102]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0862   0.9500            0.3828 &   3.0492 f
  mprj/buf_i[102] (net)                                  2   0.0135 
  mprj/i_FF[102]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0198   0.0862   0.9500  -0.0019  -0.0019 &   3.0473 f
  data arrival time                                                                                                  3.0473

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[102]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.6252   1.0500   0.0000   1.2732 &   3.0961 r
  clock reconvergence pessimism                                                                           0.0000     3.0961
  clock uncertainty                                                                                       0.1000     3.1961
  library hold time                                                                     1.0000            0.1610     3.3572
  data required time                                                                                                 3.3572
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.3572
  data arrival time                                                                                                 -3.0473
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.3099

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1474 
  total derate : arrival time                                                                             0.0289 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1763 

  slack (with derating applied) (VIOLATED)                                                               -0.3099 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.1335 



  Startpoint: la_oenb[58]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[122]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[58] (in)                                                             3.4310                     1.8203 &   3.8203 r
  la_oenb[58] (net)                                      2   0.3038 
  mprj/la_oenb[58] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.8203 r
  mprj/la_oenb[58] (net) 
  mprj/i_BUF[122]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.7276   3.4345   0.9500  -1.0241  -1.0010 &   2.8193 r
  mprj/i_BUF[122]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1587   0.9500            0.0815 &   2.9008 r
  mprj/buf_i[122] (net)                                  2   0.0583 
  mprj/i_FF[122]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0791   0.1589   0.9500  -0.0417  -0.0407 &   2.8601 r
  data arrival time                                                                                                  2.8601

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[122]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.6147   1.0500   0.0000   1.1258 &   2.9488 r
  clock reconvergence pessimism                                                                           0.0000     2.9488
  clock uncertainty                                                                                       0.1000     3.0488
  library hold time                                                                     1.0000            0.1120     3.1608
  data required time                                                                                                 3.1608
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.1608
  data arrival time                                                                                                 -2.8601
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.3006

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1404 
  total derate : arrival time                                                                             0.0616 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2021 

  slack (with derating applied) (VIOLATED)                                                               -0.3006 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.0986 



  Startpoint: la_data_in[41]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[169]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[41] (in)                                                          1.5441                     0.8170 &   2.8170 f
  la_data_in[41] (net)                                   2   0.2226 
  mprj/la_data_in[41] (user_proj_example)                                      0.0000   0.9500            0.0000 &   2.8170 f
  mprj/la_data_in[41] (net) 
  mprj/i_BUF[169]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.3777   1.5545   0.9500  -0.2283  -0.1695 &   2.6474 f
  mprj/i_BUF[169]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0854   0.9500            0.4075 &   3.0550 f
  mprj/buf_i[169] (net)                                  2   0.0095 
  mprj/i_FF[169]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0106   0.0854   0.9500  -0.0010  -0.0009 &   3.0541 f
  data arrival time                                                                                                  3.0541

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[169]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.6253   1.0500   0.0000   1.2667 &   3.0897 r
  clock reconvergence pessimism                                                                           0.0000     3.0897
  clock uncertainty                                                                                       0.1000     3.1897
  library hold time                                                                     1.0000            0.1613     3.3510
  data required time                                                                                                 3.3510
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.3510
  data arrival time                                                                                                 -3.0541
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.2969

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1471 
  total derate : arrival time                                                                             0.0366 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1837 

  slack (with derating applied) (VIOLATED)                                                               -0.2969 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.1132 



  Startpoint: la_data_in[30]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[158]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[30] (in)                                                          1.6089                     0.8611 &   2.8611 f
  la_data_in[30] (net)                                   2   0.2328 
  mprj/la_data_in[30] (user_proj_example)                                      0.0000   0.9500            0.0000 &   2.8611 f
  mprj/la_data_in[30] (net) 
  mprj/i_BUF[158]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.4614   1.6173   0.9500  -0.2656  -0.2126 &   2.6485 f
  mprj/i_BUF[158]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0867   0.9500            0.4174 &   3.0659 f
  mprj/buf_i[158] (net)                                  2   0.0095 
  mprj/i_FF[158]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0110   0.0867   0.9500  -0.0010  -0.0009 &   3.0649 f
  data arrival time                                                                                                  3.0649

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[158]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.6252   1.0500   0.0000   1.2704 &   3.0934 r
  clock reconvergence pessimism                                                                           0.0000     3.0934
  clock uncertainty                                                                                       0.1000     3.1934
  library hold time                                                                     1.0000            0.1608     3.3542
  data required time                                                                                                 3.3542
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.3542
  data arrival time                                                                                                 -3.0649
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.2893

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1473 
  total derate : arrival time                                                                             0.0388 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1861 

  slack (with derating applied) (VIOLATED)                                                               -0.2893 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.1032 



  Startpoint: la_oenb[40]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[104]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[40] (in)                                                             1.4334                     0.7638 &   2.7638 f
  la_oenb[40] (net)                                      2   0.2070 
  mprj/la_oenb[40] (user_proj_example)                                         0.0000   0.9500            0.0000 &   2.7638 f
  mprj/la_oenb[40] (net) 
  mprj/i_BUF[104]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.2234   1.4416   0.9500  -0.1421  -0.0883 &   2.6755 f
  mprj/i_BUF[104]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0831   0.9500            0.3900 &   3.0654 f
  mprj/buf_i[104] (net)                                  2   0.0096 
  mprj/i_FF[104]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0115   0.0831   0.9500  -0.0011  -0.0010 &   3.0644 f
  data arrival time                                                                                                  3.0644

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[104]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.6253   1.0500   0.0000   1.2667 &   3.0897 r
  clock reconvergence pessimism                                                                           0.0000     3.0897
  clock uncertainty                                                                                       0.1000     3.1897
  library hold time                                                                     1.0000            0.1620     3.3517
  data required time                                                                                                 3.3517
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.3517
  data arrival time                                                                                                 -3.0644
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.2873

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1471 
  total derate : arrival time                                                                             0.0309 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1780 

  slack (with derating applied) (VIOLATED)                                                               -0.2873 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.1093 



  Startpoint: la_data_in[47]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[175]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[47] (in)                                                          1.5863                     0.8397 &   2.8397 f
  la_data_in[47] (net)                                   2   0.2287 
  mprj/la_data_in[47] (user_proj_example)                                      0.0000   0.9500            0.0000 &   2.8397 f
  mprj/la_data_in[47] (net) 
  mprj/i_BUF[175]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.3703   1.5969   0.9500  -0.2209  -0.1590 &   2.6807 f
  mprj/i_BUF[175]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1180   0.9500            0.4457 &   3.1264 f
  mprj/buf_i[175] (net)                                  2   0.0460 
  mprj/i_FF[175]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0948   0.1180   0.9500  -0.0494  -0.0510 &   3.0754 f
  data arrival time                                                                                                  3.0754

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[175]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.6246   1.0500   0.0000   1.2873 &   3.1103 r
  clock reconvergence pessimism                                                                           0.0000     3.1103
  clock uncertainty                                                                                       0.1000     3.2103
  library hold time                                                                     1.0000            0.1517     3.3620
  data required time                                                                                                 3.3620
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.3620
  data arrival time                                                                                                 -3.0754
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.2866

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1481 
  total derate : arrival time                                                                             0.0408 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1890 

  slack (with derating applied) (VIOLATED)                                                               -0.2866 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.0976 



  Startpoint: la_data_in[18]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[146]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[18] (in)                                                          2.3282                     1.2328 &   3.2328 r
  la_data_in[18] (net)                                   2   0.2051 
  mprj/la_data_in[18] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.2328 r
  mprj/la_data_in[18] (net) 
  mprj/i_BUF[146]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.9700   2.3307   0.9500  -0.5528  -0.5350 &   2.6977 r
  mprj/i_BUF[146]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0847   0.9500            0.0819 &   2.7797 r
  mprj/buf_i[146] (net)                                  2   0.0087 
  mprj/i_FF[146]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0035   0.0847   0.9500  -0.0003  -0.0002 &   2.7795 r
  data arrival time                                                                                                  2.7795

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[146]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5767   1.0500   0.0000   1.0122 &   2.8352 r
  clock reconvergence pessimism                                                                           0.0000     2.8352
  clock uncertainty                                                                                       0.1000     2.9352
  library hold time                                                                     1.0000            0.1197     3.0548
  data required time                                                                                                 3.0548
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.0548
  data arrival time                                                                                                 -2.7795
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.2753

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1350 
  total derate : arrival time                                                                             0.0344 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1694 

  slack (with derating applied) (VIOLATED)                                                               -0.2753 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.1060 



  Startpoint: la_data_in[40]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[168]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[40] (in)                                                          1.4519                     0.7721 &   2.7721 f
  la_data_in[40] (net)                                   2   0.2095 
  mprj/la_data_in[40] (user_proj_example)                                      0.0000   0.9500            0.0000 &   2.7721 f
  mprj/la_data_in[40] (net) 
  mprj/i_BUF[168]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.2408   1.4605   0.9500  -0.1418  -0.0859 &   2.6862 f
  mprj/i_BUF[168]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0909   0.9500            0.3998 &   3.0860 f
  mprj/buf_i[168] (net)                                  2   0.0163 
  mprj/i_FF[168]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0520   0.0909   0.9500  -0.0110  -0.0114 &   3.0746 f
  data arrival time                                                                                                  3.0746

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[168]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.6253   1.0500   0.0000   1.2667 &   3.0897 r
  clock reconvergence pessimism                                                                           0.0000     3.0897
  clock uncertainty                                                                                       0.1000     3.1897
  library hold time                                                                     1.0000            0.1594     3.3491
  data required time                                                                                                 3.3491
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.3491
  data arrival time                                                                                                 -3.0746
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.2745

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1471 
  total derate : arrival time                                                                             0.0320 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1791 

  slack (with derating applied) (VIOLATED)                                                               -0.2745 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.0954 



  Startpoint: la_data_in[45]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[173]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[45] (in)                                                          1.5967                     0.8426 &   2.8426 f
  la_data_in[45] (net)                                   2   0.2300 
  mprj/la_data_in[45] (user_proj_example)                                      0.0000   0.9500            0.0000 &   2.8426 f
  mprj/la_data_in[45] (net) 
  mprj/i_BUF[173]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.3736   1.6078   0.9500  -0.2306  -0.1669 &   2.6757 f
  mprj/i_BUF[173]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1148   0.9500            0.4440 &   3.1197 f
  mprj/buf_i[173] (net)                                  2   0.0419 
  mprj/i_FF[173]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0742   0.1148   0.9500  -0.0300  -0.0307 &   3.0890 f
  data arrival time                                                                                                  3.0890

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[173]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.6246   1.0500   0.0000   1.2878 &   3.1107 r
  clock reconvergence pessimism                                                                           0.0000     3.1107
  clock uncertainty                                                                                       0.1000     3.2107
  library hold time                                                                     1.0000            0.1525     3.3633
  data required time                                                                                                 3.3633
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.3633
  data arrival time                                                                                                 -3.0890
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.2743

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1481 
  total derate : arrival time                                                                             0.0404 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1885 

  slack (with derating applied) (VIOLATED)                                                               -0.2743 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.0857 



  Startpoint: la_oenb[47]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[111]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[47] (in)                                                             1.4806                     0.7891 &   2.7891 f
  la_oenb[47] (net)                                      2   0.2138 
  mprj/la_oenb[47] (user_proj_example)                                         0.0000   0.9500            0.0000 &   2.7891 f
  mprj/la_oenb[47] (net) 
  mprj/i_BUF[111]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.2456   1.4885   0.9500  -0.1389  -0.0817 &   2.7074 f
  mprj/i_BUF[111]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1191   0.9500            0.4323 &   3.1397 f
  mprj/buf_i[111] (net)                                  2   0.0509 
  mprj/i_FF[111]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0866   0.1191   0.9500  -0.0452  -0.0464 &   3.0934 f
  data arrival time                                                                                                  3.0934

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[111]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.6246   1.0500   0.0000   1.2878 &   3.1107 r
  clock reconvergence pessimism                                                                           0.0000     3.1107
  clock uncertainty                                                                                       0.1000     3.2107
  library hold time                                                                     1.0000            0.1514     3.3622
  data required time                                                                                                 3.3622
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.3622
  data arrival time                                                                                                 -3.0934
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.2688

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1481 
  total derate : arrival time                                                                             0.0354 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1835 

  slack (with derating applied) (VIOLATED)                                                               -0.2688 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.0853 



  Startpoint: la_data_in[14]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[142]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[14] (in)                                                          1.2105                     0.6563 &   2.6563 f
  la_data_in[14] (net)                                   2   0.1761 
  mprj/la_data_in[14] (user_proj_example)                                      0.0000   0.9500            0.0000 &   2.6563 f
  mprj/la_data_in[14] (net) 
  mprj/i_BUF[142]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.1256   1.2144   0.9500  -0.0850  -0.0479 &   2.6084 f
  mprj/i_BUF[142]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0866   0.9500            0.3607 &   2.9692 f
  mprj/buf_i[142] (net)                                  2   0.0194 
  mprj/i_FF[142]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0866   0.9500   0.0000   0.0002 &   2.9694 f
  data arrival time                                                                                                  2.9694

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[142]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.6164   1.0500   0.0000   1.1514 &   2.9743 r
  clock reconvergence pessimism                                                                           0.0000     2.9743
  clock uncertainty                                                                                       0.1000     3.0743
  library hold time                                                                     1.0000            0.1609     3.2352
  data required time                                                                                                 3.2352
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.2352
  data arrival time                                                                                                 -2.9694
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.2658

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1416 
  total derate : arrival time                                                                             0.0254 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1671 

  slack (with derating applied) (VIOLATED)                                                               -0.2658 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.0987 



  Startpoint: la_oenb[2] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[66]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[2] (in)                                                              3.1520                     1.6580 &   3.6580 r
  la_oenb[2] (net)                                       2   0.2775 
  mprj/la_oenb[2] (user_proj_example)                                          0.0000   0.9500            0.0000 &   3.6580 r
  mprj/la_oenb[2] (net) 
  mprj/i_BUF[66]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.5353   3.1571   0.9500  -0.9343  -0.9079 &   2.7501 r
  mprj/i_BUF[66]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0966   0.9500            0.0443 &   2.7943 r
  mprj/buf_i[66] (net)                                   2   0.0089 
  mprj/i_FF[66]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0077   0.0966   0.9500  -0.0020  -0.0020 &   2.7924 r
  data arrival time                                                                                                  2.7924

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[66]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.5756   1.0500   0.0000   1.0141 &   2.8370 r
  clock reconvergence pessimism                                                                           0.0000     2.8370
  clock uncertainty                                                                                       0.1000     2.9370
  library hold time                                                                     1.0000            0.1191     3.0561
  data required time                                                                                                 3.0561
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.0561
  data arrival time                                                                                                 -2.7924
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.2638

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1351 
  total derate : arrival time                                                                             0.0530 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1881 

  slack (with derating applied) (VIOLATED)                                                               -0.2638 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.0757 



  Startpoint: la_data_in[49]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[177]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[49] (in)                                                          1.5598                     0.8246 &   2.8246 f
  la_data_in[49] (net)                                   2   0.2248 
  mprj/la_data_in[49] (user_proj_example)                                      0.0000   0.9500            0.0000 &   2.8246 f
  mprj/la_data_in[49] (net) 
  mprj/i_BUF[177]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.3480   1.5702   0.9500  -0.1977  -0.1348 &   2.6897 f
  mprj/i_BUF[177]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1080   0.9500            0.4320 &   3.1217 f
  mprj/buf_i[177] (net)                                  2   0.0345 
  mprj/i_FF[177]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0525   0.1080   0.9500  -0.0120  -0.0119 &   3.1098 f
  data arrival time                                                                                                  3.1098

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[177]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.6245   1.0500   0.0000   1.2894 &   3.1124 r
  clock reconvergence pessimism                                                                           0.0000     3.1124
  clock uncertainty                                                                                       0.1000     3.2124
  library hold time                                                                     1.0000            0.1543     3.3667
  data required time                                                                                                 3.3667
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.3667
  data arrival time                                                                                                 -3.1098
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.2569

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1482 
  total derate : arrival time                                                                             0.0371 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1853 

  slack (with derating applied) (VIOLATED)                                                               -0.2568 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.0716 



  Startpoint: la_data_in[52]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[180]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[52] (in)                                                          1.5512                     0.8214 &   2.8214 f
  la_data_in[52] (net)                                   2   0.2237 
  mprj/la_data_in[52] (user_proj_example)                                      0.0000   0.9500            0.0000 &   2.8214 f
  mprj/la_data_in[52] (net) 
  mprj/i_BUF[180]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.3358   1.5615   0.9500  -0.1966  -0.1343 &   2.6872 f
  mprj/i_BUF[180]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1176   0.9500            0.4406 &   3.1278 f
  mprj/buf_i[180] (net)                                  2   0.0468 
  mprj/i_FF[180]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0515   0.1177   0.9500  -0.0149  -0.0148 &   3.1130 f
  data arrival time                                                                                                  3.1130

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[180]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.6244   1.0500   0.0000   1.2901 &   3.1130 r
  clock reconvergence pessimism                                                                           0.0000     3.1130
  clock uncertainty                                                                                       0.1000     3.2130
  library hold time                                                                     1.0000            0.1518     3.3648
  data required time                                                                                                 3.3648
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.3648
  data arrival time                                                                                                 -3.1130
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.2518

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1482 
  total derate : arrival time                                                                             0.0376 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1859 

  slack (with derating applied) (VIOLATED)                                                               -0.2518 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.0659 



  Startpoint: la_oenb[60]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[124]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[60] (in)                                                             3.9727                     2.1017 &   4.1017 r
  la_oenb[60] (net)                                      2   0.3515 
  mprj/la_oenb[60] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.1017 r
  mprj/la_oenb[60] (net) 
  mprj/i_BUF[124]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -2.3696   3.9776   0.9500  -1.2974  -1.2699 &   2.8318 r
  mprj/i_BUF[124]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1892   0.9500            0.0729 &   2.9046 r
  mprj/buf_i[124] (net)                                  2   0.0778 
  mprj/i_FF[124]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.1518   0.1895   0.9500  -0.0775  -0.0770 &   2.8277 r
  data arrival time                                                                                                  2.8277

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[124]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5896   1.0500   0.0000   1.0395 &   2.8624 r
  clock reconvergence pessimism                                                                           0.0000     2.8624
  clock uncertainty                                                                                       0.1000     2.9624
  library hold time                                                                     1.0000            0.1085     3.0709
  data required time                                                                                                 3.0709
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.0709
  data arrival time                                                                                                 -2.8277
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.2432

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1363 
  total derate : arrival time                                                                             0.0777 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2140 

  slack (with derating applied) (VIOLATED)                                                               -0.2432 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.0293 



  Startpoint: io_in[22] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[214]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[22] (in)                                                               1.5402                     0.8321 &   2.8321 f
  io_in[22] (net)                                        2   0.2235 
  mprj/io_in[22] (user_proj_example)                                           0.0000   0.9500            0.0000 &   2.8321 f
  mprj/io_in[22] (net) 
  mprj/i_BUF[214]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.5423   1.5451   0.9500  -0.2885  -0.2498 &   2.5823 f
  mprj/i_BUF[214]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1076   0.9500            0.4283 &   3.0105 f
  mprj/buf_i[214] (net)                                  2   0.0349 
  mprj/i_FF[214]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1076   0.9500   0.0000   0.0009 &   3.0114 f
  data arrival time                                                                                                  3.0114

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[214]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.6195   1.0500   0.0000   1.1678 &   2.9907 r
  clock reconvergence pessimism                                                                           0.0000     2.9907
  clock uncertainty                                                                                       0.1000     3.0907
  library hold time                                                                     1.0000            0.1544     3.2451
  data required time                                                                                                 3.2451
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.2451
  data arrival time                                                                                                 -3.0114
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.2337

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1424 
  total derate : arrival time                                                                             0.0398 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1822 

  slack (with derating applied) (VIOLATED)                                                               -0.2337 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.0515 



  Startpoint: la_data_in[48]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[176]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[48] (in)                                                          1.5120                     0.8019 &   2.8019 f
  la_data_in[48] (net)                                   2   0.2181 
  mprj/la_data_in[48] (user_proj_example)                                      0.0000   0.9500            0.0000 &   2.8019 f
  mprj/la_data_in[48] (net) 
  mprj/i_BUF[176]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.2581   1.5216   0.9500  -0.1462  -0.0847 &   2.7172 f
  mprj/i_BUF[176]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1115   0.9500            0.4290 &   3.1462 f
  mprj/buf_i[176] (net)                                  2   0.0403 
  mprj/i_FF[176]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0534   0.1115   0.9500  -0.0148  -0.0148 &   3.1314 f
  data arrival time                                                                                                  3.1314

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[176]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.6245   1.0500   0.0000   1.2886 &   3.1116 r
  clock reconvergence pessimism                                                                           0.0000     3.1116
  clock uncertainty                                                                                       0.1000     3.2116
  library hold time                                                                     1.0000            0.1534     3.3650
  data required time                                                                                                 3.3650
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.3650
  data arrival time                                                                                                 -3.1314
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.2335

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1482 
  total derate : arrival time                                                                             0.0343 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1825 

  slack (with derating applied) (VIOLATED)                                                               -0.2335 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.0510 



  Startpoint: la_data_in[46]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[174]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[46] (in)                                                          2.7244                     1.4156 &   3.4156 r
  la_data_in[46] (net)                                   2   0.2393 
  mprj/la_data_in[46] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.4156 r
  mprj/la_data_in[46] (net) 
  mprj/i_BUF[174]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.9841   2.7312   0.9500  -0.5614  -0.5143 &   2.9013 r
  mprj/i_BUF[174]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1270   0.9500            0.0957 &   2.9969 r
  mprj/buf_i[174] (net)                                  2   0.0413 
  mprj/i_FF[174]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0936   0.1270   0.9500  -0.0470  -0.0486 &   2.9484 r
  data arrival time                                                                                                  2.9484

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[174]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.6163   1.0500   0.0000   1.1428 &   2.9657 r
  clock reconvergence pessimism                                                                           0.0000     2.9657
  clock uncertainty                                                                                       0.1000     3.0657
  library hold time                                                                     1.0000            0.1156     3.1814
  data required time                                                                                                 3.1814
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.1814
  data arrival time                                                                                                 -2.9484
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.2330

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1412 
  total derate : arrival time                                                                             0.0394 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1807 

  slack (with derating applied) (VIOLATED)                                                               -0.2330 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.0523 



  Startpoint: la_oenb[44]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[108]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[44] (in)                                                             1.5181                     0.8086 &   2.8086 f
  la_oenb[44] (net)                                      2   0.2192 
  mprj/la_oenb[44] (user_proj_example)                                         0.0000   0.9500            0.0000 &   2.8086 f
  mprj/la_oenb[44] (net) 
  mprj/i_BUF[108]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.2603   1.5266   0.9500  -0.1378  -0.0779 &   2.7307 f
  mprj/i_BUF[108]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1064   0.9500            0.4245 &   3.1553 f
  mprj/buf_i[108] (net)                                  2   0.0339 
  mprj/i_FF[108]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0253   0.1064   0.9500  -0.0028  -0.0022 &   3.1531 f
  data arrival time                                                                                                  3.1531

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[108]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.6245   1.0500   0.0000   1.2893 &   3.1123 r
  clock reconvergence pessimism                                                                           0.0000     3.1123
  clock uncertainty                                                                                       0.1000     3.2123
  library hold time                                                                     1.0000            0.1547     3.3670
  data required time                                                                                                 3.3670
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.3670
  data arrival time                                                                                                 -3.1531
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.2139

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1482 
  total derate : arrival time                                                                             0.0329 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1811 

  slack (with derating applied) (VIOLATED)                                                               -0.2139 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.0328 



  Startpoint: la_data_in[17]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[145]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[17] (in)                                                          1.1783                     0.6380 &   2.6380 f
  la_data_in[17] (net)                                   2   0.1713 
  mprj/la_data_in[17] (user_proj_example)                                      0.0000   0.9500            0.0000 &   2.6380 f
  mprj/la_data_in[17] (net) 
  mprj/i_BUF[145]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   1.1824   0.9500   0.0000   0.0407 &   2.6787 f
  mprj/i_BUF[145]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0818   0.9500            0.3514 &   3.0301 f
  mprj/buf_i[145] (net)                                  2   0.0143 
  mprj/i_FF[145]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0072   0.0818   0.9500  -0.0006  -0.0004 &   3.0296 f
  data arrival time                                                                                                  3.0296

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[145]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.6164   1.0500   0.0000   1.1563 &   2.9792 r
  clock reconvergence pessimism                                                                           0.0000     2.9792
  clock uncertainty                                                                                       0.1000     3.0792
  library hold time                                                                     1.0000            0.1625     3.2417
  data required time                                                                                                 3.2417
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.2417
  data arrival time                                                                                                 -3.0296
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.2121

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1419 
  total derate : arrival time                                                                             0.0207 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1625 

  slack (with derating applied) (VIOLATED)                                                               -0.2121 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.0495 



  Startpoint: io_in[28] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[220]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[28] (in)                                                               3.0130                     1.5659 &   3.5659 r
  io_in[28] (net)                                        2   0.2659 
  mprj/io_in[28] (user_proj_example)                                           0.0000   0.9500            0.0000 &   3.5659 r
  mprj/io_in[28] (net) 
  mprj/i_BUF[220]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.0394   3.0199   0.9500  -0.6214  -0.5698 &   2.9962 r
  mprj/i_BUF[220]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1246   0.9500            0.0776 &   3.0737 r
  mprj/buf_i[220] (net)                                  2   0.0354 
  mprj/i_FF[220]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1247   0.9500   0.0000   0.0008 &   3.0746 r
  data arrival time                                                                                                  3.0746

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[220]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.6248   1.0500   0.0000   1.2386 &   3.0616 r
  clock reconvergence pessimism                                                                           0.0000     3.0616
  clock uncertainty                                                                                       0.1000     3.1616
  library hold time                                                                     1.0000            0.1159     3.2775
  data required time                                                                                                 3.2775
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.2775
  data arrival time                                                                                                 -3.0746
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.2029

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1458 
  total derate : arrival time                                                                             0.0395 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1853 

  slack (with derating applied) (VIOLATED)                                                               -0.2029 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.0176 



  Startpoint: la_oenb[37]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[101]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[37] (in)                                                             1.3797                     0.7354 &   2.7354 f
  la_oenb[37] (net)                                      2   0.1992 
  mprj/la_oenb[37] (user_proj_example)                                         0.0000   0.9500            0.0000 &   2.7354 f
  mprj/la_oenb[37] (net) 
  mprj/i_BUF[101]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   1.3873   0.9500   0.0000   0.0575 &   2.7928 f
  mprj/i_BUF[101]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0830   0.9500            0.3820 &   3.1748 f
  mprj/buf_i[101] (net)                                  2   0.0106 
  mprj/i_FF[101]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0043   0.0830   0.9500  -0.0004  -0.0003 &   3.1745 f
  data arrival time                                                                                                  3.1745

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[101]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.6251   1.0500   0.0000   1.2760 &   3.0990 r
  clock reconvergence pessimism                                                                           0.0000     3.0990
  clock uncertainty                                                                                       0.1000     3.1990
  library hold time                                                                     1.0000            0.1621     3.3610
  data required time                                                                                                 3.3610
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.3610
  data arrival time                                                                                                 -3.1745
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.1865

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1476 
  total derate : arrival time                                                                             0.0232 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1707 

  slack (with derating applied) (VIOLATED)                                                               -0.1865 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.0158 



  Startpoint: la_oenb[49]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[113]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[49] (in)                                                             1.5943                     0.8427 &   2.8427 f
  la_oenb[49] (net)                                      2   0.2298 
  mprj/la_oenb[49] (user_proj_example)                                         0.0000   0.9500            0.0000 &   2.8427 f
  mprj/la_oenb[49] (net) 
  mprj/i_BUF[113]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.3119   1.6053   0.9500  -0.1846  -0.1184 &   2.7243 f
  mprj/i_BUF[113]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1077   0.9500            0.4364 &   3.1608 f
  mprj/buf_i[113] (net)                                  2   0.0332 
  mprj/i_FF[113]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0373   0.1077   0.9500  -0.0037  -0.0032 &   3.1576 f
  data arrival time                                                                                                  3.1576

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[113]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.6253   1.0500   0.0000   1.2657 &   3.0887 r
  clock reconvergence pessimism                                                                           0.0000     3.0887
  clock uncertainty                                                                                       0.1000     3.1887
  library hold time                                                                     1.0000            0.1544     3.3431
  data required time                                                                                                 3.3431
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.3431
  data arrival time                                                                                                 -3.1576
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.1855

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1471 
  total derate : arrival time                                                                             0.0364 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1835 

  slack (with derating applied) (VIOLATED)                                                               -0.1855 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.0020 



  Startpoint: la_data_in[43]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[171]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[43] (in)                                                          1.5576                     0.8234 &   2.8234 f
  la_data_in[43] (net)                                   2   0.2245 
  mprj/la_data_in[43] (user_proj_example)                                      0.0000   0.9500            0.0000 &   2.8234 f
  mprj/la_data_in[43] (net) 
  mprj/i_BUF[171]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.2619   1.5680   0.9500  -0.1472  -0.0823 &   2.7411 f
  mprj/i_BUF[171]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1030   0.9500            0.4266 &   3.1677 f
  mprj/buf_i[171] (net)                                  2   0.0284 
  mprj/i_FF[171]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0366   0.1030   0.9500  -0.0035  -0.0031 &   3.1645 f
  data arrival time                                                                                                  3.1645

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[171]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.6253   1.0500   0.0000   1.2657 &   3.0887 r
  clock reconvergence pessimism                                                                           0.0000     3.0887
  clock uncertainty                                                                                       0.1000     3.1887
  library hold time                                                                     1.0000            0.1556     3.3443
  data required time                                                                                                 3.3443
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.3443
  data arrival time                                                                                                 -3.1645
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.1797

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1471 
  total derate : arrival time                                                                             0.0338 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1809 

  slack (with derating applied) (VIOLATED)                                                               -0.1797 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.0012 



  Startpoint: la_oenb[50]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[114]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[50] (in)                                                             1.4528                     0.7709 &   2.7709 f
  la_oenb[50] (net)                                      2   0.2094 
  mprj/la_oenb[50] (user_proj_example)                                         0.0000   0.9500            0.0000 &   2.7709 f
  mprj/la_oenb[50] (net) 
  mprj/i_BUF[114]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.1278   1.4613   0.9500  -0.0767  -0.0146 &   2.7563 f
  mprj/i_BUF[114]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0994   0.9500            0.4085 &   3.1649 f
  mprj/buf_i[114] (net)                                  2   0.0269 
  mprj/i_FF[114]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0080   0.0994   0.9500  -0.0007  -0.0002 &   3.1647 f
  data arrival time                                                                                                  3.1647

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[114]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.6253   1.0500   0.0000   1.2636 &   3.0866 r
  clock reconvergence pessimism                                                                           0.0000     3.0866
  clock uncertainty                                                                                       0.1000     3.1866
  library hold time                                                                     1.0000            0.1566     3.3432
  data required time                                                                                                 3.3432
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.3432
  data arrival time                                                                                                 -3.1647
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.1785

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1470 
  total derate : arrival time                                                                             0.0289 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1758 

  slack (with derating applied) (VIOLATED)                                                               -0.1785 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.0027 



  Startpoint: la_data_in[28]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[156]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[28] (in)                                                          3.0080                     1.5855 &   3.5855 r
  la_data_in[28] (net)                                   2   0.2650 
  mprj/la_data_in[28] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.5855 r
  mprj/la_data_in[28] (net) 
  mprj/i_BUF[156]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.8356   3.0121   0.9500  -0.5167  -0.4772 &   3.1083 r
  mprj/i_BUF[156]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1010   0.9500            0.0574 &   3.1657 r
  mprj/buf_i[156] (net)                                  2   0.0137 
  mprj/i_FF[156]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0281   0.1010   0.9500  -0.0135  -0.0140 &   3.1517 r
  data arrival time                                                                                                  3.1517

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[156]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.6246   1.0500   0.0000   1.2869 &   3.1099 r
  clock reconvergence pessimism                                                                           0.0000     3.1099
  clock uncertainty                                                                                       0.1000     3.2099
  library hold time                                                                     1.0000            0.1188     3.3287
  data required time                                                                                                 3.3287
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.3287
  data arrival time                                                                                                 -3.1517
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.1771

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1481 
  total derate : arrival time                                                                             0.0330 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1811 

  slack (with derating applied) (VIOLATED)                                                               -0.1771 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.0040 



  Startpoint: la_data_in[12]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[140]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[12] (in)                                                          1.2276                     0.6580 &   2.6580 f
  la_data_in[12] (net)                                   2   0.1780 
  mprj/la_data_in[12] (user_proj_example)                                      0.0000   0.9500            0.0000 &   2.6580 f
  mprj/la_data_in[12] (net) 
  mprj/i_BUF[140]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   1.2337   0.9500   0.0000   0.0483 &   2.7063 f
  mprj/i_BUF[140]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0831   0.9500            0.3600 &   3.0663 f
  mprj/buf_i[140] (net)                                  2   0.0142 
  mprj/i_FF[140]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0146   0.0831   0.9500  -0.0014  -0.0013 &   3.0650 f
  data arrival time                                                                                                  3.0650

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[140]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.6164   1.0500   0.0000   1.1563 &   2.9793 r
  clock reconvergence pessimism                                                                           0.0000     2.9793
  clock uncertainty                                                                                       0.1000     3.0793
  library hold time                                                                     1.0000            0.1620     3.2413
  data required time                                                                                                 3.2413
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.2413
  data arrival time                                                                                                 -3.0650
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.1763

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1419 
  total derate : arrival time                                                                             0.0216 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1634 

  slack (with derating applied) (VIOLATED)                                                               -0.1763 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.0129 



  Startpoint: io_in[26] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[218]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[26] (in)                                                               1.2057                     0.6464 &   2.6464 f
  io_in[26] (net)                                        2   0.1748 
  mprj/io_in[26] (user_proj_example)                                           0.0000   0.9500            0.0000 &   2.6464 f
  mprj/io_in[26] (net) 
  mprj/i_BUF[218]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   1.2118   0.9500   0.0000   0.0490 &   2.6954 f
  mprj/i_BUF[218]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1047   0.9500            0.3786 &   3.0741 f
  mprj/buf_i[218] (net)                                  2   0.0432 
  mprj/i_FF[218]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1048   0.9500   0.0000   0.0009 &   3.0750 f
  data arrival time                                                                                                  3.0750

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[218]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.6194   1.0500   0.0000   1.1668 &   2.9897 r
  clock reconvergence pessimism                                                                           0.0000     2.9897
  clock uncertainty                                                                                       0.1000     3.0897
  library hold time                                                                     1.0000            0.1551     3.2449
  data required time                                                                                                 3.2449
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.2449
  data arrival time                                                                                                 -3.0750
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.1699

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1424 
  total derate : arrival time                                                                             0.0226 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1649 

  slack (with derating applied) (VIOLATED)                                                               -0.1699 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.0050 



  Startpoint: la_data_in[42]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[170]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[42] (in)                                                          1.5745                     0.8347 &   2.8347 f
  la_data_in[42] (net)                                   2   0.2271 
  mprj/la_data_in[42] (user_proj_example)                                      0.0000   0.9500            0.0000 &   2.8347 f
  mprj/la_data_in[42] (net) 
  mprj/i_BUF[170]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.2253   1.5847   0.9500  -0.1344  -0.0707 &   2.7640 f
  mprj/i_BUF[170]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0943   0.9500            0.4200 &   3.1840 f
  mprj/buf_i[170] (net)                                  2   0.0171 
  mprj/i_FF[170]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0451   0.0943   0.9500  -0.0042  -0.0042 &   3.1798 f
  data arrival time                                                                                                  3.1798

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[170]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.6253   1.0500   0.0000   1.2667 &   3.0896 r
  clock reconvergence pessimism                                                                           0.0000     3.0896
  clock uncertainty                                                                                       0.1000     3.1896
  library hold time                                                                     1.0000            0.1583     3.3479
  data required time                                                                                                 3.3479
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.3479
  data arrival time                                                                                                 -3.1798
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.1682

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1471 
  total derate : arrival time                                                                             0.0327 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1799 

  slack (with derating applied) (VIOLATED)                                                               -0.1682 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.0117 



  Startpoint: la_data_in[39]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[167]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[39] (in)                                                          1.6648                     0.8788 &   2.8788 f
  la_data_in[39] (net)                                   2   0.2396 
  mprj/la_data_in[39] (user_proj_example)                                      0.0000   0.9500            0.0000 &   2.8788 f
  mprj/la_data_in[39] (net) 
  mprj/i_BUF[167]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.3548   1.6768   0.9500  -0.1835  -0.1139 &   2.7648 f
  mprj/i_BUF[167]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0890   0.9500            0.4276 &   3.1924 f
  mprj/buf_i[167] (net)                                  2   0.0103 
  mprj/i_FF[167]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0190   0.0890   0.9500  -0.0018  -0.0017 &   3.1907 f
  data arrival time                                                                                                  3.1907

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[167]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.6252   1.0500   0.0000   1.2736 &   3.0966 r
  clock reconvergence pessimism                                                                           0.0000     3.0966
  clock uncertainty                                                                                       0.1000     3.1966
  library hold time                                                                     1.0000            0.1601     3.3567
  data required time                                                                                                 3.3567
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.3567
  data arrival time                                                                                                 -3.1907
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.1660

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1475 
  total derate : arrival time                                                                             0.0359 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1834 

  slack (with derating applied) (VIOLATED)                                                               -0.1660 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.0174 



  Startpoint: la_oenb[3] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[67]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[3] (in)                                                              1.2813                     0.6909 &   2.6909 f
  la_oenb[3] (net)                                       2   0.1856 
  mprj/la_oenb[3] (user_proj_example)                                          0.0000   0.9500            0.0000 &   2.6909 f
  mprj/la_oenb[3] (net) 
  mprj/i_BUF[67]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.2505   1.2858   0.9500  -0.1515  -0.1116 &   2.5793 f
  mprj/i_BUF[67]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0760   0.9500            0.3609 &   2.9401 f
  mprj/buf_i[67] (net)                                   1   0.0069 
  mprj/i_FF[67]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0760   0.9500   0.0000   0.0001 &   2.9402 f
  data arrival time                                                                                                  2.9402

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[67]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.5757   1.0500   0.0000   1.0139 &   2.8369 r
  clock reconvergence pessimism                                                                           0.0000     2.8369
  clock uncertainty                                                                                       0.1000     2.9369
  library hold time                                                                     1.0000            0.1644     3.1013
  data required time                                                                                                 3.1013
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.1013
  data arrival time                                                                                                 -2.9402
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.1611

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1351 
  total derate : arrival time                                                                             0.0291 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1642 

  slack (with derating applied) (VIOLATED)                                                               -0.1611 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.0031 



  Startpoint: la_oenb[39]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[103]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[39] (in)                                                             3.0890                     1.6305 &   3.6305 r
  la_oenb[39] (net)                                      2   0.2725 
  mprj/la_oenb[39] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.6305 r
  mprj/la_oenb[39] (net) 
  mprj/i_BUF[103]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.0168   3.0933   0.9500  -0.5473  -0.5046 &   3.1259 r
  mprj/i_BUF[103]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1007   0.9500            0.0522 &   3.1781 r
  mprj/buf_i[103] (net)                                  2   0.0125 
  mprj/i_FF[103]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0131   0.1007   0.9500  -0.0074  -0.0076 &   3.1705 r
  data arrival time                                                                                                  3.1705

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[103]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.6252   1.0500   0.0000   1.2732 &   3.0961 r
  clock reconvergence pessimism                                                                           0.0000     3.0961
  clock uncertainty                                                                                       0.1000     3.1961
  library hold time                                                                     1.0000            0.1189     3.3150
  data required time                                                                                                 3.3150
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.3150
  data arrival time                                                                                                 -3.1705
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.1445

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1474 
  total derate : arrival time                                                                             0.0342 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1816 

  slack (with derating applied) (VIOLATED)                                                               -0.1445 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.0371 



  Startpoint: la_data_in[50]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[178]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[50] (in)                                                          1.3988                     0.7434 &   2.7434 f
  la_data_in[50] (net)                                   2   0.2018 
  mprj/la_data_in[50] (user_proj_example)                                      0.0000   0.9500            0.0000 &   2.7434 f
  mprj/la_data_in[50] (net) 
  mprj/i_BUF[178]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   1.4072   0.9500   0.0000   0.0626 &   2.8060 f
  mprj/i_BUF[178]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1033   0.9500            0.4049 &   3.2110 f
  mprj/buf_i[178] (net)                                  2   0.0337 
  mprj/i_FF[178]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0447   0.1033   0.9500  -0.0054  -0.0051 &   3.2059 f
  data arrival time                                                                                                  3.2059

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[178]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.6253   1.0500   0.0000   1.2657 &   3.0887 r
  clock reconvergence pessimism                                                                           0.0000     3.0887
  clock uncertainty                                                                                       0.1000     3.1887
  library hold time                                                                     1.0000            0.1555     3.3442
  data required time                                                                                                 3.3442
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.3442
  data arrival time                                                                                                 -3.2059
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.1383

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1471 
  total derate : arrival time                                                                             0.0249 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1720 

  slack (with derating applied) (VIOLATED)                                                               -0.1383 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.0336 



  Startpoint: la_data_in[51]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[179]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[51] (in)                                                          1.4506                     0.7694 &   2.7694 f
  la_data_in[51] (net)                                   2   0.2092 
  mprj/la_data_in[51] (user_proj_example)                                      0.0000   0.9500            0.0000 &   2.7694 f
  mprj/la_data_in[51] (net) 
  mprj/i_BUF[179]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.1256   1.4596   0.9500  -0.0225   0.0435 &   2.8129 f
  mprj/i_BUF[179]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1088   0.9500            0.4178 &   3.2307 f
  mprj/buf_i[179] (net)                                  2   0.0387 
  mprj/i_FF[179]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0536   0.1088   0.9500  -0.0158  -0.0159 &   3.2148 f
  data arrival time                                                                                                  3.2148

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[179]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.6253   1.0500   0.0000   1.2629 &   3.0858 r
  clock reconvergence pessimism                                                                           0.0000     3.0858
  clock uncertainty                                                                                       0.1000     3.1858
  library hold time                                                                     1.0000            0.1541     3.3399
  data required time                                                                                                 3.3399
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.3399
  data arrival time                                                                                                 -3.2148
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.1251

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1469 
  total derate : arrival time                                                                             0.0275 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1744 

  slack (with derating applied) (VIOLATED)                                                               -0.1251 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.0493 



  Startpoint: la_oenb[11]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[75]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[11] (in)                                                             3.2534                     1.7177 &   3.7177 r
  la_oenb[11] (net)                                      2   0.2871 
  mprj/la_oenb[11] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.7177 r
  mprj/la_oenb[11] (net) 
  mprj/i_BUF[75]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.2614   3.2576   0.9500  -0.7105  -0.6768 &   3.0409 r
  mprj/i_BUF[75]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1104   0.9500            0.0515 &   3.0924 r
  mprj/buf_i[75] (net)                                   2   0.0189 
  mprj/i_FF[75]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0322   0.1104   0.9500  -0.0150  -0.0155 &   3.0769 r
  data arrival time                                                                                                  3.0769

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[75]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.6164   1.0500   0.0000   1.1565 &   2.9794 r
  clock reconvergence pessimism                                                                           0.0000     2.9794
  clock uncertainty                                                                                       0.1000     3.0794
  library hold time                                                                     1.0000            0.1175     3.1969
  data required time                                                                                                 3.1969
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.1969
  data arrival time                                                                                                 -3.0769
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.1200

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1419 
  total derate : arrival time                                                                             0.0426 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1845 

  slack (with derating applied) (VIOLATED)                                                               -0.1200 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.0645 



  Startpoint: la_oenb[52]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[116]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[52] (in)                                                             1.4487                     0.7717 &   2.7717 f
  la_oenb[52] (net)                                      2   0.2091 
  mprj/la_oenb[52] (user_proj_example)                                         0.0000   0.9500            0.0000 &   2.7717 f
  mprj/la_oenb[52] (net) 
  mprj/i_BUF[116]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   1.4562   0.9500   0.0000   0.0632 &   2.8349 f
  mprj/i_BUF[116]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1144   0.9500            0.4232 &   3.2581 f
  mprj/buf_i[116] (net)                                  2   0.0462 
  mprj/i_FF[116]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0485   0.1145   0.9500  -0.0108  -0.0102 &   3.2479 f
  data arrival time                                                                                                  3.2479

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[116]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.6244   1.0500   0.0000   1.2899 &   3.1129 r
  clock reconvergence pessimism                                                                           0.0000     3.1129
  clock uncertainty                                                                                       0.1000     3.2129
  library hold time                                                                     1.0000            0.1526     3.3655
  data required time                                                                                                 3.3655
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.3655
  data arrival time                                                                                                 -3.2479
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.1176

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1482 
  total derate : arrival time                                                                             0.0262 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1744 

  slack (with derating applied) (VIOLATED)                                                               -0.1176 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.0568 



  Startpoint: la_oenb[0] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[64]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[0] (in)                                                              3.3131                     1.7492 &   3.7492 r
  la_oenb[0] (net)                                       2   0.2924 
  mprj/la_oenb[0] (user_proj_example)                                          0.0000   0.9500            0.0000 &   3.7492 r
  mprj/la_oenb[0] (net) 
  mprj/i_BUF[64]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.8102   3.3175   0.9500  -1.0888  -1.0706 &   2.6786 r
  mprj/i_BUF[64]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0968   0.9500            0.0348 &   2.7134 r
  mprj/buf_i[64] (net)                                   1   0.0074 
  mprj/i_FF[64]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0094   0.0968   0.9500  -0.0040  -0.0041 &   2.7093 r
  data arrival time                                                                                                  2.7093

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[64]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.5287   1.0500   0.0000   0.7829 &   2.6058 r
  clock reconvergence pessimism                                                                           0.0000     2.6058
  clock uncertainty                                                                                       0.1000     2.7058
  library hold time                                                                     1.0000            0.1191     2.8249
  data required time                                                                                                 2.8249
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.8249
  data arrival time                                                                                                 -2.7093
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.1156

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1241 
  total derate : arrival time                                                                             0.0603 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1844 

  slack (with derating applied) (VIOLATED)                                                               -0.1156 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.0688 



  Startpoint: io_in[23] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[215]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[23] (in)                                                               1.5361                     0.8229 &   2.8229 f
  io_in[23] (net)                                        2   0.2223 
  mprj/io_in[23] (user_proj_example)                                           0.0000   0.9500            0.0000 &   2.8229 f
  mprj/io_in[23] (net) 
  mprj/i_BUF[215]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.2949   1.5434   0.9500  -0.1753  -0.1220 &   2.7008 f
  mprj/i_BUF[215]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1086   0.9500            0.4291 &   3.1299 f
  mprj/buf_i[215] (net)                                  2   0.0362 
  mprj/i_FF[215]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0059   0.1087   0.9500  -0.0007   0.0001 &   3.1300 f
  data arrival time                                                                                                  3.1300

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[215]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.6195   1.0500   0.0000   1.1681 &   2.9911 r
  clock reconvergence pessimism                                                                           0.0000     2.9911
  clock uncertainty                                                                                       0.1000     3.0911
  library hold time                                                                     1.0000            0.1541     3.2452
  data required time                                                                                                 3.2452
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.2452
  data arrival time                                                                                                 -3.1300
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.1152

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1424 
  total derate : arrival time                                                                             0.0347 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1771 

  slack (with derating applied) (VIOLATED)                                                               -0.1152 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.0619 



  Startpoint: io_in[25] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[217]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[25] (in)                                                               1.2872                     0.6891 &   2.6891 f
  io_in[25] (net)                                        2   0.1849 
  mprj/io_in[25] (user_proj_example)                                           0.0000   0.9500            0.0000 &   2.6891 f
  mprj/io_in[25] (net) 
  mprj/i_BUF[217]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   1.2936   0.9500   0.0000   0.0548 &   2.7439 f
  mprj/i_BUF[217]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1052   0.9500            0.3908 &   3.1347 f
  mprj/buf_i[217] (net)                                  2   0.0406 
  mprj/i_FF[217]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1052   0.9500   0.0000   0.0009 &   3.1356 f
  data arrival time                                                                                                  3.1356

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[217]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.6194   1.0500   0.0000   1.1666 &   2.9895 r
  clock reconvergence pessimism                                                                           0.0000     2.9895
  clock uncertainty                                                                                       0.1000     3.0895
  library hold time                                                                     1.0000            0.1550     3.2446
  data required time                                                                                                 3.2446
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.2446
  data arrival time                                                                                                 -3.1356
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.1090

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1424 
  total derate : arrival time                                                                             0.0235 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1659 

  slack (with derating applied) (VIOLATED)                                                               -0.1090 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.0568 



  Startpoint: la_oenb[10]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[74]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[10] (in)                                                             1.4714                     0.7993 &   2.7993 f
  la_oenb[10] (net)                                      2   0.2139 
  mprj/la_oenb[10] (user_proj_example)                                         0.0000   0.9500            0.0000 &   2.7993 f
  mprj/la_oenb[10] (net) 
  mprj/i_BUF[74]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.4369   1.4758   0.9500  -0.2511  -0.2143 &   2.5850 f
  mprj/i_BUF[74]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0916   0.9500            0.4026 &   2.9876 f
  mprj/buf_i[74] (net)                                   2   0.0168 
  mprj/i_FF[74]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0039   0.0916   0.9500  -0.0003  -0.0001 &   2.9875 f
  data arrival time                                                                                                  2.9875

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[74]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.5762   1.0500   0.0000   1.0132 &   2.8361 r
  clock reconvergence pessimism                                                                           0.0000     2.8361
  clock uncertainty                                                                                       0.1000     2.9361
  library hold time                                                                     1.0000            0.1592     3.0953
  data required time                                                                                                 3.0953
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.0953
  data arrival time                                                                                                 -2.9875
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.1078

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1351 
  total derate : arrival time                                                                             0.0364 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1714 

  slack (with derating applied) (VIOLATED)                                                               -0.1078 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.0636 



  Startpoint: la_data_in[11]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[139]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[11] (in)                                                          1.3164                     0.7045 &   2.7045 f
  la_data_in[11] (net)                                   2   0.1903 
  mprj/la_data_in[11] (user_proj_example)                                      0.0000   0.9500            0.0000 &   2.7045 f
  mprj/la_data_in[11] (net) 
  mprj/i_BUF[139]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.2098   1.3229   0.9500  -0.1223  -0.0765 &   2.6280 f
  mprj/i_BUF[139]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0845   0.9500            0.3741 &   3.0020 f
  mprj/buf_i[139] (net)                                  2   0.0132 
  mprj/i_FF[139]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0845   0.9500   0.0000   0.0001 &   3.0022 f
  data arrival time                                                                                                  3.0022

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[139]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5761   1.0500   0.0000   1.0133 &   2.8362 r
  clock reconvergence pessimism                                                                           0.0000     2.8362
  clock uncertainty                                                                                       0.1000     2.9362
  library hold time                                                                     1.0000            0.1616     3.0978
  data required time                                                                                                 3.0978
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.0978
  data arrival time                                                                                                 -3.0022
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.0956

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1351 
  total derate : arrival time                                                                             0.0285 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1636 

  slack (with derating applied) (VIOLATED)                                                               -0.0956 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.0680 



  Startpoint: la_data_in[26]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[154]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[26] (in)                                                          1.4367                     0.7647 &   2.7647 f
  la_data_in[26] (net)                                   2   0.2074 
  mprj/la_data_in[26] (user_proj_example)                                      0.0000   0.9500            0.0000 &   2.7647 f
  mprj/la_data_in[26] (net) 
  mprj/i_BUF[154]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.1070   1.4449   0.9500  -0.0673  -0.0092 &   2.7556 f
  mprj/i_BUF[154]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0784   0.9500            0.3863 &   3.1418 f
  mprj/buf_i[154] (net)                                  1   0.0058 
  mprj/i_FF[154]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0117   0.0784   0.9500  -0.0010  -0.0010 &   3.1408 f
  data arrival time                                                                                                  3.1408

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[154]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.6164   1.0500   0.0000   1.1497 &   2.9727 r
  clock reconvergence pessimism                                                                           0.0000     2.9727
  clock uncertainty                                                                                       0.1000     3.0727
  library hold time                                                                     1.0000            0.1636     3.2363
  data required time                                                                                                 3.2363
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.2363
  data arrival time                                                                                                 -3.1408
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.0955

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1416 
  total derate : arrival time                                                                             0.0270 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1685 

  slack (with derating applied) (VIOLATED)                                                               -0.0955 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.0731 



  Startpoint: la_data_in[2]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[130]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[2] (in)                                                           1.4920                     0.7915 &   2.7915 f
  la_data_in[2] (net)                                    2   0.2151 
  mprj/la_data_in[2] (user_proj_example)                                       0.0000   0.9500            0.0000 &   2.7915 f
  mprj/la_data_in[2] (net) 
  mprj/i_BUF[130]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.3380   1.5012   0.9500  -0.2030  -0.1479 &   2.6436 f
  mprj/i_BUF[130]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0844   0.9500            0.3993 &   3.0429 f
  mprj/buf_i[130] (net)                                  2   0.0096 
  mprj/i_FF[130]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0844   0.9500   0.0000   0.0001 &   3.0430 f
  data arrival time                                                                                                  3.0430

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[130]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5756   1.0500   0.0000   1.0141 &   2.8371 r
  clock reconvergence pessimism                                                                           0.0000     2.8371
  clock uncertainty                                                                                       0.1000     2.9371
  library hold time                                                                     1.0000            0.1616     3.0987
  data required time                                                                                                 3.0987
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.0987
  data arrival time                                                                                                 -3.0430
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.0557

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1351 
  total derate : arrival time                                                                             0.0346 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1697 

  slack (with derating applied) (VIOLATED)                                                               -0.0557 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.1140 



  Startpoint: la_oenb[6] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[70]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[6] (in)                                                              1.4083                     0.7606 &   2.7606 f
  la_oenb[6] (net)                                       2   0.2043 
  mprj/la_oenb[6] (user_proj_example)                                          0.0000   0.9500            0.0000 &   2.7606 f
  mprj/la_oenb[6] (net) 
  mprj/i_BUF[70]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.3185   1.4137   0.9500  -0.1795  -0.1364 &   2.6243 f
  mprj/i_BUF[70]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0770   0.9500            0.3804 &   3.0047 f
  mprj/buf_i[70] (net)                                   1   0.0053 
  mprj/i_FF[70]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0105   0.0770   0.9500  -0.0010  -0.0010 &   3.0037 f
  data arrival time                                                                                                  3.0037

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[70]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.5889   1.0500   0.0000   0.9710 &   2.7939 r
  clock reconvergence pessimism                                                                           0.0000     2.7939
  clock uncertainty                                                                                       0.1000     2.8939
  library hold time                                                                     1.0000            0.1641     3.0580
  data required time                                                                                                 3.0580
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.0580
  data arrival time                                                                                                 -3.0037
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.0543

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1330 
  total derate : arrival time                                                                             0.0318 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1648 

  slack (with derating applied) (VIOLATED)                                                               -0.0543 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.1105 



  Startpoint: la_data_in[8]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[136]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[8] (in)                                                           3.2050                     1.6698 &   3.6698 r
  la_data_in[8] (net)                                    2   0.2832 
  mprj/la_data_in[8] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.6698 r
  mprj/la_data_in[8] (net) 
  mprj/i_BUF[136]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.2789   3.2123   0.9500  -0.7129  -0.6616 &   3.0081 r
  mprj/i_BUF[136]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0945   0.9500            0.0388 &   3.0469 r
  mprj/buf_i[136] (net)                                  1   0.0068 
  mprj/i_FF[136]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0236   0.0945   0.9500  -0.0108  -0.0113 &   3.0357 r
  data arrival time                                                                                                  3.0357

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[136]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5896   1.0500   0.0000   1.0395 &   2.8624 r
  clock reconvergence pessimism                                                                           0.0000     2.8624
  clock uncertainty                                                                                       0.1000     2.9624
  library hold time                                                                     1.0000            0.1192     3.0816
  data required time                                                                                                 3.0816
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.0816
  data arrival time                                                                                                 -3.0357
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.0460

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1363 
  total derate : arrival time                                                                             0.0428 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1791 

  slack (with derating applied) (VIOLATED)                                                               -0.0460 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.1331 



  Startpoint: la_oenb[45]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[109]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[45] (in)                                                             1.3637                     0.7255 &   2.7255 f
  la_oenb[45] (net)                                      2   0.1967 
  mprj/la_oenb[45] (user_proj_example)                                         0.0000   0.9500            0.0000 &   2.7255 f
  mprj/la_oenb[45] (net) 
  mprj/i_BUF[109]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   1.3713   0.9500   0.0000   0.0596 &   2.7851 f
  mprj/i_BUF[109]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0989   0.9500            0.3954 &   3.1804 f
  mprj/buf_i[109] (net)                                  2   0.0295 
  mprj/i_FF[109]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0154   0.0989   0.9500  -0.0015  -0.0011 &   3.1794 f
  data arrival time                                                                                                  3.1794

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[109]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.6163   1.0500   0.0000   1.1431 &   2.9661 r
  clock reconvergence pessimism                                                                           0.0000     2.9661
  clock uncertainty                                                                                       0.1000     3.0661
  library hold time                                                                     1.0000            0.1568     3.2228
  data required time                                                                                                 3.2228
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.2228
  data arrival time                                                                                                 -3.1794
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.0435

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1412 
  total derate : arrival time                                                                             0.0240 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1653 

  slack (with derating applied) (VIOLATED)                                                               -0.0435 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.1218 



  Startpoint: la_data_in[54]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[182]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[54] (in)                                                          1.3423                     0.7158 &   2.7158 f
  la_data_in[54] (net)                                   2   0.1938 
  mprj/la_data_in[54] (user_proj_example)                                      0.0000   0.9500            0.0000 &   2.7158 f
  mprj/la_data_in[54] (net) 
  mprj/i_BUF[182]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   1.3496   0.9500   0.0000   0.0584 &   2.7742 f
  mprj/i_BUF[182]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1203   0.9500            0.4110 &   3.1852 f
  mprj/buf_i[182] (net)                                  2   0.0541 
  mprj/i_FF[182]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0520   0.1205   0.9500  -0.0175  -0.0158 &   3.1694 f
  data arrival time                                                                                                  3.1694

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[182]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.6161   1.0500   0.0000   1.1388 &   2.9618 r
  clock reconvergence pessimism                                                                           0.0000     2.9618
  clock uncertainty                                                                                       0.1000     3.0618
  library hold time                                                                     1.0000            0.1511     3.2129
  data required time                                                                                                 3.2129
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.2129
  data arrival time                                                                                                 -3.1694
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.0434

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1410 
  total derate : arrival time                                                                             0.0257 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1668 

  slack (with derating applied) (VIOLATED)                                                               -0.0434 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.1233 



  Startpoint: la_data_in[55]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[183]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[55] (in)                                                          1.5893                     0.8389 &   2.8389 f
  la_data_in[55] (net)                                   2   0.2290 
  mprj/la_data_in[55] (user_proj_example)                                      0.0000   0.9500            0.0000 &   2.8389 f
  mprj/la_data_in[55] (net) 
  mprj/i_BUF[183]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.3044   1.6003   0.9500  -0.1816  -0.1140 &   2.7249 f
  mprj/i_BUF[183]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1187   0.9500            0.4472 &   3.1720 f
  mprj/buf_i[183] (net)                                  2   0.0472 
  mprj/i_FF[183]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0105   0.1188   0.9500  -0.0009   0.0003 &   3.1723 f
  data arrival time                                                                                                  3.1723

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[183]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.6161   1.0500   0.0000   1.1372 &   2.9602 r
  clock reconvergence pessimism                                                                           0.0000     2.9602
  clock uncertainty                                                                                       0.1000     3.0602
  library hold time                                                                     1.0000            0.1515     3.2117
  data required time                                                                                                 3.2117
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.2117
  data arrival time                                                                                                 -3.1723
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.0394

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1410 
  total derate : arrival time                                                                             0.0368 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1777 

  slack (with derating applied) (VIOLATED)                                                               -0.0394 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.1383 



  Startpoint: la_oenb[32]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[96]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[32] (in)                                                             3.1545                     1.6638 &   3.6638 r
  la_oenb[32] (net)                                      2   0.2782 
  mprj/la_oenb[32] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.6638 r
  mprj/la_oenb[32] (net) 
  mprj/i_BUF[96]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.7839   3.1588   0.9500  -0.4590  -0.4129 &   3.2509 r
  mprj/i_BUF[96]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0984   0.9500            0.0461 &   3.2970 r
  mprj/buf_i[96] (net)                                   1   0.0102 
  mprj/i_FF[96]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0330   0.0984   0.9500  -0.0154  -0.0160 &   3.2810 r
  data arrival time                                                                                                  3.2810

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[96]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.6251   1.0500   0.0000   1.2770 &   3.0999 r
  clock reconvergence pessimism                                                                           0.0000     3.0999
  clock uncertainty                                                                                       0.1000     3.1999
  library hold time                                                                     1.0000            0.1190     3.3189
  data required time                                                                                                 3.3189
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.3189
  data arrival time                                                                                                 -3.2810
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.0380

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1476 
  total derate : arrival time                                                                             0.0298 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1774 

  slack (with derating applied) (VIOLATED)                                                               -0.0380 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.1394 



  Startpoint: la_oenb[8] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[72]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[8] (in)                                                              1.4173                     0.7626 &   2.7626 f
  la_oenb[8] (net)                                       2   0.2053 
  mprj/la_oenb[8] (user_proj_example)                                          0.0000   0.9500            0.0000 &   2.7626 f
  mprj/la_oenb[8] (net) 
  mprj/i_BUF[72]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.0000   1.4229   0.9500   0.0000   0.0528 &   2.8155 f
  mprj/i_BUF[72]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0849   0.9500            0.3889 &   3.2043 f
  mprj/buf_i[72] (net)                                   2   0.0114 
  mprj/i_FF[72]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0091   0.0849   0.9500  -0.0008  -0.0007 &   3.2036 f
  data arrival time                                                                                                  3.2036

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[72]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.6164   1.0500   0.0000   1.1562 &   2.9792 r
  clock reconvergence pessimism                                                                           0.0000     2.9792
  clock uncertainty                                                                                       0.1000     3.0792
  library hold time                                                                     1.0000            0.1614     3.2406
  data required time                                                                                                 3.2406
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.2406
  data arrival time                                                                                                 -3.2036
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.0370

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1419 
  total derate : arrival time                                                                             0.0233 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1652 

  slack (with derating applied) (VIOLATED)                                                               -0.0370 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.1281 



  Startpoint: la_oenb[46]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[110]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[46] (in)                                                             1.4333                     0.7589 &   2.7589 f
  la_oenb[46] (net)                                      2   0.2065 
  mprj/la_oenb[46] (user_proj_example)                                         0.0000   0.9500            0.0000 &   2.7589 f
  mprj/la_oenb[46] (net) 
  mprj/i_BUF[110]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.1308   1.4422   0.9500  -0.0297   0.0348 &   2.7937 f
  mprj/i_BUF[110]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1176   0.9500            0.4245 &   3.2182 f
  mprj/buf_i[110] (net)                                  2   0.0505 
  mprj/i_FF[110]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0730   0.1176   0.9500  -0.0332  -0.0338 &   3.1844 f
  data arrival time                                                                                                  3.1844

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[110]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.6162   1.0500   0.0000   1.1398 &   2.9627 r
  clock reconvergence pessimism                                                                           0.0000     2.9627
  clock uncertainty                                                                                       0.1000     3.0627
  library hold time                                                                     1.0000            0.1518     3.2145
  data required time                                                                                                 3.2145
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.2145
  data arrival time                                                                                                 -3.1844
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.0301

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1411 
  total derate : arrival time                                                                             0.0290 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1701 

  slack (with derating applied) (VIOLATED)                                                               -0.0301 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.1400 



  Startpoint: la_data_in[38]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[166]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[38] (in)                                                          1.6020                     0.8523 &   2.8523 f
  la_data_in[38] (net)                                   2   0.2312 
  mprj/la_data_in[38] (user_proj_example)                                      0.0000   0.9500            0.0000 &   2.8523 f
  mprj/la_data_in[38] (net) 
  mprj/i_BUF[166]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   1.6106   0.9500   0.0000   0.0683 &   2.9206 f
  mprj/i_BUF[166]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0872   0.9500            0.4169 &   3.3375 f
  mprj/buf_i[166] (net)                                  2   0.0100 
  mprj/i_FF[166]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0119   0.0872   0.9500  -0.0011  -0.0010 &   3.3364 f
  data arrival time                                                                                                  3.3364

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[166]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.6252   1.0500   0.0000   1.2699 &   3.0929 r
  clock reconvergence pessimism                                                                           0.0000     3.0929
  clock uncertainty                                                                                       0.1000     3.1929
  library hold time                                                                     1.0000            0.1607     3.3536
  data required time                                                                                                 3.3536
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.3536
  data arrival time                                                                                                 -3.3364
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.0172

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1473 
  total derate : arrival time                                                                             0.0256 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1729 

  slack (with derating applied) (VIOLATED)                                                               -0.0172 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.1557 



  Startpoint: la_oenb[35]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[99]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[35] (in)                                                             1.7873                     0.9619 &   2.9619 f
  la_oenb[35] (net)                                      2   0.2592 
  mprj/la_oenb[35] (user_proj_example)                                         0.0000   0.9500            0.0000 &   2.9619 f
  mprj/la_oenb[35] (net) 
  mprj/i_BUF[99]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.1956   1.7944   0.9500  -0.1187  -0.0569 &   2.9050 f
  mprj/i_BUF[99]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0837   0.9500            0.4390 &   3.3440 f
  mprj/buf_i[99] (net)                                   1   0.0045 
  mprj/i_FF[99]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0837   0.9500   0.0000   0.0000 &   3.3441 f
  data arrival time                                                                                                  3.3441

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[99]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.6251   1.0500   0.0000   1.2753 &   3.0983 r
  clock reconvergence pessimism                                                                           0.0000     3.0983
  clock uncertainty                                                                                       0.1000     3.1983
  library hold time                                                                     1.0000            0.1618     3.3601
  data required time                                                                                                 3.3601
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.3601
  data arrival time                                                                                                 -3.3441
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.0160

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1475 
  total derate : arrival time                                                                             0.0326 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1801 

  slack (with derating applied) (VIOLATED)                                                               -0.0160 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.1641 



  Startpoint: la_oenb[59]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[123]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[59] (in)                                                             1.4473                     0.7669 &   2.7669 f
  la_oenb[59] (net)                                      2   0.2085 
  mprj/la_oenb[59] (user_proj_example)                                         0.0000   0.9500            0.0000 &   2.7669 f
  mprj/la_oenb[59] (net) 
  mprj/i_BUF[123]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.1057   1.4560   0.9500  -0.0155   0.0513 &   2.8183 f
  mprj/i_BUF[123]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1387   0.9500            0.4426 &   3.2609 f
  mprj/buf_i[123] (net)                                  2   0.0747 
  mprj/i_FF[123]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0992   0.1390   0.9500  -0.0524  -0.0510 &   3.2098 f
  data arrival time                                                                                                  3.2098

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[123]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.6164   1.0500   0.0000   1.1563 &   2.9792 r
  clock reconvergence pessimism                                                                           0.0000     2.9792
  clock uncertainty                                                                                       0.1000     3.0792
  library hold time                                                                     1.0000            0.1463     3.2255
  data required time                                                                                                 3.2255
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.2255
  data arrival time                                                                                                 -3.2098
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.0157

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1419 
  total derate : arrival time                                                                             0.0305 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1723 

  slack (with derating applied) (VIOLATED)                                                               -0.0157 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.1567 



  Startpoint: la_oenb[55]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[119]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[55] (in)                                                             4.1082                     2.1628 &   4.1628 r
  la_oenb[55] (net)                                      2   0.3625 
  mprj/la_oenb[55] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.1628 r
  mprj/la_oenb[55] (net) 
  mprj/i_BUF[119]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.8063   4.1146   0.9500  -1.0446  -0.9945 &   3.1683 r
  mprj/i_BUF[119]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1670   0.9500            0.0513 &   3.2196 r
  mprj/buf_i[119] (net)                                  2   0.0567 
  mprj/i_FF[119]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.1267   0.1671   0.9500  -0.0650  -0.0656 &   3.1540 r
  data arrival time                                                                                                  3.1540

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[119]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.6159   1.0500   0.0000   1.1355 &   2.9584 r
  clock reconvergence pessimism                                                                           0.0000     2.9584
  clock uncertainty                                                                                       0.1000     3.0584
  library hold time                                                                     1.0000            0.1110     3.1695
  data required time                                                                                                 3.1695
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.1695
  data arrival time                                                                                                 -3.1540
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.0155

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1409 
  total derate : arrival time                                                                             0.0637 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2046 

  slack (with derating applied) (VIOLATED)                                                               -0.0155 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.1891 



  Startpoint: la_oenb[18]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[82]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[18] (in)                                                             1.3062                     0.7054 &   2.7054 f
  la_oenb[18] (net)                                      2   0.1893 
  mprj/la_oenb[18] (user_proj_example)                                         0.0000   0.9500            0.0000 &   2.7054 f
  mprj/la_oenb[18] (net) 
  mprj/i_BUF[82]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.0000   1.3108   0.9500   0.0000   0.0453 &   2.7506 f
  mprj/i_BUF[82]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0861   0.9500            0.3739 &   3.1246 f
  mprj/buf_i[82] (net)                                   2   0.0153 
  mprj/i_FF[82]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0227   0.0861   0.9500  -0.0021  -0.0021 &   3.1225 f
  data arrival time                                                                                                  3.1225

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[82]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.5901   1.0500   0.0000   1.0419 &   2.8648 r
  clock reconvergence pessimism                                                                           0.0000     2.8648
  clock uncertainty                                                                                       0.1000     2.9648
  library hold time                                                                     1.0000            0.1610     3.1258
  data required time                                                                                                 3.1258
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.1258
  data arrival time                                                                                                 -3.1225
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.0034

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1364 
  total derate : arrival time                                                                             0.0222 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1586 

  slack (with derating applied) (VIOLATED)                                                               -0.0034 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.1552 



  Startpoint: la_data_in[56]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[184]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[56] (in)                                                          1.3908                     0.7396 &   2.7396 f
  la_data_in[56] (net)                                   2   0.2007 
  mprj/la_data_in[56] (user_proj_example)                                      0.0000   0.9500            0.0000 &   2.7396 f
  mprj/la_data_in[56] (net) 
  mprj/i_BUF[184]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   1.3988   0.9500   0.0000   0.0628 &   2.8024 f
  mprj/i_BUF[184]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1075   0.9500            0.4082 &   3.2106 f
  mprj/buf_i[184] (net)                                  2   0.0396 
  mprj/i_FF[184]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0206   0.1076   0.9500  -0.0020  -0.0011 &   3.2094 f
  data arrival time                                                                                                  3.2094

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[184]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.6158   1.0500   0.0000   1.1344 &   2.9574 r
  clock reconvergence pessimism                                                                           0.0000     2.9574
  clock uncertainty                                                                                       0.1000     3.0574
  library hold time                                                                     1.0000            0.1544     3.2118
  data required time                                                                                                 3.2118
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.2118
  data arrival time                                                                                                 -3.2094
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.0024

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1408 
  total derate : arrival time                                                                             0.0249 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1658 

  slack (with derating applied) (VIOLATED)                                                               -0.0024 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.1634 



  Startpoint: la_data_in[4]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[132]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[4] (in)                                                           1.6978                     0.8974 &   2.8974 f
  la_data_in[4] (net)                                    2   0.2448 
  mprj/la_data_in[4] (user_proj_example)                                       0.0000   0.9500            0.0000 &   2.8974 f
  mprj/la_data_in[4] (net) 
  mprj/i_BUF[132]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.5151   1.7097   0.9500  -0.2890  -0.2236 &   2.6738 f
  mprj/i_BUF[132]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0847   0.9500            0.4282 &   3.1020 f
  mprj/buf_i[132] (net)                                  1   0.0065 
  mprj/i_FF[132]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0225   0.0847   0.9500  -0.0020  -0.0020 &   3.1000 f
  data arrival time                                                                                                  3.1000

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[132]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5757   1.0500   0.0000   1.0139 &   2.8369 r
  clock reconvergence pessimism                                                                           0.0000     2.8369
  clock uncertainty                                                                                       0.1000     2.9369
  library hold time                                                                     1.0000            0.1615     3.0984
  data required time                                                                                                 3.0984
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.0984
  data arrival time                                                                                                 -3.1000
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.0016

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1351 
  total derate : arrival time                                                                             0.0413 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1764 

  slack (with derating applied) (MET)                                                                     0.0016 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.1780 



  Startpoint: la_oenb[33]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[97]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[33] (in)                                                             3.2403                     1.7087 &   3.7087 r
  la_oenb[33] (net)                                      2   0.2858 
  mprj/la_oenb[33] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.7087 r
  mprj/la_oenb[33] (net) 
  mprj/i_BUF[97]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.7750   3.2448   0.9500  -0.4557  -0.4066 &   3.3021 r
  mprj/i_BUF[97]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0972   0.9500            0.0397 &   3.3417 r
  mprj/buf_i[97] (net)                                   1   0.0085 
  mprj/i_FF[97]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0304   0.0972   0.9500  -0.0141  -0.0147 &   3.3270 r
  data arrival time                                                                                                  3.3270

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[97]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.6251   1.0500   0.0000   1.2754 &   3.0983 r
  clock reconvergence pessimism                                                                           0.0000     3.0983
  clock uncertainty                                                                                       0.1000     3.1983
  library hold time                                                                     1.0000            0.1191     3.3174
  data required time                                                                                                 3.3174
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.3174
  data arrival time                                                                                                 -3.3270
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.0096

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1475 
  total derate : arrival time                                                                             0.0294 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1769 

  slack (with derating applied) (MET)                                                                     0.0096 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.1865 



  Startpoint: io_in[24] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[216]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[24] (in)                                                               1.4536                     0.7686 &   2.7686 f
  io_in[24] (net)                                        2   0.2094 
  mprj/io_in[24] (user_proj_example)                                           0.0000   0.9500            0.0000 &   2.7686 f
  mprj/io_in[24] (net) 
  mprj/i_BUF[216]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   1.4634   0.9500   0.0000   0.0698 &   2.8384 f
  mprj/i_BUF[216]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1074   0.9500            0.4170 &   3.2554 f
  mprj/buf_i[216] (net)                                  2   0.0370 
  mprj/i_FF[216]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1074   0.9500   0.0000   0.0008 &   3.2562 f
  data arrival time                                                                                                  3.2562

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[216]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.6195   1.0500   0.0000   1.1681 &   2.9911 r
  clock reconvergence pessimism                                                                           0.0000     2.9911
  clock uncertainty                                                                                       0.1000     3.0911
  library hold time                                                                     1.0000            0.1545     3.2455
  data required time                                                                                                 3.2455
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.2455
  data arrival time                                                                                                 -3.2562
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.0107

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1424 
  total derate : arrival time                                                                             0.0257 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1681 

  slack (with derating applied) (MET)                                                                     0.0107 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.1788 



  Startpoint: la_data_in[6]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[134]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[6] (in)                                                           3.3894                     1.7898 &   3.7898 r
  la_data_in[6] (net)                                    2   0.2993 
  mprj/la_data_in[6] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.7898 r
  mprj/la_data_in[6] (net) 
  mprj/i_BUF[134]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.5040   3.3938   0.9500  -0.9805  -0.9554 &   2.8344 r
  mprj/i_BUF[134]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0946   0.9500            0.0279 &   2.8623 r
  mprj/buf_i[134] (net)                                  1   0.0050 
  mprj/i_FF[134]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0116   0.0946   0.9500  -0.0051  -0.0053 &   2.8570 r
  data arrival time                                                                                                  2.8570

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[134]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5356   1.0500   0.0000   0.8005 &   2.6235 r
  clock reconvergence pessimism                                                                           0.0000     2.6235
  clock uncertainty                                                                                       0.1000     2.7235
  library hold time                                                                     1.0000            0.1192     2.8427
  data required time                                                                                                 2.8427
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.8427
  data arrival time                                                                                                 -2.8570
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.0144

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1249 
  total derate : arrival time                                                                             0.0546 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1796 

  slack (with derating applied) (MET)                                                                     0.0144 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.1939 



  Startpoint: la_data_in[22]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[150]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[22] (in)                                                          3.0077                     1.5933 &   3.5933 r
  la_data_in[22] (net)                                   2   0.2658 
  mprj/la_data_in[22] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.5933 r
  mprj/la_data_in[22] (net) 
  mprj/i_BUF[150]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.7947   3.0105   0.9500  -0.4761  -0.4433 &   3.1500 r
  mprj/i_BUF[150]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1046   0.9500            0.0607 &   3.2107 r
  mprj/buf_i[150] (net)                                  2   0.0169 
  mprj/i_FF[150]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0141   0.1046   0.9500  -0.0068  -0.0069 &   3.2038 r
  data arrival time                                                                                                  3.2038

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[150]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.6164   1.0500   0.0000   1.1477 &   2.9706 r
  clock reconvergence pessimism                                                                           0.0000     2.9706
  clock uncertainty                                                                                       0.1000     3.0706
  library hold time                                                                     1.0000            0.1183     3.1890
  data required time                                                                                                 3.1890
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.1890
  data arrival time                                                                                                 -3.2038
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.0148

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1415 
  total derate : arrival time                                                                             0.0303 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1718 

  slack (with derating applied) (MET)                                                                     0.0148 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.1866 



  Startpoint: la_oenb[31]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[95]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[31] (in)                                                             3.0555                     1.6125 &   3.6125 r
  la_oenb[31] (net)                                      2   0.2694 
  mprj/la_oenb[31] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.6125 r
  mprj/la_oenb[31] (net) 
  mprj/i_BUF[95]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.6044   3.0593   0.9500  -0.3590  -0.3119 &   3.3006 r
  mprj/i_BUF[95]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0883   0.9500            0.0418 &   3.3424 r
  mprj/buf_i[95] (net)                                   1   0.0038 
  mprj/i_FF[95]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0883   0.9500   0.0000   0.0000 &   3.3425 r
  data arrival time                                                                                                  3.3425

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[95]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.6250   1.0500   0.0000   1.2804 &   3.1034 r
  clock reconvergence pessimism                                                                           0.0000     3.1034
  clock uncertainty                                                                                       0.1000     3.2034
  library hold time                                                                     1.0000            0.1195     3.3229
  data required time                                                                                                 3.3229
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.3229
  data arrival time                                                                                                 -3.3425
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.0196

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1478 
  total derate : arrival time                                                                             0.0236 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1714 

  slack (with derating applied) (MET)                                                                     0.0196 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.1909 



  Startpoint: la_data_in[59]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[187]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[59] (in)                                                          1.4231                     0.7556 &   2.7556 f
  la_data_in[59] (net)                                   2   0.2053 
  mprj/la_data_in[59] (user_proj_example)                                      0.0000   0.9500            0.0000 &   2.7556 f
  mprj/la_data_in[59] (net) 
  mprj/i_BUF[187]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   1.4315   0.9500   0.0000   0.0655 &   2.8211 f
  mprj/i_BUF[187]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1322   0.9500            0.4334 &   3.2546 f
  mprj/buf_i[187] (net)                                  2   0.0664 
  mprj/i_FF[187]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0779   0.1324   0.9500  -0.0359  -0.0343 &   3.2202 f
  data arrival time                                                                                                  3.2202

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[187]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.6148   1.0500   0.0000   1.1265 &   2.9494 r
  clock reconvergence pessimism                                                                           0.0000     2.9494
  clock uncertainty                                                                                       0.1000     3.0494
  library hold time                                                                     1.0000            0.1480     3.1974
  data required time                                                                                                 3.1974
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.1974
  data arrival time                                                                                                 -3.2202
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.0228

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1404 
  total derate : arrival time                                                                             0.0282 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1687 

  slack (with derating applied) (MET)                                                                     0.0228 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.1915 



  Startpoint: la_oenb[53]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[117]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[53] (in)                                                             1.4293                     0.7583 &   2.7583 f
  la_oenb[53] (net)                                      2   0.2061 
  mprj/la_oenb[53] (user_proj_example)                                         0.0000   0.9500            0.0000 &   2.7583 f
  mprj/la_oenb[53] (net) 
  mprj/i_BUF[117]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   1.4376   0.9500   0.0000   0.0650 &   2.8234 f
  mprj/i_BUF[117]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1183   0.9500            0.4246 &   3.2480 f
  mprj/buf_i[117] (net)                                  2   0.0517 
  mprj/i_FF[117]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0427   0.1183   0.9500  -0.0097  -0.0089 &   3.2391 f
  data arrival time                                                                                                  3.2391

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[117]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.6162   1.0500   0.0000   1.1393 &   2.9623 r
  clock reconvergence pessimism                                                                           0.0000     2.9623
  clock uncertainty                                                                                       0.1000     3.0623
  library hold time                                                                     1.0000            0.1516     3.2139
  data required time                                                                                                 3.2139
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.2139
  data arrival time                                                                                                 -3.2391
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.0252

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1411 
  total derate : arrival time                                                                             0.0263 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1674 

  slack (with derating applied) (MET)                                                                     0.0252 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.1926 



  Startpoint: la_data_in[9]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[137]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[9] (in)                                                           1.4957                     0.8078 &   2.8078 f
  la_data_in[9] (net)                                    2   0.2170 
  mprj/la_data_in[9] (user_proj_example)                                       0.0000   0.9500            0.0000 &   2.8078 f
  mprj/la_data_in[9] (net) 
  mprj/i_BUF[137]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   1.5012   0.9500   0.0000   0.0543 &   2.8621 f
  mprj/i_BUF[137]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0895   0.9500            0.4039 &   3.2660 f
  mprj/buf_i[137] (net)                                  2   0.0136 
  mprj/i_FF[137]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0895   0.9500   0.0000   0.0001 &   3.2661 f
  data arrival time                                                                                                  3.2661

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[137]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.6164   1.0500   0.0000   1.1563 &   2.9793 r
  clock reconvergence pessimism                                                                           0.0000     2.9793
  clock uncertainty                                                                                       0.1000     3.0793
  library hold time                                                                     1.0000            0.1599     3.2392
  data required time                                                                                                 3.2392
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.2392
  data arrival time                                                                                                 -3.2661
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.0269

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1419 
  total derate : arrival time                                                                             0.0241 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1660 

  slack (with derating applied) (MET)                                                                     0.0269 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.1929 



  Startpoint: la_data_in[53]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[181]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[53] (in)                                                          1.6391                     0.8664 &   2.8664 f
  la_data_in[53] (net)                                   2   0.2363 
  mprj/la_data_in[53] (user_proj_example)                                      0.0000   0.9500            0.0000 &   2.8664 f
  mprj/la_data_in[53] (net) 
  mprj/i_BUF[181]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   1.6504   0.9500   0.0000   0.0767 &   2.9431 f
  mprj/i_BUF[181]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1170   0.9500            0.4521 &   3.3952 f
  mprj/buf_i[181] (net)                                  2   0.0434 
  mprj/i_FF[181]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0166   0.1170   0.9500  -0.0017  -0.0007 &   3.3945 f
  data arrival time                                                                                                  3.3945

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[181]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.6245   1.0500   0.0000   1.2887 &   3.1116 r
  clock reconvergence pessimism                                                                           0.0000     3.1116
  clock uncertainty                                                                                       0.1000     3.2116
  library hold time                                                                     1.0000            0.1520     3.3636
  data required time                                                                                                 3.3636
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.3636
  data arrival time                                                                                                 -3.3945
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.0309

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1482 
  total derate : arrival time                                                                             0.0280 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1761 

  slack (with derating applied) (MET)                                                                     0.0309 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.2070 



  Startpoint: la_data_in[7]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[135]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[7] (in)                                                           1.3608                     0.7282 &   2.7282 f
  la_data_in[7] (net)                                    2   0.1967 
  mprj/la_data_in[7] (user_proj_example)                                       0.0000   0.9500            0.0000 &   2.7282 f
  mprj/la_data_in[7] (net) 
  mprj/i_BUF[135]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.0691   1.3674   0.9500  -0.0457   0.0064 &   2.7346 f
  mprj/i_BUF[135]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0786   0.9500            0.3752 &   3.1097 f
  mprj/buf_i[135] (net)                                  1   0.0075 
  mprj/i_FF[135]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0034   0.0786   0.9500  -0.0003  -0.0002 &   3.1095 f
  data arrival time                                                                                                  3.1095

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[135]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5846   1.0500   0.0000   0.9895 &   2.8124 r
  clock reconvergence pessimism                                                                           0.0000     2.8124
  clock uncertainty                                                                                       0.1000     2.9124
  library hold time                                                                     1.0000            0.1635     3.0760
  data required time                                                                                                 3.0760
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.0760
  data arrival time                                                                                                 -3.1095
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.0335

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1339 
  total derate : arrival time                                                                             0.0249 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1588 

  slack (with derating applied) (MET)                                                                     0.0335 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.1924 



  Startpoint: la_oenb[34]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[98]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[34] (in)                                                             2.9914                     1.5753 &   3.5753 r
  la_oenb[34] (net)                                      2   0.2634 
  mprj/la_oenb[34] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.5753 r
  mprj/la_oenb[34] (net) 
  mprj/i_BUF[98]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.5525   2.9958   0.9500  -0.3263  -0.2749 &   3.3004 r
  mprj/i_BUF[98]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1070   0.9500            0.0636 &   3.3640 r
  mprj/buf_i[98] (net)                                   2   0.0193 
  mprj/i_FF[98]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0132   0.1070   0.9500  -0.0052  -0.0053 &   3.3587 r
  data arrival time                                                                                                  3.3587

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[98]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.6250   1.0500   0.0000   1.2803 &   3.1032 r
  clock reconvergence pessimism                                                                           0.0000     3.1032
  clock uncertainty                                                                                       0.1000     3.2032
  library hold time                                                                     1.0000            0.1180     3.3212
  data required time                                                                                                 3.3212
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.3212
  data arrival time                                                                                                 -3.3587
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.0375

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1478 
  total derate : arrival time                                                                             0.0235 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1713 

  slack (with derating applied) (MET)                                                                     0.0375 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.2087 



  Startpoint: la_oenb[54]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[118]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[54] (in)                                                             1.4504                     0.7658 &   2.7658 f
  la_oenb[54] (net)                                      2   0.2087 
  mprj/la_oenb[54] (user_proj_example)                                         0.0000   0.9500            0.0000 &   2.7658 f
  mprj/la_oenb[54] (net) 
  mprj/i_BUF[118]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   1.4600   0.9500   0.0000   0.0696 &   2.8354 f
  mprj/i_BUF[118]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1103   0.9500            0.4196 &   3.2550 f
  mprj/buf_i[118] (net)                                  2   0.0409 
  mprj/i_FF[118]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0355   0.1103   0.9500  -0.0036  -0.0028 &   3.2521 f
  data arrival time                                                                                                  3.2521

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[118]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.6161   1.0500   0.0000   1.1372 &   2.9601 r
  clock reconvergence pessimism                                                                           0.0000     2.9601
  clock uncertainty                                                                                       0.1000     3.0601
  library hold time                                                                     1.0000            0.1537     3.2138
  data required time                                                                                                 3.2138
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.2138
  data arrival time                                                                                                 -3.2521
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.0383

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1410 
  total derate : arrival time                                                                             0.0260 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1669 

  slack (with derating applied) (MET)                                                                     0.0383 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.2053 



  Startpoint: io_in[30] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[222]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[30] (in)                                                               3.0215                     1.5576 &   3.5576 r
  io_in[30] (net)                                        2   0.2659 
  mprj/io_in[30] (user_proj_example)                                           0.0000   0.9500            0.0000 &   3.5576 r
  mprj/io_in[30] (net) 
  mprj/i_BUF[222]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.5733   3.0311   0.9500  -0.3967  -0.3171 &   3.2404 r
  mprj/i_BUF[222]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1256   0.9500            0.0778 &   3.3182 r
  mprj/buf_i[222] (net)                                  2   0.0361 
  mprj/i_FF[222]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0137   0.1256   0.9500  -0.0044  -0.0038 &   3.3144 r
  data arrival time                                                                                                  3.3144

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[222]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.6242   1.0500   0.0000   1.2222 &   3.0451 r
  clock reconvergence pessimism                                                                           0.0000     3.0451
  clock uncertainty                                                                                       0.1000     3.1451
  library hold time                                                                     1.0000            0.1158     3.2609
  data required time                                                                                                 3.2609
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.2609
  data arrival time                                                                                                 -3.3144
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.0534

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1450 
  total derate : arrival time                                                                             0.0294 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1744 

  slack (with derating applied) (MET)                                                                     0.0534 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.2279 



  Startpoint: la_data_in[61]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[189]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[61] (in)                                                          1.4996                     0.7913 &   2.7913 f
  la_data_in[61] (net)                                   2   0.2159 
  mprj/la_data_in[61] (user_proj_example)                                      0.0000   0.9500            0.0000 &   2.7913 f
  mprj/la_data_in[61] (net) 
  mprj/i_BUF[189]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.0932   1.5099   0.9500  -0.0121   0.0608 &   2.8520 f
  mprj/i_BUF[189]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1194   0.9500            0.4326 &   3.2846 f
  mprj/buf_i[189] (net)                                  2   0.0474 
  mprj/i_FF[189]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1196   0.9500   0.0000   0.0026 &   3.2872 f
  data arrival time                                                                                                  3.2872

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[189]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.6164   1.0500   0.0000   1.1565 &   2.9794 r
  clock reconvergence pessimism                                                                           0.0000     2.9794
  clock uncertainty                                                                                       0.1000     3.0794
  library hold time                                                                     1.0000            0.1513     3.2307
  data required time                                                                                                 3.2307
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.2307
  data arrival time                                                                                                 -3.2872
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.0565

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1419 
  total derate : arrival time                                                                             0.0274 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1693 

  slack (with derating applied) (MET)                                                                     0.0565 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.2258 



  Startpoint: la_data_in[33]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[161]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[33] (in)                                                          3.2307                     1.7072 &   3.7072 r
  la_data_in[33] (net)                                   2   0.2852 
  mprj/la_data_in[33] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.7072 r
  mprj/la_data_in[33] (net) 
  mprj/i_BUF[161]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.6851   3.2347   0.9500  -0.4122  -0.3649 &   3.3423 r
  mprj/i_BUF[161]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0921   0.9500            0.0350 &   3.3773 r
  mprj/buf_i[161] (net)                                  1   0.0048 
  mprj/i_FF[161]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0921   0.9500   0.0000   0.0000 &   3.3774 r
  data arrival time                                                                                                  3.3774

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[161]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.6251   1.0500   0.0000   1.2754 &   3.0983 r
  clock reconvergence pessimism                                                                           0.0000     3.0983
  clock uncertainty                                                                                       0.1000     3.1983
  library hold time                                                                     1.0000            0.1193     3.3176
  data required time                                                                                                 3.3176
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.3176
  data arrival time                                                                                                 -3.3774
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.0597

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1475 
  total derate : arrival time                                                                             0.0260 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1736 

  slack (with derating applied) (MET)                                                                     0.0597 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.2333 



  Startpoint: la_oenb[17]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[81]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[17] (in)                                                             1.3598                     0.7358 &   2.7358 f
  la_oenb[17] (net)                                      2   0.1973 
  mprj/la_oenb[17] (user_proj_example)                                         0.0000   0.9500            0.0000 &   2.7358 f
  mprj/la_oenb[17] (net) 
  mprj/i_BUF[81]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.0000   1.3645   0.9500   0.0000   0.0468 &   2.7826 f
  mprj/i_BUF[81]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0799   0.9500            0.3759 &   3.1585 f
  mprj/buf_i[81] (net)                                   2   0.0086 
  mprj/i_FF[81]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0033   0.0799   0.9500  -0.0003  -0.0002 &   3.1583 f
  data arrival time                                                                                                  3.1583

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[81]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.5767   1.0500   0.0000   1.0122 &   2.8352 r
  clock reconvergence pessimism                                                                           0.0000     2.8352
  clock uncertainty                                                                                       0.1000     2.9352
  library hold time                                                                     1.0000            0.1631     3.0983
  data required time                                                                                                 3.0983
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.0983
  data arrival time                                                                                                 -3.1583
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.0600

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1350 
  total derate : arrival time                                                                             0.0223 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1573 

  slack (with derating applied) (MET)                                                                     0.0600 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.2173 



  Startpoint: la_data_in[57]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[185]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[57] (in)                                                          1.4560                     0.7720 &   2.7720 f
  la_data_in[57] (net)                                   2   0.2100 
  mprj/la_data_in[57] (user_proj_example)                                      0.0000   0.9500            0.0000 &   2.7720 f
  mprj/la_data_in[57] (net) 
  mprj/i_BUF[185]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.0885   1.4650   0.9500  -0.0074   0.0601 &   2.8321 f
  mprj/i_BUF[185]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1126   0.9500            0.4227 &   3.2548 f
  mprj/buf_i[185] (net)                                  2   0.0438 
  mprj/i_FF[185]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0154   0.1126   0.9500  -0.0016  -0.0004 &   3.2543 f
  data arrival time                                                                                                  3.2543

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[185]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.6134   1.0500   0.0000   1.1160 &   2.9390 r
  clock reconvergence pessimism                                                                           0.0000     2.9390
  clock uncertainty                                                                                       0.1000     3.0390
  library hold time                                                                     1.0000            0.1531     3.1921
  data required time                                                                                                 3.1921
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.1921
  data arrival time                                                                                                 -3.2543
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.0623

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1400 
  total derate : arrival time                                                                             0.0263 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1663 

  slack (with derating applied) (MET)                                                                     0.0623 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.2285 



  Startpoint: la_oenb[42]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[106]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[42] (in)                                                             1.7021                     0.8973 &   2.8973 f
  la_oenb[42] (net)                                      2   0.2450 
  mprj/la_oenb[42] (user_proj_example)                                         0.0000   0.9500            0.0000 &   2.8973 f
  mprj/la_oenb[42] (net) 
  mprj/i_BUF[106]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   1.7137   0.9500   0.0000   0.0807 &   2.9780 f
  mprj/i_BUF[106]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1034   0.9500            0.4466 &   3.4246 f
  mprj/buf_i[106] (net)                                  2   0.0247 
  mprj/i_FF[106]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0402   0.1034   0.9500  -0.0039  -0.0037 &   3.4209 f
  data arrival time                                                                                                  3.4209

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[106]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.6253   1.0500   0.0000   1.2680 &   3.0909 r
  clock reconvergence pessimism                                                                           0.0000     3.0909
  clock uncertainty                                                                                       0.1000     3.1909
  library hold time                                                                     1.0000            0.1555     3.3464
  data required time                                                                                                 3.3464
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.3464
  data arrival time                                                                                                 -3.4209
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.0745

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1472 
  total derate : arrival time                                                                             0.0280 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1752 

  slack (with derating applied) (MET)                                                                     0.0745 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.2496 



  Startpoint: la_oenb[57]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[121]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[57] (in)                                                             1.5836                     0.8471 &   2.8471 f
  la_oenb[57] (net)                                      2   0.2291 
  mprj/la_oenb[57] (user_proj_example)                                         0.0000   0.9500            0.0000 &   2.8471 f
  mprj/la_oenb[57] (net) 
  mprj/i_BUF[121]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.2415   1.5913   0.9500  -0.1463  -0.0854 &   2.7617 f
  mprj/i_BUF[121]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1279   0.9500            0.4518 &   3.2136 f
  mprj/buf_i[121] (net)                                  2   0.0549 
  mprj/i_FF[121]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0489   0.1282   0.9500  -0.0061  -0.0033 &   3.2103 f
  data arrival time                                                                                                  3.2103

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[121]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5942   1.0500   0.0000   1.0613 &   2.8843 r
  clock reconvergence pessimism                                                                           0.0000     2.8843
  clock uncertainty                                                                                       0.1000     2.9843
  library hold time                                                                     1.0000            0.1491     3.1334
  data required time                                                                                                 3.1334
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.1334
  data arrival time                                                                                                 -3.2103
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.0769

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1373 
  total derate : arrival time                                                                             0.0351 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1725 

  slack (with derating applied) (MET)                                                                     0.0769 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.2494 



  Startpoint: la_oenb[61]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[125]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[61] (in)                                                             3.0817                     1.6262 &   3.6262 r
  la_oenb[61] (net)                                      2   0.2718 
  mprj/la_oenb[61] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.6262 r
  mprj/la_oenb[61] (net) 
  mprj/i_BUF[125]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.0093   3.0860   0.9500  -0.6393  -0.5968 &   3.0294 r
  mprj/i_BUF[125]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1553   0.9500            0.0969 &   3.1263 r
  mprj/buf_i[125] (net)                                  2   0.0595 
  mprj/i_FF[125]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1557   0.9500   0.0000   0.0039 &   3.1302 r
  data arrival time                                                                                                  3.1302

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[125]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5761   1.0500   0.0000   1.0133 &   2.8362 r
  clock reconvergence pessimism                                                                           0.0000     2.8362
  clock uncertainty                                                                                       0.1000     2.9362
  library hold time                                                                     1.0000            0.1124     3.0486
  data required time                                                                                                 3.0486
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.0486
  data arrival time                                                                                                 -3.1302
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.0816

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1351 
  total derate : arrival time                                                                             0.0412 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1762 

  slack (with derating applied) (MET)                                                                     0.0816 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.2579 



  Startpoint: io_in[27] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[219]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[27] (in)                                                               1.6114                     0.8635 &   2.8635 f
  io_in[27] (net)                                        2   0.2332 
  mprj/io_in[27] (user_proj_example)                                           0.0000   0.9500            0.0000 &   2.8635 f
  mprj/io_in[27] (net) 
  mprj/i_BUF[219]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   1.6185   0.9500   0.0000   0.0624 &   2.9259 f
  mprj/i_BUF[219]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1122   0.9500            0.4428 &   3.3687 f
  mprj/buf_i[219] (net)                                  2   0.0383 
  mprj/i_FF[219]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0123   0.1122   0.9500  -0.0014  -0.0006 &   3.3681 f
  data arrival time                                                                                                  3.3681

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[219]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.6314   1.0500   0.0000   1.2080 &   3.0309 r
  clock reconvergence pessimism                                                                           0.0000     3.0309
  clock uncertainty                                                                                       0.1000     3.1309
  library hold time                                                                     1.0000            0.1532     3.2841
  data required time                                                                                                 3.2841
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.2841
  data arrival time                                                                                                 -3.3681
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.0840

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1443 
  total derate : arrival time                                                                             0.0267 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1710 

  slack (with derating applied) (MET)                                                                     0.0840 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.2550 



  Startpoint: wbs_adr_i[30]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[62]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[30] (in)                                                           1.6302                     0.8601 &   2.8601 f
  wbs_adr_i[30] (net)                                    2   0.2348 
  mprj/wbs_adr_i[30] (user_proj_example)                                       0.0000   0.9500            0.0000 &   2.8601 f
  mprj/wbs_adr_i[30] (net) 
  mprj/i_BUF[62]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.4790   1.6419   0.9500  -0.2829  -0.2203 &   2.6399 f
  mprj/i_BUF[62]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0823   0.9500            0.4168 &   3.0566 f
  mprj/buf_i[62] (net)                                   1   0.0057 
  mprj/i_FF[62]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0092   0.0823   0.9500  -0.0008  -0.0008 &   3.0559 f
  data arrival time                                                                                                  3.0559

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[62]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.5652   1.0500   0.0000   0.8850 &   2.7080 r
  clock reconvergence pessimism                                                                           0.0000     2.7080
  clock uncertainty                                                                                       0.1000     2.8080
  library hold time                                                                     1.0000            0.1623     2.9703
  data required time                                                                                                 2.9703
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.9703
  data arrival time                                                                                                 -3.0559
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.0856

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1290 
  total derate : arrival time                                                                             0.0402 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1691 

  slack (with derating applied) (MET)                                                                     0.0856 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.2547 



  Startpoint: io_in[16] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[208]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[16] (in)                                                               1.4051                     0.7636 &   2.7636 f
  io_in[16] (net)                                        2   0.2042 
  mprj/io_in[16] (user_proj_example)                                           0.0000   0.9500            0.0000 &   2.7636 f
  mprj/io_in[16] (net) 
  mprj/i_BUF[208]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.1910   1.4087   0.9500  -0.1184  -0.0800 &   2.6836 f
  mprj/i_BUF[208]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1087   0.9500            0.4108 &   3.0944 f
  mprj/buf_i[208] (net)                                  2   0.0408 
  mprj/i_FF[208]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1087   0.9500   0.0000   0.0011 &   3.0954 f
  data arrival time                                                                                                  3.0954

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[208]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5770   1.0500   0.0000   0.9288 &   2.7518 r
  clock reconvergence pessimism                                                                           0.0000     2.7518
  clock uncertainty                                                                                       0.1000     2.8518
  library hold time                                                                     1.0000            0.1541     3.0059
  data required time                                                                                                 3.0059
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.0059
  data arrival time                                                                                                 -3.0954
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.0895

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1310 
  total derate : arrival time                                                                             0.0299 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1610 

  slack (with derating applied) (MET)                                                                     0.0895 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.2505 



  Startpoint: la_data_in[63]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[191]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[63] (in)                                                          1.5726                     0.8304 &   2.8304 f
  la_data_in[63] (net)                                   2   0.2266 
  mprj/la_data_in[63] (user_proj_example)                                      0.0000   0.9500            0.0000 &   2.8304 f
  mprj/la_data_in[63] (net) 
  mprj/i_BUF[191]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.2445   1.5833   0.9500  -0.1429  -0.0732 &   2.7572 f
  mprj/i_BUF[191]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1535   0.9500            0.4716 &   3.2288 f
  mprj/buf_i[191] (net)                                  2   0.0894 
  mprj/i_FF[191]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.1068   0.1542   0.9500  -0.0558  -0.0525 &   3.1763 f
  data arrival time                                                                                                  3.1763

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[191]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5713   1.0500   0.0000   0.9988 &   2.8217 r
  clock reconvergence pessimism                                                                           0.0000     2.8217
  clock uncertainty                                                                                       0.1000     2.9217
  library hold time                                                                     1.0000            0.1423     3.0640
  data required time                                                                                                 3.0640
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.0640
  data arrival time                                                                                                 -3.1763
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.1122

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1344 
  total derate : arrival time                                                                             0.0391 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1735 

  slack (with derating applied) (MET)                                                                     0.1122 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.2857 



  Startpoint: la_data_in[62]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[190]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[62] (in)                                                          1.6597                     0.8764 &   2.8764 f
  la_data_in[62] (net)                                   2   0.2392 
  mprj/la_data_in[62] (user_proj_example)                                      0.0000   0.9500            0.0000 &   2.8764 f
  mprj/la_data_in[62] (net) 
  mprj/i_BUF[190]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.3349   1.6715   0.9500  -0.1964  -0.1250 &   2.7514 f
  mprj/i_BUF[190]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1495   0.9500            0.4812 &   3.2326 f
  mprj/buf_i[190] (net)                                  2   0.0811 
  mprj/i_FF[190]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0889   0.1500   0.9500  -0.0420  -0.0393 &   3.1933 f
  data arrival time                                                                                                  3.1933

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[190]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5762   1.0500   0.0000   1.0132 &   2.8361 r
  clock reconvergence pessimism                                                                           0.0000     2.8361
  clock uncertainty                                                                                       0.1000     2.9361
  library hold time                                                                     1.0000            0.1434     3.0796
  data required time                                                                                                 3.0796
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.0796
  data arrival time                                                                                                 -3.1933
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.1138

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1351 
  total derate : arrival time                                                                             0.0418 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1768 

  slack (with derating applied) (MET)                                                                     0.1138 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.2906 



  Startpoint: wbs_dat_i[30]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[30]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[30] (in)                                                           1.4499                     0.7718 &   2.7718 f
  wbs_dat_i[30] (net)                                    2   0.2093 
  mprj/wbs_dat_i[30] (user_proj_example)                                       0.0000   0.9500            0.0000 &   2.7718 f
  mprj/wbs_dat_i[30] (net) 
  mprj/i_BUF[30]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.2069   1.4582   0.9500  -0.1315  -0.0756 &   2.6962 f
  mprj/i_BUF[30]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0847   0.9500            0.3937 &   3.0899 f
  mprj/buf_i[30] (net)                                   2   0.0106 
  mprj/i_FF[30]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0055   0.0847   0.9500  -0.0005  -0.0004 &   3.0895 f
  data arrival time                                                                                                  3.0895

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[30]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.5650   1.0500   0.0000   0.8845 &   2.7075 r
  clock reconvergence pessimism                                                                           0.0000     2.7075
  clock uncertainty                                                                                       0.1000     2.8075
  library hold time                                                                     1.0000            0.1615     2.9690
  data required time                                                                                                 2.9690
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.9690
  data arrival time                                                                                                 -3.0895
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.1205

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1289 
  total derate : arrival time                                                                             0.0306 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1595 

  slack (with derating applied) (MET)                                                                     0.1205 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.2800 



  Startpoint: wbs_adr_i[31]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[63]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[31] (in)                                                           1.4529                     0.7736 &   2.7736 f
  wbs_adr_i[31] (net)                                    2   0.2098 
  mprj/wbs_adr_i[31] (user_proj_example)                                       0.0000   0.9500            0.0000 &   2.7736 f
  mprj/wbs_adr_i[31] (net) 
  mprj/i_BUF[63]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.2238   1.4614   0.9500  -0.1457  -0.0905 &   2.6832 f
  mprj/i_BUF[63]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0875   0.9500            0.3966 &   3.0798 f
  mprj/buf_i[63] (net)                                   2   0.0127 
  mprj/i_FF[63]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0221   0.0875   0.9500  -0.0021  -0.0021 &   3.0777 f
  data arrival time                                                                                                  3.0777

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[63]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.5605   1.0500   0.0000   0.8702 &   2.6932 r
  clock reconvergence pessimism                                                                           0.0000     2.6932
  clock uncertainty                                                                                       0.1000     2.7932
  library hold time                                                                     1.0000            0.1606     2.9537
  data required time                                                                                                 2.9537
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.9537
  data arrival time                                                                                                 -3.0777
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.1240

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1282 
  total derate : arrival time                                                                             0.0316 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1598 

  slack (with derating applied) (MET)                                                                     0.1240 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.2838 



  Startpoint: la_data_in[60]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[188]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[60] (in)                                                          1.6281                     0.8587 &   2.8587 f
  la_data_in[60] (net)                                   2   0.2343 
  mprj/la_data_in[60] (user_proj_example)                                      0.0000   0.9500            0.0000 &   2.8587 f
  mprj/la_data_in[60] (net) 
  mprj/i_BUF[188]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.2361   1.6395   0.9500  -0.1355  -0.0623 &   2.7964 f
  mprj/i_BUF[188]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1417   0.9500            0.4702 &   3.2667 f
  mprj/buf_i[188] (net)                                  2   0.0715 
  mprj/i_FF[188]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0779   0.1420   0.9500  -0.0328  -0.0305 &   3.2362 f
  data arrival time                                                                                                  3.2362

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[188]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5901   1.0500   0.0000   1.0419 &   2.8648 r
  clock reconvergence pessimism                                                                           0.0000     2.8648
  clock uncertainty                                                                                       0.1000     2.9648
  library hold time                                                                     1.0000            0.1455     3.1103
  data required time                                                                                                 3.1103
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.1103
  data arrival time                                                                                                 -3.2362
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.1259

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1364 
  total derate : arrival time                                                                             0.0376 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1740 

  slack (with derating applied) (MET)                                                                     0.1259 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.2999 



  Startpoint: la_oenb[41]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[105]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[41] (in)                                                             1.7911                     0.9522 &   2.9522 f
  la_oenb[41] (net)                                      2   0.2586 
  mprj/la_oenb[41] (user_proj_example)                                         0.0000   0.9500            0.0000 &   2.9522 f
  mprj/la_oenb[41] (net) 
  mprj/i_BUF[105]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   1.8009   0.9500   0.0000   0.0773 &   3.0295 f
  mprj/i_BUF[105]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0941   0.9500            0.4492 &   3.4788 f
  mprj/buf_i[105] (net)                                  2   0.0122 
  mprj/i_FF[105]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0380   0.0941   0.9500  -0.0034  -0.0035 &   3.4753 f
  data arrival time                                                                                                  3.4753

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[105]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.6253   1.0500   0.0000   1.2668 &   3.0898 r
  clock reconvergence pessimism                                                                           0.0000     3.0898
  clock uncertainty                                                                                       0.1000     3.1898
  library hold time                                                                     1.0000            0.1584     3.3481
  data required time                                                                                                 3.3481
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.3481
  data arrival time                                                                                                 -3.4753
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.1271

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1471 
  total derate : arrival time                                                                             0.0279 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1750 

  slack (with derating applied) (MET)                                                                     0.1271 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.3022 



  Startpoint: la_oenb[62]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[126]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[62] (in)                                                             1.6196                     0.8543 &   2.8543 f
  la_oenb[62] (net)                                      2   0.2331 
  mprj/la_oenb[62] (user_proj_example)                                         0.0000   0.9500            0.0000 &   2.8543 f
  mprj/la_oenb[62] (net) 
  mprj/i_BUF[126]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.3088   1.6308   0.9500  -0.1792  -0.1081 &   2.7462 f
  mprj/i_BUF[126]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1405   0.9500            0.4676 &   3.2139 f
  mprj/buf_i[126] (net)                                  2   0.0697 
  mprj/i_FF[126]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0527   0.1409   0.9500  -0.0089  -0.0047 &   3.2091 f
  data arrival time                                                                                                  3.2091

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[126]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5713   1.0500   0.0000   0.9987 &   2.8217 r
  clock reconvergence pessimism                                                                           0.0000     2.8217
  clock uncertainty                                                                                       0.1000     2.9217
  library hold time                                                                     1.0000            0.1458     3.0675
  data required time                                                                                                 3.0675
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.0675
  data arrival time                                                                                                 -3.2091
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.1416

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1344 
  total derate : arrival time                                                                             0.0385 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1728 

  slack (with derating applied) (MET)                                                                     0.1416 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.3145 



  Startpoint: la_data_in[1]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[129]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[1] (in)                                                           1.6240                     0.8616 &   2.8616 f
  la_data_in[1] (net)                                    2   0.2343 
  mprj/la_data_in[1] (user_proj_example)                                       0.0000   0.9500            0.0000 &   2.8616 f
  mprj/la_data_in[1] (net) 
  mprj/i_BUF[129]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.5769   1.6343   0.9500  -0.3371  -0.2812 &   2.5804 f
  mprj/i_BUF[129]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0836   0.9500            0.4170 &   2.9974 f
  mprj/buf_i[129] (net)                                  1   0.0069 
  mprj/i_FF[129]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0836   0.9500   0.0000   0.0001 &   2.9974 f
  data arrival time                                                                                                  2.9974

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[129]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5214   1.0500   0.0000   0.7654 &   2.5884 r
  clock reconvergence pessimism                                                                           0.0000     2.5884
  clock uncertainty                                                                                       0.1000     2.6884
  library hold time                                                                     1.0000            0.1619     2.8503
  data required time                                                                                                 2.8503
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.8503
  data arrival time                                                                                                 -2.9974
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.1472

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1233 
  total derate : arrival time                                                                             0.0426 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1659 

  slack (with derating applied) (MET)                                                                     0.1472 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.3131 



  Startpoint: la_oenb[5] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[69]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[5] (in)                                                              1.4922                     0.7937 &   2.7937 f
  la_oenb[5] (net)                                       2   0.2154 
  mprj/la_oenb[5] (user_proj_example)                                          0.0000   0.9500            0.0000 &   2.7937 f
  mprj/la_oenb[5] (net) 
  mprj/i_BUF[69]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.3260   1.5010   0.9500  -0.1995  -0.1443 &   2.6495 f
  mprj/i_BUF[69]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0803   0.9500            0.3957 &   3.0452 f
  mprj/buf_i[69] (net)                                   1   0.0064 
  mprj/i_FF[69]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0025   0.0803   0.9500  -0.0002  -0.0002 &   3.0450 f
  data arrival time                                                                                                  3.0450

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[69]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.5400   1.0500   0.0000   0.8119 &   2.6348 r
  clock reconvergence pessimism                                                                           0.0000     2.6348
  clock uncertainty                                                                                       0.1000     2.7348
  library hold time                                                                     1.0000            0.1630     2.8978
  data required time                                                                                                 2.8978
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.8978
  data arrival time                                                                                                 -3.0450
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.1472

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1255 
  total derate : arrival time                                                                             0.0342 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1597 

  slack (with derating applied) (MET)                                                                     0.1472 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.3069 



  Startpoint: io_in[32] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[224]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[32] (in)                                                               3.8828                     1.9784 &   3.9784 r
  io_in[32] (net)                                        2   0.3412 
  mprj/io_in[32] (user_proj_example)                                           0.0000   0.9500            0.0000 &   3.9784 r
  mprj/io_in[32] (net) 
  mprj/i_BUF[224]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.2618   3.9009   0.9500  -0.7032  -0.5845 &   3.3939 r
  mprj/i_BUF[224]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1370   0.9500            0.0386 &   3.4325 r
  mprj/buf_i[224] (net)                                  2   0.0349 
  mprj/i_FF[224]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1370   0.9500   0.0000   0.0007 &   3.4332 r
  data arrival time                                                                                                  3.4332

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[224]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.6248   1.0500   0.0000   1.2387 &   3.0616 r
  clock reconvergence pessimism                                                                           0.0000     3.0616
  clock uncertainty                                                                                       0.1000     3.1616
  library hold time                                                                     1.0000            0.1145     3.2761
  data required time                                                                                                 3.2761
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.2761
  data arrival time                                                                                                 -3.4332
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.1571

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1458 
  total derate : arrival time                                                                             0.0453 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1911 

  slack (with derating applied) (MET)                                                                     0.1571 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.3482 



  Startpoint: la_data_in[27]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[155]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[27] (in)                                                          2.9155                     1.5413 &   3.5413 r
  la_data_in[27] (net)                                   2   0.2573 
  mprj/la_data_in[27] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.5413 r
  mprj/la_data_in[27] (net) 
  mprj/i_BUF[155]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.4558   2.9186   0.9500  -0.2775  -0.2331 &   3.3082 r
  mprj/i_BUF[155]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0980   0.9500            0.0600 &   3.3681 r
  mprj/buf_i[155] (net)                                  2   0.0124 
  mprj/i_FF[155]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0311   0.0980   0.9500  -0.0149  -0.0155 &   3.3526 r
  data arrival time                                                                                                  3.3526

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[155]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.6164   1.0500   0.0000   1.1495 &   2.9724 r
  clock reconvergence pessimism                                                                           0.0000     2.9724
  clock uncertainty                                                                                       0.1000     3.0724
  library hold time                                                                     1.0000            0.1191     3.1915
  data required time                                                                                                 3.1915
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.1915
  data arrival time                                                                                                 -3.3526
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.1612

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1415 
  total derate : arrival time                                                                             0.0208 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1624 

  slack (with derating applied) (MET)                                                                     0.1612 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.3235 



  Startpoint: io_in[29] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[221]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[29] (in)                                                               1.7372                     0.9149 &   2.9149 f
  io_in[29] (net)                                        2   0.2497 
  mprj/io_in[29] (user_proj_example)                                           0.0000   0.9500            0.0000 &   2.9149 f
  mprj/io_in[29] (net) 
  mprj/i_BUF[221]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   1.7503   0.9500   0.0000   0.0858 &   3.0008 f
  mprj/i_BUF[221]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1114   0.9500            0.4598 &   3.4606 f
  mprj/buf_i[221] (net)                                  2   0.0335 
  mprj/i_FF[221]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0126   0.1114   0.9500  -0.0012  -0.0005 &   3.4600 f
  data arrival time                                                                                                  3.4600

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[221]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.6325   1.0500   0.0000   1.2157 &   3.0387 r
  clock reconvergence pessimism                                                                           0.0000     3.0387
  clock uncertainty                                                                                       0.1000     3.1387
  library hold time                                                                     1.0000            0.1534     3.2921
  data required time                                                                                                 3.2921
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.2921
  data arrival time                                                                                                 -3.4600
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.1680

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1447 
  total derate : arrival time                                                                             0.0288 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1735 

  slack (with derating applied) (MET)                                                                     0.1680 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.3415 



  Startpoint: la_oenb[48]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[112]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[48] (in)                                                             3.3643                     1.7510 &   3.7510 r
  la_oenb[48] (net)                                      2   0.2973 
  mprj/la_oenb[48] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.7510 r
  mprj/la_oenb[48] (net) 
  mprj/i_BUF[112]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.6479   3.3716   0.9500  -0.3733  -0.3001 &   3.4508 r
  mprj/i_BUF[112]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1272   0.9500            0.0598 &   3.5106 r
  mprj/buf_i[112] (net)                                  2   0.0329 
  mprj/i_FF[112]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0218   0.1272   0.9500  -0.0128  -0.0128 &   3.4979 r
  data arrival time                                                                                                  3.4979

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[112]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.6244   1.0500   0.0000   1.2899 &   3.1129 r
  clock reconvergence pessimism                                                                           0.0000     3.1129
  clock uncertainty                                                                                       0.1000     3.2129
  library hold time                                                                     1.0000            0.1156     3.3285
  data required time                                                                                                 3.3285
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.3285
  data arrival time                                                                                                 -3.4979
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.1694

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1482 
  total derate : arrival time                                                                             0.0273 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1755 

  slack (with derating applied) (MET)                                                                     0.1694 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.3449 



  Startpoint: la_data_in[5]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[133]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[5] (in)                                                           1.3263                     0.7095 &   2.7095 f
  la_data_in[5] (net)                                    2   0.1917 
  mprj/la_data_in[5] (user_proj_example)                                       0.0000   0.9500            0.0000 &   2.7095 f
  mprj/la_data_in[5] (net) 
  mprj/i_BUF[133]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.1037   1.3330   0.9500  -0.0583  -0.0077 &   2.7018 f
  mprj/i_BUF[133]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0764   0.9500            0.3681 &   3.0699 f
  mprj/buf_i[133] (net)                                  1   0.0063 
  mprj/i_FF[133]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0764   0.9500   0.0000   0.0000 &   3.0700 f
  data arrival time                                                                                                  3.0700

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[133]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5356   1.0500   0.0000   0.8005 &   2.6235 r
  clock reconvergence pessimism                                                                           0.0000     2.6235
  clock uncertainty                                                                                       0.1000     2.7235
  library hold time                                                                     1.0000            0.1643     2.8878
  data required time                                                                                                 2.8878
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.8878
  data arrival time                                                                                                 -3.0700
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.1822

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1249 
  total derate : arrival time                                                                             0.0251 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1500 

  slack (with derating applied) (MET)                                                                     0.1822 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.3322 



  Startpoint: la_oenb[25]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[89]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[25] (in)                                                             2.9349                     1.5539 &   3.5539 r
  la_oenb[25] (net)                                      2   0.2592 
  mprj/la_oenb[25] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.5539 r
  mprj/la_oenb[25] (net) 
  mprj/i_BUF[89]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.4265   2.9377   0.9500  -0.2599  -0.2164 &   3.3375 r
  mprj/i_BUF[89]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0878   0.9500            0.0486 &   3.3861 r
  mprj/buf_i[89] (net)                                   1   0.0047 
  mprj/i_FF[89]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0230   0.0878   0.9500  -0.0100  -0.0105 &   3.3757 r
  data arrival time                                                                                                  3.3757

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[89]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.6164   1.0500   0.0000   1.1497 &   2.9727 r
  clock reconvergence pessimism                                                                           0.0000     2.9727
  clock uncertainty                                                                                       0.1000     3.0727
  library hold time                                                                     1.0000            0.1195     3.1922
  data required time                                                                                                 3.1922
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.1922
  data arrival time                                                                                                 -3.3757
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.1835

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1416 
  total derate : arrival time                                                                             0.0190 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1606 

  slack (with derating applied) (MET)                                                                     0.1835 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.3440 



  Startpoint: la_oenb[14]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[78]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[14] (in)                                                             3.0106                     1.5926 &   3.5926 r
  la_oenb[14] (net)                                      2   0.2658 
  mprj/la_oenb[14] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.5926 r
  mprj/la_oenb[14] (net) 
  mprj/i_BUF[78]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.4621   3.0140   0.9500  -0.2877  -0.2420 &   3.3506 r
  mprj/i_BUF[78]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1116   0.9500            0.0665 &   3.4171 r
  mprj/buf_i[78] (net)                                   2   0.0233 
  mprj/i_FF[78]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0302   0.1116   0.9500  -0.0156  -0.0160 &   3.4011 r
  data arrival time                                                                                                  3.4011

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[78]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.6164   1.0500   0.0000   1.1538 &   2.9768 r
  clock reconvergence pessimism                                                                           0.0000     2.9768
  clock uncertainty                                                                                       0.1000     3.0768
  library hold time                                                                     1.0000            0.1174     3.1942
  data required time                                                                                                 3.1942
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.1942
  data arrival time                                                                                                 -3.4011
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.2069

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1418 
  total derate : arrival time                                                                             0.0218 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1636 

  slack (with derating applied) (MET)                                                                     0.2069 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.3705 



  Startpoint: la_data_in[0]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[128]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[0] (in)                                                           1.6060                     0.8581 &   2.8581 f
  la_data_in[0] (net)                                    2   0.2323 
  mprj/la_data_in[0] (user_proj_example)                                       0.0000   0.9500            0.0000 &   2.8581 f
  mprj/la_data_in[0] (net) 
  mprj/i_BUF[128]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.4335   1.6148   0.9500  -0.2280  -0.1717 &   2.6864 f
  mprj/i_BUF[128]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0817   0.9500            0.4125 &   3.0989 f
  mprj/buf_i[128] (net)                                  1   0.0057 
  mprj/i_FF[128]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0817   0.9500   0.0000   0.0000 &   3.0990 f
  data arrival time                                                                                                  3.0990

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[128]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5294   1.0500   0.0000   0.7846 &   2.6075 r
  clock reconvergence pessimism                                                                           0.0000     2.6075
  clock uncertainty                                                                                       0.1000     2.7075
  library hold time                                                                     1.0000            0.1625     2.8701
  data required time                                                                                                 2.8701
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.8701
  data arrival time                                                                                                 -3.0990
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.2289

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1242 
  total derate : arrival time                                                                             0.0367 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1608 

  slack (with derating applied) (MET)                                                                     0.2289 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.3897 



  Startpoint: wbs_dat_i[15]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[15]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_dat_i[15] (in)                                                           3.1769                     1.6425 &   3.6425 r
  wbs_dat_i[15] (net)                                    2   0.2800 
  mprj/wbs_dat_i[15] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.6425 r
  mprj/wbs_dat_i[15] (net) 
  mprj/i_BUF[15]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.4599   3.1865   0.9500  -0.8295  -0.7736 &   2.8690 r
  mprj/i_BUF[15]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0912   0.9500            0.0370 &   2.9060 r
  mprj/buf_i[15] (net)                                   1   0.0047 
  mprj/i_FF[15]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0912   0.9500   0.0000   0.0001 &   2.9061 r
  data arrival time                                                                                                  2.9061

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[15]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.4562   1.0500   0.0000   0.6313 &   2.4543 r
  clock reconvergence pessimism                                                                           0.0000     2.4543
  clock uncertainty                                                                                       0.1000     2.5543
  library hold time                                                                     1.0000            0.1193     2.6736
  data required time                                                                                                 2.6736
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.6736
  data arrival time                                                                                                 -2.9061
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.2325

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1169 
  total derate : arrival time                                                                             0.0486 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1654 

  slack (with derating applied) (MET)                                                                     0.2325 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.3979 



  Startpoint: la_oenb[16]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[80]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[16] (in)                                                             3.0624                     1.6227 &   3.6227 r
  la_oenb[16] (net)                                      2   0.2707 
  mprj/la_oenb[16] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.6227 r
  mprj/la_oenb[16] (net) 
  mprj/i_BUF[80]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.4783   3.0653   0.9500  -0.2889  -0.2449 &   3.3779 r
  mprj/i_BUF[80]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1001   0.9500            0.0533 &   3.4312 r
  mprj/buf_i[80] (net)                                   2   0.0124 
  mprj/i_FF[80]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0059   0.1001   0.9500  -0.0005  -0.0004 &   3.4308 r
  data arrival time                                                                                                  3.4308

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[80]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.6164   1.0500   0.0000   1.1563 &   2.9792 r
  clock reconvergence pessimism                                                                           0.0000     2.9792
  clock uncertainty                                                                                       0.1000     3.0792
  library hold time                                                                     1.0000            0.1190     3.1982
  data required time                                                                                                 3.1982
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.1982
  data arrival time                                                                                                 -3.4308
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.2327

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1419 
  total derate : arrival time                                                                             0.0204 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1622 

  slack (with derating applied) (MET)                                                                     0.2327 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.3949 



  Startpoint: la_data_in[58]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[186]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[58] (in)                                                          1.5958                     0.8452 &   2.8452 f
  la_data_in[58] (net)                                   2   0.2302 
  mprj/la_data_in[58] (user_proj_example)                                      0.0000   0.9500            0.0000 &   2.8452 f
  mprj/la_data_in[58] (net) 
  mprj/i_BUF[186]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   1.6063   0.9500   0.0000   0.0756 &   2.9209 f
  mprj/i_BUF[186]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1305   0.9500            0.4563 &   3.3771 f
  mprj/buf_i[186] (net)                                  2   0.0573 
  mprj/i_FF[186]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0551   0.1307   0.9500  -0.0090  -0.0062 &   3.3709 f
  data arrival time                                                                                                  3.3709

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[186]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5936   1.0500   0.0000   1.0587 &   2.8817 r
  clock reconvergence pessimism                                                                           0.0000     2.8817
  clock uncertainty                                                                                       0.1000     2.9817
  library hold time                                                                     1.0000            0.1484     3.1301
  data required time                                                                                                 3.1301
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.1301
  data arrival time                                                                                                 -3.3709
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.2409

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1372 
  total derate : arrival time                                                                             0.0286 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1658 

  slack (with derating applied) (MET)                                                                     0.2409 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.4067 



  Startpoint: wbs_adr_i[28]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[60]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[28] (in)                                                           2.7583                     1.4298 &   3.4298 r
  wbs_adr_i[28] (net)                                    2   0.2421 
  mprj/wbs_adr_i[28] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.4298 r
  mprj/wbs_adr_i[28] (net) 
  mprj/i_BUF[60]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.9546   2.7660   0.9500  -0.5282  -0.4745 &   2.9553 r
  mprj/i_BUF[60]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0863   0.9500            0.0575 &   3.0128 r
  mprj/buf_i[60] (net)                                   1   0.0053 
  mprj/i_FF[60]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0054   0.0863   0.9500  -0.0004  -0.0004 &   3.0124 r
  data arrival time                                                                                                  3.0124

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[60]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.5053   1.0500   0.0000   0.7281 &   2.5510 r
  clock reconvergence pessimism                                                                           0.0000     2.5510
  clock uncertainty                                                                                       0.1000     2.6510
  library hold time                                                                     1.0000            0.1195     2.7706
  data required time                                                                                                 2.7706
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.7706
  data arrival time                                                                                                 -3.0124
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.2418

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1215 
  total derate : arrival time                                                                             0.0337 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1552 

  slack (with derating applied) (MET)                                                                     0.2418 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.3970 



  Startpoint: la_data_in[15]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[143]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[15] (in)                                                          3.0840                     1.6298 &   3.6298 r
  la_data_in[15] (net)                                   2   0.2722 
  mprj/la_data_in[15] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.6298 r
  mprj/la_data_in[15] (net) 
  mprj/i_BUF[143]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.4982   3.0877   0.9500  -0.2911  -0.2429 &   3.3869 r
  mprj/i_BUF[143]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1133   0.9500            0.0638 &   3.4507 r
  mprj/buf_i[143] (net)                                  2   0.0239 
  mprj/i_FF[143]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0246   0.1133   0.9500  -0.0124  -0.0127 &   3.4380 r
  data arrival time                                                                                                  3.4380

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[143]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.6164   1.0500   0.0000   1.1550 &   2.9779 r
  clock reconvergence pessimism                                                                           0.0000     2.9779
  clock uncertainty                                                                                       0.1000     3.0779
  library hold time                                                                     1.0000            0.1172     3.1951
  data required time                                                                                                 3.1951
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.1951
  data arrival time                                                                                                 -3.4380
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.2429

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1418 
  total derate : arrival time                                                                             0.0219 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1637 

  slack (with derating applied) (MET)                                                                     0.2429 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.4066 



  Startpoint: io_in[35] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[227]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[35] (in)                                                               4.3254                     2.1925 &   4.1925 r
  io_in[35] (net)                                        2   0.3795 
  mprj/io_in[35] (user_proj_example)                                           0.0000   0.9500            0.0000 &   4.1925 r
  mprj/io_in[35] (net) 
  mprj/i_BUF[227]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.5633   4.3489   0.9500  -0.8654  -0.7164 &   3.4761 r
  mprj/i_BUF[227]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1735   0.9500            0.0425 &   3.5186 r
  mprj/buf_i[227] (net)                                  2   0.0594 
  mprj/i_FF[227]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0240   0.1738   0.9500  -0.0145  -0.0112 &   3.5074 r
  data arrival time                                                                                                  3.5074

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[227]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.6314   1.0500   0.0000   1.2107 &   3.0337 r
  clock reconvergence pessimism                                                                           0.0000     3.0337
  clock uncertainty                                                                                       0.1000     3.1337
  library hold time                                                                     1.0000            0.1103     3.2440
  data required time                                                                                                 3.2440
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.2440
  data arrival time                                                                                                 -3.5074
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.2634

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1445 
  total derate : arrival time                                                                             0.0566 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2010 

  slack (with derating applied) (MET)                                                                     0.2634 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.4644 



  Startpoint: wbs_sel_i[2]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[232]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_sel_i[2] (in)                                                            5.3001                     2.7745 &   4.7745 r
  wbs_sel_i[2] (net)                                     2   0.4712 
  mprj/wbs_sel_i[2] (user_proj_example)                                        0.0000   0.9500            0.0000 &   4.7745 r
  mprj/wbs_sel_i[2] (net) 
  mprj/i_BUF[232]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -4.1405   5.3101   0.9500  -2.2996  -2.2663 &   2.5082 r
  mprj/i_BUF[232]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1278   0.9500           -0.0591 &   2.4490 r
  mprj/buf_i[232] (net)                                  2   0.0095 
  mprj/i_FF[232]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1278   0.9500   0.0000   0.0001 &   2.4491 r
  data arrival time                                                                                                  2.4491

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[232]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0333   1.0500   0.0000   0.1373 &   1.9603 r
  clock reconvergence pessimism                                                                           0.0000     1.9603
  clock uncertainty                                                                                       0.1000     2.0603
  library hold time                                                                     1.0000            0.1155     2.1758
  data required time                                                                                                 2.1758
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.1758
  data arrival time                                                                                                 -2.4491
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.2733

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0933 
  total derate : arrival time                                                                             0.1256 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2190 

  slack (with derating applied) (MET)                                                                     0.2733 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.4923 



  Startpoint: wbs_adr_i[22]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[54]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[22] (in)                                                           2.9090                     1.5068 &   3.5068 r
  wbs_adr_i[22] (net)                                    2   0.2563 
  mprj/wbs_adr_i[22] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.5068 r
  mprj/wbs_adr_i[22] (net) 
  mprj/i_BUF[54]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.1124   2.9172   0.9500  -0.6629  -0.6108 &   2.8960 r
  mprj/i_BUF[54]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0998   0.9500            0.0619 &   2.9579 r
  mprj/buf_i[54] (net)                                   2   0.0138 
  mprj/i_FF[54]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0141   0.0998   0.9500  -0.0070  -0.0072 &   2.9507 r
  data arrival time                                                                                                  2.9507

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[54]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.4561   1.0500   0.0000   0.6337 &   2.4567 r
  clock reconvergence pessimism                                                                           0.0000     2.4567
  clock uncertainty                                                                                       0.1000     2.5567
  library hold time                                                                     1.0000            0.1189     2.6756
  data required time                                                                                                 2.6756
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.6756
  data arrival time                                                                                                 -2.9507
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.2751

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1170 
  total derate : arrival time                                                                             0.0412 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1582 

  slack (with derating applied) (MET)                                                                     0.2751 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.4333 



  Startpoint: wbs_dat_i[26]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[26]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[26] (in)                                                           1.4695                     0.7813 &   2.7813 f
  wbs_dat_i[26] (net)                                    2   0.2121 
  mprj/wbs_dat_i[26] (user_proj_example)                                       0.0000   0.9500            0.0000 &   2.7813 f
  mprj/wbs_dat_i[26] (net) 
  mprj/i_BUF[26]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.2196   1.4783   0.9500  -0.1315  -0.0734 &   2.7079 f
  mprj/i_BUF[26]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0767   0.9500            0.3893 &   3.0972 f
  mprj/buf_i[26] (net)                                   1   0.0040 
  mprj/i_FF[26]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0767   0.9500   0.0000   0.0000 &   3.0972 f
  data arrival time                                                                                                  3.0972

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[26]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.5043   1.0500   0.0000   0.7259 &   2.5489 r
  clock reconvergence pessimism                                                                           0.0000     2.5489
  clock uncertainty                                                                                       0.1000     2.6489
  library hold time                                                                     1.0000            0.1642     2.8131
  data required time                                                                                                 2.8131
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.8131
  data arrival time                                                                                                 -3.0972
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.2842

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1214 
  total derate : arrival time                                                                             0.0305 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1518 

  slack (with derating applied) (MET)                                                                     0.2842 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.4360 



  Startpoint: wbs_adr_i[13]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[45]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[13] (in)                                                           3.2369                     1.6712 &   3.6712 r
  wbs_adr_i[13] (net)                                    2   0.2852 
  mprj/wbs_adr_i[13] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.6712 r
  mprj/wbs_adr_i[13] (net) 
  mprj/i_BUF[45]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.3953   3.2473   0.9500  -0.8092  -0.7473 &   2.9239 r
  mprj/i_BUF[45]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0957   0.9500            0.0380 &   2.9619 r
  mprj/buf_i[45] (net)                                   1   0.0074 
  mprj/i_FF[45]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0957   0.9500   0.0000   0.0001 &   2.9620 r
  data arrival time                                                                                                  2.9620

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[45]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.4561   1.0500   0.0000   0.6338 &   2.4568 r
  clock reconvergence pessimism                                                                           0.0000     2.4568
  clock uncertainty                                                                                       0.1000     2.5568
  library hold time                                                                     1.0000            0.1191     2.6759
  data required time                                                                                                 2.6759
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.6759
  data arrival time                                                                                                 -2.9620
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.2861

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1170 
  total derate : arrival time                                                                             0.0478 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1648 

  slack (with derating applied) (MET)                                                                     0.2861 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.4509 



  Startpoint: wbs_adr_i[29]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[61]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[29] (in)                                                           1.5277                     0.8077 &   2.8077 f
  wbs_adr_i[29] (net)                                    2   0.2201 
  mprj/wbs_adr_i[29] (user_proj_example)                                       0.0000   0.9500            0.0000 &   2.8077 f
  mprj/wbs_adr_i[29] (net) 
  mprj/i_BUF[61]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.2690   1.5381   0.9500  -0.1608  -0.0982 &   2.7094 f
  mprj/i_BUF[61]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0784   0.9500            0.3990 &   3.1085 f
  mprj/buf_i[61] (net)                                   1   0.0043 
  mprj/i_FF[61]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0784   0.9500   0.0000   0.0000 &   3.1085 f
  data arrival time                                                                                                  3.1085

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[61]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.5050   1.0500   0.0000   0.7278 &   2.5507 r
  clock reconvergence pessimism                                                                           0.0000     2.5507
  clock uncertainty                                                                                       0.1000     2.6507
  library hold time                                                                     1.0000            0.1636     2.8143
  data required time                                                                                                 2.8143
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.8143
  data arrival time                                                                                                 -3.1085
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.2942

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1215 
  total derate : arrival time                                                                             0.0328 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1542 

  slack (with derating applied) (MET)                                                                     0.2942 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.4484 



  Startpoint: la_oenb[9] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[73]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[9] (in)                                                              3.2063                     1.6919 &   3.6919 r
  la_oenb[9] (net)                                       2   0.2828 
  mprj/la_oenb[9] (user_proj_example)                                          0.0000   0.9500            0.0000 &   3.6919 r
  mprj/la_oenb[9] (net) 
  mprj/i_BUF[73]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.7187   3.2105   0.9500  -0.4262  -0.3782 &   3.3137 r
  mprj/i_BUF[73]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1051   0.9500            0.0496 &   3.3633 r
  mprj/buf_i[73] (net)                                   2   0.0147 
  mprj/i_FF[73]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0052   0.1051   0.9500  -0.0004  -0.0003 &   3.3631 r
  data arrival time                                                                                                  3.3631

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[73]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.5767   1.0500   0.0000   1.0122 &   2.8351 r
  clock reconvergence pessimism                                                                           0.0000     2.8351
  clock uncertainty                                                                                       0.1000     2.9351
  library hold time                                                                     1.0000            0.1182     3.0534
  data required time                                                                                                 3.0534
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.0534
  data arrival time                                                                                                 -3.3631
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.3097

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1350 
  total derate : arrival time                                                                             0.0276 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1626 

  slack (with derating applied) (MET)                                                                     0.3097 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.4723 



  Startpoint: wbs_adr_i[17]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[49]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[17] (in)                                                           3.1281                     1.6157 &   3.6157 r
  wbs_adr_i[17] (net)                                    2   0.2756 
  mprj/wbs_adr_i[17] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.6157 r
  mprj/wbs_adr_i[17] (net) 
  mprj/i_BUF[49]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.2490   3.1379   0.9500  -0.7300  -0.6688 &   2.9469 r
  mprj/i_BUF[49]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0932   0.9500            0.0419 &   2.9888 r
  mprj/buf_i[49] (net)                                   1   0.0066 
  mprj/i_FF[49]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0932   0.9500   0.0000   0.0000 &   2.9889 r
  data arrival time                                                                                                  2.9889

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[49]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.4562   1.0500   0.0000   0.6313 &   2.4543 r
  clock reconvergence pessimism                                                                           0.0000     2.4543
  clock uncertainty                                                                                       0.1000     2.5543
  library hold time                                                                     1.0000            0.1192     2.6735
  data required time                                                                                                 2.6735
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.6735
  data arrival time                                                                                                 -2.9889
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.3154

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1169 
  total derate : arrival time                                                                             0.0438 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1607 

  slack (with derating applied) (MET)                                                                     0.3154 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.4761 



  Startpoint: io_in[31] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[223]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[31] (in)                                                               3.8073                     1.9510 &   3.9510 r
  io_in[31] (net)                                        2   0.3351 
  mprj/io_in[31] (user_proj_example)                                           0.0000   0.9500            0.0000 &   3.9510 r
  mprj/io_in[31] (net) 
  mprj/i_BUF[223]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.9540   3.8218   0.9500  -0.5137  -0.4023 &   3.5487 r
  mprj/i_BUF[223]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1338   0.9500            0.0402 &   3.5889 r
  mprj/buf_i[223] (net)                                  2   0.0330 
  mprj/i_FF[223]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1338   0.9500   0.0000   0.0007 &   3.5895 r
  data arrival time                                                                                                  3.5895

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[223]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.6248   1.0500   0.0000   1.2362 &   3.0592 r
  clock reconvergence pessimism                                                                           0.0000     3.0592
  clock uncertainty                                                                                       0.1000     3.1592
  library hold time                                                                     1.0000            0.1149     3.2740
  data required time                                                                                                 3.2740
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.2740
  data arrival time                                                                                                 -3.5895
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.3155

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1457 
  total derate : arrival time                                                                             0.0351 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1807 

  slack (with derating applied) (MET)                                                                     0.3155 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.4962 



  Startpoint: wbs_dat_i[24]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[24]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_dat_i[24] (in)                                                           2.9290                     1.5225 &   3.5225 r
  wbs_dat_i[24] (net)                                    2   0.2584 
  mprj/wbs_dat_i[24] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.5225 r
  mprj/wbs_dat_i[24] (net) 
  mprj/i_BUF[24]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.0565   2.9363   0.9500  -0.6250  -0.5754 &   2.9472 r
  mprj/i_BUF[24]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0860   0.9500            0.0470 &   2.9941 r
  mprj/buf_i[24] (net)                                   1   0.0034 
  mprj/i_FF[24]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0860   0.9500   0.0000   0.0000 &   2.9942 r
  data arrival time                                                                                                  2.9942

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[24]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.4560   1.0500   0.0000   0.6349 &   2.4579 r
  clock reconvergence pessimism                                                                           0.0000     2.4579
  clock uncertainty                                                                                       0.1000     2.5579
  library hold time                                                                     1.0000            0.1195     2.6774
  data required time                                                                                                 2.6774
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.6774
  data arrival time                                                                                                 -2.9942
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.3167

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1170 
  total derate : arrival time                                                                             0.0380 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1550 

  slack (with derating applied) (MET)                                                                     0.3167 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.4718 



  Startpoint: wbs_adr_i[26]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[58]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[26] (in)                                                           1.5707                     0.8324 &   2.8324 f
  wbs_adr_i[26] (net)                                    2   0.2265 
  mprj/wbs_adr_i[26] (user_proj_example)                                       0.0000   0.9500            0.0000 &   2.8324 f
  mprj/wbs_adr_i[26] (net) 
  mprj/i_BUF[58]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.2095   1.5806   0.9500  -0.1254  -0.0609 &   2.7715 f
  mprj/i_BUF[58]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0795   0.9500            0.4059 &   3.1774 f
  mprj/buf_i[58] (net)                                   1   0.0045 
  mprj/i_FF[58]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0795   0.9500   0.0000   0.0001 &   3.1774 f
  data arrival time                                                                                                  3.1774

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[58]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.5214   1.0500   0.0000   0.7654 &   2.5884 r
  clock reconvergence pessimism                                                                           0.0000     2.5884
  clock uncertainty                                                                                       0.1000     2.6884
  library hold time                                                                     1.0000            0.1633     2.8516
  data required time                                                                                                 2.8516
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.8516
  data arrival time                                                                                                 -3.1774
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.3258

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1233 
  total derate : arrival time                                                                             0.0314 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1546 

  slack (with derating applied) (MET)                                                                     0.3258 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.4804 



  Startpoint: io_in[0] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[192]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[0] (in)                                                                6.4574                     3.2883 &   5.2883 r
  io_in[0] (net)                                         2   0.5697 
  mprj/io_in[0] (user_proj_example)                                            0.0000   0.9500            0.0000 &   5.2883 r
  mprj/io_in[0] (net) 
  mprj/i_BUF[192]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -4.8715   6.4915   0.9500  -2.6608  -2.5022 &   2.7862 r
  mprj/i_BUF[192]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1738   0.9500           -0.0836 &   2.7026 r
  mprj/buf_i[192] (net)                                  2   0.0340 
  mprj/i_FF[192]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1738   0.9500   0.0000   0.0008 &   2.7034 r
  data arrival time                                                                                                  2.7034

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[192]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2450   1.0500   0.0000   0.3189 &   2.1418 r
  clock reconvergence pessimism                                                                           0.0000     2.1418
  clock uncertainty                                                                                       0.1000     2.2418
  library hold time                                                                     1.0000            0.1103     2.3521
  data required time                                                                                                 2.3521
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.3521
  data arrival time                                                                                                 -2.7034
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.3513

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1020 
  total derate : arrival time                                                                             0.1524 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2544 

  slack (with derating applied) (MET)                                                                     0.3513 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.6057 



  Startpoint: wbs_adr_i[16]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[48]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[16] (in)                                                           3.0594                     1.5820 &   3.5820 r
  wbs_adr_i[16] (net)                                    2   0.2696 
  mprj/wbs_adr_i[16] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.5820 r
  mprj/wbs_adr_i[16] (net) 
  mprj/i_BUF[48]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.0930   3.0687   0.9500  -0.6500  -0.5882 &   2.9938 r
  mprj/i_BUF[48]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0956   0.9500            0.0486 &   3.0424 r
  mprj/buf_i[48] (net)                                   2   0.0091 
  mprj/i_FF[48]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0078   0.0956   0.9500  -0.0017  -0.0017 &   3.0407 r
  data arrival time                                                                                                  3.0407

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[48]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.4562   1.0500   0.0000   0.6297 &   2.4526 r
  clock reconvergence pessimism                                                                           0.0000     2.4526
  clock uncertainty                                                                                       0.1000     2.5526
  library hold time                                                                     1.0000            0.1191     2.6717
  data required time                                                                                                 2.6717
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.6717
  data arrival time                                                                                                 -3.0407
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.3689

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1168 
  total derate : arrival time                                                                             0.0401 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1569 

  slack (with derating applied) (MET)                                                                     0.3689 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.5258 



  Startpoint: wbs_dat_i[22]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[22]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[22] (in)                                                           1.5725                     0.8321 &   2.8321 f
  wbs_dat_i[22] (net)                                    2   0.2267 
  mprj/wbs_dat_i[22] (user_proj_example)                                       0.0000   0.9500            0.0000 &   2.8321 f
  mprj/wbs_dat_i[22] (net) 
  mprj/i_BUF[22]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.3591   1.5828   0.9500  -0.2182  -0.1570 &   2.6751 f
  mprj/i_BUF[22]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0887   0.9500            0.4144 &   3.0895 f
  mprj/buf_i[22] (net)                                   2   0.0116 
  mprj/i_FF[22]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0887   0.9500   0.0000   0.0001 &   3.0896 f
  data arrival time                                                                                                  3.0896

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[22]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.4561   1.0500   0.0000   0.6340 &   2.4570 r
  clock reconvergence pessimism                                                                           0.0000     2.4570
  clock uncertainty                                                                                       0.1000     2.5570
  library hold time                                                                     1.0000            0.1602     2.7172
  data required time                                                                                                 2.7172
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.7172
  data arrival time                                                                                                 -3.0896
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.3725

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1170 
  total derate : arrival time                                                                             0.0365 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1535 

  slack (with derating applied) (MET)                                                                     0.3725 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.5260 



  Startpoint: wbs_dat_i[23]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[23]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[23] (in)                                                           1.5490                     0.8213 &   2.8213 f
  wbs_dat_i[23] (net)                                    2   0.2234 
  mprj/wbs_dat_i[23] (user_proj_example)                                       0.0000   0.9500            0.0000 &   2.8213 f
  mprj/wbs_dat_i[23] (net) 
  mprj/i_BUF[23]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.3067   1.5589   0.9500  -0.1910  -0.1306 &   2.6907 f
  mprj/i_BUF[23]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0811   0.9500            0.4044 &   3.0951 f
  mprj/buf_i[23] (net)                                   1   0.0062 
  mprj/i_FF[23]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0061   0.0811   0.9500  -0.0005  -0.0005 &   3.0946 f
  data arrival time                                                                                                  3.0946

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[23]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.4560   1.0500   0.0000   0.6348 &   2.4578 r
  clock reconvergence pessimism                                                                           0.0000     2.4578
  clock uncertainty                                                                                       0.1000     2.5578
  library hold time                                                                     1.0000            0.1627     2.7205
  data required time                                                                                                 2.7205
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.7205
  data arrival time                                                                                                 -3.0946
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.3741

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1170 
  total derate : arrival time                                                                             0.0345 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1516 

  slack (with derating applied) (MET)                                                                     0.3741 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.5257 



  Startpoint: io_in[12] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[204]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[12] (in)                                                               1.0056                     0.5454 &   2.5454 f
  io_in[12] (net)                                        2   0.1462 
  mprj/io_in[12] (user_proj_example)                                           0.0000   0.9500            0.0000 &   2.5454 f
  mprj/io_in[12] (net) 
  mprj/i_BUF[204]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   1.0094   0.9500   0.0000   0.0339 &   2.5793 f
  mprj/i_BUF[204]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0967   0.9500            0.3418 &   2.9211 f
  mprj/buf_i[204] (net)                                  2   0.0410 
  mprj/i_FF[204]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0100   0.0968   0.9500  -0.0009   0.0001 &   2.9212 f
  data arrival time                                                                                                  2.9212

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[204]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.3478   1.0500   0.0000   0.4608 &   2.2837 r
  clock reconvergence pessimism                                                                           0.0000     2.2837
  clock uncertainty                                                                                       0.1000     2.3837
  library hold time                                                                     1.0000            0.1575     2.5412
  data required time                                                                                                 2.5412
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.5412
  data arrival time                                                                                                 -2.9212
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.3799

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1087 
  total derate : arrival time                                                                             0.0199 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1286 

  slack (with derating applied) (MET)                                                                     0.3799 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.5086 



  Startpoint: wbs_dat_i[25]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[25]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[25] (in)                                                           1.4257                     0.7569 &   2.7569 f
  wbs_dat_i[25] (net)                                    2   0.2056 
  mprj/wbs_dat_i[25] (user_proj_example)                                       0.0000   0.9500            0.0000 &   2.7569 f
  mprj/wbs_dat_i[25] (net) 
  mprj/i_BUF[25]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.0066   1.4342   0.9500  -0.0038   0.0601 &   2.8170 f
  mprj/i_BUF[25]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0752   0.9500            0.3819 &   3.1989 f
  mprj/buf_i[25] (net)                                   1   0.0036 
  mprj/i_FF[25]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0752   0.9500   0.0000   0.0000 &   3.1989 f
  data arrival time                                                                                                  3.1989

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[25]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.5043   1.0500   0.0000   0.7259 &   2.5489 r
  clock reconvergence pessimism                                                                           0.0000     2.5489
  clock uncertainty                                                                                       0.1000     2.6489
  library hold time                                                                     1.0000            0.1647     2.8136
  data required time                                                                                                 2.8136
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.8136
  data arrival time                                                                                                 -3.1989
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.3853

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1214 
  total derate : arrival time                                                                             0.0237 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1450 

  slack (with derating applied) (MET)                                                                     0.3853 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.5304 



  Startpoint: la_data_in[10]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[138]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[10] (in)                                                          1.7835                     0.9642 &   2.9642 f
  la_data_in[10] (net)                                   2   0.2590 
  mprj/la_data_in[10] (user_proj_example)                                      0.0000   0.9500            0.0000 &   2.9642 f
  mprj/la_data_in[10] (net) 
  mprj/i_BUF[138]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   1.7896   0.9500   0.0000   0.0621 &   3.0263 f
  mprj/i_BUF[138]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0994   0.9500            0.4528 &   3.4791 f
  mprj/buf_i[138] (net)                                  2   0.0178 
  mprj/i_FF[138]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0122   0.0994   0.9500  -0.0011  -0.0010 &   3.4781 f
  data arrival time                                                                                                  3.4781

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[138]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5763   1.0500   0.0000   1.0129 &   2.8359 r
  clock reconvergence pessimism                                                                           0.0000     2.8359
  clock uncertainty                                                                                       0.1000     2.9359
  library hold time                                                                     1.0000            0.1566     3.0925
  data required time                                                                                                 3.0925
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.0925
  data arrival time                                                                                                 -3.4781
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.3857

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1350 
  total derate : arrival time                                                                             0.0272 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1622 

  slack (with derating applied) (MET)                                                                     0.3857 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.5479 



  Startpoint: la_oenb[63]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[127]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[63] (in)                                                             1.6109                     0.8505 &   2.8505 f
  la_oenb[63] (net)                                      2   0.2319 
  mprj/la_oenb[63] (user_proj_example)                                         0.0000   0.9500            0.0000 &   2.8505 f
  mprj/la_oenb[63] (net) 
  mprj/i_BUF[127]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   1.6223   0.9500   0.0000   0.0795 &   2.9300 f
  mprj/i_BUF[127]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1394   0.9500            0.4653 &   3.3954 f
  mprj/buf_i[127] (net)                                  2   0.0682 
  mprj/i_FF[127]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0546   0.1399   0.9500  -0.0083  -0.0038 &   3.3915 f
  data arrival time                                                                                                  3.3915

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[127]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5770   1.0500   0.0000   0.9288 &   2.7517 r
  clock reconvergence pessimism                                                                           0.0000     2.7517
  clock uncertainty                                                                                       0.1000     2.8517
  library hold time                                                                     1.0000            0.1460     2.9977
  data required time                                                                                                 2.9977
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.9977
  data arrival time                                                                                                 -3.3915
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.3938

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1310 
  total derate : arrival time                                                                             0.0293 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1604 

  slack (with derating applied) (MET)                                                                     0.3938 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.5542 



  Startpoint: la_oenb[7] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[71]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[7] (in)                                                              1.8177                     0.9803 &   2.9803 f
  la_oenb[7] (net)                                       2   0.2638 
  mprj/la_oenb[7] (user_proj_example)                                          0.0000   0.9500            0.0000 &   2.9803 f
  mprj/la_oenb[7] (net) 
  mprj/i_BUF[71]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.0000   1.8247   0.9500   0.0000   0.0678 &   3.0481 f
  mprj/i_BUF[71]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0875   0.9500            0.4466 &   3.4946 f
  mprj/buf_i[71] (net)                                   1   0.0069 
  mprj/i_FF[71]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0875   0.9500   0.0000   0.0001 &   3.4947 f
  data arrival time                                                                                                  3.4947

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[71]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.5830   1.0500   0.0000   1.0145 &   2.8374 r
  clock reconvergence pessimism                                                                           0.0000     2.8374
  clock uncertainty                                                                                       0.1000     2.9374
  library hold time                                                                     1.0000            0.1606     3.0980
  data required time                                                                                                 3.0980
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.0980
  data arrival time                                                                                                 -3.4947
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.3967

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1351 
  total derate : arrival time                                                                             0.0271 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1622 

  slack (with derating applied) (MET)                                                                     0.3967 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.5589 



  Startpoint: io_in[37] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[229]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[37] (in)                                                               5.1674                     2.6038 &   4.6038 r
  io_in[37] (net)                                        2   0.4529 
  mprj/io_in[37] (user_proj_example)                                           0.0000   0.9500            0.0000 &   4.6038 r
  mprj/io_in[37] (net) 
  mprj/i_BUF[229]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -2.1918   5.2026   0.9500  -1.1935  -1.0016 &   3.6022 r
  mprj/i_BUF[229]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1894   0.9500            0.0084 &   3.6106 r
  mprj/buf_i[229] (net)                                  2   0.0623 
  mprj/i_FF[229]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0171   0.1899   0.9500  -0.0072  -0.0027 &   3.6080 r
  data arrival time                                                                                                  3.6080

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[229]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.6194   1.0500   0.0000   1.1666 &   2.9895 r
  clock reconvergence pessimism                                                                           0.0000     2.9895
  clock uncertainty                                                                                       0.1000     3.0895
  library hold time                                                                     1.0000            0.1084     3.1980
  data required time                                                                                                 3.1980
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.1980
  data arrival time                                                                                                 -3.6080
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.4100

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1424 
  total derate : arrival time                                                                             0.0740 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2163 

  slack (with derating applied) (MET)                                                                     0.4100 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.6263 



  Startpoint: wbs_adr_i[25]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[57]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[25] (in)                                                           1.5801                     0.8366 &   2.8366 f
  wbs_adr_i[25] (net)                                    2   0.2278 
  mprj/wbs_adr_i[25] (user_proj_example)                                       0.0000   0.9500            0.0000 &   2.8366 f
  mprj/wbs_adr_i[25] (net) 
  mprj/i_BUF[57]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.2755   1.5907   0.9500  -0.1739  -0.1100 &   2.7265 f
  mprj/i_BUF[57]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0793   0.9500            0.4071 &   3.1336 f
  mprj/buf_i[57] (net)                                   1   0.0042 
  mprj/i_FF[57]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0793   0.9500   0.0000   0.0000 &   3.1336 f
  data arrival time                                                                                                  3.1336

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[57]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.4560   1.0500   0.0000   0.6350 &   2.4580 r
  clock reconvergence pessimism                                                                           0.0000     2.4580
  clock uncertainty                                                                                       0.1000     2.5580
  library hold time                                                                     1.0000            0.1633     2.7213
  data required time                                                                                                 2.7213
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.7213
  data arrival time                                                                                                 -3.1336
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.4123

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1170 
  total derate : arrival time                                                                             0.0339 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1510 

  slack (with derating applied) (MET)                                                                     0.4123 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.5633 



  Startpoint: wbs_dat_i[28]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[28]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_dat_i[28] (in)                                                           3.0643                     1.5898 &   3.5898 r
  wbs_dat_i[28] (net)                                    2   0.2703 
  mprj/wbs_dat_i[28] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.5898 r
  mprj/wbs_dat_i[28] (net) 
  mprj/i_BUF[28]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.8764   3.0724   0.9500  -0.5088  -0.4467 &   3.1432 r
  mprj/i_BUF[28]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0873   0.9500            0.0399 &   3.1831 r
  mprj/buf_i[28] (net)                                   1   0.0029 
  mprj/i_FF[28]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0873   0.9500   0.0000   0.0000 &   3.1831 r
  data arrival time                                                                                                  3.1831

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[28]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.5050   1.0500   0.0000   0.7276 &   2.5506 r
  clock reconvergence pessimism                                                                           0.0000     2.5506
  clock uncertainty                                                                                       0.1000     2.6506
  library hold time                                                                     1.0000            0.1195     2.7701
  data required time                                                                                                 2.7701
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.7701
  data arrival time                                                                                                 -3.1831
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.4130

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1215 
  total derate : arrival time                                                                             0.0322 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1536 

  slack (with derating applied) (MET)                                                                     0.4130 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.5666 



  Startpoint: wbs_dat_i[17]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[17]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_dat_i[17] (in)                                                           2.9241                     1.5133 &   3.5133 r
  wbs_dat_i[17] (net)                                    2   0.2576 
  mprj/wbs_dat_i[17] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.5133 r
  mprj/wbs_dat_i[17] (net) 
  mprj/i_BUF[17]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.9385   2.9324   0.9500  -0.5209  -0.4570 &   3.0563 r
  mprj/i_BUF[17]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1027   0.9500            0.0635 &   3.1199 r
  mprj/buf_i[17] (net)                                   2   0.0162 
  mprj/i_FF[17]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0226   0.1027   0.9500  -0.0108  -0.0111 &   3.1088 r
  data arrival time                                                                                                  3.1088

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[17]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.4651   1.0500   0.0000   0.6458 &   2.4688 r
  clock reconvergence pessimism                                                                           0.0000     2.4688
  clock uncertainty                                                                                       0.1000     2.5688
  library hold time                                                                     1.0000            0.1186     2.6873
  data required time                                                                                                 2.6873
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.6873
  data arrival time                                                                                                 -3.1088
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.4214

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1176 
  total derate : arrival time                                                                             0.0347 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1522 

  slack (with derating applied) (MET)                                                                     0.4214 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.5737 



  Startpoint: wbs_adr_i[23]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[55]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[23] (in)                                                           1.5815                     0.8377 &   2.8377 f
  wbs_adr_i[23] (net)                                    2   0.2281 
  mprj/wbs_adr_i[23] (user_proj_example)                                       0.0000   0.9500            0.0000 &   2.8377 f
  mprj/wbs_adr_i[23] (net) 
  mprj/i_BUF[55]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.2846   1.5916   0.9500  -0.1692  -0.1058 &   2.7319 f
  mprj/i_BUF[55]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0864   0.9500            0.4136 &   3.1455 f
  mprj/buf_i[55] (net)                                   2   0.0097 
  mprj/i_FF[55]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0045   0.0864   0.9500  -0.0004  -0.0003 &   3.1452 f
  data arrival time                                                                                                  3.1452

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[55]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.4560   1.0500   0.0000   0.6344 &   2.4573 r
  clock reconvergence pessimism                                                                           0.0000     2.4573
  clock uncertainty                                                                                       0.1000     2.5573
  library hold time                                                                     1.0000            0.1609     2.7182
  data required time                                                                                                 2.7182
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.7182
  data arrival time                                                                                                 -3.1452
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.4270

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1170 
  total derate : arrival time                                                                             0.0340 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1510 

  slack (with derating applied) (MET)                                                                     0.4270 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.5780 



  Startpoint: io_in[34] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[226]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[34] (in)                                                               3.9450                     2.0011 &   4.0011 r
  io_in[34] (net)                                        2   0.3463 
  mprj/io_in[34] (user_proj_example)                                           0.0000   0.9500            0.0000 &   4.0011 r
  mprj/io_in[34] (net) 
  mprj/i_BUF[226]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.8378   3.9662   0.9500  -0.5060  -0.3603 &   3.6408 r
  mprj/i_BUF[226]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1645   0.9500            0.0555 &   3.6963 r
  mprj/buf_i[226] (net)                                  2   0.0558 
  mprj/i_FF[226]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0256   0.1648   0.9500  -0.0162  -0.0132 &   3.6831 r
  data arrival time                                                                                                  3.6831

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[226]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.6314   1.0500   0.0000   1.2117 &   3.0347 r
  clock reconvergence pessimism                                                                           0.0000     3.0347
  clock uncertainty                                                                                       0.1000     3.1347
  library hold time                                                                     1.0000            0.1113     3.2460
  data required time                                                                                                 3.2460
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.2460
  data arrival time                                                                                                 -3.6831
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.4371

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1445 
  total derate : arrival time                                                                             0.0382 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1827 

  slack (with derating applied) (MET)                                                                     0.4371 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.6198 



  Startpoint: wbs_sel_i[0]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[230]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_sel_i[0] (in)                                                            4.2541                     2.2503 &   4.2503 r
  wbs_sel_i[0] (net)                                     2   0.3766 
  mprj/wbs_sel_i[0] (user_proj_example)                                        0.0000   0.9500            0.0000 &   4.2503 r
  mprj/wbs_sel_i[0] (net) 
  mprj/i_BUF[230]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -2.8170   4.2593   0.9500  -1.6292  -1.6083 &   2.6420 r
  mprj/i_BUF[230]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1099   0.9500           -0.0096 &   2.6324 r
  mprj/buf_i[230] (net)                                  1   0.0074 
  mprj/i_FF[230]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1099   0.9500   0.0000   0.0001 &   2.6325 r
  data arrival time                                                                                                  2.6325

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[230]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0543   1.0500   0.0000   0.1521 &   1.9750 r
  clock reconvergence pessimism                                                                           0.0000     1.9750
  clock uncertainty                                                                                       0.1000     2.0750
  library hold time                                                                     1.0000            0.1176     2.1926
  data required time                                                                                                 2.1926
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.1926
  data arrival time                                                                                                 -2.6325
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.4399

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0940 
  total derate : arrival time                                                                             0.0873 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1814 

  slack (with derating applied) (MET)                                                                     0.4399 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.6212 



  Startpoint: wbs_adr_i[21]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[53]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[21] (in)                                                           1.6538                     0.8738 &   2.8738 f
  wbs_adr_i[21] (net)                                    2   0.2384 
  mprj/wbs_adr_i[21] (user_proj_example)                                       0.0000   0.9500            0.0000 &   2.8738 f
  mprj/wbs_adr_i[21] (net) 
  mprj/i_BUF[53]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.3500   1.6650   0.9500  -0.2067  -0.1395 &   2.7343 f
  mprj/i_BUF[53]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0950   0.9500            0.4316 &   3.1659 f
  mprj/buf_i[53] (net)                                   2   0.0158 
  mprj/i_FF[53]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0256   0.0950   0.9500  -0.0023  -0.0023 &   3.1636 f
  data arrival time                                                                                                  3.1636

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[53]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.4561   1.0500   0.0000   0.6339 &   2.4568 r
  clock reconvergence pessimism                                                                           0.0000     2.4568
  clock uncertainty                                                                                       0.1000     2.5568
  library hold time                                                                     1.0000            0.1581     2.7149
  data required time                                                                                                 2.7149
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.7149
  data arrival time                                                                                                 -3.1636
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.4487

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1170 
  total derate : arrival time                                                                             0.0373 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1542 

  slack (with derating applied) (MET)                                                                     0.4487 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.6030 



  Startpoint: wbs_adr_i[18]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[50]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[18] (in)                                                           3.2329                     1.6678 &   3.6678 r
  wbs_adr_i[18] (net)                                    2   0.2848 
  mprj/wbs_adr_i[18] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.6678 r
  mprj/wbs_adr_i[18] (net) 
  mprj/i_BUF[50]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.1464   3.2434   0.9500  -0.6454  -0.5757 &   3.0921 r
  mprj/i_BUF[50]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1019   0.9500            0.0445 &   3.1365 r
  mprj/buf_i[50] (net)                                   2   0.0119 
  mprj/i_FF[50]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0119   0.1019   0.9500  -0.0058  -0.0060 &   3.1306 r
  data arrival time                                                                                                  3.1306

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[50]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.4561   1.0500   0.0000   0.6327 &   2.4557 r
  clock reconvergence pessimism                                                                           0.0000     2.4557
  clock uncertainty                                                                                       0.1000     2.5557
  library hold time                                                                     1.0000            0.1187     2.6744
  data required time                                                                                                 2.6744
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.6744
  data arrival time                                                                                                 -3.1306
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.4562

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1169 
  total derate : arrival time                                                                             0.0403 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1572 

  slack (with derating applied) (MET)                                                                     0.4562 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.6134 



  Startpoint: la_oenb[1] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[65]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[1] (in)                                                              1.9004                     1.0137 &   3.0137 f
  la_oenb[1] (net)                                       2   0.2748 
  mprj/la_oenb[1] (user_proj_example)                                          0.0000   0.9500            0.0000 &   3.0137 f
  mprj/la_oenb[1] (net) 
  mprj/i_BUF[65]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.0000   1.9099   0.9500   0.0000   0.0789 &   3.0926 f
  mprj/i_BUF[65]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0910   0.9500            0.4614 &   3.5540 f
  mprj/buf_i[65] (net)                                   2   0.0082 
  mprj/i_FF[65]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0910   0.9500   0.0000   0.0001 &   3.5540 f
  data arrival time                                                                                                  3.5540

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[65]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.5756   1.0500   0.0000   1.0142 &   2.8371 r
  clock reconvergence pessimism                                                                           0.0000     2.8371
  clock uncertainty                                                                                       0.1000     2.9371
  library hold time                                                                     1.0000            0.1594     3.0965
  data required time                                                                                                 3.0965
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.0965
  data arrival time                                                                                                 -3.5540
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.4575

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1351 
  total derate : arrival time                                                                             0.0284 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1635 

  slack (with derating applied) (MET)                                                                     0.4575 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.6211 



  Startpoint: wbs_dat_i[16]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[16]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_dat_i[16] (in)                                                           3.3818                     1.7462 &   3.7462 r
  wbs_dat_i[16] (net)                                    2   0.2981 
  mprj/wbs_dat_i[16] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.7462 r
  mprj/wbs_dat_i[16] (net) 
  mprj/i_BUF[16]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.1881   3.3924   0.9500  -0.6772  -0.6053 &   3.1409 r
  mprj/i_BUF[16]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0940   0.9500            0.0274 &   3.1682 r
  mprj/buf_i[16] (net)                                   1   0.0046 
  mprj/i_FF[16]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0940   0.9500   0.0000   0.0000 &   3.1683 r
  data arrival time                                                                                                  3.1683

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[16]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.4562   1.0500   0.0000   0.6313 &   2.4542 r
  clock reconvergence pessimism                                                                           0.0000     2.4542
  clock uncertainty                                                                                       0.1000     2.5542
  library hold time                                                                     1.0000            0.1192     2.6734
  data required time                                                                                                 2.6734
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.6734
  data arrival time                                                                                                 -3.1683
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.4949

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1169 
  total derate : arrival time                                                                             0.0409 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1577 

  slack (with derating applied) (MET)                                                                     0.4949 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.6526 



  Startpoint: wbs_dat_i[18]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[18]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[18] (in)                                                           1.4296                     0.7572 &   2.7572 f
  wbs_dat_i[18] (net)                                    2   0.2060 
  mprj/wbs_dat_i[18] (user_proj_example)                                       0.0000   0.9500            0.0000 &   2.7572 f
  mprj/wbs_dat_i[18] (net) 
  mprj/i_BUF[18]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.0000   1.4386   0.9500   0.0000   0.0663 &   2.8235 f
  mprj/i_BUF[18]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0867   0.9500            0.3928 &   3.2163 f
  mprj/buf_i[18] (net)                                   2   0.0125 
  mprj/i_FF[18]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0274   0.0867   0.9500  -0.0026  -0.0026 &   3.2136 f
  data arrival time                                                                                                  3.2136

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[18]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.4561   1.0500   0.0000   0.6335 &   2.4564 r
  clock reconvergence pessimism                                                                           0.0000     2.4564
  clock uncertainty                                                                                       0.1000     2.5564
  library hold time                                                                     1.0000            0.1608     2.7172
  data required time                                                                                                 2.7172
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.7172
  data arrival time                                                                                                 -3.2136
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.4964

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1170 
  total derate : arrival time                                                                             0.0243 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1413 

  slack (with derating applied) (MET)                                                                     0.4964 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.6377 



  Startpoint: wbs_adr_i[14]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[46]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[14] (in)                                                           1.7074                     0.9011 &   2.9011 f
  wbs_adr_i[14] (net)                                    2   0.2457 
  mprj/wbs_adr_i[14] (user_proj_example)                                       0.0000   0.9500            0.0000 &   2.9011 f
  mprj/wbs_adr_i[14] (net) 
  mprj/i_BUF[46]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.4289   1.7203   0.9500  -0.2478  -0.1774 &   2.7237 f
  mprj/i_BUF[46]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0964   0.9500            0.4404 &   3.1641 f
  mprj/buf_i[46] (net)                                   2   0.0160 
  mprj/i_FF[46]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0078   0.0964   0.9500  -0.0006  -0.0005 &   3.1636 f
  data arrival time                                                                                                  3.1636

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[46]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.4331   1.0500   0.0000   0.5861 &   2.4091 r
  clock reconvergence pessimism                                                                           0.0000     2.4091
  clock uncertainty                                                                                       0.1000     2.5091
  library hold time                                                                     1.0000            0.1576     2.6667
  data required time                                                                                                 2.6667
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.6667
  data arrival time                                                                                                 -3.1636
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.4969

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1147 
  total derate : arrival time                                                                             0.0400 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1547 

  slack (with derating applied) (MET)                                                                     0.4969 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.6516 



  Startpoint: io_in[10] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[202]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[10] (in)                                                               1.4533                     0.7758 &   2.7758 f
  io_in[10] (net)                                        2   0.2099 
  mprj/io_in[10] (user_proj_example)                                           0.0000   0.9500            0.0000 &   2.7758 f
  mprj/io_in[10] (net) 
  mprj/i_BUF[202]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.3257   1.4600   0.9500  -0.1969  -0.1495 &   2.6263 f
  mprj/i_BUF[202]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1125   0.9500            0.4218 &   3.0481 f
  mprj/buf_i[202] (net)                                  2   0.0437 
  mprj/i_FF[202]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0123   0.1125   0.9500  -0.0013  -0.0003 &   3.0478 f
  data arrival time                                                                                                  3.0478

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[202]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.3482   1.0500   0.0000   0.4589 &   2.2818 r
  clock reconvergence pessimism                                                                           0.0000     2.2818
  clock uncertainty                                                                                       0.1000     2.3818
  library hold time                                                                     1.0000            0.1531     2.5350
  data required time                                                                                                 2.5350
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.5350
  data arrival time                                                                                                 -3.0478
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.5128

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1087 
  total derate : arrival time                                                                             0.0352 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1438 

  slack (with derating applied) (MET)                                                                     0.5128 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.6567 



  Startpoint: wbs_adr_i[27]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[59]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[27] (in)                                                           1.5535                     0.8217 &   2.8217 f
  wbs_adr_i[27] (net)                                    2   0.2239 
  mprj/wbs_adr_i[27] (user_proj_example)                                       0.0000   0.9500            0.0000 &   2.8217 f
  mprj/wbs_adr_i[27] (net) 
  mprj/i_BUF[59]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.0000   1.5640   0.9500   0.0000   0.0722 &   2.8939 f
  mprj/i_BUF[59]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0786   0.9500            0.4028 &   3.2966 f
  mprj/buf_i[59] (net)                                   1   0.0041 
  mprj/i_FF[59]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0786   0.9500   0.0000   0.0000 &   3.2966 f
  data arrival time                                                                                                  3.2966

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[59]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.4904   1.0500   0.0000   0.6958 &   2.5187 r
  clock reconvergence pessimism                                                                           0.0000     2.5187
  clock uncertainty                                                                                       0.1000     2.6187
  library hold time                                                                     1.0000            0.1636     2.7823
  data required time                                                                                                 2.7823
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.7823
  data arrival time                                                                                                 -3.2966
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.5143

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1199 
  total derate : arrival time                                                                             0.0250 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1449 

  slack (with derating applied) (MET)                                                                     0.5143 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.6593 



  Startpoint: wbs_adr_i[24]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[56]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[24] (in)                                                           1.6937                     0.8966 &   2.8966 f
  wbs_adr_i[24] (net)                                    2   0.2443 
  mprj/wbs_adr_i[24] (user_proj_example)                                       0.0000   0.9500            0.0000 &   2.8966 f
  mprj/wbs_adr_i[24] (net) 
  mprj/i_BUF[56]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.2636   1.7051   0.9500  -0.1513  -0.0808 &   2.8158 f
  mprj/i_BUF[56]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0797   0.9500            0.4231 &   3.2389 f
  mprj/buf_i[56] (net)                                   1   0.0028 
  mprj/i_FF[56]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0797   0.9500   0.0000   0.0000 &   3.2389 f
  data arrival time                                                                                                  3.2389

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[56]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.4560   1.0500   0.0000   0.6349 &   2.4579 r
  clock reconvergence pessimism                                                                           0.0000     2.4579
  clock uncertainty                                                                                       0.1000     2.5579
  library hold time                                                                     1.0000            0.1632     2.7211
  data required time                                                                                                 2.7211
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.7211
  data arrival time                                                                                                 -3.2389
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.5178

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1170 
  total derate : arrival time                                                                             0.0339 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1510 

  slack (with derating applied) (MET)                                                                     0.5178 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.6688 



  Startpoint: wbs_dat_i[27]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[27]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[27] (in)                                                           1.5751                     0.8304 &   2.8304 f
  wbs_dat_i[27] (net)                                    2   0.2265 
  mprj/wbs_dat_i[27] (user_proj_example)                                       0.0000   0.9500            0.0000 &   2.8304 f
  mprj/wbs_dat_i[27] (net) 
  mprj/i_BUF[27]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.0000   1.5854   0.9500   0.0000   0.0751 &   2.9055 f
  mprj/i_BUF[27]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0888   0.9500            0.4148 &   3.3203 f
  mprj/buf_i[27] (net)                                   2   0.0116 
  mprj/i_FF[27]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0888   0.9500   0.0000   0.0001 &   3.3205 f
  data arrival time                                                                                                  3.3205

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[27]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.4973   1.0500   0.0000   0.7107 &   2.5336 r
  clock reconvergence pessimism                                                                           0.0000     2.5336
  clock uncertainty                                                                                       0.1000     2.6336
  library hold time                                                                     1.0000            0.1601     2.7938
  data required time                                                                                                 2.7938
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.7938
  data arrival time                                                                                                 -3.3205
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.5267

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1206 
  total derate : arrival time                                                                             0.0258 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1464 

  slack (with derating applied) (MET)                                                                     0.5267 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.6731 



  Startpoint: io_in[33] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[225]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[33] (in)                                                               4.2387                     2.1485 &   4.1485 r
  io_in[33] (net)                                        2   0.3722 
  mprj/io_in[33] (user_proj_example)                                           0.0000   0.9500            0.0000 &   4.1485 r
  mprj/io_in[33] (net) 
  mprj/i_BUF[225]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.8943   4.2626   0.9500  -0.5106  -0.3542 &   3.7943 r
  mprj/i_BUF[225]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1451   0.9500            0.0255 &   3.8198 r
  mprj/buf_i[225] (net)                                  2   0.0375 
  mprj/i_FF[225]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1451   0.9500   0.0000   0.0010 &   3.8207 r
  data arrival time                                                                                                  3.8207

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[225]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.6248   1.0500   0.0000   1.2384 &   3.0613 r
  clock reconvergence pessimism                                                                           0.0000     3.0613
  clock uncertainty                                                                                       0.1000     3.1613
  library hold time                                                                     1.0000            0.1136     3.2749
  data required time                                                                                                 3.2749
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.2749
  data arrival time                                                                                                 -3.8207
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.5458

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1458 
  total derate : arrival time                                                                             0.0365 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1823 

  slack (with derating applied) (MET)                                                                     0.5458 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.7281 



  Startpoint: io_in[13] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[205]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[13] (in)                                                               1.3453                     0.7267 &   2.7267 f
  io_in[13] (net)                                        2   0.1951 
  mprj/io_in[13] (user_proj_example)                                           0.0000   0.9500            0.0000 &   2.7267 f
  mprj/io_in[13] (net) 
  mprj/i_BUF[205]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.1384   1.3505   0.9500  -0.0875  -0.0431 &   2.6836 f
  mprj/i_BUF[205]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1074   0.9500            0.4011 &   3.0847 f
  mprj/buf_i[205] (net)                                  2   0.0413 
  mprj/i_FF[205]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1074   0.9500   0.0000   0.0009 &   3.0857 f
  data arrival time                                                                                                  3.0857

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[205]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.3478   1.0500   0.0000   0.4611 &   2.2841 r
  clock reconvergence pessimism                                                                           0.0000     2.2841
  clock uncertainty                                                                                       0.1000     2.3841
  library hold time                                                                     1.0000            0.1544     2.5385
  data required time                                                                                                 2.5385
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.5385
  data arrival time                                                                                                 -3.0857
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.5471

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1088 
  total derate : arrival time                                                                             0.0281 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1369 

  slack (with derating applied) (MET)                                                                     0.5471 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.6840 



  Startpoint: wbs_adr_i[15]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[47]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[15] (in)                                                           1.7063                     0.9011 &   2.9011 f
  wbs_adr_i[15] (net)                                    2   0.2458 
  mprj/wbs_adr_i[15] (user_proj_example)                                       0.0000   0.9500            0.0000 &   2.9011 f
  mprj/wbs_adr_i[15] (net) 
  mprj/i_BUF[47]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.2692   1.7186   0.9500  -0.1547  -0.0790 &   2.8222 f
  mprj/i_BUF[47]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0825   0.9500            0.4275 &   3.2497 f
  mprj/buf_i[47] (net)                                   1   0.0047 
  mprj/i_FF[47]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0825   0.9500   0.0000   0.0001 &   3.2498 f
  data arrival time                                                                                                  3.2498

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[47]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.4461   1.0500   0.0000   0.6099 &   2.4329 r
  clock reconvergence pessimism                                                                           0.0000     2.4329
  clock uncertainty                                                                                       0.1000     2.5329
  library hold time                                                                     1.0000            0.1622     2.6951
  data required time                                                                                                 2.6951
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.6951
  data arrival time                                                                                                 -3.2498
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.5547

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1159 
  total derate : arrival time                                                                             0.0346 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1505 

  slack (with derating applied) (MET)                                                                     0.5547 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.7051 



  Startpoint: wbs_dat_i[12]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[12]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[12] (in)                                                           1.5268                     0.8052 &   2.8052 f
  wbs_dat_i[12] (net)                                    2   0.2198 
  mprj/wbs_dat_i[12] (user_proj_example)                                       0.0000   0.9500            0.0000 &   2.8052 f
  mprj/wbs_dat_i[12] (net) 
  mprj/i_BUF[12]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.0000   1.5372   0.9500   0.0000   0.0750 &   2.8802 f
  mprj/i_BUF[12]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0830   0.9500            0.4030 &   3.2833 f
  mprj/buf_i[12] (net)                                   1   0.0079 
  mprj/i_FF[12]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0050   0.0830   0.9500  -0.0004  -0.0004 &   3.2829 f
  data arrival time                                                                                                  3.2829

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[12]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.4561   1.0500   0.0000   0.6322 &   2.4552 r
  clock reconvergence pessimism                                                                           0.0000     2.4552
  clock uncertainty                                                                                       0.1000     2.5552
  library hold time                                                                     1.0000            0.1621     2.7172
  data required time                                                                                                 2.7172
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.7172
  data arrival time                                                                                                 -3.2829
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.5657

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1169 
  total derate : arrival time                                                                             0.0252 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1421 

  slack (with derating applied) (MET)                                                                     0.5657 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.7077 



  Startpoint: io_in[8] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[200]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[8] (in)                                                                1.6511                     0.8710 &   2.8710 f
  io_in[8] (net)                                         2   0.2376 
  mprj/io_in[8] (user_proj_example)                                            0.0000   0.9500            0.0000 &   2.8710 f
  mprj/io_in[8] (net) 
  mprj/i_BUF[200]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.2878   1.6627   0.9500  -0.1982  -0.1280 &   2.7430 f
  mprj/i_BUF[200]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1152   0.9500            0.4520 &   3.1950 f
  mprj/buf_i[200] (net)                                  2   0.0409 
  mprj/i_FF[200]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0164   0.1153   0.9500  -0.0016  -0.0007 &   3.1943 f
  data arrival time                                                                                                  3.1943

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[200]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.4063   1.0500   0.0000   0.5396 &   2.3626 r
  clock reconvergence pessimism                                                                           0.0000     2.3626
  clock uncertainty                                                                                       0.1000     2.4626
  library hold time                                                                     1.0000            0.1524     2.6150
  data required time                                                                                                 2.6150
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.6150
  data arrival time                                                                                                 -3.1943
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.5794

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1125 
  total derate : arrival time                                                                             0.0380 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1505 

  slack (with derating applied) (MET)                                                                     0.5794 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.7299 



  Startpoint: wbs_sel_i[1]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[231]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_sel_i[1] (in)                                                            4.1671                     2.2059 &   4.2059 r
  wbs_sel_i[1] (net)                                     2   0.3690 
  mprj/wbs_sel_i[1] (user_proj_example)                                        0.0000   0.9500            0.0000 &   4.2059 r
  mprj/wbs_sel_i[1] (net) 
  mprj/i_BUF[231]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -2.3266   4.1719   0.9500  -1.4220  -1.3946 &   2.8113 r
  mprj/i_BUF[231]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1055   0.9500           -0.0090 &   2.8023 r
  mprj/buf_i[231] (net)                                  1   0.0051 
  mprj/i_FF[231]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1055   0.9500   0.0000   0.0001 &   2.8023 r
  data arrival time                                                                                                  2.8023

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[231]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0333   1.0500   0.0000   0.1373 &   1.9603 r
  clock reconvergence pessimism                                                                           0.0000     1.9603
  clock uncertainty                                                                                       0.1000     2.0603
  library hold time                                                                     1.0000            0.1181     2.1784
  data required time                                                                                                 2.1784
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.1784
  data arrival time                                                                                                 -2.8023
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.6239

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0933 
  total derate : arrival time                                                                             0.0767 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1701 

  slack (with derating applied) (MET)                                                                     0.6239 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.7940 



  Startpoint: io_in[14] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[206]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[14] (in)                                                               1.4718                     0.8021 &   2.8021 f
  io_in[14] (net)                                        2   0.2143 
  mprj/io_in[14] (user_proj_example)                                           0.0000   0.9500            0.0000 &   2.8021 f
  mprj/io_in[14] (net) 
  mprj/i_BUF[206]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.1513   1.4760   0.9500  -0.0910  -0.0460 &   2.7562 f
  mprj/i_BUF[206]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1190   0.9500            0.4279 &   3.1841 f
  mprj/buf_i[206] (net)                                  2   0.0482 
  mprj/i_FF[206]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1192   0.9500   0.0000   0.0025 &   3.1866 f
  data arrival time                                                                                                  3.1866

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[206]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.3482   1.0500   0.0000   0.4590 &   2.2820 r
  clock reconvergence pessimism                                                                           0.0000     2.2820
  clock uncertainty                                                                                       0.1000     2.3820
  library hold time                                                                     1.0000            0.1514     2.5334
  data required time                                                                                                 2.5334
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.5334
  data arrival time                                                                                                 -3.1866
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.6532

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1087 
  total derate : arrival time                                                                             0.0298 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1385 

  slack (with derating applied) (MET)                                                                     0.6532 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.7917 



  Startpoint: wbs_dat_i[31]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[31]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_dat_i[31] (in)                                                           3.4838                     1.8310 &   3.8310 r
  wbs_dat_i[31] (net)                                    2   0.3068 
  mprj/wbs_dat_i[31] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.8310 r
  mprj/wbs_dat_i[31] (net) 
  mprj/i_BUF[31]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.5702   3.4895   0.9500  -0.3353  -0.2671 &   3.5639 r
  mprj/i_BUF[31]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1072   0.9500            0.0352 &   3.5990 r
  mprj/buf_i[31] (net)                                   2   0.0132 
  mprj/i_FF[31]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0312   0.1072   0.9500  -0.0148  -0.0154 &   3.5836 r
  data arrival time                                                                                                  3.5836

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[31]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.5569   1.0500   0.0000   0.8590 &   2.6820 r
  clock reconvergence pessimism                                                                           0.0000     2.6820
  clock uncertainty                                                                                       0.1000     2.7820
  library hold time                                                                     1.0000            0.1179     2.8999
  data required time                                                                                                 2.8999
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.8999
  data arrival time                                                                                                 -3.5836
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.6837

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1277 
  total derate : arrival time                                                                             0.0238 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1515 

  slack (with derating applied) (MET)                                                                     0.6837 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.8352 



  Startpoint: io_in[36] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[228]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[36] (in)                                                               2.3377                     1.1868 &   3.1868 f
  io_in[36] (net)                                        2   0.3315 
  mprj/io_in[36] (user_proj_example)                                           0.0000   0.9500            0.0000 &   3.1868 f
  mprj/io_in[36] (net) 
  mprj/i_BUF[228]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   2.3604   0.9500   0.0000   0.1707 &   3.3575 f
  mprj/i_BUF[228]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1481   0.9500            0.5729 &   3.9304 f
  mprj/buf_i[228] (net)                                  2   0.0558 
  mprj/i_FF[228]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0122   0.1484   0.9500  -0.0010   0.0029 &   3.9333 f
  data arrival time                                                                                                  3.9333

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[228]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.6194   1.0500   0.0000   1.1667 &   2.9896 r
  clock reconvergence pessimism                                                                           0.0000     2.9896
  clock uncertainty                                                                                       0.1000     3.0896
  library hold time                                                                     1.0000            0.1438     3.2335
  data required time                                                                                                 3.2335
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.2335
  data arrival time                                                                                                 -3.9333
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.6998

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1424 
  total derate : arrival time                                                                             0.0394 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1818 

  slack (with derating applied) (MET)                                                                     0.6998 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.8816 



  Startpoint: io_in[11] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[203]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[11] (in)                                                               1.4922                     0.7989 &   2.7989 f
  io_in[11] (net)                                        2   0.2157 
  mprj/io_in[11] (user_proj_example)                                           0.0000   0.9500            0.0000 &   2.7989 f
  mprj/io_in[11] (net) 
  mprj/i_BUF[203]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.0463   1.4982   0.9500  -0.0282   0.0246 &   2.8235 f
  mprj/i_BUF[203]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1097   0.9500            0.4241 &   3.2477 f
  mprj/buf_i[203] (net)                                  2   0.0390 
  mprj/i_FF[203]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1098   0.9500   0.0000   0.0009 &   3.2486 f
  data arrival time                                                                                                  3.2486

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[203]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.3482   1.0500   0.0000   0.4589 &   2.2819 r
  clock reconvergence pessimism                                                                           0.0000     2.2819
  clock uncertainty                                                                                       0.1000     2.3819
  library hold time                                                                     1.0000            0.1538     2.5357
  data required time                                                                                                 2.5357
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.5357
  data arrival time                                                                                                 -3.2486
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.7129

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1087 
  total derate : arrival time                                                                             0.0266 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1353 

  slack (with derating applied) (MET)                                                                     0.7129 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.8482 



  Startpoint: wbs_dat_i[14]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[14]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[14] (in)                                                           1.7595                     0.9281 &   2.9281 f
  wbs_dat_i[14] (net)                                    2   0.2531 
  mprj/wbs_dat_i[14] (user_proj_example)                                       0.0000   0.9500            0.0000 &   2.9281 f
  mprj/wbs_dat_i[14] (net) 
  mprj/i_BUF[14]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.0881   1.7728   0.9500  -0.0509   0.0330 &   2.9611 f
  mprj/i_BUF[14]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0867   0.9500            0.4387 &   3.3998 f
  mprj/buf_i[14] (net)                                   1   0.0070 
  mprj/i_FF[14]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0867   0.9500   0.0000   0.0001 &   3.3999 f
  data arrival time                                                                                                  3.3999

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[14]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.4265   1.0500   0.0000   0.5744 &   2.3973 r
  clock reconvergence pessimism                                                                           0.0000     2.3973
  clock uncertainty                                                                                       0.1000     2.4973
  library hold time                                                                     1.0000            0.1608     2.6582
  data required time                                                                                                 2.6582
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.6582
  data arrival time                                                                                                 -3.3999
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.7417

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1142 
  total derate : arrival time                                                                             0.0302 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1443 

  slack (with derating applied) (MET)                                                                     0.7417 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.8860 



  Startpoint: io_in[9] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[201]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[9] (in)                                                                1.5713                     0.8332 &   2.8332 f
  io_in[9] (net)                                         2   0.2266 
  mprj/io_in[9] (user_proj_example)                                            0.0000   0.9500            0.0000 &   2.8332 f
  mprj/io_in[9] (net) 
  mprj/i_BUF[201]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.0975   1.5803   0.9500  -0.0615   0.0056 &   2.8388 f
  mprj/i_BUF[201]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1184   0.9500            0.4441 &   3.2829 f
  mprj/buf_i[201] (net)                                  2   0.0474 
  mprj/i_FF[201]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0214   0.1184   0.9500  -0.0026  -0.0015 &   3.2814 f
  data arrival time                                                                                                  3.2814

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[201]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.3482   1.0500   0.0000   0.4589 &   2.2818 r
  clock reconvergence pessimism                                                                           0.0000     2.2818
  clock uncertainty                                                                                       0.1000     2.3818
  library hold time                                                                     1.0000            0.1516     2.5334
  data required time                                                                                                 2.5334
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.5334
  data arrival time                                                                                                 -3.2814
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.7479

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1087 
  total derate : arrival time                                                                             0.0303 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1390 

  slack (with derating applied) (MET)                                                                     0.7479 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.8869 



  Startpoint: wbs_dat_i[13]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[13]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[13] (in)                                                           1.7655                     0.9325 &   2.9325 f
  wbs_dat_i[13] (net)                                    2   0.2541 
  mprj/wbs_dat_i[13] (user_proj_example)                                       0.0000   0.9500            0.0000 &   2.9325 f
  mprj/wbs_dat_i[13] (net) 
  mprj/i_BUF[13]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.0000   1.7783   0.9500   0.0000   0.0845 &   3.0169 f
  mprj/i_BUF[13]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0978   0.9500            0.4497 &   3.4666 f
  mprj/buf_i[13] (net)                                   2   0.0162 
  mprj/i_FF[13]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0210   0.0978   0.9500  -0.0021  -0.0020 &   3.4646 f
  data arrival time                                                                                                  3.4646

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[13]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.4561   1.0500   0.0000   0.6320 &   2.4549 r
  clock reconvergence pessimism                                                                           0.0000     2.4549
  clock uncertainty                                                                                       0.1000     2.5549
  library hold time                                                                     1.0000            0.1571     2.7120
  data required time                                                                                                 2.7120
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.7120
  data arrival time                                                                                                 -3.4646
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.7526

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1169 
  total derate : arrival time                                                                             0.0282 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1451 

  slack (with derating applied) (MET)                                                                     0.7526 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.8977 



  Startpoint: la_oenb[4] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[68]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[4] (in)                                                              3.3750                     1.7781 &   3.7781 r
  la_oenb[4] (net)                                       2   0.2976 
  mprj/la_oenb[4] (user_proj_example)                                          0.0000   0.9500            0.0000 &   3.7781 r
  mprj/la_oenb[4] (net) 
  mprj/i_BUF[68]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.4675   3.3800   0.9500  -0.2713  -0.2075 &   3.5707 r
  mprj/i_BUF[68]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0926   0.9500            0.0267 &   3.5973 r
  mprj/buf_i[68] (net)                                   1   0.0037 
  mprj/i_FF[68]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0926   0.9500   0.0000   0.0000 &   3.5974 r
  data arrival time                                                                                                  3.5974

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[68]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.5356   1.0500   0.0000   0.8006 &   2.6236 r
  clock reconvergence pessimism                                                                           0.0000     2.6236
  clock uncertainty                                                                                       0.1000     2.7236
  library hold time                                                                     1.0000            0.1193     2.8428
  data required time                                                                                                 2.8428
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.8428
  data arrival time                                                                                                 -3.5974
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.7545

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1249 
  total derate : arrival time                                                                             0.0190 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1440 

  slack (with derating applied) (MET)                                                                     0.7545 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.8985 



  Startpoint: wbs_dat_i[8]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[8]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[8] (in)                                                            1.8416                     0.9653 &   2.9653 f
  wbs_dat_i[8] (net)                                     2   0.2644 
  mprj/wbs_dat_i[8] (user_proj_example)                                        0.0000   0.9500            0.0000 &   2.9653 f
  mprj/wbs_dat_i[8] (net) 
  mprj/i_BUF[8]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   -0.5348   1.8577   0.9500  -0.3162  -0.2352 &   2.7301 f
  mprj/i_BUF[8]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.1008   0.9500            0.4634 &   3.1935 f
  mprj/buf_i[8] (net)                                    2   0.0177 
  mprj/i_FF[8]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   -0.0394   0.1008   0.9500  -0.0038  -0.0038 &   3.1897 f
  data arrival time                                                                                                  3.1897

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[8]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   4.2572   1.0500   0.0000   0.3397 &   2.1627 r
  clock reconvergence pessimism                                                                           0.0000     2.1627
  clock uncertainty                                                                                       0.1000     2.2627
  library hold time                                                                     1.0000            0.1562     2.4188
  data required time                                                                                                 2.4188
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.4188
  data arrival time                                                                                                 -3.1897
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.7709

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1030 
  total derate : arrival time                                                                             0.0455 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1485 

  slack (with derating applied) (MET)                                                                     0.7709 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.9194 



  Startpoint: io_in[1] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[193]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[1] (in)                                                                6.5476                     3.3555 &   5.3555 r
  io_in[1] (net)                                         2   0.5787 
  mprj/io_in[1] (user_proj_example)                                            0.0000   0.9500            0.0000 &   5.3555 r
  mprj/io_in[1] (net) 
  mprj/i_BUF[193]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -4.0980   6.5769   0.9500  -2.2561  -2.0967 &   3.2588 r
  mprj/i_BUF[193]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1744   0.9500           -0.0884 &   3.1704 r
  mprj/buf_i[193] (net)                                  2   0.0335 
  mprj/i_FF[193]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1745   0.9500   0.0000   0.0008 &   3.1711 r
  data arrival time                                                                                                  3.1711

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[193]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2790   1.0500   0.0000   0.3604 &   2.1833 r
  clock reconvergence pessimism                                                                           0.0000     2.1833
  clock uncertainty                                                                                       0.1000     2.2833
  library hold time                                                                     1.0000            0.1102     2.3935
  data required time                                                                                                 2.3935
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.3935
  data arrival time                                                                                                 -3.1711
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.7776

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1040 
  total derate : arrival time                                                                             0.1314 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2354 

  slack (with derating applied) (MET)                                                                     0.7776 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.0130 



  Startpoint: wbs_adr_i[2]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[34]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[2] (in)                                                            3.9014                     2.0002 &   4.0002 r
  wbs_adr_i[2] (net)                                     2   0.3435 
  mprj/wbs_adr_i[2] (user_proj_example)                                        0.0000   0.9500            0.0000 &   4.0002 r
  mprj/wbs_adr_i[2] (net) 
  mprj/i_BUF[34]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.9671   3.9171   0.9500  -1.1160  -1.0321 &   2.9681 r
  mprj/i_BUF[34]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1095   0.9500            0.0118 &   2.9799 r
  mprj/buf_i[34] (net)                                   2   0.0105 
  mprj/i_FF[34]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0311   0.1095   0.9500  -0.0147  -0.0153 &   2.9646 r
  data arrival time                                                                                                  2.9646

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[34]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.0407   1.0500   0.0000   0.1425 &   1.9654 r
  clock reconvergence pessimism                                                                           0.0000     1.9654
  clock uncertainty                                                                                       0.1000     2.0654
  library hold time                                                                     1.0000            0.1176     2.1831
  data required time                                                                                                 2.1831
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.1831
  data arrival time                                                                                                 -2.9646
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.7815

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0936 
  total derate : arrival time                                                                             0.0645 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1581 

  slack (with derating applied) (MET)                                                                     0.7815 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.9396 



  Startpoint: wbs_adr_i[11]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[43]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[11] (in)                                                           3.5895                     1.8451 &   3.8451 r
  wbs_adr_i[11] (net)                                    2   0.3161 
  mprj/wbs_adr_i[11] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.8451 r
  mprj/wbs_adr_i[11] (net) 
  mprj/i_BUF[43]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.8688   3.6026   0.9500  -1.0814  -1.0145 &   2.8307 r
  mprj/i_BUF[43]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0989   0.9500            0.0197 &   2.8503 r
  mprj/buf_i[43] (net)                                   1   0.0061 
  mprj/i_FF[43]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0043   0.0989   0.9500  -0.0015  -0.0016 &   2.8488 r
  data arrival time                                                                                                  2.8488

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[43]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8712   1.0500   0.0000   0.0242 &   1.8472 r
  clock reconvergence pessimism                                                                           0.0000     1.8472
  clock uncertainty                                                                                       0.1000     1.9472
  library hold time                                                                     1.0000            0.1187     2.0659
  data required time                                                                                                 2.0659
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.0659
  data arrival time                                                                                                 -2.8488
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.7828

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0880 
  total derate : arrival time                                                                             0.0616 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1495 

  slack (with derating applied) (MET)                                                                     0.7828 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.9324 



  Startpoint: wbs_dat_i[7]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[7]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[7] (in)                                                            1.8670                     0.9798 &   2.9798 f
  wbs_dat_i[7] (net)                                     2   0.2682 
  mprj/wbs_dat_i[7] (user_proj_example)                                        0.0000   0.9500            0.0000 &   2.9798 f
  mprj/wbs_dat_i[7] (net) 
  mprj/i_BUF[7]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   -0.5307   1.8825   0.9500  -0.3076  -0.2262 &   2.7536 f
  mprj/i_BUF[7]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.0866   0.9500            0.4537 &   3.2073 f
  mprj/buf_i[7] (net)                                    1   0.0053 
  mprj/i_FF[7]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   -0.0149   0.0866   0.9500  -0.0013  -0.0013 &   3.2060 f
  data arrival time                                                                                                  3.2060

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[7]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   4.2574   1.0500   0.0000   0.3393 &   2.1622 r
  clock reconvergence pessimism                                                                           0.0000     2.1622
  clock uncertainty                                                                                       0.1000     2.2622
  library hold time                                                                     1.0000            0.1609     2.4231
  data required time                                                                                                 2.4231
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.4231
  data arrival time                                                                                                 -3.2060
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.7829

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1030 
  total derate : arrival time                                                                             0.0444 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1474 

  slack (with derating applied) (MET)                                                                     0.7829 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.9303 



  Startpoint: wbs_dat_i[29]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[29]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[29] (in)                                                           1.6179                     0.8540 &   2.8540 f
  wbs_dat_i[29] (net)                                    2   0.2329 
  mprj/wbs_dat_i[29] (user_proj_example)                                       0.0000   0.9500            0.0000 &   2.8540 f
  mprj/wbs_dat_i[29] (net) 
  mprj/i_BUF[29]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.0000   1.6278   0.9500   0.0000   0.0749 &   2.9288 f
  mprj/i_BUF[29]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0801   0.9500            0.4128 &   3.3417 f
  mprj/buf_i[29] (net)                                   1   0.0043 
  mprj/i_FF[29]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0801   0.9500   0.0000   0.0000 &   3.3417 f
  data arrival time                                                                                                  3.3417

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[29]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.3477   1.0500   0.0000   0.4615 &   2.2845 r
  clock reconvergence pessimism                                                                           0.0000     2.2845
  clock uncertainty                                                                                       0.1000     2.3845
  library hold time                                                                     1.0000            0.1631     2.5475
  data required time                                                                                                 2.5475
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.5475
  data arrival time                                                                                                 -3.3417
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.7942

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1088 
  total derate : arrival time                                                                             0.0257 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1345 

  slack (with derating applied) (MET)                                                                     0.7942 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.9287 



  Startpoint: wbs_dat_i[9]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[9]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[9] (in)                                                            1.4846                     0.7849 &   2.7849 f
  wbs_dat_i[9] (net)                                     2   0.2139 
  mprj/wbs_dat_i[9] (user_proj_example)                                        0.0000   0.9500            0.0000 &   2.7849 f
  mprj/wbs_dat_i[9] (net) 
  mprj/i_BUF[9]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                    0.0000   1.4945   0.9500   0.0000   0.0725 &   2.8574 f
  mprj/i_BUF[9]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.0857   0.9500            0.3996 &   3.2570 f
  mprj/buf_i[9] (net)                                    2   0.0107 
  mprj/i_FF[9]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   -0.0032   0.0857   0.9500  -0.0003  -0.0002 &   3.2568 f
  data arrival time                                                                                                  3.2568

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[9]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   4.2571   1.0500   0.0000   0.3400 &   2.1629 r
  clock reconvergence pessimism                                                                           0.0000     2.1629
  clock uncertainty                                                                                       0.1000     2.2629
  library hold time                                                                     1.0000            0.1612     2.4241
  data required time                                                                                                 2.4241
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.4241
  data arrival time                                                                                                 -3.2568
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.8327

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1030 
  total derate : arrival time                                                                             0.0249 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1279 

  slack (with derating applied) (MET)                                                                     0.8327 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.9605 



  Startpoint: wbs_adr_i[9]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[41]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[9] (in)                                                            1.5147                     0.8001 &   2.8001 f
  wbs_adr_i[9] (net)                                     2   0.2182 
  mprj/wbs_adr_i[9] (user_proj_example)                                        0.0000   0.9500            0.0000 &   2.8001 f
  mprj/wbs_adr_i[9] (net) 
  mprj/i_BUF[41]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.0683   1.5249   0.9500  -0.0056   0.0688 &   2.8688 f
  mprj/i_BUF[41]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0850   0.9500            0.4031 &   3.2720 f
  mprj/buf_i[41] (net)                                   2   0.0097 
  mprj/i_FF[41]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0850   0.9500   0.0000   0.0001 &   3.2720 f
  data arrival time                                                                                                  3.2720

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[41]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.2571   1.0500   0.0000   0.3400 &   2.1630 r
  clock reconvergence pessimism                                                                           0.0000     2.1630
  clock uncertainty                                                                                       0.1000     2.2630
  library hold time                                                                     1.0000            0.1614     2.4244
  data required time                                                                                                 2.4244
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.4244
  data arrival time                                                                                                 -3.2720
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.8476

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1030 
  total derate : arrival time                                                                             0.0254 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1284 

  slack (with derating applied) (MET)                                                                     0.8476 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.9761 



  Startpoint: io_in[7] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[199]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[7] (in)                                                                1.8065                     0.9478 &   2.9478 f
  io_in[7] (net)                                         2   0.2593 
  mprj/io_in[7] (user_proj_example)                                            0.0000   0.9500            0.0000 &   2.9478 f
  mprj/io_in[7] (net) 
  mprj/i_BUF[199]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.1125   1.8205   0.9500  -0.0677   0.0211 &   2.9689 f
  mprj/i_BUF[199]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1253   0.9500            0.4806 &   3.4495 f
  mprj/buf_i[199] (net)                                  2   0.0453 
  mprj/i_FF[199]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0148   0.1255   0.9500  -0.0014   0.0012 &   3.4507 f
  data arrival time                                                                                                  3.4507

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[199]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.3876   1.0500   0.0000   0.5088 &   2.3317 r
  clock reconvergence pessimism                                                                           0.0000     2.3317
  clock uncertainty                                                                                       0.1000     2.4317
  library hold time                                                                     1.0000            0.1498     2.5815
  data required time                                                                                                 2.5815
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.5815
  data arrival time                                                                                                 -3.4507
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.8693

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1110 
  total derate : arrival time                                                                             0.0337 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1448 

  slack (with derating applied) (MET)                                                                     0.8693 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.0140 



  Startpoint: wbs_adr_i[1]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[33]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[1] (in)                                                            3.4923                     1.7968 &   3.7968 r
  wbs_adr_i[1] (net)                                     2   0.3076 
  mprj/wbs_adr_i[1] (user_proj_example)                                        0.0000   0.9500            0.0000 &   3.7968 r
  mprj/wbs_adr_i[1] (net) 
  mprj/i_BUF[33]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.4498   3.5047   0.9500  -0.8234  -0.7451 &   3.0517 r
  mprj/i_BUF[33]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1057   0.9500            0.0327 &   3.0844 r
  mprj/buf_i[33] (net)                                   2   0.0119 
  mprj/i_FF[33]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0279   0.1057   0.9500  -0.0138  -0.0144 &   3.0700 r
  data arrival time                                                                                                  3.0700

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[33]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.0524   1.0500   0.0000   0.1507 &   1.9737 r
  clock reconvergence pessimism                                                                           0.0000     1.9737
  clock uncertainty                                                                                       0.1000     2.0737
  library hold time                                                                     1.0000            0.1181     2.1918
  data required time                                                                                                 2.1918
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.1918
  data arrival time                                                                                                 -3.0700
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.8782

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0940 
  total derate : arrival time                                                                             0.0499 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1439 

  slack (with derating applied) (MET)                                                                     0.8782 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.0220 



  Startpoint: wbs_adr_i[8]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[40]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[8] (in)                                                            3.4562                     1.7762 &   3.7762 r
  wbs_adr_i[8] (net)                                     2   0.3042 
  mprj/wbs_adr_i[8] (user_proj_example)                                        0.0000   0.9500            0.0000 &   3.7762 r
  mprj/wbs_adr_i[8] (net) 
  mprj/i_BUF[40]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.2443   3.4689   0.9500  -0.6292  -0.5428 &   3.2334 r
  mprj/i_BUF[40]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1102   0.9500            0.0392 &   3.2726 r
  mprj/buf_i[40] (net)                                   2   0.0160 
  mprj/i_FF[40]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1102   0.9500   0.0000   0.0002 &   3.2728 r
  data arrival time                                                                                                  3.2728

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[40]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.2574   1.0500   0.0000   0.3393 &   2.1623 r
  clock reconvergence pessimism                                                                           0.0000     2.1623
  clock uncertainty                                                                                       0.1000     2.2623
  library hold time                                                                     1.0000            0.1176     2.3798
  data required time                                                                                                 2.3798
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.3798
  data arrival time                                                                                                 -3.2728
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.8930

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1030 
  total derate : arrival time                                                                             0.0397 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1427 

  slack (with derating applied) (MET)                                                                     0.8930 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.0357 



  Startpoint: wbs_adr_i[7]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[39]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[7] (in)                                                            1.6326                     0.8577 &   2.8577 f
  wbs_adr_i[7] (net)                                     2   0.2344 
  mprj/wbs_adr_i[7] (user_proj_example)                                        0.0000   0.9500            0.0000 &   2.8577 f
  mprj/wbs_adr_i[7] (net) 
  mprj/i_BUF[39]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.0748   1.6457   0.9500  -0.0061   0.0786 &   2.9362 f
  mprj/i_BUF[39]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0898   0.9500            0.4240 &   3.3603 f
  mprj/buf_i[39] (net)                                   2   0.0114 
  mprj/i_FF[39]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0898   0.9500   0.0000   0.0001 &   3.3604 f
  data arrival time                                                                                                  3.3604

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[39]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.2571   1.0500   0.0000   0.3401 &   2.1631 r
  clock reconvergence pessimism                                                                           0.0000     2.1631
  clock uncertainty                                                                                       0.1000     2.2631
  library hold time                                                                     1.0000            0.1598     2.4229
  data required time                                                                                                 2.4229
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.4229
  data arrival time                                                                                                 -3.3604
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.9375

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1030 
  total derate : arrival time                                                                             0.0271 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1301 

  slack (with derating applied) (MET)                                                                     0.9375 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.0676 



  Startpoint: io_in[15] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[207]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[15] (in)                                                               3.2348                     1.7086 &   3.7086 r
  io_in[15] (net)                                        2   0.2856 
  mprj/io_in[15] (user_proj_example)                                           0.0000   0.9500            0.0000 &   3.7086 r
  mprj/io_in[15] (net) 
  mprj/i_BUF[207]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.6205   3.2386   0.9500  -0.3746  -0.3235 &   3.3851 r
  mprj/i_BUF[207]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1367   0.9500            0.0759 &   3.4610 r
  mprj/buf_i[207] (net)                                  2   0.0438 
  mprj/i_FF[207]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0004   0.1368   0.9500  -0.0000   0.0012 &   3.4622 r
  data arrival time                                                                                                  3.4622

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[207]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.3478   1.0500   0.0000   0.4609 &   2.2839 r
  clock reconvergence pessimism                                                                           0.0000     2.2839
  clock uncertainty                                                                                       0.1000     2.3839
  library hold time                                                                     1.0000            0.1145     2.4984
  data required time                                                                                                 2.4984
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.4984
  data arrival time                                                                                                 -3.4622
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.9638

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1088 
  total derate : arrival time                                                                             0.0265 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1352 

  slack (with derating applied) (MET)                                                                     0.9638 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.0991 



  Startpoint: io_in[4] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[196]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[4] (in)                                                                4.0491                     2.0578 &   4.0578 r
  io_in[4] (net)                                         2   0.3557 
  mprj/io_in[4] (user_proj_example)                                            0.0000   0.9500            0.0000 &   4.0578 r
  mprj/io_in[4] (net) 
  mprj/i_BUF[196]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.3461   4.0700   0.9500  -0.7424  -0.6122 &   3.4456 r
  mprj/i_BUF[196]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1423   0.9500            0.0339 &   3.4795 r
  mprj/buf_i[196] (net)                                  2   0.0375 
  mprj/i_FF[196]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0234   0.1423   0.9500  -0.0133  -0.0131 &   3.4664 r
  data arrival time                                                                                                  3.4664

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[196]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.3586   1.0500   0.0000   0.4646 &   2.2876 r
  clock reconvergence pessimism                                                                           0.0000     2.2876
  clock uncertainty                                                                                       0.1000     2.3876
  library hold time                                                                     1.0000            0.1139     2.5015
  data required time                                                                                                 2.5015
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.5015
  data arrival time                                                                                                 -3.4664
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.9649

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1089 
  total derate : arrival time                                                                             0.0484 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1574 

  slack (with derating applied) (MET)                                                                     0.9649 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.1223 



  Startpoint: io_in[2] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[194]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[2] (in)                                                                4.4150                     2.2394 &   4.2394 r
  io_in[2] (net)                                         2   0.3879 
  mprj/io_in[2] (user_proj_example)                                            0.0000   0.9500            0.0000 &   4.2394 r
  mprj/io_in[2] (net) 
  mprj/i_BUF[194]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.7828   4.4376   0.9500  -0.9863  -0.8432 &   3.3962 r
  mprj/i_BUF[194]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1425   0.9500            0.0129 &   3.4091 r
  mprj/buf_i[194] (net)                                  2   0.0328 
  mprj/i_FF[194]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0069   0.1425   0.9500  -0.0028  -0.0023 &   3.4069 r
  data arrival time                                                                                                  3.4069

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[194]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.3126   1.0500   0.0000   0.4031 &   2.2261 r
  clock reconvergence pessimism                                                                           0.0000     2.2261
  clock uncertainty                                                                                       0.1000     2.3261
  library hold time                                                                     1.0000            0.1139     2.4399
  data required time                                                                                                 2.4399
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.4399
  data arrival time                                                                                                 -3.4069
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.9669

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1060 
  total derate : arrival time                                                                             0.0603 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1663 

  slack (with derating applied) (MET)                                                                     0.9669 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.1332 



  Startpoint: wbs_adr_i[12]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[44]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[12] (in)                                                           3.1606                     1.6321 &   3.6321 r
  wbs_adr_i[12] (net)                                    2   0.2784 
  mprj/wbs_adr_i[12] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.6321 r
  mprj/wbs_adr_i[12] (net) 
  mprj/i_BUF[44]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.1639   3.1703   0.9500  -0.6695  -0.6034 &   3.0288 r
  mprj/i_BUF[44]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0924   0.9500            0.0392 &   3.0679 r
  mprj/buf_i[44] (net)                                   1   0.0057 
  mprj/i_FF[44]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0074   0.0924   0.9500  -0.0022  -0.0022 &   3.0657 r
  data arrival time                                                                                                  3.0657

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[44]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.9193   1.0500   0.0000   0.0545 &   1.8774 r
  clock reconvergence pessimism                                                                           0.0000     1.8774
  clock uncertainty                                                                                       0.1000     1.9774
  library hold time                                                                     1.0000            0.1190     2.0964
  data required time                                                                                                 2.0964
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.0964
  data arrival time                                                                                                 -3.0657
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.9693

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0894 
  total derate : arrival time                                                                             0.0409 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1303 

  slack (with derating applied) (MET)                                                                     0.9693 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.0996 



  Startpoint: wbs_dat_i[21]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[21]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[21] (in)                                                           1.6202                     0.8551 &   2.8551 f
  wbs_dat_i[21] (net)                                    2   0.2332 
  mprj/wbs_dat_i[21] (user_proj_example)                                       0.0000   0.9500            0.0000 &   2.8551 f
  mprj/wbs_dat_i[21] (net) 
  mprj/i_BUF[21]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.3876   1.6316   0.9500  -0.2322  -0.1665 &   2.6886 f
  mprj/i_BUF[21]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0940   0.9500            0.4260 &   3.1146 f
  mprj/buf_i[21] (net)                                   2   0.0154 
  mprj/i_FF[21]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0103   0.0940   0.9500  -0.0009  -0.0008 &   3.1138 f
  data arrival time                                                                                                  3.1138

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[21]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.9193   1.0500   0.0000   0.0544 &   1.8774 r
  clock reconvergence pessimism                                                                           0.0000     1.8774
  clock uncertainty                                                                                       0.1000     1.9774
  library hold time                                                                     1.0000            0.1584     2.1358
  data required time                                                                                                 2.1358
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.1358
  data arrival time                                                                                                 -3.1138
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.9781

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0894 
  total derate : arrival time                                                                             0.0382 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1276 

  slack (with derating applied) (MET)                                                                     0.9781 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.1056 



  Startpoint: wbs_dat_i[20]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[20]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[20] (in)                                                           1.7338                     0.9144 &   2.9144 f
  wbs_dat_i[20] (net)                                    2   0.2493 
  mprj/wbs_dat_i[20] (user_proj_example)                                       0.0000   0.9500            0.0000 &   2.9144 f
  mprj/wbs_dat_i[20] (net) 
  mprj/i_BUF[20]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.5075   1.7471   0.9500  -0.3052  -0.2372 &   2.6772 f
  mprj/i_BUF[20]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1001   0.9500            0.4478 &   3.1251 f
  mprj/buf_i[20] (net)                                   2   0.0198 
  mprj/i_FF[20]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0163   0.1001   0.9500  -0.0016  -0.0014 &   3.1237 f
  data arrival time                                                                                                  3.1237

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[20]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.9193   1.0500   0.0000   0.0540 &   1.8770 r
  clock reconvergence pessimism                                                                           0.0000     1.8770
  clock uncertainty                                                                                       0.1000     1.9770
  library hold time                                                                     1.0000            0.1563     2.1333
  data required time                                                                                                 2.1333
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.1333
  data arrival time                                                                                                 -3.1237
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.9904

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0894 
  total derate : arrival time                                                                             0.0433 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1327 

  slack (with derating applied) (MET)                                                                     0.9904 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.1230 



  Startpoint: wbs_adr_i[20]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[52]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[20] (in)                                                           1.6218                     0.8571 &   2.8571 f
  wbs_adr_i[20] (net)                                    2   0.2338 
  mprj/wbs_adr_i[20] (user_proj_example)                                       0.0000   0.9500            0.0000 &   2.8571 f
  mprj/wbs_adr_i[20] (net) 
  mprj/i_BUF[52]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.3784   1.6331   0.9500  -0.2233  -0.1580 &   2.6992 f
  mprj/i_BUF[52]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0973   0.9500            0.4296 &   3.1288 f
  mprj/buf_i[52] (net)                                   2   0.0195 
  mprj/i_FF[52]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0121   0.0973   0.9500  -0.0011  -0.0009 &   3.1279 f
  data arrival time                                                                                                  3.1279

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[52]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.9193   1.0500   0.0000   0.0540 &   1.8769 r
  clock reconvergence pessimism                                                                           0.0000     1.8769
  clock uncertainty                                                                                       0.1000     1.9769
  library hold time                                                                     1.0000            0.1573     2.1342
  data required time                                                                                                 2.1342
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.1342
  data arrival time                                                                                                 -3.1279
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.9937

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0894 
  total derate : arrival time                                                                             0.0379 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1272 

  slack (with derating applied) (MET)                                                                     0.9937 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.1209 



  Startpoint: wbs_adr_i[10]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[42]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[10] (in)                                                           1.7891                     0.9402 &   2.9402 f
  wbs_adr_i[10] (net)                                    2   0.2571 
  mprj/wbs_adr_i[10] (user_proj_example)                                       0.0000   0.9500            0.0000 &   2.9402 f
  mprj/wbs_adr_i[10] (net) 
  mprj/i_BUF[42]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.4848   1.8040   0.9500  -0.2860  -0.2078 &   2.7324 f
  mprj/i_BUF[42]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0983   0.9500            0.4537 &   3.1861 f
  mprj/buf_i[42] (net)                                   2   0.0161 
  mprj/i_FF[42]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0175   0.0983   0.9500  -0.0016  -0.0015 &   3.1845 f
  data arrival time                                                                                                  3.1845

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[42]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.9910   1.0500   0.0000   0.1092 &   1.9321 r
  clock reconvergence pessimism                                                                           0.0000     1.9321
  clock uncertainty                                                                                       0.1000     2.0321
  library hold time                                                                     1.0000            0.1570     2.1891
  data required time                                                                                                 2.1891
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.1891
  data arrival time                                                                                                 -3.1845
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.9954

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0920 
  total derate : arrival time                                                                             0.0431 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1351 

  slack (with derating applied) (MET)                                                                     0.9954 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.1306 



  Startpoint: wbs_adr_i[19]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[51]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[19] (in)                                                           1.6603                     0.8769 &   2.8769 f
  wbs_adr_i[19] (net)                                    2   0.2393 
  mprj/wbs_adr_i[19] (user_proj_example)                                       0.0000   0.9500            0.0000 &   2.8769 f
  mprj/wbs_adr_i[19] (net) 
  mprj/i_BUF[51]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.3797   1.6719   0.9500  -0.2363  -0.1695 &   2.7074 f
  mprj/i_BUF[51]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0963   0.9500            0.4338 &   3.1412 f
  mprj/buf_i[51] (net)                                   2   0.0172 
  mprj/i_FF[51]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0208   0.0963   0.9500  -0.0019  -0.0018 &   3.1394 f
  data arrival time                                                                                                  3.1394

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[51]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.9193   1.0500   0.0000   0.0545 &   1.8775 r
  clock reconvergence pessimism                                                                           0.0000     1.8775
  clock uncertainty                                                                                       0.1000     1.9775
  library hold time                                                                     1.0000            0.1576     2.1351
  data required time                                                                                                 2.1351
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.1351
  data arrival time                                                                                                 -3.1394
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.0043

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0894 
  total derate : arrival time                                                                             0.0389 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1283 

  slack (with derating applied) (MET)                                                                     1.0043 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.1326 



  Startpoint: wbs_we_i (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[234]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_we_i (in)                                                                3.5725                     1.8820 &   3.8820 r
  wbs_we_i (net)                                         2   0.3151 
  mprj/wbs_we_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   3.8820 r
  mprj/wbs_we_i (net) 
  mprj/i_BUF[234]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.1823   3.5780   0.9500  -0.7178  -0.6605 &   3.2215 r
  mprj/i_BUF[234]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1152   0.9500            0.0374 &   3.2589 r
  mprj/buf_i[234] (net)                                  2   0.0192 
  mprj/i_FF[234]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0714   0.1153   0.9500  -0.0329  -0.0343 &   3.2246 r
  data arrival time                                                                                                  3.2246

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[234]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0732   1.0500   0.0000   0.1657 &   1.9886 r
  clock reconvergence pessimism                                                                           0.0000     1.9886
  clock uncertainty                                                                                       0.1000     2.0886
  library hold time                                                                     1.0000            0.1170     2.2056
  data required time                                                                                                 2.2056
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.2056
  data arrival time                                                                                                 -3.2246
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.0189

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0947 
  total derate : arrival time                                                                             0.0444 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1391 

  slack (with derating applied) (MET)                                                                     1.0189 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.1581 



  Startpoint: wbs_cyc_i (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[236]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_cyc_i (in)                                                               1.9045                     0.9951 &   2.9951 f
  wbs_cyc_i (net)                                        2   0.2732 
  mprj/wbs_cyc_i (user_proj_example)                                           0.0000   0.9500            0.0000 &   2.9951 f
  mprj/wbs_cyc_i (net) 
  mprj/i_BUF[236]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.4732   1.9227   0.9500  -0.2845  -0.1936 &   2.8015 f
  mprj/i_BUF[236]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1004   0.9500            0.4718 &   3.2733 f
  mprj/buf_i[236] (net)                                  2   0.0156 
  mprj/i_FF[236]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1004   0.9500   0.0000   0.0002 &   3.2735 f
  data arrival time                                                                                                  3.2735

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[236]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0766   1.0500   0.0000   0.1681 &   1.9911 r
  clock reconvergence pessimism                                                                           0.0000     1.9911
  clock uncertainty                                                                                       0.1000     2.0911
  library hold time                                                                     1.0000            0.1563     2.2474
  data required time                                                                                                 2.2474
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.2474
  data arrival time                                                                                                 -3.2735
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.0262

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0948 
  total derate : arrival time                                                                             0.0446 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1394 

  slack (with derating applied) (MET)                                                                     1.0262 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.1656 



  Startpoint: wbs_dat_i[1]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[1]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[1] (in)                                                            1.7876                     0.9379 &   2.9379 f
  wbs_dat_i[1] (net)                                     2   0.2568 
  mprj/wbs_dat_i[1] (user_proj_example)                                        0.0000   0.9500            0.0000 &   2.9379 f
  mprj/wbs_dat_i[1] (net) 
  mprj/i_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   -0.3685   1.8031   0.9500  -0.2134  -0.1285 &   2.8094 f
  mprj/i_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.0922   0.9500            0.4478 &   3.2572 f
  mprj/buf_i[1] (net)                                    2   0.0107 
  mprj/i_FF[1]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   -0.0106   0.0922   0.9500  -0.0009  -0.0008 &   3.2564 f
  data arrival time                                                                                                  3.2564

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[1]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   4.0488   1.0500   0.0000   0.1482 &   1.9712 r
  clock reconvergence pessimism                                                                           0.0000     1.9712
  clock uncertainty                                                                                       0.1000     2.0712
  library hold time                                                                     1.0000            0.1590     2.2302
  data required time                                                                                                 2.2302
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.2302
  data arrival time                                                                                                 -3.2564
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.0262

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0939 
  total derate : arrival time                                                                             0.0393 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1332 

  slack (with derating applied) (MET)                                                                     1.0262 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.1594 



  Startpoint: wbs_dat_i[3]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[3]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[3] (in)                                                            1.7140                     0.9013 &   2.9013 f
  wbs_dat_i[3] (net)                                     2   0.2463 
  mprj/wbs_dat_i[3] (user_proj_example)                                        0.0000   0.9500            0.0000 &   2.9013 f
  mprj/wbs_dat_i[3] (net) 
  mprj/i_BUF[3]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   -0.3006   1.7281   0.9500  -0.1747  -0.0937 &   2.8075 f
  mprj/i_BUF[3]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.0912   0.9500            0.4366 &   3.2441 f
  mprj/buf_i[3] (net)                                    2   0.0112 
  mprj/i_FF[3]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   -0.0109   0.0912   0.9500  -0.0010  -0.0009 &   3.2432 f
  data arrival time                                                                                                  3.2432

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[3]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   4.0218   1.0500   0.0000   0.1292 &   1.9522 r
  clock reconvergence pessimism                                                                           0.0000     1.9522
  clock uncertainty                                                                                       0.1000     2.0522
  library hold time                                                                     1.0000            0.1593     2.2115
  data required time                                                                                                 2.2115
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.2115
  data arrival time                                                                                                 -3.2432
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.0317

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0930 
  total derate : arrival time                                                                             0.0365 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1294 

  slack (with derating applied) (MET)                                                                     1.0317 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.1612 



  Startpoint: wbs_dat_i[2]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[2]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[2] (in)                                                            1.9376                     1.0094 &   3.0094 f
  wbs_dat_i[2] (net)                                     2   0.2777 
  mprj/wbs_dat_i[2] (user_proj_example)                                        0.0000   0.9500            0.0000 &   3.0094 f
  mprj/wbs_dat_i[2] (net) 
  mprj/i_BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   -0.4931   1.9570   0.9500  -0.3023  -0.2081 &   2.8013 f
  mprj/i_BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.0985   0.9500            0.4747 &   3.2760 f
  mprj/buf_i[2] (net)                                    2   0.0130 
  mprj/i_FF[2]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   -0.0173   0.0985   0.9500  -0.0016  -0.0015 &   3.2745 f
  data arrival time                                                                                                  3.2745

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[2]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   4.0449   1.0500   0.0000   0.1455 &   1.9684 r
  clock reconvergence pessimism                                                                           0.0000     1.9684
  clock uncertainty                                                                                       0.1000     2.0684
  library hold time                                                                     1.0000            0.1569     2.2253
  data required time                                                                                                 2.2253
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.2253
  data arrival time                                                                                                 -3.2745
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.0492

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0937 
  total derate : arrival time                                                                             0.0459 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1397 

  slack (with derating applied) (MET)                                                                     1.0492 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.1888 



  Startpoint: wbs_adr_i[5]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[37]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[5] (in)                                                            1.8975                     0.9931 &   2.9931 f
  wbs_adr_i[5] (net)                                     2   0.2724 
  mprj/wbs_adr_i[5] (user_proj_example)                                        0.0000   0.9500            0.0000 &   2.9931 f
  mprj/wbs_adr_i[5] (net) 
  mprj/i_BUF[37]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.6299   1.9149   0.9500  -0.3476  -0.2620 &   2.7311 f
  mprj/i_BUF[37]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1027   0.9500            0.4731 &   3.2042 f
  mprj/buf_i[37] (net)                                   2   0.0184 
  mprj/i_FF[37]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1027   0.9500   0.0000   0.0002 &   3.2044 f
  data arrival time                                                                                                  3.2044

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[37]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.9370   1.0500   0.0000   0.0744 &   1.8974 r
  clock reconvergence pessimism                                                                           0.0000     1.8974
  clock uncertainty                                                                                       0.1000     1.9974
  library hold time                                                                     1.0000            0.1557     2.1530
  data required time                                                                                                 2.1530
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.1530
  data arrival time                                                                                                 -3.2044
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.0514

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0904 
  total derate : arrival time                                                                             0.0477 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1381 

  slack (with derating applied) (MET)                                                                     1.0514 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.1894 



  Startpoint: wbs_sel_i[3]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[233]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_sel_i[3] (in)                                                            1.6733                     0.8796 &   2.8796 f
  wbs_sel_i[3] (net)                                     2   0.2404 
  mprj/wbs_sel_i[3] (user_proj_example)                                        0.0000   0.9500            0.0000 &   2.8796 f
  mprj/wbs_sel_i[3] (net) 
  mprj/i_BUF[233]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.2366   1.6868   0.9500  -0.1271  -0.0457 &   2.8339 f
  mprj/i_BUF[233]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0960   0.9500            0.4355 &   3.2694 f
  mprj/buf_i[233] (net)                                  2   0.0164 
  mprj/i_FF[233]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0960   0.9500   0.0000   0.0002 &   3.2696 f
  data arrival time                                                                                                  3.2696

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[233]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0246   1.0500   0.0000   0.1312 &   1.9541 r
  clock reconvergence pessimism                                                                           0.0000     1.9541
  clock uncertainty                                                                                       0.1000     2.0541
  library hold time                                                                     1.0000            0.1577     2.2119
  data required time                                                                                                 2.2119
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.2119
  data arrival time                                                                                                 -3.2696
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.0578

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0931 
  total derate : arrival time                                                                             0.0339 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1270 

  slack (with derating applied) (MET)                                                                     1.0578 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.1847 



  Startpoint: wbs_dat_i[19]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[19]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[19] (in)                                                           1.4176                     0.7517 &   2.7517 f
  wbs_dat_i[19] (net)                                    2   0.2044 
  mprj/wbs_dat_i[19] (user_proj_example)                                       0.0000   0.9500            0.0000 &   2.7517 f
  mprj/wbs_dat_i[19] (net) 
  mprj/i_BUF[19]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.0000   1.4261   0.9500   0.0000   0.0645 &   2.8162 f
  mprj/i_BUF[19]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0894   0.9500            0.3935 &   3.2098 f
  mprj/buf_i[19] (net)                                   2   0.0155 
  mprj/i_FF[19]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0077   0.0894   0.9500  -0.0006  -0.0005 &   3.2093 f
  data arrival time                                                                                                  3.2093

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[19]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.9193   1.0500   0.0000   0.0544 &   1.8774 r
  clock reconvergence pessimism                                                                           0.0000     1.8774
  clock uncertainty                                                                                       0.1000     1.9774
  library hold time                                                                     1.0000            0.1599     2.1373
  data required time                                                                                                 2.1373
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.1373
  data arrival time                                                                                                 -3.2093
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.0720

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0894 
  total derate : arrival time                                                                             0.0242 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1135 

  slack (with derating applied) (MET)                                                                     1.0720 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.1856 



  Startpoint: wbs_adr_i[4]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[36]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[4] (in)                                                            1.7981                     0.9428 &   2.9428 f
  wbs_adr_i[4] (net)                                     2   0.2582 
  mprj/wbs_adr_i[4] (user_proj_example)                                        0.0000   0.9500            0.0000 &   2.9428 f
  mprj/wbs_adr_i[4] (net) 
  mprj/i_BUF[36]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.3237   1.8141   0.9500  -0.1918  -0.1049 &   2.8380 f
  mprj/i_BUF[36]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1058   0.9500            0.4627 &   3.3006 f
  mprj/buf_i[36] (net)                                   2   0.0249 
  mprj/i_FF[36]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0305   0.1058   0.9500  -0.0029  -0.0027 &   3.2979 f
  data arrival time                                                                                                  3.2979

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[36]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.0302   1.0500   0.0000   0.1351 &   1.9580 r
  clock reconvergence pessimism                                                                           0.0000     1.9580
  clock uncertainty                                                                                       0.1000     2.0580
  library hold time                                                                     1.0000            0.1549     2.2129
  data required time                                                                                                 2.2129
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.2129
  data arrival time                                                                                                 -3.2979
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.0850

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0932 
  total derate : arrival time                                                                             0.0392 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1324 

  slack (with derating applied) (MET)                                                                     1.0850 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.2175 



  Startpoint: wbs_adr_i[0]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[32]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[0] (in)                                                            2.0441                     1.0762 &   3.0762 f
  wbs_adr_i[0] (net)                                     2   0.2941 
  mprj/wbs_adr_i[0] (user_proj_example)                                        0.0000   0.9500            0.0000 &   3.0762 f
  mprj/wbs_adr_i[0] (net) 
  mprj/i_BUF[32]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.5376   2.0608   0.9500  -0.3062  -0.2141 &   2.8621 f
  mprj/i_BUF[32]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1020   0.9500            0.4913 &   3.3534 f
  mprj/buf_i[32] (net)                                   2   0.0141 
  mprj/i_FF[32]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0221   0.1020   0.9500  -0.0021  -0.0020 &   3.3514 f
  data arrival time                                                                                                  3.3514

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[32]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.0792   1.0500   0.0000   0.1701 &   1.9930 r
  clock reconvergence pessimism                                                                           0.0000     1.9930
  clock uncertainty                                                                                       0.1000     2.0930
  library hold time                                                                     1.0000            0.1558     2.2489
  data required time                                                                                                 2.2489
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.2489
  data arrival time                                                                                                 -3.3514
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.1025

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0949 
  total derate : arrival time                                                                             0.0469 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1418 

  slack (with derating applied) (MET)                                                                     1.1025 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.2443 



  Startpoint: io_in[3] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[195]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[3] (in)                                                                4.3495                     2.2001 &   4.2001 r
  io_in[3] (net)                                         2   0.3813 
  mprj/io_in[3] (user_proj_example)                                            0.0000   0.9500            0.0000 &   4.2001 r
  mprj/io_in[3] (net) 
  mprj/i_BUF[195]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.3247   4.3759   0.9500  -0.8164  -0.6627 &   3.5374 r
  mprj/i_BUF[195]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1439   0.9500            0.0178 &   3.5552 r
  mprj/buf_i[195] (net)                                  2   0.0349 
  mprj/i_FF[195]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1439   0.9500   0.0000   0.0008 &   3.5560 r
  data arrival time                                                                                                  3.5560

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[195]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.3179   1.0500   0.0000   0.4103 &   2.2332 r
  clock reconvergence pessimism                                                                           0.0000     2.2332
  clock uncertainty                                                                                       0.1000     2.3332
  library hold time                                                                     1.0000            0.1137     2.4469
  data required time                                                                                                 2.4469
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.4469
  data arrival time                                                                                                 -3.5560
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.1091

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1063 
  total derate : arrival time                                                                             0.0520 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1584 

  slack (with derating applied) (MET)                                                                     1.1091 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.2675 



  Startpoint: wbs_dat_i[4]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[4]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[4] (in)                                                            2.0037                     1.0443 &   3.0443 f
  wbs_dat_i[4] (net)                                     2   0.2872 
  mprj/wbs_dat_i[4] (user_proj_example)                                        0.0000   0.9500            0.0000 &   3.0443 f
  mprj/wbs_dat_i[4] (net) 
  mprj/i_BUF[4]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   -0.6416   2.0234   0.9500  -0.3430  -0.2481 &   2.7962 f
  mprj/i_BUF[4]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.1108   0.9500            0.4955 &   3.2917 f
  mprj/buf_i[4] (net)                                    2   0.0252 
  mprj/i_FF[4]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   -0.0116   0.1108   0.9500  -0.0011  -0.0007 &   3.2910 f
  data arrival time                                                                                                  3.2910

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[4]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   3.9790   1.0500   0.0000   0.1003 &   1.9232 r
  clock reconvergence pessimism                                                                           0.0000     1.9232
  clock uncertainty                                                                                       0.1000     2.0232
  library hold time                                                                     1.0000            0.1536     2.1768
  data required time                                                                                                 2.1768
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.1768
  data arrival time                                                                                                 -3.2910
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.1142

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0916 
  total derate : arrival time                                                                             0.0492 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1408 

  slack (with derating applied) (MET)                                                                     1.1142 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.2550 



  Startpoint: wbs_dat_i[0]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[0]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[0] (in)                                                            1.6276                     0.8565 &   2.8565 f
  wbs_dat_i[0] (net)                                     2   0.2339 
  mprj/wbs_dat_i[0] (user_proj_example)                                        0.0000   0.9500            0.0000 &   2.8565 f
  mprj/wbs_dat_i[0] (net) 
  mprj/i_BUF[0]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                    0.0000   1.6404   0.9500   0.0000   0.0848 &   2.9413 f
  mprj/i_BUF[0]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.0945   0.9500            0.4277 &   3.3690 f
  mprj/buf_i[0] (net)                                    2   0.0159 
  mprj/i_FF[0]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   -0.0140   0.0945   0.9500  -0.0013  -0.0012 &   3.3678 f
  data arrival time                                                                                                  3.3678

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[0]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   4.0819   1.0500   0.0000   0.1720 &   1.9950 r
  clock reconvergence pessimism                                                                           0.0000     1.9950
  clock uncertainty                                                                                       0.1000     2.0950
  library hold time                                                                     1.0000            0.1582     2.2532
  data required time                                                                                                 2.2532
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.2532
  data arrival time                                                                                                 -3.3678
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.1146

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0950 
  total derate : arrival time                                                                             0.0270 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1220 

  slack (with derating applied) (MET)                                                                     1.1146 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.2367 



  Startpoint: wbs_adr_i[3]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[35]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[3] (in)                                                            1.5948                     0.8415 &   2.8415 f
  wbs_adr_i[3] (net)                                     2   0.2294 
  mprj/wbs_adr_i[3] (user_proj_example)                                        0.0000   0.9500            0.0000 &   2.8415 f
  mprj/wbs_adr_i[3] (net) 
  mprj/i_BUF[35]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.0000   1.6066   0.9500   0.0000   0.0805 &   2.9220 f
  mprj/i_BUF[35]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0863   0.9500            0.4155 &   3.3375 f
  mprj/buf_i[35] (net)                                   2   0.0094 
  mprj/i_FF[35]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0114   0.0863   0.9500  -0.0010  -0.0010 &   3.3366 f
  data arrival time                                                                                                  3.3366

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[35]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.0274   1.0500   0.0000   0.1331 &   1.9561 r
  clock reconvergence pessimism                                                                           0.0000     1.9561
  clock uncertainty                                                                                       0.1000     2.0561
  library hold time                                                                     1.0000            0.1610     2.2171
  data required time                                                                                                 2.2171
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.2171
  data arrival time                                                                                                 -3.3366
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.1195

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0931 
  total derate : arrival time                                                                             0.0262 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1193 

  slack (with derating applied) (MET)                                                                     1.1195 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.2388 



  Startpoint: wbs_dat_i[6]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[6]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[6] (in)                                                            1.8902                     0.9888 &   2.9888 f
  wbs_dat_i[6] (net)                                     2   0.2713 
  mprj/wbs_dat_i[6] (user_proj_example)                                        0.0000   0.9500            0.0000 &   2.9888 f
  mprj/wbs_dat_i[6] (net) 
  mprj/i_BUF[6]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   -0.3973   1.9075   0.9500  -0.2311  -0.1400 &   2.8489 f
  mprj/i_BUF[6]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.0990   0.9500            0.4683 &   3.3172 f
  mprj/buf_i[6] (net)                                    2   0.0143 
  mprj/i_FF[6]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0000   0.0990   0.9500   0.0000   0.0002 &   3.3174 f
  data arrival time                                                                                                  3.3174

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[6]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   3.9909   1.0500   0.0000   0.1092 &   1.9321 r
  clock reconvergence pessimism                                                                           0.0000     1.9321
  clock uncertainty                                                                                       0.1000     2.0321
  library hold time                                                                     1.0000            0.1567     2.1889
  data required time                                                                                                 2.1889
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.1889
  data arrival time                                                                                                 -3.3174
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.1285

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0920 
  total derate : arrival time                                                                             0.0416 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1336 

  slack (with derating applied) (MET)                                                                     1.1285 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.2621 



  Startpoint: wbs_stb_i (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[235]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_stb_i (in)                                                               1.6492                     0.8673 &   2.8673 f
  wbs_stb_i (net)                                        2   0.2369 
  mprj/wbs_stb_i (user_proj_example)                                           0.0000   0.9500            0.0000 &   2.8673 f
  mprj/wbs_stb_i (net) 
  mprj/i_BUF[235]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.0972   1.6628   0.9500  -0.0080   0.0780 &   2.9453 f
  mprj/i_BUF[235]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0977   0.9500            0.4340 &   3.3794 f
  mprj/buf_i[235] (net)                                  2   0.0192 
  mprj/i_FF[235]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0412   0.0977   0.9500  -0.0039  -0.0039 &   3.3755 f
  data arrival time                                                                                                  3.3755

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[235]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0705   1.0500   0.0000   0.1637 &   1.9867 r
  clock reconvergence pessimism                                                                           0.0000     1.9867
  clock uncertainty                                                                                       0.1000     2.0867
  library hold time                                                                     1.0000            0.1571     2.2439
  data required time                                                                                                 2.2439
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.2439
  data arrival time                                                                                                 -3.3755
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.1317

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0946 
  total derate : arrival time                                                                             0.0280 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1226 

  slack (with derating applied) (MET)                                                                     1.1317 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.2543 



  Startpoint: io_in[6] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[198]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[6] (in)                                                                3.7911                     1.9443 &   3.9443 r
  io_in[6] (net)                                         2   0.3337 
  mprj/io_in[6] (user_proj_example)                                            0.0000   0.9500            0.0000 &   3.9443 r
  mprj/io_in[6] (net) 
  mprj/i_BUF[198]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.7770   3.8055   0.9500  -0.4469  -0.3332 &   3.6110 r
  mprj/i_BUF[198]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1341   0.9500            0.0414 &   3.6524 r
  mprj/buf_i[198] (net)                                  2   0.0335 
  mprj/i_FF[198]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0082   0.1341   0.9500  -0.0025  -0.0020 &   3.6504 r
  data arrival time                                                                                                  3.6504

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[198]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.3586   1.0500   0.0000   0.4646 &   2.2876 r
  clock reconvergence pessimism                                                                           0.0000     2.2876
  clock uncertainty                                                                                       0.1000     2.3876
  library hold time                                                                     1.0000            0.1148     2.5024
  data required time                                                                                                 2.5024
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.5024
  data arrival time                                                                                                 -3.6504
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.1480

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1089 
  total derate : arrival time                                                                             0.0318 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1408 

  slack (with derating applied) (MET)                                                                     1.1480 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.2888 



  Startpoint: wbs_dat_i[5]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[5]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[5] (in)                                                            1.6735                     0.8781 &   2.8781 f
  wbs_dat_i[5] (net)                                     2   0.2403 
  mprj/wbs_dat_i[5] (user_proj_example)                                        0.0000   0.9500            0.0000 &   2.8781 f
  mprj/wbs_dat_i[5] (net) 
  mprj/i_BUF[5]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   -0.0890   1.6874   0.9500  -0.0518   0.0340 &   2.9121 f
  mprj/i_BUF[5]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.0955   0.9500            0.4351 &   3.3472 f
  mprj/buf_i[5] (net)                                    2   0.0159 
  mprj/i_FF[5]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   -0.0038   0.0955   0.9500  -0.0003  -0.0001 &   3.3471 f
  data arrival time                                                                                                  3.3471

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[5]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   3.9313   1.0500   0.0000   0.0711 &   1.8940 r
  clock reconvergence pessimism                                                                           0.0000     1.8940
  clock uncertainty                                                                                       0.1000     1.9940
  library hold time                                                                     1.0000            0.1579     2.1519
  data required time                                                                                                 2.1519
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.1519
  data arrival time                                                                                                 -3.3471
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.1952

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0902 
  total derate : arrival time                                                                             0.0302 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1204 

  slack (with derating applied) (MET)                                                                     1.1952 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.3156 



  Startpoint: io_in[5] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[197]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[5] (in)                                                                3.9577                     2.0184 &   4.0184 r
  io_in[5] (net)                                         2   0.3479 
  mprj/io_in[5] (user_proj_example)                                            0.0000   0.9500            0.0000 &   4.0184 r
  mprj/io_in[5] (net) 
  mprj/i_BUF[197]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.8392   3.9758   0.9500  -0.4855  -0.3568 &   3.6616 r
  mprj/i_BUF[197]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1378   0.9500            0.0351 &   3.6967 r
  mprj/buf_i[197] (net)                                  2   0.0346 
  mprj/i_FF[197]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0094   0.1378   0.9500  -0.0039  -0.0033 &   3.6933 r
  data arrival time                                                                                                  3.6933

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[197]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.3488   1.0500   0.0000   0.4501 &   2.2731 r
  clock reconvergence pessimism                                                                           0.0000     2.2731
  clock uncertainty                                                                                       0.1000     2.3731
  library hold time                                                                     1.0000            0.1144     2.4875
  data required time                                                                                                 2.4875
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.4875
  data arrival time                                                                                                 -3.6933
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.2058

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1082 
  total derate : arrival time                                                                             0.0344 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1426 

  slack (with derating applied) (MET)                                                                     1.2058 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.3485 



  Startpoint: wbs_dat_i[11]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[11]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[11] (in)                                                           1.5792                     0.8317 &   2.8317 f
  wbs_dat_i[11] (net)                                    2   0.2269 
  mprj/wbs_dat_i[11] (user_proj_example)                                       0.0000   0.9500            0.0000 &   2.8317 f
  mprj/wbs_dat_i[11] (net) 
  mprj/i_BUF[11]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.0000   1.5912   0.9500   0.0000   0.0798 &   2.9115 f
  mprj/i_BUF[11]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0859   0.9500            0.4130 &   3.3245 f
  mprj/buf_i[11] (net)                                   2   0.0093 
  mprj/i_FF[11]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0859   0.9500   0.0000   0.0001 &   3.3246 f
  data arrival time                                                                                                  3.3246

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[11]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8489   1.0500   0.0000   0.0113 &   1.8343 r
  clock reconvergence pessimism                                                                           0.0000     1.8343
  clock uncertainty                                                                                       0.1000     1.9343
  library hold time                                                                     1.0000            0.1611     2.0954
  data required time                                                                                                 2.0954
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.0954
  data arrival time                                                                                                 -3.3246
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.2292

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0873 
  total derate : arrival time                                                                             0.0259 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1133 

  slack (with derating applied) (MET)                                                                     1.2292 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.3425 



  Startpoint: wbs_adr_i[6]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[38]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[6] (in)                                                            1.8466                     0.9688 &   2.9688 f
  wbs_adr_i[6] (net)                                     2   0.2652 
  mprj/wbs_adr_i[6] (user_proj_example)                                        0.0000   0.9500            0.0000 &   2.9688 f
  mprj/wbs_adr_i[6] (net) 
  mprj/i_BUF[38]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.0000   1.8626   0.9500   0.0000   0.0977 &   3.0664 f
  mprj/i_BUF[38]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1030   0.9500            0.4664 &   3.5328 f
  mprj/buf_i[38] (net)                                   2   0.0202 
  mprj/i_FF[38]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1030   0.9500   0.0000   0.0003 &   3.5331 f
  data arrival time                                                                                                  3.5331

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[38]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.9823   1.0500   0.0000   0.1024 &   1.9254 r
  clock reconvergence pessimism                                                                           0.0000     1.9254
  clock uncertainty                                                                                       0.1000     2.0254
  library hold time                                                                     1.0000            0.1556     2.1810
  data required time                                                                                                 2.1810
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.1810
  data arrival time                                                                                                 -3.5331
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.3521

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0917 
  total derate : arrival time                                                                             0.0297 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1214 

  slack (with derating applied) (MET)                                                                     1.3521 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.4735 



  Startpoint: wbs_dat_i[10]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[10]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_dat_i[10] (in)                                                           3.7098                     1.9181 &   3.9181 r
  wbs_dat_i[10] (net)                                    2   0.3273 
  mprj/wbs_dat_i[10] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.9181 r
  mprj/wbs_dat_i[10] (net) 
  mprj/i_BUF[10]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.7321   3.7201   0.9500  -0.4488  -0.3563 &   3.5619 r
  mprj/i_BUF[10]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1028   0.9500            0.0166 &   3.5785 r
  mprj/buf_i[10] (net)                                   1   0.0077 
  mprj/i_FF[10]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1028   0.9500   0.0000   0.0001 &   3.5785 r
  data arrival time                                                                                                  3.5785

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[10]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.9179   1.0500   0.0000   0.0526 &   1.8756 r
  clock reconvergence pessimism                                                                           0.0000     1.8756
  clock uncertainty                                                                                       0.1000     1.9756
  library hold time                                                                     1.0000            0.1184     2.0940
  data required time                                                                                                 2.0940
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.0940
  data arrival time                                                                                                 -3.5785
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.4845

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0893 
  total derate : arrival time                                                                             0.0294 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1187 

  slack (with derating applied) (MET)                                                                     1.4845 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.6032 



  Startpoint: mprj/o_FF[53]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[21]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &   0.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &   1.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[53]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8291   0.9500   0.0000   0.8341 &   2.4835 r
  mprj/o_FF[53]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1189   0.9500            0.6029 &   3.0863 r
  mprj/o_q[53] (net)                                     1   0.0073 
  mprj/o_dly[53]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1189   0.9500   0.0000   0.0001 &   3.0864 r
  mprj/o_dly[53]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3247   0.9500            0.6281 &   3.7145 r
  mprj/o_q_dly[53] (net)                                 2   0.0261 
  mprj/o_BUF[53]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.1295   0.3247   0.9500  -0.0690  -0.0720 &   3.6425 r
  mprj/o_BUF[53]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.7660   0.9500            2.6319 &   6.2745 r
  mprj/la_data_out[21] (net)                             1   0.4208 
  mprj/la_data_out[21] (user_proj_example)                                     0.0000   0.9500            0.0000 &   6.2745 r
  la_data_out[21] (net) 
  la_data_out[21] (out)                                              -4.6075   4.7730   0.9500  -2.5922  -2.6173 &   3.6571 r
  data arrival time                                                                                                  3.6571

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -3.6571
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.5571

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4726 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4726 

  slack (with derating applied) (MET)                                                                     5.5571 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.0297 



  Startpoint: mprj/o_FF[49]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[17]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &   0.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &   1.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[49]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8291   0.9500   0.0000   0.4176 &   2.0669 r
  mprj/o_FF[49]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1339   0.9500            0.5663 &   2.6333 f
  mprj/o_q[49] (net)                                     2   0.0146 
  mprj/o_dly[49]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.0225   0.1339   0.9500  -0.0025  -0.0025 &   2.6308 f
  mprj/o_dly[49]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.1448   0.9500            0.5863 &   3.2170 f
  mprj/o_q_dly[49] (net)                                 1   0.0072 
  mprj/o_BUF[49]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1448   0.9500   0.0000   0.0001 &   3.2171 f
  mprj/o_BUF[49]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.3993   0.9500            1.4381 &   4.6552 f
  mprj/la_data_out[17] (net)                             1   0.3473 
  mprj/la_data_out[17] (user_proj_example)                                     0.0000   0.9500            0.0000 &   4.6552 f
  la_data_out[17] (net) 
  la_data_out[17] (out)                                              -1.7854   2.4114   0.9500  -0.9974  -0.9494 &   3.7059 f
  data arrival time                                                                                                  3.7059

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -3.7059
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.6059

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3003 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3003 

  slack (with derating applied) (MET)                                                                     5.6059 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.9062 



  Startpoint: mprj/o_FF[9]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[9]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &   0.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &   1.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[9]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   3.8291   0.9500   0.0000   0.2025 &   1.8518 r
  mprj/o_FF[9]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.1541   0.9500            0.5808 &   2.4327 f
  mprj/o_q[9] (net)                                      2   0.0180 
  mprj/o_dly[9]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                   0.0000   0.1541   0.9500   0.0000   0.0002 &   2.4329 f
  mprj/o_dly[9]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                            0.2539   0.9500            0.6863 &   3.1192 f
  mprj/o_q_dly[9] (net)                                  2   0.0251 
  mprj/o_BUF[9]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   -0.1066   0.2539   0.9500  -0.0585  -0.0612 &   3.0581 f
  mprj/o_BUF[9]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             3.0024   0.9500            1.7764 &   4.8345 f
  mprj/wbs_dat_o[9] (net)                                1   0.4359 
  mprj/wbs_dat_o[9] (user_proj_example)                                        0.0000   0.9500            0.0000 &   4.8345 f
  wbs_dat_o[9] (net) 
  wbs_dat_o[9] (out)                                                 -1.9093   3.0242   0.9500  -1.0999  -1.0043 &   3.8302 f
  data arrival time                                                                                                  3.8302

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -3.8302
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.7302

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3235 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3235 

  slack (with derating applied) (MET)                                                                     5.7302 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.0537 



  Startpoint: mprj/o_FF[15]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[15]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &   0.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &   1.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[15]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8291   0.9500   0.0000   0.3078 &   1.9571 r
  mprj/o_FF[15]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0666   0.9500            0.5159 &   2.4730 f
  mprj/o_q[15] (net)                                     1   0.0034 
  mprj/o_dly[15]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.0666   0.9500   0.0000   0.0000 &   2.4730 f
  mprj/o_dly[15]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2149   0.9500            0.6274 &   3.1004 f
  mprj/o_q_dly[15] (net)                                 2   0.0184 
  mprj/o_BUF[15]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0241   0.2149   0.9500  -0.0023  -0.0022 &   3.0982 f
  mprj/o_BUF[15]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.3243   0.9500            1.4147 &   4.5129 f
  mprj/wbs_dat_o[15] (net)                               1   0.3364 
  mprj/wbs_dat_o[15] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.5129 f
  wbs_dat_o[15] (net) 
  wbs_dat_o[15] (out)                                                -1.1197   2.3371   0.9500  -0.6255  -0.5506 &   3.9623 f
  data arrival time                                                                                                  3.9623

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -3.9623
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.8623

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2746 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2746 

  slack (with derating applied) (MET)                                                                     5.8623 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.1369 



  Startpoint: mprj/o_FF[51]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[19]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &   0.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &   1.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[51]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8291   0.9500   0.0000   0.4174 &   2.0668 r
  mprj/o_FF[51]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1500   0.9500            0.5779 &   2.6447 f
  mprj/o_q[51] (net)                                     2   0.0174 
  mprj/o_dly[51]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.0245   0.1500   0.9500  -0.0028  -0.0027 &   2.6420 f
  mprj/o_dly[51]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2390   0.9500            0.6734 &   3.3154 f
  mprj/o_q_dly[51] (net)                                 2   0.0225 
  mprj/o_BUF[51]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0966   0.2390   0.9500  -0.0374  -0.0390 &   3.2764 f
  mprj/o_BUF[51]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.2411   0.9500            1.3819 &   4.6583 f
  mprj/la_data_out[19] (net)                             1   0.3246 
  mprj/la_data_out[19] (user_proj_example)                                     0.0000   0.9500            0.0000 &   4.6583 f
  la_data_out[19] (net) 
  la_data_out[19] (out)                                              -1.2627   2.2522   0.9500  -0.7122  -0.6582 &   4.0001 f
  data arrival time                                                                                                  4.0001

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.0001
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.9001

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2897 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2897 

  slack (with derating applied) (MET)                                                                     5.9001 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.1898 



  Startpoint: mprj/o_FF[50]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[18]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &   0.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &   1.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[50]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8291   0.9500   0.0000   0.4175 &   2.0668 r
  mprj/o_FF[50]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1367   0.9500            0.5684 &   2.6352 f
  mprj/o_q[50] (net)                                     2   0.0151 
  mprj/o_dly[50]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1367   0.9500   0.0000   0.0002 &   2.6354 f
  mprj/o_dly[50]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.1841   0.9500            0.6223 &   3.2577 f
  mprj/o_q_dly[50] (net)                                 2   0.0134 
  mprj/o_BUF[50]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0176   0.1841   0.9500  -0.0015  -0.0015 &   3.2562 f
  mprj/o_BUF[50]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            1.8896   0.9500            1.1799 &   4.4361 f
  mprj/la_data_out[18] (net)                             1   0.2735 
  mprj/la_data_out[18] (user_proj_example)                                     0.0000   0.9500            0.0000 &   4.4361 f
  la_data_out[18] (net) 
  la_data_out[18] (out)                                              -0.8274   1.8988   0.9500  -0.4660  -0.4148 &   4.0213 f
  data arrival time                                                                                                  4.0213

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.0213
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.9213

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2609 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2609 

  slack (with derating applied) (MET)                                                                     5.9213 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.1822 



  Startpoint: mprj/o_FF[16]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[16]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &   0.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &   1.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[16]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8291   0.9500   0.0000   0.3078 &   1.9572 r
  mprj/o_FF[16]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0814   0.9500            0.5275 &   2.4847 f
  mprj/o_q[16] (net)                                     1   0.0058 
  mprj/o_dly[16]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.0814   0.9500   0.0000   0.0001 &   2.4847 f
  mprj/o_dly[16]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2106   0.9500            0.6280 &   3.1127 f
  mprj/o_q_dly[16] (net)                                 2   0.0177 
  mprj/o_BUF[16]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2106   0.9500   0.0000   0.0002 &   3.1129 f
  mprj/o_BUF[16]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.2129   0.9500            1.3557 &   4.4686 f
  mprj/wbs_dat_o[16] (net)                               1   0.3203 
  mprj/wbs_dat_o[16] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.4686 f
  wbs_dat_o[16] (net) 
  wbs_dat_o[16] (out)                                                -0.8080   2.2256   0.9500  -0.4647  -0.3861 &   4.0824 f
  data arrival time                                                                                                  4.0824

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.0824
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.9824

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2638 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2638 

  slack (with derating applied) (MET)                                                                     5.9824 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.2462 



  Startpoint: mprj/o_FF[12]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[12]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &   0.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &   1.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[12]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8291   0.9500   0.0000   0.3055 &   1.9548 r
  mprj/o_FF[12]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0974   0.9500            0.5400 &   2.4948 f
  mprj/o_q[12] (net)                                     1   0.0084 
  mprj/o_dly[12]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.0974   0.9500   0.0000   0.0001 &   2.4949 f
  mprj/o_dly[12]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2301   0.9500            0.6486 &   3.1436 f
  mprj/o_q_dly[12] (net)                                 2   0.0210 
  mprj/o_BUF[12]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0342   0.2301   0.9500  -0.0043  -0.0043 &   3.1393 f
  mprj/o_BUF[12]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.0567   0.9500            1.2652 &   4.4045 f
  mprj/wbs_dat_o[12] (net)                               1   0.2959 
  mprj/wbs_dat_o[12] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.4045 f
  wbs_dat_o[12] (net) 
  wbs_dat_o[12] (out)                                                -0.6331   2.0727   0.9500  -0.3663  -0.2814 &   4.1231 f
  data arrival time                                                                                                  4.1231

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.1231
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.0231

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2560 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2560 

  slack (with derating applied) (MET)                                                                     6.0231 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.2791 



  Startpoint: mprj/o_FF[139]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[2] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &   0.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &   1.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[139]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8291   0.9500   0.0000   0.3047 &   1.9540 r
  mprj/o_FF[139]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0726   0.9500            0.5206 &   2.4746 f
  mprj/o_q[139] (net)                                    1   0.0044 
  mprj/o_dly[139]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.0726   0.9500   0.0000   0.0000 &   2.4746 f
  mprj/o_dly[139]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.2891   0.9500            0.6875 &   3.1622 f
  mprj/o_q_dly[139] (net)                                2   0.0312 
  mprj/o_BUF[139]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0363   0.2891   0.9500  -0.0035  -0.0030 &   3.1591 f
  mprj/o_BUF[139]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.7922   0.9500            2.1719 &   5.3311 f
  mprj/io_oeb[2] (net)                                   1   0.5461 
  mprj/io_oeb[2] (user_proj_example)                                           0.0000   0.9500            0.0000 &   5.3311 f
  io_oeb[2] (net) 
  io_oeb[2] (out)                                                    -2.4820   3.8317   0.9500  -1.3587  -1.1846 &   4.1464 f
  data arrival time                                                                                                  4.1464

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.1464
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.0464

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3616 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3616 

  slack (with derating applied) (MET)                                                                     6.0464 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.4081 



  Startpoint: mprj/o_FF[110]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[11] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &   0.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &   1.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[110]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8291   0.9500   0.0000   0.4148 &   2.0641 r
  mprj/o_FF[110]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1142   0.9500            0.5521 &   2.6163 f
  mprj/o_q[110] (net)                                    2   0.0112 
  mprj/o_dly[110]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                -0.0225   0.1142   0.9500  -0.0028  -0.0028 &   2.6135 f
  mprj/o_dly[110]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.2614   0.9500            0.6786 &   3.2920 f
  mprj/o_q_dly[110] (net)                                2   0.0264 
  mprj/o_BUF[110]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0867   0.2614   0.9500  -0.0373  -0.0387 &   3.2533 f
  mprj/o_BUF[110]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           1.7185   0.9500            1.1180 &   4.3713 f
  mprj/io_out[11] (net)                                  1   0.2444 
  mprj/io_out[11] (user_proj_example)                                          0.0000   0.9500            0.0000 &   4.3713 f
  io_out[11] (net) 
  io_out[11] (out)                                                   -0.4475   1.7252   0.9500  -0.2709  -0.2240 &   4.1474 f
  data arrival time                                                                                                  4.1474

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.1474
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.0474

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2510 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2510 

  slack (with derating applied) (MET)                                                                     6.0474 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.2984 



  Startpoint: mprj/o_FF[118]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[19] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &   0.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &   1.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[118]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8291   0.9500   0.0000   0.4161 &   2.0654 r
  mprj/o_FF[118]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1584   0.9500            0.5839 &   2.6493 f
  mprj/o_q[118] (net)                                    2   0.0188 
  mprj/o_dly[118]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1584   0.9500   0.0000   0.0003 &   2.6496 f
  mprj/o_dly[118]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.2755   0.9500            0.7047 &   3.3544 f
  mprj/o_q_dly[118] (net)                                2   0.0288 
  mprj/o_BUF[118]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0272   0.2756   0.9500  -0.0024  -0.0019 &   3.3525 f
  mprj/o_BUF[118]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           1.1475   0.9500            0.8188 &   4.1712 f
  mprj/io_out[19] (net)                                  1   0.1650 
  mprj/io_out[19] (user_proj_example)                                          0.0000   0.9500            0.0000 &   4.1712 f
  io_out[19] (net) 
  io_out[19] (out)                                                   -0.0769   1.1504   0.9500  -0.0296  -0.0003 &   4.1710 f
  data arrival time                                                                                                  4.1710

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.1710
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.0710

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2229 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2229 

  slack (with derating applied) (MET)                                                                     6.0710 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.2939 



  Startpoint: mprj/o_FF[34]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[2]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &   0.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &   1.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[34]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8291   0.9500   0.0000   0.4153 &   2.0647 r
  mprj/o_FF[34]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0854   0.9500            0.5307 &   2.5954 f
  mprj/o_q[34] (net)                                     1   0.0064 
  mprj/o_dly[34]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.0132   0.0854   0.9500  -0.0017  -0.0017 &   2.5936 f
  mprj/o_dly[34]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2550   0.9500            0.6646 &   3.2582 f
  mprj/o_q_dly[34] (net)                                 2   0.0253 
  mprj/o_BUF[34]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0768   0.2550   0.9500  -0.0197  -0.0203 &   3.2380 f
  mprj/o_BUF[34]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.1037   0.9500            1.3145 &   4.5524 f
  mprj/la_data_out[2] (net)                              1   0.3047 
  mprj/la_data_out[2] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.5524 f
  la_data_out[2] (net) 
  la_data_out[2] (out)                                               -0.7680   2.1136   0.9500  -0.4444  -0.3795 &   4.1729 f
  data arrival time                                                                                                  4.1729

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.1729
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.0729

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2687 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2687 

  slack (with derating applied) (MET)                                                                     6.0729 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.3415 



  Startpoint: mprj/o_FF[147]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[10] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &   0.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &   1.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[147]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8291   0.9500   0.0000   0.4086 &   2.0580 r
  mprj/o_FF[147]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0896   0.9500            0.5339 &   2.5919 f
  mprj/o_q[147] (net)                                    1   0.0071 
  mprj/o_dly[147]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.0896   0.9500   0.0000   0.0001 &   2.5920 f
  mprj/o_dly[147]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.2627   0.9500            0.6717 &   3.2637 f
  mprj/o_q_dly[147] (net)                                2   0.0266 
  mprj/o_BUF[147]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0371   0.2627   0.9500  -0.0038  -0.0036 &   3.2601 f
  mprj/o_BUF[147]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           1.8344   0.9500            1.1732 &   4.4333 f
  mprj/io_oeb[10] (net)                                  1   0.2654 
  mprj/io_oeb[10] (user_proj_example)                                          0.0000   0.9500            0.0000 &   4.4333 f
  io_oeb[10] (net) 
  io_oeb[10] (out)                                                   -0.4840   1.8424   0.9500  -0.3112  -0.2551 &   4.1782 f
  data arrival time                                                                                                  4.1782

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.1782
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.0782

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2531 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2531 

  slack (with derating applied) (MET)                                                                     6.0782 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.3313 



  Startpoint: mprj/o_FF[6]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[6]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &   0.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &   1.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[6]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   3.8291   0.9500   0.0000   0.1843 &   1.8337 r
  mprj/o_FF[6]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.1099   0.9500            0.5491 &   2.3827 f
  mprj/o_q[6] (net)                                      2   0.0105 
  mprj/o_dly[6]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  -0.0062   0.1099   0.9500  -0.0008  -0.0007 &   2.3820 f
  mprj/o_dly[6]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                            0.2560   0.9500            0.6729 &   3.0550 f
  mprj/o_q_dly[6] (net)                                  2   0.0255 
  mprj/o_BUF[6]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   -0.0937   0.2560   0.9500  -0.0432  -0.0450 &   3.0100 f
  mprj/o_BUF[6]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             2.1882   0.9500            1.3470 &   4.3570 f
  mprj/wbs_dat_o[6] (net)                                1   0.3155 
  mprj/wbs_dat_o[6] (user_proj_example)                                        0.0000   0.9500            0.0000 &   4.3570 f
  wbs_dat_o[6] (net) 
  wbs_dat_o[6] (out)                                                 -0.4380   2.2043   0.9500  -0.2656  -0.1680 &   4.1890 f
  data arrival time                                                                                                  4.1890

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.1890
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.0890

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2531 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2531 

  slack (with derating applied) (MET)                                                                     6.0890 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.3420 



  Startpoint: mprj/o_FF[30]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[30]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &   0.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &   1.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[30]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8291   0.9500   0.0000   0.5360 &   2.1853 r
  mprj/o_FF[30]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0685   0.9500            0.5174 &   2.7027 f
  mprj/o_q[30] (net)                                     1   0.0037 
  mprj/o_dly[30]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.0685   0.9500   0.0000   0.0000 &   2.7027 f
  mprj/o_dly[30]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2702   0.9500            0.6715 &   3.3742 f
  mprj/o_q_dly[30] (net)                                 2   0.0279 
  mprj/o_BUF[30]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.1591   0.2702   0.9500  -0.0902  -0.0942 &   3.2800 f
  mprj/o_BUF[30]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.2919   0.9500            1.4197 &   4.6997 f
  mprj/wbs_dat_o[30] (net)                               1   0.3322 
  mprj/wbs_dat_o[30] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.6997 f
  wbs_dat_o[30] (net) 
  wbs_dat_o[30] (out)                                                -0.9911   2.3028   0.9500  -0.5770  -0.5100 &   4.1897 f
  data arrival time                                                                                                  4.1897

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.1897
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.0897

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2907 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2907 

  slack (with derating applied) (MET)                                                                     6.0897 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.3804 



  Startpoint: mprj/o_FF[109]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[10] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &   0.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &   1.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[109]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8291   0.9500   0.0000   0.4143 &   2.0637 r
  mprj/o_FF[109]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1061   0.9500            0.5463 &   2.6099 f
  mprj/o_q[109] (net)                                    2   0.0099 
  mprj/o_dly[109]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                -0.0252   0.1061   0.9500  -0.0029  -0.0029 &   2.6070 f
  mprj/o_dly[109]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.2559   0.9500            0.6716 &   3.2786 f
  mprj/o_q_dly[109] (net)                                2   0.0255 
  mprj/o_BUF[109]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0121   0.2559   0.9500  -0.0010  -0.0006 &   3.2780 f
  mprj/o_BUF[109]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.1285   0.9500            1.3346 &   4.6126 f
  mprj/io_out[10] (net)                                  1   0.3090 
  mprj/io_out[10] (user_proj_example)                                          0.0000   0.9500            0.0000 &   4.6126 f
  io_out[10] (net) 
  io_out[10] (out)                                                   -0.7746   2.1369   0.9500  -0.4708  -0.4126 &   4.1999 f
  data arrival time                                                                                                  4.1999

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.1999
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.0999

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2710 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2710 

  slack (with derating applied) (MET)                                                                     6.0999 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.3710 



  Startpoint: mprj/o_FF[156]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[19] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &   0.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &   1.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[156]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8291   0.9500   0.0000   0.4158 &   2.0651 r
  mprj/o_FF[156]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1467   0.9500            0.5755 &   2.6407 f
  mprj/o_q[156] (net)                                    2   0.0168 
  mprj/o_dly[156]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                -0.0304   0.1467   0.9500  -0.0034  -0.0034 &   2.6373 f
  mprj/o_dly[156]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.2949   0.9500            0.7158 &   3.3531 f
  mprj/o_q_dly[156] (net)                                2   0.0321 
  mprj/o_BUF[156]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0214   0.2949   0.9500  -0.0018  -0.0012 &   3.3519 f
  mprj/o_BUF[156]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           1.1347   0.9500            0.8149 &   4.1668 f
  mprj/io_oeb[19] (net)                                  1   0.1628 
  mprj/io_oeb[19] (user_proj_example)                                          0.0000   0.9500            0.0000 &   4.1668 f
  io_oeb[19] (net) 
  io_oeb[19] (out)                                                    0.0000   1.1381   0.9500   0.0000   0.0332 &   4.2000 f
  data arrival time                                                                                                  4.2000

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.2000
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.1000

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2216 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2216 

  slack (with derating applied) (MET)                                                                     6.1000 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.3216 



  Startpoint: mprj/o_FF[8]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[8]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &   0.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &   1.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[8]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   3.8291   0.9500   0.0000   0.2024 &   1.8518 r
  mprj/o_FF[8]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.1456   0.9500            0.5748 &   2.4265 f
  mprj/o_q[8] (net)                                      2   0.0166 
  mprj/o_dly[8]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                   0.0000   0.1456   0.9500   0.0000   0.0002 &   2.4268 f
  mprj/o_dly[8]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                            0.2340   0.9500            0.6680 &   3.0947 f
  mprj/o_q_dly[8] (net)                                  2   0.0217 
  mprj/o_BUF[8]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   -0.0541   0.2340   0.9500  -0.0156  -0.0161 &   3.0787 f
  mprj/o_BUF[8]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             2.1748   0.9500            1.3335 &   4.4121 f
  mprj/wbs_dat_o[8] (net)                                1   0.3140 
  mprj/wbs_dat_o[8] (user_proj_example)                                        0.0000   0.9500            0.0000 &   4.4121 f
  wbs_dat_o[8] (net) 
  wbs_dat_o[8] (out)                                                 -0.4890   2.1897   0.9500  -0.2983  -0.2041 &   4.2080 f
  data arrival time                                                                                                  4.2080

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.2080
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.1080

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2545 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2545 

  slack (with derating applied) (MET)                                                                     6.1080 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.3625 



  Startpoint: mprj/o_FF[0]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[0]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &   0.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &   1.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[0]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   3.8291   0.9500   0.0000   0.1731 &   1.8224 r
  mprj/o_FF[0]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.0880   0.9500            0.5327 &   2.3551 f
  mprj/o_q[0] (net)                                      1   0.0069 
  mprj/o_dly[0]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                   0.0000   0.0880   0.9500   0.0000   0.0001 &   2.3552 f
  mprj/o_dly[0]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                            0.2134   0.9500            0.6323 &   2.9875 f
  mprj/o_q_dly[0] (net)                                  2   0.0182 
  mprj/o_BUF[0]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   -0.1301   0.2134   0.9500  -0.0669  -0.0701 &   2.9174 f
  mprj/o_BUF[0]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             1.9280   0.9500            1.1816 &   4.0991 f
  mprj/wbs_dat_o[0] (net)                                1   0.2763 
  mprj/wbs_dat_o[0] (user_proj_example)                                        0.0000   0.9500            0.0000 &   4.0991 f
  wbs_dat_o[0] (net) 
  wbs_dat_o[0] (out)                                                  0.0000   1.9476   0.9500   0.0000   0.1099 &   4.2090 f
  data arrival time                                                                                                  4.2090

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.2090
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.1090

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2286 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2286 

  slack (with derating applied) (MET)                                                                     6.1090 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.3375 



  Startpoint: mprj/o_FF[105]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[6] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &   0.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &   1.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[105]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8291   0.9500   0.0000   0.3077 &   1.9570 r
  mprj/o_FF[105]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1374   0.9500            0.5688 &   2.5259 f
  mprj/o_q[105] (net)                                    2   0.0152 
  mprj/o_dly[105]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                -0.0200   0.1374   0.9500  -0.0023  -0.0022 &   2.5236 f
  mprj/o_dly[105]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.2358   0.9500            0.6666 &   3.1903 f
  mprj/o_q_dly[105] (net)                                2   0.0220 
  mprj/o_BUF[105]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0336   0.2358   0.9500  -0.0036  -0.0035 &   3.1868 f
  mprj/o_BUF[105]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.9679   0.9500            1.7606 &   4.9474 f
  mprj/io_out[6] (net)                                   1   0.4323 
  mprj/io_out[6] (user_proj_example)                                           0.0000   0.9500            0.0000 &   4.9474 f
  io_out[6] (net) 
  io_out[6] (out)                                                    -1.4453   2.9865   0.9500  -0.8403  -0.7321 &   4.2153 f
  data arrival time                                                                                                  4.2153

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.2153
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.1153

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3109 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3109 

  slack (with derating applied) (MET)                                                                     6.1153 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.4262 



  Startpoint: mprj/o_FF[48]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[16]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &   0.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &   1.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[48]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8291   0.9500   0.0000   0.6878 &   2.3371 r
  mprj/o_FF[48]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1475   0.9500            0.5761 &   2.9132 f
  mprj/o_q[48] (net)                                     2   0.0169 
  mprj/o_dly[48]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.0208   0.1475   0.9500  -0.0027  -0.0026 &   2.9106 f
  mprj/o_dly[48]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.1324   0.9500            0.5796 &   3.4902 f
  mprj/o_q_dly[48] (net)                                 1   0.0056 
  mprj/o_BUF[48]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0238   0.1324   0.9500  -0.0026  -0.0027 &   3.4875 f
  mprj/o_BUF[48]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.2774   0.9500            1.3655 &   4.8530 f
  mprj/la_data_out[16] (net)                             1   0.3292 
  mprj/la_data_out[16] (user_proj_example)                                     0.0000   0.9500            0.0000 &   4.8530 f
  la_data_out[16] (net) 
  la_data_out[16] (out)                                              -1.2227   2.2896   0.9500  -0.6972  -0.6369 &   4.2161 f
  data arrival time                                                                                                  4.2161

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.2161
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.1161

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2958 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2958 

  slack (with derating applied) (MET)                                                                     6.1161 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.4120 



  Startpoint: mprj/o_FF[4]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[4]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &   0.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &   1.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[4]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   3.8291   0.9500   0.0000   0.3057 &   1.9550 r
  mprj/o_FF[4]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.1227   0.9500            0.5582 &   2.5133 f
  mprj/o_q[4] (net)                                      2   0.0127 
  mprj/o_dly[4]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  -0.0107   0.1227   0.9500  -0.0009  -0.0008 &   2.5125 f
  mprj/o_dly[4]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                            0.1908   0.9500            0.6234 &   3.1359 f
  mprj/o_q_dly[4] (net)                                  2   0.0145 
  mprj/o_BUF[4]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   -0.0532   0.1908   0.9500  -0.0062  -0.0063 &   3.1296 f
  mprj/o_BUF[4]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             2.0460   0.9500            1.2490 &   4.3786 f
  mprj/wbs_dat_o[4] (net)                                1   0.2945 
  mprj/wbs_dat_o[4] (user_proj_example)                                        0.0000   0.9500            0.0000 &   4.3786 f
  wbs_dat_o[4] (net) 
  wbs_dat_o[4] (out)                                                 -0.4380   2.0626   0.9500  -0.2484  -0.1541 &   4.2245 f
  data arrival time                                                                                                  4.2245

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.2245
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.1245

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2492 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2492 

  slack (with derating applied) (MET)                                                                     6.1245 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.3737 



  Startpoint: mprj/o_FF[148]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[11] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &   0.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &   1.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[148]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8291   0.9500   0.0000   0.4149 &   2.0643 r
  mprj/o_FF[148]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1132   0.9500            0.5514 &   2.6157 f
  mprj/o_q[148] (net)                                    2   0.0111 
  mprj/o_dly[148]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1132   0.9500   0.0000   0.0001 &   2.6158 f
  mprj/o_dly[148]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.2536   0.9500            0.6722 &   3.2880 f
  mprj/o_q_dly[148] (net)                                2   0.0251 
  mprj/o_BUF[148]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0235   0.2536   0.9500  -0.0020  -0.0017 &   3.2864 f
  mprj/o_BUF[148]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           1.7611   0.9500            1.1301 &   4.4165 f
  mprj/io_oeb[11] (net)                                  1   0.2546 
  mprj/io_oeb[11] (user_proj_example)                                          0.0000   0.9500            0.0000 &   4.4165 f
  io_oeb[11] (net) 
  io_oeb[11] (out)                                                   -0.3621   1.7690   0.9500  -0.2472  -0.1908 &   4.2256 f
  data arrival time                                                                                                  4.2256

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.2256
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.1256

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2486 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2486 

  slack (with derating applied) (MET)                                                                     6.1256 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.3742 



  Startpoint: mprj/o_FF[144]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[7] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &   0.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &   1.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[144]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8291   0.9500   0.0000   0.4204 &   2.0698 r
  mprj/o_FF[144]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1240   0.9500            0.5592 &   2.6290 f
  mprj/o_q[144] (net)                                    2   0.0129 
  mprj/o_dly[144]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1240   0.9500   0.0000   0.0001 &   2.6291 f
  mprj/o_dly[144]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.2412   0.9500            0.6662 &   3.2954 f
  mprj/o_q_dly[144] (net)                                2   0.0229 
  mprj/o_BUF[144]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0139   0.2412   0.9500  -0.0011  -0.0008 &   3.2945 f
  mprj/o_BUF[144]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.5796   0.9500            1.5670 &   4.8615 f
  mprj/io_oeb[7] (net)                                   1   0.3744 
  mprj/io_oeb[7] (user_proj_example)                                           0.0000   0.9500            0.0000 &   4.8615 f
  io_oeb[7] (net) 
  io_oeb[7] (out)                                                    -1.1226   2.5922   0.9500  -0.6833  -0.6037 &   4.2579 f
  data arrival time                                                                                                  4.2579

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.2579
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.1579

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2961 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2961 

  slack (with derating applied) (MET)                                                                     6.1579 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.4540 



  Startpoint: mprj/o_FF[37]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[5]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &   0.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &   1.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[37]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8291   0.9500   0.0000   0.7316 &   2.3810 r
  mprj/o_FF[37]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1301   0.9500            0.5636 &   2.9445 f
  mprj/o_q[37] (net)                                     2   0.0140 
  mprj/o_dly[37]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.0285   0.1301   0.9500  -0.0036  -0.0037 &   2.9409 f
  mprj/o_dly[37]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2268   0.9500            0.6571 &   3.5980 f
  mprj/o_q_dly[37] (net)                                 2   0.0205 
  mprj/o_BUF[37]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0340   0.2268   0.9500  -0.0048  -0.0048 &   3.5933 f
  mprj/o_BUF[37]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.4888   0.9500            1.5101 &   5.1034 f
  mprj/la_data_out[5] (net)                              1   0.3607 
  mprj/la_data_out[5] (user_proj_example)                                      0.0000   0.9500            0.0000 &   5.1034 f
  la_data_out[5] (net) 
  la_data_out[5] (out)                                               -1.5877   2.5014   0.9500  -0.8874  -0.8272 &   4.2762 f
  data arrival time                                                                                                  4.2762

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.2762
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.1762

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3194 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3194 

  slack (with derating applied) (MET)                                                                     6.1762 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.4955 



  Startpoint: mprj/o_FF[146]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[9] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &   0.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &   1.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[146]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8291   0.9500   0.0000   0.3887 &   2.0380 r
  mprj/o_FF[146]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0826   0.9500            0.5285 &   2.5665 f
  mprj/o_q[146] (net)                                    1   0.0060 
  mprj/o_dly[146]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                -0.0133   0.0826   0.9500  -0.0015  -0.0015 &   2.5650 f
  mprj/o_dly[146]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.2734   0.9500            0.6781 &   3.2430 f
  mprj/o_q_dly[146] (net)                                2   0.0284 
  mprj/o_BUF[146]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.1112   0.2734   0.9500  -0.0466  -0.0485 &   3.1945 f
  mprj/o_BUF[146]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           1.5648   0.9500            1.0243 &   4.2188 f
  mprj/io_oeb[9] (net)                                   1   0.2259 
  mprj/io_oeb[9] (user_proj_example)                                           0.0000   0.9500            0.0000 &   4.2188 f
  io_oeb[9] (net) 
  io_oeb[9] (out)                                                    -0.0975   1.5747   0.9500  -0.0080   0.0609 &   4.2797 f
  data arrival time                                                                                                  4.2797

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.2797
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.1797

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2312 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2312 

  slack (with derating applied) (MET)                                                                     6.1797 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.4109 



  Startpoint: mprj/o_FF[175]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_ack_o (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &   0.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &   1.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[175]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8291   0.9500   0.0000   0.1730 &   1.8224 r
  mprj/o_FF[175]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0726   0.9500            0.5206 &   2.3430 f
  mprj/o_q[175] (net)                                    1   0.0044 
  mprj/o_dly[175]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.0726   0.9500   0.0000   0.0000 &   2.3430 f
  mprj/o_dly[175]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.2011   0.9500            0.6169 &   2.9599 f
  mprj/o_q_dly[175] (net)                                2   0.0162 
  mprj/o_BUF[175]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0422   0.2011   0.9500  -0.0048  -0.0049 &   2.9550 f
  mprj/o_BUF[175]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           1.9922   0.9500            1.2090 &   4.1640 f
  mprj/wbs_ack_o (net)                                   1   0.2853 
  mprj/wbs_ack_o (user_proj_example)                                           0.0000   0.9500            0.0000 &   4.1640 f
  wbs_ack_o (net) 
  wbs_ack_o (out)                                                     0.0000   2.0132   0.9500   0.0000   0.1169 &   4.2809 f
  data arrival time                                                                                                  4.2809

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.2809
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.1809

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2258 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2258 

  slack (with derating applied) (MET)                                                                     6.1809 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.4067 



  Startpoint: mprj/o_FF[119]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[20] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &   0.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &   1.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[119]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8291   0.9500   0.0000   0.4171 &   2.0665 r
  mprj/o_FF[119]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2365   0.9500            0.6341 &   2.7006 f
  mprj/o_q[119] (net)                                    2   0.0317 
  mprj/o_dly[119]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                -0.0184   0.2366   0.9500  -0.0022  -0.0017 &   2.6989 f
  mprj/o_dly[119]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.2437   0.9500            0.7068 &   3.4057 f
  mprj/o_q_dly[119] (net)                                2   0.0234 
  mprj/o_BUF[119]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2437   0.9500   0.0000   0.0004 &   3.4061 f
  mprj/o_BUF[119]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           1.5449   0.9500            1.0280 &   4.4341 f
  mprj/io_out[20] (net)                                  1   0.2230 
  mprj/io_out[20] (user_proj_example)                                          0.0000   0.9500            0.0000 &   4.4341 f
  io_out[20] (net) 
  io_out[20] (out)                                                   -0.2939   1.5496   0.9500  -0.1847  -0.1465 &   4.2876 f
  data arrival time                                                                                                  4.2876

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.2876
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.1876

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2453 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2453 

  slack (with derating applied) (MET)                                                                     6.1876 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.4329 



  Startpoint: mprj/o_FF[1]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[1]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &   0.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &   1.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[1]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   3.8291   0.9500   0.0000   0.3060 &   1.9554 r
  mprj/o_FF[1]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.1084   0.9500            0.5480 &   2.5033 f
  mprj/o_q[1] (net)                                      2   0.0103 
  mprj/o_dly[1]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                   0.0000   0.1084   0.9500   0.0000   0.0001 &   2.5034 f
  mprj/o_dly[1]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                            0.1763   0.9500            0.6057 &   3.1091 f
  mprj/o_q_dly[1] (net)                                  2   0.0121 
  mprj/o_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   -0.0074   0.1763   0.9500  -0.0008  -0.0008 &   3.1083 f
  mprj/o_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             2.2900   0.9500            1.3781 &   4.4864 f
  mprj/wbs_dat_o[1] (net)                                1   0.3307 
  mprj/wbs_dat_o[1] (user_proj_example)                                        0.0000   0.9500            0.0000 &   4.4864 f
  wbs_dat_o[1] (net) 
  wbs_dat_o[1] (out)                                                 -0.5154   2.3058   0.9500  -0.2960  -0.1943 &   4.2921 f
  data arrival time                                                                                                  4.2921

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.2921
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.1921

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2571 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2571 

  slack (with derating applied) (MET)                                                                     6.1921 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.4493 



  Startpoint: mprj/o_FF[107]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[8] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &   0.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &   1.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[107]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8291   0.9500   0.0000   0.4313 &   2.0807 r
  mprj/o_FF[107]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1209   0.9500            0.5569 &   2.6376 f
  mprj/o_q[107] (net)                                    2   0.0124 
  mprj/o_dly[107]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                -0.0212   0.1209   0.9500  -0.0024  -0.0024 &   2.6352 f
  mprj/o_dly[107]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.2473   0.9500            0.6699 &   3.3051 f
  mprj/o_q_dly[107] (net)                                2   0.0240 
  mprj/o_BUF[107]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0315   0.2473   0.9500  -0.0033  -0.0030 &   3.3020 f
  mprj/o_BUF[107]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.2072   0.9500            1.3716 &   4.6737 f
  mprj/io_out[8] (net)                                   1   0.3203 
  mprj/io_out[8] (user_proj_example)                                           0.0000   0.9500            0.0000 &   4.6737 f
  io_out[8] (net) 
  io_out[8] (out)                                                    -0.6855   2.2174   0.9500  -0.4481  -0.3779 &   4.2958 f
  data arrival time                                                                                                  4.2958

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.2958
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.1958

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2739 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2739 

  slack (with derating applied) (MET)                                                                     6.1958 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.4697 



  Startpoint: mprj/o_FF[14]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[14]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &   0.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &   1.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[14]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8291   0.9500   0.0000   0.3076 &   1.9569 r
  mprj/o_FF[14]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0773   0.9500            0.5243 &   2.4812 f
  mprj/o_q[14] (net)                                     1   0.0052 
  mprj/o_dly[14]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.0773   0.9500   0.0000   0.0001 &   2.4813 f
  mprj/o_dly[14]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2356   0.9500            0.6471 &   3.1283 f
  mprj/o_q_dly[14] (net)                                 2   0.0220 
  mprj/o_BUF[14]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.1218   0.2356   0.9500  -0.0610  -0.0638 &   3.0645 f
  mprj/o_BUF[14]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            1.8459   0.9500            1.1553 &   4.2198 f
  mprj/wbs_dat_o[14] (net)                               1   0.2654 
  mprj/wbs_dat_o[14] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.2198 f
  wbs_dat_o[14] (net) 
  wbs_dat_o[14] (out)                                                -0.1098   1.8609   0.9500  -0.0090   0.0834 &   4.3032 f
  data arrival time                                                                                                  4.3032

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.3032
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.2032

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2339 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2339 

  slack (with derating applied) (MET)                                                                     6.2032 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.4370 



  Startpoint: mprj/o_FF[31]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[31]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &   0.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &   1.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[31]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8291   0.9500   0.0000   0.4883 &   2.1376 r
  mprj/o_FF[31]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0721   0.9500            0.5202 &   2.6579 f
  mprj/o_q[31] (net)                                     1   0.0043 
  mprj/o_dly[31]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.0721   0.9500   0.0000   0.0000 &   2.6579 f
  mprj/o_dly[31]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2341   0.9500            0.6444 &   3.3023 f
  mprj/o_q_dly[31] (net)                                 2   0.0217 
  mprj/o_BUF[31]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2341   0.9500   0.0000   0.0003 &   3.3026 f
  mprj/o_BUF[31]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            1.7394   0.9500            1.1047 &   4.4073 f
  mprj/wbs_dat_o[31] (net)                               1   0.2508 
  mprj/wbs_dat_o[31] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.4073 f
  wbs_dat_o[31] (net) 
  wbs_dat_o[31] (out)                                                -0.2807   1.7501   0.9500  -0.1708  -0.1003 &   4.3070 f
  data arrival time                                                                                                  4.3070

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.3070
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.2070

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2447 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2447 

  slack (with derating applied) (MET)                                                                     6.2070 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.4517 



  Startpoint: mprj/o_FF[145]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[8] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &   0.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &   1.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[145]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8291   0.9500   0.0000   0.4357 &   2.0850 r
  mprj/o_FF[145]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1228   0.9500            0.5584 &   2.6434 f
  mprj/o_q[145] (net)                                    2   0.0127 
  mprj/o_dly[145]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                -0.0140   0.1228   0.9500  -0.0013  -0.0012 &   2.6421 f
  mprj/o_dly[145]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.2415   0.9500            0.6661 &   3.3082 f
  mprj/o_q_dly[145] (net)                                2   0.0230 
  mprj/o_BUF[145]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0293   0.2415   0.9500  -0.0030  -0.0028 &   3.3054 f
  mprj/o_BUF[145]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.4282   0.9500            1.4920 &   4.7974 f
  mprj/io_oeb[8] (net)                                   1   0.3528 
  mprj/io_oeb[8] (user_proj_example)                                           0.0000   0.9500            0.0000 &   4.7974 f
  io_oeb[8] (net) 
  io_oeb[8] (out)                                                    -0.8915   2.4380   0.9500  -0.5568  -0.4870 &   4.3104 f
  data arrival time                                                                                                  4.3104

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.3104
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.2104

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2859 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2859 

  slack (with derating applied) (MET)                                                                     6.2104 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.4963 



  Startpoint: mprj/o_FF[5]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[5]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &   0.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &   1.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[5]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   3.8291   0.9500   0.0000   0.1841 &   1.8334 r
  mprj/o_FF[5]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.1231   0.9500            0.5585 &   2.3920 f
  mprj/o_q[5] (net)                                      2   0.0128 
  mprj/o_dly[5]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  -0.0147   0.1231   0.9500  -0.0017  -0.0016 &   2.3904 f
  mprj/o_dly[5]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                            0.2142   0.9500            0.6444 &   3.0348 f
  mprj/o_q_dly[5] (net)                                  2   0.0183 
  mprj/o_BUF[5]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   -0.0320   0.2142   0.9500  -0.0048  -0.0049 &   3.0299 f
  mprj/o_BUF[5]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             1.9299   0.9500            1.1880 &   4.2179 f
  mprj/wbs_dat_o[5] (net)                                1   0.2770 
  mprj/wbs_dat_o[5] (user_proj_example)                                        0.0000   0.9500            0.0000 &   4.2179 f
  wbs_dat_o[5] (net) 
  wbs_dat_o[5] (out)                                                 -0.1090   1.9468   0.9500  -0.0089   0.0950 &   4.3129 f
  data arrival time                                                                                                  4.3129

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.3129
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.2129

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2286 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2286 

  slack (with derating applied) (MET)                                                                     6.2129 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.4415 



  Startpoint: mprj/o_FF[151]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[14] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &   0.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &   1.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[151]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8291   0.9500   0.0000   0.4159 &   2.0652 r
  mprj/o_FF[151]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1339   0.9500            0.5663 &   2.6315 f
  mprj/o_q[151] (net)                                    2   0.0146 
  mprj/o_dly[151]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1339   0.9500   0.0000   0.0002 &   2.6317 f
  mprj/o_dly[151]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.2334   0.9500            0.6635 &   3.2953 f
  mprj/o_q_dly[151] (net)                                2   0.0216 
  mprj/o_BUF[151]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2334   0.9500   0.0000   0.0003 &   3.2955 f
  mprj/o_BUF[151]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           1.9601   0.9500            1.2168 &   4.5123 f
  mprj/io_oeb[14] (net)                                  1   0.2821 
  mprj/io_oeb[14] (user_proj_example)                                          0.0000   0.9500            0.0000 &   4.5123 f
  io_oeb[14] (net) 
  io_oeb[14] (out)                                                   -0.4985   1.9754   0.9500  -0.2788  -0.1978 &   4.3145 f
  data arrival time                                                                                                  4.3145

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.3145
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.2145

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2564 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2564 

  slack (with derating applied) (MET)                                                                     6.2145 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.4709 



  Startpoint: mprj/o_FF[32]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[0]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &   0.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &   1.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[32]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8291   0.9500   0.0000   0.4883 &   2.1376 r
  mprj/o_FF[32]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0802   0.9500            0.5266 &   2.6642 f
  mprj/o_q[32] (net)                                     1   0.0056 
  mprj/o_dly[32]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.0802   0.9500   0.0000   0.0001 &   2.6643 f
  mprj/o_dly[32]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2327   0.9500            0.6457 &   3.3100 f
  mprj/o_q_dly[32] (net)                                 2   0.0215 
  mprj/o_BUF[32]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2327   0.9500   0.0000   0.0003 &   3.3103 f
  mprj/o_BUF[32]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            1.8548   0.9500            1.1678 &   4.4781 f
  mprj/la_data_out[0] (net)                              1   0.2678 
  mprj/la_data_out[0] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.4781 f
  la_data_out[0] (net) 
  la_data_out[0] (out)                                               -0.4033   1.8657   0.9500  -0.2337  -0.1614 &   4.3167 f
  data arrival time                                                                                                  4.3167

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.3167
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.2167

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2518 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2518 

  slack (with derating applied) (MET)                                                                     6.2167 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.4685 



  Startpoint: mprj/o_FF[13]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[13]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &   0.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &   1.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[13]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8291   0.9500   0.0000   0.3074 &   1.9567 r
  mprj/o_FF[13]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0851   0.9500            0.5304 &   2.4871 f
  mprj/o_q[13] (net)                                     1   0.0064 
  mprj/o_dly[13]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.0851   0.9500   0.0000   0.0000 &   2.4872 f
  mprj/o_dly[13]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2093   0.9500            0.6279 &   3.1151 f
  mprj/o_q_dly[13] (net)                                 2   0.0175 
  mprj/o_BUF[13]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2093   0.9500   0.0000   0.0002 &   3.1153 f
  mprj/o_BUF[13]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            1.7980   0.9500            1.1246 &   4.2398 f
  mprj/wbs_dat_o[13] (net)                               1   0.2587 
  mprj/wbs_dat_o[13] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.2398 f
  wbs_dat_o[13] (net) 
  wbs_dat_o[13] (out)                                                -0.1049   1.8121   0.9500  -0.0086   0.0802 &   4.3200 f
  data arrival time                                                                                                  4.3200

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.3200
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.2200

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2283 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2283 

  slack (with derating applied) (MET)                                                                     6.2200 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.4483 



  Startpoint: mprj/o_FF[143]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[6] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &   0.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &   1.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[143]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8291   0.9500   0.0000   0.4079 &   2.0573 r
  mprj/o_FF[143]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0917   0.9500            0.5357 &   2.5930 f
  mprj/o_q[143] (net)                                    1   0.0075 
  mprj/o_dly[143]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.0917   0.9500   0.0000   0.0001 &   2.5930 f
  mprj/o_dly[143]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.2644   0.9500            0.6737 &   3.2667 f
  mprj/o_q_dly[143] (net)                                2   0.0269 
  mprj/o_BUF[143]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.1188   0.2644   0.9500  -0.0657  -0.0686 &   3.1981 f
  mprj/o_BUF[143]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.7294   0.9500            1.6492 &   4.8473 f
  mprj/io_oeb[6] (net)                                   1   0.3958 
  mprj/io_oeb[6] (user_proj_example)                                           0.0000   0.9500            0.0000 &   4.8473 f
  io_oeb[6] (net) 
  io_oeb[6] (out)                                                    -1.0501   2.7440   0.9500  -0.6225  -0.5262 &   4.3212 f
  data arrival time                                                                                                  4.3212

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.3212
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.2212

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2999 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2999 

  slack (with derating applied) (MET)                                                                     6.2212 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.5210 



  Startpoint: mprj/o_FF[19]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[19]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &   0.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &   1.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[19]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8291   0.9500   0.0000   0.5198 &   2.1692 r
  mprj/o_FF[19]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1285   0.9500            0.5624 &   2.7316 f
  mprj/o_q[19] (net)                                     2   0.0137 
  mprj/o_dly[19]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1285   0.9500   0.0000   0.0002 &   2.7318 f
  mprj/o_dly[19]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.1853   0.9500            0.6206 &   3.3523 f
  mprj/o_q_dly[19] (net)                                 2   0.0136 
  mprj/o_BUF[19]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0492   0.1853   0.9500  -0.0054  -0.0056 &   3.3468 f
  mprj/o_BUF[19]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.1435   0.9500            1.3193 &   4.6661 f
  mprj/wbs_dat_o[19] (net)                               1   0.3109 
  mprj/wbs_dat_o[19] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.6661 f
  wbs_dat_o[19] (net) 
  wbs_dat_o[19] (out)                                                -0.7027   2.1537   0.9500  -0.4116  -0.3417 &   4.3244 f
  data arrival time                                                                                                  4.3244

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.3244
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.2244

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2715 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2715 

  slack (with derating applied) (MET)                                                                     6.2244 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.4959 



  Startpoint: mprj/o_FF[149]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[12] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &   0.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &   1.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[149]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8291   0.9500   0.0000   0.4079 &   2.0573 r
  mprj/o_FF[149]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0819   0.9500            0.5279 &   2.5852 f
  mprj/o_q[149] (net)                                    1   0.0059 
  mprj/o_dly[149]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.0819   0.9500   0.0000   0.0001 &   2.5853 f
  mprj/o_dly[149]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.2701   0.9500            0.6753 &   3.2606 f
  mprj/o_q_dly[149] (net)                                2   0.0279 
  mprj/o_BUF[149]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2701   0.9500   0.0000   0.0005 &   3.2611 f
  mprj/o_BUF[149]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           1.5399   0.9500            1.0103 &   4.2714 f
  mprj/io_oeb[12] (net)                                  1   0.2225 
  mprj/io_oeb[12] (user_proj_example)                                          0.0000   0.9500            0.0000 &   4.2714 f
  io_oeb[12] (net) 
  io_oeb[12] (out)                                                   -0.0869   1.5496   0.9500  -0.0071   0.0607 &   4.3321 f
  data arrival time                                                                                                  4.3321

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.3321
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.2321

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2288 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2288 

  slack (with derating applied) (MET)                                                                     6.2321 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.4608 



  Startpoint: mprj/o_FF[142]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[5] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &   0.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &   1.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[142]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8291   0.9500   0.0000   0.3624 &   2.0118 r
  mprj/o_FF[142]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0664   0.9500            0.5157 &   2.5275 f
  mprj/o_q[142] (net)                                    1   0.0034 
  mprj/o_dly[142]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.0664   0.9500   0.0000   0.0000 &   2.5275 f
  mprj/o_dly[142]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.2685   0.9500            0.6695 &   3.1970 f
  mprj/o_q_dly[142] (net)                                2   0.0276 
  mprj/o_BUF[142]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0826   0.2685   0.9500  -0.0234  -0.0242 &   3.1728 f
  mprj/o_BUF[142]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.7911   0.9500            1.6664 &   4.8392 f
  mprj/io_oeb[5] (net)                                   1   0.4025 
  mprj/io_oeb[5] (user_proj_example)                                           0.0000   0.9500            0.0000 &   4.8392 f
  io_oeb[5] (net) 
  io_oeb[5] (out)                                                    -1.0268   2.8122   0.9500  -0.6236  -0.5046 &   4.3346 f
  data arrival time                                                                                                  4.3346

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.3346
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.2346

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2962 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2962 

  slack (with derating applied) (MET)                                                                     6.2346 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.5308 



  Startpoint: mprj/o_FF[18]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[18]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &   0.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &   1.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[18]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8291   0.9500   0.0000   0.3078 &   1.9572 r
  mprj/o_FF[18]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1302   0.9500            0.5636 &   2.5208 f
  mprj/o_q[18] (net)                                     2   0.0140 
  mprj/o_dly[18]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.0151   0.1302   0.9500  -0.0022  -0.0022 &   2.5187 f
  mprj/o_dly[18]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2263   0.9500            0.6567 &   3.1754 f
  mprj/o_q_dly[18] (net)                                 2   0.0204 
  mprj/o_BUF[18]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0476   0.2263   0.9500  -0.0197  -0.0205 &   3.1549 f
  mprj/o_BUF[18]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            1.8331   0.9500            1.1481 &   4.3030 f
  mprj/wbs_dat_o[18] (net)                               1   0.2640 
  mprj/wbs_dat_o[18] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.3030 f
  wbs_dat_o[18] (net) 
  wbs_dat_o[18] (out)                                                -0.1669   1.8467   0.9500  -0.0499   0.0381 &   4.3410 f
  data arrival time                                                                                                  4.3410

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.3410
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.2410

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2360 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2360 

  slack (with derating applied) (MET)                                                                     6.2410 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.4771 



  Startpoint: mprj/o_FF[7]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[7]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &   0.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &   1.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[7]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   3.8291   0.9500   0.0000   0.2023 &   1.8517 r
  mprj/o_FF[7]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.1222   0.9500            0.5579 &   2.4096 f
  mprj/o_q[7] (net)                                      2   0.0126 
  mprj/o_dly[7]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  -0.0298   0.1222   0.9500  -0.0030  -0.0030 &   2.4065 f
  mprj/o_dly[7]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                            0.2489   0.9500            0.6716 &   3.0782 f
  mprj/o_q_dly[7] (net)                                  2   0.0242 
  mprj/o_BUF[7]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   -0.1169   0.2489   0.9500  -0.0520  -0.0543 &   3.0239 f
  mprj/o_BUF[7]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             1.9824   0.9500            1.2224 &   4.2463 f
  mprj/wbs_dat_o[7] (net)                                1   0.2843 
  mprj/wbs_dat_o[7] (user_proj_example)                                        0.0000   0.9500            0.0000 &   4.2463 f
  wbs_dat_o[7] (net) 
  wbs_dat_o[7] (out)                                                 -0.1574   2.0014   0.9500  -0.0129   0.0949 &   4.3412 f
  data arrival time                                                                                                  4.3412

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.3412
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.2412

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2356 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2356 

  slack (with derating applied) (MET)                                                                     6.2412 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.4768 



  Startpoint: mprj/o_FF[157]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[20] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &   0.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &   1.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[157]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8291   0.9500   0.0000   0.4162 &   2.0655 r
  mprj/o_FF[157]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2072   0.9500            0.6153 &   2.6808 f
  mprj/o_q[157] (net)                                    2   0.0269 
  mprj/o_dly[157]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.2072   0.9500   0.0000   0.0006 &   2.6814 f
  mprj/o_dly[157]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.2498   0.9500            0.7013 &   3.3827 f
  mprj/o_q_dly[157] (net)                                2   0.0244 
  mprj/o_BUF[157]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2498   0.9500   0.0000   0.0004 &   3.3831 f
  mprj/o_BUF[157]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           1.3575   0.9500            0.9139 &   4.2970 f
  mprj/io_oeb[20] (net)                                  1   0.1964 
  mprj/io_oeb[20] (user_proj_example)                                          0.0000   0.9500            0.0000 &   4.2970 f
  io_oeb[20] (net) 
  io_oeb[20] (out)                                                    0.0000   1.3631   0.9500   0.0000   0.0482 &   4.3452 f
  data arrival time                                                                                                  4.3452

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.3452
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.2452

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2287 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2287 

  slack (with derating applied) (MET)                                                                     6.2452 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.4739 



  Startpoint: mprj/o_FF[10]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[10]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &   0.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &   1.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[10]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8291   0.9500   0.0000   0.2011 &   1.8505 r
  mprj/o_FF[10]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1701   0.9500            0.5915 &   2.4420 f
  mprj/o_q[10] (net)                                     2   0.0207 
  mprj/o_dly[10]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1701   0.9500   0.0000   0.0003 &   2.4423 f
  mprj/o_dly[10]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2061   0.9500            0.6533 &   3.0956 f
  mprj/o_q_dly[10] (net)                                 2   0.0170 
  mprj/o_BUF[10]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0410   0.2061   0.9500  -0.0043  -0.0043 &   3.0913 f
  mprj/o_BUF[10]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            1.8890   0.9500            1.1691 &   4.2604 f
  mprj/wbs_dat_o[10] (net)                               1   0.2716 
  mprj/wbs_dat_o[10] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.2604 f
  wbs_dat_o[10] (net) 
  wbs_dat_o[10] (out)                                                -0.1291   1.9047   0.9500  -0.0106   0.0860 &   4.3464 f
  data arrival time                                                                                                  4.3464

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.3464
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.2464

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2303 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2303 

  slack (with derating applied) (MET)                                                                     6.2464 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.4767 



  Startpoint: mprj/o_FF[24]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[24]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &   0.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &   1.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[24]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8291   0.9500   0.0000   0.5331 &   2.1825 r
  mprj/o_FF[24]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0764   0.9500            0.5236 &   2.7060 f
  mprj/o_q[24] (net)                                     1   0.0050 
  mprj/o_dly[24]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.0764   0.9500   0.0000   0.0001 &   2.7061 f
  mprj/o_dly[24]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2433   0.9500            0.6528 &   3.3589 f
  mprj/o_q_dly[24] (net)                                 2   0.0233 
  mprj/o_BUF[24]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0452   0.2433   0.9500  -0.0102  -0.0104 &   3.3485 f
  mprj/o_BUF[24]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            1.8005   0.9500            1.1394 &   4.4879 f
  mprj/wbs_dat_o[24] (net)                               1   0.2598 
  mprj/wbs_dat_o[24] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.4879 f
  wbs_dat_o[24] (net) 
  wbs_dat_o[24] (out)                                                -0.3683   1.8124   0.9500  -0.2097  -0.1361 &   4.3518 f
  data arrival time                                                                                                  4.3518

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.3518
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.2518

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2522 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2522 

  slack (with derating applied) (MET)                                                                     6.2518 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.5040 



  Startpoint: mprj/o_FF[111]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[12] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &   0.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &   1.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[111]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8291   0.9500   0.0000   0.4142 &   2.0635 r
  mprj/o_FF[111]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0937   0.9500            0.5372 &   2.6007 f
  mprj/o_q[111] (net)                                    1   0.0078 
  mprj/o_dly[111]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                -0.0279   0.0937   0.9500  -0.0032  -0.0033 &   2.5974 f
  mprj/o_dly[111]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.2748   0.9500            0.6823 &   3.2798 f
  mprj/o_q_dly[111] (net)                                2   0.0287 
  mprj/o_BUF[111]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2748   0.9500   0.0000   0.0006 &   3.2804 f
  mprj/o_BUF[111]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           1.5481   0.9500            1.0160 &   4.2963 f
  mprj/io_out[12] (net)                                  1   0.2236 
  mprj/io_out[12] (user_proj_example)                                          0.0000   0.9500            0.0000 &   4.2963 f
  io_out[12] (net) 
  io_out[12] (out)                                                    0.0000   1.5576   0.9500   0.0000   0.0676 &   4.3639 f
  data arrival time                                                                                                  4.3639

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.3639
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.2639

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2300 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2300 

  slack (with derating applied) (MET)                                                                     6.2639 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.4939 



  Startpoint: mprj/o_FF[44]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[12]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &   0.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &   1.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[44]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8291   0.9500   0.0000   0.8345 &   2.4839 r
  mprj/o_FF[44]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0843   0.9500            0.5298 &   3.0137 f
  mprj/o_q[44] (net)                                     1   0.0063 
  mprj/o_dly[44]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.0843   0.9500   0.0000   0.0000 &   3.0137 f
  mprj/o_dly[44]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2011   0.9500            0.6203 &   3.6341 f
  mprj/o_q_dly[44] (net)                                 2   0.0162 
  mprj/o_BUF[44]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0197   0.2011   0.9500  -0.0021  -0.0020 &   3.6321 f
  mprj/o_BUF[44]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.2930   0.9500            1.4003 &   5.0324 f
  mprj/la_data_out[12] (net)                             1   0.3323 
  mprj/la_data_out[12] (user_proj_example)                                     0.0000   0.9500            0.0000 &   5.0324 f
  la_data_out[12] (net) 
  la_data_out[12] (out)                                              -1.2445   2.3040   0.9500  -0.7148  -0.6583 &   4.3741 f
  data arrival time                                                                                                  4.3741

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.3741
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.2741

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3057 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3057 

  slack (with derating applied) (MET)                                                                     6.2741 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.5798 



  Startpoint: mprj/o_FF[161]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[24] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &   0.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &   1.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[161]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8291   0.9500   0.0000   1.0581 &   2.7075 r
  mprj/o_FF[161]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1815   0.9500            0.6377 &   3.3452 r
  mprj/o_q[161] (net)                                    2   0.0133 
  mprj/o_dly[161]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1815   0.9500   0.0000   0.0002 &   3.3454 r
  mprj/o_dly[161]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3180   0.9500            0.6295 &   3.9749 r
  mprj/o_q_dly[161] (net)                                2   0.0254 
  mprj/o_BUF[161]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0924   0.3180   0.9500  -0.0328  -0.0340 &   3.9409 r
  mprj/o_BUF[161]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           5.7928   0.9500            3.1356 &   7.0765 r
  mprj/io_oeb[24] (net)                                  1   0.5128 
  mprj/io_oeb[24] (user_proj_example)                                          0.0000   0.9500            0.0000 &   7.0765 r
  io_oeb[24] (net) 
  io_oeb[24] (out)                                                   -4.7839   5.8053   0.9500  -2.7263  -2.6980 &   4.3785 r
  data arrival time                                                                                                  4.3785

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.3785
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.2785

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.5209 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5209 

  slack (with derating applied) (MET)                                                                     6.2785 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.7993 



  Startpoint: mprj/o_FF[20]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[20]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &   0.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &   1.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[20]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8291   0.9500   0.0000   0.4882 &   2.1376 r
  mprj/o_FF[20]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1427   0.9500            0.5727 &   2.7102 f
  mprj/o_q[20] (net)                                     2   0.0161 
  mprj/o_dly[20]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.0120   0.1427   0.9500  -0.0016  -0.0015 &   2.7087 f
  mprj/o_dly[20]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.1946   0.9500            0.6337 &   3.3425 f
  mprj/o_q_dly[20] (net)                                 2   0.0151 
  mprj/o_BUF[20]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0648   0.1946   0.9500  -0.0164  -0.0171 &   3.3254 f
  mprj/o_BUF[20]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            1.9223   0.9500            1.1869 &   4.5123 f
  mprj/wbs_dat_o[20] (net)                               1   0.2767 
  mprj/wbs_dat_o[20] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.5123 f
  wbs_dat_o[20] (net) 
  wbs_dat_o[20] (out)                                                -0.3682   1.9368   0.9500  -0.2141  -0.1326 &   4.3797 f
  data arrival time                                                                                                  4.3797

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.3797
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.2797

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2549 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2549 

  slack (with derating applied) (MET)                                                                     6.2797 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.5346 



  Startpoint: mprj/o_FF[23]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[23]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &   0.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &   1.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[23]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8291   0.9500   0.0000   0.4882 &   2.1376 r
  mprj/o_FF[23]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1035   0.9500            0.5444 &   2.6820 f
  mprj/o_q[23] (net)                                     1   0.0094 
  mprj/o_dly[23]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1035   0.9500   0.0000   0.0001 &   2.6821 f
  mprj/o_dly[23]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2327   0.9500            0.6526 &   3.3347 f
  mprj/o_q_dly[23] (net)                                 2   0.0215 
  mprj/o_BUF[23]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0904   0.2327   0.9500  -0.0420  -0.0439 &   3.2908 f
  mprj/o_BUF[23]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            1.8456   0.9500            1.1594 &   4.4503 f
  mprj/wbs_dat_o[23] (net)                               1   0.2661 
  mprj/wbs_dat_o[23] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.4503 f
  wbs_dat_o[23] (net) 
  wbs_dat_o[23] (out)                                                -0.2627   1.8577   0.9500  -0.1494  -0.0695 &   4.3808 f
  data arrival time                                                                                                  4.3808

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.3808
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.2808

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2507 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2507 

  slack (with derating applied) (MET)                                                                     6.2808 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.5315 



  Startpoint: mprj/o_FF[104]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[5] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &   0.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &   1.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[104]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8291   0.9500   0.0000   0.3607 &   2.0101 r
  mprj/o_FF[104]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0753   0.9500            0.5227 &   2.5328 f
  mprj/o_q[104] (net)                                    1   0.0048 
  mprj/o_dly[104]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                -0.0134   0.0753   0.9500  -0.0016  -0.0017 &   2.5311 f
  mprj/o_dly[104]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.2604   0.9500            0.6658 &   3.1969 f
  mprj/o_q_dly[104] (net)                                2   0.0262 
  mprj/o_BUF[104]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0661   0.2604   0.9500  -0.0129  -0.0132 &   3.1837 f
  mprj/o_BUF[104]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.9121   0.9500            1.7330 &   4.9168 f
  mprj/io_out[5] (net)                                   1   0.4210 
  mprj/io_out[5] (user_proj_example)                                           0.0000   0.9500            0.0000 &   4.9168 f
  io_out[5] (net) 
  io_out[5] (out)                                                    -1.0805   2.9315   0.9500  -0.6558  -0.5341 &   4.3826 f
  data arrival time                                                                                                  4.3826

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.3826
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.2826

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3012 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3012 

  slack (with derating applied) (MET)                                                                     6.2826 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.5838 



  Startpoint: mprj/o_FF[112]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[13] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &   0.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &   1.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[112]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8291   0.9500   0.0000   0.4156 &   2.0649 r
  mprj/o_FF[112]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1385   0.9500            0.5696 &   2.6346 f
  mprj/o_q[112] (net)                                    2   0.0154 
  mprj/o_dly[112]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1385   0.9500   0.0000   0.0002 &   2.6348 f
  mprj/o_dly[112]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.2388   0.9500            0.6693 &   3.3041 f
  mprj/o_q_dly[112] (net)                                2   0.0225 
  mprj/o_BUF[112]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2388   0.9500   0.0000   0.0004 &   3.3045 f
  mprj/o_BUF[112]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           1.6914   0.9500            1.0845 &   4.3889 f
  mprj/io_out[13] (net)                                  1   0.2395 
  mprj/io_out[13] (user_proj_example)                                          0.0000   0.9500            0.0000 &   4.3889 f
  io_out[13] (net) 
  io_out[13] (out)                                                   -0.1654   1.7009   0.9500  -0.0712  -0.0017 &   4.3872 f
  data arrival time                                                                                                  4.3872

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.3872
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.2872

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2384 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2384 

  slack (with derating applied) (MET)                                                                     6.2872 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.5257 



  Startpoint: mprj/o_FF[33]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[1]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &   0.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &   1.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[33]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8291   0.9500   0.0000   0.4153 &   2.0646 r
  mprj/o_FF[33]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0663   0.9500            0.5157 &   2.5803 f
  mprj/o_q[33] (net)                                     1   0.0034 
  mprj/o_dly[33]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.0663   0.9500   0.0000   0.0000 &   2.5803 f
  mprj/o_dly[33]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2407   0.9500            0.6479 &   3.2282 f
  mprj/o_q_dly[33] (net)                                 2   0.0228 
  mprj/o_BUF[33]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0457   0.2407   0.9500  -0.0045  -0.0043 &   3.2239 f
  mprj/o_BUF[33]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            1.7566   0.9500            1.1150 &   4.3389 f
  mprj/la_data_out[1] (net)                              1   0.2532 
  mprj/la_data_out[1] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.3389 f
  la_data_out[1] (net) 
  la_data_out[1] (out)                                               -0.1494   1.7675   0.9500  -0.0161   0.0630 &   4.4019 f
  data arrival time                                                                                                  4.4019

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.4019
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.3019

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2338 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2338 

  slack (with derating applied) (MET)                                                                     6.3019 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.5357 



  Startpoint: mprj/o_FF[3]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[3]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &   0.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &   1.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[3]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   3.8291   0.9500   0.0000   0.3056 &   1.9550 r
  mprj/o_FF[3]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.1295   0.9500            0.5631 &   2.5181 f
  mprj/o_q[3] (net)                                      2   0.0139 
  mprj/o_dly[3]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  -0.0098   0.1295   0.9500  -0.0012  -0.0011 &   2.5170 f
  mprj/o_dly[3]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                            0.1709   0.9500            0.6082 &   3.1252 f
  mprj/o_q_dly[3] (net)                                  2   0.0112 
  mprj/o_BUF[3]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                    0.0000   0.1709   0.9500   0.0000   0.0001 &   3.1253 f
  mprj/o_BUF[3]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             1.9406   0.9500            1.1801 &   4.3054 f
  mprj/wbs_dat_o[3] (net)                                1   0.2784 
  mprj/wbs_dat_o[3] (user_proj_example)                                        0.0000   0.9500            0.0000 &   4.3054 f
  wbs_dat_o[3] (net) 
  wbs_dat_o[3] (out)                                                 -0.1114   1.9586   0.9500  -0.0091   0.0970 &   4.4024 f
  data arrival time                                                                                                  4.4024

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.4024
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.3024

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2328 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2328 

  slack (with derating applied) (MET)                                                                     6.3024 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.5352 



  Startpoint: mprj/o_FF[47]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[15]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &   0.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &   1.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[47]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8291   0.9500   0.0000   0.7243 &   2.3736 r
  mprj/o_FF[47]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1260   0.9500            0.5606 &   2.9343 f
  mprj/o_q[47] (net)                                     2   0.0133 
  mprj/o_dly[47]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1260   0.9500   0.0000   0.0002 &   2.9344 f
  mprj/o_dly[47]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.1520   0.9500            0.5901 &   3.5245 f
  mprj/o_q_dly[47] (net)                                 1   0.0082 
  mprj/o_BUF[47]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0176   0.1520   0.9500  -0.0017  -0.0016 &   3.5229 f
  mprj/o_BUF[47]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            1.7665   0.9500            1.0941 &   4.6170 f
  mprj/la_data_out[15] (net)                             1   0.2545 
  mprj/la_data_out[15] (user_proj_example)                                     0.0000   0.9500            0.0000 &   4.6170 f
  la_data_out[15] (net) 
  la_data_out[15] (out)                                              -0.4812   1.7773   0.9500  -0.2715  -0.2082 &   4.4087 f
  data arrival time                                                                                                  4.4087

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.4087
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.3087

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2608 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2608 

  slack (with derating applied) (MET)                                                                     6.3087 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.5695 



  Startpoint: mprj/o_FF[35]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[3]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &   0.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &   1.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[35]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8291   0.9500   0.0000   0.6584 &   2.3077 r
  mprj/o_FF[35]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1117   0.9500            0.5503 &   2.8580 f
  mprj/o_q[35] (net)                                     2   0.0108 
  mprj/o_dly[35]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.0198   0.1117   0.9500  -0.0023  -0.0023 &   2.8557 f
  mprj/o_dly[35]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2465   0.9500            0.6661 &   3.5218 f
  mprj/o_q_dly[35] (net)                                 2   0.0238 
  mprj/o_BUF[35]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0308   0.2465   0.9500  -0.0036  -0.0035 &   3.5182 f
  mprj/o_BUF[35]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            1.8506   0.9500            1.1697 &   4.6880 f
  mprj/la_data_out[3] (net)                              1   0.2672 
  mprj/la_data_out[3] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.6880 f
  la_data_out[3] (net) 
  la_data_out[3] (out)                                               -0.5915   1.8614   0.9500  -0.3415  -0.2775 &   4.4105 f
  data arrival time                                                                                                  4.4105

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.4105
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.3105

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2687 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2687 

  slack (with derating applied) (MET)                                                                     6.3105 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.5792 



  Startpoint: mprj/o_FF[150]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[13] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &   0.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &   1.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[150]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8291   0.9500   0.0000   0.4147 &   2.0641 r
  mprj/o_FF[150]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1204   0.9500            0.5566 &   2.6207 f
  mprj/o_q[150] (net)                                    2   0.0123 
  mprj/o_dly[150]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                -0.0281   0.1204   0.9500  -0.0034  -0.0034 &   2.6173 f
  mprj/o_dly[150]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.2728   0.9500            0.6896 &   3.3069 f
  mprj/o_q_dly[150] (net)                                2   0.0284 
  mprj/o_BUF[150]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2728   0.9500   0.0000   0.0006 &   3.3075 f
  mprj/o_BUF[150]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           1.5938   0.9500            1.0353 &   4.3428 f
  mprj/io_oeb[13] (net)                                  1   0.2298 
  mprj/io_oeb[13] (user_proj_example)                                          0.0000   0.9500            0.0000 &   4.3428 f
  io_oeb[13] (net) 
  io_oeb[13] (out)                                                    0.0000   1.6055   0.9500   0.0000   0.0749 &   4.4177 f
  data arrival time                                                                                                  4.4177

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.4177
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.3177

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2329 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2329 

  slack (with derating applied) (MET)                                                                     6.3177 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.5505 



  Startpoint: mprj/o_FF[42]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[10]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &   0.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &   1.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[42]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8291   0.9500   0.0000   0.8385 &   2.4879 r
  mprj/o_FF[42]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0890   0.9500            0.5335 &   3.0214 f
  mprj/o_q[42] (net)                                     1   0.0070 
  mprj/o_dly[42]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.0173   0.0890   0.9500  -0.0023  -0.0023 &   3.0191 f
  mprj/o_dly[42]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2243   0.9500            0.6417 &   3.6608 f
  mprj/o_q_dly[42] (net)                                 2   0.0200 
  mprj/o_BUF[42]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0626   0.2243   0.9500  -0.0192  -0.0199 &   3.6409 f
  mprj/o_BUF[42]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.3635   0.9500            1.4428 &   5.0837 f
  mprj/la_data_out[10] (net)                             1   0.3424 
  mprj/la_data_out[10] (user_proj_example)                                     0.0000   0.9500            0.0000 &   5.0837 f
  la_data_out[10] (net) 
  la_data_out[10] (out)                                              -1.2705   2.3752   0.9500  -0.7261  -0.6653 &   4.4184 f
  data arrival time                                                                                                  4.4184

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.4184
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.3184

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3112 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3112 

  slack (with derating applied) (MET)                                                                     6.3184 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.6296 



  Startpoint: mprj/o_FF[108]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[9] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &   0.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &   1.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[108]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8291   0.9500   0.0000   0.4072 &   2.0566 r
  mprj/o_FF[108]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0955   0.9500            0.5386 &   2.5952 f
  mprj/o_q[108] (net)                                    1   0.0081 
  mprj/o_dly[108]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                -0.0202   0.0955   0.9500  -0.0024  -0.0025 &   2.5927 f
  mprj/o_dly[108]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.2579   0.9500            0.6697 &   3.2624 f
  mprj/o_q_dly[108] (net)                                2   0.0258 
  mprj/o_BUF[108]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0319   0.2579   0.9500  -0.0032  -0.0029 &   3.2595 f
  mprj/o_BUF[108]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           1.9324   0.9500            1.2179 &   4.4775 f
  mprj/io_out[9] (net)                                   1   0.2792 
  mprj/io_out[9] (user_proj_example)                                           0.0000   0.9500            0.0000 &   4.4775 f
  io_out[9] (net) 
  io_out[9] (out)                                                    -0.1796   1.9432   0.9500  -0.1270  -0.0473 &   4.4301 f
  data arrival time                                                                                                  4.4301

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.4301
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.3301

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2471 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2471 

  slack (with derating applied) (MET)                                                                     6.3301 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.5772 



  Startpoint: mprj/o_FF[21]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[21]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &   0.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &   1.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[21]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8291   0.9500   0.0000   0.4978 &   2.1472 r
  mprj/o_FF[21]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1087   0.9500            0.5482 &   2.6954 f
  mprj/o_q[21] (net)                                     2   0.0103 
  mprj/o_dly[21]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1087   0.9500   0.0000   0.0001 &   2.6955 f
  mprj/o_dly[21]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.1854   0.9500            0.6140 &   3.3094 f
  mprj/o_q_dly[21] (net)                                 2   0.0136 
  mprj/o_BUF[21]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0332   0.1854   0.9500  -0.0040  -0.0041 &   3.3054 f
  mprj/o_BUF[21]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            1.7234   0.9500            1.0740 &   4.3794 f
  mprj/wbs_dat_o[21] (net)                               1   0.2474 
  mprj/wbs_dat_o[21] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.3794 f
  wbs_dat_o[21] (net) 
  wbs_dat_o[21] (out)                                                -0.1137   1.7377   0.9500  -0.0093   0.0762 &   4.4556 f
  data arrival time                                                                                                  4.4556

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.4556
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.3556

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2359 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2359 

  slack (with derating applied) (MET)                                                                     6.3556 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.5915 



  Startpoint: mprj/o_FF[152]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[15] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &   0.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &   1.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[152]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8291   0.9500   0.0000   0.8405 &   2.4899 r
  mprj/o_FF[152]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0924   0.9500            0.5362 &   3.0261 f
  mprj/o_q[152] (net)                                    1   0.0076 
  mprj/o_dly[152]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.0924   0.9500   0.0000   0.0001 &   3.0261 f
  mprj/o_dly[152]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.2334   0.9500            0.6498 &   3.6759 f
  mprj/o_q_dly[152] (net)                                2   0.0216 
  mprj/o_BUF[152]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2334   0.9500   0.0000   0.0003 &   3.6762 f
  mprj/o_BUF[152]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.3681   0.9500            1.4328 &   5.1090 f
  mprj/io_oeb[15] (net)                                  1   0.3410 
  mprj/io_oeb[15] (user_proj_example)                                          0.0000   0.9500            0.0000 &   5.1090 f
  io_oeb[15] (net) 
  io_oeb[15] (out)                                                   -1.3035   2.3844   0.9500  -0.7228  -0.6509 &   4.4581 f
  data arrival time                                                                                                  4.4581

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.4581
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.3581

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3107 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3107 

  slack (with derating applied) (MET)                                                                     6.3581 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.6688 



  Startpoint: mprj/o_FF[28]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[28]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &   0.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &   1.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[28]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8291   0.9500   0.0000   0.5590 &   2.2084 r
  mprj/o_FF[28]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1224   0.9500            0.5580 &   2.7664 f
  mprj/o_q[28] (net)                                     2   0.0126 
  mprj/o_dly[28]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.0152   0.1224   0.9500  -0.0022  -0.0022 &   2.7642 f
  mprj/o_dly[28]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2694   0.9500            0.6876 &   3.4518 f
  mprj/o_q_dly[28] (net)                                 2   0.0278 
  mprj/o_BUF[28]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0799   0.2694   0.9500  -0.0404  -0.0420 &   3.4098 f
  mprj/o_BUF[28]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            1.9582   0.9500            1.2397 &   4.6495 f
  mprj/wbs_dat_o[28] (net)                               1   0.2835 
  mprj/wbs_dat_o[28] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.6495 f
  wbs_dat_o[28] (net) 
  wbs_dat_o[28] (out)                                                -0.4402   1.9684   0.9500  -0.2501  -0.1788 &   4.4708 f
  data arrival time                                                                                                  4.4708

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.4708
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.3708

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2661 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2661 

  slack (with derating applied) (MET)                                                                     6.3708 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.6369 



  Startpoint: mprj/o_FF[138]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[1] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &   0.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &   1.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[138]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8291   0.9500   0.0000   0.2738 &   1.9231 r
  mprj/o_FF[138]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0738   0.9500            0.5215 &   2.4447 f
  mprj/o_q[138] (net)                                    1   0.0046 
  mprj/o_dly[138]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.0738   0.9500   0.0000   0.0000 &   2.4447 f
  mprj/o_dly[138]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.2548   0.9500            0.6611 &   3.1058 f
  mprj/o_q_dly[138] (net)                                2   0.0253 
  mprj/o_BUF[138]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0549   0.2548   0.9500  -0.0058  -0.0056 &   3.1002 f
  mprj/o_BUF[138]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.3005   0.9500            1.9089 &   5.0091 f
  mprj/io_oeb[1] (net)                                   1   0.4755 
  mprj/io_oeb[1] (user_proj_example)                                           0.0000   0.9500            0.0000 &   5.0091 f
  io_oeb[1] (net) 
  io_oeb[1] (out)                                                    -1.2123   3.3361   0.9500  -0.7086  -0.5262 &   4.4830 f
  data arrival time                                                                                                  4.4830

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.4830
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.3830

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3111 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3111 

  slack (with derating applied) (MET)                                                                     6.3830 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.6941 



  Startpoint: mprj/o_FF[29]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[29]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &   0.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &   1.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[29]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8291   0.9500   0.0000   0.5737 &   2.2231 r
  mprj/o_FF[29]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0811   0.9500            0.5273 &   2.7504 f
  mprj/o_q[29] (net)                                     1   0.0058 
  mprj/o_dly[29]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.0811   0.9500   0.0000   0.0000 &   2.7504 f
  mprj/o_dly[29]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2619   0.9500            0.6687 &   3.4191 f
  mprj/o_q_dly[29] (net)                                 2   0.0265 
  mprj/o_BUF[29]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0984   0.2619   0.9500  -0.0461  -0.0480 &   3.3711 f
  mprj/o_BUF[29]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            1.7332   0.9500            1.1100 &   4.4811 f
  mprj/wbs_dat_o[29] (net)                               1   0.2449 
  mprj/wbs_dat_o[29] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.4811 f
  wbs_dat_o[29] (net) 
  wbs_dat_o[29] (out)                                                -0.1946   1.7453   0.9500  -0.0725   0.0036 &   4.4846 f
  data arrival time                                                                                                  4.4846

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.4846
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.3846

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2485 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2485 

  slack (with derating applied) (MET)                                                                     6.3846 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.6331 



  Startpoint: mprj/o_FF[2]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[2]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &   0.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &   1.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[2]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   3.8291   0.9500   0.0000   0.3060 &   1.9554 r
  mprj/o_FF[2]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.1124   0.9500            0.5509 &   2.5062 f
  mprj/o_q[2] (net)                                      2   0.0109 
  mprj/o_dly[2]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  -0.0095   0.1124   0.9500  -0.0010  -0.0009 &   2.5053 f
  mprj/o_dly[2]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                            0.1990   0.9500            0.6273 &   3.1326 f
  mprj/o_q_dly[2] (net)                                  2   0.0158 
  mprj/o_BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   -0.0620   0.1990   0.9500  -0.0114  -0.0118 &   3.1208 f
  mprj/o_BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             2.0802   0.9500            1.2657 &   4.3864 f
  mprj/wbs_dat_o[2] (net)                                1   0.2990 
  mprj/wbs_dat_o[2] (user_proj_example)                                        0.0000   0.9500            0.0000 &   4.3864 f
  wbs_dat_o[2] (net) 
  wbs_dat_o[2] (out)                                                 -0.1235   2.0976   0.9500  -0.0101   0.1008 &   4.4872 f
  data arrival time                                                                                                  4.4872

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.4872
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.3872

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2385 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2385 

  slack (with derating applied) (MET)                                                                     6.3872 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.6257 



  Startpoint: mprj/o_FF[117]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[18] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &   0.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &   1.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[117]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8291   0.9500   0.0000   0.8037 &   2.4530 r
  mprj/o_FF[117]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1165   0.9500            0.5538 &   3.0068 f
  mprj/o_q[117] (net)                                    2   0.0116 
  mprj/o_dly[117]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1165   0.9500   0.0000   0.0001 &   3.0070 f
  mprj/o_dly[117]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3308   0.9500            0.7323 &   3.7392 f
  mprj/o_q_dly[117] (net)                                2   0.0382 
  mprj/o_BUF[117]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.1686   0.3309   0.9500  -0.0978  -0.1019 &   3.6373 f
  mprj/o_BUF[117]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           1.1263   0.9500            0.8219 &   4.4592 f
  mprj/io_out[18] (net)                                  1   0.1618 
  mprj/io_out[18] (user_proj_example)                                          0.0000   0.9500            0.0000 &   4.4592 f
  io_out[18] (net) 
  io_out[18] (out)                                                   -0.0149   1.1294   0.9500  -0.0012   0.0302 &   4.4894 f
  data arrival time                                                                                                  4.4894

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.4894
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.3894

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2467 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2467 

  slack (with derating applied) (MET)                                                                     6.3894 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.6361 



  Startpoint: mprj/o_FF[46]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[14]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &   0.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &   1.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[46]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8291   0.9500   0.0000   0.7581 &   2.4074 r
  mprj/o_FF[46]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1261   0.9500            0.5607 &   2.9681 f
  mprj/o_q[46] (net)                                     2   0.0133 
  mprj/o_dly[46]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1261   0.9500   0.0000   0.0001 &   2.9683 f
  mprj/o_dly[46]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.1311   0.9500            0.5710 &   3.5392 f
  mprj/o_q_dly[46] (net)                                 1   0.0054 
  mprj/o_BUF[46]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1311   0.9500   0.0000   0.0001 &   3.5393 f
  mprj/o_BUF[46]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            1.6780   0.9500            1.0394 &   4.5787 f
  mprj/la_data_out[14] (net)                             1   0.2416 
  mprj/la_data_out[14] (user_proj_example)                                     0.0000   0.9500            0.0000 &   4.5787 f
  la_data_out[14] (net) 
  la_data_out[14] (out)                                              -0.2415   1.6891   0.9500  -0.1562  -0.0891 &   4.4896 f
  data arrival time                                                                                                  4.4896

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.4896
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.3896

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2527 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2527 

  slack (with derating applied) (MET)                                                                     6.3896 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.6424 



  Startpoint: mprj/o_FF[11]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[11]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &   0.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &   1.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[11]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8291   0.9500   0.0000   0.3060 &   1.9554 r
  mprj/o_FF[11]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1251   0.9500            0.5600 &   2.5153 f
  mprj/o_q[11] (net)                                     2   0.0131 
  mprj/o_dly[11]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.0059   0.1251   0.9500  -0.0005  -0.0004 &   2.5150 f
  mprj/o_dly[11]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2442   0.9500            0.6689 &   3.1839 f
  mprj/o_q_dly[11] (net)                                 2   0.0234 
  mprj/o_BUF[11]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0821   0.2442   0.9500  -0.0307  -0.0319 &   3.1519 f
  mprj/o_BUF[11]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.0200   0.9500            1.2476 &   4.3995 f
  mprj/wbs_dat_o[11] (net)                               1   0.2904 
  mprj/wbs_dat_o[11] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.3995 f
  wbs_dat_o[11] (net) 
  wbs_dat_o[11] (out)                                                -0.1427   2.0372   0.9500  -0.0117   0.0920 &   4.4915 f
  data arrival time                                                                                                  4.4915

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.4915
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.3915

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2409 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2409 

  slack (with derating applied) (MET)                                                                     6.3915 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.6324 



  Startpoint: mprj/o_FF[101]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[2] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &   0.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &   1.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[101]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8291   0.9500   0.0000   0.3048 &   1.9542 r
  mprj/o_FF[101]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0701   0.9500            0.5186 &   2.4728 f
  mprj/o_q[101] (net)                                    1   0.0040 
  mprj/o_dly[101]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.0701   0.9500   0.0000   0.0000 &   2.4728 f
  mprj/o_dly[101]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.2885   0.9500            0.6863 &   3.1591 f
  mprj/o_q_dly[101] (net)                                2   0.0310 
  mprj/o_BUF[101]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0288   0.2885   0.9500  -0.0029  -0.0024 &   3.1567 f
  mprj/o_BUF[101]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.2496   0.9500            1.8917 &   5.0484 f
  mprj/io_out[2] (net)                                   1   0.4697 
  mprj/io_out[2] (user_proj_example)                                           0.0000   0.9500            0.0000 &   5.0484 f
  io_out[2] (net) 
  io_out[2] (out)                                                    -1.2430   3.2841   0.9500  -0.7277  -0.5526 &   4.4958 f
  data arrival time                                                                                                  4.4958

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.4958
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.3958

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3135 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3135 

  slack (with derating applied) (MET)                                                                     6.3958 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.7094 



  Startpoint: mprj/o_FF[102]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[3] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &   0.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &   1.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[102]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8291   0.9500   0.0000   0.3308 &   1.9802 r
  mprj/o_FF[102]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0736   0.9500            0.5214 &   2.5015 f
  mprj/o_q[102] (net)                                    1   0.0046 
  mprj/o_dly[102]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.0736   0.9500   0.0000   0.0000 &   2.5016 f
  mprj/o_dly[102]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.2780   0.9500            0.6791 &   3.1806 f
  mprj/o_q_dly[102] (net)                                2   0.0292 
  mprj/o_BUF[102]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0188   0.2780   0.9500  -0.0015  -0.0011 &   3.1796 f
  mprj/o_BUF[102]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.9448   0.9500            1.7267 &   4.9062 f
  mprj/io_out[3] (net)                                   1   0.4228 
  mprj/io_out[3] (user_proj_example)                                           0.0000   0.9500            0.0000 &   4.9062 f
  io_out[3] (net) 
  io_out[3] (out)                                                    -1.0216   2.9770   0.9500  -0.5652  -0.4030 &   4.5033 f
  data arrival time                                                                                                  4.5033

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.5033
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.4033

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2967 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2967 

  slack (with derating applied) (MET)                                                                     6.4033 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.6999 



  Startpoint: mprj/o_FF[22]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[22]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &   0.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &   1.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[22]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8291   0.9500   0.0000   0.5303 &   2.1796 r
  mprj/o_FF[22]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1062   0.9500            0.5464 &   2.7260 f
  mprj/o_q[22] (net)                                     2   0.0099 
  mprj/o_dly[22]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1062   0.9500   0.0000   0.0001 &   2.7261 f
  mprj/o_dly[22]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.1941   0.9500            0.6208 &   3.3469 f
  mprj/o_q_dly[22] (net)                                 2   0.0150 
  mprj/o_BUF[22]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0321   0.1941   0.9500  -0.0045  -0.0045 &   3.3423 f
  mprj/o_BUF[22]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            1.7466   0.9500            1.0931 &   4.4355 f
  mprj/wbs_dat_o[22] (net)                               1   0.2516 
  mprj/wbs_dat_o[22] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.4355 f
  wbs_dat_o[22] (net) 
  wbs_dat_o[22] (out)                                                -0.1201   1.7593   0.9500  -0.0099   0.0741 &   4.5096 f
  data arrival time                                                                                                  4.5096

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.5096
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.4096

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2389 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2389 

  slack (with derating applied) (MET)                                                                     6.4096 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.6484 



  Startpoint: mprj/o_FF[155]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[18] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &   0.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &   1.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[155]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8291   0.9500   0.0000   0.8392 &   2.4885 r
  mprj/o_FF[155]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1181   0.9500            0.5549 &   3.0435 f
  mprj/o_q[155] (net)                                    2   0.0119 
  mprj/o_dly[155]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                -0.0234   0.1181   0.9500  -0.0029  -0.0029 &   3.0406 f
  mprj/o_dly[155]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3003   0.9500            0.7102 &   3.7508 f
  mprj/o_q_dly[155] (net)                                2   0.0330 
  mprj/o_BUF[155]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0752   0.3003   0.9500  -0.0386  -0.0399 &   3.7109 f
  mprj/o_BUF[155]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           1.0490   0.9500            0.7730 &   4.4839 f
  mprj/io_oeb[18] (net)                                  1   0.1508 
  mprj/io_oeb[18] (user_proj_example)                                          0.0000   0.9500            0.0000 &   4.4839 f
  io_oeb[18] (net) 
  io_oeb[18] (out)                                                    0.0000   1.0513   0.9500   0.0000   0.0259 &   4.5098 f
  data arrival time                                                                                                  4.5098

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.5098
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.4098

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2417 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2417 

  slack (with derating applied) (MET)                                                                     6.4098 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.6515 



  Startpoint: mprj/o_FF[27]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[27]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &   0.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &   1.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[27]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8291   0.9500   0.0000   0.5698 &   2.2191 r
  mprj/o_FF[27]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1294   0.9500            0.5631 &   2.7822 f
  mprj/o_q[27] (net)                                     2   0.0138 
  mprj/o_dly[27]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.0204   0.1294   0.9500  -0.0023  -0.0023 &   2.7799 f
  mprj/o_dly[27]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2891   0.9500            0.7053 &   3.4853 f
  mprj/o_q_dly[27] (net)                                 2   0.0311 
  mprj/o_BUF[27]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0832   0.2891   0.9500  -0.0401  -0.0416 &   3.4437 f
  mprj/o_BUF[27]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.0827   0.9500            1.3051 &   4.7487 f
  mprj/wbs_dat_o[27] (net)                               1   0.3009 
  mprj/wbs_dat_o[27] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.7487 f
  wbs_dat_o[27] (net) 
  wbs_dat_o[27] (out)                                                -0.4987   2.0946   0.9500  -0.3159  -0.2383 &   4.5104 f
  data arrival time                                                                                                  4.5104

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.5104
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.4104

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2751 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2751 

  slack (with derating applied) (MET)                                                                     6.4104 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.6855 



  Startpoint: mprj/o_FF[41]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[9]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &   0.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &   1.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[41]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8291   0.9500   0.0000   0.8478 &   2.4971 r
  mprj/o_FF[41]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0731   0.9500            0.5210 &   3.0181 f
  mprj/o_q[41] (net)                                     1   0.0045 
  mprj/o_dly[41]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.0731   0.9500   0.0000   0.0000 &   3.0182 f
  mprj/o_dly[41]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2159   0.9500            0.6302 &   3.6484 f
  mprj/o_q_dly[41] (net)                                 2   0.0186 
  mprj/o_BUF[41]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0279   0.2159   0.9500  -0.0036  -0.0036 &   3.6448 f
  mprj/o_BUF[41]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            1.8265   0.9500            1.1497 &   4.7946 f
  mprj/la_data_out[9] (net)                              1   0.2638 
  mprj/la_data_out[9] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.7946 f
  la_data_out[9] (net) 
  la_data_out[9] (out)                                               -0.5687   1.8368   0.9500  -0.3417  -0.2814 &   4.5131 f
  data arrival time                                                                                                  4.5131

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.5131
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.4131

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2739 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2739 

  slack (with derating applied) (MET)                                                                     6.4131 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.6870 



  Startpoint: mprj/o_FF[106]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[7] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &   0.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &   1.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[106]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8291   0.9500   0.0000   0.5199 &   2.1692 r
  mprj/o_FF[106]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1681   0.9500            0.5903 &   2.7595 f
  mprj/o_q[106] (net)                                    2   0.0204 
  mprj/o_dly[106]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                -0.0346   0.1681   0.9500  -0.0048  -0.0048 &   2.7547 f
  mprj/o_dly[106]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.2857   0.9500            0.7159 &   3.4706 f
  mprj/o_q_dly[106] (net)                                2   0.0305 
  mprj/o_BUF[106]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.2177   0.2857   0.9500  -0.1154  -0.1206 &   3.3499 f
  mprj/o_BUF[106]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.4284   0.9500            1.4812 &   4.8312 f
  mprj/io_out[7] (net)                                   1   0.3507 
  mprj/io_out[7] (user_proj_example)                                           0.0000   0.9500            0.0000 &   4.8312 f
  io_out[7] (net) 
  io_out[7] (out)                                                    -0.6327   2.4450   0.9500  -0.4047  -0.3021 &   4.5291 f
  data arrival time                                                                                                  4.5291

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.5291
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.4291

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2936 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2936 

  slack (with derating applied) (MET)                                                                     6.4291 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.7227 



  Startpoint: mprj/o_FF[26]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[26]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &   0.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &   1.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[26]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8291   0.9500   0.0000   0.5716 &   2.2209 r
  mprj/o_FF[26]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1326   0.9500            0.5654 &   2.7863 f
  mprj/o_q[26] (net)                                     2   0.0144 
  mprj/o_dly[26]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1326   0.9500   0.0000   0.0002 &   2.7864 f
  mprj/o_dly[26]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2483   0.9500            0.6747 &   3.4611 f
  mprj/o_q_dly[26] (net)                                 2   0.0241 
  mprj/o_BUF[26]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2483   0.9500   0.0000   0.0004 &   3.4615 f
  mprj/o_BUF[26]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            1.8739   0.9500            1.1841 &   4.6456 f
  mprj/wbs_dat_o[26] (net)                               1   0.2708 
  mprj/wbs_dat_o[26] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.6456 f
  wbs_dat_o[26] (net) 
  wbs_dat_o[26] (out)                                                -0.3211   1.8850   0.9500  -0.1829  -0.1079 &   4.5376 f
  data arrival time                                                                                                  4.5376

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.5376
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.4376

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2581 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2581 

  slack (with derating applied) (MET)                                                                     6.4376 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.6957 



  Startpoint: mprj/o_FF[40]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[8]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &   0.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &   1.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[40]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8291   0.9500   0.0000   0.8520 &   2.5014 r
  mprj/o_FF[40]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0806   0.9500            0.5269 &   3.0283 f
  mprj/o_q[40] (net)                                     1   0.0057 
  mprj/o_dly[40]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.0806   0.9500   0.0000   0.0000 &   3.0283 f
  mprj/o_dly[40]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2440   0.9500            0.6546 &   3.6829 f
  mprj/o_q_dly[40] (net)                                 2   0.0234 
  mprj/o_BUF[40]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0719   0.2440   0.9500  -0.0266  -0.0277 &   3.6552 f
  mprj/o_BUF[40]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            1.8374   0.9500            1.1614 &   4.8166 f
  mprj/la_data_out[8] (net)                              1   0.2653 
  mprj/la_data_out[8] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.8166 f
  la_data_out[8] (net) 
  la_data_out[8] (out)                                               -0.5743   1.8485   0.9500  -0.3293  -0.2665 &   4.5501 f
  data arrival time                                                                                                  4.5501

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.5501
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.4501

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2769 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2769 

  slack (with derating applied) (MET)                                                                     6.4501 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.7270 



  Startpoint: mprj/o_FF[38]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[6]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &   0.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &   1.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[38]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8291   0.9500   0.0000   0.8633 &   2.5127 r
  mprj/o_FF[38]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1076   0.9500            0.5474 &   3.0601 f
  mprj/o_q[38] (net)                                     2   0.0101 
  mprj/o_dly[38]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.0128   0.1076   0.9500  -0.0013  -0.0013 &   3.0588 f
  mprj/o_dly[38]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2203   0.9500            0.6444 &   3.7032 f
  mprj/o_q_dly[38] (net)                                 2   0.0194 
  mprj/o_BUF[38]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2203   0.9500   0.0000   0.0002 &   3.7034 f
  mprj/o_BUF[38]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            1.8932   0.9500            1.1814 &   4.8849 f
  mprj/la_data_out[6] (net)                              1   0.2731 
  mprj/la_data_out[6] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.8849 f
  la_data_out[6] (net) 
  la_data_out[6] (out)                                               -0.6844   1.9053   0.9500  -0.3888  -0.3234 &   4.5615 f
  data arrival time                                                                                                  4.5615

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.5615
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.4615

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2811 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2811 

  slack (with derating applied) (MET)                                                                     6.4615 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.7426 



  Startpoint: mprj/o_FF[36]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[4]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &   0.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &   1.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[36]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8291   0.9500   0.0000   0.6727 &   2.3221 r
  mprj/o_FF[36]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1166   0.9500            0.5539 &   2.8760 f
  mprj/o_q[36] (net)                                     2   0.0117 
  mprj/o_dly[36]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1166   0.9500   0.0000   0.0001 &   2.8761 f
  mprj/o_dly[36]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2461   0.9500            0.6676 &   3.5436 f
  mprj/o_q_dly[36] (net)                                 2   0.0238 
  mprj/o_BUF[36]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0609   0.2461   0.9500  -0.0136  -0.0140 &   3.5297 f
  mprj/o_BUF[36]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            1.7642   0.9500            1.1235 &   4.6531 f
  mprj/la_data_out[4] (net)                              1   0.2546 
  mprj/la_data_out[4] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.6531 f
  la_data_out[4] (net) 
  la_data_out[4] (out)                                               -0.2659   1.7747   0.9500  -0.1533  -0.0830 &   4.5701 f
  data arrival time                                                                                                  4.5701

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.5701
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.4701

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2581 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2581 

  slack (with derating applied) (MET)                                                                     6.4701 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.7282 



  Startpoint: mprj/o_FF[154]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[17] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &   0.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &   1.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[154]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8291   0.9500   0.0000   0.8398 &   2.4891 r
  mprj/o_FF[154]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1363   0.9500            0.5680 &   3.0571 f
  mprj/o_q[154] (net)                                    2   0.0150 
  mprj/o_dly[154]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1363   0.9500   0.0000   0.0002 &   3.0573 f
  mprj/o_dly[154]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.2367   0.9500            0.6669 &   3.7242 f
  mprj/o_q_dly[154] (net)                                2   0.0222 
  mprj/o_BUF[154]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0317   0.2367   0.9500  -0.0034  -0.0033 &   3.7210 f
  mprj/o_BUF[154]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           1.1900   0.9500            0.8217 &   4.5427 f
  mprj/io_oeb[17] (net)                                  1   0.1720 
  mprj/io_oeb[17] (user_proj_example)                                          0.0000   0.9500            0.0000 &   4.5427 f
  io_oeb[17] (net) 
  io_oeb[17] (out)                                                    0.0000   1.1943   0.9500   0.0000   0.0386 &   4.5813 f
  data arrival time                                                                                                  4.5813

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.5813
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.4813

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2415 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2415 

  slack (with derating applied) (MET)                                                                     6.4813 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.7227 



  Startpoint: mprj/o_FF[59]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[27]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &   0.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &   1.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[59]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8291   0.9500   0.0000   1.0448 &   2.6941 r
  mprj/o_FF[59]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2998   0.9500            0.7019 &   3.3960 r
  mprj/o_q[59] (net)                                     2   0.0244 
  mprj/o_dly[59]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.1366   0.2998   0.9500  -0.0769  -0.0803 &   3.3158 r
  mprj/o_dly[59]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.1540   0.9500            0.5418 &   3.8576 r
  mprj/o_q_dly[59] (net)                                 2   0.0098 
  mprj/o_BUF[59]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1540   0.9500   0.0000   0.0001 &   3.8577 r
  mprj/o_BUF[59]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.8477   0.9500            2.1288 &   5.9865 r
  mprj/la_data_out[27] (net)                             1   0.3387 
  mprj/la_data_out[27] (user_proj_example)                                     0.0000   0.9500            0.0000 &   5.9865 r
  la_data_out[27] (net) 
  la_data_out[27] (out)                                              -2.5626   3.8542   0.9500  -1.4227  -1.4014 &   4.5851 r
  data arrival time                                                                                                  4.5851

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.5851
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.4851

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3992 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3992 

  slack (with derating applied) (MET)                                                                     6.4851 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.8843 



  Startpoint: mprj/o_FF[116]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[17] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &   0.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &   1.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[116]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8291   0.9500   0.0000   0.8394 &   2.4888 r
  mprj/o_FF[116]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1234   0.9500            0.5588 &   3.0475 f
  mprj/o_q[116] (net)                                    2   0.0128 
  mprj/o_dly[116]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1234   0.9500   0.0000   0.0001 &   3.0477 f
  mprj/o_dly[116]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.2643   0.9500            0.6840 &   3.7317 f
  mprj/o_q_dly[116] (net)                                2   0.0269 
  mprj/o_BUF[116]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0478   0.2643   0.9500  -0.0055  -0.0053 &   3.7264 f
  mprj/o_BUF[116]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           1.3998   0.9500            0.9442 &   4.6706 f
  mprj/io_out[17] (net)                                  1   0.2030 
  mprj/io_out[17] (user_proj_example)                                          0.0000   0.9500            0.0000 &   4.6706 f
  io_out[17] (net) 
  io_out[17] (out)                                                   -0.1922   1.4049   0.9500  -0.1156  -0.0745 &   4.5961 f
  data arrival time                                                                                                  4.5961

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.5961
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.4961

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2546 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2546 

  slack (with derating applied) (MET)                                                                     6.4961 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.7507 



  Startpoint: mprj/o_FF[45]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[13]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &   0.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &   1.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[45]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8291   0.9500   0.0000   0.8533 &   2.5026 r
  mprj/o_FF[45]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0844   0.9500            0.5299 &   3.0325 f
  mprj/o_q[45] (net)                                     1   0.0063 
  mprj/o_dly[45]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.0844   0.9500   0.0000   0.0000 &   3.0326 f
  mprj/o_dly[45]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2059   0.9500            0.6246 &   3.6572 f
  mprj/o_q_dly[45] (net)                                 2   0.0170 
  mprj/o_BUF[45]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0755   0.2059   0.9500  -0.0314  -0.0328 &   3.6244 f
  mprj/o_BUF[45]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            1.5981   0.9500            1.0233 &   4.6477 f
  mprj/la_data_out[13] (net)                             1   0.2310 
  mprj/la_data_out[13] (user_proj_example)                                     0.0000   0.9500            0.0000 &   4.6477 f
  la_data_out[13] (net) 
  la_data_out[13] (out)                                              -0.1850   1.6084   0.9500  -0.1148  -0.0503 &   4.5973 f
  data arrival time                                                                                                  4.5973

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.5973
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.4973

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2574 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2574 

  slack (with derating applied) (MET)                                                                     6.4973 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.7547 



  Startpoint: mprj/o_FF[141]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[4] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &   0.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &   1.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[141]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8291   0.9500   0.0000   0.4143 &   2.0636 r
  mprj/o_FF[141]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0963   0.9500            0.5392 &   2.6028 f
  mprj/o_q[141] (net)                                    1   0.0082 
  mprj/o_dly[141]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                -0.0055   0.0963   0.9500  -0.0006  -0.0006 &   2.6023 f
  mprj/o_dly[141]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.2792   0.9500            0.6865 &   3.2888 f
  mprj/o_q_dly[141] (net)                                2   0.0294 
  mprj/o_BUF[141]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0145   0.2792   0.9500  -0.0012  -0.0007 &   3.2880 f
  mprj/o_BUF[141]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.9234   0.9500            1.7333 &   5.0213 f
  mprj/io_oeb[4] (net)                                   1   0.4213 
  mprj/io_oeb[4] (user_proj_example)                                           0.0000   0.9500            0.0000 &   5.0213 f
  io_oeb[4] (net) 
  io_oeb[4] (out)                                                    -0.9197   2.9476   0.9500  -0.5597  -0.4198 &   4.6016 f
  data arrival time                                                                                                  4.6016

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.6016
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.5016

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3013 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3013 

  slack (with derating applied) (MET)                                                                     6.5016 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.8029 



  Startpoint: mprj/o_FF[103]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[4] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &   0.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &   1.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[103]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8291   0.9500   0.0000   0.3808 &   2.0302 r
  mprj/o_FF[103]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0731   0.9500            0.5210 &   2.5512 f
  mprj/o_q[103] (net)                                    1   0.0045 
  mprj/o_dly[103]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.0731   0.9500   0.0000   0.0000 &   2.5512 f
  mprj/o_dly[103]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.2616   0.9500            0.6661 &   3.2173 f
  mprj/o_q_dly[103] (net)                                2   0.0264 
  mprj/o_BUF[103]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0199   0.2616   0.9500  -0.0016  -0.0012 &   3.2161 f
  mprj/o_BUF[103]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.7989   0.9500            1.6551 &   4.8712 f
  mprj/io_out[4] (net)                                   1   0.4024 
  mprj/io_out[4] (user_proj_example)                                           0.0000   0.9500            0.0000 &   4.8712 f
  io_out[4] (net) 
  io_out[4] (out)                                                    -0.6823   2.8245   0.9500  -0.4002  -0.2553 &   4.6159 f
  data arrival time                                                                                                  4.6159

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.6159
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.5159

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2852 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2852 

  slack (with derating applied) (MET)                                                                     6.5159 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.8011 



  Startpoint: mprj/o_FF[61]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[29]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &   0.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &   1.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[61]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8291   0.9500   0.0000   0.9452 &   2.5945 r
  mprj/o_FF[61]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1945   0.9500            0.6071 &   3.2017 f
  mprj/o_q[61] (net)                                     2   0.0248 
  mprj/o_dly[61]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.0312   0.1945   0.9500  -0.0038  -0.0035 &   3.1981 f
  mprj/o_dly[61]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.1531   0.9500            0.6147 &   3.8128 f
  mprj/o_q_dly[61] (net)                                 1   0.0084 
  mprj/o_BUF[61]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0036   0.1531   0.9500  -0.0005  -0.0004 &   3.8124 f
  mprj/o_BUF[61]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.2812   0.9500            1.3717 &   5.1841 f
  mprj/la_data_out[29] (net)                             1   0.3296 
  mprj/la_data_out[29] (user_proj_example)                                     0.0000   0.9500            0.0000 &   5.1841 f
  la_data_out[29] (net) 
  la_data_out[29] (out)                                              -1.1023   2.2941   0.9500  -0.6320  -0.5658 &   4.6183 f
  data arrival time                                                                                                  4.6183

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.6183
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.5183

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3100 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3100 

  slack (with derating applied) (MET)                                                                     6.5183 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.8283 



  Startpoint: mprj/o_FF[17]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[17]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &   0.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &   1.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[17]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8291   0.9500   0.0000   0.5199 &   2.1692 r
  mprj/o_FF[17]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1199   0.9500            0.5562 &   2.7254 f
  mprj/o_q[17] (net)                                     2   0.0122 
  mprj/o_dly[17]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.0301   0.1199   0.9500  -0.0037  -0.0038 &   2.7217 f
  mprj/o_dly[17]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2220   0.9500            0.6499 &   3.3715 f
  mprj/o_q_dly[17] (net)                                 2   0.0196 
  mprj/o_BUF[17]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0749   0.2220   0.9500  -0.0242  -0.0252 &   3.3463 f
  mprj/o_BUF[17]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.0001   0.9500            1.2369 &   4.5832 f
  mprj/wbs_dat_o[17] (net)                               1   0.2881 
  mprj/wbs_dat_o[17] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.5832 f
  wbs_dat_o[17] (net) 
  wbs_dat_o[17] (out)                                                -0.1772   2.0147   0.9500  -0.0566   0.0372 &   4.6205 f
  data arrival time                                                                                                  4.6205

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.6205
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.5205

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2521 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2521 

  slack (with derating applied) (MET)                                                                     6.5205 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.7726 



  Startpoint: mprj/o_FF[39]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[7]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &   0.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &   1.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[39]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8291   0.9500   0.0000   0.8671 &   2.5165 r
  mprj/o_FF[39]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0924   0.9500            0.5362 &   3.0527 f
  mprj/o_q[39] (net)                                     1   0.0076 
  mprj/o_dly[39]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.0246   0.0924   0.9500  -0.0031  -0.0032 &   3.0494 f
  mprj/o_dly[39]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2350   0.9500            0.6511 &   3.7005 f
  mprj/o_q_dly[39] (net)                                 2   0.0219 
  mprj/o_BUF[39]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2350   0.9500   0.0000   0.0003 &   3.7008 f
  mprj/o_BUF[39]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            1.8082   0.9500            1.1412 &   4.8420 f
  mprj/la_data_out[7] (net)                              1   0.2608 
  mprj/la_data_out[7] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.8420 f
  la_data_out[7] (net) 
  la_data_out[7] (out)                                               -0.4454   1.8195   0.9500  -0.2644  -0.1979 &   4.6441 f
  data arrival time                                                                                                  4.6441

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.6441
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.5441

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2726 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2726 

  slack (with derating applied) (MET)                                                                     6.5441 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.8167 



  Startpoint: mprj/o_FF[140]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[3] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &   0.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &   1.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[140]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8291   0.9500   0.0000   0.3077 &   1.9570 r
  mprj/o_FF[140]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0663   0.9500            0.5156 &   2.4727 f
  mprj/o_q[140] (net)                                    1   0.0034 
  mprj/o_dly[140]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.0663   0.9500   0.0000   0.0000 &   2.4727 f
  mprj/o_dly[140]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3117   0.9500            0.7033 &   3.1759 f
  mprj/o_q_dly[140] (net)                                2   0.0350 
  mprj/o_BUF[140]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.1113   0.3117   0.9500  -0.0510  -0.0528 &   3.1231 f
  mprj/o_BUF[140]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.6344   0.9500            1.5690 &   4.6922 f
  mprj/io_oeb[3] (net)                                   1   0.3774 
  mprj/io_oeb[3] (user_proj_example)                                           0.0000   0.9500            0.0000 &   4.6922 f
  io_oeb[3] (net) 
  io_oeb[3] (out)                                                    -0.3124   2.6650   0.9500  -0.2030  -0.0419 &   4.6503 f
  data arrival time                                                                                                  4.6503

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.6503
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.5503

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2715 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2715 

  slack (with derating applied) (MET)                                                                     6.5503 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.8218 



  Startpoint: mprj/o_FF[25]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[25]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &   0.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &   1.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[25]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8291   0.9500   0.0000   0.5719 &   2.2213 r
  mprj/o_FF[25]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1428   0.9500            0.5727 &   2.7940 f
  mprj/o_q[25] (net)                                     2   0.0161 
  mprj/o_dly[25]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.0668   0.1428   0.9500  -0.0180  -0.0188 &   2.7752 f
  mprj/o_dly[25]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2715   0.9500            0.6962 &   3.4714 f
  mprj/o_q_dly[25] (net)                                 2   0.0281 
  mprj/o_BUF[25]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0296   0.2715   0.9500  -0.0032  -0.0029 &   3.4685 f
  mprj/o_BUF[25]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            1.7400   0.9500            1.1175 &   4.5860 f
  mprj/wbs_dat_o[25] (net)                               1   0.2497 
  mprj/wbs_dat_o[25] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.5860 f
  wbs_dat_o[25] (net) 
  wbs_dat_o[25] (out)                                                -0.1199   1.7521   0.9500  -0.0098   0.0719 &   4.6579 f
  data arrival time                                                                                                  4.6579

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.6579
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.5579

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2484 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2484 

  slack (with derating applied) (MET)                                                                     6.5579 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.8063 



  Startpoint: mprj/o_FF[54]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[22]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &   0.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &   1.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[54]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8291   0.9500   0.0000   0.9594 &   2.6087 r
  mprj/o_FF[54]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0668   0.9500            0.5161 &   3.1248 f
  mprj/o_q[54] (net)                                     1   0.0035 
  mprj/o_dly[54]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.0668   0.9500   0.0000   0.0000 &   3.1248 f
  mprj/o_dly[54]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.1936   0.9500            0.6086 &   3.7334 f
  mprj/o_q_dly[54] (net)                                 2   0.0150 
  mprj/o_BUF[54]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0065   0.1936   0.9500  -0.0005  -0.0004 &   3.7330 f
  mprj/o_BUF[54]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            1.5445   0.9500            0.9951 &   4.7281 f
  mprj/la_data_out[22] (net)                             1   0.2235 
  mprj/la_data_out[22] (user_proj_example)                                     0.0000   0.9500            0.0000 &   4.7281 f
  la_data_out[22] (net) 
  la_data_out[22] (out)                                              -0.1927   1.5531   0.9500  -0.1158  -0.0581 &   4.6700 f
  data arrival time                                                                                                  4.6700

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.6700
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.5700

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2580 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2580 

  slack (with derating applied) (MET)                                                                     6.5700 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.8280 



  Startpoint: mprj/o_FF[153]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[16] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &   0.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &   1.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[153]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8291   0.9500   0.0000   0.8403 &   2.4897 r
  mprj/o_FF[153]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0855   0.9500            0.5307 &   3.0204 f
  mprj/o_q[153] (net)                                    1   0.0065 
  mprj/o_dly[153]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.0855   0.9500   0.0000   0.0001 &   3.0205 f
  mprj/o_dly[153]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.2844   0.9500            0.6875 &   3.7080 f
  mprj/o_q_dly[153] (net)                                2   0.0303 
  mprj/o_BUF[153]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0827   0.2844   0.9500  -0.0341  -0.0353 &   3.6727 f
  mprj/o_BUF[153]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           1.4134   0.9500            0.9494 &   4.6221 f
  mprj/io_oeb[16] (net)                                  1   0.2043 
  mprj/io_oeb[16] (user_proj_example)                                          0.0000   0.9500            0.0000 &   4.6221 f
  io_oeb[16] (net) 
  io_oeb[16] (out)                                                   -0.0623   1.4203   0.9500  -0.0051   0.0505 &   4.6726 f
  data arrival time                                                                                                  4.6726

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.6726
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.5726

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2501 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2501 

  slack (with derating applied) (MET)                                                                     6.5726 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.8226 



  Startpoint: mprj/o_FF[58]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[26]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &   0.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &   1.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[58]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8291   0.9500   0.0000   0.9915 &   2.6408 r
  mprj/o_FF[58]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1872   0.9500            0.6025 &   3.2433 f
  mprj/o_q[58] (net)                                     2   0.0236 
  mprj/o_dly[58]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.0341   0.1872   0.9500  -0.0039  -0.0037 &   3.2396 f
  mprj/o_dly[58]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.1347   0.9500            0.5953 &   3.8349 f
  mprj/o_q_dly[58] (net)                                 1   0.0059 
  mprj/o_BUF[58]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1347   0.9500   0.0000   0.0001 &   3.8350 f
  mprj/o_BUF[58]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.3206   0.9500            1.3911 &   5.2261 f
  mprj/la_data_out[26] (net)                             1   0.3357 
  mprj/la_data_out[26] (user_proj_example)                                     0.0000   0.9500            0.0000 &   5.2261 f
  la_data_out[26] (net) 
  la_data_out[26] (out)                                              -1.1023   2.3327   0.9500  -0.6166  -0.5505 &   4.6756 f
  data arrival time                                                                                                  4.6756

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.6756
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.5756

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3114 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3114 

  slack (with derating applied) (MET)                                                                     6.5756 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.8870 



  Startpoint: mprj/o_FF[52]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[20]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &   0.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &   1.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[52]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8291   0.9500   0.0000   0.8034 &   2.4527 r
  mprj/o_FF[52]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1196   0.9500            0.5560 &   3.0088 f
  mprj/o_q[52] (net)                                     2   0.0122 
  mprj/o_dly[52]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1196   0.9500   0.0000   0.0001 &   3.0089 f
  mprj/o_dly[52]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2487   0.9500            0.6706 &   3.6795 f
  mprj/o_q_dly[52] (net)                                 2   0.0242 
  mprj/o_BUF[52]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0171   0.2487   0.9500  -0.0014  -0.0011 &   3.6785 f
  mprj/o_BUF[52]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            1.4824   0.9500            0.9768 &   4.6553 f
  mprj/la_data_out[20] (net)                             1   0.2144 
  mprj/la_data_out[20] (user_proj_example)                                     0.0000   0.9500            0.0000 &   4.6553 f
  la_data_out[20] (net) 
  la_data_out[20] (out)                                              -0.1079   1.4906   0.9500  -0.0353   0.0240 &   4.6793 f
  data arrival time                                                                                                  4.6793

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.6793
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.5793

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2501 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2501 

  slack (with derating applied) (MET)                                                                     6.5793 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.8294 



  Startpoint: mprj/o_FF[64]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[32]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &   0.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &   1.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[64]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8291   0.9500   0.0000   1.0105 &   2.6598 r
  mprj/o_FF[64]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1762   0.9500            0.5954 &   3.2553 f
  mprj/o_q[64] (net)                                     2   0.0217 
  mprj/o_dly[64]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.0724   0.1762   0.9500  -0.0258  -0.0268 &   3.2285 f
  mprj/o_dly[64]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.1659   0.9500            0.6198 &   3.8483 f
  mprj/o_q_dly[64] (net)                                 1   0.0104 
  mprj/o_BUF[64]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0539   0.1659   0.9500  -0.0065  -0.0067 &   3.8415 f
  mprj/o_BUF[64]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.2449   0.9500            1.3619 &   5.2034 f
  mprj/la_data_out[32] (net)                             1   0.3250 
  mprj/la_data_out[32] (user_proj_example)                                     0.0000   0.9500            0.0000 &   5.2034 f
  la_data_out[32] (net) 
  la_data_out[32] (out)                                              -1.0360   2.2560   0.9500  -0.5869  -0.5232 &   4.6802 f
  data arrival time                                                                                                  4.6802

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.6802
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.5802

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3115 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3115 

  slack (with derating applied) (MET)                                                                     6.5802 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.8917 



  Startpoint: mprj/o_FF[55]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[23]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &   0.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &   1.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[55]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8291   0.9500   0.0000   0.9594 &   2.6087 r
  mprj/o_FF[55]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0793   0.9500            0.5259 &   3.1346 f
  mprj/o_q[55] (net)                                     1   0.0055 
  mprj/o_dly[55]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.0793   0.9500   0.0000   0.0001 &   3.1347 f
  mprj/o_dly[55]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2316   0.9500            0.6446 &   3.7792 f
  mprj/o_q_dly[55] (net)                                 2   0.0213 
  mprj/o_BUF[55]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0977   0.2316   0.9500  -0.0437  -0.0457 &   3.7336 f
  mprj/o_BUF[55]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            1.5486   0.9500            1.0085 &   4.7420 f
  mprj/la_data_out[23] (net)                             1   0.2242 
  mprj/la_data_out[23] (user_proj_example)                                     0.0000   0.9500            0.0000 &   4.7420 f
  la_data_out[23] (net) 
  la_data_out[23] (out)                                              -0.1787   1.5571   0.9500  -0.1142  -0.0562 &   4.6859 f
  data arrival time                                                                                                  4.6859

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.6859
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.5859

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2633 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2633 

  slack (with derating applied) (MET)                                                                     6.5859 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.8491 



  Startpoint: mprj/o_FF[57]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[25]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &   0.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &   1.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[57]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8291   0.9500   0.0000   0.9771 &   2.6264 r
  mprj/o_FF[57]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0784   0.9500            0.5252 &   3.1516 f
  mprj/o_q[57] (net)                                     1   0.0053 
  mprj/o_dly[57]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.0784   0.9500   0.0000   0.0001 &   3.1516 f
  mprj/o_dly[57]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2643   0.9500            0.6697 &   3.8214 f
  mprj/o_q_dly[57] (net)                                 2   0.0269 
  mprj/o_BUF[57]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.1641   0.2643   0.9500  -0.0906  -0.0947 &   3.7267 f
  mprj/o_BUF[57]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            1.5558   0.9500            1.0224 &   4.7491 f
  mprj/la_data_out[25] (net)                             1   0.2253 
  mprj/la_data_out[25] (user_proj_example)                                     0.0000   0.9500            0.0000 &   4.7491 f
  la_data_out[25] (net) 
  la_data_out[25] (out)                                              -0.1755   1.5645   0.9500  -0.1133  -0.0557 &   4.6933 f
  data arrival time                                                                                                  4.6933

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.6933
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.5933

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2685 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2685 

  slack (with derating applied) (MET)                                                                     6.5933 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.8618 



  Startpoint: mprj/o_FF[63]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[31]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &   0.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &   1.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[63]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8291   0.9500   0.0000   1.0067 &   2.6561 r
  mprj/o_FF[63]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1712   0.9500            0.5923 &   3.2483 f
  mprj/o_q[63] (net)                                     2   0.0209 
  mprj/o_dly[63]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.0686   0.1712   0.9500  -0.0255  -0.0264 &   3.2219 f
  mprj/o_dly[63]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.1903   0.9500            0.6397 &   3.8616 f
  mprj/o_q_dly[63] (net)                                 2   0.0144 
  mprj/o_BUF[63]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1903   0.9500   0.0000   0.0001 &   3.8617 f
  mprj/o_BUF[63]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.2998   0.9500            1.3907 &   5.2524 f
  mprj/la_data_out[31] (net)                             1   0.3323 
  mprj/la_data_out[31] (user_proj_example)                                     0.0000   0.9500            0.0000 &   5.2524 f
  la_data_out[31] (net) 
  la_data_out[31] (out)                                              -1.0812   2.3134   0.9500  -0.6264  -0.5572 &   4.6953 f
  data arrival time                                                                                                  4.6953

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.6953
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.5953

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3157 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3157 

  slack (with derating applied) (MET)                                                                     6.5953 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.9110 



  Startpoint: mprj/o_FF[56]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[24]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &   0.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &   1.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[56]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8291   0.9500   0.0000   0.9915 &   2.6409 r
  mprj/o_FF[56]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0959   0.9500            0.5389 &   3.1798 f
  mprj/o_q[56] (net)                                     2   0.0081 
  mprj/o_dly[56]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.0959   0.9500   0.0000   0.0001 &   3.1799 f
  mprj/o_dly[56]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2485   0.9500            0.6625 &   3.8424 f
  mprj/o_q_dly[56] (net)                                 2   0.0242 
  mprj/o_BUF[56]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.1608   0.2485   0.9500  -0.0881  -0.0922 &   3.7502 f
  mprj/o_BUF[56]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            1.5363   0.9500            1.0059 &   4.7561 f
  mprj/la_data_out[24] (net)                             1   0.2223 
  mprj/la_data_out[24] (user_proj_example)                                     0.0000   0.9500            0.0000 &   4.7561 f
  la_data_out[24] (net) 
  la_data_out[24] (out)                                              -0.1828   1.5452   0.9500  -0.1147  -0.0566 &   4.6995 f
  data arrival time                                                                                                  4.6995

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.6995
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.5995

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2687 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2687 

  slack (with derating applied) (MET)                                                                     6.5995 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.8682 



  Startpoint: mprj/o_FF[120]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[21] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &   0.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &   1.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[120]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8291   0.9500   0.0000   0.8402 &   2.4896 r
  mprj/o_FF[120]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1158   0.9500            0.5533 &   3.0428 f
  mprj/o_q[120] (net)                                    2   0.0115 
  mprj/o_dly[120]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1158   0.9500   0.0000   0.0001 &   3.0430 f
  mprj/o_dly[120]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.2625   0.9500            0.6800 &   3.7229 f
  mprj/o_q_dly[120] (net)                                2   0.0266 
  mprj/o_BUF[120]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0647   0.2625   0.9500  -0.0092  -0.0093 &   3.7136 f
  mprj/o_BUF[120]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           1.4010   0.9500            0.9345 &   4.6481 f
  mprj/io_out[21] (net)                                  1   0.2021 
  mprj/io_out[21] (user_proj_example)                                          0.0000   0.9500            0.0000 &   4.6481 f
  io_out[21] (net) 
  io_out[21] (out)                                                    0.0000   1.4091   0.9500   0.0000   0.0589 &   4.7070 f
  data arrival time                                                                                                  4.7070

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.7070
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.6070

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2487 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2487 

  slack (with derating applied) (MET)                                                                     6.6070 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.8557 



  Startpoint: mprj/o_FF[43]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[11]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &   0.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &   1.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[43]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8291   0.9500   0.0000   0.8377 &   2.4871 r
  mprj/o_FF[43]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0804   0.9500            0.5267 &   3.0138 f
  mprj/o_q[43] (net)                                     1   0.0056 
  mprj/o_dly[43]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.0804   0.9500   0.0000   0.0000 &   3.0138 f
  mprj/o_dly[43]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2235   0.9500            0.6386 &   3.6524 f
  mprj/o_q_dly[43] (net)                                 2   0.0199 
  mprj/o_BUF[43]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0761   0.2235   0.9500  -0.0241  -0.0251 &   3.6273 f
  mprj/o_BUF[43]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            1.5957   0.9500            1.0289 &   4.6562 f
  mprj/la_data_out[11] (net)                             1   0.2308 
  mprj/la_data_out[11] (user_proj_example)                                     0.0000   0.9500            0.0000 &   4.6562 f
  la_data_out[11] (net) 
  la_data_out[11] (out)                                              -0.1386   1.6054   0.9500  -0.0114   0.0572 &   4.7134 f
  data arrival time                                                                                                  4.7134

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.7134
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.6134

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2518 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2518 

  slack (with derating applied) (MET)                                                                     6.6134 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.8652 



  Startpoint: mprj/o_FF[160]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[23] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &   0.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &   1.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[160]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8291   0.9500   0.0000   1.0491 &   2.6985 r
  mprj/o_FF[160]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1307   0.9500            0.5640 &   3.2624 f
  mprj/o_q[160] (net)                                    2   0.0141 
  mprj/o_dly[160]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                -0.0258   0.1307   0.9500  -0.0029  -0.0028 &   3.2596 f
  mprj/o_dly[160]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.2534   0.9500            0.6780 &   3.9376 f
  mprj/o_q_dly[160] (net)                                2   0.0250 
  mprj/o_BUF[160]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0280   0.2534   0.9500  -0.0027  -0.0025 &   3.9351 f
  mprj/o_BUF[160]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.9903   0.9500            1.7746 &   5.7097 f
  mprj/io_oeb[23] (net)                                  1   0.4348 
  mprj/io_oeb[23] (user_proj_example)                                          0.0000   0.9500            0.0000 &   5.7097 f
  io_oeb[23] (net) 
  io_oeb[23] (out)                                                   -1.8780   3.0085   0.9500  -1.0811  -0.9897 &   4.7200 f
  data arrival time                                                                                                  4.7200

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.7200
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.6200

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3628 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3628 

  slack (with derating applied) (MET)                                                                     6.6200 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.9828 



  Startpoint: mprj/o_FF[65]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[33]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &   0.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &   1.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[65]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8291   0.9500   0.0000   1.0447 &   2.6941 r
  mprj/o_FF[65]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2068   0.9500            0.6150 &   3.3091 f
  mprj/o_q[65] (net)                                     2   0.0268 
  mprj/o_dly[65]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.0138   0.2068   0.9500  -0.0011  -0.0007 &   3.3084 f
  mprj/o_dly[65]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.1324   0.9500            0.5999 &   3.9083 f
  mprj/o_q_dly[65] (net)                                 1   0.0056 
  mprj/o_BUF[65]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0097   0.1324   0.9500  -0.0010  -0.0010 &   3.9073 f
  mprj/o_BUF[65]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.3155   0.9500            1.3910 &   5.2982 f
  mprj/la_data_out[33] (net)                             1   0.3353 
  mprj/la_data_out[33] (user_proj_example)                                     0.0000   0.9500            0.0000 &   5.2982 f
  la_data_out[33] (net) 
  la_data_out[33] (out)                                              -1.1245   2.3268   0.9500  -0.6398  -0.5766 &   4.7217 f
  data arrival time                                                                                                  4.7217

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.7217
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.6217

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3161 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3161 

  slack (with derating applied) (MET)                                                                     6.6217 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.9377 



  Startpoint: mprj/o_FF[66]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[34]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &   0.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &   1.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[66]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8291   0.9500   0.0000   1.0537 &   2.7030 r
  mprj/o_FF[66]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1913   0.9500            0.6051 &   3.3082 f
  mprj/o_q[66] (net)                                     2   0.0243 
  mprj/o_dly[66]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.0576   0.1913   0.9500  -0.0063  -0.0062 &   3.3020 f
  mprj/o_dly[66]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.1501   0.9500            0.6109 &   3.9128 f
  mprj/o_q_dly[66] (net)                                 1   0.0079 
  mprj/o_BUF[66]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0220   0.1501   0.9500  -0.0062  -0.0064 &   3.9065 f
  mprj/o_BUF[66]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.3107   0.9500            1.3940 &   5.3005 f
  mprj/la_data_out[34] (net)                             1   0.3347 
  mprj/la_data_out[34] (user_proj_example)                                     0.0000   0.9500            0.0000 &   5.3005 f
  la_data_out[34] (net) 
  la_data_out[34] (out)                                              -1.1126   2.3220   0.9500  -0.6330  -0.5695 &   4.7309 f
  data arrival time                                                                                                  4.7309

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.7309
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.6309

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3169 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3169 

  slack (with derating applied) (MET)                                                                     6.6309 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.9479 



  Startpoint: mprj/o_FF[115]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[16] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &   0.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &   1.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[115]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8291   0.9500   0.0000   0.8404 &   2.4898 r
  mprj/o_FF[115]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0773   0.9500            0.5243 &   3.0140 f
  mprj/o_q[115] (net)                                    1   0.0051 
  mprj/o_dly[115]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.0773   0.9500   0.0000   0.0000 &   3.0141 f
  mprj/o_dly[115]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.2668   0.9500            0.6714 &   3.6854 f
  mprj/o_q_dly[115] (net)                                2   0.0273 
  mprj/o_BUF[115]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0329   0.2668   0.9500  -0.0035  -0.0033 &   3.6821 f
  mprj/o_BUF[115]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           1.6335   0.9500            1.0684 &   4.7505 f
  mprj/io_out[16] (net)                                  1   0.2371 
  mprj/io_out[16] (user_proj_example)                                          0.0000   0.9500            0.0000 &   4.7505 f
  io_out[16] (net) 
  io_out[16] (out)                                                   -0.1787   1.6406   0.9500  -0.0644  -0.0059 &   4.7446 f
  data arrival time                                                                                                  4.7446

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.7446
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.6446

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2569 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2569 

  slack (with derating applied) (MET)                                                                     6.6446 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.9015 



  Startpoint: mprj/o_FF[158]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[21] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &   0.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &   1.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[158]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8291   0.9500   0.0000   0.8035 &   2.4529 r
  mprj/o_FF[158]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1816   0.9500            0.5989 &   3.0518 f
  mprj/o_q[158] (net)                                    2   0.0227 
  mprj/o_dly[158]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1816   0.9500   0.0000   0.0004 &   3.0522 f
  mprj/o_dly[158]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.2561   0.9500            0.6975 &   3.7497 f
  mprj/o_q_dly[158] (net)                                2   0.0255 
  mprj/o_BUF[158]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2561   0.9500   0.0000   0.0004 &   3.7501 f
  mprj/o_BUF[158]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           1.4442   0.9500            0.9542 &   4.7044 f
  mprj/io_oeb[21] (net)                                  1   0.2083 
  mprj/io_oeb[21] (user_proj_example)                                          0.0000   0.9500            0.0000 &   4.7044 f
  io_oeb[21] (net) 
  io_oeb[21] (out)                                                    0.0000   1.4527   0.9500   0.0000   0.0622 &   4.7666 f
  data arrival time                                                                                                  4.7666

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.7666
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.6666

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2509 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2509 

  slack (with derating applied) (MET)                                                                     6.6666 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.9175 



  Startpoint: mprj/o_FF[137]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[0] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &   0.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &   1.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[137]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8291   0.9500   0.0000   0.2068 &   1.8561 r
  mprj/o_FF[137]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1255   0.9500            0.5603 &   2.4164 f
  mprj/o_q[137] (net)                                    2   0.0132 
  mprj/o_dly[137]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                -0.0135   0.1255   0.9500  -0.0012  -0.0012 &   2.4152 f
  mprj/o_dly[137]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.2032   0.9500            0.6355 &   3.0507 f
  mprj/o_q_dly[137] (net)                                2   0.0165 
  mprj/o_BUF[137]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2032   0.9500   0.0000   0.0002 &   3.0509 f
  mprj/o_BUF[137]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.7266   0.9500            1.5381 &   4.5890 f
  mprj/io_oeb[0] (net)                                   1   0.3851 
  mprj/io_oeb[0] (user_proj_example)                                           0.0000   0.9500            0.0000 &   4.5890 f
  io_oeb[0] (net) 
  io_oeb[0] (out)                                                    -0.1085   2.7607   0.9500  -0.0089   0.2105 &   4.7996 f
  data arrival time                                                                                                  4.7996

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.7996
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.6996

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2537 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2537 

  slack (with derating applied) (MET)                                                                     6.6996 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.9533 



  Startpoint: mprj/o_FF[113]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[14] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &   0.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &   1.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[113]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8291   0.9500   0.0000   0.8037 &   2.4530 r
  mprj/o_FF[113]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1117   0.9500            0.5503 &   3.0033 f
  mprj/o_q[113] (net)                                    2   0.0108 
  mprj/o_dly[113]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                -0.0114   0.1117   0.9500  -0.0011  -0.0010 &   3.0023 f
  mprj/o_dly[113]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.2330   0.9500            0.6556 &   3.6580 f
  mprj/o_q_dly[113] (net)                                2   0.0215 
  mprj/o_BUF[113]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2330   0.9500   0.0000   0.0003 &   3.6583 f
  mprj/o_BUF[113]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           1.7103   0.9500            1.0905 &   4.7488 f
  mprj/io_out[14] (net)                                  1   0.2419 
  mprj/io_out[14] (user_proj_example)                                          0.0000   0.9500            0.0000 &   4.7488 f
  io_out[14] (net) 
  io_out[14] (out)                                                   -0.0618   1.7212   0.9500  -0.0051   0.0718 &   4.8206 f
  data arrival time                                                                                                  4.8206

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.8206
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.7206

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2544 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2544 

  slack (with derating applied) (MET)                                                                     6.7206 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.9749 



  Startpoint: mprj/o_FF[67]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[35]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &   0.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &   1.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[67]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8291   0.9500   0.0000   1.0445 &   2.6938 r
  mprj/o_FF[67]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1926   0.9500            0.6059 &   3.2998 f
  mprj/o_q[67] (net)                                     2   0.0245 
  mprj/o_dly[67]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.0275   0.1926   0.9500  -0.0038  -0.0035 &   3.2962 f
  mprj/o_dly[67]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.1273   0.9500            0.5903 &   3.8866 f
  mprj/o_q_dly[67] (net)                                 1   0.0049 
  mprj/o_BUF[67]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1273   0.9500   0.0000   0.0001 &   3.8866 f
  mprj/o_BUF[67]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.1852   0.9500            1.3188 &   5.2054 f
  mprj/la_data_out[35] (net)                             1   0.3162 
  mprj/la_data_out[35] (user_proj_example)                                     0.0000   0.9500            0.0000 &   5.2054 f
  la_data_out[35] (net) 
  la_data_out[35] (out)                                              -0.7921   2.1963   0.9500  -0.4534  -0.3844 &   4.8210 f
  data arrival time                                                                                                  4.8210

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.8210
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.7210

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3019 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3019 

  slack (with derating applied) (MET)                                                                     6.7210 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.0228 



  Startpoint: mprj/o_FF[123]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[24] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &   0.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &   1.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[123]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8291   0.9500   0.0000   1.0581 &   2.7074 r
  mprj/o_FF[123]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1208   0.9500            0.5569 &   3.2643 f
  mprj/o_q[123] (net)                                    2   0.0124 
  mprj/o_dly[123]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                -0.0078   0.1208   0.9500  -0.0008  -0.0007 &   3.2636 f
  mprj/o_dly[123]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.2995   0.9500            0.7104 &   3.9740 f
  mprj/o_q_dly[123] (net)                                2   0.0329 
  mprj/o_BUF[123]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0851   0.2995   0.9500  -0.0449  -0.0466 &   3.9274 f
  mprj/o_BUF[123]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.7875   0.9500            1.6729 &   5.6003 f
  mprj/io_out[24] (net)                                  1   0.4018 
  mprj/io_out[24] (user_proj_example)                                          0.0000   0.9500            0.0000 &   5.6003 f
  io_out[24] (net) 
  io_out[24] (out)                                                   -1.4471   2.8073   0.9500  -0.8699  -0.7748 &   4.8256 f
  data arrival time                                                                                                  4.8256

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.8256
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.7256

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3504 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3504 

  slack (with derating applied) (MET)                                                                     6.7256 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.0759 



  Startpoint: mprj/o_FF[126]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[27] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &   0.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &   1.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[126]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8291   0.9500   0.0000   1.0550 &   2.7043 r
  mprj/o_FF[126]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0945   0.9500            0.5378 &   3.2421 f
  mprj/o_q[126] (net)                                    1   0.0079 
  mprj/o_dly[126]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.0945   0.9500   0.0000   0.0001 &   3.2422 f
  mprj/o_dly[126]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.2672   0.9500            0.6767 &   3.9188 f
  mprj/o_q_dly[126] (net)                                2   0.0274 
  mprj/o_BUF[126]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0181   0.2672   0.9500  -0.0017  -0.0013 &   3.9176 f
  mprj/o_BUF[126]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.3179   0.9500            1.4349 &   5.3525 f
  mprj/io_out[27] (net)                                  1   0.3361 
  mprj/io_out[27] (user_proj_example)                                          0.0000   0.9500            0.0000 &   5.3525 f
  io_out[27] (net) 
  io_out[27] (out)                                                   -0.9197   2.3281   0.9500  -0.5789  -0.5130 &   4.8395 f
  data arrival time                                                                                                  4.8395

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.8395
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.7395

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3158 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3158 

  slack (with derating applied) (MET)                                                                     6.7395 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.0554 



  Startpoint: mprj/o_FF[73]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[41]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &   0.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &   1.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[73]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8291   0.9500   0.0000   1.0436 &   2.6929 r
  mprj/o_FF[73]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1847   0.9500            0.6009 &   3.2938 f
  mprj/o_q[73] (net)                                     2   0.0232 
  mprj/o_dly[73]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.0859   0.1847   0.9500  -0.0353  -0.0367 &   3.2571 f
  mprj/o_dly[73]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.1885   0.9500            0.6427 &   3.8998 f
  mprj/o_q_dly[73] (net)                                 2   0.0141 
  mprj/o_BUF[73]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0142   0.1885   0.9500  -0.0015  -0.0014 &   3.8984 f
  mprj/o_BUF[73]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.2782   0.9500            1.3814 &   5.2798 f
  mprj/la_data_out[41] (net)                             1   0.3294 
  mprj/la_data_out[41] (user_proj_example)                                     0.0000   0.9500            0.0000 &   5.2798 f
  la_data_out[41] (net) 
  la_data_out[41] (out)                                              -0.8281   2.2905   0.9500  -0.5142  -0.4397 &   4.8401 f
  data arrival time                                                                                                  4.8401

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.8401
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.7401

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3127 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3127 

  slack (with derating applied) (MET)                                                                     6.7401 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.0528 



  Startpoint: mprj/o_FF[70]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[38]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &   0.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &   1.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[70]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8291   0.9500   0.0000   1.0365 &   2.6858 r
  mprj/o_FF[70]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2148   0.9500            0.6201 &   3.3059 f
  mprj/o_q[70] (net)                                     2   0.0281 
  mprj/o_dly[70]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.1266   0.2148   0.9500  -0.0723  -0.0754 &   3.2305 f
  mprj/o_dly[70]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.1245   0.9500            0.5953 &   3.8258 f
  mprj/o_q_dly[70] (net)                                 1   0.0045 
  mprj/o_BUF[70]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1245   0.9500   0.0000   0.0000 &   3.8259 f
  mprj/o_BUF[70]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            1.9894   0.9500            1.2121 &   5.0379 f
  mprj/la_data_out[38] (net)                             1   0.2876 
  mprj/la_data_out[38] (user_proj_example)                                     0.0000   0.9500            0.0000 &   5.0379 f
  la_data_out[38] (net) 
  la_data_out[38] (out)                                              -0.4734   1.9999   0.9500  -0.2684  -0.1962 &   4.8417 f
  data arrival time                                                                                                  4.8417

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.8417
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.7417

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2907 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2907 

  slack (with derating applied) (MET)                                                                     6.7417 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.0324 



  Startpoint: mprj/o_FF[68]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[36]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &   0.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &   1.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[68]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8291   0.9500   0.0000   1.0445 &   2.6939 r
  mprj/o_FF[68]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2082   0.9500            0.6160 &   3.3098 f
  mprj/o_q[68] (net)                                     2   0.0270 
  mprj/o_dly[68]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.0734   0.2082   0.9500  -0.0218  -0.0224 &   3.2874 f
  mprj/o_dly[68]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.1268   0.9500            0.5952 &   3.8826 f
  mprj/o_q_dly[68] (net)                                 1   0.0048 
  mprj/o_BUF[68]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0254   0.1268   0.9500  -0.0026  -0.0027 &   3.8800 f
  mprj/o_BUF[68]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.0395   0.9500            1.2407 &   5.1206 f
  mprj/la_data_out[36] (net)                             1   0.2950 
  mprj/la_data_out[36] (user_proj_example)                                     0.0000   0.9500            0.0000 &   5.1206 f
  la_data_out[36] (net) 
  la_data_out[36] (out)                                              -0.5877   2.0496   0.9500  -0.3359  -0.2668 &   4.8538 f
  data arrival time                                                                                                  4.8538

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.8538
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.7538

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2934 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2934 

  slack (with derating applied) (MET)                                                                     6.7538 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.0472 



  Startpoint: mprj/o_FF[122]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[23] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &   0.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &   1.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[122]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8291   0.9500   0.0000   1.0448 &   2.6941 r
  mprj/o_FF[122]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1270   0.9500            0.5614 &   3.2555 f
  mprj/o_q[122] (net)                                    2   0.0134 
  mprj/o_dly[122]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                -0.0222   0.1270   0.9500  -0.0027  -0.0027 &   3.2528 f
  mprj/o_dly[122]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.2559   0.9500            0.6787 &   3.9315 f
  mprj/o_q_dly[122] (net)                                2   0.0254 
  mprj/o_BUF[122]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0280   0.2559   0.9500  -0.0026  -0.0024 &   3.9291 f
  mprj/o_BUF[122]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.4308   0.9500            1.4791 &   5.4082 f
  mprj/io_out[23] (net)                                  1   0.3515 
  mprj/io_out[23] (user_proj_example)                                          0.0000   0.9500            0.0000 &   5.4082 f
  io_out[23] (net) 
  io_out[23] (out)                                                   -1.1230   2.4453   0.9500  -0.6296  -0.5460 &   4.8622 f
  data arrival time                                                                                                  4.8622

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.8622
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.7622

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3227 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3227 

  slack (with derating applied) (MET)                                                                     6.7622 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.0850 



  Startpoint: mprj/o_FF[60]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[28]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &   0.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &   1.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[60]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8291   0.9500   0.0000   0.9592 &   2.6085 r
  mprj/o_FF[60]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2096   0.9500            0.6169 &   3.2254 f
  mprj/o_q[60] (net)                                     2   0.0273 
  mprj/o_dly[60]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.1197   0.2096   0.9500  -0.0681  -0.0710 &   3.1544 f
  mprj/o_dly[60]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.1401   0.9500            0.6080 &   3.7623 f
  mprj/o_q_dly[60] (net)                                 1   0.0066 
  mprj/o_BUF[60]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1401   0.9500   0.0000   0.0000 &   3.7624 f
  mprj/o_BUF[60]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            1.6563   0.9500            1.0332 &   4.7955 f
  mprj/la_data_out[28] (net)                             1   0.2386 
  mprj/la_data_out[28] (user_proj_example)                                     0.0000   0.9500            0.0000 &   4.7955 f
  la_data_out[28] (net) 
  la_data_out[28] (out)                                               0.0000   1.6666   0.9500   0.0000   0.0737 &   4.8692 f
  data arrival time                                                                                                  4.8692

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.8692
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.7692

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2634 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2634 

  slack (with derating applied) (MET)                                                                     6.7692 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.0327 



  Startpoint: mprj/o_FF[100]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[1] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &   0.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &   1.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[100]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8291   0.9500   0.0000   0.3174 &   1.9668 r
  mprj/o_FF[100]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0844   0.9500            0.5299 &   2.4967 f
  mprj/o_q[100] (net)                                    1   0.0063 
  mprj/o_dly[100]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.0844   0.9500   0.0000   0.0001 &   2.4967 f
  mprj/o_dly[100]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.2804   0.9500            0.6841 &   3.1808 f
  mprj/o_q_dly[100] (net)                                2   0.0296 
  mprj/o_BUF[100]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2805   0.9500   0.0000   0.0005 &   3.1814 f
  mprj/o_BUF[100]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.1199   0.9500            1.7886 &   4.9699 f
  mprj/io_out[1] (net)                                   1   0.4440 
  mprj/io_out[1] (user_proj_example)                                           0.0000   0.9500            0.0000 &   4.9699 f
  io_out[1] (net) 
  io_out[1] (out)                                                    -0.5610   3.1487   0.9500  -0.3063  -0.0965 &   4.8734 f
  data arrival time                                                                                                  4.8734

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.8734
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.7734

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2887 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2887 

  slack (with derating applied) (MET)                                                                     6.7734 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.0621 



  Startpoint: mprj/o_FF[72]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[40]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &   0.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &   1.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[72]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8291   0.9500   0.0000   1.0436 &   2.6929 r
  mprj/o_FF[72]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2175   0.9500            0.6219 &   3.3148 f
  mprj/o_q[72] (net)                                     2   0.0286 
  mprj/o_dly[72]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.1035   0.2176   0.9500  -0.0570  -0.0594 &   3.2555 f
  mprj/o_dly[72]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.1629   0.9500            0.6313 &   3.8868 f
  mprj/o_q_dly[72] (net)                                 2   0.0100 
  mprj/o_BUF[72]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0358   0.1629   0.9500  -0.0038  -0.0039 &   3.8829 f
  mprj/o_BUF[72]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            1.9360   0.9500            1.1924 &   5.0752 f
  mprj/la_data_out[40] (net)                             1   0.2797 
  mprj/la_data_out[40] (user_proj_example)                                     0.0000   0.9500            0.0000 &   5.0752 f
  la_data_out[40] (net) 
  la_data_out[40] (out)                                              -0.4648   1.9466   0.9500  -0.2705  -0.1987 &   4.8765 f
  data arrival time                                                                                                  4.8765

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.8765
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.7765

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2915 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2915 

  slack (with derating applied) (MET)                                                                     6.7765 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.0681 



  Startpoint: mprj/o_FF[62]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[30]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &   0.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &   1.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[62]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8291   0.9500   0.0000   0.9565 &   2.6059 r
  mprj/o_FF[62]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1940   0.9500            0.6068 &   3.2127 f
  mprj/o_q[62] (net)                                     2   0.0247 
  mprj/o_dly[62]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.0560   0.1940   0.9500  -0.0059  -0.0058 &   3.2069 f
  mprj/o_dly[62]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.1948   0.9500            0.6514 &   3.8583 f
  mprj/o_q_dly[62] (net)                                 2   0.0152 
  mprj/o_BUF[62]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0642   0.1948   0.9500  -0.0302  -0.0315 &   3.8268 f
  mprj/o_BUF[62]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            1.5705   0.9500            1.0077 &   4.8345 f
  mprj/la_data_out[30] (net)                             1   0.2272 
  mprj/la_data_out[30] (user_proj_example)                                     0.0000   0.9500            0.0000 &   4.8345 f
  la_data_out[30] (net) 
  la_data_out[30] (out)                                              -0.0784   1.5798   0.9500  -0.0064   0.0608 &   4.8953 f
  data arrival time                                                                                                  4.8953

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.8953
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.7953

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2621 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2621 

  slack (with derating applied) (MET)                                                                     6.7953 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.0574 



  Startpoint: mprj/o_FF[74]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[42]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &   0.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &   1.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[74]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8291   0.9500   0.0000   1.0907 &   2.7401 r
  mprj/o_FF[74]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1826   0.9500            0.5995 &   3.3396 f
  mprj/o_q[74] (net)                                     2   0.0228 
  mprj/o_dly[74]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.1198   0.1826   0.9500  -0.0637  -0.0666 &   3.2730 f
  mprj/o_dly[74]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2005   0.9500            0.6526 &   3.9256 f
  mprj/o_q_dly[74] (net)                                 2   0.0161 
  mprj/o_BUF[74]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0744   0.2005   0.9500  -0.0302  -0.0316 &   3.8940 f
  mprj/o_BUF[74]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.0741   0.9500            1.2795 &   5.1735 f
  mprj/la_data_out[42] (net)                             1   0.3000 
  mprj/la_data_out[42] (user_proj_example)                                     0.0000   0.9500            0.0000 &   5.1735 f
  la_data_out[42] (net) 
  la_data_out[42] (out)                                              -0.5598   2.0845   0.9500  -0.3232  -0.2497 &   4.9238 f
  data arrival time                                                                                                  4.9238

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.9238
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.8238

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3031 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3031 

  slack (with derating applied) (MET)                                                                     6.8238 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.1269 



  Startpoint: mprj/o_FF[69]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[37]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &   0.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &   1.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[69]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8291   0.9500   0.0000   1.0446 &   2.6939 r
  mprj/o_FF[69]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2326   0.9500            0.6316 &   3.3255 f
  mprj/o_q[69] (net)                                     2   0.0311 
  mprj/o_dly[69]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.1464   0.2326   0.9500  -0.0825  -0.0860 &   3.2394 f
  mprj/o_dly[69]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.1168   0.9500            0.5944 &   3.8338 f
  mprj/o_q_dly[69] (net)                                 1   0.0035 
  mprj/o_BUF[69]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1168   0.9500   0.0000   0.0000 &   3.8338 f
  mprj/o_BUF[69]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            1.6448   0.9500            1.0142 &   4.8481 f
  mprj/la_data_out[37] (net)                             1   0.2363 
  mprj/la_data_out[37] (user_proj_example)                                     0.0000   0.9500            0.0000 &   4.8481 f
  la_data_out[37] (net) 
  la_data_out[37] (out)                                               0.0000   1.6560   0.9500   0.0000   0.0778 &   4.9258 f
  data arrival time                                                                                                  4.9258

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.9258
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.8258

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2679 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2679 

  slack (with derating applied) (MET)                                                                     6.8258 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.0938 



  Startpoint: mprj/o_FF[163]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[26] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &   0.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &   1.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[163]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8291   0.9500   0.0000   1.0563 &   2.7057 r
  mprj/o_FF[163]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0783   0.9500            0.5251 &   3.2308 f
  mprj/o_q[163] (net)                                    1   0.0053 
  mprj/o_dly[163]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.0783   0.9500   0.0000   0.0000 &   3.2308 f
  mprj/o_dly[163]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3162   0.9500            0.7102 &   3.9410 f
  mprj/o_q_dly[163] (net)                                2   0.0358 
  mprj/o_BUF[163]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0692   0.3162   0.9500  -0.0364  -0.0375 &   3.9035 f
  mprj/o_BUF[163]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           1.8311   0.9500            1.1772 &   5.0807 f
  mprj/io_oeb[26] (net)                                  1   0.2641 
  mprj/io_oeb[26] (user_proj_example)                                          0.0000   0.9500            0.0000 &   5.0807 f
  io_oeb[26] (net) 
  io_oeb[26] (out)                                                   -0.3154   1.8419   0.9500  -0.2047  -0.1334 &   4.9473 f
  data arrival time                                                                                                  4.9473

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.9473
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.8473

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2858 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2858 

  slack (with derating applied) (MET)                                                                     6.8473 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.1331 



  Startpoint: mprj/o_FF[164]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[27] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &   0.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &   1.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[164]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8291   0.9500   0.0000   1.0551 &   2.7044 r
  mprj/o_FF[164]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0892   0.9500            0.5337 &   3.2381 f
  mprj/o_q[164] (net)                                    1   0.0071 
  mprj/o_dly[164]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.0892   0.9500   0.0000   0.0001 &   3.2382 f
  mprj/o_dly[164]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.2788   0.9500            0.6842 &   3.9224 f
  mprj/o_q_dly[164] (net)                                2   0.0294 
  mprj/o_BUF[164]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0256   0.2788   0.9500  -0.0022  -0.0018 &   3.9206 f
  mprj/o_BUF[164]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.1742   0.9500            1.3604 &   5.2810 f
  mprj/io_oeb[27] (net)                                  1   0.3151 
  mprj/io_oeb[27] (user_proj_example)                                          0.0000   0.9500            0.0000 &   5.2810 f
  io_oeb[27] (net) 
  io_oeb[27] (out)                                                   -0.6364   2.1842   0.9500  -0.3943  -0.3231 &   4.9579 f
  data arrival time                                                                                                  4.9579

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.9579
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.8579

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3027 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3027 

  slack (with derating applied) (MET)                                                                     6.8579 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.1606 



  Startpoint: mprj/o_FF[76]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[44]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &   0.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &   1.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[76]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8291   0.9500   0.0000   1.0905 &   2.7399 r
  mprj/o_FF[76]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1875   0.9500            0.6027 &   3.3425 f
  mprj/o_q[76] (net)                                     2   0.0236 
  mprj/o_dly[76]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.1249   0.1875   0.9500  -0.0694  -0.0726 &   3.2700 f
  mprj/o_dly[76]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2234   0.9500            0.6741 &   3.9440 f
  mprj/o_q_dly[76] (net)                                 2   0.0199 
  mprj/o_BUF[76]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.1171   0.2234   0.9500  -0.0527  -0.0551 &   3.8890 f
  mprj/o_BUF[76]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            1.9326   0.9500            1.2112 &   5.1002 f
  mprj/la_data_out[44] (net)                             1   0.2796 
  mprj/la_data_out[44] (user_proj_example)                                     0.0000   0.9500            0.0000 &   5.1002 f
  la_data_out[44] (net) 
  la_data_out[44] (out)                                              -0.3785   1.9432   0.9500  -0.2126  -0.1389 &   4.9613 f
  data arrival time                                                                                                  4.9613

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.9613
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.8613

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2963 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2963 

  slack (with derating applied) (MET)                                                                     6.8613 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.1576 



  Startpoint: mprj/o_FF[93]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[61]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &   0.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &   1.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[93]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8291   0.9500   0.0000   1.1493 &   2.7986 r
  mprj/o_FF[93]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1787   0.9500            0.5971 &   3.3957 f
  mprj/o_q[93] (net)                                     2   0.0222 
  mprj/o_dly[93]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.0468   0.1787   0.9500  -0.0061  -0.0061 &   3.3896 f
  mprj/o_dly[93]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.1781   0.9500            0.6314 &   4.0210 f
  mprj/o_q_dly[93] (net)                                 2   0.0124 
  mprj/o_BUF[93]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0365   0.1781   0.9500  -0.0041  -0.0042 &   4.0167 f
  mprj/o_BUF[93]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.6137   0.9500            1.5583 &   5.5750 f
  mprj/la_data_out[61] (net)                             1   0.3784 
  mprj/la_data_out[61] (user_proj_example)                                     0.0000   0.9500            0.0000 &   5.5750 f
  la_data_out[61] (net) 
  la_data_out[61] (out)                                              -1.2172   2.6289   0.9500  -0.6954  -0.6054 &   4.9696 f
  data arrival time                                                                                                  4.9696

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.9696
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.8696

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3358 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3358 

  slack (with derating applied) (MET)                                                                     6.8696 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.2055 



  Startpoint: mprj/o_FF[99]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[0] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &   0.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &   1.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[99]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8291   0.9500   0.0000   0.2482 &   1.8975 r
  mprj/o_FF[99]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1132   0.9500            0.5514 &   2.4489 f
  mprj/o_q[99] (net)                                     2   0.0111 
  mprj/o_dly[99]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.0186   0.1132   0.9500  -0.0021  -0.0021 &   2.4468 f
  mprj/o_dly[99]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2278   0.9500            0.6521 &   3.0990 f
  mprj/o_q_dly[99] (net)                                 2   0.0206 
  mprj/o_BUF[99]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2278   0.9500   0.0000   0.0003 &   3.0992 f
  mprj/o_BUF[99]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.9084   0.9500            1.6265 &   4.7258 f
  mprj/io_out[0] (net)                                   1   0.4124 
  mprj/io_out[0] (user_proj_example)                                           0.0000   0.9500            0.0000 &   4.7258 f
  io_out[0] (net) 
  io_out[0] (out)                                                     0.0000   2.9491   0.9500   0.0000   0.2469 &   4.9727 f
  data arrival time                                                                                                  4.9727

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.9727
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.8727

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2619 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2619 

  slack (with derating applied) (MET)                                                                     6.8727 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.1346 



  Startpoint: mprj/o_FF[89]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[57]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &   0.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &   1.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[89]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8291   0.9500   0.0000   1.1393 &   2.7886 r
  mprj/o_FF[89]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2171   0.9500            0.6216 &   3.4102 f
  mprj/o_q[89] (net)                                     2   0.0285 
  mprj/o_dly[89]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.1423   0.2171   0.9500  -0.0805  -0.0841 &   3.3261 f
  mprj/o_dly[89]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2701   0.9500            0.7205 &   4.0466 f
  mprj/o_q_dly[89] (net)                                 2   0.0279 
  mprj/o_BUF[89]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0750   0.2701   0.9500  -0.0455  -0.0474 &   3.9992 f
  mprj/o_BUF[89]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.2914   0.9500            1.4177 &   5.4169 f
  mprj/la_data_out[57] (net)                             1   0.3320 
  mprj/la_data_out[57] (user_proj_example)                                     0.0000   0.9500            0.0000 &   5.4169 f
  la_data_out[57] (net) 
  la_data_out[57] (out)                                              -0.8648   2.3035   0.9500  -0.5088  -0.4317 &   4.9852 f
  data arrival time                                                                                                  4.9852

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.9852
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.8852

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3292 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3292 

  slack (with derating applied) (MET)                                                                     6.8852 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.2144 



  Startpoint: mprj/o_FF[79]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[47]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &   0.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &   1.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[79]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8291   0.9500   0.0000   1.1339 &   2.7833 r
  mprj/o_FF[79]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1183   0.9500            0.5551 &   3.3384 f
  mprj/o_q[79] (net)                                     2   0.0119 
  mprj/o_dly[79]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.0329   0.1183   0.9500  -0.0044  -0.0045 &   3.3339 f
  mprj/o_dly[79]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2601   0.9500            0.6790 &   4.0128 f
  mprj/o_q_dly[79] (net)                                 2   0.0261 
  mprj/o_BUF[79]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0935   0.2601   0.9500  -0.0529  -0.0552 &   3.9577 f
  mprj/o_BUF[79]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            1.8763   0.9500            1.1890 &   5.1466 f
  mprj/la_data_out[47] (net)                             1   0.2711 
  mprj/la_data_out[47] (user_proj_example)                                     0.0000   0.9500            0.0000 &   5.1466 f
  la_data_out[47] (net) 
  la_data_out[47] (out)                                              -0.3569   1.8870   0.9500  -0.2111  -0.1385 &   5.0081 f
  data arrival time                                                                                                  5.0081

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.0081
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.9081

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2918 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2918 

  slack (with derating applied) (MET)                                                                     6.9081 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.2000 



  Startpoint: mprj/o_FF[71]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[39]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &   0.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &   1.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[71]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8291   0.9500   0.0000   1.0435 &   2.6929 r
  mprj/o_FF[71]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2385   0.9500            0.6353 &   3.3282 f
  mprj/o_q[71] (net)                                     2   0.0320 
  mprj/o_dly[71]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.1110   0.2385   0.9500  -0.0638  -0.0664 &   3.2618 f
  mprj/o_dly[71]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.1345   0.9500            0.6127 &   3.8745 f
  mprj/o_q_dly[71] (net)                                 1   0.0058 
  mprj/o_BUF[71]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0285   0.1345   0.9500  -0.0031  -0.0032 &   3.8713 f
  mprj/o_BUF[71]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            1.7769   0.9500            1.0944 &   4.9657 f
  mprj/la_data_out[39] (net)                             1   0.2560 
  mprj/la_data_out[39] (user_proj_example)                                     0.0000   0.9500            0.0000 &   4.9657 f
  la_data_out[39] (net) 
  la_data_out[39] (out)                                              -0.1725   1.7883   0.9500  -0.0371   0.0427 &   5.0084 f
  data arrival time                                                                                                  5.0084

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.0084
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.9084

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2745 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2745 

  slack (with derating applied) (MET)                                                                     6.9084 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.1830 



  Startpoint: mprj/o_FF[114]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[15] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &   0.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &   1.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[114]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8291   0.9500   0.0000   1.0583 &   2.7077 r
  mprj/o_FF[114]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0720   0.9500            0.5201 &   3.2277 f
  mprj/o_q[114] (net)                                    1   0.0043 
  mprj/o_dly[114]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.0720   0.9500   0.0000   0.0000 &   3.2278 f
  mprj/o_dly[114]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.2717   0.9500            0.6737 &   3.9015 f
  mprj/o_q_dly[114] (net)                                2   0.0282 
  mprj/o_BUF[114]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2717   0.9500   0.0000   0.0006 &   3.9020 f
  mprj/o_BUF[114]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           1.5880   0.9500            1.0313 &   4.9334 f
  mprj/io_out[15] (net)                                  1   0.2289 
  mprj/io_out[15] (user_proj_example)                                          0.0000   0.9500            0.0000 &   4.9334 f
  io_out[15] (net) 
  io_out[15] (out)                                                    0.0000   1.5996   0.9500   0.0000   0.0752 &   5.0085 f
  data arrival time                                                                                                  5.0085

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.0085
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.9085

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2636 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2636 

  slack (with derating applied) (MET)                                                                     6.9085 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.1722 



  Startpoint: mprj/o_FF[75]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[43]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &   0.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &   1.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[75]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8291   0.9500   0.0000   1.0906 &   2.7399 r
  mprj/o_FF[75]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1718   0.9500            0.5926 &   3.3326 f
  mprj/o_q[75] (net)                                     2   0.0210 
  mprj/o_dly[75]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.0793   0.1718   0.9500  -0.0290  -0.0301 &   3.3024 f
  mprj/o_dly[75]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.1997   0.9500            0.6482 &   3.9507 f
  mprj/o_q_dly[75] (net)                                 2   0.0160 
  mprj/o_BUF[75]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0244   0.1997   0.9500  -0.0028  -0.0027 &   3.9479 f
  mprj/o_BUF[75]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            1.9861   0.9500            1.2318 &   5.1798 f
  mprj/la_data_out[43] (net)                             1   0.2873 
  mprj/la_data_out[43] (user_proj_example)                                     0.0000   0.9500            0.0000 &   5.1798 f
  la_data_out[43] (net) 
  la_data_out[43] (out)                                              -0.4203   1.9969   0.9500  -0.2448  -0.1697 &   5.0101 f
  data arrival time                                                                                                  5.0101

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.0101
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.9101

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2928 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2928 

  slack (with derating applied) (MET)                                                                     6.9101 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.2029 



  Startpoint: mprj/o_FF[127]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[28] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &   0.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &   1.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[127]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8291   0.9500   0.0000   1.0716 &   2.7209 r
  mprj/o_FF[127]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1250   0.9500            0.5599 &   3.2808 f
  mprj/o_q[127] (net)                                    2   0.0131 
  mprj/o_dly[127]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1250   0.9500   0.0000   0.0001 &   3.2810 f
  mprj/o_dly[127]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.2538   0.9500            0.6764 &   3.9574 f
  mprj/o_q_dly[127] (net)                                2   0.0251 
  mprj/o_BUF[127]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0177   0.2538   0.9500  -0.0019  -0.0015 &   3.9559 f
  mprj/o_BUF[127]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           1.9730   0.9500            1.2307 &   5.1866 f
  mprj/io_out[28] (net)                                  1   0.2845 
  mprj/io_out[28] (user_proj_example)                                          0.0000   0.9500            0.0000 &   5.1866 f
  io_out[28] (net) 
  io_out[28] (out)                                                   -0.4138   1.9863   0.9500  -0.2492  -0.1655 &   5.0211 f
  data arrival time                                                                                                  5.0211

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.0211
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.9211

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2907 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2907 

  slack (with derating applied) (MET)                                                                     6.9211 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.2118 



  Startpoint: mprj/o_FF[96]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: user_irq[0]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &   0.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &   1.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[96]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8291   0.9500   0.0000   1.1458 &   2.7951 r
  mprj/o_FF[96]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1536   0.9500            0.5805 &   3.3756 f
  mprj/o_q[96] (net)                                     2   0.0180 
  mprj/o_dly[96]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.0497   0.1536   0.9500  -0.0069  -0.0070 &   3.3686 f
  mprj/o_dly[96]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.1813   0.9500            0.6257 &   3.9942 f
  mprj/o_q_dly[96] (net)                                 2   0.0129 
  mprj/o_BUF[96]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1813   0.9500   0.0000   0.0001 &   3.9944 f
  mprj/o_BUF[96]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.6175   0.9500            1.5504 &   5.5447 f
  mprj/irq[0] (net)                                      1   0.3773 
  mprj/irq[0] (user_proj_example)                                              0.0000   0.9500            0.0000 &   5.5447 f
  user_irq[0] (net) 
  user_irq[0] (out)                                                  -1.1021   2.6361   0.9500  -0.6108  -0.5079 &   5.0369 f
  data arrival time                                                                                                  5.0369

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.0369
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.9369

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3301 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3301 

  slack (with derating applied) (MET)                                                                     6.9369 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.2670 



  Startpoint: mprj/o_FF[84]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[52]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &   0.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &   1.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[84]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8291   0.9500   0.0000   1.0907 &   2.7401 r
  mprj/o_FF[84]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1899   0.9500            0.6042 &   3.3443 f
  mprj/o_q[84] (net)                                     2   0.0240 
  mprj/o_dly[84]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.1126   0.1899   0.9500  -0.0651  -0.0681 &   3.2762 f
  mprj/o_dly[84]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2385   0.9500            0.6866 &   3.9628 f
  mprj/o_q_dly[84] (net)                                 2   0.0224 
  mprj/o_BUF[84]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2385   0.9500   0.0000   0.0003 &   3.9631 f
  mprj/o_BUF[84]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.1202   0.9500            1.3220 &   5.2852 f
  mprj/la_data_out[52] (net)                             1   0.3076 
  mprj/la_data_out[52] (user_proj_example)                                     0.0000   0.9500            0.0000 &   5.2852 f
  la_data_out[52] (net) 
  la_data_out[52] (out)                                              -0.5497   2.1304   0.9500  -0.3175  -0.2439 &   5.0413 f
  data arrival time                                                                                                  5.0413

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.0413
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.9413

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3056 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3056 

  slack (with derating applied) (MET)                                                                     6.9413 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.2469 



  Startpoint: mprj/o_FF[83]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[51]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &   0.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &   1.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[83]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8291   0.9500   0.0000   1.0904 &   2.7397 r
  mprj/o_FF[83]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1764   0.9500            0.5956 &   3.3353 f
  mprj/o_q[83] (net)                                     2   0.0218 
  mprj/o_dly[83]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.0669   0.1764   0.9500  -0.0190  -0.0196 &   3.3157 f
  mprj/o_dly[83]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2489   0.9500            0.6901 &   4.0058 f
  mprj/o_q_dly[83] (net)                                 2   0.0242 
  mprj/o_BUF[83]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0336   0.2489   0.9500  -0.0035  -0.0034 &   4.0025 f
  mprj/o_BUF[83]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.0060   0.9500            1.2555 &   5.2580 f
  mprj/la_data_out[51] (net)                             1   0.2901 
  mprj/la_data_out[51] (user_proj_example)                                     0.0000   0.9500            0.0000 &   5.2580 f
  la_data_out[51] (net) 
  la_data_out[51] (out)                                              -0.4764   2.0175   0.9500  -0.2914  -0.2155 &   5.0424 f
  data arrival time                                                                                                  5.0424

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.0424
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.9424

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2984 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2984 

  slack (with derating applied) (MET)                                                                     6.9424 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.2409 



  Startpoint: mprj/o_FF[82]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[50]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &   0.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &   1.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[82]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8291   0.9500   0.0000   1.0903 &   2.7396 r
  mprj/o_FF[82]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1452   0.9500            0.5744 &   3.3140 f
  mprj/o_q[82] (net)                                     2   0.0165 
  mprj/o_dly[82]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.0161   0.1452   0.9500  -0.0016  -0.0015 &   3.3125 f
  mprj/o_dly[82]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2631   0.9500            0.6905 &   4.0030 f
  mprj/o_q_dly[82] (net)                                 2   0.0267 
  mprj/o_BUF[82]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0345   0.2631   0.9500  -0.0129  -0.0131 &   3.9899 f
  mprj/o_BUF[82]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.0461   0.9500            1.2882 &   5.2781 f
  mprj/la_data_out[50] (net)                             1   0.2966 
  mprj/la_data_out[50] (user_proj_example)                                     0.0000   0.9500            0.0000 &   5.2781 f
  la_data_out[50] (net) 
  la_data_out[50] (out)                                              -0.5123   2.0560   0.9500  -0.3015  -0.2304 &   5.0477 f
  data arrival time                                                                                                  5.0477

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.0477
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.9477

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2989 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2989 

  slack (with derating applied) (MET)                                                                     6.9477 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.2466 



  Startpoint: mprj/o_FF[169]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[32] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &   0.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &   1.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[169]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8291   0.9500   0.0000   1.1208 &   2.7701 r
  mprj/o_FF[169]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1096   0.9500            0.5488 &   3.3190 f
  mprj/o_q[169] (net)                                    2   0.0105 
  mprj/o_dly[169]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                -0.0117   0.1096   0.9500  -0.0011  -0.0010 &   3.3179 f
  mprj/o_dly[169]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.2348   0.9500            0.6563 &   3.9743 f
  mprj/o_q_dly[169] (net)                                2   0.0218 
  mprj/o_BUF[169]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0201   0.2348   0.9500  -0.0017  -0.0014 &   3.9728 f
  mprj/o_BUF[169]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.2531   0.9500            1.8855 &   5.8583 f
  mprj/io_oeb[32] (net)                                  1   0.4691 
  mprj/io_oeb[32] (user_proj_example)                                          0.0000   0.9500            0.0000 &   5.8583 f
  io_oeb[32] (net) 
  io_oeb[32] (out)                                                   -1.7651   3.2836   0.9500  -0.9532  -0.8041 &   5.0542 f
  data arrival time                                                                                                  5.0542

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.0542
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.9542

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3666 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3666 

  slack (with derating applied) (MET)                                                                     6.9542 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.3209 



  Startpoint: mprj/o_FF[165]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[28] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &   0.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &   1.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[165]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8291   0.9500   0.0000   1.0589 &   2.7083 r
  mprj/o_FF[165]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1161   0.9500            0.5535 &   3.2618 f
  mprj/o_q[165] (net)                                    2   0.0116 
  mprj/o_dly[165]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                -0.0148   0.1161   0.9500  -0.0015  -0.0015 &   3.2603 f
  mprj/o_dly[165]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.2763   0.9500            0.6909 &   3.9511 f
  mprj/o_q_dly[165] (net)                                2   0.0289 
  mprj/o_BUF[165]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0887   0.2763   0.9500  -0.0390  -0.0404 &   3.9107 f
  mprj/o_BUF[165]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.2353   0.9500            1.3771 &   5.2878 f
  mprj/io_oeb[28] (net)                                  1   0.3222 
  mprj/io_oeb[28] (user_proj_example)                                          0.0000   0.9500            0.0000 &   5.2878 f
  io_oeb[28] (net) 
  io_oeb[28] (out)                                                   -0.5145   2.2509   0.9500  -0.3280  -0.2329 &   5.0549 f
  data arrival time                                                                                                  5.0549

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.0549
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.9549

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3048 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3048 

  slack (with derating applied) (MET)                                                                     6.9549 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.2597 



  Startpoint: mprj/o_FF[121]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[22] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &   0.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &   1.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[121]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8291   0.9500   0.0000   1.0533 &   2.7026 r
  mprj/o_FF[121]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1231   0.9500            0.5585 &   3.2611 f
  mprj/o_q[121] (net)                                    2   0.0128 
  mprj/o_dly[121]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                -0.0296   0.1231   0.9500  -0.0032  -0.0033 &   3.2579 f
  mprj/o_dly[121]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.2776   0.9500            0.6943 &   3.9521 f
  mprj/o_q_dly[121] (net)                                2   0.0292 
  mprj/o_BUF[121]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0117   0.2777   0.9500  -0.0042  -0.0040 &   3.9482 f
  mprj/o_BUF[121]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           1.5946   0.9500            1.0384 &   4.9866 f
  mprj/io_out[22] (net)                                  1   0.2300 
  mprj/io_out[22] (user_proj_example)                                          0.0000   0.9500            0.0000 &   4.9866 f
  io_out[22] (net) 
  io_out[22] (out)                                                   -0.0379   1.6059   0.9500  -0.0031   0.0713 &   5.0579 f
  data arrival time                                                                                                  5.0579

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.0579
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.9579

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2673 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2673 

  slack (with derating applied) (MET)                                                                     6.9579 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.2252 



  Startpoint: mprj/o_FF[162]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[25] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &   0.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &   1.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[162]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8291   0.9500   0.0000   1.0576 &   2.7069 r
  mprj/o_FF[162]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1021   0.9500            0.5434 &   3.2503 f
  mprj/o_q[162] (net)                                    2   0.0092 
  mprj/o_dly[162]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                -0.0155   0.1021   0.9500  -0.0018  -0.0018 &   3.2485 f
  mprj/o_dly[162]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.2705   0.9500            0.6816 &   3.9301 f
  mprj/o_q_dly[162] (net)                                2   0.0279 
  mprj/o_BUF[162]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0170   0.2706   0.9500  -0.0014  -0.0010 &   3.9291 f
  mprj/o_BUF[162]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           1.6590   0.9500            1.0683 &   4.9973 f
  mprj/io_oeb[25] (net)                                  1   0.2392 
  mprj/io_oeb[25] (user_proj_example)                                          0.0000   0.9500            0.0000 &   4.9973 f
  io_oeb[25] (net) 
  io_oeb[25] (out)                                                    0.0000   1.6721   0.9500   0.0000   0.0809 &   5.0783 f
  data arrival time                                                                                                  5.0783

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.0783
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.9783

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2676 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2676 

  slack (with derating applied) (MET)                                                                     6.9783 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.2459 



  Startpoint: mprj/o_FF[159]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[22] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &   0.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &   1.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[159]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8291   0.9500   0.0000   1.0559 &   2.7053 r
  mprj/o_FF[159]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1173   0.9500            0.5543 &   3.2596 f
  mprj/o_q[159] (net)                                    2   0.0118 
  mprj/o_dly[159]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                -0.0222   0.1173   0.9500  -0.0024  -0.0024 &   3.2572 f
  mprj/o_dly[159]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.2655   0.9500            0.6828 &   3.9400 f
  mprj/o_q_dly[159] (net)                                2   0.0271 
  mprj/o_BUF[159]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0630   0.2655   0.9500  -0.0227  -0.0234 &   3.9166 f
  mprj/o_BUF[159]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           1.7370   0.9500            1.1133 &   5.0299 f
  mprj/io_oeb[22] (net)                                  1   0.2454 
  mprj/io_oeb[22] (user_proj_example)                                          0.0000   0.9500            0.0000 &   5.0299 f
  io_oeb[22] (net) 
  io_oeb[22] (out)                                                   -0.0822   1.7484   0.9500  -0.0289   0.0496 &   5.0795 f
  data arrival time                                                                                                  5.0795

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.0795
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.9795

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2730 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2730 

  slack (with derating applied) (MET)                                                                     6.9795 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.2526 



  Startpoint: mprj/o_FF[125]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[26] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &   0.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &   1.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[125]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8291   0.9500   0.0000   1.0558 &   2.7052 r
  mprj/o_FF[125]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0894   0.9500            0.5338 &   3.2390 f
  mprj/o_q[125] (net)                                    1   0.0071 
  mprj/o_dly[125]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                -0.0275   0.0894   0.9500  -0.0031  -0.0033 &   3.2357 f
  mprj/o_dly[125]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.2814   0.9500            0.6863 &   3.9220 f
  mprj/o_q_dly[125] (net)                                2   0.0298 
  mprj/o_BUF[125]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2814   0.9500   0.0000   0.0005 &   3.9225 f
  mprj/o_BUF[125]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           1.6794   0.9500            1.0842 &   5.0067 f
  mprj/io_out[26] (net)                                  1   0.2424 
  mprj/io_out[26] (user_proj_example)                                          0.0000   0.9500            0.0000 &   5.0067 f
  io_out[26] (net) 
  io_out[26] (out)                                                    0.0000   1.6918   0.9500   0.0000   0.0798 &   5.0866 f
  data arrival time                                                                                                  5.0866

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.0866
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.9866

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2680 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2680 

  slack (with derating applied) (MET)                                                                     6.9866 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.2546 



  Startpoint: mprj/o_FF[92]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[60]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &   0.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &   1.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[92]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8291   0.9500   0.0000   1.1487 &   2.7980 r
  mprj/o_FF[92]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1500   0.9500            0.5779 &   3.3759 f
  mprj/o_q[92] (net)                                     2   0.0174 
  mprj/o_dly[92]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.0225   0.1500   0.9500  -0.0033  -0.0033 &   3.3727 f
  mprj/o_dly[92]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.1914   0.9500            0.6333 &   4.0060 f
  mprj/o_q_dly[92] (net)                                 2   0.0146 
  mprj/o_BUF[92]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0466   0.1914   0.9500  -0.0052  -0.0053 &   4.0007 f
  mprj/o_BUF[92]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.2435   0.9500            1.3613 &   5.3620 f
  mprj/la_data_out[60] (net)                             1   0.3243 
  mprj/la_data_out[60] (user_proj_example)                                     0.0000   0.9500            0.0000 &   5.3620 f
  la_data_out[60] (net) 
  la_data_out[60] (out)                                              -0.5882   2.2578   0.9500  -0.3646  -0.2733 &   5.0887 f
  data arrival time                                                                                                  5.0887

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.0887
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.9887

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3071 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3071 

  slack (with derating applied) (MET)                                                                     6.9887 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.2958 



  Startpoint: mprj/o_FF[94]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[62]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &   0.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &   1.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[94]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8291   0.9500   0.0000   1.1319 &   2.7812 r
  mprj/o_FF[94]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1628   0.9500            0.5868 &   3.3681 f
  mprj/o_q[94] (net)                                     2   0.0195 
  mprj/o_dly[94]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.0944   0.1628   0.9500  -0.0474  -0.0496 &   3.3185 f
  mprj/o_dly[94]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.1881   0.9500            0.6348 &   3.9533 f
  mprj/o_q_dly[94] (net)                                 2   0.0141 
  mprj/o_BUF[94]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0328   0.1881   0.9500  -0.0035  -0.0035 &   3.9498 f
  mprj/o_BUF[94]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.3076   0.9500            1.3900 &   5.3398 f
  mprj/la_data_out[62] (net)                             1   0.3326 
  mprj/la_data_out[62] (user_proj_example)                                     0.0000   0.9500            0.0000 &   5.3398 f
  la_data_out[62] (net) 
  la_data_out[62] (out)                                              -0.5475   2.3243   0.9500  -0.3475  -0.2477 &   5.0921 f
  data arrival time                                                                                                  5.0921

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.0921
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.9921

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3099 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3099 

  slack (with derating applied) (MET)                                                                     6.9921 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.3020 



  Startpoint: mprj/o_FF[80]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[48]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &   0.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &   1.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[80]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8291   0.9500   0.0000   1.1278 &   2.7772 r
  mprj/o_FF[80]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1101   0.9500            0.5492 &   3.3263 f
  mprj/o_q[80] (net)                                     2   0.0105 
  mprj/o_dly[80]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1101   0.9500   0.0000   0.0001 &   3.3264 f
  mprj/o_dly[80]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2710   0.9500            0.6846 &   4.0111 f
  mprj/o_q_dly[80] (net)                                 2   0.0280 
  mprj/o_BUF[80]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.1439   0.2710   0.9500  -0.0795  -0.0831 &   3.9280 f
  mprj/o_BUF[80]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            1.7445   0.9500            1.1180 &   5.0460 f
  mprj/la_data_out[48] (net)                             1   0.2499 
  mprj/la_data_out[48] (user_proj_example)                                     0.0000   0.9500            0.0000 &   5.0460 f
  la_data_out[48] (net) 
  la_data_out[48] (out)                                              -0.0966   1.7569   0.9500  -0.0079   0.0764 &   5.1224 f
  data arrival time                                                                                                  5.1224

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.1224
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.0224

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2788 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2788 

  slack (with derating applied) (MET)                                                                     7.0224 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.3012 



  Startpoint: mprj/o_FF[81]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[49]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &   0.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &   1.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[81]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8291   0.9500   0.0000   1.1132 &   2.7625 r
  mprj/o_FF[81]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1506   0.9500            0.5783 &   3.3409 f
  mprj/o_q[81] (net)                                     2   0.0175 
  mprj/o_dly[81]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.0404   0.1506   0.9500  -0.0049  -0.0049 &   3.3359 f
  mprj/o_dly[81]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2538   0.9500            0.6852 &   4.0211 f
  mprj/o_q_dly[81] (net)                                 2   0.0251 
  mprj/o_BUF[81]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2538   0.9500   0.0000   0.0004 &   4.0215 f
  mprj/o_BUF[81]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            1.9725   0.9500            1.2314 &   5.2529 f
  mprj/la_data_out[49] (net)                             1   0.2845 
  mprj/la_data_out[49] (user_proj_example)                                     0.0000   0.9500            0.0000 &   5.2529 f
  la_data_out[49] (net) 
  la_data_out[49] (out)                                              -0.3274   1.9857   0.9500  -0.2063  -0.1225 &   5.1304 f
  data arrival time                                                                                                  5.1304

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.1304
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.0304

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2923 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2923 

  slack (with derating applied) (MET)                                                                     7.0304 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.3227 



  Startpoint: mprj/o_FF[88]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[56]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &   0.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &   1.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[88]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8291   0.9500   0.0000   1.1673 &   2.8166 r
  mprj/o_FF[88]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2037   0.9500            0.6130 &   3.4297 f
  mprj/o_q[88] (net)                                     2   0.0263 
  mprj/o_dly[88]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.1189   0.2037   0.9500  -0.0680  -0.0711 &   3.3586 f
  mprj/o_dly[88]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2366   0.9500            0.6898 &   4.0484 f
  mprj/o_q_dly[88] (net)                                 2   0.0221 
  mprj/o_BUF[88]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0355   0.2366   0.9500  -0.0043  -0.0042 &   4.0442 f
  mprj/o_BUF[88]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.0724   0.9500            1.2791 &   5.3233 f
  mprj/la_data_out[56] (net)                             1   0.2990 
  mprj/la_data_out[56] (user_proj_example)                                     0.0000   0.9500            0.0000 &   5.3233 f
  la_data_out[56] (net) 
  la_data_out[56] (out)                                              -0.4221   2.0866   0.9500  -0.2772  -0.1893 &   5.1340 f
  data arrival time                                                                                                  5.1340

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.1340
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.0340

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3070 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3070 

  slack (with derating applied) (MET)                                                                     7.0340 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.3410 



  Startpoint: mprj/o_FF[128]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[29] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &   0.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &   1.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[128]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8291   0.9500   0.0000   1.0838 &   2.7331 r
  mprj/o_FF[128]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1183   0.9500            0.5551 &   3.2882 f
  mprj/o_q[128] (net)                                    2   0.0119 
  mprj/o_dly[128]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1183   0.9500   0.0000   0.0001 &   3.2883 f
  mprj/o_dly[128]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.2502   0.9500            0.6713 &   3.9596 f
  mprj/o_q_dly[128] (net)                                2   0.0245 
  mprj/o_BUF[128]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2502   0.9500   0.0000   0.0004 &   3.9600 f
  mprj/o_BUF[128]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.4453   0.9500            1.4887 &   5.4487 f
  mprj/io_out[29] (net)                                  1   0.3539 
  mprj/io_out[29] (user_proj_example)                                          0.0000   0.9500            0.0000 &   5.4487 f
  io_out[29] (net) 
  io_out[29] (out)                                                   -0.6748   2.4589   0.9500  -0.4010  -0.3056 &   5.1431 f
  data arrival time                                                                                                  5.1431

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.1431
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.0431

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3129 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3129 

  slack (with derating applied) (MET)                                                                     7.0431 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.3560 



  Startpoint: mprj/o_FF[77]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[45]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &   0.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &   1.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[77]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8291   0.9500   0.0000   1.1671 &   2.8165 r
  mprj/o_FF[77]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1460   0.9500            0.5750 &   3.3915 f
  mprj/o_q[77] (net)                                     2   0.0167 
  mprj/o_dly[77]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.0503   0.1460   0.9500  -0.0065  -0.0066 &   3.3849 f
  mprj/o_dly[77]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2240   0.9500            0.6603 &   4.0452 f
  mprj/o_q_dly[77] (net)                                 2   0.0200 
  mprj/o_BUF[77]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0702   0.2240   0.9500  -0.0237  -0.0247 &   4.0205 f
  mprj/o_BUF[77]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            1.9355   0.9500            1.2084 &   5.2289 f
  mprj/la_data_out[45] (net)                             1   0.2795 
  mprj/la_data_out[45] (user_proj_example)                                     0.0000   0.9500            0.0000 &   5.2289 f
  la_data_out[45] (net) 
  la_data_out[45] (out)                                              -0.2805   1.9469   0.9500  -0.1605  -0.0813 &   5.1476 f
  data arrival time                                                                                                  5.1476

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.1476
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.0476

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2910 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2910 

  slack (with derating applied) (MET)                                                                     7.0476 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.3386 



  Startpoint: mprj/o_FF[91]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[59]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &   0.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &   1.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[91]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8291   0.9500   0.0000   1.1487 &   2.7981 r
  mprj/o_FF[91]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1679   0.9500            0.5901 &   3.3882 f
  mprj/o_q[91] (net)                                     2   0.0204 
  mprj/o_dly[91]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.0769   0.1679   0.9500  -0.0262  -0.0272 &   3.3610 f
  mprj/o_dly[91]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2080   0.9500            0.6542 &   4.0152 f
  mprj/o_q_dly[91] (net)                                 2   0.0173 
  mprj/o_BUF[91]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0274   0.2080   0.9500  -0.0050  -0.0051 &   4.0102 f
  mprj/o_BUF[91]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.1117   0.9500            1.2923 &   5.3024 f
  mprj/la_data_out[59] (net)                             1   0.3045 
  mprj/la_data_out[59] (user_proj_example)                                     0.0000   0.9500            0.0000 &   5.3024 f
  la_data_out[59] (net) 
  la_data_out[59] (out)                                              -0.3944   2.1267   0.9500  -0.2372  -0.1427 &   5.1597 f
  data arrival time                                                                                                  5.1597

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.1597
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.0597

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2998 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2998 

  slack (with derating applied) (MET)                                                                     7.0597 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.3595 



  Startpoint: mprj/o_FF[97]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: user_irq[1]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &   0.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &   1.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[97]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8291   0.9500   0.0000   1.1459 &   2.7952 r
  mprj/o_FF[97]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1622   0.9500            0.5865 &   3.3817 f
  mprj/o_q[97] (net)                                     2   0.0194 
  mprj/o_dly[97]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.0771   0.1622   0.9500  -0.0309  -0.0322 &   3.3496 f
  mprj/o_dly[97]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.1881   0.9500            0.6346 &   3.9841 f
  mprj/o_q_dly[97] (net)                                 2   0.0140 
  mprj/o_BUF[97]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0258   0.1881   0.9500  -0.0027  -0.0027 &   3.9814 f
  mprj/o_BUF[97]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.1298   0.9500            1.2901 &   5.2715 f
  mprj/irq[1] (net)                                      1   0.3063 
  mprj/irq[1] (user_proj_example)                                              0.0000   0.9500            0.0000 &   5.2715 f
  user_irq[1] (net) 
  user_irq[1] (out)                                                  -0.3358   2.1476   0.9500  -0.2032  -0.0999 &   5.1716 f
  data arrival time                                                                                                  5.1716

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.1716
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.0716

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2971 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2971 

  slack (with derating applied) (MET)                                                                     7.0716 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.3687 



  Startpoint: mprj/o_FF[166]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[29] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &   0.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &   1.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[166]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8291   0.9500   0.0000   1.0762 &   2.7255 r
  mprj/o_FF[166]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1338   0.9500            0.5662 &   3.2918 f
  mprj/o_q[166] (net)                                    2   0.0146 
  mprj/o_dly[166]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                -0.0267   0.1338   0.9500  -0.0032  -0.0032 &   3.2886 f
  mprj/o_dly[166]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.2537   0.9500            0.6793 &   3.9679 f
  mprj/o_q_dly[166] (net)                                2   0.0251 
  mprj/o_BUF[166]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2537   0.9500   0.0000   0.0004 &   3.9683 f
  mprj/o_BUF[166]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.2647   0.9500            1.3781 &   5.3463 f
  mprj/io_oeb[29] (net)                                  1   0.3256 
  mprj/io_oeb[29] (user_proj_example)                                          0.0000   0.9500            0.0000 &   5.3463 f
  io_oeb[29] (net) 
  io_oeb[29] (out)                                                   -0.4471   2.2828   0.9500  -0.2790  -0.1716 &   5.1747 f
  data arrival time                                                                                                  5.1747

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.1747
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.0747

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3021 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3021 

  slack (with derating applied) (MET)                                                                     7.0747 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.3768 



  Startpoint: mprj/o_FF[168]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[31] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &   0.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &   1.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[168]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8291   0.9500   0.0000   1.0924 &   2.7417 r
  mprj/o_FF[168]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1071   0.9500            0.5470 &   3.2887 f
  mprj/o_q[168] (net)                                    2   0.0100 
  mprj/o_dly[168]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1071   0.9500   0.0000   0.0001 &   3.2888 f
  mprj/o_dly[168]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.2369   0.9500            0.6571 &   3.9458 f
  mprj/o_q_dly[168] (net)                                2   0.0222 
  mprj/o_BUF[168]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0226   0.2369   0.9500  -0.0022  -0.0020 &   3.9438 f
  mprj/o_BUF[168]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.1329   0.9500            1.8278 &   5.7716 f
  mprj/io_oeb[31] (net)                                  1   0.4520 
  mprj/io_oeb[31] (user_proj_example)                                          0.0000   0.9500            0.0000 &   5.7716 f
  io_oeb[31] (net) 
  io_oeb[31] (out)                                                   -1.3373   3.1605   0.9500  -0.7389  -0.5936 &   5.1780 f
  data arrival time                                                                                                  5.1780

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.1780
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.0780

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3505 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3505 

  slack (with derating applied) (MET)                                                                     7.0780 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.4286 



  Startpoint: mprj/o_FF[85]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[53]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &   0.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &   1.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[85]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8291   0.9500   0.0000   1.0908 &   2.7401 r
  mprj/o_FF[85]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1983   0.9500            0.6096 &   3.3497 f
  mprj/o_q[85] (net)                                     2   0.0254 
  mprj/o_dly[85]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.1077   0.1983   0.9500  -0.0636  -0.0664 &   3.2833 f
  mprj/o_dly[85]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2767   0.9500            0.7193 &   4.0026 f
  mprj/o_q_dly[85] (net)                                 2   0.0290 
  mprj/o_BUF[85]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0262   0.2768   0.9500  -0.0128  -0.0131 &   3.9895 f
  mprj/o_BUF[85]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            1.7555   0.9500            1.1255 &   5.1150 f
  mprj/la_data_out[53] (net)                             1   0.2513 
  mprj/la_data_out[53] (user_proj_example)                                     0.0000   0.9500            0.0000 &   5.1150 f
  la_data_out[53] (net) 
  la_data_out[53] (out)                                              -0.0498   1.7686   0.9500  -0.0041   0.0805 &   5.1956 f
  data arrival time                                                                                                  5.1956

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.1956
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.0956

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2819 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2819 

  slack (with derating applied) (MET)                                                                     7.0956 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.3775 



  Startpoint: mprj/o_FF[167]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[30] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &   0.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &   1.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[167]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8291   0.9500   0.0000   1.0896 &   2.7390 r
  mprj/o_FF[167]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1203   0.9500            0.5565 &   3.2955 f
  mprj/o_q[167] (net)                                    2   0.0123 
  mprj/o_dly[167]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1203   0.9500   0.0000   0.0001 &   3.2956 f
  mprj/o_dly[167]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.2501   0.9500            0.6719 &   3.9675 f
  mprj/o_q_dly[167] (net)                                2   0.0245 
  mprj/o_BUF[167]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2501   0.9500   0.0000   0.0004 &   3.9679 f
  mprj/o_BUF[167]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.6459   0.9500            1.5851 &   5.5530 f
  mprj/io_oeb[30] (net)                                  1   0.3816 
  mprj/io_oeb[30] (user_proj_example)                                          0.0000   0.9500            0.0000 &   5.5530 f
  io_oeb[30] (net) 
  io_oeb[30] (out)                                                   -0.8253   2.6652   0.9500  -0.4728  -0.3550 &   5.1980 f
  data arrival time                                                                                                  5.1980

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.1980
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.0980

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3233 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3233 

  slack (with derating applied) (MET)                                                                     7.0980 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.4213 



  Startpoint: mprj/o_FF[124]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[25] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &   0.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &   1.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[124]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8291   0.9500   0.0000   1.0573 &   2.7066 r
  mprj/o_FF[124]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0923   0.9500            0.5361 &   3.2427 f
  mprj/o_q[124] (net)                                    1   0.0076 
  mprj/o_dly[124]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.0923   0.9500   0.0000   0.0001 &   3.2428 f
  mprj/o_dly[124]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3150   0.9500            0.7132 &   3.9560 f
  mprj/o_q_dly[124] (net)                                2   0.0355 
  mprj/o_BUF[124]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.3150   0.9500   0.0000   0.0006 &   3.9566 f
  mprj/o_BUF[124]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           1.8017   0.9500            1.1552 &   5.1118 f
  mprj/io_out[25] (net)                                  1   0.2541 
  mprj/io_out[25] (user_proj_example)                                          0.0000   0.9500            0.0000 &   5.1118 f
  io_out[25] (net) 
  io_out[25] (out)                                                    0.0000   1.8159   0.9500   0.0000   0.0887 &   5.2005 f
  data arrival time                                                                                                  5.2005

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.2005
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.1005

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2737 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2737 

  slack (with derating applied) (MET)                                                                     7.1005 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.3742 



  Startpoint: mprj/o_FF[98]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: user_irq[2]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &   0.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &   1.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[98]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8291   0.9500   0.0000   1.1459 &   2.7953 r
  mprj/o_FF[98]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1517   0.9500            0.5791 &   3.3744 f
  mprj/o_q[98] (net)                                     2   0.0176 
  mprj/o_dly[98]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.0284   0.1517   0.9500  -0.0033  -0.0032 &   3.3711 f
  mprj/o_dly[98]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2030   0.9500            0.6442 &   4.0154 f
  mprj/o_q_dly[98] (net)                                 2   0.0165 
  mprj/o_BUF[98]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0461   0.2030   0.9500  -0.0052  -0.0053 &   4.0101 f
  mprj/o_BUF[98]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.1367   0.9500            1.2998 &   5.3099 f
  mprj/irq[2] (net)                                      1   0.3075 
  mprj/irq[2] (user_proj_example)                                              0.0000   0.9500            0.0000 &   5.3099 f
  user_irq[2] (net) 
  user_irq[2] (out)                                                  -0.3497   2.1539   0.9500  -0.2092  -0.1070 &   5.2029 f
  data arrival time                                                                                                  5.2029

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.2029
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.1029

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2968 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2968 

  slack (with derating applied) (MET)                                                                     7.1029 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.3996 



  Startpoint: mprj/o_FF[90]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[58]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &   0.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &   1.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[90]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8291   0.9500   0.0000   1.1462 &   2.7955 r
  mprj/o_FF[90]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1581   0.9500            0.5838 &   3.3793 f
  mprj/o_q[90] (net)                                     2   0.0187 
  mprj/o_dly[90]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.0752   0.1581   0.9500  -0.0275  -0.0287 &   3.3506 f
  mprj/o_dly[90]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.1740   0.9500            0.6207 &   3.9713 f
  mprj/o_q_dly[90] (net)                                 2   0.0117 
  mprj/o_BUF[90]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1740   0.9500   0.0000   0.0001 &   3.9714 f
  mprj/o_BUF[90]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            1.8740   0.9500            1.1496 &   5.1210 f
  mprj/la_data_out[58] (net)                             1   0.2691 
  mprj/la_data_out[58] (user_proj_example)                                     0.0000   0.9500            0.0000 &   5.1210 f
  la_data_out[58] (net) 
  la_data_out[58] (out)                                              -0.0675   1.8897   0.9500  -0.0055   0.0918 &   5.2128 f
  data arrival time                                                                                                  5.2128

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.2128
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.1128

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2778 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2778 

  slack (with derating applied) (MET)                                                                     7.1128 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.3906 



  Startpoint: mprj/o_FF[78]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[46]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &   0.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &   1.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[78]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8291   0.9500   0.0000   1.1673 &   2.8166 r
  mprj/o_FF[78]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1606   0.9500            0.5854 &   3.4021 f
  mprj/o_q[78] (net)                                     2   0.0192 
  mprj/o_dly[78]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.0812   0.1606   0.9500  -0.0407  -0.0425 &   3.3596 f
  mprj/o_dly[78]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2161   0.9500            0.6589 &   4.0185 f
  mprj/o_q_dly[78] (net)                                 2   0.0186 
  mprj/o_BUF[78]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0130   0.2161   0.9500  -0.0016  -0.0015 &   4.0170 f
  mprj/o_BUF[78]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            1.8027   0.9500            1.1281 &   5.1451 f
  mprj/la_data_out[46] (net)                             1   0.2593 
  mprj/la_data_out[46] (user_proj_example)                                     0.0000   0.9500            0.0000 &   5.1451 f
  la_data_out[46] (net) 
  la_data_out[46] (out)                                              -0.0836   1.8156   0.9500  -0.0069   0.0812 &   5.2263 f
  data arrival time                                                                                                  5.2263

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.2263
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.1263

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2802 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2802 

  slack (with derating applied) (MET)                                                                     7.1263 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.4065 



  Startpoint: mprj/o_FF[87]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[55]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &   0.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &   1.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[87]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8291   0.9500   0.0000   1.1672 &   2.8166 r
  mprj/o_FF[87]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1829   0.9500            0.5997 &   3.4163 f
  mprj/o_q[87] (net)                                     2   0.0228 
  mprj/o_dly[87]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.0879   0.1829   0.9500  -0.0392  -0.0408 &   3.3755 f
  mprj/o_dly[87]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2555   0.9500            0.6974 &   4.0729 f
  mprj/o_q_dly[87] (net)                                 2   0.0254 
  mprj/o_BUF[87]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0853   0.2555   0.9500  -0.0375  -0.0391 &   4.0338 f
  mprj/o_BUF[87]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            1.8384   0.9500            1.1550 &   5.1888 f
  mprj/la_data_out[55] (net)                             1   0.2640 
  mprj/la_data_out[55] (user_proj_example)                                     0.0000   0.9500            0.0000 &   5.1888 f
  la_data_out[55] (net) 
  la_data_out[55] (out)                                              -0.0953   1.8535   0.9500  -0.0078   0.0859 &   5.2747 f
  data arrival time                                                                                                  5.2747

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.2747
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.1747

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2865 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2865 

  slack (with derating applied) (MET)                                                                     7.1747 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.4612 



  Startpoint: mprj/o_FF[86]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[54]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &   0.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &   1.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[86]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8291   0.9500   0.0000   1.1671 &   2.8165 r
  mprj/o_FF[86]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1833   0.9500            0.6000 &   3.4164 f
  mprj/o_q[86] (net)                                     2   0.0229 
  mprj/o_dly[86]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.0701   0.1833   0.9500  -0.0227  -0.0235 &   3.3930 f
  mprj/o_dly[86]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2570   0.9500            0.6988 &   4.0917 f
  mprj/o_q_dly[86] (net)                                 2   0.0256 
  mprj/o_BUF[86]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0601   0.2570   0.9500  -0.0218  -0.0226 &   4.0691 f
  mprj/o_BUF[86]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            1.8154   0.9500            1.1478 &   5.2170 f
  mprj/la_data_out[54] (net)                             1   0.2611 
  mprj/la_data_out[54] (user_proj_example)                                     0.0000   0.9500            0.0000 &   5.2170 f
  la_data_out[54] (net) 
  la_data_out[54] (out)                                              -0.0986   1.8289   0.9500  -0.0091   0.0790 &   5.2960 f
  data arrival time                                                                                                  5.2960

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.2960
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.1960

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2844 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2844 

  slack (with derating applied) (MET)                                                                     7.1960 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.4804 



  Startpoint: mprj/o_FF[95]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[63]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &   0.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &   1.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[95]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8291   0.9500   0.0000   1.1372 &   2.7865 r
  mprj/o_FF[95]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1310   0.9500            0.5642 &   3.3507 f
  mprj/o_q[95] (net)                                     2   0.0141 
  mprj/o_dly[95]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.0505   0.1310   0.9500  -0.0055  -0.0056 &   3.3451 f
  mprj/o_dly[95]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2117   0.9500            0.6449 &   3.9899 f
  mprj/o_q_dly[95] (net)                                 2   0.0179 
  mprj/o_BUF[95]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0510   0.2117   0.9500  -0.0184  -0.0191 &   3.9709 f
  mprj/o_BUF[95]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.0152   0.9500            1.2327 &   5.2035 f
  mprj/la_data_out[63] (net)                             1   0.2894 
  mprj/la_data_out[63] (user_proj_example)                                     0.0000   0.9500            0.0000 &   5.2035 f
  la_data_out[63] (net) 
  la_data_out[63] (out)                                              -0.1239   2.0334   0.9500  -0.0102   0.0995 &   5.3030 f
  data arrival time                                                                                                  5.3030

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.3030
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.2030

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2827 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2827 

  slack (with derating applied) (MET)                                                                     7.2030 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.4857 



  Startpoint: mprj/o_FF[130]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[31] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &   0.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &   1.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[130]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8291   0.9500   0.0000   1.0999 &   2.7493 r
  mprj/o_FF[130]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1020   0.9500            0.5433 &   3.2926 f
  mprj/o_q[130] (net)                                    2   0.0092 
  mprj/o_dly[130]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1020   0.9500   0.0000   0.0001 &   3.2927 f
  mprj/o_dly[130]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.2349   0.9500            0.6538 &   3.9465 f
  mprj/o_q_dly[130] (net)                                2   0.0218 
  mprj/o_BUF[130]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2349   0.9500   0.0000   0.0003 &   3.9468 f
  mprj/o_BUF[130]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.5069   0.9500            1.4925 &   5.4393 f
  mprj/io_out[31] (net)                                  1   0.3602 
  mprj/io_out[31] (user_proj_example)                                          0.0000   0.9500            0.0000 &   5.4393 f
  io_out[31] (net) 
  io_out[31] (out)                                                   -0.3928   2.5314   0.9500  -0.2648  -0.1280 &   5.3113 f
  data arrival time                                                                                                  5.3113

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.3113
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.2113

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3074 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3074 

  slack (with derating applied) (MET)                                                                     7.2113 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.5188 



  Startpoint: mprj/o_FF[129]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[30] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &   0.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &   1.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[129]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8291   0.9500   0.0000   1.0838 &   2.7331 r
  mprj/o_FF[129]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1224   0.9500            0.5581 &   3.2912 f
  mprj/o_q[129] (net)                                    2   0.0126 
  mprj/o_dly[129]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                -0.0272   0.1224   0.9500  -0.0031  -0.0031 &   3.2880 f
  mprj/o_dly[129]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.2518   0.9500            0.6740 &   3.9620 f
  mprj/o_q_dly[129] (net)                                2   0.0247 
  mprj/o_BUF[129]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2518   0.9500   0.0000   0.0004 &   3.9624 f
  mprj/o_BUF[129]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.5196   0.9500            1.5134 &   5.4758 f
  mprj/io_out[30] (net)                                  1   0.3628 
  mprj/io_out[30] (user_proj_example)                                          0.0000   0.9500            0.0000 &   5.4758 f
  io_out[30] (net) 
  io_out[30] (out)                                                   -0.4680   2.5403   0.9500  -0.2824  -0.1583 &   5.3175 f
  data arrival time                                                                                                  5.3175

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.3175
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.2175

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3099 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3099 

  slack (with derating applied) (MET)                                                                     7.2175 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.5274 



  Startpoint: mprj/o_FF[131]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[32] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &   0.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &   1.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[131]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8291   0.9500   0.0000   1.1208 &   2.7701 r
  mprj/o_FF[131]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1159   0.9500            0.5534 &   3.3235 f
  mprj/o_q[131] (net)                                    2   0.0115 
  mprj/o_dly[131]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                -0.0285   0.1159   0.9500  -0.0033  -0.0034 &   3.3201 f
  mprj/o_dly[131]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.2523   0.9500            0.6721 &   3.9922 f
  mprj/o_q_dly[131] (net)                                2   0.0248 
  mprj/o_BUF[131]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2523   0.9500   0.0000   0.0003 &   3.9926 f
  mprj/o_BUF[131]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.6216   0.9500            1.5475 &   5.5401 f
  mprj/io_out[32] (net)                                  1   0.3758 
  mprj/io_out[32] (user_proj_example)                                          0.0000   0.9500            0.0000 &   5.5401 f
  io_out[32] (net) 
  io_out[32] (out)                                                   -0.4459   2.6506   0.9500  -0.2957  -0.1428 &   5.3973 f
  data arrival time                                                                                                  5.3973

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.3973
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.2973

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3155 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3155 

  slack (with derating applied) (MET)                                                                     7.2973 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.6128 



  Startpoint: mprj/o_FF[134]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[35] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &   0.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &   1.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[134]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8291   0.9500   0.0000   1.0899 &   2.7393 r
  mprj/o_FF[134]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1429   0.9500            0.5728 &   3.3121 f
  mprj/o_q[134] (net)                                    2   0.0161 
  mprj/o_dly[134]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                -0.0271   0.1429   0.9500  -0.0037  -0.0038 &   3.3083 f
  mprj/o_dly[134]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4075   0.9500            0.7919 &   4.1002 f
  mprj/o_q_dly[134] (net)                                2   0.0504 
  mprj/o_BUF[134]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.1639   0.4075   0.9500  -0.0915  -0.0932 &   4.0070 f
  mprj/o_BUF[134]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.6544   0.9500            2.1144 &   6.1214 f
  mprj/io_out[35] (net)                                  1   0.5217 
  mprj/io_out[35] (user_proj_example)                                          0.0000   0.9500            0.0000 &   6.1214 f
  io_out[35] (net) 
  io_out[35] (out)                                                   -1.5688   3.6815   0.9500  -0.9230  -0.7212 &   5.4002 f
  data arrival time                                                                                                  5.4002

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.4002
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.3002

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3914 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3914 

  slack (with derating applied) (MET)                                                                     7.3002 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.6916 



  Startpoint: mprj/o_FF[170]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[33] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &   0.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &   1.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[170]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8291   0.9500   0.0000   1.0902 &   2.7396 r
  mprj/o_FF[170]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1085   0.9500            0.5480 &   3.2876 f
  mprj/o_q[170] (net)                                    2   0.0103 
  mprj/o_dly[170]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                -0.0114   0.1085   0.9500  -0.0010  -0.0010 &   3.2866 f
  mprj/o_dly[170]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.2880   0.9500            0.6973 &   3.9839 f
  mprj/o_q_dly[170] (net)                                2   0.0309 
  mprj/o_BUF[170]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0595   0.2880   0.9500  -0.0062  -0.0058 &   3.9781 f
  mprj/o_BUF[170]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.0845   0.9500            1.8100 &   5.7881 f
  mprj/io_oeb[33] (net)                                  1   0.4436 
  mprj/io_oeb[33] (user_proj_example)                                          0.0000   0.9500            0.0000 &   5.7881 f
  io_oeb[33] (net) 
  io_oeb[33] (out)                                                   -0.8619   3.1140   0.9500  -0.5069  -0.3407 &   5.4474 f
  data arrival time                                                                                                  5.4474

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.4474
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.3474

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3408 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3408 

  slack (with derating applied) (MET)                                                                     7.3474 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.6882 



  Startpoint: mprj/o_FF[133]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[34] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &   0.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &   1.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[133]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8291   0.9500   0.0000   1.1000 &   2.7493 r
  mprj/o_FF[133]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1237   0.9500            0.5590 &   3.3083 f
  mprj/o_q[133] (net)                                    2   0.0129 
  mprj/o_dly[133]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                -0.0295   0.1237   0.9500  -0.0039  -0.0039 &   3.3043 f
  mprj/o_dly[133]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3475   0.9500            0.7464 &   4.0507 f
  mprj/o_q_dly[133] (net)                                2   0.0411 
  mprj/o_BUF[133]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0826   0.3475   0.9500  -0.0277  -0.0281 &   4.0226 f
  mprj/o_BUF[133]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.4081   0.9500            1.9701 &   5.9927 f
  mprj/io_out[34] (net)                                  1   0.4866 
  mprj/io_out[34] (user_proj_example)                                          0.0000   0.9500            0.0000 &   5.9927 f
  io_out[34] (net) 
  io_out[34] (out)                                                   -1.2516   3.4348   0.9500  -0.7362  -0.5418 &   5.4509 f
  data arrival time                                                                                                  5.4509

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.4509
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.3509

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3677 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3677 

  slack (with derating applied) (MET)                                                                     7.3509 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.7186 



  Startpoint: mprj/o_FF[132]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[33] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &   0.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &   1.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[132]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8291   0.9500   0.0000   1.1131 &   2.7624 r
  mprj/o_FF[132]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1042   0.9500            0.5450 &   3.3074 f
  mprj/o_q[132] (net)                                    2   0.0095 
  mprj/o_dly[132]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                -0.0165   0.1042   0.9500  -0.0019  -0.0019 &   3.3054 f
  mprj/o_dly[132]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3097   0.9500            0.7128 &   4.0182 f
  mprj/o_q_dly[132] (net)                                2   0.0347 
  mprj/o_BUF[132]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0332   0.3098   0.9500  -0.0032  -0.0026 &   4.0156 f
  mprj/o_BUF[132]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.8637   0.9500            1.6754 &   5.6910 f
  mprj/io_out[33] (net)                                  1   0.4082 
  mprj/io_out[33] (user_proj_example)                                          0.0000   0.9500            0.0000 &   5.6910 f
  io_out[33] (net) 
  io_out[33] (out)                                                   -0.6683   2.8866   0.9500  -0.3962  -0.2233 &   5.4678 f
  data arrival time                                                                                                  5.4678

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.4678
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.3678

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3300 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3300 

  slack (with derating applied) (MET)                                                                     7.3678 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.6978 



  Startpoint: mprj/o_FF[172]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[35] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &   0.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &   1.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[172]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8291   0.9500   0.0000   1.0899 &   2.7392 r
  mprj/o_FF[172]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1184   0.9500            0.5551 &   3.2944 f
  mprj/o_q[172] (net)                                    2   0.0120 
  mprj/o_dly[172]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1184   0.9500   0.0000   0.0001 &   3.2945 f
  mprj/o_dly[172]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3857   0.9500            0.7712 &   4.0657 f
  mprj/o_q_dly[172] (net)                                2   0.0476 
  mprj/o_BUF[172]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.1737   0.3857   0.9500  -0.0934  -0.0968 &   3.9688 f
  mprj/o_BUF[172]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.9671   0.9500            1.7329 &   5.7018 f
  mprj/io_oeb[35] (net)                                  1   0.4213 
  mprj/io_oeb[35] (user_proj_example)                                          0.0000   0.9500            0.0000 &   5.7018 f
  io_oeb[35] (net) 
  io_oeb[35] (out)                                                   -0.5641   2.9967   0.9500  -0.3282  -0.1230 &   5.5788 f
  data arrival time                                                                                                  5.5788

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.5788
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.4788

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3380 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3380 

  slack (with derating applied) (MET)                                                                     7.4788 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.8168 



  Startpoint: mprj/o_FF[173]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[36] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &   0.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &   1.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[173]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8291   0.9500   0.0000   1.1083 &   2.7577 r
  mprj/o_FF[173]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1198   0.9500            0.5561 &   3.3138 f
  mprj/o_q[173] (net)                                    2   0.0122 
  mprj/o_dly[173]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1198   0.9500   0.0000   0.0001 &   3.3140 f
  mprj/o_dly[173]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3295   0.9500            0.7325 &   4.0464 f
  mprj/o_q_dly[173] (net)                                2   0.0380 
  mprj/o_BUF[173]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0214   0.3295   0.9500  -0.0019  -0.0011 &   4.0453 f
  mprj/o_BUF[173]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.1524   0.9500            1.8011 &   5.8464 f
  mprj/io_oeb[36] (net)                                  1   0.4469 
  mprj/io_oeb[36] (user_proj_example)                                          0.0000   0.9500            0.0000 &   5.8464 f
  io_oeb[36] (net) 
  io_oeb[36] (out)                                                   -0.6809   3.1878   0.9500  -0.3931  -0.1636 &   5.6828 f
  data arrival time                                                                                                  5.6828

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.6828
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.5828

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3407 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3407 

  slack (with derating applied) (MET)                                                                     7.5828 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.9235 



  Startpoint: mprj/o_FF[136]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[37] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &   0.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &   1.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[136]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8291   0.9500   0.0000   1.1208 &   2.7701 r
  mprj/o_FF[136]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1463   0.9500            0.5752 &   3.3453 f
  mprj/o_q[136] (net)                                    2   0.0167 
  mprj/o_dly[136]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                -0.0442   0.1463   0.9500  -0.0139  -0.0144 &   3.3309 f
  mprj/o_dly[136]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4009   0.9500            0.7889 &   4.1199 f
  mprj/o_q_dly[136] (net)                                2   0.0494 
  mprj/o_BUF[136]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.1807   0.4009   0.9500  -0.1017  -0.1043 &   4.0156 f
  mprj/o_BUF[136]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.3841   0.9500            1.9357 &   5.9513 f
  mprj/io_out[37] (net)                                  1   0.4794 
  mprj/io_out[37] (user_proj_example)                                          0.0000   0.9500            0.0000 &   5.9513 f
  io_out[37] (net) 
  io_out[37] (out)                                                   -0.7577   3.4214   0.9500  -0.4652  -0.2139 &   5.7374 f
  data arrival time                                                                                                  5.7374

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.7374
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.6374

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3631 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3631 

  slack (with derating applied) (MET)                                                                     7.6374 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.0005 



  Startpoint: mprj/o_FF[171]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[34] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &   0.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &   1.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[171]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8291   0.9500   0.0000   1.1204 &   2.7697 r
  mprj/o_FF[171]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1214   0.9500            0.5573 &   3.3270 f
  mprj/o_q[171] (net)                                    2   0.0125 
  mprj/o_dly[171]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                -0.0287   0.1214   0.9500  -0.0039  -0.0040 &   3.3230 f
  mprj/o_dly[171]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3310   0.9500            0.7341 &   4.0571 f
  mprj/o_q_dly[171] (net)                                2   0.0383 
  mprj/o_BUF[171]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0869   0.3310   0.9500  -0.0320  -0.0328 &   4.0243 f
  mprj/o_BUF[171]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.6699   0.9500            1.5534 &   5.5777 f
  mprj/io_oeb[34] (net)                                  1   0.3777 
  mprj/io_oeb[34] (user_proj_example)                                          0.0000   0.9500            0.0000 &   5.5777 f
  io_oeb[34] (net) 
  io_oeb[34] (out)                                                    0.0000   2.7013   0.9500   0.0000   0.2080 &   5.7857 f
  data arrival time                                                                                                  5.7857

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.7857
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.6857

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3083 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3083 

  slack (with derating applied) (MET)                                                                     7.6857 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.9940 



  Startpoint: mprj/o_FF[135]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[36] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &   0.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &   1.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[135]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8291   0.9500   0.0000   1.1202 &   2.7695 r
  mprj/o_FF[135]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1429   0.9500            0.5728 &   3.3423 f
  mprj/o_q[135] (net)                                    2   0.0161 
  mprj/o_dly[135]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1429   0.9500   0.0000   0.0002 &   3.3425 f
  mprj/o_dly[135]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3136   0.9500            0.7291 &   4.0716 f
  mprj/o_q_dly[135] (net)                                2   0.0354 
  mprj/o_BUF[135]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0249   0.3136   0.9500  -0.0025  -0.0017 &   4.0700 f
  mprj/o_BUF[135]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.8039   0.9500            1.5986 &   5.6686 f
  mprj/io_out[36] (net)                                  1   0.3951 
  mprj/io_out[36] (user_proj_example)                                          0.0000   0.9500            0.0000 &   5.6686 f
  io_out[36] (net) 
  io_out[36] (out)                                                    0.0000   2.8426   0.9500   0.0000   0.2364 &   5.9050 f
  data arrival time                                                                                                  5.9050

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.9050
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.8050

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3110 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3110 

  slack (with derating applied) (MET)                                                                     7.8050 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.1160 



  Startpoint: mprj/o_FF[174]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[37] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &   0.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &   1.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[174]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8291   0.9500   0.0000   1.1208 &   2.7701 r
  mprj/o_FF[174]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1334   0.9500            0.5660 &   3.3361 f
  mprj/o_q[174] (net)                                    2   0.0145 
  mprj/o_dly[174]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                -0.0221   0.1334   0.9500  -0.0028  -0.0028 &   3.3333 f
  mprj/o_dly[174]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3723   0.9500            0.7670 &   4.1003 f
  mprj/o_q_dly[174] (net)                                2   0.0453 
  mprj/o_BUF[174]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.1859   0.3723   0.9500  -0.0972  -0.1009 &   3.9994 f
  mprj/o_BUF[174]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.0413   0.9500            1.7441 &   5.7435 f
  mprj/io_oeb[37] (net)                                  1   0.4298 
  mprj/io_oeb[37] (user_proj_example)                                          0.0000   0.9500            0.0000 &   5.7435 f
  io_oeb[37] (net) 
  io_oeb[37] (out)                                                    0.0000   3.0799   0.9500   0.0000   0.2563 &   5.9998 f
  data arrival time                                                                                                  5.9998

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.9998
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.8998

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3263 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3263 

  slack (with derating applied) (MET)                                                                     7.8998 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.2261 



1
