 
****************************************
Report : qor
Design : pit_top
Version: V-2023.12
Date   : Mon May  6 06:54:31 2024
****************************************


  Timing Path Group 'INPUTS'
  -----------------------------------
  Levels of Logic:               8.00
  Critical Path Length:          0.40
  Critical Path Slack:           0.19
  Critical Path Clk Period:      1.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'OUTPUTS'
  -----------------------------------
  Levels of Logic:               0.00
  Critical Path Length:          0.16
  Critical Path Slack:           0.49
  Critical Path Clk Period:      1.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              16.00
  Critical Path Length:          0.82
  Critical Path Slack:           0.07
  Critical Path Clk Period:      1.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          1
  Hierarchical Port Count:         64
  Leaf Cell Count:                301
  Buf/Inv Cell Count:              43
  Buf Cell Count:                   0
  Inv Cell Count:                  43
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       245
  Sequential Cell Count:           56
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     1865.318405
  Noncombinational Area:  1804.492828
  Buf/Inv Area:            237.772806
  Total Buffer Area:             0.00
  Total Inverter Area:         237.77
  Macro/Black Box Area:      0.000000
  Net Area:                193.071214
  -----------------------------------
  Cell Area:              3669.811234
  Design Area:            3862.882447


  Design Rules
  -----------------------------------
  Total Number of Nets:           335
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: elc-v1111111-lnx

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    5.89
  Logic Optimization:                 12.12
  Mapping Optimization:                7.55
  -----------------------------------------
  Overall Compile Time:               38.35
  Overall Compile Wall Clock Time:    61.01

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
