$date
	Wed Oct  8 19:20:55 2025
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module lut_top_tb $end
$var wire 1 ! Z $end
$var reg 1 " A $end
$var reg 1 # B $end
$var reg 1 $ C $end
$var reg 1 % S $end
$var reg 1 & clk $end
$var reg 1 ' enable $end
$scope module top0 $end
$var wire 1 " A $end
$var wire 1 # B $end
$var wire 1 $ C $end
$var wire 1 % S $end
$var wire 1 & clk $end
$var wire 1 ' enable $end
$var wire 1 ! Z $end
$var reg 8 ( Q [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx (
0'
1&
0%
0$
0#
0"
x!
$end
#50
0&
#100
1%
1'
1&
#150
0&
#200
0%
1!
bx1 (
1&
#250
0&
#300
0!
bx10 (
1&
#350
0&
#400
bx100 (
1&
#450
0&
#500
bx1000 (
1&
#550
0&
#600
bx10000 (
1&
#650
0&
#700
bx100000 (
1&
#750
0&
#800
bx1000000 (
1&
#850
0&
#900
b10000000 (
0'
1&
#950
0&
#1000
1$
1&
#1050
0&
#1100
0$
1#
1&
#1150
0&
#1200
1$
1&
#1250
0&
#1300
0$
0#
0!
1"
1&
#1350
0&
#1400
1$
1&
#1450
0&
#1500
0$
0!
1#
1&
#1550
0&
#1600
1!
1$
1&
#1650
0&
#1700
0$
0#
0!
0"
1&
#1750
0&
#1800
1%
1'
1&
#1850
0&
#1900
1!
b1 (
0%
1&
#1950
0&
#2000
0!
b10 (
1&
#2050
0&
#2100
b100 (
1%
1&
#2150
0&
#2200
0%
1!
b1001 (
1&
#2250
0&
#2300
0!
b10010 (
1%
1&
#2350
0&
#2400
1!
b100101 (
1&
#2450
0&
#2500
b1001011 (
0%
1&
#2550
0&
#2600
0'
0!
b10010110 (
1&
#2650
0&
#2700
1!
1$
1&
#2750
0&
#2800
0$
1!
1#
1&
#2850
0&
#2900
0!
1$
1&
#2950
0&
#3000
0$
0#
1!
1"
1&
#3050
0&
#3100
0!
1$
1&
#3150
0&
#3200
0$
0!
1#
1&
#3250
0&
#3300
1!
1$
1&
#3350
0&
#3400
0$
0#
0!
0"
1&
#3450
0&
#3500
1%
1'
1&
#3550
0&
#3600
0%
1!
b101101 (
1&
#3650
0&
#3700
0!
b1011010 (
1&
#3750
0&
#3800
b10110100 (
1&
#3850
0&
#3900
b1101000 (
1%
1&
#3950
0&
#4000
0%
1!
b11010001 (
1&
#4050
0&
#4100
0!
b10100010 (
1&
#4150
0&
#4200
b1000100 (
1&
#4250
0&
#4300
b10001000 (
0'
1&
#4350
0&
#4400
1$
1&
#4450
0&
#4500
0$
0!
1#
1&
#4550
0&
#4600
1!
1$
1&
#4650
0&
#4700
0$
0!
0#
1"
1&
#4750
0&
#4800
1$
1&
#4850
0&
#4900
0$
0!
1#
1&
#4950
0&
#5000
1!
1$
1&
#5050
0&
#5100
1&
