
09_uart2_3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ab64  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000168  0800acf4  0800acf4  0001acf4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ae5c  0800ae5c  000201ac  2**0
                  CONTENTS
  4 .ARM          00000008  0800ae5c  0800ae5c  0001ae5c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800ae64  0800ae64  000201ac  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ae64  0800ae64  0001ae64  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800ae68  0800ae68  0001ae68  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001ac  20000000  0800ae6c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000201ac  2**0
                  CONTENTS
 10 .bss          0000258c  200001ac  200001ac  000201ac  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20002738  20002738  000201ac  2**0
                  ALLOC
 12 .ARM.attributes 0000002a  00000000  00000000  000201ac  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001586f  00000000  00000000  000201d6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003cc5  00000000  00000000  00035a45  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000010d0  00000000  00000000  00039710  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000f08  00000000  00000000  0003a7e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00026a68  00000000  00000000  0003b6e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001d5ea  00000000  00000000  00062150  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000cedbf  00000000  00000000  0007f73a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  0014e4f9  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000045dc  00000000  00000000  0014e54c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001ac 	.word	0x200001ac
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800acdc 	.word	0x0800acdc

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001b0 	.word	0x200001b0
 80001cc:	0800acdc 	.word	0x0800acdc

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b974 	b.w	8000570 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9e08      	ldr	r6, [sp, #32]
 80002a6:	460d      	mov	r5, r1
 80002a8:	4604      	mov	r4, r0
 80002aa:	4688      	mov	r8, r1
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d14d      	bne.n	800034c <__udivmoddi4+0xac>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4694      	mov	ip, r2
 80002b4:	d968      	bls.n	8000388 <__udivmoddi4+0xe8>
 80002b6:	fab2 f282 	clz	r2, r2
 80002ba:	b152      	cbz	r2, 80002d2 <__udivmoddi4+0x32>
 80002bc:	fa01 f302 	lsl.w	r3, r1, r2
 80002c0:	f1c2 0120 	rsb	r1, r2, #32
 80002c4:	fa20 f101 	lsr.w	r1, r0, r1
 80002c8:	fa0c fc02 	lsl.w	ip, ip, r2
 80002cc:	ea41 0803 	orr.w	r8, r1, r3
 80002d0:	4094      	lsls	r4, r2
 80002d2:	ea4f 451c 	mov.w	r5, ip, lsr #16
 80002d6:	0c21      	lsrs	r1, r4, #16
 80002d8:	fbb8 fef5 	udiv	lr, r8, r5
 80002dc:	fa1f f78c 	uxth.w	r7, ip
 80002e0:	fb05 831e 	mls	r3, r5, lr, r8
 80002e4:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80002e8:	fb0e f107 	mul.w	r1, lr, r7
 80002ec:	4299      	cmp	r1, r3
 80002ee:	d90b      	bls.n	8000308 <__udivmoddi4+0x68>
 80002f0:	eb1c 0303 	adds.w	r3, ip, r3
 80002f4:	f10e 30ff 	add.w	r0, lr, #4294967295
 80002f8:	f080 811e 	bcs.w	8000538 <__udivmoddi4+0x298>
 80002fc:	4299      	cmp	r1, r3
 80002fe:	f240 811b 	bls.w	8000538 <__udivmoddi4+0x298>
 8000302:	f1ae 0e02 	sub.w	lr, lr, #2
 8000306:	4463      	add	r3, ip
 8000308:	1a5b      	subs	r3, r3, r1
 800030a:	b2a4      	uxth	r4, r4
 800030c:	fbb3 f0f5 	udiv	r0, r3, r5
 8000310:	fb05 3310 	mls	r3, r5, r0, r3
 8000314:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000318:	fb00 f707 	mul.w	r7, r0, r7
 800031c:	42a7      	cmp	r7, r4
 800031e:	d90a      	bls.n	8000336 <__udivmoddi4+0x96>
 8000320:	eb1c 0404 	adds.w	r4, ip, r4
 8000324:	f100 33ff 	add.w	r3, r0, #4294967295
 8000328:	f080 8108 	bcs.w	800053c <__udivmoddi4+0x29c>
 800032c:	42a7      	cmp	r7, r4
 800032e:	f240 8105 	bls.w	800053c <__udivmoddi4+0x29c>
 8000332:	4464      	add	r4, ip
 8000334:	3802      	subs	r0, #2
 8000336:	1be4      	subs	r4, r4, r7
 8000338:	ea40 400e 	orr.w	r0, r0, lr, lsl #16
 800033c:	2100      	movs	r1, #0
 800033e:	b11e      	cbz	r6, 8000348 <__udivmoddi4+0xa8>
 8000340:	40d4      	lsrs	r4, r2
 8000342:	2300      	movs	r3, #0
 8000344:	e9c6 4300 	strd	r4, r3, [r6]
 8000348:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800034c:	428b      	cmp	r3, r1
 800034e:	d908      	bls.n	8000362 <__udivmoddi4+0xc2>
 8000350:	2e00      	cmp	r6, #0
 8000352:	f000 80ee 	beq.w	8000532 <__udivmoddi4+0x292>
 8000356:	2100      	movs	r1, #0
 8000358:	e9c6 0500 	strd	r0, r5, [r6]
 800035c:	4608      	mov	r0, r1
 800035e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000362:	fab3 f183 	clz	r1, r3
 8000366:	2900      	cmp	r1, #0
 8000368:	d14a      	bne.n	8000400 <__udivmoddi4+0x160>
 800036a:	42ab      	cmp	r3, r5
 800036c:	d302      	bcc.n	8000374 <__udivmoddi4+0xd4>
 800036e:	4282      	cmp	r2, r0
 8000370:	f200 80f9 	bhi.w	8000566 <__udivmoddi4+0x2c6>
 8000374:	1a84      	subs	r4, r0, r2
 8000376:	eb65 0303 	sbc.w	r3, r5, r3
 800037a:	2001      	movs	r0, #1
 800037c:	4698      	mov	r8, r3
 800037e:	2e00      	cmp	r6, #0
 8000380:	d0e2      	beq.n	8000348 <__udivmoddi4+0xa8>
 8000382:	e9c6 4800 	strd	r4, r8, [r6]
 8000386:	e7df      	b.n	8000348 <__udivmoddi4+0xa8>
 8000388:	b902      	cbnz	r2, 800038c <__udivmoddi4+0xec>
 800038a:	deff      	udf	#255	; 0xff
 800038c:	fab2 f282 	clz	r2, r2
 8000390:	2a00      	cmp	r2, #0
 8000392:	f040 8091 	bne.w	80004b8 <__udivmoddi4+0x218>
 8000396:	eba1 050c 	sub.w	r5, r1, ip
 800039a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800039e:	fa1f fe8c 	uxth.w	lr, ip
 80003a2:	2101      	movs	r1, #1
 80003a4:	fbb5 f3f7 	udiv	r3, r5, r7
 80003a8:	fb07 5013 	mls	r0, r7, r3, r5
 80003ac:	0c25      	lsrs	r5, r4, #16
 80003ae:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
 80003b2:	fb0e f003 	mul.w	r0, lr, r3
 80003b6:	42a8      	cmp	r0, r5
 80003b8:	d908      	bls.n	80003cc <__udivmoddi4+0x12c>
 80003ba:	eb1c 0505 	adds.w	r5, ip, r5
 80003be:	f103 38ff 	add.w	r8, r3, #4294967295
 80003c2:	d202      	bcs.n	80003ca <__udivmoddi4+0x12a>
 80003c4:	42a8      	cmp	r0, r5
 80003c6:	f200 80cb 	bhi.w	8000560 <__udivmoddi4+0x2c0>
 80003ca:	4643      	mov	r3, r8
 80003cc:	1a2d      	subs	r5, r5, r0
 80003ce:	b2a4      	uxth	r4, r4
 80003d0:	fbb5 f0f7 	udiv	r0, r5, r7
 80003d4:	fb07 5510 	mls	r5, r7, r0, r5
 80003d8:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 80003dc:	fb0e fe00 	mul.w	lr, lr, r0
 80003e0:	45a6      	cmp	lr, r4
 80003e2:	d908      	bls.n	80003f6 <__udivmoddi4+0x156>
 80003e4:	eb1c 0404 	adds.w	r4, ip, r4
 80003e8:	f100 35ff 	add.w	r5, r0, #4294967295
 80003ec:	d202      	bcs.n	80003f4 <__udivmoddi4+0x154>
 80003ee:	45a6      	cmp	lr, r4
 80003f0:	f200 80bb 	bhi.w	800056a <__udivmoddi4+0x2ca>
 80003f4:	4628      	mov	r0, r5
 80003f6:	eba4 040e 	sub.w	r4, r4, lr
 80003fa:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 80003fe:	e79e      	b.n	800033e <__udivmoddi4+0x9e>
 8000400:	f1c1 0720 	rsb	r7, r1, #32
 8000404:	408b      	lsls	r3, r1
 8000406:	fa22 fc07 	lsr.w	ip, r2, r7
 800040a:	ea4c 0c03 	orr.w	ip, ip, r3
 800040e:	fa20 f407 	lsr.w	r4, r0, r7
 8000412:	fa05 f301 	lsl.w	r3, r5, r1
 8000416:	431c      	orrs	r4, r3
 8000418:	40fd      	lsrs	r5, r7
 800041a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800041e:	fa00 f301 	lsl.w	r3, r0, r1
 8000422:	fbb5 f8f9 	udiv	r8, r5, r9
 8000426:	0c20      	lsrs	r0, r4, #16
 8000428:	fa1f fe8c 	uxth.w	lr, ip
 800042c:	fb09 5518 	mls	r5, r9, r8, r5
 8000430:	ea40 4505 	orr.w	r5, r0, r5, lsl #16
 8000434:	fb08 f00e 	mul.w	r0, r8, lr
 8000438:	42a8      	cmp	r0, r5
 800043a:	fa02 f201 	lsl.w	r2, r2, r1
 800043e:	d90b      	bls.n	8000458 <__udivmoddi4+0x1b8>
 8000440:	eb1c 0505 	adds.w	r5, ip, r5
 8000444:	f108 3aff 	add.w	sl, r8, #4294967295
 8000448:	f080 8088 	bcs.w	800055c <__udivmoddi4+0x2bc>
 800044c:	42a8      	cmp	r0, r5
 800044e:	f240 8085 	bls.w	800055c <__udivmoddi4+0x2bc>
 8000452:	f1a8 0802 	sub.w	r8, r8, #2
 8000456:	4465      	add	r5, ip
 8000458:	1a2d      	subs	r5, r5, r0
 800045a:	b2a4      	uxth	r4, r4
 800045c:	fbb5 f0f9 	udiv	r0, r5, r9
 8000460:	fb09 5510 	mls	r5, r9, r0, r5
 8000464:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 8000468:	fb00 fe0e 	mul.w	lr, r0, lr
 800046c:	45ae      	cmp	lr, r5
 800046e:	d908      	bls.n	8000482 <__udivmoddi4+0x1e2>
 8000470:	eb1c 0505 	adds.w	r5, ip, r5
 8000474:	f100 34ff 	add.w	r4, r0, #4294967295
 8000478:	d26c      	bcs.n	8000554 <__udivmoddi4+0x2b4>
 800047a:	45ae      	cmp	lr, r5
 800047c:	d96a      	bls.n	8000554 <__udivmoddi4+0x2b4>
 800047e:	3802      	subs	r0, #2
 8000480:	4465      	add	r5, ip
 8000482:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000486:	fba0 9402 	umull	r9, r4, r0, r2
 800048a:	eba5 050e 	sub.w	r5, r5, lr
 800048e:	42a5      	cmp	r5, r4
 8000490:	46c8      	mov	r8, r9
 8000492:	46a6      	mov	lr, r4
 8000494:	d356      	bcc.n	8000544 <__udivmoddi4+0x2a4>
 8000496:	d053      	beq.n	8000540 <__udivmoddi4+0x2a0>
 8000498:	b15e      	cbz	r6, 80004b2 <__udivmoddi4+0x212>
 800049a:	ebb3 0208 	subs.w	r2, r3, r8
 800049e:	eb65 050e 	sbc.w	r5, r5, lr
 80004a2:	fa05 f707 	lsl.w	r7, r5, r7
 80004a6:	fa22 f301 	lsr.w	r3, r2, r1
 80004aa:	40cd      	lsrs	r5, r1
 80004ac:	431f      	orrs	r7, r3
 80004ae:	e9c6 7500 	strd	r7, r5, [r6]
 80004b2:	2100      	movs	r1, #0
 80004b4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004b8:	f1c2 0320 	rsb	r3, r2, #32
 80004bc:	fa20 f103 	lsr.w	r1, r0, r3
 80004c0:	fa0c fc02 	lsl.w	ip, ip, r2
 80004c4:	fa25 f303 	lsr.w	r3, r5, r3
 80004c8:	4095      	lsls	r5, r2
 80004ca:	430d      	orrs	r5, r1
 80004cc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004d0:	fa1f fe8c 	uxth.w	lr, ip
 80004d4:	fbb3 f1f7 	udiv	r1, r3, r7
 80004d8:	fb07 3011 	mls	r0, r7, r1, r3
 80004dc:	0c2b      	lsrs	r3, r5, #16
 80004de:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80004e2:	fb01 f00e 	mul.w	r0, r1, lr
 80004e6:	4298      	cmp	r0, r3
 80004e8:	fa04 f402 	lsl.w	r4, r4, r2
 80004ec:	d908      	bls.n	8000500 <__udivmoddi4+0x260>
 80004ee:	eb1c 0303 	adds.w	r3, ip, r3
 80004f2:	f101 38ff 	add.w	r8, r1, #4294967295
 80004f6:	d22f      	bcs.n	8000558 <__udivmoddi4+0x2b8>
 80004f8:	4298      	cmp	r0, r3
 80004fa:	d92d      	bls.n	8000558 <__udivmoddi4+0x2b8>
 80004fc:	3902      	subs	r1, #2
 80004fe:	4463      	add	r3, ip
 8000500:	1a1b      	subs	r3, r3, r0
 8000502:	b2ad      	uxth	r5, r5
 8000504:	fbb3 f0f7 	udiv	r0, r3, r7
 8000508:	fb07 3310 	mls	r3, r7, r0, r3
 800050c:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000510:	fb00 f30e 	mul.w	r3, r0, lr
 8000514:	42ab      	cmp	r3, r5
 8000516:	d908      	bls.n	800052a <__udivmoddi4+0x28a>
 8000518:	eb1c 0505 	adds.w	r5, ip, r5
 800051c:	f100 38ff 	add.w	r8, r0, #4294967295
 8000520:	d216      	bcs.n	8000550 <__udivmoddi4+0x2b0>
 8000522:	42ab      	cmp	r3, r5
 8000524:	d914      	bls.n	8000550 <__udivmoddi4+0x2b0>
 8000526:	3802      	subs	r0, #2
 8000528:	4465      	add	r5, ip
 800052a:	1aed      	subs	r5, r5, r3
 800052c:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000530:	e738      	b.n	80003a4 <__udivmoddi4+0x104>
 8000532:	4631      	mov	r1, r6
 8000534:	4630      	mov	r0, r6
 8000536:	e707      	b.n	8000348 <__udivmoddi4+0xa8>
 8000538:	4686      	mov	lr, r0
 800053a:	e6e5      	b.n	8000308 <__udivmoddi4+0x68>
 800053c:	4618      	mov	r0, r3
 800053e:	e6fa      	b.n	8000336 <__udivmoddi4+0x96>
 8000540:	454b      	cmp	r3, r9
 8000542:	d2a9      	bcs.n	8000498 <__udivmoddi4+0x1f8>
 8000544:	ebb9 0802 	subs.w	r8, r9, r2
 8000548:	eb64 0e0c 	sbc.w	lr, r4, ip
 800054c:	3801      	subs	r0, #1
 800054e:	e7a3      	b.n	8000498 <__udivmoddi4+0x1f8>
 8000550:	4640      	mov	r0, r8
 8000552:	e7ea      	b.n	800052a <__udivmoddi4+0x28a>
 8000554:	4620      	mov	r0, r4
 8000556:	e794      	b.n	8000482 <__udivmoddi4+0x1e2>
 8000558:	4641      	mov	r1, r8
 800055a:	e7d1      	b.n	8000500 <__udivmoddi4+0x260>
 800055c:	46d0      	mov	r8, sl
 800055e:	e77b      	b.n	8000458 <__udivmoddi4+0x1b8>
 8000560:	3b02      	subs	r3, #2
 8000562:	4465      	add	r5, ip
 8000564:	e732      	b.n	80003cc <__udivmoddi4+0x12c>
 8000566:	4608      	mov	r0, r1
 8000568:	e709      	b.n	800037e <__udivmoddi4+0xde>
 800056a:	4464      	add	r4, ip
 800056c:	3802      	subs	r0, #2
 800056e:	e742      	b.n	80003f6 <__udivmoddi4+0x156>

08000570 <__aeabi_idiv0>:
 8000570:	4770      	bx	lr
 8000572:	bf00      	nop

08000574 <apInit>:
{
  ledToggle(_DEF_LED3);     //led3 토글한다
}

void apInit(void)
{
 8000574:	b580      	push	{r7, lr}
 8000576:	af00      	add	r7, sp, #0

  //h_led_timer = swtimerGetHandle();             //타이머 인덱스값을 받아서 변수에 저장
  //swtimerSet(h_led_timer, 500, LOOP_TIME, ledISR, NULL);  //500ms 주기로 ledISR함수가 동작하도록 swtimer 설정
  //swtimerStart(h_led_timer);    //swtimer 시작

  uartOpen(_DEF_UART1, 115200);
 8000578:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
 800057c:	2000      	movs	r0, #0
 800057e:	f000 fc75 	bl	8000e6c <uartOpen>
  uartOpen(_DEF_UART2, 115200);
 8000582:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
 8000586:	2001      	movs	r0, #1
 8000588:	f000 fc70 	bl	8000e6c <uartOpen>
  uartOpen(_DEF_UART3, 115200);
 800058c:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
 8000590:	2002      	movs	r0, #2
 8000592:	f000 fc6b 	bl	8000e6c <uartOpen>
  uartOpen(_DEF_UART4, 115200);
 8000596:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
 800059a:	2003      	movs	r0, #3
 800059c:	f000 fc66 	bl	8000e6c <uartOpen>

  uartPrintf(_DEF_UART1, "UART 1(USART) OPEN \r\n");
 80005a0:	4908      	ldr	r1, [pc, #32]	; (80005c4 <apInit+0x50>)
 80005a2:	2000      	movs	r0, #0
 80005a4:	f000 ffb0 	bl	8001508 <uartPrintf>
  uartPrintf(_DEF_UART2, "UART 2(USART) OPEN \r\n");
 80005a8:	4907      	ldr	r1, [pc, #28]	; (80005c8 <apInit+0x54>)
 80005aa:	2001      	movs	r0, #1
 80005ac:	f000 ffac 	bl	8001508 <uartPrintf>
  uartPrintf(_DEF_UART3, "UART 3(USART) OPEN \r\n");
 80005b0:	4906      	ldr	r1, [pc, #24]	; (80005cc <apInit+0x58>)
 80005b2:	2002      	movs	r0, #2
 80005b4:	f000 ffa8 	bl	8001508 <uartPrintf>
  uartPrintf(_DEF_UART4, "UART 4(USB)   OPEN \r\n");
 80005b8:	4905      	ldr	r1, [pc, #20]	; (80005d0 <apInit+0x5c>)
 80005ba:	2003      	movs	r0, #3
 80005bc:	f000 ffa4 	bl	8001508 <uartPrintf>
}
 80005c0:	bf00      	nop
 80005c2:	bd80      	pop	{r7, pc}
 80005c4:	0800acf4 	.word	0x0800acf4
 80005c8:	0800ad0c 	.word	0x0800ad0c
 80005cc:	0800ad24 	.word	0x0800ad24
 80005d0:	0800ad3c 	.word	0x0800ad3c

080005d4 <apMain>:

void apMain(void)
{
 80005d4:	b580      	push	{r7, lr}
 80005d6:	b084      	sub	sp, #16
 80005d8:	af00      	add	r7, sp, #0
  uint32_t pre_time;
  uint32_t pre_baud;  //baudrate값 저장변수

  pre_time = millis();
 80005da:	f000 f8d4 	bl	8000786 <millis>
 80005de:	60f8      	str	r0, [r7, #12]

  //usb cdc의 baudrate값을 저장한다.
  pre_baud = uartGetBaud(_DEF_UART4);
 80005e0:	2003      	movs	r0, #3
 80005e2:	f001 f80b 	bl	80015fc <uartGetBaud>
 80005e6:	60b8      	str	r0, [r7, #8]
  uint8_t rx_data1, rx_data2, rx_data3;

  while(1)
  {
    //최초의 usb baudrate와 현재 usb baudrate가 다르다면
    if(pre_baud != uartGetBaud(_DEF_UART4))
 80005e8:	2003      	movs	r0, #3
 80005ea:	f001 f807 	bl	80015fc <uartGetBaud>
 80005ee:	4602      	mov	r2, r0
 80005f0:	68bb      	ldr	r3, [r7, #8]
 80005f2:	4293      	cmp	r3, r2
 80005f4:	d00c      	beq.n	8000610 <apMain+0x3c>
    {
      //현재 설정한 baudrate값을 다시 저장하고,
      pre_baud = uartGetBaud(_DEF_UART4);
 80005f6:	2003      	movs	r0, #3
 80005f8:	f001 f800 	bl	80015fc <uartGetBaud>
 80005fc:	60b8      	str	r0, [r7, #8]
      //변경된 baudrate값을 출력한다.
      uartPrintf(_DEF_UART4, "USB BaudRate Changed To %d \r\n", uartGetBaud(_DEF_UART4));
 80005fe:	2003      	movs	r0, #3
 8000600:	f000 fffc 	bl	80015fc <uartGetBaud>
 8000604:	4603      	mov	r3, r0
 8000606:	461a      	mov	r2, r3
 8000608:	491a      	ldr	r1, [pc, #104]	; (8000674 <apMain+0xa0>)
 800060a:	2003      	movs	r0, #3
 800060c:	f000 ff7c 	bl	8001508 <uartPrintf>
    }
    if(millis() - pre_time >= 500)
 8000610:	f000 f8b9 	bl	8000786 <millis>
 8000614:	4602      	mov	r2, r0
 8000616:	68fb      	ldr	r3, [r7, #12]
 8000618:	1ad3      	subs	r3, r2, r3
 800061a:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 800061e:	d305      	bcc.n	800062c <apMain+0x58>
    {
      pre_time = millis();
 8000620:	f000 f8b1 	bl	8000786 <millis>
 8000624:	60f8      	str	r0, [r7, #12]
      ledToggle(_DEF_LED1);
 8000626:	2000      	movs	r0, #0
 8000628:	f000 fb82 	bl	8000d30 <ledToggle>
    }

    //usb cdc로 입력되는 데이터가 있다면
    if(uartAvailable(_DEF_UART4) > 0)
 800062c:	2003      	movs	r0, #3
 800062e:	f000 fe11 	bl	8001254 <uartAvailable>
 8000632:	4603      	mov	r3, r0
 8000634:	2b00      	cmp	r3, #0
 8000636:	d00a      	beq.n	800064e <apMain+0x7a>
    {
      //usb로 수신된 데이터를 변수에 저장
      rx_data = uartRead(_DEF_UART4);
 8000638:	2003      	movs	r0, #3
 800063a:	f000 ff0b 	bl	8001454 <uartRead>
 800063e:	4603      	mov	r3, r0
 8000640:	71fb      	strb	r3, [r7, #7]

      uartPrintf(_DEF_UART4, "rx_data : 0x%X [%c] --->> \r\n", rx_data, rx_data);
 8000642:	79fa      	ldrb	r2, [r7, #7]
 8000644:	79fb      	ldrb	r3, [r7, #7]
 8000646:	490c      	ldr	r1, [pc, #48]	; (8000678 <apMain+0xa4>)
 8000648:	2003      	movs	r0, #3
 800064a:	f000 ff5d 	bl	8001508 <uartPrintf>
    }

    if(uartAvailable(_DEF_UART1) > 0)   //물리적 uart
 800064e:	2000      	movs	r0, #0
 8000650:	f000 fe00 	bl	8001254 <uartAvailable>
 8000654:	4603      	mov	r3, r0
 8000656:	2b00      	cmp	r3, #0
 8000658:	d0c6      	beq.n	80005e8 <apMain+0x14>
    {
      //usb로 수신된 데이터를 변수에 저장
      rx_data1 = uartRead(_DEF_UART1);
 800065a:	2000      	movs	r0, #0
 800065c:	f000 fefa 	bl	8001454 <uartRead>
 8000660:	4603      	mov	r3, r0
 8000662:	71bb      	strb	r3, [r7, #6]

      uartPrintf(_DEF_UART1, "rx_data1 : 0x%X [%c] \r\n", rx_data1, rx_data1);
 8000664:	79ba      	ldrb	r2, [r7, #6]
 8000666:	79bb      	ldrb	r3, [r7, #6]
 8000668:	4904      	ldr	r1, [pc, #16]	; (800067c <apMain+0xa8>)
 800066a:	2000      	movs	r0, #0
 800066c:	f000 ff4c 	bl	8001508 <uartPrintf>
    if(pre_baud != uartGetBaud(_DEF_UART4))
 8000670:	e7ba      	b.n	80005e8 <apMain+0x14>
 8000672:	bf00      	nop
 8000674:	0800ad54 	.word	0x0800ad54
 8000678:	0800ad74 	.word	0x0800ad74
 800067c:	0800ad94 	.word	0x0800ad94

08000680 <bspInit>:
static void SystemClock_Config(void);
static void Error_Handler(void);


void bspInit(void)
{
 8000680:	b580      	push	{r7, lr}
 8000682:	b08a      	sub	sp, #40	; 0x28
 8000684:	af00      	add	r7, sp, #0
  HAL_Init();
 8000686:	f001 f9ed 	bl	8001a64 <HAL_Init>

  SystemClock_Config();
 800068a:	f000 f883 	bl	8000794 <SystemClock_Config>

  GPIO_InitTypeDef    GPIO_InitStruct = {0,};
 800068e:	f107 0314 	add.w	r3, r7, #20
 8000692:	2200      	movs	r2, #0
 8000694:	601a      	str	r2, [r3, #0]
 8000696:	605a      	str	r2, [r3, #4]
 8000698:	609a      	str	r2, [r3, #8]
 800069a:	60da      	str	r2, [r3, #12]
 800069c:	611a      	str	r2, [r3, #16]

  __HAL_RCC_GPIOE_CLK_ENABLE();
 800069e:	2300      	movs	r3, #0
 80006a0:	613b      	str	r3, [r7, #16]
 80006a2:	4b31      	ldr	r3, [pc, #196]	; (8000768 <bspInit+0xe8>)
 80006a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006a6:	4a30      	ldr	r2, [pc, #192]	; (8000768 <bspInit+0xe8>)
 80006a8:	f043 0310 	orr.w	r3, r3, #16
 80006ac:	6313      	str	r3, [r2, #48]	; 0x30
 80006ae:	4b2e      	ldr	r3, [pc, #184]	; (8000768 <bspInit+0xe8>)
 80006b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006b2:	f003 0310 	and.w	r3, r3, #16
 80006b6:	613b      	str	r3, [r7, #16]
 80006b8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80006ba:	2300      	movs	r3, #0
 80006bc:	60fb      	str	r3, [r7, #12]
 80006be:	4b2a      	ldr	r3, [pc, #168]	; (8000768 <bspInit+0xe8>)
 80006c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006c2:	4a29      	ldr	r2, [pc, #164]	; (8000768 <bspInit+0xe8>)
 80006c4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80006c8:	6313      	str	r3, [r2, #48]	; 0x30
 80006ca:	4b27      	ldr	r3, [pc, #156]	; (8000768 <bspInit+0xe8>)
 80006cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006ce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80006d2:	60fb      	str	r3, [r7, #12]
 80006d4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80006d6:	2300      	movs	r3, #0
 80006d8:	60bb      	str	r3, [r7, #8]
 80006da:	4b23      	ldr	r3, [pc, #140]	; (8000768 <bspInit+0xe8>)
 80006dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006de:	4a22      	ldr	r2, [pc, #136]	; (8000768 <bspInit+0xe8>)
 80006e0:	f043 0301 	orr.w	r3, r3, #1
 80006e4:	6313      	str	r3, [r2, #48]	; 0x30
 80006e6:	4b20      	ldr	r3, [pc, #128]	; (8000768 <bspInit+0xe8>)
 80006e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006ea:	f003 0301 	and.w	r3, r3, #1
 80006ee:	60bb      	str	r3, [r7, #8]
 80006f0:	68bb      	ldr	r3, [r7, #8]

  __HAL_RCC_GPIOB_CLK_ENABLE();
 80006f2:	2300      	movs	r3, #0
 80006f4:	607b      	str	r3, [r7, #4]
 80006f6:	4b1c      	ldr	r3, [pc, #112]	; (8000768 <bspInit+0xe8>)
 80006f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006fa:	4a1b      	ldr	r2, [pc, #108]	; (8000768 <bspInit+0xe8>)
 80006fc:	f043 0302 	orr.w	r3, r3, #2
 8000700:	6313      	str	r3, [r2, #48]	; 0x30
 8000702:	4b19      	ldr	r3, [pc, #100]	; (8000768 <bspInit+0xe8>)
 8000704:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000706:	f003 0302 	and.w	r3, r3, #2
 800070a:	607b      	str	r3, [r7, #4]
 800070c:	687b      	ldr	r3, [r7, #4]

  //mcu reset 이후 usb가 정상적으로 실행되지 않을 경우가 있어서
  //usb dp 핀을 low -> 100ms -> high 로 제어해준다.
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 800070e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000712:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8000714:	2311      	movs	r3, #17
 8000716:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000718:	2300      	movs	r3, #0
 800071a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FAST;
 800071c:	2302      	movs	r3, #2
 800071e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000720:	f107 0314 	add.w	r3, r7, #20
 8000724:	4619      	mov	r1, r3
 8000726:	4811      	ldr	r0, [pc, #68]	; (800076c <bspInit+0xec>)
 8000728:	f001 ffca 	bl	80026c0 <HAL_GPIO_Init>

  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_RESET);
 800072c:	2200      	movs	r2, #0
 800072e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000732:	480e      	ldr	r0, [pc, #56]	; (800076c <bspInit+0xec>)
 8000734:	f002 fa58 	bl	8002be8 <HAL_GPIO_WritePin>
  delay(100);
 8000738:	2064      	movs	r0, #100	; 0x64
 800073a:	f000 f819 	bl	8000770 <delay>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_SET);
 800073e:	2201      	movs	r2, #1
 8000740:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000744:	4809      	ldr	r0, [pc, #36]	; (800076c <bspInit+0xec>)
 8000746:	f002 fa4f 	bl	8002be8 <HAL_GPIO_WritePin>

  //usb dp를 입력핀으로 설정해준다.
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800074a:	2300      	movs	r3, #0
 800074c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800074e:	f107 0314 	add.w	r3, r7, #20
 8000752:	4619      	mov	r1, r3
 8000754:	4805      	ldr	r0, [pc, #20]	; (800076c <bspInit+0xec>)
 8000756:	f001 ffb3 	bl	80026c0 <HAL_GPIO_Init>

  MX_USB_DEVICE_Init();
 800075a:	f008 ffd7 	bl	800970c <MX_USB_DEVICE_Init>
}
 800075e:	bf00      	nop
 8000760:	3728      	adds	r7, #40	; 0x28
 8000762:	46bd      	mov	sp, r7
 8000764:	bd80      	pop	{r7, pc}
 8000766:	bf00      	nop
 8000768:	40023800 	.word	0x40023800
 800076c:	40020000 	.word	0x40020000

08000770 <delay>:

void delay(uint32_t ms)
{
 8000770:	b580      	push	{r7, lr}
 8000772:	b082      	sub	sp, #8
 8000774:	af00      	add	r7, sp, #0
 8000776:	6078      	str	r0, [r7, #4]
  HAL_Delay(ms);
 8000778:	6878      	ldr	r0, [r7, #4]
 800077a:	f001 f9e1 	bl	8001b40 <HAL_Delay>
}
 800077e:	bf00      	nop
 8000780:	3708      	adds	r7, #8
 8000782:	46bd      	mov	sp, r7
 8000784:	bd80      	pop	{r7, pc}

08000786 <millis>:

uint32_t millis(void)
{
 8000786:	b580      	push	{r7, lr}
 8000788:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 800078a:	f001 f9cf 	bl	8001b2c <HAL_GetTick>
 800078e:	4603      	mov	r3, r0
}
 8000790:	4618      	mov	r0, r3
 8000792:	bd80      	pop	{r7, pc}

08000794 <SystemClock_Config>:
  *            Flash Latency(WS)              = 5
  * @param  None
  * @retval None
  */
static void SystemClock_Config(void)
{
 8000794:	b580      	push	{r7, lr}
 8000796:	b094      	sub	sp, #80	; 0x50
 8000798:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800079a:	f107 0320 	add.w	r3, r7, #32
 800079e:	2230      	movs	r2, #48	; 0x30
 80007a0:	2100      	movs	r1, #0
 80007a2:	4618      	mov	r0, r3
 80007a4:	f009 fe0c 	bl	800a3c0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80007a8:	f107 030c 	add.w	r3, r7, #12
 80007ac:	2200      	movs	r2, #0
 80007ae:	601a      	str	r2, [r3, #0]
 80007b0:	605a      	str	r2, [r3, #4]
 80007b2:	609a      	str	r2, [r3, #8]
 80007b4:	60da      	str	r2, [r3, #12]
 80007b6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80007b8:	2300      	movs	r3, #0
 80007ba:	60bb      	str	r3, [r7, #8]
 80007bc:	4b28      	ldr	r3, [pc, #160]	; (8000860 <SystemClock_Config+0xcc>)
 80007be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80007c0:	4a27      	ldr	r2, [pc, #156]	; (8000860 <SystemClock_Config+0xcc>)
 80007c2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80007c6:	6413      	str	r3, [r2, #64]	; 0x40
 80007c8:	4b25      	ldr	r3, [pc, #148]	; (8000860 <SystemClock_Config+0xcc>)
 80007ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80007cc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80007d0:	60bb      	str	r3, [r7, #8]
 80007d2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80007d4:	2300      	movs	r3, #0
 80007d6:	607b      	str	r3, [r7, #4]
 80007d8:	4b22      	ldr	r3, [pc, #136]	; (8000864 <SystemClock_Config+0xd0>)
 80007da:	681b      	ldr	r3, [r3, #0]
 80007dc:	4a21      	ldr	r2, [pc, #132]	; (8000864 <SystemClock_Config+0xd0>)
 80007de:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80007e2:	6013      	str	r3, [r2, #0]
 80007e4:	4b1f      	ldr	r3, [pc, #124]	; (8000864 <SystemClock_Config+0xd0>)
 80007e6:	681b      	ldr	r3, [r3, #0]
 80007e8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80007ec:	607b      	str	r3, [r7, #4]
 80007ee:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80007f0:	2301      	movs	r3, #1
 80007f2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80007f4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80007f8:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80007fa:	2302      	movs	r3, #2
 80007fc:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80007fe:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000802:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 8000804:	2319      	movs	r3, #25
 8000806:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000808:	f44f 73a8 	mov.w	r3, #336	; 0x150
 800080c:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800080e:	2302      	movs	r3, #2
 8000810:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8000812:	2307      	movs	r3, #7
 8000814:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000816:	f107 0320 	add.w	r3, r7, #32
 800081a:	4618      	mov	r0, r3
 800081c:	f003 fc90 	bl	8004140 <HAL_RCC_OscConfig>
 8000820:	4603      	mov	r3, r0
 8000822:	2b00      	cmp	r3, #0
 8000824:	d001      	beq.n	800082a <SystemClock_Config+0x96>
  {
    Error_Handler();
 8000826:	f000 f81f 	bl	8000868 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800082a:	230f      	movs	r3, #15
 800082c:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800082e:	2302      	movs	r3, #2
 8000830:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000832:	2300      	movs	r3, #0
 8000834:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000836:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800083a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800083c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000840:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000842:	f107 030c 	add.w	r3, r7, #12
 8000846:	2105      	movs	r1, #5
 8000848:	4618      	mov	r0, r3
 800084a:	f003 fef1 	bl	8004630 <HAL_RCC_ClockConfig>
 800084e:	4603      	mov	r3, r0
 8000850:	2b00      	cmp	r3, #0
 8000852:	d001      	beq.n	8000858 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8000854:	f000 f808 	bl	8000868 <Error_Handler>
  }
}
 8000858:	bf00      	nop
 800085a:	3750      	adds	r7, #80	; 0x50
 800085c:	46bd      	mov	sp, r7
 800085e:	bd80      	pop	{r7, pc}
 8000860:	40023800 	.word	0x40023800
 8000864:	40007000 	.word	0x40007000

08000868 <Error_Handler>:
  * @brief  This function is executed in case of error occurrence.
  * @param  None
  * @retval None
  */
static void Error_Handler(void)
{
 8000868:	b480      	push	{r7}
 800086a:	af00      	add	r7, sp, #0
  /* User may add here some code to deal with this error */
  while(1)
 800086c:	e7fe      	b.n	800086c <Error_Handler+0x4>
	...

08000870 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000870:	b480      	push	{r7}
 8000872:	b083      	sub	sp, #12
 8000874:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000876:	2300      	movs	r3, #0
 8000878:	607b      	str	r3, [r7, #4]
 800087a:	4b0f      	ldr	r3, [pc, #60]	; (80008b8 <HAL_MspInit+0x48>)
 800087c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800087e:	4a0e      	ldr	r2, [pc, #56]	; (80008b8 <HAL_MspInit+0x48>)
 8000880:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000884:	6453      	str	r3, [r2, #68]	; 0x44
 8000886:	4b0c      	ldr	r3, [pc, #48]	; (80008b8 <HAL_MspInit+0x48>)
 8000888:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800088a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800088e:	607b      	str	r3, [r7, #4]
 8000890:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000892:	2300      	movs	r3, #0
 8000894:	603b      	str	r3, [r7, #0]
 8000896:	4b08      	ldr	r3, [pc, #32]	; (80008b8 <HAL_MspInit+0x48>)
 8000898:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800089a:	4a07      	ldr	r2, [pc, #28]	; (80008b8 <HAL_MspInit+0x48>)
 800089c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80008a0:	6413      	str	r3, [r2, #64]	; 0x40
 80008a2:	4b05      	ldr	r3, [pc, #20]	; (80008b8 <HAL_MspInit+0x48>)
 80008a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80008a6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80008aa:	603b      	str	r3, [r7, #0]
 80008ac:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80008ae:	bf00      	nop
 80008b0:	370c      	adds	r7, #12
 80008b2:	46bd      	mov	sp, r7
 80008b4:	bc80      	pop	{r7}
 80008b6:	4770      	bx	lr
 80008b8:	40023800 	.word	0x40023800

080008bc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80008bc:	b480      	push	{r7}
 80008be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80008c0:	e7fe      	b.n	80008c0 <NMI_Handler+0x4>

080008c2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80008c2:	b480      	push	{r7}
 80008c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80008c6:	e7fe      	b.n	80008c6 <HardFault_Handler+0x4>

080008c8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80008c8:	b480      	push	{r7}
 80008ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80008cc:	e7fe      	b.n	80008cc <MemManage_Handler+0x4>

080008ce <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80008ce:	b480      	push	{r7}
 80008d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80008d2:	e7fe      	b.n	80008d2 <BusFault_Handler+0x4>

080008d4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80008d4:	b480      	push	{r7}
 80008d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80008d8:	e7fe      	b.n	80008d8 <UsageFault_Handler+0x4>

080008da <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80008da:	b480      	push	{r7}
 80008dc:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80008de:	bf00      	nop
 80008e0:	46bd      	mov	sp, r7
 80008e2:	bc80      	pop	{r7}
 80008e4:	4770      	bx	lr

080008e6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80008e6:	b480      	push	{r7}
 80008e8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80008ea:	bf00      	nop
 80008ec:	46bd      	mov	sp, r7
 80008ee:	bc80      	pop	{r7}
 80008f0:	4770      	bx	lr

080008f2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80008f2:	b480      	push	{r7}
 80008f4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80008f6:	bf00      	nop
 80008f8:	46bd      	mov	sp, r7
 80008fa:	bc80      	pop	{r7}
 80008fc:	4770      	bx	lr

080008fe <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80008fe:	b580      	push	{r7, lr}
 8000900:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000902:	f001 f901 	bl	8001b08 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000906:	bf00      	nop
 8000908:	bd80      	pop	{r7, pc}
	...

0800090c <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 800090c:	b580      	push	{r7, lr}
 800090e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 8000910:	4802      	ldr	r0, [pc, #8]	; (800091c <DMA1_Stream1_IRQHandler+0x10>)
 8000912:	f001 fc6f 	bl	80021f4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 8000916:	bf00      	nop
 8000918:	bd80      	pop	{r7, pc}
 800091a:	bf00      	nop
 800091c:	200004f0 	.word	0x200004f0

08000920 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8000920:	b580      	push	{r7, lr}
 8000922:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8000924:	4802      	ldr	r0, [pc, #8]	; (8000930 <DMA1_Stream5_IRQHandler+0x10>)
 8000926:	f001 fc65 	bl	80021f4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 800092a:	bf00      	nop
 800092c:	bd80      	pop	{r7, pc}
 800092e:	bf00      	nop
 8000930:	20000490 	.word	0x20000490

08000934 <USART1_IRQHandler>:
#endif
/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8000934:	b580      	push	{r7, lr}
 8000936:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8000938:	4802      	ldr	r0, [pc, #8]	; (8000944 <USART1_IRQHandler+0x10>)
 800093a:	f004 f9c5 	bl	8004cc8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800093e:	bf00      	nop
 8000940:	bd80      	pop	{r7, pc}
 8000942:	bf00      	nop
 8000944:	20000364 	.word	0x20000364

08000948 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8000948:	b580      	push	{r7, lr}
 800094a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 800094c:	4802      	ldr	r0, [pc, #8]	; (8000958 <USART2_IRQHandler+0x10>)
 800094e:	f004 f9bb 	bl	8004cc8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000952:	bf00      	nop
 8000954:	bd80      	pop	{r7, pc}
 8000956:	bf00      	nop
 8000958:	200003a8 	.word	0x200003a8

0800095c <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 800095c:	b580      	push	{r7, lr}
 800095e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8000960:	4802      	ldr	r0, [pc, #8]	; (800096c <USART3_IRQHandler+0x10>)
 8000962:	f004 f9b1 	bl	8004cc8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8000966:	bf00      	nop
 8000968:	bd80      	pop	{r7, pc}
 800096a:	bf00      	nop
 800096c:	200003ec 	.word	0x200003ec

08000970 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8000970:	b580      	push	{r7, lr}
 8000972:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8000974:	4802      	ldr	r0, [pc, #8]	; (8000980 <DMA2_Stream2_IRQHandler+0x10>)
 8000976:	f001 fc3d 	bl	80021f4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 800097a:	bf00      	nop
 800097c:	bd80      	pop	{r7, pc}
 800097e:	bf00      	nop
 8000980:	20000430 	.word	0x20000430

08000984 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8000984:	b580      	push	{r7, lr}
 8000986:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8000988:	4802      	ldr	r0, [pc, #8]	; (8000994 <OTG_FS_IRQHandler+0x10>)
 800098a:	f002 faae 	bl	8002eea <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 800098e:	bf00      	nop
 8000990:	bd80      	pop	{r7, pc}
 8000992:	bf00      	nop
 8000994:	20001ffc 	.word	0x20001ffc

08000998 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000998:	b580      	push	{r7, lr}
 800099a:	b086      	sub	sp, #24
 800099c:	af00      	add	r7, sp, #0
 800099e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80009a0:	4a14      	ldr	r2, [pc, #80]	; (80009f4 <_sbrk+0x5c>)
 80009a2:	4b15      	ldr	r3, [pc, #84]	; (80009f8 <_sbrk+0x60>)
 80009a4:	1ad3      	subs	r3, r2, r3
 80009a6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80009a8:	697b      	ldr	r3, [r7, #20]
 80009aa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80009ac:	4b13      	ldr	r3, [pc, #76]	; (80009fc <_sbrk+0x64>)
 80009ae:	681b      	ldr	r3, [r3, #0]
 80009b0:	2b00      	cmp	r3, #0
 80009b2:	d102      	bne.n	80009ba <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80009b4:	4b11      	ldr	r3, [pc, #68]	; (80009fc <_sbrk+0x64>)
 80009b6:	4a12      	ldr	r2, [pc, #72]	; (8000a00 <_sbrk+0x68>)
 80009b8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80009ba:	4b10      	ldr	r3, [pc, #64]	; (80009fc <_sbrk+0x64>)
 80009bc:	681a      	ldr	r2, [r3, #0]
 80009be:	687b      	ldr	r3, [r7, #4]
 80009c0:	4413      	add	r3, r2
 80009c2:	693a      	ldr	r2, [r7, #16]
 80009c4:	429a      	cmp	r2, r3
 80009c6:	d207      	bcs.n	80009d8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80009c8:	f009 fcd0 	bl	800a36c <__errno>
 80009cc:	4603      	mov	r3, r0
 80009ce:	220c      	movs	r2, #12
 80009d0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80009d2:	f04f 33ff 	mov.w	r3, #4294967295
 80009d6:	e009      	b.n	80009ec <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80009d8:	4b08      	ldr	r3, [pc, #32]	; (80009fc <_sbrk+0x64>)
 80009da:	681b      	ldr	r3, [r3, #0]
 80009dc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80009de:	4b07      	ldr	r3, [pc, #28]	; (80009fc <_sbrk+0x64>)
 80009e0:	681a      	ldr	r2, [r3, #0]
 80009e2:	687b      	ldr	r3, [r7, #4]
 80009e4:	4413      	add	r3, r2
 80009e6:	4a05      	ldr	r2, [pc, #20]	; (80009fc <_sbrk+0x64>)
 80009e8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80009ea:	68fb      	ldr	r3, [r7, #12]
}
 80009ec:	4618      	mov	r0, r3
 80009ee:	3718      	adds	r7, #24
 80009f0:	46bd      	mov	sp, r7
 80009f2:	bd80      	pop	{r7, pc}
 80009f4:	20020000 	.word	0x20020000
 80009f8:	00000400 	.word	0x00000400
 80009fc:	200001c8 	.word	0x200001c8
 8000a00:	20002738 	.word	0x20002738

08000a04 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000a04:	b480      	push	{r7}
 8000a06:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000a08:	bf00      	nop
 8000a0a:	46bd      	mov	sp, r7
 8000a0c:	bc80      	pop	{r7}
 8000a0e:	4770      	bx	lr

08000a10 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000a10:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000a48 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000a14:	480d      	ldr	r0, [pc, #52]	; (8000a4c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000a16:	490e      	ldr	r1, [pc, #56]	; (8000a50 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000a18:	4a0e      	ldr	r2, [pc, #56]	; (8000a54 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000a1a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000a1c:	e002      	b.n	8000a24 <LoopCopyDataInit>

08000a1e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000a1e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000a20:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000a22:	3304      	adds	r3, #4

08000a24 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000a24:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000a26:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000a28:	d3f9      	bcc.n	8000a1e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000a2a:	4a0b      	ldr	r2, [pc, #44]	; (8000a58 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000a2c:	4c0b      	ldr	r4, [pc, #44]	; (8000a5c <LoopFillZerobss+0x26>)
  movs r3, #0
 8000a2e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000a30:	e001      	b.n	8000a36 <LoopFillZerobss>

08000a32 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000a32:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000a34:	3204      	adds	r2, #4

08000a36 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000a36:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000a38:	d3fb      	bcc.n	8000a32 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000a3a:	f7ff ffe3 	bl	8000a04 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000a3e:	f009 fc9b 	bl	800a378 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000a42:	f009 fc83 	bl	800a34c <main>
  bx  lr    
 8000a46:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8000a48:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000a4c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000a50:	200001ac 	.word	0x200001ac
  ldr r2, =_sidata
 8000a54:	0800ae6c 	.word	0x0800ae6c
  ldr r2, =_sbss
 8000a58:	200001ac 	.word	0x200001ac
  ldr r4, =_ebss
 8000a5c:	20002738 	.word	0x20002738

08000a60 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000a60:	e7fe      	b.n	8000a60 <ADC_IRQHandler>

08000a62 <qbufferCreate>:
{

}

bool qbufferCreate(qbuffer_t *p_node, uint8_t *p_buf, uint32_t length)
{
 8000a62:	b480      	push	{r7}
 8000a64:	b087      	sub	sp, #28
 8000a66:	af00      	add	r7, sp, #0
 8000a68:	60f8      	str	r0, [r7, #12]
 8000a6a:	60b9      	str	r1, [r7, #8]
 8000a6c:	607a      	str	r2, [r7, #4]
  bool ret = true;
 8000a6e:	2301      	movs	r3, #1
 8000a70:	75fb      	strb	r3, [r7, #23]

  //q buffer 입/출력 인덱스 초기화
  p_node->ptr_in    = 0;
 8000a72:	68fb      	ldr	r3, [r7, #12]
 8000a74:	2200      	movs	r2, #0
 8000a76:	601a      	str	r2, [r3, #0]
  p_node->ptr_out   = 0;
 8000a78:	68fb      	ldr	r3, [r7, #12]
 8000a7a:	2200      	movs	r2, #0
 8000a7c:	605a      	str	r2, [r3, #4]
  p_node->p_buf     = p_buf;
 8000a7e:	68fb      	ldr	r3, [r7, #12]
 8000a80:	68ba      	ldr	r2, [r7, #8]
 8000a82:	60da      	str	r2, [r3, #12]
  p_node->length    = length;
 8000a84:	68fb      	ldr	r3, [r7, #12]
 8000a86:	687a      	ldr	r2, [r7, #4]
 8000a88:	609a      	str	r2, [r3, #8]

  if(p_node->p_buf == NULL)   //생성할 버퍼가 null이면 비정상 리턴
 8000a8a:	68fb      	ldr	r3, [r7, #12]
 8000a8c:	68db      	ldr	r3, [r3, #12]
 8000a8e:	2b00      	cmp	r3, #0
 8000a90:	d104      	bne.n	8000a9c <qbufferCreate+0x3a>
  {
    p_node->length = 0;
 8000a92:	68fb      	ldr	r3, [r7, #12]
 8000a94:	2200      	movs	r2, #0
 8000a96:	609a      	str	r2, [r3, #8]
    ret = false;
 8000a98:	2300      	movs	r3, #0
 8000a9a:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 8000a9c:	7dfb      	ldrb	r3, [r7, #23]
}
 8000a9e:	4618      	mov	r0, r3
 8000aa0:	371c      	adds	r7, #28
 8000aa2:	46bd      	mov	sp, r7
 8000aa4:	bc80      	pop	{r7}
 8000aa6:	4770      	bx	lr

08000aa8 <qbufferWrite>:

bool qbufferWrite(qbuffer_t *p_node, uint8_t *p_buf, uint32_t length)
{
 8000aa8:	b480      	push	{r7}
 8000aaa:	b089      	sub	sp, #36	; 0x24
 8000aac:	af00      	add	r7, sp, #0
 8000aae:	60f8      	str	r0, [r7, #12]
 8000ab0:	60b9      	str	r1, [r7, #8]
 8000ab2:	607a      	str	r2, [r7, #4]
  bool ret = true;
 8000ab4:	2301      	movs	r3, #1
 8000ab6:	77fb      	strb	r3, [r7, #31]
  uint32_t i;
  uint32_t index;
  uint32_t next_index;

  if(p_node->p_buf == NULL)     return false;
 8000ab8:	68fb      	ldr	r3, [r7, #12]
 8000aba:	68db      	ldr	r3, [r3, #12]
 8000abc:	2b00      	cmp	r3, #0
 8000abe:	d101      	bne.n	8000ac4 <qbufferWrite+0x1c>
 8000ac0:	2300      	movs	r3, #0
 8000ac2:	e02d      	b.n	8000b20 <qbufferWrite+0x78>

  for(i=0;i<length;i++)
 8000ac4:	2300      	movs	r3, #0
 8000ac6:	61bb      	str	r3, [r7, #24]
 8000ac8:	e025      	b.n	8000b16 <qbufferWrite+0x6e>
  {
    index       = p_node->ptr_in;       //q 버퍼 입력 인덱스를 index에 저장
 8000aca:	68fb      	ldr	r3, [r7, #12]
 8000acc:	681b      	ldr	r3, [r3, #0]
 8000ace:	613b      	str	r3, [r7, #16]
    next_index  = p_node->ptr_in + 1;   //q 버퍼 입력 인덱스 1 증가한 값을 next_index에 저장
 8000ad0:	68fb      	ldr	r3, [r7, #12]
 8000ad2:	681b      	ldr	r3, [r3, #0]
 8000ad4:	3301      	adds	r3, #1
 8000ad6:	617b      	str	r3, [r7, #20]
    //큐버퍼 읽지 않고 쓰기만 하다보면....
    //아래 조건을 만족하게 되고
    //next_index가 0으로 초기화 된다.
    //next_index가 0이 되면
    //prt out 인덱스와 같아지므로 buffer full error를 반환한다.
    if(next_index == p_node->length)
 8000ad8:	68fb      	ldr	r3, [r7, #12]
 8000ada:	689b      	ldr	r3, [r3, #8]
 8000adc:	697a      	ldr	r2, [r7, #20]
 8000ade:	429a      	cmp	r2, r3
 8000ae0:	d101      	bne.n	8000ae6 <qbufferWrite+0x3e>
    {
      next_index = 0;   //next index 초기화
 8000ae2:	2300      	movs	r3, #0
 8000ae4:	617b      	str	r3, [r7, #20]
    }

    //next_index가 out 인덱스와 같지 않다는것은
    //write할수 있는 버퍼 공간이 있다는 의미
    if(next_index != p_node->ptr_out)
 8000ae6:	68fb      	ldr	r3, [r7, #12]
 8000ae8:	685b      	ldr	r3, [r3, #4]
 8000aea:	697a      	ldr	r2, [r7, #20]
 8000aec:	429a      	cmp	r2, r3
 8000aee:	d00c      	beq.n	8000b0a <qbufferWrite+0x62>
    {
      //외부에서 입력된 length 길이의 p_buf i번째 데이터를 정의된 큐버퍼 index번째에 저장
      p_node->p_buf[index] = p_buf[i];
 8000af0:	68ba      	ldr	r2, [r7, #8]
 8000af2:	69bb      	ldr	r3, [r7, #24]
 8000af4:	441a      	add	r2, r3
 8000af6:	68fb      	ldr	r3, [r7, #12]
 8000af8:	68d9      	ldr	r1, [r3, #12]
 8000afa:	693b      	ldr	r3, [r7, #16]
 8000afc:	440b      	add	r3, r1
 8000afe:	7812      	ldrb	r2, [r2, #0]
 8000b00:	701a      	strb	r2, [r3, #0]
      //in index 1증가
      p_node->ptr_in   = next_index;
 8000b02:	68fb      	ldr	r3, [r7, #12]
 8000b04:	697a      	ldr	r2, [r7, #20]
 8000b06:	601a      	str	r2, [r3, #0]
 8000b08:	e002      	b.n	8000b10 <qbufferWrite+0x68>
    }
    else
    {
      ret = false;    // buffer full error
 8000b0a:	2300      	movs	r3, #0
 8000b0c:	77fb      	strb	r3, [r7, #31]
      break;          // stop loop
 8000b0e:	e006      	b.n	8000b1e <qbufferWrite+0x76>
  for(i=0;i<length;i++)
 8000b10:	69bb      	ldr	r3, [r7, #24]
 8000b12:	3301      	adds	r3, #1
 8000b14:	61bb      	str	r3, [r7, #24]
 8000b16:	69ba      	ldr	r2, [r7, #24]
 8000b18:	687b      	ldr	r3, [r7, #4]
 8000b1a:	429a      	cmp	r2, r3
 8000b1c:	d3d5      	bcc.n	8000aca <qbufferWrite+0x22>
    }
  }

  return ret;
 8000b1e:	7ffb      	ldrb	r3, [r7, #31]
}
 8000b20:	4618      	mov	r0, r3
 8000b22:	3724      	adds	r7, #36	; 0x24
 8000b24:	46bd      	mov	sp, r7
 8000b26:	bc80      	pop	{r7}
 8000b28:	4770      	bx	lr

08000b2a <qbufferRead>:

bool qbufferRead(qbuffer_t *p_node, uint8_t *p_data, uint32_t length)
{
 8000b2a:	b480      	push	{r7}
 8000b2c:	b087      	sub	sp, #28
 8000b2e:	af00      	add	r7, sp, #0
 8000b30:	60f8      	str	r0, [r7, #12]
 8000b32:	60b9      	str	r1, [r7, #8]
 8000b34:	607a      	str	r2, [r7, #4]
  bool ret = true;
 8000b36:	2301      	movs	r3, #1
 8000b38:	75fb      	strb	r3, [r7, #23]
      break;          //stop loop
    }
  }
  */

  for(int i=0;i<length;i++)
 8000b3a:	2300      	movs	r3, #0
 8000b3c:	613b      	str	r3, [r7, #16]
 8000b3e:	e026      	b.n	8000b8e <qbufferRead+0x64>
  {
    if(p_node->p_buf != NULL)
 8000b40:	68fb      	ldr	r3, [r7, #12]
 8000b42:	68db      	ldr	r3, [r3, #12]
 8000b44:	2b00      	cmp	r3, #0
 8000b46:	d009      	beq.n	8000b5c <qbufferRead+0x32>
    {
      p_data[i] = p_node->p_buf[p_node->ptr_out];
 8000b48:	68fb      	ldr	r3, [r7, #12]
 8000b4a:	68da      	ldr	r2, [r3, #12]
 8000b4c:	68fb      	ldr	r3, [r7, #12]
 8000b4e:	685b      	ldr	r3, [r3, #4]
 8000b50:	441a      	add	r2, r3
 8000b52:	693b      	ldr	r3, [r7, #16]
 8000b54:	68b9      	ldr	r1, [r7, #8]
 8000b56:	440b      	add	r3, r1
 8000b58:	7812      	ldrb	r2, [r2, #0]
 8000b5a:	701a      	strb	r2, [r3, #0]
    }

    if(p_node->ptr_out != p_node->ptr_in) // 꺼낼 데이터 존재한다면??
 8000b5c:	68fb      	ldr	r3, [r7, #12]
 8000b5e:	685a      	ldr	r2, [r3, #4]
 8000b60:	68fb      	ldr	r3, [r7, #12]
 8000b62:	681b      	ldr	r3, [r3, #0]
 8000b64:	429a      	cmp	r2, r3
 8000b66:	d00c      	beq.n	8000b82 <qbufferRead+0x58>
    {
      p_node->ptr_out = (p_node->ptr_out + 1) % p_node->length; //out 인덱스 1 증가
 8000b68:	68fb      	ldr	r3, [r7, #12]
 8000b6a:	685b      	ldr	r3, [r3, #4]
 8000b6c:	3301      	adds	r3, #1
 8000b6e:	68fa      	ldr	r2, [r7, #12]
 8000b70:	6892      	ldr	r2, [r2, #8]
 8000b72:	fbb3 f1f2 	udiv	r1, r3, r2
 8000b76:	fb01 f202 	mul.w	r2, r1, r2
 8000b7a:	1a9a      	subs	r2, r3, r2
 8000b7c:	68fb      	ldr	r3, [r7, #12]
 8000b7e:	605a      	str	r2, [r3, #4]
 8000b80:	e002      	b.n	8000b88 <qbufferRead+0x5e>
    }
    else  //꺼낼 데이터가 없다면??
    {
      ret = false;
 8000b82:	2300      	movs	r3, #0
 8000b84:	75fb      	strb	r3, [r7, #23]
      break;
 8000b86:	e006      	b.n	8000b96 <qbufferRead+0x6c>
  for(int i=0;i<length;i++)
 8000b88:	693b      	ldr	r3, [r7, #16]
 8000b8a:	3301      	adds	r3, #1
 8000b8c:	613b      	str	r3, [r7, #16]
 8000b8e:	693b      	ldr	r3, [r7, #16]
 8000b90:	687a      	ldr	r2, [r7, #4]
 8000b92:	429a      	cmp	r2, r3
 8000b94:	d8d4      	bhi.n	8000b40 <qbufferRead+0x16>
    }
  }

  return ret;
 8000b96:	7dfb      	ldrb	r3, [r7, #23]
}
 8000b98:	4618      	mov	r0, r3
 8000b9a:	371c      	adds	r7, #28
 8000b9c:	46bd      	mov	sp, r7
 8000b9e:	bc80      	pop	{r7}
 8000ba0:	4770      	bx	lr

08000ba2 <qbufferAvailable>:

uint32_t qbufferAvailable(qbuffer_t *p_node)
{
 8000ba2:	b480      	push	{r7}
 8000ba4:	b085      	sub	sp, #20
 8000ba6:	af00      	add	r7, sp, #0
 8000ba8:	6078      	str	r0, [r7, #4]
  uint32_t length = 0;
 8000baa:	2300      	movs	r3, #0
 8000bac:	60fb      	str	r3, [r7, #12]

  //최초 초기상태라면 length 0을 반환
  length = (p_node->length + p_node->ptr_in - p_node->ptr_out) % p_node->length;
 8000bae:	687b      	ldr	r3, [r7, #4]
 8000bb0:	689a      	ldr	r2, [r3, #8]
 8000bb2:	687b      	ldr	r3, [r7, #4]
 8000bb4:	681b      	ldr	r3, [r3, #0]
 8000bb6:	441a      	add	r2, r3
 8000bb8:	687b      	ldr	r3, [r7, #4]
 8000bba:	685b      	ldr	r3, [r3, #4]
 8000bbc:	1ad3      	subs	r3, r2, r3
 8000bbe:	687a      	ldr	r2, [r7, #4]
 8000bc0:	6892      	ldr	r2, [r2, #8]
 8000bc2:	fbb3 f1f2 	udiv	r1, r3, r2
 8000bc6:	fb01 f202 	mul.w	r2, r1, r2
 8000bca:	1a9b      	subs	r3, r3, r2
 8000bcc:	60fb      	str	r3, [r7, #12]

  return length;
 8000bce:	68fb      	ldr	r3, [r7, #12]
}
 8000bd0:	4618      	mov	r0, r3
 8000bd2:	3714      	adds	r7, #20
 8000bd4:	46bd      	mov	sp, r7
 8000bd6:	bc80      	pop	{r7}
 8000bd8:	4770      	bx	lr
	...

08000bdc <buttonInit>:
        {GPIOC, GPIO_PIN_0, GPIO_PIN_RESET, GPIO_PIN_SET},
        {GPIOC, GPIO_PIN_1, GPIO_PIN_RESET, GPIO_PIN_SET}
    };

void buttonInit(void)
{
 8000bdc:	b580      	push	{r7, lr}
 8000bde:	b082      	sub	sp, #8
 8000be0:	af00      	add	r7, sp, #0
  uint8_t i = 0;
 8000be2:	2300      	movs	r3, #0
 8000be4:	71fb      	strb	r3, [r7, #7]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000be6:	2300      	movs	r3, #0
 8000be8:	603b      	str	r3, [r7, #0]
 8000bea:	4b15      	ldr	r3, [pc, #84]	; (8000c40 <buttonInit+0x64>)
 8000bec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bee:	4a14      	ldr	r2, [pc, #80]	; (8000c40 <buttonInit+0x64>)
 8000bf0:	f043 0304 	orr.w	r3, r3, #4
 8000bf4:	6313      	str	r3, [r2, #48]	; 0x30
 8000bf6:	4b12      	ldr	r3, [pc, #72]	; (8000c40 <buttonInit+0x64>)
 8000bf8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bfa:	f003 0304 	and.w	r3, r3, #4
 8000bfe:	603b      	str	r3, [r7, #0]
 8000c00:	683b      	ldr	r3, [r7, #0]

  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000c02:	4b10      	ldr	r3, [pc, #64]	; (8000c44 <buttonInit+0x68>)
 8000c04:	2200      	movs	r2, #0
 8000c06:	605a      	str	r2, [r3, #4]

  for(i=0; i<HW_BUTTON_MAX_CH; i++)
 8000c08:	2300      	movs	r3, #0
 8000c0a:	71fb      	strb	r3, [r7, #7]
 8000c0c:	e010      	b.n	8000c30 <buttonInit+0x54>
  {
    GPIO_InitStruct.Pin = button_tbl[i].pin;
 8000c0e:	79fb      	ldrb	r3, [r7, #7]
 8000c10:	4a0d      	ldr	r2, [pc, #52]	; (8000c48 <buttonInit+0x6c>)
 8000c12:	00db      	lsls	r3, r3, #3
 8000c14:	4413      	add	r3, r2
 8000c16:	889b      	ldrh	r3, [r3, #4]
 8000c18:	461a      	mov	r2, r3
 8000c1a:	4b0a      	ldr	r3, [pc, #40]	; (8000c44 <buttonInit+0x68>)
 8000c1c:	601a      	str	r2, [r3, #0]
    HAL_GPIO_Init(button_tbl[HW_BUTTON_MAX_CH].port, &GPIO_InitStruct);
 8000c1e:	4b0a      	ldr	r3, [pc, #40]	; (8000c48 <buttonInit+0x6c>)
 8000c20:	699b      	ldr	r3, [r3, #24]
 8000c22:	4908      	ldr	r1, [pc, #32]	; (8000c44 <buttonInit+0x68>)
 8000c24:	4618      	mov	r0, r3
 8000c26:	f001 fd4b 	bl	80026c0 <HAL_GPIO_Init>
  for(i=0; i<HW_BUTTON_MAX_CH; i++)
 8000c2a:	79fb      	ldrb	r3, [r7, #7]
 8000c2c:	3301      	adds	r3, #1
 8000c2e:	71fb      	strb	r3, [r7, #7]
 8000c30:	79fb      	ldrb	r3, [r7, #7]
 8000c32:	2b02      	cmp	r3, #2
 8000c34:	d9eb      	bls.n	8000c0e <buttonInit+0x32>
  }
}
 8000c36:	bf00      	nop
 8000c38:	bf00      	nop
 8000c3a:	3708      	adds	r7, #8
 8000c3c:	46bd      	mov	sp, r7
 8000c3e:	bd80      	pop	{r7, pc}
 8000c40:	40023800 	.word	0x40023800
 8000c44:	200001cc 	.word	0x200001cc
 8000c48:	20000004 	.word	0x20000004

08000c4c <ledInit>:
        {GPIOE, GPIO_PIN_5, GPIO_PIN_RESET, GPIO_PIN_SET},
        {GPIOB, GPIO_PIN_9, GPIO_PIN_SET  , GPIO_PIN_RESET}
    };

void ledInit(void)
{
 8000c4c:	b580      	push	{r7, lr}
 8000c4e:	b084      	sub	sp, #16
 8000c50:	af00      	add	r7, sp, #0
  uint8_t i = 0;
 8000c52:	2300      	movs	r3, #0
 8000c54:	73fb      	strb	r3, [r7, #15]

  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c56:	2300      	movs	r3, #0
 8000c58:	60bb      	str	r3, [r7, #8]
 8000c5a:	4b22      	ldr	r3, [pc, #136]	; (8000ce4 <ledInit+0x98>)
 8000c5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c5e:	4a21      	ldr	r2, [pc, #132]	; (8000ce4 <ledInit+0x98>)
 8000c60:	f043 0302 	orr.w	r3, r3, #2
 8000c64:	6313      	str	r3, [r2, #48]	; 0x30
 8000c66:	4b1f      	ldr	r3, [pc, #124]	; (8000ce4 <ledInit+0x98>)
 8000c68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c6a:	f003 0302 	and.w	r3, r3, #2
 8000c6e:	60bb      	str	r3, [r7, #8]
 8000c70:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000c72:	2300      	movs	r3, #0
 8000c74:	607b      	str	r3, [r7, #4]
 8000c76:	4b1b      	ldr	r3, [pc, #108]	; (8000ce4 <ledInit+0x98>)
 8000c78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c7a:	4a1a      	ldr	r2, [pc, #104]	; (8000ce4 <ledInit+0x98>)
 8000c7c:	f043 0310 	orr.w	r3, r3, #16
 8000c80:	6313      	str	r3, [r2, #48]	; 0x30
 8000c82:	4b18      	ldr	r3, [pc, #96]	; (8000ce4 <ledInit+0x98>)
 8000c84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c86:	f003 0310 	and.w	r3, r3, #16
 8000c8a:	607b      	str	r3, [r7, #4]
 8000c8c:	687b      	ldr	r3, [r7, #4]

  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c8e:	4b16      	ldr	r3, [pc, #88]	; (8000ce8 <ledInit+0x9c>)
 8000c90:	2201      	movs	r2, #1
 8000c92:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c94:	4b14      	ldr	r3, [pc, #80]	; (8000ce8 <ledInit+0x9c>)
 8000c96:	2200      	movs	r2, #0
 8000c98:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FAST;
 8000c9a:	4b13      	ldr	r3, [pc, #76]	; (8000ce8 <ledInit+0x9c>)
 8000c9c:	2202      	movs	r2, #2
 8000c9e:	60da      	str	r2, [r3, #12]

  for(i=0;i<MAX_HW_LED_CH;i++)
 8000ca0:	2300      	movs	r3, #0
 8000ca2:	73fb      	strb	r3, [r7, #15]
 8000ca4:	e016      	b.n	8000cd4 <ledInit+0x88>
  {
    GPIO_InitStruct.Pin = led_tbl[i].pin;
 8000ca6:	7bfb      	ldrb	r3, [r7, #15]
 8000ca8:	4a10      	ldr	r2, [pc, #64]	; (8000cec <ledInit+0xa0>)
 8000caa:	00db      	lsls	r3, r3, #3
 8000cac:	4413      	add	r3, r2
 8000cae:	889b      	ldrh	r3, [r3, #4]
 8000cb0:	461a      	mov	r2, r3
 8000cb2:	4b0d      	ldr	r3, [pc, #52]	; (8000ce8 <ledInit+0x9c>)
 8000cb4:	601a      	str	r2, [r3, #0]
    HAL_GPIO_Init(led_tbl[i].port, &GPIO_InitStruct);
 8000cb6:	7bfb      	ldrb	r3, [r7, #15]
 8000cb8:	4a0c      	ldr	r2, [pc, #48]	; (8000cec <ledInit+0xa0>)
 8000cba:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8000cbe:	490a      	ldr	r1, [pc, #40]	; (8000ce8 <ledInit+0x9c>)
 8000cc0:	4618      	mov	r0, r3
 8000cc2:	f001 fcfd 	bl	80026c0 <HAL_GPIO_Init>

    ledOff(i);
 8000cc6:	7bfb      	ldrb	r3, [r7, #15]
 8000cc8:	4618      	mov	r0, r3
 8000cca:	f000 f811 	bl	8000cf0 <ledOff>
  for(i=0;i<MAX_HW_LED_CH;i++)
 8000cce:	7bfb      	ldrb	r3, [r7, #15]
 8000cd0:	3301      	adds	r3, #1
 8000cd2:	73fb      	strb	r3, [r7, #15]
 8000cd4:	7bfb      	ldrb	r3, [r7, #15]
 8000cd6:	2b04      	cmp	r3, #4
 8000cd8:	d9e5      	bls.n	8000ca6 <ledInit+0x5a>
  }


}
 8000cda:	bf00      	nop
 8000cdc:	bf00      	nop
 8000cde:	3710      	adds	r7, #16
 8000ce0:	46bd      	mov	sp, r7
 8000ce2:	bd80      	pop	{r7, pc}
 8000ce4:	40023800 	.word	0x40023800
 8000ce8:	200001e0 	.word	0x200001e0
 8000cec:	2000001c 	.word	0x2000001c

08000cf0 <ledOff>:

  HAL_GPIO_WritePin(led_tbl[ch].port, led_tbl[ch].pin, led_tbl[ch].on_state);
}

void ledOff(uint8_t ch)
{
 8000cf0:	b580      	push	{r7, lr}
 8000cf2:	b082      	sub	sp, #8
 8000cf4:	af00      	add	r7, sp, #0
 8000cf6:	4603      	mov	r3, r0
 8000cf8:	71fb      	strb	r3, [r7, #7]
  if(ch > MAX_HW_LED_CH)    return;
 8000cfa:	79fb      	ldrb	r3, [r7, #7]
 8000cfc:	2b05      	cmp	r3, #5
 8000cfe:	d811      	bhi.n	8000d24 <ledOff+0x34>

  HAL_GPIO_WritePin(led_tbl[ch].port, led_tbl[ch].pin, led_tbl[ch].off_state);
 8000d00:	79fb      	ldrb	r3, [r7, #7]
 8000d02:	4a0a      	ldr	r2, [pc, #40]	; (8000d2c <ledOff+0x3c>)
 8000d04:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 8000d08:	79fb      	ldrb	r3, [r7, #7]
 8000d0a:	4a08      	ldr	r2, [pc, #32]	; (8000d2c <ledOff+0x3c>)
 8000d0c:	00db      	lsls	r3, r3, #3
 8000d0e:	4413      	add	r3, r2
 8000d10:	8899      	ldrh	r1, [r3, #4]
 8000d12:	79fb      	ldrb	r3, [r7, #7]
 8000d14:	4a05      	ldr	r2, [pc, #20]	; (8000d2c <ledOff+0x3c>)
 8000d16:	00db      	lsls	r3, r3, #3
 8000d18:	4413      	add	r3, r2
 8000d1a:	79db      	ldrb	r3, [r3, #7]
 8000d1c:	461a      	mov	r2, r3
 8000d1e:	f001 ff63 	bl	8002be8 <HAL_GPIO_WritePin>
 8000d22:	e000      	b.n	8000d26 <ledOff+0x36>
  if(ch > MAX_HW_LED_CH)    return;
 8000d24:	bf00      	nop
}
 8000d26:	3708      	adds	r7, #8
 8000d28:	46bd      	mov	sp, r7
 8000d2a:	bd80      	pop	{r7, pc}
 8000d2c:	2000001c 	.word	0x2000001c

08000d30 <ledToggle>:

void ledToggle(uint8_t ch)
{
 8000d30:	b580      	push	{r7, lr}
 8000d32:	b082      	sub	sp, #8
 8000d34:	af00      	add	r7, sp, #0
 8000d36:	4603      	mov	r3, r0
 8000d38:	71fb      	strb	r3, [r7, #7]
  if(ch > MAX_HW_LED_CH)    return;
 8000d3a:	79fb      	ldrb	r3, [r7, #7]
 8000d3c:	2b05      	cmp	r3, #5
 8000d3e:	d80d      	bhi.n	8000d5c <ledToggle+0x2c>

  HAL_GPIO_TogglePin(led_tbl[ch].port, led_tbl[ch].pin);
 8000d40:	79fb      	ldrb	r3, [r7, #7]
 8000d42:	4a08      	ldr	r2, [pc, #32]	; (8000d64 <ledToggle+0x34>)
 8000d44:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 8000d48:	79fb      	ldrb	r3, [r7, #7]
 8000d4a:	4906      	ldr	r1, [pc, #24]	; (8000d64 <ledToggle+0x34>)
 8000d4c:	00db      	lsls	r3, r3, #3
 8000d4e:	440b      	add	r3, r1
 8000d50:	889b      	ldrh	r3, [r3, #4]
 8000d52:	4619      	mov	r1, r3
 8000d54:	4610      	mov	r0, r2
 8000d56:	f001 ff5f 	bl	8002c18 <HAL_GPIO_TogglePin>
 8000d5a:	e000      	b.n	8000d5e <ledToggle+0x2e>
  if(ch > MAX_HW_LED_CH)    return;
 8000d5c:	bf00      	nop
}
 8000d5e:	3708      	adds	r7, #8
 8000d60:	46bd      	mov	sp, r7
 8000d62:	bd80      	pop	{r7, pc}
 8000d64:	2000001c 	.word	0x2000001c

08000d68 <swtimerInit>:
static volatile uint32_t sw_timer_counter         = 0;
static volatile uint16_t sw_timer_handle_index    = 0;
static swtimer_t    swtimer_tbl[SW_TIMER_MAX];            //타이머 배열 선언

bool swtimerInit(void)
{
 8000d68:	b480      	push	{r7}
 8000d6a:	b083      	sub	sp, #12
 8000d6c:	af00      	add	r7, sp, #0
  uint8_t i;
  static uint8_t excute = 0;

  if(excute == 1)
 8000d6e:	4b1f      	ldr	r3, [pc, #124]	; (8000dec <swtimerInit+0x84>)
 8000d70:	781b      	ldrb	r3, [r3, #0]
 8000d72:	2b01      	cmp	r3, #1
 8000d74:	d101      	bne.n	8000d7a <swtimerInit+0x12>
  {
    return false;           //이미 한번 실행했다면 정지
 8000d76:	2300      	movs	r3, #0
 8000d78:	e033      	b.n	8000de2 <swtimerInit+0x7a>
  }

  //구조체 초기화
  for(i=0;i<SW_TIMER_MAX;i++)
 8000d7a:	2300      	movs	r3, #0
 8000d7c:	71fb      	strb	r3, [r7, #7]
 8000d7e:	e029      	b.n	8000dd4 <swtimerInit+0x6c>
  {
    swtimer_tbl[i].Timer_Cnt      = 0;          //현재 타이머값 0으로 초기화
 8000d80:	79fa      	ldrb	r2, [r7, #7]
 8000d82:	491b      	ldr	r1, [pc, #108]	; (8000df0 <swtimerInit+0x88>)
 8000d84:	4613      	mov	r3, r2
 8000d86:	009b      	lsls	r3, r3, #2
 8000d88:	4413      	add	r3, r2
 8000d8a:	009b      	lsls	r3, r3, #2
 8000d8c:	440b      	add	r3, r1
 8000d8e:	3304      	adds	r3, #4
 8000d90:	2200      	movs	r2, #0
 8000d92:	601a      	str	r2, [r3, #0]
    swtimer_tbl[i].Timer_En       = OFF;        //타이머는 초기에 비활성화
 8000d94:	79fa      	ldrb	r2, [r7, #7]
 8000d96:	4916      	ldr	r1, [pc, #88]	; (8000df0 <swtimerInit+0x88>)
 8000d98:	4613      	mov	r3, r2
 8000d9a:	009b      	lsls	r3, r3, #2
 8000d9c:	4413      	add	r3, r2
 8000d9e:	009b      	lsls	r3, r3, #2
 8000da0:	440b      	add	r3, r1
 8000da2:	2200      	movs	r2, #0
 8000da4:	701a      	strb	r2, [r3, #0]
    swtimer_tbl[i].Timer_Init     = 0;          //타이머 초기화될때 타이머값 변수 초기화
 8000da6:	79fa      	ldrb	r2, [r7, #7]
 8000da8:	4911      	ldr	r1, [pc, #68]	; (8000df0 <swtimerInit+0x88>)
 8000daa:	4613      	mov	r3, r2
 8000dac:	009b      	lsls	r3, r3, #2
 8000dae:	4413      	add	r3, r2
 8000db0:	009b      	lsls	r3, r3, #2
 8000db2:	440b      	add	r3, r1
 8000db4:	3308      	adds	r3, #8
 8000db6:	2200      	movs	r2, #0
 8000db8:	601a      	str	r2, [r3, #0]
    swtimer_tbl[i].TmrFunt        = NULL;       //타이머 만료시 실행할 함수는 Null로 초기화
 8000dba:	79fa      	ldrb	r2, [r7, #7]
 8000dbc:	490c      	ldr	r1, [pc, #48]	; (8000df0 <swtimerInit+0x88>)
 8000dbe:	4613      	mov	r3, r2
 8000dc0:	009b      	lsls	r3, r3, #2
 8000dc2:	4413      	add	r3, r2
 8000dc4:	009b      	lsls	r3, r3, #2
 8000dc6:	440b      	add	r3, r1
 8000dc8:	330c      	adds	r3, #12
 8000dca:	2200      	movs	r2, #0
 8000dcc:	601a      	str	r2, [r3, #0]
  for(i=0;i<SW_TIMER_MAX;i++)
 8000dce:	79fb      	ldrb	r3, [r7, #7]
 8000dd0:	3301      	adds	r3, #1
 8000dd2:	71fb      	strb	r3, [r7, #7]
 8000dd4:	79fb      	ldrb	r3, [r7, #7]
 8000dd6:	2b07      	cmp	r3, #7
 8000dd8:	d9d2      	bls.n	8000d80 <swtimerInit+0x18>
  }

  //한번 실행됬으므로 변수 1로 설정
  excute = 1;
 8000dda:	4b04      	ldr	r3, [pc, #16]	; (8000dec <swtimerInit+0x84>)
 8000ddc:	2201      	movs	r2, #1
 8000dde:	701a      	strb	r2, [r3, #0]

  return true;
 8000de0:	2301      	movs	r3, #1
}
 8000de2:	4618      	mov	r0, r3
 8000de4:	370c      	adds	r7, #12
 8000de6:	46bd      	mov	sp, r7
 8000de8:	bc80      	pop	{r7}
 8000dea:	4770      	bx	lr
 8000dec:	20000294 	.word	0x20000294
 8000df0:	200001f4 	.word	0x200001f4

08000df4 <timerInit>:
    };

static hwtimer_t          timer_tbl[HWTIMER_MAX_CH];

void timerInit(void)
{
 8000df4:	b480      	push	{r7}
 8000df6:	af00      	add	r7, sp, #0
  timer_tbl[HWTIMER_TIMER1].freq                        = 1000000;      //인터럽트 발샐시키고자 하는 최소 단위 주파수 => 1MHz ==> 1us
 8000df8:	4b18      	ldr	r3, [pc, #96]	; (8000e5c <timerInit+0x68>)
 8000dfa:	4a19      	ldr	r2, [pc, #100]	; (8000e60 <timerInit+0x6c>)
 8000dfc:	f8c3 20b8 	str.w	r2, [r3, #184]	; 0xb8
                                                                        //Period와 곱하면 최종 인터럽트 발생주기(주파수)가 됨
  timer_tbl[HWTIMER_TIMER1].hTIM.Instance               = TIM3;         //TIM3 사용 설정
 8000e00:	4b16      	ldr	r3, [pc, #88]	; (8000e5c <timerInit+0x68>)
 8000e02:	4a18      	ldr	r2, [pc, #96]	; (8000e64 <timerInit+0x70>)
 8000e04:	601a      	str	r2, [r3, #0]
   *  TIM3 Timer Max Clock : 84Mhz (System Clock / 2)
   *  (TIM3 Timer Max Clock / Prescaler)
   *
   *  84,000,000Hz / 4000Hz = 21,000
   */
  timer_tbl[HWTIMER_TIMER1].hTIM.Init.Prescaler         = ((uint32_t)(SystemCoreClock / 2) / timer_tbl[HWTIMER_TIMER1].freq) - 1;
 8000e06:	4b18      	ldr	r3, [pc, #96]	; (8000e68 <timerInit+0x74>)
 8000e08:	681b      	ldr	r3, [r3, #0]
 8000e0a:	085a      	lsrs	r2, r3, #1
 8000e0c:	4b13      	ldr	r3, [pc, #76]	; (8000e5c <timerInit+0x68>)
 8000e0e:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 8000e12:	fbb2 f3f3 	udiv	r3, r2, r3
 8000e16:	3b01      	subs	r3, #1
 8000e18:	4a10      	ldr	r2, [pc, #64]	; (8000e5c <timerInit+0x68>)
 8000e1a:	6053      	str	r3, [r2, #4]
  timer_tbl[HWTIMER_TIMER1].hTIM.Init.ClockDivision     = 0;
 8000e1c:	4b0f      	ldr	r3, [pc, #60]	; (8000e5c <timerInit+0x68>)
 8000e1e:	2200      	movs	r2, #0
 8000e20:	611a      	str	r2, [r3, #16]
  timer_tbl[HWTIMER_TIMER1].hTIM.Init.CounterMode       = TIM_COUNTERMODE_UP;
 8000e22:	4b0e      	ldr	r3, [pc, #56]	; (8000e5c <timerInit+0x68>)
 8000e24:	2200      	movs	r2, #0
 8000e26:	609a      	str	r2, [r3, #8]
  timer_tbl[HWTIMER_TIMER1].hTIM.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000e28:	4b0c      	ldr	r3, [pc, #48]	; (8000e5c <timerInit+0x68>)
 8000e2a:	2200      	movs	r2, #0
 8000e2c:	619a      	str	r2, [r3, #24]
  timer_tbl[HWTIMER_TIMER1].hTIM.Init.RepetitionCounter = 0;
 8000e2e:	4b0b      	ldr	r3, [pc, #44]	; (8000e5c <timerInit+0x68>)
 8000e30:	2200      	movs	r2, #0
 8000e32:	615a      	str	r2, [r3, #20]

  timer_tbl[HWTIMER_TIMER1].p_func[0]                   = NULL;
 8000e34:	4b09      	ldr	r3, [pc, #36]	; (8000e5c <timerInit+0x68>)
 8000e36:	2200      	movs	r2, #0
 8000e38:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
  timer_tbl[HWTIMER_TIMER1].p_func[1]                   = NULL;
 8000e3c:	4b07      	ldr	r3, [pc, #28]	; (8000e5c <timerInit+0x68>)
 8000e3e:	2200      	movs	r2, #0
 8000e40:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
  timer_tbl[HWTIMER_TIMER1].p_func[2]                   = NULL;
 8000e44:	4b05      	ldr	r3, [pc, #20]	; (8000e5c <timerInit+0x68>)
 8000e46:	2200      	movs	r2, #0
 8000e48:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
  timer_tbl[HWTIMER_TIMER1].p_func[3]                   = NULL;
 8000e4c:	4b03      	ldr	r3, [pc, #12]	; (8000e5c <timerInit+0x68>)
 8000e4e:	2200      	movs	r2, #0
 8000e50:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
}
 8000e54:	bf00      	nop
 8000e56:	46bd      	mov	sp, r7
 8000e58:	bc80      	pop	{r7}
 8000e5a:	4770      	bx	lr
 8000e5c:	20000298 	.word	0x20000298
 8000e60:	000f4240 	.word	0x000f4240
 8000e64:	40000400 	.word	0x40000400
 8000e68:	20000000 	.word	0x20000000

08000e6c <uartOpen>:
    uart_tbl[i].tx_mode   = UART_MODE_DMA;
  }
}

bool uartOpen(uint8_t ch, uint32_t baud)
{
 8000e6c:	b580      	push	{r7, lr}
 8000e6e:	b088      	sub	sp, #32
 8000e70:	af00      	add	r7, sp, #0
 8000e72:	4603      	mov	r3, r0
 8000e74:	6039      	str	r1, [r7, #0]
 8000e76:	71fb      	strb	r3, [r7, #7]
  bool ret = true;
 8000e78:	2301      	movs	r3, #1
 8000e7a:	77fb      	strb	r3, [r7, #31]
  uart_t  *p_uart;        //uart 핸들용 구조체 포인터 변수 선언

  if(ch > UART_MAX_CH)    return false;
 8000e7c:	79fb      	ldrb	r3, [r7, #7]
 8000e7e:	2b04      	cmp	r3, #4
 8000e80:	d901      	bls.n	8000e86 <uartOpen+0x1a>
 8000e82:	2300      	movs	r3, #0
 8000e84:	e164      	b.n	8001150 <uartOpen+0x2e4>

  switch(ch)
 8000e86:	79fb      	ldrb	r3, [r7, #7]
 8000e88:	2b03      	cmp	r3, #3
 8000e8a:	f200 8160 	bhi.w	800114e <uartOpen+0x2e2>
 8000e8e:	a201      	add	r2, pc, #4	; (adr r2, 8000e94 <uartOpen+0x28>)
 8000e90:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000e94:	08000ea5 	.word	0x08000ea5
 8000e98:	08000f81 	.word	0x08000f81
 8000e9c:	0800105d 	.word	0x0800105d
 8000ea0:	08001139 	.word	0x08001139
  {
    case _DEF_UART1:
      p_uart = &uart_tbl[ch];
 8000ea4:	79fb      	ldrb	r3, [r7, #7]
 8000ea6:	22d0      	movs	r2, #208	; 0xd0
 8000ea8:	fb02 f303 	mul.w	r3, r2, r3
 8000eac:	4aaa      	ldr	r2, [pc, #680]	; (8001158 <uartOpen+0x2ec>)
 8000eae:	4413      	add	r3, r2
 8000eb0:	61bb      	str	r3, [r7, #24]

      p_uart->baud = baud;
 8000eb2:	69bb      	ldr	r3, [r7, #24]
 8000eb4:	683a      	ldr	r2, [r7, #0]
 8000eb6:	605a      	str	r2, [r3, #4]
      p_uart->is_open = true;
 8000eb8:	69bb      	ldr	r3, [r7, #24]
 8000eba:	2201      	movs	r2, #1
 8000ebc:	701a      	strb	r2, [r3, #0]
      p_uart->vcp_mode  = false;
 8000ebe:	69bb      	ldr	r3, [r7, #24]
 8000ec0:	2200      	movs	r2, #0
 8000ec2:	721a      	strb	r2, [r3, #8]
      p_uart->rx_mode   = UART_MODE_DMA;
 8000ec4:	69bb      	ldr	r3, [r7, #24]
 8000ec6:	2202      	movs	r2, #2
 8000ec8:	729a      	strb	r2, [r3, #10]

      p_uart->handle.Instance           = USART1;
 8000eca:	69bb      	ldr	r3, [r7, #24]
 8000ecc:	4aa3      	ldr	r2, [pc, #652]	; (800115c <uartOpen+0x2f0>)
 8000ece:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      p_uart->handle.Init.BaudRate      = baud;
 8000ed2:	69bb      	ldr	r3, [r7, #24]
 8000ed4:	683a      	ldr	r2, [r7, #0]
 8000ed6:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
      p_uart->handle.Init.WordLength    = UART_WORDLENGTH_8B;
 8000eda:	69bb      	ldr	r3, [r7, #24]
 8000edc:	2200      	movs	r2, #0
 8000ede:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
      p_uart->handle.Init.StopBits      = UART_STOPBITS_1;
 8000ee2:	69bb      	ldr	r3, [r7, #24]
 8000ee4:	2200      	movs	r2, #0
 8000ee6:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
      p_uart->handle.Init.Parity        = UART_PARITY_NONE;
 8000eea:	69bb      	ldr	r3, [r7, #24]
 8000eec:	2200      	movs	r2, #0
 8000eee:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
      p_uart->handle.Init.Mode          = UART_MODE_TX_RX;
 8000ef2:	69bb      	ldr	r3, [r7, #24]
 8000ef4:	220c      	movs	r2, #12
 8000ef6:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
      p_uart->handle.Init.HwFlowCtl     = UART_HWCONTROL_NONE;
 8000efa:	69bb      	ldr	r3, [r7, #24]
 8000efc:	2200      	movs	r2, #0
 8000efe:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
      p_uart->handle.Init.OverSampling  = UART_OVERSAMPLING_16;
 8000f02:	69bb      	ldr	r3, [r7, #24]
 8000f04:	2200      	movs	r2, #0
 8000f06:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8

      HAL_UART_DeInit(&p_uart->handle);
 8000f0a:	69bb      	ldr	r3, [r7, #24]
 8000f0c:	338c      	adds	r3, #140	; 0x8c
 8000f0e:	4618      	mov	r0, r3
 8000f10:	f003 fdb9 	bl	8004a86 <HAL_UART_DeInit>

      qbufferCreate(&p_uart->qbuffer_rx , uart_rx_qbuf[ch], UART_RX_QBUF_LENGTH);    //큐 버퍼 생성
 8000f14:	69bb      	ldr	r3, [r7, #24]
 8000f16:	f103 001c 	add.w	r0, r3, #28
 8000f1a:	79fb      	ldrb	r3, [r7, #7]
 8000f1c:	011b      	lsls	r3, r3, #4
 8000f1e:	4a90      	ldr	r2, [pc, #576]	; (8001160 <uartOpen+0x2f4>)
 8000f20:	4413      	add	r3, r2
 8000f22:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000f26:	4619      	mov	r1, r3
 8000f28:	f7ff fd9b 	bl	8000a62 <qbufferCreate>

      if(p_uart->rx_mode == UART_MODE_DMA)
 8000f2c:	69bb      	ldr	r3, [r7, #24]
 8000f2e:	7a9b      	ldrb	r3, [r3, #10]
 8000f30:	2b02      	cmp	r3, #2
 8000f32:	d115      	bne.n	8000f60 <uartOpen+0xf4>
      {
        /* DMA controller clock enable */
        __HAL_RCC_DMA2_CLK_ENABLE();
 8000f34:	2300      	movs	r3, #0
 8000f36:	617b      	str	r3, [r7, #20]
 8000f38:	4b8a      	ldr	r3, [pc, #552]	; (8001164 <uartOpen+0x2f8>)
 8000f3a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f3c:	4a89      	ldr	r2, [pc, #548]	; (8001164 <uartOpen+0x2f8>)
 8000f3e:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000f42:	6313      	str	r3, [r2, #48]	; 0x30
 8000f44:	4b87      	ldr	r3, [pc, #540]	; (8001164 <uartOpen+0x2f8>)
 8000f46:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f48:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000f4c:	617b      	str	r3, [r7, #20]
 8000f4e:	697b      	ldr	r3, [r7, #20]

        /* DMA interrupt init */
        /* DMA2_Stream2_IRQn interrupt configuration */
        HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 8000f50:	2200      	movs	r2, #0
 8000f52:	2100      	movs	r1, #0
 8000f54:	203a      	movs	r0, #58	; 0x3a
 8000f56:	f000 ff12 	bl	8001d7e <HAL_NVIC_SetPriority>
        HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8000f5a:	203a      	movs	r0, #58	; 0x3a
 8000f5c:	f000 ff2b 	bl	8001db6 <HAL_NVIC_EnableIRQ>
      }

      if(HAL_UART_Init(&p_uart->handle) != HAL_OK)         //uart 초기화
 8000f60:	69bb      	ldr	r3, [r7, #24]
 8000f62:	338c      	adds	r3, #140	; 0x8c
 8000f64:	4618      	mov	r0, r3
 8000f66:	f003 fd41 	bl	80049ec <HAL_UART_Init>
 8000f6a:	4603      	mov	r3, r0
 8000f6c:	2b00      	cmp	r3, #0
 8000f6e:	d002      	beq.n	8000f76 <uartOpen+0x10a>
      {
        ret = false;
 8000f70:	2300      	movs	r3, #0
 8000f72:	77fb      	strb	r3, [r7, #31]
      else
      {
        uartStartRx(ch);
      }

      break;
 8000f74:	e0eb      	b.n	800114e <uartOpen+0x2e2>
        uartStartRx(ch);
 8000f76:	79fb      	ldrb	r3, [r7, #7]
 8000f78:	4618      	mov	r0, r3
 8000f7a:	f000 f8f9 	bl	8001170 <uartStartRx>
      break;
 8000f7e:	e0e6      	b.n	800114e <uartOpen+0x2e2>

    case _DEF_UART2:
      p_uart = &uart_tbl[ch];
 8000f80:	79fb      	ldrb	r3, [r7, #7]
 8000f82:	22d0      	movs	r2, #208	; 0xd0
 8000f84:	fb02 f303 	mul.w	r3, r2, r3
 8000f88:	4a73      	ldr	r2, [pc, #460]	; (8001158 <uartOpen+0x2ec>)
 8000f8a:	4413      	add	r3, r2
 8000f8c:	61bb      	str	r3, [r7, #24]

      p_uart->baud = baud;
 8000f8e:	69bb      	ldr	r3, [r7, #24]
 8000f90:	683a      	ldr	r2, [r7, #0]
 8000f92:	605a      	str	r2, [r3, #4]
      p_uart->is_open = true;
 8000f94:	69bb      	ldr	r3, [r7, #24]
 8000f96:	2201      	movs	r2, #1
 8000f98:	701a      	strb	r2, [r3, #0]
      p_uart->vcp_mode  = false;
 8000f9a:	69bb      	ldr	r3, [r7, #24]
 8000f9c:	2200      	movs	r2, #0
 8000f9e:	721a      	strb	r2, [r3, #8]
      p_uart->rx_mode   = UART_MODE_DMA;
 8000fa0:	69bb      	ldr	r3, [r7, #24]
 8000fa2:	2202      	movs	r2, #2
 8000fa4:	729a      	strb	r2, [r3, #10]

      p_uart->handle.Instance           = USART2;
 8000fa6:	69bb      	ldr	r3, [r7, #24]
 8000fa8:	4a6f      	ldr	r2, [pc, #444]	; (8001168 <uartOpen+0x2fc>)
 8000faa:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      p_uart->handle.Init.BaudRate      = baud;
 8000fae:	69bb      	ldr	r3, [r7, #24]
 8000fb0:	683a      	ldr	r2, [r7, #0]
 8000fb2:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
      p_uart->handle.Init.WordLength    = UART_WORDLENGTH_8B;
 8000fb6:	69bb      	ldr	r3, [r7, #24]
 8000fb8:	2200      	movs	r2, #0
 8000fba:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
      p_uart->handle.Init.StopBits      = UART_STOPBITS_1;
 8000fbe:	69bb      	ldr	r3, [r7, #24]
 8000fc0:	2200      	movs	r2, #0
 8000fc2:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
      p_uart->handle.Init.Parity        = UART_PARITY_NONE;
 8000fc6:	69bb      	ldr	r3, [r7, #24]
 8000fc8:	2200      	movs	r2, #0
 8000fca:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
      p_uart->handle.Init.Mode          = UART_MODE_TX_RX;
 8000fce:	69bb      	ldr	r3, [r7, #24]
 8000fd0:	220c      	movs	r2, #12
 8000fd2:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
      p_uart->handle.Init.HwFlowCtl     = UART_HWCONTROL_NONE;
 8000fd6:	69bb      	ldr	r3, [r7, #24]
 8000fd8:	2200      	movs	r2, #0
 8000fda:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
      p_uart->handle.Init.OverSampling  = UART_OVERSAMPLING_16;
 8000fde:	69bb      	ldr	r3, [r7, #24]
 8000fe0:	2200      	movs	r2, #0
 8000fe2:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8

      HAL_UART_DeInit(&p_uart->handle);
 8000fe6:	69bb      	ldr	r3, [r7, #24]
 8000fe8:	338c      	adds	r3, #140	; 0x8c
 8000fea:	4618      	mov	r0, r3
 8000fec:	f003 fd4b 	bl	8004a86 <HAL_UART_DeInit>

      qbufferCreate(&p_uart->qbuffer_rx , uart_rx_qbuf[ch], UART_RX_QBUF_LENGTH);    //큐 버퍼 생성
 8000ff0:	69bb      	ldr	r3, [r7, #24]
 8000ff2:	f103 001c 	add.w	r0, r3, #28
 8000ff6:	79fb      	ldrb	r3, [r7, #7]
 8000ff8:	011b      	lsls	r3, r3, #4
 8000ffa:	4a59      	ldr	r2, [pc, #356]	; (8001160 <uartOpen+0x2f4>)
 8000ffc:	4413      	add	r3, r2
 8000ffe:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001002:	4619      	mov	r1, r3
 8001004:	f7ff fd2d 	bl	8000a62 <qbufferCreate>

      if(p_uart->rx_mode == UART_MODE_DMA)
 8001008:	69bb      	ldr	r3, [r7, #24]
 800100a:	7a9b      	ldrb	r3, [r3, #10]
 800100c:	2b02      	cmp	r3, #2
 800100e:	d115      	bne.n	800103c <uartOpen+0x1d0>
      {
        /* DMA controller clock enable */
        __HAL_RCC_DMA1_CLK_ENABLE();
 8001010:	2300      	movs	r3, #0
 8001012:	613b      	str	r3, [r7, #16]
 8001014:	4b53      	ldr	r3, [pc, #332]	; (8001164 <uartOpen+0x2f8>)
 8001016:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001018:	4a52      	ldr	r2, [pc, #328]	; (8001164 <uartOpen+0x2f8>)
 800101a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800101e:	6313      	str	r3, [r2, #48]	; 0x30
 8001020:	4b50      	ldr	r3, [pc, #320]	; (8001164 <uartOpen+0x2f8>)
 8001022:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001024:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001028:	613b      	str	r3, [r7, #16]
 800102a:	693b      	ldr	r3, [r7, #16]

        /* DMA interrupt init */
        /* DMA2_Stream2_IRQn interrupt configuration */
        HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 800102c:	2200      	movs	r2, #0
 800102e:	2100      	movs	r1, #0
 8001030:	2010      	movs	r0, #16
 8001032:	f000 fea4 	bl	8001d7e <HAL_NVIC_SetPriority>
        HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8001036:	2010      	movs	r0, #16
 8001038:	f000 febd 	bl	8001db6 <HAL_NVIC_EnableIRQ>
      }

      if(HAL_UART_Init(&p_uart->handle) != HAL_OK)                                          //uart 초기화
 800103c:	69bb      	ldr	r3, [r7, #24]
 800103e:	338c      	adds	r3, #140	; 0x8c
 8001040:	4618      	mov	r0, r3
 8001042:	f003 fcd3 	bl	80049ec <HAL_UART_Init>
 8001046:	4603      	mov	r3, r0
 8001048:	2b00      	cmp	r3, #0
 800104a:	d002      	beq.n	8001052 <uartOpen+0x1e6>
      {
        ret = false;
 800104c:	2300      	movs	r3, #0
 800104e:	77fb      	strb	r3, [r7, #31]
      }
      else
      {
        uartStartRx(ch);
      }
      break;
 8001050:	e07d      	b.n	800114e <uartOpen+0x2e2>
        uartStartRx(ch);
 8001052:	79fb      	ldrb	r3, [r7, #7]
 8001054:	4618      	mov	r0, r3
 8001056:	f000 f88b 	bl	8001170 <uartStartRx>
      break;
 800105a:	e078      	b.n	800114e <uartOpen+0x2e2>

    case _DEF_UART3:
      p_uart = &uart_tbl[ch];
 800105c:	79fb      	ldrb	r3, [r7, #7]
 800105e:	22d0      	movs	r2, #208	; 0xd0
 8001060:	fb02 f303 	mul.w	r3, r2, r3
 8001064:	4a3c      	ldr	r2, [pc, #240]	; (8001158 <uartOpen+0x2ec>)
 8001066:	4413      	add	r3, r2
 8001068:	61bb      	str	r3, [r7, #24]

      p_uart->baud = baud;
 800106a:	69bb      	ldr	r3, [r7, #24]
 800106c:	683a      	ldr	r2, [r7, #0]
 800106e:	605a      	str	r2, [r3, #4]
      p_uart->is_open = true;
 8001070:	69bb      	ldr	r3, [r7, #24]
 8001072:	2201      	movs	r2, #1
 8001074:	701a      	strb	r2, [r3, #0]
      p_uart->vcp_mode  = false;
 8001076:	69bb      	ldr	r3, [r7, #24]
 8001078:	2200      	movs	r2, #0
 800107a:	721a      	strb	r2, [r3, #8]
      p_uart->rx_mode   = UART_MODE_DMA;
 800107c:	69bb      	ldr	r3, [r7, #24]
 800107e:	2202      	movs	r2, #2
 8001080:	729a      	strb	r2, [r3, #10]

      p_uart->handle.Instance           = USART3;
 8001082:	69bb      	ldr	r3, [r7, #24]
 8001084:	4a39      	ldr	r2, [pc, #228]	; (800116c <uartOpen+0x300>)
 8001086:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      p_uart->handle.Init.BaudRate      = baud;
 800108a:	69bb      	ldr	r3, [r7, #24]
 800108c:	683a      	ldr	r2, [r7, #0]
 800108e:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
      p_uart->handle.Init.WordLength    = UART_WORDLENGTH_8B;
 8001092:	69bb      	ldr	r3, [r7, #24]
 8001094:	2200      	movs	r2, #0
 8001096:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
      p_uart->handle.Init.StopBits      = UART_STOPBITS_1;
 800109a:	69bb      	ldr	r3, [r7, #24]
 800109c:	2200      	movs	r2, #0
 800109e:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
      p_uart->handle.Init.Parity        = UART_PARITY_NONE;
 80010a2:	69bb      	ldr	r3, [r7, #24]
 80010a4:	2200      	movs	r2, #0
 80010a6:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
      p_uart->handle.Init.Mode          = UART_MODE_TX_RX;
 80010aa:	69bb      	ldr	r3, [r7, #24]
 80010ac:	220c      	movs	r2, #12
 80010ae:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
      p_uart->handle.Init.HwFlowCtl     = UART_HWCONTROL_NONE;
 80010b2:	69bb      	ldr	r3, [r7, #24]
 80010b4:	2200      	movs	r2, #0
 80010b6:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
      p_uart->handle.Init.OverSampling  = UART_OVERSAMPLING_16;
 80010ba:	69bb      	ldr	r3, [r7, #24]
 80010bc:	2200      	movs	r2, #0
 80010be:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8

      HAL_UART_DeInit(&p_uart->handle);
 80010c2:	69bb      	ldr	r3, [r7, #24]
 80010c4:	338c      	adds	r3, #140	; 0x8c
 80010c6:	4618      	mov	r0, r3
 80010c8:	f003 fcdd 	bl	8004a86 <HAL_UART_DeInit>

      qbufferCreate(&p_uart->qbuffer_rx , uart_rx_qbuf[ch], UART_RX_QBUF_LENGTH);    //큐 버퍼 생성
 80010cc:	69bb      	ldr	r3, [r7, #24]
 80010ce:	f103 001c 	add.w	r0, r3, #28
 80010d2:	79fb      	ldrb	r3, [r7, #7]
 80010d4:	011b      	lsls	r3, r3, #4
 80010d6:	4a22      	ldr	r2, [pc, #136]	; (8001160 <uartOpen+0x2f4>)
 80010d8:	4413      	add	r3, r2
 80010da:	f44f 7280 	mov.w	r2, #256	; 0x100
 80010de:	4619      	mov	r1, r3
 80010e0:	f7ff fcbf 	bl	8000a62 <qbufferCreate>

      if(p_uart->rx_mode == UART_MODE_DMA)
 80010e4:	69bb      	ldr	r3, [r7, #24]
 80010e6:	7a9b      	ldrb	r3, [r3, #10]
 80010e8:	2b02      	cmp	r3, #2
 80010ea:	d115      	bne.n	8001118 <uartOpen+0x2ac>
      {
        /* DMA controller clock enable */
        __HAL_RCC_DMA1_CLK_ENABLE();
 80010ec:	2300      	movs	r3, #0
 80010ee:	60fb      	str	r3, [r7, #12]
 80010f0:	4b1c      	ldr	r3, [pc, #112]	; (8001164 <uartOpen+0x2f8>)
 80010f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010f4:	4a1b      	ldr	r2, [pc, #108]	; (8001164 <uartOpen+0x2f8>)
 80010f6:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80010fa:	6313      	str	r3, [r2, #48]	; 0x30
 80010fc:	4b19      	ldr	r3, [pc, #100]	; (8001164 <uartOpen+0x2f8>)
 80010fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001100:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001104:	60fb      	str	r3, [r7, #12]
 8001106:	68fb      	ldr	r3, [r7, #12]

        HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 8001108:	2200      	movs	r2, #0
 800110a:	2100      	movs	r1, #0
 800110c:	200c      	movs	r0, #12
 800110e:	f000 fe36 	bl	8001d7e <HAL_NVIC_SetPriority>
        HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8001112:	200c      	movs	r0, #12
 8001114:	f000 fe4f 	bl	8001db6 <HAL_NVIC_EnableIRQ>
      }

      if(HAL_UART_Init(&p_uart->handle) != HAL_OK)                                          //uart 초기화
 8001118:	69bb      	ldr	r3, [r7, #24]
 800111a:	338c      	adds	r3, #140	; 0x8c
 800111c:	4618      	mov	r0, r3
 800111e:	f003 fc65 	bl	80049ec <HAL_UART_Init>
 8001122:	4603      	mov	r3, r0
 8001124:	2b00      	cmp	r3, #0
 8001126:	d002      	beq.n	800112e <uartOpen+0x2c2>
      {
        ret = false;
 8001128:	2300      	movs	r3, #0
 800112a:	77fb      	strb	r3, [r7, #31]
      }
      else
      {
        uartStartRx(ch);
      }
      break;
 800112c:	e00f      	b.n	800114e <uartOpen+0x2e2>
        uartStartRx(ch);
 800112e:	79fb      	ldrb	r3, [r7, #7]
 8001130:	4618      	mov	r0, r3
 8001132:	f000 f81d 	bl	8001170 <uartStartRx>
      break;
 8001136:	e00a      	b.n	800114e <uartOpen+0x2e2>


    case _DEF_UART4:            //usb
      p_uart = &uart_tbl[ch];
 8001138:	79fb      	ldrb	r3, [r7, #7]
 800113a:	22d0      	movs	r2, #208	; 0xd0
 800113c:	fb02 f303 	mul.w	r3, r2, r3
 8001140:	4a05      	ldr	r2, [pc, #20]	; (8001158 <uartOpen+0x2ec>)
 8001142:	4413      	add	r3, r2
 8001144:	61bb      	str	r3, [r7, #24]
      p_uart->is_open = true;   //usb 통신채널이 오픈됨.
 8001146:	69bb      	ldr	r3, [r7, #24]
 8001148:	2201      	movs	r2, #1
 800114a:	701a      	strb	r2, [r3, #0]

      break;
 800114c:	bf00      	nop
  }
  return ret;
 800114e:	7ffb      	ldrb	r3, [r7, #31]
}
 8001150:	4618      	mov	r0, r3
 8001152:	3720      	adds	r7, #32
 8001154:	46bd      	mov	sp, r7
 8001156:	bd80      	pop	{r7, pc}
 8001158:	20000590 	.word	0x20000590
 800115c:	40011000 	.word	0x40011000
 8001160:	200008d0 	.word	0x200008d0
 8001164:	40023800 	.word	0x40023800
 8001168:	40004400 	.word	0x40004400
 800116c:	40004800 	.word	0x40004800

08001170 <uartStartRx>:

/**
 * @uart 수신시작 설정 함수
 */
void uartStartRx(uint8_t ch)
{
 8001170:	b580      	push	{r7, lr}
 8001172:	b084      	sub	sp, #16
 8001174:	af00      	add	r7, sp, #0
 8001176:	4603      	mov	r3, r0
 8001178:	71fb      	strb	r3, [r7, #7]
  uart_t        *p_uart;

  p_uart = &uart_tbl[ch];
 800117a:	79fb      	ldrb	r3, [r7, #7]
 800117c:	22d0      	movs	r2, #208	; 0xd0
 800117e:	fb02 f303 	mul.w	r3, r2, r3
 8001182:	4a32      	ldr	r2, [pc, #200]	; (800124c <uartStartRx+0xdc>)
 8001184:	4413      	add	r3, r2
 8001186:	60fb      	str	r3, [r7, #12]

  switch(ch)
 8001188:	79fb      	ldrb	r3, [r7, #7]
 800118a:	2b02      	cmp	r3, #2
 800118c:	d042      	beq.n	8001214 <uartStartRx+0xa4>
 800118e:	2b02      	cmp	r3, #2
 8001190:	dc59      	bgt.n	8001246 <uartStartRx+0xd6>
 8001192:	2b00      	cmp	r3, #0
 8001194:	d002      	beq.n	800119c <uartStartRx+0x2c>
 8001196:	2b01      	cmp	r3, #1
 8001198:	d02a      	beq.n	80011f0 <uartStartRx+0x80>
 800119a:	e054      	b.n	8001246 <uartStartRx+0xd6>
  {
    case _DEF_UART1:
      if(p_uart->rx_mode == UART_MODE_INTERRUPT)
 800119c:	68fb      	ldr	r3, [r7, #12]
 800119e:	7a9b      	ldrb	r3, [r3, #10]
 80011a0:	2b01      	cmp	r3, #1
 80011a2:	d106      	bne.n	80011b2 <uartStartRx+0x42>
      {
        HAL_UART_Receive_IT(&p_uart->handle, (uint8_t*)&uart_rx_qbuf[0], 1);
 80011a4:	68fb      	ldr	r3, [r7, #12]
 80011a6:	338c      	adds	r3, #140	; 0x8c
 80011a8:	2201      	movs	r2, #1
 80011aa:	4929      	ldr	r1, [pc, #164]	; (8001250 <uartStartRx+0xe0>)
 80011ac:	4618      	mov	r0, r3
 80011ae:	f003 fd2b 	bl	8004c08 <HAL_UART_Receive_IT>
      }

      if(p_uart->rx_mode == UART_MODE_DMA)
 80011b2:	68fb      	ldr	r3, [r7, #12]
 80011b4:	7a9b      	ldrb	r3, [r3, #10]
 80011b6:	2b02      	cmp	r3, #2
 80011b8:	d13e      	bne.n	8001238 <uartStartRx+0xc8>
      {
        if(HAL_UART_Receive_DMA(&p_uart->handle, (uint8_t*)p_uart->qbuffer_rx.p_buf, p_uart->qbuffer_rx.length) != HAL_OK)
 80011ba:	68fb      	ldr	r3, [r7, #12]
 80011bc:	f103 008c 	add.w	r0, r3, #140	; 0x8c
 80011c0:	68fb      	ldr	r3, [r7, #12]
 80011c2:	6a99      	ldr	r1, [r3, #40]	; 0x28
 80011c4:	68fb      	ldr	r3, [r7, #12]
 80011c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80011c8:	b29b      	uxth	r3, r3
 80011ca:	461a      	mov	r2, r3
 80011cc:	f003 fd4c 	bl	8004c68 <HAL_UART_Receive_DMA>
 80011d0:	4603      	mov	r3, r0
 80011d2:	2b00      	cmp	r3, #0
 80011d4:	d132      	bne.n	800123c <uartStartRx+0xcc>
        {
          return;
        }
        p_uart->qbuffer_rx.ptr_in = p_uart->qbuffer_rx.length - p_uart->hdma_rx.Instance->NDTR;
 80011d6:	68fb      	ldr	r3, [r7, #12]
 80011d8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80011da:	68fb      	ldr	r3, [r7, #12]
 80011dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80011de:	685b      	ldr	r3, [r3, #4]
 80011e0:	1ad2      	subs	r2, r2, r3
 80011e2:	68fb      	ldr	r3, [r7, #12]
 80011e4:	61da      	str	r2, [r3, #28]
        p_uart->qbuffer_rx.ptr_out = p_uart->qbuffer_rx.ptr_in;
 80011e6:	68fb      	ldr	r3, [r7, #12]
 80011e8:	69da      	ldr	r2, [r3, #28]
 80011ea:	68fb      	ldr	r3, [r7, #12]
 80011ec:	621a      	str	r2, [r3, #32]
      }
      break;
 80011ee:	e023      	b.n	8001238 <uartStartRx+0xc8>

    case _DEF_UART2:
      if(p_uart->rx_mode == UART_MODE_DMA)
 80011f0:	68fb      	ldr	r3, [r7, #12]
 80011f2:	7a9b      	ldrb	r3, [r3, #10]
 80011f4:	2b02      	cmp	r3, #2
 80011f6:	d123      	bne.n	8001240 <uartStartRx+0xd0>
      {
        if(HAL_UART_Receive_DMA(&p_uart->handle, (uint8_t*)p_uart->qbuffer_rx.p_buf, p_uart->qbuffer_rx.length) != HAL_OK)
 80011f8:	68fb      	ldr	r3, [r7, #12]
 80011fa:	f103 008c 	add.w	r0, r3, #140	; 0x8c
 80011fe:	68fb      	ldr	r3, [r7, #12]
 8001200:	6a99      	ldr	r1, [r3, #40]	; 0x28
 8001202:	68fb      	ldr	r3, [r7, #12]
 8001204:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001206:	b29b      	uxth	r3, r3
 8001208:	461a      	mov	r2, r3
 800120a:	f003 fd2d 	bl	8004c68 <HAL_UART_Receive_DMA>
 800120e:	4603      	mov	r3, r0
 8001210:	2b00      	cmp	r3, #0
        {
          return;
        }
      }
      break;
 8001212:	e015      	b.n	8001240 <uartStartRx+0xd0>

    case _DEF_UART3:
      if(p_uart->rx_mode == UART_MODE_DMA)
 8001214:	68fb      	ldr	r3, [r7, #12]
 8001216:	7a9b      	ldrb	r3, [r3, #10]
 8001218:	2b02      	cmp	r3, #2
 800121a:	d113      	bne.n	8001244 <uartStartRx+0xd4>
      {
        if(HAL_UART_Receive_DMA(&p_uart->handle, (uint8_t*)p_uart->qbuffer_rx.p_buf, p_uart->qbuffer_rx.length) != HAL_OK)
 800121c:	68fb      	ldr	r3, [r7, #12]
 800121e:	f103 008c 	add.w	r0, r3, #140	; 0x8c
 8001222:	68fb      	ldr	r3, [r7, #12]
 8001224:	6a99      	ldr	r1, [r3, #40]	; 0x28
 8001226:	68fb      	ldr	r3, [r7, #12]
 8001228:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800122a:	b29b      	uxth	r3, r3
 800122c:	461a      	mov	r2, r3
 800122e:	f003 fd1b 	bl	8004c68 <HAL_UART_Receive_DMA>
 8001232:	4603      	mov	r3, r0
 8001234:	2b00      	cmp	r3, #0
        {
          return;
        }
      }
      break;
 8001236:	e005      	b.n	8001244 <uartStartRx+0xd4>
      break;
 8001238:	bf00      	nop
 800123a:	e004      	b.n	8001246 <uartStartRx+0xd6>
          return;
 800123c:	bf00      	nop
 800123e:	e002      	b.n	8001246 <uartStartRx+0xd6>
      break;
 8001240:	bf00      	nop
 8001242:	e000      	b.n	8001246 <uartStartRx+0xd6>
      break;
 8001244:	bf00      	nop
  }
}
 8001246:	3710      	adds	r7, #16
 8001248:	46bd      	mov	sp, r7
 800124a:	bd80      	pop	{r7, pc}
 800124c:	20000590 	.word	0x20000590
 8001250:	200008d0 	.word	0x200008d0

08001254 <uartAvailable>:

  return ret;
}

uint32_t uartAvailable(uint8_t ch)
{
 8001254:	b580      	push	{r7, lr}
 8001256:	b086      	sub	sp, #24
 8001258:	af02      	add	r7, sp, #8
 800125a:	4603      	mov	r3, r0
 800125c:	71fb      	strb	r3, [r7, #7]
  uint32_t ret;

  uart_t    *p_uart;

  p_uart = &uart_tbl[ch];
 800125e:	79fb      	ldrb	r3, [r7, #7]
 8001260:	22d0      	movs	r2, #208	; 0xd0
 8001262:	fb02 f303 	mul.w	r3, r2, r3
 8001266:	4a3a      	ldr	r2, [pc, #232]	; (8001350 <uartAvailable+0xfc>)
 8001268:	4413      	add	r3, r2
 800126a:	60bb      	str	r3, [r7, #8]

  switch(ch)
 800126c:	79fb      	ldrb	r3, [r7, #7]
 800126e:	2b03      	cmp	r3, #3
 8001270:	d868      	bhi.n	8001344 <uartAvailable+0xf0>
 8001272:	a201      	add	r2, pc, #4	; (adr r2, 8001278 <uartAvailable+0x24>)
 8001274:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001278:	08001289 	.word	0x08001289
 800127c:	080012e7 	.word	0x080012e7
 8001280:	0800130d 	.word	0x0800130d
 8001284:	08001333 	.word	0x08001333
  {
    case _DEF_UART1:    //uart
      if(p_uart->rx_mode == UART_MODE_DMA)
 8001288:	68bb      	ldr	r3, [r7, #8]
 800128a:	7a9b      	ldrb	r3, [r3, #10]
 800128c:	2b02      	cmp	r3, #2
 800128e:	d11d      	bne.n	80012cc <uartAvailable+0x78>
      {
        p_uart->qbuffer_rx.ptr_in = p_uart->qbuffer_rx.length - p_uart->hdma_rx.Instance->NDTR;
 8001290:	68bb      	ldr	r3, [r7, #8]
 8001292:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001294:	68bb      	ldr	r3, [r7, #8]
 8001296:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001298:	685b      	ldr	r3, [r3, #4]
 800129a:	1ad2      	subs	r2, r2, r3
 800129c:	68bb      	ldr	r3, [r7, #8]
 800129e:	61da      	str	r2, [r3, #28]
        ret = qbufferAvailable(&p_uart->qbuffer_rx);
 80012a0:	68bb      	ldr	r3, [r7, #8]
 80012a2:	331c      	adds	r3, #28
 80012a4:	4618      	mov	r0, r3
 80012a6:	f7ff fc7c 	bl	8000ba2 <qbufferAvailable>
 80012aa:	60f8      	str	r0, [r7, #12]
        uartPrintf(_DEF_UART4, "%d   %d   %d  %d\r\n",
 80012ac:	68bb      	ldr	r3, [r7, #8]
 80012ae:	69d9      	ldr	r1, [r3, #28]
 80012b0:	68bb      	ldr	r3, [r7, #8]
 80012b2:	6a58      	ldr	r0, [r3, #36]	; 0x24
                   p_uart->qbuffer_rx.ptr_in, p_uart->qbuffer_rx.length, p_uart->hdma_rx.Instance->NDTR, ret);
 80012b4:	68bb      	ldr	r3, [r7, #8]
 80012b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        uartPrintf(_DEF_UART4, "%d   %d   %d  %d\r\n",
 80012b8:	685b      	ldr	r3, [r3, #4]
 80012ba:	68fa      	ldr	r2, [r7, #12]
 80012bc:	9201      	str	r2, [sp, #4]
 80012be:	9300      	str	r3, [sp, #0]
 80012c0:	4603      	mov	r3, r0
 80012c2:	460a      	mov	r2, r1
 80012c4:	4923      	ldr	r1, [pc, #140]	; (8001354 <uartAvailable+0x100>)
 80012c6:	2003      	movs	r0, #3
 80012c8:	f000 f91e 	bl	8001508 <uartPrintf>
      }

      if(p_uart->rx_mode == UART_MODE_INTERRUPT)
 80012cc:	68bb      	ldr	r3, [r7, #8]
 80012ce:	7a9b      	ldrb	r3, [r3, #10]
 80012d0:	2b01      	cmp	r3, #1
 80012d2:	d132      	bne.n	800133a <uartAvailable+0xe6>
      {
        ret = qbufferAvailable(&qbuffer[ch]);
 80012d4:	79fb      	ldrb	r3, [r7, #7]
 80012d6:	011b      	lsls	r3, r3, #4
 80012d8:	4a1f      	ldr	r2, [pc, #124]	; (8001358 <uartAvailable+0x104>)
 80012da:	4413      	add	r3, r2
 80012dc:	4618      	mov	r0, r3
 80012de:	f7ff fc60 	bl	8000ba2 <qbufferAvailable>
 80012e2:	60f8      	str	r0, [r7, #12]
      }
      break;
 80012e4:	e029      	b.n	800133a <uartAvailable+0xe6>

    case _DEF_UART2:
      if(p_uart->rx_mode == UART_MODE_DMA)
 80012e6:	68bb      	ldr	r3, [r7, #8]
 80012e8:	7a9b      	ldrb	r3, [r3, #10]
 80012ea:	2b02      	cmp	r3, #2
 80012ec:	d127      	bne.n	800133e <uartAvailable+0xea>
      {
        p_uart->qbuffer_rx.ptr_in = p_uart->qbuffer_rx.length - p_uart->hdma_rx.Instance->NDTR;
 80012ee:	68bb      	ldr	r3, [r7, #8]
 80012f0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80012f2:	68bb      	ldr	r3, [r7, #8]
 80012f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80012f6:	685b      	ldr	r3, [r3, #4]
 80012f8:	1ad2      	subs	r2, r2, r3
 80012fa:	68bb      	ldr	r3, [r7, #8]
 80012fc:	61da      	str	r2, [r3, #28]
        ret = qbufferAvailable(&p_uart->qbuffer_rx);
 80012fe:	68bb      	ldr	r3, [r7, #8]
 8001300:	331c      	adds	r3, #28
 8001302:	4618      	mov	r0, r3
 8001304:	f7ff fc4d 	bl	8000ba2 <qbufferAvailable>
 8001308:	60f8      	str	r0, [r7, #12]
      }
      break;
 800130a:	e018      	b.n	800133e <uartAvailable+0xea>

    case _DEF_UART3:
      if(p_uart->rx_mode == UART_MODE_DMA)
 800130c:	68bb      	ldr	r3, [r7, #8]
 800130e:	7a9b      	ldrb	r3, [r3, #10]
 8001310:	2b02      	cmp	r3, #2
 8001312:	d116      	bne.n	8001342 <uartAvailable+0xee>
      {
        p_uart->qbuffer_rx.ptr_in = p_uart->qbuffer_rx.length - p_uart->hdma_rx.Instance->NDTR;
 8001314:	68bb      	ldr	r3, [r7, #8]
 8001316:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001318:	68bb      	ldr	r3, [r7, #8]
 800131a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800131c:	685b      	ldr	r3, [r3, #4]
 800131e:	1ad2      	subs	r2, r2, r3
 8001320:	68bb      	ldr	r3, [r7, #8]
 8001322:	61da      	str	r2, [r3, #28]
        ret = qbufferAvailable(&p_uart->qbuffer_rx);
 8001324:	68bb      	ldr	r3, [r7, #8]
 8001326:	331c      	adds	r3, #28
 8001328:	4618      	mov	r0, r3
 800132a:	f7ff fc3a 	bl	8000ba2 <qbufferAvailable>
 800132e:	60f8      	str	r0, [r7, #12]
      }
      break;
 8001330:	e007      	b.n	8001342 <uartAvailable+0xee>

    case _DEF_UART4:            //usb
      ret = cdcAvailable();     //usb 수신버퍼 사용가능한지 확인
 8001332:	f008 fa1b 	bl	800976c <cdcAvailable>
 8001336:	60f8      	str	r0, [r7, #12]
      break;
 8001338:	e004      	b.n	8001344 <uartAvailable+0xf0>
      break;
 800133a:	bf00      	nop
 800133c:	e002      	b.n	8001344 <uartAvailable+0xf0>
      break;
 800133e:	bf00      	nop
 8001340:	e000      	b.n	8001344 <uartAvailable+0xf0>
      break;
 8001342:	bf00      	nop
  }
  return ret;
 8001344:	68fb      	ldr	r3, [r7, #12]
}
 8001346:	4618      	mov	r0, r3
 8001348:	3710      	adds	r7, #16
 800134a:	46bd      	mov	sp, r7
 800134c:	bd80      	pop	{r7, pc}
 800134e:	bf00      	nop
 8001350:	20000590 	.word	0x20000590
 8001354:	0800adac 	.word	0x0800adac
 8001358:	20000550 	.word	0x20000550

0800135c <uartWrite>:

  return ret;
}

int32_t uartWrite(uint8_t ch, uint8_t *p_data, uint32_t length)
{
 800135c:	b580      	push	{r7, lr}
 800135e:	b086      	sub	sp, #24
 8001360:	af00      	add	r7, sp, #0
 8001362:	4603      	mov	r3, r0
 8001364:	60b9      	str	r1, [r7, #8]
 8001366:	607a      	str	r2, [r7, #4]
 8001368:	73fb      	strb	r3, [r7, #15]
  int32_t ret = 0;
 800136a:	2300      	movs	r3, #0
 800136c:	617b      	str	r3, [r7, #20]

  uart_t    *p_uart;
  p_uart = &uart_tbl[ch];
 800136e:	7bfb      	ldrb	r3, [r7, #15]
 8001370:	22d0      	movs	r2, #208	; 0xd0
 8001372:	fb02 f303 	mul.w	r3, r2, r3
 8001376:	4a35      	ldr	r2, [pc, #212]	; (800144c <uartWrite+0xf0>)
 8001378:	4413      	add	r3, r2
 800137a:	613b      	str	r3, [r7, #16]

  switch(ch)
 800137c:	7bfb      	ldrb	r3, [r7, #15]
 800137e:	2b03      	cmp	r3, #3
 8001380:	d85f      	bhi.n	8001442 <uartWrite+0xe6>
 8001382:	a201      	add	r2, pc, #4	; (adr r2, 8001388 <uartWrite+0x2c>)
 8001384:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001388:	08001399 	.word	0x08001399
 800138c:	080013df 	.word	0x080013df
 8001390:	08001405 	.word	0x08001405
 8001394:	0800142b 	.word	0x0800142b
  {
    case _DEF_UART1:
      if(p_uart->rx_mode == UART_MODE_DMA)
 8001398:	693b      	ldr	r3, [r7, #16]
 800139a:	7a9b      	ldrb	r3, [r3, #10]
 800139c:	2b02      	cmp	r3, #2
 800139e:	d10d      	bne.n	80013bc <uartWrite+0x60>
      {
        if(HAL_UART_Transmit(&p_uart->handle, p_data, length, 100) == HAL_OK)
 80013a0:	693b      	ldr	r3, [r7, #16]
 80013a2:	f103 008c 	add.w	r0, r3, #140	; 0x8c
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	b29a      	uxth	r2, r3
 80013aa:	2364      	movs	r3, #100	; 0x64
 80013ac:	68b9      	ldr	r1, [r7, #8]
 80013ae:	f003 fb99 	bl	8004ae4 <HAL_UART_Transmit>
 80013b2:	4603      	mov	r3, r0
 80013b4:	2b00      	cmp	r3, #0
 80013b6:	d101      	bne.n	80013bc <uartWrite+0x60>
        {
          ret = length;
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	617b      	str	r3, [r7, #20]
        }
      }

      if(p_uart->rx_mode == UART_MODE_INTERRUPT)
 80013bc:	693b      	ldr	r3, [r7, #16]
 80013be:	7a9b      	ldrb	r3, [r3, #10]
 80013c0:	2b01      	cmp	r3, #1
 80013c2:	d139      	bne.n	8001438 <uartWrite+0xdc>
      {
        if(HAL_UART_Transmit(&huart1, p_data, length, 100) == HAL_OK)
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	b29a      	uxth	r2, r3
 80013c8:	2364      	movs	r3, #100	; 0x64
 80013ca:	68b9      	ldr	r1, [r7, #8]
 80013cc:	4820      	ldr	r0, [pc, #128]	; (8001450 <uartWrite+0xf4>)
 80013ce:	f003 fb89 	bl	8004ae4 <HAL_UART_Transmit>
 80013d2:	4603      	mov	r3, r0
 80013d4:	2b00      	cmp	r3, #0
 80013d6:	d12f      	bne.n	8001438 <uartWrite+0xdc>
        {
          ret = length;
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	617b      	str	r3, [r7, #20]
        }
      }
      break;
 80013dc:	e02c      	b.n	8001438 <uartWrite+0xdc>

    case _DEF_UART2:
      if(p_uart->rx_mode == UART_MODE_DMA)
 80013de:	693b      	ldr	r3, [r7, #16]
 80013e0:	7a9b      	ldrb	r3, [r3, #10]
 80013e2:	2b02      	cmp	r3, #2
 80013e4:	d12a      	bne.n	800143c <uartWrite+0xe0>
      {
        if(HAL_UART_Transmit(&p_uart->handle, p_data, length, 100) == HAL_OK)
 80013e6:	693b      	ldr	r3, [r7, #16]
 80013e8:	f103 008c 	add.w	r0, r3, #140	; 0x8c
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	b29a      	uxth	r2, r3
 80013f0:	2364      	movs	r3, #100	; 0x64
 80013f2:	68b9      	ldr	r1, [r7, #8]
 80013f4:	f003 fb76 	bl	8004ae4 <HAL_UART_Transmit>
 80013f8:	4603      	mov	r3, r0
 80013fa:	2b00      	cmp	r3, #0
 80013fc:	d11e      	bne.n	800143c <uartWrite+0xe0>
        {
          ret = length;
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	617b      	str	r3, [r7, #20]
        }
      }
      break;
 8001402:	e01b      	b.n	800143c <uartWrite+0xe0>

    case _DEF_UART3:
      if(p_uart->rx_mode == UART_MODE_DMA)
 8001404:	693b      	ldr	r3, [r7, #16]
 8001406:	7a9b      	ldrb	r3, [r3, #10]
 8001408:	2b02      	cmp	r3, #2
 800140a:	d119      	bne.n	8001440 <uartWrite+0xe4>
      {
        if(HAL_UART_Transmit(&p_uart->handle, p_data, length, 100) == HAL_OK)
 800140c:	693b      	ldr	r3, [r7, #16]
 800140e:	f103 008c 	add.w	r0, r3, #140	; 0x8c
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	b29a      	uxth	r2, r3
 8001416:	2364      	movs	r3, #100	; 0x64
 8001418:	68b9      	ldr	r1, [r7, #8]
 800141a:	f003 fb63 	bl	8004ae4 <HAL_UART_Transmit>
 800141e:	4603      	mov	r3, r0
 8001420:	2b00      	cmp	r3, #0
 8001422:	d10d      	bne.n	8001440 <uartWrite+0xe4>
        {
          ret = length;
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	617b      	str	r3, [r7, #20]
        }
      }
      break;
 8001428:	e00a      	b.n	8001440 <uartWrite+0xe4>

    case _DEF_UART4:      //usb
      //usb로 수신된 데이터를 길이만큼 write한다.
      ret = cdcWrite(p_data, length);
 800142a:	6879      	ldr	r1, [r7, #4]
 800142c:	68b8      	ldr	r0, [r7, #8]
 800142e:	f008 fa0b 	bl	8009848 <cdcWrite>
 8001432:	4603      	mov	r3, r0
 8001434:	617b      	str	r3, [r7, #20]
      break;
 8001436:	e004      	b.n	8001442 <uartWrite+0xe6>
      break;
 8001438:	bf00      	nop
 800143a:	e002      	b.n	8001442 <uartWrite+0xe6>
      break;
 800143c:	bf00      	nop
 800143e:	e000      	b.n	8001442 <uartWrite+0xe6>
      break;
 8001440:	bf00      	nop
  }

  return ret;
 8001442:	697b      	ldr	r3, [r7, #20]
}
 8001444:	4618      	mov	r0, r3
 8001446:	3718      	adds	r7, #24
 8001448:	46bd      	mov	sp, r7
 800144a:	bd80      	pop	{r7, pc}
 800144c:	20000590 	.word	0x20000590
 8001450:	20000364 	.word	0x20000364

08001454 <uartRead>:
uint8_t uartRead(uint8_t ch)
{
 8001454:	b580      	push	{r7, lr}
 8001456:	b084      	sub	sp, #16
 8001458:	af00      	add	r7, sp, #0
 800145a:	4603      	mov	r3, r0
 800145c:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 0;
 800145e:	2300      	movs	r3, #0
 8001460:	72fb      	strb	r3, [r7, #11]

  uart_t  *p_uart;

  switch(ch)
 8001462:	79fb      	ldrb	r3, [r7, #7]
 8001464:	2b03      	cmp	r3, #3
 8001466:	d847      	bhi.n	80014f8 <uartRead+0xa4>
 8001468:	a201      	add	r2, pc, #4	; (adr r2, 8001470 <uartRead+0x1c>)
 800146a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800146e:	bf00      	nop
 8001470:	08001481 	.word	0x08001481
 8001474:	080014a1 	.word	0x080014a1
 8001478:	080014c1 	.word	0x080014c1
 800147c:	080014e1 	.word	0x080014e1
  {
    case _DEF_UART1:
      p_uart = &uart_tbl[ch];
 8001480:	79fb      	ldrb	r3, [r7, #7]
 8001482:	22d0      	movs	r2, #208	; 0xd0
 8001484:	fb02 f303 	mul.w	r3, r2, r3
 8001488:	4a1e      	ldr	r2, [pc, #120]	; (8001504 <uartRead+0xb0>)
 800148a:	4413      	add	r3, r2
 800148c:	60fb      	str	r3, [r7, #12]
      qbufferRead(&p_uart->qbuffer_rx, &ret, 1);
 800148e:	68fb      	ldr	r3, [r7, #12]
 8001490:	331c      	adds	r3, #28
 8001492:	f107 010b 	add.w	r1, r7, #11
 8001496:	2201      	movs	r2, #1
 8001498:	4618      	mov	r0, r3
 800149a:	f7ff fb46 	bl	8000b2a <qbufferRead>
      break;
 800149e:	e02b      	b.n	80014f8 <uartRead+0xa4>

    case _DEF_UART2:
      p_uart = &uart_tbl[ch];
 80014a0:	79fb      	ldrb	r3, [r7, #7]
 80014a2:	22d0      	movs	r2, #208	; 0xd0
 80014a4:	fb02 f303 	mul.w	r3, r2, r3
 80014a8:	4a16      	ldr	r2, [pc, #88]	; (8001504 <uartRead+0xb0>)
 80014aa:	4413      	add	r3, r2
 80014ac:	60fb      	str	r3, [r7, #12]
      qbufferRead(&p_uart->qbuffer_rx, &ret, 1);
 80014ae:	68fb      	ldr	r3, [r7, #12]
 80014b0:	331c      	adds	r3, #28
 80014b2:	f107 010b 	add.w	r1, r7, #11
 80014b6:	2201      	movs	r2, #1
 80014b8:	4618      	mov	r0, r3
 80014ba:	f7ff fb36 	bl	8000b2a <qbufferRead>
      break;
 80014be:	e01b      	b.n	80014f8 <uartRead+0xa4>

    case _DEF_UART3:
      p_uart = &uart_tbl[ch];
 80014c0:	79fb      	ldrb	r3, [r7, #7]
 80014c2:	22d0      	movs	r2, #208	; 0xd0
 80014c4:	fb02 f303 	mul.w	r3, r2, r3
 80014c8:	4a0e      	ldr	r2, [pc, #56]	; (8001504 <uartRead+0xb0>)
 80014ca:	4413      	add	r3, r2
 80014cc:	60fb      	str	r3, [r7, #12]
      qbufferRead(&p_uart->qbuffer_rx, &ret, 1);
 80014ce:	68fb      	ldr	r3, [r7, #12]
 80014d0:	331c      	adds	r3, #28
 80014d2:	f107 010b 	add.w	r1, r7, #11
 80014d6:	2201      	movs	r2, #1
 80014d8:	4618      	mov	r0, r3
 80014da:	f7ff fb26 	bl	8000b2a <qbufferRead>
      break;
 80014de:	e00b      	b.n	80014f8 <uartRead+0xa4>

    case _DEF_UART4:      //usb
      p_uart = &uart_tbl[ch];
 80014e0:	79fb      	ldrb	r3, [r7, #7]
 80014e2:	22d0      	movs	r2, #208	; 0xd0
 80014e4:	fb02 f303 	mul.w	r3, r2, r3
 80014e8:	4a06      	ldr	r2, [pc, #24]	; (8001504 <uartRead+0xb0>)
 80014ea:	4413      	add	r3, r2
 80014ec:	60fb      	str	r3, [r7, #12]
      //usb로 수신된 데이터를 읽어서 변수에 저장한다.
      ret = cdcRead();
 80014ee:	f008 f959 	bl	80097a4 <cdcRead>
 80014f2:	4603      	mov	r3, r0
 80014f4:	72fb      	strb	r3, [r7, #11]
      break;
 80014f6:	bf00      	nop
  }

  return ret;
 80014f8:	7afb      	ldrb	r3, [r7, #11]
}
 80014fa:	4618      	mov	r0, r3
 80014fc:	3710      	adds	r7, #16
 80014fe:	46bd      	mov	sp, r7
 8001500:	bd80      	pop	{r7, pc}
 8001502:	bf00      	nop
 8001504:	20000590 	.word	0x20000590

08001508 <uartPrintf>:

int32_t uartPrintf(uint8_t ch, const char *fmt, ...)
{
 8001508:	b40e      	push	{r1, r2, r3}
 800150a:	b580      	push	{r7, lr}
 800150c:	b0c7      	sub	sp, #284	; 0x11c
 800150e:	af00      	add	r7, sp, #0
 8001510:	4602      	mov	r2, r0
 8001512:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8001516:	f2a3 1311 	subw	r3, r3, #273	; 0x111
 800151a:	701a      	strb	r2, [r3, #0]
  char buf[256];
  va_list   args;
  int len;
  int32_t ret = 0;
 800151c:	2300      	movs	r3, #0
 800151e:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
  va_start(args, fmt);
 8001522:	f507 7294 	add.w	r2, r7, #296	; 0x128
 8001526:	f507 738c 	add.w	r3, r7, #280	; 0x118
 800152a:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 800152e:	601a      	str	r2, [r3, #0]

  len = vsnprintf(buf, 256, fmt, args);
 8001530:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8001534:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8001538:	f107 0010 	add.w	r0, r7, #16
 800153c:	681b      	ldr	r3, [r3, #0]
 800153e:	f8d7 2124 	ldr.w	r2, [r7, #292]	; 0x124
 8001542:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001546:	f008 ff6f 	bl	800a428 <vsniprintf>
 800154a:	f8c7 0110 	str.w	r0, [r7, #272]	; 0x110

  switch(ch)
 800154e:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8001552:	f2a3 1311 	subw	r3, r3, #273	; 0x111
 8001556:	781b      	ldrb	r3, [r3, #0]
 8001558:	2b03      	cmp	r3, #3
 800155a:	d844      	bhi.n	80015e6 <uartPrintf+0xde>
 800155c:	a201      	add	r2, pc, #4	; (adr r2, 8001564 <uartPrintf+0x5c>)
 800155e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001562:	bf00      	nop
 8001564:	08001575 	.word	0x08001575
 8001568:	08001593 	.word	0x08001593
 800156c:	080015b1 	.word	0x080015b1
 8001570:	080015cf 	.word	0x080015cf
  {
    case _DEF_UART1:
      ret = uartWrite(ch, (uint8_t*)buf, len);
 8001574:	f8d7 2110 	ldr.w	r2, [r7, #272]	; 0x110
 8001578:	f107 0110 	add.w	r1, r7, #16
 800157c:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8001580:	f2a3 1311 	subw	r3, r3, #273	; 0x111
 8001584:	781b      	ldrb	r3, [r3, #0]
 8001586:	4618      	mov	r0, r3
 8001588:	f7ff fee8 	bl	800135c <uartWrite>
 800158c:	f8c7 0114 	str.w	r0, [r7, #276]	; 0x114
      break;
 8001590:	e029      	b.n	80015e6 <uartPrintf+0xde>

    case _DEF_UART2:
      ret = uartWrite(ch, (uint8_t*)buf, len);
 8001592:	f8d7 2110 	ldr.w	r2, [r7, #272]	; 0x110
 8001596:	f107 0110 	add.w	r1, r7, #16
 800159a:	f507 738c 	add.w	r3, r7, #280	; 0x118
 800159e:	f2a3 1311 	subw	r3, r3, #273	; 0x111
 80015a2:	781b      	ldrb	r3, [r3, #0]
 80015a4:	4618      	mov	r0, r3
 80015a6:	f7ff fed9 	bl	800135c <uartWrite>
 80015aa:	f8c7 0114 	str.w	r0, [r7, #276]	; 0x114
      break;
 80015ae:	e01a      	b.n	80015e6 <uartPrintf+0xde>

    case _DEF_UART3:
      ret = uartWrite(ch, (uint8_t*)buf, len);
 80015b0:	f8d7 2110 	ldr.w	r2, [r7, #272]	; 0x110
 80015b4:	f107 0110 	add.w	r1, r7, #16
 80015b8:	f507 738c 	add.w	r3, r7, #280	; 0x118
 80015bc:	f2a3 1311 	subw	r3, r3, #273	; 0x111
 80015c0:	781b      	ldrb	r3, [r3, #0]
 80015c2:	4618      	mov	r0, r3
 80015c4:	f7ff feca 	bl	800135c <uartWrite>
 80015c8:	f8c7 0114 	str.w	r0, [r7, #276]	; 0x114
      break;
 80015cc:	e00b      	b.n	80015e6 <uartPrintf+0xde>

    case _DEF_UART4:  //usb
      //usb로 print한다.
      ret = cdcWrite((uint8_t*)buf, len);
 80015ce:	f8d7 2110 	ldr.w	r2, [r7, #272]	; 0x110
 80015d2:	f107 0310 	add.w	r3, r7, #16
 80015d6:	4611      	mov	r1, r2
 80015d8:	4618      	mov	r0, r3
 80015da:	f008 f935 	bl	8009848 <cdcWrite>
 80015de:	4603      	mov	r3, r0
 80015e0:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
      break;
 80015e4:	bf00      	nop
  }

  va_end(args);

  return ret;
 80015e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
}
 80015ea:	4618      	mov	r0, r3
 80015ec:	f507 778e 	add.w	r7, r7, #284	; 0x11c
 80015f0:	46bd      	mov	sp, r7
 80015f2:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80015f6:	b003      	add	sp, #12
 80015f8:	4770      	bx	lr
 80015fa:	bf00      	nop

080015fc <uartGetBaud>:

uint32_t uartGetBaud(uint8_t ch)
{
 80015fc:	b580      	push	{r7, lr}
 80015fe:	b084      	sub	sp, #16
 8001600:	af00      	add	r7, sp, #0
 8001602:	4603      	mov	r3, r0
 8001604:	71fb      	strb	r3, [r7, #7]
  uint32_t baud;
  switch(ch)
 8001606:	79fb      	ldrb	r3, [r7, #7]
 8001608:	2b03      	cmp	r3, #3
 800160a:	d80f      	bhi.n	800162c <uartGetBaud+0x30>
 800160c:	a201      	add	r2, pc, #4	; (adr r2, 8001614 <uartGetBaud+0x18>)
 800160e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001612:	bf00      	nop
 8001614:	0800162d 	.word	0x0800162d
 8001618:	0800162d 	.word	0x0800162d
 800161c:	0800162d 	.word	0x0800162d
 8001620:	08001625 	.word	0x08001625

    case _DEF_UART3:
      break;

    case _DEF_UART4:      //usb cdc
      baud = cdcGetBaud();
 8001624:	f008 f938 	bl	8009898 <cdcGetBaud>
 8001628:	60f8      	str	r0, [r7, #12]
      break;
 800162a:	bf00      	nop
  }

  return baud;
 800162c:	68fb      	ldr	r3, [r7, #12]
}
 800162e:	4618      	mov	r0, r3
 8001630:	3710      	adds	r7, #16
 8001632:	46bd      	mov	sp, r7
 8001634:	bd80      	pop	{r7, pc}
 8001636:	bf00      	nop

08001638 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001638:	b580      	push	{r7, lr}
 800163a:	b082      	sub	sp, #8
 800163c:	af00      	add	r7, sp, #0
 800163e:	6078      	str	r0, [r7, #4]
  if(uart_tbl[_DEF_UART1].rx_mode == UART_MODE_INTERRUPT)
 8001640:	4b0a      	ldr	r3, [pc, #40]	; (800166c <HAL_UART_RxCpltCallback+0x34>)
 8001642:	7a9b      	ldrb	r3, [r3, #10]
 8001644:	2b01      	cmp	r3, #1
 8001646:	d10c      	bne.n	8001662 <HAL_UART_RxCpltCallback+0x2a>
  {
    qbufferWrite(&qbuffer[_DEF_UART1], &qbuffer[_DEF_UART1].p_buf[0], 1); //uart rx 수신데이터를 큐버퍼에 쓴다.
 8001648:	4b09      	ldr	r3, [pc, #36]	; (8001670 <HAL_UART_RxCpltCallback+0x38>)
 800164a:	68db      	ldr	r3, [r3, #12]
 800164c:	2201      	movs	r2, #1
 800164e:	4619      	mov	r1, r3
 8001650:	4807      	ldr	r0, [pc, #28]	; (8001670 <HAL_UART_RxCpltCallback+0x38>)
 8001652:	f7ff fa29 	bl	8000aa8 <qbufferWrite>

    HAL_UART_Receive_IT(&huart1, (uint8_t*)&uart_rx_qbuf[0], 1);  //수신인터럽트를 다시 활성화 한다.
 8001656:	2201      	movs	r2, #1
 8001658:	4906      	ldr	r1, [pc, #24]	; (8001674 <HAL_UART_RxCpltCallback+0x3c>)
 800165a:	4807      	ldr	r0, [pc, #28]	; (8001678 <HAL_UART_RxCpltCallback+0x40>)
 800165c:	f003 fad4 	bl	8004c08 <HAL_UART_Receive_IT>
 8001660:	e000      	b.n	8001664 <HAL_UART_RxCpltCallback+0x2c>
  }
  else
  {
    return;
 8001662:	bf00      	nop
  }
}
 8001664:	3708      	adds	r7, #8
 8001666:	46bd      	mov	sp, r7
 8001668:	bd80      	pop	{r7, pc}
 800166a:	bf00      	nop
 800166c:	20000590 	.word	0x20000590
 8001670:	20000550 	.word	0x20000550
 8001674:	200008d0 	.word	0x200008d0
 8001678:	20000364 	.word	0x20000364

0800167c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800167c:	b580      	push	{r7, lr}
 800167e:	b08e      	sub	sp, #56	; 0x38
 8001680:	af00      	add	r7, sp, #0
 8001682:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001684:	f107 0320 	add.w	r3, r7, #32
 8001688:	2200      	movs	r2, #0
 800168a:	601a      	str	r2, [r3, #0]
 800168c:	605a      	str	r2, [r3, #4]
 800168e:	609a      	str	r2, [r3, #8]
 8001690:	60da      	str	r2, [r3, #12]
 8001692:	611a      	str	r2, [r3, #16]

  uart_t *p_uart;

  if(uartHandle->Instance==USART1)
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	681b      	ldr	r3, [r3, #0]
 8001698:	4a71      	ldr	r2, [pc, #452]	; (8001860 <HAL_UART_MspInit+0x1e4>)
 800169a:	4293      	cmp	r3, r2
 800169c:	d16d      	bne.n	800177a <HAL_UART_MspInit+0xfe>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800169e:	2300      	movs	r3, #0
 80016a0:	61fb      	str	r3, [r7, #28]
 80016a2:	4b70      	ldr	r3, [pc, #448]	; (8001864 <HAL_UART_MspInit+0x1e8>)
 80016a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80016a6:	4a6f      	ldr	r2, [pc, #444]	; (8001864 <HAL_UART_MspInit+0x1e8>)
 80016a8:	f043 0310 	orr.w	r3, r3, #16
 80016ac:	6453      	str	r3, [r2, #68]	; 0x44
 80016ae:	4b6d      	ldr	r3, [pc, #436]	; (8001864 <HAL_UART_MspInit+0x1e8>)
 80016b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80016b2:	f003 0310 	and.w	r3, r3, #16
 80016b6:	61fb      	str	r3, [r7, #28]
 80016b8:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80016ba:	2300      	movs	r3, #0
 80016bc:	61bb      	str	r3, [r7, #24]
 80016be:	4b69      	ldr	r3, [pc, #420]	; (8001864 <HAL_UART_MspInit+0x1e8>)
 80016c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016c2:	4a68      	ldr	r2, [pc, #416]	; (8001864 <HAL_UART_MspInit+0x1e8>)
 80016c4:	f043 0301 	orr.w	r3, r3, #1
 80016c8:	6313      	str	r3, [r2, #48]	; 0x30
 80016ca:	4b66      	ldr	r3, [pc, #408]	; (8001864 <HAL_UART_MspInit+0x1e8>)
 80016cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016ce:	f003 0301 	and.w	r3, r3, #1
 80016d2:	61bb      	str	r3, [r7, #24]
 80016d4:	69bb      	ldr	r3, [r7, #24]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80016d6:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80016da:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016dc:	2302      	movs	r3, #2
 80016de:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016e0:	2300      	movs	r3, #0
 80016e2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80016e4:	2303      	movs	r3, #3
 80016e6:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80016e8:	2307      	movs	r3, #7
 80016ea:	633b      	str	r3, [r7, #48]	; 0x30
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016ec:	f107 0320 	add.w	r3, r7, #32
 80016f0:	4619      	mov	r1, r3
 80016f2:	485d      	ldr	r0, [pc, #372]	; (8001868 <HAL_UART_MspInit+0x1ec>)
 80016f4:	f000 ffe4 	bl	80026c0 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */

    p_uart = &uart_tbl[_DEF_UART1];
 80016f8:	4b5c      	ldr	r3, [pc, #368]	; (800186c <HAL_UART_MspInit+0x1f0>)
 80016fa:	637b      	str	r3, [r7, #52]	; 0x34

    p_uart->hdma_rx.Instance = DMA2_Stream2;
 80016fc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80016fe:	4a5c      	ldr	r2, [pc, #368]	; (8001870 <HAL_UART_MspInit+0x1f4>)
 8001700:	62da      	str	r2, [r3, #44]	; 0x2c
    p_uart->hdma_rx.Init.Channel = DMA_CHANNEL_4;
 8001702:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001704:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001708:	631a      	str	r2, [r3, #48]	; 0x30
    p_uart->hdma_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800170a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800170c:	2200      	movs	r2, #0
 800170e:	635a      	str	r2, [r3, #52]	; 0x34
    p_uart->hdma_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001710:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001712:	2200      	movs	r2, #0
 8001714:	639a      	str	r2, [r3, #56]	; 0x38
    p_uart->hdma_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001716:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001718:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800171c:	63da      	str	r2, [r3, #60]	; 0x3c
    p_uart->hdma_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800171e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001720:	2200      	movs	r2, #0
 8001722:	641a      	str	r2, [r3, #64]	; 0x40
    p_uart->hdma_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001724:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001726:	2200      	movs	r2, #0
 8001728:	645a      	str	r2, [r3, #68]	; 0x44
    p_uart->hdma_rx.Init.Mode = DMA_CIRCULAR;
 800172a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800172c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001730:	649a      	str	r2, [r3, #72]	; 0x48
    p_uart->hdma_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001732:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001734:	2200      	movs	r2, #0
 8001736:	64da      	str	r2, [r3, #76]	; 0x4c
    p_uart->hdma_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001738:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800173a:	2200      	movs	r2, #0
 800173c:	651a      	str	r2, [r3, #80]	; 0x50
    if (HAL_DMA_Init(&p_uart->hdma_rx) != HAL_OK)
 800173e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001740:	332c      	adds	r3, #44	; 0x2c
 8001742:	4618      	mov	r0, r3
 8001744:	f000 fb60 	bl	8001e08 <HAL_DMA_Init>
 8001748:	4603      	mov	r3, r0
 800174a:	2b00      	cmp	r3, #0
 800174c:	d001      	beq.n	8001752 <HAL_UART_MspInit+0xd6>
    {
      Error_Handler();
 800174e:	f000 f975 	bl	8001a3c <Error_Handler>
    }

    __HAL_LINKDMA(&p_uart->handle,hdmarx,p_uart->hdma_rx);
 8001752:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001754:	f103 022c 	add.w	r2, r3, #44	; 0x2c
 8001758:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800175a:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
 800175e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001760:	f103 028c 	add.w	r2, r3, #140	; 0x8c
 8001764:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001766:	665a      	str	r2, [r3, #100]	; 0x64

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8001768:	2200      	movs	r2, #0
 800176a:	2100      	movs	r1, #0
 800176c:	2025      	movs	r0, #37	; 0x25
 800176e:	f000 fb06 	bl	8001d7e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001772:	2025      	movs	r0, #37	; 0x25
 8001774:	f000 fb1f 	bl	8001db6 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8001778:	e0f4      	b.n	8001964 <HAL_UART_MspInit+0x2e8>
  else if(uartHandle->Instance==USART2)
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	681b      	ldr	r3, [r3, #0]
 800177e:	4a3d      	ldr	r2, [pc, #244]	; (8001874 <HAL_UART_MspInit+0x1f8>)
 8001780:	4293      	cmp	r3, r2
 8001782:	d17d      	bne.n	8001880 <HAL_UART_MspInit+0x204>
    __HAL_RCC_USART2_CLK_ENABLE();
 8001784:	2300      	movs	r3, #0
 8001786:	617b      	str	r3, [r7, #20]
 8001788:	4b36      	ldr	r3, [pc, #216]	; (8001864 <HAL_UART_MspInit+0x1e8>)
 800178a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800178c:	4a35      	ldr	r2, [pc, #212]	; (8001864 <HAL_UART_MspInit+0x1e8>)
 800178e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001792:	6413      	str	r3, [r2, #64]	; 0x40
 8001794:	4b33      	ldr	r3, [pc, #204]	; (8001864 <HAL_UART_MspInit+0x1e8>)
 8001796:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001798:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800179c:	617b      	str	r3, [r7, #20]
 800179e:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80017a0:	2300      	movs	r3, #0
 80017a2:	613b      	str	r3, [r7, #16]
 80017a4:	4b2f      	ldr	r3, [pc, #188]	; (8001864 <HAL_UART_MspInit+0x1e8>)
 80017a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017a8:	4a2e      	ldr	r2, [pc, #184]	; (8001864 <HAL_UART_MspInit+0x1e8>)
 80017aa:	f043 0301 	orr.w	r3, r3, #1
 80017ae:	6313      	str	r3, [r2, #48]	; 0x30
 80017b0:	4b2c      	ldr	r3, [pc, #176]	; (8001864 <HAL_UART_MspInit+0x1e8>)
 80017b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017b4:	f003 0301 	and.w	r3, r3, #1
 80017b8:	613b      	str	r3, [r7, #16]
 80017ba:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80017bc:	230c      	movs	r3, #12
 80017be:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017c0:	2302      	movs	r3, #2
 80017c2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017c4:	2300      	movs	r3, #0
 80017c6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80017c8:	2303      	movs	r3, #3
 80017ca:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80017cc:	2307      	movs	r3, #7
 80017ce:	633b      	str	r3, [r7, #48]	; 0x30
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017d0:	f107 0320 	add.w	r3, r7, #32
 80017d4:	4619      	mov	r1, r3
 80017d6:	4824      	ldr	r0, [pc, #144]	; (8001868 <HAL_UART_MspInit+0x1ec>)
 80017d8:	f000 ff72 	bl	80026c0 <HAL_GPIO_Init>
    p_uart = &uart_tbl[_DEF_UART2];
 80017dc:	4b26      	ldr	r3, [pc, #152]	; (8001878 <HAL_UART_MspInit+0x1fc>)
 80017de:	637b      	str	r3, [r7, #52]	; 0x34
    p_uart->hdma_rx.Instance = DMA1_Stream5;
 80017e0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80017e2:	4a26      	ldr	r2, [pc, #152]	; (800187c <HAL_UART_MspInit+0x200>)
 80017e4:	62da      	str	r2, [r3, #44]	; 0x2c
    p_uart->hdma_rx.Init.Channel = DMA_CHANNEL_4;
 80017e6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80017e8:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80017ec:	631a      	str	r2, [r3, #48]	; 0x30
    p_uart->hdma_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80017ee:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80017f0:	2200      	movs	r2, #0
 80017f2:	635a      	str	r2, [r3, #52]	; 0x34
    p_uart->hdma_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80017f4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80017f6:	2200      	movs	r2, #0
 80017f8:	639a      	str	r2, [r3, #56]	; 0x38
    p_uart->hdma_rx.Init.MemInc = DMA_MINC_ENABLE;
 80017fa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80017fc:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001800:	63da      	str	r2, [r3, #60]	; 0x3c
    p_uart->hdma_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001802:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001804:	2200      	movs	r2, #0
 8001806:	641a      	str	r2, [r3, #64]	; 0x40
    p_uart->hdma_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001808:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800180a:	2200      	movs	r2, #0
 800180c:	645a      	str	r2, [r3, #68]	; 0x44
    p_uart->hdma_rx.Init.Mode = DMA_CIRCULAR;
 800180e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001810:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001814:	649a      	str	r2, [r3, #72]	; 0x48
    p_uart->hdma_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001816:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001818:	2200      	movs	r2, #0
 800181a:	64da      	str	r2, [r3, #76]	; 0x4c
    p_uart->hdma_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800181c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800181e:	2200      	movs	r2, #0
 8001820:	651a      	str	r2, [r3, #80]	; 0x50
    if (HAL_DMA_Init(&p_uart->hdma_rx) != HAL_OK)
 8001822:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001824:	332c      	adds	r3, #44	; 0x2c
 8001826:	4618      	mov	r0, r3
 8001828:	f000 faee 	bl	8001e08 <HAL_DMA_Init>
 800182c:	4603      	mov	r3, r0
 800182e:	2b00      	cmp	r3, #0
 8001830:	d001      	beq.n	8001836 <HAL_UART_MspInit+0x1ba>
      Error_Handler();
 8001832:	f000 f903 	bl	8001a3c <Error_Handler>
    __HAL_LINKDMA(&p_uart->handle,hdmarx,p_uart->hdma_rx);
 8001836:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001838:	f103 022c 	add.w	r2, r3, #44	; 0x2c
 800183c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800183e:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
 8001842:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001844:	f103 028c 	add.w	r2, r3, #140	; 0x8c
 8001848:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800184a:	665a      	str	r2, [r3, #100]	; 0x64
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 800184c:	2200      	movs	r2, #0
 800184e:	2100      	movs	r1, #0
 8001850:	2026      	movs	r0, #38	; 0x26
 8001852:	f000 fa94 	bl	8001d7e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001856:	2026      	movs	r0, #38	; 0x26
 8001858:	f000 faad 	bl	8001db6 <HAL_NVIC_EnableIRQ>
}
 800185c:	e082      	b.n	8001964 <HAL_UART_MspInit+0x2e8>
 800185e:	bf00      	nop
 8001860:	40011000 	.word	0x40011000
 8001864:	40023800 	.word	0x40023800
 8001868:	40020000 	.word	0x40020000
 800186c:	20000590 	.word	0x20000590
 8001870:	40026440 	.word	0x40026440
 8001874:	40004400 	.word	0x40004400
 8001878:	20000660 	.word	0x20000660
 800187c:	40026088 	.word	0x40026088
  else if(uartHandle->Instance==USART3)
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	4a39      	ldr	r2, [pc, #228]	; (800196c <HAL_UART_MspInit+0x2f0>)
 8001886:	4293      	cmp	r3, r2
 8001888:	d16c      	bne.n	8001964 <HAL_UART_MspInit+0x2e8>
    __HAL_RCC_USART3_CLK_ENABLE();
 800188a:	2300      	movs	r3, #0
 800188c:	60fb      	str	r3, [r7, #12]
 800188e:	4b38      	ldr	r3, [pc, #224]	; (8001970 <HAL_UART_MspInit+0x2f4>)
 8001890:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001892:	4a37      	ldr	r2, [pc, #220]	; (8001970 <HAL_UART_MspInit+0x2f4>)
 8001894:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001898:	6413      	str	r3, [r2, #64]	; 0x40
 800189a:	4b35      	ldr	r3, [pc, #212]	; (8001970 <HAL_UART_MspInit+0x2f4>)
 800189c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800189e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80018a2:	60fb      	str	r3, [r7, #12]
 80018a4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80018a6:	2300      	movs	r3, #0
 80018a8:	60bb      	str	r3, [r7, #8]
 80018aa:	4b31      	ldr	r3, [pc, #196]	; (8001970 <HAL_UART_MspInit+0x2f4>)
 80018ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018ae:	4a30      	ldr	r2, [pc, #192]	; (8001970 <HAL_UART_MspInit+0x2f4>)
 80018b0:	f043 0302 	orr.w	r3, r3, #2
 80018b4:	6313      	str	r3, [r2, #48]	; 0x30
 80018b6:	4b2e      	ldr	r3, [pc, #184]	; (8001970 <HAL_UART_MspInit+0x2f4>)
 80018b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018ba:	f003 0302 	and.w	r3, r3, #2
 80018be:	60bb      	str	r3, [r7, #8]
 80018c0:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80018c2:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80018c6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018c8:	2302      	movs	r3, #2
 80018ca:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018cc:	2300      	movs	r3, #0
 80018ce:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80018d0:	2303      	movs	r3, #3
 80018d2:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80018d4:	2307      	movs	r3, #7
 80018d6:	633b      	str	r3, [r7, #48]	; 0x30
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018d8:	f107 0320 	add.w	r3, r7, #32
 80018dc:	4619      	mov	r1, r3
 80018de:	4825      	ldr	r0, [pc, #148]	; (8001974 <HAL_UART_MspInit+0x2f8>)
 80018e0:	f000 feee 	bl	80026c0 <HAL_GPIO_Init>
    p_uart = &uart_tbl[_DEF_UART3];
 80018e4:	4b24      	ldr	r3, [pc, #144]	; (8001978 <HAL_UART_MspInit+0x2fc>)
 80018e6:	637b      	str	r3, [r7, #52]	; 0x34
    p_uart->hdma_rx.Instance = DMA1_Stream1;
 80018e8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80018ea:	4a24      	ldr	r2, [pc, #144]	; (800197c <HAL_UART_MspInit+0x300>)
 80018ec:	62da      	str	r2, [r3, #44]	; 0x2c
    p_uart->hdma_rx.Init.Channel = DMA_CHANNEL_4;
 80018ee:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80018f0:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80018f4:	631a      	str	r2, [r3, #48]	; 0x30
    p_uart->hdma_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80018f6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80018f8:	2200      	movs	r2, #0
 80018fa:	635a      	str	r2, [r3, #52]	; 0x34
    p_uart->hdma_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80018fc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80018fe:	2200      	movs	r2, #0
 8001900:	639a      	str	r2, [r3, #56]	; 0x38
    p_uart->hdma_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001902:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001904:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001908:	63da      	str	r2, [r3, #60]	; 0x3c
    p_uart->hdma_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800190a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800190c:	2200      	movs	r2, #0
 800190e:	641a      	str	r2, [r3, #64]	; 0x40
    p_uart->hdma_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001910:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001912:	2200      	movs	r2, #0
 8001914:	645a      	str	r2, [r3, #68]	; 0x44
    p_uart->hdma_rx.Init.Mode = DMA_CIRCULAR;
 8001916:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001918:	f44f 7280 	mov.w	r2, #256	; 0x100
 800191c:	649a      	str	r2, [r3, #72]	; 0x48
    p_uart->hdma_rx.Init.Priority = DMA_PRIORITY_LOW;
 800191e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001920:	2200      	movs	r2, #0
 8001922:	64da      	str	r2, [r3, #76]	; 0x4c
    p_uart->hdma_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001924:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001926:	2200      	movs	r2, #0
 8001928:	651a      	str	r2, [r3, #80]	; 0x50
    if (HAL_DMA_Init(&p_uart->hdma_rx) != HAL_OK)
 800192a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800192c:	332c      	adds	r3, #44	; 0x2c
 800192e:	4618      	mov	r0, r3
 8001930:	f000 fa6a 	bl	8001e08 <HAL_DMA_Init>
 8001934:	4603      	mov	r3, r0
 8001936:	2b00      	cmp	r3, #0
 8001938:	d001      	beq.n	800193e <HAL_UART_MspInit+0x2c2>
      Error_Handler();
 800193a:	f000 f87f 	bl	8001a3c <Error_Handler>
    __HAL_LINKDMA(&p_uart->handle,hdmarx,p_uart->hdma_rx);
 800193e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001940:	f103 022c 	add.w	r2, r3, #44	; 0x2c
 8001944:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001946:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
 800194a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800194c:	f103 028c 	add.w	r2, r3, #140	; 0x8c
 8001950:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001952:	665a      	str	r2, [r3, #100]	; 0x64
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8001954:	2200      	movs	r2, #0
 8001956:	2100      	movs	r1, #0
 8001958:	2027      	movs	r0, #39	; 0x27
 800195a:	f000 fa10 	bl	8001d7e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 800195e:	2027      	movs	r0, #39	; 0x27
 8001960:	f000 fa29 	bl	8001db6 <HAL_NVIC_EnableIRQ>
}
 8001964:	bf00      	nop
 8001966:	3738      	adds	r7, #56	; 0x38
 8001968:	46bd      	mov	sp, r7
 800196a:	bd80      	pop	{r7, pc}
 800196c:	40004800 	.word	0x40004800
 8001970:	40023800 	.word	0x40023800
 8001974:	40020400 	.word	0x40020400
 8001978:	20000730 	.word	0x20000730
 800197c:	40026028 	.word	0x40026028

08001980 <HAL_UART_MspDeInit>:

void HAL_UART_MspDeInit(UART_HandleTypeDef* uartHandle)
{
 8001980:	b580      	push	{r7, lr}
 8001982:	b082      	sub	sp, #8
 8001984:	af00      	add	r7, sp, #0
 8001986:	6078      	str	r0, [r7, #4]

  if(uartHandle->Instance==USART1)
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	681b      	ldr	r3, [r3, #0]
 800198c:	4a25      	ldr	r2, [pc, #148]	; (8001a24 <HAL_UART_MspDeInit+0xa4>)
 800198e:	4293      	cmp	r3, r2
 8001990:	d113      	bne.n	80019ba <HAL_UART_MspDeInit+0x3a>
  {
  /* USER CODE BEGIN USART1_MspDeInit 0 */

  /* USER CODE END USART1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_USART1_CLK_DISABLE();
 8001992:	4b25      	ldr	r3, [pc, #148]	; (8001a28 <HAL_UART_MspDeInit+0xa8>)
 8001994:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001996:	4a24      	ldr	r2, [pc, #144]	; (8001a28 <HAL_UART_MspDeInit+0xa8>)
 8001998:	f023 0310 	bic.w	r3, r3, #16
 800199c:	6453      	str	r3, [r2, #68]	; 0x44

    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_9|GPIO_PIN_10);
 800199e:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 80019a2:	4822      	ldr	r0, [pc, #136]	; (8001a2c <HAL_UART_MspDeInit+0xac>)
 80019a4:	f001 f826 	bl	80029f4 <HAL_GPIO_DeInit>

    /* USART1 DMA DeInit */
    HAL_DMA_DeInit(uartHandle->hdmarx);
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80019ac:	4618      	mov	r0, r3
 80019ae:	f000 fad9 	bl	8001f64 <HAL_DMA_DeInit>

    /* USART1 interrupt Deinit */
    HAL_NVIC_DisableIRQ(USART1_IRQn);
 80019b2:	2025      	movs	r0, #37	; 0x25
 80019b4:	f000 fa0d 	bl	8001dd2 <HAL_NVIC_DisableIRQ>
    HAL_NVIC_DisableIRQ(USART3_IRQn);
  /* USER CODE BEGIN USART1_MspDeInit 1 */

  /* USER CODE END USART1_MspDeInit 1 */
  }
}
 80019b8:	e02f      	b.n	8001a1a <HAL_UART_MspDeInit+0x9a>
  else if(uartHandle->Instance==USART2)
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	681b      	ldr	r3, [r3, #0]
 80019be:	4a1c      	ldr	r2, [pc, #112]	; (8001a30 <HAL_UART_MspDeInit+0xb0>)
 80019c0:	4293      	cmp	r3, r2
 80019c2:	d112      	bne.n	80019ea <HAL_UART_MspDeInit+0x6a>
    __HAL_RCC_USART2_CLK_DISABLE();
 80019c4:	4b18      	ldr	r3, [pc, #96]	; (8001a28 <HAL_UART_MspDeInit+0xa8>)
 80019c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019c8:	4a17      	ldr	r2, [pc, #92]	; (8001a28 <HAL_UART_MspDeInit+0xa8>)
 80019ca:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 80019ce:	6413      	str	r3, [r2, #64]	; 0x40
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_2|GPIO_PIN_3);
 80019d0:	210c      	movs	r1, #12
 80019d2:	4816      	ldr	r0, [pc, #88]	; (8001a2c <HAL_UART_MspDeInit+0xac>)
 80019d4:	f001 f80e 	bl	80029f4 <HAL_GPIO_DeInit>
    HAL_DMA_DeInit(uartHandle->hdmarx);
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80019dc:	4618      	mov	r0, r3
 80019de:	f000 fac1 	bl	8001f64 <HAL_DMA_DeInit>
    HAL_NVIC_DisableIRQ(USART2_IRQn);
 80019e2:	2026      	movs	r0, #38	; 0x26
 80019e4:	f000 f9f5 	bl	8001dd2 <HAL_NVIC_DisableIRQ>
}
 80019e8:	e017      	b.n	8001a1a <HAL_UART_MspDeInit+0x9a>
  else if(uartHandle->Instance==USART3)
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	681b      	ldr	r3, [r3, #0]
 80019ee:	4a11      	ldr	r2, [pc, #68]	; (8001a34 <HAL_UART_MspDeInit+0xb4>)
 80019f0:	4293      	cmp	r3, r2
 80019f2:	d112      	bne.n	8001a1a <HAL_UART_MspDeInit+0x9a>
    __HAL_RCC_USART3_CLK_DISABLE();
 80019f4:	4b0c      	ldr	r3, [pc, #48]	; (8001a28 <HAL_UART_MspDeInit+0xa8>)
 80019f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019f8:	4a0b      	ldr	r2, [pc, #44]	; (8001a28 <HAL_UART_MspDeInit+0xa8>)
 80019fa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80019fe:	6413      	str	r3, [r2, #64]	; 0x40
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_10|GPIO_PIN_11);
 8001a00:	f44f 6140 	mov.w	r1, #3072	; 0xc00
 8001a04:	480c      	ldr	r0, [pc, #48]	; (8001a38 <HAL_UART_MspDeInit+0xb8>)
 8001a06:	f000 fff5 	bl	80029f4 <HAL_GPIO_DeInit>
    HAL_DMA_DeInit(uartHandle->hdmarx);
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001a0e:	4618      	mov	r0, r3
 8001a10:	f000 faa8 	bl	8001f64 <HAL_DMA_DeInit>
    HAL_NVIC_DisableIRQ(USART3_IRQn);
 8001a14:	2027      	movs	r0, #39	; 0x27
 8001a16:	f000 f9dc 	bl	8001dd2 <HAL_NVIC_DisableIRQ>
}
 8001a1a:	bf00      	nop
 8001a1c:	3708      	adds	r7, #8
 8001a1e:	46bd      	mov	sp, r7
 8001a20:	bd80      	pop	{r7, pc}
 8001a22:	bf00      	nop
 8001a24:	40011000 	.word	0x40011000
 8001a28:	40023800 	.word	0x40023800
 8001a2c:	40020000 	.word	0x40020000
 8001a30:	40004400 	.word	0x40004400
 8001a34:	40004800 	.word	0x40004800
 8001a38:	40020400 	.word	0x40020400

08001a3c <Error_Handler>:
void Error_Handler(void)
{
 8001a3c:	b480      	push	{r7}
 8001a3e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001a40:	b672      	cpsid	i
}
 8001a42:	bf00      	nop
  __disable_irq();
  while (1)
 8001a44:	e7fe      	b.n	8001a44 <Error_Handler+0x8>

08001a46 <hwInit>:


#include "hw.h"

void hwInit(void)
{
 8001a46:	b580      	push	{r7, lr}
 8001a48:	af00      	add	r7, sp, #0
  bspInit();
 8001a4a:	f7fe fe19 	bl	8000680 <bspInit>
  ledInit();
 8001a4e:	f7ff f8fd 	bl	8000c4c <ledInit>
  buttonInit();
 8001a52:	f7ff f8c3 	bl	8000bdc <buttonInit>
  timerInit();
 8001a56:	f7ff f9cd 	bl	8000df4 <timerInit>
  swtimerInit();
 8001a5a:	f7ff f985 	bl	8000d68 <swtimerInit>
  //uartInit();
}
 8001a5e:	bf00      	nop
 8001a60:	bd80      	pop	{r7, pc}
	...

08001a64 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001a64:	b580      	push	{r7, lr}
 8001a66:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001a68:	4b0e      	ldr	r3, [pc, #56]	; (8001aa4 <HAL_Init+0x40>)
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	4a0d      	ldr	r2, [pc, #52]	; (8001aa4 <HAL_Init+0x40>)
 8001a6e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001a72:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001a74:	4b0b      	ldr	r3, [pc, #44]	; (8001aa4 <HAL_Init+0x40>)
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	4a0a      	ldr	r2, [pc, #40]	; (8001aa4 <HAL_Init+0x40>)
 8001a7a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001a7e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001a80:	4b08      	ldr	r3, [pc, #32]	; (8001aa4 <HAL_Init+0x40>)
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	4a07      	ldr	r2, [pc, #28]	; (8001aa4 <HAL_Init+0x40>)
 8001a86:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001a8a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001a8c:	2003      	movs	r0, #3
 8001a8e:	f000 f96b 	bl	8001d68 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001a92:	200f      	movs	r0, #15
 8001a94:	f000 f808 	bl	8001aa8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001a98:	f7fe feea 	bl	8000870 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001a9c:	2300      	movs	r3, #0
}
 8001a9e:	4618      	mov	r0, r3
 8001aa0:	bd80      	pop	{r7, pc}
 8001aa2:	bf00      	nop
 8001aa4:	40023c00 	.word	0x40023c00

08001aa8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001aa8:	b580      	push	{r7, lr}
 8001aaa:	b082      	sub	sp, #8
 8001aac:	af00      	add	r7, sp, #0
 8001aae:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001ab0:	4b12      	ldr	r3, [pc, #72]	; (8001afc <HAL_InitTick+0x54>)
 8001ab2:	681a      	ldr	r2, [r3, #0]
 8001ab4:	4b12      	ldr	r3, [pc, #72]	; (8001b00 <HAL_InitTick+0x58>)
 8001ab6:	781b      	ldrb	r3, [r3, #0]
 8001ab8:	4619      	mov	r1, r3
 8001aba:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001abe:	fbb3 f3f1 	udiv	r3, r3, r1
 8001ac2:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ac6:	4618      	mov	r0, r3
 8001ac8:	f000 f991 	bl	8001dee <HAL_SYSTICK_Config>
 8001acc:	4603      	mov	r3, r0
 8001ace:	2b00      	cmp	r3, #0
 8001ad0:	d001      	beq.n	8001ad6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001ad2:	2301      	movs	r3, #1
 8001ad4:	e00e      	b.n	8001af4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	2b0f      	cmp	r3, #15
 8001ada:	d80a      	bhi.n	8001af2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001adc:	2200      	movs	r2, #0
 8001ade:	6879      	ldr	r1, [r7, #4]
 8001ae0:	f04f 30ff 	mov.w	r0, #4294967295
 8001ae4:	f000 f94b 	bl	8001d7e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001ae8:	4a06      	ldr	r2, [pc, #24]	; (8001b04 <HAL_InitTick+0x5c>)
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001aee:	2300      	movs	r3, #0
 8001af0:	e000      	b.n	8001af4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001af2:	2301      	movs	r3, #1
}
 8001af4:	4618      	mov	r0, r3
 8001af6:	3708      	adds	r7, #8
 8001af8:	46bd      	mov	sp, r7
 8001afa:	bd80      	pop	{r7, pc}
 8001afc:	20000000 	.word	0x20000000
 8001b00:	20000048 	.word	0x20000048
 8001b04:	20000044 	.word	0x20000044

08001b08 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001b08:	b480      	push	{r7}
 8001b0a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001b0c:	4b05      	ldr	r3, [pc, #20]	; (8001b24 <HAL_IncTick+0x1c>)
 8001b0e:	781b      	ldrb	r3, [r3, #0]
 8001b10:	461a      	mov	r2, r3
 8001b12:	4b05      	ldr	r3, [pc, #20]	; (8001b28 <HAL_IncTick+0x20>)
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	4413      	add	r3, r2
 8001b18:	4a03      	ldr	r2, [pc, #12]	; (8001b28 <HAL_IncTick+0x20>)
 8001b1a:	6013      	str	r3, [r2, #0]
}
 8001b1c:	bf00      	nop
 8001b1e:	46bd      	mov	sp, r7
 8001b20:	bc80      	pop	{r7}
 8001b22:	4770      	bx	lr
 8001b24:	20000048 	.word	0x20000048
 8001b28:	20000910 	.word	0x20000910

08001b2c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001b2c:	b480      	push	{r7}
 8001b2e:	af00      	add	r7, sp, #0
  return uwTick;
 8001b30:	4b02      	ldr	r3, [pc, #8]	; (8001b3c <HAL_GetTick+0x10>)
 8001b32:	681b      	ldr	r3, [r3, #0]
}
 8001b34:	4618      	mov	r0, r3
 8001b36:	46bd      	mov	sp, r7
 8001b38:	bc80      	pop	{r7}
 8001b3a:	4770      	bx	lr
 8001b3c:	20000910 	.word	0x20000910

08001b40 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001b40:	b580      	push	{r7, lr}
 8001b42:	b084      	sub	sp, #16
 8001b44:	af00      	add	r7, sp, #0
 8001b46:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001b48:	f7ff fff0 	bl	8001b2c <HAL_GetTick>
 8001b4c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001b52:	68fb      	ldr	r3, [r7, #12]
 8001b54:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001b58:	d005      	beq.n	8001b66 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001b5a:	4b0a      	ldr	r3, [pc, #40]	; (8001b84 <HAL_Delay+0x44>)
 8001b5c:	781b      	ldrb	r3, [r3, #0]
 8001b5e:	461a      	mov	r2, r3
 8001b60:	68fb      	ldr	r3, [r7, #12]
 8001b62:	4413      	add	r3, r2
 8001b64:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001b66:	bf00      	nop
 8001b68:	f7ff ffe0 	bl	8001b2c <HAL_GetTick>
 8001b6c:	4602      	mov	r2, r0
 8001b6e:	68bb      	ldr	r3, [r7, #8]
 8001b70:	1ad3      	subs	r3, r2, r3
 8001b72:	68fa      	ldr	r2, [r7, #12]
 8001b74:	429a      	cmp	r2, r3
 8001b76:	d8f7      	bhi.n	8001b68 <HAL_Delay+0x28>
  {
  }
}
 8001b78:	bf00      	nop
 8001b7a:	bf00      	nop
 8001b7c:	3710      	adds	r7, #16
 8001b7e:	46bd      	mov	sp, r7
 8001b80:	bd80      	pop	{r7, pc}
 8001b82:	bf00      	nop
 8001b84:	20000048 	.word	0x20000048

08001b88 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001b88:	b480      	push	{r7}
 8001b8a:	b085      	sub	sp, #20
 8001b8c:	af00      	add	r7, sp, #0
 8001b8e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	f003 0307 	and.w	r3, r3, #7
 8001b96:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001b98:	4b0c      	ldr	r3, [pc, #48]	; (8001bcc <__NVIC_SetPriorityGrouping+0x44>)
 8001b9a:	68db      	ldr	r3, [r3, #12]
 8001b9c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001b9e:	68ba      	ldr	r2, [r7, #8]
 8001ba0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001ba4:	4013      	ands	r3, r2
 8001ba6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001ba8:	68fb      	ldr	r3, [r7, #12]
 8001baa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001bac:	68bb      	ldr	r3, [r7, #8]
 8001bae:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001bb0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001bb4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001bb8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001bba:	4a04      	ldr	r2, [pc, #16]	; (8001bcc <__NVIC_SetPriorityGrouping+0x44>)
 8001bbc:	68bb      	ldr	r3, [r7, #8]
 8001bbe:	60d3      	str	r3, [r2, #12]
}
 8001bc0:	bf00      	nop
 8001bc2:	3714      	adds	r7, #20
 8001bc4:	46bd      	mov	sp, r7
 8001bc6:	bc80      	pop	{r7}
 8001bc8:	4770      	bx	lr
 8001bca:	bf00      	nop
 8001bcc:	e000ed00 	.word	0xe000ed00

08001bd0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001bd0:	b480      	push	{r7}
 8001bd2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001bd4:	4b04      	ldr	r3, [pc, #16]	; (8001be8 <__NVIC_GetPriorityGrouping+0x18>)
 8001bd6:	68db      	ldr	r3, [r3, #12]
 8001bd8:	0a1b      	lsrs	r3, r3, #8
 8001bda:	f003 0307 	and.w	r3, r3, #7
}
 8001bde:	4618      	mov	r0, r3
 8001be0:	46bd      	mov	sp, r7
 8001be2:	bc80      	pop	{r7}
 8001be4:	4770      	bx	lr
 8001be6:	bf00      	nop
 8001be8:	e000ed00 	.word	0xe000ed00

08001bec <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001bec:	b480      	push	{r7}
 8001bee:	b083      	sub	sp, #12
 8001bf0:	af00      	add	r7, sp, #0
 8001bf2:	4603      	mov	r3, r0
 8001bf4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001bf6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bfa:	2b00      	cmp	r3, #0
 8001bfc:	db0b      	blt.n	8001c16 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001bfe:	79fb      	ldrb	r3, [r7, #7]
 8001c00:	f003 021f 	and.w	r2, r3, #31
 8001c04:	4906      	ldr	r1, [pc, #24]	; (8001c20 <__NVIC_EnableIRQ+0x34>)
 8001c06:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c0a:	095b      	lsrs	r3, r3, #5
 8001c0c:	2001      	movs	r0, #1
 8001c0e:	fa00 f202 	lsl.w	r2, r0, r2
 8001c12:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001c16:	bf00      	nop
 8001c18:	370c      	adds	r7, #12
 8001c1a:	46bd      	mov	sp, r7
 8001c1c:	bc80      	pop	{r7}
 8001c1e:	4770      	bx	lr
 8001c20:	e000e100 	.word	0xe000e100

08001c24 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8001c24:	b480      	push	{r7}
 8001c26:	b083      	sub	sp, #12
 8001c28:	af00      	add	r7, sp, #0
 8001c2a:	4603      	mov	r3, r0
 8001c2c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001c2e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c32:	2b00      	cmp	r3, #0
 8001c34:	db12      	blt.n	8001c5c <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001c36:	79fb      	ldrb	r3, [r7, #7]
 8001c38:	f003 021f 	and.w	r2, r3, #31
 8001c3c:	490a      	ldr	r1, [pc, #40]	; (8001c68 <__NVIC_DisableIRQ+0x44>)
 8001c3e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c42:	095b      	lsrs	r3, r3, #5
 8001c44:	2001      	movs	r0, #1
 8001c46:	fa00 f202 	lsl.w	r2, r0, r2
 8001c4a:	3320      	adds	r3, #32
 8001c4c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8001c50:	f3bf 8f4f 	dsb	sy
}
 8001c54:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001c56:	f3bf 8f6f 	isb	sy
}
 8001c5a:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8001c5c:	bf00      	nop
 8001c5e:	370c      	adds	r7, #12
 8001c60:	46bd      	mov	sp, r7
 8001c62:	bc80      	pop	{r7}
 8001c64:	4770      	bx	lr
 8001c66:	bf00      	nop
 8001c68:	e000e100 	.word	0xe000e100

08001c6c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001c6c:	b480      	push	{r7}
 8001c6e:	b083      	sub	sp, #12
 8001c70:	af00      	add	r7, sp, #0
 8001c72:	4603      	mov	r3, r0
 8001c74:	6039      	str	r1, [r7, #0]
 8001c76:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001c78:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c7c:	2b00      	cmp	r3, #0
 8001c7e:	db0a      	blt.n	8001c96 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c80:	683b      	ldr	r3, [r7, #0]
 8001c82:	b2da      	uxtb	r2, r3
 8001c84:	490c      	ldr	r1, [pc, #48]	; (8001cb8 <__NVIC_SetPriority+0x4c>)
 8001c86:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c8a:	0112      	lsls	r2, r2, #4
 8001c8c:	b2d2      	uxtb	r2, r2
 8001c8e:	440b      	add	r3, r1
 8001c90:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001c94:	e00a      	b.n	8001cac <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c96:	683b      	ldr	r3, [r7, #0]
 8001c98:	b2da      	uxtb	r2, r3
 8001c9a:	4908      	ldr	r1, [pc, #32]	; (8001cbc <__NVIC_SetPriority+0x50>)
 8001c9c:	79fb      	ldrb	r3, [r7, #7]
 8001c9e:	f003 030f 	and.w	r3, r3, #15
 8001ca2:	3b04      	subs	r3, #4
 8001ca4:	0112      	lsls	r2, r2, #4
 8001ca6:	b2d2      	uxtb	r2, r2
 8001ca8:	440b      	add	r3, r1
 8001caa:	761a      	strb	r2, [r3, #24]
}
 8001cac:	bf00      	nop
 8001cae:	370c      	adds	r7, #12
 8001cb0:	46bd      	mov	sp, r7
 8001cb2:	bc80      	pop	{r7}
 8001cb4:	4770      	bx	lr
 8001cb6:	bf00      	nop
 8001cb8:	e000e100 	.word	0xe000e100
 8001cbc:	e000ed00 	.word	0xe000ed00

08001cc0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001cc0:	b480      	push	{r7}
 8001cc2:	b089      	sub	sp, #36	; 0x24
 8001cc4:	af00      	add	r7, sp, #0
 8001cc6:	60f8      	str	r0, [r7, #12]
 8001cc8:	60b9      	str	r1, [r7, #8]
 8001cca:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001ccc:	68fb      	ldr	r3, [r7, #12]
 8001cce:	f003 0307 	and.w	r3, r3, #7
 8001cd2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001cd4:	69fb      	ldr	r3, [r7, #28]
 8001cd6:	f1c3 0307 	rsb	r3, r3, #7
 8001cda:	2b04      	cmp	r3, #4
 8001cdc:	bf28      	it	cs
 8001cde:	2304      	movcs	r3, #4
 8001ce0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001ce2:	69fb      	ldr	r3, [r7, #28]
 8001ce4:	3304      	adds	r3, #4
 8001ce6:	2b06      	cmp	r3, #6
 8001ce8:	d902      	bls.n	8001cf0 <NVIC_EncodePriority+0x30>
 8001cea:	69fb      	ldr	r3, [r7, #28]
 8001cec:	3b03      	subs	r3, #3
 8001cee:	e000      	b.n	8001cf2 <NVIC_EncodePriority+0x32>
 8001cf0:	2300      	movs	r3, #0
 8001cf2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001cf4:	f04f 32ff 	mov.w	r2, #4294967295
 8001cf8:	69bb      	ldr	r3, [r7, #24]
 8001cfa:	fa02 f303 	lsl.w	r3, r2, r3
 8001cfe:	43da      	mvns	r2, r3
 8001d00:	68bb      	ldr	r3, [r7, #8]
 8001d02:	401a      	ands	r2, r3
 8001d04:	697b      	ldr	r3, [r7, #20]
 8001d06:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001d08:	f04f 31ff 	mov.w	r1, #4294967295
 8001d0c:	697b      	ldr	r3, [r7, #20]
 8001d0e:	fa01 f303 	lsl.w	r3, r1, r3
 8001d12:	43d9      	mvns	r1, r3
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001d18:	4313      	orrs	r3, r2
         );
}
 8001d1a:	4618      	mov	r0, r3
 8001d1c:	3724      	adds	r7, #36	; 0x24
 8001d1e:	46bd      	mov	sp, r7
 8001d20:	bc80      	pop	{r7}
 8001d22:	4770      	bx	lr

08001d24 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001d24:	b580      	push	{r7, lr}
 8001d26:	b082      	sub	sp, #8
 8001d28:	af00      	add	r7, sp, #0
 8001d2a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	3b01      	subs	r3, #1
 8001d30:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001d34:	d301      	bcc.n	8001d3a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001d36:	2301      	movs	r3, #1
 8001d38:	e00f      	b.n	8001d5a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001d3a:	4a0a      	ldr	r2, [pc, #40]	; (8001d64 <SysTick_Config+0x40>)
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	3b01      	subs	r3, #1
 8001d40:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001d42:	210f      	movs	r1, #15
 8001d44:	f04f 30ff 	mov.w	r0, #4294967295
 8001d48:	f7ff ff90 	bl	8001c6c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001d4c:	4b05      	ldr	r3, [pc, #20]	; (8001d64 <SysTick_Config+0x40>)
 8001d4e:	2200      	movs	r2, #0
 8001d50:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001d52:	4b04      	ldr	r3, [pc, #16]	; (8001d64 <SysTick_Config+0x40>)
 8001d54:	2207      	movs	r2, #7
 8001d56:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001d58:	2300      	movs	r3, #0
}
 8001d5a:	4618      	mov	r0, r3
 8001d5c:	3708      	adds	r7, #8
 8001d5e:	46bd      	mov	sp, r7
 8001d60:	bd80      	pop	{r7, pc}
 8001d62:	bf00      	nop
 8001d64:	e000e010 	.word	0xe000e010

08001d68 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001d68:	b580      	push	{r7, lr}
 8001d6a:	b082      	sub	sp, #8
 8001d6c:	af00      	add	r7, sp, #0
 8001d6e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001d70:	6878      	ldr	r0, [r7, #4]
 8001d72:	f7ff ff09 	bl	8001b88 <__NVIC_SetPriorityGrouping>
}
 8001d76:	bf00      	nop
 8001d78:	3708      	adds	r7, #8
 8001d7a:	46bd      	mov	sp, r7
 8001d7c:	bd80      	pop	{r7, pc}

08001d7e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001d7e:	b580      	push	{r7, lr}
 8001d80:	b086      	sub	sp, #24
 8001d82:	af00      	add	r7, sp, #0
 8001d84:	4603      	mov	r3, r0
 8001d86:	60b9      	str	r1, [r7, #8]
 8001d88:	607a      	str	r2, [r7, #4]
 8001d8a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001d8c:	2300      	movs	r3, #0
 8001d8e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001d90:	f7ff ff1e 	bl	8001bd0 <__NVIC_GetPriorityGrouping>
 8001d94:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001d96:	687a      	ldr	r2, [r7, #4]
 8001d98:	68b9      	ldr	r1, [r7, #8]
 8001d9a:	6978      	ldr	r0, [r7, #20]
 8001d9c:	f7ff ff90 	bl	8001cc0 <NVIC_EncodePriority>
 8001da0:	4602      	mov	r2, r0
 8001da2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001da6:	4611      	mov	r1, r2
 8001da8:	4618      	mov	r0, r3
 8001daa:	f7ff ff5f 	bl	8001c6c <__NVIC_SetPriority>
}
 8001dae:	bf00      	nop
 8001db0:	3718      	adds	r7, #24
 8001db2:	46bd      	mov	sp, r7
 8001db4:	bd80      	pop	{r7, pc}

08001db6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001db6:	b580      	push	{r7, lr}
 8001db8:	b082      	sub	sp, #8
 8001dba:	af00      	add	r7, sp, #0
 8001dbc:	4603      	mov	r3, r0
 8001dbe:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001dc0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001dc4:	4618      	mov	r0, r3
 8001dc6:	f7ff ff11 	bl	8001bec <__NVIC_EnableIRQ>
}
 8001dca:	bf00      	nop
 8001dcc:	3708      	adds	r7, #8
 8001dce:	46bd      	mov	sp, r7
 8001dd0:	bd80      	pop	{r7, pc}

08001dd2 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8001dd2:	b580      	push	{r7, lr}
 8001dd4:	b082      	sub	sp, #8
 8001dd6:	af00      	add	r7, sp, #0
 8001dd8:	4603      	mov	r3, r0
 8001dda:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8001ddc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001de0:	4618      	mov	r0, r3
 8001de2:	f7ff ff1f 	bl	8001c24 <__NVIC_DisableIRQ>
}
 8001de6:	bf00      	nop
 8001de8:	3708      	adds	r7, #8
 8001dea:	46bd      	mov	sp, r7
 8001dec:	bd80      	pop	{r7, pc}

08001dee <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001dee:	b580      	push	{r7, lr}
 8001df0:	b082      	sub	sp, #8
 8001df2:	af00      	add	r7, sp, #0
 8001df4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001df6:	6878      	ldr	r0, [r7, #4]
 8001df8:	f7ff ff94 	bl	8001d24 <SysTick_Config>
 8001dfc:	4603      	mov	r3, r0
}
 8001dfe:	4618      	mov	r0, r3
 8001e00:	3708      	adds	r7, #8
 8001e02:	46bd      	mov	sp, r7
 8001e04:	bd80      	pop	{r7, pc}
	...

08001e08 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001e08:	b580      	push	{r7, lr}
 8001e0a:	b086      	sub	sp, #24
 8001e0c:	af00      	add	r7, sp, #0
 8001e0e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001e10:	2300      	movs	r3, #0
 8001e12:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8001e14:	f7ff fe8a 	bl	8001b2c <HAL_GetTick>
 8001e18:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	2b00      	cmp	r3, #0
 8001e1e:	d101      	bne.n	8001e24 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8001e20:	2301      	movs	r3, #1
 8001e22:	e099      	b.n	8001f58 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	2202      	movs	r2, #2
 8001e28:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	2200      	movs	r2, #0
 8001e30:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	681a      	ldr	r2, [r3, #0]
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	f022 0201 	bic.w	r2, r2, #1
 8001e42:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001e44:	e00f      	b.n	8001e66 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001e46:	f7ff fe71 	bl	8001b2c <HAL_GetTick>
 8001e4a:	4602      	mov	r2, r0
 8001e4c:	693b      	ldr	r3, [r7, #16]
 8001e4e:	1ad3      	subs	r3, r2, r3
 8001e50:	2b05      	cmp	r3, #5
 8001e52:	d908      	bls.n	8001e66 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	2220      	movs	r2, #32
 8001e58:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	2203      	movs	r2, #3
 8001e5e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8001e62:	2303      	movs	r3, #3
 8001e64:	e078      	b.n	8001f58 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	f003 0301 	and.w	r3, r3, #1
 8001e70:	2b00      	cmp	r3, #0
 8001e72:	d1e8      	bne.n	8001e46 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001e7c:	697a      	ldr	r2, [r7, #20]
 8001e7e:	4b38      	ldr	r3, [pc, #224]	; (8001f60 <HAL_DMA_Init+0x158>)
 8001e80:	4013      	ands	r3, r2
 8001e82:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	685a      	ldr	r2, [r3, #4]
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	689b      	ldr	r3, [r3, #8]
 8001e8c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001e92:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	691b      	ldr	r3, [r3, #16]
 8001e98:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001e9e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	699b      	ldr	r3, [r3, #24]
 8001ea4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001eaa:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	6a1b      	ldr	r3, [r3, #32]
 8001eb0:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001eb2:	697a      	ldr	r2, [r7, #20]
 8001eb4:	4313      	orrs	r3, r2
 8001eb6:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ebc:	2b04      	cmp	r3, #4
 8001ebe:	d107      	bne.n	8001ed0 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ec8:	4313      	orrs	r3, r2
 8001eca:	697a      	ldr	r2, [r7, #20]
 8001ecc:	4313      	orrs	r3, r2
 8001ece:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	697a      	ldr	r2, [r7, #20]
 8001ed6:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	695b      	ldr	r3, [r3, #20]
 8001ede:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001ee0:	697b      	ldr	r3, [r7, #20]
 8001ee2:	f023 0307 	bic.w	r3, r3, #7
 8001ee6:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001eec:	697a      	ldr	r2, [r7, #20]
 8001eee:	4313      	orrs	r3, r2
 8001ef0:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ef6:	2b04      	cmp	r3, #4
 8001ef8:	d117      	bne.n	8001f2a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001efe:	697a      	ldr	r2, [r7, #20]
 8001f00:	4313      	orrs	r3, r2
 8001f02:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f08:	2b00      	cmp	r3, #0
 8001f0a:	d00e      	beq.n	8001f2a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8001f0c:	6878      	ldr	r0, [r7, #4]
 8001f0e:	f000 fb5d 	bl	80025cc <DMA_CheckFifoParam>
 8001f12:	4603      	mov	r3, r0
 8001f14:	2b00      	cmp	r3, #0
 8001f16:	d008      	beq.n	8001f2a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	2240      	movs	r2, #64	; 0x40
 8001f1c:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	2201      	movs	r2, #1
 8001f22:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8001f26:	2301      	movs	r3, #1
 8001f28:	e016      	b.n	8001f58 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	697a      	ldr	r2, [r7, #20]
 8001f30:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001f32:	6878      	ldr	r0, [r7, #4]
 8001f34:	f000 fb16 	bl	8002564 <DMA_CalcBaseAndBitshift>
 8001f38:	4603      	mov	r3, r0
 8001f3a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001f40:	223f      	movs	r2, #63	; 0x3f
 8001f42:	409a      	lsls	r2, r3
 8001f44:	68fb      	ldr	r3, [r7, #12]
 8001f46:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	2200      	movs	r2, #0
 8001f4c:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	2201      	movs	r2, #1
 8001f52:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8001f56:	2300      	movs	r3, #0
}
 8001f58:	4618      	mov	r0, r3
 8001f5a:	3718      	adds	r7, #24
 8001f5c:	46bd      	mov	sp, r7
 8001f5e:	bd80      	pop	{r7, pc}
 8001f60:	f010803f 	.word	0xf010803f

08001f64 <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8001f64:	b580      	push	{r7, lr}
 8001f66:	b084      	sub	sp, #16
 8001f68:	af00      	add	r7, sp, #0
 8001f6a:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	2b00      	cmp	r3, #0
 8001f70:	d101      	bne.n	8001f76 <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 8001f72:	2301      	movs	r3, #1
 8001f74:	e050      	b.n	8002018 <HAL_DMA_DeInit+0xb4>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001f7c:	b2db      	uxtb	r3, r3
 8001f7e:	2b02      	cmp	r3, #2
 8001f80:	d101      	bne.n	8001f86 <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 8001f82:	2302      	movs	r3, #2
 8001f84:	e048      	b.n	8002018 <HAL_DMA_DeInit+0xb4>

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	681a      	ldr	r2, [r3, #0]
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	f022 0201 	bic.w	r2, r2, #1
 8001f94:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	2200      	movs	r2, #0
 8001f9c:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	2200      	movs	r2, #0
 8001fa4:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	2200      	movs	r2, #0
 8001fac:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	2200      	movs	r2, #0
 8001fb4:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	2200      	movs	r2, #0
 8001fbc:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = 0x00000021U;
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	2221      	movs	r2, #33	; 0x21
 8001fc4:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001fc6:	6878      	ldr	r0, [r7, #4]
 8001fc8:	f000 facc 	bl	8002564 <DMA_CalcBaseAndBitshift>
 8001fcc:	4603      	mov	r3, r0
 8001fce:	60fb      	str	r3, [r7, #12]
  
  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	2200      	movs	r2, #0
 8001fd4:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->XferHalfCpltCallback = NULL;
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	2200      	movs	r2, #0
 8001fda:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->XferM1CpltCallback = NULL;
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	2200      	movs	r2, #0
 8001fe0:	645a      	str	r2, [r3, #68]	; 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	2200      	movs	r2, #0
 8001fe6:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->XferErrorCallback = NULL;
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	2200      	movs	r2, #0
 8001fec:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->XferAbortCallback = NULL;
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	2200      	movs	r2, #0
 8001ff2:	651a      	str	r2, [r3, #80]	; 0x50

  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001ff8:	223f      	movs	r2, #63	; 0x3f
 8001ffa:	409a      	lsls	r2, r3
 8001ffc:	68fb      	ldr	r3, [r7, #12]
 8001ffe:	609a      	str	r2, [r3, #8]

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	2200      	movs	r2, #0
 8002004:	655a      	str	r2, [r3, #84]	; 0x54

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	2200      	movs	r2, #0
 800200a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	2200      	movs	r2, #0
 8002012:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8002016:	2300      	movs	r3, #0
}
 8002018:	4618      	mov	r0, r3
 800201a:	3710      	adds	r7, #16
 800201c:	46bd      	mov	sp, r7
 800201e:	bd80      	pop	{r7, pc}

08002020 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002020:	b580      	push	{r7, lr}
 8002022:	b086      	sub	sp, #24
 8002024:	af00      	add	r7, sp, #0
 8002026:	60f8      	str	r0, [r7, #12]
 8002028:	60b9      	str	r1, [r7, #8]
 800202a:	607a      	str	r2, [r7, #4]
 800202c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800202e:	2300      	movs	r3, #0
 8002030:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002032:	68fb      	ldr	r3, [r7, #12]
 8002034:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002036:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002038:	68fb      	ldr	r3, [r7, #12]
 800203a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800203e:	2b01      	cmp	r3, #1
 8002040:	d101      	bne.n	8002046 <HAL_DMA_Start_IT+0x26>
 8002042:	2302      	movs	r3, #2
 8002044:	e040      	b.n	80020c8 <HAL_DMA_Start_IT+0xa8>
 8002046:	68fb      	ldr	r3, [r7, #12]
 8002048:	2201      	movs	r2, #1
 800204a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800204e:	68fb      	ldr	r3, [r7, #12]
 8002050:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002054:	b2db      	uxtb	r3, r3
 8002056:	2b01      	cmp	r3, #1
 8002058:	d12f      	bne.n	80020ba <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800205a:	68fb      	ldr	r3, [r7, #12]
 800205c:	2202      	movs	r2, #2
 800205e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002062:	68fb      	ldr	r3, [r7, #12]
 8002064:	2200      	movs	r2, #0
 8002066:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002068:	683b      	ldr	r3, [r7, #0]
 800206a:	687a      	ldr	r2, [r7, #4]
 800206c:	68b9      	ldr	r1, [r7, #8]
 800206e:	68f8      	ldr	r0, [r7, #12]
 8002070:	f000 fa4a 	bl	8002508 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002074:	68fb      	ldr	r3, [r7, #12]
 8002076:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002078:	223f      	movs	r2, #63	; 0x3f
 800207a:	409a      	lsls	r2, r3
 800207c:	693b      	ldr	r3, [r7, #16]
 800207e:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002080:	68fb      	ldr	r3, [r7, #12]
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	681a      	ldr	r2, [r3, #0]
 8002086:	68fb      	ldr	r3, [r7, #12]
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	f042 0216 	orr.w	r2, r2, #22
 800208e:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002090:	68fb      	ldr	r3, [r7, #12]
 8002092:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002094:	2b00      	cmp	r3, #0
 8002096:	d007      	beq.n	80020a8 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002098:	68fb      	ldr	r3, [r7, #12]
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	681a      	ldr	r2, [r3, #0]
 800209e:	68fb      	ldr	r3, [r7, #12]
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	f042 0208 	orr.w	r2, r2, #8
 80020a6:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80020a8:	68fb      	ldr	r3, [r7, #12]
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	681a      	ldr	r2, [r3, #0]
 80020ae:	68fb      	ldr	r3, [r7, #12]
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	f042 0201 	orr.w	r2, r2, #1
 80020b6:	601a      	str	r2, [r3, #0]
 80020b8:	e005      	b.n	80020c6 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80020ba:	68fb      	ldr	r3, [r7, #12]
 80020bc:	2200      	movs	r2, #0
 80020be:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80020c2:	2302      	movs	r3, #2
 80020c4:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80020c6:	7dfb      	ldrb	r3, [r7, #23]
}
 80020c8:	4618      	mov	r0, r3
 80020ca:	3718      	adds	r7, #24
 80020cc:	46bd      	mov	sp, r7
 80020ce:	bd80      	pop	{r7, pc}

080020d0 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80020d0:	b580      	push	{r7, lr}
 80020d2:	b084      	sub	sp, #16
 80020d4:	af00      	add	r7, sp, #0
 80020d6:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80020dc:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80020de:	f7ff fd25 	bl	8001b2c <HAL_GetTick>
 80020e2:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80020ea:	b2db      	uxtb	r3, r3
 80020ec:	2b02      	cmp	r3, #2
 80020ee:	d008      	beq.n	8002102 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	2280      	movs	r2, #128	; 0x80
 80020f4:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	2200      	movs	r2, #0
 80020fa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 80020fe:	2301      	movs	r3, #1
 8002100:	e052      	b.n	80021a8 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	681a      	ldr	r2, [r3, #0]
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	f022 0216 	bic.w	r2, r2, #22
 8002110:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	695a      	ldr	r2, [r3, #20]
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002120:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002126:	2b00      	cmp	r3, #0
 8002128:	d103      	bne.n	8002132 <HAL_DMA_Abort+0x62>
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800212e:	2b00      	cmp	r3, #0
 8002130:	d007      	beq.n	8002142 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	681a      	ldr	r2, [r3, #0]
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	f022 0208 	bic.w	r2, r2, #8
 8002140:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	681a      	ldr	r2, [r3, #0]
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	f022 0201 	bic.w	r2, r2, #1
 8002150:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002152:	e013      	b.n	800217c <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002154:	f7ff fcea 	bl	8001b2c <HAL_GetTick>
 8002158:	4602      	mov	r2, r0
 800215a:	68bb      	ldr	r3, [r7, #8]
 800215c:	1ad3      	subs	r3, r2, r3
 800215e:	2b05      	cmp	r3, #5
 8002160:	d90c      	bls.n	800217c <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	2220      	movs	r2, #32
 8002166:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	2203      	movs	r2, #3
 800216c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	2200      	movs	r2, #0
 8002174:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8002178:	2303      	movs	r3, #3
 800217a:	e015      	b.n	80021a8 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	f003 0301 	and.w	r3, r3, #1
 8002186:	2b00      	cmp	r3, #0
 8002188:	d1e4      	bne.n	8002154 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800218e:	223f      	movs	r2, #63	; 0x3f
 8002190:	409a      	lsls	r2, r3
 8002192:	68fb      	ldr	r3, [r7, #12]
 8002194:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	2201      	movs	r2, #1
 800219a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	2200      	movs	r2, #0
 80021a2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 80021a6:	2300      	movs	r3, #0
}
 80021a8:	4618      	mov	r0, r3
 80021aa:	3710      	adds	r7, #16
 80021ac:	46bd      	mov	sp, r7
 80021ae:	bd80      	pop	{r7, pc}

080021b0 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80021b0:	b480      	push	{r7}
 80021b2:	b083      	sub	sp, #12
 80021b4:	af00      	add	r7, sp, #0
 80021b6:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80021be:	b2db      	uxtb	r3, r3
 80021c0:	2b02      	cmp	r3, #2
 80021c2:	d004      	beq.n	80021ce <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	2280      	movs	r2, #128	; 0x80
 80021c8:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80021ca:	2301      	movs	r3, #1
 80021cc:	e00c      	b.n	80021e8 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	2205      	movs	r2, #5
 80021d2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	681a      	ldr	r2, [r3, #0]
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	f022 0201 	bic.w	r2, r2, #1
 80021e4:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80021e6:	2300      	movs	r3, #0
}
 80021e8:	4618      	mov	r0, r3
 80021ea:	370c      	adds	r7, #12
 80021ec:	46bd      	mov	sp, r7
 80021ee:	bc80      	pop	{r7}
 80021f0:	4770      	bx	lr
	...

080021f4 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80021f4:	b580      	push	{r7, lr}
 80021f6:	b086      	sub	sp, #24
 80021f8:	af00      	add	r7, sp, #0
 80021fa:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80021fc:	2300      	movs	r3, #0
 80021fe:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002200:	4b8e      	ldr	r3, [pc, #568]	; (800243c <HAL_DMA_IRQHandler+0x248>)
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	4a8e      	ldr	r2, [pc, #568]	; (8002440 <HAL_DMA_IRQHandler+0x24c>)
 8002206:	fba2 2303 	umull	r2, r3, r2, r3
 800220a:	0a9b      	lsrs	r3, r3, #10
 800220c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002212:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002214:	693b      	ldr	r3, [r7, #16]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800221e:	2208      	movs	r2, #8
 8002220:	409a      	lsls	r2, r3
 8002222:	68fb      	ldr	r3, [r7, #12]
 8002224:	4013      	ands	r3, r2
 8002226:	2b00      	cmp	r3, #0
 8002228:	d01a      	beq.n	8002260 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	f003 0304 	and.w	r3, r3, #4
 8002234:	2b00      	cmp	r3, #0
 8002236:	d013      	beq.n	8002260 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	681a      	ldr	r2, [r3, #0]
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	f022 0204 	bic.w	r2, r2, #4
 8002246:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800224c:	2208      	movs	r2, #8
 800224e:	409a      	lsls	r2, r3
 8002250:	693b      	ldr	r3, [r7, #16]
 8002252:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002258:	f043 0201 	orr.w	r2, r3, #1
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002264:	2201      	movs	r2, #1
 8002266:	409a      	lsls	r2, r3
 8002268:	68fb      	ldr	r3, [r7, #12]
 800226a:	4013      	ands	r3, r2
 800226c:	2b00      	cmp	r3, #0
 800226e:	d012      	beq.n	8002296 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	695b      	ldr	r3, [r3, #20]
 8002276:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800227a:	2b00      	cmp	r3, #0
 800227c:	d00b      	beq.n	8002296 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002282:	2201      	movs	r2, #1
 8002284:	409a      	lsls	r2, r3
 8002286:	693b      	ldr	r3, [r7, #16]
 8002288:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800228e:	f043 0202 	orr.w	r2, r3, #2
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800229a:	2204      	movs	r2, #4
 800229c:	409a      	lsls	r2, r3
 800229e:	68fb      	ldr	r3, [r7, #12]
 80022a0:	4013      	ands	r3, r2
 80022a2:	2b00      	cmp	r3, #0
 80022a4:	d012      	beq.n	80022cc <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	f003 0302 	and.w	r3, r3, #2
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	d00b      	beq.n	80022cc <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80022b8:	2204      	movs	r2, #4
 80022ba:	409a      	lsls	r2, r3
 80022bc:	693b      	ldr	r3, [r7, #16]
 80022be:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80022c4:	f043 0204 	orr.w	r2, r3, #4
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80022d0:	2210      	movs	r2, #16
 80022d2:	409a      	lsls	r2, r3
 80022d4:	68fb      	ldr	r3, [r7, #12]
 80022d6:	4013      	ands	r3, r2
 80022d8:	2b00      	cmp	r3, #0
 80022da:	d043      	beq.n	8002364 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	f003 0308 	and.w	r3, r3, #8
 80022e6:	2b00      	cmp	r3, #0
 80022e8:	d03c      	beq.n	8002364 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80022ee:	2210      	movs	r2, #16
 80022f0:	409a      	lsls	r2, r3
 80022f2:	693b      	ldr	r3, [r7, #16]
 80022f4:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002300:	2b00      	cmp	r3, #0
 8002302:	d018      	beq.n	8002336 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800230e:	2b00      	cmp	r3, #0
 8002310:	d108      	bne.n	8002324 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002316:	2b00      	cmp	r3, #0
 8002318:	d024      	beq.n	8002364 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800231e:	6878      	ldr	r0, [r7, #4]
 8002320:	4798      	blx	r3
 8002322:	e01f      	b.n	8002364 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002328:	2b00      	cmp	r3, #0
 800232a:	d01b      	beq.n	8002364 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002330:	6878      	ldr	r0, [r7, #4]
 8002332:	4798      	blx	r3
 8002334:	e016      	b.n	8002364 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002340:	2b00      	cmp	r3, #0
 8002342:	d107      	bne.n	8002354 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	681a      	ldr	r2, [r3, #0]
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	f022 0208 	bic.w	r2, r2, #8
 8002352:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002358:	2b00      	cmp	r3, #0
 800235a:	d003      	beq.n	8002364 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002360:	6878      	ldr	r0, [r7, #4]
 8002362:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002368:	2220      	movs	r2, #32
 800236a:	409a      	lsls	r2, r3
 800236c:	68fb      	ldr	r3, [r7, #12]
 800236e:	4013      	ands	r3, r2
 8002370:	2b00      	cmp	r3, #0
 8002372:	f000 808f 	beq.w	8002494 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	f003 0310 	and.w	r3, r3, #16
 8002380:	2b00      	cmp	r3, #0
 8002382:	f000 8087 	beq.w	8002494 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800238a:	2220      	movs	r2, #32
 800238c:	409a      	lsls	r2, r3
 800238e:	693b      	ldr	r3, [r7, #16]
 8002390:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002398:	b2db      	uxtb	r3, r3
 800239a:	2b05      	cmp	r3, #5
 800239c:	d136      	bne.n	800240c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	681a      	ldr	r2, [r3, #0]
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	f022 0216 	bic.w	r2, r2, #22
 80023ac:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	695a      	ldr	r2, [r3, #20]
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80023bc:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	d103      	bne.n	80023ce <HAL_DMA_IRQHandler+0x1da>
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80023ca:	2b00      	cmp	r3, #0
 80023cc:	d007      	beq.n	80023de <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	681a      	ldr	r2, [r3, #0]
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	f022 0208 	bic.w	r2, r2, #8
 80023dc:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80023e2:	223f      	movs	r2, #63	; 0x3f
 80023e4:	409a      	lsls	r2, r3
 80023e6:	693b      	ldr	r3, [r7, #16]
 80023e8:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	2201      	movs	r2, #1
 80023ee:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	2200      	movs	r2, #0
 80023f6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80023fe:	2b00      	cmp	r3, #0
 8002400:	d07e      	beq.n	8002500 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002406:	6878      	ldr	r0, [r7, #4]
 8002408:	4798      	blx	r3
        }
        return;
 800240a:	e079      	b.n	8002500 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002416:	2b00      	cmp	r3, #0
 8002418:	d01d      	beq.n	8002456 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002424:	2b00      	cmp	r3, #0
 8002426:	d10d      	bne.n	8002444 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800242c:	2b00      	cmp	r3, #0
 800242e:	d031      	beq.n	8002494 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002434:	6878      	ldr	r0, [r7, #4]
 8002436:	4798      	blx	r3
 8002438:	e02c      	b.n	8002494 <HAL_DMA_IRQHandler+0x2a0>
 800243a:	bf00      	nop
 800243c:	20000000 	.word	0x20000000
 8002440:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002448:	2b00      	cmp	r3, #0
 800244a:	d023      	beq.n	8002494 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002450:	6878      	ldr	r0, [r7, #4]
 8002452:	4798      	blx	r3
 8002454:	e01e      	b.n	8002494 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002460:	2b00      	cmp	r3, #0
 8002462:	d10f      	bne.n	8002484 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	681a      	ldr	r2, [r3, #0]
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	f022 0210 	bic.w	r2, r2, #16
 8002472:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	2201      	movs	r2, #1
 8002478:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	2200      	movs	r2, #0
 8002480:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002488:	2b00      	cmp	r3, #0
 800248a:	d003      	beq.n	8002494 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002490:	6878      	ldr	r0, [r7, #4]
 8002492:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002498:	2b00      	cmp	r3, #0
 800249a:	d032      	beq.n	8002502 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80024a0:	f003 0301 	and.w	r3, r3, #1
 80024a4:	2b00      	cmp	r3, #0
 80024a6:	d022      	beq.n	80024ee <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	2205      	movs	r2, #5
 80024ac:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	681a      	ldr	r2, [r3, #0]
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	f022 0201 	bic.w	r2, r2, #1
 80024be:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80024c0:	68bb      	ldr	r3, [r7, #8]
 80024c2:	3301      	adds	r3, #1
 80024c4:	60bb      	str	r3, [r7, #8]
 80024c6:	697a      	ldr	r2, [r7, #20]
 80024c8:	429a      	cmp	r2, r3
 80024ca:	d307      	bcc.n	80024dc <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	f003 0301 	and.w	r3, r3, #1
 80024d6:	2b00      	cmp	r3, #0
 80024d8:	d1f2      	bne.n	80024c0 <HAL_DMA_IRQHandler+0x2cc>
 80024da:	e000      	b.n	80024de <HAL_DMA_IRQHandler+0x2ea>
          break;
 80024dc:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	2201      	movs	r2, #1
 80024e2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	2200      	movs	r2, #0
 80024ea:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80024f2:	2b00      	cmp	r3, #0
 80024f4:	d005      	beq.n	8002502 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80024fa:	6878      	ldr	r0, [r7, #4]
 80024fc:	4798      	blx	r3
 80024fe:	e000      	b.n	8002502 <HAL_DMA_IRQHandler+0x30e>
        return;
 8002500:	bf00      	nop
    }
  }
}
 8002502:	3718      	adds	r7, #24
 8002504:	46bd      	mov	sp, r7
 8002506:	bd80      	pop	{r7, pc}

08002508 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002508:	b480      	push	{r7}
 800250a:	b085      	sub	sp, #20
 800250c:	af00      	add	r7, sp, #0
 800250e:	60f8      	str	r0, [r7, #12]
 8002510:	60b9      	str	r1, [r7, #8]
 8002512:	607a      	str	r2, [r7, #4]
 8002514:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8002516:	68fb      	ldr	r3, [r7, #12]
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	681a      	ldr	r2, [r3, #0]
 800251c:	68fb      	ldr	r3, [r7, #12]
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002524:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8002526:	68fb      	ldr	r3, [r7, #12]
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	683a      	ldr	r2, [r7, #0]
 800252c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800252e:	68fb      	ldr	r3, [r7, #12]
 8002530:	689b      	ldr	r3, [r3, #8]
 8002532:	2b40      	cmp	r3, #64	; 0x40
 8002534:	d108      	bne.n	8002548 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8002536:	68fb      	ldr	r3, [r7, #12]
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	687a      	ldr	r2, [r7, #4]
 800253c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800253e:	68fb      	ldr	r3, [r7, #12]
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	68ba      	ldr	r2, [r7, #8]
 8002544:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8002546:	e007      	b.n	8002558 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8002548:	68fb      	ldr	r3, [r7, #12]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	68ba      	ldr	r2, [r7, #8]
 800254e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002550:	68fb      	ldr	r3, [r7, #12]
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	687a      	ldr	r2, [r7, #4]
 8002556:	60da      	str	r2, [r3, #12]
}
 8002558:	bf00      	nop
 800255a:	3714      	adds	r7, #20
 800255c:	46bd      	mov	sp, r7
 800255e:	bc80      	pop	{r7}
 8002560:	4770      	bx	lr
	...

08002564 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002564:	b480      	push	{r7}
 8002566:	b085      	sub	sp, #20
 8002568:	af00      	add	r7, sp, #0
 800256a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	b2db      	uxtb	r3, r3
 8002572:	3b10      	subs	r3, #16
 8002574:	4a13      	ldr	r2, [pc, #76]	; (80025c4 <DMA_CalcBaseAndBitshift+0x60>)
 8002576:	fba2 2303 	umull	r2, r3, r2, r3
 800257a:	091b      	lsrs	r3, r3, #4
 800257c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800257e:	4a12      	ldr	r2, [pc, #72]	; (80025c8 <DMA_CalcBaseAndBitshift+0x64>)
 8002580:	68fb      	ldr	r3, [r7, #12]
 8002582:	4413      	add	r3, r2
 8002584:	781b      	ldrb	r3, [r3, #0]
 8002586:	461a      	mov	r2, r3
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 800258c:	68fb      	ldr	r3, [r7, #12]
 800258e:	2b03      	cmp	r3, #3
 8002590:	d909      	bls.n	80025a6 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800259a:	f023 0303 	bic.w	r3, r3, #3
 800259e:	1d1a      	adds	r2, r3, #4
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	659a      	str	r2, [r3, #88]	; 0x58
 80025a4:	e007      	b.n	80025b6 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80025ae:	f023 0303 	bic.w	r3, r3, #3
 80025b2:	687a      	ldr	r2, [r7, #4]
 80025b4:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80025ba:	4618      	mov	r0, r3
 80025bc:	3714      	adds	r7, #20
 80025be:	46bd      	mov	sp, r7
 80025c0:	bc80      	pop	{r7}
 80025c2:	4770      	bx	lr
 80025c4:	aaaaaaab 	.word	0xaaaaaaab
 80025c8:	0800ae20 	.word	0x0800ae20

080025cc <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80025cc:	b480      	push	{r7}
 80025ce:	b085      	sub	sp, #20
 80025d0:	af00      	add	r7, sp, #0
 80025d2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80025d4:	2300      	movs	r3, #0
 80025d6:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80025dc:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	699b      	ldr	r3, [r3, #24]
 80025e2:	2b00      	cmp	r3, #0
 80025e4:	d11f      	bne.n	8002626 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80025e6:	68bb      	ldr	r3, [r7, #8]
 80025e8:	2b03      	cmp	r3, #3
 80025ea:	d856      	bhi.n	800269a <DMA_CheckFifoParam+0xce>
 80025ec:	a201      	add	r2, pc, #4	; (adr r2, 80025f4 <DMA_CheckFifoParam+0x28>)
 80025ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80025f2:	bf00      	nop
 80025f4:	08002605 	.word	0x08002605
 80025f8:	08002617 	.word	0x08002617
 80025fc:	08002605 	.word	0x08002605
 8002600:	0800269b 	.word	0x0800269b
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002608:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800260c:	2b00      	cmp	r3, #0
 800260e:	d046      	beq.n	800269e <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002610:	2301      	movs	r3, #1
 8002612:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002614:	e043      	b.n	800269e <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800261a:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800261e:	d140      	bne.n	80026a2 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002620:	2301      	movs	r3, #1
 8002622:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002624:	e03d      	b.n	80026a2 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	699b      	ldr	r3, [r3, #24]
 800262a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800262e:	d121      	bne.n	8002674 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002630:	68bb      	ldr	r3, [r7, #8]
 8002632:	2b03      	cmp	r3, #3
 8002634:	d837      	bhi.n	80026a6 <DMA_CheckFifoParam+0xda>
 8002636:	a201      	add	r2, pc, #4	; (adr r2, 800263c <DMA_CheckFifoParam+0x70>)
 8002638:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800263c:	0800264d 	.word	0x0800264d
 8002640:	08002653 	.word	0x08002653
 8002644:	0800264d 	.word	0x0800264d
 8002648:	08002665 	.word	0x08002665
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 800264c:	2301      	movs	r3, #1
 800264e:	73fb      	strb	r3, [r7, #15]
      break;
 8002650:	e030      	b.n	80026b4 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002656:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800265a:	2b00      	cmp	r3, #0
 800265c:	d025      	beq.n	80026aa <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800265e:	2301      	movs	r3, #1
 8002660:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002662:	e022      	b.n	80026aa <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002668:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800266c:	d11f      	bne.n	80026ae <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800266e:	2301      	movs	r3, #1
 8002670:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8002672:	e01c      	b.n	80026ae <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002674:	68bb      	ldr	r3, [r7, #8]
 8002676:	2b02      	cmp	r3, #2
 8002678:	d903      	bls.n	8002682 <DMA_CheckFifoParam+0xb6>
 800267a:	68bb      	ldr	r3, [r7, #8]
 800267c:	2b03      	cmp	r3, #3
 800267e:	d003      	beq.n	8002688 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002680:	e018      	b.n	80026b4 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8002682:	2301      	movs	r3, #1
 8002684:	73fb      	strb	r3, [r7, #15]
      break;
 8002686:	e015      	b.n	80026b4 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800268c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002690:	2b00      	cmp	r3, #0
 8002692:	d00e      	beq.n	80026b2 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8002694:	2301      	movs	r3, #1
 8002696:	73fb      	strb	r3, [r7, #15]
      break;
 8002698:	e00b      	b.n	80026b2 <DMA_CheckFifoParam+0xe6>
      break;
 800269a:	bf00      	nop
 800269c:	e00a      	b.n	80026b4 <DMA_CheckFifoParam+0xe8>
      break;
 800269e:	bf00      	nop
 80026a0:	e008      	b.n	80026b4 <DMA_CheckFifoParam+0xe8>
      break;
 80026a2:	bf00      	nop
 80026a4:	e006      	b.n	80026b4 <DMA_CheckFifoParam+0xe8>
      break;
 80026a6:	bf00      	nop
 80026a8:	e004      	b.n	80026b4 <DMA_CheckFifoParam+0xe8>
      break;
 80026aa:	bf00      	nop
 80026ac:	e002      	b.n	80026b4 <DMA_CheckFifoParam+0xe8>
      break;   
 80026ae:	bf00      	nop
 80026b0:	e000      	b.n	80026b4 <DMA_CheckFifoParam+0xe8>
      break;
 80026b2:	bf00      	nop
    }
  } 
  
  return status; 
 80026b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80026b6:	4618      	mov	r0, r3
 80026b8:	3714      	adds	r7, #20
 80026ba:	46bd      	mov	sp, r7
 80026bc:	bc80      	pop	{r7}
 80026be:	4770      	bx	lr

080026c0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80026c0:	b480      	push	{r7}
 80026c2:	b089      	sub	sp, #36	; 0x24
 80026c4:	af00      	add	r7, sp, #0
 80026c6:	6078      	str	r0, [r7, #4]
 80026c8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80026ca:	2300      	movs	r3, #0
 80026cc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80026ce:	2300      	movs	r3, #0
 80026d0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80026d2:	2300      	movs	r3, #0
 80026d4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80026d6:	2300      	movs	r3, #0
 80026d8:	61fb      	str	r3, [r7, #28]
 80026da:	e16b      	b.n	80029b4 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80026dc:	2201      	movs	r2, #1
 80026de:	69fb      	ldr	r3, [r7, #28]
 80026e0:	fa02 f303 	lsl.w	r3, r2, r3
 80026e4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80026e6:	683b      	ldr	r3, [r7, #0]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	697a      	ldr	r2, [r7, #20]
 80026ec:	4013      	ands	r3, r2
 80026ee:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80026f0:	693a      	ldr	r2, [r7, #16]
 80026f2:	697b      	ldr	r3, [r7, #20]
 80026f4:	429a      	cmp	r2, r3
 80026f6:	f040 815a 	bne.w	80029ae <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80026fa:	683b      	ldr	r3, [r7, #0]
 80026fc:	685b      	ldr	r3, [r3, #4]
 80026fe:	f003 0303 	and.w	r3, r3, #3
 8002702:	2b01      	cmp	r3, #1
 8002704:	d005      	beq.n	8002712 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002706:	683b      	ldr	r3, [r7, #0]
 8002708:	685b      	ldr	r3, [r3, #4]
 800270a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800270e:	2b02      	cmp	r3, #2
 8002710:	d130      	bne.n	8002774 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	689b      	ldr	r3, [r3, #8]
 8002716:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002718:	69fb      	ldr	r3, [r7, #28]
 800271a:	005b      	lsls	r3, r3, #1
 800271c:	2203      	movs	r2, #3
 800271e:	fa02 f303 	lsl.w	r3, r2, r3
 8002722:	43db      	mvns	r3, r3
 8002724:	69ba      	ldr	r2, [r7, #24]
 8002726:	4013      	ands	r3, r2
 8002728:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800272a:	683b      	ldr	r3, [r7, #0]
 800272c:	68da      	ldr	r2, [r3, #12]
 800272e:	69fb      	ldr	r3, [r7, #28]
 8002730:	005b      	lsls	r3, r3, #1
 8002732:	fa02 f303 	lsl.w	r3, r2, r3
 8002736:	69ba      	ldr	r2, [r7, #24]
 8002738:	4313      	orrs	r3, r2
 800273a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	69ba      	ldr	r2, [r7, #24]
 8002740:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	685b      	ldr	r3, [r3, #4]
 8002746:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002748:	2201      	movs	r2, #1
 800274a:	69fb      	ldr	r3, [r7, #28]
 800274c:	fa02 f303 	lsl.w	r3, r2, r3
 8002750:	43db      	mvns	r3, r3
 8002752:	69ba      	ldr	r2, [r7, #24]
 8002754:	4013      	ands	r3, r2
 8002756:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002758:	683b      	ldr	r3, [r7, #0]
 800275a:	685b      	ldr	r3, [r3, #4]
 800275c:	091b      	lsrs	r3, r3, #4
 800275e:	f003 0201 	and.w	r2, r3, #1
 8002762:	69fb      	ldr	r3, [r7, #28]
 8002764:	fa02 f303 	lsl.w	r3, r2, r3
 8002768:	69ba      	ldr	r2, [r7, #24]
 800276a:	4313      	orrs	r3, r2
 800276c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	69ba      	ldr	r2, [r7, #24]
 8002772:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002774:	683b      	ldr	r3, [r7, #0]
 8002776:	685b      	ldr	r3, [r3, #4]
 8002778:	f003 0303 	and.w	r3, r3, #3
 800277c:	2b03      	cmp	r3, #3
 800277e:	d017      	beq.n	80027b0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	68db      	ldr	r3, [r3, #12]
 8002784:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002786:	69fb      	ldr	r3, [r7, #28]
 8002788:	005b      	lsls	r3, r3, #1
 800278a:	2203      	movs	r2, #3
 800278c:	fa02 f303 	lsl.w	r3, r2, r3
 8002790:	43db      	mvns	r3, r3
 8002792:	69ba      	ldr	r2, [r7, #24]
 8002794:	4013      	ands	r3, r2
 8002796:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002798:	683b      	ldr	r3, [r7, #0]
 800279a:	689a      	ldr	r2, [r3, #8]
 800279c:	69fb      	ldr	r3, [r7, #28]
 800279e:	005b      	lsls	r3, r3, #1
 80027a0:	fa02 f303 	lsl.w	r3, r2, r3
 80027a4:	69ba      	ldr	r2, [r7, #24]
 80027a6:	4313      	orrs	r3, r2
 80027a8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	69ba      	ldr	r2, [r7, #24]
 80027ae:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80027b0:	683b      	ldr	r3, [r7, #0]
 80027b2:	685b      	ldr	r3, [r3, #4]
 80027b4:	f003 0303 	and.w	r3, r3, #3
 80027b8:	2b02      	cmp	r3, #2
 80027ba:	d123      	bne.n	8002804 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80027bc:	69fb      	ldr	r3, [r7, #28]
 80027be:	08da      	lsrs	r2, r3, #3
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	3208      	adds	r2, #8
 80027c4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80027c8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80027ca:	69fb      	ldr	r3, [r7, #28]
 80027cc:	f003 0307 	and.w	r3, r3, #7
 80027d0:	009b      	lsls	r3, r3, #2
 80027d2:	220f      	movs	r2, #15
 80027d4:	fa02 f303 	lsl.w	r3, r2, r3
 80027d8:	43db      	mvns	r3, r3
 80027da:	69ba      	ldr	r2, [r7, #24]
 80027dc:	4013      	ands	r3, r2
 80027de:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80027e0:	683b      	ldr	r3, [r7, #0]
 80027e2:	691a      	ldr	r2, [r3, #16]
 80027e4:	69fb      	ldr	r3, [r7, #28]
 80027e6:	f003 0307 	and.w	r3, r3, #7
 80027ea:	009b      	lsls	r3, r3, #2
 80027ec:	fa02 f303 	lsl.w	r3, r2, r3
 80027f0:	69ba      	ldr	r2, [r7, #24]
 80027f2:	4313      	orrs	r3, r2
 80027f4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80027f6:	69fb      	ldr	r3, [r7, #28]
 80027f8:	08da      	lsrs	r2, r3, #3
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	3208      	adds	r2, #8
 80027fe:	69b9      	ldr	r1, [r7, #24]
 8002800:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800280a:	69fb      	ldr	r3, [r7, #28]
 800280c:	005b      	lsls	r3, r3, #1
 800280e:	2203      	movs	r2, #3
 8002810:	fa02 f303 	lsl.w	r3, r2, r3
 8002814:	43db      	mvns	r3, r3
 8002816:	69ba      	ldr	r2, [r7, #24]
 8002818:	4013      	ands	r3, r2
 800281a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800281c:	683b      	ldr	r3, [r7, #0]
 800281e:	685b      	ldr	r3, [r3, #4]
 8002820:	f003 0203 	and.w	r2, r3, #3
 8002824:	69fb      	ldr	r3, [r7, #28]
 8002826:	005b      	lsls	r3, r3, #1
 8002828:	fa02 f303 	lsl.w	r3, r2, r3
 800282c:	69ba      	ldr	r2, [r7, #24]
 800282e:	4313      	orrs	r3, r2
 8002830:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	69ba      	ldr	r2, [r7, #24]
 8002836:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002838:	683b      	ldr	r3, [r7, #0]
 800283a:	685b      	ldr	r3, [r3, #4]
 800283c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002840:	2b00      	cmp	r3, #0
 8002842:	f000 80b4 	beq.w	80029ae <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002846:	2300      	movs	r3, #0
 8002848:	60fb      	str	r3, [r7, #12]
 800284a:	4b5f      	ldr	r3, [pc, #380]	; (80029c8 <HAL_GPIO_Init+0x308>)
 800284c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800284e:	4a5e      	ldr	r2, [pc, #376]	; (80029c8 <HAL_GPIO_Init+0x308>)
 8002850:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002854:	6453      	str	r3, [r2, #68]	; 0x44
 8002856:	4b5c      	ldr	r3, [pc, #368]	; (80029c8 <HAL_GPIO_Init+0x308>)
 8002858:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800285a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800285e:	60fb      	str	r3, [r7, #12]
 8002860:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002862:	4a5a      	ldr	r2, [pc, #360]	; (80029cc <HAL_GPIO_Init+0x30c>)
 8002864:	69fb      	ldr	r3, [r7, #28]
 8002866:	089b      	lsrs	r3, r3, #2
 8002868:	3302      	adds	r3, #2
 800286a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800286e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002870:	69fb      	ldr	r3, [r7, #28]
 8002872:	f003 0303 	and.w	r3, r3, #3
 8002876:	009b      	lsls	r3, r3, #2
 8002878:	220f      	movs	r2, #15
 800287a:	fa02 f303 	lsl.w	r3, r2, r3
 800287e:	43db      	mvns	r3, r3
 8002880:	69ba      	ldr	r2, [r7, #24]
 8002882:	4013      	ands	r3, r2
 8002884:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	4a51      	ldr	r2, [pc, #324]	; (80029d0 <HAL_GPIO_Init+0x310>)
 800288a:	4293      	cmp	r3, r2
 800288c:	d02b      	beq.n	80028e6 <HAL_GPIO_Init+0x226>
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	4a50      	ldr	r2, [pc, #320]	; (80029d4 <HAL_GPIO_Init+0x314>)
 8002892:	4293      	cmp	r3, r2
 8002894:	d025      	beq.n	80028e2 <HAL_GPIO_Init+0x222>
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	4a4f      	ldr	r2, [pc, #316]	; (80029d8 <HAL_GPIO_Init+0x318>)
 800289a:	4293      	cmp	r3, r2
 800289c:	d01f      	beq.n	80028de <HAL_GPIO_Init+0x21e>
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	4a4e      	ldr	r2, [pc, #312]	; (80029dc <HAL_GPIO_Init+0x31c>)
 80028a2:	4293      	cmp	r3, r2
 80028a4:	d019      	beq.n	80028da <HAL_GPIO_Init+0x21a>
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	4a4d      	ldr	r2, [pc, #308]	; (80029e0 <HAL_GPIO_Init+0x320>)
 80028aa:	4293      	cmp	r3, r2
 80028ac:	d013      	beq.n	80028d6 <HAL_GPIO_Init+0x216>
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	4a4c      	ldr	r2, [pc, #304]	; (80029e4 <HAL_GPIO_Init+0x324>)
 80028b2:	4293      	cmp	r3, r2
 80028b4:	d00d      	beq.n	80028d2 <HAL_GPIO_Init+0x212>
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	4a4b      	ldr	r2, [pc, #300]	; (80029e8 <HAL_GPIO_Init+0x328>)
 80028ba:	4293      	cmp	r3, r2
 80028bc:	d007      	beq.n	80028ce <HAL_GPIO_Init+0x20e>
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	4a4a      	ldr	r2, [pc, #296]	; (80029ec <HAL_GPIO_Init+0x32c>)
 80028c2:	4293      	cmp	r3, r2
 80028c4:	d101      	bne.n	80028ca <HAL_GPIO_Init+0x20a>
 80028c6:	2307      	movs	r3, #7
 80028c8:	e00e      	b.n	80028e8 <HAL_GPIO_Init+0x228>
 80028ca:	2308      	movs	r3, #8
 80028cc:	e00c      	b.n	80028e8 <HAL_GPIO_Init+0x228>
 80028ce:	2306      	movs	r3, #6
 80028d0:	e00a      	b.n	80028e8 <HAL_GPIO_Init+0x228>
 80028d2:	2305      	movs	r3, #5
 80028d4:	e008      	b.n	80028e8 <HAL_GPIO_Init+0x228>
 80028d6:	2304      	movs	r3, #4
 80028d8:	e006      	b.n	80028e8 <HAL_GPIO_Init+0x228>
 80028da:	2303      	movs	r3, #3
 80028dc:	e004      	b.n	80028e8 <HAL_GPIO_Init+0x228>
 80028de:	2302      	movs	r3, #2
 80028e0:	e002      	b.n	80028e8 <HAL_GPIO_Init+0x228>
 80028e2:	2301      	movs	r3, #1
 80028e4:	e000      	b.n	80028e8 <HAL_GPIO_Init+0x228>
 80028e6:	2300      	movs	r3, #0
 80028e8:	69fa      	ldr	r2, [r7, #28]
 80028ea:	f002 0203 	and.w	r2, r2, #3
 80028ee:	0092      	lsls	r2, r2, #2
 80028f0:	4093      	lsls	r3, r2
 80028f2:	69ba      	ldr	r2, [r7, #24]
 80028f4:	4313      	orrs	r3, r2
 80028f6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80028f8:	4934      	ldr	r1, [pc, #208]	; (80029cc <HAL_GPIO_Init+0x30c>)
 80028fa:	69fb      	ldr	r3, [r7, #28]
 80028fc:	089b      	lsrs	r3, r3, #2
 80028fe:	3302      	adds	r3, #2
 8002900:	69ba      	ldr	r2, [r7, #24]
 8002902:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002906:	4b3a      	ldr	r3, [pc, #232]	; (80029f0 <HAL_GPIO_Init+0x330>)
 8002908:	689b      	ldr	r3, [r3, #8]
 800290a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800290c:	693b      	ldr	r3, [r7, #16]
 800290e:	43db      	mvns	r3, r3
 8002910:	69ba      	ldr	r2, [r7, #24]
 8002912:	4013      	ands	r3, r2
 8002914:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002916:	683b      	ldr	r3, [r7, #0]
 8002918:	685b      	ldr	r3, [r3, #4]
 800291a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800291e:	2b00      	cmp	r3, #0
 8002920:	d003      	beq.n	800292a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8002922:	69ba      	ldr	r2, [r7, #24]
 8002924:	693b      	ldr	r3, [r7, #16]
 8002926:	4313      	orrs	r3, r2
 8002928:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800292a:	4a31      	ldr	r2, [pc, #196]	; (80029f0 <HAL_GPIO_Init+0x330>)
 800292c:	69bb      	ldr	r3, [r7, #24]
 800292e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002930:	4b2f      	ldr	r3, [pc, #188]	; (80029f0 <HAL_GPIO_Init+0x330>)
 8002932:	68db      	ldr	r3, [r3, #12]
 8002934:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002936:	693b      	ldr	r3, [r7, #16]
 8002938:	43db      	mvns	r3, r3
 800293a:	69ba      	ldr	r2, [r7, #24]
 800293c:	4013      	ands	r3, r2
 800293e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002940:	683b      	ldr	r3, [r7, #0]
 8002942:	685b      	ldr	r3, [r3, #4]
 8002944:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002948:	2b00      	cmp	r3, #0
 800294a:	d003      	beq.n	8002954 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 800294c:	69ba      	ldr	r2, [r7, #24]
 800294e:	693b      	ldr	r3, [r7, #16]
 8002950:	4313      	orrs	r3, r2
 8002952:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002954:	4a26      	ldr	r2, [pc, #152]	; (80029f0 <HAL_GPIO_Init+0x330>)
 8002956:	69bb      	ldr	r3, [r7, #24]
 8002958:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800295a:	4b25      	ldr	r3, [pc, #148]	; (80029f0 <HAL_GPIO_Init+0x330>)
 800295c:	685b      	ldr	r3, [r3, #4]
 800295e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002960:	693b      	ldr	r3, [r7, #16]
 8002962:	43db      	mvns	r3, r3
 8002964:	69ba      	ldr	r2, [r7, #24]
 8002966:	4013      	ands	r3, r2
 8002968:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800296a:	683b      	ldr	r3, [r7, #0]
 800296c:	685b      	ldr	r3, [r3, #4]
 800296e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002972:	2b00      	cmp	r3, #0
 8002974:	d003      	beq.n	800297e <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8002976:	69ba      	ldr	r2, [r7, #24]
 8002978:	693b      	ldr	r3, [r7, #16]
 800297a:	4313      	orrs	r3, r2
 800297c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800297e:	4a1c      	ldr	r2, [pc, #112]	; (80029f0 <HAL_GPIO_Init+0x330>)
 8002980:	69bb      	ldr	r3, [r7, #24]
 8002982:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002984:	4b1a      	ldr	r3, [pc, #104]	; (80029f0 <HAL_GPIO_Init+0x330>)
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800298a:	693b      	ldr	r3, [r7, #16]
 800298c:	43db      	mvns	r3, r3
 800298e:	69ba      	ldr	r2, [r7, #24]
 8002990:	4013      	ands	r3, r2
 8002992:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002994:	683b      	ldr	r3, [r7, #0]
 8002996:	685b      	ldr	r3, [r3, #4]
 8002998:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800299c:	2b00      	cmp	r3, #0
 800299e:	d003      	beq.n	80029a8 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80029a0:	69ba      	ldr	r2, [r7, #24]
 80029a2:	693b      	ldr	r3, [r7, #16]
 80029a4:	4313      	orrs	r3, r2
 80029a6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80029a8:	4a11      	ldr	r2, [pc, #68]	; (80029f0 <HAL_GPIO_Init+0x330>)
 80029aa:	69bb      	ldr	r3, [r7, #24]
 80029ac:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80029ae:	69fb      	ldr	r3, [r7, #28]
 80029b0:	3301      	adds	r3, #1
 80029b2:	61fb      	str	r3, [r7, #28]
 80029b4:	69fb      	ldr	r3, [r7, #28]
 80029b6:	2b0f      	cmp	r3, #15
 80029b8:	f67f ae90 	bls.w	80026dc <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80029bc:	bf00      	nop
 80029be:	bf00      	nop
 80029c0:	3724      	adds	r7, #36	; 0x24
 80029c2:	46bd      	mov	sp, r7
 80029c4:	bc80      	pop	{r7}
 80029c6:	4770      	bx	lr
 80029c8:	40023800 	.word	0x40023800
 80029cc:	40013800 	.word	0x40013800
 80029d0:	40020000 	.word	0x40020000
 80029d4:	40020400 	.word	0x40020400
 80029d8:	40020800 	.word	0x40020800
 80029dc:	40020c00 	.word	0x40020c00
 80029e0:	40021000 	.word	0x40021000
 80029e4:	40021400 	.word	0x40021400
 80029e8:	40021800 	.word	0x40021800
 80029ec:	40021c00 	.word	0x40021c00
 80029f0:	40013c00 	.word	0x40013c00

080029f4 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 80029f4:	b480      	push	{r7}
 80029f6:	b087      	sub	sp, #28
 80029f8:	af00      	add	r7, sp, #0
 80029fa:	6078      	str	r0, [r7, #4]
 80029fc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80029fe:	2300      	movs	r3, #0
 8002a00:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 8002a02:	2300      	movs	r3, #0
 8002a04:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 8002a06:	2300      	movs	r3, #0
 8002a08:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002a0a:	2300      	movs	r3, #0
 8002a0c:	617b      	str	r3, [r7, #20]
 8002a0e:	e0cd      	b.n	8002bac <HAL_GPIO_DeInit+0x1b8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002a10:	2201      	movs	r2, #1
 8002a12:	697b      	ldr	r3, [r7, #20]
 8002a14:	fa02 f303 	lsl.w	r3, r2, r3
 8002a18:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 8002a1a:	683a      	ldr	r2, [r7, #0]
 8002a1c:	693b      	ldr	r3, [r7, #16]
 8002a1e:	4013      	ands	r3, r2
 8002a20:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 8002a22:	68fa      	ldr	r2, [r7, #12]
 8002a24:	693b      	ldr	r3, [r7, #16]
 8002a26:	429a      	cmp	r2, r3
 8002a28:	f040 80bd 	bne.w	8002ba6 <HAL_GPIO_DeInit+0x1b2>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 8002a2c:	4a64      	ldr	r2, [pc, #400]	; (8002bc0 <HAL_GPIO_DeInit+0x1cc>)
 8002a2e:	697b      	ldr	r3, [r7, #20]
 8002a30:	089b      	lsrs	r3, r3, #2
 8002a32:	3302      	adds	r3, #2
 8002a34:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002a38:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 8002a3a:	697b      	ldr	r3, [r7, #20]
 8002a3c:	f003 0303 	and.w	r3, r3, #3
 8002a40:	009b      	lsls	r3, r3, #2
 8002a42:	220f      	movs	r2, #15
 8002a44:	fa02 f303 	lsl.w	r3, r2, r3
 8002a48:	68ba      	ldr	r2, [r7, #8]
 8002a4a:	4013      	ands	r3, r2
 8002a4c:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	4a5c      	ldr	r2, [pc, #368]	; (8002bc4 <HAL_GPIO_DeInit+0x1d0>)
 8002a52:	4293      	cmp	r3, r2
 8002a54:	d02b      	beq.n	8002aae <HAL_GPIO_DeInit+0xba>
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	4a5b      	ldr	r2, [pc, #364]	; (8002bc8 <HAL_GPIO_DeInit+0x1d4>)
 8002a5a:	4293      	cmp	r3, r2
 8002a5c:	d025      	beq.n	8002aaa <HAL_GPIO_DeInit+0xb6>
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	4a5a      	ldr	r2, [pc, #360]	; (8002bcc <HAL_GPIO_DeInit+0x1d8>)
 8002a62:	4293      	cmp	r3, r2
 8002a64:	d01f      	beq.n	8002aa6 <HAL_GPIO_DeInit+0xb2>
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	4a59      	ldr	r2, [pc, #356]	; (8002bd0 <HAL_GPIO_DeInit+0x1dc>)
 8002a6a:	4293      	cmp	r3, r2
 8002a6c:	d019      	beq.n	8002aa2 <HAL_GPIO_DeInit+0xae>
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	4a58      	ldr	r2, [pc, #352]	; (8002bd4 <HAL_GPIO_DeInit+0x1e0>)
 8002a72:	4293      	cmp	r3, r2
 8002a74:	d013      	beq.n	8002a9e <HAL_GPIO_DeInit+0xaa>
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	4a57      	ldr	r2, [pc, #348]	; (8002bd8 <HAL_GPIO_DeInit+0x1e4>)
 8002a7a:	4293      	cmp	r3, r2
 8002a7c:	d00d      	beq.n	8002a9a <HAL_GPIO_DeInit+0xa6>
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	4a56      	ldr	r2, [pc, #344]	; (8002bdc <HAL_GPIO_DeInit+0x1e8>)
 8002a82:	4293      	cmp	r3, r2
 8002a84:	d007      	beq.n	8002a96 <HAL_GPIO_DeInit+0xa2>
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	4a55      	ldr	r2, [pc, #340]	; (8002be0 <HAL_GPIO_DeInit+0x1ec>)
 8002a8a:	4293      	cmp	r3, r2
 8002a8c:	d101      	bne.n	8002a92 <HAL_GPIO_DeInit+0x9e>
 8002a8e:	2307      	movs	r3, #7
 8002a90:	e00e      	b.n	8002ab0 <HAL_GPIO_DeInit+0xbc>
 8002a92:	2308      	movs	r3, #8
 8002a94:	e00c      	b.n	8002ab0 <HAL_GPIO_DeInit+0xbc>
 8002a96:	2306      	movs	r3, #6
 8002a98:	e00a      	b.n	8002ab0 <HAL_GPIO_DeInit+0xbc>
 8002a9a:	2305      	movs	r3, #5
 8002a9c:	e008      	b.n	8002ab0 <HAL_GPIO_DeInit+0xbc>
 8002a9e:	2304      	movs	r3, #4
 8002aa0:	e006      	b.n	8002ab0 <HAL_GPIO_DeInit+0xbc>
 8002aa2:	2303      	movs	r3, #3
 8002aa4:	e004      	b.n	8002ab0 <HAL_GPIO_DeInit+0xbc>
 8002aa6:	2302      	movs	r3, #2
 8002aa8:	e002      	b.n	8002ab0 <HAL_GPIO_DeInit+0xbc>
 8002aaa:	2301      	movs	r3, #1
 8002aac:	e000      	b.n	8002ab0 <HAL_GPIO_DeInit+0xbc>
 8002aae:	2300      	movs	r3, #0
 8002ab0:	697a      	ldr	r2, [r7, #20]
 8002ab2:	f002 0203 	and.w	r2, r2, #3
 8002ab6:	0092      	lsls	r2, r2, #2
 8002ab8:	4093      	lsls	r3, r2
 8002aba:	68ba      	ldr	r2, [r7, #8]
 8002abc:	429a      	cmp	r2, r3
 8002abe:	d132      	bne.n	8002b26 <HAL_GPIO_DeInit+0x132>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8002ac0:	4b48      	ldr	r3, [pc, #288]	; (8002be4 <HAL_GPIO_DeInit+0x1f0>)
 8002ac2:	681a      	ldr	r2, [r3, #0]
 8002ac4:	68fb      	ldr	r3, [r7, #12]
 8002ac6:	43db      	mvns	r3, r3
 8002ac8:	4946      	ldr	r1, [pc, #280]	; (8002be4 <HAL_GPIO_DeInit+0x1f0>)
 8002aca:	4013      	ands	r3, r2
 8002acc:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 8002ace:	4b45      	ldr	r3, [pc, #276]	; (8002be4 <HAL_GPIO_DeInit+0x1f0>)
 8002ad0:	685a      	ldr	r2, [r3, #4]
 8002ad2:	68fb      	ldr	r3, [r7, #12]
 8002ad4:	43db      	mvns	r3, r3
 8002ad6:	4943      	ldr	r1, [pc, #268]	; (8002be4 <HAL_GPIO_DeInit+0x1f0>)
 8002ad8:	4013      	ands	r3, r2
 8002ada:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8002adc:	4b41      	ldr	r3, [pc, #260]	; (8002be4 <HAL_GPIO_DeInit+0x1f0>)
 8002ade:	68da      	ldr	r2, [r3, #12]
 8002ae0:	68fb      	ldr	r3, [r7, #12]
 8002ae2:	43db      	mvns	r3, r3
 8002ae4:	493f      	ldr	r1, [pc, #252]	; (8002be4 <HAL_GPIO_DeInit+0x1f0>)
 8002ae6:	4013      	ands	r3, r2
 8002ae8:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 8002aea:	4b3e      	ldr	r3, [pc, #248]	; (8002be4 <HAL_GPIO_DeInit+0x1f0>)
 8002aec:	689a      	ldr	r2, [r3, #8]
 8002aee:	68fb      	ldr	r3, [r7, #12]
 8002af0:	43db      	mvns	r3, r3
 8002af2:	493c      	ldr	r1, [pc, #240]	; (8002be4 <HAL_GPIO_DeInit+0x1f0>)
 8002af4:	4013      	ands	r3, r2
 8002af6:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 8002af8:	697b      	ldr	r3, [r7, #20]
 8002afa:	f003 0303 	and.w	r3, r3, #3
 8002afe:	009b      	lsls	r3, r3, #2
 8002b00:	220f      	movs	r2, #15
 8002b02:	fa02 f303 	lsl.w	r3, r2, r3
 8002b06:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 8002b08:	4a2d      	ldr	r2, [pc, #180]	; (8002bc0 <HAL_GPIO_DeInit+0x1cc>)
 8002b0a:	697b      	ldr	r3, [r7, #20]
 8002b0c:	089b      	lsrs	r3, r3, #2
 8002b0e:	3302      	adds	r3, #2
 8002b10:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8002b14:	68bb      	ldr	r3, [r7, #8]
 8002b16:	43da      	mvns	r2, r3
 8002b18:	4829      	ldr	r0, [pc, #164]	; (8002bc0 <HAL_GPIO_DeInit+0x1cc>)
 8002b1a:	697b      	ldr	r3, [r7, #20]
 8002b1c:	089b      	lsrs	r3, r3, #2
 8002b1e:	400a      	ands	r2, r1
 8002b20:	3302      	adds	r3, #2
 8002b22:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	681a      	ldr	r2, [r3, #0]
 8002b2a:	697b      	ldr	r3, [r7, #20]
 8002b2c:	005b      	lsls	r3, r3, #1
 8002b2e:	2103      	movs	r1, #3
 8002b30:	fa01 f303 	lsl.w	r3, r1, r3
 8002b34:	43db      	mvns	r3, r3
 8002b36:	401a      	ands	r2, r3
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002b3c:	697b      	ldr	r3, [r7, #20]
 8002b3e:	08da      	lsrs	r2, r3, #3
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	3208      	adds	r2, #8
 8002b44:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8002b48:	697b      	ldr	r3, [r7, #20]
 8002b4a:	f003 0307 	and.w	r3, r3, #7
 8002b4e:	009b      	lsls	r3, r3, #2
 8002b50:	220f      	movs	r2, #15
 8002b52:	fa02 f303 	lsl.w	r3, r2, r3
 8002b56:	43db      	mvns	r3, r3
 8002b58:	697a      	ldr	r2, [r7, #20]
 8002b5a:	08d2      	lsrs	r2, r2, #3
 8002b5c:	4019      	ands	r1, r3
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	3208      	adds	r2, #8
 8002b62:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	68da      	ldr	r2, [r3, #12]
 8002b6a:	697b      	ldr	r3, [r7, #20]
 8002b6c:	005b      	lsls	r3, r3, #1
 8002b6e:	2103      	movs	r1, #3
 8002b70:	fa01 f303 	lsl.w	r3, r1, r3
 8002b74:	43db      	mvns	r3, r3
 8002b76:	401a      	ands	r2, r3
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	685a      	ldr	r2, [r3, #4]
 8002b80:	2101      	movs	r1, #1
 8002b82:	697b      	ldr	r3, [r7, #20]
 8002b84:	fa01 f303 	lsl.w	r3, r1, r3
 8002b88:	43db      	mvns	r3, r3
 8002b8a:	401a      	ands	r2, r3
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	689a      	ldr	r2, [r3, #8]
 8002b94:	697b      	ldr	r3, [r7, #20]
 8002b96:	005b      	lsls	r3, r3, #1
 8002b98:	2103      	movs	r1, #3
 8002b9a:	fa01 f303 	lsl.w	r3, r1, r3
 8002b9e:	43db      	mvns	r3, r3
 8002ba0:	401a      	ands	r2, r3
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002ba6:	697b      	ldr	r3, [r7, #20]
 8002ba8:	3301      	adds	r3, #1
 8002baa:	617b      	str	r3, [r7, #20]
 8002bac:	697b      	ldr	r3, [r7, #20]
 8002bae:	2b0f      	cmp	r3, #15
 8002bb0:	f67f af2e 	bls.w	8002a10 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 8002bb4:	bf00      	nop
 8002bb6:	bf00      	nop
 8002bb8:	371c      	adds	r7, #28
 8002bba:	46bd      	mov	sp, r7
 8002bbc:	bc80      	pop	{r7}
 8002bbe:	4770      	bx	lr
 8002bc0:	40013800 	.word	0x40013800
 8002bc4:	40020000 	.word	0x40020000
 8002bc8:	40020400 	.word	0x40020400
 8002bcc:	40020800 	.word	0x40020800
 8002bd0:	40020c00 	.word	0x40020c00
 8002bd4:	40021000 	.word	0x40021000
 8002bd8:	40021400 	.word	0x40021400
 8002bdc:	40021800 	.word	0x40021800
 8002be0:	40021c00 	.word	0x40021c00
 8002be4:	40013c00 	.word	0x40013c00

08002be8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002be8:	b480      	push	{r7}
 8002bea:	b083      	sub	sp, #12
 8002bec:	af00      	add	r7, sp, #0
 8002bee:	6078      	str	r0, [r7, #4]
 8002bf0:	460b      	mov	r3, r1
 8002bf2:	807b      	strh	r3, [r7, #2]
 8002bf4:	4613      	mov	r3, r2
 8002bf6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002bf8:	787b      	ldrb	r3, [r7, #1]
 8002bfa:	2b00      	cmp	r3, #0
 8002bfc:	d003      	beq.n	8002c06 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002bfe:	887a      	ldrh	r2, [r7, #2]
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002c04:	e003      	b.n	8002c0e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002c06:	887b      	ldrh	r3, [r7, #2]
 8002c08:	041a      	lsls	r2, r3, #16
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	619a      	str	r2, [r3, #24]
}
 8002c0e:	bf00      	nop
 8002c10:	370c      	adds	r7, #12
 8002c12:	46bd      	mov	sp, r7
 8002c14:	bc80      	pop	{r7}
 8002c16:	4770      	bx	lr

08002c18 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002c18:	b480      	push	{r7}
 8002c1a:	b085      	sub	sp, #20
 8002c1c:	af00      	add	r7, sp, #0
 8002c1e:	6078      	str	r0, [r7, #4]
 8002c20:	460b      	mov	r3, r1
 8002c22:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	695b      	ldr	r3, [r3, #20]
 8002c28:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002c2a:	887a      	ldrh	r2, [r7, #2]
 8002c2c:	68fb      	ldr	r3, [r7, #12]
 8002c2e:	4013      	ands	r3, r2
 8002c30:	041a      	lsls	r2, r3, #16
 8002c32:	68fb      	ldr	r3, [r7, #12]
 8002c34:	43d9      	mvns	r1, r3
 8002c36:	887b      	ldrh	r3, [r7, #2]
 8002c38:	400b      	ands	r3, r1
 8002c3a:	431a      	orrs	r2, r3
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	619a      	str	r2, [r3, #24]
}
 8002c40:	bf00      	nop
 8002c42:	3714      	adds	r7, #20
 8002c44:	46bd      	mov	sp, r7
 8002c46:	bc80      	pop	{r7}
 8002c48:	4770      	bx	lr

08002c4a <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8002c4a:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002c4c:	b08f      	sub	sp, #60	; 0x3c
 8002c4e:	af0a      	add	r7, sp, #40	; 0x28
 8002c50:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	2b00      	cmp	r3, #0
 8002c56:	d101      	bne.n	8002c5c <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8002c58:	2301      	movs	r3, #1
 8002c5a:	e10f      	b.n	8002e7c <HAL_PCD_Init+0x232>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	f893 34bd 	ldrb.w	r3, [r3, #1213]	; 0x4bd
 8002c68:	b2db      	uxtb	r3, r3
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	d106      	bne.n	8002c7c <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	2200      	movs	r2, #0
 8002c72:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8002c76:	6878      	ldr	r0, [r7, #4]
 8002c78:	f007 f856 	bl	8009d28 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	2203      	movs	r2, #3
 8002c80:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8002c84:	68bb      	ldr	r3, [r7, #8]
 8002c86:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002c88:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002c8c:	2b00      	cmp	r3, #0
 8002c8e:	d102      	bne.n	8002c96 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	2200      	movs	r2, #0
 8002c94:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	4618      	mov	r0, r3
 8002c9c:	f003 fa5a 	bl	8006154 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	603b      	str	r3, [r7, #0]
 8002ca6:	687e      	ldr	r6, [r7, #4]
 8002ca8:	466d      	mov	r5, sp
 8002caa:	f106 0410 	add.w	r4, r6, #16
 8002cae:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002cb0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002cb2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002cb4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002cb6:	e894 0003 	ldmia.w	r4, {r0, r1}
 8002cba:	e885 0003 	stmia.w	r5, {r0, r1}
 8002cbe:	1d33      	adds	r3, r6, #4
 8002cc0:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002cc2:	6838      	ldr	r0, [r7, #0]
 8002cc4:	f003 f932 	bl	8005f2c <USB_CoreInit>
 8002cc8:	4603      	mov	r3, r0
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	d005      	beq.n	8002cda <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	2202      	movs	r2, #2
 8002cd2:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8002cd6:	2301      	movs	r3, #1
 8002cd8:	e0d0      	b.n	8002e7c <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	2100      	movs	r1, #0
 8002ce0:	4618      	mov	r0, r3
 8002ce2:	f003 fa47 	bl	8006174 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002ce6:	2300      	movs	r3, #0
 8002ce8:	73fb      	strb	r3, [r7, #15]
 8002cea:	e04a      	b.n	8002d82 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8002cec:	7bfa      	ldrb	r2, [r7, #15]
 8002cee:	6879      	ldr	r1, [r7, #4]
 8002cf0:	4613      	mov	r3, r2
 8002cf2:	00db      	lsls	r3, r3, #3
 8002cf4:	4413      	add	r3, r2
 8002cf6:	009b      	lsls	r3, r3, #2
 8002cf8:	440b      	add	r3, r1
 8002cfa:	333d      	adds	r3, #61	; 0x3d
 8002cfc:	2201      	movs	r2, #1
 8002cfe:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8002d00:	7bfa      	ldrb	r2, [r7, #15]
 8002d02:	6879      	ldr	r1, [r7, #4]
 8002d04:	4613      	mov	r3, r2
 8002d06:	00db      	lsls	r3, r3, #3
 8002d08:	4413      	add	r3, r2
 8002d0a:	009b      	lsls	r3, r3, #2
 8002d0c:	440b      	add	r3, r1
 8002d0e:	333c      	adds	r3, #60	; 0x3c
 8002d10:	7bfa      	ldrb	r2, [r7, #15]
 8002d12:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8002d14:	7bfa      	ldrb	r2, [r7, #15]
 8002d16:	7bfb      	ldrb	r3, [r7, #15]
 8002d18:	b298      	uxth	r0, r3
 8002d1a:	6879      	ldr	r1, [r7, #4]
 8002d1c:	4613      	mov	r3, r2
 8002d1e:	00db      	lsls	r3, r3, #3
 8002d20:	4413      	add	r3, r2
 8002d22:	009b      	lsls	r3, r3, #2
 8002d24:	440b      	add	r3, r1
 8002d26:	3344      	adds	r3, #68	; 0x44
 8002d28:	4602      	mov	r2, r0
 8002d2a:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8002d2c:	7bfa      	ldrb	r2, [r7, #15]
 8002d2e:	6879      	ldr	r1, [r7, #4]
 8002d30:	4613      	mov	r3, r2
 8002d32:	00db      	lsls	r3, r3, #3
 8002d34:	4413      	add	r3, r2
 8002d36:	009b      	lsls	r3, r3, #2
 8002d38:	440b      	add	r3, r1
 8002d3a:	3340      	adds	r3, #64	; 0x40
 8002d3c:	2200      	movs	r2, #0
 8002d3e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8002d40:	7bfa      	ldrb	r2, [r7, #15]
 8002d42:	6879      	ldr	r1, [r7, #4]
 8002d44:	4613      	mov	r3, r2
 8002d46:	00db      	lsls	r3, r3, #3
 8002d48:	4413      	add	r3, r2
 8002d4a:	009b      	lsls	r3, r3, #2
 8002d4c:	440b      	add	r3, r1
 8002d4e:	3348      	adds	r3, #72	; 0x48
 8002d50:	2200      	movs	r2, #0
 8002d52:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8002d54:	7bfa      	ldrb	r2, [r7, #15]
 8002d56:	6879      	ldr	r1, [r7, #4]
 8002d58:	4613      	mov	r3, r2
 8002d5a:	00db      	lsls	r3, r3, #3
 8002d5c:	4413      	add	r3, r2
 8002d5e:	009b      	lsls	r3, r3, #2
 8002d60:	440b      	add	r3, r1
 8002d62:	334c      	adds	r3, #76	; 0x4c
 8002d64:	2200      	movs	r2, #0
 8002d66:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8002d68:	7bfa      	ldrb	r2, [r7, #15]
 8002d6a:	6879      	ldr	r1, [r7, #4]
 8002d6c:	4613      	mov	r3, r2
 8002d6e:	00db      	lsls	r3, r3, #3
 8002d70:	4413      	add	r3, r2
 8002d72:	009b      	lsls	r3, r3, #2
 8002d74:	440b      	add	r3, r1
 8002d76:	3354      	adds	r3, #84	; 0x54
 8002d78:	2200      	movs	r2, #0
 8002d7a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002d7c:	7bfb      	ldrb	r3, [r7, #15]
 8002d7e:	3301      	adds	r3, #1
 8002d80:	73fb      	strb	r3, [r7, #15]
 8002d82:	7bfa      	ldrb	r2, [r7, #15]
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	685b      	ldr	r3, [r3, #4]
 8002d88:	429a      	cmp	r2, r3
 8002d8a:	d3af      	bcc.n	8002cec <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002d8c:	2300      	movs	r3, #0
 8002d8e:	73fb      	strb	r3, [r7, #15]
 8002d90:	e044      	b.n	8002e1c <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8002d92:	7bfa      	ldrb	r2, [r7, #15]
 8002d94:	6879      	ldr	r1, [r7, #4]
 8002d96:	4613      	mov	r3, r2
 8002d98:	00db      	lsls	r3, r3, #3
 8002d9a:	4413      	add	r3, r2
 8002d9c:	009b      	lsls	r3, r3, #2
 8002d9e:	440b      	add	r3, r1
 8002da0:	f203 237d 	addw	r3, r3, #637	; 0x27d
 8002da4:	2200      	movs	r2, #0
 8002da6:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8002da8:	7bfa      	ldrb	r2, [r7, #15]
 8002daa:	6879      	ldr	r1, [r7, #4]
 8002dac:	4613      	mov	r3, r2
 8002dae:	00db      	lsls	r3, r3, #3
 8002db0:	4413      	add	r3, r2
 8002db2:	009b      	lsls	r3, r3, #2
 8002db4:	440b      	add	r3, r1
 8002db6:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 8002dba:	7bfa      	ldrb	r2, [r7, #15]
 8002dbc:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8002dbe:	7bfa      	ldrb	r2, [r7, #15]
 8002dc0:	6879      	ldr	r1, [r7, #4]
 8002dc2:	4613      	mov	r3, r2
 8002dc4:	00db      	lsls	r3, r3, #3
 8002dc6:	4413      	add	r3, r2
 8002dc8:	009b      	lsls	r3, r3, #2
 8002dca:	440b      	add	r3, r1
 8002dcc:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8002dd0:	2200      	movs	r2, #0
 8002dd2:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8002dd4:	7bfa      	ldrb	r2, [r7, #15]
 8002dd6:	6879      	ldr	r1, [r7, #4]
 8002dd8:	4613      	mov	r3, r2
 8002dda:	00db      	lsls	r3, r3, #3
 8002ddc:	4413      	add	r3, r2
 8002dde:	009b      	lsls	r3, r3, #2
 8002de0:	440b      	add	r3, r1
 8002de2:	f503 7322 	add.w	r3, r3, #648	; 0x288
 8002de6:	2200      	movs	r2, #0
 8002de8:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8002dea:	7bfa      	ldrb	r2, [r7, #15]
 8002dec:	6879      	ldr	r1, [r7, #4]
 8002dee:	4613      	mov	r3, r2
 8002df0:	00db      	lsls	r3, r3, #3
 8002df2:	4413      	add	r3, r2
 8002df4:	009b      	lsls	r3, r3, #2
 8002df6:	440b      	add	r3, r1
 8002df8:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 8002dfc:	2200      	movs	r2, #0
 8002dfe:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8002e00:	7bfa      	ldrb	r2, [r7, #15]
 8002e02:	6879      	ldr	r1, [r7, #4]
 8002e04:	4613      	mov	r3, r2
 8002e06:	00db      	lsls	r3, r3, #3
 8002e08:	4413      	add	r3, r2
 8002e0a:	009b      	lsls	r3, r3, #2
 8002e0c:	440b      	add	r3, r1
 8002e0e:	f503 7325 	add.w	r3, r3, #660	; 0x294
 8002e12:	2200      	movs	r2, #0
 8002e14:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002e16:	7bfb      	ldrb	r3, [r7, #15]
 8002e18:	3301      	adds	r3, #1
 8002e1a:	73fb      	strb	r3, [r7, #15]
 8002e1c:	7bfa      	ldrb	r2, [r7, #15]
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	685b      	ldr	r3, [r3, #4]
 8002e22:	429a      	cmp	r2, r3
 8002e24:	d3b5      	bcc.n	8002d92 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	603b      	str	r3, [r7, #0]
 8002e2c:	687e      	ldr	r6, [r7, #4]
 8002e2e:	466d      	mov	r5, sp
 8002e30:	f106 0410 	add.w	r4, r6, #16
 8002e34:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002e36:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002e38:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002e3a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002e3c:	e894 0003 	ldmia.w	r4, {r0, r1}
 8002e40:	e885 0003 	stmia.w	r5, {r0, r1}
 8002e44:	1d33      	adds	r3, r6, #4
 8002e46:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002e48:	6838      	ldr	r0, [r7, #0]
 8002e4a:	f003 f9df 	bl	800620c <USB_DevInit>
 8002e4e:	4603      	mov	r3, r0
 8002e50:	2b00      	cmp	r3, #0
 8002e52:	d005      	beq.n	8002e60 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	2202      	movs	r2, #2
 8002e58:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8002e5c:	2301      	movs	r3, #1
 8002e5e:	e00d      	b.n	8002e7c <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	2200      	movs	r2, #0
 8002e64:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	2201      	movs	r2, #1
 8002e6c:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
  if (hpcd->Init.lpm_enable == 1U)
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	4618      	mov	r0, r3
 8002e76:	f004 fb22 	bl	80074be <USB_DevDisconnect>

  return HAL_OK;
 8002e7a:	2300      	movs	r3, #0
}
 8002e7c:	4618      	mov	r0, r3
 8002e7e:	3714      	adds	r7, #20
 8002e80:	46bd      	mov	sp, r7
 8002e82:	bdf0      	pop	{r4, r5, r6, r7, pc}

08002e84 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8002e84:	b580      	push	{r7, lr}
 8002e86:	b084      	sub	sp, #16
 8002e88:	af00      	add	r7, sp, #0
 8002e8a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8002e98:	2b01      	cmp	r3, #1
 8002e9a:	d101      	bne.n	8002ea0 <HAL_PCD_Start+0x1c>
 8002e9c:	2302      	movs	r3, #2
 8002e9e:	e020      	b.n	8002ee2 <HAL_PCD_Start+0x5e>
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	2201      	movs	r2, #1
 8002ea4:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002eac:	2b01      	cmp	r3, #1
 8002eae:	d109      	bne.n	8002ec4 <HAL_PCD_Start+0x40>
      (hpcd->Init.phy_itface != USB_OTG_ULPI_PHY))
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	699b      	ldr	r3, [r3, #24]
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8002eb4:	2b01      	cmp	r3, #1
 8002eb6:	d005      	beq.n	8002ec4 <HAL_PCD_Start+0x40>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8002eb8:	68fb      	ldr	r3, [r7, #12]
 8002eba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002ebc:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8002ec0:	68fb      	ldr	r3, [r7, #12]
 8002ec2:	639a      	str	r2, [r3, #56]	; 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	4618      	mov	r0, r3
 8002eca:	f003 f933 	bl	8006134 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	4618      	mov	r0, r3
 8002ed4:	f004 fad3 	bl	800747e <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	2200      	movs	r2, #0
 8002edc:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8002ee0:	2300      	movs	r3, #0
}
 8002ee2:	4618      	mov	r0, r3
 8002ee4:	3710      	adds	r7, #16
 8002ee6:	46bd      	mov	sp, r7
 8002ee8:	bd80      	pop	{r7, pc}

08002eea <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8002eea:	b590      	push	{r4, r7, lr}
 8002eec:	b08d      	sub	sp, #52	; 0x34
 8002eee:	af00      	add	r7, sp, #0
 8002ef0:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002ef8:	6a3b      	ldr	r3, [r7, #32]
 8002efa:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	4618      	mov	r0, r3
 8002f02:	f004 fb8a 	bl	800761a <USB_GetMode>
 8002f06:	4603      	mov	r3, r0
 8002f08:	2b00      	cmp	r3, #0
 8002f0a:	f040 848a 	bne.w	8003822 <HAL_PCD_IRQHandler+0x938>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	4618      	mov	r0, r3
 8002f14:	f004 faf3 	bl	80074fe <USB_ReadInterrupts>
 8002f18:	4603      	mov	r3, r0
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	f000 8480 	beq.w	8003820 <HAL_PCD_IRQHandler+0x936>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8002f20:	69fb      	ldr	r3, [r7, #28]
 8002f22:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002f26:	689b      	ldr	r3, [r3, #8]
 8002f28:	0a1b      	lsrs	r3, r3, #8
 8002f2a:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	f8c3 24fc 	str.w	r2, [r3, #1276]	; 0x4fc

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	4618      	mov	r0, r3
 8002f3a:	f004 fae0 	bl	80074fe <USB_ReadInterrupts>
 8002f3e:	4603      	mov	r3, r0
 8002f40:	f003 0302 	and.w	r3, r3, #2
 8002f44:	2b02      	cmp	r3, #2
 8002f46:	d107      	bne.n	8002f58 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	695a      	ldr	r2, [r3, #20]
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	f002 0202 	and.w	r2, r2, #2
 8002f56:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	4618      	mov	r0, r3
 8002f5e:	f004 face 	bl	80074fe <USB_ReadInterrupts>
 8002f62:	4603      	mov	r3, r0
 8002f64:	f003 0310 	and.w	r3, r3, #16
 8002f68:	2b10      	cmp	r3, #16
 8002f6a:	d161      	bne.n	8003030 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	699a      	ldr	r2, [r3, #24]
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	f022 0210 	bic.w	r2, r2, #16
 8002f7a:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8002f7c:	6a3b      	ldr	r3, [r7, #32]
 8002f7e:	6a1b      	ldr	r3, [r3, #32]
 8002f80:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8002f82:	69bb      	ldr	r3, [r7, #24]
 8002f84:	f003 020f 	and.w	r2, r3, #15
 8002f88:	4613      	mov	r3, r2
 8002f8a:	00db      	lsls	r3, r3, #3
 8002f8c:	4413      	add	r3, r2
 8002f8e:	009b      	lsls	r3, r3, #2
 8002f90:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8002f94:	687a      	ldr	r2, [r7, #4]
 8002f96:	4413      	add	r3, r2
 8002f98:	3304      	adds	r3, #4
 8002f9a:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8002f9c:	69bb      	ldr	r3, [r7, #24]
 8002f9e:	0c5b      	lsrs	r3, r3, #17
 8002fa0:	f003 030f 	and.w	r3, r3, #15
 8002fa4:	2b02      	cmp	r3, #2
 8002fa6:	d124      	bne.n	8002ff2 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8002fa8:	69ba      	ldr	r2, [r7, #24]
 8002faa:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 8002fae:	4013      	ands	r3, r2
 8002fb0:	2b00      	cmp	r3, #0
 8002fb2:	d035      	beq.n	8003020 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8002fb4:	697b      	ldr	r3, [r7, #20]
 8002fb6:	6919      	ldr	r1, [r3, #16]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8002fb8:	69bb      	ldr	r3, [r7, #24]
 8002fba:	091b      	lsrs	r3, r3, #4
 8002fbc:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8002fbe:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002fc2:	b29b      	uxth	r3, r3
 8002fc4:	461a      	mov	r2, r3
 8002fc6:	6a38      	ldr	r0, [r7, #32]
 8002fc8:	f004 f90b 	bl	80071e2 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8002fcc:	697b      	ldr	r3, [r7, #20]
 8002fce:	691a      	ldr	r2, [r3, #16]
 8002fd0:	69bb      	ldr	r3, [r7, #24]
 8002fd2:	091b      	lsrs	r3, r3, #4
 8002fd4:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002fd8:	441a      	add	r2, r3
 8002fda:	697b      	ldr	r3, [r7, #20]
 8002fdc:	611a      	str	r2, [r3, #16]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8002fde:	697b      	ldr	r3, [r7, #20]
 8002fe0:	6a1a      	ldr	r2, [r3, #32]
 8002fe2:	69bb      	ldr	r3, [r7, #24]
 8002fe4:	091b      	lsrs	r3, r3, #4
 8002fe6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002fea:	441a      	add	r2, r3
 8002fec:	697b      	ldr	r3, [r7, #20]
 8002fee:	621a      	str	r2, [r3, #32]
 8002ff0:	e016      	b.n	8003020 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8002ff2:	69bb      	ldr	r3, [r7, #24]
 8002ff4:	0c5b      	lsrs	r3, r3, #17
 8002ff6:	f003 030f 	and.w	r3, r3, #15
 8002ffa:	2b06      	cmp	r3, #6
 8002ffc:	d110      	bne.n	8003020 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8003004:	2208      	movs	r2, #8
 8003006:	4619      	mov	r1, r3
 8003008:	6a38      	ldr	r0, [r7, #32]
 800300a:	f004 f8ea 	bl	80071e2 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800300e:	697b      	ldr	r3, [r7, #20]
 8003010:	6a1a      	ldr	r2, [r3, #32]
 8003012:	69bb      	ldr	r3, [r7, #24]
 8003014:	091b      	lsrs	r3, r3, #4
 8003016:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800301a:	441a      	add	r2, r3
 800301c:	697b      	ldr	r3, [r7, #20]
 800301e:	621a      	str	r2, [r3, #32]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	699a      	ldr	r2, [r3, #24]
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	f042 0210 	orr.w	r2, r2, #16
 800302e:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	4618      	mov	r0, r3
 8003036:	f004 fa62 	bl	80074fe <USB_ReadInterrupts>
 800303a:	4603      	mov	r3, r0
 800303c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003040:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8003044:	f040 80a7 	bne.w	8003196 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8003048:	2300      	movs	r3, #0
 800304a:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	4618      	mov	r0, r3
 8003052:	f004 fa66 	bl	8007522 <USB_ReadDevAllOutEpInterrupt>
 8003056:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 8003058:	e099      	b.n	800318e <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 800305a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800305c:	f003 0301 	and.w	r3, r3, #1
 8003060:	2b00      	cmp	r3, #0
 8003062:	f000 808e 	beq.w	8003182 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800306c:	b2d2      	uxtb	r2, r2
 800306e:	4611      	mov	r1, r2
 8003070:	4618      	mov	r0, r3
 8003072:	f004 fa88 	bl	8007586 <USB_ReadDevOutEPInterrupt>
 8003076:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8003078:	693b      	ldr	r3, [r7, #16]
 800307a:	f003 0301 	and.w	r3, r3, #1
 800307e:	2b00      	cmp	r3, #0
 8003080:	d00c      	beq.n	800309c <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8003082:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003084:	015a      	lsls	r2, r3, #5
 8003086:	69fb      	ldr	r3, [r7, #28]
 8003088:	4413      	add	r3, r2
 800308a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800308e:	461a      	mov	r2, r3
 8003090:	2301      	movs	r3, #1
 8003092:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8003094:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003096:	6878      	ldr	r0, [r7, #4]
 8003098:	f000 fec2 	bl	8003e20 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 800309c:	693b      	ldr	r3, [r7, #16]
 800309e:	f003 0308 	and.w	r3, r3, #8
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	d00c      	beq.n	80030c0 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 80030a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030a8:	015a      	lsls	r2, r3, #5
 80030aa:	69fb      	ldr	r3, [r7, #28]
 80030ac:	4413      	add	r3, r2
 80030ae:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80030b2:	461a      	mov	r2, r3
 80030b4:	2308      	movs	r3, #8
 80030b6:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 80030b8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80030ba:	6878      	ldr	r0, [r7, #4]
 80030bc:	f000 ff98 	bl	8003ff0 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 80030c0:	693b      	ldr	r3, [r7, #16]
 80030c2:	f003 0310 	and.w	r3, r3, #16
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d008      	beq.n	80030dc <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 80030ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030cc:	015a      	lsls	r2, r3, #5
 80030ce:	69fb      	ldr	r3, [r7, #28]
 80030d0:	4413      	add	r3, r2
 80030d2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80030d6:	461a      	mov	r2, r3
 80030d8:	2310      	movs	r3, #16
 80030da:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 80030dc:	693b      	ldr	r3, [r7, #16]
 80030de:	f003 0302 	and.w	r3, r3, #2
 80030e2:	2b00      	cmp	r3, #0
 80030e4:	d030      	beq.n	8003148 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 80030e6:	6a3b      	ldr	r3, [r7, #32]
 80030e8:	695b      	ldr	r3, [r3, #20]
 80030ea:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80030ee:	2b80      	cmp	r3, #128	; 0x80
 80030f0:	d109      	bne.n	8003106 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 80030f2:	69fb      	ldr	r3, [r7, #28]
 80030f4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80030f8:	685b      	ldr	r3, [r3, #4]
 80030fa:	69fa      	ldr	r2, [r7, #28]
 80030fc:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003100:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003104:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8003106:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003108:	4613      	mov	r3, r2
 800310a:	00db      	lsls	r3, r3, #3
 800310c:	4413      	add	r3, r2
 800310e:	009b      	lsls	r3, r3, #2
 8003110:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8003114:	687a      	ldr	r2, [r7, #4]
 8003116:	4413      	add	r3, r2
 8003118:	3304      	adds	r3, #4
 800311a:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 800311c:	697b      	ldr	r3, [r7, #20]
 800311e:	78db      	ldrb	r3, [r3, #3]
 8003120:	2b01      	cmp	r3, #1
 8003122:	d108      	bne.n	8003136 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8003124:	697b      	ldr	r3, [r7, #20]
 8003126:	2200      	movs	r2, #0
 8003128:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 800312a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800312c:	b2db      	uxtb	r3, r3
 800312e:	4619      	mov	r1, r3
 8003130:	6878      	ldr	r0, [r7, #4]
 8003132:	f006 feff 	bl	8009f34 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8003136:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003138:	015a      	lsls	r2, r3, #5
 800313a:	69fb      	ldr	r3, [r7, #28]
 800313c:	4413      	add	r3, r2
 800313e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003142:	461a      	mov	r2, r3
 8003144:	2302      	movs	r3, #2
 8003146:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8003148:	693b      	ldr	r3, [r7, #16]
 800314a:	f003 0320 	and.w	r3, r3, #32
 800314e:	2b00      	cmp	r3, #0
 8003150:	d008      	beq.n	8003164 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8003152:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003154:	015a      	lsls	r2, r3, #5
 8003156:	69fb      	ldr	r3, [r7, #28]
 8003158:	4413      	add	r3, r2
 800315a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800315e:	461a      	mov	r2, r3
 8003160:	2320      	movs	r3, #32
 8003162:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8003164:	693b      	ldr	r3, [r7, #16]
 8003166:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800316a:	2b00      	cmp	r3, #0
 800316c:	d009      	beq.n	8003182 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 800316e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003170:	015a      	lsls	r2, r3, #5
 8003172:	69fb      	ldr	r3, [r7, #28]
 8003174:	4413      	add	r3, r2
 8003176:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800317a:	461a      	mov	r2, r3
 800317c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003180:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8003182:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003184:	3301      	adds	r3, #1
 8003186:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8003188:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800318a:	085b      	lsrs	r3, r3, #1
 800318c:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 800318e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003190:	2b00      	cmp	r3, #0
 8003192:	f47f af62 	bne.w	800305a <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	4618      	mov	r0, r3
 800319c:	f004 f9af 	bl	80074fe <USB_ReadInterrupts>
 80031a0:	4603      	mov	r3, r0
 80031a2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80031a6:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80031aa:	f040 80db 	bne.w	8003364 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	4618      	mov	r0, r3
 80031b4:	f004 f9ce 	bl	8007554 <USB_ReadDevAllInEpInterrupt>
 80031b8:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 80031ba:	2300      	movs	r3, #0
 80031bc:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 80031be:	e0cd      	b.n	800335c <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 80031c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80031c2:	f003 0301 	and.w	r3, r3, #1
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	f000 80c2 	beq.w	8003350 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80031d2:	b2d2      	uxtb	r2, r2
 80031d4:	4611      	mov	r1, r2
 80031d6:	4618      	mov	r0, r3
 80031d8:	f004 f9f2 	bl	80075c0 <USB_ReadDevInEPInterrupt>
 80031dc:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 80031de:	693b      	ldr	r3, [r7, #16]
 80031e0:	f003 0301 	and.w	r3, r3, #1
 80031e4:	2b00      	cmp	r3, #0
 80031e6:	d057      	beq.n	8003298 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80031e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031ea:	f003 030f 	and.w	r3, r3, #15
 80031ee:	2201      	movs	r2, #1
 80031f0:	fa02 f303 	lsl.w	r3, r2, r3
 80031f4:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80031f6:	69fb      	ldr	r3, [r7, #28]
 80031f8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80031fc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80031fe:	68fb      	ldr	r3, [r7, #12]
 8003200:	43db      	mvns	r3, r3
 8003202:	69f9      	ldr	r1, [r7, #28]
 8003204:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8003208:	4013      	ands	r3, r2
 800320a:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 800320c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800320e:	015a      	lsls	r2, r3, #5
 8003210:	69fb      	ldr	r3, [r7, #28]
 8003212:	4413      	add	r3, r2
 8003214:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003218:	461a      	mov	r2, r3
 800321a:	2301      	movs	r3, #1
 800321c:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	691b      	ldr	r3, [r3, #16]
 8003222:	2b01      	cmp	r3, #1
 8003224:	d132      	bne.n	800328c <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8003226:	6879      	ldr	r1, [r7, #4]
 8003228:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800322a:	4613      	mov	r3, r2
 800322c:	00db      	lsls	r3, r3, #3
 800322e:	4413      	add	r3, r2
 8003230:	009b      	lsls	r3, r3, #2
 8003232:	440b      	add	r3, r1
 8003234:	334c      	adds	r3, #76	; 0x4c
 8003236:	6819      	ldr	r1, [r3, #0]
 8003238:	6878      	ldr	r0, [r7, #4]
 800323a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800323c:	4613      	mov	r3, r2
 800323e:	00db      	lsls	r3, r3, #3
 8003240:	4413      	add	r3, r2
 8003242:	009b      	lsls	r3, r3, #2
 8003244:	4403      	add	r3, r0
 8003246:	3348      	adds	r3, #72	; 0x48
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	4419      	add	r1, r3
 800324c:	6878      	ldr	r0, [r7, #4]
 800324e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003250:	4613      	mov	r3, r2
 8003252:	00db      	lsls	r3, r3, #3
 8003254:	4413      	add	r3, r2
 8003256:	009b      	lsls	r3, r3, #2
 8003258:	4403      	add	r3, r0
 800325a:	334c      	adds	r3, #76	; 0x4c
 800325c:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 800325e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003260:	2b00      	cmp	r3, #0
 8003262:	d113      	bne.n	800328c <HAL_PCD_IRQHandler+0x3a2>
 8003264:	6879      	ldr	r1, [r7, #4]
 8003266:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003268:	4613      	mov	r3, r2
 800326a:	00db      	lsls	r3, r3, #3
 800326c:	4413      	add	r3, r2
 800326e:	009b      	lsls	r3, r3, #2
 8003270:	440b      	add	r3, r1
 8003272:	3354      	adds	r3, #84	; 0x54
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	2b00      	cmp	r3, #0
 8003278:	d108      	bne.n	800328c <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	6818      	ldr	r0, [r3, #0]
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8003284:	461a      	mov	r2, r3
 8003286:	2101      	movs	r1, #1
 8003288:	f004 f9f6 	bl	8007678 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 800328c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800328e:	b2db      	uxtb	r3, r3
 8003290:	4619      	mov	r1, r3
 8003292:	6878      	ldr	r0, [r7, #4]
 8003294:	f006 fdc9 	bl	8009e2a <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8003298:	693b      	ldr	r3, [r7, #16]
 800329a:	f003 0308 	and.w	r3, r3, #8
 800329e:	2b00      	cmp	r3, #0
 80032a0:	d008      	beq.n	80032b4 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 80032a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032a4:	015a      	lsls	r2, r3, #5
 80032a6:	69fb      	ldr	r3, [r7, #28]
 80032a8:	4413      	add	r3, r2
 80032aa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80032ae:	461a      	mov	r2, r3
 80032b0:	2308      	movs	r3, #8
 80032b2:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 80032b4:	693b      	ldr	r3, [r7, #16]
 80032b6:	f003 0310 	and.w	r3, r3, #16
 80032ba:	2b00      	cmp	r3, #0
 80032bc:	d008      	beq.n	80032d0 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 80032be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032c0:	015a      	lsls	r2, r3, #5
 80032c2:	69fb      	ldr	r3, [r7, #28]
 80032c4:	4413      	add	r3, r2
 80032c6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80032ca:	461a      	mov	r2, r3
 80032cc:	2310      	movs	r3, #16
 80032ce:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 80032d0:	693b      	ldr	r3, [r7, #16]
 80032d2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80032d6:	2b00      	cmp	r3, #0
 80032d8:	d008      	beq.n	80032ec <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 80032da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032dc:	015a      	lsls	r2, r3, #5
 80032de:	69fb      	ldr	r3, [r7, #28]
 80032e0:	4413      	add	r3, r2
 80032e2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80032e6:	461a      	mov	r2, r3
 80032e8:	2340      	movs	r3, #64	; 0x40
 80032ea:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 80032ec:	693b      	ldr	r3, [r7, #16]
 80032ee:	f003 0302 	and.w	r3, r3, #2
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	d023      	beq.n	800333e <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 80032f6:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80032f8:	6a38      	ldr	r0, [r7, #32]
 80032fa:	f003 f8eb 	bl	80064d4 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 80032fe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003300:	4613      	mov	r3, r2
 8003302:	00db      	lsls	r3, r3, #3
 8003304:	4413      	add	r3, r2
 8003306:	009b      	lsls	r3, r3, #2
 8003308:	3338      	adds	r3, #56	; 0x38
 800330a:	687a      	ldr	r2, [r7, #4]
 800330c:	4413      	add	r3, r2
 800330e:	3304      	adds	r3, #4
 8003310:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8003312:	697b      	ldr	r3, [r7, #20]
 8003314:	78db      	ldrb	r3, [r3, #3]
 8003316:	2b01      	cmp	r3, #1
 8003318:	d108      	bne.n	800332c <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 800331a:	697b      	ldr	r3, [r7, #20]
 800331c:	2200      	movs	r2, #0
 800331e:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8003320:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003322:	b2db      	uxtb	r3, r3
 8003324:	4619      	mov	r1, r3
 8003326:	6878      	ldr	r0, [r7, #4]
 8003328:	f006 fe16 	bl	8009f58 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 800332c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800332e:	015a      	lsls	r2, r3, #5
 8003330:	69fb      	ldr	r3, [r7, #28]
 8003332:	4413      	add	r3, r2
 8003334:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003338:	461a      	mov	r2, r3
 800333a:	2302      	movs	r3, #2
 800333c:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 800333e:	693b      	ldr	r3, [r7, #16]
 8003340:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003344:	2b00      	cmp	r3, #0
 8003346:	d003      	beq.n	8003350 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8003348:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800334a:	6878      	ldr	r0, [r7, #4]
 800334c:	f000 fcda 	bl	8003d04 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8003350:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003352:	3301      	adds	r3, #1
 8003354:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8003356:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003358:	085b      	lsrs	r3, r3, #1
 800335a:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 800335c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800335e:	2b00      	cmp	r3, #0
 8003360:	f47f af2e 	bne.w	80031c0 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	4618      	mov	r0, r3
 800336a:	f004 f8c8 	bl	80074fe <USB_ReadInterrupts>
 800336e:	4603      	mov	r3, r0
 8003370:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8003374:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8003378:	d122      	bne.n	80033c0 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800337a:	69fb      	ldr	r3, [r7, #28]
 800337c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003380:	685b      	ldr	r3, [r3, #4]
 8003382:	69fa      	ldr	r2, [r7, #28]
 8003384:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003388:	f023 0301 	bic.w	r3, r3, #1
 800338c:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	f893 34f4 	ldrb.w	r3, [r3, #1268]	; 0x4f4
 8003394:	2b01      	cmp	r3, #1
 8003396:	d108      	bne.n	80033aa <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	2200      	movs	r2, #0
 800339c:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 80033a0:	2100      	movs	r1, #0
 80033a2:	6878      	ldr	r0, [r7, #4]
 80033a4:	f000 fec0 	bl	8004128 <HAL_PCDEx_LPM_Callback>
 80033a8:	e002      	b.n	80033b0 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 80033aa:	6878      	ldr	r0, [r7, #4]
 80033ac:	f006 fdb4 	bl	8009f18 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	695a      	ldr	r2, [r3, #20]
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 80033be:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	4618      	mov	r0, r3
 80033c6:	f004 f89a 	bl	80074fe <USB_ReadInterrupts>
 80033ca:	4603      	mov	r3, r0
 80033cc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80033d0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80033d4:	d112      	bne.n	80033fc <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 80033d6:	69fb      	ldr	r3, [r7, #28]
 80033d8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80033dc:	689b      	ldr	r3, [r3, #8]
 80033de:	f003 0301 	and.w	r3, r3, #1
 80033e2:	2b01      	cmp	r3, #1
 80033e4:	d102      	bne.n	80033ec <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 80033e6:	6878      	ldr	r0, [r7, #4]
 80033e8:	f006 fd70 	bl	8009ecc <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	695a      	ldr	r2, [r3, #20]
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 80033fa:	615a      	str	r2, [r3, #20]
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	4618      	mov	r0, r3
 8003402:	f004 f87c 	bl	80074fe <USB_ReadInterrupts>
 8003406:	4603      	mov	r3, r0
 8003408:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800340c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003410:	f040 80b7 	bne.w	8003582 <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8003414:	69fb      	ldr	r3, [r7, #28]
 8003416:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800341a:	685b      	ldr	r3, [r3, #4]
 800341c:	69fa      	ldr	r2, [r7, #28]
 800341e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003422:	f023 0301 	bic.w	r3, r3, #1
 8003426:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	2110      	movs	r1, #16
 800342e:	4618      	mov	r0, r3
 8003430:	f003 f850 	bl	80064d4 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003434:	2300      	movs	r3, #0
 8003436:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003438:	e046      	b.n	80034c8 <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 800343a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800343c:	015a      	lsls	r2, r3, #5
 800343e:	69fb      	ldr	r3, [r7, #28]
 8003440:	4413      	add	r3, r2
 8003442:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003446:	461a      	mov	r2, r3
 8003448:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800344c:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800344e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003450:	015a      	lsls	r2, r3, #5
 8003452:	69fb      	ldr	r3, [r7, #28]
 8003454:	4413      	add	r3, r2
 8003456:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800345e:	0151      	lsls	r1, r2, #5
 8003460:	69fa      	ldr	r2, [r7, #28]
 8003462:	440a      	add	r2, r1
 8003464:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8003468:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800346c:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 800346e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003470:	015a      	lsls	r2, r3, #5
 8003472:	69fb      	ldr	r3, [r7, #28]
 8003474:	4413      	add	r3, r2
 8003476:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800347a:	461a      	mov	r2, r3
 800347c:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8003480:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8003482:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003484:	015a      	lsls	r2, r3, #5
 8003486:	69fb      	ldr	r3, [r7, #28]
 8003488:	4413      	add	r3, r2
 800348a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003492:	0151      	lsls	r1, r2, #5
 8003494:	69fa      	ldr	r2, [r7, #28]
 8003496:	440a      	add	r2, r1
 8003498:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800349c:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80034a0:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80034a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80034a4:	015a      	lsls	r2, r3, #5
 80034a6:	69fb      	ldr	r3, [r7, #28]
 80034a8:	4413      	add	r3, r2
 80034aa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80034b2:	0151      	lsls	r1, r2, #5
 80034b4:	69fa      	ldr	r2, [r7, #28]
 80034b6:	440a      	add	r2, r1
 80034b8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80034bc:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80034c0:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80034c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80034c4:	3301      	adds	r3, #1
 80034c6:	62fb      	str	r3, [r7, #44]	; 0x2c
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	685b      	ldr	r3, [r3, #4]
 80034cc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80034ce:	429a      	cmp	r2, r3
 80034d0:	d3b3      	bcc.n	800343a <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 80034d2:	69fb      	ldr	r3, [r7, #28]
 80034d4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80034d8:	69db      	ldr	r3, [r3, #28]
 80034da:	69fa      	ldr	r2, [r7, #28]
 80034dc:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80034e0:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 80034e4:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034ea:	2b00      	cmp	r3, #0
 80034ec:	d016      	beq.n	800351c <HAL_PCD_IRQHandler+0x632>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 80034ee:	69fb      	ldr	r3, [r7, #28]
 80034f0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80034f4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80034f8:	69fa      	ldr	r2, [r7, #28]
 80034fa:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80034fe:	f043 030b 	orr.w	r3, r3, #11
 8003502:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8003506:	69fb      	ldr	r3, [r7, #28]
 8003508:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800350c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800350e:	69fa      	ldr	r2, [r7, #28]
 8003510:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003514:	f043 030b 	orr.w	r3, r3, #11
 8003518:	6453      	str	r3, [r2, #68]	; 0x44
 800351a:	e015      	b.n	8003548 <HAL_PCD_IRQHandler+0x65e>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 800351c:	69fb      	ldr	r3, [r7, #28]
 800351e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003522:	695b      	ldr	r3, [r3, #20]
 8003524:	69fa      	ldr	r2, [r7, #28]
 8003526:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800352a:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800352e:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 8003532:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8003534:	69fb      	ldr	r3, [r7, #28]
 8003536:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800353a:	691b      	ldr	r3, [r3, #16]
 800353c:	69fa      	ldr	r2, [r7, #28]
 800353e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003542:	f043 030b 	orr.w	r3, r3, #11
 8003546:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8003548:	69fb      	ldr	r3, [r7, #28]
 800354a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	69fa      	ldr	r2, [r7, #28]
 8003552:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003556:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 800355a:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	6818      	ldr	r0, [r3, #0]
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	691b      	ldr	r3, [r3, #16]
 8003564:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800356c:	461a      	mov	r2, r3
 800356e:	f004 f883 	bl	8007678 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	695a      	ldr	r2, [r3, #20]
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8003580:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	4618      	mov	r0, r3
 8003588:	f003 ffb9 	bl	80074fe <USB_ReadInterrupts>
 800358c:	4603      	mov	r3, r0
 800358e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003592:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003596:	d124      	bne.n	80035e2 <HAL_PCD_IRQHandler+0x6f8>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	4618      	mov	r0, r3
 800359e:	f004 f849 	bl	8007634 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	4618      	mov	r0, r3
 80035a8:	f003 f810 	bl	80065cc <USB_GetDevSpeed>
 80035ac:	4603      	mov	r3, r0
 80035ae:	461a      	mov	r2, r3
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	681c      	ldr	r4, [r3, #0]
 80035b8:	f001 f9e6 	bl	8004988 <HAL_RCC_GetHCLKFreq>
 80035bc:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80035c2:	b2db      	uxtb	r3, r3
 80035c4:	461a      	mov	r2, r3
 80035c6:	4620      	mov	r0, r4
 80035c8:	f002 fd12 	bl	8005ff0 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 80035cc:	6878      	ldr	r0, [r7, #4]
 80035ce:	f006 fc54 	bl	8009e7a <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	695a      	ldr	r2, [r3, #20]
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 80035e0:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	4618      	mov	r0, r3
 80035e8:	f003 ff89 	bl	80074fe <USB_ReadInterrupts>
 80035ec:	4603      	mov	r3, r0
 80035ee:	f003 0308 	and.w	r3, r3, #8
 80035f2:	2b08      	cmp	r3, #8
 80035f4:	d10a      	bne.n	800360c <HAL_PCD_IRQHandler+0x722>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 80035f6:	6878      	ldr	r0, [r7, #4]
 80035f8:	f006 fc31 	bl	8009e5e <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	695a      	ldr	r2, [r3, #20]
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	f002 0208 	and.w	r2, r2, #8
 800360a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	4618      	mov	r0, r3
 8003612:	f003 ff74 	bl	80074fe <USB_ReadInterrupts>
 8003616:	4603      	mov	r3, r0
 8003618:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800361c:	2b80      	cmp	r3, #128	; 0x80
 800361e:	d122      	bne.n	8003666 <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8003620:	6a3b      	ldr	r3, [r7, #32]
 8003622:	699b      	ldr	r3, [r3, #24]
 8003624:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003628:	6a3b      	ldr	r3, [r7, #32]
 800362a:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800362c:	2301      	movs	r3, #1
 800362e:	627b      	str	r3, [r7, #36]	; 0x24
 8003630:	e014      	b.n	800365c <HAL_PCD_IRQHandler+0x772>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8003632:	6879      	ldr	r1, [r7, #4]
 8003634:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003636:	4613      	mov	r3, r2
 8003638:	00db      	lsls	r3, r3, #3
 800363a:	4413      	add	r3, r2
 800363c:	009b      	lsls	r3, r3, #2
 800363e:	440b      	add	r3, r1
 8003640:	f203 237f 	addw	r3, r3, #639	; 0x27f
 8003644:	781b      	ldrb	r3, [r3, #0]
 8003646:	2b01      	cmp	r3, #1
 8003648:	d105      	bne.n	8003656 <HAL_PCD_IRQHandler+0x76c>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 800364a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800364c:	b2db      	uxtb	r3, r3
 800364e:	4619      	mov	r1, r3
 8003650:	6878      	ldr	r0, [r7, #4]
 8003652:	f000 fb26 	bl	8003ca2 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003656:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003658:	3301      	adds	r3, #1
 800365a:	627b      	str	r3, [r7, #36]	; 0x24
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	685b      	ldr	r3, [r3, #4]
 8003660:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003662:	429a      	cmp	r2, r3
 8003664:	d3e5      	bcc.n	8003632 <HAL_PCD_IRQHandler+0x748>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	4618      	mov	r0, r3
 800366c:	f003 ff47 	bl	80074fe <USB_ReadInterrupts>
 8003670:	4603      	mov	r3, r0
 8003672:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003676:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800367a:	d13b      	bne.n	80036f4 <HAL_PCD_IRQHandler+0x80a>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800367c:	2301      	movs	r3, #1
 800367e:	627b      	str	r3, [r7, #36]	; 0x24
 8003680:	e02b      	b.n	80036da <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8003682:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003684:	015a      	lsls	r2, r3, #5
 8003686:	69fb      	ldr	r3, [r7, #28]
 8003688:	4413      	add	r3, r2
 800368a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8003692:	6879      	ldr	r1, [r7, #4]
 8003694:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003696:	4613      	mov	r3, r2
 8003698:	00db      	lsls	r3, r3, #3
 800369a:	4413      	add	r3, r2
 800369c:	009b      	lsls	r3, r3, #2
 800369e:	440b      	add	r3, r1
 80036a0:	3340      	adds	r3, #64	; 0x40
 80036a2:	781b      	ldrb	r3, [r3, #0]
 80036a4:	2b01      	cmp	r3, #1
 80036a6:	d115      	bne.n	80036d4 <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 80036a8:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 80036aa:	2b00      	cmp	r3, #0
 80036ac:	da12      	bge.n	80036d4 <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 80036ae:	6879      	ldr	r1, [r7, #4]
 80036b0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80036b2:	4613      	mov	r3, r2
 80036b4:	00db      	lsls	r3, r3, #3
 80036b6:	4413      	add	r3, r2
 80036b8:	009b      	lsls	r3, r3, #2
 80036ba:	440b      	add	r3, r1
 80036bc:	333f      	adds	r3, #63	; 0x3f
 80036be:	2201      	movs	r2, #1
 80036c0:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 80036c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036c4:	b2db      	uxtb	r3, r3
 80036c6:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80036ca:	b2db      	uxtb	r3, r3
 80036cc:	4619      	mov	r1, r3
 80036ce:	6878      	ldr	r0, [r7, #4]
 80036d0:	f000 fae7 	bl	8003ca2 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80036d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036d6:	3301      	adds	r3, #1
 80036d8:	627b      	str	r3, [r7, #36]	; 0x24
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	685b      	ldr	r3, [r3, #4]
 80036de:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80036e0:	429a      	cmp	r2, r3
 80036e2:	d3ce      	bcc.n	8003682 <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	695a      	ldr	r2, [r3, #20]
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 80036f2:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	4618      	mov	r0, r3
 80036fa:	f003 ff00 	bl	80074fe <USB_ReadInterrupts>
 80036fe:	4603      	mov	r3, r0
 8003700:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003704:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003708:	d155      	bne.n	80037b6 <HAL_PCD_IRQHandler+0x8cc>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800370a:	2301      	movs	r3, #1
 800370c:	627b      	str	r3, [r7, #36]	; 0x24
 800370e:	e045      	b.n	800379c <HAL_PCD_IRQHandler+0x8b2>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8003710:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003712:	015a      	lsls	r2, r3, #5
 8003714:	69fb      	ldr	r3, [r7, #28]
 8003716:	4413      	add	r3, r2
 8003718:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8003720:	6879      	ldr	r1, [r7, #4]
 8003722:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003724:	4613      	mov	r3, r2
 8003726:	00db      	lsls	r3, r3, #3
 8003728:	4413      	add	r3, r2
 800372a:	009b      	lsls	r3, r3, #2
 800372c:	440b      	add	r3, r1
 800372e:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8003732:	781b      	ldrb	r3, [r3, #0]
 8003734:	2b01      	cmp	r3, #1
 8003736:	d12e      	bne.n	8003796 <HAL_PCD_IRQHandler+0x8ac>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8003738:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 800373a:	2b00      	cmp	r3, #0
 800373c:	da2b      	bge.n	8003796 <HAL_PCD_IRQHandler+0x8ac>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 800373e:	69bb      	ldr	r3, [r7, #24]
 8003740:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	f8d3 34fc 	ldr.w	r3, [r3, #1276]	; 0x4fc
 800374a:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 800374e:	429a      	cmp	r2, r3
 8003750:	d121      	bne.n	8003796 <HAL_PCD_IRQHandler+0x8ac>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8003752:	6879      	ldr	r1, [r7, #4]
 8003754:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003756:	4613      	mov	r3, r2
 8003758:	00db      	lsls	r3, r3, #3
 800375a:	4413      	add	r3, r2
 800375c:	009b      	lsls	r3, r3, #2
 800375e:	440b      	add	r3, r1
 8003760:	f203 237f 	addw	r3, r3, #639	; 0x27f
 8003764:	2201      	movs	r2, #1
 8003766:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8003768:	6a3b      	ldr	r3, [r7, #32]
 800376a:	699b      	ldr	r3, [r3, #24]
 800376c:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8003770:	6a3b      	ldr	r3, [r7, #32]
 8003772:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8003774:	6a3b      	ldr	r3, [r7, #32]
 8003776:	695b      	ldr	r3, [r3, #20]
 8003778:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800377c:	2b00      	cmp	r3, #0
 800377e:	d10a      	bne.n	8003796 <HAL_PCD_IRQHandler+0x8ac>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8003780:	69fb      	ldr	r3, [r7, #28]
 8003782:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003786:	685b      	ldr	r3, [r3, #4]
 8003788:	69fa      	ldr	r2, [r7, #28]
 800378a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800378e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003792:	6053      	str	r3, [r2, #4]
            break;
 8003794:	e007      	b.n	80037a6 <HAL_PCD_IRQHandler+0x8bc>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003796:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003798:	3301      	adds	r3, #1
 800379a:	627b      	str	r3, [r7, #36]	; 0x24
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	685b      	ldr	r3, [r3, #4]
 80037a0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80037a2:	429a      	cmp	r2, r3
 80037a4:	d3b4      	bcc.n	8003710 <HAL_PCD_IRQHandler+0x826>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	695a      	ldr	r2, [r3, #20]
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 80037b4:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	4618      	mov	r0, r3
 80037bc:	f003 fe9f 	bl	80074fe <USB_ReadInterrupts>
 80037c0:	4603      	mov	r3, r0
 80037c2:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80037c6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80037ca:	d10a      	bne.n	80037e2 <HAL_PCD_IRQHandler+0x8f8>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 80037cc:	6878      	ldr	r0, [r7, #4]
 80037ce:	f006 fbd5 	bl	8009f7c <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	695a      	ldr	r2, [r3, #20]
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 80037e0:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	4618      	mov	r0, r3
 80037e8:	f003 fe89 	bl	80074fe <USB_ReadInterrupts>
 80037ec:	4603      	mov	r3, r0
 80037ee:	f003 0304 	and.w	r3, r3, #4
 80037f2:	2b04      	cmp	r3, #4
 80037f4:	d115      	bne.n	8003822 <HAL_PCD_IRQHandler+0x938>
    {
      RegVal = hpcd->Instance->GOTGINT;
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	685b      	ldr	r3, [r3, #4]
 80037fc:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 80037fe:	69bb      	ldr	r3, [r7, #24]
 8003800:	f003 0304 	and.w	r3, r3, #4
 8003804:	2b00      	cmp	r3, #0
 8003806:	d002      	beq.n	800380e <HAL_PCD_IRQHandler+0x924>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8003808:	6878      	ldr	r0, [r7, #4]
 800380a:	f006 fbc5 	bl	8009f98 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	6859      	ldr	r1, [r3, #4]
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	69ba      	ldr	r2, [r7, #24]
 800381a:	430a      	orrs	r2, r1
 800381c:	605a      	str	r2, [r3, #4]
 800381e:	e000      	b.n	8003822 <HAL_PCD_IRQHandler+0x938>
      return;
 8003820:	bf00      	nop
    }
  }
}
 8003822:	3734      	adds	r7, #52	; 0x34
 8003824:	46bd      	mov	sp, r7
 8003826:	bd90      	pop	{r4, r7, pc}

08003828 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8003828:	b580      	push	{r7, lr}
 800382a:	b082      	sub	sp, #8
 800382c:	af00      	add	r7, sp, #0
 800382e:	6078      	str	r0, [r7, #4]
 8003830:	460b      	mov	r3, r1
 8003832:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 800383a:	2b01      	cmp	r3, #1
 800383c:	d101      	bne.n	8003842 <HAL_PCD_SetAddress+0x1a>
 800383e:	2302      	movs	r3, #2
 8003840:	e013      	b.n	800386a <HAL_PCD_SetAddress+0x42>
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	2201      	movs	r2, #1
 8003846:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  hpcd->USB_Address = address;
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	78fa      	ldrb	r2, [r7, #3]
 800384e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	78fa      	ldrb	r2, [r7, #3]
 8003858:	4611      	mov	r1, r2
 800385a:	4618      	mov	r0, r3
 800385c:	f003 fdea 	bl	8007434 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	2200      	movs	r2, #0
 8003864:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8003868:	2300      	movs	r3, #0
}
 800386a:	4618      	mov	r0, r3
 800386c:	3708      	adds	r7, #8
 800386e:	46bd      	mov	sp, r7
 8003870:	bd80      	pop	{r7, pc}

08003872 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8003872:	b580      	push	{r7, lr}
 8003874:	b084      	sub	sp, #16
 8003876:	af00      	add	r7, sp, #0
 8003878:	6078      	str	r0, [r7, #4]
 800387a:	4608      	mov	r0, r1
 800387c:	4611      	mov	r1, r2
 800387e:	461a      	mov	r2, r3
 8003880:	4603      	mov	r3, r0
 8003882:	70fb      	strb	r3, [r7, #3]
 8003884:	460b      	mov	r3, r1
 8003886:	803b      	strh	r3, [r7, #0]
 8003888:	4613      	mov	r3, r2
 800388a:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 800388c:	2300      	movs	r3, #0
 800388e:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8003890:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003894:	2b00      	cmp	r3, #0
 8003896:	da0f      	bge.n	80038b8 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003898:	78fb      	ldrb	r3, [r7, #3]
 800389a:	f003 020f 	and.w	r2, r3, #15
 800389e:	4613      	mov	r3, r2
 80038a0:	00db      	lsls	r3, r3, #3
 80038a2:	4413      	add	r3, r2
 80038a4:	009b      	lsls	r3, r3, #2
 80038a6:	3338      	adds	r3, #56	; 0x38
 80038a8:	687a      	ldr	r2, [r7, #4]
 80038aa:	4413      	add	r3, r2
 80038ac:	3304      	adds	r3, #4
 80038ae:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	2201      	movs	r2, #1
 80038b4:	705a      	strb	r2, [r3, #1]
 80038b6:	e00f      	b.n	80038d8 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80038b8:	78fb      	ldrb	r3, [r7, #3]
 80038ba:	f003 020f 	and.w	r2, r3, #15
 80038be:	4613      	mov	r3, r2
 80038c0:	00db      	lsls	r3, r3, #3
 80038c2:	4413      	add	r3, r2
 80038c4:	009b      	lsls	r3, r3, #2
 80038c6:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80038ca:	687a      	ldr	r2, [r7, #4]
 80038cc:	4413      	add	r3, r2
 80038ce:	3304      	adds	r3, #4
 80038d0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80038d2:	68fb      	ldr	r3, [r7, #12]
 80038d4:	2200      	movs	r2, #0
 80038d6:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 80038d8:	78fb      	ldrb	r3, [r7, #3]
 80038da:	f003 030f 	and.w	r3, r3, #15
 80038de:	b2da      	uxtb	r2, r3
 80038e0:	68fb      	ldr	r3, [r7, #12]
 80038e2:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 80038e4:	883a      	ldrh	r2, [r7, #0]
 80038e6:	68fb      	ldr	r3, [r7, #12]
 80038e8:	60da      	str	r2, [r3, #12]
  ep->type = ep_type;
 80038ea:	68fb      	ldr	r3, [r7, #12]
 80038ec:	78ba      	ldrb	r2, [r7, #2]
 80038ee:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 80038f0:	68fb      	ldr	r3, [r7, #12]
 80038f2:	785b      	ldrb	r3, [r3, #1]
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	d004      	beq.n	8003902 <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 80038f8:	68fb      	ldr	r3, [r7, #12]
 80038fa:	781b      	ldrb	r3, [r3, #0]
 80038fc:	b29a      	uxth	r2, r3
 80038fe:	68fb      	ldr	r3, [r7, #12]
 8003900:	811a      	strh	r2, [r3, #8]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8003902:	78bb      	ldrb	r3, [r7, #2]
 8003904:	2b02      	cmp	r3, #2
 8003906:	d102      	bne.n	800390e <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	2200      	movs	r2, #0
 800390c:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8003914:	2b01      	cmp	r3, #1
 8003916:	d101      	bne.n	800391c <HAL_PCD_EP_Open+0xaa>
 8003918:	2302      	movs	r3, #2
 800391a:	e00e      	b.n	800393a <HAL_PCD_EP_Open+0xc8>
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	2201      	movs	r2, #1
 8003920:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	68f9      	ldr	r1, [r7, #12]
 800392a:	4618      	mov	r0, r3
 800392c:	f002 fe72 	bl	8006614 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	2200      	movs	r2, #0
 8003934:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return ret;
 8003938:	7afb      	ldrb	r3, [r7, #11]
}
 800393a:	4618      	mov	r0, r3
 800393c:	3710      	adds	r7, #16
 800393e:	46bd      	mov	sp, r7
 8003940:	bd80      	pop	{r7, pc}

08003942 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003942:	b580      	push	{r7, lr}
 8003944:	b084      	sub	sp, #16
 8003946:	af00      	add	r7, sp, #0
 8003948:	6078      	str	r0, [r7, #4]
 800394a:	460b      	mov	r3, r1
 800394c:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800394e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003952:	2b00      	cmp	r3, #0
 8003954:	da0f      	bge.n	8003976 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003956:	78fb      	ldrb	r3, [r7, #3]
 8003958:	f003 020f 	and.w	r2, r3, #15
 800395c:	4613      	mov	r3, r2
 800395e:	00db      	lsls	r3, r3, #3
 8003960:	4413      	add	r3, r2
 8003962:	009b      	lsls	r3, r3, #2
 8003964:	3338      	adds	r3, #56	; 0x38
 8003966:	687a      	ldr	r2, [r7, #4]
 8003968:	4413      	add	r3, r2
 800396a:	3304      	adds	r3, #4
 800396c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800396e:	68fb      	ldr	r3, [r7, #12]
 8003970:	2201      	movs	r2, #1
 8003972:	705a      	strb	r2, [r3, #1]
 8003974:	e00f      	b.n	8003996 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003976:	78fb      	ldrb	r3, [r7, #3]
 8003978:	f003 020f 	and.w	r2, r3, #15
 800397c:	4613      	mov	r3, r2
 800397e:	00db      	lsls	r3, r3, #3
 8003980:	4413      	add	r3, r2
 8003982:	009b      	lsls	r3, r3, #2
 8003984:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8003988:	687a      	ldr	r2, [r7, #4]
 800398a:	4413      	add	r3, r2
 800398c:	3304      	adds	r3, #4
 800398e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003990:	68fb      	ldr	r3, [r7, #12]
 8003992:	2200      	movs	r2, #0
 8003994:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 8003996:	78fb      	ldrb	r3, [r7, #3]
 8003998:	f003 030f 	and.w	r3, r3, #15
 800399c:	b2da      	uxtb	r2, r3
 800399e:	68fb      	ldr	r3, [r7, #12]
 80039a0:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 80039a8:	2b01      	cmp	r3, #1
 80039aa:	d101      	bne.n	80039b0 <HAL_PCD_EP_Close+0x6e>
 80039ac:	2302      	movs	r3, #2
 80039ae:	e00e      	b.n	80039ce <HAL_PCD_EP_Close+0x8c>
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	2201      	movs	r2, #1
 80039b4:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	68f9      	ldr	r1, [r7, #12]
 80039be:	4618      	mov	r0, r3
 80039c0:	f002 feae 	bl	8006720 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	2200      	movs	r2, #0
 80039c8:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  return HAL_OK;
 80039cc:	2300      	movs	r3, #0
}
 80039ce:	4618      	mov	r0, r3
 80039d0:	3710      	adds	r7, #16
 80039d2:	46bd      	mov	sp, r7
 80039d4:	bd80      	pop	{r7, pc}

080039d6 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80039d6:	b580      	push	{r7, lr}
 80039d8:	b086      	sub	sp, #24
 80039da:	af00      	add	r7, sp, #0
 80039dc:	60f8      	str	r0, [r7, #12]
 80039de:	607a      	str	r2, [r7, #4]
 80039e0:	603b      	str	r3, [r7, #0]
 80039e2:	460b      	mov	r3, r1
 80039e4:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80039e6:	7afb      	ldrb	r3, [r7, #11]
 80039e8:	f003 020f 	and.w	r2, r3, #15
 80039ec:	4613      	mov	r3, r2
 80039ee:	00db      	lsls	r3, r3, #3
 80039f0:	4413      	add	r3, r2
 80039f2:	009b      	lsls	r3, r3, #2
 80039f4:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80039f8:	68fa      	ldr	r2, [r7, #12]
 80039fa:	4413      	add	r3, r2
 80039fc:	3304      	adds	r3, #4
 80039fe:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8003a00:	697b      	ldr	r3, [r7, #20]
 8003a02:	687a      	ldr	r2, [r7, #4]
 8003a04:	611a      	str	r2, [r3, #16]
  ep->xfer_len = len;
 8003a06:	697b      	ldr	r3, [r7, #20]
 8003a08:	683a      	ldr	r2, [r7, #0]
 8003a0a:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8003a0c:	697b      	ldr	r3, [r7, #20]
 8003a0e:	2200      	movs	r2, #0
 8003a10:	621a      	str	r2, [r3, #32]
  ep->is_in = 0U;
 8003a12:	697b      	ldr	r3, [r7, #20]
 8003a14:	2200      	movs	r2, #0
 8003a16:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003a18:	7afb      	ldrb	r3, [r7, #11]
 8003a1a:	f003 030f 	and.w	r3, r3, #15
 8003a1e:	b2da      	uxtb	r2, r3
 8003a20:	697b      	ldr	r3, [r7, #20]
 8003a22:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	691b      	ldr	r3, [r3, #16]
 8003a28:	2b01      	cmp	r3, #1
 8003a2a:	d102      	bne.n	8003a32 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8003a2c:	687a      	ldr	r2, [r7, #4]
 8003a2e:	697b      	ldr	r3, [r7, #20]
 8003a30:	615a      	str	r2, [r3, #20]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8003a32:	7afb      	ldrb	r3, [r7, #11]
 8003a34:	f003 030f 	and.w	r3, r3, #15
 8003a38:	2b00      	cmp	r3, #0
 8003a3a:	d109      	bne.n	8003a50 <HAL_PCD_EP_Receive+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8003a3c:	68fb      	ldr	r3, [r7, #12]
 8003a3e:	6818      	ldr	r0, [r3, #0]
 8003a40:	68fb      	ldr	r3, [r7, #12]
 8003a42:	691b      	ldr	r3, [r3, #16]
 8003a44:	b2db      	uxtb	r3, r3
 8003a46:	461a      	mov	r2, r3
 8003a48:	6979      	ldr	r1, [r7, #20]
 8003a4a:	f003 f98d 	bl	8006d68 <USB_EP0StartXfer>
 8003a4e:	e008      	b.n	8003a62 <HAL_PCD_EP_Receive+0x8c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	6818      	ldr	r0, [r3, #0]
 8003a54:	68fb      	ldr	r3, [r7, #12]
 8003a56:	691b      	ldr	r3, [r3, #16]
 8003a58:	b2db      	uxtb	r3, r3
 8003a5a:	461a      	mov	r2, r3
 8003a5c:	6979      	ldr	r1, [r7, #20]
 8003a5e:	f002 ff3b 	bl	80068d8 <USB_EPStartXfer>
  }

  return HAL_OK;
 8003a62:	2300      	movs	r3, #0
}
 8003a64:	4618      	mov	r0, r3
 8003a66:	3718      	adds	r7, #24
 8003a68:	46bd      	mov	sp, r7
 8003a6a:	bd80      	pop	{r7, pc}

08003a6c <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003a6c:	b480      	push	{r7}
 8003a6e:	b083      	sub	sp, #12
 8003a70:	af00      	add	r7, sp, #0
 8003a72:	6078      	str	r0, [r7, #4]
 8003a74:	460b      	mov	r3, r1
 8003a76:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8003a78:	78fb      	ldrb	r3, [r7, #3]
 8003a7a:	f003 020f 	and.w	r2, r3, #15
 8003a7e:	6879      	ldr	r1, [r7, #4]
 8003a80:	4613      	mov	r3, r2
 8003a82:	00db      	lsls	r3, r3, #3
 8003a84:	4413      	add	r3, r2
 8003a86:	009b      	lsls	r3, r3, #2
 8003a88:	440b      	add	r3, r1
 8003a8a:	f503 7327 	add.w	r3, r3, #668	; 0x29c
 8003a8e:	681b      	ldr	r3, [r3, #0]
}
 8003a90:	4618      	mov	r0, r3
 8003a92:	370c      	adds	r7, #12
 8003a94:	46bd      	mov	sp, r7
 8003a96:	bc80      	pop	{r7}
 8003a98:	4770      	bx	lr

08003a9a <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8003a9a:	b580      	push	{r7, lr}
 8003a9c:	b086      	sub	sp, #24
 8003a9e:	af00      	add	r7, sp, #0
 8003aa0:	60f8      	str	r0, [r7, #12]
 8003aa2:	607a      	str	r2, [r7, #4]
 8003aa4:	603b      	str	r3, [r7, #0]
 8003aa6:	460b      	mov	r3, r1
 8003aa8:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003aaa:	7afb      	ldrb	r3, [r7, #11]
 8003aac:	f003 020f 	and.w	r2, r3, #15
 8003ab0:	4613      	mov	r3, r2
 8003ab2:	00db      	lsls	r3, r3, #3
 8003ab4:	4413      	add	r3, r2
 8003ab6:	009b      	lsls	r3, r3, #2
 8003ab8:	3338      	adds	r3, #56	; 0x38
 8003aba:	68fa      	ldr	r2, [r7, #12]
 8003abc:	4413      	add	r3, r2
 8003abe:	3304      	adds	r3, #4
 8003ac0:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8003ac2:	697b      	ldr	r3, [r7, #20]
 8003ac4:	687a      	ldr	r2, [r7, #4]
 8003ac6:	611a      	str	r2, [r3, #16]
  ep->xfer_len = len;
 8003ac8:	697b      	ldr	r3, [r7, #20]
 8003aca:	683a      	ldr	r2, [r7, #0]
 8003acc:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8003ace:	697b      	ldr	r3, [r7, #20]
 8003ad0:	2200      	movs	r2, #0
 8003ad2:	621a      	str	r2, [r3, #32]
  ep->is_in = 1U;
 8003ad4:	697b      	ldr	r3, [r7, #20]
 8003ad6:	2201      	movs	r2, #1
 8003ad8:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003ada:	7afb      	ldrb	r3, [r7, #11]
 8003adc:	f003 030f 	and.w	r3, r3, #15
 8003ae0:	b2da      	uxtb	r2, r3
 8003ae2:	697b      	ldr	r3, [r7, #20]
 8003ae4:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8003ae6:	68fb      	ldr	r3, [r7, #12]
 8003ae8:	691b      	ldr	r3, [r3, #16]
 8003aea:	2b01      	cmp	r3, #1
 8003aec:	d102      	bne.n	8003af4 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8003aee:	687a      	ldr	r2, [r7, #4]
 8003af0:	697b      	ldr	r3, [r7, #20]
 8003af2:	615a      	str	r2, [r3, #20]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8003af4:	7afb      	ldrb	r3, [r7, #11]
 8003af6:	f003 030f 	and.w	r3, r3, #15
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	d109      	bne.n	8003b12 <HAL_PCD_EP_Transmit+0x78>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8003afe:	68fb      	ldr	r3, [r7, #12]
 8003b00:	6818      	ldr	r0, [r3, #0]
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	691b      	ldr	r3, [r3, #16]
 8003b06:	b2db      	uxtb	r3, r3
 8003b08:	461a      	mov	r2, r3
 8003b0a:	6979      	ldr	r1, [r7, #20]
 8003b0c:	f003 f92c 	bl	8006d68 <USB_EP0StartXfer>
 8003b10:	e008      	b.n	8003b24 <HAL_PCD_EP_Transmit+0x8a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8003b12:	68fb      	ldr	r3, [r7, #12]
 8003b14:	6818      	ldr	r0, [r3, #0]
 8003b16:	68fb      	ldr	r3, [r7, #12]
 8003b18:	691b      	ldr	r3, [r3, #16]
 8003b1a:	b2db      	uxtb	r3, r3
 8003b1c:	461a      	mov	r2, r3
 8003b1e:	6979      	ldr	r1, [r7, #20]
 8003b20:	f002 feda 	bl	80068d8 <USB_EPStartXfer>
  }

  return HAL_OK;
 8003b24:	2300      	movs	r3, #0
}
 8003b26:	4618      	mov	r0, r3
 8003b28:	3718      	adds	r7, #24
 8003b2a:	46bd      	mov	sp, r7
 8003b2c:	bd80      	pop	{r7, pc}

08003b2e <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003b2e:	b580      	push	{r7, lr}
 8003b30:	b084      	sub	sp, #16
 8003b32:	af00      	add	r7, sp, #0
 8003b34:	6078      	str	r0, [r7, #4]
 8003b36:	460b      	mov	r3, r1
 8003b38:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8003b3a:	78fb      	ldrb	r3, [r7, #3]
 8003b3c:	f003 020f 	and.w	r2, r3, #15
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	685b      	ldr	r3, [r3, #4]
 8003b44:	429a      	cmp	r2, r3
 8003b46:	d901      	bls.n	8003b4c <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8003b48:	2301      	movs	r3, #1
 8003b4a:	e050      	b.n	8003bee <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8003b4c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003b50:	2b00      	cmp	r3, #0
 8003b52:	da0f      	bge.n	8003b74 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003b54:	78fb      	ldrb	r3, [r7, #3]
 8003b56:	f003 020f 	and.w	r2, r3, #15
 8003b5a:	4613      	mov	r3, r2
 8003b5c:	00db      	lsls	r3, r3, #3
 8003b5e:	4413      	add	r3, r2
 8003b60:	009b      	lsls	r3, r3, #2
 8003b62:	3338      	adds	r3, #56	; 0x38
 8003b64:	687a      	ldr	r2, [r7, #4]
 8003b66:	4413      	add	r3, r2
 8003b68:	3304      	adds	r3, #4
 8003b6a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003b6c:	68fb      	ldr	r3, [r7, #12]
 8003b6e:	2201      	movs	r2, #1
 8003b70:	705a      	strb	r2, [r3, #1]
 8003b72:	e00d      	b.n	8003b90 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8003b74:	78fa      	ldrb	r2, [r7, #3]
 8003b76:	4613      	mov	r3, r2
 8003b78:	00db      	lsls	r3, r3, #3
 8003b7a:	4413      	add	r3, r2
 8003b7c:	009b      	lsls	r3, r3, #2
 8003b7e:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8003b82:	687a      	ldr	r2, [r7, #4]
 8003b84:	4413      	add	r3, r2
 8003b86:	3304      	adds	r3, #4
 8003b88:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003b8a:	68fb      	ldr	r3, [r7, #12]
 8003b8c:	2200      	movs	r2, #0
 8003b8e:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	2201      	movs	r2, #1
 8003b94:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003b96:	78fb      	ldrb	r3, [r7, #3]
 8003b98:	f003 030f 	and.w	r3, r3, #15
 8003b9c:	b2da      	uxtb	r2, r3
 8003b9e:	68fb      	ldr	r3, [r7, #12]
 8003ba0:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8003ba8:	2b01      	cmp	r3, #1
 8003baa:	d101      	bne.n	8003bb0 <HAL_PCD_EP_SetStall+0x82>
 8003bac:	2302      	movs	r3, #2
 8003bae:	e01e      	b.n	8003bee <HAL_PCD_EP_SetStall+0xc0>
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	2201      	movs	r2, #1
 8003bb4:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	68f9      	ldr	r1, [r7, #12]
 8003bbe:	4618      	mov	r0, r3
 8003bc0:	f003 fb66 	bl	8007290 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8003bc4:	78fb      	ldrb	r3, [r7, #3]
 8003bc6:	f003 030f 	and.w	r3, r3, #15
 8003bca:	2b00      	cmp	r3, #0
 8003bcc:	d10a      	bne.n	8003be4 <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	6818      	ldr	r0, [r3, #0]
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	691b      	ldr	r3, [r3, #16]
 8003bd6:	b2d9      	uxtb	r1, r3
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8003bde:	461a      	mov	r2, r3
 8003be0:	f003 fd4a 	bl	8007678 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	2200      	movs	r2, #0
 8003be8:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8003bec:	2300      	movs	r3, #0
}
 8003bee:	4618      	mov	r0, r3
 8003bf0:	3710      	adds	r7, #16
 8003bf2:	46bd      	mov	sp, r7
 8003bf4:	bd80      	pop	{r7, pc}

08003bf6 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003bf6:	b580      	push	{r7, lr}
 8003bf8:	b084      	sub	sp, #16
 8003bfa:	af00      	add	r7, sp, #0
 8003bfc:	6078      	str	r0, [r7, #4]
 8003bfe:	460b      	mov	r3, r1
 8003c00:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8003c02:	78fb      	ldrb	r3, [r7, #3]
 8003c04:	f003 020f 	and.w	r2, r3, #15
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	685b      	ldr	r3, [r3, #4]
 8003c0c:	429a      	cmp	r2, r3
 8003c0e:	d901      	bls.n	8003c14 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8003c10:	2301      	movs	r3, #1
 8003c12:	e042      	b.n	8003c9a <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8003c14:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003c18:	2b00      	cmp	r3, #0
 8003c1a:	da0f      	bge.n	8003c3c <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003c1c:	78fb      	ldrb	r3, [r7, #3]
 8003c1e:	f003 020f 	and.w	r2, r3, #15
 8003c22:	4613      	mov	r3, r2
 8003c24:	00db      	lsls	r3, r3, #3
 8003c26:	4413      	add	r3, r2
 8003c28:	009b      	lsls	r3, r3, #2
 8003c2a:	3338      	adds	r3, #56	; 0x38
 8003c2c:	687a      	ldr	r2, [r7, #4]
 8003c2e:	4413      	add	r3, r2
 8003c30:	3304      	adds	r3, #4
 8003c32:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	2201      	movs	r2, #1
 8003c38:	705a      	strb	r2, [r3, #1]
 8003c3a:	e00f      	b.n	8003c5c <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003c3c:	78fb      	ldrb	r3, [r7, #3]
 8003c3e:	f003 020f 	and.w	r2, r3, #15
 8003c42:	4613      	mov	r3, r2
 8003c44:	00db      	lsls	r3, r3, #3
 8003c46:	4413      	add	r3, r2
 8003c48:	009b      	lsls	r3, r3, #2
 8003c4a:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8003c4e:	687a      	ldr	r2, [r7, #4]
 8003c50:	4413      	add	r3, r2
 8003c52:	3304      	adds	r3, #4
 8003c54:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003c56:	68fb      	ldr	r3, [r7, #12]
 8003c58:	2200      	movs	r2, #0
 8003c5a:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	2200      	movs	r2, #0
 8003c60:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003c62:	78fb      	ldrb	r3, [r7, #3]
 8003c64:	f003 030f 	and.w	r3, r3, #15
 8003c68:	b2da      	uxtb	r2, r3
 8003c6a:	68fb      	ldr	r3, [r7, #12]
 8003c6c:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8003c74:	2b01      	cmp	r3, #1
 8003c76:	d101      	bne.n	8003c7c <HAL_PCD_EP_ClrStall+0x86>
 8003c78:	2302      	movs	r3, #2
 8003c7a:	e00e      	b.n	8003c9a <HAL_PCD_EP_ClrStall+0xa4>
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	2201      	movs	r2, #1
 8003c80:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	68f9      	ldr	r1, [r7, #12]
 8003c8a:	4618      	mov	r0, r3
 8003c8c:	f003 fb6d 	bl	800736a <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	2200      	movs	r2, #0
 8003c94:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8003c98:	2300      	movs	r3, #0
}
 8003c9a:	4618      	mov	r0, r3
 8003c9c:	3710      	adds	r7, #16
 8003c9e:	46bd      	mov	sp, r7
 8003ca0:	bd80      	pop	{r7, pc}

08003ca2 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003ca2:	b580      	push	{r7, lr}
 8003ca4:	b084      	sub	sp, #16
 8003ca6:	af00      	add	r7, sp, #0
 8003ca8:	6078      	str	r0, [r7, #4]
 8003caa:	460b      	mov	r3, r1
 8003cac:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8003cae:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003cb2:	2b00      	cmp	r3, #0
 8003cb4:	da0c      	bge.n	8003cd0 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003cb6:	78fb      	ldrb	r3, [r7, #3]
 8003cb8:	f003 020f 	and.w	r2, r3, #15
 8003cbc:	4613      	mov	r3, r2
 8003cbe:	00db      	lsls	r3, r3, #3
 8003cc0:	4413      	add	r3, r2
 8003cc2:	009b      	lsls	r3, r3, #2
 8003cc4:	3338      	adds	r3, #56	; 0x38
 8003cc6:	687a      	ldr	r2, [r7, #4]
 8003cc8:	4413      	add	r3, r2
 8003cca:	3304      	adds	r3, #4
 8003ccc:	60fb      	str	r3, [r7, #12]
 8003cce:	e00c      	b.n	8003cea <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003cd0:	78fb      	ldrb	r3, [r7, #3]
 8003cd2:	f003 020f 	and.w	r2, r3, #15
 8003cd6:	4613      	mov	r3, r2
 8003cd8:	00db      	lsls	r3, r3, #3
 8003cda:	4413      	add	r3, r2
 8003cdc:	009b      	lsls	r3, r3, #2
 8003cde:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8003ce2:	687a      	ldr	r2, [r7, #4]
 8003ce4:	4413      	add	r3, r2
 8003ce6:	3304      	adds	r3, #4
 8003ce8:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	68f9      	ldr	r1, [r7, #12]
 8003cf0:	4618      	mov	r0, r3
 8003cf2:	f003 f990 	bl	8007016 <USB_EPStopXfer>
 8003cf6:	4603      	mov	r3, r0
 8003cf8:	72fb      	strb	r3, [r7, #11]

  return ret;
 8003cfa:	7afb      	ldrb	r3, [r7, #11]
}
 8003cfc:	4618      	mov	r0, r3
 8003cfe:	3710      	adds	r7, #16
 8003d00:	46bd      	mov	sp, r7
 8003d02:	bd80      	pop	{r7, pc}

08003d04 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8003d04:	b580      	push	{r7, lr}
 8003d06:	b08a      	sub	sp, #40	; 0x28
 8003d08:	af02      	add	r7, sp, #8
 8003d0a:	6078      	str	r0, [r7, #4]
 8003d0c:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003d14:	697b      	ldr	r3, [r7, #20]
 8003d16:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8003d18:	683a      	ldr	r2, [r7, #0]
 8003d1a:	4613      	mov	r3, r2
 8003d1c:	00db      	lsls	r3, r3, #3
 8003d1e:	4413      	add	r3, r2
 8003d20:	009b      	lsls	r3, r3, #2
 8003d22:	3338      	adds	r3, #56	; 0x38
 8003d24:	687a      	ldr	r2, [r7, #4]
 8003d26:	4413      	add	r3, r2
 8003d28:	3304      	adds	r3, #4
 8003d2a:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8003d2c:	68fb      	ldr	r3, [r7, #12]
 8003d2e:	6a1a      	ldr	r2, [r3, #32]
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	699b      	ldr	r3, [r3, #24]
 8003d34:	429a      	cmp	r2, r3
 8003d36:	d901      	bls.n	8003d3c <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8003d38:	2301      	movs	r3, #1
 8003d3a:	e06c      	b.n	8003e16 <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	699a      	ldr	r2, [r3, #24]
 8003d40:	68fb      	ldr	r3, [r7, #12]
 8003d42:	6a1b      	ldr	r3, [r3, #32]
 8003d44:	1ad3      	subs	r3, r2, r3
 8003d46:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8003d48:	68fb      	ldr	r3, [r7, #12]
 8003d4a:	68db      	ldr	r3, [r3, #12]
 8003d4c:	69fa      	ldr	r2, [r7, #28]
 8003d4e:	429a      	cmp	r2, r3
 8003d50:	d902      	bls.n	8003d58 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8003d52:	68fb      	ldr	r3, [r7, #12]
 8003d54:	68db      	ldr	r3, [r3, #12]
 8003d56:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8003d58:	69fb      	ldr	r3, [r7, #28]
 8003d5a:	3303      	adds	r3, #3
 8003d5c:	089b      	lsrs	r3, r3, #2
 8003d5e:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8003d60:	e02b      	b.n	8003dba <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8003d62:	68fb      	ldr	r3, [r7, #12]
 8003d64:	699a      	ldr	r2, [r3, #24]
 8003d66:	68fb      	ldr	r3, [r7, #12]
 8003d68:	6a1b      	ldr	r3, [r3, #32]
 8003d6a:	1ad3      	subs	r3, r2, r3
 8003d6c:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8003d6e:	68fb      	ldr	r3, [r7, #12]
 8003d70:	68db      	ldr	r3, [r3, #12]
 8003d72:	69fa      	ldr	r2, [r7, #28]
 8003d74:	429a      	cmp	r2, r3
 8003d76:	d902      	bls.n	8003d7e <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	68db      	ldr	r3, [r3, #12]
 8003d7c:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8003d7e:	69fb      	ldr	r3, [r7, #28]
 8003d80:	3303      	adds	r3, #3
 8003d82:	089b      	lsrs	r3, r3, #2
 8003d84:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8003d86:	68fb      	ldr	r3, [r7, #12]
 8003d88:	6919      	ldr	r1, [r3, #16]
 8003d8a:	683b      	ldr	r3, [r7, #0]
 8003d8c:	b2da      	uxtb	r2, r3
 8003d8e:	69fb      	ldr	r3, [r7, #28]
 8003d90:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8003d96:	b2db      	uxtb	r3, r3
 8003d98:	9300      	str	r3, [sp, #0]
 8003d9a:	4603      	mov	r3, r0
 8003d9c:	6978      	ldr	r0, [r7, #20]
 8003d9e:	f003 f9e3 	bl	8007168 <USB_WritePacket>

    ep->xfer_buff  += len;
 8003da2:	68fb      	ldr	r3, [r7, #12]
 8003da4:	691a      	ldr	r2, [r3, #16]
 8003da6:	69fb      	ldr	r3, [r7, #28]
 8003da8:	441a      	add	r2, r3
 8003daa:	68fb      	ldr	r3, [r7, #12]
 8003dac:	611a      	str	r2, [r3, #16]
    ep->xfer_count += len;
 8003dae:	68fb      	ldr	r3, [r7, #12]
 8003db0:	6a1a      	ldr	r2, [r3, #32]
 8003db2:	69fb      	ldr	r3, [r7, #28]
 8003db4:	441a      	add	r2, r3
 8003db6:	68fb      	ldr	r3, [r7, #12]
 8003db8:	621a      	str	r2, [r3, #32]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8003dba:	683b      	ldr	r3, [r7, #0]
 8003dbc:	015a      	lsls	r2, r3, #5
 8003dbe:	693b      	ldr	r3, [r7, #16]
 8003dc0:	4413      	add	r3, r2
 8003dc2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003dc6:	699b      	ldr	r3, [r3, #24]
 8003dc8:	b29b      	uxth	r3, r3
 8003dca:	69ba      	ldr	r2, [r7, #24]
 8003dcc:	429a      	cmp	r2, r3
 8003dce:	d809      	bhi.n	8003de4 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	6a1a      	ldr	r2, [r3, #32]
 8003dd4:	68fb      	ldr	r3, [r7, #12]
 8003dd6:	699b      	ldr	r3, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8003dd8:	429a      	cmp	r2, r3
 8003dda:	d203      	bcs.n	8003de4 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	699b      	ldr	r3, [r3, #24]
 8003de0:	2b00      	cmp	r3, #0
 8003de2:	d1be      	bne.n	8003d62 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	699a      	ldr	r2, [r3, #24]
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	6a1b      	ldr	r3, [r3, #32]
 8003dec:	429a      	cmp	r2, r3
 8003dee:	d811      	bhi.n	8003e14 <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8003df0:	683b      	ldr	r3, [r7, #0]
 8003df2:	f003 030f 	and.w	r3, r3, #15
 8003df6:	2201      	movs	r2, #1
 8003df8:	fa02 f303 	lsl.w	r3, r2, r3
 8003dfc:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8003dfe:	693b      	ldr	r3, [r7, #16]
 8003e00:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003e04:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003e06:	68bb      	ldr	r3, [r7, #8]
 8003e08:	43db      	mvns	r3, r3
 8003e0a:	6939      	ldr	r1, [r7, #16]
 8003e0c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8003e10:	4013      	ands	r3, r2
 8003e12:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 8003e14:	2300      	movs	r3, #0
}
 8003e16:	4618      	mov	r0, r3
 8003e18:	3720      	adds	r7, #32
 8003e1a:	46bd      	mov	sp, r7
 8003e1c:	bd80      	pop	{r7, pc}
	...

08003e20 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8003e20:	b580      	push	{r7, lr}
 8003e22:	b088      	sub	sp, #32
 8003e24:	af00      	add	r7, sp, #0
 8003e26:	6078      	str	r0, [r7, #4]
 8003e28:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003e30:	69fb      	ldr	r3, [r7, #28]
 8003e32:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8003e34:	69fb      	ldr	r3, [r7, #28]
 8003e36:	333c      	adds	r3, #60	; 0x3c
 8003e38:	3304      	adds	r3, #4
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8003e3e:	683b      	ldr	r3, [r7, #0]
 8003e40:	015a      	lsls	r2, r3, #5
 8003e42:	69bb      	ldr	r3, [r7, #24]
 8003e44:	4413      	add	r3, r2
 8003e46:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003e4a:	689b      	ldr	r3, [r3, #8]
 8003e4c:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	691b      	ldr	r3, [r3, #16]
 8003e52:	2b01      	cmp	r3, #1
 8003e54:	d17b      	bne.n	8003f4e <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8003e56:	693b      	ldr	r3, [r7, #16]
 8003e58:	f003 0308 	and.w	r3, r3, #8
 8003e5c:	2b00      	cmp	r3, #0
 8003e5e:	d015      	beq.n	8003e8c <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003e60:	697b      	ldr	r3, [r7, #20]
 8003e62:	4a61      	ldr	r2, [pc, #388]	; (8003fe8 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8003e64:	4293      	cmp	r3, r2
 8003e66:	f240 80b9 	bls.w	8003fdc <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8003e6a:	693b      	ldr	r3, [r7, #16]
 8003e6c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003e70:	2b00      	cmp	r3, #0
 8003e72:	f000 80b3 	beq.w	8003fdc <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8003e76:	683b      	ldr	r3, [r7, #0]
 8003e78:	015a      	lsls	r2, r3, #5
 8003e7a:	69bb      	ldr	r3, [r7, #24]
 8003e7c:	4413      	add	r3, r2
 8003e7e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003e82:	461a      	mov	r2, r3
 8003e84:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003e88:	6093      	str	r3, [r2, #8]
 8003e8a:	e0a7      	b.n	8003fdc <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8003e8c:	693b      	ldr	r3, [r7, #16]
 8003e8e:	f003 0320 	and.w	r3, r3, #32
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	d009      	beq.n	8003eaa <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8003e96:	683b      	ldr	r3, [r7, #0]
 8003e98:	015a      	lsls	r2, r3, #5
 8003e9a:	69bb      	ldr	r3, [r7, #24]
 8003e9c:	4413      	add	r3, r2
 8003e9e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003ea2:	461a      	mov	r2, r3
 8003ea4:	2320      	movs	r3, #32
 8003ea6:	6093      	str	r3, [r2, #8]
 8003ea8:	e098      	b.n	8003fdc <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8003eaa:	693b      	ldr	r3, [r7, #16]
 8003eac:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8003eb0:	2b00      	cmp	r3, #0
 8003eb2:	f040 8093 	bne.w	8003fdc <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003eb6:	697b      	ldr	r3, [r7, #20]
 8003eb8:	4a4b      	ldr	r2, [pc, #300]	; (8003fe8 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8003eba:	4293      	cmp	r3, r2
 8003ebc:	d90f      	bls.n	8003ede <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8003ebe:	693b      	ldr	r3, [r7, #16]
 8003ec0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003ec4:	2b00      	cmp	r3, #0
 8003ec6:	d00a      	beq.n	8003ede <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8003ec8:	683b      	ldr	r3, [r7, #0]
 8003eca:	015a      	lsls	r2, r3, #5
 8003ecc:	69bb      	ldr	r3, [r7, #24]
 8003ece:	4413      	add	r3, r2
 8003ed0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003ed4:	461a      	mov	r2, r3
 8003ed6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003eda:	6093      	str	r3, [r2, #8]
 8003edc:	e07e      	b.n	8003fdc <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 8003ede:	683a      	ldr	r2, [r7, #0]
 8003ee0:	4613      	mov	r3, r2
 8003ee2:	00db      	lsls	r3, r3, #3
 8003ee4:	4413      	add	r3, r2
 8003ee6:	009b      	lsls	r3, r3, #2
 8003ee8:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8003eec:	687a      	ldr	r2, [r7, #4]
 8003eee:	4413      	add	r3, r2
 8003ef0:	3304      	adds	r3, #4
 8003ef2:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8003ef4:	68fb      	ldr	r3, [r7, #12]
 8003ef6:	69da      	ldr	r2, [r3, #28]
 8003ef8:	683b      	ldr	r3, [r7, #0]
 8003efa:	0159      	lsls	r1, r3, #5
 8003efc:	69bb      	ldr	r3, [r7, #24]
 8003efe:	440b      	add	r3, r1
 8003f00:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003f04:	691b      	ldr	r3, [r3, #16]
 8003f06:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003f0a:	1ad2      	subs	r2, r2, r3
 8003f0c:	68fb      	ldr	r3, [r7, #12]
 8003f0e:	621a      	str	r2, [r3, #32]

        if (epnum == 0U)
 8003f10:	683b      	ldr	r3, [r7, #0]
 8003f12:	2b00      	cmp	r3, #0
 8003f14:	d114      	bne.n	8003f40 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 8003f16:	68fb      	ldr	r3, [r7, #12]
 8003f18:	699b      	ldr	r3, [r3, #24]
 8003f1a:	2b00      	cmp	r3, #0
 8003f1c:	d109      	bne.n	8003f32 <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	6818      	ldr	r0, [r3, #0]
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8003f28:	461a      	mov	r2, r3
 8003f2a:	2101      	movs	r1, #1
 8003f2c:	f003 fba4 	bl	8007678 <USB_EP0_OutStart>
 8003f30:	e006      	b.n	8003f40 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 8003f32:	68fb      	ldr	r3, [r7, #12]
 8003f34:	691a      	ldr	r2, [r3, #16]
 8003f36:	68fb      	ldr	r3, [r7, #12]
 8003f38:	6a1b      	ldr	r3, [r3, #32]
 8003f3a:	441a      	add	r2, r3
 8003f3c:	68fb      	ldr	r3, [r7, #12]
 8003f3e:	611a      	str	r2, [r3, #16]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8003f40:	683b      	ldr	r3, [r7, #0]
 8003f42:	b2db      	uxtb	r3, r3
 8003f44:	4619      	mov	r1, r3
 8003f46:	6878      	ldr	r0, [r7, #4]
 8003f48:	f005 ff54 	bl	8009df4 <HAL_PCD_DataOutStageCallback>
 8003f4c:	e046      	b.n	8003fdc <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8003f4e:	697b      	ldr	r3, [r7, #20]
 8003f50:	4a26      	ldr	r2, [pc, #152]	; (8003fec <PCD_EP_OutXfrComplete_int+0x1cc>)
 8003f52:	4293      	cmp	r3, r2
 8003f54:	d124      	bne.n	8003fa0 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8003f56:	693b      	ldr	r3, [r7, #16]
 8003f58:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003f5c:	2b00      	cmp	r3, #0
 8003f5e:	d00a      	beq.n	8003f76 <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8003f60:	683b      	ldr	r3, [r7, #0]
 8003f62:	015a      	lsls	r2, r3, #5
 8003f64:	69bb      	ldr	r3, [r7, #24]
 8003f66:	4413      	add	r3, r2
 8003f68:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003f6c:	461a      	mov	r2, r3
 8003f6e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003f72:	6093      	str	r3, [r2, #8]
 8003f74:	e032      	b.n	8003fdc <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8003f76:	693b      	ldr	r3, [r7, #16]
 8003f78:	f003 0320 	and.w	r3, r3, #32
 8003f7c:	2b00      	cmp	r3, #0
 8003f7e:	d008      	beq.n	8003f92 <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8003f80:	683b      	ldr	r3, [r7, #0]
 8003f82:	015a      	lsls	r2, r3, #5
 8003f84:	69bb      	ldr	r3, [r7, #24]
 8003f86:	4413      	add	r3, r2
 8003f88:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003f8c:	461a      	mov	r2, r3
 8003f8e:	2320      	movs	r3, #32
 8003f90:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8003f92:	683b      	ldr	r3, [r7, #0]
 8003f94:	b2db      	uxtb	r3, r3
 8003f96:	4619      	mov	r1, r3
 8003f98:	6878      	ldr	r0, [r7, #4]
 8003f9a:	f005 ff2b 	bl	8009df4 <HAL_PCD_DataOutStageCallback>
 8003f9e:	e01d      	b.n	8003fdc <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8003fa0:	683b      	ldr	r3, [r7, #0]
 8003fa2:	2b00      	cmp	r3, #0
 8003fa4:	d114      	bne.n	8003fd0 <PCD_EP_OutXfrComplete_int+0x1b0>
 8003fa6:	6879      	ldr	r1, [r7, #4]
 8003fa8:	683a      	ldr	r2, [r7, #0]
 8003faa:	4613      	mov	r3, r2
 8003fac:	00db      	lsls	r3, r3, #3
 8003fae:	4413      	add	r3, r2
 8003fb0:	009b      	lsls	r3, r3, #2
 8003fb2:	440b      	add	r3, r1
 8003fb4:	f503 7325 	add.w	r3, r3, #660	; 0x294
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	2b00      	cmp	r3, #0
 8003fbc:	d108      	bne.n	8003fd0 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	6818      	ldr	r0, [r3, #0]
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8003fc8:	461a      	mov	r2, r3
 8003fca:	2100      	movs	r1, #0
 8003fcc:	f003 fb54 	bl	8007678 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8003fd0:	683b      	ldr	r3, [r7, #0]
 8003fd2:	b2db      	uxtb	r3, r3
 8003fd4:	4619      	mov	r1, r3
 8003fd6:	6878      	ldr	r0, [r7, #4]
 8003fd8:	f005 ff0c 	bl	8009df4 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8003fdc:	2300      	movs	r3, #0
}
 8003fde:	4618      	mov	r0, r3
 8003fe0:	3720      	adds	r7, #32
 8003fe2:	46bd      	mov	sp, r7
 8003fe4:	bd80      	pop	{r7, pc}
 8003fe6:	bf00      	nop
 8003fe8:	4f54300a 	.word	0x4f54300a
 8003fec:	4f54310a 	.word	0x4f54310a

08003ff0 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8003ff0:	b580      	push	{r7, lr}
 8003ff2:	b086      	sub	sp, #24
 8003ff4:	af00      	add	r7, sp, #0
 8003ff6:	6078      	str	r0, [r7, #4]
 8003ff8:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004000:	697b      	ldr	r3, [r7, #20]
 8004002:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8004004:	697b      	ldr	r3, [r7, #20]
 8004006:	333c      	adds	r3, #60	; 0x3c
 8004008:	3304      	adds	r3, #4
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800400e:	683b      	ldr	r3, [r7, #0]
 8004010:	015a      	lsls	r2, r3, #5
 8004012:	693b      	ldr	r3, [r7, #16]
 8004014:	4413      	add	r3, r2
 8004016:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800401a:	689b      	ldr	r3, [r3, #8]
 800401c:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800401e:	68fb      	ldr	r3, [r7, #12]
 8004020:	4a15      	ldr	r2, [pc, #84]	; (8004078 <PCD_EP_OutSetupPacket_int+0x88>)
 8004022:	4293      	cmp	r3, r2
 8004024:	d90e      	bls.n	8004044 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8004026:	68bb      	ldr	r3, [r7, #8]
 8004028:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800402c:	2b00      	cmp	r3, #0
 800402e:	d009      	beq.n	8004044 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004030:	683b      	ldr	r3, [r7, #0]
 8004032:	015a      	lsls	r2, r3, #5
 8004034:	693b      	ldr	r3, [r7, #16]
 8004036:	4413      	add	r3, r2
 8004038:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800403c:	461a      	mov	r2, r3
 800403e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004042:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8004044:	6878      	ldr	r0, [r7, #4]
 8004046:	f005 fec3 	bl	8009dd0 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 800404a:	68fb      	ldr	r3, [r7, #12]
 800404c:	4a0a      	ldr	r2, [pc, #40]	; (8004078 <PCD_EP_OutSetupPacket_int+0x88>)
 800404e:	4293      	cmp	r3, r2
 8004050:	d90c      	bls.n	800406c <PCD_EP_OutSetupPacket_int+0x7c>
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	691b      	ldr	r3, [r3, #16]
 8004056:	2b01      	cmp	r3, #1
 8004058:	d108      	bne.n	800406c <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	6818      	ldr	r0, [r3, #0]
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8004064:	461a      	mov	r2, r3
 8004066:	2101      	movs	r1, #1
 8004068:	f003 fb06 	bl	8007678 <USB_EP0_OutStart>
  }

  return HAL_OK;
 800406c:	2300      	movs	r3, #0
}
 800406e:	4618      	mov	r0, r3
 8004070:	3718      	adds	r7, #24
 8004072:	46bd      	mov	sp, r7
 8004074:	bd80      	pop	{r7, pc}
 8004076:	bf00      	nop
 8004078:	4f54300a 	.word	0x4f54300a

0800407c <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 800407c:	b480      	push	{r7}
 800407e:	b085      	sub	sp, #20
 8004080:	af00      	add	r7, sp, #0
 8004082:	6078      	str	r0, [r7, #4]
 8004084:	460b      	mov	r3, r1
 8004086:	70fb      	strb	r3, [r7, #3]
 8004088:	4613      	mov	r3, r2
 800408a:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004092:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8004094:	78fb      	ldrb	r3, [r7, #3]
 8004096:	2b00      	cmp	r3, #0
 8004098:	d107      	bne.n	80040aa <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 800409a:	883b      	ldrh	r3, [r7, #0]
 800409c:	0419      	lsls	r1, r3, #16
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	68ba      	ldr	r2, [r7, #8]
 80040a4:	430a      	orrs	r2, r1
 80040a6:	629a      	str	r2, [r3, #40]	; 0x28
 80040a8:	e028      	b.n	80040fc <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80040b0:	0c1b      	lsrs	r3, r3, #16
 80040b2:	68ba      	ldr	r2, [r7, #8]
 80040b4:	4413      	add	r3, r2
 80040b6:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80040b8:	2300      	movs	r3, #0
 80040ba:	73fb      	strb	r3, [r7, #15]
 80040bc:	e00d      	b.n	80040da <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	681a      	ldr	r2, [r3, #0]
 80040c2:	7bfb      	ldrb	r3, [r7, #15]
 80040c4:	3340      	adds	r3, #64	; 0x40
 80040c6:	009b      	lsls	r3, r3, #2
 80040c8:	4413      	add	r3, r2
 80040ca:	685b      	ldr	r3, [r3, #4]
 80040cc:	0c1b      	lsrs	r3, r3, #16
 80040ce:	68ba      	ldr	r2, [r7, #8]
 80040d0:	4413      	add	r3, r2
 80040d2:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80040d4:	7bfb      	ldrb	r3, [r7, #15]
 80040d6:	3301      	adds	r3, #1
 80040d8:	73fb      	strb	r3, [r7, #15]
 80040da:	7bfa      	ldrb	r2, [r7, #15]
 80040dc:	78fb      	ldrb	r3, [r7, #3]
 80040de:	3b01      	subs	r3, #1
 80040e0:	429a      	cmp	r2, r3
 80040e2:	d3ec      	bcc.n	80040be <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 80040e4:	883b      	ldrh	r3, [r7, #0]
 80040e6:	0418      	lsls	r0, r3, #16
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	6819      	ldr	r1, [r3, #0]
 80040ec:	78fb      	ldrb	r3, [r7, #3]
 80040ee:	3b01      	subs	r3, #1
 80040f0:	68ba      	ldr	r2, [r7, #8]
 80040f2:	4302      	orrs	r2, r0
 80040f4:	3340      	adds	r3, #64	; 0x40
 80040f6:	009b      	lsls	r3, r3, #2
 80040f8:	440b      	add	r3, r1
 80040fa:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 80040fc:	2300      	movs	r3, #0
}
 80040fe:	4618      	mov	r0, r3
 8004100:	3714      	adds	r7, #20
 8004102:	46bd      	mov	sp, r7
 8004104:	bc80      	pop	{r7}
 8004106:	4770      	bx	lr

08004108 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8004108:	b480      	push	{r7}
 800410a:	b083      	sub	sp, #12
 800410c:	af00      	add	r7, sp, #0
 800410e:	6078      	str	r0, [r7, #4]
 8004110:	460b      	mov	r3, r1
 8004112:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	887a      	ldrh	r2, [r7, #2]
 800411a:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 800411c:	2300      	movs	r3, #0
}
 800411e:	4618      	mov	r0, r3
 8004120:	370c      	adds	r7, #12
 8004122:	46bd      	mov	sp, r7
 8004124:	bc80      	pop	{r7}
 8004126:	4770      	bx	lr

08004128 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8004128:	b480      	push	{r7}
 800412a:	b083      	sub	sp, #12
 800412c:	af00      	add	r7, sp, #0
 800412e:	6078      	str	r0, [r7, #4]
 8004130:	460b      	mov	r3, r1
 8004132:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8004134:	bf00      	nop
 8004136:	370c      	adds	r7, #12
 8004138:	46bd      	mov	sp, r7
 800413a:	bc80      	pop	{r7}
 800413c:	4770      	bx	lr
	...

08004140 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004140:	b580      	push	{r7, lr}
 8004142:	b086      	sub	sp, #24
 8004144:	af00      	add	r7, sp, #0
 8004146:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	2b00      	cmp	r3, #0
 800414c:	d101      	bne.n	8004152 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800414e:	2301      	movs	r3, #1
 8004150:	e267      	b.n	8004622 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	f003 0301 	and.w	r3, r3, #1
 800415a:	2b00      	cmp	r3, #0
 800415c:	d075      	beq.n	800424a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800415e:	4b88      	ldr	r3, [pc, #544]	; (8004380 <HAL_RCC_OscConfig+0x240>)
 8004160:	689b      	ldr	r3, [r3, #8]
 8004162:	f003 030c 	and.w	r3, r3, #12
 8004166:	2b04      	cmp	r3, #4
 8004168:	d00c      	beq.n	8004184 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800416a:	4b85      	ldr	r3, [pc, #532]	; (8004380 <HAL_RCC_OscConfig+0x240>)
 800416c:	689b      	ldr	r3, [r3, #8]
 800416e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004172:	2b08      	cmp	r3, #8
 8004174:	d112      	bne.n	800419c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004176:	4b82      	ldr	r3, [pc, #520]	; (8004380 <HAL_RCC_OscConfig+0x240>)
 8004178:	685b      	ldr	r3, [r3, #4]
 800417a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800417e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004182:	d10b      	bne.n	800419c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004184:	4b7e      	ldr	r3, [pc, #504]	; (8004380 <HAL_RCC_OscConfig+0x240>)
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800418c:	2b00      	cmp	r3, #0
 800418e:	d05b      	beq.n	8004248 <HAL_RCC_OscConfig+0x108>
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	685b      	ldr	r3, [r3, #4]
 8004194:	2b00      	cmp	r3, #0
 8004196:	d157      	bne.n	8004248 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004198:	2301      	movs	r3, #1
 800419a:	e242      	b.n	8004622 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	685b      	ldr	r3, [r3, #4]
 80041a0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80041a4:	d106      	bne.n	80041b4 <HAL_RCC_OscConfig+0x74>
 80041a6:	4b76      	ldr	r3, [pc, #472]	; (8004380 <HAL_RCC_OscConfig+0x240>)
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	4a75      	ldr	r2, [pc, #468]	; (8004380 <HAL_RCC_OscConfig+0x240>)
 80041ac:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80041b0:	6013      	str	r3, [r2, #0]
 80041b2:	e01d      	b.n	80041f0 <HAL_RCC_OscConfig+0xb0>
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	685b      	ldr	r3, [r3, #4]
 80041b8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80041bc:	d10c      	bne.n	80041d8 <HAL_RCC_OscConfig+0x98>
 80041be:	4b70      	ldr	r3, [pc, #448]	; (8004380 <HAL_RCC_OscConfig+0x240>)
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	4a6f      	ldr	r2, [pc, #444]	; (8004380 <HAL_RCC_OscConfig+0x240>)
 80041c4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80041c8:	6013      	str	r3, [r2, #0]
 80041ca:	4b6d      	ldr	r3, [pc, #436]	; (8004380 <HAL_RCC_OscConfig+0x240>)
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	4a6c      	ldr	r2, [pc, #432]	; (8004380 <HAL_RCC_OscConfig+0x240>)
 80041d0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80041d4:	6013      	str	r3, [r2, #0]
 80041d6:	e00b      	b.n	80041f0 <HAL_RCC_OscConfig+0xb0>
 80041d8:	4b69      	ldr	r3, [pc, #420]	; (8004380 <HAL_RCC_OscConfig+0x240>)
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	4a68      	ldr	r2, [pc, #416]	; (8004380 <HAL_RCC_OscConfig+0x240>)
 80041de:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80041e2:	6013      	str	r3, [r2, #0]
 80041e4:	4b66      	ldr	r3, [pc, #408]	; (8004380 <HAL_RCC_OscConfig+0x240>)
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	4a65      	ldr	r2, [pc, #404]	; (8004380 <HAL_RCC_OscConfig+0x240>)
 80041ea:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80041ee:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	685b      	ldr	r3, [r3, #4]
 80041f4:	2b00      	cmp	r3, #0
 80041f6:	d013      	beq.n	8004220 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80041f8:	f7fd fc98 	bl	8001b2c <HAL_GetTick>
 80041fc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80041fe:	e008      	b.n	8004212 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004200:	f7fd fc94 	bl	8001b2c <HAL_GetTick>
 8004204:	4602      	mov	r2, r0
 8004206:	693b      	ldr	r3, [r7, #16]
 8004208:	1ad3      	subs	r3, r2, r3
 800420a:	2b64      	cmp	r3, #100	; 0x64
 800420c:	d901      	bls.n	8004212 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800420e:	2303      	movs	r3, #3
 8004210:	e207      	b.n	8004622 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004212:	4b5b      	ldr	r3, [pc, #364]	; (8004380 <HAL_RCC_OscConfig+0x240>)
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800421a:	2b00      	cmp	r3, #0
 800421c:	d0f0      	beq.n	8004200 <HAL_RCC_OscConfig+0xc0>
 800421e:	e014      	b.n	800424a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004220:	f7fd fc84 	bl	8001b2c <HAL_GetTick>
 8004224:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004226:	e008      	b.n	800423a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004228:	f7fd fc80 	bl	8001b2c <HAL_GetTick>
 800422c:	4602      	mov	r2, r0
 800422e:	693b      	ldr	r3, [r7, #16]
 8004230:	1ad3      	subs	r3, r2, r3
 8004232:	2b64      	cmp	r3, #100	; 0x64
 8004234:	d901      	bls.n	800423a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004236:	2303      	movs	r3, #3
 8004238:	e1f3      	b.n	8004622 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800423a:	4b51      	ldr	r3, [pc, #324]	; (8004380 <HAL_RCC_OscConfig+0x240>)
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004242:	2b00      	cmp	r3, #0
 8004244:	d1f0      	bne.n	8004228 <HAL_RCC_OscConfig+0xe8>
 8004246:	e000      	b.n	800424a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004248:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	f003 0302 	and.w	r3, r3, #2
 8004252:	2b00      	cmp	r3, #0
 8004254:	d063      	beq.n	800431e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004256:	4b4a      	ldr	r3, [pc, #296]	; (8004380 <HAL_RCC_OscConfig+0x240>)
 8004258:	689b      	ldr	r3, [r3, #8]
 800425a:	f003 030c 	and.w	r3, r3, #12
 800425e:	2b00      	cmp	r3, #0
 8004260:	d00b      	beq.n	800427a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004262:	4b47      	ldr	r3, [pc, #284]	; (8004380 <HAL_RCC_OscConfig+0x240>)
 8004264:	689b      	ldr	r3, [r3, #8]
 8004266:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800426a:	2b08      	cmp	r3, #8
 800426c:	d11c      	bne.n	80042a8 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800426e:	4b44      	ldr	r3, [pc, #272]	; (8004380 <HAL_RCC_OscConfig+0x240>)
 8004270:	685b      	ldr	r3, [r3, #4]
 8004272:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004276:	2b00      	cmp	r3, #0
 8004278:	d116      	bne.n	80042a8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800427a:	4b41      	ldr	r3, [pc, #260]	; (8004380 <HAL_RCC_OscConfig+0x240>)
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	f003 0302 	and.w	r3, r3, #2
 8004282:	2b00      	cmp	r3, #0
 8004284:	d005      	beq.n	8004292 <HAL_RCC_OscConfig+0x152>
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	68db      	ldr	r3, [r3, #12]
 800428a:	2b01      	cmp	r3, #1
 800428c:	d001      	beq.n	8004292 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800428e:	2301      	movs	r3, #1
 8004290:	e1c7      	b.n	8004622 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004292:	4b3b      	ldr	r3, [pc, #236]	; (8004380 <HAL_RCC_OscConfig+0x240>)
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	691b      	ldr	r3, [r3, #16]
 800429e:	00db      	lsls	r3, r3, #3
 80042a0:	4937      	ldr	r1, [pc, #220]	; (8004380 <HAL_RCC_OscConfig+0x240>)
 80042a2:	4313      	orrs	r3, r2
 80042a4:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80042a6:	e03a      	b.n	800431e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	68db      	ldr	r3, [r3, #12]
 80042ac:	2b00      	cmp	r3, #0
 80042ae:	d020      	beq.n	80042f2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80042b0:	4b34      	ldr	r3, [pc, #208]	; (8004384 <HAL_RCC_OscConfig+0x244>)
 80042b2:	2201      	movs	r2, #1
 80042b4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80042b6:	f7fd fc39 	bl	8001b2c <HAL_GetTick>
 80042ba:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80042bc:	e008      	b.n	80042d0 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80042be:	f7fd fc35 	bl	8001b2c <HAL_GetTick>
 80042c2:	4602      	mov	r2, r0
 80042c4:	693b      	ldr	r3, [r7, #16]
 80042c6:	1ad3      	subs	r3, r2, r3
 80042c8:	2b02      	cmp	r3, #2
 80042ca:	d901      	bls.n	80042d0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80042cc:	2303      	movs	r3, #3
 80042ce:	e1a8      	b.n	8004622 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80042d0:	4b2b      	ldr	r3, [pc, #172]	; (8004380 <HAL_RCC_OscConfig+0x240>)
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	f003 0302 	and.w	r3, r3, #2
 80042d8:	2b00      	cmp	r3, #0
 80042da:	d0f0      	beq.n	80042be <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80042dc:	4b28      	ldr	r3, [pc, #160]	; (8004380 <HAL_RCC_OscConfig+0x240>)
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	691b      	ldr	r3, [r3, #16]
 80042e8:	00db      	lsls	r3, r3, #3
 80042ea:	4925      	ldr	r1, [pc, #148]	; (8004380 <HAL_RCC_OscConfig+0x240>)
 80042ec:	4313      	orrs	r3, r2
 80042ee:	600b      	str	r3, [r1, #0]
 80042f0:	e015      	b.n	800431e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80042f2:	4b24      	ldr	r3, [pc, #144]	; (8004384 <HAL_RCC_OscConfig+0x244>)
 80042f4:	2200      	movs	r2, #0
 80042f6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80042f8:	f7fd fc18 	bl	8001b2c <HAL_GetTick>
 80042fc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80042fe:	e008      	b.n	8004312 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004300:	f7fd fc14 	bl	8001b2c <HAL_GetTick>
 8004304:	4602      	mov	r2, r0
 8004306:	693b      	ldr	r3, [r7, #16]
 8004308:	1ad3      	subs	r3, r2, r3
 800430a:	2b02      	cmp	r3, #2
 800430c:	d901      	bls.n	8004312 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800430e:	2303      	movs	r3, #3
 8004310:	e187      	b.n	8004622 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004312:	4b1b      	ldr	r3, [pc, #108]	; (8004380 <HAL_RCC_OscConfig+0x240>)
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	f003 0302 	and.w	r3, r3, #2
 800431a:	2b00      	cmp	r3, #0
 800431c:	d1f0      	bne.n	8004300 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	f003 0308 	and.w	r3, r3, #8
 8004326:	2b00      	cmp	r3, #0
 8004328:	d036      	beq.n	8004398 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	695b      	ldr	r3, [r3, #20]
 800432e:	2b00      	cmp	r3, #0
 8004330:	d016      	beq.n	8004360 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004332:	4b15      	ldr	r3, [pc, #84]	; (8004388 <HAL_RCC_OscConfig+0x248>)
 8004334:	2201      	movs	r2, #1
 8004336:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004338:	f7fd fbf8 	bl	8001b2c <HAL_GetTick>
 800433c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800433e:	e008      	b.n	8004352 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004340:	f7fd fbf4 	bl	8001b2c <HAL_GetTick>
 8004344:	4602      	mov	r2, r0
 8004346:	693b      	ldr	r3, [r7, #16]
 8004348:	1ad3      	subs	r3, r2, r3
 800434a:	2b02      	cmp	r3, #2
 800434c:	d901      	bls.n	8004352 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800434e:	2303      	movs	r3, #3
 8004350:	e167      	b.n	8004622 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004352:	4b0b      	ldr	r3, [pc, #44]	; (8004380 <HAL_RCC_OscConfig+0x240>)
 8004354:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004356:	f003 0302 	and.w	r3, r3, #2
 800435a:	2b00      	cmp	r3, #0
 800435c:	d0f0      	beq.n	8004340 <HAL_RCC_OscConfig+0x200>
 800435e:	e01b      	b.n	8004398 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004360:	4b09      	ldr	r3, [pc, #36]	; (8004388 <HAL_RCC_OscConfig+0x248>)
 8004362:	2200      	movs	r2, #0
 8004364:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004366:	f7fd fbe1 	bl	8001b2c <HAL_GetTick>
 800436a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800436c:	e00e      	b.n	800438c <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800436e:	f7fd fbdd 	bl	8001b2c <HAL_GetTick>
 8004372:	4602      	mov	r2, r0
 8004374:	693b      	ldr	r3, [r7, #16]
 8004376:	1ad3      	subs	r3, r2, r3
 8004378:	2b02      	cmp	r3, #2
 800437a:	d907      	bls.n	800438c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800437c:	2303      	movs	r3, #3
 800437e:	e150      	b.n	8004622 <HAL_RCC_OscConfig+0x4e2>
 8004380:	40023800 	.word	0x40023800
 8004384:	42470000 	.word	0x42470000
 8004388:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800438c:	4b88      	ldr	r3, [pc, #544]	; (80045b0 <HAL_RCC_OscConfig+0x470>)
 800438e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004390:	f003 0302 	and.w	r3, r3, #2
 8004394:	2b00      	cmp	r3, #0
 8004396:	d1ea      	bne.n	800436e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	f003 0304 	and.w	r3, r3, #4
 80043a0:	2b00      	cmp	r3, #0
 80043a2:	f000 8097 	beq.w	80044d4 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80043a6:	2300      	movs	r3, #0
 80043a8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80043aa:	4b81      	ldr	r3, [pc, #516]	; (80045b0 <HAL_RCC_OscConfig+0x470>)
 80043ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043ae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80043b2:	2b00      	cmp	r3, #0
 80043b4:	d10f      	bne.n	80043d6 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80043b6:	2300      	movs	r3, #0
 80043b8:	60bb      	str	r3, [r7, #8]
 80043ba:	4b7d      	ldr	r3, [pc, #500]	; (80045b0 <HAL_RCC_OscConfig+0x470>)
 80043bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043be:	4a7c      	ldr	r2, [pc, #496]	; (80045b0 <HAL_RCC_OscConfig+0x470>)
 80043c0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80043c4:	6413      	str	r3, [r2, #64]	; 0x40
 80043c6:	4b7a      	ldr	r3, [pc, #488]	; (80045b0 <HAL_RCC_OscConfig+0x470>)
 80043c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043ca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80043ce:	60bb      	str	r3, [r7, #8]
 80043d0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80043d2:	2301      	movs	r3, #1
 80043d4:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80043d6:	4b77      	ldr	r3, [pc, #476]	; (80045b4 <HAL_RCC_OscConfig+0x474>)
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80043de:	2b00      	cmp	r3, #0
 80043e0:	d118      	bne.n	8004414 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80043e2:	4b74      	ldr	r3, [pc, #464]	; (80045b4 <HAL_RCC_OscConfig+0x474>)
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	4a73      	ldr	r2, [pc, #460]	; (80045b4 <HAL_RCC_OscConfig+0x474>)
 80043e8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80043ec:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80043ee:	f7fd fb9d 	bl	8001b2c <HAL_GetTick>
 80043f2:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80043f4:	e008      	b.n	8004408 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80043f6:	f7fd fb99 	bl	8001b2c <HAL_GetTick>
 80043fa:	4602      	mov	r2, r0
 80043fc:	693b      	ldr	r3, [r7, #16]
 80043fe:	1ad3      	subs	r3, r2, r3
 8004400:	2b02      	cmp	r3, #2
 8004402:	d901      	bls.n	8004408 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004404:	2303      	movs	r3, #3
 8004406:	e10c      	b.n	8004622 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004408:	4b6a      	ldr	r3, [pc, #424]	; (80045b4 <HAL_RCC_OscConfig+0x474>)
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004410:	2b00      	cmp	r3, #0
 8004412:	d0f0      	beq.n	80043f6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	689b      	ldr	r3, [r3, #8]
 8004418:	2b01      	cmp	r3, #1
 800441a:	d106      	bne.n	800442a <HAL_RCC_OscConfig+0x2ea>
 800441c:	4b64      	ldr	r3, [pc, #400]	; (80045b0 <HAL_RCC_OscConfig+0x470>)
 800441e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004420:	4a63      	ldr	r2, [pc, #396]	; (80045b0 <HAL_RCC_OscConfig+0x470>)
 8004422:	f043 0301 	orr.w	r3, r3, #1
 8004426:	6713      	str	r3, [r2, #112]	; 0x70
 8004428:	e01c      	b.n	8004464 <HAL_RCC_OscConfig+0x324>
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	689b      	ldr	r3, [r3, #8]
 800442e:	2b05      	cmp	r3, #5
 8004430:	d10c      	bne.n	800444c <HAL_RCC_OscConfig+0x30c>
 8004432:	4b5f      	ldr	r3, [pc, #380]	; (80045b0 <HAL_RCC_OscConfig+0x470>)
 8004434:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004436:	4a5e      	ldr	r2, [pc, #376]	; (80045b0 <HAL_RCC_OscConfig+0x470>)
 8004438:	f043 0304 	orr.w	r3, r3, #4
 800443c:	6713      	str	r3, [r2, #112]	; 0x70
 800443e:	4b5c      	ldr	r3, [pc, #368]	; (80045b0 <HAL_RCC_OscConfig+0x470>)
 8004440:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004442:	4a5b      	ldr	r2, [pc, #364]	; (80045b0 <HAL_RCC_OscConfig+0x470>)
 8004444:	f043 0301 	orr.w	r3, r3, #1
 8004448:	6713      	str	r3, [r2, #112]	; 0x70
 800444a:	e00b      	b.n	8004464 <HAL_RCC_OscConfig+0x324>
 800444c:	4b58      	ldr	r3, [pc, #352]	; (80045b0 <HAL_RCC_OscConfig+0x470>)
 800444e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004450:	4a57      	ldr	r2, [pc, #348]	; (80045b0 <HAL_RCC_OscConfig+0x470>)
 8004452:	f023 0301 	bic.w	r3, r3, #1
 8004456:	6713      	str	r3, [r2, #112]	; 0x70
 8004458:	4b55      	ldr	r3, [pc, #340]	; (80045b0 <HAL_RCC_OscConfig+0x470>)
 800445a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800445c:	4a54      	ldr	r2, [pc, #336]	; (80045b0 <HAL_RCC_OscConfig+0x470>)
 800445e:	f023 0304 	bic.w	r3, r3, #4
 8004462:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	689b      	ldr	r3, [r3, #8]
 8004468:	2b00      	cmp	r3, #0
 800446a:	d015      	beq.n	8004498 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800446c:	f7fd fb5e 	bl	8001b2c <HAL_GetTick>
 8004470:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004472:	e00a      	b.n	800448a <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004474:	f7fd fb5a 	bl	8001b2c <HAL_GetTick>
 8004478:	4602      	mov	r2, r0
 800447a:	693b      	ldr	r3, [r7, #16]
 800447c:	1ad3      	subs	r3, r2, r3
 800447e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004482:	4293      	cmp	r3, r2
 8004484:	d901      	bls.n	800448a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8004486:	2303      	movs	r3, #3
 8004488:	e0cb      	b.n	8004622 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800448a:	4b49      	ldr	r3, [pc, #292]	; (80045b0 <HAL_RCC_OscConfig+0x470>)
 800448c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800448e:	f003 0302 	and.w	r3, r3, #2
 8004492:	2b00      	cmp	r3, #0
 8004494:	d0ee      	beq.n	8004474 <HAL_RCC_OscConfig+0x334>
 8004496:	e014      	b.n	80044c2 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004498:	f7fd fb48 	bl	8001b2c <HAL_GetTick>
 800449c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800449e:	e00a      	b.n	80044b6 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80044a0:	f7fd fb44 	bl	8001b2c <HAL_GetTick>
 80044a4:	4602      	mov	r2, r0
 80044a6:	693b      	ldr	r3, [r7, #16]
 80044a8:	1ad3      	subs	r3, r2, r3
 80044aa:	f241 3288 	movw	r2, #5000	; 0x1388
 80044ae:	4293      	cmp	r3, r2
 80044b0:	d901      	bls.n	80044b6 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80044b2:	2303      	movs	r3, #3
 80044b4:	e0b5      	b.n	8004622 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80044b6:	4b3e      	ldr	r3, [pc, #248]	; (80045b0 <HAL_RCC_OscConfig+0x470>)
 80044b8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80044ba:	f003 0302 	and.w	r3, r3, #2
 80044be:	2b00      	cmp	r3, #0
 80044c0:	d1ee      	bne.n	80044a0 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80044c2:	7dfb      	ldrb	r3, [r7, #23]
 80044c4:	2b01      	cmp	r3, #1
 80044c6:	d105      	bne.n	80044d4 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80044c8:	4b39      	ldr	r3, [pc, #228]	; (80045b0 <HAL_RCC_OscConfig+0x470>)
 80044ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044cc:	4a38      	ldr	r2, [pc, #224]	; (80045b0 <HAL_RCC_OscConfig+0x470>)
 80044ce:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80044d2:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	699b      	ldr	r3, [r3, #24]
 80044d8:	2b00      	cmp	r3, #0
 80044da:	f000 80a1 	beq.w	8004620 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80044de:	4b34      	ldr	r3, [pc, #208]	; (80045b0 <HAL_RCC_OscConfig+0x470>)
 80044e0:	689b      	ldr	r3, [r3, #8]
 80044e2:	f003 030c 	and.w	r3, r3, #12
 80044e6:	2b08      	cmp	r3, #8
 80044e8:	d05c      	beq.n	80045a4 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	699b      	ldr	r3, [r3, #24]
 80044ee:	2b02      	cmp	r3, #2
 80044f0:	d141      	bne.n	8004576 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80044f2:	4b31      	ldr	r3, [pc, #196]	; (80045b8 <HAL_RCC_OscConfig+0x478>)
 80044f4:	2200      	movs	r2, #0
 80044f6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80044f8:	f7fd fb18 	bl	8001b2c <HAL_GetTick>
 80044fc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80044fe:	e008      	b.n	8004512 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004500:	f7fd fb14 	bl	8001b2c <HAL_GetTick>
 8004504:	4602      	mov	r2, r0
 8004506:	693b      	ldr	r3, [r7, #16]
 8004508:	1ad3      	subs	r3, r2, r3
 800450a:	2b02      	cmp	r3, #2
 800450c:	d901      	bls.n	8004512 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800450e:	2303      	movs	r3, #3
 8004510:	e087      	b.n	8004622 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004512:	4b27      	ldr	r3, [pc, #156]	; (80045b0 <HAL_RCC_OscConfig+0x470>)
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800451a:	2b00      	cmp	r3, #0
 800451c:	d1f0      	bne.n	8004500 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	69da      	ldr	r2, [r3, #28]
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	6a1b      	ldr	r3, [r3, #32]
 8004526:	431a      	orrs	r2, r3
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800452c:	019b      	lsls	r3, r3, #6
 800452e:	431a      	orrs	r2, r3
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004534:	085b      	lsrs	r3, r3, #1
 8004536:	3b01      	subs	r3, #1
 8004538:	041b      	lsls	r3, r3, #16
 800453a:	431a      	orrs	r2, r3
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004540:	061b      	lsls	r3, r3, #24
 8004542:	491b      	ldr	r1, [pc, #108]	; (80045b0 <HAL_RCC_OscConfig+0x470>)
 8004544:	4313      	orrs	r3, r2
 8004546:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004548:	4b1b      	ldr	r3, [pc, #108]	; (80045b8 <HAL_RCC_OscConfig+0x478>)
 800454a:	2201      	movs	r2, #1
 800454c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800454e:	f7fd faed 	bl	8001b2c <HAL_GetTick>
 8004552:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004554:	e008      	b.n	8004568 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004556:	f7fd fae9 	bl	8001b2c <HAL_GetTick>
 800455a:	4602      	mov	r2, r0
 800455c:	693b      	ldr	r3, [r7, #16]
 800455e:	1ad3      	subs	r3, r2, r3
 8004560:	2b02      	cmp	r3, #2
 8004562:	d901      	bls.n	8004568 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004564:	2303      	movs	r3, #3
 8004566:	e05c      	b.n	8004622 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004568:	4b11      	ldr	r3, [pc, #68]	; (80045b0 <HAL_RCC_OscConfig+0x470>)
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004570:	2b00      	cmp	r3, #0
 8004572:	d0f0      	beq.n	8004556 <HAL_RCC_OscConfig+0x416>
 8004574:	e054      	b.n	8004620 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004576:	4b10      	ldr	r3, [pc, #64]	; (80045b8 <HAL_RCC_OscConfig+0x478>)
 8004578:	2200      	movs	r2, #0
 800457a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800457c:	f7fd fad6 	bl	8001b2c <HAL_GetTick>
 8004580:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004582:	e008      	b.n	8004596 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004584:	f7fd fad2 	bl	8001b2c <HAL_GetTick>
 8004588:	4602      	mov	r2, r0
 800458a:	693b      	ldr	r3, [r7, #16]
 800458c:	1ad3      	subs	r3, r2, r3
 800458e:	2b02      	cmp	r3, #2
 8004590:	d901      	bls.n	8004596 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8004592:	2303      	movs	r3, #3
 8004594:	e045      	b.n	8004622 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004596:	4b06      	ldr	r3, [pc, #24]	; (80045b0 <HAL_RCC_OscConfig+0x470>)
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800459e:	2b00      	cmp	r3, #0
 80045a0:	d1f0      	bne.n	8004584 <HAL_RCC_OscConfig+0x444>
 80045a2:	e03d      	b.n	8004620 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	699b      	ldr	r3, [r3, #24]
 80045a8:	2b01      	cmp	r3, #1
 80045aa:	d107      	bne.n	80045bc <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80045ac:	2301      	movs	r3, #1
 80045ae:	e038      	b.n	8004622 <HAL_RCC_OscConfig+0x4e2>
 80045b0:	40023800 	.word	0x40023800
 80045b4:	40007000 	.word	0x40007000
 80045b8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80045bc:	4b1b      	ldr	r3, [pc, #108]	; (800462c <HAL_RCC_OscConfig+0x4ec>)
 80045be:	685b      	ldr	r3, [r3, #4]
 80045c0:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	699b      	ldr	r3, [r3, #24]
 80045c6:	2b01      	cmp	r3, #1
 80045c8:	d028      	beq.n	800461c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80045ca:	68fb      	ldr	r3, [r7, #12]
 80045cc:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80045d4:	429a      	cmp	r2, r3
 80045d6:	d121      	bne.n	800461c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80045e2:	429a      	cmp	r2, r3
 80045e4:	d11a      	bne.n	800461c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80045e6:	68fa      	ldr	r2, [r7, #12]
 80045e8:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80045ec:	4013      	ands	r3, r2
 80045ee:	687a      	ldr	r2, [r7, #4]
 80045f0:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80045f2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80045f4:	4293      	cmp	r3, r2
 80045f6:	d111      	bne.n	800461c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80045f8:	68fb      	ldr	r3, [r7, #12]
 80045fa:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004602:	085b      	lsrs	r3, r3, #1
 8004604:	3b01      	subs	r3, #1
 8004606:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004608:	429a      	cmp	r2, r3
 800460a:	d107      	bne.n	800461c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800460c:	68fb      	ldr	r3, [r7, #12]
 800460e:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004616:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004618:	429a      	cmp	r2, r3
 800461a:	d001      	beq.n	8004620 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 800461c:	2301      	movs	r3, #1
 800461e:	e000      	b.n	8004622 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004620:	2300      	movs	r3, #0
}
 8004622:	4618      	mov	r0, r3
 8004624:	3718      	adds	r7, #24
 8004626:	46bd      	mov	sp, r7
 8004628:	bd80      	pop	{r7, pc}
 800462a:	bf00      	nop
 800462c:	40023800 	.word	0x40023800

08004630 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004630:	b580      	push	{r7, lr}
 8004632:	b084      	sub	sp, #16
 8004634:	af00      	add	r7, sp, #0
 8004636:	6078      	str	r0, [r7, #4]
 8004638:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	2b00      	cmp	r3, #0
 800463e:	d101      	bne.n	8004644 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004640:	2301      	movs	r3, #1
 8004642:	e0cc      	b.n	80047de <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004644:	4b68      	ldr	r3, [pc, #416]	; (80047e8 <HAL_RCC_ClockConfig+0x1b8>)
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	f003 0307 	and.w	r3, r3, #7
 800464c:	683a      	ldr	r2, [r7, #0]
 800464e:	429a      	cmp	r2, r3
 8004650:	d90c      	bls.n	800466c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004652:	4b65      	ldr	r3, [pc, #404]	; (80047e8 <HAL_RCC_ClockConfig+0x1b8>)
 8004654:	683a      	ldr	r2, [r7, #0]
 8004656:	b2d2      	uxtb	r2, r2
 8004658:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800465a:	4b63      	ldr	r3, [pc, #396]	; (80047e8 <HAL_RCC_ClockConfig+0x1b8>)
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	f003 0307 	and.w	r3, r3, #7
 8004662:	683a      	ldr	r2, [r7, #0]
 8004664:	429a      	cmp	r2, r3
 8004666:	d001      	beq.n	800466c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004668:	2301      	movs	r3, #1
 800466a:	e0b8      	b.n	80047de <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	f003 0302 	and.w	r3, r3, #2
 8004674:	2b00      	cmp	r3, #0
 8004676:	d020      	beq.n	80046ba <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	f003 0304 	and.w	r3, r3, #4
 8004680:	2b00      	cmp	r3, #0
 8004682:	d005      	beq.n	8004690 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004684:	4b59      	ldr	r3, [pc, #356]	; (80047ec <HAL_RCC_ClockConfig+0x1bc>)
 8004686:	689b      	ldr	r3, [r3, #8]
 8004688:	4a58      	ldr	r2, [pc, #352]	; (80047ec <HAL_RCC_ClockConfig+0x1bc>)
 800468a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800468e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	f003 0308 	and.w	r3, r3, #8
 8004698:	2b00      	cmp	r3, #0
 800469a:	d005      	beq.n	80046a8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800469c:	4b53      	ldr	r3, [pc, #332]	; (80047ec <HAL_RCC_ClockConfig+0x1bc>)
 800469e:	689b      	ldr	r3, [r3, #8]
 80046a0:	4a52      	ldr	r2, [pc, #328]	; (80047ec <HAL_RCC_ClockConfig+0x1bc>)
 80046a2:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80046a6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80046a8:	4b50      	ldr	r3, [pc, #320]	; (80047ec <HAL_RCC_ClockConfig+0x1bc>)
 80046aa:	689b      	ldr	r3, [r3, #8]
 80046ac:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	689b      	ldr	r3, [r3, #8]
 80046b4:	494d      	ldr	r1, [pc, #308]	; (80047ec <HAL_RCC_ClockConfig+0x1bc>)
 80046b6:	4313      	orrs	r3, r2
 80046b8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	f003 0301 	and.w	r3, r3, #1
 80046c2:	2b00      	cmp	r3, #0
 80046c4:	d044      	beq.n	8004750 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	685b      	ldr	r3, [r3, #4]
 80046ca:	2b01      	cmp	r3, #1
 80046cc:	d107      	bne.n	80046de <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80046ce:	4b47      	ldr	r3, [pc, #284]	; (80047ec <HAL_RCC_ClockConfig+0x1bc>)
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80046d6:	2b00      	cmp	r3, #0
 80046d8:	d119      	bne.n	800470e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80046da:	2301      	movs	r3, #1
 80046dc:	e07f      	b.n	80047de <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	685b      	ldr	r3, [r3, #4]
 80046e2:	2b02      	cmp	r3, #2
 80046e4:	d003      	beq.n	80046ee <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80046ea:	2b03      	cmp	r3, #3
 80046ec:	d107      	bne.n	80046fe <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80046ee:	4b3f      	ldr	r3, [pc, #252]	; (80047ec <HAL_RCC_ClockConfig+0x1bc>)
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80046f6:	2b00      	cmp	r3, #0
 80046f8:	d109      	bne.n	800470e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80046fa:	2301      	movs	r3, #1
 80046fc:	e06f      	b.n	80047de <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80046fe:	4b3b      	ldr	r3, [pc, #236]	; (80047ec <HAL_RCC_ClockConfig+0x1bc>)
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	f003 0302 	and.w	r3, r3, #2
 8004706:	2b00      	cmp	r3, #0
 8004708:	d101      	bne.n	800470e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800470a:	2301      	movs	r3, #1
 800470c:	e067      	b.n	80047de <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800470e:	4b37      	ldr	r3, [pc, #220]	; (80047ec <HAL_RCC_ClockConfig+0x1bc>)
 8004710:	689b      	ldr	r3, [r3, #8]
 8004712:	f023 0203 	bic.w	r2, r3, #3
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	685b      	ldr	r3, [r3, #4]
 800471a:	4934      	ldr	r1, [pc, #208]	; (80047ec <HAL_RCC_ClockConfig+0x1bc>)
 800471c:	4313      	orrs	r3, r2
 800471e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004720:	f7fd fa04 	bl	8001b2c <HAL_GetTick>
 8004724:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004726:	e00a      	b.n	800473e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004728:	f7fd fa00 	bl	8001b2c <HAL_GetTick>
 800472c:	4602      	mov	r2, r0
 800472e:	68fb      	ldr	r3, [r7, #12]
 8004730:	1ad3      	subs	r3, r2, r3
 8004732:	f241 3288 	movw	r2, #5000	; 0x1388
 8004736:	4293      	cmp	r3, r2
 8004738:	d901      	bls.n	800473e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800473a:	2303      	movs	r3, #3
 800473c:	e04f      	b.n	80047de <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800473e:	4b2b      	ldr	r3, [pc, #172]	; (80047ec <HAL_RCC_ClockConfig+0x1bc>)
 8004740:	689b      	ldr	r3, [r3, #8]
 8004742:	f003 020c 	and.w	r2, r3, #12
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	685b      	ldr	r3, [r3, #4]
 800474a:	009b      	lsls	r3, r3, #2
 800474c:	429a      	cmp	r2, r3
 800474e:	d1eb      	bne.n	8004728 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004750:	4b25      	ldr	r3, [pc, #148]	; (80047e8 <HAL_RCC_ClockConfig+0x1b8>)
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	f003 0307 	and.w	r3, r3, #7
 8004758:	683a      	ldr	r2, [r7, #0]
 800475a:	429a      	cmp	r2, r3
 800475c:	d20c      	bcs.n	8004778 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800475e:	4b22      	ldr	r3, [pc, #136]	; (80047e8 <HAL_RCC_ClockConfig+0x1b8>)
 8004760:	683a      	ldr	r2, [r7, #0]
 8004762:	b2d2      	uxtb	r2, r2
 8004764:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004766:	4b20      	ldr	r3, [pc, #128]	; (80047e8 <HAL_RCC_ClockConfig+0x1b8>)
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	f003 0307 	and.w	r3, r3, #7
 800476e:	683a      	ldr	r2, [r7, #0]
 8004770:	429a      	cmp	r2, r3
 8004772:	d001      	beq.n	8004778 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004774:	2301      	movs	r3, #1
 8004776:	e032      	b.n	80047de <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	f003 0304 	and.w	r3, r3, #4
 8004780:	2b00      	cmp	r3, #0
 8004782:	d008      	beq.n	8004796 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004784:	4b19      	ldr	r3, [pc, #100]	; (80047ec <HAL_RCC_ClockConfig+0x1bc>)
 8004786:	689b      	ldr	r3, [r3, #8]
 8004788:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	68db      	ldr	r3, [r3, #12]
 8004790:	4916      	ldr	r1, [pc, #88]	; (80047ec <HAL_RCC_ClockConfig+0x1bc>)
 8004792:	4313      	orrs	r3, r2
 8004794:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	f003 0308 	and.w	r3, r3, #8
 800479e:	2b00      	cmp	r3, #0
 80047a0:	d009      	beq.n	80047b6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80047a2:	4b12      	ldr	r3, [pc, #72]	; (80047ec <HAL_RCC_ClockConfig+0x1bc>)
 80047a4:	689b      	ldr	r3, [r3, #8]
 80047a6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	691b      	ldr	r3, [r3, #16]
 80047ae:	00db      	lsls	r3, r3, #3
 80047b0:	490e      	ldr	r1, [pc, #56]	; (80047ec <HAL_RCC_ClockConfig+0x1bc>)
 80047b2:	4313      	orrs	r3, r2
 80047b4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80047b6:	f000 f821 	bl	80047fc <HAL_RCC_GetSysClockFreq>
 80047ba:	4602      	mov	r2, r0
 80047bc:	4b0b      	ldr	r3, [pc, #44]	; (80047ec <HAL_RCC_ClockConfig+0x1bc>)
 80047be:	689b      	ldr	r3, [r3, #8]
 80047c0:	091b      	lsrs	r3, r3, #4
 80047c2:	f003 030f 	and.w	r3, r3, #15
 80047c6:	490a      	ldr	r1, [pc, #40]	; (80047f0 <HAL_RCC_ClockConfig+0x1c0>)
 80047c8:	5ccb      	ldrb	r3, [r1, r3]
 80047ca:	fa22 f303 	lsr.w	r3, r2, r3
 80047ce:	4a09      	ldr	r2, [pc, #36]	; (80047f4 <HAL_RCC_ClockConfig+0x1c4>)
 80047d0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80047d2:	4b09      	ldr	r3, [pc, #36]	; (80047f8 <HAL_RCC_ClockConfig+0x1c8>)
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	4618      	mov	r0, r3
 80047d8:	f7fd f966 	bl	8001aa8 <HAL_InitTick>

  return HAL_OK;
 80047dc:	2300      	movs	r3, #0
}
 80047de:	4618      	mov	r0, r3
 80047e0:	3710      	adds	r7, #16
 80047e2:	46bd      	mov	sp, r7
 80047e4:	bd80      	pop	{r7, pc}
 80047e6:	bf00      	nop
 80047e8:	40023c00 	.word	0x40023c00
 80047ec:	40023800 	.word	0x40023800
 80047f0:	0800ae08 	.word	0x0800ae08
 80047f4:	20000000 	.word	0x20000000
 80047f8:	20000044 	.word	0x20000044

080047fc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80047fc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004800:	b090      	sub	sp, #64	; 0x40
 8004802:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8004804:	2300      	movs	r3, #0
 8004806:	637b      	str	r3, [r7, #52]	; 0x34
 8004808:	2300      	movs	r3, #0
 800480a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800480c:	2300      	movs	r3, #0
 800480e:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 8004810:	2300      	movs	r3, #0
 8004812:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004814:	4b59      	ldr	r3, [pc, #356]	; (800497c <HAL_RCC_GetSysClockFreq+0x180>)
 8004816:	689b      	ldr	r3, [r3, #8]
 8004818:	f003 030c 	and.w	r3, r3, #12
 800481c:	2b08      	cmp	r3, #8
 800481e:	d00d      	beq.n	800483c <HAL_RCC_GetSysClockFreq+0x40>
 8004820:	2b08      	cmp	r3, #8
 8004822:	f200 80a2 	bhi.w	800496a <HAL_RCC_GetSysClockFreq+0x16e>
 8004826:	2b00      	cmp	r3, #0
 8004828:	d002      	beq.n	8004830 <HAL_RCC_GetSysClockFreq+0x34>
 800482a:	2b04      	cmp	r3, #4
 800482c:	d003      	beq.n	8004836 <HAL_RCC_GetSysClockFreq+0x3a>
 800482e:	e09c      	b.n	800496a <HAL_RCC_GetSysClockFreq+0x16e>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004830:	4b53      	ldr	r3, [pc, #332]	; (8004980 <HAL_RCC_GetSysClockFreq+0x184>)
 8004832:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 8004834:	e09c      	b.n	8004970 <HAL_RCC_GetSysClockFreq+0x174>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004836:	4b53      	ldr	r3, [pc, #332]	; (8004984 <HAL_RCC_GetSysClockFreq+0x188>)
 8004838:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 800483a:	e099      	b.n	8004970 <HAL_RCC_GetSysClockFreq+0x174>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800483c:	4b4f      	ldr	r3, [pc, #316]	; (800497c <HAL_RCC_GetSysClockFreq+0x180>)
 800483e:	685b      	ldr	r3, [r3, #4]
 8004840:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004844:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004846:	4b4d      	ldr	r3, [pc, #308]	; (800497c <HAL_RCC_GetSysClockFreq+0x180>)
 8004848:	685b      	ldr	r3, [r3, #4]
 800484a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800484e:	2b00      	cmp	r3, #0
 8004850:	d027      	beq.n	80048a2 <HAL_RCC_GetSysClockFreq+0xa6>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004852:	4b4a      	ldr	r3, [pc, #296]	; (800497c <HAL_RCC_GetSysClockFreq+0x180>)
 8004854:	685b      	ldr	r3, [r3, #4]
 8004856:	099b      	lsrs	r3, r3, #6
 8004858:	2200      	movs	r2, #0
 800485a:	623b      	str	r3, [r7, #32]
 800485c:	627a      	str	r2, [r7, #36]	; 0x24
 800485e:	6a3b      	ldr	r3, [r7, #32]
 8004860:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8004864:	2100      	movs	r1, #0
 8004866:	4b47      	ldr	r3, [pc, #284]	; (8004984 <HAL_RCC_GetSysClockFreq+0x188>)
 8004868:	fb03 f201 	mul.w	r2, r3, r1
 800486c:	2300      	movs	r3, #0
 800486e:	fb00 f303 	mul.w	r3, r0, r3
 8004872:	4413      	add	r3, r2
 8004874:	4a43      	ldr	r2, [pc, #268]	; (8004984 <HAL_RCC_GetSysClockFreq+0x188>)
 8004876:	fba0 2102 	umull	r2, r1, r0, r2
 800487a:	62f9      	str	r1, [r7, #44]	; 0x2c
 800487c:	62ba      	str	r2, [r7, #40]	; 0x28
 800487e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004880:	4413      	add	r3, r2
 8004882:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004884:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004886:	2200      	movs	r2, #0
 8004888:	61bb      	str	r3, [r7, #24]
 800488a:	61fa      	str	r2, [r7, #28]
 800488c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004890:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8004894:	f7fb fcec 	bl	8000270 <__aeabi_uldivmod>
 8004898:	4602      	mov	r2, r0
 800489a:	460b      	mov	r3, r1
 800489c:	4613      	mov	r3, r2
 800489e:	63fb      	str	r3, [r7, #60]	; 0x3c
 80048a0:	e055      	b.n	800494e <HAL_RCC_GetSysClockFreq+0x152>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80048a2:	4b36      	ldr	r3, [pc, #216]	; (800497c <HAL_RCC_GetSysClockFreq+0x180>)
 80048a4:	685b      	ldr	r3, [r3, #4]
 80048a6:	099b      	lsrs	r3, r3, #6
 80048a8:	2200      	movs	r2, #0
 80048aa:	613b      	str	r3, [r7, #16]
 80048ac:	617a      	str	r2, [r7, #20]
 80048ae:	693b      	ldr	r3, [r7, #16]
 80048b0:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80048b4:	f04f 0b00 	mov.w	fp, #0
 80048b8:	4652      	mov	r2, sl
 80048ba:	465b      	mov	r3, fp
 80048bc:	f04f 0000 	mov.w	r0, #0
 80048c0:	f04f 0100 	mov.w	r1, #0
 80048c4:	0159      	lsls	r1, r3, #5
 80048c6:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80048ca:	0150      	lsls	r0, r2, #5
 80048cc:	4602      	mov	r2, r0
 80048ce:	460b      	mov	r3, r1
 80048d0:	ebb2 080a 	subs.w	r8, r2, sl
 80048d4:	eb63 090b 	sbc.w	r9, r3, fp
 80048d8:	f04f 0200 	mov.w	r2, #0
 80048dc:	f04f 0300 	mov.w	r3, #0
 80048e0:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80048e4:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80048e8:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80048ec:	ebb2 0408 	subs.w	r4, r2, r8
 80048f0:	eb63 0509 	sbc.w	r5, r3, r9
 80048f4:	f04f 0200 	mov.w	r2, #0
 80048f8:	f04f 0300 	mov.w	r3, #0
 80048fc:	00eb      	lsls	r3, r5, #3
 80048fe:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004902:	00e2      	lsls	r2, r4, #3
 8004904:	4614      	mov	r4, r2
 8004906:	461d      	mov	r5, r3
 8004908:	eb14 030a 	adds.w	r3, r4, sl
 800490c:	603b      	str	r3, [r7, #0]
 800490e:	eb45 030b 	adc.w	r3, r5, fp
 8004912:	607b      	str	r3, [r7, #4]
 8004914:	f04f 0200 	mov.w	r2, #0
 8004918:	f04f 0300 	mov.w	r3, #0
 800491c:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004920:	4629      	mov	r1, r5
 8004922:	028b      	lsls	r3, r1, #10
 8004924:	4620      	mov	r0, r4
 8004926:	4629      	mov	r1, r5
 8004928:	4604      	mov	r4, r0
 800492a:	ea43 5394 	orr.w	r3, r3, r4, lsr #22
 800492e:	4601      	mov	r1, r0
 8004930:	028a      	lsls	r2, r1, #10
 8004932:	4610      	mov	r0, r2
 8004934:	4619      	mov	r1, r3
 8004936:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004938:	2200      	movs	r2, #0
 800493a:	60bb      	str	r3, [r7, #8]
 800493c:	60fa      	str	r2, [r7, #12]
 800493e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004942:	f7fb fc95 	bl	8000270 <__aeabi_uldivmod>
 8004946:	4602      	mov	r2, r0
 8004948:	460b      	mov	r3, r1
 800494a:	4613      	mov	r3, r2
 800494c:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800494e:	4b0b      	ldr	r3, [pc, #44]	; (800497c <HAL_RCC_GetSysClockFreq+0x180>)
 8004950:	685b      	ldr	r3, [r3, #4]
 8004952:	0c1b      	lsrs	r3, r3, #16
 8004954:	f003 0303 	and.w	r3, r3, #3
 8004958:	3301      	adds	r3, #1
 800495a:	005b      	lsls	r3, r3, #1
 800495c:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 800495e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004960:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004962:	fbb2 f3f3 	udiv	r3, r2, r3
 8004966:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8004968:	e002      	b.n	8004970 <HAL_RCC_GetSysClockFreq+0x174>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800496a:	4b05      	ldr	r3, [pc, #20]	; (8004980 <HAL_RCC_GetSysClockFreq+0x184>)
 800496c:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 800496e:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004970:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8004972:	4618      	mov	r0, r3
 8004974:	3740      	adds	r7, #64	; 0x40
 8004976:	46bd      	mov	sp, r7
 8004978:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800497c:	40023800 	.word	0x40023800
 8004980:	00f42400 	.word	0x00f42400
 8004984:	017d7840 	.word	0x017d7840

08004988 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004988:	b480      	push	{r7}
 800498a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800498c:	4b02      	ldr	r3, [pc, #8]	; (8004998 <HAL_RCC_GetHCLKFreq+0x10>)
 800498e:	681b      	ldr	r3, [r3, #0]
}
 8004990:	4618      	mov	r0, r3
 8004992:	46bd      	mov	sp, r7
 8004994:	bc80      	pop	{r7}
 8004996:	4770      	bx	lr
 8004998:	20000000 	.word	0x20000000

0800499c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800499c:	b580      	push	{r7, lr}
 800499e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80049a0:	f7ff fff2 	bl	8004988 <HAL_RCC_GetHCLKFreq>
 80049a4:	4602      	mov	r2, r0
 80049a6:	4b05      	ldr	r3, [pc, #20]	; (80049bc <HAL_RCC_GetPCLK1Freq+0x20>)
 80049a8:	689b      	ldr	r3, [r3, #8]
 80049aa:	0a9b      	lsrs	r3, r3, #10
 80049ac:	f003 0307 	and.w	r3, r3, #7
 80049b0:	4903      	ldr	r1, [pc, #12]	; (80049c0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80049b2:	5ccb      	ldrb	r3, [r1, r3]
 80049b4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80049b8:	4618      	mov	r0, r3
 80049ba:	bd80      	pop	{r7, pc}
 80049bc:	40023800 	.word	0x40023800
 80049c0:	0800ae18 	.word	0x0800ae18

080049c4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80049c4:	b580      	push	{r7, lr}
 80049c6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80049c8:	f7ff ffde 	bl	8004988 <HAL_RCC_GetHCLKFreq>
 80049cc:	4602      	mov	r2, r0
 80049ce:	4b05      	ldr	r3, [pc, #20]	; (80049e4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80049d0:	689b      	ldr	r3, [r3, #8]
 80049d2:	0b5b      	lsrs	r3, r3, #13
 80049d4:	f003 0307 	and.w	r3, r3, #7
 80049d8:	4903      	ldr	r1, [pc, #12]	; (80049e8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80049da:	5ccb      	ldrb	r3, [r1, r3]
 80049dc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80049e0:	4618      	mov	r0, r3
 80049e2:	bd80      	pop	{r7, pc}
 80049e4:	40023800 	.word	0x40023800
 80049e8:	0800ae18 	.word	0x0800ae18

080049ec <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80049ec:	b580      	push	{r7, lr}
 80049ee:	b082      	sub	sp, #8
 80049f0:	af00      	add	r7, sp, #0
 80049f2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	2b00      	cmp	r3, #0
 80049f8:	d101      	bne.n	80049fe <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80049fa:	2301      	movs	r3, #1
 80049fc:	e03f      	b.n	8004a7e <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004a04:	b2db      	uxtb	r3, r3
 8004a06:	2b00      	cmp	r3, #0
 8004a08:	d106      	bne.n	8004a18 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	2200      	movs	r2, #0
 8004a0e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004a12:	6878      	ldr	r0, [r7, #4]
 8004a14:	f7fc fe32 	bl	800167c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	2224      	movs	r2, #36	; 0x24
 8004a1c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	68da      	ldr	r2, [r3, #12]
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004a2e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004a30:	6878      	ldr	r0, [r7, #4]
 8004a32:	f000 ffff 	bl	8005a34 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	691a      	ldr	r2, [r3, #16]
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004a44:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	695a      	ldr	r2, [r3, #20]
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004a54:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	68da      	ldr	r2, [r3, #12]
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004a64:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	2200      	movs	r2, #0
 8004a6a:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	2220      	movs	r2, #32
 8004a70:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	2220      	movs	r2, #32
 8004a78:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004a7c:	2300      	movs	r3, #0
}
 8004a7e:	4618      	mov	r0, r3
 8004a80:	3708      	adds	r7, #8
 8004a82:	46bd      	mov	sp, r7
 8004a84:	bd80      	pop	{r7, pc}

08004a86 <HAL_UART_DeInit>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DeInit(UART_HandleTypeDef *huart)
{
 8004a86:	b580      	push	{r7, lr}
 8004a88:	b082      	sub	sp, #8
 8004a8a:	af00      	add	r7, sp, #0
 8004a8c:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	2b00      	cmp	r3, #0
 8004a92:	d101      	bne.n	8004a98 <HAL_UART_DeInit+0x12>
  {
    return HAL_ERROR;
 8004a94:	2301      	movs	r3, #1
 8004a96:	e021      	b.n	8004adc <HAL_UART_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_UART_INSTANCE(huart->Instance));

  huart->gState = HAL_UART_STATE_BUSY;
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	2224      	movs	r2, #36	; 0x24
 8004a9c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	68da      	ldr	r2, [r3, #12]
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004aae:	60da      	str	r2, [r3, #12]
  }
  /* DeInit the low level hardware */
  huart->MspDeInitCallback(huart);
#else
  /* DeInit the low level hardware */
  HAL_UART_MspDeInit(huart);
 8004ab0:	6878      	ldr	r0, [r7, #4]
 8004ab2:	f7fc ff65 	bl	8001980 <HAL_UART_MspDeInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	2200      	movs	r2, #0
 8004aba:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_RESET;
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	2200      	movs	r2, #0
 8004ac0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_RESET;
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	2200      	movs	r2, #0
 8004ac8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	2200      	movs	r2, #0
 8004ad0:	631a      	str	r2, [r3, #48]	; 0x30

  /* Process Unlock */
  __HAL_UNLOCK(huart);
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	2200      	movs	r2, #0
 8004ad6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004ada:	2300      	movs	r3, #0
}
 8004adc:	4618      	mov	r0, r3
 8004ade:	3708      	adds	r7, #8
 8004ae0:	46bd      	mov	sp, r7
 8004ae2:	bd80      	pop	{r7, pc}

08004ae4 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004ae4:	b580      	push	{r7, lr}
 8004ae6:	b08a      	sub	sp, #40	; 0x28
 8004ae8:	af02      	add	r7, sp, #8
 8004aea:	60f8      	str	r0, [r7, #12]
 8004aec:	60b9      	str	r1, [r7, #8]
 8004aee:	603b      	str	r3, [r7, #0]
 8004af0:	4613      	mov	r3, r2
 8004af2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004af4:	2300      	movs	r3, #0
 8004af6:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004af8:	68fb      	ldr	r3, [r7, #12]
 8004afa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004afe:	b2db      	uxtb	r3, r3
 8004b00:	2b20      	cmp	r3, #32
 8004b02:	d17c      	bne.n	8004bfe <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8004b04:	68bb      	ldr	r3, [r7, #8]
 8004b06:	2b00      	cmp	r3, #0
 8004b08:	d002      	beq.n	8004b10 <HAL_UART_Transmit+0x2c>
 8004b0a:	88fb      	ldrh	r3, [r7, #6]
 8004b0c:	2b00      	cmp	r3, #0
 8004b0e:	d101      	bne.n	8004b14 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004b10:	2301      	movs	r3, #1
 8004b12:	e075      	b.n	8004c00 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004b14:	68fb      	ldr	r3, [r7, #12]
 8004b16:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004b1a:	2b01      	cmp	r3, #1
 8004b1c:	d101      	bne.n	8004b22 <HAL_UART_Transmit+0x3e>
 8004b1e:	2302      	movs	r3, #2
 8004b20:	e06e      	b.n	8004c00 <HAL_UART_Transmit+0x11c>
 8004b22:	68fb      	ldr	r3, [r7, #12]
 8004b24:	2201      	movs	r2, #1
 8004b26:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004b2a:	68fb      	ldr	r3, [r7, #12]
 8004b2c:	2200      	movs	r2, #0
 8004b2e:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	2221      	movs	r2, #33	; 0x21
 8004b34:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004b38:	f7fc fff8 	bl	8001b2c <HAL_GetTick>
 8004b3c:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004b3e:	68fb      	ldr	r3, [r7, #12]
 8004b40:	88fa      	ldrh	r2, [r7, #6]
 8004b42:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8004b44:	68fb      	ldr	r3, [r7, #12]
 8004b46:	88fa      	ldrh	r2, [r7, #6]
 8004b48:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004b4a:	68fb      	ldr	r3, [r7, #12]
 8004b4c:	689b      	ldr	r3, [r3, #8]
 8004b4e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004b52:	d108      	bne.n	8004b66 <HAL_UART_Transmit+0x82>
 8004b54:	68fb      	ldr	r3, [r7, #12]
 8004b56:	691b      	ldr	r3, [r3, #16]
 8004b58:	2b00      	cmp	r3, #0
 8004b5a:	d104      	bne.n	8004b66 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8004b5c:	2300      	movs	r3, #0
 8004b5e:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004b60:	68bb      	ldr	r3, [r7, #8]
 8004b62:	61bb      	str	r3, [r7, #24]
 8004b64:	e003      	b.n	8004b6e <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8004b66:	68bb      	ldr	r3, [r7, #8]
 8004b68:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004b6a:	2300      	movs	r3, #0
 8004b6c:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	2200      	movs	r2, #0
 8004b72:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8004b76:	e02a      	b.n	8004bce <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004b78:	683b      	ldr	r3, [r7, #0]
 8004b7a:	9300      	str	r3, [sp, #0]
 8004b7c:	697b      	ldr	r3, [r7, #20]
 8004b7e:	2200      	movs	r2, #0
 8004b80:	2180      	movs	r1, #128	; 0x80
 8004b82:	68f8      	ldr	r0, [r7, #12]
 8004b84:	f000 fc4c 	bl	8005420 <UART_WaitOnFlagUntilTimeout>
 8004b88:	4603      	mov	r3, r0
 8004b8a:	2b00      	cmp	r3, #0
 8004b8c:	d001      	beq.n	8004b92 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8004b8e:	2303      	movs	r3, #3
 8004b90:	e036      	b.n	8004c00 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8004b92:	69fb      	ldr	r3, [r7, #28]
 8004b94:	2b00      	cmp	r3, #0
 8004b96:	d10b      	bne.n	8004bb0 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004b98:	69bb      	ldr	r3, [r7, #24]
 8004b9a:	881b      	ldrh	r3, [r3, #0]
 8004b9c:	461a      	mov	r2, r3
 8004b9e:	68fb      	ldr	r3, [r7, #12]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004ba6:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8004ba8:	69bb      	ldr	r3, [r7, #24]
 8004baa:	3302      	adds	r3, #2
 8004bac:	61bb      	str	r3, [r7, #24]
 8004bae:	e007      	b.n	8004bc0 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8004bb0:	69fb      	ldr	r3, [r7, #28]
 8004bb2:	781a      	ldrb	r2, [r3, #0]
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004bba:	69fb      	ldr	r3, [r7, #28]
 8004bbc:	3301      	adds	r3, #1
 8004bbe:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004bc0:	68fb      	ldr	r3, [r7, #12]
 8004bc2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004bc4:	b29b      	uxth	r3, r3
 8004bc6:	3b01      	subs	r3, #1
 8004bc8:	b29a      	uxth	r2, r3
 8004bca:	68fb      	ldr	r3, [r7, #12]
 8004bcc:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8004bce:	68fb      	ldr	r3, [r7, #12]
 8004bd0:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004bd2:	b29b      	uxth	r3, r3
 8004bd4:	2b00      	cmp	r3, #0
 8004bd6:	d1cf      	bne.n	8004b78 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004bd8:	683b      	ldr	r3, [r7, #0]
 8004bda:	9300      	str	r3, [sp, #0]
 8004bdc:	697b      	ldr	r3, [r7, #20]
 8004bde:	2200      	movs	r2, #0
 8004be0:	2140      	movs	r1, #64	; 0x40
 8004be2:	68f8      	ldr	r0, [r7, #12]
 8004be4:	f000 fc1c 	bl	8005420 <UART_WaitOnFlagUntilTimeout>
 8004be8:	4603      	mov	r3, r0
 8004bea:	2b00      	cmp	r3, #0
 8004bec:	d001      	beq.n	8004bf2 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8004bee:	2303      	movs	r3, #3
 8004bf0:	e006      	b.n	8004c00 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004bf2:	68fb      	ldr	r3, [r7, #12]
 8004bf4:	2220      	movs	r2, #32
 8004bf6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8004bfa:	2300      	movs	r3, #0
 8004bfc:	e000      	b.n	8004c00 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8004bfe:	2302      	movs	r3, #2
  }
}
 8004c00:	4618      	mov	r0, r3
 8004c02:	3720      	adds	r7, #32
 8004c04:	46bd      	mov	sp, r7
 8004c06:	bd80      	pop	{r7, pc}

08004c08 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004c08:	b580      	push	{r7, lr}
 8004c0a:	b084      	sub	sp, #16
 8004c0c:	af00      	add	r7, sp, #0
 8004c0e:	60f8      	str	r0, [r7, #12]
 8004c10:	60b9      	str	r1, [r7, #8]
 8004c12:	4613      	mov	r3, r2
 8004c14:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004c16:	68fb      	ldr	r3, [r7, #12]
 8004c18:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004c1c:	b2db      	uxtb	r3, r3
 8004c1e:	2b20      	cmp	r3, #32
 8004c20:	d11d      	bne.n	8004c5e <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8004c22:	68bb      	ldr	r3, [r7, #8]
 8004c24:	2b00      	cmp	r3, #0
 8004c26:	d002      	beq.n	8004c2e <HAL_UART_Receive_IT+0x26>
 8004c28:	88fb      	ldrh	r3, [r7, #6]
 8004c2a:	2b00      	cmp	r3, #0
 8004c2c:	d101      	bne.n	8004c32 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8004c2e:	2301      	movs	r3, #1
 8004c30:	e016      	b.n	8004c60 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004c32:	68fb      	ldr	r3, [r7, #12]
 8004c34:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004c38:	2b01      	cmp	r3, #1
 8004c3a:	d101      	bne.n	8004c40 <HAL_UART_Receive_IT+0x38>
 8004c3c:	2302      	movs	r3, #2
 8004c3e:	e00f      	b.n	8004c60 <HAL_UART_Receive_IT+0x58>
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	2201      	movs	r2, #1
 8004c44:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004c48:	68fb      	ldr	r3, [r7, #12]
 8004c4a:	2200      	movs	r2, #0
 8004c4c:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8004c4e:	88fb      	ldrh	r3, [r7, #6]
 8004c50:	461a      	mov	r2, r3
 8004c52:	68b9      	ldr	r1, [r7, #8]
 8004c54:	68f8      	ldr	r0, [r7, #12]
 8004c56:	f000 fc51 	bl	80054fc <UART_Start_Receive_IT>
 8004c5a:	4603      	mov	r3, r0
 8004c5c:	e000      	b.n	8004c60 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8004c5e:	2302      	movs	r3, #2
  }
}
 8004c60:	4618      	mov	r0, r3
 8004c62:	3710      	adds	r7, #16
 8004c64:	46bd      	mov	sp, r7
 8004c66:	bd80      	pop	{r7, pc}

08004c68 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004c68:	b580      	push	{r7, lr}
 8004c6a:	b084      	sub	sp, #16
 8004c6c:	af00      	add	r7, sp, #0
 8004c6e:	60f8      	str	r0, [r7, #12]
 8004c70:	60b9      	str	r1, [r7, #8]
 8004c72:	4613      	mov	r3, r2
 8004c74:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004c76:	68fb      	ldr	r3, [r7, #12]
 8004c78:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004c7c:	b2db      	uxtb	r3, r3
 8004c7e:	2b20      	cmp	r3, #32
 8004c80:	d11d      	bne.n	8004cbe <HAL_UART_Receive_DMA+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8004c82:	68bb      	ldr	r3, [r7, #8]
 8004c84:	2b00      	cmp	r3, #0
 8004c86:	d002      	beq.n	8004c8e <HAL_UART_Receive_DMA+0x26>
 8004c88:	88fb      	ldrh	r3, [r7, #6]
 8004c8a:	2b00      	cmp	r3, #0
 8004c8c:	d101      	bne.n	8004c92 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8004c8e:	2301      	movs	r3, #1
 8004c90:	e016      	b.n	8004cc0 <HAL_UART_Receive_DMA+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004c92:	68fb      	ldr	r3, [r7, #12]
 8004c94:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004c98:	2b01      	cmp	r3, #1
 8004c9a:	d101      	bne.n	8004ca0 <HAL_UART_Receive_DMA+0x38>
 8004c9c:	2302      	movs	r3, #2
 8004c9e:	e00f      	b.n	8004cc0 <HAL_UART_Receive_DMA+0x58>
 8004ca0:	68fb      	ldr	r3, [r7, #12]
 8004ca2:	2201      	movs	r2, #1
 8004ca4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004ca8:	68fb      	ldr	r3, [r7, #12]
 8004caa:	2200      	movs	r2, #0
 8004cac:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8004cae:	88fb      	ldrh	r3, [r7, #6]
 8004cb0:	461a      	mov	r2, r3
 8004cb2:	68b9      	ldr	r1, [r7, #8]
 8004cb4:	68f8      	ldr	r0, [r7, #12]
 8004cb6:	f000 fc5f 	bl	8005578 <UART_Start_Receive_DMA>
 8004cba:	4603      	mov	r3, r0
 8004cbc:	e000      	b.n	8004cc0 <HAL_UART_Receive_DMA+0x58>
  }
  else
  {
    return HAL_BUSY;
 8004cbe:	2302      	movs	r3, #2
  }
}
 8004cc0:	4618      	mov	r0, r3
 8004cc2:	3710      	adds	r7, #16
 8004cc4:	46bd      	mov	sp, r7
 8004cc6:	bd80      	pop	{r7, pc}

08004cc8 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004cc8:	b580      	push	{r7, lr}
 8004cca:	b0ba      	sub	sp, #232	; 0xe8
 8004ccc:	af00      	add	r7, sp, #0
 8004cce:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	68db      	ldr	r3, [r3, #12]
 8004ce0:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	695b      	ldr	r3, [r3, #20]
 8004cea:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8004cee:	2300      	movs	r3, #0
 8004cf0:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8004cf4:	2300      	movs	r3, #0
 8004cf6:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8004cfa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004cfe:	f003 030f 	and.w	r3, r3, #15
 8004d02:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8004d06:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8004d0a:	2b00      	cmp	r3, #0
 8004d0c:	d10f      	bne.n	8004d2e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004d0e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004d12:	f003 0320 	and.w	r3, r3, #32
 8004d16:	2b00      	cmp	r3, #0
 8004d18:	d009      	beq.n	8004d2e <HAL_UART_IRQHandler+0x66>
 8004d1a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004d1e:	f003 0320 	and.w	r3, r3, #32
 8004d22:	2b00      	cmp	r3, #0
 8004d24:	d003      	beq.n	8004d2e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8004d26:	6878      	ldr	r0, [r7, #4]
 8004d28:	f000 fdc8 	bl	80058bc <UART_Receive_IT>
      return;
 8004d2c:	e256      	b.n	80051dc <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8004d2e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8004d32:	2b00      	cmp	r3, #0
 8004d34:	f000 80de 	beq.w	8004ef4 <HAL_UART_IRQHandler+0x22c>
 8004d38:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004d3c:	f003 0301 	and.w	r3, r3, #1
 8004d40:	2b00      	cmp	r3, #0
 8004d42:	d106      	bne.n	8004d52 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8004d44:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004d48:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8004d4c:	2b00      	cmp	r3, #0
 8004d4e:	f000 80d1 	beq.w	8004ef4 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8004d52:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004d56:	f003 0301 	and.w	r3, r3, #1
 8004d5a:	2b00      	cmp	r3, #0
 8004d5c:	d00b      	beq.n	8004d76 <HAL_UART_IRQHandler+0xae>
 8004d5e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004d62:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004d66:	2b00      	cmp	r3, #0
 8004d68:	d005      	beq.n	8004d76 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d6e:	f043 0201 	orr.w	r2, r3, #1
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004d76:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004d7a:	f003 0304 	and.w	r3, r3, #4
 8004d7e:	2b00      	cmp	r3, #0
 8004d80:	d00b      	beq.n	8004d9a <HAL_UART_IRQHandler+0xd2>
 8004d82:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004d86:	f003 0301 	and.w	r3, r3, #1
 8004d8a:	2b00      	cmp	r3, #0
 8004d8c:	d005      	beq.n	8004d9a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d92:	f043 0202 	orr.w	r2, r3, #2
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004d9a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004d9e:	f003 0302 	and.w	r3, r3, #2
 8004da2:	2b00      	cmp	r3, #0
 8004da4:	d00b      	beq.n	8004dbe <HAL_UART_IRQHandler+0xf6>
 8004da6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004daa:	f003 0301 	and.w	r3, r3, #1
 8004dae:	2b00      	cmp	r3, #0
 8004db0:	d005      	beq.n	8004dbe <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004db6:	f043 0204 	orr.w	r2, r3, #4
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8004dbe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004dc2:	f003 0308 	and.w	r3, r3, #8
 8004dc6:	2b00      	cmp	r3, #0
 8004dc8:	d011      	beq.n	8004dee <HAL_UART_IRQHandler+0x126>
 8004dca:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004dce:	f003 0320 	and.w	r3, r3, #32
 8004dd2:	2b00      	cmp	r3, #0
 8004dd4:	d105      	bne.n	8004de2 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8004dd6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004dda:	f003 0301 	and.w	r3, r3, #1
 8004dde:	2b00      	cmp	r3, #0
 8004de0:	d005      	beq.n	8004dee <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004de6:	f043 0208 	orr.w	r2, r3, #8
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004df2:	2b00      	cmp	r3, #0
 8004df4:	f000 81ed 	beq.w	80051d2 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004df8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004dfc:	f003 0320 	and.w	r3, r3, #32
 8004e00:	2b00      	cmp	r3, #0
 8004e02:	d008      	beq.n	8004e16 <HAL_UART_IRQHandler+0x14e>
 8004e04:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004e08:	f003 0320 	and.w	r3, r3, #32
 8004e0c:	2b00      	cmp	r3, #0
 8004e0e:	d002      	beq.n	8004e16 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8004e10:	6878      	ldr	r0, [r7, #4]
 8004e12:	f000 fd53 	bl	80058bc <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	695b      	ldr	r3, [r3, #20]
 8004e1c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004e20:	2b40      	cmp	r3, #64	; 0x40
 8004e22:	bf0c      	ite	eq
 8004e24:	2301      	moveq	r3, #1
 8004e26:	2300      	movne	r3, #0
 8004e28:	b2db      	uxtb	r3, r3
 8004e2a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e32:	f003 0308 	and.w	r3, r3, #8
 8004e36:	2b00      	cmp	r3, #0
 8004e38:	d103      	bne.n	8004e42 <HAL_UART_IRQHandler+0x17a>
 8004e3a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8004e3e:	2b00      	cmp	r3, #0
 8004e40:	d04f      	beq.n	8004ee2 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004e42:	6878      	ldr	r0, [r7, #4]
 8004e44:	f000 fc5d 	bl	8005702 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	695b      	ldr	r3, [r3, #20]
 8004e4e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004e52:	2b40      	cmp	r3, #64	; 0x40
 8004e54:	d141      	bne.n	8004eda <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	3314      	adds	r3, #20
 8004e5c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e60:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8004e64:	e853 3f00 	ldrex	r3, [r3]
 8004e68:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8004e6c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8004e70:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004e74:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	3314      	adds	r3, #20
 8004e7e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8004e82:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8004e86:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e8a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8004e8e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8004e92:	e841 2300 	strex	r3, r2, [r1]
 8004e96:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8004e9a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8004e9e:	2b00      	cmp	r3, #0
 8004ea0:	d1d9      	bne.n	8004e56 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ea6:	2b00      	cmp	r3, #0
 8004ea8:	d013      	beq.n	8004ed2 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004eae:	4a7d      	ldr	r2, [pc, #500]	; (80050a4 <HAL_UART_IRQHandler+0x3dc>)
 8004eb0:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004eb6:	4618      	mov	r0, r3
 8004eb8:	f7fd f97a 	bl	80021b0 <HAL_DMA_Abort_IT>
 8004ebc:	4603      	mov	r3, r0
 8004ebe:	2b00      	cmp	r3, #0
 8004ec0:	d016      	beq.n	8004ef0 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ec6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004ec8:	687a      	ldr	r2, [r7, #4]
 8004eca:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004ecc:	4610      	mov	r0, r2
 8004ece:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004ed0:	e00e      	b.n	8004ef0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004ed2:	6878      	ldr	r0, [r7, #4]
 8004ed4:	f000 f998 	bl	8005208 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004ed8:	e00a      	b.n	8004ef0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004eda:	6878      	ldr	r0, [r7, #4]
 8004edc:	f000 f994 	bl	8005208 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004ee0:	e006      	b.n	8004ef0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004ee2:	6878      	ldr	r0, [r7, #4]
 8004ee4:	f000 f990 	bl	8005208 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	2200      	movs	r2, #0
 8004eec:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8004eee:	e170      	b.n	80051d2 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004ef0:	bf00      	nop
    return;
 8004ef2:	e16e      	b.n	80051d2 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ef8:	2b01      	cmp	r3, #1
 8004efa:	f040 814a 	bne.w	8005192 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8004efe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004f02:	f003 0310 	and.w	r3, r3, #16
 8004f06:	2b00      	cmp	r3, #0
 8004f08:	f000 8143 	beq.w	8005192 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8004f0c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004f10:	f003 0310 	and.w	r3, r3, #16
 8004f14:	2b00      	cmp	r3, #0
 8004f16:	f000 813c 	beq.w	8005192 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004f1a:	2300      	movs	r3, #0
 8004f1c:	60bb      	str	r3, [r7, #8]
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	60bb      	str	r3, [r7, #8]
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	685b      	ldr	r3, [r3, #4]
 8004f2c:	60bb      	str	r3, [r7, #8]
 8004f2e:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	695b      	ldr	r3, [r3, #20]
 8004f36:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004f3a:	2b40      	cmp	r3, #64	; 0x40
 8004f3c:	f040 80b4 	bne.w	80050a8 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	685b      	ldr	r3, [r3, #4]
 8004f48:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8004f4c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8004f50:	2b00      	cmp	r3, #0
 8004f52:	f000 8140 	beq.w	80051d6 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8004f5a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8004f5e:	429a      	cmp	r2, r3
 8004f60:	f080 8139 	bcs.w	80051d6 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8004f6a:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f70:	69db      	ldr	r3, [r3, #28]
 8004f72:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004f76:	f000 8088 	beq.w	800508a <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	330c      	adds	r3, #12
 8004f80:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f84:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004f88:	e853 3f00 	ldrex	r3, [r3]
 8004f8c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8004f90:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8004f94:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004f98:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	330c      	adds	r3, #12
 8004fa2:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8004fa6:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8004faa:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004fae:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8004fb2:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8004fb6:	e841 2300 	strex	r3, r2, [r1]
 8004fba:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8004fbe:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004fc2:	2b00      	cmp	r3, #0
 8004fc4:	d1d9      	bne.n	8004f7a <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	3314      	adds	r3, #20
 8004fcc:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004fce:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004fd0:	e853 3f00 	ldrex	r3, [r3]
 8004fd4:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8004fd6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004fd8:	f023 0301 	bic.w	r3, r3, #1
 8004fdc:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	3314      	adds	r3, #20
 8004fe6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8004fea:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8004fee:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ff0:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8004ff2:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8004ff6:	e841 2300 	strex	r3, r2, [r1]
 8004ffa:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8004ffc:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004ffe:	2b00      	cmp	r3, #0
 8005000:	d1e1      	bne.n	8004fc6 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	3314      	adds	r3, #20
 8005008:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800500a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800500c:	e853 3f00 	ldrex	r3, [r3]
 8005010:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8005012:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005014:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005018:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	3314      	adds	r3, #20
 8005022:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8005026:	66fa      	str	r2, [r7, #108]	; 0x6c
 8005028:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800502a:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800502c:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800502e:	e841 2300 	strex	r3, r2, [r1]
 8005032:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8005034:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005036:	2b00      	cmp	r3, #0
 8005038:	d1e3      	bne.n	8005002 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	2220      	movs	r2, #32
 800503e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	2200      	movs	r2, #0
 8005046:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	330c      	adds	r3, #12
 800504e:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005050:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005052:	e853 3f00 	ldrex	r3, [r3]
 8005056:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8005058:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800505a:	f023 0310 	bic.w	r3, r3, #16
 800505e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	330c      	adds	r3, #12
 8005068:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 800506c:	65ba      	str	r2, [r7, #88]	; 0x58
 800506e:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005070:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8005072:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8005074:	e841 2300 	strex	r3, r2, [r1]
 8005078:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800507a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800507c:	2b00      	cmp	r3, #0
 800507e:	d1e3      	bne.n	8005048 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005084:	4618      	mov	r0, r3
 8005086:	f7fd f823 	bl	80020d0 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005092:	b29b      	uxth	r3, r3
 8005094:	1ad3      	subs	r3, r2, r3
 8005096:	b29b      	uxth	r3, r3
 8005098:	4619      	mov	r1, r3
 800509a:	6878      	ldr	r0, [r7, #4]
 800509c:	f000 f8bd 	bl	800521a <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80050a0:	e099      	b.n	80051d6 <HAL_UART_IRQHandler+0x50e>
 80050a2:	bf00      	nop
 80050a4:	080057c7 	.word	0x080057c7
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80050b0:	b29b      	uxth	r3, r3
 80050b2:	1ad3      	subs	r3, r2, r3
 80050b4:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80050bc:	b29b      	uxth	r3, r3
 80050be:	2b00      	cmp	r3, #0
 80050c0:	f000 808b 	beq.w	80051da <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 80050c4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80050c8:	2b00      	cmp	r3, #0
 80050ca:	f000 8086 	beq.w	80051da <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	330c      	adds	r3, #12
 80050d4:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80050d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80050d8:	e853 3f00 	ldrex	r3, [r3]
 80050dc:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80050de:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80050e0:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80050e4:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	330c      	adds	r3, #12
 80050ee:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 80050f2:	647a      	str	r2, [r7, #68]	; 0x44
 80050f4:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80050f6:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80050f8:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80050fa:	e841 2300 	strex	r3, r2, [r1]
 80050fe:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8005100:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005102:	2b00      	cmp	r3, #0
 8005104:	d1e3      	bne.n	80050ce <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	3314      	adds	r3, #20
 800510c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800510e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005110:	e853 3f00 	ldrex	r3, [r3]
 8005114:	623b      	str	r3, [r7, #32]
   return(result);
 8005116:	6a3b      	ldr	r3, [r7, #32]
 8005118:	f023 0301 	bic.w	r3, r3, #1
 800511c:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	3314      	adds	r3, #20
 8005126:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800512a:	633a      	str	r2, [r7, #48]	; 0x30
 800512c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800512e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005130:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005132:	e841 2300 	strex	r3, r2, [r1]
 8005136:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8005138:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800513a:	2b00      	cmp	r3, #0
 800513c:	d1e3      	bne.n	8005106 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	2220      	movs	r2, #32
 8005142:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	2200      	movs	r2, #0
 800514a:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	330c      	adds	r3, #12
 8005152:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005154:	693b      	ldr	r3, [r7, #16]
 8005156:	e853 3f00 	ldrex	r3, [r3]
 800515a:	60fb      	str	r3, [r7, #12]
   return(result);
 800515c:	68fb      	ldr	r3, [r7, #12]
 800515e:	f023 0310 	bic.w	r3, r3, #16
 8005162:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	330c      	adds	r3, #12
 800516c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8005170:	61fa      	str	r2, [r7, #28]
 8005172:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005174:	69b9      	ldr	r1, [r7, #24]
 8005176:	69fa      	ldr	r2, [r7, #28]
 8005178:	e841 2300 	strex	r3, r2, [r1]
 800517c:	617b      	str	r3, [r7, #20]
   return(result);
 800517e:	697b      	ldr	r3, [r7, #20]
 8005180:	2b00      	cmp	r3, #0
 8005182:	d1e3      	bne.n	800514c <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005184:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8005188:	4619      	mov	r1, r3
 800518a:	6878      	ldr	r0, [r7, #4]
 800518c:	f000 f845 	bl	800521a <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005190:	e023      	b.n	80051da <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005192:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005196:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800519a:	2b00      	cmp	r3, #0
 800519c:	d009      	beq.n	80051b2 <HAL_UART_IRQHandler+0x4ea>
 800519e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80051a2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80051a6:	2b00      	cmp	r3, #0
 80051a8:	d003      	beq.n	80051b2 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 80051aa:	6878      	ldr	r0, [r7, #4]
 80051ac:	f000 fb1f 	bl	80057ee <UART_Transmit_IT>
    return;
 80051b0:	e014      	b.n	80051dc <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80051b2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80051b6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80051ba:	2b00      	cmp	r3, #0
 80051bc:	d00e      	beq.n	80051dc <HAL_UART_IRQHandler+0x514>
 80051be:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80051c2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80051c6:	2b00      	cmp	r3, #0
 80051c8:	d008      	beq.n	80051dc <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 80051ca:	6878      	ldr	r0, [r7, #4]
 80051cc:	f000 fb5e 	bl	800588c <UART_EndTransmit_IT>
    return;
 80051d0:	e004      	b.n	80051dc <HAL_UART_IRQHandler+0x514>
    return;
 80051d2:	bf00      	nop
 80051d4:	e002      	b.n	80051dc <HAL_UART_IRQHandler+0x514>
      return;
 80051d6:	bf00      	nop
 80051d8:	e000      	b.n	80051dc <HAL_UART_IRQHandler+0x514>
      return;
 80051da:	bf00      	nop
  }
}
 80051dc:	37e8      	adds	r7, #232	; 0xe8
 80051de:	46bd      	mov	sp, r7
 80051e0:	bd80      	pop	{r7, pc}
 80051e2:	bf00      	nop

080051e4 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80051e4:	b480      	push	{r7}
 80051e6:	b083      	sub	sp, #12
 80051e8:	af00      	add	r7, sp, #0
 80051ea:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80051ec:	bf00      	nop
 80051ee:	370c      	adds	r7, #12
 80051f0:	46bd      	mov	sp, r7
 80051f2:	bc80      	pop	{r7}
 80051f4:	4770      	bx	lr

080051f6 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80051f6:	b480      	push	{r7}
 80051f8:	b083      	sub	sp, #12
 80051fa:	af00      	add	r7, sp, #0
 80051fc:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 80051fe:	bf00      	nop
 8005200:	370c      	adds	r7, #12
 8005202:	46bd      	mov	sp, r7
 8005204:	bc80      	pop	{r7}
 8005206:	4770      	bx	lr

08005208 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005208:	b480      	push	{r7}
 800520a:	b083      	sub	sp, #12
 800520c:	af00      	add	r7, sp, #0
 800520e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8005210:	bf00      	nop
 8005212:	370c      	adds	r7, #12
 8005214:	46bd      	mov	sp, r7
 8005216:	bc80      	pop	{r7}
 8005218:	4770      	bx	lr

0800521a <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800521a:	b480      	push	{r7}
 800521c:	b083      	sub	sp, #12
 800521e:	af00      	add	r7, sp, #0
 8005220:	6078      	str	r0, [r7, #4]
 8005222:	460b      	mov	r3, r1
 8005224:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005226:	bf00      	nop
 8005228:	370c      	adds	r7, #12
 800522a:	46bd      	mov	sp, r7
 800522c:	bc80      	pop	{r7}
 800522e:	4770      	bx	lr

08005230 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8005230:	b580      	push	{r7, lr}
 8005232:	b09c      	sub	sp, #112	; 0x70
 8005234:	af00      	add	r7, sp, #0
 8005236:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800523c:	66fb      	str	r3, [r7, #108]	; 0x6c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005248:	2b00      	cmp	r3, #0
 800524a:	d172      	bne.n	8005332 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 800524c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800524e:	2200      	movs	r2, #0
 8005250:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005252:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	330c      	adds	r3, #12
 8005258:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800525a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800525c:	e853 3f00 	ldrex	r3, [r3]
 8005260:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8005262:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005264:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005268:	66bb      	str	r3, [r7, #104]	; 0x68
 800526a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	330c      	adds	r3, #12
 8005270:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8005272:	65ba      	str	r2, [r7, #88]	; 0x58
 8005274:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005276:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8005278:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800527a:	e841 2300 	strex	r3, r2, [r1]
 800527e:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8005280:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005282:	2b00      	cmp	r3, #0
 8005284:	d1e5      	bne.n	8005252 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005286:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005288:	681b      	ldr	r3, [r3, #0]
 800528a:	3314      	adds	r3, #20
 800528c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800528e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005290:	e853 3f00 	ldrex	r3, [r3]
 8005294:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8005296:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005298:	f023 0301 	bic.w	r3, r3, #1
 800529c:	667b      	str	r3, [r7, #100]	; 0x64
 800529e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	3314      	adds	r3, #20
 80052a4:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 80052a6:	647a      	str	r2, [r7, #68]	; 0x44
 80052a8:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80052aa:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80052ac:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80052ae:	e841 2300 	strex	r3, r2, [r1]
 80052b2:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80052b4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80052b6:	2b00      	cmp	r3, #0
 80052b8:	d1e5      	bne.n	8005286 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80052ba:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	3314      	adds	r3, #20
 80052c0:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80052c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052c4:	e853 3f00 	ldrex	r3, [r3]
 80052c8:	623b      	str	r3, [r7, #32]
   return(result);
 80052ca:	6a3b      	ldr	r3, [r7, #32]
 80052cc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80052d0:	663b      	str	r3, [r7, #96]	; 0x60
 80052d2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	3314      	adds	r3, #20
 80052d8:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80052da:	633a      	str	r2, [r7, #48]	; 0x30
 80052dc:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80052de:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80052e0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80052e2:	e841 2300 	strex	r3, r2, [r1]
 80052e6:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80052e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80052ea:	2b00      	cmp	r3, #0
 80052ec:	d1e5      	bne.n	80052ba <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80052ee:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80052f0:	2220      	movs	r2, #32
 80052f2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80052f6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80052f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80052fa:	2b01      	cmp	r3, #1
 80052fc:	d119      	bne.n	8005332 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80052fe:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	330c      	adds	r3, #12
 8005304:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005306:	693b      	ldr	r3, [r7, #16]
 8005308:	e853 3f00 	ldrex	r3, [r3]
 800530c:	60fb      	str	r3, [r7, #12]
   return(result);
 800530e:	68fb      	ldr	r3, [r7, #12]
 8005310:	f023 0310 	bic.w	r3, r3, #16
 8005314:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005316:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	330c      	adds	r3, #12
 800531c:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800531e:	61fa      	str	r2, [r7, #28]
 8005320:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005322:	69b9      	ldr	r1, [r7, #24]
 8005324:	69fa      	ldr	r2, [r7, #28]
 8005326:	e841 2300 	strex	r3, r2, [r1]
 800532a:	617b      	str	r3, [r7, #20]
   return(result);
 800532c:	697b      	ldr	r3, [r7, #20]
 800532e:	2b00      	cmp	r3, #0
 8005330:	d1e5      	bne.n	80052fe <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005332:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005334:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005336:	2b01      	cmp	r3, #1
 8005338:	d106      	bne.n	8005348 <UART_DMAReceiveCplt+0x118>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800533a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800533c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800533e:	4619      	mov	r1, r3
 8005340:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8005342:	f7ff ff6a 	bl	800521a <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8005346:	e002      	b.n	800534e <UART_DMAReceiveCplt+0x11e>
    HAL_UART_RxCpltCallback(huart);
 8005348:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 800534a:	f7fc f975 	bl	8001638 <HAL_UART_RxCpltCallback>
}
 800534e:	bf00      	nop
 8005350:	3770      	adds	r7, #112	; 0x70
 8005352:	46bd      	mov	sp, r7
 8005354:	bd80      	pop	{r7, pc}

08005356 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8005356:	b580      	push	{r7, lr}
 8005358:	b084      	sub	sp, #16
 800535a:	af00      	add	r7, sp, #0
 800535c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005362:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005364:	68fb      	ldr	r3, [r7, #12]
 8005366:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005368:	2b01      	cmp	r3, #1
 800536a:	d108      	bne.n	800537e <UART_DMARxHalfCplt+0x28>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 800536c:	68fb      	ldr	r3, [r7, #12]
 800536e:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005370:	085b      	lsrs	r3, r3, #1
 8005372:	b29b      	uxth	r3, r3
 8005374:	4619      	mov	r1, r3
 8005376:	68f8      	ldr	r0, [r7, #12]
 8005378:	f7ff ff4f 	bl	800521a <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800537c:	e002      	b.n	8005384 <UART_DMARxHalfCplt+0x2e>
    HAL_UART_RxHalfCpltCallback(huart);
 800537e:	68f8      	ldr	r0, [r7, #12]
 8005380:	f7ff ff39 	bl	80051f6 <HAL_UART_RxHalfCpltCallback>
}
 8005384:	bf00      	nop
 8005386:	3710      	adds	r7, #16
 8005388:	46bd      	mov	sp, r7
 800538a:	bd80      	pop	{r7, pc}

0800538c <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800538c:	b580      	push	{r7, lr}
 800538e:	b084      	sub	sp, #16
 8005390:	af00      	add	r7, sp, #0
 8005392:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8005394:	2300      	movs	r3, #0
 8005396:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800539c:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800539e:	68bb      	ldr	r3, [r7, #8]
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	695b      	ldr	r3, [r3, #20]
 80053a4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80053a8:	2b80      	cmp	r3, #128	; 0x80
 80053aa:	bf0c      	ite	eq
 80053ac:	2301      	moveq	r3, #1
 80053ae:	2300      	movne	r3, #0
 80053b0:	b2db      	uxtb	r3, r3
 80053b2:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 80053b4:	68bb      	ldr	r3, [r7, #8]
 80053b6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80053ba:	b2db      	uxtb	r3, r3
 80053bc:	2b21      	cmp	r3, #33	; 0x21
 80053be:	d108      	bne.n	80053d2 <UART_DMAError+0x46>
 80053c0:	68fb      	ldr	r3, [r7, #12]
 80053c2:	2b00      	cmp	r3, #0
 80053c4:	d005      	beq.n	80053d2 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 80053c6:	68bb      	ldr	r3, [r7, #8]
 80053c8:	2200      	movs	r2, #0
 80053ca:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 80053cc:	68b8      	ldr	r0, [r7, #8]
 80053ce:	f000 f971 	bl	80056b4 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80053d2:	68bb      	ldr	r3, [r7, #8]
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	695b      	ldr	r3, [r3, #20]
 80053d8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80053dc:	2b40      	cmp	r3, #64	; 0x40
 80053de:	bf0c      	ite	eq
 80053e0:	2301      	moveq	r3, #1
 80053e2:	2300      	movne	r3, #0
 80053e4:	b2db      	uxtb	r3, r3
 80053e6:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 80053e8:	68bb      	ldr	r3, [r7, #8]
 80053ea:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80053ee:	b2db      	uxtb	r3, r3
 80053f0:	2b22      	cmp	r3, #34	; 0x22
 80053f2:	d108      	bne.n	8005406 <UART_DMAError+0x7a>
 80053f4:	68fb      	ldr	r3, [r7, #12]
 80053f6:	2b00      	cmp	r3, #0
 80053f8:	d005      	beq.n	8005406 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 80053fa:	68bb      	ldr	r3, [r7, #8]
 80053fc:	2200      	movs	r2, #0
 80053fe:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8005400:	68b8      	ldr	r0, [r7, #8]
 8005402:	f000 f97e 	bl	8005702 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8005406:	68bb      	ldr	r3, [r7, #8]
 8005408:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800540a:	f043 0210 	orr.w	r2, r3, #16
 800540e:	68bb      	ldr	r3, [r7, #8]
 8005410:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005412:	68b8      	ldr	r0, [r7, #8]
 8005414:	f7ff fef8 	bl	8005208 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005418:	bf00      	nop
 800541a:	3710      	adds	r7, #16
 800541c:	46bd      	mov	sp, r7
 800541e:	bd80      	pop	{r7, pc}

08005420 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8005420:	b580      	push	{r7, lr}
 8005422:	b090      	sub	sp, #64	; 0x40
 8005424:	af00      	add	r7, sp, #0
 8005426:	60f8      	str	r0, [r7, #12]
 8005428:	60b9      	str	r1, [r7, #8]
 800542a:	603b      	str	r3, [r7, #0]
 800542c:	4613      	mov	r3, r2
 800542e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005430:	e050      	b.n	80054d4 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005432:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005434:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005438:	d04c      	beq.n	80054d4 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800543a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800543c:	2b00      	cmp	r3, #0
 800543e:	d007      	beq.n	8005450 <UART_WaitOnFlagUntilTimeout+0x30>
 8005440:	f7fc fb74 	bl	8001b2c <HAL_GetTick>
 8005444:	4602      	mov	r2, r0
 8005446:	683b      	ldr	r3, [r7, #0]
 8005448:	1ad3      	subs	r3, r2, r3
 800544a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800544c:	429a      	cmp	r2, r3
 800544e:	d241      	bcs.n	80054d4 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005450:	68fb      	ldr	r3, [r7, #12]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	330c      	adds	r3, #12
 8005456:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005458:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800545a:	e853 3f00 	ldrex	r3, [r3]
 800545e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005460:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005462:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8005466:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005468:	68fb      	ldr	r3, [r7, #12]
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	330c      	adds	r3, #12
 800546e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8005470:	637a      	str	r2, [r7, #52]	; 0x34
 8005472:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005474:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005476:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005478:	e841 2300 	strex	r3, r2, [r1]
 800547c:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800547e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005480:	2b00      	cmp	r3, #0
 8005482:	d1e5      	bne.n	8005450 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005484:	68fb      	ldr	r3, [r7, #12]
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	3314      	adds	r3, #20
 800548a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800548c:	697b      	ldr	r3, [r7, #20]
 800548e:	e853 3f00 	ldrex	r3, [r3]
 8005492:	613b      	str	r3, [r7, #16]
   return(result);
 8005494:	693b      	ldr	r3, [r7, #16]
 8005496:	f023 0301 	bic.w	r3, r3, #1
 800549a:	63bb      	str	r3, [r7, #56]	; 0x38
 800549c:	68fb      	ldr	r3, [r7, #12]
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	3314      	adds	r3, #20
 80054a2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80054a4:	623a      	str	r2, [r7, #32]
 80054a6:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054a8:	69f9      	ldr	r1, [r7, #28]
 80054aa:	6a3a      	ldr	r2, [r7, #32]
 80054ac:	e841 2300 	strex	r3, r2, [r1]
 80054b0:	61bb      	str	r3, [r7, #24]
   return(result);
 80054b2:	69bb      	ldr	r3, [r7, #24]
 80054b4:	2b00      	cmp	r3, #0
 80054b6:	d1e5      	bne.n	8005484 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 80054b8:	68fb      	ldr	r3, [r7, #12]
 80054ba:	2220      	movs	r2, #32
 80054bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 80054c0:	68fb      	ldr	r3, [r7, #12]
 80054c2:	2220      	movs	r2, #32
 80054c4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80054c8:	68fb      	ldr	r3, [r7, #12]
 80054ca:	2200      	movs	r2, #0
 80054cc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 80054d0:	2303      	movs	r3, #3
 80054d2:	e00f      	b.n	80054f4 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80054d4:	68fb      	ldr	r3, [r7, #12]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	681a      	ldr	r2, [r3, #0]
 80054da:	68bb      	ldr	r3, [r7, #8]
 80054dc:	4013      	ands	r3, r2
 80054de:	68ba      	ldr	r2, [r7, #8]
 80054e0:	429a      	cmp	r2, r3
 80054e2:	bf0c      	ite	eq
 80054e4:	2301      	moveq	r3, #1
 80054e6:	2300      	movne	r3, #0
 80054e8:	b2db      	uxtb	r3, r3
 80054ea:	461a      	mov	r2, r3
 80054ec:	79fb      	ldrb	r3, [r7, #7]
 80054ee:	429a      	cmp	r2, r3
 80054f0:	d09f      	beq.n	8005432 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80054f2:	2300      	movs	r3, #0
}
 80054f4:	4618      	mov	r0, r3
 80054f6:	3740      	adds	r7, #64	; 0x40
 80054f8:	46bd      	mov	sp, r7
 80054fa:	bd80      	pop	{r7, pc}

080054fc <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80054fc:	b480      	push	{r7}
 80054fe:	b085      	sub	sp, #20
 8005500:	af00      	add	r7, sp, #0
 8005502:	60f8      	str	r0, [r7, #12]
 8005504:	60b9      	str	r1, [r7, #8]
 8005506:	4613      	mov	r3, r2
 8005508:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800550a:	68fb      	ldr	r3, [r7, #12]
 800550c:	68ba      	ldr	r2, [r7, #8]
 800550e:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8005510:	68fb      	ldr	r3, [r7, #12]
 8005512:	88fa      	ldrh	r2, [r7, #6]
 8005514:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8005516:	68fb      	ldr	r3, [r7, #12]
 8005518:	88fa      	ldrh	r2, [r7, #6]
 800551a:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800551c:	68fb      	ldr	r3, [r7, #12]
 800551e:	2200      	movs	r2, #0
 8005520:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005522:	68fb      	ldr	r3, [r7, #12]
 8005524:	2222      	movs	r2, #34	; 0x22
 8005526:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800552a:	68fb      	ldr	r3, [r7, #12]
 800552c:	2200      	movs	r2, #0
 800552e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 8005532:	68fb      	ldr	r3, [r7, #12]
 8005534:	691b      	ldr	r3, [r3, #16]
 8005536:	2b00      	cmp	r3, #0
 8005538:	d007      	beq.n	800554a <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800553a:	68fb      	ldr	r3, [r7, #12]
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	68da      	ldr	r2, [r3, #12]
 8005540:	68fb      	ldr	r3, [r7, #12]
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005548:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800554a:	68fb      	ldr	r3, [r7, #12]
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	695a      	ldr	r2, [r3, #20]
 8005550:	68fb      	ldr	r3, [r7, #12]
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	f042 0201 	orr.w	r2, r2, #1
 8005558:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800555a:	68fb      	ldr	r3, [r7, #12]
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	68da      	ldr	r2, [r3, #12]
 8005560:	68fb      	ldr	r3, [r7, #12]
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	f042 0220 	orr.w	r2, r2, #32
 8005568:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800556a:	2300      	movs	r3, #0
}
 800556c:	4618      	mov	r0, r3
 800556e:	3714      	adds	r7, #20
 8005570:	46bd      	mov	sp, r7
 8005572:	bc80      	pop	{r7}
 8005574:	4770      	bx	lr
	...

08005578 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005578:	b580      	push	{r7, lr}
 800557a:	b098      	sub	sp, #96	; 0x60
 800557c:	af00      	add	r7, sp, #0
 800557e:	60f8      	str	r0, [r7, #12]
 8005580:	60b9      	str	r1, [r7, #8]
 8005582:	4613      	mov	r3, r2
 8005584:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8005586:	68ba      	ldr	r2, [r7, #8]
 8005588:	68fb      	ldr	r3, [r7, #12]
 800558a:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 800558c:	68fb      	ldr	r3, [r7, #12]
 800558e:	88fa      	ldrh	r2, [r7, #6]
 8005590:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005592:	68fb      	ldr	r3, [r7, #12]
 8005594:	2200      	movs	r2, #0
 8005596:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005598:	68fb      	ldr	r3, [r7, #12]
 800559a:	2222      	movs	r2, #34	; 0x22
 800559c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80055a4:	4a40      	ldr	r2, [pc, #256]	; (80056a8 <UART_Start_Receive_DMA+0x130>)
 80055a6:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80055a8:	68fb      	ldr	r3, [r7, #12]
 80055aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80055ac:	4a3f      	ldr	r2, [pc, #252]	; (80056ac <UART_Start_Receive_DMA+0x134>)
 80055ae:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 80055b0:	68fb      	ldr	r3, [r7, #12]
 80055b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80055b4:	4a3e      	ldr	r2, [pc, #248]	; (80056b0 <UART_Start_Receive_DMA+0x138>)
 80055b6:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 80055b8:	68fb      	ldr	r3, [r7, #12]
 80055ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80055bc:	2200      	movs	r2, #0
 80055be:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 80055c0:	f107 0308 	add.w	r3, r7, #8
 80055c4:	65fb      	str	r3, [r7, #92]	; 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 80055c6:	68fb      	ldr	r3, [r7, #12]
 80055c8:	6b98      	ldr	r0, [r3, #56]	; 0x38
 80055ca:	68fb      	ldr	r3, [r7, #12]
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	3304      	adds	r3, #4
 80055d0:	4619      	mov	r1, r3
 80055d2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80055d4:	681a      	ldr	r2, [r3, #0]
 80055d6:	88fb      	ldrh	r3, [r7, #6]
 80055d8:	f7fc fd22 	bl	8002020 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 80055dc:	2300      	movs	r3, #0
 80055de:	613b      	str	r3, [r7, #16]
 80055e0:	68fb      	ldr	r3, [r7, #12]
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	613b      	str	r3, [r7, #16]
 80055e8:	68fb      	ldr	r3, [r7, #12]
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	685b      	ldr	r3, [r3, #4]
 80055ee:	613b      	str	r3, [r7, #16]
 80055f0:	693b      	ldr	r3, [r7, #16]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80055f2:	68fb      	ldr	r3, [r7, #12]
 80055f4:	2200      	movs	r2, #0
 80055f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 80055fa:	68fb      	ldr	r3, [r7, #12]
 80055fc:	691b      	ldr	r3, [r3, #16]
 80055fe:	2b00      	cmp	r3, #0
 8005600:	d019      	beq.n	8005636 <UART_Start_Receive_DMA+0xbe>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005602:	68fb      	ldr	r3, [r7, #12]
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	330c      	adds	r3, #12
 8005608:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800560a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800560c:	e853 3f00 	ldrex	r3, [r3]
 8005610:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8005612:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005614:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005618:	65bb      	str	r3, [r7, #88]	; 0x58
 800561a:	68fb      	ldr	r3, [r7, #12]
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	330c      	adds	r3, #12
 8005620:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8005622:	64fa      	str	r2, [r7, #76]	; 0x4c
 8005624:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005626:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8005628:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800562a:	e841 2300 	strex	r3, r2, [r1]
 800562e:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 8005630:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005632:	2b00      	cmp	r3, #0
 8005634:	d1e5      	bne.n	8005602 <UART_Start_Receive_DMA+0x8a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005636:	68fb      	ldr	r3, [r7, #12]
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	3314      	adds	r3, #20
 800563c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800563e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005640:	e853 3f00 	ldrex	r3, [r3]
 8005644:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8005646:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005648:	f043 0301 	orr.w	r3, r3, #1
 800564c:	657b      	str	r3, [r7, #84]	; 0x54
 800564e:	68fb      	ldr	r3, [r7, #12]
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	3314      	adds	r3, #20
 8005654:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8005656:	63ba      	str	r2, [r7, #56]	; 0x38
 8005658:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800565a:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800565c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800565e:	e841 2300 	strex	r3, r2, [r1]
 8005662:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8005664:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005666:	2b00      	cmp	r3, #0
 8005668:	d1e5      	bne.n	8005636 <UART_Start_Receive_DMA+0xbe>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800566a:	68fb      	ldr	r3, [r7, #12]
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	3314      	adds	r3, #20
 8005670:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005672:	69bb      	ldr	r3, [r7, #24]
 8005674:	e853 3f00 	ldrex	r3, [r3]
 8005678:	617b      	str	r3, [r7, #20]
   return(result);
 800567a:	697b      	ldr	r3, [r7, #20]
 800567c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005680:	653b      	str	r3, [r7, #80]	; 0x50
 8005682:	68fb      	ldr	r3, [r7, #12]
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	3314      	adds	r3, #20
 8005688:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800568a:	627a      	str	r2, [r7, #36]	; 0x24
 800568c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800568e:	6a39      	ldr	r1, [r7, #32]
 8005690:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005692:	e841 2300 	strex	r3, r2, [r1]
 8005696:	61fb      	str	r3, [r7, #28]
   return(result);
 8005698:	69fb      	ldr	r3, [r7, #28]
 800569a:	2b00      	cmp	r3, #0
 800569c:	d1e5      	bne.n	800566a <UART_Start_Receive_DMA+0xf2>

  return HAL_OK;
 800569e:	2300      	movs	r3, #0
}
 80056a0:	4618      	mov	r0, r3
 80056a2:	3760      	adds	r7, #96	; 0x60
 80056a4:	46bd      	mov	sp, r7
 80056a6:	bd80      	pop	{r7, pc}
 80056a8:	08005231 	.word	0x08005231
 80056ac:	08005357 	.word	0x08005357
 80056b0:	0800538d 	.word	0x0800538d

080056b4 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80056b4:	b480      	push	{r7}
 80056b6:	b089      	sub	sp, #36	; 0x24
 80056b8:	af00      	add	r7, sp, #0
 80056ba:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	330c      	adds	r3, #12
 80056c2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056c4:	68fb      	ldr	r3, [r7, #12]
 80056c6:	e853 3f00 	ldrex	r3, [r3]
 80056ca:	60bb      	str	r3, [r7, #8]
   return(result);
 80056cc:	68bb      	ldr	r3, [r7, #8]
 80056ce:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 80056d2:	61fb      	str	r3, [r7, #28]
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	330c      	adds	r3, #12
 80056da:	69fa      	ldr	r2, [r7, #28]
 80056dc:	61ba      	str	r2, [r7, #24]
 80056de:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056e0:	6979      	ldr	r1, [r7, #20]
 80056e2:	69ba      	ldr	r2, [r7, #24]
 80056e4:	e841 2300 	strex	r3, r2, [r1]
 80056e8:	613b      	str	r3, [r7, #16]
   return(result);
 80056ea:	693b      	ldr	r3, [r7, #16]
 80056ec:	2b00      	cmp	r3, #0
 80056ee:	d1e5      	bne.n	80056bc <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	2220      	movs	r2, #32
 80056f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 80056f8:	bf00      	nop
 80056fa:	3724      	adds	r7, #36	; 0x24
 80056fc:	46bd      	mov	sp, r7
 80056fe:	bc80      	pop	{r7}
 8005700:	4770      	bx	lr

08005702 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005702:	b480      	push	{r7}
 8005704:	b095      	sub	sp, #84	; 0x54
 8005706:	af00      	add	r7, sp, #0
 8005708:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	330c      	adds	r3, #12
 8005710:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005712:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005714:	e853 3f00 	ldrex	r3, [r3]
 8005718:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800571a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800571c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005720:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	330c      	adds	r3, #12
 8005728:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800572a:	643a      	str	r2, [r7, #64]	; 0x40
 800572c:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800572e:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8005730:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8005732:	e841 2300 	strex	r3, r2, [r1]
 8005736:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8005738:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800573a:	2b00      	cmp	r3, #0
 800573c:	d1e5      	bne.n	800570a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	3314      	adds	r3, #20
 8005744:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005746:	6a3b      	ldr	r3, [r7, #32]
 8005748:	e853 3f00 	ldrex	r3, [r3]
 800574c:	61fb      	str	r3, [r7, #28]
   return(result);
 800574e:	69fb      	ldr	r3, [r7, #28]
 8005750:	f023 0301 	bic.w	r3, r3, #1
 8005754:	64bb      	str	r3, [r7, #72]	; 0x48
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	3314      	adds	r3, #20
 800575c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800575e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005760:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005762:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005764:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005766:	e841 2300 	strex	r3, r2, [r1]
 800576a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800576c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800576e:	2b00      	cmp	r3, #0
 8005770:	d1e5      	bne.n	800573e <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005776:	2b01      	cmp	r3, #1
 8005778:	d119      	bne.n	80057ae <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	330c      	adds	r3, #12
 8005780:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005782:	68fb      	ldr	r3, [r7, #12]
 8005784:	e853 3f00 	ldrex	r3, [r3]
 8005788:	60bb      	str	r3, [r7, #8]
   return(result);
 800578a:	68bb      	ldr	r3, [r7, #8]
 800578c:	f023 0310 	bic.w	r3, r3, #16
 8005790:	647b      	str	r3, [r7, #68]	; 0x44
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	330c      	adds	r3, #12
 8005798:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800579a:	61ba      	str	r2, [r7, #24]
 800579c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800579e:	6979      	ldr	r1, [r7, #20]
 80057a0:	69ba      	ldr	r2, [r7, #24]
 80057a2:	e841 2300 	strex	r3, r2, [r1]
 80057a6:	613b      	str	r3, [r7, #16]
   return(result);
 80057a8:	693b      	ldr	r3, [r7, #16]
 80057aa:	2b00      	cmp	r3, #0
 80057ac:	d1e5      	bne.n	800577a <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	2220      	movs	r2, #32
 80057b2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	2200      	movs	r2, #0
 80057ba:	631a      	str	r2, [r3, #48]	; 0x30
}
 80057bc:	bf00      	nop
 80057be:	3754      	adds	r7, #84	; 0x54
 80057c0:	46bd      	mov	sp, r7
 80057c2:	bc80      	pop	{r7}
 80057c4:	4770      	bx	lr

080057c6 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80057c6:	b580      	push	{r7, lr}
 80057c8:	b084      	sub	sp, #16
 80057ca:	af00      	add	r7, sp, #0
 80057cc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80057d2:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80057d4:	68fb      	ldr	r3, [r7, #12]
 80057d6:	2200      	movs	r2, #0
 80057d8:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80057da:	68fb      	ldr	r3, [r7, #12]
 80057dc:	2200      	movs	r2, #0
 80057de:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80057e0:	68f8      	ldr	r0, [r7, #12]
 80057e2:	f7ff fd11 	bl	8005208 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80057e6:	bf00      	nop
 80057e8:	3710      	adds	r7, #16
 80057ea:	46bd      	mov	sp, r7
 80057ec:	bd80      	pop	{r7, pc}

080057ee <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80057ee:	b480      	push	{r7}
 80057f0:	b085      	sub	sp, #20
 80057f2:	af00      	add	r7, sp, #0
 80057f4:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80057fc:	b2db      	uxtb	r3, r3
 80057fe:	2b21      	cmp	r3, #33	; 0x21
 8005800:	d13e      	bne.n	8005880 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	689b      	ldr	r3, [r3, #8]
 8005806:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800580a:	d114      	bne.n	8005836 <UART_Transmit_IT+0x48>
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	691b      	ldr	r3, [r3, #16]
 8005810:	2b00      	cmp	r3, #0
 8005812:	d110      	bne.n	8005836 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	6a1b      	ldr	r3, [r3, #32]
 8005818:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800581a:	68fb      	ldr	r3, [r7, #12]
 800581c:	881b      	ldrh	r3, [r3, #0]
 800581e:	461a      	mov	r2, r3
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005828:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	6a1b      	ldr	r3, [r3, #32]
 800582e:	1c9a      	adds	r2, r3, #2
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	621a      	str	r2, [r3, #32]
 8005834:	e008      	b.n	8005848 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	6a1b      	ldr	r3, [r3, #32]
 800583a:	1c59      	adds	r1, r3, #1
 800583c:	687a      	ldr	r2, [r7, #4]
 800583e:	6211      	str	r1, [r2, #32]
 8005840:	781a      	ldrb	r2, [r3, #0]
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800584c:	b29b      	uxth	r3, r3
 800584e:	3b01      	subs	r3, #1
 8005850:	b29b      	uxth	r3, r3
 8005852:	687a      	ldr	r2, [r7, #4]
 8005854:	4619      	mov	r1, r3
 8005856:	84d1      	strh	r1, [r2, #38]	; 0x26
 8005858:	2b00      	cmp	r3, #0
 800585a:	d10f      	bne.n	800587c <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	68da      	ldr	r2, [r3, #12]
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800586a:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	68da      	ldr	r2, [r3, #12]
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800587a:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800587c:	2300      	movs	r3, #0
 800587e:	e000      	b.n	8005882 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8005880:	2302      	movs	r3, #2
  }
}
 8005882:	4618      	mov	r0, r3
 8005884:	3714      	adds	r7, #20
 8005886:	46bd      	mov	sp, r7
 8005888:	bc80      	pop	{r7}
 800588a:	4770      	bx	lr

0800588c <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800588c:	b580      	push	{r7, lr}
 800588e:	b082      	sub	sp, #8
 8005890:	af00      	add	r7, sp, #0
 8005892:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	68da      	ldr	r2, [r3, #12]
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80058a2:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	2220      	movs	r2, #32
 80058a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80058ac:	6878      	ldr	r0, [r7, #4]
 80058ae:	f7ff fc99 	bl	80051e4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80058b2:	2300      	movs	r3, #0
}
 80058b4:	4618      	mov	r0, r3
 80058b6:	3708      	adds	r7, #8
 80058b8:	46bd      	mov	sp, r7
 80058ba:	bd80      	pop	{r7, pc}

080058bc <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80058bc:	b580      	push	{r7, lr}
 80058be:	b08c      	sub	sp, #48	; 0x30
 80058c0:	af00      	add	r7, sp, #0
 80058c2:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80058ca:	b2db      	uxtb	r3, r3
 80058cc:	2b22      	cmp	r3, #34	; 0x22
 80058ce:	f040 80ab 	bne.w	8005a28 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	689b      	ldr	r3, [r3, #8]
 80058d6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80058da:	d117      	bne.n	800590c <UART_Receive_IT+0x50>
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	691b      	ldr	r3, [r3, #16]
 80058e0:	2b00      	cmp	r3, #0
 80058e2:	d113      	bne.n	800590c <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80058e4:	2300      	movs	r3, #0
 80058e6:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80058ec:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	685b      	ldr	r3, [r3, #4]
 80058f4:	b29b      	uxth	r3, r3
 80058f6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80058fa:	b29a      	uxth	r2, r3
 80058fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80058fe:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005904:	1c9a      	adds	r2, r3, #2
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	629a      	str	r2, [r3, #40]	; 0x28
 800590a:	e026      	b.n	800595a <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005910:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8005912:	2300      	movs	r3, #0
 8005914:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	689b      	ldr	r3, [r3, #8]
 800591a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800591e:	d007      	beq.n	8005930 <UART_Receive_IT+0x74>
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	689b      	ldr	r3, [r3, #8]
 8005924:	2b00      	cmp	r3, #0
 8005926:	d10a      	bne.n	800593e <UART_Receive_IT+0x82>
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	691b      	ldr	r3, [r3, #16]
 800592c:	2b00      	cmp	r3, #0
 800592e:	d106      	bne.n	800593e <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	685b      	ldr	r3, [r3, #4]
 8005936:	b2da      	uxtb	r2, r3
 8005938:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800593a:	701a      	strb	r2, [r3, #0]
 800593c:	e008      	b.n	8005950 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	685b      	ldr	r3, [r3, #4]
 8005944:	b2db      	uxtb	r3, r3
 8005946:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800594a:	b2da      	uxtb	r2, r3
 800594c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800594e:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005954:	1c5a      	adds	r2, r3, #1
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800595e:	b29b      	uxth	r3, r3
 8005960:	3b01      	subs	r3, #1
 8005962:	b29b      	uxth	r3, r3
 8005964:	687a      	ldr	r2, [r7, #4]
 8005966:	4619      	mov	r1, r3
 8005968:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800596a:	2b00      	cmp	r3, #0
 800596c:	d15a      	bne.n	8005a24 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	681b      	ldr	r3, [r3, #0]
 8005972:	68da      	ldr	r2, [r3, #12]
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	f022 0220 	bic.w	r2, r2, #32
 800597c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	68da      	ldr	r2, [r3, #12]
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800598c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	695a      	ldr	r2, [r3, #20]
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	f022 0201 	bic.w	r2, r2, #1
 800599c:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	2220      	movs	r2, #32
 80059a2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80059aa:	2b01      	cmp	r3, #1
 80059ac:	d135      	bne.n	8005a1a <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	2200      	movs	r2, #0
 80059b2:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	330c      	adds	r3, #12
 80059ba:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059bc:	697b      	ldr	r3, [r7, #20]
 80059be:	e853 3f00 	ldrex	r3, [r3]
 80059c2:	613b      	str	r3, [r7, #16]
   return(result);
 80059c4:	693b      	ldr	r3, [r7, #16]
 80059c6:	f023 0310 	bic.w	r3, r3, #16
 80059ca:	627b      	str	r3, [r7, #36]	; 0x24
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	330c      	adds	r3, #12
 80059d2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80059d4:	623a      	str	r2, [r7, #32]
 80059d6:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059d8:	69f9      	ldr	r1, [r7, #28]
 80059da:	6a3a      	ldr	r2, [r7, #32]
 80059dc:	e841 2300 	strex	r3, r2, [r1]
 80059e0:	61bb      	str	r3, [r7, #24]
   return(result);
 80059e2:	69bb      	ldr	r3, [r7, #24]
 80059e4:	2b00      	cmp	r3, #0
 80059e6:	d1e5      	bne.n	80059b4 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	681b      	ldr	r3, [r3, #0]
 80059ee:	f003 0310 	and.w	r3, r3, #16
 80059f2:	2b10      	cmp	r3, #16
 80059f4:	d10a      	bne.n	8005a0c <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80059f6:	2300      	movs	r3, #0
 80059f8:	60fb      	str	r3, [r7, #12]
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	681b      	ldr	r3, [r3, #0]
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	60fb      	str	r3, [r7, #12]
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	685b      	ldr	r3, [r3, #4]
 8005a08:	60fb      	str	r3, [r7, #12]
 8005a0a:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005a10:	4619      	mov	r1, r3
 8005a12:	6878      	ldr	r0, [r7, #4]
 8005a14:	f7ff fc01 	bl	800521a <HAL_UARTEx_RxEventCallback>
 8005a18:	e002      	b.n	8005a20 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8005a1a:	6878      	ldr	r0, [r7, #4]
 8005a1c:	f7fb fe0c 	bl	8001638 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8005a20:	2300      	movs	r3, #0
 8005a22:	e002      	b.n	8005a2a <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8005a24:	2300      	movs	r3, #0
 8005a26:	e000      	b.n	8005a2a <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8005a28:	2302      	movs	r3, #2
  }
}
 8005a2a:	4618      	mov	r0, r3
 8005a2c:	3730      	adds	r7, #48	; 0x30
 8005a2e:	46bd      	mov	sp, r7
 8005a30:	bd80      	pop	{r7, pc}
	...

08005a34 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005a34:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005a38:	b0c0      	sub	sp, #256	; 0x100
 8005a3a:	af00      	add	r7, sp, #0
 8005a3c:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005a40:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	691b      	ldr	r3, [r3, #16]
 8005a48:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8005a4c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005a50:	68d9      	ldr	r1, [r3, #12]
 8005a52:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005a56:	681a      	ldr	r2, [r3, #0]
 8005a58:	ea40 0301 	orr.w	r3, r0, r1
 8005a5c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005a5e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005a62:	689a      	ldr	r2, [r3, #8]
 8005a64:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005a68:	691b      	ldr	r3, [r3, #16]
 8005a6a:	431a      	orrs	r2, r3
 8005a6c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005a70:	695b      	ldr	r3, [r3, #20]
 8005a72:	431a      	orrs	r2, r3
 8005a74:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005a78:	69db      	ldr	r3, [r3, #28]
 8005a7a:	4313      	orrs	r3, r2
 8005a7c:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005a80:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005a84:	681b      	ldr	r3, [r3, #0]
 8005a86:	68db      	ldr	r3, [r3, #12]
 8005a88:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8005a8c:	f021 010c 	bic.w	r1, r1, #12
 8005a90:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005a94:	681a      	ldr	r2, [r3, #0]
 8005a96:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8005a9a:	430b      	orrs	r3, r1
 8005a9c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005a9e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	695b      	ldr	r3, [r3, #20]
 8005aa6:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8005aaa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005aae:	6999      	ldr	r1, [r3, #24]
 8005ab0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005ab4:	681a      	ldr	r2, [r3, #0]
 8005ab6:	ea40 0301 	orr.w	r3, r0, r1
 8005aba:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005abc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005ac0:	681a      	ldr	r2, [r3, #0]
 8005ac2:	4b91      	ldr	r3, [pc, #580]	; (8005d08 <UART_SetConfig+0x2d4>)
 8005ac4:	429a      	cmp	r2, r3
 8005ac6:	d005      	beq.n	8005ad4 <UART_SetConfig+0xa0>
 8005ac8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005acc:	681a      	ldr	r2, [r3, #0]
 8005ace:	4b8f      	ldr	r3, [pc, #572]	; (8005d0c <UART_SetConfig+0x2d8>)
 8005ad0:	429a      	cmp	r2, r3
 8005ad2:	d104      	bne.n	8005ade <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005ad4:	f7fe ff76 	bl	80049c4 <HAL_RCC_GetPCLK2Freq>
 8005ad8:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8005adc:	e003      	b.n	8005ae6 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005ade:	f7fe ff5d 	bl	800499c <HAL_RCC_GetPCLK1Freq>
 8005ae2:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005ae6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005aea:	69db      	ldr	r3, [r3, #28]
 8005aec:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005af0:	f040 8110 	bne.w	8005d14 <UART_SetConfig+0x2e0>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005af4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005af8:	2200      	movs	r2, #0
 8005afa:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8005afe:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8005b02:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8005b06:	4622      	mov	r2, r4
 8005b08:	462b      	mov	r3, r5
 8005b0a:	1891      	adds	r1, r2, r2
 8005b0c:	65b9      	str	r1, [r7, #88]	; 0x58
 8005b0e:	415b      	adcs	r3, r3
 8005b10:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005b12:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8005b16:	4620      	mov	r0, r4
 8005b18:	4629      	mov	r1, r5
 8005b1a:	4604      	mov	r4, r0
 8005b1c:	eb12 0804 	adds.w	r8, r2, r4
 8005b20:	460c      	mov	r4, r1
 8005b22:	eb43 0904 	adc.w	r9, r3, r4
 8005b26:	f04f 0200 	mov.w	r2, #0
 8005b2a:	f04f 0300 	mov.w	r3, #0
 8005b2e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005b32:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005b36:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005b3a:	4690      	mov	r8, r2
 8005b3c:	4699      	mov	r9, r3
 8005b3e:	4603      	mov	r3, r0
 8005b40:	eb18 0303 	adds.w	r3, r8, r3
 8005b44:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8005b48:	460b      	mov	r3, r1
 8005b4a:	eb49 0303 	adc.w	r3, r9, r3
 8005b4e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8005b52:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005b56:	685b      	ldr	r3, [r3, #4]
 8005b58:	2200      	movs	r2, #0
 8005b5a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8005b5e:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8005b62:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8005b66:	460b      	mov	r3, r1
 8005b68:	18db      	adds	r3, r3, r3
 8005b6a:	653b      	str	r3, [r7, #80]	; 0x50
 8005b6c:	4613      	mov	r3, r2
 8005b6e:	eb42 0303 	adc.w	r3, r2, r3
 8005b72:	657b      	str	r3, [r7, #84]	; 0x54
 8005b74:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8005b78:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8005b7c:	f7fa fb78 	bl	8000270 <__aeabi_uldivmod>
 8005b80:	4602      	mov	r2, r0
 8005b82:	460b      	mov	r3, r1
 8005b84:	4b62      	ldr	r3, [pc, #392]	; (8005d10 <UART_SetConfig+0x2dc>)
 8005b86:	fba3 2302 	umull	r2, r3, r3, r2
 8005b8a:	095b      	lsrs	r3, r3, #5
 8005b8c:	011c      	lsls	r4, r3, #4
 8005b8e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005b92:	2200      	movs	r2, #0
 8005b94:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8005b98:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8005b9c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8005ba0:	4642      	mov	r2, r8
 8005ba2:	464b      	mov	r3, r9
 8005ba4:	1891      	adds	r1, r2, r2
 8005ba6:	64b9      	str	r1, [r7, #72]	; 0x48
 8005ba8:	415b      	adcs	r3, r3
 8005baa:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005bac:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8005bb0:	4645      	mov	r5, r8
 8005bb2:	eb12 0a05 	adds.w	sl, r2, r5
 8005bb6:	4640      	mov	r0, r8
 8005bb8:	4649      	mov	r1, r9
 8005bba:	460d      	mov	r5, r1
 8005bbc:	eb43 0b05 	adc.w	fp, r3, r5
 8005bc0:	f04f 0200 	mov.w	r2, #0
 8005bc4:	f04f 0300 	mov.w	r3, #0
 8005bc8:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005bcc:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005bd0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005bd4:	4692      	mov	sl, r2
 8005bd6:	469b      	mov	fp, r3
 8005bd8:	4603      	mov	r3, r0
 8005bda:	eb1a 0303 	adds.w	r3, sl, r3
 8005bde:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8005be2:	460b      	mov	r3, r1
 8005be4:	eb4b 0303 	adc.w	r3, fp, r3
 8005be8:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8005bec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005bf0:	685b      	ldr	r3, [r3, #4]
 8005bf2:	2200      	movs	r2, #0
 8005bf4:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8005bf8:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8005bfc:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8005c00:	460b      	mov	r3, r1
 8005c02:	18db      	adds	r3, r3, r3
 8005c04:	643b      	str	r3, [r7, #64]	; 0x40
 8005c06:	4613      	mov	r3, r2
 8005c08:	eb42 0303 	adc.w	r3, r2, r3
 8005c0c:	647b      	str	r3, [r7, #68]	; 0x44
 8005c0e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8005c12:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8005c16:	f7fa fb2b 	bl	8000270 <__aeabi_uldivmod>
 8005c1a:	4602      	mov	r2, r0
 8005c1c:	460b      	mov	r3, r1
 8005c1e:	4611      	mov	r1, r2
 8005c20:	4b3b      	ldr	r3, [pc, #236]	; (8005d10 <UART_SetConfig+0x2dc>)
 8005c22:	fba3 2301 	umull	r2, r3, r3, r1
 8005c26:	095b      	lsrs	r3, r3, #5
 8005c28:	2264      	movs	r2, #100	; 0x64
 8005c2a:	fb02 f303 	mul.w	r3, r2, r3
 8005c2e:	1acb      	subs	r3, r1, r3
 8005c30:	00db      	lsls	r3, r3, #3
 8005c32:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8005c36:	4b36      	ldr	r3, [pc, #216]	; (8005d10 <UART_SetConfig+0x2dc>)
 8005c38:	fba3 2302 	umull	r2, r3, r3, r2
 8005c3c:	095b      	lsrs	r3, r3, #5
 8005c3e:	005b      	lsls	r3, r3, #1
 8005c40:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8005c44:	441c      	add	r4, r3
 8005c46:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005c4a:	2200      	movs	r2, #0
 8005c4c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8005c50:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8005c54:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8005c58:	4642      	mov	r2, r8
 8005c5a:	464b      	mov	r3, r9
 8005c5c:	1891      	adds	r1, r2, r2
 8005c5e:	63b9      	str	r1, [r7, #56]	; 0x38
 8005c60:	415b      	adcs	r3, r3
 8005c62:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005c64:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8005c68:	4641      	mov	r1, r8
 8005c6a:	1851      	adds	r1, r2, r1
 8005c6c:	6339      	str	r1, [r7, #48]	; 0x30
 8005c6e:	4649      	mov	r1, r9
 8005c70:	414b      	adcs	r3, r1
 8005c72:	637b      	str	r3, [r7, #52]	; 0x34
 8005c74:	f04f 0200 	mov.w	r2, #0
 8005c78:	f04f 0300 	mov.w	r3, #0
 8005c7c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8005c80:	4659      	mov	r1, fp
 8005c82:	00cb      	lsls	r3, r1, #3
 8005c84:	4655      	mov	r5, sl
 8005c86:	ea43 7355 	orr.w	r3, r3, r5, lsr #29
 8005c8a:	4651      	mov	r1, sl
 8005c8c:	00ca      	lsls	r2, r1, #3
 8005c8e:	4610      	mov	r0, r2
 8005c90:	4619      	mov	r1, r3
 8005c92:	4603      	mov	r3, r0
 8005c94:	4642      	mov	r2, r8
 8005c96:	189b      	adds	r3, r3, r2
 8005c98:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8005c9c:	464b      	mov	r3, r9
 8005c9e:	460a      	mov	r2, r1
 8005ca0:	eb42 0303 	adc.w	r3, r2, r3
 8005ca4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8005ca8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005cac:	685b      	ldr	r3, [r3, #4]
 8005cae:	2200      	movs	r2, #0
 8005cb0:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8005cb4:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8005cb8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8005cbc:	460b      	mov	r3, r1
 8005cbe:	18db      	adds	r3, r3, r3
 8005cc0:	62bb      	str	r3, [r7, #40]	; 0x28
 8005cc2:	4613      	mov	r3, r2
 8005cc4:	eb42 0303 	adc.w	r3, r2, r3
 8005cc8:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005cca:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8005cce:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8005cd2:	f7fa facd 	bl	8000270 <__aeabi_uldivmod>
 8005cd6:	4602      	mov	r2, r0
 8005cd8:	460b      	mov	r3, r1
 8005cda:	4b0d      	ldr	r3, [pc, #52]	; (8005d10 <UART_SetConfig+0x2dc>)
 8005cdc:	fba3 1302 	umull	r1, r3, r3, r2
 8005ce0:	095b      	lsrs	r3, r3, #5
 8005ce2:	2164      	movs	r1, #100	; 0x64
 8005ce4:	fb01 f303 	mul.w	r3, r1, r3
 8005ce8:	1ad3      	subs	r3, r2, r3
 8005cea:	00db      	lsls	r3, r3, #3
 8005cec:	3332      	adds	r3, #50	; 0x32
 8005cee:	4a08      	ldr	r2, [pc, #32]	; (8005d10 <UART_SetConfig+0x2dc>)
 8005cf0:	fba2 2303 	umull	r2, r3, r2, r3
 8005cf4:	095b      	lsrs	r3, r3, #5
 8005cf6:	f003 0207 	and.w	r2, r3, #7
 8005cfa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	4422      	add	r2, r4
 8005d02:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005d04:	e109      	b.n	8005f1a <UART_SetConfig+0x4e6>
 8005d06:	bf00      	nop
 8005d08:	40011000 	.word	0x40011000
 8005d0c:	40011400 	.word	0x40011400
 8005d10:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005d14:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005d18:	2200      	movs	r2, #0
 8005d1a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8005d1e:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8005d22:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8005d26:	4642      	mov	r2, r8
 8005d28:	464b      	mov	r3, r9
 8005d2a:	1891      	adds	r1, r2, r2
 8005d2c:	6239      	str	r1, [r7, #32]
 8005d2e:	415b      	adcs	r3, r3
 8005d30:	627b      	str	r3, [r7, #36]	; 0x24
 8005d32:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005d36:	4641      	mov	r1, r8
 8005d38:	1854      	adds	r4, r2, r1
 8005d3a:	46cc      	mov	ip, r9
 8005d3c:	eb43 050c 	adc.w	r5, r3, ip
 8005d40:	f04f 0200 	mov.w	r2, #0
 8005d44:	f04f 0300 	mov.w	r3, #0
 8005d48:	00eb      	lsls	r3, r5, #3
 8005d4a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005d4e:	00e2      	lsls	r2, r4, #3
 8005d50:	4614      	mov	r4, r2
 8005d52:	461d      	mov	r5, r3
 8005d54:	4640      	mov	r0, r8
 8005d56:	4649      	mov	r1, r9
 8005d58:	4603      	mov	r3, r0
 8005d5a:	18e3      	adds	r3, r4, r3
 8005d5c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8005d60:	460b      	mov	r3, r1
 8005d62:	eb45 0303 	adc.w	r3, r5, r3
 8005d66:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8005d6a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005d6e:	685b      	ldr	r3, [r3, #4]
 8005d70:	2200      	movs	r2, #0
 8005d72:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8005d76:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8005d7a:	f04f 0200 	mov.w	r2, #0
 8005d7e:	f04f 0300 	mov.w	r3, #0
 8005d82:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8005d86:	4629      	mov	r1, r5
 8005d88:	008b      	lsls	r3, r1, #2
 8005d8a:	4620      	mov	r0, r4
 8005d8c:	4629      	mov	r1, r5
 8005d8e:	4604      	mov	r4, r0
 8005d90:	ea43 7394 	orr.w	r3, r3, r4, lsr #30
 8005d94:	4601      	mov	r1, r0
 8005d96:	008a      	lsls	r2, r1, #2
 8005d98:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8005d9c:	f7fa fa68 	bl	8000270 <__aeabi_uldivmod>
 8005da0:	4602      	mov	r2, r0
 8005da2:	460b      	mov	r3, r1
 8005da4:	4b60      	ldr	r3, [pc, #384]	; (8005f28 <UART_SetConfig+0x4f4>)
 8005da6:	fba3 2302 	umull	r2, r3, r3, r2
 8005daa:	095b      	lsrs	r3, r3, #5
 8005dac:	011c      	lsls	r4, r3, #4
 8005dae:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005db2:	2200      	movs	r2, #0
 8005db4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8005db8:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8005dbc:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8005dc0:	4642      	mov	r2, r8
 8005dc2:	464b      	mov	r3, r9
 8005dc4:	1891      	adds	r1, r2, r2
 8005dc6:	61b9      	str	r1, [r7, #24]
 8005dc8:	415b      	adcs	r3, r3
 8005dca:	61fb      	str	r3, [r7, #28]
 8005dcc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005dd0:	4641      	mov	r1, r8
 8005dd2:	1851      	adds	r1, r2, r1
 8005dd4:	6139      	str	r1, [r7, #16]
 8005dd6:	4649      	mov	r1, r9
 8005dd8:	414b      	adcs	r3, r1
 8005dda:	617b      	str	r3, [r7, #20]
 8005ddc:	f04f 0200 	mov.w	r2, #0
 8005de0:	f04f 0300 	mov.w	r3, #0
 8005de4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005de8:	4659      	mov	r1, fp
 8005dea:	00cb      	lsls	r3, r1, #3
 8005dec:	4655      	mov	r5, sl
 8005dee:	ea43 7355 	orr.w	r3, r3, r5, lsr #29
 8005df2:	4651      	mov	r1, sl
 8005df4:	00ca      	lsls	r2, r1, #3
 8005df6:	4610      	mov	r0, r2
 8005df8:	4619      	mov	r1, r3
 8005dfa:	4603      	mov	r3, r0
 8005dfc:	4642      	mov	r2, r8
 8005dfe:	189b      	adds	r3, r3, r2
 8005e00:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8005e04:	464b      	mov	r3, r9
 8005e06:	460a      	mov	r2, r1
 8005e08:	eb42 0303 	adc.w	r3, r2, r3
 8005e0c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8005e10:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005e14:	685b      	ldr	r3, [r3, #4]
 8005e16:	2200      	movs	r2, #0
 8005e18:	67bb      	str	r3, [r7, #120]	; 0x78
 8005e1a:	67fa      	str	r2, [r7, #124]	; 0x7c
 8005e1c:	f04f 0200 	mov.w	r2, #0
 8005e20:	f04f 0300 	mov.w	r3, #0
 8005e24:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8005e28:	4649      	mov	r1, r9
 8005e2a:	008b      	lsls	r3, r1, #2
 8005e2c:	4645      	mov	r5, r8
 8005e2e:	ea43 7395 	orr.w	r3, r3, r5, lsr #30
 8005e32:	4641      	mov	r1, r8
 8005e34:	008a      	lsls	r2, r1, #2
 8005e36:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8005e3a:	f7fa fa19 	bl	8000270 <__aeabi_uldivmod>
 8005e3e:	4602      	mov	r2, r0
 8005e40:	460b      	mov	r3, r1
 8005e42:	4b39      	ldr	r3, [pc, #228]	; (8005f28 <UART_SetConfig+0x4f4>)
 8005e44:	fba3 1302 	umull	r1, r3, r3, r2
 8005e48:	095b      	lsrs	r3, r3, #5
 8005e4a:	2164      	movs	r1, #100	; 0x64
 8005e4c:	fb01 f303 	mul.w	r3, r1, r3
 8005e50:	1ad3      	subs	r3, r2, r3
 8005e52:	011b      	lsls	r3, r3, #4
 8005e54:	3332      	adds	r3, #50	; 0x32
 8005e56:	4a34      	ldr	r2, [pc, #208]	; (8005f28 <UART_SetConfig+0x4f4>)
 8005e58:	fba2 2303 	umull	r2, r3, r2, r3
 8005e5c:	095b      	lsrs	r3, r3, #5
 8005e5e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005e62:	441c      	add	r4, r3
 8005e64:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005e68:	2200      	movs	r2, #0
 8005e6a:	673b      	str	r3, [r7, #112]	; 0x70
 8005e6c:	677a      	str	r2, [r7, #116]	; 0x74
 8005e6e:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8005e72:	4642      	mov	r2, r8
 8005e74:	464b      	mov	r3, r9
 8005e76:	1891      	adds	r1, r2, r2
 8005e78:	60b9      	str	r1, [r7, #8]
 8005e7a:	415b      	adcs	r3, r3
 8005e7c:	60fb      	str	r3, [r7, #12]
 8005e7e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005e82:	4641      	mov	r1, r8
 8005e84:	1851      	adds	r1, r2, r1
 8005e86:	6039      	str	r1, [r7, #0]
 8005e88:	4649      	mov	r1, r9
 8005e8a:	414b      	adcs	r3, r1
 8005e8c:	607b      	str	r3, [r7, #4]
 8005e8e:	f04f 0200 	mov.w	r2, #0
 8005e92:	f04f 0300 	mov.w	r3, #0
 8005e96:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8005e9a:	4659      	mov	r1, fp
 8005e9c:	00cb      	lsls	r3, r1, #3
 8005e9e:	4655      	mov	r5, sl
 8005ea0:	ea43 7355 	orr.w	r3, r3, r5, lsr #29
 8005ea4:	4651      	mov	r1, sl
 8005ea6:	00ca      	lsls	r2, r1, #3
 8005ea8:	4610      	mov	r0, r2
 8005eaa:	4619      	mov	r1, r3
 8005eac:	4603      	mov	r3, r0
 8005eae:	4642      	mov	r2, r8
 8005eb0:	189b      	adds	r3, r3, r2
 8005eb2:	66bb      	str	r3, [r7, #104]	; 0x68
 8005eb4:	464b      	mov	r3, r9
 8005eb6:	460a      	mov	r2, r1
 8005eb8:	eb42 0303 	adc.w	r3, r2, r3
 8005ebc:	66fb      	str	r3, [r7, #108]	; 0x6c
 8005ebe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005ec2:	685b      	ldr	r3, [r3, #4]
 8005ec4:	2200      	movs	r2, #0
 8005ec6:	663b      	str	r3, [r7, #96]	; 0x60
 8005ec8:	667a      	str	r2, [r7, #100]	; 0x64
 8005eca:	f04f 0200 	mov.w	r2, #0
 8005ece:	f04f 0300 	mov.w	r3, #0
 8005ed2:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8005ed6:	4649      	mov	r1, r9
 8005ed8:	008b      	lsls	r3, r1, #2
 8005eda:	4645      	mov	r5, r8
 8005edc:	ea43 7395 	orr.w	r3, r3, r5, lsr #30
 8005ee0:	4641      	mov	r1, r8
 8005ee2:	008a      	lsls	r2, r1, #2
 8005ee4:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8005ee8:	f7fa f9c2 	bl	8000270 <__aeabi_uldivmod>
 8005eec:	4602      	mov	r2, r0
 8005eee:	460b      	mov	r3, r1
 8005ef0:	4b0d      	ldr	r3, [pc, #52]	; (8005f28 <UART_SetConfig+0x4f4>)
 8005ef2:	fba3 1302 	umull	r1, r3, r3, r2
 8005ef6:	095b      	lsrs	r3, r3, #5
 8005ef8:	2164      	movs	r1, #100	; 0x64
 8005efa:	fb01 f303 	mul.w	r3, r1, r3
 8005efe:	1ad3      	subs	r3, r2, r3
 8005f00:	011b      	lsls	r3, r3, #4
 8005f02:	3332      	adds	r3, #50	; 0x32
 8005f04:	4a08      	ldr	r2, [pc, #32]	; (8005f28 <UART_SetConfig+0x4f4>)
 8005f06:	fba2 2303 	umull	r2, r3, r2, r3
 8005f0a:	095b      	lsrs	r3, r3, #5
 8005f0c:	f003 020f 	and.w	r2, r3, #15
 8005f10:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	4422      	add	r2, r4
 8005f18:	609a      	str	r2, [r3, #8]
}
 8005f1a:	bf00      	nop
 8005f1c:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8005f20:	46bd      	mov	sp, r7
 8005f22:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005f26:	bf00      	nop
 8005f28:	51eb851f 	.word	0x51eb851f

08005f2c <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005f2c:	b084      	sub	sp, #16
 8005f2e:	b580      	push	{r7, lr}
 8005f30:	b084      	sub	sp, #16
 8005f32:	af00      	add	r7, sp, #0
 8005f34:	6078      	str	r0, [r7, #4]
 8005f36:	f107 001c 	add.w	r0, r7, #28
 8005f3a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8005f3e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005f40:	2b01      	cmp	r3, #1
 8005f42:	d122      	bne.n	8005f8a <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f48:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	68db      	ldr	r3, [r3, #12]
 8005f54:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 8005f58:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005f5c:	687a      	ldr	r2, [r7, #4]
 8005f5e:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	68db      	ldr	r3, [r3, #12]
 8005f64:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8005f6c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005f6e:	2b01      	cmp	r3, #1
 8005f70:	d105      	bne.n	8005f7e <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	68db      	ldr	r3, [r3, #12]
 8005f76:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8005f7e:	6878      	ldr	r0, [r7, #4]
 8005f80:	f001 fbd6 	bl	8007730 <USB_CoreReset>
 8005f84:	4603      	mov	r3, r0
 8005f86:	73fb      	strb	r3, [r7, #15]
 8005f88:	e01a      	b.n	8005fc0 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	68db      	ldr	r3, [r3, #12]
 8005f8e:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8005f96:	6878      	ldr	r0, [r7, #4]
 8005f98:	f001 fbca 	bl	8007730 <USB_CoreReset>
 8005f9c:	4603      	mov	r3, r0
 8005f9e:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8005fa0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005fa2:	2b00      	cmp	r3, #0
 8005fa4:	d106      	bne.n	8005fb4 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005faa:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	639a      	str	r2, [r3, #56]	; 0x38
 8005fb2:	e005      	b.n	8005fc0 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005fb8:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8005fc0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005fc2:	2b01      	cmp	r3, #1
 8005fc4:	d10b      	bne.n	8005fde <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	689b      	ldr	r3, [r3, #8]
 8005fca:	f043 0206 	orr.w	r2, r3, #6
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	689b      	ldr	r3, [r3, #8]
 8005fd6:	f043 0220 	orr.w	r2, r3, #32
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8005fde:	7bfb      	ldrb	r3, [r7, #15]
}
 8005fe0:	4618      	mov	r0, r3
 8005fe2:	3710      	adds	r7, #16
 8005fe4:	46bd      	mov	sp, r7
 8005fe6:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005fea:	b004      	add	sp, #16
 8005fec:	4770      	bx	lr
	...

08005ff0 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8005ff0:	b480      	push	{r7}
 8005ff2:	b087      	sub	sp, #28
 8005ff4:	af00      	add	r7, sp, #0
 8005ff6:	60f8      	str	r0, [r7, #12]
 8005ff8:	60b9      	str	r1, [r7, #8]
 8005ffa:	4613      	mov	r3, r2
 8005ffc:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8005ffe:	79fb      	ldrb	r3, [r7, #7]
 8006000:	2b02      	cmp	r3, #2
 8006002:	d165      	bne.n	80060d0 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8006004:	68bb      	ldr	r3, [r7, #8]
 8006006:	4a41      	ldr	r2, [pc, #260]	; (800610c <USB_SetTurnaroundTime+0x11c>)
 8006008:	4293      	cmp	r3, r2
 800600a:	d906      	bls.n	800601a <USB_SetTurnaroundTime+0x2a>
 800600c:	68bb      	ldr	r3, [r7, #8]
 800600e:	4a40      	ldr	r2, [pc, #256]	; (8006110 <USB_SetTurnaroundTime+0x120>)
 8006010:	4293      	cmp	r3, r2
 8006012:	d202      	bcs.n	800601a <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8006014:	230f      	movs	r3, #15
 8006016:	617b      	str	r3, [r7, #20]
 8006018:	e062      	b.n	80060e0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 800601a:	68bb      	ldr	r3, [r7, #8]
 800601c:	4a3c      	ldr	r2, [pc, #240]	; (8006110 <USB_SetTurnaroundTime+0x120>)
 800601e:	4293      	cmp	r3, r2
 8006020:	d306      	bcc.n	8006030 <USB_SetTurnaroundTime+0x40>
 8006022:	68bb      	ldr	r3, [r7, #8]
 8006024:	4a3b      	ldr	r2, [pc, #236]	; (8006114 <USB_SetTurnaroundTime+0x124>)
 8006026:	4293      	cmp	r3, r2
 8006028:	d202      	bcs.n	8006030 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 800602a:	230e      	movs	r3, #14
 800602c:	617b      	str	r3, [r7, #20]
 800602e:	e057      	b.n	80060e0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8006030:	68bb      	ldr	r3, [r7, #8]
 8006032:	4a38      	ldr	r2, [pc, #224]	; (8006114 <USB_SetTurnaroundTime+0x124>)
 8006034:	4293      	cmp	r3, r2
 8006036:	d306      	bcc.n	8006046 <USB_SetTurnaroundTime+0x56>
 8006038:	68bb      	ldr	r3, [r7, #8]
 800603a:	4a37      	ldr	r2, [pc, #220]	; (8006118 <USB_SetTurnaroundTime+0x128>)
 800603c:	4293      	cmp	r3, r2
 800603e:	d202      	bcs.n	8006046 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8006040:	230d      	movs	r3, #13
 8006042:	617b      	str	r3, [r7, #20]
 8006044:	e04c      	b.n	80060e0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8006046:	68bb      	ldr	r3, [r7, #8]
 8006048:	4a33      	ldr	r2, [pc, #204]	; (8006118 <USB_SetTurnaroundTime+0x128>)
 800604a:	4293      	cmp	r3, r2
 800604c:	d306      	bcc.n	800605c <USB_SetTurnaroundTime+0x6c>
 800604e:	68bb      	ldr	r3, [r7, #8]
 8006050:	4a32      	ldr	r2, [pc, #200]	; (800611c <USB_SetTurnaroundTime+0x12c>)
 8006052:	4293      	cmp	r3, r2
 8006054:	d802      	bhi.n	800605c <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8006056:	230c      	movs	r3, #12
 8006058:	617b      	str	r3, [r7, #20]
 800605a:	e041      	b.n	80060e0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 800605c:	68bb      	ldr	r3, [r7, #8]
 800605e:	4a2f      	ldr	r2, [pc, #188]	; (800611c <USB_SetTurnaroundTime+0x12c>)
 8006060:	4293      	cmp	r3, r2
 8006062:	d906      	bls.n	8006072 <USB_SetTurnaroundTime+0x82>
 8006064:	68bb      	ldr	r3, [r7, #8]
 8006066:	4a2e      	ldr	r2, [pc, #184]	; (8006120 <USB_SetTurnaroundTime+0x130>)
 8006068:	4293      	cmp	r3, r2
 800606a:	d802      	bhi.n	8006072 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 800606c:	230b      	movs	r3, #11
 800606e:	617b      	str	r3, [r7, #20]
 8006070:	e036      	b.n	80060e0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8006072:	68bb      	ldr	r3, [r7, #8]
 8006074:	4a2a      	ldr	r2, [pc, #168]	; (8006120 <USB_SetTurnaroundTime+0x130>)
 8006076:	4293      	cmp	r3, r2
 8006078:	d906      	bls.n	8006088 <USB_SetTurnaroundTime+0x98>
 800607a:	68bb      	ldr	r3, [r7, #8]
 800607c:	4a29      	ldr	r2, [pc, #164]	; (8006124 <USB_SetTurnaroundTime+0x134>)
 800607e:	4293      	cmp	r3, r2
 8006080:	d802      	bhi.n	8006088 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8006082:	230a      	movs	r3, #10
 8006084:	617b      	str	r3, [r7, #20]
 8006086:	e02b      	b.n	80060e0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8006088:	68bb      	ldr	r3, [r7, #8]
 800608a:	4a26      	ldr	r2, [pc, #152]	; (8006124 <USB_SetTurnaroundTime+0x134>)
 800608c:	4293      	cmp	r3, r2
 800608e:	d906      	bls.n	800609e <USB_SetTurnaroundTime+0xae>
 8006090:	68bb      	ldr	r3, [r7, #8]
 8006092:	4a25      	ldr	r2, [pc, #148]	; (8006128 <USB_SetTurnaroundTime+0x138>)
 8006094:	4293      	cmp	r3, r2
 8006096:	d202      	bcs.n	800609e <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8006098:	2309      	movs	r3, #9
 800609a:	617b      	str	r3, [r7, #20]
 800609c:	e020      	b.n	80060e0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800609e:	68bb      	ldr	r3, [r7, #8]
 80060a0:	4a21      	ldr	r2, [pc, #132]	; (8006128 <USB_SetTurnaroundTime+0x138>)
 80060a2:	4293      	cmp	r3, r2
 80060a4:	d306      	bcc.n	80060b4 <USB_SetTurnaroundTime+0xc4>
 80060a6:	68bb      	ldr	r3, [r7, #8]
 80060a8:	4a20      	ldr	r2, [pc, #128]	; (800612c <USB_SetTurnaroundTime+0x13c>)
 80060aa:	4293      	cmp	r3, r2
 80060ac:	d802      	bhi.n	80060b4 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 80060ae:	2308      	movs	r3, #8
 80060b0:	617b      	str	r3, [r7, #20]
 80060b2:	e015      	b.n	80060e0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 80060b4:	68bb      	ldr	r3, [r7, #8]
 80060b6:	4a1d      	ldr	r2, [pc, #116]	; (800612c <USB_SetTurnaroundTime+0x13c>)
 80060b8:	4293      	cmp	r3, r2
 80060ba:	d906      	bls.n	80060ca <USB_SetTurnaroundTime+0xda>
 80060bc:	68bb      	ldr	r3, [r7, #8]
 80060be:	4a1c      	ldr	r2, [pc, #112]	; (8006130 <USB_SetTurnaroundTime+0x140>)
 80060c0:	4293      	cmp	r3, r2
 80060c2:	d202      	bcs.n	80060ca <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 80060c4:	2307      	movs	r3, #7
 80060c6:	617b      	str	r3, [r7, #20]
 80060c8:	e00a      	b.n	80060e0 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 80060ca:	2306      	movs	r3, #6
 80060cc:	617b      	str	r3, [r7, #20]
 80060ce:	e007      	b.n	80060e0 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 80060d0:	79fb      	ldrb	r3, [r7, #7]
 80060d2:	2b00      	cmp	r3, #0
 80060d4:	d102      	bne.n	80060dc <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 80060d6:	2309      	movs	r3, #9
 80060d8:	617b      	str	r3, [r7, #20]
 80060da:	e001      	b.n	80060e0 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 80060dc:	2309      	movs	r3, #9
 80060de:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 80060e0:	68fb      	ldr	r3, [r7, #12]
 80060e2:	68db      	ldr	r3, [r3, #12]
 80060e4:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 80060e8:	68fb      	ldr	r3, [r7, #12]
 80060ea:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 80060ec:	68fb      	ldr	r3, [r7, #12]
 80060ee:	68da      	ldr	r2, [r3, #12]
 80060f0:	697b      	ldr	r3, [r7, #20]
 80060f2:	029b      	lsls	r3, r3, #10
 80060f4:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 80060f8:	431a      	orrs	r2, r3
 80060fa:	68fb      	ldr	r3, [r7, #12]
 80060fc:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80060fe:	2300      	movs	r3, #0
}
 8006100:	4618      	mov	r0, r3
 8006102:	371c      	adds	r7, #28
 8006104:	46bd      	mov	sp, r7
 8006106:	bc80      	pop	{r7}
 8006108:	4770      	bx	lr
 800610a:	bf00      	nop
 800610c:	00d8acbf 	.word	0x00d8acbf
 8006110:	00e4e1c0 	.word	0x00e4e1c0
 8006114:	00f42400 	.word	0x00f42400
 8006118:	01067380 	.word	0x01067380
 800611c:	011a499f 	.word	0x011a499f
 8006120:	01312cff 	.word	0x01312cff
 8006124:	014ca43f 	.word	0x014ca43f
 8006128:	016e3600 	.word	0x016e3600
 800612c:	01a6ab1f 	.word	0x01a6ab1f
 8006130:	01e84800 	.word	0x01e84800

08006134 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8006134:	b480      	push	{r7}
 8006136:	b083      	sub	sp, #12
 8006138:	af00      	add	r7, sp, #0
 800613a:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	689b      	ldr	r3, [r3, #8]
 8006140:	f043 0201 	orr.w	r2, r3, #1
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8006148:	2300      	movs	r3, #0
}
 800614a:	4618      	mov	r0, r3
 800614c:	370c      	adds	r7, #12
 800614e:	46bd      	mov	sp, r7
 8006150:	bc80      	pop	{r7}
 8006152:	4770      	bx	lr

08006154 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8006154:	b480      	push	{r7}
 8006156:	b083      	sub	sp, #12
 8006158:	af00      	add	r7, sp, #0
 800615a:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	689b      	ldr	r3, [r3, #8]
 8006160:	f023 0201 	bic.w	r2, r3, #1
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8006168:	2300      	movs	r3, #0
}
 800616a:	4618      	mov	r0, r3
 800616c:	370c      	adds	r7, #12
 800616e:	46bd      	mov	sp, r7
 8006170:	bc80      	pop	{r7}
 8006172:	4770      	bx	lr

08006174 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8006174:	b580      	push	{r7, lr}
 8006176:	b084      	sub	sp, #16
 8006178:	af00      	add	r7, sp, #0
 800617a:	6078      	str	r0, [r7, #4]
 800617c:	460b      	mov	r3, r1
 800617e:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8006180:	2300      	movs	r3, #0
 8006182:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	68db      	ldr	r3, [r3, #12]
 8006188:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8006190:	78fb      	ldrb	r3, [r7, #3]
 8006192:	2b01      	cmp	r3, #1
 8006194:	d115      	bne.n	80061c2 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	68db      	ldr	r3, [r3, #12]
 800619a:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 80061a2:	2001      	movs	r0, #1
 80061a4:	f7fb fccc 	bl	8001b40 <HAL_Delay>
      ms++;
 80061a8:	68fb      	ldr	r3, [r7, #12]
 80061aa:	3301      	adds	r3, #1
 80061ac:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 80061ae:	6878      	ldr	r0, [r7, #4]
 80061b0:	f001 fa33 	bl	800761a <USB_GetMode>
 80061b4:	4603      	mov	r3, r0
 80061b6:	2b01      	cmp	r3, #1
 80061b8:	d01e      	beq.n	80061f8 <USB_SetCurrentMode+0x84>
 80061ba:	68fb      	ldr	r3, [r7, #12]
 80061bc:	2b31      	cmp	r3, #49	; 0x31
 80061be:	d9f0      	bls.n	80061a2 <USB_SetCurrentMode+0x2e>
 80061c0:	e01a      	b.n	80061f8 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 80061c2:	78fb      	ldrb	r3, [r7, #3]
 80061c4:	2b00      	cmp	r3, #0
 80061c6:	d115      	bne.n	80061f4 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	68db      	ldr	r3, [r3, #12]
 80061cc:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 80061d4:	2001      	movs	r0, #1
 80061d6:	f7fb fcb3 	bl	8001b40 <HAL_Delay>
      ms++;
 80061da:	68fb      	ldr	r3, [r7, #12]
 80061dc:	3301      	adds	r3, #1
 80061de:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 80061e0:	6878      	ldr	r0, [r7, #4]
 80061e2:	f001 fa1a 	bl	800761a <USB_GetMode>
 80061e6:	4603      	mov	r3, r0
 80061e8:	2b00      	cmp	r3, #0
 80061ea:	d005      	beq.n	80061f8 <USB_SetCurrentMode+0x84>
 80061ec:	68fb      	ldr	r3, [r7, #12]
 80061ee:	2b31      	cmp	r3, #49	; 0x31
 80061f0:	d9f0      	bls.n	80061d4 <USB_SetCurrentMode+0x60>
 80061f2:	e001      	b.n	80061f8 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 80061f4:	2301      	movs	r3, #1
 80061f6:	e005      	b.n	8006204 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 80061f8:	68fb      	ldr	r3, [r7, #12]
 80061fa:	2b32      	cmp	r3, #50	; 0x32
 80061fc:	d101      	bne.n	8006202 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 80061fe:	2301      	movs	r3, #1
 8006200:	e000      	b.n	8006204 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8006202:	2300      	movs	r3, #0
}
 8006204:	4618      	mov	r0, r3
 8006206:	3710      	adds	r7, #16
 8006208:	46bd      	mov	sp, r7
 800620a:	bd80      	pop	{r7, pc}

0800620c <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800620c:	b084      	sub	sp, #16
 800620e:	b580      	push	{r7, lr}
 8006210:	b086      	sub	sp, #24
 8006212:	af00      	add	r7, sp, #0
 8006214:	6078      	str	r0, [r7, #4]
 8006216:	f107 0024 	add.w	r0, r7, #36	; 0x24
 800621a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800621e:	2300      	movs	r3, #0
 8006220:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8006226:	2300      	movs	r3, #0
 8006228:	613b      	str	r3, [r7, #16]
 800622a:	e009      	b.n	8006240 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800622c:	687a      	ldr	r2, [r7, #4]
 800622e:	693b      	ldr	r3, [r7, #16]
 8006230:	3340      	adds	r3, #64	; 0x40
 8006232:	009b      	lsls	r3, r3, #2
 8006234:	4413      	add	r3, r2
 8006236:	2200      	movs	r2, #0
 8006238:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800623a:	693b      	ldr	r3, [r7, #16]
 800623c:	3301      	adds	r3, #1
 800623e:	613b      	str	r3, [r7, #16]
 8006240:	693b      	ldr	r3, [r7, #16]
 8006242:	2b0e      	cmp	r3, #14
 8006244:	d9f2      	bls.n	800622c <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8006246:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006248:	2b00      	cmp	r3, #0
 800624a:	d11c      	bne.n	8006286 <USB_DevInit+0x7a>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800624c:	68fb      	ldr	r3, [r7, #12]
 800624e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006252:	685b      	ldr	r3, [r3, #4]
 8006254:	68fa      	ldr	r2, [r7, #12]
 8006256:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800625a:	f043 0302 	orr.w	r3, r3, #2
 800625e:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006264:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006270:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800627c:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	639a      	str	r2, [r3, #56]	; 0x38
 8006284:	e00b      	b.n	800629e <USB_DevInit+0x92>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800628a:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006296:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800629e:	68fb      	ldr	r3, [r7, #12]
 80062a0:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80062a4:	461a      	mov	r2, r3
 80062a6:	2300      	movs	r3, #0
 80062a8:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 80062aa:	68fb      	ldr	r3, [r7, #12]
 80062ac:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80062b0:	4619      	mov	r1, r3
 80062b2:	68fb      	ldr	r3, [r7, #12]
 80062b4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80062b8:	461a      	mov	r2, r3
 80062ba:	680b      	ldr	r3, [r1, #0]
 80062bc:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80062be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80062c0:	2b01      	cmp	r3, #1
 80062c2:	d10c      	bne.n	80062de <USB_DevInit+0xd2>
  {
    if (cfg.speed == USBD_HS_SPEED)
 80062c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80062c6:	2b00      	cmp	r3, #0
 80062c8:	d104      	bne.n	80062d4 <USB_DevInit+0xc8>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 80062ca:	2100      	movs	r1, #0
 80062cc:	6878      	ldr	r0, [r7, #4]
 80062ce:	f000 f965 	bl	800659c <USB_SetDevSpeed>
 80062d2:	e008      	b.n	80062e6 <USB_DevInit+0xda>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 80062d4:	2101      	movs	r1, #1
 80062d6:	6878      	ldr	r0, [r7, #4]
 80062d8:	f000 f960 	bl	800659c <USB_SetDevSpeed>
 80062dc:	e003      	b.n	80062e6 <USB_DevInit+0xda>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 80062de:	2103      	movs	r1, #3
 80062e0:	6878      	ldr	r0, [r7, #4]
 80062e2:	f000 f95b 	bl	800659c <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80062e6:	2110      	movs	r1, #16
 80062e8:	6878      	ldr	r0, [r7, #4]
 80062ea:	f000 f8f3 	bl	80064d4 <USB_FlushTxFifo>
 80062ee:	4603      	mov	r3, r0
 80062f0:	2b00      	cmp	r3, #0
 80062f2:	d001      	beq.n	80062f8 <USB_DevInit+0xec>
  {
    ret = HAL_ERROR;
 80062f4:	2301      	movs	r3, #1
 80062f6:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80062f8:	6878      	ldr	r0, [r7, #4]
 80062fa:	f000 f91f 	bl	800653c <USB_FlushRxFifo>
 80062fe:	4603      	mov	r3, r0
 8006300:	2b00      	cmp	r3, #0
 8006302:	d001      	beq.n	8006308 <USB_DevInit+0xfc>
  {
    ret = HAL_ERROR;
 8006304:	2301      	movs	r3, #1
 8006306:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8006308:	68fb      	ldr	r3, [r7, #12]
 800630a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800630e:	461a      	mov	r2, r3
 8006310:	2300      	movs	r3, #0
 8006312:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8006314:	68fb      	ldr	r3, [r7, #12]
 8006316:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800631a:	461a      	mov	r2, r3
 800631c:	2300      	movs	r3, #0
 800631e:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8006320:	68fb      	ldr	r3, [r7, #12]
 8006322:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006326:	461a      	mov	r2, r3
 8006328:	2300      	movs	r3, #0
 800632a:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800632c:	2300      	movs	r3, #0
 800632e:	613b      	str	r3, [r7, #16]
 8006330:	e043      	b.n	80063ba <USB_DevInit+0x1ae>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8006332:	693b      	ldr	r3, [r7, #16]
 8006334:	015a      	lsls	r2, r3, #5
 8006336:	68fb      	ldr	r3, [r7, #12]
 8006338:	4413      	add	r3, r2
 800633a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8006344:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006348:	d118      	bne.n	800637c <USB_DevInit+0x170>
    {
      if (i == 0U)
 800634a:	693b      	ldr	r3, [r7, #16]
 800634c:	2b00      	cmp	r3, #0
 800634e:	d10a      	bne.n	8006366 <USB_DevInit+0x15a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8006350:	693b      	ldr	r3, [r7, #16]
 8006352:	015a      	lsls	r2, r3, #5
 8006354:	68fb      	ldr	r3, [r7, #12]
 8006356:	4413      	add	r3, r2
 8006358:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800635c:	461a      	mov	r2, r3
 800635e:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8006362:	6013      	str	r3, [r2, #0]
 8006364:	e013      	b.n	800638e <USB_DevInit+0x182>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8006366:	693b      	ldr	r3, [r7, #16]
 8006368:	015a      	lsls	r2, r3, #5
 800636a:	68fb      	ldr	r3, [r7, #12]
 800636c:	4413      	add	r3, r2
 800636e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006372:	461a      	mov	r2, r3
 8006374:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8006378:	6013      	str	r3, [r2, #0]
 800637a:	e008      	b.n	800638e <USB_DevInit+0x182>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800637c:	693b      	ldr	r3, [r7, #16]
 800637e:	015a      	lsls	r2, r3, #5
 8006380:	68fb      	ldr	r3, [r7, #12]
 8006382:	4413      	add	r3, r2
 8006384:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006388:	461a      	mov	r2, r3
 800638a:	2300      	movs	r3, #0
 800638c:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800638e:	693b      	ldr	r3, [r7, #16]
 8006390:	015a      	lsls	r2, r3, #5
 8006392:	68fb      	ldr	r3, [r7, #12]
 8006394:	4413      	add	r3, r2
 8006396:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800639a:	461a      	mov	r2, r3
 800639c:	2300      	movs	r3, #0
 800639e:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 80063a0:	693b      	ldr	r3, [r7, #16]
 80063a2:	015a      	lsls	r2, r3, #5
 80063a4:	68fb      	ldr	r3, [r7, #12]
 80063a6:	4413      	add	r3, r2
 80063a8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80063ac:	461a      	mov	r2, r3
 80063ae:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80063b2:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80063b4:	693b      	ldr	r3, [r7, #16]
 80063b6:	3301      	adds	r3, #1
 80063b8:	613b      	str	r3, [r7, #16]
 80063ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80063bc:	693a      	ldr	r2, [r7, #16]
 80063be:	429a      	cmp	r2, r3
 80063c0:	d3b7      	bcc.n	8006332 <USB_DevInit+0x126>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80063c2:	2300      	movs	r3, #0
 80063c4:	613b      	str	r3, [r7, #16]
 80063c6:	e043      	b.n	8006450 <USB_DevInit+0x244>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80063c8:	693b      	ldr	r3, [r7, #16]
 80063ca:	015a      	lsls	r2, r3, #5
 80063cc:	68fb      	ldr	r3, [r7, #12]
 80063ce:	4413      	add	r3, r2
 80063d0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80063d4:	681b      	ldr	r3, [r3, #0]
 80063d6:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80063da:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80063de:	d118      	bne.n	8006412 <USB_DevInit+0x206>
    {
      if (i == 0U)
 80063e0:	693b      	ldr	r3, [r7, #16]
 80063e2:	2b00      	cmp	r3, #0
 80063e4:	d10a      	bne.n	80063fc <USB_DevInit+0x1f0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 80063e6:	693b      	ldr	r3, [r7, #16]
 80063e8:	015a      	lsls	r2, r3, #5
 80063ea:	68fb      	ldr	r3, [r7, #12]
 80063ec:	4413      	add	r3, r2
 80063ee:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80063f2:	461a      	mov	r2, r3
 80063f4:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80063f8:	6013      	str	r3, [r2, #0]
 80063fa:	e013      	b.n	8006424 <USB_DevInit+0x218>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 80063fc:	693b      	ldr	r3, [r7, #16]
 80063fe:	015a      	lsls	r2, r3, #5
 8006400:	68fb      	ldr	r3, [r7, #12]
 8006402:	4413      	add	r3, r2
 8006404:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006408:	461a      	mov	r2, r3
 800640a:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800640e:	6013      	str	r3, [r2, #0]
 8006410:	e008      	b.n	8006424 <USB_DevInit+0x218>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8006412:	693b      	ldr	r3, [r7, #16]
 8006414:	015a      	lsls	r2, r3, #5
 8006416:	68fb      	ldr	r3, [r7, #12]
 8006418:	4413      	add	r3, r2
 800641a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800641e:	461a      	mov	r2, r3
 8006420:	2300      	movs	r3, #0
 8006422:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8006424:	693b      	ldr	r3, [r7, #16]
 8006426:	015a      	lsls	r2, r3, #5
 8006428:	68fb      	ldr	r3, [r7, #12]
 800642a:	4413      	add	r3, r2
 800642c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006430:	461a      	mov	r2, r3
 8006432:	2300      	movs	r3, #0
 8006434:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8006436:	693b      	ldr	r3, [r7, #16]
 8006438:	015a      	lsls	r2, r3, #5
 800643a:	68fb      	ldr	r3, [r7, #12]
 800643c:	4413      	add	r3, r2
 800643e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006442:	461a      	mov	r2, r3
 8006444:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8006448:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800644a:	693b      	ldr	r3, [r7, #16]
 800644c:	3301      	adds	r3, #1
 800644e:	613b      	str	r3, [r7, #16]
 8006450:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006452:	693a      	ldr	r2, [r7, #16]
 8006454:	429a      	cmp	r2, r3
 8006456:	d3b7      	bcc.n	80063c8 <USB_DevInit+0x1bc>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8006458:	68fb      	ldr	r3, [r7, #12]
 800645a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800645e:	691b      	ldr	r3, [r3, #16]
 8006460:	68fa      	ldr	r2, [r7, #12]
 8006462:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006466:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800646a:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	2200      	movs	r2, #0
 8006470:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8006478:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800647a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800647c:	2b00      	cmp	r3, #0
 800647e:	d105      	bne.n	800648c <USB_DevInit+0x280>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	699b      	ldr	r3, [r3, #24]
 8006484:	f043 0210 	orr.w	r2, r3, #16
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	699a      	ldr	r2, [r3, #24]
 8006490:	4b0f      	ldr	r3, [pc, #60]	; (80064d0 <USB_DevInit+0x2c4>)
 8006492:	4313      	orrs	r3, r2
 8006494:	687a      	ldr	r2, [r7, #4]
 8006496:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8006498:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800649a:	2b00      	cmp	r3, #0
 800649c:	d005      	beq.n	80064aa <USB_DevInit+0x29e>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	699b      	ldr	r3, [r3, #24]
 80064a2:	f043 0208 	orr.w	r2, r3, #8
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 80064aa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80064ac:	2b01      	cmp	r3, #1
 80064ae:	d107      	bne.n	80064c0 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	699b      	ldr	r3, [r3, #24]
 80064b4:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80064b8:	f043 0304 	orr.w	r3, r3, #4
 80064bc:	687a      	ldr	r2, [r7, #4]
 80064be:	6193      	str	r3, [r2, #24]
  }

  return ret;
 80064c0:	7dfb      	ldrb	r3, [r7, #23]
}
 80064c2:	4618      	mov	r0, r3
 80064c4:	3718      	adds	r7, #24
 80064c6:	46bd      	mov	sp, r7
 80064c8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80064cc:	b004      	add	sp, #16
 80064ce:	4770      	bx	lr
 80064d0:	803c3800 	.word	0x803c3800

080064d4 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80064d4:	b480      	push	{r7}
 80064d6:	b085      	sub	sp, #20
 80064d8:	af00      	add	r7, sp, #0
 80064da:	6078      	str	r0, [r7, #4]
 80064dc:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80064de:	2300      	movs	r3, #0
 80064e0:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80064e2:	68fb      	ldr	r3, [r7, #12]
 80064e4:	3301      	adds	r3, #1
 80064e6:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80064e8:	68fb      	ldr	r3, [r7, #12]
 80064ea:	4a13      	ldr	r2, [pc, #76]	; (8006538 <USB_FlushTxFifo+0x64>)
 80064ec:	4293      	cmp	r3, r2
 80064ee:	d901      	bls.n	80064f4 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 80064f0:	2303      	movs	r3, #3
 80064f2:	e01b      	b.n	800652c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	691b      	ldr	r3, [r3, #16]
 80064f8:	2b00      	cmp	r3, #0
 80064fa:	daf2      	bge.n	80064e2 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 80064fc:	2300      	movs	r3, #0
 80064fe:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8006500:	683b      	ldr	r3, [r7, #0]
 8006502:	019b      	lsls	r3, r3, #6
 8006504:	f043 0220 	orr.w	r2, r3, #32
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800650c:	68fb      	ldr	r3, [r7, #12]
 800650e:	3301      	adds	r3, #1
 8006510:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8006512:	68fb      	ldr	r3, [r7, #12]
 8006514:	4a08      	ldr	r2, [pc, #32]	; (8006538 <USB_FlushTxFifo+0x64>)
 8006516:	4293      	cmp	r3, r2
 8006518:	d901      	bls.n	800651e <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800651a:	2303      	movs	r3, #3
 800651c:	e006      	b.n	800652c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	691b      	ldr	r3, [r3, #16]
 8006522:	f003 0320 	and.w	r3, r3, #32
 8006526:	2b20      	cmp	r3, #32
 8006528:	d0f0      	beq.n	800650c <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800652a:	2300      	movs	r3, #0
}
 800652c:	4618      	mov	r0, r3
 800652e:	3714      	adds	r7, #20
 8006530:	46bd      	mov	sp, r7
 8006532:	bc80      	pop	{r7}
 8006534:	4770      	bx	lr
 8006536:	bf00      	nop
 8006538:	00030d40 	.word	0x00030d40

0800653c <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800653c:	b480      	push	{r7}
 800653e:	b085      	sub	sp, #20
 8006540:	af00      	add	r7, sp, #0
 8006542:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006544:	2300      	movs	r3, #0
 8006546:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006548:	68fb      	ldr	r3, [r7, #12]
 800654a:	3301      	adds	r3, #1
 800654c:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800654e:	68fb      	ldr	r3, [r7, #12]
 8006550:	4a11      	ldr	r2, [pc, #68]	; (8006598 <USB_FlushRxFifo+0x5c>)
 8006552:	4293      	cmp	r3, r2
 8006554:	d901      	bls.n	800655a <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8006556:	2303      	movs	r3, #3
 8006558:	e018      	b.n	800658c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	691b      	ldr	r3, [r3, #16]
 800655e:	2b00      	cmp	r3, #0
 8006560:	daf2      	bge.n	8006548 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8006562:	2300      	movs	r3, #0
 8006564:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	2210      	movs	r2, #16
 800656a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800656c:	68fb      	ldr	r3, [r7, #12]
 800656e:	3301      	adds	r3, #1
 8006570:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8006572:	68fb      	ldr	r3, [r7, #12]
 8006574:	4a08      	ldr	r2, [pc, #32]	; (8006598 <USB_FlushRxFifo+0x5c>)
 8006576:	4293      	cmp	r3, r2
 8006578:	d901      	bls.n	800657e <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800657a:	2303      	movs	r3, #3
 800657c:	e006      	b.n	800658c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	691b      	ldr	r3, [r3, #16]
 8006582:	f003 0310 	and.w	r3, r3, #16
 8006586:	2b10      	cmp	r3, #16
 8006588:	d0f0      	beq.n	800656c <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800658a:	2300      	movs	r3, #0
}
 800658c:	4618      	mov	r0, r3
 800658e:	3714      	adds	r7, #20
 8006590:	46bd      	mov	sp, r7
 8006592:	bc80      	pop	{r7}
 8006594:	4770      	bx	lr
 8006596:	bf00      	nop
 8006598:	00030d40 	.word	0x00030d40

0800659c <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800659c:	b480      	push	{r7}
 800659e:	b085      	sub	sp, #20
 80065a0:	af00      	add	r7, sp, #0
 80065a2:	6078      	str	r0, [r7, #4]
 80065a4:	460b      	mov	r3, r1
 80065a6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 80065ac:	68fb      	ldr	r3, [r7, #12]
 80065ae:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80065b2:	681a      	ldr	r2, [r3, #0]
 80065b4:	78fb      	ldrb	r3, [r7, #3]
 80065b6:	68f9      	ldr	r1, [r7, #12]
 80065b8:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80065bc:	4313      	orrs	r3, r2
 80065be:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 80065c0:	2300      	movs	r3, #0
}
 80065c2:	4618      	mov	r0, r3
 80065c4:	3714      	adds	r7, #20
 80065c6:	46bd      	mov	sp, r7
 80065c8:	bc80      	pop	{r7}
 80065ca:	4770      	bx	lr

080065cc <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 80065cc:	b480      	push	{r7}
 80065ce:	b087      	sub	sp, #28
 80065d0:	af00      	add	r7, sp, #0
 80065d2:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 80065d8:	693b      	ldr	r3, [r7, #16]
 80065da:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80065de:	689b      	ldr	r3, [r3, #8]
 80065e0:	f003 0306 	and.w	r3, r3, #6
 80065e4:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 80065e6:	68fb      	ldr	r3, [r7, #12]
 80065e8:	2b00      	cmp	r3, #0
 80065ea:	d102      	bne.n	80065f2 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 80065ec:	2300      	movs	r3, #0
 80065ee:	75fb      	strb	r3, [r7, #23]
 80065f0:	e00a      	b.n	8006608 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 80065f2:	68fb      	ldr	r3, [r7, #12]
 80065f4:	2b02      	cmp	r3, #2
 80065f6:	d002      	beq.n	80065fe <USB_GetDevSpeed+0x32>
 80065f8:	68fb      	ldr	r3, [r7, #12]
 80065fa:	2b06      	cmp	r3, #6
 80065fc:	d102      	bne.n	8006604 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 80065fe:	2302      	movs	r3, #2
 8006600:	75fb      	strb	r3, [r7, #23]
 8006602:	e001      	b.n	8006608 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8006604:	230f      	movs	r3, #15
 8006606:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8006608:	7dfb      	ldrb	r3, [r7, #23]
}
 800660a:	4618      	mov	r0, r3
 800660c:	371c      	adds	r7, #28
 800660e:	46bd      	mov	sp, r7
 8006610:	bc80      	pop	{r7}
 8006612:	4770      	bx	lr

08006614 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8006614:	b480      	push	{r7}
 8006616:	b085      	sub	sp, #20
 8006618:	af00      	add	r7, sp, #0
 800661a:	6078      	str	r0, [r7, #4]
 800661c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8006622:	683b      	ldr	r3, [r7, #0]
 8006624:	781b      	ldrb	r3, [r3, #0]
 8006626:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8006628:	683b      	ldr	r3, [r7, #0]
 800662a:	785b      	ldrb	r3, [r3, #1]
 800662c:	2b01      	cmp	r3, #1
 800662e:	d13a      	bne.n	80066a6 <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8006630:	68fb      	ldr	r3, [r7, #12]
 8006632:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006636:	69da      	ldr	r2, [r3, #28]
 8006638:	683b      	ldr	r3, [r7, #0]
 800663a:	781b      	ldrb	r3, [r3, #0]
 800663c:	f003 030f 	and.w	r3, r3, #15
 8006640:	2101      	movs	r1, #1
 8006642:	fa01 f303 	lsl.w	r3, r1, r3
 8006646:	b29b      	uxth	r3, r3
 8006648:	68f9      	ldr	r1, [r7, #12]
 800664a:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800664e:	4313      	orrs	r3, r2
 8006650:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8006652:	68bb      	ldr	r3, [r7, #8]
 8006654:	015a      	lsls	r2, r3, #5
 8006656:	68fb      	ldr	r3, [r7, #12]
 8006658:	4413      	add	r3, r2
 800665a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800665e:	681b      	ldr	r3, [r3, #0]
 8006660:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006664:	2b00      	cmp	r3, #0
 8006666:	d155      	bne.n	8006714 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8006668:	68bb      	ldr	r3, [r7, #8]
 800666a:	015a      	lsls	r2, r3, #5
 800666c:	68fb      	ldr	r3, [r7, #12]
 800666e:	4413      	add	r3, r2
 8006670:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006674:	681a      	ldr	r2, [r3, #0]
 8006676:	683b      	ldr	r3, [r7, #0]
 8006678:	68db      	ldr	r3, [r3, #12]
 800667a:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800667e:	683b      	ldr	r3, [r7, #0]
 8006680:	791b      	ldrb	r3, [r3, #4]
 8006682:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8006684:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8006686:	68bb      	ldr	r3, [r7, #8]
 8006688:	059b      	lsls	r3, r3, #22
 800668a:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800668c:	4313      	orrs	r3, r2
 800668e:	68ba      	ldr	r2, [r7, #8]
 8006690:	0151      	lsls	r1, r2, #5
 8006692:	68fa      	ldr	r2, [r7, #12]
 8006694:	440a      	add	r2, r1
 8006696:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800669a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800669e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80066a2:	6013      	str	r3, [r2, #0]
 80066a4:	e036      	b.n	8006714 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 80066a6:	68fb      	ldr	r3, [r7, #12]
 80066a8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80066ac:	69da      	ldr	r2, [r3, #28]
 80066ae:	683b      	ldr	r3, [r7, #0]
 80066b0:	781b      	ldrb	r3, [r3, #0]
 80066b2:	f003 030f 	and.w	r3, r3, #15
 80066b6:	2101      	movs	r1, #1
 80066b8:	fa01 f303 	lsl.w	r3, r1, r3
 80066bc:	041b      	lsls	r3, r3, #16
 80066be:	68f9      	ldr	r1, [r7, #12]
 80066c0:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80066c4:	4313      	orrs	r3, r2
 80066c6:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 80066c8:	68bb      	ldr	r3, [r7, #8]
 80066ca:	015a      	lsls	r2, r3, #5
 80066cc:	68fb      	ldr	r3, [r7, #12]
 80066ce:	4413      	add	r3, r2
 80066d0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80066d4:	681b      	ldr	r3, [r3, #0]
 80066d6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80066da:	2b00      	cmp	r3, #0
 80066dc:	d11a      	bne.n	8006714 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80066de:	68bb      	ldr	r3, [r7, #8]
 80066e0:	015a      	lsls	r2, r3, #5
 80066e2:	68fb      	ldr	r3, [r7, #12]
 80066e4:	4413      	add	r3, r2
 80066e6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80066ea:	681a      	ldr	r2, [r3, #0]
 80066ec:	683b      	ldr	r3, [r7, #0]
 80066ee:	68db      	ldr	r3, [r3, #12]
 80066f0:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 80066f4:	683b      	ldr	r3, [r7, #0]
 80066f6:	791b      	ldrb	r3, [r3, #4]
 80066f8:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80066fa:	430b      	orrs	r3, r1
 80066fc:	4313      	orrs	r3, r2
 80066fe:	68ba      	ldr	r2, [r7, #8]
 8006700:	0151      	lsls	r1, r2, #5
 8006702:	68fa      	ldr	r2, [r7, #12]
 8006704:	440a      	add	r2, r1
 8006706:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800670a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800670e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006712:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8006714:	2300      	movs	r3, #0
}
 8006716:	4618      	mov	r0, r3
 8006718:	3714      	adds	r7, #20
 800671a:	46bd      	mov	sp, r7
 800671c:	bc80      	pop	{r7}
 800671e:	4770      	bx	lr

08006720 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8006720:	b480      	push	{r7}
 8006722:	b085      	sub	sp, #20
 8006724:	af00      	add	r7, sp, #0
 8006726:	6078      	str	r0, [r7, #4]
 8006728:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800672e:	683b      	ldr	r3, [r7, #0]
 8006730:	781b      	ldrb	r3, [r3, #0]
 8006732:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8006734:	683b      	ldr	r3, [r7, #0]
 8006736:	785b      	ldrb	r3, [r3, #1]
 8006738:	2b01      	cmp	r3, #1
 800673a:	d161      	bne.n	8006800 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800673c:	68bb      	ldr	r3, [r7, #8]
 800673e:	015a      	lsls	r2, r3, #5
 8006740:	68fb      	ldr	r3, [r7, #12]
 8006742:	4413      	add	r3, r2
 8006744:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006748:	681b      	ldr	r3, [r3, #0]
 800674a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800674e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006752:	d11f      	bne.n	8006794 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8006754:	68bb      	ldr	r3, [r7, #8]
 8006756:	015a      	lsls	r2, r3, #5
 8006758:	68fb      	ldr	r3, [r7, #12]
 800675a:	4413      	add	r3, r2
 800675c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006760:	681b      	ldr	r3, [r3, #0]
 8006762:	68ba      	ldr	r2, [r7, #8]
 8006764:	0151      	lsls	r1, r2, #5
 8006766:	68fa      	ldr	r2, [r7, #12]
 8006768:	440a      	add	r2, r1
 800676a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800676e:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8006772:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8006774:	68bb      	ldr	r3, [r7, #8]
 8006776:	015a      	lsls	r2, r3, #5
 8006778:	68fb      	ldr	r3, [r7, #12]
 800677a:	4413      	add	r3, r2
 800677c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006780:	681b      	ldr	r3, [r3, #0]
 8006782:	68ba      	ldr	r2, [r7, #8]
 8006784:	0151      	lsls	r1, r2, #5
 8006786:	68fa      	ldr	r2, [r7, #12]
 8006788:	440a      	add	r2, r1
 800678a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800678e:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8006792:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8006794:	68fb      	ldr	r3, [r7, #12]
 8006796:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800679a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800679c:	683b      	ldr	r3, [r7, #0]
 800679e:	781b      	ldrb	r3, [r3, #0]
 80067a0:	f003 030f 	and.w	r3, r3, #15
 80067a4:	2101      	movs	r1, #1
 80067a6:	fa01 f303 	lsl.w	r3, r1, r3
 80067aa:	b29b      	uxth	r3, r3
 80067ac:	43db      	mvns	r3, r3
 80067ae:	68f9      	ldr	r1, [r7, #12]
 80067b0:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80067b4:	4013      	ands	r3, r2
 80067b6:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 80067b8:	68fb      	ldr	r3, [r7, #12]
 80067ba:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80067be:	69da      	ldr	r2, [r3, #28]
 80067c0:	683b      	ldr	r3, [r7, #0]
 80067c2:	781b      	ldrb	r3, [r3, #0]
 80067c4:	f003 030f 	and.w	r3, r3, #15
 80067c8:	2101      	movs	r1, #1
 80067ca:	fa01 f303 	lsl.w	r3, r1, r3
 80067ce:	b29b      	uxth	r3, r3
 80067d0:	43db      	mvns	r3, r3
 80067d2:	68f9      	ldr	r1, [r7, #12]
 80067d4:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80067d8:	4013      	ands	r3, r2
 80067da:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 80067dc:	68bb      	ldr	r3, [r7, #8]
 80067de:	015a      	lsls	r2, r3, #5
 80067e0:	68fb      	ldr	r3, [r7, #12]
 80067e2:	4413      	add	r3, r2
 80067e4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80067e8:	681a      	ldr	r2, [r3, #0]
 80067ea:	68bb      	ldr	r3, [r7, #8]
 80067ec:	0159      	lsls	r1, r3, #5
 80067ee:	68fb      	ldr	r3, [r7, #12]
 80067f0:	440b      	add	r3, r1
 80067f2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80067f6:	4619      	mov	r1, r3
 80067f8:	4b35      	ldr	r3, [pc, #212]	; (80068d0 <USB_DeactivateEndpoint+0x1b0>)
 80067fa:	4013      	ands	r3, r2
 80067fc:	600b      	str	r3, [r1, #0]
 80067fe:	e060      	b.n	80068c2 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8006800:	68bb      	ldr	r3, [r7, #8]
 8006802:	015a      	lsls	r2, r3, #5
 8006804:	68fb      	ldr	r3, [r7, #12]
 8006806:	4413      	add	r3, r2
 8006808:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800680c:	681b      	ldr	r3, [r3, #0]
 800680e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8006812:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006816:	d11f      	bne.n	8006858 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8006818:	68bb      	ldr	r3, [r7, #8]
 800681a:	015a      	lsls	r2, r3, #5
 800681c:	68fb      	ldr	r3, [r7, #12]
 800681e:	4413      	add	r3, r2
 8006820:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006824:	681b      	ldr	r3, [r3, #0]
 8006826:	68ba      	ldr	r2, [r7, #8]
 8006828:	0151      	lsls	r1, r2, #5
 800682a:	68fa      	ldr	r2, [r7, #12]
 800682c:	440a      	add	r2, r1
 800682e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006832:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8006836:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8006838:	68bb      	ldr	r3, [r7, #8]
 800683a:	015a      	lsls	r2, r3, #5
 800683c:	68fb      	ldr	r3, [r7, #12]
 800683e:	4413      	add	r3, r2
 8006840:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006844:	681b      	ldr	r3, [r3, #0]
 8006846:	68ba      	ldr	r2, [r7, #8]
 8006848:	0151      	lsls	r1, r2, #5
 800684a:	68fa      	ldr	r2, [r7, #12]
 800684c:	440a      	add	r2, r1
 800684e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006852:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8006856:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8006858:	68fb      	ldr	r3, [r7, #12]
 800685a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800685e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006860:	683b      	ldr	r3, [r7, #0]
 8006862:	781b      	ldrb	r3, [r3, #0]
 8006864:	f003 030f 	and.w	r3, r3, #15
 8006868:	2101      	movs	r1, #1
 800686a:	fa01 f303 	lsl.w	r3, r1, r3
 800686e:	041b      	lsls	r3, r3, #16
 8006870:	43db      	mvns	r3, r3
 8006872:	68f9      	ldr	r1, [r7, #12]
 8006874:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006878:	4013      	ands	r3, r2
 800687a:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800687c:	68fb      	ldr	r3, [r7, #12]
 800687e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006882:	69da      	ldr	r2, [r3, #28]
 8006884:	683b      	ldr	r3, [r7, #0]
 8006886:	781b      	ldrb	r3, [r3, #0]
 8006888:	f003 030f 	and.w	r3, r3, #15
 800688c:	2101      	movs	r1, #1
 800688e:	fa01 f303 	lsl.w	r3, r1, r3
 8006892:	041b      	lsls	r3, r3, #16
 8006894:	43db      	mvns	r3, r3
 8006896:	68f9      	ldr	r1, [r7, #12]
 8006898:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800689c:	4013      	ands	r3, r2
 800689e:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 80068a0:	68bb      	ldr	r3, [r7, #8]
 80068a2:	015a      	lsls	r2, r3, #5
 80068a4:	68fb      	ldr	r3, [r7, #12]
 80068a6:	4413      	add	r3, r2
 80068a8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80068ac:	681a      	ldr	r2, [r3, #0]
 80068ae:	68bb      	ldr	r3, [r7, #8]
 80068b0:	0159      	lsls	r1, r3, #5
 80068b2:	68fb      	ldr	r3, [r7, #12]
 80068b4:	440b      	add	r3, r1
 80068b6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80068ba:	4619      	mov	r1, r3
 80068bc:	4b05      	ldr	r3, [pc, #20]	; (80068d4 <USB_DeactivateEndpoint+0x1b4>)
 80068be:	4013      	ands	r3, r2
 80068c0:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 80068c2:	2300      	movs	r3, #0
}
 80068c4:	4618      	mov	r0, r3
 80068c6:	3714      	adds	r7, #20
 80068c8:	46bd      	mov	sp, r7
 80068ca:	bc80      	pop	{r7}
 80068cc:	4770      	bx	lr
 80068ce:	bf00      	nop
 80068d0:	ec337800 	.word	0xec337800
 80068d4:	eff37800 	.word	0xeff37800

080068d8 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 80068d8:	b580      	push	{r7, lr}
 80068da:	b08a      	sub	sp, #40	; 0x28
 80068dc:	af02      	add	r7, sp, #8
 80068de:	60f8      	str	r0, [r7, #12]
 80068e0:	60b9      	str	r1, [r7, #8]
 80068e2:	4613      	mov	r3, r2
 80068e4:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80068e6:	68fb      	ldr	r3, [r7, #12]
 80068e8:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 80068ea:	68bb      	ldr	r3, [r7, #8]
 80068ec:	781b      	ldrb	r3, [r3, #0]
 80068ee:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 80068f0:	68bb      	ldr	r3, [r7, #8]
 80068f2:	785b      	ldrb	r3, [r3, #1]
 80068f4:	2b01      	cmp	r3, #1
 80068f6:	f040 815c 	bne.w	8006bb2 <USB_EPStartXfer+0x2da>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 80068fa:	68bb      	ldr	r3, [r7, #8]
 80068fc:	699b      	ldr	r3, [r3, #24]
 80068fe:	2b00      	cmp	r3, #0
 8006900:	d132      	bne.n	8006968 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8006902:	69bb      	ldr	r3, [r7, #24]
 8006904:	015a      	lsls	r2, r3, #5
 8006906:	69fb      	ldr	r3, [r7, #28]
 8006908:	4413      	add	r3, r2
 800690a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800690e:	691b      	ldr	r3, [r3, #16]
 8006910:	69ba      	ldr	r2, [r7, #24]
 8006912:	0151      	lsls	r1, r2, #5
 8006914:	69fa      	ldr	r2, [r7, #28]
 8006916:	440a      	add	r2, r1
 8006918:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800691c:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8006920:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8006924:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8006926:	69bb      	ldr	r3, [r7, #24]
 8006928:	015a      	lsls	r2, r3, #5
 800692a:	69fb      	ldr	r3, [r7, #28]
 800692c:	4413      	add	r3, r2
 800692e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006932:	691b      	ldr	r3, [r3, #16]
 8006934:	69ba      	ldr	r2, [r7, #24]
 8006936:	0151      	lsls	r1, r2, #5
 8006938:	69fa      	ldr	r2, [r7, #28]
 800693a:	440a      	add	r2, r1
 800693c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006940:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8006944:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8006946:	69bb      	ldr	r3, [r7, #24]
 8006948:	015a      	lsls	r2, r3, #5
 800694a:	69fb      	ldr	r3, [r7, #28]
 800694c:	4413      	add	r3, r2
 800694e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006952:	691b      	ldr	r3, [r3, #16]
 8006954:	69ba      	ldr	r2, [r7, #24]
 8006956:	0151      	lsls	r1, r2, #5
 8006958:	69fa      	ldr	r2, [r7, #28]
 800695a:	440a      	add	r2, r1
 800695c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006960:	0cdb      	lsrs	r3, r3, #19
 8006962:	04db      	lsls	r3, r3, #19
 8006964:	6113      	str	r3, [r2, #16]
 8006966:	e074      	b.n	8006a52 <USB_EPStartXfer+0x17a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8006968:	69bb      	ldr	r3, [r7, #24]
 800696a:	015a      	lsls	r2, r3, #5
 800696c:	69fb      	ldr	r3, [r7, #28]
 800696e:	4413      	add	r3, r2
 8006970:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006974:	691b      	ldr	r3, [r3, #16]
 8006976:	69ba      	ldr	r2, [r7, #24]
 8006978:	0151      	lsls	r1, r2, #5
 800697a:	69fa      	ldr	r2, [r7, #28]
 800697c:	440a      	add	r2, r1
 800697e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006982:	0cdb      	lsrs	r3, r3, #19
 8006984:	04db      	lsls	r3, r3, #19
 8006986:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8006988:	69bb      	ldr	r3, [r7, #24]
 800698a:	015a      	lsls	r2, r3, #5
 800698c:	69fb      	ldr	r3, [r7, #28]
 800698e:	4413      	add	r3, r2
 8006990:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006994:	691b      	ldr	r3, [r3, #16]
 8006996:	69ba      	ldr	r2, [r7, #24]
 8006998:	0151      	lsls	r1, r2, #5
 800699a:	69fa      	ldr	r2, [r7, #28]
 800699c:	440a      	add	r2, r1
 800699e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80069a2:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 80069a6:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 80069aa:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 80069ac:	69bb      	ldr	r3, [r7, #24]
 80069ae:	015a      	lsls	r2, r3, #5
 80069b0:	69fb      	ldr	r3, [r7, #28]
 80069b2:	4413      	add	r3, r2
 80069b4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80069b8:	691a      	ldr	r2, [r3, #16]
                                     (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 80069ba:	68bb      	ldr	r3, [r7, #8]
 80069bc:	6999      	ldr	r1, [r3, #24]
 80069be:	68bb      	ldr	r3, [r7, #8]
 80069c0:	68db      	ldr	r3, [r3, #12]
 80069c2:	440b      	add	r3, r1
 80069c4:	1e59      	subs	r1, r3, #1
 80069c6:	68bb      	ldr	r3, [r7, #8]
 80069c8:	68db      	ldr	r3, [r3, #12]
 80069ca:	fbb1 f3f3 	udiv	r3, r1, r3
 80069ce:	04d9      	lsls	r1, r3, #19
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 80069d0:	4b9d      	ldr	r3, [pc, #628]	; (8006c48 <USB_EPStartXfer+0x370>)
 80069d2:	400b      	ands	r3, r1
 80069d4:	69b9      	ldr	r1, [r7, #24]
 80069d6:	0148      	lsls	r0, r1, #5
 80069d8:	69f9      	ldr	r1, [r7, #28]
 80069da:	4401      	add	r1, r0
 80069dc:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 80069e0:	4313      	orrs	r3, r2
 80069e2:	610b      	str	r3, [r1, #16]

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 80069e4:	69bb      	ldr	r3, [r7, #24]
 80069e6:	015a      	lsls	r2, r3, #5
 80069e8:	69fb      	ldr	r3, [r7, #28]
 80069ea:	4413      	add	r3, r2
 80069ec:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80069f0:	691a      	ldr	r2, [r3, #16]
 80069f2:	68bb      	ldr	r3, [r7, #8]
 80069f4:	699b      	ldr	r3, [r3, #24]
 80069f6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80069fa:	69b9      	ldr	r1, [r7, #24]
 80069fc:	0148      	lsls	r0, r1, #5
 80069fe:	69f9      	ldr	r1, [r7, #28]
 8006a00:	4401      	add	r1, r0
 8006a02:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8006a06:	4313      	orrs	r3, r2
 8006a08:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 8006a0a:	68bb      	ldr	r3, [r7, #8]
 8006a0c:	791b      	ldrb	r3, [r3, #4]
 8006a0e:	2b01      	cmp	r3, #1
 8006a10:	d11f      	bne.n	8006a52 <USB_EPStartXfer+0x17a>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8006a12:	69bb      	ldr	r3, [r7, #24]
 8006a14:	015a      	lsls	r2, r3, #5
 8006a16:	69fb      	ldr	r3, [r7, #28]
 8006a18:	4413      	add	r3, r2
 8006a1a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006a1e:	691b      	ldr	r3, [r3, #16]
 8006a20:	69ba      	ldr	r2, [r7, #24]
 8006a22:	0151      	lsls	r1, r2, #5
 8006a24:	69fa      	ldr	r2, [r7, #28]
 8006a26:	440a      	add	r2, r1
 8006a28:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006a2c:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 8006a30:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 8006a32:	69bb      	ldr	r3, [r7, #24]
 8006a34:	015a      	lsls	r2, r3, #5
 8006a36:	69fb      	ldr	r3, [r7, #28]
 8006a38:	4413      	add	r3, r2
 8006a3a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006a3e:	691b      	ldr	r3, [r3, #16]
 8006a40:	69ba      	ldr	r2, [r7, #24]
 8006a42:	0151      	lsls	r1, r2, #5
 8006a44:	69fa      	ldr	r2, [r7, #28]
 8006a46:	440a      	add	r2, r1
 8006a48:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006a4c:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8006a50:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 8006a52:	79fb      	ldrb	r3, [r7, #7]
 8006a54:	2b01      	cmp	r3, #1
 8006a56:	d14b      	bne.n	8006af0 <USB_EPStartXfer+0x218>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8006a58:	68bb      	ldr	r3, [r7, #8]
 8006a5a:	695b      	ldr	r3, [r3, #20]
 8006a5c:	2b00      	cmp	r3, #0
 8006a5e:	d009      	beq.n	8006a74 <USB_EPStartXfer+0x19c>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8006a60:	69bb      	ldr	r3, [r7, #24]
 8006a62:	015a      	lsls	r2, r3, #5
 8006a64:	69fb      	ldr	r3, [r7, #28]
 8006a66:	4413      	add	r3, r2
 8006a68:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006a6c:	461a      	mov	r2, r3
 8006a6e:	68bb      	ldr	r3, [r7, #8]
 8006a70:	695b      	ldr	r3, [r3, #20]
 8006a72:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 8006a74:	68bb      	ldr	r3, [r7, #8]
 8006a76:	791b      	ldrb	r3, [r3, #4]
 8006a78:	2b01      	cmp	r3, #1
 8006a7a:	d128      	bne.n	8006ace <USB_EPStartXfer+0x1f6>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8006a7c:	69fb      	ldr	r3, [r7, #28]
 8006a7e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006a82:	689b      	ldr	r3, [r3, #8]
 8006a84:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006a88:	2b00      	cmp	r3, #0
 8006a8a:	d110      	bne.n	8006aae <USB_EPStartXfer+0x1d6>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8006a8c:	69bb      	ldr	r3, [r7, #24]
 8006a8e:	015a      	lsls	r2, r3, #5
 8006a90:	69fb      	ldr	r3, [r7, #28]
 8006a92:	4413      	add	r3, r2
 8006a94:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006a98:	681b      	ldr	r3, [r3, #0]
 8006a9a:	69ba      	ldr	r2, [r7, #24]
 8006a9c:	0151      	lsls	r1, r2, #5
 8006a9e:	69fa      	ldr	r2, [r7, #28]
 8006aa0:	440a      	add	r2, r1
 8006aa2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006aa6:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8006aaa:	6013      	str	r3, [r2, #0]
 8006aac:	e00f      	b.n	8006ace <USB_EPStartXfer+0x1f6>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8006aae:	69bb      	ldr	r3, [r7, #24]
 8006ab0:	015a      	lsls	r2, r3, #5
 8006ab2:	69fb      	ldr	r3, [r7, #28]
 8006ab4:	4413      	add	r3, r2
 8006ab6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006aba:	681b      	ldr	r3, [r3, #0]
 8006abc:	69ba      	ldr	r2, [r7, #24]
 8006abe:	0151      	lsls	r1, r2, #5
 8006ac0:	69fa      	ldr	r2, [r7, #28]
 8006ac2:	440a      	add	r2, r1
 8006ac4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006ac8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006acc:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8006ace:	69bb      	ldr	r3, [r7, #24]
 8006ad0:	015a      	lsls	r2, r3, #5
 8006ad2:	69fb      	ldr	r3, [r7, #28]
 8006ad4:	4413      	add	r3, r2
 8006ad6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006ada:	681b      	ldr	r3, [r3, #0]
 8006adc:	69ba      	ldr	r2, [r7, #24]
 8006ade:	0151      	lsls	r1, r2, #5
 8006ae0:	69fa      	ldr	r2, [r7, #28]
 8006ae2:	440a      	add	r2, r1
 8006ae4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006ae8:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8006aec:	6013      	str	r3, [r2, #0]
 8006aee:	e133      	b.n	8006d58 <USB_EPStartXfer+0x480>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8006af0:	69bb      	ldr	r3, [r7, #24]
 8006af2:	015a      	lsls	r2, r3, #5
 8006af4:	69fb      	ldr	r3, [r7, #28]
 8006af6:	4413      	add	r3, r2
 8006af8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006afc:	681b      	ldr	r3, [r3, #0]
 8006afe:	69ba      	ldr	r2, [r7, #24]
 8006b00:	0151      	lsls	r1, r2, #5
 8006b02:	69fa      	ldr	r2, [r7, #28]
 8006b04:	440a      	add	r2, r1
 8006b06:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006b0a:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8006b0e:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8006b10:	68bb      	ldr	r3, [r7, #8]
 8006b12:	791b      	ldrb	r3, [r3, #4]
 8006b14:	2b01      	cmp	r3, #1
 8006b16:	d015      	beq.n	8006b44 <USB_EPStartXfer+0x26c>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8006b18:	68bb      	ldr	r3, [r7, #8]
 8006b1a:	699b      	ldr	r3, [r3, #24]
 8006b1c:	2b00      	cmp	r3, #0
 8006b1e:	f000 811b 	beq.w	8006d58 <USB_EPStartXfer+0x480>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8006b22:	69fb      	ldr	r3, [r7, #28]
 8006b24:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006b28:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006b2a:	68bb      	ldr	r3, [r7, #8]
 8006b2c:	781b      	ldrb	r3, [r3, #0]
 8006b2e:	f003 030f 	and.w	r3, r3, #15
 8006b32:	2101      	movs	r1, #1
 8006b34:	fa01 f303 	lsl.w	r3, r1, r3
 8006b38:	69f9      	ldr	r1, [r7, #28]
 8006b3a:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006b3e:	4313      	orrs	r3, r2
 8006b40:	634b      	str	r3, [r1, #52]	; 0x34
 8006b42:	e109      	b.n	8006d58 <USB_EPStartXfer+0x480>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8006b44:	69fb      	ldr	r3, [r7, #28]
 8006b46:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006b4a:	689b      	ldr	r3, [r3, #8]
 8006b4c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006b50:	2b00      	cmp	r3, #0
 8006b52:	d110      	bne.n	8006b76 <USB_EPStartXfer+0x29e>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8006b54:	69bb      	ldr	r3, [r7, #24]
 8006b56:	015a      	lsls	r2, r3, #5
 8006b58:	69fb      	ldr	r3, [r7, #28]
 8006b5a:	4413      	add	r3, r2
 8006b5c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006b60:	681b      	ldr	r3, [r3, #0]
 8006b62:	69ba      	ldr	r2, [r7, #24]
 8006b64:	0151      	lsls	r1, r2, #5
 8006b66:	69fa      	ldr	r2, [r7, #28]
 8006b68:	440a      	add	r2, r1
 8006b6a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006b6e:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8006b72:	6013      	str	r3, [r2, #0]
 8006b74:	e00f      	b.n	8006b96 <USB_EPStartXfer+0x2be>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8006b76:	69bb      	ldr	r3, [r7, #24]
 8006b78:	015a      	lsls	r2, r3, #5
 8006b7a:	69fb      	ldr	r3, [r7, #28]
 8006b7c:	4413      	add	r3, r2
 8006b7e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006b82:	681b      	ldr	r3, [r3, #0]
 8006b84:	69ba      	ldr	r2, [r7, #24]
 8006b86:	0151      	lsls	r1, r2, #5
 8006b88:	69fa      	ldr	r2, [r7, #28]
 8006b8a:	440a      	add	r2, r1
 8006b8c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006b90:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006b94:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8006b96:	68bb      	ldr	r3, [r7, #8]
 8006b98:	6919      	ldr	r1, [r3, #16]
 8006b9a:	68bb      	ldr	r3, [r7, #8]
 8006b9c:	781a      	ldrb	r2, [r3, #0]
 8006b9e:	68bb      	ldr	r3, [r7, #8]
 8006ba0:	699b      	ldr	r3, [r3, #24]
 8006ba2:	b298      	uxth	r0, r3
 8006ba4:	79fb      	ldrb	r3, [r7, #7]
 8006ba6:	9300      	str	r3, [sp, #0]
 8006ba8:	4603      	mov	r3, r0
 8006baa:	68f8      	ldr	r0, [r7, #12]
 8006bac:	f000 fadc 	bl	8007168 <USB_WritePacket>
 8006bb0:	e0d2      	b.n	8006d58 <USB_EPStartXfer+0x480>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8006bb2:	69bb      	ldr	r3, [r7, #24]
 8006bb4:	015a      	lsls	r2, r3, #5
 8006bb6:	69fb      	ldr	r3, [r7, #28]
 8006bb8:	4413      	add	r3, r2
 8006bba:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006bbe:	691b      	ldr	r3, [r3, #16]
 8006bc0:	69ba      	ldr	r2, [r7, #24]
 8006bc2:	0151      	lsls	r1, r2, #5
 8006bc4:	69fa      	ldr	r2, [r7, #28]
 8006bc6:	440a      	add	r2, r1
 8006bc8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006bcc:	0cdb      	lsrs	r3, r3, #19
 8006bce:	04db      	lsls	r3, r3, #19
 8006bd0:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8006bd2:	69bb      	ldr	r3, [r7, #24]
 8006bd4:	015a      	lsls	r2, r3, #5
 8006bd6:	69fb      	ldr	r3, [r7, #28]
 8006bd8:	4413      	add	r3, r2
 8006bda:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006bde:	691b      	ldr	r3, [r3, #16]
 8006be0:	69ba      	ldr	r2, [r7, #24]
 8006be2:	0151      	lsls	r1, r2, #5
 8006be4:	69fa      	ldr	r2, [r7, #28]
 8006be6:	440a      	add	r2, r1
 8006be8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006bec:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8006bf0:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8006bf4:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len == 0U)
 8006bf6:	68bb      	ldr	r3, [r7, #8]
 8006bf8:	699b      	ldr	r3, [r3, #24]
 8006bfa:	2b00      	cmp	r3, #0
 8006bfc:	d126      	bne.n	8006c4c <USB_EPStartXfer+0x374>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8006bfe:	69bb      	ldr	r3, [r7, #24]
 8006c00:	015a      	lsls	r2, r3, #5
 8006c02:	69fb      	ldr	r3, [r7, #28]
 8006c04:	4413      	add	r3, r2
 8006c06:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006c0a:	691a      	ldr	r2, [r3, #16]
 8006c0c:	68bb      	ldr	r3, [r7, #8]
 8006c0e:	68db      	ldr	r3, [r3, #12]
 8006c10:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006c14:	69b9      	ldr	r1, [r7, #24]
 8006c16:	0148      	lsls	r0, r1, #5
 8006c18:	69f9      	ldr	r1, [r7, #28]
 8006c1a:	4401      	add	r1, r0
 8006c1c:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8006c20:	4313      	orrs	r3, r2
 8006c22:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8006c24:	69bb      	ldr	r3, [r7, #24]
 8006c26:	015a      	lsls	r2, r3, #5
 8006c28:	69fb      	ldr	r3, [r7, #28]
 8006c2a:	4413      	add	r3, r2
 8006c2c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006c30:	691b      	ldr	r3, [r3, #16]
 8006c32:	69ba      	ldr	r2, [r7, #24]
 8006c34:	0151      	lsls	r1, r2, #5
 8006c36:	69fa      	ldr	r2, [r7, #28]
 8006c38:	440a      	add	r2, r1
 8006c3a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006c3e:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8006c42:	6113      	str	r3, [r2, #16]
 8006c44:	e03a      	b.n	8006cbc <USB_EPStartXfer+0x3e4>
 8006c46:	bf00      	nop
 8006c48:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8006c4c:	68bb      	ldr	r3, [r7, #8]
 8006c4e:	699a      	ldr	r2, [r3, #24]
 8006c50:	68bb      	ldr	r3, [r7, #8]
 8006c52:	68db      	ldr	r3, [r3, #12]
 8006c54:	4413      	add	r3, r2
 8006c56:	1e5a      	subs	r2, r3, #1
 8006c58:	68bb      	ldr	r3, [r7, #8]
 8006c5a:	68db      	ldr	r3, [r3, #12]
 8006c5c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006c60:	82fb      	strh	r3, [r7, #22]
      ep->xfer_size = ep->maxpacket * pktcnt;
 8006c62:	68bb      	ldr	r3, [r7, #8]
 8006c64:	68db      	ldr	r3, [r3, #12]
 8006c66:	8afa      	ldrh	r2, [r7, #22]
 8006c68:	fb03 f202 	mul.w	r2, r3, r2
 8006c6c:	68bb      	ldr	r3, [r7, #8]
 8006c6e:	61da      	str	r2, [r3, #28]

      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8006c70:	69bb      	ldr	r3, [r7, #24]
 8006c72:	015a      	lsls	r2, r3, #5
 8006c74:	69fb      	ldr	r3, [r7, #28]
 8006c76:	4413      	add	r3, r2
 8006c78:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006c7c:	691a      	ldr	r2, [r3, #16]
 8006c7e:	8afb      	ldrh	r3, [r7, #22]
 8006c80:	04d9      	lsls	r1, r3, #19
 8006c82:	4b38      	ldr	r3, [pc, #224]	; (8006d64 <USB_EPStartXfer+0x48c>)
 8006c84:	400b      	ands	r3, r1
 8006c86:	69b9      	ldr	r1, [r7, #24]
 8006c88:	0148      	lsls	r0, r1, #5
 8006c8a:	69f9      	ldr	r1, [r7, #28]
 8006c8c:	4401      	add	r1, r0
 8006c8e:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8006c92:	4313      	orrs	r3, r2
 8006c94:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8006c96:	69bb      	ldr	r3, [r7, #24]
 8006c98:	015a      	lsls	r2, r3, #5
 8006c9a:	69fb      	ldr	r3, [r7, #28]
 8006c9c:	4413      	add	r3, r2
 8006c9e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006ca2:	691a      	ldr	r2, [r3, #16]
 8006ca4:	68bb      	ldr	r3, [r7, #8]
 8006ca6:	69db      	ldr	r3, [r3, #28]
 8006ca8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006cac:	69b9      	ldr	r1, [r7, #24]
 8006cae:	0148      	lsls	r0, r1, #5
 8006cb0:	69f9      	ldr	r1, [r7, #28]
 8006cb2:	4401      	add	r1, r0
 8006cb4:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8006cb8:	4313      	orrs	r3, r2
 8006cba:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8006cbc:	79fb      	ldrb	r3, [r7, #7]
 8006cbe:	2b01      	cmp	r3, #1
 8006cc0:	d10d      	bne.n	8006cde <USB_EPStartXfer+0x406>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8006cc2:	68bb      	ldr	r3, [r7, #8]
 8006cc4:	691b      	ldr	r3, [r3, #16]
 8006cc6:	2b00      	cmp	r3, #0
 8006cc8:	d009      	beq.n	8006cde <USB_EPStartXfer+0x406>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8006cca:	68bb      	ldr	r3, [r7, #8]
 8006ccc:	6919      	ldr	r1, [r3, #16]
 8006cce:	69bb      	ldr	r3, [r7, #24]
 8006cd0:	015a      	lsls	r2, r3, #5
 8006cd2:	69fb      	ldr	r3, [r7, #28]
 8006cd4:	4413      	add	r3, r2
 8006cd6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006cda:	460a      	mov	r2, r1
 8006cdc:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8006cde:	68bb      	ldr	r3, [r7, #8]
 8006ce0:	791b      	ldrb	r3, [r3, #4]
 8006ce2:	2b01      	cmp	r3, #1
 8006ce4:	d128      	bne.n	8006d38 <USB_EPStartXfer+0x460>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8006ce6:	69fb      	ldr	r3, [r7, #28]
 8006ce8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006cec:	689b      	ldr	r3, [r3, #8]
 8006cee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006cf2:	2b00      	cmp	r3, #0
 8006cf4:	d110      	bne.n	8006d18 <USB_EPStartXfer+0x440>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8006cf6:	69bb      	ldr	r3, [r7, #24]
 8006cf8:	015a      	lsls	r2, r3, #5
 8006cfa:	69fb      	ldr	r3, [r7, #28]
 8006cfc:	4413      	add	r3, r2
 8006cfe:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006d02:	681b      	ldr	r3, [r3, #0]
 8006d04:	69ba      	ldr	r2, [r7, #24]
 8006d06:	0151      	lsls	r1, r2, #5
 8006d08:	69fa      	ldr	r2, [r7, #28]
 8006d0a:	440a      	add	r2, r1
 8006d0c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006d10:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8006d14:	6013      	str	r3, [r2, #0]
 8006d16:	e00f      	b.n	8006d38 <USB_EPStartXfer+0x460>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8006d18:	69bb      	ldr	r3, [r7, #24]
 8006d1a:	015a      	lsls	r2, r3, #5
 8006d1c:	69fb      	ldr	r3, [r7, #28]
 8006d1e:	4413      	add	r3, r2
 8006d20:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006d24:	681b      	ldr	r3, [r3, #0]
 8006d26:	69ba      	ldr	r2, [r7, #24]
 8006d28:	0151      	lsls	r1, r2, #5
 8006d2a:	69fa      	ldr	r2, [r7, #28]
 8006d2c:	440a      	add	r2, r1
 8006d2e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006d32:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006d36:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8006d38:	69bb      	ldr	r3, [r7, #24]
 8006d3a:	015a      	lsls	r2, r3, #5
 8006d3c:	69fb      	ldr	r3, [r7, #28]
 8006d3e:	4413      	add	r3, r2
 8006d40:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006d44:	681b      	ldr	r3, [r3, #0]
 8006d46:	69ba      	ldr	r2, [r7, #24]
 8006d48:	0151      	lsls	r1, r2, #5
 8006d4a:	69fa      	ldr	r2, [r7, #28]
 8006d4c:	440a      	add	r2, r1
 8006d4e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006d52:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8006d56:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8006d58:	2300      	movs	r3, #0
}
 8006d5a:	4618      	mov	r0, r3
 8006d5c:	3720      	adds	r7, #32
 8006d5e:	46bd      	mov	sp, r7
 8006d60:	bd80      	pop	{r7, pc}
 8006d62:	bf00      	nop
 8006d64:	1ff80000 	.word	0x1ff80000

08006d68 <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8006d68:	b480      	push	{r7}
 8006d6a:	b087      	sub	sp, #28
 8006d6c:	af00      	add	r7, sp, #0
 8006d6e:	60f8      	str	r0, [r7, #12]
 8006d70:	60b9      	str	r1, [r7, #8]
 8006d72:	4613      	mov	r3, r2
 8006d74:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006d76:	68fb      	ldr	r3, [r7, #12]
 8006d78:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 8006d7a:	68bb      	ldr	r3, [r7, #8]
 8006d7c:	781b      	ldrb	r3, [r3, #0]
 8006d7e:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8006d80:	68bb      	ldr	r3, [r7, #8]
 8006d82:	785b      	ldrb	r3, [r3, #1]
 8006d84:	2b01      	cmp	r3, #1
 8006d86:	f040 80ce 	bne.w	8006f26 <USB_EP0StartXfer+0x1be>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8006d8a:	68bb      	ldr	r3, [r7, #8]
 8006d8c:	699b      	ldr	r3, [r3, #24]
 8006d8e:	2b00      	cmp	r3, #0
 8006d90:	d132      	bne.n	8006df8 <USB_EP0StartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8006d92:	693b      	ldr	r3, [r7, #16]
 8006d94:	015a      	lsls	r2, r3, #5
 8006d96:	697b      	ldr	r3, [r7, #20]
 8006d98:	4413      	add	r3, r2
 8006d9a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006d9e:	691b      	ldr	r3, [r3, #16]
 8006da0:	693a      	ldr	r2, [r7, #16]
 8006da2:	0151      	lsls	r1, r2, #5
 8006da4:	697a      	ldr	r2, [r7, #20]
 8006da6:	440a      	add	r2, r1
 8006da8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006dac:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8006db0:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8006db4:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8006db6:	693b      	ldr	r3, [r7, #16]
 8006db8:	015a      	lsls	r2, r3, #5
 8006dba:	697b      	ldr	r3, [r7, #20]
 8006dbc:	4413      	add	r3, r2
 8006dbe:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006dc2:	691b      	ldr	r3, [r3, #16]
 8006dc4:	693a      	ldr	r2, [r7, #16]
 8006dc6:	0151      	lsls	r1, r2, #5
 8006dc8:	697a      	ldr	r2, [r7, #20]
 8006dca:	440a      	add	r2, r1
 8006dcc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006dd0:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8006dd4:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8006dd6:	693b      	ldr	r3, [r7, #16]
 8006dd8:	015a      	lsls	r2, r3, #5
 8006dda:	697b      	ldr	r3, [r7, #20]
 8006ddc:	4413      	add	r3, r2
 8006dde:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006de2:	691b      	ldr	r3, [r3, #16]
 8006de4:	693a      	ldr	r2, [r7, #16]
 8006de6:	0151      	lsls	r1, r2, #5
 8006de8:	697a      	ldr	r2, [r7, #20]
 8006dea:	440a      	add	r2, r1
 8006dec:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006df0:	0cdb      	lsrs	r3, r3, #19
 8006df2:	04db      	lsls	r3, r3, #19
 8006df4:	6113      	str	r3, [r2, #16]
 8006df6:	e04e      	b.n	8006e96 <USB_EP0StartXfer+0x12e>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8006df8:	693b      	ldr	r3, [r7, #16]
 8006dfa:	015a      	lsls	r2, r3, #5
 8006dfc:	697b      	ldr	r3, [r7, #20]
 8006dfe:	4413      	add	r3, r2
 8006e00:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006e04:	691b      	ldr	r3, [r3, #16]
 8006e06:	693a      	ldr	r2, [r7, #16]
 8006e08:	0151      	lsls	r1, r2, #5
 8006e0a:	697a      	ldr	r2, [r7, #20]
 8006e0c:	440a      	add	r2, r1
 8006e0e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006e12:	0cdb      	lsrs	r3, r3, #19
 8006e14:	04db      	lsls	r3, r3, #19
 8006e16:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8006e18:	693b      	ldr	r3, [r7, #16]
 8006e1a:	015a      	lsls	r2, r3, #5
 8006e1c:	697b      	ldr	r3, [r7, #20]
 8006e1e:	4413      	add	r3, r2
 8006e20:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006e24:	691b      	ldr	r3, [r3, #16]
 8006e26:	693a      	ldr	r2, [r7, #16]
 8006e28:	0151      	lsls	r1, r2, #5
 8006e2a:	697a      	ldr	r2, [r7, #20]
 8006e2c:	440a      	add	r2, r1
 8006e2e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006e32:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8006e36:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8006e3a:	6113      	str	r3, [r2, #16]

      if (ep->xfer_len > ep->maxpacket)
 8006e3c:	68bb      	ldr	r3, [r7, #8]
 8006e3e:	699a      	ldr	r2, [r3, #24]
 8006e40:	68bb      	ldr	r3, [r7, #8]
 8006e42:	68db      	ldr	r3, [r3, #12]
 8006e44:	429a      	cmp	r2, r3
 8006e46:	d903      	bls.n	8006e50 <USB_EP0StartXfer+0xe8>
      {
        ep->xfer_len = ep->maxpacket;
 8006e48:	68bb      	ldr	r3, [r7, #8]
 8006e4a:	68da      	ldr	r2, [r3, #12]
 8006e4c:	68bb      	ldr	r3, [r7, #8]
 8006e4e:	619a      	str	r2, [r3, #24]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8006e50:	693b      	ldr	r3, [r7, #16]
 8006e52:	015a      	lsls	r2, r3, #5
 8006e54:	697b      	ldr	r3, [r7, #20]
 8006e56:	4413      	add	r3, r2
 8006e58:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006e5c:	691b      	ldr	r3, [r3, #16]
 8006e5e:	693a      	ldr	r2, [r7, #16]
 8006e60:	0151      	lsls	r1, r2, #5
 8006e62:	697a      	ldr	r2, [r7, #20]
 8006e64:	440a      	add	r2, r1
 8006e66:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006e6a:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8006e6e:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8006e70:	693b      	ldr	r3, [r7, #16]
 8006e72:	015a      	lsls	r2, r3, #5
 8006e74:	697b      	ldr	r3, [r7, #20]
 8006e76:	4413      	add	r3, r2
 8006e78:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006e7c:	691a      	ldr	r2, [r3, #16]
 8006e7e:	68bb      	ldr	r3, [r7, #8]
 8006e80:	699b      	ldr	r3, [r3, #24]
 8006e82:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006e86:	6939      	ldr	r1, [r7, #16]
 8006e88:	0148      	lsls	r0, r1, #5
 8006e8a:	6979      	ldr	r1, [r7, #20]
 8006e8c:	4401      	add	r1, r0
 8006e8e:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8006e92:	4313      	orrs	r3, r2
 8006e94:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8006e96:	79fb      	ldrb	r3, [r7, #7]
 8006e98:	2b01      	cmp	r3, #1
 8006e9a:	d11e      	bne.n	8006eda <USB_EP0StartXfer+0x172>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8006e9c:	68bb      	ldr	r3, [r7, #8]
 8006e9e:	695b      	ldr	r3, [r3, #20]
 8006ea0:	2b00      	cmp	r3, #0
 8006ea2:	d009      	beq.n	8006eb8 <USB_EP0StartXfer+0x150>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8006ea4:	693b      	ldr	r3, [r7, #16]
 8006ea6:	015a      	lsls	r2, r3, #5
 8006ea8:	697b      	ldr	r3, [r7, #20]
 8006eaa:	4413      	add	r3, r2
 8006eac:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006eb0:	461a      	mov	r2, r3
 8006eb2:	68bb      	ldr	r3, [r7, #8]
 8006eb4:	695b      	ldr	r3, [r3, #20]
 8006eb6:	6153      	str	r3, [r2, #20]
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8006eb8:	693b      	ldr	r3, [r7, #16]
 8006eba:	015a      	lsls	r2, r3, #5
 8006ebc:	697b      	ldr	r3, [r7, #20]
 8006ebe:	4413      	add	r3, r2
 8006ec0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006ec4:	681b      	ldr	r3, [r3, #0]
 8006ec6:	693a      	ldr	r2, [r7, #16]
 8006ec8:	0151      	lsls	r1, r2, #5
 8006eca:	697a      	ldr	r2, [r7, #20]
 8006ecc:	440a      	add	r2, r1
 8006ece:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006ed2:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8006ed6:	6013      	str	r3, [r2, #0]
 8006ed8:	e097      	b.n	800700a <USB_EP0StartXfer+0x2a2>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8006eda:	693b      	ldr	r3, [r7, #16]
 8006edc:	015a      	lsls	r2, r3, #5
 8006ede:	697b      	ldr	r3, [r7, #20]
 8006ee0:	4413      	add	r3, r2
 8006ee2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006ee6:	681b      	ldr	r3, [r3, #0]
 8006ee8:	693a      	ldr	r2, [r7, #16]
 8006eea:	0151      	lsls	r1, r2, #5
 8006eec:	697a      	ldr	r2, [r7, #20]
 8006eee:	440a      	add	r2, r1
 8006ef0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006ef4:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8006ef8:	6013      	str	r3, [r2, #0]

      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 8006efa:	68bb      	ldr	r3, [r7, #8]
 8006efc:	699b      	ldr	r3, [r3, #24]
 8006efe:	2b00      	cmp	r3, #0
 8006f00:	f000 8083 	beq.w	800700a <USB_EP0StartXfer+0x2a2>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8006f04:	697b      	ldr	r3, [r7, #20]
 8006f06:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006f0a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006f0c:	68bb      	ldr	r3, [r7, #8]
 8006f0e:	781b      	ldrb	r3, [r3, #0]
 8006f10:	f003 030f 	and.w	r3, r3, #15
 8006f14:	2101      	movs	r1, #1
 8006f16:	fa01 f303 	lsl.w	r3, r1, r3
 8006f1a:	6979      	ldr	r1, [r7, #20]
 8006f1c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006f20:	4313      	orrs	r3, r2
 8006f22:	634b      	str	r3, [r1, #52]	; 0x34
 8006f24:	e071      	b.n	800700a <USB_EP0StartXfer+0x2a2>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8006f26:	693b      	ldr	r3, [r7, #16]
 8006f28:	015a      	lsls	r2, r3, #5
 8006f2a:	697b      	ldr	r3, [r7, #20]
 8006f2c:	4413      	add	r3, r2
 8006f2e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006f32:	691b      	ldr	r3, [r3, #16]
 8006f34:	693a      	ldr	r2, [r7, #16]
 8006f36:	0151      	lsls	r1, r2, #5
 8006f38:	697a      	ldr	r2, [r7, #20]
 8006f3a:	440a      	add	r2, r1
 8006f3c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006f40:	0cdb      	lsrs	r3, r3, #19
 8006f42:	04db      	lsls	r3, r3, #19
 8006f44:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8006f46:	693b      	ldr	r3, [r7, #16]
 8006f48:	015a      	lsls	r2, r3, #5
 8006f4a:	697b      	ldr	r3, [r7, #20]
 8006f4c:	4413      	add	r3, r2
 8006f4e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006f52:	691b      	ldr	r3, [r3, #16]
 8006f54:	693a      	ldr	r2, [r7, #16]
 8006f56:	0151      	lsls	r1, r2, #5
 8006f58:	697a      	ldr	r2, [r7, #20]
 8006f5a:	440a      	add	r2, r1
 8006f5c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006f60:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8006f64:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8006f68:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len > 0U)
 8006f6a:	68bb      	ldr	r3, [r7, #8]
 8006f6c:	699b      	ldr	r3, [r3, #24]
 8006f6e:	2b00      	cmp	r3, #0
 8006f70:	d003      	beq.n	8006f7a <USB_EP0StartXfer+0x212>
    {
      ep->xfer_len = ep->maxpacket;
 8006f72:	68bb      	ldr	r3, [r7, #8]
 8006f74:	68da      	ldr	r2, [r3, #12]
 8006f76:	68bb      	ldr	r3, [r7, #8]
 8006f78:	619a      	str	r2, [r3, #24]
    }

    /* Store transfer size, for EP0 this is equal to endpoint max packet size */
    ep->xfer_size = ep->maxpacket;
 8006f7a:	68bb      	ldr	r3, [r7, #8]
 8006f7c:	68da      	ldr	r2, [r3, #12]
 8006f7e:	68bb      	ldr	r3, [r7, #8]
 8006f80:	61da      	str	r2, [r3, #28]

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8006f82:	693b      	ldr	r3, [r7, #16]
 8006f84:	015a      	lsls	r2, r3, #5
 8006f86:	697b      	ldr	r3, [r7, #20]
 8006f88:	4413      	add	r3, r2
 8006f8a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006f8e:	691b      	ldr	r3, [r3, #16]
 8006f90:	693a      	ldr	r2, [r7, #16]
 8006f92:	0151      	lsls	r1, r2, #5
 8006f94:	697a      	ldr	r2, [r7, #20]
 8006f96:	440a      	add	r2, r1
 8006f98:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006f9c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8006fa0:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 8006fa2:	693b      	ldr	r3, [r7, #16]
 8006fa4:	015a      	lsls	r2, r3, #5
 8006fa6:	697b      	ldr	r3, [r7, #20]
 8006fa8:	4413      	add	r3, r2
 8006faa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006fae:	691a      	ldr	r2, [r3, #16]
 8006fb0:	68bb      	ldr	r3, [r7, #8]
 8006fb2:	69db      	ldr	r3, [r3, #28]
 8006fb4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006fb8:	6939      	ldr	r1, [r7, #16]
 8006fba:	0148      	lsls	r0, r1, #5
 8006fbc:	6979      	ldr	r1, [r7, #20]
 8006fbe:	4401      	add	r1, r0
 8006fc0:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8006fc4:	4313      	orrs	r3, r2
 8006fc6:	610b      	str	r3, [r1, #16]

    if (dma == 1U)
 8006fc8:	79fb      	ldrb	r3, [r7, #7]
 8006fca:	2b01      	cmp	r3, #1
 8006fcc:	d10d      	bne.n	8006fea <USB_EP0StartXfer+0x282>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8006fce:	68bb      	ldr	r3, [r7, #8]
 8006fd0:	691b      	ldr	r3, [r3, #16]
 8006fd2:	2b00      	cmp	r3, #0
 8006fd4:	d009      	beq.n	8006fea <USB_EP0StartXfer+0x282>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8006fd6:	68bb      	ldr	r3, [r7, #8]
 8006fd8:	6919      	ldr	r1, [r3, #16]
 8006fda:	693b      	ldr	r3, [r7, #16]
 8006fdc:	015a      	lsls	r2, r3, #5
 8006fde:	697b      	ldr	r3, [r7, #20]
 8006fe0:	4413      	add	r3, r2
 8006fe2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006fe6:	460a      	mov	r2, r1
 8006fe8:	615a      	str	r2, [r3, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8006fea:	693b      	ldr	r3, [r7, #16]
 8006fec:	015a      	lsls	r2, r3, #5
 8006fee:	697b      	ldr	r3, [r7, #20]
 8006ff0:	4413      	add	r3, r2
 8006ff2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006ff6:	681b      	ldr	r3, [r3, #0]
 8006ff8:	693a      	ldr	r2, [r7, #16]
 8006ffa:	0151      	lsls	r1, r2, #5
 8006ffc:	697a      	ldr	r2, [r7, #20]
 8006ffe:	440a      	add	r2, r1
 8007000:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007004:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8007008:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800700a:	2300      	movs	r3, #0
}
 800700c:	4618      	mov	r0, r3
 800700e:	371c      	adds	r7, #28
 8007010:	46bd      	mov	sp, r7
 8007012:	bc80      	pop	{r7}
 8007014:	4770      	bx	lr

08007016 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8007016:	b480      	push	{r7}
 8007018:	b087      	sub	sp, #28
 800701a:	af00      	add	r7, sp, #0
 800701c:	6078      	str	r0, [r7, #4]
 800701e:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8007020:	2300      	movs	r3, #0
 8007022:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 8007024:	2300      	movs	r3, #0
 8007026:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800702c:	683b      	ldr	r3, [r7, #0]
 800702e:	785b      	ldrb	r3, [r3, #1]
 8007030:	2b01      	cmp	r3, #1
 8007032:	d14a      	bne.n	80070ca <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8007034:	683b      	ldr	r3, [r7, #0]
 8007036:	781b      	ldrb	r3, [r3, #0]
 8007038:	015a      	lsls	r2, r3, #5
 800703a:	693b      	ldr	r3, [r7, #16]
 800703c:	4413      	add	r3, r2
 800703e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007042:	681b      	ldr	r3, [r3, #0]
 8007044:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007048:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800704c:	f040 8086 	bne.w	800715c <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 8007050:	683b      	ldr	r3, [r7, #0]
 8007052:	781b      	ldrb	r3, [r3, #0]
 8007054:	015a      	lsls	r2, r3, #5
 8007056:	693b      	ldr	r3, [r7, #16]
 8007058:	4413      	add	r3, r2
 800705a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800705e:	681b      	ldr	r3, [r3, #0]
 8007060:	683a      	ldr	r2, [r7, #0]
 8007062:	7812      	ldrb	r2, [r2, #0]
 8007064:	0151      	lsls	r1, r2, #5
 8007066:	693a      	ldr	r2, [r7, #16]
 8007068:	440a      	add	r2, r1
 800706a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800706e:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8007072:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8007074:	683b      	ldr	r3, [r7, #0]
 8007076:	781b      	ldrb	r3, [r3, #0]
 8007078:	015a      	lsls	r2, r3, #5
 800707a:	693b      	ldr	r3, [r7, #16]
 800707c:	4413      	add	r3, r2
 800707e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007082:	681b      	ldr	r3, [r3, #0]
 8007084:	683a      	ldr	r2, [r7, #0]
 8007086:	7812      	ldrb	r2, [r2, #0]
 8007088:	0151      	lsls	r1, r2, #5
 800708a:	693a      	ldr	r2, [r7, #16]
 800708c:	440a      	add	r2, r1
 800708e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007092:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8007096:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8007098:	68fb      	ldr	r3, [r7, #12]
 800709a:	3301      	adds	r3, #1
 800709c:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800709e:	68fb      	ldr	r3, [r7, #12]
 80070a0:	f242 7210 	movw	r2, #10000	; 0x2710
 80070a4:	4293      	cmp	r3, r2
 80070a6:	d902      	bls.n	80070ae <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 80070a8:	2301      	movs	r3, #1
 80070aa:	75fb      	strb	r3, [r7, #23]
          break;
 80070ac:	e056      	b.n	800715c <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 80070ae:	683b      	ldr	r3, [r7, #0]
 80070b0:	781b      	ldrb	r3, [r3, #0]
 80070b2:	015a      	lsls	r2, r3, #5
 80070b4:	693b      	ldr	r3, [r7, #16]
 80070b6:	4413      	add	r3, r2
 80070b8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80070bc:	681b      	ldr	r3, [r3, #0]
 80070be:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80070c2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80070c6:	d0e7      	beq.n	8007098 <USB_EPStopXfer+0x82>
 80070c8:	e048      	b.n	800715c <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80070ca:	683b      	ldr	r3, [r7, #0]
 80070cc:	781b      	ldrb	r3, [r3, #0]
 80070ce:	015a      	lsls	r2, r3, #5
 80070d0:	693b      	ldr	r3, [r7, #16]
 80070d2:	4413      	add	r3, r2
 80070d4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80070d8:	681b      	ldr	r3, [r3, #0]
 80070da:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80070de:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80070e2:	d13b      	bne.n	800715c <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 80070e4:	683b      	ldr	r3, [r7, #0]
 80070e6:	781b      	ldrb	r3, [r3, #0]
 80070e8:	015a      	lsls	r2, r3, #5
 80070ea:	693b      	ldr	r3, [r7, #16]
 80070ec:	4413      	add	r3, r2
 80070ee:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80070f2:	681b      	ldr	r3, [r3, #0]
 80070f4:	683a      	ldr	r2, [r7, #0]
 80070f6:	7812      	ldrb	r2, [r2, #0]
 80070f8:	0151      	lsls	r1, r2, #5
 80070fa:	693a      	ldr	r2, [r7, #16]
 80070fc:	440a      	add	r2, r1
 80070fe:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007102:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8007106:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 8007108:	683b      	ldr	r3, [r7, #0]
 800710a:	781b      	ldrb	r3, [r3, #0]
 800710c:	015a      	lsls	r2, r3, #5
 800710e:	693b      	ldr	r3, [r7, #16]
 8007110:	4413      	add	r3, r2
 8007112:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007116:	681b      	ldr	r3, [r3, #0]
 8007118:	683a      	ldr	r2, [r7, #0]
 800711a:	7812      	ldrb	r2, [r2, #0]
 800711c:	0151      	lsls	r1, r2, #5
 800711e:	693a      	ldr	r2, [r7, #16]
 8007120:	440a      	add	r2, r1
 8007122:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007126:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800712a:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800712c:	68fb      	ldr	r3, [r7, #12]
 800712e:	3301      	adds	r3, #1
 8007130:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8007132:	68fb      	ldr	r3, [r7, #12]
 8007134:	f242 7210 	movw	r2, #10000	; 0x2710
 8007138:	4293      	cmp	r3, r2
 800713a:	d902      	bls.n	8007142 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 800713c:	2301      	movs	r3, #1
 800713e:	75fb      	strb	r3, [r7, #23]
          break;
 8007140:	e00c      	b.n	800715c <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8007142:	683b      	ldr	r3, [r7, #0]
 8007144:	781b      	ldrb	r3, [r3, #0]
 8007146:	015a      	lsls	r2, r3, #5
 8007148:	693b      	ldr	r3, [r7, #16]
 800714a:	4413      	add	r3, r2
 800714c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007150:	681b      	ldr	r3, [r3, #0]
 8007152:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007156:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800715a:	d0e7      	beq.n	800712c <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 800715c:	7dfb      	ldrb	r3, [r7, #23]
}
 800715e:	4618      	mov	r0, r3
 8007160:	371c      	adds	r7, #28
 8007162:	46bd      	mov	sp, r7
 8007164:	bc80      	pop	{r7}
 8007166:	4770      	bx	lr

08007168 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8007168:	b480      	push	{r7}
 800716a:	b089      	sub	sp, #36	; 0x24
 800716c:	af00      	add	r7, sp, #0
 800716e:	60f8      	str	r0, [r7, #12]
 8007170:	60b9      	str	r1, [r7, #8]
 8007172:	4611      	mov	r1, r2
 8007174:	461a      	mov	r2, r3
 8007176:	460b      	mov	r3, r1
 8007178:	71fb      	strb	r3, [r7, #7]
 800717a:	4613      	mov	r3, r2
 800717c:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800717e:	68fb      	ldr	r3, [r7, #12]
 8007180:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8007182:	68bb      	ldr	r3, [r7, #8]
 8007184:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8007186:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800718a:	2b00      	cmp	r3, #0
 800718c:	d123      	bne.n	80071d6 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800718e:	88bb      	ldrh	r3, [r7, #4]
 8007190:	3303      	adds	r3, #3
 8007192:	089b      	lsrs	r3, r3, #2
 8007194:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8007196:	2300      	movs	r3, #0
 8007198:	61bb      	str	r3, [r7, #24]
 800719a:	e018      	b.n	80071ce <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800719c:	79fb      	ldrb	r3, [r7, #7]
 800719e:	031a      	lsls	r2, r3, #12
 80071a0:	697b      	ldr	r3, [r7, #20]
 80071a2:	4413      	add	r3, r2
 80071a4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80071a8:	461a      	mov	r2, r3
 80071aa:	69fb      	ldr	r3, [r7, #28]
 80071ac:	681b      	ldr	r3, [r3, #0]
 80071ae:	6013      	str	r3, [r2, #0]
      pSrc++;
 80071b0:	69fb      	ldr	r3, [r7, #28]
 80071b2:	3301      	adds	r3, #1
 80071b4:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80071b6:	69fb      	ldr	r3, [r7, #28]
 80071b8:	3301      	adds	r3, #1
 80071ba:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80071bc:	69fb      	ldr	r3, [r7, #28]
 80071be:	3301      	adds	r3, #1
 80071c0:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80071c2:	69fb      	ldr	r3, [r7, #28]
 80071c4:	3301      	adds	r3, #1
 80071c6:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 80071c8:	69bb      	ldr	r3, [r7, #24]
 80071ca:	3301      	adds	r3, #1
 80071cc:	61bb      	str	r3, [r7, #24]
 80071ce:	69ba      	ldr	r2, [r7, #24]
 80071d0:	693b      	ldr	r3, [r7, #16]
 80071d2:	429a      	cmp	r2, r3
 80071d4:	d3e2      	bcc.n	800719c <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 80071d6:	2300      	movs	r3, #0
}
 80071d8:	4618      	mov	r0, r3
 80071da:	3724      	adds	r7, #36	; 0x24
 80071dc:	46bd      	mov	sp, r7
 80071de:	bc80      	pop	{r7}
 80071e0:	4770      	bx	lr

080071e2 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 80071e2:	b480      	push	{r7}
 80071e4:	b08b      	sub	sp, #44	; 0x2c
 80071e6:	af00      	add	r7, sp, #0
 80071e8:	60f8      	str	r0, [r7, #12]
 80071ea:	60b9      	str	r1, [r7, #8]
 80071ec:	4613      	mov	r3, r2
 80071ee:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80071f0:	68fb      	ldr	r3, [r7, #12]
 80071f2:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 80071f4:	68bb      	ldr	r3, [r7, #8]
 80071f6:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 80071f8:	88fb      	ldrh	r3, [r7, #6]
 80071fa:	089b      	lsrs	r3, r3, #2
 80071fc:	b29b      	uxth	r3, r3
 80071fe:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8007200:	88fb      	ldrh	r3, [r7, #6]
 8007202:	f003 0303 	and.w	r3, r3, #3
 8007206:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8007208:	2300      	movs	r3, #0
 800720a:	623b      	str	r3, [r7, #32]
 800720c:	e014      	b.n	8007238 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800720e:	69bb      	ldr	r3, [r7, #24]
 8007210:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007214:	681a      	ldr	r2, [r3, #0]
 8007216:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007218:	601a      	str	r2, [r3, #0]
    pDest++;
 800721a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800721c:	3301      	adds	r3, #1
 800721e:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8007220:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007222:	3301      	adds	r3, #1
 8007224:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8007226:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007228:	3301      	adds	r3, #1
 800722a:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 800722c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800722e:	3301      	adds	r3, #1
 8007230:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 8007232:	6a3b      	ldr	r3, [r7, #32]
 8007234:	3301      	adds	r3, #1
 8007236:	623b      	str	r3, [r7, #32]
 8007238:	6a3a      	ldr	r2, [r7, #32]
 800723a:	697b      	ldr	r3, [r7, #20]
 800723c:	429a      	cmp	r2, r3
 800723e:	d3e6      	bcc.n	800720e <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8007240:	8bfb      	ldrh	r3, [r7, #30]
 8007242:	2b00      	cmp	r3, #0
 8007244:	d01e      	beq.n	8007284 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8007246:	2300      	movs	r3, #0
 8007248:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 800724a:	69bb      	ldr	r3, [r7, #24]
 800724c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007250:	461a      	mov	r2, r3
 8007252:	f107 0310 	add.w	r3, r7, #16
 8007256:	6812      	ldr	r2, [r2, #0]
 8007258:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800725a:	693a      	ldr	r2, [r7, #16]
 800725c:	6a3b      	ldr	r3, [r7, #32]
 800725e:	b2db      	uxtb	r3, r3
 8007260:	00db      	lsls	r3, r3, #3
 8007262:	fa22 f303 	lsr.w	r3, r2, r3
 8007266:	b2da      	uxtb	r2, r3
 8007268:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800726a:	701a      	strb	r2, [r3, #0]
      i++;
 800726c:	6a3b      	ldr	r3, [r7, #32]
 800726e:	3301      	adds	r3, #1
 8007270:	623b      	str	r3, [r7, #32]
      pDest++;
 8007272:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007274:	3301      	adds	r3, #1
 8007276:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 8007278:	8bfb      	ldrh	r3, [r7, #30]
 800727a:	3b01      	subs	r3, #1
 800727c:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 800727e:	8bfb      	ldrh	r3, [r7, #30]
 8007280:	2b00      	cmp	r3, #0
 8007282:	d1ea      	bne.n	800725a <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8007284:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8007286:	4618      	mov	r0, r3
 8007288:	372c      	adds	r7, #44	; 0x2c
 800728a:	46bd      	mov	sp, r7
 800728c:	bc80      	pop	{r7}
 800728e:	4770      	bx	lr

08007290 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8007290:	b480      	push	{r7}
 8007292:	b085      	sub	sp, #20
 8007294:	af00      	add	r7, sp, #0
 8007296:	6078      	str	r0, [r7, #4]
 8007298:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800729e:	683b      	ldr	r3, [r7, #0]
 80072a0:	781b      	ldrb	r3, [r3, #0]
 80072a2:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80072a4:	683b      	ldr	r3, [r7, #0]
 80072a6:	785b      	ldrb	r3, [r3, #1]
 80072a8:	2b01      	cmp	r3, #1
 80072aa:	d12c      	bne.n	8007306 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 80072ac:	68bb      	ldr	r3, [r7, #8]
 80072ae:	015a      	lsls	r2, r3, #5
 80072b0:	68fb      	ldr	r3, [r7, #12]
 80072b2:	4413      	add	r3, r2
 80072b4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80072b8:	681b      	ldr	r3, [r3, #0]
 80072ba:	2b00      	cmp	r3, #0
 80072bc:	db12      	blt.n	80072e4 <USB_EPSetStall+0x54>
 80072be:	68bb      	ldr	r3, [r7, #8]
 80072c0:	2b00      	cmp	r3, #0
 80072c2:	d00f      	beq.n	80072e4 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 80072c4:	68bb      	ldr	r3, [r7, #8]
 80072c6:	015a      	lsls	r2, r3, #5
 80072c8:	68fb      	ldr	r3, [r7, #12]
 80072ca:	4413      	add	r3, r2
 80072cc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80072d0:	681b      	ldr	r3, [r3, #0]
 80072d2:	68ba      	ldr	r2, [r7, #8]
 80072d4:	0151      	lsls	r1, r2, #5
 80072d6:	68fa      	ldr	r2, [r7, #12]
 80072d8:	440a      	add	r2, r1
 80072da:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80072de:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80072e2:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 80072e4:	68bb      	ldr	r3, [r7, #8]
 80072e6:	015a      	lsls	r2, r3, #5
 80072e8:	68fb      	ldr	r3, [r7, #12]
 80072ea:	4413      	add	r3, r2
 80072ec:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80072f0:	681b      	ldr	r3, [r3, #0]
 80072f2:	68ba      	ldr	r2, [r7, #8]
 80072f4:	0151      	lsls	r1, r2, #5
 80072f6:	68fa      	ldr	r2, [r7, #12]
 80072f8:	440a      	add	r2, r1
 80072fa:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80072fe:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8007302:	6013      	str	r3, [r2, #0]
 8007304:	e02b      	b.n	800735e <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8007306:	68bb      	ldr	r3, [r7, #8]
 8007308:	015a      	lsls	r2, r3, #5
 800730a:	68fb      	ldr	r3, [r7, #12]
 800730c:	4413      	add	r3, r2
 800730e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007312:	681b      	ldr	r3, [r3, #0]
 8007314:	2b00      	cmp	r3, #0
 8007316:	db12      	blt.n	800733e <USB_EPSetStall+0xae>
 8007318:	68bb      	ldr	r3, [r7, #8]
 800731a:	2b00      	cmp	r3, #0
 800731c:	d00f      	beq.n	800733e <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800731e:	68bb      	ldr	r3, [r7, #8]
 8007320:	015a      	lsls	r2, r3, #5
 8007322:	68fb      	ldr	r3, [r7, #12]
 8007324:	4413      	add	r3, r2
 8007326:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800732a:	681b      	ldr	r3, [r3, #0]
 800732c:	68ba      	ldr	r2, [r7, #8]
 800732e:	0151      	lsls	r1, r2, #5
 8007330:	68fa      	ldr	r2, [r7, #12]
 8007332:	440a      	add	r2, r1
 8007334:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007338:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800733c:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800733e:	68bb      	ldr	r3, [r7, #8]
 8007340:	015a      	lsls	r2, r3, #5
 8007342:	68fb      	ldr	r3, [r7, #12]
 8007344:	4413      	add	r3, r2
 8007346:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800734a:	681b      	ldr	r3, [r3, #0]
 800734c:	68ba      	ldr	r2, [r7, #8]
 800734e:	0151      	lsls	r1, r2, #5
 8007350:	68fa      	ldr	r2, [r7, #12]
 8007352:	440a      	add	r2, r1
 8007354:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007358:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800735c:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800735e:	2300      	movs	r3, #0
}
 8007360:	4618      	mov	r0, r3
 8007362:	3714      	adds	r7, #20
 8007364:	46bd      	mov	sp, r7
 8007366:	bc80      	pop	{r7}
 8007368:	4770      	bx	lr

0800736a <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800736a:	b480      	push	{r7}
 800736c:	b085      	sub	sp, #20
 800736e:	af00      	add	r7, sp, #0
 8007370:	6078      	str	r0, [r7, #4]
 8007372:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8007378:	683b      	ldr	r3, [r7, #0]
 800737a:	781b      	ldrb	r3, [r3, #0]
 800737c:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800737e:	683b      	ldr	r3, [r7, #0]
 8007380:	785b      	ldrb	r3, [r3, #1]
 8007382:	2b01      	cmp	r3, #1
 8007384:	d128      	bne.n	80073d8 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8007386:	68bb      	ldr	r3, [r7, #8]
 8007388:	015a      	lsls	r2, r3, #5
 800738a:	68fb      	ldr	r3, [r7, #12]
 800738c:	4413      	add	r3, r2
 800738e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007392:	681b      	ldr	r3, [r3, #0]
 8007394:	68ba      	ldr	r2, [r7, #8]
 8007396:	0151      	lsls	r1, r2, #5
 8007398:	68fa      	ldr	r2, [r7, #12]
 800739a:	440a      	add	r2, r1
 800739c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80073a0:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80073a4:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 80073a6:	683b      	ldr	r3, [r7, #0]
 80073a8:	791b      	ldrb	r3, [r3, #4]
 80073aa:	2b03      	cmp	r3, #3
 80073ac:	d003      	beq.n	80073b6 <USB_EPClearStall+0x4c>
 80073ae:	683b      	ldr	r3, [r7, #0]
 80073b0:	791b      	ldrb	r3, [r3, #4]
 80073b2:	2b02      	cmp	r3, #2
 80073b4:	d138      	bne.n	8007428 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 80073b6:	68bb      	ldr	r3, [r7, #8]
 80073b8:	015a      	lsls	r2, r3, #5
 80073ba:	68fb      	ldr	r3, [r7, #12]
 80073bc:	4413      	add	r3, r2
 80073be:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80073c2:	681b      	ldr	r3, [r3, #0]
 80073c4:	68ba      	ldr	r2, [r7, #8]
 80073c6:	0151      	lsls	r1, r2, #5
 80073c8:	68fa      	ldr	r2, [r7, #12]
 80073ca:	440a      	add	r2, r1
 80073cc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80073d0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80073d4:	6013      	str	r3, [r2, #0]
 80073d6:	e027      	b.n	8007428 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80073d8:	68bb      	ldr	r3, [r7, #8]
 80073da:	015a      	lsls	r2, r3, #5
 80073dc:	68fb      	ldr	r3, [r7, #12]
 80073de:	4413      	add	r3, r2
 80073e0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80073e4:	681b      	ldr	r3, [r3, #0]
 80073e6:	68ba      	ldr	r2, [r7, #8]
 80073e8:	0151      	lsls	r1, r2, #5
 80073ea:	68fa      	ldr	r2, [r7, #12]
 80073ec:	440a      	add	r2, r1
 80073ee:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80073f2:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80073f6:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 80073f8:	683b      	ldr	r3, [r7, #0]
 80073fa:	791b      	ldrb	r3, [r3, #4]
 80073fc:	2b03      	cmp	r3, #3
 80073fe:	d003      	beq.n	8007408 <USB_EPClearStall+0x9e>
 8007400:	683b      	ldr	r3, [r7, #0]
 8007402:	791b      	ldrb	r3, [r3, #4]
 8007404:	2b02      	cmp	r3, #2
 8007406:	d10f      	bne.n	8007428 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8007408:	68bb      	ldr	r3, [r7, #8]
 800740a:	015a      	lsls	r2, r3, #5
 800740c:	68fb      	ldr	r3, [r7, #12]
 800740e:	4413      	add	r3, r2
 8007410:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007414:	681b      	ldr	r3, [r3, #0]
 8007416:	68ba      	ldr	r2, [r7, #8]
 8007418:	0151      	lsls	r1, r2, #5
 800741a:	68fa      	ldr	r2, [r7, #12]
 800741c:	440a      	add	r2, r1
 800741e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007422:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007426:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8007428:	2300      	movs	r3, #0
}
 800742a:	4618      	mov	r0, r3
 800742c:	3714      	adds	r7, #20
 800742e:	46bd      	mov	sp, r7
 8007430:	bc80      	pop	{r7}
 8007432:	4770      	bx	lr

08007434 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8007434:	b480      	push	{r7}
 8007436:	b085      	sub	sp, #20
 8007438:	af00      	add	r7, sp, #0
 800743a:	6078      	str	r0, [r7, #4]
 800743c:	460b      	mov	r3, r1
 800743e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8007444:	68fb      	ldr	r3, [r7, #12]
 8007446:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800744a:	681b      	ldr	r3, [r3, #0]
 800744c:	68fa      	ldr	r2, [r7, #12]
 800744e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007452:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8007456:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8007458:	68fb      	ldr	r3, [r7, #12]
 800745a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800745e:	681a      	ldr	r2, [r3, #0]
 8007460:	78fb      	ldrb	r3, [r7, #3]
 8007462:	011b      	lsls	r3, r3, #4
 8007464:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 8007468:	68f9      	ldr	r1, [r7, #12]
 800746a:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800746e:	4313      	orrs	r3, r2
 8007470:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8007472:	2300      	movs	r3, #0
}
 8007474:	4618      	mov	r0, r3
 8007476:	3714      	adds	r7, #20
 8007478:	46bd      	mov	sp, r7
 800747a:	bc80      	pop	{r7}
 800747c:	4770      	bx	lr

0800747e <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 800747e:	b480      	push	{r7}
 8007480:	b085      	sub	sp, #20
 8007482:	af00      	add	r7, sp, #0
 8007484:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800748a:	68fb      	ldr	r3, [r7, #12]
 800748c:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8007490:	681b      	ldr	r3, [r3, #0]
 8007492:	68fa      	ldr	r2, [r7, #12]
 8007494:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8007498:	f023 0303 	bic.w	r3, r3, #3
 800749c:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800749e:	68fb      	ldr	r3, [r7, #12]
 80074a0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80074a4:	685b      	ldr	r3, [r3, #4]
 80074a6:	68fa      	ldr	r2, [r7, #12]
 80074a8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80074ac:	f023 0302 	bic.w	r3, r3, #2
 80074b0:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80074b2:	2300      	movs	r3, #0
}
 80074b4:	4618      	mov	r0, r3
 80074b6:	3714      	adds	r7, #20
 80074b8:	46bd      	mov	sp, r7
 80074ba:	bc80      	pop	{r7}
 80074bc:	4770      	bx	lr

080074be <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 80074be:	b480      	push	{r7}
 80074c0:	b085      	sub	sp, #20
 80074c2:	af00      	add	r7, sp, #0
 80074c4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80074ca:	68fb      	ldr	r3, [r7, #12]
 80074cc:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80074d0:	681b      	ldr	r3, [r3, #0]
 80074d2:	68fa      	ldr	r2, [r7, #12]
 80074d4:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 80074d8:	f023 0303 	bic.w	r3, r3, #3
 80074dc:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80074de:	68fb      	ldr	r3, [r7, #12]
 80074e0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80074e4:	685b      	ldr	r3, [r3, #4]
 80074e6:	68fa      	ldr	r2, [r7, #12]
 80074e8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80074ec:	f043 0302 	orr.w	r3, r3, #2
 80074f0:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80074f2:	2300      	movs	r3, #0
}
 80074f4:	4618      	mov	r0, r3
 80074f6:	3714      	adds	r7, #20
 80074f8:	46bd      	mov	sp, r7
 80074fa:	bc80      	pop	{r7}
 80074fc:	4770      	bx	lr

080074fe <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 80074fe:	b480      	push	{r7}
 8007500:	b085      	sub	sp, #20
 8007502:	af00      	add	r7, sp, #0
 8007504:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	695b      	ldr	r3, [r3, #20]
 800750a:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	699b      	ldr	r3, [r3, #24]
 8007510:	68fa      	ldr	r2, [r7, #12]
 8007512:	4013      	ands	r3, r2
 8007514:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8007516:	68fb      	ldr	r3, [r7, #12]
}
 8007518:	4618      	mov	r0, r3
 800751a:	3714      	adds	r7, #20
 800751c:	46bd      	mov	sp, r7
 800751e:	bc80      	pop	{r7}
 8007520:	4770      	bx	lr

08007522 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8007522:	b480      	push	{r7}
 8007524:	b085      	sub	sp, #20
 8007526:	af00      	add	r7, sp, #0
 8007528:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800752e:	68fb      	ldr	r3, [r7, #12]
 8007530:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007534:	699b      	ldr	r3, [r3, #24]
 8007536:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8007538:	68fb      	ldr	r3, [r7, #12]
 800753a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800753e:	69db      	ldr	r3, [r3, #28]
 8007540:	68ba      	ldr	r2, [r7, #8]
 8007542:	4013      	ands	r3, r2
 8007544:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8007546:	68bb      	ldr	r3, [r7, #8]
 8007548:	0c1b      	lsrs	r3, r3, #16
}
 800754a:	4618      	mov	r0, r3
 800754c:	3714      	adds	r7, #20
 800754e:	46bd      	mov	sp, r7
 8007550:	bc80      	pop	{r7}
 8007552:	4770      	bx	lr

08007554 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8007554:	b480      	push	{r7}
 8007556:	b085      	sub	sp, #20
 8007558:	af00      	add	r7, sp, #0
 800755a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8007560:	68fb      	ldr	r3, [r7, #12]
 8007562:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007566:	699b      	ldr	r3, [r3, #24]
 8007568:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800756a:	68fb      	ldr	r3, [r7, #12]
 800756c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007570:	69db      	ldr	r3, [r3, #28]
 8007572:	68ba      	ldr	r2, [r7, #8]
 8007574:	4013      	ands	r3, r2
 8007576:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8007578:	68bb      	ldr	r3, [r7, #8]
 800757a:	b29b      	uxth	r3, r3
}
 800757c:	4618      	mov	r0, r3
 800757e:	3714      	adds	r7, #20
 8007580:	46bd      	mov	sp, r7
 8007582:	bc80      	pop	{r7}
 8007584:	4770      	bx	lr

08007586 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8007586:	b480      	push	{r7}
 8007588:	b085      	sub	sp, #20
 800758a:	af00      	add	r7, sp, #0
 800758c:	6078      	str	r0, [r7, #4]
 800758e:	460b      	mov	r3, r1
 8007590:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8007596:	78fb      	ldrb	r3, [r7, #3]
 8007598:	015a      	lsls	r2, r3, #5
 800759a:	68fb      	ldr	r3, [r7, #12]
 800759c:	4413      	add	r3, r2
 800759e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80075a2:	689b      	ldr	r3, [r3, #8]
 80075a4:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 80075a6:	68fb      	ldr	r3, [r7, #12]
 80075a8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80075ac:	695b      	ldr	r3, [r3, #20]
 80075ae:	68ba      	ldr	r2, [r7, #8]
 80075b0:	4013      	ands	r3, r2
 80075b2:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 80075b4:	68bb      	ldr	r3, [r7, #8]
}
 80075b6:	4618      	mov	r0, r3
 80075b8:	3714      	adds	r7, #20
 80075ba:	46bd      	mov	sp, r7
 80075bc:	bc80      	pop	{r7}
 80075be:	4770      	bx	lr

080075c0 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 80075c0:	b480      	push	{r7}
 80075c2:	b087      	sub	sp, #28
 80075c4:	af00      	add	r7, sp, #0
 80075c6:	6078      	str	r0, [r7, #4]
 80075c8:	460b      	mov	r3, r1
 80075ca:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 80075d0:	697b      	ldr	r3, [r7, #20]
 80075d2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80075d6:	691b      	ldr	r3, [r3, #16]
 80075d8:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 80075da:	697b      	ldr	r3, [r7, #20]
 80075dc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80075e0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80075e2:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 80075e4:	78fb      	ldrb	r3, [r7, #3]
 80075e6:	f003 030f 	and.w	r3, r3, #15
 80075ea:	68fa      	ldr	r2, [r7, #12]
 80075ec:	fa22 f303 	lsr.w	r3, r2, r3
 80075f0:	01db      	lsls	r3, r3, #7
 80075f2:	b2db      	uxtb	r3, r3
 80075f4:	693a      	ldr	r2, [r7, #16]
 80075f6:	4313      	orrs	r3, r2
 80075f8:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 80075fa:	78fb      	ldrb	r3, [r7, #3]
 80075fc:	015a      	lsls	r2, r3, #5
 80075fe:	697b      	ldr	r3, [r7, #20]
 8007600:	4413      	add	r3, r2
 8007602:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007606:	689b      	ldr	r3, [r3, #8]
 8007608:	693a      	ldr	r2, [r7, #16]
 800760a:	4013      	ands	r3, r2
 800760c:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800760e:	68bb      	ldr	r3, [r7, #8]
}
 8007610:	4618      	mov	r0, r3
 8007612:	371c      	adds	r7, #28
 8007614:	46bd      	mov	sp, r7
 8007616:	bc80      	pop	{r7}
 8007618:	4770      	bx	lr

0800761a <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 800761a:	b480      	push	{r7}
 800761c:	b083      	sub	sp, #12
 800761e:	af00      	add	r7, sp, #0
 8007620:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	695b      	ldr	r3, [r3, #20]
 8007626:	f003 0301 	and.w	r3, r3, #1
}
 800762a:	4618      	mov	r0, r3
 800762c:	370c      	adds	r7, #12
 800762e:	46bd      	mov	sp, r7
 8007630:	bc80      	pop	{r7}
 8007632:	4770      	bx	lr

08007634 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 8007634:	b480      	push	{r7}
 8007636:	b085      	sub	sp, #20
 8007638:	af00      	add	r7, sp, #0
 800763a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8007640:	68fb      	ldr	r3, [r7, #12]
 8007642:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007646:	681b      	ldr	r3, [r3, #0]
 8007648:	68fa      	ldr	r2, [r7, #12]
 800764a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800764e:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8007652:	f023 0307 	bic.w	r3, r3, #7
 8007656:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8007658:	68fb      	ldr	r3, [r7, #12]
 800765a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800765e:	685b      	ldr	r3, [r3, #4]
 8007660:	68fa      	ldr	r2, [r7, #12]
 8007662:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007666:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800766a:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800766c:	2300      	movs	r3, #0
}
 800766e:	4618      	mov	r0, r3
 8007670:	3714      	adds	r7, #20
 8007672:	46bd      	mov	sp, r7
 8007674:	bc80      	pop	{r7}
 8007676:	4770      	bx	lr

08007678 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 8007678:	b480      	push	{r7}
 800767a:	b087      	sub	sp, #28
 800767c:	af00      	add	r7, sp, #0
 800767e:	60f8      	str	r0, [r7, #12]
 8007680:	460b      	mov	r3, r1
 8007682:	607a      	str	r2, [r7, #4]
 8007684:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007686:	68fb      	ldr	r3, [r7, #12]
 8007688:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800768a:	68fb      	ldr	r3, [r7, #12]
 800768c:	333c      	adds	r3, #60	; 0x3c
 800768e:	3304      	adds	r3, #4
 8007690:	681b      	ldr	r3, [r3, #0]
 8007692:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8007694:	693b      	ldr	r3, [r7, #16]
 8007696:	4a25      	ldr	r2, [pc, #148]	; (800772c <USB_EP0_OutStart+0xb4>)
 8007698:	4293      	cmp	r3, r2
 800769a:	d90a      	bls.n	80076b2 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800769c:	697b      	ldr	r3, [r7, #20]
 800769e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80076a2:	681b      	ldr	r3, [r3, #0]
 80076a4:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80076a8:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80076ac:	d101      	bne.n	80076b2 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 80076ae:	2300      	movs	r3, #0
 80076b0:	e037      	b.n	8007722 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 80076b2:	697b      	ldr	r3, [r7, #20]
 80076b4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80076b8:	461a      	mov	r2, r3
 80076ba:	2300      	movs	r3, #0
 80076bc:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80076be:	697b      	ldr	r3, [r7, #20]
 80076c0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80076c4:	691b      	ldr	r3, [r3, #16]
 80076c6:	697a      	ldr	r2, [r7, #20]
 80076c8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80076cc:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80076d0:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 80076d2:	697b      	ldr	r3, [r7, #20]
 80076d4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80076d8:	691b      	ldr	r3, [r3, #16]
 80076da:	697a      	ldr	r2, [r7, #20]
 80076dc:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80076e0:	f043 0318 	orr.w	r3, r3, #24
 80076e4:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 80076e6:	697b      	ldr	r3, [r7, #20]
 80076e8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80076ec:	691b      	ldr	r3, [r3, #16]
 80076ee:	697a      	ldr	r2, [r7, #20]
 80076f0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80076f4:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 80076f8:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 80076fa:	7afb      	ldrb	r3, [r7, #11]
 80076fc:	2b01      	cmp	r3, #1
 80076fe:	d10f      	bne.n	8007720 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8007700:	697b      	ldr	r3, [r7, #20]
 8007702:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007706:	461a      	mov	r2, r3
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 800770c:	697b      	ldr	r3, [r7, #20]
 800770e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007712:	681b      	ldr	r3, [r3, #0]
 8007714:	697a      	ldr	r2, [r7, #20]
 8007716:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800771a:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 800771e:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8007720:	2300      	movs	r3, #0
}
 8007722:	4618      	mov	r0, r3
 8007724:	371c      	adds	r7, #28
 8007726:	46bd      	mov	sp, r7
 8007728:	bc80      	pop	{r7}
 800772a:	4770      	bx	lr
 800772c:	4f54300a 	.word	0x4f54300a

08007730 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8007730:	b480      	push	{r7}
 8007732:	b085      	sub	sp, #20
 8007734:	af00      	add	r7, sp, #0
 8007736:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007738:	2300      	movs	r3, #0
 800773a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800773c:	68fb      	ldr	r3, [r7, #12]
 800773e:	3301      	adds	r3, #1
 8007740:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8007742:	68fb      	ldr	r3, [r7, #12]
 8007744:	4a12      	ldr	r2, [pc, #72]	; (8007790 <USB_CoreReset+0x60>)
 8007746:	4293      	cmp	r3, r2
 8007748:	d901      	bls.n	800774e <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800774a:	2303      	movs	r3, #3
 800774c:	e01b      	b.n	8007786 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	691b      	ldr	r3, [r3, #16]
 8007752:	2b00      	cmp	r3, #0
 8007754:	daf2      	bge.n	800773c <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8007756:	2300      	movs	r3, #0
 8007758:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	691b      	ldr	r3, [r3, #16]
 800775e:	f043 0201 	orr.w	r2, r3, #1
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007766:	68fb      	ldr	r3, [r7, #12]
 8007768:	3301      	adds	r3, #1
 800776a:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800776c:	68fb      	ldr	r3, [r7, #12]
 800776e:	4a08      	ldr	r2, [pc, #32]	; (8007790 <USB_CoreReset+0x60>)
 8007770:	4293      	cmp	r3, r2
 8007772:	d901      	bls.n	8007778 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8007774:	2303      	movs	r3, #3
 8007776:	e006      	b.n	8007786 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	691b      	ldr	r3, [r3, #16]
 800777c:	f003 0301 	and.w	r3, r3, #1
 8007780:	2b01      	cmp	r3, #1
 8007782:	d0f0      	beq.n	8007766 <USB_CoreReset+0x36>

  return HAL_OK;
 8007784:	2300      	movs	r3, #0
}
 8007786:	4618      	mov	r0, r3
 8007788:	3714      	adds	r7, #20
 800778a:	46bd      	mov	sp, r7
 800778c:	bc80      	pop	{r7}
 800778e:	4770      	bx	lr
 8007790:	00030d40 	.word	0x00030d40

08007794 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8007794:	b580      	push	{r7, lr}
 8007796:	b084      	sub	sp, #16
 8007798:	af00      	add	r7, sp, #0
 800779a:	6078      	str	r0, [r7, #4]
 800779c:	460b      	mov	r3, r1
 800779e:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 80077a0:	f44f 7007 	mov.w	r0, #540	; 0x21c
 80077a4:	f002 fd90 	bl	800a2c8 <USBD_static_malloc>
 80077a8:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 80077aa:	68fb      	ldr	r3, [r7, #12]
 80077ac:	2b00      	cmp	r3, #0
 80077ae:	d109      	bne.n	80077c4 <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	32b0      	adds	r2, #176	; 0xb0
 80077ba:	2100      	movs	r1, #0
 80077bc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 80077c0:	2302      	movs	r3, #2
 80077c2:	e0d4      	b.n	800796e <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 80077c4:	f44f 7207 	mov.w	r2, #540	; 0x21c
 80077c8:	2100      	movs	r1, #0
 80077ca:	68f8      	ldr	r0, [r7, #12]
 80077cc:	f002 fdf8 	bl	800a3c0 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	32b0      	adds	r2, #176	; 0xb0
 80077da:	68f9      	ldr	r1, [r7, #12]
 80077dc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	32b0      	adds	r2, #176	; 0xb0
 80077ea:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80077ee:	687b      	ldr	r3, [r7, #4]
 80077f0:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	7c1b      	ldrb	r3, [r3, #16]
 80077f8:	2b00      	cmp	r3, #0
 80077fa:	d138      	bne.n	800786e <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 80077fc:	4b5e      	ldr	r3, [pc, #376]	; (8007978 <USBD_CDC_Init+0x1e4>)
 80077fe:	7819      	ldrb	r1, [r3, #0]
 8007800:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007804:	2202      	movs	r2, #2
 8007806:	6878      	ldr	r0, [r7, #4]
 8007808:	f002 fc3b 	bl	800a082 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800780c:	4b5a      	ldr	r3, [pc, #360]	; (8007978 <USBD_CDC_Init+0x1e4>)
 800780e:	781b      	ldrb	r3, [r3, #0]
 8007810:	f003 020f 	and.w	r2, r3, #15
 8007814:	6879      	ldr	r1, [r7, #4]
 8007816:	4613      	mov	r3, r2
 8007818:	009b      	lsls	r3, r3, #2
 800781a:	4413      	add	r3, r2
 800781c:	009b      	lsls	r3, r3, #2
 800781e:	440b      	add	r3, r1
 8007820:	3324      	adds	r3, #36	; 0x24
 8007822:	2201      	movs	r2, #1
 8007824:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8007826:	4b55      	ldr	r3, [pc, #340]	; (800797c <USBD_CDC_Init+0x1e8>)
 8007828:	7819      	ldrb	r1, [r3, #0]
 800782a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800782e:	2202      	movs	r2, #2
 8007830:	6878      	ldr	r0, [r7, #4]
 8007832:	f002 fc26 	bl	800a082 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8007836:	4b51      	ldr	r3, [pc, #324]	; (800797c <USBD_CDC_Init+0x1e8>)
 8007838:	781b      	ldrb	r3, [r3, #0]
 800783a:	f003 020f 	and.w	r2, r3, #15
 800783e:	6879      	ldr	r1, [r7, #4]
 8007840:	4613      	mov	r3, r2
 8007842:	009b      	lsls	r3, r3, #2
 8007844:	4413      	add	r3, r2
 8007846:	009b      	lsls	r3, r3, #2
 8007848:	440b      	add	r3, r1
 800784a:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 800784e:	2201      	movs	r2, #1
 8007850:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 8007852:	4b4b      	ldr	r3, [pc, #300]	; (8007980 <USBD_CDC_Init+0x1ec>)
 8007854:	781b      	ldrb	r3, [r3, #0]
 8007856:	f003 020f 	and.w	r2, r3, #15
 800785a:	6879      	ldr	r1, [r7, #4]
 800785c:	4613      	mov	r3, r2
 800785e:	009b      	lsls	r3, r3, #2
 8007860:	4413      	add	r3, r2
 8007862:	009b      	lsls	r3, r3, #2
 8007864:	440b      	add	r3, r1
 8007866:	3326      	adds	r3, #38	; 0x26
 8007868:	2210      	movs	r2, #16
 800786a:	801a      	strh	r2, [r3, #0]
 800786c:	e035      	b.n	80078da <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800786e:	4b42      	ldr	r3, [pc, #264]	; (8007978 <USBD_CDC_Init+0x1e4>)
 8007870:	7819      	ldrb	r1, [r3, #0]
 8007872:	2340      	movs	r3, #64	; 0x40
 8007874:	2202      	movs	r2, #2
 8007876:	6878      	ldr	r0, [r7, #4]
 8007878:	f002 fc03 	bl	800a082 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800787c:	4b3e      	ldr	r3, [pc, #248]	; (8007978 <USBD_CDC_Init+0x1e4>)
 800787e:	781b      	ldrb	r3, [r3, #0]
 8007880:	f003 020f 	and.w	r2, r3, #15
 8007884:	6879      	ldr	r1, [r7, #4]
 8007886:	4613      	mov	r3, r2
 8007888:	009b      	lsls	r3, r3, #2
 800788a:	4413      	add	r3, r2
 800788c:	009b      	lsls	r3, r3, #2
 800788e:	440b      	add	r3, r1
 8007890:	3324      	adds	r3, #36	; 0x24
 8007892:	2201      	movs	r2, #1
 8007894:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8007896:	4b39      	ldr	r3, [pc, #228]	; (800797c <USBD_CDC_Init+0x1e8>)
 8007898:	7819      	ldrb	r1, [r3, #0]
 800789a:	2340      	movs	r3, #64	; 0x40
 800789c:	2202      	movs	r2, #2
 800789e:	6878      	ldr	r0, [r7, #4]
 80078a0:	f002 fbef 	bl	800a082 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 80078a4:	4b35      	ldr	r3, [pc, #212]	; (800797c <USBD_CDC_Init+0x1e8>)
 80078a6:	781b      	ldrb	r3, [r3, #0]
 80078a8:	f003 020f 	and.w	r2, r3, #15
 80078ac:	6879      	ldr	r1, [r7, #4]
 80078ae:	4613      	mov	r3, r2
 80078b0:	009b      	lsls	r3, r3, #2
 80078b2:	4413      	add	r3, r2
 80078b4:	009b      	lsls	r3, r3, #2
 80078b6:	440b      	add	r3, r1
 80078b8:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 80078bc:	2201      	movs	r2, #1
 80078be:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 80078c0:	4b2f      	ldr	r3, [pc, #188]	; (8007980 <USBD_CDC_Init+0x1ec>)
 80078c2:	781b      	ldrb	r3, [r3, #0]
 80078c4:	f003 020f 	and.w	r2, r3, #15
 80078c8:	6879      	ldr	r1, [r7, #4]
 80078ca:	4613      	mov	r3, r2
 80078cc:	009b      	lsls	r3, r3, #2
 80078ce:	4413      	add	r3, r2
 80078d0:	009b      	lsls	r3, r3, #2
 80078d2:	440b      	add	r3, r1
 80078d4:	3326      	adds	r3, #38	; 0x26
 80078d6:	2210      	movs	r2, #16
 80078d8:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 80078da:	4b29      	ldr	r3, [pc, #164]	; (8007980 <USBD_CDC_Init+0x1ec>)
 80078dc:	7819      	ldrb	r1, [r3, #0]
 80078de:	2308      	movs	r3, #8
 80078e0:	2203      	movs	r2, #3
 80078e2:	6878      	ldr	r0, [r7, #4]
 80078e4:	f002 fbcd 	bl	800a082 <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 80078e8:	4b25      	ldr	r3, [pc, #148]	; (8007980 <USBD_CDC_Init+0x1ec>)
 80078ea:	781b      	ldrb	r3, [r3, #0]
 80078ec:	f003 020f 	and.w	r2, r3, #15
 80078f0:	6879      	ldr	r1, [r7, #4]
 80078f2:	4613      	mov	r3, r2
 80078f4:	009b      	lsls	r3, r3, #2
 80078f6:	4413      	add	r3, r2
 80078f8:	009b      	lsls	r3, r3, #2
 80078fa:	440b      	add	r3, r1
 80078fc:	3324      	adds	r3, #36	; 0x24
 80078fe:	2201      	movs	r2, #1
 8007900:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 8007902:	68fb      	ldr	r3, [r7, #12]
 8007904:	2200      	movs	r2, #0
 8007906:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8007910:	687a      	ldr	r2, [r7, #4]
 8007912:	33b0      	adds	r3, #176	; 0xb0
 8007914:	009b      	lsls	r3, r3, #2
 8007916:	4413      	add	r3, r2
 8007918:	685b      	ldr	r3, [r3, #4]
 800791a:	681b      	ldr	r3, [r3, #0]
 800791c:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800791e:	68fb      	ldr	r3, [r7, #12]
 8007920:	2200      	movs	r2, #0
 8007922:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  hcdc->RxState = 0U;
 8007926:	68fb      	ldr	r3, [r7, #12]
 8007928:	2200      	movs	r2, #0
 800792a:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

  if (hcdc->RxBuffer == NULL)
 800792e:	68fb      	ldr	r3, [r7, #12]
 8007930:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8007934:	2b00      	cmp	r3, #0
 8007936:	d101      	bne.n	800793c <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 8007938:	2302      	movs	r3, #2
 800793a:	e018      	b.n	800796e <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800793c:	687b      	ldr	r3, [r7, #4]
 800793e:	7c1b      	ldrb	r3, [r3, #16]
 8007940:	2b00      	cmp	r3, #0
 8007942:	d10a      	bne.n	800795a <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8007944:	4b0d      	ldr	r3, [pc, #52]	; (800797c <USBD_CDC_Init+0x1e8>)
 8007946:	7819      	ldrb	r1, [r3, #0]
 8007948:	68fb      	ldr	r3, [r7, #12]
 800794a:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800794e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007952:	6878      	ldr	r0, [r7, #4]
 8007954:	f002 fc83 	bl	800a25e <USBD_LL_PrepareReceive>
 8007958:	e008      	b.n	800796c <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800795a:	4b08      	ldr	r3, [pc, #32]	; (800797c <USBD_CDC_Init+0x1e8>)
 800795c:	7819      	ldrb	r1, [r3, #0]
 800795e:	68fb      	ldr	r3, [r7, #12]
 8007960:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8007964:	2340      	movs	r3, #64	; 0x40
 8007966:	6878      	ldr	r0, [r7, #4]
 8007968:	f002 fc79 	bl	800a25e <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800796c:	2300      	movs	r3, #0
}
 800796e:	4618      	mov	r0, r3
 8007970:	3710      	adds	r7, #16
 8007972:	46bd      	mov	sp, r7
 8007974:	bd80      	pop	{r7, pc}
 8007976:	bf00      	nop
 8007978:	200000d3 	.word	0x200000d3
 800797c:	200000d4 	.word	0x200000d4
 8007980:	200000d5 	.word	0x200000d5

08007984 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8007984:	b580      	push	{r7, lr}
 8007986:	b082      	sub	sp, #8
 8007988:	af00      	add	r7, sp, #0
 800798a:	6078      	str	r0, [r7, #4]
 800798c:	460b      	mov	r3, r1
 800798e:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 8007990:	4b3a      	ldr	r3, [pc, #232]	; (8007a7c <USBD_CDC_DeInit+0xf8>)
 8007992:	781b      	ldrb	r3, [r3, #0]
 8007994:	4619      	mov	r1, r3
 8007996:	6878      	ldr	r0, [r7, #4]
 8007998:	f002 fb99 	bl	800a0ce <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 800799c:	4b37      	ldr	r3, [pc, #220]	; (8007a7c <USBD_CDC_DeInit+0xf8>)
 800799e:	781b      	ldrb	r3, [r3, #0]
 80079a0:	f003 020f 	and.w	r2, r3, #15
 80079a4:	6879      	ldr	r1, [r7, #4]
 80079a6:	4613      	mov	r3, r2
 80079a8:	009b      	lsls	r3, r3, #2
 80079aa:	4413      	add	r3, r2
 80079ac:	009b      	lsls	r3, r3, #2
 80079ae:	440b      	add	r3, r1
 80079b0:	3324      	adds	r3, #36	; 0x24
 80079b2:	2200      	movs	r2, #0
 80079b4:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 80079b6:	4b32      	ldr	r3, [pc, #200]	; (8007a80 <USBD_CDC_DeInit+0xfc>)
 80079b8:	781b      	ldrb	r3, [r3, #0]
 80079ba:	4619      	mov	r1, r3
 80079bc:	6878      	ldr	r0, [r7, #4]
 80079be:	f002 fb86 	bl	800a0ce <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 80079c2:	4b2f      	ldr	r3, [pc, #188]	; (8007a80 <USBD_CDC_DeInit+0xfc>)
 80079c4:	781b      	ldrb	r3, [r3, #0]
 80079c6:	f003 020f 	and.w	r2, r3, #15
 80079ca:	6879      	ldr	r1, [r7, #4]
 80079cc:	4613      	mov	r3, r2
 80079ce:	009b      	lsls	r3, r3, #2
 80079d0:	4413      	add	r3, r2
 80079d2:	009b      	lsls	r3, r3, #2
 80079d4:	440b      	add	r3, r1
 80079d6:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 80079da:	2200      	movs	r2, #0
 80079dc:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 80079de:	4b29      	ldr	r3, [pc, #164]	; (8007a84 <USBD_CDC_DeInit+0x100>)
 80079e0:	781b      	ldrb	r3, [r3, #0]
 80079e2:	4619      	mov	r1, r3
 80079e4:	6878      	ldr	r0, [r7, #4]
 80079e6:	f002 fb72 	bl	800a0ce <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 80079ea:	4b26      	ldr	r3, [pc, #152]	; (8007a84 <USBD_CDC_DeInit+0x100>)
 80079ec:	781b      	ldrb	r3, [r3, #0]
 80079ee:	f003 020f 	and.w	r2, r3, #15
 80079f2:	6879      	ldr	r1, [r7, #4]
 80079f4:	4613      	mov	r3, r2
 80079f6:	009b      	lsls	r3, r3, #2
 80079f8:	4413      	add	r3, r2
 80079fa:	009b      	lsls	r3, r3, #2
 80079fc:	440b      	add	r3, r1
 80079fe:	3324      	adds	r3, #36	; 0x24
 8007a00:	2200      	movs	r2, #0
 8007a02:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 8007a04:	4b1f      	ldr	r3, [pc, #124]	; (8007a84 <USBD_CDC_DeInit+0x100>)
 8007a06:	781b      	ldrb	r3, [r3, #0]
 8007a08:	f003 020f 	and.w	r2, r3, #15
 8007a0c:	6879      	ldr	r1, [r7, #4]
 8007a0e:	4613      	mov	r3, r2
 8007a10:	009b      	lsls	r3, r3, #2
 8007a12:	4413      	add	r3, r2
 8007a14:	009b      	lsls	r3, r3, #2
 8007a16:	440b      	add	r3, r1
 8007a18:	3326      	adds	r3, #38	; 0x26
 8007a1a:	2200      	movs	r2, #0
 8007a1c:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 8007a1e:	687b      	ldr	r3, [r7, #4]
 8007a20:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	32b0      	adds	r2, #176	; 0xb0
 8007a28:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007a2c:	2b00      	cmp	r3, #0
 8007a2e:	d01f      	beq.n	8007a70 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8007a36:	687a      	ldr	r2, [r7, #4]
 8007a38:	33b0      	adds	r3, #176	; 0xb0
 8007a3a:	009b      	lsls	r3, r3, #2
 8007a3c:	4413      	add	r3, r2
 8007a3e:	685b      	ldr	r3, [r3, #4]
 8007a40:	685b      	ldr	r3, [r3, #4]
 8007a42:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8007a4a:	687b      	ldr	r3, [r7, #4]
 8007a4c:	32b0      	adds	r2, #176	; 0xb0
 8007a4e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007a52:	4618      	mov	r0, r3
 8007a54:	f002 fc44 	bl	800a2e0 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8007a58:	687b      	ldr	r3, [r7, #4]
 8007a5a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8007a5e:	687b      	ldr	r3, [r7, #4]
 8007a60:	32b0      	adds	r2, #176	; 0xb0
 8007a62:	2100      	movs	r1, #0
 8007a64:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	2200      	movs	r2, #0
 8007a6c:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return (uint8_t)USBD_OK;
 8007a70:	2300      	movs	r3, #0
}
 8007a72:	4618      	mov	r0, r3
 8007a74:	3708      	adds	r7, #8
 8007a76:	46bd      	mov	sp, r7
 8007a78:	bd80      	pop	{r7, pc}
 8007a7a:	bf00      	nop
 8007a7c:	200000d3 	.word	0x200000d3
 8007a80:	200000d4 	.word	0x200000d4
 8007a84:	200000d5 	.word	0x200000d5

08007a88 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8007a88:	b580      	push	{r7, lr}
 8007a8a:	b086      	sub	sp, #24
 8007a8c:	af00      	add	r7, sp, #0
 8007a8e:	6078      	str	r0, [r7, #4]
 8007a90:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007a92:	687b      	ldr	r3, [r7, #4]
 8007a94:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	32b0      	adds	r2, #176	; 0xb0
 8007a9c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007aa0:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 8007aa2:	2300      	movs	r3, #0
 8007aa4:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 8007aa6:	2300      	movs	r3, #0
 8007aa8:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 8007aaa:	2300      	movs	r3, #0
 8007aac:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 8007aae:	693b      	ldr	r3, [r7, #16]
 8007ab0:	2b00      	cmp	r3, #0
 8007ab2:	d101      	bne.n	8007ab8 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 8007ab4:	2303      	movs	r3, #3
 8007ab6:	e0bf      	b.n	8007c38 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007ab8:	683b      	ldr	r3, [r7, #0]
 8007aba:	781b      	ldrb	r3, [r3, #0]
 8007abc:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8007ac0:	2b00      	cmp	r3, #0
 8007ac2:	d050      	beq.n	8007b66 <USBD_CDC_Setup+0xde>
 8007ac4:	2b20      	cmp	r3, #32
 8007ac6:	f040 80af 	bne.w	8007c28 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 8007aca:	683b      	ldr	r3, [r7, #0]
 8007acc:	88db      	ldrh	r3, [r3, #6]
 8007ace:	2b00      	cmp	r3, #0
 8007ad0:	d03a      	beq.n	8007b48 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 8007ad2:	683b      	ldr	r3, [r7, #0]
 8007ad4:	781b      	ldrb	r3, [r3, #0]
 8007ad6:	b25b      	sxtb	r3, r3
 8007ad8:	2b00      	cmp	r3, #0
 8007ada:	da1b      	bge.n	8007b14 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8007ae2:	687a      	ldr	r2, [r7, #4]
 8007ae4:	33b0      	adds	r3, #176	; 0xb0
 8007ae6:	009b      	lsls	r3, r3, #2
 8007ae8:	4413      	add	r3, r2
 8007aea:	685b      	ldr	r3, [r3, #4]
 8007aec:	689b      	ldr	r3, [r3, #8]
 8007aee:	683a      	ldr	r2, [r7, #0]
 8007af0:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 8007af2:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8007af4:	683a      	ldr	r2, [r7, #0]
 8007af6:	88d2      	ldrh	r2, [r2, #6]
 8007af8:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 8007afa:	683b      	ldr	r3, [r7, #0]
 8007afc:	88db      	ldrh	r3, [r3, #6]
 8007afe:	2b07      	cmp	r3, #7
 8007b00:	bf28      	it	cs
 8007b02:	2307      	movcs	r3, #7
 8007b04:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 8007b06:	693b      	ldr	r3, [r7, #16]
 8007b08:	89fa      	ldrh	r2, [r7, #14]
 8007b0a:	4619      	mov	r1, r3
 8007b0c:	6878      	ldr	r0, [r7, #4]
 8007b0e:	f001 fd7c 	bl	800960a <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 8007b12:	e090      	b.n	8007c36 <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 8007b14:	683b      	ldr	r3, [r7, #0]
 8007b16:	785a      	ldrb	r2, [r3, #1]
 8007b18:	693b      	ldr	r3, [r7, #16]
 8007b1a:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 8007b1e:	683b      	ldr	r3, [r7, #0]
 8007b20:	88db      	ldrh	r3, [r3, #6]
 8007b22:	2b3f      	cmp	r3, #63	; 0x3f
 8007b24:	d803      	bhi.n	8007b2e <USBD_CDC_Setup+0xa6>
 8007b26:	683b      	ldr	r3, [r7, #0]
 8007b28:	88db      	ldrh	r3, [r3, #6]
 8007b2a:	b2da      	uxtb	r2, r3
 8007b2c:	e000      	b.n	8007b30 <USBD_CDC_Setup+0xa8>
 8007b2e:	2240      	movs	r2, #64	; 0x40
 8007b30:	693b      	ldr	r3, [r7, #16]
 8007b32:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 8007b36:	6939      	ldr	r1, [r7, #16]
 8007b38:	693b      	ldr	r3, [r7, #16]
 8007b3a:	f893 3201 	ldrb.w	r3, [r3, #513]	; 0x201
 8007b3e:	461a      	mov	r2, r3
 8007b40:	6878      	ldr	r0, [r7, #4]
 8007b42:	f001 fd8e 	bl	8009662 <USBD_CtlPrepareRx>
      break;
 8007b46:	e076      	b.n	8007c36 <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8007b4e:	687a      	ldr	r2, [r7, #4]
 8007b50:	33b0      	adds	r3, #176	; 0xb0
 8007b52:	009b      	lsls	r3, r3, #2
 8007b54:	4413      	add	r3, r2
 8007b56:	685b      	ldr	r3, [r3, #4]
 8007b58:	689b      	ldr	r3, [r3, #8]
 8007b5a:	683a      	ldr	r2, [r7, #0]
 8007b5c:	7850      	ldrb	r0, [r2, #1]
 8007b5e:	2200      	movs	r2, #0
 8007b60:	6839      	ldr	r1, [r7, #0]
 8007b62:	4798      	blx	r3
      break;
 8007b64:	e067      	b.n	8007c36 <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8007b66:	683b      	ldr	r3, [r7, #0]
 8007b68:	785b      	ldrb	r3, [r3, #1]
 8007b6a:	2b0b      	cmp	r3, #11
 8007b6c:	d851      	bhi.n	8007c12 <USBD_CDC_Setup+0x18a>
 8007b6e:	a201      	add	r2, pc, #4	; (adr r2, 8007b74 <USBD_CDC_Setup+0xec>)
 8007b70:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007b74:	08007ba5 	.word	0x08007ba5
 8007b78:	08007c21 	.word	0x08007c21
 8007b7c:	08007c13 	.word	0x08007c13
 8007b80:	08007c13 	.word	0x08007c13
 8007b84:	08007c13 	.word	0x08007c13
 8007b88:	08007c13 	.word	0x08007c13
 8007b8c:	08007c13 	.word	0x08007c13
 8007b90:	08007c13 	.word	0x08007c13
 8007b94:	08007c13 	.word	0x08007c13
 8007b98:	08007c13 	.word	0x08007c13
 8007b9c:	08007bcf 	.word	0x08007bcf
 8007ba0:	08007bf9 	.word	0x08007bf9
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007ba4:	687b      	ldr	r3, [r7, #4]
 8007ba6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007baa:	b2db      	uxtb	r3, r3
 8007bac:	2b03      	cmp	r3, #3
 8007bae:	d107      	bne.n	8007bc0 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8007bb0:	f107 030a 	add.w	r3, r7, #10
 8007bb4:	2202      	movs	r2, #2
 8007bb6:	4619      	mov	r1, r3
 8007bb8:	6878      	ldr	r0, [r7, #4]
 8007bba:	f001 fd26 	bl	800960a <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8007bbe:	e032      	b.n	8007c26 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8007bc0:	6839      	ldr	r1, [r7, #0]
 8007bc2:	6878      	ldr	r0, [r7, #4]
 8007bc4:	f001 fcb1 	bl	800952a <USBD_CtlError>
            ret = USBD_FAIL;
 8007bc8:	2303      	movs	r3, #3
 8007bca:	75fb      	strb	r3, [r7, #23]
          break;
 8007bcc:	e02b      	b.n	8007c26 <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007bd4:	b2db      	uxtb	r3, r3
 8007bd6:	2b03      	cmp	r3, #3
 8007bd8:	d107      	bne.n	8007bea <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 8007bda:	f107 030d 	add.w	r3, r7, #13
 8007bde:	2201      	movs	r2, #1
 8007be0:	4619      	mov	r1, r3
 8007be2:	6878      	ldr	r0, [r7, #4]
 8007be4:	f001 fd11 	bl	800960a <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8007be8:	e01d      	b.n	8007c26 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8007bea:	6839      	ldr	r1, [r7, #0]
 8007bec:	6878      	ldr	r0, [r7, #4]
 8007bee:	f001 fc9c 	bl	800952a <USBD_CtlError>
            ret = USBD_FAIL;
 8007bf2:	2303      	movs	r3, #3
 8007bf4:	75fb      	strb	r3, [r7, #23]
          break;
 8007bf6:	e016      	b.n	8007c26 <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007bfe:	b2db      	uxtb	r3, r3
 8007c00:	2b03      	cmp	r3, #3
 8007c02:	d00f      	beq.n	8007c24 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 8007c04:	6839      	ldr	r1, [r7, #0]
 8007c06:	6878      	ldr	r0, [r7, #4]
 8007c08:	f001 fc8f 	bl	800952a <USBD_CtlError>
            ret = USBD_FAIL;
 8007c0c:	2303      	movs	r3, #3
 8007c0e:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8007c10:	e008      	b.n	8007c24 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 8007c12:	6839      	ldr	r1, [r7, #0]
 8007c14:	6878      	ldr	r0, [r7, #4]
 8007c16:	f001 fc88 	bl	800952a <USBD_CtlError>
          ret = USBD_FAIL;
 8007c1a:	2303      	movs	r3, #3
 8007c1c:	75fb      	strb	r3, [r7, #23]
          break;
 8007c1e:	e002      	b.n	8007c26 <USBD_CDC_Setup+0x19e>
          break;
 8007c20:	bf00      	nop
 8007c22:	e008      	b.n	8007c36 <USBD_CDC_Setup+0x1ae>
          break;
 8007c24:	bf00      	nop
      }
      break;
 8007c26:	e006      	b.n	8007c36 <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 8007c28:	6839      	ldr	r1, [r7, #0]
 8007c2a:	6878      	ldr	r0, [r7, #4]
 8007c2c:	f001 fc7d 	bl	800952a <USBD_CtlError>
      ret = USBD_FAIL;
 8007c30:	2303      	movs	r3, #3
 8007c32:	75fb      	strb	r3, [r7, #23]
      break;
 8007c34:	bf00      	nop
  }

  return (uint8_t)ret;
 8007c36:	7dfb      	ldrb	r3, [r7, #23]
}
 8007c38:	4618      	mov	r0, r3
 8007c3a:	3718      	adds	r7, #24
 8007c3c:	46bd      	mov	sp, r7
 8007c3e:	bd80      	pop	{r7, pc}

08007c40 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8007c40:	b580      	push	{r7, lr}
 8007c42:	b084      	sub	sp, #16
 8007c44:	af00      	add	r7, sp, #0
 8007c46:	6078      	str	r0, [r7, #4]
 8007c48:	460b      	mov	r3, r1
 8007c4a:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 8007c4c:	687b      	ldr	r3, [r7, #4]
 8007c4e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8007c52:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	32b0      	adds	r2, #176	; 0xb0
 8007c5e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007c62:	2b00      	cmp	r3, #0
 8007c64:	d101      	bne.n	8007c6a <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 8007c66:	2303      	movs	r3, #3
 8007c68:	e065      	b.n	8007d36 <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007c6a:	687b      	ldr	r3, [r7, #4]
 8007c6c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	32b0      	adds	r2, #176	; 0xb0
 8007c74:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007c78:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8007c7a:	78fb      	ldrb	r3, [r7, #3]
 8007c7c:	f003 020f 	and.w	r2, r3, #15
 8007c80:	6879      	ldr	r1, [r7, #4]
 8007c82:	4613      	mov	r3, r2
 8007c84:	009b      	lsls	r3, r3, #2
 8007c86:	4413      	add	r3, r2
 8007c88:	009b      	lsls	r3, r3, #2
 8007c8a:	440b      	add	r3, r1
 8007c8c:	3318      	adds	r3, #24
 8007c8e:	681b      	ldr	r3, [r3, #0]
 8007c90:	2b00      	cmp	r3, #0
 8007c92:	d02f      	beq.n	8007cf4 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 8007c94:	78fb      	ldrb	r3, [r7, #3]
 8007c96:	f003 020f 	and.w	r2, r3, #15
 8007c9a:	6879      	ldr	r1, [r7, #4]
 8007c9c:	4613      	mov	r3, r2
 8007c9e:	009b      	lsls	r3, r3, #2
 8007ca0:	4413      	add	r3, r2
 8007ca2:	009b      	lsls	r3, r3, #2
 8007ca4:	440b      	add	r3, r1
 8007ca6:	3318      	adds	r3, #24
 8007ca8:	681a      	ldr	r2, [r3, #0]
 8007caa:	78fb      	ldrb	r3, [r7, #3]
 8007cac:	f003 010f 	and.w	r1, r3, #15
 8007cb0:	68f8      	ldr	r0, [r7, #12]
 8007cb2:	460b      	mov	r3, r1
 8007cb4:	00db      	lsls	r3, r3, #3
 8007cb6:	440b      	add	r3, r1
 8007cb8:	009b      	lsls	r3, r3, #2
 8007cba:	4403      	add	r3, r0
 8007cbc:	3348      	adds	r3, #72	; 0x48
 8007cbe:	681b      	ldr	r3, [r3, #0]
 8007cc0:	fbb2 f1f3 	udiv	r1, r2, r3
 8007cc4:	fb01 f303 	mul.w	r3, r1, r3
 8007cc8:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8007cca:	2b00      	cmp	r3, #0
 8007ccc:	d112      	bne.n	8007cf4 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 8007cce:	78fb      	ldrb	r3, [r7, #3]
 8007cd0:	f003 020f 	and.w	r2, r3, #15
 8007cd4:	6879      	ldr	r1, [r7, #4]
 8007cd6:	4613      	mov	r3, r2
 8007cd8:	009b      	lsls	r3, r3, #2
 8007cda:	4413      	add	r3, r2
 8007cdc:	009b      	lsls	r3, r3, #2
 8007cde:	440b      	add	r3, r1
 8007ce0:	3318      	adds	r3, #24
 8007ce2:	2200      	movs	r2, #0
 8007ce4:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8007ce6:	78f9      	ldrb	r1, [r7, #3]
 8007ce8:	2300      	movs	r3, #0
 8007cea:	2200      	movs	r2, #0
 8007cec:	6878      	ldr	r0, [r7, #4]
 8007cee:	f002 fa95 	bl	800a21c <USBD_LL_Transmit>
 8007cf2:	e01f      	b.n	8007d34 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 8007cf4:	68bb      	ldr	r3, [r7, #8]
 8007cf6:	2200      	movs	r2, #0
 8007cf8:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8007d02:	687a      	ldr	r2, [r7, #4]
 8007d04:	33b0      	adds	r3, #176	; 0xb0
 8007d06:	009b      	lsls	r3, r3, #2
 8007d08:	4413      	add	r3, r2
 8007d0a:	685b      	ldr	r3, [r3, #4]
 8007d0c:	691b      	ldr	r3, [r3, #16]
 8007d0e:	2b00      	cmp	r3, #0
 8007d10:	d010      	beq.n	8007d34 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8007d18:	687a      	ldr	r2, [r7, #4]
 8007d1a:	33b0      	adds	r3, #176	; 0xb0
 8007d1c:	009b      	lsls	r3, r3, #2
 8007d1e:	4413      	add	r3, r2
 8007d20:	685b      	ldr	r3, [r3, #4]
 8007d22:	691b      	ldr	r3, [r3, #16]
 8007d24:	68ba      	ldr	r2, [r7, #8]
 8007d26:	f8d2 0208 	ldr.w	r0, [r2, #520]	; 0x208
 8007d2a:	68ba      	ldr	r2, [r7, #8]
 8007d2c:	f502 7104 	add.w	r1, r2, #528	; 0x210
 8007d30:	78fa      	ldrb	r2, [r7, #3]
 8007d32:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 8007d34:	2300      	movs	r3, #0
}
 8007d36:	4618      	mov	r0, r3
 8007d38:	3710      	adds	r7, #16
 8007d3a:	46bd      	mov	sp, r7
 8007d3c:	bd80      	pop	{r7, pc}

08007d3e <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8007d3e:	b580      	push	{r7, lr}
 8007d40:	b084      	sub	sp, #16
 8007d42:	af00      	add	r7, sp, #0
 8007d44:	6078      	str	r0, [r7, #4]
 8007d46:	460b      	mov	r3, r1
 8007d48:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	32b0      	adds	r2, #176	; 0xb0
 8007d54:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007d58:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	32b0      	adds	r2, #176	; 0xb0
 8007d64:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007d68:	2b00      	cmp	r3, #0
 8007d6a:	d101      	bne.n	8007d70 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 8007d6c:	2303      	movs	r3, #3
 8007d6e:	e01a      	b.n	8007da6 <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8007d70:	78fb      	ldrb	r3, [r7, #3]
 8007d72:	4619      	mov	r1, r3
 8007d74:	6878      	ldr	r0, [r7, #4]
 8007d76:	f002 fa93 	bl	800a2a0 <USBD_LL_GetRxDataSize>
 8007d7a:	4602      	mov	r2, r0
 8007d7c:	68fb      	ldr	r3, [r7, #12]
 8007d7e:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8007d82:	687b      	ldr	r3, [r7, #4]
 8007d84:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8007d88:	687a      	ldr	r2, [r7, #4]
 8007d8a:	33b0      	adds	r3, #176	; 0xb0
 8007d8c:	009b      	lsls	r3, r3, #2
 8007d8e:	4413      	add	r3, r2
 8007d90:	685b      	ldr	r3, [r3, #4]
 8007d92:	68db      	ldr	r3, [r3, #12]
 8007d94:	68fa      	ldr	r2, [r7, #12]
 8007d96:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 8007d9a:	68fa      	ldr	r2, [r7, #12]
 8007d9c:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 8007da0:	4611      	mov	r1, r2
 8007da2:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 8007da4:	2300      	movs	r3, #0
}
 8007da6:	4618      	mov	r0, r3
 8007da8:	3710      	adds	r7, #16
 8007daa:	46bd      	mov	sp, r7
 8007dac:	bd80      	pop	{r7, pc}

08007dae <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8007dae:	b580      	push	{r7, lr}
 8007db0:	b084      	sub	sp, #16
 8007db2:	af00      	add	r7, sp, #0
 8007db4:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007db6:	687b      	ldr	r3, [r7, #4]
 8007db8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	32b0      	adds	r2, #176	; 0xb0
 8007dc0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007dc4:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8007dc6:	68fb      	ldr	r3, [r7, #12]
 8007dc8:	2b00      	cmp	r3, #0
 8007dca:	d101      	bne.n	8007dd0 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8007dcc:	2303      	movs	r3, #3
 8007dce:	e025      	b.n	8007e1c <USBD_CDC_EP0_RxReady+0x6e>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8007dd6:	687a      	ldr	r2, [r7, #4]
 8007dd8:	33b0      	adds	r3, #176	; 0xb0
 8007dda:	009b      	lsls	r3, r3, #2
 8007ddc:	4413      	add	r3, r2
 8007dde:	685b      	ldr	r3, [r3, #4]
 8007de0:	2b00      	cmp	r3, #0
 8007de2:	d01a      	beq.n	8007e1a <USBD_CDC_EP0_RxReady+0x6c>
 8007de4:	68fb      	ldr	r3, [r7, #12]
 8007de6:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8007dea:	2bff      	cmp	r3, #255	; 0xff
 8007dec:	d015      	beq.n	8007e1a <USBD_CDC_EP0_RxReady+0x6c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8007df4:	687a      	ldr	r2, [r7, #4]
 8007df6:	33b0      	adds	r3, #176	; 0xb0
 8007df8:	009b      	lsls	r3, r3, #2
 8007dfa:	4413      	add	r3, r2
 8007dfc:	685b      	ldr	r3, [r3, #4]
 8007dfe:	689b      	ldr	r3, [r3, #8]
 8007e00:	68fa      	ldr	r2, [r7, #12]
 8007e02:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                                     (uint8_t *)hcdc->data,
 8007e06:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 8007e08:	68fa      	ldr	r2, [r7, #12]
 8007e0a:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8007e0e:	b292      	uxth	r2, r2
 8007e10:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8007e12:	68fb      	ldr	r3, [r7, #12]
 8007e14:	22ff      	movs	r2, #255	; 0xff
 8007e16:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
  }

  return (uint8_t)USBD_OK;
 8007e1a:	2300      	movs	r3, #0
}
 8007e1c:	4618      	mov	r0, r3
 8007e1e:	3710      	adds	r7, #16
 8007e20:	46bd      	mov	sp, r7
 8007e22:	bd80      	pop	{r7, pc}

08007e24 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8007e24:	b580      	push	{r7, lr}
 8007e26:	b086      	sub	sp, #24
 8007e28:	af00      	add	r7, sp, #0
 8007e2a:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8007e2c:	2182      	movs	r1, #130	; 0x82
 8007e2e:	4818      	ldr	r0, [pc, #96]	; (8007e90 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8007e30:	f000 fd44 	bl	80088bc <USBD_GetEpDesc>
 8007e34:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8007e36:	2101      	movs	r1, #1
 8007e38:	4815      	ldr	r0, [pc, #84]	; (8007e90 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8007e3a:	f000 fd3f 	bl	80088bc <USBD_GetEpDesc>
 8007e3e:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8007e40:	2181      	movs	r1, #129	; 0x81
 8007e42:	4813      	ldr	r0, [pc, #76]	; (8007e90 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8007e44:	f000 fd3a 	bl	80088bc <USBD_GetEpDesc>
 8007e48:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8007e4a:	697b      	ldr	r3, [r7, #20]
 8007e4c:	2b00      	cmp	r3, #0
 8007e4e:	d002      	beq.n	8007e56 <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8007e50:	697b      	ldr	r3, [r7, #20]
 8007e52:	2210      	movs	r2, #16
 8007e54:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8007e56:	693b      	ldr	r3, [r7, #16]
 8007e58:	2b00      	cmp	r3, #0
 8007e5a:	d006      	beq.n	8007e6a <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8007e5c:	693b      	ldr	r3, [r7, #16]
 8007e5e:	2200      	movs	r2, #0
 8007e60:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007e64:	711a      	strb	r2, [r3, #4]
 8007e66:	2200      	movs	r2, #0
 8007e68:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8007e6a:	68fb      	ldr	r3, [r7, #12]
 8007e6c:	2b00      	cmp	r3, #0
 8007e6e:	d006      	beq.n	8007e7e <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8007e70:	68fb      	ldr	r3, [r7, #12]
 8007e72:	2200      	movs	r2, #0
 8007e74:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007e78:	711a      	strb	r2, [r3, #4]
 8007e7a:	2200      	movs	r2, #0
 8007e7c:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8007e7e:	687b      	ldr	r3, [r7, #4]
 8007e80:	2243      	movs	r2, #67	; 0x43
 8007e82:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8007e84:	4b02      	ldr	r3, [pc, #8]	; (8007e90 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 8007e86:	4618      	mov	r0, r3
 8007e88:	3718      	adds	r7, #24
 8007e8a:	46bd      	mov	sp, r7
 8007e8c:	bd80      	pop	{r7, pc}
 8007e8e:	bf00      	nop
 8007e90:	20000090 	.word	0x20000090

08007e94 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8007e94:	b580      	push	{r7, lr}
 8007e96:	b086      	sub	sp, #24
 8007e98:	af00      	add	r7, sp, #0
 8007e9a:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8007e9c:	2182      	movs	r1, #130	; 0x82
 8007e9e:	4818      	ldr	r0, [pc, #96]	; (8007f00 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8007ea0:	f000 fd0c 	bl	80088bc <USBD_GetEpDesc>
 8007ea4:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8007ea6:	2101      	movs	r1, #1
 8007ea8:	4815      	ldr	r0, [pc, #84]	; (8007f00 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8007eaa:	f000 fd07 	bl	80088bc <USBD_GetEpDesc>
 8007eae:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8007eb0:	2181      	movs	r1, #129	; 0x81
 8007eb2:	4813      	ldr	r0, [pc, #76]	; (8007f00 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8007eb4:	f000 fd02 	bl	80088bc <USBD_GetEpDesc>
 8007eb8:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8007eba:	697b      	ldr	r3, [r7, #20]
 8007ebc:	2b00      	cmp	r3, #0
 8007ebe:	d002      	beq.n	8007ec6 <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 8007ec0:	697b      	ldr	r3, [r7, #20]
 8007ec2:	2210      	movs	r2, #16
 8007ec4:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8007ec6:	693b      	ldr	r3, [r7, #16]
 8007ec8:	2b00      	cmp	r3, #0
 8007eca:	d006      	beq.n	8007eda <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8007ecc:	693b      	ldr	r3, [r7, #16]
 8007ece:	2200      	movs	r2, #0
 8007ed0:	711a      	strb	r2, [r3, #4]
 8007ed2:	2200      	movs	r2, #0
 8007ed4:	f042 0202 	orr.w	r2, r2, #2
 8007ed8:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8007eda:	68fb      	ldr	r3, [r7, #12]
 8007edc:	2b00      	cmp	r3, #0
 8007ede:	d006      	beq.n	8007eee <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8007ee0:	68fb      	ldr	r3, [r7, #12]
 8007ee2:	2200      	movs	r2, #0
 8007ee4:	711a      	strb	r2, [r3, #4]
 8007ee6:	2200      	movs	r2, #0
 8007ee8:	f042 0202 	orr.w	r2, r2, #2
 8007eec:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8007eee:	687b      	ldr	r3, [r7, #4]
 8007ef0:	2243      	movs	r2, #67	; 0x43
 8007ef2:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8007ef4:	4b02      	ldr	r3, [pc, #8]	; (8007f00 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 8007ef6:	4618      	mov	r0, r3
 8007ef8:	3718      	adds	r7, #24
 8007efa:	46bd      	mov	sp, r7
 8007efc:	bd80      	pop	{r7, pc}
 8007efe:	bf00      	nop
 8007f00:	20000090 	.word	0x20000090

08007f04 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8007f04:	b580      	push	{r7, lr}
 8007f06:	b086      	sub	sp, #24
 8007f08:	af00      	add	r7, sp, #0
 8007f0a:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8007f0c:	2182      	movs	r1, #130	; 0x82
 8007f0e:	4818      	ldr	r0, [pc, #96]	; (8007f70 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8007f10:	f000 fcd4 	bl	80088bc <USBD_GetEpDesc>
 8007f14:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8007f16:	2101      	movs	r1, #1
 8007f18:	4815      	ldr	r0, [pc, #84]	; (8007f70 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8007f1a:	f000 fccf 	bl	80088bc <USBD_GetEpDesc>
 8007f1e:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8007f20:	2181      	movs	r1, #129	; 0x81
 8007f22:	4813      	ldr	r0, [pc, #76]	; (8007f70 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8007f24:	f000 fcca 	bl	80088bc <USBD_GetEpDesc>
 8007f28:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8007f2a:	697b      	ldr	r3, [r7, #20]
 8007f2c:	2b00      	cmp	r3, #0
 8007f2e:	d002      	beq.n	8007f36 <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8007f30:	697b      	ldr	r3, [r7, #20]
 8007f32:	2210      	movs	r2, #16
 8007f34:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8007f36:	693b      	ldr	r3, [r7, #16]
 8007f38:	2b00      	cmp	r3, #0
 8007f3a:	d006      	beq.n	8007f4a <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8007f3c:	693b      	ldr	r3, [r7, #16]
 8007f3e:	2200      	movs	r2, #0
 8007f40:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007f44:	711a      	strb	r2, [r3, #4]
 8007f46:	2200      	movs	r2, #0
 8007f48:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8007f4a:	68fb      	ldr	r3, [r7, #12]
 8007f4c:	2b00      	cmp	r3, #0
 8007f4e:	d006      	beq.n	8007f5e <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8007f50:	68fb      	ldr	r3, [r7, #12]
 8007f52:	2200      	movs	r2, #0
 8007f54:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007f58:	711a      	strb	r2, [r3, #4]
 8007f5a:	2200      	movs	r2, #0
 8007f5c:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8007f5e:	687b      	ldr	r3, [r7, #4]
 8007f60:	2243      	movs	r2, #67	; 0x43
 8007f62:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8007f64:	4b02      	ldr	r3, [pc, #8]	; (8007f70 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 8007f66:	4618      	mov	r0, r3
 8007f68:	3718      	adds	r7, #24
 8007f6a:	46bd      	mov	sp, r7
 8007f6c:	bd80      	pop	{r7, pc}
 8007f6e:	bf00      	nop
 8007f70:	20000090 	.word	0x20000090

08007f74 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8007f74:	b480      	push	{r7}
 8007f76:	b083      	sub	sp, #12
 8007f78:	af00      	add	r7, sp, #0
 8007f7a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8007f7c:	687b      	ldr	r3, [r7, #4]
 8007f7e:	220a      	movs	r2, #10
 8007f80:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 8007f82:	4b03      	ldr	r3, [pc, #12]	; (8007f90 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8007f84:	4618      	mov	r0, r3
 8007f86:	370c      	adds	r7, #12
 8007f88:	46bd      	mov	sp, r7
 8007f8a:	bc80      	pop	{r7}
 8007f8c:	4770      	bx	lr
 8007f8e:	bf00      	nop
 8007f90:	2000004c 	.word	0x2000004c

08007f94 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8007f94:	b480      	push	{r7}
 8007f96:	b083      	sub	sp, #12
 8007f98:	af00      	add	r7, sp, #0
 8007f9a:	6078      	str	r0, [r7, #4]
 8007f9c:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8007f9e:	683b      	ldr	r3, [r7, #0]
 8007fa0:	2b00      	cmp	r3, #0
 8007fa2:	d101      	bne.n	8007fa8 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8007fa4:	2303      	movs	r3, #3
 8007fa6:	e009      	b.n	8007fbc <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 8007fa8:	687b      	ldr	r3, [r7, #4]
 8007faa:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8007fae:	687a      	ldr	r2, [r7, #4]
 8007fb0:	33b0      	adds	r3, #176	; 0xb0
 8007fb2:	009b      	lsls	r3, r3, #2
 8007fb4:	4413      	add	r3, r2
 8007fb6:	683a      	ldr	r2, [r7, #0]
 8007fb8:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 8007fba:	2300      	movs	r3, #0
}
 8007fbc:	4618      	mov	r0, r3
 8007fbe:	370c      	adds	r7, #12
 8007fc0:	46bd      	mov	sp, r7
 8007fc2:	bc80      	pop	{r7}
 8007fc4:	4770      	bx	lr

08007fc6 <USBD_CDC_SetTxBuffer>:
  * @param  length: Tx Buffer length
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8007fc6:	b480      	push	{r7}
 8007fc8:	b087      	sub	sp, #28
 8007fca:	af00      	add	r7, sp, #0
 8007fcc:	60f8      	str	r0, [r7, #12]
 8007fce:	60b9      	str	r1, [r7, #8]
 8007fd0:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007fd2:	68fb      	ldr	r3, [r7, #12]
 8007fd4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8007fd8:	68fb      	ldr	r3, [r7, #12]
 8007fda:	32b0      	adds	r2, #176	; 0xb0
 8007fdc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007fe0:	617b      	str	r3, [r7, #20]

  if (hcdc == NULL)
 8007fe2:	697b      	ldr	r3, [r7, #20]
 8007fe4:	2b00      	cmp	r3, #0
 8007fe6:	d101      	bne.n	8007fec <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8007fe8:	2303      	movs	r3, #3
 8007fea:	e008      	b.n	8007ffe <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 8007fec:	697b      	ldr	r3, [r7, #20]
 8007fee:	68ba      	ldr	r2, [r7, #8]
 8007ff0:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 8007ff4:	697b      	ldr	r3, [r7, #20]
 8007ff6:	687a      	ldr	r2, [r7, #4]
 8007ff8:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return (uint8_t)USBD_OK;
 8007ffc:	2300      	movs	r3, #0
}
 8007ffe:	4618      	mov	r0, r3
 8008000:	371c      	adds	r7, #28
 8008002:	46bd      	mov	sp, r7
 8008004:	bc80      	pop	{r7}
 8008006:	4770      	bx	lr

08008008 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8008008:	b480      	push	{r7}
 800800a:	b085      	sub	sp, #20
 800800c:	af00      	add	r7, sp, #0
 800800e:	6078      	str	r0, [r7, #4]
 8008010:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008012:	687b      	ldr	r3, [r7, #4]
 8008014:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8008018:	687b      	ldr	r3, [r7, #4]
 800801a:	32b0      	adds	r2, #176	; 0xb0
 800801c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008020:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8008022:	68fb      	ldr	r3, [r7, #12]
 8008024:	2b00      	cmp	r3, #0
 8008026:	d101      	bne.n	800802c <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 8008028:	2303      	movs	r3, #3
 800802a:	e004      	b.n	8008036 <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 800802c:	68fb      	ldr	r3, [r7, #12]
 800802e:	683a      	ldr	r2, [r7, #0]
 8008030:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return (uint8_t)USBD_OK;
 8008034:	2300      	movs	r3, #0
}
 8008036:	4618      	mov	r0, r3
 8008038:	3714      	adds	r7, #20
 800803a:	46bd      	mov	sp, r7
 800803c:	bc80      	pop	{r7}
 800803e:	4770      	bx	lr

08008040 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8008040:	b580      	push	{r7, lr}
 8008042:	b084      	sub	sp, #16
 8008044:	af00      	add	r7, sp, #0
 8008046:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008048:	687b      	ldr	r3, [r7, #4]
 800804a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800804e:	687b      	ldr	r3, [r7, #4]
 8008050:	32b0      	adds	r2, #176	; 0xb0
 8008052:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008056:	60bb      	str	r3, [r7, #8]
  USBD_StatusTypeDef ret = USBD_BUSY;
 8008058:	2301      	movs	r3, #1
 800805a:	73fb      	strb	r3, [r7, #15]

#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK);
#endif /* USE_USBD_COMPOSITE */
  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8008062:	687b      	ldr	r3, [r7, #4]
 8008064:	32b0      	adds	r2, #176	; 0xb0
 8008066:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800806a:	2b00      	cmp	r3, #0
 800806c:	d101      	bne.n	8008072 <USBD_CDC_TransmitPacket+0x32>
  {
    return (uint8_t)USBD_FAIL;
 800806e:	2303      	movs	r3, #3
 8008070:	e025      	b.n	80080be <USBD_CDC_TransmitPacket+0x7e>
  }

  if (hcdc->TxState == 0U)
 8008072:	68bb      	ldr	r3, [r7, #8]
 8008074:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8008078:	2b00      	cmp	r3, #0
 800807a:	d11f      	bne.n	80080bc <USBD_CDC_TransmitPacket+0x7c>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 800807c:	68bb      	ldr	r3, [r7, #8]
 800807e:	2201      	movs	r2, #1
 8008080:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 8008084:	4b10      	ldr	r3, [pc, #64]	; (80080c8 <USBD_CDC_TransmitPacket+0x88>)
 8008086:	781b      	ldrb	r3, [r3, #0]
 8008088:	f003 020f 	and.w	r2, r3, #15
 800808c:	68bb      	ldr	r3, [r7, #8]
 800808e:	f8d3 1210 	ldr.w	r1, [r3, #528]	; 0x210
 8008092:	6878      	ldr	r0, [r7, #4]
 8008094:	4613      	mov	r3, r2
 8008096:	009b      	lsls	r3, r3, #2
 8008098:	4413      	add	r3, r2
 800809a:	009b      	lsls	r3, r3, #2
 800809c:	4403      	add	r3, r0
 800809e:	3318      	adds	r3, #24
 80080a0:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 80080a2:	4b09      	ldr	r3, [pc, #36]	; (80080c8 <USBD_CDC_TransmitPacket+0x88>)
 80080a4:	7819      	ldrb	r1, [r3, #0]
 80080a6:	68bb      	ldr	r3, [r7, #8]
 80080a8:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 80080ac:	68bb      	ldr	r3, [r7, #8]
 80080ae:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 80080b2:	6878      	ldr	r0, [r7, #4]
 80080b4:	f002 f8b2 	bl	800a21c <USBD_LL_Transmit>

    ret = USBD_OK;
 80080b8:	2300      	movs	r3, #0
 80080ba:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 80080bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80080be:	4618      	mov	r0, r3
 80080c0:	3710      	adds	r7, #16
 80080c2:	46bd      	mov	sp, r7
 80080c4:	bd80      	pop	{r7, pc}
 80080c6:	bf00      	nop
 80080c8:	200000d3 	.word	0x200000d3

080080cc <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 80080cc:	b580      	push	{r7, lr}
 80080ce:	b084      	sub	sp, #16
 80080d0:	af00      	add	r7, sp, #0
 80080d2:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80080d4:	687b      	ldr	r3, [r7, #4]
 80080d6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80080da:	687b      	ldr	r3, [r7, #4]
 80080dc:	32b0      	adds	r2, #176	; 0xb0
 80080de:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80080e2:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 80080e4:	687b      	ldr	r3, [r7, #4]
 80080e6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80080ea:	687b      	ldr	r3, [r7, #4]
 80080ec:	32b0      	adds	r2, #176	; 0xb0
 80080ee:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80080f2:	2b00      	cmp	r3, #0
 80080f4:	d101      	bne.n	80080fa <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 80080f6:	2303      	movs	r3, #3
 80080f8:	e018      	b.n	800812c <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80080fa:	687b      	ldr	r3, [r7, #4]
 80080fc:	7c1b      	ldrb	r3, [r3, #16]
 80080fe:	2b00      	cmp	r3, #0
 8008100:	d10a      	bne.n	8008118 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8008102:	4b0c      	ldr	r3, [pc, #48]	; (8008134 <USBD_CDC_ReceivePacket+0x68>)
 8008104:	7819      	ldrb	r1, [r3, #0]
 8008106:	68fb      	ldr	r3, [r7, #12]
 8008108:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800810c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8008110:	6878      	ldr	r0, [r7, #4]
 8008112:	f002 f8a4 	bl	800a25e <USBD_LL_PrepareReceive>
 8008116:	e008      	b.n	800812a <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8008118:	4b06      	ldr	r3, [pc, #24]	; (8008134 <USBD_CDC_ReceivePacket+0x68>)
 800811a:	7819      	ldrb	r1, [r3, #0]
 800811c:	68fb      	ldr	r3, [r7, #12]
 800811e:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8008122:	2340      	movs	r3, #64	; 0x40
 8008124:	6878      	ldr	r0, [r7, #4]
 8008126:	f002 f89a 	bl	800a25e <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800812a:	2300      	movs	r3, #0
}
 800812c:	4618      	mov	r0, r3
 800812e:	3710      	adds	r7, #16
 8008130:	46bd      	mov	sp, r7
 8008132:	bd80      	pop	{r7, pc}
 8008134:	200000d4 	.word	0x200000d4

08008138 <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8008138:	b580      	push	{r7, lr}
 800813a:	b086      	sub	sp, #24
 800813c:	af00      	add	r7, sp, #0
 800813e:	60f8      	str	r0, [r7, #12]
 8008140:	60b9      	str	r1, [r7, #8]
 8008142:	4613      	mov	r3, r2
 8008144:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8008146:	68fb      	ldr	r3, [r7, #12]
 8008148:	2b00      	cmp	r3, #0
 800814a:	d101      	bne.n	8008150 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800814c:	2303      	movs	r3, #3
 800814e:	e01f      	b.n	8008190 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 8008150:	68fb      	ldr	r3, [r7, #12]
 8008152:	2200      	movs	r2, #0
 8008154:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  pdev->pUserData[0] = NULL;
 8008158:	68fb      	ldr	r3, [r7, #12]
 800815a:	2200      	movs	r2, #0
 800815c:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 8008160:	68fb      	ldr	r3, [r7, #12]
 8008162:	2200      	movs	r2, #0
 8008164:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8008168:	68bb      	ldr	r3, [r7, #8]
 800816a:	2b00      	cmp	r3, #0
 800816c:	d003      	beq.n	8008176 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800816e:	68fb      	ldr	r3, [r7, #12]
 8008170:	68ba      	ldr	r2, [r7, #8]
 8008172:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8008176:	68fb      	ldr	r3, [r7, #12]
 8008178:	2201      	movs	r2, #1
 800817a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 800817e:	68fb      	ldr	r3, [r7, #12]
 8008180:	79fa      	ldrb	r2, [r7, #7]
 8008182:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8008184:	68f8      	ldr	r0, [r7, #12]
 8008186:	f001 ff15 	bl	8009fb4 <USBD_LL_Init>
 800818a:	4603      	mov	r3, r0
 800818c:	75fb      	strb	r3, [r7, #23]

  return ret;
 800818e:	7dfb      	ldrb	r3, [r7, #23]
}
 8008190:	4618      	mov	r0, r3
 8008192:	3718      	adds	r7, #24
 8008194:	46bd      	mov	sp, r7
 8008196:	bd80      	pop	{r7, pc}

08008198 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8008198:	b580      	push	{r7, lr}
 800819a:	b084      	sub	sp, #16
 800819c:	af00      	add	r7, sp, #0
 800819e:	6078      	str	r0, [r7, #4]
 80081a0:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 80081a2:	2300      	movs	r3, #0
 80081a4:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 80081a6:	683b      	ldr	r3, [r7, #0]
 80081a8:	2b00      	cmp	r3, #0
 80081aa:	d101      	bne.n	80081b0 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 80081ac:	2303      	movs	r3, #3
 80081ae:	e025      	b.n	80081fc <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 80081b0:	687b      	ldr	r3, [r7, #4]
 80081b2:	683a      	ldr	r2, [r7, #0]
 80081b4:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 80081b8:	687b      	ldr	r3, [r7, #4]
 80081ba:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80081be:	687b      	ldr	r3, [r7, #4]
 80081c0:	32ae      	adds	r2, #174	; 0xae
 80081c2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80081c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80081c8:	2b00      	cmp	r3, #0
 80081ca:	d00f      	beq.n	80081ec <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 80081cc:	687b      	ldr	r3, [r7, #4]
 80081ce:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80081d2:	687b      	ldr	r3, [r7, #4]
 80081d4:	32ae      	adds	r2, #174	; 0xae
 80081d6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80081da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80081dc:	f107 020e 	add.w	r2, r7, #14
 80081e0:	4610      	mov	r0, r2
 80081e2:	4798      	blx	r3
 80081e4:	4602      	mov	r2, r0
 80081e6:	687b      	ldr	r3, [r7, #4]
 80081e8:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses ++;
 80081ec:	687b      	ldr	r3, [r7, #4]
 80081ee:	f8d3 32d8 	ldr.w	r3, [r3, #728]	; 0x2d8
 80081f2:	1c5a      	adds	r2, r3, #1
 80081f4:	687b      	ldr	r3, [r7, #4]
 80081f6:	f8c3 22d8 	str.w	r2, [r3, #728]	; 0x2d8

  return USBD_OK;
 80081fa:	2300      	movs	r3, #0
}
 80081fc:	4618      	mov	r0, r3
 80081fe:	3710      	adds	r7, #16
 8008200:	46bd      	mov	sp, r7
 8008202:	bd80      	pop	{r7, pc}

08008204 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8008204:	b580      	push	{r7, lr}
 8008206:	b082      	sub	sp, #8
 8008208:	af00      	add	r7, sp, #0
 800820a:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800820c:	6878      	ldr	r0, [r7, #4]
 800820e:	f001 ff1d 	bl	800a04c <USBD_LL_Start>
 8008212:	4603      	mov	r3, r0
}
 8008214:	4618      	mov	r0, r3
 8008216:	3708      	adds	r7, #8
 8008218:	46bd      	mov	sp, r7
 800821a:	bd80      	pop	{r7, pc}

0800821c <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 800821c:	b480      	push	{r7}
 800821e:	b083      	sub	sp, #12
 8008220:	af00      	add	r7, sp, #0
 8008222:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8008224:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 8008226:	4618      	mov	r0, r3
 8008228:	370c      	adds	r7, #12
 800822a:	46bd      	mov	sp, r7
 800822c:	bc80      	pop	{r7}
 800822e:	4770      	bx	lr

08008230 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8008230:	b580      	push	{r7, lr}
 8008232:	b084      	sub	sp, #16
 8008234:	af00      	add	r7, sp, #0
 8008236:	6078      	str	r0, [r7, #4]
 8008238:	460b      	mov	r3, r1
 800823a:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800823c:	2300      	movs	r3, #0
 800823e:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8008240:	687b      	ldr	r3, [r7, #4]
 8008242:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008246:	2b00      	cmp	r3, #0
 8008248:	d009      	beq.n	800825e <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 800824a:	687b      	ldr	r3, [r7, #4]
 800824c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008250:	681b      	ldr	r3, [r3, #0]
 8008252:	78fa      	ldrb	r2, [r7, #3]
 8008254:	4611      	mov	r1, r2
 8008256:	6878      	ldr	r0, [r7, #4]
 8008258:	4798      	blx	r3
 800825a:	4603      	mov	r3, r0
 800825c:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800825e:	7bfb      	ldrb	r3, [r7, #15]
}
 8008260:	4618      	mov	r0, r3
 8008262:	3710      	adds	r7, #16
 8008264:	46bd      	mov	sp, r7
 8008266:	bd80      	pop	{r7, pc}

08008268 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8008268:	b580      	push	{r7, lr}
 800826a:	b084      	sub	sp, #16
 800826c:	af00      	add	r7, sp, #0
 800826e:	6078      	str	r0, [r7, #4]
 8008270:	460b      	mov	r3, r1
 8008272:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8008274:	2300      	movs	r3, #0
 8008276:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 8008278:	687b      	ldr	r3, [r7, #4]
 800827a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800827e:	685b      	ldr	r3, [r3, #4]
 8008280:	78fa      	ldrb	r2, [r7, #3]
 8008282:	4611      	mov	r1, r2
 8008284:	6878      	ldr	r0, [r7, #4]
 8008286:	4798      	blx	r3
 8008288:	4603      	mov	r3, r0
 800828a:	2b00      	cmp	r3, #0
 800828c:	d001      	beq.n	8008292 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 800828e:	2303      	movs	r3, #3
 8008290:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8008292:	7bfb      	ldrb	r3, [r7, #15]
}
 8008294:	4618      	mov	r0, r3
 8008296:	3710      	adds	r7, #16
 8008298:	46bd      	mov	sp, r7
 800829a:	bd80      	pop	{r7, pc}

0800829c <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800829c:	b580      	push	{r7, lr}
 800829e:	b084      	sub	sp, #16
 80082a0:	af00      	add	r7, sp, #0
 80082a2:	6078      	str	r0, [r7, #4]
 80082a4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 80082a6:	687b      	ldr	r3, [r7, #4]
 80082a8:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 80082ac:	6839      	ldr	r1, [r7, #0]
 80082ae:	4618      	mov	r0, r3
 80082b0:	f001 f901 	bl	80094b6 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 80082b4:	687b      	ldr	r3, [r7, #4]
 80082b6:	2201      	movs	r2, #1
 80082b8:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 80082bc:	687b      	ldr	r3, [r7, #4]
 80082be:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 80082c2:	461a      	mov	r2, r3
 80082c4:	687b      	ldr	r3, [r7, #4]
 80082c6:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 80082ca:	687b      	ldr	r3, [r7, #4]
 80082cc:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 80082d0:	f003 031f 	and.w	r3, r3, #31
 80082d4:	2b02      	cmp	r3, #2
 80082d6:	d01a      	beq.n	800830e <USBD_LL_SetupStage+0x72>
 80082d8:	2b02      	cmp	r3, #2
 80082da:	d822      	bhi.n	8008322 <USBD_LL_SetupStage+0x86>
 80082dc:	2b00      	cmp	r3, #0
 80082de:	d002      	beq.n	80082e6 <USBD_LL_SetupStage+0x4a>
 80082e0:	2b01      	cmp	r3, #1
 80082e2:	d00a      	beq.n	80082fa <USBD_LL_SetupStage+0x5e>
 80082e4:	e01d      	b.n	8008322 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 80082e6:	687b      	ldr	r3, [r7, #4]
 80082e8:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 80082ec:	4619      	mov	r1, r3
 80082ee:	6878      	ldr	r0, [r7, #4]
 80082f0:	f000 fb58 	bl	80089a4 <USBD_StdDevReq>
 80082f4:	4603      	mov	r3, r0
 80082f6:	73fb      	strb	r3, [r7, #15]
      break;
 80082f8:	e020      	b.n	800833c <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 80082fa:	687b      	ldr	r3, [r7, #4]
 80082fc:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8008300:	4619      	mov	r1, r3
 8008302:	6878      	ldr	r0, [r7, #4]
 8008304:	f000 fbc0 	bl	8008a88 <USBD_StdItfReq>
 8008308:	4603      	mov	r3, r0
 800830a:	73fb      	strb	r3, [r7, #15]
      break;
 800830c:	e016      	b.n	800833c <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800830e:	687b      	ldr	r3, [r7, #4]
 8008310:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8008314:	4619      	mov	r1, r3
 8008316:	6878      	ldr	r0, [r7, #4]
 8008318:	f000 fc22 	bl	8008b60 <USBD_StdEPReq>
 800831c:	4603      	mov	r3, r0
 800831e:	73fb      	strb	r3, [r7, #15]
      break;
 8008320:	e00c      	b.n	800833c <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8008322:	687b      	ldr	r3, [r7, #4]
 8008324:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8008328:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800832c:	b2db      	uxtb	r3, r3
 800832e:	4619      	mov	r1, r3
 8008330:	6878      	ldr	r0, [r7, #4]
 8008332:	f001 feeb 	bl	800a10c <USBD_LL_StallEP>
 8008336:	4603      	mov	r3, r0
 8008338:	73fb      	strb	r3, [r7, #15]
      break;
 800833a:	bf00      	nop
  }

  return ret;
 800833c:	7bfb      	ldrb	r3, [r7, #15]
}
 800833e:	4618      	mov	r0, r3
 8008340:	3710      	adds	r7, #16
 8008342:	46bd      	mov	sp, r7
 8008344:	bd80      	pop	{r7, pc}

08008346 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8008346:	b580      	push	{r7, lr}
 8008348:	b086      	sub	sp, #24
 800834a:	af00      	add	r7, sp, #0
 800834c:	60f8      	str	r0, [r7, #12]
 800834e:	460b      	mov	r3, r1
 8008350:	607a      	str	r2, [r7, #4]
 8008352:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 8008354:	2300      	movs	r3, #0
 8008356:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 8008358:	7afb      	ldrb	r3, [r7, #11]
 800835a:	2b00      	cmp	r3, #0
 800835c:	d16e      	bne.n	800843c <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 800835e:	68fb      	ldr	r3, [r7, #12]
 8008360:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 8008364:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8008366:	68fb      	ldr	r3, [r7, #12]
 8008368:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800836c:	2b03      	cmp	r3, #3
 800836e:	f040 8098 	bne.w	80084a2 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 8008372:	693b      	ldr	r3, [r7, #16]
 8008374:	689a      	ldr	r2, [r3, #8]
 8008376:	693b      	ldr	r3, [r7, #16]
 8008378:	68db      	ldr	r3, [r3, #12]
 800837a:	429a      	cmp	r2, r3
 800837c:	d913      	bls.n	80083a6 <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 800837e:	693b      	ldr	r3, [r7, #16]
 8008380:	689a      	ldr	r2, [r3, #8]
 8008382:	693b      	ldr	r3, [r7, #16]
 8008384:	68db      	ldr	r3, [r3, #12]
 8008386:	1ad2      	subs	r2, r2, r3
 8008388:	693b      	ldr	r3, [r7, #16]
 800838a:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800838c:	693b      	ldr	r3, [r7, #16]
 800838e:	68da      	ldr	r2, [r3, #12]
 8008390:	693b      	ldr	r3, [r7, #16]
 8008392:	689b      	ldr	r3, [r3, #8]
 8008394:	4293      	cmp	r3, r2
 8008396:	bf28      	it	cs
 8008398:	4613      	movcs	r3, r2
 800839a:	461a      	mov	r2, r3
 800839c:	6879      	ldr	r1, [r7, #4]
 800839e:	68f8      	ldr	r0, [r7, #12]
 80083a0:	f001 f97c 	bl	800969c <USBD_CtlContinueRx>
 80083a4:	e07d      	b.n	80084a2 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 80083a6:	68fb      	ldr	r3, [r7, #12]
 80083a8:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 80083ac:	f003 031f 	and.w	r3, r3, #31
 80083b0:	2b02      	cmp	r3, #2
 80083b2:	d014      	beq.n	80083de <USBD_LL_DataOutStage+0x98>
 80083b4:	2b02      	cmp	r3, #2
 80083b6:	d81d      	bhi.n	80083f4 <USBD_LL_DataOutStage+0xae>
 80083b8:	2b00      	cmp	r3, #0
 80083ba:	d002      	beq.n	80083c2 <USBD_LL_DataOutStage+0x7c>
 80083bc:	2b01      	cmp	r3, #1
 80083be:	d003      	beq.n	80083c8 <USBD_LL_DataOutStage+0x82>
 80083c0:	e018      	b.n	80083f4 <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 80083c2:	2300      	movs	r3, #0
 80083c4:	75bb      	strb	r3, [r7, #22]
            break;
 80083c6:	e018      	b.n	80083fa <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 80083c8:	68fb      	ldr	r3, [r7, #12]
 80083ca:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 80083ce:	b2db      	uxtb	r3, r3
 80083d0:	4619      	mov	r1, r3
 80083d2:	68f8      	ldr	r0, [r7, #12]
 80083d4:	f000 fa5a 	bl	800888c <USBD_CoreFindIF>
 80083d8:	4603      	mov	r3, r0
 80083da:	75bb      	strb	r3, [r7, #22]
            break;
 80083dc:	e00d      	b.n	80083fa <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 80083de:	68fb      	ldr	r3, [r7, #12]
 80083e0:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 80083e4:	b2db      	uxtb	r3, r3
 80083e6:	4619      	mov	r1, r3
 80083e8:	68f8      	ldr	r0, [r7, #12]
 80083ea:	f000 fa5b 	bl	80088a4 <USBD_CoreFindEP>
 80083ee:	4603      	mov	r3, r0
 80083f0:	75bb      	strb	r3, [r7, #22]
            break;
 80083f2:	e002      	b.n	80083fa <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 80083f4:	2300      	movs	r3, #0
 80083f6:	75bb      	strb	r3, [r7, #22]
            break;
 80083f8:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 80083fa:	7dbb      	ldrb	r3, [r7, #22]
 80083fc:	2b00      	cmp	r3, #0
 80083fe:	d119      	bne.n	8008434 <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008400:	68fb      	ldr	r3, [r7, #12]
 8008402:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008406:	b2db      	uxtb	r3, r3
 8008408:	2b03      	cmp	r3, #3
 800840a:	d113      	bne.n	8008434 <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 800840c:	7dba      	ldrb	r2, [r7, #22]
 800840e:	68fb      	ldr	r3, [r7, #12]
 8008410:	32ae      	adds	r2, #174	; 0xae
 8008412:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008416:	691b      	ldr	r3, [r3, #16]
 8008418:	2b00      	cmp	r3, #0
 800841a:	d00b      	beq.n	8008434 <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 800841c:	7dba      	ldrb	r2, [r7, #22]
 800841e:	68fb      	ldr	r3, [r7, #12]
 8008420:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 8008424:	7dba      	ldrb	r2, [r7, #22]
 8008426:	68fb      	ldr	r3, [r7, #12]
 8008428:	32ae      	adds	r2, #174	; 0xae
 800842a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800842e:	691b      	ldr	r3, [r3, #16]
 8008430:	68f8      	ldr	r0, [r7, #12]
 8008432:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8008434:	68f8      	ldr	r0, [r7, #12]
 8008436:	f001 f942 	bl	80096be <USBD_CtlSendStatus>
 800843a:	e032      	b.n	80084a2 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 800843c:	7afb      	ldrb	r3, [r7, #11]
 800843e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008442:	b2db      	uxtb	r3, r3
 8008444:	4619      	mov	r1, r3
 8008446:	68f8      	ldr	r0, [r7, #12]
 8008448:	f000 fa2c 	bl	80088a4 <USBD_CoreFindEP>
 800844c:	4603      	mov	r3, r0
 800844e:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8008450:	7dbb      	ldrb	r3, [r7, #22]
 8008452:	2bff      	cmp	r3, #255	; 0xff
 8008454:	d025      	beq.n	80084a2 <USBD_LL_DataOutStage+0x15c>
 8008456:	7dbb      	ldrb	r3, [r7, #22]
 8008458:	2b00      	cmp	r3, #0
 800845a:	d122      	bne.n	80084a2 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800845c:	68fb      	ldr	r3, [r7, #12]
 800845e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008462:	b2db      	uxtb	r3, r3
 8008464:	2b03      	cmp	r3, #3
 8008466:	d117      	bne.n	8008498 <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 8008468:	7dba      	ldrb	r2, [r7, #22]
 800846a:	68fb      	ldr	r3, [r7, #12]
 800846c:	32ae      	adds	r2, #174	; 0xae
 800846e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008472:	699b      	ldr	r3, [r3, #24]
 8008474:	2b00      	cmp	r3, #0
 8008476:	d00f      	beq.n	8008498 <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 8008478:	7dba      	ldrb	r2, [r7, #22]
 800847a:	68fb      	ldr	r3, [r7, #12]
 800847c:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 8008480:	7dba      	ldrb	r2, [r7, #22]
 8008482:	68fb      	ldr	r3, [r7, #12]
 8008484:	32ae      	adds	r2, #174	; 0xae
 8008486:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800848a:	699b      	ldr	r3, [r3, #24]
 800848c:	7afa      	ldrb	r2, [r7, #11]
 800848e:	4611      	mov	r1, r2
 8008490:	68f8      	ldr	r0, [r7, #12]
 8008492:	4798      	blx	r3
 8008494:	4603      	mov	r3, r0
 8008496:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 8008498:	7dfb      	ldrb	r3, [r7, #23]
 800849a:	2b00      	cmp	r3, #0
 800849c:	d001      	beq.n	80084a2 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 800849e:	7dfb      	ldrb	r3, [r7, #23]
 80084a0:	e000      	b.n	80084a4 <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 80084a2:	2300      	movs	r3, #0
}
 80084a4:	4618      	mov	r0, r3
 80084a6:	3718      	adds	r7, #24
 80084a8:	46bd      	mov	sp, r7
 80084aa:	bd80      	pop	{r7, pc}

080084ac <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 80084ac:	b580      	push	{r7, lr}
 80084ae:	b086      	sub	sp, #24
 80084b0:	af00      	add	r7, sp, #0
 80084b2:	60f8      	str	r0, [r7, #12]
 80084b4:	460b      	mov	r3, r1
 80084b6:	607a      	str	r2, [r7, #4]
 80084b8:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 80084ba:	7afb      	ldrb	r3, [r7, #11]
 80084bc:	2b00      	cmp	r3, #0
 80084be:	d16f      	bne.n	80085a0 <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 80084c0:	68fb      	ldr	r3, [r7, #12]
 80084c2:	3314      	adds	r3, #20
 80084c4:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 80084c6:	68fb      	ldr	r3, [r7, #12]
 80084c8:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 80084cc:	2b02      	cmp	r3, #2
 80084ce:	d15a      	bne.n	8008586 <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 80084d0:	693b      	ldr	r3, [r7, #16]
 80084d2:	689a      	ldr	r2, [r3, #8]
 80084d4:	693b      	ldr	r3, [r7, #16]
 80084d6:	68db      	ldr	r3, [r3, #12]
 80084d8:	429a      	cmp	r2, r3
 80084da:	d914      	bls.n	8008506 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 80084dc:	693b      	ldr	r3, [r7, #16]
 80084de:	689a      	ldr	r2, [r3, #8]
 80084e0:	693b      	ldr	r3, [r7, #16]
 80084e2:	68db      	ldr	r3, [r3, #12]
 80084e4:	1ad2      	subs	r2, r2, r3
 80084e6:	693b      	ldr	r3, [r7, #16]
 80084e8:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 80084ea:	693b      	ldr	r3, [r7, #16]
 80084ec:	689b      	ldr	r3, [r3, #8]
 80084ee:	461a      	mov	r2, r3
 80084f0:	6879      	ldr	r1, [r7, #4]
 80084f2:	68f8      	ldr	r0, [r7, #12]
 80084f4:	f001 f8a4 	bl	8009640 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80084f8:	2300      	movs	r3, #0
 80084fa:	2200      	movs	r2, #0
 80084fc:	2100      	movs	r1, #0
 80084fe:	68f8      	ldr	r0, [r7, #12]
 8008500:	f001 fead 	bl	800a25e <USBD_LL_PrepareReceive>
 8008504:	e03f      	b.n	8008586 <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8008506:	693b      	ldr	r3, [r7, #16]
 8008508:	68da      	ldr	r2, [r3, #12]
 800850a:	693b      	ldr	r3, [r7, #16]
 800850c:	689b      	ldr	r3, [r3, #8]
 800850e:	429a      	cmp	r2, r3
 8008510:	d11c      	bne.n	800854c <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 8008512:	693b      	ldr	r3, [r7, #16]
 8008514:	685a      	ldr	r2, [r3, #4]
 8008516:	693b      	ldr	r3, [r7, #16]
 8008518:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800851a:	429a      	cmp	r2, r3
 800851c:	d316      	bcc.n	800854c <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 800851e:	693b      	ldr	r3, [r7, #16]
 8008520:	685a      	ldr	r2, [r3, #4]
 8008522:	68fb      	ldr	r3, [r7, #12]
 8008524:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 8008528:	429a      	cmp	r2, r3
 800852a:	d20f      	bcs.n	800854c <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800852c:	2200      	movs	r2, #0
 800852e:	2100      	movs	r1, #0
 8008530:	68f8      	ldr	r0, [r7, #12]
 8008532:	f001 f885 	bl	8009640 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8008536:	68fb      	ldr	r3, [r7, #12]
 8008538:	2200      	movs	r2, #0
 800853a:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800853e:	2300      	movs	r3, #0
 8008540:	2200      	movs	r2, #0
 8008542:	2100      	movs	r1, #0
 8008544:	68f8      	ldr	r0, [r7, #12]
 8008546:	f001 fe8a 	bl	800a25e <USBD_LL_PrepareReceive>
 800854a:	e01c      	b.n	8008586 <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800854c:	68fb      	ldr	r3, [r7, #12]
 800854e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008552:	b2db      	uxtb	r3, r3
 8008554:	2b03      	cmp	r3, #3
 8008556:	d10f      	bne.n	8008578 <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 8008558:	68fb      	ldr	r3, [r7, #12]
 800855a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800855e:	68db      	ldr	r3, [r3, #12]
 8008560:	2b00      	cmp	r3, #0
 8008562:	d009      	beq.n	8008578 <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 8008564:	68fb      	ldr	r3, [r7, #12]
 8008566:	2200      	movs	r2, #0
 8008568:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 800856c:	68fb      	ldr	r3, [r7, #12]
 800856e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008572:	68db      	ldr	r3, [r3, #12]
 8008574:	68f8      	ldr	r0, [r7, #12]
 8008576:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8008578:	2180      	movs	r1, #128	; 0x80
 800857a:	68f8      	ldr	r0, [r7, #12]
 800857c:	f001 fdc6 	bl	800a10c <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8008580:	68f8      	ldr	r0, [r7, #12]
 8008582:	f001 f8af 	bl	80096e4 <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode != 0U)
 8008586:	68fb      	ldr	r3, [r7, #12]
 8008588:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 800858c:	2b00      	cmp	r3, #0
 800858e:	d03a      	beq.n	8008606 <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 8008590:	68f8      	ldr	r0, [r7, #12]
 8008592:	f7ff fe43 	bl	800821c <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8008596:	68fb      	ldr	r3, [r7, #12]
 8008598:	2200      	movs	r2, #0
 800859a:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 800859e:	e032      	b.n	8008606 <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 80085a0:	7afb      	ldrb	r3, [r7, #11]
 80085a2:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80085a6:	b2db      	uxtb	r3, r3
 80085a8:	4619      	mov	r1, r3
 80085aa:	68f8      	ldr	r0, [r7, #12]
 80085ac:	f000 f97a 	bl	80088a4 <USBD_CoreFindEP>
 80085b0:	4603      	mov	r3, r0
 80085b2:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80085b4:	7dfb      	ldrb	r3, [r7, #23]
 80085b6:	2bff      	cmp	r3, #255	; 0xff
 80085b8:	d025      	beq.n	8008606 <USBD_LL_DataInStage+0x15a>
 80085ba:	7dfb      	ldrb	r3, [r7, #23]
 80085bc:	2b00      	cmp	r3, #0
 80085be:	d122      	bne.n	8008606 <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80085c0:	68fb      	ldr	r3, [r7, #12]
 80085c2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80085c6:	b2db      	uxtb	r3, r3
 80085c8:	2b03      	cmp	r3, #3
 80085ca:	d11c      	bne.n	8008606 <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 80085cc:	7dfa      	ldrb	r2, [r7, #23]
 80085ce:	68fb      	ldr	r3, [r7, #12]
 80085d0:	32ae      	adds	r2, #174	; 0xae
 80085d2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80085d6:	695b      	ldr	r3, [r3, #20]
 80085d8:	2b00      	cmp	r3, #0
 80085da:	d014      	beq.n	8008606 <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 80085dc:	7dfa      	ldrb	r2, [r7, #23]
 80085de:	68fb      	ldr	r3, [r7, #12]
 80085e0:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 80085e4:	7dfa      	ldrb	r2, [r7, #23]
 80085e6:	68fb      	ldr	r3, [r7, #12]
 80085e8:	32ae      	adds	r2, #174	; 0xae
 80085ea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80085ee:	695b      	ldr	r3, [r3, #20]
 80085f0:	7afa      	ldrb	r2, [r7, #11]
 80085f2:	4611      	mov	r1, r2
 80085f4:	68f8      	ldr	r0, [r7, #12]
 80085f6:	4798      	blx	r3
 80085f8:	4603      	mov	r3, r0
 80085fa:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 80085fc:	7dbb      	ldrb	r3, [r7, #22]
 80085fe:	2b00      	cmp	r3, #0
 8008600:	d001      	beq.n	8008606 <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 8008602:	7dbb      	ldrb	r3, [r7, #22]
 8008604:	e000      	b.n	8008608 <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 8008606:	2300      	movs	r3, #0
}
 8008608:	4618      	mov	r0, r3
 800860a:	3718      	adds	r7, #24
 800860c:	46bd      	mov	sp, r7
 800860e:	bd80      	pop	{r7, pc}

08008610 <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8008610:	b580      	push	{r7, lr}
 8008612:	b084      	sub	sp, #16
 8008614:	af00      	add	r7, sp, #0
 8008616:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 8008618:	2300      	movs	r3, #0
 800861a:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800861c:	687b      	ldr	r3, [r7, #4]
 800861e:	2201      	movs	r2, #1
 8008620:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8008624:	687b      	ldr	r3, [r7, #4]
 8008626:	2200      	movs	r2, #0
 8008628:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 800862c:	687b      	ldr	r3, [r7, #4]
 800862e:	2200      	movs	r2, #0
 8008630:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8008632:	687b      	ldr	r3, [r7, #4]
 8008634:	2200      	movs	r2, #0
 8008636:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
  pdev->dev_test_mode = 0U;
 800863a:	687b      	ldr	r3, [r7, #4]
 800863c:	2200      	movs	r2, #0
 800863e:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 8008642:	687b      	ldr	r3, [r7, #4]
 8008644:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008648:	2b00      	cmp	r3, #0
 800864a:	d014      	beq.n	8008676 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 800864c:	687b      	ldr	r3, [r7, #4]
 800864e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008652:	685b      	ldr	r3, [r3, #4]
 8008654:	2b00      	cmp	r3, #0
 8008656:	d00e      	beq.n	8008676 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 8008658:	687b      	ldr	r3, [r7, #4]
 800865a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800865e:	685b      	ldr	r3, [r3, #4]
 8008660:	687a      	ldr	r2, [r7, #4]
 8008662:	6852      	ldr	r2, [r2, #4]
 8008664:	b2d2      	uxtb	r2, r2
 8008666:	4611      	mov	r1, r2
 8008668:	6878      	ldr	r0, [r7, #4]
 800866a:	4798      	blx	r3
 800866c:	4603      	mov	r3, r0
 800866e:	2b00      	cmp	r3, #0
 8008670:	d001      	beq.n	8008676 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 8008672:	2303      	movs	r3, #3
 8008674:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8008676:	2340      	movs	r3, #64	; 0x40
 8008678:	2200      	movs	r2, #0
 800867a:	2100      	movs	r1, #0
 800867c:	6878      	ldr	r0, [r7, #4]
 800867e:	f001 fd00 	bl	800a082 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8008682:	687b      	ldr	r3, [r7, #4]
 8008684:	2201      	movs	r2, #1
 8008686:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800868a:	687b      	ldr	r3, [r7, #4]
 800868c:	2240      	movs	r2, #64	; 0x40
 800868e:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8008692:	2340      	movs	r3, #64	; 0x40
 8008694:	2200      	movs	r2, #0
 8008696:	2180      	movs	r1, #128	; 0x80
 8008698:	6878      	ldr	r0, [r7, #4]
 800869a:	f001 fcf2 	bl	800a082 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800869e:	687b      	ldr	r3, [r7, #4]
 80086a0:	2201      	movs	r2, #1
 80086a2:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 80086a4:	687b      	ldr	r3, [r7, #4]
 80086a6:	2240      	movs	r2, #64	; 0x40
 80086a8:	621a      	str	r2, [r3, #32]

  return ret;
 80086aa:	7bfb      	ldrb	r3, [r7, #15]
}
 80086ac:	4618      	mov	r0, r3
 80086ae:	3710      	adds	r7, #16
 80086b0:	46bd      	mov	sp, r7
 80086b2:	bd80      	pop	{r7, pc}

080086b4 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 80086b4:	b480      	push	{r7}
 80086b6:	b083      	sub	sp, #12
 80086b8:	af00      	add	r7, sp, #0
 80086ba:	6078      	str	r0, [r7, #4]
 80086bc:	460b      	mov	r3, r1
 80086be:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 80086c0:	687b      	ldr	r3, [r7, #4]
 80086c2:	78fa      	ldrb	r2, [r7, #3]
 80086c4:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 80086c6:	2300      	movs	r3, #0
}
 80086c8:	4618      	mov	r0, r3
 80086ca:	370c      	adds	r7, #12
 80086cc:	46bd      	mov	sp, r7
 80086ce:	bc80      	pop	{r7}
 80086d0:	4770      	bx	lr

080086d2 <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 80086d2:	b480      	push	{r7}
 80086d4:	b083      	sub	sp, #12
 80086d6:	af00      	add	r7, sp, #0
 80086d8:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 80086da:	687b      	ldr	r3, [r7, #4]
 80086dc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80086e0:	b2da      	uxtb	r2, r3
 80086e2:	687b      	ldr	r3, [r7, #4]
 80086e4:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 80086e8:	687b      	ldr	r3, [r7, #4]
 80086ea:	2204      	movs	r2, #4
 80086ec:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 80086f0:	2300      	movs	r3, #0
}
 80086f2:	4618      	mov	r0, r3
 80086f4:	370c      	adds	r7, #12
 80086f6:	46bd      	mov	sp, r7
 80086f8:	bc80      	pop	{r7}
 80086fa:	4770      	bx	lr

080086fc <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 80086fc:	b480      	push	{r7}
 80086fe:	b083      	sub	sp, #12
 8008700:	af00      	add	r7, sp, #0
 8008702:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8008704:	687b      	ldr	r3, [r7, #4]
 8008706:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800870a:	b2db      	uxtb	r3, r3
 800870c:	2b04      	cmp	r3, #4
 800870e:	d106      	bne.n	800871e <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8008710:	687b      	ldr	r3, [r7, #4]
 8008712:	f893 329d 	ldrb.w	r3, [r3, #669]	; 0x29d
 8008716:	b2da      	uxtb	r2, r3
 8008718:	687b      	ldr	r3, [r7, #4]
 800871a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 800871e:	2300      	movs	r3, #0
}
 8008720:	4618      	mov	r0, r3
 8008722:	370c      	adds	r7, #12
 8008724:	46bd      	mov	sp, r7
 8008726:	bc80      	pop	{r7}
 8008728:	4770      	bx	lr

0800872a <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800872a:	b580      	push	{r7, lr}
 800872c:	b082      	sub	sp, #8
 800872e:	af00      	add	r7, sp, #0
 8008730:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008732:	687b      	ldr	r3, [r7, #4]
 8008734:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008738:	b2db      	uxtb	r3, r3
 800873a:	2b03      	cmp	r3, #3
 800873c:	d110      	bne.n	8008760 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 800873e:	687b      	ldr	r3, [r7, #4]
 8008740:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008744:	2b00      	cmp	r3, #0
 8008746:	d00b      	beq.n	8008760 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 8008748:	687b      	ldr	r3, [r7, #4]
 800874a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800874e:	69db      	ldr	r3, [r3, #28]
 8008750:	2b00      	cmp	r3, #0
 8008752:	d005      	beq.n	8008760 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 8008754:	687b      	ldr	r3, [r7, #4]
 8008756:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800875a:	69db      	ldr	r3, [r3, #28]
 800875c:	6878      	ldr	r0, [r7, #4]
 800875e:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 8008760:	2300      	movs	r3, #0
}
 8008762:	4618      	mov	r0, r3
 8008764:	3708      	adds	r7, #8
 8008766:	46bd      	mov	sp, r7
 8008768:	bd80      	pop	{r7, pc}

0800876a <USBD_LL_IsoINIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800876a:	b580      	push	{r7, lr}
 800876c:	b082      	sub	sp, #8
 800876e:	af00      	add	r7, sp, #0
 8008770:	6078      	str	r0, [r7, #4]
 8008772:	460b      	mov	r3, r1
 8008774:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8008776:	687b      	ldr	r3, [r7, #4]
 8008778:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800877c:	687b      	ldr	r3, [r7, #4]
 800877e:	32ae      	adds	r2, #174	; 0xae
 8008780:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008784:	2b00      	cmp	r3, #0
 8008786:	d101      	bne.n	800878c <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 8008788:	2303      	movs	r3, #3
 800878a:	e01c      	b.n	80087c6 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800878c:	687b      	ldr	r3, [r7, #4]
 800878e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008792:	b2db      	uxtb	r3, r3
 8008794:	2b03      	cmp	r3, #3
 8008796:	d115      	bne.n	80087c4 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 8008798:	687b      	ldr	r3, [r7, #4]
 800879a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800879e:	687b      	ldr	r3, [r7, #4]
 80087a0:	32ae      	adds	r2, #174	; 0xae
 80087a2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80087a6:	6a1b      	ldr	r3, [r3, #32]
 80087a8:	2b00      	cmp	r3, #0
 80087aa:	d00b      	beq.n	80087c4 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 80087ac:	687b      	ldr	r3, [r7, #4]
 80087ae:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80087b2:	687b      	ldr	r3, [r7, #4]
 80087b4:	32ae      	adds	r2, #174	; 0xae
 80087b6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80087ba:	6a1b      	ldr	r3, [r3, #32]
 80087bc:	78fa      	ldrb	r2, [r7, #3]
 80087be:	4611      	mov	r1, r2
 80087c0:	6878      	ldr	r0, [r7, #4]
 80087c2:	4798      	blx	r3
    }
  }

  return USBD_OK;
 80087c4:	2300      	movs	r3, #0
}
 80087c6:	4618      	mov	r0, r3
 80087c8:	3708      	adds	r7, #8
 80087ca:	46bd      	mov	sp, r7
 80087cc:	bd80      	pop	{r7, pc}

080087ce <USBD_LL_IsoOUTIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 80087ce:	b580      	push	{r7, lr}
 80087d0:	b082      	sub	sp, #8
 80087d2:	af00      	add	r7, sp, #0
 80087d4:	6078      	str	r0, [r7, #4]
 80087d6:	460b      	mov	r3, r1
 80087d8:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 80087da:	687b      	ldr	r3, [r7, #4]
 80087dc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80087e0:	687b      	ldr	r3, [r7, #4]
 80087e2:	32ae      	adds	r2, #174	; 0xae
 80087e4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80087e8:	2b00      	cmp	r3, #0
 80087ea:	d101      	bne.n	80087f0 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 80087ec:	2303      	movs	r3, #3
 80087ee:	e01c      	b.n	800882a <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80087f0:	687b      	ldr	r3, [r7, #4]
 80087f2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80087f6:	b2db      	uxtb	r3, r3
 80087f8:	2b03      	cmp	r3, #3
 80087fa:	d115      	bne.n	8008828 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 80087fc:	687b      	ldr	r3, [r7, #4]
 80087fe:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8008802:	687b      	ldr	r3, [r7, #4]
 8008804:	32ae      	adds	r2, #174	; 0xae
 8008806:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800880a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800880c:	2b00      	cmp	r3, #0
 800880e:	d00b      	beq.n	8008828 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 8008810:	687b      	ldr	r3, [r7, #4]
 8008812:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8008816:	687b      	ldr	r3, [r7, #4]
 8008818:	32ae      	adds	r2, #174	; 0xae
 800881a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800881e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008820:	78fa      	ldrb	r2, [r7, #3]
 8008822:	4611      	mov	r1, r2
 8008824:	6878      	ldr	r0, [r7, #4]
 8008826:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8008828:	2300      	movs	r3, #0
}
 800882a:	4618      	mov	r0, r3
 800882c:	3708      	adds	r7, #8
 800882e:	46bd      	mov	sp, r7
 8008830:	bd80      	pop	{r7, pc}

08008832 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 8008832:	b480      	push	{r7}
 8008834:	b083      	sub	sp, #12
 8008836:	af00      	add	r7, sp, #0
 8008838:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800883a:	2300      	movs	r3, #0
}
 800883c:	4618      	mov	r0, r3
 800883e:	370c      	adds	r7, #12
 8008840:	46bd      	mov	sp, r7
 8008842:	bc80      	pop	{r7}
 8008844:	4770      	bx	lr

08008846 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 8008846:	b580      	push	{r7, lr}
 8008848:	b084      	sub	sp, #16
 800884a:	af00      	add	r7, sp, #0
 800884c:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 800884e:	2300      	movs	r3, #0
 8008850:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8008852:	687b      	ldr	r3, [r7, #4]
 8008854:	2201      	movs	r2, #1
 8008856:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800885a:	687b      	ldr	r3, [r7, #4]
 800885c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008860:	2b00      	cmp	r3, #0
 8008862:	d00e      	beq.n	8008882 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 8008864:	687b      	ldr	r3, [r7, #4]
 8008866:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800886a:	685b      	ldr	r3, [r3, #4]
 800886c:	687a      	ldr	r2, [r7, #4]
 800886e:	6852      	ldr	r2, [r2, #4]
 8008870:	b2d2      	uxtb	r2, r2
 8008872:	4611      	mov	r1, r2
 8008874:	6878      	ldr	r0, [r7, #4]
 8008876:	4798      	blx	r3
 8008878:	4603      	mov	r3, r0
 800887a:	2b00      	cmp	r3, #0
 800887c:	d001      	beq.n	8008882 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 800887e:	2303      	movs	r3, #3
 8008880:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8008882:	7bfb      	ldrb	r3, [r7, #15]
}
 8008884:	4618      	mov	r0, r3
 8008886:	3710      	adds	r7, #16
 8008888:	46bd      	mov	sp, r7
 800888a:	bd80      	pop	{r7, pc}

0800888c <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800888c:	b480      	push	{r7}
 800888e:	b083      	sub	sp, #12
 8008890:	af00      	add	r7, sp, #0
 8008892:	6078      	str	r0, [r7, #4]
 8008894:	460b      	mov	r3, r1
 8008896:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8008898:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800889a:	4618      	mov	r0, r3
 800889c:	370c      	adds	r7, #12
 800889e:	46bd      	mov	sp, r7
 80088a0:	bc80      	pop	{r7}
 80088a2:	4770      	bx	lr

080088a4 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 80088a4:	b480      	push	{r7}
 80088a6:	b083      	sub	sp, #12
 80088a8:	af00      	add	r7, sp, #0
 80088aa:	6078      	str	r0, [r7, #4]
 80088ac:	460b      	mov	r3, r1
 80088ae:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 80088b0:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 80088b2:	4618      	mov	r0, r3
 80088b4:	370c      	adds	r7, #12
 80088b6:	46bd      	mov	sp, r7
 80088b8:	bc80      	pop	{r7}
 80088ba:	4770      	bx	lr

080088bc <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 80088bc:	b580      	push	{r7, lr}
 80088be:	b086      	sub	sp, #24
 80088c0:	af00      	add	r7, sp, #0
 80088c2:	6078      	str	r0, [r7, #4]
 80088c4:	460b      	mov	r3, r1
 80088c6:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 80088c8:	687b      	ldr	r3, [r7, #4]
 80088ca:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 80088cc:	687b      	ldr	r3, [r7, #4]
 80088ce:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 80088d0:	2300      	movs	r3, #0
 80088d2:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 80088d4:	68fb      	ldr	r3, [r7, #12]
 80088d6:	885b      	ldrh	r3, [r3, #2]
 80088d8:	b29a      	uxth	r2, r3
 80088da:	68fb      	ldr	r3, [r7, #12]
 80088dc:	781b      	ldrb	r3, [r3, #0]
 80088de:	b29b      	uxth	r3, r3
 80088e0:	429a      	cmp	r2, r3
 80088e2:	d920      	bls.n	8008926 <USBD_GetEpDesc+0x6a>
  {
    ptr = desc->bLength;
 80088e4:	68fb      	ldr	r3, [r7, #12]
 80088e6:	781b      	ldrb	r3, [r3, #0]
 80088e8:	b29b      	uxth	r3, r3
 80088ea:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 80088ec:	e013      	b.n	8008916 <USBD_GetEpDesc+0x5a>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 80088ee:	f107 030a 	add.w	r3, r7, #10
 80088f2:	4619      	mov	r1, r3
 80088f4:	6978      	ldr	r0, [r7, #20]
 80088f6:	f000 f81b 	bl	8008930 <USBD_GetNextDesc>
 80088fa:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 80088fc:	697b      	ldr	r3, [r7, #20]
 80088fe:	785b      	ldrb	r3, [r3, #1]
 8008900:	2b05      	cmp	r3, #5
 8008902:	d108      	bne.n	8008916 <USBD_GetEpDesc+0x5a>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 8008904:	697b      	ldr	r3, [r7, #20]
 8008906:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 8008908:	693b      	ldr	r3, [r7, #16]
 800890a:	789b      	ldrb	r3, [r3, #2]
 800890c:	78fa      	ldrb	r2, [r7, #3]
 800890e:	429a      	cmp	r2, r3
 8008910:	d008      	beq.n	8008924 <USBD_GetEpDesc+0x68>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 8008912:	2300      	movs	r3, #0
 8008914:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 8008916:	68fb      	ldr	r3, [r7, #12]
 8008918:	885b      	ldrh	r3, [r3, #2]
 800891a:	b29a      	uxth	r2, r3
 800891c:	897b      	ldrh	r3, [r7, #10]
 800891e:	429a      	cmp	r2, r3
 8008920:	d8e5      	bhi.n	80088ee <USBD_GetEpDesc+0x32>
 8008922:	e000      	b.n	8008926 <USBD_GetEpDesc+0x6a>
          break;
 8008924:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 8008926:	693b      	ldr	r3, [r7, #16]
}
 8008928:	4618      	mov	r0, r3
 800892a:	3718      	adds	r7, #24
 800892c:	46bd      	mov	sp, r7
 800892e:	bd80      	pop	{r7, pc}

08008930 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8008930:	b480      	push	{r7}
 8008932:	b085      	sub	sp, #20
 8008934:	af00      	add	r7, sp, #0
 8008936:	6078      	str	r0, [r7, #4]
 8008938:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 800893a:	687b      	ldr	r3, [r7, #4]
 800893c:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 800893e:	683b      	ldr	r3, [r7, #0]
 8008940:	881a      	ldrh	r2, [r3, #0]
 8008942:	68fb      	ldr	r3, [r7, #12]
 8008944:	781b      	ldrb	r3, [r3, #0]
 8008946:	b29b      	uxth	r3, r3
 8008948:	4413      	add	r3, r2
 800894a:	b29a      	uxth	r2, r3
 800894c:	683b      	ldr	r3, [r7, #0]
 800894e:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 8008950:	68fb      	ldr	r3, [r7, #12]
 8008952:	781b      	ldrb	r3, [r3, #0]
 8008954:	461a      	mov	r2, r3
 8008956:	687b      	ldr	r3, [r7, #4]
 8008958:	4413      	add	r3, r2
 800895a:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800895c:	68fb      	ldr	r3, [r7, #12]
}
 800895e:	4618      	mov	r0, r3
 8008960:	3714      	adds	r7, #20
 8008962:	46bd      	mov	sp, r7
 8008964:	bc80      	pop	{r7}
 8008966:	4770      	bx	lr

08008968 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8008968:	b480      	push	{r7}
 800896a:	b087      	sub	sp, #28
 800896c:	af00      	add	r7, sp, #0
 800896e:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 8008970:	687b      	ldr	r3, [r7, #4]
 8008972:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8008974:	697b      	ldr	r3, [r7, #20]
 8008976:	781b      	ldrb	r3, [r3, #0]
 8008978:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800897a:	697b      	ldr	r3, [r7, #20]
 800897c:	3301      	adds	r3, #1
 800897e:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8008980:	697b      	ldr	r3, [r7, #20]
 8008982:	781b      	ldrb	r3, [r3, #0]
 8008984:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8008986:	8a3b      	ldrh	r3, [r7, #16]
 8008988:	021b      	lsls	r3, r3, #8
 800898a:	b21a      	sxth	r2, r3
 800898c:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8008990:	4313      	orrs	r3, r2
 8008992:	b21b      	sxth	r3, r3
 8008994:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8008996:	89fb      	ldrh	r3, [r7, #14]
}
 8008998:	4618      	mov	r0, r3
 800899a:	371c      	adds	r7, #28
 800899c:	46bd      	mov	sp, r7
 800899e:	bc80      	pop	{r7}
 80089a0:	4770      	bx	lr
	...

080089a4 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80089a4:	b580      	push	{r7, lr}
 80089a6:	b084      	sub	sp, #16
 80089a8:	af00      	add	r7, sp, #0
 80089aa:	6078      	str	r0, [r7, #4]
 80089ac:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80089ae:	2300      	movs	r3, #0
 80089b0:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80089b2:	683b      	ldr	r3, [r7, #0]
 80089b4:	781b      	ldrb	r3, [r3, #0]
 80089b6:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80089ba:	2b40      	cmp	r3, #64	; 0x40
 80089bc:	d005      	beq.n	80089ca <USBD_StdDevReq+0x26>
 80089be:	2b40      	cmp	r3, #64	; 0x40
 80089c0:	d857      	bhi.n	8008a72 <USBD_StdDevReq+0xce>
 80089c2:	2b00      	cmp	r3, #0
 80089c4:	d00f      	beq.n	80089e6 <USBD_StdDevReq+0x42>
 80089c6:	2b20      	cmp	r3, #32
 80089c8:	d153      	bne.n	8008a72 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 80089ca:	687b      	ldr	r3, [r7, #4]
 80089cc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80089d0:	687b      	ldr	r3, [r7, #4]
 80089d2:	32ae      	adds	r2, #174	; 0xae
 80089d4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80089d8:	689b      	ldr	r3, [r3, #8]
 80089da:	6839      	ldr	r1, [r7, #0]
 80089dc:	6878      	ldr	r0, [r7, #4]
 80089de:	4798      	blx	r3
 80089e0:	4603      	mov	r3, r0
 80089e2:	73fb      	strb	r3, [r7, #15]
      break;
 80089e4:	e04a      	b.n	8008a7c <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80089e6:	683b      	ldr	r3, [r7, #0]
 80089e8:	785b      	ldrb	r3, [r3, #1]
 80089ea:	2b09      	cmp	r3, #9
 80089ec:	d83b      	bhi.n	8008a66 <USBD_StdDevReq+0xc2>
 80089ee:	a201      	add	r2, pc, #4	; (adr r2, 80089f4 <USBD_StdDevReq+0x50>)
 80089f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80089f4:	08008a49 	.word	0x08008a49
 80089f8:	08008a5d 	.word	0x08008a5d
 80089fc:	08008a67 	.word	0x08008a67
 8008a00:	08008a53 	.word	0x08008a53
 8008a04:	08008a67 	.word	0x08008a67
 8008a08:	08008a27 	.word	0x08008a27
 8008a0c:	08008a1d 	.word	0x08008a1d
 8008a10:	08008a67 	.word	0x08008a67
 8008a14:	08008a3f 	.word	0x08008a3f
 8008a18:	08008a31 	.word	0x08008a31
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8008a1c:	6839      	ldr	r1, [r7, #0]
 8008a1e:	6878      	ldr	r0, [r7, #4]
 8008a20:	f000 fa3c 	bl	8008e9c <USBD_GetDescriptor>
          break;
 8008a24:	e024      	b.n	8008a70 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8008a26:	6839      	ldr	r1, [r7, #0]
 8008a28:	6878      	ldr	r0, [r7, #4]
 8008a2a:	f000 fba1 	bl	8009170 <USBD_SetAddress>
          break;
 8008a2e:	e01f      	b.n	8008a70 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8008a30:	6839      	ldr	r1, [r7, #0]
 8008a32:	6878      	ldr	r0, [r7, #4]
 8008a34:	f000 fbe0 	bl	80091f8 <USBD_SetConfig>
 8008a38:	4603      	mov	r3, r0
 8008a3a:	73fb      	strb	r3, [r7, #15]
          break;
 8008a3c:	e018      	b.n	8008a70 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8008a3e:	6839      	ldr	r1, [r7, #0]
 8008a40:	6878      	ldr	r0, [r7, #4]
 8008a42:	f000 fc83 	bl	800934c <USBD_GetConfig>
          break;
 8008a46:	e013      	b.n	8008a70 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8008a48:	6839      	ldr	r1, [r7, #0]
 8008a4a:	6878      	ldr	r0, [r7, #4]
 8008a4c:	f000 fcb4 	bl	80093b8 <USBD_GetStatus>
          break;
 8008a50:	e00e      	b.n	8008a70 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8008a52:	6839      	ldr	r1, [r7, #0]
 8008a54:	6878      	ldr	r0, [r7, #4]
 8008a56:	f000 fce3 	bl	8009420 <USBD_SetFeature>
          break;
 8008a5a:	e009      	b.n	8008a70 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8008a5c:	6839      	ldr	r1, [r7, #0]
 8008a5e:	6878      	ldr	r0, [r7, #4]
 8008a60:	f000 fd07 	bl	8009472 <USBD_ClrFeature>
          break;
 8008a64:	e004      	b.n	8008a70 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 8008a66:	6839      	ldr	r1, [r7, #0]
 8008a68:	6878      	ldr	r0, [r7, #4]
 8008a6a:	f000 fd5e 	bl	800952a <USBD_CtlError>
          break;
 8008a6e:	bf00      	nop
      }
      break;
 8008a70:	e004      	b.n	8008a7c <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 8008a72:	6839      	ldr	r1, [r7, #0]
 8008a74:	6878      	ldr	r0, [r7, #4]
 8008a76:	f000 fd58 	bl	800952a <USBD_CtlError>
      break;
 8008a7a:	bf00      	nop
  }

  return ret;
 8008a7c:	7bfb      	ldrb	r3, [r7, #15]
}
 8008a7e:	4618      	mov	r0, r3
 8008a80:	3710      	adds	r7, #16
 8008a82:	46bd      	mov	sp, r7
 8008a84:	bd80      	pop	{r7, pc}
 8008a86:	bf00      	nop

08008a88 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008a88:	b580      	push	{r7, lr}
 8008a8a:	b084      	sub	sp, #16
 8008a8c:	af00      	add	r7, sp, #0
 8008a8e:	6078      	str	r0, [r7, #4]
 8008a90:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8008a92:	2300      	movs	r3, #0
 8008a94:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008a96:	683b      	ldr	r3, [r7, #0]
 8008a98:	781b      	ldrb	r3, [r3, #0]
 8008a9a:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8008a9e:	2b40      	cmp	r3, #64	; 0x40
 8008aa0:	d005      	beq.n	8008aae <USBD_StdItfReq+0x26>
 8008aa2:	2b40      	cmp	r3, #64	; 0x40
 8008aa4:	d852      	bhi.n	8008b4c <USBD_StdItfReq+0xc4>
 8008aa6:	2b00      	cmp	r3, #0
 8008aa8:	d001      	beq.n	8008aae <USBD_StdItfReq+0x26>
 8008aaa:	2b20      	cmp	r3, #32
 8008aac:	d14e      	bne.n	8008b4c <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8008aae:	687b      	ldr	r3, [r7, #4]
 8008ab0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008ab4:	b2db      	uxtb	r3, r3
 8008ab6:	3b01      	subs	r3, #1
 8008ab8:	2b02      	cmp	r3, #2
 8008aba:	d840      	bhi.n	8008b3e <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8008abc:	683b      	ldr	r3, [r7, #0]
 8008abe:	889b      	ldrh	r3, [r3, #4]
 8008ac0:	b2db      	uxtb	r3, r3
 8008ac2:	2b01      	cmp	r3, #1
 8008ac4:	d836      	bhi.n	8008b34 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 8008ac6:	683b      	ldr	r3, [r7, #0]
 8008ac8:	889b      	ldrh	r3, [r3, #4]
 8008aca:	b2db      	uxtb	r3, r3
 8008acc:	4619      	mov	r1, r3
 8008ace:	6878      	ldr	r0, [r7, #4]
 8008ad0:	f7ff fedc 	bl	800888c <USBD_CoreFindIF>
 8008ad4:	4603      	mov	r3, r0
 8008ad6:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8008ad8:	7bbb      	ldrb	r3, [r7, #14]
 8008ada:	2bff      	cmp	r3, #255	; 0xff
 8008adc:	d01d      	beq.n	8008b1a <USBD_StdItfReq+0x92>
 8008ade:	7bbb      	ldrb	r3, [r7, #14]
 8008ae0:	2b00      	cmp	r3, #0
 8008ae2:	d11a      	bne.n	8008b1a <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 8008ae4:	7bba      	ldrb	r2, [r7, #14]
 8008ae6:	687b      	ldr	r3, [r7, #4]
 8008ae8:	32ae      	adds	r2, #174	; 0xae
 8008aea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008aee:	689b      	ldr	r3, [r3, #8]
 8008af0:	2b00      	cmp	r3, #0
 8008af2:	d00f      	beq.n	8008b14 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 8008af4:	7bba      	ldrb	r2, [r7, #14]
 8008af6:	687b      	ldr	r3, [r7, #4]
 8008af8:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8008afc:	7bba      	ldrb	r2, [r7, #14]
 8008afe:	687b      	ldr	r3, [r7, #4]
 8008b00:	32ae      	adds	r2, #174	; 0xae
 8008b02:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008b06:	689b      	ldr	r3, [r3, #8]
 8008b08:	6839      	ldr	r1, [r7, #0]
 8008b0a:	6878      	ldr	r0, [r7, #4]
 8008b0c:	4798      	blx	r3
 8008b0e:	4603      	mov	r3, r0
 8008b10:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8008b12:	e004      	b.n	8008b1e <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 8008b14:	2303      	movs	r3, #3
 8008b16:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8008b18:	e001      	b.n	8008b1e <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 8008b1a:	2303      	movs	r3, #3
 8008b1c:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8008b1e:	683b      	ldr	r3, [r7, #0]
 8008b20:	88db      	ldrh	r3, [r3, #6]
 8008b22:	2b00      	cmp	r3, #0
 8008b24:	d110      	bne.n	8008b48 <USBD_StdItfReq+0xc0>
 8008b26:	7bfb      	ldrb	r3, [r7, #15]
 8008b28:	2b00      	cmp	r3, #0
 8008b2a:	d10d      	bne.n	8008b48 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 8008b2c:	6878      	ldr	r0, [r7, #4]
 8008b2e:	f000 fdc6 	bl	80096be <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8008b32:	e009      	b.n	8008b48 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 8008b34:	6839      	ldr	r1, [r7, #0]
 8008b36:	6878      	ldr	r0, [r7, #4]
 8008b38:	f000 fcf7 	bl	800952a <USBD_CtlError>
          break;
 8008b3c:	e004      	b.n	8008b48 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 8008b3e:	6839      	ldr	r1, [r7, #0]
 8008b40:	6878      	ldr	r0, [r7, #4]
 8008b42:	f000 fcf2 	bl	800952a <USBD_CtlError>
          break;
 8008b46:	e000      	b.n	8008b4a <USBD_StdItfReq+0xc2>
          break;
 8008b48:	bf00      	nop
      }
      break;
 8008b4a:	e004      	b.n	8008b56 <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 8008b4c:	6839      	ldr	r1, [r7, #0]
 8008b4e:	6878      	ldr	r0, [r7, #4]
 8008b50:	f000 fceb 	bl	800952a <USBD_CtlError>
      break;
 8008b54:	bf00      	nop
  }

  return ret;
 8008b56:	7bfb      	ldrb	r3, [r7, #15]
}
 8008b58:	4618      	mov	r0, r3
 8008b5a:	3710      	adds	r7, #16
 8008b5c:	46bd      	mov	sp, r7
 8008b5e:	bd80      	pop	{r7, pc}

08008b60 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008b60:	b580      	push	{r7, lr}
 8008b62:	b084      	sub	sp, #16
 8008b64:	af00      	add	r7, sp, #0
 8008b66:	6078      	str	r0, [r7, #4]
 8008b68:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 8008b6a:	2300      	movs	r3, #0
 8008b6c:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 8008b6e:	683b      	ldr	r3, [r7, #0]
 8008b70:	889b      	ldrh	r3, [r3, #4]
 8008b72:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008b74:	683b      	ldr	r3, [r7, #0]
 8008b76:	781b      	ldrb	r3, [r3, #0]
 8008b78:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8008b7c:	2b40      	cmp	r3, #64	; 0x40
 8008b7e:	d007      	beq.n	8008b90 <USBD_StdEPReq+0x30>
 8008b80:	2b40      	cmp	r3, #64	; 0x40
 8008b82:	f200 817f 	bhi.w	8008e84 <USBD_StdEPReq+0x324>
 8008b86:	2b00      	cmp	r3, #0
 8008b88:	d02a      	beq.n	8008be0 <USBD_StdEPReq+0x80>
 8008b8a:	2b20      	cmp	r3, #32
 8008b8c:	f040 817a 	bne.w	8008e84 <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 8008b90:	7bbb      	ldrb	r3, [r7, #14]
 8008b92:	4619      	mov	r1, r3
 8008b94:	6878      	ldr	r0, [r7, #4]
 8008b96:	f7ff fe85 	bl	80088a4 <USBD_CoreFindEP>
 8008b9a:	4603      	mov	r3, r0
 8008b9c:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8008b9e:	7b7b      	ldrb	r3, [r7, #13]
 8008ba0:	2bff      	cmp	r3, #255	; 0xff
 8008ba2:	f000 8174 	beq.w	8008e8e <USBD_StdEPReq+0x32e>
 8008ba6:	7b7b      	ldrb	r3, [r7, #13]
 8008ba8:	2b00      	cmp	r3, #0
 8008baa:	f040 8170 	bne.w	8008e8e <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 8008bae:	7b7a      	ldrb	r2, [r7, #13]
 8008bb0:	687b      	ldr	r3, [r7, #4]
 8008bb2:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 8008bb6:	7b7a      	ldrb	r2, [r7, #13]
 8008bb8:	687b      	ldr	r3, [r7, #4]
 8008bba:	32ae      	adds	r2, #174	; 0xae
 8008bbc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008bc0:	689b      	ldr	r3, [r3, #8]
 8008bc2:	2b00      	cmp	r3, #0
 8008bc4:	f000 8163 	beq.w	8008e8e <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 8008bc8:	7b7a      	ldrb	r2, [r7, #13]
 8008bca:	687b      	ldr	r3, [r7, #4]
 8008bcc:	32ae      	adds	r2, #174	; 0xae
 8008bce:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008bd2:	689b      	ldr	r3, [r3, #8]
 8008bd4:	6839      	ldr	r1, [r7, #0]
 8008bd6:	6878      	ldr	r0, [r7, #4]
 8008bd8:	4798      	blx	r3
 8008bda:	4603      	mov	r3, r0
 8008bdc:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8008bde:	e156      	b.n	8008e8e <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8008be0:	683b      	ldr	r3, [r7, #0]
 8008be2:	785b      	ldrb	r3, [r3, #1]
 8008be4:	2b03      	cmp	r3, #3
 8008be6:	d008      	beq.n	8008bfa <USBD_StdEPReq+0x9a>
 8008be8:	2b03      	cmp	r3, #3
 8008bea:	f300 8145 	bgt.w	8008e78 <USBD_StdEPReq+0x318>
 8008bee:	2b00      	cmp	r3, #0
 8008bf0:	f000 809b 	beq.w	8008d2a <USBD_StdEPReq+0x1ca>
 8008bf4:	2b01      	cmp	r3, #1
 8008bf6:	d03c      	beq.n	8008c72 <USBD_StdEPReq+0x112>
 8008bf8:	e13e      	b.n	8008e78 <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8008bfa:	687b      	ldr	r3, [r7, #4]
 8008bfc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008c00:	b2db      	uxtb	r3, r3
 8008c02:	2b02      	cmp	r3, #2
 8008c04:	d002      	beq.n	8008c0c <USBD_StdEPReq+0xac>
 8008c06:	2b03      	cmp	r3, #3
 8008c08:	d016      	beq.n	8008c38 <USBD_StdEPReq+0xd8>
 8008c0a:	e02c      	b.n	8008c66 <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008c0c:	7bbb      	ldrb	r3, [r7, #14]
 8008c0e:	2b00      	cmp	r3, #0
 8008c10:	d00d      	beq.n	8008c2e <USBD_StdEPReq+0xce>
 8008c12:	7bbb      	ldrb	r3, [r7, #14]
 8008c14:	2b80      	cmp	r3, #128	; 0x80
 8008c16:	d00a      	beq.n	8008c2e <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8008c18:	7bbb      	ldrb	r3, [r7, #14]
 8008c1a:	4619      	mov	r1, r3
 8008c1c:	6878      	ldr	r0, [r7, #4]
 8008c1e:	f001 fa75 	bl	800a10c <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8008c22:	2180      	movs	r1, #128	; 0x80
 8008c24:	6878      	ldr	r0, [r7, #4]
 8008c26:	f001 fa71 	bl	800a10c <USBD_LL_StallEP>
 8008c2a:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8008c2c:	e020      	b.n	8008c70 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 8008c2e:	6839      	ldr	r1, [r7, #0]
 8008c30:	6878      	ldr	r0, [r7, #4]
 8008c32:	f000 fc7a 	bl	800952a <USBD_CtlError>
              break;
 8008c36:	e01b      	b.n	8008c70 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8008c38:	683b      	ldr	r3, [r7, #0]
 8008c3a:	885b      	ldrh	r3, [r3, #2]
 8008c3c:	2b00      	cmp	r3, #0
 8008c3e:	d10e      	bne.n	8008c5e <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8008c40:	7bbb      	ldrb	r3, [r7, #14]
 8008c42:	2b00      	cmp	r3, #0
 8008c44:	d00b      	beq.n	8008c5e <USBD_StdEPReq+0xfe>
 8008c46:	7bbb      	ldrb	r3, [r7, #14]
 8008c48:	2b80      	cmp	r3, #128	; 0x80
 8008c4a:	d008      	beq.n	8008c5e <USBD_StdEPReq+0xfe>
 8008c4c:	683b      	ldr	r3, [r7, #0]
 8008c4e:	88db      	ldrh	r3, [r3, #6]
 8008c50:	2b00      	cmp	r3, #0
 8008c52:	d104      	bne.n	8008c5e <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8008c54:	7bbb      	ldrb	r3, [r7, #14]
 8008c56:	4619      	mov	r1, r3
 8008c58:	6878      	ldr	r0, [r7, #4]
 8008c5a:	f001 fa57 	bl	800a10c <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 8008c5e:	6878      	ldr	r0, [r7, #4]
 8008c60:	f000 fd2d 	bl	80096be <USBD_CtlSendStatus>

              break;
 8008c64:	e004      	b.n	8008c70 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 8008c66:	6839      	ldr	r1, [r7, #0]
 8008c68:	6878      	ldr	r0, [r7, #4]
 8008c6a:	f000 fc5e 	bl	800952a <USBD_CtlError>
              break;
 8008c6e:	bf00      	nop
          }
          break;
 8008c70:	e107      	b.n	8008e82 <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8008c72:	687b      	ldr	r3, [r7, #4]
 8008c74:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008c78:	b2db      	uxtb	r3, r3
 8008c7a:	2b02      	cmp	r3, #2
 8008c7c:	d002      	beq.n	8008c84 <USBD_StdEPReq+0x124>
 8008c7e:	2b03      	cmp	r3, #3
 8008c80:	d016      	beq.n	8008cb0 <USBD_StdEPReq+0x150>
 8008c82:	e04b      	b.n	8008d1c <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008c84:	7bbb      	ldrb	r3, [r7, #14]
 8008c86:	2b00      	cmp	r3, #0
 8008c88:	d00d      	beq.n	8008ca6 <USBD_StdEPReq+0x146>
 8008c8a:	7bbb      	ldrb	r3, [r7, #14]
 8008c8c:	2b80      	cmp	r3, #128	; 0x80
 8008c8e:	d00a      	beq.n	8008ca6 <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8008c90:	7bbb      	ldrb	r3, [r7, #14]
 8008c92:	4619      	mov	r1, r3
 8008c94:	6878      	ldr	r0, [r7, #4]
 8008c96:	f001 fa39 	bl	800a10c <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8008c9a:	2180      	movs	r1, #128	; 0x80
 8008c9c:	6878      	ldr	r0, [r7, #4]
 8008c9e:	f001 fa35 	bl	800a10c <USBD_LL_StallEP>
 8008ca2:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8008ca4:	e040      	b.n	8008d28 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 8008ca6:	6839      	ldr	r1, [r7, #0]
 8008ca8:	6878      	ldr	r0, [r7, #4]
 8008caa:	f000 fc3e 	bl	800952a <USBD_CtlError>
              break;
 8008cae:	e03b      	b.n	8008d28 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8008cb0:	683b      	ldr	r3, [r7, #0]
 8008cb2:	885b      	ldrh	r3, [r3, #2]
 8008cb4:	2b00      	cmp	r3, #0
 8008cb6:	d136      	bne.n	8008d26 <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8008cb8:	7bbb      	ldrb	r3, [r7, #14]
 8008cba:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008cbe:	2b00      	cmp	r3, #0
 8008cc0:	d004      	beq.n	8008ccc <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8008cc2:	7bbb      	ldrb	r3, [r7, #14]
 8008cc4:	4619      	mov	r1, r3
 8008cc6:	6878      	ldr	r0, [r7, #4]
 8008cc8:	f001 fa3f 	bl	800a14a <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8008ccc:	6878      	ldr	r0, [r7, #4]
 8008cce:	f000 fcf6 	bl	80096be <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 8008cd2:	7bbb      	ldrb	r3, [r7, #14]
 8008cd4:	4619      	mov	r1, r3
 8008cd6:	6878      	ldr	r0, [r7, #4]
 8008cd8:	f7ff fde4 	bl	80088a4 <USBD_CoreFindEP>
 8008cdc:	4603      	mov	r3, r0
 8008cde:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8008ce0:	7b7b      	ldrb	r3, [r7, #13]
 8008ce2:	2bff      	cmp	r3, #255	; 0xff
 8008ce4:	d01f      	beq.n	8008d26 <USBD_StdEPReq+0x1c6>
 8008ce6:	7b7b      	ldrb	r3, [r7, #13]
 8008ce8:	2b00      	cmp	r3, #0
 8008cea:	d11c      	bne.n	8008d26 <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 8008cec:	7b7a      	ldrb	r2, [r7, #13]
 8008cee:	687b      	ldr	r3, [r7, #4]
 8008cf0:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 8008cf4:	7b7a      	ldrb	r2, [r7, #13]
 8008cf6:	687b      	ldr	r3, [r7, #4]
 8008cf8:	32ae      	adds	r2, #174	; 0xae
 8008cfa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008cfe:	689b      	ldr	r3, [r3, #8]
 8008d00:	2b00      	cmp	r3, #0
 8008d02:	d010      	beq.n	8008d26 <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8008d04:	7b7a      	ldrb	r2, [r7, #13]
 8008d06:	687b      	ldr	r3, [r7, #4]
 8008d08:	32ae      	adds	r2, #174	; 0xae
 8008d0a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008d0e:	689b      	ldr	r3, [r3, #8]
 8008d10:	6839      	ldr	r1, [r7, #0]
 8008d12:	6878      	ldr	r0, [r7, #4]
 8008d14:	4798      	blx	r3
 8008d16:	4603      	mov	r3, r0
 8008d18:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 8008d1a:	e004      	b.n	8008d26 <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 8008d1c:	6839      	ldr	r1, [r7, #0]
 8008d1e:	6878      	ldr	r0, [r7, #4]
 8008d20:	f000 fc03 	bl	800952a <USBD_CtlError>
              break;
 8008d24:	e000      	b.n	8008d28 <USBD_StdEPReq+0x1c8>
              break;
 8008d26:	bf00      	nop
          }
          break;
 8008d28:	e0ab      	b.n	8008e82 <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8008d2a:	687b      	ldr	r3, [r7, #4]
 8008d2c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008d30:	b2db      	uxtb	r3, r3
 8008d32:	2b02      	cmp	r3, #2
 8008d34:	d002      	beq.n	8008d3c <USBD_StdEPReq+0x1dc>
 8008d36:	2b03      	cmp	r3, #3
 8008d38:	d032      	beq.n	8008da0 <USBD_StdEPReq+0x240>
 8008d3a:	e097      	b.n	8008e6c <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008d3c:	7bbb      	ldrb	r3, [r7, #14]
 8008d3e:	2b00      	cmp	r3, #0
 8008d40:	d007      	beq.n	8008d52 <USBD_StdEPReq+0x1f2>
 8008d42:	7bbb      	ldrb	r3, [r7, #14]
 8008d44:	2b80      	cmp	r3, #128	; 0x80
 8008d46:	d004      	beq.n	8008d52 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 8008d48:	6839      	ldr	r1, [r7, #0]
 8008d4a:	6878      	ldr	r0, [r7, #4]
 8008d4c:	f000 fbed 	bl	800952a <USBD_CtlError>
                break;
 8008d50:	e091      	b.n	8008e76 <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008d52:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008d56:	2b00      	cmp	r3, #0
 8008d58:	da0b      	bge.n	8008d72 <USBD_StdEPReq+0x212>
 8008d5a:	7bbb      	ldrb	r3, [r7, #14]
 8008d5c:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8008d60:	4613      	mov	r3, r2
 8008d62:	009b      	lsls	r3, r3, #2
 8008d64:	4413      	add	r3, r2
 8008d66:	009b      	lsls	r3, r3, #2
 8008d68:	3310      	adds	r3, #16
 8008d6a:	687a      	ldr	r2, [r7, #4]
 8008d6c:	4413      	add	r3, r2
 8008d6e:	3304      	adds	r3, #4
 8008d70:	e00b      	b.n	8008d8a <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8008d72:	7bbb      	ldrb	r3, [r7, #14]
 8008d74:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008d78:	4613      	mov	r3, r2
 8008d7a:	009b      	lsls	r3, r3, #2
 8008d7c:	4413      	add	r3, r2
 8008d7e:	009b      	lsls	r3, r3, #2
 8008d80:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8008d84:	687a      	ldr	r2, [r7, #4]
 8008d86:	4413      	add	r3, r2
 8008d88:	3304      	adds	r3, #4
 8008d8a:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8008d8c:	68bb      	ldr	r3, [r7, #8]
 8008d8e:	2200      	movs	r2, #0
 8008d90:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8008d92:	68bb      	ldr	r3, [r7, #8]
 8008d94:	2202      	movs	r2, #2
 8008d96:	4619      	mov	r1, r3
 8008d98:	6878      	ldr	r0, [r7, #4]
 8008d9a:	f000 fc36 	bl	800960a <USBD_CtlSendData>
              break;
 8008d9e:	e06a      	b.n	8008e76 <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8008da0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008da4:	2b00      	cmp	r3, #0
 8008da6:	da11      	bge.n	8008dcc <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8008da8:	7bbb      	ldrb	r3, [r7, #14]
 8008daa:	f003 020f 	and.w	r2, r3, #15
 8008dae:	6879      	ldr	r1, [r7, #4]
 8008db0:	4613      	mov	r3, r2
 8008db2:	009b      	lsls	r3, r3, #2
 8008db4:	4413      	add	r3, r2
 8008db6:	009b      	lsls	r3, r3, #2
 8008db8:	440b      	add	r3, r1
 8008dba:	3324      	adds	r3, #36	; 0x24
 8008dbc:	881b      	ldrh	r3, [r3, #0]
 8008dbe:	2b00      	cmp	r3, #0
 8008dc0:	d117      	bne.n	8008df2 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 8008dc2:	6839      	ldr	r1, [r7, #0]
 8008dc4:	6878      	ldr	r0, [r7, #4]
 8008dc6:	f000 fbb0 	bl	800952a <USBD_CtlError>
                  break;
 8008dca:	e054      	b.n	8008e76 <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8008dcc:	7bbb      	ldrb	r3, [r7, #14]
 8008dce:	f003 020f 	and.w	r2, r3, #15
 8008dd2:	6879      	ldr	r1, [r7, #4]
 8008dd4:	4613      	mov	r3, r2
 8008dd6:	009b      	lsls	r3, r3, #2
 8008dd8:	4413      	add	r3, r2
 8008dda:	009b      	lsls	r3, r3, #2
 8008ddc:	440b      	add	r3, r1
 8008dde:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8008de2:	881b      	ldrh	r3, [r3, #0]
 8008de4:	2b00      	cmp	r3, #0
 8008de6:	d104      	bne.n	8008df2 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 8008de8:	6839      	ldr	r1, [r7, #0]
 8008dea:	6878      	ldr	r0, [r7, #4]
 8008dec:	f000 fb9d 	bl	800952a <USBD_CtlError>
                  break;
 8008df0:	e041      	b.n	8008e76 <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008df2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008df6:	2b00      	cmp	r3, #0
 8008df8:	da0b      	bge.n	8008e12 <USBD_StdEPReq+0x2b2>
 8008dfa:	7bbb      	ldrb	r3, [r7, #14]
 8008dfc:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8008e00:	4613      	mov	r3, r2
 8008e02:	009b      	lsls	r3, r3, #2
 8008e04:	4413      	add	r3, r2
 8008e06:	009b      	lsls	r3, r3, #2
 8008e08:	3310      	adds	r3, #16
 8008e0a:	687a      	ldr	r2, [r7, #4]
 8008e0c:	4413      	add	r3, r2
 8008e0e:	3304      	adds	r3, #4
 8008e10:	e00b      	b.n	8008e2a <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8008e12:	7bbb      	ldrb	r3, [r7, #14]
 8008e14:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008e18:	4613      	mov	r3, r2
 8008e1a:	009b      	lsls	r3, r3, #2
 8008e1c:	4413      	add	r3, r2
 8008e1e:	009b      	lsls	r3, r3, #2
 8008e20:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8008e24:	687a      	ldr	r2, [r7, #4]
 8008e26:	4413      	add	r3, r2
 8008e28:	3304      	adds	r3, #4
 8008e2a:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8008e2c:	7bbb      	ldrb	r3, [r7, #14]
 8008e2e:	2b00      	cmp	r3, #0
 8008e30:	d002      	beq.n	8008e38 <USBD_StdEPReq+0x2d8>
 8008e32:	7bbb      	ldrb	r3, [r7, #14]
 8008e34:	2b80      	cmp	r3, #128	; 0x80
 8008e36:	d103      	bne.n	8008e40 <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 8008e38:	68bb      	ldr	r3, [r7, #8]
 8008e3a:	2200      	movs	r2, #0
 8008e3c:	601a      	str	r2, [r3, #0]
 8008e3e:	e00e      	b.n	8008e5e <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8008e40:	7bbb      	ldrb	r3, [r7, #14]
 8008e42:	4619      	mov	r1, r3
 8008e44:	6878      	ldr	r0, [r7, #4]
 8008e46:	f001 f99f 	bl	800a188 <USBD_LL_IsStallEP>
 8008e4a:	4603      	mov	r3, r0
 8008e4c:	2b00      	cmp	r3, #0
 8008e4e:	d003      	beq.n	8008e58 <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 8008e50:	68bb      	ldr	r3, [r7, #8]
 8008e52:	2201      	movs	r2, #1
 8008e54:	601a      	str	r2, [r3, #0]
 8008e56:	e002      	b.n	8008e5e <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 8008e58:	68bb      	ldr	r3, [r7, #8]
 8008e5a:	2200      	movs	r2, #0
 8008e5c:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8008e5e:	68bb      	ldr	r3, [r7, #8]
 8008e60:	2202      	movs	r2, #2
 8008e62:	4619      	mov	r1, r3
 8008e64:	6878      	ldr	r0, [r7, #4]
 8008e66:	f000 fbd0 	bl	800960a <USBD_CtlSendData>
              break;
 8008e6a:	e004      	b.n	8008e76 <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 8008e6c:	6839      	ldr	r1, [r7, #0]
 8008e6e:	6878      	ldr	r0, [r7, #4]
 8008e70:	f000 fb5b 	bl	800952a <USBD_CtlError>
              break;
 8008e74:	bf00      	nop
          }
          break;
 8008e76:	e004      	b.n	8008e82 <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 8008e78:	6839      	ldr	r1, [r7, #0]
 8008e7a:	6878      	ldr	r0, [r7, #4]
 8008e7c:	f000 fb55 	bl	800952a <USBD_CtlError>
          break;
 8008e80:	bf00      	nop
      }
      break;
 8008e82:	e005      	b.n	8008e90 <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 8008e84:	6839      	ldr	r1, [r7, #0]
 8008e86:	6878      	ldr	r0, [r7, #4]
 8008e88:	f000 fb4f 	bl	800952a <USBD_CtlError>
      break;
 8008e8c:	e000      	b.n	8008e90 <USBD_StdEPReq+0x330>
      break;
 8008e8e:	bf00      	nop
  }

  return ret;
 8008e90:	7bfb      	ldrb	r3, [r7, #15]
}
 8008e92:	4618      	mov	r0, r3
 8008e94:	3710      	adds	r7, #16
 8008e96:	46bd      	mov	sp, r7
 8008e98:	bd80      	pop	{r7, pc}
	...

08008e9c <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008e9c:	b580      	push	{r7, lr}
 8008e9e:	b084      	sub	sp, #16
 8008ea0:	af00      	add	r7, sp, #0
 8008ea2:	6078      	str	r0, [r7, #4]
 8008ea4:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8008ea6:	2300      	movs	r3, #0
 8008ea8:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8008eaa:	2300      	movs	r3, #0
 8008eac:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8008eae:	2300      	movs	r3, #0
 8008eb0:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8008eb2:	683b      	ldr	r3, [r7, #0]
 8008eb4:	885b      	ldrh	r3, [r3, #2]
 8008eb6:	0a1b      	lsrs	r3, r3, #8
 8008eb8:	b29b      	uxth	r3, r3
 8008eba:	3b01      	subs	r3, #1
 8008ebc:	2b06      	cmp	r3, #6
 8008ebe:	f200 8128 	bhi.w	8009112 <USBD_GetDescriptor+0x276>
 8008ec2:	a201      	add	r2, pc, #4	; (adr r2, 8008ec8 <USBD_GetDescriptor+0x2c>)
 8008ec4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008ec8:	08008ee5 	.word	0x08008ee5
 8008ecc:	08008efd 	.word	0x08008efd
 8008ed0:	08008f3d 	.word	0x08008f3d
 8008ed4:	08009113 	.word	0x08009113
 8008ed8:	08009113 	.word	0x08009113
 8008edc:	080090b3 	.word	0x080090b3
 8008ee0:	080090df 	.word	0x080090df
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8008ee4:	687b      	ldr	r3, [r7, #4]
 8008ee6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008eea:	681b      	ldr	r3, [r3, #0]
 8008eec:	687a      	ldr	r2, [r7, #4]
 8008eee:	7c12      	ldrb	r2, [r2, #16]
 8008ef0:	f107 0108 	add.w	r1, r7, #8
 8008ef4:	4610      	mov	r0, r2
 8008ef6:	4798      	blx	r3
 8008ef8:	60f8      	str	r0, [r7, #12]
      break;
 8008efa:	e112      	b.n	8009122 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008efc:	687b      	ldr	r3, [r7, #4]
 8008efe:	7c1b      	ldrb	r3, [r3, #16]
 8008f00:	2b00      	cmp	r3, #0
 8008f02:	d10d      	bne.n	8008f20 <USBD_GetDescriptor+0x84>
          pbuf   = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 8008f04:	687b      	ldr	r3, [r7, #4]
 8008f06:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008f0a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008f0c:	f107 0208 	add.w	r2, r7, #8
 8008f10:	4610      	mov	r0, r2
 8008f12:	4798      	blx	r3
 8008f14:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8008f16:	68fb      	ldr	r3, [r7, #12]
 8008f18:	3301      	adds	r3, #1
 8008f1a:	2202      	movs	r2, #2
 8008f1c:	701a      	strb	r2, [r3, #0]
        {
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8008f1e:	e100      	b.n	8009122 <USBD_GetDescriptor+0x286>
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 8008f20:	687b      	ldr	r3, [r7, #4]
 8008f22:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008f26:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008f28:	f107 0208 	add.w	r2, r7, #8
 8008f2c:	4610      	mov	r0, r2
 8008f2e:	4798      	blx	r3
 8008f30:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8008f32:	68fb      	ldr	r3, [r7, #12]
 8008f34:	3301      	adds	r3, #1
 8008f36:	2202      	movs	r2, #2
 8008f38:	701a      	strb	r2, [r3, #0]
      break;
 8008f3a:	e0f2      	b.n	8009122 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8008f3c:	683b      	ldr	r3, [r7, #0]
 8008f3e:	885b      	ldrh	r3, [r3, #2]
 8008f40:	b2db      	uxtb	r3, r3
 8008f42:	2b05      	cmp	r3, #5
 8008f44:	f200 80ac 	bhi.w	80090a0 <USBD_GetDescriptor+0x204>
 8008f48:	a201      	add	r2, pc, #4	; (adr r2, 8008f50 <USBD_GetDescriptor+0xb4>)
 8008f4a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008f4e:	bf00      	nop
 8008f50:	08008f69 	.word	0x08008f69
 8008f54:	08008f9d 	.word	0x08008f9d
 8008f58:	08008fd1 	.word	0x08008fd1
 8008f5c:	08009005 	.word	0x08009005
 8008f60:	08009039 	.word	0x08009039
 8008f64:	0800906d 	.word	0x0800906d
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8008f68:	687b      	ldr	r3, [r7, #4]
 8008f6a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008f6e:	685b      	ldr	r3, [r3, #4]
 8008f70:	2b00      	cmp	r3, #0
 8008f72:	d00b      	beq.n	8008f8c <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8008f74:	687b      	ldr	r3, [r7, #4]
 8008f76:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008f7a:	685b      	ldr	r3, [r3, #4]
 8008f7c:	687a      	ldr	r2, [r7, #4]
 8008f7e:	7c12      	ldrb	r2, [r2, #16]
 8008f80:	f107 0108 	add.w	r1, r7, #8
 8008f84:	4610      	mov	r0, r2
 8008f86:	4798      	blx	r3
 8008f88:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008f8a:	e091      	b.n	80090b0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008f8c:	6839      	ldr	r1, [r7, #0]
 8008f8e:	6878      	ldr	r0, [r7, #4]
 8008f90:	f000 facb 	bl	800952a <USBD_CtlError>
            err++;
 8008f94:	7afb      	ldrb	r3, [r7, #11]
 8008f96:	3301      	adds	r3, #1
 8008f98:	72fb      	strb	r3, [r7, #11]
          break;
 8008f9a:	e089      	b.n	80090b0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8008f9c:	687b      	ldr	r3, [r7, #4]
 8008f9e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008fa2:	689b      	ldr	r3, [r3, #8]
 8008fa4:	2b00      	cmp	r3, #0
 8008fa6:	d00b      	beq.n	8008fc0 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8008fa8:	687b      	ldr	r3, [r7, #4]
 8008faa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008fae:	689b      	ldr	r3, [r3, #8]
 8008fb0:	687a      	ldr	r2, [r7, #4]
 8008fb2:	7c12      	ldrb	r2, [r2, #16]
 8008fb4:	f107 0108 	add.w	r1, r7, #8
 8008fb8:	4610      	mov	r0, r2
 8008fba:	4798      	blx	r3
 8008fbc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008fbe:	e077      	b.n	80090b0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008fc0:	6839      	ldr	r1, [r7, #0]
 8008fc2:	6878      	ldr	r0, [r7, #4]
 8008fc4:	f000 fab1 	bl	800952a <USBD_CtlError>
            err++;
 8008fc8:	7afb      	ldrb	r3, [r7, #11]
 8008fca:	3301      	adds	r3, #1
 8008fcc:	72fb      	strb	r3, [r7, #11]
          break;
 8008fce:	e06f      	b.n	80090b0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8008fd0:	687b      	ldr	r3, [r7, #4]
 8008fd2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008fd6:	68db      	ldr	r3, [r3, #12]
 8008fd8:	2b00      	cmp	r3, #0
 8008fda:	d00b      	beq.n	8008ff4 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8008fdc:	687b      	ldr	r3, [r7, #4]
 8008fde:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008fe2:	68db      	ldr	r3, [r3, #12]
 8008fe4:	687a      	ldr	r2, [r7, #4]
 8008fe6:	7c12      	ldrb	r2, [r2, #16]
 8008fe8:	f107 0108 	add.w	r1, r7, #8
 8008fec:	4610      	mov	r0, r2
 8008fee:	4798      	blx	r3
 8008ff0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008ff2:	e05d      	b.n	80090b0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008ff4:	6839      	ldr	r1, [r7, #0]
 8008ff6:	6878      	ldr	r0, [r7, #4]
 8008ff8:	f000 fa97 	bl	800952a <USBD_CtlError>
            err++;
 8008ffc:	7afb      	ldrb	r3, [r7, #11]
 8008ffe:	3301      	adds	r3, #1
 8009000:	72fb      	strb	r3, [r7, #11]
          break;
 8009002:	e055      	b.n	80090b0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8009004:	687b      	ldr	r3, [r7, #4]
 8009006:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800900a:	691b      	ldr	r3, [r3, #16]
 800900c:	2b00      	cmp	r3, #0
 800900e:	d00b      	beq.n	8009028 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8009010:	687b      	ldr	r3, [r7, #4]
 8009012:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009016:	691b      	ldr	r3, [r3, #16]
 8009018:	687a      	ldr	r2, [r7, #4]
 800901a:	7c12      	ldrb	r2, [r2, #16]
 800901c:	f107 0108 	add.w	r1, r7, #8
 8009020:	4610      	mov	r0, r2
 8009022:	4798      	blx	r3
 8009024:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009026:	e043      	b.n	80090b0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009028:	6839      	ldr	r1, [r7, #0]
 800902a:	6878      	ldr	r0, [r7, #4]
 800902c:	f000 fa7d 	bl	800952a <USBD_CtlError>
            err++;
 8009030:	7afb      	ldrb	r3, [r7, #11]
 8009032:	3301      	adds	r3, #1
 8009034:	72fb      	strb	r3, [r7, #11]
          break;
 8009036:	e03b      	b.n	80090b0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8009038:	687b      	ldr	r3, [r7, #4]
 800903a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800903e:	695b      	ldr	r3, [r3, #20]
 8009040:	2b00      	cmp	r3, #0
 8009042:	d00b      	beq.n	800905c <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8009044:	687b      	ldr	r3, [r7, #4]
 8009046:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800904a:	695b      	ldr	r3, [r3, #20]
 800904c:	687a      	ldr	r2, [r7, #4]
 800904e:	7c12      	ldrb	r2, [r2, #16]
 8009050:	f107 0108 	add.w	r1, r7, #8
 8009054:	4610      	mov	r0, r2
 8009056:	4798      	blx	r3
 8009058:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800905a:	e029      	b.n	80090b0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800905c:	6839      	ldr	r1, [r7, #0]
 800905e:	6878      	ldr	r0, [r7, #4]
 8009060:	f000 fa63 	bl	800952a <USBD_CtlError>
            err++;
 8009064:	7afb      	ldrb	r3, [r7, #11]
 8009066:	3301      	adds	r3, #1
 8009068:	72fb      	strb	r3, [r7, #11]
          break;
 800906a:	e021      	b.n	80090b0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800906c:	687b      	ldr	r3, [r7, #4]
 800906e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009072:	699b      	ldr	r3, [r3, #24]
 8009074:	2b00      	cmp	r3, #0
 8009076:	d00b      	beq.n	8009090 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8009078:	687b      	ldr	r3, [r7, #4]
 800907a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800907e:	699b      	ldr	r3, [r3, #24]
 8009080:	687a      	ldr	r2, [r7, #4]
 8009082:	7c12      	ldrb	r2, [r2, #16]
 8009084:	f107 0108 	add.w	r1, r7, #8
 8009088:	4610      	mov	r0, r2
 800908a:	4798      	blx	r3
 800908c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800908e:	e00f      	b.n	80090b0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009090:	6839      	ldr	r1, [r7, #0]
 8009092:	6878      	ldr	r0, [r7, #4]
 8009094:	f000 fa49 	bl	800952a <USBD_CtlError>
            err++;
 8009098:	7afb      	ldrb	r3, [r7, #11]
 800909a:	3301      	adds	r3, #1
 800909c:	72fb      	strb	r3, [r7, #11]
          break;
 800909e:	e007      	b.n	80090b0 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 80090a0:	6839      	ldr	r1, [r7, #0]
 80090a2:	6878      	ldr	r0, [r7, #4]
 80090a4:	f000 fa41 	bl	800952a <USBD_CtlError>
          err++;
 80090a8:	7afb      	ldrb	r3, [r7, #11]
 80090aa:	3301      	adds	r3, #1
 80090ac:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 80090ae:	bf00      	nop
      }
      break;
 80090b0:	e037      	b.n	8009122 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80090b2:	687b      	ldr	r3, [r7, #4]
 80090b4:	7c1b      	ldrb	r3, [r3, #16]
 80090b6:	2b00      	cmp	r3, #0
 80090b8:	d109      	bne.n	80090ce <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 80090ba:	687b      	ldr	r3, [r7, #4]
 80090bc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80090c0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80090c2:	f107 0208 	add.w	r2, r7, #8
 80090c6:	4610      	mov	r0, r2
 80090c8:	4798      	blx	r3
 80090ca:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80090cc:	e029      	b.n	8009122 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 80090ce:	6839      	ldr	r1, [r7, #0]
 80090d0:	6878      	ldr	r0, [r7, #4]
 80090d2:	f000 fa2a 	bl	800952a <USBD_CtlError>
        err++;
 80090d6:	7afb      	ldrb	r3, [r7, #11]
 80090d8:	3301      	adds	r3, #1
 80090da:	72fb      	strb	r3, [r7, #11]
      break;
 80090dc:	e021      	b.n	8009122 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80090de:	687b      	ldr	r3, [r7, #4]
 80090e0:	7c1b      	ldrb	r3, [r3, #16]
 80090e2:	2b00      	cmp	r3, #0
 80090e4:	d10d      	bne.n	8009102 <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 80090e6:	687b      	ldr	r3, [r7, #4]
 80090e8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80090ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80090ee:	f107 0208 	add.w	r2, r7, #8
 80090f2:	4610      	mov	r0, r2
 80090f4:	4798      	blx	r3
 80090f6:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 80090f8:	68fb      	ldr	r3, [r7, #12]
 80090fa:	3301      	adds	r3, #1
 80090fc:	2207      	movs	r2, #7
 80090fe:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8009100:	e00f      	b.n	8009122 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8009102:	6839      	ldr	r1, [r7, #0]
 8009104:	6878      	ldr	r0, [r7, #4]
 8009106:	f000 fa10 	bl	800952a <USBD_CtlError>
        err++;
 800910a:	7afb      	ldrb	r3, [r7, #11]
 800910c:	3301      	adds	r3, #1
 800910e:	72fb      	strb	r3, [r7, #11]
      break;
 8009110:	e007      	b.n	8009122 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 8009112:	6839      	ldr	r1, [r7, #0]
 8009114:	6878      	ldr	r0, [r7, #4]
 8009116:	f000 fa08 	bl	800952a <USBD_CtlError>
      err++;
 800911a:	7afb      	ldrb	r3, [r7, #11]
 800911c:	3301      	adds	r3, #1
 800911e:	72fb      	strb	r3, [r7, #11]
      break;
 8009120:	bf00      	nop
  }

  if (err != 0U)
 8009122:	7afb      	ldrb	r3, [r7, #11]
 8009124:	2b00      	cmp	r3, #0
 8009126:	d11e      	bne.n	8009166 <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 8009128:	683b      	ldr	r3, [r7, #0]
 800912a:	88db      	ldrh	r3, [r3, #6]
 800912c:	2b00      	cmp	r3, #0
 800912e:	d016      	beq.n	800915e <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 8009130:	893b      	ldrh	r3, [r7, #8]
 8009132:	2b00      	cmp	r3, #0
 8009134:	d00e      	beq.n	8009154 <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 8009136:	683b      	ldr	r3, [r7, #0]
 8009138:	88da      	ldrh	r2, [r3, #6]
 800913a:	893b      	ldrh	r3, [r7, #8]
 800913c:	4293      	cmp	r3, r2
 800913e:	bf28      	it	cs
 8009140:	4613      	movcs	r3, r2
 8009142:	b29b      	uxth	r3, r3
 8009144:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8009146:	893b      	ldrh	r3, [r7, #8]
 8009148:	461a      	mov	r2, r3
 800914a:	68f9      	ldr	r1, [r7, #12]
 800914c:	6878      	ldr	r0, [r7, #4]
 800914e:	f000 fa5c 	bl	800960a <USBD_CtlSendData>
 8009152:	e009      	b.n	8009168 <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 8009154:	6839      	ldr	r1, [r7, #0]
 8009156:	6878      	ldr	r0, [r7, #4]
 8009158:	f000 f9e7 	bl	800952a <USBD_CtlError>
 800915c:	e004      	b.n	8009168 <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800915e:	6878      	ldr	r0, [r7, #4]
 8009160:	f000 faad 	bl	80096be <USBD_CtlSendStatus>
 8009164:	e000      	b.n	8009168 <USBD_GetDescriptor+0x2cc>
    return;
 8009166:	bf00      	nop
  }
}
 8009168:	3710      	adds	r7, #16
 800916a:	46bd      	mov	sp, r7
 800916c:	bd80      	pop	{r7, pc}
 800916e:	bf00      	nop

08009170 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009170:	b580      	push	{r7, lr}
 8009172:	b084      	sub	sp, #16
 8009174:	af00      	add	r7, sp, #0
 8009176:	6078      	str	r0, [r7, #4]
 8009178:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800917a:	683b      	ldr	r3, [r7, #0]
 800917c:	889b      	ldrh	r3, [r3, #4]
 800917e:	2b00      	cmp	r3, #0
 8009180:	d131      	bne.n	80091e6 <USBD_SetAddress+0x76>
 8009182:	683b      	ldr	r3, [r7, #0]
 8009184:	88db      	ldrh	r3, [r3, #6]
 8009186:	2b00      	cmp	r3, #0
 8009188:	d12d      	bne.n	80091e6 <USBD_SetAddress+0x76>
 800918a:	683b      	ldr	r3, [r7, #0]
 800918c:	885b      	ldrh	r3, [r3, #2]
 800918e:	2b7f      	cmp	r3, #127	; 0x7f
 8009190:	d829      	bhi.n	80091e6 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8009192:	683b      	ldr	r3, [r7, #0]
 8009194:	885b      	ldrh	r3, [r3, #2]
 8009196:	b2db      	uxtb	r3, r3
 8009198:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800919c:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800919e:	687b      	ldr	r3, [r7, #4]
 80091a0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80091a4:	b2db      	uxtb	r3, r3
 80091a6:	2b03      	cmp	r3, #3
 80091a8:	d104      	bne.n	80091b4 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 80091aa:	6839      	ldr	r1, [r7, #0]
 80091ac:	6878      	ldr	r0, [r7, #4]
 80091ae:	f000 f9bc 	bl	800952a <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80091b2:	e01d      	b.n	80091f0 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 80091b4:	687b      	ldr	r3, [r7, #4]
 80091b6:	7bfa      	ldrb	r2, [r7, #15]
 80091b8:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 80091bc:	7bfb      	ldrb	r3, [r7, #15]
 80091be:	4619      	mov	r1, r3
 80091c0:	6878      	ldr	r0, [r7, #4]
 80091c2:	f001 f80c 	bl	800a1de <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 80091c6:	6878      	ldr	r0, [r7, #4]
 80091c8:	f000 fa79 	bl	80096be <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 80091cc:	7bfb      	ldrb	r3, [r7, #15]
 80091ce:	2b00      	cmp	r3, #0
 80091d0:	d004      	beq.n	80091dc <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 80091d2:	687b      	ldr	r3, [r7, #4]
 80091d4:	2202      	movs	r2, #2
 80091d6:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80091da:	e009      	b.n	80091f0 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 80091dc:	687b      	ldr	r3, [r7, #4]
 80091de:	2201      	movs	r2, #1
 80091e0:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80091e4:	e004      	b.n	80091f0 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 80091e6:	6839      	ldr	r1, [r7, #0]
 80091e8:	6878      	ldr	r0, [r7, #4]
 80091ea:	f000 f99e 	bl	800952a <USBD_CtlError>
  }
}
 80091ee:	bf00      	nop
 80091f0:	bf00      	nop
 80091f2:	3710      	adds	r7, #16
 80091f4:	46bd      	mov	sp, r7
 80091f6:	bd80      	pop	{r7, pc}

080091f8 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80091f8:	b580      	push	{r7, lr}
 80091fa:	b084      	sub	sp, #16
 80091fc:	af00      	add	r7, sp, #0
 80091fe:	6078      	str	r0, [r7, #4]
 8009200:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8009202:	2300      	movs	r3, #0
 8009204:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8009206:	683b      	ldr	r3, [r7, #0]
 8009208:	885b      	ldrh	r3, [r3, #2]
 800920a:	b2da      	uxtb	r2, r3
 800920c:	4b4e      	ldr	r3, [pc, #312]	; (8009348 <USBD_SetConfig+0x150>)
 800920e:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8009210:	4b4d      	ldr	r3, [pc, #308]	; (8009348 <USBD_SetConfig+0x150>)
 8009212:	781b      	ldrb	r3, [r3, #0]
 8009214:	2b01      	cmp	r3, #1
 8009216:	d905      	bls.n	8009224 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 8009218:	6839      	ldr	r1, [r7, #0]
 800921a:	6878      	ldr	r0, [r7, #4]
 800921c:	f000 f985 	bl	800952a <USBD_CtlError>
    return USBD_FAIL;
 8009220:	2303      	movs	r3, #3
 8009222:	e08c      	b.n	800933e <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 8009224:	687b      	ldr	r3, [r7, #4]
 8009226:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800922a:	b2db      	uxtb	r3, r3
 800922c:	2b02      	cmp	r3, #2
 800922e:	d002      	beq.n	8009236 <USBD_SetConfig+0x3e>
 8009230:	2b03      	cmp	r3, #3
 8009232:	d029      	beq.n	8009288 <USBD_SetConfig+0x90>
 8009234:	e075      	b.n	8009322 <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 8009236:	4b44      	ldr	r3, [pc, #272]	; (8009348 <USBD_SetConfig+0x150>)
 8009238:	781b      	ldrb	r3, [r3, #0]
 800923a:	2b00      	cmp	r3, #0
 800923c:	d020      	beq.n	8009280 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 800923e:	4b42      	ldr	r3, [pc, #264]	; (8009348 <USBD_SetConfig+0x150>)
 8009240:	781b      	ldrb	r3, [r3, #0]
 8009242:	461a      	mov	r2, r3
 8009244:	687b      	ldr	r3, [r7, #4]
 8009246:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 8009248:	4b3f      	ldr	r3, [pc, #252]	; (8009348 <USBD_SetConfig+0x150>)
 800924a:	781b      	ldrb	r3, [r3, #0]
 800924c:	4619      	mov	r1, r3
 800924e:	6878      	ldr	r0, [r7, #4]
 8009250:	f7fe ffee 	bl	8008230 <USBD_SetClassConfig>
 8009254:	4603      	mov	r3, r0
 8009256:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 8009258:	7bfb      	ldrb	r3, [r7, #15]
 800925a:	2b00      	cmp	r3, #0
 800925c:	d008      	beq.n	8009270 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 800925e:	6839      	ldr	r1, [r7, #0]
 8009260:	6878      	ldr	r0, [r7, #4]
 8009262:	f000 f962 	bl	800952a <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8009266:	687b      	ldr	r3, [r7, #4]
 8009268:	2202      	movs	r2, #2
 800926a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800926e:	e065      	b.n	800933c <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8009270:	6878      	ldr	r0, [r7, #4]
 8009272:	f000 fa24 	bl	80096be <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8009276:	687b      	ldr	r3, [r7, #4]
 8009278:	2203      	movs	r2, #3
 800927a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 800927e:	e05d      	b.n	800933c <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8009280:	6878      	ldr	r0, [r7, #4]
 8009282:	f000 fa1c 	bl	80096be <USBD_CtlSendStatus>
      break;
 8009286:	e059      	b.n	800933c <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 8009288:	4b2f      	ldr	r3, [pc, #188]	; (8009348 <USBD_SetConfig+0x150>)
 800928a:	781b      	ldrb	r3, [r3, #0]
 800928c:	2b00      	cmp	r3, #0
 800928e:	d112      	bne.n	80092b6 <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8009290:	687b      	ldr	r3, [r7, #4]
 8009292:	2202      	movs	r2, #2
 8009294:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        pdev->dev_config = cfgidx;
 8009298:	4b2b      	ldr	r3, [pc, #172]	; (8009348 <USBD_SetConfig+0x150>)
 800929a:	781b      	ldrb	r3, [r3, #0]
 800929c:	461a      	mov	r2, r3
 800929e:	687b      	ldr	r3, [r7, #4]
 80092a0:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 80092a2:	4b29      	ldr	r3, [pc, #164]	; (8009348 <USBD_SetConfig+0x150>)
 80092a4:	781b      	ldrb	r3, [r3, #0]
 80092a6:	4619      	mov	r1, r3
 80092a8:	6878      	ldr	r0, [r7, #4]
 80092aa:	f7fe ffdd 	bl	8008268 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 80092ae:	6878      	ldr	r0, [r7, #4]
 80092b0:	f000 fa05 	bl	80096be <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 80092b4:	e042      	b.n	800933c <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 80092b6:	4b24      	ldr	r3, [pc, #144]	; (8009348 <USBD_SetConfig+0x150>)
 80092b8:	781b      	ldrb	r3, [r3, #0]
 80092ba:	461a      	mov	r2, r3
 80092bc:	687b      	ldr	r3, [r7, #4]
 80092be:	685b      	ldr	r3, [r3, #4]
 80092c0:	429a      	cmp	r2, r3
 80092c2:	d02a      	beq.n	800931a <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 80092c4:	687b      	ldr	r3, [r7, #4]
 80092c6:	685b      	ldr	r3, [r3, #4]
 80092c8:	b2db      	uxtb	r3, r3
 80092ca:	4619      	mov	r1, r3
 80092cc:	6878      	ldr	r0, [r7, #4]
 80092ce:	f7fe ffcb 	bl	8008268 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 80092d2:	4b1d      	ldr	r3, [pc, #116]	; (8009348 <USBD_SetConfig+0x150>)
 80092d4:	781b      	ldrb	r3, [r3, #0]
 80092d6:	461a      	mov	r2, r3
 80092d8:	687b      	ldr	r3, [r7, #4]
 80092da:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 80092dc:	4b1a      	ldr	r3, [pc, #104]	; (8009348 <USBD_SetConfig+0x150>)
 80092de:	781b      	ldrb	r3, [r3, #0]
 80092e0:	4619      	mov	r1, r3
 80092e2:	6878      	ldr	r0, [r7, #4]
 80092e4:	f7fe ffa4 	bl	8008230 <USBD_SetClassConfig>
 80092e8:	4603      	mov	r3, r0
 80092ea:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 80092ec:	7bfb      	ldrb	r3, [r7, #15]
 80092ee:	2b00      	cmp	r3, #0
 80092f0:	d00f      	beq.n	8009312 <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 80092f2:	6839      	ldr	r1, [r7, #0]
 80092f4:	6878      	ldr	r0, [r7, #4]
 80092f6:	f000 f918 	bl	800952a <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 80092fa:	687b      	ldr	r3, [r7, #4]
 80092fc:	685b      	ldr	r3, [r3, #4]
 80092fe:	b2db      	uxtb	r3, r3
 8009300:	4619      	mov	r1, r3
 8009302:	6878      	ldr	r0, [r7, #4]
 8009304:	f7fe ffb0 	bl	8008268 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8009308:	687b      	ldr	r3, [r7, #4]
 800930a:	2202      	movs	r2, #2
 800930c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 8009310:	e014      	b.n	800933c <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8009312:	6878      	ldr	r0, [r7, #4]
 8009314:	f000 f9d3 	bl	80096be <USBD_CtlSendStatus>
      break;
 8009318:	e010      	b.n	800933c <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800931a:	6878      	ldr	r0, [r7, #4]
 800931c:	f000 f9cf 	bl	80096be <USBD_CtlSendStatus>
      break;
 8009320:	e00c      	b.n	800933c <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 8009322:	6839      	ldr	r1, [r7, #0]
 8009324:	6878      	ldr	r0, [r7, #4]
 8009326:	f000 f900 	bl	800952a <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800932a:	4b07      	ldr	r3, [pc, #28]	; (8009348 <USBD_SetConfig+0x150>)
 800932c:	781b      	ldrb	r3, [r3, #0]
 800932e:	4619      	mov	r1, r3
 8009330:	6878      	ldr	r0, [r7, #4]
 8009332:	f7fe ff99 	bl	8008268 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 8009336:	2303      	movs	r3, #3
 8009338:	73fb      	strb	r3, [r7, #15]
      break;
 800933a:	bf00      	nop
  }

  return ret;
 800933c:	7bfb      	ldrb	r3, [r7, #15]
}
 800933e:	4618      	mov	r0, r3
 8009340:	3710      	adds	r7, #16
 8009342:	46bd      	mov	sp, r7
 8009344:	bd80      	pop	{r7, pc}
 8009346:	bf00      	nop
 8009348:	20000914 	.word	0x20000914

0800934c <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800934c:	b580      	push	{r7, lr}
 800934e:	b082      	sub	sp, #8
 8009350:	af00      	add	r7, sp, #0
 8009352:	6078      	str	r0, [r7, #4]
 8009354:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8009356:	683b      	ldr	r3, [r7, #0]
 8009358:	88db      	ldrh	r3, [r3, #6]
 800935a:	2b01      	cmp	r3, #1
 800935c:	d004      	beq.n	8009368 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800935e:	6839      	ldr	r1, [r7, #0]
 8009360:	6878      	ldr	r0, [r7, #4]
 8009362:	f000 f8e2 	bl	800952a <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8009366:	e023      	b.n	80093b0 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 8009368:	687b      	ldr	r3, [r7, #4]
 800936a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800936e:	b2db      	uxtb	r3, r3
 8009370:	2b02      	cmp	r3, #2
 8009372:	dc02      	bgt.n	800937a <USBD_GetConfig+0x2e>
 8009374:	2b00      	cmp	r3, #0
 8009376:	dc03      	bgt.n	8009380 <USBD_GetConfig+0x34>
 8009378:	e015      	b.n	80093a6 <USBD_GetConfig+0x5a>
 800937a:	2b03      	cmp	r3, #3
 800937c:	d00b      	beq.n	8009396 <USBD_GetConfig+0x4a>
 800937e:	e012      	b.n	80093a6 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 8009380:	687b      	ldr	r3, [r7, #4]
 8009382:	2200      	movs	r2, #0
 8009384:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 8009386:	687b      	ldr	r3, [r7, #4]
 8009388:	3308      	adds	r3, #8
 800938a:	2201      	movs	r2, #1
 800938c:	4619      	mov	r1, r3
 800938e:	6878      	ldr	r0, [r7, #4]
 8009390:	f000 f93b 	bl	800960a <USBD_CtlSendData>
        break;
 8009394:	e00c      	b.n	80093b0 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8009396:	687b      	ldr	r3, [r7, #4]
 8009398:	3304      	adds	r3, #4
 800939a:	2201      	movs	r2, #1
 800939c:	4619      	mov	r1, r3
 800939e:	6878      	ldr	r0, [r7, #4]
 80093a0:	f000 f933 	bl	800960a <USBD_CtlSendData>
        break;
 80093a4:	e004      	b.n	80093b0 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 80093a6:	6839      	ldr	r1, [r7, #0]
 80093a8:	6878      	ldr	r0, [r7, #4]
 80093aa:	f000 f8be 	bl	800952a <USBD_CtlError>
        break;
 80093ae:	bf00      	nop
}
 80093b0:	bf00      	nop
 80093b2:	3708      	adds	r7, #8
 80093b4:	46bd      	mov	sp, r7
 80093b6:	bd80      	pop	{r7, pc}

080093b8 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80093b8:	b580      	push	{r7, lr}
 80093ba:	b082      	sub	sp, #8
 80093bc:	af00      	add	r7, sp, #0
 80093be:	6078      	str	r0, [r7, #4]
 80093c0:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 80093c2:	687b      	ldr	r3, [r7, #4]
 80093c4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80093c8:	b2db      	uxtb	r3, r3
 80093ca:	3b01      	subs	r3, #1
 80093cc:	2b02      	cmp	r3, #2
 80093ce:	d81e      	bhi.n	800940e <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 80093d0:	683b      	ldr	r3, [r7, #0]
 80093d2:	88db      	ldrh	r3, [r3, #6]
 80093d4:	2b02      	cmp	r3, #2
 80093d6:	d004      	beq.n	80093e2 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 80093d8:	6839      	ldr	r1, [r7, #0]
 80093da:	6878      	ldr	r0, [r7, #4]
 80093dc:	f000 f8a5 	bl	800952a <USBD_CtlError>
        break;
 80093e0:	e01a      	b.n	8009418 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 80093e2:	687b      	ldr	r3, [r7, #4]
 80093e4:	2201      	movs	r2, #1
 80093e6:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 80093e8:	687b      	ldr	r3, [r7, #4]
 80093ea:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 80093ee:	2b00      	cmp	r3, #0
 80093f0:	d005      	beq.n	80093fe <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 80093f2:	687b      	ldr	r3, [r7, #4]
 80093f4:	68db      	ldr	r3, [r3, #12]
 80093f6:	f043 0202 	orr.w	r2, r3, #2
 80093fa:	687b      	ldr	r3, [r7, #4]
 80093fc:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 80093fe:	687b      	ldr	r3, [r7, #4]
 8009400:	330c      	adds	r3, #12
 8009402:	2202      	movs	r2, #2
 8009404:	4619      	mov	r1, r3
 8009406:	6878      	ldr	r0, [r7, #4]
 8009408:	f000 f8ff 	bl	800960a <USBD_CtlSendData>
      break;
 800940c:	e004      	b.n	8009418 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800940e:	6839      	ldr	r1, [r7, #0]
 8009410:	6878      	ldr	r0, [r7, #4]
 8009412:	f000 f88a 	bl	800952a <USBD_CtlError>
      break;
 8009416:	bf00      	nop
  }
}
 8009418:	bf00      	nop
 800941a:	3708      	adds	r7, #8
 800941c:	46bd      	mov	sp, r7
 800941e:	bd80      	pop	{r7, pc}

08009420 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009420:	b580      	push	{r7, lr}
 8009422:	b082      	sub	sp, #8
 8009424:	af00      	add	r7, sp, #0
 8009426:	6078      	str	r0, [r7, #4]
 8009428:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800942a:	683b      	ldr	r3, [r7, #0]
 800942c:	885b      	ldrh	r3, [r3, #2]
 800942e:	2b01      	cmp	r3, #1
 8009430:	d107      	bne.n	8009442 <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 8009432:	687b      	ldr	r3, [r7, #4]
 8009434:	2201      	movs	r2, #1
 8009436:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800943a:	6878      	ldr	r0, [r7, #4]
 800943c:	f000 f93f 	bl	80096be <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 8009440:	e013      	b.n	800946a <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 8009442:	683b      	ldr	r3, [r7, #0]
 8009444:	885b      	ldrh	r3, [r3, #2]
 8009446:	2b02      	cmp	r3, #2
 8009448:	d10b      	bne.n	8009462 <USBD_SetFeature+0x42>
    pdev->dev_test_mode = req->wIndex >> 8;
 800944a:	683b      	ldr	r3, [r7, #0]
 800944c:	889b      	ldrh	r3, [r3, #4]
 800944e:	0a1b      	lsrs	r3, r3, #8
 8009450:	b29b      	uxth	r3, r3
 8009452:	b2da      	uxtb	r2, r3
 8009454:	687b      	ldr	r3, [r7, #4]
 8009456:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 800945a:	6878      	ldr	r0, [r7, #4]
 800945c:	f000 f92f 	bl	80096be <USBD_CtlSendStatus>
}
 8009460:	e003      	b.n	800946a <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 8009462:	6839      	ldr	r1, [r7, #0]
 8009464:	6878      	ldr	r0, [r7, #4]
 8009466:	f000 f860 	bl	800952a <USBD_CtlError>
}
 800946a:	bf00      	nop
 800946c:	3708      	adds	r7, #8
 800946e:	46bd      	mov	sp, r7
 8009470:	bd80      	pop	{r7, pc}

08009472 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009472:	b580      	push	{r7, lr}
 8009474:	b082      	sub	sp, #8
 8009476:	af00      	add	r7, sp, #0
 8009478:	6078      	str	r0, [r7, #4]
 800947a:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800947c:	687b      	ldr	r3, [r7, #4]
 800947e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009482:	b2db      	uxtb	r3, r3
 8009484:	3b01      	subs	r3, #1
 8009486:	2b02      	cmp	r3, #2
 8009488:	d80b      	bhi.n	80094a2 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800948a:	683b      	ldr	r3, [r7, #0]
 800948c:	885b      	ldrh	r3, [r3, #2]
 800948e:	2b01      	cmp	r3, #1
 8009490:	d10c      	bne.n	80094ac <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 8009492:	687b      	ldr	r3, [r7, #4]
 8009494:	2200      	movs	r2, #0
 8009496:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800949a:	6878      	ldr	r0, [r7, #4]
 800949c:	f000 f90f 	bl	80096be <USBD_CtlSendStatus>
      }
      break;
 80094a0:	e004      	b.n	80094ac <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 80094a2:	6839      	ldr	r1, [r7, #0]
 80094a4:	6878      	ldr	r0, [r7, #4]
 80094a6:	f000 f840 	bl	800952a <USBD_CtlError>
      break;
 80094aa:	e000      	b.n	80094ae <USBD_ClrFeature+0x3c>
      break;
 80094ac:	bf00      	nop
  }
}
 80094ae:	bf00      	nop
 80094b0:	3708      	adds	r7, #8
 80094b2:	46bd      	mov	sp, r7
 80094b4:	bd80      	pop	{r7, pc}

080094b6 <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 80094b6:	b580      	push	{r7, lr}
 80094b8:	b084      	sub	sp, #16
 80094ba:	af00      	add	r7, sp, #0
 80094bc:	6078      	str	r0, [r7, #4]
 80094be:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 80094c0:	683b      	ldr	r3, [r7, #0]
 80094c2:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 80094c4:	68fb      	ldr	r3, [r7, #12]
 80094c6:	781a      	ldrb	r2, [r3, #0]
 80094c8:	687b      	ldr	r3, [r7, #4]
 80094ca:	701a      	strb	r2, [r3, #0]

  pbuff++;
 80094cc:	68fb      	ldr	r3, [r7, #12]
 80094ce:	3301      	adds	r3, #1
 80094d0:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 80094d2:	68fb      	ldr	r3, [r7, #12]
 80094d4:	781a      	ldrb	r2, [r3, #0]
 80094d6:	687b      	ldr	r3, [r7, #4]
 80094d8:	705a      	strb	r2, [r3, #1]

  pbuff++;
 80094da:	68fb      	ldr	r3, [r7, #12]
 80094dc:	3301      	adds	r3, #1
 80094de:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 80094e0:	68f8      	ldr	r0, [r7, #12]
 80094e2:	f7ff fa41 	bl	8008968 <SWAPBYTE>
 80094e6:	4603      	mov	r3, r0
 80094e8:	461a      	mov	r2, r3
 80094ea:	687b      	ldr	r3, [r7, #4]
 80094ec:	805a      	strh	r2, [r3, #2]

  pbuff++;
 80094ee:	68fb      	ldr	r3, [r7, #12]
 80094f0:	3301      	adds	r3, #1
 80094f2:	60fb      	str	r3, [r7, #12]
  pbuff++;
 80094f4:	68fb      	ldr	r3, [r7, #12]
 80094f6:	3301      	adds	r3, #1
 80094f8:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 80094fa:	68f8      	ldr	r0, [r7, #12]
 80094fc:	f7ff fa34 	bl	8008968 <SWAPBYTE>
 8009500:	4603      	mov	r3, r0
 8009502:	461a      	mov	r2, r3
 8009504:	687b      	ldr	r3, [r7, #4]
 8009506:	809a      	strh	r2, [r3, #4]

  pbuff++;
 8009508:	68fb      	ldr	r3, [r7, #12]
 800950a:	3301      	adds	r3, #1
 800950c:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800950e:	68fb      	ldr	r3, [r7, #12]
 8009510:	3301      	adds	r3, #1
 8009512:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 8009514:	68f8      	ldr	r0, [r7, #12]
 8009516:	f7ff fa27 	bl	8008968 <SWAPBYTE>
 800951a:	4603      	mov	r3, r0
 800951c:	461a      	mov	r2, r3
 800951e:	687b      	ldr	r3, [r7, #4]
 8009520:	80da      	strh	r2, [r3, #6]
}
 8009522:	bf00      	nop
 8009524:	3710      	adds	r7, #16
 8009526:	46bd      	mov	sp, r7
 8009528:	bd80      	pop	{r7, pc}

0800952a <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800952a:	b580      	push	{r7, lr}
 800952c:	b082      	sub	sp, #8
 800952e:	af00      	add	r7, sp, #0
 8009530:	6078      	str	r0, [r7, #4]
 8009532:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8009534:	2180      	movs	r1, #128	; 0x80
 8009536:	6878      	ldr	r0, [r7, #4]
 8009538:	f000 fde8 	bl	800a10c <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800953c:	2100      	movs	r1, #0
 800953e:	6878      	ldr	r0, [r7, #4]
 8009540:	f000 fde4 	bl	800a10c <USBD_LL_StallEP>
}
 8009544:	bf00      	nop
 8009546:	3708      	adds	r7, #8
 8009548:	46bd      	mov	sp, r7
 800954a:	bd80      	pop	{r7, pc}

0800954c <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800954c:	b580      	push	{r7, lr}
 800954e:	b086      	sub	sp, #24
 8009550:	af00      	add	r7, sp, #0
 8009552:	60f8      	str	r0, [r7, #12]
 8009554:	60b9      	str	r1, [r7, #8]
 8009556:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8009558:	2300      	movs	r3, #0
 800955a:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800955c:	68fb      	ldr	r3, [r7, #12]
 800955e:	2b00      	cmp	r3, #0
 8009560:	d036      	beq.n	80095d0 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 8009562:	68fb      	ldr	r3, [r7, #12]
 8009564:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 8009566:	6938      	ldr	r0, [r7, #16]
 8009568:	f000 f836 	bl	80095d8 <USBD_GetLen>
 800956c:	4603      	mov	r3, r0
 800956e:	3301      	adds	r3, #1
 8009570:	b29b      	uxth	r3, r3
 8009572:	005b      	lsls	r3, r3, #1
 8009574:	b29a      	uxth	r2, r3
 8009576:	687b      	ldr	r3, [r7, #4]
 8009578:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800957a:	7dfb      	ldrb	r3, [r7, #23]
 800957c:	68ba      	ldr	r2, [r7, #8]
 800957e:	4413      	add	r3, r2
 8009580:	687a      	ldr	r2, [r7, #4]
 8009582:	7812      	ldrb	r2, [r2, #0]
 8009584:	701a      	strb	r2, [r3, #0]
  idx++;
 8009586:	7dfb      	ldrb	r3, [r7, #23]
 8009588:	3301      	adds	r3, #1
 800958a:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800958c:	7dfb      	ldrb	r3, [r7, #23]
 800958e:	68ba      	ldr	r2, [r7, #8]
 8009590:	4413      	add	r3, r2
 8009592:	2203      	movs	r2, #3
 8009594:	701a      	strb	r2, [r3, #0]
  idx++;
 8009596:	7dfb      	ldrb	r3, [r7, #23]
 8009598:	3301      	adds	r3, #1
 800959a:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800959c:	e013      	b.n	80095c6 <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 800959e:	7dfb      	ldrb	r3, [r7, #23]
 80095a0:	68ba      	ldr	r2, [r7, #8]
 80095a2:	4413      	add	r3, r2
 80095a4:	693a      	ldr	r2, [r7, #16]
 80095a6:	7812      	ldrb	r2, [r2, #0]
 80095a8:	701a      	strb	r2, [r3, #0]
    pdesc++;
 80095aa:	693b      	ldr	r3, [r7, #16]
 80095ac:	3301      	adds	r3, #1
 80095ae:	613b      	str	r3, [r7, #16]
    idx++;
 80095b0:	7dfb      	ldrb	r3, [r7, #23]
 80095b2:	3301      	adds	r3, #1
 80095b4:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 80095b6:	7dfb      	ldrb	r3, [r7, #23]
 80095b8:	68ba      	ldr	r2, [r7, #8]
 80095ba:	4413      	add	r3, r2
 80095bc:	2200      	movs	r2, #0
 80095be:	701a      	strb	r2, [r3, #0]
    idx++;
 80095c0:	7dfb      	ldrb	r3, [r7, #23]
 80095c2:	3301      	adds	r3, #1
 80095c4:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 80095c6:	693b      	ldr	r3, [r7, #16]
 80095c8:	781b      	ldrb	r3, [r3, #0]
 80095ca:	2b00      	cmp	r3, #0
 80095cc:	d1e7      	bne.n	800959e <USBD_GetString+0x52>
 80095ce:	e000      	b.n	80095d2 <USBD_GetString+0x86>
    return;
 80095d0:	bf00      	nop
  }
}
 80095d2:	3718      	adds	r7, #24
 80095d4:	46bd      	mov	sp, r7
 80095d6:	bd80      	pop	{r7, pc}

080095d8 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 80095d8:	b480      	push	{r7}
 80095da:	b085      	sub	sp, #20
 80095dc:	af00      	add	r7, sp, #0
 80095de:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 80095e0:	2300      	movs	r3, #0
 80095e2:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 80095e4:	687b      	ldr	r3, [r7, #4]
 80095e6:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 80095e8:	e005      	b.n	80095f6 <USBD_GetLen+0x1e>
  {
    len++;
 80095ea:	7bfb      	ldrb	r3, [r7, #15]
 80095ec:	3301      	adds	r3, #1
 80095ee:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 80095f0:	68bb      	ldr	r3, [r7, #8]
 80095f2:	3301      	adds	r3, #1
 80095f4:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 80095f6:	68bb      	ldr	r3, [r7, #8]
 80095f8:	781b      	ldrb	r3, [r3, #0]
 80095fa:	2b00      	cmp	r3, #0
 80095fc:	d1f5      	bne.n	80095ea <USBD_GetLen+0x12>
  }

  return len;
 80095fe:	7bfb      	ldrb	r3, [r7, #15]
}
 8009600:	4618      	mov	r0, r3
 8009602:	3714      	adds	r7, #20
 8009604:	46bd      	mov	sp, r7
 8009606:	bc80      	pop	{r7}
 8009608:	4770      	bx	lr

0800960a <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800960a:	b580      	push	{r7, lr}
 800960c:	b084      	sub	sp, #16
 800960e:	af00      	add	r7, sp, #0
 8009610:	60f8      	str	r0, [r7, #12]
 8009612:	60b9      	str	r1, [r7, #8]
 8009614:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8009616:	68fb      	ldr	r3, [r7, #12]
 8009618:	2202      	movs	r2, #2
 800961a:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 800961e:	68fb      	ldr	r3, [r7, #12]
 8009620:	687a      	ldr	r2, [r7, #4]
 8009622:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 8009624:	68fb      	ldr	r3, [r7, #12]
 8009626:	687a      	ldr	r2, [r7, #4]
 8009628:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800962a:	687b      	ldr	r3, [r7, #4]
 800962c:	68ba      	ldr	r2, [r7, #8]
 800962e:	2100      	movs	r1, #0
 8009630:	68f8      	ldr	r0, [r7, #12]
 8009632:	f000 fdf3 	bl	800a21c <USBD_LL_Transmit>

  return USBD_OK;
 8009636:	2300      	movs	r3, #0
}
 8009638:	4618      	mov	r0, r3
 800963a:	3710      	adds	r7, #16
 800963c:	46bd      	mov	sp, r7
 800963e:	bd80      	pop	{r7, pc}

08009640 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8009640:	b580      	push	{r7, lr}
 8009642:	b084      	sub	sp, #16
 8009644:	af00      	add	r7, sp, #0
 8009646:	60f8      	str	r0, [r7, #12]
 8009648:	60b9      	str	r1, [r7, #8]
 800964a:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800964c:	687b      	ldr	r3, [r7, #4]
 800964e:	68ba      	ldr	r2, [r7, #8]
 8009650:	2100      	movs	r1, #0
 8009652:	68f8      	ldr	r0, [r7, #12]
 8009654:	f000 fde2 	bl	800a21c <USBD_LL_Transmit>

  return USBD_OK;
 8009658:	2300      	movs	r3, #0
}
 800965a:	4618      	mov	r0, r3
 800965c:	3710      	adds	r7, #16
 800965e:	46bd      	mov	sp, r7
 8009660:	bd80      	pop	{r7, pc}

08009662 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 8009662:	b580      	push	{r7, lr}
 8009664:	b084      	sub	sp, #16
 8009666:	af00      	add	r7, sp, #0
 8009668:	60f8      	str	r0, [r7, #12]
 800966a:	60b9      	str	r1, [r7, #8]
 800966c:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800966e:	68fb      	ldr	r3, [r7, #12]
 8009670:	2203      	movs	r2, #3
 8009672:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 8009676:	68fb      	ldr	r3, [r7, #12]
 8009678:	687a      	ldr	r2, [r7, #4]
 800967a:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800967e:	68fb      	ldr	r3, [r7, #12]
 8009680:	687a      	ldr	r2, [r7, #4]
 8009682:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8009686:	687b      	ldr	r3, [r7, #4]
 8009688:	68ba      	ldr	r2, [r7, #8]
 800968a:	2100      	movs	r1, #0
 800968c:	68f8      	ldr	r0, [r7, #12]
 800968e:	f000 fde6 	bl	800a25e <USBD_LL_PrepareReceive>

  return USBD_OK;
 8009692:	2300      	movs	r3, #0
}
 8009694:	4618      	mov	r0, r3
 8009696:	3710      	adds	r7, #16
 8009698:	46bd      	mov	sp, r7
 800969a:	bd80      	pop	{r7, pc}

0800969c <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800969c:	b580      	push	{r7, lr}
 800969e:	b084      	sub	sp, #16
 80096a0:	af00      	add	r7, sp, #0
 80096a2:	60f8      	str	r0, [r7, #12]
 80096a4:	60b9      	str	r1, [r7, #8]
 80096a6:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 80096a8:	687b      	ldr	r3, [r7, #4]
 80096aa:	68ba      	ldr	r2, [r7, #8]
 80096ac:	2100      	movs	r1, #0
 80096ae:	68f8      	ldr	r0, [r7, #12]
 80096b0:	f000 fdd5 	bl	800a25e <USBD_LL_PrepareReceive>

  return USBD_OK;
 80096b4:	2300      	movs	r3, #0
}
 80096b6:	4618      	mov	r0, r3
 80096b8:	3710      	adds	r7, #16
 80096ba:	46bd      	mov	sp, r7
 80096bc:	bd80      	pop	{r7, pc}

080096be <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 80096be:	b580      	push	{r7, lr}
 80096c0:	b082      	sub	sp, #8
 80096c2:	af00      	add	r7, sp, #0
 80096c4:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 80096c6:	687b      	ldr	r3, [r7, #4]
 80096c8:	2204      	movs	r2, #4
 80096ca:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 80096ce:	2300      	movs	r3, #0
 80096d0:	2200      	movs	r2, #0
 80096d2:	2100      	movs	r1, #0
 80096d4:	6878      	ldr	r0, [r7, #4]
 80096d6:	f000 fda1 	bl	800a21c <USBD_LL_Transmit>

  return USBD_OK;
 80096da:	2300      	movs	r3, #0
}
 80096dc:	4618      	mov	r0, r3
 80096de:	3708      	adds	r7, #8
 80096e0:	46bd      	mov	sp, r7
 80096e2:	bd80      	pop	{r7, pc}

080096e4 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 80096e4:	b580      	push	{r7, lr}
 80096e6:	b082      	sub	sp, #8
 80096e8:	af00      	add	r7, sp, #0
 80096ea:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 80096ec:	687b      	ldr	r3, [r7, #4]
 80096ee:	2205      	movs	r2, #5
 80096f0:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80096f4:	2300      	movs	r3, #0
 80096f6:	2200      	movs	r2, #0
 80096f8:	2100      	movs	r1, #0
 80096fa:	6878      	ldr	r0, [r7, #4]
 80096fc:	f000 fdaf 	bl	800a25e <USBD_LL_PrepareReceive>

  return USBD_OK;
 8009700:	2300      	movs	r3, #0
}
 8009702:	4618      	mov	r0, r3
 8009704:	3708      	adds	r7, #8
 8009706:	46bd      	mov	sp, r7
 8009708:	bd80      	pop	{r7, pc}
	...

0800970c <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800970c:	b580      	push	{r7, lr}
 800970e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8009710:	2200      	movs	r2, #0
 8009712:	4912      	ldr	r1, [pc, #72]	; (800975c <MX_USB_DEVICE_Init+0x50>)
 8009714:	4812      	ldr	r0, [pc, #72]	; (8009760 <MX_USB_DEVICE_Init+0x54>)
 8009716:	f7fe fd0f 	bl	8008138 <USBD_Init>
 800971a:	4603      	mov	r3, r0
 800971c:	2b00      	cmp	r3, #0
 800971e:	d001      	beq.n	8009724 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8009720:	f7f8 f98c 	bl	8001a3c <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8009724:	490f      	ldr	r1, [pc, #60]	; (8009764 <MX_USB_DEVICE_Init+0x58>)
 8009726:	480e      	ldr	r0, [pc, #56]	; (8009760 <MX_USB_DEVICE_Init+0x54>)
 8009728:	f7fe fd36 	bl	8008198 <USBD_RegisterClass>
 800972c:	4603      	mov	r3, r0
 800972e:	2b00      	cmp	r3, #0
 8009730:	d001      	beq.n	8009736 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 8009732:	f7f8 f983 	bl	8001a3c <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 8009736:	490c      	ldr	r1, [pc, #48]	; (8009768 <MX_USB_DEVICE_Init+0x5c>)
 8009738:	4809      	ldr	r0, [pc, #36]	; (8009760 <MX_USB_DEVICE_Init+0x54>)
 800973a:	f7fe fc2b 	bl	8007f94 <USBD_CDC_RegisterInterface>
 800973e:	4603      	mov	r3, r0
 8009740:	2b00      	cmp	r3, #0
 8009742:	d001      	beq.n	8009748 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8009744:	f7f8 f97a 	bl	8001a3c <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8009748:	4805      	ldr	r0, [pc, #20]	; (8009760 <MX_USB_DEVICE_Init+0x54>)
 800974a:	f7fe fd5b 	bl	8008204 <USBD_Start>
 800974e:	4603      	mov	r3, r0
 8009750:	2b00      	cmp	r3, #0
 8009752:	d001      	beq.n	8009758 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8009754:	f7f8 f972 	bl	8001a3c <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8009758:	bf00      	nop
 800975a:	bd80      	pop	{r7, pc}
 800975c:	200000f8 	.word	0x200000f8
 8009760:	20000918 	.word	0x20000918
 8009764:	20000058 	.word	0x20000058
 8009768:	200000e4 	.word	0x200000e4

0800976c <cdcAvailable>:

/**
 *  @ usb ?? 버퍼? ???? ??? ?? ??
 */
uint32_t cdcAvailable(void)
{
 800976c:	b480      	push	{r7}
 800976e:	b083      	sub	sp, #12
 8009770:	af00      	add	r7, sp, #0
  uint32_t ret;

  ret = (ptr_in - ptr_out) % rx_len;
 8009772:	4b09      	ldr	r3, [pc, #36]	; (8009798 <cdcAvailable+0x2c>)
 8009774:	681a      	ldr	r2, [r3, #0]
 8009776:	4b09      	ldr	r3, [pc, #36]	; (800979c <cdcAvailable+0x30>)
 8009778:	681b      	ldr	r3, [r3, #0]
 800977a:	1ad3      	subs	r3, r2, r3
 800977c:	4a08      	ldr	r2, [pc, #32]	; (80097a0 <cdcAvailable+0x34>)
 800977e:	6812      	ldr	r2, [r2, #0]
 8009780:	fbb3 f1f2 	udiv	r1, r3, r2
 8009784:	fb01 f202 	mul.w	r2, r1, r2
 8009788:	1a9b      	subs	r3, r3, r2
 800978a:	607b      	str	r3, [r7, #4]

  return ret;
 800978c:	687b      	ldr	r3, [r7, #4]
}
 800978e:	4618      	mov	r0, r3
 8009790:	370c      	adds	r7, #12
 8009792:	46bd      	mov	sp, r7
 8009794:	bc80      	pop	{r7}
 8009796:	4770      	bx	lr
 8009798:	20000bf4 	.word	0x20000bf4
 800979c:	20000bf8 	.word	0x20000bf8
 80097a0:	200000e0 	.word	0x200000e0

080097a4 <cdcRead>:
/*
 * @ ??버퍼?? ???? ???.
 * ??? ??? ? 출력 ??? 1 증????.
 * */
uint8_t cdcRead(void)
{
 80097a4:	b480      	push	{r7}
 80097a6:	b083      	sub	sp, #12
 80097a8:	af00      	add	r7, sp, #0
  uint8_t ret;

  ret = rx_buf[ptr_out];
 80097aa:	4b0e      	ldr	r3, [pc, #56]	; (80097e4 <cdcRead+0x40>)
 80097ac:	681b      	ldr	r3, [r3, #0]
 80097ae:	4a0e      	ldr	r2, [pc, #56]	; (80097e8 <cdcRead+0x44>)
 80097b0:	5cd3      	ldrb	r3, [r2, r3]
 80097b2:	71fb      	strb	r3, [r7, #7]

  if(ptr_out != ptr_in)
 80097b4:	4b0b      	ldr	r3, [pc, #44]	; (80097e4 <cdcRead+0x40>)
 80097b6:	681a      	ldr	r2, [r3, #0]
 80097b8:	4b0c      	ldr	r3, [pc, #48]	; (80097ec <cdcRead+0x48>)
 80097ba:	681b      	ldr	r3, [r3, #0]
 80097bc:	429a      	cmp	r2, r3
 80097be:	d00b      	beq.n	80097d8 <cdcRead+0x34>
  {
    ptr_out = (ptr_out + 1) % rx_len;
 80097c0:	4b08      	ldr	r3, [pc, #32]	; (80097e4 <cdcRead+0x40>)
 80097c2:	681b      	ldr	r3, [r3, #0]
 80097c4:	3301      	adds	r3, #1
 80097c6:	4a0a      	ldr	r2, [pc, #40]	; (80097f0 <cdcRead+0x4c>)
 80097c8:	6812      	ldr	r2, [r2, #0]
 80097ca:	fbb3 f1f2 	udiv	r1, r3, r2
 80097ce:	fb01 f202 	mul.w	r2, r1, r2
 80097d2:	1a9b      	subs	r3, r3, r2
 80097d4:	4a03      	ldr	r2, [pc, #12]	; (80097e4 <cdcRead+0x40>)
 80097d6:	6013      	str	r3, [r2, #0]
  }

  return ret;
 80097d8:	79fb      	ldrb	r3, [r7, #7]
}
 80097da:	4618      	mov	r0, r3
 80097dc:	370c      	adds	r7, #12
 80097de:	46bd      	mov	sp, r7
 80097e0:	bc80      	pop	{r7}
 80097e2:	4770      	bx	lr
 80097e4:	20000bf8 	.word	0x20000bf8
 80097e8:	20000bfc 	.word	0x20000bfc
 80097ec:	20000bf4 	.word	0x20000bf4
 80097f0:	200000e0 	.word	0x200000e0

080097f4 <cdcDataIn>:
/*
 * @ ??버퍼? ???? write??.
 * ??? write ?? ?? ??? 1 증????.
 * */
void cdcDataIn(uint8_t rx_data)
{
 80097f4:	b480      	push	{r7}
 80097f6:	b085      	sub	sp, #20
 80097f8:	af00      	add	r7, sp, #0
 80097fa:	4603      	mov	r3, r0
 80097fc:	71fb      	strb	r3, [r7, #7]
  uint32_t next_ptr_in;

  rx_buf[ptr_in] = rx_data;   //????? ??버퍼? ??
 80097fe:	4b0e      	ldr	r3, [pc, #56]	; (8009838 <cdcDataIn+0x44>)
 8009800:	681b      	ldr	r3, [r3, #0]
 8009802:	490e      	ldr	r1, [pc, #56]	; (800983c <cdcDataIn+0x48>)
 8009804:	79fa      	ldrb	r2, [r7, #7]
 8009806:	54ca      	strb	r2, [r1, r3]

  //next_ptr_in?? ?? ?? ???? ?? ???? ?미함
  next_ptr_in = (ptr_in + 1) % rx_len;
 8009808:	4b0b      	ldr	r3, [pc, #44]	; (8009838 <cdcDataIn+0x44>)
 800980a:	681b      	ldr	r3, [r3, #0]
 800980c:	3301      	adds	r3, #1
 800980e:	4a0c      	ldr	r2, [pc, #48]	; (8009840 <cdcDataIn+0x4c>)
 8009810:	6812      	ldr	r2, [r2, #0]
 8009812:	fbb3 f1f2 	udiv	r1, r3, r2
 8009816:	fb01 f202 	mul.w	r2, r1, r2
 800981a:	1a9b      	subs	r3, r3, r2
 800981c:	60fb      	str	r3, [r7, #12]

  //??? ?? ?? ???? 출력 ????? ?르면
  //(같으? 버퍼 full ???)
  if(next_ptr_in != ptr_out)
 800981e:	4b09      	ldr	r3, [pc, #36]	; (8009844 <cdcDataIn+0x50>)
 8009820:	681b      	ldr	r3, [r3, #0]
 8009822:	68fa      	ldr	r2, [r7, #12]
 8009824:	429a      	cmp	r2, r3
 8009826:	d002      	beq.n	800982e <cdcDataIn+0x3a>
  {
    //?????? 1 증????.
    ptr_in = next_ptr_in;
 8009828:	4a03      	ldr	r2, [pc, #12]	; (8009838 <cdcDataIn+0x44>)
 800982a:	68fb      	ldr	r3, [r7, #12]
 800982c:	6013      	str	r3, [r2, #0]
  }
}
 800982e:	bf00      	nop
 8009830:	3714      	adds	r7, #20
 8009832:	46bd      	mov	sp, r7
 8009834:	bc80      	pop	{r7}
 8009836:	4770      	bx	lr
 8009838:	20000bf4 	.word	0x20000bf4
 800983c:	20000bfc 	.word	0x20000bfc
 8009840:	200000e0 	.word	0x200000e0
 8009844:	20000bf8 	.word	0x20000bf8

08009848 <cdcWrite>:

/*
 * @ ??? ???? 길이만큼 usb? ????.
 * */
uint32_t cdcWrite(uint8_t *p_data, uint32_t length)
{
 8009848:	b580      	push	{r7, lr}
 800984a:	b084      	sub	sp, #16
 800984c:	af00      	add	r7, sp, #0
 800984e:	6078      	str	r0, [r7, #4]
 8009850:	6039      	str	r1, [r7, #0]
  uint32_t pre_time;  //????? 처리? ??
  uint8_t state;

  //?? ???? 카운? 값을 ???
  pre_time = millis();
 8009852:	f7f6 ff98 	bl	8000786 <millis>
 8009856:	60f8      	str	r0, [r7, #12]

  while(1)
  {
    //usb? ??? ?? ? 결과? ??? ???
    state =CDC_Transmit_FS(p_data, length);
 8009858:	683b      	ldr	r3, [r7, #0]
 800985a:	b29b      	uxth	r3, r3
 800985c:	4619      	mov	r1, r3
 800985e:	6878      	ldr	r0, [r7, #4]
 8009860:	f000 f91e 	bl	8009aa0 <CDC_Transmit_FS>
 8009864:	4603      	mov	r3, r0
 8009866:	72fb      	strb	r3, [r7, #11]

    if(state == USBD_OK)
 8009868:	7afb      	ldrb	r3, [r7, #11]
 800986a:	2b00      	cmp	r3, #0
 800986c:	d101      	bne.n	8009872 <cdcWrite+0x2a>
    {
      //?? ?? ? 길이 리턴
      return length;
 800986e:	683b      	ldr	r3, [r7, #0]
 8009870:	e00e      	b.n	8009890 <cdcWrite+0x48>
    }
    else if(state == USBD_FAIL)
 8009872:	7afb      	ldrb	r3, [r7, #11]
 8009874:	2b03      	cmp	r3, #3
 8009876:	d101      	bne.n	800987c <cdcWrite+0x34>
    {
      //???? ? 리턴
      return 0;
 8009878:	2300      	movs	r3, #0
 800987a:	e009      	b.n	8009890 <cdcWrite+0x48>
    }
    if(millis() - pre_time >= 100)
 800987c:	f7f6 ff83 	bl	8000786 <millis>
 8009880:	4602      	mov	r2, r0
 8009882:	68fb      	ldr	r3, [r7, #12]
 8009884:	1ad3      	subs	r3, r2, r3
 8009886:	2b63      	cmp	r3, #99	; 0x63
 8009888:	d800      	bhi.n	800988c <cdcWrite+0x44>
    state =CDC_Transmit_FS(p_data, length);
 800988a:	e7e5      	b.n	8009858 <cdcWrite+0x10>
    {
      //????? 발생 ? 루프??
      break;
 800988c:	bf00      	nop
    }
  }

  return 0;
 800988e:	2300      	movs	r3, #0
}
 8009890:	4618      	mov	r0, r3
 8009892:	3710      	adds	r7, #16
 8009894:	46bd      	mov	sp, r7
 8009896:	bd80      	pop	{r7, pc}

08009898 <cdcGetBaud>:

/**
 * @ ?? baudrate? ???? ??
 */
uint32_t cdcGetBaud(void)
{
 8009898:	b480      	push	{r7}
 800989a:	af00      	add	r7, sp, #0
  return LineCoding.bitrate;
 800989c:	4b02      	ldr	r3, [pc, #8]	; (80098a8 <cdcGetBaud+0x10>)
 800989e:	681b      	ldr	r3, [r3, #0]
}
 80098a0:	4618      	mov	r0, r3
 80098a2:	46bd      	mov	sp, r7
 80098a4:	bc80      	pop	{r7}
 80098a6:	4770      	bx	lr
 80098a8:	200000d8 	.word	0x200000d8

080098ac <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 80098ac:	b580      	push	{r7, lr}
 80098ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 80098b0:	2200      	movs	r2, #0
 80098b2:	4905      	ldr	r1, [pc, #20]	; (80098c8 <CDC_Init_FS+0x1c>)
 80098b4:	4805      	ldr	r0, [pc, #20]	; (80098cc <CDC_Init_FS+0x20>)
 80098b6:	f7fe fb86 	bl	8007fc6 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 80098ba:	4905      	ldr	r1, [pc, #20]	; (80098d0 <CDC_Init_FS+0x24>)
 80098bc:	4803      	ldr	r0, [pc, #12]	; (80098cc <CDC_Init_FS+0x20>)
 80098be:	f7fe fba3 	bl	8008008 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 80098c2:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 80098c4:	4618      	mov	r0, r3
 80098c6:	bd80      	pop	{r7, pc}
 80098c8:	200015fc 	.word	0x200015fc
 80098cc:	20000918 	.word	0x20000918
 80098d0:	20000dfc 	.word	0x20000dfc

080098d4 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 80098d4:	b480      	push	{r7}
 80098d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 80098d8:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 80098da:	4618      	mov	r0, r3
 80098dc:	46bd      	mov	sp, r7
 80098de:	bc80      	pop	{r7}
 80098e0:	4770      	bx	lr
	...

080098e4 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 80098e4:	b480      	push	{r7}
 80098e6:	b083      	sub	sp, #12
 80098e8:	af00      	add	r7, sp, #0
 80098ea:	4603      	mov	r3, r0
 80098ec:	6039      	str	r1, [r7, #0]
 80098ee:	71fb      	strb	r3, [r7, #7]
 80098f0:	4613      	mov	r3, r2
 80098f2:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 80098f4:	79fb      	ldrb	r3, [r7, #7]
 80098f6:	2b23      	cmp	r3, #35	; 0x23
 80098f8:	f200 80a3 	bhi.w	8009a42 <CDC_Control_FS+0x15e>
 80098fc:	a201      	add	r2, pc, #4	; (adr r2, 8009904 <CDC_Control_FS+0x20>)
 80098fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009902:	bf00      	nop
 8009904:	08009a43 	.word	0x08009a43
 8009908:	08009a43 	.word	0x08009a43
 800990c:	08009a43 	.word	0x08009a43
 8009910:	08009a43 	.word	0x08009a43
 8009914:	08009a43 	.word	0x08009a43
 8009918:	08009a43 	.word	0x08009a43
 800991c:	08009a43 	.word	0x08009a43
 8009920:	08009a43 	.word	0x08009a43
 8009924:	08009a43 	.word	0x08009a43
 8009928:	08009a43 	.word	0x08009a43
 800992c:	08009a43 	.word	0x08009a43
 8009930:	08009a43 	.word	0x08009a43
 8009934:	08009a43 	.word	0x08009a43
 8009938:	08009a43 	.word	0x08009a43
 800993c:	08009a43 	.word	0x08009a43
 8009940:	08009a43 	.word	0x08009a43
 8009944:	08009a43 	.word	0x08009a43
 8009948:	08009a43 	.word	0x08009a43
 800994c:	08009a43 	.word	0x08009a43
 8009950:	08009a43 	.word	0x08009a43
 8009954:	08009a43 	.word	0x08009a43
 8009958:	08009a43 	.word	0x08009a43
 800995c:	08009a43 	.word	0x08009a43
 8009960:	08009a43 	.word	0x08009a43
 8009964:	08009a43 	.word	0x08009a43
 8009968:	08009a43 	.word	0x08009a43
 800996c:	08009a43 	.word	0x08009a43
 8009970:	08009a43 	.word	0x08009a43
 8009974:	08009a43 	.word	0x08009a43
 8009978:	08009a43 	.word	0x08009a43
 800997c:	08009a43 	.word	0x08009a43
 8009980:	08009a43 	.word	0x08009a43
 8009984:	08009995 	.word	0x08009995
 8009988:	080099ef 	.word	0x080099ef
 800998c:	08009a43 	.word	0x08009a43
 8009990:	08009a43 	.word	0x08009a43
  /*                                        4 - Space                            */
  /* 6      | bDataBits  |   1   | Number Data bits (5, 6, 7, 8 or 16).          */
  /*******************************************************************************/
    case CDC_SET_LINE_CODING:
      //???? ??? ?? ??미터? 구조? ??? ?????.
      LineCoding.bitrate     = (uint32_t)(pbuf[0] << 0);
 8009994:	683b      	ldr	r3, [r7, #0]
 8009996:	781b      	ldrb	r3, [r3, #0]
 8009998:	461a      	mov	r2, r3
 800999a:	4b2d      	ldr	r3, [pc, #180]	; (8009a50 <CDC_Control_FS+0x16c>)
 800999c:	601a      	str	r2, [r3, #0]
      LineCoding.bitrate    |= (uint32_t)(pbuf[1] << 8);
 800999e:	4b2c      	ldr	r3, [pc, #176]	; (8009a50 <CDC_Control_FS+0x16c>)
 80099a0:	681b      	ldr	r3, [r3, #0]
 80099a2:	683a      	ldr	r2, [r7, #0]
 80099a4:	3201      	adds	r2, #1
 80099a6:	7812      	ldrb	r2, [r2, #0]
 80099a8:	0212      	lsls	r2, r2, #8
 80099aa:	4313      	orrs	r3, r2
 80099ac:	4a28      	ldr	r2, [pc, #160]	; (8009a50 <CDC_Control_FS+0x16c>)
 80099ae:	6013      	str	r3, [r2, #0]
      LineCoding.bitrate    |= (uint32_t)(pbuf[2] << 16);
 80099b0:	4b27      	ldr	r3, [pc, #156]	; (8009a50 <CDC_Control_FS+0x16c>)
 80099b2:	681b      	ldr	r3, [r3, #0]
 80099b4:	683a      	ldr	r2, [r7, #0]
 80099b6:	3202      	adds	r2, #2
 80099b8:	7812      	ldrb	r2, [r2, #0]
 80099ba:	0412      	lsls	r2, r2, #16
 80099bc:	4313      	orrs	r3, r2
 80099be:	4a24      	ldr	r2, [pc, #144]	; (8009a50 <CDC_Control_FS+0x16c>)
 80099c0:	6013      	str	r3, [r2, #0]
      LineCoding.bitrate    |= (uint32_t)(pbuf[3] << 24);
 80099c2:	4b23      	ldr	r3, [pc, #140]	; (8009a50 <CDC_Control_FS+0x16c>)
 80099c4:	681b      	ldr	r3, [r3, #0]
 80099c6:	683a      	ldr	r2, [r7, #0]
 80099c8:	3203      	adds	r2, #3
 80099ca:	7812      	ldrb	r2, [r2, #0]
 80099cc:	0612      	lsls	r2, r2, #24
 80099ce:	4313      	orrs	r3, r2
 80099d0:	4a1f      	ldr	r2, [pc, #124]	; (8009a50 <CDC_Control_FS+0x16c>)
 80099d2:	6013      	str	r3, [r2, #0]
      LineCoding.format     = pbuf[4];
 80099d4:	683b      	ldr	r3, [r7, #0]
 80099d6:	791a      	ldrb	r2, [r3, #4]
 80099d8:	4b1d      	ldr	r3, [pc, #116]	; (8009a50 <CDC_Control_FS+0x16c>)
 80099da:	711a      	strb	r2, [r3, #4]
      LineCoding.paritytype = pbuf[5];
 80099dc:	683b      	ldr	r3, [r7, #0]
 80099de:	795a      	ldrb	r2, [r3, #5]
 80099e0:	4b1b      	ldr	r3, [pc, #108]	; (8009a50 <CDC_Control_FS+0x16c>)
 80099e2:	715a      	strb	r2, [r3, #5]
      LineCoding.datatype   = pbuf[6];
 80099e4:	683b      	ldr	r3, [r7, #0]
 80099e6:	799a      	ldrb	r2, [r3, #6]
 80099e8:	4b19      	ldr	r3, [pc, #100]	; (8009a50 <CDC_Control_FS+0x16c>)
 80099ea:	719a      	strb	r2, [r3, #6]

    break;
 80099ec:	e02a      	b.n	8009a44 <CDC_Control_FS+0x160>

    case CDC_GET_LINE_CODING:
      //LineCoding 구조? ??? ?? ???? ????미터값을 불러??.
      //-------> baudrate
      pbuf[0] = (uint8_t)(LineCoding.bitrate >> 0 & 0x000000FF);
 80099ee:	4b18      	ldr	r3, [pc, #96]	; (8009a50 <CDC_Control_FS+0x16c>)
 80099f0:	681b      	ldr	r3, [r3, #0]
 80099f2:	b2da      	uxtb	r2, r3
 80099f4:	683b      	ldr	r3, [r7, #0]
 80099f6:	701a      	strb	r2, [r3, #0]
      pbuf[1] = (uint8_t)(LineCoding.bitrate >> 8 & 0x000000FF);
 80099f8:	4b15      	ldr	r3, [pc, #84]	; (8009a50 <CDC_Control_FS+0x16c>)
 80099fa:	681b      	ldr	r3, [r3, #0]
 80099fc:	0a1a      	lsrs	r2, r3, #8
 80099fe:	683b      	ldr	r3, [r7, #0]
 8009a00:	3301      	adds	r3, #1
 8009a02:	b2d2      	uxtb	r2, r2
 8009a04:	701a      	strb	r2, [r3, #0]
      pbuf[2] = (uint8_t)(LineCoding.bitrate >> 16 & 0x000000FF);
 8009a06:	4b12      	ldr	r3, [pc, #72]	; (8009a50 <CDC_Control_FS+0x16c>)
 8009a08:	681b      	ldr	r3, [r3, #0]
 8009a0a:	0c1a      	lsrs	r2, r3, #16
 8009a0c:	683b      	ldr	r3, [r7, #0]
 8009a0e:	3302      	adds	r3, #2
 8009a10:	b2d2      	uxtb	r2, r2
 8009a12:	701a      	strb	r2, [r3, #0]
      pbuf[3] = (uint8_t)(LineCoding.bitrate >> 24 & 0x000000FF);
 8009a14:	4b0e      	ldr	r3, [pc, #56]	; (8009a50 <CDC_Control_FS+0x16c>)
 8009a16:	681b      	ldr	r3, [r3, #0]
 8009a18:	0e1a      	lsrs	r2, r3, #24
 8009a1a:	683b      	ldr	r3, [r7, #0]
 8009a1c:	3303      	adds	r3, #3
 8009a1e:	b2d2      	uxtb	r2, r2
 8009a20:	701a      	strb	r2, [r3, #0]
      //-------> Stop bits
      pbuf[4] = (uint8_t)(LineCoding.format & 0xFF);
 8009a22:	683b      	ldr	r3, [r7, #0]
 8009a24:	3304      	adds	r3, #4
 8009a26:	4a0a      	ldr	r2, [pc, #40]	; (8009a50 <CDC_Control_FS+0x16c>)
 8009a28:	7912      	ldrb	r2, [r2, #4]
 8009a2a:	701a      	strb	r2, [r3, #0]
      //-------> Parity
      pbuf[5] = (uint8_t)(LineCoding.paritytype & 0xFF);
 8009a2c:	683b      	ldr	r3, [r7, #0]
 8009a2e:	3305      	adds	r3, #5
 8009a30:	4a07      	ldr	r2, [pc, #28]	; (8009a50 <CDC_Control_FS+0x16c>)
 8009a32:	7952      	ldrb	r2, [r2, #5]
 8009a34:	701a      	strb	r2, [r3, #0]
      //-------> Number Data bits
      pbuf[6] = (uint8_t)(LineCoding.datatype & 0xFF);
 8009a36:	683b      	ldr	r3, [r7, #0]
 8009a38:	3306      	adds	r3, #6
 8009a3a:	4a05      	ldr	r2, [pc, #20]	; (8009a50 <CDC_Control_FS+0x16c>)
 8009a3c:	7992      	ldrb	r2, [r2, #6]
 8009a3e:	701a      	strb	r2, [r3, #0]

    break;
 8009a40:	e000      	b.n	8009a44 <CDC_Control_FS+0x160>
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 8009a42:	bf00      	nop
  }

  return (USBD_OK);
 8009a44:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8009a46:	4618      	mov	r0, r3
 8009a48:	370c      	adds	r7, #12
 8009a4a:	46bd      	mov	sp, r7
 8009a4c:	bc80      	pop	{r7}
 8009a4e:	4770      	bx	lr
 8009a50:	200000d8 	.word	0x200000d8

08009a54 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8009a54:	b580      	push	{r7, lr}
 8009a56:	b084      	sub	sp, #16
 8009a58:	af00      	add	r7, sp, #0
 8009a5a:	6078      	str	r0, [r7, #4]
 8009a5c:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8009a5e:	6879      	ldr	r1, [r7, #4]
 8009a60:	480e      	ldr	r0, [pc, #56]	; (8009a9c <CDC_Receive_FS+0x48>)
 8009a62:	f7fe fad1 	bl	8008008 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8009a66:	480d      	ldr	r0, [pc, #52]	; (8009a9c <CDC_Receive_FS+0x48>)
 8009a68:	f7fe fb30 	bl	80080cc <USBD_CDC_ReceivePacket>

  //usb ?? ??? ?? ??? 길이만큼 ??버퍼? ???
  for(int i=0;i<*Len;i++)
 8009a6c:	2300      	movs	r3, #0
 8009a6e:	60fb      	str	r3, [r7, #12]
 8009a70:	e009      	b.n	8009a86 <CDC_Receive_FS+0x32>
  {
    cdcDataIn(Buf[i]);
 8009a72:	68fb      	ldr	r3, [r7, #12]
 8009a74:	687a      	ldr	r2, [r7, #4]
 8009a76:	4413      	add	r3, r2
 8009a78:	781b      	ldrb	r3, [r3, #0]
 8009a7a:	4618      	mov	r0, r3
 8009a7c:	f7ff feba 	bl	80097f4 <cdcDataIn>
  for(int i=0;i<*Len;i++)
 8009a80:	68fb      	ldr	r3, [r7, #12]
 8009a82:	3301      	adds	r3, #1
 8009a84:	60fb      	str	r3, [r7, #12]
 8009a86:	683b      	ldr	r3, [r7, #0]
 8009a88:	681a      	ldr	r2, [r3, #0]
 8009a8a:	68fb      	ldr	r3, [r7, #12]
 8009a8c:	429a      	cmp	r2, r3
 8009a8e:	d8f0      	bhi.n	8009a72 <CDC_Receive_FS+0x1e>
  }

  return (USBD_OK);
 8009a90:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 8009a92:	4618      	mov	r0, r3
 8009a94:	3710      	adds	r7, #16
 8009a96:	46bd      	mov	sp, r7
 8009a98:	bd80      	pop	{r7, pc}
 8009a9a:	bf00      	nop
 8009a9c:	20000918 	.word	0x20000918

08009aa0 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 8009aa0:	b580      	push	{r7, lr}
 8009aa2:	b084      	sub	sp, #16
 8009aa4:	af00      	add	r7, sp, #0
 8009aa6:	6078      	str	r0, [r7, #4]
 8009aa8:	460b      	mov	r3, r1
 8009aaa:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 8009aac:	2300      	movs	r3, #0
 8009aae:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 8009ab0:	4b0d      	ldr	r3, [pc, #52]	; (8009ae8 <CDC_Transmit_FS+0x48>)
 8009ab2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8009ab6:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 8009ab8:	68bb      	ldr	r3, [r7, #8]
 8009aba:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8009abe:	2b00      	cmp	r3, #0
 8009ac0:	d001      	beq.n	8009ac6 <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 8009ac2:	2301      	movs	r3, #1
 8009ac4:	e00b      	b.n	8009ade <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 8009ac6:	887b      	ldrh	r3, [r7, #2]
 8009ac8:	461a      	mov	r2, r3
 8009aca:	6879      	ldr	r1, [r7, #4]
 8009acc:	4806      	ldr	r0, [pc, #24]	; (8009ae8 <CDC_Transmit_FS+0x48>)
 8009ace:	f7fe fa7a 	bl	8007fc6 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 8009ad2:	4805      	ldr	r0, [pc, #20]	; (8009ae8 <CDC_Transmit_FS+0x48>)
 8009ad4:	f7fe fab4 	bl	8008040 <USBD_CDC_TransmitPacket>
 8009ad8:	4603      	mov	r3, r0
 8009ada:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 8009adc:	7bfb      	ldrb	r3, [r7, #15]
}
 8009ade:	4618      	mov	r0, r3
 8009ae0:	3710      	adds	r7, #16
 8009ae2:	46bd      	mov	sp, r7
 8009ae4:	bd80      	pop	{r7, pc}
 8009ae6:	bf00      	nop
 8009ae8:	20000918 	.word	0x20000918

08009aec <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 8009aec:	b480      	push	{r7}
 8009aee:	b087      	sub	sp, #28
 8009af0:	af00      	add	r7, sp, #0
 8009af2:	60f8      	str	r0, [r7, #12]
 8009af4:	60b9      	str	r1, [r7, #8]
 8009af6:	4613      	mov	r3, r2
 8009af8:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 8009afa:	2300      	movs	r3, #0
 8009afc:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 8009afe:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8009b02:	4618      	mov	r0, r3
 8009b04:	371c      	adds	r7, #28
 8009b06:	46bd      	mov	sp, r7
 8009b08:	bc80      	pop	{r7}
 8009b0a:	4770      	bx	lr

08009b0c <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009b0c:	b480      	push	{r7}
 8009b0e:	b083      	sub	sp, #12
 8009b10:	af00      	add	r7, sp, #0
 8009b12:	4603      	mov	r3, r0
 8009b14:	6039      	str	r1, [r7, #0]
 8009b16:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8009b18:	683b      	ldr	r3, [r7, #0]
 8009b1a:	2212      	movs	r2, #18
 8009b1c:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 8009b1e:	4b03      	ldr	r3, [pc, #12]	; (8009b2c <USBD_FS_DeviceDescriptor+0x20>)
}
 8009b20:	4618      	mov	r0, r3
 8009b22:	370c      	adds	r7, #12
 8009b24:	46bd      	mov	sp, r7
 8009b26:	bc80      	pop	{r7}
 8009b28:	4770      	bx	lr
 8009b2a:	bf00      	nop
 8009b2c:	20000114 	.word	0x20000114

08009b30 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009b30:	b480      	push	{r7}
 8009b32:	b083      	sub	sp, #12
 8009b34:	af00      	add	r7, sp, #0
 8009b36:	4603      	mov	r3, r0
 8009b38:	6039      	str	r1, [r7, #0]
 8009b3a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8009b3c:	683b      	ldr	r3, [r7, #0]
 8009b3e:	2204      	movs	r2, #4
 8009b40:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8009b42:	4b03      	ldr	r3, [pc, #12]	; (8009b50 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8009b44:	4618      	mov	r0, r3
 8009b46:	370c      	adds	r7, #12
 8009b48:	46bd      	mov	sp, r7
 8009b4a:	bc80      	pop	{r7}
 8009b4c:	4770      	bx	lr
 8009b4e:	bf00      	nop
 8009b50:	20000128 	.word	0x20000128

08009b54 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009b54:	b580      	push	{r7, lr}
 8009b56:	b082      	sub	sp, #8
 8009b58:	af00      	add	r7, sp, #0
 8009b5a:	4603      	mov	r3, r0
 8009b5c:	6039      	str	r1, [r7, #0]
 8009b5e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8009b60:	79fb      	ldrb	r3, [r7, #7]
 8009b62:	2b00      	cmp	r3, #0
 8009b64:	d105      	bne.n	8009b72 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8009b66:	683a      	ldr	r2, [r7, #0]
 8009b68:	4907      	ldr	r1, [pc, #28]	; (8009b88 <USBD_FS_ProductStrDescriptor+0x34>)
 8009b6a:	4808      	ldr	r0, [pc, #32]	; (8009b8c <USBD_FS_ProductStrDescriptor+0x38>)
 8009b6c:	f7ff fcee 	bl	800954c <USBD_GetString>
 8009b70:	e004      	b.n	8009b7c <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8009b72:	683a      	ldr	r2, [r7, #0]
 8009b74:	4904      	ldr	r1, [pc, #16]	; (8009b88 <USBD_FS_ProductStrDescriptor+0x34>)
 8009b76:	4805      	ldr	r0, [pc, #20]	; (8009b8c <USBD_FS_ProductStrDescriptor+0x38>)
 8009b78:	f7ff fce8 	bl	800954c <USBD_GetString>
  }
  return USBD_StrDesc;
 8009b7c:	4b02      	ldr	r3, [pc, #8]	; (8009b88 <USBD_FS_ProductStrDescriptor+0x34>)
}
 8009b7e:	4618      	mov	r0, r3
 8009b80:	3708      	adds	r7, #8
 8009b82:	46bd      	mov	sp, r7
 8009b84:	bd80      	pop	{r7, pc}
 8009b86:	bf00      	nop
 8009b88:	20001dfc 	.word	0x20001dfc
 8009b8c:	0800adc0 	.word	0x0800adc0

08009b90 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009b90:	b580      	push	{r7, lr}
 8009b92:	b082      	sub	sp, #8
 8009b94:	af00      	add	r7, sp, #0
 8009b96:	4603      	mov	r3, r0
 8009b98:	6039      	str	r1, [r7, #0]
 8009b9a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8009b9c:	683a      	ldr	r2, [r7, #0]
 8009b9e:	4904      	ldr	r1, [pc, #16]	; (8009bb0 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8009ba0:	4804      	ldr	r0, [pc, #16]	; (8009bb4 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 8009ba2:	f7ff fcd3 	bl	800954c <USBD_GetString>
  return USBD_StrDesc;
 8009ba6:	4b02      	ldr	r3, [pc, #8]	; (8009bb0 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8009ba8:	4618      	mov	r0, r3
 8009baa:	3708      	adds	r7, #8
 8009bac:	46bd      	mov	sp, r7
 8009bae:	bd80      	pop	{r7, pc}
 8009bb0:	20001dfc 	.word	0x20001dfc
 8009bb4:	0800add8 	.word	0x0800add8

08009bb8 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009bb8:	b580      	push	{r7, lr}
 8009bba:	b082      	sub	sp, #8
 8009bbc:	af00      	add	r7, sp, #0
 8009bbe:	4603      	mov	r3, r0
 8009bc0:	6039      	str	r1, [r7, #0]
 8009bc2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8009bc4:	683b      	ldr	r3, [r7, #0]
 8009bc6:	221a      	movs	r2, #26
 8009bc8:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8009bca:	f000 f843 	bl	8009c54 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 8009bce:	4b02      	ldr	r3, [pc, #8]	; (8009bd8 <USBD_FS_SerialStrDescriptor+0x20>)
}
 8009bd0:	4618      	mov	r0, r3
 8009bd2:	3708      	adds	r7, #8
 8009bd4:	46bd      	mov	sp, r7
 8009bd6:	bd80      	pop	{r7, pc}
 8009bd8:	2000012c 	.word	0x2000012c

08009bdc <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009bdc:	b580      	push	{r7, lr}
 8009bde:	b082      	sub	sp, #8
 8009be0:	af00      	add	r7, sp, #0
 8009be2:	4603      	mov	r3, r0
 8009be4:	6039      	str	r1, [r7, #0]
 8009be6:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8009be8:	79fb      	ldrb	r3, [r7, #7]
 8009bea:	2b00      	cmp	r3, #0
 8009bec:	d105      	bne.n	8009bfa <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8009bee:	683a      	ldr	r2, [r7, #0]
 8009bf0:	4907      	ldr	r1, [pc, #28]	; (8009c10 <USBD_FS_ConfigStrDescriptor+0x34>)
 8009bf2:	4808      	ldr	r0, [pc, #32]	; (8009c14 <USBD_FS_ConfigStrDescriptor+0x38>)
 8009bf4:	f7ff fcaa 	bl	800954c <USBD_GetString>
 8009bf8:	e004      	b.n	8009c04 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8009bfa:	683a      	ldr	r2, [r7, #0]
 8009bfc:	4904      	ldr	r1, [pc, #16]	; (8009c10 <USBD_FS_ConfigStrDescriptor+0x34>)
 8009bfe:	4805      	ldr	r0, [pc, #20]	; (8009c14 <USBD_FS_ConfigStrDescriptor+0x38>)
 8009c00:	f7ff fca4 	bl	800954c <USBD_GetString>
  }
  return USBD_StrDesc;
 8009c04:	4b02      	ldr	r3, [pc, #8]	; (8009c10 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 8009c06:	4618      	mov	r0, r3
 8009c08:	3708      	adds	r7, #8
 8009c0a:	46bd      	mov	sp, r7
 8009c0c:	bd80      	pop	{r7, pc}
 8009c0e:	bf00      	nop
 8009c10:	20001dfc 	.word	0x20001dfc
 8009c14:	0800adec 	.word	0x0800adec

08009c18 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009c18:	b580      	push	{r7, lr}
 8009c1a:	b082      	sub	sp, #8
 8009c1c:	af00      	add	r7, sp, #0
 8009c1e:	4603      	mov	r3, r0
 8009c20:	6039      	str	r1, [r7, #0]
 8009c22:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8009c24:	79fb      	ldrb	r3, [r7, #7]
 8009c26:	2b00      	cmp	r3, #0
 8009c28:	d105      	bne.n	8009c36 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8009c2a:	683a      	ldr	r2, [r7, #0]
 8009c2c:	4907      	ldr	r1, [pc, #28]	; (8009c4c <USBD_FS_InterfaceStrDescriptor+0x34>)
 8009c2e:	4808      	ldr	r0, [pc, #32]	; (8009c50 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8009c30:	f7ff fc8c 	bl	800954c <USBD_GetString>
 8009c34:	e004      	b.n	8009c40 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8009c36:	683a      	ldr	r2, [r7, #0]
 8009c38:	4904      	ldr	r1, [pc, #16]	; (8009c4c <USBD_FS_InterfaceStrDescriptor+0x34>)
 8009c3a:	4805      	ldr	r0, [pc, #20]	; (8009c50 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8009c3c:	f7ff fc86 	bl	800954c <USBD_GetString>
  }
  return USBD_StrDesc;
 8009c40:	4b02      	ldr	r3, [pc, #8]	; (8009c4c <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 8009c42:	4618      	mov	r0, r3
 8009c44:	3708      	adds	r7, #8
 8009c46:	46bd      	mov	sp, r7
 8009c48:	bd80      	pop	{r7, pc}
 8009c4a:	bf00      	nop
 8009c4c:	20001dfc 	.word	0x20001dfc
 8009c50:	0800adf8 	.word	0x0800adf8

08009c54 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8009c54:	b580      	push	{r7, lr}
 8009c56:	b084      	sub	sp, #16
 8009c58:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8009c5a:	4b0f      	ldr	r3, [pc, #60]	; (8009c98 <Get_SerialNum+0x44>)
 8009c5c:	681b      	ldr	r3, [r3, #0]
 8009c5e:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8009c60:	4b0e      	ldr	r3, [pc, #56]	; (8009c9c <Get_SerialNum+0x48>)
 8009c62:	681b      	ldr	r3, [r3, #0]
 8009c64:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8009c66:	4b0e      	ldr	r3, [pc, #56]	; (8009ca0 <Get_SerialNum+0x4c>)
 8009c68:	681b      	ldr	r3, [r3, #0]
 8009c6a:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8009c6c:	68fa      	ldr	r2, [r7, #12]
 8009c6e:	687b      	ldr	r3, [r7, #4]
 8009c70:	4413      	add	r3, r2
 8009c72:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8009c74:	68fb      	ldr	r3, [r7, #12]
 8009c76:	2b00      	cmp	r3, #0
 8009c78:	d009      	beq.n	8009c8e <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8009c7a:	2208      	movs	r2, #8
 8009c7c:	4909      	ldr	r1, [pc, #36]	; (8009ca4 <Get_SerialNum+0x50>)
 8009c7e:	68f8      	ldr	r0, [r7, #12]
 8009c80:	f000 f814 	bl	8009cac <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8009c84:	2204      	movs	r2, #4
 8009c86:	4908      	ldr	r1, [pc, #32]	; (8009ca8 <Get_SerialNum+0x54>)
 8009c88:	68b8      	ldr	r0, [r7, #8]
 8009c8a:	f000 f80f 	bl	8009cac <IntToUnicode>
  }
}
 8009c8e:	bf00      	nop
 8009c90:	3710      	adds	r7, #16
 8009c92:	46bd      	mov	sp, r7
 8009c94:	bd80      	pop	{r7, pc}
 8009c96:	bf00      	nop
 8009c98:	1fff7a10 	.word	0x1fff7a10
 8009c9c:	1fff7a14 	.word	0x1fff7a14
 8009ca0:	1fff7a18 	.word	0x1fff7a18
 8009ca4:	2000012e 	.word	0x2000012e
 8009ca8:	2000013e 	.word	0x2000013e

08009cac <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8009cac:	b480      	push	{r7}
 8009cae:	b087      	sub	sp, #28
 8009cb0:	af00      	add	r7, sp, #0
 8009cb2:	60f8      	str	r0, [r7, #12]
 8009cb4:	60b9      	str	r1, [r7, #8]
 8009cb6:	4613      	mov	r3, r2
 8009cb8:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8009cba:	2300      	movs	r3, #0
 8009cbc:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8009cbe:	2300      	movs	r3, #0
 8009cc0:	75fb      	strb	r3, [r7, #23]
 8009cc2:	e027      	b.n	8009d14 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8009cc4:	68fb      	ldr	r3, [r7, #12]
 8009cc6:	0f1b      	lsrs	r3, r3, #28
 8009cc8:	2b09      	cmp	r3, #9
 8009cca:	d80b      	bhi.n	8009ce4 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8009ccc:	68fb      	ldr	r3, [r7, #12]
 8009cce:	0f1b      	lsrs	r3, r3, #28
 8009cd0:	b2da      	uxtb	r2, r3
 8009cd2:	7dfb      	ldrb	r3, [r7, #23]
 8009cd4:	005b      	lsls	r3, r3, #1
 8009cd6:	4619      	mov	r1, r3
 8009cd8:	68bb      	ldr	r3, [r7, #8]
 8009cda:	440b      	add	r3, r1
 8009cdc:	3230      	adds	r2, #48	; 0x30
 8009cde:	b2d2      	uxtb	r2, r2
 8009ce0:	701a      	strb	r2, [r3, #0]
 8009ce2:	e00a      	b.n	8009cfa <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8009ce4:	68fb      	ldr	r3, [r7, #12]
 8009ce6:	0f1b      	lsrs	r3, r3, #28
 8009ce8:	b2da      	uxtb	r2, r3
 8009cea:	7dfb      	ldrb	r3, [r7, #23]
 8009cec:	005b      	lsls	r3, r3, #1
 8009cee:	4619      	mov	r1, r3
 8009cf0:	68bb      	ldr	r3, [r7, #8]
 8009cf2:	440b      	add	r3, r1
 8009cf4:	3237      	adds	r2, #55	; 0x37
 8009cf6:	b2d2      	uxtb	r2, r2
 8009cf8:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8009cfa:	68fb      	ldr	r3, [r7, #12]
 8009cfc:	011b      	lsls	r3, r3, #4
 8009cfe:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8009d00:	7dfb      	ldrb	r3, [r7, #23]
 8009d02:	005b      	lsls	r3, r3, #1
 8009d04:	3301      	adds	r3, #1
 8009d06:	68ba      	ldr	r2, [r7, #8]
 8009d08:	4413      	add	r3, r2
 8009d0a:	2200      	movs	r2, #0
 8009d0c:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8009d0e:	7dfb      	ldrb	r3, [r7, #23]
 8009d10:	3301      	adds	r3, #1
 8009d12:	75fb      	strb	r3, [r7, #23]
 8009d14:	7dfa      	ldrb	r2, [r7, #23]
 8009d16:	79fb      	ldrb	r3, [r7, #7]
 8009d18:	429a      	cmp	r2, r3
 8009d1a:	d3d3      	bcc.n	8009cc4 <IntToUnicode+0x18>
  }
}
 8009d1c:	bf00      	nop
 8009d1e:	bf00      	nop
 8009d20:	371c      	adds	r7, #28
 8009d22:	46bd      	mov	sp, r7
 8009d24:	bc80      	pop	{r7}
 8009d26:	4770      	bx	lr

08009d28 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8009d28:	b580      	push	{r7, lr}
 8009d2a:	b08a      	sub	sp, #40	; 0x28
 8009d2c:	af00      	add	r7, sp, #0
 8009d2e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8009d30:	f107 0314 	add.w	r3, r7, #20
 8009d34:	2200      	movs	r2, #0
 8009d36:	601a      	str	r2, [r3, #0]
 8009d38:	605a      	str	r2, [r3, #4]
 8009d3a:	609a      	str	r2, [r3, #8]
 8009d3c:	60da      	str	r2, [r3, #12]
 8009d3e:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 8009d40:	687b      	ldr	r3, [r7, #4]
 8009d42:	681b      	ldr	r3, [r3, #0]
 8009d44:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8009d48:	d13a      	bne.n	8009dc0 <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8009d4a:	2300      	movs	r3, #0
 8009d4c:	613b      	str	r3, [r7, #16]
 8009d4e:	4b1e      	ldr	r3, [pc, #120]	; (8009dc8 <HAL_PCD_MspInit+0xa0>)
 8009d50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009d52:	4a1d      	ldr	r2, [pc, #116]	; (8009dc8 <HAL_PCD_MspInit+0xa0>)
 8009d54:	f043 0301 	orr.w	r3, r3, #1
 8009d58:	6313      	str	r3, [r2, #48]	; 0x30
 8009d5a:	4b1b      	ldr	r3, [pc, #108]	; (8009dc8 <HAL_PCD_MspInit+0xa0>)
 8009d5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009d5e:	f003 0301 	and.w	r3, r3, #1
 8009d62:	613b      	str	r3, [r7, #16]
 8009d64:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA8     ------> USB_OTG_FS_SOF
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_11|GPIO_PIN_12;
 8009d66:	f44f 53c8 	mov.w	r3, #6400	; 0x1900
 8009d6a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009d6c:	2302      	movs	r3, #2
 8009d6e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009d70:	2300      	movs	r3, #0
 8009d72:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8009d74:	2303      	movs	r3, #3
 8009d76:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8009d78:	230a      	movs	r3, #10
 8009d7a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8009d7c:	f107 0314 	add.w	r3, r7, #20
 8009d80:	4619      	mov	r1, r3
 8009d82:	4812      	ldr	r0, [pc, #72]	; (8009dcc <HAL_PCD_MspInit+0xa4>)
 8009d84:	f7f8 fc9c 	bl	80026c0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8009d88:	4b0f      	ldr	r3, [pc, #60]	; (8009dc8 <HAL_PCD_MspInit+0xa0>)
 8009d8a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009d8c:	4a0e      	ldr	r2, [pc, #56]	; (8009dc8 <HAL_PCD_MspInit+0xa0>)
 8009d8e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009d92:	6353      	str	r3, [r2, #52]	; 0x34
 8009d94:	2300      	movs	r3, #0
 8009d96:	60fb      	str	r3, [r7, #12]
 8009d98:	4b0b      	ldr	r3, [pc, #44]	; (8009dc8 <HAL_PCD_MspInit+0xa0>)
 8009d9a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009d9c:	4a0a      	ldr	r2, [pc, #40]	; (8009dc8 <HAL_PCD_MspInit+0xa0>)
 8009d9e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8009da2:	6453      	str	r3, [r2, #68]	; 0x44
 8009da4:	4b08      	ldr	r3, [pc, #32]	; (8009dc8 <HAL_PCD_MspInit+0xa0>)
 8009da6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009da8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8009dac:	60fb      	str	r3, [r7, #12]
 8009dae:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8009db0:	2200      	movs	r2, #0
 8009db2:	2100      	movs	r1, #0
 8009db4:	2043      	movs	r0, #67	; 0x43
 8009db6:	f7f7 ffe2 	bl	8001d7e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8009dba:	2043      	movs	r0, #67	; 0x43
 8009dbc:	f7f7 fffb 	bl	8001db6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8009dc0:	bf00      	nop
 8009dc2:	3728      	adds	r7, #40	; 0x28
 8009dc4:	46bd      	mov	sp, r7
 8009dc6:	bd80      	pop	{r7, pc}
 8009dc8:	40023800 	.word	0x40023800
 8009dcc:	40020000 	.word	0x40020000

08009dd0 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009dd0:	b580      	push	{r7, lr}
 8009dd2:	b082      	sub	sp, #8
 8009dd4:	af00      	add	r7, sp, #0
 8009dd6:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8009dd8:	687b      	ldr	r3, [r7, #4]
 8009dda:	f8d3 2508 	ldr.w	r2, [r3, #1288]	; 0x508
 8009dde:	687b      	ldr	r3, [r7, #4]
 8009de0:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8009de4:	4619      	mov	r1, r3
 8009de6:	4610      	mov	r0, r2
 8009de8:	f7fe fa58 	bl	800829c <USBD_LL_SetupStage>
}
 8009dec:	bf00      	nop
 8009dee:	3708      	adds	r7, #8
 8009df0:	46bd      	mov	sp, r7
 8009df2:	bd80      	pop	{r7, pc}

08009df4 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009df4:	b580      	push	{r7, lr}
 8009df6:	b082      	sub	sp, #8
 8009df8:	af00      	add	r7, sp, #0
 8009dfa:	6078      	str	r0, [r7, #4]
 8009dfc:	460b      	mov	r3, r1
 8009dfe:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8009e00:	687b      	ldr	r3, [r7, #4]
 8009e02:	f8d3 0508 	ldr.w	r0, [r3, #1288]	; 0x508
 8009e06:	78fa      	ldrb	r2, [r7, #3]
 8009e08:	6879      	ldr	r1, [r7, #4]
 8009e0a:	4613      	mov	r3, r2
 8009e0c:	00db      	lsls	r3, r3, #3
 8009e0e:	4413      	add	r3, r2
 8009e10:	009b      	lsls	r3, r3, #2
 8009e12:	440b      	add	r3, r1
 8009e14:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 8009e18:	681a      	ldr	r2, [r3, #0]
 8009e1a:	78fb      	ldrb	r3, [r7, #3]
 8009e1c:	4619      	mov	r1, r3
 8009e1e:	f7fe fa92 	bl	8008346 <USBD_LL_DataOutStage>
}
 8009e22:	bf00      	nop
 8009e24:	3708      	adds	r7, #8
 8009e26:	46bd      	mov	sp, r7
 8009e28:	bd80      	pop	{r7, pc}

08009e2a <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009e2a:	b580      	push	{r7, lr}
 8009e2c:	b082      	sub	sp, #8
 8009e2e:	af00      	add	r7, sp, #0
 8009e30:	6078      	str	r0, [r7, #4]
 8009e32:	460b      	mov	r3, r1
 8009e34:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8009e36:	687b      	ldr	r3, [r7, #4]
 8009e38:	f8d3 0508 	ldr.w	r0, [r3, #1288]	; 0x508
 8009e3c:	78fa      	ldrb	r2, [r7, #3]
 8009e3e:	6879      	ldr	r1, [r7, #4]
 8009e40:	4613      	mov	r3, r2
 8009e42:	00db      	lsls	r3, r3, #3
 8009e44:	4413      	add	r3, r2
 8009e46:	009b      	lsls	r3, r3, #2
 8009e48:	440b      	add	r3, r1
 8009e4a:	334c      	adds	r3, #76	; 0x4c
 8009e4c:	681a      	ldr	r2, [r3, #0]
 8009e4e:	78fb      	ldrb	r3, [r7, #3]
 8009e50:	4619      	mov	r1, r3
 8009e52:	f7fe fb2b 	bl	80084ac <USBD_LL_DataInStage>
}
 8009e56:	bf00      	nop
 8009e58:	3708      	adds	r7, #8
 8009e5a:	46bd      	mov	sp, r7
 8009e5c:	bd80      	pop	{r7, pc}

08009e5e <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009e5e:	b580      	push	{r7, lr}
 8009e60:	b082      	sub	sp, #8
 8009e62:	af00      	add	r7, sp, #0
 8009e64:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8009e66:	687b      	ldr	r3, [r7, #4]
 8009e68:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8009e6c:	4618      	mov	r0, r3
 8009e6e:	f7fe fc5c 	bl	800872a <USBD_LL_SOF>
}
 8009e72:	bf00      	nop
 8009e74:	3708      	adds	r7, #8
 8009e76:	46bd      	mov	sp, r7
 8009e78:	bd80      	pop	{r7, pc}

08009e7a <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009e7a:	b580      	push	{r7, lr}
 8009e7c:	b084      	sub	sp, #16
 8009e7e:	af00      	add	r7, sp, #0
 8009e80:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8009e82:	2301      	movs	r3, #1
 8009e84:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 8009e86:	687b      	ldr	r3, [r7, #4]
 8009e88:	68db      	ldr	r3, [r3, #12]
 8009e8a:	2b00      	cmp	r3, #0
 8009e8c:	d102      	bne.n	8009e94 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 8009e8e:	2300      	movs	r3, #0
 8009e90:	73fb      	strb	r3, [r7, #15]
 8009e92:	e008      	b.n	8009ea6 <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 8009e94:	687b      	ldr	r3, [r7, #4]
 8009e96:	68db      	ldr	r3, [r3, #12]
 8009e98:	2b02      	cmp	r3, #2
 8009e9a:	d102      	bne.n	8009ea2 <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 8009e9c:	2301      	movs	r3, #1
 8009e9e:	73fb      	strb	r3, [r7, #15]
 8009ea0:	e001      	b.n	8009ea6 <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 8009ea2:	f7f7 fdcb 	bl	8001a3c <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8009ea6:	687b      	ldr	r3, [r7, #4]
 8009ea8:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8009eac:	7bfa      	ldrb	r2, [r7, #15]
 8009eae:	4611      	mov	r1, r2
 8009eb0:	4618      	mov	r0, r3
 8009eb2:	f7fe fbff 	bl	80086b4 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8009eb6:	687b      	ldr	r3, [r7, #4]
 8009eb8:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8009ebc:	4618      	mov	r0, r3
 8009ebe:	f7fe fba7 	bl	8008610 <USBD_LL_Reset>
}
 8009ec2:	bf00      	nop
 8009ec4:	3710      	adds	r7, #16
 8009ec6:	46bd      	mov	sp, r7
 8009ec8:	bd80      	pop	{r7, pc}
	...

08009ecc <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009ecc:	b580      	push	{r7, lr}
 8009ece:	b082      	sub	sp, #8
 8009ed0:	af00      	add	r7, sp, #0
 8009ed2:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8009ed4:	687b      	ldr	r3, [r7, #4]
 8009ed6:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8009eda:	4618      	mov	r0, r3
 8009edc:	f7fe fbf9 	bl	80086d2 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8009ee0:	687b      	ldr	r3, [r7, #4]
 8009ee2:	681b      	ldr	r3, [r3, #0]
 8009ee4:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8009ee8:	681b      	ldr	r3, [r3, #0]
 8009eea:	687a      	ldr	r2, [r7, #4]
 8009eec:	6812      	ldr	r2, [r2, #0]
 8009eee:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8009ef2:	f043 0301 	orr.w	r3, r3, #1
 8009ef6:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8009ef8:	687b      	ldr	r3, [r7, #4]
 8009efa:	6a1b      	ldr	r3, [r3, #32]
 8009efc:	2b00      	cmp	r3, #0
 8009efe:	d005      	beq.n	8009f0c <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8009f00:	4b04      	ldr	r3, [pc, #16]	; (8009f14 <HAL_PCD_SuspendCallback+0x48>)
 8009f02:	691b      	ldr	r3, [r3, #16]
 8009f04:	4a03      	ldr	r2, [pc, #12]	; (8009f14 <HAL_PCD_SuspendCallback+0x48>)
 8009f06:	f043 0306 	orr.w	r3, r3, #6
 8009f0a:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8009f0c:	bf00      	nop
 8009f0e:	3708      	adds	r7, #8
 8009f10:	46bd      	mov	sp, r7
 8009f12:	bd80      	pop	{r7, pc}
 8009f14:	e000ed00 	.word	0xe000ed00

08009f18 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009f18:	b580      	push	{r7, lr}
 8009f1a:	b082      	sub	sp, #8
 8009f1c:	af00      	add	r7, sp, #0
 8009f1e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8009f20:	687b      	ldr	r3, [r7, #4]
 8009f22:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8009f26:	4618      	mov	r0, r3
 8009f28:	f7fe fbe8 	bl	80086fc <USBD_LL_Resume>
}
 8009f2c:	bf00      	nop
 8009f2e:	3708      	adds	r7, #8
 8009f30:	46bd      	mov	sp, r7
 8009f32:	bd80      	pop	{r7, pc}

08009f34 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009f34:	b580      	push	{r7, lr}
 8009f36:	b082      	sub	sp, #8
 8009f38:	af00      	add	r7, sp, #0
 8009f3a:	6078      	str	r0, [r7, #4]
 8009f3c:	460b      	mov	r3, r1
 8009f3e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8009f40:	687b      	ldr	r3, [r7, #4]
 8009f42:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8009f46:	78fa      	ldrb	r2, [r7, #3]
 8009f48:	4611      	mov	r1, r2
 8009f4a:	4618      	mov	r0, r3
 8009f4c:	f7fe fc3f 	bl	80087ce <USBD_LL_IsoOUTIncomplete>
}
 8009f50:	bf00      	nop
 8009f52:	3708      	adds	r7, #8
 8009f54:	46bd      	mov	sp, r7
 8009f56:	bd80      	pop	{r7, pc}

08009f58 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009f58:	b580      	push	{r7, lr}
 8009f5a:	b082      	sub	sp, #8
 8009f5c:	af00      	add	r7, sp, #0
 8009f5e:	6078      	str	r0, [r7, #4]
 8009f60:	460b      	mov	r3, r1
 8009f62:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8009f64:	687b      	ldr	r3, [r7, #4]
 8009f66:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8009f6a:	78fa      	ldrb	r2, [r7, #3]
 8009f6c:	4611      	mov	r1, r2
 8009f6e:	4618      	mov	r0, r3
 8009f70:	f7fe fbfb 	bl	800876a <USBD_LL_IsoINIncomplete>
}
 8009f74:	bf00      	nop
 8009f76:	3708      	adds	r7, #8
 8009f78:	46bd      	mov	sp, r7
 8009f7a:	bd80      	pop	{r7, pc}

08009f7c <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009f7c:	b580      	push	{r7, lr}
 8009f7e:	b082      	sub	sp, #8
 8009f80:	af00      	add	r7, sp, #0
 8009f82:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 8009f84:	687b      	ldr	r3, [r7, #4]
 8009f86:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8009f8a:	4618      	mov	r0, r3
 8009f8c:	f7fe fc51 	bl	8008832 <USBD_LL_DevConnected>
}
 8009f90:	bf00      	nop
 8009f92:	3708      	adds	r7, #8
 8009f94:	46bd      	mov	sp, r7
 8009f96:	bd80      	pop	{r7, pc}

08009f98 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009f98:	b580      	push	{r7, lr}
 8009f9a:	b082      	sub	sp, #8
 8009f9c:	af00      	add	r7, sp, #0
 8009f9e:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 8009fa0:	687b      	ldr	r3, [r7, #4]
 8009fa2:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8009fa6:	4618      	mov	r0, r3
 8009fa8:	f7fe fc4d 	bl	8008846 <USBD_LL_DevDisconnected>
}
 8009fac:	bf00      	nop
 8009fae:	3708      	adds	r7, #8
 8009fb0:	46bd      	mov	sp, r7
 8009fb2:	bd80      	pop	{r7, pc}

08009fb4 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8009fb4:	b580      	push	{r7, lr}
 8009fb6:	b082      	sub	sp, #8
 8009fb8:	af00      	add	r7, sp, #0
 8009fba:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 8009fbc:	687b      	ldr	r3, [r7, #4]
 8009fbe:	781b      	ldrb	r3, [r3, #0]
 8009fc0:	2b00      	cmp	r3, #0
 8009fc2:	d13c      	bne.n	800a03e <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 8009fc4:	4a20      	ldr	r2, [pc, #128]	; (800a048 <USBD_LL_Init+0x94>)
 8009fc6:	687b      	ldr	r3, [r7, #4]
 8009fc8:	f8c2 3508 	str.w	r3, [r2, #1288]	; 0x508
  pdev->pData = &hpcd_USB_OTG_FS;
 8009fcc:	687b      	ldr	r3, [r7, #4]
 8009fce:	4a1e      	ldr	r2, [pc, #120]	; (800a048 <USBD_LL_Init+0x94>)
 8009fd0:	f8c3 22c8 	str.w	r2, [r3, #712]	; 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8009fd4:	4b1c      	ldr	r3, [pc, #112]	; (800a048 <USBD_LL_Init+0x94>)
 8009fd6:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8009fda:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 8009fdc:	4b1a      	ldr	r3, [pc, #104]	; (800a048 <USBD_LL_Init+0x94>)
 8009fde:	2204      	movs	r2, #4
 8009fe0:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8009fe2:	4b19      	ldr	r3, [pc, #100]	; (800a048 <USBD_LL_Init+0x94>)
 8009fe4:	2202      	movs	r2, #2
 8009fe6:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8009fe8:	4b17      	ldr	r3, [pc, #92]	; (800a048 <USBD_LL_Init+0x94>)
 8009fea:	2200      	movs	r2, #0
 8009fec:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8009fee:	4b16      	ldr	r3, [pc, #88]	; (800a048 <USBD_LL_Init+0x94>)
 8009ff0:	2202      	movs	r2, #2
 8009ff2:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 8009ff4:	4b14      	ldr	r3, [pc, #80]	; (800a048 <USBD_LL_Init+0x94>)
 8009ff6:	2201      	movs	r2, #1
 8009ff8:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8009ffa:	4b13      	ldr	r3, [pc, #76]	; (800a048 <USBD_LL_Init+0x94>)
 8009ffc:	2200      	movs	r2, #0
 8009ffe:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800a000:	4b11      	ldr	r3, [pc, #68]	; (800a048 <USBD_LL_Init+0x94>)
 800a002:	2200      	movs	r2, #0
 800a004:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800a006:	4b10      	ldr	r3, [pc, #64]	; (800a048 <USBD_LL_Init+0x94>)
 800a008:	2200      	movs	r2, #0
 800a00a:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800a00c:	4b0e      	ldr	r3, [pc, #56]	; (800a048 <USBD_LL_Init+0x94>)
 800a00e:	2200      	movs	r2, #0
 800a010:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800a012:	480d      	ldr	r0, [pc, #52]	; (800a048 <USBD_LL_Init+0x94>)
 800a014:	f7f8 fe19 	bl	8002c4a <HAL_PCD_Init>
 800a018:	4603      	mov	r3, r0
 800a01a:	2b00      	cmp	r3, #0
 800a01c:	d001      	beq.n	800a022 <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 800a01e:	f7f7 fd0d 	bl	8001a3c <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800a022:	2180      	movs	r1, #128	; 0x80
 800a024:	4808      	ldr	r0, [pc, #32]	; (800a048 <USBD_LL_Init+0x94>)
 800a026:	f7fa f86f 	bl	8004108 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800a02a:	2240      	movs	r2, #64	; 0x40
 800a02c:	2100      	movs	r1, #0
 800a02e:	4806      	ldr	r0, [pc, #24]	; (800a048 <USBD_LL_Init+0x94>)
 800a030:	f7fa f824 	bl	800407c <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800a034:	2280      	movs	r2, #128	; 0x80
 800a036:	2101      	movs	r1, #1
 800a038:	4803      	ldr	r0, [pc, #12]	; (800a048 <USBD_LL_Init+0x94>)
 800a03a:	f7fa f81f 	bl	800407c <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800a03e:	2300      	movs	r3, #0
}
 800a040:	4618      	mov	r0, r3
 800a042:	3708      	adds	r7, #8
 800a044:	46bd      	mov	sp, r7
 800a046:	bd80      	pop	{r7, pc}
 800a048:	20001ffc 	.word	0x20001ffc

0800a04c <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800a04c:	b580      	push	{r7, lr}
 800a04e:	b084      	sub	sp, #16
 800a050:	af00      	add	r7, sp, #0
 800a052:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a054:	2300      	movs	r3, #0
 800a056:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a058:	2300      	movs	r3, #0
 800a05a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800a05c:	687b      	ldr	r3, [r7, #4]
 800a05e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800a062:	4618      	mov	r0, r3
 800a064:	f7f8 ff0e 	bl	8002e84 <HAL_PCD_Start>
 800a068:	4603      	mov	r3, r0
 800a06a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a06c:	7bfb      	ldrb	r3, [r7, #15]
 800a06e:	4618      	mov	r0, r3
 800a070:	f000 f940 	bl	800a2f4 <USBD_Get_USB_Status>
 800a074:	4603      	mov	r3, r0
 800a076:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a078:	7bbb      	ldrb	r3, [r7, #14]
}
 800a07a:	4618      	mov	r0, r3
 800a07c:	3710      	adds	r7, #16
 800a07e:	46bd      	mov	sp, r7
 800a080:	bd80      	pop	{r7, pc}

0800a082 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800a082:	b580      	push	{r7, lr}
 800a084:	b084      	sub	sp, #16
 800a086:	af00      	add	r7, sp, #0
 800a088:	6078      	str	r0, [r7, #4]
 800a08a:	4608      	mov	r0, r1
 800a08c:	4611      	mov	r1, r2
 800a08e:	461a      	mov	r2, r3
 800a090:	4603      	mov	r3, r0
 800a092:	70fb      	strb	r3, [r7, #3]
 800a094:	460b      	mov	r3, r1
 800a096:	70bb      	strb	r3, [r7, #2]
 800a098:	4613      	mov	r3, r2
 800a09a:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a09c:	2300      	movs	r3, #0
 800a09e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a0a0:	2300      	movs	r3, #0
 800a0a2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800a0a4:	687b      	ldr	r3, [r7, #4]
 800a0a6:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 800a0aa:	78bb      	ldrb	r3, [r7, #2]
 800a0ac:	883a      	ldrh	r2, [r7, #0]
 800a0ae:	78f9      	ldrb	r1, [r7, #3]
 800a0b0:	f7f9 fbdf 	bl	8003872 <HAL_PCD_EP_Open>
 800a0b4:	4603      	mov	r3, r0
 800a0b6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a0b8:	7bfb      	ldrb	r3, [r7, #15]
 800a0ba:	4618      	mov	r0, r3
 800a0bc:	f000 f91a 	bl	800a2f4 <USBD_Get_USB_Status>
 800a0c0:	4603      	mov	r3, r0
 800a0c2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a0c4:	7bbb      	ldrb	r3, [r7, #14]
}
 800a0c6:	4618      	mov	r0, r3
 800a0c8:	3710      	adds	r7, #16
 800a0ca:	46bd      	mov	sp, r7
 800a0cc:	bd80      	pop	{r7, pc}

0800a0ce <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a0ce:	b580      	push	{r7, lr}
 800a0d0:	b084      	sub	sp, #16
 800a0d2:	af00      	add	r7, sp, #0
 800a0d4:	6078      	str	r0, [r7, #4]
 800a0d6:	460b      	mov	r3, r1
 800a0d8:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a0da:	2300      	movs	r3, #0
 800a0dc:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a0de:	2300      	movs	r3, #0
 800a0e0:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800a0e2:	687b      	ldr	r3, [r7, #4]
 800a0e4:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800a0e8:	78fa      	ldrb	r2, [r7, #3]
 800a0ea:	4611      	mov	r1, r2
 800a0ec:	4618      	mov	r0, r3
 800a0ee:	f7f9 fc28 	bl	8003942 <HAL_PCD_EP_Close>
 800a0f2:	4603      	mov	r3, r0
 800a0f4:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a0f6:	7bfb      	ldrb	r3, [r7, #15]
 800a0f8:	4618      	mov	r0, r3
 800a0fa:	f000 f8fb 	bl	800a2f4 <USBD_Get_USB_Status>
 800a0fe:	4603      	mov	r3, r0
 800a100:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a102:	7bbb      	ldrb	r3, [r7, #14]
}
 800a104:	4618      	mov	r0, r3
 800a106:	3710      	adds	r7, #16
 800a108:	46bd      	mov	sp, r7
 800a10a:	bd80      	pop	{r7, pc}

0800a10c <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a10c:	b580      	push	{r7, lr}
 800a10e:	b084      	sub	sp, #16
 800a110:	af00      	add	r7, sp, #0
 800a112:	6078      	str	r0, [r7, #4]
 800a114:	460b      	mov	r3, r1
 800a116:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a118:	2300      	movs	r3, #0
 800a11a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a11c:	2300      	movs	r3, #0
 800a11e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800a120:	687b      	ldr	r3, [r7, #4]
 800a122:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800a126:	78fa      	ldrb	r2, [r7, #3]
 800a128:	4611      	mov	r1, r2
 800a12a:	4618      	mov	r0, r3
 800a12c:	f7f9 fcff 	bl	8003b2e <HAL_PCD_EP_SetStall>
 800a130:	4603      	mov	r3, r0
 800a132:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a134:	7bfb      	ldrb	r3, [r7, #15]
 800a136:	4618      	mov	r0, r3
 800a138:	f000 f8dc 	bl	800a2f4 <USBD_Get_USB_Status>
 800a13c:	4603      	mov	r3, r0
 800a13e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a140:	7bbb      	ldrb	r3, [r7, #14]
}
 800a142:	4618      	mov	r0, r3
 800a144:	3710      	adds	r7, #16
 800a146:	46bd      	mov	sp, r7
 800a148:	bd80      	pop	{r7, pc}

0800a14a <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a14a:	b580      	push	{r7, lr}
 800a14c:	b084      	sub	sp, #16
 800a14e:	af00      	add	r7, sp, #0
 800a150:	6078      	str	r0, [r7, #4]
 800a152:	460b      	mov	r3, r1
 800a154:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a156:	2300      	movs	r3, #0
 800a158:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a15a:	2300      	movs	r3, #0
 800a15c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800a15e:	687b      	ldr	r3, [r7, #4]
 800a160:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800a164:	78fa      	ldrb	r2, [r7, #3]
 800a166:	4611      	mov	r1, r2
 800a168:	4618      	mov	r0, r3
 800a16a:	f7f9 fd44 	bl	8003bf6 <HAL_PCD_EP_ClrStall>
 800a16e:	4603      	mov	r3, r0
 800a170:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a172:	7bfb      	ldrb	r3, [r7, #15]
 800a174:	4618      	mov	r0, r3
 800a176:	f000 f8bd 	bl	800a2f4 <USBD_Get_USB_Status>
 800a17a:	4603      	mov	r3, r0
 800a17c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a17e:	7bbb      	ldrb	r3, [r7, #14]
}
 800a180:	4618      	mov	r0, r3
 800a182:	3710      	adds	r7, #16
 800a184:	46bd      	mov	sp, r7
 800a186:	bd80      	pop	{r7, pc}

0800a188 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a188:	b480      	push	{r7}
 800a18a:	b085      	sub	sp, #20
 800a18c:	af00      	add	r7, sp, #0
 800a18e:	6078      	str	r0, [r7, #4]
 800a190:	460b      	mov	r3, r1
 800a192:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800a194:	687b      	ldr	r3, [r7, #4]
 800a196:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800a19a:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800a19c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800a1a0:	2b00      	cmp	r3, #0
 800a1a2:	da0b      	bge.n	800a1bc <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800a1a4:	78fb      	ldrb	r3, [r7, #3]
 800a1a6:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800a1aa:	68f9      	ldr	r1, [r7, #12]
 800a1ac:	4613      	mov	r3, r2
 800a1ae:	00db      	lsls	r3, r3, #3
 800a1b0:	4413      	add	r3, r2
 800a1b2:	009b      	lsls	r3, r3, #2
 800a1b4:	440b      	add	r3, r1
 800a1b6:	333e      	adds	r3, #62	; 0x3e
 800a1b8:	781b      	ldrb	r3, [r3, #0]
 800a1ba:	e00b      	b.n	800a1d4 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800a1bc:	78fb      	ldrb	r3, [r7, #3]
 800a1be:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800a1c2:	68f9      	ldr	r1, [r7, #12]
 800a1c4:	4613      	mov	r3, r2
 800a1c6:	00db      	lsls	r3, r3, #3
 800a1c8:	4413      	add	r3, r2
 800a1ca:	009b      	lsls	r3, r3, #2
 800a1cc:	440b      	add	r3, r1
 800a1ce:	f203 237e 	addw	r3, r3, #638	; 0x27e
 800a1d2:	781b      	ldrb	r3, [r3, #0]
  }
}
 800a1d4:	4618      	mov	r0, r3
 800a1d6:	3714      	adds	r7, #20
 800a1d8:	46bd      	mov	sp, r7
 800a1da:	bc80      	pop	{r7}
 800a1dc:	4770      	bx	lr

0800a1de <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800a1de:	b580      	push	{r7, lr}
 800a1e0:	b084      	sub	sp, #16
 800a1e2:	af00      	add	r7, sp, #0
 800a1e4:	6078      	str	r0, [r7, #4]
 800a1e6:	460b      	mov	r3, r1
 800a1e8:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a1ea:	2300      	movs	r3, #0
 800a1ec:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a1ee:	2300      	movs	r3, #0
 800a1f0:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800a1f2:	687b      	ldr	r3, [r7, #4]
 800a1f4:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800a1f8:	78fa      	ldrb	r2, [r7, #3]
 800a1fa:	4611      	mov	r1, r2
 800a1fc:	4618      	mov	r0, r3
 800a1fe:	f7f9 fb13 	bl	8003828 <HAL_PCD_SetAddress>
 800a202:	4603      	mov	r3, r0
 800a204:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a206:	7bfb      	ldrb	r3, [r7, #15]
 800a208:	4618      	mov	r0, r3
 800a20a:	f000 f873 	bl	800a2f4 <USBD_Get_USB_Status>
 800a20e:	4603      	mov	r3, r0
 800a210:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a212:	7bbb      	ldrb	r3, [r7, #14]
}
 800a214:	4618      	mov	r0, r3
 800a216:	3710      	adds	r7, #16
 800a218:	46bd      	mov	sp, r7
 800a21a:	bd80      	pop	{r7, pc}

0800a21c <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800a21c:	b580      	push	{r7, lr}
 800a21e:	b086      	sub	sp, #24
 800a220:	af00      	add	r7, sp, #0
 800a222:	60f8      	str	r0, [r7, #12]
 800a224:	607a      	str	r2, [r7, #4]
 800a226:	603b      	str	r3, [r7, #0]
 800a228:	460b      	mov	r3, r1
 800a22a:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a22c:	2300      	movs	r3, #0
 800a22e:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a230:	2300      	movs	r3, #0
 800a232:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800a234:	68fb      	ldr	r3, [r7, #12]
 800a236:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 800a23a:	7af9      	ldrb	r1, [r7, #11]
 800a23c:	683b      	ldr	r3, [r7, #0]
 800a23e:	687a      	ldr	r2, [r7, #4]
 800a240:	f7f9 fc2b 	bl	8003a9a <HAL_PCD_EP_Transmit>
 800a244:	4603      	mov	r3, r0
 800a246:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a248:	7dfb      	ldrb	r3, [r7, #23]
 800a24a:	4618      	mov	r0, r3
 800a24c:	f000 f852 	bl	800a2f4 <USBD_Get_USB_Status>
 800a250:	4603      	mov	r3, r0
 800a252:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800a254:	7dbb      	ldrb	r3, [r7, #22]
}
 800a256:	4618      	mov	r0, r3
 800a258:	3718      	adds	r7, #24
 800a25a:	46bd      	mov	sp, r7
 800a25c:	bd80      	pop	{r7, pc}

0800a25e <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800a25e:	b580      	push	{r7, lr}
 800a260:	b086      	sub	sp, #24
 800a262:	af00      	add	r7, sp, #0
 800a264:	60f8      	str	r0, [r7, #12]
 800a266:	607a      	str	r2, [r7, #4]
 800a268:	603b      	str	r3, [r7, #0]
 800a26a:	460b      	mov	r3, r1
 800a26c:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a26e:	2300      	movs	r3, #0
 800a270:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a272:	2300      	movs	r3, #0
 800a274:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800a276:	68fb      	ldr	r3, [r7, #12]
 800a278:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 800a27c:	7af9      	ldrb	r1, [r7, #11]
 800a27e:	683b      	ldr	r3, [r7, #0]
 800a280:	687a      	ldr	r2, [r7, #4]
 800a282:	f7f9 fba8 	bl	80039d6 <HAL_PCD_EP_Receive>
 800a286:	4603      	mov	r3, r0
 800a288:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a28a:	7dfb      	ldrb	r3, [r7, #23]
 800a28c:	4618      	mov	r0, r3
 800a28e:	f000 f831 	bl	800a2f4 <USBD_Get_USB_Status>
 800a292:	4603      	mov	r3, r0
 800a294:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800a296:	7dbb      	ldrb	r3, [r7, #22]
}
 800a298:	4618      	mov	r0, r3
 800a29a:	3718      	adds	r7, #24
 800a29c:	46bd      	mov	sp, r7
 800a29e:	bd80      	pop	{r7, pc}

0800a2a0 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a2a0:	b580      	push	{r7, lr}
 800a2a2:	b082      	sub	sp, #8
 800a2a4:	af00      	add	r7, sp, #0
 800a2a6:	6078      	str	r0, [r7, #4]
 800a2a8:	460b      	mov	r3, r1
 800a2aa:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800a2ac:	687b      	ldr	r3, [r7, #4]
 800a2ae:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800a2b2:	78fa      	ldrb	r2, [r7, #3]
 800a2b4:	4611      	mov	r1, r2
 800a2b6:	4618      	mov	r0, r3
 800a2b8:	f7f9 fbd8 	bl	8003a6c <HAL_PCD_EP_GetRxCount>
 800a2bc:	4603      	mov	r3, r0
}
 800a2be:	4618      	mov	r0, r3
 800a2c0:	3708      	adds	r7, #8
 800a2c2:	46bd      	mov	sp, r7
 800a2c4:	bd80      	pop	{r7, pc}
	...

0800a2c8 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800a2c8:	b480      	push	{r7}
 800a2ca:	b083      	sub	sp, #12
 800a2cc:	af00      	add	r7, sp, #0
 800a2ce:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800a2d0:	4b02      	ldr	r3, [pc, #8]	; (800a2dc <USBD_static_malloc+0x14>)
}
 800a2d2:	4618      	mov	r0, r3
 800a2d4:	370c      	adds	r7, #12
 800a2d6:	46bd      	mov	sp, r7
 800a2d8:	bc80      	pop	{r7}
 800a2da:	4770      	bx	lr
 800a2dc:	20002508 	.word	0x20002508

0800a2e0 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800a2e0:	b480      	push	{r7}
 800a2e2:	b083      	sub	sp, #12
 800a2e4:	af00      	add	r7, sp, #0
 800a2e6:	6078      	str	r0, [r7, #4]

}
 800a2e8:	bf00      	nop
 800a2ea:	370c      	adds	r7, #12
 800a2ec:	46bd      	mov	sp, r7
 800a2ee:	bc80      	pop	{r7}
 800a2f0:	4770      	bx	lr
	...

0800a2f4 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800a2f4:	b480      	push	{r7}
 800a2f6:	b085      	sub	sp, #20
 800a2f8:	af00      	add	r7, sp, #0
 800a2fa:	4603      	mov	r3, r0
 800a2fc:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a2fe:	2300      	movs	r3, #0
 800a300:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800a302:	79fb      	ldrb	r3, [r7, #7]
 800a304:	2b03      	cmp	r3, #3
 800a306:	d817      	bhi.n	800a338 <USBD_Get_USB_Status+0x44>
 800a308:	a201      	add	r2, pc, #4	; (adr r2, 800a310 <USBD_Get_USB_Status+0x1c>)
 800a30a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a30e:	bf00      	nop
 800a310:	0800a321 	.word	0x0800a321
 800a314:	0800a327 	.word	0x0800a327
 800a318:	0800a32d 	.word	0x0800a32d
 800a31c:	0800a333 	.word	0x0800a333
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800a320:	2300      	movs	r3, #0
 800a322:	73fb      	strb	r3, [r7, #15]
    break;
 800a324:	e00b      	b.n	800a33e <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800a326:	2303      	movs	r3, #3
 800a328:	73fb      	strb	r3, [r7, #15]
    break;
 800a32a:	e008      	b.n	800a33e <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800a32c:	2301      	movs	r3, #1
 800a32e:	73fb      	strb	r3, [r7, #15]
    break;
 800a330:	e005      	b.n	800a33e <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800a332:	2303      	movs	r3, #3
 800a334:	73fb      	strb	r3, [r7, #15]
    break;
 800a336:	e002      	b.n	800a33e <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800a338:	2303      	movs	r3, #3
 800a33a:	73fb      	strb	r3, [r7, #15]
    break;
 800a33c:	bf00      	nop
  }
  return usb_status;
 800a33e:	7bfb      	ldrb	r3, [r7, #15]
}
 800a340:	4618      	mov	r0, r3
 800a342:	3714      	adds	r7, #20
 800a344:	46bd      	mov	sp, r7
 800a346:	bc80      	pop	{r7}
 800a348:	4770      	bx	lr
 800a34a:	bf00      	nop

0800a34c <main>:




int main(void)
{
 800a34c:	b580      	push	{r7, lr}
 800a34e:	b082      	sub	sp, #8
 800a350:	af00      	add	r7, sp, #0
  int ret = 0;
 800a352:	2300      	movs	r3, #0
 800a354:	607b      	str	r3, [r7, #4]


  hwInit();
 800a356:	f7f7 fb76 	bl	8001a46 <hwInit>
  apInit();
 800a35a:	f7f6 f90b 	bl	8000574 <apInit>

  apMain();
 800a35e:	f7f6 f939 	bl	80005d4 <apMain>


  return ret;
 800a362:	687b      	ldr	r3, [r7, #4]
}
 800a364:	4618      	mov	r0, r3
 800a366:	3708      	adds	r7, #8
 800a368:	46bd      	mov	sp, r7
 800a36a:	bd80      	pop	{r7, pc}

0800a36c <__errno>:
 800a36c:	4b01      	ldr	r3, [pc, #4]	; (800a374 <__errno+0x8>)
 800a36e:	6818      	ldr	r0, [r3, #0]
 800a370:	4770      	bx	lr
 800a372:	bf00      	nop
 800a374:	20000148 	.word	0x20000148

0800a378 <__libc_init_array>:
 800a378:	b570      	push	{r4, r5, r6, lr}
 800a37a:	4d0d      	ldr	r5, [pc, #52]	; (800a3b0 <__libc_init_array+0x38>)
 800a37c:	4c0d      	ldr	r4, [pc, #52]	; (800a3b4 <__libc_init_array+0x3c>)
 800a37e:	1b64      	subs	r4, r4, r5
 800a380:	10a4      	asrs	r4, r4, #2
 800a382:	2600      	movs	r6, #0
 800a384:	42a6      	cmp	r6, r4
 800a386:	d109      	bne.n	800a39c <__libc_init_array+0x24>
 800a388:	4d0b      	ldr	r5, [pc, #44]	; (800a3b8 <__libc_init_array+0x40>)
 800a38a:	4c0c      	ldr	r4, [pc, #48]	; (800a3bc <__libc_init_array+0x44>)
 800a38c:	f000 fca6 	bl	800acdc <_init>
 800a390:	1b64      	subs	r4, r4, r5
 800a392:	10a4      	asrs	r4, r4, #2
 800a394:	2600      	movs	r6, #0
 800a396:	42a6      	cmp	r6, r4
 800a398:	d105      	bne.n	800a3a6 <__libc_init_array+0x2e>
 800a39a:	bd70      	pop	{r4, r5, r6, pc}
 800a39c:	f855 3b04 	ldr.w	r3, [r5], #4
 800a3a0:	4798      	blx	r3
 800a3a2:	3601      	adds	r6, #1
 800a3a4:	e7ee      	b.n	800a384 <__libc_init_array+0xc>
 800a3a6:	f855 3b04 	ldr.w	r3, [r5], #4
 800a3aa:	4798      	blx	r3
 800a3ac:	3601      	adds	r6, #1
 800a3ae:	e7f2      	b.n	800a396 <__libc_init_array+0x1e>
 800a3b0:	0800ae64 	.word	0x0800ae64
 800a3b4:	0800ae64 	.word	0x0800ae64
 800a3b8:	0800ae64 	.word	0x0800ae64
 800a3bc:	0800ae68 	.word	0x0800ae68

0800a3c0 <memset>:
 800a3c0:	4402      	add	r2, r0
 800a3c2:	4603      	mov	r3, r0
 800a3c4:	4293      	cmp	r3, r2
 800a3c6:	d100      	bne.n	800a3ca <memset+0xa>
 800a3c8:	4770      	bx	lr
 800a3ca:	f803 1b01 	strb.w	r1, [r3], #1
 800a3ce:	e7f9      	b.n	800a3c4 <memset+0x4>

0800a3d0 <_vsniprintf_r>:
 800a3d0:	b530      	push	{r4, r5, lr}
 800a3d2:	4614      	mov	r4, r2
 800a3d4:	2c00      	cmp	r4, #0
 800a3d6:	b09b      	sub	sp, #108	; 0x6c
 800a3d8:	4605      	mov	r5, r0
 800a3da:	461a      	mov	r2, r3
 800a3dc:	da05      	bge.n	800a3ea <_vsniprintf_r+0x1a>
 800a3de:	238b      	movs	r3, #139	; 0x8b
 800a3e0:	6003      	str	r3, [r0, #0]
 800a3e2:	f04f 30ff 	mov.w	r0, #4294967295
 800a3e6:	b01b      	add	sp, #108	; 0x6c
 800a3e8:	bd30      	pop	{r4, r5, pc}
 800a3ea:	f44f 7302 	mov.w	r3, #520	; 0x208
 800a3ee:	f8ad 300c 	strh.w	r3, [sp, #12]
 800a3f2:	bf14      	ite	ne
 800a3f4:	f104 33ff 	addne.w	r3, r4, #4294967295
 800a3f8:	4623      	moveq	r3, r4
 800a3fa:	9302      	str	r3, [sp, #8]
 800a3fc:	9305      	str	r3, [sp, #20]
 800a3fe:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800a402:	9100      	str	r1, [sp, #0]
 800a404:	9104      	str	r1, [sp, #16]
 800a406:	f8ad 300e 	strh.w	r3, [sp, #14]
 800a40a:	4669      	mov	r1, sp
 800a40c:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800a40e:	f000 f875 	bl	800a4fc <_svfiprintf_r>
 800a412:	1c43      	adds	r3, r0, #1
 800a414:	bfbc      	itt	lt
 800a416:	238b      	movlt	r3, #139	; 0x8b
 800a418:	602b      	strlt	r3, [r5, #0]
 800a41a:	2c00      	cmp	r4, #0
 800a41c:	d0e3      	beq.n	800a3e6 <_vsniprintf_r+0x16>
 800a41e:	9b00      	ldr	r3, [sp, #0]
 800a420:	2200      	movs	r2, #0
 800a422:	701a      	strb	r2, [r3, #0]
 800a424:	e7df      	b.n	800a3e6 <_vsniprintf_r+0x16>
	...

0800a428 <vsniprintf>:
 800a428:	b507      	push	{r0, r1, r2, lr}
 800a42a:	9300      	str	r3, [sp, #0]
 800a42c:	4613      	mov	r3, r2
 800a42e:	460a      	mov	r2, r1
 800a430:	4601      	mov	r1, r0
 800a432:	4803      	ldr	r0, [pc, #12]	; (800a440 <vsniprintf+0x18>)
 800a434:	6800      	ldr	r0, [r0, #0]
 800a436:	f7ff ffcb 	bl	800a3d0 <_vsniprintf_r>
 800a43a:	b003      	add	sp, #12
 800a43c:	f85d fb04 	ldr.w	pc, [sp], #4
 800a440:	20000148 	.word	0x20000148

0800a444 <__ssputs_r>:
 800a444:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a448:	688e      	ldr	r6, [r1, #8]
 800a44a:	429e      	cmp	r6, r3
 800a44c:	4682      	mov	sl, r0
 800a44e:	460c      	mov	r4, r1
 800a450:	4690      	mov	r8, r2
 800a452:	461f      	mov	r7, r3
 800a454:	d838      	bhi.n	800a4c8 <__ssputs_r+0x84>
 800a456:	898a      	ldrh	r2, [r1, #12]
 800a458:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800a45c:	d032      	beq.n	800a4c4 <__ssputs_r+0x80>
 800a45e:	6825      	ldr	r5, [r4, #0]
 800a460:	6909      	ldr	r1, [r1, #16]
 800a462:	eba5 0901 	sub.w	r9, r5, r1
 800a466:	6965      	ldr	r5, [r4, #20]
 800a468:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a46c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800a470:	3301      	adds	r3, #1
 800a472:	444b      	add	r3, r9
 800a474:	106d      	asrs	r5, r5, #1
 800a476:	429d      	cmp	r5, r3
 800a478:	bf38      	it	cc
 800a47a:	461d      	movcc	r5, r3
 800a47c:	0553      	lsls	r3, r2, #21
 800a47e:	d531      	bpl.n	800a4e4 <__ssputs_r+0xa0>
 800a480:	4629      	mov	r1, r5
 800a482:	f000 fb61 	bl	800ab48 <_malloc_r>
 800a486:	4606      	mov	r6, r0
 800a488:	b950      	cbnz	r0, 800a4a0 <__ssputs_r+0x5c>
 800a48a:	230c      	movs	r3, #12
 800a48c:	f8ca 3000 	str.w	r3, [sl]
 800a490:	89a3      	ldrh	r3, [r4, #12]
 800a492:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a496:	81a3      	strh	r3, [r4, #12]
 800a498:	f04f 30ff 	mov.w	r0, #4294967295
 800a49c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a4a0:	6921      	ldr	r1, [r4, #16]
 800a4a2:	464a      	mov	r2, r9
 800a4a4:	f000 fabe 	bl	800aa24 <memcpy>
 800a4a8:	89a3      	ldrh	r3, [r4, #12]
 800a4aa:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800a4ae:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a4b2:	81a3      	strh	r3, [r4, #12]
 800a4b4:	6126      	str	r6, [r4, #16]
 800a4b6:	6165      	str	r5, [r4, #20]
 800a4b8:	444e      	add	r6, r9
 800a4ba:	eba5 0509 	sub.w	r5, r5, r9
 800a4be:	6026      	str	r6, [r4, #0]
 800a4c0:	60a5      	str	r5, [r4, #8]
 800a4c2:	463e      	mov	r6, r7
 800a4c4:	42be      	cmp	r6, r7
 800a4c6:	d900      	bls.n	800a4ca <__ssputs_r+0x86>
 800a4c8:	463e      	mov	r6, r7
 800a4ca:	6820      	ldr	r0, [r4, #0]
 800a4cc:	4632      	mov	r2, r6
 800a4ce:	4641      	mov	r1, r8
 800a4d0:	f000 fab6 	bl	800aa40 <memmove>
 800a4d4:	68a3      	ldr	r3, [r4, #8]
 800a4d6:	1b9b      	subs	r3, r3, r6
 800a4d8:	60a3      	str	r3, [r4, #8]
 800a4da:	6823      	ldr	r3, [r4, #0]
 800a4dc:	4433      	add	r3, r6
 800a4de:	6023      	str	r3, [r4, #0]
 800a4e0:	2000      	movs	r0, #0
 800a4e2:	e7db      	b.n	800a49c <__ssputs_r+0x58>
 800a4e4:	462a      	mov	r2, r5
 800a4e6:	f000 fba3 	bl	800ac30 <_realloc_r>
 800a4ea:	4606      	mov	r6, r0
 800a4ec:	2800      	cmp	r0, #0
 800a4ee:	d1e1      	bne.n	800a4b4 <__ssputs_r+0x70>
 800a4f0:	6921      	ldr	r1, [r4, #16]
 800a4f2:	4650      	mov	r0, sl
 800a4f4:	f000 fabe 	bl	800aa74 <_free_r>
 800a4f8:	e7c7      	b.n	800a48a <__ssputs_r+0x46>
	...

0800a4fc <_svfiprintf_r>:
 800a4fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a500:	4698      	mov	r8, r3
 800a502:	898b      	ldrh	r3, [r1, #12]
 800a504:	061b      	lsls	r3, r3, #24
 800a506:	b09d      	sub	sp, #116	; 0x74
 800a508:	4607      	mov	r7, r0
 800a50a:	460d      	mov	r5, r1
 800a50c:	4614      	mov	r4, r2
 800a50e:	d50e      	bpl.n	800a52e <_svfiprintf_r+0x32>
 800a510:	690b      	ldr	r3, [r1, #16]
 800a512:	b963      	cbnz	r3, 800a52e <_svfiprintf_r+0x32>
 800a514:	2140      	movs	r1, #64	; 0x40
 800a516:	f000 fb17 	bl	800ab48 <_malloc_r>
 800a51a:	6028      	str	r0, [r5, #0]
 800a51c:	6128      	str	r0, [r5, #16]
 800a51e:	b920      	cbnz	r0, 800a52a <_svfiprintf_r+0x2e>
 800a520:	230c      	movs	r3, #12
 800a522:	603b      	str	r3, [r7, #0]
 800a524:	f04f 30ff 	mov.w	r0, #4294967295
 800a528:	e0d1      	b.n	800a6ce <_svfiprintf_r+0x1d2>
 800a52a:	2340      	movs	r3, #64	; 0x40
 800a52c:	616b      	str	r3, [r5, #20]
 800a52e:	2300      	movs	r3, #0
 800a530:	9309      	str	r3, [sp, #36]	; 0x24
 800a532:	2320      	movs	r3, #32
 800a534:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a538:	f8cd 800c 	str.w	r8, [sp, #12]
 800a53c:	2330      	movs	r3, #48	; 0x30
 800a53e:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800a6e8 <_svfiprintf_r+0x1ec>
 800a542:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a546:	f04f 0901 	mov.w	r9, #1
 800a54a:	4623      	mov	r3, r4
 800a54c:	469a      	mov	sl, r3
 800a54e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a552:	b10a      	cbz	r2, 800a558 <_svfiprintf_r+0x5c>
 800a554:	2a25      	cmp	r2, #37	; 0x25
 800a556:	d1f9      	bne.n	800a54c <_svfiprintf_r+0x50>
 800a558:	ebba 0b04 	subs.w	fp, sl, r4
 800a55c:	d00b      	beq.n	800a576 <_svfiprintf_r+0x7a>
 800a55e:	465b      	mov	r3, fp
 800a560:	4622      	mov	r2, r4
 800a562:	4629      	mov	r1, r5
 800a564:	4638      	mov	r0, r7
 800a566:	f7ff ff6d 	bl	800a444 <__ssputs_r>
 800a56a:	3001      	adds	r0, #1
 800a56c:	f000 80aa 	beq.w	800a6c4 <_svfiprintf_r+0x1c8>
 800a570:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a572:	445a      	add	r2, fp
 800a574:	9209      	str	r2, [sp, #36]	; 0x24
 800a576:	f89a 3000 	ldrb.w	r3, [sl]
 800a57a:	2b00      	cmp	r3, #0
 800a57c:	f000 80a2 	beq.w	800a6c4 <_svfiprintf_r+0x1c8>
 800a580:	2300      	movs	r3, #0
 800a582:	f04f 32ff 	mov.w	r2, #4294967295
 800a586:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a58a:	f10a 0a01 	add.w	sl, sl, #1
 800a58e:	9304      	str	r3, [sp, #16]
 800a590:	9307      	str	r3, [sp, #28]
 800a592:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a596:	931a      	str	r3, [sp, #104]	; 0x68
 800a598:	4654      	mov	r4, sl
 800a59a:	2205      	movs	r2, #5
 800a59c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a5a0:	4851      	ldr	r0, [pc, #324]	; (800a6e8 <_svfiprintf_r+0x1ec>)
 800a5a2:	f7f5 fe15 	bl	80001d0 <memchr>
 800a5a6:	9a04      	ldr	r2, [sp, #16]
 800a5a8:	b9d8      	cbnz	r0, 800a5e2 <_svfiprintf_r+0xe6>
 800a5aa:	06d0      	lsls	r0, r2, #27
 800a5ac:	bf44      	itt	mi
 800a5ae:	2320      	movmi	r3, #32
 800a5b0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a5b4:	0711      	lsls	r1, r2, #28
 800a5b6:	bf44      	itt	mi
 800a5b8:	232b      	movmi	r3, #43	; 0x2b
 800a5ba:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a5be:	f89a 3000 	ldrb.w	r3, [sl]
 800a5c2:	2b2a      	cmp	r3, #42	; 0x2a
 800a5c4:	d015      	beq.n	800a5f2 <_svfiprintf_r+0xf6>
 800a5c6:	9a07      	ldr	r2, [sp, #28]
 800a5c8:	4654      	mov	r4, sl
 800a5ca:	2000      	movs	r0, #0
 800a5cc:	f04f 0c0a 	mov.w	ip, #10
 800a5d0:	4621      	mov	r1, r4
 800a5d2:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a5d6:	3b30      	subs	r3, #48	; 0x30
 800a5d8:	2b09      	cmp	r3, #9
 800a5da:	d94e      	bls.n	800a67a <_svfiprintf_r+0x17e>
 800a5dc:	b1b0      	cbz	r0, 800a60c <_svfiprintf_r+0x110>
 800a5de:	9207      	str	r2, [sp, #28]
 800a5e0:	e014      	b.n	800a60c <_svfiprintf_r+0x110>
 800a5e2:	eba0 0308 	sub.w	r3, r0, r8
 800a5e6:	fa09 f303 	lsl.w	r3, r9, r3
 800a5ea:	4313      	orrs	r3, r2
 800a5ec:	9304      	str	r3, [sp, #16]
 800a5ee:	46a2      	mov	sl, r4
 800a5f0:	e7d2      	b.n	800a598 <_svfiprintf_r+0x9c>
 800a5f2:	9b03      	ldr	r3, [sp, #12]
 800a5f4:	1d19      	adds	r1, r3, #4
 800a5f6:	681b      	ldr	r3, [r3, #0]
 800a5f8:	9103      	str	r1, [sp, #12]
 800a5fa:	2b00      	cmp	r3, #0
 800a5fc:	bfbb      	ittet	lt
 800a5fe:	425b      	neglt	r3, r3
 800a600:	f042 0202 	orrlt.w	r2, r2, #2
 800a604:	9307      	strge	r3, [sp, #28]
 800a606:	9307      	strlt	r3, [sp, #28]
 800a608:	bfb8      	it	lt
 800a60a:	9204      	strlt	r2, [sp, #16]
 800a60c:	7823      	ldrb	r3, [r4, #0]
 800a60e:	2b2e      	cmp	r3, #46	; 0x2e
 800a610:	d10c      	bne.n	800a62c <_svfiprintf_r+0x130>
 800a612:	7863      	ldrb	r3, [r4, #1]
 800a614:	2b2a      	cmp	r3, #42	; 0x2a
 800a616:	d135      	bne.n	800a684 <_svfiprintf_r+0x188>
 800a618:	9b03      	ldr	r3, [sp, #12]
 800a61a:	1d1a      	adds	r2, r3, #4
 800a61c:	681b      	ldr	r3, [r3, #0]
 800a61e:	9203      	str	r2, [sp, #12]
 800a620:	2b00      	cmp	r3, #0
 800a622:	bfb8      	it	lt
 800a624:	f04f 33ff 	movlt.w	r3, #4294967295
 800a628:	3402      	adds	r4, #2
 800a62a:	9305      	str	r3, [sp, #20]
 800a62c:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 800a6ec <_svfiprintf_r+0x1f0>
 800a630:	7821      	ldrb	r1, [r4, #0]
 800a632:	2203      	movs	r2, #3
 800a634:	4650      	mov	r0, sl
 800a636:	f7f5 fdcb 	bl	80001d0 <memchr>
 800a63a:	b140      	cbz	r0, 800a64e <_svfiprintf_r+0x152>
 800a63c:	2340      	movs	r3, #64	; 0x40
 800a63e:	eba0 000a 	sub.w	r0, r0, sl
 800a642:	fa03 f000 	lsl.w	r0, r3, r0
 800a646:	9b04      	ldr	r3, [sp, #16]
 800a648:	4303      	orrs	r3, r0
 800a64a:	3401      	adds	r4, #1
 800a64c:	9304      	str	r3, [sp, #16]
 800a64e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a652:	4827      	ldr	r0, [pc, #156]	; (800a6f0 <_svfiprintf_r+0x1f4>)
 800a654:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a658:	2206      	movs	r2, #6
 800a65a:	f7f5 fdb9 	bl	80001d0 <memchr>
 800a65e:	2800      	cmp	r0, #0
 800a660:	d038      	beq.n	800a6d4 <_svfiprintf_r+0x1d8>
 800a662:	4b24      	ldr	r3, [pc, #144]	; (800a6f4 <_svfiprintf_r+0x1f8>)
 800a664:	bb1b      	cbnz	r3, 800a6ae <_svfiprintf_r+0x1b2>
 800a666:	9b03      	ldr	r3, [sp, #12]
 800a668:	3307      	adds	r3, #7
 800a66a:	f023 0307 	bic.w	r3, r3, #7
 800a66e:	3308      	adds	r3, #8
 800a670:	9303      	str	r3, [sp, #12]
 800a672:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a674:	4433      	add	r3, r6
 800a676:	9309      	str	r3, [sp, #36]	; 0x24
 800a678:	e767      	b.n	800a54a <_svfiprintf_r+0x4e>
 800a67a:	fb0c 3202 	mla	r2, ip, r2, r3
 800a67e:	460c      	mov	r4, r1
 800a680:	2001      	movs	r0, #1
 800a682:	e7a5      	b.n	800a5d0 <_svfiprintf_r+0xd4>
 800a684:	2300      	movs	r3, #0
 800a686:	3401      	adds	r4, #1
 800a688:	9305      	str	r3, [sp, #20]
 800a68a:	4619      	mov	r1, r3
 800a68c:	f04f 0c0a 	mov.w	ip, #10
 800a690:	4620      	mov	r0, r4
 800a692:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a696:	3a30      	subs	r2, #48	; 0x30
 800a698:	2a09      	cmp	r2, #9
 800a69a:	d903      	bls.n	800a6a4 <_svfiprintf_r+0x1a8>
 800a69c:	2b00      	cmp	r3, #0
 800a69e:	d0c5      	beq.n	800a62c <_svfiprintf_r+0x130>
 800a6a0:	9105      	str	r1, [sp, #20]
 800a6a2:	e7c3      	b.n	800a62c <_svfiprintf_r+0x130>
 800a6a4:	fb0c 2101 	mla	r1, ip, r1, r2
 800a6a8:	4604      	mov	r4, r0
 800a6aa:	2301      	movs	r3, #1
 800a6ac:	e7f0      	b.n	800a690 <_svfiprintf_r+0x194>
 800a6ae:	ab03      	add	r3, sp, #12
 800a6b0:	9300      	str	r3, [sp, #0]
 800a6b2:	462a      	mov	r2, r5
 800a6b4:	4b10      	ldr	r3, [pc, #64]	; (800a6f8 <_svfiprintf_r+0x1fc>)
 800a6b6:	a904      	add	r1, sp, #16
 800a6b8:	4638      	mov	r0, r7
 800a6ba:	f3af 8000 	nop.w
 800a6be:	1c42      	adds	r2, r0, #1
 800a6c0:	4606      	mov	r6, r0
 800a6c2:	d1d6      	bne.n	800a672 <_svfiprintf_r+0x176>
 800a6c4:	89ab      	ldrh	r3, [r5, #12]
 800a6c6:	065b      	lsls	r3, r3, #25
 800a6c8:	f53f af2c 	bmi.w	800a524 <_svfiprintf_r+0x28>
 800a6cc:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a6ce:	b01d      	add	sp, #116	; 0x74
 800a6d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a6d4:	ab03      	add	r3, sp, #12
 800a6d6:	9300      	str	r3, [sp, #0]
 800a6d8:	462a      	mov	r2, r5
 800a6da:	4b07      	ldr	r3, [pc, #28]	; (800a6f8 <_svfiprintf_r+0x1fc>)
 800a6dc:	a904      	add	r1, sp, #16
 800a6de:	4638      	mov	r0, r7
 800a6e0:	f000 f87a 	bl	800a7d8 <_printf_i>
 800a6e4:	e7eb      	b.n	800a6be <_svfiprintf_r+0x1c2>
 800a6e6:	bf00      	nop
 800a6e8:	0800ae28 	.word	0x0800ae28
 800a6ec:	0800ae2e 	.word	0x0800ae2e
 800a6f0:	0800ae32 	.word	0x0800ae32
 800a6f4:	00000000 	.word	0x00000000
 800a6f8:	0800a445 	.word	0x0800a445

0800a6fc <_printf_common>:
 800a6fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a700:	4616      	mov	r6, r2
 800a702:	4699      	mov	r9, r3
 800a704:	688a      	ldr	r2, [r1, #8]
 800a706:	690b      	ldr	r3, [r1, #16]
 800a708:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800a70c:	4293      	cmp	r3, r2
 800a70e:	bfb8      	it	lt
 800a710:	4613      	movlt	r3, r2
 800a712:	6033      	str	r3, [r6, #0]
 800a714:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800a718:	4607      	mov	r7, r0
 800a71a:	460c      	mov	r4, r1
 800a71c:	b10a      	cbz	r2, 800a722 <_printf_common+0x26>
 800a71e:	3301      	adds	r3, #1
 800a720:	6033      	str	r3, [r6, #0]
 800a722:	6823      	ldr	r3, [r4, #0]
 800a724:	0699      	lsls	r1, r3, #26
 800a726:	bf42      	ittt	mi
 800a728:	6833      	ldrmi	r3, [r6, #0]
 800a72a:	3302      	addmi	r3, #2
 800a72c:	6033      	strmi	r3, [r6, #0]
 800a72e:	6825      	ldr	r5, [r4, #0]
 800a730:	f015 0506 	ands.w	r5, r5, #6
 800a734:	d106      	bne.n	800a744 <_printf_common+0x48>
 800a736:	f104 0a19 	add.w	sl, r4, #25
 800a73a:	68e3      	ldr	r3, [r4, #12]
 800a73c:	6832      	ldr	r2, [r6, #0]
 800a73e:	1a9b      	subs	r3, r3, r2
 800a740:	42ab      	cmp	r3, r5
 800a742:	dc26      	bgt.n	800a792 <_printf_common+0x96>
 800a744:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800a748:	1e13      	subs	r3, r2, #0
 800a74a:	6822      	ldr	r2, [r4, #0]
 800a74c:	bf18      	it	ne
 800a74e:	2301      	movne	r3, #1
 800a750:	0692      	lsls	r2, r2, #26
 800a752:	d42b      	bmi.n	800a7ac <_printf_common+0xb0>
 800a754:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800a758:	4649      	mov	r1, r9
 800a75a:	4638      	mov	r0, r7
 800a75c:	47c0      	blx	r8
 800a75e:	3001      	adds	r0, #1
 800a760:	d01e      	beq.n	800a7a0 <_printf_common+0xa4>
 800a762:	6823      	ldr	r3, [r4, #0]
 800a764:	68e5      	ldr	r5, [r4, #12]
 800a766:	6832      	ldr	r2, [r6, #0]
 800a768:	f003 0306 	and.w	r3, r3, #6
 800a76c:	2b04      	cmp	r3, #4
 800a76e:	bf08      	it	eq
 800a770:	1aad      	subeq	r5, r5, r2
 800a772:	68a3      	ldr	r3, [r4, #8]
 800a774:	6922      	ldr	r2, [r4, #16]
 800a776:	bf0c      	ite	eq
 800a778:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a77c:	2500      	movne	r5, #0
 800a77e:	4293      	cmp	r3, r2
 800a780:	bfc4      	itt	gt
 800a782:	1a9b      	subgt	r3, r3, r2
 800a784:	18ed      	addgt	r5, r5, r3
 800a786:	2600      	movs	r6, #0
 800a788:	341a      	adds	r4, #26
 800a78a:	42b5      	cmp	r5, r6
 800a78c:	d11a      	bne.n	800a7c4 <_printf_common+0xc8>
 800a78e:	2000      	movs	r0, #0
 800a790:	e008      	b.n	800a7a4 <_printf_common+0xa8>
 800a792:	2301      	movs	r3, #1
 800a794:	4652      	mov	r2, sl
 800a796:	4649      	mov	r1, r9
 800a798:	4638      	mov	r0, r7
 800a79a:	47c0      	blx	r8
 800a79c:	3001      	adds	r0, #1
 800a79e:	d103      	bne.n	800a7a8 <_printf_common+0xac>
 800a7a0:	f04f 30ff 	mov.w	r0, #4294967295
 800a7a4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a7a8:	3501      	adds	r5, #1
 800a7aa:	e7c6      	b.n	800a73a <_printf_common+0x3e>
 800a7ac:	18e1      	adds	r1, r4, r3
 800a7ae:	1c5a      	adds	r2, r3, #1
 800a7b0:	2030      	movs	r0, #48	; 0x30
 800a7b2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800a7b6:	4422      	add	r2, r4
 800a7b8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800a7bc:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800a7c0:	3302      	adds	r3, #2
 800a7c2:	e7c7      	b.n	800a754 <_printf_common+0x58>
 800a7c4:	2301      	movs	r3, #1
 800a7c6:	4622      	mov	r2, r4
 800a7c8:	4649      	mov	r1, r9
 800a7ca:	4638      	mov	r0, r7
 800a7cc:	47c0      	blx	r8
 800a7ce:	3001      	adds	r0, #1
 800a7d0:	d0e6      	beq.n	800a7a0 <_printf_common+0xa4>
 800a7d2:	3601      	adds	r6, #1
 800a7d4:	e7d9      	b.n	800a78a <_printf_common+0x8e>
	...

0800a7d8 <_printf_i>:
 800a7d8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a7dc:	7e0f      	ldrb	r7, [r1, #24]
 800a7de:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800a7e0:	2f78      	cmp	r7, #120	; 0x78
 800a7e2:	4691      	mov	r9, r2
 800a7e4:	4680      	mov	r8, r0
 800a7e6:	460c      	mov	r4, r1
 800a7e8:	469a      	mov	sl, r3
 800a7ea:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800a7ee:	d807      	bhi.n	800a800 <_printf_i+0x28>
 800a7f0:	2f62      	cmp	r7, #98	; 0x62
 800a7f2:	d80a      	bhi.n	800a80a <_printf_i+0x32>
 800a7f4:	2f00      	cmp	r7, #0
 800a7f6:	f000 80d8 	beq.w	800a9aa <_printf_i+0x1d2>
 800a7fa:	2f58      	cmp	r7, #88	; 0x58
 800a7fc:	f000 80a3 	beq.w	800a946 <_printf_i+0x16e>
 800a800:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a804:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800a808:	e03a      	b.n	800a880 <_printf_i+0xa8>
 800a80a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800a80e:	2b15      	cmp	r3, #21
 800a810:	d8f6      	bhi.n	800a800 <_printf_i+0x28>
 800a812:	a101      	add	r1, pc, #4	; (adr r1, 800a818 <_printf_i+0x40>)
 800a814:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800a818:	0800a871 	.word	0x0800a871
 800a81c:	0800a885 	.word	0x0800a885
 800a820:	0800a801 	.word	0x0800a801
 800a824:	0800a801 	.word	0x0800a801
 800a828:	0800a801 	.word	0x0800a801
 800a82c:	0800a801 	.word	0x0800a801
 800a830:	0800a885 	.word	0x0800a885
 800a834:	0800a801 	.word	0x0800a801
 800a838:	0800a801 	.word	0x0800a801
 800a83c:	0800a801 	.word	0x0800a801
 800a840:	0800a801 	.word	0x0800a801
 800a844:	0800a991 	.word	0x0800a991
 800a848:	0800a8b5 	.word	0x0800a8b5
 800a84c:	0800a973 	.word	0x0800a973
 800a850:	0800a801 	.word	0x0800a801
 800a854:	0800a801 	.word	0x0800a801
 800a858:	0800a9b3 	.word	0x0800a9b3
 800a85c:	0800a801 	.word	0x0800a801
 800a860:	0800a8b5 	.word	0x0800a8b5
 800a864:	0800a801 	.word	0x0800a801
 800a868:	0800a801 	.word	0x0800a801
 800a86c:	0800a97b 	.word	0x0800a97b
 800a870:	682b      	ldr	r3, [r5, #0]
 800a872:	1d1a      	adds	r2, r3, #4
 800a874:	681b      	ldr	r3, [r3, #0]
 800a876:	602a      	str	r2, [r5, #0]
 800a878:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a87c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800a880:	2301      	movs	r3, #1
 800a882:	e0a3      	b.n	800a9cc <_printf_i+0x1f4>
 800a884:	6820      	ldr	r0, [r4, #0]
 800a886:	6829      	ldr	r1, [r5, #0]
 800a888:	0606      	lsls	r6, r0, #24
 800a88a:	f101 0304 	add.w	r3, r1, #4
 800a88e:	d50a      	bpl.n	800a8a6 <_printf_i+0xce>
 800a890:	680e      	ldr	r6, [r1, #0]
 800a892:	602b      	str	r3, [r5, #0]
 800a894:	2e00      	cmp	r6, #0
 800a896:	da03      	bge.n	800a8a0 <_printf_i+0xc8>
 800a898:	232d      	movs	r3, #45	; 0x2d
 800a89a:	4276      	negs	r6, r6
 800a89c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a8a0:	485e      	ldr	r0, [pc, #376]	; (800aa1c <_printf_i+0x244>)
 800a8a2:	230a      	movs	r3, #10
 800a8a4:	e019      	b.n	800a8da <_printf_i+0x102>
 800a8a6:	680e      	ldr	r6, [r1, #0]
 800a8a8:	602b      	str	r3, [r5, #0]
 800a8aa:	f010 0f40 	tst.w	r0, #64	; 0x40
 800a8ae:	bf18      	it	ne
 800a8b0:	b236      	sxthne	r6, r6
 800a8b2:	e7ef      	b.n	800a894 <_printf_i+0xbc>
 800a8b4:	682b      	ldr	r3, [r5, #0]
 800a8b6:	6820      	ldr	r0, [r4, #0]
 800a8b8:	1d19      	adds	r1, r3, #4
 800a8ba:	6029      	str	r1, [r5, #0]
 800a8bc:	0601      	lsls	r1, r0, #24
 800a8be:	d501      	bpl.n	800a8c4 <_printf_i+0xec>
 800a8c0:	681e      	ldr	r6, [r3, #0]
 800a8c2:	e002      	b.n	800a8ca <_printf_i+0xf2>
 800a8c4:	0646      	lsls	r6, r0, #25
 800a8c6:	d5fb      	bpl.n	800a8c0 <_printf_i+0xe8>
 800a8c8:	881e      	ldrh	r6, [r3, #0]
 800a8ca:	4854      	ldr	r0, [pc, #336]	; (800aa1c <_printf_i+0x244>)
 800a8cc:	2f6f      	cmp	r7, #111	; 0x6f
 800a8ce:	bf0c      	ite	eq
 800a8d0:	2308      	moveq	r3, #8
 800a8d2:	230a      	movne	r3, #10
 800a8d4:	2100      	movs	r1, #0
 800a8d6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800a8da:	6865      	ldr	r5, [r4, #4]
 800a8dc:	60a5      	str	r5, [r4, #8]
 800a8de:	2d00      	cmp	r5, #0
 800a8e0:	bfa2      	ittt	ge
 800a8e2:	6821      	ldrge	r1, [r4, #0]
 800a8e4:	f021 0104 	bicge.w	r1, r1, #4
 800a8e8:	6021      	strge	r1, [r4, #0]
 800a8ea:	b90e      	cbnz	r6, 800a8f0 <_printf_i+0x118>
 800a8ec:	2d00      	cmp	r5, #0
 800a8ee:	d04d      	beq.n	800a98c <_printf_i+0x1b4>
 800a8f0:	4615      	mov	r5, r2
 800a8f2:	fbb6 f1f3 	udiv	r1, r6, r3
 800a8f6:	fb03 6711 	mls	r7, r3, r1, r6
 800a8fa:	5dc7      	ldrb	r7, [r0, r7]
 800a8fc:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800a900:	4637      	mov	r7, r6
 800a902:	42bb      	cmp	r3, r7
 800a904:	460e      	mov	r6, r1
 800a906:	d9f4      	bls.n	800a8f2 <_printf_i+0x11a>
 800a908:	2b08      	cmp	r3, #8
 800a90a:	d10b      	bne.n	800a924 <_printf_i+0x14c>
 800a90c:	6823      	ldr	r3, [r4, #0]
 800a90e:	07de      	lsls	r6, r3, #31
 800a910:	d508      	bpl.n	800a924 <_printf_i+0x14c>
 800a912:	6923      	ldr	r3, [r4, #16]
 800a914:	6861      	ldr	r1, [r4, #4]
 800a916:	4299      	cmp	r1, r3
 800a918:	bfde      	ittt	le
 800a91a:	2330      	movle	r3, #48	; 0x30
 800a91c:	f805 3c01 	strble.w	r3, [r5, #-1]
 800a920:	f105 35ff 	addle.w	r5, r5, #4294967295
 800a924:	1b52      	subs	r2, r2, r5
 800a926:	6122      	str	r2, [r4, #16]
 800a928:	f8cd a000 	str.w	sl, [sp]
 800a92c:	464b      	mov	r3, r9
 800a92e:	aa03      	add	r2, sp, #12
 800a930:	4621      	mov	r1, r4
 800a932:	4640      	mov	r0, r8
 800a934:	f7ff fee2 	bl	800a6fc <_printf_common>
 800a938:	3001      	adds	r0, #1
 800a93a:	d14c      	bne.n	800a9d6 <_printf_i+0x1fe>
 800a93c:	f04f 30ff 	mov.w	r0, #4294967295
 800a940:	b004      	add	sp, #16
 800a942:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a946:	4835      	ldr	r0, [pc, #212]	; (800aa1c <_printf_i+0x244>)
 800a948:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800a94c:	6829      	ldr	r1, [r5, #0]
 800a94e:	6823      	ldr	r3, [r4, #0]
 800a950:	f851 6b04 	ldr.w	r6, [r1], #4
 800a954:	6029      	str	r1, [r5, #0]
 800a956:	061d      	lsls	r5, r3, #24
 800a958:	d514      	bpl.n	800a984 <_printf_i+0x1ac>
 800a95a:	07df      	lsls	r7, r3, #31
 800a95c:	bf44      	itt	mi
 800a95e:	f043 0320 	orrmi.w	r3, r3, #32
 800a962:	6023      	strmi	r3, [r4, #0]
 800a964:	b91e      	cbnz	r6, 800a96e <_printf_i+0x196>
 800a966:	6823      	ldr	r3, [r4, #0]
 800a968:	f023 0320 	bic.w	r3, r3, #32
 800a96c:	6023      	str	r3, [r4, #0]
 800a96e:	2310      	movs	r3, #16
 800a970:	e7b0      	b.n	800a8d4 <_printf_i+0xfc>
 800a972:	6823      	ldr	r3, [r4, #0]
 800a974:	f043 0320 	orr.w	r3, r3, #32
 800a978:	6023      	str	r3, [r4, #0]
 800a97a:	2378      	movs	r3, #120	; 0x78
 800a97c:	4828      	ldr	r0, [pc, #160]	; (800aa20 <_printf_i+0x248>)
 800a97e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800a982:	e7e3      	b.n	800a94c <_printf_i+0x174>
 800a984:	0659      	lsls	r1, r3, #25
 800a986:	bf48      	it	mi
 800a988:	b2b6      	uxthmi	r6, r6
 800a98a:	e7e6      	b.n	800a95a <_printf_i+0x182>
 800a98c:	4615      	mov	r5, r2
 800a98e:	e7bb      	b.n	800a908 <_printf_i+0x130>
 800a990:	682b      	ldr	r3, [r5, #0]
 800a992:	6826      	ldr	r6, [r4, #0]
 800a994:	6961      	ldr	r1, [r4, #20]
 800a996:	1d18      	adds	r0, r3, #4
 800a998:	6028      	str	r0, [r5, #0]
 800a99a:	0635      	lsls	r5, r6, #24
 800a99c:	681b      	ldr	r3, [r3, #0]
 800a99e:	d501      	bpl.n	800a9a4 <_printf_i+0x1cc>
 800a9a0:	6019      	str	r1, [r3, #0]
 800a9a2:	e002      	b.n	800a9aa <_printf_i+0x1d2>
 800a9a4:	0670      	lsls	r0, r6, #25
 800a9a6:	d5fb      	bpl.n	800a9a0 <_printf_i+0x1c8>
 800a9a8:	8019      	strh	r1, [r3, #0]
 800a9aa:	2300      	movs	r3, #0
 800a9ac:	6123      	str	r3, [r4, #16]
 800a9ae:	4615      	mov	r5, r2
 800a9b0:	e7ba      	b.n	800a928 <_printf_i+0x150>
 800a9b2:	682b      	ldr	r3, [r5, #0]
 800a9b4:	1d1a      	adds	r2, r3, #4
 800a9b6:	602a      	str	r2, [r5, #0]
 800a9b8:	681d      	ldr	r5, [r3, #0]
 800a9ba:	6862      	ldr	r2, [r4, #4]
 800a9bc:	2100      	movs	r1, #0
 800a9be:	4628      	mov	r0, r5
 800a9c0:	f7f5 fc06 	bl	80001d0 <memchr>
 800a9c4:	b108      	cbz	r0, 800a9ca <_printf_i+0x1f2>
 800a9c6:	1b40      	subs	r0, r0, r5
 800a9c8:	6060      	str	r0, [r4, #4]
 800a9ca:	6863      	ldr	r3, [r4, #4]
 800a9cc:	6123      	str	r3, [r4, #16]
 800a9ce:	2300      	movs	r3, #0
 800a9d0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a9d4:	e7a8      	b.n	800a928 <_printf_i+0x150>
 800a9d6:	6923      	ldr	r3, [r4, #16]
 800a9d8:	462a      	mov	r2, r5
 800a9da:	4649      	mov	r1, r9
 800a9dc:	4640      	mov	r0, r8
 800a9de:	47d0      	blx	sl
 800a9e0:	3001      	adds	r0, #1
 800a9e2:	d0ab      	beq.n	800a93c <_printf_i+0x164>
 800a9e4:	6823      	ldr	r3, [r4, #0]
 800a9e6:	079b      	lsls	r3, r3, #30
 800a9e8:	d413      	bmi.n	800aa12 <_printf_i+0x23a>
 800a9ea:	68e0      	ldr	r0, [r4, #12]
 800a9ec:	9b03      	ldr	r3, [sp, #12]
 800a9ee:	4298      	cmp	r0, r3
 800a9f0:	bfb8      	it	lt
 800a9f2:	4618      	movlt	r0, r3
 800a9f4:	e7a4      	b.n	800a940 <_printf_i+0x168>
 800a9f6:	2301      	movs	r3, #1
 800a9f8:	4632      	mov	r2, r6
 800a9fa:	4649      	mov	r1, r9
 800a9fc:	4640      	mov	r0, r8
 800a9fe:	47d0      	blx	sl
 800aa00:	3001      	adds	r0, #1
 800aa02:	d09b      	beq.n	800a93c <_printf_i+0x164>
 800aa04:	3501      	adds	r5, #1
 800aa06:	68e3      	ldr	r3, [r4, #12]
 800aa08:	9903      	ldr	r1, [sp, #12]
 800aa0a:	1a5b      	subs	r3, r3, r1
 800aa0c:	42ab      	cmp	r3, r5
 800aa0e:	dcf2      	bgt.n	800a9f6 <_printf_i+0x21e>
 800aa10:	e7eb      	b.n	800a9ea <_printf_i+0x212>
 800aa12:	2500      	movs	r5, #0
 800aa14:	f104 0619 	add.w	r6, r4, #25
 800aa18:	e7f5      	b.n	800aa06 <_printf_i+0x22e>
 800aa1a:	bf00      	nop
 800aa1c:	0800ae39 	.word	0x0800ae39
 800aa20:	0800ae4a 	.word	0x0800ae4a

0800aa24 <memcpy>:
 800aa24:	440a      	add	r2, r1
 800aa26:	4291      	cmp	r1, r2
 800aa28:	f100 33ff 	add.w	r3, r0, #4294967295
 800aa2c:	d100      	bne.n	800aa30 <memcpy+0xc>
 800aa2e:	4770      	bx	lr
 800aa30:	b510      	push	{r4, lr}
 800aa32:	f811 4b01 	ldrb.w	r4, [r1], #1
 800aa36:	f803 4f01 	strb.w	r4, [r3, #1]!
 800aa3a:	4291      	cmp	r1, r2
 800aa3c:	d1f9      	bne.n	800aa32 <memcpy+0xe>
 800aa3e:	bd10      	pop	{r4, pc}

0800aa40 <memmove>:
 800aa40:	4288      	cmp	r0, r1
 800aa42:	b510      	push	{r4, lr}
 800aa44:	eb01 0402 	add.w	r4, r1, r2
 800aa48:	d902      	bls.n	800aa50 <memmove+0x10>
 800aa4a:	4284      	cmp	r4, r0
 800aa4c:	4623      	mov	r3, r4
 800aa4e:	d807      	bhi.n	800aa60 <memmove+0x20>
 800aa50:	1e43      	subs	r3, r0, #1
 800aa52:	42a1      	cmp	r1, r4
 800aa54:	d008      	beq.n	800aa68 <memmove+0x28>
 800aa56:	f811 2b01 	ldrb.w	r2, [r1], #1
 800aa5a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800aa5e:	e7f8      	b.n	800aa52 <memmove+0x12>
 800aa60:	4402      	add	r2, r0
 800aa62:	4601      	mov	r1, r0
 800aa64:	428a      	cmp	r2, r1
 800aa66:	d100      	bne.n	800aa6a <memmove+0x2a>
 800aa68:	bd10      	pop	{r4, pc}
 800aa6a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800aa6e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800aa72:	e7f7      	b.n	800aa64 <memmove+0x24>

0800aa74 <_free_r>:
 800aa74:	b538      	push	{r3, r4, r5, lr}
 800aa76:	4605      	mov	r5, r0
 800aa78:	2900      	cmp	r1, #0
 800aa7a:	d041      	beq.n	800ab00 <_free_r+0x8c>
 800aa7c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800aa80:	1f0c      	subs	r4, r1, #4
 800aa82:	2b00      	cmp	r3, #0
 800aa84:	bfb8      	it	lt
 800aa86:	18e4      	addlt	r4, r4, r3
 800aa88:	f000 f912 	bl	800acb0 <__malloc_lock>
 800aa8c:	4a1d      	ldr	r2, [pc, #116]	; (800ab04 <_free_r+0x90>)
 800aa8e:	6813      	ldr	r3, [r2, #0]
 800aa90:	b933      	cbnz	r3, 800aaa0 <_free_r+0x2c>
 800aa92:	6063      	str	r3, [r4, #4]
 800aa94:	6014      	str	r4, [r2, #0]
 800aa96:	4628      	mov	r0, r5
 800aa98:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800aa9c:	f000 b90e 	b.w	800acbc <__malloc_unlock>
 800aaa0:	42a3      	cmp	r3, r4
 800aaa2:	d908      	bls.n	800aab6 <_free_r+0x42>
 800aaa4:	6820      	ldr	r0, [r4, #0]
 800aaa6:	1821      	adds	r1, r4, r0
 800aaa8:	428b      	cmp	r3, r1
 800aaaa:	bf01      	itttt	eq
 800aaac:	6819      	ldreq	r1, [r3, #0]
 800aaae:	685b      	ldreq	r3, [r3, #4]
 800aab0:	1809      	addeq	r1, r1, r0
 800aab2:	6021      	streq	r1, [r4, #0]
 800aab4:	e7ed      	b.n	800aa92 <_free_r+0x1e>
 800aab6:	461a      	mov	r2, r3
 800aab8:	685b      	ldr	r3, [r3, #4]
 800aaba:	b10b      	cbz	r3, 800aac0 <_free_r+0x4c>
 800aabc:	42a3      	cmp	r3, r4
 800aabe:	d9fa      	bls.n	800aab6 <_free_r+0x42>
 800aac0:	6811      	ldr	r1, [r2, #0]
 800aac2:	1850      	adds	r0, r2, r1
 800aac4:	42a0      	cmp	r0, r4
 800aac6:	d10b      	bne.n	800aae0 <_free_r+0x6c>
 800aac8:	6820      	ldr	r0, [r4, #0]
 800aaca:	4401      	add	r1, r0
 800aacc:	1850      	adds	r0, r2, r1
 800aace:	4283      	cmp	r3, r0
 800aad0:	6011      	str	r1, [r2, #0]
 800aad2:	d1e0      	bne.n	800aa96 <_free_r+0x22>
 800aad4:	6818      	ldr	r0, [r3, #0]
 800aad6:	685b      	ldr	r3, [r3, #4]
 800aad8:	6053      	str	r3, [r2, #4]
 800aada:	4401      	add	r1, r0
 800aadc:	6011      	str	r1, [r2, #0]
 800aade:	e7da      	b.n	800aa96 <_free_r+0x22>
 800aae0:	d902      	bls.n	800aae8 <_free_r+0x74>
 800aae2:	230c      	movs	r3, #12
 800aae4:	602b      	str	r3, [r5, #0]
 800aae6:	e7d6      	b.n	800aa96 <_free_r+0x22>
 800aae8:	6820      	ldr	r0, [r4, #0]
 800aaea:	1821      	adds	r1, r4, r0
 800aaec:	428b      	cmp	r3, r1
 800aaee:	bf04      	itt	eq
 800aaf0:	6819      	ldreq	r1, [r3, #0]
 800aaf2:	685b      	ldreq	r3, [r3, #4]
 800aaf4:	6063      	str	r3, [r4, #4]
 800aaf6:	bf04      	itt	eq
 800aaf8:	1809      	addeq	r1, r1, r0
 800aafa:	6021      	streq	r1, [r4, #0]
 800aafc:	6054      	str	r4, [r2, #4]
 800aafe:	e7ca      	b.n	800aa96 <_free_r+0x22>
 800ab00:	bd38      	pop	{r3, r4, r5, pc}
 800ab02:	bf00      	nop
 800ab04:	20002728 	.word	0x20002728

0800ab08 <sbrk_aligned>:
 800ab08:	b570      	push	{r4, r5, r6, lr}
 800ab0a:	4e0e      	ldr	r6, [pc, #56]	; (800ab44 <sbrk_aligned+0x3c>)
 800ab0c:	460c      	mov	r4, r1
 800ab0e:	6831      	ldr	r1, [r6, #0]
 800ab10:	4605      	mov	r5, r0
 800ab12:	b911      	cbnz	r1, 800ab1a <sbrk_aligned+0x12>
 800ab14:	f000 f8bc 	bl	800ac90 <_sbrk_r>
 800ab18:	6030      	str	r0, [r6, #0]
 800ab1a:	4621      	mov	r1, r4
 800ab1c:	4628      	mov	r0, r5
 800ab1e:	f000 f8b7 	bl	800ac90 <_sbrk_r>
 800ab22:	1c43      	adds	r3, r0, #1
 800ab24:	d00a      	beq.n	800ab3c <sbrk_aligned+0x34>
 800ab26:	1cc4      	adds	r4, r0, #3
 800ab28:	f024 0403 	bic.w	r4, r4, #3
 800ab2c:	42a0      	cmp	r0, r4
 800ab2e:	d007      	beq.n	800ab40 <sbrk_aligned+0x38>
 800ab30:	1a21      	subs	r1, r4, r0
 800ab32:	4628      	mov	r0, r5
 800ab34:	f000 f8ac 	bl	800ac90 <_sbrk_r>
 800ab38:	3001      	adds	r0, #1
 800ab3a:	d101      	bne.n	800ab40 <sbrk_aligned+0x38>
 800ab3c:	f04f 34ff 	mov.w	r4, #4294967295
 800ab40:	4620      	mov	r0, r4
 800ab42:	bd70      	pop	{r4, r5, r6, pc}
 800ab44:	2000272c 	.word	0x2000272c

0800ab48 <_malloc_r>:
 800ab48:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ab4c:	1ccd      	adds	r5, r1, #3
 800ab4e:	f025 0503 	bic.w	r5, r5, #3
 800ab52:	3508      	adds	r5, #8
 800ab54:	2d0c      	cmp	r5, #12
 800ab56:	bf38      	it	cc
 800ab58:	250c      	movcc	r5, #12
 800ab5a:	2d00      	cmp	r5, #0
 800ab5c:	4607      	mov	r7, r0
 800ab5e:	db01      	blt.n	800ab64 <_malloc_r+0x1c>
 800ab60:	42a9      	cmp	r1, r5
 800ab62:	d905      	bls.n	800ab70 <_malloc_r+0x28>
 800ab64:	230c      	movs	r3, #12
 800ab66:	603b      	str	r3, [r7, #0]
 800ab68:	2600      	movs	r6, #0
 800ab6a:	4630      	mov	r0, r6
 800ab6c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ab70:	4e2e      	ldr	r6, [pc, #184]	; (800ac2c <_malloc_r+0xe4>)
 800ab72:	f000 f89d 	bl	800acb0 <__malloc_lock>
 800ab76:	6833      	ldr	r3, [r6, #0]
 800ab78:	461c      	mov	r4, r3
 800ab7a:	bb34      	cbnz	r4, 800abca <_malloc_r+0x82>
 800ab7c:	4629      	mov	r1, r5
 800ab7e:	4638      	mov	r0, r7
 800ab80:	f7ff ffc2 	bl	800ab08 <sbrk_aligned>
 800ab84:	1c43      	adds	r3, r0, #1
 800ab86:	4604      	mov	r4, r0
 800ab88:	d14d      	bne.n	800ac26 <_malloc_r+0xde>
 800ab8a:	6834      	ldr	r4, [r6, #0]
 800ab8c:	4626      	mov	r6, r4
 800ab8e:	2e00      	cmp	r6, #0
 800ab90:	d140      	bne.n	800ac14 <_malloc_r+0xcc>
 800ab92:	6823      	ldr	r3, [r4, #0]
 800ab94:	4631      	mov	r1, r6
 800ab96:	4638      	mov	r0, r7
 800ab98:	eb04 0803 	add.w	r8, r4, r3
 800ab9c:	f000 f878 	bl	800ac90 <_sbrk_r>
 800aba0:	4580      	cmp	r8, r0
 800aba2:	d13a      	bne.n	800ac1a <_malloc_r+0xd2>
 800aba4:	6821      	ldr	r1, [r4, #0]
 800aba6:	3503      	adds	r5, #3
 800aba8:	1a6d      	subs	r5, r5, r1
 800abaa:	f025 0503 	bic.w	r5, r5, #3
 800abae:	3508      	adds	r5, #8
 800abb0:	2d0c      	cmp	r5, #12
 800abb2:	bf38      	it	cc
 800abb4:	250c      	movcc	r5, #12
 800abb6:	4629      	mov	r1, r5
 800abb8:	4638      	mov	r0, r7
 800abba:	f7ff ffa5 	bl	800ab08 <sbrk_aligned>
 800abbe:	3001      	adds	r0, #1
 800abc0:	d02b      	beq.n	800ac1a <_malloc_r+0xd2>
 800abc2:	6823      	ldr	r3, [r4, #0]
 800abc4:	442b      	add	r3, r5
 800abc6:	6023      	str	r3, [r4, #0]
 800abc8:	e00e      	b.n	800abe8 <_malloc_r+0xa0>
 800abca:	6822      	ldr	r2, [r4, #0]
 800abcc:	1b52      	subs	r2, r2, r5
 800abce:	d41e      	bmi.n	800ac0e <_malloc_r+0xc6>
 800abd0:	2a0b      	cmp	r2, #11
 800abd2:	d916      	bls.n	800ac02 <_malloc_r+0xba>
 800abd4:	1961      	adds	r1, r4, r5
 800abd6:	42a3      	cmp	r3, r4
 800abd8:	6025      	str	r5, [r4, #0]
 800abda:	bf18      	it	ne
 800abdc:	6059      	strne	r1, [r3, #4]
 800abde:	6863      	ldr	r3, [r4, #4]
 800abe0:	bf08      	it	eq
 800abe2:	6031      	streq	r1, [r6, #0]
 800abe4:	5162      	str	r2, [r4, r5]
 800abe6:	604b      	str	r3, [r1, #4]
 800abe8:	4638      	mov	r0, r7
 800abea:	f104 060b 	add.w	r6, r4, #11
 800abee:	f000 f865 	bl	800acbc <__malloc_unlock>
 800abf2:	f026 0607 	bic.w	r6, r6, #7
 800abf6:	1d23      	adds	r3, r4, #4
 800abf8:	1af2      	subs	r2, r6, r3
 800abfa:	d0b6      	beq.n	800ab6a <_malloc_r+0x22>
 800abfc:	1b9b      	subs	r3, r3, r6
 800abfe:	50a3      	str	r3, [r4, r2]
 800ac00:	e7b3      	b.n	800ab6a <_malloc_r+0x22>
 800ac02:	6862      	ldr	r2, [r4, #4]
 800ac04:	42a3      	cmp	r3, r4
 800ac06:	bf0c      	ite	eq
 800ac08:	6032      	streq	r2, [r6, #0]
 800ac0a:	605a      	strne	r2, [r3, #4]
 800ac0c:	e7ec      	b.n	800abe8 <_malloc_r+0xa0>
 800ac0e:	4623      	mov	r3, r4
 800ac10:	6864      	ldr	r4, [r4, #4]
 800ac12:	e7b2      	b.n	800ab7a <_malloc_r+0x32>
 800ac14:	4634      	mov	r4, r6
 800ac16:	6876      	ldr	r6, [r6, #4]
 800ac18:	e7b9      	b.n	800ab8e <_malloc_r+0x46>
 800ac1a:	230c      	movs	r3, #12
 800ac1c:	603b      	str	r3, [r7, #0]
 800ac1e:	4638      	mov	r0, r7
 800ac20:	f000 f84c 	bl	800acbc <__malloc_unlock>
 800ac24:	e7a1      	b.n	800ab6a <_malloc_r+0x22>
 800ac26:	6025      	str	r5, [r4, #0]
 800ac28:	e7de      	b.n	800abe8 <_malloc_r+0xa0>
 800ac2a:	bf00      	nop
 800ac2c:	20002728 	.word	0x20002728

0800ac30 <_realloc_r>:
 800ac30:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ac34:	4680      	mov	r8, r0
 800ac36:	4614      	mov	r4, r2
 800ac38:	460e      	mov	r6, r1
 800ac3a:	b921      	cbnz	r1, 800ac46 <_realloc_r+0x16>
 800ac3c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ac40:	4611      	mov	r1, r2
 800ac42:	f7ff bf81 	b.w	800ab48 <_malloc_r>
 800ac46:	b92a      	cbnz	r2, 800ac54 <_realloc_r+0x24>
 800ac48:	f7ff ff14 	bl	800aa74 <_free_r>
 800ac4c:	4625      	mov	r5, r4
 800ac4e:	4628      	mov	r0, r5
 800ac50:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ac54:	f000 f838 	bl	800acc8 <_malloc_usable_size_r>
 800ac58:	4284      	cmp	r4, r0
 800ac5a:	4607      	mov	r7, r0
 800ac5c:	d802      	bhi.n	800ac64 <_realloc_r+0x34>
 800ac5e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800ac62:	d812      	bhi.n	800ac8a <_realloc_r+0x5a>
 800ac64:	4621      	mov	r1, r4
 800ac66:	4640      	mov	r0, r8
 800ac68:	f7ff ff6e 	bl	800ab48 <_malloc_r>
 800ac6c:	4605      	mov	r5, r0
 800ac6e:	2800      	cmp	r0, #0
 800ac70:	d0ed      	beq.n	800ac4e <_realloc_r+0x1e>
 800ac72:	42bc      	cmp	r4, r7
 800ac74:	4622      	mov	r2, r4
 800ac76:	4631      	mov	r1, r6
 800ac78:	bf28      	it	cs
 800ac7a:	463a      	movcs	r2, r7
 800ac7c:	f7ff fed2 	bl	800aa24 <memcpy>
 800ac80:	4631      	mov	r1, r6
 800ac82:	4640      	mov	r0, r8
 800ac84:	f7ff fef6 	bl	800aa74 <_free_r>
 800ac88:	e7e1      	b.n	800ac4e <_realloc_r+0x1e>
 800ac8a:	4635      	mov	r5, r6
 800ac8c:	e7df      	b.n	800ac4e <_realloc_r+0x1e>
	...

0800ac90 <_sbrk_r>:
 800ac90:	b538      	push	{r3, r4, r5, lr}
 800ac92:	4d06      	ldr	r5, [pc, #24]	; (800acac <_sbrk_r+0x1c>)
 800ac94:	2300      	movs	r3, #0
 800ac96:	4604      	mov	r4, r0
 800ac98:	4608      	mov	r0, r1
 800ac9a:	602b      	str	r3, [r5, #0]
 800ac9c:	f7f5 fe7c 	bl	8000998 <_sbrk>
 800aca0:	1c43      	adds	r3, r0, #1
 800aca2:	d102      	bne.n	800acaa <_sbrk_r+0x1a>
 800aca4:	682b      	ldr	r3, [r5, #0]
 800aca6:	b103      	cbz	r3, 800acaa <_sbrk_r+0x1a>
 800aca8:	6023      	str	r3, [r4, #0]
 800acaa:	bd38      	pop	{r3, r4, r5, pc}
 800acac:	20002730 	.word	0x20002730

0800acb0 <__malloc_lock>:
 800acb0:	4801      	ldr	r0, [pc, #4]	; (800acb8 <__malloc_lock+0x8>)
 800acb2:	f000 b811 	b.w	800acd8 <__retarget_lock_acquire_recursive>
 800acb6:	bf00      	nop
 800acb8:	20002734 	.word	0x20002734

0800acbc <__malloc_unlock>:
 800acbc:	4801      	ldr	r0, [pc, #4]	; (800acc4 <__malloc_unlock+0x8>)
 800acbe:	f000 b80c 	b.w	800acda <__retarget_lock_release_recursive>
 800acc2:	bf00      	nop
 800acc4:	20002734 	.word	0x20002734

0800acc8 <_malloc_usable_size_r>:
 800acc8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800accc:	1f18      	subs	r0, r3, #4
 800acce:	2b00      	cmp	r3, #0
 800acd0:	bfbc      	itt	lt
 800acd2:	580b      	ldrlt	r3, [r1, r0]
 800acd4:	18c0      	addlt	r0, r0, r3
 800acd6:	4770      	bx	lr

0800acd8 <__retarget_lock_acquire_recursive>:
 800acd8:	4770      	bx	lr

0800acda <__retarget_lock_release_recursive>:
 800acda:	4770      	bx	lr

0800acdc <_init>:
 800acdc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800acde:	bf00      	nop
 800ace0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ace2:	bc08      	pop	{r3}
 800ace4:	469e      	mov	lr, r3
 800ace6:	4770      	bx	lr

0800ace8 <_fini>:
 800ace8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800acea:	bf00      	nop
 800acec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800acee:	bc08      	pop	{r3}
 800acf0:	469e      	mov	lr, r3
 800acf2:	4770      	bx	lr
