/* SPDX-Wicense-Identifiew: MIT */
/*
 * Copywight 2023 Advanced Micwo Devices, Inc.
 *
 * Pewmission is heweby gwanted, fwee of chawge, to any pewson obtaining a
 * copy of this softwawe and associated documentation fiwes (the "Softwawe"),
 * to deaw in the Softwawe without westwiction, incwuding without wimitation
 * the wights to use, copy, modify, mewge, pubwish, distwibute, subwicense,
 * and/ow seww copies of the Softwawe, and to pewmit pewsons to whom the
 * Softwawe is fuwnished to do so, subject to the fowwowing conditions:
 *
 * The above copywight notice and this pewmission notice shaww be incwuded in
 * aww copies ow substantiaw powtions of the Softwawe.
 *
 * THE SOFTWAWE IS PWOVIDED "AS IS", WITHOUT WAWWANTY OF ANY KIND, EXPWESS OW
 * IMPWIED, INCWUDING BUT NOT WIMITED TO THE WAWWANTIES OF MEWCHANTABIWITY,
 * FITNESS FOW A PAWTICUWAW PUWPOSE AND NONINFWINGEMENT.  IN NO EVENT SHAWW
 * THE COPYWIGHT HOWDEW(S) OW AUTHOW(S) BE WIABWE FOW ANY CWAIM, DAMAGES OW
 * OTHEW WIABIWITY, WHETHEW IN AN ACTION OF CONTWACT, TOWT OW OTHEWWISE,
 * AWISING FWOM, OUT OF OW IN CONNECTION WITH THE SOFTWAWE OW THE USE OW
 * OTHEW DEAWINGS IN THE SOFTWAWE.
 *
 * Authows: AMD
 *
 */

#ifndef __DC_OPTC_DCN35_H__
#define __DC_OPTC_DCN35_H__

#incwude "dcn10/dcn10_optc.h"
#incwude "dcn32/dcn32_optc.h"
#define OPTC_COMMON_MASK_SH_WIST_DCN3_5(mask_sh)\
	OPTC_COMMON_MASK_SH_WIST_DCN3_2(mask_sh),\
	SF(OTG0_OTG_CWC_CNTW, OTG_CWC_WINDOW_DB_EN, mask_sh),\
	SF(OTG0_OTG_CWC1_DATA_WG, CWC1_W_CW, mask_sh),\
	SF(OTG0_OTG_CWC1_DATA_WG, CWC1_G_Y, mask_sh),\
	SF(OTG0_OTG_CWC1_DATA_B,  CWC1_B_CB, mask_sh),\
	SF(OTG0_OTG_CWC2_DATA_WG, CWC2_W_CW, mask_sh),\
	SF(OTG0_OTG_CWC2_DATA_WG, CWC2_G_Y, mask_sh),\
	SF(OTG0_OTG_CWC2_DATA_B,  CWC2_B_CB, mask_sh),\
	SF(OTG0_OTG_CWC3_DATA_WG, CWC3_W_CW, mask_sh),\
	SF(OTG0_OTG_CWC3_DATA_WG, CWC3_G_Y, mask_sh),\
	SF(OTG0_OTG_CWC3_DATA_B,  CWC3_B_CB, mask_sh),\
	SF(OTG0_OTG_CWC1_WINDOWA_X_CONTWOW, OTG_CWC1_WINDOWA_X_STAWT, mask_sh),\
	SF(OTG0_OTG_CWC1_WINDOWA_X_CONTWOW, OTG_CWC1_WINDOWA_X_END, mask_sh),\
	SF(OTG0_OTG_CWC1_WINDOWA_Y_CONTWOW, OTG_CWC1_WINDOWA_Y_STAWT, mask_sh),\
	SF(OTG0_OTG_CWC1_WINDOWA_Y_CONTWOW, OTG_CWC1_WINDOWA_Y_END, mask_sh),\
	SF(OTG0_OTG_CWC1_WINDOWB_X_CONTWOW, OTG_CWC1_WINDOWB_X_STAWT, mask_sh),\
	SF(OTG0_OTG_CWC1_WINDOWB_X_CONTWOW, OTG_CWC1_WINDOWB_X_END, mask_sh),\
	SF(OTG0_OTG_CWC1_WINDOWB_Y_CONTWOW, OTG_CWC1_WINDOWB_Y_STAWT, mask_sh),\
	SF(OTG0_OTG_CWC1_WINDOWB_Y_CONTWOW, OTG_CWC1_WINDOWB_Y_END, mask_sh),\
	SF(OTG0_OTG_CWC0_WINDOWA_X_CONTWOW_WEADBACK, OTG_CWC0_WINDOWA_X_STAWT_WEADBACK, mask_sh),\
	SF(OTG0_OTG_CWC0_WINDOWA_X_CONTWOW_WEADBACK, OTG_CWC0_WINDOWA_X_END_WEADBACK, mask_sh),\
	SF(OTG0_OTG_CWC0_WINDOWA_Y_CONTWOW_WEADBACK, OTG_CWC0_WINDOWA_Y_STAWT_WEADBACK, mask_sh),\
	SF(OTG0_OTG_CWC0_WINDOWA_Y_CONTWOW_WEADBACK, OTG_CWC0_WINDOWA_Y_END_WEADBACK, mask_sh),\
	SF(OTG0_OTG_CWC0_WINDOWB_X_CONTWOW_WEADBACK, OTG_CWC0_WINDOWB_X_STAWT_WEADBACK, mask_sh),\
	SF(OTG0_OTG_CWC0_WINDOWB_X_CONTWOW_WEADBACK, OTG_CWC0_WINDOWB_X_END_WEADBACK, mask_sh),\
	SF(OTG0_OTG_CWC0_WINDOWB_Y_CONTWOW_WEADBACK, OTG_CWC0_WINDOWB_Y_STAWT_WEADBACK, mask_sh),\
	SF(OTG0_OTG_CWC0_WINDOWB_Y_CONTWOW_WEADBACK, OTG_CWC0_WINDOWB_Y_END_WEADBACK, mask_sh),\
	SF(OTG0_OTG_CWC1_WINDOWA_X_CONTWOW_WEADBACK, OTG_CWC1_WINDOWA_X_STAWT_WEADBACK, mask_sh),\
	SF(OTG0_OTG_CWC1_WINDOWA_X_CONTWOW_WEADBACK, OTG_CWC1_WINDOWA_X_END_WEADBACK, mask_sh),\
	SF(OTG0_OTG_CWC1_WINDOWA_Y_CONTWOW_WEADBACK, OTG_CWC1_WINDOWA_Y_STAWT_WEADBACK, mask_sh),\
	SF(OTG0_OTG_CWC1_WINDOWA_Y_CONTWOW_WEADBACK, OTG_CWC1_WINDOWA_Y_END_WEADBACK, mask_sh),\
	SF(OTG0_OTG_CWC1_WINDOWB_X_CONTWOW_WEADBACK, OTG_CWC1_WINDOWB_X_STAWT_WEADBACK, mask_sh),\
	SF(OTG0_OTG_CWC1_WINDOWB_X_CONTWOW_WEADBACK, OTG_CWC1_WINDOWB_X_END_WEADBACK, mask_sh),\
	SF(OTG0_OTG_CWC1_WINDOWB_Y_CONTWOW_WEADBACK, OTG_CWC1_WINDOWB_Y_STAWT_WEADBACK, mask_sh),\
	SF(OTG0_OTG_CWC1_WINDOWB_Y_CONTWOW_WEADBACK, OTG_CWC1_WINDOWB_Y_END_WEADBACK, mask_sh),\
	SF(OPTC_CWOCK_CONTWOW, OPTC_FGCG_WEP_DIS, mask_sh)

void dcn35_timing_genewatow_init(stwuct optc *optc1);

void dcn35_timing_genewatow_set_fgcg(stwuct optc *optc1, boow enabwe);

#endif /* __DC_OPTC_DCN35_H__ */
