{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II " "Info: Running Quartus II TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 215 05/29/2008 SJ Full Version " "Info: Version 8.0 Build 215 05/29/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 30 17:18:36 2009 " "Info: Processing started: Mon Mar 30 17:18:36 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta pipemult -c pipemult_lc_phys_syn " "Info: Command: quartus_sta pipemult -c pipemult_lc_phys_syn" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "0" "" "Info: qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "" 0 0}
{ "Info" "ISTA_SDC_FOUND" "pipemult.sdc " "Info: Reading SDC File: 'pipemult.sdc'" {  } {  } 0 0 "Reading SDC File: '%1!s!'" 0 0 "" 0 0}
{ "Info" "0" "" "Info: Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "" 0 0}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.021 " "Info: Worst-case setup slack is 0.021" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.021         0.000 clk1  " "Info:     0.021         0.000 clk1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 0}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.551 " "Info: Worst-case hold slack is 0.551" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.551         0.000 clk1  " "Info:     0.551         0.000 clk1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 0}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "recovery " "Info: No recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 0}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "removal " "Info: No removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 0}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.021 " "Info: Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.021" { { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "Info: -setup" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clk1\}\] " "Info: -to_clock \[get_clocks \{clk1\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0}  } {  } 0 0 "%1!s!" 0 0 "" 0 0}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 0.021  " "Info: Path #1: Setup slack is 0.021 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : inst2\[8\] " "Info: From Node    : inst2\[8\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : q\[8\] " "Info: To Node      : q\[8\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clk1 " "Info: Launch Clock : clk1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clk1 " "Info: Latch Clock  : clk1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info: Data Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "Info:      0.000      0.000           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.366      2.366  R        clock network delay " "Info:      2.366      2.366  R        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.521      0.155     uTco  inst2\[8\] " "Info:      2.521      0.155     uTco  inst2\[8\]" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst2[8] } "NODE_NAME" } } { "pipemult.bdf" "" { Schematic "E:/PLD课程电子版/For students/Day1/TimeQuest_应用实验/Quartus II Design Series_Timing_8_0_v1/QIIT8_0/Intro/pipemult.bdf" { { 256 672 736 336 "inst2" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.279      2.758 RR  CELL  q\[8\] " "Info:      5.279      2.758 RR  CELL  q\[8\]" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[8] } "NODE_NAME" } } { "pipemult.bdf" "" { Schematic "E:/PLD课程电子版/For students/Day1/TimeQuest_应用实验/Quartus II Design Series_Timing_8_0_v1/QIIT8_0/Intro/pipemult.bdf" { { 272 760 936 288 "q\[15..0\]" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info: Data Required Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.000      6.000           latch edge time " "Info:      6.000      6.000           latch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.000      0.000  R        clock network delay " "Info:      6.000      0.000  R        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.300     -0.700  R  oExt  q\[8\] " "Info:      5.300     -0.700  R  oExt  q\[8\]" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[8] } "NODE_NAME" } } { "pipemult.bdf" "" { Schematic "E:/PLD课程电子版/For students/Day1/TimeQuest_应用实验/Quartus II Design Series_Timing_8_0_v1/QIIT8_0/Intro/pipemult.bdf" { { 272 760 936 288 "q\[15..0\]" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     5.279 " "Info: Data Arrival Time  :     5.279" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     5.300 " "Info: Data Required Time :     5.300" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.021  " "Info: Slack              :     0.021 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0}  } {  } 0 0 "%1!s!" 0 0 "" 0 0}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.551 " "Info: Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.551" { { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "Info: -hold" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clk1\}\] " "Info: -to_clock \[get_clocks \{clk1\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0}  } {  } 0 0 "%1!s!" 0 0 "" 0 0}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.551  " "Info: Path #1: Hold slack is 0.551 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : mult:mult_inst\|lpm_mult:lpm_mult_component\|mult_uar:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_qrh1:auto_generated\|dataa_reg\[1\] " "Info: From Node    : mult:mult_inst\|lpm_mult:lpm_mult_component\|mult_uar:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_qrh1:auto_generated\|dataa_reg\[1\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : mult:mult_inst\|lpm_mult:lpm_mult_component\|mult_uar:auto_generated\|alt_mac_out:mac_out2\|mac_out_j7a2:auto_generated\|output_reg\[3\]_OTERM61 " "Info: To Node      : mult:mult_inst\|lpm_mult:lpm_mult_component\|mult_uar:auto_generated\|alt_mac_out:mac_out2\|mac_out_j7a2:auto_generated\|output_reg\[3\]_OTERM61" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clk1 " "Info: Launch Clock : clk1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clk1 " "Info: Latch Clock  : clk1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info: Data Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "Info:      0.000      0.000           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.517      2.517  R        clock network delay " "Info:      2.517      2.517  R        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.767      0.250     uTco  mult:mult_inst\|lpm_mult:lpm_mult_component\|mult_uar:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_qrh1:auto_generated\|dataa_reg\[1\] " "Info:      2.767      0.250     uTco  mult:mult_inst\|lpm_mult:lpm_mult_component\|mult_uar:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_qrh1:auto_generated\|dataa_reg\[1\]" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { mult:mult_inst|lpm_mult:lpm_mult_component|mult_uar:auto_generated|alt_mac_mult:mac_mult1|mac_mult_qrh1:auto_generated|dataa_reg[1] } "NODE_NAME" } } { "db/mac_mult_qrh1.tdf" "" { Text "E:/PLD课程电子版/For students/Day1/TimeQuest_应用实验/Quartus II Design Series_Timing_8_0_v1/QIIT8_0/Intro/db/mac_mult_qrh1.tdf" 36 11 0 } }  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.767      0.000 RR  CELL  mult_inst\|lpm_mult_component\|auto_generated\|mac_mult1\|auto_generated\|dataa_reg\[1\]\|regout " "Info:      2.767      0.000 RR  CELL  mult_inst\|lpm_mult_component\|auto_generated\|mac_mult1\|auto_generated\|dataa_reg\[1\]\|regout" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { mult:mult_inst|lpm_mult:lpm_mult_component|mult_uar:auto_generated|alt_mac_mult:mac_mult1|mac_mult_qrh1:auto_generated|dataa_reg[1] } "NODE_NAME" } } { "db/mac_mult_qrh1.tdf" "" { Text "E:/PLD课程电子版/For students/Day1/TimeQuest_应用实验/Quartus II Design Series_Timing_8_0_v1/QIIT8_0/Intro/db/mac_mult_qrh1.tdf" 36 11 0 } }  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.100      0.333 RR    IC  mult_inst\|lpm_mult_component\|auto_generated\|mac_mult1\|auto_generated\|mult1\|le5a\[1\]\|datad " "Info:      3.100      0.333 RR    IC  mult_inst\|lpm_mult_component\|auto_generated\|mac_mult1\|auto_generated\|mult1\|le5a\[1\]\|datad" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { mult:mult_inst|lpm_mult:lpm_mult_component|mult_uar:auto_generated|alt_mac_mult:mac_mult1|mac_mult_qrh1:auto_generated|mult_thm:mult1|le5a[1] } "NODE_NAME" } } { "db/mult_thm.tdf" "" { Text "E:/PLD课程电子版/For students/Day1/TimeQuest_应用实验/Quartus II Design Series_Timing_8_0_v1/QIIT8_0/Intro/db/mult_thm.tdf" 43 6 0 } }  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.250      0.150 RR  CELL  mult_inst\|lpm_mult_component\|auto_generated\|mac_mult1\|auto_generated\|mult1\|le5a\[1\]\|combout " "Info:      3.250      0.150 RR  CELL  mult_inst\|lpm_mult_component\|auto_generated\|mac_mult1\|auto_generated\|mult1\|le5a\[1\]\|combout" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { mult:mult_inst|lpm_mult:lpm_mult_component|mult_uar:auto_generated|alt_mac_mult:mac_mult1|mac_mult_qrh1:auto_generated|mult_thm:mult1|le5a[1] } "NODE_NAME" } } { "db/mult_thm.tdf" "" { Text "E:/PLD课程电子版/For students/Day1/TimeQuest_应用实验/Quartus II Design Series_Timing_8_0_v1/QIIT8_0/Intro/db/mult_thm.tdf" 43 6 0 } }  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.250      0.000 RR    IC  mult_inst\|lpm_mult_component\|auto_generated\|mac_out2\|auto_generated\|output_reg\[3\]_NEW_REG60\|datain " "Info:      3.250      0.000 RR    IC  mult_inst\|lpm_mult_component\|auto_generated\|mac_out2\|auto_generated\|output_reg\[3\]_NEW_REG60\|datain" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { mult:mult_inst|lpm_mult:lpm_mult_component|mult_uar:auto_generated|alt_mac_out:mac_out2|mac_out_j7a2:auto_generated|output_reg[3]_NEW_REG60 } "NODE_NAME" } }  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.334      0.084 RR  CELL  mult:mult_inst\|lpm_mult:lpm_mult_component\|mult_uar:auto_generated\|alt_mac_out:mac_out2\|mac_out_j7a2:auto_generated\|output_reg\[3\]_OTERM61 " "Info:      3.334      0.084 RR  CELL  mult:mult_inst\|lpm_mult:lpm_mult_component\|mult_uar:auto_generated\|alt_mac_out:mac_out2\|mac_out_j7a2:auto_generated\|output_reg\[3\]_OTERM61" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { mult:mult_inst|lpm_mult:lpm_mult_component|mult_uar:auto_generated|alt_mac_out:mac_out2|mac_out_j7a2:auto_generated|output_reg[3]_OTERM61 } "NODE_NAME" } }  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info: Data Required Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "Info:      0.000      0.000           latch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.517      2.517  R        clock network delay " "Info:      2.517      2.517  R        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.783      0.266      uTh  mult:mult_inst\|lpm_mult:lpm_mult_component\|mult_uar:auto_generated\|alt_mac_out:mac_out2\|mac_out_j7a2:auto_generated\|output_reg\[3\]_OTERM61 " "Info:      2.783      0.266      uTh  mult:mult_inst\|lpm_mult:lpm_mult_component\|mult_uar:auto_generated\|alt_mac_out:mac_out2\|mac_out_j7a2:auto_generated\|output_reg\[3\]_OTERM61" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { mult:mult_inst|lpm_mult:lpm_mult_component|mult_uar:auto_generated|alt_mac_out:mac_out2|mac_out_j7a2:auto_generated|output_reg[3]_OTERM61 } "NODE_NAME" } }  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.334 " "Info: Data Arrival Time  :     3.334" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.783 " "Info: Data Required Time :     2.783" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.551  " "Info: Slack              :     0.551 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0}  } {  } 0 0 "%1!s!" 0 0 "" 0 0}
{ "Info" "0" "" "Info: Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "16 " "Warning: Found 16 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[15\] 0 " "Info: Pin \"q\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[14\] 0 " "Info: Pin \"q\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[13\] 0 " "Info: Pin \"q\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[12\] 0 " "Info: Pin \"q\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[11\] 0 " "Info: Pin \"q\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[10\] 0 " "Info: Pin \"q\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[9\] 0 " "Info: Pin \"q\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[8\] 0 " "Info: Pin \"q\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[7\] 0 " "Info: Pin \"q\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[6\] 0 " "Info: Pin \"q\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[5\] 0 " "Info: Pin \"q\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[4\] 0 " "Info: Pin \"q\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[3\] 0 " "Info: Pin \"q\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[2\] 0 " "Info: Pin \"q\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[1\] 0 " "Info: Pin \"q\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[0\] 0 " "Info: Pin \"q\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.245 " "Info: Worst-case setup slack is 2.245" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.245         0.000 clk1  " "Info:     2.245         0.000 clk1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 0}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.254 " "Info: Worst-case hold slack is 0.254" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.254         0.000 clk1  " "Info:     0.254         0.000 clk1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 0}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "recovery " "Info: No recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 0}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "removal " "Info: No removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 0}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 2.245 " "Info: Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 2.245" { { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "Info: -setup" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clk1\}\] " "Info: -to_clock \[get_clocks \{clk1\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0}  } {  } 0 0 "%1!s!" 0 0 "" 0 0}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 2.245  " "Info: Path #1: Setup slack is 2.245 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : datab\[1\] " "Info: From Node    : datab\[1\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : mult:mult_inst\|lpm_mult:lpm_mult_component\|mult_uar:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_qrh1:auto_generated\|mult_thm:mult1\|le5a\[5\]_OTERM167 " "Info: To Node      : mult:mult_inst\|lpm_mult:lpm_mult_component\|mult_uar:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_qrh1:auto_generated\|mult_thm:mult1\|le5a\[5\]_OTERM167" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clk1 " "Info: Launch Clock : clk1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clk1 " "Info: Latch Clock  : clk1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info: Data Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "Info:      0.000      0.000           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  R        clock network delay " "Info:      0.000      0.000  R        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.250      3.250  R  iExt  datab\[1\] " "Info:      3.250      3.250  R  iExt  datab\[1\]" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { datab[1] } "NODE_NAME" } } { "pipemult.bdf" "" { Schematic "E:/PLD课程电子版/For students/Day1/TimeQuest_应用实验/Quartus II Design Series_Timing_8_0_v1/QIIT8_0/Intro/pipemult.bdf" { { 136 -16 152 152 "datab\[7..0\]" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.750      0.500 RR  CELL  datab\[1\]\|combout " "Info:      3.750      0.500 RR  CELL  datab\[1\]\|combout" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { datab[1]~combout } "NODE_NAME" } } { "pipemult.bdf" "" { Schematic "E:/PLD课程电子版/For students/Day1/TimeQuest_应用实验/Quartus II Design Series_Timing_8_0_v1/QIIT8_0/Intro/pipemult.bdf" { { 136 -16 152 152 "datab\[7..0\]" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.882      1.132 RR    IC  mult_inst\|lpm_mult_component\|auto_generated\|mac_mult1\|auto_generated\|mult1\|le5a\[9\]\|datad " "Info:      4.882      1.132 RR    IC  mult_inst\|lpm_mult_component\|auto_generated\|mac_mult1\|auto_generated\|mult1\|le5a\[9\]\|datad" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { mult:mult_inst|lpm_mult:lpm_mult_component|mult_uar:auto_generated|alt_mac_mult:mac_mult1|mac_mult_qrh1:auto_generated|mult_thm:mult1|le5a[9] } "NODE_NAME" } } { "db/mult_thm.tdf" "" { Text "E:/PLD课程电子版/For students/Day1/TimeQuest_应用实验/Quartus II Design Series_Timing_8_0_v1/QIIT8_0/Intro/db/mult_thm.tdf" 43 6 0 } }  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.941      0.059 RR  CELL  mult_inst\|lpm_mult_component\|auto_generated\|mac_mult1\|auto_generated\|mult1\|le5a\[9\]\|combout " "Info:      4.941      0.059 RR  CELL  mult_inst\|lpm_mult_component\|auto_generated\|mac_mult1\|auto_generated\|mult1\|le5a\[9\]\|combout" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { mult:mult_inst|lpm_mult:lpm_mult_component|mult_uar:auto_generated|alt_mac_mult:mac_mult1|mac_mult_qrh1:auto_generated|mult_thm:mult1|le5a[9] } "NODE_NAME" } } { "db/mult_thm.tdf" "" { Text "E:/PLD课程电子版/For students/Day1/TimeQuest_应用实验/Quartus II Design Series_Timing_8_0_v1/QIIT8_0/Intro/db/mult_thm.tdf" 43 6 0 } }  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.144      0.203 RR    IC  mult_inst\|lpm_mult_component\|auto_generated\|mac_mult1\|auto_generated\|mult1\|le5a\[5\]\|datab " "Info:      5.144      0.203 RR    IC  mult_inst\|lpm_mult_component\|auto_generated\|mac_mult1\|auto_generated\|mult1\|le5a\[5\]\|datab" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { mult:mult_inst|lpm_mult:lpm_mult_component|mult_uar:auto_generated|alt_mac_mult:mac_mult1|mac_mult_qrh1:auto_generated|mult_thm:mult1|le5a[5] } "NODE_NAME" } } { "db/mult_thm.tdf" "" { Text "E:/PLD课程电子版/For students/Day1/TimeQuest_应用实验/Quartus II Design Series_Timing_8_0_v1/QIIT8_0/Intro/db/mult_thm.tdf" 43 6 0 } }  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.322      0.178 RR  CELL  mult_inst\|lpm_mult_component\|auto_generated\|mac_mult1\|auto_generated\|mult1\|le5a\[5\]\|combout " "Info:      5.322      0.178 RR  CELL  mult_inst\|lpm_mult_component\|auto_generated\|mac_mult1\|auto_generated\|mult1\|le5a\[5\]\|combout" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { mult:mult_inst|lpm_mult:lpm_mult_component|mult_uar:auto_generated|alt_mac_mult:mac_mult1|mac_mult_qrh1:auto_generated|mult_thm:mult1|le5a[5] } "NODE_NAME" } } { "db/mult_thm.tdf" "" { Text "E:/PLD课程电子版/For students/Day1/TimeQuest_应用实验/Quartus II Design Series_Timing_8_0_v1/QIIT8_0/Intro/db/mult_thm.tdf" 43 6 0 } }  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.322      0.000 RR    IC  mult_inst\|lpm_mult_component\|auto_generated\|mac_mult1\|auto_generated\|mult1\|le5a\[5\]_NEW_REG166\|datain " "Info:      5.322      0.000 RR    IC  mult_inst\|lpm_mult_component\|auto_generated\|mac_mult1\|auto_generated\|mult1\|le5a\[5\]_NEW_REG166\|datain" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { mult:mult_inst|lpm_mult:lpm_mult_component|mult_uar:auto_generated|alt_mac_mult:mac_mult1|mac_mult_qrh1:auto_generated|mult_thm:mult1|le5a[5]_NEW_REG166 } "NODE_NAME" } }  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.364      0.042 RR  CELL  mult:mult_inst\|lpm_mult:lpm_mult_component\|mult_uar:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_qrh1:auto_generated\|mult_thm:mult1\|le5a\[5\]_OTERM167 " "Info:      5.364      0.042 RR  CELL  mult:mult_inst\|lpm_mult:lpm_mult_component\|mult_uar:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_qrh1:auto_generated\|mult_thm:mult1\|le5a\[5\]_OTERM167" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { mult:mult_inst|lpm_mult:lpm_mult_component|mult_uar:auto_generated|alt_mac_mult:mac_mult1|mac_mult_qrh1:auto_generated|mult_thm:mult1|le5a[5]_OTERM167 } "NODE_NAME" } }  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info: Data Required Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.000      6.000           latch edge time " "Info:      6.000      6.000           latch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.577      1.577  R        clock network delay " "Info:      7.577      1.577  R        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.609      0.032     uTsu  mult:mult_inst\|lpm_mult:lpm_mult_component\|mult_uar:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_qrh1:auto_generated\|mult_thm:mult1\|le5a\[5\]_OTERM167 " "Info:      7.609      0.032     uTsu  mult:mult_inst\|lpm_mult:lpm_mult_component\|mult_uar:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_qrh1:auto_generated\|mult_thm:mult1\|le5a\[5\]_OTERM167" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { mult:mult_inst|lpm_mult:lpm_mult_component|mult_uar:auto_generated|alt_mac_mult:mac_mult1|mac_mult_qrh1:auto_generated|mult_thm:mult1|le5a[5]_OTERM167 } "NODE_NAME" } }  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     5.364 " "Info: Data Arrival Time  :     5.364" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     7.609 " "Info: Data Required Time :     7.609" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     2.245  " "Info: Slack              :     2.245 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0}  } {  } 0 0 "%1!s!" 0 0 "" 0 0}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.254 " "Info: Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.254" { { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "Info: -hold" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clk1\}\] " "Info: -to_clock \[get_clocks \{clk1\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0}  } {  } 0 0 "%1!s!" 0 0 "" 0 0}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.254  " "Info: Path #1: Hold slack is 0.254 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : mult:mult_inst\|lpm_mult:lpm_mult_component\|mult_uar:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_qrh1:auto_generated\|dataa_reg\[1\] " "Info: From Node    : mult:mult_inst\|lpm_mult:lpm_mult_component\|mult_uar:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_qrh1:auto_generated\|dataa_reg\[1\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : mult:mult_inst\|lpm_mult:lpm_mult_component\|mult_uar:auto_generated\|alt_mac_out:mac_out2\|mac_out_j7a2:auto_generated\|output_reg\[3\]_OTERM61 " "Info: To Node      : mult:mult_inst\|lpm_mult:lpm_mult_component\|mult_uar:auto_generated\|alt_mac_out:mac_out2\|mac_out_j7a2:auto_generated\|output_reg\[3\]_OTERM61" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clk1 " "Info: Launch Clock : clk1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clk1 " "Info: Latch Clock  : clk1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info: Data Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "Info:      0.000      0.000           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.578      1.578  R        clock network delay " "Info:      1.578      1.578  R        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.719      0.141     uTco  mult:mult_inst\|lpm_mult:lpm_mult_component\|mult_uar:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_qrh1:auto_generated\|dataa_reg\[1\] " "Info:      1.719      0.141     uTco  mult:mult_inst\|lpm_mult:lpm_mult_component\|mult_uar:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_qrh1:auto_generated\|dataa_reg\[1\]" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { mult:mult_inst|lpm_mult:lpm_mult_component|mult_uar:auto_generated|alt_mac_mult:mac_mult1|mac_mult_qrh1:auto_generated|dataa_reg[1] } "NODE_NAME" } } { "db/mac_mult_qrh1.tdf" "" { Text "E:/PLD课程电子版/For students/Day1/TimeQuest_应用实验/Quartus II Design Series_Timing_8_0_v1/QIIT8_0/Intro/db/mac_mult_qrh1.tdf" 36 11 0 } }  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.719      0.000 RR  CELL  mult_inst\|lpm_mult_component\|auto_generated\|mac_mult1\|auto_generated\|dataa_reg\[1\]\|regout " "Info:      1.719      0.000 RR  CELL  mult_inst\|lpm_mult_component\|auto_generated\|mac_mult1\|auto_generated\|dataa_reg\[1\]\|regout" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { mult:mult_inst|lpm_mult:lpm_mult_component|mult_uar:auto_generated|alt_mac_mult:mac_mult1|mac_mult_qrh1:auto_generated|dataa_reg[1] } "NODE_NAME" } } { "db/mac_mult_qrh1.tdf" "" { Text "E:/PLD课程电子版/For students/Day1/TimeQuest_应用实验/Quartus II Design Series_Timing_8_0_v1/QIIT8_0/Intro/db/mac_mult_qrh1.tdf" 36 11 0 } }  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.883      0.164 RR    IC  mult_inst\|lpm_mult_component\|auto_generated\|mac_mult1\|auto_generated\|mult1\|le5a\[1\]\|datad " "Info:      1.883      0.164 RR    IC  mult_inst\|lpm_mult_component\|auto_generated\|mac_mult1\|auto_generated\|mult1\|le5a\[1\]\|datad" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { mult:mult_inst|lpm_mult:lpm_mult_component|mult_uar:auto_generated|alt_mac_mult:mac_mult1|mac_mult_qrh1:auto_generated|mult_thm:mult1|le5a[1] } "NODE_NAME" } } { "db/mult_thm.tdf" "" { Text "E:/PLD课程电子版/For students/Day1/TimeQuest_应用实验/Quartus II Design Series_Timing_8_0_v1/QIIT8_0/Intro/db/mult_thm.tdf" 43 6 0 } }  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.942      0.059 RR  CELL  mult_inst\|lpm_mult_component\|auto_generated\|mac_mult1\|auto_generated\|mult1\|le5a\[1\]\|combout " "Info:      1.942      0.059 RR  CELL  mult_inst\|lpm_mult_component\|auto_generated\|mac_mult1\|auto_generated\|mult1\|le5a\[1\]\|combout" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { mult:mult_inst|lpm_mult:lpm_mult_component|mult_uar:auto_generated|alt_mac_mult:mac_mult1|mac_mult_qrh1:auto_generated|mult_thm:mult1|le5a[1] } "NODE_NAME" } } { "db/mult_thm.tdf" "" { Text "E:/PLD课程电子版/For students/Day1/TimeQuest_应用实验/Quartus II Design Series_Timing_8_0_v1/QIIT8_0/Intro/db/mult_thm.tdf" 43 6 0 } }  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.942      0.000 RR    IC  mult_inst\|lpm_mult_component\|auto_generated\|mac_out2\|auto_generated\|output_reg\[3\]_NEW_REG60\|datain " "Info:      1.942      0.000 RR    IC  mult_inst\|lpm_mult_component\|auto_generated\|mac_out2\|auto_generated\|output_reg\[3\]_NEW_REG60\|datain" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { mult:mult_inst|lpm_mult:lpm_mult_component|mult_uar:auto_generated|alt_mac_out:mac_out2|mac_out_j7a2:auto_generated|output_reg[3]_NEW_REG60 } "NODE_NAME" } }  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.984      0.042 RR  CELL  mult:mult_inst\|lpm_mult:lpm_mult_component\|mult_uar:auto_generated\|alt_mac_out:mac_out2\|mac_out_j7a2:auto_generated\|output_reg\[3\]_OTERM61 " "Info:      1.984      0.042 RR  CELL  mult:mult_inst\|lpm_mult:lpm_mult_component\|mult_uar:auto_generated\|alt_mac_out:mac_out2\|mac_out_j7a2:auto_generated\|output_reg\[3\]_OTERM61" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { mult:mult_inst|lpm_mult:lpm_mult_component|mult_uar:auto_generated|alt_mac_out:mac_out2|mac_out_j7a2:auto_generated|output_reg[3]_OTERM61 } "NODE_NAME" } }  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info: Data Required Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "Info:      0.000      0.000           latch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.578      1.578  R        clock network delay " "Info:      1.578      1.578  R        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.730      0.152      uTh  mult:mult_inst\|lpm_mult:lpm_mult_component\|mult_uar:auto_generated\|alt_mac_out:mac_out2\|mac_out_j7a2:auto_generated\|output_reg\[3\]_OTERM61 " "Info:      1.730      0.152      uTh  mult:mult_inst\|lpm_mult:lpm_mult_component\|mult_uar:auto_generated\|alt_mac_out:mac_out2\|mac_out_j7a2:auto_generated\|output_reg\[3\]_OTERM61" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { mult:mult_inst|lpm_mult:lpm_mult_component|mult_uar:auto_generated|alt_mac_out:mac_out2|mac_out_j7a2:auto_generated|output_reg[3]_OTERM61 } "NODE_NAME" } }  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.984 " "Info: Data Arrival Time  :     1.984" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.730 " "Info: Data Required Time :     1.730" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.254  " "Info: Slack              :     0.254 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0}  } {  } 0 0 "%1!s!" 0 0 "" 0 0}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Info: Design is fully constrained for setup requirements" {  } {  } 0 0 "Design is fully constrained for %1!s! requirements" 0 0 "" 0 0}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Info: Design is fully constrained for hold requirements" {  } {  } 0 0 "Design is fully constrained for %1!s! requirements" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "140 " "Info: Peak virtual memory: 140 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 30 17:18:39 2009 " "Info: Processing ended: Mon Mar 30 17:18:39 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
