
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /datasets/cs240c-wi22-a00-public/data/Assignment2/bzip2_259B.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Initialize SRRIP state
Heartbeat CPU 0 instructions: 10000002 cycles: 2535454 heartbeat IPC: 3.94407 cumulative IPC: 3.94407 (Simulation time: 0 hr 0 min 26 sec) 

Warmup complete CPU 0 instructions: 10000002 cycles: 2535454 (Simulation time: 0 hr 0 min 26 sec) 

Heartbeat CPU 0 instructions: 20000003 cycles: 9125852 heartbeat IPC: 1.51736 cumulative IPC: 1.51736 (Simulation time: 0 hr 1 min 20 sec) 
Heartbeat CPU 0 instructions: 30000002 cycles: 14582419 heartbeat IPC: 1.83265 cumulative IPC: 1.66017 (Simulation time: 0 hr 2 min 8 sec) 
Heartbeat CPU 0 instructions: 40000003 cycles: 21214760 heartbeat IPC: 1.50776 cumulative IPC: 1.60606 (Simulation time: 0 hr 2 min 49 sec) 
Heartbeat CPU 0 instructions: 50000003 cycles: 29417586 heartbeat IPC: 1.21909 cumulative IPC: 1.48798 (Simulation time: 0 hr 3 min 18 sec) 
Heartbeat CPU 0 instructions: 60000001 cycles: 37274732 heartbeat IPC: 1.27273 cumulative IPC: 1.43929 (Simulation time: 0 hr 3 min 46 sec) 
Heartbeat CPU 0 instructions: 70000004 cycles: 43339546 heartbeat IPC: 1.64886 cumulative IPC: 1.47044 (Simulation time: 0 hr 4 min 31 sec) 
Heartbeat CPU 0 instructions: 80000002 cycles: 49692902 heartbeat IPC: 1.57397 cumulative IPC: 1.48439 (Simulation time: 0 hr 5 min 17 sec) 
Heartbeat CPU 0 instructions: 90000001 cycles: 55915749 heartbeat IPC: 1.60698 cumulative IPC: 1.49868 (Simulation time: 0 hr 5 min 59 sec) 
Heartbeat CPU 0 instructions: 100000000 cycles: 64317137 heartbeat IPC: 1.19028 cumulative IPC: 1.45674 (Simulation time: 0 hr 6 min 28 sec) 
Heartbeat CPU 0 instructions: 110000000 cycles: 72296620 heartbeat IPC: 1.25321 cumulative IPC: 1.43346 (Simulation time: 0 hr 6 min 58 sec) 
Finished CPU 0 instructions: 100000003 cycles: 69761171 cumulative IPC: 1.43346 (Simulation time: 0 hr 6 min 58 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 1.43346 instructions: 100000003 cycles: 69761171
cpu0_DTLB TOTAL     ACCESS:   18627331  HIT:   17966058  MISS:     661273
cpu0_DTLB LOAD      ACCESS:    9569245  HIT:    8911907  MISS:     657338
cpu0_DTLB RFO       ACCESS:    9058086  HIT:    9054151  MISS:       3935
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 9.26285 cycles
cpu0_ITLB TOTAL     ACCESS:    6771990  HIT:    6771987  MISS:          3
cpu0_ITLB LOAD      ACCESS:    6771990  HIT:    6771987  MISS:          3
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 392.333 cycles
cpu0_L1I TOTAL     ACCESS:      58674  HIT:      58535  MISS:        139
cpu0_L1I LOAD      ACCESS:      58674  HIT:      58535  MISS:        139
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 205.295 cycles
cpu0_STLB TOTAL     ACCESS:     661276  HIT:     660456  MISS:        820
cpu0_STLB LOAD      ACCESS:     657341  HIT:     657068  MISS:        273
cpu0_STLB RFO       ACCESS:       3935  HIT:       3388  MISS:        547
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 213.311 cycles
cpu0_L1D TOTAL     ACCESS:   20317648  HIT:   19312083  MISS:    1005565
cpu0_L1D LOAD      ACCESS:   10362955  HIT:    9476585  MISS:     886370
cpu0_L1D RFO       ACCESS:    9953875  HIT:    9834999  MISS:     118876
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:        818  HIT:        499  MISS:        319
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 79.9247 cycles
cpu0_L2C TOTAL     ACCESS:    1222699  HIT:     525080  MISS:     697619
cpu0_L2C LOAD      ACCESS:     886508  HIT:     288916  MISS:     597592
cpu0_L2C RFO       ACCESS:     118876  HIT:      18903  MISS:      99973
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:     216996  HIT:     216960  MISS:         36
cpu0_L2C TRANSLATION ACCESS:        319  HIT:        301  MISS:         18
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 99.3832 cycles
LLC TOTAL     ACCESS:     886582  HIT:     600864  MISS:     285718
LLC LOAD      ACCESS:     597591  HIT:     412485  MISS:     185106
LLC RFO       ACCESS:      99973  HIT:      45353  MISS:      54620
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:     189000  HIT:     143024  MISS:      45976
LLC TRANSLATION ACCESS:         18  HIT:          2  MISS:         16
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 191.382 cycles
Insertion Distribution: 
	LOAD 6825 0 82876 95987 
	RFO 1359 0 25940 43279 
	PREF 0 0 0 0 
	WRITEBACK 0 0 0 45976 
	 0 0 16 11 
Total Prefetch Downgrades: 0

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      33679  ROW_BUFFER_MISS:     205907
 DBUS AVG_CONGESTED_CYCLE:    3.94817
 WQ ROW_BUFFER_HIT:      16062  ROW_BUFFER_MISS:      96090  FULL:          0


CPU 0 Branch Prediction Accuracy: 93.3658% MPKI: 11.2167 Average ROB Occupancy at Mispredict: 31.7473
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0006
BRANCH_INDIRECT: 0.01713
BRANCH_CONDITIONAL: 11.1989
BRANCH_DIRECT_CALL: 5e-05
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 6e-05

