{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1723098714593 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1723098714594 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 08 12:01:54 2024 " "Processing started: Thu Aug 08 12:01:54 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1723098714594 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1723098714594 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cache_controller -c cache_controller --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off cache_controller -c cache_controller --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1723098714594 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1723098715033 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1723098715033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "l1_cache.v 1 1 " "Found 1 design units, including 1 entities, in source file l1_cache.v" { { "Info" "ISGN_ENTITY_NAME" "1 L1_cache " "Found entity 1: L1_cache" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723098726989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1723098726989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "l2_cache.v 1 1 " "Found 1 design units, including 1 entities, in source file l2_cache.v" { { "Info" "ISGN_ENTITY_NAME" "1 L2_cache " "Found entity 1: L2_cache" {  } { { "L2_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L2_cache.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723098726991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1723098726991 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "cache_controller.v(79) " "Verilog HDL information at cache_controller.v(79): always construct contains both blocking and non-blocking assignments" {  } { { "cache_controller.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/cache_controller.v" 79 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1723098726993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cache_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file cache_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 cache_controller " "Found entity 1: cache_controller" {  } { { "cache_controller.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/cache_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723098726994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1723098726994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/testbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723098726996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1723098726996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file main_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_mem " "Found entity 1: main_mem" {  } { { "main_mem.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/main_mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723098726998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1723098726998 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cache_controller " "Elaborating entity \"cache_controller\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1723098727029 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "j cache_controller.v(22) " "Verilog HDL warning at cache_controller.v(22): object j used but never assigned" {  } { { "cache_controller.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/cache_controller.v" 22 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Design Software" 0 -1 1723098727030 "|cache_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "stored_data_in cache_controller.v(25) " "Verilog HDL or VHDL warning at cache_controller.v(25): object \"stored_data_in\" assigned a value but never read" {  } { { "cache_controller.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/cache_controller.v" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1723098727030 "|cache_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "stored_mode cache_controller.v(26) " "Verilog HDL or VHDL warning at cache_controller.v(26): object \"stored_mode\" assigned a value but never read" {  } { { "cache_controller.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/cache_controller.v" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1723098727030 "|cache_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "L2_line_locator cache_controller.v(53) " "Verilog HDL or VHDL warning at cache_controller.v(53): object \"L2_line_locator\" assigned a value but never read" {  } { { "cache_controller.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/cache_controller.v" 53 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1723098727030 "|cache_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "L2_line_locator2 cache_controller.v(53) " "Verilog HDL or VHDL warning at cache_controller.v(53): object \"L2_line_locator2\" assigned a value but never read" {  } { { "cache_controller.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/cache_controller.v" 53 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1723098727030 "|cache_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "L2_outp_way cache_controller.v(59) " "Verilog HDL or VHDL warning at cache_controller.v(59): object \"L2_outp_way\" assigned a value but never read" {  } { { "cache_controller.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/cache_controller.v" 59 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1723098727031 "|cache_controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 cache_controller.v(71) " "Verilog HDL assignment warning at cache_controller.v(71): truncated value with size 32 to match size of target (30)" {  } { { "cache_controller.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/cache_controller.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1723098727032 "|cache_controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 4 cache_controller.v(72) " "Verilog HDL assignment warning at cache_controller.v(72): truncated value with size 30 to match size of target (4)" {  } { { "cache_controller.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/cache_controller.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1723098727033 "|cache_controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 26 cache_controller.v(73) " "Verilog HDL assignment warning at cache_controller.v(73): truncated value with size 30 to match size of target (26)" {  } { { "cache_controller.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/cache_controller.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1723098727033 "|cache_controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 5 cache_controller.v(74) " "Verilog HDL assignment warning at cache_controller.v(74): truncated value with size 30 to match size of target (5)" {  } { { "cache_controller.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/cache_controller.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1723098727033 "|cache_controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 25 cache_controller.v(75) " "Verilog HDL assignment warning at cache_controller.v(75): truncated value with size 30 to match size of target (25)" {  } { { "cache_controller.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/cache_controller.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1723098727033 "|cache_controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 cache_controller.v(76) " "Verilog HDL assignment warning at cache_controller.v(76): truncated value with size 32 to match size of target (2)" {  } { { "cache_controller.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/cache_controller.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1723098727033 "|cache_controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 cache_controller.v(77) " "Verilog HDL assignment warning at cache_controller.v(77): truncated value with size 32 to match size of target (2)" {  } { { "cache_controller.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/cache_controller.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1723098727033 "|cache_controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 cache_controller.v(107) " "Verilog HDL assignment warning at cache_controller.v(107): truncated value with size 16 to match size of target (8)" {  } { { "cache_controller.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/cache_controller.v" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1723098727035 "|cache_controller"}
{ "Error" "EVRFX_VERI_INDEX_OUT_OF_BOUNDS" "15 7 0 L2_out_data cache_controller.v(134) " "Verilog HDL error at cache_controller.v(134): index 15 cannot fall outside the declared range \[7:0\] for vector \"L2_out_data\"" {  } { { "cache_controller.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/cache_controller.v" 134 0 0 } }  } 0 10232 "Verilog HDL error at %5!s!: index %1!d! cannot fall outside the declared range \[%2!d!:%3!d!\] for vector \"%4!s!\"" 0 0 "Design Software" 0 -1 1723098727038 ""}
{ "Error" "EVRFX_VERI_INDEX_OUT_OF_BOUNDS" "8 7 0 L2_out_data cache_controller.v(134) " "Verilog HDL error at cache_controller.v(134): index 8 cannot fall outside the declared range \[7:0\] for vector \"L2_out_data\"" {  } { { "cache_controller.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/cache_controller.v" 134 0 0 } }  } 0 10232 "Verilog HDL error at %5!s!: index %1!d! cannot fall outside the declared range \[%2!d!:%3!d!\] for vector \"%4!s!\"" 0 0 "Design Software" 0 -1 1723098727038 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Design Software" 0 -1 1723098727039 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Software projects/Quartus/cache_controller_v2/output_files/cache_controller.map.smsg " "Generated suppressed messages file D:/Software projects/Quartus/cache_controller_v2/output_files/cache_controller.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1723098727069 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 3 s 15 s Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 3 errors, 15 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4772 " "Peak virtual memory: 4772 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1723098727079 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Aug 08 12:02:07 2024 " "Processing ended: Thu Aug 08 12:02:07 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1723098727079 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1723098727079 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1723098727079 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1723098727079 ""}
