Release 14.5 - ngc2edif P.58f (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Reading design system_stub.ngc ...
WARNING:NetListWriters:298 - No output is written to system_stub.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file system_stub.edif ...
ngc2edif: Total memory usage is 82552 kilobytes

Release 14.5 - ngc2edif P.58f (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Reading design system.ngc ...
WARNING:NetListWriters:298 - No output is written to system.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file system.edif ...
ngc2edif: Total memory usage is 86648 kilobytes

Release 14.5 - ngc2edif P.58f (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Reading design system_processing_system7_0_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   system_processing_system7_0_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file system_processing_system7_0_wrapper.edif ...
ngc2edif: Total memory usage is 94840 kilobytes

Release 14.5 - ngc2edif P.58f (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Reading design system_axi_interconnect_0_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   system_axi_interconnect_0_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   axi_interconnect_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arb
   iter_aw/m_mesg_i[73 : 0] on block system_axi_interconnect_0_wrapper is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   axi_interconnect_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arb
   iter_ar/m_mesg_i[73 : 0] on block system_axi_interconnect_0_wrapper is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   axi_interconnect_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_mast
   er_slots[2].reg_slice_mi/r_pipe/storage_data1[46 : 0] on block
   system_axi_interconnect_0_wrapper is not reconstructed, because there are
   some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   axi_interconnect_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slav
   e_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/c
   arry_rr[8 : 2] on block system_axi_interconnect_0_wrapper is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   axi_interconnect_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slav
   e_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.accum_push[3 : 1]
   on block system_axi_interconnect_0_wrapper is not reconstructed, because
   there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   axi_interconnect_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slav
   e_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/n0064[10 : 0] on block
   system_axi_interconnect_0_wrapper is not reconstructed, because there are
   some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   axi_interconnect_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slav
   e_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/ca
   rry_rr[8 : 2] on block system_axi_interconnect_0_wrapper is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   axi_interconnect_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slav
   e_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.accum_push[3 : 1] on
   block system_axi_interconnect_0_wrapper is not reconstructed, because there
   are some missing bus signals.
  finished :Prep
Writing EDIF netlist file system_axi_interconnect_0_wrapper.edif ...
ngc2edif: Total memory usage is 94840 kilobytes

Release 14.5 - ngc2edif P.58f (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Reading design system_axi_bram_ctrl_0_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   system_axi_bram_ctrl_0_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/Madd_bram_addr_int[11]_GND_12_o
   _add_13_OUT_cy<7 : 4> on block system_axi_bram_ctrl_0_wrapper is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/Madd_bram_addr_int[11]_GND_17_o
   _add_14_OUT_cy<7 : 4> on block system_axi_bram_ctrl_0_wrapper is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_ECC.GEN_HSIAO_ECC_COR
   R.flip_bits<31 : 3> on block system_axi_bram_ctrl_0_wrapper is not
   reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file system_axi_bram_ctrl_0_wrapper.edif ...
ngc2edif: Total memory usage is 86648 kilobytes

Release 14.5 - ngc2edif P.58f (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Reading design system_bram_block_0_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   system_bram_block_0_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file system_bram_block_0_wrapper.edif ...
ngc2edif: Total memory usage is 94840 kilobytes

Release 14.5 - ngc2edif P.58f (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Reading design dtc_2.ngc ...
WARNING:NetListWriters:298 - No output is written to dtc_2.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file dtc_2.edif ...
ngc2edif: Total memory usage is 86648 kilobytes

Release 14.5 - ngc2edif P.58f (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Reading design dtc_1_mpabram.ngc ...
WARNING:NetListWriters:298 - No output is written to dtc_1_mpabram.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file dtc_1_mpabram.edif ...
ngc2edif: Total memory usage is 82552 kilobytes

Release 14.5 - ngc2edif P.58f (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Reading design dtc_buff.ngc ...
WARNING:NetListWriters:298 - No output is written to dtc_buff.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file dtc_buff.edif ...
ngc2edif: Total memory usage is 86648 kilobytes

Release 14.5 - ngc2edif P.58f (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Reading design sr_doubleBuffered_icon.ngc ...
WARNING:NetListWriters:298 - No output is written to
   sr_doubleBuffered_icon.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus U0/U_ICON/iCORE_ID_SEL<15 : 0> on block
   sr_doubleBuffered_icon is not reconstructed, because there are some missing
   bus signals.
  finished :Prep
Writing EDIF netlist file sr_doubleBuffered_icon.edif ...
ngc2edif: Total memory usage is 86648 kilobytes

Release 14.5 - ngc2edif P.58f (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Reading design sr_doubleBuffered_ila.ngc ...
WARNING:NetListWriters:298 - No output is written to sr_doubleBuffered_ila.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDOUT_dly<2 : 0> on block
   sr_doubleBuffered_ila is not reconstructed, because there are some missing
   bus signals.
WARNING:NetListWriters:306 - Signal bus
   U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDOUT_dly<4 : 0> on block
   sr_doubleBuffered_ila is not reconstructed, because there are some missing
   bus signals.
  finished :Prep
Writing EDIF netlist file sr_doubleBuffered_ila.edif ...
ngc2edif: Total memory usage is 127224 kilobytes

Release 14.5 - ngc2edif P.58f (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Reading design sr_doubleBuffered_2_vio.ngc ...
WARNING:NetListWriters:298 - No output is written to
   sr_doubleBuffered_2_vio.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file sr_doubleBuffered_2_vio.edif ...
ngc2edif: Total memory usage is 111032 kilobytes

Release 14.5 - ngc2edif P.58f (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Reading design sr_doubleBuffered_2_bram.ngc ...
WARNING:NetListWriters:298 - No output is written to
   sr_doubleBuffered_2_bram.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file sr_doubleBuffered_2_bram.edif ...
ngc2edif: Total memory usage is 86648 kilobytes

