Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Mon May  4 17:29:57 2020
| Host         : parallels-Parallels-Virtual-Platform running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_utilization -file ultra96v2_wrapper_utilization_synth.rpt -pb ultra96v2_wrapper_utilization_synth.pb
| Design       : ultra96v2_wrapper
| Device       : xczu3egsbva484-1
| Design State : Synthesized
-----------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. BLOCKRAM
3. ARITHMETIC
4. I/O
5. CLOCK
6. ADVANCED
7. CONFIGURATION
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. CLB Logic
------------

+-------------------------+------+-------+-----------+-------+
|        Site Type        | Used | Fixed | Available | Util% |
+-------------------------+------+-------+-----------+-------+
| CLB LUTs*               |   41 |     0 |     70560 |  0.06 |
|   LUT as Logic          |   41 |     0 |     70560 |  0.06 |
|   LUT as Memory         |    0 |     0 |     28800 |  0.00 |
| CLB Registers           |  107 |     0 |    141120 |  0.08 |
|   Register as Flip Flop |  107 |     0 |    141120 |  0.08 |
|   Register as Latch     |    0 |     0 |    141120 |  0.00 |
| CARRY8                  |    8 |     0 |      8820 |  0.09 |
| F7 Muxes                |    0 |     0 |     35280 |  0.00 |
| F8 Muxes                |    0 |     0 |     17640 |  0.00 |
| F9 Muxes                |    0 |     0 |      8820 |  0.00 |
+-------------------------+------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 4     |          Yes |           - |        Reset |
| 0     |          Yes |         Set |            - |
| 103   |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. BLOCKRAM
-----------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| Block RAM Tile |    0 |     0 |       216 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |       216 |  0.00 |
|   RAMB18       |    0 |     0 |       432 |  0.00 |
+----------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


3. ARITHMETIC
-------------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |       360 |  0.00 |
+-----------+------+-------+-----------+-------+


4. I/O
------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| Bonded IOB |   19 |     0 |        82 | 23.17 |
+------------+------+-------+-----------+-------+


5. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    0 |     0 |       196 |  0.00 |
|   BUFGCE             |    0 |     0 |        88 |  0.00 |
|   BUFGCE_DIV         |    0 |     0 |        12 |  0.00 |
|   BUFG_PS            |    0 |     0 |        72 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |        24 |  0.00 |
| PLL                  |    0 |     0 |         6 |  0.00 |
| MMCM                 |    0 |     0 |         3 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


6. ADVANCED
-----------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| PS8       |    0 |     0 |         1 |  0.00 |
| SYSMONE4  |    0 |     0 |         1 |  0.00 |
+-----------+------+-------+-----------+-------+


7. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


8. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDRE     |  103 |            Register |
| INBUF    |   17 |                 I/O |
| IBUFCTRL |   17 |              Others |
| OBUFT    |   16 |                 I/O |
| LUT1     |   12 |                 CLB |
| LUT4     |   11 |                 CLB |
| LUT6     |   10 |                 CLB |
| CARRY8   |    8 |                 CLB |
| LUT5     |    6 |                 CLB |
| LUT3     |    6 |                 CLB |
| FDCE     |    4 |            Register |
| LUT2     |    3 |                 CLB |
| OBUF     |    2 |                 I/O |
+----------+------+---------------------+


9. Black Boxes
--------------

+---------------------------------+------+
|             Ref Name            | Used |
+---------------------------------+------+
| ultra96v2_0_zynq_ultra_ps_e_0_0 |    1 |
| ultra96v2_0_xbar_0              |    1 |
| ultra96v2_0_rst_ps8_0_100M_0    |    1 |
| ultra96v2_0_blk_mem_gen_0_0     |    1 |
| ultra96v2_0_axi_uart16550_0_0   |    1 |
| ultra96v2_0_axi_gpio_1_0        |    1 |
| ultra96v2_0_axi_gpio_0_0        |    1 |
| ultra96v2_0_axi_bram_ctrl_0_0   |    1 |
| ultra96v2_0_auto_pc_2           |    1 |
| ultra96v2_0_auto_pc_1           |    1 |
| ultra96v2_0_auto_pc_0           |    1 |
| ultra96v2_0_auto_ds_3           |    1 |
| ultra96v2_0_auto_ds_2           |    1 |
| ultra96v2_0_auto_ds_1           |    1 |
| ultra96v2_0_auto_ds_0           |    1 |
| ila_0                           |    1 |
| dds_compiler_0                  |    1 |
+---------------------------------+------+


10. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


