// ==============================================================
// Generated by Vitis HLS v2025.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module kernel_mhsa_RoPE_1_Pipeline_VITIS_LOOP_16_1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        out_7_address0,
        out_7_ce0,
        out_7_we0,
        out_7_d0,
        out_6_address0,
        out_6_ce0,
        out_6_we0,
        out_6_d0,
        out_5_address0,
        out_5_ce0,
        out_5_we0,
        out_5_d0,
        out_4_address0,
        out_4_ce0,
        out_4_we0,
        out_4_d0,
        out_3_address0,
        out_3_ce0,
        out_3_we0,
        out_3_d0,
        out_2_address0,
        out_2_ce0,
        out_2_we0,
        out_2_d0,
        out_1_address0,
        out_1_ce0,
        out_1_we0,
        out_1_d0,
        out_0_address0,
        out_0_ce0,
        out_0_we0,
        out_0_d0,
        conv,
        in_0_address0,
        in_0_ce0,
        in_0_q0,
        in_2_address0,
        in_2_ce0,
        in_2_q0,
        in_4_address0,
        in_4_ce0,
        in_4_q0,
        in_6_address0,
        in_6_ce0,
        in_6_q0,
        in_8_address0,
        in_8_ce0,
        in_8_q0,
        in_10_address0,
        in_10_ce0,
        in_10_q0,
        in_12_address0,
        in_12_ce0,
        in_12_q0,
        in_14_address0,
        in_14_ce0,
        in_14_q0,
        in_1_address0,
        in_1_ce0,
        in_1_q0,
        in_3_address0,
        in_3_ce0,
        in_3_q0,
        in_5_address0,
        in_5_ce0,
        in_5_q0,
        in_7_address0,
        in_7_ce0,
        in_7_q0,
        in_9_address0,
        in_9_ce0,
        in_9_q0,
        in_11_address0,
        in_11_ce0,
        in_11_q0,
        in_13_address0,
        in_13_ce0,
        in_13_q0,
        in_15_address0,
        in_15_ce0,
        in_15_q0
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [6:0] out_7_address0;
output   out_7_ce0;
output   out_7_we0;
output  [31:0] out_7_d0;
output  [6:0] out_6_address0;
output   out_6_ce0;
output   out_6_we0;
output  [31:0] out_6_d0;
output  [6:0] out_5_address0;
output   out_5_ce0;
output   out_5_we0;
output  [31:0] out_5_d0;
output  [6:0] out_4_address0;
output   out_4_ce0;
output   out_4_we0;
output  [31:0] out_4_d0;
output  [6:0] out_3_address0;
output   out_3_ce0;
output   out_3_we0;
output  [31:0] out_3_d0;
output  [6:0] out_2_address0;
output   out_2_ce0;
output   out_2_we0;
output  [31:0] out_2_d0;
output  [6:0] out_1_address0;
output   out_1_ce0;
output   out_1_we0;
output  [31:0] out_1_d0;
output  [6:0] out_0_address0;
output   out_0_ce0;
output   out_0_we0;
output  [31:0] out_0_d0;
input  [31:0] conv;
output  [5:0] in_0_address0;
output   in_0_ce0;
input  [31:0] in_0_q0;
output  [5:0] in_2_address0;
output   in_2_ce0;
input  [31:0] in_2_q0;
output  [5:0] in_4_address0;
output   in_4_ce0;
input  [31:0] in_4_q0;
output  [5:0] in_6_address0;
output   in_6_ce0;
input  [31:0] in_6_q0;
output  [5:0] in_8_address0;
output   in_8_ce0;
input  [31:0] in_8_q0;
output  [5:0] in_10_address0;
output   in_10_ce0;
input  [31:0] in_10_q0;
output  [5:0] in_12_address0;
output   in_12_ce0;
input  [31:0] in_12_q0;
output  [5:0] in_14_address0;
output   in_14_ce0;
input  [31:0] in_14_q0;
output  [5:0] in_1_address0;
output   in_1_ce0;
input  [31:0] in_1_q0;
output  [5:0] in_3_address0;
output   in_3_ce0;
input  [31:0] in_3_q0;
output  [5:0] in_5_address0;
output   in_5_ce0;
input  [31:0] in_5_q0;
output  [5:0] in_7_address0;
output   in_7_ce0;
input  [31:0] in_7_q0;
output  [5:0] in_9_address0;
output   in_9_ce0;
input  [31:0] in_9_q0;
output  [5:0] in_11_address0;
output   in_11_ce0;
input  [31:0] in_11_q0;
output  [5:0] in_13_address0;
output   in_13_ce0;
input  [31:0] in_13_q0;
output  [5:0] in_15_address0;
output   in_15_ce0;
input  [31:0] in_15_q0;

reg ap_idle;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg    ap_enable_reg_pp0_iter16;
reg    ap_enable_reg_pp0_iter17;
reg    ap_enable_reg_pp0_iter18;
reg    ap_enable_reg_pp0_iter19;
reg    ap_enable_reg_pp0_iter20;
reg    ap_enable_reg_pp0_iter21;
reg    ap_enable_reg_pp0_iter22;
reg    ap_enable_reg_pp0_iter23;
reg    ap_enable_reg_pp0_iter24;
reg    ap_enable_reg_pp0_iter25;
reg    ap_enable_reg_pp0_iter26;
reg    ap_enable_reg_pp0_iter27;
reg    ap_enable_reg_pp0_iter28;
reg    ap_enable_reg_pp0_iter29;
reg    ap_enable_reg_pp0_iter30;
reg    ap_enable_reg_pp0_iter31;
reg    ap_enable_reg_pp0_iter32;
reg    ap_enable_reg_pp0_iter33;
reg    ap_enable_reg_pp0_iter34;
reg    ap_enable_reg_pp0_iter35;
reg    ap_enable_reg_pp0_iter36;
reg    ap_enable_reg_pp0_iter37;
reg    ap_idle_pp0;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln16_fu_891_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire   [3:0] ref_4oPi_table_1001_address0;
wire   [99:0] ref_4oPi_table_1001_q0;
wire   [6:0] cos_K02_address0;
wire   [27:0] cos_K02_q0;
wire   [6:0] cos_K13_address0;
wire   [21:0] cos_K13_q0;
wire   [6:0] cos_K24_address0;
wire   [13:0] cos_K24_q0;
wire   [6:0] sin_K05_address0;
wire   [28:0] sin_K05_q0;
wire   [6:0] sin_K16_address0;
wire  signed [20:0] sin_K16_q0;
wire   [6:0] sin_K27_address0;
wire  signed [12:0] sin_K27_q0;
wire    ap_block_pp0_stage0_11001;
wire   [3:0] trunc_ln16_fu_843_p1;
reg   [3:0] trunc_ln16_reg_2410;
reg   [3:0] trunc_ln16_reg_2410_pp0_iter1_reg;
reg   [3:0] trunc_ln16_reg_2410_pp0_iter2_reg;
reg   [3:0] trunc_ln16_reg_2410_pp0_iter3_reg;
reg   [3:0] trunc_ln16_reg_2410_pp0_iter4_reg;
reg   [3:0] trunc_ln16_reg_2410_pp0_iter5_reg;
reg   [3:0] trunc_ln16_reg_2410_pp0_iter6_reg;
reg   [3:0] trunc_ln16_reg_2410_pp0_iter7_reg;
reg   [3:0] trunc_ln16_reg_2410_pp0_iter8_reg;
reg   [3:0] trunc_ln16_reg_2410_pp0_iter9_reg;
reg   [3:0] trunc_ln16_reg_2410_pp0_iter10_reg;
reg   [3:0] trunc_ln16_reg_2410_pp0_iter11_reg;
reg   [3:0] trunc_ln16_reg_2410_pp0_iter12_reg;
reg   [3:0] trunc_ln16_reg_2410_pp0_iter13_reg;
reg   [3:0] trunc_ln16_reg_2410_pp0_iter14_reg;
reg   [3:0] trunc_ln16_reg_2410_pp0_iter15_reg;
reg   [3:0] trunc_ln16_reg_2410_pp0_iter16_reg;
reg   [3:0] trunc_ln16_reg_2410_pp0_iter17_reg;
reg   [3:0] trunc_ln16_reg_2410_pp0_iter18_reg;
reg   [3:0] trunc_ln16_reg_2410_pp0_iter19_reg;
reg   [3:0] trunc_ln16_reg_2410_pp0_iter20_reg;
reg   [3:0] trunc_ln16_reg_2410_pp0_iter21_reg;
reg   [3:0] trunc_ln16_reg_2410_pp0_iter22_reg;
reg   [3:0] trunc_ln16_reg_2410_pp0_iter23_reg;
reg   [3:0] trunc_ln16_reg_2410_pp0_iter24_reg;
reg   [3:0] trunc_ln16_reg_2410_pp0_iter25_reg;
reg   [3:0] trunc_ln16_reg_2410_pp0_iter26_reg;
reg   [3:0] trunc_ln16_reg_2410_pp0_iter27_reg;
reg   [3:0] trunc_ln16_reg_2410_pp0_iter28_reg;
reg   [3:0] trunc_ln16_reg_2410_pp0_iter29_reg;
reg   [3:0] trunc_ln16_reg_2410_pp0_iter30_reg;
reg   [3:0] trunc_ln16_reg_2410_pp0_iter31_reg;
reg   [3:0] trunc_ln16_reg_2410_pp0_iter32_reg;
reg   [3:0] trunc_ln16_reg_2410_pp0_iter33_reg;
reg   [3:0] trunc_ln16_reg_2410_pp0_iter34_reg;
wire   [2:0] trunc_ln16_2_fu_847_p1;
reg   [2:0] trunc_ln16_2_reg_2416;
reg   [2:0] trunc_ln16_2_reg_2416_pp0_iter1_reg;
reg   [2:0] trunc_ln16_2_reg_2416_pp0_iter2_reg;
reg   [2:0] trunc_ln16_2_reg_2416_pp0_iter3_reg;
reg   [2:0] trunc_ln16_2_reg_2416_pp0_iter4_reg;
reg   [2:0] trunc_ln16_2_reg_2416_pp0_iter5_reg;
reg   [2:0] trunc_ln16_2_reg_2416_pp0_iter6_reg;
reg   [2:0] trunc_ln16_2_reg_2416_pp0_iter7_reg;
reg   [2:0] trunc_ln16_2_reg_2416_pp0_iter8_reg;
reg   [2:0] trunc_ln16_2_reg_2416_pp0_iter9_reg;
reg   [2:0] trunc_ln16_2_reg_2416_pp0_iter10_reg;
reg   [2:0] trunc_ln16_2_reg_2416_pp0_iter11_reg;
reg   [2:0] trunc_ln16_2_reg_2416_pp0_iter12_reg;
reg   [2:0] trunc_ln16_2_reg_2416_pp0_iter13_reg;
reg   [2:0] trunc_ln16_2_reg_2416_pp0_iter14_reg;
reg   [2:0] trunc_ln16_2_reg_2416_pp0_iter15_reg;
reg   [2:0] trunc_ln16_2_reg_2416_pp0_iter16_reg;
reg   [2:0] trunc_ln16_2_reg_2416_pp0_iter17_reg;
reg   [2:0] trunc_ln16_2_reg_2416_pp0_iter18_reg;
reg   [2:0] trunc_ln16_2_reg_2416_pp0_iter19_reg;
reg   [2:0] trunc_ln16_2_reg_2416_pp0_iter20_reg;
reg   [2:0] trunc_ln16_2_reg_2416_pp0_iter21_reg;
reg   [2:0] trunc_ln16_2_reg_2416_pp0_iter22_reg;
reg   [2:0] trunc_ln16_2_reg_2416_pp0_iter23_reg;
reg   [2:0] trunc_ln16_2_reg_2416_pp0_iter24_reg;
reg   [2:0] trunc_ln16_2_reg_2416_pp0_iter25_reg;
reg   [2:0] trunc_ln16_2_reg_2416_pp0_iter26_reg;
reg   [2:0] trunc_ln16_2_reg_2416_pp0_iter27_reg;
reg   [2:0] trunc_ln16_2_reg_2416_pp0_iter28_reg;
reg   [2:0] trunc_ln16_2_reg_2416_pp0_iter29_reg;
reg   [2:0] trunc_ln16_2_reg_2416_pp0_iter30_reg;
reg   [2:0] trunc_ln16_2_reg_2416_pp0_iter31_reg;
reg   [2:0] trunc_ln16_2_reg_2416_pp0_iter32_reg;
reg   [2:0] trunc_ln16_2_reg_2416_pp0_iter33_reg;
reg   [2:0] trunc_ln16_2_reg_2416_pp0_iter34_reg;
reg   [2:0] trunc_ln16_2_reg_2416_pp0_iter35_reg;
reg   [2:0] trunc_ln16_2_reg_2416_pp0_iter36_reg;
reg   [6:0] lshr_ln_reg_2420;
reg   [6:0] lshr_ln_reg_2420_pp0_iter1_reg;
reg   [6:0] lshr_ln_reg_2420_pp0_iter2_reg;
reg   [6:0] lshr_ln_reg_2420_pp0_iter3_reg;
reg   [6:0] lshr_ln_reg_2420_pp0_iter4_reg;
reg   [6:0] lshr_ln_reg_2420_pp0_iter5_reg;
reg   [6:0] lshr_ln_reg_2420_pp0_iter6_reg;
reg   [6:0] lshr_ln_reg_2420_pp0_iter7_reg;
reg   [6:0] lshr_ln_reg_2420_pp0_iter8_reg;
reg   [6:0] lshr_ln_reg_2420_pp0_iter9_reg;
reg   [6:0] lshr_ln_reg_2420_pp0_iter10_reg;
reg   [6:0] lshr_ln_reg_2420_pp0_iter11_reg;
reg   [6:0] lshr_ln_reg_2420_pp0_iter12_reg;
reg   [6:0] lshr_ln_reg_2420_pp0_iter13_reg;
reg   [6:0] lshr_ln_reg_2420_pp0_iter14_reg;
reg   [6:0] lshr_ln_reg_2420_pp0_iter15_reg;
reg   [6:0] lshr_ln_reg_2420_pp0_iter16_reg;
reg   [6:0] lshr_ln_reg_2420_pp0_iter17_reg;
reg   [6:0] lshr_ln_reg_2420_pp0_iter18_reg;
reg   [6:0] lshr_ln_reg_2420_pp0_iter19_reg;
reg   [6:0] lshr_ln_reg_2420_pp0_iter20_reg;
reg   [6:0] lshr_ln_reg_2420_pp0_iter21_reg;
reg   [6:0] lshr_ln_reg_2420_pp0_iter22_reg;
reg   [6:0] lshr_ln_reg_2420_pp0_iter23_reg;
reg   [6:0] lshr_ln_reg_2420_pp0_iter24_reg;
reg   [6:0] lshr_ln_reg_2420_pp0_iter25_reg;
reg   [6:0] lshr_ln_reg_2420_pp0_iter26_reg;
reg   [6:0] lshr_ln_reg_2420_pp0_iter27_reg;
reg   [6:0] lshr_ln_reg_2420_pp0_iter28_reg;
reg   [6:0] lshr_ln_reg_2420_pp0_iter29_reg;
reg   [6:0] lshr_ln_reg_2420_pp0_iter30_reg;
reg   [6:0] lshr_ln_reg_2420_pp0_iter31_reg;
reg   [6:0] lshr_ln_reg_2420_pp0_iter32_reg;
reg   [6:0] lshr_ln_reg_2420_pp0_iter33_reg;
reg   [6:0] lshr_ln_reg_2420_pp0_iter34_reg;
reg   [6:0] lshr_ln_reg_2420_pp0_iter35_reg;
reg   [6:0] lshr_ln_reg_2420_pp0_iter36_reg;
reg   [5:0] lshr_ln16_1_reg_2425;
reg   [5:0] lshr_ln16_1_reg_2425_pp0_iter1_reg;
reg   [5:0] lshr_ln16_1_reg_2425_pp0_iter2_reg;
reg   [5:0] lshr_ln16_1_reg_2425_pp0_iter3_reg;
reg   [5:0] lshr_ln16_1_reg_2425_pp0_iter4_reg;
reg   [5:0] lshr_ln16_1_reg_2425_pp0_iter5_reg;
reg   [5:0] lshr_ln16_1_reg_2425_pp0_iter6_reg;
reg   [5:0] lshr_ln16_1_reg_2425_pp0_iter7_reg;
reg   [5:0] lshr_ln16_1_reg_2425_pp0_iter8_reg;
reg   [5:0] lshr_ln16_1_reg_2425_pp0_iter9_reg;
reg   [5:0] lshr_ln16_1_reg_2425_pp0_iter10_reg;
reg   [5:0] lshr_ln16_1_reg_2425_pp0_iter11_reg;
reg   [5:0] lshr_ln16_1_reg_2425_pp0_iter12_reg;
reg   [5:0] lshr_ln16_1_reg_2425_pp0_iter13_reg;
reg   [5:0] lshr_ln16_1_reg_2425_pp0_iter14_reg;
reg   [5:0] lshr_ln16_1_reg_2425_pp0_iter15_reg;
reg   [5:0] lshr_ln16_1_reg_2425_pp0_iter16_reg;
reg   [5:0] lshr_ln16_1_reg_2425_pp0_iter17_reg;
reg   [5:0] lshr_ln16_1_reg_2425_pp0_iter18_reg;
reg   [5:0] lshr_ln16_1_reg_2425_pp0_iter19_reg;
reg   [5:0] lshr_ln16_1_reg_2425_pp0_iter20_reg;
reg   [5:0] lshr_ln16_1_reg_2425_pp0_iter21_reg;
reg   [5:0] lshr_ln16_1_reg_2425_pp0_iter22_reg;
reg   [5:0] lshr_ln16_1_reg_2425_pp0_iter23_reg;
reg   [5:0] lshr_ln16_1_reg_2425_pp0_iter24_reg;
reg   [5:0] lshr_ln16_1_reg_2425_pp0_iter25_reg;
reg   [5:0] lshr_ln16_1_reg_2425_pp0_iter26_reg;
reg   [5:0] lshr_ln16_1_reg_2425_pp0_iter27_reg;
reg   [5:0] lshr_ln16_1_reg_2425_pp0_iter28_reg;
reg   [5:0] lshr_ln16_1_reg_2425_pp0_iter29_reg;
reg   [5:0] lshr_ln16_1_reg_2425_pp0_iter30_reg;
reg   [5:0] lshr_ln16_1_reg_2425_pp0_iter31_reg;
reg   [5:0] lshr_ln16_1_reg_2425_pp0_iter32_reg;
wire   [5:0] head_dim_fu_871_p1;
reg   [5:0] head_dim_reg_2430;
wire   [31:0] grp_fu_794_p1;
wire   [31:0] grp_fu_772_p2;
reg   [31:0] mul_reg_2449;
wire   [31:0] grp_fu_777_p2;
reg   [31:0] y_assign_reg_2455;
wire   [31:0] grp_pow_generic_float_s_fu_763_ap_return;
reg   [31:0] tmp_reg_2460;
wire    ap_block_pp0_stage0_11001_ignoreCallOp102;
wire   [31:0] grp_fu_782_p2;
reg   [31:0] val_reg_2466;
reg   [0:0] din_sign_reg_2471;
reg   [0:0] din_sign_reg_2471_pp0_iter23_reg;
reg   [0:0] din_sign_reg_2471_pp0_iter24_reg;
reg   [0:0] din_sign_reg_2471_pp0_iter25_reg;
reg   [0:0] din_sign_reg_2471_pp0_iter26_reg;
reg   [0:0] din_sign_reg_2471_pp0_iter27_reg;
reg   [0:0] din_sign_reg_2471_pp0_iter28_reg;
reg   [0:0] din_sign_reg_2471_pp0_iter29_reg;
reg   [0:0] din_sign_reg_2471_pp0_iter30_reg;
reg   [0:0] din_sign_reg_2471_pp0_iter31_reg;
reg   [0:0] din_sign_reg_2471_pp0_iter32_reg;
wire   [7:0] din_exp_fu_942_p3;
reg   [7:0] din_exp_reg_2477;
reg   [7:0] din_exp_reg_2477_pp0_iter23_reg;
reg   [7:0] din_exp_reg_2477_pp0_iter24_reg;
reg   [7:0] din_exp_reg_2477_pp0_iter25_reg;
wire   [22:0] din_sig_fu_950_p1;
reg   [22:0] din_sig_reg_2484;
reg   [22:0] din_sig_reg_2484_pp0_iter23_reg;
wire   [0:0] closepath_fu_954_p2;
reg   [0:0] closepath_reg_2490;
reg   [0:0] closepath_reg_2490_pp0_iter23_reg;
reg   [0:0] closepath_reg_2490_pp0_iter24_reg;
reg   [0:0] closepath_reg_2490_pp0_iter25_reg;
wire   [3:0] trunc_ln379_fu_993_p1;
reg   [3:0] trunc_ln379_reg_2501;
reg  signed [79:0] Med_reg_2506;
wire   [0:0] and_ln179_fu_1043_p2;
reg   [0:0] and_ln179_reg_2517;
reg   [0:0] and_ln179_reg_2517_pp0_iter25_reg;
reg   [0:0] and_ln179_reg_2517_pp0_iter26_reg;
reg   [0:0] and_ln179_reg_2517_pp0_iter27_reg;
reg   [0:0] and_ln179_reg_2517_pp0_iter28_reg;
reg   [0:0] and_ln179_reg_2517_pp0_iter29_reg;
reg   [0:0] and_ln179_reg_2517_pp0_iter30_reg;
reg   [0:0] and_ln179_reg_2517_pp0_iter31_reg;
reg   [0:0] and_ln179_reg_2517_pp0_iter32_reg;
wire   [2:0] k_fu_1069_p3;
reg   [2:0] k_reg_2527;
reg   [2:0] k_reg_2527_pp0_iter26_reg;
reg   [2:0] k_reg_2527_pp0_iter27_reg;
reg   [2:0] k_reg_2527_pp0_iter28_reg;
reg   [2:0] k_reg_2527_pp0_iter29_reg;
reg   [2:0] k_reg_2527_pp0_iter30_reg;
reg   [2:0] k_reg_2527_pp0_iter31_reg;
reg   [2:0] k_reg_2527_pp0_iter32_reg;
wire   [57:0] Mx_bits_6_fu_1086_p3;
reg   [57:0] Mx_bits_6_reg_2533;
reg   [28:0] tmp_4_reg_2538;
wire  signed [7:0] Ex_2_fu_1142_p2;
reg  signed [7:0] Ex_2_reg_2543;
reg  signed [7:0] Ex_2_reg_2543_pp0_iter27_reg;
reg  signed [7:0] Ex_2_reg_2543_pp0_iter28_reg;
reg  signed [7:0] Ex_2_reg_2543_pp0_iter29_reg;
reg  signed [7:0] Ex_2_reg_2543_pp0_iter30_reg;
reg  signed [7:0] Ex_2_reg_2543_pp0_iter31_reg;
reg  signed [7:0] Ex_2_reg_2543_pp0_iter32_reg;
reg   [0:0] tmp_22_reg_2550;
reg   [28:0] tmp_s_reg_2556;
reg   [28:0] tmp_s_reg_2556_pp0_iter27_reg;
reg   [28:0] tmp_s_reg_2556_pp0_iter28_reg;
reg   [28:0] tmp_s_reg_2556_pp0_iter29_reg;
reg   [28:0] tmp_s_reg_2556_pp0_iter30_reg;
wire   [0:0] icmp_ln186_fu_1166_p2;
reg   [0:0] icmp_ln186_reg_2562;
reg   [0:0] icmp_ln186_reg_2562_pp0_iter27_reg;
reg   [0:0] icmp_ln186_reg_2562_pp0_iter28_reg;
reg   [0:0] icmp_ln186_reg_2562_pp0_iter29_reg;
reg   [0:0] icmp_ln186_reg_2562_pp0_iter30_reg;
reg   [0:0] icmp_ln186_reg_2562_pp0_iter31_reg;
reg   [0:0] icmp_ln186_reg_2562_pp0_iter32_reg;
wire   [21:0] B_fu_1208_p1;
reg   [21:0] B_reg_2571;
reg   [21:0] B_reg_2571_pp0_iter28_reg;
reg   [6:0] A_reg_2577;
reg   [14:0] B_trunc_reg_2582;
reg   [14:0] tmp_16_reg_2597;
reg   [26:0] trunc_ln8_reg_2623;
reg   [20:0] tmp_15_reg_2628;
reg   [12:0] tmp_17_reg_2633;
reg   [19:0] trunc_ln9_reg_2638;
reg   [11:0] trunc_ln7_reg_2643;
reg   [27:0] trunc_ln10_reg_2648;
wire   [26:0] add_ln75_1_fu_1447_p2;
reg   [26:0] add_ln75_1_reg_2653;
reg   [26:0] add_ln75_1_reg_2653_pp0_iter31_reg;
wire   [27:0] add_ln80_1_fu_1469_p2;
reg   [27:0] add_ln80_1_reg_2658;
wire   [28:0] cos_result_fu_1493_p2;
reg   [28:0] cos_result_reg_2673;
wire   [12:0] trunc_ln276_fu_1525_p1;
reg   [12:0] trunc_ln276_reg_2678;
wire   [31:0] c_5_fu_1529_p3;
reg   [31:0] c_5_reg_2683;
wire   [5:0] trunc_ln281_fu_1537_p1;
reg   [5:0] trunc_ln281_reg_2688;
wire   [31:0] c_6_fu_1581_p3;
reg   [31:0] c_6_reg_2694;
wire   [5:0] trunc_ln281_5_fu_1589_p1;
reg   [5:0] trunc_ln281_5_reg_2699;
wire   [31:0] c_2_fu_1593_p3;
reg   [31:0] c_2_reg_2705;
wire   [5:0] trunc_ln281_6_fu_1601_p1;
reg   [5:0] trunc_ln281_6_reg_2710;
reg   [26:0] trunc_ln12_reg_2715;
wire   [0:0] icmp_ln306_fu_1615_p2;
reg   [0:0] icmp_ln306_reg_2720;
wire   [63:0] zext_ln16_1_fu_1621_p1;
reg   [63:0] zext_ln16_1_reg_2725;
wire   [0:0] sin_results_sign_2_fu_2037_p3;
reg   [0:0] sin_results_sign_2_reg_2737;
wire   [7:0] sin_results_exp_1_fu_2043_p3;
reg   [7:0] sin_results_exp_1_reg_2742;
wire   [22:0] sin_results_sig_1_fu_2050_p3;
reg   [22:0] sin_results_sig_1_reg_2747;
wire   [0:0] cos_results_sign_2_fu_2062_p2;
reg   [0:0] cos_results_sign_2_reg_2752;
wire   [7:0] cos_results_exp_2_fu_2079_p3;
reg   [7:0] cos_results_exp_2_reg_2757;
wire   [22:0] cos_results_sig_2_fu_2095_p3;
reg   [22:0] cos_results_sig_2_reg_2762;
wire   [0:0] tmp_1_fu_2103_p19;
reg   [0:0] tmp_1_reg_2767;
wire   [31:0] s_out_4_fu_2196_p3;
reg   [31:0] s_out_4_reg_2813;
reg   [31:0] s_out_4_reg_2813_pp0_iter35_reg;
wire   [31:0] c_out_4_fu_2203_p3;
reg   [31:0] c_out_4_reg_2820;
reg   [31:0] c_out_4_reg_2820_pp0_iter35_reg;
wire   [31:0] tmp_8_fu_2242_p19;
wire   [31:0] tmp_5_fu_2297_p19;
reg   [31:0] tmp_5_reg_2873;
wire   [31:0] grp_fu_786_p2;
reg   [31:0] mul7_reg_2881;
wire   [31:0] grp_fu_790_p2;
reg   [31:0] mul2_reg_2887;
wire    ap_block_pp0_stage0_ignoreCallOp90;
wire   [63:0] zext_ln378_fu_984_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln72_fu_1249_p1;
wire   [63:0] zext_ln16_fu_2354_p1;
reg   [9:0] i183_fu_350;
wire   [9:0] i_fu_885_p2;
wire    ap_loop_init;
reg   [9:0] ap_sig_allocacmp_i183_load;
reg    ref_4oPi_table_1001_ce0_local;
reg    cos_K02_ce0_local;
reg    cos_K13_ce0_local;
reg    cos_K24_ce0_local;
reg    sin_K05_ce0_local;
reg    sin_K16_ce0_local;
reg    sin_K27_ce0_local;
reg    in_1_ce0_local;
reg    in_3_ce0_local;
reg    in_5_ce0_local;
reg    in_7_ce0_local;
reg    in_9_ce0_local;
reg    in_11_ce0_local;
reg    in_13_ce0_local;
reg    in_15_ce0_local;
reg    in_0_ce0_local;
reg    in_2_ce0_local;
reg    in_4_ce0_local;
reg    in_6_ce0_local;
reg    in_8_ce0_local;
reg    in_10_ce0_local;
reg    in_12_ce0_local;
reg    in_14_ce0_local;
reg    out_4_we0_local;
wire   [31:0] grp_fu_808_p4;
reg    out_4_ce0_local;
reg    out_5_we0_local;
wire   [31:0] grp_fu_797_p4;
reg    out_5_ce0_local;
reg    out_2_we0_local;
reg    out_2_ce0_local;
reg    out_3_we0_local;
reg    out_3_ce0_local;
reg    out_0_we0_local;
reg    out_0_ce0_local;
reg    out_1_we0_local;
reg    out_1_ce0_local;
reg    out_6_we0_local;
reg    out_6_ce0_local;
reg    out_7_we0_local;
reg    out_7_ce0_local;
reg   [31:0] grp_fu_772_p0;
wire   [31:0] grp_fu_772_p1;
reg   [31:0] grp_fu_777_p0;
wire   [31:0] grp_fu_777_p1;
reg   [31:0] grp_fu_782_p0;
reg   [31:0] grp_fu_782_p1;
reg   [31:0] grp_fu_786_p0;
reg   [31:0] grp_fu_786_p1;
reg   [31:0] grp_fu_790_p0;
reg   [31:0] grp_fu_790_p1;
wire   [31:0] grp_fu_794_p0;
wire   [28:0] grp_fu_819_p0;
wire   [27:0] grp_fu_819_p1;
wire   [23:0] grp_fu_823_p1;
wire   [31:0] data_fu_931_p1;
wire   [7:0] add_ln376_fu_960_p2;
wire   [7:0] addr_fu_966_p3;
wire   [3:0] lshr_ln5_fu_974_p4;
wire   [99:0] zext_ln379_fu_997_p1;
wire   [99:0] shl_ln379_fu_1000_p2;
wire   [23:0] X_fu_1014_p3;
wire   [0:0] icmp_ln179_fu_1033_p2;
wire   [0:0] icmp_ln179_1_fu_1038_p2;
wire   [79:0] grp_fu_823_p2;
wire   [2:0] trunc_ln_fu_1059_p4;
wire   [57:0] Mx_bits_fu_1049_p4;
wire   [0:0] trunc_ln491_fu_1076_p1;
wire   [57:0] Mx_bits_4_fu_1080_p2;
wire   [7:0] Ex_fu_1102_p2;
wire   [29:0] Mx_zeros_fu_1121_p1;
wire   [29:0] Mx_zeros_fu_1121_p3;
wire   [57:0] zext_ln504_fu_1129_p1;
wire   [7:0] select_ln453_fu_1107_p3;
wire   [7:0] trunc_ln505_fu_1138_p1;
wire   [57:0] shl_ln504_fu_1133_p2;
wire   [7:0] sub_ln506_fu_1171_p2;
wire   [7:0] select_ln506_fu_1176_p3;
wire   [31:0] zext_ln506_1_fu_1186_p1;
wire   [31:0] zext_ln506_fu_1182_p1;
wire   [31:0] lshr_ln506_fu_1189_p2;
wire   [31:0] shl_ln506_fu_1195_p2;
wire   [31:0] select_ln506_2_fu_1201_p3;
wire   [14:0] mul_ln69_fu_1243_p0;
wire   [29:0] zext_ln69_fu_1232_p1;
wire   [14:0] mul_ln69_fu_1243_p1;
wire   [29:0] mul_ln69_fu_1243_p2;
wire   [21:0] mul_ln73_fu_1317_p0;
wire   [21:0] mul_ln73_fu_1317_p1;
wire   [43:0] mul_ln73_fu_1317_p2;
wire   [14:0] mul_ln74_fu_1348_p0;
wire   [13:0] mul_ln74_fu_1348_p1;
wire   [28:0] mul_ln74_fu_1348_p2;
wire   [21:0] mul_ln78_fu_1379_p0;
wire   [42:0] mul_ln78_fu_1379_p2;
wire   [14:0] mul_ln79_fu_1410_p0;
wire   [27:0] mul_ln79_fu_1410_p2;
wire   [26:0] zext_ln74_2_fu_1439_p1;
wire   [26:0] add_ln75_fu_1442_p2;
wire   [26:0] zext_ln73_2_fu_1436_p1;
wire  signed [20:0] sext_ln80_fu_1453_p1;
wire  signed [20:0] sext_ln80_1_fu_1456_p1;
wire   [20:0] add_ln80_fu_1459_p2;
wire  signed [27:0] sext_ln80_2_fu_1465_p1;
wire   [28:0] zext_ln75_fu_1490_p1;
wire   [56:0] grp_fu_819_p2;
wire   [15:0] tmp_6_fu_1509_p3;
wire   [31:0] c_5_fu_1529_p1;
wire   [14:0] tmp_10_fu_1541_p4;
wire   [30:0] out_bits_7_fu_1551_p3;
wire   [12:0] tmp_9_fu_1563_p4;
wire   [31:0] c_6_fu_1581_p1;
wire   [31:0] c_2_fu_1593_p1;
wire   [27:0] trunc_ln11_fu_1499_p4;
wire   [31:0] c_1_fu_1639_p1;
wire   [31:0] c_1_fu_1639_p3;
wire   [31:0] zext_ln291_fu_1651_p1;
wire   [31:0] shl_ln291_fu_1654_p2;
wire   [5:0] trunc_ln281_4_fu_1647_p1;
wire   [27:0] in_shift_3_fu_1659_p1;
wire   [31:0] zext_ln291_1_fu_1674_p1;
wire   [0:0] icmp_ln292_fu_1663_p2;
wire   [5:0] shift_6_fu_1668_p2;
wire   [5:0] shift_2_fu_1684_p3;
wire   [6:0] zext_ln287_fu_1691_p1;
wire   [6:0] newexp_4_fu_1695_p2;
wire   [31:0] shl_ln291_1_fu_1678_p2;
wire   [22:0] tmp_18_fu_1705_p4;
wire   [22:0] tmp_19_fu_1715_p4;
wire   [31:0] zext_ln291_3_fu_1736_p1;
wire   [31:0] shl_ln291_2_fu_1739_p2;
wire   [27:0] in_shift_4_fu_1744_p1;
wire   [31:0] zext_ln291_2_fu_1758_p1;
wire   [0:0] icmp_ln292_1_fu_1748_p2;
wire   [5:0] shift_8_fu_1753_p2;
wire   [5:0] shift_5_fu_1767_p3;
wire  signed [8:0] sext_ln163_fu_1733_p1;
wire   [8:0] add_ln300_fu_1778_p2;
wire   [8:0] zext_ln287_1_fu_1774_p1;
wire   [8:0] newexp_fu_1784_p2;
wire   [0:0] tmp_23_fu_1790_p3;
wire   [31:0] shl_ln291_3_fu_1762_p2;
wire   [22:0] tmp_20_fu_1807_p4;
wire   [22:0] tmp_21_fu_1817_p4;
wire   [0:0] sin_results_sign_fu_1841_p33;
wire   [3:0] index_fu_1835_p3;
wire   [0:0] cos_results_sign_fu_1913_p33;
wire   [0:0] sin_results_sign_fu_1841_p35;
wire   [0:0] xor_ln186_fu_1985_p2;
wire   [0:0] or_ln306_fu_1798_p2;
wire   [0:0] or_ln186_fu_2003_p2;
wire   [7:0] select_ln186_fu_1996_p3;
wire   [7:0] empty_fu_1803_p1;
wire   [22:0] select_ln186_5_fu_2016_p3;
wire   [22:0] empty_504_fu_1827_p3;
wire   [0:0] cos_results_sign_fu_1913_p35;
wire   [0:0] sin_results_sign_3_fu_1990_p2;
wire   [7:0] sin_results_exp_fu_2008_p3;
wire   [22:0] sin_results_sig_fu_2023_p3;
wire   [0:0] cos_results_sign_3_fu_2031_p2;
wire   [0:0] not_and_ln179_fu_2057_p2;
wire   [0:0] empty_505_fu_2075_p2;
wire   [7:0] cos_results_exp_1_fu_2068_p3;
wire   [7:0] out_exp_fu_1701_p1;
wire   [22:0] cos_results_sig_1_cast_fu_2087_p3;
wire   [22:0] significand_fu_1725_p3;
wire   [0:0] tmp_1_fu_2103_p17;
wire   [31:0] t_5_fu_2174_p4;
wire   [31:0] t_6_fu_2181_p4;
wire   [31:0] s_out_fu_2188_p1;
wire   [31:0] c_out_fu_2192_p1;
wire   [31:0] tmp_8_fu_2242_p17;
wire   [31:0] tmp_5_fu_2297_p17;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg    ap_loop_exit_ready_pp0_iter8_reg;
reg    ap_loop_exit_ready_pp0_iter9_reg;
reg    ap_loop_exit_ready_pp0_iter10_reg;
reg    ap_loop_exit_ready_pp0_iter11_reg;
reg    ap_loop_exit_ready_pp0_iter12_reg;
reg    ap_loop_exit_ready_pp0_iter13_reg;
reg    ap_loop_exit_ready_pp0_iter14_reg;
reg    ap_loop_exit_ready_pp0_iter15_reg;
reg    ap_loop_exit_ready_pp0_iter16_reg;
reg    ap_loop_exit_ready_pp0_iter17_reg;
reg    ap_loop_exit_ready_pp0_iter18_reg;
reg    ap_loop_exit_ready_pp0_iter19_reg;
reg    ap_loop_exit_ready_pp0_iter20_reg;
reg    ap_loop_exit_ready_pp0_iter21_reg;
reg    ap_loop_exit_ready_pp0_iter22_reg;
reg    ap_loop_exit_ready_pp0_iter23_reg;
reg    ap_loop_exit_ready_pp0_iter24_reg;
reg    ap_loop_exit_ready_pp0_iter25_reg;
reg    ap_loop_exit_ready_pp0_iter26_reg;
reg    ap_loop_exit_ready_pp0_iter27_reg;
reg    ap_loop_exit_ready_pp0_iter28_reg;
reg    ap_loop_exit_ready_pp0_iter29_reg;
reg    ap_loop_exit_ready_pp0_iter30_reg;
reg    ap_loop_exit_ready_pp0_iter31_reg;
reg    ap_loop_exit_ready_pp0_iter32_reg;
reg    ap_loop_exit_ready_pp0_iter33_reg;
reg    ap_loop_exit_ready_pp0_iter34_reg;
reg    ap_loop_exit_ready_pp0_iter35_reg;
reg    ap_loop_exit_ready_pp0_iter36_reg;
reg    ap_loop_exit_ready_pp0_iter37_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire   [56:0] grp_fu_819_p00;
wire   [56:0] grp_fu_819_p10;
wire   [79:0] grp_fu_823_p10;
wire   [43:0] mul_ln73_fu_1317_p00;
wire   [43:0] mul_ln73_fu_1317_p10;
wire   [28:0] mul_ln74_fu_1348_p00;
wire   [28:0] mul_ln74_fu_1348_p10;
wire   [42:0] mul_ln78_fu_1379_p00;
wire   [27:0] mul_ln79_fu_1410_p00;
wire   [29:0] Mx_zeros_fu_1121_p0;
wire   [0:0] Mx_zeros_fu_1121_p2;
wire   [31:0] c_5_fu_1529_p0;
wire   [0:0] c_5_fu_1529_p2;
wire   [31:0] c_6_fu_1581_p0;
wire   [0:0] c_6_fu_1581_p2;
wire   [31:0] c_2_fu_1593_p0;
wire   [0:0] c_2_fu_1593_p2;
wire   [31:0] c_1_fu_1639_p0;
wire   [0:0] c_1_fu_1639_p2;
wire   [3:0] sin_results_sign_fu_1841_p1;
wire   [3:0] sin_results_sign_fu_1841_p3;
wire   [3:0] sin_results_sign_fu_1841_p5;
wire   [3:0] sin_results_sign_fu_1841_p7;
wire   [3:0] sin_results_sign_fu_1841_p9;
wire   [3:0] sin_results_sign_fu_1841_p11;
wire   [3:0] sin_results_sign_fu_1841_p13;
wire   [3:0] sin_results_sign_fu_1841_p15;
wire  signed [3:0] sin_results_sign_fu_1841_p17;
wire  signed [3:0] sin_results_sign_fu_1841_p19;
wire  signed [3:0] sin_results_sign_fu_1841_p21;
wire  signed [3:0] sin_results_sign_fu_1841_p23;
wire  signed [3:0] sin_results_sign_fu_1841_p25;
wire  signed [3:0] sin_results_sign_fu_1841_p27;
wire  signed [3:0] sin_results_sign_fu_1841_p29;
wire  signed [3:0] sin_results_sign_fu_1841_p31;
wire   [3:0] cos_results_sign_fu_1913_p1;
wire   [3:0] cos_results_sign_fu_1913_p3;
wire   [3:0] cos_results_sign_fu_1913_p5;
wire   [3:0] cos_results_sign_fu_1913_p7;
wire   [3:0] cos_results_sign_fu_1913_p9;
wire   [3:0] cos_results_sign_fu_1913_p11;
wire   [3:0] cos_results_sign_fu_1913_p13;
wire   [3:0] cos_results_sign_fu_1913_p15;
wire  signed [3:0] cos_results_sign_fu_1913_p17;
wire  signed [3:0] cos_results_sign_fu_1913_p19;
wire  signed [3:0] cos_results_sign_fu_1913_p21;
wire  signed [3:0] cos_results_sign_fu_1913_p23;
wire  signed [3:0] cos_results_sign_fu_1913_p25;
wire  signed [3:0] cos_results_sign_fu_1913_p27;
wire  signed [3:0] cos_results_sign_fu_1913_p29;
wire  signed [3:0] cos_results_sign_fu_1913_p31;
wire   [2:0] tmp_1_fu_2103_p1;
wire   [2:0] tmp_1_fu_2103_p3;
wire   [2:0] tmp_1_fu_2103_p5;
wire   [2:0] tmp_1_fu_2103_p7;
wire  signed [2:0] tmp_1_fu_2103_p9;
wire  signed [2:0] tmp_1_fu_2103_p11;
wire  signed [2:0] tmp_1_fu_2103_p13;
wire  signed [2:0] tmp_1_fu_2103_p15;
wire   [3:0] tmp_8_fu_2242_p1;
wire   [3:0] tmp_8_fu_2242_p3;
wire   [3:0] tmp_8_fu_2242_p5;
wire   [3:0] tmp_8_fu_2242_p7;
wire  signed [3:0] tmp_8_fu_2242_p9;
wire  signed [3:0] tmp_8_fu_2242_p11;
wire  signed [3:0] tmp_8_fu_2242_p13;
wire  signed [3:0] tmp_8_fu_2242_p15;
wire   [3:0] tmp_5_fu_2297_p1;
wire   [3:0] tmp_5_fu_2297_p3;
wire   [3:0] tmp_5_fu_2297_p5;
wire   [3:0] tmp_5_fu_2297_p7;
wire  signed [3:0] tmp_5_fu_2297_p9;
wire  signed [3:0] tmp_5_fu_2297_p11;
wire  signed [3:0] tmp_5_fu_2297_p13;
wire  signed [3:0] tmp_5_fu_2297_p15;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
#0 ap_enable_reg_pp0_iter16 = 1'b0;
#0 ap_enable_reg_pp0_iter17 = 1'b0;
#0 ap_enable_reg_pp0_iter18 = 1'b0;
#0 ap_enable_reg_pp0_iter19 = 1'b0;
#0 ap_enable_reg_pp0_iter20 = 1'b0;
#0 ap_enable_reg_pp0_iter21 = 1'b0;
#0 ap_enable_reg_pp0_iter22 = 1'b0;
#0 ap_enable_reg_pp0_iter23 = 1'b0;
#0 ap_enable_reg_pp0_iter24 = 1'b0;
#0 ap_enable_reg_pp0_iter25 = 1'b0;
#0 ap_enable_reg_pp0_iter26 = 1'b0;
#0 ap_enable_reg_pp0_iter27 = 1'b0;
#0 ap_enable_reg_pp0_iter28 = 1'b0;
#0 ap_enable_reg_pp0_iter29 = 1'b0;
#0 ap_enable_reg_pp0_iter30 = 1'b0;
#0 ap_enable_reg_pp0_iter31 = 1'b0;
#0 ap_enable_reg_pp0_iter32 = 1'b0;
#0 ap_enable_reg_pp0_iter33 = 1'b0;
#0 ap_enable_reg_pp0_iter34 = 1'b0;
#0 ap_enable_reg_pp0_iter35 = 1'b0;
#0 ap_enable_reg_pp0_iter36 = 1'b0;
#0 ap_enable_reg_pp0_iter37 = 1'b0;
#0 i183_fu_350 = 10'd0;
#0 ap_done_reg = 1'b0;
end

kernel_mhsa_RoPE_Pipeline_VITIS_LOOP_16_1_ref_4oPi_table_100_ROM_1P_LUTRAM_1R #(
    .DataWidth( 100 ),
    .AddressRange( 13 ),
    .AddressWidth( 4 ))
ref_4oPi_table_1001_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(ref_4oPi_table_1001_address0),
    .ce0(ref_4oPi_table_1001_ce0_local),
    .q0(ref_4oPi_table_1001_q0)
);

kernel_mhsa_RoPE_Pipeline_VITIS_LOOP_16_1_second_order_float_cos_K0_ROM_1P_LUTRAM_1R #(
    .DataWidth( 28 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
cos_K02_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(cos_K02_address0),
    .ce0(cos_K02_ce0_local),
    .q0(cos_K02_q0)
);

kernel_mhsa_RoPE_Pipeline_VITIS_LOOP_16_1_second_order_float_cos_K1_ROM_1P_LUTRAM_1R #(
    .DataWidth( 22 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
cos_K13_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(cos_K13_address0),
    .ce0(cos_K13_ce0_local),
    .q0(cos_K13_q0)
);

kernel_mhsa_RoPE_Pipeline_VITIS_LOOP_16_1_second_order_float_cos_K2_ROM_1P_LUTRAM_1R #(
    .DataWidth( 14 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
cos_K24_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(cos_K24_address0),
    .ce0(cos_K24_ce0_local),
    .q0(cos_K24_q0)
);

kernel_mhsa_RoPE_Pipeline_VITIS_LOOP_16_1_second_order_float_sin_K0_ROM_1P_LUTRAM_1R #(
    .DataWidth( 29 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
sin_K05_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(sin_K05_address0),
    .ce0(sin_K05_ce0_local),
    .q0(sin_K05_q0)
);

kernel_mhsa_RoPE_Pipeline_VITIS_LOOP_16_1_second_order_float_sin_K1_ROM_1P_LUTRAM_1R #(
    .DataWidth( 21 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
sin_K16_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(sin_K16_address0),
    .ce0(sin_K16_ce0_local),
    .q0(sin_K16_q0)
);

kernel_mhsa_RoPE_Pipeline_VITIS_LOOP_16_1_second_order_float_sin_K2_ROM_1P_LUTRAM_1R #(
    .DataWidth( 13 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
sin_K27_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(sin_K27_address0),
    .ce0(sin_K27_ce0_local),
    .q0(sin_K27_q0)
);

kernel_mhsa_pow_generic_float_s grp_pow_generic_float_s_fu_763(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .exp(y_assign_reg_2455),
    .ap_return(grp_pow_generic_float_s_fu_763_ap_return)
);

kernel_mhsa_fmul_32ns_32ns_32_1_primitive_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_1_primitive_dsp_1_U439(
    .din0(grp_fu_772_p0),
    .din1(grp_fu_772_p1),
    .dout(grp_fu_772_p2)
);

kernel_mhsa_fmul_32ns_32ns_32_1_primitive_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_1_primitive_dsp_1_U440(
    .din0(grp_fu_777_p0),
    .din1(grp_fu_777_p1),
    .dout(grp_fu_777_p2)
);

kernel_mhsa_fmul_32ns_32ns_32_1_primitive_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_1_primitive_dsp_1_U441(
    .din0(grp_fu_782_p0),
    .din1(grp_fu_782_p1),
    .dout(grp_fu_782_p2)
);

kernel_mhsa_fmul_32ns_32ns_32_1_primitive_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_1_primitive_dsp_1_U442(
    .din0(grp_fu_786_p0),
    .din1(grp_fu_786_p1),
    .dout(grp_fu_786_p2)
);

kernel_mhsa_fmul_32ns_32ns_32_1_primitive_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_1_primitive_dsp_1_U443(
    .din0(grp_fu_790_p0),
    .din1(grp_fu_790_p1),
    .dout(grp_fu_790_p2)
);

kernel_mhsa_sitofp_32ns_32_3_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
sitofp_32ns_32_3_no_dsp_1_U444(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_794_p0),
    .ce(1'b1),
    .dout(grp_fu_794_p1)
);

kernel_mhsa_fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U445(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(32'd0),
    .din1(tmp_5_reg_2873),
    .din2(s_out_4_reg_2813_pp0_iter35_reg),
    .din3(mul2_reg_2887),
    .ce(1'b1),
    .dout(grp_fu_797_p4)
);

kernel_mhsa_fmsub_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmsub_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U446(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(32'd0),
    .din1(tmp_5_reg_2873),
    .din2(c_out_4_reg_2820_pp0_iter35_reg),
    .din3(mul7_reg_2881),
    .ce(1'b1),
    .dout(grp_fu_808_p4)
);

kernel_mhsa_mul_29ns_28ns_57_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 29 ),
    .din1_WIDTH( 28 ),
    .dout_WIDTH( 57 ))
mul_29ns_28ns_57_2_1_U447(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_819_p0),
    .din1(grp_fu_819_p1),
    .ce(1'b1),
    .dout(grp_fu_819_p2)
);

kernel_mhsa_mul_80s_24ns_80_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 80 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 80 ))
mul_80s_24ns_80_2_1_U448(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(Med_reg_2506),
    .din1(grp_fu_823_p1),
    .ce(1'b1),
    .dout(grp_fu_823_p2)
);

kernel_mhsa_ctlz_30_30_1_1 #(
    .din_WIDTH( 30 ),
    .dout_WIDTH( 30 ))
ctlz_30_30_1_1_U449(
    .din(Mx_zeros_fu_1121_p1),
    .dout(Mx_zeros_fu_1121_p3)
);

kernel_mhsa_mul_15ns_15ns_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 30 ))
mul_15ns_15ns_30_1_1_U450(
    .din0(mul_ln69_fu_1243_p0),
    .din1(mul_ln69_fu_1243_p1),
    .dout(mul_ln69_fu_1243_p2)
);

kernel_mhsa_mul_22ns_22ns_44_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 22 ),
    .din1_WIDTH( 22 ),
    .dout_WIDTH( 44 ))
mul_22ns_22ns_44_1_1_U451(
    .din0(mul_ln73_fu_1317_p0),
    .din1(mul_ln73_fu_1317_p1),
    .dout(mul_ln73_fu_1317_p2)
);

kernel_mhsa_mul_15ns_14ns_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 29 ))
mul_15ns_14ns_29_1_1_U452(
    .din0(mul_ln74_fu_1348_p0),
    .din1(mul_ln74_fu_1348_p1),
    .dout(mul_ln74_fu_1348_p2)
);

kernel_mhsa_mul_22ns_21s_43_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 22 ),
    .din1_WIDTH( 21 ),
    .dout_WIDTH( 43 ))
mul_22ns_21s_43_1_1_U453(
    .din0(mul_ln78_fu_1379_p0),
    .din1(sin_K16_q0),
    .dout(mul_ln78_fu_1379_p2)
);

kernel_mhsa_mul_15ns_13s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 28 ))
mul_15ns_13s_28_1_1_U454(
    .din0(mul_ln79_fu_1410_p0),
    .din1(sin_K27_q0),
    .dout(mul_ln79_fu_1410_p2)
);

kernel_mhsa_ctlz_32_32_1_1 #(
    .din_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
ctlz_32_32_1_1_U455(
    .din(c_5_fu_1529_p1),
    .dout(c_5_fu_1529_p3)
);

kernel_mhsa_ctlz_32_32_1_1 #(
    .din_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
ctlz_32_32_1_1_U456(
    .din(c_6_fu_1581_p1),
    .dout(c_6_fu_1581_p3)
);

kernel_mhsa_ctlz_32_32_1_1 #(
    .din_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
ctlz_32_32_1_1_U457(
    .din(c_2_fu_1593_p1),
    .dout(c_2_fu_1593_p3)
);

kernel_mhsa_ctlz_32_32_1_1 #(
    .din_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
ctlz_32_32_1_1_U458(
    .din(c_1_fu_1639_p1),
    .dout(c_1_fu_1639_p3)
);

(* dissolve_hierarchy = "yes" *) kernel_mhsa_sparsemux_33_4_1_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 4'h0 ),
    .din0_WIDTH( 1 ),
    .CASE1( 4'h1 ),
    .din1_WIDTH( 1 ),
    .CASE2( 4'h2 ),
    .din2_WIDTH( 1 ),
    .CASE3( 4'h3 ),
    .din3_WIDTH( 1 ),
    .CASE4( 4'h4 ),
    .din4_WIDTH( 1 ),
    .CASE5( 4'h5 ),
    .din5_WIDTH( 1 ),
    .CASE6( 4'h6 ),
    .din6_WIDTH( 1 ),
    .CASE7( 4'h7 ),
    .din7_WIDTH( 1 ),
    .CASE8( 4'h8 ),
    .din8_WIDTH( 1 ),
    .CASE9( 4'h9 ),
    .din9_WIDTH( 1 ),
    .CASE10( 4'hA ),
    .din10_WIDTH( 1 ),
    .CASE11( 4'hB ),
    .din11_WIDTH( 1 ),
    .CASE12( 4'hC ),
    .din12_WIDTH( 1 ),
    .CASE13( 4'hD ),
    .din13_WIDTH( 1 ),
    .CASE14( 4'hE ),
    .din14_WIDTH( 1 ),
    .CASE15( 4'hF ),
    .din15_WIDTH( 1 ),
    .def_WIDTH( 1 ),
    .sel_WIDTH( 4 ),
    .dout_WIDTH( 1 ))
sparsemux_33_4_1_1_1_U459(
    .din0(1'd0),
    .din1(1'd0),
    .din2(1'd1),
    .din3(1'd0),
    .din4(1'd1),
    .din5(1'd1),
    .din6(1'd0),
    .din7(1'd1),
    .din8(1'd1),
    .din9(1'd0),
    .din10(1'd1),
    .din11(1'd1),
    .din12(1'd0),
    .din13(1'd1),
    .din14(1'd0),
    .din15(1'd0),
    .def(sin_results_sign_fu_1841_p33),
    .sel(index_fu_1835_p3),
    .dout(sin_results_sign_fu_1841_p35)
);

(* dissolve_hierarchy = "yes" *) kernel_mhsa_sparsemux_33_4_1_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 4'h0 ),
    .din0_WIDTH( 1 ),
    .CASE1( 4'h1 ),
    .din1_WIDTH( 1 ),
    .CASE2( 4'h2 ),
    .din2_WIDTH( 1 ),
    .CASE3( 4'h3 ),
    .din3_WIDTH( 1 ),
    .CASE4( 4'h4 ),
    .din4_WIDTH( 1 ),
    .CASE5( 4'h5 ),
    .din5_WIDTH( 1 ),
    .CASE6( 4'h6 ),
    .din6_WIDTH( 1 ),
    .CASE7( 4'h7 ),
    .din7_WIDTH( 1 ),
    .CASE8( 4'h8 ),
    .din8_WIDTH( 1 ),
    .CASE9( 4'h9 ),
    .din9_WIDTH( 1 ),
    .CASE10( 4'hA ),
    .din10_WIDTH( 1 ),
    .CASE11( 4'hB ),
    .din11_WIDTH( 1 ),
    .CASE12( 4'hC ),
    .din12_WIDTH( 1 ),
    .CASE13( 4'hD ),
    .din13_WIDTH( 1 ),
    .CASE14( 4'hE ),
    .din14_WIDTH( 1 ),
    .CASE15( 4'hF ),
    .din15_WIDTH( 1 ),
    .def_WIDTH( 1 ),
    .sel_WIDTH( 4 ),
    .dout_WIDTH( 1 ))
sparsemux_33_4_1_1_1_U460(
    .din0(1'd0),
    .din1(1'd0),
    .din2(1'd0),
    .din3(1'd1),
    .din4(1'd1),
    .din5(1'd1),
    .din6(1'd1),
    .din7(1'd0),
    .din8(1'd0),
    .din9(1'd1),
    .din10(1'd1),
    .din11(1'd1),
    .din12(1'd1),
    .din13(1'd0),
    .din14(1'd0),
    .din15(1'd0),
    .def(cos_results_sign_fu_1913_p33),
    .sel(index_fu_1835_p3),
    .dout(cos_results_sign_fu_1913_p35)
);

(* dissolve_hierarchy = "yes" *) kernel_mhsa_sparsemux_17_3_1_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 3'h0 ),
    .din0_WIDTH( 1 ),
    .CASE1( 3'h1 ),
    .din1_WIDTH( 1 ),
    .CASE2( 3'h2 ),
    .din2_WIDTH( 1 ),
    .CASE3( 3'h3 ),
    .din3_WIDTH( 1 ),
    .CASE4( 3'h4 ),
    .din4_WIDTH( 1 ),
    .CASE5( 3'h5 ),
    .din5_WIDTH( 1 ),
    .CASE6( 3'h6 ),
    .din6_WIDTH( 1 ),
    .CASE7( 3'h7 ),
    .din7_WIDTH( 1 ),
    .def_WIDTH( 1 ),
    .sel_WIDTH( 3 ),
    .dout_WIDTH( 1 ))
sparsemux_17_3_1_1_1_U461(
    .din0(1'd0),
    .din1(1'd1),
    .din2(1'd1),
    .din3(1'd0),
    .din4(1'd0),
    .din5(1'd1),
    .din6(1'd1),
    .din7(1'd0),
    .def(tmp_1_fu_2103_p17),
    .sel(k_reg_2527_pp0_iter32_reg),
    .dout(tmp_1_fu_2103_p19)
);

(* dissolve_hierarchy = "yes" *) kernel_mhsa_sparsemux_17_4_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 4'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 4'h2 ),
    .din1_WIDTH( 32 ),
    .CASE2( 4'h4 ),
    .din2_WIDTH( 32 ),
    .CASE3( 4'h6 ),
    .din3_WIDTH( 32 ),
    .CASE4( 4'h8 ),
    .din4_WIDTH( 32 ),
    .CASE5( 4'hA ),
    .din5_WIDTH( 32 ),
    .CASE6( 4'hC ),
    .din6_WIDTH( 32 ),
    .CASE7( 4'hE ),
    .din7_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 4 ),
    .dout_WIDTH( 32 ))
sparsemux_17_4_32_1_1_U462(
    .din0(in_1_q0),
    .din1(in_3_q0),
    .din2(in_5_q0),
    .din3(in_7_q0),
    .din4(in_9_q0),
    .din5(in_11_q0),
    .din6(in_13_q0),
    .din7(in_15_q0),
    .def(tmp_8_fu_2242_p17),
    .sel(trunc_ln16_reg_2410_pp0_iter33_reg),
    .dout(tmp_8_fu_2242_p19)
);

(* dissolve_hierarchy = "yes" *) kernel_mhsa_sparsemux_17_4_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 4'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 4'h2 ),
    .din1_WIDTH( 32 ),
    .CASE2( 4'h4 ),
    .din2_WIDTH( 32 ),
    .CASE3( 4'h6 ),
    .din3_WIDTH( 32 ),
    .CASE4( 4'h8 ),
    .din4_WIDTH( 32 ),
    .CASE5( 4'hA ),
    .din5_WIDTH( 32 ),
    .CASE6( 4'hC ),
    .din6_WIDTH( 32 ),
    .CASE7( 4'hE ),
    .din7_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 4 ),
    .dout_WIDTH( 32 ))
sparsemux_17_4_32_1_1_U463(
    .din0(in_0_q0),
    .din1(in_2_q0),
    .din2(in_4_q0),
    .din3(in_6_q0),
    .din4(in_8_q0),
    .din5(in_10_q0),
    .din6(in_12_q0),
    .din7(in_14_q0),
    .def(tmp_5_fu_2297_p17),
    .sel(trunc_ln16_reg_2410_pp0_iter34_reg),
    .dout(tmp_5_fu_2297_p19)
);

kernel_mhsa_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready_pp0_iter37_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter16 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter17 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter18 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter19 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter20 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter21 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter22 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter23 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter23 <= ap_enable_reg_pp0_iter22;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter24 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter24 <= ap_enable_reg_pp0_iter23;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter25 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter25 <= ap_enable_reg_pp0_iter24;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter26 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter26 <= ap_enable_reg_pp0_iter25;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter27 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter27 <= ap_enable_reg_pp0_iter26;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter28 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter28 <= ap_enable_reg_pp0_iter27;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter29 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter29 <= ap_enable_reg_pp0_iter28;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter30 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter30 <= ap_enable_reg_pp0_iter29;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter31 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter31 <= ap_enable_reg_pp0_iter30;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter32 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter32 <= ap_enable_reg_pp0_iter31;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter33 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter33 <= ap_enable_reg_pp0_iter32;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter34 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter34 <= ap_enable_reg_pp0_iter33;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter35 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter35 <= ap_enable_reg_pp0_iter34;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter36 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter36 <= ap_enable_reg_pp0_iter35;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter37 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter37 <= ap_enable_reg_pp0_iter36;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_exit_ready_pp0_iter36_reg == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_loop_exit_ready_pp0_iter37_reg <= 1'b0;
    end else if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        ap_loop_exit_ready_pp0_iter37_reg <= ap_loop_exit_ready_pp0_iter36_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
            i183_fu_350 <= i_fu_885_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            i183_fu_350 <= 10'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        A_reg_2577 <= {{select_ln506_2_fu_1201_p3[28:22]}};
        B_reg_2571 <= B_fu_1208_p1;
        B_reg_2571_pp0_iter28_reg <= B_reg_2571;
        B_trunc_reg_2582 <= {{select_ln506_2_fu_1201_p3[21:7]}};
        Ex_2_reg_2543 <= Ex_2_fu_1142_p2;
        Ex_2_reg_2543_pp0_iter27_reg <= Ex_2_reg_2543;
        Ex_2_reg_2543_pp0_iter28_reg <= Ex_2_reg_2543_pp0_iter27_reg;
        Ex_2_reg_2543_pp0_iter29_reg <= Ex_2_reg_2543_pp0_iter28_reg;
        Ex_2_reg_2543_pp0_iter30_reg <= Ex_2_reg_2543_pp0_iter29_reg;
        Ex_2_reg_2543_pp0_iter31_reg <= Ex_2_reg_2543_pp0_iter30_reg;
        Ex_2_reg_2543_pp0_iter32_reg <= Ex_2_reg_2543_pp0_iter31_reg;
        Med_reg_2506 <= {{shl_ln379_fu_1000_p2[99:20]}};
        Mx_bits_6_reg_2533 <= Mx_bits_6_fu_1086_p3;
        add_ln75_1_reg_2653 <= add_ln75_1_fu_1447_p2;
        add_ln75_1_reg_2653_pp0_iter31_reg <= add_ln75_1_reg_2653;
        add_ln80_1_reg_2658 <= add_ln80_1_fu_1469_p2;
        and_ln179_reg_2517 <= and_ln179_fu_1043_p2;
        and_ln179_reg_2517_pp0_iter25_reg <= and_ln179_reg_2517;
        and_ln179_reg_2517_pp0_iter26_reg <= and_ln179_reg_2517_pp0_iter25_reg;
        and_ln179_reg_2517_pp0_iter27_reg <= and_ln179_reg_2517_pp0_iter26_reg;
        and_ln179_reg_2517_pp0_iter28_reg <= and_ln179_reg_2517_pp0_iter27_reg;
        and_ln179_reg_2517_pp0_iter29_reg <= and_ln179_reg_2517_pp0_iter28_reg;
        and_ln179_reg_2517_pp0_iter30_reg <= and_ln179_reg_2517_pp0_iter29_reg;
        and_ln179_reg_2517_pp0_iter31_reg <= and_ln179_reg_2517_pp0_iter30_reg;
        and_ln179_reg_2517_pp0_iter32_reg <= and_ln179_reg_2517_pp0_iter31_reg;
        ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
        ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
        ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
        ap_loop_exit_ready_pp0_iter13_reg <= ap_loop_exit_ready_pp0_iter12_reg;
        ap_loop_exit_ready_pp0_iter14_reg <= ap_loop_exit_ready_pp0_iter13_reg;
        ap_loop_exit_ready_pp0_iter15_reg <= ap_loop_exit_ready_pp0_iter14_reg;
        ap_loop_exit_ready_pp0_iter16_reg <= ap_loop_exit_ready_pp0_iter15_reg;
        ap_loop_exit_ready_pp0_iter17_reg <= ap_loop_exit_ready_pp0_iter16_reg;
        ap_loop_exit_ready_pp0_iter18_reg <= ap_loop_exit_ready_pp0_iter17_reg;
        ap_loop_exit_ready_pp0_iter19_reg <= ap_loop_exit_ready_pp0_iter18_reg;
        ap_loop_exit_ready_pp0_iter20_reg <= ap_loop_exit_ready_pp0_iter19_reg;
        ap_loop_exit_ready_pp0_iter21_reg <= ap_loop_exit_ready_pp0_iter20_reg;
        ap_loop_exit_ready_pp0_iter22_reg <= ap_loop_exit_ready_pp0_iter21_reg;
        ap_loop_exit_ready_pp0_iter23_reg <= ap_loop_exit_ready_pp0_iter22_reg;
        ap_loop_exit_ready_pp0_iter24_reg <= ap_loop_exit_ready_pp0_iter23_reg;
        ap_loop_exit_ready_pp0_iter25_reg <= ap_loop_exit_ready_pp0_iter24_reg;
        ap_loop_exit_ready_pp0_iter26_reg <= ap_loop_exit_ready_pp0_iter25_reg;
        ap_loop_exit_ready_pp0_iter27_reg <= ap_loop_exit_ready_pp0_iter26_reg;
        ap_loop_exit_ready_pp0_iter28_reg <= ap_loop_exit_ready_pp0_iter27_reg;
        ap_loop_exit_ready_pp0_iter29_reg <= ap_loop_exit_ready_pp0_iter28_reg;
        ap_loop_exit_ready_pp0_iter30_reg <= ap_loop_exit_ready_pp0_iter29_reg;
        ap_loop_exit_ready_pp0_iter31_reg <= ap_loop_exit_ready_pp0_iter30_reg;
        ap_loop_exit_ready_pp0_iter32_reg <= ap_loop_exit_ready_pp0_iter31_reg;
        ap_loop_exit_ready_pp0_iter33_reg <= ap_loop_exit_ready_pp0_iter32_reg;
        ap_loop_exit_ready_pp0_iter34_reg <= ap_loop_exit_ready_pp0_iter33_reg;
        ap_loop_exit_ready_pp0_iter35_reg <= ap_loop_exit_ready_pp0_iter34_reg;
        ap_loop_exit_ready_pp0_iter36_reg <= ap_loop_exit_ready_pp0_iter35_reg;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
        ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
        ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
        c_2_reg_2705 <= c_2_fu_1593_p3;
        c_5_reg_2683 <= c_5_fu_1529_p3;
        c_6_reg_2694 <= c_6_fu_1581_p3;
        c_out_4_reg_2820 <= c_out_4_fu_2203_p3;
        c_out_4_reg_2820_pp0_iter35_reg <= c_out_4_reg_2820;
        closepath_reg_2490 <= closepath_fu_954_p2;
        closepath_reg_2490_pp0_iter23_reg <= closepath_reg_2490;
        closepath_reg_2490_pp0_iter24_reg <= closepath_reg_2490_pp0_iter23_reg;
        closepath_reg_2490_pp0_iter25_reg <= closepath_reg_2490_pp0_iter24_reg;
        cos_result_reg_2673 <= cos_result_fu_1493_p2;
        cos_results_exp_2_reg_2757 <= cos_results_exp_2_fu_2079_p3;
        cos_results_sig_2_reg_2762 <= cos_results_sig_2_fu_2095_p3;
        cos_results_sign_2_reg_2752 <= cos_results_sign_2_fu_2062_p2;
        din_exp_reg_2477 <= {{data_fu_931_p1[30:23]}};
        din_exp_reg_2477_pp0_iter23_reg <= din_exp_reg_2477;
        din_exp_reg_2477_pp0_iter24_reg <= din_exp_reg_2477_pp0_iter23_reg;
        din_exp_reg_2477_pp0_iter25_reg <= din_exp_reg_2477_pp0_iter24_reg;
        din_sig_reg_2484 <= din_sig_fu_950_p1;
        din_sig_reg_2484_pp0_iter23_reg <= din_sig_reg_2484;
        din_sign_reg_2471 <= data_fu_931_p1[32'd31];
        din_sign_reg_2471_pp0_iter23_reg <= din_sign_reg_2471;
        din_sign_reg_2471_pp0_iter24_reg <= din_sign_reg_2471_pp0_iter23_reg;
        din_sign_reg_2471_pp0_iter25_reg <= din_sign_reg_2471_pp0_iter24_reg;
        din_sign_reg_2471_pp0_iter26_reg <= din_sign_reg_2471_pp0_iter25_reg;
        din_sign_reg_2471_pp0_iter27_reg <= din_sign_reg_2471_pp0_iter26_reg;
        din_sign_reg_2471_pp0_iter28_reg <= din_sign_reg_2471_pp0_iter27_reg;
        din_sign_reg_2471_pp0_iter29_reg <= din_sign_reg_2471_pp0_iter28_reg;
        din_sign_reg_2471_pp0_iter30_reg <= din_sign_reg_2471_pp0_iter29_reg;
        din_sign_reg_2471_pp0_iter31_reg <= din_sign_reg_2471_pp0_iter30_reg;
        din_sign_reg_2471_pp0_iter32_reg <= din_sign_reg_2471_pp0_iter31_reg;
        icmp_ln186_reg_2562 <= icmp_ln186_fu_1166_p2;
        icmp_ln186_reg_2562_pp0_iter27_reg <= icmp_ln186_reg_2562;
        icmp_ln186_reg_2562_pp0_iter28_reg <= icmp_ln186_reg_2562_pp0_iter27_reg;
        icmp_ln186_reg_2562_pp0_iter29_reg <= icmp_ln186_reg_2562_pp0_iter28_reg;
        icmp_ln186_reg_2562_pp0_iter30_reg <= icmp_ln186_reg_2562_pp0_iter29_reg;
        icmp_ln186_reg_2562_pp0_iter31_reg <= icmp_ln186_reg_2562_pp0_iter30_reg;
        icmp_ln186_reg_2562_pp0_iter32_reg <= icmp_ln186_reg_2562_pp0_iter31_reg;
        icmp_ln306_reg_2720 <= icmp_ln306_fu_1615_p2;
        k_reg_2527 <= k_fu_1069_p3;
        k_reg_2527_pp0_iter26_reg <= k_reg_2527;
        k_reg_2527_pp0_iter27_reg <= k_reg_2527_pp0_iter26_reg;
        k_reg_2527_pp0_iter28_reg <= k_reg_2527_pp0_iter27_reg;
        k_reg_2527_pp0_iter29_reg <= k_reg_2527_pp0_iter28_reg;
        k_reg_2527_pp0_iter30_reg <= k_reg_2527_pp0_iter29_reg;
        k_reg_2527_pp0_iter31_reg <= k_reg_2527_pp0_iter30_reg;
        k_reg_2527_pp0_iter32_reg <= k_reg_2527_pp0_iter31_reg;
        lshr_ln16_1_reg_2425_pp0_iter10_reg <= lshr_ln16_1_reg_2425_pp0_iter9_reg;
        lshr_ln16_1_reg_2425_pp0_iter11_reg <= lshr_ln16_1_reg_2425_pp0_iter10_reg;
        lshr_ln16_1_reg_2425_pp0_iter12_reg <= lshr_ln16_1_reg_2425_pp0_iter11_reg;
        lshr_ln16_1_reg_2425_pp0_iter13_reg <= lshr_ln16_1_reg_2425_pp0_iter12_reg;
        lshr_ln16_1_reg_2425_pp0_iter14_reg <= lshr_ln16_1_reg_2425_pp0_iter13_reg;
        lshr_ln16_1_reg_2425_pp0_iter15_reg <= lshr_ln16_1_reg_2425_pp0_iter14_reg;
        lshr_ln16_1_reg_2425_pp0_iter16_reg <= lshr_ln16_1_reg_2425_pp0_iter15_reg;
        lshr_ln16_1_reg_2425_pp0_iter17_reg <= lshr_ln16_1_reg_2425_pp0_iter16_reg;
        lshr_ln16_1_reg_2425_pp0_iter18_reg <= lshr_ln16_1_reg_2425_pp0_iter17_reg;
        lshr_ln16_1_reg_2425_pp0_iter19_reg <= lshr_ln16_1_reg_2425_pp0_iter18_reg;
        lshr_ln16_1_reg_2425_pp0_iter20_reg <= lshr_ln16_1_reg_2425_pp0_iter19_reg;
        lshr_ln16_1_reg_2425_pp0_iter21_reg <= lshr_ln16_1_reg_2425_pp0_iter20_reg;
        lshr_ln16_1_reg_2425_pp0_iter22_reg <= lshr_ln16_1_reg_2425_pp0_iter21_reg;
        lshr_ln16_1_reg_2425_pp0_iter23_reg <= lshr_ln16_1_reg_2425_pp0_iter22_reg;
        lshr_ln16_1_reg_2425_pp0_iter24_reg <= lshr_ln16_1_reg_2425_pp0_iter23_reg;
        lshr_ln16_1_reg_2425_pp0_iter25_reg <= lshr_ln16_1_reg_2425_pp0_iter24_reg;
        lshr_ln16_1_reg_2425_pp0_iter26_reg <= lshr_ln16_1_reg_2425_pp0_iter25_reg;
        lshr_ln16_1_reg_2425_pp0_iter27_reg <= lshr_ln16_1_reg_2425_pp0_iter26_reg;
        lshr_ln16_1_reg_2425_pp0_iter28_reg <= lshr_ln16_1_reg_2425_pp0_iter27_reg;
        lshr_ln16_1_reg_2425_pp0_iter29_reg <= lshr_ln16_1_reg_2425_pp0_iter28_reg;
        lshr_ln16_1_reg_2425_pp0_iter2_reg <= lshr_ln16_1_reg_2425_pp0_iter1_reg;
        lshr_ln16_1_reg_2425_pp0_iter30_reg <= lshr_ln16_1_reg_2425_pp0_iter29_reg;
        lshr_ln16_1_reg_2425_pp0_iter31_reg <= lshr_ln16_1_reg_2425_pp0_iter30_reg;
        lshr_ln16_1_reg_2425_pp0_iter32_reg <= lshr_ln16_1_reg_2425_pp0_iter31_reg;
        lshr_ln16_1_reg_2425_pp0_iter3_reg <= lshr_ln16_1_reg_2425_pp0_iter2_reg;
        lshr_ln16_1_reg_2425_pp0_iter4_reg <= lshr_ln16_1_reg_2425_pp0_iter3_reg;
        lshr_ln16_1_reg_2425_pp0_iter5_reg <= lshr_ln16_1_reg_2425_pp0_iter4_reg;
        lshr_ln16_1_reg_2425_pp0_iter6_reg <= lshr_ln16_1_reg_2425_pp0_iter5_reg;
        lshr_ln16_1_reg_2425_pp0_iter7_reg <= lshr_ln16_1_reg_2425_pp0_iter6_reg;
        lshr_ln16_1_reg_2425_pp0_iter8_reg <= lshr_ln16_1_reg_2425_pp0_iter7_reg;
        lshr_ln16_1_reg_2425_pp0_iter9_reg <= lshr_ln16_1_reg_2425_pp0_iter8_reg;
        lshr_ln_reg_2420_pp0_iter10_reg <= lshr_ln_reg_2420_pp0_iter9_reg;
        lshr_ln_reg_2420_pp0_iter11_reg <= lshr_ln_reg_2420_pp0_iter10_reg;
        lshr_ln_reg_2420_pp0_iter12_reg <= lshr_ln_reg_2420_pp0_iter11_reg;
        lshr_ln_reg_2420_pp0_iter13_reg <= lshr_ln_reg_2420_pp0_iter12_reg;
        lshr_ln_reg_2420_pp0_iter14_reg <= lshr_ln_reg_2420_pp0_iter13_reg;
        lshr_ln_reg_2420_pp0_iter15_reg <= lshr_ln_reg_2420_pp0_iter14_reg;
        lshr_ln_reg_2420_pp0_iter16_reg <= lshr_ln_reg_2420_pp0_iter15_reg;
        lshr_ln_reg_2420_pp0_iter17_reg <= lshr_ln_reg_2420_pp0_iter16_reg;
        lshr_ln_reg_2420_pp0_iter18_reg <= lshr_ln_reg_2420_pp0_iter17_reg;
        lshr_ln_reg_2420_pp0_iter19_reg <= lshr_ln_reg_2420_pp0_iter18_reg;
        lshr_ln_reg_2420_pp0_iter20_reg <= lshr_ln_reg_2420_pp0_iter19_reg;
        lshr_ln_reg_2420_pp0_iter21_reg <= lshr_ln_reg_2420_pp0_iter20_reg;
        lshr_ln_reg_2420_pp0_iter22_reg <= lshr_ln_reg_2420_pp0_iter21_reg;
        lshr_ln_reg_2420_pp0_iter23_reg <= lshr_ln_reg_2420_pp0_iter22_reg;
        lshr_ln_reg_2420_pp0_iter24_reg <= lshr_ln_reg_2420_pp0_iter23_reg;
        lshr_ln_reg_2420_pp0_iter25_reg <= lshr_ln_reg_2420_pp0_iter24_reg;
        lshr_ln_reg_2420_pp0_iter26_reg <= lshr_ln_reg_2420_pp0_iter25_reg;
        lshr_ln_reg_2420_pp0_iter27_reg <= lshr_ln_reg_2420_pp0_iter26_reg;
        lshr_ln_reg_2420_pp0_iter28_reg <= lshr_ln_reg_2420_pp0_iter27_reg;
        lshr_ln_reg_2420_pp0_iter29_reg <= lshr_ln_reg_2420_pp0_iter28_reg;
        lshr_ln_reg_2420_pp0_iter2_reg <= lshr_ln_reg_2420_pp0_iter1_reg;
        lshr_ln_reg_2420_pp0_iter30_reg <= lshr_ln_reg_2420_pp0_iter29_reg;
        lshr_ln_reg_2420_pp0_iter31_reg <= lshr_ln_reg_2420_pp0_iter30_reg;
        lshr_ln_reg_2420_pp0_iter32_reg <= lshr_ln_reg_2420_pp0_iter31_reg;
        lshr_ln_reg_2420_pp0_iter33_reg <= lshr_ln_reg_2420_pp0_iter32_reg;
        lshr_ln_reg_2420_pp0_iter34_reg <= lshr_ln_reg_2420_pp0_iter33_reg;
        lshr_ln_reg_2420_pp0_iter35_reg <= lshr_ln_reg_2420_pp0_iter34_reg;
        lshr_ln_reg_2420_pp0_iter36_reg <= lshr_ln_reg_2420_pp0_iter35_reg;
        lshr_ln_reg_2420_pp0_iter3_reg <= lshr_ln_reg_2420_pp0_iter2_reg;
        lshr_ln_reg_2420_pp0_iter4_reg <= lshr_ln_reg_2420_pp0_iter3_reg;
        lshr_ln_reg_2420_pp0_iter5_reg <= lshr_ln_reg_2420_pp0_iter4_reg;
        lshr_ln_reg_2420_pp0_iter6_reg <= lshr_ln_reg_2420_pp0_iter5_reg;
        lshr_ln_reg_2420_pp0_iter7_reg <= lshr_ln_reg_2420_pp0_iter6_reg;
        lshr_ln_reg_2420_pp0_iter8_reg <= lshr_ln_reg_2420_pp0_iter7_reg;
        lshr_ln_reg_2420_pp0_iter9_reg <= lshr_ln_reg_2420_pp0_iter8_reg;
        mul2_reg_2887 <= grp_fu_790_p2;
        mul7_reg_2881 <= grp_fu_786_p2;
        mul_reg_2449 <= grp_fu_772_p2;
        s_out_4_reg_2813 <= s_out_4_fu_2196_p3;
        s_out_4_reg_2813_pp0_iter35_reg <= s_out_4_reg_2813;
        sin_results_exp_1_reg_2742 <= sin_results_exp_1_fu_2043_p3;
        sin_results_sig_1_reg_2747 <= sin_results_sig_1_fu_2050_p3;
        sin_results_sign_2_reg_2737 <= sin_results_sign_2_fu_2037_p3;
        tmp_15_reg_2628 <= {{mul_ln73_fu_1317_p2[43:23]}};
        tmp_16_reg_2597 <= {{mul_ln69_fu_1243_p2[29:15]}};
        tmp_17_reg_2633 <= {{mul_ln74_fu_1348_p2[28:16]}};
        tmp_1_reg_2767 <= tmp_1_fu_2103_p19;
        tmp_22_reg_2550 <= Ex_2_fu_1142_p2[32'd7];
        tmp_4_reg_2538 <= {{Mx_bits_6_fu_1086_p3[57:29]}};
        tmp_5_reg_2873 <= tmp_5_fu_2297_p19;
        tmp_s_reg_2556 <= {{shl_ln504_fu_1133_p2[57:29]}};
        tmp_s_reg_2556_pp0_iter27_reg <= tmp_s_reg_2556;
        tmp_s_reg_2556_pp0_iter28_reg <= tmp_s_reg_2556_pp0_iter27_reg;
        tmp_s_reg_2556_pp0_iter29_reg <= tmp_s_reg_2556_pp0_iter28_reg;
        tmp_s_reg_2556_pp0_iter30_reg <= tmp_s_reg_2556_pp0_iter29_reg;
        trunc_ln10_reg_2648 <= {{sin_K05_q0[28:1]}};
        trunc_ln12_reg_2715 <= {{grp_fu_819_p2[55:29]}};
        trunc_ln16_2_reg_2416_pp0_iter10_reg <= trunc_ln16_2_reg_2416_pp0_iter9_reg;
        trunc_ln16_2_reg_2416_pp0_iter11_reg <= trunc_ln16_2_reg_2416_pp0_iter10_reg;
        trunc_ln16_2_reg_2416_pp0_iter12_reg <= trunc_ln16_2_reg_2416_pp0_iter11_reg;
        trunc_ln16_2_reg_2416_pp0_iter13_reg <= trunc_ln16_2_reg_2416_pp0_iter12_reg;
        trunc_ln16_2_reg_2416_pp0_iter14_reg <= trunc_ln16_2_reg_2416_pp0_iter13_reg;
        trunc_ln16_2_reg_2416_pp0_iter15_reg <= trunc_ln16_2_reg_2416_pp0_iter14_reg;
        trunc_ln16_2_reg_2416_pp0_iter16_reg <= trunc_ln16_2_reg_2416_pp0_iter15_reg;
        trunc_ln16_2_reg_2416_pp0_iter17_reg <= trunc_ln16_2_reg_2416_pp0_iter16_reg;
        trunc_ln16_2_reg_2416_pp0_iter18_reg <= trunc_ln16_2_reg_2416_pp0_iter17_reg;
        trunc_ln16_2_reg_2416_pp0_iter19_reg <= trunc_ln16_2_reg_2416_pp0_iter18_reg;
        trunc_ln16_2_reg_2416_pp0_iter20_reg <= trunc_ln16_2_reg_2416_pp0_iter19_reg;
        trunc_ln16_2_reg_2416_pp0_iter21_reg <= trunc_ln16_2_reg_2416_pp0_iter20_reg;
        trunc_ln16_2_reg_2416_pp0_iter22_reg <= trunc_ln16_2_reg_2416_pp0_iter21_reg;
        trunc_ln16_2_reg_2416_pp0_iter23_reg <= trunc_ln16_2_reg_2416_pp0_iter22_reg;
        trunc_ln16_2_reg_2416_pp0_iter24_reg <= trunc_ln16_2_reg_2416_pp0_iter23_reg;
        trunc_ln16_2_reg_2416_pp0_iter25_reg <= trunc_ln16_2_reg_2416_pp0_iter24_reg;
        trunc_ln16_2_reg_2416_pp0_iter26_reg <= trunc_ln16_2_reg_2416_pp0_iter25_reg;
        trunc_ln16_2_reg_2416_pp0_iter27_reg <= trunc_ln16_2_reg_2416_pp0_iter26_reg;
        trunc_ln16_2_reg_2416_pp0_iter28_reg <= trunc_ln16_2_reg_2416_pp0_iter27_reg;
        trunc_ln16_2_reg_2416_pp0_iter29_reg <= trunc_ln16_2_reg_2416_pp0_iter28_reg;
        trunc_ln16_2_reg_2416_pp0_iter2_reg <= trunc_ln16_2_reg_2416_pp0_iter1_reg;
        trunc_ln16_2_reg_2416_pp0_iter30_reg <= trunc_ln16_2_reg_2416_pp0_iter29_reg;
        trunc_ln16_2_reg_2416_pp0_iter31_reg <= trunc_ln16_2_reg_2416_pp0_iter30_reg;
        trunc_ln16_2_reg_2416_pp0_iter32_reg <= trunc_ln16_2_reg_2416_pp0_iter31_reg;
        trunc_ln16_2_reg_2416_pp0_iter33_reg <= trunc_ln16_2_reg_2416_pp0_iter32_reg;
        trunc_ln16_2_reg_2416_pp0_iter34_reg <= trunc_ln16_2_reg_2416_pp0_iter33_reg;
        trunc_ln16_2_reg_2416_pp0_iter35_reg <= trunc_ln16_2_reg_2416_pp0_iter34_reg;
        trunc_ln16_2_reg_2416_pp0_iter36_reg <= trunc_ln16_2_reg_2416_pp0_iter35_reg;
        trunc_ln16_2_reg_2416_pp0_iter3_reg <= trunc_ln16_2_reg_2416_pp0_iter2_reg;
        trunc_ln16_2_reg_2416_pp0_iter4_reg <= trunc_ln16_2_reg_2416_pp0_iter3_reg;
        trunc_ln16_2_reg_2416_pp0_iter5_reg <= trunc_ln16_2_reg_2416_pp0_iter4_reg;
        trunc_ln16_2_reg_2416_pp0_iter6_reg <= trunc_ln16_2_reg_2416_pp0_iter5_reg;
        trunc_ln16_2_reg_2416_pp0_iter7_reg <= trunc_ln16_2_reg_2416_pp0_iter6_reg;
        trunc_ln16_2_reg_2416_pp0_iter8_reg <= trunc_ln16_2_reg_2416_pp0_iter7_reg;
        trunc_ln16_2_reg_2416_pp0_iter9_reg <= trunc_ln16_2_reg_2416_pp0_iter8_reg;
        trunc_ln16_reg_2410_pp0_iter10_reg <= trunc_ln16_reg_2410_pp0_iter9_reg;
        trunc_ln16_reg_2410_pp0_iter11_reg <= trunc_ln16_reg_2410_pp0_iter10_reg;
        trunc_ln16_reg_2410_pp0_iter12_reg <= trunc_ln16_reg_2410_pp0_iter11_reg;
        trunc_ln16_reg_2410_pp0_iter13_reg <= trunc_ln16_reg_2410_pp0_iter12_reg;
        trunc_ln16_reg_2410_pp0_iter14_reg <= trunc_ln16_reg_2410_pp0_iter13_reg;
        trunc_ln16_reg_2410_pp0_iter15_reg <= trunc_ln16_reg_2410_pp0_iter14_reg;
        trunc_ln16_reg_2410_pp0_iter16_reg <= trunc_ln16_reg_2410_pp0_iter15_reg;
        trunc_ln16_reg_2410_pp0_iter17_reg <= trunc_ln16_reg_2410_pp0_iter16_reg;
        trunc_ln16_reg_2410_pp0_iter18_reg <= trunc_ln16_reg_2410_pp0_iter17_reg;
        trunc_ln16_reg_2410_pp0_iter19_reg <= trunc_ln16_reg_2410_pp0_iter18_reg;
        trunc_ln16_reg_2410_pp0_iter20_reg <= trunc_ln16_reg_2410_pp0_iter19_reg;
        trunc_ln16_reg_2410_pp0_iter21_reg <= trunc_ln16_reg_2410_pp0_iter20_reg;
        trunc_ln16_reg_2410_pp0_iter22_reg <= trunc_ln16_reg_2410_pp0_iter21_reg;
        trunc_ln16_reg_2410_pp0_iter23_reg <= trunc_ln16_reg_2410_pp0_iter22_reg;
        trunc_ln16_reg_2410_pp0_iter24_reg <= trunc_ln16_reg_2410_pp0_iter23_reg;
        trunc_ln16_reg_2410_pp0_iter25_reg <= trunc_ln16_reg_2410_pp0_iter24_reg;
        trunc_ln16_reg_2410_pp0_iter26_reg <= trunc_ln16_reg_2410_pp0_iter25_reg;
        trunc_ln16_reg_2410_pp0_iter27_reg <= trunc_ln16_reg_2410_pp0_iter26_reg;
        trunc_ln16_reg_2410_pp0_iter28_reg <= trunc_ln16_reg_2410_pp0_iter27_reg;
        trunc_ln16_reg_2410_pp0_iter29_reg <= trunc_ln16_reg_2410_pp0_iter28_reg;
        trunc_ln16_reg_2410_pp0_iter2_reg <= trunc_ln16_reg_2410_pp0_iter1_reg;
        trunc_ln16_reg_2410_pp0_iter30_reg <= trunc_ln16_reg_2410_pp0_iter29_reg;
        trunc_ln16_reg_2410_pp0_iter31_reg <= trunc_ln16_reg_2410_pp0_iter30_reg;
        trunc_ln16_reg_2410_pp0_iter32_reg <= trunc_ln16_reg_2410_pp0_iter31_reg;
        trunc_ln16_reg_2410_pp0_iter33_reg <= trunc_ln16_reg_2410_pp0_iter32_reg;
        trunc_ln16_reg_2410_pp0_iter34_reg <= trunc_ln16_reg_2410_pp0_iter33_reg;
        trunc_ln16_reg_2410_pp0_iter3_reg <= trunc_ln16_reg_2410_pp0_iter2_reg;
        trunc_ln16_reg_2410_pp0_iter4_reg <= trunc_ln16_reg_2410_pp0_iter3_reg;
        trunc_ln16_reg_2410_pp0_iter5_reg <= trunc_ln16_reg_2410_pp0_iter4_reg;
        trunc_ln16_reg_2410_pp0_iter6_reg <= trunc_ln16_reg_2410_pp0_iter5_reg;
        trunc_ln16_reg_2410_pp0_iter7_reg <= trunc_ln16_reg_2410_pp0_iter6_reg;
        trunc_ln16_reg_2410_pp0_iter8_reg <= trunc_ln16_reg_2410_pp0_iter7_reg;
        trunc_ln16_reg_2410_pp0_iter9_reg <= trunc_ln16_reg_2410_pp0_iter8_reg;
        trunc_ln276_reg_2678 <= trunc_ln276_fu_1525_p1;
        trunc_ln281_5_reg_2699 <= trunc_ln281_5_fu_1589_p1;
        trunc_ln281_6_reg_2710 <= trunc_ln281_6_fu_1601_p1;
        trunc_ln281_reg_2688 <= trunc_ln281_fu_1537_p1;
        trunc_ln379_reg_2501 <= trunc_ln379_fu_993_p1;
        trunc_ln7_reg_2643 <= {{mul_ln79_fu_1410_p2[27:16]}};
        trunc_ln8_reg_2623 <= {{cos_K02_q0[27:1]}};
        trunc_ln9_reg_2638 <= {{mul_ln78_fu_1379_p2[42:23]}};
        val_reg_2466 <= grp_fu_782_p2;
        y_assign_reg_2455 <= grp_fu_777_p2;
        zext_ln16_1_reg_2725[5 : 0] <= zext_ln16_1_fu_1621_p1[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        head_dim_reg_2430 <= head_dim_fu_871_p1;
        lshr_ln16_1_reg_2425 <= {{ap_sig_allocacmp_i183_load[9:4]}};
        lshr_ln16_1_reg_2425_pp0_iter1_reg <= lshr_ln16_1_reg_2425;
        lshr_ln_reg_2420 <= {{ap_sig_allocacmp_i183_load[9:3]}};
        lshr_ln_reg_2420_pp0_iter1_reg <= lshr_ln_reg_2420;
        trunc_ln16_2_reg_2416 <= trunc_ln16_2_fu_847_p1;
        trunc_ln16_2_reg_2416_pp0_iter1_reg <= trunc_ln16_2_reg_2416;
        trunc_ln16_reg_2410 <= trunc_ln16_fu_843_p1;
        trunc_ln16_reg_2410_pp0_iter1_reg <= trunc_ln16_reg_2410;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_772_p0 <= grp_fu_794_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_777_p0 <= mul_reg_2449;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_782_p0 <= conv;
        grp_fu_782_p1 <= tmp_reg_2460;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter34 == 1'b1))) begin
        grp_fu_786_p0 <= tmp_8_fu_2242_p19;
        grp_fu_786_p1 <= s_out_4_fu_2196_p3;
        grp_fu_790_p0 <= tmp_8_fu_2242_p19;
        grp_fu_790_p1 <= c_out_4_fu_2203_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp102)) begin
        tmp_reg_2460 <= grp_pow_generic_float_s_fu_763_ap_return;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln16_fu_891_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter37_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_idle_pp0 == 1'b1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter26 == 1'b0) & (ap_enable_reg_pp0_iter25 == 1'b0) & (ap_enable_reg_pp0_iter24 == 1'b0) & (ap_enable_reg_pp0_iter23 == 1'b0) & (ap_enable_reg_pp0_iter22 == 1'b0) & (ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter37 == 1'b0) 
    & (ap_enable_reg_pp0_iter36 == 1'b0) & (ap_enable_reg_pp0_iter35 == 1'b0) & (ap_enable_reg_pp0_iter34 == 1'b0) & (ap_enable_reg_pp0_iter33 == 1'b0) & (ap_enable_reg_pp0_iter32 == 1'b0) & (ap_enable_reg_pp0_iter31 == 1'b0) & (ap_enable_reg_pp0_iter30 == 1'b0) & (ap_enable_reg_pp0_iter29 == 1'b0) & (ap_enable_reg_pp0_iter28 == 1'b0) & (ap_enable_reg_pp0_iter27 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_i183_load = 10'd0;
    end else begin
        ap_sig_allocacmp_i183_load = i183_fu_350;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter28 == 1'b1))) begin
        cos_K02_ce0_local = 1'b1;
    end else begin
        cos_K02_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter28 == 1'b1))) begin
        cos_K13_ce0_local = 1'b1;
    end else begin
        cos_K13_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter28 == 1'b1))) begin
        cos_K24_ce0_local = 1'b1;
    end else begin
        cos_K24_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln16_reg_2410_pp0_iter33_reg == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter34 == 1'b1))) begin
        in_0_ce0_local = 1'b1;
    end else begin
        in_0_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln16_reg_2410_pp0_iter33_reg == 4'd10) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter34 == 1'b1))) begin
        in_10_ce0_local = 1'b1;
    end else begin
        in_10_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln16_reg_2410_pp0_iter32_reg == 4'd10) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter33 == 1'b1))) begin
        in_11_ce0_local = 1'b1;
    end else begin
        in_11_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln16_reg_2410_pp0_iter33_reg == 4'd12) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter34 == 1'b1))) begin
        in_12_ce0_local = 1'b1;
    end else begin
        in_12_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln16_reg_2410_pp0_iter32_reg == 4'd12) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter33 == 1'b1))) begin
        in_13_ce0_local = 1'b1;
    end else begin
        in_13_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln16_reg_2410_pp0_iter33_reg == 4'd14) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter34 == 1'b1))) begin
        in_14_ce0_local = 1'b1;
    end else begin
        in_14_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln16_reg_2410_pp0_iter32_reg == 4'd14) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter33 == 1'b1))) begin
        in_15_ce0_local = 1'b1;
    end else begin
        in_15_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln16_reg_2410_pp0_iter32_reg == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter33 == 1'b1))) begin
        in_1_ce0_local = 1'b1;
    end else begin
        in_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln16_reg_2410_pp0_iter33_reg == 4'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter34 == 1'b1))) begin
        in_2_ce0_local = 1'b1;
    end else begin
        in_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln16_reg_2410_pp0_iter32_reg == 4'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter33 == 1'b1))) begin
        in_3_ce0_local = 1'b1;
    end else begin
        in_3_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln16_reg_2410_pp0_iter33_reg == 4'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter34 == 1'b1))) begin
        in_4_ce0_local = 1'b1;
    end else begin
        in_4_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln16_reg_2410_pp0_iter32_reg == 4'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter33 == 1'b1))) begin
        in_5_ce0_local = 1'b1;
    end else begin
        in_5_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln16_reg_2410_pp0_iter33_reg == 4'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter34 == 1'b1))) begin
        in_6_ce0_local = 1'b1;
    end else begin
        in_6_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln16_reg_2410_pp0_iter32_reg == 4'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter33 == 1'b1))) begin
        in_7_ce0_local = 1'b1;
    end else begin
        in_7_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln16_reg_2410_pp0_iter33_reg == 4'd8) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter34 == 1'b1))) begin
        in_8_ce0_local = 1'b1;
    end else begin
        in_8_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln16_reg_2410_pp0_iter32_reg == 4'd8) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter33 == 1'b1))) begin
        in_9_ce0_local = 1'b1;
    end else begin
        in_9_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln16_2_reg_2416_pp0_iter36_reg == 3'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter37 == 1'b1))) begin
        out_0_ce0_local = 1'b1;
    end else begin
        out_0_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln16_2_reg_2416_pp0_iter36_reg == 3'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter37 == 1'b1))) begin
        out_0_we0_local = 1'b1;
    end else begin
        out_0_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln16_2_reg_2416_pp0_iter36_reg == 3'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter37 == 1'b1))) begin
        out_1_ce0_local = 1'b1;
    end else begin
        out_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln16_2_reg_2416_pp0_iter36_reg == 3'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter37 == 1'b1))) begin
        out_1_we0_local = 1'b1;
    end else begin
        out_1_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln16_2_reg_2416_pp0_iter36_reg == 3'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter37 == 1'b1))) begin
        out_2_ce0_local = 1'b1;
    end else begin
        out_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln16_2_reg_2416_pp0_iter36_reg == 3'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter37 == 1'b1))) begin
        out_2_we0_local = 1'b1;
    end else begin
        out_2_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln16_2_reg_2416_pp0_iter36_reg == 3'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter37 == 1'b1))) begin
        out_3_ce0_local = 1'b1;
    end else begin
        out_3_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln16_2_reg_2416_pp0_iter36_reg == 3'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter37 == 1'b1))) begin
        out_3_we0_local = 1'b1;
    end else begin
        out_3_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln16_2_reg_2416_pp0_iter36_reg == 3'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter37 == 1'b1))) begin
        out_4_ce0_local = 1'b1;
    end else begin
        out_4_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln16_2_reg_2416_pp0_iter36_reg == 3'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter37 == 1'b1))) begin
        out_4_we0_local = 1'b1;
    end else begin
        out_4_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln16_2_reg_2416_pp0_iter36_reg == 3'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter37 == 1'b1))) begin
        out_5_ce0_local = 1'b1;
    end else begin
        out_5_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln16_2_reg_2416_pp0_iter36_reg == 3'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter37 == 1'b1))) begin
        out_5_we0_local = 1'b1;
    end else begin
        out_5_we0_local = 1'b0;
    end
end

always @ (*) begin
    if ((~(trunc_ln16_2_reg_2416_pp0_iter36_reg == 3'd0) & ~(trunc_ln16_2_reg_2416_pp0_iter36_reg == 3'd2) & ~(trunc_ln16_2_reg_2416_pp0_iter36_reg == 3'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter37 == 1'b1))) begin
        out_6_ce0_local = 1'b1;
    end else begin
        out_6_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((~(trunc_ln16_2_reg_2416_pp0_iter36_reg == 3'd0) & ~(trunc_ln16_2_reg_2416_pp0_iter36_reg == 3'd2) & ~(trunc_ln16_2_reg_2416_pp0_iter36_reg == 3'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter37 == 1'b1))) begin
        out_6_we0_local = 1'b1;
    end else begin
        out_6_we0_local = 1'b0;
    end
end

always @ (*) begin
    if ((~(trunc_ln16_2_reg_2416_pp0_iter36_reg == 3'd0) & ~(trunc_ln16_2_reg_2416_pp0_iter36_reg == 3'd2) & ~(trunc_ln16_2_reg_2416_pp0_iter36_reg == 3'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter37 == 1'b1))) begin
        out_7_ce0_local = 1'b1;
    end else begin
        out_7_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((~(trunc_ln16_2_reg_2416_pp0_iter36_reg == 3'd0) & ~(trunc_ln16_2_reg_2416_pp0_iter36_reg == 3'd2) & ~(trunc_ln16_2_reg_2416_pp0_iter36_reg == 3'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter37 == 1'b1))) begin
        out_7_we0_local = 1'b1;
    end else begin
        out_7_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter22 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ref_4oPi_table_1001_ce0_local = 1'b1;
    end else begin
        ref_4oPi_table_1001_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter28 == 1'b1))) begin
        sin_K05_ce0_local = 1'b1;
    end else begin
        sin_K05_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter28 == 1'b1))) begin
        sin_K16_ce0_local = 1'b1;
    end else begin
        sin_K16_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter28 == 1'b1))) begin
        sin_K27_ce0_local = 1'b1;
    end else begin
        sin_K27_ce0_local = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign B_fu_1208_p1 = select_ln506_2_fu_1201_p3[21:0];

assign Ex_2_fu_1142_p2 = (select_ln453_fu_1107_p3 - trunc_ln505_fu_1138_p1);

assign Ex_fu_1102_p2 = ($signed(din_exp_reg_2477_pp0_iter25_reg) + $signed(8'd131));

assign Mx_bits_4_fu_1080_p2 = (58'd0 - Mx_bits_fu_1049_p4);

assign Mx_bits_6_fu_1086_p3 = ((trunc_ln491_fu_1076_p1[0:0] == 1'b1) ? Mx_bits_4_fu_1080_p2 : Mx_bits_fu_1049_p4);

assign Mx_bits_fu_1049_p4 = {{grp_fu_823_p2[76:19]}};

assign Mx_zeros_fu_1121_p1 = {{tmp_4_reg_2538}, {1'd1}};

assign X_fu_1014_p3 = {{1'd1}, {din_sig_reg_2484_pp0_iter23_reg}};

assign add_ln300_fu_1778_p2 = ($signed(sext_ln163_fu_1733_p1) + $signed(9'd127));

assign add_ln376_fu_960_p2 = ($signed(din_exp_fu_942_p3) + $signed(8'd194));

assign add_ln75_1_fu_1447_p2 = (add_ln75_fu_1442_p2 + zext_ln73_2_fu_1436_p1);

assign add_ln75_fu_1442_p2 = (trunc_ln8_reg_2623 + zext_ln74_2_fu_1439_p1);

assign add_ln80_1_fu_1469_p2 = ($signed(sext_ln80_2_fu_1465_p1) + $signed(trunc_ln10_reg_2648));

assign add_ln80_fu_1459_p2 = ($signed(sext_ln80_fu_1453_p1) + $signed(sext_ln80_1_fu_1456_p1));

assign addr_fu_966_p3 = ((closepath_fu_954_p2[0:0] == 1'b1) ? 8'd63 : add_ln376_fu_960_p2);

assign and_ln179_fu_1043_p2 = (icmp_ln179_fu_1033_p2 & icmp_ln179_1_fu_1038_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp102 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_ignoreCallOp90 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_ready = ap_ready_sig;

assign c_1_fu_1639_p1 = {{trunc_ln276_reg_2678}, {19'd262144}};

assign c_2_fu_1593_p1 = {{tmp_9_fu_1563_p4}, {19'd262144}};

assign c_5_fu_1529_p1 = {{tmp_6_fu_1509_p3}, {16'd32768}};

assign c_6_fu_1581_p1 = out_bits_7_fu_1551_p3;

assign c_out_4_fu_2203_p3 = ((tmp_1_reg_2767[0:0] == 1'b1) ? c_out_fu_2192_p1 : s_out_fu_2188_p1);

assign c_out_fu_2192_p1 = t_6_fu_2181_p4;

assign closepath_fu_954_p2 = ((din_exp_fu_942_p3 < 8'd126) ? 1'b1 : 1'b0);

assign cos_K02_address0 = zext_ln72_fu_1249_p1;

assign cos_K13_address0 = zext_ln72_fu_1249_p1;

assign cos_K24_address0 = zext_ln72_fu_1249_p1;

assign cos_result_fu_1493_p2 = ($signed(29'd268435456) - $signed(zext_ln75_fu_1490_p1));

assign cos_results_exp_1_fu_2068_p3 = ((and_ln179_reg_2517_pp0_iter32_reg[0:0] == 1'b1) ? 8'd127 : 8'd255);

assign cos_results_exp_2_fu_2079_p3 = ((empty_505_fu_2075_p2[0:0] == 1'b1) ? cos_results_exp_1_fu_2068_p3 : out_exp_fu_1701_p1);

assign cos_results_sig_1_cast_fu_2087_p3 = ((not_and_ln179_fu_2057_p2[0:0] == 1'b1) ? 23'd8388607 : 23'd0);

assign cos_results_sig_2_fu_2095_p3 = ((empty_505_fu_2075_p2[0:0] == 1'b1) ? cos_results_sig_1_cast_fu_2087_p3 : significand_fu_1725_p3);

assign cos_results_sign_2_fu_2062_p2 = (not_and_ln179_fu_2057_p2 & cos_results_sign_3_fu_2031_p2);

assign cos_results_sign_3_fu_2031_p2 = (xor_ln186_fu_1985_p2 & cos_results_sign_fu_1913_p35);

assign cos_results_sign_fu_1913_p33 = 'bx;

assign data_fu_931_p1 = val_reg_2466;

assign din_exp_fu_942_p3 = {{data_fu_931_p1[30:23]}};

assign din_sig_fu_950_p1 = data_fu_931_p1[22:0];

assign empty_504_fu_1827_p3 = ((icmp_ln292_1_fu_1748_p2[0:0] == 1'b1) ? tmp_20_fu_1807_p4 : tmp_21_fu_1817_p4);

assign empty_505_fu_2075_p2 = (icmp_ln186_reg_2562_pp0_iter32_reg | and_ln179_reg_2517_pp0_iter32_reg);

assign empty_fu_1803_p1 = newexp_fu_1784_p2[7:0];

assign grp_fu_772_p1 = 32'd3221225472;

assign grp_fu_777_p1 = 32'd1015021568;

assign grp_fu_794_p0 = head_dim_reg_2430;

assign grp_fu_819_p0 = grp_fu_819_p00;

assign grp_fu_819_p00 = tmp_s_reg_2556_pp0_iter30_reg;

assign grp_fu_819_p1 = grp_fu_819_p10;

assign grp_fu_819_p10 = add_ln80_1_reg_2658;

assign grp_fu_823_p1 = grp_fu_823_p10;

assign grp_fu_823_p10 = X_fu_1014_p3;

assign head_dim_fu_871_p1 = ap_sig_allocacmp_i183_load[5:0];

assign i_fu_885_p2 = (ap_sig_allocacmp_i183_load + 10'd2);

assign icmp_ln16_fu_891_p2 = ((i_fu_885_p2 < 10'd768) ? 1'b1 : 1'b0);

assign icmp_ln179_1_fu_1038_p2 = ((din_sig_reg_2484_pp0_iter23_reg == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln179_fu_1033_p2 = ((din_exp_reg_2477_pp0_iter23_reg == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln186_fu_1166_p2 = ((din_exp_reg_2477_pp0_iter25_reg == 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln292_1_fu_1748_p2 = ((trunc_ln281_5_reg_2699 == 6'd16) ? 1'b1 : 1'b0);

assign icmp_ln292_fu_1663_p2 = ((trunc_ln281_reg_2688 == 6'd16) ? 1'b1 : 1'b0);

assign icmp_ln306_fu_1615_p2 = ((trunc_ln11_fu_1499_p4 == 28'd0) ? 1'b1 : 1'b0);

assign in_0_address0 = zext_ln16_1_reg_2725;

assign in_0_ce0 = in_0_ce0_local;

assign in_10_address0 = zext_ln16_1_reg_2725;

assign in_10_ce0 = in_10_ce0_local;

assign in_11_address0 = zext_ln16_1_fu_1621_p1;

assign in_11_ce0 = in_11_ce0_local;

assign in_12_address0 = zext_ln16_1_reg_2725;

assign in_12_ce0 = in_12_ce0_local;

assign in_13_address0 = zext_ln16_1_fu_1621_p1;

assign in_13_ce0 = in_13_ce0_local;

assign in_14_address0 = zext_ln16_1_reg_2725;

assign in_14_ce0 = in_14_ce0_local;

assign in_15_address0 = zext_ln16_1_fu_1621_p1;

assign in_15_ce0 = in_15_ce0_local;

assign in_1_address0 = zext_ln16_1_fu_1621_p1;

assign in_1_ce0 = in_1_ce0_local;

assign in_2_address0 = zext_ln16_1_reg_2725;

assign in_2_ce0 = in_2_ce0_local;

assign in_3_address0 = zext_ln16_1_fu_1621_p1;

assign in_3_ce0 = in_3_ce0_local;

assign in_4_address0 = zext_ln16_1_reg_2725;

assign in_4_ce0 = in_4_ce0_local;

assign in_5_address0 = zext_ln16_1_fu_1621_p1;

assign in_5_ce0 = in_5_ce0_local;

assign in_6_address0 = zext_ln16_1_reg_2725;

assign in_6_ce0 = in_6_ce0_local;

assign in_7_address0 = zext_ln16_1_fu_1621_p1;

assign in_7_ce0 = in_7_ce0_local;

assign in_8_address0 = zext_ln16_1_reg_2725;

assign in_8_ce0 = in_8_ce0_local;

assign in_9_address0 = zext_ln16_1_fu_1621_p1;

assign in_9_ce0 = in_9_ce0_local;

assign in_shift_3_fu_1659_p1 = shl_ln291_fu_1654_p2[27:0];

assign in_shift_4_fu_1744_p1 = shl_ln291_2_fu_1739_p2[27:0];

assign index_fu_1835_p3 = {{din_sign_reg_2471_pp0_iter32_reg}, {k_reg_2527_pp0_iter32_reg}};

assign k_fu_1069_p3 = ((closepath_reg_2490_pp0_iter24_reg[0:0] == 1'b1) ? 3'd0 : trunc_ln_fu_1059_p4);

assign lshr_ln506_fu_1189_p2 = zext_ln506_1_fu_1186_p1 >> zext_ln506_fu_1182_p1;

assign lshr_ln5_fu_974_p4 = {{addr_fu_966_p3[7:4]}};

assign mul_ln69_fu_1243_p0 = zext_ln69_fu_1232_p1;

assign mul_ln69_fu_1243_p1 = zext_ln69_fu_1232_p1;

assign mul_ln73_fu_1317_p0 = mul_ln73_fu_1317_p00;

assign mul_ln73_fu_1317_p00 = cos_K13_q0;

assign mul_ln73_fu_1317_p1 = mul_ln73_fu_1317_p10;

assign mul_ln73_fu_1317_p10 = B_reg_2571_pp0_iter28_reg;

assign mul_ln74_fu_1348_p0 = mul_ln74_fu_1348_p00;

assign mul_ln74_fu_1348_p00 = tmp_16_reg_2597;

assign mul_ln74_fu_1348_p1 = mul_ln74_fu_1348_p10;

assign mul_ln74_fu_1348_p10 = cos_K24_q0;

assign mul_ln78_fu_1379_p0 = mul_ln78_fu_1379_p00;

assign mul_ln78_fu_1379_p00 = B_reg_2571_pp0_iter28_reg;

assign mul_ln79_fu_1410_p0 = mul_ln79_fu_1410_p00;

assign mul_ln79_fu_1410_p00 = tmp_16_reg_2597;

assign newexp_4_fu_1695_p2 = (zext_ln287_fu_1691_p1 ^ 7'd127);

assign newexp_fu_1784_p2 = (add_ln300_fu_1778_p2 - zext_ln287_1_fu_1774_p1);

assign not_and_ln179_fu_2057_p2 = (1'd1 ^ and_ln179_reg_2517_pp0_iter32_reg);

assign or_ln186_fu_2003_p2 = (or_ln306_fu_1798_p2 | icmp_ln186_reg_2562_pp0_iter32_reg);

assign or_ln306_fu_1798_p2 = (tmp_23_fu_1790_p3 | icmp_ln306_reg_2720);

assign out_0_address0 = zext_ln16_fu_2354_p1;

assign out_0_ce0 = out_0_ce0_local;

assign out_0_d0 = grp_fu_808_p4;

assign out_0_we0 = out_0_we0_local;

assign out_1_address0 = zext_ln16_fu_2354_p1;

assign out_1_ce0 = out_1_ce0_local;

assign out_1_d0 = grp_fu_797_p4;

assign out_1_we0 = out_1_we0_local;

assign out_2_address0 = zext_ln16_fu_2354_p1;

assign out_2_ce0 = out_2_ce0_local;

assign out_2_d0 = grp_fu_808_p4;

assign out_2_we0 = out_2_we0_local;

assign out_3_address0 = zext_ln16_fu_2354_p1;

assign out_3_ce0 = out_3_ce0_local;

assign out_3_d0 = grp_fu_797_p4;

assign out_3_we0 = out_3_we0_local;

assign out_4_address0 = zext_ln16_fu_2354_p1;

assign out_4_ce0 = out_4_ce0_local;

assign out_4_d0 = grp_fu_808_p4;

assign out_4_we0 = out_4_we0_local;

assign out_5_address0 = zext_ln16_fu_2354_p1;

assign out_5_ce0 = out_5_ce0_local;

assign out_5_d0 = grp_fu_797_p4;

assign out_5_we0 = out_5_we0_local;

assign out_6_address0 = zext_ln16_fu_2354_p1;

assign out_6_ce0 = out_6_ce0_local;

assign out_6_d0 = grp_fu_808_p4;

assign out_6_we0 = out_6_we0_local;

assign out_7_address0 = zext_ln16_fu_2354_p1;

assign out_7_ce0 = out_7_ce0_local;

assign out_7_d0 = grp_fu_797_p4;

assign out_7_we0 = out_7_we0_local;

assign out_bits_7_fu_1551_p3 = {{tmp_10_fu_1541_p4}, {16'd32768}};

assign out_exp_fu_1701_p1 = newexp_4_fu_1695_p2;

assign ref_4oPi_table_1001_address0 = zext_ln378_fu_984_p1;

assign s_out_4_fu_2196_p3 = ((tmp_1_reg_2767[0:0] == 1'b1) ? s_out_fu_2188_p1 : c_out_fu_2192_p1);

assign s_out_fu_2188_p1 = t_5_fu_2174_p4;

assign select_ln186_5_fu_2016_p3 = ((icmp_ln186_reg_2562_pp0_iter32_reg[0:0] == 1'b1) ? 23'd8388607 : 23'd0);

assign select_ln186_fu_1996_p3 = ((icmp_ln186_reg_2562_pp0_iter32_reg[0:0] == 1'b1) ? 8'd255 : 8'd0);

assign select_ln453_fu_1107_p3 = ((closepath_reg_2490_pp0_iter25_reg[0:0] == 1'b1) ? Ex_fu_1102_p2 : 8'd0);

assign select_ln506_2_fu_1201_p3 = ((tmp_22_reg_2550[0:0] == 1'b1) ? lshr_ln506_fu_1189_p2 : shl_ln506_fu_1195_p2);

assign select_ln506_fu_1176_p3 = ((tmp_22_reg_2550[0:0] == 1'b1) ? sub_ln506_fu_1171_p2 : Ex_2_reg_2543);

assign sext_ln163_fu_1733_p1 = Ex_2_reg_2543_pp0_iter32_reg;

assign sext_ln80_1_fu_1456_p1 = $signed(trunc_ln7_reg_2643);

assign sext_ln80_2_fu_1465_p1 = $signed(add_ln80_fu_1459_p2);

assign sext_ln80_fu_1453_p1 = $signed(trunc_ln9_reg_2638);

assign shift_2_fu_1684_p3 = ((icmp_ln292_fu_1663_p2[0:0] == 1'b1) ? shift_6_fu_1668_p2 : trunc_ln281_reg_2688);

assign shift_5_fu_1767_p3 = ((icmp_ln292_1_fu_1748_p2[0:0] == 1'b1) ? shift_8_fu_1753_p2 : trunc_ln281_5_reg_2699);

assign shift_6_fu_1668_p2 = (trunc_ln281_4_fu_1647_p1 + 6'd16);

assign shift_8_fu_1753_p2 = (trunc_ln281_6_reg_2710 + 6'd16);

assign shl_ln291_1_fu_1678_p2 = zext_ln291_1_fu_1674_p1 << c_1_fu_1639_p3;

assign shl_ln291_2_fu_1739_p2 = zext_ln291_3_fu_1736_p1 << c_6_reg_2694;

assign shl_ln291_3_fu_1762_p2 = zext_ln291_2_fu_1758_p1 << c_2_reg_2705;

assign shl_ln291_fu_1654_p2 = zext_ln291_fu_1651_p1 << c_5_reg_2683;

assign shl_ln379_fu_1000_p2 = ref_4oPi_table_1001_q0 << zext_ln379_fu_997_p1;

assign shl_ln504_fu_1133_p2 = Mx_bits_6_reg_2533 << zext_ln504_fu_1129_p1;

assign shl_ln506_fu_1195_p2 = zext_ln506_1_fu_1186_p1 << zext_ln506_fu_1182_p1;

assign significand_fu_1725_p3 = ((icmp_ln292_fu_1663_p2[0:0] == 1'b1) ? tmp_18_fu_1705_p4 : tmp_19_fu_1715_p4);

assign sin_K05_address0 = zext_ln72_fu_1249_p1;

assign sin_K16_address0 = zext_ln72_fu_1249_p1;

assign sin_K27_address0 = zext_ln72_fu_1249_p1;

assign sin_results_exp_1_fu_2043_p3 = ((and_ln179_reg_2517_pp0_iter32_reg[0:0] == 1'b1) ? 8'd0 : sin_results_exp_fu_2008_p3);

assign sin_results_exp_fu_2008_p3 = ((or_ln186_fu_2003_p2[0:0] == 1'b1) ? select_ln186_fu_1996_p3 : empty_fu_1803_p1);

assign sin_results_sig_1_fu_2050_p3 = ((and_ln179_reg_2517_pp0_iter32_reg[0:0] == 1'b1) ? 23'd0 : sin_results_sig_fu_2023_p3);

assign sin_results_sig_fu_2023_p3 = ((or_ln186_fu_2003_p2[0:0] == 1'b1) ? select_ln186_5_fu_2016_p3 : empty_504_fu_1827_p3);

assign sin_results_sign_2_fu_2037_p3 = ((and_ln179_reg_2517_pp0_iter32_reg[0:0] == 1'b1) ? din_sign_reg_2471_pp0_iter32_reg : sin_results_sign_3_fu_1990_p2);

assign sin_results_sign_3_fu_1990_p2 = (xor_ln186_fu_1985_p2 & sin_results_sign_fu_1841_p35);

assign sin_results_sign_fu_1841_p33 = 'bx;

assign sub_ln506_fu_1171_p2 = ($signed(8'd0) - $signed(Ex_2_reg_2543));

assign t_5_fu_2174_p4 = {{{cos_results_sign_2_reg_2752}, {cos_results_exp_2_reg_2757}}, {cos_results_sig_2_reg_2762}};

assign t_6_fu_2181_p4 = {{{sin_results_sign_2_reg_2737}, {sin_results_exp_1_reg_2742}}, {sin_results_sig_1_reg_2747}};

assign tmp_10_fu_1541_p4 = {{grp_fu_819_p2[56:42]}};

assign tmp_18_fu_1705_p4 = {{shl_ln291_1_fu_1678_p2[27:5]}};

assign tmp_19_fu_1715_p4 = {{shl_ln291_fu_1654_p2[27:5]}};

assign tmp_1_fu_2103_p17 = 'bx;

assign tmp_20_fu_1807_p4 = {{shl_ln291_3_fu_1762_p2[27:5]}};

assign tmp_21_fu_1817_p4 = {{shl_ln291_2_fu_1739_p2[27:5]}};

assign tmp_23_fu_1790_p3 = newexp_fu_1784_p2[32'd8];

assign tmp_5_fu_2297_p17 = 'bx;

assign tmp_6_fu_1509_p3 = {{cos_result_fu_1493_p2[28:13]}};

assign tmp_8_fu_2242_p17 = 'bx;

assign tmp_9_fu_1563_p4 = {{grp_fu_819_p2[41:29]}};

assign trunc_ln11_fu_1499_p4 = {{grp_fu_819_p2[56:29]}};

assign trunc_ln16_2_fu_847_p1 = ap_sig_allocacmp_i183_load[2:0];

assign trunc_ln16_fu_843_p1 = ap_sig_allocacmp_i183_load[3:0];

assign trunc_ln276_fu_1525_p1 = cos_result_fu_1493_p2[12:0];

assign trunc_ln281_4_fu_1647_p1 = c_1_fu_1639_p3[5:0];

assign trunc_ln281_5_fu_1589_p1 = c_6_fu_1581_p3[5:0];

assign trunc_ln281_6_fu_1601_p1 = c_2_fu_1593_p3[5:0];

assign trunc_ln281_fu_1537_p1 = c_5_fu_1529_p3[5:0];

assign trunc_ln379_fu_993_p1 = addr_fu_966_p3[3:0];

assign trunc_ln491_fu_1076_p1 = k_fu_1069_p3[0:0];

assign trunc_ln505_fu_1138_p1 = Mx_zeros_fu_1121_p3[7:0];

assign trunc_ln_fu_1059_p4 = {{grp_fu_823_p2[79:77]}};

assign xor_ln186_fu_1985_p2 = (icmp_ln186_reg_2562_pp0_iter32_reg ^ 1'd1);

assign zext_ln16_1_fu_1621_p1 = lshr_ln16_1_reg_2425_pp0_iter32_reg;

assign zext_ln16_fu_2354_p1 = lshr_ln_reg_2420_pp0_iter36_reg;

assign zext_ln287_1_fu_1774_p1 = shift_5_fu_1767_p3;

assign zext_ln287_fu_1691_p1 = shift_2_fu_1684_p3;

assign zext_ln291_1_fu_1674_p1 = in_shift_3_fu_1659_p1;

assign zext_ln291_2_fu_1758_p1 = in_shift_4_fu_1744_p1;

assign zext_ln291_3_fu_1736_p1 = trunc_ln12_reg_2715;

assign zext_ln291_fu_1651_p1 = cos_result_reg_2673;

assign zext_ln378_fu_984_p1 = lshr_ln5_fu_974_p4;

assign zext_ln379_fu_997_p1 = trunc_ln379_reg_2501;

assign zext_ln504_fu_1129_p1 = Mx_zeros_fu_1121_p3;

assign zext_ln506_1_fu_1186_p1 = tmp_s_reg_2556;

assign zext_ln506_fu_1182_p1 = select_ln506_fu_1176_p3;

assign zext_ln69_fu_1232_p1 = B_trunc_reg_2582;

assign zext_ln72_fu_1249_p1 = A_reg_2577;

assign zext_ln73_2_fu_1436_p1 = tmp_15_reg_2628;

assign zext_ln74_2_fu_1439_p1 = tmp_17_reg_2633;

assign zext_ln75_fu_1490_p1 = add_ln75_1_reg_2653_pp0_iter31_reg;

always @ (posedge ap_clk) begin
    zext_ln16_1_reg_2725[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
end

endmodule //kernel_mhsa_RoPE_1_Pipeline_VITIS_LOOP_16_1
