ARM GAS  /tmp/ccBhVTSt.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"gd32f30x_fmc.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.fmc_wscnt_set,"ax",%progbits
  18              		.align	1
  19              		.global	fmc_wscnt_set
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  24              	fmc_wscnt_set:
  25              	.LVL0:
  26              	.LFB116:
  27              		.file 1 "Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c"
   1:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** /*!
   2:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \file    gd32f30x_fmc.c
   3:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \brief   FMC driver
   4:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
   5:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \version 2017-02-10, V1.0.0, firmware for GD32F30x
   6:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \version 2018-10-10, V1.1.0, firmware for GD32F30x
   7:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \version 2018-12-25, V2.0.0, firmware for GD32F30x
   8:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \version 2020-09-30, V2.1.0, firmware for GD32F30x
   9:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** */
  10:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
  11:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** /*
  12:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     Copyright (c) 2020, GigaDevice Semiconductor Inc.
  13:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
  14:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     Redistribution and use in source and binary forms, with or without modification, 
  15:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** are permitted provided that the following conditions are met:
  16:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
  17:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     1. Redistributions of source code must retain the above copyright notice, this 
  18:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****        list of conditions and the following disclaimer.
  19:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     2. Redistributions in binary form must reproduce the above copyright notice, 
  20:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****        this list of conditions and the following disclaimer in the documentation 
  21:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****        and/or other materials provided with the distribution.
  22:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     3. Neither the name of the copyright holder nor the names of its contributors 
  23:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****        may be used to endorse or promote products derived from this software without 
  24:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****        specific prior written permission.
  25:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
  26:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" 
  27:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED 
  28:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. 
  29:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, 
  30:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT 
  31:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR 
ARM GAS  /tmp/ccBhVTSt.s 			page 2


  32:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, 
  33:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) 
  34:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY 
  35:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** OF SUCH DAMAGE.
  36:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** */
  37:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
  38:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
  39:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** #include "gd32f30x_fmc.h"
  40:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
  41:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** /*!
  42:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \brief      set the wait state counter value
  43:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[in]  wscnt:wait state counter value
  44:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****       \arg        WS_WSCNT_0: FMC 0 wait
  45:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****       \arg        WS_WSCNT_1: FMC 1 wait
  46:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****       \arg        WS_WSCNT_2: FMC 2 wait
  47:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[out] none
  48:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \retval     none
  49:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** */
  50:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** void fmc_wscnt_set(uint32_t wscnt)
  51:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** {
  28              		.loc 1 51 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		@ link register save eliminated.
  52:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     uint32_t reg;
  33              		.loc 1 52 5 view .LVU1
  53:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     
  54:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     reg = FMC_WS;
  34              		.loc 1 54 5 view .LVU2
  35              		.loc 1 54 9 is_stmt 0 view .LVU3
  36 0000 034A     		ldr	r2, .L2
  37 0002 1368     		ldr	r3, [r2]
  38              	.LVL1:
  55:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     /* set the wait state counter value */
  56:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     reg &= ~FMC_WS_WSCNT;
  39              		.loc 1 56 5 is_stmt 1 view .LVU4
  40              		.loc 1 56 9 is_stmt 0 view .LVU5
  41 0004 23F00703 		bic	r3, r3, #7
  42              	.LVL2:
  57:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     FMC_WS = (reg | wscnt);
  43              		.loc 1 57 5 is_stmt 1 view .LVU6
  44              		.loc 1 57 19 is_stmt 0 view .LVU7
  45 0008 0343     		orrs	r3, r3, r0
  46              	.LVL3:
  47              		.loc 1 57 12 view .LVU8
  48 000a 1360     		str	r3, [r2]
  58:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** }
  49              		.loc 1 58 1 view .LVU9
  50 000c 7047     		bx	lr
  51              	.L3:
  52 000e 00BF     		.align	2
  53              	.L2:
  54 0010 00200240 		.word	1073881088
  55              		.cfi_endproc
  56              	.LFE116:
  58              		.section	.text.fmc_unlock,"ax",%progbits
ARM GAS  /tmp/ccBhVTSt.s 			page 3


  59              		.align	1
  60              		.global	fmc_unlock
  61              		.syntax unified
  62              		.thumb
  63              		.thumb_func
  65              	fmc_unlock:
  66              	.LFB117:
  59:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
  60:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** /*!
  61:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \brief      unlock the main FMC operation
  62:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[in]  none
  63:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[out] none
  64:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \retval     none
  65:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** */
  66:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** void fmc_unlock(void)
  67:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** {
  67              		.loc 1 67 1 is_stmt 1 view -0
  68              		.cfi_startproc
  69              		@ args = 0, pretend = 0, frame = 0
  70              		@ frame_needed = 0, uses_anonymous_args = 0
  71              		@ link register save eliminated.
  68:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     if((RESET != (FMC_CTL0 & FMC_CTL0_LK))){
  72              		.loc 1 68 5 view .LVU11
  73              		.loc 1 68 19 is_stmt 0 view .LVU12
  74 0000 0E4B     		ldr	r3, .L7
  75 0002 1B69     		ldr	r3, [r3, #16]
  76              		.loc 1 68 7 view .LVU13
  77 0004 13F0800F 		tst	r3, #128
  78 0008 05D0     		beq	.L5
  69:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         /* write the FMC unlock key */
  70:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         FMC_KEY0 = UNLOCK_KEY0;
  79              		.loc 1 70 9 is_stmt 1 view .LVU14
  80              		.loc 1 70 18 is_stmt 0 view .LVU15
  81 000a 0C4B     		ldr	r3, .L7
  82 000c 0C4A     		ldr	r2, .L7+4
  83 000e 5A60     		str	r2, [r3, #4]
  71:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         FMC_KEY0 = UNLOCK_KEY1;
  84              		.loc 1 71 9 is_stmt 1 view .LVU16
  85              		.loc 1 71 18 is_stmt 0 view .LVU17
  86 0010 02F18832 		add	r2, r2, #-2004318072
  87 0014 5A60     		str	r2, [r3, #4]
  88              	.L5:
  72:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     }
  73:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     if(FMC_BANK0_SIZE < FMC_SIZE){
  89              		.loc 1 73 5 is_stmt 1 view .LVU18
  90              		.loc 1 73 25 is_stmt 0 view .LVU19
  91 0016 0B4B     		ldr	r3, .L7+8
  92 0018 B3F8E030 		ldrh	r3, [r3, #224]
  93              		.loc 1 73 7 view .LVU20
  94 001c B3F5007F 		cmp	r3, #512
  95 0020 0AD9     		bls	.L4
  74:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         /* write the FMC unlock key */
  75:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         if(RESET != (FMC_CTL1 & FMC_CTL1_LK)){
  96              		.loc 1 75 9 is_stmt 1 view .LVU21
  97              		.loc 1 75 22 is_stmt 0 view .LVU22
  98 0022 064B     		ldr	r3, .L7
  99 0024 1B6D     		ldr	r3, [r3, #80]
ARM GAS  /tmp/ccBhVTSt.s 			page 4


 100              		.loc 1 75 11 view .LVU23
 101 0026 13F0800F 		tst	r3, #128
 102 002a 05D0     		beq	.L4
  76:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             FMC_KEY1 = UNLOCK_KEY0;
 103              		.loc 1 76 13 is_stmt 1 view .LVU24
 104              		.loc 1 76 22 is_stmt 0 view .LVU25
 105 002c 034B     		ldr	r3, .L7
 106 002e 044A     		ldr	r2, .L7+4
 107 0030 5A64     		str	r2, [r3, #68]
  77:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             FMC_KEY1 = UNLOCK_KEY1;
 108              		.loc 1 77 13 is_stmt 1 view .LVU26
 109              		.loc 1 77 22 is_stmt 0 view .LVU27
 110 0032 02F18832 		add	r2, r2, #-2004318072
 111 0036 5A64     		str	r2, [r3, #68]
 112              	.L4:
  78:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         }
  79:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     }
  80:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** }
 113              		.loc 1 80 1 view .LVU28
 114 0038 7047     		bx	lr
 115              	.L8:
 116 003a 00BF     		.align	2
 117              	.L7:
 118 003c 00200240 		.word	1073881088
 119 0040 23016745 		.word	1164378403
 120 0044 00F7FF1F 		.word	536868608
 121              		.cfi_endproc
 122              	.LFE117:
 124              		.section	.text.fmc_bank0_unlock,"ax",%progbits
 125              		.align	1
 126              		.global	fmc_bank0_unlock
 127              		.syntax unified
 128              		.thumb
 129              		.thumb_func
 131              	fmc_bank0_unlock:
 132              	.LFB118:
  81:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
  82:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** /*!
  83:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \brief      unlock the FMC bank0 operation 
  84:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 this function can be used for all GD32F30x devices.
  85:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 for GD32F30x with flash more than 512KB, this function unlocks bank0.
  86:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 for GD32F30x with flash no more than 512KB and it is equivalent to fmc_unlock funct
  87:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[in]  none
  88:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[out] none
  89:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \retval     none
  90:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** */
  91:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** void fmc_bank0_unlock(void)
  92:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** {
 133              		.loc 1 92 1 is_stmt 1 view -0
 134              		.cfi_startproc
 135              		@ args = 0, pretend = 0, frame = 0
 136              		@ frame_needed = 0, uses_anonymous_args = 0
 137              		@ link register save eliminated.
  93:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     if((RESET != (FMC_CTL0 & FMC_CTL0_LK))){
 138              		.loc 1 93 5 view .LVU30
 139              		.loc 1 93 19 is_stmt 0 view .LVU31
 140 0000 054B     		ldr	r3, .L11
ARM GAS  /tmp/ccBhVTSt.s 			page 5


 141 0002 1B69     		ldr	r3, [r3, #16]
 142              		.loc 1 93 7 view .LVU32
 143 0004 13F0800F 		tst	r3, #128
 144 0008 05D0     		beq	.L9
  94:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         /* write the FMC unlock key */
  95:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         FMC_KEY0 = UNLOCK_KEY0;
 145              		.loc 1 95 9 is_stmt 1 view .LVU33
 146              		.loc 1 95 18 is_stmt 0 view .LVU34
 147 000a 034B     		ldr	r3, .L11
 148 000c 034A     		ldr	r2, .L11+4
 149 000e 5A60     		str	r2, [r3, #4]
  96:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         FMC_KEY0 = UNLOCK_KEY1;
 150              		.loc 1 96 9 is_stmt 1 view .LVU35
 151              		.loc 1 96 18 is_stmt 0 view .LVU36
 152 0010 02F18832 		add	r2, r2, #-2004318072
 153 0014 5A60     		str	r2, [r3, #4]
 154              	.L9:
  97:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     }
  98:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** }
 155              		.loc 1 98 1 view .LVU37
 156 0016 7047     		bx	lr
 157              	.L12:
 158              		.align	2
 159              	.L11:
 160 0018 00200240 		.word	1073881088
 161 001c 23016745 		.word	1164378403
 162              		.cfi_endproc
 163              	.LFE118:
 165              		.section	.text.fmc_bank1_unlock,"ax",%progbits
 166              		.align	1
 167              		.global	fmc_bank1_unlock
 168              		.syntax unified
 169              		.thumb
 170              		.thumb_func
 172              	fmc_bank1_unlock:
 173              	.LFB119:
  99:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 100:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** /*!
 101:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \brief      unlock the FMC bank1 operation 
 102:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 this function can be used for GD32F30x with flash more than 512KB.
 103:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[in]  none
 104:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[out] none
 105:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \retval     none
 106:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** */
 107:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** void fmc_bank1_unlock(void)
 108:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** {
 174              		.loc 1 108 1 is_stmt 1 view -0
 175              		.cfi_startproc
 176              		@ args = 0, pretend = 0, frame = 0
 177              		@ frame_needed = 0, uses_anonymous_args = 0
 178              		@ link register save eliminated.
 109:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     if((RESET != (FMC_CTL1 & FMC_CTL1_LK))){
 179              		.loc 1 109 5 view .LVU39
 180              		.loc 1 109 19 is_stmt 0 view .LVU40
 181 0000 054B     		ldr	r3, .L15
 182 0002 1B6D     		ldr	r3, [r3, #80]
 183              		.loc 1 109 7 view .LVU41
ARM GAS  /tmp/ccBhVTSt.s 			page 6


 184 0004 13F0800F 		tst	r3, #128
 185 0008 05D0     		beq	.L13
 110:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         /* write the FMC unlock key */
 111:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         FMC_KEY1 = UNLOCK_KEY0;
 186              		.loc 1 111 9 is_stmt 1 view .LVU42
 187              		.loc 1 111 18 is_stmt 0 view .LVU43
 188 000a 034B     		ldr	r3, .L15
 189 000c 034A     		ldr	r2, .L15+4
 190 000e 5A64     		str	r2, [r3, #68]
 112:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         FMC_KEY1 = UNLOCK_KEY1;
 191              		.loc 1 112 9 is_stmt 1 view .LVU44
 192              		.loc 1 112 18 is_stmt 0 view .LVU45
 193 0010 02F18832 		add	r2, r2, #-2004318072
 194 0014 5A64     		str	r2, [r3, #68]
 195              	.L13:
 113:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     }
 114:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** }
 196              		.loc 1 114 1 view .LVU46
 197 0016 7047     		bx	lr
 198              	.L16:
 199              		.align	2
 200              	.L15:
 201 0018 00200240 		.word	1073881088
 202 001c 23016745 		.word	1164378403
 203              		.cfi_endproc
 204              	.LFE119:
 206              		.section	.text.fmc_lock,"ax",%progbits
 207              		.align	1
 208              		.global	fmc_lock
 209              		.syntax unified
 210              		.thumb
 211              		.thumb_func
 213              	fmc_lock:
 214              	.LFB120:
 115:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 116:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** /*!
 117:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \brief      lock the main FMC operation
 118:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[in]  none
 119:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[out] none
 120:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \retval     none
 121:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** */
 122:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** void fmc_lock(void)
 123:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** {
 215              		.loc 1 123 1 is_stmt 1 view -0
 216              		.cfi_startproc
 217              		@ args = 0, pretend = 0, frame = 0
 218              		@ frame_needed = 0, uses_anonymous_args = 0
 219              		@ link register save eliminated.
 124:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     /* set the LK bit */
 125:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     FMC_CTL0 |= FMC_CTL0_LK;
 220              		.loc 1 125 5 view .LVU48
 221              		.loc 1 125 14 is_stmt 0 view .LVU49
 222 0000 074A     		ldr	r2, .L19
 223 0002 1369     		ldr	r3, [r2, #16]
 224 0004 43F08003 		orr	r3, r3, #128
 225 0008 1361     		str	r3, [r2, #16]
 126:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     
ARM GAS  /tmp/ccBhVTSt.s 			page 7


 127:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     if(FMC_BANK0_SIZE < FMC_SIZE){
 226              		.loc 1 127 5 is_stmt 1 view .LVU50
 227              		.loc 1 127 25 is_stmt 0 view .LVU51
 228 000a 064B     		ldr	r3, .L19+4
 229 000c B3F8E030 		ldrh	r3, [r3, #224]
 230              		.loc 1 127 7 view .LVU52
 231 0010 B3F5007F 		cmp	r3, #512
 232 0014 03D9     		bls	.L17
 128:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         /* set the LK bit */
 129:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         FMC_CTL1 |= FMC_CTL1_LK;
 233              		.loc 1 129 9 is_stmt 1 view .LVU53
 234              		.loc 1 129 18 is_stmt 0 view .LVU54
 235 0016 136D     		ldr	r3, [r2, #80]
 236 0018 43F08003 		orr	r3, r3, #128
 237 001c 1365     		str	r3, [r2, #80]
 238              	.L17:
 130:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     }
 131:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** }
 239              		.loc 1 131 1 view .LVU55
 240 001e 7047     		bx	lr
 241              	.L20:
 242              		.align	2
 243              	.L19:
 244 0020 00200240 		.word	1073881088
 245 0024 00F7FF1F 		.word	536868608
 246              		.cfi_endproc
 247              	.LFE120:
 249              		.section	.text.fmc_bank0_lock,"ax",%progbits
 250              		.align	1
 251              		.global	fmc_bank0_lock
 252              		.syntax unified
 253              		.thumb
 254              		.thumb_func
 256              	fmc_bank0_lock:
 257              	.LFB121:
 132:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 133:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** /*!
 134:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \brief      lock the FMC bank0 operation
 135:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 this function can be used for all GD32F30X devices.
 136:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 for GD32F30x with flash more than 512KB, this function locks bank0.
 137:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 for GD32F30x with flash no more than 512KB and it is equivalent to fmc_lock functio
 138:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[in]  none
 139:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[out] none
 140:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \retval     none
 141:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** */
 142:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** void fmc_bank0_lock(void)
 143:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** {
 258              		.loc 1 143 1 is_stmt 1 view -0
 259              		.cfi_startproc
 260              		@ args = 0, pretend = 0, frame = 0
 261              		@ frame_needed = 0, uses_anonymous_args = 0
 262              		@ link register save eliminated.
 144:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     /* set the LK bit*/
 145:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     FMC_CTL0 |= FMC_CTL0_LK;
 263              		.loc 1 145 5 view .LVU57
 264              		.loc 1 145 14 is_stmt 0 view .LVU58
 265 0000 024A     		ldr	r2, .L22
ARM GAS  /tmp/ccBhVTSt.s 			page 8


 266 0002 1369     		ldr	r3, [r2, #16]
 267 0004 43F08003 		orr	r3, r3, #128
 268 0008 1361     		str	r3, [r2, #16]
 146:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** }
 269              		.loc 1 146 1 view .LVU59
 270 000a 7047     		bx	lr
 271              	.L23:
 272              		.align	2
 273              	.L22:
 274 000c 00200240 		.word	1073881088
 275              		.cfi_endproc
 276              	.LFE121:
 278              		.section	.text.fmc_bank1_lock,"ax",%progbits
 279              		.align	1
 280              		.global	fmc_bank1_lock
 281              		.syntax unified
 282              		.thumb
 283              		.thumb_func
 285              	fmc_bank1_lock:
 286              	.LFB122:
 147:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 148:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** /*!
 149:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \brief      lock the FMC bank1 operation
 150:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 this function can be used for GD32F30x with flash more than 512KB.
 151:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[in]  none
 152:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[out] none
 153:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \retval     none
 154:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** */
 155:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** void fmc_bank1_lock(void)
 156:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** {
 287              		.loc 1 156 1 is_stmt 1 view -0
 288              		.cfi_startproc
 289              		@ args = 0, pretend = 0, frame = 0
 290              		@ frame_needed = 0, uses_anonymous_args = 0
 291              		@ link register save eliminated.
 157:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     /* set the LK bit*/
 158:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     FMC_CTL1 |= FMC_CTL1_LK;
 292              		.loc 1 158 5 view .LVU61
 293              		.loc 1 158 14 is_stmt 0 view .LVU62
 294 0000 024A     		ldr	r2, .L25
 295 0002 136D     		ldr	r3, [r2, #80]
 296 0004 43F08003 		orr	r3, r3, #128
 297 0008 1365     		str	r3, [r2, #80]
 159:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** }
 298              		.loc 1 159 1 view .LVU63
 299 000a 7047     		bx	lr
 300              	.L26:
 301              		.align	2
 302              	.L25:
 303 000c 00200240 		.word	1073881088
 304              		.cfi_endproc
 305              	.LFE122:
 307              		.section	.text.ob_unlock,"ax",%progbits
 308              		.align	1
 309              		.global	ob_unlock
 310              		.syntax unified
 311              		.thumb
ARM GAS  /tmp/ccBhVTSt.s 			page 9


 312              		.thumb_func
 314              	ob_unlock:
 315              	.LFB130:
 160:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 161:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** /*!
 162:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \brief      erase page
 163:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[in]  page_address: the page address to be erased.
 164:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[out] none
 165:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \retval     state of FMC, refer to fmc_state_enum
 166:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** */
 167:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** fmc_state_enum fmc_page_erase(uint32_t page_address)
 168:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** {
 169:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     fmc_state_enum fmc_state;
 170:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     
 171:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     if(FMC_BANK0_SIZE < FMC_SIZE){
 172:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         if(FMC_BANK0_END_ADDRESS > page_address){
 173:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             fmc_state = fmc_bank0_ready_wait(FMC_TIMEOUT_COUNT);
 174:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* if the last operation is completed, start page erase */
 175:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             if(FMC_READY == fmc_state){
 176:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 FMC_CTL0 |= FMC_CTL0_PER;
 177:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 FMC_ADDR0 = page_address;
 178:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 FMC_CTL0 |= FMC_CTL0_START;
 179:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 /* wait for the FMC ready */
 180:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 fmc_state = fmc_bank0_ready_wait(FMC_TIMEOUT_COUNT);
 181:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 /* reset the PER bit */
 182:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 FMC_CTL0 &= ~FMC_CTL0_PER;
 183:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             }
 184:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         }else{
 185:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* wait for the FMC ready */
 186:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             fmc_state = fmc_bank1_ready_wait(FMC_TIMEOUT_COUNT);
 187:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* if the last operation is completed, start page erase */
 188:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             if(FMC_READY == fmc_state){
 189:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 FMC_CTL1 |= FMC_CTL1_PER;
 190:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 FMC_ADDR1 = page_address;
 191:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 if(FMC_OBSTAT & FMC_OBSTAT_SPC){
 192:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                     FMC_ADDR0 = page_address;
 193:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 }
 194:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 FMC_CTL1 |= FMC_CTL1_START;
 195:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 /* wait for the FMC ready */
 196:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 fmc_state = fmc_bank1_ready_wait(FMC_TIMEOUT_COUNT);
 197:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 /* reset the PER bit */
 198:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 FMC_CTL1 &= ~FMC_CTL1_PER;
 199:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             }
 200:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         }
 201:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     }else{
 202:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         fmc_state = fmc_bank0_ready_wait(FMC_TIMEOUT_COUNT);
 203:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         /* if the last operation is completed, start page erase */
 204:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         if(FMC_READY == fmc_state){
 205:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             FMC_CTL0 |= FMC_CTL0_PER;
 206:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             FMC_ADDR0 = page_address;
 207:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             FMC_CTL0 |= FMC_CTL0_START;
 208:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* wait for the FMC ready */
 209:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             fmc_state = fmc_bank0_ready_wait(FMC_TIMEOUT_COUNT);
 210:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* reset the PER bit */
 211:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             FMC_CTL0 &= ~FMC_CTL0_PER;
 212:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         }
 213:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     }
ARM GAS  /tmp/ccBhVTSt.s 			page 10


 214:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     /* return the FMC state */
 215:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     return fmc_state;
 216:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** }
 217:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 218:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** /*!
 219:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \brief      erase whole chip
 220:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[in]  none
 221:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[out] none
 222:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \retval     state of FMC, refer to fmc_state_enum
 223:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** */
 224:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** fmc_state_enum fmc_mass_erase(void)
 225:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** {
 226:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     fmc_state_enum fmc_state;
 227:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     if(FMC_BANK0_SIZE < FMC_SIZE){
 228:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         /* wait for the FMC ready */
 229:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         fmc_state = fmc_bank0_ready_wait(FMC_TIMEOUT_COUNT);
 230:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         if(FMC_READY == fmc_state){
 231:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* start whole chip erase */
 232:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             FMC_CTL0 |= FMC_CTL0_MER;
 233:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             FMC_CTL0 |= FMC_CTL0_START;
 234:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* wait for the FMC ready */
 235:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             fmc_state = fmc_bank0_ready_wait(FMC_TIMEOUT_COUNT);
 236:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             if(FMC_READY != fmc_state){
 237:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 return fmc_state;
 238:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             }
 239:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* reset the MER bit */
 240:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             FMC_CTL0 &= ~FMC_CTL0_MER;
 241:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         }
 242:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         fmc_state = fmc_bank1_ready_wait(FMC_TIMEOUT_COUNT);
 243:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         if(FMC_READY == fmc_state){
 244:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* start whole chip erase */
 245:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             FMC_CTL1 |= FMC_CTL1_MER;
 246:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             FMC_CTL1 |= FMC_CTL1_START;
 247:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* wait for the FMC ready */
 248:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             fmc_state = fmc_bank1_ready_wait(FMC_TIMEOUT_COUNT);
 249:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* reset the MER bit */
 250:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             FMC_CTL1 &= ~FMC_CTL1_MER;
 251:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         }
 252:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     }else{
 253:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         fmc_state = fmc_bank0_ready_wait(FMC_TIMEOUT_COUNT);
 254:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         if(FMC_READY == fmc_state){
 255:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* start whole chip erase */
 256:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             FMC_CTL0 |= FMC_CTL0_MER;
 257:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             FMC_CTL0 |= FMC_CTL0_START;    
 258:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* wait for the FMC ready */
 259:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             fmc_state = fmc_bank0_ready_wait(FMC_TIMEOUT_COUNT);
 260:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* reset the MER bit */
 261:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             FMC_CTL0 &= ~FMC_CTL0_MER;
 262:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         }
 263:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     }
 264:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     /* return the FMC state  */
 265:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     return fmc_state;
 266:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** }
 267:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 268:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** /*!
 269:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \brief      erase bank0
 270:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[in]  none
ARM GAS  /tmp/ccBhVTSt.s 			page 11


 271:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[out] none
 272:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \retval     state of FMC, refer to fmc_state_enum
 273:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** */
 274:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** fmc_state_enum fmc_bank0_erase(void)
 275:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** {
 276:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     fmc_state_enum fmc_state = FMC_READY;
 277:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     /* wait for the FMC ready */
 278:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     fmc_state = fmc_bank0_ready_wait(FMC_TIMEOUT_COUNT);
 279:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 280:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     if(FMC_READY == fmc_state){
 281:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         /* start FMC bank0 erase */
 282:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         FMC_CTL0 |= FMC_CTL0_MER;
 283:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         FMC_CTL0 |= FMC_CTL0_START;
 284:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         /* wait for the FMC ready */
 285:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         fmc_state = fmc_bank0_ready_wait(FMC_TIMEOUT_COUNT);
 286:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         /* reset the MER bit */
 287:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         FMC_CTL0 &= ~FMC_CTL0_MER;
 288:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     }
 289:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     /* return the fmc state */
 290:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     return fmc_state;
 291:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** }
 292:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 293:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** /*!
 294:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \brief      erase bank1
 295:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[in]  none
 296:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[out] none
 297:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \retval     state of FMC, refer to fmc_state_enum
 298:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** */
 299:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** fmc_state_enum fmc_bank1_erase(void)
 300:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** {
 301:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     fmc_state_enum fmc_state = FMC_READY;
 302:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     /* wait for the FMC ready */
 303:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     fmc_state = fmc_bank1_ready_wait(FMC_TIMEOUT_COUNT);
 304:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****   
 305:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****    if(FMC_READY == fmc_state){
 306:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         /* start FMC bank1 erase */
 307:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         FMC_CTL1 |= FMC_CTL1_MER;
 308:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         FMC_CTL1 |= FMC_CTL1_START;
 309:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         /* wait for the FMC ready */
 310:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         fmc_state = fmc_bank1_ready_wait(FMC_TIMEOUT_COUNT);
 311:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         /* reset the MER bit */
 312:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         FMC_CTL1 &= ~FMC_CTL1_MER;
 313:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     }
 314:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     /* return the fmc state */
 315:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     return fmc_state;
 316:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** }
 317:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 318:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** /*!
 319:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \brief      program a word at the corresponding address
 320:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[in]  address: address to program
 321:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[in]  data: word to program
 322:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[out] none
 323:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \retval     state of FMC, refer to fmc_state_enum
 324:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** */
 325:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** fmc_state_enum fmc_word_program(uint32_t address, uint32_t data)
 326:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** {
 327:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     fmc_state_enum fmc_state = FMC_READY;
ARM GAS  /tmp/ccBhVTSt.s 			page 12


 328:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     if(FMC_BANK0_SIZE < FMC_SIZE){
 329:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         if(FMC_BANK0_END_ADDRESS > address){
 330:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             fmc_state = fmc_bank0_ready_wait(FMC_TIMEOUT_COUNT); 
 331:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****   
 332:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             if(FMC_READY == fmc_state){
 333:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 /* set the PG bit to start program */
 334:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 FMC_CTL0 |= FMC_CTL0_PG;
 335:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 REG32(address) = data;
 336:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 /* wait for the FMC ready */
 337:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 fmc_state = fmc_bank0_ready_wait(FMC_TIMEOUT_COUNT);
 338:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 /* reset the PG bit */
 339:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 FMC_CTL0 &= ~FMC_CTL0_PG;
 340:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             }
 341:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         }else{
 342:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             fmc_state = fmc_bank1_ready_wait(FMC_TIMEOUT_COUNT); 
 343:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****   
 344:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             if(FMC_READY == fmc_state){
 345:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 /* set the PG bit to start program */
 346:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 FMC_CTL1 |= FMC_CTL1_PG;
 347:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 REG32(address) = data;
 348:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 /* wait for the FMC ready */
 349:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 fmc_state = fmc_bank1_ready_wait(FMC_TIMEOUT_COUNT);
 350:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 /* reset the PG bit */
 351:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 FMC_CTL1 &= ~FMC_CTL1_PG;
 352:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             }
 353:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         }
 354:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     }else{
 355:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         fmc_state = fmc_bank0_ready_wait(FMC_TIMEOUT_COUNT);
 356:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****   
 357:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         if(FMC_READY == fmc_state){
 358:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* set the PG bit to start program */
 359:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             FMC_CTL0 |= FMC_CTL0_PG;
 360:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             REG32(address) = data;
 361:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* wait for the FMC ready */
 362:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             fmc_state = fmc_bank0_ready_wait(FMC_TIMEOUT_COUNT);
 363:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* reset the PG bit */
 364:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             FMC_CTL0 &= ~FMC_CTL0_PG;
 365:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         } 
 366:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     }
 367:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     /* return the FMC state */
 368:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     return fmc_state;
 369:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** }
 370:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 371:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** /*!
 372:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \brief      program a half word at the corresponding address
 373:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[in]  address: address to program
 374:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[in]  data: halfword to program
 375:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[out] none
 376:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \retval     state of FMC, refer to fmc_state_enum
 377:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** */
 378:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** fmc_state_enum fmc_halfword_program(uint32_t address, uint16_t data)
 379:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** {
 380:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     fmc_state_enum fmc_state = FMC_READY;
 381:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     if(FMC_BANK0_SIZE < FMC_SIZE){
 382:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         if(FMC_BANK0_END_ADDRESS > address){
 383:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             fmc_state = fmc_bank0_ready_wait(FMC_TIMEOUT_COUNT); 
 384:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****   
ARM GAS  /tmp/ccBhVTSt.s 			page 13


 385:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             if(FMC_READY == fmc_state){
 386:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 /* set the PG bit to start program */
 387:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 FMC_CTL0 |= FMC_CTL0_PG;
 388:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 REG16(address) = data;
 389:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 /* wait for the FMC ready */
 390:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 fmc_state = fmc_bank0_ready_wait(FMC_TIMEOUT_COUNT);
 391:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 /* reset the PG bit */
 392:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 FMC_CTL0 &= ~FMC_CTL0_PG;
 393:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             }
 394:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         }else{
 395:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             fmc_state = fmc_bank1_ready_wait(FMC_TIMEOUT_COUNT); 
 396:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****   
 397:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             if(FMC_READY == fmc_state){
 398:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 /* set the PG bit to start program */
 399:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 FMC_CTL1 |= FMC_CTL1_PG;
 400:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 REG16(address) = data;
 401:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 /* wait for the FMC ready */
 402:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 fmc_state = fmc_bank1_ready_wait(FMC_TIMEOUT_COUNT);
 403:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 /* reset the PG bit */
 404:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 FMC_CTL1 &= ~FMC_CTL1_PG;
 405:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             }
 406:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         }
 407:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     }else{
 408:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         fmc_state = fmc_bank0_ready_wait(FMC_TIMEOUT_COUNT);
 409:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****   
 410:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         if(FMC_READY == fmc_state){
 411:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* set the PG bit to start program */
 412:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             FMC_CTL0 |= FMC_CTL0_PG;
 413:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             REG16(address) = data;
 414:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* wait for the FMC ready */
 415:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             fmc_state = fmc_bank0_ready_wait(FMC_TIMEOUT_COUNT);
 416:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* reset the PG bit */
 417:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             FMC_CTL0 &= ~FMC_CTL0_PG;
 418:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         } 
 419:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     }
 420:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     /* return the FMC state */
 421:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     return fmc_state;
 422:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** }
 423:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 424:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** /*!
 425:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \brief      program a word at the corresponding address without erasing
 426:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[in]  address: address to program
 427:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[in]  data: word to program
 428:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[out] none
 429:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \retval     fmc_state
 430:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** */
 431:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** fmc_state_enum fmc_word_reprogram(uint32_t address, uint32_t data)
 432:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** {
 433:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     fmc_state_enum fmc_state = FMC_READY;
 434:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     if(FMC_BANK0_SIZE < FMC_SIZE){
 435:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         if(FMC_BANK0_END_ADDRESS > address){
 436:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             fmc_state = fmc_bank0_ready_wait(FMC_TIMEOUT_COUNT); 
 437:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             FMC_WSEN |= FMC_WSEN_BPEN;
 438:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             if(FMC_READY == fmc_state){
 439:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 /* set the PG bit to start program */
 440:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 FMC_CTL0 |= FMC_CTL0_PG;
 441:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 REG32(address) = data;
ARM GAS  /tmp/ccBhVTSt.s 			page 14


 442:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 /* wait for the FMC ready */
 443:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 fmc_state = fmc_bank0_ready_wait(FMC_TIMEOUT_COUNT);
 444:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 /* reset the PG bit */
 445:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 FMC_CTL0 &= ~FMC_CTL0_PG;
 446:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             }
 447:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         }else{
 448:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             fmc_state = fmc_bank1_ready_wait(FMC_TIMEOUT_COUNT); 
 449:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             FMC_WSEN |= FMC_WSEN_BPEN;
 450:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             if(FMC_READY == fmc_state){
 451:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 /* set the PG bit to start program */
 452:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 FMC_CTL1 |= FMC_CTL1_PG;
 453:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 REG32(address) = data;
 454:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 /* wait for the FMC ready */
 455:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 fmc_state = fmc_bank1_ready_wait(FMC_TIMEOUT_COUNT);
 456:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 /* reset the PG bit */
 457:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 FMC_CTL1 &= ~FMC_CTL1_PG;
 458:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             }
 459:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         }
 460:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     }else{
 461:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         fmc_state = fmc_bank0_ready_wait(FMC_TIMEOUT_COUNT);
 462:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         FMC_WSEN |= FMC_WSEN_BPEN;
 463:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         if(FMC_READY == fmc_state){
 464:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* set the PG bit to start program */
 465:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             FMC_CTL0 |= FMC_CTL0_PG;
 466:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             REG32(address) = data;
 467:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* wait for the FMC ready */
 468:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             fmc_state = fmc_bank0_ready_wait(FMC_TIMEOUT_COUNT);
 469:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* reset the PG bit */
 470:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             FMC_CTL0 &= ~FMC_CTL0_PG;
 471:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         } 
 472:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     }
 473:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     /* return the FMC state */
 474:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     return fmc_state;
 475:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** }
 476:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 477:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** /*!
 478:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \brief      unlock the option byte operation
 479:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[in]  none
 480:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[out] none
 481:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \retval     none
 482:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** */
 483:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** void ob_unlock(void)
 484:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** {
 316              		.loc 1 484 1 is_stmt 1 view -0
 317              		.cfi_startproc
 318              		@ args = 0, pretend = 0, frame = 0
 319              		@ frame_needed = 0, uses_anonymous_args = 0
 320              		@ link register save eliminated.
 485:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     if(RESET == (FMC_CTL0 & FMC_CTL0_OBWEN)){
 321              		.loc 1 485 5 view .LVU65
 322              		.loc 1 485 18 is_stmt 0 view .LVU66
 323 0000 054B     		ldr	r3, .L29
 324 0002 1B69     		ldr	r3, [r3, #16]
 325              		.loc 1 485 7 view .LVU67
 326 0004 13F4007F 		tst	r3, #512
 327 0008 05D1     		bne	.L27
 486:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         /* write the FMC key */
ARM GAS  /tmp/ccBhVTSt.s 			page 15


 487:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         FMC_OBKEY = UNLOCK_KEY0;
 328              		.loc 1 487 9 is_stmt 1 view .LVU68
 329              		.loc 1 487 19 is_stmt 0 view .LVU69
 330 000a 034B     		ldr	r3, .L29
 331 000c 034A     		ldr	r2, .L29+4
 332 000e 9A60     		str	r2, [r3, #8]
 488:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         FMC_OBKEY = UNLOCK_KEY1;
 333              		.loc 1 488 9 is_stmt 1 view .LVU70
 334              		.loc 1 488 19 is_stmt 0 view .LVU71
 335 0010 02F18832 		add	r2, r2, #-2004318072
 336 0014 9A60     		str	r2, [r3, #8]
 337              	.L27:
 489:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     }
 490:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** }
 338              		.loc 1 490 1 view .LVU72
 339 0016 7047     		bx	lr
 340              	.L30:
 341              		.align	2
 342              	.L29:
 343 0018 00200240 		.word	1073881088
 344 001c 23016745 		.word	1164378403
 345              		.cfi_endproc
 346              	.LFE130:
 348              		.section	.text.ob_lock,"ax",%progbits
 349              		.align	1
 350              		.global	ob_lock
 351              		.syntax unified
 352              		.thumb
 353              		.thumb_func
 355              	ob_lock:
 356              	.LFB131:
 491:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 492:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** /*!
 493:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \brief      lock the option byte operation
 494:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[in]  none
 495:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[out] none
 496:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \retval     none
 497:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** */
 498:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** void ob_lock(void)
 499:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** {
 357              		.loc 1 499 1 is_stmt 1 view -0
 358              		.cfi_startproc
 359              		@ args = 0, pretend = 0, frame = 0
 360              		@ frame_needed = 0, uses_anonymous_args = 0
 361              		@ link register save eliminated.
 500:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     /* reset the OBWEN bit */
 501:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     FMC_CTL0 &= ~FMC_CTL0_OBWEN;
 362              		.loc 1 501 5 view .LVU74
 363              		.loc 1 501 14 is_stmt 0 view .LVU75
 364 0000 024A     		ldr	r2, .L32
 365 0002 1369     		ldr	r3, [r2, #16]
 366 0004 23F40073 		bic	r3, r3, #512
 367 0008 1361     		str	r3, [r2, #16]
 502:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** }
 368              		.loc 1 502 1 view .LVU76
 369 000a 7047     		bx	lr
 370              	.L33:
ARM GAS  /tmp/ccBhVTSt.s 			page 16


 371              		.align	2
 372              	.L32:
 373 000c 00200240 		.word	1073881088
 374              		.cfi_endproc
 375              	.LFE131:
 377              		.section	.text.ob_user_get,"ax",%progbits
 378              		.align	1
 379              		.global	ob_user_get
 380              		.syntax unified
 381              		.thumb
 382              		.thumb_func
 384              	ob_user_get:
 385              	.LFB137:
 503:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 504:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** /*!
 505:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \brief      erase the FMC option byte
 506:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 unlock the FMC_CTL0 and option byte before calling this function
 507:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[in]  none
 508:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[out] none
 509:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \retval     state of FMC, refer to fmc_state_enum
 510:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** */
 511:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** fmc_state_enum ob_erase(void)
 512:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** {
 513:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     uint16_t temp_spc = FMC_NSPC;
 514:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 515:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     fmc_state_enum fmc_state = fmc_bank0_ready_wait(FMC_TIMEOUT_COUNT);
 516:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 517:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     /* check the option byte security protection value */
 518:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     if(RESET != ob_spc_get()){
 519:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         temp_spc = FMC_USPC;  
 520:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     }
 521:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 522:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     if(FMC_READY == fmc_state){
 523:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 524:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         /* start erase the option byte */
 525:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         FMC_CTL0 |= FMC_CTL0_OBER;
 526:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         FMC_CTL0 |= FMC_CTL0_START;
 527:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 528:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         /* wait for the FMC ready */
 529:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         fmc_state = fmc_bank0_ready_wait(FMC_TIMEOUT_COUNT);
 530:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     
 531:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         if(FMC_READY == fmc_state){
 532:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* reset the OBER bit */
 533:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             FMC_CTL0 &= ~FMC_CTL0_OBER;
 534:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* set the OBPG bit */
 535:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             FMC_CTL0 |= FMC_CTL0_OBPG;
 536:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* no security protection */
 537:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             OB_SPC = (uint16_t)temp_spc; 
 538:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* wait for the FMC ready */
 539:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             fmc_state = fmc_bank0_ready_wait(FMC_TIMEOUT_COUNT); 
 540:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             if(FMC_TOERR != fmc_state){
 541:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 /* reset the OBPG bit */
 542:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 FMC_CTL0 &= ~FMC_CTL0_OBPG;
 543:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             }
 544:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         }else{
 545:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             if(FMC_TOERR != fmc_state){
 546:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 /* reset the OBPG bit */
ARM GAS  /tmp/ccBhVTSt.s 			page 17


 547:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 FMC_CTL0 &= ~FMC_CTL0_OBPG;
 548:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             }
 549:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         }
 550:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     }
 551:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     /* return the FMC state */
 552:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     return fmc_state;
 553:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** }
 554:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 555:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** /*!
 556:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \brief      enable write protection
 557:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[in]  ob_wp: specify sector to be write protected
 558:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****       \arg        OB_WPx(x=0..31): write protect specify sector
 559:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****       \arg        OB_WP_ALL: write protect all sector
 560:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[out] none
 561:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \retval     state of FMC, refer to fmc_state_enum
 562:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** */
 563:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** fmc_state_enum ob_write_protection_enable(uint32_t ob_wp)
 564:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** {
 565:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     uint16_t temp_wp0, temp_wp1, temp_wp2, temp_wp3;
 566:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 567:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     fmc_state_enum fmc_state = fmc_bank0_ready_wait(FMC_TIMEOUT_COUNT);
 568:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 569:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     ob_wp = (uint32_t)(~ob_wp);
 570:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     temp_wp0 = (uint16_t)(ob_wp & OB_WP0_WP0);
 571:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     temp_wp1 = (uint16_t)((ob_wp & OB_WP1_WP1) >> 8U);
 572:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     temp_wp2 = (uint16_t)((ob_wp & OB_WP2_WP2) >> 16U);
 573:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     temp_wp3 = (uint16_t)((ob_wp & OB_WP3_WP3) >> 24U);
 574:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 575:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     if(FMC_READY == fmc_state){
 576:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     
 577:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         /* set the OBPG bit*/
 578:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         FMC_CTL0 |= FMC_CTL0_OBPG;
 579:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 580:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         if(0xFFU != temp_wp0){
 581:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             OB_WP0 = temp_wp0;
 582:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****       
 583:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* wait for the FMC ready */
 584:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             fmc_state = fmc_bank0_ready_wait(FMC_TIMEOUT_COUNT);
 585:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         }
 586:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         if((FMC_READY == fmc_state) && (0xFFU != temp_wp1)){
 587:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             OB_WP1 = temp_wp1;
 588:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****       
 589:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* wait for the FMC ready */
 590:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             fmc_state = fmc_bank0_ready_wait(FMC_TIMEOUT_COUNT);
 591:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         }
 592:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         if((FMC_READY == fmc_state) && (0xFFU != temp_wp2)){
 593:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             OB_WP2 = temp_wp2;
 594:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****       
 595:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* wait for the FMC ready */
 596:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             fmc_state = fmc_bank0_ready_wait(FMC_TIMEOUT_COUNT);
 597:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         }
 598:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         if((FMC_READY == fmc_state) && (0xFFU != temp_wp3)){
 599:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             OB_WP3 = temp_wp3;
 600:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****       
 601:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* wait for the FMC ready */
 602:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             fmc_state = fmc_bank0_ready_wait(FMC_TIMEOUT_COUNT);
 603:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         }
ARM GAS  /tmp/ccBhVTSt.s 			page 18


 604:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         if(FMC_TOERR != fmc_state){
 605:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* reset the OBPG bit */
 606:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             FMC_CTL0 &= ~FMC_CTL0_OBPG;
 607:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         }
 608:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     } 
 609:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     /* return the FMC state */
 610:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     return fmc_state;
 611:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** }
 612:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 613:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** /*!
 614:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \brief      configure security protection
 615:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[in]  ob_spc: specify security protection
 616:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****       \arg        FMC_NSPC: no security protection
 617:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****       \arg        FMC_USPC: under security protection
 618:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[out] none
 619:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \retval     state of FMC, refer to fmc_state_enum
 620:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** */
 621:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** fmc_state_enum ob_security_protection_config(uint8_t ob_spc)
 622:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** {
 623:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     fmc_state_enum fmc_state = fmc_bank0_ready_wait(FMC_TIMEOUT_COUNT);
 624:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 625:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     if(FMC_READY == fmc_state){
 626:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         FMC_CTL0 |= FMC_CTL0_OBER;
 627:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         FMC_CTL0 |= FMC_CTL0_START;
 628:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     
 629:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         /* wait for the FMC ready */
 630:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         fmc_state = fmc_bank0_ready_wait(FMC_TIMEOUT_COUNT);
 631:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     
 632:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         if(FMC_READY == fmc_state){
 633:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* reset the OBER bit */
 634:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             FMC_CTL0 &= ~FMC_CTL0_OBER;
 635:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****       
 636:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* start the option byte program */
 637:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             FMC_CTL0 |= FMC_CTL0_OBPG;
 638:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****        
 639:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             OB_SPC = (uint16_t)ob_spc;
 640:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 641:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* wait for the FMC ready */
 642:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             fmc_state = fmc_bank0_ready_wait(FMC_TIMEOUT_COUNT); 
 643:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     
 644:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             if(FMC_TOERR != fmc_state){
 645:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 /* reset the OBPG bit */
 646:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 FMC_CTL0 &= ~FMC_CTL0_OBPG;
 647:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             }
 648:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         }else{
 649:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             if(FMC_TOERR != fmc_state){
 650:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 /* reset the OBER bit */
 651:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 FMC_CTL0 &= ~FMC_CTL0_OBER;
 652:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             }
 653:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         }
 654:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     }
 655:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     /* return the FMC state */
 656:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     return fmc_state;
 657:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** }
 658:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 659:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** /*!
 660:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \brief      program the FMC user option byte 
ARM GAS  /tmp/ccBhVTSt.s 			page 19


 661:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[in]  ob_fwdgt: option byte watchdog value
 662:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****       \arg        OB_FWDGT_SW: software free watchdog
 663:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****       \arg        OB_FWDGT_HW: hardware free watchdog
 664:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[in]  ob_deepsleep: option byte deepsleep reset value
 665:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****       \arg        OB_DEEPSLEEP_NRST: no reset when entering deepsleep mode
 666:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****       \arg        OB_DEEPSLEEP_RST: generate a reset instead of entering deepsleep mode 
 667:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[in]  ob_stdby:option byte standby reset value
 668:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****       \arg        OB_STDBY_NRST: no reset when entering standby mode
 669:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****       \arg        OB_STDBY_RST: generate a reset instead of entering standby mode
 670:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[in]  ob_boot: specifies the option byte boot bank value
 671:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****       \arg        OB_BOOT_B0: boot from bank0
 672:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****       \arg        OB_BOOT_B1: boot from bank1 or bank0 if bank1 is void
 673:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[out] none
 674:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \retval     state of FMC, refer to fmc_state_enum
 675:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** */
 676:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** fmc_state_enum ob_user_write(uint8_t ob_fwdgt, uint8_t ob_deepsleep, uint8_t ob_stdby, uint8_t ob_b
 677:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** {
 678:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     fmc_state_enum fmc_state = FMC_READY;
 679:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     uint8_t temp;
 680:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 681:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     /* wait for the FMC ready */
 682:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     fmc_state = fmc_bank0_ready_wait(FMC_TIMEOUT_COUNT);
 683:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****   
 684:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     if(FMC_READY == fmc_state){
 685:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         /* set the OBPG bit*/
 686:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         FMC_CTL0 |= FMC_CTL0_OBPG; 
 687:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 688:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         temp = ((uint8_t)((uint8_t)((uint8_t)(ob_boot | ob_fwdgt) | ob_deepsleep) | ob_stdby) | OB_
 689:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         OB_USER = (uint16_t)temp;
 690:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     
 691:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         /* wait for the FMC ready */
 692:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         fmc_state = fmc_bank0_ready_wait(FMC_TIMEOUT_COUNT);
 693:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 694:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         if(FMC_TOERR != fmc_state){
 695:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* reset the OBPG bit */
 696:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             FMC_CTL0 &= ~FMC_CTL0_OBPG;
 697:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         }
 698:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     }
 699:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     /* return the FMC state */
 700:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     return fmc_state;
 701:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** }
 702:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 703:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** /*!
 704:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \brief      program option bytes data
 705:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[in]  address: the option bytes address to be programmed
 706:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[in]  data: the byte to be programmed
 707:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[out] none
 708:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \retval     state of FMC, refer to fmc_state_enum
 709:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** */
 710:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** fmc_state_enum ob_data_program(uint32_t address, uint8_t data)
 711:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** {
 712:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     fmc_state_enum fmc_state = fmc_bank0_ready_wait(FMC_TIMEOUT_COUNT);
 713:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 714:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     if(FMC_READY == fmc_state){
 715:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         /* set the OBPG bit */
 716:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         FMC_CTL0 |= FMC_CTL0_OBPG; 
 717:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         REG16(address) = data;
ARM GAS  /tmp/ccBhVTSt.s 			page 20


 718:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     
 719:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         /* wait for the FMC ready */
 720:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         fmc_state = fmc_bank0_ready_wait(FMC_TIMEOUT_COUNT);
 721:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     
 722:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         if(FMC_TOERR != fmc_state){
 723:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* reset the OBPG bit */
 724:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             FMC_CTL0 &= ~FMC_CTL0_OBPG;
 725:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         }
 726:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     }
 727:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     /* return the FMC state */
 728:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     return fmc_state;
 729:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** }
 730:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 731:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** /*!
 732:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \brief      get the FMC user option byte
 733:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[in]  none
 734:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[out] none
 735:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \retval     the FMC user option byte values
 736:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** */
 737:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** uint8_t ob_user_get(void)
 738:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** {
 386              		.loc 1 738 1 is_stmt 1 view -0
 387              		.cfi_startproc
 388              		@ args = 0, pretend = 0, frame = 0
 389              		@ frame_needed = 0, uses_anonymous_args = 0
 390              		@ link register save eliminated.
 739:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     /* return the FMC user option byte value */
 740:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     return (uint8_t)(FMC_OBSTAT >> 2U);
 391              		.loc 1 740 5 view .LVU78
 392              		.loc 1 740 22 is_stmt 0 view .LVU79
 393 0000 024B     		ldr	r3, .L35
 394 0002 D869     		ldr	r0, [r3, #28]
 741:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** }
 395              		.loc 1 741 1 view .LVU80
 396 0004 C0F38700 		ubfx	r0, r0, #2, #8
 397 0008 7047     		bx	lr
 398              	.L36:
 399 000a 00BF     		.align	2
 400              	.L35:
 401 000c 00200240 		.word	1073881088
 402              		.cfi_endproc
 403              	.LFE137:
 405              		.section	.text.ob_data_get,"ax",%progbits
 406              		.align	1
 407              		.global	ob_data_get
 408              		.syntax unified
 409              		.thumb
 410              		.thumb_func
 412              	ob_data_get:
 413              	.LFB138:
 742:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 743:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** /*!
 744:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \brief      get OB_DATA in register FMC_OBSTAT
 745:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[in]  none
 746:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[out] none
 747:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \retval     ob_data
 748:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** */
ARM GAS  /tmp/ccBhVTSt.s 			page 21


 749:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** uint16_t ob_data_get(void)
 750:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** {
 414              		.loc 1 750 1 is_stmt 1 view -0
 415              		.cfi_startproc
 416              		@ args = 0, pretend = 0, frame = 0
 417              		@ frame_needed = 0, uses_anonymous_args = 0
 418              		@ link register save eliminated.
 751:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     return (uint16_t)(FMC_OBSTAT >> 10U);
 419              		.loc 1 751 5 view .LVU82
 420              		.loc 1 751 23 is_stmt 0 view .LVU83
 421 0000 024B     		ldr	r3, .L38
 422 0002 D869     		ldr	r0, [r3, #28]
 752:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** }
 423              		.loc 1 752 1 view .LVU84
 424 0004 C0F38F20 		ubfx	r0, r0, #10, #16
 425 0008 7047     		bx	lr
 426              	.L39:
 427 000a 00BF     		.align	2
 428              	.L38:
 429 000c 00200240 		.word	1073881088
 430              		.cfi_endproc
 431              	.LFE138:
 433              		.section	.text.ob_write_protection_get,"ax",%progbits
 434              		.align	1
 435              		.global	ob_write_protection_get
 436              		.syntax unified
 437              		.thumb
 438              		.thumb_func
 440              	ob_write_protection_get:
 441              	.LFB139:
 753:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 754:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** /*!
 755:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \brief      get the FMC option byte write protection
 756:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[in]  none
 757:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[out] none
 758:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \retval     the FMC write protection option byte value
 759:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** */
 760:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** uint32_t ob_write_protection_get(void)
 761:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** {
 442              		.loc 1 761 1 is_stmt 1 view -0
 443              		.cfi_startproc
 444              		@ args = 0, pretend = 0, frame = 0
 445              		@ frame_needed = 0, uses_anonymous_args = 0
 446              		@ link register save eliminated.
 762:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     /* return the FMC write protection option byte value */
 763:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     return FMC_WP;
 447              		.loc 1 763 5 view .LVU86
 448              		.loc 1 763 12 is_stmt 0 view .LVU87
 449 0000 014B     		ldr	r3, .L41
 450 0002 186A     		ldr	r0, [r3, #32]
 764:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** }
 451              		.loc 1 764 1 view .LVU88
 452 0004 7047     		bx	lr
 453              	.L42:
 454 0006 00BF     		.align	2
 455              	.L41:
 456 0008 00200240 		.word	1073881088
ARM GAS  /tmp/ccBhVTSt.s 			page 22


 457              		.cfi_endproc
 458              	.LFE139:
 460              		.section	.text.ob_spc_get,"ax",%progbits
 461              		.align	1
 462              		.global	ob_spc_get
 463              		.syntax unified
 464              		.thumb
 465              		.thumb_func
 467              	ob_spc_get:
 468              	.LFB140:
 765:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 766:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** /*!
 767:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \brief      get the FMC option byte security protection
 768:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[in]  none
 769:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[out] none
 770:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \retval     FlagStatus: SET or RESET
 771:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** */
 772:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** FlagStatus ob_spc_get(void)
 773:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** {
 469              		.loc 1 773 1 is_stmt 1 view -0
 470              		.cfi_startproc
 471              		@ args = 0, pretend = 0, frame = 0
 472              		@ frame_needed = 0, uses_anonymous_args = 0
 473              		@ link register save eliminated.
 774:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     FlagStatus spc_state = RESET;
 474              		.loc 1 774 5 view .LVU90
 475              	.LVL4:
 775:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 776:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     if(RESET != (FMC_OBSTAT & FMC_OBSTAT_SPC)){
 476              		.loc 1 776 5 view .LVU91
 477              		.loc 1 776 18 is_stmt 0 view .LVU92
 478 0000 044B     		ldr	r3, .L46
 479 0002 DB69     		ldr	r3, [r3, #28]
 480              		.loc 1 776 7 view .LVU93
 481 0004 13F0020F 		tst	r3, #2
 482 0008 01D0     		beq	.L45
 777:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         spc_state = SET;
 483              		.loc 1 777 19 view .LVU94
 484 000a 0120     		movs	r0, #1
 485 000c 7047     		bx	lr
 486              	.L45:
 778:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     }else{
 779:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         spc_state = RESET;
 487              		.loc 1 779 19 view .LVU95
 488 000e 0020     		movs	r0, #0
 489              	.LVL5:
 780:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     }
 781:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     return spc_state;
 490              		.loc 1 781 5 is_stmt 1 view .LVU96
 782:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** }
 491              		.loc 1 782 1 is_stmt 0 view .LVU97
 492 0010 7047     		bx	lr
 493              	.L47:
 494 0012 00BF     		.align	2
 495              	.L46:
 496 0014 00200240 		.word	1073881088
 497              		.cfi_endproc
ARM GAS  /tmp/ccBhVTSt.s 			page 23


 498              	.LFE140:
 500              		.section	.text.fmc_interrupt_enable,"ax",%progbits
 501              		.align	1
 502              		.global	fmc_interrupt_enable
 503              		.syntax unified
 504              		.thumb
 505              		.thumb_func
 507              	fmc_interrupt_enable:
 508              	.LVL6:
 509              	.LFB141:
 783:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 784:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** /*!
 785:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \brief      enable FMC interrupt
 786:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[in]  interrupt: the FMC interrupt source
 787:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****       \arg        FMC_INT_BANK0_END: FMC bank0 end of program interrupt
 788:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****       \arg        FMC_INT_BANK0_ERR: FMC bank0 error interrupt
 789:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****       \arg        FMC_INT_BANK1_END: FMC bank1 end of program interrupt
 790:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****       \arg        FMC_INT_BANK1_ERR: FMC bank1 error interrupt
 791:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[out] none
 792:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \retval     none
 793:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** */
 794:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** void fmc_interrupt_enable(uint32_t interrupt)
 795:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** {
 510              		.loc 1 795 1 is_stmt 1 view -0
 511              		.cfi_startproc
 512              		@ args = 0, pretend = 0, frame = 0
 513              		@ frame_needed = 0, uses_anonymous_args = 0
 514              		@ link register save eliminated.
 796:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     FMC_REG_VAL(interrupt) |= BIT(FMC_BIT_POS(interrupt));
 515              		.loc 1 796 5 view .LVU99
 516              		.loc 1 796 28 is_stmt 0 view .LVU100
 517 0000 8309     		lsrs	r3, r0, #6
 518 0002 03F18043 		add	r3, r3, #1073741824
 519 0006 03F50833 		add	r3, r3, #139264
 520 000a 1A68     		ldr	r2, [r3]
 521              		.loc 1 796 31 view .LVU101
 522 000c 00F01F00 		and	r0, r0, #31
 523              	.LVL7:
 524              		.loc 1 796 31 view .LVU102
 525 0010 0121     		movs	r1, #1
 526 0012 01FA00F0 		lsl	r0, r1, r0
 527              		.loc 1 796 28 view .LVU103
 528 0016 1043     		orrs	r0, r0, r2
 529 0018 1860     		str	r0, [r3]
 797:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** }
 530              		.loc 1 797 1 view .LVU104
 531 001a 7047     		bx	lr
 532              		.cfi_endproc
 533              	.LFE141:
 535              		.section	.text.fmc_interrupt_disable,"ax",%progbits
 536              		.align	1
 537              		.global	fmc_interrupt_disable
 538              		.syntax unified
 539              		.thumb
 540              		.thumb_func
 542              	fmc_interrupt_disable:
 543              	.LVL8:
ARM GAS  /tmp/ccBhVTSt.s 			page 24


 544              	.LFB142:
 798:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 799:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** /*!
 800:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \brief      disable FMC interrupt
 801:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[in]  interrupt: the FMC interrupt source
 802:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****       \arg        FMC_INT_BANK0_END: FMC bank0 end of program interrupt
 803:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****       \arg        FMC_INT_BANK0_ERR: FMC bank0 error interrupt
 804:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****       \arg        FMC_INT_BANK1_END: FMC bank1 end of program interrupt
 805:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****       \arg        FMC_INT_BANK1_ERR: FMC bank1 error interrupt
 806:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[out] none
 807:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \retval     none
 808:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** */
 809:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** void fmc_interrupt_disable(uint32_t interrupt)
 810:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** {
 545              		.loc 1 810 1 is_stmt 1 view -0
 546              		.cfi_startproc
 547              		@ args = 0, pretend = 0, frame = 0
 548              		@ frame_needed = 0, uses_anonymous_args = 0
 549              		@ link register save eliminated.
 811:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     FMC_REG_VAL(interrupt) &= ~BIT(FMC_BIT_POS(interrupt));
 550              		.loc 1 811 5 view .LVU106
 551              		.loc 1 811 28 is_stmt 0 view .LVU107
 552 0000 8309     		lsrs	r3, r0, #6
 553 0002 03F18043 		add	r3, r3, #1073741824
 554 0006 03F50833 		add	r3, r3, #139264
 555 000a 1A68     		ldr	r2, [r3]
 556              		.loc 1 811 32 view .LVU108
 557 000c 00F01F00 		and	r0, r0, #31
 558              	.LVL9:
 559              		.loc 1 811 32 view .LVU109
 560 0010 0121     		movs	r1, #1
 561 0012 01FA00F0 		lsl	r0, r1, r0
 562              		.loc 1 811 28 view .LVU110
 563 0016 22EA0000 		bic	r0, r2, r0
 564 001a 1860     		str	r0, [r3]
 812:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** }
 565              		.loc 1 812 1 view .LVU111
 566 001c 7047     		bx	lr
 567              		.cfi_endproc
 568              	.LFE142:
 570              		.section	.text.fmc_flag_get,"ax",%progbits
 571              		.align	1
 572              		.global	fmc_flag_get
 573              		.syntax unified
 574              		.thumb
 575              		.thumb_func
 577              	fmc_flag_get:
 578              	.LVL10:
 579              	.LFB143:
 813:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 814:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** /*!
 815:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \brief      check flag is set or not
 816:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[in]  flag: check FMC flag
 817:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 only one parameter can be selected which is shown as below:
 818:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****       \arg        FMC_FLAG_BANK0_BUSY: FMC bank0 busy flag bit
 819:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****       \arg        FMC_FLAG_BANK0_PGERR: FMC bank0 operation error flag bit
 820:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****       \arg        FMC_FLAG_BANK0_WPERR: FMC bank0 erase/program protection error flag bit
ARM GAS  /tmp/ccBhVTSt.s 			page 25


 821:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****       \arg        FMC_FLAG_BANK0_END: FMC bank0 end of operation flag bit
 822:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****       \arg        FMC_FLAG_OBERR: FMC option bytes read error flag bit
 823:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****       \arg        FMC_FLAG_BANK1_BUSY: FMC bank1 busy flag bit
 824:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****       \arg        FMC_FLAG_BANK1_PGERR: FMC bank1 operation error flag bit
 825:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****       \arg        FMC_FLAG_BANK1_WPERR: FMC bank1 erase/program protection error flag bit
 826:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****       \arg        FMC_FLAG_BANK1_END: FMC bank1 end of operation flag bit
 827:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[out] none
 828:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \retval     FlagStatus: SET or RESET
 829:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** */
 830:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** FlagStatus fmc_flag_get(uint32_t flag)
 831:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** {
 580              		.loc 1 831 1 is_stmt 1 view -0
 581              		.cfi_startproc
 582              		@ args = 0, pretend = 0, frame = 0
 583              		@ frame_needed = 0, uses_anonymous_args = 0
 584              		@ link register save eliminated.
 832:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     if(RESET != (FMC_REG_VAL(flag) & BIT(FMC_BIT_POS(flag)))){
 585              		.loc 1 832 5 view .LVU113
 586              		.loc 1 832 18 is_stmt 0 view .LVU114
 587 0000 8309     		lsrs	r3, r0, #6
 588 0002 03F18043 		add	r3, r3, #1073741824
 589 0006 03F50833 		add	r3, r3, #139264
 590 000a 1B68     		ldr	r3, [r3]
 591              		.loc 1 832 38 view .LVU115
 592 000c 00F01F00 		and	r0, r0, #31
 593              	.LVL11:
 594              		.loc 1 832 14 view .LVU116
 595 0010 23FA00F0 		lsr	r0, r3, r0
 596              		.loc 1 832 7 view .LVU117
 597 0014 10F0010F 		tst	r0, #1
 598 0018 01D0     		beq	.L52
 833:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         return SET;
 599              		.loc 1 833 16 view .LVU118
 600 001a 0120     		movs	r0, #1
 601 001c 7047     		bx	lr
 602              	.L52:
 834:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     }else{
 835:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         return RESET;
 603              		.loc 1 835 16 view .LVU119
 604 001e 0020     		movs	r0, #0
 836:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     }
 837:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** }
 605              		.loc 1 837 1 view .LVU120
 606 0020 7047     		bx	lr
 607              		.cfi_endproc
 608              	.LFE143:
 610              		.section	.text.fmc_flag_clear,"ax",%progbits
 611              		.align	1
 612              		.global	fmc_flag_clear
 613              		.syntax unified
 614              		.thumb
 615              		.thumb_func
 617              	fmc_flag_clear:
 618              	.LVL12:
 619              	.LFB144:
 838:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 839:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** /*!
ARM GAS  /tmp/ccBhVTSt.s 			page 26


 840:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \brief      clear the FMC flag
 841:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[in]  flag: clear FMC flag
 842:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 only one parameter can be selected which is shown as below:
 843:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****       \arg        FMC_FLAG_BANK0_PGERR: FMC bank0 operation error flag bit
 844:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****       \arg        FMC_FLAG_BANK0_WPERR: FMC bank0 erase/program protection error flag bit
 845:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****       \arg        FMC_FLAG_BANK0_END: FMC bank0 end of operation flag bit
 846:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****       \arg        FMC_FLAG_BANK1_PGERR: FMC bank1 operation error flag bit
 847:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****       \arg        FMC_FLAG_BANK1_WPERR: FMC bank1 erase/program protection error flag bit
 848:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****       \arg        FMC_FLAG_BANK1_END: FMC bank1 end of operation flag bit
 849:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[out] none
 850:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \retval     none
 851:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** */
 852:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** void fmc_flag_clear(uint32_t flag)
 853:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** {
 620              		.loc 1 853 1 is_stmt 1 view -0
 621              		.cfi_startproc
 622              		@ args = 0, pretend = 0, frame = 0
 623              		@ frame_needed = 0, uses_anonymous_args = 0
 624              		@ link register save eliminated.
 854:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     FMC_REG_VAL(flag) |= BIT(FMC_BIT_POS(flag));
 625              		.loc 1 854 5 view .LVU122
 626              		.loc 1 854 23 is_stmt 0 view .LVU123
 627 0000 8309     		lsrs	r3, r0, #6
 628 0002 03F18043 		add	r3, r3, #1073741824
 629 0006 03F50833 		add	r3, r3, #139264
 630 000a 1A68     		ldr	r2, [r3]
 631              		.loc 1 854 26 view .LVU124
 632 000c 00F01F00 		and	r0, r0, #31
 633              	.LVL13:
 634              		.loc 1 854 26 view .LVU125
 635 0010 0121     		movs	r1, #1
 636 0012 01FA00F0 		lsl	r0, r1, r0
 637              		.loc 1 854 23 view .LVU126
 638 0016 1043     		orrs	r0, r0, r2
 639 0018 1860     		str	r0, [r3]
 855:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** }
 640              		.loc 1 855 1 view .LVU127
 641 001a 7047     		bx	lr
 642              		.cfi_endproc
 643              	.LFE144:
 645              		.section	.text.fmc_interrupt_flag_get,"ax",%progbits
 646              		.align	1
 647              		.global	fmc_interrupt_flag_get
 648              		.syntax unified
 649              		.thumb
 650              		.thumb_func
 652              	fmc_interrupt_flag_get:
 653              	.LVL14:
 654              	.LFB145:
 856:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 857:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** /*!
 858:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \brief      get FMC interrupt flag state
 859:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[in]  flag: FMC interrupt flags, refer to fmc_interrupt_flag_enum
 860:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 only one parameter can be selected which is shown as below:
 861:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****       \arg        FMC_INT_FLAG_BANK0_PGERR: FMC bank0 operation error interrupt flag bit
 862:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****       \arg        FMC_INT_FLAG_BANK0_WPERR: FMC bank0 erase/program protection error interrupt flag
 863:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****       \arg        FMC_INT_FLAG_BANK0_END: FMC bank0 end of operation interrupt flag bit
ARM GAS  /tmp/ccBhVTSt.s 			page 27


 864:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****       \arg        FMC_INT_FLAG_BANK1_PGERR: FMC bank1 operation error interrupt flag bit
 865:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****       \arg        FMC_INT_FLAG_BANK1_WPERR: FMC bank1 erase/program protection error interrupt flag
 866:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****       \arg        FMC_INT_FLAG_BANK1_END: FMC bank1 end of operation interrupt flag bit
 867:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[out] none
 868:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \retval     FlagStatus: SET or RESET
 869:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** */
 870:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** FlagStatus fmc_interrupt_flag_get(fmc_interrupt_flag_enum flag)
 871:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** {
 655              		.loc 1 871 1 is_stmt 1 view -0
 656              		.cfi_startproc
 657              		@ args = 0, pretend = 0, frame = 0
 658              		@ frame_needed = 0, uses_anonymous_args = 0
 659              		@ link register save eliminated.
 872:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     FlagStatus ret1 = RESET;
 660              		.loc 1 872 5 view .LVU129
 873:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     FlagStatus ret2 = RESET;
 661              		.loc 1 873 5 view .LVU130
 874:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     
 875:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     if(FMC_STAT0_REG_OFFSET == FMC_REG_OFFSET_GET(flag)){
 662              		.loc 1 875 5 view .LVU131
 663              		.loc 1 875 32 is_stmt 0 view .LVU132
 664 0000 030B     		lsrs	r3, r0, #12
 665              		.loc 1 875 7 view .LVU133
 666 0002 0C2B     		cmp	r3, #12
 667 0004 16D0     		beq	.L60
 876:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         /* get the staus of interrupt flag */
 877:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         ret1 = (FlagStatus)(FMC_REG_VALS(flag) & BIT(FMC_BIT_POS0(flag)));
 878:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         /* get the staus of interrupt enale bit */
 879:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         ret2 = (FlagStatus)(FMC_CTL0 & BIT(FMC_BIT_POS1(flag)));
 880:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     }else{
 881:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         /* get the staus of interrupt flag */
 882:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         ret1 = (FlagStatus)(FMC_REG_VALS(flag) & BIT(FMC_BIT_POS0(flag)));
 668              		.loc 1 882 9 is_stmt 1 view .LVU134
 669              		.loc 1 882 29 is_stmt 0 view .LVU135
 670 0006 03F18043 		add	r3, r3, #1073741824
 671 000a 03F50833 		add	r3, r3, #139264
 672 000e 1968     		ldr	r1, [r3]
 673              		.loc 1 882 50 view .LVU136
 674 0010 C0F38412 		ubfx	r2, r0, #6, #5
 675 0014 0123     		movs	r3, #1
 676 0016 03FA02F2 		lsl	r2, r3, r2
 677              		.loc 1 882 16 view .LVU137
 678 001a D2B2     		uxtb	r2, r2
 679              		.loc 1 882 14 view .LVU138
 680 001c 0A40     		ands	r2, r2, r1
 681              	.LVL15:
 883:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         /* get the staus of interrupt enale bit */
 884:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         ret2 = (FlagStatus)(FMC_CTL1 & BIT(FMC_BIT_POS1(flag)));
 682              		.loc 1 884 9 is_stmt 1 view .LVU139
 683              		.loc 1 884 29 is_stmt 0 view .LVU140
 684 001e 1249     		ldr	r1, .L61
 685 0020 096D     		ldr	r1, [r1, #80]
 686              		.loc 1 884 40 view .LVU141
 687 0022 00F01F00 		and	r0, r0, #31
 688              	.LVL16:
 689              		.loc 1 884 40 view .LVU142
 690 0026 03FA00F0 		lsl	r0, r3, r0
ARM GAS  /tmp/ccBhVTSt.s 			page 28


 691              		.loc 1 884 16 view .LVU143
 692 002a C0B2     		uxtb	r0, r0
 693              		.loc 1 884 14 view .LVU144
 694 002c 0840     		ands	r0, r0, r1
 695              	.LVL17:
 696              	.L56:
 885:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     }
 886:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 887:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     if(ret1 && ret2){
 697              		.loc 1 887 5 is_stmt 1 view .LVU145
 698              		.loc 1 887 7 is_stmt 0 view .LVU146
 699 002e B2B1     		cbz	r2, .L58
 700              		.loc 1 887 13 discriminator 1 view .LVU147
 701 0030 B8B9     		cbnz	r0, .L59
 702 0032 7047     		bx	lr
 703              	.LVL18:
 704              	.L60:
 877:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         /* get the staus of interrupt enale bit */
 705              		.loc 1 877 9 is_stmt 1 view .LVU148
 877:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         /* get the staus of interrupt enale bit */
 706              		.loc 1 877 29 is_stmt 0 view .LVU149
 707 0034 03F18043 		add	r3, r3, #1073741824
 708 0038 03F50833 		add	r3, r3, #139264
 709 003c 1A68     		ldr	r2, [r3]
 877:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         /* get the staus of interrupt enale bit */
 710              		.loc 1 877 50 view .LVU150
 711 003e C0F38413 		ubfx	r3, r0, #6, #5
 712 0042 0121     		movs	r1, #1
 713 0044 01FA03F3 		lsl	r3, r1, r3
 877:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         /* get the staus of interrupt enale bit */
 714              		.loc 1 877 16 view .LVU151
 715 0048 DBB2     		uxtb	r3, r3
 877:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         /* get the staus of interrupt enale bit */
 716              		.loc 1 877 14 view .LVU152
 717 004a 1A40     		ands	r2, r2, r3
 718              	.LVL19:
 879:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     }else{
 719              		.loc 1 879 9 is_stmt 1 view .LVU153
 879:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     }else{
 720              		.loc 1 879 29 is_stmt 0 view .LVU154
 721 004c 064B     		ldr	r3, .L61
 722 004e 1B69     		ldr	r3, [r3, #16]
 879:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     }else{
 723              		.loc 1 879 40 view .LVU155
 724 0050 00F01F00 		and	r0, r0, #31
 725              	.LVL20:
 879:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     }else{
 726              		.loc 1 879 40 view .LVU156
 727 0054 01FA00F0 		lsl	r0, r1, r0
 879:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     }else{
 728              		.loc 1 879 16 view .LVU157
 729 0058 C0B2     		uxtb	r0, r0
 879:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     }else{
 730              		.loc 1 879 14 view .LVU158
 731 005a 1840     		ands	r0, r0, r3
 732              	.LVL21:
 879:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     }else{
ARM GAS  /tmp/ccBhVTSt.s 			page 29


 733              		.loc 1 879 14 view .LVU159
 734 005c E7E7     		b	.L56
 735              	.L58:
 888:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         return SET;
 889:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     }else{
 890:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         return RESET;
 736              		.loc 1 890 16 view .LVU160
 737 005e 0020     		movs	r0, #0
 738              	.LVL22:
 739              		.loc 1 890 16 view .LVU161
 740 0060 7047     		bx	lr
 741              	.LVL23:
 742              	.L59:
 888:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         return SET;
 743              		.loc 1 888 16 view .LVU162
 744 0062 0120     		movs	r0, #1
 745              	.LVL24:
 891:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     }
 892:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** }
 746              		.loc 1 892 1 view .LVU163
 747 0064 7047     		bx	lr
 748              	.L62:
 749 0066 00BF     		.align	2
 750              	.L61:
 751 0068 00200240 		.word	1073881088
 752              		.cfi_endproc
 753              	.LFE145:
 755              		.section	.text.fmc_interrupt_flag_clear,"ax",%progbits
 756              		.align	1
 757              		.global	fmc_interrupt_flag_clear
 758              		.syntax unified
 759              		.thumb
 760              		.thumb_func
 762              	fmc_interrupt_flag_clear:
 763              	.LVL25:
 764              	.LFB146:
 893:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 894:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** /*!
 895:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \brief      clear FMC interrupt flag state
 896:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[in]  flag: FMC interrupt flags, refer to can_interrupt_flag_enum
 897:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 only one parameter can be selected which is shown as below:
 898:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****       \arg        FMC_INT_FLAG_BANK0_PGERR: FMC bank0 operation error interrupt flag bit
 899:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****       \arg        FMC_INT_FLAG_BANK0_WPERR: FMC bank0 erase/program protection error interrupt flag
 900:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****       \arg        FMC_INT_FLAG_BANK0_END: FMC bank0 end of operation interrupt flag bit
 901:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****       \arg        FMC_INT_FLAG_BANK1_PGERR: FMC bank1 operation error interrupt flag bit
 902:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****       \arg        FMC_INT_FLAG_BANK1_WPERR: FMC bank1 erase/program protection error interrupt flag
 903:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****       \arg        FMC_INT_FLAG_BANK1_END: FMC bank1 end of operation interrupt flag bit
 904:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[out] none
 905:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \retval     none
 906:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** */
 907:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** void fmc_interrupt_flag_clear(fmc_interrupt_flag_enum flag)
 908:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** {
 765              		.loc 1 908 1 is_stmt 1 view -0
 766              		.cfi_startproc
 767              		@ args = 0, pretend = 0, frame = 0
 768              		@ frame_needed = 0, uses_anonymous_args = 0
 769              		@ link register save eliminated.
ARM GAS  /tmp/ccBhVTSt.s 			page 30


 909:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     FMC_REG_VALS(flag) |= BIT(FMC_BIT_POS0(flag));
 770              		.loc 1 909 5 view .LVU165
 771              		.loc 1 909 24 is_stmt 0 view .LVU166
 772 0000 030B     		lsrs	r3, r0, #12
 773 0002 03F18043 		add	r3, r3, #1073741824
 774 0006 03F50833 		add	r3, r3, #139264
 775 000a 1A68     		ldr	r2, [r3]
 776              		.loc 1 909 27 view .LVU167
 777 000c C0F38410 		ubfx	r0, r0, #6, #5
 778              	.LVL26:
 779              		.loc 1 909 27 view .LVU168
 780 0010 0121     		movs	r1, #1
 781 0012 01FA00F0 		lsl	r0, r1, r0
 782              		.loc 1 909 24 view .LVU169
 783 0016 1043     		orrs	r0, r0, r2
 784 0018 1860     		str	r0, [r3]
 910:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** }
 785              		.loc 1 910 1 view .LVU170
 786 001a 7047     		bx	lr
 787              		.cfi_endproc
 788              	.LFE146:
 790              		.section	.text.fmc_bank0_state_get,"ax",%progbits
 791              		.align	1
 792              		.global	fmc_bank0_state_get
 793              		.syntax unified
 794              		.thumb
 795              		.thumb_func
 797              	fmc_bank0_state_get:
 798              	.LFB147:
 911:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 912:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** /*!
 913:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \brief      get the FMC bank0 state
 914:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[in]  none
 915:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[out] none
 916:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \retval     state of FMC, refer to fmc_state_enum
 917:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** */
 918:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** fmc_state_enum fmc_bank0_state_get(void)
 919:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** {
 799              		.loc 1 919 1 is_stmt 1 view -0
 800              		.cfi_startproc
 801              		@ args = 0, pretend = 0, frame = 0
 802              		@ frame_needed = 0, uses_anonymous_args = 0
 803              		@ link register save eliminated.
 920:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     fmc_state_enum fmc_state = FMC_READY;
 804              		.loc 1 920 5 view .LVU172
 805              	.LVL27:
 921:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****   
 922:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     if((uint32_t)0x00U != (FMC_STAT0 & FMC_STAT0_BUSY)){
 806              		.loc 1 922 5 view .LVU173
 807              		.loc 1 922 28 is_stmt 0 view .LVU174
 808 0000 0B4B     		ldr	r3, .L69
 809 0002 DB68     		ldr	r3, [r3, #12]
 810              		.loc 1 922 7 view .LVU175
 811 0004 13F0010F 		tst	r3, #1
 812 0008 0BD1     		bne	.L66
 923:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         fmc_state = FMC_BUSY;
 924:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     }else{
ARM GAS  /tmp/ccBhVTSt.s 			page 31


 925:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         if((uint32_t)0x00U != (FMC_STAT0 & FMC_STAT0_WPERR)){
 813              		.loc 1 925 9 is_stmt 1 view .LVU176
 814              		.loc 1 925 32 is_stmt 0 view .LVU177
 815 000a 094B     		ldr	r3, .L69
 816 000c DB68     		ldr	r3, [r3, #12]
 817              		.loc 1 925 11 view .LVU178
 818 000e 13F0100F 		tst	r3, #16
 819 0012 08D1     		bne	.L67
 926:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             fmc_state = FMC_WPERR;
 927:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         }else{
 928:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             if((uint32_t)0x00U != (FMC_STAT0 & (FMC_STAT0_PGERR))){
 820              		.loc 1 928 13 is_stmt 1 view .LVU179
 821              		.loc 1 928 36 is_stmt 0 view .LVU180
 822 0014 064B     		ldr	r3, .L69
 823 0016 DB68     		ldr	r3, [r3, #12]
 824              		.loc 1 928 15 view .LVU181
 825 0018 13F0040F 		tst	r3, #4
 826 001c 05D1     		bne	.L68
 920:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****   
 827              		.loc 1 920 20 view .LVU182
 828 001e 0020     		movs	r0, #0
 829 0020 7047     		bx	lr
 830              	.L66:
 923:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         fmc_state = FMC_BUSY;
 831              		.loc 1 923 19 view .LVU183
 832 0022 0120     		movs	r0, #1
 833 0024 7047     		bx	lr
 834              	.L67:
 926:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             fmc_state = FMC_WPERR;
 835              		.loc 1 926 23 view .LVU184
 836 0026 0320     		movs	r0, #3
 837 0028 7047     		bx	lr
 838              	.L68:
 929:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 fmc_state = FMC_PGERR; 
 839              		.loc 1 929 27 view .LVU185
 840 002a 0220     		movs	r0, #2
 841              	.LVL28:
 930:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             }
 931:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         }
 932:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     }
 933:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     /* return the FMC state */
 934:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     return fmc_state;
 842              		.loc 1 934 5 is_stmt 1 view .LVU186
 935:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** }
 843              		.loc 1 935 1 is_stmt 0 view .LVU187
 844 002c 7047     		bx	lr
 845              	.L70:
 846 002e 00BF     		.align	2
 847              	.L69:
 848 0030 00200240 		.word	1073881088
 849              		.cfi_endproc
 850              	.LFE147:
 852              		.section	.text.fmc_bank1_state_get,"ax",%progbits
 853              		.align	1
 854              		.global	fmc_bank1_state_get
 855              		.syntax unified
 856              		.thumb
ARM GAS  /tmp/ccBhVTSt.s 			page 32


 857              		.thumb_func
 859              	fmc_bank1_state_get:
 860              	.LFB148:
 936:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 937:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** /*!
 938:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \brief      get the FMC bank1 state
 939:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[in]  none
 940:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[out] none
 941:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \retval     state of FMC, refer to fmc_state_enum
 942:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** */
 943:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** fmc_state_enum fmc_bank1_state_get(void)
 944:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** {
 861              		.loc 1 944 1 is_stmt 1 view -0
 862              		.cfi_startproc
 863              		@ args = 0, pretend = 0, frame = 0
 864              		@ frame_needed = 0, uses_anonymous_args = 0
 865              		@ link register save eliminated.
 945:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     fmc_state_enum fmc_state = FMC_READY;
 866              		.loc 1 945 5 view .LVU189
 867              	.LVL29:
 946:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 947:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     if((uint32_t)0x00U != (FMC_STAT1 & FMC_STAT1_BUSY)){
 868              		.loc 1 947 5 view .LVU190
 869              		.loc 1 947 28 is_stmt 0 view .LVU191
 870 0000 0B4B     		ldr	r3, .L76
 871 0002 DB6C     		ldr	r3, [r3, #76]
 872              		.loc 1 947 7 view .LVU192
 873 0004 13F0010F 		tst	r3, #1
 874 0008 0BD1     		bne	.L73
 948:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         fmc_state = FMC_BUSY;
 949:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     }else{
 950:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         if((uint32_t)0x00U != (FMC_STAT1 & FMC_STAT1_WPERR)){
 875              		.loc 1 950 9 is_stmt 1 view .LVU193
 876              		.loc 1 950 32 is_stmt 0 view .LVU194
 877 000a 094B     		ldr	r3, .L76
 878 000c DB6C     		ldr	r3, [r3, #76]
 879              		.loc 1 950 11 view .LVU195
 880 000e 13F0100F 		tst	r3, #16
 881 0012 08D1     		bne	.L74
 951:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             fmc_state = FMC_WPERR;
 952:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         }else{
 953:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             if((uint32_t)0x00U != (FMC_STAT1 & FMC_STAT1_PGERR)){
 882              		.loc 1 953 13 is_stmt 1 view .LVU196
 883              		.loc 1 953 36 is_stmt 0 view .LVU197
 884 0014 064B     		ldr	r3, .L76
 885 0016 DB6C     		ldr	r3, [r3, #76]
 886              		.loc 1 953 15 view .LVU198
 887 0018 13F0040F 		tst	r3, #4
 888 001c 05D1     		bne	.L75
 945:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 889              		.loc 1 945 20 view .LVU199
 890 001e 0020     		movs	r0, #0
 891 0020 7047     		bx	lr
 892              	.L73:
 948:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         fmc_state = FMC_BUSY;
 893              		.loc 1 948 19 view .LVU200
 894 0022 0120     		movs	r0, #1
ARM GAS  /tmp/ccBhVTSt.s 			page 33


 895 0024 7047     		bx	lr
 896              	.L74:
 951:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             fmc_state = FMC_WPERR;
 897              		.loc 1 951 23 view .LVU201
 898 0026 0320     		movs	r0, #3
 899 0028 7047     		bx	lr
 900              	.L75:
 954:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 fmc_state = FMC_PGERR; 
 901              		.loc 1 954 27 view .LVU202
 902 002a 0220     		movs	r0, #2
 903              	.LVL30:
 955:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             }
 956:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         }
 957:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     }
 958:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 959:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     /* return the FMC state */
 960:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     return fmc_state;
 904              		.loc 1 960 5 is_stmt 1 view .LVU203
 961:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** }
 905              		.loc 1 961 1 is_stmt 0 view .LVU204
 906 002c 7047     		bx	lr
 907              	.L77:
 908 002e 00BF     		.align	2
 909              	.L76:
 910 0030 00200240 		.word	1073881088
 911              		.cfi_endproc
 912              	.LFE148:
 914              		.section	.text.fmc_bank0_ready_wait,"ax",%progbits
 915              		.align	1
 916              		.global	fmc_bank0_ready_wait
 917              		.syntax unified
 918              		.thumb
 919              		.thumb_func
 921              	fmc_bank0_ready_wait:
 922              	.LVL31:
 923              	.LFB149:
 962:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 963:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** /*!
 964:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \brief      check whether FMC bank0 is ready or not
 965:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[in]  timeout: count of loop
 966:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[out] none
 967:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \retval     state of FMC, refer to fmc_state_enum
 968:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** */
 969:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** fmc_state_enum fmc_bank0_ready_wait(uint32_t timeout)
 970:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** {
 924              		.loc 1 970 1 is_stmt 1 view -0
 925              		.cfi_startproc
 926              		@ args = 0, pretend = 0, frame = 0
 927              		@ frame_needed = 0, uses_anonymous_args = 0
 928              		.loc 1 970 1 is_stmt 0 view .LVU206
 929 0000 10B5     		push	{r4, lr}
 930              	.LCFI0:
 931              		.cfi_def_cfa_offset 8
 932              		.cfi_offset 4, -8
 933              		.cfi_offset 14, -4
 934 0002 0446     		mov	r4, r0
 971:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     fmc_state_enum fmc_state = FMC_BUSY;
ARM GAS  /tmp/ccBhVTSt.s 			page 34


 935              		.loc 1 971 5 is_stmt 1 view .LVU207
 936              	.LVL32:
 937              	.L80:
 972:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****   
 973:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     /* wait for FMC ready */
 974:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     do{
 938              		.loc 1 974 5 discriminator 2 view .LVU208
 975:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         /* get FMC state */
 976:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         fmc_state = fmc_bank0_state_get();
 939              		.loc 1 976 9 discriminator 2 view .LVU209
 940              		.loc 1 976 21 is_stmt 0 discriminator 2 view .LVU210
 941 0004 FFF7FEFF 		bl	fmc_bank0_state_get
 942              	.LVL33:
 977:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         timeout--;
 943              		.loc 1 977 9 is_stmt 1 discriminator 2 view .LVU211
 944              		.loc 1 977 16 is_stmt 0 discriminator 2 view .LVU212
 945 0008 013C     		subs	r4, r4, #1
 946              	.LVL34:
 978:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     }while((FMC_BUSY == fmc_state) && (0x00U != timeout));
 947              		.loc 1 978 11 is_stmt 1 discriminator 2 view .LVU213
 948              		.loc 1 978 5 is_stmt 0 discriminator 2 view .LVU214
 949 000a 0128     		cmp	r0, #1
 950 000c 01D1     		bne	.L79
 951              		.loc 1 978 36 discriminator 1 view .LVU215
 952 000e 002C     		cmp	r4, #0
 953 0010 F8D1     		bne	.L80
 954              	.L79:
 979:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     
 980:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     if(FMC_BUSY == fmc_state){
 955              		.loc 1 980 5 is_stmt 1 view .LVU216
 956              		.loc 1 980 7 is_stmt 0 view .LVU217
 957 0012 0128     		cmp	r0, #1
 958 0014 00D0     		beq	.L84
 959              	.LVL35:
 960              	.L81:
 981:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         fmc_state = FMC_TOERR;
 982:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     }
 983:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     /* return the FMC state */
 984:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     return fmc_state;
 961              		.loc 1 984 5 is_stmt 1 view .LVU218
 985:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** }
 962              		.loc 1 985 1 is_stmt 0 view .LVU219
 963 0016 10BD     		pop	{r4, pc}
 964              	.LVL36:
 965              	.L84:
 981:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         fmc_state = FMC_TOERR;
 966              		.loc 1 981 19 view .LVU220
 967 0018 0420     		movs	r0, #4
 968              	.LVL37:
 981:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         fmc_state = FMC_TOERR;
 969              		.loc 1 981 19 view .LVU221
 970 001a FCE7     		b	.L81
 971              		.cfi_endproc
 972              	.LFE149:
 974              		.section	.text.fmc_bank0_erase,"ax",%progbits
 975              		.align	1
 976              		.global	fmc_bank0_erase
ARM GAS  /tmp/ccBhVTSt.s 			page 35


 977              		.syntax unified
 978              		.thumb
 979              		.thumb_func
 981              	fmc_bank0_erase:
 982              	.LFB125:
 275:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     fmc_state_enum fmc_state = FMC_READY;
 983              		.loc 1 275 1 is_stmt 1 view -0
 984              		.cfi_startproc
 985              		@ args = 0, pretend = 0, frame = 0
 986              		@ frame_needed = 0, uses_anonymous_args = 0
 987 0000 10B5     		push	{r4, lr}
 988              	.LCFI1:
 989              		.cfi_def_cfa_offset 8
 990              		.cfi_offset 4, -8
 991              		.cfi_offset 14, -4
 276:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     /* wait for the FMC ready */
 992              		.loc 1 276 5 view .LVU223
 993              	.LVL38:
 278:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 994              		.loc 1 278 5 view .LVU224
 278:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 995              		.loc 1 278 17 is_stmt 0 view .LVU225
 996 0002 4FF47020 		mov	r0, #983040
 997 0006 FFF7FEFF 		bl	fmc_bank0_ready_wait
 998              	.LVL39:
 280:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         /* start FMC bank0 erase */
 999              		.loc 1 280 5 is_stmt 1 view .LVU226
 280:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         /* start FMC bank0 erase */
 1000              		.loc 1 280 7 is_stmt 0 view .LVU227
 1001 000a 00B1     		cbz	r0, .L88
 1002              	.L86:
 1003              	.LVL40:
 290:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** }
 1004              		.loc 1 290 5 is_stmt 1 view .LVU228
 291:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 1005              		.loc 1 291 1 is_stmt 0 view .LVU229
 1006 000c 10BD     		pop	{r4, pc}
 1007              	.LVL41:
 1008              	.L88:
 282:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         FMC_CTL0 |= FMC_CTL0_START;
 1009              		.loc 1 282 9 is_stmt 1 view .LVU230
 282:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         FMC_CTL0 |= FMC_CTL0_START;
 1010              		.loc 1 282 18 is_stmt 0 view .LVU231
 1011 000e 094C     		ldr	r4, .L89
 1012 0010 2369     		ldr	r3, [r4, #16]
 1013 0012 43F00403 		orr	r3, r3, #4
 1014 0016 2361     		str	r3, [r4, #16]
 283:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         /* wait for the FMC ready */
 1015              		.loc 1 283 9 is_stmt 1 view .LVU232
 283:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         /* wait for the FMC ready */
 1016              		.loc 1 283 18 is_stmt 0 view .LVU233
 1017 0018 2369     		ldr	r3, [r4, #16]
 1018 001a 43F04003 		orr	r3, r3, #64
 1019 001e 2361     		str	r3, [r4, #16]
 285:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         /* reset the MER bit */
 1020              		.loc 1 285 9 is_stmt 1 view .LVU234
 285:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         /* reset the MER bit */
ARM GAS  /tmp/ccBhVTSt.s 			page 36


 1021              		.loc 1 285 21 is_stmt 0 view .LVU235
 1022 0020 4FF47020 		mov	r0, #983040
 1023 0024 FFF7FEFF 		bl	fmc_bank0_ready_wait
 1024              	.LVL42:
 287:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     }
 1025              		.loc 1 287 9 is_stmt 1 view .LVU236
 287:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     }
 1026              		.loc 1 287 18 is_stmt 0 view .LVU237
 1027 0028 2369     		ldr	r3, [r4, #16]
 1028 002a 23F00403 		bic	r3, r3, #4
 1029 002e 2361     		str	r3, [r4, #16]
 1030 0030 ECE7     		b	.L86
 1031              	.L90:
 1032 0032 00BF     		.align	2
 1033              	.L89:
 1034 0034 00200240 		.word	1073881088
 1035              		.cfi_endproc
 1036              	.LFE125:
 1038              		.section	.text.ob_erase,"ax",%progbits
 1039              		.align	1
 1040              		.global	ob_erase
 1041              		.syntax unified
 1042              		.thumb
 1043              		.thumb_func
 1045              	ob_erase:
 1046              	.LFB132:
 512:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     uint16_t temp_spc = FMC_NSPC;
 1047              		.loc 1 512 1 is_stmt 1 view -0
 1048              		.cfi_startproc
 1049              		@ args = 0, pretend = 0, frame = 0
 1050              		@ frame_needed = 0, uses_anonymous_args = 0
 1051 0000 38B5     		push	{r3, r4, r5, lr}
 1052              	.LCFI2:
 1053              		.cfi_def_cfa_offset 16
 1054              		.cfi_offset 3, -16
 1055              		.cfi_offset 4, -12
 1056              		.cfi_offset 5, -8
 1057              		.cfi_offset 14, -4
 513:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 1058              		.loc 1 513 5 view .LVU239
 1059              	.LVL43:
 515:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 1060              		.loc 1 515 5 view .LVU240
 515:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 1061              		.loc 1 515 32 is_stmt 0 view .LVU241
 1062 0002 4FF47020 		mov	r0, #983040
 1063 0006 FFF7FEFF 		bl	fmc_bank0_ready_wait
 1064              	.LVL44:
 1065 000a 0446     		mov	r4, r0
 1066              	.LVL45:
 518:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         temp_spc = FMC_USPC;  
 1067              		.loc 1 518 5 is_stmt 1 view .LVU242
 518:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         temp_spc = FMC_USPC;  
 1068              		.loc 1 518 17 is_stmt 0 view .LVU243
 1069 000c FFF7FEFF 		bl	ob_spc_get
 1070              	.LVL46:
 518:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         temp_spc = FMC_USPC;  
ARM GAS  /tmp/ccBhVTSt.s 			page 37


 1071              		.loc 1 518 7 view .LVU244
 1072 0010 18B9     		cbnz	r0, .L95
 513:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 1073              		.loc 1 513 14 view .LVU245
 1074 0012 A525     		movs	r5, #165
 1075              	.L92:
 1076              	.LVL47:
 522:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 1077              		.loc 1 522 5 is_stmt 1 view .LVU246
 522:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 1078              		.loc 1 522 7 is_stmt 0 view .LVU247
 1079 0014 1CB1     		cbz	r4, .L97
 1080              	.LVL48:
 1081              	.L93:
 552:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** }
 1082              		.loc 1 552 5 is_stmt 1 view .LVU248
 553:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 1083              		.loc 1 553 1 is_stmt 0 view .LVU249
 1084 0016 2046     		mov	r0, r4
 1085 0018 38BD     		pop	{r3, r4, r5, pc}
 1086              	.LVL49:
 1087              	.L95:
 519:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     }
 1088              		.loc 1 519 18 view .LVU250
 1089 001a BB25     		movs	r5, #187
 1090 001c FAE7     		b	.L92
 1091              	.LVL50:
 1092              	.L97:
 525:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         FMC_CTL0 |= FMC_CTL0_START;
 1093              		.loc 1 525 9 is_stmt 1 view .LVU251
 525:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         FMC_CTL0 |= FMC_CTL0_START;
 1094              		.loc 1 525 18 is_stmt 0 view .LVU252
 1095 001e 174B     		ldr	r3, .L99
 1096 0020 1A69     		ldr	r2, [r3, #16]
 1097 0022 42F02002 		orr	r2, r2, #32
 1098 0026 1A61     		str	r2, [r3, #16]
 526:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 1099              		.loc 1 526 9 is_stmt 1 view .LVU253
 526:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 1100              		.loc 1 526 18 is_stmt 0 view .LVU254
 1101 0028 1A69     		ldr	r2, [r3, #16]
 1102 002a 42F04002 		orr	r2, r2, #64
 1103 002e 1A61     		str	r2, [r3, #16]
 529:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     
 1104              		.loc 1 529 9 is_stmt 1 view .LVU255
 529:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     
 1105              		.loc 1 529 21 is_stmt 0 view .LVU256
 1106 0030 4FF47020 		mov	r0, #983040
 1107 0034 FFF7FEFF 		bl	fmc_bank0_ready_wait
 1108              	.LVL51:
 531:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* reset the OBER bit */
 1109              		.loc 1 531 9 is_stmt 1 view .LVU257
 531:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* reset the OBER bit */
 1110              		.loc 1 531 11 is_stmt 0 view .LVU258
 1111 0038 0446     		mov	r4, r0
 1112 003a 38B1     		cbz	r0, .L98
 545:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 /* reset the OBPG bit */
ARM GAS  /tmp/ccBhVTSt.s 			page 38


 1113              		.loc 1 545 13 is_stmt 1 view .LVU259
 545:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 /* reset the OBPG bit */
 1114              		.loc 1 545 15 is_stmt 0 view .LVU260
 1115 003c 0428     		cmp	r0, #4
 1116 003e EAD0     		beq	.L93
 547:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             }
 1117              		.loc 1 547 17 is_stmt 1 view .LVU261
 547:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             }
 1118              		.loc 1 547 26 is_stmt 0 view .LVU262
 1119 0040 0E4A     		ldr	r2, .L99
 1120 0042 1369     		ldr	r3, [r2, #16]
 1121 0044 23F01003 		bic	r3, r3, #16
 1122 0048 1361     		str	r3, [r2, #16]
 1123 004a E4E7     		b	.L93
 1124              	.L98:
 533:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* set the OBPG bit */
 1125              		.loc 1 533 13 is_stmt 1 view .LVU263
 533:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* set the OBPG bit */
 1126              		.loc 1 533 22 is_stmt 0 view .LVU264
 1127 004c 0B4B     		ldr	r3, .L99
 1128 004e 1A69     		ldr	r2, [r3, #16]
 1129 0050 22F02002 		bic	r2, r2, #32
 1130 0054 1A61     		str	r2, [r3, #16]
 535:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* no security protection */
 1131              		.loc 1 535 13 is_stmt 1 view .LVU265
 535:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* no security protection */
 1132              		.loc 1 535 22 is_stmt 0 view .LVU266
 1133 0056 1A69     		ldr	r2, [r3, #16]
 1134 0058 42F01002 		orr	r2, r2, #16
 1135 005c 1A61     		str	r2, [r3, #16]
 537:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* wait for the FMC ready */
 1136              		.loc 1 537 13 is_stmt 1 view .LVU267
 537:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* wait for the FMC ready */
 1137              		.loc 1 537 20 is_stmt 0 view .LVU268
 1138 005e 084B     		ldr	r3, .L99+4
 1139 0060 1D80     		strh	r5, [r3]	@ movhi
 539:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             if(FMC_TOERR != fmc_state){
 1140              		.loc 1 539 13 is_stmt 1 view .LVU269
 539:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             if(FMC_TOERR != fmc_state){
 1141              		.loc 1 539 25 is_stmt 0 view .LVU270
 1142 0062 4FF47020 		mov	r0, #983040
 1143              	.LVL52:
 539:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             if(FMC_TOERR != fmc_state){
 1144              		.loc 1 539 25 view .LVU271
 1145 0066 FFF7FEFF 		bl	fmc_bank0_ready_wait
 1146              	.LVL53:
 1147 006a 0446     		mov	r4, r0
 1148              	.LVL54:
 540:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 /* reset the OBPG bit */
 1149              		.loc 1 540 13 is_stmt 1 view .LVU272
 540:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 /* reset the OBPG bit */
 1150              		.loc 1 540 15 is_stmt 0 view .LVU273
 1151 006c 0428     		cmp	r0, #4
 1152 006e D2D0     		beq	.L93
 542:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             }
 1153              		.loc 1 542 17 is_stmt 1 view .LVU274
 542:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             }
ARM GAS  /tmp/ccBhVTSt.s 			page 39


 1154              		.loc 1 542 26 is_stmt 0 view .LVU275
 1155 0070 024A     		ldr	r2, .L99
 1156 0072 1369     		ldr	r3, [r2, #16]
 1157 0074 23F01003 		bic	r3, r3, #16
 1158 0078 1361     		str	r3, [r2, #16]
 1159 007a CCE7     		b	.L93
 1160              	.L100:
 1161              		.align	2
 1162              	.L99:
 1163 007c 00200240 		.word	1073881088
 1164 0080 00F8FF1F 		.word	536868864
 1165              		.cfi_endproc
 1166              	.LFE132:
 1168              		.section	.text.ob_write_protection_enable,"ax",%progbits
 1169              		.align	1
 1170              		.global	ob_write_protection_enable
 1171              		.syntax unified
 1172              		.thumb
 1173              		.thumb_func
 1175              	ob_write_protection_enable:
 1176              	.LVL55:
 1177              	.LFB133:
 564:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     uint16_t temp_wp0, temp_wp1, temp_wp2, temp_wp3;
 1178              		.loc 1 564 1 is_stmt 1 view -0
 1179              		.cfi_startproc
 1180              		@ args = 0, pretend = 0, frame = 0
 1181              		@ frame_needed = 0, uses_anonymous_args = 0
 564:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     uint16_t temp_wp0, temp_wp1, temp_wp2, temp_wp3;
 1182              		.loc 1 564 1 is_stmt 0 view .LVU277
 1183 0000 70B5     		push	{r4, r5, r6, lr}
 1184              	.LCFI3:
 1185              		.cfi_def_cfa_offset 16
 1186              		.cfi_offset 4, -16
 1187              		.cfi_offset 5, -12
 1188              		.cfi_offset 6, -8
 1189              		.cfi_offset 14, -4
 1190 0002 0446     		mov	r4, r0
 565:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 1191              		.loc 1 565 5 is_stmt 1 view .LVU278
 567:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 1192              		.loc 1 567 5 view .LVU279
 567:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 1193              		.loc 1 567 32 is_stmt 0 view .LVU280
 1194 0004 4FF47020 		mov	r0, #983040
 1195              	.LVL56:
 567:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 1196              		.loc 1 567 32 view .LVU281
 1197 0008 FFF7FEFF 		bl	fmc_bank0_ready_wait
 1198              	.LVL57:
 569:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     temp_wp0 = (uint16_t)(ob_wp & OB_WP0_WP0);
 1199              		.loc 1 569 5 is_stmt 1 view .LVU282
 569:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     temp_wp0 = (uint16_t)(ob_wp & OB_WP0_WP0);
 1200              		.loc 1 569 11 is_stmt 0 view .LVU283
 1201 000c E343     		mvns	r3, r4
 1202              	.LVL58:
 570:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     temp_wp1 = (uint16_t)((ob_wp & OB_WP1_WP1) >> 8U);
 1203              		.loc 1 570 5 is_stmt 1 view .LVU284
ARM GAS  /tmp/ccBhVTSt.s 			page 40


 571:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     temp_wp2 = (uint16_t)((ob_wp & OB_WP2_WP2) >> 16U);
 1204              		.loc 1 571 5 view .LVU285
 571:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     temp_wp2 = (uint16_t)((ob_wp & OB_WP2_WP2) >> 16U);
 1205              		.loc 1 571 14 is_stmt 0 view .LVU286
 1206 000e C3F30726 		ubfx	r6, r3, #8, #8
 1207              	.LVL59:
 572:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     temp_wp3 = (uint16_t)((ob_wp & OB_WP3_WP3) >> 24U);
 1208              		.loc 1 572 5 is_stmt 1 view .LVU287
 572:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     temp_wp3 = (uint16_t)((ob_wp & OB_WP3_WP3) >> 24U);
 1209              		.loc 1 572 14 is_stmt 0 view .LVU288
 1210 0012 C3F30745 		ubfx	r5, r3, #16, #8
 1211              	.LVL60:
 573:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 1212              		.loc 1 573 5 is_stmt 1 view .LVU289
 575:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     
 1213              		.loc 1 575 5 view .LVU290
 575:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     
 1214              		.loc 1 575 7 is_stmt 0 view .LVU291
 1215 0016 C0B9     		cbnz	r0, .L102
 1216 0018 D9B2     		uxtb	r1, r3
 1217 001a 1C0E     		lsrs	r4, r3, #24
 578:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 1218              		.loc 1 578 9 is_stmt 1 view .LVU292
 578:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 1219              		.loc 1 578 18 is_stmt 0 view .LVU293
 1220 001c 194A     		ldr	r2, .L112
 1221 001e 1369     		ldr	r3, [r2, #16]
 1222              	.LVL61:
 578:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 1223              		.loc 1 578 18 view .LVU294
 1224 0020 43F01003 		orr	r3, r3, #16
 1225 0024 1361     		str	r3, [r2, #16]
 580:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             OB_WP0 = temp_wp0;
 1226              		.loc 1 580 9 is_stmt 1 view .LVU295
 580:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             OB_WP0 = temp_wp0;
 1227              		.loc 1 580 11 is_stmt 0 view .LVU296
 1228 0026 FF29     		cmp	r1, #255
 1229 0028 10D1     		bne	.L108
 1230              	.LVL62:
 1231              	.L103:
 586:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             OB_WP1 = temp_wp1;
 1232              		.loc 1 586 9 is_stmt 1 view .LVU297
 586:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             OB_WP1 = temp_wp1;
 1233              		.loc 1 586 11 is_stmt 0 view .LVU298
 1234 002a 08B9     		cbnz	r0, .L104
 586:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             OB_WP1 = temp_wp1;
 1235              		.loc 1 586 37 discriminator 1 view .LVU299
 1236 002c FF2E     		cmp	r6, #255
 1237 002e 14D1     		bne	.L109
 1238              	.L104:
 592:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             OB_WP2 = temp_wp2;
 1239              		.loc 1 592 9 is_stmt 1 view .LVU300
 592:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             OB_WP2 = temp_wp2;
 1240              		.loc 1 592 11 is_stmt 0 view .LVU301
 1241 0030 08B9     		cbnz	r0, .L105
 592:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             OB_WP2 = temp_wp2;
 1242              		.loc 1 592 37 discriminator 1 view .LVU302
ARM GAS  /tmp/ccBhVTSt.s 			page 41


 1243 0032 FF2D     		cmp	r5, #255
 1244 0034 18D1     		bne	.L110
 1245              	.L105:
 598:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             OB_WP3 = temp_wp3;
 1246              		.loc 1 598 9 is_stmt 1 view .LVU303
 598:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             OB_WP3 = temp_wp3;
 1247              		.loc 1 598 11 is_stmt 0 view .LVU304
 1248 0036 08B9     		cbnz	r0, .L106
 598:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             OB_WP3 = temp_wp3;
 1249              		.loc 1 598 37 discriminator 1 view .LVU305
 1250 0038 FF2C     		cmp	r4, #255
 1251 003a 1CD1     		bne	.L111
 1252              	.L106:
 604:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* reset the OBPG bit */
 1253              		.loc 1 604 9 is_stmt 1 view .LVU306
 604:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* reset the OBPG bit */
 1254              		.loc 1 604 11 is_stmt 0 view .LVU307
 1255 003c 0428     		cmp	r0, #4
 1256 003e 04D0     		beq	.L102
 606:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         }
 1257              		.loc 1 606 13 is_stmt 1 view .LVU308
 606:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         }
 1258              		.loc 1 606 22 is_stmt 0 view .LVU309
 1259 0040 104A     		ldr	r2, .L112
 1260 0042 1369     		ldr	r3, [r2, #16]
 1261 0044 23F01003 		bic	r3, r3, #16
 1262 0048 1361     		str	r3, [r2, #16]
 1263              	.LVL63:
 1264              	.L102:
 610:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** }
 1265              		.loc 1 610 5 is_stmt 1 view .LVU310
 611:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 1266              		.loc 1 611 1 is_stmt 0 view .LVU311
 1267 004a 70BD     		pop	{r4, r5, r6, pc}
 1268              	.LVL64:
 1269              	.L108:
 581:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****       
 1270              		.loc 1 581 13 is_stmt 1 view .LVU312
 581:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****       
 1271              		.loc 1 581 20 is_stmt 0 view .LVU313
 1272 004c 0E4B     		ldr	r3, .L112+4
 1273 004e 1981     		strh	r1, [r3, #8]	@ movhi
 584:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         }
 1274              		.loc 1 584 13 is_stmt 1 view .LVU314
 584:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         }
 1275              		.loc 1 584 25 is_stmt 0 view .LVU315
 1276 0050 4FF47020 		mov	r0, #983040
 1277 0054 FFF7FEFF 		bl	fmc_bank0_ready_wait
 1278              	.LVL65:
 584:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         }
 1279              		.loc 1 584 25 view .LVU316
 1280 0058 E7E7     		b	.L103
 1281              	.L109:
 587:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****       
 1282              		.loc 1 587 13 is_stmt 1 view .LVU317
 587:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****       
 1283              		.loc 1 587 20 is_stmt 0 view .LVU318
ARM GAS  /tmp/ccBhVTSt.s 			page 42


 1284 005a 0B4B     		ldr	r3, .L112+4
 1285 005c 5E81     		strh	r6, [r3, #10]	@ movhi
 590:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         }
 1286              		.loc 1 590 13 is_stmt 1 view .LVU319
 590:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         }
 1287              		.loc 1 590 25 is_stmt 0 view .LVU320
 1288 005e 4FF47020 		mov	r0, #983040
 1289              	.LVL66:
 590:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         }
 1290              		.loc 1 590 25 view .LVU321
 1291 0062 FFF7FEFF 		bl	fmc_bank0_ready_wait
 1292              	.LVL67:
 590:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         }
 1293              		.loc 1 590 25 view .LVU322
 1294 0066 E3E7     		b	.L104
 1295              	.L110:
 593:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****       
 1296              		.loc 1 593 13 is_stmt 1 view .LVU323
 593:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****       
 1297              		.loc 1 593 20 is_stmt 0 view .LVU324
 1298 0068 074B     		ldr	r3, .L112+4
 1299 006a 9D81     		strh	r5, [r3, #12]	@ movhi
 596:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         }
 1300              		.loc 1 596 13 is_stmt 1 view .LVU325
 596:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         }
 1301              		.loc 1 596 25 is_stmt 0 view .LVU326
 1302 006c 4FF47020 		mov	r0, #983040
 1303              	.LVL68:
 596:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         }
 1304              		.loc 1 596 25 view .LVU327
 1305 0070 FFF7FEFF 		bl	fmc_bank0_ready_wait
 1306              	.LVL69:
 596:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         }
 1307              		.loc 1 596 25 view .LVU328
 1308 0074 DFE7     		b	.L105
 1309              	.L111:
 599:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****       
 1310              		.loc 1 599 13 is_stmt 1 view .LVU329
 599:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****       
 1311              		.loc 1 599 20 is_stmt 0 view .LVU330
 1312 0076 044B     		ldr	r3, .L112+4
 1313 0078 DC81     		strh	r4, [r3, #14]	@ movhi
 602:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         }
 1314              		.loc 1 602 13 is_stmt 1 view .LVU331
 602:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         }
 1315              		.loc 1 602 25 is_stmt 0 view .LVU332
 1316 007a 4FF47020 		mov	r0, #983040
 1317              	.LVL70:
 602:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         }
 1318              		.loc 1 602 25 view .LVU333
 1319 007e FFF7FEFF 		bl	fmc_bank0_ready_wait
 1320              	.LVL71:
 602:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         }
 1321              		.loc 1 602 25 view .LVU334
 1322 0082 DBE7     		b	.L106
 1323              	.L113:
 1324              		.align	2
ARM GAS  /tmp/ccBhVTSt.s 			page 43


 1325              	.L112:
 1326 0084 00200240 		.word	1073881088
 1327 0088 00F8FF1F 		.word	536868864
 1328              		.cfi_endproc
 1329              	.LFE133:
 1331              		.section	.text.ob_security_protection_config,"ax",%progbits
 1332              		.align	1
 1333              		.global	ob_security_protection_config
 1334              		.syntax unified
 1335              		.thumb
 1336              		.thumb_func
 1338              	ob_security_protection_config:
 1339              	.LVL72:
 1340              	.LFB134:
 622:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     fmc_state_enum fmc_state = fmc_bank0_ready_wait(FMC_TIMEOUT_COUNT);
 1341              		.loc 1 622 1 is_stmt 1 view -0
 1342              		.cfi_startproc
 1343              		@ args = 0, pretend = 0, frame = 0
 1344              		@ frame_needed = 0, uses_anonymous_args = 0
 622:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     fmc_state_enum fmc_state = fmc_bank0_ready_wait(FMC_TIMEOUT_COUNT);
 1345              		.loc 1 622 1 is_stmt 0 view .LVU336
 1346 0000 10B5     		push	{r4, lr}
 1347              	.LCFI4:
 1348              		.cfi_def_cfa_offset 8
 1349              		.cfi_offset 4, -8
 1350              		.cfi_offset 14, -4
 1351 0002 0446     		mov	r4, r0
 623:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 1352              		.loc 1 623 5 is_stmt 1 view .LVU337
 623:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 1353              		.loc 1 623 32 is_stmt 0 view .LVU338
 1354 0004 4FF47020 		mov	r0, #983040
 1355              	.LVL73:
 623:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 1356              		.loc 1 623 32 view .LVU339
 1357 0008 FFF7FEFF 		bl	fmc_bank0_ready_wait
 1358              	.LVL74:
 625:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         FMC_CTL0 |= FMC_CTL0_OBER;
 1359              		.loc 1 625 5 is_stmt 1 view .LVU340
 625:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         FMC_CTL0 |= FMC_CTL0_OBER;
 1360              		.loc 1 625 7 is_stmt 0 view .LVU341
 1361 000c 00B1     		cbz	r0, .L118
 1362              	.L115:
 1363              	.LVL75:
 656:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** }
 1364              		.loc 1 656 5 is_stmt 1 view .LVU342
 657:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 1365              		.loc 1 657 1 is_stmt 0 view .LVU343
 1366 000e 10BD     		pop	{r4, pc}
 1367              	.LVL76:
 1368              	.L118:
 626:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         FMC_CTL0 |= FMC_CTL0_START;
 1369              		.loc 1 626 9 is_stmt 1 view .LVU344
 626:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         FMC_CTL0 |= FMC_CTL0_START;
 1370              		.loc 1 626 18 is_stmt 0 view .LVU345
 1371 0010 164B     		ldr	r3, .L120
 1372 0012 1A69     		ldr	r2, [r3, #16]
ARM GAS  /tmp/ccBhVTSt.s 			page 44


 1373 0014 42F02002 		orr	r2, r2, #32
 1374 0018 1A61     		str	r2, [r3, #16]
 627:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     
 1375              		.loc 1 627 9 is_stmt 1 view .LVU346
 627:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     
 1376              		.loc 1 627 18 is_stmt 0 view .LVU347
 1377 001a 1A69     		ldr	r2, [r3, #16]
 1378 001c 42F04002 		orr	r2, r2, #64
 1379 0020 1A61     		str	r2, [r3, #16]
 630:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     
 1380              		.loc 1 630 9 is_stmt 1 view .LVU348
 630:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     
 1381              		.loc 1 630 21 is_stmt 0 view .LVU349
 1382 0022 4FF47020 		mov	r0, #983040
 1383 0026 FFF7FEFF 		bl	fmc_bank0_ready_wait
 1384              	.LVL77:
 632:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* reset the OBER bit */
 1385              		.loc 1 632 9 is_stmt 1 view .LVU350
 632:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* reset the OBER bit */
 1386              		.loc 1 632 11 is_stmt 0 view .LVU351
 1387 002a 38B1     		cbz	r0, .L119
 649:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 /* reset the OBER bit */
 1388              		.loc 1 649 13 is_stmt 1 view .LVU352
 649:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 /* reset the OBER bit */
 1389              		.loc 1 649 15 is_stmt 0 view .LVU353
 1390 002c 0428     		cmp	r0, #4
 1391 002e EED0     		beq	.L115
 651:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             }
 1392              		.loc 1 651 17 is_stmt 1 view .LVU354
 651:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             }
 1393              		.loc 1 651 26 is_stmt 0 view .LVU355
 1394 0030 0E4A     		ldr	r2, .L120
 1395 0032 1369     		ldr	r3, [r2, #16]
 1396 0034 23F02003 		bic	r3, r3, #32
 1397 0038 1361     		str	r3, [r2, #16]
 1398 003a E8E7     		b	.L115
 1399              	.L119:
 634:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****       
 1400              		.loc 1 634 13 is_stmt 1 view .LVU356
 634:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****       
 1401              		.loc 1 634 22 is_stmt 0 view .LVU357
 1402 003c 0B4B     		ldr	r3, .L120
 1403 003e 1A69     		ldr	r2, [r3, #16]
 1404 0040 22F02002 		bic	r2, r2, #32
 1405 0044 1A61     		str	r2, [r3, #16]
 637:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****        
 1406              		.loc 1 637 13 is_stmt 1 view .LVU358
 637:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****        
 1407              		.loc 1 637 22 is_stmt 0 view .LVU359
 1408 0046 1A69     		ldr	r2, [r3, #16]
 1409 0048 42F01002 		orr	r2, r2, #16
 1410 004c 1A61     		str	r2, [r3, #16]
 639:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 1411              		.loc 1 639 13 is_stmt 1 view .LVU360
 639:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 1412              		.loc 1 639 22 is_stmt 0 view .LVU361
 1413 004e A0B2     		uxth	r0, r4
ARM GAS  /tmp/ccBhVTSt.s 			page 45


 1414              	.LVL78:
 639:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 1415              		.loc 1 639 20 view .LVU362
 1416 0050 074B     		ldr	r3, .L120+4
 1417 0052 1880     		strh	r0, [r3]	@ movhi
 642:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     
 1418              		.loc 1 642 13 is_stmt 1 view .LVU363
 642:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     
 1419              		.loc 1 642 25 is_stmt 0 view .LVU364
 1420 0054 4FF47020 		mov	r0, #983040
 1421 0058 FFF7FEFF 		bl	fmc_bank0_ready_wait
 1422              	.LVL79:
 644:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 /* reset the OBPG bit */
 1423              		.loc 1 644 13 is_stmt 1 view .LVU365
 644:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 /* reset the OBPG bit */
 1424              		.loc 1 644 15 is_stmt 0 view .LVU366
 1425 005c 0428     		cmp	r0, #4
 1426 005e D6D0     		beq	.L115
 646:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             }
 1427              		.loc 1 646 17 is_stmt 1 view .LVU367
 646:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             }
 1428              		.loc 1 646 26 is_stmt 0 view .LVU368
 1429 0060 024A     		ldr	r2, .L120
 1430 0062 1369     		ldr	r3, [r2, #16]
 1431 0064 23F01003 		bic	r3, r3, #16
 1432 0068 1361     		str	r3, [r2, #16]
 1433 006a D0E7     		b	.L115
 1434              	.L121:
 1435              		.align	2
 1436              	.L120:
 1437 006c 00200240 		.word	1073881088
 1438 0070 00F8FF1F 		.word	536868864
 1439              		.cfi_endproc
 1440              	.LFE134:
 1442              		.section	.text.ob_user_write,"ax",%progbits
 1443              		.align	1
 1444              		.global	ob_user_write
 1445              		.syntax unified
 1446              		.thumb
 1447              		.thumb_func
 1449              	ob_user_write:
 1450              	.LVL80:
 1451              	.LFB135:
 677:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     fmc_state_enum fmc_state = FMC_READY;
 1452              		.loc 1 677 1 is_stmt 1 view -0
 1453              		.cfi_startproc
 1454              		@ args = 0, pretend = 0, frame = 0
 1455              		@ frame_needed = 0, uses_anonymous_args = 0
 677:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     fmc_state_enum fmc_state = FMC_READY;
 1456              		.loc 1 677 1 is_stmt 0 view .LVU370
 1457 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 1458              	.LCFI5:
 1459              		.cfi_def_cfa_offset 24
 1460              		.cfi_offset 3, -24
 1461              		.cfi_offset 4, -20
 1462              		.cfi_offset 5, -16
 1463              		.cfi_offset 6, -12
ARM GAS  /tmp/ccBhVTSt.s 			page 46


 1464              		.cfi_offset 7, -8
 1465              		.cfi_offset 14, -4
 1466 0002 0746     		mov	r7, r0
 1467 0004 0E46     		mov	r6, r1
 1468 0006 1546     		mov	r5, r2
 1469 0008 1C46     		mov	r4, r3
 678:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     uint8_t temp;
 1470              		.loc 1 678 5 is_stmt 1 view .LVU371
 1471              	.LVL81:
 679:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 1472              		.loc 1 679 5 view .LVU372
 682:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****   
 1473              		.loc 1 682 5 view .LVU373
 682:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****   
 1474              		.loc 1 682 17 is_stmt 0 view .LVU374
 1475 000a 4FF47020 		mov	r0, #983040
 1476              	.LVL82:
 682:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****   
 1477              		.loc 1 682 17 view .LVU375
 1478 000e FFF7FEFF 		bl	fmc_bank0_ready_wait
 1479              	.LVL83:
 684:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         /* set the OBPG bit*/
 1480              		.loc 1 684 5 is_stmt 1 view .LVU376
 684:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         /* set the OBPG bit*/
 1481              		.loc 1 684 7 is_stmt 0 view .LVU377
 1482 0012 8446     		mov	ip, r0
 1483 0014 08B1     		cbz	r0, .L125
 1484              	.L123:
 1485              	.LVL84:
 700:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** }
 1486              		.loc 1 700 5 is_stmt 1 view .LVU378
 701:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 1487              		.loc 1 701 1 is_stmt 0 view .LVU379
 1488 0016 6046     		mov	r0, ip
 1489 0018 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 1490              	.LVL85:
 1491              	.L125:
 686:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 1492              		.loc 1 686 9 is_stmt 1 view .LVU380
 686:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 1493              		.loc 1 686 18 is_stmt 0 view .LVU381
 1494 001a 0E4A     		ldr	r2, .L126
 1495 001c 1369     		ldr	r3, [r2, #16]
 1496 001e 43F01003 		orr	r3, r3, #16
 1497 0022 1361     		str	r3, [r2, #16]
 688:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         OB_USER = (uint16_t)temp;
 1498              		.loc 1 688 9 is_stmt 1 view .LVU382
 688:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         OB_USER = (uint16_t)temp;
 1499              		.loc 1 688 37 is_stmt 0 view .LVU383
 1500 0024 44EA0703 		orr	r3, r4, r7
 688:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         OB_USER = (uint16_t)temp;
 1501              		.loc 1 688 27 view .LVU384
 1502 0028 43EA0601 		orr	r1, r3, r6
 688:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         OB_USER = (uint16_t)temp;
 1503              		.loc 1 688 17 view .LVU385
 1504 002c 41EA0502 		orr	r2, r1, r5
 1505              	.LVL86:
ARM GAS  /tmp/ccBhVTSt.s 			page 47


 689:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     
 1506              		.loc 1 689 9 is_stmt 1 view .LVU386
 689:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     
 1507              		.loc 1 689 19 is_stmt 0 view .LVU387
 1508 0030 42F0F002 		orr	r2, r2, #240
 1509              	.LVL87:
 689:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     
 1510              		.loc 1 689 17 view .LVU388
 1511 0034 084B     		ldr	r3, .L126+4
 1512 0036 5A80     		strh	r2, [r3, #2]	@ movhi
 692:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 1513              		.loc 1 692 9 is_stmt 1 view .LVU389
 692:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 1514              		.loc 1 692 21 is_stmt 0 view .LVU390
 1515 0038 4FF47020 		mov	r0, #983040
 1516              	.LVL88:
 692:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 1517              		.loc 1 692 21 view .LVU391
 1518 003c FFF7FEFF 		bl	fmc_bank0_ready_wait
 1519              	.LVL89:
 692:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 1520              		.loc 1 692 21 view .LVU392
 1521 0040 8446     		mov	ip, r0
 1522              	.LVL90:
 694:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* reset the OBPG bit */
 1523              		.loc 1 694 9 is_stmt 1 view .LVU393
 694:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* reset the OBPG bit */
 1524              		.loc 1 694 11 is_stmt 0 view .LVU394
 1525 0042 0428     		cmp	r0, #4
 1526 0044 E7D0     		beq	.L123
 696:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         }
 1527              		.loc 1 696 13 is_stmt 1 view .LVU395
 696:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         }
 1528              		.loc 1 696 22 is_stmt 0 view .LVU396
 1529 0046 034A     		ldr	r2, .L126
 1530 0048 1369     		ldr	r3, [r2, #16]
 1531 004a 23F01003 		bic	r3, r3, #16
 1532 004e 1361     		str	r3, [r2, #16]
 1533 0050 E1E7     		b	.L123
 1534              	.L127:
 1535 0052 00BF     		.align	2
 1536              	.L126:
 1537 0054 00200240 		.word	1073881088
 1538 0058 00F8FF1F 		.word	536868864
 1539              		.cfi_endproc
 1540              	.LFE135:
 1542              		.section	.text.ob_data_program,"ax",%progbits
 1543              		.align	1
 1544              		.global	ob_data_program
 1545              		.syntax unified
 1546              		.thumb
 1547              		.thumb_func
 1549              	ob_data_program:
 1550              	.LVL91:
 1551              	.LFB136:
 711:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     fmc_state_enum fmc_state = fmc_bank0_ready_wait(FMC_TIMEOUT_COUNT);
 1552              		.loc 1 711 1 is_stmt 1 view -0
ARM GAS  /tmp/ccBhVTSt.s 			page 48


 1553              		.cfi_startproc
 1554              		@ args = 0, pretend = 0, frame = 0
 1555              		@ frame_needed = 0, uses_anonymous_args = 0
 711:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     fmc_state_enum fmc_state = fmc_bank0_ready_wait(FMC_TIMEOUT_COUNT);
 1556              		.loc 1 711 1 is_stmt 0 view .LVU398
 1557 0000 38B5     		push	{r3, r4, r5, lr}
 1558              	.LCFI6:
 1559              		.cfi_def_cfa_offset 16
 1560              		.cfi_offset 3, -16
 1561              		.cfi_offset 4, -12
 1562              		.cfi_offset 5, -8
 1563              		.cfi_offset 14, -4
 1564 0002 0546     		mov	r5, r0
 1565 0004 0C46     		mov	r4, r1
 712:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 1566              		.loc 1 712 5 is_stmt 1 view .LVU399
 712:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 1567              		.loc 1 712 32 is_stmt 0 view .LVU400
 1568 0006 4FF47020 		mov	r0, #983040
 1569              	.LVL92:
 712:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 1570              		.loc 1 712 32 view .LVU401
 1571 000a FFF7FEFF 		bl	fmc_bank0_ready_wait
 1572              	.LVL93:
 714:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         /* set the OBPG bit */
 1573              		.loc 1 714 5 is_stmt 1 view .LVU402
 714:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         /* set the OBPG bit */
 1574              		.loc 1 714 7 is_stmt 0 view .LVU403
 1575 000e 0346     		mov	r3, r0
 1576 0010 08B1     		cbz	r0, .L131
 1577              	.L129:
 1578              	.LVL94:
 728:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** }
 1579              		.loc 1 728 5 is_stmt 1 view .LVU404
 729:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 1580              		.loc 1 729 1 is_stmt 0 view .LVU405
 1581 0012 1846     		mov	r0, r3
 1582 0014 38BD     		pop	{r3, r4, r5, pc}
 1583              	.LVL95:
 1584              	.L131:
 716:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         REG16(address) = data;
 1585              		.loc 1 716 9 is_stmt 1 view .LVU406
 716:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         REG16(address) = data;
 1586              		.loc 1 716 18 is_stmt 0 view .LVU407
 1587 0016 0A4A     		ldr	r2, .L132
 1588 0018 1369     		ldr	r3, [r2, #16]
 1589 001a 43F01003 		orr	r3, r3, #16
 1590 001e 1361     		str	r3, [r2, #16]
 717:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     
 1591              		.loc 1 717 9 is_stmt 1 view .LVU408
 717:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     
 1592              		.loc 1 717 24 is_stmt 0 view .LVU409
 1593 0020 A1B2     		uxth	r1, r4
 1594 0022 2980     		strh	r1, [r5]	@ movhi
 720:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     
 1595              		.loc 1 720 9 is_stmt 1 view .LVU410
 720:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     
ARM GAS  /tmp/ccBhVTSt.s 			page 49


 1596              		.loc 1 720 21 is_stmt 0 view .LVU411
 1597 0024 4FF47020 		mov	r0, #983040
 1598              	.LVL96:
 720:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     
 1599              		.loc 1 720 21 view .LVU412
 1600 0028 FFF7FEFF 		bl	fmc_bank0_ready_wait
 1601              	.LVL97:
 1602 002c 0346     		mov	r3, r0
 1603              	.LVL98:
 722:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* reset the OBPG bit */
 1604              		.loc 1 722 9 is_stmt 1 view .LVU413
 722:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* reset the OBPG bit */
 1605              		.loc 1 722 11 is_stmt 0 view .LVU414
 1606 002e 0428     		cmp	r0, #4
 1607 0030 EFD0     		beq	.L129
 724:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         }
 1608              		.loc 1 724 13 is_stmt 1 view .LVU415
 724:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         }
 1609              		.loc 1 724 22 is_stmt 0 view .LVU416
 1610 0032 0349     		ldr	r1, .L132
 1611 0034 0A69     		ldr	r2, [r1, #16]
 1612 0036 22F01002 		bic	r2, r2, #16
 1613 003a 0A61     		str	r2, [r1, #16]
 1614 003c E9E7     		b	.L129
 1615              	.L133:
 1616 003e 00BF     		.align	2
 1617              	.L132:
 1618 0040 00200240 		.word	1073881088
 1619              		.cfi_endproc
 1620              	.LFE136:
 1622              		.section	.text.fmc_bank1_ready_wait,"ax",%progbits
 1623              		.align	1
 1624              		.global	fmc_bank1_ready_wait
 1625              		.syntax unified
 1626              		.thumb
 1627              		.thumb_func
 1629              	fmc_bank1_ready_wait:
 1630              	.LVL99:
 1631              	.LFB150:
 986:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 987:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** /*!
 988:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \brief      check whether FMC bank1 is ready or not
 989:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[in]  timeout: count of loop
 990:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[out] none
 991:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \retval     state of FMC, refer to fmc_state_enum
 992:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** */
 993:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** fmc_state_enum fmc_bank1_ready_wait(uint32_t timeout)
 994:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** {
 1632              		.loc 1 994 1 is_stmt 1 view -0
 1633              		.cfi_startproc
 1634              		@ args = 0, pretend = 0, frame = 0
 1635              		@ frame_needed = 0, uses_anonymous_args = 0
 1636              		.loc 1 994 1 is_stmt 0 view .LVU418
 1637 0000 10B5     		push	{r4, lr}
 1638              	.LCFI7:
 1639              		.cfi_def_cfa_offset 8
 1640              		.cfi_offset 4, -8
ARM GAS  /tmp/ccBhVTSt.s 			page 50


 1641              		.cfi_offset 14, -4
 1642 0002 0446     		mov	r4, r0
 995:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     fmc_state_enum fmc_state = FMC_BUSY;
 1643              		.loc 1 995 5 is_stmt 1 view .LVU419
 1644              	.LVL100:
 1645              	.L136:
 996:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****   
 997:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     /* wait for FMC ready */
 998:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     do{
 1646              		.loc 1 998 5 discriminator 2 view .LVU420
 999:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         /* get FMC state */
1000:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         fmc_state = fmc_bank1_state_get();
 1647              		.loc 1 1000 9 discriminator 2 view .LVU421
 1648              		.loc 1 1000 21 is_stmt 0 discriminator 2 view .LVU422
 1649 0004 FFF7FEFF 		bl	fmc_bank1_state_get
 1650              	.LVL101:
1001:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         timeout--;
 1651              		.loc 1 1001 9 is_stmt 1 discriminator 2 view .LVU423
 1652              		.loc 1 1001 16 is_stmt 0 discriminator 2 view .LVU424
 1653 0008 013C     		subs	r4, r4, #1
 1654              	.LVL102:
1002:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     }while((FMC_BUSY == fmc_state) && (0x00U != timeout));
 1655              		.loc 1 1002 11 is_stmt 1 discriminator 2 view .LVU425
 1656              		.loc 1 1002 5 is_stmt 0 discriminator 2 view .LVU426
 1657 000a 0128     		cmp	r0, #1
 1658 000c 01D1     		bne	.L135
 1659              		.loc 1 1002 36 discriminator 1 view .LVU427
 1660 000e 002C     		cmp	r4, #0
 1661 0010 F8D1     		bne	.L136
 1662              	.L135:
1003:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     
1004:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     if(FMC_BUSY == fmc_state){
 1663              		.loc 1 1004 5 is_stmt 1 view .LVU428
 1664              		.loc 1 1004 7 is_stmt 0 view .LVU429
 1665 0012 0128     		cmp	r0, #1
 1666 0014 00D0     		beq	.L140
 1667              	.LVL103:
 1668              	.L137:
1005:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         fmc_state = FMC_TOERR;
1006:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     }
1007:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     /* return the FMC state */
1008:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     return fmc_state;
 1669              		.loc 1 1008 5 is_stmt 1 view .LVU430
1009:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** }
 1670              		.loc 1 1009 1 is_stmt 0 view .LVU431
 1671 0016 10BD     		pop	{r4, pc}
 1672              	.LVL104:
 1673              	.L140:
1005:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         fmc_state = FMC_TOERR;
 1674              		.loc 1 1005 19 view .LVU432
 1675 0018 0420     		movs	r0, #4
 1676              	.LVL105:
1005:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         fmc_state = FMC_TOERR;
 1677              		.loc 1 1005 19 view .LVU433
 1678 001a FCE7     		b	.L137
 1679              		.cfi_endproc
 1680              	.LFE150:
ARM GAS  /tmp/ccBhVTSt.s 			page 51


 1682              		.section	.text.fmc_page_erase,"ax",%progbits
 1683              		.align	1
 1684              		.global	fmc_page_erase
 1685              		.syntax unified
 1686              		.thumb
 1687              		.thumb_func
 1689              	fmc_page_erase:
 1690              	.LVL106:
 1691              	.LFB123:
 168:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     fmc_state_enum fmc_state;
 1692              		.loc 1 168 1 is_stmt 1 view -0
 1693              		.cfi_startproc
 1694              		@ args = 0, pretend = 0, frame = 0
 1695              		@ frame_needed = 0, uses_anonymous_args = 0
 168:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     fmc_state_enum fmc_state;
 1696              		.loc 1 168 1 is_stmt 0 view .LVU435
 1697 0000 38B5     		push	{r3, r4, r5, lr}
 1698              	.LCFI8:
 1699              		.cfi_def_cfa_offset 16
 1700              		.cfi_offset 3, -16
 1701              		.cfi_offset 4, -12
 1702              		.cfi_offset 5, -8
 1703              		.cfi_offset 14, -4
 1704 0002 0446     		mov	r4, r0
 169:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     
 1705              		.loc 1 169 5 is_stmt 1 view .LVU436
 171:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         if(FMC_BANK0_END_ADDRESS > page_address){
 1706              		.loc 1 171 5 view .LVU437
 171:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         if(FMC_BANK0_END_ADDRESS > page_address){
 1707              		.loc 1 171 25 is_stmt 0 view .LVU438
 1708 0004 2D4B     		ldr	r3, .L148
 1709 0006 B3F8E030 		ldrh	r3, [r3, #224]
 171:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         if(FMC_BANK0_END_ADDRESS > page_address){
 1710              		.loc 1 171 7 view .LVU439
 1711 000a B3F5007F 		cmp	r3, #512
 1712 000e 3BD9     		bls	.L142
 172:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             fmc_state = fmc_bank0_ready_wait(FMC_TIMEOUT_COUNT);
 1713              		.loc 1 172 9 is_stmt 1 view .LVU440
 172:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             fmc_state = fmc_bank0_ready_wait(FMC_TIMEOUT_COUNT);
 1714              		.loc 1 172 11 is_stmt 0 view .LVU441
 1715 0010 2B4B     		ldr	r3, .L148+4
 1716 0012 9842     		cmp	r0, r3
 1717 0014 18D2     		bcs	.L143
 173:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* if the last operation is completed, start page erase */
 1718              		.loc 1 173 13 is_stmt 1 view .LVU442
 173:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* if the last operation is completed, start page erase */
 1719              		.loc 1 173 25 is_stmt 0 view .LVU443
 1720 0016 4FF47020 		mov	r0, #983040
 1721              	.LVL107:
 173:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* if the last operation is completed, start page erase */
 1722              		.loc 1 173 25 view .LVU444
 1723 001a FFF7FEFF 		bl	fmc_bank0_ready_wait
 1724              	.LVL108:
 175:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 FMC_CTL0 |= FMC_CTL0_PER;
 1725              		.loc 1 175 13 is_stmt 1 view .LVU445
 175:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 FMC_CTL0 |= FMC_CTL0_PER;
 1726              		.loc 1 175 15 is_stmt 0 view .LVU446
ARM GAS  /tmp/ccBhVTSt.s 			page 52


 1727 001e 00B1     		cbz	r0, .L147
 1728              	.LVL109:
 1729              	.L144:
 215:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** }
 1730              		.loc 1 215 5 is_stmt 1 view .LVU447
 216:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 1731              		.loc 1 216 1 is_stmt 0 view .LVU448
 1732 0020 38BD     		pop	{r3, r4, r5, pc}
 1733              	.LVL110:
 1734              	.L147:
 176:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 FMC_ADDR0 = page_address;
 1735              		.loc 1 176 17 is_stmt 1 view .LVU449
 176:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 FMC_ADDR0 = page_address;
 1736              		.loc 1 176 26 is_stmt 0 view .LVU450
 1737 0022 284D     		ldr	r5, .L148+8
 1738 0024 2B69     		ldr	r3, [r5, #16]
 1739 0026 43F00203 		orr	r3, r3, #2
 1740 002a 2B61     		str	r3, [r5, #16]
 177:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 FMC_CTL0 |= FMC_CTL0_START;
 1741              		.loc 1 177 17 is_stmt 1 view .LVU451
 177:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 FMC_CTL0 |= FMC_CTL0_START;
 1742              		.loc 1 177 27 is_stmt 0 view .LVU452
 1743 002c 6C61     		str	r4, [r5, #20]
 178:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 /* wait for the FMC ready */
 1744              		.loc 1 178 17 is_stmt 1 view .LVU453
 178:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 /* wait for the FMC ready */
 1745              		.loc 1 178 26 is_stmt 0 view .LVU454
 1746 002e 2B69     		ldr	r3, [r5, #16]
 1747 0030 43F04003 		orr	r3, r3, #64
 1748 0034 2B61     		str	r3, [r5, #16]
 180:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 /* reset the PER bit */
 1749              		.loc 1 180 17 is_stmt 1 view .LVU455
 180:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 /* reset the PER bit */
 1750              		.loc 1 180 29 is_stmt 0 view .LVU456
 1751 0036 4FF47020 		mov	r0, #983040
 1752              	.LVL111:
 180:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 /* reset the PER bit */
 1753              		.loc 1 180 29 view .LVU457
 1754 003a FFF7FEFF 		bl	fmc_bank0_ready_wait
 1755              	.LVL112:
 182:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             }
 1756              		.loc 1 182 17 is_stmt 1 view .LVU458
 182:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             }
 1757              		.loc 1 182 26 is_stmt 0 view .LVU459
 1758 003e 2B69     		ldr	r3, [r5, #16]
 1759 0040 23F00203 		bic	r3, r3, #2
 1760 0044 2B61     		str	r3, [r5, #16]
 1761 0046 EBE7     		b	.L144
 1762              	.LVL113:
 1763              	.L143:
 186:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* if the last operation is completed, start page erase */
 1764              		.loc 1 186 13 is_stmt 1 view .LVU460
 186:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* if the last operation is completed, start page erase */
 1765              		.loc 1 186 25 is_stmt 0 view .LVU461
 1766 0048 4FF47020 		mov	r0, #983040
 1767              	.LVL114:
 186:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* if the last operation is completed, start page erase */
ARM GAS  /tmp/ccBhVTSt.s 			page 53


 1768              		.loc 1 186 25 view .LVU462
 1769 004c FFF7FEFF 		bl	fmc_bank1_ready_wait
 1770              	.LVL115:
 188:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 FMC_CTL1 |= FMC_CTL1_PER;
 1771              		.loc 1 188 13 is_stmt 1 view .LVU463
 188:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 FMC_CTL1 |= FMC_CTL1_PER;
 1772              		.loc 1 188 15 is_stmt 0 view .LVU464
 1773 0050 0028     		cmp	r0, #0
 1774 0052 E5D1     		bne	.L144
 189:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 FMC_ADDR1 = page_address;
 1775              		.loc 1 189 17 is_stmt 1 view .LVU465
 189:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 FMC_ADDR1 = page_address;
 1776              		.loc 1 189 26 is_stmt 0 view .LVU466
 1777 0054 1B4B     		ldr	r3, .L148+8
 1778 0056 1A6D     		ldr	r2, [r3, #80]
 1779 0058 42F00202 		orr	r2, r2, #2
 1780 005c 1A65     		str	r2, [r3, #80]
 190:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 if(FMC_OBSTAT & FMC_OBSTAT_SPC){
 1781              		.loc 1 190 17 is_stmt 1 view .LVU467
 190:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 if(FMC_OBSTAT & FMC_OBSTAT_SPC){
 1782              		.loc 1 190 27 is_stmt 0 view .LVU468
 1783 005e 5C65     		str	r4, [r3, #84]
 191:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                     FMC_ADDR0 = page_address;
 1784              		.loc 1 191 17 is_stmt 1 view .LVU469
 191:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                     FMC_ADDR0 = page_address;
 1785              		.loc 1 191 20 is_stmt 0 view .LVU470
 1786 0060 DB69     		ldr	r3, [r3, #28]
 191:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                     FMC_ADDR0 = page_address;
 1787              		.loc 1 191 19 view .LVU471
 1788 0062 13F0020F 		tst	r3, #2
 1789 0066 01D0     		beq	.L145
 192:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 }
 1790              		.loc 1 192 21 is_stmt 1 view .LVU472
 192:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 }
 1791              		.loc 1 192 31 is_stmt 0 view .LVU473
 1792 0068 164B     		ldr	r3, .L148+8
 1793 006a 5C61     		str	r4, [r3, #20]
 1794              	.L145:
 194:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 /* wait for the FMC ready */
 1795              		.loc 1 194 17 is_stmt 1 view .LVU474
 194:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 /* wait for the FMC ready */
 1796              		.loc 1 194 26 is_stmt 0 view .LVU475
 1797 006c 154C     		ldr	r4, .L148+8
 1798              	.LVL116:
 194:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 /* wait for the FMC ready */
 1799              		.loc 1 194 26 view .LVU476
 1800 006e 236D     		ldr	r3, [r4, #80]
 1801 0070 43F04003 		orr	r3, r3, #64
 1802 0074 2365     		str	r3, [r4, #80]
 196:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 /* reset the PER bit */
 1803              		.loc 1 196 17 is_stmt 1 view .LVU477
 196:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 /* reset the PER bit */
 1804              		.loc 1 196 29 is_stmt 0 view .LVU478
 1805 0076 4FF47020 		mov	r0, #983040
 1806              	.LVL117:
 196:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 /* reset the PER bit */
 1807              		.loc 1 196 29 view .LVU479
ARM GAS  /tmp/ccBhVTSt.s 			page 54


 1808 007a FFF7FEFF 		bl	fmc_bank1_ready_wait
 1809              	.LVL118:
 198:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             }
 1810              		.loc 1 198 17 is_stmt 1 view .LVU480
 198:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             }
 1811              		.loc 1 198 26 is_stmt 0 view .LVU481
 1812 007e 236D     		ldr	r3, [r4, #80]
 1813 0080 23F00203 		bic	r3, r3, #2
 1814 0084 2365     		str	r3, [r4, #80]
 1815 0086 CBE7     		b	.L144
 1816              	.LVL119:
 1817              	.L142:
 202:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         /* if the last operation is completed, start page erase */
 1818              		.loc 1 202 9 is_stmt 1 view .LVU482
 202:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         /* if the last operation is completed, start page erase */
 1819              		.loc 1 202 21 is_stmt 0 view .LVU483
 1820 0088 4FF47020 		mov	r0, #983040
 1821              	.LVL120:
 202:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         /* if the last operation is completed, start page erase */
 1822              		.loc 1 202 21 view .LVU484
 1823 008c FFF7FEFF 		bl	fmc_bank0_ready_wait
 1824              	.LVL121:
 204:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             FMC_CTL0 |= FMC_CTL0_PER;
 1825              		.loc 1 204 9 is_stmt 1 view .LVU485
 204:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             FMC_CTL0 |= FMC_CTL0_PER;
 1826              		.loc 1 204 11 is_stmt 0 view .LVU486
 1827 0090 0028     		cmp	r0, #0
 1828 0092 C5D1     		bne	.L144
 205:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             FMC_ADDR0 = page_address;
 1829              		.loc 1 205 13 is_stmt 1 view .LVU487
 205:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             FMC_ADDR0 = page_address;
 1830              		.loc 1 205 22 is_stmt 0 view .LVU488
 1831 0094 0B4D     		ldr	r5, .L148+8
 1832 0096 2B69     		ldr	r3, [r5, #16]
 1833 0098 43F00203 		orr	r3, r3, #2
 1834 009c 2B61     		str	r3, [r5, #16]
 206:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             FMC_CTL0 |= FMC_CTL0_START;
 1835              		.loc 1 206 13 is_stmt 1 view .LVU489
 206:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             FMC_CTL0 |= FMC_CTL0_START;
 1836              		.loc 1 206 23 is_stmt 0 view .LVU490
 1837 009e 6C61     		str	r4, [r5, #20]
 207:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* wait for the FMC ready */
 1838              		.loc 1 207 13 is_stmt 1 view .LVU491
 207:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* wait for the FMC ready */
 1839              		.loc 1 207 22 is_stmt 0 view .LVU492
 1840 00a0 2B69     		ldr	r3, [r5, #16]
 1841 00a2 43F04003 		orr	r3, r3, #64
 1842 00a6 2B61     		str	r3, [r5, #16]
 209:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* reset the PER bit */
 1843              		.loc 1 209 13 is_stmt 1 view .LVU493
 209:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* reset the PER bit */
 1844              		.loc 1 209 25 is_stmt 0 view .LVU494
 1845 00a8 4FF47020 		mov	r0, #983040
 1846              	.LVL122:
 209:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* reset the PER bit */
 1847              		.loc 1 209 25 view .LVU495
 1848 00ac FFF7FEFF 		bl	fmc_bank0_ready_wait
ARM GAS  /tmp/ccBhVTSt.s 			page 55


 1849              	.LVL123:
 211:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         }
 1850              		.loc 1 211 13 is_stmt 1 view .LVU496
 211:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         }
 1851              		.loc 1 211 22 is_stmt 0 view .LVU497
 1852 00b0 2B69     		ldr	r3, [r5, #16]
 1853 00b2 23F00203 		bic	r3, r3, #2
 1854 00b6 2B61     		str	r3, [r5, #16]
 1855 00b8 B2E7     		b	.L144
 1856              	.L149:
 1857 00ba 00BF     		.align	2
 1858              	.L148:
 1859 00bc 00F7FF1F 		.word	536868608
 1860 00c0 FFFF0708 		.word	134742015
 1861 00c4 00200240 		.word	1073881088
 1862              		.cfi_endproc
 1863              	.LFE123:
 1865              		.section	.text.fmc_mass_erase,"ax",%progbits
 1866              		.align	1
 1867              		.global	fmc_mass_erase
 1868              		.syntax unified
 1869              		.thumb
 1870              		.thumb_func
 1872              	fmc_mass_erase:
 1873              	.LFB124:
 225:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     fmc_state_enum fmc_state;
 1874              		.loc 1 225 1 is_stmt 1 view -0
 1875              		.cfi_startproc
 1876              		@ args = 0, pretend = 0, frame = 0
 1877              		@ frame_needed = 0, uses_anonymous_args = 0
 1878 0000 10B5     		push	{r4, lr}
 1879              	.LCFI9:
 1880              		.cfi_def_cfa_offset 8
 1881              		.cfi_offset 4, -8
 1882              		.cfi_offset 14, -4
 226:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     if(FMC_BANK0_SIZE < FMC_SIZE){
 1883              		.loc 1 226 5 view .LVU499
 227:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         /* wait for the FMC ready */
 1884              		.loc 1 227 5 view .LVU500
 227:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         /* wait for the FMC ready */
 1885              		.loc 1 227 25 is_stmt 0 view .LVU501
 1886 0002 294B     		ldr	r3, .L156
 1887 0004 B3F8E030 		ldrh	r3, [r3, #224]
 227:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         /* wait for the FMC ready */
 1888              		.loc 1 227 7 view .LVU502
 1889 0008 B3F5007F 		cmp	r3, #512
 1890 000c 31D9     		bls	.L151
 229:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         if(FMC_READY == fmc_state){
 1891              		.loc 1 229 9 is_stmt 1 view .LVU503
 229:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         if(FMC_READY == fmc_state){
 1892              		.loc 1 229 21 is_stmt 0 view .LVU504
 1893 000e 4FF47020 		mov	r0, #983040
 1894 0012 FFF7FEFF 		bl	fmc_bank0_ready_wait
 1895              	.LVL124:
 230:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* start whole chip erase */
 1896              		.loc 1 230 9 is_stmt 1 view .LVU505
 230:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* start whole chip erase */
ARM GAS  /tmp/ccBhVTSt.s 			page 56


 1897              		.loc 1 230 11 is_stmt 0 view .LVU506
 1898 0016 98B9     		cbnz	r0, .L152
 232:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             FMC_CTL0 |= FMC_CTL0_START;
 1899              		.loc 1 232 13 is_stmt 1 view .LVU507
 232:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             FMC_CTL0 |= FMC_CTL0_START;
 1900              		.loc 1 232 22 is_stmt 0 view .LVU508
 1901 0018 244B     		ldr	r3, .L156+4
 1902 001a 1A69     		ldr	r2, [r3, #16]
 1903 001c 42F00402 		orr	r2, r2, #4
 1904 0020 1A61     		str	r2, [r3, #16]
 233:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* wait for the FMC ready */
 1905              		.loc 1 233 13 is_stmt 1 view .LVU509
 233:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* wait for the FMC ready */
 1906              		.loc 1 233 22 is_stmt 0 view .LVU510
 1907 0022 1A69     		ldr	r2, [r3, #16]
 1908 0024 42F04002 		orr	r2, r2, #64
 1909 0028 1A61     		str	r2, [r3, #16]
 235:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             if(FMC_READY != fmc_state){
 1910              		.loc 1 235 13 is_stmt 1 view .LVU511
 235:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             if(FMC_READY != fmc_state){
 1911              		.loc 1 235 25 is_stmt 0 view .LVU512
 1912 002a 4FF47020 		mov	r0, #983040
 1913              	.LVL125:
 235:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             if(FMC_READY != fmc_state){
 1914              		.loc 1 235 25 view .LVU513
 1915 002e FFF7FEFF 		bl	fmc_bank0_ready_wait
 1916              	.LVL126:
 236:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 return fmc_state;
 1917              		.loc 1 236 13 is_stmt 1 view .LVU514
 236:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 return fmc_state;
 1918              		.loc 1 236 15 is_stmt 0 view .LVU515
 1919 0032 0346     		mov	r3, r0
 1920 0034 18BB     		cbnz	r0, .L153
 240:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         }
 1921              		.loc 1 240 13 is_stmt 1 view .LVU516
 240:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         }
 1922              		.loc 1 240 22 is_stmt 0 view .LVU517
 1923 0036 1D4A     		ldr	r2, .L156+4
 1924 0038 1369     		ldr	r3, [r2, #16]
 1925 003a 23F00403 		bic	r3, r3, #4
 1926 003e 1361     		str	r3, [r2, #16]
 1927              	.L152:
 242:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         if(FMC_READY == fmc_state){
 1928              		.loc 1 242 9 is_stmt 1 view .LVU518
 242:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         if(FMC_READY == fmc_state){
 1929              		.loc 1 242 21 is_stmt 0 view .LVU519
 1930 0040 4FF47020 		mov	r0, #983040
 1931              	.LVL127:
 242:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         if(FMC_READY == fmc_state){
 1932              		.loc 1 242 21 view .LVU520
 1933 0044 FFF7FEFF 		bl	fmc_bank1_ready_wait
 1934              	.LVL128:
 243:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* start whole chip erase */
 1935              		.loc 1 243 9 is_stmt 1 view .LVU521
 243:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* start whole chip erase */
 1936              		.loc 1 243 11 is_stmt 0 view .LVU522
 1937 0048 0346     		mov	r3, r0
ARM GAS  /tmp/ccBhVTSt.s 			page 57


 1938 004a C0B9     		cbnz	r0, .L153
 245:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             FMC_CTL1 |= FMC_CTL1_START;
 1939              		.loc 1 245 13 is_stmt 1 view .LVU523
 245:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             FMC_CTL1 |= FMC_CTL1_START;
 1940              		.loc 1 245 22 is_stmt 0 view .LVU524
 1941 004c 174C     		ldr	r4, .L156+4
 1942 004e 236D     		ldr	r3, [r4, #80]
 1943 0050 43F00403 		orr	r3, r3, #4
 1944 0054 2365     		str	r3, [r4, #80]
 246:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* wait for the FMC ready */
 1945              		.loc 1 246 13 is_stmt 1 view .LVU525
 246:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* wait for the FMC ready */
 1946              		.loc 1 246 22 is_stmt 0 view .LVU526
 1947 0056 236D     		ldr	r3, [r4, #80]
 1948 0058 43F04003 		orr	r3, r3, #64
 1949 005c 2365     		str	r3, [r4, #80]
 248:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* reset the MER bit */
 1950              		.loc 1 248 13 is_stmt 1 view .LVU527
 248:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* reset the MER bit */
 1951              		.loc 1 248 25 is_stmt 0 view .LVU528
 1952 005e 4FF47020 		mov	r0, #983040
 1953              	.LVL129:
 248:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* reset the MER bit */
 1954              		.loc 1 248 25 view .LVU529
 1955 0062 FFF7FEFF 		bl	fmc_bank1_ready_wait
 1956              	.LVL130:
 1957 0066 0346     		mov	r3, r0
 1958              	.LVL131:
 250:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         }
 1959              		.loc 1 250 13 is_stmt 1 view .LVU530
 250:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         }
 1960              		.loc 1 250 22 is_stmt 0 view .LVU531
 1961 0068 226D     		ldr	r2, [r4, #80]
 1962 006a 22F00402 		bic	r2, r2, #4
 1963 006e 2265     		str	r2, [r4, #80]
 1964 0070 05E0     		b	.L153
 1965              	.LVL132:
 1966              	.L151:
 253:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         if(FMC_READY == fmc_state){
 1967              		.loc 1 253 9 is_stmt 1 view .LVU532
 253:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         if(FMC_READY == fmc_state){
 1968              		.loc 1 253 21 is_stmt 0 view .LVU533
 1969 0072 4FF47020 		mov	r0, #983040
 1970 0076 FFF7FEFF 		bl	fmc_bank0_ready_wait
 1971              	.LVL133:
 254:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* start whole chip erase */
 1972              		.loc 1 254 9 is_stmt 1 view .LVU534
 254:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* start whole chip erase */
 1973              		.loc 1 254 11 is_stmt 0 view .LVU535
 1974 007a 0346     		mov	r3, r0
 1975 007c 08B1     		cbz	r0, .L155
 1976              	.LVL134:
 1977              	.L153:
 266:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 1978              		.loc 1 266 1 view .LVU536
 1979 007e 1846     		mov	r0, r3
 1980 0080 10BD     		pop	{r4, pc}
ARM GAS  /tmp/ccBhVTSt.s 			page 58


 1981              	.LVL135:
 1982              	.L155:
 256:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             FMC_CTL0 |= FMC_CTL0_START;    
 1983              		.loc 1 256 13 is_stmt 1 view .LVU537
 256:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             FMC_CTL0 |= FMC_CTL0_START;    
 1984              		.loc 1 256 22 is_stmt 0 view .LVU538
 1985 0082 0A4C     		ldr	r4, .L156+4
 1986 0084 2369     		ldr	r3, [r4, #16]
 1987 0086 43F00403 		orr	r3, r3, #4
 1988 008a 2361     		str	r3, [r4, #16]
 257:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* wait for the FMC ready */
 1989              		.loc 1 257 13 is_stmt 1 view .LVU539
 257:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* wait for the FMC ready */
 1990              		.loc 1 257 22 is_stmt 0 view .LVU540
 1991 008c 2369     		ldr	r3, [r4, #16]
 1992 008e 43F04003 		orr	r3, r3, #64
 1993 0092 2361     		str	r3, [r4, #16]
 259:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* reset the MER bit */
 1994              		.loc 1 259 13 is_stmt 1 view .LVU541
 259:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* reset the MER bit */
 1995              		.loc 1 259 25 is_stmt 0 view .LVU542
 1996 0094 4FF47020 		mov	r0, #983040
 1997              	.LVL136:
 259:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* reset the MER bit */
 1998              		.loc 1 259 25 view .LVU543
 1999 0098 FFF7FEFF 		bl	fmc_bank0_ready_wait
 2000              	.LVL137:
 2001 009c 0346     		mov	r3, r0
 2002              	.LVL138:
 261:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         }
 2003              		.loc 1 261 13 is_stmt 1 view .LVU544
 261:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         }
 2004              		.loc 1 261 22 is_stmt 0 view .LVU545
 2005 009e 2269     		ldr	r2, [r4, #16]
 2006 00a0 22F00402 		bic	r2, r2, #4
 2007 00a4 2261     		str	r2, [r4, #16]
 2008 00a6 EAE7     		b	.L153
 2009              	.L157:
 2010              		.align	2
 2011              	.L156:
 2012 00a8 00F7FF1F 		.word	536868608
 2013 00ac 00200240 		.word	1073881088
 2014              		.cfi_endproc
 2015              	.LFE124:
 2017              		.section	.text.fmc_bank1_erase,"ax",%progbits
 2018              		.align	1
 2019              		.global	fmc_bank1_erase
 2020              		.syntax unified
 2021              		.thumb
 2022              		.thumb_func
 2024              	fmc_bank1_erase:
 2025              	.LFB126:
 300:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     fmc_state_enum fmc_state = FMC_READY;
 2026              		.loc 1 300 1 is_stmt 1 view -0
 2027              		.cfi_startproc
 2028              		@ args = 0, pretend = 0, frame = 0
 2029              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /tmp/ccBhVTSt.s 			page 59


 2030 0000 10B5     		push	{r4, lr}
 2031              	.LCFI10:
 2032              		.cfi_def_cfa_offset 8
 2033              		.cfi_offset 4, -8
 2034              		.cfi_offset 14, -4
 301:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     /* wait for the FMC ready */
 2035              		.loc 1 301 5 view .LVU547
 2036              	.LVL139:
 303:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****   
 2037              		.loc 1 303 5 view .LVU548
 303:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****   
 2038              		.loc 1 303 17 is_stmt 0 view .LVU549
 2039 0002 4FF47020 		mov	r0, #983040
 2040 0006 FFF7FEFF 		bl	fmc_bank1_ready_wait
 2041              	.LVL140:
 305:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         /* start FMC bank1 erase */
 2042              		.loc 1 305 4 is_stmt 1 view .LVU550
 305:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         /* start FMC bank1 erase */
 2043              		.loc 1 305 6 is_stmt 0 view .LVU551
 2044 000a 00B1     		cbz	r0, .L161
 2045              	.L159:
 2046              	.LVL141:
 315:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** }
 2047              		.loc 1 315 5 is_stmt 1 view .LVU552
 316:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 2048              		.loc 1 316 1 is_stmt 0 view .LVU553
 2049 000c 10BD     		pop	{r4, pc}
 2050              	.LVL142:
 2051              	.L161:
 307:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         FMC_CTL1 |= FMC_CTL1_START;
 2052              		.loc 1 307 9 is_stmt 1 view .LVU554
 307:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         FMC_CTL1 |= FMC_CTL1_START;
 2053              		.loc 1 307 18 is_stmt 0 view .LVU555
 2054 000e 094C     		ldr	r4, .L162
 2055 0010 236D     		ldr	r3, [r4, #80]
 2056 0012 43F00403 		orr	r3, r3, #4
 2057 0016 2365     		str	r3, [r4, #80]
 308:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         /* wait for the FMC ready */
 2058              		.loc 1 308 9 is_stmt 1 view .LVU556
 308:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         /* wait for the FMC ready */
 2059              		.loc 1 308 18 is_stmt 0 view .LVU557
 2060 0018 236D     		ldr	r3, [r4, #80]
 2061 001a 43F04003 		orr	r3, r3, #64
 2062 001e 2365     		str	r3, [r4, #80]
 310:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         /* reset the MER bit */
 2063              		.loc 1 310 9 is_stmt 1 view .LVU558
 310:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         /* reset the MER bit */
 2064              		.loc 1 310 21 is_stmt 0 view .LVU559
 2065 0020 4FF47020 		mov	r0, #983040
 2066 0024 FFF7FEFF 		bl	fmc_bank1_ready_wait
 2067              	.LVL143:
 312:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     }
 2068              		.loc 1 312 9 is_stmt 1 view .LVU560
 312:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     }
 2069              		.loc 1 312 18 is_stmt 0 view .LVU561
 2070 0028 236D     		ldr	r3, [r4, #80]
 2071 002a 23F00403 		bic	r3, r3, #4
ARM GAS  /tmp/ccBhVTSt.s 			page 60


 2072 002e 2365     		str	r3, [r4, #80]
 2073 0030 ECE7     		b	.L159
 2074              	.L163:
 2075 0032 00BF     		.align	2
 2076              	.L162:
 2077 0034 00200240 		.word	1073881088
 2078              		.cfi_endproc
 2079              	.LFE126:
 2081              		.section	.text.fmc_word_program,"ax",%progbits
 2082              		.align	1
 2083              		.global	fmc_word_program
 2084              		.syntax unified
 2085              		.thumb
 2086              		.thumb_func
 2088              	fmc_word_program:
 2089              	.LVL144:
 2090              	.LFB127:
 326:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     fmc_state_enum fmc_state = FMC_READY;
 2091              		.loc 1 326 1 is_stmt 1 view -0
 2092              		.cfi_startproc
 2093              		@ args = 0, pretend = 0, frame = 0
 2094              		@ frame_needed = 0, uses_anonymous_args = 0
 326:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     fmc_state_enum fmc_state = FMC_READY;
 2095              		.loc 1 326 1 is_stmt 0 view .LVU563
 2096 0000 70B5     		push	{r4, r5, r6, lr}
 2097              	.LCFI11:
 2098              		.cfi_def_cfa_offset 16
 2099              		.cfi_offset 4, -16
 2100              		.cfi_offset 5, -12
 2101              		.cfi_offset 6, -8
 2102              		.cfi_offset 14, -4
 2103 0002 0546     		mov	r5, r0
 2104 0004 0C46     		mov	r4, r1
 327:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     if(FMC_BANK0_SIZE < FMC_SIZE){
 2105              		.loc 1 327 5 is_stmt 1 view .LVU564
 2106              	.LVL145:
 328:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         if(FMC_BANK0_END_ADDRESS > address){
 2107              		.loc 1 328 5 view .LVU565
 328:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         if(FMC_BANK0_END_ADDRESS > address){
 2108              		.loc 1 328 25 is_stmt 0 view .LVU566
 2109 0006 274B     		ldr	r3, .L170
 2110 0008 B3F8E030 		ldrh	r3, [r3, #224]
 328:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         if(FMC_BANK0_END_ADDRESS > address){
 2111              		.loc 1 328 7 view .LVU567
 2112 000c B3F5007F 		cmp	r3, #512
 2113 0010 31D9     		bls	.L165
 329:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             fmc_state = fmc_bank0_ready_wait(FMC_TIMEOUT_COUNT); 
 2114              		.loc 1 329 9 is_stmt 1 view .LVU568
 329:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             fmc_state = fmc_bank0_ready_wait(FMC_TIMEOUT_COUNT); 
 2115              		.loc 1 329 11 is_stmt 0 view .LVU569
 2116 0012 254B     		ldr	r3, .L170+4
 2117 0014 9842     		cmp	r0, r3
 2118 0016 17D2     		bcs	.L166
 330:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****   
 2119              		.loc 1 330 13 is_stmt 1 view .LVU570
 330:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****   
 2120              		.loc 1 330 25 is_stmt 0 view .LVU571
ARM GAS  /tmp/ccBhVTSt.s 			page 61


 2121 0018 4FF47020 		mov	r0, #983040
 2122              	.LVL146:
 330:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****   
 2123              		.loc 1 330 25 view .LVU572
 2124 001c FFF7FEFF 		bl	fmc_bank0_ready_wait
 2125              	.LVL147:
 332:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 /* set the PG bit to start program */
 2126              		.loc 1 332 13 is_stmt 1 view .LVU573
 332:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 /* set the PG bit to start program */
 2127              		.loc 1 332 15 is_stmt 0 view .LVU574
 2128 0020 0346     		mov	r3, r0
 2129 0022 08B1     		cbz	r0, .L169
 2130              	.LVL148:
 2131              	.L167:
 368:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** }
 2132              		.loc 1 368 5 is_stmt 1 view .LVU575
 369:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 2133              		.loc 1 369 1 is_stmt 0 view .LVU576
 2134 0024 1846     		mov	r0, r3
 2135 0026 70BD     		pop	{r4, r5, r6, pc}
 2136              	.LVL149:
 2137              	.L169:
 334:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 REG32(address) = data;
 2138              		.loc 1 334 17 is_stmt 1 view .LVU577
 334:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 REG32(address) = data;
 2139              		.loc 1 334 26 is_stmt 0 view .LVU578
 2140 0028 204E     		ldr	r6, .L170+8
 2141 002a 3369     		ldr	r3, [r6, #16]
 2142 002c 43F00103 		orr	r3, r3, #1
 2143 0030 3361     		str	r3, [r6, #16]
 335:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 /* wait for the FMC ready */
 2144              		.loc 1 335 17 is_stmt 1 view .LVU579
 335:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 /* wait for the FMC ready */
 2145              		.loc 1 335 32 is_stmt 0 view .LVU580
 2146 0032 2C60     		str	r4, [r5]
 337:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 /* reset the PG bit */
 2147              		.loc 1 337 17 is_stmt 1 view .LVU581
 337:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 /* reset the PG bit */
 2148              		.loc 1 337 29 is_stmt 0 view .LVU582
 2149 0034 4FF47020 		mov	r0, #983040
 2150              	.LVL150:
 337:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 /* reset the PG bit */
 2151              		.loc 1 337 29 view .LVU583
 2152 0038 FFF7FEFF 		bl	fmc_bank0_ready_wait
 2153              	.LVL151:
 2154 003c 0346     		mov	r3, r0
 2155              	.LVL152:
 339:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             }
 2156              		.loc 1 339 17 is_stmt 1 view .LVU584
 339:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             }
 2157              		.loc 1 339 26 is_stmt 0 view .LVU585
 2158 003e 3269     		ldr	r2, [r6, #16]
 2159 0040 22F00102 		bic	r2, r2, #1
 2160 0044 3261     		str	r2, [r6, #16]
 2161 0046 EDE7     		b	.L167
 2162              	.LVL153:
 2163              	.L166:
ARM GAS  /tmp/ccBhVTSt.s 			page 62


 342:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****   
 2164              		.loc 1 342 13 is_stmt 1 view .LVU586
 342:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****   
 2165              		.loc 1 342 25 is_stmt 0 view .LVU587
 2166 0048 4FF47020 		mov	r0, #983040
 2167              	.LVL154:
 342:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****   
 2168              		.loc 1 342 25 view .LVU588
 2169 004c FFF7FEFF 		bl	fmc_bank1_ready_wait
 2170              	.LVL155:
 344:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 /* set the PG bit to start program */
 2171              		.loc 1 344 13 is_stmt 1 view .LVU589
 344:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 /* set the PG bit to start program */
 2172              		.loc 1 344 15 is_stmt 0 view .LVU590
 2173 0050 0346     		mov	r3, r0
 2174 0052 0028     		cmp	r0, #0
 2175 0054 E6D1     		bne	.L167
 346:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 REG32(address) = data;
 2176              		.loc 1 346 17 is_stmt 1 view .LVU591
 346:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 REG32(address) = data;
 2177              		.loc 1 346 26 is_stmt 0 view .LVU592
 2178 0056 154E     		ldr	r6, .L170+8
 2179 0058 336D     		ldr	r3, [r6, #80]
 2180 005a 43F00103 		orr	r3, r3, #1
 2181 005e 3365     		str	r3, [r6, #80]
 347:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 /* wait for the FMC ready */
 2182              		.loc 1 347 17 is_stmt 1 view .LVU593
 347:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 /* wait for the FMC ready */
 2183              		.loc 1 347 32 is_stmt 0 view .LVU594
 2184 0060 2C60     		str	r4, [r5]
 349:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 /* reset the PG bit */
 2185              		.loc 1 349 17 is_stmt 1 view .LVU595
 349:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 /* reset the PG bit */
 2186              		.loc 1 349 29 is_stmt 0 view .LVU596
 2187 0062 4FF47020 		mov	r0, #983040
 2188              	.LVL156:
 349:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 /* reset the PG bit */
 2189              		.loc 1 349 29 view .LVU597
 2190 0066 FFF7FEFF 		bl	fmc_bank1_ready_wait
 2191              	.LVL157:
 2192 006a 0346     		mov	r3, r0
 2193              	.LVL158:
 351:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             }
 2194              		.loc 1 351 17 is_stmt 1 view .LVU598
 351:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             }
 2195              		.loc 1 351 26 is_stmt 0 view .LVU599
 2196 006c 326D     		ldr	r2, [r6, #80]
 2197 006e 22F00102 		bic	r2, r2, #1
 2198 0072 3265     		str	r2, [r6, #80]
 2199 0074 D6E7     		b	.L167
 2200              	.LVL159:
 2201              	.L165:
 355:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****   
 2202              		.loc 1 355 9 is_stmt 1 view .LVU600
 355:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****   
 2203              		.loc 1 355 21 is_stmt 0 view .LVU601
 2204 0076 4FF47020 		mov	r0, #983040
ARM GAS  /tmp/ccBhVTSt.s 			page 63


 2205              	.LVL160:
 355:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****   
 2206              		.loc 1 355 21 view .LVU602
 2207 007a FFF7FEFF 		bl	fmc_bank0_ready_wait
 2208              	.LVL161:
 357:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* set the PG bit to start program */
 2209              		.loc 1 357 9 is_stmt 1 view .LVU603
 357:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* set the PG bit to start program */
 2210              		.loc 1 357 11 is_stmt 0 view .LVU604
 2211 007e 0346     		mov	r3, r0
 2212 0080 0028     		cmp	r0, #0
 2213 0082 CFD1     		bne	.L167
 359:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             REG32(address) = data;
 2214              		.loc 1 359 13 is_stmt 1 view .LVU605
 359:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             REG32(address) = data;
 2215              		.loc 1 359 22 is_stmt 0 view .LVU606
 2216 0084 094E     		ldr	r6, .L170+8
 2217 0086 3369     		ldr	r3, [r6, #16]
 2218 0088 43F00103 		orr	r3, r3, #1
 2219 008c 3361     		str	r3, [r6, #16]
 360:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* wait for the FMC ready */
 2220              		.loc 1 360 13 is_stmt 1 view .LVU607
 360:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* wait for the FMC ready */
 2221              		.loc 1 360 28 is_stmt 0 view .LVU608
 2222 008e 2C60     		str	r4, [r5]
 362:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* reset the PG bit */
 2223              		.loc 1 362 13 is_stmt 1 view .LVU609
 362:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* reset the PG bit */
 2224              		.loc 1 362 25 is_stmt 0 view .LVU610
 2225 0090 4FF47020 		mov	r0, #983040
 2226              	.LVL162:
 362:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* reset the PG bit */
 2227              		.loc 1 362 25 view .LVU611
 2228 0094 FFF7FEFF 		bl	fmc_bank0_ready_wait
 2229              	.LVL163:
 2230 0098 0346     		mov	r3, r0
 2231              	.LVL164:
 364:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         } 
 2232              		.loc 1 364 13 is_stmt 1 view .LVU612
 364:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         } 
 2233              		.loc 1 364 22 is_stmt 0 view .LVU613
 2234 009a 3269     		ldr	r2, [r6, #16]
 2235 009c 22F00102 		bic	r2, r2, #1
 2236 00a0 3261     		str	r2, [r6, #16]
 2237 00a2 BFE7     		b	.L167
 2238              	.L171:
 2239              		.align	2
 2240              	.L170:
 2241 00a4 00F7FF1F 		.word	536868608
 2242 00a8 FFFF0708 		.word	134742015
 2243 00ac 00200240 		.word	1073881088
 2244              		.cfi_endproc
 2245              	.LFE127:
 2247              		.section	.text.fmc_halfword_program,"ax",%progbits
 2248              		.align	1
 2249              		.global	fmc_halfword_program
 2250              		.syntax unified
ARM GAS  /tmp/ccBhVTSt.s 			page 64


 2251              		.thumb
 2252              		.thumb_func
 2254              	fmc_halfword_program:
 2255              	.LVL165:
 2256              	.LFB128:
 379:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     fmc_state_enum fmc_state = FMC_READY;
 2257              		.loc 1 379 1 is_stmt 1 view -0
 2258              		.cfi_startproc
 2259              		@ args = 0, pretend = 0, frame = 0
 2260              		@ frame_needed = 0, uses_anonymous_args = 0
 379:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     fmc_state_enum fmc_state = FMC_READY;
 2261              		.loc 1 379 1 is_stmt 0 view .LVU615
 2262 0000 70B5     		push	{r4, r5, r6, lr}
 2263              	.LCFI12:
 2264              		.cfi_def_cfa_offset 16
 2265              		.cfi_offset 4, -16
 2266              		.cfi_offset 5, -12
 2267              		.cfi_offset 6, -8
 2268              		.cfi_offset 14, -4
 2269 0002 0546     		mov	r5, r0
 2270 0004 0C46     		mov	r4, r1
 380:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     if(FMC_BANK0_SIZE < FMC_SIZE){
 2271              		.loc 1 380 5 is_stmt 1 view .LVU616
 2272              	.LVL166:
 381:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         if(FMC_BANK0_END_ADDRESS > address){
 2273              		.loc 1 381 5 view .LVU617
 381:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         if(FMC_BANK0_END_ADDRESS > address){
 2274              		.loc 1 381 25 is_stmt 0 view .LVU618
 2275 0006 274B     		ldr	r3, .L178
 2276 0008 B3F8E030 		ldrh	r3, [r3, #224]
 381:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         if(FMC_BANK0_END_ADDRESS > address){
 2277              		.loc 1 381 7 view .LVU619
 2278 000c B3F5007F 		cmp	r3, #512
 2279 0010 31D9     		bls	.L173
 382:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             fmc_state = fmc_bank0_ready_wait(FMC_TIMEOUT_COUNT); 
 2280              		.loc 1 382 9 is_stmt 1 view .LVU620
 382:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             fmc_state = fmc_bank0_ready_wait(FMC_TIMEOUT_COUNT); 
 2281              		.loc 1 382 11 is_stmt 0 view .LVU621
 2282 0012 254B     		ldr	r3, .L178+4
 2283 0014 9842     		cmp	r0, r3
 2284 0016 17D2     		bcs	.L174
 383:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****   
 2285              		.loc 1 383 13 is_stmt 1 view .LVU622
 383:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****   
 2286              		.loc 1 383 25 is_stmt 0 view .LVU623
 2287 0018 4FF47020 		mov	r0, #983040
 2288              	.LVL167:
 383:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****   
 2289              		.loc 1 383 25 view .LVU624
 2290 001c FFF7FEFF 		bl	fmc_bank0_ready_wait
 2291              	.LVL168:
 385:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 /* set the PG bit to start program */
 2292              		.loc 1 385 13 is_stmt 1 view .LVU625
 385:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 /* set the PG bit to start program */
 2293              		.loc 1 385 15 is_stmt 0 view .LVU626
 2294 0020 0346     		mov	r3, r0
 2295 0022 08B1     		cbz	r0, .L177
ARM GAS  /tmp/ccBhVTSt.s 			page 65


 2296              	.LVL169:
 2297              	.L175:
 421:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** }
 2298              		.loc 1 421 5 is_stmt 1 view .LVU627
 422:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 2299              		.loc 1 422 1 is_stmt 0 view .LVU628
 2300 0024 1846     		mov	r0, r3
 2301 0026 70BD     		pop	{r4, r5, r6, pc}
 2302              	.LVL170:
 2303              	.L177:
 387:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 REG16(address) = data;
 2304              		.loc 1 387 17 is_stmt 1 view .LVU629
 387:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 REG16(address) = data;
 2305              		.loc 1 387 26 is_stmt 0 view .LVU630
 2306 0028 204E     		ldr	r6, .L178+8
 2307 002a 3369     		ldr	r3, [r6, #16]
 2308 002c 43F00103 		orr	r3, r3, #1
 2309 0030 3361     		str	r3, [r6, #16]
 388:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 /* wait for the FMC ready */
 2310              		.loc 1 388 17 is_stmt 1 view .LVU631
 388:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 /* wait for the FMC ready */
 2311              		.loc 1 388 32 is_stmt 0 view .LVU632
 2312 0032 2C80     		strh	r4, [r5]	@ movhi
 390:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 /* reset the PG bit */
 2313              		.loc 1 390 17 is_stmt 1 view .LVU633
 390:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 /* reset the PG bit */
 2314              		.loc 1 390 29 is_stmt 0 view .LVU634
 2315 0034 4FF47020 		mov	r0, #983040
 2316              	.LVL171:
 390:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 /* reset the PG bit */
 2317              		.loc 1 390 29 view .LVU635
 2318 0038 FFF7FEFF 		bl	fmc_bank0_ready_wait
 2319              	.LVL172:
 2320 003c 0346     		mov	r3, r0
 2321              	.LVL173:
 392:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             }
 2322              		.loc 1 392 17 is_stmt 1 view .LVU636
 392:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             }
 2323              		.loc 1 392 26 is_stmt 0 view .LVU637
 2324 003e 3269     		ldr	r2, [r6, #16]
 2325 0040 22F00102 		bic	r2, r2, #1
 2326 0044 3261     		str	r2, [r6, #16]
 2327 0046 EDE7     		b	.L175
 2328              	.LVL174:
 2329              	.L174:
 395:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****   
 2330              		.loc 1 395 13 is_stmt 1 view .LVU638
 395:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****   
 2331              		.loc 1 395 25 is_stmt 0 view .LVU639
 2332 0048 4FF47020 		mov	r0, #983040
 2333              	.LVL175:
 395:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****   
 2334              		.loc 1 395 25 view .LVU640
 2335 004c FFF7FEFF 		bl	fmc_bank1_ready_wait
 2336              	.LVL176:
 397:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 /* set the PG bit to start program */
 2337              		.loc 1 397 13 is_stmt 1 view .LVU641
ARM GAS  /tmp/ccBhVTSt.s 			page 66


 397:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 /* set the PG bit to start program */
 2338              		.loc 1 397 15 is_stmt 0 view .LVU642
 2339 0050 0346     		mov	r3, r0
 2340 0052 0028     		cmp	r0, #0
 2341 0054 E6D1     		bne	.L175
 399:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 REG16(address) = data;
 2342              		.loc 1 399 17 is_stmt 1 view .LVU643
 399:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 REG16(address) = data;
 2343              		.loc 1 399 26 is_stmt 0 view .LVU644
 2344 0056 154E     		ldr	r6, .L178+8
 2345 0058 336D     		ldr	r3, [r6, #80]
 2346 005a 43F00103 		orr	r3, r3, #1
 2347 005e 3365     		str	r3, [r6, #80]
 400:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 /* wait for the FMC ready */
 2348              		.loc 1 400 17 is_stmt 1 view .LVU645
 400:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 /* wait for the FMC ready */
 2349              		.loc 1 400 32 is_stmt 0 view .LVU646
 2350 0060 2C80     		strh	r4, [r5]	@ movhi
 402:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 /* reset the PG bit */
 2351              		.loc 1 402 17 is_stmt 1 view .LVU647
 402:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 /* reset the PG bit */
 2352              		.loc 1 402 29 is_stmt 0 view .LVU648
 2353 0062 4FF47020 		mov	r0, #983040
 2354              	.LVL177:
 402:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 /* reset the PG bit */
 2355              		.loc 1 402 29 view .LVU649
 2356 0066 FFF7FEFF 		bl	fmc_bank1_ready_wait
 2357              	.LVL178:
 2358 006a 0346     		mov	r3, r0
 2359              	.LVL179:
 404:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             }
 2360              		.loc 1 404 17 is_stmt 1 view .LVU650
 404:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             }
 2361              		.loc 1 404 26 is_stmt 0 view .LVU651
 2362 006c 326D     		ldr	r2, [r6, #80]
 2363 006e 22F00102 		bic	r2, r2, #1
 2364 0072 3265     		str	r2, [r6, #80]
 2365 0074 D6E7     		b	.L175
 2366              	.LVL180:
 2367              	.L173:
 408:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****   
 2368              		.loc 1 408 9 is_stmt 1 view .LVU652
 408:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****   
 2369              		.loc 1 408 21 is_stmt 0 view .LVU653
 2370 0076 4FF47020 		mov	r0, #983040
 2371              	.LVL181:
 408:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****   
 2372              		.loc 1 408 21 view .LVU654
 2373 007a FFF7FEFF 		bl	fmc_bank0_ready_wait
 2374              	.LVL182:
 410:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* set the PG bit to start program */
 2375              		.loc 1 410 9 is_stmt 1 view .LVU655
 410:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* set the PG bit to start program */
 2376              		.loc 1 410 11 is_stmt 0 view .LVU656
 2377 007e 0346     		mov	r3, r0
 2378 0080 0028     		cmp	r0, #0
 2379 0082 CFD1     		bne	.L175
ARM GAS  /tmp/ccBhVTSt.s 			page 67


 412:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             REG16(address) = data;
 2380              		.loc 1 412 13 is_stmt 1 view .LVU657
 412:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             REG16(address) = data;
 2381              		.loc 1 412 22 is_stmt 0 view .LVU658
 2382 0084 094E     		ldr	r6, .L178+8
 2383 0086 3369     		ldr	r3, [r6, #16]
 2384 0088 43F00103 		orr	r3, r3, #1
 2385 008c 3361     		str	r3, [r6, #16]
 413:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* wait for the FMC ready */
 2386              		.loc 1 413 13 is_stmt 1 view .LVU659
 413:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* wait for the FMC ready */
 2387              		.loc 1 413 28 is_stmt 0 view .LVU660
 2388 008e 2C80     		strh	r4, [r5]	@ movhi
 415:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* reset the PG bit */
 2389              		.loc 1 415 13 is_stmt 1 view .LVU661
 415:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* reset the PG bit */
 2390              		.loc 1 415 25 is_stmt 0 view .LVU662
 2391 0090 4FF47020 		mov	r0, #983040
 2392              	.LVL183:
 415:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* reset the PG bit */
 2393              		.loc 1 415 25 view .LVU663
 2394 0094 FFF7FEFF 		bl	fmc_bank0_ready_wait
 2395              	.LVL184:
 2396 0098 0346     		mov	r3, r0
 2397              	.LVL185:
 417:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         } 
 2398              		.loc 1 417 13 is_stmt 1 view .LVU664
 417:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         } 
 2399              		.loc 1 417 22 is_stmt 0 view .LVU665
 2400 009a 3269     		ldr	r2, [r6, #16]
 2401 009c 22F00102 		bic	r2, r2, #1
 2402 00a0 3261     		str	r2, [r6, #16]
 2403 00a2 BFE7     		b	.L175
 2404              	.L179:
 2405              		.align	2
 2406              	.L178:
 2407 00a4 00F7FF1F 		.word	536868608
 2408 00a8 FFFF0708 		.word	134742015
 2409 00ac 00200240 		.word	1073881088
 2410              		.cfi_endproc
 2411              	.LFE128:
 2413              		.section	.text.fmc_word_reprogram,"ax",%progbits
 2414              		.align	1
 2415              		.global	fmc_word_reprogram
 2416              		.syntax unified
 2417              		.thumb
 2418              		.thumb_func
 2420              	fmc_word_reprogram:
 2421              	.LVL186:
 2422              	.LFB129:
 432:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     fmc_state_enum fmc_state = FMC_READY;
 2423              		.loc 1 432 1 is_stmt 1 view -0
 2424              		.cfi_startproc
 2425              		@ args = 0, pretend = 0, frame = 0
 2426              		@ frame_needed = 0, uses_anonymous_args = 0
 432:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     fmc_state_enum fmc_state = FMC_READY;
 2427              		.loc 1 432 1 is_stmt 0 view .LVU667
ARM GAS  /tmp/ccBhVTSt.s 			page 68


 2428 0000 70B5     		push	{r4, r5, r6, lr}
 2429              	.LCFI13:
 2430              		.cfi_def_cfa_offset 16
 2431              		.cfi_offset 4, -16
 2432              		.cfi_offset 5, -12
 2433              		.cfi_offset 6, -8
 2434              		.cfi_offset 14, -4
 2435 0002 0546     		mov	r5, r0
 2436 0004 0C46     		mov	r4, r1
 433:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     if(FMC_BANK0_SIZE < FMC_SIZE){
 2437              		.loc 1 433 5 is_stmt 1 view .LVU668
 2438              	.LVL187:
 434:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         if(FMC_BANK0_END_ADDRESS > address){
 2439              		.loc 1 434 5 view .LVU669
 434:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         if(FMC_BANK0_END_ADDRESS > address){
 2440              		.loc 1 434 25 is_stmt 0 view .LVU670
 2441 0006 324B     		ldr	r3, .L186
 2442 0008 B3F8E030 		ldrh	r3, [r3, #224]
 434:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         if(FMC_BANK0_END_ADDRESS > address){
 2443              		.loc 1 434 7 view .LVU671
 2444 000c B3F5007F 		cmp	r3, #512
 2445 0010 3FD9     		bls	.L181
 435:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             fmc_state = fmc_bank0_ready_wait(FMC_TIMEOUT_COUNT); 
 2446              		.loc 1 435 9 is_stmt 1 view .LVU672
 435:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             fmc_state = fmc_bank0_ready_wait(FMC_TIMEOUT_COUNT); 
 2447              		.loc 1 435 11 is_stmt 0 view .LVU673
 2448 0012 304B     		ldr	r3, .L186+4
 2449 0014 9842     		cmp	r0, r3
 2450 0016 1ED2     		bcs	.L182
 436:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             FMC_WSEN |= FMC_WSEN_BPEN;
 2451              		.loc 1 436 13 is_stmt 1 view .LVU674
 436:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             FMC_WSEN |= FMC_WSEN_BPEN;
 2452              		.loc 1 436 25 is_stmt 0 view .LVU675
 2453 0018 4FF47020 		mov	r0, #983040
 2454              	.LVL188:
 436:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             FMC_WSEN |= FMC_WSEN_BPEN;
 2455              		.loc 1 436 25 view .LVU676
 2456 001c FFF7FEFF 		bl	fmc_bank0_ready_wait
 2457              	.LVL189:
 437:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             if(FMC_READY == fmc_state){
 2458              		.loc 1 437 13 is_stmt 1 view .LVU677
 437:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             if(FMC_READY == fmc_state){
 2459              		.loc 1 437 22 is_stmt 0 view .LVU678
 2460 0020 2D4A     		ldr	r2, .L186+8
 2461 0022 D2F8FC30 		ldr	r3, [r2, #252]
 2462 0026 43F00203 		orr	r3, r3, #2
 2463 002a C2F8FC30 		str	r3, [r2, #252]
 438:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 /* set the PG bit to start program */
 2464              		.loc 1 438 13 is_stmt 1 view .LVU679
 438:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 /* set the PG bit to start program */
 2465              		.loc 1 438 15 is_stmt 0 view .LVU680
 2466 002e 0346     		mov	r3, r0
 2467 0030 08B1     		cbz	r0, .L185
 2468              	.LVL190:
 2469              	.L183:
 474:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** }
 2470              		.loc 1 474 5 is_stmt 1 view .LVU681
ARM GAS  /tmp/ccBhVTSt.s 			page 69


 475:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 2471              		.loc 1 475 1 is_stmt 0 view .LVU682
 2472 0032 1846     		mov	r0, r3
 2473 0034 70BD     		pop	{r4, r5, r6, pc}
 2474              	.LVL191:
 2475              	.L185:
 440:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 REG32(address) = data;
 2476              		.loc 1 440 17 is_stmt 1 view .LVU683
 440:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 REG32(address) = data;
 2477              		.loc 1 440 26 is_stmt 0 view .LVU684
 2478 0036 1646     		mov	r6, r2
 2479 0038 1369     		ldr	r3, [r2, #16]
 2480 003a 43F00103 		orr	r3, r3, #1
 2481 003e 1361     		str	r3, [r2, #16]
 441:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 /* wait for the FMC ready */
 2482              		.loc 1 441 17 is_stmt 1 view .LVU685
 441:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 /* wait for the FMC ready */
 2483              		.loc 1 441 32 is_stmt 0 view .LVU686
 2484 0040 2C60     		str	r4, [r5]
 443:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 /* reset the PG bit */
 2485              		.loc 1 443 17 is_stmt 1 view .LVU687
 443:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 /* reset the PG bit */
 2486              		.loc 1 443 29 is_stmt 0 view .LVU688
 2487 0042 4FF47020 		mov	r0, #983040
 2488              	.LVL192:
 443:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 /* reset the PG bit */
 2489              		.loc 1 443 29 view .LVU689
 2490 0046 FFF7FEFF 		bl	fmc_bank0_ready_wait
 2491              	.LVL193:
 2492 004a 0346     		mov	r3, r0
 2493              	.LVL194:
 445:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             }
 2494              		.loc 1 445 17 is_stmt 1 view .LVU690
 445:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             }
 2495              		.loc 1 445 26 is_stmt 0 view .LVU691
 2496 004c 3269     		ldr	r2, [r6, #16]
 2497 004e 22F00102 		bic	r2, r2, #1
 2498 0052 3261     		str	r2, [r6, #16]
 2499 0054 EDE7     		b	.L183
 2500              	.LVL195:
 2501              	.L182:
 448:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             FMC_WSEN |= FMC_WSEN_BPEN;
 2502              		.loc 1 448 13 is_stmt 1 view .LVU692
 448:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             FMC_WSEN |= FMC_WSEN_BPEN;
 2503              		.loc 1 448 25 is_stmt 0 view .LVU693
 2504 0056 4FF47020 		mov	r0, #983040
 2505              	.LVL196:
 448:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             FMC_WSEN |= FMC_WSEN_BPEN;
 2506              		.loc 1 448 25 view .LVU694
 2507 005a FFF7FEFF 		bl	fmc_bank1_ready_wait
 2508              	.LVL197:
 449:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             if(FMC_READY == fmc_state){
 2509              		.loc 1 449 13 is_stmt 1 view .LVU695
 449:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             if(FMC_READY == fmc_state){
 2510              		.loc 1 449 22 is_stmt 0 view .LVU696
 2511 005e 1E4A     		ldr	r2, .L186+8
 2512 0060 D2F8FC30 		ldr	r3, [r2, #252]
ARM GAS  /tmp/ccBhVTSt.s 			page 70


 2513 0064 43F00203 		orr	r3, r3, #2
 2514 0068 C2F8FC30 		str	r3, [r2, #252]
 450:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 /* set the PG bit to start program */
 2515              		.loc 1 450 13 is_stmt 1 view .LVU697
 450:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 /* set the PG bit to start program */
 2516              		.loc 1 450 15 is_stmt 0 view .LVU698
 2517 006c 0346     		mov	r3, r0
 2518 006e 0028     		cmp	r0, #0
 2519 0070 DFD1     		bne	.L183
 452:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 REG32(address) = data;
 2520              		.loc 1 452 17 is_stmt 1 view .LVU699
 452:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 REG32(address) = data;
 2521              		.loc 1 452 26 is_stmt 0 view .LVU700
 2522 0072 1646     		mov	r6, r2
 2523 0074 136D     		ldr	r3, [r2, #80]
 2524 0076 43F00103 		orr	r3, r3, #1
 2525 007a 1365     		str	r3, [r2, #80]
 453:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 /* wait for the FMC ready */
 2526              		.loc 1 453 17 is_stmt 1 view .LVU701
 453:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 /* wait for the FMC ready */
 2527              		.loc 1 453 32 is_stmt 0 view .LVU702
 2528 007c 2C60     		str	r4, [r5]
 455:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 /* reset the PG bit */
 2529              		.loc 1 455 17 is_stmt 1 view .LVU703
 455:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 /* reset the PG bit */
 2530              		.loc 1 455 29 is_stmt 0 view .LVU704
 2531 007e 4FF47020 		mov	r0, #983040
 2532              	.LVL198:
 455:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 /* reset the PG bit */
 2533              		.loc 1 455 29 view .LVU705
 2534 0082 FFF7FEFF 		bl	fmc_bank1_ready_wait
 2535              	.LVL199:
 2536 0086 0346     		mov	r3, r0
 2537              	.LVL200:
 457:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             }
 2538              		.loc 1 457 17 is_stmt 1 view .LVU706
 457:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             }
 2539              		.loc 1 457 26 is_stmt 0 view .LVU707
 2540 0088 326D     		ldr	r2, [r6, #80]
 2541 008a 22F00102 		bic	r2, r2, #1
 2542 008e 3265     		str	r2, [r6, #80]
 2543 0090 CFE7     		b	.L183
 2544              	.LVL201:
 2545              	.L181:
 461:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         FMC_WSEN |= FMC_WSEN_BPEN;
 2546              		.loc 1 461 9 is_stmt 1 view .LVU708
 461:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         FMC_WSEN |= FMC_WSEN_BPEN;
 2547              		.loc 1 461 21 is_stmt 0 view .LVU709
 2548 0092 4FF47020 		mov	r0, #983040
 2549              	.LVL202:
 461:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         FMC_WSEN |= FMC_WSEN_BPEN;
 2550              		.loc 1 461 21 view .LVU710
 2551 0096 FFF7FEFF 		bl	fmc_bank0_ready_wait
 2552              	.LVL203:
 462:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         if(FMC_READY == fmc_state){
 2553              		.loc 1 462 9 is_stmt 1 view .LVU711
 462:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         if(FMC_READY == fmc_state){
ARM GAS  /tmp/ccBhVTSt.s 			page 71


 2554              		.loc 1 462 18 is_stmt 0 view .LVU712
 2555 009a 0F4A     		ldr	r2, .L186+8
 2556 009c D2F8FC30 		ldr	r3, [r2, #252]
 2557 00a0 43F00203 		orr	r3, r3, #2
 2558 00a4 C2F8FC30 		str	r3, [r2, #252]
 463:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* set the PG bit to start program */
 2559              		.loc 1 463 9 is_stmt 1 view .LVU713
 463:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* set the PG bit to start program */
 2560              		.loc 1 463 11 is_stmt 0 view .LVU714
 2561 00a8 0346     		mov	r3, r0
 2562 00aa 0028     		cmp	r0, #0
 2563 00ac C1D1     		bne	.L183
 465:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             REG32(address) = data;
 2564              		.loc 1 465 13 is_stmt 1 view .LVU715
 465:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             REG32(address) = data;
 2565              		.loc 1 465 22 is_stmt 0 view .LVU716
 2566 00ae 1646     		mov	r6, r2
 2567 00b0 1369     		ldr	r3, [r2, #16]
 2568 00b2 43F00103 		orr	r3, r3, #1
 2569 00b6 1361     		str	r3, [r2, #16]
 466:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* wait for the FMC ready */
 2570              		.loc 1 466 13 is_stmt 1 view .LVU717
 466:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* wait for the FMC ready */
 2571              		.loc 1 466 28 is_stmt 0 view .LVU718
 2572 00b8 2C60     		str	r4, [r5]
 468:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* reset the PG bit */
 2573              		.loc 1 468 13 is_stmt 1 view .LVU719
 468:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* reset the PG bit */
 2574              		.loc 1 468 25 is_stmt 0 view .LVU720
 2575 00ba 4FF47020 		mov	r0, #983040
 2576              	.LVL204:
 468:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* reset the PG bit */
 2577              		.loc 1 468 25 view .LVU721
 2578 00be FFF7FEFF 		bl	fmc_bank0_ready_wait
 2579              	.LVL205:
 2580 00c2 0346     		mov	r3, r0
 2581              	.LVL206:
 470:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         } 
 2582              		.loc 1 470 13 is_stmt 1 view .LVU722
 470:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         } 
 2583              		.loc 1 470 22 is_stmt 0 view .LVU723
 2584 00c4 3269     		ldr	r2, [r6, #16]
 2585 00c6 22F00102 		bic	r2, r2, #1
 2586 00ca 3261     		str	r2, [r6, #16]
 2587 00cc B1E7     		b	.L183
 2588              	.L187:
 2589 00ce 00BF     		.align	2
 2590              	.L186:
 2591 00d0 00F7FF1F 		.word	536868608
 2592 00d4 FFFF0708 		.word	134742015
 2593 00d8 00200240 		.word	1073881088
 2594              		.cfi_endproc
 2595              	.LFE129:
 2597              		.text
 2598              	.Letext0:
 2599              		.file 2 "/home/arashamf/soft/ARM_toolchains/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/m
 2600              		.file 3 "/home/arashamf/soft/ARM_toolchains/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/s
ARM GAS  /tmp/ccBhVTSt.s 			page 72


 2601              		.file 4 "Drivers/CMSIS/GD/GD32F30x/Include/gd32f30x.h"
 2602              		.file 5 "Drivers/GD32F30x_standard_peripheral/Include/gd32f30x_fmc.h"
ARM GAS  /tmp/ccBhVTSt.s 			page 73


DEFINED SYMBOLS
                            *ABS*:0000000000000000 gd32f30x_fmc.c
     /tmp/ccBhVTSt.s:18     .text.fmc_wscnt_set:0000000000000000 $t
     /tmp/ccBhVTSt.s:24     .text.fmc_wscnt_set:0000000000000000 fmc_wscnt_set
     /tmp/ccBhVTSt.s:54     .text.fmc_wscnt_set:0000000000000010 $d
     /tmp/ccBhVTSt.s:59     .text.fmc_unlock:0000000000000000 $t
     /tmp/ccBhVTSt.s:65     .text.fmc_unlock:0000000000000000 fmc_unlock
     /tmp/ccBhVTSt.s:118    .text.fmc_unlock:000000000000003c $d
     /tmp/ccBhVTSt.s:125    .text.fmc_bank0_unlock:0000000000000000 $t
     /tmp/ccBhVTSt.s:131    .text.fmc_bank0_unlock:0000000000000000 fmc_bank0_unlock
     /tmp/ccBhVTSt.s:160    .text.fmc_bank0_unlock:0000000000000018 $d
     /tmp/ccBhVTSt.s:166    .text.fmc_bank1_unlock:0000000000000000 $t
     /tmp/ccBhVTSt.s:172    .text.fmc_bank1_unlock:0000000000000000 fmc_bank1_unlock
     /tmp/ccBhVTSt.s:201    .text.fmc_bank1_unlock:0000000000000018 $d
     /tmp/ccBhVTSt.s:207    .text.fmc_lock:0000000000000000 $t
     /tmp/ccBhVTSt.s:213    .text.fmc_lock:0000000000000000 fmc_lock
     /tmp/ccBhVTSt.s:244    .text.fmc_lock:0000000000000020 $d
     /tmp/ccBhVTSt.s:250    .text.fmc_bank0_lock:0000000000000000 $t
     /tmp/ccBhVTSt.s:256    .text.fmc_bank0_lock:0000000000000000 fmc_bank0_lock
     /tmp/ccBhVTSt.s:274    .text.fmc_bank0_lock:000000000000000c $d
     /tmp/ccBhVTSt.s:279    .text.fmc_bank1_lock:0000000000000000 $t
     /tmp/ccBhVTSt.s:285    .text.fmc_bank1_lock:0000000000000000 fmc_bank1_lock
     /tmp/ccBhVTSt.s:303    .text.fmc_bank1_lock:000000000000000c $d
     /tmp/ccBhVTSt.s:308    .text.ob_unlock:0000000000000000 $t
     /tmp/ccBhVTSt.s:314    .text.ob_unlock:0000000000000000 ob_unlock
     /tmp/ccBhVTSt.s:343    .text.ob_unlock:0000000000000018 $d
     /tmp/ccBhVTSt.s:349    .text.ob_lock:0000000000000000 $t
     /tmp/ccBhVTSt.s:355    .text.ob_lock:0000000000000000 ob_lock
     /tmp/ccBhVTSt.s:373    .text.ob_lock:000000000000000c $d
     /tmp/ccBhVTSt.s:378    .text.ob_user_get:0000000000000000 $t
     /tmp/ccBhVTSt.s:384    .text.ob_user_get:0000000000000000 ob_user_get
     /tmp/ccBhVTSt.s:401    .text.ob_user_get:000000000000000c $d
     /tmp/ccBhVTSt.s:406    .text.ob_data_get:0000000000000000 $t
     /tmp/ccBhVTSt.s:412    .text.ob_data_get:0000000000000000 ob_data_get
     /tmp/ccBhVTSt.s:429    .text.ob_data_get:000000000000000c $d
     /tmp/ccBhVTSt.s:434    .text.ob_write_protection_get:0000000000000000 $t
     /tmp/ccBhVTSt.s:440    .text.ob_write_protection_get:0000000000000000 ob_write_protection_get
     /tmp/ccBhVTSt.s:456    .text.ob_write_protection_get:0000000000000008 $d
     /tmp/ccBhVTSt.s:461    .text.ob_spc_get:0000000000000000 $t
     /tmp/ccBhVTSt.s:467    .text.ob_spc_get:0000000000000000 ob_spc_get
     /tmp/ccBhVTSt.s:496    .text.ob_spc_get:0000000000000014 $d
     /tmp/ccBhVTSt.s:501    .text.fmc_interrupt_enable:0000000000000000 $t
     /tmp/ccBhVTSt.s:507    .text.fmc_interrupt_enable:0000000000000000 fmc_interrupt_enable
     /tmp/ccBhVTSt.s:536    .text.fmc_interrupt_disable:0000000000000000 $t
     /tmp/ccBhVTSt.s:542    .text.fmc_interrupt_disable:0000000000000000 fmc_interrupt_disable
     /tmp/ccBhVTSt.s:571    .text.fmc_flag_get:0000000000000000 $t
     /tmp/ccBhVTSt.s:577    .text.fmc_flag_get:0000000000000000 fmc_flag_get
     /tmp/ccBhVTSt.s:611    .text.fmc_flag_clear:0000000000000000 $t
     /tmp/ccBhVTSt.s:617    .text.fmc_flag_clear:0000000000000000 fmc_flag_clear
     /tmp/ccBhVTSt.s:646    .text.fmc_interrupt_flag_get:0000000000000000 $t
     /tmp/ccBhVTSt.s:652    .text.fmc_interrupt_flag_get:0000000000000000 fmc_interrupt_flag_get
     /tmp/ccBhVTSt.s:751    .text.fmc_interrupt_flag_get:0000000000000068 $d
     /tmp/ccBhVTSt.s:756    .text.fmc_interrupt_flag_clear:0000000000000000 $t
     /tmp/ccBhVTSt.s:762    .text.fmc_interrupt_flag_clear:0000000000000000 fmc_interrupt_flag_clear
     /tmp/ccBhVTSt.s:791    .text.fmc_bank0_state_get:0000000000000000 $t
     /tmp/ccBhVTSt.s:797    .text.fmc_bank0_state_get:0000000000000000 fmc_bank0_state_get
     /tmp/ccBhVTSt.s:848    .text.fmc_bank0_state_get:0000000000000030 $d
ARM GAS  /tmp/ccBhVTSt.s 			page 74


     /tmp/ccBhVTSt.s:853    .text.fmc_bank1_state_get:0000000000000000 $t
     /tmp/ccBhVTSt.s:859    .text.fmc_bank1_state_get:0000000000000000 fmc_bank1_state_get
     /tmp/ccBhVTSt.s:910    .text.fmc_bank1_state_get:0000000000000030 $d
     /tmp/ccBhVTSt.s:915    .text.fmc_bank0_ready_wait:0000000000000000 $t
     /tmp/ccBhVTSt.s:921    .text.fmc_bank0_ready_wait:0000000000000000 fmc_bank0_ready_wait
     /tmp/ccBhVTSt.s:975    .text.fmc_bank0_erase:0000000000000000 $t
     /tmp/ccBhVTSt.s:981    .text.fmc_bank0_erase:0000000000000000 fmc_bank0_erase
     /tmp/ccBhVTSt.s:1034   .text.fmc_bank0_erase:0000000000000034 $d
     /tmp/ccBhVTSt.s:1039   .text.ob_erase:0000000000000000 $t
     /tmp/ccBhVTSt.s:1045   .text.ob_erase:0000000000000000 ob_erase
     /tmp/ccBhVTSt.s:1163   .text.ob_erase:000000000000007c $d
     /tmp/ccBhVTSt.s:1169   .text.ob_write_protection_enable:0000000000000000 $t
     /tmp/ccBhVTSt.s:1175   .text.ob_write_protection_enable:0000000000000000 ob_write_protection_enable
     /tmp/ccBhVTSt.s:1326   .text.ob_write_protection_enable:0000000000000084 $d
     /tmp/ccBhVTSt.s:1332   .text.ob_security_protection_config:0000000000000000 $t
     /tmp/ccBhVTSt.s:1338   .text.ob_security_protection_config:0000000000000000 ob_security_protection_config
     /tmp/ccBhVTSt.s:1437   .text.ob_security_protection_config:000000000000006c $d
     /tmp/ccBhVTSt.s:1443   .text.ob_user_write:0000000000000000 $t
     /tmp/ccBhVTSt.s:1449   .text.ob_user_write:0000000000000000 ob_user_write
     /tmp/ccBhVTSt.s:1537   .text.ob_user_write:0000000000000054 $d
     /tmp/ccBhVTSt.s:1543   .text.ob_data_program:0000000000000000 $t
     /tmp/ccBhVTSt.s:1549   .text.ob_data_program:0000000000000000 ob_data_program
     /tmp/ccBhVTSt.s:1618   .text.ob_data_program:0000000000000040 $d
     /tmp/ccBhVTSt.s:1623   .text.fmc_bank1_ready_wait:0000000000000000 $t
     /tmp/ccBhVTSt.s:1629   .text.fmc_bank1_ready_wait:0000000000000000 fmc_bank1_ready_wait
     /tmp/ccBhVTSt.s:1683   .text.fmc_page_erase:0000000000000000 $t
     /tmp/ccBhVTSt.s:1689   .text.fmc_page_erase:0000000000000000 fmc_page_erase
     /tmp/ccBhVTSt.s:1859   .text.fmc_page_erase:00000000000000bc $d
     /tmp/ccBhVTSt.s:1866   .text.fmc_mass_erase:0000000000000000 $t
     /tmp/ccBhVTSt.s:1872   .text.fmc_mass_erase:0000000000000000 fmc_mass_erase
     /tmp/ccBhVTSt.s:2012   .text.fmc_mass_erase:00000000000000a8 $d
     /tmp/ccBhVTSt.s:2018   .text.fmc_bank1_erase:0000000000000000 $t
     /tmp/ccBhVTSt.s:2024   .text.fmc_bank1_erase:0000000000000000 fmc_bank1_erase
     /tmp/ccBhVTSt.s:2077   .text.fmc_bank1_erase:0000000000000034 $d
     /tmp/ccBhVTSt.s:2082   .text.fmc_word_program:0000000000000000 $t
     /tmp/ccBhVTSt.s:2088   .text.fmc_word_program:0000000000000000 fmc_word_program
     /tmp/ccBhVTSt.s:2241   .text.fmc_word_program:00000000000000a4 $d
     /tmp/ccBhVTSt.s:2248   .text.fmc_halfword_program:0000000000000000 $t
     /tmp/ccBhVTSt.s:2254   .text.fmc_halfword_program:0000000000000000 fmc_halfword_program
     /tmp/ccBhVTSt.s:2407   .text.fmc_halfword_program:00000000000000a4 $d
     /tmp/ccBhVTSt.s:2414   .text.fmc_word_reprogram:0000000000000000 $t
     /tmp/ccBhVTSt.s:2420   .text.fmc_word_reprogram:0000000000000000 fmc_word_reprogram
     /tmp/ccBhVTSt.s:2591   .text.fmc_word_reprogram:00000000000000d0 $d

NO UNDEFINED SYMBOLS
