#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Wed Apr 19 11:22:14 2023
# Process ID: 220287
# Current directory: /home/hammond/Documents/vivado_projs/tt03-verilog-qtcoreA1/vivado_proj/qtcore_a1_vivado/qtcore_a1_vivado.runs/synth_1
# Command line: vivado -log cmod_a7_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source cmod_a7_top.tcl
# Log file: /home/hammond/Documents/vivado_projs/tt03-verilog-qtcoreA1/vivado_proj/qtcore_a1_vivado/qtcore_a1_vivado.runs/synth_1/cmod_a7_top.vds
# Journal file: /home/hammond/Documents/vivado_projs/tt03-verilog-qtcoreA1/vivado_proj/qtcore_a1_vivado/qtcore_a1_vivado.runs/synth_1/vivado.jou
# Running On: hammond-GS66, OS: Linux, CPU Frequency: 4500.012 MHz, CPU Physical cores: 6, Host memory: 16583 MB
#-----------------------------------------------------------
source cmod_a7_top.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental /home/hammond/Documents/vivado_projs/tt03-verilog-qtcoreA1/vivado_proj/qtcore_a1_vivado/qtcore_a1_vivado.srcs/utils_1/imports/synth_1/cmod_a7_top.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/hammond/Documents/vivado_projs/tt03-verilog-qtcoreA1/vivado_proj/qtcore_a1_vivado/qtcore_a1_vivado.srcs/utils_1/imports/synth_1/cmod_a7_top.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top cmod_a7_top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 220465
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2899.141 ; gain = 0.000 ; free physical = 171 ; free virtual = 12898
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'cmod_a7_top' [/home/hammond/Documents/vivado_projs/tt03-verilog-qtcoreA1/vivado_proj/qtcore_a1_vivado/qtcore_a1_vivado.srcs/sources_1/new/cmod_a7_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'kiwih_tt_top' [/home/hammond/Documents/vivado_projs/tt03-verilog-qtcoreA1/src/kiwih_tt_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'accumulator_microcontroller' [/home/hammond/Documents/vivado_projs/tt03-verilog-qtcoreA1/src/accumulator_microcontroller.v:23]
	Parameter MEM_SIZE bound to: 17 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'alu' [/home/hammond/Documents/vivado_projs/tt03-verilog-qtcoreA1/src/alu.v:23]
INFO: [Synth 8-6155] done synthesizing module 'alu' (0#1) [/home/hammond/Documents/vivado_projs/tt03-verilog-qtcoreA1/src/alu.v:23]
INFO: [Synth 8-6157] synthesizing module 'shift_register' [/home/hammond/Documents/vivado_projs/tt03-verilog-qtcoreA1/src/shift_register.v:23]
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shift_register' (0#1) [/home/hammond/Documents/vivado_projs/tt03-verilog-qtcoreA1/src/shift_register.v:23]
INFO: [Synth 8-226] default block is never used [/home/hammond/Documents/vivado_projs/tt03-verilog-qtcoreA1/src/accumulator_microcontroller.v:108]
INFO: [Synth 8-6157] synthesizing module 'shift_register__parameterized0' [/home/hammond/Documents/vivado_projs/tt03-verilog-qtcoreA1/src/shift_register.v:23]
	Parameter WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shift_register__parameterized0' (0#1) [/home/hammond/Documents/vivado_projs/tt03-verilog-qtcoreA1/src/shift_register.v:23]
INFO: [Synth 8-6157] synthesizing module 'memory_bank' [/home/hammond/Documents/vivado_projs/tt03-verilog-qtcoreA1/src/memory_bank.v:1]
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter MEM_SIZE bound to: 17 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'shift_register__parameterized1' [/home/hammond/Documents/vivado_projs/tt03-verilog-qtcoreA1/src/shift_register.v:23]
	Parameter WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shift_register__parameterized1' (0#1) [/home/hammond/Documents/vivado_projs/tt03-verilog-qtcoreA1/src/shift_register.v:23]
INFO: [Synth 8-6157] synthesizing module 'shift_register__parameterized2' [/home/hammond/Documents/vivado_projs/tt03-verilog-qtcoreA1/src/shift_register.v:23]
	Parameter WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shift_register__parameterized2' (0#1) [/home/hammond/Documents/vivado_projs/tt03-verilog-qtcoreA1/src/shift_register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'memory_bank' (0#1) [/home/hammond/Documents/vivado_projs/tt03-verilog-qtcoreA1/src/memory_bank.v:1]
INFO: [Synth 8-6157] synthesizing module 'control_unit' [/home/hammond/Documents/vivado_projs/tt03-verilog-qtcoreA1/src/control_unit.v:65]
INFO: [Synth 8-6157] synthesizing module 'shift_register__parameterized3' [/home/hammond/Documents/vivado_projs/tt03-verilog-qtcoreA1/src/shift_register.v:23]
	Parameter WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shift_register__parameterized3' (0#1) [/home/hammond/Documents/vivado_projs/tt03-verilog-qtcoreA1/src/shift_register.v:23]
INFO: [Synth 8-6157] synthesizing module 'isa_to_alu_opcode' [/home/hammond/Documents/vivado_projs/tt03-verilog-qtcoreA1/src/control_unit.v:22]
INFO: [Synth 8-6155] done synthesizing module 'isa_to_alu_opcode' (0#1) [/home/hammond/Documents/vivado_projs/tt03-verilog-qtcoreA1/src/control_unit.v:22]
INFO: [Synth 8-155] case statement is not full and has no default [/home/hammond/Documents/vivado_projs/tt03-verilog-qtcoreA1/src/control_unit.v:201]
INFO: [Synth 8-155] case statement is not full and has no default [/home/hammond/Documents/vivado_projs/tt03-verilog-qtcoreA1/src/control_unit.v:195]
INFO: [Synth 8-155] case statement is not full and has no default [/home/hammond/Documents/vivado_projs/tt03-verilog-qtcoreA1/src/control_unit.v:255]
INFO: [Synth 8-155] case statement is not full and has no default [/home/hammond/Documents/vivado_projs/tt03-verilog-qtcoreA1/src/control_unit.v:269]
INFO: [Synth 8-155] case statement is not full and has no default [/home/hammond/Documents/vivado_projs/tt03-verilog-qtcoreA1/src/control_unit.v:277]
INFO: [Synth 8-155] case statement is not full and has no default [/home/hammond/Documents/vivado_projs/tt03-verilog-qtcoreA1/src/control_unit.v:326]
INFO: [Synth 8-155] case statement is not full and has no default [/home/hammond/Documents/vivado_projs/tt03-verilog-qtcoreA1/src/control_unit.v:333]
INFO: [Synth 8-6155] done synthesizing module 'control_unit' (0#1) [/home/hammond/Documents/vivado_projs/tt03-verilog-qtcoreA1/src/control_unit.v:65]
INFO: [Synth 8-6155] done synthesizing module 'accumulator_microcontroller' (0#1) [/home/hammond/Documents/vivado_projs/tt03-verilog-qtcoreA1/src/accumulator_microcontroller.v:23]
INFO: [Synth 8-6155] done synthesizing module 'kiwih_tt_top' (0#1) [/home/hammond/Documents/vivado_projs/tt03-verilog-qtcoreA1/src/kiwih_tt_top.v:23]
INFO: [Synth 8-6155] done synthesizing module 'cmod_a7_top' (0#1) [/home/hammond/Documents/vivado_projs/tt03-verilog-qtcoreA1/vivado_proj/qtcore_a1_vivado/qtcore_a1_vivado.srcs/sources_1/new/cmod_a7_top.v:23]
WARNING: [Synth 8-7129] Port io_in[7] in module kiwih_tt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in[6] in module kiwih_tt_top is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2899.141 ; gain = 0.000 ; free physical = 1261 ; free virtual = 13987
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2899.141 ; gain = 0.000 ; free physical = 1261 ; free virtual = 13988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2899.141 ; gain = 0.000 ; free physical = 1261 ; free virtual = 13988
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2899.141 ; gain = 0.000 ; free physical = 1255 ; free virtual = 13984
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/hammond/Documents/vivado_projs/tt03-verilog-qtcoreA1/vivado_proj/qtcore_a1_vivado/Cmod-A7-Master.xdc]
WARNING: [Vivado 12-507] No nets matched 'spi_clk_IBUF'. [/home/hammond/Documents/vivado_projs/tt03-verilog-qtcoreA1/vivado_proj/qtcore_a1_vivado/Cmod-A7-Master.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/hammond/Documents/vivado_projs/tt03-verilog-qtcoreA1/vivado_proj/qtcore_a1_vivado/Cmod-A7-Master.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/hammond/Documents/vivado_projs/tt03-verilog-qtcoreA1/vivado_proj/qtcore_a1_vivado/Cmod-A7-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/hammond/Documents/vivado_projs/tt03-verilog-qtcoreA1/vivado_proj/qtcore_a1_vivado/Cmod-A7-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/cmod_a7_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/cmod_a7_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2963.070 ; gain = 0.000 ; free physical = 1150 ; free virtual = 13900
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2963.070 ; gain = 0.000 ; free physical = 1150 ; free virtual = 13901
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2963.070 ; gain = 63.930 ; free physical = 1136 ; free virtual = 13954
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2963.070 ; gain = 63.930 ; free physical = 1136 ; free virtual = 13954
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2963.070 ; gain = 63.930 ; free physical = 1136 ; free virtual = 13954
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2963.070 ; gain = 63.930 ; free physical = 1115 ; free virtual = 13937
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input    8 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 3     
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 19    
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	  14 Input    9 Bit        Muxes := 1     
	  14 Input    8 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 20    
	   4 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 1     
	   4 Input    5 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 6     
	   7 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 10    
	   3 Input    2 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 32    
	   5 Input    1 Bit        Muxes := 1     
	   3 Input    1 Bit        Muxes := 2     
	   7 Input    1 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2963.070 ; gain = 63.930 ; free physical = 1090 ; free virtual = 13921
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2963.070 ; gain = 63.930 ; free physical = 966 ; free virtual = 13806
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 2963.070 ; gain = 63.930 ; free physical = 928 ; free virtual = 13768
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 2963.070 ; gain = 63.930 ; free physical = 924 ; free virtual = 13764
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2963.070 ; gain = 63.930 ; free physical = 924 ; free virtual = 13768
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2963.070 ; gain = 63.930 ; free physical = 924 ; free virtual = 13768
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2963.070 ; gain = 63.930 ; free physical = 924 ; free virtual = 13768
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2963.070 ; gain = 63.930 ; free physical = 924 ; free virtual = 13768
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2963.070 ; gain = 63.930 ; free physical = 924 ; free virtual = 13768
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2963.070 ; gain = 63.930 ; free physical = 924 ; free virtual = 13768
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     2|
|3     |LUT1   |     1|
|4     |LUT2   |    33|
|5     |LUT3   |   195|
|6     |LUT4   |    25|
|7     |LUT5   |    53|
|8     |LUT6   |   109|
|9     |MUXF7  |    16|
|10    |MUXF8  |     4|
|11    |FDRE   |   168|
|12    |IBUF   |     6|
|13    |OBUF   |     6|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2963.070 ; gain = 63.930 ; free physical = 924 ; free virtual = 13768
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2963.070 ; gain = 0.000 ; free physical = 979 ; free virtual = 13823
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 2963.070 ; gain = 63.930 ; free physical = 979 ; free virtual = 13823
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2963.070 ; gain = 0.000 ; free physical = 942 ; free virtual = 13806
INFO: [Netlist 29-17] Analyzing 22 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 4 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2963.070 ; gain = 0.000 ; free physical = 966 ; free virtual = 13840
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: efa9997f
INFO: [Common 17-83] Releasing license: Synthesis
53 Infos, 4 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:01:04 . Memory (MB): peak = 2963.070 ; gain = 64.055 ; free physical = 1195 ; free virtual = 14068
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint '/home/hammond/Documents/vivado_projs/tt03-verilog-qtcoreA1/vivado_proj/qtcore_a1_vivado/qtcore_a1_vivado.runs/synth_1/cmod_a7_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file cmod_a7_top_utilization_synth.rpt -pb cmod_a7_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Apr 19 11:23:27 2023...
