
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.034878                       # Number of seconds simulated
sim_ticks                                 34877960481                       # Number of ticks simulated
final_tick                               561182010489                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 266666                       # Simulator instruction rate (inst/s)
host_op_rate                                   336773                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2828502                       # Simulator tick rate (ticks/s)
host_mem_usage                               16903052                       # Number of bytes of host memory used
host_seconds                                 12330.89                       # Real time elapsed on the host
sim_insts                                  3288224701                       # Number of instructions simulated
sim_ops                                    4152710915                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       578944                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       634752                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1507328                       # Number of bytes read from this memory
system.physmem.bytes_read::total              2726272                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1373952                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1373952                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         4523                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         4959                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        11776                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 21299                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           10734                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                10734                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        58719                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     16599136                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        51379                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     18199229                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        40369                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     43217206                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                78166038                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        58719                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        51379                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        40369                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             150468                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          39393129                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               39393129                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          39393129                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        58719                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     16599136                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        51379                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     18199229                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        40369                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     43217206                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              117559168                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                83640194                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31530320                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25723711                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2104416                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13463034                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12443035                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3261393                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        92723                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     32680026                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             171305816                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31530320                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15704428                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             37144799                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10975006                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       4659482                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           44                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15910484                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       809761                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     83337531                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.541888                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.339059                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        46192732     55.43%     55.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3032501      3.64%     59.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         4573135      5.49%     64.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3166926      3.80%     68.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2220364      2.66%     71.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2173619      2.61%     73.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1310734      1.57%     75.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2799014      3.36%     78.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        17868506     21.44%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     83337531                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.376976                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.048128                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        33615040                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      4887944                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         35464304                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       517272                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8852963                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5311899                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          251                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     205137818                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1220                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8852963                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35481069                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         501872                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1683926                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         34077308                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2740387                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     199049343                       # Number of instructions processed by rename
system.switch_cpus0.rename.IQFullEvents       1150623                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       928874                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    279150650                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    926557820                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    926557820                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    171990357                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       107160218                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        35916                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17153                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          8143436                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     18251734                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      9343628                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       112414                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      2907891                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         185562357                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        34240                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        148265795                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       294756                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     61830536                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    189172047                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           64                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     83337531                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.779100                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.916877                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     29657135     35.59%     35.59% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     16672064     20.01%     55.59% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12149224     14.58%     70.17% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8019487      9.62%     79.79% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8060760      9.67%     89.47% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3900371      4.68%     94.15% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3443574      4.13%     98.28% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       648845      0.78%     99.06% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       786071      0.94%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     83337531                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         807894     71.13%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        160139     14.10%     85.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       167835     14.78%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    124021848     83.65%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1872553      1.26%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        17087      0.01%     84.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14570120      9.83%     94.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7784187      5.25%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     148265795                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.772662                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1135868                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.007661                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    381299737                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    247427531                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    144165324                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149401663                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       465873                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7075924                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         6323                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          401                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2236605                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8852963                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         263965                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        49382                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    185596603                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       641073                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     18251734                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      9343628                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17152                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         41693                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          401                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1282451                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1144759                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2427210                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    145541681                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13618338                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2724106                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21213171                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20692570                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7594833                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.740093                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             144227591                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            144165324                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         93406553                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        265370766                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.723637                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.351985                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    123264152                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     62332628                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        34176                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2121354                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     74484568                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.654895                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.176335                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     28352063     38.06%     38.06% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     21394102     28.72%     66.79% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8083683     10.85%     77.64% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4528268      6.08%     83.72% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3836349      5.15%     88.87% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1715155      2.30%     91.17% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1641674      2.20%     93.38% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1119527      1.50%     94.88% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3813747      5.12%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     74484568                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     123264152                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18282827                       # Number of memory references committed
system.switch_cpus0.commit.loads             11175804                       # Number of loads committed
system.switch_cpus0.commit.membars              17088                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17884103                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110969711                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2549483                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3813747                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           256267601                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          380052257                       # The number of ROB writes
system.switch_cpus0.timesIdled                  17794                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 302663                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            123264152                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.836402                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.836402                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.195597                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.195597                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       653657279                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      200519872                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      188586864                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         34176                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                83640194                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        30972915                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     25249267                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2065582                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     13090047                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        12103859                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3336451                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        91835                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     30976674                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             170147135                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           30972915                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     15440310                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             37788486                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       10982975                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5103327                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         15288271                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       998051                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     82760371                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.547269                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.295251                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        44971885     54.34%     54.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2500974      3.02%     57.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         4672044      5.65%     63.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         4652825      5.62%     68.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2893314      3.50%     72.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2295319      2.77%     74.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1438222      1.74%     76.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1356112      1.64%     78.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        17979676     21.72%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     82760371                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.370311                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.034275                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        32294248                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5047531                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         36304129                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       222814                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       8891646                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5242473                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          263                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     204114079                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1394                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       8891646                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        34637372                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         981648                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       854469                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         34138974                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      3256259                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     196846482                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           10                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1353144                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       997362                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    276399449                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    918355963                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    918355963                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    171003570                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       105395845                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        35129                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        16838                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          9070846                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     18197807                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9311523                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       116941                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      3310517                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         185578723                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        33676                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        147855688                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       290405                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     62717108                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    191816311                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples     82760371                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.786552                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.897095                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     28176283     34.05%     34.05% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     18012304     21.76%     55.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11979712     14.48%     70.29% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7808183      9.43%     79.72% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8222726      9.94%     89.66% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3975690      4.80%     94.46% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3139476      3.79%     98.25% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       714775      0.86%     99.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       731222      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     82760371                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         921596     72.58%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        174631     13.75%     86.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       173567     13.67%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    123676835     83.65%     83.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1986208      1.34%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16838      0.01%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14303658      9.67%     94.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7872149      5.32%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     147855688                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.767759                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1269794                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008588                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    380031944                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    248329853                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    144472419                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     149125482                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       462516                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      7050019                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         2038                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          346                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2249351                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       8891646                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         507435                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        88850                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    185612399                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       369165                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     18197807                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9311523                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        16838                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         69845                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          346                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1291415                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1147565                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2438980                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    145898641                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13651420                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1957045                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21339053                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20692171                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7687633                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.744360                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             144517653                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            144472419                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         92083902                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        264241912                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.727309                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.348483                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     99591701                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    122626876                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     62986005                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        33676                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2090601                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     73868725                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.660065                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.150471                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     27849506     37.70%     37.70% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     20771154     28.12%     65.82% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8626202     11.68%     77.50% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4310992      5.84%     83.33% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4294606      5.81%     89.15% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1738366      2.35%     91.50% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1744846      2.36%     93.86% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       933412      1.26%     95.13% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3599641      4.87%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     73868725                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     99591701                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     122626876                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18209956                       # Number of memory references committed
system.switch_cpus1.commit.loads             11147788                       # Number of loads committed
system.switch_cpus1.commit.membars              16838                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17699806                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        110477567                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2529259                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3599641                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           255881965                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          380123242                       # The number of ROB writes
system.switch_cpus1.timesIdled                  31977                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 879823                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           99591701                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            122626876                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     99591701                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.839831                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.839831                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.190716                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.190716                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       655394558                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      200683499                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      187533545                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         33676                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                83640194                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        30489052                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     25007062                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1985792                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     12908409                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        11892773                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3106545                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        85688                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     31530629                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             167602080                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           30489052                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     14999318                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             36008203                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       10635227                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       6390101                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         15421596                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       791603                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     82545948                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.495192                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.336407                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        46537745     56.38%     56.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         3592370      4.35%     60.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         3151951      3.82%     64.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3381409      4.10%     68.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2944732      3.57%     72.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1551885      1.88%     74.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1012129      1.23%     75.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2673466      3.24%     78.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        17700261     21.44%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     82545948                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.364526                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.003846                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        33157228                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      5983363                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         34261006                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       533678                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       8610672                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      4995650                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         6362                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     198794860                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        50205                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       8610672                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        34806415                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        2524282                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       821442                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         33114362                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      2668764                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     192026850                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents        12077                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1658809                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       739008                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents          119                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    266722265                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    895443609                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    895443609                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    165547221                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       101175044                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        33823                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        18066                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          7124431                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     18947036                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      9876522                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       240719                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      3188692                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         180983342                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        33810                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        145456052                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       273988                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     60010373                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    183338666                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         2294                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     82545948                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.762122                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.909648                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     29204503     35.38%     35.38% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     17540408     21.25%     56.63% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11790059     14.28%     70.91% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7522360      9.11%     80.02% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7411256      8.98%     89.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      4357216      5.28%     94.28% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3345975      4.05%     98.34% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       731876      0.89%     99.22% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       642295      0.78%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     82545948                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu        1064844     69.73%     69.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult            40      0.00%     69.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     69.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     69.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     69.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     69.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     69.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     69.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     69.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     69.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     69.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     69.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     69.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     69.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     69.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     69.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     69.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     69.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     69.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     69.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     69.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     69.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     69.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     69.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     69.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     69.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     69.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     69.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        202547     13.26%     82.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       259729     17.01%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    119617635     82.24%     82.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1984508      1.36%     83.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     83.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     83.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     83.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     83.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     83.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     83.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     83.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     83.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     83.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     83.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     83.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     83.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     83.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     83.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     83.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     83.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     83.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        15757      0.01%     83.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     83.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     15521159     10.67%     94.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      8316993      5.72%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     145456052                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.739069                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1527160                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.010499                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    375259200                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    241028571                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    141381120                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     146983212                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       259031                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      6902894                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          463                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation         1073                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2238818                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads          587                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       8610672                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        1785704                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       158732                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    181017152                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       313852                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     18947036                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      9876522                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        18052                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents        114840                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents         7500                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents         1073                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1216826                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1108767                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2325593                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    142913210                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     14579960                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2542842                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            22661839                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        20256811                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           8081879                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.708667                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             141525924                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            141381120                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         92209453                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        257505396                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.690349                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.358087                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     98424101                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    120484253                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     60535887                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        31516                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2011125                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     73935276                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.629591                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.172975                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     29355404     39.70%     39.70% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     20115476     27.21%     66.91% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8239478     11.14%     78.06% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4221455      5.71%     83.76% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3627691      4.91%     88.67% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1788471      2.42%     91.09% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1965787      2.66%     93.75% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       994497      1.35%     95.09% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3627017      4.91%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     73935276                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     98424101                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     120484253                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              19681846                       # Number of memory references committed
system.switch_cpus2.commit.loads             12044142                       # Number of loads committed
system.switch_cpus2.commit.membars              15758                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17292481                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        108401936                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2373339                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3627017                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           251328399                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          370659043                       # The number of ROB writes
system.switch_cpus2.timesIdled                  40023                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                1094246                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           98424101                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            120484253                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     98424101                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.849794                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.849794                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.176756                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.176756                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       645365607                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      193904356                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      186470208                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         31516                       # number of misc regfile writes
system.l2.replacements                          21299                       # number of replacements
system.l2.tagsinuse                             32768                       # Cycle average of tags in use
system.l2.total_refs                          1456043                       # Total number of references to valid blocks.
system.l2.sampled_refs                          54067                       # Sample count of references to valid blocks.
system.l2.avg_refs                          26.930346                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           667.415176                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     15.802651                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   2170.145863                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     12.426110                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   2365.816001                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst      9.805456                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   5890.975156                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           4607.135732                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           6245.282409                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.inst              0.621007                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data          10782.574440                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.020368                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000482                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.066228                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000379                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.072199                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000299                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.179778                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.140599                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.190591                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.inst             0.000019                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.329058                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        28544                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        33640                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        82807                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  144991                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            40899                       # number of Writeback hits
system.l2.Writeback_hits::total                 40899                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        28544                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        33640                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        82807                       # number of demand (read+write) hits
system.l2.demand_hits::total                   144991                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        28544                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        33640                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        82807                       # number of overall hits
system.l2.overall_hits::total                  144991                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         4523                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         4959                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           11                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data        11776                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 21299                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         4523                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         4959                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           11                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data        11776                       # number of demand (read+write) misses
system.l2.demand_misses::total                  21299                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         4523                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         4959                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           11                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data        11776                       # number of overall misses
system.l2.overall_misses::total                 21299                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       718757                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    248876255                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       681891                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    271217006                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst       533008                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    625255882                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      1147282799                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       718757                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    248876255                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       681891                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    271217006                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst       533008                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    625255882                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1147282799                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       718757                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    248876255                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       681891                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    271217006                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst       533008                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    625255882                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1147282799                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           16                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        33067                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        38599                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           11                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        94583                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              166290                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        40899                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             40899                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           16                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        33067                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        38599                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           11                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        94583                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               166290                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           16                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        33067                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        38599                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           11                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        94583                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              166290                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.136783                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.128475                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.124504                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.128083                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.136783                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.128475                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.124504                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.128083                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.136783                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.128475                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.124504                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.128083                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 44922.312500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 55024.597612                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 48706.500000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 54691.874571                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 48455.272727                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 53095.778023                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 53865.571107                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 44922.312500                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 55024.597612                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 48706.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 54691.874571                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 48455.272727                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 53095.778023                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 53865.571107                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 44922.312500                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 55024.597612                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 48706.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 54691.874571                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 48455.272727                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 53095.778023                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 53865.571107                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                10734                       # number of writebacks
system.l2.writebacks::total                     10734                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         4523                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         4959                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           11                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data        11776                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            21299                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         4523                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         4959                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           11                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data        11776                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             21299                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         4523                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         4959                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           11                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data        11776                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            21299                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       625708                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    222707757                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       599693                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    242616798                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst       469919                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    557459576                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1024479451                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       625708                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    222707757                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       599693                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    242616798                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst       469919                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    557459576                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1024479451                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       625708                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    222707757                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       599693                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    242616798                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst       469919                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    557459576                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1024479451                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.136783                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.128475                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.124504                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.128083                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.136783                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.128475                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.124504                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.128083                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.136783                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.128475                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.124504                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.128083                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 39106.750000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 49238.946938                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 42835.214286                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 48924.540835                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 42719.909091                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 47338.618886                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 48099.885018                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 39106.750000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 49238.946938                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 42835.214286                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 48924.540835                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 42719.909091                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 47338.618886                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 48099.885018                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 39106.750000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 49238.946938                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 42835.214286                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 48924.540835                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 42719.909091                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 47338.618886                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 48099.885018                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               461.996224                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015918117                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2198956.963203                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    15.996224                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          446                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.025635                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.714744                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.740379                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15910465                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15910465                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15910465                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15910465                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15910465                       # number of overall hits
system.cpu0.icache.overall_hits::total       15910465                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           19                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           19                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           19                       # number of overall misses
system.cpu0.icache.overall_misses::total           19                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       916361                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       916361                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       916361                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       916361                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       916361                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       916361                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15910484                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15910484                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15910484                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15910484                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15910484                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15910484                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 48229.526316                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 48229.526316                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 48229.526316                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 48229.526316                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 48229.526316                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 48229.526316                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       736468                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       736468                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       736468                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       736468                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       736468                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       736468                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 46029.250000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 46029.250000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 46029.250000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 46029.250000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 46029.250000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 46029.250000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 33067                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               163644848                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 33323                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4910.867809                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   231.415390                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    24.584610                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.903966                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.096034                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10364239                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10364239                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7072849                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7072849                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17120                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17120                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        17088                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        17088                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     17437088                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17437088                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     17437088                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17437088                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        67624                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        67624                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        67624                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         67624                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        67624                       # number of overall misses
system.cpu0.dcache.overall_misses::total        67624                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1796937921                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1796937921                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1796937921                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1796937921                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1796937921                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1796937921                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10431863                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10431863                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7072849                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7072849                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17120                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17120                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        17088                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        17088                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     17504712                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     17504712                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     17504712                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     17504712                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.006482                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.006482                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.003863                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.003863                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.003863                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.003863                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 26572.487889                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 26572.487889                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 26572.487889                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 26572.487889                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 26572.487889                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 26572.487889                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         9709                       # number of writebacks
system.cpu0.dcache.writebacks::total             9709                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        34557                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        34557                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        34557                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        34557                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        34557                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        34557                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        33067                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        33067                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        33067                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        33067                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        33067                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        33067                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    506562939                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    506562939                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    506562939                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    506562939                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    506562939                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    506562939                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003170                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003170                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.001889                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001889                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.001889                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001889                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 15319.289291                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 15319.289291                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 15319.289291                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 15319.289291                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 15319.289291                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 15319.289291                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               462.997438                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1011898489                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2185525.894168                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.997438                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022432                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.741983                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     15288254                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       15288254                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     15288254                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        15288254                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     15288254                       # number of overall hits
system.cpu1.icache.overall_hits::total       15288254                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       887189                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       887189                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       887189                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       887189                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       887189                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       887189                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     15288271                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     15288271                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     15288271                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     15288271                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     15288271                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     15288271                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 52187.588235                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 52187.588235                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 52187.588235                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 52187.588235                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 52187.588235                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 52187.588235                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       695891                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       695891                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       695891                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       695891                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       695891                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       695891                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 49706.500000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 49706.500000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 49706.500000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 49706.500000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 49706.500000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 49706.500000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 38599                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               168609847                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 38855                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4339.463312                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.726111                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.273889                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.905180                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.094820                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10415748                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10415748                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7029038                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7029038                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        16838                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        16838                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16838                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16838                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17444786                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17444786                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17444786                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17444786                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       101007                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       101007                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       101007                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        101007                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       101007                       # number of overall misses
system.cpu1.dcache.overall_misses::total       101007                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   3136626943                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   3136626943                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   3136626943                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   3136626943                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   3136626943                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   3136626943                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10516755                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10516755                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7029038                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7029038                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        16838                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        16838                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16838                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16838                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17545793                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17545793                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17545793                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17545793                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009604                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009604                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005757                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005757                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005757                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005757                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 31053.560080                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 31053.560080                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 31053.560080                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 31053.560080                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 31053.560080                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 31053.560080                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         9101                       # number of writebacks
system.cpu1.dcache.writebacks::total             9101                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        62408                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        62408                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        62408                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        62408                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        62408                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        62408                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        38599                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        38599                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        38599                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        38599                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        38599                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        38599                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    525444389                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    525444389                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    525444389                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    525444389                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    525444389                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    525444389                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003670                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003670                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002200                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002200                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002200                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002200                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 13612.901604                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 13612.901604                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 13612.901604                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 13612.901604                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 13612.901604                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 13612.901604                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               550.997564                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1009035556                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   551                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1831280.500907                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    10.997564                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          540                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.017624                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.865385                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.883009                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     15421584                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       15421584                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     15421584                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        15421584                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     15421584                       # number of overall hits
system.cpu2.icache.overall_hits::total       15421584                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           12                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           12                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           12                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            12                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           12                       # number of overall misses
system.cpu2.icache.overall_misses::total           12                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst       648247                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total       648247                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst       648247                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total       648247                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst       648247                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total       648247                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     15421596                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     15421596                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     15421596                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     15421596                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     15421596                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     15421596                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 54020.583333                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 54020.583333                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 54020.583333                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 54020.583333                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 54020.583333                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 54020.583333                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            1                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            1                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           11                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           11                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           11                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst       544995                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total       544995                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst       544995                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total       544995                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst       544995                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total       544995                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst        49545                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total        49545                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst        49545                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total        49545                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst        49545                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total        49545                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 94583                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               190591896                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 94839                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               2009.636289                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   234.646433                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    21.353567                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.916588                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.083412                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     11465244                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       11465244                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7606039                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7606039                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17064                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17064                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        15758                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        15758                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     19071283                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        19071283                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     19071283                       # number of overall hits
system.cpu2.dcache.overall_hits::total       19071283                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       353335                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       353335                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data           45                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           45                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       353380                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        353380                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       353380                       # number of overall misses
system.cpu2.dcache.overall_misses::total       353380                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   9598672603                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   9598672603                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      1596054                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      1596054                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   9600268657                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   9600268657                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   9600268657                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   9600268657                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     11818579                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     11818579                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7606084                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7606084                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17064                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17064                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        15758                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        15758                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     19424663                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     19424663                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     19424663                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     19424663                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.029897                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.029897                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000006                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000006                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.018192                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.018192                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.018192                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.018192                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 27165.926396                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 27165.926396                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 35467.866667                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 35467.866667                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 27166.983579                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 27166.983579                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 27166.983579                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 27166.983579                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        22089                       # number of writebacks
system.cpu2.dcache.writebacks::total            22089                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       258752                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       258752                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data           45                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           45                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       258797                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       258797                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       258797                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       258797                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        94583                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        94583                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        94583                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        94583                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        94583                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        94583                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   1408306824                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   1408306824                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   1408306824                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   1408306824                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   1408306824                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   1408306824                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.008003                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.008003                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.004869                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004869                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.004869                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.004869                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 14889.640041                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 14889.640041                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 14889.640041                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 14889.640041                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 14889.640041                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 14889.640041                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
