{"data": {"search": {"issueCount": 21, "pageInfo": {"startCursor": "Y3Vyc29yOjE=", "endCursor": "Y3Vyc29yOjIx", "hasNextPage": false, "hasPreviousPage": false}, "nodes": [{"id": "PR_kwDOFjpOAc4sLe1V", "number": 22, "title": "Remove more left-over definitions", "createdAt": "2021-09-23T09:24:46Z", "url": "https://github.com/riscv-collab/riscv-openjdk/pull/22", "merged": false, "comments": {"totalCount": 0}, "reviews": {"totalCount": 0}, "reviewRequests": {"totalCount": 0}, "timelineItems": {"totalCount": 0, "pageInfo": {"startCursor": null, "endCursor": null, "hasNextPage": false, "hasPreviousPage": false}, "nodes": []}}, {"id": "PR_kwDOFjpOAc4r5PyE", "number": 21, "title": "[macroAssembler] Remove unused enum ret_type", "createdAt": "2021-09-17T14:21:46Z", "url": "https://github.com/riscv-collab/riscv-openjdk/pull/21", "merged": true, "comments": {"totalCount": 0}, "reviews": {"totalCount": 2}, "reviewRequests": {"totalCount": 0}, "timelineItems": {"totalCount": 2, "pageInfo": {"startCursor": "Y3Vyc29yOnYyOpPPAAABfAuN9GgFqTc2MDQyMTY4NQ==", "endCursor": "Y3Vyc29yOnYyOpPPAAABfBBYeLAFqTc2MTUzNTkyMQ==", "hasNextPage": false, "hasPreviousPage": false}, "nodes": [{"comments": {"totalCount": 0}}, {"comments": {"totalCount": 0}}]}}, {"id": "PR_kwDOFjpOAc4r3uXf", "number": 20, "title": "Update master to tag `jdk-17-ga`", "createdAt": "2021-09-17T03:53:14Z", "url": "https://github.com/riscv-collab/riscv-openjdk/pull/20", "merged": true, "comments": {"totalCount": 0}, "reviews": {"totalCount": 0}, "reviewRequests": {"totalCount": 0}, "timelineItems": {"totalCount": 0, "pageInfo": {"startCursor": null, "endCursor": null, "hasNextPage": false, "hasPreviousPage": false}, "nodes": []}}, {"id": "PR_kwDOFjpOAc4rtE6e", "number": 19, "title": "[String intrinsic] optimize string string_compare intrinsic", "createdAt": "2021-09-14T01:22:07Z", "url": "https://github.com/riscv-collab/riscv-openjdk/pull/19", "merged": false, "comments": {"totalCount": 0}, "reviews": {"totalCount": 0}, "reviewRequests": {"totalCount": 3}, "timelineItems": {"totalCount": 0, "pageInfo": {"startCursor": null, "endCursor": null, "hasNextPage": false, "hasPreviousPage": false}, "nodes": []}}, {"id": "MDExOlB1bGxSZXF1ZXN0NzI4MDUyOTkw", "number": 18, "title": "[LIRAssembler] typo in LIR_Assembler::emit_profile_type", "createdAt": "2021-09-06T15:33:51Z", "url": "https://github.com/riscv-collab/riscv-openjdk/pull/18", "merged": true, "comments": {"totalCount": 0}, "reviews": {"totalCount": 2}, "reviewRequests": {"totalCount": 0}, "timelineItems": {"totalCount": 2, "pageInfo": {"startCursor": "Y3Vyc29yOnYyOpPPAAABe7970YAFqTc0NzcyNDYyOA==", "endCursor": "Y3Vyc29yOnYyOpPPAAABe7_p2XgFqTc0NzgzODAzMg==", "hasNextPage": false, "hasPreviousPage": false}, "nodes": [{"comments": {"totalCount": 0}}, {"comments": {"totalCount": 0}}]}}, {"id": "MDExOlB1bGxSZXF1ZXN0NzIzOTY5NDMx", "number": 17, "title": "[String intrinsic] optimize string string_equals intrinsic", "createdAt": "2021-09-01T03:00:52Z", "url": "https://github.com/riscv-collab/riscv-openjdk/pull/17", "merged": true, "comments": {"totalCount": 1}, "reviews": {"totalCount": 3}, "reviewRequests": {"totalCount": 1}, "timelineItems": {"totalCount": 3, "pageInfo": {"startCursor": "Y3Vyc29yOnYyOpPPAAABe83j8agFqTc1MTAzMDgyNA==", "endCursor": "Y3Vyc29yOnYyOpPPAAABe93ZIkAFqTc1MjM1NTUwMg==", "hasNextPage": false, "hasPreviousPage": false}, "nodes": [{"comments": {"totalCount": 0}}, {"comments": {"totalCount": 0}}, {"comments": {"totalCount": 0}}]}}, {"id": "MDExOlB1bGxSZXF1ZXN0NzE1Njg3NDQz", "number": 16, "title": "[Misc] Align up InlineSmallCode size with AArch64", "createdAt": "2021-08-19T07:45:25Z", "url": "https://github.com/riscv-collab/riscv-openjdk/pull/16", "merged": true, "comments": {"totalCount": 3}, "reviews": {"totalCount": 5}, "reviewRequests": {"totalCount": 0}, "timelineItems": {"totalCount": 4, "pageInfo": {"startCursor": "Y3Vyc29yOnYyOpPPAAABe3HMNvAFqTczNTc3NTUyOQ==", "endCursor": "Y3Vyc29yOnYyOpPPAAABe6Y2KwgFqTc0NDkyNjc5OA==", "hasNextPage": false, "hasPreviousPage": false}, "nodes": [{"comments": {"totalCount": 1}}, {"comments": {"totalCount": 0}}, {"comments": {"totalCount": 0}}, {"comments": {"totalCount": 0}}]}}, {"id": "MDExOlB1bGxSZXF1ZXN0NzE1NjczOTI3", "number": 15, "title": "[BarrierSetAssembler] Fix a temp register usage in eden_allocate", "createdAt": "2021-08-19T07:24:12Z", "url": "https://github.com/riscv-collab/riscv-openjdk/pull/15", "merged": true, "comments": {"totalCount": 0}, "reviews": {"totalCount": 2}, "reviewRequests": {"totalCount": 0}, "timelineItems": {"totalCount": 2, "pageInfo": {"startCursor": "Y3Vyc29yOnYyOpPPAAABe3HPT-gFqTczNTc3Nzg5MA==", "endCursor": "Y3Vyc29yOnYyOpPPAAABe5v3-cgFqTc0MjYwMzg2OQ==", "hasNextPage": false, "hasPreviousPage": false}, "nodes": [{"comments": {"totalCount": 0}}, {"comments": {"totalCount": 0}}]}}, {"id": "MDExOlB1bGxSZXF1ZXN0NzAwNjg2ODA0", "number": 14, "title": "[String intrinsic] Add string intrinsic string_indexof_char", "createdAt": "2021-07-31T10:02:46Z", "url": "https://github.com/riscv-collab/riscv-openjdk/pull/14", "merged": true, "comments": {"totalCount": 3}, "reviews": {"totalCount": 2}, "reviewRequests": {"totalCount": 1}, "timelineItems": {"totalCount": 2, "pageInfo": {"startCursor": "Y3Vyc29yOnYyOpPPAAABe2FMy6AFqTczNDYwNTAxNg==", "endCursor": "Y3Vyc29yOnYyOpPPAAABe5vk5vgFqTc0MjU4NjUzMg==", "hasNextPage": false, "hasPreviousPage": false}, "nodes": [{"comments": {"totalCount": 0}}, {"comments": {"totalCount": 0}}]}}, {"id": "MDExOlB1bGxSZXF1ZXN0Njk5MzY1MjA5", "number": 13, "title": "[adfile] Fix callee-saved float register definitions: should be SOE", "createdAt": "2021-07-29T09:29:34Z", "url": "https://github.com/riscv-collab/riscv-openjdk/pull/13", "merged": true, "comments": {"totalCount": 3}, "reviews": {"totalCount": 4}, "reviewRequests": {"totalCount": 0}, "timelineItems": {"totalCount": 4, "pageInfo": {"startCursor": "Y3Vyc29yOnYyOpPPAAABewsM9iAFqTcyMDkwMjk5Nw==", "endCursor": "Y3Vyc29yOnYyOpPPAAABexC46VgFqTcyMjEyMjk3OA==", "hasNextPage": false, "hasPreviousPage": false}, "nodes": [{"comments": {"totalCount": 0}}, {"comments": {"totalCount": 0}}, {"comments": {"totalCount": 0}}, {"comments": {"totalCount": 0}}]}}, {"id": "MDExOlB1bGxSZXF1ZXN0Njk5Mjg3ODc5", "number": 12, "title": "[MacroAssembler] Add MacroAssembler::bind(Label) for riscv64", "createdAt": "2021-07-29T07:39:45Z", "url": "https://github.com/riscv-collab/riscv-openjdk/pull/12", "merged": true, "comments": {"totalCount": 1}, "reviews": {"totalCount": 2}, "reviewRequests": {"totalCount": 1}, "timelineItems": {"totalCount": 2, "pageInfo": {"startCursor": "Y3Vyc29yOnYyOpPPAAABevGxedAFqTcxNzkwMjEyMg==", "endCursor": "Y3Vyc29yOnYyOpPPAAABewsL7IAFqTcyMDkwMTk1NQ==", "hasNextPage": false, "hasPreviousPage": false}, "nodes": [{"comments": {"totalCount": 0}}, {"comments": {"totalCount": 0}}]}}, {"id": "MDExOlB1bGxSZXF1ZXN0Njk3NTU2Njkx", "number": 11, "title": "Fix store condition: instruction has wrong operand order", "createdAt": "2021-07-27T05:52:17Z", "url": "https://github.com/riscv-collab/riscv-openjdk/pull/11", "merged": true, "comments": {"totalCount": 0}, "reviews": {"totalCount": 2}, "reviewRequests": {"totalCount": 0}, "timelineItems": {"totalCount": 2, "pageInfo": {"startCursor": "Y3Vyc29yOnYyOpPPAAABeucT-iAFqTcxNTYzMzcwNQ==", "endCursor": "Y3Vyc29yOnYyOpPPAAABeuce6ugFqTcxNTY0NTMyNQ==", "hasNextPage": false, "hasPreviousPage": false}, "nodes": [{"comments": {"totalCount": 0}}, {"comments": {"totalCount": 0}}]}}, {"id": "MDExOlB1bGxSZXF1ZXN0NjkyNTE3NjM2", "number": 10, "title": "Fix pd_clone_address_expressions: base plus offset addressing mode only", "createdAt": "2021-07-19T11:21:36Z", "url": "https://github.com/riscv-collab/riscv-openjdk/pull/10", "merged": true, "comments": {"totalCount": 2}, "reviews": {"totalCount": 2}, "reviewRequests": {"totalCount": 0}, "timelineItems": {"totalCount": 2, "pageInfo": {"startCursor": "Y3Vyc29yOnYyOpPPAAABetKh8BAFqTcxMzUzMzU4NQ==", "endCursor": "Y3Vyc29yOnYyOpPPAAABevFAWOAFqTcxNzc3OTU1Mw==", "hasNextPage": false, "hasPreviousPage": false}, "nodes": [{"comments": {"totalCount": 0}}, {"comments": {"totalCount": 0}}]}}, {"id": "MDExOlB1bGxSZXF1ZXN0NjkxMjg4OTcw", "number": 9, "title": "Fix cmpxchg narrow values: need to sign-extend non-bool results", "createdAt": "2021-07-16T08:17:23Z", "url": "https://github.com/riscv-collab/riscv-openjdk/pull/9", "merged": true, "comments": {"totalCount": 2}, "reviews": {"totalCount": 3}, "reviewRequests": {"totalCount": 0}, "timelineItems": {"totalCount": 3, "pageInfo": {"startCursor": "Y3Vyc29yOnYyOpPPAAABer5kzPgFqTcwOTQxMjYyOA==", "endCursor": "Y3Vyc29yOnYyOpPPAAABetKRB_AFqTcxMzUxOTMzNg==", "hasNextPage": false, "hasPreviousPage": false}, "nodes": [{"comments": {"totalCount": 0}}, {"comments": {"totalCount": 0}}, {"comments": {"totalCount": 0}}]}}, {"id": "MDExOlB1bGxSZXF1ZXN0Njg5NTMwNzIz", "number": 8, "title": "Port missing trampoline logic from AArch64 platform", "createdAt": "2021-07-14T02:40:06Z", "url": "https://github.com/riscv-collab/riscv-openjdk/pull/8", "merged": true, "comments": {"totalCount": 0}, "reviews": {"totalCount": 2}, "reviewRequests": {"totalCount": 0}, "timelineItems": {"totalCount": 2, "pageInfo": {"startCursor": "Y3Vyc29yOnYyOpPPAAABeqOq3dAFqTcwNTg5MTk2OA==", "endCursor": "Y3Vyc29yOnYyOpPPAAABeqPHL9AFqTcwNTkxMTY4OQ==", "hasNextPage": false, "hasPreviousPage": false}, "nodes": [{"comments": {"totalCount": 0}}, {"comments": {"totalCount": 0}}]}}, {"id": "MDExOlB1bGxSZXF1ZXN0NjgyNDM1MDU4", "number": 7, "title": "[Compressed Instructions] Support compressed instructions for RVC", "createdAt": "2021-07-02T08:22:15Z", "url": "https://github.com/riscv-collab/riscv-openjdk/pull/7", "merged": true, "comments": {"totalCount": 6}, "reviews": {"totalCount": 11}, "reviewRequests": {"totalCount": 0}, "timelineItems": {"totalCount": 5, "pageInfo": {"startCursor": "Y3Vyc29yOnYyOpPPAAABe8OgWZgFqTc0ODYyNTM2Ng==", "endCursor": "Y3Vyc29yOnYyOpPPAAABfAto0JgFqTc2MDQwNzYzMA==", "hasNextPage": false, "hasPreviousPage": false}, "nodes": [{"comments": {"totalCount": 0}}, {"comments": {"totalCount": 4}}, {"comments": {"totalCount": 2}}, {"comments": {"totalCount": 0}}, {"comments": {"totalCount": 0}}]}}, {"id": "MDExOlB1bGxSZXF1ZXN0NjczMjQ5NjI3", "number": 6, "title": "improve_float_comparebranch", "createdAt": "2021-06-18T07:50:59Z", "url": "https://github.com/riscv-collab/riscv-openjdk/pull/6", "merged": true, "comments": {"totalCount": 1}, "reviews": {"totalCount": 4}, "reviewRequests": {"totalCount": 0}, "timelineItems": {"totalCount": 3, "pageInfo": {"startCursor": "Y3Vyc29yOnYyOpPPAAABelCNVvAFqTY5MzUxODc1OQ==", "endCursor": "Y3Vyc29yOnYyOpPPAAABemUCZnAFqTY5Nzc3NDExOA==", "hasNextPage": false, "hasPreviousPage": false}, "nodes": [{"comments": {"totalCount": 0}}, {"comments": {"totalCount": 1}}, {"comments": {"totalCount": 0}}]}}, {"id": "MDExOlB1bGxSZXF1ZXN0NjcyNTUwNzkx", "number": 4, "title": "[macroassembler] implement tls function MacroAssembler::get_thread() using tls.ie", "createdAt": "2021-06-17T11:47:19Z", "url": "https://github.com/riscv-collab/riscv-openjdk/pull/4", "merged": true, "comments": {"totalCount": 0}, "reviews": {"totalCount": 4}, "reviewRequests": {"totalCount": 0}, "timelineItems": {"totalCount": 3, "pageInfo": {"startCursor": "Y3Vyc29yOnYyOpPPAAABei1qDfgFqTY4ODA5Mjk2NQ==", "endCursor": "Y3Vyc29yOnYyOpPPAAABekLaD6gFqTY5MjcwOTMwOA==", "hasNextPage": false, "hasPreviousPage": false}, "nodes": [{"comments": {"totalCount": 1}}, {"comments": {"totalCount": 0}}, {"comments": {"totalCount": 0}}]}}, {"id": "MDExOlB1bGxSZXF1ZXN0NjY3OTg4NTk2", "number": 3, "title": "Merge", "createdAt": "2021-06-11T10:38:05Z", "url": "https://github.com/riscv-collab/riscv-openjdk/pull/3", "merged": true, "comments": {"totalCount": 1}, "reviews": {"totalCount": 2}, "reviewRequests": {"totalCount": 0}, "timelineItems": {"totalCount": 2, "pageInfo": {"startCursor": "Y3Vyc29yOnYyOpPPAAABehfYxMAFqTY4NTgxNzczOA==", "endCursor": "Y3Vyc29yOnYyOpPPAAABei1-OggFqTY4ODExNDEzNA==", "hasNextPage": false, "hasPreviousPage": false}, "nodes": [{"comments": {"totalCount": 0}}, {"comments": {"totalCount": 0}}]}}, {"id": "MDExOlB1bGxSZXF1ZXN0NjY3ODU0MDQz", "number": 2, "title": "Bug fix: C1 should not allocate x3, which is the gp register", "createdAt": "2021-06-11T08:30:01Z", "url": "https://github.com/riscv-collab/riscv-openjdk/pull/2", "merged": true, "comments": {"totalCount": 2}, "reviews": {"totalCount": 9}, "reviewRequests": {"totalCount": 0}, "timelineItems": {"totalCount": 8, "pageInfo": {"startCursor": "Y3Vyc29yOnYyOpPPAAABeg9xFLgFqTY4Mzg4NDE2OQ==", "endCursor": "Y3Vyc29yOnYyOpPPAAABehlSQXgFqTY4NjA4NTM5OA==", "hasNextPage": false, "hasPreviousPage": false}, "nodes": [{"comments": {"totalCount": 1}}, {"comments": {"totalCount": 0}}, {"comments": {"totalCount": 0}}, {"comments": {"totalCount": 0}}, {"comments": {"totalCount": 0}}, {"comments": {"totalCount": 0}}, {"comments": {"totalCount": 0}}, {"comments": {"totalCount": 0}}]}}, {"id": "MDExOlB1bGxSZXF1ZXN0NjY2NjIyNjA3", "number": 1, "title": "Fix a register name: \"lr\" is in fact x5", "createdAt": "2021-06-10T07:54:43Z", "url": "https://github.com/riscv-collab/riscv-openjdk/pull/1", "merged": true, "comments": {"totalCount": 0}, "reviews": {"totalCount": 2}, "reviewRequests": {"totalCount": 0}, "timelineItems": {"totalCount": 2, "pageInfo": {"startCursor": "Y3Vyc29yOnYyOpPPAAABefih8GgFqTY4MTM3MTg5Mg==", "endCursor": "Y3Vyc29yOnYyOpPPAAABeflGcbAFqTY4MTQzNTAwNw==", "hasNextPage": false, "hasPreviousPage": false}, "nodes": [{"comments": {"totalCount": 0}}, {"comments": {"totalCount": 0}}]}}]}, "rateLimit": {"limit": 5000, "remaining": 4574, "cost": 1, "resetAt": "2021-10-17T22:14:43Z"}}}