
cpe316_led_counter.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000258  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  080003e0  080003e0  00020004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  080003e0  080003e0  00020004  2**0
                  CONTENTS
  4 .ARM          00000000  080003e0  080003e0  00020004  2**0
                  CONTENTS
  5 .preinit_array 00000000  080003e0  080003e0  00020004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080003e0  080003e0  000103e0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080003e4  080003e4  000103e4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000004  20000000  080003e8  00020000  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000020  20000004  080003ec  00020004  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000024  080003ec  00020024  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020004  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY
 13 .debug_info   00001658  00000000  00000000  00020077  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000004a9  00000000  00000000  000216cf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000200  00000000  00000000  00021b78  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000169  00000000  00000000  00021d78  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00023f86  00000000  00000000  00021ee1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000223d  00000000  00000000  00045e67  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e186c  00000000  00000000  000480a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  0000064c  00000000  00000000  00129910  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000076  00000000  00000000  00129f5c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000004 	.word	0x20000004
 80001a4:	00000000 	.word	0x00000000
 80001a8:	080003c8 	.word	0x080003c8

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000008 	.word	0x20000008
 80001c4:	080003c8 	.word	0x080003c8

080001c8 <main>:
#include "main.h"

int main() {
 80001c8:	b480      	push	{r7}
 80001ca:	b083      	sub	sp, #12
 80001cc:	af00      	add	r7, sp, #0
	uint8_t count;
	uint32_t delay;

	// turn on clock for GPIOC
	RCC->AHB2ENR |= RCC_AHB2ENR_GPIOCEN;
 80001ce:	4b2d      	ldr	r3, [pc, #180]	; (8000284 <main+0xbc>)
 80001d0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80001d2:	4a2c      	ldr	r2, [pc, #176]	; (8000284 <main+0xbc>)
 80001d4:	f043 0304 	orr.w	r3, r3, #4
 80001d8:	64d3      	str	r3, [r2, #76]	; 0x4c

	// set PC[3:0] to output
	GPIOC->MODER &= ~(GPIO_MODER_MODE0);
 80001da:	4b2b      	ldr	r3, [pc, #172]	; (8000288 <main+0xc0>)
 80001dc:	681b      	ldr	r3, [r3, #0]
 80001de:	4a2a      	ldr	r2, [pc, #168]	; (8000288 <main+0xc0>)
 80001e0:	f023 0303 	bic.w	r3, r3, #3
 80001e4:	6013      	str	r3, [r2, #0]
	GPIOC->MODER |= GPIO_MODER_MODE0_0;
 80001e6:	4b28      	ldr	r3, [pc, #160]	; (8000288 <main+0xc0>)
 80001e8:	681b      	ldr	r3, [r3, #0]
 80001ea:	4a27      	ldr	r2, [pc, #156]	; (8000288 <main+0xc0>)
 80001ec:	f043 0301 	orr.w	r3, r3, #1
 80001f0:	6013      	str	r3, [r2, #0]

	GPIOC->MODER &= ~(GPIO_MODER_MODE1);
 80001f2:	4b25      	ldr	r3, [pc, #148]	; (8000288 <main+0xc0>)
 80001f4:	681b      	ldr	r3, [r3, #0]
 80001f6:	4a24      	ldr	r2, [pc, #144]	; (8000288 <main+0xc0>)
 80001f8:	f023 030c 	bic.w	r3, r3, #12
 80001fc:	6013      	str	r3, [r2, #0]
	GPIOC->MODER |= GPIO_MODER_MODE1_0;
 80001fe:	4b22      	ldr	r3, [pc, #136]	; (8000288 <main+0xc0>)
 8000200:	681b      	ldr	r3, [r3, #0]
 8000202:	4a21      	ldr	r2, [pc, #132]	; (8000288 <main+0xc0>)
 8000204:	f043 0304 	orr.w	r3, r3, #4
 8000208:	6013      	str	r3, [r2, #0]

	GPIOC->MODER &= ~(GPIO_MODER_MODE2);
 800020a:	4b1f      	ldr	r3, [pc, #124]	; (8000288 <main+0xc0>)
 800020c:	681b      	ldr	r3, [r3, #0]
 800020e:	4a1e      	ldr	r2, [pc, #120]	; (8000288 <main+0xc0>)
 8000210:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8000214:	6013      	str	r3, [r2, #0]
	GPIOC->MODER |= GPIO_MODER_MODE2_0;
 8000216:	4b1c      	ldr	r3, [pc, #112]	; (8000288 <main+0xc0>)
 8000218:	681b      	ldr	r3, [r3, #0]
 800021a:	4a1b      	ldr	r2, [pc, #108]	; (8000288 <main+0xc0>)
 800021c:	f043 0310 	orr.w	r3, r3, #16
 8000220:	6013      	str	r3, [r2, #0]

	GPIOC->MODER &= ~(GPIO_MODER_MODE3);
 8000222:	4b19      	ldr	r3, [pc, #100]	; (8000288 <main+0xc0>)
 8000224:	681b      	ldr	r3, [r3, #0]
 8000226:	4a18      	ldr	r2, [pc, #96]	; (8000288 <main+0xc0>)
 8000228:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800022c:	6013      	str	r3, [r2, #0]
	GPIOC->MODER |= GPIO_MODER_MODE3_0;
 800022e:	4b16      	ldr	r3, [pc, #88]	; (8000288 <main+0xc0>)
 8000230:	681b      	ldr	r3, [r3, #0]
 8000232:	4a15      	ldr	r2, [pc, #84]	; (8000288 <main+0xc0>)
 8000234:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000238:	6013      	str	r3, [r2, #0]

	count = 0;
 800023a:	2300      	movs	r3, #0
 800023c:	71fb      	strb	r3, [r7, #7]
	while (1) {
		// clear ODR[3:0]
		GPIOC->ODR &= 0xFFF0;
 800023e:	4b12      	ldr	r3, [pc, #72]	; (8000288 <main+0xc0>)
 8000240:	695a      	ldr	r2, [r3, #20]
 8000242:	4911      	ldr	r1, [pc, #68]	; (8000288 <main+0xc0>)
 8000244:	f64f 73f0 	movw	r3, #65520	; 0xfff0
 8000248:	4013      	ands	r3, r2
 800024a:	614b      	str	r3, [r1, #20]
		// set ODR[3:0] to count
		GPIOC->ODR |= (0x000F & count);
 800024c:	4b0e      	ldr	r3, [pc, #56]	; (8000288 <main+0xc0>)
 800024e:	695a      	ldr	r2, [r3, #20]
 8000250:	79fb      	ldrb	r3, [r7, #7]
 8000252:	f003 030f 	and.w	r3, r3, #15
 8000256:	490c      	ldr	r1, [pc, #48]	; (8000288 <main+0xc0>)
 8000258:	4313      	orrs	r3, r2
 800025a:	614b      	str	r3, [r1, #20]

		// delay
		for (delay = 0; delay < 1000; delay++);
 800025c:	2300      	movs	r3, #0
 800025e:	603b      	str	r3, [r7, #0]
 8000260:	e002      	b.n	8000268 <main+0xa0>
 8000262:	683b      	ldr	r3, [r7, #0]
 8000264:	3301      	adds	r3, #1
 8000266:	603b      	str	r3, [r7, #0]
 8000268:	683b      	ldr	r3, [r7, #0]
 800026a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800026e:	d3f8      	bcc.n	8000262 <main+0x9a>

		// reset count to 0 when > 0xF
		if (++count > 0x000F) {
 8000270:	79fb      	ldrb	r3, [r7, #7]
 8000272:	3301      	adds	r3, #1
 8000274:	71fb      	strb	r3, [r7, #7]
 8000276:	79fb      	ldrb	r3, [r7, #7]
 8000278:	2b0f      	cmp	r3, #15
 800027a:	d9e0      	bls.n	800023e <main+0x76>
			count = 0;
 800027c:	2300      	movs	r3, #0
 800027e:	71fb      	strb	r3, [r7, #7]
		GPIOC->ODR &= 0xFFF0;
 8000280:	e7dd      	b.n	800023e <main+0x76>
 8000282:	bf00      	nop
 8000284:	40021000 	.word	0x40021000
 8000288:	48000800 	.word	0x48000800

0800028c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800028c:	b480      	push	{r7}
 800028e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000290:	e7fe      	b.n	8000290 <NMI_Handler+0x4>

08000292 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000292:	b480      	push	{r7}
 8000294:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000296:	e7fe      	b.n	8000296 <HardFault_Handler+0x4>

08000298 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000298:	b480      	push	{r7}
 800029a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800029c:	e7fe      	b.n	800029c <MemManage_Handler+0x4>

0800029e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800029e:	b480      	push	{r7}
 80002a0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80002a2:	e7fe      	b.n	80002a2 <BusFault_Handler+0x4>

080002a4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80002a4:	b480      	push	{r7}
 80002a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80002a8:	e7fe      	b.n	80002a8 <UsageFault_Handler+0x4>

080002aa <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80002aa:	b480      	push	{r7}
 80002ac:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80002ae:	bf00      	nop
 80002b0:	46bd      	mov	sp, r7
 80002b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002b6:	4770      	bx	lr

080002b8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80002b8:	b480      	push	{r7}
 80002ba:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80002bc:	bf00      	nop
 80002be:	46bd      	mov	sp, r7
 80002c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002c4:	4770      	bx	lr

080002c6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80002c6:	b480      	push	{r7}
 80002c8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80002ca:	bf00      	nop
 80002cc:	46bd      	mov	sp, r7
 80002ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002d2:	4770      	bx	lr

080002d4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80002d4:	b580      	push	{r7, lr}
 80002d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80002d8:	f000 f83e 	bl	8000358 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80002dc:	bf00      	nop
 80002de:	bd80      	pop	{r7, pc}

080002e0 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80002e0:	b480      	push	{r7}
 80002e2:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80002e4:	4b06      	ldr	r3, [pc, #24]	; (8000300 <SystemInit+0x20>)
 80002e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80002ea:	4a05      	ldr	r2, [pc, #20]	; (8000300 <SystemInit+0x20>)
 80002ec:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80002f0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 80002f4:	bf00      	nop
 80002f6:	46bd      	mov	sp, r7
 80002f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002fc:	4770      	bx	lr
 80002fe:	bf00      	nop
 8000300:	e000ed00 	.word	0xe000ed00

08000304 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8000304:	f8df d034 	ldr.w	sp, [pc, #52]	; 800033c <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000308:	f7ff ffea 	bl	80002e0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800030c:	480c      	ldr	r0, [pc, #48]	; (8000340 <LoopForever+0x6>)
  ldr r1, =_edata
 800030e:	490d      	ldr	r1, [pc, #52]	; (8000344 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000310:	4a0d      	ldr	r2, [pc, #52]	; (8000348 <LoopForever+0xe>)
  movs r3, #0
 8000312:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000314:	e002      	b.n	800031c <LoopCopyDataInit>

08000316 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000316:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000318:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800031a:	3304      	adds	r3, #4

0800031c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800031c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800031e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000320:	d3f9      	bcc.n	8000316 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000322:	4a0a      	ldr	r2, [pc, #40]	; (800034c <LoopForever+0x12>)
  ldr r4, =_ebss
 8000324:	4c0a      	ldr	r4, [pc, #40]	; (8000350 <LoopForever+0x16>)
  movs r3, #0
 8000326:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000328:	e001      	b.n	800032e <LoopFillZerobss>

0800032a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800032a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800032c:	3204      	adds	r2, #4

0800032e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800032e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000330:	d3fb      	bcc.n	800032a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000332:	f000 f825 	bl	8000380 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000336:	f7ff ff47 	bl	80001c8 <main>

0800033a <LoopForever>:

LoopForever:
    b LoopForever
 800033a:	e7fe      	b.n	800033a <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 800033c:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8000340:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000344:	20000004 	.word	0x20000004
  ldr r2, =_sidata
 8000348:	080003e8 	.word	0x080003e8
  ldr r2, =_sbss
 800034c:	20000004 	.word	0x20000004
  ldr r4, =_ebss
 8000350:	20000024 	.word	0x20000024

08000354 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000354:	e7fe      	b.n	8000354 <ADC1_2_IRQHandler>
	...

08000358 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000358:	b480      	push	{r7}
 800035a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800035c:	4b06      	ldr	r3, [pc, #24]	; (8000378 <HAL_IncTick+0x20>)
 800035e:	781b      	ldrb	r3, [r3, #0]
 8000360:	461a      	mov	r2, r3
 8000362:	4b06      	ldr	r3, [pc, #24]	; (800037c <HAL_IncTick+0x24>)
 8000364:	681b      	ldr	r3, [r3, #0]
 8000366:	4413      	add	r3, r2
 8000368:	4a04      	ldr	r2, [pc, #16]	; (800037c <HAL_IncTick+0x24>)
 800036a:	6013      	str	r3, [r2, #0]
}
 800036c:	bf00      	nop
 800036e:	46bd      	mov	sp, r7
 8000370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000374:	4770      	bx	lr
 8000376:	bf00      	nop
 8000378:	20000000 	.word	0x20000000
 800037c:	20000020 	.word	0x20000020

08000380 <__libc_init_array>:
 8000380:	b570      	push	{r4, r5, r6, lr}
 8000382:	4d0d      	ldr	r5, [pc, #52]	; (80003b8 <__libc_init_array+0x38>)
 8000384:	4c0d      	ldr	r4, [pc, #52]	; (80003bc <__libc_init_array+0x3c>)
 8000386:	1b64      	subs	r4, r4, r5
 8000388:	10a4      	asrs	r4, r4, #2
 800038a:	2600      	movs	r6, #0
 800038c:	42a6      	cmp	r6, r4
 800038e:	d109      	bne.n	80003a4 <__libc_init_array+0x24>
 8000390:	4d0b      	ldr	r5, [pc, #44]	; (80003c0 <__libc_init_array+0x40>)
 8000392:	4c0c      	ldr	r4, [pc, #48]	; (80003c4 <__libc_init_array+0x44>)
 8000394:	f000 f818 	bl	80003c8 <_init>
 8000398:	1b64      	subs	r4, r4, r5
 800039a:	10a4      	asrs	r4, r4, #2
 800039c:	2600      	movs	r6, #0
 800039e:	42a6      	cmp	r6, r4
 80003a0:	d105      	bne.n	80003ae <__libc_init_array+0x2e>
 80003a2:	bd70      	pop	{r4, r5, r6, pc}
 80003a4:	f855 3b04 	ldr.w	r3, [r5], #4
 80003a8:	4798      	blx	r3
 80003aa:	3601      	adds	r6, #1
 80003ac:	e7ee      	b.n	800038c <__libc_init_array+0xc>
 80003ae:	f855 3b04 	ldr.w	r3, [r5], #4
 80003b2:	4798      	blx	r3
 80003b4:	3601      	adds	r6, #1
 80003b6:	e7f2      	b.n	800039e <__libc_init_array+0x1e>
 80003b8:	080003e0 	.word	0x080003e0
 80003bc:	080003e0 	.word	0x080003e0
 80003c0:	080003e0 	.word	0x080003e0
 80003c4:	080003e4 	.word	0x080003e4

080003c8 <_init>:
 80003c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80003ca:	bf00      	nop
 80003cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80003ce:	bc08      	pop	{r3}
 80003d0:	469e      	mov	lr, r3
 80003d2:	4770      	bx	lr

080003d4 <_fini>:
 80003d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80003d6:	bf00      	nop
 80003d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80003da:	bc08      	pop	{r3}
 80003dc:	469e      	mov	lr, r3
 80003de:	4770      	bx	lr
