<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\src\tn_vdp\fpga\tn_vdp_v9918\impl\gwsynthesis\tn_vdp.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>D:\src\tn_vdp\fpga\tn_vdp_v9918\src\tn_vdp_v9918.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>D:\src\tn_vdp\fpga\tn_vdp_v9918\src\tn_vdp_v9918.sdc</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.8.11 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Fri Jun 02 22:02:12 2023
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>21316</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>6741</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>12</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clk</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.518</td>
<td></td>
<td></td>
<td>clk </td>
</tr>
<tr>
<td>clk_100</td>
<td>Generated</td>
<td>9.972</td>
<td>100.286
<td>0.000</td>
<td>4.986</td>
<td>clk </td>
<td>clk</td>
<td>clk_100_w </td>
</tr>
<tr>
<td>clk_50</td>
<td>Generated</td>
<td>19.943</td>
<td>50.143
<td>0.000</td>
<td>9.972</td>
<td>clk_100_w </td>
<td>clk_100</td>
<td>clk_50_w </td>
</tr>
<tr>
<td>clk_25</td>
<td>Generated</td>
<td>39.886</td>
<td>25.071
<td>0.000</td>
<td>19.943</td>
<td>clk_100_w </td>
<td>clk_100</td>
<td>clk_25_w </td>
</tr>
<tr>
<td>clk_125</td>
<td>Generated</td>
<td>7.977</td>
<td>125.357
<td>0.000</td>
<td>3.989</td>
<td>clk_25_w </td>
<td>clk_25</td>
<td>clk_125_w </td>
</tr>
<tr>
<td>clk_audio</td>
<td>Generated</td>
<td>22774.906</td>
<td>0.044
<td>0.000</td>
<td>11387.453</td>
<td>clk_25_w </td>
<td>clk_25</td>
<td>clk_audio_w </td>
</tr>
<tr>
<td>clk_100_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>9.972</td>
<td>100.286
<td>0.000</td>
<td>4.986</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>clk_100_inst/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>clk_100_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>19.943</td>
<td>50.143
<td>0.000</td>
<td>9.972</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>clk_100_inst/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>clk_100_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>29.915</td>
<td>33.429
<td>0.000</td>
<td>14.957</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>clk_100_inst/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>clk_7_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>139.601</td>
<td>7.163
<td>0.000</td>
<td>69.801</td>
<td>clk_25_inst/CLKOUT</td>
<td>clk_25</td>
<td>clk_7_inst/CLKOUT </td>
</tr>
<tr>
<td>clk_125_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>7.977</td>
<td>125.357
<td>0.000</td>
<td>3.989</td>
<td>clk_25_inst/CLKOUT</td>
<td>clk_25</td>
<td>clk_125_inst/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>clk_125_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>15.954</td>
<td>62.679
<td>0.000</td>
<td>7.977</td>
<td>clk_25_inst/CLKOUT</td>
<td>clk_25</td>
<td>clk_125_inst/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>clk_125_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>23.932</td>
<td>41.786
<td>0.000</td>
<td>11.966</td>
<td>clk_25_inst/CLKOUT</td>
<td>clk_25</td>
<td>clk_125_inst/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>clk_3_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>279.202</td>
<td>3.582
<td>0.000</td>
<td>139.601</td>
<td>clk_7_inst/CLKOUT</td>
<td>clk_7_inst/CLKOUT.default_gen_clk</td>
<td>clk_3_inst/CLKOUT </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk_50</td>
<td>50.143(MHz)</td>
<td>52.274(MHz)</td>
<td>11</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>clk_25</td>
<td>25.071(MHz)</td>
<td>43.871(MHz)</td>
<td>9</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>clk_125</td>
<td>125.357(MHz)</td>
<td style="color: #FF0000;" class = "error">110.021(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>clk_audio</td>
<td>0.044(MHz)</td>
<td>208.384(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
<tr>
<td>5</td>
<td>clk_3_inst/CLKOUT.default_gen_clk</td>
<td>3.582(MHz)</td>
<td>433.623(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of clk!</h4>
<h4>No timing paths to get frequency of clk_100!</h4>
<h4>No timing paths to get frequency of clk_100_inst/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of clk_100_inst/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of clk_100_inst/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h4>No timing paths to get frequency of clk_7_inst/CLKOUT.default_gen_clk!</h4>
<h4>No timing paths to get frequency of clk_125_inst/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of clk_125_inst/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of clk_125_inst/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_100</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_100</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_50</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_50</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_25</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_25</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_125</td>
<td>Setup</td>
<td>-10.338</td>
<td>12</td>
</tr>
<tr>
<td>clk_125</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_audio</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_audio</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_100_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_100_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_100_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_100_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_100_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_100_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_7_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_7_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_125_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_125_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_125_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_125_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_125_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_125_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_3_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_3_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-1.112</td>
<td>SPI_MCP3202/sample_counter_3_s0/Q</td>
<td>SPI_MCP3202/sample_counter_6_s0/RESET</td>
<td>clk_125:[R]</td>
<td>clk_125:[R]</td>
<td>7.977</td>
<td>0.000</td>
<td>9.046</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-1.112</td>
<td>SPI_MCP3202/sample_counter_3_s0/Q</td>
<td>SPI_MCP3202/sample_counter_8_s0/RESET</td>
<td>clk_125:[R]</td>
<td>clk_125:[R]</td>
<td>7.977</td>
<td>0.000</td>
<td>9.046</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-1.112</td>
<td>SPI_MCP3202/sample_counter_3_s0/Q</td>
<td>SPI_MCP3202/sample_counter_9_s0/RESET</td>
<td>clk_125:[R]</td>
<td>clk_125:[R]</td>
<td>7.977</td>
<td>0.000</td>
<td>9.046</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-1.105</td>
<td>SPI_MCP3202/sample_counter_3_s0/Q</td>
<td>SPI_MCP3202/sample_counter_1_s0/RESET</td>
<td>clk_125:[R]</td>
<td>clk_125:[R]</td>
<td>7.977</td>
<td>0.000</td>
<td>9.038</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-1.105</td>
<td>SPI_MCP3202/sample_counter_3_s0/Q</td>
<td>SPI_MCP3202/sample_counter_2_s0/RESET</td>
<td>clk_125:[R]</td>
<td>clk_125:[R]</td>
<td>7.977</td>
<td>0.000</td>
<td>9.038</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-1.105</td>
<td>SPI_MCP3202/sample_counter_3_s0/Q</td>
<td>SPI_MCP3202/sample_counter_4_s0/RESET</td>
<td>clk_125:[R]</td>
<td>clk_125:[R]</td>
<td>7.977</td>
<td>0.000</td>
<td>9.038</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-1.105</td>
<td>SPI_MCP3202/sample_counter_3_s0/Q</td>
<td>SPI_MCP3202/sample_counter_5_s0/RESET</td>
<td>clk_125:[R]</td>
<td>clk_125:[R]</td>
<td>7.977</td>
<td>0.000</td>
<td>9.038</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-0.730</td>
<td>SPI_MCP3202/sample_counter_3_s0/Q</td>
<td>SPI_MCP3202/sample_counter_3_s0/RESET</td>
<td>clk_125:[R]</td>
<td>clk_125:[R]</td>
<td>7.977</td>
<td>0.000</td>
<td>8.664</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-0.730</td>
<td>SPI_MCP3202/sample_counter_3_s0/Q</td>
<td>SPI_MCP3202/sample_counter_7_s0/RESET</td>
<td>clk_125:[R]</td>
<td>clk_125:[R]</td>
<td>7.977</td>
<td>0.000</td>
<td>8.664</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-0.401</td>
<td>SPI_MCP3202/sample_counter_3_s0/Q</td>
<td>SPI_MCP3202/sample_counter_0_s1/D</td>
<td>clk_125:[R]</td>
<td>clk_125:[R]</td>
<td>7.977</td>
<td>0.000</td>
<td>7.978</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-0.362</td>
<td>SPI_MCP3202/sample_counter_3_s0/Q</td>
<td>SPI_MCP3202/sample_counter_11_s0/RESET</td>
<td>clk_125:[R]</td>
<td>clk_125:[R]</td>
<td>7.977</td>
<td>0.000</td>
<td>8.296</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-0.362</td>
<td>SPI_MCP3202/sample_counter_3_s0/Q</td>
<td>SPI_MCP3202/sample_counter_10_s0/RESET</td>
<td>clk_125:[R]</td>
<td>clk_125:[R]</td>
<td>7.977</td>
<td>0.000</td>
<td>8.296</td>
</tr>
<tr>
<td>13</td>
<td>0.173</td>
<td>SPI_MCP3202/sample_counter_7_s0/Q</td>
<td>SPI_MCP3202/r_CS_s10/D</td>
<td>clk_125:[R]</td>
<td>clk_125:[R]</td>
<td>7.977</td>
<td>0.000</td>
<td>7.404</td>
</tr>
<tr>
<td>14</td>
<td>0.173</td>
<td>SPI_MCP3202/sample_counter_7_s0/Q</td>
<td>SPI_MCP3202/r_STATE_1_s1/D</td>
<td>clk_125:[R]</td>
<td>clk_125:[R]</td>
<td>7.977</td>
<td>0.000</td>
<td>7.404</td>
</tr>
<tr>
<td>15</td>
<td>0.244</td>
<td>SPI_MCP3202/sample_counter_7_s0/Q</td>
<td>SPI_MCP3202/r_MOSI_s1/D</td>
<td>clk_125:[R]</td>
<td>clk_125:[R]</td>
<td>7.977</td>
<td>0.000</td>
<td>7.333</td>
</tr>
<tr>
<td>16</td>
<td>0.516</td>
<td>SPI_MCP3202/sample_counter_0_s1/Q</td>
<td>SPI_MCP3202/r_DV_s1/CE</td>
<td>clk_125:[R]</td>
<td>clk_125:[R]</td>
<td>7.977</td>
<td>0.000</td>
<td>7.418</td>
</tr>
<tr>
<td>17</td>
<td>0.600</td>
<td>SPI_MCP3202/sample_counter_3_s0/Q</td>
<td>SPI_MCP3202/r_STATE_0_s2/CE</td>
<td>clk_125:[R]</td>
<td>clk_125:[R]</td>
<td>7.977</td>
<td>0.000</td>
<td>7.334</td>
</tr>
<tr>
<td>18</td>
<td>0.813</td>
<td>f18a_core_inst/inst_cpu/inst_gpu/byte_s0/Q</td>
<td>f18a_core_inst/inst_cpu/inst_gpu/alu_reg_1_s0/D</td>
<td>clk_50:[R]</td>
<td>clk_50:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>18.730</td>
</tr>
<tr>
<td>19</td>
<td>0.888</td>
<td>SPI_MCP3202/sample_counter_3_s0/Q</td>
<td>SPI_MCP3202/r_STATE_0_s2/D</td>
<td>clk_125:[R]</td>
<td>clk_125:[R]</td>
<td>7.977</td>
<td>0.000</td>
<td>6.689</td>
</tr>
<tr>
<td>20</td>
<td>0.893</td>
<td>SPI_MCP3202/sample_counter_7_s0/Q</td>
<td>SPI_MCP3202/r_SCK_enable_s1/D</td>
<td>clk_125:[R]</td>
<td>clk_125:[R]</td>
<td>7.977</td>
<td>0.000</td>
<td>6.685</td>
</tr>
<tr>
<td>21</td>
<td>1.028</td>
<td>f18a_core_inst/inst_cpu/inst_gpu/byte_s0/Q</td>
<td>f18a_core_inst/inst_cpu/inst_gpu/alu_reg_0_s0/D</td>
<td>clk_50:[R]</td>
<td>clk_50:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>18.515</td>
</tr>
<tr>
<td>22</td>
<td>1.056</td>
<td>f18a_core_inst/inst_tiles/layer_sel_r_s0/Q</td>
<td>f18a_core_inst/inst_vram/inst_ram/ram_ram_0_0_s/ADB[7]</td>
<td>clk_50:[R]</td>
<td>clk_50:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>18.843</td>
</tr>
<tr>
<td>23</td>
<td>1.195</td>
<td>SPI_MCP3202/r_STATE_1_s1/Q</td>
<td>SPI_MCP3202/r_DATA_7_s0/CE</td>
<td>clk_125:[R]</td>
<td>clk_125:[R]</td>
<td>7.977</td>
<td>0.000</td>
<td>6.739</td>
</tr>
<tr>
<td>24</td>
<td>1.196</td>
<td>SPI_MCP3202/r_STATE_1_s1/Q</td>
<td>SPI_MCP3202/r_DATA_2_s0/CE</td>
<td>clk_125:[R]</td>
<td>clk_125:[R]</td>
<td>7.977</td>
<td>0.000</td>
<td>6.737</td>
</tr>
<tr>
<td>25</td>
<td>1.349</td>
<td>SPI_MCP3202/r_STATE_1_s1/Q</td>
<td>SPI_MCP3202/r_DATA_9_s0/CE</td>
<td>clk_125:[R]</td>
<td>clk_125:[R]</td>
<td>7.977</td>
<td>0.000</td>
<td>6.584</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.286</td>
<td>f18a_core_inst/inst_cpu/inst_gpu/gwe_reg_s0/Q</td>
<td>f18a_core_inst/inst_cpu/inst_gpu/gpuram_gpuram_0_0_s/WRE</td>
<td>clk_50:[R]</td>
<td>clk_50:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.333</td>
</tr>
<tr>
<td>2</td>
<td>0.708</td>
<td>SPI_MCP3202/r_CS_s10/Q</td>
<td>SPI_MCP3202/r_CS_s10/D</td>
<td>clk_125:[R]</td>
<td>clk_125:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>3</td>
<td>0.708</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/internal_clk_audio_counter_wrap_s1/Q</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/internal_clk_audio_counter_wrap_s1/D</td>
<td>clk_audio:[R]</td>
<td>clk_audio:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>4</td>
<td>0.708</td>
<td>hdmi/cy_8_s0/Q</td>
<td>hdmi/cy_8_s0/D</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>5</td>
<td>0.708</td>
<td>f18a_core_inst/inst_sprites/shift_en_s0/Q</td>
<td>f18a_core_inst/inst_sprites/shift_en_s0/D</td>
<td>clk_50:[R]</td>
<td>clk_50:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>6</td>
<td>0.708</td>
<td>f18a_core_inst/inst_sprites/x_expand_2_s0/Q</td>
<td>f18a_core_inst/inst_sprites/x_expand_2_s0/D</td>
<td>clk_50:[R]</td>
<td>clk_50:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>7</td>
<td>0.708</td>
<td>f18a_core_inst/inst_sprites/active_cnt_2_s0/Q</td>
<td>f18a_core_inst/inst_sprites/active_cnt_2_s0/D</td>
<td>clk_50:[R]</td>
<td>clk_50:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>8</td>
<td>0.708</td>
<td>f18a_core_inst/inst_sprites/sprt_state_4_s0/Q</td>
<td>f18a_core_inst/inst_sprites/sprt_state_4_s0/D</td>
<td>clk_50:[R]</td>
<td>clk_50:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>9</td>
<td>0.708</td>
<td>f18a_core_inst/inst_tiles/bml_addr_r_0_s1/Q</td>
<td>f18a_core_inst/inst_tiles/bml_addr_r_0_s1/D</td>
<td>clk_50:[R]</td>
<td>clk_50:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>10</td>
<td>0.708</td>
<td>f18a_core_inst/inst_tiles/bml_xloc_r_0_s0/Q</td>
<td>f18a_core_inst/inst_tiles/bml_xloc_r_0_s0/D</td>
<td>clk_50:[R]</td>
<td>clk_50:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>11</td>
<td>0.708</td>
<td>f18a_core_inst/inst_tiles/fifo_rd_cnt_r_0_s0/Q</td>
<td>f18a_core_inst/inst_tiles/fifo_rd_cnt_r_0_s0/D</td>
<td>clk_50:[R]</td>
<td>clk_50:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>12</td>
<td>0.708</td>
<td>f18a_core_inst/inst_cpu/inst_gpu/inst_divide/count_2_s0/Q</td>
<td>f18a_core_inst/inst_cpu/inst_gpu/inst_divide/count_2_s0/D</td>
<td>clk_50:[R]</td>
<td>clk_50:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>13</td>
<td>0.708</td>
<td>f18a_core_inst/inst_cpu/inst_gpu/inst_divide/count_3_s0/Q</td>
<td>f18a_core_inst/inst_cpu/inst_gpu/inst_divide/count_3_s0/D</td>
<td>clk_50:[R]</td>
<td>clk_50:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>14</td>
<td>0.708</td>
<td>f18a_core_inst/inst_cpu/inst_gpu/shift_cnt_3_s1/Q</td>
<td>f18a_core_inst/inst_cpu/inst_gpu/shift_cnt_3_s1/D</td>
<td>clk_50:[R]</td>
<td>clk_50:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>15</td>
<td>0.708</td>
<td>f18a_core_inst/inst_cpu/inst_gpu/dma_h_cnt_r_2_s0/Q</td>
<td>f18a_core_inst/inst_cpu/inst_gpu/dma_h_cnt_r_2_s0/D</td>
<td>clk_50:[R]</td>
<td>clk_50:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>16</td>
<td>0.708</td>
<td>f18a_core_inst/inst_cpu/inst_gpu/dma_h_cnt_r_1_s0/Q</td>
<td>f18a_core_inst/inst_cpu/inst_gpu/dma_h_cnt_r_1_s0/D</td>
<td>clk_50:[R]</td>
<td>clk_50:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>17</td>
<td>0.708</td>
<td>f18a_core_inst/inst_cpu/inst_gpu/spi_counter_1_s0/Q</td>
<td>f18a_core_inst/inst_cpu/inst_gpu/spi_counter_1_s0/D</td>
<td>clk_50:[R]</td>
<td>clk_50:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>18</td>
<td>0.708</td>
<td>f18a_core_inst/inst_cpu/data_port_mode_s0/Q</td>
<td>f18a_core_inst/inst_cpu/data_port_mode_s0/D</td>
<td>clk_50:[R]</td>
<td>clk_50:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>19</td>
<td>0.708</td>
<td>gromtick_0_s0/Q</td>
<td>gromtick_0_s0/D</td>
<td>clk_3_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_3_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>20</td>
<td>0.709</td>
<td>SPI_MCP3202/SCK_counter_0_s0/Q</td>
<td>SPI_MCP3202/SCK_counter_0_s0/D</td>
<td>clk_125:[R]</td>
<td>clk_125:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>21</td>
<td>0.709</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/cycle_time_stamp_0_s1/Q</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/cycle_time_stamp_0_s1/D</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>22</td>
<td>0.709</td>
<td>hdmi/true_hdmi_output.packet_picker/frame_counter_7_s0/Q</td>
<td>hdmi/true_hdmi_output.packet_picker/frame_counter_7_s0/D</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>23</td>
<td>0.709</td>
<td>hdmi/cx_0_s0/Q</td>
<td>hdmi/cx_0_s0/D</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>24</td>
<td>0.709</td>
<td>f18a_core_inst/inst_sprites/x_expand_3_s0/Q</td>
<td>f18a_core_inst/inst_sprites/x_expand_3_s0/D</td>
<td>clk_50:[R]</td>
<td>clk_50:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>25</td>
<td>0.709</td>
<td>f18a_core_inst/inst_sprites/x_read_addr_7_s0/Q</td>
<td>f18a_core_inst/inst_sprites/x_read_addr_7_s0/D</td>
<td>clk_50:[R]</td>
<td>clk_50:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>2.661</td>
<td>3.911</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_125</td>
<td>SPI_MCP3202/sample_counter_10_s0</td>
</tr>
<tr>
<td>2</td>
<td>2.661</td>
<td>3.911</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_125</td>
<td>SPI_MCP3202/sample_counter_9_s0</td>
</tr>
<tr>
<td>3</td>
<td>2.661</td>
<td>3.911</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_125</td>
<td>SPI_MCP3202/sample_counter_8_s0</td>
</tr>
<tr>
<td>4</td>
<td>2.661</td>
<td>3.911</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_125</td>
<td>SPI_MCP3202/sample_counter_7_s0</td>
</tr>
<tr>
<td>5</td>
<td>2.661</td>
<td>3.911</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_125</td>
<td>SPI_MCP3202/sample_counter_6_s0</td>
</tr>
<tr>
<td>6</td>
<td>2.661</td>
<td>3.911</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_125</td>
<td>SPI_MCP3202/sample_counter_5_s0</td>
</tr>
<tr>
<td>7</td>
<td>2.661</td>
<td>3.911</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_125</td>
<td>SPI_MCP3202/r_DATA_5_s0</td>
</tr>
<tr>
<td>8</td>
<td>2.661</td>
<td>3.911</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_125</td>
<td>SPI_MCP3202/r_DATA_4_s0</td>
</tr>
<tr>
<td>9</td>
<td>2.661</td>
<td>3.911</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_125</td>
<td>SPI_MCP3202/r_STATE_1_s1</td>
</tr>
<tr>
<td>10</td>
<td>2.661</td>
<td>3.911</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_125</td>
<td>SPI_MCP3202/r_STATE_0_s2</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.112</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.290</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.178</td>
</tr>
<tr>
<td class="label">From</td>
<td>SPI_MCP3202/sample_counter_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SPI_MCP3202/sample_counter_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_125:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_125:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_125</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_L</td>
<td>clk_125_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C43[0][B]</td>
<td>SPI_MCP3202/sample_counter_3_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R27C43[0][B]</td>
<td style=" font-weight:bold;">SPI_MCP3202/sample_counter_3_s0/Q</td>
</tr>
<tr>
<td>1.696</td>
<td>0.994</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C45[2][B]</td>
<td>SPI_MCP3202/n303_s10/I1</td>
</tr>
<tr>
<td>2.795</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R25C45[2][B]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n303_s10/F</td>
</tr>
<tr>
<td>3.301</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C43[2][B]</td>
<td>SPI_MCP3202/n32_s4/I3</td>
</tr>
<tr>
<td>4.333</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C43[2][B]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n32_s4/F</td>
</tr>
<tr>
<td>4.338</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C43[3][A]</td>
<td>SPI_MCP3202/n32_s3/I0</td>
</tr>
<tr>
<td>5.370</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C43[3][A]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n32_s3/F</td>
</tr>
<tr>
<td>6.175</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C42[3][A]</td>
<td>SPI_MCP3202/n32_s2/I2</td>
</tr>
<tr>
<td>6.977</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R26C42[3][A]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n32_s2/F</td>
</tr>
<tr>
<td>7.400</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C42[1][B]</td>
<td>SPI_MCP3202/n32_s1/I0</td>
</tr>
<tr>
<td>8.202</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R27C42[1][B]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n32_s1/F</td>
</tr>
<tr>
<td>9.290</td>
<td>1.088</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C45[1][A]</td>
<td style=" font-weight:bold;">SPI_MCP3202/sample_counter_6_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.977</td>
<td>7.977</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.977</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_125</td>
</tr>
<tr>
<td>7.977</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_L</td>
<td>clk_125_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.221</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C45[1][A]</td>
<td>SPI_MCP3202/sample_counter_6_s0/CLK</td>
</tr>
<tr>
<td>8.178</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C45[1][A]</td>
<td>SPI_MCP3202/sample_counter_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.977</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.767, 52.698%; route: 3.820, 42.235%; tC2Q: 0.458, 5.067%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.112</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.290</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.178</td>
</tr>
<tr>
<td class="label">From</td>
<td>SPI_MCP3202/sample_counter_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SPI_MCP3202/sample_counter_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_125:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_125:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_125</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_L</td>
<td>clk_125_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C43[0][B]</td>
<td>SPI_MCP3202/sample_counter_3_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R27C43[0][B]</td>
<td style=" font-weight:bold;">SPI_MCP3202/sample_counter_3_s0/Q</td>
</tr>
<tr>
<td>1.696</td>
<td>0.994</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C45[2][B]</td>
<td>SPI_MCP3202/n303_s10/I1</td>
</tr>
<tr>
<td>2.795</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R25C45[2][B]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n303_s10/F</td>
</tr>
<tr>
<td>3.301</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C43[2][B]</td>
<td>SPI_MCP3202/n32_s4/I3</td>
</tr>
<tr>
<td>4.333</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C43[2][B]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n32_s4/F</td>
</tr>
<tr>
<td>4.338</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C43[3][A]</td>
<td>SPI_MCP3202/n32_s3/I0</td>
</tr>
<tr>
<td>5.370</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C43[3][A]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n32_s3/F</td>
</tr>
<tr>
<td>6.175</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C42[3][A]</td>
<td>SPI_MCP3202/n32_s2/I2</td>
</tr>
<tr>
<td>6.977</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R26C42[3][A]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n32_s2/F</td>
</tr>
<tr>
<td>7.400</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C42[1][B]</td>
<td>SPI_MCP3202/n32_s1/I0</td>
</tr>
<tr>
<td>8.202</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R27C42[1][B]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n32_s1/F</td>
</tr>
<tr>
<td>9.290</td>
<td>1.088</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C45[0][B]</td>
<td style=" font-weight:bold;">SPI_MCP3202/sample_counter_8_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.977</td>
<td>7.977</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.977</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_125</td>
</tr>
<tr>
<td>7.977</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_L</td>
<td>clk_125_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.221</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C45[0][B]</td>
<td>SPI_MCP3202/sample_counter_8_s0/CLK</td>
</tr>
<tr>
<td>8.178</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C45[0][B]</td>
<td>SPI_MCP3202/sample_counter_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.977</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.767, 52.698%; route: 3.820, 42.235%; tC2Q: 0.458, 5.067%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.112</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.290</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.178</td>
</tr>
<tr>
<td class="label">From</td>
<td>SPI_MCP3202/sample_counter_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SPI_MCP3202/sample_counter_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_125:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_125:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_125</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_L</td>
<td>clk_125_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C43[0][B]</td>
<td>SPI_MCP3202/sample_counter_3_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R27C43[0][B]</td>
<td style=" font-weight:bold;">SPI_MCP3202/sample_counter_3_s0/Q</td>
</tr>
<tr>
<td>1.696</td>
<td>0.994</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C45[2][B]</td>
<td>SPI_MCP3202/n303_s10/I1</td>
</tr>
<tr>
<td>2.795</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R25C45[2][B]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n303_s10/F</td>
</tr>
<tr>
<td>3.301</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C43[2][B]</td>
<td>SPI_MCP3202/n32_s4/I3</td>
</tr>
<tr>
<td>4.333</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C43[2][B]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n32_s4/F</td>
</tr>
<tr>
<td>4.338</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C43[3][A]</td>
<td>SPI_MCP3202/n32_s3/I0</td>
</tr>
<tr>
<td>5.370</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C43[3][A]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n32_s3/F</td>
</tr>
<tr>
<td>6.175</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C42[3][A]</td>
<td>SPI_MCP3202/n32_s2/I2</td>
</tr>
<tr>
<td>6.977</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R26C42[3][A]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n32_s2/F</td>
</tr>
<tr>
<td>7.400</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C42[1][B]</td>
<td>SPI_MCP3202/n32_s1/I0</td>
</tr>
<tr>
<td>8.202</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R27C42[1][B]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n32_s1/F</td>
</tr>
<tr>
<td>9.290</td>
<td>1.088</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C45[2][A]</td>
<td style=" font-weight:bold;">SPI_MCP3202/sample_counter_9_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.977</td>
<td>7.977</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.977</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_125</td>
</tr>
<tr>
<td>7.977</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_L</td>
<td>clk_125_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.221</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C45[2][A]</td>
<td>SPI_MCP3202/sample_counter_9_s0/CLK</td>
</tr>
<tr>
<td>8.178</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C45[2][A]</td>
<td>SPI_MCP3202/sample_counter_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.977</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.767, 52.698%; route: 3.820, 42.235%; tC2Q: 0.458, 5.067%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.105</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.282</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.178</td>
</tr>
<tr>
<td class="label">From</td>
<td>SPI_MCP3202/sample_counter_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SPI_MCP3202/sample_counter_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_125:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_125:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_125</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_L</td>
<td>clk_125_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C43[0][B]</td>
<td>SPI_MCP3202/sample_counter_3_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R27C43[0][B]</td>
<td style=" font-weight:bold;">SPI_MCP3202/sample_counter_3_s0/Q</td>
</tr>
<tr>
<td>1.696</td>
<td>0.994</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C45[2][B]</td>
<td>SPI_MCP3202/n303_s10/I1</td>
</tr>
<tr>
<td>2.795</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R25C45[2][B]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n303_s10/F</td>
</tr>
<tr>
<td>3.301</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C43[2][B]</td>
<td>SPI_MCP3202/n32_s4/I3</td>
</tr>
<tr>
<td>4.333</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C43[2][B]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n32_s4/F</td>
</tr>
<tr>
<td>4.338</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C43[3][A]</td>
<td>SPI_MCP3202/n32_s3/I0</td>
</tr>
<tr>
<td>5.370</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C43[3][A]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n32_s3/F</td>
</tr>
<tr>
<td>6.175</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C42[3][A]</td>
<td>SPI_MCP3202/n32_s2/I2</td>
</tr>
<tr>
<td>6.977</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R26C42[3][A]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n32_s2/F</td>
</tr>
<tr>
<td>7.400</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C42[1][B]</td>
<td>SPI_MCP3202/n32_s1/I0</td>
</tr>
<tr>
<td>8.202</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R27C42[1][B]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n32_s1/F</td>
</tr>
<tr>
<td>9.282</td>
<td>1.081</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C46[0][B]</td>
<td style=" font-weight:bold;">SPI_MCP3202/sample_counter_1_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.977</td>
<td>7.977</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.977</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_125</td>
</tr>
<tr>
<td>7.977</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_L</td>
<td>clk_125_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.221</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C46[0][B]</td>
<td>SPI_MCP3202/sample_counter_1_s0/CLK</td>
</tr>
<tr>
<td>8.178</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C46[0][B]</td>
<td>SPI_MCP3202/sample_counter_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.977</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.767, 52.741%; route: 3.813, 42.188%; tC2Q: 0.458, 5.071%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.105</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.282</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.178</td>
</tr>
<tr>
<td class="label">From</td>
<td>SPI_MCP3202/sample_counter_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SPI_MCP3202/sample_counter_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_125:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_125:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_125</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_L</td>
<td>clk_125_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C43[0][B]</td>
<td>SPI_MCP3202/sample_counter_3_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R27C43[0][B]</td>
<td style=" font-weight:bold;">SPI_MCP3202/sample_counter_3_s0/Q</td>
</tr>
<tr>
<td>1.696</td>
<td>0.994</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C45[2][B]</td>
<td>SPI_MCP3202/n303_s10/I1</td>
</tr>
<tr>
<td>2.795</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R25C45[2][B]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n303_s10/F</td>
</tr>
<tr>
<td>3.301</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C43[2][B]</td>
<td>SPI_MCP3202/n32_s4/I3</td>
</tr>
<tr>
<td>4.333</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C43[2][B]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n32_s4/F</td>
</tr>
<tr>
<td>4.338</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C43[3][A]</td>
<td>SPI_MCP3202/n32_s3/I0</td>
</tr>
<tr>
<td>5.370</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C43[3][A]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n32_s3/F</td>
</tr>
<tr>
<td>6.175</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C42[3][A]</td>
<td>SPI_MCP3202/n32_s2/I2</td>
</tr>
<tr>
<td>6.977</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R26C42[3][A]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n32_s2/F</td>
</tr>
<tr>
<td>7.400</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C42[1][B]</td>
<td>SPI_MCP3202/n32_s1/I0</td>
</tr>
<tr>
<td>8.202</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R27C42[1][B]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n32_s1/F</td>
</tr>
<tr>
<td>9.282</td>
<td>1.081</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C46[1][A]</td>
<td style=" font-weight:bold;">SPI_MCP3202/sample_counter_2_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.977</td>
<td>7.977</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.977</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_125</td>
</tr>
<tr>
<td>7.977</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_L</td>
<td>clk_125_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.221</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C46[1][A]</td>
<td>SPI_MCP3202/sample_counter_2_s0/CLK</td>
</tr>
<tr>
<td>8.178</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C46[1][A]</td>
<td>SPI_MCP3202/sample_counter_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.977</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.767, 52.741%; route: 3.813, 42.188%; tC2Q: 0.458, 5.071%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.105</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.282</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.178</td>
</tr>
<tr>
<td class="label">From</td>
<td>SPI_MCP3202/sample_counter_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SPI_MCP3202/sample_counter_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_125:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_125:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_125</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_L</td>
<td>clk_125_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C43[0][B]</td>
<td>SPI_MCP3202/sample_counter_3_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R27C43[0][B]</td>
<td style=" font-weight:bold;">SPI_MCP3202/sample_counter_3_s0/Q</td>
</tr>
<tr>
<td>1.696</td>
<td>0.994</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C45[2][B]</td>
<td>SPI_MCP3202/n303_s10/I1</td>
</tr>
<tr>
<td>2.795</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R25C45[2][B]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n303_s10/F</td>
</tr>
<tr>
<td>3.301</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C43[2][B]</td>
<td>SPI_MCP3202/n32_s4/I3</td>
</tr>
<tr>
<td>4.333</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C43[2][B]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n32_s4/F</td>
</tr>
<tr>
<td>4.338</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C43[3][A]</td>
<td>SPI_MCP3202/n32_s3/I0</td>
</tr>
<tr>
<td>5.370</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C43[3][A]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n32_s3/F</td>
</tr>
<tr>
<td>6.175</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C42[3][A]</td>
<td>SPI_MCP3202/n32_s2/I2</td>
</tr>
<tr>
<td>6.977</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R26C42[3][A]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n32_s2/F</td>
</tr>
<tr>
<td>7.400</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C42[1][B]</td>
<td>SPI_MCP3202/n32_s1/I0</td>
</tr>
<tr>
<td>8.202</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R27C42[1][B]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n32_s1/F</td>
</tr>
<tr>
<td>9.282</td>
<td>1.081</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C46[1][B]</td>
<td style=" font-weight:bold;">SPI_MCP3202/sample_counter_4_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.977</td>
<td>7.977</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.977</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_125</td>
</tr>
<tr>
<td>7.977</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_L</td>
<td>clk_125_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.221</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C46[1][B]</td>
<td>SPI_MCP3202/sample_counter_4_s0/CLK</td>
</tr>
<tr>
<td>8.178</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C46[1][B]</td>
<td>SPI_MCP3202/sample_counter_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.977</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.767, 52.741%; route: 3.813, 42.188%; tC2Q: 0.458, 5.071%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.105</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.282</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.178</td>
</tr>
<tr>
<td class="label">From</td>
<td>SPI_MCP3202/sample_counter_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SPI_MCP3202/sample_counter_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_125:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_125:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_125</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_L</td>
<td>clk_125_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C43[0][B]</td>
<td>SPI_MCP3202/sample_counter_3_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R27C43[0][B]</td>
<td style=" font-weight:bold;">SPI_MCP3202/sample_counter_3_s0/Q</td>
</tr>
<tr>
<td>1.696</td>
<td>0.994</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C45[2][B]</td>
<td>SPI_MCP3202/n303_s10/I1</td>
</tr>
<tr>
<td>2.795</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R25C45[2][B]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n303_s10/F</td>
</tr>
<tr>
<td>3.301</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C43[2][B]</td>
<td>SPI_MCP3202/n32_s4/I3</td>
</tr>
<tr>
<td>4.333</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C43[2][B]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n32_s4/F</td>
</tr>
<tr>
<td>4.338</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C43[3][A]</td>
<td>SPI_MCP3202/n32_s3/I0</td>
</tr>
<tr>
<td>5.370</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C43[3][A]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n32_s3/F</td>
</tr>
<tr>
<td>6.175</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C42[3][A]</td>
<td>SPI_MCP3202/n32_s2/I2</td>
</tr>
<tr>
<td>6.977</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R26C42[3][A]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n32_s2/F</td>
</tr>
<tr>
<td>7.400</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C42[1][B]</td>
<td>SPI_MCP3202/n32_s1/I0</td>
</tr>
<tr>
<td>8.202</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R27C42[1][B]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n32_s1/F</td>
</tr>
<tr>
<td>9.282</td>
<td>1.081</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C46[0][A]</td>
<td style=" font-weight:bold;">SPI_MCP3202/sample_counter_5_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.977</td>
<td>7.977</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.977</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_125</td>
</tr>
<tr>
<td>7.977</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_L</td>
<td>clk_125_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.221</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C46[0][A]</td>
<td>SPI_MCP3202/sample_counter_5_s0/CLK</td>
</tr>
<tr>
<td>8.178</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C46[0][A]</td>
<td>SPI_MCP3202/sample_counter_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.977</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.767, 52.741%; route: 3.813, 42.188%; tC2Q: 0.458, 5.071%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.907</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.178</td>
</tr>
<tr>
<td class="label">From</td>
<td>SPI_MCP3202/sample_counter_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SPI_MCP3202/sample_counter_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_125:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_125:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_125</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_L</td>
<td>clk_125_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C43[0][B]</td>
<td>SPI_MCP3202/sample_counter_3_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R27C43[0][B]</td>
<td style=" font-weight:bold;">SPI_MCP3202/sample_counter_3_s0/Q</td>
</tr>
<tr>
<td>1.696</td>
<td>0.994</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C45[2][B]</td>
<td>SPI_MCP3202/n303_s10/I1</td>
</tr>
<tr>
<td>2.795</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R25C45[2][B]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n303_s10/F</td>
</tr>
<tr>
<td>3.301</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C43[2][B]</td>
<td>SPI_MCP3202/n32_s4/I3</td>
</tr>
<tr>
<td>4.333</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C43[2][B]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n32_s4/F</td>
</tr>
<tr>
<td>4.338</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C43[3][A]</td>
<td>SPI_MCP3202/n32_s3/I0</td>
</tr>
<tr>
<td>5.370</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C43[3][A]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n32_s3/F</td>
</tr>
<tr>
<td>6.175</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C42[3][A]</td>
<td>SPI_MCP3202/n32_s2/I2</td>
</tr>
<tr>
<td>6.977</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R26C42[3][A]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n32_s2/F</td>
</tr>
<tr>
<td>7.400</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C42[1][B]</td>
<td>SPI_MCP3202/n32_s1/I0</td>
</tr>
<tr>
<td>8.202</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R27C42[1][B]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n32_s1/F</td>
</tr>
<tr>
<td>8.907</td>
<td>0.706</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C43[0][B]</td>
<td style=" font-weight:bold;">SPI_MCP3202/sample_counter_3_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.977</td>
<td>7.977</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.977</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_125</td>
</tr>
<tr>
<td>7.977</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_L</td>
<td>clk_125_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.221</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C43[0][B]</td>
<td>SPI_MCP3202/sample_counter_3_s0/CLK</td>
</tr>
<tr>
<td>8.178</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C43[0][B]</td>
<td>SPI_MCP3202/sample_counter_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.977</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.767, 55.024%; route: 3.438, 39.686%; tC2Q: 0.458, 5.290%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.907</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.178</td>
</tr>
<tr>
<td class="label">From</td>
<td>SPI_MCP3202/sample_counter_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SPI_MCP3202/sample_counter_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_125:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_125:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_125</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_L</td>
<td>clk_125_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C43[0][B]</td>
<td>SPI_MCP3202/sample_counter_3_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R27C43[0][B]</td>
<td style=" font-weight:bold;">SPI_MCP3202/sample_counter_3_s0/Q</td>
</tr>
<tr>
<td>1.696</td>
<td>0.994</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C45[2][B]</td>
<td>SPI_MCP3202/n303_s10/I1</td>
</tr>
<tr>
<td>2.795</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R25C45[2][B]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n303_s10/F</td>
</tr>
<tr>
<td>3.301</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C43[2][B]</td>
<td>SPI_MCP3202/n32_s4/I3</td>
</tr>
<tr>
<td>4.333</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C43[2][B]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n32_s4/F</td>
</tr>
<tr>
<td>4.338</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C43[3][A]</td>
<td>SPI_MCP3202/n32_s3/I0</td>
</tr>
<tr>
<td>5.370</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C43[3][A]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n32_s3/F</td>
</tr>
<tr>
<td>6.175</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C42[3][A]</td>
<td>SPI_MCP3202/n32_s2/I2</td>
</tr>
<tr>
<td>6.977</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R26C42[3][A]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n32_s2/F</td>
</tr>
<tr>
<td>7.400</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C42[1][B]</td>
<td>SPI_MCP3202/n32_s1/I0</td>
</tr>
<tr>
<td>8.202</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R27C42[1][B]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n32_s1/F</td>
</tr>
<tr>
<td>8.907</td>
<td>0.706</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C43[0][A]</td>
<td style=" font-weight:bold;">SPI_MCP3202/sample_counter_7_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.977</td>
<td>7.977</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.977</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_125</td>
</tr>
<tr>
<td>7.977</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_L</td>
<td>clk_125_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.221</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C43[0][A]</td>
<td>SPI_MCP3202/sample_counter_7_s0/CLK</td>
</tr>
<tr>
<td>8.178</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C43[0][A]</td>
<td>SPI_MCP3202/sample_counter_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.977</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.767, 55.024%; route: 3.438, 39.686%; tC2Q: 0.458, 5.290%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.401</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.222</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.821</td>
</tr>
<tr>
<td class="label">From</td>
<td>SPI_MCP3202/sample_counter_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SPI_MCP3202/sample_counter_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_125:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_125:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_125</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_L</td>
<td>clk_125_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C43[0][B]</td>
<td>SPI_MCP3202/sample_counter_3_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R27C43[0][B]</td>
<td style=" font-weight:bold;">SPI_MCP3202/sample_counter_3_s0/Q</td>
</tr>
<tr>
<td>1.696</td>
<td>0.994</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C45[2][B]</td>
<td>SPI_MCP3202/n303_s10/I1</td>
</tr>
<tr>
<td>2.795</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R25C45[2][B]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n303_s10/F</td>
</tr>
<tr>
<td>3.301</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C43[2][B]</td>
<td>SPI_MCP3202/n32_s4/I3</td>
</tr>
<tr>
<td>4.333</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C43[2][B]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n32_s4/F</td>
</tr>
<tr>
<td>4.338</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C43[3][A]</td>
<td>SPI_MCP3202/n32_s3/I0</td>
</tr>
<tr>
<td>5.370</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C43[3][A]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n32_s3/F</td>
</tr>
<tr>
<td>6.175</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C42[3][A]</td>
<td>SPI_MCP3202/n32_s2/I2</td>
</tr>
<tr>
<td>6.977</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R26C42[3][A]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n32_s2/F</td>
</tr>
<tr>
<td>7.400</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C42[1][A]</td>
<td>SPI_MCP3202/sample_counter_0_s4/I1</td>
</tr>
<tr>
<td>8.222</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C42[1][A]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/sample_counter_0_s4/F</td>
</tr>
<tr>
<td>8.222</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C42[1][A]</td>
<td style=" font-weight:bold;">SPI_MCP3202/sample_counter_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.977</td>
<td>7.977</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.977</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_125</td>
</tr>
<tr>
<td>7.977</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_L</td>
<td>clk_125_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.221</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C42[1][A]</td>
<td>SPI_MCP3202/sample_counter_0_s1/CLK</td>
</tr>
<tr>
<td>7.821</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C42[1][A]</td>
<td>SPI_MCP3202/sample_counter_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.977</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.787, 60.004%; route: 2.732, 34.250%; tC2Q: 0.458, 5.745%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.362</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.540</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.178</td>
</tr>
<tr>
<td class="label">From</td>
<td>SPI_MCP3202/sample_counter_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SPI_MCP3202/sample_counter_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_125:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_125:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_125</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_L</td>
<td>clk_125_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C43[0][B]</td>
<td>SPI_MCP3202/sample_counter_3_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R27C43[0][B]</td>
<td style=" font-weight:bold;">SPI_MCP3202/sample_counter_3_s0/Q</td>
</tr>
<tr>
<td>1.696</td>
<td>0.994</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C45[2][B]</td>
<td>SPI_MCP3202/n303_s10/I1</td>
</tr>
<tr>
<td>2.795</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R25C45[2][B]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n303_s10/F</td>
</tr>
<tr>
<td>3.301</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C43[2][B]</td>
<td>SPI_MCP3202/n32_s4/I3</td>
</tr>
<tr>
<td>4.333</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C43[2][B]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n32_s4/F</td>
</tr>
<tr>
<td>4.338</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C43[3][A]</td>
<td>SPI_MCP3202/n32_s3/I0</td>
</tr>
<tr>
<td>5.370</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C43[3][A]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n32_s3/F</td>
</tr>
<tr>
<td>6.175</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C42[3][A]</td>
<td>SPI_MCP3202/n32_s2/I2</td>
</tr>
<tr>
<td>6.977</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R26C42[3][A]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n32_s2/F</td>
</tr>
<tr>
<td>7.400</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C42[1][B]</td>
<td>SPI_MCP3202/n32_s1/I0</td>
</tr>
<tr>
<td>8.202</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R27C42[1][B]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n32_s1/F</td>
</tr>
<tr>
<td>8.540</td>
<td>0.338</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C42[0][B]</td>
<td style=" font-weight:bold;">SPI_MCP3202/sample_counter_11_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.977</td>
<td>7.977</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.977</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_125</td>
</tr>
<tr>
<td>7.977</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_L</td>
<td>clk_125_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.221</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C42[0][B]</td>
<td>SPI_MCP3202/sample_counter_11_s0/CLK</td>
</tr>
<tr>
<td>8.178</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C42[0][B]</td>
<td>SPI_MCP3202/sample_counter_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.977</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.767, 57.462%; route: 3.071, 37.014%; tC2Q: 0.458, 5.525%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.362</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.540</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.178</td>
</tr>
<tr>
<td class="label">From</td>
<td>SPI_MCP3202/sample_counter_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SPI_MCP3202/sample_counter_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_125:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_125:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_125</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_L</td>
<td>clk_125_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C43[0][B]</td>
<td>SPI_MCP3202/sample_counter_3_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R27C43[0][B]</td>
<td style=" font-weight:bold;">SPI_MCP3202/sample_counter_3_s0/Q</td>
</tr>
<tr>
<td>1.696</td>
<td>0.994</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C45[2][B]</td>
<td>SPI_MCP3202/n303_s10/I1</td>
</tr>
<tr>
<td>2.795</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R25C45[2][B]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n303_s10/F</td>
</tr>
<tr>
<td>3.301</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C43[2][B]</td>
<td>SPI_MCP3202/n32_s4/I3</td>
</tr>
<tr>
<td>4.333</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C43[2][B]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n32_s4/F</td>
</tr>
<tr>
<td>4.338</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C43[3][A]</td>
<td>SPI_MCP3202/n32_s3/I0</td>
</tr>
<tr>
<td>5.370</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C43[3][A]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n32_s3/F</td>
</tr>
<tr>
<td>6.175</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C42[3][A]</td>
<td>SPI_MCP3202/n32_s2/I2</td>
</tr>
<tr>
<td>6.977</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R26C42[3][A]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n32_s2/F</td>
</tr>
<tr>
<td>7.400</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C42[1][B]</td>
<td>SPI_MCP3202/n32_s1/I0</td>
</tr>
<tr>
<td>8.202</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R27C42[1][B]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n32_s1/F</td>
</tr>
<tr>
<td>8.540</td>
<td>0.338</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C42[0][A]</td>
<td style=" font-weight:bold;">SPI_MCP3202/sample_counter_10_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.977</td>
<td>7.977</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.977</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_125</td>
</tr>
<tr>
<td>7.977</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_L</td>
<td>clk_125_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.221</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C42[0][A]</td>
<td>SPI_MCP3202/sample_counter_10_s0/CLK</td>
</tr>
<tr>
<td>8.178</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C42[0][A]</td>
<td>SPI_MCP3202/sample_counter_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.977</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.767, 57.462%; route: 3.071, 37.014%; tC2Q: 0.458, 5.525%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.173</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.648</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.821</td>
</tr>
<tr>
<td class="label">From</td>
<td>SPI_MCP3202/sample_counter_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SPI_MCP3202/r_CS_s10</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_125:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_125:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_125</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_L</td>
<td>clk_125_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C43[0][A]</td>
<td>SPI_MCP3202/sample_counter_7_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R27C43[0][A]</td>
<td style=" font-weight:bold;">SPI_MCP3202/sample_counter_7_s0/Q</td>
</tr>
<tr>
<td>1.705</td>
<td>1.003</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C45[0][B]</td>
<td>SPI_MCP3202/n296_s7/I0</td>
</tr>
<tr>
<td>2.331</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R25C45[0][B]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n296_s7/F</td>
</tr>
<tr>
<td>3.141</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C43[1][A]</td>
<td>SPI_MCP3202/n257_s8/I3</td>
</tr>
<tr>
<td>4.240</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R25C43[1][A]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n257_s8/F</td>
</tr>
<tr>
<td>5.061</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C44[0][A]</td>
<td>SPI_MCP3202/n257_s6/I2</td>
</tr>
<tr>
<td>6.122</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R26C44[0][A]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n257_s6/F</td>
</tr>
<tr>
<td>6.549</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C45[1][A]</td>
<td>SPI_MCP3202/r_CS_s12/I2</td>
</tr>
<tr>
<td>7.648</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C45[1][A]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/r_CS_s12/F</td>
</tr>
<tr>
<td>7.648</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C45[1][A]</td>
<td style=" font-weight:bold;">SPI_MCP3202/r_CS_s10/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.977</td>
<td>7.977</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.977</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_125</td>
</tr>
<tr>
<td>7.977</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_L</td>
<td>clk_125_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.221</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C45[1][A]</td>
<td>SPI_MCP3202/r_CS_s10/CLK</td>
</tr>
<tr>
<td>7.821</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C45[1][A]</td>
<td>SPI_MCP3202/r_CS_s10</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.977</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.885, 52.473%; route: 3.061, 41.337%; tC2Q: 0.458, 6.190%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.173</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.648</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.821</td>
</tr>
<tr>
<td class="label">From</td>
<td>SPI_MCP3202/sample_counter_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SPI_MCP3202/r_STATE_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_125:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_125:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_125</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_L</td>
<td>clk_125_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C43[0][A]</td>
<td>SPI_MCP3202/sample_counter_7_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R27C43[0][A]</td>
<td style=" font-weight:bold;">SPI_MCP3202/sample_counter_7_s0/Q</td>
</tr>
<tr>
<td>1.705</td>
<td>1.003</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C45[0][B]</td>
<td>SPI_MCP3202/n296_s7/I0</td>
</tr>
<tr>
<td>2.331</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R25C45[0][B]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n296_s7/F</td>
</tr>
<tr>
<td>3.141</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C43[1][A]</td>
<td>SPI_MCP3202/n257_s8/I3</td>
</tr>
<tr>
<td>4.240</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R25C43[1][A]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n257_s8/F</td>
</tr>
<tr>
<td>5.061</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C44[0][A]</td>
<td>SPI_MCP3202/n257_s6/I2</td>
</tr>
<tr>
<td>6.122</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R26C44[0][A]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n257_s6/F</td>
</tr>
<tr>
<td>6.549</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C45[0][A]</td>
<td>SPI_MCP3202/n303_s6/I0</td>
</tr>
<tr>
<td>7.648</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C45[0][A]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n303_s6/F</td>
</tr>
<tr>
<td>7.648</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C45[0][A]</td>
<td style=" font-weight:bold;">SPI_MCP3202/r_STATE_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.977</td>
<td>7.977</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.977</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_125</td>
</tr>
<tr>
<td>7.977</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_L</td>
<td>clk_125_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.221</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C45[0][A]</td>
<td>SPI_MCP3202/r_STATE_1_s1/CLK</td>
</tr>
<tr>
<td>7.821</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C45[0][A]</td>
<td>SPI_MCP3202/r_STATE_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.977</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.885, 52.473%; route: 3.061, 41.337%; tC2Q: 0.458, 6.190%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.244</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.577</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.821</td>
</tr>
<tr>
<td class="label">From</td>
<td>SPI_MCP3202/sample_counter_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SPI_MCP3202/r_MOSI_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_125:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_125:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_125</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_L</td>
<td>clk_125_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C43[0][A]</td>
<td>SPI_MCP3202/sample_counter_7_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R27C43[0][A]</td>
<td style=" font-weight:bold;">SPI_MCP3202/sample_counter_7_s0/Q</td>
</tr>
<tr>
<td>1.705</td>
<td>1.003</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C45[0][B]</td>
<td>SPI_MCP3202/n296_s7/I0</td>
</tr>
<tr>
<td>2.331</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R25C45[0][B]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n296_s7/F</td>
</tr>
<tr>
<td>3.141</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C43[1][A]</td>
<td>SPI_MCP3202/n257_s8/I3</td>
</tr>
<tr>
<td>4.240</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R25C43[1][A]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n257_s8/F</td>
</tr>
<tr>
<td>5.061</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C44[0][A]</td>
<td>SPI_MCP3202/n257_s6/I2</td>
</tr>
<tr>
<td>6.122</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R26C44[0][A]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n257_s6/F</td>
</tr>
<tr>
<td>6.545</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C43[1][A]</td>
<td>SPI_MCP3202/n257_s5/I0</td>
</tr>
<tr>
<td>7.577</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C43[1][A]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n257_s5/F</td>
</tr>
<tr>
<td>7.577</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C43[1][A]</td>
<td style=" font-weight:bold;">SPI_MCP3202/r_MOSI_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.977</td>
<td>7.977</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.977</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_125</td>
</tr>
<tr>
<td>7.977</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_L</td>
<td>clk_125_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.221</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C43[1][A]</td>
<td>SPI_MCP3202/r_MOSI_s1/CLK</td>
</tr>
<tr>
<td>7.821</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C43[1][A]</td>
<td>SPI_MCP3202/r_MOSI_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.977</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.818, 52.067%; route: 3.057, 41.683%; tC2Q: 0.458, 6.250%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.516</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.662</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.178</td>
</tr>
<tr>
<td class="label">From</td>
<td>SPI_MCP3202/sample_counter_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>SPI_MCP3202/r_DV_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_125:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_125:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_125</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_L</td>
<td>clk_125_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C42[1][A]</td>
<td>SPI_MCP3202/sample_counter_0_s1/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R27C42[1][A]</td>
<td style=" font-weight:bold;">SPI_MCP3202/sample_counter_0_s1/Q</td>
</tr>
<tr>
<td>2.518</td>
<td>1.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C45[1][B]</td>
<td>SPI_MCP3202/n292_s9/I2</td>
</tr>
<tr>
<td>3.144</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C45[1][B]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n292_s9/F</td>
</tr>
<tr>
<td>3.155</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C45[1][A]</td>
<td>SPI_MCP3202/n292_s7/I3</td>
</tr>
<tr>
<td>4.254</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C45[1][A]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n292_s7/F</td>
</tr>
<tr>
<td>5.070</td>
<td>0.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C44[1][B]</td>
<td>SPI_MCP3202/n302_s7/I2</td>
</tr>
<tr>
<td>5.892</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C44[1][B]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n302_s7/F</td>
</tr>
<tr>
<td>5.897</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C44[2][A]</td>
<td>SPI_MCP3202/n302_s5/I2</td>
</tr>
<tr>
<td>6.958</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C44[2][A]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n302_s5/F</td>
</tr>
<tr>
<td>7.662</td>
<td>0.704</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C43[0][A]</td>
<td style=" font-weight:bold;">SPI_MCP3202/r_DV_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.977</td>
<td>7.977</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.977</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_125</td>
</tr>
<tr>
<td>7.977</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_L</td>
<td>clk_125_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.221</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C43[0][A]</td>
<td>SPI_MCP3202/r_DV_s1/CLK</td>
</tr>
<tr>
<td>8.178</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C43[0][A]</td>
<td>SPI_MCP3202/r_DV_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.977</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.608, 48.636%; route: 3.352, 45.185%; tC2Q: 0.458, 6.178%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.600</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.578</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.178</td>
</tr>
<tr>
<td class="label">From</td>
<td>SPI_MCP3202/sample_counter_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SPI_MCP3202/r_STATE_0_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_125:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_125:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_125</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_L</td>
<td>clk_125_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C43[0][B]</td>
<td>SPI_MCP3202/sample_counter_3_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R27C43[0][B]</td>
<td style=" font-weight:bold;">SPI_MCP3202/sample_counter_3_s0/Q</td>
</tr>
<tr>
<td>2.017</td>
<td>1.315</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C46[0][B]</td>
<td>SPI_MCP3202/r_STATE_1_s8/I1</td>
</tr>
<tr>
<td>3.043</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C46[0][B]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/r_STATE_1_s8/F</td>
</tr>
<tr>
<td>3.462</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C45[0][B]</td>
<td>SPI_MCP3202/r_STATE_1_s6/I1</td>
</tr>
<tr>
<td>4.284</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C45[0][B]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/r_STATE_1_s6/F</td>
</tr>
<tr>
<td>4.290</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C45[1][B]</td>
<td>SPI_MCP3202/r_STATE_1_s4/I0</td>
</tr>
<tr>
<td>5.389</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C45[1][B]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/r_STATE_1_s4/F</td>
</tr>
<tr>
<td>5.394</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C45[3][B]</td>
<td>SPI_MCP3202/r_STATE_1_s3/I1</td>
</tr>
<tr>
<td>6.455</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R26C45[3][B]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/r_STATE_1_s3/F</td>
</tr>
<tr>
<td>7.578</td>
<td>1.123</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C44[0][B]</td>
<td style=" font-weight:bold;">SPI_MCP3202/r_STATE_0_s2/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.977</td>
<td>7.977</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.977</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_125</td>
</tr>
<tr>
<td>7.977</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_L</td>
<td>clk_125_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.221</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C44[0][B]</td>
<td>SPI_MCP3202/r_STATE_0_s2/CLK</td>
</tr>
<tr>
<td>8.178</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C44[0][B]</td>
<td>SPI_MCP3202/r_STATE_0_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.977</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.008, 54.648%; route: 2.868, 39.102%; tC2Q: 0.458, 6.249%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.813</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.974</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.787</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_core_inst/inst_cpu/inst_gpu/byte_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_core_inst/inst_cpu/inst_gpu/alu_reg_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1660</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[2][A]</td>
<td>f18a_core_inst/inst_cpu/inst_gpu/byte_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>86</td>
<td>R5C12[2][A]</td>
<td style=" font-weight:bold;">f18a_core_inst/inst_cpu/inst_gpu/byte_s0/Q</td>
</tr>
<tr>
<td>3.978</td>
<td>3.276</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[3][B]</td>
<td>f18a_core_inst/inst_cpu/inst_gpu/alu_da_13_s1/I0</td>
</tr>
<tr>
<td>4.800</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R7C9[3][B]</td>
<td style=" background: #97FFFF;">f18a_core_inst/inst_cpu/inst_gpu/alu_da_13_s1/F</td>
</tr>
<tr>
<td>7.409</td>
<td>2.609</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C14[1][B]</td>
<td>f18a_core_inst/inst_cpu/inst_gpu/n2523_s/I0</td>
</tr>
<tr>
<td>8.454</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C14[1][B]</td>
<td style=" background: #97FFFF;">f18a_core_inst/inst_cpu/inst_gpu/n2523_s/COUT</td>
</tr>
<tr>
<td>8.454</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C14[2][A]</td>
<td>f18a_core_inst/inst_cpu/inst_gpu/n2522_s/CIN</td>
</tr>
<tr>
<td>8.511</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C14[2][A]</td>
<td style=" background: #97FFFF;">f18a_core_inst/inst_cpu/inst_gpu/n2522_s/COUT</td>
</tr>
<tr>
<td>8.511</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C14[2][B]</td>
<td>f18a_core_inst/inst_cpu/inst_gpu/n2521_s/CIN</td>
</tr>
<tr>
<td>8.568</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C14[2][B]</td>
<td style=" background: #97FFFF;">f18a_core_inst/inst_cpu/inst_gpu/n2521_s/COUT</td>
</tr>
<tr>
<td>8.568</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C15[0][A]</td>
<td>f18a_core_inst/inst_cpu/inst_gpu/n2520_s/CIN</td>
</tr>
<tr>
<td>8.625</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C15[0][A]</td>
<td style=" background: #97FFFF;">f18a_core_inst/inst_cpu/inst_gpu/n2520_s/COUT</td>
</tr>
<tr>
<td>8.625</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C15[0][B]</td>
<td>f18a_core_inst/inst_cpu/inst_gpu/n2519_s/CIN</td>
</tr>
<tr>
<td>8.682</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C15[0][B]</td>
<td style=" background: #97FFFF;">f18a_core_inst/inst_cpu/inst_gpu/n2519_s/COUT</td>
</tr>
<tr>
<td>8.682</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C15[1][A]</td>
<td>f18a_core_inst/inst_cpu/inst_gpu/n2518_s/CIN</td>
</tr>
<tr>
<td>8.739</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C15[1][A]</td>
<td style=" background: #97FFFF;">f18a_core_inst/inst_cpu/inst_gpu/n2518_s/COUT</td>
</tr>
<tr>
<td>8.739</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C15[1][B]</td>
<td>f18a_core_inst/inst_cpu/inst_gpu/n2517_s/CIN</td>
</tr>
<tr>
<td>8.796</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C15[1][B]</td>
<td style=" background: #97FFFF;">f18a_core_inst/inst_cpu/inst_gpu/n2517_s/COUT</td>
</tr>
<tr>
<td>8.796</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C15[2][A]</td>
<td>f18a_core_inst/inst_cpu/inst_gpu/n2516_s/CIN</td>
</tr>
<tr>
<td>8.853</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C15[2][A]</td>
<td style=" background: #97FFFF;">f18a_core_inst/inst_cpu/inst_gpu/n2516_s/COUT</td>
</tr>
<tr>
<td>8.853</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C15[2][B]</td>
<td>f18a_core_inst/inst_cpu/inst_gpu/n2515_s/CIN</td>
</tr>
<tr>
<td>8.910</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C15[2][B]</td>
<td style=" background: #97FFFF;">f18a_core_inst/inst_cpu/inst_gpu/n2515_s/COUT</td>
</tr>
<tr>
<td>8.910</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C16[0][A]</td>
<td>f18a_core_inst/inst_cpu/inst_gpu/n2514_s/CIN</td>
</tr>
<tr>
<td>8.967</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C16[0][A]</td>
<td style=" background: #97FFFF;">f18a_core_inst/inst_cpu/inst_gpu/n2514_s/COUT</td>
</tr>
<tr>
<td>8.967</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C16[0][B]</td>
<td>f18a_core_inst/inst_cpu/inst_gpu/n2513_s/CIN</td>
</tr>
<tr>
<td>9.024</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C16[0][B]</td>
<td style=" background: #97FFFF;">f18a_core_inst/inst_cpu/inst_gpu/n2513_s/COUT</td>
</tr>
<tr>
<td>9.024</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C16[1][A]</td>
<td>f18a_core_inst/inst_cpu/inst_gpu/n2512_s/CIN</td>
</tr>
<tr>
<td>9.081</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C16[1][A]</td>
<td style=" background: #97FFFF;">f18a_core_inst/inst_cpu/inst_gpu/n2512_s/COUT</td>
</tr>
<tr>
<td>9.081</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C16[1][B]</td>
<td>f18a_core_inst/inst_cpu/inst_gpu/n2511_s/CIN</td>
</tr>
<tr>
<td>9.644</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C16[1][B]</td>
<td style=" background: #97FFFF;">f18a_core_inst/inst_cpu/inst_gpu/n2511_s/SUM</td>
</tr>
<tr>
<td>9.650</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C16[3][A]</td>
<td>f18a_core_inst/inst_cpu/inst_gpu/alu_out_2_s37/I1</td>
</tr>
<tr>
<td>10.749</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C16[3][A]</td>
<td style=" background: #97FFFF;">f18a_core_inst/inst_cpu/inst_gpu/alu_out_2_s37/F</td>
</tr>
<tr>
<td>11.569</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C16[0][B]</td>
<td>f18a_core_inst/inst_cpu/inst_gpu/alu_out_2_s36/I3</td>
</tr>
<tr>
<td>12.668</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C16[0][B]</td>
<td style=" background: #97FFFF;">f18a_core_inst/inst_cpu/inst_gpu/alu_out_2_s36/F</td>
</tr>
<tr>
<td>13.957</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C21[3][A]</td>
<td>f18a_core_inst/inst_cpu/inst_gpu/alu_out_2_s33/I3</td>
</tr>
<tr>
<td>15.056</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C21[3][A]</td>
<td style=" background: #97FFFF;">f18a_core_inst/inst_cpu/inst_gpu/alu_out_2_s33/F</td>
</tr>
<tr>
<td>15.393</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C21[3][B]</td>
<td>f18a_core_inst/inst_cpu/inst_gpu/alu_out_2_s28/I3</td>
</tr>
<tr>
<td>16.492</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C21[3][B]</td>
<td style=" background: #97FFFF;">f18a_core_inst/inst_cpu/inst_gpu/alu_out_2_s28/F</td>
</tr>
<tr>
<td>16.497</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C21[0][A]</td>
<td>f18a_core_inst/inst_cpu/inst_gpu/alu_out_2_s23/I3</td>
</tr>
<tr>
<td>17.523</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C21[0][A]</td>
<td style=" background: #97FFFF;">f18a_core_inst/inst_cpu/inst_gpu/alu_out_2_s23/F</td>
</tr>
<tr>
<td>17.942</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C20[1][A]</td>
<td>f18a_core_inst/inst_cpu/inst_gpu/alu_out_2_s20/I2</td>
</tr>
<tr>
<td>18.974</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C20[1][A]</td>
<td style=" background: #97FFFF;">f18a_core_inst/inst_cpu/inst_gpu/alu_out_2_s20/F</td>
</tr>
<tr>
<td>18.974</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C20[1][A]</td>
<td style=" font-weight:bold;">f18a_core_inst/inst_cpu/inst_gpu/alu_reg_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1660</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>20.187</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C20[1][A]</td>
<td>f18a_core_inst/inst_cpu/inst_gpu/alu_reg_1_s0/CLK</td>
</tr>
<tr>
<td>19.787</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C20[1][A]</td>
<td>f18a_core_inst/inst_cpu/inst_gpu/alu_reg_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.511, 50.779%; route: 8.761, 46.773%; tC2Q: 0.458, 2.447%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.888</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.933</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.821</td>
</tr>
<tr>
<td class="label">From</td>
<td>SPI_MCP3202/sample_counter_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SPI_MCP3202/r_STATE_0_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_125:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_125:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_125</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_L</td>
<td>clk_125_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C43[0][B]</td>
<td>SPI_MCP3202/sample_counter_3_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R27C43[0][B]</td>
<td style=" font-weight:bold;">SPI_MCP3202/sample_counter_3_s0/Q</td>
</tr>
<tr>
<td>1.696</td>
<td>0.994</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C45[2][B]</td>
<td>SPI_MCP3202/n303_s10/I1</td>
</tr>
<tr>
<td>2.795</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R25C45[2][B]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n303_s10/F</td>
</tr>
<tr>
<td>3.786</td>
<td>0.990</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C43[3][A]</td>
<td>SPI_MCP3202/n304_s8/I1</td>
</tr>
<tr>
<td>4.885</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C43[3][A]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n304_s8/F</td>
</tr>
<tr>
<td>4.890</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C43[0][B]</td>
<td>SPI_MCP3202/n304_s7/I2</td>
</tr>
<tr>
<td>5.692</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C43[0][B]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n304_s7/F</td>
</tr>
<tr>
<td>6.111</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C44[0][B]</td>
<td>SPI_MCP3202/n304_s6/I1</td>
</tr>
<tr>
<td>6.933</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C44[0][B]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n304_s6/F</td>
</tr>
<tr>
<td>6.933</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C44[0][B]</td>
<td style=" font-weight:bold;">SPI_MCP3202/r_STATE_0_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.977</td>
<td>7.977</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.977</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_125</td>
</tr>
<tr>
<td>7.977</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_L</td>
<td>clk_125_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.221</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C44[0][B]</td>
<td>SPI_MCP3202/r_STATE_0_s2/CLK</td>
</tr>
<tr>
<td>7.821</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C44[0][B]</td>
<td>SPI_MCP3202/r_STATE_0_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.977</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.822, 57.139%; route: 2.409, 36.009%; tC2Q: 0.458, 6.852%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.893</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.929</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.821</td>
</tr>
<tr>
<td class="label">From</td>
<td>SPI_MCP3202/sample_counter_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SPI_MCP3202/r_SCK_enable_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_125:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_125:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_125</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_L</td>
<td>clk_125_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C43[0][A]</td>
<td>SPI_MCP3202/sample_counter_7_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R27C43[0][A]</td>
<td style=" font-weight:bold;">SPI_MCP3202/sample_counter_7_s0/Q</td>
</tr>
<tr>
<td>1.705</td>
<td>1.003</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C45[0][B]</td>
<td>SPI_MCP3202/n296_s7/I0</td>
</tr>
<tr>
<td>2.331</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R25C45[0][B]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n296_s7/F</td>
</tr>
<tr>
<td>3.141</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C43[1][A]</td>
<td>SPI_MCP3202/n257_s8/I3</td>
</tr>
<tr>
<td>4.202</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R25C43[1][A]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n257_s8/F</td>
</tr>
<tr>
<td>4.627</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C43[0][A]</td>
<td>SPI_MCP3202/n256_s7/I2</td>
</tr>
<tr>
<td>5.688</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C43[0][A]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n256_s7/F</td>
</tr>
<tr>
<td>6.107</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C42[0][A]</td>
<td>SPI_MCP3202/n256_s6/I0</td>
</tr>
<tr>
<td>6.929</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C42[0][A]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n256_s6/F</td>
</tr>
<tr>
<td>6.929</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C42[0][A]</td>
<td style=" font-weight:bold;">SPI_MCP3202/r_SCK_enable_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.977</td>
<td>7.977</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.977</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_125</td>
</tr>
<tr>
<td>7.977</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_L</td>
<td>clk_125_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.221</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C42[0][A]</td>
<td>SPI_MCP3202/r_SCK_enable_s1/CLK</td>
</tr>
<tr>
<td>7.821</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C42[0][A]</td>
<td>SPI_MCP3202/r_SCK_enable_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.977</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.570, 53.406%; route: 2.656, 39.738%; tC2Q: 0.458, 6.856%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.028</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.758</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.787</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_core_inst/inst_cpu/inst_gpu/byte_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_core_inst/inst_cpu/inst_gpu/alu_reg_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1660</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[2][A]</td>
<td>f18a_core_inst/inst_cpu/inst_gpu/byte_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>86</td>
<td>R5C12[2][A]</td>
<td style=" font-weight:bold;">f18a_core_inst/inst_cpu/inst_gpu/byte_s0/Q</td>
</tr>
<tr>
<td>3.987</td>
<td>3.285</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C10[1][A]</td>
<td>f18a_core_inst/inst_cpu/inst_gpu/alu_sa_10_s1/I0</td>
</tr>
<tr>
<td>4.809</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R8C10[1][A]</td>
<td style=" background: #97FFFF;">f18a_core_inst/inst_cpu/inst_gpu/alu_sa_10_s1/F</td>
</tr>
<tr>
<td>7.908</td>
<td>3.099</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C19[0][A]</td>
<td>f18a_core_inst/inst_cpu/inst_gpu/n2537_s1/I1</td>
</tr>
<tr>
<td>8.458</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C19[0][A]</td>
<td style=" background: #97FFFF;">f18a_core_inst/inst_cpu/inst_gpu/n2537_s1/COUT</td>
</tr>
<tr>
<td>8.458</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C19[0][B]</td>
<td>f18a_core_inst/inst_cpu/inst_gpu/n2536_s1/CIN</td>
</tr>
<tr>
<td>8.515</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C19[0][B]</td>
<td style=" background: #97FFFF;">f18a_core_inst/inst_cpu/inst_gpu/n2536_s1/COUT</td>
</tr>
<tr>
<td>8.515</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C19[1][A]</td>
<td>f18a_core_inst/inst_cpu/inst_gpu/n2535_s1/CIN</td>
</tr>
<tr>
<td>8.572</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C19[1][A]</td>
<td style=" background: #97FFFF;">f18a_core_inst/inst_cpu/inst_gpu/n2535_s1/COUT</td>
</tr>
<tr>
<td>8.572</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C19[1][B]</td>
<td>f18a_core_inst/inst_cpu/inst_gpu/n2534_s1/CIN</td>
</tr>
<tr>
<td>8.629</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C19[1][B]</td>
<td style=" background: #97FFFF;">f18a_core_inst/inst_cpu/inst_gpu/n2534_s1/COUT</td>
</tr>
<tr>
<td>8.629</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C19[2][A]</td>
<td>f18a_core_inst/inst_cpu/inst_gpu/n2533_s1/CIN</td>
</tr>
<tr>
<td>8.686</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C19[2][A]</td>
<td style=" background: #97FFFF;">f18a_core_inst/inst_cpu/inst_gpu/n2533_s1/COUT</td>
</tr>
<tr>
<td>8.686</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C19[2][B]</td>
<td>f18a_core_inst/inst_cpu/inst_gpu/n2532_s1/CIN</td>
</tr>
<tr>
<td>8.743</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C19[2][B]</td>
<td style=" background: #97FFFF;">f18a_core_inst/inst_cpu/inst_gpu/n2532_s1/COUT</td>
</tr>
<tr>
<td>8.743</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C20[0][A]</td>
<td>f18a_core_inst/inst_cpu/inst_gpu/n2531_s1/CIN</td>
</tr>
<tr>
<td>9.306</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C20[0][A]</td>
<td style=" background: #97FFFF;">f18a_core_inst/inst_cpu/inst_gpu/n2531_s1/SUM</td>
</tr>
<tr>
<td>10.122</td>
<td>0.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C19[3][A]</td>
<td>f18a_core_inst/inst_cpu/inst_gpu/alu_out_0_s25/I2</td>
</tr>
<tr>
<td>10.748</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C19[3][A]</td>
<td style=" background: #97FFFF;">f18a_core_inst/inst_cpu/inst_gpu/alu_out_0_s25/F</td>
</tr>
<tr>
<td>11.552</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[3][B]</td>
<td>f18a_core_inst/inst_cpu/inst_gpu/alu_out_0_s19/I3</td>
</tr>
<tr>
<td>12.651</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R14C18[3][B]</td>
<td style=" background: #97FFFF;">f18a_core_inst/inst_cpu/inst_gpu/alu_out_0_s19/F</td>
</tr>
<tr>
<td>13.158</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[3][A]</td>
<td>f18a_core_inst/inst_cpu/inst_gpu/alu_out_1_s31/I3</td>
</tr>
<tr>
<td>14.184</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C20[3][A]</td>
<td style=" background: #97FFFF;">f18a_core_inst/inst_cpu/inst_gpu/alu_out_1_s31/F</td>
</tr>
<tr>
<td>14.603</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C21[3][A]</td>
<td>f18a_core_inst/inst_cpu/inst_gpu/alu_out_1_s38/I2</td>
</tr>
<tr>
<td>15.702</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C21[3][A]</td>
<td style=" background: #97FFFF;">f18a_core_inst/inst_cpu/inst_gpu/alu_out_1_s38/F</td>
</tr>
<tr>
<td>16.506</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][A]</td>
<td>f18a_core_inst/inst_cpu/inst_gpu/alu_out_1_s23/I3</td>
</tr>
<tr>
<td>17.132</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][A]</td>
<td style=" background: #97FFFF;">f18a_core_inst/inst_cpu/inst_gpu/alu_out_1_s23/F</td>
</tr>
<tr>
<td>17.936</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td>f18a_core_inst/inst_cpu/inst_gpu/alu_out_1_s20/I2</td>
</tr>
<tr>
<td>18.758</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td style=" background: #97FFFF;">f18a_core_inst/inst_cpu/inst_gpu/alu_out_1_s20/F</td>
</tr>
<tr>
<td>18.758</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td style=" font-weight:bold;">f18a_core_inst/inst_cpu/inst_gpu/alu_reg_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1660</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>20.187</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td>f18a_core_inst/inst_cpu/inst_gpu/alu_reg_0_s0/CLK</td>
</tr>
<tr>
<td>19.787</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C21[0][A]</td>
<td>f18a_core_inst/inst_cpu/inst_gpu/alu_reg_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.518, 40.606%; route: 10.538, 56.918%; tC2Q: 0.458, 2.476%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.056</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.087</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.144</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_core_inst/inst_tiles/layer_sel_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_core_inst/inst_vram/inst_ram/ram_ram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1660</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C31[0][A]</td>
<td>f18a_core_inst/inst_tiles/layer_sel_r_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>40</td>
<td>R3C31[0][A]</td>
<td style=" font-weight:bold;">f18a_core_inst/inst_tiles/layer_sel_r_s0/Q</td>
</tr>
<tr>
<td>6.285</td>
<td>5.582</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C16[3][A]</td>
<td>f18a_core_inst/inst_tiles/ctba_s_6_s0/I2</td>
</tr>
<tr>
<td>6.911</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R22C16[3][A]</td>
<td style=" background: #97FFFF;">f18a_core_inst/inst_tiles/ctba_s_6_s0/F</td>
</tr>
<tr>
<td>9.829</td>
<td>2.919</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C27[3][A]</td>
<td>f18a_core_inst/inst_tiles/ptrn_addr_s_6_s0/I0</td>
</tr>
<tr>
<td>10.890</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R11C27[3][A]</td>
<td style=" background: #97FFFF;">f18a_core_inst/inst_tiles/ptrn_addr_s_6_s0/F</td>
</tr>
<tr>
<td>11.313</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C26[2][B]</td>
<td>f18a_core_inst/inst_vram/addr_mux_6_s6/I1</td>
</tr>
<tr>
<td>11.939</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C26[2][B]</td>
<td style=" background: #97FFFF;">f18a_core_inst/inst_vram/addr_mux_6_s6/F</td>
</tr>
<tr>
<td>12.429</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C24[0][B]</td>
<td>f18a_core_inst/inst_vram/addr_mux_6_s4/I3</td>
</tr>
<tr>
<td>13.461</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C24[0][B]</td>
<td style=" background: #97FFFF;">f18a_core_inst/inst_vram/addr_mux_6_s4/F</td>
</tr>
<tr>
<td>13.466</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C24[1][B]</td>
<td>f18a_core_inst/inst_vram/addr_mux_6_s1/I3</td>
</tr>
<tr>
<td>14.527</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C24[1][B]</td>
<td style=" background: #97FFFF;">f18a_core_inst/inst_vram/addr_mux_6_s1/F</td>
</tr>
<tr>
<td>14.946</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C24[2][B]</td>
<td>f18a_core_inst/inst_vram/addr_mux_6_s0/I0</td>
</tr>
<tr>
<td>15.978</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R12C24[2][B]</td>
<td style=" background: #97FFFF;">f18a_core_inst/inst_vram/addr_mux_6_s0/F</td>
</tr>
<tr>
<td>19.087</td>
<td>3.109</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[3]</td>
<td style=" font-weight:bold;">f18a_core_inst/inst_vram/inst_ram/ram_ram_0_0_s/ADB[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1660</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>20.187</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[3]</td>
<td>f18a_core_inst/inst_vram/inst_ram/ram_ram_0_0_s/CLKB</td>
</tr>
<tr>
<td>20.144</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[3]</td>
<td>f18a_core_inst/inst_vram/inst_ram/ram_ram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.438, 28.859%; route: 12.947, 68.709%; tC2Q: 0.458, 2.432%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.195</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.983</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.178</td>
</tr>
<tr>
<td class="label">From</td>
<td>SPI_MCP3202/r_STATE_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>SPI_MCP3202/r_DATA_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_125:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_125:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_125</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_L</td>
<td>clk_125_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C45[0][A]</td>
<td>SPI_MCP3202/r_STATE_1_s1/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R26C45[0][A]</td>
<td style=" font-weight:bold;">SPI_MCP3202/r_STATE_1_s1/Q</td>
</tr>
<tr>
<td>1.049</td>
<td>0.347</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C45[2][B]</td>
<td>SPI_MCP3202/n303_s8/I0</td>
</tr>
<tr>
<td>2.081</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R26C45[2][B]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n303_s8/F</td>
</tr>
<tr>
<td>3.243</td>
<td>1.162</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C44[0][B]</td>
<td>SPI_MCP3202/n292_s6/I3</td>
</tr>
<tr>
<td>4.342</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R25C44[0][B]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n292_s6/F</td>
</tr>
<tr>
<td>4.852</td>
<td>0.510</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C44[2][B]</td>
<td>SPI_MCP3202/n294_s5/I1</td>
</tr>
<tr>
<td>5.878</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C44[2][B]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n294_s5/F</td>
</tr>
<tr>
<td>6.983</td>
<td>1.105</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C44[1][A]</td>
<td style=" font-weight:bold;">SPI_MCP3202/r_DATA_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.977</td>
<td>7.977</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.977</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_125</td>
</tr>
<tr>
<td>7.977</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_L</td>
<td>clk_125_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.221</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C44[1][A]</td>
<td>SPI_MCP3202/r_DATA_7_s0/CLK</td>
</tr>
<tr>
<td>8.178</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C44[1][A]</td>
<td>SPI_MCP3202/r_DATA_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.977</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.157, 46.846%; route: 3.124, 46.353%; tC2Q: 0.458, 6.801%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.196</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.981</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.178</td>
</tr>
<tr>
<td class="label">From</td>
<td>SPI_MCP3202/r_STATE_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>SPI_MCP3202/r_DATA_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_125:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_125:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_125</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_L</td>
<td>clk_125_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C45[0][A]</td>
<td>SPI_MCP3202/r_STATE_1_s1/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R26C45[0][A]</td>
<td style=" font-weight:bold;">SPI_MCP3202/r_STATE_1_s1/Q</td>
</tr>
<tr>
<td>1.049</td>
<td>0.347</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C45[2][B]</td>
<td>SPI_MCP3202/n303_s8/I0</td>
</tr>
<tr>
<td>2.081</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R26C45[2][B]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n303_s8/F</td>
</tr>
<tr>
<td>3.243</td>
<td>1.162</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C44[0][B]</td>
<td>SPI_MCP3202/n292_s6/I3</td>
</tr>
<tr>
<td>4.342</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R25C44[0][B]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n292_s6/F</td>
</tr>
<tr>
<td>5.169</td>
<td>0.827</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C43[2][B]</td>
<td>SPI_MCP3202/n299_s5/I2</td>
</tr>
<tr>
<td>6.195</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C43[2][B]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n299_s5/F</td>
</tr>
<tr>
<td>6.981</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C43[2][A]</td>
<td style=" font-weight:bold;">SPI_MCP3202/r_DATA_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.977</td>
<td>7.977</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.977</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_125</td>
</tr>
<tr>
<td>7.977</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_L</td>
<td>clk_125_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.221</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C43[2][A]</td>
<td>SPI_MCP3202/r_DATA_2_s0/CLK</td>
</tr>
<tr>
<td>8.178</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C43[2][A]</td>
<td>SPI_MCP3202/r_DATA_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.977</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.157, 46.858%; route: 3.122, 46.339%; tC2Q: 0.458, 6.803%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.349</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.828</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.178</td>
</tr>
<tr>
<td class="label">From</td>
<td>SPI_MCP3202/r_STATE_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>SPI_MCP3202/r_DATA_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_125:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_125:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_125</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_L</td>
<td>clk_125_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C45[0][A]</td>
<td>SPI_MCP3202/r_STATE_1_s1/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R26C45[0][A]</td>
<td style=" font-weight:bold;">SPI_MCP3202/r_STATE_1_s1/Q</td>
</tr>
<tr>
<td>1.049</td>
<td>0.347</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C45[2][B]</td>
<td>SPI_MCP3202/n303_s8/I0</td>
</tr>
<tr>
<td>2.081</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R26C45[2][B]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n303_s8/F</td>
</tr>
<tr>
<td>3.243</td>
<td>1.162</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C44[0][B]</td>
<td>SPI_MCP3202/n292_s6/I3</td>
</tr>
<tr>
<td>4.304</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R25C44[0][B]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n292_s6/F</td>
</tr>
<tr>
<td>4.731</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C43[2][A]</td>
<td>SPI_MCP3202/n292_s5/I2</td>
</tr>
<tr>
<td>5.757</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C43[2][A]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n292_s5/F</td>
</tr>
<tr>
<td>6.828</td>
<td>1.071</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C41[1][A]</td>
<td style=" font-weight:bold;">SPI_MCP3202/r_DATA_9_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.977</td>
<td>7.977</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.977</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_125</td>
</tr>
<tr>
<td>7.977</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_L</td>
<td>clk_125_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.221</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C41[1][A]</td>
<td>SPI_MCP3202/r_DATA_9_s0/CLK</td>
</tr>
<tr>
<td>8.178</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C41[1][A]</td>
<td>SPI_MCP3202/r_DATA_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.977</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.119, 47.369%; route: 3.007, 45.670%; tC2Q: 0.458, 6.961%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.286</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.518</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.232</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_core_inst/inst_cpu/inst_gpu/gwe_reg_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_core_inst/inst_cpu/inst_gpu/gpuram_gpuram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1660</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C11[0][A]</td>
<td>f18a_core_inst/inst_cpu/inst_gpu/gwe_reg_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R11C11[0][A]</td>
<td style=" font-weight:bold;">f18a_core_inst/inst_cpu/inst_gpu/gwe_reg_s0/Q</td>
</tr>
<tr>
<td>0.518</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[2]</td>
<td style=" font-weight:bold;">f18a_core_inst/inst_cpu/inst_gpu/gpuram_gpuram_0_0_s/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1660</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[2]</td>
<td>f18a_core_inst/inst_cpu/inst_gpu/gpuram_gpuram_0_0_s/CLK</td>
</tr>
<tr>
<td>0.232</td>
<td>0.047</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[2]</td>
<td>f18a_core_inst/inst_cpu/inst_gpu/gpuram_gpuram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.333, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>SPI_MCP3202/r_CS_s10</td>
</tr>
<tr>
<td class="label">To</td>
<td>SPI_MCP3202/r_CS_s10</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_125:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_125:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_125</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_L</td>
<td>clk_125_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C45[1][A]</td>
<td>SPI_MCP3202/r_CS_s10/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R26C45[1][A]</td>
<td style=" font-weight:bold;">SPI_MCP3202/r_CS_s10/Q</td>
</tr>
<tr>
<td>0.520</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C45[1][A]</td>
<td>SPI_MCP3202/r_CS_s12/I0</td>
</tr>
<tr>
<td>0.892</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C45[1][A]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/r_CS_s12/F</td>
</tr>
<tr>
<td>0.892</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C45[1][A]</td>
<td style=" font-weight:bold;">SPI_MCP3202/r_CS_s10/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_125</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_L</td>
<td>clk_125_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C45[1][A]</td>
<td>SPI_MCP3202/r_CS_s10/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C45[1][A]</td>
<td>SPI_MCP3202/r_CS_s10</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.005</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.298</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/internal_clk_audio_counter_wrap_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/internal_clk_audio_counter_wrap_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_audio:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_audio:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_audio</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>19</td>
<td>R26C41[0][B]</td>
<td>clk_audio_w_s0/Q</td>
</tr>
<tr>
<td>1.298</td>
<td>1.298</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C39[1][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/internal_clk_audio_counter_wrap_s1/CLK</td>
</tr>
<tr>
<td>1.631</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R23C39[1][A]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/internal_clk_audio_counter_wrap_s1/Q</td>
</tr>
<tr>
<td>1.633</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C39[1][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/n22_s2/I0</td>
</tr>
<tr>
<td>2.005</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C39[1][A]</td>
<td style=" background: #97FFFF;">hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/n22_s2/F</td>
</tr>
<tr>
<td>2.005</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C39[1][A]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/internal_clk_audio_counter_wrap_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_audio</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>19</td>
<td>R26C41[0][B]</td>
<td>clk_audio_w_s0/Q</td>
</tr>
<tr>
<td>1.298</td>
<td>1.298</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C39[1][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/internal_clk_audio_counter_wrap_s1/CLK</td>
</tr>
<tr>
<td>1.298</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C39[1][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/internal_clk_audio_counter_wrap_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.298, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.298, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi/cy_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/cy_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>706</td>
<td>RIGHTSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C46[0][A]</td>
<td>hdmi/cy_8_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R7C46[0][A]</td>
<td style=" font-weight:bold;">hdmi/cy_8_s0/Q</td>
</tr>
<tr>
<td>0.520</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C46[0][A]</td>
<td>hdmi/n342_s1/I2</td>
</tr>
<tr>
<td>0.892</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C46[0][A]</td>
<td style=" background: #97FFFF;">hdmi/n342_s1/F</td>
</tr>
<tr>
<td>0.892</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C46[0][A]</td>
<td style=" font-weight:bold;">hdmi/cy_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>706</td>
<td>RIGHTSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C46[0][A]</td>
<td>hdmi/cy_8_s0/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C46[0][A]</td>
<td>hdmi/cy_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_core_inst/inst_sprites/shift_en_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_core_inst/inst_sprites/shift_en_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1660</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C32[1][A]</td>
<td>f18a_core_inst/inst_sprites/shift_en_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R22C32[1][A]</td>
<td style=" font-weight:bold;">f18a_core_inst/inst_sprites/shift_en_s0/Q</td>
</tr>
<tr>
<td>0.520</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C32[1][A]</td>
<td>f18a_core_inst/inst_sprites/n811_s6/I1</td>
</tr>
<tr>
<td>0.892</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C32[1][A]</td>
<td style=" background: #97FFFF;">f18a_core_inst/inst_sprites/n811_s6/F</td>
</tr>
<tr>
<td>0.892</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C32[1][A]</td>
<td style=" font-weight:bold;">f18a_core_inst/inst_sprites/shift_en_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1660</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C32[1][A]</td>
<td>f18a_core_inst/inst_sprites/shift_en_s0/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C32[1][A]</td>
<td>f18a_core_inst/inst_sprites/shift_en_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_core_inst/inst_sprites/x_expand_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_core_inst/inst_sprites/x_expand_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1660</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C30[1][A]</td>
<td>f18a_core_inst/inst_sprites/x_expand_2_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R22C30[1][A]</td>
<td style=" font-weight:bold;">f18a_core_inst/inst_sprites/x_expand_2_s0/Q</td>
</tr>
<tr>
<td>0.520</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C30[1][A]</td>
<td>f18a_core_inst/inst_sprites/n438_s1/I1</td>
</tr>
<tr>
<td>0.892</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C30[1][A]</td>
<td style=" background: #97FFFF;">f18a_core_inst/inst_sprites/n438_s1/F</td>
</tr>
<tr>
<td>0.892</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C30[1][A]</td>
<td style=" font-weight:bold;">f18a_core_inst/inst_sprites/x_expand_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1660</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C30[1][A]</td>
<td>f18a_core_inst/inst_sprites/x_expand_2_s0/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C30[1][A]</td>
<td>f18a_core_inst/inst_sprites/x_expand_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_core_inst/inst_sprites/active_cnt_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_core_inst/inst_sprites/active_cnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1660</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C32[0][A]</td>
<td>f18a_core_inst/inst_sprites/active_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R26C32[0][A]</td>
<td style=" font-weight:bold;">f18a_core_inst/inst_sprites/active_cnt_2_s0/Q</td>
</tr>
<tr>
<td>0.520</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C32[0][A]</td>
<td>f18a_core_inst/inst_sprites/n519_s5/I2</td>
</tr>
<tr>
<td>0.892</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C32[0][A]</td>
<td style=" background: #97FFFF;">f18a_core_inst/inst_sprites/n519_s5/F</td>
</tr>
<tr>
<td>0.892</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C32[0][A]</td>
<td style=" font-weight:bold;">f18a_core_inst/inst_sprites/active_cnt_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1660</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C32[0][A]</td>
<td>f18a_core_inst/inst_sprites/active_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C32[0][A]</td>
<td>f18a_core_inst/inst_sprites/active_cnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_core_inst/inst_sprites/sprt_state_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_core_inst/inst_sprites/sprt_state_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1660</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C36[1][A]</td>
<td>f18a_core_inst/inst_sprites/sprt_state_4_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R24C36[1][A]</td>
<td style=" font-weight:bold;">f18a_core_inst/inst_sprites/sprt_state_4_s0/Q</td>
</tr>
<tr>
<td>0.520</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C36[1][A]</td>
<td>f18a_core_inst/inst_sprites/n551_s7/I1</td>
</tr>
<tr>
<td>0.892</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C36[1][A]</td>
<td style=" background: #97FFFF;">f18a_core_inst/inst_sprites/n551_s7/F</td>
</tr>
<tr>
<td>0.892</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C36[1][A]</td>
<td style=" font-weight:bold;">f18a_core_inst/inst_sprites/sprt_state_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1660</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C36[1][A]</td>
<td>f18a_core_inst/inst_sprites/sprt_state_4_s0/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C36[1][A]</td>
<td>f18a_core_inst/inst_sprites/sprt_state_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_core_inst/inst_tiles/bml_addr_r_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_core_inst/inst_tiles/bml_addr_r_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1660</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C28[1][A]</td>
<td>f18a_core_inst/inst_tiles/bml_addr_r_0_s1/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R4C28[1][A]</td>
<td style=" font-weight:bold;">f18a_core_inst/inst_tiles/bml_addr_r_0_s1/Q</td>
</tr>
<tr>
<td>0.520</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C28[1][A]</td>
<td>f18a_core_inst/inst_tiles/n804_s0/I2</td>
</tr>
<tr>
<td>0.892</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C28[1][A]</td>
<td style=" background: #97FFFF;">f18a_core_inst/inst_tiles/n804_s0/F</td>
</tr>
<tr>
<td>0.892</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C28[1][A]</td>
<td style=" font-weight:bold;">f18a_core_inst/inst_tiles/bml_addr_r_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1660</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C28[1][A]</td>
<td>f18a_core_inst/inst_tiles/bml_addr_r_0_s1/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C28[1][A]</td>
<td>f18a_core_inst/inst_tiles/bml_addr_r_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_core_inst/inst_tiles/bml_xloc_r_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_core_inst/inst_tiles/bml_xloc_r_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1660</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C35[0][A]</td>
<td>f18a_core_inst/inst_tiles/bml_xloc_r_0_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R7C35[0][A]</td>
<td style=" font-weight:bold;">f18a_core_inst/inst_tiles/bml_xloc_r_0_s0/Q</td>
</tr>
<tr>
<td>0.520</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C35[0][A]</td>
<td>f18a_core_inst/inst_tiles/bml_xloc_x_0_s8/I1</td>
</tr>
<tr>
<td>0.892</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C35[0][A]</td>
<td style=" background: #97FFFF;">f18a_core_inst/inst_tiles/bml_xloc_x_0_s8/F</td>
</tr>
<tr>
<td>0.892</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C35[0][A]</td>
<td style=" font-weight:bold;">f18a_core_inst/inst_tiles/bml_xloc_r_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1660</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C35[0][A]</td>
<td>f18a_core_inst/inst_tiles/bml_xloc_r_0_s0/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C35[0][A]</td>
<td>f18a_core_inst/inst_tiles/bml_xloc_r_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_core_inst/inst_tiles/fifo_rd_cnt_r_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_core_inst/inst_tiles/fifo_rd_cnt_r_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1660</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C35[0][A]</td>
<td>f18a_core_inst/inst_tiles/fifo_rd_cnt_r_0_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R2C35[0][A]</td>
<td style=" font-weight:bold;">f18a_core_inst/inst_tiles/fifo_rd_cnt_r_0_s0/Q</td>
</tr>
<tr>
<td>0.520</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C35[0][A]</td>
<td>f18a_core_inst/inst_tiles/n948_s0/I2</td>
</tr>
<tr>
<td>0.892</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C35[0][A]</td>
<td style=" background: #97FFFF;">f18a_core_inst/inst_tiles/n948_s0/F</td>
</tr>
<tr>
<td>0.892</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C35[0][A]</td>
<td style=" font-weight:bold;">f18a_core_inst/inst_tiles/fifo_rd_cnt_r_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1660</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C35[0][A]</td>
<td>f18a_core_inst/inst_tiles/fifo_rd_cnt_r_0_s0/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C35[0][A]</td>
<td>f18a_core_inst/inst_tiles/fifo_rd_cnt_r_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_core_inst/inst_cpu/inst_gpu/inst_divide/count_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_core_inst/inst_cpu/inst_gpu/inst_divide/count_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1660</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C6[1][A]</td>
<td>f18a_core_inst/inst_cpu/inst_gpu/inst_divide/count_2_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R8C6[1][A]</td>
<td style=" font-weight:bold;">f18a_core_inst/inst_cpu/inst_gpu/inst_divide/count_2_s0/Q</td>
</tr>
<tr>
<td>0.520</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C6[1][A]</td>
<td>f18a_core_inst/inst_cpu/inst_gpu/inst_divide/n157_s6/I2</td>
</tr>
<tr>
<td>0.892</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C6[1][A]</td>
<td style=" background: #97FFFF;">f18a_core_inst/inst_cpu/inst_gpu/inst_divide/n157_s6/F</td>
</tr>
<tr>
<td>0.892</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C6[1][A]</td>
<td style=" font-weight:bold;">f18a_core_inst/inst_cpu/inst_gpu/inst_divide/count_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1660</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C6[1][A]</td>
<td>f18a_core_inst/inst_cpu/inst_gpu/inst_divide/count_2_s0/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C6[1][A]</td>
<td>f18a_core_inst/inst_cpu/inst_gpu/inst_divide/count_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_core_inst/inst_cpu/inst_gpu/inst_divide/count_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_core_inst/inst_cpu/inst_gpu/inst_divide/count_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1660</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C6[0][A]</td>
<td>f18a_core_inst/inst_cpu/inst_gpu/inst_divide/count_3_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R8C6[0][A]</td>
<td style=" font-weight:bold;">f18a_core_inst/inst_cpu/inst_gpu/inst_divide/count_3_s0/Q</td>
</tr>
<tr>
<td>0.520</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C6[0][A]</td>
<td>f18a_core_inst/inst_cpu/inst_gpu/inst_divide/n156_s6/I2</td>
</tr>
<tr>
<td>0.892</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C6[0][A]</td>
<td style=" background: #97FFFF;">f18a_core_inst/inst_cpu/inst_gpu/inst_divide/n156_s6/F</td>
</tr>
<tr>
<td>0.892</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C6[0][A]</td>
<td style=" font-weight:bold;">f18a_core_inst/inst_cpu/inst_gpu/inst_divide/count_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1660</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C6[0][A]</td>
<td>f18a_core_inst/inst_cpu/inst_gpu/inst_divide/count_3_s0/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C6[0][A]</td>
<td>f18a_core_inst/inst_cpu/inst_gpu/inst_divide/count_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_core_inst/inst_cpu/inst_gpu/shift_cnt_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_core_inst/inst_cpu/inst_gpu/shift_cnt_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1660</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C8[0][A]</td>
<td>f18a_core_inst/inst_cpu/inst_gpu/shift_cnt_3_s1/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R11C8[0][A]</td>
<td style=" font-weight:bold;">f18a_core_inst/inst_cpu/inst_gpu/shift_cnt_3_s1/Q</td>
</tr>
<tr>
<td>0.520</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C8[0][A]</td>
<td>f18a_core_inst/inst_cpu/inst_gpu/n2262_s0/I2</td>
</tr>
<tr>
<td>0.892</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C8[0][A]</td>
<td style=" background: #97FFFF;">f18a_core_inst/inst_cpu/inst_gpu/n2262_s0/F</td>
</tr>
<tr>
<td>0.892</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C8[0][A]</td>
<td style=" font-weight:bold;">f18a_core_inst/inst_cpu/inst_gpu/shift_cnt_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1660</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C8[0][A]</td>
<td>f18a_core_inst/inst_cpu/inst_gpu/shift_cnt_3_s1/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C8[0][A]</td>
<td>f18a_core_inst/inst_cpu/inst_gpu/shift_cnt_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_core_inst/inst_cpu/inst_gpu/dma_h_cnt_r_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_core_inst/inst_cpu/inst_gpu/dma_h_cnt_r_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1660</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C16[1][A]</td>
<td>f18a_core_inst/inst_cpu/inst_gpu/dma_h_cnt_r_2_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R20C16[1][A]</td>
<td style=" font-weight:bold;">f18a_core_inst/inst_cpu/inst_gpu/dma_h_cnt_r_2_s0/Q</td>
</tr>
<tr>
<td>0.520</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C16[1][A]</td>
<td>f18a_core_inst/inst_cpu/inst_gpu/dma_h_cnt_x_2_s4/I2</td>
</tr>
<tr>
<td>0.892</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C16[1][A]</td>
<td style=" background: #97FFFF;">f18a_core_inst/inst_cpu/inst_gpu/dma_h_cnt_x_2_s4/F</td>
</tr>
<tr>
<td>0.892</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C16[1][A]</td>
<td style=" font-weight:bold;">f18a_core_inst/inst_cpu/inst_gpu/dma_h_cnt_r_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1660</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C16[1][A]</td>
<td>f18a_core_inst/inst_cpu/inst_gpu/dma_h_cnt_r_2_s0/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C16[1][A]</td>
<td>f18a_core_inst/inst_cpu/inst_gpu/dma_h_cnt_r_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_core_inst/inst_cpu/inst_gpu/dma_h_cnt_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_core_inst/inst_cpu/inst_gpu/dma_h_cnt_r_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1660</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C17[0][A]</td>
<td>f18a_core_inst/inst_cpu/inst_gpu/dma_h_cnt_r_1_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R20C17[0][A]</td>
<td style=" font-weight:bold;">f18a_core_inst/inst_cpu/inst_gpu/dma_h_cnt_r_1_s0/Q</td>
</tr>
<tr>
<td>0.520</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C17[0][A]</td>
<td>f18a_core_inst/inst_cpu/inst_gpu/dma_h_cnt_x_1_s4/I2</td>
</tr>
<tr>
<td>0.892</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C17[0][A]</td>
<td style=" background: #97FFFF;">f18a_core_inst/inst_cpu/inst_gpu/dma_h_cnt_x_1_s4/F</td>
</tr>
<tr>
<td>0.892</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C17[0][A]</td>
<td style=" font-weight:bold;">f18a_core_inst/inst_cpu/inst_gpu/dma_h_cnt_r_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1660</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C17[0][A]</td>
<td>f18a_core_inst/inst_cpu/inst_gpu/dma_h_cnt_r_1_s0/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C17[0][A]</td>
<td>f18a_core_inst/inst_cpu/inst_gpu/dma_h_cnt_r_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_core_inst/inst_cpu/inst_gpu/spi_counter_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_core_inst/inst_cpu/inst_gpu/spi_counter_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1660</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C9[0][A]</td>
<td>f18a_core_inst/inst_cpu/inst_gpu/spi_counter_1_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R12C9[0][A]</td>
<td style=" font-weight:bold;">f18a_core_inst/inst_cpu/inst_gpu/spi_counter_1_s0/Q</td>
</tr>
<tr>
<td>0.520</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C9[0][A]</td>
<td>f18a_core_inst/inst_cpu/inst_gpu/n164_s0/I1</td>
</tr>
<tr>
<td>0.892</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C9[0][A]</td>
<td style=" background: #97FFFF;">f18a_core_inst/inst_cpu/inst_gpu/n164_s0/F</td>
</tr>
<tr>
<td>0.892</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C9[0][A]</td>
<td style=" font-weight:bold;">f18a_core_inst/inst_cpu/inst_gpu/spi_counter_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1660</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C9[0][A]</td>
<td>f18a_core_inst/inst_cpu/inst_gpu/spi_counter_1_s0/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C9[0][A]</td>
<td>f18a_core_inst/inst_cpu/inst_gpu/spi_counter_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_core_inst/inst_cpu/data_port_mode_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_core_inst/inst_cpu/data_port_mode_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1660</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C8[1][A]</td>
<td>f18a_core_inst/inst_cpu/data_port_mode_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R25C8[1][A]</td>
<td style=" font-weight:bold;">f18a_core_inst/inst_cpu/data_port_mode_s0/Q</td>
</tr>
<tr>
<td>0.520</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C8[1][A]</td>
<td>f18a_core_inst/inst_cpu/n656_s5/I1</td>
</tr>
<tr>
<td>0.892</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C8[1][A]</td>
<td style=" background: #97FFFF;">f18a_core_inst/inst_cpu/n656_s5/F</td>
</tr>
<tr>
<td>0.892</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C8[1][A]</td>
<td style=" font-weight:bold;">f18a_core_inst/inst_cpu/data_port_mode_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1660</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C8[1][A]</td>
<td>f18a_core_inst/inst_cpu/data_port_mode_s0/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C8[1][A]</td>
<td>f18a_core_inst/inst_cpu/data_port_mode_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.436</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.728</td>
</tr>
<tr>
<td class="label">From</td>
<td>gromtick_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gromtick_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_3_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_3_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_3_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.545</td>
<td>0.545</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>BOTTOMSIDE[1]</td>
<td>clk_3_inst/CLKOUT</td>
</tr>
<tr>
<td>0.728</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C38[1][A]</td>
<td>gromtick_0_s0/CLK</td>
</tr>
<tr>
<td>1.061</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R20C38[1][A]</td>
<td style=" font-weight:bold;">gromtick_0_s0/Q</td>
</tr>
<tr>
<td>1.064</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C38[1][A]</td>
<td>n99_s2/I0</td>
</tr>
<tr>
<td>1.436</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C38[1][A]</td>
<td style=" background: #97FFFF;">n99_s2/F</td>
</tr>
<tr>
<td>1.436</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C38[1][A]</td>
<td style=" font-weight:bold;">gromtick_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_3_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.545</td>
<td>0.545</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>BOTTOMSIDE[1]</td>
<td>clk_3_inst/CLKOUT</td>
</tr>
<tr>
<td>0.728</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C38[1][A]</td>
<td>gromtick_0_s0/CLK</td>
</tr>
<tr>
<td>0.728</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C38[1][A]</td>
<td>gromtick_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.893</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>SPI_MCP3202/SCK_counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SPI_MCP3202/SCK_counter_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_125:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_125:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_125</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_L</td>
<td>clk_125_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C41[0][A]</td>
<td>SPI_MCP3202/SCK_counter_0_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R25C41[0][A]</td>
<td style=" font-weight:bold;">SPI_MCP3202/SCK_counter_0_s0/Q</td>
</tr>
<tr>
<td>0.521</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C41[0][A]</td>
<td>SPI_MCP3202/n66_s2/I0</td>
</tr>
<tr>
<td>0.893</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C41[0][A]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n66_s2/F</td>
</tr>
<tr>
<td>0.893</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C41[0][A]</td>
<td style=" font-weight:bold;">SPI_MCP3202/SCK_counter_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_125</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_L</td>
<td>clk_125_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C41[0][A]</td>
<td>SPI_MCP3202/SCK_counter_0_s0/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C41[0][A]</td>
<td>SPI_MCP3202/SCK_counter_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.893</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/cycle_time_stamp_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/cycle_time_stamp_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>706</td>
<td>RIGHTSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C40[1][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/cycle_time_stamp_0_s1/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R22C40[1][A]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/cycle_time_stamp_0_s1/Q</td>
</tr>
<tr>
<td>0.521</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C40[1][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/n50_s4/I0</td>
</tr>
<tr>
<td>0.893</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C40[1][A]</td>
<td style=" background: #97FFFF;">hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/n50_s4/F</td>
</tr>
<tr>
<td>0.893</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C40[1][A]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/cycle_time_stamp_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>706</td>
<td>RIGHTSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C40[1][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/cycle_time_stamp_0_s1/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C40[1][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/cycle_time_stamp_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.893</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi/true_hdmi_output.packet_picker/frame_counter_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/true_hdmi_output.packet_picker/frame_counter_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>706</td>
<td>RIGHTSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C38[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/frame_counter_7_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R12C38[0][A]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/frame_counter_7_s0/Q</td>
</tr>
<tr>
<td>0.521</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C38[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/n915_s0/I0</td>
</tr>
<tr>
<td>0.893</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C38[0][A]</td>
<td style=" background: #97FFFF;">hdmi/true_hdmi_output.packet_picker/n915_s0/F</td>
</tr>
<tr>
<td>0.893</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C38[0][A]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/frame_counter_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>706</td>
<td>RIGHTSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C38[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/frame_counter_7_s0/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C38[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/frame_counter_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.893</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi/cx_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/cx_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>706</td>
<td>RIGHTSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C46[0][A]</td>
<td>hdmi/cx_0_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R2C46[0][A]</td>
<td style=" font-weight:bold;">hdmi/cx_0_s0/Q</td>
</tr>
<tr>
<td>0.521</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C46[0][A]</td>
<td>hdmi/n275_s2/I0</td>
</tr>
<tr>
<td>0.893</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C46[0][A]</td>
<td style=" background: #97FFFF;">hdmi/n275_s2/F</td>
</tr>
<tr>
<td>0.893</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C46[0][A]</td>
<td style=" font-weight:bold;">hdmi/cx_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>706</td>
<td>RIGHTSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C46[0][A]</td>
<td>hdmi/cx_0_s0/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C46[0][A]</td>
<td>hdmi/cx_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.893</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_core_inst/inst_sprites/x_expand_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_core_inst/inst_sprites/x_expand_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1660</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C31[0][A]</td>
<td>f18a_core_inst/inst_sprites/x_expand_3_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R22C31[0][A]</td>
<td style=" font-weight:bold;">f18a_core_inst/inst_sprites/x_expand_3_s0/Q</td>
</tr>
<tr>
<td>0.521</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C31[0][A]</td>
<td>f18a_core_inst/inst_sprites/n809_s6/I0</td>
</tr>
<tr>
<td>0.893</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C31[0][A]</td>
<td style=" background: #97FFFF;">f18a_core_inst/inst_sprites/n809_s6/F</td>
</tr>
<tr>
<td>0.893</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C31[0][A]</td>
<td style=" font-weight:bold;">f18a_core_inst/inst_sprites/x_expand_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1660</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C31[0][A]</td>
<td>f18a_core_inst/inst_sprites/x_expand_3_s0/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C31[0][A]</td>
<td>f18a_core_inst/inst_sprites/x_expand_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.893</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_core_inst/inst_sprites/x_read_addr_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_core_inst/inst_sprites/x_read_addr_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1660</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C33[0][A]</td>
<td>f18a_core_inst/inst_sprites/x_read_addr_7_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R25C33[0][A]</td>
<td style=" font-weight:bold;">f18a_core_inst/inst_sprites/x_read_addr_7_s0/Q</td>
</tr>
<tr>
<td>0.521</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C33[0][A]</td>
<td>f18a_core_inst/inst_sprites/n735_s9/I3</td>
</tr>
<tr>
<td>0.893</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C33[0][A]</td>
<td style=" background: #97FFFF;">f18a_core_inst/inst_sprites/n735_s9/F</td>
</tr>
<tr>
<td>0.893</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C33[0][A]</td>
<td style=" font-weight:bold;">f18a_core_inst/inst_sprites/x_read_addr_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1660</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C33[0][A]</td>
<td>f18a_core_inst/inst_sprites/x_read_addr_7_s0/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C33[0][A]</td>
<td>f18a_core_inst/inst_sprites/x_read_addr_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.661</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.911</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_125</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>SPI_MCP3202/sample_counter_10_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.989</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.989</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_125</td>
</tr>
<tr>
<td>3.989</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_125_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.251</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>SPI_MCP3202/sample_counter_10_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.977</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.977</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_125</td>
</tr>
<tr>
<td>7.977</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_125_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.162</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>SPI_MCP3202/sample_counter_10_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.661</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.911</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_125</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>SPI_MCP3202/sample_counter_9_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.989</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.989</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_125</td>
</tr>
<tr>
<td>3.989</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_125_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.251</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>SPI_MCP3202/sample_counter_9_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.977</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.977</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_125</td>
</tr>
<tr>
<td>7.977</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_125_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.162</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>SPI_MCP3202/sample_counter_9_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.661</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.911</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_125</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>SPI_MCP3202/sample_counter_8_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.989</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.989</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_125</td>
</tr>
<tr>
<td>3.989</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_125_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.251</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>SPI_MCP3202/sample_counter_8_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.977</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.977</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_125</td>
</tr>
<tr>
<td>7.977</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_125_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.162</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>SPI_MCP3202/sample_counter_8_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.661</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.911</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_125</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>SPI_MCP3202/sample_counter_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.989</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.989</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_125</td>
</tr>
<tr>
<td>3.989</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_125_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.251</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>SPI_MCP3202/sample_counter_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.977</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.977</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_125</td>
</tr>
<tr>
<td>7.977</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_125_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.162</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>SPI_MCP3202/sample_counter_7_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.661</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.911</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_125</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>SPI_MCP3202/sample_counter_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.989</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.989</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_125</td>
</tr>
<tr>
<td>3.989</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_125_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.251</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>SPI_MCP3202/sample_counter_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.977</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.977</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_125</td>
</tr>
<tr>
<td>7.977</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_125_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.162</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>SPI_MCP3202/sample_counter_6_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.661</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.911</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_125</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>SPI_MCP3202/sample_counter_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.989</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.989</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_125</td>
</tr>
<tr>
<td>3.989</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_125_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.251</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>SPI_MCP3202/sample_counter_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.977</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.977</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_125</td>
</tr>
<tr>
<td>7.977</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_125_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.162</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>SPI_MCP3202/sample_counter_5_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.661</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.911</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_125</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>SPI_MCP3202/r_DATA_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.989</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.989</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_125</td>
</tr>
<tr>
<td>3.989</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_125_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.251</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>SPI_MCP3202/r_DATA_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.977</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.977</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_125</td>
</tr>
<tr>
<td>7.977</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_125_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.162</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>SPI_MCP3202/r_DATA_5_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.661</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.911</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_125</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>SPI_MCP3202/r_DATA_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.989</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.989</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_125</td>
</tr>
<tr>
<td>3.989</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_125_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.251</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>SPI_MCP3202/r_DATA_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.977</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.977</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_125</td>
</tr>
<tr>
<td>7.977</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_125_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.162</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>SPI_MCP3202/r_DATA_4_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.661</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.911</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_125</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>SPI_MCP3202/r_STATE_1_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.989</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.989</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_125</td>
</tr>
<tr>
<td>3.989</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_125_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.251</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>SPI_MCP3202/r_STATE_1_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.977</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.977</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_125</td>
</tr>
<tr>
<td>7.977</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_125_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.162</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>SPI_MCP3202/r_STATE_1_s1/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.661</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.911</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_125</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>SPI_MCP3202/r_STATE_0_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.989</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.989</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_125</td>
</tr>
<tr>
<td>3.989</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_125_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.251</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>SPI_MCP3202/r_STATE_0_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.977</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.977</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_125</td>
</tr>
<tr>
<td>7.977</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_125_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.162</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>SPI_MCP3202/r_STATE_0_s2/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>1660</td>
<td>clk_50_w</td>
<td>0.813</td>
<td>0.262</td>
</tr>
<tr>
<td>706</td>
<td>clk_25_w</td>
<td>17.092</td>
<td>0.661</td>
</tr>
<tr>
<td>265</td>
<td>sample_buffer_current_4</td>
<td>29.212</td>
<td>3.842</td>
</tr>
<tr>
<td>201</td>
<td>reset_n_r</td>
<td>9.716</td>
<td>3.281</td>
</tr>
<tr>
<td>163</td>
<td>n957_5</td>
<td>12.929</td>
<td>3.117</td>
</tr>
<tr>
<td>128</td>
<td>addr1[0]</td>
<td>21.956</td>
<td>2.649</td>
</tr>
<tr>
<td>128</td>
<td>addr1[5]</td>
<td>12.641</td>
<td>3.533</td>
</tr>
<tr>
<td>128</td>
<td>addr1[6]</td>
<td>12.834</td>
<td>3.427</td>
</tr>
<tr>
<td>128</td>
<td>addr1[7]</td>
<td>13.343</td>
<td>2.918</td>
</tr>
<tr>
<td>128</td>
<td>addr1[8]</td>
<td>12.901</td>
<td>3.340</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R7C10</td>
<td>93.06%</td>
</tr>
<tr>
<td>R17C45</td>
<td>91.67%</td>
</tr>
<tr>
<td>R18C40</td>
<td>91.67%</td>
</tr>
<tr>
<td>R11C46</td>
<td>90.28%</td>
</tr>
<tr>
<td>R21C43</td>
<td>90.28%</td>
</tr>
<tr>
<td>R21C19</td>
<td>90.28%</td>
</tr>
<tr>
<td>R9C35</td>
<td>90.28%</td>
</tr>
<tr>
<td>R18C8</td>
<td>90.28%</td>
</tr>
<tr>
<td>R22C19</td>
<td>88.89%</td>
</tr>
<tr>
<td>R22C24</td>
<td>88.89%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk -period 37.037 -waveform {0 18.518} [get_ports {clk}] -add</td>
</tr>
<tr>
<td>TC_GENERATED_CLOCK</td>
<td>Actived</td>
<td>create_generated_clock -name clk_100 -source [get_ports {clk}] -master_clock clk -divide_by 7 -multiply_by 26 -add [get_nets {clk_100_w}]</td>
</tr>
<tr>
<td>TC_GENERATED_CLOCK</td>
<td>Actived</td>
<td>create_generated_clock -name clk_50 -source [get_nets {clk_100_w}] -master_clock clk_100 -divide_by 2 -multiply_by 1 -add [get_nets {clk_50_w}]</td>
</tr>
<tr>
<td>TC_GENERATED_CLOCK</td>
<td>Actived</td>
<td>create_generated_clock -name clk_25 -source [get_nets {clk_100_w}] -master_clock clk_100 -divide_by 4 -multiply_by 1 -add [get_nets {clk_25_w}]</td>
</tr>
<tr>
<td>TC_GENERATED_CLOCK</td>
<td>Actived</td>
<td>create_generated_clock -name clk_125 -source [get_nets {clk_25_w}] -master_clock clk_25 -divide_by 1 -multiply_by 5 -add [get_nets {clk_125_w}]</td>
</tr>
<tr>
<td>TC_GENERATED_CLOCK</td>
<td>Actived</td>
<td>create_generated_clock -name clk_audio -source [get_nets {clk_25_w}] -master_clock clk_25 -divide_by 571 -multiply_by 1 -add [get_nets {clk_audio_w}]</td>
</tr>
<tr>
<td>TC_CLOCK_GROUP</td>
<td>Actived</td>
<td>set_clock_groups -asynchronous -group [get_clocks {clk_50}] -group [get_clocks {clk_25}]</td>
</tr>
<tr>
<td>TC_CLOCK_GROUP</td>
<td>Actived</td>
<td>set_clock_groups -asynchronous -group [get_clocks {clk_25}] -group [get_clocks {clk_audio}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
