// Seed: 1474079853
module module_0 ();
  assign id_1 = id_1;
  parameter integer id_2 = id_2;
  wire id_3;
  assign module_1.id_9 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  bit id_5, id_6;
  bit id_7 = id_2[-1 :-1], id_8;
  id_9 :
  assert property (@(posedge 1) id_7 == id_4) id_5 <= -1;
  tri1 id_10;
  module_0 modCall_1 ();
  always
    if (id_10) begin : LABEL_0
      id_3 <= -1;
      id_7 = id_3;
    end
  wire id_11;
endmodule
