/*
 * Copyright (c) 2017 Linaro Limited
 *
 * SPDX-License-Identifier: Apache-2.0
 */

#include <st/f4/stm32f4.dtsi>

/ {
	soc {
		spi2: spi@40003800 {
			compatible = "st,stm32-spi";
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <0x40003800 0x400>;
			clocks = <&rcc STM32_CLOCK_BUS_APB1 0x00004000>;
			interrupts = <36 5>;
			status = "disabled";
			label = "SPI_2";
		};

		spi3: spi@40003c00 {
			compatible = "st,stm32-spi";
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <0x40003c00 0x400>;
			clocks = <&rcc STM32_CLOCK_BUS_APB1 0x00008000>;
			interrupts = <51 5>;
			status = "disabled";
			label = "SPI_3";
		};

		i2s2: i2s@40003800 {
			compatible = "st,stm32-i2s";
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <0x40003800 0x400>;
			clocks = <&rcc STM32_CLOCK_BUS_APB1 0x00004000>;
			interrupts = <36 5>;
			dma = <&dma1 4 0 STM32_DMA_MEMORY_TO_PERIPH
			       STM32_DMA_PRIORITY_LOW 2 2 4 1
			       STM32_DMA_SRC_INCREMENT
			       STM32_DMA_DST_NO_INCREMENT
			       &dma1 3 0 STM32_DMA_PERIPH_TO_MEMORY
			       STM32_DMA_PRIORITY_LOW 2 2 1 4
			       STM32_DMA_SRC_NO_INCREMENT
			       STM32_DMA_DST_INCREMENT>;
			status = "disabled";
			label = "I2S_2";
		};

		i2s3: i2s@40003c00 {
			compatible = "st,stm32-i2s";
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <0x40003c00 0x400>;
			clocks = <&rcc STM32_CLOCK_BUS_APB1 0x00008000>;
			interrupts = <51 5>;
			dma = <&dma1 5 0 STM32_DMA_MEMORY_TO_PERIPH
			       STM32_DMA_PRIORITY_LOW 2 2 4 1
			       STM32_DMA_SRC_INCREMENT
			       STM32_DMA_DST_NO_INCREMENT
			       &dma1 0 0 STM32_DMA_PERIPH_TO_MEMORY
			       STM32_DMA_PRIORITY_LOW 2 2 1 4
			       STM32_DMA_SRC_NO_INCREMENT
			       STM32_DMA_DST_INCREMENT>;
			status = "disabled";
			label = "I2S_3";
		};
	};
};
