 
****************************************
Report : timing
        -path full
        -delay max
        -nworst 100
        -max_paths 100
Design : ClkRstRipAdder4
Version: F-2011.09-SP4
Date   : Mon Apr 11 22:14:10 2016
****************************************

Operating Conditions: WORST   Library: saed90nm_max
Wire Load Model Mode: enclosed

  Startpoint: A[0] (input port clocked by CK)
  Endpoint: i1_reg (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.10       0.48 f
  A[0] (in)                                0.01       0.49 f
  U15/ZN (INVX0)                           0.09       0.57 r
  U16/ZN (INVX0)                           0.12       0.70 f
  FA0/A (FullAdder_3)                      0.00       0.70 f
  FA0/HA1/X (HalfAdder_7)                  0.00       0.70 f
  FA0/HA1/U1/Q (XOR2X1)                    0.65       1.35 r
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.35 r
  FA0/HA2/X (HalfAdder_6)                  0.00       1.35 r
  FA0/HA2/U2/Q (AND2X1)                    0.43       1.78 r
  FA0/HA2/Cout (HalfAdder_6)               0.00       1.78 r
  FA0/U1/Q (OR2X1)                         0.22       2.00 r
  FA0/Cout (FullAdder_3)                   0.00       2.00 r
  U6/Q (AND2X1)                            0.22       2.21 r
  i1_reg/D (DFFX1)                         0.05       2.26 r
  data arrival time                                   2.26

  clock CK (rise edge)                     2.70       2.70
  clock network delay (ideal)              0.38       3.08
  clock uncertainty                       -0.30       2.78
  i1_reg/CLK (DFFX1)                       0.00       2.78 r
  library setup time                      -0.28       2.50
  data required time                                  2.50
  -----------------------------------------------------------
  data required time                                  2.50
  data arrival time                                  -2.26
  -----------------------------------------------------------
  slack (MET)                                         0.24


  Startpoint: A[1] (input port clocked by CK)
  Endpoint: i2_reg (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.10       0.48 f
  A[1] (in)                                0.01       0.49 f
  U17/ZN (INVX0)                           0.09       0.57 r
  U18/ZN (INVX0)                           0.12       0.70 f
  FA1/A (FullAdder_2)                      0.00       0.70 f
  FA1/HA1/X (HalfAdder_5)                  0.00       0.70 f
  FA1/HA1/U1/Q (XOR2X1)                    0.65       1.35 r
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.35 r
  FA1/HA2/X (HalfAdder_4)                  0.00       1.35 r
  FA1/HA2/U2/Q (AND2X1)                    0.43       1.78 r
  FA1/HA2/Cout (HalfAdder_4)               0.00       1.78 r
  FA1/U1/Q (OR2X1)                         0.22       2.00 r
  FA1/Cout (FullAdder_2)                   0.00       2.00 r
  U5/Q (AND2X1)                            0.22       2.21 r
  i2_reg/D (DFFX1)                         0.05       2.26 r
  data arrival time                                   2.26

  clock CK (rise edge)                     2.70       2.70
  clock network delay (ideal)              0.38       3.08
  clock uncertainty                       -0.30       2.78
  i2_reg/CLK (DFFX1)                       0.00       2.78 r
  library setup time                      -0.28       2.50
  data required time                                  2.50
  -----------------------------------------------------------
  data required time                                  2.50
  data arrival time                                  -2.26
  -----------------------------------------------------------
  slack (MET)                                         0.24


  Startpoint: A[2] (input port clocked by CK)
  Endpoint: i3_reg (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.10       0.48 f
  A[2] (in)                                0.01       0.49 f
  U19/ZN (INVX0)                           0.09       0.57 r
  U20/ZN (INVX0)                           0.12       0.70 f
  FA2/A (FullAdder_1)                      0.00       0.70 f
  FA2/HA1/X (HalfAdder_3)                  0.00       0.70 f
  FA2/HA1/U1/Q (XOR2X1)                    0.65       1.35 r
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.35 r
  FA2/HA2/X (HalfAdder_2)                  0.00       1.35 r
  FA2/HA2/U2/Q (AND2X1)                    0.43       1.78 r
  FA2/HA2/Cout (HalfAdder_2)               0.00       1.78 r
  FA2/U1/Q (OR2X1)                         0.22       2.00 r
  FA2/Cout (FullAdder_1)                   0.00       2.00 r
  U4/Q (AND2X1)                            0.22       2.21 r
  i3_reg/D (DFFX1)                         0.05       2.26 r
  data arrival time                                   2.26

  clock CK (rise edge)                     2.70       2.70
  clock network delay (ideal)              0.38       3.08
  clock uncertainty                       -0.30       2.78
  i3_reg/CLK (DFFX1)                       0.00       2.78 r
  library setup time                      -0.28       2.50
  data required time                                  2.50
  -----------------------------------------------------------
  data required time                                  2.50
  data arrival time                                  -2.26
  -----------------------------------------------------------
  slack (MET)                                         0.24


  Startpoint: B[0] (input port clocked by CK)
  Endpoint: i1_reg (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.10       0.48 f
  B[0] (in)                                0.01       0.49 f
  U7/ZN (INVX0)                            0.09       0.57 r
  U8/ZN (INVX0)                            0.13       0.70 f
  FA0/B (FullAdder_3)                      0.00       0.70 f
  FA0/HA1/Y (HalfAdder_7)                  0.00       0.70 f
  FA0/HA1/U1/Q (XOR2X1)                    0.63       1.33 r
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.33 r
  FA0/HA2/X (HalfAdder_6)                  0.00       1.33 r
  FA0/HA2/U2/Q (AND2X1)                    0.43       1.75 r
  FA0/HA2/Cout (HalfAdder_6)               0.00       1.75 r
  FA0/U1/Q (OR2X1)                         0.22       1.98 r
  FA0/Cout (FullAdder_3)                   0.00       1.98 r
  U6/Q (AND2X1)                            0.22       2.19 r
  i1_reg/D (DFFX1)                         0.05       2.24 r
  data arrival time                                   2.24

  clock CK (rise edge)                     2.70       2.70
  clock network delay (ideal)              0.38       3.08
  clock uncertainty                       -0.30       2.78
  i1_reg/CLK (DFFX1)                       0.00       2.78 r
  library setup time                      -0.28       2.50
  data required time                                  2.50
  -----------------------------------------------------------
  data required time                                  2.50
  data arrival time                                  -2.24
  -----------------------------------------------------------
  slack (MET)                                         0.26


  Startpoint: B[1] (input port clocked by CK)
  Endpoint: i2_reg (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.10       0.48 f
  B[1] (in)                                0.01       0.49 f
  U9/ZN (INVX0)                            0.09       0.57 r
  U10/ZN (INVX0)                           0.13       0.70 f
  FA1/B (FullAdder_2)                      0.00       0.70 f
  FA1/HA1/Y (HalfAdder_5)                  0.00       0.70 f
  FA1/HA1/U1/Q (XOR2X1)                    0.63       1.33 r
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.33 r
  FA1/HA2/X (HalfAdder_4)                  0.00       1.33 r
  FA1/HA2/U2/Q (AND2X1)                    0.43       1.75 r
  FA1/HA2/Cout (HalfAdder_4)               0.00       1.75 r
  FA1/U1/Q (OR2X1)                         0.22       1.98 r
  FA1/Cout (FullAdder_2)                   0.00       1.98 r
  U5/Q (AND2X1)                            0.22       2.19 r
  i2_reg/D (DFFX1)                         0.05       2.24 r
  data arrival time                                   2.24

  clock CK (rise edge)                     2.70       2.70
  clock network delay (ideal)              0.38       3.08
  clock uncertainty                       -0.30       2.78
  i2_reg/CLK (DFFX1)                       0.00       2.78 r
  library setup time                      -0.28       2.50
  data required time                                  2.50
  -----------------------------------------------------------
  data required time                                  2.50
  data arrival time                                  -2.24
  -----------------------------------------------------------
  slack (MET)                                         0.26


  Startpoint: B[2] (input port clocked by CK)
  Endpoint: i3_reg (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.10       0.48 f
  B[2] (in)                                0.01       0.49 f
  U11/ZN (INVX0)                           0.09       0.57 r
  U12/ZN (INVX0)                           0.13       0.70 f
  FA2/B (FullAdder_1)                      0.00       0.70 f
  FA2/HA1/Y (HalfAdder_3)                  0.00       0.70 f
  FA2/HA1/U1/Q (XOR2X1)                    0.63       1.33 r
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.33 r
  FA2/HA2/X (HalfAdder_2)                  0.00       1.33 r
  FA2/HA2/U2/Q (AND2X1)                    0.43       1.75 r
  FA2/HA2/Cout (HalfAdder_2)               0.00       1.75 r
  FA2/U1/Q (OR2X1)                         0.22       1.98 r
  FA2/Cout (FullAdder_1)                   0.00       1.98 r
  U4/Q (AND2X1)                            0.22       2.19 r
  i3_reg/D (DFFX1)                         0.05       2.24 r
  data arrival time                                   2.24

  clock CK (rise edge)                     2.70       2.70
  clock network delay (ideal)              0.38       3.08
  clock uncertainty                       -0.30       2.78
  i3_reg/CLK (DFFX1)                       0.00       2.78 r
  library setup time                      -0.28       2.50
  data required time                                  2.50
  -----------------------------------------------------------
  data required time                                  2.50
  data arrival time                                  -2.24
  -----------------------------------------------------------
  slack (MET)                                         0.26


  Startpoint: A[0] (input port clocked by CK)
  Endpoint: i1_reg (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.10       0.48 r
  A[0] (in)                                0.01       0.49 r
  U15/ZN (INVX0)                           0.09       0.58 f
  U16/ZN (INVX0)                           0.12       0.70 r
  FA0/A (FullAdder_3)                      0.00       0.70 r
  FA0/HA1/X (HalfAdder_7)                  0.00       0.70 r
  FA0/HA1/U1/Q (XOR2X1)                    0.65       1.35 f
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.35 f
  FA0/HA2/X (HalfAdder_6)                  0.00       1.35 f
  FA0/HA2/U2/Q (AND2X1)                    0.42       1.77 f
  FA0/HA2/Cout (HalfAdder_6)               0.00       1.77 f
  FA0/U1/Q (OR2X1)                         0.24       2.01 f
  FA0/Cout (FullAdder_3)                   0.00       2.01 f
  U6/Q (AND2X1)                            0.21       2.22 f
  i1_reg/D (DFFX1)                         0.05       2.27 f
  data arrival time                                   2.27

  clock CK (rise edge)                     2.70       2.70
  clock network delay (ideal)              0.38       3.08
  clock uncertainty                       -0.30       2.78
  i1_reg/CLK (DFFX1)                       0.00       2.78 r
  library setup time                      -0.17       2.61
  data required time                                  2.61
  -----------------------------------------------------------
  data required time                                  2.61
  data arrival time                                  -2.27
  -----------------------------------------------------------
  slack (MET)                                         0.34


  Startpoint: A[1] (input port clocked by CK)
  Endpoint: i2_reg (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.10       0.48 r
  A[1] (in)                                0.01       0.49 r
  U17/ZN (INVX0)                           0.09       0.58 f
  U18/ZN (INVX0)                           0.12       0.70 r
  FA1/A (FullAdder_2)                      0.00       0.70 r
  FA1/HA1/X (HalfAdder_5)                  0.00       0.70 r
  FA1/HA1/U1/Q (XOR2X1)                    0.65       1.35 f
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.35 f
  FA1/HA2/X (HalfAdder_4)                  0.00       1.35 f
  FA1/HA2/U2/Q (AND2X1)                    0.42       1.77 f
  FA1/HA2/Cout (HalfAdder_4)               0.00       1.77 f
  FA1/U1/Q (OR2X1)                         0.24       2.01 f
  FA1/Cout (FullAdder_2)                   0.00       2.01 f
  U5/Q (AND2X1)                            0.21       2.22 f
  i2_reg/D (DFFX1)                         0.05       2.27 f
  data arrival time                                   2.27

  clock CK (rise edge)                     2.70       2.70
  clock network delay (ideal)              0.38       3.08
  clock uncertainty                       -0.30       2.78
  i2_reg/CLK (DFFX1)                       0.00       2.78 r
  library setup time                      -0.17       2.61
  data required time                                  2.61
  -----------------------------------------------------------
  data required time                                  2.61
  data arrival time                                  -2.27
  -----------------------------------------------------------
  slack (MET)                                         0.34


  Startpoint: A[2] (input port clocked by CK)
  Endpoint: i3_reg (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.10       0.48 r
  A[2] (in)                                0.01       0.49 r
  U19/ZN (INVX0)                           0.09       0.58 f
  U20/ZN (INVX0)                           0.12       0.70 r
  FA2/A (FullAdder_1)                      0.00       0.70 r
  FA2/HA1/X (HalfAdder_3)                  0.00       0.70 r
  FA2/HA1/U1/Q (XOR2X1)                    0.65       1.35 f
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.35 f
  FA2/HA2/X (HalfAdder_2)                  0.00       1.35 f
  FA2/HA2/U2/Q (AND2X1)                    0.42       1.77 f
  FA2/HA2/Cout (HalfAdder_2)               0.00       1.77 f
  FA2/U1/Q (OR2X1)                         0.24       2.01 f
  FA2/Cout (FullAdder_1)                   0.00       2.01 f
  U4/Q (AND2X1)                            0.21       2.22 f
  i3_reg/D (DFFX1)                         0.05       2.27 f
  data arrival time                                   2.27

  clock CK (rise edge)                     2.70       2.70
  clock network delay (ideal)              0.38       3.08
  clock uncertainty                       -0.30       2.78
  i3_reg/CLK (DFFX1)                       0.00       2.78 r
  library setup time                      -0.17       2.61
  data required time                                  2.61
  -----------------------------------------------------------
  data required time                                  2.61
  data arrival time                                  -2.27
  -----------------------------------------------------------
  slack (MET)                                         0.34


  Startpoint: A[0] (input port clocked by CK)
  Endpoint: i1_reg (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.10       0.48 r
  A[0] (in)                                0.01       0.49 r
  U15/ZN (INVX0)                           0.09       0.58 f
  U16/ZN (INVX0)                           0.12       0.70 r
  FA0/A (FullAdder_3)                      0.00       0.70 r
  FA0/HA1/X (HalfAdder_7)                  0.00       0.70 r
  FA0/HA1/U1/Q (XOR2X1)                    0.54       1.25 r
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.25 r
  FA0/HA2/X (HalfAdder_6)                  0.00       1.25 r
  FA0/HA2/U2/Q (AND2X1)                    0.43       1.67 r
  FA0/HA2/Cout (HalfAdder_6)               0.00       1.67 r
  FA0/U1/Q (OR2X1)                         0.22       1.89 r
  FA0/Cout (FullAdder_3)                   0.00       1.89 r
  U6/Q (AND2X1)                            0.22       2.11 r
  i1_reg/D (DFFX1)                         0.05       2.16 r
  data arrival time                                   2.16

  clock CK (rise edge)                     2.70       2.70
  clock network delay (ideal)              0.38       3.08
  clock uncertainty                       -0.30       2.78
  i1_reg/CLK (DFFX1)                       0.00       2.78 r
  library setup time                      -0.28       2.50
  data required time                                  2.50
  -----------------------------------------------------------
  data required time                                  2.50
  data arrival time                                  -2.16
  -----------------------------------------------------------
  slack (MET)                                         0.35


  Startpoint: A[1] (input port clocked by CK)
  Endpoint: i2_reg (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.10       0.48 r
  A[1] (in)                                0.01       0.49 r
  U17/ZN (INVX0)                           0.09       0.58 f
  U18/ZN (INVX0)                           0.12       0.70 r
  FA1/A (FullAdder_2)                      0.00       0.70 r
  FA1/HA1/X (HalfAdder_5)                  0.00       0.70 r
  FA1/HA1/U1/Q (XOR2X1)                    0.54       1.25 r
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.25 r
  FA1/HA2/X (HalfAdder_4)                  0.00       1.25 r
  FA1/HA2/U2/Q (AND2X1)                    0.43       1.67 r
  FA1/HA2/Cout (HalfAdder_4)               0.00       1.67 r
  FA1/U1/Q (OR2X1)                         0.22       1.89 r
  FA1/Cout (FullAdder_2)                   0.00       1.89 r
  U5/Q (AND2X1)                            0.22       2.11 r
  i2_reg/D (DFFX1)                         0.05       2.16 r
  data arrival time                                   2.16

  clock CK (rise edge)                     2.70       2.70
  clock network delay (ideal)              0.38       3.08
  clock uncertainty                       -0.30       2.78
  i2_reg/CLK (DFFX1)                       0.00       2.78 r
  library setup time                      -0.28       2.50
  data required time                                  2.50
  -----------------------------------------------------------
  data required time                                  2.50
  data arrival time                                  -2.16
  -----------------------------------------------------------
  slack (MET)                                         0.35


  Startpoint: A[2] (input port clocked by CK)
  Endpoint: i3_reg (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.10       0.48 r
  A[2] (in)                                0.01       0.49 r
  U19/ZN (INVX0)                           0.09       0.58 f
  U20/ZN (INVX0)                           0.12       0.70 r
  FA2/A (FullAdder_1)                      0.00       0.70 r
  FA2/HA1/X (HalfAdder_3)                  0.00       0.70 r
  FA2/HA1/U1/Q (XOR2X1)                    0.54       1.25 r
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.25 r
  FA2/HA2/X (HalfAdder_2)                  0.00       1.25 r
  FA2/HA2/U2/Q (AND2X1)                    0.43       1.67 r
  FA2/HA2/Cout (HalfAdder_2)               0.00       1.67 r
  FA2/U1/Q (OR2X1)                         0.22       1.89 r
  FA2/Cout (FullAdder_1)                   0.00       1.89 r
  U4/Q (AND2X1)                            0.22       2.11 r
  i3_reg/D (DFFX1)                         0.05       2.16 r
  data arrival time                                   2.16

  clock CK (rise edge)                     2.70       2.70
  clock network delay (ideal)              0.38       3.08
  clock uncertainty                       -0.30       2.78
  i3_reg/CLK (DFFX1)                       0.00       2.78 r
  library setup time                      -0.28       2.50
  data required time                                  2.50
  -----------------------------------------------------------
  data required time                                  2.50
  data arrival time                                  -2.16
  -----------------------------------------------------------
  slack (MET)                                         0.35


  Startpoint: A[0] (input port clocked by CK)
  Endpoint: i1_reg (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.10       0.48 f
  A[0] (in)                                0.01       0.49 f
  U15/ZN (INVX0)                           0.09       0.57 r
  U16/ZN (INVX0)                           0.12       0.70 f
  FA0/A (FullAdder_3)                      0.00       0.70 f
  FA0/HA1/X (HalfAdder_7)                  0.00       0.70 f
  FA0/HA1/U1/Q (XOR2X1)                    0.53       1.23 r
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.23 r
  FA0/HA2/X (HalfAdder_6)                  0.00       1.23 r
  FA0/HA2/U2/Q (AND2X1)                    0.43       1.66 r
  FA0/HA2/Cout (HalfAdder_6)               0.00       1.66 r
  FA0/U1/Q (OR2X1)                         0.22       1.88 r
  FA0/Cout (FullAdder_3)                   0.00       1.88 r
  U6/Q (AND2X1)                            0.22       2.10 r
  i1_reg/D (DFFX1)                         0.05       2.14 r
  data arrival time                                   2.14

  clock CK (rise edge)                     2.70       2.70
  clock network delay (ideal)              0.38       3.08
  clock uncertainty                       -0.30       2.78
  i1_reg/CLK (DFFX1)                       0.00       2.78 r
  library setup time                      -0.28       2.50
  data required time                                  2.50
  -----------------------------------------------------------
  data required time                                  2.50
  data arrival time                                  -2.14
  -----------------------------------------------------------
  slack (MET)                                         0.36


  Startpoint: A[1] (input port clocked by CK)
  Endpoint: i2_reg (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.10       0.48 f
  A[1] (in)                                0.01       0.49 f
  U17/ZN (INVX0)                           0.09       0.57 r
  U18/ZN (INVX0)                           0.12       0.70 f
  FA1/A (FullAdder_2)                      0.00       0.70 f
  FA1/HA1/X (HalfAdder_5)                  0.00       0.70 f
  FA1/HA1/U1/Q (XOR2X1)                    0.53       1.23 r
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.23 r
  FA1/HA2/X (HalfAdder_4)                  0.00       1.23 r
  FA1/HA2/U2/Q (AND2X1)                    0.43       1.66 r
  FA1/HA2/Cout (HalfAdder_4)               0.00       1.66 r
  FA1/U1/Q (OR2X1)                         0.22       1.88 r
  FA1/Cout (FullAdder_2)                   0.00       1.88 r
  U5/Q (AND2X1)                            0.22       2.10 r
  i2_reg/D (DFFX1)                         0.05       2.14 r
  data arrival time                                   2.14

  clock CK (rise edge)                     2.70       2.70
  clock network delay (ideal)              0.38       3.08
  clock uncertainty                       -0.30       2.78
  i2_reg/CLK (DFFX1)                       0.00       2.78 r
  library setup time                      -0.28       2.50
  data required time                                  2.50
  -----------------------------------------------------------
  data required time                                  2.50
  data arrival time                                  -2.14
  -----------------------------------------------------------
  slack (MET)                                         0.36


  Startpoint: A[2] (input port clocked by CK)
  Endpoint: i3_reg (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.10       0.48 f
  A[2] (in)                                0.01       0.49 f
  U19/ZN (INVX0)                           0.09       0.57 r
  U20/ZN (INVX0)                           0.12       0.70 f
  FA2/A (FullAdder_1)                      0.00       0.70 f
  FA2/HA1/X (HalfAdder_3)                  0.00       0.70 f
  FA2/HA1/U1/Q (XOR2X1)                    0.53       1.23 r
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.23 r
  FA2/HA2/X (HalfAdder_2)                  0.00       1.23 r
  FA2/HA2/U2/Q (AND2X1)                    0.43       1.66 r
  FA2/HA2/Cout (HalfAdder_2)               0.00       1.66 r
  FA2/U1/Q (OR2X1)                         0.22       1.88 r
  FA2/Cout (FullAdder_1)                   0.00       1.88 r
  U4/Q (AND2X1)                            0.22       2.10 r
  i3_reg/D (DFFX1)                         0.05       2.14 r
  data arrival time                                   2.14

  clock CK (rise edge)                     2.70       2.70
  clock network delay (ideal)              0.38       3.08
  clock uncertainty                       -0.30       2.78
  i3_reg/CLK (DFFX1)                       0.00       2.78 r
  library setup time                      -0.28       2.50
  data required time                                  2.50
  -----------------------------------------------------------
  data required time                                  2.50
  data arrival time                                  -2.14
  -----------------------------------------------------------
  slack (MET)                                         0.36


  Startpoint: B[0] (input port clocked by CK)
  Endpoint: i1_reg (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.10       0.48 r
  B[0] (in)                                0.01       0.49 r
  U7/ZN (INVX0)                            0.09       0.58 f
  U8/ZN (INVX0)                            0.12       0.70 r
  FA0/B (FullAdder_3)                      0.00       0.70 r
  FA0/HA1/Y (HalfAdder_7)                  0.00       0.70 r
  FA0/HA1/U1/Q (XOR2X1)                    0.52       1.22 r
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.22 r
  FA0/HA2/X (HalfAdder_6)                  0.00       1.22 r
  FA0/HA2/U2/Q (AND2X1)                    0.43       1.65 r
  FA0/HA2/Cout (HalfAdder_6)               0.00       1.65 r
  FA0/U1/Q (OR2X1)                         0.22       1.87 r
  FA0/Cout (FullAdder_3)                   0.00       1.87 r
  U6/Q (AND2X1)                            0.22       2.09 r
  i1_reg/D (DFFX1)                         0.05       2.13 r
  data arrival time                                   2.13

  clock CK (rise edge)                     2.70       2.70
  clock network delay (ideal)              0.38       3.08
  clock uncertainty                       -0.30       2.78
  i1_reg/CLK (DFFX1)                       0.00       2.78 r
  library setup time                      -0.28       2.50
  data required time                                  2.50
  -----------------------------------------------------------
  data required time                                  2.50
  data arrival time                                  -2.13
  -----------------------------------------------------------
  slack (MET)                                         0.37


  Startpoint: B[1] (input port clocked by CK)
  Endpoint: i2_reg (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.10       0.48 r
  B[1] (in)                                0.01       0.49 r
  U9/ZN (INVX0)                            0.09       0.58 f
  U10/ZN (INVX0)                           0.12       0.70 r
  FA1/B (FullAdder_2)                      0.00       0.70 r
  FA1/HA1/Y (HalfAdder_5)                  0.00       0.70 r
  FA1/HA1/U1/Q (XOR2X1)                    0.52       1.22 r
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.22 r
  FA1/HA2/X (HalfAdder_4)                  0.00       1.22 r
  FA1/HA2/U2/Q (AND2X1)                    0.43       1.65 r
  FA1/HA2/Cout (HalfAdder_4)               0.00       1.65 r
  FA1/U1/Q (OR2X1)                         0.22       1.87 r
  FA1/Cout (FullAdder_2)                   0.00       1.87 r
  U5/Q (AND2X1)                            0.22       2.09 r
  i2_reg/D (DFFX1)                         0.05       2.13 r
  data arrival time                                   2.13

  clock CK (rise edge)                     2.70       2.70
  clock network delay (ideal)              0.38       3.08
  clock uncertainty                       -0.30       2.78
  i2_reg/CLK (DFFX1)                       0.00       2.78 r
  library setup time                      -0.28       2.50
  data required time                                  2.50
  -----------------------------------------------------------
  data required time                                  2.50
  data arrival time                                  -2.13
  -----------------------------------------------------------
  slack (MET)                                         0.37


  Startpoint: B[2] (input port clocked by CK)
  Endpoint: i3_reg (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.10       0.48 r
  B[2] (in)                                0.01       0.49 r
  U11/ZN (INVX0)                           0.09       0.58 f
  U12/ZN (INVX0)                           0.12       0.70 r
  FA2/B (FullAdder_1)                      0.00       0.70 r
  FA2/HA1/Y (HalfAdder_3)                  0.00       0.70 r
  FA2/HA1/U1/Q (XOR2X1)                    0.52       1.22 r
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.22 r
  FA2/HA2/X (HalfAdder_2)                  0.00       1.22 r
  FA2/HA2/U2/Q (AND2X1)                    0.43       1.65 r
  FA2/HA2/Cout (HalfAdder_2)               0.00       1.65 r
  FA2/U1/Q (OR2X1)                         0.22       1.87 r
  FA2/Cout (FullAdder_1)                   0.00       1.87 r
  U4/Q (AND2X1)                            0.22       2.09 r
  i3_reg/D (DFFX1)                         0.05       2.13 r
  data arrival time                                   2.13

  clock CK (rise edge)                     2.70       2.70
  clock network delay (ideal)              0.38       3.08
  clock uncertainty                       -0.30       2.78
  i3_reg/CLK (DFFX1)                       0.00       2.78 r
  library setup time                      -0.28       2.50
  data required time                                  2.50
  -----------------------------------------------------------
  data required time                                  2.50
  data arrival time                                  -2.13
  -----------------------------------------------------------
  slack (MET)                                         0.37


  Startpoint: B[0] (input port clocked by CK)
  Endpoint: i1_reg (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.10       0.48 r
  B[0] (in)                                0.01       0.49 r
  U7/ZN (INVX0)                            0.09       0.58 f
  U8/ZN (INVX0)                            0.12       0.70 r
  FA0/B (FullAdder_3)                      0.00       0.70 r
  FA0/HA1/Y (HalfAdder_7)                  0.00       0.70 r
  FA0/HA1/U1/Q (XOR2X1)                    0.62       1.32 f
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.32 f
  FA0/HA2/X (HalfAdder_6)                  0.00       1.32 f
  FA0/HA2/U2/Q (AND2X1)                    0.42       1.74 f
  FA0/HA2/Cout (HalfAdder_6)               0.00       1.74 f
  FA0/U1/Q (OR2X1)                         0.24       1.98 f
  FA0/Cout (FullAdder_3)                   0.00       1.98 f
  U6/Q (AND2X1)                            0.21       2.19 f
  i1_reg/D (DFFX1)                         0.05       2.24 f
  data arrival time                                   2.24

  clock CK (rise edge)                     2.70       2.70
  clock network delay (ideal)              0.38       3.08
  clock uncertainty                       -0.30       2.78
  i1_reg/CLK (DFFX1)                       0.00       2.78 r
  library setup time                      -0.17       2.61
  data required time                                  2.61
  -----------------------------------------------------------
  data required time                                  2.61
  data arrival time                                  -2.24
  -----------------------------------------------------------
  slack (MET)                                         0.37


  Startpoint: B[1] (input port clocked by CK)
  Endpoint: i2_reg (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.10       0.48 r
  B[1] (in)                                0.01       0.49 r
  U9/ZN (INVX0)                            0.09       0.58 f
  U10/ZN (INVX0)                           0.12       0.70 r
  FA1/B (FullAdder_2)                      0.00       0.70 r
  FA1/HA1/Y (HalfAdder_5)                  0.00       0.70 r
  FA1/HA1/U1/Q (XOR2X1)                    0.62       1.32 f
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.32 f
  FA1/HA2/X (HalfAdder_4)                  0.00       1.32 f
  FA1/HA2/U2/Q (AND2X1)                    0.42       1.74 f
  FA1/HA2/Cout (HalfAdder_4)               0.00       1.74 f
  FA1/U1/Q (OR2X1)                         0.24       1.98 f
  FA1/Cout (FullAdder_2)                   0.00       1.98 f
  U5/Q (AND2X1)                            0.21       2.19 f
  i2_reg/D (DFFX1)                         0.05       2.24 f
  data arrival time                                   2.24

  clock CK (rise edge)                     2.70       2.70
  clock network delay (ideal)              0.38       3.08
  clock uncertainty                       -0.30       2.78
  i2_reg/CLK (DFFX1)                       0.00       2.78 r
  library setup time                      -0.17       2.61
  data required time                                  2.61
  -----------------------------------------------------------
  data required time                                  2.61
  data arrival time                                  -2.24
  -----------------------------------------------------------
  slack (MET)                                         0.37


  Startpoint: B[2] (input port clocked by CK)
  Endpoint: i3_reg (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.10       0.48 r
  B[2] (in)                                0.01       0.49 r
  U11/ZN (INVX0)                           0.09       0.58 f
  U12/ZN (INVX0)                           0.12       0.70 r
  FA2/B (FullAdder_1)                      0.00       0.70 r
  FA2/HA1/Y (HalfAdder_3)                  0.00       0.70 r
  FA2/HA1/U1/Q (XOR2X1)                    0.62       1.32 f
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.32 f
  FA2/HA2/X (HalfAdder_2)                  0.00       1.32 f
  FA2/HA2/U2/Q (AND2X1)                    0.42       1.74 f
  FA2/HA2/Cout (HalfAdder_2)               0.00       1.74 f
  FA2/U1/Q (OR2X1)                         0.24       1.98 f
  FA2/Cout (FullAdder_1)                   0.00       1.98 f
  U4/Q (AND2X1)                            0.21       2.19 f
  i3_reg/D (DFFX1)                         0.05       2.24 f
  data arrival time                                   2.24

  clock CK (rise edge)                     2.70       2.70
  clock network delay (ideal)              0.38       3.08
  clock uncertainty                       -0.30       2.78
  i3_reg/CLK (DFFX1)                       0.00       2.78 r
  library setup time                      -0.17       2.61
  data required time                                  2.61
  -----------------------------------------------------------
  data required time                                  2.61
  data arrival time                                  -2.24
  -----------------------------------------------------------
  slack (MET)                                         0.37


  Startpoint: B[0] (input port clocked by CK)
  Endpoint: i1_reg (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.10       0.48 f
  B[0] (in)                                0.01       0.49 f
  U7/ZN (INVX0)                            0.09       0.57 r
  U8/ZN (INVX0)                            0.13       0.70 f
  FA0/B (FullAdder_3)                      0.00       0.70 f
  FA0/HA1/Y (HalfAdder_7)                  0.00       0.70 f
  FA0/HA1/U1/Q (XOR2X1)                    0.51       1.21 r
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.21 r
  FA0/HA2/X (HalfAdder_6)                  0.00       1.21 r
  FA0/HA2/U2/Q (AND2X1)                    0.43       1.63 r
  FA0/HA2/Cout (HalfAdder_6)               0.00       1.63 r
  FA0/U1/Q (OR2X1)                         0.22       1.85 r
  FA0/Cout (FullAdder_3)                   0.00       1.85 r
  U6/Q (AND2X1)                            0.22       2.07 r
  i1_reg/D (DFFX1)                         0.05       2.12 r
  data arrival time                                   2.12

  clock CK (rise edge)                     2.70       2.70
  clock network delay (ideal)              0.38       3.08
  clock uncertainty                       -0.30       2.78
  i1_reg/CLK (DFFX1)                       0.00       2.78 r
  library setup time                      -0.28       2.50
  data required time                                  2.50
  -----------------------------------------------------------
  data required time                                  2.50
  data arrival time                                  -2.12
  -----------------------------------------------------------
  slack (MET)                                         0.39


  Startpoint: B[1] (input port clocked by CK)
  Endpoint: i2_reg (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.10       0.48 f
  B[1] (in)                                0.01       0.49 f
  U9/ZN (INVX0)                            0.09       0.57 r
  U10/ZN (INVX0)                           0.13       0.70 f
  FA1/B (FullAdder_2)                      0.00       0.70 f
  FA1/HA1/Y (HalfAdder_5)                  0.00       0.70 f
  FA1/HA1/U1/Q (XOR2X1)                    0.51       1.21 r
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.21 r
  FA1/HA2/X (HalfAdder_4)                  0.00       1.21 r
  FA1/HA2/U2/Q (AND2X1)                    0.43       1.63 r
  FA1/HA2/Cout (HalfAdder_4)               0.00       1.63 r
  FA1/U1/Q (OR2X1)                         0.22       1.85 r
  FA1/Cout (FullAdder_2)                   0.00       1.85 r
  U5/Q (AND2X1)                            0.22       2.07 r
  i2_reg/D (DFFX1)                         0.05       2.12 r
  data arrival time                                   2.12

  clock CK (rise edge)                     2.70       2.70
  clock network delay (ideal)              0.38       3.08
  clock uncertainty                       -0.30       2.78
  i2_reg/CLK (DFFX1)                       0.00       2.78 r
  library setup time                      -0.28       2.50
  data required time                                  2.50
  -----------------------------------------------------------
  data required time                                  2.50
  data arrival time                                  -2.12
  -----------------------------------------------------------
  slack (MET)                                         0.39


  Startpoint: B[2] (input port clocked by CK)
  Endpoint: i3_reg (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.10       0.48 f
  B[2] (in)                                0.01       0.49 f
  U11/ZN (INVX0)                           0.09       0.57 r
  U12/ZN (INVX0)                           0.13       0.70 f
  FA2/B (FullAdder_1)                      0.00       0.70 f
  FA2/HA1/Y (HalfAdder_3)                  0.00       0.70 f
  FA2/HA1/U1/Q (XOR2X1)                    0.51       1.21 r
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.21 r
  FA2/HA2/X (HalfAdder_2)                  0.00       1.21 r
  FA2/HA2/U2/Q (AND2X1)                    0.43       1.63 r
  FA2/HA2/Cout (HalfAdder_2)               0.00       1.63 r
  FA2/U1/Q (OR2X1)                         0.22       1.85 r
  FA2/Cout (FullAdder_1)                   0.00       1.85 r
  U4/Q (AND2X1)                            0.22       2.07 r
  i3_reg/D (DFFX1)                         0.05       2.12 r
  data arrival time                                   2.12

  clock CK (rise edge)                     2.70       2.70
  clock network delay (ideal)              0.38       3.08
  clock uncertainty                       -0.30       2.78
  i3_reg/CLK (DFFX1)                       0.00       2.78 r
  library setup time                      -0.28       2.50
  data required time                                  2.50
  -----------------------------------------------------------
  data required time                                  2.50
  data arrival time                                  -2.12
  -----------------------------------------------------------
  slack (MET)                                         0.39


  Startpoint: A[0] (input port clocked by CK)
  Endpoint: i1_reg (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.10       0.48 r
  A[0] (in)                                0.01       0.49 r
  U15/ZN (INVX0)                           0.09       0.58 f
  U16/ZN (INVX0)                           0.12       0.70 r
  FA0/A (FullAdder_3)                      0.00       0.70 r
  FA0/HA1/X (HalfAdder_7)                  0.00       0.70 r
  FA0/HA1/U1/Q (XOR2X1)                    0.57       1.27 f
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.27 f
  FA0/HA2/X (HalfAdder_6)                  0.00       1.27 f
  FA0/HA2/U2/Q (AND2X1)                    0.42       1.68 f
  FA0/HA2/Cout (HalfAdder_6)               0.00       1.68 f
  FA0/U1/Q (OR2X1)                         0.24       1.93 f
  FA0/Cout (FullAdder_3)                   0.00       1.93 f
  U6/Q (AND2X1)                            0.21       2.14 f
  i1_reg/D (DFFX1)                         0.05       2.18 f
  data arrival time                                   2.18

  clock CK (rise edge)                     2.70       2.70
  clock network delay (ideal)              0.38       3.08
  clock uncertainty                       -0.30       2.78
  i1_reg/CLK (DFFX1)                       0.00       2.78 r
  library setup time                      -0.17       2.61
  data required time                                  2.61
  -----------------------------------------------------------
  data required time                                  2.61
  data arrival time                                  -2.18
  -----------------------------------------------------------
  slack (MET)                                         0.43


  Startpoint: A[1] (input port clocked by CK)
  Endpoint: i2_reg (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.10       0.48 r
  A[1] (in)                                0.01       0.49 r
  U17/ZN (INVX0)                           0.09       0.58 f
  U18/ZN (INVX0)                           0.12       0.70 r
  FA1/A (FullAdder_2)                      0.00       0.70 r
  FA1/HA1/X (HalfAdder_5)                  0.00       0.70 r
  FA1/HA1/U1/Q (XOR2X1)                    0.57       1.27 f
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.27 f
  FA1/HA2/X (HalfAdder_4)                  0.00       1.27 f
  FA1/HA2/U2/Q (AND2X1)                    0.42       1.68 f
  FA1/HA2/Cout (HalfAdder_4)               0.00       1.68 f
  FA1/U1/Q (OR2X1)                         0.24       1.93 f
  FA1/Cout (FullAdder_2)                   0.00       1.93 f
  U5/Q (AND2X1)                            0.21       2.14 f
  i2_reg/D (DFFX1)                         0.05       2.18 f
  data arrival time                                   2.18

  clock CK (rise edge)                     2.70       2.70
  clock network delay (ideal)              0.38       3.08
  clock uncertainty                       -0.30       2.78
  i2_reg/CLK (DFFX1)                       0.00       2.78 r
  library setup time                      -0.17       2.61
  data required time                                  2.61
  -----------------------------------------------------------
  data required time                                  2.61
  data arrival time                                  -2.18
  -----------------------------------------------------------
  slack (MET)                                         0.43


  Startpoint: A[2] (input port clocked by CK)
  Endpoint: i3_reg (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.10       0.48 r
  A[2] (in)                                0.01       0.49 r
  U19/ZN (INVX0)                           0.09       0.58 f
  U20/ZN (INVX0)                           0.12       0.70 r
  FA2/A (FullAdder_1)                      0.00       0.70 r
  FA2/HA1/X (HalfAdder_3)                  0.00       0.70 r
  FA2/HA1/U1/Q (XOR2X1)                    0.57       1.27 f
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.27 f
  FA2/HA2/X (HalfAdder_2)                  0.00       1.27 f
  FA2/HA2/U2/Q (AND2X1)                    0.42       1.68 f
  FA2/HA2/Cout (HalfAdder_2)               0.00       1.68 f
  FA2/U1/Q (OR2X1)                         0.24       1.93 f
  FA2/Cout (FullAdder_1)                   0.00       1.93 f
  U4/Q (AND2X1)                            0.21       2.14 f
  i3_reg/D (DFFX1)                         0.05       2.18 f
  data arrival time                                   2.18

  clock CK (rise edge)                     2.70       2.70
  clock network delay (ideal)              0.38       3.08
  clock uncertainty                       -0.30       2.78
  i3_reg/CLK (DFFX1)                       0.00       2.78 r
  library setup time                      -0.17       2.61
  data required time                                  2.61
  -----------------------------------------------------------
  data required time                                  2.61
  data arrival time                                  -2.18
  -----------------------------------------------------------
  slack (MET)                                         0.43


  Startpoint: A[0] (input port clocked by CK)
  Endpoint: i1_reg (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.10       0.48 f
  A[0] (in)                                0.01       0.49 f
  U15/ZN (INVX0)                           0.09       0.57 r
  U16/ZN (INVX0)                           0.12       0.70 f
  FA0/A (FullAdder_3)                      0.00       0.70 f
  FA0/HA1/X (HalfAdder_7)                  0.00       0.70 f
  FA0/HA1/U1/Q (XOR2X1)                    0.56       1.26 f
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.26 f
  FA0/HA2/X (HalfAdder_6)                  0.00       1.26 f
  FA0/HA2/U2/Q (AND2X1)                    0.42       1.67 f
  FA0/HA2/Cout (HalfAdder_6)               0.00       1.67 f
  FA0/U1/Q (OR2X1)                         0.24       1.92 f
  FA0/Cout (FullAdder_3)                   0.00       1.92 f
  U6/Q (AND2X1)                            0.21       2.12 f
  i1_reg/D (DFFX1)                         0.05       2.17 f
  data arrival time                                   2.17

  clock CK (rise edge)                     2.70       2.70
  clock network delay (ideal)              0.38       3.08
  clock uncertainty                       -0.30       2.78
  i1_reg/CLK (DFFX1)                       0.00       2.78 r
  library setup time                      -0.17       2.61
  data required time                                  2.61
  -----------------------------------------------------------
  data required time                                  2.61
  data arrival time                                  -2.17
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: A[1] (input port clocked by CK)
  Endpoint: i2_reg (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.10       0.48 f
  A[1] (in)                                0.01       0.49 f
  U17/ZN (INVX0)                           0.09       0.57 r
  U18/ZN (INVX0)                           0.12       0.70 f
  FA1/A (FullAdder_2)                      0.00       0.70 f
  FA1/HA1/X (HalfAdder_5)                  0.00       0.70 f
  FA1/HA1/U1/Q (XOR2X1)                    0.56       1.26 f
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.26 f
  FA1/HA2/X (HalfAdder_4)                  0.00       1.26 f
  FA1/HA2/U2/Q (AND2X1)                    0.42       1.67 f
  FA1/HA2/Cout (HalfAdder_4)               0.00       1.67 f
  FA1/U1/Q (OR2X1)                         0.24       1.92 f
  FA1/Cout (FullAdder_2)                   0.00       1.92 f
  U5/Q (AND2X1)                            0.21       2.12 f
  i2_reg/D (DFFX1)                         0.05       2.17 f
  data arrival time                                   2.17

  clock CK (rise edge)                     2.70       2.70
  clock network delay (ideal)              0.38       3.08
  clock uncertainty                       -0.30       2.78
  i2_reg/CLK (DFFX1)                       0.00       2.78 r
  library setup time                      -0.17       2.61
  data required time                                  2.61
  -----------------------------------------------------------
  data required time                                  2.61
  data arrival time                                  -2.17
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: A[2] (input port clocked by CK)
  Endpoint: i3_reg (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.10       0.48 f
  A[2] (in)                                0.01       0.49 f
  U19/ZN (INVX0)                           0.09       0.57 r
  U20/ZN (INVX0)                           0.12       0.70 f
  FA2/A (FullAdder_1)                      0.00       0.70 f
  FA2/HA1/X (HalfAdder_3)                  0.00       0.70 f
  FA2/HA1/U1/Q (XOR2X1)                    0.56       1.26 f
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.26 f
  FA2/HA2/X (HalfAdder_2)                  0.00       1.26 f
  FA2/HA2/U2/Q (AND2X1)                    0.42       1.67 f
  FA2/HA2/Cout (HalfAdder_2)               0.00       1.67 f
  FA2/U1/Q (OR2X1)                         0.24       1.92 f
  FA2/Cout (FullAdder_1)                   0.00       1.92 f
  U4/Q (AND2X1)                            0.21       2.12 f
  i3_reg/D (DFFX1)                         0.05       2.17 f
  data arrival time                                   2.17

  clock CK (rise edge)                     2.70       2.70
  clock network delay (ideal)              0.38       3.08
  clock uncertainty                       -0.30       2.78
  i3_reg/CLK (DFFX1)                       0.00       2.78 r
  library setup time                      -0.17       2.61
  data required time                                  2.61
  -----------------------------------------------------------
  data required time                                  2.61
  data arrival time                                  -2.17
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: B[0] (input port clocked by CK)
  Endpoint: i1_reg (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.10       0.48 r
  B[0] (in)                                0.01       0.49 r
  U7/ZN (INVX0)                            0.09       0.58 f
  U8/ZN (INVX0)                            0.12       0.70 r
  FA0/B (FullAdder_3)                      0.00       0.70 r
  FA0/HA1/Y (HalfAdder_7)                  0.00       0.70 r
  FA0/HA1/U1/Q (XOR2X1)                    0.55       1.25 f
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.25 f
  FA0/HA2/X (HalfAdder_6)                  0.00       1.25 f
  FA0/HA2/U2/Q (AND2X1)                    0.42       1.67 f
  FA0/HA2/Cout (HalfAdder_6)               0.00       1.67 f
  FA0/U1/Q (OR2X1)                         0.24       1.92 f
  FA0/Cout (FullAdder_3)                   0.00       1.92 f
  U6/Q (AND2X1)                            0.21       2.12 f
  i1_reg/D (DFFX1)                         0.05       2.17 f
  data arrival time                                   2.17

  clock CK (rise edge)                     2.70       2.70
  clock network delay (ideal)              0.38       3.08
  clock uncertainty                       -0.30       2.78
  i1_reg/CLK (DFFX1)                       0.00       2.78 r
  library setup time                      -0.17       2.61
  data required time                                  2.61
  -----------------------------------------------------------
  data required time                                  2.61
  data arrival time                                  -2.17
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: B[1] (input port clocked by CK)
  Endpoint: i2_reg (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.10       0.48 r
  B[1] (in)                                0.01       0.49 r
  U9/ZN (INVX0)                            0.09       0.58 f
  U10/ZN (INVX0)                           0.12       0.70 r
  FA1/B (FullAdder_2)                      0.00       0.70 r
  FA1/HA1/Y (HalfAdder_5)                  0.00       0.70 r
  FA1/HA1/U1/Q (XOR2X1)                    0.55       1.25 f
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.25 f
  FA1/HA2/X (HalfAdder_4)                  0.00       1.25 f
  FA1/HA2/U2/Q (AND2X1)                    0.42       1.67 f
  FA1/HA2/Cout (HalfAdder_4)               0.00       1.67 f
  FA1/U1/Q (OR2X1)                         0.24       1.92 f
  FA1/Cout (FullAdder_2)                   0.00       1.92 f
  U5/Q (AND2X1)                            0.21       2.12 f
  i2_reg/D (DFFX1)                         0.05       2.17 f
  data arrival time                                   2.17

  clock CK (rise edge)                     2.70       2.70
  clock network delay (ideal)              0.38       3.08
  clock uncertainty                       -0.30       2.78
  i2_reg/CLK (DFFX1)                       0.00       2.78 r
  library setup time                      -0.17       2.61
  data required time                                  2.61
  -----------------------------------------------------------
  data required time                                  2.61
  data arrival time                                  -2.17
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: B[2] (input port clocked by CK)
  Endpoint: i3_reg (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.10       0.48 r
  B[2] (in)                                0.01       0.49 r
  U11/ZN (INVX0)                           0.09       0.58 f
  U12/ZN (INVX0)                           0.12       0.70 r
  FA2/B (FullAdder_1)                      0.00       0.70 r
  FA2/HA1/Y (HalfAdder_3)                  0.00       0.70 r
  FA2/HA1/U1/Q (XOR2X1)                    0.55       1.25 f
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.25 f
  FA2/HA2/X (HalfAdder_2)                  0.00       1.25 f
  FA2/HA2/U2/Q (AND2X1)                    0.42       1.67 f
  FA2/HA2/Cout (HalfAdder_2)               0.00       1.67 f
  FA2/U1/Q (OR2X1)                         0.24       1.92 f
  FA2/Cout (FullAdder_1)                   0.00       1.92 f
  U4/Q (AND2X1)                            0.21       2.12 f
  i3_reg/D (DFFX1)                         0.05       2.17 f
  data arrival time                                   2.17

  clock CK (rise edge)                     2.70       2.70
  clock network delay (ideal)              0.38       3.08
  clock uncertainty                       -0.30       2.78
  i3_reg/CLK (DFFX1)                       0.00       2.78 r
  library setup time                      -0.17       2.61
  data required time                                  2.61
  -----------------------------------------------------------
  data required time                                  2.61
  data arrival time                                  -2.17
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: B[0] (input port clocked by CK)
  Endpoint: i1_reg (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.10       0.48 f
  B[0] (in)                                0.01       0.49 f
  U7/ZN (INVX0)                            0.09       0.57 r
  U8/ZN (INVX0)                            0.13       0.70 f
  FA0/B (FullAdder_3)                      0.00       0.70 f
  FA0/HA1/Y (HalfAdder_7)                  0.00       0.70 f
  FA0/HA1/U1/Q (XOR2X1)                    0.54       1.24 f
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.24 f
  FA0/HA2/X (HalfAdder_6)                  0.00       1.24 f
  FA0/HA2/U2/Q (AND2X1)                    0.42       1.66 f
  FA0/HA2/Cout (HalfAdder_6)               0.00       1.66 f
  FA0/U1/Q (OR2X1)                         0.24       1.90 f
  FA0/Cout (FullAdder_3)                   0.00       1.90 f
  U6/Q (AND2X1)                            0.21       2.11 f
  i1_reg/D (DFFX1)                         0.05       2.16 f
  data arrival time                                   2.16

  clock CK (rise edge)                     2.70       2.70
  clock network delay (ideal)              0.38       3.08
  clock uncertainty                       -0.30       2.78
  i1_reg/CLK (DFFX1)                       0.00       2.78 r
  library setup time                      -0.17       2.61
  data required time                                  2.61
  -----------------------------------------------------------
  data required time                                  2.61
  data arrival time                                  -2.16
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: B[1] (input port clocked by CK)
  Endpoint: i2_reg (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.10       0.48 f
  B[1] (in)                                0.01       0.49 f
  U9/ZN (INVX0)                            0.09       0.57 r
  U10/ZN (INVX0)                           0.13       0.70 f
  FA1/B (FullAdder_2)                      0.00       0.70 f
  FA1/HA1/Y (HalfAdder_5)                  0.00       0.70 f
  FA1/HA1/U1/Q (XOR2X1)                    0.54       1.24 f
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.24 f
  FA1/HA2/X (HalfAdder_4)                  0.00       1.24 f
  FA1/HA2/U2/Q (AND2X1)                    0.42       1.66 f
  FA1/HA2/Cout (HalfAdder_4)               0.00       1.66 f
  FA1/U1/Q (OR2X1)                         0.24       1.90 f
  FA1/Cout (FullAdder_2)                   0.00       1.90 f
  U5/Q (AND2X1)                            0.21       2.11 f
  i2_reg/D (DFFX1)                         0.05       2.16 f
  data arrival time                                   2.16

  clock CK (rise edge)                     2.70       2.70
  clock network delay (ideal)              0.38       3.08
  clock uncertainty                       -0.30       2.78
  i2_reg/CLK (DFFX1)                       0.00       2.78 r
  library setup time                      -0.17       2.61
  data required time                                  2.61
  -----------------------------------------------------------
  data required time                                  2.61
  data arrival time                                  -2.16
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: B[2] (input port clocked by CK)
  Endpoint: i3_reg (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.10       0.48 f
  B[2] (in)                                0.01       0.49 f
  U11/ZN (INVX0)                           0.09       0.57 r
  U12/ZN (INVX0)                           0.13       0.70 f
  FA2/B (FullAdder_1)                      0.00       0.70 f
  FA2/HA1/Y (HalfAdder_3)                  0.00       0.70 f
  FA2/HA1/U1/Q (XOR2X1)                    0.54       1.24 f
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.24 f
  FA2/HA2/X (HalfAdder_2)                  0.00       1.24 f
  FA2/HA2/U2/Q (AND2X1)                    0.42       1.66 f
  FA2/HA2/Cout (HalfAdder_2)               0.00       1.66 f
  FA2/U1/Q (OR2X1)                         0.24       1.90 f
  FA2/Cout (FullAdder_1)                   0.00       1.90 f
  U4/Q (AND2X1)                            0.21       2.11 f
  i3_reg/D (DFFX1)                         0.05       2.16 f
  data arrival time                                   2.16

  clock CK (rise edge)                     2.70       2.70
  clock network delay (ideal)              0.38       3.08
  clock uncertainty                       -0.30       2.78
  i3_reg/CLK (DFFX1)                       0.00       2.78 r
  library setup time                      -0.17       2.61
  data required time                                  2.61
  -----------------------------------------------------------
  data required time                                  2.61
  data arrival time                                  -2.16
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: A[3] (input port clocked by CK)
  Endpoint: COUT (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.10       0.48 r
  A[3] (in)                                0.01       0.49 r
  U21/ZN (INVX0)                           0.09       0.58 f
  U22/ZN (INVX0)                           0.12       0.70 r
  FA3/A (FullAdder_0)                      0.00       0.70 r
  FA3/HA1/X (HalfAdder_1)                  0.00       0.70 r
  FA3/HA1/U1/Q (XOR2X1)                    0.65       1.35 f
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.35 f
  FA3/HA2/X (HalfAdder_0)                  0.00       1.35 f
  FA3/HA2/U2/Q (AND2X1)                    0.42       1.77 f
  FA3/HA2/Cout (HalfAdder_0)               0.00       1.77 f
  FA3/U1/Q (OR2X1)                         0.26       2.02 f
  FA3/Cout (FullAdder_0)                   0.00       2.02 f
  COUT (out)                               0.08       2.10 f
  data arrival time                                   2.10

  clock CK (rise edge)                     2.70       2.70
  clock network delay (ideal)              0.38       3.08
  clock uncertainty                       -0.30       2.78
  output external delay                   -0.10       2.68
  data required time                                  2.68
  -----------------------------------------------------------
  data required time                                  2.68
  data arrival time                                  -2.10
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: i1_reg (rising edge-triggered flip-flop clocked by CK)
  Endpoint: i2_reg (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  i1_reg/CLK (DFFX1)                       0.00       0.38 r
  i1_reg/Q (DFFX1)                         0.60       0.98 r
  FA1/Cin (FullAdder_2)                    0.00       0.98 r
  FA1/HA2/Y (HalfAdder_4)                  0.00       0.98 r
  FA1/HA2/U2/Q (AND2X1)                    0.45       1.43 r
  FA1/HA2/Cout (HalfAdder_4)               0.00       1.43 r
  FA1/U1/Q (OR2X1)                         0.22       1.65 r
  FA1/Cout (FullAdder_2)                   0.00       1.65 r
  U5/Q (AND2X1)                            0.22       1.87 r
  i2_reg/D (DFFX1)                         0.05       1.92 r
  data arrival time                                   1.92

  clock CK (rise edge)                     2.70       2.70
  clock network delay (ideal)              0.38       3.08
  clock uncertainty                       -0.30       2.78
  i2_reg/CLK (DFFX1)                       0.00       2.78 r
  library setup time                      -0.28       2.50
  data required time                                  2.50
  -----------------------------------------------------------
  data required time                                  2.50
  data arrival time                                  -1.92
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: i2_reg (rising edge-triggered flip-flop clocked by CK)
  Endpoint: i3_reg (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  i2_reg/CLK (DFFX1)                       0.00       0.38 r
  i2_reg/Q (DFFX1)                         0.60       0.98 r
  FA2/Cin (FullAdder_1)                    0.00       0.98 r
  FA2/HA2/Y (HalfAdder_2)                  0.00       0.98 r
  FA2/HA2/U2/Q (AND2X1)                    0.45       1.43 r
  FA2/HA2/Cout (HalfAdder_2)               0.00       1.43 r
  FA2/U1/Q (OR2X1)                         0.22       1.65 r
  FA2/Cout (FullAdder_1)                   0.00       1.65 r
  U4/Q (AND2X1)                            0.22       1.87 r
  i3_reg/D (DFFX1)                         0.05       1.92 r
  data arrival time                                   1.92

  clock CK (rise edge)                     2.70       2.70
  clock network delay (ideal)              0.38       3.08
  clock uncertainty                       -0.30       2.78
  i3_reg/CLK (DFFX1)                       0.00       2.78 r
  library setup time                      -0.28       2.50
  data required time                                  2.50
  -----------------------------------------------------------
  data required time                                  2.50
  data arrival time                                  -1.92
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: A[3] (input port clocked by CK)
  Endpoint: COUT (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.10       0.48 f
  A[3] (in)                                0.01       0.49 f
  U21/ZN (INVX0)                           0.09       0.57 r
  U22/ZN (INVX0)                           0.12       0.70 f
  FA3/A (FullAdder_0)                      0.00       0.70 f
  FA3/HA1/X (HalfAdder_1)                  0.00       0.70 f
  FA3/HA1/U1/Q (XOR2X1)                    0.65       1.35 r
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.35 r
  FA3/HA2/X (HalfAdder_0)                  0.00       1.35 r
  FA3/HA2/U2/Q (AND2X1)                    0.43       1.78 r
  FA3/HA2/Cout (HalfAdder_0)               0.00       1.78 r
  FA3/U1/Q (OR2X1)                         0.23       2.01 r
  FA3/Cout (FullAdder_0)                   0.00       2.01 r
  COUT (out)                               0.08       2.09 r
  data arrival time                                   2.09

  clock CK (rise edge)                     2.70       2.70
  clock network delay (ideal)              0.38       3.08
  clock uncertainty                       -0.30       2.78
  output external delay                   -0.10       2.68
  data required time                                  2.68
  -----------------------------------------------------------
  data required time                                  2.68
  data arrival time                                  -2.09
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: B[3] (input port clocked by CK)
  Endpoint: COUT (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.10       0.48 r
  B[3] (in)                                0.01       0.49 r
  U13/ZN (INVX0)                           0.09       0.58 f
  U14/ZN (INVX0)                           0.12       0.70 r
  FA3/B (FullAdder_0)                      0.00       0.70 r
  FA3/HA1/Y (HalfAdder_1)                  0.00       0.70 r
  FA3/HA1/U1/Q (XOR2X1)                    0.62       1.32 f
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.32 f
  FA3/HA2/X (HalfAdder_0)                  0.00       1.32 f
  FA3/HA2/U2/Q (AND2X1)                    0.42       1.74 f
  FA3/HA2/Cout (HalfAdder_0)               0.00       1.74 f
  FA3/U1/Q (OR2X1)                         0.26       2.00 f
  FA3/Cout (FullAdder_0)                   0.00       2.00 f
  COUT (out)                               0.08       2.07 f
  data arrival time                                   2.07

  clock CK (rise edge)                     2.70       2.70
  clock network delay (ideal)              0.38       3.08
  clock uncertainty                       -0.30       2.78
  output external delay                   -0.10       2.68
  data required time                                  2.68
  -----------------------------------------------------------
  data required time                                  2.68
  data arrival time                                  -2.07
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: B[3] (input port clocked by CK)
  Endpoint: COUT (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.10       0.48 f
  B[3] (in)                                0.01       0.49 f
  U13/ZN (INVX0)                           0.09       0.57 r
  U14/ZN (INVX0)                           0.13       0.70 f
  FA3/B (FullAdder_0)                      0.00       0.70 f
  FA3/HA1/Y (HalfAdder_1)                  0.00       0.70 f
  FA3/HA1/U1/Q (XOR2X1)                    0.63       1.33 r
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.33 r
  FA3/HA2/X (HalfAdder_0)                  0.00       1.33 r
  FA3/HA2/U2/Q (AND2X1)                    0.43       1.75 r
  FA3/HA2/Cout (HalfAdder_0)               0.00       1.75 r
  FA3/U1/Q (OR2X1)                         0.23       1.99 r
  FA3/Cout (FullAdder_0)                   0.00       1.99 r
  COUT (out)                               0.08       2.06 r
  data arrival time                                   2.06

  clock CK (rise edge)                     2.70       2.70
  clock network delay (ideal)              0.38       3.08
  clock uncertainty                       -0.30       2.78
  output external delay                   -0.10       2.68
  data required time                                  2.68
  -----------------------------------------------------------
  data required time                                  2.68
  data arrival time                                  -2.06
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: A[0] (input port clocked by CK)
  Endpoint: SUM[0] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.10       0.48 r
  A[0] (in)                                0.01       0.49 r
  U15/ZN (INVX0)                           0.09       0.58 f
  U16/ZN (INVX0)                           0.12       0.70 r
  FA0/A (FullAdder_3)                      0.00       0.70 r
  FA0/HA1/X (HalfAdder_7)                  0.00       0.70 r
  FA0/HA1/U1/Q (XOR2X1)                    0.65       1.35 f
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.35 f
  FA0/HA2/X (HalfAdder_6)                  0.00       1.35 f
  FA0/HA2/U1/Q (XOR2X1)                    0.62       1.97 r
  FA0/HA2/Sum (HalfAdder_6)                0.00       1.97 r
  FA0/S (FullAdder_3)                      0.00       1.97 r
  SUM[0] (out)                             0.08       2.05 r
  data arrival time                                   2.05

  clock CK (rise edge)                     2.70       2.70
  clock network delay (ideal)              0.38       3.08
  clock uncertainty                       -0.30       2.78
  output external delay                   -0.10       2.68
  data required time                                  2.68
  -----------------------------------------------------------
  data required time                                  2.68
  data arrival time                                  -2.05
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: A[1] (input port clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.10       0.48 r
  A[1] (in)                                0.01       0.49 r
  U17/ZN (INVX0)                           0.09       0.58 f
  U18/ZN (INVX0)                           0.12       0.70 r
  FA1/A (FullAdder_2)                      0.00       0.70 r
  FA1/HA1/X (HalfAdder_5)                  0.00       0.70 r
  FA1/HA1/U1/Q (XOR2X1)                    0.65       1.35 f
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.35 f
  FA1/HA2/X (HalfAdder_4)                  0.00       1.35 f
  FA1/HA2/U1/Q (XOR2X1)                    0.62       1.97 r
  FA1/HA2/Sum (HalfAdder_4)                0.00       1.97 r
  FA1/S (FullAdder_2)                      0.00       1.97 r
  SUM[1] (out)                             0.08       2.05 r
  data arrival time                                   2.05

  clock CK (rise edge)                     2.70       2.70
  clock network delay (ideal)              0.38       3.08
  clock uncertainty                       -0.30       2.78
  output external delay                   -0.10       2.68
  data required time                                  2.68
  -----------------------------------------------------------
  data required time                                  2.68
  data arrival time                                  -2.05
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: A[2] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.10       0.48 r
  A[2] (in)                                0.01       0.49 r
  U19/ZN (INVX0)                           0.09       0.58 f
  U20/ZN (INVX0)                           0.12       0.70 r
  FA2/A (FullAdder_1)                      0.00       0.70 r
  FA2/HA1/X (HalfAdder_3)                  0.00       0.70 r
  FA2/HA1/U1/Q (XOR2X1)                    0.65       1.35 f
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.35 f
  FA2/HA2/X (HalfAdder_2)                  0.00       1.35 f
  FA2/HA2/U1/Q (XOR2X1)                    0.62       1.97 r
  FA2/HA2/Sum (HalfAdder_2)                0.00       1.97 r
  FA2/S (FullAdder_1)                      0.00       1.97 r
  SUM[2] (out)                             0.08       2.05 r
  data arrival time                                   2.05

  clock CK (rise edge)                     2.70       2.70
  clock network delay (ideal)              0.38       3.08
  clock uncertainty                       -0.30       2.78
  output external delay                   -0.10       2.68
  data required time                                  2.68
  -----------------------------------------------------------
  data required time                                  2.68
  data arrival time                                  -2.05
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: A[3] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.10       0.48 r
  A[3] (in)                                0.01       0.49 r
  U21/ZN (INVX0)                           0.09       0.58 f
  U22/ZN (INVX0)                           0.12       0.70 r
  FA3/A (FullAdder_0)                      0.00       0.70 r
  FA3/HA1/X (HalfAdder_1)                  0.00       0.70 r
  FA3/HA1/U1/Q (XOR2X1)                    0.65       1.35 f
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.35 f
  FA3/HA2/X (HalfAdder_0)                  0.00       1.35 f
  FA3/HA2/U1/Q (XOR2X1)                    0.62       1.97 r
  FA3/HA2/Sum (HalfAdder_0)                0.00       1.97 r
  FA3/S (FullAdder_0)                      0.00       1.97 r
  SUM[3] (out)                             0.08       2.05 r
  data arrival time                                   2.05

  clock CK (rise edge)                     2.70       2.70
  clock network delay (ideal)              0.38       3.08
  clock uncertainty                       -0.30       2.78
  output external delay                   -0.10       2.68
  data required time                                  2.68
  -----------------------------------------------------------
  data required time                                  2.68
  data arrival time                                  -2.05
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: i1_reg (rising edge-triggered flip-flop clocked by CK)
  Endpoint: i2_reg (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  i1_reg/CLK (DFFX1)                       0.00       0.38 r
  i1_reg/Q (DFFX1)                         0.66       1.04 f
  FA1/Cin (FullAdder_2)                    0.00       1.04 f
  FA1/HA2/Y (HalfAdder_4)                  0.00       1.04 f
  FA1/HA2/U2/Q (AND2X1)                    0.44       1.47 f
  FA1/HA2/Cout (HalfAdder_4)               0.00       1.47 f
  FA1/U1/Q (OR2X1)                         0.24       1.72 f
  FA1/Cout (FullAdder_2)                   0.00       1.72 f
  U5/Q (AND2X1)                            0.21       1.92 f
  i2_reg/D (DFFX1)                         0.05       1.97 f
  data arrival time                                   1.97

  clock CK (rise edge)                     2.70       2.70
  clock network delay (ideal)              0.38       3.08
  clock uncertainty                       -0.30       2.78
  i2_reg/CLK (DFFX1)                       0.00       2.78 r
  library setup time                      -0.17       2.61
  data required time                                  2.61
  -----------------------------------------------------------
  data required time                                  2.61
  data arrival time                                  -1.97
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: i2_reg (rising edge-triggered flip-flop clocked by CK)
  Endpoint: i3_reg (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  i2_reg/CLK (DFFX1)                       0.00       0.38 r
  i2_reg/Q (DFFX1)                         0.66       1.04 f
  FA2/Cin (FullAdder_1)                    0.00       1.04 f
  FA2/HA2/Y (HalfAdder_2)                  0.00       1.04 f
  FA2/HA2/U2/Q (AND2X1)                    0.44       1.47 f
  FA2/HA2/Cout (HalfAdder_2)               0.00       1.47 f
  FA2/U1/Q (OR2X1)                         0.24       1.72 f
  FA2/Cout (FullAdder_1)                   0.00       1.72 f
  U4/Q (AND2X1)                            0.21       1.92 f
  i3_reg/D (DFFX1)                         0.05       1.97 f
  data arrival time                                   1.97

  clock CK (rise edge)                     2.70       2.70
  clock network delay (ideal)              0.38       3.08
  clock uncertainty                       -0.30       2.78
  i3_reg/CLK (DFFX1)                       0.00       2.78 r
  library setup time                      -0.17       2.61
  data required time                                  2.61
  -----------------------------------------------------------
  data required time                                  2.61
  data arrival time                                  -1.97
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: A[0] (input port clocked by CK)
  Endpoint: SUM[0] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.10       0.48 f
  A[0] (in)                                0.01       0.49 f
  U15/ZN (INVX0)                           0.09       0.57 r
  U16/ZN (INVX0)                           0.12       0.70 f
  FA0/A (FullAdder_3)                      0.00       0.70 f
  FA0/HA1/X (HalfAdder_7)                  0.00       0.70 f
  FA0/HA1/U1/Q (XOR2X1)                    0.65       1.35 r
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.35 r
  FA0/HA2/X (HalfAdder_6)                  0.00       1.35 r
  FA0/HA2/U1/Q (XOR2X1)                    0.61       1.96 f
  FA0/HA2/Sum (HalfAdder_6)                0.00       1.96 f
  FA0/S (FullAdder_3)                      0.00       1.96 f
  SUM[0] (out)                             0.08       2.03 f
  data arrival time                                   2.03

  clock CK (rise edge)                     2.70       2.70
  clock network delay (ideal)              0.38       3.08
  clock uncertainty                       -0.30       2.78
  output external delay                   -0.10       2.68
  data required time                                  2.68
  -----------------------------------------------------------
  data required time                                  2.68
  data arrival time                                  -2.03
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: A[1] (input port clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.10       0.48 f
  A[1] (in)                                0.01       0.49 f
  U17/ZN (INVX0)                           0.09       0.57 r
  U18/ZN (INVX0)                           0.12       0.70 f
  FA1/A (FullAdder_2)                      0.00       0.70 f
  FA1/HA1/X (HalfAdder_5)                  0.00       0.70 f
  FA1/HA1/U1/Q (XOR2X1)                    0.65       1.35 r
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.35 r
  FA1/HA2/X (HalfAdder_4)                  0.00       1.35 r
  FA1/HA2/U1/Q (XOR2X1)                    0.61       1.96 f
  FA1/HA2/Sum (HalfAdder_4)                0.00       1.96 f
  FA1/S (FullAdder_2)                      0.00       1.96 f
  SUM[1] (out)                             0.08       2.03 f
  data arrival time                                   2.03

  clock CK (rise edge)                     2.70       2.70
  clock network delay (ideal)              0.38       3.08
  clock uncertainty                       -0.30       2.78
  output external delay                   -0.10       2.68
  data required time                                  2.68
  -----------------------------------------------------------
  data required time                                  2.68
  data arrival time                                  -2.03
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: A[2] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.10       0.48 f
  A[2] (in)                                0.01       0.49 f
  U19/ZN (INVX0)                           0.09       0.57 r
  U20/ZN (INVX0)                           0.12       0.70 f
  FA2/A (FullAdder_1)                      0.00       0.70 f
  FA2/HA1/X (HalfAdder_3)                  0.00       0.70 f
  FA2/HA1/U1/Q (XOR2X1)                    0.65       1.35 r
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.35 r
  FA2/HA2/X (HalfAdder_2)                  0.00       1.35 r
  FA2/HA2/U1/Q (XOR2X1)                    0.61       1.96 f
  FA2/HA2/Sum (HalfAdder_2)                0.00       1.96 f
  FA2/S (FullAdder_1)                      0.00       1.96 f
  SUM[2] (out)                             0.08       2.03 f
  data arrival time                                   2.03

  clock CK (rise edge)                     2.70       2.70
  clock network delay (ideal)              0.38       3.08
  clock uncertainty                       -0.30       2.78
  output external delay                   -0.10       2.68
  data required time                                  2.68
  -----------------------------------------------------------
  data required time                                  2.68
  data arrival time                                  -2.03
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: A[3] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.10       0.48 f
  A[3] (in)                                0.01       0.49 f
  U21/ZN (INVX0)                           0.09       0.57 r
  U22/ZN (INVX0)                           0.12       0.70 f
  FA3/A (FullAdder_0)                      0.00       0.70 f
  FA3/HA1/X (HalfAdder_1)                  0.00       0.70 f
  FA3/HA1/U1/Q (XOR2X1)                    0.65       1.35 r
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.35 r
  FA3/HA2/X (HalfAdder_0)                  0.00       1.35 r
  FA3/HA2/U1/Q (XOR2X1)                    0.61       1.96 f
  FA3/HA2/Sum (HalfAdder_0)                0.00       1.96 f
  FA3/S (FullAdder_0)                      0.00       1.96 f
  SUM[3] (out)                             0.08       2.03 f
  data arrival time                                   2.03

  clock CK (rise edge)                     2.70       2.70
  clock network delay (ideal)              0.38       3.08
  clock uncertainty                       -0.30       2.78
  output external delay                   -0.10       2.68
  data required time                                  2.68
  -----------------------------------------------------------
  data required time                                  2.68
  data arrival time                                  -2.03
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: A[3] (input port clocked by CK)
  Endpoint: COUT (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.10       0.48 r
  A[3] (in)                                0.01       0.49 r
  U21/ZN (INVX0)                           0.09       0.58 f
  U22/ZN (INVX0)                           0.12       0.70 r
  FA3/A (FullAdder_0)                      0.00       0.70 r
  FA3/HA1/X (HalfAdder_1)                  0.00       0.70 r
  FA3/HA1/U1/Q (XOR2X1)                    0.57       1.27 f
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.27 f
  FA3/HA2/X (HalfAdder_0)                  0.00       1.27 f
  FA3/HA2/U2/Q (AND2X1)                    0.42       1.68 f
  FA3/HA2/Cout (HalfAdder_0)               0.00       1.68 f
  FA3/U1/Q (OR2X1)                         0.26       1.94 f
  FA3/Cout (FullAdder_0)                   0.00       1.94 f
  COUT (out)                               0.08       2.02 f
  data arrival time                                   2.02

  clock CK (rise edge)                     2.70       2.70
  clock network delay (ideal)              0.38       3.08
  clock uncertainty                       -0.30       2.78
  output external delay                   -0.10       2.68
  data required time                                  2.68
  -----------------------------------------------------------
  data required time                                  2.68
  data arrival time                                  -2.02
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: B[0] (input port clocked by CK)
  Endpoint: SUM[0] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.10       0.48 r
  B[0] (in)                                0.01       0.49 r
  U7/ZN (INVX0)                            0.09       0.58 f
  U8/ZN (INVX0)                            0.12       0.70 r
  FA0/B (FullAdder_3)                      0.00       0.70 r
  FA0/HA1/Y (HalfAdder_7)                  0.00       0.70 r
  FA0/HA1/U1/Q (XOR2X1)                    0.62       1.32 f
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.32 f
  FA0/HA2/X (HalfAdder_6)                  0.00       1.32 f
  FA0/HA2/U1/Q (XOR2X1)                    0.62       1.94 r
  FA0/HA2/Sum (HalfAdder_6)                0.00       1.94 r
  FA0/S (FullAdder_3)                      0.00       1.94 r
  SUM[0] (out)                             0.08       2.02 r
  data arrival time                                   2.02

  clock CK (rise edge)                     2.70       2.70
  clock network delay (ideal)              0.38       3.08
  clock uncertainty                       -0.30       2.78
  output external delay                   -0.10       2.68
  data required time                                  2.68
  -----------------------------------------------------------
  data required time                                  2.68
  data arrival time                                  -2.02
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: B[1] (input port clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.10       0.48 r
  B[1] (in)                                0.01       0.49 r
  U9/ZN (INVX0)                            0.09       0.58 f
  U10/ZN (INVX0)                           0.12       0.70 r
  FA1/B (FullAdder_2)                      0.00       0.70 r
  FA1/HA1/Y (HalfAdder_5)                  0.00       0.70 r
  FA1/HA1/U1/Q (XOR2X1)                    0.62       1.32 f
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.32 f
  FA1/HA2/X (HalfAdder_4)                  0.00       1.32 f
  FA1/HA2/U1/Q (XOR2X1)                    0.62       1.94 r
  FA1/HA2/Sum (HalfAdder_4)                0.00       1.94 r
  FA1/S (FullAdder_2)                      0.00       1.94 r
  SUM[1] (out)                             0.08       2.02 r
  data arrival time                                   2.02

  clock CK (rise edge)                     2.70       2.70
  clock network delay (ideal)              0.38       3.08
  clock uncertainty                       -0.30       2.78
  output external delay                   -0.10       2.68
  data required time                                  2.68
  -----------------------------------------------------------
  data required time                                  2.68
  data arrival time                                  -2.02
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: B[2] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.10       0.48 r
  B[2] (in)                                0.01       0.49 r
  U11/ZN (INVX0)                           0.09       0.58 f
  U12/ZN (INVX0)                           0.12       0.70 r
  FA2/B (FullAdder_1)                      0.00       0.70 r
  FA2/HA1/Y (HalfAdder_3)                  0.00       0.70 r
  FA2/HA1/U1/Q (XOR2X1)                    0.62       1.32 f
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.32 f
  FA2/HA2/X (HalfAdder_2)                  0.00       1.32 f
  FA2/HA2/U1/Q (XOR2X1)                    0.62       1.94 r
  FA2/HA2/Sum (HalfAdder_2)                0.00       1.94 r
  FA2/S (FullAdder_1)                      0.00       1.94 r
  SUM[2] (out)                             0.08       2.02 r
  data arrival time                                   2.02

  clock CK (rise edge)                     2.70       2.70
  clock network delay (ideal)              0.38       3.08
  clock uncertainty                       -0.30       2.78
  output external delay                   -0.10       2.68
  data required time                                  2.68
  -----------------------------------------------------------
  data required time                                  2.68
  data arrival time                                  -2.02
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: B[3] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.10       0.48 r
  B[3] (in)                                0.01       0.49 r
  U13/ZN (INVX0)                           0.09       0.58 f
  U14/ZN (INVX0)                           0.12       0.70 r
  FA3/B (FullAdder_0)                      0.00       0.70 r
  FA3/HA1/Y (HalfAdder_1)                  0.00       0.70 r
  FA3/HA1/U1/Q (XOR2X1)                    0.62       1.32 f
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.32 f
  FA3/HA2/X (HalfAdder_0)                  0.00       1.32 f
  FA3/HA2/U1/Q (XOR2X1)                    0.62       1.94 r
  FA3/HA2/Sum (HalfAdder_0)                0.00       1.94 r
  FA3/S (FullAdder_0)                      0.00       1.94 r
  SUM[3] (out)                             0.08       2.02 r
  data arrival time                                   2.02

  clock CK (rise edge)                     2.70       2.70
  clock network delay (ideal)              0.38       3.08
  clock uncertainty                       -0.30       2.78
  output external delay                   -0.10       2.68
  data required time                                  2.68
  -----------------------------------------------------------
  data required time                                  2.68
  data arrival time                                  -2.02
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: B[0] (input port clocked by CK)
  Endpoint: SUM[0] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.10       0.48 f
  B[0] (in)                                0.01       0.49 f
  U7/ZN (INVX0)                            0.09       0.57 r
  U8/ZN (INVX0)                            0.13       0.70 f
  FA0/B (FullAdder_3)                      0.00       0.70 f
  FA0/HA1/Y (HalfAdder_7)                  0.00       0.70 f
  FA0/HA1/U1/Q (XOR2X1)                    0.63       1.33 r
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.33 r
  FA0/HA2/X (HalfAdder_6)                  0.00       1.33 r
  FA0/HA2/U1/Q (XOR2X1)                    0.61       1.93 f
  FA0/HA2/Sum (HalfAdder_6)                0.00       1.93 f
  FA0/S (FullAdder_3)                      0.00       1.93 f
  SUM[0] (out)                             0.08       2.01 f
  data arrival time                                   2.01

  clock CK (rise edge)                     2.70       2.70
  clock network delay (ideal)              0.38       3.08
  clock uncertainty                       -0.30       2.78
  output external delay                   -0.10       2.68
  data required time                                  2.68
  -----------------------------------------------------------
  data required time                                  2.68
  data arrival time                                  -2.01
  -----------------------------------------------------------
  slack (MET)                                         0.67


  Startpoint: B[1] (input port clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.10       0.48 f
  B[1] (in)                                0.01       0.49 f
  U9/ZN (INVX0)                            0.09       0.57 r
  U10/ZN (INVX0)                           0.13       0.70 f
  FA1/B (FullAdder_2)                      0.00       0.70 f
  FA1/HA1/Y (HalfAdder_5)                  0.00       0.70 f
  FA1/HA1/U1/Q (XOR2X1)                    0.63       1.33 r
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.33 r
  FA1/HA2/X (HalfAdder_4)                  0.00       1.33 r
  FA1/HA2/U1/Q (XOR2X1)                    0.61       1.93 f
  FA1/HA2/Sum (HalfAdder_4)                0.00       1.93 f
  FA1/S (FullAdder_2)                      0.00       1.93 f
  SUM[1] (out)                             0.08       2.01 f
  data arrival time                                   2.01

  clock CK (rise edge)                     2.70       2.70
  clock network delay (ideal)              0.38       3.08
  clock uncertainty                       -0.30       2.78
  output external delay                   -0.10       2.68
  data required time                                  2.68
  -----------------------------------------------------------
  data required time                                  2.68
  data arrival time                                  -2.01
  -----------------------------------------------------------
  slack (MET)                                         0.67


  Startpoint: B[2] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.10       0.48 f
  B[2] (in)                                0.01       0.49 f
  U11/ZN (INVX0)                           0.09       0.57 r
  U12/ZN (INVX0)                           0.13       0.70 f
  FA2/B (FullAdder_1)                      0.00       0.70 f
  FA2/HA1/Y (HalfAdder_3)                  0.00       0.70 f
  FA2/HA1/U1/Q (XOR2X1)                    0.63       1.33 r
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.33 r
  FA2/HA2/X (HalfAdder_2)                  0.00       1.33 r
  FA2/HA2/U1/Q (XOR2X1)                    0.61       1.93 f
  FA2/HA2/Sum (HalfAdder_2)                0.00       1.93 f
  FA2/S (FullAdder_1)                      0.00       1.93 f
  SUM[2] (out)                             0.08       2.01 f
  data arrival time                                   2.01

  clock CK (rise edge)                     2.70       2.70
  clock network delay (ideal)              0.38       3.08
  clock uncertainty                       -0.30       2.78
  output external delay                   -0.10       2.68
  data required time                                  2.68
  -----------------------------------------------------------
  data required time                                  2.68
  data arrival time                                  -2.01
  -----------------------------------------------------------
  slack (MET)                                         0.67


  Startpoint: B[3] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.10       0.48 f
  B[3] (in)                                0.01       0.49 f
  U13/ZN (INVX0)                           0.09       0.57 r
  U14/ZN (INVX0)                           0.13       0.70 f
  FA3/B (FullAdder_0)                      0.00       0.70 f
  FA3/HA1/Y (HalfAdder_1)                  0.00       0.70 f
  FA3/HA1/U1/Q (XOR2X1)                    0.63       1.33 r
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.33 r
  FA3/HA2/X (HalfAdder_0)                  0.00       1.33 r
  FA3/HA2/U1/Q (XOR2X1)                    0.61       1.93 f
  FA3/HA2/Sum (HalfAdder_0)                0.00       1.93 f
  FA3/S (FullAdder_0)                      0.00       1.93 f
  SUM[3] (out)                             0.08       2.01 f
  data arrival time                                   2.01

  clock CK (rise edge)                     2.70       2.70
  clock network delay (ideal)              0.38       3.08
  clock uncertainty                       -0.30       2.78
  output external delay                   -0.10       2.68
  data required time                                  2.68
  -----------------------------------------------------------
  data required time                                  2.68
  data arrival time                                  -2.01
  -----------------------------------------------------------
  slack (MET)                                         0.67


  Startpoint: A[3] (input port clocked by CK)
  Endpoint: COUT (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.10       0.48 f
  A[3] (in)                                0.01       0.49 f
  U21/ZN (INVX0)                           0.09       0.57 r
  U22/ZN (INVX0)                           0.12       0.70 f
  FA3/A (FullAdder_0)                      0.00       0.70 f
  FA3/HA1/X (HalfAdder_1)                  0.00       0.70 f
  FA3/HA1/U1/Q (XOR2X1)                    0.56       1.26 f
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.26 f
  FA3/HA2/X (HalfAdder_0)                  0.00       1.26 f
  FA3/HA2/U2/Q (AND2X1)                    0.42       1.67 f
  FA3/HA2/Cout (HalfAdder_0)               0.00       1.67 f
  FA3/U1/Q (OR2X1)                         0.26       1.93 f
  FA3/Cout (FullAdder_0)                   0.00       1.93 f
  COUT (out)                               0.08       2.01 f
  data arrival time                                   2.01

  clock CK (rise edge)                     2.70       2.70
  clock network delay (ideal)              0.38       3.08
  clock uncertainty                       -0.30       2.78
  output external delay                   -0.10       2.68
  data required time                                  2.68
  -----------------------------------------------------------
  data required time                                  2.68
  data arrival time                                  -2.01
  -----------------------------------------------------------
  slack (MET)                                         0.67


  Startpoint: B[3] (input port clocked by CK)
  Endpoint: COUT (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.10       0.48 r
  B[3] (in)                                0.01       0.49 r
  U13/ZN (INVX0)                           0.09       0.58 f
  U14/ZN (INVX0)                           0.12       0.70 r
  FA3/B (FullAdder_0)                      0.00       0.70 r
  FA3/HA1/Y (HalfAdder_1)                  0.00       0.70 r
  FA3/HA1/U1/Q (XOR2X1)                    0.55       1.25 f
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.25 f
  FA3/HA2/X (HalfAdder_0)                  0.00       1.25 f
  FA3/HA2/U2/Q (AND2X1)                    0.42       1.67 f
  FA3/HA2/Cout (HalfAdder_0)               0.00       1.67 f
  FA3/U1/Q (OR2X1)                         0.26       1.93 f
  FA3/Cout (FullAdder_0)                   0.00       1.93 f
  COUT (out)                               0.08       2.00 f
  data arrival time                                   2.00

  clock CK (rise edge)                     2.70       2.70
  clock network delay (ideal)              0.38       3.08
  clock uncertainty                       -0.30       2.78
  output external delay                   -0.10       2.68
  data required time                                  2.68
  -----------------------------------------------------------
  data required time                                  2.68
  data arrival time                                  -2.00
  -----------------------------------------------------------
  slack (MET)                                         0.68


  Startpoint: B[3] (input port clocked by CK)
  Endpoint: COUT (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.10       0.48 f
  B[3] (in)                                0.01       0.49 f
  U13/ZN (INVX0)                           0.09       0.57 r
  U14/ZN (INVX0)                           0.13       0.70 f
  FA3/B (FullAdder_0)                      0.00       0.70 f
  FA3/HA1/Y (HalfAdder_1)                  0.00       0.70 f
  FA3/HA1/U1/Q (XOR2X1)                    0.54       1.24 f
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.24 f
  FA3/HA2/X (HalfAdder_0)                  0.00       1.24 f
  FA3/HA2/U2/Q (AND2X1)                    0.42       1.66 f
  FA3/HA2/Cout (HalfAdder_0)               0.00       1.66 f
  FA3/U1/Q (OR2X1)                         0.26       1.91 f
  FA3/Cout (FullAdder_0)                   0.00       1.91 f
  COUT (out)                               0.08       1.99 f
  data arrival time                                   1.99

  clock CK (rise edge)                     2.70       2.70
  clock network delay (ideal)              0.38       3.08
  clock uncertainty                       -0.30       2.78
  output external delay                   -0.10       2.68
  data required time                                  2.68
  -----------------------------------------------------------
  data required time                                  2.68
  data arrival time                                  -1.99
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: A[3] (input port clocked by CK)
  Endpoint: COUT (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.10       0.48 r
  A[3] (in)                                0.01       0.49 r
  U21/ZN (INVX0)                           0.09       0.58 f
  U22/ZN (INVX0)                           0.12       0.70 r
  FA3/A (FullAdder_0)                      0.00       0.70 r
  FA3/HA1/X (HalfAdder_1)                  0.00       0.70 r
  FA3/HA1/U1/Q (XOR2X1)                    0.54       1.25 r
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.25 r
  FA3/HA2/X (HalfAdder_0)                  0.00       1.25 r
  FA3/HA2/U2/Q (AND2X1)                    0.43       1.67 r
  FA3/HA2/Cout (HalfAdder_0)               0.00       1.67 r
  FA3/U1/Q (OR2X1)                         0.23       1.90 r
  FA3/Cout (FullAdder_0)                   0.00       1.90 r
  COUT (out)                               0.08       1.98 r
  data arrival time                                   1.98

  clock CK (rise edge)                     2.70       2.70
  clock network delay (ideal)              0.38       3.08
  clock uncertainty                       -0.30       2.78
  output external delay                   -0.10       2.68
  data required time                                  2.68
  -----------------------------------------------------------
  data required time                                  2.68
  data arrival time                                  -1.98
  -----------------------------------------------------------
  slack (MET)                                         0.70


  Startpoint: A[3] (input port clocked by CK)
  Endpoint: COUT (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.10       0.48 f
  A[3] (in)                                0.01       0.49 f
  U21/ZN (INVX0)                           0.09       0.57 r
  U22/ZN (INVX0)                           0.12       0.70 f
  FA3/A (FullAdder_0)                      0.00       0.70 f
  FA3/HA1/X (HalfAdder_1)                  0.00       0.70 f
  FA3/HA1/U1/Q (XOR2X1)                    0.53       1.23 r
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.23 r
  FA3/HA2/X (HalfAdder_0)                  0.00       1.23 r
  FA3/HA2/U2/Q (AND2X1)                    0.43       1.66 r
  FA3/HA2/Cout (HalfAdder_0)               0.00       1.66 r
  FA3/U1/Q (OR2X1)                         0.23       1.89 r
  FA3/Cout (FullAdder_0)                   0.00       1.89 r
  COUT (out)                               0.08       1.97 r
  data arrival time                                   1.97

  clock CK (rise edge)                     2.70       2.70
  clock network delay (ideal)              0.38       3.08
  clock uncertainty                       -0.30       2.78
  output external delay                   -0.10       2.68
  data required time                                  2.68
  -----------------------------------------------------------
  data required time                                  2.68
  data arrival time                                  -1.97
  -----------------------------------------------------------
  slack (MET)                                         0.71


  Startpoint: A[0] (input port clocked by CK)
  Endpoint: SUM[0] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.10       0.48 r
  A[0] (in)                                0.01       0.49 r
  U15/ZN (INVX0)                           0.09       0.58 f
  U16/ZN (INVX0)                           0.12       0.70 r
  FA0/A (FullAdder_3)                      0.00       0.70 r
  FA0/HA1/X (HalfAdder_7)                  0.00       0.70 r
  FA0/HA1/U1/Q (XOR2X1)                    0.57       1.27 f
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.27 f
  FA0/HA2/X (HalfAdder_6)                  0.00       1.27 f
  FA0/HA2/U1/Q (XOR2X1)                    0.62       1.89 r
  FA0/HA2/Sum (HalfAdder_6)                0.00       1.89 r
  FA0/S (FullAdder_3)                      0.00       1.89 r
  SUM[0] (out)                             0.08       1.96 r
  data arrival time                                   1.96

  clock CK (rise edge)                     2.70       2.70
  clock network delay (ideal)              0.38       3.08
  clock uncertainty                       -0.30       2.78
  output external delay                   -0.10       2.68
  data required time                                  2.68
  -----------------------------------------------------------
  data required time                                  2.68
  data arrival time                                  -1.96
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: A[1] (input port clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.10       0.48 r
  A[1] (in)                                0.01       0.49 r
  U17/ZN (INVX0)                           0.09       0.58 f
  U18/ZN (INVX0)                           0.12       0.70 r
  FA1/A (FullAdder_2)                      0.00       0.70 r
  FA1/HA1/X (HalfAdder_5)                  0.00       0.70 r
  FA1/HA1/U1/Q (XOR2X1)                    0.57       1.27 f
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.27 f
  FA1/HA2/X (HalfAdder_4)                  0.00       1.27 f
  FA1/HA2/U1/Q (XOR2X1)                    0.62       1.89 r
  FA1/HA2/Sum (HalfAdder_4)                0.00       1.89 r
  FA1/S (FullAdder_2)                      0.00       1.89 r
  SUM[1] (out)                             0.08       1.96 r
  data arrival time                                   1.96

  clock CK (rise edge)                     2.70       2.70
  clock network delay (ideal)              0.38       3.08
  clock uncertainty                       -0.30       2.78
  output external delay                   -0.10       2.68
  data required time                                  2.68
  -----------------------------------------------------------
  data required time                                  2.68
  data arrival time                                  -1.96
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: A[2] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.10       0.48 r
  A[2] (in)                                0.01       0.49 r
  U19/ZN (INVX0)                           0.09       0.58 f
  U20/ZN (INVX0)                           0.12       0.70 r
  FA2/A (FullAdder_1)                      0.00       0.70 r
  FA2/HA1/X (HalfAdder_3)                  0.00       0.70 r
  FA2/HA1/U1/Q (XOR2X1)                    0.57       1.27 f
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.27 f
  FA2/HA2/X (HalfAdder_2)                  0.00       1.27 f
  FA2/HA2/U1/Q (XOR2X1)                    0.62       1.89 r
  FA2/HA2/Sum (HalfAdder_2)                0.00       1.89 r
  FA2/S (FullAdder_1)                      0.00       1.89 r
  SUM[2] (out)                             0.08       1.96 r
  data arrival time                                   1.96

  clock CK (rise edge)                     2.70       2.70
  clock network delay (ideal)              0.38       3.08
  clock uncertainty                       -0.30       2.78
  output external delay                   -0.10       2.68
  data required time                                  2.68
  -----------------------------------------------------------
  data required time                                  2.68
  data arrival time                                  -1.96
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: A[3] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.10       0.48 r
  A[3] (in)                                0.01       0.49 r
  U21/ZN (INVX0)                           0.09       0.58 f
  U22/ZN (INVX0)                           0.12       0.70 r
  FA3/A (FullAdder_0)                      0.00       0.70 r
  FA3/HA1/X (HalfAdder_1)                  0.00       0.70 r
  FA3/HA1/U1/Q (XOR2X1)                    0.57       1.27 f
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.27 f
  FA3/HA2/X (HalfAdder_0)                  0.00       1.27 f
  FA3/HA2/U1/Q (XOR2X1)                    0.62       1.89 r
  FA3/HA2/Sum (HalfAdder_0)                0.00       1.89 r
  FA3/S (FullAdder_0)                      0.00       1.89 r
  SUM[3] (out)                             0.08       1.96 r
  data arrival time                                   1.96

  clock CK (rise edge)                     2.70       2.70
  clock network delay (ideal)              0.38       3.08
  clock uncertainty                       -0.30       2.78
  output external delay                   -0.10       2.68
  data required time                                  2.68
  -----------------------------------------------------------
  data required time                                  2.68
  data arrival time                                  -1.96
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: B[3] (input port clocked by CK)
  Endpoint: COUT (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.10       0.48 r
  B[3] (in)                                0.01       0.49 r
  U13/ZN (INVX0)                           0.09       0.58 f
  U14/ZN (INVX0)                           0.12       0.70 r
  FA3/B (FullAdder_0)                      0.00       0.70 r
  FA3/HA1/Y (HalfAdder_1)                  0.00       0.70 r
  FA3/HA1/U1/Q (XOR2X1)                    0.52       1.22 r
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.22 r
  FA3/HA2/X (HalfAdder_0)                  0.00       1.22 r
  FA3/HA2/U2/Q (AND2X1)                    0.43       1.65 r
  FA3/HA2/Cout (HalfAdder_0)               0.00       1.65 r
  FA3/U1/Q (OR2X1)                         0.23       1.88 r
  FA3/Cout (FullAdder_0)                   0.00       1.88 r
  COUT (out)                               0.08       1.96 r
  data arrival time                                   1.96

  clock CK (rise edge)                     2.70       2.70
  clock network delay (ideal)              0.38       3.08
  clock uncertainty                       -0.30       2.78
  output external delay                   -0.10       2.68
  data required time                                  2.68
  -----------------------------------------------------------
  data required time                                  2.68
  data arrival time                                  -1.96
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: A[0] (input port clocked by CK)
  Endpoint: SUM[0] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.10       0.48 f
  A[0] (in)                                0.01       0.49 f
  U15/ZN (INVX0)                           0.09       0.57 r
  U16/ZN (INVX0)                           0.12       0.70 f
  FA0/A (FullAdder_3)                      0.00       0.70 f
  FA0/HA1/X (HalfAdder_7)                  0.00       0.70 f
  FA0/HA1/U1/Q (XOR2X1)                    0.56       1.26 f
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.26 f
  FA0/HA2/X (HalfAdder_6)                  0.00       1.26 f
  FA0/HA2/U1/Q (XOR2X1)                    0.62       1.88 r
  FA0/HA2/Sum (HalfAdder_6)                0.00       1.88 r
  FA0/S (FullAdder_3)                      0.00       1.88 r
  SUM[0] (out)                             0.08       1.95 r
  data arrival time                                   1.95

  clock CK (rise edge)                     2.70       2.70
  clock network delay (ideal)              0.38       3.08
  clock uncertainty                       -0.30       2.78
  output external delay                   -0.10       2.68
  data required time                                  2.68
  -----------------------------------------------------------
  data required time                                  2.68
  data arrival time                                  -1.95
  -----------------------------------------------------------
  slack (MET)                                         0.73


  Startpoint: A[1] (input port clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.10       0.48 f
  A[1] (in)                                0.01       0.49 f
  U17/ZN (INVX0)                           0.09       0.57 r
  U18/ZN (INVX0)                           0.12       0.70 f
  FA1/A (FullAdder_2)                      0.00       0.70 f
  FA1/HA1/X (HalfAdder_5)                  0.00       0.70 f
  FA1/HA1/U1/Q (XOR2X1)                    0.56       1.26 f
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.26 f
  FA1/HA2/X (HalfAdder_4)                  0.00       1.26 f
  FA1/HA2/U1/Q (XOR2X1)                    0.62       1.88 r
  FA1/HA2/Sum (HalfAdder_4)                0.00       1.88 r
  FA1/S (FullAdder_2)                      0.00       1.88 r
  SUM[1] (out)                             0.08       1.95 r
  data arrival time                                   1.95

  clock CK (rise edge)                     2.70       2.70
  clock network delay (ideal)              0.38       3.08
  clock uncertainty                       -0.30       2.78
  output external delay                   -0.10       2.68
  data required time                                  2.68
  -----------------------------------------------------------
  data required time                                  2.68
  data arrival time                                  -1.95
  -----------------------------------------------------------
  slack (MET)                                         0.73


  Startpoint: A[2] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.10       0.48 f
  A[2] (in)                                0.01       0.49 f
  U19/ZN (INVX0)                           0.09       0.57 r
  U20/ZN (INVX0)                           0.12       0.70 f
  FA2/A (FullAdder_1)                      0.00       0.70 f
  FA2/HA1/X (HalfAdder_3)                  0.00       0.70 f
  FA2/HA1/U1/Q (XOR2X1)                    0.56       1.26 f
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.26 f
  FA2/HA2/X (HalfAdder_2)                  0.00       1.26 f
  FA2/HA2/U1/Q (XOR2X1)                    0.62       1.88 r
  FA2/HA2/Sum (HalfAdder_2)                0.00       1.88 r
  FA2/S (FullAdder_1)                      0.00       1.88 r
  SUM[2] (out)                             0.08       1.95 r
  data arrival time                                   1.95

  clock CK (rise edge)                     2.70       2.70
  clock network delay (ideal)              0.38       3.08
  clock uncertainty                       -0.30       2.78
  output external delay                   -0.10       2.68
  data required time                                  2.68
  -----------------------------------------------------------
  data required time                                  2.68
  data arrival time                                  -1.95
  -----------------------------------------------------------
  slack (MET)                                         0.73


  Startpoint: A[3] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.10       0.48 f
  A[3] (in)                                0.01       0.49 f
  U21/ZN (INVX0)                           0.09       0.57 r
  U22/ZN (INVX0)                           0.12       0.70 f
  FA3/A (FullAdder_0)                      0.00       0.70 f
  FA3/HA1/X (HalfAdder_1)                  0.00       0.70 f
  FA3/HA1/U1/Q (XOR2X1)                    0.56       1.26 f
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.26 f
  FA3/HA2/X (HalfAdder_0)                  0.00       1.26 f
  FA3/HA2/U1/Q (XOR2X1)                    0.62       1.88 r
  FA3/HA2/Sum (HalfAdder_0)                0.00       1.88 r
  FA3/S (FullAdder_0)                      0.00       1.88 r
  SUM[3] (out)                             0.08       1.95 r
  data arrival time                                   1.95

  clock CK (rise edge)                     2.70       2.70
  clock network delay (ideal)              0.38       3.08
  clock uncertainty                       -0.30       2.78
  output external delay                   -0.10       2.68
  data required time                                  2.68
  -----------------------------------------------------------
  data required time                                  2.68
  data arrival time                                  -1.95
  -----------------------------------------------------------
  slack (MET)                                         0.73


  Startpoint: A[0] (input port clocked by CK)
  Endpoint: SUM[0] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.10       0.48 r
  A[0] (in)                                0.01       0.49 r
  U15/ZN (INVX0)                           0.09       0.58 f
  U16/ZN (INVX0)                           0.12       0.70 r
  FA0/A (FullAdder_3)                      0.00       0.70 r
  FA0/HA1/X (HalfAdder_7)                  0.00       0.70 r
  FA0/HA1/U1/Q (XOR2X1)                    0.65       1.35 f
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.35 f
  FA0/HA2/X (HalfAdder_6)                  0.00       1.35 f
  FA0/HA2/U1/Q (XOR2X1)                    0.52       1.87 f
  FA0/HA2/Sum (HalfAdder_6)                0.00       1.87 f
  FA0/S (FullAdder_3)                      0.00       1.87 f
  SUM[0] (out)                             0.08       1.95 f
  data arrival time                                   1.95

  clock CK (rise edge)                     2.70       2.70
  clock network delay (ideal)              0.38       3.08
  clock uncertainty                       -0.30       2.78
  output external delay                   -0.10       2.68
  data required time                                  2.68
  -----------------------------------------------------------
  data required time                                  2.68
  data arrival time                                  -1.95
  -----------------------------------------------------------
  slack (MET)                                         0.73


  Startpoint: A[1] (input port clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.10       0.48 r
  A[1] (in)                                0.01       0.49 r
  U17/ZN (INVX0)                           0.09       0.58 f
  U18/ZN (INVX0)                           0.12       0.70 r
  FA1/A (FullAdder_2)                      0.00       0.70 r
  FA1/HA1/X (HalfAdder_5)                  0.00       0.70 r
  FA1/HA1/U1/Q (XOR2X1)                    0.65       1.35 f
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.35 f
  FA1/HA2/X (HalfAdder_4)                  0.00       1.35 f
  FA1/HA2/U1/Q (XOR2X1)                    0.52       1.87 f
  FA1/HA2/Sum (HalfAdder_4)                0.00       1.87 f
  FA1/S (FullAdder_2)                      0.00       1.87 f
  SUM[1] (out)                             0.08       1.95 f
  data arrival time                                   1.95

  clock CK (rise edge)                     2.70       2.70
  clock network delay (ideal)              0.38       3.08
  clock uncertainty                       -0.30       2.78
  output external delay                   -0.10       2.68
  data required time                                  2.68
  -----------------------------------------------------------
  data required time                                  2.68
  data arrival time                                  -1.95
  -----------------------------------------------------------
  slack (MET)                                         0.73


  Startpoint: A[2] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.10       0.48 r
  A[2] (in)                                0.01       0.49 r
  U19/ZN (INVX0)                           0.09       0.58 f
  U20/ZN (INVX0)                           0.12       0.70 r
  FA2/A (FullAdder_1)                      0.00       0.70 r
  FA2/HA1/X (HalfAdder_3)                  0.00       0.70 r
  FA2/HA1/U1/Q (XOR2X1)                    0.65       1.35 f
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.35 f
  FA2/HA2/X (HalfAdder_2)                  0.00       1.35 f
  FA2/HA2/U1/Q (XOR2X1)                    0.52       1.87 f
  FA2/HA2/Sum (HalfAdder_2)                0.00       1.87 f
  FA2/S (FullAdder_1)                      0.00       1.87 f
  SUM[2] (out)                             0.08       1.95 f
  data arrival time                                   1.95

  clock CK (rise edge)                     2.70       2.70
  clock network delay (ideal)              0.38       3.08
  clock uncertainty                       -0.30       2.78
  output external delay                   -0.10       2.68
  data required time                                  2.68
  -----------------------------------------------------------
  data required time                                  2.68
  data arrival time                                  -1.95
  -----------------------------------------------------------
  slack (MET)                                         0.73


  Startpoint: A[3] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.10       0.48 r
  A[3] (in)                                0.01       0.49 r
  U21/ZN (INVX0)                           0.09       0.58 f
  U22/ZN (INVX0)                           0.12       0.70 r
  FA3/A (FullAdder_0)                      0.00       0.70 r
  FA3/HA1/X (HalfAdder_1)                  0.00       0.70 r
  FA3/HA1/U1/Q (XOR2X1)                    0.65       1.35 f
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.35 f
  FA3/HA2/X (HalfAdder_0)                  0.00       1.35 f
  FA3/HA2/U1/Q (XOR2X1)                    0.52       1.87 f
  FA3/HA2/Sum (HalfAdder_0)                0.00       1.87 f
  FA3/S (FullAdder_0)                      0.00       1.87 f
  SUM[3] (out)                             0.08       1.95 f
  data arrival time                                   1.95

  clock CK (rise edge)                     2.70       2.70
  clock network delay (ideal)              0.38       3.08
  clock uncertainty                       -0.30       2.78
  output external delay                   -0.10       2.68
  data required time                                  2.68
  -----------------------------------------------------------
  data required time                                  2.68
  data arrival time                                  -1.95
  -----------------------------------------------------------
  slack (MET)                                         0.73


  Startpoint: A[0] (input port clocked by CK)
  Endpoint: SUM[0] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.10       0.48 f
  A[0] (in)                                0.01       0.49 f
  U15/ZN (INVX0)                           0.09       0.57 r
  U16/ZN (INVX0)                           0.12       0.70 f
  FA0/A (FullAdder_3)                      0.00       0.70 f
  FA0/HA1/X (HalfAdder_7)                  0.00       0.70 f
  FA0/HA1/U1/Q (XOR2X1)                    0.65       1.35 r
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.35 r
  FA0/HA2/X (HalfAdder_6)                  0.00       1.35 r
  FA0/HA2/U1/Q (XOR2X1)                    0.52       1.87 f
  FA0/HA2/Sum (HalfAdder_6)                0.00       1.87 f
  FA0/S (FullAdder_3)                      0.00       1.87 f
  SUM[0] (out)                             0.08       1.95 f
  data arrival time                                   1.95

  clock CK (rise edge)                     2.70       2.70
  clock network delay (ideal)              0.38       3.08
  clock uncertainty                       -0.30       2.78
  output external delay                   -0.10       2.68
  data required time                                  2.68
  -----------------------------------------------------------
  data required time                                  2.68
  data arrival time                                  -1.95
  -----------------------------------------------------------
  slack (MET)                                         0.73


  Startpoint: A[1] (input port clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.10       0.48 f
  A[1] (in)                                0.01       0.49 f
  U17/ZN (INVX0)                           0.09       0.57 r
  U18/ZN (INVX0)                           0.12       0.70 f
  FA1/A (FullAdder_2)                      0.00       0.70 f
  FA1/HA1/X (HalfAdder_5)                  0.00       0.70 f
  FA1/HA1/U1/Q (XOR2X1)                    0.65       1.35 r
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.35 r
  FA1/HA2/X (HalfAdder_4)                  0.00       1.35 r
  FA1/HA2/U1/Q (XOR2X1)                    0.52       1.87 f
  FA1/HA2/Sum (HalfAdder_4)                0.00       1.87 f
  FA1/S (FullAdder_2)                      0.00       1.87 f
  SUM[1] (out)                             0.08       1.95 f
  data arrival time                                   1.95

  clock CK (rise edge)                     2.70       2.70
  clock network delay (ideal)              0.38       3.08
  clock uncertainty                       -0.30       2.78
  output external delay                   -0.10       2.68
  data required time                                  2.68
  -----------------------------------------------------------
  data required time                                  2.68
  data arrival time                                  -1.95
  -----------------------------------------------------------
  slack (MET)                                         0.73


  Startpoint: A[2] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.10       0.48 f
  A[2] (in)                                0.01       0.49 f
  U19/ZN (INVX0)                           0.09       0.57 r
  U20/ZN (INVX0)                           0.12       0.70 f
  FA2/A (FullAdder_1)                      0.00       0.70 f
  FA2/HA1/X (HalfAdder_3)                  0.00       0.70 f
  FA2/HA1/U1/Q (XOR2X1)                    0.65       1.35 r
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.35 r
  FA2/HA2/X (HalfAdder_2)                  0.00       1.35 r
  FA2/HA2/U1/Q (XOR2X1)                    0.52       1.87 f
  FA2/HA2/Sum (HalfAdder_2)                0.00       1.87 f
  FA2/S (FullAdder_1)                      0.00       1.87 f
  SUM[2] (out)                             0.08       1.95 f
  data arrival time                                   1.95

  clock CK (rise edge)                     2.70       2.70
  clock network delay (ideal)              0.38       3.08
  clock uncertainty                       -0.30       2.78
  output external delay                   -0.10       2.68
  data required time                                  2.68
  -----------------------------------------------------------
  data required time                                  2.68
  data arrival time                                  -1.95
  -----------------------------------------------------------
  slack (MET)                                         0.73


  Startpoint: A[3] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.10       0.48 f
  A[3] (in)                                0.01       0.49 f
  U21/ZN (INVX0)                           0.09       0.57 r
  U22/ZN (INVX0)                           0.12       0.70 f
  FA3/A (FullAdder_0)                      0.00       0.70 f
  FA3/HA1/X (HalfAdder_1)                  0.00       0.70 f
  FA3/HA1/U1/Q (XOR2X1)                    0.65       1.35 r
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.35 r
  FA3/HA2/X (HalfAdder_0)                  0.00       1.35 r
  FA3/HA2/U1/Q (XOR2X1)                    0.52       1.87 f
  FA3/HA2/Sum (HalfAdder_0)                0.00       1.87 f
  FA3/S (FullAdder_0)                      0.00       1.87 f
  SUM[3] (out)                             0.08       1.95 f
  data arrival time                                   1.95

  clock CK (rise edge)                     2.70       2.70
  clock network delay (ideal)              0.38       3.08
  clock uncertainty                       -0.30       2.78
  output external delay                   -0.10       2.68
  data required time                                  2.68
  -----------------------------------------------------------
  data required time                                  2.68
  data arrival time                                  -1.95
  -----------------------------------------------------------
  slack (MET)                                         0.73


  Startpoint: B[0] (input port clocked by CK)
  Endpoint: SUM[0] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.10       0.48 r
  B[0] (in)                                0.01       0.49 r
  U7/ZN (INVX0)                            0.09       0.58 f
  U8/ZN (INVX0)                            0.12       0.70 r
  FA0/B (FullAdder_3)                      0.00       0.70 r
  FA0/HA1/Y (HalfAdder_7)                  0.00       0.70 r
  FA0/HA1/U1/Q (XOR2X1)                    0.55       1.25 f
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.25 f
  FA0/HA2/X (HalfAdder_6)                  0.00       1.25 f
  FA0/HA2/U1/Q (XOR2X1)                    0.62       1.87 r
  FA0/HA2/Sum (HalfAdder_6)                0.00       1.87 r
  FA0/S (FullAdder_3)                      0.00       1.87 r
  SUM[0] (out)                             0.08       1.95 r
  data arrival time                                   1.95

  clock CK (rise edge)                     2.70       2.70
  clock network delay (ideal)              0.38       3.08
  clock uncertainty                       -0.30       2.78
  output external delay                   -0.10       2.68
  data required time                                  2.68
  -----------------------------------------------------------
  data required time                                  2.68
  data arrival time                                  -1.95
  -----------------------------------------------------------
  slack (MET)                                         0.73


  Startpoint: B[1] (input port clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.10       0.48 r
  B[1] (in)                                0.01       0.49 r
  U9/ZN (INVX0)                            0.09       0.58 f
  U10/ZN (INVX0)                           0.12       0.70 r
  FA1/B (FullAdder_2)                      0.00       0.70 r
  FA1/HA1/Y (HalfAdder_5)                  0.00       0.70 r
  FA1/HA1/U1/Q (XOR2X1)                    0.55       1.25 f
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.25 f
  FA1/HA2/X (HalfAdder_4)                  0.00       1.25 f
  FA1/HA2/U1/Q (XOR2X1)                    0.62       1.87 r
  FA1/HA2/Sum (HalfAdder_4)                0.00       1.87 r
  FA1/S (FullAdder_2)                      0.00       1.87 r
  SUM[1] (out)                             0.08       1.95 r
  data arrival time                                   1.95

  clock CK (rise edge)                     2.70       2.70
  clock network delay (ideal)              0.38       3.08
  clock uncertainty                       -0.30       2.78
  output external delay                   -0.10       2.68
  data required time                                  2.68
  -----------------------------------------------------------
  data required time                                  2.68
  data arrival time                                  -1.95
  -----------------------------------------------------------
  slack (MET)                                         0.73


  Startpoint: B[2] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.10       0.48 r
  B[2] (in)                                0.01       0.49 r
  U11/ZN (INVX0)                           0.09       0.58 f
  U12/ZN (INVX0)                           0.12       0.70 r
  FA2/B (FullAdder_1)                      0.00       0.70 r
  FA2/HA1/Y (HalfAdder_3)                  0.00       0.70 r
  FA2/HA1/U1/Q (XOR2X1)                    0.55       1.25 f
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.25 f
  FA2/HA2/X (HalfAdder_2)                  0.00       1.25 f
  FA2/HA2/U1/Q (XOR2X1)                    0.62       1.87 r
  FA2/HA2/Sum (HalfAdder_2)                0.00       1.87 r
  FA2/S (FullAdder_1)                      0.00       1.87 r
  SUM[2] (out)                             0.08       1.95 r
  data arrival time                                   1.95

  clock CK (rise edge)                     2.70       2.70
  clock network delay (ideal)              0.38       3.08
  clock uncertainty                       -0.30       2.78
  output external delay                   -0.10       2.68
  data required time                                  2.68
  -----------------------------------------------------------
  data required time                                  2.68
  data arrival time                                  -1.95
  -----------------------------------------------------------
  slack (MET)                                         0.73


  Startpoint: B[3] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.10       0.48 r
  B[3] (in)                                0.01       0.49 r
  U13/ZN (INVX0)                           0.09       0.58 f
  U14/ZN (INVX0)                           0.12       0.70 r
  FA3/B (FullAdder_0)                      0.00       0.70 r
  FA3/HA1/Y (HalfAdder_1)                  0.00       0.70 r
  FA3/HA1/U1/Q (XOR2X1)                    0.55       1.25 f
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.25 f
  FA3/HA2/X (HalfAdder_0)                  0.00       1.25 f
  FA3/HA2/U1/Q (XOR2X1)                    0.62       1.87 r
  FA3/HA2/Sum (HalfAdder_0)                0.00       1.87 r
  FA3/S (FullAdder_0)                      0.00       1.87 r
  SUM[3] (out)                             0.08       1.95 r
  data arrival time                                   1.95

  clock CK (rise edge)                     2.70       2.70
  clock network delay (ideal)              0.38       3.08
  clock uncertainty                       -0.30       2.78
  output external delay                   -0.10       2.68
  data required time                                  2.68
  -----------------------------------------------------------
  data required time                                  2.68
  data arrival time                                  -1.95
  -----------------------------------------------------------
  slack (MET)                                         0.73


  Startpoint: B[3] (input port clocked by CK)
  Endpoint: COUT (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.10       0.48 f
  B[3] (in)                                0.01       0.49 f
  U13/ZN (INVX0)                           0.09       0.57 r
  U14/ZN (INVX0)                           0.13       0.70 f
  FA3/B (FullAdder_0)                      0.00       0.70 f
  FA3/HA1/Y (HalfAdder_1)                  0.00       0.70 f
  FA3/HA1/U1/Q (XOR2X1)                    0.51       1.21 r
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.21 r
  FA3/HA2/X (HalfAdder_0)                  0.00       1.21 r
  FA3/HA2/U2/Q (AND2X1)                    0.43       1.63 r
  FA3/HA2/Cout (HalfAdder_0)               0.00       1.63 r
  FA3/U1/Q (OR2X1)                         0.23       1.87 r
  FA3/Cout (FullAdder_0)                   0.00       1.87 r
  COUT (out)                               0.08       1.94 r
  data arrival time                                   1.94

  clock CK (rise edge)                     2.70       2.70
  clock network delay (ideal)              0.38       3.08
  clock uncertainty                       -0.30       2.78
  output external delay                   -0.10       2.68
  data required time                                  2.68
  -----------------------------------------------------------
  data required time                                  2.68
  data arrival time                                  -1.94
  -----------------------------------------------------------
  slack (MET)                                         0.74


  Startpoint: B[0] (input port clocked by CK)
  Endpoint: SUM[0] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.10       0.48 f
  B[0] (in)                                0.01       0.49 f
  U7/ZN (INVX0)                            0.09       0.57 r
  U8/ZN (INVX0)                            0.13       0.70 f
  FA0/B (FullAdder_3)                      0.00       0.70 f
  FA0/HA1/Y (HalfAdder_7)                  0.00       0.70 f
  FA0/HA1/U1/Q (XOR2X1)                    0.54       1.24 f
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.24 f
  FA0/HA2/X (HalfAdder_6)                  0.00       1.24 f
  FA0/HA2/U1/Q (XOR2X1)                    0.62       1.86 r
  FA0/HA2/Sum (HalfAdder_6)                0.00       1.86 r
  FA0/S (FullAdder_3)                      0.00       1.86 r
  SUM[0] (out)                             0.08       1.94 r
  data arrival time                                   1.94

  clock CK (rise edge)                     2.70       2.70
  clock network delay (ideal)              0.38       3.08
  clock uncertainty                       -0.30       2.78
  output external delay                   -0.10       2.68
  data required time                                  2.68
  -----------------------------------------------------------
  data required time                                  2.68
  data arrival time                                  -1.94
  -----------------------------------------------------------
  slack (MET)                                         0.74


  Startpoint: B[1] (input port clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.10       0.48 f
  B[1] (in)                                0.01       0.49 f
  U9/ZN (INVX0)                            0.09       0.57 r
  U10/ZN (INVX0)                           0.13       0.70 f
  FA1/B (FullAdder_2)                      0.00       0.70 f
  FA1/HA1/Y (HalfAdder_5)                  0.00       0.70 f
  FA1/HA1/U1/Q (XOR2X1)                    0.54       1.24 f
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.24 f
  FA1/HA2/X (HalfAdder_4)                  0.00       1.24 f
  FA1/HA2/U1/Q (XOR2X1)                    0.62       1.86 r
  FA1/HA2/Sum (HalfAdder_4)                0.00       1.86 r
  FA1/S (FullAdder_2)                      0.00       1.86 r
  SUM[1] (out)                             0.08       1.94 r
  data arrival time                                   1.94

  clock CK (rise edge)                     2.70       2.70
  clock network delay (ideal)              0.38       3.08
  clock uncertainty                       -0.30       2.78
  output external delay                   -0.10       2.68
  data required time                                  2.68
  -----------------------------------------------------------
  data required time                                  2.68
  data arrival time                                  -1.94
  -----------------------------------------------------------
  slack (MET)                                         0.74


  Startpoint: B[2] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.10       0.48 f
  B[2] (in)                                0.01       0.49 f
  U11/ZN (INVX0)                           0.09       0.57 r
  U12/ZN (INVX0)                           0.13       0.70 f
  FA2/B (FullAdder_1)                      0.00       0.70 f
  FA2/HA1/Y (HalfAdder_3)                  0.00       0.70 f
  FA2/HA1/U1/Q (XOR2X1)                    0.54       1.24 f
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.24 f
  FA2/HA2/X (HalfAdder_2)                  0.00       1.24 f
  FA2/HA2/U1/Q (XOR2X1)                    0.62       1.86 r
  FA2/HA2/Sum (HalfAdder_2)                0.00       1.86 r
  FA2/S (FullAdder_1)                      0.00       1.86 r
  SUM[2] (out)                             0.08       1.94 r
  data arrival time                                   1.94

  clock CK (rise edge)                     2.70       2.70
  clock network delay (ideal)              0.38       3.08
  clock uncertainty                       -0.30       2.78
  output external delay                   -0.10       2.68
  data required time                                  2.68
  -----------------------------------------------------------
  data required time                                  2.68
  data arrival time                                  -1.94
  -----------------------------------------------------------
  slack (MET)                                         0.74


  Startpoint: B[3] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.10       0.48 f
  B[3] (in)                                0.01       0.49 f
  U13/ZN (INVX0)                           0.09       0.57 r
  U14/ZN (INVX0)                           0.13       0.70 f
  FA3/B (FullAdder_0)                      0.00       0.70 f
  FA3/HA1/Y (HalfAdder_1)                  0.00       0.70 f
  FA3/HA1/U1/Q (XOR2X1)                    0.54       1.24 f
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.24 f
  FA3/HA2/X (HalfAdder_0)                  0.00       1.24 f
  FA3/HA2/U1/Q (XOR2X1)                    0.62       1.86 r
  FA3/HA2/Sum (HalfAdder_0)                0.00       1.86 r
  FA3/S (FullAdder_0)                      0.00       1.86 r
  SUM[3] (out)                             0.08       1.94 r
  data arrival time                                   1.94

  clock CK (rise edge)                     2.70       2.70
  clock network delay (ideal)              0.38       3.08
  clock uncertainty                       -0.30       2.78
  output external delay                   -0.10       2.68
  data required time                                  2.68
  -----------------------------------------------------------
  data required time                                  2.68
  data arrival time                                  -1.94
  -----------------------------------------------------------
  slack (MET)                                         0.74


  Startpoint: A[0] (input port clocked by CK)
  Endpoint: SUM[0] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.10       0.48 r
  A[0] (in)                                0.01       0.49 r
  U15/ZN (INVX0)                           0.09       0.58 f
  U16/ZN (INVX0)                           0.12       0.70 r
  FA0/A (FullAdder_3)                      0.00       0.70 r
  FA0/HA1/X (HalfAdder_7)                  0.00       0.70 r
  FA0/HA1/U1/Q (XOR2X1)                    0.54       1.25 r
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.25 r
  FA0/HA2/X (HalfAdder_6)                  0.00       1.25 r
  FA0/HA2/U1/Q (XOR2X1)                    0.61       1.85 f
  FA0/HA2/Sum (HalfAdder_6)                0.00       1.85 f
  FA0/S (FullAdder_3)                      0.00       1.85 f
  SUM[0] (out)                             0.08       1.93 f
  data arrival time                                   1.93

  clock CK (rise edge)                     2.70       2.70
  clock network delay (ideal)              0.38       3.08
  clock uncertainty                       -0.30       2.78
  output external delay                   -0.10       2.68
  data required time                                  2.68
  -----------------------------------------------------------
  data required time                                  2.68
  data arrival time                                  -1.93
  -----------------------------------------------------------
  slack (MET)                                         0.75


  Startpoint: A[1] (input port clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.10       0.48 r
  A[1] (in)                                0.01       0.49 r
  U17/ZN (INVX0)                           0.09       0.58 f
  U18/ZN (INVX0)                           0.12       0.70 r
  FA1/A (FullAdder_2)                      0.00       0.70 r
  FA1/HA1/X (HalfAdder_5)                  0.00       0.70 r
  FA1/HA1/U1/Q (XOR2X1)                    0.54       1.25 r
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.25 r
  FA1/HA2/X (HalfAdder_4)                  0.00       1.25 r
  FA1/HA2/U1/Q (XOR2X1)                    0.61       1.85 f
  FA1/HA2/Sum (HalfAdder_4)                0.00       1.85 f
  FA1/S (FullAdder_2)                      0.00       1.85 f
  SUM[1] (out)                             0.08       1.93 f
  data arrival time                                   1.93

  clock CK (rise edge)                     2.70       2.70
  clock network delay (ideal)              0.38       3.08
  clock uncertainty                       -0.30       2.78
  output external delay                   -0.10       2.68
  data required time                                  2.68
  -----------------------------------------------------------
  data required time                                  2.68
  data arrival time                                  -1.93
  -----------------------------------------------------------
  slack (MET)                                         0.75


  Startpoint: A[2] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.10       0.48 r
  A[2] (in)                                0.01       0.49 r
  U19/ZN (INVX0)                           0.09       0.58 f
  U20/ZN (INVX0)                           0.12       0.70 r
  FA2/A (FullAdder_1)                      0.00       0.70 r
  FA2/HA1/X (HalfAdder_3)                  0.00       0.70 r
  FA2/HA1/U1/Q (XOR2X1)                    0.54       1.25 r
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.25 r
  FA2/HA2/X (HalfAdder_2)                  0.00       1.25 r
  FA2/HA2/U1/Q (XOR2X1)                    0.61       1.85 f
  FA2/HA2/Sum (HalfAdder_2)                0.00       1.85 f
  FA2/S (FullAdder_1)                      0.00       1.85 f
  SUM[2] (out)                             0.08       1.93 f
  data arrival time                                   1.93

  clock CK (rise edge)                     2.70       2.70
  clock network delay (ideal)              0.38       3.08
  clock uncertainty                       -0.30       2.78
  output external delay                   -0.10       2.68
  data required time                                  2.68
  -----------------------------------------------------------
  data required time                                  2.68
  data arrival time                                  -1.93
  -----------------------------------------------------------
  slack (MET)                                         0.75


  Startpoint: A[3] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.10       0.48 r
  A[3] (in)                                0.01       0.49 r
  U21/ZN (INVX0)                           0.09       0.58 f
  U22/ZN (INVX0)                           0.12       0.70 r
  FA3/A (FullAdder_0)                      0.00       0.70 r
  FA3/HA1/X (HalfAdder_1)                  0.00       0.70 r
  FA3/HA1/U1/Q (XOR2X1)                    0.54       1.25 r
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.25 r
  FA3/HA2/X (HalfAdder_0)                  0.00       1.25 r
  FA3/HA2/U1/Q (XOR2X1)                    0.61       1.85 f
  FA3/HA2/Sum (HalfAdder_0)                0.00       1.85 f
  FA3/S (FullAdder_0)                      0.00       1.85 f
  SUM[3] (out)                             0.08       1.93 f
  data arrival time                                   1.93

  clock CK (rise edge)                     2.70       2.70
  clock network delay (ideal)              0.38       3.08
  clock uncertainty                       -0.30       2.78
  output external delay                   -0.10       2.68
  data required time                                  2.68
  -----------------------------------------------------------
  data required time                                  2.68
  data arrival time                                  -1.93
  -----------------------------------------------------------
  slack (MET)                                         0.75


  Startpoint: A[0] (input port clocked by CK)
  Endpoint: SUM[0] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.10       0.48 r
  A[0] (in)                                0.01       0.49 r
  U15/ZN (INVX0)                           0.09       0.58 f
  U16/ZN (INVX0)                           0.12       0.70 r
  FA0/A (FullAdder_3)                      0.00       0.70 r
  FA0/HA1/X (HalfAdder_7)                  0.00       0.70 r
  FA0/HA1/U1/Q (XOR2X1)                    0.65       1.35 f
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.35 f
  FA0/HA2/X (HalfAdder_6)                  0.00       1.35 f
  FA0/HA2/U1/Q (XOR2X1)                    0.50       1.85 r
  FA0/HA2/Sum (HalfAdder_6)                0.00       1.85 r
  FA0/S (FullAdder_3)                      0.00       1.85 r
  SUM[0] (out)                             0.08       1.93 r
  data arrival time                                   1.93

  clock CK (rise edge)                     2.70       2.70
  clock network delay (ideal)              0.38       3.08
  clock uncertainty                       -0.30       2.78
  output external delay                   -0.10       2.68
  data required time                                  2.68
  -----------------------------------------------------------
  data required time                                  2.68
  data arrival time                                  -1.93
  -----------------------------------------------------------
  slack (MET)                                         0.75


  Startpoint: A[1] (input port clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.10       0.48 r
  A[1] (in)                                0.01       0.49 r
  U17/ZN (INVX0)                           0.09       0.58 f
  U18/ZN (INVX0)                           0.12       0.70 r
  FA1/A (FullAdder_2)                      0.00       0.70 r
  FA1/HA1/X (HalfAdder_5)                  0.00       0.70 r
  FA1/HA1/U1/Q (XOR2X1)                    0.65       1.35 f
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.35 f
  FA1/HA2/X (HalfAdder_4)                  0.00       1.35 f
  FA1/HA2/U1/Q (XOR2X1)                    0.50       1.85 r
  FA1/HA2/Sum (HalfAdder_4)                0.00       1.85 r
  FA1/S (FullAdder_2)                      0.00       1.85 r
  SUM[1] (out)                             0.08       1.93 r
  data arrival time                                   1.93

  clock CK (rise edge)                     2.70       2.70
  clock network delay (ideal)              0.38       3.08
  clock uncertainty                       -0.30       2.78
  output external delay                   -0.10       2.68
  data required time                                  2.68
  -----------------------------------------------------------
  data required time                                  2.68
  data arrival time                                  -1.93
  -----------------------------------------------------------
  slack (MET)                                         0.75


  Startpoint: A[2] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.10       0.48 r
  A[2] (in)                                0.01       0.49 r
  U19/ZN (INVX0)                           0.09       0.58 f
  U20/ZN (INVX0)                           0.12       0.70 r
  FA2/A (FullAdder_1)                      0.00       0.70 r
  FA2/HA1/X (HalfAdder_3)                  0.00       0.70 r
  FA2/HA1/U1/Q (XOR2X1)                    0.65       1.35 f
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.35 f
  FA2/HA2/X (HalfAdder_2)                  0.00       1.35 f
  FA2/HA2/U1/Q (XOR2X1)                    0.50       1.85 r
  FA2/HA2/Sum (HalfAdder_2)                0.00       1.85 r
  FA2/S (FullAdder_1)                      0.00       1.85 r
  SUM[2] (out)                             0.08       1.93 r
  data arrival time                                   1.93

  clock CK (rise edge)                     2.70       2.70
  clock network delay (ideal)              0.38       3.08
  clock uncertainty                       -0.30       2.78
  output external delay                   -0.10       2.68
  data required time                                  2.68
  -----------------------------------------------------------
  data required time                                  2.68
  data arrival time                                  -1.93
  -----------------------------------------------------------
  slack (MET)                                         0.75


  Startpoint: A[3] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.10       0.48 r
  A[3] (in)                                0.01       0.49 r
  U21/ZN (INVX0)                           0.09       0.58 f
  U22/ZN (INVX0)                           0.12       0.70 r
  FA3/A (FullAdder_0)                      0.00       0.70 r
  FA3/HA1/X (HalfAdder_1)                  0.00       0.70 r
  FA3/HA1/U1/Q (XOR2X1)                    0.65       1.35 f
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.35 f
  FA3/HA2/X (HalfAdder_0)                  0.00       1.35 f
  FA3/HA2/U1/Q (XOR2X1)                    0.50       1.85 r
  FA3/HA2/Sum (HalfAdder_0)                0.00       1.85 r
  FA3/S (FullAdder_0)                      0.00       1.85 r
  SUM[3] (out)                             0.08       1.93 r
  data arrival time                                   1.93

  clock CK (rise edge)                     2.70       2.70
  clock network delay (ideal)              0.38       3.08
  clock uncertainty                       -0.30       2.78
  output external delay                   -0.10       2.68
  data required time                                  2.68
  -----------------------------------------------------------
  data required time                                  2.68
  data arrival time                                  -1.93
  -----------------------------------------------------------
  slack (MET)                                         0.75


1
