================================================================================ 
Commit: d1c5f61d91a03fe6725151a11ceb804742bbe81f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 12 12:48:44 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL] Update BIOS ID and FSP Version for 3275_00 Label 

Original commit date: Fri Jul 1 09:47:40 2022 +0530
Change-Id: I8425d7142d9dad25fdd149eaa4d3b1f12f255f87
Original commit hash: 966dedc685bdde6a0d8dabcb1411f7225499cc0b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 0a916ef897ecb603886996901a3f03058cd0a9de 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 12 12:48:41 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.36

Original commit date: Thu Jun 30 17:04:08 2022 -0700
Original commit hash: c4c1ea95258a1f6726c91b30f1007ad42139fbab

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 5d464d2f484c753764953cd79dd17222abe93da8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 12 12:48:39 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][15011493724][ADL-S ADL-P | DDR5 LPDDR5] Restore the rxsdl_cmn_srzrcvenpimodovrdval and rxsdl_cmn_srzrcvenpiovrdval



Original commit date: Wed Jun 29 20:35:12 2022 +0800
Change-Id: I156eba0c8e45426ecc2112ba9892b3a28a3aec78
Original commit hash: ef03ffd4b993387f6656d0d91be55ad714a85e1f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApiInt.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: 5f20644476cfc4a11c77f0c436714d807e116676 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 12 12:48:36 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.35

Original commit date: Wed Jun 29 00:42:22 2022 -0700
Original commit hash: a65f80023cebc305feac573dd926048af34f21f1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: c82a6d77323bdb2a5ee118f9261a8e430950d0d9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 12 12:48:33 2022 +0530 
-------------------------------------------------------------------------------- 
[ISE][15011410722][ADL-N] update Sagv settings for 7W


Original commit date: Fri Jun 17 08:19:31 2022 +0800
Change-Id: Ia177e19f493963d588035e55bf99bc9d56ce11bf
Original commit hash: d52b990e5d36e846e30222780474f0b2738d114a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 4e26a02b736f571e7e454b003975db850cc34879 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 12 12:48:30 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.34

Original commit date: Mon Jun 27 08:17:25 2022 -0700
Original commit hash: 60c499ae6e9a3873da867dc4a20c5318bf9a8a0d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 037d287a681b73fece85372f34015bd570b81382 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 12 12:48:27 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][15011392681][DDR5 LPDDR5 LPDDR4 ] Update the tZQCAL from /2 to /4 when programing to MC


Original commit date: Wed Jun 15 10:39:55 2022 +0800
Change-Id: I67202d5c20c0232738ba461477e2bd31cadae246
Original commit hash: 92029f0af8bfa11a944c7e6e472295202d63ea56

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcRefreshConfiguration.c

================================================================================ 
Commit: bc53ae9cb363ad708d6b0e21093f0a1db3f83130 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 12 12:48:24 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.33

Original commit date: Fri Jun 24 04:54:41 2022 -0700
Original commit hash: 9ab60be15ea369a9b12c16da48723fc49850bd78

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 72de7d079302543f8f5f297a45e8ae2242095c11 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 12 12:48:19 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL] Update BIOS ID and FSP Version for 3273_00 Label

Original commit date: Wed Jun 29 10:02:20 2022 +0530
Change-Id: I345c4a12b28ac9384a432a6f4d6ae69415879e3b
Original commit hash: 1e610b4ab54600a4e0f2675366663528eb724fad

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: c6030a56b24c840203f964dad223f078243d7a1f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 12 12:48:16 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL] Update BIOS ID to 3272

Original commit date: Tue Jun 28 12:03:54 2022 +0530
Change-Id: I352937575e0b52c18c731d2c900213ab9219d093
Original commit hash: f00ec39729cc4e6bfd281c09230423ada03bf746

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 297629d812a9abce16274d22da6714c0b0309de5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 12 12:48:13 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.32

Original commit date: Thu Jun 23 06:42:00 2022 -0700
Original commit hash: 7e2d38046c44a31cd532b789486ffa58460eb1a4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: f5dcb71dddb39534f7b35ea198e68227ff5c9f5b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 12 12:48:10 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][15011455784][DDR5] update row and column address to follow spd spec 1.0

[Feature Description]
update row and column address to follow spd spec 1.0

[Resolution]
update row and column address to follow spd spec 1.0
#define MRC_SPD5_SDRAM_ROW_17 (0x01)
#define MRC_SPD5_SDRAM_ROW_18 (0x02)
#define MRC_SPD5_SDRAM_COLUMN_11 (0x01)


Original commit date: Wed Jun 22 10:37:12 2022 +0800
Change-Id: I75e327938476a30f252ce9f7c3ade04eea9ae963
Original commit hash: 9007bdd55f7309bfbafb3e8f99165c01f7b530e0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.h

================================================================================ 
Commit: 2fc09ed1482033e045cd503522534aae8317a3ba 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 12 12:48:07 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.31

Original commit date: Sun Jun 19 05:02:00 2022 -0700
Original commit hash: 19150b667b850e6d0d135f5f0d784eb1823532a5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d757e6e35020ed052cf0d8dae19381c857575c82 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 12 12:48:01 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.30

Original commit date: Fri Jun 17 03:36:03 2022 -0700
Original commit hash: bd6537f734e237da084cfc71692f9453fa89ed72

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 8861b3cafa326c1b6df87d6f0994cff14d80de05 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 12 12:47:56 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.29

Original commit date: Wed Jun 15 23:43:30 2022 -0700
Original commit hash: 419d03409864cd0bcba4038e68ebf6a87c1ff438

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 8984ffc0e7e15e9a3d7c436f0d9f1eab89de8b7c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 12 12:47:51 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.28

Original commit date: Wed Jun 15 19:49:41 2022 -0700
Original commit hash: c03431e5338bfb23976b2df090f1ace585eef89f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 2f87539dfda30743025280d030073f26d106279f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 12 12:47:49 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][15011385252]Fix CTE compilation issue


Original commit date: Tue Jun 14 12:29:10 2022 +0800
Change-Id: I5fd29b57eef614f856aaa45729ca8887e9c64ed0
Original commit hash: 1e258b18030645a419e38b50b21f9c8443379bde

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 0d702cf9caa162dd3db8aee20295353d9ee2fe79 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 12 12:47:46 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.27

Original commit date: Wed Jun 15 06:52:12 2022 -0700
Original commit hash: 62f10d1052cf0871731dc41558ad58285ab58adc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: de97646f087bee9af8b2ac178a881125d1482535 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 12 12:47:43 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][15011397789][DDR5] DDR5 update


Original commit date: Wed Jun 15 18:05:31 2022 +0800
Change-Id: Ibc742bea45638ef99fcba94da7bbd1a08b565436
Original commit hash: 431cfbd581d8863f2e930b3d33cd275f1197d830

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: bd21abae74fec207f6790931316eb8dfd4edc24f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 12 12:47:41 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.26

Original commit date: Mon Jun 13 00:21:07 2022 -0700
Original commit hash: c51b1b71467d330f21610c31b007ef4c58a8e95f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 0585d6aeed17b6346430696ac0fa0b0d4394f53c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 12 12:47:38 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][16016921686][LP5/x] Enable LP5/x BG/16B mode by default


Original commit date: Tue Jun 7 14:44:25 2022 +0800
Change-Id: Ic5e318a30342eb015fcfa0451bfdb1ea5463fc41
Original commit hash: 3c2ed9293563b80ddf9ba2bed546602d82de9a68

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: c051cdfdb38e33406261c924d3fe428a88653510 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 12 12:47:35 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.25

Original commit date: Sun Jun 12 23:00:02 2022 -0700
Original commit hash: 6c4712a2fe147d92cb84d3403408664e1f141a1a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 7f5346c5a098cfc27c7bebffcb6dfbd3f19661d4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 12 12:47:33 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][22015139834][ADL-S ADL-P | DDR5 LPDDR5] Write-0 Disabling for WiFi Interference
[Feature Description]
Write-0 Disabling for WiFi Interference

[Resolution]
Write-0 Disabling for WiFi Interference by changing the Write0 default value to disabled (0) in BIOS setup and UPD.

[Impacted Platform]
DDR5 LPDDR5

Original commit date: Sun Jun 12 19:26:53 2022 +0800
Change-Id: Ibfc68a6abf955ff5b86c51a42edc8d6150177dda
Original commit hash: 5dd6ecbeb5a77d06baf329f645c638b268bbc408

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c

================================================================================ 
Commit: 0624b1bbba8944865bb49a4c64c8cb2436adcfc8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 12 12:47:30 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.24

Original commit date: Sat Jun 11 08:43:16 2022 -0700
Original commit hash: 40832ea1fb48680d0eee55a114d40e252d7a5c97

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 68aab811d3e30f14f453ca0b1fb3229c0537f1b9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 12 12:47:25 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.23

Original commit date: Fri Jun 10 17:11:56 2022 -0700
Original commit hash: 3735ccaf81e792beced39f97c2aebb1c2b142d30

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 426cf798051160abc88f67fe5a89a97e29de6c1f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 12 12:47:20 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.22

Original commit date: Fri Jun 10 20:37:46 2022 +0800
Original commit hash: ab5f3c3b5b4456b95c6479196fdc25816adc67f1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 6a2ab3b3b4b796e268776effcd2be6c8f03cc6d9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 12 12:47:18 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][15011364691][ADL-S ADL-P | DDR5] Enable ECC Error Check and Scrub manual mode by default
[Feature Description]
Enable ECC Error Check and Scrub manual mode by default

[Resolution]
Enable ECC Error Check and Scrub manual mode by default

[Impacted Platform]
DDR5

Original commit date: Mon Apr 25 21:07:41 2022 +0800
Change-Id: If4441b150282c7a6ab1e50b945dfa9975e92ccc8
Original commit hash: 98d2ad620ca459e085a1fefdc425251cbd4f4df3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: 1747355bc5f74184a89441a787bb3c3a1acc73c6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 12 12:47:15 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.21

Original commit date: Wed Jun 8 23:29:47 2022 -0700
Original commit hash: 8ffc00e9d5c946feaaf9d05f2e7100d51134fa63

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: a0493e596c429c10ac43fcb9501d01b671f517aa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 12 12:47:13 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][1308395138][LP4]Should throw mrcFail at ECT stage when DQ swizzling fails.

[Issue/Feature Description]
While "Bad feedback" indicates swizzling failure during ECT stage, it should block and force MRC flow to exit.
It is required to throw ECT failure when DQ swizzling fails.

[Resolution]
Throw mrcFail at ECT stage when DQ swizzling fails, and blocks MRC flow at the end of ECT.

[Impacted Platform]
ALL LP4

Original commit date: Tue Jun 7 15:23:51 2022 +0800
Change-Id: I19eab0c2de75c0a76baa7914242d6432e6c9ff52
Original commit hash: 9d00fa83ae54e50d1ac8fc4db6dd94d3c2160af6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c

================================================================================ 
Commit: c3f5f1d03faea6bf520ca3b7bcbe31067872596c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 12 12:47:10 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.20

Original commit date: Wed Jun 8 20:08:03 2022 -0700
Original commit hash: 6790bc2e108e527198d908ba9c5d487947378ef3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 6c3cd4d80ea9345cafb67b67b8d5154305a47106 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 12 12:47:08 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][15011350749][DDR5]Enable 5200 for DDR5 1DPC by default

[Feature Description]
Enable 5200 for DDR5 1DPC by default

[Resolution]
Enable 5200 for DDR5 1DPC by default
S DDR5 : 2000 G2, 3600 G2, 4800 G2, 5200 G2
P DDR5 : 2000 G2, 4800 G4, 5200 G4, 5200 G2

[Impacted Platform]
DDR5 1DPC

Original commit date: Thu May 19 18:22:46 2022 +0800
Change-Id: Idffc79921bf572ae07252dbe8ec4b36e546a826d
Original commit hash: b39521d5c8c17a5efff1f6c7c6a0e906bede2627

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 2c764cc331d4cbd76ee98b28d77407c79b7c942a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 12 12:47:05 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.19

Original commit date: Tue Jun 7 20:57:26 2022 -0700
Original commit hash: 00c43a28b806edc93b888b1e2fa0c12c937d5c65

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 97f69e4ddd33a62d8abb7ebefb50fd5818daa7ff 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 12 12:47:03 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][15011334841][LP5 BG/16B] Need to configure RH_HIGH_WM with minus 2 of RAAMT in LPDDR5 16banks/bgmode.

[Feature Description]
Need to configure RH_HIGH_WM with minus 2 of RAAMT in LPDDR5 16banks/bgmode.

[Resolution]
Need to configure RH_HIGH_WM with minus 2 of RAAMT in LPDDR5 16banks/bgmode.

[Impacted Area]
LP5 BG and 16B mode

[Registers impacted]
MC

Original commit date: Sun Jun 5 20:30:58 2022 +0800
Change-Id: I49040484b0d8ff3c719becdce2ece88abcacaabf
Original commit hash: a50438e2f40cb7b68858484f99b5c460db4026f5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 42d6d48ffd5aa09da034e3ab88ab18f939dae675 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 12 12:47:00 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.18

Original commit date: Tue Jun 7 03:01:15 2022 -0700
Original commit hash: e480aabece7f518cde7ffe4faef034176bb20c2a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d490587a1594705aee83cf75ad218d6551df10f8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 12 12:46:58 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][15011110543][All] Row Hammer Ctl Update

[Feature Description]
Row Hammer Ctl Update

[Resolution]
Fix field max value check
Update the below three fields
RH_HIGH_WM, NORMAL_REF_SUB, REFM_SUB.

[Impacted Area]
Row Hammer

[Register Impacted]
MC

Original commit date: Sun Apr 24 00:39:11 2022 +0800
Change-Id: If1fe2a51f218904e4219455b3da540ab7116363c
Original commit hash: 9b41eb1b18266ade56f970d98289dc06ef4d8337

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 4b2fb7d01a2868b7e09066b2dbdb9b5ac9a45da3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 12 12:46:55 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.17

Original commit date: Mon Jun 6 23:30:46 2022 -0700
Original commit hash: c7db74e59c5266d169666980d12bba5ffddd69db

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 7e0dda072b87005a48f18e0f021e42f271f6a465 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 12 12:46:53 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][15011343593][ADL-S ADL-P | DDR5 LPDDR5] RxDQS Pre and Post SDL DCC Update to use Rcven Override Mode Rather than CPGC to propagate strobes through the Rx SDL

[Feature Description]
RxDQS Pre and Post SDL DCC Update to use Rcven Override Mode Rather than CPGC to propagate strobes through the Rx SDL

[Resolution]
RxDQS Pre and Post SDL DCC Update to use Rcven Override Mode Rather than CPGC to propagate strobes through the Rx SDL
Force the RX path on, Rx reset, rank override during rx pre and post SDL DCC training.

[Impacted Area]
DDR5 and LPDDR5

[Register Impacted]
PHY

Original commit date: Thu May 19 18:22:46 2022 +0800
Change-Id: I150630556dadfdf974cc8ba50c83d1faf5433d41
Original commit hash: e9218ae792956afc704dc3f30ffd9f28fb4832fb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApiInt.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: 93afd35ccfd0a9366255a5a3638919a0114a3c64 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 12 12:46:50 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.16

Original commit date: Mon Jun 6 01:31:24 2022 -0700
Original commit hash: 56bbd7fee450a0e8fc29c4e3aa09e80bd2ce7111

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 4ebd64124f875c2643e4ba27caab81fee5588701 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 12 12:46:48 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][15011333500][LP5] Program CPGC L2P Bank Swizzling for LP5 BG/16B mode and L2P bank mapping for LP5 BG mode at the beginning of MRC
[Feature Description]
Program CPGC L2P Bank Swizzling for LP5 BG/16B mode and L2P bank mapping for LP5 BG mode at the beginning of MRC

[Resolution]
Program CPGC L2P Bank Swizzling for LP5 BG/16B mode and L2P bank mapping for LP5 BG mode at the beginning of MRC

[Impacted Area]
LP5

[Register Impacted]
CPGC

Original commit date: Mon May 30 23:54:15 2022 +0800
Change-Id: I84d224c7ac781d9d7f1c360ac141364934c1aeaf
Original commit hash: 9a70c2316db98a3ed6ec7a865d7b388c2a18d86b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/MrcCpgcApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/MrcCpgcApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 93304585100d557feef81640de9737346efb448f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 12 12:46:45 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.15

Original commit date: Sun Jun 5 19:36:36 2022 -0700
Original commit hash: ae9aa3b71b193ea439b7a791dc7542b0f0c0495c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: c32fd217a745b81705bab94ed1169dd97ff620c2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 12 12:46:43 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][15011222177][DDR5 DDR4 ] Enable DCC SW FSM for DDR5 and DDR4

[Feature Description]
1. Enable DCC SW FSM for DDR5 and DDR4

[Resolution]
1. Enable the DCC SW FSM for DDR5 and DDR4.

[Impacted Area]
PHY DCC

[Register Impacted]
PHY

Original commit date: Thu Sep 16 19:22:32 2021 +0800
Change-Id: I79d5ad7ff5b29f2c3b2db88b14c62f400e28a0e2
Original commit hash: 2ed45ffa87b2765313407696fa77e4bc93210cf5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 19b0fd8402db1ac4e7a55126c4eb0bba7723414f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 12 12:46:40 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.14

Original commit date: Sun Jun 5 19:10:57 2022 -0700
Original commit hash: 3dd22213ae49046e4766c6c3b0f9f06f79b432f2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: f6807743acbd092385ebb8f9ba28d11e019a58fb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 12 12:46:35 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.13

Original commit date: Fri Jun 3 22:07:10 2022 +0800
Original commit hash: 311a23ee50c4984bafd01f1f12f877b060414b4d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: cfd809aa48013597e1ef57ad95c30f051172ba50 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 12 12:46:28 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.4.12

Original commit date: Thu Jun 2 08:52:38 2022 +0000
Change-Id: I600cb9547b0331ab0f7c87556f931d7aad033156
Original commit hash: dabbbb63f7ae9b23169ac1bcc85b61d214d730a0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: db6c7f880a4efc3d3d6088fb7d7cb5721f5ae08b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 12 12:46:25 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][15011305566][ALL] Update Q0 CPU support

Original commit date: Tue May 31 17:26:51 2022 +0800
Change-Id: Icb6959d0fb864426b4f7b3affc2022eb25843235
Original commit hash: 1794f0fca03169bc2c9f9f1f02894c103f322188

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/Include/CpuGenInfo.h

================================================================================ 
Commit: 665652d8cba506a23c92ec9986473de54be3c0e6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 12 12:46:22 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.4.11

Mon May 30 06:50:47 2022 +0000
Original commit date: Mon May 30 06:50:47 2022 +0000
Original commit hash: 839035e0ab774c188343e8c00e759ed741109394

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 1ebb53e2232f3ce88f202e54a04d7771cae8081e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 12 12:46:19 2022 +0530 
-------------------------------------------------------------------------------- 
[ISE][16016832447][ADL-N | Lpddr5 ] update Adl-N Sagv points

[Feature Description]
update Adl-N Sagv points

[Resolution]
update Adl-N Sagv points

[Impacted Area]
Adl-N Sagv

Original commit date: Mon May 16 08:44:25 2022 +0800
Change-Id: Ib4ff1d9ad47abdff065c7864bc3e1cbb8a8f657f
Original commit hash: 1a834d278dcafd42b634f5c88d1d1b225152951a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 7b888cca8e3aa1a25bf1f4e2291658a08e6bdf90 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 12 12:46:16 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.4.10

Mon May 30 03:19:36 2022 +0000
Original commit date: Mon May 30 03:19:36 2022 +0000
Original commit hash: 18e4d2bf5a5d1f875e003eec6b56a710ea3d26c4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 052c0745123f120f03578d12ac7b247db8707db7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 12 12:46:14 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][15011288773][ALL] Disable turboonstartup for QCLK > 2000.
[Feature Description]
Disable turboonstartup for QCLK > 2000.

[Resolution]
Disable turboonstartup for QCLK > 2000.

TurboOnStartup = Fqclk > 2000 ? 0 : 1
DDRCOMP_CR_DLLCOMP_DLLCTRL_0_0_0_MCHBAR.dllcomp_cmn_turboonstartup = TurboOnStartup
DDRCCC_CR_MDLLCTL0.mdll_cmn_turboonstartup = TurboOnStartup
DDRDATA_CR_MDLLCTL0.mdll_cmn_turboonstartup = TurboOnStartup

[Impacted Area]
SAGV, Package C

[Register Impacted]
PHY

Original commit date: Thu May 26 13:48:30 2022 +0800
Change-Id: Ibd934d092dc0a37464c4e0f876120e08c9ba6dd7
Original commit hash: 4eadaea34422c6905c215e265ca4ee6d1bdfdf3a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 8fd30cc9f72c47e1c33236362fc93552a453bb30 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 12 12:46:11 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.4.9

Mon May 30 01:45:38 2022 +0000
Original commit date: Mon May 30 01:45:38 2022 +0000
Original commit hash: c3284c6d9d40f1de116946b0f40ef648b4d2d93c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 9fb23b3f1bdac04b32a6befc60551e2e85113e11 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 12 12:46:08 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][15011288893][LP5 LP4] Run UpdateSampOdtTiming at the end of read leveling training for LP5 and LP4
[Feature Description]
Run UpdateSampOdtTiming at the end of read leveling training for LP5 and LP4

[Resolution]
Run UpdateSampOdtTiming at the end of read leveling training for LP5 and LP4

[Impacted Area]
LP5 and LP4 ODT timing

[Register Impacted]
MC, PHY

Original commit date: Mon May 2 17:09:26 2022 +0800
Change-Id: Ie590367575ddd5f5be399a6ffeafa0fe3a0363e1
Original commit hash: b9055f9a761b90bd5b553d21b2382d69517d5b6b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c

================================================================================ 
Commit: cdfa12e2da9e8c8dc1084e6b936140ab19fe8352 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 12 12:46:06 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.4.8

Fri May 27 11:41:43 2022 +0000
Original commit date: Fri May 27 11:41:43 2022 +0000
Original commit hash: b06a02bd2fe5128eb502a927776741352fbf838e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: a8a2fef585d6c0e4de113fd31cbe5eee53afcf0c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 12 12:46:01 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.4.7

Tue May 24 01:52:49 2022 +0000
Original commit date: Tue May 24 01:52:49 2022 +0000
Original commit hash: 9cd86cb1b9b2598268abe7feb66b69a6410c0c6a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 79fff07d55b67cac8aa46b1fc0961c9ce4fe9b32 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 12 12:45:58 2022 +0530 
-------------------------------------------------------------------------------- 
[bug][14016774760][ADL-S | DDR4 DDR5] EccSupport checks might be incorrect in mixed DIMM configs

[Issue/Feature Description]
Some MRC algorithms are using DimmOut->EccSupport to check for ECC capability of a DIMM.
In a mixed ECC / non-ECC DIMM config, DimmOut->EccSupport might be TRUE for some DIMMs,
even though ECC is not used because some DIMMs are non-ECC.

[Resolution]
Zero out DimmOut->EccSupport when ECC is disabled.

[Impacted Platform]
DDR4 / DDR5 ECC

Original commit date: Mon May 23 13:05:34 2022 -0700
Change-Id: I85fa777698b9a24e8e38cad38248fea062ea405d
Original commit hash: faf5fa889a6f61af56ce84cf2eb00f356b261704

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 74e1ddcf025c03ded4d73ca98e9a2ba2d09b654c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 12 12:45:53 2022 +0530 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg: TME TPM log change

It was decided that this change requires additional changes
to OS to recognize the new event types, therefore, its
needs to be revereted until a later time.

Original commit date: Thu Jun 23 13:24:03 2022 -0700
Change-Id: I60bb092a39a74f75653499c2b67ab689c390eda3
Original commit hash: 8bb2bdad2f9dbd7bb10f1013aaf51bfb9789e210

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Tme/Dxe/TmeInitDxe.c

================================================================================ 
Commit: caeafaa39019655668ec3f8781b2770b6cecbd57 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 12 12:45:51 2022 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg / Me : Core Bios Default doens't match set up default.

restore the change of mMeIpBlocks

Original commit date: Tue May 24 13:36:44 2022 +0800
Change-Id: I7c39f1fa8dfac5d7292528f886599549f1b53b56
Original commit hash: 8c9fa565959fb25901e37e45027d00a869853036

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Me/Library/DxeMePolicyLib/DxeMePolicyLib.c
