#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Mon Sep  2 19:00:04 2024
# Process ID: 512116
# Current directory: /home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1
# Command line: vivado -log bd_0_hls_inst_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_hls_inst_0.tcl
# Log file: /home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.vds
# Journal file: /home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/vivado.jou
# Running On: prince-ThinkPad-E14-Gen-5, OS: Linux, CPU Frequency: 3700.000 MHz, CPU Physical cores: 14, Host memory: 16411 MB
#-----------------------------------------------------------
source bd_0_hls_inst_0.tcl -notrace
INFO: Dispatch client connection id - 44483
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_0_hls_inst_0
Command: synth_design -top bd_0_hls_inst_0 -part xczu3eg-sbva484-2-i -directive sdx_optimization_effort_high -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Device 21-403] Loading part xczu3eg-sbva484-2-i
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 512305
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2360.789 ; gain = 224.828 ; free physical = 487 ; free virtual = 7941
Synthesis current peak Physical Memory [PSS] (MB): peak = 1784.985; parent = 1581.091; children = 203.895
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3347.730; parent = 2371.699; children = 976.031
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'gesture_model' [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model.v:10]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_input_0_RAM_AUTO_1R1W' [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_input_0_RAM_AUTO_1R1W.v:8]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_input_0_RAM_AUTO_1R1W_memcore' [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_input_0_RAM_AUTO_1R1W_memcore.v:7]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_input_0_RAM_AUTO_1R1W_memcore' (0#1) [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_input_0_RAM_AUTO_1R1W_memcore.v:7]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_input_0_RAM_AUTO_1R1W' (0#1) [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_input_0_RAM_AUTO_1R1W.v:8]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_output_RAM_AUTO_1R1W' [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_output_RAM_AUTO_1R1W.v:8]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_output_RAM_AUTO_1R1W_memcore' [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_output_RAM_AUTO_1R1W_memcore.v:7]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_output_RAM_AUTO_1R1W_memcore' (0#1) [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_output_RAM_AUTO_1R1W_memcore.v:7]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_output_RAM_AUTO_1R1W' (0#1) [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_output_RAM_AUTO_1R1W.v:8]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_conv1d_out_0_RAM_AUTO_1R1W' [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_conv1d_out_0_RAM_AUTO_1R1W.v:8]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_conv1d_out_0_RAM_AUTO_1R1W_memcore' [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_conv1d_out_0_RAM_AUTO_1R1W_memcore.v:7]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_conv1d_out_0_RAM_AUTO_1R1W_memcore' (0#1) [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_conv1d_out_0_RAM_AUTO_1R1W_memcore.v:7]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_conv1d_out_0_RAM_AUTO_1R1W' (0#1) [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_conv1d_out_0_RAM_AUTO_1R1W.v:8]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_batch_norm_out_0_RAM_AUTO_1R1W' [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_batch_norm_out_0_RAM_AUTO_1R1W.v:8]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_batch_norm_out_0_RAM_AUTO_1R1W_memcore' [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_batch_norm_out_0_RAM_AUTO_1R1W_memcore.v:7]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_batch_norm_out_0_RAM_AUTO_1R1W_memcore' (0#1) [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_batch_norm_out_0_RAM_AUTO_1R1W_memcore.v:7]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_batch_norm_out_0_RAM_AUTO_1R1W' (0#1) [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_batch_norm_out_0_RAM_AUTO_1R1W.v:8]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_max_pool_out_0_RAM_AUTO_1R1W' [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_max_pool_out_0_RAM_AUTO_1R1W.v:8]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_max_pool_out_0_RAM_AUTO_1R1W_memcore' [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_max_pool_out_0_RAM_AUTO_1R1W_memcore.v:7]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_max_pool_out_0_RAM_AUTO_1R1W_memcore' (0#1) [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_max_pool_out_0_RAM_AUTO_1R1W_memcore.v:7]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_max_pool_out_0_RAM_AUTO_1R1W' (0#1) [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_max_pool_out_0_RAM_AUTO_1R1W.v:8]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_dense_out_0_RAM_AUTO_1R1W' [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_dense_out_0_RAM_AUTO_1R1W.v:8]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_dense_out_0_RAM_AUTO_1R1W_memcore' [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_dense_out_0_RAM_AUTO_1R1W_memcore.v:7]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_dense_out_0_RAM_AUTO_1R1W_memcore' (0#1) [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_dense_out_0_RAM_AUTO_1R1W_memcore.v:7]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_dense_out_0_RAM_AUTO_1R1W' (0#1) [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_dense_out_0_RAM_AUTO_1R1W.v:8]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_batch_norm_out_1_RAM_AUTO_1R1W' [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_batch_norm_out_1_RAM_AUTO_1R1W.v:8]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_batch_norm_out_1_RAM_AUTO_1R1W_memcore' [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_batch_norm_out_1_RAM_AUTO_1R1W_memcore.v:7]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_batch_norm_out_1_RAM_AUTO_1R1W_memcore' (0#1) [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_batch_norm_out_1_RAM_AUTO_1R1W_memcore.v:7]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_batch_norm_out_1_RAM_AUTO_1R1W' (0#1) [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_batch_norm_out_1_RAM_AUTO_1R1W.v:8]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_control_s_axi' [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_control_s_axi.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_control_s_axi.v:193]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_control_s_axi' (0#1) [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_control_s_axi.v:7]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_Loop_VITIS_LOOP_149_1_proc8' [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_Loop_VITIS_LOOP_149_1_proc8.v:10]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_flow_control_loop_pipe' [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_flow_control_loop_pipe.v:9]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_flow_control_loop_pipe' (0#1) [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_flow_control_loop_pipe.v:9]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_regslice_both' [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_regslice_both' (0#1) [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_regslice_both.v:9]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_regslice_both__parameterized0' [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_regslice_both__parameterized0' (0#1) [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_regslice_both.v:9]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_regslice_both__parameterized1' [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_regslice_both__parameterized1' (0#1) [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_Loop_VITIS_LOOP_149_1_proc8' (0#1) [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_Loop_VITIS_LOOP_149_1_proc8.v:10]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_conv1d_0' [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_conv1d_0.v:10]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_conv1d_0_conv1d_0_weights_0_0_ROM_AUTO_1R' [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_conv1d_0_conv1d_0_weights_0_0_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './gesture_model_conv1d_0_conv1d_0_weights_0_0_ROM_AUTO_1R.dat' is read successfully [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_conv1d_0_conv1d_0_weights_0_0_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_conv1d_0_conv1d_0_weights_0_0_ROM_AUTO_1R' (0#1) [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_conv1d_0_conv1d_0_weights_0_0_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_conv1d_0_conv1d_0_weights_1_0_ROM_AUTO_1R' [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_conv1d_0_conv1d_0_weights_1_0_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './gesture_model_conv1d_0_conv1d_0_weights_1_0_ROM_AUTO_1R.dat' is read successfully [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_conv1d_0_conv1d_0_weights_1_0_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_conv1d_0_conv1d_0_weights_1_0_ROM_AUTO_1R' (0#1) [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_conv1d_0_conv1d_0_weights_1_0_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_conv1d_0_conv1d_0_weights_2_0_ROM_AUTO_1R' [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_conv1d_0_conv1d_0_weights_2_0_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './gesture_model_conv1d_0_conv1d_0_weights_2_0_ROM_AUTO_1R.dat' is read successfully [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_conv1d_0_conv1d_0_weights_2_0_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_conv1d_0_conv1d_0_weights_2_0_ROM_AUTO_1R' (0#1) [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_conv1d_0_conv1d_0_weights_2_0_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_conv1d_0_conv1d_0_biases_ROM_AUTO_1R' [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_conv1d_0_conv1d_0_biases_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './gesture_model_conv1d_0_conv1d_0_biases_ROM_AUTO_1R.dat' is read successfully [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_conv1d_0_conv1d_0_biases_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_conv1d_0_conv1d_0_biases_ROM_AUTO_1R' (0#1) [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_conv1d_0_conv1d_0_biases_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_fadd_32ns_32ns_32_4_full_dsp_1' [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_fadd_32ns_32ns_32_4_full_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_fadd_32ns_32ns_32_4_full_dsp_1_ip' [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/ip/gesture_model_fadd_32ns_32ns_32_4_full_dsp_1_ip.v:53]
INFO: [Synth 8-6157] synthesizing module 'LUT1' [/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:78971]
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (0#1) [/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:78971]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_fadd_32ns_32ns_32_4_full_dsp_1_ip' (0#1) [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/ip/gesture_model_fadd_32ns_32ns_32_4_full_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_fadd_32ns_32ns_32_4_full_dsp_1' (0#1) [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_fadd_32ns_32ns_32_4_full_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_fmul_32ns_32ns_32_3_max_dsp_1' [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_fmul_32ns_32ns_32_3_max_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_fmul_32ns_32ns_32_3_max_dsp_1_ip' [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/ip/gesture_model_fmul_32ns_32ns_32_3_max_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_fmul_32ns_32ns_32_3_max_dsp_1_ip' (0#1) [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/ip/gesture_model_fmul_32ns_32ns_32_3_max_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_fmul_32ns_32ns_32_3_max_dsp_1' (0#1) [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_fmul_32ns_32ns_32_3_max_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_fcmp_32ns_32ns_1_2_no_dsp_1' [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_fcmp_32ns_32ns_1_2_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_fcmp_32ns_32ns_1_2_no_dsp_1_ip' [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/ip/gesture_model_fcmp_32ns_32ns_1_2_no_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_fcmp_32ns_32ns_1_2_no_dsp_1_ip' (0#1) [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/ip/gesture_model_fcmp_32ns_32ns_1_2_no_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_fcmp_32ns_32ns_1_2_no_dsp_1' (0#1) [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_fcmp_32ns_32ns_1_2_no_dsp_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_conv1d_0' (0#1) [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_conv1d_0.v:10]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_batch_normalization_0' [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_batch_normalization_0.v:10]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_batch_normalization_0_batch_norm_0_gamma_ROM_AUTO_1R' [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_batch_normalization_0_batch_norm_0_gamma_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './gesture_model_batch_normalization_0_batch_norm_0_gamma_ROM_AUTO_1R.dat' is read successfully [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_batch_normalization_0_batch_norm_0_gamma_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_batch_normalization_0_batch_norm_0_gamma_ROM_AUTO_1R' (0#1) [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_batch_normalization_0_batch_norm_0_gamma_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_batch_normalization_0_batch_norm_0_mean_ROM_AUTO_1R' [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_batch_normalization_0_batch_norm_0_mean_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './gesture_model_batch_normalization_0_batch_norm_0_mean_ROM_AUTO_1R.dat' is read successfully [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_batch_normalization_0_batch_norm_0_mean_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_batch_normalization_0_batch_norm_0_mean_ROM_AUTO_1R' (0#1) [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_batch_normalization_0_batch_norm_0_mean_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_batch_normalization_0_batch_norm_0_variance_ROM_AUTO_1R' [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_batch_normalization_0_batch_norm_0_variance_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './gesture_model_batch_normalization_0_batch_norm_0_variance_ROM_AUTO_1R.dat' is read successfully [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_batch_normalization_0_batch_norm_0_variance_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_batch_normalization_0_batch_norm_0_variance_ROM_AUTO_1R' (0#1) [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_batch_normalization_0_batch_norm_0_variance_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_batch_normalization_0_batch_norm_0_beta_ROM_AUTO_1R' [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_batch_normalization_0_batch_norm_0_beta_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './gesture_model_batch_normalization_0_batch_norm_0_beta_ROM_AUTO_1R.dat' is read successfully [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_batch_normalization_0_batch_norm_0_beta_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_batch_normalization_0_batch_norm_0_beta_ROM_AUTO_1R' (0#1) [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_batch_normalization_0_batch_norm_0_beta_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_fsub_32ns_32ns_32_4_full_dsp_1' [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_fsub_32ns_32ns_32_4_full_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_fsub_32ns_32ns_32_4_full_dsp_1_ip' [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/ip/gesture_model_fsub_32ns_32ns_32_4_full_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_fsub_32ns_32ns_32_4_full_dsp_1_ip' (0#1) [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/ip/gesture_model_fsub_32ns_32ns_32_4_full_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_fsub_32ns_32ns_32_4_full_dsp_1' (0#1) [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_fsub_32ns_32ns_32_4_full_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_fdiv_32ns_32ns_32_9_no_dsp_1' [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_fdiv_32ns_32ns_32_9_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_fdiv_32ns_32ns_32_9_no_dsp_1_ip' [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/ip/gesture_model_fdiv_32ns_32ns_32_9_no_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_fdiv_32ns_32ns_32_9_no_dsp_1_ip' (0#1) [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/ip/gesture_model_fdiv_32ns_32ns_32_9_no_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_fdiv_32ns_32ns_32_9_no_dsp_1' (0#1) [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_fdiv_32ns_32ns_32_9_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_fsqrt_32ns_32ns_32_8_no_dsp_1' [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_fsqrt_32ns_32ns_32_8_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_fsqrt_32ns_32ns_32_8_no_dsp_1_ip' [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/ip/gesture_model_fsqrt_32ns_32ns_32_8_no_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_fsqrt_32ns_32ns_32_8_no_dsp_1_ip' (0#1) [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/ip/gesture_model_fsqrt_32ns_32ns_32_8_no_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_fsqrt_32ns_32ns_32_8_no_dsp_1' (0#1) [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_fsqrt_32ns_32ns_32_8_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_flow_control_loop_delay_pipe' [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_flow_control_loop_delay_pipe.v:9]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_flow_control_loop_delay_pipe' (0#1) [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_flow_control_loop_delay_pipe.v:9]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_batch_normalization_0' (0#1) [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_batch_normalization_0.v:10]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_max_pooling1d_0' [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_max_pooling1d_0.v:10]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_max_pooling1d_0' (0#1) [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_max_pooling1d_0.v:10]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_Loop_VITIS_LOOP_77_1_proc' [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_Loop_VITIS_LOOP_77_1_proc.v:10]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_Loop_VITIS_LOOP_77_1_proc' (0#1) [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_Loop_VITIS_LOOP_77_1_proc.v:10]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_dense_0' [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_dense_0.v:10]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_dense_0_dense_0_biases_ROM_AUTO_1R' [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_dense_0_dense_0_biases_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './gesture_model_dense_0_dense_0_biases_ROM_AUTO_1R.dat' is read successfully [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_dense_0_dense_0_biases_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_dense_0_dense_0_biases_ROM_AUTO_1R' (0#1) [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_dense_0_dense_0_biases_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_dense_0_dense_0_weights_ROM_AUTO_1R' [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_dense_0_dense_0_weights_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './gesture_model_dense_0_dense_0_weights_ROM_AUTO_1R.dat' is read successfully [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_dense_0_dense_0_weights_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_dense_0_dense_0_weights_ROM_AUTO_1R' (0#1) [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_dense_0_dense_0_weights_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_dense_0' (0#1) [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_dense_0.v:10]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_batch_normalization_1' [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_batch_normalization_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_batch_normalization_1_batch_norm_1_gamma_ROM_AUTO_1R' [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_batch_normalization_1_batch_norm_1_gamma_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './gesture_model_batch_normalization_1_batch_norm_1_gamma_ROM_AUTO_1R.dat' is read successfully [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_batch_normalization_1_batch_norm_1_gamma_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_batch_normalization_1_batch_norm_1_gamma_ROM_AUTO_1R' (0#1) [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_batch_normalization_1_batch_norm_1_gamma_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_batch_normalization_1_batch_norm_1_mean_ROM_AUTO_1R' [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_batch_normalization_1_batch_norm_1_mean_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './gesture_model_batch_normalization_1_batch_norm_1_mean_ROM_AUTO_1R.dat' is read successfully [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_batch_normalization_1_batch_norm_1_mean_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_batch_normalization_1_batch_norm_1_mean_ROM_AUTO_1R' (0#1) [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_batch_normalization_1_batch_norm_1_mean_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_batch_normalization_1_batch_norm_1_variance_ROM_AUTO_1R' [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_batch_normalization_1_batch_norm_1_variance_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './gesture_model_batch_normalization_1_batch_norm_1_variance_ROM_AUTO_1R.dat' is read successfully [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_batch_normalization_1_batch_norm_1_variance_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_batch_normalization_1_batch_norm_1_variance_ROM_AUTO_1R' (0#1) [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_batch_normalization_1_batch_norm_1_variance_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_batch_normalization_1_batch_norm_1_beta_ROM_AUTO_1R' [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_batch_normalization_1_batch_norm_1_beta_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './gesture_model_batch_normalization_1_batch_norm_1_beta_ROM_AUTO_1R.dat' is read successfully [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_batch_normalization_1_batch_norm_1_beta_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_batch_normalization_1_batch_norm_1_beta_ROM_AUTO_1R' (0#1) [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_batch_normalization_1_batch_norm_1_beta_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_batch_normalization_1' (0#1) [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_batch_normalization_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_dense_1' [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_dense_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1' [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_0_ROM_AUTO_1R' [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_0_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_0_ROM_AUTO_1R.dat' is read successfully [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_0_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_0_ROM_AUTO_1R' (0#1) [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_0_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_1_ROM_AUTO_1R' [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_1_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_1_ROM_AUTO_1R.dat' is read successfully [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_1_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_1_ROM_AUTO_1R' (0#1) [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_1_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_2_ROM_AUTO_1R' [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_2_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_2_ROM_AUTO_1R.dat' is read successfully [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_2_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_2_ROM_AUTO_1R' (0#1) [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_2_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_3_ROM_AUTO_1R' [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_3_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_3_ROM_AUTO_1R.dat' is read successfully [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_3_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_3_ROM_AUTO_1R' (0#1) [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_3_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_4_ROM_AUTO_1R' [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_4_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_4_ROM_AUTO_1R.dat' is read successfully [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_4_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_4_ROM_AUTO_1R' (0#1) [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_4_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_5_ROM_AUTO_1R' [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_5_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_5_ROM_AUTO_1R.dat' is read successfully [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_5_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_5_ROM_AUTO_1R' (0#1) [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_5_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_6_ROM_AUTO_1R' [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_6_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_6_ROM_AUTO_1R.dat' is read successfully [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_6_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_6_ROM_AUTO_1R' (0#1) [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_6_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_7_ROM_AUTO_1R' [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_7_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_7_ROM_AUTO_1R.dat' is read successfully [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_7_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_7_ROM_AUTO_1R' (0#1) [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_7_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_8_ROM_AUTO_1R' [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_8_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_8_ROM_AUTO_1R.dat' is read successfully [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_8_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_8_ROM_AUTO_1R' (0#1) [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_8_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_9_ROM_AUTO_1R' [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_9_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_9_ROM_AUTO_1R.dat' is read successfully [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_9_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_9_ROM_AUTO_1R' (0#1) [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_9_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_10_ROM_AUTO_1R' [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_10_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_10_ROM_AUTO_1R.dat' is read successfully [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_10_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_10_ROM_AUTO_1R' (0#1) [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_10_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_11_ROM_AUTO_1R' [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_11_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_11_ROM_AUTO_1R.dat' is read successfully [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_11_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_11_ROM_AUTO_1R' (0#1) [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_11_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_12_ROM_AUTO_1R' [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_12_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_12_ROM_AUTO_1R.dat' is read successfully [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_12_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_12_ROM_AUTO_1R' (0#1) [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_12_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_13_ROM_AUTO_1R' [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_13_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_13_ROM_AUTO_1R.dat' is read successfully [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_13_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_13_ROM_AUTO_1R' (0#1) [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_13_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_14_ROM_AUTO_1R' [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_14_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_14_ROM_AUTO_1R.dat' is read successfully [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_14_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_14_ROM_AUTO_1R' (0#1) [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_14_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_15_ROM_AUTO_1R' [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_15_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_15_ROM_AUTO_1R.dat' is read successfully [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_15_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_15_ROM_AUTO_1R' (0#1) [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_15_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_biases_ROM_AUTO_1R' [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_biases_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_biases_ROM_AUTO_1R.dat' is read successfully [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_biases_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_biases_ROM_AUTO_1R' (0#1) [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_biases_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_flow_control_loop_pipe_sequential_init' [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_flow_control_loop_pipe_sequential_init.v:9]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_flow_control_loop_pipe_sequential_init' (0#1) [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_flow_control_loop_pipe_sequential_init.v:9]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1' (0#1) [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_dense_1_Pipeline_VITIS_LOOP_120_3' [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_dense_1_Pipeline_VITIS_LOOP_120_3.v:10]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_dense_1_Pipeline_VITIS_LOOP_120_3' (0#1) [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_dense_1_Pipeline_VITIS_LOOP_120_3.v:10]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_dense_1_Pipeline_VITIS_LOOP_124_4' [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_dense_1_Pipeline_VITIS_LOOP_124_4.v:10]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_dense_1_Pipeline_VITIS_LOOP_124_4' (0#1) [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_dense_1_Pipeline_VITIS_LOOP_124_4.v:10]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_fptrunc_64ns_32_2_no_dsp_1' [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_fptrunc_64ns_32_2_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_fptrunc_64ns_32_2_no_dsp_1_ip' [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/ip/gesture_model_fptrunc_64ns_32_2_no_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_fptrunc_64ns_32_2_no_dsp_1_ip' (0#1) [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/ip/gesture_model_fptrunc_64ns_32_2_no_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_fptrunc_64ns_32_2_no_dsp_1' (0#1) [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_fptrunc_64ns_32_2_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_fpext_32ns_64_2_no_dsp_1' [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_fpext_32ns_64_2_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_fpext_32ns_64_2_no_dsp_1_ip' [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/ip/gesture_model_fpext_32ns_64_2_no_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_fpext_32ns_64_2_no_dsp_1_ip' (0#1) [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/ip/gesture_model_fpext_32ns_64_2_no_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_fpext_32ns_64_2_no_dsp_1' (0#1) [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_fpext_32ns_64_2_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_dexp_64ns_64ns_64_13_full_dsp_1' [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip' [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/ip/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip.v:53]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip' (0#1) [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/ip/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_dexp_64ns_64ns_64_13_full_dsp_1' (0#1) [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_dense_1' (0#1) [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_dense_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_Loop_VITIS_LOOP_171_3_proc9' [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_Loop_VITIS_LOOP_171_3_proc9.v:10]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_Loop_VITIS_LOOP_171_3_proc9' (0#1) [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_Loop_VITIS_LOOP_171_3_proc9.v:10]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model' (0#1) [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model.v:10]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (0#1) [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_control_s_axi.v:250]
WARNING: [Synth 8-7129] Port ap_done_int in module gesture_model_flow_control_loop_pipe is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized171 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized171 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized171 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized171 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized171 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized202 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized202 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized202 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized236 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized236 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized236 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized180 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized180 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized180 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized180 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized180 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized125 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized125 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized125 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized125 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized125 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized31 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized31 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized31 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized31 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized31 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[0] in module compare_ne_im__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[0] in module compare_eq_im__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized98 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized98 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized98 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized98 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized98 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port B[15] in module carry_chain__parameterized48 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized45 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized45 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized45 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized45 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized45 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized33 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized33 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized33 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized33 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized33 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized70 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized70 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized70 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized70 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized70 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module dsp48e1_wrapper__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized73 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized73 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized73 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized73 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized73 is either unconnected or has no load
WARNING: [Synth 8-7129] Port NORMALIZE[1] in module flt_round_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port FIXED_POINT in module flt_round_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port FIX_MANT_SIGN in module flt_round_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port SIGN in module flt_round_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized53 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized53 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized53 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized53 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized53 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized234 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized234 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized234 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized234 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized234 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized232 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized232 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized232 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized232 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized232 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2635.016 ; gain = 499.055 ; free physical = 826 ; free virtual = 8066
Synthesis current peak Physical Memory [PSS] (MB): peak = 1978.700; parent = 1774.809; children = 203.895
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3611.051; parent = 2635.020; children = 976.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 2652.828 ; gain = 516.867 ; free physical = 795 ; free virtual = 8066
Synthesis current peak Physical Memory [PSS] (MB): peak = 1978.700; parent = 1774.809; children = 203.895
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3628.863; parent = 2652.832; children = 976.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 2652.828 ; gain = 516.867 ; free physical = 787 ; free virtual = 8067
Synthesis current peak Physical Memory [PSS] (MB): peak = 1978.700; parent = 1774.809; children = 203.895
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3628.863; parent = 2652.832; children = 976.031
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.81 ; elapsed = 00:00:00.81 . Memory (MB): peak = 2658.766 ; gain = 0.000 ; free physical = 701 ; free virtual = 7975
INFO: [Netlist 29-17] Analyzing 9210 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/gesture_model_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/gesture_model_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2945.328 ; gain = 0.000 ; free physical = 528 ; free virtual = 7734
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 429 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 126 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 15 instances
  FDE => FDRE: 288 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.51 . Memory (MB): peak = 2958.203 ; gain = 12.875 ; free physical = 599 ; free virtual = 7734
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:41 ; elapsed = 00:00:35 . Memory (MB): peak = 2958.203 ; gain = 822.242 ; free physical = 1075 ; free virtual = 8223
Synthesis current peak Physical Memory [PSS] (MB): peak = 2258.115; parent = 2054.221; children = 203.895
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3918.395; parent = 2942.363; children = 976.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu3eg-sbva484-2-i
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:41 ; elapsed = 00:00:35 . Memory (MB): peak = 2958.203 ; gain = 822.242 ; free physical = 1067 ; free virtual = 8223
Synthesis current peak Physical Memory [PSS] (MB): peak = 2258.115; parent = 2054.221; children = 203.895
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3918.395; parent = 2942.363; children = 976.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:41 ; elapsed = 00:00:35 . Memory (MB): peak = 2958.203 ; gain = 822.242 ; free physical = 1059 ; free virtual = 8223
Synthesis current peak Physical Memory [PSS] (MB): peak = 2258.115; parent = 2054.221; children = 203.895
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3918.395; parent = 2942.363; children = 976.031
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'gesture_model_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'gesture_model_control_s_axi'
WARNING: [Synth 8-3936] Found unconnected internal register 'j_cast_reg_447_pp0_iter7_reg_reg' and it is trimmed from '5' to '4' bits. [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_conv1d_0.v:590]
WARNING: [Synth 8-3936] Found unconnected internal register 'j_cast_reg_447_pp0_iter6_reg_reg' and it is trimmed from '5' to '4' bits. [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_conv1d_0.v:589]
WARNING: [Synth 8-3936] Found unconnected internal register 'j_cast_reg_447_pp0_iter5_reg_reg' and it is trimmed from '5' to '4' bits. [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_conv1d_0.v:588]
WARNING: [Synth 8-3936] Found unconnected internal register 'j_cast_reg_447_pp0_iter4_reg_reg' and it is trimmed from '5' to '4' bits. [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_conv1d_0.v:587]
WARNING: [Synth 8-3936] Found unconnected internal register 'j_cast_reg_447_pp0_iter3_reg_reg' and it is trimmed from '5' to '4' bits. [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_conv1d_0.v:586]
WARNING: [Synth 8-3936] Found unconnected internal register 'j_cast_reg_447_pp0_iter2_reg_reg' and it is trimmed from '5' to '4' bits. [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_conv1d_0.v:585]
WARNING: [Synth 8-3936] Found unconnected internal register 'j_cast_reg_447_pp0_iter1_reg_reg' and it is trimmed from '5' to '4' bits. [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_conv1d_0.v:584]
WARNING: [Synth 8-3936] Found unconnected internal register 'j_cast_reg_447_reg' and it is trimmed from '5' to '4' bits. [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_conv1d_0.v:565]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'j_cast_reg_322_pp0_iter19_reg_reg' and it is trimmed from '5' to '4' bits. [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_batch_normalization_0.v:869]
WARNING: [Synth 8-3936] Found unconnected internal register 'j_cast_reg_322_pp0_iter18_reg_reg' and it is trimmed from '5' to '4' bits. [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_batch_normalization_0.v:868]
WARNING: [Synth 8-3936] Found unconnected internal register 'j_cast_reg_322_pp0_iter17_reg_reg' and it is trimmed from '5' to '4' bits. [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_batch_normalization_0.v:867]
WARNING: [Synth 8-3936] Found unconnected internal register 'j_cast_reg_322_pp0_iter16_reg_reg' and it is trimmed from '5' to '4' bits. [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_batch_normalization_0.v:866]
WARNING: [Synth 8-3936] Found unconnected internal register 'j_cast_reg_322_pp0_iter15_reg_reg' and it is trimmed from '5' to '4' bits. [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_batch_normalization_0.v:865]
WARNING: [Synth 8-3936] Found unconnected internal register 'j_cast_reg_322_pp0_iter14_reg_reg' and it is trimmed from '5' to '4' bits. [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_batch_normalization_0.v:864]
WARNING: [Synth 8-3936] Found unconnected internal register 'j_cast_reg_322_pp0_iter13_reg_reg' and it is trimmed from '5' to '4' bits. [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_batch_normalization_0.v:863]
WARNING: [Synth 8-3936] Found unconnected internal register 'j_cast_reg_322_pp0_iter12_reg_reg' and it is trimmed from '5' to '4' bits. [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_batch_normalization_0.v:862]
WARNING: [Synth 8-3936] Found unconnected internal register 'j_cast_reg_322_pp0_iter11_reg_reg' and it is trimmed from '5' to '4' bits. [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_batch_normalization_0.v:861]
WARNING: [Synth 8-3936] Found unconnected internal register 'j_cast_reg_322_pp0_iter10_reg_reg' and it is trimmed from '5' to '4' bits. [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_batch_normalization_0.v:860]
WARNING: [Synth 8-3936] Found unconnected internal register 'j_cast_reg_322_pp0_iter9_reg_reg' and it is trimmed from '5' to '4' bits. [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_batch_normalization_0.v:860]
WARNING: [Synth 8-3936] Found unconnected internal register 'j_cast_reg_322_pp0_iter8_reg_reg' and it is trimmed from '5' to '4' bits. [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_batch_normalization_0.v:876]
WARNING: [Synth 8-3936] Found unconnected internal register 'j_cast_reg_322_pp0_iter7_reg_reg' and it is trimmed from '5' to '4' bits. [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_batch_normalization_0.v:875]
WARNING: [Synth 8-3936] Found unconnected internal register 'j_cast_reg_322_pp0_iter6_reg_reg' and it is trimmed from '5' to '4' bits. [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_batch_normalization_0.v:874]
WARNING: [Synth 8-3936] Found unconnected internal register 'j_cast_reg_322_pp0_iter5_reg_reg' and it is trimmed from '5' to '4' bits. [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_batch_normalization_0.v:873]
WARNING: [Synth 8-3936] Found unconnected internal register 'j_cast_reg_322_pp0_iter4_reg_reg' and it is trimmed from '5' to '4' bits. [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_batch_normalization_0.v:872]
WARNING: [Synth 8-3936] Found unconnected internal register 'j_cast_reg_322_pp0_iter3_reg_reg' and it is trimmed from '5' to '4' bits. [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_batch_normalization_0.v:871]
WARNING: [Synth 8-3936] Found unconnected internal register 'j_cast_reg_322_pp0_iter2_reg_reg' and it is trimmed from '5' to '4' bits. [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_batch_normalization_0.v:870]
WARNING: [Synth 8-3936] Found unconnected internal register 'j_cast_reg_322_pp0_iter1_reg_reg' and it is trimmed from '5' to '4' bits. [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_batch_normalization_0.v:919]
WARNING: [Synth 8-3936] Found unconnected internal register 'j_cast_reg_322_reg' and it is trimmed from '5' to '4' bits. [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_batch_normalization_0.v:927]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln88_reg_412_pp0_iter3_reg_reg' and it is trimmed from '5' to '4' bits. [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_dense_0.v:397]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln88_reg_412_reg' and it is trimmed from '5' to '4' bits. [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_dense_0.v:396]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln88_2_reg_373_pp0_iter1_reg_reg' and it is trimmed from '5' to '4' bits. [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_dense_0.v:395]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln88_2_reg_373_reg' and it is trimmed from '5' to '4' bits. [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_dense_0.v:405]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'i_cast_reg_196_pp0_iter27_reg_reg' and it is trimmed from '5' to '4' bits. [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_batch_normalization_1.v:778]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_cast_reg_196_pp0_iter26_reg_reg' and it is trimmed from '5' to '4' bits. [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_batch_normalization_1.v:777]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_cast_reg_196_pp0_iter25_reg_reg' and it is trimmed from '5' to '4' bits. [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_batch_normalization_1.v:776]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_cast_reg_196_pp0_iter24_reg_reg' and it is trimmed from '5' to '4' bits. [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_batch_normalization_1.v:775]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_cast_reg_196_pp0_iter23_reg_reg' and it is trimmed from '5' to '4' bits. [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_batch_normalization_1.v:774]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_cast_reg_196_pp0_iter22_reg_reg' and it is trimmed from '5' to '4' bits. [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_batch_normalization_1.v:773]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_cast_reg_196_pp0_iter21_reg_reg' and it is trimmed from '5' to '4' bits. [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_batch_normalization_1.v:772]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_cast_reg_196_pp0_iter20_reg_reg' and it is trimmed from '5' to '4' bits. [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_batch_normalization_1.v:771]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_cast_reg_196_pp0_iter19_reg_reg' and it is trimmed from '5' to '4' bits. [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_batch_normalization_1.v:770]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_cast_reg_196_pp0_iter18_reg_reg' and it is trimmed from '5' to '4' bits. [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_batch_normalization_1.v:769]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_cast_reg_196_pp0_iter17_reg_reg' and it is trimmed from '5' to '4' bits. [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_batch_normalization_1.v:768]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_cast_reg_196_pp0_iter16_reg_reg' and it is trimmed from '5' to '4' bits. [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_batch_normalization_1.v:767]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_cast_reg_196_pp0_iter15_reg_reg' and it is trimmed from '5' to '4' bits. [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_batch_normalization_1.v:766]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_cast_reg_196_pp0_iter14_reg_reg' and it is trimmed from '5' to '4' bits. [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_batch_normalization_1.v:765]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_cast_reg_196_pp0_iter13_reg_reg' and it is trimmed from '5' to '4' bits. [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_batch_normalization_1.v:764]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_cast_reg_196_pp0_iter12_reg_reg' and it is trimmed from '5' to '4' bits. [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_batch_normalization_1.v:763]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_cast_reg_196_pp0_iter11_reg_reg' and it is trimmed from '5' to '4' bits. [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_batch_normalization_1.v:762]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_cast_reg_196_pp0_iter10_reg_reg' and it is trimmed from '5' to '4' bits. [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_batch_normalization_1.v:761]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_cast_reg_196_pp0_iter9_reg_reg' and it is trimmed from '5' to '4' bits. [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_batch_normalization_1.v:761]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_cast_reg_196_pp0_iter8_reg_reg' and it is trimmed from '5' to '4' bits. [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_batch_normalization_1.v:785]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_cast_reg_196_pp0_iter7_reg_reg' and it is trimmed from '5' to '4' bits. [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_batch_normalization_1.v:784]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_cast_reg_196_pp0_iter6_reg_reg' and it is trimmed from '5' to '4' bits. [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_batch_normalization_1.v:783]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_cast_reg_196_pp0_iter5_reg_reg' and it is trimmed from '5' to '4' bits. [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_batch_normalization_1.v:782]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_cast_reg_196_pp0_iter4_reg_reg' and it is trimmed from '5' to '4' bits. [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_batch_normalization_1.v:781]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_cast_reg_196_pp0_iter3_reg_reg' and it is trimmed from '5' to '4' bits. [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_batch_normalization_1.v:780]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_cast_reg_196_pp0_iter2_reg_reg' and it is trimmed from '5' to '4' bits. [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_batch_normalization_1.v:779]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_cast_reg_196_pp0_iter1_reg_reg' and it is trimmed from '5' to '4' bits. [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_batch_normalization_1.v:798]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_cast_reg_196_reg' and it is trimmed from '5' to '4' bits. [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/8cfe/hdl/verilog/gesture_model_batch_normalization_1.v:804]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-6904] The RAM "gesture_model_input_0_RAM_AUTO_1R1W_memcore:/ram_reg" of size (depth=120 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "gesture_model_output_RAM_AUTO_1R1W_memcore:/ram_reg" of size (depth=20 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "gesture_model_conv1d_out_0_RAM_AUTO_1R1W_memcore:/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "gesture_model_conv1d_out_0_RAM_AUTO_1R1W_memcore:/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 5 for RAM "gesture_model_conv1d_out_0_RAM_AUTO_1R1W_memcore:/ram_reg"
INFO: [Synth 8-3971] The signal "gesture_model_conv1d_out_0_RAM_AUTO_1R1W_memcore:/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "gesture_model_batch_norm_out_0_RAM_AUTO_1R1W_memcore:/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 14 for RAM "gesture_model_batch_norm_out_0_RAM_AUTO_1R1W_memcore:/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "gesture_model_max_pool_out_0_RAM_AUTO_1R1W_memcore:/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 14 for RAM "gesture_model_max_pool_out_0_RAM_AUTO_1R1W_memcore:/ram_reg"
INFO: [Synth 8-3971] The signal "gesture_model_max_pool_out_0_RAM_AUTO_1R1W_memcore:/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "gesture_model_dense_out_0_RAM_AUTO_1R1W_memcore:/ram_reg"
INFO: [Synth 8-3971] The signal "gesture_model_dense_out_0_RAM_AUTO_1R1W_memcore:/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-6904] The RAM "gesture_model_batch_norm_out_1_RAM_AUTO_1R1W_memcore:/ram_reg" of size (depth=16 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'gesture_model_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'gesture_model_control_s_axi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:45 ; elapsed = 00:00:40 . Memory (MB): peak = 2958.203 ; gain = 822.242 ; free physical = 1099 ; free virtual = 8282
Synthesis current peak Physical Memory [PSS] (MB): peak = 2258.115; parent = 2054.221; children = 203.895
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3918.395; parent = 2942.363; children = 976.031
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'flt_add_dsp:/DSP48E1_BODY.ALIGN_ADD/SUB_DELAY' (delay__parameterized0) to 'flt_add_dsp:/DSP48E1_BODY.ALIGN_ADD/SUB_ADD_IP_DELAY'
INFO: [Synth 8-223] decloning instance 'gesture_model_fadd_32ns_32ns_32_4_full_dsp_1:/gesture_model_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'gesture_model_fadd_32ns_32ns_32_4_full_dsp_1:/gesture_model_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'gesture_model_fadd_32ns_32ns_32_4_full_dsp_1:/gesture_model_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'gesture_model_fadd_32ns_32ns_32_4_full_dsp_1:/gesture_model_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'gesture_model_fmul_32ns_32ns_32_3_max_dsp_1:/gesture_model_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'gesture_model_fmul_32ns_32ns_32_3_max_dsp_1:/gesture_model_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'gesture_model_fmul_32ns_32ns_32_3_max_dsp_1:/gesture_model_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'gesture_model_fmul_32ns_32ns_32_3_max_dsp_1:/gesture_model_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'gesture_model_fcmp_32ns_32ns_1_2_no_dsp_1:/gesture_model_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'gesture_model_fcmp_32ns_32ns_1_2_no_dsp_1:/gesture_model_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'gesture_model_fcmp_32ns_32ns_1_2_no_dsp_1:/gesture_model_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'gesture_model_fcmp_32ns_32ns_1_2_no_dsp_1:/gesture_model_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'gesture_model_fcmp_32ns_32ns_1_2_no_dsp_1:/gesture_model_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'gesture_model_fcmp_32ns_32ns_1_2_no_dsp_1:/gesture_model_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'gesture_model_fcmp_32ns_32ns_1_2_no_dsp_1:/gesture_model_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'gesture_model_fcmp_32ns_32ns_1_2_no_dsp_1:/gesture_model_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'gesture_model_fsub_32ns_32ns_32_4_full_dsp_1:/gesture_model_fsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'gesture_model_fsub_32ns_32ns_32_4_full_dsp_1:/gesture_model_fsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'gesture_model_fsub_32ns_32ns_32_4_full_dsp_1:/gesture_model_fsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'gesture_model_fsub_32ns_32ns_32_4_full_dsp_1:/gesture_model_fsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'gesture_model_fdiv_32ns_32ns_32_9_no_dsp_1:/gesture_model_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized0) to 'gesture_model_fdiv_32ns_32ns_32_9_no_dsp_1:/gesture_model_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'gesture_model_fdiv_32ns_32ns_32_9_no_dsp_1:/gesture_model_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized0) to 'gesture_model_fdiv_32ns_32ns_32_9_no_dsp_1:/gesture_model_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'gesture_model_fdiv_32ns_32ns_32_9_no_dsp_1:/gesture_model_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized28) to 'gesture_model_fdiv_32ns_32ns_32_9_no_dsp_1:/gesture_model_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'gesture_model_fdiv_32ns_32ns_32_9_no_dsp_1:/gesture_model_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized28) to 'gesture_model_fdiv_32ns_32ns_32_9_no_dsp_1:/gesture_model_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'gesture_model_fdiv_32ns_32ns_32_9_no_dsp_1:/gesture_model_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW' (delay__parameterized0) to 'gesture_model_fdiv_32ns_32ns_32_9_no_dsp_1:/gesture_model_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'gesture_model_fsqrt_32ns_32ns_32_8_no_dsp_1:/gesture_model_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized0) to 'gesture_model_fsqrt_32ns_32ns_32_8_no_dsp_1:/gesture_model_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'gesture_model_fsqrt_32ns_32ns_32_8_no_dsp_1:/gesture_model_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXP_INC_DELAY' (delay__parameterized0) to 'gesture_model_fsqrt_32ns_32ns_32_8_no_dsp_1:/gesture_model_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'gesture_model_fsqrt_32ns_32ns_32_8_no_dsp_1:/gesture_model_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized28) to 'gesture_model_fsqrt_32ns_32ns_32_8_no_dsp_1:/gesture_model_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'gesture_model_fsqrt_32ns_32ns_32_8_no_dsp_1:/gesture_model_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized28) to 'gesture_model_fsqrt_32ns_32ns_32_8_no_dsp_1:/gesture_model_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'gesture_model_fsqrt_32ns_32ns_32_8_no_dsp_1:/gesture_model_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'gesture_model_fsqrt_32ns_32ns_32_8_no_dsp_1:/gesture_model_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'gesture_model_fsqrt_32ns_32ns_32_8_no_dsp_1:/gesture_model_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'gesture_model_fsqrt_32ns_32ns_32_8_no_dsp_1:/gesture_model_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'gesture_model_fsqrt_32ns_32ns_32_8_no_dsp_1:/gesture_model_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'gesture_model_fsqrt_32ns_32ns_32_8_no_dsp_1:/gesture_model_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'gesture_model_fsqrt_32ns_32ns_32_8_no_dsp_1:/gesture_model_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'gesture_model_fsqrt_32ns_32ns_32_8_no_dsp_1:/gesture_model_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/dense_1_U0/fptrunc_64ns_32_2_no_dsp_1_U143/gesture_model_fptrunc_64ns_32_2_no_dsp_1_ip_u/inst/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized0) to 'inst/dense_1_U0/fptrunc_64ns_32_2_no_dsp_1_U143/gesture_model_fptrunc_64ns_32_2_no_dsp_1_ip_u/inst/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'inst/dense_1_U0/fptrunc_64ns_32_2_no_dsp_1_U143/gesture_model_fptrunc_64ns_32_2_no_dsp_1_ip_u/inst/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/EXP_INC_DELAY' (delay__parameterized0) to 'inst/dense_1_U0/fptrunc_64ns_32_2_no_dsp_1_U143/gesture_model_fptrunc_64ns_32_2_no_dsp_1_ip_u/inst/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/dense_1_U0/fptrunc_64ns_32_2_no_dsp_1_U143/gesture_model_fptrunc_64ns_32_2_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'inst/dense_1_U0/fptrunc_64ns_32_2_no_dsp_1_U143/gesture_model_fptrunc_64ns_32_2_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'inst/dense_1_U0/fptrunc_64ns_32_2_no_dsp_1_U143/gesture_model_fptrunc_64ns_32_2_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'inst/dense_1_U0/fptrunc_64ns_32_2_no_dsp_1_U143/gesture_model_fptrunc_64ns_32_2_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/dense_1_U0/fptrunc_64ns_32_2_no_dsp_1_U143/gesture_model_fptrunc_64ns_32_2_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'inst/dense_1_U0/fptrunc_64ns_32_2_no_dsp_1_U143/gesture_model_fptrunc_64ns_32_2_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/dense_1_U0/fpext_32ns_64_2_no_dsp_1_U144/gesture_model_fpext_32ns_64_2_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'inst/dense_1_U0/fpext_32ns_64_2_no_dsp_1_U144/gesture_model_fpext_32ns_64_2_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'inst/dense_1_U0/fpext_32ns_64_2_no_dsp_1_U144/gesture_model_fpext_32ns_64_2_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'inst/dense_1_U0/fpext_32ns_64_2_no_dsp_1_U144/gesture_model_fpext_32ns_64_2_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/dense_1_U0/fpext_32ns_64_2_no_dsp_1_U144/gesture_model_fpext_32ns_64_2_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'inst/dense_1_U0/fpext_32ns_64_2_no_dsp_1_U144/gesture_model_fpext_32ns_64_2_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U145/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_sign_delay' (delay__parameterized0) to 'inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U145/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_sign_delay'
INFO: [Synth 8-223] decloning instance 'inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U145/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_sign_delay' (delay__parameterized0) to 'inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U145/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[2].i_sign_delay'
INFO: [Synth 8-223] decloning instance 'inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U145/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/EXTRA_LSB_BIT_DEL' (delay__parameterized0) to 'inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U145/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U145/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/EXP_INC_DELAY' (delay__parameterized0) to 'inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U145/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U145/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized28) to 'inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U145/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U145/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized28) to 'inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U145/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U145/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U145/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U145/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U145/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U145/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U145/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 360 (col length:72)
BRAMs: 432 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-6904] The RAM "inst/i_3_0/input_0_U/gen_buffer[1].gesture_model_input_0_RAM_AUTO_1R1W_memcore_U/ram_reg" of size (depth=120 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/i_3_0/input_0_U/gen_buffer[0].gesture_model_input_0_RAM_AUTO_1R1W_memcore_U/ram_reg" of size (depth=120 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/i_3_0/output_U/gen_buffer[1].gesture_model_output_RAM_AUTO_1R1W_memcore_U/ram_reg" of size (depth=20 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/i_3_0/output_U/gen_buffer[0].gesture_model_output_RAM_AUTO_1R1W_memcore_U/ram_reg" of size (depth=20 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/i_3_0/batch_norm_out_1_U/gen_buffer[1].gesture_model_batch_norm_out_1_RAM_AUTO_1R1W_memcore_U/ram_reg" of size (depth=16 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/i_3_0/batch_norm_out_1_U/gen_buffer[0].gesture_model_batch_norm_out_1_RAM_AUTO_1R1W_memcore_U/ram_reg" of size (depth=16 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/i_3_0/input_0_U/gen_buffer[1].gesture_model_input_0_RAM_AUTO_1R1W_memcore_U/ram_reg" of size (depth=120 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/i_3_0/input_0_U/gen_buffer[0].gesture_model_input_0_RAM_AUTO_1R1W_memcore_U/ram_reg" of size (depth=120 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/i_3_0/output_U/gen_buffer[1].gesture_model_output_RAM_AUTO_1R1W_memcore_U/ram_reg" of size (depth=20 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/i_3_0/output_U/gen_buffer[0].gesture_model_output_RAM_AUTO_1R1W_memcore_U/ram_reg" of size (depth=20 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
WARNING: [Synth 8-6014] Unused sequential element gesture_model_conv1d_out_0_RAM_AUTO_1R1W_memcore_U/ram_reg was removed. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "inst/i_3_0/conv1d_out_0_U/gesture_model_conv1d_out_0_RAM_AUTO_1R1W_memcore_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "inst/i_3_0/conv1d_out_0_U/gesture_model_conv1d_out_0_RAM_AUTO_1R1W_memcore_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 5 for RAM "inst/i_3_0/conv1d_out_0_U/gesture_model_conv1d_out_0_RAM_AUTO_1R1W_memcore_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "inst/i_3_0/batch_norm_out_0_U/gen_buffer[0].gesture_model_batch_norm_out_0_RAM_AUTO_1R1W_memcore_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 14 for RAM "inst/i_3_0/batch_norm_out_0_U/gen_buffer[0].gesture_model_batch_norm_out_0_RAM_AUTO_1R1W_memcore_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "inst/i_3_0/batch_norm_out_0_U/gen_buffer[1].gesture_model_batch_norm_out_0_RAM_AUTO_1R1W_memcore_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 14 for RAM "inst/i_3_0/batch_norm_out_0_U/gen_buffer[1].gesture_model_batch_norm_out_0_RAM_AUTO_1R1W_memcore_U/ram_reg"
WARNING: [Synth 8-6014] Unused sequential element gesture_model_max_pool_out_0_RAM_AUTO_1R1W_memcore_U/ram_reg was removed. 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "inst/i_3_0/max_pool_out_0_U/gesture_model_max_pool_out_0_RAM_AUTO_1R1W_memcore_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 14 for RAM "inst/i_3_0/max_pool_out_0_U/gesture_model_max_pool_out_0_RAM_AUTO_1R1W_memcore_U/ram_reg"
WARNING: [Synth 8-6014] Unused sequential element gesture_model_max_pool_out_0_RAM_AUTO_1R1W_memcore_U/ram_reg was removed. 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "inst/i_3_0/flatten_out_0_U/gesture_model_max_pool_out_0_RAM_AUTO_1R1W_memcore_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 14 for RAM "inst/i_3_0/flatten_out_0_U/gesture_model_max_pool_out_0_RAM_AUTO_1R1W_memcore_U/ram_reg"
WARNING: [Synth 8-6014] Unused sequential element gesture_model_dense_out_0_RAM_AUTO_1R1W_memcore_U/ram_reg was removed. 
INFO: [Synth 8-6904] The RAM "inst/i_3_0/dense_out_0_U/gesture_model_dense_out_0_RAM_AUTO_1R1W_memcore_U/ram_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/i_3_0/batch_norm_out_1_U/gen_buffer[1].gesture_model_batch_norm_out_1_RAM_AUTO_1R1W_memcore_U/ram_reg" of size (depth=16 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/i_3_0/batch_norm_out_1_U/gen_buffer[0].gesture_model_batch_norm_out_1_RAM_AUTO_1R1W_memcore_U/ram_reg" of size (depth=16 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_15_viv__1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_15_viv__1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_15_viv__2.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_15_viv__2.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_15_viv__3.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_15_viv__3.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_15_viv__4.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_15_viv__4.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_15_viv__5.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_15_viv__5.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_15_viv__6.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_15_viv__6.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_15_viv__7.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_15_viv__7.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_15_viv__8.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_15_viv__8.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_15_viv__9.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_15_viv__9.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_15_viv__10.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_15_viv__10.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_15_viv__11.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_15_viv__11.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_15_viv__12.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_15_viv__12.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_15_viv__13.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_15_viv__13.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_15_viv__14.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_15_viv__14.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_15_viv__15.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_15_viv__15.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_15_viv__16.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_15_viv__16.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_15_viv__17.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_15_viv__17.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_wstate_reg[0]) is unused and will be removed from module gesture_model_control_s_axi.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_rstate_reg[0]) is unused and will be removed from module gesture_model_control_s_axi.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_15_viv__21.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_15_viv__21.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_15_viv__22.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_15_viv__22.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_15_viv__19.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_15_viv__19.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_15_viv__parameterized5__1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_15_viv__parameterized5__1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_15_viv__20.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_15_viv__20.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_15_viv__18.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_15_viv__18.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_15_viv__23.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_15_viv__23.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_15_viv__parameterized5.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_15_viv__parameterized5.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_15_viv.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_15_viv.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:39 ; elapsed = 00:01:37 . Memory (MB): peak = 2958.203 ; gain = 822.242 ; free physical = 900 ; free virtual = 8289
Synthesis current peak Physical Memory [PSS] (MB): peak = 2258.115; parent = 2054.221; children = 203.895
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3918.395; parent = 2942.363; children = 976.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:47 ; elapsed = 00:01:46 . Memory (MB): peak = 3190.719 ; gain = 1054.758 ; free physical = 265 ; free virtual = 7736
Synthesis current peak Physical Memory [PSS] (MB): peak = 2546.661; parent = 2342.793; children = 203.895
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4166.754; parent = 3190.723; children = 976.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:56 ; elapsed = 00:01:56 . Memory (MB): peak = 3283.789 ; gain = 1147.828 ; free physical = 363 ; free virtual = 7525
Synthesis current peak Physical Memory [PSS] (MB): peak = 2610.500; parent = 2406.633; children = 203.895
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4259.824; parent = 3283.793; children = 976.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/batch_norm_out_0_U/gen_buffer[0].gesture_model_batch_norm_out_0_RAM_AUTO_1R1W_memcore_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/batch_norm_out_0_U/gen_buffer[0].gesture_model_batch_norm_out_0_RAM_AUTO_1R1W_memcore_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/batch_norm_out_0_U/gen_buffer[0].gesture_model_batch_norm_out_0_RAM_AUTO_1R1W_memcore_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/batch_norm_out_0_U/gen_buffer[0].gesture_model_batch_norm_out_0_RAM_AUTO_1R1W_memcore_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/batch_norm_out_0_U/gen_buffer[1].gesture_model_batch_norm_out_0_RAM_AUTO_1R1W_memcore_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/batch_norm_out_0_U/gen_buffer[1].gesture_model_batch_norm_out_0_RAM_AUTO_1R1W_memcore_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/batch_norm_out_0_U/gen_buffer[1].gesture_model_batch_norm_out_0_RAM_AUTO_1R1W_memcore_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/batch_norm_out_0_U/gen_buffer[1].gesture_model_batch_norm_out_0_RAM_AUTO_1R1W_memcore_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/max_pool_out_0_U/gesture_model_max_pool_out_0_RAM_AUTO_1R1W_memcore_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/max_pool_out_0_U/gesture_model_max_pool_out_0_RAM_AUTO_1R1W_memcore_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:05 ; elapsed = 00:02:06 . Memory (MB): peak = 3299.805 ; gain = 1163.844 ; free physical = 388 ; free virtual = 7513
Synthesis current peak Physical Memory [PSS] (MB): peak = 2635.047; parent = 2431.180; children = 203.895
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4275.840; parent = 3299.809; children = 976.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:08 ; elapsed = 00:02:09 . Memory (MB): peak = 3309.766 ; gain = 1173.805 ; free physical = 256 ; free virtual = 7473
Synthesis current peak Physical Memory [PSS] (MB): peak = 2636.938; parent = 2433.070; children = 203.895
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4285.801; parent = 3309.770; children = 976.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:09 ; elapsed = 00:02:10 . Memory (MB): peak = 3309.766 ; gain = 1173.805 ; free physical = 240 ; free virtual = 7473
Synthesis current peak Physical Memory [PSS] (MB): peak = 2636.938; parent = 2433.070; children = 203.895
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4285.801; parent = 3309.770; children = 976.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:11 ; elapsed = 00:02:12 . Memory (MB): peak = 3309.766 ; gain = 1173.805 ; free physical = 396 ; free virtual = 7489
Synthesis current peak Physical Memory [PSS] (MB): peak = 2652.566; parent = 2448.699; children = 203.895
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4285.801; parent = 3309.770; children = 976.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:11 ; elapsed = 00:02:12 . Memory (MB): peak = 3309.766 ; gain = 1173.805 ; free physical = 340 ; free virtual = 7483
Synthesis current peak Physical Memory [PSS] (MB): peak = 2652.629; parent = 2448.762; children = 203.895
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4285.801; parent = 3309.770; children = 976.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:12 ; elapsed = 00:02:13 . Memory (MB): peak = 3309.766 ; gain = 1173.805 ; free physical = 339 ; free virtual = 7511
Synthesis current peak Physical Memory [PSS] (MB): peak = 2654.340; parent = 2450.473; children = 203.895
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4285.801; parent = 3309.770; children = 976.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:12 ; elapsed = 00:02:13 . Memory (MB): peak = 3309.766 ; gain = 1173.805 ; free physical = 314 ; free virtual = 7516
Synthesis current peak Physical Memory [PSS] (MB): peak = 2654.340; parent = 2450.473; children = 203.895
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4285.801; parent = 3309.770; children = 976.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+-------------------------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                          | DSP Mapping      | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------------------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|dsp48e1_wrapper_2512                 | Dynamic          | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 0    | 
|dsp48e1_wrapper__parameterized0_2468 | C+A*B            | 24     | 16     | 35     | -      | 35     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_2452                 | Dynamic          | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 0    | 
|dsp48e1_wrapper__parameterized0_2402 | C+A*B            | 24     | 16     | 35     | -      | 35     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_2281 | A*B              | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized2_2282 | PCIN>>17+A*B     | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized3_2279 | PCIN+A:B+C       | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_2172                 | Dynamic          | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 0    | 
|dsp48e1_wrapper__parameterized0_2124 | C+A*B            | 24     | 16     | 35     | -      | 35     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_2101                 | Dynamic          | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 0    | 
|dsp48e1_wrapper__parameterized0_2057 | C+A*B            | 24     | 16     | 35     | -      | 35     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_2041                 | Dynamic          | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 0    | 
|dsp48e1_wrapper__parameterized0_1991 | C+A*B            | 24     | 16     | 35     | -      | 35     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_1867 | A*B              | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized2_1868 | PCIN>>17+A*B     | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized3_1865 | PCIN+A:B+C       | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_1841                 | Dynamic          | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 0    | 
|dsp48e1_wrapper__parameterized0_1793 | C+A*B            | 24     | 16     | 35     | -      | 35     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_1774                 | Dynamic          | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 0    | 
|dsp48e1_wrapper__parameterized0_1724 | C+A*B            | 24     | 16     | 35     | -      | 35     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_1707                 | Dynamic          | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 0    | 
|dsp48e1_wrapper__parameterized0_1657 | C+A*B            | 24     | 16     | 35     | -      | 35     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_1626 | A*B              | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized2_1627 | PCIN>>17+A*B     | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized3_1624 | PCIN+A:B+C       | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_1610 | A*B              | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized2_1611 | PCIN>>17+A*B     | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized3_1608 | PCIN+A:B+C       | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_1588                 | Dynamic          | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 0    | 
|dsp48e1_wrapper__parameterized0_1538 | C+A*B            | 24     | 16     | 35     | -      | 35     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_1504 | A*B              | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized2_1505 | PCIN>>17+A*B     | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized3_1502 | PCIN+A:B+C       | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp                                  | C+A'*B'          | 25     | 13     | 46     | -      | 17     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|dsp                                  | PCIN>>17+A*B'    | 0      | 5      | -      | -      | 45     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|dsp__parameterized0                  | C+A'*B'          | 17     | 17     | 46     | -      | 17     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|dsp__parameterized0                  | PCIN>>17+A*B'    | 0      | 12     | -      | -      | 0      | 0    | 1    | -    | -    | -     | 0    | 0    | 
|dsp__parameterized0                  | PCIN+A'*B'       | 27     | 17     | -      | -      | 17     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dsp__parameterized0                  | (PCIN>>17+A*B')' | 0      | 12     | -      | -      | 45     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|dsp__parameterized1                  | C'+(A*B)'        | 17     | 17     | 0      | -      | 17     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|dsp__parameterized1                  | PCIN>>17+A'*B'   | 0      | 17     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dsp__parameterized1                  | PCIN+(A'*B')'    | 17     | 14     | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|dsp__parameterized1                  | PCIN+A'*B'       | 17     | 17     | -      | -      | 17     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dsp__parameterized1                  | (PCIN+A'*B')'    | 17     | 17     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 1    | 
|dsp__parameterized1                  | PCIN>>17+A''*B'  | 17     | 0      | -      | -      | 0      | 2    | 1    | -    | -    | -     | 0    | 0    | 
|dsp__parameterized1                  | PCIN>>17+A'*B    | 14     | 0      | -      | -      | 0      | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dsp__parameterized1                  | PCIN+A''*B''     | 14     | 17     | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|dsp__parameterized1                  | PCIN>>17+A*B''   | 0      | 14     | -      | -      | 45     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized4_1485 | C+A:B            | 29     | 18     | 38     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized6_1483 | Dynamic          | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized6_1484 | Dynamic          | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized7_1479 | Dynamic          | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized6_1480 | Dynamic          | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized7      | Dynamic          | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized6      | Dynamic          | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized4_1477 | C+A:B            | 0      | 6      | 0      | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized4      | C+A:B            | 0      | 11     | 48     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized5      | (C+A:B)'         | 30     | 18     | 48     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized8      | Dynamic          | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_1449                 | Dynamic          | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 0    | 
|dsp48e1_wrapper__parameterized0_1403 | C+A*B            | 24     | 16     | 35     | -      | 35     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_1383                 | Dynamic          | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 0    | 
|dsp48e1_wrapper__parameterized0_1333 | C+A*B            | 24     | 16     | 35     | -      | 35     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_1316                 | Dynamic          | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 0    | 
|dsp48e1_wrapper__parameterized0_1266 | C+A*B            | 24     | 16     | 35     | -      | 35     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_1249                 | Dynamic          | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 0    | 
|dsp48e1_wrapper__parameterized0_1199 | C+A*B            | 24     | 16     | 35     | -      | 35     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_1182                 | Dynamic          | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 0    | 
|dsp48e1_wrapper__parameterized0_1132 | C+A*B            | 24     | 16     | 35     | -      | 35     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_1115                 | Dynamic          | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 0    | 
|dsp48e1_wrapper__parameterized0_1065 | C+A*B            | 24     | 16     | 35     | -      | 35     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_1048                 | Dynamic          | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 0    | 
|dsp48e1_wrapper__parameterized0_998  | C+A*B            | 24     | 16     | 35     | -      | 35     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_981                  | Dynamic          | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 0    | 
|dsp48e1_wrapper__parameterized0_931  | C+A*B            | 24     | 16     | 35     | -      | 35     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_914                  | Dynamic          | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 0    | 
|dsp48e1_wrapper__parameterized0_864  | C+A*B            | 24     | 16     | 35     | -      | 35     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_847                  | Dynamic          | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 0    | 
|dsp48e1_wrapper__parameterized0_797  | C+A*B            | 24     | 16     | 35     | -      | 35     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_780                  | Dynamic          | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 0    | 
|dsp48e1_wrapper__parameterized0_730  | C+A*B            | 24     | 16     | 35     | -      | 35     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_713                  | Dynamic          | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 0    | 
|dsp48e1_wrapper__parameterized0_663  | C+A*B            | 24     | 16     | 35     | -      | 35     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_646                  | Dynamic          | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 0    | 
|dsp48e1_wrapper__parameterized0_596  | C+A*B            | 24     | 16     | 35     | -      | 35     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_579                  | Dynamic          | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 0    | 
|dsp48e1_wrapper__parameterized0_529  | C+A*B            | 24     | 16     | 35     | -      | 35     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_512                  | Dynamic          | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 0    | 
|dsp48e1_wrapper__parameterized0_462  | C+A*B            | 24     | 16     | 35     | -      | 35     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_445                  | Dynamic          | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 0    | 
|dsp48e1_wrapper__parameterized0_395  | C+A*B            | 24     | 16     | 35     | -      | 35     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper                      | Dynamic          | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 0    | 
|dsp48e1_wrapper__parameterized0      | C+A*B            | 24     | 16     | 35     | -      | 35     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_349  | A*B              | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized2_350  | PCIN>>17+A*B     | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized3_347  | PCIN+A:B+C       | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_333  | A*B              | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized2_334  | PCIN>>17+A*B     | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized3_331  | PCIN+A:B+C       | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_317  | A*B              | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized2_318  | PCIN>>17+A*B     | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized3_315  | PCIN+A:B+C       | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_301  | A*B              | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized2_302  | PCIN>>17+A*B     | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized3_299  | PCIN+A:B+C       | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_285  | A*B              | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized2_286  | PCIN>>17+A*B     | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized3_283  | PCIN+A:B+C       | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_269  | A*B              | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized2_270  | PCIN>>17+A*B     | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized3_267  | PCIN+A:B+C       | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_253  | A*B              | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized2_254  | PCIN>>17+A*B     | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized3_251  | PCIN+A:B+C       | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_237  | A*B              | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized2_238  | PCIN>>17+A*B     | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized3_235  | PCIN+A:B+C       | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_221  | A*B              | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized2_222  | PCIN>>17+A*B     | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized3_219  | PCIN+A:B+C       | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_205  | A*B              | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized2_206  | PCIN>>17+A*B     | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized3_203  | PCIN+A:B+C       | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_189  | A*B              | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized2_190  | PCIN>>17+A*B     | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized3_187  | PCIN+A:B+C       | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_173  | A*B              | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized2_174  | PCIN>>17+A*B     | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized3_171  | PCIN+A:B+C       | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_157  | A*B              | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized2_158  | PCIN>>17+A*B     | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized3_155  | PCIN+A:B+C       | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_141  | A*B              | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized2_142  | PCIN>>17+A*B     | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized3_139  | PCIN+A:B+C       | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_125  | A*B              | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized2_126  | PCIN>>17+A*B     | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized3_123  | PCIN+A:B+C       | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1      | A*B              | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized2      | PCIN>>17+A*B     | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized3      | PCIN+A:B+C       | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+-------------------------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |CARRY8          |    15|
|2     |DSP48E1         |   126|
|3     |DSP_ALU         |    15|
|5     |DSP_A_B_DATA    |    15|
|13    |DSP_C_DATA      |    15|
|15    |DSP_MULTIPLIER  |    15|
|16    |DSP_M_DATA      |    15|
|18    |DSP_OUTPUT      |    15|
|20    |DSP_PREADD      |    15|
|21    |DSP_PREADD_DATA |    15|
|22    |LUT1            |   248|
|23    |LUT2            |  1443|
|24    |LUT3            |  6569|
|25    |LUT4            |  2274|
|26    |LUT5            |  3394|
|27    |LUT6            |  3806|
|28    |MUXCY           |  4873|
|29    |MUXF7           |   426|
|30    |MUXF8           |     7|
|31    |RAM16X1D        |   320|
|32    |RAM32X1D        |    96|
|33    |RAM64X1D        |    64|
|34    |RAMB18E2        |     1|
|35    |RAMB36E2        |    27|
|55    |SRL16E          |   425|
|56    |SRLC32E         |    19|
|57    |XORCY           |  3494|
|58    |FDE             |   288|
|59    |FDRE            | 15890|
|60    |FDSE            |    33|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:12 ; elapsed = 00:02:13 . Memory (MB): peak = 3309.766 ; gain = 1173.805 ; free physical = 294 ; free virtual = 7520
Synthesis current peak Physical Memory [PSS] (MB): peak = 2654.340; parent = 2450.473; children = 203.895
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4285.801; parent = 3309.770; children = 976.031
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 67 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:52 ; elapsed = 00:02:00 . Memory (MB): peak = 3309.766 ; gain = 868.430 ; free physical = 297 ; free virtual = 7558
Synthesis Optimization Complete : Time (s): cpu = 00:02:12 ; elapsed = 00:02:14 . Memory (MB): peak = 3309.773 ; gain = 1173.805 ; free physical = 297 ; free virtual = 7558
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.5 ; elapsed = 00:00:00.5 . Memory (MB): peak = 3338.516 ; gain = 0.000 ; free physical = 305 ; free virtual = 7519
INFO: [Netlist 29-17] Analyzing 9724 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3469.340 ; gain = 0.000 ; free physical = 243 ; free virtual = 7425
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1720 instances were transformed.
  (CARRY4) => CARRY8: 811 instances
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 126 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 15 instances
  FDE => FDRE: 288 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 320 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 96 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 64 instances

Synth Design complete, checksum: 6649b9bb
INFO: [Common 17-83] Releasing license: Synthesis
378 Infos, 169 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:30 ; elapsed = 00:02:28 . Memory (MB): peak = 3469.340 ; gain = 2123.332 ; free physical = 645 ; free virtual = 7738
INFO: [Common 17-1381] The checkpoint '/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP bd_0_hls_inst_0, cache-ID = c4c3ad02f90fa855
INFO: [Coretcl 2-1174] Renamed 2992 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_0_hls_inst_0_utilization_synth.rpt -pb bd_0_hls_inst_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Sep  2 19:02:56 2024...
