

================================================================
== Vivado HLS Report for 'FFTipfn'
================================================================
* Date:           Sun Dec 25 12:15:40 2022

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        fftipeldbonus
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.256|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+------+------+----------+-----------+-----------+---------+----------+
        |                  |   Latency   | Iteration|  Initiation Interval  |   Trip  |          |
        |     Loop Name    |  min |  max |  Latency |  achieved |   target  |  Count  | Pipelined|
        +------------------+------+------+----------+-----------+-----------+---------+----------+
        |- generateinput   |  1024|  1024|         1|          1|          1|     1024|    yes   |
        |- bitreversal     |  1024|  1024|         2|          1|          1|     1024|    yes   |
        |- Loop 3          |     ?|     ?|         ?|          -|          -|       10|    no    |
        | + Loop 3.1       |     ?|     ?|         ?|          -|          -| 1 ~ 512 |    no    |
        |  ++ Loop 3.1.1   |     ?|     ?|        25|          -|          -|        ?|    no    |
        |- generateoutput  |  1025|  1025|         3|          1|          1|     1024|    yes   |
        +------------------+------+------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 1, depth = 2
  * Pipeline-2: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 39
* Pipeline : 3
  Pipeline-0 : II = 1, D = 1, States = { 2 }
  Pipeline-1 : II = 1, D = 2, States = { 4 5 }
  Pipeline-2 : II = 1, D = 3, States = { 36 37 38 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 2 
3 --> 4 
4 --> 6 5 
5 --> 4 
6 --> 7 
7 --> 8 36 
8 --> 9 7 
9 --> 10 
10 --> 11 
11 --> 12 8 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 11 
36 --> 39 37 
37 --> 38 
38 --> 36 
39 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %FFTOUT_V_data), !map !38"   --->   Operation 40 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %FFTIN_V_data), !map !47"   --->   Operation 41 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %FFTIN_V_last_V), !map !54"   --->   Operation 42 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %FFTIN_V_keep_V), !map !58"   --->   Operation 43 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %FFTOUT_V_last_V), !map !62"   --->   Operation 44 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %FFTOUT_V_keep_V), !map !66"   --->   Operation 45 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @FFTipfn_str) nounwind"   --->   Operation 46 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%tempout_R = alloca [1024 x float], align 16" [fftipeldbonus/fft.cpp:8]   --->   Operation 47 'alloca' 'tempout_R' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%tempout_I = alloca [1024 x float], align 16" [fftipeldbonus/fft.cpp:8]   --->   Operation 48 'alloca' 'tempout_I' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%FFTIn_R = alloca [1024 x float], align 16" [fftipeldbonus/fft.cpp:17]   --->   Operation 49 'alloca' 'FFTIn_R' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%FFTIn_I = alloca [1024 x float], align 16" [fftipeldbonus/fft.cpp:17]   --->   Operation 50 'alloca' 'FFTIn_I' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %FFTOUT_V_data, i1* %FFTOUT_V_last_V, i8* %FFTOUT_V_keep_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [fftipeldbonus/fft.cpp:5]   --->   Operation 51 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %FFTIN_V_data, i1* %FFTIN_V_last_V, i8* %FFTIN_V_keep_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [fftipeldbonus/fft.cpp:6]   --->   Operation 52 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [fftipeldbonus/fft.cpp:7]   --->   Operation 53 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (1.76ns)   --->   "br label %1" [fftipeldbonus/fft.cpp:20]   --->   Operation 54 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%i_0 = phi i11 [ 0, %0 ], [ %i, %generateinput ]"   --->   Operation 55 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (1.88ns)   --->   "%icmp_ln20 = icmp eq i11 %i_0, -1024" [fftipeldbonus/fft.cpp:20]   --->   Operation 56 'icmp' 'icmp_ln20' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1024, i64 1024, i64 1024)"   --->   Operation 57 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (1.63ns)   --->   "%i = add i11 %i_0, 1" [fftipeldbonus/fft.cpp:20]   --->   Operation 58 'add' 'i' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "br i1 %icmp_ln20, label %.preheader23.preheader, label %generateinput" [fftipeldbonus/fft.cpp:20]   --->   Operation 59 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str4) nounwind" [fftipeldbonus/fft.cpp:20]   --->   Operation 60 'specloopname' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str4)" [fftipeldbonus/fft.cpp:20]   --->   Operation 61 'specregionbegin' 'tmp' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [fftipeldbonus/fft.cpp:21]   --->   Operation 62 'specpipeline' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%empty_17 = call { i64, i1, i8 } @_ssdm_op_Read.axis.volatile.i64P.i1P.i8P(i64* %FFTIN_V_data, i1* %FFTIN_V_last_V, i8* %FFTIN_V_keep_V)" [fftipeldbonus/fft.cpp:22]   --->   Operation 63 'read' 'empty_17' <Predicate = (!icmp_ln20)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%FFTIN_V_data_val = extractvalue { i64, i1, i8 } %empty_17, 0" [fftipeldbonus/fft.cpp:22]   --->   Operation 64 'extractvalue' 'FFTIN_V_data_val' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%trunc_ln7 = trunc i64 %FFTIN_V_data_val to i32" [fftipeldbonus/fft.h:7->fftipeldbonus/fft.cpp:22]   --->   Operation 65 'trunc' 'trunc_ln7' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%siu_M_real = bitcast i32 %trunc_ln7 to float" [fftipeldbonus/fft.h:7->fftipeldbonus/fft.cpp:22]   --->   Operation 66 'bitcast' 'siu_M_real' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_data_M_imag_loa = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %FFTIN_V_data_val, i32 32, i32 63)" [fftipeldbonus/fft.h:7->fftipeldbonus/fft.cpp:22]   --->   Operation 67 'partselect' 'tmp_data_M_imag_loa' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%siu_M_imag = bitcast i32 %tmp_data_M_imag_loa to float" [fftipeldbonus/fft.h:7->fftipeldbonus/fft.cpp:22]   --->   Operation 68 'bitcast' 'siu_M_imag' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln24 = zext i11 %i_0 to i64" [fftipeldbonus/fft.cpp:24]   --->   Operation 69 'zext' 'zext_ln24' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%FFTIn_R_addr = getelementptr inbounds [1024 x float]* %FFTIn_R, i64 0, i64 %zext_ln24" [fftipeldbonus/fft.cpp:24]   --->   Operation 70 'getelementptr' 'FFTIn_R_addr' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (3.25ns)   --->   "store float %siu_M_real, float* %FFTIn_R_addr, align 4" [fftipeldbonus/fft.cpp:24]   --->   Operation 71 'store' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%FFTIn_I_addr = getelementptr inbounds [1024 x float]* %FFTIn_I, i64 0, i64 %zext_ln24" [fftipeldbonus/fft.cpp:25]   --->   Operation 72 'getelementptr' 'FFTIn_I_addr' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (3.25ns)   --->   "store float %siu_M_imag, float* %FFTIn_I_addr, align 4" [fftipeldbonus/fft.cpp:25]   --->   Operation 73 'store' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%empty_18 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str4, i32 %tmp)" [fftipeldbonus/fft.cpp:26]   --->   Operation 74 'specregionend' 'empty_18' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "br label %1" [fftipeldbonus/fft.cpp:20]   --->   Operation 75 'br' <Predicate = (!icmp_ln20)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.76>
ST_3 : Operation 76 [1/1] (1.76ns)   --->   "br label %.preheader23" [fftipeldbonus/fft.cpp:29]   --->   Operation 76 'br' <Predicate = true> <Delay = 1.76>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%i_1 = phi i11 [ %i_4, %bitreversal ], [ 0, %.preheader23.preheader ]"   --->   Operation 77 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (1.88ns)   --->   "%icmp_ln29 = icmp eq i11 %i_1, -1024" [fftipeldbonus/fft.cpp:29]   --->   Operation 78 'icmp' 'icmp_ln29' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%empty_19 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1024, i64 1024, i64 1024)"   --->   Operation 79 'speclooptripcount' 'empty_19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (1.63ns)   --->   "%i_4 = add i11 %i_1, 1" [fftipeldbonus/fft.cpp:29]   --->   Operation 80 'add' 'i_4' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "br i1 %icmp_ln29, label %.preheader22.preheader, label %bitreversal" [fftipeldbonus/fft.cpp:29]   --->   Operation 81 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln31 = zext i11 %i_1 to i64" [fftipeldbonus/fft.cpp:31]   --->   Operation 82 'zext' 'zext_ln31' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%FFTIn_R_addr_1 = getelementptr inbounds [1024 x float]* %FFTIn_R, i64 0, i64 %zext_ln31" [fftipeldbonus/fft.cpp:31]   --->   Operation 83 'getelementptr' 'FFTIn_R_addr_1' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_4 : Operation 84 [2/2] (3.25ns)   --->   "%FFTIn_R_load = load float* %FFTIn_R_addr_1, align 4" [fftipeldbonus/fft.cpp:31]   --->   Operation 84 'load' 'FFTIn_R_load' <Predicate = (!icmp_ln29)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%or_ln31_8 = call i10 @_ssdm_op_PartSelect.i10.i11.i32.i32(i11 %i_1, i32 9, i32 0)" [fftipeldbonus/fft.cpp:31]   --->   Operation 85 'partselect' 'or_ln31_8' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%FFTIn_I_addr_1 = getelementptr inbounds [1024 x float]* %FFTIn_I, i64 0, i64 %zext_ln31" [fftipeldbonus/fft.cpp:32]   --->   Operation 86 'getelementptr' 'FFTIn_I_addr_1' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_4 : Operation 87 [2/2] (3.25ns)   --->   "%FFTIn_I_load = load float* %FFTIn_I_addr_1, align 4" [fftipeldbonus/fft.cpp:32]   --->   Operation 87 'load' 'FFTIn_I_load' <Predicate = (!icmp_ln29)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 5 <SV = 4> <Delay = 6.50>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str5) nounwind" [fftipeldbonus/fft.cpp:29]   --->   Operation 88 'specloopname' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_9 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)" [fftipeldbonus/fft.cpp:29]   --->   Operation 89 'specregionbegin' 'tmp_9' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [fftipeldbonus/fft.cpp:30]   --->   Operation 90 'specpipeline' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_5 : Operation 91 [1/2] (3.25ns)   --->   "%FFTIn_R_load = load float* %FFTIn_R_addr_1, align 4" [fftipeldbonus/fft.cpp:31]   --->   Operation 91 'load' 'FFTIn_R_load' <Predicate = (!icmp_ln29)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln31_1 = zext i10 %or_ln31_8 to i64" [fftipeldbonus/fft.cpp:31]   --->   Operation 92 'zext' 'zext_ln31_1' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%tempout_R_addr = getelementptr inbounds [1024 x float]* %tempout_R, i64 0, i64 %zext_ln31_1" [fftipeldbonus/fft.cpp:31]   --->   Operation 93 'getelementptr' 'tempout_R_addr' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (3.25ns)   --->   "store float %FFTIn_R_load, float* %tempout_R_addr, align 4" [fftipeldbonus/fft.cpp:31]   --->   Operation 94 'store' <Predicate = (!icmp_ln29)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 95 [1/2] (3.25ns)   --->   "%FFTIn_I_load = load float* %FFTIn_I_addr_1, align 4" [fftipeldbonus/fft.cpp:32]   --->   Operation 95 'load' 'FFTIn_I_load' <Predicate = (!icmp_ln29)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "%tempout_I_addr = getelementptr inbounds [1024 x float]* %tempout_I, i64 0, i64 %zext_ln31_1" [fftipeldbonus/fft.cpp:32]   --->   Operation 96 'getelementptr' 'tempout_I_addr' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_5 : Operation 97 [1/1] (3.25ns)   --->   "store float %FFTIn_I_load, float* %tempout_I_addr, align 4" [fftipeldbonus/fft.cpp:32]   --->   Operation 97 'store' <Predicate = (!icmp_ln29)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%empty_20 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_9)" [fftipeldbonus/fft.cpp:33]   --->   Operation 98 'specregionend' 'empty_20' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "br label %.preheader23" [fftipeldbonus/fft.cpp:29]   --->   Operation 99 'br' <Predicate = (!icmp_ln29)> <Delay = 0.00>

State 6 <SV = 4> <Delay = 1.76>
ST_6 : Operation 100 [1/1] (1.76ns)   --->   "br label %.preheader22" [fftipeldbonus/fft.cpp:38]   --->   Operation 100 'br' <Predicate = true> <Delay = 1.76>

State 7 <SV = 5> <Delay = 3.46>
ST_7 : Operation 101 [1/1] (0.00ns)   --->   "%stage_0 = phi i4 [ %stage, %6 ], [ 1, %.preheader22.preheader ]"   --->   Operation 101 'phi' 'stage_0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln38 = zext i4 %stage_0 to i11" [fftipeldbonus/fft.cpp:38]   --->   Operation 102 'zext' 'zext_ln38' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 103 [1/1] (1.30ns)   --->   "%icmp_ln38 = icmp eq i4 %stage_0, -5" [fftipeldbonus/fft.cpp:38]   --->   Operation 103 'icmp' 'icmp_ln38' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 104 [1/1] (0.00ns)   --->   "%empty_21 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 104 'speclooptripcount' 'empty_21' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 105 [1/1] (0.00ns)   --->   "br i1 %icmp_ln38, label %.preheader.preheader, label %2" [fftipeldbonus/fft.cpp:38]   --->   Operation 105 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 106 [1/1] (2.39ns)   --->   "%subDFTSize = shl i11 1, %zext_ln38" [fftipeldbonus/fft.cpp:40]   --->   Operation 106 'shl' 'subDFTSize' <Predicate = (!icmp_ln38)> <Delay = 2.39> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.46> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln40 = zext i11 %subDFTSize to i32" [fftipeldbonus/fft.cpp:40]   --->   Operation 107 'zext' 'zext_ln40' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_7 : Operation 108 [1/1] (0.00ns)   --->   "%lshr_ln = call i10 @_ssdm_op_PartSelect.i10.i11.i32.i32(i11 %subDFTSize, i32 1, i32 10)" [fftipeldbonus/fft.cpp:41]   --->   Operation 108 'partselect' 'lshr_ln' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_7 : Operation 109 [1/1] (0.00ns)   --->   "%BFWidth = zext i10 %lshr_ln to i32" [fftipeldbonus/fft.cpp:41]   --->   Operation 109 'zext' 'BFWidth' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_7 : Operation 110 [1/1] (3.46ns)   --->   "%lshr_ln43 = lshr i11 -1024, %zext_ln38" [fftipeldbonus/fft.cpp:43]   --->   Operation 110 'lshr' 'lshr_ln43' <Predicate = (!icmp_ln38)> <Delay = 3.46> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.46> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln42 = zext i11 %lshr_ln43 to i21" [fftipeldbonus/fft.cpp:42]   --->   Operation 111 'zext' 'zext_ln42' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_7 : Operation 112 [1/1] (1.76ns)   --->   "br label %.loopexit" [fftipeldbonus/fft.cpp:42]   --->   Operation 112 'br' <Predicate = (!icmp_ln38)> <Delay = 1.76>
ST_7 : Operation 113 [1/1] (1.76ns)   --->   "br label %.preheader" [fftipeldbonus/fft.cpp:58]   --->   Operation 113 'br' <Predicate = (icmp_ln38)> <Delay = 1.76>

State 8 <SV = 6> <Delay = 6.38>
ST_8 : Operation 114 [1/1] (0.00ns)   --->   "%i_6 = phi i10 [ 0, %2 ], [ %j, %.loopexit.loopexit ]"   --->   Operation 114 'phi' 'i_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln42_1 = zext i10 %i_6 to i32" [fftipeldbonus/fft.cpp:42]   --->   Operation 115 'zext' 'zext_ln42_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln42_2 = zext i10 %i_6 to i21" [fftipeldbonus/fft.cpp:42]   --->   Operation 116 'zext' 'zext_ln42_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 117 [1/1] (0.00ns)   --->   "%empty_22 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 512, i64 0)"   --->   Operation 117 'speclooptripcount' 'empty_22' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 118 [1/1] (1.77ns)   --->   "%icmp_ln42 = icmp eq i10 %i_6, %lshr_ln" [fftipeldbonus/fft.cpp:42]   --->   Operation 118 'icmp' 'icmp_ln42' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 119 [1/1] (1.73ns)   --->   "%j = add i10 %i_6, 1" [fftipeldbonus/fft.cpp:55]   --->   Operation 119 'add' 'j' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 120 [1/1] (0.00ns)   --->   "br i1 %icmp_ln42, label %6, label %3" [fftipeldbonus/fft.cpp:42]   --->   Operation 120 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 121 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln43 = mul i21 %zext_ln42, %zext_ln42_2" [fftipeldbonus/fft.cpp:43]   --->   Operation 121 'mul' 'mul_ln43' <Predicate = (!icmp_ln42)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 122 [1/1] (1.73ns)   --->   "%stage = add i4 %stage_0, 1" [fftipeldbonus/fft.cpp:38]   --->   Operation 122 'add' 'stage' <Predicate = (icmp_ln42)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 123 [1/1] (0.00ns)   --->   "br label %.preheader22" [fftipeldbonus/fft.cpp:38]   --->   Operation 123 'br' <Predicate = (icmp_ln42)> <Delay = 0.00>

State 9 <SV = 7> <Delay = 3.25>
ST_9 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln43 = zext i21 %mul_ln43 to i64" [fftipeldbonus/fft.cpp:43]   --->   Operation 124 'zext' 'zext_ln43' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 125 [1/1] (0.00ns)   --->   "%W_real_addr = getelementptr inbounds [512 x float]* @W_real, i64 0, i64 %zext_ln43" [fftipeldbonus/fft.cpp:43]   --->   Operation 125 'getelementptr' 'W_real_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 126 [2/2] (3.25ns)   --->   "%BFWeight_cos = load float* %W_real_addr, align 4" [fftipeldbonus/fft.cpp:43]   --->   Operation 126 'load' 'BFWeight_cos' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>
ST_9 : Operation 127 [1/1] (0.00ns)   --->   "%W_imag_addr = getelementptr inbounds [512 x float]* @W_imag, i64 0, i64 %zext_ln43" [fftipeldbonus/fft.cpp:44]   --->   Operation 127 'getelementptr' 'W_imag_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 128 [2/2] (3.25ns)   --->   "%BFWeight_sin = load float* %W_imag_addr, align 4" [fftipeldbonus/fft.cpp:44]   --->   Operation 128 'load' 'BFWeight_sin' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>

State 10 <SV = 8> <Delay = 3.25>
ST_10 : Operation 129 [1/2] (3.25ns)   --->   "%BFWeight_cos = load float* %W_real_addr, align 4" [fftipeldbonus/fft.cpp:43]   --->   Operation 129 'load' 'BFWeight_cos' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>
ST_10 : Operation 130 [1/2] (3.25ns)   --->   "%BFWeight_sin = load float* %W_imag_addr, align 4" [fftipeldbonus/fft.cpp:44]   --->   Operation 130 'load' 'BFWeight_sin' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>
ST_10 : Operation 131 [1/1] (1.76ns)   --->   "br label %4" [fftipeldbonus/fft.cpp:45]   --->   Operation 131 'br' <Predicate = true> <Delay = 1.76>

State 11 <SV = 9> <Delay = 5.80>
ST_11 : Operation 132 [1/1] (0.00ns)   --->   "%i_2 = phi i32 [ %zext_ln42_1, %3 ], [ %i_7, %5 ]"   --->   Operation 132 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_10 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %i_2, i32 10, i32 31)" [fftipeldbonus/fft.cpp:45]   --->   Operation 133 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 134 [1/1] (2.44ns)   --->   "%icmp_ln45 = icmp slt i22 %tmp_10, 1" [fftipeldbonus/fft.cpp:45]   --->   Operation 134 'icmp' 'icmp_ln45' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 135 [1/1] (0.00ns)   --->   "br i1 %icmp_ln45, label %5, label %.loopexit.loopexit" [fftipeldbonus/fft.cpp:45]   --->   Operation 135 'br' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 136 [1/1] (2.55ns)   --->   "%i_lower = add nsw i32 %i_2, %BFWidth" [fftipeldbonus/fft.cpp:46]   --->   Operation 136 'add' 'i_lower' <Predicate = (icmp_ln45)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 137 [1/1] (0.00ns)   --->   "%sext_ln47 = sext i32 %i_lower to i64" [fftipeldbonus/fft.cpp:47]   --->   Operation 137 'sext' 'sext_ln47' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_11 : Operation 138 [1/1] (0.00ns)   --->   "%tempout_R_addr_2 = getelementptr inbounds [1024 x float]* %tempout_R, i64 0, i64 %sext_ln47" [fftipeldbonus/fft.cpp:47]   --->   Operation 138 'getelementptr' 'tempout_R_addr_2' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_11 : Operation 139 [2/2] (3.25ns)   --->   "%tempout_R_load = load float* %tempout_R_addr_2, align 4" [fftipeldbonus/fft.cpp:47]   --->   Operation 139 'load' 'tempout_R_load' <Predicate = (icmp_ln45)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_11 : Operation 140 [1/1] (0.00ns)   --->   "%tempout_I_addr_2 = getelementptr inbounds [1024 x float]* %tempout_I, i64 0, i64 %sext_ln47" [fftipeldbonus/fft.cpp:47]   --->   Operation 140 'getelementptr' 'tempout_I_addr_2' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_11 : Operation 141 [2/2] (3.25ns)   --->   "%tempout_I_load = load float* %tempout_I_addr_2, align 4" [fftipeldbonus/fft.cpp:47]   --->   Operation 141 'load' 'tempout_I_load' <Predicate = (icmp_ln45)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_11 : Operation 142 [1/1] (0.00ns)   --->   "%sext_ln50 = sext i32 %i_2 to i64" [fftipeldbonus/fft.cpp:50]   --->   Operation 142 'sext' 'sext_ln50' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_11 : Operation 143 [1/1] (0.00ns)   --->   "%tempout_R_addr_3 = getelementptr inbounds [1024 x float]* %tempout_R, i64 0, i64 %sext_ln50" [fftipeldbonus/fft.cpp:50]   --->   Operation 143 'getelementptr' 'tempout_R_addr_3' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_11 : Operation 144 [1/1] (0.00ns)   --->   "%tempout_I_addr_3 = getelementptr inbounds [1024 x float]* %tempout_I, i64 0, i64 %sext_ln50" [fftipeldbonus/fft.cpp:51]   --->   Operation 144 'getelementptr' 'tempout_I_addr_3' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_11 : Operation 145 [1/1] (2.55ns)   --->   "%i_7 = add nsw i32 %zext_ln40, %i_2" [fftipeldbonus/fft.cpp:45]   --->   Operation 145 'add' 'i_7' <Predicate = (icmp_ln45)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 146 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 146 'br' <Predicate = (!icmp_ln45)> <Delay = 0.00>

State 12 <SV = 10> <Delay = 3.25>
ST_12 : Operation 147 [1/2] (3.25ns)   --->   "%tempout_R_load = load float* %tempout_R_addr_2, align 4" [fftipeldbonus/fft.cpp:47]   --->   Operation 147 'load' 'tempout_R_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_12 : Operation 148 [1/2] (3.25ns)   --->   "%tempout_I_load = load float* %tempout_I_addr_2, align 4" [fftipeldbonus/fft.cpp:47]   --->   Operation 148 'load' 'tempout_I_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 13 <SV = 11> <Delay = 5.70>
ST_13 : Operation 149 [4/4] (5.70ns)   --->   "%tmp_1 = fmul float %tempout_R_load, %BFWeight_cos" [fftipeldbonus/fft.cpp:47]   --->   Operation 149 'fmul' 'tmp_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 150 [4/4] (5.70ns)   --->   "%tmp_2 = fmul float %tempout_I_load, %BFWeight_sin" [fftipeldbonus/fft.cpp:47]   --->   Operation 150 'fmul' 'tmp_2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 151 [4/4] (5.70ns)   --->   "%tmp_3 = fmul float %tempout_I_load, %BFWeight_cos" [fftipeldbonus/fft.cpp:48]   --->   Operation 151 'fmul' 'tmp_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 152 [4/4] (5.70ns)   --->   "%tmp_4 = fmul float %tempout_R_load, %BFWeight_sin" [fftipeldbonus/fft.cpp:48]   --->   Operation 152 'fmul' 'tmp_4' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 12> <Delay = 5.70>
ST_14 : Operation 153 [3/4] (5.70ns)   --->   "%tmp_1 = fmul float %tempout_R_load, %BFWeight_cos" [fftipeldbonus/fft.cpp:47]   --->   Operation 153 'fmul' 'tmp_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 154 [3/4] (5.70ns)   --->   "%tmp_2 = fmul float %tempout_I_load, %BFWeight_sin" [fftipeldbonus/fft.cpp:47]   --->   Operation 154 'fmul' 'tmp_2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 155 [3/4] (5.70ns)   --->   "%tmp_3 = fmul float %tempout_I_load, %BFWeight_cos" [fftipeldbonus/fft.cpp:48]   --->   Operation 155 'fmul' 'tmp_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 156 [3/4] (5.70ns)   --->   "%tmp_4 = fmul float %tempout_R_load, %BFWeight_sin" [fftipeldbonus/fft.cpp:48]   --->   Operation 156 'fmul' 'tmp_4' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 13> <Delay = 5.70>
ST_15 : Operation 157 [2/4] (5.70ns)   --->   "%tmp_1 = fmul float %tempout_R_load, %BFWeight_cos" [fftipeldbonus/fft.cpp:47]   --->   Operation 157 'fmul' 'tmp_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 158 [2/4] (5.70ns)   --->   "%tmp_2 = fmul float %tempout_I_load, %BFWeight_sin" [fftipeldbonus/fft.cpp:47]   --->   Operation 158 'fmul' 'tmp_2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 159 [2/4] (5.70ns)   --->   "%tmp_3 = fmul float %tempout_I_load, %BFWeight_cos" [fftipeldbonus/fft.cpp:48]   --->   Operation 159 'fmul' 'tmp_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 160 [2/4] (5.70ns)   --->   "%tmp_4 = fmul float %tempout_R_load, %BFWeight_sin" [fftipeldbonus/fft.cpp:48]   --->   Operation 160 'fmul' 'tmp_4' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 14> <Delay = 5.70>
ST_16 : Operation 161 [1/4] (5.70ns)   --->   "%tmp_1 = fmul float %tempout_R_load, %BFWeight_cos" [fftipeldbonus/fft.cpp:47]   --->   Operation 161 'fmul' 'tmp_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 162 [1/4] (5.70ns)   --->   "%tmp_2 = fmul float %tempout_I_load, %BFWeight_sin" [fftipeldbonus/fft.cpp:47]   --->   Operation 162 'fmul' 'tmp_2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 163 [1/4] (5.70ns)   --->   "%tmp_3 = fmul float %tempout_I_load, %BFWeight_cos" [fftipeldbonus/fft.cpp:48]   --->   Operation 163 'fmul' 'tmp_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 164 [1/4] (5.70ns)   --->   "%tmp_4 = fmul float %tempout_R_load, %BFWeight_sin" [fftipeldbonus/fft.cpp:48]   --->   Operation 164 'fmul' 'tmp_4' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 15> <Delay = 7.25>
ST_17 : Operation 165 [5/5] (7.25ns)   --->   "%temp_R = fsub float %tmp_1, %tmp_2" [fftipeldbonus/fft.cpp:47]   --->   Operation 165 'fsub' 'temp_R' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 166 [5/5] (7.25ns)   --->   "%temp_I = fadd float %tmp_3, %tmp_4" [fftipeldbonus/fft.cpp:48]   --->   Operation 166 'fadd' 'temp_I' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 16> <Delay = 7.25>
ST_18 : Operation 167 [4/5] (7.25ns)   --->   "%temp_R = fsub float %tmp_1, %tmp_2" [fftipeldbonus/fft.cpp:47]   --->   Operation 167 'fsub' 'temp_R' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 168 [4/5] (7.25ns)   --->   "%temp_I = fadd float %tmp_3, %tmp_4" [fftipeldbonus/fft.cpp:48]   --->   Operation 168 'fadd' 'temp_I' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 17> <Delay = 7.25>
ST_19 : Operation 169 [3/5] (7.25ns)   --->   "%temp_R = fsub float %tmp_1, %tmp_2" [fftipeldbonus/fft.cpp:47]   --->   Operation 169 'fsub' 'temp_R' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 170 [3/5] (7.25ns)   --->   "%temp_I = fadd float %tmp_3, %tmp_4" [fftipeldbonus/fft.cpp:48]   --->   Operation 170 'fadd' 'temp_I' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 18> <Delay = 7.25>
ST_20 : Operation 171 [2/5] (7.25ns)   --->   "%temp_R = fsub float %tmp_1, %tmp_2" [fftipeldbonus/fft.cpp:47]   --->   Operation 171 'fsub' 'temp_R' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 172 [2/5] (7.25ns)   --->   "%temp_I = fadd float %tmp_3, %tmp_4" [fftipeldbonus/fft.cpp:48]   --->   Operation 172 'fadd' 'temp_I' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 173 [2/2] (3.25ns)   --->   "%tempout_R_load_1 = load float* %tempout_R_addr_3, align 4" [fftipeldbonus/fft.cpp:50]   --->   Operation 173 'load' 'tempout_R_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_20 : Operation 174 [2/2] (3.25ns)   --->   "%tempout_I_load_1 = load float* %tempout_I_addr_3, align 4" [fftipeldbonus/fft.cpp:51]   --->   Operation 174 'load' 'tempout_I_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 21 <SV = 19> <Delay = 7.25>
ST_21 : Operation 175 [1/5] (7.25ns)   --->   "%temp_R = fsub float %tmp_1, %tmp_2" [fftipeldbonus/fft.cpp:47]   --->   Operation 175 'fsub' 'temp_R' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 176 [1/5] (7.25ns)   --->   "%temp_I = fadd float %tmp_3, %tmp_4" [fftipeldbonus/fft.cpp:48]   --->   Operation 176 'fadd' 'temp_I' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 177 [1/2] (3.25ns)   --->   "%tempout_R_load_1 = load float* %tempout_R_addr_3, align 4" [fftipeldbonus/fft.cpp:50]   --->   Operation 177 'load' 'tempout_R_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_21 : Operation 178 [1/2] (3.25ns)   --->   "%tempout_I_load_1 = load float* %tempout_I_addr_3, align 4" [fftipeldbonus/fft.cpp:51]   --->   Operation 178 'load' 'tempout_I_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 22 <SV = 20> <Delay = 7.25>
ST_22 : Operation 179 [5/5] (7.25ns)   --->   "%tmp_5 = fsub float %tempout_R_load_1, %temp_R" [fftipeldbonus/fft.cpp:50]   --->   Operation 179 'fsub' 'tmp_5' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 180 [5/5] (7.25ns)   --->   "%tmp_6 = fsub float %tempout_I_load_1, %temp_I" [fftipeldbonus/fft.cpp:51]   --->   Operation 180 'fsub' 'tmp_6' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 21> <Delay = 7.25>
ST_23 : Operation 181 [4/5] (7.25ns)   --->   "%tmp_5 = fsub float %tempout_R_load_1, %temp_R" [fftipeldbonus/fft.cpp:50]   --->   Operation 181 'fsub' 'tmp_5' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 182 [4/5] (7.25ns)   --->   "%tmp_6 = fsub float %tempout_I_load_1, %temp_I" [fftipeldbonus/fft.cpp:51]   --->   Operation 182 'fsub' 'tmp_6' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 22> <Delay = 7.25>
ST_24 : Operation 183 [3/5] (7.25ns)   --->   "%tmp_5 = fsub float %tempout_R_load_1, %temp_R" [fftipeldbonus/fft.cpp:50]   --->   Operation 183 'fsub' 'tmp_5' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 184 [3/5] (7.25ns)   --->   "%tmp_6 = fsub float %tempout_I_load_1, %temp_I" [fftipeldbonus/fft.cpp:51]   --->   Operation 184 'fsub' 'tmp_6' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 23> <Delay = 7.25>
ST_25 : Operation 185 [2/5] (7.25ns)   --->   "%tmp_5 = fsub float %tempout_R_load_1, %temp_R" [fftipeldbonus/fft.cpp:50]   --->   Operation 185 'fsub' 'tmp_5' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 186 [2/5] (7.25ns)   --->   "%tmp_6 = fsub float %tempout_I_load_1, %temp_I" [fftipeldbonus/fft.cpp:51]   --->   Operation 186 'fsub' 'tmp_6' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 24> <Delay = 7.25>
ST_26 : Operation 187 [1/5] (7.25ns)   --->   "%tmp_5 = fsub float %tempout_R_load_1, %temp_R" [fftipeldbonus/fft.cpp:50]   --->   Operation 187 'fsub' 'tmp_5' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 188 [1/5] (7.25ns)   --->   "%tmp_6 = fsub float %tempout_I_load_1, %temp_I" [fftipeldbonus/fft.cpp:51]   --->   Operation 188 'fsub' 'tmp_6' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 25> <Delay = 3.25>
ST_27 : Operation 189 [1/1] (3.25ns)   --->   "store float %tmp_5, float* %tempout_R_addr_2, align 4" [fftipeldbonus/fft.cpp:50]   --->   Operation 189 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_27 : Operation 190 [1/1] (3.25ns)   --->   "store float %tmp_6, float* %tempout_I_addr_2, align 4" [fftipeldbonus/fft.cpp:51]   --->   Operation 190 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 28 <SV = 26> <Delay = 3.25>
ST_28 : Operation 191 [2/2] (3.25ns)   --->   "%tempout_R_load_2 = load float* %tempout_R_addr_3, align 4" [fftipeldbonus/fft.cpp:52]   --->   Operation 191 'load' 'tempout_R_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_28 : Operation 192 [2/2] (3.25ns)   --->   "%tempout_I_load_2 = load float* %tempout_I_addr_3, align 4" [fftipeldbonus/fft.cpp:53]   --->   Operation 192 'load' 'tempout_I_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 29 <SV = 27> <Delay = 3.25>
ST_29 : Operation 193 [1/2] (3.25ns)   --->   "%tempout_R_load_2 = load float* %tempout_R_addr_3, align 4" [fftipeldbonus/fft.cpp:52]   --->   Operation 193 'load' 'tempout_R_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_29 : Operation 194 [1/2] (3.25ns)   --->   "%tempout_I_load_2 = load float* %tempout_I_addr_3, align 4" [fftipeldbonus/fft.cpp:53]   --->   Operation 194 'load' 'tempout_I_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 30 <SV = 28> <Delay = 7.25>
ST_30 : Operation 195 [5/5] (7.25ns)   --->   "%tmp_7 = fadd float %tempout_R_load_2, %temp_R" [fftipeldbonus/fft.cpp:52]   --->   Operation 195 'fadd' 'tmp_7' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 196 [5/5] (7.25ns)   --->   "%tmp_8 = fadd float %tempout_I_load_2, %temp_I" [fftipeldbonus/fft.cpp:53]   --->   Operation 196 'fadd' 'tmp_8' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 29> <Delay = 7.25>
ST_31 : Operation 197 [4/5] (7.25ns)   --->   "%tmp_7 = fadd float %tempout_R_load_2, %temp_R" [fftipeldbonus/fft.cpp:52]   --->   Operation 197 'fadd' 'tmp_7' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 198 [4/5] (7.25ns)   --->   "%tmp_8 = fadd float %tempout_I_load_2, %temp_I" [fftipeldbonus/fft.cpp:53]   --->   Operation 198 'fadd' 'tmp_8' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 30> <Delay = 7.25>
ST_32 : Operation 199 [3/5] (7.25ns)   --->   "%tmp_7 = fadd float %tempout_R_load_2, %temp_R" [fftipeldbonus/fft.cpp:52]   --->   Operation 199 'fadd' 'tmp_7' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 200 [3/5] (7.25ns)   --->   "%tmp_8 = fadd float %tempout_I_load_2, %temp_I" [fftipeldbonus/fft.cpp:53]   --->   Operation 200 'fadd' 'tmp_8' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 31> <Delay = 7.25>
ST_33 : Operation 201 [2/5] (7.25ns)   --->   "%tmp_7 = fadd float %tempout_R_load_2, %temp_R" [fftipeldbonus/fft.cpp:52]   --->   Operation 201 'fadd' 'tmp_7' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 202 [2/5] (7.25ns)   --->   "%tmp_8 = fadd float %tempout_I_load_2, %temp_I" [fftipeldbonus/fft.cpp:53]   --->   Operation 202 'fadd' 'tmp_8' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 32> <Delay = 7.25>
ST_34 : Operation 203 [1/5] (7.25ns)   --->   "%tmp_7 = fadd float %tempout_R_load_2, %temp_R" [fftipeldbonus/fft.cpp:52]   --->   Operation 203 'fadd' 'tmp_7' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 204 [1/5] (7.25ns)   --->   "%tmp_8 = fadd float %tempout_I_load_2, %temp_I" [fftipeldbonus/fft.cpp:53]   --->   Operation 204 'fadd' 'tmp_8' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 33> <Delay = 3.25>
ST_35 : Operation 205 [1/1] (3.25ns)   --->   "store float %tmp_7, float* %tempout_R_addr_3, align 4" [fftipeldbonus/fft.cpp:52]   --->   Operation 205 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_35 : Operation 206 [1/1] (3.25ns)   --->   "store float %tmp_8, float* %tempout_I_addr_3, align 4" [fftipeldbonus/fft.cpp:53]   --->   Operation 206 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_35 : Operation 207 [1/1] (0.00ns)   --->   "br label %4" [fftipeldbonus/fft.cpp:45]   --->   Operation 207 'br' <Predicate = true> <Delay = 0.00>

State 36 <SV = 6> <Delay = 3.25>
ST_36 : Operation 208 [1/1] (0.00ns)   --->   "%i_3 = phi i11 [ %i_5, %generateoutput ], [ 0, %.preheader.preheader ]"   --->   Operation 208 'phi' 'i_3' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 209 [1/1] (1.88ns)   --->   "%icmp_ln58 = icmp eq i11 %i_3, -1024" [fftipeldbonus/fft.cpp:58]   --->   Operation 209 'icmp' 'icmp_ln58' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 210 [1/1] (0.00ns)   --->   "%empty_23 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1024, i64 1024, i64 1024)"   --->   Operation 210 'speclooptripcount' 'empty_23' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 211 [1/1] (1.63ns)   --->   "%i_5 = add i11 %i_3, 1" [fftipeldbonus/fft.cpp:58]   --->   Operation 211 'add' 'i_5' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 212 [1/1] (0.00ns)   --->   "br i1 %icmp_ln58, label %7, label %generateoutput" [fftipeldbonus/fft.cpp:58]   --->   Operation 212 'br' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 213 [1/1] (0.00ns)   --->   "%zext_ln60 = zext i11 %i_3 to i64" [fftipeldbonus/fft.cpp:60]   --->   Operation 213 'zext' 'zext_ln60' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_36 : Operation 214 [1/1] (0.00ns)   --->   "%tempout_R_addr_1 = getelementptr inbounds [1024 x float]* %tempout_R, i64 0, i64 %zext_ln60" [fftipeldbonus/fft.cpp:60]   --->   Operation 214 'getelementptr' 'tempout_R_addr_1' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_36 : Operation 215 [2/2] (3.25ns)   --->   "%tmp_data_M_real = load float* %tempout_R_addr_1, align 4" [fftipeldbonus/fft.cpp:60]   --->   Operation 215 'load' 'tmp_data_M_real' <Predicate = (!icmp_ln58)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_36 : Operation 216 [1/1] (0.00ns)   --->   "%tempout_I_addr_1 = getelementptr inbounds [1024 x float]* %tempout_I, i64 0, i64 %zext_ln60" [fftipeldbonus/fft.cpp:61]   --->   Operation 216 'getelementptr' 'tempout_I_addr_1' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_36 : Operation 217 [2/2] (3.25ns)   --->   "%tmp_data_M_imag = load float* %tempout_I_addr_1, align 4" [fftipeldbonus/fft.cpp:61]   --->   Operation 217 'load' 'tmp_data_M_imag' <Predicate = (!icmp_ln58)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_36 : Operation 218 [1/1] (1.88ns)   --->   "%tmp_last_V = icmp eq i11 %i_3, 1023" [fftipeldbonus/fft.cpp:64]   --->   Operation 218 'icmp' 'tmp_last_V' <Predicate = (!icmp_ln58)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 7> <Delay = 3.25>
ST_37 : Operation 219 [1/2] (3.25ns)   --->   "%tmp_data_M_real = load float* %tempout_R_addr_1, align 4" [fftipeldbonus/fft.cpp:60]   --->   Operation 219 'load' 'tmp_data_M_real' <Predicate = (!icmp_ln58)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_37 : Operation 220 [1/2] (3.25ns)   --->   "%tmp_data_M_imag = load float* %tempout_I_addr_1, align 4" [fftipeldbonus/fft.cpp:61]   --->   Operation 220 'load' 'tmp_data_M_imag' <Predicate = (!icmp_ln58)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_37 : Operation 221 [1/1] (0.00ns)   --->   "%bitcast_ln162 = bitcast float %tmp_data_M_real to i32" [fftipeldbonus/fft.cpp:65]   --->   Operation 221 'bitcast' 'bitcast_ln162' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_37 : Operation 222 [1/1] (0.00ns)   --->   "%bitcast_ln162_1 = bitcast float %tmp_data_M_imag to i32" [fftipeldbonus/fft.cpp:65]   --->   Operation 222 'bitcast' 'bitcast_ln162_1' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_37 : Operation 223 [1/1] (0.00ns)   --->   "%tmp_data_1 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %bitcast_ln162_1, i32 %bitcast_ln162)" [fftipeldbonus/fft.cpp:65]   --->   Operation 223 'bitconcatenate' 'tmp_data_1' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_37 : Operation 224 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i64P.i1P.i8P(i64* %FFTOUT_V_data, i1* %FFTOUT_V_last_V, i8* %FFTOUT_V_keep_V, i64 %tmp_data_1, i1 %tmp_last_V, i8 -1)" [fftipeldbonus/fft.cpp:65]   --->   Operation 224 'write' <Predicate = (!icmp_ln58)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 38 <SV = 8> <Delay = 0.00>
ST_38 : Operation 225 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str6) nounwind" [fftipeldbonus/fft.cpp:58]   --->   Operation 225 'specloopname' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_38 : Operation 226 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str6)" [fftipeldbonus/fft.cpp:58]   --->   Operation 226 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_38 : Operation 227 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [fftipeldbonus/fft.cpp:59]   --->   Operation 227 'specpipeline' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_38 : Operation 228 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i64P.i1P.i8P(i64* %FFTOUT_V_data, i1* %FFTOUT_V_last_V, i8* %FFTOUT_V_keep_V, i64 %tmp_data_1, i1 %tmp_last_V, i8 -1)" [fftipeldbonus/fft.cpp:65]   --->   Operation 228 'write' <Predicate = (!icmp_ln58)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_38 : Operation 229 [1/1] (0.00ns)   --->   "%empty_24 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str6, i32 %tmp_s)" [fftipeldbonus/fft.cpp:66]   --->   Operation 229 'specregionend' 'empty_24' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_38 : Operation 230 [1/1] (0.00ns)   --->   "br label %.preheader" [fftipeldbonus/fft.cpp:58]   --->   Operation 230 'br' <Predicate = (!icmp_ln58)> <Delay = 0.00>

State 39 <SV = 7> <Delay = 0.00>
ST_39 : Operation 231 [1/1] (0.00ns)   --->   "ret void" [fftipeldbonus/fft.cpp:68]   --->   Operation 231 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', fftipeldbonus/fft.cpp:20) [25]  (1.77 ns)

 <State 2>: 3.25ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', fftipeldbonus/fft.cpp:20) [25]  (0 ns)
	'getelementptr' operation ('FFTIn_R_addr', fftipeldbonus/fft.cpp:24) [41]  (0 ns)
	'store' operation ('store_ln24', fftipeldbonus/fft.cpp:24) of variable 'siu._M_real', fftipeldbonus/fft.h:7->fftipeldbonus/fft.cpp:22 on array 'FFTIn_R', fftipeldbonus/fft.cpp:17 [42]  (3.25 ns)

 <State 3>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', fftipeldbonus/fft.cpp:29) [50]  (1.77 ns)

 <State 4>: 3.25ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', fftipeldbonus/fft.cpp:29) [50]  (0 ns)
	'getelementptr' operation ('FFTIn_R_addr_1', fftipeldbonus/fft.cpp:31) [60]  (0 ns)
	'load' operation ('FFTIn_R_load', fftipeldbonus/fft.cpp:31) on array 'FFTIn_R', fftipeldbonus/fft.cpp:17 [61]  (3.25 ns)

 <State 5>: 6.51ns
The critical path consists of the following:
	'load' operation ('FFTIn_R_load', fftipeldbonus/fft.cpp:31) on array 'FFTIn_R', fftipeldbonus/fft.cpp:17 [61]  (3.25 ns)
	'store' operation ('store_ln31', fftipeldbonus/fft.cpp:31) of variable 'FFTIn_R_load', fftipeldbonus/fft.cpp:31 on array 'tempout_R', fftipeldbonus/fft.cpp:8 [65]  (3.25 ns)

 <State 6>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('stage') with incoming values : ('stage', fftipeldbonus/fft.cpp:38) [75]  (1.77 ns)

 <State 7>: 3.46ns
The critical path consists of the following:
	'phi' operation ('stage') with incoming values : ('stage', fftipeldbonus/fft.cpp:38) [75]  (0 ns)
	'lshr' operation ('lshr_ln43', fftipeldbonus/fft.cpp:43) [85]  (3.46 ns)

 <State 8>: 6.38ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', fftipeldbonus/fft.cpp:55) [89]  (0 ns)
	'mul' operation of DSP[97] ('mul_ln43', fftipeldbonus/fft.cpp:43) [97]  (6.38 ns)

 <State 9>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('W_real_addr', fftipeldbonus/fft.cpp:43) [99]  (0 ns)
	'load' operation ('BFWeight_cos', fftipeldbonus/fft.cpp:43) on array 'W_real' [100]  (3.25 ns)

 <State 10>: 3.25ns
The critical path consists of the following:
	'load' operation ('BFWeight_cos', fftipeldbonus/fft.cpp:43) on array 'W_real' [100]  (3.25 ns)

 <State 11>: 5.81ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('zext_ln42_1', fftipeldbonus/fft.cpp:42) ('i', fftipeldbonus/fft.cpp:45) [105]  (0 ns)
	'add' operation ('i_lower', fftipeldbonus/fft.cpp:46) [110]  (2.55 ns)
	'getelementptr' operation ('tempout_R_addr_2', fftipeldbonus/fft.cpp:47) [112]  (0 ns)
	'load' operation ('tempout_R_load', fftipeldbonus/fft.cpp:47) on array 'tempout_R', fftipeldbonus/fft.cpp:8 [113]  (3.25 ns)

 <State 12>: 3.25ns
The critical path consists of the following:
	'load' operation ('tempout_R_load', fftipeldbonus/fft.cpp:47) on array 'tempout_R', fftipeldbonus/fft.cpp:8 [113]  (3.25 ns)

 <State 13>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_1', fftipeldbonus/fft.cpp:47) [114]  (5.7 ns)

 <State 14>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_1', fftipeldbonus/fft.cpp:47) [114]  (5.7 ns)

 <State 15>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_1', fftipeldbonus/fft.cpp:47) [114]  (5.7 ns)

 <State 16>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_1', fftipeldbonus/fft.cpp:47) [114]  (5.7 ns)

 <State 17>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('temp_R', fftipeldbonus/fft.cpp:47) [118]  (7.26 ns)

 <State 18>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('temp_R', fftipeldbonus/fft.cpp:47) [118]  (7.26 ns)

 <State 19>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('temp_R', fftipeldbonus/fft.cpp:47) [118]  (7.26 ns)

 <State 20>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('temp_R', fftipeldbonus/fft.cpp:47) [118]  (7.26 ns)

 <State 21>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('temp_R', fftipeldbonus/fft.cpp:47) [118]  (7.26 ns)

 <State 22>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_5', fftipeldbonus/fft.cpp:50) [125]  (7.26 ns)

 <State 23>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_5', fftipeldbonus/fft.cpp:50) [125]  (7.26 ns)

 <State 24>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_5', fftipeldbonus/fft.cpp:50) [125]  (7.26 ns)

 <State 25>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_5', fftipeldbonus/fft.cpp:50) [125]  (7.26 ns)

 <State 26>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_5', fftipeldbonus/fft.cpp:50) [125]  (7.26 ns)

 <State 27>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln50', fftipeldbonus/fft.cpp:50) of variable 'tmp_5', fftipeldbonus/fft.cpp:50 on array 'tempout_R', fftipeldbonus/fft.cpp:8 [126]  (3.25 ns)

 <State 28>: 3.25ns
The critical path consists of the following:
	'load' operation ('tempout_R_load_2', fftipeldbonus/fft.cpp:52) on array 'tempout_R', fftipeldbonus/fft.cpp:8 [131]  (3.25 ns)

 <State 29>: 3.25ns
The critical path consists of the following:
	'load' operation ('tempout_R_load_2', fftipeldbonus/fft.cpp:52) on array 'tempout_R', fftipeldbonus/fft.cpp:8 [131]  (3.25 ns)

 <State 30>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_7', fftipeldbonus/fft.cpp:52) [132]  (7.26 ns)

 <State 31>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_7', fftipeldbonus/fft.cpp:52) [132]  (7.26 ns)

 <State 32>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_7', fftipeldbonus/fft.cpp:52) [132]  (7.26 ns)

 <State 33>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_7', fftipeldbonus/fft.cpp:52) [132]  (7.26 ns)

 <State 34>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_7', fftipeldbonus/fft.cpp:52) [132]  (7.26 ns)

 <State 35>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln52', fftipeldbonus/fft.cpp:52) of variable 'tmp_7', fftipeldbonus/fft.cpp:52 on array 'tempout_R', fftipeldbonus/fft.cpp:8 [133]  (3.25 ns)

 <State 36>: 3.25ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', fftipeldbonus/fft.cpp:58) [147]  (0 ns)
	'getelementptr' operation ('tempout_R_addr_1', fftipeldbonus/fft.cpp:60) [157]  (0 ns)
	'load' operation ('__val', fftipeldbonus/fft.cpp:60) on array 'tempout_R', fftipeldbonus/fft.cpp:8 [158]  (3.25 ns)

 <State 37>: 3.25ns
The critical path consists of the following:
	'load' operation ('__val', fftipeldbonus/fft.cpp:60) on array 'tempout_R', fftipeldbonus/fft.cpp:8 [158]  (3.25 ns)

 <State 38>: 0ns
The critical path consists of the following:

 <State 39>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
