{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1729559269078 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1729559269078 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 21 19:07:48 2024 " "Processing started: Mon Oct 21 19:07:48 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1729559269078 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1729559269078 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FAC_P1 -c FAC_P1 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off FAC_P1 -c FAC_P1 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1729559269078 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1729559269504 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1729559269504 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "alu.sv(26) " "Verilog HDL Module Instantiation warning at alu.sv(26): ignored dangling comma in List of Port Connections" {  } { { "alu.sv" "" { Text "C:/Users/tenor/OneDrive/Documentos/Github/Proyecto2FAC/FAC_P1/alu.sv" 26 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Design Software" 0 -1 1729559278471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "C:/Users/tenor/OneDrive/Documentos/Github/Proyecto2FAC/FAC_P1/alu.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729559278471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729559278471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder_2bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file full_adder_2bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder_2bit " "Found entity 1: full_adder_2bit" {  } { { "full_adder_2bit.sv" "" { Text "C:/Users/tenor/OneDrive/Documentos/Github/Proyecto2FAC/FAC_P1/full_adder_2bit.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729559278477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729559278477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unit_adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file unit_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unit_adder " "Found entity 1: unit_adder" {  } { { "unit_adder.sv" "" { Text "C:/Users/tenor/OneDrive/Documentos/Github/Proyecto2FAC/FAC_P1/unit_adder.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729559278477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729559278477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "substractor_2bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file substractor_2bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 substractor_2bit " "Found entity 1: substractor_2bit" {  } { { "substractor_2bit.sv" "" { Text "C:/Users/tenor/OneDrive/Documentos/Github/Proyecto2FAC/FAC_P1/substractor_2bit.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729559278481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729559278481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "andoperation_2bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file andoperation_2bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ANDoperation_2bit " "Found entity 1: ANDoperation_2bit" {  } { { "ANDoperation_2bit.sv" "" { Text "C:/Users/tenor/OneDrive/Documentos/Github/Proyecto2FAC/FAC_P1/ANDoperation_2bit.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729559278485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729559278485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "oroperation_2bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file oroperation_2bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ORoperation_2bit " "Found entity 1: ORoperation_2bit" {  } { { "ORoperation_2bit.sv" "" { Text "C:/Users/tenor/OneDrive/Documentos/Github/Proyecto2FAC/FAC_P1/ORoperation_2bit.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729559278487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729559278487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm.sv 1 1 " "Found 1 design units, including 1 entities, in source file pwm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pwm " "Found entity 1: pwm" {  } { { "pwm.sv" "" { Text "C:/Users/tenor/OneDrive/Documentos/Github/Proyecto2FAC/FAC_P1/pwm.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729559278489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729559278489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file top_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_module " "Found entity 1: top_module" {  } { { "top_module.sv" "" { Text "C:/Users/tenor/OneDrive/Documentos/Github/Proyecto2FAC/FAC_P1/top_module.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729559278492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729559278492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_top_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_top_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_top_module " "Found entity 1: tb_top_module" {  } { { "tb_top_module.sv" "" { Text "C:/Users/tenor/OneDrive/Documentos/Github/Proyecto2FAC/FAC_P1/tb_top_module.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729559278492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729559278492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin_to_7seg.sv 1 1 " "Found 1 design units, including 1 entities, in source file bin_to_7seg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bin_to_7seg " "Found entity 1: bin_to_7seg" {  } { { "bin_to_7seg.sv" "" { Text "C:/Users/tenor/OneDrive/Documentos/Github/Proyecto2FAC/FAC_P1/bin_to_7seg.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729559278497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729559278497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "firtsdecoder_4to2bits.sv 1 1 " "Found 1 design units, including 1 entities, in source file firtsdecoder_4to2bits.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FirtsDecoder_4to2bits " "Found entity 1: FirtsDecoder_4to2bits" {  } { { "FirtsDecoder_4to2bits.sv" "" { Text "C:/Users/tenor/OneDrive/Documentos/Github/Proyecto2FAC/FAC_P1/FirtsDecoder_4to2bits.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729559278499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729559278499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_2bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file reg_2bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_2bit " "Found entity 1: reg_2bit" {  } { { "reg_2bit.sv" "" { Text "C:/Users/tenor/OneDrive/Documentos/Github/Proyecto2FAC/FAC_P1/reg_2bit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729559278501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729559278501 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_module " "Elaborating entity \"top_module\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1729559278519 ""}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "top_module.sv(57) " "Verilog HDL warning at top_module.sv(57): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "top_module.sv" "" { Text "C:/Users/tenor/OneDrive/Documentos/Github/Proyecto2FAC/FAC_P1/top_module.sv" 57 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1729559278519 "|top_module"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "top_module.sv(58) " "Verilog HDL warning at top_module.sv(58): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "top_module.sv" "" { Text "C:/Users/tenor/OneDrive/Documentos/Github/Proyecto2FAC/FAC_P1/top_module.sv" 58 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1729559278519 "|top_module"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "top_module.sv(59) " "Verilog HDL warning at top_module.sv(59): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "top_module.sv" "" { Text "C:/Users/tenor/OneDrive/Documentos/Github/Proyecto2FAC/FAC_P1/top_module.sv" 59 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1729559278519 "|top_module"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "top_module.sv(60) " "Verilog HDL warning at top_module.sv(60): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "top_module.sv" "" { Text "C:/Users/tenor/OneDrive/Documentos/Github/Proyecto2FAC/FAC_P1/top_module.sv" 60 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1729559278519 "|top_module"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FirtsDecoder_4to2bits FirtsDecoder_4to2bits:decoder_inst " "Elaborating entity \"FirtsDecoder_4to2bits\" for hierarchy \"FirtsDecoder_4to2bits:decoder_inst\"" {  } { { "top_module.sv" "decoder_inst" { Text "C:/Users/tenor/OneDrive/Documentos/Github/Proyecto2FAC/FAC_P1/top_module.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729559278534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:alu_inst " "Elaborating entity \"alu\" for hierarchy \"alu:alu_inst\"" {  } { { "top_module.sv" "alu_inst" { Text "C:/Users/tenor/OneDrive/Documentos/Github/Proyecto2FAC/FAC_P1/top_module.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729559278534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder_2bit alu:alu_inst\|full_adder_2bit:add " "Elaborating entity \"full_adder_2bit\" for hierarchy \"alu:alu_inst\|full_adder_2bit:add\"" {  } { { "alu.sv" "add" { Text "C:/Users/tenor/OneDrive/Documentos/Github/Proyecto2FAC/FAC_P1/alu.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729559278534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unit_adder alu:alu_inst\|full_adder_2bit:add\|unit_adder:adder0 " "Elaborating entity \"unit_adder\" for hierarchy \"alu:alu_inst\|full_adder_2bit:add\|unit_adder:adder0\"" {  } { { "full_adder_2bit.sv" "adder0" { Text "C:/Users/tenor/OneDrive/Documentos/Github/Proyecto2FAC/FAC_P1/full_adder_2bit.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729559278534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "substractor_2bit alu:alu_inst\|substractor_2bit:sub " "Elaborating entity \"substractor_2bit\" for hierarchy \"alu:alu_inst\|substractor_2bit:sub\"" {  } { { "alu.sv" "sub" { Text "C:/Users/tenor/OneDrive/Documentos/Github/Proyecto2FAC/FAC_P1/alu.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729559278534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ANDoperation_2bit alu:alu_inst\|ANDoperation_2bit:andmodule " "Elaborating entity \"ANDoperation_2bit\" for hierarchy \"alu:alu_inst\|ANDoperation_2bit:andmodule\"" {  } { { "alu.sv" "andmodule" { Text "C:/Users/tenor/OneDrive/Documentos/Github/Proyecto2FAC/FAC_P1/alu.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729559278534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ORoperation_2bit alu:alu_inst\|ORoperation_2bit:ormodule " "Elaborating entity \"ORoperation_2bit\" for hierarchy \"alu:alu_inst\|ORoperation_2bit:ormodule\"" {  } { { "alu.sv" "ormodule" { Text "C:/Users/tenor/OneDrive/Documentos/Github/Proyecto2FAC/FAC_P1/alu.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729559278545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_2bit reg_2bit:reg_inst " "Elaborating entity \"reg_2bit\" for hierarchy \"reg_2bit:reg_inst\"" {  } { { "top_module.sv" "reg_inst" { Text "C:/Users/tenor/OneDrive/Documentos/Github/Proyecto2FAC/FAC_P1/top_module.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729559278545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pwm pwm:pwm_inst " "Elaborating entity \"pwm\" for hierarchy \"pwm:pwm_inst\"" {  } { { "top_module.sv" "pwm_inst" { Text "C:/Users/tenor/OneDrive/Documentos/Github/Proyecto2FAC/FAC_P1/top_module.sv" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729559278545 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 pwm.sv(34) " "Verilog HDL assignment warning at pwm.sv(34): truncated value with size 32 to match size of target (8)" {  } { { "pwm.sv" "" { Text "C:/Users/tenor/OneDrive/Documentos/Github/Proyecto2FAC/FAC_P1/pwm.sv" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1729559278545 "|top_module|pwm:pwm_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin_to_7seg bin_to_7seg:result_to_7seg " "Elaborating entity \"bin_to_7seg\" for hierarchy \"bin_to_7seg:result_to_7seg\"" {  } { { "top_module.sv" "result_to_7seg" { Text "C:/Users/tenor/OneDrive/Documentos/Github/Proyecto2FAC/FAC_P1/top_module.sv" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729559278545 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1729559278629 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4776 " "Peak virtual memory: 4776 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1729559278676 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 21 19:07:58 2024 " "Processing ended: Mon Oct 21 19:07:58 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1729559278676 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1729559278676 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1729559278676 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1729559278676 ""}
