{"vcs1":{"timestamp_begin":1747136258.590280001, "rt":12.34, "ut":11.78, "st":0.70}}
{"vcselab":{"timestamp_begin":1747136271.016872897, "rt":0.40, "ut":0.28, "st":0.11}}
{"link":{"timestamp_begin":1747136271.473272023, "rt":0.40, "ut":0.19, "st":0.22}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747136257.936369528}
{"VCS_COMP_START_TIME": 1747136257.936369528}
{"VCS_COMP_END_TIME": 1747136272.031808332}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 482988}}
{"vcselab": {"peak_mem": 183888}}
