
---------- Begin Simulation Statistics ----------
final_tick                                 6255158000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  57677                       # Simulator instruction rate (inst/s)
host_mem_usage                                 887208                       # Number of bytes of host memory used
host_op_rate                                   112720                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   173.38                       # Real time elapsed on the host
host_tick_rate                               36077918                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000000                       # Number of instructions simulated
sim_ops                                      19543333                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.006255                       # Number of seconds simulated
sim_ticks                                  6255158000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  11559478                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  7082801                       # number of cc regfile writes
system.cpu.committedInsts                    10000000                       # Number of Instructions Simulated
system.cpu.committedOps                      19543333                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.251032                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.251032                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   1042705                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   504363                       # number of floating regfile writes
system.cpu.idleCycles                          484814                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                87586                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  2186030                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.759027                       # Inst execution rate
system.cpu.iew.exec_refs                      4168117                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1614159                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  771438                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               2682715                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                462                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              5147                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              1729441                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            23377805                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               2553958                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            158501                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              22005981                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   6981                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                675206                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  83059                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                684914                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            803                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        50538                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          37048                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  26712400                       # num instructions consuming a value
system.cpu.iew.wb_count                      21873220                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.595852                       # average fanout of values written-back
system.cpu.iew.wb_producers                  15916636                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.748415                       # insts written-back per cycle
system.cpu.iew.wb_sent                       21956035                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 32106172                       # number of integer regfile reads
system.cpu.int_regfile_writes                17450149                       # number of integer regfile writes
system.cpu.ipc                               0.799340                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.799340                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            397155      1.79%      1.79% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              17104613     77.17%     78.96% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                57839      0.26%     79.22% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 40560      0.18%     79.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               20876      0.09%     79.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     79.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  96      0.00%     79.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     79.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     79.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     79.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     79.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     79.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                14723      0.07%     79.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     79.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               148928      0.67%     80.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   54      0.00%     80.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                67558      0.30%     80.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               93059      0.42%     80.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     80.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     80.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               6151      0.03%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               8      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               5      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt             106      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               1      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult             51      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              2386361     10.77%     91.76% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1289111      5.82%     97.58% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          198601      0.90%     98.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         338631      1.53%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               22164487                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  957755                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             1862756                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       881366                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            1247115                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      495032                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.022334                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  403915     81.59%     81.59% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     81.59% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     81.59% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     81.59% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     81.59% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     81.59% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     81.59% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     81.59% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     81.59% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     81.59% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     81.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      6      0.00%     81.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     81.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                  12800      2.59%     84.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     84.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    316      0.06%     84.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   799      0.16%     84.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     84.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     84.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                  185      0.04%     84.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     84.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     84.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     84.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     84.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     84.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     84.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     84.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     84.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     84.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     84.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     84.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     84.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     84.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     84.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     84.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     84.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     84.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     84.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     84.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     84.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     84.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     84.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     84.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     84.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     84.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     84.44% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  17177      3.47%     87.91% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 19990      4.04%     91.95% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             25323      5.12%     97.07% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite            14521      2.93%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               21304609                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           55030823                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     20991854                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          25965851                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   23373314                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  22164487                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                4491                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         3834394                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             44075                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved           3508                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      4859334                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      12025503                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.843123                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.420272                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             6486384     53.94%     53.94% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              726963      6.05%     59.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              818474      6.81%     66.79% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              870821      7.24%     74.03% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              867088      7.21%     81.24% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              744326      6.19%     87.43% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              821558      6.83%     94.26% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              450329      3.74%     98.01% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              239560      1.99%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        12025503                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.771697                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            121705                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           186731                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              2682715                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1729441                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 8710397                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     54                       # number of misc regfile writes
system.cpu.numCycles                         12510317                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            9181                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    88                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        53083                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        114357                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          461                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       101353                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1268                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       203739                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1268                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                 2626171                       # Number of BP lookups
system.cpu.branchPred.condPredicted           1984865                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             82987                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              1202575                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 1167871                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             97.114192                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  203243                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 40                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          117038                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              88400                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            28638                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         7178                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts         3664506                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             983                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             76488                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     11518965                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.696622                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.692530                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0         6806514     59.09%     59.09% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1         1037327      9.01%     68.10% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2          705848      6.13%     74.22% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3          876299      7.61%     81.83% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          303064      2.63%     84.46% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5          187920      1.63%     86.09% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6          190347      1.65%     87.75% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7          121693      1.06%     88.80% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         1289953     11.20%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     11518965                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             10000000                       # Number of instructions committed
system.cpu.commit.opsCommitted               19543333                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                     3620363                       # Number of memory references committed
system.cpu.commit.loads                       2209546                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                         404                       # Number of memory barriers committed
system.cpu.commit.branches                    2027361                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                     683007                       # Number of committed floating point instructions.
system.cpu.commit.integer                    18974905                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                170739                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass       292571      1.50%      1.50% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     15211791     77.84%     79.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult        56723      0.29%     79.62% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv        38774      0.20%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd        18839      0.10%     79.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     79.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           96      0.00%     79.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     79.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     79.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     79.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     79.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     79.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd        12912      0.07%     79.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu       135123      0.69%     80.68% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           48      0.00%     80.68% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        62266      0.32%     81.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc        89986      0.46%     81.46% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         3687      0.02%     81.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     81.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     81.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     81.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            7      0.00%     81.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     81.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            2      0.00%     81.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt           97      0.00%     81.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            1      0.00%     81.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     81.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult           47      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead      2103869     10.77%     92.24% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      1170769      5.99%     98.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead       105677      0.54%     98.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite       240048      1.23%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     19543333                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       1289953                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data      3385250                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3385250                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      3406169                       # number of overall hits
system.cpu.dcache.overall_hits::total         3406169                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       168648                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         168648                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       169357                       # number of overall misses
system.cpu.dcache.overall_misses::total        169357                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   9576017992                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   9576017992                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   9576017992                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   9576017992                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      3553898                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3553898                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      3575526                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3575526                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.047454                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.047454                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.047366                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.047366                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 56781.094303                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 56781.094303                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 56543.384637                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 56543.384637                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       135789                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          479                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              2759                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               4                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    49.216745                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   119.750000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        46793                       # number of writebacks
system.cpu.dcache.writebacks::total             46793                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        99364                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        99364                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        99364                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        99364                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        69284                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        69284                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        69658                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        69658                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4263380992                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4263380992                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4274378492                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4274378492                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.019495                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.019495                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.019482                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.019482                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 61534.856417                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 61534.856417                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 61362.348790                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 61362.348790                       # average overall mshr miss latency
system.cpu.dcache.replacements                  69138                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2007151                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2007151                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       131802                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        131802                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   6913629500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   6913629500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2138953                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2138953                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.061620                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.061620                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 52454.663055                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 52454.663055                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        99270                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        99270                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        32532                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        32532                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1643574000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1643574000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.015209                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.015209                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 50521.763187                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 50521.763187                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1378099                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1378099                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        36846                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        36846                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   2662388492                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2662388492                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1414945                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1414945                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.026041                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.026041                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 72257.191880                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 72257.191880                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           94                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           94                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        36752                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        36752                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   2619806992                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2619806992                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.025974                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.025974                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 71283.385721                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 71283.385721                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data        20919                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         20919                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          709                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          709                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data        21628                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        21628                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.032782                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.032782                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          374                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          374                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     10997500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     10997500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.017292                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.017292                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 29405.080214                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 29405.080214                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   6255158000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           509.454443                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3475827                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             69650                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             49.904192                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   509.454443                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.995028                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.995028                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           22                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          490                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           7220702                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          7220702                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6255158000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                  2215931                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles               6087022                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   3283460                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                356031                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                  83059                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              1121920                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  7722                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               24392851                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                 36847                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                     2553606                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     1618486                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          5444                       # TLB misses on read requests
system.cpu.dtb.wrMisses                          6674                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6255158000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   6255158000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6255158000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles            2658436                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       13011489                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     2626171                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            1459514                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                       9265913                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  181292                       # Number of cycles fetch has spent squashing
system.cpu.fetch.tlbCycles                        147                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.miscStallCycles                 1159                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          9157                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles           26                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           19                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                   1808438                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                 27318                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.tlbSquashes                        1                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.nisnDist::samples           12025503                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              2.106826                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.244362                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                  7972034     66.29%     66.29% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                   203487      1.69%     67.98% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                   244755      2.04%     70.02% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   246716      2.05%     72.07% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   315535      2.62%     74.70% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                   279890      2.33%     77.02% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                   313609      2.61%     79.63% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   236559      1.97%     81.60% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                  2212918     18.40%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             12025503                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.209920                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.040061                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst      1772106                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1772106                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1772106                       # number of overall hits
system.cpu.icache.overall_hits::total         1772106                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        36331                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          36331                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        36331                       # number of overall misses
system.cpu.icache.overall_misses::total         36331                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   1073347999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   1073347999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   1073347999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   1073347999                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1808437                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1808437                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1808437                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1808437                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.020090                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.020090                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.020090                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.020090                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 29543.585340                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 29543.585340                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 29543.585340                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 29543.585340                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1428                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                21                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           68                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        32212                       # number of writebacks
system.cpu.icache.writebacks::total             32212                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         3600                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         3600                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         3600                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         3600                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst        32731                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        32731                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        32731                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        32731                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    904128500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    904128500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    904128500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    904128500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.018099                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.018099                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.018099                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.018099                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 27623.002658                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 27623.002658                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 27623.002658                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 27623.002658                       # average overall mshr miss latency
system.cpu.icache.replacements                  32212                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1772106                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1772106                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        36331                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         36331                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   1073347999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   1073347999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1808437                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1808437                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.020090                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.020090                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 29543.585340                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 29543.585340                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         3600                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         3600                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        32731                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        32731                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    904128500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    904128500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.018099                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.018099                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 27623.002658                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 27623.002658                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   6255158000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           507.468287                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1804837                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             32731                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             55.141517                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   507.468287                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.991149                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.991149                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           63                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          438                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3649605                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3649605                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6255158000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     1809823                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                          2183                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6255158000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   6255158000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6255158000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                      391023                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                  473162                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                  932                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 803                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 318619                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                 1029                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                   2072                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON   6255158000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                  83059                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  2389954                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 1817830                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           3510                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   3439384                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               4291766                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               23999833                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 25933                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 250633                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  17910                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                3949376                       # Number of times rename has blocked due to SQ full
system.cpu.rename.renamedOperands            27657941                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                    59630803                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 35634686                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   1165220                       # Number of floating rename lookups
system.cpu.rename.committedMaps              22422389                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                  5235431                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      78                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  59                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   1725530                       # count of insts added to the skid buffer
system.cpu.rob.reads                         33359904                       # The number of ROB reads
system.cpu.rob.writes                        46924052                       # The number of ROB writes
system.cpu.thread_0.numInsts                 10000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                   19543333                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                25225                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                15857                       # number of demand (read+write) hits
system.l2.demand_hits::total                    41082                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst               25225                       # number of overall hits
system.l2.overall_hits::.cpu.data               15857                       # number of overall hits
system.l2.overall_hits::total                   41082                       # number of overall hits
system.l2.demand_misses::.cpu.inst               7495                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              53793                       # number of demand (read+write) misses
system.l2.demand_misses::total                  61288                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              7495                       # number of overall misses
system.l2.overall_misses::.cpu.data             53793                       # number of overall misses
system.l2.overall_misses::total                 61288                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    587249500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   3999001500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       4586251000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    587249500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   3999001500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      4586251000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst            32720                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            69650                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               102370                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst           32720                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           69650                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              102370                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.229065                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.772333                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.598691                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.229065                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.772333                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.598691                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78352.168112                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 74340.555463                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 74831.141496                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78352.168112                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 74340.555463                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 74831.141496                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               31919                       # number of writebacks
system.l2.writebacks::total                     31919                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst              11                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  11                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst             11                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 11                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          7484                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         53793                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             61277                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         7484                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        53793                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            61277                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    509977750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   3449577250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3959555000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    509977750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   3449577250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3959555000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.228729                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.772333                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.598584                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.228729                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.772333                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.598584                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68142.403795                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 64126.879891                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 64617.311552                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68142.403795                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 64126.879891                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 64617.311552                       # average overall mshr miss latency
system.l2.replacements                          54339                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        46793                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            46793                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        46793                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        46793                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        31850                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            31850                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        31850                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        31850                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            6                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             6                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.cpu.data                8                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    8                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.cpu.data            8                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                8                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data              1552                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1552                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           35195                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               35195                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   2547083500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2547083500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         36747                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             36747                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.957765                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.957765                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 72370.606620                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 72370.606620                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        35195                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          35195                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   2187394750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2187394750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.957765                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.957765                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 62150.724535                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 62150.724535                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst          25225                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              25225                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         7495                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             7495                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    587249500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    587249500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst        32720                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          32720                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.229065                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.229065                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78352.168112                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78352.168112                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst           11                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            11                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         7484                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         7484                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    509977750                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    509977750                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.228729                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.228729                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68142.403795                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68142.403795                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         14305                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             14305                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        18598                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           18598                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   1451918000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1451918000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        32903                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         32903                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.565237                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.565237                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 78068.501989                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 78068.501989                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data        18598                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        18598                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   1262182500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1262182500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.565237                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.565237                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 67866.571674                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 67866.571674                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   6255158000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7955.743848                       # Cycle average of tags in use
system.l2.tags.total_refs                      203292                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     62531                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.251059                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     214.207449                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      1174.813945                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      6566.722453                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.026148                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.143410                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.801602                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.971160                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2720                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5464                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1689003                       # Number of tag accesses
system.l2.tags.data_accesses                  1689003                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6255158000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     31919.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      7484.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     53784.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000415201750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1945                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1945                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              151780                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              29985                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       61277                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      31919                       # Number of write requests accepted
system.mem_ctrls.readBursts                     61277                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    31919                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      9                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.24                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.42                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 61277                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                31919                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   44273                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   11039                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    5243                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     675                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      33                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    327                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    357                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1681                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1866                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1952                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1964                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1993                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1970                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1970                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1976                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1984                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2014                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1986                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1990                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2009                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1960                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1956                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1947                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         1945                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      31.498201                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     23.867703                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    172.699104                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          1943     99.90%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            1      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7424-7679            1      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1945                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1945                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.401028                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.380338                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.849594                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1566     80.51%     80.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               34      1.75%     82.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              299     15.37%     97.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               37      1.90%     99.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                8      0.41%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1945                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     576                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 3921728                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2042816                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    626.96                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    326.58                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    6228231000                       # Total gap between requests
system.mem_ctrls.avgGap                      66829.38                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       478976                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      3442176                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      2041600                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 76572965.862732797861                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 550294013.356657028198                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 326386639.634042799473                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         7484                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        53793                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        31919                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst    262982250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   1674463750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 144310660500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     35139.26                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     31127.91                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   4521152.31                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       478976                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      3442752                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       3921728                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       478976                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       478976                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      2042816                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      2042816                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         7484                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        53793                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          61277                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        31919                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         31919                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     76572966                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    550386097                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        626959063                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     76572966                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     76572966                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    326581039                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       326581039                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    326581039                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     76572966                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    550386097                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       953540102                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                61268                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               31900                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         4062                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         3861                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         3663                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         3589                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         3865                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         4260                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         4019                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         4035                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         3920                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         3923                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         3870                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         3840                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         3550                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         3430                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         3582                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         3799                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         2051                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         2013                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         1847                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         1820                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         1892                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         2405                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         2319                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         2332                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         2220                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         2184                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         2085                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         1901                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         1674                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         1700                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         1633                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         1824                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               788671000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             306340000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1937446000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                12872.48                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           31622.48                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               47423                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              21934                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            77.40                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           68.76                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        23811                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   250.420058                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   151.222172                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   290.082054                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        10248     43.04%     43.04% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         6359     26.71%     69.75% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         2280      9.58%     79.32% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1139      4.78%     84.10% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          769      3.23%     87.33% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          469      1.97%     89.30% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          333      1.40%     90.70% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          230      0.97%     91.67% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         1984      8.33%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        23811                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               3921152                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            2041600                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              626.866979                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              326.386640                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    7.45                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                4.90                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               2.55                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               74.44                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   6255158000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        90706560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        48211680                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      223867560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      87064380                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 493555920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   2298031950                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy    466796160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    3708234210                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   592.828224                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   1187634500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    208780000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   4858743500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        79303980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        42151065                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      213585960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      79453620                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 493555920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   2211672960                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy    539519520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    3659243025                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   584.996098                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   1371869000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    208780000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   4674509000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   6255158000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              26082                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        31919                       # Transaction distribution
system.membus.trans_dist::CleanEvict            21161                       # Transaction distribution
system.membus.trans_dist::ReadExReq             35195                       # Transaction distribution
system.membus.trans_dist::ReadExResp            35195                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         26082                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       175634                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       175634                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 175634                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      5964544                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      5964544                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 5964544                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             61277                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   61277    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               61277                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   6255158000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            60508250                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           76596250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.2                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             65634                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        78712                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        32212                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           44765                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               8                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              8                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            36747                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           36747                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         32731                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        32903                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        97663                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       208454                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                306117                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      4155648                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      7452352                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               11608000                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           54350                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2043520                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           156728                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.011045                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.104512                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 154997     98.90%     98.90% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1731      1.10%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             156728                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   6255158000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          180874500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          49119953                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         104490976                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
