INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerilogGIT/Verilog/project_learn/project_learn.srcs/sources_1/new/logic_gates.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module logic_gates
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerilogGIT/Verilog/project_learn/project_learn.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerilogGIT/Verilog/project_learn/project_learn.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
