<!-- HTML header for doxygen 1.8.11-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.12"/>
<title>MAX3263X API: mxc_flc_regs_t Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 44px;">
  <td id="projectlogo" style="vertical-align:middle"><img alt="Logo" style="width:144px;height:63px;" src="MI_Logo_Small_Pos_RGB_150dpi.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">MAX3263X API
   &#160;<span id="projectnumber">2.6</span>
   </div>
   <div id="projectbrief">Software Development Kit Overview and API Documentation</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.12 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('structmxc__flc__regs__t.html','');});
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">mxc_flc_regs_t Struct Reference<div class="ingroups"><a class="el" href="group__flc.html">Flash Controller</a> &raquo; <a class="el" href="group__flc__registers.html">Registers</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>Structure type to access the Flash Controller registers with direct 32-bit access to each.  
</p>

<p><code>#include &lt;<a class="el" href="flc__regs_8h_source.html">flc_regs.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a3a0222ae908d2317b3a77f3f8d4ace18"><td class="memItemLeft" align="right" valign="top"><a id="a3a0222ae908d2317b3a77f3f8d4ace18"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__flc__regs__t.html#a3a0222ae908d2317b3a77f3f8d4ace18">faddr</a></td></tr>
<tr class="memdesc:a3a0222ae908d2317b3a77f3f8d4ace18"><td class="mdescLeft">&#160;</td><td class="mdescRight"><b><code>0x0000:</code></b> FLC_FADDR Register - Flash Operation Address <br /></td></tr>
<tr class="separator:a3a0222ae908d2317b3a77f3f8d4ace18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12d3f8a983b63f8b2c56814e2033ad17"><td class="memItemLeft" align="right" valign="top"><a id="a12d3f8a983b63f8b2c56814e2033ad17"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__flc__regs__t.html#a12d3f8a983b63f8b2c56814e2033ad17">fckdiv</a></td></tr>
<tr class="memdesc:a12d3f8a983b63f8b2c56814e2033ad17"><td class="mdescLeft">&#160;</td><td class="mdescRight"><b><code>0x0004:</code></b> FLC_FCKDIV Register - Flash Clock Pulse Divisor <br /></td></tr>
<tr class="separator:a12d3f8a983b63f8b2c56814e2033ad17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abed1216d1e6173f1496e28540ed79cae"><td class="memItemLeft" align="right" valign="top"><a id="abed1216d1e6173f1496e28540ed79cae"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__flc__regs__t.html#abed1216d1e6173f1496e28540ed79cae">ctrl</a></td></tr>
<tr class="memdesc:abed1216d1e6173f1496e28540ed79cae"><td class="mdescLeft">&#160;</td><td class="mdescRight"><b><code>0x0008:</code></b> FLC_CTRL Register - Flash Control Register <br /></td></tr>
<tr class="separator:abed1216d1e6173f1496e28540ed79cae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9305b241536fdce70f2c89469e343d3c"><td class="memItemLeft" align="right" valign="top">__R uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__flc__regs__t.html#a9305b241536fdce70f2c89469e343d3c">rsv00C</a> [6]</td></tr>
<tr class="memdesc:a9305b241536fdce70f2c89469e343d3c"><td class="mdescLeft">&#160;</td><td class="mdescRight"><b><code>0x000C-0x0020:</code></b> RESERVED  <a href="#a9305b241536fdce70f2c89469e343d3c">More...</a><br /></td></tr>
<tr class="separator:a9305b241536fdce70f2c89469e343d3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9c80a4b74e3ad442406f52c094a8a7d"><td class="memItemLeft" align="right" valign="top"><a id="ae9c80a4b74e3ad442406f52c094a8a7d"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__flc__regs__t.html#ae9c80a4b74e3ad442406f52c094a8a7d">intr</a></td></tr>
<tr class="memdesc:ae9c80a4b74e3ad442406f52c094a8a7d"><td class="mdescLeft">&#160;</td><td class="mdescRight"><b><code>0x0024:</code></b> FLC_INTR Register - Flash Controller Interrupt Flags and Enable/Disable 0 <br /></td></tr>
<tr class="separator:ae9c80a4b74e3ad442406f52c094a8a7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e069d15ce4793c1cc241c1339662768"><td class="memItemLeft" align="right" valign="top"><a id="a5e069d15ce4793c1cc241c1339662768"></a>
__R uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__flc__regs__t.html#a5e069d15ce4793c1cc241c1339662768">rsv028</a> [2]</td></tr>
<tr class="memdesc:a5e069d15ce4793c1cc241c1339662768"><td class="mdescLeft">&#160;</td><td class="mdescRight"><b><code>0x0028-0x002C:</code></b> RESERVED <br /></td></tr>
<tr class="separator:a5e069d15ce4793c1cc241c1339662768"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c4b4afe0afbf945c1a8af72fc6869fa"><td class="memItemLeft" align="right" valign="top"><a id="a2c4b4afe0afbf945c1a8af72fc6869fa"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__flc__regs__t.html#a2c4b4afe0afbf945c1a8af72fc6869fa">fdata</a></td></tr>
<tr class="memdesc:a2c4b4afe0afbf945c1a8af72fc6869fa"><td class="mdescLeft">&#160;</td><td class="mdescRight"><b><code>0x0030:</code></b> FLC_FDATA Register - Flash Operation Data Register <br /></td></tr>
<tr class="separator:a2c4b4afe0afbf945c1a8af72fc6869fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88b772b7c5f70fdd89f0dd31782882e4"><td class="memItemLeft" align="right" valign="top">__R uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__flc__regs__t.html#a88b772b7c5f70fdd89f0dd31782882e4">rsv034</a> [7]</td></tr>
<tr class="memdesc:a88b772b7c5f70fdd89f0dd31782882e4"><td class="mdescLeft">&#160;</td><td class="mdescRight"><b><code>0x0034-0x004C:</code></b> RESERVED  <a href="#a88b772b7c5f70fdd89f0dd31782882e4">More...</a><br /></td></tr>
<tr class="separator:a88b772b7c5f70fdd89f0dd31782882e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93af1ccb572988b72068c71afcbe8eb7"><td class="memItemLeft" align="right" valign="top"><a id="a93af1ccb572988b72068c71afcbe8eb7"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__flc__regs__t.html#a93af1ccb572988b72068c71afcbe8eb7">perform</a></td></tr>
<tr class="memdesc:a93af1ccb572988b72068c71afcbe8eb7"><td class="mdescLeft">&#160;</td><td class="mdescRight"><b><code>0x0050:</code></b> FLC_PERFORM Register - Flash Performance Settings <br /></td></tr>
<tr class="separator:a93af1ccb572988b72068c71afcbe8eb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b2e42e4d8d346b2be388776eca2f7e1"><td class="memItemLeft" align="right" valign="top"><a id="a0b2e42e4d8d346b2be388776eca2f7e1"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__flc__regs__t.html#a0b2e42e4d8d346b2be388776eca2f7e1">tacc</a></td></tr>
<tr class="memdesc:a0b2e42e4d8d346b2be388776eca2f7e1"><td class="mdescLeft">&#160;</td><td class="mdescRight"><b><code>0x0054:</code></b> FLC_TACC Register - Flash Read Cycle Config <br /></td></tr>
<tr class="separator:a0b2e42e4d8d346b2be388776eca2f7e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98e96e2a6c3b4e7cb7dd58d1287cf38e"><td class="memItemLeft" align="right" valign="top"><a id="a98e96e2a6c3b4e7cb7dd58d1287cf38e"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__flc__regs__t.html#a98e96e2a6c3b4e7cb7dd58d1287cf38e">tprog</a></td></tr>
<tr class="memdesc:a98e96e2a6c3b4e7cb7dd58d1287cf38e"><td class="mdescLeft">&#160;</td><td class="mdescRight"><b><code>0x0058:</code></b> FLC_TPROG Register - Flash Write Cycle Config <br /></td></tr>
<tr class="separator:a98e96e2a6c3b4e7cb7dd58d1287cf38e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa28a74a9f2e24ea732530f92af7c17d4"><td class="memItemLeft" align="right" valign="top">__R uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__flc__regs__t.html#aa28a74a9f2e24ea732530f92af7c17d4">rsv05C</a> [9]</td></tr>
<tr class="memdesc:aa28a74a9f2e24ea732530f92af7c17d4"><td class="mdescLeft">&#160;</td><td class="mdescRight"><b><code>0x005C-0x007C:</code></b> RESERVED  <a href="#aa28a74a9f2e24ea732530f92af7c17d4">More...</a><br /></td></tr>
<tr class="separator:aa28a74a9f2e24ea732530f92af7c17d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2012b504622ea97c86958f7ff540fe6"><td class="memItemLeft" align="right" valign="top"><a id="ab2012b504622ea97c86958f7ff540fe6"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__flc__regs__t.html#ab2012b504622ea97c86958f7ff540fe6">status</a></td></tr>
<tr class="memdesc:ab2012b504622ea97c86958f7ff540fe6"><td class="mdescLeft">&#160;</td><td class="mdescRight"><b><code>0x0080:</code></b> FLC_STATUS Register - Security Status Flags <br /></td></tr>
<tr class="separator:ab2012b504622ea97c86958f7ff540fe6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad45a47a2400377e1cc3e4db8d43a069a"><td class="memItemLeft" align="right" valign="top">__R uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__flc__regs__t.html#ad45a47a2400377e1cc3e4db8d43a069a">rsv084</a></td></tr>
<tr class="memdesc:ad45a47a2400377e1cc3e4db8d43a069a"><td class="mdescLeft">&#160;</td><td class="mdescRight"><b><code>0x0084:</code></b> RESERVED  <a href="#ad45a47a2400377e1cc3e4db8d43a069a">More...</a><br /></td></tr>
<tr class="separator:ad45a47a2400377e1cc3e4db8d43a069a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afeaef02d1679963ec4129d6ec2b9e2da"><td class="memItemLeft" align="right" valign="top"><a id="afeaef02d1679963ec4129d6ec2b9e2da"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__flc__regs__t.html#afeaef02d1679963ec4129d6ec2b9e2da">security</a></td></tr>
<tr class="memdesc:afeaef02d1679963ec4129d6ec2b9e2da"><td class="mdescLeft">&#160;</td><td class="mdescRight"><b><code>0x0088:</code></b> FLC_SECURITY Register - Flash Controller Security Settings <br /></td></tr>
<tr class="separator:afeaef02d1679963ec4129d6ec2b9e2da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3321d6cdd6473d399f82d9241b003137"><td class="memItemLeft" align="right" valign="top">__R uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__flc__regs__t.html#a3321d6cdd6473d399f82d9241b003137">rsv08C</a> [4]</td></tr>
<tr class="memdesc:a3321d6cdd6473d399f82d9241b003137"><td class="mdescLeft">&#160;</td><td class="mdescRight"><b><code>0x008C-0x0098:</code></b> RESERVED  <a href="#a3321d6cdd6473d399f82d9241b003137">More...</a><br /></td></tr>
<tr class="separator:a3321d6cdd6473d399f82d9241b003137"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51e089335cc52318d63df7b5b0aee506"><td class="memItemLeft" align="right" valign="top"><a id="a51e089335cc52318d63df7b5b0aee506"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__flc__regs__t.html#a51e089335cc52318d63df7b5b0aee506">bypass</a></td></tr>
<tr class="memdesc:a51e089335cc52318d63df7b5b0aee506"><td class="mdescLeft">&#160;</td><td class="mdescRight"><b><code>0x009C:</code></b> FLC_BYPASS Register - Status Flags for DSB Operations <br /></td></tr>
<tr class="separator:a51e089335cc52318d63df7b5b0aee506"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a331580cc6eae299daad0684127de9c09"><td class="memItemLeft" align="right" valign="top">__R uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__flc__regs__t.html#a331580cc6eae299daad0684127de9c09">rsv0A0</a> [24]</td></tr>
<tr class="memdesc:a331580cc6eae299daad0684127de9c09"><td class="mdescLeft">&#160;</td><td class="mdescRight"><b><code>0x00A0-0x00FC:</code></b> RESERVED  <a href="#a331580cc6eae299daad0684127de9c09">More...</a><br /></td></tr>
<tr class="separator:a331580cc6eae299daad0684127de9c09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47c4ab17dffa61cfcb86f30e7f23676e"><td class="memItemLeft" align="right" valign="top"><a id="a47c4ab17dffa61cfcb86f30e7f23676e"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__flc__regs__t.html#a47c4ab17dffa61cfcb86f30e7f23676e">user_option</a></td></tr>
<tr class="memdesc:a47c4ab17dffa61cfcb86f30e7f23676e"><td class="mdescLeft">&#160;</td><td class="mdescRight"><b><code>0x0100:</code></b> FLC_USER_OPTION Register - Used to set DSB Access code and Auto-Lock in info block <br /></td></tr>
<tr class="separator:a47c4ab17dffa61cfcb86f30e7f23676e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a64e6f3c4429bb73e0ee7df16eaf7aa"><td class="memItemLeft" align="right" valign="top">__R uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__flc__regs__t.html#a3a64e6f3c4429bb73e0ee7df16eaf7aa">rsv104</a> [15]</td></tr>
<tr class="memdesc:a3a64e6f3c4429bb73e0ee7df16eaf7aa"><td class="mdescLeft">&#160;</td><td class="mdescRight"><b><code>0x0104-0x013C:</code></b> RESERVED  <a href="#a3a64e6f3c4429bb73e0ee7df16eaf7aa">More...</a><br /></td></tr>
<tr class="separator:a3a64e6f3c4429bb73e0ee7df16eaf7aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad83265ba292807e256a29c47eb6634b"><td class="memItemLeft" align="right" valign="top"><a id="aad83265ba292807e256a29c47eb6634b"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__flc__regs__t.html#aad83265ba292807e256a29c47eb6634b">ctrl2</a></td></tr>
<tr class="memdesc:aad83265ba292807e256a29c47eb6634b"><td class="mdescLeft">&#160;</td><td class="mdescRight"><b><code>0x0140:</code></b> FLC_CTRL2 Register - Flash Control Register 2 <br /></td></tr>
<tr class="separator:aad83265ba292807e256a29c47eb6634b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84423e6dfd07f11971ee5ea12eaf61b6"><td class="memItemLeft" align="right" valign="top"><a id="a84423e6dfd07f11971ee5ea12eaf61b6"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__flc__regs__t.html#a84423e6dfd07f11971ee5ea12eaf61b6">intfl1</a></td></tr>
<tr class="memdesc:a84423e6dfd07f11971ee5ea12eaf61b6"><td class="mdescLeft">&#160;</td><td class="mdescRight"><b><code>0x0144:</code></b> FLC_INTFL1 Register - Interrupt Flags Register 1 <br /></td></tr>
<tr class="separator:a84423e6dfd07f11971ee5ea12eaf61b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8402f44359a3cec40097d73c5cf758a"><td class="memItemLeft" align="right" valign="top"><a id="ac8402f44359a3cec40097d73c5cf758a"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__flc__regs__t.html#ac8402f44359a3cec40097d73c5cf758a">inten1</a></td></tr>
<tr class="memdesc:ac8402f44359a3cec40097d73c5cf758a"><td class="mdescLeft">&#160;</td><td class="mdescRight"><b><code>0x0148:</code></b> FLC_INTEN1 Register - Interrupt Enable/Disable Register 1 <br /></td></tr>
<tr class="separator:ac8402f44359a3cec40097d73c5cf758a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68c21699cb0aa182616a769edff22380"><td class="memItemLeft" align="right" valign="top">__R uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__flc__regs__t.html#a68c21699cb0aa182616a769edff22380">rsv14C</a> [9]</td></tr>
<tr class="memdesc:a68c21699cb0aa182616a769edff22380"><td class="mdescLeft">&#160;</td><td class="mdescRight"><b><code>0x014C-0x016C:</code></b> RESERVED  <a href="#a68c21699cb0aa182616a769edff22380">More...</a><br /></td></tr>
<tr class="separator:a68c21699cb0aa182616a769edff22380"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a050208fd97dc22be27fa024c3920a9d8"><td class="memItemLeft" align="right" valign="top"><a id="a050208fd97dc22be27fa024c3920a9d8"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__flc__regs__t.html#a050208fd97dc22be27fa024c3920a9d8">bl_ctrl</a></td></tr>
<tr class="memdesc:a050208fd97dc22be27fa024c3920a9d8"><td class="mdescLeft">&#160;</td><td class="mdescRight"><b><code>0x0170:</code></b> FLC_BL_CTRL Register - Bootloader Control Register <br /></td></tr>
<tr class="separator:a050208fd97dc22be27fa024c3920a9d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c3e4a3d5aac9c50819e25ecc8807b9e"><td class="memItemLeft" align="right" valign="top"><a id="a2c3e4a3d5aac9c50819e25ecc8807b9e"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__flc__regs__t.html#a2c3e4a3d5aac9c50819e25ecc8807b9e">twk</a></td></tr>
<tr class="memdesc:a2c3e4a3d5aac9c50819e25ecc8807b9e"><td class="mdescLeft">&#160;</td><td class="mdescRight"><b><code>0x0174:</code></b> FLC_TWK Register - PDM33 Register <br /></td></tr>
<tr class="separator:a2c3e4a3d5aac9c50819e25ecc8807b9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f285f0913ca0e3aec94d47f2c13a5f7"><td class="memItemLeft" align="right" valign="top">__R uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__flc__regs__t.html#a6f285f0913ca0e3aec94d47f2c13a5f7">rsv178</a></td></tr>
<tr class="memdesc:a6f285f0913ca0e3aec94d47f2c13a5f7"><td class="mdescLeft">&#160;</td><td class="mdescRight"><b><code>0x0178:</code></b> RESERVED  <a href="#a6f285f0913ca0e3aec94d47f2c13a5f7">More...</a><br /></td></tr>
<tr class="separator:a6f285f0913ca0e3aec94d47f2c13a5f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3f0873c3b78df93c3bd542781ce8b7e"><td class="memItemLeft" align="right" valign="top"><a id="aa3f0873c3b78df93c3bd542781ce8b7e"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__flc__regs__t.html#aa3f0873c3b78df93c3bd542781ce8b7e">slm</a></td></tr>
<tr class="memdesc:aa3f0873c3b78df93c3bd542781ce8b7e"><td class="mdescLeft">&#160;</td><td class="mdescRight"><b><code>0x017C:</code></b> FLC_SLM Register - Sleep Mode Register <br /></td></tr>
<tr class="separator:aa3f0873c3b78df93c3bd542781ce8b7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9b5a3dc6f608d182e086b80061ea524"><td class="memItemLeft" align="right" valign="top">__R uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__flc__regs__t.html#ad9b5a3dc6f608d182e086b80061ea524">rsv180</a> [32]</td></tr>
<tr class="memdesc:ad9b5a3dc6f608d182e086b80061ea524"><td class="mdescLeft">&#160;</td><td class="mdescRight"><b><code>0x0180-0x01FC:</code></b> RESERVED  <a href="#ad9b5a3dc6f608d182e086b80061ea524">More...</a><br /></td></tr>
<tr class="separator:ad9b5a3dc6f608d182e086b80061ea524"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7013043b01e199a70dd6a558a2f1e5a1"><td class="memItemLeft" align="right" valign="top"><a id="a7013043b01e199a70dd6a558a2f1e5a1"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__flc__regs__t.html#a7013043b01e199a70dd6a558a2f1e5a1">disable_xr0</a></td></tr>
<tr class="memdesc:a7013043b01e199a70dd6a558a2f1e5a1"><td class="mdescLeft">&#160;</td><td class="mdescRight"><b><code>0x0200:</code></b> FLC_DISABLE_XR0 Register - Disable Flash Page Exec/Read Register 0 <br /></td></tr>
<tr class="separator:a7013043b01e199a70dd6a558a2f1e5a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a17a0cef37c7909aba54774ea4bec8af3"><td class="memItemLeft" align="right" valign="top"><a id="a17a0cef37c7909aba54774ea4bec8af3"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__flc__regs__t.html#a17a0cef37c7909aba54774ea4bec8af3">disable_xr1</a></td></tr>
<tr class="memdesc:a17a0cef37c7909aba54774ea4bec8af3"><td class="mdescLeft">&#160;</td><td class="mdescRight"><b><code>0x0204:</code></b> FLC_DISABLE_XR1 Register - Disable Flash Page Exec/Read Register 1 <br /></td></tr>
<tr class="separator:a17a0cef37c7909aba54774ea4bec8af3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acdc62e282ecf217898e8f8df2995301c"><td class="memItemLeft" align="right" valign="top"><a id="acdc62e282ecf217898e8f8df2995301c"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__flc__regs__t.html#acdc62e282ecf217898e8f8df2995301c">disable_xr2</a></td></tr>
<tr class="memdesc:acdc62e282ecf217898e8f8df2995301c"><td class="mdescLeft">&#160;</td><td class="mdescRight"><b><code>0x0208:</code></b> FLC_DISABLE_XR2 Register - Disable Flash Page Exec/Read Register 2 <br /></td></tr>
<tr class="separator:acdc62e282ecf217898e8f8df2995301c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44a2c72393db915541bbaf7d36a08482"><td class="memItemLeft" align="right" valign="top"><a id="a44a2c72393db915541bbaf7d36a08482"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__flc__regs__t.html#a44a2c72393db915541bbaf7d36a08482">disable_xr3</a></td></tr>
<tr class="memdesc:a44a2c72393db915541bbaf7d36a08482"><td class="mdescLeft">&#160;</td><td class="mdescRight"><b><code>0x020C:</code></b> FLC_DISABLE_XR3 Register - Disable Flash Page Exec/Read Register 3 <br /></td></tr>
<tr class="separator:a44a2c72393db915541bbaf7d36a08482"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a242cfe67eed258b32c376ca30b65863c"><td class="memItemLeft" align="right" valign="top"><a id="a242cfe67eed258b32c376ca30b65863c"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__flc__regs__t.html#a242cfe67eed258b32c376ca30b65863c">disable_xr4</a></td></tr>
<tr class="memdesc:a242cfe67eed258b32c376ca30b65863c"><td class="mdescLeft">&#160;</td><td class="mdescRight"><b><code>0x0210:</code></b> FLC_DISABLE_XR4 Register - Disable Flash Page Exec/Read Register 4 <br /></td></tr>
<tr class="separator:a242cfe67eed258b32c376ca30b65863c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7c166772fe8682d6fa6c3fd1d5c436e"><td class="memItemLeft" align="right" valign="top"><a id="ae7c166772fe8682d6fa6c3fd1d5c436e"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__flc__regs__t.html#ae7c166772fe8682d6fa6c3fd1d5c436e">disable_xr5</a></td></tr>
<tr class="memdesc:ae7c166772fe8682d6fa6c3fd1d5c436e"><td class="mdescLeft">&#160;</td><td class="mdescRight"><b><code>0x0214:</code></b> FLC_DISABLE_XR5 Register - Disable Flash Page Exec/Read Register 5 <br /></td></tr>
<tr class="separator:ae7c166772fe8682d6fa6c3fd1d5c436e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a493d52ef7f0b7cca4a89ed3ce74eda"><td class="memItemLeft" align="right" valign="top"><a id="a1a493d52ef7f0b7cca4a89ed3ce74eda"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__flc__regs__t.html#a1a493d52ef7f0b7cca4a89ed3ce74eda">disable_xr6</a></td></tr>
<tr class="memdesc:a1a493d52ef7f0b7cca4a89ed3ce74eda"><td class="mdescLeft">&#160;</td><td class="mdescRight"><b><code>0x0218:</code></b> FLC_DISABLE_XR6 Register - Disable Flash Page Exec/Read Register 6 <br /></td></tr>
<tr class="separator:a1a493d52ef7f0b7cca4a89ed3ce74eda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a044201c1a84ff807a35d422af47c166d"><td class="memItemLeft" align="right" valign="top"><a id="a044201c1a84ff807a35d422af47c166d"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__flc__regs__t.html#a044201c1a84ff807a35d422af47c166d">disable_xr7</a></td></tr>
<tr class="memdesc:a044201c1a84ff807a35d422af47c166d"><td class="mdescLeft">&#160;</td><td class="mdescRight"><b><code>0x021C:</code></b> FLC_DISABLE_XR7 Register - Disable Flash Page Exec/Read Register 7 <br /></td></tr>
<tr class="separator:a044201c1a84ff807a35d422af47c166d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c45c8dd9b72506b18f4bf1237aa0198"><td class="memItemLeft" align="right" valign="top">__R uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__flc__regs__t.html#a9c45c8dd9b72506b18f4bf1237aa0198">rsv220</a> [56]</td></tr>
<tr class="memdesc:a9c45c8dd9b72506b18f4bf1237aa0198"><td class="mdescLeft">&#160;</td><td class="mdescRight"><b><code>0x0220-0x02FC:</code></b> RESERVED  <a href="#a9c45c8dd9b72506b18f4bf1237aa0198">More...</a><br /></td></tr>
<tr class="separator:a9c45c8dd9b72506b18f4bf1237aa0198"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4de14bd295219ed1e84746b4081dd84f"><td class="memItemLeft" align="right" valign="top"><a id="a4de14bd295219ed1e84746b4081dd84f"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__flc__regs__t.html#a4de14bd295219ed1e84746b4081dd84f">disable_we0</a></td></tr>
<tr class="memdesc:a4de14bd295219ed1e84746b4081dd84f"><td class="mdescLeft">&#160;</td><td class="mdescRight"><b><code>0x0300:</code></b> FLC_DISABLE_WE0 Register - Disable Flash Page Write/Erase Register 0 <br /></td></tr>
<tr class="separator:a4de14bd295219ed1e84746b4081dd84f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add8e76f56349fa07d9c3e250dc57f03b"><td class="memItemLeft" align="right" valign="top"><a id="add8e76f56349fa07d9c3e250dc57f03b"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__flc__regs__t.html#add8e76f56349fa07d9c3e250dc57f03b">disable_we1</a></td></tr>
<tr class="memdesc:add8e76f56349fa07d9c3e250dc57f03b"><td class="mdescLeft">&#160;</td><td class="mdescRight"><b><code>0x0304:</code></b> FLC_DISABLE_WE1 Register - Disable Flash Page Write/Erase Register 1 <br /></td></tr>
<tr class="separator:add8e76f56349fa07d9c3e250dc57f03b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3379ea16dfdc43a7e159c0897d829b1"><td class="memItemLeft" align="right" valign="top"><a id="ac3379ea16dfdc43a7e159c0897d829b1"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__flc__regs__t.html#ac3379ea16dfdc43a7e159c0897d829b1">disable_we2</a></td></tr>
<tr class="memdesc:ac3379ea16dfdc43a7e159c0897d829b1"><td class="mdescLeft">&#160;</td><td class="mdescRight"><b><code>0x0308:</code></b> FLC_DISABLE_WE2 Register - Disable Flash Page Write/Erase Register 2 <br /></td></tr>
<tr class="separator:ac3379ea16dfdc43a7e159c0897d829b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c5c20c7de4cb9ce33e8cb304a8a4817"><td class="memItemLeft" align="right" valign="top"><a id="a0c5c20c7de4cb9ce33e8cb304a8a4817"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__flc__regs__t.html#a0c5c20c7de4cb9ce33e8cb304a8a4817">disable_we3</a></td></tr>
<tr class="memdesc:a0c5c20c7de4cb9ce33e8cb304a8a4817"><td class="mdescLeft">&#160;</td><td class="mdescRight"><b><code>0x030C:</code></b> FLC_DISABLE_WE3 Register - Disable Flash Page Write/Erase Register 3 <br /></td></tr>
<tr class="separator:a0c5c20c7de4cb9ce33e8cb304a8a4817"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc1ab9489c5fde5b71df390bff8d9c0a"><td class="memItemLeft" align="right" valign="top"><a id="adc1ab9489c5fde5b71df390bff8d9c0a"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__flc__regs__t.html#adc1ab9489c5fde5b71df390bff8d9c0a">disable_we4</a></td></tr>
<tr class="memdesc:adc1ab9489c5fde5b71df390bff8d9c0a"><td class="mdescLeft">&#160;</td><td class="mdescRight"><b><code>0x0310:</code></b> FLC_DISABLE_WE4 Register - Disable Flash Page Write/Erase Register 4 <br /></td></tr>
<tr class="separator:adc1ab9489c5fde5b71df390bff8d9c0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad8b781e13b3312af64047d547c88200"><td class="memItemLeft" align="right" valign="top"><a id="aad8b781e13b3312af64047d547c88200"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__flc__regs__t.html#aad8b781e13b3312af64047d547c88200">disable_we5</a></td></tr>
<tr class="memdesc:aad8b781e13b3312af64047d547c88200"><td class="mdescLeft">&#160;</td><td class="mdescRight"><b><code>0x0314:</code></b> FLC_DISABLE_WE5 Register - Disable Flash Page Write/Erase Register 5 <br /></td></tr>
<tr class="separator:aad8b781e13b3312af64047d547c88200"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d730d8b4069eeae1ce115c7ee1800dd"><td class="memItemLeft" align="right" valign="top"><a id="a1d730d8b4069eeae1ce115c7ee1800dd"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__flc__regs__t.html#a1d730d8b4069eeae1ce115c7ee1800dd">disable_we6</a></td></tr>
<tr class="memdesc:a1d730d8b4069eeae1ce115c7ee1800dd"><td class="mdescLeft">&#160;</td><td class="mdescRight"><b><code>0x0318:</code></b> FLC_DISABLE_WE6 Register - Disable Flash Page Write/Erase Register 6 <br /></td></tr>
<tr class="separator:a1d730d8b4069eeae1ce115c7ee1800dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3428f276cee16bef03a1a9da9e0014a3"><td class="memItemLeft" align="right" valign="top"><a id="a3428f276cee16bef03a1a9da9e0014a3"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__flc__regs__t.html#a3428f276cee16bef03a1a9da9e0014a3">disable_we7</a></td></tr>
<tr class="memdesc:a3428f276cee16bef03a1a9da9e0014a3"><td class="mdescLeft">&#160;</td><td class="mdescRight"><b><code>0x031C:</code></b> FLC_DISABLE_WE7 Register - Disable Flash Page Write/Erase Register 7 <br /></td></tr>
<tr class="separator:a3428f276cee16bef03a1a9da9e0014a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Field Documentation</h2>
<a id="a9305b241536fdce70f2c89469e343d3c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9305b241536fdce70f2c89469e343d3c">&sect;&nbsp;</a></span>rsv00C</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__R uint32_t mxc_flc_regs_t::rsv00C[6]</td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="section warning"><dt>Warning</dt><dd>Do Not Modify Reserved Locations! </dd></dl>

</div>
</div>
<a id="a88b772b7c5f70fdd89f0dd31782882e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a88b772b7c5f70fdd89f0dd31782882e4">&sect;&nbsp;</a></span>rsv034</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__R uint32_t mxc_flc_regs_t::rsv034[7]</td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="section warning"><dt>Warning</dt><dd>Do Not Modify Reserved Locations! </dd></dl>

</div>
</div>
<a id="aa28a74a9f2e24ea732530f92af7c17d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa28a74a9f2e24ea732530f92af7c17d4">&sect;&nbsp;</a></span>rsv05C</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__R uint32_t mxc_flc_regs_t::rsv05C[9]</td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="section warning"><dt>Warning</dt><dd>Do Not Modify Reserved Locations! </dd></dl>

</div>
</div>
<a id="ad45a47a2400377e1cc3e4db8d43a069a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad45a47a2400377e1cc3e4db8d43a069a">&sect;&nbsp;</a></span>rsv084</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__R uint32_t mxc_flc_regs_t::rsv084</td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="section warning"><dt>Warning</dt><dd>Do Not Modify Reserved Locations! </dd></dl>

</div>
</div>
<a id="a3321d6cdd6473d399f82d9241b003137"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3321d6cdd6473d399f82d9241b003137">&sect;&nbsp;</a></span>rsv08C</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__R uint32_t mxc_flc_regs_t::rsv08C[4]</td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="section warning"><dt>Warning</dt><dd>Do Not Modify Reserved Locations! </dd></dl>

</div>
</div>
<a id="a331580cc6eae299daad0684127de9c09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a331580cc6eae299daad0684127de9c09">&sect;&nbsp;</a></span>rsv0A0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__R uint32_t mxc_flc_regs_t::rsv0A0[24]</td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="section warning"><dt>Warning</dt><dd>Do Not Modify Reserved Locations! </dd></dl>

</div>
</div>
<a id="a3a64e6f3c4429bb73e0ee7df16eaf7aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3a64e6f3c4429bb73e0ee7df16eaf7aa">&sect;&nbsp;</a></span>rsv104</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__R uint32_t mxc_flc_regs_t::rsv104[15]</td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="section warning"><dt>Warning</dt><dd>Do Not Modify Reserved Locations! </dd></dl>

</div>
</div>
<a id="a68c21699cb0aa182616a769edff22380"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a68c21699cb0aa182616a769edff22380">&sect;&nbsp;</a></span>rsv14C</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__R uint32_t mxc_flc_regs_t::rsv14C[9]</td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="section warning"><dt>Warning</dt><dd>Do Not Modify Reserved Locations! </dd></dl>

</div>
</div>
<a id="a6f285f0913ca0e3aec94d47f2c13a5f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f285f0913ca0e3aec94d47f2c13a5f7">&sect;&nbsp;</a></span>rsv178</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__R uint32_t mxc_flc_regs_t::rsv178</td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="section warning"><dt>Warning</dt><dd>Do Not Modify Reserved Locations! </dd></dl>

</div>
</div>
<a id="ad9b5a3dc6f608d182e086b80061ea524"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad9b5a3dc6f608d182e086b80061ea524">&sect;&nbsp;</a></span>rsv180</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__R uint32_t mxc_flc_regs_t::rsv180[32]</td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="section warning"><dt>Warning</dt><dd>Do Not Modify Reserved Locations! </dd></dl>

</div>
</div>
<a id="a9c45c8dd9b72506b18f4bf1237aa0198"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c45c8dd9b72506b18f4bf1237aa0198">&sect;&nbsp;</a></span>rsv220</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__R uint32_t mxc_flc_regs_t::rsv220[56]</td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="section warning"><dt>Warning</dt><dd>Do Not Modify Reserved Locations! </dd></dl>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li><a class="el" href="flc__regs_8h_source.html">flc_regs.h</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.8.12-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="structmxc__flc__regs__t.html">mxc_flc_regs_t</a></li>
    <li class="footer">
    <a href="http://www.maximintegrated.com/index.html">
    <img class="footer" align="middle" src="MI_Logo_Small_Footer_RGB_150dpi.png" alt="Maxim Integrated"/></a> 2.6 </li>
  </ul>
</div>
</body>
</html>
