#ifndef __FES_REGS_H
#define __FES_REGS_H

/* switch registers */
#define FES_ID0					0x0000
#define FES_ID1					0x0002
#define FES_CFG_ID				0x0004
#define FES_SVN_ID0				0x0006
#define FES_SVN_ID1				0x0008
#define FES_CFG_ID2				0x000a
#define FES_GENERAL				0x0010
#define   GENERAL_MGMT_TRAILER_LEN_MASK		0x000c
#define   GENERAL_MGMT_TRAILER_LEN_8BIT		0x0000
#define   GENERAL_MGMT_TRAILER_LEN_16BIT	0x0004
#define   GENERAL_POLICIER_SMAC			BIT(8)
#define   GENERAL_TIME_TRAILER			BIT(9)
#define   GENERAL_MODIFY_SYNC_FRAMES		BIT(10)
#define   GENERAL_PTP_MODE_MASK			0x1800
#define   GENERAL_PTP_MODE_L4			0x0000
#define   GENERAL_PTP_MODE_L2			0x1000
#define   GENERAL_CORRECTION_DISABLE		BIT(13)
#define   GENERAL_CLEAR_DMAC_TABLE		BIT(14)
#define   GENERAL_SOFTWARE_RESET		BIT(15)
#define FES_MT_CLEAR_MASK			0x0012
#define FES_DMEM_FILL_LEVEL			0x0016
#define FES_SEQ_MEM_FILL_LEVEL			0x0018
#define FES_ADDRESS_AGING			0x0020
#define   ADDRESS_AGING_LIFETIME_MASK		0x007f
#define   ADDRESS_AGING_ENTRY_FORGET_TIME_MASK	0x0700
#define   ADDRESS_AGING_ENTRY_FORGET_TIME_SHIFT	8
#define FES_AGING_BASE_TIME_LO			0x0022
#define FES_AGING_BASE_TIME_HI			0x0024
#define FES_AUTH_STATUS				0x0026
#define FES_TS_CTRL_TX				0x0028
#define FES_TS_CTRL_RX				0x002a
#define FES_INT_MASK				0x002c
#define  INT_MASK_TX_TIMESTAMP			BIT(0)
#define  INT_MASK_RX_TIMESTAMP			BIT(1)
#define  INT_MASK_RX_ERROR			BIT(2)
#define  INT_MASK_CONGESTED			BIT(3)
#define FES_INT_STATUS				0x002e
#define  INT_STATUS_TX_TIMESTAMP		BIT(0)
#define  INT_STATUS_RX_TIMESTAMP		BIT(1)
#define  INT_STATUS_RX_ERROR			BIT(2)
#define  INT_STATUS_CONGESTED			BIT(3)
#define FES_MAC_TABLE(i)			(0x0200 + 2 * (i))
#define   MAC_TABLE0_TRANSFER			BIT(15)
#define   MAC_TABLE0_PORT_MASK			0x000f
#define FES_SMAC_CMD				0x0220
#define   SMAC_CMD_ROW_MASK			0x0fff
#define   SMAC_CMD_COLUMN_MASK			0x3000
#define   SMAC_CMD_COLUMN_SHIFT			12
#define   SMAC_CMD_WRITE			BIT(14)
#define   SMAC_CMD_TRANSFER			BIT(15)
#define FES_SMAC_CFG				0x0222
#define   SMAC_CFG_COLn_XOR			0
#define   SMAC_CFG_COLn_XOR_VLAN		1
#define   SMAC_CFG_COL0_SHIFT			0
#define   SMAC_CFG_COL1_SHIFT			2
#define   SMAC_CFG_COL2_SHIFT			4
#define   SMAC_CFG_COL3_SHIFT			6
#define FES_SMAC_TABLE(i)			(0x0230 + 2 * (i))
#define   SMAC_TABLE0_FRAME_PRIORITY_MASK	0x0700
#define   SMAC_TABLE0_FRAME_PRIORITY_SHIFT	8
#define   SMAC_TABLE0_MODIFY_PRIORITY		BIT(11)
#define   SMAC_TABLE0_MATCH_VLAN		BIT(12)
#define   SMAC_TABLE0_POLICIER_PRIORITY_LOW	BIT(13)
#define   SMAC_TABLE0_NO_PRP_TRAILER		BIT(14)
#define   SMAC_TABLE0_ENTRY_USED		BIT(15)
#define   SMAC_TABLE4_PORT_FORWARD_MASK_MASK	0x0fff
#define   SMAC_TABLE5_POLICED_PORTS_MASK	0x0fff
#define   SMAC_TABLE6_POLICIER_NUMBER_MASK	0x0fff
#define   SMAC_TABLE7_VLAN_MASK			0x0fff
#define FES_TX_TS_NS_LO(i)			(0x2000 + 0x80 * (i))
#define FES_TX_TS_NS_HI(i)			(0x2002 + 0x80 * (i))
#define FES_TX_TS_S_LO(i)			(0x2004 + 0x80 * (i))
#define FES_TX_TS_S_HI(i)			(0x2006 + 0x80 * (i))
#define FES_TX_TS_HDR_BASE(i)			(0x200e + 0x80 * (i))
#define FES_RX_TS_NS_LO(i)			(0x2200 + 0x80 * (i))
#define FES_RX_TS_NS_HI(i)			(0x2202 + 0x80 * (i))
#define FES_RX_TS_S_LO(i)			(0x2204 + 0x80 * (i))
#define FES_RX_TS_S_HI(i)			(0x2206 + 0x80 * (i))
#define FES_RX_TS_HDR_BASE(i)			(0x220e + 0x80 * (i))
#define FES_VLAN(i)				(0x4000 + 2 * (i))
#define FES_FES_PORT_HIGH			0x6000
#define FES_COUNTERS				0x6002
#define FES_CT_PORTS				0x6004
#define FES_TS_PORTS				0x6006
#define FES_SMAC_TABLE_ROWS			0x6008
#define FES_POLICING				0x600a
#define FES_POLICIERS				0x600c
#define FES_QUEUES				0x600e
#define FES_SHAPERS				0x6012
#define FES_GIGABIT				0x6014
#define FES_HSR_PORTS				0x6016
#define FES_PRP_PORTS				0x6018
#define FES_SCHEDULED_PORTS			0x601a
#define FES_PREEMPTABLE_PORTS			0x601c
#define FES_MACSEC				0x601e
#define FES_MACSEC_CIPHER			0x6020
#define FES_CFG_CLK_FREQ			0x6100
#define FES_DEBUG_IN				0x6110

/* port registers */
#define FES_PORT_STATE				0x0000
#define   PORT_STATE_FWD_STATE_MASK		0x0003
#define   PORT_STATE_FWD_STATE_FORWARDING	0x0000
#define   PORT_STATE_FWD_STATE_LEARNING		0x0001
#define   PORT_STATE_FWD_STATE_DISABLED		0x0002
#define   PORT_STATE_MGMT_STATE_MASK		0x000c
#define   PORT_STATE_MGMT_STATE_NORMAL		0x0000
#define   PORT_STATE_MGMT_STATE_MGMT		0x0004
#define   PORT_STATE_HW_MODE_MASK		0x0030
#define   PORT_STATE_SPEED_SEL_MASK		0x0300
#define   PORT_STATE_SPEED_SEL_EXT		0x0000
#define   PORT_STATE_SPEED_SEL_1000		0x0100
#define   PORT_STATE_SPEED_SEL_100		0x0200
#define   PORT_STATE_SPEED_SEL_10		0x0300
#define   PORT_STATE_CUR_SPEED_MASK		0x0c00
#define   PORT_STATE_CUR_SPEED_1000		0x0400
#define   PORT_STATE_CUR_SPEED_100		0x0800
#define   PORT_STATE_CUR_SPEED_10		0x0c00
#define   PORT_STATE_RX_CUT_THROUGH		BIT(15)
#define FES_PORT_VLAN				0x0010
#define   PORT_VLAN_DFL_VLAN_MASK		0x0fff
#define   PORT_VLAN_DFL_PCP_MASK		0x7000
#define   PORT_VLAN_DFL_PCP_SHIFT		12
#define   PORT_VLAN_TAGGED			BIT(15)
#define FES_PORT_VLAN0_MAPPING			0x0012
#define FES_PORT_FWD_MASK			0x0014
#define FES_PORT_VLAN_PRIO_LO			0x0016
#define FES_PORT_VLAN_PRIO_HI			0x0018
#define FES_PORT_TX_CT				0x001a
#define FES_PORT_TX_PREE0			0x001c
#define FES_PORT_TX_PREE1			0x001e
#define   PORT_TX_PREE1_FRAG_SIZE_60		0
#define   PORT_TX_PREE1_FRAG_SIZE_124		1
#define   PORT_TX_PREE1_FRAG_SIZE_188		2
#define   PORT_TX_PREE1_FRAG_SIZE_252		3
#define FES_PORT_POLICIER_CMD			0x0020
#define   PORT_POLICIER_CMD_WRITE		BIT(14)
#define   PORT_POLICIER_CMD_TRANSFER		BIT(15)
#define FES_PORT_POLICIER0			0x0028
#define FES_PORT_POLICIER1			0x002a
#define   PORT_POLICIER1_BASIC_RATE_MASK	0x00ff
#define   PORT_POLICIER1_RATE_SCALE_MASK	0x0700
#define   PORT_POLICIER1_RATE_SCALE_SHIFT	8
#define   PORT_POLICIER1_POLICED_MASK		0xc000
#define   PORT_POLICIER1_POLICED_DROPPED_NONE	0x0000
#define   PORT_POLICIER1_POLICED_DROPPED_LOW	0x4000
#define   PORT_POLICIER1_POLICED_DROPPED_HIGH	0x8000
#define FES_PORT_SHAPER(i)			(0x0030 + 2 * (i))
#define FES_PORT_FRAMESIZE(i)			(0x0040 + 2 * (i))
#define FES_PORT_HSR_CFG			0x2000
#define   PORT_HSR_CFG_ENABLE			BIT(0)
#define   PORT_HSR_CFG_MODE_H			0
#define   PORT_HSR_CFG_MODE_X			BIT(6)
#define   PORT_HSR_CFG_HSR_MODE			0
#define   PORT_HSR_CFG_PRP_MODE			BIT(8)
#define   PORT_HSR_CFG_REDUNDANT_PORT		0
#define   PORT_HSR_CFG_INTERLINK_PORT		BIT(9)
#define   PORT_HSR_CFG_LANID_A			0
#define   PORT_HSR_CFG_LANID_B			BIT(10)
#define   PORT_HSR_CFG_NETID_MASK		0x3800
#define   PORT_HSR_CFG_NETID_SHIFT		11
#define   PORT_HSR_CFG_PATHID_MASK		0x3c00
#define   PORT_HSR_CFG_PATHID_SHIFT		10
          /* PathId overlaps with LanId and NetId */
#define   PORT_HSR_CFG_LANID_INPUT_PORT		0
#define   PORT_HSR_CFG_LANID_OUTPUT_PORT	BIT(14)
#define FES_PORT_PTP_RX_SYNC_DELAY_SUBNS	0x4000
#define FES_PORT_PTP_RX_SYNC_DELAY_NS_LOW	0x4002
#define FES_PORT_PTP_RX_SYNC_DELAY_NS_HIGH	0x4004
#define FES_PORT_PTP_RX_EVENT_DELAY_SUBNS	0x4008
#define FES_PORT_PTP_RX_EVENT_DELAY_NS		0x400a
#define FES_PORT_PTP_TX_EVENT_DELAY_SUBNS	0x4010
#define FES_PORT_PTP_TX_EVENT_DELAY_NS		0x4012
#define FES_PORT_CNT_CTRL			0x6000
#define  PORT_CNT_CTRL_CAPTURE			BIT(0)
#define FES_PORT_RX_GOOD_OCTETS_L		0x6200
#define FES_PORT_RX_GOOD_OCTETS_H		0x6202
#define FES_PORT_RX_BAD_OCTETS_L		0x6204
#define FES_PORT_RX_BAD_OCTETS_H		0x6206
#define FES_PORT_RX_UNICAST_L			0x6208
#define FES_PORT_RX_UNICAST_H			0x620a
#define FES_PORT_RX_BROADCAST_L			0x620c
#define FES_PORT_RX_BROADCAST_H			0x620e
#define FES_PORT_RX_MULTICAST_L			0x6210
#define FES_PORT_RX_MULTICAST_H			0x6212
#define FES_PORT_RX_UNDERSIZE_L			0x6214
#define FES_PORT_RX_UNDERSIZE_H			0x6216
#define FES_PORT_RX_FRAGMENTS_L			0x6218
#define FES_PORT_RX_FRAGMENTS_H			0x621a
#define FES_PORT_RX_OVERSIZE_L			0x621c
#define FES_PORT_RX_OVERSIZE_H			0x621e
#define FES_PORT_RX_JABBER_L			0x6220
#define FES_PORT_RX_JABBER_H			0x6222
#define FES_PORT_RX_ERR_L			0x6224
#define FES_PORT_RX_ERR_H			0x6226
#define FES_PORT_RX_CRC_L			0x6228
#define FES_PORT_RX_CRC_H			0x622a
#define FES_PORT_RX_64_L			0x622c
#define FES_PORT_RX_64_H			0x622e
#define FES_PORT_RX_65_127_L			0x6230
#define FES_PORT_RX_65_127_H			0x6232
#define FES_PORT_RX_128_255_L			0x6234
#define FES_PORT_RX_128_255_H			0x6236
#define FES_PORT_RX_256_511_L			0x6238
#define FES_PORT_RX_256_511_H			0x623a
#define FES_PORT_RX_512_1023_L			0x623c
#define FES_PORT_RX_512_1023_H			0x623e
#define FES_PORT_RX_1024_1536_L			0x6240
#define FES_PORT_RX_1024_1536_H			0x6242
#define FES_PORT_RX_HSRPRP_L			0x6244
#define FES_PORT_RX_HSRPRP_H			0x6246
#define FES_PORT_RX_WRONGLAN_L			0x6248
#define FES_PORT_RX_WRONGLAN_H			0x624a
#define FES_PORT_RX_DUPLICATE_L			0x624c
#define FES_PORT_RX_DUPLICATE_H			0x624e
#define FES_PORT_FULL_DROP_L			0x6254
#define FES_PORT_FULL_DROP_H			0x6256
#define FES_PORT_RX_POLICED_L			0x6258
#define FES_PORT_RX_POLICED_H			0x625a
#define FES_PORT_RX_PREEMPT_SMD_ERR_L		0x625c
#define FES_PORT_RX_PREEMPT_SMD_ERR_H		0x625e
#define FES_PORT_RX_MACSEC_UNTAGGED_L		0x6260
#define FES_PORT_RX_MACSEC_UNTAGGED_H		0x6262
#define FES_PORT_RX_MACSEC_NOTSUPP_L		0x6264
#define FES_PORT_RX_MACSEC_NOTSUPP_H		0x6266
#define FES_PORT_RX_MACSEC_UNKNOWNSCI_L		0x6268
#define FES_PORT_RX_MACSEC_UNKNOWNSCI_H		0x626a
#define FES_PORT_RX_MACSEC_NOTVALID_L		0x626c
#define FES_PORT_RX_MACSEC_NOTVALID_H		0x626e
#define FES_PORT_RX_MACSEC_LATE_L		0x6270
#define FES_PORT_RX_MACSEC_LATE_H		0x6272
#define FES_PORT_RX_PREEMPT_ASS_ERR_L		0x6274
#define FES_PORT_RX_PREEMPT_ASS_ERR_H		0x6276
#define FES_PORT_RX_PREEMPT_ASS_OK_L		0x6278
#define FES_PORT_RX_PREEMPT_ASS_OK_H		0x627a
#define FES_PORT_RX_PREEMPT_FRAG_CNT_L		0x627c
#define FES_PORT_RX_PREEMPT_FRAG_CNT_H		0x627e
#define FES_PORT_TX_OCTETS_L			0x6280
#define FES_PORT_TX_OCTETS_H			0x6282
#define FES_PORT_TX_UNICAST_L			0x6284
#define FES_PORT_TX_UNICAST_H			0x6286
#define FES_PORT_TX_BROADCAST_L			0x6288
#define FES_PORT_TX_BROADCAST_H			0x628a
#define FES_PORT_TX_MULTICAST_L			0x628c
#define FES_PORT_TX_MULTICAST_H			0x628e
#define FES_PORT_TX_HSRPRP_L			0x6290
#define FES_PORT_TX_HSRPRP_H			0x6292
#define FES_PORT_TX_OVERRUN_L			0x62a0
#define FES_PORT_TX_OVERRUN_H			0x62a2
#define FES_PORT_TX_PREEMPTFRAG_CNT_L		0x62a4
#define FES_PORT_TX_PREEMPTFRAG_CNT_H		0x62a6
#define FES_PORT_PRIQ_DROP_L			0x62c0
#define FES_PORT_PRIQ_DROP_H			0x62c2
#define FES_PORT_EARLY_DROP_L			0x62c4
#define FES_PORT_EARLY_DROP_H			0x62c6

#define FES_PORT_TX_TS_NS_LO(i)			(0xc000 + 0x80 * (i))
#define FES_PORT_TX_TS_NS_HI(i)			(0xc002 + 0x80 * (i))
#define FES_PORT_TX_TS_S_LO(i)			(0xc004 + 0x80 * (i))
#define FES_PORT_TX_TS_S_HI(i)			(0xc006 + 0x80 * (i))
#define FES_PORT_TX_TS_HDR_BASE(i)		(0xc00e + 0x80 * (i))
#define FES_PORT_RX_TS_NS_LO(i)			(0xc200 + 0x80 * (i))
#define FES_PORT_RX_TS_NS_HI(i)			(0xc202 + 0x80 * (i))
#define FES_PORT_RX_TS_S_LO(i)			(0xc204 + 0x80 * (i))
#define FES_PORT_RX_TS_S_HI(i)			(0xc206 + 0x80 * (i))
#define FES_PORT_RX_TS_HDR_BASE(i)		(0xc20e + 0x80 * (i))
#define FES_PORT_TS_CTRL_TX			0xc400
#define FES_PORT_TS_CTRL_RX			0xc402

#define FRTC_GENERAL			0x0000
#define FRTC_CUR_NSEC			0x1000
#define FRTC_CUR_SEC			0x1008
#define FRTC_TIME_CC			0x1010
#define FRTC_STEP_SIZE			0x1020
#define FRTC_ADJUST_NSEC		0x1030
#define FRTC_ADJUST_SEC			0x1038
#define FRTC_TIME_CMD			0x1040
#define   TIME_CMD_ADJUST_TIME		BIT(0)
#define   TIME_CMD_ADJUST_STEP		BIT(1)
#define   TIME_CMD_READ_TIME		BIT(2)
#define   TIME_CMD_ADJUST_TIME_MODE	BIT(3)

#define FES_MDIO_ADDR 0x84

#endif /* __FES_REGS_H */
