`timescale 1ps / 1ps
module module_0 (
    output id_1,
    output logic id_2
);
  assign #(id_1) id_2 = id_1;
  id_3 id_4 (
      .id_2(id_1),
      .id_2(id_2)
  );
  assign id_4 = id_4;
endmodule
