###############################################################
#  Generated by:      Cadence Innovus 15.23-s045_1
#  OS:                Linux x86_64(Host ID ieng6-ece-19.ucsd.edu)
#  Generated on:      Mon Mar  3 16:56:12 2025
#  Design:            fullchip
#  Command:           report_timing -max_paths 5 > ${design}.post_route.timing.rpt
###############################################################
Path 1: VIOLATED Late External Delay Assertion 
Endpoint:   out[17]                                     (^) checked with  
leading edge of 'clk'
Beginpoint: core_instance/psum_mem_instance/Q_reg_17_/Q (^) triggered by  
leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  1.725
= Slack Time                   -0.925
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  1.505
     = Beginpoint Arrival Time       1.505
     +-----------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                           |             |        |       |  Time   |   Time   | 
     |-------------------------------------------+-------------+--------+-------+---------+----------| 
     | core_instance/psum_mem_instance/Q_reg_17_ | CP ^        |        |       |   1.505 |    0.581 | 
     | core_instance/psum_mem_instance/Q_reg_17_ | CP ^ -> Q ^ | EDFQD1 | 0.218 |   1.724 |    0.799 | 
     |                                           | out[17] ^   |        | 0.001 |   1.725 |    0.800 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Late External Delay Assertion 
Endpoint:   out[4]                                     (^) checked with  
leading edge of 'clk'
Beginpoint: core_instance/psum_mem_instance/Q_reg_4_/Q (^) triggered by  
leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  1.714
= Slack Time                   -0.914
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  1.498
     = Beginpoint Arrival Time       1.498
     +----------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                          |             |        |       |  Time   |   Time   | 
     |------------------------------------------+-------------+--------+-------+---------+----------| 
     | core_instance/psum_mem_instance/Q_reg_4_ | CP ^        |        |       |   1.498 |    0.583 | 
     | core_instance/psum_mem_instance/Q_reg_4_ | CP ^ -> Q ^ | EDFQD1 | 0.215 |   1.713 |    0.799 | 
     |                                          | out[4] ^    |        | 0.001 |   1.714 |    0.800 | 
     +----------------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Late External Delay Assertion 
Endpoint:   out[8]                                     (^) checked with  
leading edge of 'clk'
Beginpoint: core_instance/psum_mem_instance/Q_reg_8_/Q (^) triggered by  
leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  1.709
= Slack Time                   -0.909
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  1.498
     = Beginpoint Arrival Time       1.498
     +----------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                          |             |        |       |  Time   |   Time   | 
     |------------------------------------------+-------------+--------+-------+---------+----------| 
     | core_instance/psum_mem_instance/Q_reg_8_ | CP ^        |        |       |   1.498 |    0.588 | 
     | core_instance/psum_mem_instance/Q_reg_8_ | CP ^ -> Q ^ | EDFQD1 | 0.211 |   1.708 |    0.799 | 
     |                                          | out[8] ^    |        | 0.001 |   1.709 |    0.800 | 
     +----------------------------------------------------------------------------------------------+ 
Path 4: VIOLATED Late External Delay Assertion 
Endpoint:   out[15]                                     (v) checked with  
leading edge of 'clk'
Beginpoint: core_instance/psum_mem_instance/Q_reg_15_/Q (v) triggered by  
leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  1.704
= Slack Time                   -0.904
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  1.498
     = Beginpoint Arrival Time       1.498
     +-----------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                           |             |        |       |  Time   |   Time   | 
     |-------------------------------------------+-------------+--------+-------+---------+----------| 
     | core_instance/psum_mem_instance/Q_reg_15_ | CP ^        |        |       |   1.498 |    0.594 | 
     | core_instance/psum_mem_instance/Q_reg_15_ | CP ^ -> Q v | EDFQD1 | 0.205 |   1.703 |    0.799 | 
     |                                           | out[15] v   |        | 0.001 |   1.704 |    0.800 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 5: VIOLATED Late External Delay Assertion 
Endpoint:   out[12]                                     (v) checked with  
leading edge of 'clk'
Beginpoint: core_instance/psum_mem_instance/Q_reg_12_/Q (v) triggered by  
leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  1.701
= Slack Time                   -0.901
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  1.498
     = Beginpoint Arrival Time       1.498
     +-----------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                           |             |        |       |  Time   |   Time   | 
     |-------------------------------------------+-------------+--------+-------+---------+----------| 
     | core_instance/psum_mem_instance/Q_reg_12_ | CP ^        |        |       |   1.498 |    0.597 | 
     | core_instance/psum_mem_instance/Q_reg_12_ | CP ^ -> Q v | EDFQD1 | 0.202 |   1.700 |    0.799 | 
     |                                           | out[12] v   |        | 0.001 |   1.701 |    0.800 | 
     +-----------------------------------------------------------------------------------------------+ 

