GNATdoc.Documentation = {
  "label": "Vhdl.Ieee.Std_Logic_Unsigned",
  "qualifier": "",
  "summary": [
  ],
  "description": [
  ],
  "entities": [
    {
      "entities": [
        {
          "label": "Sign_Kind",
          "qualifier": "",
          "line": 18,
          "column": 9,
          "src": "srcs/vhdl-ieee-std_logic_unsigned.ads.html",
          "summary": [
          ],
          "description": [
            {
              "kind": "code",
              "children": [
                {
                  "kind": "line",
                  "number": 18,
                  "children": [
                    {
                      "kind": "span",
                      "cssClass": "text",
                      "text": "   "
                    },
                    {
                      "kind": "span",
                      "cssClass": "keyword",
                      "text": "type"
                    },
                    {
                      "kind": "span",
                      "cssClass": "text",
                      "text": " "
                    },
                    {
                      "kind": "span",
                      "cssClass": "identifier",
                      "text": "Sign_Kind",
                      "href": "docs/vhdl__ieee__std_logic_unsigned___spec.html#L18C9"
                    },
                    {
                      "kind": "span",
                      "cssClass": "text",
                      "text": " "
                    },
                    {
                      "kind": "span",
                      "cssClass": "keyword",
                      "text": "is"
                    },
                    {
                      "kind": "span",
                      "cssClass": "text",
                      "text": " "
                    },
                    {
                      "kind": "span",
                      "cssClass": "identifier",
                      "text": "("
                    },
                    {
                      "kind": "span",
                      "cssClass": "identifier",
                      "text": "Pkg_Unsigned",
                      "href": "docs/vhdl__ieee__std_logic_unsigned___spec.html#L18C23"
                    },
                    {
                      "kind": "span",
                      "cssClass": "identifier",
                      "text": ","
                    },
                    {
                      "kind": "span",
                      "cssClass": "text",
                      "text": " "
                    },
                    {
                      "kind": "span",
                      "cssClass": "identifier",
                      "text": "Pkg_Signed",
                      "href": "docs/vhdl__ieee__std_logic_unsigned___spec.html#L18C37"
                    },
                    {
                      "kind": "span",
                      "cssClass": "identifier",
                      "text": ")"
                    },
                    {
                      "kind": "span",
                      "cssClass": "identifier",
                      "text": ";",
                      "href": "docs/vhdl__ieee__std_logic_unsigned___spec.html#L18C9"
                    }
                  ]
                }
              ]
            }
          ],
          "literals": [
            {
              "label": "Pkg_Unsigned",
              "line": 18,
              "column": 23,
              "description": [
              ]
            },
            {
              "label": "Pkg_Signed",
              "line": 18,
              "column": 37,
              "description": [
              ]
            }
          ]
        }
      ],
      "label": "Simple types"
    },
    {
      "entities": [
        {
          "label": "Extract_Declarations",
          "qualifier": "",
          "line": 21,
          "column": 14,
          "src": "srcs/vhdl-ieee-std_logic_unsigned.ads.html",
          "summary": [
          ],
          "description": [
            {
              "kind": "code",
              "children": [
                {
                  "kind": "line",
                  "number": 21,
                  "children": [
                    {
                      "kind": "span",
                      "cssClass": "text",
                      "text": "   "
                    },
                    {
                      "kind": "span",
                      "cssClass": "keyword",
                      "text": "procedure"
                    },
                    {
                      "kind": "span",
                      "cssClass": "text",
                      "text": " "
                    },
                    {
                      "kind": "span",
                      "cssClass": "identifier",
                      "text": "Extract_Declarations",
                      "href": "docs/vhdl__ieee__std_logic_unsigned___spec.html#L21C14"
                    }
                  ]
                },
                {
                  "kind": "line",
                  "number": 22,
                  "children": [
                    {
                      "kind": "span",
                      "cssClass": "text",
                      "text": "     "
                    },
                    {
                      "kind": "span",
                      "cssClass": "identifier",
                      "text": "("
                    },
                    {
                      "kind": "span",
                      "cssClass": "identifier",
                      "text": "Pkg",
                      "href": "docs/vhdl__ieee__std_logic_unsigned___spec.html#L22C7"
                    },
                    {
                      "kind": "span",
                      "cssClass": "text",
                      "text": " "
                    },
                    {
                      "kind": "span",
                      "cssClass": "identifier",
                      "text": ":"
                    },
                    {
                      "kind": "span",
                      "cssClass": "text",
                      "text": " "
                    },
                    {
                      "kind": "span",
                      "cssClass": "identifier",
                      "text": "Iir_Package_Declaration",
                      "href": "docs/vhdl__nodes___spec.html#L7202C12"
                    },
                    {
                      "kind": "span",
                      "cssClass": "identifier",
                      "text": ";"
                    },
                    {
                      "kind": "span",
                      "cssClass": "text",
                      "text": " "
                    },
                    {
                      "kind": "span",
                      "cssClass": "identifier",
                      "text": "Sign",
                      "href": "docs/vhdl__ieee__std_logic_unsigned___spec.html#L22C38"
                    },
                    {
                      "kind": "span",
                      "cssClass": "text",
                      "text": " "
                    },
                    {
                      "kind": "span",
                      "cssClass": "identifier",
                      "text": ":"
                    },
                    {
                      "kind": "span",
                      "cssClass": "text",
                      "text": " "
                    },
                    {
                      "kind": "span",
                      "cssClass": "identifier",
                      "text": "Sign_Kind",
                      "href": "docs/vhdl__ieee__std_logic_unsigned___spec.html#L18C9"
                    },
                    {
                      "kind": "span",
                      "cssClass": "identifier",
                      "text": ")"
                    },
                    {
                      "kind": "span",
                      "cssClass": "identifier",
                      "text": ";"
                    }
                  ]
                }
              ]
            },
            {
              "kind": "paragraph",
              "children": [
                {
                  "kind": "span",
                  "text": "Extract declarations from PKG .\n"
                }
              ]
            }
          ],
          "parameters": [
            {
              "label": "Pkg",
              "line": 22,
              "column": 7,
              "type": {
                "label": "Vhdl.Nodes.Iir_Package_Declaration",
                "docHref": "docs/vhdl__nodes___spec.html#L7202C12"
              },
              "description": [
              ]
            },
            {
              "label": "Sign",
              "line": 22,
              "column": 38,
              "type": {
                "label": "Vhdl.Ieee.Std_Logic_Unsigned.Sign_Kind",
                "docHref": "docs/vhdl__ieee__std_logic_unsigned___spec.html#L18C9"
              },
              "description": [
              ]
            }
          ]
        }
      ],
      "label": "Subprograms"
    }
  ]
};