vendor_name = ModelSim
source_file = 1, /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/8o_semestre/LAB_Sistemas_Operacionais/CPU/beta/aoc_cpu_beta/modulos/Control/interruptor_control.v
source_file = 1, /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/8o_semestre/LAB_Sistemas_Operacionais/CPU/beta/aoc_cpu_beta/modulos/MUX/mux_8.v
source_file = 1, /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/8o_semestre/LAB_Sistemas_Operacionais/CPU/beta/aoc_cpu_beta/modulos/LCD/lcd_ram.v
source_file = 1, /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/8o_semestre/LAB_Sistemas_Operacionais/CPU/beta/aoc_cpu_beta/modulos/LCD/lcd_control.v
source_file = 1, /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/8o_semestre/LAB_Sistemas_Operacionais/CPU/beta/aoc_cpu_beta/modulos/LCD/LCD_display_string.v
source_file = 1, /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/8o_semestre/LAB_Sistemas_Operacionais/CPU/beta/aoc_cpu_beta/modulos/LCD/LCD_Display.v
source_file = 1, /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/8o_semestre/LAB_Sistemas_Operacionais/CPU/beta/aoc_cpu_beta/modulos/LCD/lcd.v
source_file = 1, /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/8o_semestre/LAB_Sistemas_Operacionais/CPU/beta/aoc_cpu_beta/modulos/LCD/Reset_Delay.v
source_file = 1, /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/8o_semestre/LAB_Sistemas_Operacionais/CPU/beta/aoc_cpu_beta/modulos/Control/interruptor.v
source_file = 1, /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/8o_semestre/LAB_Sistemas_Operacionais/CPU/beta/aoc_cpu_beta/modulos/HD/hd_timer.v
source_file = 1, /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/8o_semestre/LAB_Sistemas_Operacionais/CPU/beta/aoc_cpu_beta/modulos/MUX/mux_7.v
source_file = 1, /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/8o_semestre/LAB_Sistemas_Operacionais/CPU/beta/aoc_cpu_beta/modulos/PC/pc_reset.v
source_file = 1, /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/8o_semestre/LAB_Sistemas_Operacionais/CPU/beta/aoc_cpu_beta/modulos/BIOS/bios_control.v
source_file = 1, /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/8o_semestre/LAB_Sistemas_Operacionais/CPU/beta/aoc_cpu_beta/modulos/BIOS/bios.v
source_file = 1, /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/8o_semestre/LAB_Sistemas_Operacionais/CPU/beta/aoc_cpu_beta/modulos/HD/hard_disk.v
source_file = 1, /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/8o_semestre/LAB_Sistemas_Operacionais/CPU/beta/aoc_cpu_beta/modulos/STACK_data/stack_data.v
source_file = 1, /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/8o_semestre/LAB_Sistemas_Operacionais/CPU/beta/aoc_cpu_beta/modulos/Others/temporizador.v
source_file = 1, /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/8o_semestre/LAB_Sistemas_Operacionais/CPU/beta/aoc_cpu_beta/modulos/Others/freq_div10.v
source_file = 1, /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/8o_semestre/LAB_Sistemas_Operacionais/CPU/beta/aoc_cpu_beta/modulos/Others/oneshot.v
source_file = 1, /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/8o_semestre/LAB_Sistemas_Operacionais/CPU/beta/aoc_cpu_beta/modulos/Others/DeBounce_v.v
source_file = 1, /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/8o_semestre/LAB_Sistemas_Operacionais/CPU/beta/aoc_cpu_beta/cpu.v
source_file = 1, /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/8o_semestre/LAB_Sistemas_Operacionais/CPU/beta/aoc_cpu_beta/modulos/Others/display.v
source_file = 1, /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/8o_semestre/LAB_Sistemas_Operacionais/CPU/beta/aoc_cpu_beta/modulos/Others/bcd_conversor.v
source_file = 1, /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/8o_semestre/LAB_Sistemas_Operacionais/CPU/beta/aoc_cpu_beta/modulos/RAM_data/ram_data.v
source_file = 1, /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/8o_semestre/LAB_Sistemas_Operacionais/CPU/beta/aoc_cpu_beta/modulos/Registers/registers.v
source_file = 1, /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/8o_semestre/LAB_Sistemas_Operacionais/CPU/beta/aoc_cpu_beta/modulos/ALU/alu.v
source_file = 1, /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/8o_semestre/LAB_Sistemas_Operacionais/CPU/beta/aoc_cpu_beta/modulos/Extensor/extensor.v
source_file = 1, /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/8o_semestre/LAB_Sistemas_Operacionais/CPU/beta/aoc_cpu_beta/modulos/RAM_instruction/ram_inst.v
source_file = 1, /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/8o_semestre/LAB_Sistemas_Operacionais/CPU/beta/aoc_cpu_beta/modulos/MUX/mux_regs.v
source_file = 1, /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/8o_semestre/LAB_Sistemas_Operacionais/CPU/beta/aoc_cpu_beta/modulos/PC/program_counter.v
source_file = 1, /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/8o_semestre/LAB_Sistemas_Operacionais/CPU/beta/aoc_cpu_beta/modulos/MUX/mux_3.v
source_file = 1, /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/8o_semestre/LAB_Sistemas_Operacionais/CPU/beta/aoc_cpu_beta/modulos/MUX/mux_2.v
source_file = 1, /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/8o_semestre/LAB_Sistemas_Operacionais/CPU/beta/aoc_cpu_beta/modulos/MUX/mux_5.v
source_file = 1, /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/8o_semestre/LAB_Sistemas_Operacionais/CPU/beta/aoc_cpu_beta/modulos/MUX/mux_4.v
source_file = 1, /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/8o_semestre/LAB_Sistemas_Operacionais/CPU/beta/aoc_cpu_beta/modulos/MUX/mux_6.v
source_file = 1, /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/8o_semestre/LAB_Sistemas_Operacionais/CPU/beta/aoc_cpu_beta/modulos/ALU/alu_control.v
source_file = 1, /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/8o_semestre/LAB_Sistemas_Operacionais/CPU/beta/aoc_cpu_beta/modulos/IN_OUT/in_module.v
source_file = 1, /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/8o_semestre/LAB_Sistemas_Operacionais/CPU/beta/aoc_cpu_beta/modulos/IN_OUT/out_module.v
source_file = 1, /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/8o_semestre/LAB_Sistemas_Operacionais/CPU/beta/aoc_cpu_beta/modulos/MUX/mux_jump.v
source_file = 1, /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/8o_semestre/LAB_Sistemas_Operacionais/CPU/beta/aoc_cpu_beta/modulos/Branch/branch_control.v
source_file = 1, /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/8o_semestre/LAB_Sistemas_Operacionais/CPU/beta/aoc_cpu_beta/modulos/Others/two_complement_conversor.v
source_file = 1, /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/8o_semestre/LAB_Sistemas_Operacionais/CPU/beta/aoc_cpu_beta/modulos/IN_OUT/out_module_control.v
source_file = 1, /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/8o_semestre/LAB_Sistemas_Operacionais/CPU/beta/aoc_cpu_beta/modulos/Control/control_unit.v
source_file = 1, /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/8o_semestre/LAB_Sistemas_Operacionais/CPU/beta/aoc_cpu_beta/teste_cpu_full.vwf
source_file = 1, /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/8o_semestre/LAB_Sistemas_Operacionais/CPU/beta/aoc_cpu_beta/loop32i.v
source_file = 1, /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/8o_semestre/LAB_Sistemas_Operacionais/CPU/beta/aoc_cpu_beta/hdteste.vwf
source_file = 1, /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/8o_semestre/LAB_Sistemas_Operacionais/CPU/beta/aoc_cpu_beta/Waveform.vwf
source_file = 1, /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/8o_semestre/LAB_Sistemas_Operacionais/CPU/beta/aoc_cpu_beta/Waveform2.vwf
source_file = 1, /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/8o_semestre/LAB_Sistemas_Operacionais/CPU/beta/aoc_cpu_beta/Waveform3.vwf
source_file = 1, /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/8o_semestre/LAB_Sistemas_Operacionais/CPU/beta/aoc_cpu_beta/db/CPU_Project.cbx.xml
design_name = interruptor
instance = comp, \inst_out[0]~output , inst_out[0]~output, interruptor, 1
instance = comp, \inst_out[1]~output , inst_out[1]~output, interruptor, 1
instance = comp, \inst_out[2]~output , inst_out[2]~output, interruptor, 1
instance = comp, \inst_out[3]~output , inst_out[3]~output, interruptor, 1
instance = comp, \inst_out[4]~output , inst_out[4]~output, interruptor, 1
instance = comp, \inst_out[5]~output , inst_out[5]~output, interruptor, 1
instance = comp, \inst_out[6]~output , inst_out[6]~output, interruptor, 1
instance = comp, \inst_out[7]~output , inst_out[7]~output, interruptor, 1
instance = comp, \inst_out[8]~output , inst_out[8]~output, interruptor, 1
instance = comp, \inst_out[9]~output , inst_out[9]~output, interruptor, 1
instance = comp, \inst_out[10]~output , inst_out[10]~output, interruptor, 1
instance = comp, \inst_out[11]~output , inst_out[11]~output, interruptor, 1
instance = comp, \inst_out[12]~output , inst_out[12]~output, interruptor, 1
instance = comp, \inst_out[13]~output , inst_out[13]~output, interruptor, 1
instance = comp, \inst_out[14]~output , inst_out[14]~output, interruptor, 1
instance = comp, \inst_out[15]~output , inst_out[15]~output, interruptor, 1
instance = comp, \inst_out[16]~output , inst_out[16]~output, interruptor, 1
instance = comp, \inst_out[17]~output , inst_out[17]~output, interruptor, 1
instance = comp, \inst_out[18]~output , inst_out[18]~output, interruptor, 1
instance = comp, \inst_out[19]~output , inst_out[19]~output, interruptor, 1
instance = comp, \inst_out[20]~output , inst_out[20]~output, interruptor, 1
instance = comp, \inst_out[21]~output , inst_out[21]~output, interruptor, 1
instance = comp, \inst_out[22]~output , inst_out[22]~output, interruptor, 1
instance = comp, \inst_out[23]~output , inst_out[23]~output, interruptor, 1
instance = comp, \inst_out[24]~output , inst_out[24]~output, interruptor, 1
instance = comp, \inst_out[25]~output , inst_out[25]~output, interruptor, 1
instance = comp, \inst_out[26]~output , inst_out[26]~output, interruptor, 1
instance = comp, \inst_out[27]~output , inst_out[27]~output, interruptor, 1
instance = comp, \inst_out[28]~output , inst_out[28]~output, interruptor, 1
instance = comp, \inst_out[29]~output , inst_out[29]~output, interruptor, 1
instance = comp, \inst_out[30]~output , inst_out[30]~output, interruptor, 1
instance = comp, \inst_out[31]~output , inst_out[31]~output, interruptor, 1
instance = comp, \intr~output , intr~output, interruptor, 1
instance = comp, \clk~input , clk~input, interruptor, 1
instance = comp, \clk~inputclkctrl , clk~inputclkctrl, interruptor, 1
instance = comp, \reset~input , reset~input, interruptor, 1
instance = comp, \inst_mem[29]~input , inst_mem[29]~input, interruptor, 1
instance = comp, \inst_mem[27]~input , inst_mem[27]~input, interruptor, 1
instance = comp, \inst_mem[28]~input , inst_mem[28]~input, interruptor, 1
instance = comp, \inst_mem[26]~input , inst_mem[26]~input, interruptor, 1
instance = comp, \inst_mem[30]~input , inst_mem[30]~input, interruptor, 1
instance = comp, \state~3 , state~3, interruptor, 1
instance = comp, \inst_mem[31]~input , inst_mem[31]~input, interruptor, 1
instance = comp, \state~9 , state~9, interruptor, 1
instance = comp, \state~7 , state~7, interruptor, 1
instance = comp, \state~6 , state~6, interruptor, 1
instance = comp, \state~8 , state~8, interruptor, 1
instance = comp, \count~24 , count~24, interruptor, 1
instance = comp, \PCout[17]~input , PCout[17]~input, interruptor, 1
instance = comp, \PCout[16]~input , PCout[16]~input, interruptor, 1
instance = comp, \PClast~16 , PClast~16, interruptor, 1
instance = comp, \PClast[16] , PClast[16], interruptor, 1
instance = comp, \PClast~17 , PClast~17, interruptor, 1
instance = comp, \PClast[17] , PClast[17], interruptor, 1
instance = comp, \count[1]~13 , count[1]~13, interruptor, 1
instance = comp, \PCout[21]~input , PCout[21]~input, interruptor, 1
instance = comp, \PCout[20]~input , PCout[20]~input, interruptor, 1
instance = comp, \PClast~20 , PClast~20, interruptor, 1
instance = comp, \PClast[20] , PClast[20], interruptor, 1
instance = comp, \PClast~21 , PClast~21, interruptor, 1
instance = comp, \PClast[21] , PClast[21], interruptor, 1
instance = comp, \count[1]~15 , count[1]~15, interruptor, 1
instance = comp, \PCout[23]~input , PCout[23]~input, interruptor, 1
instance = comp, \PCout[22]~input , PCout[22]~input, interruptor, 1
instance = comp, \PClast~23 , PClast~23, interruptor, 1
instance = comp, \PClast[23] , PClast[23], interruptor, 1
instance = comp, \PClast~22 , PClast~22, interruptor, 1
instance = comp, \PClast[22] , PClast[22], interruptor, 1
instance = comp, \count[1]~16 , count[1]~16, interruptor, 1
instance = comp, \PCout[18]~input , PCout[18]~input, interruptor, 1
instance = comp, \PCout[19]~input , PCout[19]~input, interruptor, 1
instance = comp, \PClast~18 , PClast~18, interruptor, 1
instance = comp, \PClast[18] , PClast[18], interruptor, 1
instance = comp, \PClast~19 , PClast~19, interruptor, 1
instance = comp, \PClast[19] , PClast[19], interruptor, 1
instance = comp, \count[1]~14 , count[1]~14, interruptor, 1
instance = comp, \count[1]~17 , count[1]~17, interruptor, 1
instance = comp, \PCout[29]~input , PCout[29]~input, interruptor, 1
instance = comp, \PCout[28]~input , PCout[28]~input, interruptor, 1
instance = comp, \PClast~29 , PClast~29, interruptor, 1
instance = comp, \PClast[29] , PClast[29], interruptor, 1
instance = comp, \PClast~28 , PClast~28, interruptor, 1
instance = comp, \PClast[28] , PClast[28], interruptor, 1
instance = comp, \count[1]~20 , count[1]~20, interruptor, 1
instance = comp, \PCout[24]~input , PCout[24]~input, interruptor, 1
instance = comp, \PCout[25]~input , PCout[25]~input, interruptor, 1
instance = comp, \PClast~24 , PClast~24, interruptor, 1
instance = comp, \PClast[24] , PClast[24], interruptor, 1
instance = comp, \PClast~25 , PClast~25, interruptor, 1
instance = comp, \PClast[25] , PClast[25], interruptor, 1
instance = comp, \count[1]~18 , count[1]~18, interruptor, 1
instance = comp, \PCout[31]~input , PCout[31]~input, interruptor, 1
instance = comp, \PCout[30]~input , PCout[30]~input, interruptor, 1
instance = comp, \PClast~30 , PClast~30, interruptor, 1
instance = comp, \PClast[30] , PClast[30], interruptor, 1
instance = comp, \PClast~31 , PClast~31, interruptor, 1
instance = comp, \PClast[31] , PClast[31], interruptor, 1
instance = comp, \count[1]~21 , count[1]~21, interruptor, 1
instance = comp, \PCout[27]~input , PCout[27]~input, interruptor, 1
instance = comp, \PCout[26]~input , PCout[26]~input, interruptor, 1
instance = comp, \PClast~27 , PClast~27, interruptor, 1
instance = comp, \PClast[27] , PClast[27], interruptor, 1
instance = comp, \PClast~26 , PClast~26, interruptor, 1
instance = comp, \PClast[26] , PClast[26], interruptor, 1
instance = comp, \count[1]~19 , count[1]~19, interruptor, 1
instance = comp, \count[1]~22 , count[1]~22, interruptor, 1
instance = comp, \PCout[3]~input , PCout[3]~input, interruptor, 1
instance = comp, \PCout[2]~input , PCout[2]~input, interruptor, 1
instance = comp, \PClast~3 , PClast~3, interruptor, 1
instance = comp, \PClast[3] , PClast[3], interruptor, 1
instance = comp, \PClast~2 , PClast~2, interruptor, 1
instance = comp, \PClast[2] , PClast[2], interruptor, 1
instance = comp, \count[1]~4 , count[1]~4, interruptor, 1
instance = comp, \PCout[0]~input , PCout[0]~input, interruptor, 1
instance = comp, \PCout[1]~input , PCout[1]~input, interruptor, 1
instance = comp, \PClast~0 , PClast~0, interruptor, 1
instance = comp, \PClast[0] , PClast[0], interruptor, 1
instance = comp, \PClast~1 , PClast~1, interruptor, 1
instance = comp, \PClast[1] , PClast[1], interruptor, 1
instance = comp, \count[1]~3 , count[1]~3, interruptor, 1
instance = comp, \PCout[7]~input , PCout[7]~input, interruptor, 1
instance = comp, \PCout[6]~input , PCout[6]~input, interruptor, 1
instance = comp, \PClast~7 , PClast~7, interruptor, 1
instance = comp, \PClast[7] , PClast[7], interruptor, 1
instance = comp, \PClast~6 , PClast~6, interruptor, 1
instance = comp, \PClast[6] , PClast[6], interruptor, 1
instance = comp, \count[1]~6 , count[1]~6, interruptor, 1
instance = comp, \PCout[4]~input , PCout[4]~input, interruptor, 1
instance = comp, \PCout[5]~input , PCout[5]~input, interruptor, 1
instance = comp, \PClast~4 , PClast~4, interruptor, 1
instance = comp, \PClast[4] , PClast[4], interruptor, 1
instance = comp, \PClast~5 , PClast~5, interruptor, 1
instance = comp, \PClast[5] , PClast[5], interruptor, 1
instance = comp, \count[1]~5 , count[1]~5, interruptor, 1
instance = comp, \count[1]~7 , count[1]~7, interruptor, 1
instance = comp, \PCout[14]~input , PCout[14]~input, interruptor, 1
instance = comp, \PCout[15]~input , PCout[15]~input, interruptor, 1
instance = comp, \PClast~15 , PClast~15, interruptor, 1
instance = comp, \PClast[15] , PClast[15], interruptor, 1
instance = comp, \PClast~14 , PClast~14, interruptor, 1
instance = comp, \PClast[14] , PClast[14], interruptor, 1
instance = comp, \count[1]~11 , count[1]~11, interruptor, 1
instance = comp, \PCout[10]~input , PCout[10]~input, interruptor, 1
instance = comp, \PCout[11]~input , PCout[11]~input, interruptor, 1
instance = comp, \PClast~10 , PClast~10, interruptor, 1
instance = comp, \PClast[10] , PClast[10], interruptor, 1
instance = comp, \PClast~11 , PClast~11, interruptor, 1
instance = comp, \PClast[11] , PClast[11], interruptor, 1
instance = comp, \count[1]~9 , count[1]~9, interruptor, 1
instance = comp, \PCout[8]~input , PCout[8]~input, interruptor, 1
instance = comp, \PCout[9]~input , PCout[9]~input, interruptor, 1
instance = comp, \PClast~9 , PClast~9, interruptor, 1
instance = comp, \PClast[9] , PClast[9], interruptor, 1
instance = comp, \PClast~8 , PClast~8, interruptor, 1
instance = comp, \PClast[8] , PClast[8], interruptor, 1
instance = comp, \count[1]~8 , count[1]~8, interruptor, 1
instance = comp, \PCout[13]~input , PCout[13]~input, interruptor, 1
instance = comp, \PCout[12]~input , PCout[12]~input, interruptor, 1
instance = comp, \PClast~12 , PClast~12, interruptor, 1
instance = comp, \PClast[12] , PClast[12], interruptor, 1
instance = comp, \PClast~13 , PClast~13, interruptor, 1
instance = comp, \PClast[13] , PClast[13], interruptor, 1
instance = comp, \count[1]~10 , count[1]~10, interruptor, 1
instance = comp, \count[1]~12 , count[1]~12, interruptor, 1
instance = comp, \count[1]~23 , count[1]~23, interruptor, 1
instance = comp, \count[1]~26 , count[1]~26, interruptor, 1
instance = comp, \count[0] , count[0], interruptor, 1
instance = comp, \count~25 , count~25, interruptor, 1
instance = comp, \count[1] , count[1], interruptor, 1
instance = comp, \always0~0 , always0~0, interruptor, 1
instance = comp, \count~2 , count~2, interruptor, 1
instance = comp, \count[2] , count[2], interruptor, 1
instance = comp, \intr~0 , intr~0, interruptor, 1
instance = comp, \intr~reg0 , intr~reg0, interruptor, 1
instance = comp, \inst_mem[0]~input , inst_mem[0]~input, interruptor, 1
instance = comp, \inst_out~0 , inst_out~0, interruptor, 1
instance = comp, \inst_mem[1]~input , inst_mem[1]~input, interruptor, 1
instance = comp, \inst_out~1 , inst_out~1, interruptor, 1
instance = comp, \inst_mem[2]~input , inst_mem[2]~input, interruptor, 1
instance = comp, \inst_out~2 , inst_out~2, interruptor, 1
instance = comp, \inst_mem[3]~input , inst_mem[3]~input, interruptor, 1
instance = comp, \inst_out~3 , inst_out~3, interruptor, 1
instance = comp, \inst_mem[4]~input , inst_mem[4]~input, interruptor, 1
instance = comp, \inst_out~4 , inst_out~4, interruptor, 1
instance = comp, \inst_mem[5]~input , inst_mem[5]~input, interruptor, 1
instance = comp, \inst_out~5 , inst_out~5, interruptor, 1
instance = comp, \inst_mem[6]~input , inst_mem[6]~input, interruptor, 1
instance = comp, \inst_out~6 , inst_out~6, interruptor, 1
instance = comp, \inst_mem[7]~input , inst_mem[7]~input, interruptor, 1
instance = comp, \inst_out~7 , inst_out~7, interruptor, 1
instance = comp, \inst_mem[8]~input , inst_mem[8]~input, interruptor, 1
instance = comp, \inst_out~8 , inst_out~8, interruptor, 1
instance = comp, \inst_mem[9]~input , inst_mem[9]~input, interruptor, 1
instance = comp, \inst_out~9 , inst_out~9, interruptor, 1
instance = comp, \inst_mem[10]~input , inst_mem[10]~input, interruptor, 1
instance = comp, \inst_out~10 , inst_out~10, interruptor, 1
instance = comp, \inst_mem[11]~input , inst_mem[11]~input, interruptor, 1
instance = comp, \inst_out~11 , inst_out~11, interruptor, 1
instance = comp, \inst_mem[12]~input , inst_mem[12]~input, interruptor, 1
instance = comp, \inst_out~12 , inst_out~12, interruptor, 1
instance = comp, \inst_mem[13]~input , inst_mem[13]~input, interruptor, 1
instance = comp, \inst_out~13 , inst_out~13, interruptor, 1
instance = comp, \inst_mem[14]~input , inst_mem[14]~input, interruptor, 1
instance = comp, \inst_out~14 , inst_out~14, interruptor, 1
instance = comp, \inst_mem[15]~input , inst_mem[15]~input, interruptor, 1
instance = comp, \inst_out~15 , inst_out~15, interruptor, 1
instance = comp, \inst_mem[16]~input , inst_mem[16]~input, interruptor, 1
instance = comp, \inst_out~16 , inst_out~16, interruptor, 1
instance = comp, \inst_mem[17]~input , inst_mem[17]~input, interruptor, 1
instance = comp, \inst_out~17 , inst_out~17, interruptor, 1
instance = comp, \inst_mem[18]~input , inst_mem[18]~input, interruptor, 1
instance = comp, \inst_out~18 , inst_out~18, interruptor, 1
instance = comp, \inst_mem[19]~input , inst_mem[19]~input, interruptor, 1
instance = comp, \inst_out~19 , inst_out~19, interruptor, 1
instance = comp, \inst_mem[20]~input , inst_mem[20]~input, interruptor, 1
instance = comp, \inst_out~20 , inst_out~20, interruptor, 1
instance = comp, \inst_mem[21]~input , inst_mem[21]~input, interruptor, 1
instance = comp, \inst_out~21 , inst_out~21, interruptor, 1
instance = comp, \inst_mem[22]~input , inst_mem[22]~input, interruptor, 1
instance = comp, \inst_out~22 , inst_out~22, interruptor, 1
instance = comp, \inst_mem[23]~input , inst_mem[23]~input, interruptor, 1
instance = comp, \inst_out~23 , inst_out~23, interruptor, 1
instance = comp, \inst_mem[24]~input , inst_mem[24]~input, interruptor, 1
instance = comp, \inst_out~24 , inst_out~24, interruptor, 1
instance = comp, \inst_mem[25]~input , inst_mem[25]~input, interruptor, 1
instance = comp, \inst_out~25 , inst_out~25, interruptor, 1
instance = comp, \inst_out~26 , inst_out~26, interruptor, 1
instance = comp, \inst_out~27 , inst_out~27, interruptor, 1
instance = comp, \inst_out~28 , inst_out~28, interruptor, 1
instance = comp, \inst_out~29 , inst_out~29, interruptor, 1
instance = comp, \inst_out~30 , inst_out~30, interruptor, 1
instance = comp, \inst_out~31 , inst_out~31, interruptor, 1
design_name = hard_block
instance = comp, \~ALTERA_ASDO_DATA1~~ibuf , ~ALTERA_ASDO_DATA1~~ibuf, hard_block, 1
instance = comp, \~ALTERA_FLASH_nCE_nCSO~~ibuf , ~ALTERA_FLASH_nCE_nCSO~~ibuf, hard_block, 1
instance = comp, \~ALTERA_DATA0~~ibuf , ~ALTERA_DATA0~~ibuf, hard_block, 1
