Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/APPZ/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto cb8adedea8d147b681e85112e0615a01 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot UART_Tb_behav xil_defaultlib.UART_Tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=10417)\]
Compiling architecture behavioral of entity xil_defaultlib.UART_Tx [uart_tx_default]
Compiling architecture behavioral of entity xil_defaultlib.UART_Rx [uart_rx_default]
Compiling architecture testbench of entity xil_defaultlib.uart_tb
Built simulation snapshot UART_Tb_behav
