<?xml version="1.0" encoding="UTF-8"?>
<!--
<clock_period>5ns</clock_period>                            //clock
<platform_name>alphadata_pcie7v3</platform_name>
<part_name>xc7vx690tffg1761-2</part_name>
<arch_name>virtex7</arch_name>
<platform_name>alphadata_pcieku3</platform_name>
<part_name>xcku060-ffva1156-2-e</part_name>
<arch_name>ultra_kintex7</arch_name>
<platform_name>baidu_kintex7</platform_name>
<part_name>xc7k480tiiffg1156-2L</part_name>
<arch_name>kintex7</arch_name>
<platform_name>baidu_kintex7</platform_name>
<part_name>xc7k480tiffg1156-1</part_name>
<arch_name>kintex7</arch_name>

<pipeline_parallel> on </pipeline_parallel>                 //on off default = on
<memory_burst     > on </memory_burst>                      //on off default = on
<pcie_transfer_opt> on </pcie_transfer_opt>                 //on off default = on
<coarse_grained_pipeline> on </coarse_grained_pipeline>     //on off default = on
<high_level_synthesis> off </high_level_synthesis>          //on off default = on
<simulation>           off </simulation>                    //on off default = on
<implementation>       off </implementation>                //on off default = on
<normal>on</normal>                                         //on off default = on conflit with kenel
<kernel>off</kernel>                                        //on off default = on conflit with normal
<testing        > off </testing>                            //on off default = on
<testing_run_ref> on </testing_run_ref>                     //on off default = on
<testing_run_opt> on </testing_run_opt>                     //on off default = on
<testing_run_sim> on </testing_run_sim>                     //on off default = on
<testing_run_bit> on </testing_run_bit>                     //on off default = on
<implementation_tool > built-in </implementation_tool>      //built-in sdaccel default = built-in
<case_type>custom</case_type>
<case_directory>custom</case_directory>
<case_list>./local_case.list</case_list>
<case>all</case>
<regression_test>on</regression_test>
-->
<configs> 
  <config>
      <name>poly_a_m</name>
      <case_type>polybench</case_type>
      <case>all</case>
      <flow>no_bit_test_hls</flow>
      <clock_period>5ns</clock_period>
      <platform_name>a10gx</platform_name>
      <part_name>10ax115s2f45i2sges</part_name>
      <arch_name>arria10</arch_name>
      <pure_kernel>on</pure_kernel>
      <implementation_tool > aocl </implementation_tool>
      <opt_effort>medium</opt_effort>
      <cstd>c99</cstd>
  </config>  
  <config>
      <name>poly_x</name>
      <case_type>polybench</case_type>
      <case>all</case>
      <flow>no_bit_test_hls</flow>
      <clock_period>5ns</clock_period>
      <platform_name>xilinx:adm-pcie-ku3:2ddr</platform_name>
      <part_name>xcku060-ffva1156-2-e</part_name>
      <testing        > off </testing>
      <testing_run_ref> on </testing_run_ref>
      <testing_run_opt> on </testing_run_opt>
      <testing_run_sim> on </testing_run_sim>
      <testing_run_bit> on </testing_run_bit>
      <cstd>c99</cstd>
  </config>  
</configs>
