// Seed: 3930242770
module module_0 #(
    parameter id_4 = 32'd31
) (
    output tri0  id_0,
    input  uwire id_1,
    output tri0  id_2,
    input  tri   id_3,
    output tri0  _id_4,
    output wor   id_5
);
  logic [1 'b0 : id_4] id_7 = id_3;
  assign module_1.id_8 = 0;
endmodule
module module_1 #(
    parameter id_17 = 32'd26,
    parameter id_5  = 32'd93,
    parameter id_6  = 32'd86,
    parameter id_7  = 32'd53,
    parameter id_8  = 32'd43
) (
    output wire  id_0,
    input  uwire id_1,
    input  tri1  id_2,
    input  tri0  id_3,
    input  uwire id_4,
    input  tri0  _id_5,
    input  wire  _id_6,
    input  uwire _id_7,
    output tri0  _id_8,
    input  uwire id_9,
    output tri0  id_10,
    input  tri   id_11,
    input  uwire id_12,
    input  wor   id_13,
    input  tri0  id_14,
    output wor   id_15
);
  assign id_10 = -1;
  parameter [1 'h0 : 1 'b0] id_17 = 1'd0;
  integer [-1 : -1  ==  id_5] id_18 = id_7;
  logic [-1 : -1  ^  id_6] id_19;
  wire [id_7 : id_17] id_20;
  wire id_21;
  assign id_0 = 1'b0;
  struct packed {
    logic [1 : 1] id_22;
    logic [-1 : id_8] id_23;
  } [(  1 'd0 ^  1  ) : -1 'b0] id_24;
  module_0 modCall_1 (
      id_15,
      id_1,
      id_15,
      id_13,
      id_17,
      id_15
  );
  assign id_21 = id_6;
  wire id_25 = id_17;
endmodule
