<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\GuilhermeY\Github\GowinFPGA\GowinProjects\Neo_Data_acquisition_ADC\impl\gwsynthesis\Neo_Acquisition.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Users\GuilhermeY\Github\GowinFPGA\GowinProjects\Neo_Data_acquisition_ADC\src\PSRAM_UART_pins.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>C:\Users\GuilhermeY\Github\GowinFPGA\GowinProjects\Neo_Data_acquisition_ADC\src\Neo_Acquisition.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.9.01 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NZ-LV1QN48C6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NZ-1</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sun Mar 30 18:36:07 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>2739</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>1333</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>114</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>21</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>sys_clk</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.519</td>
<td></td>
<td></td>
<td>sys_clk_ibuf/I </td>
</tr>
<tr>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>11.905</td>
<td>84.000
<td>0.000</td>
<td>5.952</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>clk2/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>clk2/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>11.905</td>
<td>84.000
<td>0.000</td>
<td>5.952</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>clk2/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>clk2/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>23.810</td>
<td>42.000
<td>0.000</td>
<td>11.905</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>clk2/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>clk2/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>35.714</td>
<td>28.000
<td>0.000</td>
<td>17.857</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>clk2/rpll_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
<td>84.000(MHz)</td>
<td style="color: #FF0000;" class = "error">74.501(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of sys_clk!</h4>
<h4>No timing paths to get frequency of clk2/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of clk2/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of clk2/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>sys_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>sys_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>-6.550</td>
<td>21</td>
</tr>
<tr>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk2/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk2/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk2/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk2/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk2/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk2/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-0.759</td>
<td>quad_start_mcu_s0/Q</td>
<td>initialize/PSRAM_com/counter_2_s0/D</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>5.952</td>
<td>-0.019</td>
<td>6.330</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-0.759</td>
<td>quad_start_mcu_s0/Q</td>
<td>initialize/PSRAM_com/counter_4_s0/D</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>5.952</td>
<td>-0.019</td>
<td>6.330</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-0.734</td>
<td>quad_start_mcu_s0/Q</td>
<td>initialize/PSRAM_com/ended_s2/CE</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>5.952</td>
<td>-0.019</td>
<td>6.662</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-0.641</td>
<td>quad_start_mcu_s0/Q</td>
<td>initialize/PSRAM_com/counter_3_s0/D</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>5.952</td>
<td>-0.019</td>
<td>6.212</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-0.621</td>
<td>initialize/step_1_s2/Q</td>
<td>initialize/PSRAM_com/mem_sio_reg_0_s0/D</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>5.952</td>
<td>-0.019</td>
<td>6.192</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-0.467</td>
<td>fifo_inst/empty_s1/Q</td>
<td>initialize/PSRAM_com/burst_counter_0_s0/CE</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>5.952</td>
<td>-0.019</td>
<td>6.395</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-0.467</td>
<td>fifo_inst/empty_s1/Q</td>
<td>initialize/PSRAM_com/burst_counter_1_s0/CE</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>5.952</td>
<td>-0.019</td>
<td>6.395</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-0.467</td>
<td>fifo_inst/empty_s1/Q</td>
<td>initialize/PSRAM_com/burst_counter_4_s0/CE</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>5.952</td>
<td>-0.019</td>
<td>6.395</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-0.467</td>
<td>fifo_inst/empty_s1/Q</td>
<td>initialize/PSRAM_com/burst_counter_5_s0/CE</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>5.952</td>
<td>-0.019</td>
<td>6.395</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-0.156</td>
<td>quad_start_mcu_s0/Q</td>
<td>initialize/PSRAM_com/counter_0_s0/D</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>5.952</td>
<td>-0.019</td>
<td>5.727</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-0.133</td>
<td>quad_start_mcu_s0/Q</td>
<td>initialize/PSRAM_com/ended_s2/D</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>5.952</td>
<td>-0.019</td>
<td>5.704</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-0.122</td>
<td>quad_start_mcu_s0/Q</td>
<td>initialize/PSRAM_com/data_write_3_s0/CE</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>5.952</td>
<td>-0.019</td>
<td>6.049</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-0.108</td>
<td>initialize/PSRAM_com/ended_s2/Q</td>
<td>com_start_s0/D</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>5.952</td>
<td>0.019</td>
<td>5.641</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-0.102</td>
<td>quad_start_mcu_s0/Q</td>
<td>initialize/PSRAM_com/n574_s0/CE</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>5.952</td>
<td>-0.019</td>
<td>6.030</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-0.102</td>
<td>quad_start_mcu_s0/Q</td>
<td>initialize/PSRAM_com/n573_s0/CE</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>5.952</td>
<td>-0.019</td>
<td>6.030</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-0.100</td>
<td>fifo_inst/empty_s1/Q</td>
<td>initialize/PSRAM_com/burst_counter_2_s0/CE</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>5.952</td>
<td>-0.019</td>
<td>6.028</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-0.100</td>
<td>fifo_inst/empty_s1/Q</td>
<td>initialize/PSRAM_com/burst_counter_3_s0/CE</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>5.952</td>
<td>-0.019</td>
<td>6.028</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-0.076</td>
<td>quad_start_mcu_s0/Q</td>
<td>initialize/PSRAM_com/data_write_14_s0/CE</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>5.952</td>
<td>-0.019</td>
<td>6.003</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-0.076</td>
<td>quad_start_mcu_s0/Q</td>
<td>initialize/PSRAM_com/data_write_15_s0/CE</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>5.952</td>
<td>-0.019</td>
<td>6.003</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-0.075</td>
<td>initialize/PSRAM_com/fifo_rd_s0/Q</td>
<td>fifo_inst/count_5_s1/D</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>5.952</td>
<td>0.019</td>
<td>5.609</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-0.018</td>
<td>initialize/PSRAM_com/fifo_rd_s0/Q</td>
<td>fifo_inst/count_4_s1/D</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>5.952</td>
<td>0.019</td>
<td>5.552</td>
</tr>
<tr>
<td>22</td>
<td>0.039</td>
<td>initialize/PSRAM_com/fifo_rd_s0/Q</td>
<td>fifo_inst/count_3_s1/D</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>5.952</td>
<td>0.019</td>
<td>5.495</td>
</tr>
<tr>
<td>23</td>
<td>0.072</td>
<td>quad_start_mcu_s0/Q</td>
<td>initialize/PSRAM_com/data_out_0_s0/CE</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>5.952</td>
<td>-0.019</td>
<td>5.856</td>
</tr>
<tr>
<td>24</td>
<td>0.072</td>
<td>quad_start_mcu_s0/Q</td>
<td>initialize/PSRAM_com/data_out_1_s0/CE</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>5.952</td>
<td>-0.019</td>
<td>5.856</td>
</tr>
<tr>
<td>25</td>
<td>0.073</td>
<td>quad_start_mcu_s0/Q</td>
<td>initialize/PSRAM_com/data_out_4_s0/CE</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>5.952</td>
<td>-0.019</td>
<td>5.855</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.556</td>
<td>initialize/com_start_s1/Q</td>
<td>initialize/spi_start_s0/RESET</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.571</td>
</tr>
<tr>
<td>2</td>
<td>0.556</td>
<td>UART1/flag_acq_s0/Q</td>
<td>start_acquisition_s0/RESET</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.571</td>
</tr>
<tr>
<td>3</td>
<td>0.563</td>
<td>fifo_inst/wr_ptr_2_s0/Q</td>
<td>fifo_inst/fifo_mem_fifo_mem_1_1_s/WAD[2]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.578</td>
</tr>
<tr>
<td>4</td>
<td>0.570</td>
<td>debuttonA/sync_button_debounced/resync_1_s0/Q</td>
<td>debuttonA/sync_button_debounced/resync_2_s0/D</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.570</td>
</tr>
<tr>
<td>5</td>
<td>0.570</td>
<td>debuttonA/sync_button/sync_buffer_2_s0/Q</td>
<td>debuttonA/deb_button/shift_0_s0/D</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.570</td>
</tr>
<tr>
<td>6</td>
<td>0.570</td>
<td>UART1/buffer[5]_3_s0/Q</td>
<td>UART1/samples_before_19_s0/D</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.570</td>
</tr>
<tr>
<td>7</td>
<td>0.570</td>
<td>UART1/buffer[4]_1_s0/Q</td>
<td>UART1/samples_after_1_s0/D</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.570</td>
</tr>
<tr>
<td>8</td>
<td>0.570</td>
<td>UART1/buffer[4]_2_s0/Q</td>
<td>UART1/samples_after_2_s0/D</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.570</td>
</tr>
<tr>
<td>9</td>
<td>0.571</td>
<td>UART1/buffer[3]_1_s0/Q</td>
<td>UART1/samples_after_9_s0/D</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.571</td>
</tr>
<tr>
<td>10</td>
<td>0.571</td>
<td>UART1/buffer[3]_4_s0/Q</td>
<td>UART1/samples_after_12_s0/D</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.571</td>
</tr>
<tr>
<td>11</td>
<td>0.571</td>
<td>UART1/buffer[3]_7_s0/Q</td>
<td>UART1/samples_after_15_s0/D</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.571</td>
</tr>
<tr>
<td>12</td>
<td>0.571</td>
<td>UART1/buffer[2]_2_s0/Q</td>
<td>UART1/samples_after_18_s0/D</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.571</td>
</tr>
<tr>
<td>13</td>
<td>0.571</td>
<td>UART1/buffer[2]_5_s0/Q</td>
<td>UART1/samples_after_21_s0/D</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.571</td>
</tr>
<tr>
<td>14</td>
<td>0.572</td>
<td>initialize/PSRAM_com/data_out_4_s0/Q</td>
<td>initialize/PSRAM_com/data_out_8_s0/D</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.572</td>
</tr>
<tr>
<td>15</td>
<td>0.573</td>
<td>initialize/PSRAM_com/data_out_9_s0/Q</td>
<td>initialize/PSRAM_com/data_out_13_s0/D</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.573</td>
</tr>
<tr>
<td>16</td>
<td>0.573</td>
<td>initialize/PSRAM_com/data_out_11_s0/Q</td>
<td>initialize/PSRAM_com/data_out_15_s0/D</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.573</td>
</tr>
<tr>
<td>17</td>
<td>0.573</td>
<td>fifo_inst/wr_ptr_1_s0/Q</td>
<td>fifo_inst/fifo_mem_fifo_mem_1_1_s/WAD[1]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.588</td>
</tr>
<tr>
<td>18</td>
<td>0.576</td>
<td>UART1/dataIn_2_s0/Q</td>
<td>UART1/dataIn_1_s0/D</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.576</td>
</tr>
<tr>
<td>19</td>
<td>0.577</td>
<td>fifo_inst/wr_ptr_3_s0/Q</td>
<td>fifo_inst/fifo_mem_fifo_mem_1_1_s/WAD[3]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.592</td>
</tr>
<tr>
<td>20</td>
<td>0.577</td>
<td>debuttonA/deb_button/shift_3_s0/Q</td>
<td>debuttonA/deb_button/shift_4_s0/D</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.577</td>
</tr>
<tr>
<td>21</td>
<td>0.582</td>
<td>debuttonA/deb_button/shift_5_s0/Q</td>
<td>debuttonA/deb_button/shift_6_s0/D</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.582</td>
</tr>
<tr>
<td>22</td>
<td>0.582</td>
<td>debuttonA/deb_button/shift_4_s0/Q</td>
<td>debuttonA/deb_button/shift_5_s0/D</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.582</td>
</tr>
<tr>
<td>23</td>
<td>0.584</td>
<td>ADC_submodule/adc_data_7_s0/Q</td>
<td>fifo_inst/fifo_mem_fifo_mem_0_1_s/DI[3]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.599</td>
</tr>
<tr>
<td>24</td>
<td>0.708</td>
<td>ADC_submodule/clock_counter_3_s0/Q</td>
<td>ADC_submodule/clock_counter_3_s0/D</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>25</td>
<td>0.708</td>
<td>UART1/txCounter_10_s2/Q</td>
<td>UART1/txCounter_10_s2/D</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>9.411</td>
<td>rst_PP_s0/Q</td>
<td>PP_post_process/buffer_select_s2/CLEAR</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.905</td>
<td>0.000</td>
<td>2.450</td>
</tr>
<tr>
<td>2</td>
<td>9.411</td>
<td>rst_PP_s0/Q</td>
<td>PP_post_process/read_pointer_0_s7/CLEAR</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.905</td>
<td>0.000</td>
<td>2.450</td>
</tr>
<tr>
<td>3</td>
<td>9.411</td>
<td>rst_PP_s0/Q</td>
<td>PP_post_process/read_pointer_7_s10/CLEAR</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.905</td>
<td>0.000</td>
<td>2.450</td>
</tr>
<tr>
<td>4</td>
<td>9.411</td>
<td>rst_PP_s0/Q</td>
<td>PP_post_process/write_pointer_0_s7/CLEAR</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.905</td>
<td>0.000</td>
<td>2.450</td>
</tr>
<tr>
<td>5</td>
<td>9.411</td>
<td>rst_PP_s0/Q</td>
<td>PP_post_process/write_pointer_7_s1/CLEAR</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.905</td>
<td>0.000</td>
<td>2.450</td>
</tr>
<tr>
<td>6</td>
<td>9.411</td>
<td>rst_PP_s0/Q</td>
<td>PP_post_process/write_pointer_1_s1/CLEAR</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.905</td>
<td>0.000</td>
<td>2.450</td>
</tr>
<tr>
<td>7</td>
<td>9.411</td>
<td>rst_PP_s0/Q</td>
<td>PP_post_process/write_pointer_2_s1/CLEAR</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.905</td>
<td>0.000</td>
<td>2.450</td>
</tr>
<tr>
<td>8</td>
<td>9.411</td>
<td>rst_PP_s0/Q</td>
<td>PP_post_process/write_pointer_3_s1/CLEAR</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.905</td>
<td>0.000</td>
<td>2.450</td>
</tr>
<tr>
<td>9</td>
<td>9.411</td>
<td>rst_PP_s0/Q</td>
<td>PP_post_process/write_pointer_4_s1/CLEAR</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.905</td>
<td>0.000</td>
<td>2.450</td>
</tr>
<tr>
<td>10</td>
<td>9.411</td>
<td>rst_PP_s0/Q</td>
<td>PP_post_process/write_pointer_5_s1/CLEAR</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.905</td>
<td>0.000</td>
<td>2.450</td>
</tr>
<tr>
<td>11</td>
<td>9.411</td>
<td>rst_PP_s0/Q</td>
<td>PP_post_process/write_pointer_6_s1/CLEAR</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.905</td>
<td>0.000</td>
<td>2.450</td>
</tr>
<tr>
<td>12</td>
<td>9.411</td>
<td>rst_PP_s0/Q</td>
<td>PP_post_process/read_cmp_s0/CLEAR</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.905</td>
<td>0.000</td>
<td>2.450</td>
</tr>
<tr>
<td>13</td>
<td>9.411</td>
<td>rst_PP_s0/Q</td>
<td>PP_post_process/last_switch_s0/CLEAR</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.905</td>
<td>0.000</td>
<td>2.450</td>
</tr>
<tr>
<td>14</td>
<td>9.411</td>
<td>rst_PP_s0/Q</td>
<td>PP_post_process/d_flag_read_s0/CLEAR</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.905</td>
<td>0.000</td>
<td>2.450</td>
</tr>
<tr>
<td>15</td>
<td>9.411</td>
<td>rst_PP_s0/Q</td>
<td>PP_post_process/d_flag_write_s0/CLEAR</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.905</td>
<td>0.000</td>
<td>2.450</td>
</tr>
<tr>
<td>16</td>
<td>9.421</td>
<td>rst_PP_s0/Q</td>
<td>PP_post_process/read_pointer_1_s1/CLEAR</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.905</td>
<td>0.000</td>
<td>2.440</td>
</tr>
<tr>
<td>17</td>
<td>9.421</td>
<td>rst_PP_s0/Q</td>
<td>PP_post_process/read_pointer_2_s1/CLEAR</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.905</td>
<td>0.000</td>
<td>2.440</td>
</tr>
<tr>
<td>18</td>
<td>9.421</td>
<td>rst_PP_s0/Q</td>
<td>PP_post_process/read_pointer_3_s1/CLEAR</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.905</td>
<td>0.000</td>
<td>2.440</td>
</tr>
<tr>
<td>19</td>
<td>9.421</td>
<td>rst_PP_s0/Q</td>
<td>PP_post_process/read_pointer_4_s1/CLEAR</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.905</td>
<td>0.000</td>
<td>2.440</td>
</tr>
<tr>
<td>20</td>
<td>9.421</td>
<td>rst_PP_s0/Q</td>
<td>PP_post_process/read_pointer_5_s1/CLEAR</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.905</td>
<td>0.000</td>
<td>2.440</td>
</tr>
<tr>
<td>21</td>
<td>9.421</td>
<td>rst_PP_s0/Q</td>
<td>PP_post_process/read_pointer_6_s1/CLEAR</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.905</td>
<td>0.000</td>
<td>2.440</td>
</tr>
<tr>
<td>22</td>
<td>9.943</td>
<td>rst_PP_s0/Q</td>
<td>PP_post_process/stop_PP_s0/CLEAR</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.905</td>
<td>0.000</td>
<td>1.919</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>1.174</td>
<td>rst_PP_s0/Q</td>
<td>PP_post_process/stop_PP_s0/CLEAR</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.189</td>
</tr>
<tr>
<td>2</td>
<td>1.541</td>
<td>rst_PP_s0/Q</td>
<td>PP_post_process/read_pointer_1_s1/CLEAR</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.556</td>
</tr>
<tr>
<td>3</td>
<td>1.541</td>
<td>rst_PP_s0/Q</td>
<td>PP_post_process/read_pointer_2_s1/CLEAR</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.556</td>
</tr>
<tr>
<td>4</td>
<td>1.541</td>
<td>rst_PP_s0/Q</td>
<td>PP_post_process/read_pointer_3_s1/CLEAR</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.556</td>
</tr>
<tr>
<td>5</td>
<td>1.541</td>
<td>rst_PP_s0/Q</td>
<td>PP_post_process/read_pointer_4_s1/CLEAR</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.556</td>
</tr>
<tr>
<td>6</td>
<td>1.541</td>
<td>rst_PP_s0/Q</td>
<td>PP_post_process/read_pointer_5_s1/CLEAR</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.556</td>
</tr>
<tr>
<td>7</td>
<td>1.541</td>
<td>rst_PP_s0/Q</td>
<td>PP_post_process/read_pointer_6_s1/CLEAR</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.556</td>
</tr>
<tr>
<td>8</td>
<td>1.548</td>
<td>rst_PP_s0/Q</td>
<td>PP_post_process/buffer_select_s2/CLEAR</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.563</td>
</tr>
<tr>
<td>9</td>
<td>1.548</td>
<td>rst_PP_s0/Q</td>
<td>PP_post_process/read_pointer_0_s7/CLEAR</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.563</td>
</tr>
<tr>
<td>10</td>
<td>1.548</td>
<td>rst_PP_s0/Q</td>
<td>PP_post_process/read_pointer_7_s10/CLEAR</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.563</td>
</tr>
<tr>
<td>11</td>
<td>1.548</td>
<td>rst_PP_s0/Q</td>
<td>PP_post_process/write_pointer_0_s7/CLEAR</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.563</td>
</tr>
<tr>
<td>12</td>
<td>1.548</td>
<td>rst_PP_s0/Q</td>
<td>PP_post_process/write_pointer_7_s1/CLEAR</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.563</td>
</tr>
<tr>
<td>13</td>
<td>1.548</td>
<td>rst_PP_s0/Q</td>
<td>PP_post_process/write_pointer_1_s1/CLEAR</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.563</td>
</tr>
<tr>
<td>14</td>
<td>1.548</td>
<td>rst_PP_s0/Q</td>
<td>PP_post_process/write_pointer_2_s1/CLEAR</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.563</td>
</tr>
<tr>
<td>15</td>
<td>1.548</td>
<td>rst_PP_s0/Q</td>
<td>PP_post_process/write_pointer_3_s1/CLEAR</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.563</td>
</tr>
<tr>
<td>16</td>
<td>1.548</td>
<td>rst_PP_s0/Q</td>
<td>PP_post_process/write_pointer_4_s1/CLEAR</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.563</td>
</tr>
<tr>
<td>17</td>
<td>1.548</td>
<td>rst_PP_s0/Q</td>
<td>PP_post_process/write_pointer_5_s1/CLEAR</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.563</td>
</tr>
<tr>
<td>18</td>
<td>1.548</td>
<td>rst_PP_s0/Q</td>
<td>PP_post_process/write_pointer_6_s1/CLEAR</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.563</td>
</tr>
<tr>
<td>19</td>
<td>1.548</td>
<td>rst_PP_s0/Q</td>
<td>PP_post_process/read_cmp_s0/CLEAR</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.563</td>
</tr>
<tr>
<td>20</td>
<td>1.548</td>
<td>rst_PP_s0/Q</td>
<td>PP_post_process/last_switch_s0/CLEAR</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.563</td>
</tr>
<tr>
<td>21</td>
<td>1.548</td>
<td>rst_PP_s0/Q</td>
<td>PP_post_process/d_flag_read_s0/CLEAR</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.563</td>
</tr>
<tr>
<td>22</td>
<td>1.548</td>
<td>rst_PP_s0/Q</td>
<td>PP_post_process/d_flag_write_s0/CLEAR</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.563</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>4.624</td>
<td>5.874</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
<td>d_com_start_s0</td>
</tr>
<tr>
<td>2</td>
<td>4.624</td>
<td>5.874</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
<td>d_flag_acq_s0</td>
</tr>
<tr>
<td>3</td>
<td>4.624</td>
<td>5.874</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
<td>n1620_s0</td>
</tr>
<tr>
<td>4</td>
<td>4.624</td>
<td>5.874</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
<td>n1628_s0</td>
</tr>
<tr>
<td>5</td>
<td>4.624</td>
<td>5.874</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
<td>read_5_s0</td>
</tr>
<tr>
<td>6</td>
<td>4.624</td>
<td>5.874</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
<td>address_acq_18_s0</td>
</tr>
<tr>
<td>7</td>
<td>4.624</td>
<td>5.874</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
<td>i_minus_i_pivot_reg_1_s0</td>
</tr>
<tr>
<td>8</td>
<td>4.624</td>
<td>5.874</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
<td>UART1/buffer[6]_5_s0</td>
</tr>
<tr>
<td>9</td>
<td>4.624</td>
<td>5.874</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
<td>debuttonA/sync_button_debounced/resync_2_s0</td>
</tr>
<tr>
<td>10</td>
<td>4.624</td>
<td>5.874</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
<td>debuttonA/deb_button/shift_6_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.759</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.957</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.198</td>
</tr>
<tr>
<td class="label">From</td>
<td>quad_start_mcu_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>initialize/PSRAM_com/counter_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>597</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.627</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C6[1][A]</td>
<td>quad_start_mcu_s0/CLK</td>
</tr>
<tr>
<td>3.085</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R7C6[1][A]</td>
<td style=" font-weight:bold;">quad_start_mcu_s0/Q</td>
</tr>
<tr>
<td>3.896</td>
<td>0.811</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C5[1][B]</td>
<td>initialize/PSRAM_com/n492_s2/I0</td>
</tr>
<tr>
<td>4.995</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R9C5[1][B]</td>
<td style=" background: #97FFFF;">initialize/PSRAM_com/n492_s2/F</td>
</tr>
<tr>
<td>5.827</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C4[3][B]</td>
<td>initialize/PSRAM_com/n529_s6/I3</td>
</tr>
<tr>
<td>6.452</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R10C4[3][B]</td>
<td style=" background: #97FFFF;">initialize/PSRAM_com/n529_s6/F</td>
</tr>
<tr>
<td>6.873</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C3[3][A]</td>
<td>initialize/PSRAM_com/n525_s4/I1</td>
</tr>
<tr>
<td>7.499</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R10C3[3][A]</td>
<td style=" background: #97FFFF;">initialize/PSRAM_com/n525_s4/F</td>
</tr>
<tr>
<td>8.331</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C4[0][B]</td>
<td>initialize/PSRAM_com/n529_s1/I2</td>
</tr>
<tr>
<td>8.957</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C4[0][B]</td>
<td style=" background: #97FFFF;">initialize/PSRAM_com/n529_s1/F</td>
</tr>
<tr>
<td>8.957</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C4[0][B]</td>
<td style=" font-weight:bold;">initialize/PSRAM_com/counter_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.952</td>
<td>5.952</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.335</td>
<td>2.383</td>
<td>tCL</td>
<td>FF</td>
<td>597</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.598</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C4[0][B]</td>
<td>initialize/PSRAM_com/counter_2_s0/CLK</td>
</tr>
<tr>
<td>8.198</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C4[0][B]</td>
<td>initialize/PSRAM_com/counter_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.952</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.976, 47.015%; route: 2.896, 45.744%; tC2Q: 0.458, 7.241%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.759</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.957</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.198</td>
</tr>
<tr>
<td class="label">From</td>
<td>quad_start_mcu_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>initialize/PSRAM_com/counter_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>597</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.627</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C6[1][A]</td>
<td>quad_start_mcu_s0/CLK</td>
</tr>
<tr>
<td>3.085</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R7C6[1][A]</td>
<td style=" font-weight:bold;">quad_start_mcu_s0/Q</td>
</tr>
<tr>
<td>3.896</td>
<td>0.811</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C5[1][B]</td>
<td>initialize/PSRAM_com/n492_s2/I0</td>
</tr>
<tr>
<td>4.995</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R9C5[1][B]</td>
<td style=" background: #97FFFF;">initialize/PSRAM_com/n492_s2/F</td>
</tr>
<tr>
<td>5.827</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C4[3][B]</td>
<td>initialize/PSRAM_com/n529_s6/I3</td>
</tr>
<tr>
<td>6.452</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R10C4[3][B]</td>
<td style=" background: #97FFFF;">initialize/PSRAM_com/n529_s6/F</td>
</tr>
<tr>
<td>6.873</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C3[3][A]</td>
<td>initialize/PSRAM_com/n525_s4/I1</td>
</tr>
<tr>
<td>7.499</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R10C3[3][A]</td>
<td style=" background: #97FFFF;">initialize/PSRAM_com/n525_s4/F</td>
</tr>
<tr>
<td>8.331</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C4[2][A]</td>
<td>initialize/PSRAM_com/n527_s1/I0</td>
</tr>
<tr>
<td>8.957</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C4[2][A]</td>
<td style=" background: #97FFFF;">initialize/PSRAM_com/n527_s1/F</td>
</tr>
<tr>
<td>8.957</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C4[2][A]</td>
<td style=" font-weight:bold;">initialize/PSRAM_com/counter_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.952</td>
<td>5.952</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.335</td>
<td>2.383</td>
<td>tCL</td>
<td>FF</td>
<td>597</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.598</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C4[2][A]</td>
<td>initialize/PSRAM_com/counter_4_s0/CLK</td>
</tr>
<tr>
<td>8.198</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C4[2][A]</td>
<td>initialize/PSRAM_com/counter_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.952</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.976, 47.015%; route: 2.896, 45.744%; tC2Q: 0.458, 7.241%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.734</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.289</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.554</td>
</tr>
<tr>
<td class="label">From</td>
<td>quad_start_mcu_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>initialize/PSRAM_com/ended_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>597</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.627</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C6[1][A]</td>
<td>quad_start_mcu_s0/CLK</td>
</tr>
<tr>
<td>3.085</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R7C6[1][A]</td>
<td style=" font-weight:bold;">quad_start_mcu_s0/Q</td>
</tr>
<tr>
<td>3.896</td>
<td>0.811</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C5[1][B]</td>
<td>initialize/PSRAM_com/n492_s2/I0</td>
</tr>
<tr>
<td>4.995</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R9C5[1][B]</td>
<td style=" background: #97FFFF;">initialize/PSRAM_com/n492_s2/F</td>
</tr>
<tr>
<td>5.827</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C4[3][B]</td>
<td>initialize/PSRAM_com/n529_s6/I3</td>
</tr>
<tr>
<td>6.452</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R10C4[3][B]</td>
<td style=" background: #97FFFF;">initialize/PSRAM_com/n529_s6/F</td>
</tr>
<tr>
<td>6.873</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C3[3][A]</td>
<td>initialize/PSRAM_com/n525_s4/I1</td>
</tr>
<tr>
<td>7.498</td>
<td>0.625</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R10C3[3][A]</td>
<td style=" background: #97FFFF;">initialize/PSRAM_com/n525_s4/F</td>
</tr>
<tr>
<td>7.926</td>
<td>0.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C3[1][A]</td>
<td>initialize/PSRAM_com/n525_s3/I2</td>
</tr>
<tr>
<td>8.952</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C3[1][A]</td>
<td style=" background: #97FFFF;">initialize/PSRAM_com/n525_s3/F</td>
</tr>
<tr>
<td>9.289</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C3[1][B]</td>
<td style=" font-weight:bold;">initialize/PSRAM_com/ended_s2/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.952</td>
<td>5.952</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.335</td>
<td>2.383</td>
<td>tCL</td>
<td>FF</td>
<td>597</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.598</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C3[1][B]</td>
<td>initialize/PSRAM_com/ended_s2/CLK</td>
</tr>
<tr>
<td>8.554</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C3[1][B]</td>
<td>initialize/PSRAM_com/ended_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.952</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.375, 50.661%; route: 2.829, 42.459%; tC2Q: 0.458, 6.880%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.641</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.838</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.198</td>
</tr>
<tr>
<td class="label">From</td>
<td>quad_start_mcu_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>initialize/PSRAM_com/counter_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>597</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.627</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C6[1][A]</td>
<td>quad_start_mcu_s0/CLK</td>
</tr>
<tr>
<td>3.085</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R7C6[1][A]</td>
<td style=" font-weight:bold;">quad_start_mcu_s0/Q</td>
</tr>
<tr>
<td>3.896</td>
<td>0.811</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C5[1][B]</td>
<td>initialize/PSRAM_com/n492_s2/I0</td>
</tr>
<tr>
<td>4.995</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R9C5[1][B]</td>
<td style=" background: #97FFFF;">initialize/PSRAM_com/n492_s2/F</td>
</tr>
<tr>
<td>5.827</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C4[3][B]</td>
<td>initialize/PSRAM_com/n529_s6/I3</td>
</tr>
<tr>
<td>6.452</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R10C4[3][B]</td>
<td style=" background: #97FFFF;">initialize/PSRAM_com/n529_s6/F</td>
</tr>
<tr>
<td>6.873</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C3[3][A]</td>
<td>initialize/PSRAM_com/n525_s4/I1</td>
</tr>
<tr>
<td>7.499</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R10C3[3][A]</td>
<td style=" background: #97FFFF;">initialize/PSRAM_com/n525_s4/F</td>
</tr>
<tr>
<td>8.016</td>
<td>0.517</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C4[1][B]</td>
<td>initialize/PSRAM_com/n528_s1/I0</td>
</tr>
<tr>
<td>8.838</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C4[1][B]</td>
<td style=" background: #97FFFF;">initialize/PSRAM_com/n528_s1/F</td>
</tr>
<tr>
<td>8.838</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C4[1][B]</td>
<td style=" font-weight:bold;">initialize/PSRAM_com/counter_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.952</td>
<td>5.952</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.335</td>
<td>2.383</td>
<td>tCL</td>
<td>FF</td>
<td>597</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.598</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C4[1][B]</td>
<td>initialize/PSRAM_com/counter_3_s0/CLK</td>
</tr>
<tr>
<td>8.198</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R10C4[1][B]</td>
<td>initialize/PSRAM_com/counter_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.952</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.172, 51.066%; route: 2.581, 41.555%; tC2Q: 0.458, 7.379%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.621</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.819</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.198</td>
</tr>
<tr>
<td class="label">From</td>
<td>initialize/step_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>initialize/PSRAM_com/mem_sio_reg_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>597</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.627</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C2[0][A]</td>
<td>initialize/step_1_s2/CLK</td>
</tr>
<tr>
<td>3.085</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R8C2[0][A]</td>
<td style=" font-weight:bold;">initialize/step_1_s2/Q</td>
</tr>
<tr>
<td>3.917</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C3[1][B]</td>
<td>initialize/PSRAM_com/n491_s15/I3</td>
</tr>
<tr>
<td>5.016</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C3[1][B]</td>
<td style=" background: #97FFFF;">initialize/PSRAM_com/n491_s15/F</td>
</tr>
<tr>
<td>5.021</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C3[0][A]</td>
<td>initialize/PSRAM_com/n491_s12/I3</td>
</tr>
<tr>
<td>6.120</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C3[0][A]</td>
<td style=" background: #97FFFF;">initialize/PSRAM_com/n491_s12/F</td>
</tr>
<tr>
<td>6.126</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C3[3][A]</td>
<td>initialize/PSRAM_com/n491_s7/I1</td>
</tr>
<tr>
<td>6.751</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C3[3][A]</td>
<td style=" background: #97FFFF;">initialize/PSRAM_com/n491_s7/F</td>
</tr>
<tr>
<td>7.170</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C4[3][A]</td>
<td>initialize/PSRAM_com/n491_s3/I1</td>
</tr>
<tr>
<td>7.992</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C4[3][A]</td>
<td style=" background: #97FFFF;">initialize/PSRAM_com/n491_s3/F</td>
</tr>
<tr>
<td>7.997</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C4[1][A]</td>
<td>initialize/PSRAM_com/n491_s0/I3</td>
</tr>
<tr>
<td>8.819</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C4[1][A]</td>
<td style=" background: #97FFFF;">initialize/PSRAM_com/n491_s0/F</td>
</tr>
<tr>
<td>8.819</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C4[1][A]</td>
<td style=" font-weight:bold;">initialize/PSRAM_com/mem_sio_reg_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.952</td>
<td>5.952</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.335</td>
<td>2.383</td>
<td>tCL</td>
<td>FF</td>
<td>597</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.598</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C4[1][A]</td>
<td>initialize/PSRAM_com/mem_sio_reg_0_s0/CLK</td>
</tr>
<tr>
<td>8.198</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C4[1][A]</td>
<td>initialize/PSRAM_com/mem_sio_reg_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.952</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.467, 72.138%; route: 1.267, 20.461%; tC2Q: 0.458, 7.402%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.467</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.022</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.554</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_inst/empty_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>initialize/PSRAM_com/burst_counter_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>597</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.627</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C18[1][A]</td>
<td>fifo_inst/empty_s1/CLK</td>
</tr>
<tr>
<td>3.085</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R7C18[1][A]</td>
<td style=" font-weight:bold;">fifo_inst/empty_s1/Q</td>
</tr>
<tr>
<td>4.886</td>
<td>1.801</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C5[3][A]</td>
<td>initialize/PSRAM_com/burst_counter_5_s8/I0</td>
</tr>
<tr>
<td>5.947</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C5[3][A]</td>
<td style=" background: #97FFFF;">initialize/PSRAM_com/burst_counter_5_s8/F</td>
</tr>
<tr>
<td>6.366</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C4[3][A]</td>
<td>initialize/PSRAM_com/burst_counter_5_s5/I3</td>
</tr>
<tr>
<td>7.188</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R7C4[3][A]</td>
<td style=" background: #97FFFF;">initialize/PSRAM_com/burst_counter_5_s5/F</td>
</tr>
<tr>
<td>7.684</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C4[3][B]</td>
<td>initialize/PSRAM_com/burst_counter_5_s4/I1</td>
</tr>
<tr>
<td>8.309</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R8C4[3][B]</td>
<td style=" background: #97FFFF;">initialize/PSRAM_com/burst_counter_5_s4/F</td>
</tr>
<tr>
<td>9.022</td>
<td>0.713</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C4[2][A]</td>
<td style=" font-weight:bold;">initialize/PSRAM_com/burst_counter_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.952</td>
<td>5.952</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.335</td>
<td>2.383</td>
<td>tCL</td>
<td>FF</td>
<td>597</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.598</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C4[2][A]</td>
<td>initialize/PSRAM_com/burst_counter_0_s0/CLK</td>
</tr>
<tr>
<td>8.554</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C4[2][A]</td>
<td>initialize/PSRAM_com/burst_counter_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.952</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.508, 39.218%; route: 3.429, 53.615%; tC2Q: 0.458, 7.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.467</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.022</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.554</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_inst/empty_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>initialize/PSRAM_com/burst_counter_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>597</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.627</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C18[1][A]</td>
<td>fifo_inst/empty_s1/CLK</td>
</tr>
<tr>
<td>3.085</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R7C18[1][A]</td>
<td style=" font-weight:bold;">fifo_inst/empty_s1/Q</td>
</tr>
<tr>
<td>4.886</td>
<td>1.801</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C5[3][A]</td>
<td>initialize/PSRAM_com/burst_counter_5_s8/I0</td>
</tr>
<tr>
<td>5.947</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C5[3][A]</td>
<td style=" background: #97FFFF;">initialize/PSRAM_com/burst_counter_5_s8/F</td>
</tr>
<tr>
<td>6.366</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C4[3][A]</td>
<td>initialize/PSRAM_com/burst_counter_5_s5/I3</td>
</tr>
<tr>
<td>7.188</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R7C4[3][A]</td>
<td style=" background: #97FFFF;">initialize/PSRAM_com/burst_counter_5_s5/F</td>
</tr>
<tr>
<td>7.684</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C4[3][B]</td>
<td>initialize/PSRAM_com/burst_counter_5_s4/I1</td>
</tr>
<tr>
<td>8.309</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R8C4[3][B]</td>
<td style=" background: #97FFFF;">initialize/PSRAM_com/burst_counter_5_s4/F</td>
</tr>
<tr>
<td>9.022</td>
<td>0.713</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C4[1][B]</td>
<td style=" font-weight:bold;">initialize/PSRAM_com/burst_counter_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.952</td>
<td>5.952</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.335</td>
<td>2.383</td>
<td>tCL</td>
<td>FF</td>
<td>597</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.598</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C4[1][B]</td>
<td>initialize/PSRAM_com/burst_counter_1_s0/CLK</td>
</tr>
<tr>
<td>8.554</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C4[1][B]</td>
<td>initialize/PSRAM_com/burst_counter_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.952</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.508, 39.218%; route: 3.429, 53.615%; tC2Q: 0.458, 7.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.467</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.022</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.554</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_inst/empty_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>initialize/PSRAM_com/burst_counter_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>597</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.627</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C18[1][A]</td>
<td>fifo_inst/empty_s1/CLK</td>
</tr>
<tr>
<td>3.085</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R7C18[1][A]</td>
<td style=" font-weight:bold;">fifo_inst/empty_s1/Q</td>
</tr>
<tr>
<td>4.886</td>
<td>1.801</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C5[3][A]</td>
<td>initialize/PSRAM_com/burst_counter_5_s8/I0</td>
</tr>
<tr>
<td>5.947</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C5[3][A]</td>
<td style=" background: #97FFFF;">initialize/PSRAM_com/burst_counter_5_s8/F</td>
</tr>
<tr>
<td>6.366</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C4[3][A]</td>
<td>initialize/PSRAM_com/burst_counter_5_s5/I3</td>
</tr>
<tr>
<td>7.188</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R7C4[3][A]</td>
<td style=" background: #97FFFF;">initialize/PSRAM_com/burst_counter_5_s5/F</td>
</tr>
<tr>
<td>7.684</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C4[3][B]</td>
<td>initialize/PSRAM_com/burst_counter_5_s4/I1</td>
</tr>
<tr>
<td>8.309</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R8C4[3][B]</td>
<td style=" background: #97FFFF;">initialize/PSRAM_com/burst_counter_5_s4/F</td>
</tr>
<tr>
<td>9.022</td>
<td>0.713</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C4[2][B]</td>
<td style=" font-weight:bold;">initialize/PSRAM_com/burst_counter_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.952</td>
<td>5.952</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.335</td>
<td>2.383</td>
<td>tCL</td>
<td>FF</td>
<td>597</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.598</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C4[2][B]</td>
<td>initialize/PSRAM_com/burst_counter_4_s0/CLK</td>
</tr>
<tr>
<td>8.554</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C4[2][B]</td>
<td>initialize/PSRAM_com/burst_counter_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.952</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.508, 39.218%; route: 3.429, 53.615%; tC2Q: 0.458, 7.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.467</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.022</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.554</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_inst/empty_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>initialize/PSRAM_com/burst_counter_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>597</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.627</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C18[1][A]</td>
<td>fifo_inst/empty_s1/CLK</td>
</tr>
<tr>
<td>3.085</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R7C18[1][A]</td>
<td style=" font-weight:bold;">fifo_inst/empty_s1/Q</td>
</tr>
<tr>
<td>4.886</td>
<td>1.801</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C5[3][A]</td>
<td>initialize/PSRAM_com/burst_counter_5_s8/I0</td>
</tr>
<tr>
<td>5.947</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C5[3][A]</td>
<td style=" background: #97FFFF;">initialize/PSRAM_com/burst_counter_5_s8/F</td>
</tr>
<tr>
<td>6.366</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C4[3][A]</td>
<td>initialize/PSRAM_com/burst_counter_5_s5/I3</td>
</tr>
<tr>
<td>7.188</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R7C4[3][A]</td>
<td style=" background: #97FFFF;">initialize/PSRAM_com/burst_counter_5_s5/F</td>
</tr>
<tr>
<td>7.684</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C4[3][B]</td>
<td>initialize/PSRAM_com/burst_counter_5_s4/I1</td>
</tr>
<tr>
<td>8.309</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R8C4[3][B]</td>
<td style=" background: #97FFFF;">initialize/PSRAM_com/burst_counter_5_s4/F</td>
</tr>
<tr>
<td>9.022</td>
<td>0.713</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C4[1][A]</td>
<td style=" font-weight:bold;">initialize/PSRAM_com/burst_counter_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.952</td>
<td>5.952</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.335</td>
<td>2.383</td>
<td>tCL</td>
<td>FF</td>
<td>597</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.598</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C4[1][A]</td>
<td>initialize/PSRAM_com/burst_counter_5_s0/CLK</td>
</tr>
<tr>
<td>8.554</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C4[1][A]</td>
<td>initialize/PSRAM_com/burst_counter_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.952</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.508, 39.218%; route: 3.429, 53.615%; tC2Q: 0.458, 7.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.156</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.354</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.198</td>
</tr>
<tr>
<td class="label">From</td>
<td>quad_start_mcu_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>initialize/PSRAM_com/counter_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>597</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.627</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C6[1][A]</td>
<td>quad_start_mcu_s0/CLK</td>
</tr>
<tr>
<td>3.085</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R7C6[1][A]</td>
<td style=" font-weight:bold;">quad_start_mcu_s0/Q</td>
</tr>
<tr>
<td>3.896</td>
<td>0.811</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C5[1][B]</td>
<td>initialize/PSRAM_com/n492_s2/I0</td>
</tr>
<tr>
<td>4.995</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R9C5[1][B]</td>
<td style=" background: #97FFFF;">initialize/PSRAM_com/n492_s2/F</td>
</tr>
<tr>
<td>5.827</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C4[3][B]</td>
<td>initialize/PSRAM_com/n529_s6/I3</td>
</tr>
<tr>
<td>6.452</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R10C4[3][B]</td>
<td style=" background: #97FFFF;">initialize/PSRAM_com/n529_s6/F</td>
</tr>
<tr>
<td>6.873</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C3[3][A]</td>
<td>initialize/PSRAM_com/n525_s4/I1</td>
</tr>
<tr>
<td>7.499</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R10C3[3][A]</td>
<td style=" background: #97FFFF;">initialize/PSRAM_com/n525_s4/F</td>
</tr>
<tr>
<td>7.532</td>
<td>0.033</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C3[2][B]</td>
<td>initialize/PSRAM_com/n531_s1/I0</td>
</tr>
<tr>
<td>8.354</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C3[2][B]</td>
<td style=" background: #97FFFF;">initialize/PSRAM_com/n531_s1/F</td>
</tr>
<tr>
<td>8.354</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C3[2][B]</td>
<td style=" font-weight:bold;">initialize/PSRAM_com/counter_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.952</td>
<td>5.952</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.335</td>
<td>2.383</td>
<td>tCL</td>
<td>FF</td>
<td>597</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.598</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C3[2][B]</td>
<td>initialize/PSRAM_com/counter_0_s0/CLK</td>
</tr>
<tr>
<td>8.198</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R10C3[2][B]</td>
<td>initialize/PSRAM_com/counter_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.952</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.172, 55.387%; route: 2.097, 36.610%; tC2Q: 0.458, 8.003%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.133</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.331</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.198</td>
</tr>
<tr>
<td class="label">From</td>
<td>quad_start_mcu_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>initialize/PSRAM_com/ended_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>597</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.627</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C6[1][A]</td>
<td>quad_start_mcu_s0/CLK</td>
</tr>
<tr>
<td>3.085</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R7C6[1][A]</td>
<td style=" font-weight:bold;">quad_start_mcu_s0/Q</td>
</tr>
<tr>
<td>3.896</td>
<td>0.811</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C5[1][B]</td>
<td>initialize/PSRAM_com/n492_s2/I0</td>
</tr>
<tr>
<td>4.995</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R9C5[1][B]</td>
<td style=" background: #97FFFF;">initialize/PSRAM_com/n492_s2/F</td>
</tr>
<tr>
<td>5.827</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C4[3][B]</td>
<td>initialize/PSRAM_com/n529_s6/I3</td>
</tr>
<tr>
<td>6.452</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R10C4[3][B]</td>
<td style=" background: #97FFFF;">initialize/PSRAM_com/n529_s6/F</td>
</tr>
<tr>
<td>6.873</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C3[3][A]</td>
<td>initialize/PSRAM_com/n525_s4/I1</td>
</tr>
<tr>
<td>7.499</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R10C3[3][A]</td>
<td style=" background: #97FFFF;">initialize/PSRAM_com/n525_s4/F</td>
</tr>
<tr>
<td>8.331</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C3[1][B]</td>
<td style=" font-weight:bold;">initialize/PSRAM_com/ended_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.952</td>
<td>5.952</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.335</td>
<td>2.383</td>
<td>tCL</td>
<td>FF</td>
<td>597</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.598</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C3[1][B]</td>
<td>initialize/PSRAM_com/ended_s2/CLK</td>
</tr>
<tr>
<td>8.198</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C3[1][B]</td>
<td>initialize/PSRAM_com/ended_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.952</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.350, 41.200%; route: 2.896, 50.764%; tC2Q: 0.458, 8.035%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.122</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.676</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.554</td>
</tr>
<tr>
<td class="label">From</td>
<td>quad_start_mcu_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>initialize/PSRAM_com/data_write_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>597</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.627</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C6[1][A]</td>
<td>quad_start_mcu_s0/CLK</td>
</tr>
<tr>
<td>3.085</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R7C6[1][A]</td>
<td style=" font-weight:bold;">quad_start_mcu_s0/Q</td>
</tr>
<tr>
<td>3.896</td>
<td>0.811</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C5[1][B]</td>
<td>initialize/PSRAM_com/n492_s2/I0</td>
</tr>
<tr>
<td>4.995</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R9C5[1][B]</td>
<td style=" background: #97FFFF;">initialize/PSRAM_com/n492_s2/F</td>
</tr>
<tr>
<td>6.328</td>
<td>1.333</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C3[0][A]</td>
<td>initialize/PSRAM_com/data_write_15_s5/I2</td>
</tr>
<tr>
<td>7.130</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>14</td>
<td>R7C3[0][A]</td>
<td style=" background: #97FFFF;">initialize/PSRAM_com/data_write_15_s5/F</td>
</tr>
<tr>
<td>8.676</td>
<td>1.546</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C6[1][A]</td>
<td style=" font-weight:bold;">initialize/PSRAM_com/data_write_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.952</td>
<td>5.952</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.335</td>
<td>2.383</td>
<td>tCL</td>
<td>FF</td>
<td>597</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.598</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C6[1][A]</td>
<td>initialize/PSRAM_com/data_write_3_s0/CLK</td>
</tr>
<tr>
<td>8.554</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R10C6[1][A]</td>
<td>initialize/PSRAM_com/data_write_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.952</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.901, 31.425%; route: 3.690, 60.998%; tC2Q: 0.458, 7.577%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.108</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.239</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.132</td>
</tr>
<tr>
<td class="label">From</td>
<td>initialize/PSRAM_com/ended_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>com_start_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.952</td>
<td>5.952</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.335</td>
<td>2.383</td>
<td>tCL</td>
<td>FF</td>
<td>597</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.598</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C3[1][B]</td>
<td>initialize/PSRAM_com/ended_s2/CLK</td>
</tr>
<tr>
<td>9.056</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>6</td>
<td>R9C3[1][B]</td>
<td style=" font-weight:bold;">initialize/PSRAM_com/ended_s2/Q</td>
</tr>
<tr>
<td>10.202</td>
<td>1.146</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C6[3][B]</td>
<td>n1064_s21/I1</td>
</tr>
<tr>
<td>11.024</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C6[3][B]</td>
<td style=" background: #97FFFF;">n1064_s21/F</td>
</tr>
<tr>
<td>12.163</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C10[3][A]</td>
<td>n1064_s18/I2</td>
</tr>
<tr>
<td>12.788</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C10[3][A]</td>
<td style=" background: #97FFFF;">n1064_s18/F</td>
</tr>
<tr>
<td>13.207</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C10[1][A]</td>
<td>n1064_s17/I0</td>
</tr>
<tr>
<td>14.239</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C10[1][A]</td>
<td style=" background: #97FFFF;">n1064_s17/F</td>
</tr>
<tr>
<td>14.239</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C10[1][A]</td>
<td style=" font-weight:bold;">com_start_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>11.905</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.288</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>597</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>14.532</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C10[1][A]</td>
<td>com_start_s0/CLK</td>
</tr>
<tr>
<td>14.132</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C10[1][A]</td>
<td>com_start_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.952</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.479, 43.943%; route: 2.704, 47.932%; tC2Q: 0.458, 8.125%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.102</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.657</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.554</td>
</tr>
<tr>
<td class="label">From</td>
<td>quad_start_mcu_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>initialize/PSRAM_com/n574_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>597</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.627</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C6[1][A]</td>
<td>quad_start_mcu_s0/CLK</td>
</tr>
<tr>
<td>3.085</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R7C6[1][A]</td>
<td style=" font-weight:bold;">quad_start_mcu_s0/Q</td>
</tr>
<tr>
<td>3.896</td>
<td>0.811</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C5[1][B]</td>
<td>initialize/PSRAM_com/n492_s2/I0</td>
</tr>
<tr>
<td>4.995</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R9C5[1][B]</td>
<td style=" background: #97FFFF;">initialize/PSRAM_com/n492_s2/F</td>
</tr>
<tr>
<td>5.028</td>
<td>0.033</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C5[3][B]</td>
<td>initialize/PSRAM_com/n594_s0/I3</td>
</tr>
<tr>
<td>6.127</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C5[3][B]</td>
<td style=" background: #97FFFF;">initialize/PSRAM_com/n594_s0/F</td>
</tr>
<tr>
<td>6.954</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C3[2][B]</td>
<td>initialize/PSRAM_com/n586_s0/I3</td>
</tr>
<tr>
<td>7.579</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R9C3[2][B]</td>
<td style=" background: #97FFFF;">initialize/PSRAM_com/n586_s0/F</td>
</tr>
<tr>
<td>8.657</td>
<td>1.078</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C3[2][A]</td>
<td style=" font-weight:bold;">initialize/PSRAM_com/n574_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.952</td>
<td>5.952</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.335</td>
<td>2.383</td>
<td>tCL</td>
<td>FF</td>
<td>597</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.598</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C3[2][A]</td>
<td>initialize/PSRAM_com/n574_s0/CLK</td>
</tr>
<tr>
<td>8.554</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C3[2][A]</td>
<td>initialize/PSRAM_com/n574_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.952</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.823, 46.818%; route: 2.748, 45.580%; tC2Q: 0.458, 7.601%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.102</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.657</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.554</td>
</tr>
<tr>
<td class="label">From</td>
<td>quad_start_mcu_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>initialize/PSRAM_com/n573_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>597</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.627</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C6[1][A]</td>
<td>quad_start_mcu_s0/CLK</td>
</tr>
<tr>
<td>3.085</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R7C6[1][A]</td>
<td style=" font-weight:bold;">quad_start_mcu_s0/Q</td>
</tr>
<tr>
<td>3.896</td>
<td>0.811</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C5[1][B]</td>
<td>initialize/PSRAM_com/n492_s2/I0</td>
</tr>
<tr>
<td>4.995</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R9C5[1][B]</td>
<td style=" background: #97FFFF;">initialize/PSRAM_com/n492_s2/F</td>
</tr>
<tr>
<td>5.028</td>
<td>0.033</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C5[3][B]</td>
<td>initialize/PSRAM_com/n594_s0/I3</td>
</tr>
<tr>
<td>6.127</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C5[3][B]</td>
<td style=" background: #97FFFF;">initialize/PSRAM_com/n594_s0/F</td>
</tr>
<tr>
<td>6.954</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C3[2][B]</td>
<td>initialize/PSRAM_com/n586_s0/I3</td>
</tr>
<tr>
<td>7.579</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R9C3[2][B]</td>
<td style=" background: #97FFFF;">initialize/PSRAM_com/n586_s0/F</td>
</tr>
<tr>
<td>8.657</td>
<td>1.078</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C3[2][B]</td>
<td style=" font-weight:bold;">initialize/PSRAM_com/n573_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.952</td>
<td>5.952</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.335</td>
<td>2.383</td>
<td>tCL</td>
<td>FF</td>
<td>597</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.598</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C3[2][B]</td>
<td>initialize/PSRAM_com/n573_s0/CLK</td>
</tr>
<tr>
<td>8.554</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C3[2][B]</td>
<td>initialize/PSRAM_com/n573_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.952</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.823, 46.818%; route: 2.748, 45.580%; tC2Q: 0.458, 7.601%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.100</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.654</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.554</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_inst/empty_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>initialize/PSRAM_com/burst_counter_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>597</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.627</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C18[1][A]</td>
<td>fifo_inst/empty_s1/CLK</td>
</tr>
<tr>
<td>3.085</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R7C18[1][A]</td>
<td style=" font-weight:bold;">fifo_inst/empty_s1/Q</td>
</tr>
<tr>
<td>4.886</td>
<td>1.801</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C5[3][A]</td>
<td>initialize/PSRAM_com/burst_counter_5_s8/I0</td>
</tr>
<tr>
<td>5.947</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C5[3][A]</td>
<td style=" background: #97FFFF;">initialize/PSRAM_com/burst_counter_5_s8/F</td>
</tr>
<tr>
<td>6.366</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C4[3][A]</td>
<td>initialize/PSRAM_com/burst_counter_5_s5/I3</td>
</tr>
<tr>
<td>7.188</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R7C4[3][A]</td>
<td style=" background: #97FFFF;">initialize/PSRAM_com/burst_counter_5_s5/F</td>
</tr>
<tr>
<td>7.684</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C4[3][B]</td>
<td>initialize/PSRAM_com/burst_counter_5_s4/I1</td>
</tr>
<tr>
<td>8.309</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R8C4[3][B]</td>
<td style=" background: #97FFFF;">initialize/PSRAM_com/burst_counter_5_s4/F</td>
</tr>
<tr>
<td>8.654</td>
<td>0.346</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C4[0][A]</td>
<td style=" font-weight:bold;">initialize/PSRAM_com/burst_counter_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.952</td>
<td>5.952</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.335</td>
<td>2.383</td>
<td>tCL</td>
<td>FF</td>
<td>597</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.598</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C4[0][A]</td>
<td>initialize/PSRAM_com/burst_counter_2_s0/CLK</td>
</tr>
<tr>
<td>8.554</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C4[0][A]</td>
<td>initialize/PSRAM_com/burst_counter_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.952</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.508, 41.609%; route: 3.061, 50.787%; tC2Q: 0.458, 7.604%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.100</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.654</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.554</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_inst/empty_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>initialize/PSRAM_com/burst_counter_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>597</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.627</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C18[1][A]</td>
<td>fifo_inst/empty_s1/CLK</td>
</tr>
<tr>
<td>3.085</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R7C18[1][A]</td>
<td style=" font-weight:bold;">fifo_inst/empty_s1/Q</td>
</tr>
<tr>
<td>4.886</td>
<td>1.801</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C5[3][A]</td>
<td>initialize/PSRAM_com/burst_counter_5_s8/I0</td>
</tr>
<tr>
<td>5.947</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C5[3][A]</td>
<td style=" background: #97FFFF;">initialize/PSRAM_com/burst_counter_5_s8/F</td>
</tr>
<tr>
<td>6.366</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C4[3][A]</td>
<td>initialize/PSRAM_com/burst_counter_5_s5/I3</td>
</tr>
<tr>
<td>7.188</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R7C4[3][A]</td>
<td style=" background: #97FFFF;">initialize/PSRAM_com/burst_counter_5_s5/F</td>
</tr>
<tr>
<td>7.684</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C4[3][B]</td>
<td>initialize/PSRAM_com/burst_counter_5_s4/I1</td>
</tr>
<tr>
<td>8.309</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R8C4[3][B]</td>
<td style=" background: #97FFFF;">initialize/PSRAM_com/burst_counter_5_s4/F</td>
</tr>
<tr>
<td>8.654</td>
<td>0.346</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C4[1][A]</td>
<td style=" font-weight:bold;">initialize/PSRAM_com/burst_counter_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.952</td>
<td>5.952</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.335</td>
<td>2.383</td>
<td>tCL</td>
<td>FF</td>
<td>597</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.598</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C4[1][A]</td>
<td>initialize/PSRAM_com/burst_counter_3_s0/CLK</td>
</tr>
<tr>
<td>8.554</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C4[1][A]</td>
<td>initialize/PSRAM_com/burst_counter_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.952</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.508, 41.609%; route: 3.061, 50.787%; tC2Q: 0.458, 7.604%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.076</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.630</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.554</td>
</tr>
<tr>
<td class="label">From</td>
<td>quad_start_mcu_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>initialize/PSRAM_com/data_write_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>597</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.627</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C6[1][A]</td>
<td>quad_start_mcu_s0/CLK</td>
</tr>
<tr>
<td>3.085</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R7C6[1][A]</td>
<td style=" font-weight:bold;">quad_start_mcu_s0/Q</td>
</tr>
<tr>
<td>3.896</td>
<td>0.811</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C5[1][B]</td>
<td>initialize/PSRAM_com/n492_s2/I0</td>
</tr>
<tr>
<td>4.995</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R9C5[1][B]</td>
<td style=" background: #97FFFF;">initialize/PSRAM_com/n492_s2/F</td>
</tr>
<tr>
<td>6.328</td>
<td>1.333</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C3[0][A]</td>
<td>initialize/PSRAM_com/data_write_15_s5/I2</td>
</tr>
<tr>
<td>7.130</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>14</td>
<td>R7C3[0][A]</td>
<td style=" background: #97FFFF;">initialize/PSRAM_com/data_write_15_s5/F</td>
</tr>
<tr>
<td>8.630</td>
<td>1.500</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C6[0][A]</td>
<td style=" font-weight:bold;">initialize/PSRAM_com/data_write_14_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.952</td>
<td>5.952</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.335</td>
<td>2.383</td>
<td>tCL</td>
<td>FF</td>
<td>597</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.598</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C6[0][A]</td>
<td>initialize/PSRAM_com/data_write_14_s0/CLK</td>
</tr>
<tr>
<td>8.554</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C6[0][A]</td>
<td>initialize/PSRAM_com/data_write_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.952</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.901, 31.666%; route: 3.644, 60.699%; tC2Q: 0.458, 7.635%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.076</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.630</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.554</td>
</tr>
<tr>
<td class="label">From</td>
<td>quad_start_mcu_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>initialize/PSRAM_com/data_write_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>597</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.627</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C6[1][A]</td>
<td>quad_start_mcu_s0/CLK</td>
</tr>
<tr>
<td>3.085</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R7C6[1][A]</td>
<td style=" font-weight:bold;">quad_start_mcu_s0/Q</td>
</tr>
<tr>
<td>3.896</td>
<td>0.811</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C5[1][B]</td>
<td>initialize/PSRAM_com/n492_s2/I0</td>
</tr>
<tr>
<td>4.995</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R9C5[1][B]</td>
<td style=" background: #97FFFF;">initialize/PSRAM_com/n492_s2/F</td>
</tr>
<tr>
<td>6.328</td>
<td>1.333</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C3[0][A]</td>
<td>initialize/PSRAM_com/data_write_15_s5/I2</td>
</tr>
<tr>
<td>7.130</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>14</td>
<td>R7C3[0][A]</td>
<td style=" background: #97FFFF;">initialize/PSRAM_com/data_write_15_s5/F</td>
</tr>
<tr>
<td>8.630</td>
<td>1.500</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C6[0][B]</td>
<td style=" font-weight:bold;">initialize/PSRAM_com/data_write_15_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.952</td>
<td>5.952</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.335</td>
<td>2.383</td>
<td>tCL</td>
<td>FF</td>
<td>597</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.598</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C6[0][B]</td>
<td>initialize/PSRAM_com/data_write_15_s0/CLK</td>
</tr>
<tr>
<td>8.554</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C6[0][B]</td>
<td>initialize/PSRAM_com/data_write_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.952</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.901, 31.666%; route: 3.644, 60.699%; tC2Q: 0.458, 7.635%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.075</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.206</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.132</td>
</tr>
<tr>
<td class="label">From</td>
<td>initialize/PSRAM_com/fifo_rd_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_inst/count_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.952</td>
<td>5.952</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.335</td>
<td>2.383</td>
<td>tCL</td>
<td>FF</td>
<td>597</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.598</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C4[0][A]</td>
<td>initialize/PSRAM_com/fifo_rd_s0/CLK</td>
</tr>
<tr>
<td>9.056</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>8</td>
<td>R7C4[0][A]</td>
<td style=" font-weight:bold;">initialize/PSRAM_com/fifo_rd_s0/Q</td>
</tr>
<tr>
<td>11.357</td>
<td>2.301</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C18[3][B]</td>
<td>fifo_inst/n86_1_s1/I1</td>
</tr>
<tr>
<td>11.982</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C18[3][B]</td>
<td style=" background: #97FFFF;">fifo_inst/n86_1_s1/F</td>
</tr>
<tr>
<td>13.358</td>
<td>1.377</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C18[0][B]</td>
<td>fifo_inst/n138_1_s/CIN</td>
</tr>
<tr>
<td>13.415</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C18[0][B]</td>
<td style=" background: #97FFFF;">fifo_inst/n138_1_s/COUT</td>
</tr>
<tr>
<td>13.415</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C18[1][A]</td>
<td>fifo_inst/n137_1_s/CIN</td>
</tr>
<tr>
<td>13.472</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C18[1][A]</td>
<td style=" background: #97FFFF;">fifo_inst/n137_1_s/COUT</td>
</tr>
<tr>
<td>13.472</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C18[1][B]</td>
<td>fifo_inst/n136_1_s/CIN</td>
</tr>
<tr>
<td>13.529</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C18[1][B]</td>
<td style=" background: #97FFFF;">fifo_inst/n136_1_s/COUT</td>
</tr>
<tr>
<td>13.529</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C18[2][A]</td>
<td>fifo_inst/n135_1_s/CIN</td>
</tr>
<tr>
<td>13.586</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C18[2][A]</td>
<td style=" background: #97FFFF;">fifo_inst/n135_1_s/COUT</td>
</tr>
<tr>
<td>13.586</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C18[2][B]</td>
<td>fifo_inst/n134_1_s/CIN</td>
</tr>
<tr>
<td>13.643</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C18[2][B]</td>
<td style=" background: #97FFFF;">fifo_inst/n134_1_s/COUT</td>
</tr>
<tr>
<td>13.643</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C19[0][A]</td>
<td>fifo_inst/n133_1_s/CIN</td>
</tr>
<tr>
<td>14.206</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C19[0][A]</td>
<td style=" background: #97FFFF;">fifo_inst/n133_1_s/SUM</td>
</tr>
<tr>
<td>14.206</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C19[0][A]</td>
<td style=" font-weight:bold;">fifo_inst/count_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>11.905</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.288</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>597</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>14.532</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C19[0][A]</td>
<td>fifo_inst/count_5_s1/CLK</td>
</tr>
<tr>
<td>14.132</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C19[0][A]</td>
<td>fifo_inst/count_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.952</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.473, 26.263%; route: 3.677, 65.565%; tC2Q: 0.458, 8.172%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.149</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.132</td>
</tr>
<tr>
<td class="label">From</td>
<td>initialize/PSRAM_com/fifo_rd_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_inst/count_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.952</td>
<td>5.952</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.335</td>
<td>2.383</td>
<td>tCL</td>
<td>FF</td>
<td>597</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.598</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C4[0][A]</td>
<td>initialize/PSRAM_com/fifo_rd_s0/CLK</td>
</tr>
<tr>
<td>9.056</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>8</td>
<td>R7C4[0][A]</td>
<td style=" font-weight:bold;">initialize/PSRAM_com/fifo_rd_s0/Q</td>
</tr>
<tr>
<td>11.357</td>
<td>2.301</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C18[3][B]</td>
<td>fifo_inst/n86_1_s1/I1</td>
</tr>
<tr>
<td>11.982</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C18[3][B]</td>
<td style=" background: #97FFFF;">fifo_inst/n86_1_s1/F</td>
</tr>
<tr>
<td>13.358</td>
<td>1.377</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C18[0][B]</td>
<td>fifo_inst/n138_1_s/CIN</td>
</tr>
<tr>
<td>13.415</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C18[0][B]</td>
<td style=" background: #97FFFF;">fifo_inst/n138_1_s/COUT</td>
</tr>
<tr>
<td>13.415</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C18[1][A]</td>
<td>fifo_inst/n137_1_s/CIN</td>
</tr>
<tr>
<td>13.472</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C18[1][A]</td>
<td style=" background: #97FFFF;">fifo_inst/n137_1_s/COUT</td>
</tr>
<tr>
<td>13.472</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C18[1][B]</td>
<td>fifo_inst/n136_1_s/CIN</td>
</tr>
<tr>
<td>13.529</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C18[1][B]</td>
<td style=" background: #97FFFF;">fifo_inst/n136_1_s/COUT</td>
</tr>
<tr>
<td>13.529</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C18[2][A]</td>
<td>fifo_inst/n135_1_s/CIN</td>
</tr>
<tr>
<td>13.586</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C18[2][A]</td>
<td style=" background: #97FFFF;">fifo_inst/n135_1_s/COUT</td>
</tr>
<tr>
<td>13.586</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C18[2][B]</td>
<td>fifo_inst/n134_1_s/CIN</td>
</tr>
<tr>
<td>14.149</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C18[2][B]</td>
<td style=" background: #97FFFF;">fifo_inst/n134_1_s/SUM</td>
</tr>
<tr>
<td>14.149</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[2][B]</td>
<td style=" font-weight:bold;">fifo_inst/count_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>11.905</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.288</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>597</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>14.532</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C18[2][B]</td>
<td>fifo_inst/count_4_s1/CLK</td>
</tr>
<tr>
<td>14.132</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C18[2][B]</td>
<td>fifo_inst/count_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.952</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.416, 25.506%; route: 3.677, 66.238%; tC2Q: 0.458, 8.256%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.039</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.092</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.132</td>
</tr>
<tr>
<td class="label">From</td>
<td>initialize/PSRAM_com/fifo_rd_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_inst/count_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.952</td>
<td>5.952</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.335</td>
<td>2.383</td>
<td>tCL</td>
<td>FF</td>
<td>597</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.598</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C4[0][A]</td>
<td>initialize/PSRAM_com/fifo_rd_s0/CLK</td>
</tr>
<tr>
<td>9.056</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>8</td>
<td>R7C4[0][A]</td>
<td style=" font-weight:bold;">initialize/PSRAM_com/fifo_rd_s0/Q</td>
</tr>
<tr>
<td>11.357</td>
<td>2.301</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C18[3][B]</td>
<td>fifo_inst/n86_1_s1/I1</td>
</tr>
<tr>
<td>11.982</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C18[3][B]</td>
<td style=" background: #97FFFF;">fifo_inst/n86_1_s1/F</td>
</tr>
<tr>
<td>13.358</td>
<td>1.377</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C18[0][B]</td>
<td>fifo_inst/n138_1_s/CIN</td>
</tr>
<tr>
<td>13.415</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C18[0][B]</td>
<td style=" background: #97FFFF;">fifo_inst/n138_1_s/COUT</td>
</tr>
<tr>
<td>13.415</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C18[1][A]</td>
<td>fifo_inst/n137_1_s/CIN</td>
</tr>
<tr>
<td>13.472</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C18[1][A]</td>
<td style=" background: #97FFFF;">fifo_inst/n137_1_s/COUT</td>
</tr>
<tr>
<td>13.472</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C18[1][B]</td>
<td>fifo_inst/n136_1_s/CIN</td>
</tr>
<tr>
<td>13.529</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C18[1][B]</td>
<td style=" background: #97FFFF;">fifo_inst/n136_1_s/COUT</td>
</tr>
<tr>
<td>13.529</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C18[2][A]</td>
<td>fifo_inst/n135_1_s/CIN</td>
</tr>
<tr>
<td>14.092</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C18[2][A]</td>
<td style=" background: #97FFFF;">fifo_inst/n135_1_s/SUM</td>
</tr>
<tr>
<td>14.092</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[2][A]</td>
<td style=" font-weight:bold;">fifo_inst/count_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>11.905</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.288</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>597</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>14.532</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C18[2][A]</td>
<td>fifo_inst/count_3_s1/CLK</td>
</tr>
<tr>
<td>14.132</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C18[2][A]</td>
<td>fifo_inst/count_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.952</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.359, 24.733%; route: 3.677, 66.926%; tC2Q: 0.458, 8.341%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.072</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.483</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.554</td>
</tr>
<tr>
<td class="label">From</td>
<td>quad_start_mcu_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>initialize/PSRAM_com/data_out_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>597</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.627</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C6[1][A]</td>
<td>quad_start_mcu_s0/CLK</td>
</tr>
<tr>
<td>3.085</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R7C6[1][A]</td>
<td style=" font-weight:bold;">quad_start_mcu_s0/Q</td>
</tr>
<tr>
<td>3.896</td>
<td>0.811</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C5[1][B]</td>
<td>initialize/PSRAM_com/n492_s2/I0</td>
</tr>
<tr>
<td>4.995</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R9C5[1][B]</td>
<td style=" background: #97FFFF;">initialize/PSRAM_com/n492_s2/F</td>
</tr>
<tr>
<td>5.827</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C3[1][B]</td>
<td>initialize/PSRAM_com/n916_s0/I2</td>
</tr>
<tr>
<td>6.853</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R8C3[1][B]</td>
<td style=" background: #97FFFF;">initialize/PSRAM_com/n916_s0/F</td>
</tr>
<tr>
<td>8.483</td>
<td>1.630</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT16[A]</td>
<td style=" font-weight:bold;">initialize/PSRAM_com/data_out_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.952</td>
<td>5.952</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.335</td>
<td>2.383</td>
<td>tCL</td>
<td>FF</td>
<td>597</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.598</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT16[A]</td>
<td>initialize/PSRAM_com/data_out_0_s0/CLK</td>
</tr>
<tr>
<td>8.554</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT16[A]</td>
<td>initialize/PSRAM_com/data_out_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.952</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.125, 36.289%; route: 3.272, 55.884%; tC2Q: 0.458, 7.827%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.072</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.483</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.554</td>
</tr>
<tr>
<td class="label">From</td>
<td>quad_start_mcu_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>initialize/PSRAM_com/data_out_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>597</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.627</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C6[1][A]</td>
<td>quad_start_mcu_s0/CLK</td>
</tr>
<tr>
<td>3.085</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R7C6[1][A]</td>
<td style=" font-weight:bold;">quad_start_mcu_s0/Q</td>
</tr>
<tr>
<td>3.896</td>
<td>0.811</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C5[1][B]</td>
<td>initialize/PSRAM_com/n492_s2/I0</td>
</tr>
<tr>
<td>4.995</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R9C5[1][B]</td>
<td style=" background: #97FFFF;">initialize/PSRAM_com/n492_s2/F</td>
</tr>
<tr>
<td>5.827</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C3[1][B]</td>
<td>initialize/PSRAM_com/n916_s0/I2</td>
</tr>
<tr>
<td>6.853</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R8C3[1][B]</td>
<td style=" background: #97FFFF;">initialize/PSRAM_com/n916_s0/F</td>
</tr>
<tr>
<td>8.483</td>
<td>1.630</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT16[B]</td>
<td style=" font-weight:bold;">initialize/PSRAM_com/data_out_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.952</td>
<td>5.952</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.335</td>
<td>2.383</td>
<td>tCL</td>
<td>FF</td>
<td>597</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.598</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT16[B]</td>
<td>initialize/PSRAM_com/data_out_1_s0/CLK</td>
</tr>
<tr>
<td>8.554</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT16[B]</td>
<td>initialize/PSRAM_com/data_out_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.952</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.125, 36.289%; route: 3.272, 55.884%; tC2Q: 0.458, 7.827%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.073</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.482</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.554</td>
</tr>
<tr>
<td class="label">From</td>
<td>quad_start_mcu_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>initialize/PSRAM_com/data_out_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>597</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.627</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C6[1][A]</td>
<td>quad_start_mcu_s0/CLK</td>
</tr>
<tr>
<td>3.085</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R7C6[1][A]</td>
<td style=" font-weight:bold;">quad_start_mcu_s0/Q</td>
</tr>
<tr>
<td>3.896</td>
<td>0.811</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C5[1][B]</td>
<td>initialize/PSRAM_com/n492_s2/I0</td>
</tr>
<tr>
<td>4.995</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R9C5[1][B]</td>
<td style=" background: #97FFFF;">initialize/PSRAM_com/n492_s2/F</td>
</tr>
<tr>
<td>5.827</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C3[1][B]</td>
<td>initialize/PSRAM_com/n916_s0/I2</td>
</tr>
<tr>
<td>6.853</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R8C3[1][B]</td>
<td style=" background: #97FFFF;">initialize/PSRAM_com/n916_s0/F</td>
</tr>
<tr>
<td>8.482</td>
<td>1.629</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C6[2][A]</td>
<td style=" font-weight:bold;">initialize/PSRAM_com/data_out_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.952</td>
<td>5.952</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.335</td>
<td>2.383</td>
<td>tCL</td>
<td>FF</td>
<td>597</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.598</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C6[2][A]</td>
<td>initialize/PSRAM_com/data_out_4_s0/CLK</td>
</tr>
<tr>
<td>8.554</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C6[2][A]</td>
<td>initialize/PSRAM_com/data_out_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.952</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.125, 36.295%; route: 3.272, 55.877%; tC2Q: 0.458, 7.828%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.556</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.138</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.582</td>
</tr>
<tr>
<td class="label">From</td>
<td>initialize/com_start_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>initialize/spi_start_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>597</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C2[2][A]</td>
<td>initialize/com_start_s1/CLK</td>
</tr>
<tr>
<td>2.901</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C2[2][A]</td>
<td style=" font-weight:bold;">initialize/com_start_s1/Q</td>
</tr>
<tr>
<td>3.138</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C2[1][A]</td>
<td style=" font-weight:bold;">initialize/spi_start_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>597</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C2[1][A]</td>
<td>initialize/spi_start_s0/CLK</td>
</tr>
<tr>
<td>2.582</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C2[1][A]</td>
<td>initialize/spi_start_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.613%; tC2Q: 0.333, 58.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.556</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.138</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.582</td>
</tr>
<tr>
<td class="label">From</td>
<td>UART1/flag_acq_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>start_acquisition_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>597</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C16[1][A]</td>
<td>UART1/flag_acq_s0/CLK</td>
</tr>
<tr>
<td>2.901</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R3C16[1][A]</td>
<td style=" font-weight:bold;">UART1/flag_acq_s0/Q</td>
</tr>
<tr>
<td>3.138</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C16[0][A]</td>
<td style=" font-weight:bold;">start_acquisition_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>597</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C16[0][A]</td>
<td>start_acquisition_s0/CLK</td>
</tr>
<tr>
<td>2.582</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C16[0][A]</td>
<td>start_acquisition_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.613%; tC2Q: 0.333, 58.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.563</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.145</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.582</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_inst/wr_ptr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_inst/fifo_mem_fifo_mem_1_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>597</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C18[1][A]</td>
<td>fifo_inst/wr_ptr_2_s0/CLK</td>
</tr>
<tr>
<td>2.901</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R10C18[1][A]</td>
<td style=" font-weight:bold;">fifo_inst/wr_ptr_2_s0/Q</td>
</tr>
<tr>
<td>3.145</td>
<td>0.244</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C17</td>
<td style=" font-weight:bold;">fifo_inst/fifo_mem_fifo_mem_1_1_s/WAD[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>597</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C17</td>
<td>fifo_inst/fifo_mem_fifo_mem_1_1_s/CLK</td>
</tr>
<tr>
<td>2.582</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R10C17</td>
<td>fifo_inst/fifo_mem_fifo_mem_1_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 42.280%; tC2Q: 0.333, 57.720%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.137</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.567</td>
</tr>
<tr>
<td class="label">From</td>
<td>debuttonA/sync_button_debounced/resync_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>debuttonA/sync_button_debounced/resync_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>597</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C8[0][A]</td>
<td>debuttonA/sync_button_debounced/resync_1_s0/CLK</td>
</tr>
<tr>
<td>2.901</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R3C8[0][A]</td>
<td style=" font-weight:bold;">debuttonA/sync_button_debounced/resync_1_s0/Q</td>
</tr>
<tr>
<td>3.137</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C8[1][B]</td>
<td style=" font-weight:bold;">debuttonA/sync_button_debounced/resync_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>597</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C8[1][B]</td>
<td>debuttonA/sync_button_debounced/resync_2_s0/CLK</td>
</tr>
<tr>
<td>2.567</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C8[1][B]</td>
<td>debuttonA/sync_button_debounced/resync_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.236, 41.492%; tC2Q: 0.333, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.137</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.567</td>
</tr>
<tr>
<td class="label">From</td>
<td>debuttonA/sync_button/sync_buffer_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>debuttonA/deb_button/shift_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>597</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C11[2][A]</td>
<td>debuttonA/sync_button/sync_buffer_2_s0/CLK</td>
</tr>
<tr>
<td>2.901</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R3C11[2][A]</td>
<td style=" font-weight:bold;">debuttonA/sync_button/sync_buffer_2_s0/Q</td>
</tr>
<tr>
<td>3.137</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C11[2][B]</td>
<td style=" font-weight:bold;">debuttonA/deb_button/shift_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>597</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C11[2][B]</td>
<td>debuttonA/deb_button/shift_0_s0/CLK</td>
</tr>
<tr>
<td>2.567</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C11[2][B]</td>
<td>debuttonA/deb_button/shift_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.236, 41.492%; tC2Q: 0.333, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.137</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.567</td>
</tr>
<tr>
<td class="label">From</td>
<td>UART1/buffer[5]_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>UART1/samples_before_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>597</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[1][B]</td>
<td>UART1/buffer[5]_3_s0/CLK</td>
</tr>
<tr>
<td>2.901</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R5C15[1][B]</td>
<td style=" font-weight:bold;">UART1/buffer[5]_3_s0/Q</td>
</tr>
<tr>
<td>3.137</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[2][A]</td>
<td style=" font-weight:bold;">UART1/samples_before_19_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>597</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[2][A]</td>
<td>UART1/samples_before_19_s0/CLK</td>
</tr>
<tr>
<td>2.567</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C15[2][A]</td>
<td>UART1/samples_before_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.236, 41.492%; tC2Q: 0.333, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.137</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.567</td>
</tr>
<tr>
<td class="label">From</td>
<td>UART1/buffer[4]_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>UART1/samples_after_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>597</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C17[0][B]</td>
<td>UART1/buffer[4]_1_s0/CLK</td>
</tr>
<tr>
<td>2.901</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R5C17[0][B]</td>
<td style=" font-weight:bold;">UART1/buffer[4]_1_s0/Q</td>
</tr>
<tr>
<td>3.137</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C17[1][B]</td>
<td style=" font-weight:bold;">UART1/samples_after_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>597</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C17[1][B]</td>
<td>UART1/samples_after_1_s0/CLK</td>
</tr>
<tr>
<td>2.567</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C17[1][B]</td>
<td>UART1/samples_after_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.236, 41.492%; tC2Q: 0.333, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.137</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.567</td>
</tr>
<tr>
<td class="label">From</td>
<td>UART1/buffer[4]_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>UART1/samples_after_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>597</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C17[2][A]</td>
<td>UART1/buffer[4]_2_s0/CLK</td>
</tr>
<tr>
<td>2.901</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R5C17[2][A]</td>
<td style=" font-weight:bold;">UART1/buffer[4]_2_s0/Q</td>
</tr>
<tr>
<td>3.137</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C17[1][A]</td>
<td style=" font-weight:bold;">UART1/samples_after_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>597</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C17[1][A]</td>
<td>UART1/samples_after_2_s0/CLK</td>
</tr>
<tr>
<td>2.567</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C17[1][A]</td>
<td>UART1/samples_after_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.236, 41.492%; tC2Q: 0.333, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.571</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.138</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.567</td>
</tr>
<tr>
<td class="label">From</td>
<td>UART1/buffer[3]_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>UART1/samples_after_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>597</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[1][B]</td>
<td>UART1/buffer[3]_1_s0/CLK</td>
</tr>
<tr>
<td>2.901</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R5C16[1][B]</td>
<td style=" font-weight:bold;">UART1/buffer[3]_1_s0/Q</td>
</tr>
<tr>
<td>3.138</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[0][B]</td>
<td style=" font-weight:bold;">UART1/samples_after_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>597</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[0][B]</td>
<td>UART1/samples_after_9_s0/CLK</td>
</tr>
<tr>
<td>2.567</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C16[0][B]</td>
<td>UART1/samples_after_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.613%; tC2Q: 0.333, 58.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.571</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.138</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.567</td>
</tr>
<tr>
<td class="label">From</td>
<td>UART1/buffer[3]_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>UART1/samples_after_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>597</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C17[0][A]</td>
<td>UART1/buffer[3]_4_s0/CLK</td>
</tr>
<tr>
<td>2.901</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R3C17[0][A]</td>
<td style=" font-weight:bold;">UART1/buffer[3]_4_s0/Q</td>
</tr>
<tr>
<td>3.138</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C17[2][A]</td>
<td style=" font-weight:bold;">UART1/samples_after_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>597</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C17[2][A]</td>
<td>UART1/samples_after_12_s0/CLK</td>
</tr>
<tr>
<td>2.567</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C17[2][A]</td>
<td>UART1/samples_after_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.613%; tC2Q: 0.333, 58.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.571</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.138</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.567</td>
</tr>
<tr>
<td class="label">From</td>
<td>UART1/buffer[3]_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>UART1/samples_after_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>597</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[1][A]</td>
<td>UART1/buffer[3]_7_s0/CLK</td>
</tr>
<tr>
<td>2.901</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R5C16[1][A]</td>
<td style=" font-weight:bold;">UART1/buffer[3]_7_s0/Q</td>
</tr>
<tr>
<td>3.138</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[2][A]</td>
<td style=" font-weight:bold;">UART1/samples_after_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>597</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[2][A]</td>
<td>UART1/samples_after_15_s0/CLK</td>
</tr>
<tr>
<td>2.567</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C16[2][A]</td>
<td>UART1/samples_after_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.613%; tC2Q: 0.333, 58.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.571</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.138</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.567</td>
</tr>
<tr>
<td class="label">From</td>
<td>UART1/buffer[2]_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>UART1/samples_after_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>597</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C14[1][B]</td>
<td>UART1/buffer[2]_2_s0/CLK</td>
</tr>
<tr>
<td>2.901</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R2C14[1][B]</td>
<td style=" font-weight:bold;">UART1/buffer[2]_2_s0/Q</td>
</tr>
<tr>
<td>3.138</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C14[2][A]</td>
<td style=" font-weight:bold;">UART1/samples_after_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>597</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C14[2][A]</td>
<td>UART1/samples_after_18_s0/CLK</td>
</tr>
<tr>
<td>2.567</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C14[2][A]</td>
<td>UART1/samples_after_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.613%; tC2Q: 0.333, 58.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.571</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.138</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.567</td>
</tr>
<tr>
<td class="label">From</td>
<td>UART1/buffer[2]_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>UART1/samples_after_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>597</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C14[1][A]</td>
<td>UART1/buffer[2]_5_s0/CLK</td>
</tr>
<tr>
<td>2.901</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R2C14[1][A]</td>
<td style=" font-weight:bold;">UART1/buffer[2]_5_s0/Q</td>
</tr>
<tr>
<td>3.138</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C14[2][B]</td>
<td style=" font-weight:bold;">UART1/samples_after_21_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>597</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C14[2][B]</td>
<td>UART1/samples_after_21_s0/CLK</td>
</tr>
<tr>
<td>2.567</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C14[2][B]</td>
<td>UART1/samples_after_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.613%; tC2Q: 0.333, 58.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.572</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.103</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.531</td>
</tr>
<tr>
<td class="label">From</td>
<td>initialize/PSRAM_com/data_out_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>initialize/PSRAM_com/data_out_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.952</td>
<td>5.952</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.335</td>
<td>2.383</td>
<td>tCL</td>
<td>FF</td>
<td>597</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.531</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C6[2][A]</td>
<td>initialize/PSRAM_com/data_out_4_s0/CLK</td>
</tr>
<tr>
<td>8.864</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>4</td>
<td>R2C6[2][A]</td>
<td style=" font-weight:bold;">initialize/PSRAM_com/data_out_4_s0/Q</td>
</tr>
<tr>
<td>9.103</td>
<td>0.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C6[2][B]</td>
<td style=" font-weight:bold;">initialize/PSRAM_com/data_out_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.952</td>
<td>5.952</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.335</td>
<td>2.383</td>
<td>tCL</td>
<td>FF</td>
<td>597</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.531</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C6[2][B]</td>
<td>initialize/PSRAM_com/data_out_8_s0/CLK</td>
</tr>
<tr>
<td>8.531</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C6[2][B]</td>
<td>initialize/PSRAM_com/data_out_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.239, 41.734%; tC2Q: 0.333, 58.266%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.573</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.104</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.531</td>
</tr>
<tr>
<td class="label">From</td>
<td>initialize/PSRAM_com/data_out_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>initialize/PSRAM_com/data_out_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.952</td>
<td>5.952</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.335</td>
<td>2.383</td>
<td>tCL</td>
<td>FF</td>
<td>597</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.531</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C3[1][A]</td>
<td>initialize/PSRAM_com/data_out_9_s0/CLK</td>
</tr>
<tr>
<td>8.864</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>4</td>
<td>R5C3[1][A]</td>
<td style=" font-weight:bold;">initialize/PSRAM_com/data_out_9_s0/Q</td>
</tr>
<tr>
<td>9.104</td>
<td>0.240</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C3[0][B]</td>
<td style=" font-weight:bold;">initialize/PSRAM_com/data_out_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.952</td>
<td>5.952</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.335</td>
<td>2.383</td>
<td>tCL</td>
<td>FF</td>
<td>597</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.531</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C3[0][B]</td>
<td>initialize/PSRAM_com/data_out_13_s0/CLK</td>
</tr>
<tr>
<td>8.531</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C3[0][B]</td>
<td>initialize/PSRAM_com/data_out_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.240, 41.854%; tC2Q: 0.333, 58.146%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.573</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.104</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.531</td>
</tr>
<tr>
<td class="label">From</td>
<td>initialize/PSRAM_com/data_out_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>initialize/PSRAM_com/data_out_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.952</td>
<td>5.952</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.335</td>
<td>2.383</td>
<td>tCL</td>
<td>FF</td>
<td>597</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.531</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C4[2][B]</td>
<td>initialize/PSRAM_com/data_out_11_s0/CLK</td>
</tr>
<tr>
<td>8.864</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>4</td>
<td>R4C4[2][B]</td>
<td style=" font-weight:bold;">initialize/PSRAM_com/data_out_11_s0/Q</td>
</tr>
<tr>
<td>9.104</td>
<td>0.240</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C4[2][A]</td>
<td style=" font-weight:bold;">initialize/PSRAM_com/data_out_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.952</td>
<td>5.952</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.335</td>
<td>2.383</td>
<td>tCL</td>
<td>FF</td>
<td>597</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.531</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C4[2][A]</td>
<td>initialize/PSRAM_com/data_out_15_s0/CLK</td>
</tr>
<tr>
<td>8.531</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C4[2][A]</td>
<td>initialize/PSRAM_com/data_out_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.240, 41.854%; tC2Q: 0.333, 58.146%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.573</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.156</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.582</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_inst/wr_ptr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_inst/fifo_mem_fifo_mem_1_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>597</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C18[0][B]</td>
<td>fifo_inst/wr_ptr_1_s0/CLK</td>
</tr>
<tr>
<td>2.901</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R10C18[0][B]</td>
<td style=" font-weight:bold;">fifo_inst/wr_ptr_1_s0/Q</td>
</tr>
<tr>
<td>3.156</td>
<td>0.255</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C17</td>
<td style=" font-weight:bold;">fifo_inst/fifo_mem_fifo_mem_1_1_s/WAD[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>597</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C17</td>
<td>fifo_inst/fifo_mem_fifo_mem_1_1_s/CLK</td>
</tr>
<tr>
<td>2.582</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R10C17</td>
<td>fifo_inst/fifo_mem_fifo_mem_1_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.255, 43.342%; tC2Q: 0.333, 56.658%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.576</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.143</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.567</td>
</tr>
<tr>
<td class="label">From</td>
<td>UART1/dataIn_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>UART1/dataIn_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>597</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C14[1][A]</td>
<td>UART1/dataIn_2_s0/CLK</td>
</tr>
<tr>
<td>2.901</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R10C14[1][A]</td>
<td style=" font-weight:bold;">UART1/dataIn_2_s0/Q</td>
</tr>
<tr>
<td>3.143</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C14[2][B]</td>
<td style=" font-weight:bold;">UART1/dataIn_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>597</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C14[2][B]</td>
<td>UART1/dataIn_1_s0/CLK</td>
</tr>
<tr>
<td>2.567</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R10C14[2][B]</td>
<td>UART1/dataIn_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 42.092%; tC2Q: 0.333, 57.908%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.577</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.160</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.582</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_inst/wr_ptr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_inst/fifo_mem_fifo_mem_1_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>597</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C18[1][B]</td>
<td>fifo_inst/wr_ptr_3_s0/CLK</td>
</tr>
<tr>
<td>2.901</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R10C18[1][B]</td>
<td style=" font-weight:bold;">fifo_inst/wr_ptr_3_s0/Q</td>
</tr>
<tr>
<td>3.160</td>
<td>0.259</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C17</td>
<td style=" font-weight:bold;">fifo_inst/fifo_mem_fifo_mem_1_1_s/WAD[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>597</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C17</td>
<td>fifo_inst/fifo_mem_fifo_mem_1_1_s/CLK</td>
</tr>
<tr>
<td>2.582</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R10C17</td>
<td>fifo_inst/fifo_mem_fifo_mem_1_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.259, 43.705%; tC2Q: 0.333, 56.295%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.577</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.145</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.567</td>
</tr>
<tr>
<td class="label">From</td>
<td>debuttonA/deb_button/shift_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>debuttonA/deb_button/shift_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>597</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C10[2][A]</td>
<td>debuttonA/deb_button/shift_3_s0/CLK</td>
</tr>
<tr>
<td>2.901</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R3C10[2][A]</td>
<td style=" font-weight:bold;">debuttonA/deb_button/shift_3_s0/Q</td>
</tr>
<tr>
<td>3.145</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C10[2][B]</td>
<td style=" font-weight:bold;">debuttonA/deb_button/shift_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>597</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C10[2][B]</td>
<td>debuttonA/deb_button/shift_4_s0/CLK</td>
</tr>
<tr>
<td>2.567</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C10[2][B]</td>
<td>debuttonA/deb_button/shift_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 42.242%; tC2Q: 0.333, 57.758%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.582</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.150</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.567</td>
</tr>
<tr>
<td class="label">From</td>
<td>debuttonA/deb_button/shift_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>debuttonA/deb_button/shift_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>597</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C10[1][B]</td>
<td>debuttonA/deb_button/shift_5_s0/CLK</td>
</tr>
<tr>
<td>2.901</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R3C10[1][B]</td>
<td style=" font-weight:bold;">debuttonA/deb_button/shift_5_s0/Q</td>
</tr>
<tr>
<td>3.150</td>
<td>0.249</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C10[1][A]</td>
<td style=" font-weight:bold;">debuttonA/deb_button/shift_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>597</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C10[1][A]</td>
<td>debuttonA/deb_button/shift_6_s0/CLK</td>
</tr>
<tr>
<td>2.567</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C10[1][A]</td>
<td>debuttonA/deb_button/shift_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.249, 42.741%; tC2Q: 0.333, 57.259%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.582</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.150</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.567</td>
</tr>
<tr>
<td class="label">From</td>
<td>debuttonA/deb_button/shift_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>debuttonA/deb_button/shift_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>597</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C10[2][B]</td>
<td>debuttonA/deb_button/shift_4_s0/CLK</td>
</tr>
<tr>
<td>2.901</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R3C10[2][B]</td>
<td style=" font-weight:bold;">debuttonA/deb_button/shift_4_s0/Q</td>
</tr>
<tr>
<td>3.150</td>
<td>0.249</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C10[1][B]</td>
<td style=" font-weight:bold;">debuttonA/deb_button/shift_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>597</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C10[1][B]</td>
<td>debuttonA/deb_button/shift_5_s0/CLK</td>
</tr>
<tr>
<td>2.567</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C10[1][B]</td>
<td>debuttonA/deb_button/shift_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.249, 42.741%; tC2Q: 0.333, 57.259%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.584</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.167</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.582</td>
</tr>
<tr>
<td class="label">From</td>
<td>ADC_submodule/adc_data_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_inst/fifo_mem_fifo_mem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>597</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C19[1][A]</td>
<td>ADC_submodule/adc_data_7_s0/CLK</td>
</tr>
<tr>
<td>2.901</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C19[1][A]</td>
<td style=" font-weight:bold;">ADC_submodule/adc_data_7_s0/Q</td>
</tr>
<tr>
<td>3.167</td>
<td>0.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17</td>
<td style=" font-weight:bold;">fifo_inst/fifo_mem_fifo_mem_0_1_s/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>597</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17</td>
<td>fifo_inst/fifo_mem_fifo_mem_0_1_s/CLK</td>
</tr>
<tr>
<td>2.582</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C17</td>
<td>fifo_inst/fifo_mem_fifo_mem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.266, 44.393%; tC2Q: 0.333, 55.607%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.275</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.567</td>
</tr>
<tr>
<td class="label">From</td>
<td>ADC_submodule/clock_counter_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ADC_submodule/clock_counter_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>597</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C19[1][A]</td>
<td>ADC_submodule/clock_counter_3_s0/CLK</td>
</tr>
<tr>
<td>2.901</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R8C19[1][A]</td>
<td style=" font-weight:bold;">ADC_submodule/clock_counter_3_s0/Q</td>
</tr>
<tr>
<td>2.903</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C19[1][A]</td>
<td>ADC_submodule/n23_s2/I3</td>
</tr>
<tr>
<td>3.275</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C19[1][A]</td>
<td style=" background: #97FFFF;">ADC_submodule/n23_s2/F</td>
</tr>
<tr>
<td>3.275</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C19[1][A]</td>
<td style=" font-weight:bold;">ADC_submodule/clock_counter_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>597</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C19[1][A]</td>
<td>ADC_submodule/clock_counter_3_s0/CLK</td>
</tr>
<tr>
<td>2.567</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C19[1][A]</td>
<td>ADC_submodule/clock_counter_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.275</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.567</td>
</tr>
<tr>
<td class="label">From</td>
<td>UART1/txCounter_10_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>UART1/txCounter_10_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>597</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C17[1][A]</td>
<td>UART1/txCounter_10_s2/CLK</td>
</tr>
<tr>
<td>2.901</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R2C17[1][A]</td>
<td style=" font-weight:bold;">UART1/txCounter_10_s2/Q</td>
</tr>
<tr>
<td>2.903</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C17[1][A]</td>
<td>UART1/n957_s18/I3</td>
</tr>
<tr>
<td>3.275</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C17[1][A]</td>
<td style=" background: #97FFFF;">UART1/n957_s18/F</td>
</tr>
<tr>
<td>3.275</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C17[1][A]</td>
<td style=" font-weight:bold;">UART1/txCounter_10_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>597</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C17[1][A]</td>
<td>UART1/txCounter_10_s2/CLK</td>
</tr>
<tr>
<td>2.567</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C17[1][A]</td>
<td>UART1/txCounter_10_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.411</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.077</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.488</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_PP_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PP_post_process/buffer_select_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>597</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.627</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C9[0][A]</td>
<td>rst_PP_s0/CLK</td>
</tr>
<tr>
<td>3.085</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>34</td>
<td>R2C9[0][A]</td>
<td style=" font-weight:bold;">rst_PP_s0/Q</td>
</tr>
<tr>
<td>5.077</td>
<td>1.992</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C3[1][B]</td>
<td style=" font-weight:bold;">PP_post_process/buffer_select_s2/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>11.905</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.288</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>597</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>14.532</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[1][B]</td>
<td>PP_post_process/buffer_select_s2/CLK</td>
</tr>
<tr>
<td>14.488</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C3[1][B]</td>
<td>PP_post_process/buffer_select_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.905</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.992, 81.293%; tC2Q: 0.458, 18.707%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.411</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.077</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.488</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_PP_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PP_post_process/read_pointer_0_s7</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>597</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.627</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C9[0][A]</td>
<td>rst_PP_s0/CLK</td>
</tr>
<tr>
<td>3.085</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>34</td>
<td>R2C9[0][A]</td>
<td style=" font-weight:bold;">rst_PP_s0/Q</td>
</tr>
<tr>
<td>5.077</td>
<td>1.992</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C4[1][B]</td>
<td style=" font-weight:bold;">PP_post_process/read_pointer_0_s7/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>11.905</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.288</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>597</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>14.532</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C4[1][B]</td>
<td>PP_post_process/read_pointer_0_s7/CLK</td>
</tr>
<tr>
<td>14.488</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C4[1][B]</td>
<td>PP_post_process/read_pointer_0_s7</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.905</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.992, 81.293%; tC2Q: 0.458, 18.707%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.411</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.077</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.488</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_PP_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PP_post_process/read_pointer_7_s10</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>597</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.627</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C9[0][A]</td>
<td>rst_PP_s0/CLK</td>
</tr>
<tr>
<td>3.085</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>34</td>
<td>R2C9[0][A]</td>
<td style=" font-weight:bold;">rst_PP_s0/Q</td>
</tr>
<tr>
<td>5.077</td>
<td>1.992</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C4[1][A]</td>
<td style=" font-weight:bold;">PP_post_process/read_pointer_7_s10/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>11.905</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.288</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>597</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>14.532</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C4[1][A]</td>
<td>PP_post_process/read_pointer_7_s10/CLK</td>
</tr>
<tr>
<td>14.488</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C4[1][A]</td>
<td>PP_post_process/read_pointer_7_s10</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.905</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.992, 81.293%; tC2Q: 0.458, 18.707%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.411</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.077</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.488</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_PP_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PP_post_process/write_pointer_0_s7</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>597</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.627</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C9[0][A]</td>
<td>rst_PP_s0/CLK</td>
</tr>
<tr>
<td>3.085</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>34</td>
<td>R2C9[0][A]</td>
<td style=" font-weight:bold;">rst_PP_s0/Q</td>
</tr>
<tr>
<td>5.077</td>
<td>1.992</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C3[1][A]</td>
<td style=" font-weight:bold;">PP_post_process/write_pointer_0_s7/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>11.905</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.288</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>597</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>14.532</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[1][A]</td>
<td>PP_post_process/write_pointer_0_s7/CLK</td>
</tr>
<tr>
<td>14.488</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C3[1][A]</td>
<td>PP_post_process/write_pointer_0_s7</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.905</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.992, 81.293%; tC2Q: 0.458, 18.707%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.411</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.077</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.488</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_PP_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PP_post_process/write_pointer_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>597</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.627</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C9[0][A]</td>
<td>rst_PP_s0/CLK</td>
</tr>
<tr>
<td>3.085</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>34</td>
<td>R2C9[0][A]</td>
<td style=" font-weight:bold;">rst_PP_s0/Q</td>
</tr>
<tr>
<td>5.077</td>
<td>1.992</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C4[0][A]</td>
<td style=" font-weight:bold;">PP_post_process/write_pointer_7_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>11.905</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.288</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>597</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>14.532</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C4[0][A]</td>
<td>PP_post_process/write_pointer_7_s1/CLK</td>
</tr>
<tr>
<td>14.488</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C4[0][A]</td>
<td>PP_post_process/write_pointer_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.905</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.992, 81.293%; tC2Q: 0.458, 18.707%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.411</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.077</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.488</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_PP_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PP_post_process/write_pointer_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>597</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.627</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C9[0][A]</td>
<td>rst_PP_s0/CLK</td>
</tr>
<tr>
<td>3.085</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>34</td>
<td>R2C9[0][A]</td>
<td style=" font-weight:bold;">rst_PP_s0/Q</td>
</tr>
<tr>
<td>5.077</td>
<td>1.992</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C4[2][B]</td>
<td style=" font-weight:bold;">PP_post_process/write_pointer_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>11.905</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.288</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>597</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>14.532</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C4[2][B]</td>
<td>PP_post_process/write_pointer_1_s1/CLK</td>
</tr>
<tr>
<td>14.488</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C4[2][B]</td>
<td>PP_post_process/write_pointer_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.905</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.992, 81.293%; tC2Q: 0.458, 18.707%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.411</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.077</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.488</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_PP_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PP_post_process/write_pointer_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>597</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.627</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C9[0][A]</td>
<td>rst_PP_s0/CLK</td>
</tr>
<tr>
<td>3.085</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>34</td>
<td>R2C9[0][A]</td>
<td style=" font-weight:bold;">rst_PP_s0/Q</td>
</tr>
<tr>
<td>5.077</td>
<td>1.992</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C4[2][A]</td>
<td style=" font-weight:bold;">PP_post_process/write_pointer_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>11.905</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.288</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>597</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>14.532</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C4[2][A]</td>
<td>PP_post_process/write_pointer_2_s1/CLK</td>
</tr>
<tr>
<td>14.488</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C4[2][A]</td>
<td>PP_post_process/write_pointer_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.905</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.992, 81.293%; tC2Q: 0.458, 18.707%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.411</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.077</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.488</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_PP_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PP_post_process/write_pointer_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>597</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.627</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C9[0][A]</td>
<td>rst_PP_s0/CLK</td>
</tr>
<tr>
<td>3.085</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>34</td>
<td>R2C9[0][A]</td>
<td style=" font-weight:bold;">rst_PP_s0/Q</td>
</tr>
<tr>
<td>5.077</td>
<td>1.992</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C3[2][B]</td>
<td style=" font-weight:bold;">PP_post_process/write_pointer_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>11.905</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.288</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>597</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>14.532</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[2][B]</td>
<td>PP_post_process/write_pointer_3_s1/CLK</td>
</tr>
<tr>
<td>14.488</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C3[2][B]</td>
<td>PP_post_process/write_pointer_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.905</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.992, 81.293%; tC2Q: 0.458, 18.707%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.411</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.077</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.488</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_PP_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PP_post_process/write_pointer_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>597</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.627</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C9[0][A]</td>
<td>rst_PP_s0/CLK</td>
</tr>
<tr>
<td>3.085</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>34</td>
<td>R2C9[0][A]</td>
<td style=" font-weight:bold;">rst_PP_s0/Q</td>
</tr>
<tr>
<td>5.077</td>
<td>1.992</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C3[2][A]</td>
<td style=" font-weight:bold;">PP_post_process/write_pointer_4_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>11.905</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.288</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>597</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>14.532</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[2][A]</td>
<td>PP_post_process/write_pointer_4_s1/CLK</td>
</tr>
<tr>
<td>14.488</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C3[2][A]</td>
<td>PP_post_process/write_pointer_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.905</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.992, 81.293%; tC2Q: 0.458, 18.707%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.411</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.077</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.488</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_PP_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PP_post_process/write_pointer_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>597</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.627</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C9[0][A]</td>
<td>rst_PP_s0/CLK</td>
</tr>
<tr>
<td>3.085</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>34</td>
<td>R2C9[0][A]</td>
<td style=" font-weight:bold;">rst_PP_s0/Q</td>
</tr>
<tr>
<td>5.077</td>
<td>1.992</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C3[0][B]</td>
<td style=" font-weight:bold;">PP_post_process/write_pointer_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>11.905</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.288</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>597</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>14.532</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][B]</td>
<td>PP_post_process/write_pointer_5_s1/CLK</td>
</tr>
<tr>
<td>14.488</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C3[0][B]</td>
<td>PP_post_process/write_pointer_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.905</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.992, 81.293%; tC2Q: 0.458, 18.707%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.411</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.077</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.488</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_PP_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PP_post_process/write_pointer_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>597</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.627</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C9[0][A]</td>
<td>rst_PP_s0/CLK</td>
</tr>
<tr>
<td>3.085</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>34</td>
<td>R2C9[0][A]</td>
<td style=" font-weight:bold;">rst_PP_s0/Q</td>
</tr>
<tr>
<td>5.077</td>
<td>1.992</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td style=" font-weight:bold;">PP_post_process/write_pointer_6_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>11.905</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.288</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>597</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>14.532</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>PP_post_process/write_pointer_6_s1/CLK</td>
</tr>
<tr>
<td>14.488</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>PP_post_process/write_pointer_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.905</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.992, 81.293%; tC2Q: 0.458, 18.707%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.411</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.077</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.488</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_PP_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PP_post_process/read_cmp_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>597</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.627</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C9[0][A]</td>
<td>rst_PP_s0/CLK</td>
</tr>
<tr>
<td>3.085</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>34</td>
<td>R2C9[0][A]</td>
<td style=" font-weight:bold;">rst_PP_s0/Q</td>
</tr>
<tr>
<td>5.077</td>
<td>1.992</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C3[1][A]</td>
<td style=" font-weight:bold;">PP_post_process/read_cmp_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>11.905</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.288</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>597</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>14.532</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[1][A]</td>
<td>PP_post_process/read_cmp_s0/CLK</td>
</tr>
<tr>
<td>14.488</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C3[1][A]</td>
<td>PP_post_process/read_cmp_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.905</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.992, 81.293%; tC2Q: 0.458, 18.707%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.411</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.077</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.488</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_PP_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PP_post_process/last_switch_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>597</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.627</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C9[0][A]</td>
<td>rst_PP_s0/CLK</td>
</tr>
<tr>
<td>3.085</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>34</td>
<td>R2C9[0][A]</td>
<td style=" font-weight:bold;">rst_PP_s0/Q</td>
</tr>
<tr>
<td>5.077</td>
<td>1.992</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td style=" font-weight:bold;">PP_post_process/last_switch_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>11.905</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.288</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>597</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>14.532</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td>PP_post_process/last_switch_s0/CLK</td>
</tr>
<tr>
<td>14.488</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C3[0][A]</td>
<td>PP_post_process/last_switch_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.905</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.992, 81.293%; tC2Q: 0.458, 18.707%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.411</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.077</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.488</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_PP_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PP_post_process/d_flag_read_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>597</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.627</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C9[0][A]</td>
<td>rst_PP_s0/CLK</td>
</tr>
<tr>
<td>3.085</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>34</td>
<td>R2C9[0][A]</td>
<td style=" font-weight:bold;">rst_PP_s0/Q</td>
</tr>
<tr>
<td>5.077</td>
<td>1.992</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C3[2][B]</td>
<td style=" font-weight:bold;">PP_post_process/d_flag_read_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>11.905</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.288</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>597</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>14.532</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[2][B]</td>
<td>PP_post_process/d_flag_read_s0/CLK</td>
</tr>
<tr>
<td>14.488</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C3[2][B]</td>
<td>PP_post_process/d_flag_read_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.905</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.992, 81.293%; tC2Q: 0.458, 18.707%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.411</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.077</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.488</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_PP_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PP_post_process/d_flag_write_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>597</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.627</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C9[0][A]</td>
<td>rst_PP_s0/CLK</td>
</tr>
<tr>
<td>3.085</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>34</td>
<td>R2C9[0][A]</td>
<td style=" font-weight:bold;">rst_PP_s0/Q</td>
</tr>
<tr>
<td>5.077</td>
<td>1.992</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C3[2][A]</td>
<td style=" font-weight:bold;">PP_post_process/d_flag_write_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>11.905</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.288</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>597</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>14.532</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[2][A]</td>
<td>PP_post_process/d_flag_write_s0/CLK</td>
</tr>
<tr>
<td>14.488</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C3[2][A]</td>
<td>PP_post_process/d_flag_write_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.905</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.992, 81.293%; tC2Q: 0.458, 18.707%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.421</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.067</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.488</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_PP_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PP_post_process/read_pointer_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>597</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.627</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C9[0][A]</td>
<td>rst_PP_s0/CLK</td>
</tr>
<tr>
<td>3.085</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>34</td>
<td>R2C9[0][A]</td>
<td style=" font-weight:bold;">rst_PP_s0/Q</td>
</tr>
<tr>
<td>5.067</td>
<td>1.982</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C2[2][A]</td>
<td style=" font-weight:bold;">PP_post_process/read_pointer_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>11.905</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.288</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>597</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>14.532</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C2[2][A]</td>
<td>PP_post_process/read_pointer_1_s1/CLK</td>
</tr>
<tr>
<td>14.488</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C2[2][A]</td>
<td>PP_post_process/read_pointer_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.905</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.982, 81.218%; tC2Q: 0.458, 18.782%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.421</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.067</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.488</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_PP_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PP_post_process/read_pointer_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>597</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.627</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C9[0][A]</td>
<td>rst_PP_s0/CLK</td>
</tr>
<tr>
<td>3.085</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>34</td>
<td>R2C9[0][A]</td>
<td style=" font-weight:bold;">rst_PP_s0/Q</td>
</tr>
<tr>
<td>5.067</td>
<td>1.982</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C2[1][B]</td>
<td style=" font-weight:bold;">PP_post_process/read_pointer_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>11.905</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.288</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>597</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>14.532</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C2[1][B]</td>
<td>PP_post_process/read_pointer_2_s1/CLK</td>
</tr>
<tr>
<td>14.488</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C2[1][B]</td>
<td>PP_post_process/read_pointer_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.905</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.982, 81.218%; tC2Q: 0.458, 18.782%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.421</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.067</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.488</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_PP_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PP_post_process/read_pointer_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>597</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.627</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C9[0][A]</td>
<td>rst_PP_s0/CLK</td>
</tr>
<tr>
<td>3.085</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>34</td>
<td>R2C9[0][A]</td>
<td style=" font-weight:bold;">rst_PP_s0/Q</td>
</tr>
<tr>
<td>5.067</td>
<td>1.982</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C2[1][A]</td>
<td style=" font-weight:bold;">PP_post_process/read_pointer_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>11.905</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.288</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>597</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>14.532</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C2[1][A]</td>
<td>PP_post_process/read_pointer_3_s1/CLK</td>
</tr>
<tr>
<td>14.488</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C2[1][A]</td>
<td>PP_post_process/read_pointer_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.905</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.982, 81.218%; tC2Q: 0.458, 18.782%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.421</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.067</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.488</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_PP_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PP_post_process/read_pointer_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>597</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.627</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C9[0][A]</td>
<td>rst_PP_s0/CLK</td>
</tr>
<tr>
<td>3.085</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>34</td>
<td>R2C9[0][A]</td>
<td style=" font-weight:bold;">rst_PP_s0/Q</td>
</tr>
<tr>
<td>5.067</td>
<td>1.982</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[1][A]</td>
<td style=" font-weight:bold;">PP_post_process/read_pointer_4_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>11.905</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.288</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>597</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>14.532</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C2[1][A]</td>
<td>PP_post_process/read_pointer_4_s1/CLK</td>
</tr>
<tr>
<td>14.488</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C2[1][A]</td>
<td>PP_post_process/read_pointer_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.905</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.982, 81.218%; tC2Q: 0.458, 18.782%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.421</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.067</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.488</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_PP_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PP_post_process/read_pointer_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>597</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.627</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C9[0][A]</td>
<td>rst_PP_s0/CLK</td>
</tr>
<tr>
<td>3.085</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>34</td>
<td>R2C9[0][A]</td>
<td style=" font-weight:bold;">rst_PP_s0/Q</td>
</tr>
<tr>
<td>5.067</td>
<td>1.982</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[1][B]</td>
<td style=" font-weight:bold;">PP_post_process/read_pointer_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>11.905</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.288</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>597</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>14.532</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C2[1][B]</td>
<td>PP_post_process/read_pointer_5_s1/CLK</td>
</tr>
<tr>
<td>14.488</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C2[1][B]</td>
<td>PP_post_process/read_pointer_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.905</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.982, 81.218%; tC2Q: 0.458, 18.782%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.421</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.067</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.488</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_PP_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PP_post_process/read_pointer_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>597</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.627</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C9[0][A]</td>
<td>rst_PP_s0/CLK</td>
</tr>
<tr>
<td>3.085</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>34</td>
<td>R2C9[0][A]</td>
<td style=" font-weight:bold;">rst_PP_s0/Q</td>
</tr>
<tr>
<td>5.067</td>
<td>1.982</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C2[2][B]</td>
<td style=" font-weight:bold;">PP_post_process/read_pointer_6_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>11.905</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.288</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>597</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>14.532</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C2[2][B]</td>
<td>PP_post_process/read_pointer_6_s1/CLK</td>
</tr>
<tr>
<td>14.488</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C2[2][B]</td>
<td>PP_post_process/read_pointer_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.905</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.982, 81.218%; tC2Q: 0.458, 18.782%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.943</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.545</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.488</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_PP_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PP_post_process/stop_PP_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>597</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.627</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C9[0][A]</td>
<td>rst_PP_s0/CLK</td>
</tr>
<tr>
<td>3.085</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>34</td>
<td>R2C9[0][A]</td>
<td style=" font-weight:bold;">rst_PP_s0/Q</td>
</tr>
<tr>
<td>4.545</td>
<td>1.460</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C5[0][A]</td>
<td style=" font-weight:bold;">PP_post_process/stop_PP_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>11.905</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.288</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>597</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>14.532</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C5[0][A]</td>
<td>PP_post_process/stop_PP_s0/CLK</td>
</tr>
<tr>
<td>14.488</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C5[0][A]</td>
<td>PP_post_process/stop_PP_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.905</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.460, 76.111%; tC2Q: 0.458, 23.889%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.174</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.756</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.582</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_PP_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PP_post_process/stop_PP_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>597</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C9[0][A]</td>
<td>rst_PP_s0/CLK</td>
</tr>
<tr>
<td>2.901</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>34</td>
<td>R2C9[0][A]</td>
<td style=" font-weight:bold;">rst_PP_s0/Q</td>
</tr>
<tr>
<td>3.756</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C5[0][A]</td>
<td style=" font-weight:bold;">PP_post_process/stop_PP_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>597</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C5[0][A]</td>
<td>PP_post_process/stop_PP_s0/CLK</td>
</tr>
<tr>
<td>2.582</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C5[0][A]</td>
<td>PP_post_process/stop_PP_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.856, 71.963%; tC2Q: 0.333, 28.037%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.541</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.124</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.582</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_PP_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PP_post_process/read_pointer_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>597</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C9[0][A]</td>
<td>rst_PP_s0/CLK</td>
</tr>
<tr>
<td>2.901</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>34</td>
<td>R2C9[0][A]</td>
<td style=" font-weight:bold;">rst_PP_s0/Q</td>
</tr>
<tr>
<td>4.124</td>
<td>1.223</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C2[2][A]</td>
<td style=" font-weight:bold;">PP_post_process/read_pointer_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>597</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C2[2][A]</td>
<td>PP_post_process/read_pointer_1_s1/CLK</td>
</tr>
<tr>
<td>2.582</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C2[2][A]</td>
<td>PP_post_process/read_pointer_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.223, 78.582%; tC2Q: 0.333, 21.418%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.541</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.124</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.582</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_PP_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PP_post_process/read_pointer_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>597</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C9[0][A]</td>
<td>rst_PP_s0/CLK</td>
</tr>
<tr>
<td>2.901</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>34</td>
<td>R2C9[0][A]</td>
<td style=" font-weight:bold;">rst_PP_s0/Q</td>
</tr>
<tr>
<td>4.124</td>
<td>1.223</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C2[1][B]</td>
<td style=" font-weight:bold;">PP_post_process/read_pointer_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>597</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C2[1][B]</td>
<td>PP_post_process/read_pointer_2_s1/CLK</td>
</tr>
<tr>
<td>2.582</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C2[1][B]</td>
<td>PP_post_process/read_pointer_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.223, 78.582%; tC2Q: 0.333, 21.418%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.541</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.124</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.582</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_PP_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PP_post_process/read_pointer_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>597</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C9[0][A]</td>
<td>rst_PP_s0/CLK</td>
</tr>
<tr>
<td>2.901</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>34</td>
<td>R2C9[0][A]</td>
<td style=" font-weight:bold;">rst_PP_s0/Q</td>
</tr>
<tr>
<td>4.124</td>
<td>1.223</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C2[1][A]</td>
<td style=" font-weight:bold;">PP_post_process/read_pointer_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>597</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C2[1][A]</td>
<td>PP_post_process/read_pointer_3_s1/CLK</td>
</tr>
<tr>
<td>2.582</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C2[1][A]</td>
<td>PP_post_process/read_pointer_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.223, 78.582%; tC2Q: 0.333, 21.418%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.541</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.124</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.582</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_PP_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PP_post_process/read_pointer_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>597</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C9[0][A]</td>
<td>rst_PP_s0/CLK</td>
</tr>
<tr>
<td>2.901</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>34</td>
<td>R2C9[0][A]</td>
<td style=" font-weight:bold;">rst_PP_s0/Q</td>
</tr>
<tr>
<td>4.124</td>
<td>1.223</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C2[1][A]</td>
<td style=" font-weight:bold;">PP_post_process/read_pointer_4_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>597</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C2[1][A]</td>
<td>PP_post_process/read_pointer_4_s1/CLK</td>
</tr>
<tr>
<td>2.582</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C2[1][A]</td>
<td>PP_post_process/read_pointer_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.223, 78.582%; tC2Q: 0.333, 21.418%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.541</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.124</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.582</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_PP_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PP_post_process/read_pointer_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>597</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C9[0][A]</td>
<td>rst_PP_s0/CLK</td>
</tr>
<tr>
<td>2.901</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>34</td>
<td>R2C9[0][A]</td>
<td style=" font-weight:bold;">rst_PP_s0/Q</td>
</tr>
<tr>
<td>4.124</td>
<td>1.223</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C2[1][B]</td>
<td style=" font-weight:bold;">PP_post_process/read_pointer_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>597</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C2[1][B]</td>
<td>PP_post_process/read_pointer_5_s1/CLK</td>
</tr>
<tr>
<td>2.582</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C2[1][B]</td>
<td>PP_post_process/read_pointer_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.223, 78.582%; tC2Q: 0.333, 21.418%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.541</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.124</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.582</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_PP_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PP_post_process/read_pointer_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>597</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C9[0][A]</td>
<td>rst_PP_s0/CLK</td>
</tr>
<tr>
<td>2.901</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>34</td>
<td>R2C9[0][A]</td>
<td style=" font-weight:bold;">rst_PP_s0/Q</td>
</tr>
<tr>
<td>4.124</td>
<td>1.223</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C2[2][B]</td>
<td style=" font-weight:bold;">PP_post_process/read_pointer_6_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>597</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C2[2][B]</td>
<td>PP_post_process/read_pointer_6_s1/CLK</td>
</tr>
<tr>
<td>2.582</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C2[2][B]</td>
<td>PP_post_process/read_pointer_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.223, 78.582%; tC2Q: 0.333, 21.418%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.548</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.130</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.582</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_PP_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PP_post_process/buffer_select_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>597</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C9[0][A]</td>
<td>rst_PP_s0/CLK</td>
</tr>
<tr>
<td>2.901</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>34</td>
<td>R2C9[0][A]</td>
<td style=" font-weight:bold;">rst_PP_s0/Q</td>
</tr>
<tr>
<td>4.130</td>
<td>1.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[1][B]</td>
<td style=" font-weight:bold;">PP_post_process/buffer_select_s2/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>597</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[1][B]</td>
<td>PP_post_process/buffer_select_s2/CLK</td>
</tr>
<tr>
<td>2.582</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C3[1][B]</td>
<td>PP_post_process/buffer_select_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.229, 78.667%; tC2Q: 0.333, 21.333%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.548</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.130</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.582</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_PP_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PP_post_process/read_pointer_0_s7</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>597</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C9[0][A]</td>
<td>rst_PP_s0/CLK</td>
</tr>
<tr>
<td>2.901</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>34</td>
<td>R2C9[0][A]</td>
<td style=" font-weight:bold;">rst_PP_s0/Q</td>
</tr>
<tr>
<td>4.130</td>
<td>1.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C4[1][B]</td>
<td style=" font-weight:bold;">PP_post_process/read_pointer_0_s7/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>597</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C4[1][B]</td>
<td>PP_post_process/read_pointer_0_s7/CLK</td>
</tr>
<tr>
<td>2.582</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C4[1][B]</td>
<td>PP_post_process/read_pointer_0_s7</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.229, 78.667%; tC2Q: 0.333, 21.333%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.548</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.130</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.582</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_PP_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PP_post_process/read_pointer_7_s10</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>597</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C9[0][A]</td>
<td>rst_PP_s0/CLK</td>
</tr>
<tr>
<td>2.901</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>34</td>
<td>R2C9[0][A]</td>
<td style=" font-weight:bold;">rst_PP_s0/Q</td>
</tr>
<tr>
<td>4.130</td>
<td>1.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C4[1][A]</td>
<td style=" font-weight:bold;">PP_post_process/read_pointer_7_s10/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>597</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C4[1][A]</td>
<td>PP_post_process/read_pointer_7_s10/CLK</td>
</tr>
<tr>
<td>2.582</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C4[1][A]</td>
<td>PP_post_process/read_pointer_7_s10</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.229, 78.667%; tC2Q: 0.333, 21.333%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.548</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.130</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.582</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_PP_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PP_post_process/write_pointer_0_s7</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>597</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C9[0][A]</td>
<td>rst_PP_s0/CLK</td>
</tr>
<tr>
<td>2.901</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>34</td>
<td>R2C9[0][A]</td>
<td style=" font-weight:bold;">rst_PP_s0/Q</td>
</tr>
<tr>
<td>4.130</td>
<td>1.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[1][A]</td>
<td style=" font-weight:bold;">PP_post_process/write_pointer_0_s7/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>597</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[1][A]</td>
<td>PP_post_process/write_pointer_0_s7/CLK</td>
</tr>
<tr>
<td>2.582</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C3[1][A]</td>
<td>PP_post_process/write_pointer_0_s7</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.229, 78.667%; tC2Q: 0.333, 21.333%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.548</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.130</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.582</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_PP_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PP_post_process/write_pointer_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>597</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C9[0][A]</td>
<td>rst_PP_s0/CLK</td>
</tr>
<tr>
<td>2.901</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>34</td>
<td>R2C9[0][A]</td>
<td style=" font-weight:bold;">rst_PP_s0/Q</td>
</tr>
<tr>
<td>4.130</td>
<td>1.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C4[0][A]</td>
<td style=" font-weight:bold;">PP_post_process/write_pointer_7_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>597</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C4[0][A]</td>
<td>PP_post_process/write_pointer_7_s1/CLK</td>
</tr>
<tr>
<td>2.582</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C4[0][A]</td>
<td>PP_post_process/write_pointer_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.229, 78.667%; tC2Q: 0.333, 21.333%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.548</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.130</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.582</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_PP_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PP_post_process/write_pointer_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>597</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C9[0][A]</td>
<td>rst_PP_s0/CLK</td>
</tr>
<tr>
<td>2.901</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>34</td>
<td>R2C9[0][A]</td>
<td style=" font-weight:bold;">rst_PP_s0/Q</td>
</tr>
<tr>
<td>4.130</td>
<td>1.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C4[2][B]</td>
<td style=" font-weight:bold;">PP_post_process/write_pointer_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>597</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C4[2][B]</td>
<td>PP_post_process/write_pointer_1_s1/CLK</td>
</tr>
<tr>
<td>2.582</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C4[2][B]</td>
<td>PP_post_process/write_pointer_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.229, 78.667%; tC2Q: 0.333, 21.333%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.548</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.130</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.582</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_PP_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PP_post_process/write_pointer_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>597</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C9[0][A]</td>
<td>rst_PP_s0/CLK</td>
</tr>
<tr>
<td>2.901</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>34</td>
<td>R2C9[0][A]</td>
<td style=" font-weight:bold;">rst_PP_s0/Q</td>
</tr>
<tr>
<td>4.130</td>
<td>1.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C4[2][A]</td>
<td style=" font-weight:bold;">PP_post_process/write_pointer_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>597</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C4[2][A]</td>
<td>PP_post_process/write_pointer_2_s1/CLK</td>
</tr>
<tr>
<td>2.582</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C4[2][A]</td>
<td>PP_post_process/write_pointer_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.229, 78.667%; tC2Q: 0.333, 21.333%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.548</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.130</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.582</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_PP_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PP_post_process/write_pointer_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>597</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C9[0][A]</td>
<td>rst_PP_s0/CLK</td>
</tr>
<tr>
<td>2.901</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>34</td>
<td>R2C9[0][A]</td>
<td style=" font-weight:bold;">rst_PP_s0/Q</td>
</tr>
<tr>
<td>4.130</td>
<td>1.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[2][B]</td>
<td style=" font-weight:bold;">PP_post_process/write_pointer_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>597</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[2][B]</td>
<td>PP_post_process/write_pointer_3_s1/CLK</td>
</tr>
<tr>
<td>2.582</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C3[2][B]</td>
<td>PP_post_process/write_pointer_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.229, 78.667%; tC2Q: 0.333, 21.333%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.548</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.130</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.582</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_PP_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PP_post_process/write_pointer_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>597</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C9[0][A]</td>
<td>rst_PP_s0/CLK</td>
</tr>
<tr>
<td>2.901</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>34</td>
<td>R2C9[0][A]</td>
<td style=" font-weight:bold;">rst_PP_s0/Q</td>
</tr>
<tr>
<td>4.130</td>
<td>1.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[2][A]</td>
<td style=" font-weight:bold;">PP_post_process/write_pointer_4_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>597</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[2][A]</td>
<td>PP_post_process/write_pointer_4_s1/CLK</td>
</tr>
<tr>
<td>2.582</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C3[2][A]</td>
<td>PP_post_process/write_pointer_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.229, 78.667%; tC2Q: 0.333, 21.333%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.548</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.130</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.582</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_PP_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PP_post_process/write_pointer_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>597</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C9[0][A]</td>
<td>rst_PP_s0/CLK</td>
</tr>
<tr>
<td>2.901</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>34</td>
<td>R2C9[0][A]</td>
<td style=" font-weight:bold;">rst_PP_s0/Q</td>
</tr>
<tr>
<td>4.130</td>
<td>1.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][B]</td>
<td style=" font-weight:bold;">PP_post_process/write_pointer_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>597</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][B]</td>
<td>PP_post_process/write_pointer_5_s1/CLK</td>
</tr>
<tr>
<td>2.582</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C3[0][B]</td>
<td>PP_post_process/write_pointer_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.229, 78.667%; tC2Q: 0.333, 21.333%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.548</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.130</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.582</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_PP_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PP_post_process/write_pointer_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>597</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C9[0][A]</td>
<td>rst_PP_s0/CLK</td>
</tr>
<tr>
<td>2.901</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>34</td>
<td>R2C9[0][A]</td>
<td style=" font-weight:bold;">rst_PP_s0/Q</td>
</tr>
<tr>
<td>4.130</td>
<td>1.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td style=" font-weight:bold;">PP_post_process/write_pointer_6_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>597</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>PP_post_process/write_pointer_6_s1/CLK</td>
</tr>
<tr>
<td>2.582</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>PP_post_process/write_pointer_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.229, 78.667%; tC2Q: 0.333, 21.333%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.548</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.130</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.582</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_PP_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PP_post_process/read_cmp_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>597</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C9[0][A]</td>
<td>rst_PP_s0/CLK</td>
</tr>
<tr>
<td>2.901</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>34</td>
<td>R2C9[0][A]</td>
<td style=" font-weight:bold;">rst_PP_s0/Q</td>
</tr>
<tr>
<td>4.130</td>
<td>1.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[1][A]</td>
<td style=" font-weight:bold;">PP_post_process/read_cmp_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>597</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[1][A]</td>
<td>PP_post_process/read_cmp_s0/CLK</td>
</tr>
<tr>
<td>2.582</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C3[1][A]</td>
<td>PP_post_process/read_cmp_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.229, 78.667%; tC2Q: 0.333, 21.333%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.548</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.130</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.582</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_PP_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PP_post_process/last_switch_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>597</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C9[0][A]</td>
<td>rst_PP_s0/CLK</td>
</tr>
<tr>
<td>2.901</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>34</td>
<td>R2C9[0][A]</td>
<td style=" font-weight:bold;">rst_PP_s0/Q</td>
</tr>
<tr>
<td>4.130</td>
<td>1.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td style=" font-weight:bold;">PP_post_process/last_switch_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>597</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td>PP_post_process/last_switch_s0/CLK</td>
</tr>
<tr>
<td>2.582</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C3[0][A]</td>
<td>PP_post_process/last_switch_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.229, 78.667%; tC2Q: 0.333, 21.333%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.548</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.130</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.582</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_PP_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PP_post_process/d_flag_read_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>597</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C9[0][A]</td>
<td>rst_PP_s0/CLK</td>
</tr>
<tr>
<td>2.901</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>34</td>
<td>R2C9[0][A]</td>
<td style=" font-weight:bold;">rst_PP_s0/Q</td>
</tr>
<tr>
<td>4.130</td>
<td>1.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[2][B]</td>
<td style=" font-weight:bold;">PP_post_process/d_flag_read_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>597</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[2][B]</td>
<td>PP_post_process/d_flag_read_s0/CLK</td>
</tr>
<tr>
<td>2.582</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C3[2][B]</td>
<td>PP_post_process/d_flag_read_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.229, 78.667%; tC2Q: 0.333, 21.333%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.548</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.130</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.582</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_PP_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PP_post_process/d_flag_write_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>597</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C9[0][A]</td>
<td>rst_PP_s0/CLK</td>
</tr>
<tr>
<td>2.901</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>34</td>
<td>R2C9[0][A]</td>
<td style=" font-weight:bold;">rst_PP_s0/Q</td>
</tr>
<tr>
<td>4.130</td>
<td>1.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[2][A]</td>
<td style=" font-weight:bold;">PP_post_process/d_flag_write_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>597</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[2][A]</td>
<td>PP_post_process/d_flag_write_s0/CLK</td>
</tr>
<tr>
<td>2.582</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C3[2][A]</td>
<td>PP_post_process/d_flag_write_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.229, 78.667%; tC2Q: 0.333, 21.333%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.624</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.874</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>d_com_start_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.335</td>
<td>2.383</td>
<td>tCL</td>
<td>FF</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.598</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>d_com_start_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.288</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>14.472</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>d_com_start_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.624</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.874</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>d_flag_acq_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.335</td>
<td>2.383</td>
<td>tCL</td>
<td>FF</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.598</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>d_flag_acq_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.288</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>14.472</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>d_flag_acq_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.624</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.874</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>n1620_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.335</td>
<td>2.383</td>
<td>tCL</td>
<td>FF</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.598</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>n1620_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.288</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>14.472</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>n1620_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.624</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.874</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>n1628_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.335</td>
<td>2.383</td>
<td>tCL</td>
<td>FF</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.598</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>n1628_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.288</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>14.472</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>n1628_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.624</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.874</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>read_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.335</td>
<td>2.383</td>
<td>tCL</td>
<td>FF</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.598</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>read_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.288</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>14.472</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>read_5_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.624</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.874</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>address_acq_18_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.335</td>
<td>2.383</td>
<td>tCL</td>
<td>FF</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.598</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>address_acq_18_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.288</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>14.472</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>address_acq_18_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.624</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.874</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>i_minus_i_pivot_reg_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.335</td>
<td>2.383</td>
<td>tCL</td>
<td>FF</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.598</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>i_minus_i_pivot_reg_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.288</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>14.472</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>i_minus_i_pivot_reg_1_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.624</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.874</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>UART1/buffer[6]_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.335</td>
<td>2.383</td>
<td>tCL</td>
<td>FF</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.598</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>UART1/buffer[6]_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.288</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>14.472</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>UART1/buffer[6]_5_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.624</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.874</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>debuttonA/sync_button_debounced/resync_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.335</td>
<td>2.383</td>
<td>tCL</td>
<td>FF</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.598</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>debuttonA/sync_button_debounced/resync_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.288</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>14.472</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>debuttonA/sync_button_debounced/resync_2_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.624</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.874</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>debuttonA/deb_button/shift_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.335</td>
<td>2.383</td>
<td>tCL</td>
<td>FF</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.598</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>debuttonA/deb_button/shift_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.288</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>14.472</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>debuttonA/deb_button/shift_6_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>597</td>
<td>clk_PSRAM</td>
<td>-0.759</td>
<td>0.661</td>
</tr>
<tr>
<td>123</td>
<td>process[1]</td>
<td>4.179</td>
<td>2.689</td>
</tr>
<tr>
<td>98</td>
<td>process[0]</td>
<td>3.065</td>
<td>3.346</td>
</tr>
<tr>
<td>97</td>
<td>process[2]</td>
<td>1.973</td>
<td>5.598</td>
</tr>
<tr>
<td>57</td>
<td>n1057_13</td>
<td>3.145</td>
<td>3.141</td>
</tr>
<tr>
<td>48</td>
<td>stop_acquisition_8</td>
<td>3.386</td>
<td>1.993</td>
</tr>
<tr>
<td>44</td>
<td>n1655_6</td>
<td>3.457</td>
<td>1.975</td>
</tr>
<tr>
<td>41</td>
<td>i_21_8</td>
<td>0.603</td>
<td>2.606</td>
</tr>
<tr>
<td>34</td>
<td>rst_PP</td>
<td>4.914</td>
<td>1.992</td>
</tr>
<tr>
<td>33</td>
<td>counter[0]</td>
<td>3.822</td>
<td>1.354</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R3C6</td>
<td>100.00%</td>
</tr>
<tr>
<td>R4C2</td>
<td>100.00%</td>
</tr>
<tr>
<td>R5C19</td>
<td>100.00%</td>
</tr>
<tr>
<td>R10C13</td>
<td>100.00%</td>
</tr>
<tr>
<td>R4C19</td>
<td>100.00%</td>
</tr>
<tr>
<td>R9C2</td>
<td>100.00%</td>
</tr>
<tr>
<td>R9C18</td>
<td>100.00%</td>
</tr>
<tr>
<td>R10C5</td>
<td>100.00%</td>
</tr>
<tr>
<td>R10C11</td>
<td>100.00%</td>
</tr>
<tr>
<td>R10C12</td>
<td>100.00%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
