Protel Design System Design Rule Check
PCB File : D:\PROJECT\Self_Driving_Car\Support_Hardware\Library\MotherBoard_PCB.PcbDoc
Date     : 7/29/2024
Time     : 4:20:25 PM

WARNING: Design contains shelved or modified (but not repoured) polygons. The result of DRC is not correct. Recommended to restore/repour all polygons and proceed with DRC again
   Polygon named: GND In net GND On Top Layer
   Polygon named: DGND In net DGND On Top Layer
   Polygon named: AGND In net AGND On Top Layer
   Polygon named: AGND In net AGND On Top Layer
   Polygon named: GND In net GND On Bottom Layer
   Polygon named: GND In net GND On Top Layer
   Polygon named: DGND In net DGND On Top Layer
   Polygon named: AGND In net AGND On Top Layer
   Polygon named: AGND In net AGND On Top Layer
   Polygon named: GND In net GND On Bottom Layer

Processing Rule : Clearance Constraint (Gap=7.874mil) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=Yes) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
   Violation between Modified Polygon: Polygon Shelved  (AGND) on Top Layer 
   Violation between Modified Polygon: Polygon Shelved  (AGND) on Top Layer 
   Violation between Modified Polygon: Polygon Shelved  (DGND) on Top Layer 
   Violation between Modified Polygon: Polygon Shelved  (GND) on Bottom Layer 
   Violation between Modified Polygon: Polygon Shelved  (GND) on Top Layer 
Rule Violations :5

Processing Rule : Width Constraint (Min=8mil) (Max=95mil) (Preferred=30mil) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Direct Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (All)
   Violation between Hole Size Constraint: (125.984mil > 100mil) Pad H1-1(3773.189mil,4407.89mil) on Multi-Layer Actual Hole Size = 125.984mil
   Violation between Hole Size Constraint: (125.984mil > 100mil) Pad H2-1(1450mil,972.252mil) on Multi-Layer Actual Hole Size = 125.984mil
   Violation between Hole Size Constraint: (125.984mil > 100mil) Pad H3-1(1450mil,4527.795mil) on Multi-Layer Actual Hole Size = 125.984mil
   Violation between Hole Size Constraint: (125.984mil > 100mil) Pad H4-1(5215.984mil,4527.795mil) on Multi-Layer Actual Hole Size = 125.984mil
   Violation between Hole Size Constraint: (125.984mil > 100mil) Pad H5-1(3773.189mil,972.252mil) on Multi-Layer Actual Hole Size = 125.984mil
Rule Violations :5

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (8.756mil < 10mil) Between Pad C11-1(4848.764mil,4214mil) on Top Layer And Via (4800mil,4150mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8.756mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.756mil < 10mil) Between Pad C5-1(3208mil,4171.386mil) on Top Layer And Via (3150mil,4150mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.756mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.756mil < 10mil) Between Pad C8-1(2443mil,4206.134mil) on Top Layer And Via (2500mil,4200mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.756mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.756mil < 10mil) Between Pad C8-1(2443mil,4206.134mil) on Top Layer And Via (2500mil,4250mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.756mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.992mil < 10mil) Between Pad D6-2(4677mil,4225mil) on Top Layer And Via (4700mil,4150mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.992mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.764mil < 10mil) Between Pad P10-3(3457.449mil,1098.441mil) on Top Layer And Via (3459mil,998mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [9.764mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.095mil < 10mil) Between Pad P15-2(2217.016mil,1101.74mil) on Top Layer And Via (2219mil,1005mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.095mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.228mil < 10mil) Between Pad P18-MP2(1390mil,2074mil) on Bottom Layer And Via (1480mil,2081mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [5.228mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.354mil < 10mil) Between Pad P19-MP1(1389.543mil,2329.661mil) on Top Layer And Via (1407mil,2274mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.354mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.685mil < 10mil) Between Pad P19-MP1(1389.543mil,2329.661mil) on Top Layer And Via (1480mil,2347mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [5.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.389mil < 10mil) Between Pad P24-2(1861.26mil,1100mil) on Top Layer And Via (1821mil,1185mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [6.389mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.031mil < 10mil) Between Pad TP2-1(4700mil,3928mil) on Top Layer And Via (4750mil,3900mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.031mil]
Rule Violations :12

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (7.861mil < 10mil) Between Arc (1550.924mil,4250.599mil) on Top Overlay And Pad TP1-1(1550.924mil,4250.599mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.861mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Arc (1869.441mil,3513.732mil) on Bottom Overlay And Pad Q2-1(1897mil,3547.197mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Arc (1883.827mil,2808.134mil) on Bottom Overlay And Pad Q1-1(1911.386mil,2841.598mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Arc (1884.827mil,3162.134mil) on Bottom Overlay And Pad Q3-1(1912.386mil,3195.598mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.861mil < 10mil) Between Arc (2518mil,4632mil) on Top Overlay And Pad TP3-1(2518mil,4632mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.861mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.861mil < 10mil) Between Arc (2520mil,4519mil) on Top Overlay And Pad TP4-1(2520mil,4519mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.861mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Arc (4005.134mil,2950.173mil) on Bottom Overlay And Pad Q4-1(4038.598mil,2922.614mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.033mil < 10mil) Between Arc (4114.001mil,4274mil) on Top Overlay And Pad C30-1(4115.001mil,4274mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [3.033mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.033mil < 10mil) Between Arc (4114.001mil,4362mil) on Top Overlay And Pad C29-1(4115.001mil,4362mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [3.033mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.046mil < 10mil) Between Arc (4215.001mil,4274mil) on Top Overlay And Pad C30-2(4215.001mil,4274mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [3.046mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.046mil < 10mil) Between Arc (4215.001mil,4362mil) on Top Overlay And Pad C29-2(4215.001mil,4362mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [3.046mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.861mil < 10mil) Between Arc (4700mil,3928mil) on Top Overlay And Pad TP2-1(4700mil,3928mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.861mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C10-1(5058mil,3758.528mil) on Bottom Layer And Track (5035mil,3676mil)(5035mil,3775mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.288mil < 10mil) Between Pad C10-1(5058mil,3758.528mil) on Bottom Layer And Track (5035mil,3775mil)(5035mil,3781.925mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.649mil < 10mil) Between Pad C10-1(5058mil,3758.528mil) on Bottom Layer And Track (5035mil,3781.925mil)(5081mil,3781.925mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.649mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C10-1(5058mil,3758.528mil) on Bottom Layer And Track (5081mil,3676mil)(5081mil,3781.925mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C10-2(5058mil,3699.472mil) on Bottom Layer And Track (5035mil,3676mil)(5035mil,3775mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.724mil < 10mil) Between Pad C10-2(5058mil,3699.472mil) on Bottom Layer And Track (5035mil,3676mil)(5081mil,3676mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C10-2(5058mil,3699.472mil) on Bottom Layer And Track (5081mil,3676mil)(5081mil,3781.925mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C1-1(3070.452mil,3720mil) on Bottom Layer And Track (2987.925mil,3697mil)(3093.85mil,3697mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C1-1(3070.452mil,3720mil) on Bottom Layer And Track (2987.925mil,3743mil)(3086.925mil,3743mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.288mil < 10mil) Between Pad C1-1(3070.452mil,3720mil) on Bottom Layer And Track (3086.925mil,3743mil)(3093.85mil,3743mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.649mil < 10mil) Between Pad C1-1(3070.452mil,3720mil) on Bottom Layer And Track (3093.85mil,3697mil)(3093.85mil,3743mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.649mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C11-1(4848.764mil,4214mil) on Top Layer And Track (4825.142mil,4141.165mil)(4825.142mil,4170.693mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C11-1(4848.764mil,4214mil) on Top Layer And Track (4825.142mil,4257.307mil)(4825.142mil,4286.835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C11-2(5069.236mil,4214mil) on Top Layer And Track (5092.858mil,4080.142mil)(5092.858mil,4170.693mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C11-2(5069.236mil,4214mil) on Top Layer And Track (5092.858mil,4257.307mil)(5092.858mil,4347.858mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.724mil < 10mil) Between Pad C1-2(3011.397mil,3720mil) on Bottom Layer And Track (2987.925mil,3697mil)(2987.925mil,3743mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C1-2(3011.397mil,3720mil) on Bottom Layer And Track (2987.925mil,3697mil)(3093.85mil,3697mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C1-2(3011.397mil,3720mil) on Bottom Layer And Track (2987.925mil,3743mil)(3086.925mil,3743mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.811mil < 10mil) Between Pad C12-1(5264mil,4072.047mil) on Top Layer And Text "+" (5244.315mil,4009.055mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C12-1(5264mil,4072.047mil) on Top Layer And Track (5206.913mil,4054.331mil)(5220.693mil,4054.331mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C12-1(5264mil,4072.047mil) on Top Layer And Track (5307.307mil,4054.331mil)(5321.087mil,4054.331mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C12-2(5264mil,4213.779mil) on Top Layer And Track (5175.417mil,4231.496mil)(5220.693mil,4231.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C12-2(5264mil,4213.779mil) on Top Layer And Track (5307.307mil,4231.496mil)(5352.583mil,4231.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C13-1(5055mil,3309.528mil) on Bottom Layer And Track (5032mil,3227mil)(5032mil,3326mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.288mil < 10mil) Between Pad C13-1(5055mil,3309.528mil) on Bottom Layer And Track (5032mil,3326mil)(5032mil,3332.925mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.649mil < 10mil) Between Pad C13-1(5055mil,3309.528mil) on Bottom Layer And Track (5032mil,3332.925mil)(5078mil,3332.925mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.649mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C13-1(5055mil,3309.528mil) on Bottom Layer And Track (5078mil,3227mil)(5078mil,3332.925mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C13-2(5055mil,3250.472mil) on Bottom Layer And Track (5032mil,3227mil)(5032mil,3326mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.724mil < 10mil) Between Pad C13-2(5055mil,3250.472mil) on Bottom Layer And Track (5032mil,3227mil)(5078mil,3227mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C13-2(5055mil,3250.472mil) on Bottom Layer And Track (5078mil,3227mil)(5078mil,3332.925mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C14-1(5123mil,3309.528mil) on Bottom Layer And Track (5100mil,3227mil)(5100mil,3326mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.288mil < 10mil) Between Pad C14-1(5123mil,3309.528mil) on Bottom Layer And Track (5100mil,3326mil)(5100mil,3332.925mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.649mil < 10mil) Between Pad C14-1(5123mil,3309.528mil) on Bottom Layer And Track (5100mil,3332.925mil)(5146mil,3332.925mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.649mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C14-1(5123mil,3309.528mil) on Bottom Layer And Track (5146mil,3227mil)(5146mil,3332.925mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C14-2(5123mil,3250.472mil) on Bottom Layer And Track (5100mil,3227mil)(5100mil,3326mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.724mil < 10mil) Between Pad C14-2(5123mil,3250.472mil) on Bottom Layer And Track (5100mil,3227mil)(5146mil,3227mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C14-2(5123mil,3250.472mil) on Bottom Layer And Track (5146mil,3227mil)(5146mil,3332.925mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C17-1(4908.472mil,2557mil) on Bottom Layer And Text "C18" (5042mil,2549mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.649mil < 10mil) Between Pad C17-1(4908.472mil,2557mil) on Bottom Layer And Track (4885.075mil,2534mil)(4885.075mil,2580mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.649mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.288mil < 10mil) Between Pad C17-1(4908.472mil,2557mil) on Bottom Layer And Track (4885.075mil,2534mil)(4892mil,2534mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C17-1(4908.472mil,2557mil) on Bottom Layer And Track (4885.075mil,2580mil)(4991mil,2580mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C17-1(4908.472mil,2557mil) on Bottom Layer And Track (4892mil,2534mil)(4991mil,2534mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C17-2(4967.528mil,2557mil) on Bottom Layer And Text "C18" (5042mil,2549mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C17-2(4967.528mil,2557mil) on Bottom Layer And Track (4885.075mil,2580mil)(4991mil,2580mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C17-2(4967.528mil,2557mil) on Bottom Layer And Track (4892mil,2534mil)(4991mil,2534mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.724mil < 10mil) Between Pad C17-2(4967.528mil,2557mil) on Bottom Layer And Track (4991mil,2534mil)(4991mil,2580mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.649mil < 10mil) Between Pad C18-1(4908.472mil,2492mil) on Bottom Layer And Track (4885.075mil,2469mil)(4885.075mil,2515mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.649mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.288mil < 10mil) Between Pad C18-1(4908.472mil,2492mil) on Bottom Layer And Track (4885.075mil,2469mil)(4892mil,2469mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C18-1(4908.472mil,2492mil) on Bottom Layer And Track (4885.075mil,2515mil)(4991mil,2515mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C18-1(4908.472mil,2492mil) on Bottom Layer And Track (4892mil,2469mil)(4991mil,2469mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C18-2(4967.528mil,2492mil) on Bottom Layer And Track (4885.075mil,2515mil)(4991mil,2515mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C18-2(4967.528mil,2492mil) on Bottom Layer And Track (4892mil,2469mil)(4991mil,2469mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.724mil < 10mil) Between Pad C18-2(4967.528mil,2492mil) on Bottom Layer And Track (4991mil,2469mil)(4991mil,2515mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C19-1(4892mil,1410.472mil) on Bottom Layer And Track (4869mil,1387.075mil)(4869mil,1493mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.649mil < 10mil) Between Pad C19-1(4892mil,1410.472mil) on Bottom Layer And Track (4869mil,1387.075mil)(4915mil,1387.075mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.649mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.288mil < 10mil) Between Pad C19-1(4892mil,1410.472mil) on Bottom Layer And Track (4915mil,1387.075mil)(4915mil,1394mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C19-1(4892mil,1410.472mil) on Bottom Layer And Track (4915mil,1394mil)(4915mil,1493mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C19-2(4892mil,1469.527mil) on Bottom Layer And Track (4869mil,1387.075mil)(4869mil,1493mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.724mil < 10mil) Between Pad C19-2(4892mil,1469.527mil) on Bottom Layer And Track (4869mil,1493mil)(4915mil,1493mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C19-2(4892mil,1469.527mil) on Bottom Layer And Track (4915mil,1394mil)(4915mil,1493mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C20-1(4962mil,1410.472mil) on Bottom Layer And Track (4939mil,1387.075mil)(4939mil,1493mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.649mil < 10mil) Between Pad C20-1(4962mil,1410.472mil) on Bottom Layer And Track (4939mil,1387.075mil)(4985mil,1387.075mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.649mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.288mil < 10mil) Between Pad C20-1(4962mil,1410.472mil) on Bottom Layer And Track (4985mil,1387.075mil)(4985mil,1394mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C20-1(4962mil,1410.472mil) on Bottom Layer And Track (4985mil,1394mil)(4985mil,1493mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C20-2(4962mil,1469.527mil) on Bottom Layer And Track (4939mil,1387.075mil)(4939mil,1493mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.724mil < 10mil) Between Pad C20-2(4962mil,1469.527mil) on Bottom Layer And Track (4939mil,1493mil)(4985mil,1493mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C20-2(4962mil,1469.527mil) on Bottom Layer And Track (4985mil,1394mil)(4985mil,1493mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C2-1(3070.452mil,3652mil) on Bottom Layer And Track (2987.925mil,3629mil)(3093.85mil,3629mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C2-1(3070.452mil,3652mil) on Bottom Layer And Track (2987.925mil,3675mil)(3086.925mil,3675mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.288mil < 10mil) Between Pad C2-1(3070.452mil,3652mil) on Bottom Layer And Track (3086.925mil,3675mil)(3093.85mil,3675mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.649mil < 10mil) Between Pad C2-1(3070.452mil,3652mil) on Bottom Layer And Track (3093.85mil,3629mil)(3093.85mil,3675mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.649mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C21-1(1800mil,1894.904mil) on Bottom Layer And Track (1777mil,1812.376mil)(1777mil,1911.376mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.288mil < 10mil) Between Pad C21-1(1800mil,1894.904mil) on Bottom Layer And Track (1777mil,1911.376mil)(1777mil,1918.301mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.649mil < 10mil) Between Pad C21-1(1800mil,1894.904mil) on Bottom Layer And Track (1777mil,1918.301mil)(1823mil,1918.301mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.649mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C21-1(1800mil,1894.904mil) on Bottom Layer And Track (1823mil,1812.376mil)(1823mil,1918.301mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C21-2(1800mil,1835.849mil) on Bottom Layer And Track (1777mil,1812.376mil)(1777mil,1911.376mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.724mil < 10mil) Between Pad C21-2(1800mil,1835.849mil) on Bottom Layer And Track (1777mil,1812.376mil)(1823mil,1812.376mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C21-2(1800mil,1835.849mil) on Bottom Layer And Track (1823mil,1812.376mil)(1823mil,1918.301mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.724mil < 10mil) Between Pad C2-2(3011.397mil,3652mil) on Bottom Layer And Track (2987.925mil,3629mil)(2987.925mil,3675mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C2-2(3011.397mil,3652mil) on Bottom Layer And Track (2987.925mil,3629mil)(3093.85mil,3629mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C2-2(3011.397mil,3652mil) on Bottom Layer And Track (2987.925mil,3675mil)(3086.925mil,3675mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C22-1(1732mil,1894.904mil) on Bottom Layer And Track (1709mil,1812.376mil)(1709mil,1911.376mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.288mil < 10mil) Between Pad C22-1(1732mil,1894.904mil) on Bottom Layer And Track (1709mil,1911.376mil)(1709mil,1918.301mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.649mil < 10mil) Between Pad C22-1(1732mil,1894.904mil) on Bottom Layer And Track (1709mil,1918.301mil)(1755mil,1918.301mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.649mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C22-1(1732mil,1894.904mil) on Bottom Layer And Track (1755mil,1812.376mil)(1755mil,1918.301mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C22-2(1732mil,1835.849mil) on Bottom Layer And Track (1709mil,1812.376mil)(1709mil,1911.376mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.724mil < 10mil) Between Pad C22-2(1732mil,1835.849mil) on Bottom Layer And Track (1709mil,1812.376mil)(1755mil,1812.376mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C22-2(1732mil,1835.849mil) on Bottom Layer And Track (1755mil,1812.376mil)(1755mil,1918.301mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C23-2(1800mil,2150.49mil) on Bottom Layer And Track (1777mil,2068.038mil)(1777mil,2173.962mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.724mil < 10mil) Between Pad C23-2(1800mil,2150.49mil) on Bottom Layer And Track (1777mil,2173.962mil)(1823mil,2173.962mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C23-2(1800mil,2150.49mil) on Bottom Layer And Track (1823mil,2074.962mil)(1823mil,2173.962mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C24-1(1732mil,2091.435mil) on Bottom Layer And Track (1709mil,2068.038mil)(1709mil,2173.962mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.649mil < 10mil) Between Pad C24-1(1732mil,2091.435mil) on Bottom Layer And Track (1709mil,2068.038mil)(1755mil,2068.038mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.649mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.288mil < 10mil) Between Pad C24-1(1732mil,2091.435mil) on Bottom Layer And Track (1755mil,2068.038mil)(1755mil,2074.962mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C24-1(1732mil,2091.435mil) on Bottom Layer And Track (1755mil,2074.962mil)(1755mil,2173.962mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C24-2(1732mil,2150.49mil) on Bottom Layer And Text "+" (1706mil,2124.6mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C24-2(1732mil,2150.49mil) on Bottom Layer And Track (1709mil,2068.038mil)(1709mil,2173.962mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.724mil < 10mil) Between Pad C24-2(1732mil,2150.49mil) on Bottom Layer And Track (1709mil,2173.962mil)(1755mil,2173.962mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C24-2(1732mil,2150.49mil) on Bottom Layer And Track (1755mil,2074.962mil)(1755mil,2173.962mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C25-1(1800mil,2449.565mil) on Bottom Layer And Track (1777mil,2367.038mil)(1777mil,2466.038mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.288mil < 10mil) Between Pad C25-1(1800mil,2449.565mil) on Bottom Layer And Track (1777mil,2466.038mil)(1777mil,2472.962mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.649mil < 10mil) Between Pad C25-1(1800mil,2449.565mil) on Bottom Layer And Track (1777mil,2472.962mil)(1823mil,2472.962mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.649mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C25-1(1800mil,2449.565mil) on Bottom Layer And Track (1823mil,2367.038mil)(1823mil,2472.962mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C26-1(1732mil,2449.565mil) on Bottom Layer And Track (1709mil,2367.038mil)(1709mil,2466.038mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.288mil < 10mil) Between Pad C26-1(1732mil,2449.565mil) on Bottom Layer And Track (1709mil,2466.038mil)(1709mil,2472.962mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.649mil < 10mil) Between Pad C26-1(1732mil,2449.565mil) on Bottom Layer And Track (1709mil,2472.962mil)(1755mil,2472.962mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.649mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C26-1(1732mil,2449.565mil) on Bottom Layer And Track (1755mil,2367.038mil)(1755mil,2472.962mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C26-2(1732mil,2390.51mil) on Bottom Layer And Track (1709mil,2367.038mil)(1709mil,2466.038mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.724mil < 10mil) Between Pad C26-2(1732mil,2390.51mil) on Bottom Layer And Track (1709mil,2367.038mil)(1755mil,2367.038mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C26-2(1732mil,2390.51mil) on Bottom Layer And Track (1755mil,2367.038mil)(1755mil,2472.962mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C27-1(4722.055mil,1326mil) on Bottom Layer And Track (4639.528mil,1303mil)(4745.452mil,1303mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C27-1(4722.055mil,1326mil) on Bottom Layer And Track (4639.528mil,1349mil)(4738.528mil,1349mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.288mil < 10mil) Between Pad C27-1(4722.055mil,1326mil) on Bottom Layer And Track (4738.528mil,1349mil)(4745.452mil,1349mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.649mil < 10mil) Between Pad C27-1(4722.055mil,1326mil) on Bottom Layer And Track (4745.452mil,1303mil)(4745.452mil,1349mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.649mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.724mil < 10mil) Between Pad C27-2(4663mil,1326mil) on Bottom Layer And Track (4639.528mil,1303mil)(4639.528mil,1349mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C27-2(4663mil,1326mil) on Bottom Layer And Track (4639.528mil,1303mil)(4745.452mil,1303mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C27-2(4663mil,1326mil) on Bottom Layer And Track (4639.528mil,1349mil)(4738.528mil,1349mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C28-1(4722.055mil,1258mil) on Bottom Layer And Track (4639.528mil,1235mil)(4745.452mil,1235mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C28-1(4722.055mil,1258mil) on Bottom Layer And Track (4639.528mil,1281mil)(4738.528mil,1281mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.288mil < 10mil) Between Pad C28-1(4722.055mil,1258mil) on Bottom Layer And Track (4738.528mil,1281mil)(4745.452mil,1281mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.649mil < 10mil) Between Pad C28-1(4722.055mil,1258mil) on Bottom Layer And Track (4745.452mil,1235mil)(4745.452mil,1281mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.649mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.459mil < 10mil) Between Pad C29-1(4115.001mil,4362mil) on Multi-Layer And Track (4115.001mil,4400mil)(4215.001mil,4400mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.459mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.485mil < 10mil) Between Pad C29-1(4115.001mil,4362mil) on Multi-Layer And Track (4116.001mil,4324mil)(4212.001mil,4324mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.485mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.459mil < 10mil) Between Pad C29-2(4215.001mil,4362mil) on Multi-Layer And Track (4115.001mil,4400mil)(4215.001mil,4400mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.459mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.588mil < 10mil) Between Pad C29-2(4215.001mil,4362mil) on Multi-Layer And Track (4116.001mil,4324mil)(4212.001mil,4324mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.588mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.459mil < 10mil) Between Pad C30-1(4115.001mil,4274mil) on Multi-Layer And Track (4115.001mil,4312mil)(4215.001mil,4312mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.459mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.485mil < 10mil) Between Pad C30-1(4115.001mil,4274mil) on Multi-Layer And Track (4116.001mil,4236mil)(4212.001mil,4236mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.485mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.459mil < 10mil) Between Pad C30-2(4215.001mil,4274mil) on Multi-Layer And Track (4115.001mil,4312mil)(4215.001mil,4312mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.459mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.588mil < 10mil) Between Pad C30-2(4215.001mil,4274mil) on Multi-Layer And Track (4116.001mil,4236mil)(4212.001mil,4236mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.588mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.649mil < 10mil) Between Pad C3-1(2832.02mil,3652mil) on Bottom Layer And Track (2808.623mil,3629mil)(2808.623mil,3675mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.649mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.288mil < 10mil) Between Pad C3-1(2832.02mil,3652mil) on Bottom Layer And Track (2808.623mil,3629mil)(2815.548mil,3629mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C3-1(2832.02mil,3652mil) on Bottom Layer And Track (2808.623mil,3675mil)(2914.548mil,3675mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C3-1(2832.02mil,3652mil) on Bottom Layer And Track (2815.548mil,3629mil)(2914.548mil,3629mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C3-2(2891.075mil,3652mil) on Bottom Layer And Track (2808.623mil,3675mil)(2914.548mil,3675mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C3-2(2891.075mil,3652mil) on Bottom Layer And Track (2815.548mil,3629mil)(2914.548mil,3629mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.724mil < 10mil) Between Pad C3-2(2891.075mil,3652mil) on Bottom Layer And Track (2914.548mil,3629mil)(2914.548mil,3675mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C4-2(2891.075mil,3720mil) on Bottom Layer And Track (2808.623mil,3743mil)(2914.548mil,3743mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C4-2(2891.075mil,3720mil) on Bottom Layer And Track (2815.548mil,3697mil)(2914.548mil,3697mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.724mil < 10mil) Between Pad C4-2(2891.075mil,3720mil) on Bottom Layer And Track (2914.548mil,3697mil)(2914.548mil,3743mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.811mil < 10mil) Between Pad C5-1(3208mil,4171.386mil) on Top Layer And Text "+" (3188.315mil,4100.52mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C5-1(3208mil,4171.386mil) on Top Layer And Track (3139.102mil,4149.732mil)(3164.693mil,4149.732mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C5-1(3208mil,4171.386mil) on Top Layer And Track (3251.307mil,4149.732mil)(3276.898mil,4149.732mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C5-2(3208mil,4344.614mil) on Top Layer And Track (3099.732mil,4366.268mil)(3164.693mil,4366.268mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C5-2(3208mil,4344.614mil) on Top Layer And Track (3251.307mil,4366.268mil)(3316.268mil,4366.268mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C6-1(3453mil,4170.772mil) on Top Layer And Track (3384.102mil,4149.118mil)(3409.693mil,4149.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C6-1(3453mil,4170.772mil) on Top Layer And Track (3496.307mil,4149.118mil)(3521.898mil,4149.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C6-2(3453mil,4344mil) on Top Layer And Track (3344.732mil,4365.654mil)(3409.693mil,4365.654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C6-2(3453mil,4344mil) on Top Layer And Track (3496.307mil,4365.654mil)(3561.268mil,4365.654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C7-1(2219mil,4212.772mil) on Top Layer And Track (2150.102mil,4191.118mil)(2175.693mil,4191.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C7-1(2219mil,4212.772mil) on Top Layer And Track (2262.307mil,4191.118mil)(2287.898mil,4191.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C7-2(2219mil,4386mil) on Top Layer And Track (2110.732mil,4407.654mil)(2175.693mil,4407.654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C7-2(2219mil,4386mil) on Top Layer And Track (2262.307mil,4407.654mil)(2327.268mil,4407.654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C8-1(2443mil,4206.134mil) on Top Layer And Track (2385.913mil,4188.417mil)(2399.693mil,4188.417mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C8-1(2443mil,4206.134mil) on Top Layer And Track (2486.307mil,4188.417mil)(2500.087mil,4188.417mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C8-2(2443mil,4347.866mil) on Top Layer And Track (2354.417mil,4365.583mil)(2399.693mil,4365.583mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C8-2(2443mil,4347.866mil) on Top Layer And Track (2486.307mil,4365.583mil)(2531.583mil,4365.583mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C9-1(5127mil,3758.528mil) on Bottom Layer And Track (5104mil,3676mil)(5104mil,3775mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.288mil < 10mil) Between Pad C9-1(5127mil,3758.528mil) on Bottom Layer And Track (5104mil,3775mil)(5104mil,3781.925mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.649mil < 10mil) Between Pad C9-1(5127mil,3758.528mil) on Bottom Layer And Track (5104mil,3781.925mil)(5150mil,3781.925mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.649mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C9-1(5127mil,3758.528mil) on Bottom Layer And Track (5150mil,3676mil)(5150mil,3781.925mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C9-2(5127mil,3699.472mil) on Bottom Layer And Track (5104mil,3676mil)(5104mil,3775mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.724mil < 10mil) Between Pad C9-2(5127mil,3699.472mil) on Bottom Layer And Track (5104mil,3676mil)(5150mil,3676mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C9-2(5127mil,3699.472mil) on Bottom Layer And Track (5150mil,3676mil)(5150mil,3781.925mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.756mil < 10mil) Between Pad D1-1(4010.881mil,3928.181mil) on Top Layer And Track (3987.378mil,3905.181mil)(3987.378mil,3916.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.756mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad D1-1(4010.881mil,3928.181mil) on Top Layer And Track (3987.378mil,3905.181mil)(4097.378mil,3905.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.756mil < 10mil) Between Pad D1-1(4010.881mil,3928.181mil) on Top Layer And Track (3987.378mil,3916.181mil)(3987.378mil,3951.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.756mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.758mil < 10mil) Between Pad D1-1(4010.881mil,3928.181mil) on Top Layer And Track (3987.378mil,3951.181mil)(3992.378mil,3951.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.758mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad D1-1(4010.881mil,3928.181mil) on Top Layer And Track (3992.378mil,3951.181mil)(4097.378mil,3951.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad D1-2(4073.874mil,3928.181mil) on Top Layer And Track (3987.378mil,3905.181mil)(4097.378mil,3905.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad D1-2(4073.874mil,3928.181mil) on Top Layer And Track (3992.378mil,3951.181mil)(4097.378mil,3951.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.756mil < 10mil) Between Pad D1-2(4073.874mil,3928.181mil) on Top Layer And Track (4097.378mil,3905.181mil)(4097.378mil,3951.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.756mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.756mil < 10mil) Between Pad D2-1(4327.882mil,3928.181mil) on Top Layer And Track (4304.378mil,3905.181mil)(4304.378mil,3916.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.756mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad D2-1(4327.882mil,3928.181mil) on Top Layer And Track (4304.378mil,3905.181mil)(4414.378mil,3905.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.756mil < 10mil) Between Pad D2-1(4327.882mil,3928.181mil) on Top Layer And Track (4304.378mil,3916.181mil)(4304.378mil,3951.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.756mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.758mil < 10mil) Between Pad D2-1(4327.882mil,3928.181mil) on Top Layer And Track (4304.378mil,3951.181mil)(4309.378mil,3951.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.758mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad D2-1(4327.882mil,3928.181mil) on Top Layer And Track (4309.378mil,3951.181mil)(4414.378mil,3951.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad D2-2(4390.874mil,3928.181mil) on Top Layer And Track (4304.378mil,3905.181mil)(4414.378mil,3905.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad D2-2(4390.874mil,3928.181mil) on Top Layer And Track (4309.378mil,3951.181mil)(4414.378mil,3951.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.756mil < 10mil) Between Pad D2-2(4390.874mil,3928.181mil) on Top Layer And Track (4414.378mil,3905.181mil)(4414.378mil,3951.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.756mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.756mil < 10mil) Between Pad D6-1(4677mil,4350.984mil) on Top Layer And Text "+" (4682mil,4397.6mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.756mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D6-2(4677mil,4225mil) on Top Layer And Text "+" (4694mil,4188mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.756mil < 10mil) Between Pad D7-1(4169.382mil,3928.181mil) on Top Layer And Track (4145.878mil,3905.181mil)(4145.878mil,3916.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.756mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad D7-1(4169.382mil,3928.181mil) on Top Layer And Track (4145.878mil,3905.181mil)(4255.878mil,3905.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.756mil < 10mil) Between Pad D7-1(4169.382mil,3928.181mil) on Top Layer And Track (4145.878mil,3916.181mil)(4145.878mil,3951.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.756mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.758mil < 10mil) Between Pad D7-1(4169.382mil,3928.181mil) on Top Layer And Track (4145.878mil,3951.181mil)(4150.878mil,3951.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.758mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad D7-1(4169.382mil,3928.181mil) on Top Layer And Track (4150.878mil,3951.181mil)(4255.878mil,3951.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad D7-2(4232.374mil,3928.181mil) on Top Layer And Track (4145.878mil,3905.181mil)(4255.878mil,3905.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad D7-2(4232.374mil,3928.181mil) on Top Layer And Track (4150.878mil,3951.181mil)(4255.878mil,3951.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.756mil < 10mil) Between Pad D7-2(4232.374mil,3928.181mil) on Top Layer And Track (4255.878mil,3905.181mil)(4255.878mil,3951.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.756mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad D9-1(5339mil,1377.165mil) on Top Layer And Track (5316mil,1290.669mil)(5316mil,1400.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.756mil < 10mil) Between Pad D9-1(5339mil,1377.165mil) on Top Layer And Track (5316mil,1400.669mil)(5327mil,1400.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.756mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.756mil < 10mil) Between Pad D9-1(5339mil,1377.165mil) on Top Layer And Track (5327mil,1400.669mil)(5362mil,1400.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.756mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad D9-1(5339mil,1377.165mil) on Top Layer And Track (5362mil,1290.669mil)(5362mil,1395.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.758mil < 10mil) Between Pad D9-1(5339mil,1377.165mil) on Top Layer And Track (5362mil,1395.669mil)(5362mil,1400.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.758mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad D9-2(5339mil,1314.173mil) on Top Layer And Track (5316mil,1290.669mil)(5316mil,1400.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.756mil < 10mil) Between Pad D9-2(5339mil,1314.173mil) on Top Layer And Track (5316mil,1290.669mil)(5362mil,1290.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.756mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad D9-2(5339mil,1314.173mil) on Top Layer And Track (5362mil,1290.669mil)(5362mil,1395.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad F1-0(1905.409mil,4587mil) on Top Layer And Track (1701mil,4508mil)(1944mil,4508mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad F1-0(1905.409mil,4587mil) on Top Layer And Track (1701mil,4665mil)(1944mil,4665mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.591mil < 10mil) Between Pad F1-0(1905.409mil,4587mil) on Top Layer And Track (1944mil,4508mil)(1944mil,4665mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.591mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad F1-1(1740mil,4587mil) on Top Layer And Track (1701mil,4508mil)(1701mil,4665mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad F1-1(1740mil,4587mil) on Top Layer And Track (1701mil,4508mil)(1944mil,4508mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad F1-1(1740mil,4587mil) on Top Layer And Track (1701mil,4665mil)(1944mil,4665mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad F3-0(4507mil,4376.409mil) on Top Layer And Track (4429mil,4172mil)(4429mil,4415mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.591mil < 10mil) Between Pad F3-0(4507mil,4376.409mil) on Top Layer And Track (4429mil,4415mil)(4586mil,4415mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.591mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad F3-0(4507mil,4376.409mil) on Top Layer And Track (4586mil,4172mil)(4586mil,4415mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad F3-1(4507mil,4211mil) on Top Layer And Track (4429mil,4172mil)(4429mil,4415mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad F3-1(4507mil,4211mil) on Top Layer And Track (4429mil,4172mil)(4586mil,4172mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad F3-1(4507mil,4211mil) on Top Layer And Track (4586mil,4172mil)(4586mil,4415mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad P10-1(3299.968mil,1098.441mil) on Top Layer And Track (3221.228mil,1059.071mil)(3258.63mil,1059.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad P10-3(3457.449mil,1098.441mil) on Top Layer And Track (3498.787mil,1059.071mil)(3536.189mil,1059.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.268mil < 10mil) Between Pad P10-MP1(3209.417mil,876mil) on Top Layer And Track (3175.953mil,948.835mil)(3175.953mil,1126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.268mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad P10-MP1(3209.417mil,876mil) on Top Layer And Track (3248.787mil,818.913mil)(3508.63mil,818.913mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad P10-MP2(3548mil,876mil) on Top Layer And Track (3248.787mil,818.913mil)(3508.63mil,818.913mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.268mil < 10mil) Between Pad P10-MP2(3548mil,876mil) on Top Layer And Track (3581.464mil,948.835mil)(3581.464mil,1126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.268mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad P11-1(5094mil,2251mil) on Top Layer And Track (5133.37mil,2172.26mil)(5133.37mil,2209.662mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad P11-3(5094mil,2408.48mil) on Top Layer And Track (5133.37mil,2449.819mil)(5133.37mil,2487.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.268mil < 10mil) Between Pad P11-MP1(5316.441mil,2160.449mil) on Top Layer And Track (5066.441mil,2126.984mil)(5243.606mil,2126.984mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.268mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad P11-MP1(5316.441mil,2160.449mil) on Top Layer And Track (5373.528mil,2199.819mil)(5373.528mil,2459.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.268mil < 10mil) Between Pad P11-MP2(5316.441mil,2499.032mil) on Top Layer And Track (5066.441mil,2532.496mil)(5243.606mil,2532.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.268mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad P11-MP2(5316.441mil,2499.032mil) on Top Layer And Track (5373.528mil,2199.819mil)(5373.528mil,2459.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad P12-1(4083.228mil,1114.173mil) on Top Layer And Track (4004.488mil,1074.803mil)(4041.89mil,1074.803mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad P12-3(4240.709mil,1114.173mil) on Top Layer And Track (4282.047mil,1074.803mil)(4319.449mil,1074.803mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.268mil < 10mil) Between Pad P12-MP1(3992.677mil,891.732mil) on Top Layer And Track (3959.213mil,964.567mil)(3959.213mil,1141.732mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.268mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad P12-MP1(3992.677mil,891.732mil) on Top Layer And Track (4032.047mil,834.646mil)(4291.89mil,834.646mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad P12-MP2(4331.26mil,891.732mil) on Top Layer And Track (4032.047mil,834.646mil)(4291.89mil,834.646mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.268mil < 10mil) Between Pad P12-MP2(4331.26mil,891.732mil) on Top Layer And Track (4364.724mil,964.567mil)(4364.724mil,1141.732mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.268mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad P16-1(5094.016mil,2488.11mil) on Bottom Layer And Track (5133.386mil,2529.449mil)(5133.386mil,2566.85mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad P16-4(5094.016mil,2251.89mil) on Bottom Layer And Track (5133.386mil,2173.15mil)(5133.386mil,2210.551mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.268mil < 10mil) Between Pad P16-MP1(5316.457mil,2578.661mil) on Bottom Layer And Track (5066.457mil,2612.126mil)(5243.622mil,2612.126mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.268mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad P16-MP1(5316.457mil,2578.661mil) on Bottom Layer And Track (5373.543mil,2200.709mil)(5373.543mil,2539.291mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.268mil < 10mil) Between Pad P16-MP2(5316.457mil,2161.338mil) on Bottom Layer And Track (5066.457mil,2127.874mil)(5243.622mil,2127.874mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.268mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad P16-MP2(5316.457mil,2161.338mil) on Bottom Layer And Track (5373.543mil,2200.709mil)(5373.543mil,2539.291mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad P17-1(5080mil,1720mil) on Top Layer And Track (5119.37mil,1641.26mil)(5119.37mil,1678.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad P17-3(5080mil,1877.48mil) on Top Layer And Track (5119.37mil,1918.819mil)(5119.37mil,1956.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.268mil < 10mil) Between Pad P17-MP2(5302.441mil,1968.032mil) on Top Layer And Track (5052.441mil,2001.496mil)(5229.606mil,2001.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.268mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad P17-MP2(5302.441mil,1968.032mil) on Top Layer And Track (5359.528mil,1668.819mil)(5359.528mil,1928.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad P18-1(1612.441mil,1747.228mil) on Bottom Layer And Track (1573.071mil,1668.488mil)(1573.071mil,1705.89mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad P18-4(1612.441mil,1983.449mil) on Bottom Layer And Track (1573.071mil,2024.787mil)(1573.071mil,2062.189mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad P18-MP1(1390mil,1656.677mil) on Bottom Layer And Track (1332.913mil,1696.047mil)(1332.913mil,2034.63mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.268mil < 10mil) Between Pad P18-MP1(1390mil,1656.677mil) on Bottom Layer And Track (1462.834mil,1623.212mil)(1640mil,1623.212mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.268mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad P18-MP2(1390mil,2074mil) on Bottom Layer And Track (1332.913mil,1696.047mil)(1332.913mil,2034.63mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.268mil < 10mil) Between Pad P18-MP2(1390mil,2074mil) on Bottom Layer And Track (1462.834mil,2107.464mil)(1640mil,2107.464mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.268mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad P19-1(1611.984mil,2239.11mil) on Top Layer And Track (1572.614mil,2280.449mil)(1572.614mil,2317.85mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad P19-4(1611.984mil,2002.89mil) on Top Layer And Track (1572.614mil,1924.15mil)(1572.614mil,1961.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad P19-MP1(1389.543mil,2329.661mil) on Top Layer And Track (1332.457mil,1951.709mil)(1332.457mil,2290.291mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.268mil < 10mil) Between Pad P19-MP1(1389.543mil,2329.661mil) on Top Layer And Track (1462.378mil,2363.126mil)(1639.543mil,2363.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.268mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad P19-MP2(1389.543mil,1912.338mil) on Top Layer And Text "P27" (1331mil,1843mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad P19-MP2(1389.543mil,1912.338mil) on Top Layer And Track (1332.457mil,1951.709mil)(1332.457mil,2290.291mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.268mil < 10mil) Between Pad P19-MP2(1389.543mil,1912.338mil) on Top Layer And Track (1462.378mil,1878.874mil)(1639.543mil,1878.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.268mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad P20-1(1611.984mil,2301.89mil) on Bottom Layer And Track (1572.614mil,2223.15mil)(1572.614mil,2260.551mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad P20-4(1611.984mil,2538.11mil) on Bottom Layer And Track (1572.614mil,2579.449mil)(1572.614mil,2616.85mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad P20-MP1(1389.543mil,2211.339mil) on Bottom Layer And Text "P18" (1480mil,2146mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad P20-MP1(1389.543mil,2211.339mil) on Bottom Layer And Track (1332.457mil,2250.709mil)(1332.457mil,2589.291mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.268mil < 10mil) Between Pad P20-MP1(1389.543mil,2211.339mil) on Bottom Layer And Track (1462.378mil,2177.874mil)(1639.543mil,2177.874mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.268mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad P20-MP2(1389.543mil,2628.662mil) on Bottom Layer And Track (1332.457mil,2250.709mil)(1332.457mil,2589.291mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.268mil < 10mil) Between Pad P20-MP2(1389.543mil,2628.662mil) on Bottom Layer And Track (1462.378mil,2662.126mil)(1639.543mil,2662.126mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.268mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad P26-1(1555mil,3055.386mil) on Top Layer And Track (1529.412mil,3080.976mil)(1529.412mil,3124.283mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad P26-10(1555mil,2523.89mil) on Top Layer And Track (1529.412mil,2454.992mil)(1529.412mil,2498.299mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad P26-MP1(1411.302mil,3132.157mil) on Top Layer And Track (1327.64mil,3149.874mil)(1363.073mil,3149.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad P26-MP1(1411.302mil,3132.157mil) on Top Layer And Track (1459.53mil,3149.874mil)(1573.703mil,3149.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad P26-MP2(1411.302mil,2447.118mil) on Top Layer And Text "P19" (1330mil,2402mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad P26-MP2(1411.302mil,2447.118mil) on Top Layer And Track (1327.64mil,2429.402mil)(1363.073mil,2429.402mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad P26-MP2(1411.302mil,2447.118mil) on Top Layer And Track (1459.53mil,2429.402mil)(1573.703mil,2429.402mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad P27-1(1612.984mil,1680.11mil) on Top Layer And Track (1573.614mil,1721.449mil)(1573.614mil,1758.85mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad P27-2(1612.984mil,1601.37mil) on Top Layer And Text "SDA" (1570mil,1580.481mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.583mil < 10mil) Between Pad P27-4(1612.984mil,1443.89mil) on Top Layer And Text "SCL" (1570mil,1480.481mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.583mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad P27-4(1612.984mil,1443.89mil) on Top Layer And Track (1573.614mil,1365.15mil)(1573.614mil,1402.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad P27-MP1(1390.543mil,1770.661mil) on Top Layer And Track (1333.457mil,1392.709mil)(1333.457mil,1731.291mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.268mil < 10mil) Between Pad P27-MP1(1390.543mil,1770.661mil) on Top Layer And Track (1463.378mil,1804.126mil)(1640.543mil,1804.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.268mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad P27-MP2(1390.543mil,1353.338mil) on Top Layer And Track (1333.457mil,1392.709mil)(1333.457mil,1731.291mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.268mil < 10mil) Between Pad P27-MP2(1390.543mil,1353.338mil) on Top Layer And Track (1463.378mil,1319.874mil)(1640.543mil,1319.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.268mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad P3-SHIELD(1388.362mil,2742.543mil) on Bottom Layer And Text "P20" (1490mil,2701mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad P9-1(5098.866mil,2765.835mil) on Top Layer And Track (5138.236mil,2687.095mil)(5138.236mil,2724.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad P9-3(5098.866mil,2923.315mil) on Top Layer And Track (5138.236mil,2964.653mil)(5138.236mil,3002.055mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.268mil < 10mil) Between Pad P9-MP1(5321.307mil,2675.283mil) on Top Layer And Track (5071.307mil,2641.819mil)(5248.472mil,2641.819mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.268mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad P9-MP1(5321.307mil,2675.283mil) on Top Layer And Track (5378.394mil,2714.653mil)(5378.394mil,2974.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.268mil < 10mil) Between Pad P9-MP2(5321.307mil,3013.866mil) on Top Layer And Track (5071.307mil,3047.331mil)(5248.472mil,3047.331mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.268mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad P9-MP2(5321.307mil,3013.866mil) on Top Layer And Track (5378.394mil,2714.653mil)(5378.394mil,2974.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.343mil < 10mil) Between Pad Q1-1(1911.386mil,2841.598mil) on Bottom Layer And Track (1948.787mil,2821.913mil)(1980.284mil,2821.913mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.343mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.343mil < 10mil) Between Pad Q1-2(1998mil,2879mil) on Bottom Layer And Track (1980.284mil,2821.913mil)(1980.284mil,2849.472mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.343mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.343mil < 10mil) Between Pad Q1-2(1998mil,2879mil) on Bottom Layer And Track (1980.284mil,2908.528mil)(1980.284mil,2936.087mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.343mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.343mil < 10mil) Between Pad Q1-3(1911.386mil,2916.402mil) on Bottom Layer And Track (1948.787mil,2936.087mil)(1980.284mil,2936.087mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.343mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.343mil < 10mil) Between Pad Q2-1(1897mil,3547.197mil) on Bottom Layer And Track (1934.402mil,3527.512mil)(1965.898mil,3527.512mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.343mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.343mil < 10mil) Between Pad Q2-2(1983.614mil,3584.598mil) on Bottom Layer And Track (1965.898mil,3527.512mil)(1965.898mil,3555.071mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.343mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.343mil < 10mil) Between Pad Q2-2(1983.614mil,3584.598mil) on Bottom Layer And Track (1965.898mil,3614.126mil)(1965.898mil,3641.685mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.343mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.343mil < 10mil) Between Pad Q2-3(1897mil,3622mil) on Bottom Layer And Track (1934.402mil,3641.685mil)(1965.898mil,3641.685mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.343mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.343mil < 10mil) Between Pad Q3-1(1912.386mil,3195.598mil) on Bottom Layer And Track (1949.787mil,3175.913mil)(1981.284mil,3175.913mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.343mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.343mil < 10mil) Between Pad Q3-2(1999mil,3233mil) on Bottom Layer And Track (1981.284mil,3175.913mil)(1981.284mil,3203.472mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.343mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.343mil < 10mil) Between Pad Q3-2(1999mil,3233mil) on Bottom Layer And Track (1981.284mil,3262.528mil)(1981.284mil,3290.087mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.343mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.343mil < 10mil) Between Pad Q3-3(1912.386mil,3270.402mil) on Bottom Layer And Track (1949.787mil,3290.087mil)(1981.284mil,3290.087mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.343mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.343mil < 10mil) Between Pad Q4-1(4038.598mil,2922.614mil) on Bottom Layer And Track (4018.913mil,2853.716mil)(4018.913mil,2885.213mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.343mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.343mil < 10mil) Between Pad Q4-2(4076mil,2836mil) on Bottom Layer And Track (4018.913mil,2853.716mil)(4046.472mil,2853.716mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.343mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.343mil < 10mil) Between Pad Q4-2(4076mil,2836mil) on Bottom Layer And Track (4105.527mil,2853.716mil)(4133.086mil,2853.716mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.343mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.343mil < 10mil) Between Pad Q4-3(4113.401mil,2922.614mil) on Bottom Layer And Track (4133.086mil,2853.716mil)(4133.086mil,2885.213mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.343mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R10-1(4175.287mil,3994.181mil) on Top Layer And Track (4154.618mil,3967.181mil)(4154.618mil,4021.74mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad R10-1(4175.287mil,3994.181mil) on Top Layer And Track (4154.618mil,3967.181mil)(4252.83mil,3967.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R10-1(4175.287mil,3994.181mil) on Top Layer And Track (4154.618mil,4021.74mil)(4252.83mil,4021.74mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad R10-2(4232.374mil,3994.181mil) on Top Layer And Track (4154.618mil,3967.181mil)(4252.83mil,3967.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R10-2(4232.374mil,3994.181mil) on Top Layer And Track (4154.618mil,4021.74mil)(4252.83mil,4021.74mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 10mil) Between Pad R10-2(4232.374mil,3994.181mil) on Top Layer And Track (4252.83mil,3967.181mil)(4252.83mil,4021.74mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R1-1(4016.787mil,3994.181mil) on Top Layer And Track (3996.118mil,3967.181mil)(3996.118mil,4021.74mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad R1-1(4016.787mil,3994.181mil) on Top Layer And Track (3996.118mil,3967.181mil)(4094.33mil,3967.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R1-1(4016.787mil,3994.181mil) on Top Layer And Track (3996.118mil,4021.74mil)(4094.33mil,4021.74mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad R11-1(4864.543mil,3039mil) on Bottom Layer And Track (4787mil,3012mil)(4885.213mil,3012mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R11-1(4864.543mil,3039mil) on Bottom Layer And Track (4787mil,3066.559mil)(4885.213mil,3066.559mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R11-1(4864.543mil,3039mil) on Bottom Layer And Track (4885.213mil,3012mil)(4885.213mil,3066.559mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 10mil) Between Pad R11-2(4807.457mil,3039mil) on Bottom Layer And Track (4787mil,3012mil)(4787mil,3066.559mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad R11-2(4807.457mil,3039mil) on Bottom Layer And Track (4787mil,3012mil)(4885.213mil,3012mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R11-2(4807.457mil,3039mil) on Bottom Layer And Track (4787mil,3066.559mil)(4885.213mil,3066.559mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad R1-2(4073.874mil,3994.181mil) on Top Layer And Track (3996.118mil,3967.181mil)(4094.33mil,3967.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R1-2(4073.874mil,3994.181mil) on Top Layer And Track (3996.118mil,4021.74mil)(4094.33mil,4021.74mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 10mil) Between Pad R1-2(4073.874mil,3994.181mil) on Top Layer And Track (4094.33mil,3967.181mil)(4094.33mil,4021.74mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R12-1(4837mil,2805.543mil) on Bottom Layer And Track (4809.441mil,2728mil)(4809.441mil,2826.213mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R12-1(4837mil,2805.543mil) on Bottom Layer And Track (4809.441mil,2826.213mil)(4864mil,2826.213mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad R12-1(4837mil,2805.543mil) on Bottom Layer And Track (4864mil,2728mil)(4864mil,2826.213mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R12-2(4837mil,2748.457mil) on Bottom Layer And Track (4809.441mil,2728mil)(4809.441mil,2826.213mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 10mil) Between Pad R12-2(4837mil,2748.457mil) on Bottom Layer And Track (4809.441mil,2728mil)(4864mil,2728mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad R12-2(4837mil,2748.457mil) on Bottom Layer And Track (4864mil,2728mil)(4864mil,2826.213mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R15-1(5266mil,1314.173mil) on Top Layer And Track (5238.441mil,1293.504mil)(5238.441mil,1391.716mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R15-1(5266mil,1314.173mil) on Top Layer And Track (5238.441mil,1293.504mil)(5293mil,1293.504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad R15-1(5266mil,1314.173mil) on Top Layer And Track (5293mil,1293.504mil)(5293mil,1391.716mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R15-2(5266mil,1371.26mil) on Top Layer And Track (5238.441mil,1293.504mil)(5238.441mil,1391.716mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 10mil) Between Pad R15-2(5266mil,1371.26mil) on Top Layer And Track (5238.441mil,1391.716mil)(5293mil,1391.716mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad R15-2(5266mil,1371.26mil) on Top Layer And Track (5293mil,1293.504mil)(5293mil,1391.716mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad R16-1(4960mil,1170mil) on Top Layer And Track (4933mil,1092.457mil)(4933mil,1190.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R16-1(4960mil,1170mil) on Top Layer And Track (4933mil,1190.669mil)(4987.559mil,1190.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R16-1(4960mil,1170mil) on Top Layer And Track (4987.559mil,1092.457mil)(4987.559mil,1190.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad R16-2(4960mil,1112.913mil) on Top Layer And Track (4933mil,1092.457mil)(4933mil,1190.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 10mil) Between Pad R16-2(4960mil,1112.913mil) on Top Layer And Track (4933mil,1092.457mil)(4987.559mil,1092.457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R16-2(4960mil,1112.913mil) on Top Layer And Track (4987.559mil,1092.457mil)(4987.559mil,1190.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R17-1(5171.721mil,1070mil) on Top Layer And Track (5144.721mil,1090.669mil)(5199.28mil,1090.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad R17-1(5171.721mil,1070mil) on Top Layer And Track (5144.721mil,992.457mil)(5144.721mil,1090.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R17-1(5171.721mil,1070mil) on Top Layer And Track (5199.28mil,992.457mil)(5199.28mil,1090.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad R17-2(5171.721mil,1012.913mil) on Top Layer And Track (5144.721mil,992.457mil)(5144.721mil,1090.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 10mil) Between Pad R17-2(5171.721mil,1012.913mil) on Top Layer And Track (5144.721mil,992.457mil)(5199.28mil,992.457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R17-2(5171.721mil,1012.913mil) on Top Layer And Track (5199.28mil,992.457mil)(5199.28mil,1090.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R18-1(5065mil,841mil) on Top Layer And Track (4987.457mil,813.441mil)(5085.669mil,813.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad R18-1(5065mil,841mil) on Top Layer And Track (4987.457mil,868mil)(5085.669mil,868mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R18-1(5065mil,841mil) on Top Layer And Track (5085.669mil,813.441mil)(5085.669mil,868mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 10mil) Between Pad R18-2(5007.913mil,841mil) on Top Layer And Track (4987.457mil,813.441mil)(4987.457mil,868mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R18-2(5007.913mil,841mil) on Top Layer And Track (4987.457mil,813.441mil)(5085.669mil,813.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad R18-2(5007.913mil,841mil) on Top Layer And Track (4987.457mil,868mil)(5085.669mil,868mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R2-1(4333.787mil,3994.181mil) on Top Layer And Track (4313.118mil,3967.181mil)(4313.118mil,4021.74mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad R2-1(4333.787mil,3994.181mil) on Top Layer And Track (4313.118mil,3967.181mil)(4411.33mil,3967.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R2-1(4333.787mil,3994.181mil) on Top Layer And Track (4313.118mil,4021.74mil)(4411.33mil,4021.74mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad R2-2(4390.874mil,3994.181mil) on Top Layer And Track (4313.118mil,3967.181mil)(4411.33mil,3967.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R2-2(4390.874mil,3994.181mil) on Top Layer And Track (4313.118mil,4021.74mil)(4411.33mil,4021.74mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 10mil) Between Pad R2-2(4390.874mil,3994.181mil) on Top Layer And Track (4411.33mil,3967.181mil)(4411.33mil,4021.74mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R3-1(1770.457mil,2839mil) on Bottom Layer And Track (1749.787mil,2811.441mil)(1749.787mil,2866mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R3-1(1770.457mil,2839mil) on Bottom Layer And Track (1749.787mil,2811.441mil)(1848mil,2811.441mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad R3-1(1770.457mil,2839mil) on Bottom Layer And Track (1749.787mil,2866mil)(1848mil,2866mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R3-2(1827.543mil,2839mil) on Bottom Layer And Track (1749.787mil,2811.441mil)(1848mil,2811.441mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad R3-2(1827.543mil,2839mil) on Bottom Layer And Track (1749.787mil,2866mil)(1848mil,2866mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 10mil) Between Pad R3-2(1827.543mil,2839mil) on Bottom Layer And Track (1848mil,2811.441mil)(1848mil,2866mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R4-1(1758.913mil,3547mil) on Bottom Layer And Track (1738.244mil,3519.441mil)(1738.244mil,3574mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R4-1(1758.913mil,3547mil) on Bottom Layer And Track (1738.244mil,3519.441mil)(1836.457mil,3519.441mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad R4-1(1758.913mil,3547mil) on Bottom Layer And Track (1738.244mil,3574mil)(1836.457mil,3574mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R4-2(1816mil,3547mil) on Bottom Layer And Track (1738.244mil,3519.441mil)(1836.457mil,3519.441mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad R4-2(1816mil,3547mil) on Bottom Layer And Track (1738.244mil,3574mil)(1836.457mil,3574mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 10mil) Between Pad R4-2(1816mil,3547mil) on Bottom Layer And Track (1836.457mil,3519.441mil)(1836.457mil,3574mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R5-1(1773.787mil,3195.598mil) on Bottom Layer And Track (1753.118mil,3168.039mil)(1753.118mil,3222.598mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R5-1(1773.787mil,3195.598mil) on Bottom Layer And Track (1753.118mil,3168.039mil)(1851.331mil,3168.039mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad R5-1(1773.787mil,3195.598mil) on Bottom Layer And Track (1753.118mil,3222.598mil)(1851.331mil,3222.598mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R5-2(1830.874mil,3195.598mil) on Bottom Layer And Track (1753.118mil,3168.039mil)(1851.331mil,3168.039mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad R5-2(1830.874mil,3195.598mil) on Bottom Layer And Track (1753.118mil,3222.598mil)(1851.331mil,3222.598mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 10mil) Between Pad R5-2(1830.874mil,3195.598mil) on Bottom Layer And Track (1851.331mil,3168.039mil)(1851.331mil,3222.598mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R6-1(1771.913mil,2917mil) on Bottom Layer And Track (1751.244mil,2889.441mil)(1751.244mil,2944mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R6-1(1771.913mil,2917mil) on Bottom Layer And Track (1751.244mil,2889.441mil)(1849.457mil,2889.441mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad R6-1(1771.913mil,2917mil) on Bottom Layer And Track (1751.244mil,2944mil)(1849.457mil,2944mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R6-2(1829mil,2917mil) on Bottom Layer And Track (1751.244mil,2889.441mil)(1849.457mil,2889.441mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad R6-2(1829mil,2917mil) on Bottom Layer And Track (1751.244mil,2944mil)(1849.457mil,2944mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 10mil) Between Pad R6-2(1829mil,2917mil) on Bottom Layer And Track (1849.457mil,2889.441mil)(1849.457mil,2944mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.854mil < 10mil) Between Pad R7-1(1758.913mil,3622mil) on Bottom Layer And Text "G" (1705.325mil,3604.722mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.853mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R7-1(1758.913mil,3622mil) on Bottom Layer And Track (1738.244mil,3594.441mil)(1738.244mil,3649mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R7-1(1758.913mil,3622mil) on Bottom Layer And Track (1738.244mil,3594.441mil)(1836.457mil,3594.441mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad R7-1(1758.913mil,3622mil) on Bottom Layer And Track (1738.244mil,3649mil)(1836.457mil,3649mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R7-2(1816mil,3622mil) on Bottom Layer And Track (1738.244mil,3594.441mil)(1836.457mil,3594.441mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad R7-2(1816mil,3622mil) on Bottom Layer And Track (1738.244mil,3649mil)(1836.457mil,3649mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 10mil) Between Pad R7-2(1816mil,3622mil) on Bottom Layer And Track (1836.457mil,3594.441mil)(1836.457mil,3649mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R8-1(1773.787mil,3270.402mil) on Bottom Layer And Track (1753.118mil,3242.843mil)(1753.118mil,3297.402mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R8-1(1773.787mil,3270.402mil) on Bottom Layer And Track (1753.118mil,3242.843mil)(1851.331mil,3242.843mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad R8-1(1773.787mil,3270.402mil) on Bottom Layer And Track (1753.118mil,3297.402mil)(1851.331mil,3297.402mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R8-2(1830.874mil,3270.402mil) on Bottom Layer And Track (1753.118mil,3242.843mil)(1851.331mil,3242.843mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad R8-2(1830.874mil,3270.402mil) on Bottom Layer And Track (1753.118mil,3297.402mil)(1851.331mil,3297.402mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 10mil) Between Pad R8-2(1830.874mil,3270.402mil) on Bottom Layer And Track (1851.331mil,3242.843mil)(1851.331mil,3297.402mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad R9-1(4096.543mil,2996mil) on Bottom Layer And Track (4019mil,2969mil)(4117.213mil,2969mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R9-1(4096.543mil,2996mil) on Bottom Layer And Track (4019mil,3023.559mil)(4117.213mil,3023.559mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R9-1(4096.543mil,2996mil) on Bottom Layer And Track (4117.213mil,2969mil)(4117.213mil,3023.559mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 10mil) Between Pad R9-2(4039.457mil,2996mil) on Bottom Layer And Track (4019mil,2969mil)(4019mil,3023.559mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad R9-2(4039.457mil,2996mil) on Bottom Layer And Track (4019mil,2969mil)(4117.213mil,2969mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R9-2(4039.457mil,2996mil) on Bottom Layer And Track (4019mil,3023.559mil)(4117.213mil,3023.559mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.843mil]
Rule Violations :404

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (8.407mil < 10mil) Between Arc (1850.055mil,1335.473mil) on Top Overlay And Text "P24" (1741mil,1203mil) on Top Overlay Silk Text to Silk Clearance [8.407mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Arc (2518mil,4632mil) on Top Overlay And Text "TP3" (2472.548mil,4673.047mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (6.651mil < 10mil) Between Text "--" (4425.493mil,1032.407mil) on Top Overlay And Text "CLK" (4400.269mil,1057.493mil) on Top Overlay Silk Text to Silk Clearance [6.651mil]
   Violation between Silk To Silk Clearance Constraint: (6.614mil < 10mil) Between Text "--" (4458.155mil,905.993mil) on Top Overlay And Text "CMD" (4432.782mil,934.206mil) on Top Overlay Silk Text to Silk Clearance [6.614mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "+" (1701.016mil,3519.941mil) on Bottom Overlay And Track (1738.244mil,3519.441mil)(1738.244mil,3574mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "+" (1706mil,2124.6mil) on Bottom Overlay And Track (1709mil,2068.038mil)(1709mil,2173.962mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (3.294mil < 10mil) Between Text "+" (1706mil,2124.6mil) on Bottom Overlay And Track (1709mil,2173.962mil)(1755mil,2173.962mil) on Bottom Overlay Silk Text to Silk Clearance [3.294mil]
   Violation between Silk To Silk Clearance Constraint: (3.791mil < 10mil) Between Text "+" (4132.378mil,3918.181mil) on Top Overlay And Track (4097.378mil,3905.181mil)(4097.378mil,3951.181mil) on Top Overlay Silk Text to Silk Clearance [3.791mil]
   Violation between Silk To Silk Clearance Constraint: (8mil < 10mil) Between Text "+" (4132.378mil,3918.181mil) on Top Overlay And Track (4145.878mil,3916.181mil)(4145.878mil,3951.181mil) on Top Overlay Silk Text to Silk Clearance [8mil]
   Violation between Silk To Silk Clearance Constraint: (3.791mil < 10mil) Between Text "+" (4290.878mil,3918.181mil) on Top Overlay And Track (4255.878mil,3905.181mil)(4255.878mil,3951.181mil) on Top Overlay Silk Text to Silk Clearance [3.791mil]
   Violation between Silk To Silk Clearance Constraint: (8mil < 10mil) Between Text "+" (4290.878mil,3918.181mil) on Top Overlay And Track (4304.378mil,3916.181mil)(4304.378mil,3951.181mil) on Top Overlay Silk Text to Silk Clearance [8mil]
   Violation between Silk To Silk Clearance Constraint: (3.791mil < 10mil) Between Text "+" (4449.378mil,3918.181mil) on Top Overlay And Track (4414.378mil,3905.181mil)(4414.378mil,3951.181mil) on Top Overlay Silk Text to Silk Clearance [3.791mil]
   Violation between Silk To Silk Clearance Constraint: (6.208mil < 10mil) Between Text "+" (4969mil,3674.6mil) on Top Overlay And Track (4960.291mil,1335.473mil)(4960.291mil,3973.268mil) on Top Overlay Silk Text to Silk Clearance [6.209mil]
   Violation between Silk To Silk Clearance Constraint: (8.209mil < 10mil) Between Text "+" (4971mil,3227.6mil) on Top Overlay And Track (4960.291mil,1335.473mil)(4960.291mil,3973.268mil) on Top Overlay Silk Text to Silk Clearance [8.209mil]
   Violation between Silk To Silk Clearance Constraint: (7.113mil < 10mil) Between Text "+" (5329mil,1255.669mil) on Top Overlay And Text "D9" (5361.953mil,1183.92mil) on Top Overlay Silk Text to Silk Clearance [7.113mil]
   Violation between Silk To Silk Clearance Constraint: (3.791mil < 10mil) Between Text "+" (5329mil,1255.669mil) on Top Overlay And Track (5316mil,1290.669mil)(5362mil,1290.669mil) on Top Overlay Silk Text to Silk Clearance [3.791mil]
   Violation between Silk To Silk Clearance Constraint: (6.429mil < 10mil) Between Text "3.3" (4432.819mil,1168.963mil) on Top Overlay And Text "AT" (4465mil,1169mil) on Top Overlay Silk Text to Silk Clearance [6.429mil]
   Violation between Silk To Silk Clearance Constraint: (6.429mil < 10mil) Between Text "3.3" (4432.819mil,1168.963mil) on Top Overlay And Text "G" (4400.306mil,1157.493mil) on Top Overlay Silk Text to Silk Clearance [6.429mil]
   Violation between Silk To Silk Clearance Constraint: (8.076mil < 10mil) Between Text "C10" (5023.203mil,3783.62mil) on Bottom Overlay And Track (5035mil,3676mil)(5035mil,3775mil) on Bottom Overlay Silk Text to Silk Clearance [8.076mil]
   Violation between Silk To Silk Clearance Constraint: (9.55mil < 10mil) Between Text "C10" (5023.203mil,3783.62mil) on Bottom Overlay And Track (5035mil,3775mil)(5035mil,3781.925mil) on Bottom Overlay Silk Text to Silk Clearance [9.55mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C17" (5042mil,2614mil) on Bottom Overlay And Text "C18" (5042mil,2549mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C17" (5042mil,2614mil) on Bottom Overlay And Text "P16" (5178mil,2651mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C18" (5042mil,2549mil) on Bottom Overlay And Track (4885.075mil,2534mil)(4885.075mil,2580mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C18" (5042mil,2549mil) on Bottom Overlay And Track (4885.075mil,2580mil)(4991mil,2580mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (7mil < 10mil) Between Text "C18" (5042mil,2549mil) on Bottom Overlay And Track (4892mil,2534mil)(4991mil,2534mil) on Bottom Overlay Silk Text to Silk Clearance [7mil]
   Violation between Silk To Silk Clearance Constraint: (0.981mil < 10mil) Between Text "C18" (5042mil,2549mil) on Bottom Overlay And Track (4991mil,2534mil)(4991mil,2580mil) on Bottom Overlay Silk Text to Silk Clearance [0.981mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C21" (1923mil,1951.376mil) on Bottom Overlay And Text "C22" (1875mil,1951.376mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C23" (1943mil,2207mil) on Bottom Overlay And Text "C24" (1875mil,2207mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C24" (1875mil,2207mil) on Bottom Overlay And Text "G" (1705mil,2210.722mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C25" (1943mil,2506.038mil) on Bottom Overlay And Text "C26" (1875mil,2506.038mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (9.241mil < 10mil) Between Text "C27" (4533.769mil,1341.231mil) on Bottom Overlay And Track (4639.528mil,1303mil)(4639.528mil,1349mil) on Bottom Overlay Silk Text to Silk Clearance [9.241mil]
   Violation between Silk To Silk Clearance Constraint: (9.245mil < 10mil) Between Text "C27" (4533.769mil,1341.231mil) on Bottom Overlay And Track (4639.528mil,1303mil)(4745.452mil,1303mil) on Bottom Overlay Silk Text to Silk Clearance [9.245mil]
   Violation between Silk To Silk Clearance Constraint: (9.769mil < 10mil) Between Text "C28" (4533.241mil,1279.203mil) on Bottom Overlay And Track (4639.528mil,1235mil)(4639.528mil,1281mil) on Bottom Overlay Silk Text to Silk Clearance [9.769mil]
   Violation between Silk To Silk Clearance Constraint: (7.354mil < 10mil) Between Text "CMD" (4432.782mil,934.206mil) on Top Overlay And Text "DATA" (4399.825mil,943.493mil) on Top Overlay Silk Text to Silk Clearance [7.354mil]
   Violation between Silk To Silk Clearance Constraint: (9.867mil < 10mil) Between Text "D1" (4023.056mil,3853.686mil) on Top Overlay And Track (3987.378mil,3905.181mil)(4097.378mil,3905.181mil) on Top Overlay Silk Text to Silk Clearance [9.867mil]
   Violation between Silk To Silk Clearance Constraint: (9.867mil < 10mil) Between Text "D2" (4329.031mil,3853.686mil) on Top Overlay And Track (4304.378mil,3905.181mil)(4414.378mil,3905.181mil) on Top Overlay Silk Text to Silk Clearance [9.867mil]
   Violation between Silk To Silk Clearance Constraint: (9.75mil < 10mil) Between Text "D3" (2610.837mil,4411.047mil) on Top Overlay And Track (2686.85mil,4402.756mil)(2686.85mil,4445.079mil) on Top Overlay Silk Text to Silk Clearance [9.75mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "G" (1705.325mil,3604.722mil) on Bottom Overlay And Track (1738.244mil,3594.441mil)(1738.244mil,3649mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (9.059mil < 10mil) Between Text "G" (1705.325mil,3604.722mil) on Bottom Overlay And Track (1738.244mil,3594.441mil)(1836.457mil,3594.441mil) on Bottom Overlay Silk Text to Silk Clearance [9.059mil]
   Violation between Silk To Silk Clearance Constraint: (5.349mil < 10mil) Between Text "G" (1705.325mil,3604.722mil) on Bottom Overlay And Track (1738.244mil,3649mil)(1836.457mil,3649mil) on Bottom Overlay Silk Text to Silk Clearance [5.349mil]
   Violation between Silk To Silk Clearance Constraint: (5.879mil < 10mil) Between Text "G" (1705mil,2855.722mil) on Bottom Overlay And Track (1749.787mil,2811.441mil)(1749.787mil,2866mil) on Bottom Overlay Silk Text to Silk Clearance [5.879mil]
   Violation between Silk To Silk Clearance Constraint: (5.879mil < 10mil) Between Text "G" (1705mil,2855.722mil) on Bottom Overlay And Track (1749.787mil,2866mil)(1848mil,2866mil) on Bottom Overlay Silk Text to Silk Clearance [5.879mil]
   Violation between Silk To Silk Clearance Constraint: (9.063mil < 10mil) Between Text "G" (1705mil,2855.722mil) on Bottom Overlay And Track (1751.244mil,2889.441mil)(1751.244mil,2944mil) on Bottom Overlay Silk Text to Silk Clearance [9.062mil]
   Violation between Silk To Silk Clearance Constraint: (9.063mil < 10mil) Between Text "G" (1705mil,2855.722mil) on Bottom Overlay And Track (1751.244mil,2889.441mil)(1849.457mil,2889.441mil) on Bottom Overlay Silk Text to Silk Clearance [9.062mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "G" (1863mil,1195.481mil) on Top Overlay And Text "P24" (1741mil,1203mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (8.818mil < 10mil) Between Text "G" (4997.694mil,3762.261mil) on Top Overlay And Track (4960.291mil,1335.473mil)(4960.291mil,3973.268mil) on Top Overlay Silk Text to Silk Clearance [8.818mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "P13" (2797.769mil,1137mil) on Top Overlay And Track (2826.035mil,1121.685mil)(2865.405mil,1121.685mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "P13" (2797.769mil,1137mil) on Top Overlay And Track (2826.035mil,974.047mil)(2826.035mil,1121.685mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "P14" (3159.686mil,1126.177mil) on Top Overlay And Track (3175.953mil,1126mil)(3221.228mil,1126mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "P14" (3159.686mil,1126.177mil) on Top Overlay And Track (3175.953mil,948.835mil)(3175.953mil,1126mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (0.403mil < 10mil) Between Text "P15" (2430.047mil,1120.723mil) on Top Overlay And Track (2464.693mil,1125.063mil)(2504.063mil,1125.063mil) on Top Overlay Silk Text to Silk Clearance [0.403mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "P15" (2430.047mil,1120.723mil) on Top Overlay And Track (2464.693mil,977.425mil)(2464.693mil,1125.063mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "P18" (1480mil,2146mil) on Bottom Overlay And Track (1462.378mil,2177.874mil)(1639.543mil,2177.874mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "P19" (1330mil,2402mil) on Top Overlay And Track (1327.64mil,2429.401mil)(1327.64mil,3149.874mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "P19" (1330mil,2402mil) on Top Overlay And Track (1327.64mil,2429.402mil)(1363.073mil,2429.402mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "P19" (1330mil,2402mil) on Top Overlay And Track (1459.53mil,2429.402mil)(1573.703mil,2429.402mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "P20" (1490mil,2701mil) on Bottom Overlay And Track (1486.787mil,2720.89mil)(1634.425mil,2720.89mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (5.937mil < 10mil) Between Text "P24" (1741mil,1203mil) on Top Overlay And Track (1850.055mil,1276.417mil)(4901.236mil,1276.417mil) on Top Overlay Silk Text to Silk Clearance [5.937mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "P27" (1331mil,1843mil) on Top Overlay And Track (1462.378mil,1878.874mil)(1639.543mil,1878.874mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (5.862mil < 10mil) Between Text "P7" (4590.203mil,4512.335mil) on Top Overlay And Track (4600.002mil,4459.779mil)(4600.002mil,4932.22mil) on Top Overlay Silk Text to Silk Clearance [5.862mil]
   Violation between Silk To Silk Clearance Constraint: (8.502mil < 10mil) Between Text "R10" (4157.074mil,4044.047mil) on Top Overlay And Track (1850.055mil,4032.323mil)(4901.236mil,4032.323mil) on Top Overlay Silk Text to Silk Clearance [8.502mil]
   Violation between Silk To Silk Clearance Constraint: (5.05mil < 10mil) Between Text "R15" (5285.953mil,1192.547mil) on Top Overlay And Track (5238.441mil,1293.504mil)(5293mil,1293.504mil) on Top Overlay Silk Text to Silk Clearance [5.05mil]
Rule Violations :62

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Parallel Segment Constraint (Gap=100mil ) (Limit=10000mil) (InNetClass('ParallelCommunication')),(InNetClass('ParallelCommunication'))
Rule Violations :0

Processing Rule : Length Constraint (Min=0mil) (Max=1000mil) (InNetClass('ParallelCommunication'))
   Violation between Length Constraint: (3678.415mil > 1000mil) Net NetP26_1 Actual Length = 3678.415mil
   Violation between Length Constraint: (3678.415mil > 1000mil) Net NetP26_10 Actual Length = 3678.415mil
   Violation between Length Constraint: (3678.415mil > 1000mil) Net NetP26_2 Actual Length = 3678.415mil
   Violation between Length Constraint: (3678.415mil > 1000mil) Net NetP26_3 Actual Length = 3678.415mil
   Violation between Length Constraint: (3678.415mil > 1000mil) Net NetP26_4 Actual Length = 3678.415mil
   Violation between Length Constraint: (3678.415mil > 1000mil) Net NetP26_5 Actual Length = 3678.415mil
   Violation between Length Constraint: (3678.415mil > 1000mil) Net NetP26_6 Actual Length = 3678.415mil
   Violation between Length Constraint: (3678.415mil > 1000mil) Net NetP26_7 Actual Length = 3678.415mil
   Violation between Length Constraint: (3678.415mil > 1000mil) Net NetP26_8 Actual Length = 3678.415mil
   Violation between Length Constraint: (3678.415mil > 1000mil) Net NetP26_9 Actual Length = 3678.415mil
Rule Violations :10

Processing Rule : Matched Lengths(Tolerance=10mil) (InNetClass('ParallelCommunication'))
Rule Violations :0

Processing Rule : Matched Lengths(Tolerance=10mil) (InNetClass('SPI_DIAGNOSIS'))
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0


Violations Detected : 498
Waived Violations : 0
Time Elapsed        : 00:00:02