circuit state_machine :
  module state_machine :
    input clock : Clock
    input reset : UInt<1>
    input io_f1 : UInt<1>
    input io_f2 : UInt<1>
    input io_r1 : UInt<1>
    input io_r2 : UInt<1>
    output io_out : UInt<3>

    reg state : UInt<3>, clock with :
      reset => (UInt<1>("h0"), state) @[lab7t1.scala 17:24]
    node _T = eq(state, UInt<1>("h0")) @[lab7t1.scala 19:17]
    node _T_1 = eq(io_f1, UInt<1>("h0")) @[lab7t1.scala 20:20]
    node _T_2 = eq(io_f2, UInt<1>("h0")) @[lab7t1.scala 20:36]
    node _T_3 = and(_T_1, _T_2) @[lab7t1.scala 20:27]
    node _T_4 = eq(io_f1, UInt<1>("h1")) @[lab7t1.scala 23:26]
    node _T_5 = eq(io_f2, UInt<1>("h0")) @[lab7t1.scala 23:43]
    node _T_6 = and(_T_4, _T_5) @[lab7t1.scala 23:34]
    node _T_7 = eq(io_f1, UInt<1>("h0")) @[lab7t1.scala 26:26]
    node _T_8 = eq(io_f2, UInt<1>("h1")) @[lab7t1.scala 26:43]
    node _T_9 = and(_T_7, _T_8) @[lab7t1.scala 26:34]
    node _T_10 = eq(io_f1, UInt<1>("h1")) @[lab7t1.scala 29:26]
    node _T_11 = eq(io_f2, UInt<1>("h1")) @[lab7t1.scala 29:43]
    node _T_12 = and(_T_10, _T_11) @[lab7t1.scala 29:34]
    node _GEN_0 = mux(_T_12, UInt<1>("h1"), UInt<1>("h1")) @[lab7t1.scala 29:51 lab7t1.scala 30:23 lab7t1.scala 33:23]
    node _GEN_1 = mux(_T_12, UInt<1>("h0"), UInt<1>("h0")) @[lab7t1.scala 29:51 lab7t1.scala 31:24 lab7t1.scala 18:12]
    node _GEN_2 = mux(_T_9, UInt<3>("h5"), _GEN_0) @[lab7t1.scala 26:51 lab7t1.scala 27:23]
    node _GEN_3 = mux(_T_9, UInt<1>("h0"), _GEN_1) @[lab7t1.scala 26:51 lab7t1.scala 28:24]
    node _GEN_4 = mux(_T_6, UInt<1>("h1"), _GEN_2) @[lab7t1.scala 23:51 lab7t1.scala 24:23]
    node _GEN_5 = mux(_T_6, UInt<1>("h0"), _GEN_3) @[lab7t1.scala 23:51 lab7t1.scala 25:24]
    node _GEN_6 = mux(_T_3, UInt<1>("h0"), _GEN_4) @[lab7t1.scala 20:44 lab7t1.scala 21:19]
    node _GEN_7 = mux(_T_3, UInt<1>("h0"), _GEN_5) @[lab7t1.scala 20:44 lab7t1.scala 22:20]
    node _T_13 = eq(state, UInt<1>("h1")) @[lab7t1.scala 35:24]
    node _T_14 = eq(io_f1, UInt<1>("h0")) @[lab7t1.scala 36:20]
    node _T_15 = eq(io_r1, UInt<1>("h0")) @[lab7t1.scala 36:36]
    node _T_16 = and(_T_14, _T_15) @[lab7t1.scala 36:27]
    node _T_17 = eq(io_f1, UInt<1>("h1")) @[lab7t1.scala 39:26]
    node _T_18 = eq(io_f1, UInt<1>("h0")) @[lab7t1.scala 42:26]
    node _T_19 = eq(io_r1, UInt<1>("h1")) @[lab7t1.scala 42:43]
    node _T_20 = and(_T_18, _T_19) @[lab7t1.scala 42:34]
    node _GEN_8 = mux(_T_20, UInt<1>("h0"), UInt<2>("h2")) @[lab7t1.scala 42:51 lab7t1.scala 43:27 lab7t1.scala 46:27]
    node _GEN_9 = mux(_T_20, UInt<1>("h0"), UInt<1>("h0")) @[lab7t1.scala 42:51 lab7t1.scala 44:28 lab7t1.scala 18:12]
    node _GEN_10 = mux(_T_17, UInt<2>("h2"), _GEN_8) @[lab7t1.scala 39:34 lab7t1.scala 40:27]
    node _GEN_11 = mux(_T_17, UInt<1>("h0"), _GEN_9) @[lab7t1.scala 39:34 lab7t1.scala 41:28]
    node _GEN_12 = mux(_T_16, UInt<1>("h0"), _GEN_10) @[lab7t1.scala 36:43 lab7t1.scala 37:27]
    node _GEN_13 = mux(_T_16, UInt<1>("h0"), _GEN_11) @[lab7t1.scala 36:43 lab7t1.scala 38:28]
    node _T_21 = eq(state, UInt<2>("h2")) @[lab7t1.scala 48:24]
    node _T_22 = eq(io_f1, UInt<1>("h0")) @[lab7t1.scala 49:20]
    node _T_23 = eq(io_r1, UInt<1>("h0")) @[lab7t1.scala 49:36]
    node _T_24 = and(_T_22, _T_23) @[lab7t1.scala 49:27]
    node _T_25 = eq(io_f1, UInt<1>("h1")) @[lab7t1.scala 52:26]
    node _T_26 = eq(io_f1, UInt<1>("h0")) @[lab7t1.scala 55:26]
    node _T_27 = eq(io_r1, UInt<1>("h1")) @[lab7t1.scala 55:43]
    node _T_28 = and(_T_26, _T_27) @[lab7t1.scala 55:34]
    node _GEN_14 = mux(_T_28, UInt<1>("h1"), UInt<2>("h3")) @[lab7t1.scala 55:51 lab7t1.scala 56:27 lab7t1.scala 59:27]
    node _GEN_15 = mux(_T_28, UInt<2>("h3"), UInt<1>("h0")) @[lab7t1.scala 55:51 lab7t1.scala 57:28 lab7t1.scala 18:12]
    node _GEN_16 = mux(_T_25, UInt<2>("h3"), _GEN_14) @[lab7t1.scala 52:34 lab7t1.scala 53:27]
    node _GEN_17 = mux(_T_25, UInt<2>("h3"), _GEN_15) @[lab7t1.scala 52:34 lab7t1.scala 54:28]
    node _GEN_18 = mux(_T_24, UInt<2>("h2"), _GEN_16) @[lab7t1.scala 49:43 lab7t1.scala 50:23]
    node _GEN_19 = mux(_T_24, UInt<2>("h3"), _GEN_17) @[lab7t1.scala 49:43 lab7t1.scala 51:24]
    node _T_29 = eq(state, UInt<2>("h3")) @[lab7t1.scala 61:24]
    node _T_30 = eq(state, UInt<2>("h3")) @[lab7t1.scala 62:21]
    node _GEN_20 = mux(_T_30, UInt<1>("h0"), UInt<3>("h4")) @[lab7t1.scala 62:28 lab7t1.scala 63:23 lab7t1.scala 66:23]
    node _GEN_21 = mux(_T_30, UInt<1>("h0"), UInt<1>("h0")) @[lab7t1.scala 62:28 lab7t1.scala 64:24 lab7t1.scala 18:12]
    node _T_31 = eq(state, UInt<3>("h4")) @[lab7t1.scala 69:24]
    node _T_32 = eq(io_f2, UInt<1>("h1")) @[lab7t1.scala 70:20]
    node _T_33 = eq(io_f2, UInt<1>("h0")) @[lab7t1.scala 73:26]
    node _T_34 = eq(io_r2, UInt<1>("h0")) @[lab7t1.scala 73:43]
    node _T_35 = and(_T_33, _T_34) @[lab7t1.scala 73:34]
    node _T_36 = eq(io_f2, UInt<1>("h0")) @[lab7t1.scala 76:26]
    node _T_37 = eq(io_r2, UInt<1>("h1")) @[lab7t1.scala 76:43]
    node _T_38 = and(_T_36, _T_37) @[lab7t1.scala 76:34]
    node _GEN_22 = mux(_T_38, UInt<3>("h5"), UInt<3>("h5")) @[lab7t1.scala 76:51 lab7t1.scala 77:23 lab7t1.scala 80:23]
    node _GEN_23 = mux(_T_38, UInt<3>("h7"), UInt<1>("h0")) @[lab7t1.scala 76:51 lab7t1.scala 78:24 lab7t1.scala 18:12]
    node _GEN_24 = mux(_T_35, UInt<3>("h4"), _GEN_22) @[lab7t1.scala 73:51 lab7t1.scala 74:23]
    node _GEN_25 = mux(_T_35, UInt<3>("h7"), _GEN_23) @[lab7t1.scala 73:51 lab7t1.scala 75:24]
    node _GEN_26 = mux(_T_32, UInt<2>("h3"), _GEN_24) @[lab7t1.scala 70:27 lab7t1.scala 71:23]
    node _GEN_27 = mux(_T_32, UInt<3>("h7"), _GEN_25) @[lab7t1.scala 70:27 lab7t1.scala 72:24]
    node _T_39 = eq(state, UInt<3>("h5")) @[lab7t1.scala 82:24]
    node _T_40 = eq(io_f2, UInt<1>("h1")) @[lab7t1.scala 83:20]
    node _T_41 = eq(io_f2, UInt<1>("h0")) @[lab7t1.scala 86:26]
    node _T_42 = eq(io_r2, UInt<1>("h0")) @[lab7t1.scala 86:43]
    node _T_43 = and(_T_41, _T_42) @[lab7t1.scala 86:34]
    node _T_44 = eq(io_f2, UInt<1>("h0")) @[lab7t1.scala 89:26]
    node _T_45 = eq(io_r2, UInt<1>("h1")) @[lab7t1.scala 89:43]
    node _T_46 = and(_T_44, _T_45) @[lab7t1.scala 89:34]
    node _GEN_28 = mux(_T_46, UInt<1>("h0"), state) @[lab7t1.scala 89:51 lab7t1.scala 90:23 lab7t1.scala 17:24]
    node _GEN_29 = mux(_T_46, UInt<1>("h0"), UInt<1>("h1")) @[lab7t1.scala 89:51 lab7t1.scala 91:24 lab7t1.scala 93:24]
    node _GEN_30 = mux(_T_43, UInt<3>("h5"), _GEN_28) @[lab7t1.scala 86:51 lab7t1.scala 87:23]
    node _GEN_31 = mux(_T_43, UInt<1>("h0"), _GEN_29) @[lab7t1.scala 86:51 lab7t1.scala 88:24]
    node _GEN_32 = mux(_T_40, UInt<3>("h4"), _GEN_30) @[lab7t1.scala 83:28 lab7t1.scala 84:23]
    node _GEN_33 = mux(_T_40, UInt<1>("h0"), _GEN_31) @[lab7t1.scala 83:28 lab7t1.scala 85:24]
    node _GEN_34 = mux(_T_39, _GEN_32, UInt<1>("h1")) @[lab7t1.scala 82:31 lab7t1.scala 96:15]
    node _GEN_35 = mux(_T_39, _GEN_33, UInt<1>("h0")) @[lab7t1.scala 82:31 lab7t1.scala 18:12]
    node _GEN_36 = mux(_T_31, _GEN_26, _GEN_34) @[lab7t1.scala 69:31]
    node _GEN_37 = mux(_T_31, _GEN_27, _GEN_35) @[lab7t1.scala 69:31]
    node _GEN_38 = mux(_T_29, _GEN_20, _GEN_36) @[lab7t1.scala 61:31]
    node _GEN_39 = mux(_T_29, _GEN_21, _GEN_37) @[lab7t1.scala 61:31]
    node _GEN_40 = mux(_T_21, _GEN_18, _GEN_38) @[lab7t1.scala 48:31]
    node _GEN_41 = mux(_T_21, _GEN_19, _GEN_39) @[lab7t1.scala 48:31]
    node _GEN_42 = mux(_T_13, _GEN_12, _GEN_40) @[lab7t1.scala 35:31]
    node _GEN_43 = mux(_T_13, _GEN_13, _GEN_41) @[lab7t1.scala 35:31]
    node _GEN_44 = mux(_T, _GEN_6, _GEN_42) @[lab7t1.scala 19:24]
    node _GEN_45 = mux(_T, _GEN_7, _GEN_43) @[lab7t1.scala 19:24]
    io_out <= _GEN_45
    state <= mux(reset, UInt<3>("h0"), _GEN_44) @[lab7t1.scala 17:24 lab7t1.scala 17:24]
