;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 24-Oct-15 09:11:06 PM
;----------------------------------------------

;Address Opcode 	ASM
____SysVT:
0x0000	0xFFFC2000  	536936444
0x0004	0x09A50000  	2469
0x0008	0x09890000  	2441
0x000C	0x09890000  	2441
0x0010	0x09890000  	2441
0x0014	0x09890000  	2441
0x0018	0x09890000  	2441
0x001C	0x09890000  	2441
0x0020	0x09890000  	2441
0x0024	0x09890000  	2441
0x0028	0x09890000  	2441
0x002C	0x09890000  	2441
0x0030	0x09890000  	2441
0x0034	0x09890000  	2441
0x0038	0x09890000  	2441
0x003C	0x09890000  	2441
0x0040	0x09890000  	2441
0x0044	0x09890000  	2441
0x0048	0x09890000  	2441
0x004C	0x09890000  	2441
0x0050	0x09890000  	2441
0x0054	0x09890000  	2441
0x0058	0x09890000  	2441
0x005C	0x09890000  	2441
0x0060	0x09890000  	2441
0x0064	0x09890000  	2441
0x0068	0x09890000  	2441
0x006C	0x09890000  	2441
0x0070	0x09890000  	2441
0x0074	0x09890000  	2441
0x0078	0x09890000  	2441
0x007C	0x09890000  	2441
0x0080	0x09890000  	2441
0x0084	0x09890000  	2441
0x0088	0x09890000  	2441
0x008C	0x09890000  	2441
0x0090	0x09890000  	2441
0x0094	0x09890000  	2441
0x0098	0x09890000  	2441
0x009C	0x09890000  	2441
0x00A0	0x09890000  	2441
0x00A4	0x09890000  	2441
0x00A8	0x09890000  	2441
0x00AC	0x09890000  	2441
0x00B0	0x09890000  	2441
0x00B4	0x09890000  	2441
0x00B8	0x09890000  	2441
0x00BC	0x09890000  	2441
0x00C0	0x09890000  	2441
0x00C4	0x09890000  	2441
0x00C8	0x09890000  	2441
0x00CC	0x09890000  	2441
0x00D0	0x09890000  	2441
0x00D4	0x09890000  	2441
0x00D8	0x09890000  	2441
0x00DC	0x09890000  	2441
0x00E0	0x09890000  	2441
0x00E4	0x09890000  	2441
0x00E8	0x09890000  	2441
0x00EC	0x09890000  	2441
0x00F0	0x09890000  	2441
0x00F4	0x09890000  	2441
0x00F8	0x09890000  	2441
0x00FC	0x09890000  	2441
0x0100	0x09890000  	2441
0x0104	0x09890000  	2441
0x0108	0x09890000  	2441
0x010C	0x09890000  	2441
0x0110	0x09890000  	2441
0x0114	0x09890000  	2441
0x0118	0x09890000  	2441
0x011C	0x09890000  	2441
0x0120	0x09890000  	2441
0x0124	0x09890000  	2441
0x0128	0x09890000  	2441
0x012C	0x09890000  	2441
; end of ____SysVT
_main:
;Ex_3.c, 7 :: 		void main()
0x09A4	0xF000F8F4  BL	2960
0x09A8	0xF000FB5A  BL	4192
0x09AC	0xF7FFFFF0  BL	2448
0x09B0	0xF000FB16  BL	4064
;Ex_3.c, 9 :: 		unsigned int i = 0;
;Ex_3.c, 11 :: 		setup();
0x09B4	0xF7FFFFD4  BL	_setup+0
;Ex_3.c, 13 :: 		while(1)
L_main0:
;Ex_3.c, 15 :: 		for(i = 0; i <= pwm_val; i++)
; i start address is: 24 (R6)
0x09B8	0x2600    MOVS	R6, #0
; i end address is: 24 (R6)
L_main2:
; i start address is: 24 (R6)
0x09BA	0x4874    LDR	R0, [PC, #464]
0x09BC	0x8800    LDRH	R0, [R0, #0]
0x09BE	0x4286    CMP	R6, R0
0x09C0	0xD817    BHI	L_main3
;Ex_3.c, 17 :: 		PWM_TIM4_Set_Duty(i, _PWM_INVERTED, _PWM_CHANNEL1);
0x09C2	0x2200    MOVS	R2, #0
0x09C4	0x2101    MOVS	R1, #1
0x09C6	0xB2B0    UXTH	R0, R6
0x09C8	0xF7FFFEBE  BL	_PWM_TIM4_Set_Duty+0
;Ex_3.c, 18 :: 		PWM_TIM4_Set_Duty(i, _PWM_NON_INVERTED, _PWM_CHANNEL2);
0x09CC	0x2201    MOVS	R2, #1
0x09CE	0x2100    MOVS	R1, #0
0x09D0	0xB2B0    UXTH	R0, R6
0x09D2	0xF7FFFEB9  BL	_PWM_TIM4_Set_Duty+0
;Ex_3.c, 19 :: 		delay_us(200);
0x09D6	0xF240673E  MOVW	R7, #1598
0x09DA	0xF2C00700  MOVT	R7, #0
0x09DE	0xBF00    NOP
0x09E0	0xBF00    NOP
L_main5:
0x09E2	0x1E7F    SUBS	R7, R7, #1
0x09E4	0xD1FD    BNE	L_main5
0x09E6	0xBF00    NOP
0x09E8	0xBF00    NOP
0x09EA	0xBF00    NOP
;Ex_3.c, 15 :: 		for(i = 0; i <= pwm_val; i++)
0x09EC	0x1C76    ADDS	R6, R6, #1
0x09EE	0xB2B6    UXTH	R6, R6
;Ex_3.c, 20 :: 		}
; i end address is: 24 (R6)
0x09F0	0xE7E3    B	L_main2
L_main3:
;Ex_3.c, 21 :: 		for(i = 0; i <= pwm_val; i++)
; i start address is: 24 (R6)
0x09F2	0x2600    MOVS	R6, #0
; i end address is: 24 (R6)
L_main7:
; i start address is: 24 (R6)
0x09F4	0x4865    LDR	R0, [PC, #404]
0x09F6	0x8800    LDRH	R0, [R0, #0]
0x09F8	0x4286    CMP	R6, R0
0x09FA	0xD817    BHI	L_main8
;Ex_3.c, 23 :: 		PWM_TIM4_Set_Duty(i, _PWM_INVERTED, _PWM_CHANNEL2);
0x09FC	0x2201    MOVS	R2, #1
0x09FE	0x2101    MOVS	R1, #1
0x0A00	0xB2B0    UXTH	R0, R6
0x0A02	0xF7FFFEA1  BL	_PWM_TIM4_Set_Duty+0
;Ex_3.c, 24 :: 		PWM_TIM4_Set_Duty(i, _PWM_NON_INVERTED, _PWM_CHANNEL3);
0x0A06	0x2202    MOVS	R2, #2
0x0A08	0x2100    MOVS	R1, #0
0x0A0A	0xB2B0    UXTH	R0, R6
0x0A0C	0xF7FFFE9C  BL	_PWM_TIM4_Set_Duty+0
;Ex_3.c, 25 :: 		delay_us(200);
0x0A10	0xF240673E  MOVW	R7, #1598
0x0A14	0xF2C00700  MOVT	R7, #0
0x0A18	0xBF00    NOP
0x0A1A	0xBF00    NOP
L_main10:
0x0A1C	0x1E7F    SUBS	R7, R7, #1
0x0A1E	0xD1FD    BNE	L_main10
0x0A20	0xBF00    NOP
0x0A22	0xBF00    NOP
0x0A24	0xBF00    NOP
;Ex_3.c, 21 :: 		for(i = 0; i <= pwm_val; i++)
0x0A26	0x1C76    ADDS	R6, R6, #1
0x0A28	0xB2B6    UXTH	R6, R6
;Ex_3.c, 26 :: 		}
; i end address is: 24 (R6)
0x0A2A	0xE7E3    B	L_main7
L_main8:
;Ex_3.c, 27 :: 		for(i = 0; i <= pwm_val; i++)
; i start address is: 24 (R6)
0x0A2C	0x2600    MOVS	R6, #0
; i end address is: 24 (R6)
L_main12:
; i start address is: 24 (R6)
0x0A2E	0x4857    LDR	R0, [PC, #348]
0x0A30	0x8800    LDRH	R0, [R0, #0]
0x0A32	0x4286    CMP	R6, R0
0x0A34	0xD817    BHI	L_main13
;Ex_3.c, 29 :: 		PWM_TIM4_Set_Duty(i, _PWM_INVERTED, _PWM_CHANNEL3);
0x0A36	0x2202    MOVS	R2, #2
0x0A38	0x2101    MOVS	R1, #1
0x0A3A	0xB2B0    UXTH	R0, R6
0x0A3C	0xF7FFFE84  BL	_PWM_TIM4_Set_Duty+0
;Ex_3.c, 30 :: 		PWM_TIM4_Set_Duty(i, _PWM_NON_INVERTED, _PWM_CHANNEL4);
0x0A40	0x2203    MOVS	R2, #3
0x0A42	0x2100    MOVS	R1, #0
0x0A44	0xB2B0    UXTH	R0, R6
0x0A46	0xF7FFFE7F  BL	_PWM_TIM4_Set_Duty+0
;Ex_3.c, 31 :: 		delay_us(200);
0x0A4A	0xF240673E  MOVW	R7, #1598
0x0A4E	0xF2C00700  MOVT	R7, #0
0x0A52	0xBF00    NOP
0x0A54	0xBF00    NOP
L_main15:
0x0A56	0x1E7F    SUBS	R7, R7, #1
0x0A58	0xD1FD    BNE	L_main15
0x0A5A	0xBF00    NOP
0x0A5C	0xBF00    NOP
0x0A5E	0xBF00    NOP
;Ex_3.c, 27 :: 		for(i = 0; i <= pwm_val; i++)
0x0A60	0x1C76    ADDS	R6, R6, #1
0x0A62	0xB2B6    UXTH	R6, R6
;Ex_3.c, 32 :: 		}
; i end address is: 24 (R6)
0x0A64	0xE7E3    B	L_main12
L_main13:
;Ex_3.c, 33 :: 		for(i = 0; i <= pwm_val; i++)
; i start address is: 24 (R6)
0x0A66	0x2600    MOVS	R6, #0
; i end address is: 24 (R6)
L_main17:
; i start address is: 24 (R6)
0x0A68	0x4848    LDR	R0, [PC, #288]
0x0A6A	0x8800    LDRH	R0, [R0, #0]
0x0A6C	0x4286    CMP	R6, R0
0x0A6E	0xD817    BHI	L_main18
;Ex_3.c, 35 :: 		PWM_TIM4_Set_Duty(i, _PWM_INVERTED, _PWM_CHANNEL4);
0x0A70	0x2203    MOVS	R2, #3
0x0A72	0x2101    MOVS	R1, #1
0x0A74	0xB2B0    UXTH	R0, R6
0x0A76	0xF7FFFE67  BL	_PWM_TIM4_Set_Duty+0
;Ex_3.c, 36 :: 		PWM_TIM3_Set_Duty(i, _PWM_NON_INVERTED, _PWM_CHANNEL1);
0x0A7A	0x2200    MOVS	R2, #0
0x0A7C	0x2100    MOVS	R1, #0
0x0A7E	0xB2B0    UXTH	R0, R6
0x0A80	0xF7FFFE80  BL	_PWM_TIM3_Set_Duty+0
;Ex_3.c, 37 :: 		delay_us(200);
0x0A84	0xF240673E  MOVW	R7, #1598
0x0A88	0xF2C00700  MOVT	R7, #0
0x0A8C	0xBF00    NOP
0x0A8E	0xBF00    NOP
L_main20:
0x0A90	0x1E7F    SUBS	R7, R7, #1
0x0A92	0xD1FD    BNE	L_main20
0x0A94	0xBF00    NOP
0x0A96	0xBF00    NOP
0x0A98	0xBF00    NOP
;Ex_3.c, 33 :: 		for(i = 0; i <= pwm_val; i++)
0x0A9A	0x1C76    ADDS	R6, R6, #1
0x0A9C	0xB2B6    UXTH	R6, R6
;Ex_3.c, 38 :: 		}
; i end address is: 24 (R6)
0x0A9E	0xE7E3    B	L_main17
L_main18:
;Ex_3.c, 39 :: 		for(i = 0; i <= pwm_val; i++)
; i start address is: 24 (R6)
0x0AA0	0x2600    MOVS	R6, #0
; i end address is: 24 (R6)
L_main22:
; i start address is: 24 (R6)
0x0AA2	0x483A    LDR	R0, [PC, #232]
0x0AA4	0x8800    LDRH	R0, [R0, #0]
0x0AA6	0x4286    CMP	R6, R0
0x0AA8	0xD817    BHI	L_main23
;Ex_3.c, 41 :: 		PWM_TIM3_Set_Duty(i, _PWM_INVERTED, _PWM_CHANNEL1);
0x0AAA	0x2200    MOVS	R2, #0
0x0AAC	0x2101    MOVS	R1, #1
0x0AAE	0xB2B0    UXTH	R0, R6
0x0AB0	0xF7FFFE68  BL	_PWM_TIM3_Set_Duty+0
;Ex_3.c, 42 :: 		PWM_TIM3_Set_Duty(i, _PWM_NON_INVERTED, _PWM_CHANNEL2);
0x0AB4	0x2201    MOVS	R2, #1
0x0AB6	0x2100    MOVS	R1, #0
0x0AB8	0xB2B0    UXTH	R0, R6
0x0ABA	0xF7FFFE63  BL	_PWM_TIM3_Set_Duty+0
;Ex_3.c, 43 :: 		delay_us(200);
0x0ABE	0xF240673E  MOVW	R7, #1598
0x0AC2	0xF2C00700  MOVT	R7, #0
0x0AC6	0xBF00    NOP
0x0AC8	0xBF00    NOP
L_main25:
0x0ACA	0x1E7F    SUBS	R7, R7, #1
0x0ACC	0xD1FD    BNE	L_main25
0x0ACE	0xBF00    NOP
0x0AD0	0xBF00    NOP
0x0AD2	0xBF00    NOP
;Ex_3.c, 39 :: 		for(i = 0; i <= pwm_val; i++)
0x0AD4	0x1C76    ADDS	R6, R6, #1
0x0AD6	0xB2B6    UXTH	R6, R6
;Ex_3.c, 44 :: 		}
; i end address is: 24 (R6)
0x0AD8	0xE7E3    B	L_main22
L_main23:
;Ex_3.c, 45 :: 		for(i = 0; i <= pwm_val; i++)
; i start address is: 24 (R6)
0x0ADA	0x2600    MOVS	R6, #0
; i end address is: 24 (R6)
L_main27:
; i start address is: 24 (R6)
0x0ADC	0x482B    LDR	R0, [PC, #172]
0x0ADE	0x8800    LDRH	R0, [R0, #0]
0x0AE0	0x4286    CMP	R6, R0
0x0AE2	0xD817    BHI	L_main28
;Ex_3.c, 47 :: 		PWM_TIM3_Set_Duty(i, _PWM_INVERTED, _PWM_CHANNEL2);
0x0AE4	0x2201    MOVS	R2, #1
0x0AE6	0x2101    MOVS	R1, #1
0x0AE8	0xB2B0    UXTH	R0, R6
0x0AEA	0xF7FFFE4B  BL	_PWM_TIM3_Set_Duty+0
;Ex_3.c, 48 :: 		PWM_TIM3_Set_Duty(i, _PWM_NON_INVERTED, _PWM_CHANNEL3);
0x0AEE	0x2202    MOVS	R2, #2
0x0AF0	0x2100    MOVS	R1, #0
0x0AF2	0xB2B0    UXTH	R0, R6
0x0AF4	0xF7FFFE46  BL	_PWM_TIM3_Set_Duty+0
;Ex_3.c, 49 :: 		delay_us(200);
0x0AF8	0xF240673E  MOVW	R7, #1598
0x0AFC	0xF2C00700  MOVT	R7, #0
0x0B00	0xBF00    NOP
0x0B02	0xBF00    NOP
L_main30:
0x0B04	0x1E7F    SUBS	R7, R7, #1
0x0B06	0xD1FD    BNE	L_main30
0x0B08	0xBF00    NOP
0x0B0A	0xBF00    NOP
0x0B0C	0xBF00    NOP
;Ex_3.c, 45 :: 		for(i = 0; i <= pwm_val; i++)
0x0B0E	0x1C76    ADDS	R6, R6, #1
0x0B10	0xB2B6    UXTH	R6, R6
;Ex_3.c, 50 :: 		}
; i end address is: 24 (R6)
0x0B12	0xE7E3    B	L_main27
L_main28:
;Ex_3.c, 51 :: 		for(i = 0; i <= pwm_val; i++)
; i start address is: 24 (R6)
0x0B14	0x2600    MOVS	R6, #0
; i end address is: 24 (R6)
L_main32:
; i start address is: 24 (R6)
0x0B16	0x481D    LDR	R0, [PC, #116]
0x0B18	0x8800    LDRH	R0, [R0, #0]
0x0B1A	0x4286    CMP	R6, R0
0x0B1C	0xD817    BHI	L_main33
;Ex_3.c, 53 :: 		PWM_TIM3_Set_Duty(i, _PWM_INVERTED, _PWM_CHANNEL3);
0x0B1E	0x2202    MOVS	R2, #2
0x0B20	0x2101    MOVS	R1, #1
0x0B22	0xB2B0    UXTH	R0, R6
0x0B24	0xF7FFFE2E  BL	_PWM_TIM3_Set_Duty+0
;Ex_3.c, 54 :: 		PWM_TIM3_Set_Duty(i, _PWM_NON_INVERTED, _PWM_CHANNEL4);
0x0B28	0x2203    MOVS	R2, #3
0x0B2A	0x2100    MOVS	R1, #0
0x0B2C	0xB2B0    UXTH	R0, R6
0x0B2E	0xF7FFFE29  BL	_PWM_TIM3_Set_Duty+0
;Ex_3.c, 55 :: 		delay_us(200);
0x0B32	0xF240673E  MOVW	R7, #1598
0x0B36	0xF2C00700  MOVT	R7, #0
0x0B3A	0xBF00    NOP
0x0B3C	0xBF00    NOP
L_main35:
0x0B3E	0x1E7F    SUBS	R7, R7, #1
0x0B40	0xD1FD    BNE	L_main35
0x0B42	0xBF00    NOP
0x0B44	0xBF00    NOP
0x0B46	0xBF00    NOP
;Ex_3.c, 51 :: 		for(i = 0; i <= pwm_val; i++)
0x0B48	0x1C76    ADDS	R6, R6, #1
0x0B4A	0xB2B6    UXTH	R6, R6
;Ex_3.c, 56 :: 		}
; i end address is: 24 (R6)
0x0B4C	0xE7E3    B	L_main32
L_main33:
;Ex_3.c, 57 :: 		for(i = 0; i <= pwm_val; i++)
; i start address is: 24 (R6)
0x0B4E	0x2600    MOVS	R6, #0
; i end address is: 24 (R6)
L_main37:
; i start address is: 24 (R6)
0x0B50	0x480E    LDR	R0, [PC, #56]
0x0B52	0x8800    LDRH	R0, [R0, #0]
0x0B54	0x4286    CMP	R6, R0
0x0B56	0xD817    BHI	L_main38
;Ex_3.c, 59 :: 		PWM_TIM3_Set_Duty(i, _PWM_INVERTED, _PWM_CHANNEL4);
0x0B58	0x2203    MOVS	R2, #3
0x0B5A	0x2101    MOVS	R1, #1
0x0B5C	0xB2B0    UXTH	R0, R6
0x0B5E	0xF7FFFE11  BL	_PWM_TIM3_Set_Duty+0
;Ex_3.c, 60 :: 		PWM_TIM4_Set_Duty(i, _PWM_NON_INVERTED, _PWM_CHANNEL1);
0x0B62	0x2200    MOVS	R2, #0
0x0B64	0x2100    MOVS	R1, #0
0x0B66	0xB2B0    UXTH	R0, R6
0x0B68	0xF7FFFDEE  BL	_PWM_TIM4_Set_Duty+0
;Ex_3.c, 61 :: 		delay_us(200);
0x0B6C	0xF240673E  MOVW	R7, #1598
0x0B70	0xF2C00700  MOVT	R7, #0
0x0B74	0xBF00    NOP
0x0B76	0xBF00    NOP
L_main40:
0x0B78	0x1E7F    SUBS	R7, R7, #1
0x0B7A	0xD1FD    BNE	L_main40
0x0B7C	0xBF00    NOP
0x0B7E	0xBF00    NOP
0x0B80	0xBF00    NOP
;Ex_3.c, 57 :: 		for(i = 0; i <= pwm_val; i++)
0x0B82	0x1C76    ADDS	R6, R6, #1
0x0B84	0xB2B6    UXTH	R6, R6
;Ex_3.c, 62 :: 		}
; i end address is: 24 (R6)
0x0B86	0xE7E3    B	L_main37
L_main38:
;Ex_3.c, 63 :: 		};
0x0B88	0xE716    B	L_main0
;Ex_3.c, 64 :: 		}
L_end_main:
L__main_end_loop:
0x0B8A	0xE7FE    B	L__main_end_loop
0x0B8C	0x00002000  	_pwm_val+0
; end of _main
___CC2DW:
;__Lib_System_101_102_103.c, 27 :: 		
0x0974	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 29 :: 		
L_loopDW:
;__Lib_System_101_102_103.c, 30 :: 		
0x0976	0xF81C9B01  LDRB	R9, [R12], #1
;__Lib_System_101_102_103.c, 31 :: 		
0x097A	0xF80B9B01  STRB	R9, [R11], #1
;__Lib_System_101_102_103.c, 32 :: 		
0x097E	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_101_102_103.c, 33 :: 		
0x0982	0xD1F8    BNE	L_loopDW
;__Lib_System_101_102_103.c, 35 :: 		
L_end___CC2DW:
0x0984	0xB001    ADD	SP, SP, #4
0x0986	0x4770    BX	LR
; end of ___CC2DW
___FillZeros:
;__Lib_System_101_102_103.c, 69 :: 		
0x0924	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 71 :: 		
0x0926	0xF04F0900  MOV	R9, #0
;__Lib_System_101_102_103.c, 72 :: 		
0x092A	0xF04F0C00  MOV	R12, #0
;__Lib_System_101_102_103.c, 73 :: 		
0x092E	0xEBBD0F0A  CMP	SP, R10, LSL #0
;__Lib_System_101_102_103.c, 74 :: 		
0x0932	0xDC04    BGT	L_loopFZs
;__Lib_System_101_102_103.c, 75 :: 		
0x0934	0xEBBD0F0B  CMP	SP, R11, LSL #0
;__Lib_System_101_102_103.c, 76 :: 		
0x0938	0xDB01    BLT	L_loopFZs
;__Lib_System_101_102_103.c, 77 :: 		
0x093A	0x46D4    MOV	R12, R10
;__Lib_System_101_102_103.c, 78 :: 		
0x093C	0x46EA    MOV	R10, SP
;__Lib_System_101_102_103.c, 79 :: 		
L_loopFZs:
;__Lib_System_101_102_103.c, 80 :: 		
0x093E	0xF84B9B04  STR	R9, [R11], #4
;__Lib_System_101_102_103.c, 81 :: 		
0x0942	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_101_102_103.c, 82 :: 		
0x0946	0xD1FA    BNE	L_loopFZs
;__Lib_System_101_102_103.c, 83 :: 		
0x0948	0xEBBC0F0A  CMP	R12, R10, LSL #0
;__Lib_System_101_102_103.c, 84 :: 		
0x094C	0xDD05    BLE	L_norep
;__Lib_System_101_102_103.c, 85 :: 		
0x094E	0x46E2    MOV	R10, R12
;__Lib_System_101_102_103.c, 86 :: 		
0x0950	0xF8D9B000  LDR	R11, [R9, #0]
;__Lib_System_101_102_103.c, 87 :: 		
0x0954	0xF10B0B04  ADD	R11, R11, #4
;__Lib_System_101_102_103.c, 88 :: 		
0x0958	0xE7F1    B	L_loopFZs
;__Lib_System_101_102_103.c, 89 :: 		
L_norep:
;__Lib_System_101_102_103.c, 91 :: 		
L_end___FillZeros:
0x095A	0xB001    ADD	SP, SP, #4
0x095C	0x4770    BX	LR
; end of ___FillZeros
_setup:
;Ex_3.c, 67 :: 		void setup()
0x0960	0xB081    SUB	SP, SP, #4
0x0962	0xF8CDE000  STR	LR, [SP, #0]
;Ex_3.c, 69 :: 		setup_PWMs();
0x0966	0xF7FFFF39  BL	_setup_PWMs+0
;Ex_3.c, 70 :: 		}
L_end_setup:
0x096A	0xF8DDE000  LDR	LR, [SP, #0]
0x096E	0xB001    ADD	SP, SP, #4
0x0970	0x4770    BX	LR
; end of _setup
_setup_PWMs:
;Ex_3.c, 73 :: 		void setup_PWMs()
0x07DC	0xB082    SUB	SP, SP, #8
0x07DE	0xF8CDE000  STR	LR, [SP, #0]
;Ex_3.c, 75 :: 		unsigned int temp1 = 0;
;Ex_3.c, 76 :: 		unsigned int temp2 = 0;
;Ex_3.c, 78 :: 		temp1 = PWM_TIM3_Init(6000);
0x07E2	0xF2417070  MOVW	R0, #6000
0x07E6	0xF7FFFFDD  BL	_PWM_TIM3_Init+0
0x07EA	0xF8AD0004  STRH	R0, [SP, #4]
;Ex_3.c, 80 :: 		PWM_TIM3_Set_Duty(0, _PWM_NON_INVERTED, _PWM_CHANNEL1);
0x07EE	0x2200    MOVS	R2, #0
0x07F0	0x2100    MOVS	R1, #0
0x07F2	0x2000    MOVS	R0, #0
0x07F4	0xF7FFFFC6  BL	_PWM_TIM3_Set_Duty+0
;Ex_3.c, 81 :: 		PWM_TIM3_Set_Duty(0, _PWM_NON_INVERTED, _PWM_CHANNEL2);
0x07F8	0x2201    MOVS	R2, #1
0x07FA	0x2100    MOVS	R1, #0
0x07FC	0x2000    MOVS	R0, #0
0x07FE	0xF7FFFFC1  BL	_PWM_TIM3_Set_Duty+0
;Ex_3.c, 82 :: 		PWM_TIM3_Set_Duty(0, _PWM_NON_INVERTED, _PWM_CHANNEL3);
0x0802	0x2202    MOVS	R2, #2
0x0804	0x2100    MOVS	R1, #0
0x0806	0x2000    MOVS	R0, #0
0x0808	0xF7FFFFBC  BL	_PWM_TIM3_Set_Duty+0
;Ex_3.c, 83 :: 		PWM_TIM3_Set_Duty(0, _PWM_NON_INVERTED, _PWM_CHANNEL4);
0x080C	0x2203    MOVS	R2, #3
0x080E	0x2100    MOVS	R1, #0
0x0810	0x2000    MOVS	R0, #0
0x0812	0xF7FFFFB7  BL	_PWM_TIM3_Set_Duty+0
;Ex_3.c, 85 :: 		PWM_TIM3_Start(_PWM_CHANNEL1, &_GPIO_MODULE_TIM3_CH1_PC6);
0x0816	0x4926    LDR	R1, [PC, #152]
0x0818	0x2000    MOVS	R0, #0
0x081A	0xF7FFFFD1  BL	_PWM_TIM3_Start+0
;Ex_3.c, 86 :: 		PWM_TIM3_Start(_PWM_CHANNEL2, &_GPIO_MODULE_TIM3_CH2_PC7);
0x081E	0x4925    LDR	R1, [PC, #148]
0x0820	0x2001    MOVS	R0, #1
0x0822	0xF7FFFFCD  BL	_PWM_TIM3_Start+0
;Ex_3.c, 87 :: 		PWM_TIM3_Start(_PWM_CHANNEL3, &_GPIO_MODULE_TIM3_CH3_PC8);
0x0826	0x4924    LDR	R1, [PC, #144]
0x0828	0x2002    MOVS	R0, #2
0x082A	0xF7FFFFC9  BL	_PWM_TIM3_Start+0
;Ex_3.c, 88 :: 		PWM_TIM3_Start(_PWM_CHANNEL4, &_GPIO_MODULE_TIM3_CH4_PC9);
0x082E	0x4923    LDR	R1, [PC, #140]
0x0830	0x2003    MOVS	R0, #3
0x0832	0xF7FFFFC5  BL	_PWM_TIM3_Start+0
;Ex_3.c, 90 :: 		temp2 = PWM_TIM4_Init(6000);
0x0836	0xF2417070  MOVW	R0, #6000
0x083A	0xF7FFFF77  BL	_PWM_TIM4_Init+0
0x083E	0xF8AD0006  STRH	R0, [SP, #6]
;Ex_3.c, 92 :: 		PWM_TIM4_Set_Duty(0, _PWM_NON_INVERTED, _PWM_CHANNEL1);
0x0842	0x2200    MOVS	R2, #0
0x0844	0x2100    MOVS	R1, #0
0x0846	0x2000    MOVS	R0, #0
0x0848	0xF7FFFF7E  BL	_PWM_TIM4_Set_Duty+0
;Ex_3.c, 93 :: 		PWM_TIM4_Set_Duty(0, _PWM_NON_INVERTED, _PWM_CHANNEL2);
0x084C	0x2201    MOVS	R2, #1
0x084E	0x2100    MOVS	R1, #0
0x0850	0x2000    MOVS	R0, #0
0x0852	0xF7FFFF79  BL	_PWM_TIM4_Set_Duty+0
;Ex_3.c, 94 :: 		PWM_TIM4_Set_Duty(0, _PWM_NON_INVERTED, _PWM_CHANNEL3);
0x0856	0x2202    MOVS	R2, #2
0x0858	0x2100    MOVS	R1, #0
0x085A	0x2000    MOVS	R0, #0
0x085C	0xF7FFFF74  BL	_PWM_TIM4_Set_Duty+0
;Ex_3.c, 95 :: 		PWM_TIM4_Set_Duty(0, _PWM_NON_INVERTED, _PWM_CHANNEL4);
0x0860	0x2203    MOVS	R2, #3
0x0862	0x2100    MOVS	R1, #0
0x0864	0x2000    MOVS	R0, #0
0x0866	0xF7FFFF6F  BL	_PWM_TIM4_Set_Duty+0
;Ex_3.c, 97 :: 		PWM_TIM4_Start(_PWM_CHANNEL1, &_GPIO_MODULE_TIM4_CH1_PB6);
0x086A	0x4915    LDR	R1, [PC, #84]
0x086C	0x2000    MOVS	R0, #0
0x086E	0xF7FFFF7B  BL	_PWM_TIM4_Start+0
;Ex_3.c, 98 :: 		PWM_TIM4_Start(_PWM_CHANNEL2, &_GPIO_MODULE_TIM4_CH2_PB7);
0x0872	0x4914    LDR	R1, [PC, #80]
0x0874	0x2001    MOVS	R0, #1
0x0876	0xF7FFFF77  BL	_PWM_TIM4_Start+0
;Ex_3.c, 99 :: 		PWM_TIM4_Start(_PWM_CHANNEL3, &_GPIO_MODULE_TIM4_CH3_PB8);
0x087A	0x4913    LDR	R1, [PC, #76]
0x087C	0x2002    MOVS	R0, #2
0x087E	0xF7FFFF73  BL	_PWM_TIM4_Start+0
;Ex_3.c, 100 :: 		PWM_TIM4_Start(_PWM_CHANNEL4, &_GPIO_MODULE_TIM4_CH4_PB9);
0x0882	0x4912    LDR	R1, [PC, #72]
0x0884	0x2003    MOVS	R0, #3
0x0886	0xF7FFFF6F  BL	_PWM_TIM4_Start+0
;Ex_3.c, 102 :: 		if(temp2 >= temp1)
0x088A	0xF8BD1004  LDRH	R1, [SP, #4]
0x088E	0xF8BD0006  LDRH	R0, [SP, #6]
0x0892	0x4288    CMP	R0, R1
0x0894	0xD304    BCC	L_setup_PWMs42
;Ex_3.c, 104 :: 		pwm_val = temp2;
0x0896	0xF8BD1006  LDRH	R1, [SP, #6]
0x089A	0x480D    LDR	R0, [PC, #52]
0x089C	0x8001    STRH	R1, [R0, #0]
;Ex_3.c, 105 :: 		}
0x089E	0xE003    B	L_setup_PWMs43
L_setup_PWMs42:
;Ex_3.c, 108 :: 		pwm_val = temp1;
0x08A0	0xF8BD1004  LDRH	R1, [SP, #4]
0x08A4	0x480A    LDR	R0, [PC, #40]
0x08A6	0x8001    STRH	R1, [R0, #0]
;Ex_3.c, 109 :: 		}
L_setup_PWMs43:
;Ex_3.c, 110 :: 		}
L_end_setup_PWMs:
0x08A8	0xF8DDE000  LDR	LR, [SP, #0]
0x08AC	0xB002    ADD	SP, SP, #8
0x08AE	0x4770    BX	LR
0x08B0	0x0E9C0000  	__GPIO_MODULE_TIM3_CH1_PC6+0
0x08B4	0x0E300000  	__GPIO_MODULE_TIM3_CH2_PC7+0
0x08B8	0x0F740000  	__GPIO_MODULE_TIM3_CH3_PC8+0
0x08BC	0x0F080000  	__GPIO_MODULE_TIM3_CH4_PC9+0
0x08C0	0x0CEC0000  	__GPIO_MODULE_TIM4_CH1_PB6+0
0x08C4	0x0C800000  	__GPIO_MODULE_TIM4_CH2_PB7+0
0x08C8	0x0DC40000  	__GPIO_MODULE_TIM4_CH3_PB8+0
0x08CC	0x0D580000  	__GPIO_MODULE_TIM4_CH4_PB9+0
0x08D0	0x00002000  	_pwm_val+0
; end of _setup_PWMs
_PWM_TIM3_Init:
;__Lib_PWM_123458.c, 204 :: 		
; freq_hz start address is: 0 (R0)
0x07A4	0xB081    SUB	SP, SP, #4
0x07A6	0xF8CDE000  STR	LR, [SP, #0]
; freq_hz end address is: 0 (R0)
; freq_hz start address is: 0 (R0)
;__Lib_PWM_123458.c, 205 :: 		
0x07AA	0x4601    MOV	R1, R0
; freq_hz end address is: 0 (R0)
0x07AC	0x4803    LDR	R0, [PC, #12]
0x07AE	0xF7FFFF47  BL	__Lib_PWM_123458_PWM_TIMx_Init+0
;__Lib_PWM_123458.c, 206 :: 		
L_end_PWM_TIM3_Init:
0x07B2	0xF8DDE000  LDR	LR, [SP, #0]
0x07B6	0xB001    ADD	SP, SP, #4
0x07B8	0x4770    BX	LR
0x07BA	0xBF00    NOP
0x07BC	0x04004000  	TIM3_CR1+0
; end of _PWM_TIM3_Init
__Lib_PWM_123458_PWM_TIMx_Init:
;__Lib_PWM_123458.c, 35 :: 		
; freq_hz start address is: 4 (R1)
; PWM_Base start address is: 0 (R0)
0x0640	0xB081    SUB	SP, SP, #4
0x0642	0xF8CDE000  STR	LR, [SP, #0]
0x0646	0x460C    MOV	R4, R1
0x0648	0x4601    MOV	R1, R0
; freq_hz end address is: 4 (R1)
; PWM_Base end address is: 0 (R0)
; PWM_Base start address is: 4 (R1)
; freq_hz start address is: 16 (R4)
;__Lib_PWM_123458.c, 39 :: 		
0x064A	0xF06F02FF  MVN	R2, #255
0x064E	0xEA010202  AND	R2, R1, R2, LSL #0
; _PWM_Base start address is: 0 (R0)
0x0652	0x4610    MOV	R0, R2
;__Lib_PWM_123458.c, 41 :: 		
0x0654	0xE01D    B	L___Lib_PWM_123458_PWM_TIMx_Init0
; _PWM_Base end address is: 0 (R0)
;__Lib_PWM_123458.c, 43 :: 		
L___Lib_PWM_123458_PWM_TIMx_Init2:
;__Lib_PWM_123458.c, 44 :: 		
0x0656	0x2301    MOVS	R3, #1
0x0658	0xB25B    SXTB	R3, R3
0x065A	0x4A29    LDR	R2, [PC, #164]
0x065C	0x6013    STR	R3, [R2, #0]
;__Lib_PWM_123458.c, 45 :: 		
0x065E	0xE02A    B	L___Lib_PWM_123458_PWM_TIMx_Init1
;__Lib_PWM_123458.c, 48 :: 		
L___Lib_PWM_123458_PWM_TIMx_Init3:
;__Lib_PWM_123458.c, 49 :: 		
0x0660	0x2301    MOVS	R3, #1
0x0662	0xB25B    SXTB	R3, R3
0x0664	0x4A27    LDR	R2, [PC, #156]
0x0666	0x6013    STR	R3, [R2, #0]
;__Lib_PWM_123458.c, 50 :: 		
0x0668	0xE025    B	L___Lib_PWM_123458_PWM_TIMx_Init1
;__Lib_PWM_123458.c, 53 :: 		
L___Lib_PWM_123458_PWM_TIMx_Init4:
;__Lib_PWM_123458.c, 54 :: 		
0x066A	0x2301    MOVS	R3, #1
0x066C	0xB25B    SXTB	R3, R3
0x066E	0x4A26    LDR	R2, [PC, #152]
0x0670	0x6013    STR	R3, [R2, #0]
;__Lib_PWM_123458.c, 55 :: 		
0x0672	0xE020    B	L___Lib_PWM_123458_PWM_TIMx_Init1
;__Lib_PWM_123458.c, 58 :: 		
L___Lib_PWM_123458_PWM_TIMx_Init5:
;__Lib_PWM_123458.c, 59 :: 		
0x0674	0x2301    MOVS	R3, #1
0x0676	0xB25B    SXTB	R3, R3
0x0678	0x4A24    LDR	R2, [PC, #144]
0x067A	0x6013    STR	R3, [R2, #0]
;__Lib_PWM_123458.c, 60 :: 		
0x067C	0xE01B    B	L___Lib_PWM_123458_PWM_TIMx_Init1
;__Lib_PWM_123458.c, 63 :: 		
L___Lib_PWM_123458_PWM_TIMx_Init6:
;__Lib_PWM_123458.c, 64 :: 		
0x067E	0x2301    MOVS	R3, #1
0x0680	0xB25B    SXTB	R3, R3
0x0682	0x4A23    LDR	R2, [PC, #140]
0x0684	0x6013    STR	R3, [R2, #0]
;__Lib_PWM_123458.c, 65 :: 		
0x0686	0xE016    B	L___Lib_PWM_123458_PWM_TIMx_Init1
;__Lib_PWM_123458.c, 68 :: 		
L___Lib_PWM_123458_PWM_TIMx_Init7:
;__Lib_PWM_123458.c, 69 :: 		
0x0688	0x2301    MOVS	R3, #1
0x068A	0xB25B    SXTB	R3, R3
0x068C	0x4A21    LDR	R2, [PC, #132]
0x068E	0x6013    STR	R3, [R2, #0]
;__Lib_PWM_123458.c, 70 :: 		
0x0690	0xE011    B	L___Lib_PWM_123458_PWM_TIMx_Init1
;__Lib_PWM_123458.c, 72 :: 		
L___Lib_PWM_123458_PWM_TIMx_Init0:
; _PWM_Base start address is: 0 (R0)
0x0692	0x4A21    LDR	R2, [PC, #132]
0x0694	0x4290    CMP	R0, R2
0x0696	0xD0DE    BEQ	L___Lib_PWM_123458_PWM_TIMx_Init2
0x0698	0xF1B04F80  CMP	R0, #1073741824
0x069C	0xD0E0    BEQ	L___Lib_PWM_123458_PWM_TIMx_Init3
0x069E	0x4A1F    LDR	R2, [PC, #124]
0x06A0	0x4290    CMP	R0, R2
0x06A2	0xD0E2    BEQ	L___Lib_PWM_123458_PWM_TIMx_Init4
0x06A4	0x4A1E    LDR	R2, [PC, #120]
0x06A6	0x4290    CMP	R0, R2
0x06A8	0xD0E4    BEQ	L___Lib_PWM_123458_PWM_TIMx_Init5
0x06AA	0x4A1E    LDR	R2, [PC, #120]
0x06AC	0x4290    CMP	R0, R2
0x06AE	0xD0E6    BEQ	L___Lib_PWM_123458_PWM_TIMx_Init6
0x06B0	0x4A1D    LDR	R2, [PC, #116]
0x06B2	0x4290    CMP	R0, R2
0x06B4	0xD0E8    BEQ	L___Lib_PWM_123458_PWM_TIMx_Init7
; _PWM_Base end address is: 0 (R0)
L___Lib_PWM_123458_PWM_TIMx_Init1:
;__Lib_PWM_123458.c, 74 :: 		
0x06B6	0xF7FFFEC7  BL	_Get_Fosc_kHz+0
; clk start address is: 0 (R0)
;__Lib_PWM_123458.c, 76 :: 		
0x06BA	0x680B    LDR	R3, [R1, #0]
0x06BC	0xF06F0210  MVN	R2, #16
0x06C0	0xEA030202  AND	R2, R3, R2, LSL #0
0x06C4	0x600A    STR	R2, [R1, #0]
;__Lib_PWM_123458.c, 78 :: 		
0x06C6	0xF24032E8  MOVW	R2, #1000
0x06CA	0x4342    MULS	R2, R0, R2
; clk end address is: 0 (R0)
0x06CC	0xFBB2F3F4  UDIV	R3, R2, R4
; freq_hz end address is: 16 (R4)
; per_reg start address is: 0 (R0)
0x06D0	0x4618    MOV	R0, R3
;__Lib_PWM_123458.c, 79 :: 		
0x06D2	0xF64F72FF  MOVW	R2, #65535
0x06D6	0xFBB3F2F2  UDIV	R2, R3, R2
; prescaler start address is: 16 (R4)
0x06DA	0x4614    MOV	R4, R2
;__Lib_PWM_123458.c, 80 :: 		
0x06DC	0xF2010328  ADDW	R3, R1, #40
0x06E0	0xB292    UXTH	R2, R2
0x06E2	0x601A    STR	R2, [R3, #0]
;__Lib_PWM_123458.c, 82 :: 		
0x06E4	0x1C62    ADDS	R2, R4, #1
; prescaler end address is: 16 (R4)
0x06E6	0xFBB0F2F2  UDIV	R2, R0, R2
0x06EA	0x4610    MOV	R0, R2
;__Lib_PWM_123458.c, 84 :: 		
0x06EC	0xF201032C  ADDW	R3, R1, #44
; PWM_Base end address is: 4 (R1)
0x06F0	0xB292    UXTH	R2, R2
0x06F2	0x601A    STR	R2, [R3, #0]
;__Lib_PWM_123458.c, 86 :: 		
0x06F4	0xB280    UXTH	R0, R0
; per_reg end address is: 0 (R0)
;__Lib_PWM_123458.c, 87 :: 		
L_end_PWM_TIMx_Init:
0x06F6	0xF8DDE000  LDR	LR, [SP, #0]
0x06FA	0xB001    ADD	SP, SP, #4
0x06FC	0x4770    BX	LR
0x06FE	0xBF00    NOP
0x0700	0x03004242  	RCC_APB2ENR+0
0x0704	0x03804242  	RCC_APB1ENR+0
0x0708	0x03844242  	RCC_APB1ENR+0
0x070C	0x03884242  	RCC_APB1ENR+0
0x0710	0x038C4242  	RCC_APB1ENR+0
0x0714	0x03044242  	RCC_APB2ENR+0
0x0718	0x00004001  	#1073807360
0x071C	0x04004000  	#1073742848
0x0720	0x08004000  	#1073743872
0x0724	0x0C004000  	#1073744896
0x0728	0x04004001  	#1073808384
; end of __Lib_PWM_123458_PWM_TIMx_Init
_Get_Fosc_kHz:
;__Lib_Delays.c, 9 :: 		unsigned long Get_Fosc_kHz(){
;__Lib_Delays.c, 10 :: 		return __System_CLOCK_IN_KHZ;
0x0448	0x4801    LDR	R0, [PC, #4]
0x044A	0x6800    LDR	R0, [R0, #0]
;__Lib_Delays.c, 11 :: 		}
L_end_Get_Fosc_kHz:
0x044C	0x4770    BX	LR
0x044E	0xBF00    NOP
0x0450	0x00042000  	___System_CLOCK_IN_KHZ+0
; end of _Get_Fosc_kHz
_PWM_TIM3_Set_Duty:
;__Lib_PWM_123458.c, 208 :: 		
; channel start address is: 8 (R2)
; inverted start address is: 4 (R1)
; duty_ratio start address is: 0 (R0)
0x0784	0xB081    SUB	SP, SP, #4
0x0786	0xF8CDE000  STR	LR, [SP, #0]
; channel end address is: 8 (R2)
; inverted end address is: 4 (R1)
; duty_ratio end address is: 0 (R0)
; duty_ratio start address is: 0 (R0)
; inverted start address is: 4 (R1)
; channel start address is: 8 (R2)
;__Lib_PWM_123458.c, 209 :: 		
0x078A	0xB2D3    UXTB	R3, R2
; channel end address is: 8 (R2)
0x078C	0xB2CA    UXTB	R2, R1
; inverted end address is: 4 (R1)
0x078E	0xB281    UXTH	R1, R0
; duty_ratio end address is: 0 (R0)
0x0790	0x4803    LDR	R0, [PC, #12]
0x0792	0xF7FFFEE7  BL	__Lib_PWM_123458_PWM_TIMx_Set_Duty+0
;__Lib_PWM_123458.c, 210 :: 		
L_end_PWM_TIM3_Set_Duty:
0x0796	0xF8DDE000  LDR	LR, [SP, #0]
0x079A	0xB001    ADD	SP, SP, #4
0x079C	0x4770    BX	LR
0x079E	0xBF00    NOP
0x07A0	0x04004000  	TIM3_CR1+0
; end of _PWM_TIM3_Set_Duty
__Lib_PWM_123458_PWM_TIMx_Set_Duty:
;__Lib_PWM_123458.c, 91 :: 		
; channel start address is: 12 (R3)
; inverted start address is: 8 (R2)
; duty_ratio start address is: 4 (R1)
; PWM_Base start address is: 0 (R0)
0x0564	0xB081    SUB	SP, SP, #4
0x0566	0xB2D5    UXTB	R5, R2
; channel end address is: 12 (R3)
; inverted end address is: 8 (R2)
; duty_ratio end address is: 4 (R1)
; PWM_Base end address is: 0 (R0)
; PWM_Base start address is: 0 (R0)
; duty_ratio start address is: 4 (R1)
; inverted start address is: 20 (R5)
; channel start address is: 12 (R3)
;__Lib_PWM_123458.c, 96 :: 		
0x0568	0xF2000420  ADDW	R4, R0, #32
0x056C	0x6822    LDR	R2, [R4, #0]
; tmpLong start address is: 8 (R2)
;__Lib_PWM_123458.c, 97 :: 		
0x056E	0x2D01    CMP	R5, #1
0x0570	0xD108    BNE	L___Lib_PWM_123458_PWM_TIMx_Set_Duty8
; inverted end address is: 20 (R5)
;__Lib_PWM_123458.c, 98 :: 		
0x0572	0x009C    LSLS	R4, R3, #2
0x0574	0xB224    SXTH	R4, R4
0x0576	0x1C65    ADDS	R5, R4, #1
0x0578	0xB22D    SXTH	R5, R5
0x057A	0xF04F0401  MOV	R4, #1
0x057E	0x40AC    LSLS	R4, R5
0x0580	0x4322    ORRS	R2, R4
0x0582	0xE008    B	L___Lib_PWM_123458_PWM_TIMx_Set_Duty9
L___Lib_PWM_123458_PWM_TIMx_Set_Duty8:
;__Lib_PWM_123458.c, 100 :: 		
0x0584	0x009C    LSLS	R4, R3, #2
0x0586	0xB224    SXTH	R4, R4
0x0588	0x1C65    ADDS	R5, R4, #1
0x058A	0xB22D    SXTH	R5, R5
0x058C	0xF04F0401  MOV	R4, #1
0x0590	0x40AC    LSLS	R4, R5
0x0592	0x43E4    MVN	R4, R4
0x0594	0x4022    ANDS	R2, R4
; tmpLong end address is: 8 (R2)
L___Lib_PWM_123458_PWM_TIMx_Set_Duty9:
;__Lib_PWM_123458.c, 101 :: 		
; tmpLong start address is: 8 (R2)
0x0596	0xF2000420  ADDW	R4, R0, #32
0x059A	0x6022    STR	R2, [R4, #0]
; tmpLong end address is: 8 (R2)
;__Lib_PWM_123458.c, 104 :: 		
0x059C	0xF2000534  ADDW	R5, R0, #52
; PWM_Base end address is: 0 (R0)
0x05A0	0x009C    LSLS	R4, R3, #2
; channel end address is: 12 (R3)
0x05A2	0x192C    ADDS	R4, R5, R4
0x05A4	0x6021    STR	R1, [R4, #0]
; duty_ratio end address is: 4 (R1)
;__Lib_PWM_123458.c, 105 :: 		
L_end_PWM_TIMx_Set_Duty:
0x05A6	0xB001    ADD	SP, SP, #4
0x05A8	0x4770    BX	LR
; end of __Lib_PWM_123458_PWM_TIMx_Set_Duty
_PWM_TIM3_Start:
;__Lib_PWM_123458.c, 212 :: 		
; module start address is: 4 (R1)
; channel start address is: 0 (R0)
0x07C0	0xB081    SUB	SP, SP, #4
0x07C2	0xF8CDE000  STR	LR, [SP, #0]
; module end address is: 4 (R1)
; channel end address is: 0 (R0)
; channel start address is: 0 (R0)
; module start address is: 4 (R1)
;__Lib_PWM_123458.c, 213 :: 		
0x07C6	0x460A    MOV	R2, R1
; module end address is: 4 (R1)
0x07C8	0xB2C1    UXTB	R1, R0
; channel end address is: 0 (R0)
0x07CA	0x4803    LDR	R0, [PC, #12]
0x07CC	0xF7FFFEEE  BL	__Lib_PWM_123458_PWM_TIMx_Start+0
;__Lib_PWM_123458.c, 214 :: 		
L_end_PWM_TIM3_Start:
0x07D0	0xF8DDE000  LDR	LR, [SP, #0]
0x07D4	0xB001    ADD	SP, SP, #4
0x07D6	0x4770    BX	LR
0x07D8	0x04004000  	TIM3_CR1+0
; end of _PWM_TIM3_Start
__Lib_PWM_123458_PWM_TIMx_Start:
;__Lib_PWM_123458.c, 109 :: 		
; module start address is: 8 (R2)
; channel start address is: 4 (R1)
; PWM_Base start address is: 0 (R0)
0x05AC	0xB081    SUB	SP, SP, #4
0x05AE	0xF8CDE000  STR	LR, [SP, #0]
0x05B2	0x4683    MOV	R11, R0
0x05B4	0xFA5FFC81  UXTB	R12, R1
; module end address is: 8 (R2)
; channel end address is: 4 (R1)
; PWM_Base end address is: 0 (R0)
; PWM_Base start address is: 44 (R11)
; channel start address is: 48 (R12)
; module start address is: 8 (R2)
;__Lib_PWM_123458.c, 112 :: 		
0x05B8	0x4610    MOV	R0, R2
; module end address is: 8 (R2)
0x05BA	0xF7FFFF4B  BL	_GPIO_Alternate_Function_Enable+0
;__Lib_PWM_123458.c, 115 :: 		
0x05BE	0xF10B0320  ADD	R3, R11, #32
0x05C2	0x6818    LDR	R0, [R3, #0]
; tmpLong start address is: 0 (R0)
;__Lib_PWM_123458.c, 116 :: 		
0x05C4	0xEA4F048C  LSL	R4, R12, #2
0x05C8	0xB224    SXTH	R4, R4
0x05CA	0xF04F0301  MOV	R3, #1
0x05CE	0x40A3    LSLS	R3, R4
0x05D0	0x4318    ORRS	R0, R3
;__Lib_PWM_123458.c, 117 :: 		
0x05D2	0xF10B0320  ADD	R3, R11, #32
0x05D6	0x6018    STR	R0, [R3, #0]
; tmpLong end address is: 0 (R0)
;__Lib_PWM_123458.c, 120 :: 		
0x05D8	0xF10B0444  ADD	R4, R11, #68
0x05DC	0x6823    LDR	R3, [R4, #0]
0x05DE	0xF4434300  ORR	R3, R3, #32768
0x05E2	0x6023    STR	R3, [R4, #0]
;__Lib_PWM_123458.c, 122 :: 		
0x05E4	0xF10B0018  ADD	R0, R11, #24
; tmpLongPtr start address is: 0 (R0)
;__Lib_PWM_123458.c, 124 :: 		
0x05E8	0xF1BC0F01  CMP	R12, #1
0x05EC	0xD901    BLS	L___Lib_PWM_123458_PWM_TIMx_Start13
;__Lib_PWM_123458.c, 125 :: 		
0x05EE	0x1D00    ADDS	R0, R0, #4
; tmpLongPtr end address is: 0 (R0)
0x05F0	0xE7FF    B	L___Lib_PWM_123458_PWM_TIMx_Start10
L___Lib_PWM_123458_PWM_TIMx_Start13:
;__Lib_PWM_123458.c, 124 :: 		
;__Lib_PWM_123458.c, 125 :: 		
L___Lib_PWM_123458_PWM_TIMx_Start10:
;__Lib_PWM_123458.c, 127 :: 		
; tmpLongPtr start address is: 0 (R0)
0x05F2	0xEA4F035C  LSR	R3, R12, #1
0x05F6	0xB2DB    UXTB	R3, R3
0x05F8	0x005B    LSLS	R3, R3, #1
0x05FA	0xB21B    SXTH	R3, R3
0x05FC	0x4563    CMP	R3, R12
0x05FE	0xD00A    BEQ	L___Lib_PWM_123458_PWM_TIMx_Start11
; channel end address is: 48 (R12)
;__Lib_PWM_123458.c, 129 :: 		
0x0600	0x6804    LDR	R4, [R0, #0]
0x0602	0xF46F53D8  MVN	R3, #6912
0x0606	0xEA040303  AND	R3, R4, R3, LSL #0
0x060A	0x6003    STR	R3, [R0, #0]
;__Lib_PWM_123458.c, 131 :: 		
0x060C	0x6803    LDR	R3, [R0, #0]
0x060E	0xF44343C0  ORR	R3, R3, #24576
0x0612	0x6003    STR	R3, [R0, #0]
; tmpLongPtr end address is: 0 (R0)
;__Lib_PWM_123458.c, 132 :: 		
0x0614	0xE009    B	L___Lib_PWM_123458_PWM_TIMx_Start12
L___Lib_PWM_123458_PWM_TIMx_Start11:
;__Lib_PWM_123458.c, 135 :: 		
; tmpLongPtr start address is: 0 (R0)
0x0616	0x6804    LDR	R4, [R0, #0]
0x0618	0xF06F031B  MVN	R3, #27
0x061C	0xEA040303  AND	R3, R4, R3, LSL #0
0x0620	0x6003    STR	R3, [R0, #0]
;__Lib_PWM_123458.c, 137 :: 		
0x0622	0x6803    LDR	R3, [R0, #0]
0x0624	0xF0430360  ORR	R3, R3, #96
0x0628	0x6003    STR	R3, [R0, #0]
; tmpLongPtr end address is: 0 (R0)
;__Lib_PWM_123458.c, 138 :: 		
L___Lib_PWM_123458_PWM_TIMx_Start12:
;__Lib_PWM_123458.c, 141 :: 		
0x062A	0xF8DB3000  LDR	R3, [R11, #0]
0x062E	0xF0430301  ORR	R3, R3, #1
0x0632	0xF8CB3000  STR	R3, [R11, #0]
; PWM_Base end address is: 44 (R11)
;__Lib_PWM_123458.c, 142 :: 		
L_end_PWM_TIMx_Start:
0x0636	0xF8DDE000  LDR	LR, [SP, #0]
0x063A	0xB001    ADD	SP, SP, #4
0x063C	0x4770    BX	LR
; end of __Lib_PWM_123458_PWM_TIMx_Start
_GPIO_Alternate_Function_Enable:
;__Lib_GPIO_32F10x.c, 303 :: 		
; module start address is: 0 (R0)
0x0454	0xB081    SUB	SP, SP, #4
0x0456	0xF8CDE000  STR	LR, [SP, #0]
; module end address is: 0 (R0)
; module start address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 304 :: 		
;__Lib_GPIO_32F10x.c, 305 :: 		
;__Lib_GPIO_32F10x.c, 307 :: 		
0x045A	0x2201    MOVS	R2, #1
0x045C	0xB252    SXTB	R2, R2
0x045E	0x493E    LDR	R1, [PC, #248]
0x0460	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 309 :: 		
0x0462	0xF2000168  ADDW	R1, R0, #104
0x0466	0x680B    LDR	R3, [R1, #0]
0x0468	0xF06F6100  MVN	R1, #134217728
0x046C	0xEA030201  AND	R2, R3, R1, LSL #0
; gpio_remap start address is: 16 (R4)
0x0470	0x4614    MOV	R4, R2
;__Lib_GPIO_32F10x.c, 310 :: 		
0x0472	0xF0036100  AND	R1, R3, #134217728
0x0476	0x0EC9    LSRS	R1, R1, #27
; newstate start address is: 12 (R3)
0x0478	0x460B    MOV	R3, R1
;__Lib_GPIO_32F10x.c, 312 :: 		
0x047A	0xF0024100  AND	R1, R2, #-2147483648
0x047E	0xF1B14F00  CMP	R1, #-2147483648
0x0482	0xD102    BNE	L_GPIO_Alternate_Function_Enable66
;__Lib_GPIO_32F10x.c, 314 :: 		
0x0484	0x4935    LDR	R1, [PC, #212]
; tmpreg start address is: 8 (R2)
0x0486	0x680A    LDR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 315 :: 		
; tmpreg end address is: 8 (R2)
0x0488	0xE001    B	L_GPIO_Alternate_Function_Enable67
L_GPIO_Alternate_Function_Enable66:
;__Lib_GPIO_32F10x.c, 318 :: 		
0x048A	0x4935    LDR	R1, [PC, #212]
; tmpreg start address is: 8 (R2)
0x048C	0x680A    LDR	R2, [R1, #0]
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 319 :: 		
L_GPIO_Alternate_Function_Enable67:
;__Lib_GPIO_32F10x.c, 321 :: 		
; tmpreg start address is: 8 (R2)
0x048E	0xF4042170  AND	R1, R4, #983040
0x0492	0x0C09    LSRS	R1, R1, #16
; tmpmask start address is: 24 (R6)
0x0494	0x460E    MOV	R6, R1
;__Lib_GPIO_32F10x.c, 322 :: 		
0x0496	0xF64F71FF  MOVW	R1, #65535
0x049A	0xEA040101  AND	R1, R4, R1, LSL #0
; tmp start address is: 20 (R5)
0x049E	0x460D    MOV	R5, R1
;__Lib_GPIO_32F10x.c, 324 :: 		
0x04A0	0xF4041140  AND	R1, R4, #3145728
0x04A4	0xF5B11F40  CMP	R1, #3145728
0x04A8	0xD10D    BNE	L_GPIO_Alternate_Function_Enable68
; tmpmask end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 326 :: 		
0x04AA	0xF06F6170  MVN	R1, #251658240
0x04AE	0xEA020101  AND	R1, R2, R1, LSL #0
; tmpreg end address is: 8 (R2)
; tmpreg start address is: 24 (R6)
0x04B2	0x460E    MOV	R6, R1
;__Lib_GPIO_32F10x.c, 327 :: 		
0x04B4	0x492A    LDR	R1, [PC, #168]
0x04B6	0x680A    LDR	R2, [R1, #0]
0x04B8	0xF06F6170  MVN	R1, #251658240
0x04BC	0x400A    ANDS	R2, R1
0x04BE	0x4928    LDR	R1, [PC, #160]
0x04C0	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 328 :: 		
0x04C2	0x4632    MOV	R2, R6
; tmpreg end address is: 24 (R6)
0x04C4	0xE016    B	L_GPIO_Alternate_Function_Enable69
L_GPIO_Alternate_Function_Enable68:
;__Lib_GPIO_32F10x.c, 329 :: 		
; tmpreg start address is: 8 (R2)
; tmpmask start address is: 24 (R6)
0x04C6	0xF4041180  AND	R1, R4, #1048576
0x04CA	0xF5B11F80  CMP	R1, #1048576
0x04CE	0xD109    BNE	L_GPIO_Alternate_Function_Enable70
;__Lib_GPIO_32F10x.c, 331 :: 		
0x04D0	0xF04F0103  MOV	R1, #3
0x04D4	0x40B1    LSLS	R1, R6
; tmpmask end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 332 :: 		
0x04D6	0x43C9    MVN	R1, R1
0x04D8	0xEA020101  AND	R1, R2, R1, LSL #0
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 333 :: 		
0x04DC	0xF0416170  ORR	R1, R1, #251658240
; tmpreg start address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 334 :: 		
0x04E0	0x460A    MOV	R2, R1
; tmpreg end address is: 4 (R1)
0x04E2	0xE007    B	L_GPIO_Alternate_Function_Enable71
L_GPIO_Alternate_Function_Enable70:
;__Lib_GPIO_32F10x.c, 337 :: 		
; tmpreg start address is: 8 (R2)
0x04E4	0x0D61    LSRS	R1, R4, #21
0x04E6	0x0109    LSLS	R1, R1, #4
0x04E8	0xFA05F101  LSL	R1, R5, R1
0x04EC	0x43C9    MVN	R1, R1
0x04EE	0x400A    ANDS	R2, R1
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 338 :: 		
0x04F0	0xF0426270  ORR	R2, R2, #251658240
; tmpreg start address is: 8 (R2)
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 339 :: 		
L_GPIO_Alternate_Function_Enable71:
; tmpreg start address is: 8 (R2)
; tmpreg end address is: 8 (R2)
L_GPIO_Alternate_Function_Enable69:
;__Lib_GPIO_32F10x.c, 341 :: 		
; tmpreg start address is: 8 (R2)
0x04F4	0xB12B    CBZ	R3, L__GPIO_Alternate_Function_Enable106
; newstate end address is: 12 (R3)
;__Lib_GPIO_32F10x.c, 343 :: 		
0x04F6	0x0D61    LSRS	R1, R4, #21
0x04F8	0x0109    LSLS	R1, R1, #4
0x04FA	0xFA05F101  LSL	R1, R5, R1
; tmp end address is: 20 (R5)
0x04FE	0x430A    ORRS	R2, R1
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 344 :: 		
0x0500	0xE7FF    B	L_GPIO_Alternate_Function_Enable72
L__GPIO_Alternate_Function_Enable106:
;__Lib_GPIO_32F10x.c, 341 :: 		
;__Lib_GPIO_32F10x.c, 344 :: 		
L_GPIO_Alternate_Function_Enable72:
;__Lib_GPIO_32F10x.c, 346 :: 		
; tmpreg start address is: 8 (R2)
0x0502	0xF0044100  AND	R1, R4, #-2147483648
; gpio_remap end address is: 16 (R4)
0x0506	0xF1B14F00  CMP	R1, #-2147483648
0x050A	0xD102    BNE	L_GPIO_Alternate_Function_Enable73
;__Lib_GPIO_32F10x.c, 348 :: 		
0x050C	0x4913    LDR	R1, [PC, #76]
0x050E	0x600A    STR	R2, [R1, #0]
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 349 :: 		
0x0510	0xE001    B	L_GPIO_Alternate_Function_Enable74
L_GPIO_Alternate_Function_Enable73:
;__Lib_GPIO_32F10x.c, 352 :: 		
; tmpreg start address is: 8 (R2)
0x0512	0x4913    LDR	R1, [PC, #76]
0x0514	0x600A    STR	R2, [R1, #0]
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 353 :: 		
L_GPIO_Alternate_Function_Enable74:
;__Lib_GPIO_32F10x.c, 356 :: 		
; i start address is: 40 (R10)
0x0516	0xF2400A00  MOVW	R10, #0
; module end address is: 0 (R0)
; i end address is: 40 (R10)
0x051A	0x4681    MOV	R9, R0
;__Lib_GPIO_32F10x.c, 357 :: 		
L_GPIO_Alternate_Function_Enable75:
; i start address is: 40 (R10)
; module start address is: 36 (R9)
0x051C	0xEA4F018A  LSL	R1, R10, #2
0x0520	0xEB090101  ADD	R1, R9, R1, LSL #0
0x0524	0x6809    LDR	R1, [R1, #0]
0x0526	0xF1B13FFF  CMP	R1, #-1
0x052A	0xD010    BEQ	L_GPIO_Alternate_Function_Enable76
;__Lib_GPIO_32F10x.c, 358 :: 		
0x052C	0xF1090134  ADD	R1, R9, #52
0x0530	0xEA4F038A  LSL	R3, R10, #2
0x0534	0x18C9    ADDS	R1, R1, R3
0x0536	0x6809    LDR	R1, [R1, #0]
0x0538	0x460A    MOV	R2, R1
0x053A	0xEB090103  ADD	R1, R9, R3, LSL #0
0x053E	0x6809    LDR	R1, [R1, #0]
0x0540	0x4608    MOV	R0, R1
0x0542	0x4611    MOV	R1, R2
0x0544	0xF7FFFF34  BL	__Lib_GPIO_32F10x_GPIO_Configure_Pin+0
;__Lib_GPIO_32F10x.c, 359 :: 		
0x0548	0xF10A0A01  ADD	R10, R10, #1
;__Lib_GPIO_32F10x.c, 360 :: 		
; module end address is: 36 (R9)
; i end address is: 40 (R10)
0x054C	0xE7E6    B	L_GPIO_Alternate_Function_Enable75
L_GPIO_Alternate_Function_Enable76:
;__Lib_GPIO_32F10x.c, 363 :: 		
L_end_GPIO_Alternate_Function_Enable:
0x054E	0xF8DDE000  LDR	LR, [SP, #0]
0x0552	0xB001    ADD	SP, SP, #4
0x0554	0x4770    BX	LR
0x0556	0xBF00    NOP
0x0558	0x03004242  	RCC_APB2ENRbits+0
0x055C	0x001C4001  	AFIO_MAPR2+0
0x0560	0x00044001  	AFIO_MAPR+0
; end of _GPIO_Alternate_Function_Enable
__Lib_GPIO_32F10x_GPIO_Configure_Pin:
;__Lib_GPIO_32F10x.c, 282 :: 		
; config start address is: 4 (R1)
; af_pin start address is: 0 (R0)
0x03B0	0xB083    SUB	SP, SP, #12
0x03B2	0xF8CDE000  STR	LR, [SP, #0]
; config end address is: 4 (R1)
; af_pin end address is: 0 (R0)
; af_pin start address is: 0 (R0)
; config start address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 286 :: 		
0x03B6	0xF00003FF  AND	R3, R0, #255
; af_pin end address is: 0 (R0)
0x03BA	0x091A    LSRS	R2, R3, #4
; port start address is: 0 (R0)
0x03BC	0x4610    MOV	R0, R2
;__Lib_GPIO_32F10x.c, 287 :: 		
0x03BE	0xF003020F  AND	R2, R3, #15
; pin start address is: 12 (R3)
0x03C2	0x4613    MOV	R3, R2
;__Lib_GPIO_32F10x.c, 290 :: 		
0x03C4	0xE014    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin57
; port end address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 291 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin59:
0x03C6	0x4A19    LDR	R2, [PC, #100]
0x03C8	0x9202    STR	R2, [SP, #8]
0x03CA	0xE01F    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 292 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin60:
0x03CC	0x4A18    LDR	R2, [PC, #96]
0x03CE	0x9202    STR	R2, [SP, #8]
0x03D0	0xE01C    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 293 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin61:
0x03D2	0x4A18    LDR	R2, [PC, #96]
0x03D4	0x9202    STR	R2, [SP, #8]
0x03D6	0xE019    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 294 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin62:
0x03D8	0x4A17    LDR	R2, [PC, #92]
0x03DA	0x9202    STR	R2, [SP, #8]
0x03DC	0xE016    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 295 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin63:
0x03DE	0x4A17    LDR	R2, [PC, #92]
0x03E0	0x9202    STR	R2, [SP, #8]
0x03E2	0xE013    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 296 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin64:
0x03E4	0x4A16    LDR	R2, [PC, #88]
0x03E6	0x9202    STR	R2, [SP, #8]
0x03E8	0xE010    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 297 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin65:
0x03EA	0x4A16    LDR	R2, [PC, #88]
0x03EC	0x9202    STR	R2, [SP, #8]
0x03EE	0xE00D    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 298 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin57:
; port start address is: 0 (R0)
0x03F0	0x2800    CMP	R0, #0
0x03F2	0xD0E8    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin59
0x03F4	0x2801    CMP	R0, #1
0x03F6	0xD0E9    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin60
0x03F8	0x2802    CMP	R0, #2
0x03FA	0xD0EA    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin61
0x03FC	0x2803    CMP	R0, #3
0x03FE	0xD0EB    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin62
0x0400	0x2804    CMP	R0, #4
0x0402	0xD0EC    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin63
0x0404	0x2805    CMP	R0, #5
0x0406	0xD0ED    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin64
0x0408	0x2806    CMP	R0, #6
0x040A	0xD0EE    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin65
; port end address is: 0 (R0)
L___Lib_GPIO_32F10x_GPIO_Configure_Pin58:
;__Lib_GPIO_32F10x.c, 300 :: 		
0x040C	0x2201    MOVS	R2, #1
0x040E	0xB212    SXTH	R2, R2
0x0410	0x409A    LSLS	R2, R3
; pin end address is: 12 (R3)
0x0412	0xF8AD2004  STRH	R2, [SP, #4]
; config end address is: 4 (R1)
0x0416	0x9802    LDR	R0, [SP, #8]
0x0418	0x460A    MOV	R2, R1
0x041A	0xF8BD1004  LDRH	R1, [SP, #4]
0x041E	0xF7FFFECD  BL	_GPIO_Config+0
;__Lib_GPIO_32F10x.c, 301 :: 		
L_end_GPIO_Configure_Pin:
0x0422	0xF8DDE000  LDR	LR, [SP, #0]
0x0426	0xB003    ADD	SP, SP, #12
0x0428	0x4770    BX	LR
0x042A	0xBF00    NOP
0x042C	0x08004001  	#1073809408
0x0430	0x0C004001  	#1073810432
0x0434	0x10004001  	#1073811456
0x0438	0x14004001  	#1073812480
0x043C	0x18004001  	#1073813504
0x0440	0x1C004001  	#1073814528
0x0444	0x20004001  	#1073815552
; end of __Lib_GPIO_32F10x_GPIO_Configure_Pin
_GPIO_Config:
;__Lib_GPIO_32F10x.c, 124 :: 		
; config start address is: 8 (R2)
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x01BC	0xB081    SUB	SP, SP, #4
0x01BE	0xF8CDE000  STR	LR, [SP, #0]
0x01C2	0xB28C    UXTH	R4, R1
0x01C4	0x4615    MOV	R5, R2
; config end address is: 8 (R2)
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 16 (R4)
; config start address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 129 :: 		
0x01C6	0x4B77    LDR	R3, [PC, #476]
0x01C8	0xEA000303  AND	R3, R0, R3, LSL #0
; port end address is: 0 (R0)
; port start address is: 24 (R6)
0x01CC	0x461E    MOV	R6, R3
;__Lib_GPIO_32F10x.c, 131 :: 		
0x01CE	0x4618    MOV	R0, R3
0x01D0	0xF7FFFFAE  BL	_GPIO_Clk_Enable+0
;__Lib_GPIO_32F10x.c, 134 :: 		
0x01D4	0xF1B40FFF  CMP	R4, #255
0x01D8	0xD10C    BNE	L_GPIO_Config18
;__Lib_GPIO_32F10x.c, 135 :: 		
0x01DA	0x4B73    LDR	R3, [PC, #460]
0x01DC	0x429D    CMP	R5, R3
0x01DE	0xD103    BNE	L_GPIO_Config19
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 136 :: 		
0x01E0	0xF04F3333  MOV	R3, #858993459
0x01E4	0x6033    STR	R3, [R6, #0]
; port end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 137 :: 		
0x01E6	0xE0D9    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 138 :: 		
L_GPIO_Config19:
;__Lib_GPIO_32F10x.c, 139 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
0x01E8	0x2D42    CMP	R5, #66
0x01EA	0xD103    BNE	L_GPIO_Config20
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 140 :: 		
0x01EC	0xF04F3344  MOV	R3, #1145324612
0x01F0	0x6033    STR	R3, [R6, #0]
; port end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 141 :: 		
0x01F2	0xE0D3    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 142 :: 		
L_GPIO_Config20:
;__Lib_GPIO_32F10x.c, 143 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
L_GPIO_Config18:
;__Lib_GPIO_32F10x.c, 145 :: 		
0x01F4	0xF64F73FF  MOVW	R3, #65535
0x01F8	0x429C    CMP	R4, R3
0x01FA	0xD114    BNE	L_GPIO_Config21
;__Lib_GPIO_32F10x.c, 146 :: 		
0x01FC	0x4B6A    LDR	R3, [PC, #424]
0x01FE	0x429D    CMP	R5, R3
0x0200	0xD107    BNE	L_GPIO_Config22
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 147 :: 		
0x0202	0xF04F3333  MOV	R3, #858993459
0x0206	0x6033    STR	R3, [R6, #0]
;__Lib_GPIO_32F10x.c, 148 :: 		
0x0208	0x1D34    ADDS	R4, R6, #4
; port end address is: 24 (R6)
0x020A	0xF04F3333  MOV	R3, #858993459
0x020E	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 149 :: 		
0x0210	0xE0C4    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 150 :: 		
L_GPIO_Config22:
;__Lib_GPIO_32F10x.c, 151 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
0x0212	0x2D42    CMP	R5, #66
0x0214	0xD107    BNE	L_GPIO_Config23
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 152 :: 		
0x0216	0xF04F3344  MOV	R3, #1145324612
0x021A	0x6033    STR	R3, [R6, #0]
;__Lib_GPIO_32F10x.c, 153 :: 		
0x021C	0x1D34    ADDS	R4, R6, #4
; port end address is: 24 (R6)
0x021E	0xF04F3344  MOV	R3, #1145324612
0x0222	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 154 :: 		
0x0224	0xE0BA    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 155 :: 		
L_GPIO_Config23:
;__Lib_GPIO_32F10x.c, 156 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
L_GPIO_Config21:
;__Lib_GPIO_32F10x.c, 158 :: 		
; currentmode start address is: 4 (R1)
0x0226	0x2100    MOVS	R1, #0
;__Lib_GPIO_32F10x.c, 159 :: 		
; speed start address is: 0 (R0)
0x0228	0x2000    MOVS	R0, #0
;__Lib_GPIO_32F10x.c, 161 :: 		
0x022A	0xF0050301  AND	R3, R5, #1
0x022E	0xB10B    CBZ	R3, L_GPIO_Config24
;__Lib_GPIO_32F10x.c, 162 :: 		
0x0230	0x2100    MOVS	R1, #0
0x0232	0xE01D    B	L_GPIO_Config25
L_GPIO_Config24:
;__Lib_GPIO_32F10x.c, 163 :: 		
0x0234	0xF0050302  AND	R3, R5, #2
0x0238	0xB133    CBZ	R3, L_GPIO_Config26
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 164 :: 		
0x023A	0xF40573C0  AND	R3, R5, #384
0x023E	0xB10B    CBZ	R3, L_GPIO_Config27
;__Lib_GPIO_32F10x.c, 165 :: 		
; currentmode start address is: 4 (R1)
0x0240	0x2108    MOVS	R1, #8
; currentmode end address is: 4 (R1)
0x0242	0xE000    B	L_GPIO_Config28
L_GPIO_Config27:
;__Lib_GPIO_32F10x.c, 167 :: 		
; currentmode start address is: 4 (R1)
0x0244	0x2104    MOVS	R1, #4
; currentmode end address is: 4 (R1)
L_GPIO_Config28:
;__Lib_GPIO_32F10x.c, 168 :: 		
; currentmode start address is: 4 (R1)
0x0246	0xE013    B	L_GPIO_Config29
L_GPIO_Config26:
;__Lib_GPIO_32F10x.c, 169 :: 		
0x0248	0xF0050304  AND	R3, R5, #4
0x024C	0xB133    CBZ	R3, L_GPIO_Config30
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 170 :: 		
0x024E	0xF0050320  AND	R3, R5, #32
0x0252	0xB10B    CBZ	R3, L_GPIO_Config31
;__Lib_GPIO_32F10x.c, 171 :: 		
; currentmode start address is: 4 (R1)
0x0254	0x2104    MOVS	R1, #4
; currentmode end address is: 4 (R1)
0x0256	0xE000    B	L_GPIO_Config32
L_GPIO_Config31:
;__Lib_GPIO_32F10x.c, 173 :: 		
; currentmode start address is: 4 (R1)
0x0258	0x2100    MOVS	R1, #0
; currentmode end address is: 4 (R1)
L_GPIO_Config32:
;__Lib_GPIO_32F10x.c, 174 :: 		
; currentmode start address is: 4 (R1)
0x025A	0xE009    B	L_GPIO_Config33
L_GPIO_Config30:
;__Lib_GPIO_32F10x.c, 175 :: 		
0x025C	0xF0050308  AND	R3, R5, #8
0x0260	0xB133    CBZ	R3, L__GPIO_Config100
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 176 :: 		
0x0262	0xF0050320  AND	R3, R5, #32
0x0266	0xB10B    CBZ	R3, L_GPIO_Config35
;__Lib_GPIO_32F10x.c, 177 :: 		
; currentmode start address is: 4 (R1)
0x0268	0x210C    MOVS	R1, #12
; currentmode end address is: 4 (R1)
0x026A	0xE000    B	L_GPIO_Config36
L_GPIO_Config35:
;__Lib_GPIO_32F10x.c, 179 :: 		
; currentmode start address is: 4 (R1)
0x026C	0x2108    MOVS	R1, #8
; currentmode end address is: 4 (R1)
L_GPIO_Config36:
;__Lib_GPIO_32F10x.c, 180 :: 		
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
0x026E	0xE7FF    B	L_GPIO_Config34
L__GPIO_Config100:
;__Lib_GPIO_32F10x.c, 175 :: 		
;__Lib_GPIO_32F10x.c, 180 :: 		
L_GPIO_Config34:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config33:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config29:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config25:
;__Lib_GPIO_32F10x.c, 182 :: 		
; currentmode start address is: 4 (R1)
0x0270	0x4B4E    LDR	R3, [PC, #312]
0x0272	0xEA050303  AND	R3, R5, R3, LSL #0
0x0276	0xB10B    CBZ	R3, L_GPIO_Config37
;__Lib_GPIO_32F10x.c, 183 :: 		
0x0278	0x2003    MOVS	R0, #3
0x027A	0xE009    B	L_GPIO_Config38
L_GPIO_Config37:
;__Lib_GPIO_32F10x.c, 184 :: 		
0x027C	0xF4057300  AND	R3, R5, #512
0x0280	0xB10B    CBZ	R3, L_GPIO_Config39
;__Lib_GPIO_32F10x.c, 185 :: 		
0x0282	0x2002    MOVS	R0, #2
0x0284	0xE004    B	L_GPIO_Config40
L_GPIO_Config39:
;__Lib_GPIO_32F10x.c, 186 :: 		
0x0286	0xF4056380  AND	R3, R5, #1024
0x028A	0xB10B    CBZ	R3, L__GPIO_Config101
;__Lib_GPIO_32F10x.c, 187 :: 		
0x028C	0x2001    MOVS	R0, #1
; speed end address is: 0 (R0)
0x028E	0xE7FF    B	L_GPIO_Config41
L__GPIO_Config101:
;__Lib_GPIO_32F10x.c, 186 :: 		
;__Lib_GPIO_32F10x.c, 187 :: 		
L_GPIO_Config41:
; speed start address is: 0 (R0)
; speed end address is: 0 (R0)
L_GPIO_Config40:
; speed start address is: 0 (R0)
; speed end address is: 0 (R0)
L_GPIO_Config38:
;__Lib_GPIO_32F10x.c, 189 :: 		
; speed start address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 195 :: 		
0x0290	0xF005030C  AND	R3, R5, #12
0x0294	0xB10B    CBZ	R3, L__GPIO_Config102
;__Lib_GPIO_32F10x.c, 198 :: 		
0x0296	0x4301    ORRS	R1, R0
; speed end address is: 0 (R0)
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 199 :: 		
0x0298	0xE7FF    B	L_GPIO_Config42
L__GPIO_Config102:
;__Lib_GPIO_32F10x.c, 195 :: 		
;__Lib_GPIO_32F10x.c, 199 :: 		
L_GPIO_Config42:
;__Lib_GPIO_32F10x.c, 201 :: 		
; currentmode start address is: 4 (R1)
0x029A	0xF00403FF  AND	R3, R4, #255
0x029E	0xB29B    UXTH	R3, R3
0x02A0	0x2B00    CMP	R3, #0
0x02A2	0xD03B    BEQ	L__GPIO_Config104
;__Lib_GPIO_32F10x.c, 202 :: 		
0x02A4	0x6837    LDR	R7, [R6, #0]
; tmpreg start address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 204 :: 		
; pinpos start address is: 0 (R0)
0x02A6	0x2000    MOVS	R0, #0
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
; currentmode end address is: 4 (R1)
; tmpreg end address is: 28 (R7)
; pinpos end address is: 0 (R0)
; port end address is: 24 (R6)
0x02A8	0xFA1FF884  UXTH	R8, R4
0x02AC	0x4632    MOV	R2, R6
0x02AE	0x462E    MOV	R6, R5
L_GPIO_Config44:
; pinpos start address is: 0 (R0)
; tmpreg start address is: 28 (R7)
; currentmode start address is: 4 (R1)
; port start address is: 8 (R2)
; config start address is: 24 (R6)
; pin_mask start address is: 32 (R8)
0x02B0	0x2808    CMP	R0, #8
0x02B2	0xD22C    BCS	L_GPIO_Config45
;__Lib_GPIO_32F10x.c, 206 :: 		
0x02B4	0xF04F0301  MOV	R3, #1
0x02B8	0xFA03F400  LSL	R4, R3, R0
;__Lib_GPIO_32F10x.c, 208 :: 		
0x02BC	0xEA080304  AND	R3, R8, R4, LSL #0
;__Lib_GPIO_32F10x.c, 210 :: 		
0x02C0	0x42A3    CMP	R3, R4
0x02C2	0xD122    BNE	L__GPIO_Config103
;__Lib_GPIO_32F10x.c, 212 :: 		
0x02C4	0x0085    LSLS	R5, R0, #2
;__Lib_GPIO_32F10x.c, 214 :: 		
0x02C6	0xF04F030F  MOV	R3, #15
0x02CA	0x40AB    LSLS	R3, R5
;__Lib_GPIO_32F10x.c, 215 :: 		
0x02CC	0x43DB    MVN	R3, R3
0x02CE	0xEA070403  AND	R4, R7, R3, LSL #0
; tmpreg end address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 218 :: 		
0x02D2	0xFA01F305  LSL	R3, R1, R5
0x02D6	0xEA440303  ORR	R3, R4, R3, LSL #0
; tmpreg start address is: 20 (R5)
0x02DA	0x461D    MOV	R5, R3
;__Lib_GPIO_32F10x.c, 221 :: 		
0x02DC	0xF4067381  AND	R3, R6, #258
0x02E0	0xF5B37F81  CMP	R3, #258
0x02E4	0xD105    BNE	L_GPIO_Config48
;__Lib_GPIO_32F10x.c, 223 :: 		
0x02E6	0xF2020414  ADDW	R4, R2, #20
0x02EA	0xF04F0301  MOV	R3, #1
0x02EE	0x4083    LSLS	R3, R0
0x02F0	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 224 :: 		
L_GPIO_Config48:
;__Lib_GPIO_32F10x.c, 226 :: 		
0x02F2	0xF0060382  AND	R3, R6, #130
0x02F6	0x2B82    CMP	R3, #130
0x02F8	0xD105    BNE	L_GPIO_Config49
;__Lib_GPIO_32F10x.c, 228 :: 		
0x02FA	0xF2020410  ADDW	R4, R2, #16
0x02FE	0xF04F0301  MOV	R3, #1
0x0302	0x4083    LSLS	R3, R0
0x0304	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 229 :: 		
L_GPIO_Config49:
;__Lib_GPIO_32F10x.c, 230 :: 		
0x0306	0x462F    MOV	R7, R5
0x0308	0xE7FF    B	L_GPIO_Config47
; tmpreg end address is: 20 (R5)
L__GPIO_Config103:
;__Lib_GPIO_32F10x.c, 210 :: 		
;__Lib_GPIO_32F10x.c, 230 :: 		
L_GPIO_Config47:
;__Lib_GPIO_32F10x.c, 204 :: 		
; tmpreg start address is: 28 (R7)
0x030A	0x1C40    ADDS	R0, R0, #1
;__Lib_GPIO_32F10x.c, 231 :: 		
; pinpos end address is: 0 (R0)
0x030C	0xE7D0    B	L_GPIO_Config44
L_GPIO_Config45:
;__Lib_GPIO_32F10x.c, 232 :: 		
0x030E	0x6017    STR	R7, [R2, #0]
; currentmode end address is: 4 (R1)
; port end address is: 8 (R2)
; config end address is: 24 (R6)
; pin_mask end address is: 32 (R8)
; tmpreg end address is: 28 (R7)
0x0310	0xFA1FF088  UXTH	R0, R8
0x0314	0x460F    MOV	R7, R1
0x0316	0x4631    MOV	R1, R6
0x0318	0x4616    MOV	R6, R2
;__Lib_GPIO_32F10x.c, 234 :: 		
0x031A	0xE002    B	L_GPIO_Config43
L__GPIO_Config104:
;__Lib_GPIO_32F10x.c, 201 :: 		
0x031C	0x460F    MOV	R7, R1
0x031E	0x4629    MOV	R1, R5
0x0320	0xB2A0    UXTH	R0, R4
;__Lib_GPIO_32F10x.c, 234 :: 		
L_GPIO_Config43:
;__Lib_GPIO_32F10x.c, 238 :: 		
; currentmode start address is: 28 (R7)
; port start address is: 24 (R6)
; config start address is: 4 (R1)
; pin_mask start address is: 0 (R0)
0x0322	0xF1B00FFF  CMP	R0, #255
0x0326	0xD939    BLS	L_GPIO_Config50
;__Lib_GPIO_32F10x.c, 240 :: 		
0x0328	0x1D33    ADDS	R3, R6, #4
0x032A	0xF8D38000  LDR	R8, [R3, #0]
; tmpreg start address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 241 :: 		
; pinpos start address is: 8 (R2)
0x032E	0x2200    MOVS	R2, #0
; port end address is: 24 (R6)
; tmpreg end address is: 32 (R8)
; pinpos end address is: 8 (R2)
L_GPIO_Config51:
; pinpos start address is: 8 (R2)
; tmpreg start address is: 32 (R8)
; pin_mask start address is: 0 (R0)
; pin_mask end address is: 0 (R0)
; config start address is: 4 (R1)
; config end address is: 4 (R1)
; port start address is: 24 (R6)
; currentmode start address is: 28 (R7)
; currentmode end address is: 28 (R7)
0x0330	0x2A08    CMP	R2, #8
0x0332	0xD230    BCS	L_GPIO_Config52
; pin_mask end address is: 0 (R0)
; config end address is: 4 (R1)
; currentmode end address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 243 :: 		
; currentmode start address is: 28 (R7)
; config start address is: 4 (R1)
; pin_mask start address is: 0 (R0)
0x0334	0xF2020408  ADDW	R4, R2, #8
0x0338	0xF04F0301  MOV	R3, #1
0x033C	0xFA03F404  LSL	R4, R3, R4
;__Lib_GPIO_32F10x.c, 245 :: 		
0x0340	0xEA000304  AND	R3, R0, R4, LSL #0
;__Lib_GPIO_32F10x.c, 246 :: 		
0x0344	0x42A3    CMP	R3, R4
0x0346	0xD124    BNE	L__GPIO_Config105
;__Lib_GPIO_32F10x.c, 248 :: 		
0x0348	0x0095    LSLS	R5, R2, #2
;__Lib_GPIO_32F10x.c, 250 :: 		
0x034A	0xF04F030F  MOV	R3, #15
0x034E	0x40AB    LSLS	R3, R5
;__Lib_GPIO_32F10x.c, 251 :: 		
0x0350	0x43DB    MVN	R3, R3
0x0352	0xEA080803  AND	R8, R8, R3, LSL #0
; tmpreg end address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 254 :: 		
0x0356	0xFA07F305  LSL	R3, R7, R5
0x035A	0xEA480803  ORR	R8, R8, R3, LSL #0
; tmpreg start address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 257 :: 		
0x035E	0xF4017381  AND	R3, R1, #258
0x0362	0xF5B37F81  CMP	R3, #258
0x0366	0xD107    BNE	L_GPIO_Config55
;__Lib_GPIO_32F10x.c, 259 :: 		
0x0368	0xF2060514  ADDW	R5, R6, #20
0x036C	0xF2020408  ADDW	R4, R2, #8
0x0370	0xF04F0301  MOV	R3, #1
0x0374	0x40A3    LSLS	R3, R4
0x0376	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F10x.c, 260 :: 		
L_GPIO_Config55:
;__Lib_GPIO_32F10x.c, 262 :: 		
0x0378	0xF0010382  AND	R3, R1, #130
0x037C	0x2B82    CMP	R3, #130
0x037E	0xD107    BNE	L_GPIO_Config56
;__Lib_GPIO_32F10x.c, 264 :: 		
0x0380	0xF2060510  ADDW	R5, R6, #16
0x0384	0xF2020408  ADDW	R4, R2, #8
0x0388	0xF04F0301  MOV	R3, #1
0x038C	0x40A3    LSLS	R3, R4
0x038E	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F10x.c, 265 :: 		
L_GPIO_Config56:
;__Lib_GPIO_32F10x.c, 266 :: 		
0x0390	0xE7FF    B	L_GPIO_Config54
; tmpreg end address is: 32 (R8)
L__GPIO_Config105:
;__Lib_GPIO_32F10x.c, 246 :: 		
;__Lib_GPIO_32F10x.c, 266 :: 		
L_GPIO_Config54:
;__Lib_GPIO_32F10x.c, 241 :: 		
; tmpreg start address is: 32 (R8)
0x0392	0x1C52    ADDS	R2, R2, #1
;__Lib_GPIO_32F10x.c, 267 :: 		
; pin_mask end address is: 0 (R0)
; config end address is: 4 (R1)
; currentmode end address is: 28 (R7)
; pinpos end address is: 8 (R2)
0x0394	0xE7CC    B	L_GPIO_Config51
L_GPIO_Config52:
;__Lib_GPIO_32F10x.c, 268 :: 		
0x0396	0x1D33    ADDS	R3, R6, #4
; port end address is: 24 (R6)
0x0398	0xF8C38000  STR	R8, [R3, #0]
; tmpreg end address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 269 :: 		
L_GPIO_Config50:
;__Lib_GPIO_32F10x.c, 270 :: 		
L_end_GPIO_Config:
0x039C	0xF8DDE000  LDR	LR, [SP, #0]
0x03A0	0xB001    ADD	SP, SP, #4
0x03A2	0x4770    BX	LR
0x03A4	0xFC00FFFF  	#-1024
0x03A8	0x00140008  	#524308
0x03AC	0x08000008  	#526336
; end of _GPIO_Config
_GPIO_Clk_Enable:
;__Lib_GPIO_32F10x.c, 83 :: 		
; gpio_port start address is: 0 (R0)
0x0130	0xB081    SUB	SP, SP, #4
; gpio_port end address is: 0 (R0)
; gpio_port start address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 85 :: 		
0x0132	0x4919    LDR	R1, [PC, #100]
0x0134	0xEA000101  AND	R1, R0, R1, LSL #0
; gpio_port end address is: 0 (R0)
; prt start address is: 0 (R0)
0x0138	0x4608    MOV	R0, R1
;__Lib_GPIO_32F10x.c, 86 :: 		
; pos start address is: 8 (R2)
0x013A	0x2200    MOVS	R2, #0
;__Lib_GPIO_32F10x.c, 87 :: 		
0x013C	0xE00E    B	L_GPIO_Clk_Enable0
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 88 :: 		
L_GPIO_Clk_Enable2:
; pos start address is: 0 (R0)
0x013E	0x2004    MOVS	R0, #4
; pos end address is: 0 (R0)
0x0140	0xE022    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 89 :: 		
L_GPIO_Clk_Enable3:
; pos start address is: 0 (R0)
0x0142	0x2008    MOVS	R0, #8
; pos end address is: 0 (R0)
0x0144	0xE020    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 90 :: 		
L_GPIO_Clk_Enable4:
; pos start address is: 0 (R0)
0x0146	0x2010    MOVS	R0, #16
; pos end address is: 0 (R0)
0x0148	0xE01E    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 91 :: 		
L_GPIO_Clk_Enable5:
; pos start address is: 0 (R0)
0x014A	0x2020    MOVS	R0, #32
; pos end address is: 0 (R0)
0x014C	0xE01C    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 92 :: 		
L_GPIO_Clk_Enable6:
; pos start address is: 0 (R0)
0x014E	0x2040    MOVS	R0, #64
; pos end address is: 0 (R0)
0x0150	0xE01A    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 93 :: 		
L_GPIO_Clk_Enable7:
; pos start address is: 0 (R0)
0x0152	0x2080    MOVS	R0, #128
; pos end address is: 0 (R0)
0x0154	0xE018    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 94 :: 		
L_GPIO_Clk_Enable8:
; pos start address is: 0 (R0)
0x0156	0xF2401000  MOVW	R0, #256
; pos end address is: 0 (R0)
0x015A	0xE015    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 95 :: 		
L_GPIO_Clk_Enable0:
; pos start address is: 8 (R2)
; prt start address is: 0 (R0)
0x015C	0x490F    LDR	R1, [PC, #60]
0x015E	0x4288    CMP	R0, R1
0x0160	0xD0ED    BEQ	L_GPIO_Clk_Enable2
0x0162	0x490F    LDR	R1, [PC, #60]
0x0164	0x4288    CMP	R0, R1
0x0166	0xD0EC    BEQ	L_GPIO_Clk_Enable3
0x0168	0x490E    LDR	R1, [PC, #56]
0x016A	0x4288    CMP	R0, R1
0x016C	0xD0EB    BEQ	L_GPIO_Clk_Enable4
0x016E	0x490E    LDR	R1, [PC, #56]
0x0170	0x4288    CMP	R0, R1
0x0172	0xD0EA    BEQ	L_GPIO_Clk_Enable5
0x0174	0x490D    LDR	R1, [PC, #52]
0x0176	0x4288    CMP	R0, R1
0x0178	0xD0E9    BEQ	L_GPIO_Clk_Enable6
0x017A	0x490D    LDR	R1, [PC, #52]
0x017C	0x4288    CMP	R0, R1
0x017E	0xD0E8    BEQ	L_GPIO_Clk_Enable7
0x0180	0x490C    LDR	R1, [PC, #48]
0x0182	0x4288    CMP	R0, R1
0x0184	0xD0E7    BEQ	L_GPIO_Clk_Enable8
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
0x0186	0x4610    MOV	R0, R2
L_GPIO_Clk_Enable1:
;__Lib_GPIO_32F10x.c, 97 :: 		
; pos start address is: 0 (R0)
0x0188	0x490B    LDR	R1, [PC, #44]
0x018A	0x6809    LDR	R1, [R1, #0]
0x018C	0xEA410200  ORR	R2, R1, R0, LSL #0
; pos end address is: 0 (R0)
0x0190	0x4909    LDR	R1, [PC, #36]
0x0192	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 98 :: 		
L_end_GPIO_Clk_Enable:
0x0194	0xB001    ADD	SP, SP, #4
0x0196	0x4770    BX	LR
0x0198	0xFC00FFFF  	#-1024
0x019C	0x08004001  	#1073809408
0x01A0	0x0C004001  	#1073810432
0x01A4	0x10004001  	#1073811456
0x01A8	0x14004001  	#1073812480
0x01AC	0x18004001  	#1073813504
0x01B0	0x1C004001  	#1073814528
0x01B4	0x20004001  	#1073815552
0x01B8	0x10184002  	RCC_APB2ENR+0
; end of _GPIO_Clk_Enable
_PWM_TIM4_Init:
;__Lib_PWM_123458.c, 224 :: 		
; freq_hz start address is: 0 (R0)
0x072C	0xB081    SUB	SP, SP, #4
0x072E	0xF8CDE000  STR	LR, [SP, #0]
; freq_hz end address is: 0 (R0)
; freq_hz start address is: 0 (R0)
;__Lib_PWM_123458.c, 225 :: 		
0x0732	0x4601    MOV	R1, R0
; freq_hz end address is: 0 (R0)
0x0734	0x4803    LDR	R0, [PC, #12]
0x0736	0xF7FFFF83  BL	__Lib_PWM_123458_PWM_TIMx_Init+0
;__Lib_PWM_123458.c, 226 :: 		
L_end_PWM_TIM4_Init:
0x073A	0xF8DDE000  LDR	LR, [SP, #0]
0x073E	0xB001    ADD	SP, SP, #4
0x0740	0x4770    BX	LR
0x0742	0xBF00    NOP
0x0744	0x08004000  	TIM4_CR1+0
; end of _PWM_TIM4_Init
_PWM_TIM4_Set_Duty:
;__Lib_PWM_123458.c, 228 :: 		
; channel start address is: 8 (R2)
; inverted start address is: 4 (R1)
; duty_ratio start address is: 0 (R0)
0x0748	0xB081    SUB	SP, SP, #4
0x074A	0xF8CDE000  STR	LR, [SP, #0]
; channel end address is: 8 (R2)
; inverted end address is: 4 (R1)
; duty_ratio end address is: 0 (R0)
; duty_ratio start address is: 0 (R0)
; inverted start address is: 4 (R1)
; channel start address is: 8 (R2)
;__Lib_PWM_123458.c, 229 :: 		
0x074E	0xB2D3    UXTB	R3, R2
; channel end address is: 8 (R2)
0x0750	0xB2CA    UXTB	R2, R1
; inverted end address is: 4 (R1)
0x0752	0xB281    UXTH	R1, R0
; duty_ratio end address is: 0 (R0)
0x0754	0x4803    LDR	R0, [PC, #12]
0x0756	0xF7FFFF05  BL	__Lib_PWM_123458_PWM_TIMx_Set_Duty+0
;__Lib_PWM_123458.c, 230 :: 		
L_end_PWM_TIM4_Set_Duty:
0x075A	0xF8DDE000  LDR	LR, [SP, #0]
0x075E	0xB001    ADD	SP, SP, #4
0x0760	0x4770    BX	LR
0x0762	0xBF00    NOP
0x0764	0x08004000  	TIM4_CR1+0
; end of _PWM_TIM4_Set_Duty
_PWM_TIM4_Start:
;__Lib_PWM_123458.c, 232 :: 		
; module start address is: 4 (R1)
; channel start address is: 0 (R0)
0x0768	0xB081    SUB	SP, SP, #4
0x076A	0xF8CDE000  STR	LR, [SP, #0]
; module end address is: 4 (R1)
; channel end address is: 0 (R0)
; channel start address is: 0 (R0)
; module start address is: 4 (R1)
;__Lib_PWM_123458.c, 233 :: 		
0x076E	0x460A    MOV	R2, R1
; module end address is: 4 (R1)
0x0770	0xB2C1    UXTB	R1, R0
; channel end address is: 0 (R0)
0x0772	0x4803    LDR	R0, [PC, #12]
0x0774	0xF7FFFF1A  BL	__Lib_PWM_123458_PWM_TIMx_Start+0
;__Lib_PWM_123458.c, 234 :: 		
L_end_PWM_TIM4_Start:
0x0778	0xF8DDE000  LDR	LR, [SP, #0]
0x077C	0xB001    ADD	SP, SP, #4
0x077E	0x4770    BX	LR
0x0780	0x08004000  	TIM4_CR1+0
; end of _PWM_TIM4_Start
__Lib_System_101_102_103_InitialSetUpRCCRCC2:
;__Lib_System_101_102_103.c, 369 :: 		
0x0B90	0xB082    SUB	SP, SP, #8
0x0B92	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_System_101_102_103.c, 372 :: 		
; ulRCC_CR start address is: 8 (R2)
0x0B96	0x4A33    LDR	R2, [PC, #204]
;__Lib_System_101_102_103.c, 373 :: 		
; ulRCC_CFGR start address is: 12 (R3)
0x0B98	0x4B33    LDR	R3, [PC, #204]
;__Lib_System_101_102_103.c, 374 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0B9A	0x4934    LDR	R1, [PC, #208]
;__Lib_System_101_102_103.c, 381 :: 		
0x0B9C	0xF64B3080  MOVW	R0, #48000
0x0BA0	0x4281    CMP	R1, R0
0x0BA2	0xD906    BLS	L___Lib_System_101_102_103_InitialSetUpRCCRCC231
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_101_102_103.c, 382 :: 		
0x0BA4	0x4832    LDR	R0, [PC, #200]
0x0BA6	0x6800    LDR	R0, [R0, #0]
0x0BA8	0xF0400102  ORR	R1, R0, #2
0x0BAC	0x4830    LDR	R0, [PC, #192]
0x0BAE	0x6001    STR	R1, [R0, #0]
0x0BB0	0xE011    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC232
L___Lib_System_101_102_103_InitialSetUpRCCRCC231:
;__Lib_System_101_102_103.c, 383 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0BB2	0xF64550C0  MOVW	R0, #24000
0x0BB6	0x4281    CMP	R1, R0
0x0BB8	0xD906    BLS	L___Lib_System_101_102_103_InitialSetUpRCCRCC233
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_101_102_103.c, 384 :: 		
0x0BBA	0x482D    LDR	R0, [PC, #180]
0x0BBC	0x6800    LDR	R0, [R0, #0]
0x0BBE	0xF0400101  ORR	R1, R0, #1
0x0BC2	0x482B    LDR	R0, [PC, #172]
0x0BC4	0x6001    STR	R1, [R0, #0]
0x0BC6	0xE006    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC234
L___Lib_System_101_102_103_InitialSetUpRCCRCC233:
;__Lib_System_101_102_103.c, 386 :: 		
0x0BC8	0x4829    LDR	R0, [PC, #164]
0x0BCA	0x6801    LDR	R1, [R0, #0]
0x0BCC	0xF06F0007  MVN	R0, #7
0x0BD0	0x4001    ANDS	R1, R0
0x0BD2	0x4827    LDR	R0, [PC, #156]
0x0BD4	0x6001    STR	R1, [R0, #0]
L___Lib_System_101_102_103_InitialSetUpRCCRCC234:
L___Lib_System_101_102_103_InitialSetUpRCCRCC232:
;__Lib_System_101_102_103.c, 388 :: 		
0x0BD6	0xF7FFFE7D  BL	__Lib_System_101_102_103_SystemClockSetDefault+0
;__Lib_System_101_102_103.c, 390 :: 		
0x0BDA	0x4826    LDR	R0, [PC, #152]
0x0BDC	0x6003    STR	R3, [R0, #0]
;__Lib_System_101_102_103.c, 391 :: 		
0x0BDE	0x4826    LDR	R0, [PC, #152]
0x0BE0	0xEA020100  AND	R1, R2, R0, LSL #0
0x0BE4	0x4825    LDR	R0, [PC, #148]
0x0BE6	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 393 :: 		
0x0BE8	0xF0020001  AND	R0, R2, #1
0x0BEC	0xB140    CBZ	R0, L___Lib_System_101_102_103_InitialSetUpRCCRCC246
; ulRCC_CFGR end address is: 12 (R3)
; ulRCC_CR end address is: 8 (R2)
0x0BEE	0x4619    MOV	R1, R3
;__Lib_System_101_102_103.c, 394 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC236:
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x0BF0	0x4822    LDR	R0, [PC, #136]
0x0BF2	0x6800    LDR	R0, [R0, #0]
0x0BF4	0xF0000002  AND	R0, R0, #2
0x0BF8	0x2800    CMP	R0, #0
0x0BFA	0xD100    BNE	L___Lib_System_101_102_103_InitialSetUpRCCRCC237
;__Lib_System_101_102_103.c, 395 :: 		
0x0BFC	0xE7F8    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC236
L___Lib_System_101_102_103_InitialSetUpRCCRCC237:
;__Lib_System_101_102_103.c, 396 :: 		
; ulRCC_CFGR end address is: 4 (R1)
0x0BFE	0xE000    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC235
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_101_102_103_InitialSetUpRCCRCC246:
;__Lib_System_101_102_103.c, 393 :: 		
0x0C00	0x4619    MOV	R1, R3
;__Lib_System_101_102_103.c, 396 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC235:
;__Lib_System_101_102_103.c, 398 :: 		
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x0C02	0xF4023080  AND	R0, R2, #65536
0x0C06	0xB148    CBZ	R0, L___Lib_System_101_102_103_InitialSetUpRCCRCC247
; ulRCC_CR end address is: 8 (R2)
; ulRCC_CFGR end address is: 4 (R1)
;__Lib_System_101_102_103.c, 399 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC239:
; ulRCC_CR start address is: 8 (R2)
; ulRCC_CFGR start address is: 4 (R1)
0x0C08	0x481C    LDR	R0, [PC, #112]
0x0C0A	0x6800    LDR	R0, [R0, #0]
0x0C0C	0xF4003000  AND	R0, R0, #131072
0x0C10	0xB900    CBNZ	R0, L___Lib_System_101_102_103_InitialSetUpRCCRCC240
;__Lib_System_101_102_103.c, 400 :: 		
0x0C12	0xE7F9    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC239
L___Lib_System_101_102_103_InitialSetUpRCCRCC240:
;__Lib_System_101_102_103.c, 401 :: 		
0x0C14	0x9201    STR	R2, [SP, #4]
; ulRCC_CFGR end address is: 4 (R1)
0x0C16	0x460A    MOV	R2, R1
0x0C18	0x9901    LDR	R1, [SP, #4]
0x0C1A	0xE002    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC238
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_101_102_103_InitialSetUpRCCRCC247:
;__Lib_System_101_102_103.c, 398 :: 		
0x0C1C	0x9101    STR	R1, [SP, #4]
0x0C1E	0x4611    MOV	R1, R2
0x0C20	0x9A01    LDR	R2, [SP, #4]
;__Lib_System_101_102_103.c, 401 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC238:
;__Lib_System_101_102_103.c, 403 :: 		
; ulRCC_CR start address is: 4 (R1)
; ulRCC_CFGR start address is: 8 (R2)
0x0C22	0xF0017080  AND	R0, R1, #16777216
; ulRCC_CR end address is: 4 (R1)
0x0C26	0xB170    CBZ	R0, L___Lib_System_101_102_103_InitialSetUpRCCRCC248
;__Lib_System_101_102_103.c, 404 :: 		
0x0C28	0x4814    LDR	R0, [PC, #80]
0x0C2A	0x6800    LDR	R0, [R0, #0]
0x0C2C	0xF0407180  ORR	R1, R0, #16777216
0x0C30	0x4812    LDR	R0, [PC, #72]
0x0C32	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 8 (R2)
0x0C34	0x4611    MOV	R1, R2
;__Lib_System_101_102_103.c, 405 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC242:
; ulRCC_CFGR start address is: 4 (R1)
0x0C36	0x4811    LDR	R0, [PC, #68]
0x0C38	0x6800    LDR	R0, [R0, #0]
0x0C3A	0xF0007000  AND	R0, R0, #33554432
0x0C3E	0xB900    CBNZ	R0, L___Lib_System_101_102_103_InitialSetUpRCCRCC243
;__Lib_System_101_102_103.c, 406 :: 		
0x0C40	0xE7F9    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC242
L___Lib_System_101_102_103_InitialSetUpRCCRCC243:
;__Lib_System_101_102_103.c, 407 :: 		
0x0C42	0x460A    MOV	R2, R1
0x0C44	0xE7FF    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC241
; ulRCC_CFGR end address is: 4 (R1)
L___Lib_System_101_102_103_InitialSetUpRCCRCC248:
;__Lib_System_101_102_103.c, 403 :: 		
;__Lib_System_101_102_103.c, 407 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC241:
;__Lib_System_101_102_103.c, 410 :: 		
; ulRCC_CFGR start address is: 8 (R2)
; ulRCC_CFGR end address is: 8 (R2)
L___Lib_System_101_102_103_InitialSetUpRCCRCC244:
; ulRCC_CFGR start address is: 8 (R2)
0x0C46	0x480B    LDR	R0, [PC, #44]
0x0C48	0x6800    LDR	R0, [R0, #0]
0x0C4A	0xF000010C  AND	R1, R0, #12
0x0C4E	0x0090    LSLS	R0, R2, #2
0x0C50	0xF000000C  AND	R0, R0, #12
0x0C54	0x4281    CMP	R1, R0
0x0C56	0xD000    BEQ	L___Lib_System_101_102_103_InitialSetUpRCCRCC245
;__Lib_System_101_102_103.c, 411 :: 		
; ulRCC_CFGR end address is: 8 (R2)
0x0C58	0xE7F5    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC244
L___Lib_System_101_102_103_InitialSetUpRCCRCC245:
;__Lib_System_101_102_103.c, 413 :: 		
L_end_InitialSetUpRCCRCC2:
0x0C5A	0xF8DDE000  LDR	LR, [SP, #0]
0x0C5E	0xB002    ADD	SP, SP, #8
0x0C60	0x4770    BX	LR
0x0C62	0xBF00    NOP
0x0C64	0x00810109  	#17367169
0x0C68	0x80020013  	#1277954
0x0C6C	0x5DC00000  	#24000
0x0C70	0x20004002  	FLASH_ACR+0
0x0C74	0x10044002  	RCC_CFGR+0
0x0C78	0xFFFF000F  	#1048575
0x0C7C	0x10004002  	RCC_CR+0
; end of __Lib_System_101_102_103_InitialSetUpRCCRCC2
__Lib_System_101_102_103_SystemClockSetDefault:
;__Lib_System_101_102_103.c, 348 :: 		
0x08D4	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 351 :: 		
0x08D6	0x480F    LDR	R0, [PC, #60]
0x08D8	0x6800    LDR	R0, [R0, #0]
0x08DA	0xF0400101  ORR	R1, R0, #1
0x08DE	0x480D    LDR	R0, [PC, #52]
0x08E0	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 354 :: 		
0x08E2	0x490D    LDR	R1, [PC, #52]
0x08E4	0x480D    LDR	R0, [PC, #52]
0x08E6	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 357 :: 		
0x08E8	0x480A    LDR	R0, [PC, #40]
0x08EA	0x6801    LDR	R1, [R0, #0]
0x08EC	0x480C    LDR	R0, [PC, #48]
0x08EE	0x4001    ANDS	R1, R0
0x08F0	0x4808    LDR	R0, [PC, #32]
0x08F2	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 360 :: 		
0x08F4	0x4807    LDR	R0, [PC, #28]
0x08F6	0x6801    LDR	R1, [R0, #0]
0x08F8	0xF46F2080  MVN	R0, #262144
0x08FC	0x4001    ANDS	R1, R0
0x08FE	0x4805    LDR	R0, [PC, #20]
0x0900	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 363 :: 		
0x0902	0x4806    LDR	R0, [PC, #24]
0x0904	0x6801    LDR	R1, [R0, #0]
0x0906	0xF46F00FE  MVN	R0, #8323072
0x090A	0x4001    ANDS	R1, R0
0x090C	0x4803    LDR	R0, [PC, #12]
0x090E	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 367 :: 		
L_end_SystemClockSetDefault:
0x0910	0xB001    ADD	SP, SP, #4
0x0912	0x4770    BX	LR
0x0914	0x10004002  	RCC_CR+0
0x0918	0x0000F8FF  	#-117506048
0x091C	0x10044002  	RCC_CFGR+0
0x0920	0xFFFFFEF6  	#-17367041
; end of __Lib_System_101_102_103_SystemClockSetDefault
__Lib_System_101_102_103_InitialSetUpFosc:
;__Lib_System_101_102_103.c, 415 :: 		
0x0990	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 416 :: 		
0x0992	0x4902    LDR	R1, [PC, #8]
0x0994	0x4802    LDR	R0, [PC, #8]
0x0996	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 417 :: 		
L_end_InitialSetUpFosc:
0x0998	0xB001    ADD	SP, SP, #4
0x099A	0x4770    BX	LR
0x099C	0x5DC00000  	#24000
0x09A0	0x00042000  	___System_CLOCK_IN_KHZ+0
; end of __Lib_System_101_102_103_InitialSetUpFosc
___GenExcept:
;__Lib_System_101_102_103.c, 298 :: 		
0x0988	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 299 :: 		
L___GenExcept27:
0x098A	0xE7FE    B	L___GenExcept27
;__Lib_System_101_102_103.c, 300 :: 		
L_end___GenExcept:
0x098C	0xB001    ADD	SP, SP, #4
0x098E	0x4770    BX	LR
; end of ___GenExcept
0x0FE0	0xB500    PUSH	(R14)
0x0FE2	0xF8DFB014  LDR	R11, [PC, #20]
0x0FE6	0xF8DFA014  LDR	R10, [PC, #20]
0x0FEA	0xF8DFC014  LDR	R12, [PC, #20]
0x0FEE	0xF7FFFCC1  BL	2420
0x0FF2	0xBD00    POP	(R15)
0x0FF4	0x4770    BX	LR
0x0FF6	0xBF00    NOP
0x0FF8	0x00002000  	#536870912
0x0FFC	0x00022000  	#536870914
0x1000	0x05AA0000  	#1450
0x1060	0xB500    PUSH	(R14)
0x1062	0xF8DFB010  LDR	R11, [PC, #16]
0x1066	0xF8DFA010  LDR	R10, [PC, #16]
0x106A	0xF7FFFC5B  BL	2340
0x106E	0xBD00    POP	(R15)
0x1070	0x4770    BX	LR
0x1072	0xBF00    NOP
0x1074	0x00002000  	#536870912
0x1078	0x00082000  	#536870920
;Ex_3.c,0 :: ?ICS_pwm_val [2]
0x05AA	0x0000 ;?ICS_pwm_val+0
; end of ?ICS_pwm_val
;__Lib_GPIO_32F10x_Defs.c,466 :: __GPIO_MODULE_TIM4_CH2_PB7 [108]
0x0C80	0x00000017 ;__GPIO_MODULE_TIM4_CH2_PB7+0
0x0C84	0xFFFFFFFF ;__GPIO_MODULE_TIM4_CH2_PB7+4
0x0C88	0x00000000 ;__GPIO_MODULE_TIM4_CH2_PB7+8
0x0C8C	0x00000000 ;__GPIO_MODULE_TIM4_CH2_PB7+12
0x0C90	0x00000000 ;__GPIO_MODULE_TIM4_CH2_PB7+16
0x0C94	0x00000000 ;__GPIO_MODULE_TIM4_CH2_PB7+20
0x0C98	0x00000000 ;__GPIO_MODULE_TIM4_CH2_PB7+24
0x0C9C	0x00000000 ;__GPIO_MODULE_TIM4_CH2_PB7+28
0x0CA0	0x00000000 ;__GPIO_MODULE_TIM4_CH2_PB7+32
0x0CA4	0x00000000 ;__GPIO_MODULE_TIM4_CH2_PB7+36
0x0CA8	0x00000000 ;__GPIO_MODULE_TIM4_CH2_PB7+40
0x0CAC	0x00000000 ;__GPIO_MODULE_TIM4_CH2_PB7+44
0x0CB0	0x00000000 ;__GPIO_MODULE_TIM4_CH2_PB7+48
0x0CB4	0x00000818 ;__GPIO_MODULE_TIM4_CH2_PB7+52
0x0CB8	0x00000000 ;__GPIO_MODULE_TIM4_CH2_PB7+56
0x0CBC	0x00000000 ;__GPIO_MODULE_TIM4_CH2_PB7+60
0x0CC0	0x00000000 ;__GPIO_MODULE_TIM4_CH2_PB7+64
0x0CC4	0x00000000 ;__GPIO_MODULE_TIM4_CH2_PB7+68
0x0CC8	0x00000000 ;__GPIO_MODULE_TIM4_CH2_PB7+72
0x0CCC	0x00000000 ;__GPIO_MODULE_TIM4_CH2_PB7+76
0x0CD0	0x00000000 ;__GPIO_MODULE_TIM4_CH2_PB7+80
0x0CD4	0x00000000 ;__GPIO_MODULE_TIM4_CH2_PB7+84
0x0CD8	0x00000000 ;__GPIO_MODULE_TIM4_CH2_PB7+88
0x0CDC	0x00000000 ;__GPIO_MODULE_TIM4_CH2_PB7+92
0x0CE0	0x00000000 ;__GPIO_MODULE_TIM4_CH2_PB7+96
0x0CE4	0x00000000 ;__GPIO_MODULE_TIM4_CH2_PB7+100
0x0CE8	0x00001000 ;__GPIO_MODULE_TIM4_CH2_PB7+104
; end of __GPIO_MODULE_TIM4_CH2_PB7
;__Lib_GPIO_32F10x_Defs.c,461 :: __GPIO_MODULE_TIM4_CH1_PB6 [108]
0x0CEC	0x00000016 ;__GPIO_MODULE_TIM4_CH1_PB6+0
0x0CF0	0xFFFFFFFF ;__GPIO_MODULE_TIM4_CH1_PB6+4
0x0CF4	0x00000000 ;__GPIO_MODULE_TIM4_CH1_PB6+8
0x0CF8	0x00000000 ;__GPIO_MODULE_TIM4_CH1_PB6+12
0x0CFC	0x00000000 ;__GPIO_MODULE_TIM4_CH1_PB6+16
0x0D00	0x00000000 ;__GPIO_MODULE_TIM4_CH1_PB6+20
0x0D04	0x00000000 ;__GPIO_MODULE_TIM4_CH1_PB6+24
0x0D08	0x00000000 ;__GPIO_MODULE_TIM4_CH1_PB6+28
0x0D0C	0x00000000 ;__GPIO_MODULE_TIM4_CH1_PB6+32
0x0D10	0x00000000 ;__GPIO_MODULE_TIM4_CH1_PB6+36
0x0D14	0x00000000 ;__GPIO_MODULE_TIM4_CH1_PB6+40
0x0D18	0x00000000 ;__GPIO_MODULE_TIM4_CH1_PB6+44
0x0D1C	0x00000000 ;__GPIO_MODULE_TIM4_CH1_PB6+48
0x0D20	0x00000818 ;__GPIO_MODULE_TIM4_CH1_PB6+52
0x0D24	0x00000000 ;__GPIO_MODULE_TIM4_CH1_PB6+56
0x0D28	0x00000000 ;__GPIO_MODULE_TIM4_CH1_PB6+60
0x0D2C	0x00000000 ;__GPIO_MODULE_TIM4_CH1_PB6+64
0x0D30	0x00000000 ;__GPIO_MODULE_TIM4_CH1_PB6+68
0x0D34	0x00000000 ;__GPIO_MODULE_TIM4_CH1_PB6+72
0x0D38	0x00000000 ;__GPIO_MODULE_TIM4_CH1_PB6+76
0x0D3C	0x00000000 ;__GPIO_MODULE_TIM4_CH1_PB6+80
0x0D40	0x00000000 ;__GPIO_MODULE_TIM4_CH1_PB6+84
0x0D44	0x00000000 ;__GPIO_MODULE_TIM4_CH1_PB6+88
0x0D48	0x00000000 ;__GPIO_MODULE_TIM4_CH1_PB6+92
0x0D4C	0x00000000 ;__GPIO_MODULE_TIM4_CH1_PB6+96
0x0D50	0x00000000 ;__GPIO_MODULE_TIM4_CH1_PB6+100
0x0D54	0x00001000 ;__GPIO_MODULE_TIM4_CH1_PB6+104
; end of __GPIO_MODULE_TIM4_CH1_PB6
;__Lib_GPIO_32F10x_Defs.c,476 :: __GPIO_MODULE_TIM4_CH4_PB9 [108]
0x0D58	0x00000019 ;__GPIO_MODULE_TIM4_CH4_PB9+0
0x0D5C	0xFFFFFFFF ;__GPIO_MODULE_TIM4_CH4_PB9+4
0x0D60	0x00000000 ;__GPIO_MODULE_TIM4_CH4_PB9+8
0x0D64	0x00000000 ;__GPIO_MODULE_TIM4_CH4_PB9+12
0x0D68	0x00000000 ;__GPIO_MODULE_TIM4_CH4_PB9+16
0x0D6C	0x00000000 ;__GPIO_MODULE_TIM4_CH4_PB9+20
0x0D70	0x00000000 ;__GPIO_MODULE_TIM4_CH4_PB9+24
0x0D74	0x00000000 ;__GPIO_MODULE_TIM4_CH4_PB9+28
0x0D78	0x00000000 ;__GPIO_MODULE_TIM4_CH4_PB9+32
0x0D7C	0x00000000 ;__GPIO_MODULE_TIM4_CH4_PB9+36
0x0D80	0x00000000 ;__GPIO_MODULE_TIM4_CH4_PB9+40
0x0D84	0x00000000 ;__GPIO_MODULE_TIM4_CH4_PB9+44
0x0D88	0x00000000 ;__GPIO_MODULE_TIM4_CH4_PB9+48
0x0D8C	0x00000818 ;__GPIO_MODULE_TIM4_CH4_PB9+52
0x0D90	0x00000000 ;__GPIO_MODULE_TIM4_CH4_PB9+56
0x0D94	0x00000000 ;__GPIO_MODULE_TIM4_CH4_PB9+60
0x0D98	0x00000000 ;__GPIO_MODULE_TIM4_CH4_PB9+64
0x0D9C	0x00000000 ;__GPIO_MODULE_TIM4_CH4_PB9+68
0x0DA0	0x00000000 ;__GPIO_MODULE_TIM4_CH4_PB9+72
0x0DA4	0x00000000 ;__GPIO_MODULE_TIM4_CH4_PB9+76
0x0DA8	0x00000000 ;__GPIO_MODULE_TIM4_CH4_PB9+80
0x0DAC	0x00000000 ;__GPIO_MODULE_TIM4_CH4_PB9+84
0x0DB0	0x00000000 ;__GPIO_MODULE_TIM4_CH4_PB9+88
0x0DB4	0x00000000 ;__GPIO_MODULE_TIM4_CH4_PB9+92
0x0DB8	0x00000000 ;__GPIO_MODULE_TIM4_CH4_PB9+96
0x0DBC	0x00000000 ;__GPIO_MODULE_TIM4_CH4_PB9+100
0x0DC0	0x00001000 ;__GPIO_MODULE_TIM4_CH4_PB9+104
; end of __GPIO_MODULE_TIM4_CH4_PB9
;__Lib_GPIO_32F10x_Defs.c,471 :: __GPIO_MODULE_TIM4_CH3_PB8 [108]
0x0DC4	0x00000018 ;__GPIO_MODULE_TIM4_CH3_PB8+0
0x0DC8	0xFFFFFFFF ;__GPIO_MODULE_TIM4_CH3_PB8+4
0x0DCC	0x00000000 ;__GPIO_MODULE_TIM4_CH3_PB8+8
0x0DD0	0x00000000 ;__GPIO_MODULE_TIM4_CH3_PB8+12
0x0DD4	0x00000000 ;__GPIO_MODULE_TIM4_CH3_PB8+16
0x0DD8	0x00000000 ;__GPIO_MODULE_TIM4_CH3_PB8+20
0x0DDC	0x00000000 ;__GPIO_MODULE_TIM4_CH3_PB8+24
0x0DE0	0x00000000 ;__GPIO_MODULE_TIM4_CH3_PB8+28
0x0DE4	0x00000000 ;__GPIO_MODULE_TIM4_CH3_PB8+32
0x0DE8	0x00000000 ;__GPIO_MODULE_TIM4_CH3_PB8+36
0x0DEC	0x00000000 ;__GPIO_MODULE_TIM4_CH3_PB8+40
0x0DF0	0x00000000 ;__GPIO_MODULE_TIM4_CH3_PB8+44
0x0DF4	0x00000000 ;__GPIO_MODULE_TIM4_CH3_PB8+48
0x0DF8	0x00000818 ;__GPIO_MODULE_TIM4_CH3_PB8+52
0x0DFC	0x00000000 ;__GPIO_MODULE_TIM4_CH3_PB8+56
0x0E00	0x00000000 ;__GPIO_MODULE_TIM4_CH3_PB8+60
0x0E04	0x00000000 ;__GPIO_MODULE_TIM4_CH3_PB8+64
0x0E08	0x00000000 ;__GPIO_MODULE_TIM4_CH3_PB8+68
0x0E0C	0x00000000 ;__GPIO_MODULE_TIM4_CH3_PB8+72
0x0E10	0x00000000 ;__GPIO_MODULE_TIM4_CH3_PB8+76
0x0E14	0x00000000 ;__GPIO_MODULE_TIM4_CH3_PB8+80
0x0E18	0x00000000 ;__GPIO_MODULE_TIM4_CH3_PB8+84
0x0E1C	0x00000000 ;__GPIO_MODULE_TIM4_CH3_PB8+88
0x0E20	0x00000000 ;__GPIO_MODULE_TIM4_CH3_PB8+92
0x0E24	0x00000000 ;__GPIO_MODULE_TIM4_CH3_PB8+96
0x0E28	0x00000000 ;__GPIO_MODULE_TIM4_CH3_PB8+100
0x0E2C	0x00001000 ;__GPIO_MODULE_TIM4_CH3_PB8+104
; end of __GPIO_MODULE_TIM4_CH3_PB8
;__Lib_GPIO_32F10x_Defs.c,414 :: __GPIO_MODULE_TIM3_CH2_PC7 [108]
0x0E30	0x00000027 ;__GPIO_MODULE_TIM3_CH2_PC7+0
0x0E34	0xFFFFFFFF ;__GPIO_MODULE_TIM3_CH2_PC7+4
0x0E38	0x00000000 ;__GPIO_MODULE_TIM3_CH2_PC7+8
0x0E3C	0x00000000 ;__GPIO_MODULE_TIM3_CH2_PC7+12
0x0E40	0x00000000 ;__GPIO_MODULE_TIM3_CH2_PC7+16
0x0E44	0x00000000 ;__GPIO_MODULE_TIM3_CH2_PC7+20
0x0E48	0x00000000 ;__GPIO_MODULE_TIM3_CH2_PC7+24
0x0E4C	0x00000000 ;__GPIO_MODULE_TIM3_CH2_PC7+28
0x0E50	0x00000000 ;__GPIO_MODULE_TIM3_CH2_PC7+32
0x0E54	0x00000000 ;__GPIO_MODULE_TIM3_CH2_PC7+36
0x0E58	0x00000000 ;__GPIO_MODULE_TIM3_CH2_PC7+40
0x0E5C	0x00000000 ;__GPIO_MODULE_TIM3_CH2_PC7+44
0x0E60	0x00000000 ;__GPIO_MODULE_TIM3_CH2_PC7+48
0x0E64	0x00000818 ;__GPIO_MODULE_TIM3_CH2_PC7+52
0x0E68	0x00000000 ;__GPIO_MODULE_TIM3_CH2_PC7+56
0x0E6C	0x00000000 ;__GPIO_MODULE_TIM3_CH2_PC7+60
0x0E70	0x00000000 ;__GPIO_MODULE_TIM3_CH2_PC7+64
0x0E74	0x00000000 ;__GPIO_MODULE_TIM3_CH2_PC7+68
0x0E78	0x00000000 ;__GPIO_MODULE_TIM3_CH2_PC7+72
0x0E7C	0x00000000 ;__GPIO_MODULE_TIM3_CH2_PC7+76
0x0E80	0x00000000 ;__GPIO_MODULE_TIM3_CH2_PC7+80
0x0E84	0x00000000 ;__GPIO_MODULE_TIM3_CH2_PC7+84
0x0E88	0x00000000 ;__GPIO_MODULE_TIM3_CH2_PC7+88
0x0E8C	0x00000000 ;__GPIO_MODULE_TIM3_CH2_PC7+92
0x0E90	0x00000000 ;__GPIO_MODULE_TIM3_CH2_PC7+96
0x0E94	0x00000000 ;__GPIO_MODULE_TIM3_CH2_PC7+100
0x0E98	0x081A0C00 ;__GPIO_MODULE_TIM3_CH2_PC7+104
; end of __GPIO_MODULE_TIM3_CH2_PC7
;__Lib_GPIO_32F10x_Defs.c,409 :: __GPIO_MODULE_TIM3_CH1_PC6 [108]
0x0E9C	0x00000026 ;__GPIO_MODULE_TIM3_CH1_PC6+0
0x0EA0	0xFFFFFFFF ;__GPIO_MODULE_TIM3_CH1_PC6+4
0x0EA4	0x00000000 ;__GPIO_MODULE_TIM3_CH1_PC6+8
0x0EA8	0x00000000 ;__GPIO_MODULE_TIM3_CH1_PC6+12
0x0EAC	0x00000000 ;__GPIO_MODULE_TIM3_CH1_PC6+16
0x0EB0	0x00000000 ;__GPIO_MODULE_TIM3_CH1_PC6+20
0x0EB4	0x00000000 ;__GPIO_MODULE_TIM3_CH1_PC6+24
0x0EB8	0x00000000 ;__GPIO_MODULE_TIM3_CH1_PC6+28
0x0EBC	0x00000000 ;__GPIO_MODULE_TIM3_CH1_PC6+32
0x0EC0	0x00000000 ;__GPIO_MODULE_TIM3_CH1_PC6+36
0x0EC4	0x00000000 ;__GPIO_MODULE_TIM3_CH1_PC6+40
0x0EC8	0x00000000 ;__GPIO_MODULE_TIM3_CH1_PC6+44
0x0ECC	0x00000000 ;__GPIO_MODULE_TIM3_CH1_PC6+48
0x0ED0	0x00000818 ;__GPIO_MODULE_TIM3_CH1_PC6+52
0x0ED4	0x00000000 ;__GPIO_MODULE_TIM3_CH1_PC6+56
0x0ED8	0x00000000 ;__GPIO_MODULE_TIM3_CH1_PC6+60
0x0EDC	0x00000000 ;__GPIO_MODULE_TIM3_CH1_PC6+64
0x0EE0	0x00000000 ;__GPIO_MODULE_TIM3_CH1_PC6+68
0x0EE4	0x00000000 ;__GPIO_MODULE_TIM3_CH1_PC6+72
0x0EE8	0x00000000 ;__GPIO_MODULE_TIM3_CH1_PC6+76
0x0EEC	0x00000000 ;__GPIO_MODULE_TIM3_CH1_PC6+80
0x0EF0	0x00000000 ;__GPIO_MODULE_TIM3_CH1_PC6+84
0x0EF4	0x00000000 ;__GPIO_MODULE_TIM3_CH1_PC6+88
0x0EF8	0x00000000 ;__GPIO_MODULE_TIM3_CH1_PC6+92
0x0EFC	0x00000000 ;__GPIO_MODULE_TIM3_CH1_PC6+96
0x0F00	0x00000000 ;__GPIO_MODULE_TIM3_CH1_PC6+100
0x0F04	0x081A0C00 ;__GPIO_MODULE_TIM3_CH1_PC6+104
; end of __GPIO_MODULE_TIM3_CH1_PC6
;__Lib_GPIO_32F10x_Defs.c,424 :: __GPIO_MODULE_TIM3_CH4_PC9 [108]
0x0F08	0x00000029 ;__GPIO_MODULE_TIM3_CH4_PC9+0
0x0F0C	0xFFFFFFFF ;__GPIO_MODULE_TIM3_CH4_PC9+4
0x0F10	0x00000000 ;__GPIO_MODULE_TIM3_CH4_PC9+8
0x0F14	0x00000000 ;__GPIO_MODULE_TIM3_CH4_PC9+12
0x0F18	0x00000000 ;__GPIO_MODULE_TIM3_CH4_PC9+16
0x0F1C	0x00000000 ;__GPIO_MODULE_TIM3_CH4_PC9+20
0x0F20	0x00000000 ;__GPIO_MODULE_TIM3_CH4_PC9+24
0x0F24	0x00000000 ;__GPIO_MODULE_TIM3_CH4_PC9+28
0x0F28	0x00000000 ;__GPIO_MODULE_TIM3_CH4_PC9+32
0x0F2C	0x00000000 ;__GPIO_MODULE_TIM3_CH4_PC9+36
0x0F30	0x00000000 ;__GPIO_MODULE_TIM3_CH4_PC9+40
0x0F34	0x00000000 ;__GPIO_MODULE_TIM3_CH4_PC9+44
0x0F38	0x00000000 ;__GPIO_MODULE_TIM3_CH4_PC9+48
0x0F3C	0x00000818 ;__GPIO_MODULE_TIM3_CH4_PC9+52
0x0F40	0x00000000 ;__GPIO_MODULE_TIM3_CH4_PC9+56
0x0F44	0x00000000 ;__GPIO_MODULE_TIM3_CH4_PC9+60
0x0F48	0x00000000 ;__GPIO_MODULE_TIM3_CH4_PC9+64
0x0F4C	0x00000000 ;__GPIO_MODULE_TIM3_CH4_PC9+68
0x0F50	0x00000000 ;__GPIO_MODULE_TIM3_CH4_PC9+72
0x0F54	0x00000000 ;__GPIO_MODULE_TIM3_CH4_PC9+76
0x0F58	0x00000000 ;__GPIO_MODULE_TIM3_CH4_PC9+80
0x0F5C	0x00000000 ;__GPIO_MODULE_TIM3_CH4_PC9+84
0x0F60	0x00000000 ;__GPIO_MODULE_TIM3_CH4_PC9+88
0x0F64	0x00000000 ;__GPIO_MODULE_TIM3_CH4_PC9+92
0x0F68	0x00000000 ;__GPIO_MODULE_TIM3_CH4_PC9+96
0x0F6C	0x00000000 ;__GPIO_MODULE_TIM3_CH4_PC9+100
0x0F70	0x081A0C00 ;__GPIO_MODULE_TIM3_CH4_PC9+104
; end of __GPIO_MODULE_TIM3_CH4_PC9
;__Lib_GPIO_32F10x_Defs.c,419 :: __GPIO_MODULE_TIM3_CH3_PC8 [108]
0x0F74	0x00000028 ;__GPIO_MODULE_TIM3_CH3_PC8+0
0x0F78	0xFFFFFFFF ;__GPIO_MODULE_TIM3_CH3_PC8+4
0x0F7C	0x00000000 ;__GPIO_MODULE_TIM3_CH3_PC8+8
0x0F80	0x00000000 ;__GPIO_MODULE_TIM3_CH3_PC8+12
0x0F84	0x00000000 ;__GPIO_MODULE_TIM3_CH3_PC8+16
0x0F88	0x00000000 ;__GPIO_MODULE_TIM3_CH3_PC8+20
0x0F8C	0x00000000 ;__GPIO_MODULE_TIM3_CH3_PC8+24
0x0F90	0x00000000 ;__GPIO_MODULE_TIM3_CH3_PC8+28
0x0F94	0x00000000 ;__GPIO_MODULE_TIM3_CH3_PC8+32
0x0F98	0x00000000 ;__GPIO_MODULE_TIM3_CH3_PC8+36
0x0F9C	0x00000000 ;__GPIO_MODULE_TIM3_CH3_PC8+40
0x0FA0	0x00000000 ;__GPIO_MODULE_TIM3_CH3_PC8+44
0x0FA4	0x00000000 ;__GPIO_MODULE_TIM3_CH3_PC8+48
0x0FA8	0x00000818 ;__GPIO_MODULE_TIM3_CH3_PC8+52
0x0FAC	0x00000000 ;__GPIO_MODULE_TIM3_CH3_PC8+56
0x0FB0	0x00000000 ;__GPIO_MODULE_TIM3_CH3_PC8+60
0x0FB4	0x00000000 ;__GPIO_MODULE_TIM3_CH3_PC8+64
0x0FB8	0x00000000 ;__GPIO_MODULE_TIM3_CH3_PC8+68
0x0FBC	0x00000000 ;__GPIO_MODULE_TIM3_CH3_PC8+72
0x0FC0	0x00000000 ;__GPIO_MODULE_TIM3_CH3_PC8+76
0x0FC4	0x00000000 ;__GPIO_MODULE_TIM3_CH3_PC8+80
0x0FC8	0x00000000 ;__GPIO_MODULE_TIM3_CH3_PC8+84
0x0FCC	0x00000000 ;__GPIO_MODULE_TIM3_CH3_PC8+88
0x0FD0	0x00000000 ;__GPIO_MODULE_TIM3_CH3_PC8+92
0x0FD4	0x00000000 ;__GPIO_MODULE_TIM3_CH3_PC8+96
0x0FD8	0x00000000 ;__GPIO_MODULE_TIM3_CH3_PC8+100
0x0FDC	0x081A0C00 ;__GPIO_MODULE_TIM3_CH3_PC8+104
; end of __GPIO_MODULE_TIM3_CH3_PC8
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0130     [140]    _GPIO_Clk_Enable
0x01BC     [500]    _GPIO_Config
0x03B0     [152]    __Lib_GPIO_32F10x_GPIO_Configure_Pin
0x0448      [12]    _Get_Fosc_kHz
0x0454     [272]    _GPIO_Alternate_Function_Enable
0x0564      [70]    __Lib_PWM_123458_PWM_TIMx_Set_Duty
0x05AC     [146]    __Lib_PWM_123458_PWM_TIMx_Start
0x0640     [236]    __Lib_PWM_123458_PWM_TIMx_Init
0x072C      [28]    _PWM_TIM4_Init
0x0748      [32]    _PWM_TIM4_Set_Duty
0x0768      [28]    _PWM_TIM4_Start
0x0784      [32]    _PWM_TIM3_Set_Duty
0x07A4      [28]    _PWM_TIM3_Init
0x07C0      [28]    _PWM_TIM3_Start
0x07DC     [248]    _setup_PWMs
0x08D4      [80]    __Lib_System_101_102_103_SystemClockSetDefault
0x0924      [58]    ___FillZeros
0x0960      [18]    _setup
0x0974      [20]    ___CC2DW
0x0988       [8]    ___GenExcept
0x0990      [20]    __Lib_System_101_102_103_InitialSetUpFosc
0x09A4     [492]    _main
0x0B90     [240]    __Lib_System_101_102_103_InitialSetUpRCCRCC2
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x20000000       [2]    _pwm_val
0x20000004       [4]    ___System_CLOCK_IN_KHZ
//** Constants locations ** 
//ADDRESS    SIZE    CONSTANT
//----------------------------------------------
0x05AA       [2]    ?ICS_pwm_val
0x0C80     [108]    __GPIO_MODULE_TIM4_CH2_PB7
0x0CEC     [108]    __GPIO_MODULE_TIM4_CH1_PB6
0x0D58     [108]    __GPIO_MODULE_TIM4_CH4_PB9
0x0DC4     [108]    __GPIO_MODULE_TIM4_CH3_PB8
0x0E30     [108]    __GPIO_MODULE_TIM3_CH2_PC7
0x0E9C     [108]    __GPIO_MODULE_TIM3_CH1_PC6
0x0F08     [108]    __GPIO_MODULE_TIM3_CH4_PC9
0x0F74     [108]    __GPIO_MODULE_TIM3_CH3_PC8
