
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.036370                       # Number of seconds simulated
sim_ticks                                 36370416408                       # Number of ticks simulated
final_tick                               565934796345                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 261958                       # Simulator instruction rate (inst/s)
host_op_rate                                   339259                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2948951                       # Simulator tick rate (ticks/s)
host_mem_usage                               16913116                       # Number of bytes of host memory used
host_seconds                                 12333.34                       # Real time elapsed on the host
sim_insts                                  3230819454                       # Number of instructions simulated
sim_ops                                    4184195265                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2157952                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         2176                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       525952                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1843840                       # Number of bytes read from this memory
system.physmem.bytes_read::total              4533120                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         2176                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1177472                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1177472                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        16859                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           17                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         4109                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        14405                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 35415                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            9199                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 9199                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        35193                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     59332617                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        59829                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     14460984                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        52790                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     50696148                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               124637561                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        35193                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        59829                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        52790                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             147812                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          32374444                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               32374444                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          32374444                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        35193                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     59332617                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        59829                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     14460984                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        52790                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     50696148                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              157012005                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                87219225                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        30985028                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25413865                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2015171                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13267899                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12100433                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3164752                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87208                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     32035117                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             170202398                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           30985028                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15265185                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             36588379                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10817171                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       7394421                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15674633                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       806802                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     84787110                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.467008                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.326844                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        48198731     56.85%     56.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3648432      4.30%     61.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3196919      3.77%     64.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3442692      4.06%     68.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3023633      3.57%     72.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1582321      1.87%     74.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1029200      1.21%     75.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2702640      3.19%     78.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        17962542     21.19%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     84787110                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.355255                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.951432                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        33699938                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6976906                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         34804433                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       543079                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8762745                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5076711                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6672                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     201866352                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51033                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8762745                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35363654                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        3338303                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       940257                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         33649757                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2732386                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     195047345                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        14609                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1703674                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       752045                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents           79                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    270851005                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    909563145                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    909563145                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       102591741                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33810                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17780                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          7260647                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     19250089                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     10032510                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       241498                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3482989                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         183953719                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33787                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        147822407                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       284574                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     60989286                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    186452852                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1743                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     84787110                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.743454                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.905278                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     30512558     35.99%     35.99% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     17793525     20.99%     56.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12129312     14.31%     71.28% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7652657      9.03%     80.30% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7486950      8.83%     89.14% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4449111      5.25%     94.38% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3373030      3.98%     98.36% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       738984      0.87%     99.23% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       650983      0.77%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     84787110                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        1082534     70.10%     70.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult            42      0.00%     70.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     70.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     70.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     70.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     70.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     70.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     70.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     70.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     70.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     70.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     70.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     70.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     70.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     70.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     70.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     70.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     70.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     70.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     70.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     70.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     70.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     70.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     70.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     70.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     70.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     70.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     70.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        203306     13.17%     83.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       258318     16.73%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    121622587     82.28%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2016013      1.36%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     15755939     10.66%     94.31% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      8411846      5.69%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     147822407                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.694837                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1544200                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010446                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    382260694                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    244977850                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    143679181                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149366607                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       265320                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7037960                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          561                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         1078                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2290837                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          573                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8762745                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        2548964                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       161455                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    183987506                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       310021                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     19250089                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     10032510                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17765                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        115948                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         6691                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         1078                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1233603                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1126641                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2360244                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    145247456                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14811578                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2574947                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            22989811                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20589811                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           8178233                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.665315                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             143825113                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            143679181                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         93756486                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        261759794                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.647334                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.358178                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421920                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     61569487                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2040787                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     76024365                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.610298                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.165951                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     30707735     40.39%     40.39% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20449729     26.90%     67.29% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8374556     11.02%     78.31% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4291354      5.64%     83.95% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3692188      4.86%     88.81% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1819416      2.39%     91.20% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      2009769      2.64%     93.84% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1012373      1.33%     95.18% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3667245      4.82%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     76024365                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421920                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953799                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212129                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146126                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3667245                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           256348527                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          376753717                       # The number of ROB writes
system.switch_cpus0.timesIdled                  42686                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2432115                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421920                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.872192                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.872192                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.146536                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.146536                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       655839475                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      197092806                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      189322782                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                87219225                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        32679728                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     26663576                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2181460                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     13850267                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        12875777                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3381384                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        95904                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     33873377                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             177552857                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           32679728                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     16257161                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             38486980                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       11381832                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5385996                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles            8                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         16492685                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       843128                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     86928714                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.525863                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.335517                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        48441734     55.73%     55.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         3161359      3.64%     59.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         4713950      5.42%     64.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3281598      3.78%     68.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2289904      2.63%     71.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2238312      2.57%     73.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1364512      1.57%     75.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2901066      3.34%     78.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        18536279     21.32%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     86928714                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.374685                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.035708                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        34830331                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5625214                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         36754925                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       536170                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       9182068                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5503131                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          324                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     212685618                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1651                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       9182068                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        36780589                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         506814                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      2301712                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         35301138                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2856388                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     206368061                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents       1191098                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       971984                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    289489485                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    960648654                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    960648654                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    178237411                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       111252074                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        37244                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17764                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          8477105                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     18923838                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9686395                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       115199                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      3145219                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         192330618                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        35470                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        153655311                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       304470                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     64101237                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    196183380                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           58                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     86928714                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.767601                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.915072                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     31283888     35.99%     35.99% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     17233501     19.82%     55.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12671199     14.58%     70.39% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8321691      9.57%     79.96% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8334714      9.59%     89.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      4024996      4.63%     94.18% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3574908      4.11%     98.29% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       669481      0.77%     99.06% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       814336      0.94%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     86928714                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         838142     71.24%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        165850     14.10%     85.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       172534     14.66%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    128533110     83.65%     83.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1940001      1.26%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17705      0.01%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     15104642      9.83%     94.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      8059853      5.25%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     153655311                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.761714                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1176526                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.007657                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    395720332                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    256467727                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    149405620                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     154831837                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       480269                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      7342211                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         6470                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          403                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2321629                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       9182068                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         261684                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        50187                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    192366090                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       664105                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     18923838                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9686395                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17764                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         42629                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          403                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1330840                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1185357                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2516197                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    150832124                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     14112967                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2823187                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21978825                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        21434045                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7865858                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.729345                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             149470172                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            149405620                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         96808559                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        275064060                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.712990                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.351949                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    103631937                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    127740947                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     64625352                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        35412                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2198942                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     77746646                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.643041                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.172580                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     29935913     38.50%     38.50% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     22171346     28.52%     67.02% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8376062     10.77%     77.80% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4689256      6.03%     83.83% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3981986      5.12%     88.95% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1780787      2.29%     91.24% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1705366      2.19%     93.43% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1161806      1.49%     94.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3944124      5.07%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     77746646                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    103631937                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     127740947                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18946393                       # Number of memory references committed
system.switch_cpus1.commit.loads             11581627                       # Number of loads committed
system.switch_cpus1.commit.membars              17706                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18533851                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        114999724                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2642034                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3944124                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           266168821                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          393920484                       # The number of ROB writes
system.switch_cpus1.timesIdled                  17510                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 290511                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          103631937                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            127740947                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    103631937                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.841625                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.841625                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.188178                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.188178                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       677419193                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      207855528                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      195456403                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         35412                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                87219225                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        31048378                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     27148535                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1963574                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     15581517                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        14938626                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2231657                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        61928                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     36614945                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             172796662                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           31048378                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     17170283                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             35575209                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        9639008                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       4364303                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           30                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         18048267                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       777331                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     84218724                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.361555                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.169644                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        48643515     57.76%     57.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         1760049      2.09%     59.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         3225600      3.83%     63.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3026682      3.59%     67.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         4991305      5.93%     73.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         5187695      6.16%     79.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1228767      1.46%     80.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          921325      1.09%     81.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        15233786     18.09%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     84218724                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.355981                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.981176                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        37768570                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      4224250                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         34430788                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       136522                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       7658593                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3374656                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         5655                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     193304431                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1389                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       7658593                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        39353120                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1574409                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       470071                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         32967795                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      2194735                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     188236209                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           22                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        749126                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       885582                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    249879736                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    856790555                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    856790555                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    162811979                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        87067744                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        22182                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        10846                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          5876140                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     28984019                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      6295786                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       103155                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      2083401                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         178168971                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        21671                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        150450158                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       200354                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     53294945                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    146414054                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           19                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     84218724                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.786422                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.840522                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     29192088     34.66%     34.66% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     15703231     18.65%     53.31% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     13689287     16.25%     69.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8382118      9.95%     79.52% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8779522     10.42%     89.94% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      5172283      6.14%     96.08% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2277311      2.70%     98.79% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       604442      0.72%     99.50% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       418442      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     84218724                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         591565     66.27%     66.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        190627     21.36%     87.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       110463     12.37%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    117986180     78.42%     78.42% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1184668      0.79%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        10828      0.01%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     25920548     17.23%     96.45% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      5347934      3.55%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     150450158                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.724966                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             892655                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.005933                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    386212048                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    231486056                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    145568400                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     151342813                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       367271                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      8239316                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          934                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          470                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      1540619                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       7658593                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         938021                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        63043                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    178190646                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       207563                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     28984019                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      6295786                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        10845                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         33002                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents          231                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          470                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1049223                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1154344                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2203567                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    147657339                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     24920373                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2792818                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            30137973                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        22324826                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           5217600                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.692945                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             145730602                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            145568400                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         89436928                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        218178149                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.668994                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.409926                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    109410725                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    124265696                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     53925634                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        21652                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1968783                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     76560131                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.623112                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.320394                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     35234812     46.02%     46.02% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     16217667     21.18%     67.21% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      9077230     11.86%     79.06% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      3070479      4.01%     83.07% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      2943886      3.85%     86.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1228097      1.60%     88.52% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      3291515      4.30%     92.82% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       954547      1.25%     94.07% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      4541898      5.93%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     76560131                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    109410725                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     124265696                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              25499867                       # Number of memory references committed
system.switch_cpus2.commit.loads             20744700                       # Number of loads committed
system.switch_cpus2.commit.membars              10826                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          19461796                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        108470334                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      1677852                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      4541898                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           250209563                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          364047691                       # The number of ROB writes
system.switch_cpus2.timesIdled                  31936                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                3000501                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          109410725                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            124265696                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    109410725                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.797173                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.797173                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.254434                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.254434                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       683110334                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      190763671                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      199322147                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         21652                       # number of misc regfile writes
system.l20.replacements                         16869                       # number of replacements
system.l20.tagsinuse                            10240                       # Cycle average of tags in use
system.l20.total_refs                          676898                       # Total number of references to valid blocks.
system.l20.sampled_refs                         27109                       # Sample count of references to valid blocks.
system.l20.avg_refs                         24.969494                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           13.842696                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     3.943239                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  5800.223225                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          4421.990840                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.001352                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000385                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.566428                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.431835                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        78963                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  78963                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           17782                       # number of Writeback hits
system.l20.Writeback_hits::total                17782                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        78963                       # number of demand (read+write) hits
system.l20.demand_hits::total                   78963                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        78963                       # number of overall hits
system.l20.overall_hits::total                  78963                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        16859                       # number of ReadReq misses
system.l20.ReadReq_misses::total                16869                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        16859                       # number of demand (read+write) misses
system.l20.demand_misses::total                 16869                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        16859                       # number of overall misses
system.l20.overall_misses::total                16869                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1205195                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   2194318200                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     2195523395                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1205195                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   2194318200                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      2195523395                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1205195                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   2194318200                       # number of overall miss cycles
system.l20.overall_miss_latency::total     2195523395                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        95822                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              95832                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        17782                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            17782                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        95822                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               95832                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        95822                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              95832                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.175941                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.176027                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.175941                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.176027                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.175941                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.176027                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 120519.500000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 130157.079305                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 130151.366115                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 120519.500000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 130157.079305                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 130151.366115                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 120519.500000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 130157.079305                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 130151.366115                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4205                       # number of writebacks
system.l20.writebacks::total                     4205                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        16859                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           16869                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        16859                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            16869                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        16859                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           16869                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1111291                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   2035601871                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   2036713162                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1111291                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   2035601871                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   2036713162                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1111291                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   2035601871                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   2036713162                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.175941                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.176027                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.175941                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.176027                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.175941                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.176027                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 111129.100000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 120742.741029                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 120737.042030                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 111129.100000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 120742.741029                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 120737.042030                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 111129.100000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 120742.741029                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 120737.042030                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          4126                       # number of replacements
system.l21.tagsinuse                            10240                       # Cycle average of tags in use
system.l21.total_refs                          318857                       # Total number of references to valid blocks.
system.l21.sampled_refs                         14366                       # Sample count of references to valid blocks.
system.l21.avg_refs                         22.195253                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          478.824744                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    15.716129                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  1911.277024                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.inst             2.749206                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          7831.432897                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.046760                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.001535                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.186648                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.inst            0.000268                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.764788                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        30071                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  30071                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            9830                       # number of Writeback hits
system.l21.Writeback_hits::total                 9830                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        30071                       # number of demand (read+write) hits
system.l21.demand_hits::total                   30071                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        30071                       # number of overall hits
system.l21.overall_hits::total                  30071                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         4109                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 4126                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         4109                       # number of demand (read+write) misses
system.l21.demand_misses::total                  4126                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         4109                       # number of overall misses
system.l21.overall_misses::total                 4126                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2693793                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    524539656                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      527233449                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2693793                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    524539656                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       527233449                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2693793                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    524539656                       # number of overall miss cycles
system.l21.overall_miss_latency::total      527233449                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           17                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        34180                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              34197                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         9830                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             9830                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           17                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        34180                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               34197                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           17                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        34180                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              34197                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.120217                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.120654                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.120217                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.120654                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.120217                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.120654                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 158458.411765                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 127656.280360                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 127783.191711                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 158458.411765                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 127656.280360                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 127783.191711                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 158458.411765                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 127656.280360                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 127783.191711                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                2684                       # number of writebacks
system.l21.writebacks::total                     2684                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           17                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         4109                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            4126                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           17                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         4109                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             4126                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           17                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         4109                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            4126                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2535183                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    485800959                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    488336142                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2535183                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    485800959                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    488336142                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2535183                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    485800959                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    488336142                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.120217                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.120654                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.120217                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.120654                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.120217                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.120654                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 149128.411765                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 118228.512777                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 118355.826951                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 149128.411765                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 118228.512777                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 118355.826951                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 149128.411765                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 118228.512777                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 118355.826951                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                         14420                       # number of replacements
system.l22.tagsinuse                            12288                       # Cycle average of tags in use
system.l22.total_refs                          206018                       # Total number of references to valid blocks.
system.l22.sampled_refs                         26708                       # Sample count of references to valid blocks.
system.l22.avg_refs                          7.713719                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          409.527012                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     8.179025                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  6088.016082                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          5782.277881                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.033327                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000666                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.495444                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.470563                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        39563                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  39563                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           11189                       # number of Writeback hits
system.l22.Writeback_hits::total                11189                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        39563                       # number of demand (read+write) hits
system.l22.demand_hits::total                   39563                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        39563                       # number of overall hits
system.l22.overall_hits::total                  39563                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           15                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data        14405                       # number of ReadReq misses
system.l22.ReadReq_misses::total                14420                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           15                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data        14405                       # number of demand (read+write) misses
system.l22.demand_misses::total                 14420                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           15                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data        14405                       # number of overall misses
system.l22.overall_misses::total                14420                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      2398918                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   1751736760                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     1754135678                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      2398918                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   1751736760                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      1754135678                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      2398918                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   1751736760                       # number of overall miss cycles
system.l22.overall_miss_latency::total     1754135678                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           15                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        53968                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              53983                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        11189                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            11189                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           15                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        53968                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               53983                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           15                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        53968                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              53983                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.266917                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.267121                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.266917                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.267121                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.266917                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.267121                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 159927.866667                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 121606.161749                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 121646.024827                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 159927.866667                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 121606.161749                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 121646.024827                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 159927.866667                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 121606.161749                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 121646.024827                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                2310                       # number of writebacks
system.l22.writebacks::total                     2310                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           15                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data        14405                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total           14420                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           15                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data        14405                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total            14420                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           15                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data        14405                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total           14420                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      2258467                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   1615906759                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   1618165226                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      2258467                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   1615906759                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   1618165226                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      2258467                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   1615906759                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   1618165226                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.266917                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.267121                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.266917                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.267121                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.266917                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.267121                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 150564.466667                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 112176.796876                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 112216.728571                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 150564.466667                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 112176.796876                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 112216.728571                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 150564.466667                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 112176.796876                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 112216.728571                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.997703                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015682283                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1846695.060000                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.997703                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.016022                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.881407                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15674622                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15674622                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15674622                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15674622                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15674622                       # number of overall hits
system.cpu0.icache.overall_hits::total       15674622                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1340555                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1340555                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1340555                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1340555                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1340555                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1340555                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15674633                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15674633                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15674633                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15674633                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15674633                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15674633                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 121868.636364                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 121868.636364                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 121868.636364                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 121868.636364                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 121868.636364                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 121868.636364                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1215195                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1215195                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1215195                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1215195                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1215195                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1215195                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 121519.500000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 121519.500000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 121519.500000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 121519.500000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 121519.500000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 121519.500000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 95822                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191910332                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 96078                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1997.443036                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.496182                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.503818                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916001                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.083999                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     11646015                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       11646015                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709425                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709425                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17048                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17048                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     19355440                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        19355440                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     19355440                       # number of overall hits
system.cpu0.dcache.overall_hits::total       19355440                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       355946                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       355946                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          100                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          100                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       356046                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        356046                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       356046                       # number of overall misses
system.cpu0.dcache.overall_misses::total       356046                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  14603719516                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  14603719516                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      7711768                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      7711768                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  14611431284                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  14611431284                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  14611431284                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  14611431284                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     12001961                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     12001961                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17048                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17048                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19711486                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19711486                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19711486                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19711486                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.029657                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.029657                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000013                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000013                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.018063                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.018063                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.018063                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.018063                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 41027.907368                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 41027.907368                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 77117.680000                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 77117.680000                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 41038.043635                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 41038.043635                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 41038.043635                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 41038.043635                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        17782                       # number of writebacks
system.cpu0.dcache.writebacks::total            17782                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       260124                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       260124                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          100                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          100                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       260224                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       260224                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       260224                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       260224                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        95822                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        95822                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        95822                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        95822                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        95822                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        95822                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   2861190620                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   2861190620                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   2861190620                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   2861190620                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   2861190620                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   2861190620                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.007984                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007984                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004861                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004861                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004861                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004861                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 29859.433324                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 29859.433324                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 29859.433324                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 29859.433324                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 29859.433324                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 29859.433324                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               462.030243                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1022843231                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2209164.645788                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    16.030243                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          446                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.025689                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.714744                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.740433                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     16492666                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       16492666                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     16492666                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        16492666                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     16492666                       # number of overall hits
system.cpu1.icache.overall_hits::total       16492666                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           19                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           19                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           19                       # number of overall misses
system.cpu1.icache.overall_misses::total           19                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3086627                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3086627                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3086627                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3086627                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3086627                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3086627                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     16492685                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     16492685                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     16492685                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     16492685                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     16492685                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     16492685                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 162454.052632                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 162454.052632                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 162454.052632                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 162454.052632                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 162454.052632                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 162454.052632                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           17                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           17                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           17                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           17                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           17                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           17                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2711114                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2711114                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2711114                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2711114                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2711114                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2711114                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 159477.294118                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 159477.294118                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 159477.294118                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 159477.294118                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 159477.294118                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 159477.294118                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 34180                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               165249813                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 34436                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4798.751684                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.043810                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.956190                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.902515                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.097485                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10744316                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10744316                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7329355                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7329355                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17734                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17734                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17706                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17706                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     18073671                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        18073671                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     18073671                       # number of overall hits
system.cpu1.dcache.overall_hits::total       18073671                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        68782                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        68782                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        68782                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         68782                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        68782                       # number of overall misses
system.cpu1.dcache.overall_misses::total        68782                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   2323195730                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   2323195730                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   2323195730                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   2323195730                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   2323195730                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   2323195730                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10813098                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10813098                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7329355                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7329355                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17734                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17734                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17706                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17706                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     18142453                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     18142453                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     18142453                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     18142453                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.006361                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.006361                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.003791                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.003791                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.003791                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.003791                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 33776.216597                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 33776.216597                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 33776.216597                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 33776.216597                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 33776.216597                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 33776.216597                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         9830                       # number of writebacks
system.cpu1.dcache.writebacks::total             9830                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        34602                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        34602                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        34602                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        34602                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        34602                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        34602                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        34180                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        34180                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        34180                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        34180                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        34180                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        34180                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    760323191                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    760323191                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    760323191                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    760323191                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    760323191                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    760323191                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003161                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003161                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001884                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001884                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001884                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001884                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 22244.680837                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 22244.680837                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 22244.680837                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 22244.680837                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 22244.680837                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 22244.680837                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               541.993746                       # Cycle average of tags in use
system.cpu2.icache.total_refs               929514241                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1714970.924354                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    14.993746                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          527                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.024028                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.844551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.868580                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     18048251                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       18048251                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     18048251                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        18048251                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     18048251                       # number of overall hits
system.cpu2.icache.overall_hits::total       18048251                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.cpu2.icache.overall_misses::total           16                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2608632                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2608632                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2608632                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2608632                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2608632                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2608632                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     18048267                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     18048267                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     18048267                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     18048267                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     18048267                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     18048267                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 163039.500000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 163039.500000                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 163039.500000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 163039.500000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 163039.500000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 163039.500000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            1                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            1                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           15                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           15                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           15                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2414262                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2414262                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2414262                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2414262                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2414262                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2414262                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 160950.800000                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 160950.800000                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 160950.800000                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 160950.800000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 160950.800000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 160950.800000                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 53968                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               232357720                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 54224                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4285.145323                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   212.468525                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    43.531475                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.829955                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.170045                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     22633351                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       22633351                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      4733495                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       4733495                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        10844                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        10844                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        10826                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        10826                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     27366846                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        27366846                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     27366846                       # number of overall hits
system.cpu2.dcache.overall_hits::total       27366846                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       169049                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       169049                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       169049                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        169049                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       169049                       # number of overall misses
system.cpu2.dcache.overall_misses::total       169049                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  12412000673                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  12412000673                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  12412000673                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  12412000673                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  12412000673                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  12412000673                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     22802400                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     22802400                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      4733495                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      4733495                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        10844                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        10844                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        10826                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        10826                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     27535895                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     27535895                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     27535895                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     27535895                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.007414                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.007414                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.006139                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.006139                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.006139                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.006139                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 73422.502783                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 73422.502783                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 73422.502783                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 73422.502783                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 73422.502783                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 73422.502783                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        11189                       # number of writebacks
system.cpu2.dcache.writebacks::total            11189                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       115081                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       115081                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       115081                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       115081                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       115081                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       115081                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        53968                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        53968                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        53968                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        53968                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        53968                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        53968                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   2037367416                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   2037367416                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   2037367416                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   2037367416                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   2037367416                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   2037367416                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.002367                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.002367                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.001960                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001960                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.001960                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001960                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 37751.397421                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 37751.397421                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 37751.397421                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 37751.397421                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 37751.397421                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 37751.397421                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
