
#####################################################
## Nitro Reference Flow : Route Stage              ##
## Version : 2019.1.R2                             ##
## Loads design from clock stage, prepares for     ##
## and then runs run_route_timing                  ##
#####################################################

Nitro-SoC> # fk_msg -set_prompt NRF
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name flow_msg_prompt -value NRF -descr Flow prefix - will appear in all messages printed by flow_msg -quiet
Nitro-SoC> # source flow_variables.tcl
info UI33: performed source of flow_variables.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 320M, CVMEM - 1691M, PVMEM - 1843M)
Nitro-SoC> # source scr/kit_utils.tcl
info UI33: performed source of scr/kit_utils.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 320M, CVMEM - 1691M, PVMEM - 1843M)
Nitro-SoC> # load_utils -name nrf_utils 
Nitro-SoC> # config_messages -message_id UI33 -max_message 0
Loading utility util::nrf_utils
Nitro-SoC> # source /home/vlsi/Installation/Nitro/nitroPack-2019.1.R2a/nitro/utils/tcl/nrf_utils.tcl
Nitro-SoC> # config_messages -message_id UI33 -max_message 10
Nitro-SoC> # load_utils -name save_vars
Nitro-SoC> # config_messages -message_id UI33 -max_message 0
  util::save_vars already loaded.  Use -force true to overwrite
Nitro-SoC> # config_messages -message_id UI33 -max_message 10
Nitro-SoC> # load_utils -name db_utils
Nitro-SoC> # config_messages -message_id UI33 -max_message 0
Loading utility util::db_utils
Nitro-SoC> # source /home/vlsi/Installation/Nitro/nitroPack-2019.1.R2a/nitro/utils/tcl/db_utils.tcl
Nitro-SoC> # create_command -force -name util::update_split_db \
	-script db::update_split_db \
	-desc "Update lib and design DBs to 2.5.  Old DBs will be renamed with _deprecated suffix."
Nitro-SoC> # create_argument -command util::update_split_db -name lib_db -type string -required -desc "Name of library DB file."
Nitro-SoC> # create_argument -command util::update_split_db -name design_db -type string -required  -desc "Name of design DB file."
Nitro-SoC> # create_command -force -name util::update_lib_db \
	-script db::update_lib_db \
	-desc "Update lib DB to 2.5.  Old DB will be renamed with _deprecated suffix."
Nitro-SoC> # create_argument -command util::update_lib_db -name lib_db -type string -required -desc "Name of library DB file."
Nitro-SoC> # create_command -force -name util::update_full_db \
	-script db::update_full_db \
	-desc "Update full design DB to 2.5.  Old DB will be renamed with _deprecated suffix."
Nitro-SoC> # create_argument -command util::update_full_db -name design_db -type string -required  -desc "Name of design DB file."
Nitro-SoC> # config_messages -message_id UI33 -max_message 10
Nitro-SoC> # config_application -cpus $MGC_cpus
warning UI4: Only 1 cores are available; the -cpus argument was set to 2.
Nitro-SoC> # config_timing -cpus $MGC_cpus
warning The design is already timed. New CPU settings will be effective from next non-incremental timing analysis
Nitro-SoC> # get_top_partition
Nitro-SoC> # config_shell -echo false
NRF info: Checking flow variables for route
NRF info: Verifying user input for route
Nitro-SoC> # util::save_vars
Nitro-SoC> # config_shell -echo false
Storing TCL variables as db root property
Nitro-SoC> # check_design 
info CHK10: Checking technology...
info CHK10: Checking libraries...
info CHK10: Checking design...
info CHK10: Checking partition...
info CHK10: Checking cells...
info CHK10: Checking nets...
info CHK10: Checking pins...
info CHK10: Checking placement...
info Found 1450 movable and 371 fixed cells in partition RadixBooth
info DP136: Found 0 moveable cells and 0 fixed cells to be illegal.
info CHK10: Checking floorplan...
------------------------------------------------------------------------------------------------------------
|                                            Technology Errors                                             |
|----------------------+-------+---------+-----------------------------------------------------------------|
| Name                 | Count | Status  | Description                                                     | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| no_parasitics        | 0     | Passed  | Layer has no corresponding parasitics data                      | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| no_ndr_vias          | 0     | Passed  | No vias at all in non default rule.                             | 
|                      |       |         | Use default vias                                                | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| partial_ndr_vias     | 1     | Warning | Not all layers have vias in non default rule.                   | 
|                      |       |         | Use default vias                                                | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| duplicate_lvias      | 0     | Passed  | Duplicate name for some lib_vias in non default rule.           | 
|                      |       |         | To avoid unpredictable results please fix the problem by        | 
|                      |       |         | keeping unique names.                                           | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_ndr_width      | 0     | Passed  | Nondefault rule width is less then default width on the         | 
|                      |       |         | layer                                                           | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_ndr_space      | 0     | Passed  | Nondefault rule spacing is less then required spacing on        | 
|                      |       |         | the layer                                                       | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_ndr_min_layer  | 0     | Passed  | Nondefault rule min layer is higher than partition max layer    | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_ndr_max_layer  | 0     | Passed  | Nondefault rule max layer is higher than partition max layer    | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| ndr_duplicated       | 0     | Passed  | Nondefault rule has duplication in different libraries          | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_min_area       | 0     | Passed  | Min area requirement is too big                                 | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_hole_area      | 0     | Passed  | Hole area requirement is too big                                | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_mfgrid         | 0     | Passed  | Manufacturing grid is too big                                   | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| not_even_mfgrid      | 0     | Passed  | All width and spacing rules on all metal and cut layers must be | 
|                      |       |         | an even multiple of manufacturing grid (2*N*mg)                 | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_layer_dir      | 0     | Passed  | Direction of the layer is not reversed to below layer           | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_layer_order    | 0     | Passed  | Order of layer is wrong, should be metal-cut-metal-...-metal    | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_m1_width       | 0     | Passed  | Width of M1 pins is less then minimum width parameter           | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_cut_size       | 0     | Passed  | Size of cut is not defined and can't be determined              | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_cut_space      | 0     | Passed  | Space between cuts is not defined and can't be determined       | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_diff_cut_space | 0     | Passed  | Diffnet cut spacing is less then samenet cut spacing            | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_proj_cut_space | 0     | Passed  | Projection cut spacing is less to diffnet cut spacing           | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| max_metal            | 0     | Passed  | Top metal is too wide for routing                               | 
------------------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------------------------
|                                                   Net Errors                                                   |
|-----------------------------+-------+---------+----------------------------------------------------------------|
| Name                        | Count | Status  | Description                                                    | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| floating                    | 2     | Warning | Net is not connected to a driver pin                           | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| floating_power              | 0     | Passed  | Power net is not connected to a driver pin                     | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| floating_ground             | 0     | Passed  | Ground net is not connected to a driver pin                    | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| multiple_drivers            | 0     | Passed  | Net has more than one driver                                   | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| multiple_drivers_inout      | 0     | Passed  | Net has multiple inout only drivers                            | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| many_multiple_drivers_inout | 0     | Passed  | Net has more than 128 inout drivers, which may cause excessive | 
|                             |       |         | run time. Please investigate and fix.                          | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| loop                        | 0     | Passed  | Net has a loop                                                 | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| flat_net_error              | 0     | Passed  | Flat net internal error                                        | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| no_supply_net               | 0     | Passed  | No supply net for logic pin                                    | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| bad_supply_net              | 0     | Passed  | Supply net is not power/ground or wrong polarity               | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| unnamed_nets                | 0     | Passed  | Unnamed nets count.                                            | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| no_type_nets                | 0     | Passed  | Net is not a power/ground or signal net.                       | 
------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------------------------------------
|                                       Pin Errors                                        |
|----------------------+-------+---------+------------------------------------------------|
| Name                 | Count | Status  | Description                                    | 
|----------------------+-------+---------+------------------------------------------------|
| not_connected        | 356   | Warning | Pin is not connected to any net                | 
|----------------------+-------+---------+------------------------------------------------|
| pg_not_connected     | 0     | Passed  | PG core pin is not connected to any supply net | 
|----------------------+-------+---------+------------------------------------------------|
| no_leaf_pin_geometry | 6     | Warning | Leaf pin doesn't have geometry or not placed.  | 
-------------------------------------------------------------------------------------------


-----------------------------------------------------------------------------------------------------------------
|                                               Floorplan Errors                                                |
|---------------------------+-------+---------+-----------------------------------------------------------------|
| Name                      | Count | Status  | Description                                                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_tracks                 | 0     | Passed  | No preferred direction routing tracks on the layer.             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| track_step_too_small      | 0     | Passed  | Step of routing tracks is smaller then via-wire spacing.        | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| track_step_too_big        | 0     | Passed  | Step of routing tracks is bigger then via-wire spacing.         | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| diff_track_step           | 0     | Passed  | Different step of preferred direction routing tracks.           | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| tracks_not_cover_pin      | 0     | Passed  | Routing tracks do not cover pin.                                | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| tracks_not_masked         | 0     | Passed  | Routing tracks shall have mask on masked layer.                 | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| tracks_incorrectly_masked | 0     | Passed  | Routing tracks masks shall interlace.                           | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_macro_pin_access       | 0     | Passed  | Macro pin doesn't have routing access.                          | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| macro_pin_blocked         | 0     | Passed  | Macro pin may be blocked by nearby objects.                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_port_access            | 0     | Passed  | Partition port doesn't have routing access.                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| not_aligned_pin           | 0     | Passed  | Macro/top pin is not aligned to manufacturing grid.             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| offgrid_core_access       | 0     | Passed  | Library core pin has only offgird routing access.               | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_core_access            | 0     | Passed  | Library core pin doesn't have routing access.                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_port_geometry          | 0     | Passed  | Port doesn't have geometry or not placed.                       | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_outside_partition    | 0     | Passed  | Port is placed outside partition.                               | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_min_area             | 0     | Passed  | Port has insufficient minimum area.                             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_short                | 0     | Passed  | Port has intersection with other one.                           | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_spacing              | 0     | Passed  | Port has insufficient spacing with other one.                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_above_max_layer      | 0     | Passed  | Port is above of max layer.                                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| region_overlaps           | 0     | Passed  | Region overlaps other region.                                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| cell_outside_region       | 0     | Passed  | Cell outside of region with member_hard requirement. Will       | 
|                           |       |         | cause pin assignment to fail.                                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| cell_inside_region        | 0     | Passed  | Foreign cell is inside region with non_member_hard requirement. | 
|                           |       |         | Will cause pin assignment to fail                               | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| region_off_mfg_grid       | 0     | Passed  | Region is not on manufacturing grid                             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| region_off_fp_grid        | 0     | Passed  | Region is not on floorplan grid.                                | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| excessive_region_blockage | 0     | Passed  | Placement blockages cover more than 70% of region. Run          | 
|                           |       |         | report_region_utilization to verify placeability.               | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| macro_off_mfg             | 0     | Passed  | Macro off manufacturing grid.                                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| missing_cell_rows         | 0     | Passed  | No cell rows are found in the design. Placer will fail          | 
|                           |       |         | without rows.                                                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| partition_overlap         | 0     | Passed  | Partition overlaps other partition.                             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| partition_off_fp_grid     | 0     | Passed  | Partition is not on floorplan grid.                             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| endcap_alignment          | 0     | Passed  | Cell is not aligned with the cell row.                          | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| row_without_endcaps       | 112   | Warning | Row has no endcap cells at ends.                                | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_pin_mask               | 0     | Passed  | Port shape does not have a mask on a masked layer.              | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| narrow_pin_misalignment   | 0     | Passed  | Narrow port shape mask, on masked layer, doesn't match          | 
|                           |       |         | track mask.                                                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| wide_pin_misalignment     | 0     | Passed  | Wide port shape mask, on masked layer, should be on alternate   | 
|                           |       |         | mask to reduce routing congestion.                              | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| short_placement_width     | 0     | Passed  | The width of the placement rectangle is short.                  | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| object_off_floorplan_grid | 0     | Passed  | Objects are off floorplan grid.                                 | 
-----------------------------------------------------------------------------------------------------------------


info UI33: performed design checks for 0 sec (CPU time: 0 sec; MEM: RSS - 320M, CVMEM - 1691M, PVMEM - 1843M)
Nitro-SoC> # config_shell -echo_script true
Nitro-SoC> # get_config -name process -param node
Nitro-SoC> # config_lib_vias -use_generated true -create true -select true -use_asymmetrical true -use_4cut true
Routing lib vias have been created
Routing lib vias have been selected
Nitro-SoC> # config_shell -echo false
NRF info: Configuring MCMM scenarios for route
NRF info: Power effort is low. Enabling corner corner_0_0 for leakage and dynamic power.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR       | SI   | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | setup_hold | none | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | false | setup_hold | none | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | true  | setup_hold | none | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------
| Mode     | Enable | System | Corners    | 
|----------+--------+--------+------------|
| default  | false  | true   | slow       | 
|          |        |        | fast       | 
|          |        |        | corner_0_0 | 
|----------+--------+--------+------------|
| new_mode | true   | false  | corner_0_0 | 
-------------------------------------------


-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR       | SI   | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | setup_hold | none | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | false | setup_hold | none | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | true  | setup_hold | none | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------


Nitro-SoC> # config_shell -echo false
NRF info: Configuring target libraries for route
NRF info: There are no user defined dont_use cells
Nitro-SoC> # config_timing -disable_clock_gating_checks false
Nitro-SoC> # set_crpr_spec -method graph_based
Nitro-SoC> # config_flows -preserve_rcd false
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # source scr/config.tcl
Nitro-SoC> # config_timing -rc_degrade_min_slew_when_rd_less_than_rnet false
Nitro-SoC> # config_timing -disable_recovery_removal false
Nitro-SoC> # config_timing -enable_exception_proxy true
Nitro-SoC> # config_timing -disable_time_borrow false
Nitro-SoC> # config_timing -disable_annotation_factor_calc true
Nitro-SoC> # config_timing -enable_clock_propagation_through_three_state_enable_pins false
Nitro-SoC> # config_timing -disable_internal_inout_cell_paths true
Nitro-SoC> # config_timing -enable_cond_arcs_with_default true 
Nitro-SoC> # config_timing -enable_default_for_cond_arcs true
Nitro-SoC> # config_timing -enable_setup_independent_hold_checks true
Nitro-SoC> # config_timing -enable_ideal_clock_data_tags true
Nitro-SoC> # config_timing -enable_clock_gating_propagate true
Nitro-SoC> # config_timing -disable_seq_case_analysis true
Nitro-SoC> # config_timing -early_launch_at_borrowing_latches false
Nitro-SoC> # config_timing -enable_preset_clear_arcs false
Nitro-SoC> # config_timing -enable_non_unate_clock_paths true
Nitro-SoC> # config_timing -pt_min_max_compatibility on_chip_variation
Nitro-SoC> # config_timing -enable_non_unate_clock_paths true
Nitro-SoC> # config_timing -disable_sequential_generation_of_waveform_preserving_clocks false
Nitro-SoC> # config_timing -capacitance_violation_threshold 0
Nitro-SoC> # config_timing -disable_clock_gating_checks false
Nitro-SoC> # config_timing -enable_default_input_delay false
Nitro-SoC> # config_extraction -gr_short_route_gcell_span 3
Nitro-SoC> # config_extraction -search_distance_multiple 15
warning EXTR600: Extraction configuration 'search_distance_multiple' value is changed from '6' to '15'.
Nitro-SoC> # config_extraction -use_thickness_variation false
Nitro-SoC> # config_extraction -use_thickness_variation_for_cap false
Nitro-SoC> # config_extraction -use_thickness_variation_for_res true
warning EXTR600: Extraction configuration 'use_thickness_variation_for_res' value is changed from 'false' to 'true'.
Nitro-SoC> # config_extraction -coupling_abs_threshold 0.1f
warning EXTR600: Extraction configuration 'coupling_abs_threshold' value is changed from '3' to '0.1'.
Nitro-SoC> # config_extraction -coupling_rel_threshold 1.0
warning EXTR600: Extraction configuration 'coupling_rel_threshold' value is changed from '0.03' to '1'.
Nitro-SoC> # ta_debug -cc_ratio 0
info UI33: performed source of scr/config.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 300M, CVMEM - 1691M, PVMEM - 1843M)
Nitro-SoC> # config_route_timing -name dvia_mode -value dfm
Nitro-SoC> # config_place_detail -name follow_drc_for
Nitro-SoC> # source nrf_customization.tcl
info UI33: performed source of nrf_customization.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 300M, CVMEM - 1691M, PVMEM - 1843M)
Nitro-SoC> # config_extraction -use_thickness_variation false
Nitro-SoC> # config_extraction -use_thickness_variation_for_cap false
Nitro-SoC> # config_extraction -use_thickness_variation_for_res true
Nitro-SoC> # set_crpr_spec -crpr_threshold 5p
Nitro-SoC> # set_crpr_spec -method graph_based
Nitro-SoC> # set_crpr_spec -transition same_transition
Nitro-SoC> # fk_msg Max Length Constraint
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
NRF info: Max Length Constraint
Nitro-SoC> # set_max_length -length_threshold 1000u
Nitro-SoC> # report_max_length
Nitro-SoC> # fk_msg Max Length Set to 10000000
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
NRF info: Max Length Set to 10000000
Nitro-SoC> # fk_msg Running RRT with Interleave Optimization
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
NRF info: Running RRT with Interleave Optimization
Nitro-SoC> # run_route_timing -mode interleave_opt -cpus 2 -messages verbose
Nitro-SoC> # help run_route_timing -return
Nitro-SoC> # print_table -title Start run_route_timing flow -column_names Argument Value -values cpus 2 messages verbose timing_mode si preserve_clocks auto save_db_stages {} stop_after false start_from false resume false skip_stages {} run_stages {} mode interleave_opt trial false dump_qor_stages {} user_params {}
------------------------------------
|   Start run_route_timing flow    |
|-----------------+----------------|
| Argument        | Value          | 
|-----------------+----------------|
| cpus            | 2              | 
|-----------------+----------------|
| messages        | verbose        | 
|-----------------+----------------|
| timing_mode     | si             | 
|-----------------+----------------|
| preserve_clocks | auto           | 
|-----------------+----------------|
| save_db_stages  |                | 
|-----------------+----------------|
| stop_after      | false          | 
|-----------------+----------------|
| start_from      | false          | 
|-----------------+----------------|
| resume          | false          | 
|-----------------+----------------|
| skip_stages     |                | 
|-----------------+----------------|
| run_stages      |                | 
|-----------------+----------------|
| mode            | interleave_opt | 
|-----------------+----------------|
| trial           | false          | 
|-----------------+----------------|
| dump_qor_stages |                | 
|-----------------+----------------|
| user_params     |                | 
------------------------------------


Nitro-SoC> # fk_msg Setting up run_route_timing flow ...

Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
NRF info: Setting up run_route_timing flow ...

Nitro-SoC> # config_messages -message_id UI24 -max_messages 0
Nitro-SoC> # config_messages -message_id UI24 -max_log_messages 0
Nitro-SoC> # config_messages -message_id UI34 -max_messages 0
Nitro-SoC> # config_messages -message_id UI34 -max_log_messages 0
Nitro-SoC> # config_messages -message_id UI54 -max_messages 0
Nitro-SoC> # config_messages -message_id UI54 -max_log_messages 0
Nitro-SoC> # config_messages -message_id UI705 -max_messages 0
Nitro-SoC> # config_messages -message_id UI705 -max_log_messages 0
Nitro-SoC> # config_messages -message_id UI156 -max_messages 0
Nitro-SoC> # config_messages -message_id UI156 -max_log_messages 0
Nitro-SoC> # config_messages -message_id config1 -max_messages 0
Nitro-SoC> # config_messages -message_id config1 -max_log_messages 0
Nitro-SoC> # config_messages -message_id config3 -max_messages 0
Nitro-SoC> # config_messages -message_id config3 -max_log_messages 0
Nitro-SoC> # config_messages -message_id config5 -max_messages 0
Nitro-SoC> # config_messages -message_id config5 -max_log_messages 0
Nitro-SoC> # config_messages -message_id CSDB57 -max_messages 0
Nitro-SoC> # config_messages -message_id CSDB57 -max_log_messages 0
Nitro-SoC> # config_messages -message_id CSDB87 -max_messages 0
Nitro-SoC> # config_messages -message_id CSDB87 -max_log_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS1618 -max_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS1618 -max_log_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS1619 -max_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS1619 -max_log_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS7412 -max_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS7412 -max_log_messages 0
Nitro-SoC> # config_messages -message_id SDB43 -max_messages 0
Nitro-SoC> # config_messages -message_id SDB43 -max_log_messages 0
Nitro-SoC> # config_messages -message_id CSDB45 -max_messages 0
Nitro-SoC> # config_messages -message_id CSDB45 -max_log_messages 0
Nitro-SoC> # create_property -name tdro_last_stage -object_type root -data_type string -storage sparse -persistent true -init_value null
Nitro-SoC> # create_property -name follow_gr -object_type net -data_type integer -storage sparse -persistent true -init_value 0
Nitro-SoC> # create_property -name preserve_layer -object_type net -data_type integer -storage sparse -persistent true -init_value 0
Nitro-SoC> # create_property -name preserve_channel -object_type net -data_type integer -storage sparse -persistent true -init_value 0
Nitro-SoC> # fk_msg -set_prompt RRT
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name flow_msg_prompt -value RRT -descr Flow prefix - will appear in all messages printed by flow_msg -quiet
Nitro-SoC> # config_shell -level _d%ve_
Nitro-SoC> # fk_msg -set_verbosity_filter debug
Nitro-SoC> # new_config_flow -name verbose_level
Nitro-SoC> # new_config_flow -name verbose_level -value debug -quiet
Nitro-SoC> # config_shell -echo false
warning UI4: Only 1 cores are available; the -cpus argument was set to 2.
info TA_CMDS6301: Limiting CPUs to available cores (Requested: 2, Available: 1).
info TA_CMDS6300: Running Multi-Core Timing Analysis using 1 CPUs.
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 300M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 300M)
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '16' clock nets to 'false'
Routing lib vias have been created
Routing lib vias have been selected
info UI30: performing congestion analysis on partition RadixBooth (started at Wed Jan 4 08:12:09 2023)

Congestion ratio stats: min = 0.02, max = 0.66, mean = 0.27 
At threshold 1.17, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.99, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.87, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)

-------------------------------------------------
| Grade = A; the partition should route easily. |
-------------------------------------------------

info UI33: performed congestion analysis for 0 sec (CPU time: 0 sec; MEM: RSS - 300M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 300M)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                                                                           Current Parameter Values for 'config_route_timing'                                                                            |
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| Name                     | Description                                                     | Value      | Default    | Modified | Value_type | Enum                           | Persistent | User_level | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| dvia_mode                | Specifies the mode of double via replacement                    | dfm        | timing     | true     | N/A        | dfm none timing                | true       | normal     | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| tr_preserve_gr_channel   | Specifies effort to preserve channel for follow_gr nets in      | 90         | 0          | true     | N/A        |                                | true       | advanced   | 
|                          | route_track (0-100)                                             |            |            |          |            |                                |            |            | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| tr_preserve_gr_layer     | Specifies effort to preserve layer for follow_gr nets in        | 100        | 0          | true     | N/A        |                                | true       | advanced   | 
|                          | route_track (0-100)                                             |            |            |          |            |                                |            |            | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| ds_max_count             | Specifies the maximum allowed number of dominant scenarios      | 6          | 0          | true     | N/A        |                                | true       | developer  | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| ds_threshold             | Specifies the percentage threshold for dominant scenarios       | 80         | 0          | true     | N/A        |                                | true       | developer  | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| fr_topo_cri_priority     | Specifies priority value for topology critical nets in          | 0          | 50         | true     | N/A        |                                | true       | developer  | 
|                          | route_final (0-100)                                             |            |            |          |            |                                |            |            | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| low_power_effort         | Specifies low power effort                                      | low        | none       | true     | N/A        | high low medium none           | true       | developer  | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| opt_cdm_model            | Specifies advanced CDM model                                    | delta_area | delta_area | true     | N/A        | delta_area dynamic_bloat none  | true       | developer  | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| opt_cpus                 | Specifies number of cpus for optimizer ('0' - distributed)      | 4          | 4          | true     | N/A        |                                | true       | developer  | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| si_mcmm                  | Specifies to look at all the enabled corners in si_delay_repair | true       | false      | true     | N/A        |                                | true       | developer  | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| tr_preserve_all_gr_layer | Specifies effort to preserve layer for all the nets in          | 100        | 0          | true     | N/A        |                                | true       | developer  | 
|                          | route_track (0-100)                                             |            |            |          |            |                                |            |            | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------



RRT info: Running run_route_timing in 'interleave_opt' mode ...

RRT info: Start stage 'check'
RRT info: User event handler 'before check' completed successfully
-----------------------------
|  Check routing lib vias   |
|-------+---------+---------|
| layer | regular | minarea | 
|-------+---------+---------|
| via1  | ok      | none    | 
|-------+---------+---------|
| via2  | ok      | none    | 
|-------+---------+---------|
| via3  | ok      | none    | 
|-------+---------+---------|
| via4  | ok      | none    | 
|-------+---------+---------|
| via5  | ok      | none    | 
|-------+---------+---------|
| via6  | ok      | none    | 
|-------+---------+---------|
| via7  | ok      | none    | 
-----------------------------


RRT info: Stage 'check' completed successfully
RRT info: User event handler 'after check' completed successfully
RRT info: Start stage 'start'
RRT info: User event handler 'before start' completed successfully
RRT warning: Removing detail routing of '1939' data nets
warning UI160: Clear all variables that may contain removed objects.
RRT warning: Removing filler cells
info Removing existing filler cells.
info UI49: removed 0 core filler cells
info UI49: inserted 0 core filler cells
info DUM207: place_filler_cells: re-initialized cell-density map for partition RadixBooth old bin-size 8x8 rows new bin-size 16x16 rows.
info DUM203: place_filler_cells: created cell-density map for partition RadixBooth with max-util 100 and bin-size 16x16 rows.
info UI33: performed core filler cells placement for 0 sec (CPU time: 0 sec; MEM: RSS - 300M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 300M)
#################################################################################################################

 Auto Ideal Fanout Threshold for design 'RadixBooth'
--------------------------------
| auto_ideal_fanout_threshold* | 
|------------------------------|
| 1024                         | 
--------------------------------


#################################################################################################################
warning EXTR600: Extraction configuration 'use_thickness_variation_for_res' value is changed from 'true' to 'false'.
Setting the Parasitic and Delay models for a (Full GR) -OR- (DR+GR mix) Extraction & Timing...

Parasitic models:
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Predictive     | 
|--------------+----------------+----------------|
| Detail Route | Full           | Predictive     | 
--------------------------------------------------


Delay models:
---------------------------------
| Name  | Model    | Base Model | 
|-------+----------+------------|
| Data  | adaptive | voltage    | 
|-------+----------+------------|
| Clock | accurate | voltage    | 
---------------------------------


------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR       | SI    | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | true  | setup_hold | delay | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
------------------------------------------------------------------------------------------------------------------------------------------------------------------------


Report 'report_mcmm_scenarios': MCMM Scenarios
Generated on Wed Jan 4 08:12:09 2023
  
-------------------------
|    MCMM Scenarios     |
|------------+----------|
|            | new_mode | 
|------------+----------|
| corner_0_0 | B        | 
-------------------------


info UI33: performed report_mcmm_scenarios for 0 sec (CPU time: 0 sec; MEM: RSS - 300M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 300M)
info Found 1450 movable and 371 fixed cells in partition RadixBooth
info DP136: Found 0 moveable cells and 0 fixed cells to be illegal.
info UI33: performed get_illegal_cells for 0 sec (CPU time: 0 sec; MEM: RSS - 299M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 300M)
RRT info: Stage 'start' completed successfully
RRT info: User event handler 'after start' completed successfully
RRT info: Start stage 'clock'
RRT info: User event handler 'before clock' completed successfully
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '16' clock nets to 'false'
RRT info: Set routing priority of '16' clock nets to '0'
LVS verification progress:
Preparing nets ...
Processing nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 

Report 'report_lvs': Detail Routing LVS Report
Generated on Wed Jan 4 08:12:09 2023
  
----------------------------------------------------------------------------------------------
|                           LVS detail routing verification report                           |
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
|                   | Total nets | Open nets | Open | Float | Tail | Loop | Pillar | Warning | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Signal nets       | 16         | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Logic nets        | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Shield nets       | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Power/Ground nets | -          | -         | -    | -     | -    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| DontRoute nets    | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
----------------------------------------------------------------------------------------------


info UI33: performed LVS verification for 0 sec (CPU time: 0 sec; MEM: RSS - 299M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 300M)

RRT info: Analyzing existing clock detail routing ...


Clocks total number    : 16
Clocks to global route : 0
Clocks to track route  : 0
Clocks to shield route : 0
Clocks shielded        : 0


RRT info: Performing final routing on all (16) clock nets ...

info UI30: performing final routing on partition RadixBooth (started at Wed Jan 4 08:12:09 2023)
Start Final Routing in full DRC mode on 1 cpus

Routing Cell Library initialization ...
 core  lib cells:   35 with    140 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


-----------------------------------
|         Nets statistics         |
|-------------------+------+------|
|                   | Nets | Pins | 
|-------------------+------+------|
| Total (specified) | 16   | 387  | 
|-------------------+------+------|
| To be routed :    | 16   | 387  | 
|-------------------+------+------|
|   - signal        | 16   | 387  | 
|-------------------+------+------|
|   - tieoff        | 0    | 0    | 
|-------------------+------+------|
| To be skipped :   | 0    | 0    | 
-----------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 16   | 
|-----------------------+------|
| Priority :            |      | 
|-----------------------+------|
|   - clock             | 9    | 
|-----------------------+------|
|   - clock + NDR       | 7    | 
--------------------------------


Check opens ...
Total opens=0 (nets=0)

Check routing ...
---------
| Value | 
---------


Initialization finished
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G


Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G


Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:01, Memory: 1.7G

Routing windows accepted: 0 rejected: 0
Finish Final Routing ...
info UI33: performed final routing for 0 sec (CPU time: 0 sec; MEM: RSS - 301M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 300M)
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '16' clock nets to 'false'
RRT info: Set routing priority of '16' clock nets to '100'
RRT info: Stage 'clock' completed successfully
RRT info: User event handler 'after clock' completed successfully
RRT info: Start stage 'gr'
RRT info: User event handler 'before gr' completed successfully
Report 'ccap_options': Report ccap options
Generated on Wed Jan 4 08:12:09 2023
  
----------------------------------------------------------
|       Current ccap options (units: femto-farads)       |
|---------------------------+----------------------------|
|                           | Value                      | 
|---------------------------+----------------------------|
| cpus                      | 1                          | 
|---------------------------+----------------------------|
| partition                 | RadixBooth                 | 
|---------------------------+----------------------------|
| nets                      | all                        | 
|---------------------------+----------------------------|
| corner                    | corner_0_0                 | 
|---------------------------+----------------------------|
| process_technology        | new_rcmaster_techFreePDK45 | 
|---------------------------+----------------------------|
| flat                      | false                      | 
|---------------------------+----------------------------|
| shrink_factor             | 1                          | 
|---------------------------+----------------------------|
| ignore_derates            | false                      | 
|---------------------------+----------------------------|
| cc_per_filter             | 0                          | 
|---------------------------+----------------------------|
| cc_total_filter           | 0                          | 
|---------------------------+----------------------------|
| abs_bounds                | 0                          | 
|---------------------------+----------------------------|
| ratio_bounds              | 0                          | 
|---------------------------+----------------------------|
| noise_bounds              | 0.4                        | 
|---------------------------+----------------------------|
| noise_clock_bounds        | 0.2                        | 
|---------------------------+----------------------------|
| noise_model               | native                     | 
|---------------------------+----------------------------|
| default_driver_lib_cell   | -                          | 
|---------------------------+----------------------------|
| default_load_lib_cell     | -                          | 
|---------------------------+----------------------------|
| noise_per_filter          | 0.005                      | 
|---------------------------+----------------------------|
| noise_total_filter        | 0.02                       | 
|---------------------------+----------------------------|
| clock_noise_filter_derate | 0.5                        | 
|---------------------------+----------------------------|
| si_delta_filter           | 1                          | 
|---------------------------+----------------------------|
| si_delta_filter_rel       | 10                         | 
----------------------------------------------------------


  
---------------------------------------------------------------------------------------------------------------
|                                         Common ccap report settings                                         |
|------------------------+--------------+----------------+-------+-------------+--------+-------+-------------|
|                        | coupling_abs | coupling_ratio | noise | noise_clock | timing | slew  | delta_delay | 
|------------------------+--------------+----------------+-------+-------------+--------+-------+-------------|
| enabled                | true         | true           | true  | true        | false  | false | false       | 
|------------------------+--------------+----------------+-------+-------------+--------+-------+-------------|
| limit                  | 5000         | 5000           | 5000  | 5000        | 5000   | 5000  | 500         | 
|------------------------+--------------+----------------+-------+-------------+--------+-------+-------------|
| ranges                 | 10           | 10             | 10    | 10          | 10     | 10    | 10          | 
|------------------------+--------------+----------------+-------+-------------+--------+-------+-------------|
| aggressors             | 0            | 0              | 4     | 4           | 5      | 0     | 5           | 
|------------------------+--------------+----------------+-------+-------------+--------+-------+-------------|
| aggressor_ratio_filter | 0            | 0              | 0     | 0           | 0      | 0     | 0           | 
|------------------------+--------------+----------------+-------+-------------+--------+-------+-------------|
| aggressor_cc_filter    | 0            | 0              | 0     | 0           | 0      | 0     | 0           | 
---------------------------------------------------------------------------------------------------------------


RRT info: Set 'placed' property of '372' clock network cells to 'fixed'
#################################################################################################################

 Auto Ideal Fanout Threshold for design 'RadixBooth'
--------------------------------
| auto_ideal_fanout_threshold* | 
|------------------------------|
| 1024                         | 
--------------------------------


#################################################################################################################
Setting the Parasitic and Delay models for a (Full GR) -OR- (DR+GR mix) Extraction & Timing...

Parasitic models:
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Predictive     | 
|--------------+----------------+----------------|
| Detail Route | Full           | Predictive     | 
--------------------------------------------------


Delay models:
---------------------------------
| Name  | Model    | Base Model | 
|-------+----------+------------|
| Data  | adaptive | voltage    | 
|-------+----------+------------|
| Clock | accurate | voltage    | 
---------------------------------


RRT info: GR is complete, will be reused
RRT info: Running incremental GR just to make sure the congestion map is consistent
info UI30: performing global routing on partition RadixBooth (started at Wed Jan 4 08:12:09 2023)
--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


---------------------------------------------------------------------------------------------------------------------------------
|                                    Non-default Parameter Values for 'config_route_global'                                     |
|-------------------------------+--------------------------------------------------------------+-------+---------+--------------|
| Name                          | Description                                                  | Value | Default | User Defined | 
|-------------------------------+--------------------------------------------------------------+-------+---------+--------------|
| gr_follow_gr*                 | value of the follow_gr attribute applied to critical nets    | 100   | 90      | true         | 
|-------------------------------+--------------------------------------------------------------+-------+---------+--------------|
| gr_full_timing_update_thresh* | threshold proportion of net routes that triggers full timing | 0     | 0.3     | true         | 
|                               |  update                                                      |       |         |              | 
|-------------------------------+--------------------------------------------------------------+-------+---------+--------------|
| gr_verbosity*                 | silent=0, info=1, verbose=2                                  | 2     | 1       | true         | 
---------------------------------------------------------------------------------------------------------------------------------


gr_follow_gr gr_full_timing_update_thresh gr_verbosity
List has 3 elements
Setting up data structures; grid size small

CapCalc CPUs = 1

Gathering obstacles for metal layers 1 through 8

Instantiated routing nodes at 2400 of 2400 (100 %) potential locations.
Completed initial data structure setup   (1 seconds elapsed)
setupRakeServer is called with gr_cong
Layer 1 HORIZ  Step cost 57 Upward via cost 14
Layer 2 VERT   Step cost 42 Upward via cost 14
Layer 3 HORIZ  Step cost 57 Upward via cost 14
Layer 4 VERT   Step cost 42 Upward via cost 14
Layer 5 HORIZ  Step cost 57 Upward via cost 14
Layer 6 VERT   Step cost 42 Upward via cost 14
Layer 7 HORIZ  Step cost 57 Upward via cost 14
Layer 8 VERT   Step cost 42
 xOrig 0 xHi 807504 xStep 57000 colHi 15
 yOrig 0 yHi 812004 yStep 42000 rowHi 20

Congestion effort = none
Timing effort     = none

Start repair & refine global routing with  1  CPUs 

info GR11: Skipping net 'regB/out[30]' status: 'gr_small'
info GR11: Skipping net 'regB/out[29]' status: 'gr_small'
info GR11: Skipping net 'regB/out[10]' status: 'gr_small'
info GR11: Skipping net 'out_reg[62]' status: 'gr_small'
info GR11: Skipping net 'out_reg[60]' status: 'gr_small'
info GR11: Skipping net 'out_reg[57]' status: 'gr_small'
info GR11: Skipping net 'out_reg[55]' status: 'gr_small'
info GR11: Skipping net 'out_reg[54]' status: 'gr_small'
info GR11: Skipping net 'out_reg[53]' status: 'gr_small'
info GR11: Skipping net 'out_reg[52]' status: 'gr_small'
info GR11: Skipping net 'out_reg[51]' status: 'gr_small'
info GR11: Skipping net 'out_reg[50]' status: 'gr_small'
info GR11: Skipping net 'out_reg[49]' status: 'gr_small'
info GR11: Skipping net 'out_reg[41]' status: 'gr_small'
info GR11: Skipping net 'out_reg[39]' status: 'gr_small'
info GR11: Skipping net 'out_reg[37]' status: 'gr_small'
info GR11: Skipping net 'out_reg[33]' status: 'gr_small'
info GR11: Skipping net 'out_reg[32]' status: 'gr_small'
info GR11: Skipping net 'out_reg[30]' status: 'gr_small'
info GR11: Skipping net 'out_reg[29]' status: 'gr_small'
info GR11: Skipping net 'out_reg[28]' status: 'gr_small'
info GR11: Skipping net 'out_reg[27]' status: 'gr_small'
info GR11: Skipping net 'out_reg[26]' status: 'gr_small'
info GR11: Skipping net 'out_reg[25]' status: 'gr_small'
info GR11: Skipping net 'out_reg[24]' status: 'gr_small'
info GR11: Skipping net 'out_reg[23]' status: 'gr_small'
info GR11: Skipping net 'out_reg[21]' status: 'gr_small'
info GR11: Skipping net 'out_reg[20]' status: 'gr_small'
info GR11: Skipping net 'out_reg[18]' status: 'gr_small'
info GR11: Skipping net 'out_reg[17]' status: 'gr_small'
info GR11: Skipping net 'out_reg[16]' status: 'gr_small'
info GR11: Skipping net 'out_reg[15]' status: 'gr_small'
info GR11: Skipping net 'out_reg[14]' status: 'gr_small'
info GR11: Skipping net 'out_reg[13]' status: 'gr_small'
info GR11: Skipping net 'out_reg[12]' status: 'gr_small'
info GR11: Skipping net 'out_reg[11]' status: 'gr_small'
info GR11: Skipping net 'out_reg[10]' status: 'gr_small'
info GR11: Skipping net 'out_reg[9]' status: 'gr_small'
info GR11: Skipping net 'out_reg[8]' status: 'gr_small'
info GR11: Skipping net 'out_reg[7]' status: 'gr_small'
info GR11: Skipping net 'out_reg[6]' status: 'gr_small'
info GR11: Skipping net 'out_reg[5]' status: 'gr_small'
info GR11: Skipping net 'out_reg[4]' status: 'gr_small'
info GR11: Skipping net 'out_reg[2]' status: 'gr_small'
info GR11: Skipping net 'out_reg[1]' status: 'gr_small'
info GR11: Skipping net 'out_reg[0]' status: 'gr_small'
info GR11: Skipping net 'i_0_1/p_0[1]' status: 'gr_small'
info GR11: Skipping net 'i_0_1/p_0[8]' status: 'gr_small'
info GR11: Skipping net 'i_0_1/p_0[10]' status: 'gr_small'
info GR11: Skipping net 'i_0_1/p_0[13]' status: 'gr_small'
info GR11: Skipping net 'i_0_1/p_0[17]' status: 'gr_small'
info GR11: Skipping net 'i_0_1/p_0[18]' status: 'gr_small'
info GR11: Skipping net 'i_0_1/p_0[20]' status: 'gr_small'
info GR11: Skipping net 'i_0_1/p_0[21]' status: 'gr_small'
info GR11: Skipping net 'i_0_1/p_0[25]' status: 'gr_small'
info GR11: Skipping net 'i_0_1/p_0[26]' status: 'gr_small'
info GR11: Skipping net 'i_0_1/p_0[28]' status: 'gr_small'
info GR11: Skipping net 'i_0_1/p_0[30]' status: 'gr_small'
info GR11: Skipping net 'i_0_14/p_0[0]' status: 'gr_small'
info GR11: Skipping net 'i_0_14/p_0[1]' status: 'gr_small'
info GR11: Skipping net 'i_0_14/p_0[2]' status: 'gr_small'
info GR11: Skipping net 'i_0_14/p_0[3]' status: 'gr_small'
info GR11: Skipping net 'i_0_14/p_0[4]' status: 'gr_small'
info GR11: Skipping net 'i_0_14/p_0[5]' status: 'gr_small'
info GR11: Skipping net 'i_0_14/p_0[6]' status: 'gr_small'
info GR11: Skipping net 'i_0_14/p_0[7]' status: 'gr_small'
info GR11: Skipping net 'i_0_14/p_0[8]' status: 'gr_small'
info GR11: Skipping net 'i_0_14/p_0[9]' status: 'gr_small'
info GR11: Skipping net 'i_0_14/p_0[10]' status: 'gr_small'
info GR11: Skipping net 'i_0_14/p_0[11]' status: 'gr_small'
info GR11: Skipping net 'i_0_14/p_0[12]' status: 'gr_small'
info GR11: Skipping net 'i_0_14/p_0[13]' status: 'gr_small'
info GR11: Skipping net 'i_0_14/p_0[14]' status: 'gr_small'
info GR11: Skipping net 'i_0_14/p_0[15]' status: 'gr_small'
info GR11: Skipping net 'i_0_14/p_0[16]' status: 'gr_small'
info GR11: Skipping net 'i_0_14/p_0[18]' status: 'gr_small'
info GR11: Skipping net 'i_0_14/p_0[20]' status: 'gr_small'
info GR11: Skipping net 'i_0_14/p_0[21]' status: 'gr_small'
info GR11: Skipping net 'i_0_14/p_0[22]' status: 'gr_small'
info GR11: Skipping net 'i_0_14/p_0[23]' status: 'gr_small'
info GR11: Skipping net 'i_0_14/p_0[24]' status: 'gr_small'
info GR11: Skipping net 'i_0_14/p_0[25]' status: 'gr_small'
info GR11: Skipping net 'i_0_14/p_0[28]' status: 'gr_small'
info GR11: Skipping net 'i_0_14/p_0[29]' status: 'gr_small'
info GR11: Skipping net 'i_0_14/p_0[30]' status: 'gr_small'
info GR11: Skipping net 'i_0_14/p_0[31]' status: 'gr_small'
info GR11: Skipping net 'i_0_14/p_0[32]' status: 'gr_small'
info GR11: Skipping net 'i_0_14/p_0[33]' status: 'gr_small'
info GR11: Skipping net 'i_0_14/p_0[35]' status: 'gr_small'
info GR11: Skipping net 'i_0_14/p_0[36]' status: 'gr_small'
info GR11: Skipping net 'i_0_14/p_0[37]' status: 'gr_small'
info GR11: Skipping net 'i_0_14/p_0[39]' status: 'gr_small'
info GR11: Skipping net 'i_0_14/p_0[40]' status: 'gr_small'
info GR11: Skipping net 'i_0_14/p_0[43]' status: 'gr_small'
info GR11: Skipping net 'i_0_14/p_0[44]' status: 'gr_small'
info GR11: Skipping net 'i_0_14/p_0[45]' status: 'gr_small'
info GR11: Skipping net 'i_0_14/p_0[47]' status: 'gr_small'
info GR11: Skipping net 'i_0_14/p_0[48]' status: 'gr_small'
info GR11: Skipping net 'i_0_14/p_0[49]' status: 'gr_small'
info GR11: Skipping net 'i_0_14/p_0[50]' status: 'gr_small'
Built 1305 nets   (0 seconds elapsed)

Will perform 'repair' routing on 14 nets: 
         14 without global routing
          0 with open pins  
          0 with antenna wires
          0 with blocked gcell edges 
          0 corrupted
.
Cleaned up Congestion Map loads   (0 seconds elapsed)

Repair Routed 14 nets       (0 seconds elapsed)
    Edge Overflows = 0 (0.0000 %),  Macro Overflows = 0,  Node Overflows = 0 (0.0000 %) 

    rake server setup complete : Heap: 0G 0M 0k Elapsed Time: 0:0:1 CPU Time: 0:0:0
Report 'route_congestion': Route Congestion Report
Generated on Wed Jan 4 08:12:10 2023
  
-----------------------------------------------------------------------
|                        Congestion Statistics                        |
|----------------+------------+-------------+-----------+-------------|
|                | X          | Y           | Via       | Total       | 
|----------------+------------+-------------+-----------+-------------|
| Edge Count     | 1120       | 1140        | 2100      | 4360        | 
|----------------+------------+-------------+-----------+-------------|
| Overflow Edges | 0          | 0           | 0         | 0           | 
|----------------+------------+-------------+-----------+-------------|
| Overflow as %  | 0          | 0           | 0         | 0           | 
|----------------+------------+-------------+-----------+-------------|
| Worst          | 0.833333   | 1           | 0.621622  | 1           | 
|----------------+------------+-------------+-----------+-------------|
| Average        | 0.105824   | 0.271333    | 0.0698758 | 0.0934541   | 
|----------------+------------+-------------+-----------+-------------|
| Overflow Nodes | 0          | 0           | -1        | 0           | 
|----------------+------------+-------------+-----------+-------------|
| Wire Length    | 7.3416e+07 | 7.81621e+07 | 6337      | 1.51578e+08 | 
-----------------------------------------------------------------------


Report 'routing': Global Routing Report
Generated on Wed Jan 4 08:12:10 2023
  
-------------------------------------------------------------------------------------------------------------------------------------
|                                                         Wires statistics                                                          |
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                               | TOTAL  | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Wire length (millimeter)      | 15.16  | 0.47   | 5.61   | 6.23   | 2.21   | 0.64   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00    | 
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Wire length (%)               | 100.00 | 3.10   | 37.02  | 41.08  | 14.55  | 4.25   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00    | 
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Non preferred wire length (%) | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00    | 
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Number of wires  (thousand)   | 2.64   | 0.09   | 1.09   | 0.94   | 0.46   | 0.07   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00    | 
-------------------------------------------------------------------------------------------------------------------------------------


  
--------------------------------------------------------------------------------------------------------------
|                                              Vias statistics                                               |
|----------------------------+--------+--------+--------+--------+--------+------+------+------+------+------|
|                            | TOTAL  | via1   | via2   | via3   | via4   | via5 | via6 | via7 | via8 | via9 | 
|----------------------------+--------+--------+--------+--------+--------+------+------+------+------+------|
| Number of vias  (thousand) | 6.34   | 3.32   | 2.15   | 0.74   | 0.13   | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 
|----------------------------+--------+--------+--------+--------+--------+------+------+------+------+------|
| Vias (%)                   | 100.00 | 52.41  | 33.94  | 11.63  | 2.02   | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 
|----------------------------+--------+--------+--------+--------+--------+------+------+------+------+------|
| Single vias (%)            | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 0    | 0    | 0    | 0    | 0    | 
|----------------------------+--------+--------+--------+--------+--------+------+------+------+------+------|
| Double vias (%)            | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0    | 0    | 0    | 0    | 0    | 
|----------------------------+--------+--------+--------+--------+--------+------+------+------+------+------|
| Multi vias (%)             | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0    | 0    | 0    | 0    | 0    | 
--------------------------------------------------------------------------------------------------------------


info UI30: performing congestion analysis on partition RadixBooth (started at Wed Jan 4 08:12:10 2023)

Congestion ratio stats: min = 0.02, max = 0.66, mean = 0.27 
At threshold 1.17, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.99, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.87, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)

-------------------------------------------------
| Grade = A; the partition should route easily. |
-------------------------------------------------

info UI: 100 (out of 634) 'GR11' messages were written to the session log file
info UI33: performed global routing for 0 sec (CPU time: 0 sec; MEM: RSS - 301M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 300M)
info TDRO: Prepare timing info: derate
info TDRO20: Updating timer ...
info TA_CMDS6301: Limiting CPUs to available cores (Requested: 2, Available: 1).
info TA_CMDS6300: Running Multi-Core Timing Analysis using 1 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
info TDRO: Run time 0  seconds
info TDRO20: Finding bottlenecks ...
info TDRO: Run time 0  seconds
info TDRO: Set tdro_pin_wvepn attribute on 0 pins
info TDRO: wns = 0 tns = 0
info TDRO: Set tdro_pin_criticality attribute on 7525 pins
Found 0 dominant TNS scenarios.
Found 0 dominant THS scenarios.
info TDRO: Invalidating timer
info UI33: performed collect timing critical nets for 0 sec (CPU time: 0 sec; MEM: RSS - 300M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 300M)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup  | Hold  | CRPR       | SI    | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | pruned | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false  | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true   | false | setup_hold | delay | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------


RRT warning: No critical nets have been passed to ipo_sweep_noise
Updating timing ...
info TA_CMDS6301: Limiting CPUs to available cores (Requested: 2, Available: 1).
info TA_CMDS6300: Running Multi-Core Timing Analysis using 1 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 309M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 300M)
Report 'report_path_group': Path Group
Generated on Wed Jan 4 08:12:11 2023
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 309M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 300M)
Report 'report_path_group': Path Group
Generated on Wed Jan 4 08:12:11 2023
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 309M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 300M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 309M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 300M)
-----------------------------------------------------------------------------
|          MCMM variability report for design 'RadixBooth' (nano)           |
|-----------------------+--------+--------+---------+------+------+---------|
|                       | WNS    | TNS    | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+--------+--------+---------+------+------+---------|
| new_mode (corner_0_0) | 0.9480 | 0.0000 | 0       | -ne- | -ne- | -ne-    | 
-----------------------------------------------------------------------------


"-ne-" : Not Enabled
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


RRT info: Stage 'gr' completed successfully
RRT info: User event handler 'after gr' completed successfully
RRT info: Start stage 'tr_opt'
RRT info: User event handler 'before tr_opt' completed successfully
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                                                                        route_track configuration                                                                         |
|-------------------------------+---------------------------------------------------------------+-------+---------+----------+------------+------+------------+------------|
| Name                          | Description                                                   | Value | Default | Modified | Value_type | Enum | Persistent | User_level | 
|-------------------------------+---------------------------------------------------------------+-------+---------+----------+------------+------+------------+------------|
| fix_all_drc                   | Use extra strategies to fix rest of violations (versions      | false | true    | true     | N/A        |      | true       | normal     | 
|                               | next)                                                         |       |         |          |            |      |            |            | 
|-------------------------------+---------------------------------------------------------------+-------+---------+----------+------------+------+------------+------------|
| full_drc_pass                 | First path with full DRC check (versions old,new)             | 1     | 2       | true     | N/A        |      | true       | normal     | 
|-------------------------------+---------------------------------------------------------------+-------+---------+----------+------------+------+------------+------------|
| min_drc_convergence_rate      | Specifies minimum reduction of DRC violations in percents for | 50    | 20      | true     | N/A        |      | true       | normal     | 
|                               | route_track to proceed with its runs after run 3 (versions    |       |         |          |            |      |            |            | 
|                               | old,new)                                                      |       |         |          |            |      |            |            | 
|-------------------------------+---------------------------------------------------------------+-------+---------+----------+------------+------+------------+------------|
| min_drc_convergence_rate_next | Specifies minimum reduction of DRC violations in percents for | 50    | 20      | true     | N/A        |      | true       | normal     | 
|                               | route_track to proceed with its runs after run 2 (version     |       |         |          |            |      |            |            | 
|                               | next)                                                         |       |         |          |            |      |            |            | 
|-------------------------------+---------------------------------------------------------------+-------+---------+----------+------------+------+------------+------------|
| min_global_layer              | Minimal layer from which follow global metrics have effect    | 4     | 1       | true     | N/A        |      | true       | normal     | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------


Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 309M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 300M)
Report 'report_path_group': Path Group
Generated on Wed Jan 4 08:12:11 2023
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 309M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 300M)
Report 'report_path_group': Path Group
Generated on Wed Jan 4 08:12:11 2023
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 309M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 300M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 309M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 300M)
-----------------------------------------------------------------------------
|          MCMM variability report for design 'RadixBooth' (nano)           |
|-----------------------+--------+--------+---------+------+------+---------|
|                       | WNS    | TNS    | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+--------+--------+---------+------+------+---------|
| new_mode (corner_0_0) | 0.9480 | 0.0000 | 0       | -ne- | -ne- | -ne-    | 
-----------------------------------------------------------------------------


"-ne-" : Not Enabled
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


RRT info: Retrieving statistics from db
-----------------------------------------------------------------
| Property Name                | Property Value | Property Type | 
|------------------------------+----------------+---------------|
| name                         | sda root       | string        | 
|------------------------------+----------------+---------------|
| top_hier                     | RadixBooth     | string        | 
|------------------------------+----------------+---------------|
| auto_ideal_fanout_threshold* | 1024           | int           | 
|------------------------------+----------------+---------------|
| mv_is_enabled*               | false          | bool          | 
|------------------------------+----------------+---------------|
| mxdb.design_state.netlist*   | false          | bool          | 
-----------------------------------------------------------------


RRT info: No statistics table in this db
RRT info: Retrieving application info...
RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal8  | 
|-------------+---------|
| Recommended | metal8  | 
-------------------------


RRT info: $ClkNets list is already defined. Reusing it
RRT info: Detecting non-clock nets
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 309M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 300M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 309M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 300M)
RRT info: Retrieving global routing info...
-----------------------------------------------------------------
|                        | tr_opt_init                          | 
|------------------------+--------------------------------------|
| elapsed_time  (min)    | 00h 06m                              | 
|------------------------+--------------------------------------|
| cpu_time  (min)        | 0.00039583333333333327d 00.0h 00.0m  | 
|------------------------+--------------------------------------|
| heap_memory  (Mb)      | 1184                                 | 
|------------------------+--------------------------------------|
| logic_utilization  (%) | 54.62                                | 
|------------------------+--------------------------------------|
| WNS  (ps)              | 0.0                                  | 
|------------------------+--------------------------------------|
| TNS  (ns)              | 0.0                                  | 
|------------------------+--------------------------------------|
| WHS  (ps)              | 0.0                                  | 
|------------------------+--------------------------------------|
| THS  (ns)              | 0.0                                  | 
|------------------------+--------------------------------------|
| setup_viols            | 0                                    | 
|------------------------+--------------------------------------|
| hold_viols             | 0                                    | 
|------------------------+--------------------------------------|
| slew_viols             | 0                                    | 
|------------------------+--------------------------------------|
| worst_slew  (ps)       | 0.0                                  | 
|------------------------+--------------------------------------|
| total_slew  (ps)       | 0.0                                  | 
|------------------------+--------------------------------------|
| overflow_edges         | 0                                    | 
|------------------------+--------------------------------------|
| overflow_nodes         | 0                                    | 
|------------------------+--------------------------------------|
| wire_len_total  (mm)   | 15.2                                 | 
|------------------------+--------------------------------------|
| via_count_total        | 6337                                 | 
-----------------------------------------------------------------



info 'twns' objective check is passed.
Running full-chip extraction...
info Full-chip area is (0 0 807500 812000)
info Using 1 cpu(s)
Creating density maps...
info metal1 layer density max: 0.302518 min: 0.000000 avg: 0.150016
info metal2 layer density max: 0.056000 min: 0.000000 avg: 0.013284
info metal3 layer density max: 0.066657 min: 0.000000 avg: 0.013109
info metal4 layer density max: 0.024629 min: 0.000000 avg: 0.009628
info metal5 layer density max: 0.016957 min: 0.000000 avg: 0.009347
info metal6 layer density max: 0.260000 min: 0.017143 avg: 0.197532
info metal7 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal8 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal9 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal10 layer density max: 0.000000 min: 0.000000 avg: 0.000000
Density maps have been created successfully
Processing metal1: 30% 60% 100% 
Processing metal2: 30% 60% 100% 
Processing metal3: 30% 60% 100% 
Processing metal4: 50% 100% 
Processing metal5: 50% 100% 
Processing metal6: 50% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 
Extracting GR capacitances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Updating library timing info...
Collecting library timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Extracting wire resistances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Collecting clock nets...
Collected 16 clock nets
Updating timing...
Collecting timing bottlenecks: 100%
Calculating slew/delay values: 10% 20% 90% 100%

'twns' has 0 victims
info UI33: performed collect timing critical nets for 0 sec (CPU time: 0 sec; MEM: RSS - 310M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 300M)
-------------
| WNS nets  |
|-------+---|
| Count | 0 | 
-------------


RRT warning: User-specified value 'true' for option 'cri_all' overrides previous 'false'
RRT warning: User-specified value 'false' for option 'cri_gr_cc_derate' overrides previous 'true'
RRT warning: User-specified value 'true' for option 'cri_reuse' overrides previous 'false'
info TDRO: Prepare timing info: nonSI
info TDRO20: Updating timer ...
info TDRO: Run time 0  seconds
info TDRO20: Finding bottlenecks ...
info TDRO: Run time 0  seconds
info TDRO: Set tdro_pin_wvepn attribute on 0 pins
info TDRO: wns = 0 tns = 0
info TDRO: Set tdro_pin_criticality attribute on 7525 pins
info UI33: performed collect timing critical nets for 0 sec (CPU time: 0 sec; MEM: RSS - 310M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 300M)
-------------------------
| Current critical nets |
|-------+---------------|
| Count | 0             | 
-------------------------


Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '16' clock nets to 'true'

Setting all clock networks in partition(s) 'RadixBooth':
----------------------------------------------------------

Reading networks for clocks '*' ...

-----------------------------------------
|   Clock Tree Stats for clock(s) '*'   |
|-------------------------------+-------|
|                               | Count | 
|-------------------------------+-------|
| Total Clock Nets              | 19    | 
|-------------------------------+-------|
| Total Sequential cells        | 356   | 
|-------------------------------+-------|
| Tree Elements (Combinational) | 15    | 
|-------------------------------+-------|
| Tree Elements (Sequential)    | 0     | 
|-------------------------------+-------|
| Tree Elements (Clock Sources) | 0     | 
|-------------------------------+-------|
| Tree Elements (Total)         | 15    | 
-----------------------------------------


Found 15 pre-existing "fixed" Clock Tree Elements (buff+inv+comb)
 15 Clock Tree Elements (buff+inv+comb):
 Will be dont_modify for optimization

RRT info: Found 356 pre-existing "fixed" Sequential leaf cells of clock networks
 356 Sequential leaf cells of clock networks :
 Will be dont_modify for optimization


All Clock networks set for partition RadixBooth.

RRT debug: Executing 'route_track -runs 2 -keep_detail_routing 5 -timing_effort none -river false'
info UI30: performing track routing on partition RadixBooth (started at Wed Jan 4 08:12:11 2023)
Starting route_track for technology class A
Settings initialization ...
---------------------------------------
|           Nets statistics           |
|-----------------------+------+------|
|                       | Nets | Pins | 
|-----------------------+------+------|
| Total (partition)     | 1958 | 6625 | 
|-----------------------+------+------|
| To be routed :        | 1939 | 6232 | 
|-----------------------+------+------|
|   - signal            | 1939 | 6232 | 
|-----------------------+------+------|
| To be skipped :       | 19   | 393  | 
|-----------------------+------+------|
|   - marked dont_route | 16   | 387  | 
|-----------------------+------+------|
|   - less 2 pins       | 2    | 0    | 
|-----------------------+------+------|
|   - tieoff            | 1    | 6    | 
---------------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with global wires | 1291 | 
|-----------------------+------|
|   - no any wires      | 648  | 
--------------------------------


--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


Routing Cell Library initialization ...
 core  lib cells:   35 with    110 unique orients.
 partition cells:    1 with      1 unique orients.
Calculated access for 136 core library pins:
 Ideal   :   136 pins (via ongrid,  completely inside of pin)
 Good    :     0 pins (via ongrid,  no violations)
 Offgrid :     0 pins (via offgrid, completely inside of pin)
 None    :     0 pins (no access)
 None NDR:     0 pins (no NDR via access)
Pitch/Offset X: 1900/950, Y: 1400/700
Done in 0.0 (0.0 CPU) seconds, used 0 MB
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G

Initialization ...
Global grid size 20 rows x 15 columns
Collect nets ...
Collect vias ...
Property preserve_layer is set on 1939 nets with average value 100.00
Create routing grid ...
Initialize routing channels ...
Creating resource map ...
M1: horizontal grid 425X x 580Y
M2:   vertical grid 425X x 580Y
M3: horizontal grid 698X x 580Y
M4:   vertical grid 288X x 580Y
M5: horizontal grid 288X x 290Y
M6:   vertical grid 288X x 377Y
M7: horizontal grid 374X x 102Y
M8:   vertical grid 101X x 102Y
M9: horizontal grid 101X x 51Y
M10:   vertical grid 50X x 51Y
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G

Reading design data ...
Fixed net wires 1080
Fixed net vias 20665
Core cells 1821
Core cells with unique orientation 105: pin objects 1373, obstructions 631
Macro cells 0: pin objects 0, obstructions 0
Top level pin objects 132, obstructions 0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G

Reading nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Detected 1291 nets with global routing
Detected 648 nets without any routing
Detected 2637 wires, 6337 vias
Detected 6232 pins
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G

Set nets timing parameters ...
No parallel length constraints have been set.
Initial Track Assignment: 1 2 3 4 5 6 7 done
Cpu time: 00:00:00, Elapsed time: 00:00:01, Memory: 1.7G

Run(1) ...
1.000 Changed     3486 of     9941 tested segments in    95 channels. Unresolved     4277 violations and      124 notes
1.001 Changed     2859 of     8309 tested segments in   136 channels. Unresolved     3412 violations and      196 notes
1.002 Changed     2538 of     7310 tested segments in   159 channels. Unresolved     3004 violations and      203 notes
1.003 Changed     2312 of     6682 tested segments in   166 channels. Unresolved     2637 violations and      216 notes
1.004 Changed     2054 of     6096 tested segments in   161 channels. Unresolved     2397 violations and      204 notes
1.005 Changed     1944 of     5644 tested segments in   155 channels. Unresolved     2219 violations and      206 notes
1.006 Changed     1847 of     5315 tested segments in   147 channels. Unresolved     2125 violations and      203 notes
1.007 Changed     1822 of     5219 tested segments in   154 channels. Unresolved     2086 violations and      171 notes
1.008 Changed     1663 of     5051 tested segments in   153 channels. Unresolved     1939 violations and      155 notes
1.009 Changed     1631 of     4806 tested segments in   146 channels. Unresolved     1878 violations and      168 notes
1.010 Changed     1454 of     4611 tested segments in   133 channels. Unresolved     1704 violations and      198 notes
1.011 Changed     1323 of     4234 tested segments in   139 channels. Unresolved     1530 violations and      235 notes
1.012 Changed     1236 of     3924 tested segments in   134 channels. Unresolved     1446 violations and      275 notes
1.013 Changed     1091 of     3736 tested segments in   130 channels. Unresolved     1318 violations and      321 notes
1.014 Changed      971 of     3448 tested segments in   132 channels. Unresolved     1132 violations and      402 notes
1.015 Changed      776 of     3028 tested segments in   126 channels. Unresolved      951 violations and      487 notes
1.016 Changed      708 of     2638 tested segments in   126 channels. Unresolved      853 violations and      534 notes
1.017 Changed      599 of     2352 tested segments in   130 channels. Unresolved      730 violations and      559 notes
1.018 Changed      523 of     2117 tested segments in   126 channels. Unresolved      672 violations and      601 notes
1.019 Changed      453 of     1867 tested segments in   113 channels. Unresolved      556 violations and      637 notes
1.020 Changed      374 of     1654 tested segments in   113 channels. Unresolved      502 violations and      651 notes
1.021 Changed      313 of     1435 tested segments in   112 channels. Unresolved      449 violations and      656 notes
1.022 Changed      270 of     1242 tested segments in   104 channels. Unresolved      384 violations and      676 notes
1.023 Changed      213 of     1077 tested segments in   102 channels. Unresolved      349 violations and      701 notes
1.024 Changed      200 of      938 tested segments in   100 channels. Unresolved      325 violations and      705 notes
1.025 Changed      200 of      845 tested segments in    99 channels. Unresolved      307 violations and      714 notes
1.026 Changed      179 of      795 tested segments in    97 channels. Unresolved      299 violations and      718 notes
1.027 Changed      165 of      769 tested segments in   102 channels. Unresolved      283 violations and      721 notes
1.028 Changed      157 of      734 tested segments in    99 channels. Unresolved      274 violations and      722 notes
1.029 Changed      131 of      695 tested segments in    98 channels. Unresolved      258 violations and      726 notes
1.030 Changed      124 of      602 tested segments in    89 channels. Unresolved      251 violations and      730 notes
1.031 Changed       82 of      517 tested segments in    79 channels. Unresolved      248 violations and      732 notes
1.032 Changed       50 of      402 tested segments in    75 channels. Unresolved      230 violations and      738 notes
1.033 Changed       30 of      270 tested segments in    65 channels. Unresolved      222 violations and      743 notes
1.034 Changed       19 of      164 tested segments in    57 channels. Unresolved      214 violations and      743 notes
1.035 Changed       16 of      103 tested segments in    39 channels. Unresolved      213 violations and      745 notes
1.036 Changed       15 of       91 tested segments in    33 channels. Unresolved      210 violations and      750 notes
1.037 Changed       15 of       87 tested segments in    33 channels. Unresolved      209 violations and      752 notes
1.038 Changed       13 of       77 tested segments in    31 channels. Unresolved      210 violations and      751 notes
1.039 Changed       10 of       66 tested segments in    26 channels. Unresolved      208 violations and      750 notes
1.040 Changed        8 of       49 tested segments in    22 channels. Unresolved      207 violations and      750 notes
1.041 Changed        9 of       41 tested segments in    24 channels. Unresolved      208 violations and      751 notes
1.042 Changed        7 of       40 tested segments in    23 channels. Unresolved      206 violations and      750 notes
1.043 Changed        7 of       38 tested segments in    21 channels. Unresolved      206 violations and      751 notes
1.044 Changed        7 of       35 tested segments in    21 channels. Unresolved      207 violations and      753 notes
1.045 Changed        5 of       38 tested segments in    21 channels. Unresolved      205 violations and      755 notes
1.046 Changed        5 of       33 tested segments in    20 channels. Unresolved      204 violations and      755 notes
1.047 Changed        2 of       25 tested segments in    17 channels. Unresolved      204 violations and      755 notes
1.048 Changed        1 of       16 tested segments in    10 channels. Unresolved      204 violations and      756 notes
1.049 Changed        1 of       13 tested segments in     8 channels. Unresolved      204 violations and      756 notes
1.050 Changed        3 of       14 tested segments in     9 channels. Unresolved      200 violations and      757 notes
1.051 Changed        1 of       12 tested segments in    10 channels. Unresolved      198 violations and      759 notes
1.052 Changed        0 of        2 tested segments in     2 channels. Unresolved      198 violations and      759 notes
1.053 Changed        0 of        0 tested segments in     0 channels. Unresolved      198 violations and      759 notes
Result=end(begin): viols=198(4277), notes=759(124)
Cpu time: 00:01:14, Elapsed time: 00:01:17, Memory: 1.7G

Run(2) ...
2.000 Changed      237 of    10334 tested segments in   178 channels. Unresolved      201 violations and      702 notes
2.001 Changed      197 of     1361 tested segments in   150 channels. Unresolved      196 violations and      681 notes
2.002 Changed      137 of     1132 tested segments in   134 channels. Unresolved      185 violations and      668 notes
2.003 Changed      110 of      514 tested segments in   115 channels. Unresolved      182 violations and      657 notes
2.004 Changed       70 of      444 tested segments in   108 channels. Unresolved      181 violations and      659 notes
2.005 Changed       92 of      439 tested segments in   104 channels. Unresolved      178 violations and      662 notes
2.006 Changed       61 of      413 tested segments in   104 channels. Unresolved      171 violations and      666 notes
2.007 Changed       82 of      359 tested segments in    95 channels. Unresolved      166 violations and      672 notes
2.008 Changed       60 of      345 tested segments in    90 channels. Unresolved      165 violations and      668 notes
2.009 Changed       82 of      335 tested segments in    89 channels. Unresolved      165 violations and      670 notes
2.010 Changed       49 of      336 tested segments in    88 channels. Unresolved      164 violations and      668 notes
2.011 Changed       76 of      327 tested segments in    87 channels. Unresolved      164 violations and      667 notes
2.012 Changed       56 of      324 tested segments in    85 channels. Unresolved      168 violations and      666 notes
2.013 Changed      104 of      359 tested segments in    84 channels. Unresolved      165 violations and      665 notes
2.014 Changed      102 of      434 tested segments in    90 channels. Unresolved      169 violations and      660 notes
2.015 Changed      117 of      437 tested segments in    90 channels. Unresolved      168 violations and      662 notes
2.016 Changed      103 of      404 tested segments in    90 channels. Unresolved      164 violations and      665 notes
2.017 Changed       95 of      406 tested segments in    87 channels. Unresolved      168 violations and      667 notes
2.018 Changed       80 of      358 tested segments in    87 channels. Unresolved      155 violations and      669 notes
2.019 Changed      109 of      376 tested segments in    93 channels. Unresolved      165 violations and      670 notes
2.020 Changed       92 of      408 tested segments in    97 channels. Unresolved      160 violations and      673 notes
2.021 Changed      101 of      366 tested segments in    88 channels. Unresolved      158 violations and      676 notes
2.022 Changed       74 of      362 tested segments in    84 channels. Unresolved      153 violations and      674 notes
2.023 Changed       56 of      331 tested segments in    78 channels. Unresolved      150 violations and      671 notes
2.024 Changed       47 of      318 tested segments in    79 channels. Unresolved      151 violations and      669 notes
2.025 Changed       67 of      288 tested segments in    78 channels. Unresolved      143 violations and      672 notes
2.026 Changed       62 of      299 tested segments in    76 channels. Unresolved      150 violations and      673 notes
2.027 Changed       73 of      295 tested segments in    74 channels. Unresolved      142 violations and      673 notes
2.028 Changed       61 of      296 tested segments in    77 channels. Unresolved      147 violations and      676 notes
2.029 Changed       71 of      283 tested segments in    71 channels. Unresolved      145 violations and      677 notes
2.030 Changed       60 of      286 tested segments in    72 channels. Unresolved      147 violations and      678 notes
2.031 Changed       39 of      279 tested segments in    70 channels. Unresolved      148 violations and      676 notes
2.032 Changed       27 of      234 tested segments in    68 channels. Unresolved      148 violations and      678 notes
2.033 Changed       33 of      211 tested segments in    70 channels. Unresolved      149 violations and      676 notes
2.034 Changed       14 of      206 tested segments in    63 channels. Unresolved      157 violations and      675 notes
2.035 Changed        8 of       67 tested segments in    27 channels. Unresolved      153 violations and      675 notes
2.036 Changed        9 of       46 tested segments in    22 channels. Unresolved      155 violations and      675 notes
2.037 Changed        7 of       42 tested segments in    21 channels. Unresolved      154 violations and      675 notes
2.038 Changed        7 of       43 tested segments in    19 channels. Unresolved      154 violations and      675 notes
2.039 Changed        4 of       38 tested segments in    16 channels. Unresolved      154 violations and      675 notes
2.040 Changed        3 of       33 tested segments in    17 channels. Unresolved      153 violations and      675 notes
2.041 Changed        4 of       30 tested segments in    16 channels. Unresolved      154 violations and      675 notes
2.042 Changed        1 of       26 tested segments in    15 channels. Unresolved      150 violations and      675 notes
2.043 Changed        1 of       14 tested segments in    11 channels. Unresolved      150 violations and      675 notes
2.044 Changed        1 of       12 tested segments in    10 channels. Unresolved      150 violations and      675 notes
2.045 Changed        0 of       11 tested segments in    10 channels. Unresolved      150 violations and      675 notes
2.046 Changed        1 of        9 tested segments in     7 channels. Unresolved      150 violations and      675 notes
2.047 Changed        1 of        8 tested segments in     6 channels. Unresolved      150 violations and      675 notes
2.048 Changed        0 of        4 tested segments in     4 channels. Unresolved      150 violations and      675 notes
2.049 Changed        1 of        5 tested segments in     4 channels. Unresolved      150 violations and      675 notes
2.050 Changed        0 of        4 tested segments in     4 channels. Unresolved      150 violations and      675 notes
2.051 Changed        1 of        5 tested segments in     4 channels. Unresolved      150 violations and      675 notes
2.052 Changed        0 of        4 tested segments in     4 channels. Unresolved      150 violations and      675 notes
2.053 Changed        1 of        5 tested segments in     4 channels. Unresolved      150 violations and      675 notes
2.054 Changed        0 of        4 tested segments in     4 channels. Unresolved      150 violations and      675 notes
2.055 Changed        0 of        4 tested segments in     4 channels. Unresolved      150 violations and      675 notes
2.056 Changed        0 of        4 tested segments in     4 channels. Unresolved      150 violations and      675 notes
2.057 Changed        0 of        4 tested segments in     4 channels. Unresolved      150 violations and      675 notes
2.058 Changed        1 of        5 tested segments in     4 channels. Unresolved      150 violations and      675 notes
2.059 Changed        0 of        4 tested segments in     4 channels. Unresolved      150 violations and      675 notes
2.060 Changed        0 of        3 tested segments in     3 channels. Unresolved      150 violations and      675 notes
2.061 Changed        0 of        1 tested segments in     1 channels. Unresolved      150 violations and      675 notes
2.062 Changed        0 of        0 tested segments in     0 channels. Unresolved      150 violations and      675 notes
Result=end(begin): viols=150(201), notes=675(702)
Cpu time: 00:00:23, Elapsed time: 00:00:25, Memory: 1.7G

Write routing ...
M1: 6166 vias and 733 wires with length 0.382 (0.026 in non-prefer direction)
M2: 7986 vias and 6718 wires with length 7.595 (0.063 in non-prefer direction)
M3: 1716 vias and 5470 wires with length 8.620 (0.048 in non-prefer direction)
M4: 768 vias and 1093 wires with length 1.163 (0.033 in non-prefer direction)
M5: 259 vias and 476 wires with length 1.712 (0.009 in non-prefer direction)
M6: 171 vias and 96 wires with length 0.306 (0.000 in non-prefer direction)
M7: 121 vias and 169 wires with length 0.212 (0.091 in non-prefer direction)
M8: 0 vias and 75 wires with length 0.460 (0.010 in non-prefer direction)
M9: 0 vias and 0 wires with length 0.000 (0.000 in non-prefer direction)
M10: 0 vias and 0 wires with length 0.000 (0.000 in non-prefer direction)
Total: 17187 vias and 14830 wires with length 20.450 (0.280 in non-prefer direction)

Total 150 violated segments:
Viol: Stat short - 83
Viol: Stat spacing - 39
Viol: Diffnet short - 15
Viol: Samenet spacing - 12
Viol: Cut spacing - 1

Total 675 notes:
Note: Wire in port - 1
Note: Offgrid - 517
Note: Fork - 4
Note: Split - 60
Note: Segment orientation - 93

Info: Via overhang - 85
Info: Detour - 1
info UI33: performed track routing for 1 min 42 sec (CPU time: 1 min 37 sec; MEM: RSS - 315M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 315M)
#################################################################################################################

 Auto Ideal Fanout Threshold for design 'RadixBooth'
--------------------------------
| auto_ideal_fanout_threshold* | 
|------------------------------|
| 1024                         | 
--------------------------------


#################################################################################################################
Setting the Parasitic and Delay models for a Full DR Extraction & Timing...

Parasitic models:
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------


Delay models:
---------------------------------
| Name  | Model    | Base Model | 
|-------+----------+------------|
| Data  | adaptive | voltage    | 
|-------+----------+------------|
| Clock | accurate | voltage    | 
---------------------------------


-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup  | Hold  | CRPR       | SI    | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | pruned | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false  | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true   | true  | setup_hold | delay | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------


RRT info: Power effort is low. Enabling corner corner_0_0 for leakage and dynamic power.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup  | Hold  | CRPR       | SI    | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | pruned | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false  | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true   | true  | setup_hold | delay | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------


warning EXTR600: Extraction configuration 'break_shorts' value is changed from 'false' to 'true'.
Updating timing ...
info TA_CMDS6301: Limiting CPUs to available cores (Requested: 2, Available: 1).
info TA_CMDS6300: Running Multi-Core Timing Analysis using 1 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
info UI33: performed update timing for 2 sec (CPU time: 2 sec; MEM: RSS - 326M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 327M)
Report 'report_path_group': Path Group
Generated on Wed Jan 4 08:13:56 2023
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 326M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 327M)
Report 'report_path_group': Path Group
Generated on Wed Jan 4 08:13:56 2023
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 326M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 327M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 326M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 327M)
---------------------------------------------------------------------------------
|            MCMM variability report for design 'RadixBooth' (nano)             |
|-----------------------+--------+--------+---------+--------+--------+---------|
|                       | WNS    | TNS    | #Endpts | WHS    | THS    | #Endpts | 
|-----------------------+--------+--------+---------+--------+--------+---------|
| new_mode (corner_0_0) | 1.1070 | 0.0000 | 0       | 0.0320 | 0.0000 | 0       | 
---------------------------------------------------------------------------------


"-ne-" : Not Enabled
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------



info 'clock_si' objective check is passed.
Start Final Routing in SI improvement mode on 1 cpus
Non default settings:
  Plength threshold: 0
  Skip correction

Routing Cell Library initialization ...
 core  lib cells:   35 with    110 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


---------------------------------------
|           Nets statistics           |
|-----------------------+------+------|
|                       | Nets | Pins | 
|-----------------------+------+------|
| Total (partition)     | 1958 | 6625 | 
|-----------------------+------+------|
| To be routed :        | 1939 | 6232 | 
|-----------------------+------+------|
|   - signal            | 1939 | 6232 | 
|-----------------------+------+------|
| To be skipped :       | 19   | 393  | 
|-----------------------+------+------|
|   - marked dont_route | 16   | 387  | 
|-----------------------+------+------|
|   - less 2 pins       | 2    | 0    | 
|-----------------------+------+------|
|   - tieoff            | 1    | 6    | 
---------------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 1939 | 
--------------------------------



Calculating isolation plength threshold for each net ...
Check opens ...
Total opens=0 (nets=0)

Running full-chip extraction...
info Full-chip area is (0 0 807500 812000)
info Using 1 cpu(s)
Creating density maps...
info metal1 layer density max: 0.303918 min: 0.000000 avg: 0.153193
info metal2 layer density max: 0.213051 min: 0.000000 avg: 0.074590
info metal3 layer density max: 0.335827 min: 0.000000 avg: 0.087967
info metal4 layer density max: 0.196167 min: 0.000000 avg: 0.029526
info metal5 layer density max: 0.291888 min: 0.000000 avg: 0.038317
info metal6 layer density max: 0.353943 min: 0.017143 avg: 0.202977
info metal7 layer density max: 0.066261 min: 0.000000 avg: 0.008113
info metal8 layer density max: 0.161650 min: 0.000000 avg: 0.018163
info metal9 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal10 layer density max: 0.000000 min: 0.000000 avg: 0.000000
Density maps have been created successfully
Processing metal1: 30% 60% 100% 
Processing metal2: 30% 60% 100% 
Processing metal3: 30% 60% 100% 
Processing metal4: 50% 100% 
Processing metal5: 50% 100% 
Processing metal6: 50% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 
Updating library timing info...
Collecting library timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Extracting wire resistances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Collecting clock nets...
Collected 16 clock nets
Updating timing...

'clock_si' has 0 victims

'clock_si' score is 0

Si Assist: total victims: 0
Si Assist: rejected victims: 0 aggressors: 0
Si Assist: rejected victims aggressive: 0 no aggressors: 0
Si Assist: victims detected: old: 0 current: 0 new: 0
Si Assist: total victims: 0 aggressors: 0
Initialization finished
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G


Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G

Routing windows accepted: 0 rejected: 0
Finish Final Routing ...
info UI33: performed SI repair routing for 0 sec (CPU time: 0 sec; MEM: RSS - 330M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 327M)
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 330M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 327M)
Report 'report_path_group': Path Group
Generated on Wed Jan 4 08:13:57 2023
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 330M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 327M)
Report 'report_path_group': Path Group
Generated on Wed Jan 4 08:13:57 2023
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 330M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 327M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 330M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 327M)
---------------------------------------------------------------------------------
|            MCMM variability report for design 'RadixBooth' (nano)             |
|-----------------------+--------+--------+---------+--------+--------+---------|
|                       | WNS    | TNS    | #Endpts | WHS    | THS    | #Endpts | 
|-----------------------+--------+--------+---------+--------+--------+---------|
| new_mode (corner_0_0) | 1.1070 | 0.0000 | 0       | 0.0320 | 0.0000 | 0       | 
---------------------------------------------------------------------------------


"-ne-" : Not Enabled
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal8  | 
|-------------+---------|
| Recommended | metal8  | 
-------------------------


RRT info: $ClkNets list is already defined. Reusing it
RRT info: $NonClkNets list is already defined. Reusing it
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 330M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 327M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 330M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 327M)
RRT info: Retrieving detail routing info...
-------------------------------------------------------------------------------------------------------
|                        | tr_opt_init                          | tr_opt_tr_0                         | 
|------------------------+--------------------------------------+-------------------------------------|
| elapsed_time  (min)    | 00h 06m                              | 00h 02m                             | 
|------------------------+--------------------------------------+-------------------------------------|
| cpu_time  (min)        | 0.00039583333333333327d 00.0h 00.0m  | 0.0010763888888888889d 00.0h 00.0m  | 
|------------------------+--------------------------------------+-------------------------------------|
| heap_memory  (Mb)      | 1184                                 | 1184                                | 
|------------------------+--------------------------------------+-------------------------------------|
| logic_utilization  (%) | 54.62                                | 54.62                               | 
|------------------------+--------------------------------------+-------------------------------------|
| WNS  (ps)              | 0.0                                  | 0.0                                 | 
|------------------------+--------------------------------------+-------------------------------------|
| TNS  (ns)              | 0.0                                  | 0.0                                 | 
|------------------------+--------------------------------------+-------------------------------------|
| WHS  (ps)              | 0.0                                  | 0.0                                 | 
|------------------------+--------------------------------------+-------------------------------------|
| THS  (ns)              | 0.0                                  | 0.0                                 | 
|------------------------+--------------------------------------+-------------------------------------|
| setup_viols            | 0                                    | 0                                   | 
|------------------------+--------------------------------------+-------------------------------------|
| hold_viols             | 0                                    | 0                                   | 
|------------------------+--------------------------------------+-------------------------------------|
| slew_viols             | 0                                    | 0                                   | 
|------------------------+--------------------------------------+-------------------------------------|
| worst_slew  (ps)       | 0.0                                  | 0.0                                 | 
|------------------------+--------------------------------------+-------------------------------------|
| total_slew  (ps)       | 0.0                                  | 0.0                                 | 
|------------------------+--------------------------------------+-------------------------------------|
| overflow_edges         | 0                                    |                                     | 
|------------------------+--------------------------------------+-------------------------------------|
| overflow_nodes         | 0                                    |                                     | 
|------------------------+--------------------------------------+-------------------------------------|
| wire_len_total  (mm)   | 15.2                                 | 22.6                                | 
|------------------------+--------------------------------------+-------------------------------------|
| via_count_total        | 6337                                 | 18252                               | 
-------------------------------------------------------------------------------------------------------


RRT info: Max util is set to 100.0%
info DUM207: update_cell_density_map: re-initialized cell-density map for partition RadixBooth old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: update_cell_density_map: re-initialized cell-density map for partition RadixBooth old max-util 100 new max-util 100.

Info: Cell density rectangles with ZERO-CAPACITY = 25
Info: Cell density rectangles with ZERO-CAPACITY & LOAD > 0 = 0

Placement Cell Density Distribution - 81 objects 
        --- get_objects cell_density_rect -of [get_objects cell_density_map] --->
0       |==================================================================== 25
3.28237 | 0
6.56473 | 0
9.8471  | 0
13.1295 | 0
16.4118 | 0
19.6942 | 0
22.9766 | 0
26.2589 | 0
29.5413 | 0
32.8237 | 0
36.106  |== 1
39.3884 | 0
42.6708 |===== 2
45.9531 |========== 4
49.2355 |====================================== 14
52.5179 |============================= 11
55.8002 |============================= 11
59.0826 |=================== 7
62.365  |================ 6
65.6473 |
        V     get_property -name utilization -object %object%

RRT debug: Executing 'optimize -effort medium'
info CHK10: Checking placement...
info UI32: performing optimize in post_route mode  (started at Wed Jan 4 08:13:57 2023)
Report 'RadixBooth': Design Report
Generated on Wed Jan 4 08:13:57 2023
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 5     | 
| Constant Cells | 4     | 
| Spare Cells    | 0     | 
| Clock Cells    | 9     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 1821  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 98    | 5.38       | 
| Inverters      | 196   | 10.76      | 
| Registers      | 362   | 19.87      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 737   | 40.47      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 1821  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 3368.62                | 54.62           | 
| Buffers, Inverters | 200.298                | 3.24            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 6166.94                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1942  | 100        | 
| Orphaned        | 3     | 0.15       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 1079  | 55.56      | 
| 2 Fanouts       | 697   | 35.89      | 
| 3-30 Fanouts    | 141   | 7.26       | 
| 30-127 Fanouts  | 22    | 1.13       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


Report 'gr_config': GR Config Report
Generated on Wed Jan 4 08:13:57 2023
  
----------------------------------------------------------
|                    GR Configuration                    |
|------------+----------+--------+-----------+-----------|
|            | Mode     | Tracks | Min Layer | Max Layer | 
|------------+----------+--------+-----------+-----------|
| RadixBooth | unfolded | 30     | 1         | 8         | 
----------------------------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------


Cell Density Map Utilization - 56 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  |=== 1
40  |=== 1
45  |================================ 9
50  |============================================================= 17
55  |======================================================================== 20
60  |===================== 6
65  |======= 2
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%


info OPT1: Analyzing design RadixBooth.
info OPT24: optimize_max_util is set to 100% in partition RadixBooth (0 density boxes are currently over utilized: max=65.6473%).

WNS:0 TNS:0 TNDD:-2681.0 WHS:0 THS:0 THDD:-1069.0 SLEW:0 CAP:0.0 LEAKAGE:0.070886 DYNAMIC:1.011160 AREA:3368.62

INFO :: Running optimization in MEDIUM effort level
WNS:0 TNS:0 TNDD:-2681.0 WHS:0 THS:0 THDD:-1069.0 SLEW:0 CAP:0.0 LEAKAGE:0.070886 DYNAMIC:1.011160 AREA:3368.62

info OPT24: optimize_max_util is set to 100% in partition RadixBooth (0 density boxes are currently over utilized: max=65.6473%).

info DUM207: optimize: re-initialized cell-density map for partition RadixBooth old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: optimize: re-initialized cell-density map for partition RadixBooth old max-util 100 new max-util 100.
Report 'RadixBooth': Design Report
Generated on Wed Jan 4 08:13:57 2023
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 5     | 
| Constant Cells | 4     | 
| Spare Cells    | 0     | 
| Clock Cells    | 9     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 1821  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 98    | 5.38       | 
| Inverters      | 196   | 10.76      | 
| Registers      | 362   | 19.87      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 737   | 40.47      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 1821  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 3368.62                | 54.62           | 
| Buffers, Inverters | 200.298                | 3.24            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 6166.94                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1942  | 100        | 
| Orphaned        | 3     | 0.15       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 1079  | 55.56      | 
| 2 Fanouts       | 697   | 35.89      | 
| 3-30 Fanouts    | 141   | 7.26       | 
| 30-127 Fanouts  | 22    | 1.13       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Cell Density Map Utilization - 56 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  |=== 1
40  |=== 1
45  |================================ 9
50  |============================================================= 17
55  |======================================================================== 20
60  |===================== 6
65  |======= 2
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in post_route mode for 0 sec (CPU time: 0 sec; MEM: RSS - 330M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 327M)
RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal8  | 
|-------------+---------|
| Recommended | metal8  | 
-------------------------


RRT info: $ClkNets list is already defined. Reusing it
RRT info: $NonClkNets list is already defined. Reusing it
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 330M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 327M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 330M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 327M)
RRT info: Retrieving detail routing info...
------------------------------------------------------------------------------------------------------------------------------------------
|                        | tr_opt_init                         | tr_opt_tr_0                        | tr_opt_drc_0                       | 
|------------------------+-------------------------------------+------------------------------------+------------------------------------|
| elapsed_time  (min)    | 00h 06m                             | 00h 02m                            | 00h 00m                            | 
|------------------------+-------------------------------------+------------------------------------+------------------------------------|
| cpu_time  (min)        | 0.00039583333333333327d 00.0h00.0m  | 0.0010763888888888889d 00.0h00.0m  | 1.3888888888888888e-5d 00.0h00.0m  | 
|------------------------+-------------------------------------+------------------------------------+------------------------------------|
| heap_memory  (Mb)      | 1184                                | 1184                               | 1184                               | 
|------------------------+-------------------------------------+------------------------------------+------------------------------------|
| logic_utilization  (%) | 54.62                               | 54.62                              | 54.62                              | 
|------------------------+-------------------------------------+------------------------------------+------------------------------------|
| WNS  (ps)              | 0.0                                 | 0.0                                | 0.0                                | 
|------------------------+-------------------------------------+------------------------------------+------------------------------------|
| TNS  (ns)              | 0.0                                 | 0.0                                | 0.0                                | 
|------------------------+-------------------------------------+------------------------------------+------------------------------------|
| WHS  (ps)              | 0.0                                 | 0.0                                | 0.0                                | 
|------------------------+-------------------------------------+------------------------------------+------------------------------------|
| THS  (ns)              | 0.0                                 | 0.0                                | 0.0                                | 
|------------------------+-------------------------------------+------------------------------------+------------------------------------|
| setup_viols            | 0                                   | 0                                  | 0                                  | 
|------------------------+-------------------------------------+------------------------------------+------------------------------------|
| hold_viols             | 0                                   | 0                                  | 0                                  | 
|------------------------+-------------------------------------+------------------------------------+------------------------------------|
| slew_viols             | 0                                   | 0                                  | 0                                  | 
|------------------------+-------------------------------------+------------------------------------+------------------------------------|
| worst_slew  (ps)       | 0.0                                 | 0.0                                | 0.0                                | 
|------------------------+-------------------------------------+------------------------------------+------------------------------------|
| total_slew  (ps)       | 0.0                                 | 0.0                                | 0.0                                | 
|------------------------+-------------------------------------+------------------------------------+------------------------------------|
| overflow_edges         | 0                                   |                                    |                                    | 
|------------------------+-------------------------------------+------------------------------------+------------------------------------|
| overflow_nodes         | 0                                   |                                    |                                    | 
|------------------------+-------------------------------------+------------------------------------+------------------------------------|
| wire_len_total  (mm)   | 15.2                                | 22.6                               | 22.6                               | 
|------------------------+-------------------------------------+------------------------------------+------------------------------------|
| via_count_total        | 6337                                | 18252                              | 18252                              | 
------------------------------------------------------------------------------------------------------------------------------------------


info CHK10: Checking placement...
info UI32: performing optimize in post_route mode  (started at Wed Jan 4 08:13:57 2023)
Report 'RadixBooth': Design Report
Generated on Wed Jan 4 08:13:57 2023
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 5     | 
| Constant Cells | 4     | 
| Spare Cells    | 0     | 
| Clock Cells    | 9     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 1821  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 98    | 5.38       | 
| Inverters      | 196   | 10.76      | 
| Registers      | 362   | 19.87      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 737   | 40.47      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 1821  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 3368.62                | 54.62           | 
| Buffers, Inverters | 200.298                | 3.24            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 6166.94                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1942  | 100        | 
| Orphaned        | 3     | 0.15       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 1079  | 55.56      | 
| 2 Fanouts       | 697   | 35.89      | 
| 3-30 Fanouts    | 141   | 7.26       | 
| 30-127 Fanouts  | 22    | 1.13       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


Report 'gr_config': GR Config Report
Generated on Wed Jan 4 08:13:57 2023
  
----------------------------------------------------------
|                    GR Configuration                    |
|------------+----------+--------+-----------+-----------|
|            | Mode     | Tracks | Min Layer | Max Layer | 
|------------+----------+--------+-----------+-----------|
| RadixBooth | unfolded | 30     | 1         | 8         | 
----------------------------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------


Cell Density Map Utilization - 56 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  |=== 1
40  |=== 1
45  |================================ 9
50  |============================================================= 17
55  |======================================================================== 20
60  |===================== 6
65  |======= 2
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%


info OPT1: Analyzing design RadixBooth.
info OPT24: optimize_max_util is set to 100% in partition RadixBooth (0 density boxes are currently over utilized: max=65.6473%).

WNS:0 TNS:0 TNDD:-2681.0 WHS:0 THS:0 THDD:-1069.0 SLEW:0 CAP:0.0 LEAKAGE:0.070886 DYNAMIC:1.011160 AREA:3368.62

INFO :: Running optimization in MEDIUM effort level
WNS:0 TNS:0 TNDD:-2681.0 WHS:0 THS:0 THDD:-1069.0 SLEW:0 CAP:0.0 LEAKAGE:0.070886 DYNAMIC:1.011160 AREA:3368.62

info OPT24: optimize_max_util is set to 100% in partition RadixBooth (0 density boxes are currently over utilized: max=65.6473%).

info DUM207: optimize: re-initialized cell-density map for partition RadixBooth old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: optimize: re-initialized cell-density map for partition RadixBooth old max-util 100 new max-util 100.
Report 'RadixBooth': Design Report
Generated on Wed Jan 4 08:13:58 2023
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 5     | 
| Constant Cells | 4     | 
| Spare Cells    | 0     | 
| Clock Cells    | 9     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 1821  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 98    | 5.38       | 
| Inverters      | 196   | 10.76      | 
| Registers      | 362   | 19.87      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 737   | 40.47      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 1821  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 3368.62                | 54.62           | 
| Buffers, Inverters | 200.298                | 3.24            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 6166.94                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1942  | 100        | 
| Orphaned        | 3     | 0.15       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 1079  | 55.56      | 
| 2 Fanouts       | 697   | 35.89      | 
| 3-30 Fanouts    | 141   | 7.26       | 
| 30-127 Fanouts  | 22    | 1.13       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Cell Density Map Utilization - 56 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  |=== 1
40  |=== 1
45  |================================ 9
50  |============================================================= 17
55  |======================================================================== 20
60  |===================== 6
65  |======= 2
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in post_route mode for 0 sec (CPU time: 0 sec; MEM: RSS - 330M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 327M)
RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal8  | 
|-------------+---------|
| Recommended | metal8  | 
-------------------------


RRT info: $ClkNets list is already defined. Reusing it
RRT info: $NonClkNets list is already defined. Reusing it
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 330M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 327M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 330M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 327M)
RRT info: Retrieving detail routing info...
---------------------------------------------------------------------------------------------------------------------------------------------------------
|                        | tr_opt_init                         | tr_opt_tr_0                        | tr_opt_drc_0                       | tr_opt_tns_0 | 
|------------------------+-------------------------------------+------------------------------------+------------------------------------+--------------|
| elapsed_time  (min)    | 00h 06m                             | 00h 02m                            | 00h 00m                            | 00h 00m      | 
|------------------------+-------------------------------------+------------------------------------+------------------------------------+--------------|
| cpu_time  (min)        | 0.00039583333333333327d00.0h 00.0m  | 0.0010763888888888889d00.0h 00.0m  | 1.3888888888888888e-5d00.0h 00.0m  | 00.0h 00.0m  | 
|------------------------+-------------------------------------+------------------------------------+------------------------------------+--------------|
| heap_memory  (Mb)      | 1184                                | 1184                               | 1184                               | 1184         | 
|------------------------+-------------------------------------+------------------------------------+------------------------------------+--------------|
| logic_utilization  (%) | 54.62                               | 54.62                              | 54.62                              | 54.62        | 
|------------------------+-------------------------------------+------------------------------------+------------------------------------+--------------|
| WNS  (ps)              | 0.0                                 | 0.0                                | 0.0                                | 0.0          | 
|------------------------+-------------------------------------+------------------------------------+------------------------------------+--------------|
| TNS  (ns)              | 0.0                                 | 0.0                                | 0.0                                | 0.0          | 
|------------------------+-------------------------------------+------------------------------------+------------------------------------+--------------|
| WHS  (ps)              | 0.0                                 | 0.0                                | 0.0                                | 0.0          | 
|------------------------+-------------------------------------+------------------------------------+------------------------------------+--------------|
| THS  (ns)              | 0.0                                 | 0.0                                | 0.0                                | 0.0          | 
|------------------------+-------------------------------------+------------------------------------+------------------------------------+--------------|
| setup_viols            | 0                                   | 0                                  | 0                                  | 0            | 
|------------------------+-------------------------------------+------------------------------------+------------------------------------+--------------|
| hold_viols             | 0                                   | 0                                  | 0                                  | 0            | 
|------------------------+-------------------------------------+------------------------------------+------------------------------------+--------------|
| slew_viols             | 0                                   | 0                                  | 0                                  | 0            | 
|------------------------+-------------------------------------+------------------------------------+------------------------------------+--------------|
| worst_slew  (ps)       | 0.0                                 | 0.0                                | 0.0                                | 0.0          | 
|------------------------+-------------------------------------+------------------------------------+------------------------------------+--------------|
| total_slew  (ps)       | 0.0                                 | 0.0                                | 0.0                                | 0.0          | 
|------------------------+-------------------------------------+------------------------------------+------------------------------------+--------------|
| overflow_edges         | 0                                   |                                    |                                    |              | 
|------------------------+-------------------------------------+------------------------------------+------------------------------------+--------------|
| overflow_nodes         | 0                                   |                                    |                                    |              | 
|------------------------+-------------------------------------+------------------------------------+------------------------------------+--------------|
| wire_len_total  (mm)   | 15.2                                | 22.6                               | 22.6                               | 22.6         | 
|------------------------+-------------------------------------+------------------------------------+------------------------------------+--------------|
| via_count_total        | 6337                                | 18252                              | 18252                              | 18252        | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


info RPT: Saving properties of path groups
info RPT: Changing path group slack margin to 199
corner_0_0
corner_0_0
info LP: The enabled corners for dynamic power are: corner_0_0
info LP: The enabled corners for leakage power are: corner_0_0
info LP: The total power for corner_0_0 corner: 1082046
info LP: The total power for corner_0_0 corner: 1082046
info LP: The detailed power report:
Report 'report_power_summary': Power
Generated on Wed Jan 4 08:13:58 2023
  
-------------------------------------------------------------------------------------------
|                                Power Summary (nanowatt)                                 |
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
| Component          | Internal | Switching |  | Dynamic | Leakage |  | Total   | Percent | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
| Entire design      |   672939 |    338221 |  | 1011160 |   70886 |  | 1082046 |  100.00 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|                    |          |           |  |         |         |  |         |         | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
| Power of all cells |   672939 |    248911 |  |  921850 |   70886 |  |  992736 |   91.75 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|   Clock cells      |    36324 |      8338 |  |   44663 |    1140 |  |   45802 |    4.23 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|   Data cells       |   636599 |    240573 |  |  877172 |   69746 |  |  946919 |   87.51 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|     Combinational  |   173792 |    188275 |  |  362067 |   41759 |  |  403826 |   37.32 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|     Registers      |   462791 |     52298 |  |  515089 |   27987 |  |  543076 |   50.19 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|     Macros         |        0 |         0 |  |       0 |       0 |  |       0 |    0.00 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|     Physical       |        0 |         0 |  |       0 |       0 |  |       0 |    0.00 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|                    |          |           |  |         |         |  |         |         | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
| Power of all nets  |          |     89310 |  |   89310 |         |  |   89310 |    8.25 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|   Clock nets       |          |     23857 |  |   23857 |         |  |   23857 |    2.20 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|     Clock leaves   |          |     20582 |  |   20582 |         |  |   20582 |    1.90 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|   Data nets        |          |     65453 |  |   65453 |         |  |   65453 |    6.05 | 
-------------------------------------------------------------------------------------------


info LP: Low effort power optimization of all cells.
info LP: Start power optimization in mode postroute_normal.
info CHK10: Checking placement...
info UI32: performing optimize in post_route mode  (started at Wed Jan 4 08:13:58 2023)
Report 'RadixBooth': Design Report
Generated on Wed Jan 4 08:13:58 2023
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 5     | 
| Constant Cells | 4     | 
| Spare Cells    | 0     | 
| Clock Cells    | 9     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 1821  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 98    | 5.38       | 
| Inverters      | 196   | 10.76      | 
| Registers      | 362   | 19.87      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 737   | 40.47      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 1821  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 3368.62                | 54.62           | 
| Buffers, Inverters | 200.298                | 3.24            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 6166.94                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1942  | 100        | 
| Orphaned        | 3     | 0.15       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 1079  | 55.56      | 
| 2 Fanouts       | 697   | 35.89      | 
| 3-30 Fanouts    | 141   | 7.26       | 
| 30-127 Fanouts  | 22    | 1.13       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


Report 'gr_config': GR Config Report
Generated on Wed Jan 4 08:13:58 2023
  
----------------------------------------------------------
|                    GR Configuration                    |
|------------+----------+--------+-----------+-----------|
|            | Mode     | Tracks | Min Layer | Max Layer | 
|------------+----------+--------+-----------+-----------|
| RadixBooth | unfolded | 30     | 1         | 8         | 
----------------------------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------


Cell Density Map Utilization - 56 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  |=== 1
40  |=== 1
45  |================================ 9
50  |============================================================= 17
55  |======================================================================== 20
60  |===================== 6
65  |======= 2
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%


info OPT1: Analyzing design RadixBooth.
info OPT24: optimize_max_util is set to 100% in partition RadixBooth (0 density boxes are currently over utilized: max=65.6473%).

WNS:0 TNS:0 TNDD:-2681.0 WHS:0 THS:0 THDD:-1069.0 SLEW:0 CAP:0.0 LEAKAGE:0.070886 DYNAMIC:1.011160 AREA:3368.62

info OPT5: Optimizing objective TOTAL_POWER.
SLEW:0 CAP:0.0 LEAKAGE:0.070886 DYNAMIC:1.011160 AREA:3368.62

info OPT10: optimized 4 targets
SLEW:0 CAP:0.0 LEAKAGE:0.070886 DYNAMIC:1.011160 AREA:3368.62

info OPT10: optimized 1 targets
SLEW:0 CAP:0.0 LEAKAGE:0.070886 DYNAMIC:1.011160 AREA:3368.62

info OPT10: optimized 3 targets
SLEW:0 CAP:0.0 LEAKAGE:0.070886 DYNAMIC:1.011160 AREA:3368.62

info OPT10: optimized 1 targets
SLEW:0 CAP:0.0 LEAKAGE:0.070886 DYNAMIC:1.011160 AREA:3368.62

info OPT9: total 9 nets optimized
info OPT24: optimize_max_util is set to 100% in partition RadixBooth (0 density boxes are currently over utilized: max=65.6473%).

info OPT6: cpu [0h:0m:0s] memory [1g:667m:16k]
SLEW:0 CAP:0.0 LEAKAGE:0.070886 DYNAMIC:1.011160 AREA:3368.62

info OPT10: optimized 1 targets
SLEW:0 CAP:0.0 LEAKAGE:0.070873 DYNAMIC:1.011306 AREA:3368.36

info OPT10: optimized 3 targets
SLEW:0 CAP:0.0 LEAKAGE:0.070826 DYNAMIC:1.011149 AREA:3367.29

info OPT10: optimized 4 targets
SLEW:0 CAP:0.0 LEAKAGE:0.070826 DYNAMIC:1.011149 AREA:3367.29

info OPT10: optimized 2 targets
SLEW:0 CAP:0.0 LEAKAGE:0.070826 DYNAMIC:1.011149 AREA:3367.29

info OPT10: optimized 7 targets
SLEW:0 CAP:0.0 LEAKAGE:0.070814 DYNAMIC:1.011432 AREA:3367.03

info OPT10: optimized 1 targets
SLEW:0 CAP:0.0 LEAKAGE:0.070814 DYNAMIC:1.011432 AREA:3367.03

info OPT9: total 18 nets optimized
info OPT24: optimize_max_util is set to 100% in partition RadixBooth (0 density boxes are currently over utilized: max=65.4129%).

info OPT6: cpu [0h:0m:0s] memory [1g:667m:16k]
info OPT225: Completed optimization in postroute mode with TOTAL POWER objective and TOTAL POWER step in 0 sec (CPU time: 0 sec; MEM: RSS - 331M, CVMEM - 1691M, PVMEM - 1843M)
WNS:0 TNS:0 TNDD:-2823.0 WHS:0 THS:0 THDD:-1106.0 SLEW:0 CAP:0.0 LEAKAGE:0.070814 DYNAMIC:1.011432 AREA:3367.03

info OPT24: optimize_max_util is set to 100% in partition RadixBooth (0 density boxes are currently over utilized: max=65.4129%).

info DUM207: optimize: re-initialized cell-density map for partition RadixBooth old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: optimize: re-initialized cell-density map for partition RadixBooth old max-util 100 new max-util 100.
Report 'RadixBooth': Design Report
Generated on Wed Jan 4 08:13:58 2023
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 5     | 
| Constant Cells | 4     | 
| Spare Cells    | 0     | 
| Clock Cells    | 9     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 1821  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 98    | 5.38       | 
| Inverters      | 196   | 10.76      | 
| Registers      | 362   | 19.87      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 737   | 40.47      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 1821  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 3367.03                | 54.59           | 
| Buffers, Inverters | 199.766                | 3.23            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 6166.94                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1942  | 100        | 
| Orphaned        | 3     | 0.15       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 1079  | 55.56      | 
| 2 Fanouts       | 697   | 35.89      | 
| 3-30 Fanouts    | 141   | 7.26       | 
| 30-127 Fanouts  | 22    | 1.13       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Cell Density Map Utilization - 56 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  |=== 1
40  |=== 1
45  |================================ 9
50  |============================================================= 17
55  |======================================================================== 20
60  |===================== 6
65  |======= 2
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in post_route mode for 0 sec (CPU time: 0 sec; MEM: RSS - 331M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 331M)
info LP: Power optimization done.
info LP: The detailed power report after power optimization.
Report 'report_power_summary': Power
Generated on Wed Jan 4 08:13:58 2023
  
-------------------------------------------------------------------------------------------
|                                Power Summary (nanowatt)                                 |
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
| Component          | Internal | Switching |  | Dynamic | Leakage |  | Total   | Percent | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
| Entire design      |   673420 |    338012 |  | 1011432 |   70814 |  | 1082247 |  100.00 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|                    |          |           |  |         |         |  |         |         | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
| Power of all cells |   673420 |    248702 |  |  922122 |   70814 |  |  992937 |   91.75 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|   Clock cells      |    36324 |      8338 |  |   44663 |    1140 |  |   45802 |    4.23 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|   Data cells       |   637081 |    240363 |  |  877445 |   69675 |  |  947119 |   87.51 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|     Combinational  |   174274 |    188066 |  |  362339 |   41687 |  |  404027 |   37.33 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|     Registers      |   462790 |     52298 |  |  515088 |   27987 |  |  543075 |   50.18 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|     Macros         |        0 |         0 |  |       0 |       0 |  |       0 |    0.00 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|     Physical       |        0 |         0 |  |       0 |       0 |  |       0 |    0.00 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|                    |          |           |  |         |         |  |         |         | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
| Power of all nets  |          |     89310 |  |   89310 |         |  |   89310 |    8.25 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|   Clock nets       |          |     23857 |  |   23857 |         |  |   23857 |    2.20 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|     Clock leaves   |          |     20582 |  |   20582 |         |  |   20582 |    1.90 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|   Data nets        |          |     65453 |  |   65453 |         |  |   65453 |    6.05 | 
-------------------------------------------------------------------------------------------


info UI33: performed report_power_summary for 0 sec (CPU time: 0 sec; MEM: RSS - 331M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 331M)
info RPT: Restoring properties of path groups
info RPT: Number of path groups 9
Report 'report_path_group': Path Group
Generated on Wed Jan 4 08:13:59 2023
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 331M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 331M)
RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal8  | 
|-------------+---------|
| Recommended | metal8  | 
-------------------------


RRT info: $ClkNets list is already defined. Reusing it
RRT info: $NonClkNets list is already defined. Reusing it
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 331M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 331M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 331M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 331M)
RRT info: Retrieving detail routing info...
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                        | tr_opt_init                         | tr_opt_tr_0                        | tr_opt_drc_0                       | tr_opt_tns_0 | tr_opt_power_0                    | 
|------------------------+-------------------------------------+------------------------------------+------------------------------------+--------------+-----------------------------------|
| elapsed_time  (min)    | 00h 06m                             | 00h 02m                            | 00h 00m                            | 00h 00m      | 00h 00m                           | 
|------------------------+-------------------------------------+------------------------------------+------------------------------------+--------------+-----------------------------------|
| cpu_time  (min)        | 0.00039583333333333327d00.0h 00.0m  | 0.0010763888888888889d00.0h 00.0m  | 1.3888888888888888e-5d00.0h 00.0m  | 00.0h 00.0m  | 6.944444444444444e-6d00.0h 00.0m  | 
|------------------------+-------------------------------------+------------------------------------+------------------------------------+--------------+-----------------------------------|
| heap_memory  (Mb)      | 1184                                | 1184                               | 1184                               | 1184         | 1184                              | 
|------------------------+-------------------------------------+------------------------------------+------------------------------------+--------------+-----------------------------------|
| logic_utilization  (%) | 54.62                               | 54.62                              | 54.62                              | 54.62        | 54.59                             | 
|------------------------+-------------------------------------+------------------------------------+------------------------------------+--------------+-----------------------------------|
| WNS  (ps)              | 0.0                                 | 0.0                                | 0.0                                | 0.0          | 0.0                               | 
|------------------------+-------------------------------------+------------------------------------+------------------------------------+--------------+-----------------------------------|
| TNS  (ns)              | 0.0                                 | 0.0                                | 0.0                                | 0.0          | 0.0                               | 
|------------------------+-------------------------------------+------------------------------------+------------------------------------+--------------+-----------------------------------|
| WHS  (ps)              | 0.0                                 | 0.0                                | 0.0                                | 0.0          | 0.0                               | 
|------------------------+-------------------------------------+------------------------------------+------------------------------------+--------------+-----------------------------------|
| THS  (ns)              | 0.0                                 | 0.0                                | 0.0                                | 0.0          | 0.0                               | 
|------------------------+-------------------------------------+------------------------------------+------------------------------------+--------------+-----------------------------------|
| setup_viols            | 0                                   | 0                                  | 0                                  | 0            | 0                                 | 
|------------------------+-------------------------------------+------------------------------------+------------------------------------+--------------+-----------------------------------|
| hold_viols             | 0                                   | 0                                  | 0                                  | 0            | 0                                 | 
|------------------------+-------------------------------------+------------------------------------+------------------------------------+--------------+-----------------------------------|
| slew_viols             | 0                                   | 0                                  | 0                                  | 0            | 0                                 | 
|------------------------+-------------------------------------+------------------------------------+------------------------------------+--------------+-----------------------------------|
| worst_slew  (ps)       | 0.0                                 | 0.0                                | 0.0                                | 0.0          | 0.0                               | 
|------------------------+-------------------------------------+------------------------------------+------------------------------------+--------------+-----------------------------------|
| total_slew  (ps)       | 0.0                                 | 0.0                                | 0.0                                | 0.0          | 0.0                               | 
|------------------------+-------------------------------------+------------------------------------+------------------------------------+--------------+-----------------------------------|
| overflow_edges         | 0                                   |                                    |                                    |              |                                   | 
|------------------------+-------------------------------------+------------------------------------+------------------------------------+--------------+-----------------------------------|
| overflow_nodes         | 0                                   |                                    |                                    |              |                                   | 
|------------------------+-------------------------------------+------------------------------------+------------------------------------+--------------+-----------------------------------|
| wire_len_total  (mm)   | 15.2                                | 22.6                               | 22.6                               | 22.6         | 22.6                              | 
|------------------------+-------------------------------------+------------------------------------+------------------------------------+--------------+-----------------------------------|
| via_count_total        | 6337                                | 18252                              | 18252                              | 18252        | 18252                             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


info CHK10: Checking placement...
info UI32: performing optimize in post_route mode  (started at Wed Jan 4 08:13:59 2023)
Report 'RadixBooth': Design Report
Generated on Wed Jan 4 08:13:59 2023
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 5     | 
| Constant Cells | 4     | 
| Spare Cells    | 0     | 
| Clock Cells    | 9     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 1821  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 98    | 5.38       | 
| Inverters      | 196   | 10.76      | 
| Registers      | 362   | 19.87      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 737   | 40.47      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 1821  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 3367.03                | 54.59           | 
| Buffers, Inverters | 199.766                | 3.23            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 6166.94                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1942  | 100        | 
| Orphaned        | 3     | 0.15       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 1079  | 55.56      | 
| 2 Fanouts       | 697   | 35.89      | 
| 3-30 Fanouts    | 141   | 7.26       | 
| 30-127 Fanouts  | 22    | 1.13       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


Report 'gr_config': GR Config Report
Generated on Wed Jan 4 08:13:59 2023
  
----------------------------------------------------------
|                    GR Configuration                    |
|------------+----------+--------+-----------+-----------|
|            | Mode     | Tracks | Min Layer | Max Layer | 
|------------+----------+--------+-----------+-----------|
| RadixBooth | unfolded | 30     | 1         | 8         | 
----------------------------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------


Cell Density Map Utilization - 56 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  |=== 1
40  |=== 1
45  |================================ 9
50  |============================================================= 17
55  |======================================================================== 20
60  |===================== 6
65  |======= 2
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%


info OPT1: Analyzing design RadixBooth.
info OPT24: optimize_max_util is set to 100% in partition RadixBooth (0 density boxes are currently over utilized: max=65.4129%).

WNS:0 TNS:0 TNDD:-2823.0 WHS:0 THS:0 THDD:-1106.0 SLEW:0 CAP:0.0 LEAKAGE:0.070814 DYNAMIC:1.011432 AREA:3367.03

INFO :: Running optimization in MEDIUM effort level
WNS:0 TNS:0 TNDD:-2823.0 WHS:0 THS:0 THDD:-1106.0 SLEW:0 CAP:0.0 LEAKAGE:0.070814 DYNAMIC:1.011432 AREA:3367.03

info OPT24: optimize_max_util is set to 100% in partition RadixBooth (0 density boxes are currently over utilized: max=65.4129%).

info DUM207: optimize: re-initialized cell-density map for partition RadixBooth old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: optimize: re-initialized cell-density map for partition RadixBooth old max-util 100 new max-util 100.
Report 'RadixBooth': Design Report
Generated on Wed Jan 4 08:13:59 2023
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 5     | 
| Constant Cells | 4     | 
| Spare Cells    | 0     | 
| Clock Cells    | 9     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 1821  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 98    | 5.38       | 
| Inverters      | 196   | 10.76      | 
| Registers      | 362   | 19.87      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 737   | 40.47      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 1821  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 3367.03                | 54.59           | 
| Buffers, Inverters | 199.766                | 3.23            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 6166.94                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1942  | 100        | 
| Orphaned        | 3     | 0.15       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 1079  | 55.56      | 
| 2 Fanouts       | 697   | 35.89      | 
| 3-30 Fanouts    | 141   | 7.26       | 
| 30-127 Fanouts  | 22    | 1.13       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Cell Density Map Utilization - 56 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  |=== 1
40  |=== 1
45  |================================ 9
50  |============================================================= 17
55  |======================================================================== 20
60  |===================== 6
65  |======= 2
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in post_route mode for 0 sec (CPU time: 0 sec; MEM: RSS - 331M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 331M)
RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal8  | 
|-------------+---------|
| Recommended | metal8  | 
-------------------------


RRT info: $ClkNets list is already defined. Reusing it
RRT info: $NonClkNets list is already defined. Reusing it
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 331M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 331M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 331M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 331M)
RRT info: Retrieving detail routing info...
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                        | tr_opt_init                         | tr_opt_tr_0                        | tr_opt_drc_0                       | tr_opt_tns_0 | tr_opt_power_0                    | tr_opt_wns_0 | 
|------------------------+-------------------------------------+------------------------------------+------------------------------------+--------------+-----------------------------------+--------------|
| elapsed_time  (min)    | 00h 06m                             | 00h 02m                            | 00h 00m                            | 00h 00m      | 00h 00m                           | 00h 00m      | 
|------------------------+-------------------------------------+------------------------------------+------------------------------------+--------------+-----------------------------------+--------------|
| cpu_time  (min)        | 0.00039583333333333327d00.0h 00.0m  | 0.0010763888888888889d00.0h 00.0m  | 1.3888888888888888e-5d00.0h 00.0m  | 00.0h 00.0m  | 6.944444444444444e-6d00.0h 00.0m  | 00.0h 00.0m  | 
|------------------------+-------------------------------------+------------------------------------+------------------------------------+--------------+-----------------------------------+--------------|
| heap_memory  (Mb)      | 1184                                | 1184                               | 1184                               | 1184         | 1184                              | 1184         | 
|------------------------+-------------------------------------+------------------------------------+------------------------------------+--------------+-----------------------------------+--------------|
| logic_utilization  (%) | 54.62                               | 54.62                              | 54.62                              | 54.62        | 54.59                             | 54.59        | 
|------------------------+-------------------------------------+------------------------------------+------------------------------------+--------------+-----------------------------------+--------------|
| WNS  (ps)              | 0.0                                 | 0.0                                | 0.0                                | 0.0          | 0.0                               | 0.0          | 
|------------------------+-------------------------------------+------------------------------------+------------------------------------+--------------+-----------------------------------+--------------|
| TNS  (ns)              | 0.0                                 | 0.0                                | 0.0                                | 0.0          | 0.0                               | 0.0          | 
|------------------------+-------------------------------------+------------------------------------+------------------------------------+--------------+-----------------------------------+--------------|
| WHS  (ps)              | 0.0                                 | 0.0                                | 0.0                                | 0.0          | 0.0                               | 0.0          | 
|------------------------+-------------------------------------+------------------------------------+------------------------------------+--------------+-----------------------------------+--------------|
| THS  (ns)              | 0.0                                 | 0.0                                | 0.0                                | 0.0          | 0.0                               | 0.0          | 
|------------------------+-------------------------------------+------------------------------------+------------------------------------+--------------+-----------------------------------+--------------|
| setup_viols            | 0                                   | 0                                  | 0                                  | 0            | 0                                 | 0            | 
|------------------------+-------------------------------------+------------------------------------+------------------------------------+--------------+-----------------------------------+--------------|
| hold_viols             | 0                                   | 0                                  | 0                                  | 0            | 0                                 | 0            | 
|------------------------+-------------------------------------+------------------------------------+------------------------------------+--------------+-----------------------------------+--------------|
| slew_viols             | 0                                   | 0                                  | 0                                  | 0            | 0                                 | 0            | 
|------------------------+-------------------------------------+------------------------------------+------------------------------------+--------------+-----------------------------------+--------------|
| worst_slew  (ps)       | 0.0                                 | 0.0                                | 0.0                                | 0.0          | 0.0                               | 0.0          | 
|------------------------+-------------------------------------+------------------------------------+------------------------------------+--------------+-----------------------------------+--------------|
| total_slew  (ps)       | 0.0                                 | 0.0                                | 0.0                                | 0.0          | 0.0                               | 0.0          | 
|------------------------+-------------------------------------+------------------------------------+------------------------------------+--------------+-----------------------------------+--------------|
| overflow_edges         | 0                                   |                                    |                                    |              |                                   |              | 
|------------------------+-------------------------------------+------------------------------------+------------------------------------+--------------+-----------------------------------+--------------|
| overflow_nodes         | 0                                   |                                    |                                    |              |                                   |              | 
|------------------------+-------------------------------------+------------------------------------+------------------------------------+--------------+-----------------------------------+--------------|
| wire_len_total  (mm)   | 15.2                                | 22.6                               | 22.6                               | 22.6         | 22.6                              | 22.6         | 
|------------------------+-------------------------------------+------------------------------------+------------------------------------+--------------+-----------------------------------+--------------|
| via_count_total        | 6337                                | 18252                              | 18252                              | 18252        | 18252                             | 18252        | 
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


error CONFIG3: Parameter with name 'hold_max_util' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'hold_mode' was not found in config 'route_timing'.
warning UI705: 'set_property -value' specified value was ignored.
info CHK10: Checking placement...
info UI32: performing optimize in post_route mode  (started at Wed Jan 4 08:13:59 2023)
Report 'RadixBooth': Design Report
Generated on Wed Jan 4 08:13:59 2023
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 5     | 
| Constant Cells | 4     | 
| Spare Cells    | 0     | 
| Clock Cells    | 9     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 1821  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 98    | 5.38       | 
| Inverters      | 196   | 10.76      | 
| Registers      | 362   | 19.87      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 737   | 40.47      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 1821  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 3367.03                | 54.59           | 
| Buffers, Inverters | 199.766                | 3.23            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 6166.94                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1942  | 100        | 
| Orphaned        | 3     | 0.15       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 1079  | 55.56      | 
| 2 Fanouts       | 697   | 35.89      | 
| 3-30 Fanouts    | 141   | 7.26       | 
| 30-127 Fanouts  | 22    | 1.13       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


Report 'gr_config': GR Config Report
Generated on Wed Jan 4 08:13:59 2023
  
----------------------------------------------------------
|                    GR Configuration                    |
|------------+----------+--------+-----------+-----------|
|            | Mode     | Tracks | Min Layer | Max Layer | 
|------------+----------+--------+-----------+-----------|
| RadixBooth | unfolded | 30     | 1         | 8         | 
----------------------------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------


Cell Density Map Utilization - 56 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  |=== 1
40  |=== 1
45  |================================ 9
50  |============================================================= 17
55  |======================================================================== 20
60  |===================== 6
65  |======= 2
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%


info OPT1: Analyzing design RadixBooth.
info OPT24: optimize_max_util is set to 100% in partition RadixBooth (0 density boxes are currently over utilized: max=65.4129%).

WNS:0 TNS:0 TNDD:-2823.0 WHS:0 THS:0 THDD:-1106.0 SLEW:0 CAP:0.0 LEAKAGE:0.070814 DYNAMIC:1.011432 AREA:3367.03

WNS:0 TNS:0 TNDD:-2823.0 WHS:0 THS:0 THDD:-1106.0 SLEW:0 CAP:0.0 LEAKAGE:0.070814 DYNAMIC:1.011432 AREA:3367.03

info OPT24: optimize_max_util is set to 100% in partition RadixBooth (0 density boxes are currently over utilized: max=65.4129%).

info DUM207: optimize: re-initialized cell-density map for partition RadixBooth old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: optimize: re-initialized cell-density map for partition RadixBooth old max-util 100 new max-util 100.
Report 'RadixBooth': Design Report
Generated on Wed Jan 4 08:13:59 2023
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 5     | 
| Constant Cells | 4     | 
| Spare Cells    | 0     | 
| Clock Cells    | 9     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 1821  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 98    | 5.38       | 
| Inverters      | 196   | 10.76      | 
| Registers      | 362   | 19.87      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 737   | 40.47      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 1821  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 3367.03                | 54.59           | 
| Buffers, Inverters | 199.766                | 3.23            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 6166.94                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1942  | 100        | 
| Orphaned        | 3     | 0.15       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 1079  | 55.56      | 
| 2 Fanouts       | 697   | 35.89      | 
| 3-30 Fanouts    | 141   | 7.26       | 
| 30-127 Fanouts  | 22    | 1.13       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Cell Density Map Utilization - 56 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  |=== 1
40  |=== 1
45  |================================ 9
50  |============================================================= 17
55  |======================================================================== 20
60  |===================== 6
65  |======= 2
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in post_route mode for 0 sec (CPU time: 0 sec; MEM: RSS - 332M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 332M)
warning UI705: 'set_property -value' specified value was ignored.
RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal8  | 
|-------------+---------|
| Recommended | metal8  | 
-------------------------


RRT info: $ClkNets list is already defined. Reusing it
RRT info: $NonClkNets list is already defined. Reusing it
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 332M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 332M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 332M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 332M)
RRT info: Retrieving detail routing info...
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                        | tr_opt_init                         | tr_opt_tr_0                        | tr_opt_drc_0                       | tr_opt_tns_0 | tr_opt_power_0                    | tr_opt_wns_0 | tr_opt_hold_0 | 
|------------------------+-------------------------------------+------------------------------------+------------------------------------+--------------+-----------------------------------+--------------+---------------|
| elapsed_time  (min)    | 00h 06m                             | 00h 02m                            | 00h 00m                            | 00h 00m      | 00h 00m                           | 00h 00m      | 00h 00m       | 
|------------------------+-------------------------------------+------------------------------------+------------------------------------+--------------+-----------------------------------+--------------+---------------|
| cpu_time  (min)        | 0.00039583333333333327d00.0h 00.0m  | 0.0010763888888888889d00.0h 00.0m  | 1.3888888888888888e-5d00.0h 00.0m  | 00.0h 00.0m  | 6.944444444444444e-6d00.0h 00.0m  | 00.0h 00.0m  | 00.0h 00.0m   | 
|------------------------+-------------------------------------+------------------------------------+------------------------------------+--------------+-----------------------------------+--------------+---------------|
| heap_memory  (Mb)      | 1184                                | 1184                               | 1184                               | 1184         | 1184                              | 1184         | 1184          | 
|------------------------+-------------------------------------+------------------------------------+------------------------------------+--------------+-----------------------------------+--------------+---------------|
| logic_utilization  (%) | 54.62                               | 54.62                              | 54.62                              | 54.62        | 54.59                             | 54.59        | 54.59         | 
|------------------------+-------------------------------------+------------------------------------+------------------------------------+--------------+-----------------------------------+--------------+---------------|
| WNS  (ps)              | 0.0                                 | 0.0                                | 0.0                                | 0.0          | 0.0                               | 0.0          | 0.0           | 
|------------------------+-------------------------------------+------------------------------------+------------------------------------+--------------+-----------------------------------+--------------+---------------|
| TNS  (ns)              | 0.0                                 | 0.0                                | 0.0                                | 0.0          | 0.0                               | 0.0          | 0.0           | 
|------------------------+-------------------------------------+------------------------------------+------------------------------------+--------------+-----------------------------------+--------------+---------------|
| WHS  (ps)              | 0.0                                 | 0.0                                | 0.0                                | 0.0          | 0.0                               | 0.0          | 0.0           | 
|------------------------+-------------------------------------+------------------------------------+------------------------------------+--------------+-----------------------------------+--------------+---------------|
| THS  (ns)              | 0.0                                 | 0.0                                | 0.0                                | 0.0          | 0.0                               | 0.0          | 0.0           | 
|------------------------+-------------------------------------+------------------------------------+------------------------------------+--------------+-----------------------------------+--------------+---------------|
| setup_viols            | 0                                   | 0                                  | 0                                  | 0            | 0                                 | 0            | 0             | 
|------------------------+-------------------------------------+------------------------------------+------------------------------------+--------------+-----------------------------------+--------------+---------------|
| hold_viols             | 0                                   | 0                                  | 0                                  | 0            | 0                                 | 0            | 0             | 
|------------------------+-------------------------------------+------------------------------------+------------------------------------+--------------+-----------------------------------+--------------+---------------|
| slew_viols             | 0                                   | 0                                  | 0                                  | 0            | 0                                 | 0            | 0             | 
|------------------------+-------------------------------------+------------------------------------+------------------------------------+--------------+-----------------------------------+--------------+---------------|
| worst_slew  (ps)       | 0.0                                 | 0.0                                | 0.0                                | 0.0          | 0.0                               | 0.0          | 0.0           | 
|------------------------+-------------------------------------+------------------------------------+------------------------------------+--------------+-----------------------------------+--------------+---------------|
| total_slew  (ps)       | 0.0                                 | 0.0                                | 0.0                                | 0.0          | 0.0                               | 0.0          | 0.0           | 
|------------------------+-------------------------------------+------------------------------------+------------------------------------+--------------+-----------------------------------+--------------+---------------|
| overflow_edges         | 0                                   |                                    |                                    |              |                                   |              |               | 
|------------------------+-------------------------------------+------------------------------------+------------------------------------+--------------+-----------------------------------+--------------+---------------|
| overflow_nodes         | 0                                   |                                    |                                    |              |                                   |              |               | 
|------------------------+-------------------------------------+------------------------------------+------------------------------------+--------------+-----------------------------------+--------------+---------------|
| wire_len_total  (mm)   | 15.2                                | 22.6                               | 22.6                               | 22.6         | 22.6                              | 22.6         | 22.6          | 
|------------------------+-------------------------------------+------------------------------------+------------------------------------+--------------+-----------------------------------+--------------+---------------|
| via_count_total        | 6337                                | 18252                              | 18252                              | 18252        | 18252                             | 18252        | 18252         | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 332M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 332M)
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 332M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 332M)
Report 'report_path_group': Path Group
Generated on Wed Jan 4 08:14:00 2023
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 332M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 332M)
Report 'report_path_group': Path Group
Generated on Wed Jan 4 08:14:00 2023
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 332M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 332M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 332M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 332M)
---------------------------------------------------------------------------------
|            MCMM variability report for design 'RadixBooth' (nano)             |
|-----------------------+--------+--------+---------+--------+--------+---------|
|                       | WNS    | TNS    | #Endpts | WHS    | THS    | #Endpts | 
|-----------------------+--------+--------+---------+--------+--------+---------|
| new_mode (corner_0_0) | 1.1130 | 0.0000 | 0       | 0.0320 | 0.0000 | 0       | 
---------------------------------------------------------------------------------


"-ne-" : Not Enabled
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


info CHK10: Checking placement...
info UI30: performing detailed placement on partition RadixBooth (started at Wed Jan 4 08:14:00 2023)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                                                                   Non-default Parameter Values for 'config_place_detail'                                                                   |
|----------------------------------+---------------------------------------------------------------+-----------+--------------------------------------------------------------+--------------|
| Name                             | Description                                                   | Value     | Default                                                      | User Defined | 
|----------------------------------+---------------------------------------------------------------+-----------+--------------------------------------------------------------+--------------|
| incremental_steps*               | place_detail to do mask swapping if specified, and/or honor   | mask_swap | mask_swap fix_soft_edge_spacing fix_soft_edge_spacing_even_i | true         | 
|                                  | incrementally soft edge spacing constraints on an already     |           | f_hard_constraints_are_not_met                               |              | 
|                                  | legal placement, specify one or more of (mask_swap fix_soft_  |           |                                                              |              | 
|                                  | edge_spacing fix_soft_edge_spacing_even_if_hard_constraints_  |           |                                                              |              | 
|                                  | are_not_met)                                                  |           |                                                              |              | 
|----------------------------------+---------------------------------------------------------------+-----------+--------------------------------------------------------------+--------------|
| optimize_displacement_threshold* | This option is only used when optimize_for option is set to   | 0         | 40                                                           | true         | 
|                                  | DISP. The swapping to improve displacement process is invoked |           |                                                              |              | 
|                                  | if and only if the maximum displacement after legalization is |           |                                                              |              | 
|                                  | more than or equal the specified threshold. The unit is row   |           |                                                              |              | 
|                                  | height.                                                       |           |                                                              |              | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


incremental_steps optimize_displacement_threshold
List has 2 elements
info Found 1450 movable and 371 fixed cells in partition RadixBooth
info DP107: Legalizer for site FreePDK45_38x28_10R_NP_162NW_34O, has 250 cut rows, with average utilization 37.907%, utilization with cell bloats 37.907%.
info DP116: Legalizer has initial 0 illegal movable cells and 0 illegal fixed cells.
info DP113: Finished legalization after 0 iterations, all movable and fixed cells are legal.
info DP111: Legalization summary: total movable cells: 1450, cells moved: 0, total movement: 0, max movement: 0, average movement: 0.
------------------------------------------------------------------------------------------------
|                                     Legalization Summary                                     |
|---------------------+-------------+------------------------+--------------+------------------|
| Total Movable Cells | Cells Moved | Total Movement in Rows | Max Movement | Average Movement | 
|---------------------+-------------+------------------------+--------------+------------------|
| 1450                | 0           | 0                      | 0            | 0                | 
------------------------------------------------------------------------------------------------


info DUM207: place_detail: re-initialized cell-density map for partition RadixBooth old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM203: place_detail: created cell-density map for partition RadixBooth with max-util 100 and bin-size 8x8 rows.
info UI33: performed detailed placement for 0 sec (CPU time: 0 sec; MEM: RSS - 331M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 332M)
LVS verification progress:
Preparing nets ...
Processing nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 

info Set 'max_open' and 'total_open' attributes for '5' open nets

Report 'report_lvs': Detail Routing LVS Report
Generated on Wed Jan 4 08:14:00 2023
  
----------------------------------------------------------------------------------------------
|                           LVS detail routing verification report                           |
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
|                   | Total nets | Open nets | Open | Float | Tail | Loop | Pillar | Warning | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Signal nets       | 1940       | 6         | 6    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Logic nets        | 2          | 1         | 6    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Shield nets       | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Power/Ground nets | -          | -         | -    | -     | -    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| DontRoute nets    | 16         | 0         | 0    | 0     | 0    | 0    | -      | -       | 
----------------------------------------------------------------------------------------------


  
------------------------------------------------------------
|       LVS open distance distribution (nanometers)        |
|--------+---------------+-------+-------+--------+--------|
|        | Total: 585.00 | 0.00  | 98.00 | 126.00 | 140.00 | 
|--------+---------------+-------+-------+--------+--------|
| % open | 100           | 16.67 | 16.67 | 50.00  | 16.67  | 
|--------+---------------+-------+-------+--------+--------|
| # open | 6             | 1     | 1     | 3      | 1      | 
------------------------------------------------------------


info UI33: performed LVS verification for 0 sec (CPU time: 0 sec; MEM: RSS - 331M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 332M)

info 'twns' objective check is passed.
Running full-chip extraction...
info Full-chip area is (0 0 807500 812000)
info Using 1 cpu(s)
Creating density maps...
info metal1 layer density max: 0.303918 min: 0.000000 avg: 0.153160
info metal2 layer density max: 0.213051 min: 0.000000 avg: 0.074590
info metal3 layer density max: 0.335827 min: 0.000000 avg: 0.087967
info metal4 layer density max: 0.196167 min: 0.000000 avg: 0.029526
info metal5 layer density max: 0.291888 min: 0.000000 avg: 0.038317
info metal6 layer density max: 0.353943 min: 0.017143 avg: 0.202977
info metal7 layer density max: 0.066261 min: 0.000000 avg: 0.008113
info metal8 layer density max: 0.161650 min: 0.000000 avg: 0.018163
info metal9 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal10 layer density max: 0.000000 min: 0.000000 avg: 0.000000
Density maps have been created successfully
Processing metal1: 30% 60% 100% 
Processing metal2: 30% 60% 100% 
Processing metal3: 30% 60% 100% 
Processing metal4: 50% 100% 
Processing metal5: 50% 100% 
Processing metal6: 50% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 
Updating library timing info...
Collecting library timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Extracting wire resistances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Collecting clock nets...
Collected 16 clock nets
Updating timing...
Collecting timing bottlenecks: 100%

'twns' has 0 victims
info UI33: performed collect timing critical nets for 0 sec (CPU time: 0 sec; MEM: RSS - 332M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 332M)
-------------
| WNS nets  |
|-------+---|
| Count | 0 | 
-------------



info 'si_bump' objective check is passed.
Updating timing...

'si_bump' has 0 victims
info UI33: performed collect timing critical nets for 0 sec (CPU time: 0 sec; MEM: RSS - 332M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 332M)
error CONFIG3: Parameter with name 'cri_reuse' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'cri_all' was not found in config 'route_timing'.
RRT warning: User-specified value 'true' for option 'cri_all' overrides previous 'false'
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 332M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 332M)
Report 'report_path_group': Path Group
Generated on Wed Jan 4 08:14:00 2023
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 332M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 332M)
Report 'report_path_group': Path Group
Generated on Wed Jan 4 08:14:00 2023
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 332M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 332M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 332M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 332M)
---------------------------------------------------------------------------------
|            MCMM variability report for design 'RadixBooth' (nano)             |
|-----------------------+--------+--------+---------+--------+--------+---------|
|                       | WNS    | TNS    | #Endpts | WHS    | THS    | #Endpts | 
|-----------------------+--------+--------+---------+--------+--------+---------|
| new_mode (corner_0_0) | 1.1130 | 0.0000 | 0       | 0.0320 | 0.0000 | 0       | 
---------------------------------------------------------------------------------


"-ne-" : Not Enabled
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


info TDRO: Prepare timing info: SI
info TDRO20: Updating timer ...
info TDRO: Run time 0  seconds
info TDRO20: Finding bottlenecks ...
info TDRO: Run time 0  seconds
info TDRO: Set tdro_pin_wvepn attribute on 0 pins
info TDRO: wns = 0 tns = 0
info TDRO: Set tdro_pin_criticality attribute on 7525 pins
info UI33: performed collect timing critical nets for 0 sec (CPU time: 0 sec; MEM: RSS - 332M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 332M)
-------------------------
| Current critical nets |
|-------+---------------|
| Count | 0             | 
-------------------------


warning UI705: 'get_property -name' specified value was ignored.
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '16' clock nets to 'true'
warning CSDB45: Property 'is_original_fixed_registers' already created.
warning CSDB45: Property 'is_original_fixed_tree_elements' already created.

Setting all clock networks in partition(s) 'RadixBooth':
----------------------------------------------------------

Reading networks for clocks '*' ...

-----------------------------------------
|   Clock Tree Stats for clock(s) '*'   |
|-------------------------------+-------|
|                               | Count | 
|-------------------------------+-------|
| Total Clock Nets              | 19    | 
|-------------------------------+-------|
| Total Sequential cells        | 356   | 
|-------------------------------+-------|
| Tree Elements (Combinational) | 15    | 
|-------------------------------+-------|
| Tree Elements (Sequential)    | 0     | 
|-------------------------------+-------|
| Tree Elements (Clock Sources) | 0     | 
|-------------------------------+-------|
| Tree Elements (Total)         | 15    | 
-----------------------------------------


Found 15 pre-existing "fixed" Clock Tree Elements (buff+inv+comb)
 15 Clock Tree Elements (buff+inv+comb):
 Will be dont_modify for optimization

RRT info: Found 356 pre-existing "fixed" Sequential leaf cells of clock networks
 356 Sequential leaf cells of clock networks :
 Will be dont_modify for optimization


All Clock networks set for partition RadixBooth.

RRT debug: Executing 'route_track -keep_detail_routing 5 -timing_effort none -river false'
info UI30: performing track routing on partition RadixBooth (started at Wed Jan 4 08:14:00 2023)
Starting route_track for technology class A
Settings initialization ...
---------------------------------------
|           Nets statistics           |
|-----------------------+------+------|
|                       | Nets | Pins | 
|-----------------------+------+------|
| Total (partition)     | 1958 | 6625 | 
|-----------------------+------+------|
| To be routed :        | 1939 | 6232 | 
|-----------------------+------+------|
|   - signal            | 1939 | 6232 | 
|-----------------------+------+------|
| To be skipped :       | 19   | 393  | 
|-----------------------+------+------|
|   - marked dont_route | 16   | 387  | 
|-----------------------+------+------|
|   - less 2 pins       | 2    | 0    | 
|-----------------------+------+------|
|   - tieoff            | 1    | 6    | 
---------------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 1939 | 
|-----------------------+------|
| Priority (all) :      |      | 
|-----------------------+------|
|   - detail routed     | 1939 | 
--------------------------------


--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


Routing Cell Library initialization ...
 core  lib cells:   35 with    140 unique orients.
 partition cells:    1 with      1 unique orients.
Calculated access for 136 core library pins:
 Ideal   :   136 pins (via ongrid,  completely inside of pin)
 Good    :     0 pins (via ongrid,  no violations)
 Offgrid :     0 pins (via offgrid, completely inside of pin)
 None    :     0 pins (no access)
 None NDR:     0 pins (no NDR via access)
Pitch/Offset X: 1900/950, Y: 1400/700
Done in 0.0 (0.0 CPU) seconds, used 0 MB
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G

Initialization ...
Global grid size 20 rows x 15 columns
Collect nets ...
Collect vias ...
Property preserve_layer is set on 1939 nets with average value 100.00
Create routing grid ...
Initialize routing channels ...
Creating resource map ...
M1: horizontal grid 425X x 580Y
M2:   vertical grid 425X x 580Y
M3: horizontal grid 698X x 580Y
M4:   vertical grid 288X x 580Y
M5: horizontal grid 288X x 290Y
M6:   vertical grid 288X x 377Y
M7: horizontal grid 374X x 102Y
M8:   vertical grid 101X x 102Y
M9: horizontal grid 101X x 51Y
M10:   vertical grid 50X x 51Y
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G

Reading design data ...
Fixed net wires 1080
Fixed net vias 20665
Core cells 1821
Core cells with unique orientation 103: pin objects 1357, obstructions 621
Macro cells 0: pin objects 0, obstructions 0
Top level pin objects 132, obstructions 0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G

Reading nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Detected 648 nets with detail routing
Detected 1291 nets with mixed global and detail routing
Detected 17467 wires, 23524 vias
Detected 6232 pins
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G

Set nets timing parameters ...
No parallel length constraints have been set.
Initial Track Assignment: 1 2 done
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G

Run(1) ...
1.000 Changed        3 of    14871 tested segments in   211 channels. Unresolved      162 violations and      686 notes
1.001 Changed        5 of      936 tested segments in   124 channels. Unresolved      147 violations and      688 notes
1.002 Changed        2 of      237 tested segments in    62 channels. Unresolved      147 violations and      681 notes
1.003 Changed       53 of      242 tested segments in    61 channels. Unresolved      142 violations and      681 notes
1.004 Changed       41 of      239 tested segments in    64 channels. Unresolved      152 violations and      680 notes
1.005 Changed       46 of      260 tested segments in    66 channels. Unresolved      153 violations and      683 notes
1.006 Changed       48 of      257 tested segments in    64 channels. Unresolved      151 violations and      680 notes
1.007 Changed       59 of      276 tested segments in    66 channels. Unresolved      164 violations and      680 notes
1.008 Changed       75 of      316 tested segments in    68 channels. Unresolved      166 violations and      681 notes
1.009 Changed       58 of      289 tested segments in    67 channels. Unresolved      152 violations and      684 notes
1.010 Changed       63 of      289 tested segments in    73 channels. Unresolved      152 violations and      685 notes
1.011 Changed       76 of      285 tested segments in    73 channels. Unresolved      156 violations and      686 notes
1.012 Changed       74 of      325 tested segments in    75 channels. Unresolved      158 violations and      685 notes
1.013 Changed       59 of      306 tested segments in    70 channels. Unresolved      158 violations and      683 notes
1.014 Changed       73 of      276 tested segments in    70 channels. Unresolved      154 violations and      685 notes
1.015 Changed       56 of      267 tested segments in    69 channels. Unresolved      148 violations and      688 notes
1.016 Changed       57 of      271 tested segments in    68 channels. Unresolved      147 violations and      692 notes
1.017 Changed       55 of      283 tested segments in    73 channels. Unresolved      151 violations and      692 notes
1.018 Changed       69 of      295 tested segments in    70 channels. Unresolved      148 violations and      691 notes
1.019 Changed       51 of      317 tested segments in    71 channels. Unresolved      155 violations and      692 notes
1.020 Changed       62 of      275 tested segments in    66 channels. Unresolved      147 violations and      692 notes
1.021 Changed       49 of      299 tested segments in    69 channels. Unresolved      152 violations and      692 notes
1.022 Changed       56 of      282 tested segments in    67 channels. Unresolved      145 violations and      692 notes
1.023 Changed       41 of      277 tested segments in    64 channels. Unresolved      150 violations and      690 notes
1.024 Changed       57 of      262 tested segments in    62 channels. Unresolved      144 violations and      693 notes
1.025 Changed       44 of      276 tested segments in    65 channels. Unresolved      146 violations and      693 notes
1.026 Changed       49 of      264 tested segments in    62 channels. Unresolved      145 violations and      695 notes
1.027 Changed       41 of      279 tested segments in    66 channels. Unresolved      150 violations and      691 notes
1.028 Changed       59 of      258 tested segments in    61 channels. Unresolved      146 violations and      691 notes
1.029 Changed       43 of      286 tested segments in    66 channels. Unresolved      151 violations and      692 notes
1.030 Changed       50 of      257 tested segments in    63 channels. Unresolved      143 violations and      693 notes
1.031 Changed       34 of      258 tested segments in    62 channels. Unresolved      148 violations and      692 notes
1.032 Changed       40 of      236 tested segments in    62 channels. Unresolved      146 violations and      692 notes
1.033 Changed       25 of      239 tested segments in    63 channels. Unresolved      148 violations and      695 notes
1.034 Changed        8 of      192 tested segments in    59 channels. Unresolved      145 violations and      693 notes
1.035 Changed        6 of       88 tested segments in    43 channels. Unresolved      144 violations and      692 notes
1.036 Changed        3 of       77 tested segments in    37 channels. Unresolved      143 violations and      692 notes
1.037 Changed        3 of       62 tested segments in    32 channels. Unresolved      143 violations and      692 notes
1.038 Changed        3 of       52 tested segments in    27 channels. Unresolved      143 violations and      692 notes
1.039 Changed        3 of       50 tested segments in    25 channels. Unresolved      143 violations and      692 notes
1.040 Changed        3 of       47 tested segments in    23 channels. Unresolved      143 violations and      692 notes
1.041 Changed        5 of       45 tested segments in    23 channels. Unresolved      142 violations and      692 notes
1.042 Changed        5 of       45 tested segments in    24 channels. Unresolved      144 violations and      692 notes
1.043 Changed        5 of       46 tested segments in    24 channels. Unresolved      144 violations and      692 notes
1.044 Changed        4 of       43 tested segments in    23 channels. Unresolved      144 violations and      692 notes
1.045 Changed        5 of       39 tested segments in    21 channels. Unresolved      144 violations and      692 notes
1.046 Changed        3 of       33 tested segments in    20 channels. Unresolved      144 violations and      692 notes
1.047 Changed        3 of       29 tested segments in    19 channels. Unresolved      144 violations and      692 notes
1.048 Changed        2 of       27 tested segments in    17 channels. Unresolved      144 violations and      692 notes
1.049 Changed        2 of       16 tested segments in    10 channels. Unresolved      144 violations and      692 notes
1.050 Changed        1 of       13 tested segments in     7 channels. Unresolved      142 violations and      693 notes
1.051 Changed        1 of        9 tested segments in     6 channels. Unresolved      138 violations and      697 notes
1.052 Changed        0 of        5 tested segments in     4 channels. Unresolved      138 violations and      697 notes
1.053 Changed        0 of        2 tested segments in     2 channels. Unresolved      138 violations and      697 notes
1.054 Changed        0 of        0 tested segments in     0 channels. Unresolved      138 violations and      697 notes
Result=end(begin): viols=138(162), notes=697(686)
Cpu time: 00:00:11, Elapsed time: 00:00:11, Memory: 1.7G

Run(2) ...
2.000 Changed       26 of     1967 tested segments in   137 channels. Unresolved      139 violations and      697 notes
2.001 Changed       43 of      931 tested segments in   126 channels. Unresolved      138 violations and      694 notes
2.002 Changed       24 of      919 tested segments in   124 channels. Unresolved      138 violations and      695 notes
2.003 Changed       39 of      228 tested segments in    63 channels. Unresolved      137 violations and      694 notes
2.004 Changed       16 of      222 tested segments in    59 channels. Unresolved      137 violations and      693 notes
2.005 Changed       45 of      229 tested segments in    59 channels. Unresolved      137 violations and      693 notes
2.006 Changed       22 of      229 tested segments in    62 channels. Unresolved      138 violations and      696 notes
2.007 Changed       64 of      229 tested segments in    61 channels. Unresolved      135 violations and      693 notes
2.008 Changed       51 of      255 tested segments in    64 channels. Unresolved      142 violations and      695 notes
2.009 Changed       76 of      271 tested segments in    68 channels. Unresolved      140 violations and      699 notes
2.010 Changed       55 of      251 tested segments in    70 channels. Unresolved      139 violations and      696 notes
2.011 Changed       60 of      252 tested segments in    69 channels. Unresolved      143 violations and      697 notes
2.012 Changed       50 of      258 tested segments in    67 channels. Unresolved      143 violations and      696 notes
2.013 Changed       67 of      280 tested segments in    71 channels. Unresolved      140 violations and      697 notes
2.014 Changed       44 of      284 tested segments in    72 channels. Unresolved      146 violations and      695 notes
2.015 Changed       50 of      266 tested segments in    69 channels. Unresolved      140 violations and      695 notes
2.016 Changed       48 of      277 tested segments in    73 channels. Unresolved      145 violations and      696 notes
2.017 Changed       58 of      279 tested segments in    76 channels. Unresolved      141 violations and      695 notes
2.018 Changed       50 of      262 tested segments in    67 channels. Unresolved      138 violations and      694 notes
2.019 Changed       57 of      277 tested segments in    67 channels. Unresolved      140 violations and      696 notes
2.020 Changed       50 of      258 tested segments in    68 channels. Unresolved      135 violations and      696 notes
2.021 Changed       62 of      264 tested segments in    66 channels. Unresolved      138 violations and      697 notes
2.022 Changed       59 of      276 tested segments in    67 channels. Unresolved      136 violations and      695 notes
2.023 Changed       74 of      267 tested segments in    66 channels. Unresolved      135 violations and      696 notes
2.024 Changed       46 of      282 tested segments in    69 channels. Unresolved      134 violations and      699 notes
2.025 Changed       51 of      253 tested segments in    67 channels. Unresolved      139 violations and      702 notes
2.026 Changed       49 of      250 tested segments in    69 channels. Unresolved      132 violations and      699 notes
2.027 Changed       61 of      255 tested segments in    67 channels. Unresolved      133 violations and      700 notes
2.028 Changed       49 of      255 tested segments in    67 channels. Unresolved      136 violations and      699 notes
2.029 Changed       52 of      247 tested segments in    68 channels. Unresolved      136 violations and      698 notes
2.030 Changed       54 of      262 tested segments in    66 channels. Unresolved      138 violations and      698 notes
2.031 Changed       50 of      246 tested segments in    66 channels. Unresolved      136 violations and      699 notes
2.032 Changed       38 of      231 tested segments in    63 channels. Unresolved      138 violations and      700 notes
2.033 Changed       29 of      230 tested segments in    62 channels. Unresolved      142 violations and      699 notes
2.034 Changed        3 of      186 tested segments in    61 channels. Unresolved      143 violations and      699 notes
2.035 Changed        0 of       39 tested segments in    26 channels. Unresolved      144 violations and      699 notes
2.036 Changed        0 of       16 tested segments in     9 channels. Unresolved      144 violations and      699 notes
2.037 Changed        0 of       14 tested segments in     9 channels. Unresolved      144 violations and      699 notes
2.038 Changed        0 of       13 tested segments in     8 channels. Unresolved      144 violations and      699 notes
2.039 Changed        0 of       13 tested segments in     8 channels. Unresolved      144 violations and      699 notes
2.040 Changed        0 of       13 tested segments in     8 channels. Unresolved      144 violations and      699 notes
2.041 Changed        0 of       13 tested segments in     8 channels. Unresolved      144 violations and      699 notes
2.042 Changed        0 of       12 tested segments in     7 channels. Unresolved      144 violations and      699 notes
2.043 Changed        0 of        9 tested segments in     5 channels. Unresolved      144 violations and      699 notes
2.044 Changed        0 of        7 tested segments in     4 channels. Unresolved      144 violations and      699 notes
2.045 Changed        0 of        5 tested segments in     3 channels. Unresolved      144 violations and      699 notes
2.046 Changed        0 of        5 tested segments in     3 channels. Unresolved      144 violations and      699 notes
2.047 Changed        0 of        5 tested segments in     3 channels. Unresolved      144 violations and      699 notes
2.048 Changed        0 of        5 tested segments in     3 channels. Unresolved      144 violations and      699 notes
2.049 Changed        0 of        5 tested segments in     3 channels. Unresolved      144 violations and      699 notes
2.050 Changed        0 of        2 tested segments in     1 channels. Unresolved      144 violations and      699 notes
2.051 Changed        0 of        0 tested segments in     0 channels. Unresolved      144 violations and      699 notes
Result=end(begin): viols=144(139), notes=699(697)
Cpu time: 00:00:16, Elapsed time: 00:00:18, Memory: 1.7G

Run(3) ...
3.000 Changed       41 of     1721 tested segments in   138 channels. Unresolved      143 violations and      697 notes
3.001 Changed       46 of      929 tested segments in   128 channels. Unresolved      137 violations and      697 notes
3.002 Changed       26 of      925 tested segments in   128 channels. Unresolved      137 violations and      692 notes
3.003 Changed       33 of      920 tested segments in   125 channels. Unresolved      137 violations and      692 notes
3.004 Changed       21 of      222 tested segments in    60 channels. Unresolved      137 violations and      691 notes
3.005 Changed       31 of      224 tested segments in    60 channels. Unresolved      139 violations and      691 notes
3.006 Changed       75 of      231 tested segments in    62 channels. Unresolved      136 violations and      693 notes
3.007 Changed       90 of      290 tested segments in    70 channels. Unresolved      145 violations and      689 notes
3.008 Changed       77 of      295 tested segments in    68 channels. Unresolved      138 violations and      696 notes
3.009 Changed       93 of      286 tested segments in    72 channels. Unresolved      133 violations and      697 notes
3.010 Changed       78 of      291 tested segments in    74 channels. Unresolved      129 violations and      699 notes
3.011 Changed       62 of      265 tested segments in    74 channels. Unresolved      131 violations and      696 notes
3.012 Changed       52 of      233 tested segments in    66 channels. Unresolved      130 violations and      695 notes
3.013 Changed       62 of      248 tested segments in    69 channels. Unresolved      132 violations and      695 notes
3.014 Changed       58 of      270 tested segments in    68 channels. Unresolved      133 violations and      697 notes
3.015 Changed       56 of      267 tested segments in    71 channels. Unresolved      122 violations and      699 notes
3.016 Changed       55 of      248 tested segments in    69 channels. Unresolved      135 violations and      697 notes
3.017 Changed       67 of      274 tested segments in    71 channels. Unresolved      130 violations and      695 notes
3.018 Changed       50 of      282 tested segments in    70 channels. Unresolved      134 violations and      696 notes
3.019 Changed       55 of      257 tested segments in    71 channels. Unresolved      129 violations and      696 notes
3.020 Changed       36 of      247 tested segments in    65 channels. Unresolved      127 violations and      696 notes
3.021 Changed       48 of      271 tested segments in    66 channels. Unresolved      126 violations and      696 notes
3.022 Changed       41 of      249 tested segments in    65 channels. Unresolved      134 violations and      695 notes
3.023 Changed       47 of      244 tested segments in    62 channels. Unresolved      130 violations and      697 notes
3.024 Changed       43 of      251 tested segments in    66 channels. Unresolved      129 violations and      696 notes
3.025 Changed       43 of      248 tested segments in    67 channels. Unresolved      137 violations and      700 notes
3.026 Changed       29 of      263 tested segments in    71 channels. Unresolved      137 violations and      698 notes
3.027 Changed       30 of      242 tested segments in    69 channels. Unresolved      139 violations and      696 notes
3.028 Changed       18 of      217 tested segments in    65 channels. Unresolved      141 violations and      696 notes
3.029 Changed       15 of      200 tested segments in    62 channels. Unresolved      138 violations and      695 notes
3.030 Changed       14 of      205 tested segments in    62 channels. Unresolved      140 violations and      695 notes
3.031 Changed       11 of      189 tested segments in    59 channels. Unresolved      141 violations and      696 notes
3.032 Changed       10 of      168 tested segments in    60 channels. Unresolved      138 violations and      697 notes
3.033 Changed       12 of      161 tested segments in    57 channels. Unresolved      140 violations and      697 notes
3.034 Changed        1 of      138 tested segments in    53 channels. Unresolved      139 violations and      697 notes
3.035 Changed        1 of       33 tested segments in    24 channels. Unresolved      139 violations and      697 notes
3.036 Changed        1 of       29 tested segments in    22 channels. Unresolved      139 violations and      697 notes
3.037 Changed        2 of       30 tested segments in    19 channels. Unresolved      140 violations and      697 notes
3.038 Changed        1 of       27 tested segments in    19 channels. Unresolved      139 violations and      697 notes
3.039 Changed        1 of       25 tested segments in    17 channels. Unresolved      139 violations and      697 notes
3.040 Changed        1 of       24 tested segments in    16 channels. Unresolved      139 violations and      697 notes
3.041 Changed        1 of       21 tested segments in    14 channels. Unresolved      139 violations and      697 notes
3.042 Changed        1 of       21 tested segments in    14 channels. Unresolved      139 violations and      697 notes
3.043 Changed        0 of       21 tested segments in    14 channels. Unresolved      139 violations and      697 notes
3.044 Changed        0 of       18 tested segments in    14 channels. Unresolved      139 violations and      697 notes
3.045 Changed        0 of       15 tested segments in    11 channels. Unresolved      139 violations and      697 notes
3.046 Changed        0 of       15 tested segments in    11 channels. Unresolved      139 violations and      697 notes
3.047 Changed        0 of       15 tested segments in    11 channels. Unresolved      139 violations and      697 notes
3.048 Changed        0 of       15 tested segments in    11 channels. Unresolved      139 violations and      697 notes
3.049 Changed        0 of       15 tested segments in    11 channels. Unresolved      139 violations and      697 notes
3.050 Changed        0 of       14 tested segments in    11 channels. Unresolved      139 violations and      697 notes
3.051 Changed        0 of       14 tested segments in    11 channels. Unresolved      139 violations and      697 notes
3.052 Changed        0 of       12 tested segments in    10 channels. Unresolved      139 violations and      697 notes
3.053 Changed        0 of        3 tested segments in     2 channels. Unresolved      139 violations and      697 notes
3.054 Changed        0 of        0 tested segments in     0 channels. Unresolved      139 violations and      697 notes
Result=end(begin): viols=139(143), notes=697(697)
Drc convergence rate is 3%
Not enough improvement on this run. Stop.
Cpu time: 00:00:19, Elapsed time: 00:00:19, Memory: 1.7G

Write routing ...
M1: 6160 vias and 731 wires with length 0.385 (0.029 in non-prefer direction)
M2: 7984 vias and 6727 wires with length 7.574 (0.064 in non-prefer direction)
M3: 1728 vias and 5472 wires with length 8.600 (0.047 in non-prefer direction)
M4: 782 vias and 1106 wires with length 1.177 (0.033 in non-prefer direction)
M5: 263 vias and 496 wires with length 1.745 (0.012 in non-prefer direction)
M6: 175 vias and 97 wires with length 0.307 (0.000 in non-prefer direction)
M7: 125 vias and 173 wires with length 0.215 (0.091 in non-prefer direction)
M8: 0 vias and 77 wires with length 0.468 (0.010 in non-prefer direction)
M9: 0 vias and 0 wires with length 0.000 (0.000 in non-prefer direction)
M10: 0 vias and 0 wires with length 0.000 (0.000 in non-prefer direction)
Total: 17217 vias and 14879 wires with length 20.470 (0.286 in non-prefer direction)

Total 139 violated segments:
Viol: Stat short - 81
Viol: Stat spacing - 35
Viol: Diffnet short - 10
Viol: Samenet spacing - 13

Total 697 notes:
Note: Offgrid - 542
Note: Fork - 4
Note: Split - 64
Note: Segment orientation - 87

Info: Via overhang - 87
Info: Detour - 1
info UI33: performed track routing for 48 sec (CPU time: 46 sec; MEM: RSS - 329M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 332M)
#################################################################################################################

 Auto Ideal Fanout Threshold for design 'RadixBooth'
--------------------------------
| auto_ideal_fanout_threshold* | 
|------------------------------|
| 1024                         | 
--------------------------------


#################################################################################################################
Setting the Parasitic and Delay models for a Full DR Extraction & Timing...

Parasitic models:
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------


Delay models:
---------------------------------
| Name  | Model    | Base Model | 
|-------+----------+------------|
| Data  | adaptive | voltage    | 
|-------+----------+------------|
| Clock | accurate | voltage    | 
---------------------------------


-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup  | Hold  | CRPR       | SI    | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | pruned | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false  | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true   | false | setup_hold | delay | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------


warning EXTR600: Extraction configuration 'break_shorts' value is changed from 'true' to 'false'.
Updating timing ...
info TA_CMDS6301: Limiting CPUs to available cores (Requested: 2, Available: 1).
info TA_CMDS6300: Running Multi-Core Timing Analysis using 1 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
info UI33: performed update timing for 2 sec (CPU time: 2 sec; MEM: RSS - 328M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 332M)
Report 'report_path_group': Path Group
Generated on Wed Jan 4 08:14:51 2023
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 328M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 332M)
Report 'report_path_group': Path Group
Generated on Wed Jan 4 08:14:51 2023
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 328M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 332M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 328M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 332M)
-----------------------------------------------------------------------------
|          MCMM variability report for design 'RadixBooth' (nano)           |
|-----------------------+--------+--------+---------+------+------+---------|
|                       | WNS    | TNS    | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+--------+--------+---------+------+------+---------|
| new_mode (corner_0_0) | 1.1100 | 0.0000 | 0       | -ne- | -ne- | -ne-    | 
-----------------------------------------------------------------------------


"-ne-" : Not Enabled
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------



info 'clock_si' objective check is passed.
Start Final Routing in SI improvement mode on 1 cpus
Non default settings:
  Plength threshold: 0
  Skip correction

Routing Cell Library initialization ...
 core  lib cells:   35 with    140 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


---------------------------------------
|           Nets statistics           |
|-----------------------+------+------|
|                       | Nets | Pins | 
|-----------------------+------+------|
| Total (partition)     | 1958 | 6625 | 
|-----------------------+------+------|
| To be routed :        | 1939 | 6232 | 
|-----------------------+------+------|
|   - signal            | 1939 | 6232 | 
|-----------------------+------+------|
| To be skipped :       | 19   | 393  | 
|-----------------------+------+------|
|   - marked dont_route | 16   | 387  | 
|-----------------------+------+------|
|   - less 2 pins       | 2    | 0    | 
|-----------------------+------+------|
|   - tieoff            | 1    | 6    | 
---------------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 1939 | 
--------------------------------



Calculating isolation plength threshold for each net ...
Check opens ...
Total opens=0 (nets=0)

Running full-chip extraction...
info Full-chip area is (0 0 807500 812000)
info Using 1 cpu(s)
Creating density maps...
info metal1 layer density max: 0.303918 min: 0.000000 avg: 0.153184
info metal2 layer density max: 0.214956 min: 0.000000 avg: 0.074425
info metal3 layer density max: 0.341227 min: 0.000000 avg: 0.087803
info metal4 layer density max: 0.200167 min: 0.000000 avg: 0.029770
info metal5 layer density max: 0.302716 min: 0.000000 avg: 0.038845
info metal6 layer density max: 0.353943 min: 0.017143 avg: 0.202998
info metal7 layer density max: 0.066261 min: 0.000000 avg: 0.008241
info metal8 layer density max: 0.161650 min: 0.000000 avg: 0.018455
info metal9 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal10 layer density max: 0.000000 min: 0.000000 avg: 0.000000
Density maps have been created successfully
Processing metal1: 30% 60% 100% 
Processing metal2: 30% 60% 100% 
Processing metal3: 30% 60% 100% 
Processing metal4: 50% 100% 
Processing metal5: 50% 100% 
Processing metal6: 50% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 
Updating library timing info...
Collecting library timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Extracting wire resistances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Collecting clock nets...
Collected 16 clock nets
Updating timing...

'clock_si' has 0 victims

'clock_si' score is 0

Si Assist: total victims: 0
Si Assist: rejected victims: 0 aggressors: 0
Si Assist: rejected victims aggressive: 0 no aggressors: 0
Si Assist: victims detected: old: 0 current: 0 new: 0
Si Assist: total victims: 0 aggressors: 0
Initialization finished
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G


Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G

Routing windows accepted: 0 rejected: 0
Finish Final Routing ...
info UI33: performed SI repair routing for 0 sec (CPU time: 0 sec; MEM: RSS - 331M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 332M)
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 331M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 332M)
Report 'report_path_group': Path Group
Generated on Wed Jan 4 08:14:51 2023
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 331M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 332M)
Report 'report_path_group': Path Group
Generated on Wed Jan 4 08:14:51 2023
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 331M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 332M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 331M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 332M)
-----------------------------------------------------------------------------
|          MCMM variability report for design 'RadixBooth' (nano)           |
|-----------------------+--------+--------+---------+------+------+---------|
|                       | WNS    | TNS    | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+--------+--------+---------+------+------+---------|
| new_mode (corner_0_0) | 1.1100 | 0.0000 | 0       | -ne- | -ne- | -ne-    | 
-----------------------------------------------------------------------------


"-ne-" : Not Enabled
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal8  | 
|-------------+---------|
| Recommended | metal8  | 
-------------------------


RRT info: $ClkNets list is already defined. Reusing it
RRT info: $NonClkNets list is already defined. Reusing it
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 331M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 332M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 331M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 332M)
RRT info: Retrieving detail routing info...
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                        | tr_opt_init                        | tr_opt_tr_0                       | tr_opt_drc_0                      | tr_opt_tns_0 | tr_opt_power_0                   | tr_opt_wns_0 | tr_opt_hold_0 | tr_opt_tr_1                       | 
|------------------------+------------------------------------+-----------------------------------+-----------------------------------+--------------+----------------------------------+--------------+---------------+-----------------------------------|
| elapsed_time  (min)    | 00h 06m                            | 00h 02m                           | 00h 00m                           | 00h 00m      | 00h 00m                          | 00h 00m      | 00h 00m       | 00h 01m                           | 
|------------------------+------------------------------------+-----------------------------------+-----------------------------------+--------------+----------------------------------+--------------+---------------+-----------------------------------|
| cpu_time  (min)        | 0.00039583333333333327d00.0h 00.0m | 0.0010763888888888889d00.0h 00.0m | 1.3888888888888888e-5d00.0h 00.0m | 00.0h00.0m   | 6.944444444444444e-6d00.0h 00.0m | 00.0h00.0m   | 00.0h00.0m    | 0.0005416666666666668d00.0h 00.0m | 
|------------------------+------------------------------------+-----------------------------------+-----------------------------------+--------------+----------------------------------+--------------+---------------+-----------------------------------|
| heap_memory  (Mb)      | 1184                               | 1184                              | 1184                              | 1184         | 1184                             | 1184         | 1184          | 1184                              | 
|------------------------+------------------------------------+-----------------------------------+-----------------------------------+--------------+----------------------------------+--------------+---------------+-----------------------------------|
| logic_utilization  (%) | 54.62                              | 54.62                             | 54.62                             | 54.62        | 54.59                            | 54.59        | 54.59         | 54.59                             | 
|------------------------+------------------------------------+-----------------------------------+-----------------------------------+--------------+----------------------------------+--------------+---------------+-----------------------------------|
| WNS  (ps)              | 0.0                                | 0.0                               | 0.0                               | 0.0          | 0.0                              | 0.0          | 0.0           | 0.0                               | 
|------------------------+------------------------------------+-----------------------------------+-----------------------------------+--------------+----------------------------------+--------------+---------------+-----------------------------------|
| TNS  (ns)              | 0.0                                | 0.0                               | 0.0                               | 0.0          | 0.0                              | 0.0          | 0.0           | 0.0                               | 
|------------------------+------------------------------------+-----------------------------------+-----------------------------------+--------------+----------------------------------+--------------+---------------+-----------------------------------|
| WHS  (ps)              | 0.0                                | 0.0                               | 0.0                               | 0.0          | 0.0                              | 0.0          | 0.0           | 0.0                               | 
|------------------------+------------------------------------+-----------------------------------+-----------------------------------+--------------+----------------------------------+--------------+---------------+-----------------------------------|
| THS  (ns)              | 0.0                                | 0.0                               | 0.0                               | 0.0          | 0.0                              | 0.0          | 0.0           | 0.0                               | 
|------------------------+------------------------------------+-----------------------------------+-----------------------------------+--------------+----------------------------------+--------------+---------------+-----------------------------------|
| setup_viols            | 0                                  | 0                                 | 0                                 | 0            | 0                                | 0            | 0             | 0                                 | 
|------------------------+------------------------------------+-----------------------------------+-----------------------------------+--------------+----------------------------------+--------------+---------------+-----------------------------------|
| hold_viols             | 0                                  | 0                                 | 0                                 | 0            | 0                                | 0            | 0             | 0                                 | 
|------------------------+------------------------------------+-----------------------------------+-----------------------------------+--------------+----------------------------------+--------------+---------------+-----------------------------------|
| slew_viols             | 0                                  | 0                                 | 0                                 | 0            | 0                                | 0            | 0             | 0                                 | 
|------------------------+------------------------------------+-----------------------------------+-----------------------------------+--------------+----------------------------------+--------------+---------------+-----------------------------------|
| worst_slew  (ps)       | 0.0                                | 0.0                               | 0.0                               | 0.0          | 0.0                              | 0.0          | 0.0           | 0.0                               | 
|------------------------+------------------------------------+-----------------------------------+-----------------------------------+--------------+----------------------------------+--------------+---------------+-----------------------------------|
| total_slew  (ps)       | 0.0                                | 0.0                               | 0.0                               | 0.0          | 0.0                              | 0.0          | 0.0           | 0.0                               | 
|------------------------+------------------------------------+-----------------------------------+-----------------------------------+--------------+----------------------------------+--------------+---------------+-----------------------------------|
| overflow_edges         | 0                                  |                                   |                                   |              |                                  |              |               |                                   | 
|------------------------+------------------------------------+-----------------------------------+-----------------------------------+--------------+----------------------------------+--------------+---------------+-----------------------------------|
| overflow_nodes         | 0                                  |                                   |                                   |              |                                  |              |               |                                   | 
|------------------------+------------------------------------+-----------------------------------+-----------------------------------+--------------+----------------------------------+--------------+---------------+-----------------------------------|
| wire_len_total  (mm)   | 15.2                               | 22.6                              | 22.6                              | 22.6         | 22.6                             | 22.6         | 22.6          | 22.7                              | 
|------------------------+------------------------------------+-----------------------------------+-----------------------------------+--------------+----------------------------------+--------------+---------------+-----------------------------------|
| via_count_total        | 6337                               | 18252                             | 18252                             | 18252        | 18252                            | 18252        | 18252         | 18282                             | 
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


RRT info: Iter 1 convergence rate is -0.0%
RRT info: STOP iterations

Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '16' clock nets to 'false'
info UI34: no objects were found for '*'
info UI30: performing final routing on partition RadixBooth (started at Wed Jan 4 08:14:52 2023)
Start Final Routing in simple DRC mode on 1 cpus

Routing Cell Library initialization ...
 core  lib cells:   35 with    108 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


-----------------------------------
|         Nets statistics         |
|-------------------+------+------|
|                   | Nets | Pins | 
|-------------------+------+------|
| Total (partition) | 1958 | 6625 | 
|-------------------+------+------|
| To be routed :    | 1956 | 6625 | 
|-------------------+------+------|
|   - signal        | 1955 | 6619 | 
|-------------------+------+------|
|   - tieoff        | 1    | 6    | 
|-------------------+------+------|
| To be skipped :   | 2    | 0    | 
|-------------------+------+------|
|   - less 2 pins   | 2    | 0    | 
-----------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 1955 | 
|-----------------------+------|
| Priority :            |      | 
|-----------------------+------|
|   - user              | 16   | 
--------------------------------


Check opens ...
Longest open in net 'VSS' of length=5600
Total opens=6 (nets=1)

Check routing ...
-----------------------
|             | Value | 
|-------------+-------|
| Split wires | 1     | 
-----------------------


Check opens ...
Longest open in net 'VSS' of length=5600
Total opens=6 (nets=1)

Initialization finished
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G


Check violations (1 windows)...
Total viols=71
Cpu time: 00:00:01, Elapsed time: 00:00:00, Memory: 1.7G

Run(1) 'Objective: fix opens' O_I_1(1,1)_M12_SA_RH_C00  ...
complete (6/6): opens (6->0), viols (71->80)
Result=end(begin): opens=0(6), viols=80(71)
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G

Check routing ...
Check opens ...
Total opens=0 (nets=0)

Run(4) 'Objective: fix easy violations' OS_A_1(1,2)_M8_SA_C50  ...
complete (39/39): viols (80->3)
Result=end(begin): opens=0(0), viols=3(80)
Cpu time: 00:00:00, Elapsed time: 00:00:01, Memory: 1.7G

Run(5) 'Objective: fix easy violations' OS_A_1(1,3)_M16_SO_C150  ...
complete (1/1): viols (3->0)
Result=end(begin): opens=0(0), viols=0(3)
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G

Check routing ...
Routing windows accepted: 45 rejected: 1
Finish Final Routing ...

Changed nets: 63 (3%)
Saving routing in 'eco' mode ...

Number of touched nets: 63
Number of changed nets: 62

0 nets (0 clocks) have got their timing invalidated
41 changed nets have not been invalidated because of the slack threshold
info UI33: performed final routing for 1 sec (CPU time: 1 sec; MEM: RSS - 336M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 336M)
RRT info: Stage 'tr_opt' completed successfully
RRT info: User event handler 'after tr_opt' completed successfully
RRT info: Start stage 'spread'
RRT info: User event handler 'before spread' completed successfully
error CONFIG3: Parameter with name 'spread_slack_margin' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'spread_min_cost' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'spread_mode' was not found in config 'route_timing'.
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 336M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 336M)
Report 'report_path_group': Path Group
Generated on Wed Jan 4 08:14:53 2023
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 336M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 336M)
Report 'report_path_group': Path Group
Generated on Wed Jan 4 08:14:53 2023
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 336M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 336M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 336M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 336M)
-----------------------------------------------------------------------------
|          MCMM variability report for design 'RadixBooth' (nano)           |
|-----------------------+--------+--------+---------+------+------+---------|
|                       | WNS    | TNS    | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+--------+--------+---------+------+------+---------|
| new_mode (corner_0_0) | 1.1110 | 0.0000 | 0       | -ne- | -ne- | -ne-    | 
-----------------------------------------------------------------------------


"-ne-" : Not Enabled
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


RRT info: Spreading '0' critical signal nets
RRT info: Spreading total '0' critical nets
RRT info: Skipping 'spread' optimization step because there is no need
RRT info: Stage 'spread' skipped
RRT info: Start stage 'si'
RRT info: User event handler 'before si' completed successfully
error CONFIG3: Parameter with name 'si_fix_bump' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'si_iter_max_nets' was not found in config 'route_timing'.
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 334M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 336M)
Report 'report_path_group': Path Group
Generated on Wed Jan 4 08:14:54 2023
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 334M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 336M)
Report 'report_path_group': Path Group
Generated on Wed Jan 4 08:14:54 2023
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 334M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 336M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 334M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 336M)
-----------------------------------------------------------------------------
|          MCMM variability report for design 'RadixBooth' (nano)           |
|-----------------------+--------+--------+---------+------+------+---------|
|                       | WNS    | TNS    | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+--------+--------+---------+------+------+---------|
| new_mode (corner_0_0) | 1.1110 | 0.0000 | 0       | -ne- | -ne- | -ne-    | 
-----------------------------------------------------------------------------


"-ne-" : Not Enabled
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '16' clock nets to 'true'
info UI34: no objects were found for '*'

info 'tns' objective check is passed.
info 'twns' objective check is passed.
info 'clock_si' objective check is passed.
Start Final Routing in SI improvement mode on 1 cpus
Non default settings:
  Plength threshold: 0
  Skip correction

Routing Cell Library initialization ...
 core  lib cells:   35 with    108 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


---------------------------------------
|           Nets statistics           |
|-----------------------+------+------|
|                       | Nets | Pins | 
|-----------------------+------+------|
| Total (partition)     | 1958 | 6625 | 
|-----------------------+------+------|
| To be routed :        | 1939 | 6232 | 
|-----------------------+------+------|
|   - signal            | 1939 | 6232 | 
|-----------------------+------+------|
| To be skipped :       | 19   | 393  | 
|-----------------------+------+------|
|   - marked dont_route | 16   | 387  | 
|-----------------------+------+------|
|   - less 2 pins       | 2    | 0    | 
|-----------------------+------+------|
|   - tieoff            | 1    | 6    | 
---------------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 1939 | 
--------------------------------



Calculating isolation plength threshold for each net ...
Check opens ...
Total opens=0 (nets=0)

Running full-chip extraction...
info Full-chip area is (0 0 807500 812000)
info Using 1 cpu(s)
Creating density maps...
info metal1 layer density max: 0.303918 min: 0.000000 avg: 0.152825
info metal2 layer density max: 0.214956 min: 0.000000 avg: 0.074346
info metal3 layer density max: 0.341227 min: 0.000000 avg: 0.087962
info metal4 layer density max: 0.201367 min: 0.000000 avg: 0.030003
info metal5 layer density max: 0.302716 min: 0.000000 avg: 0.038787
info metal6 layer density max: 0.353943 min: 0.017143 avg: 0.203026
info metal7 layer density max: 0.073596 min: 0.000000 avg: 0.008627
info metal8 layer density max: 0.170410 min: 0.000000 avg: 0.019025
info metal9 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal10 layer density max: 0.000000 min: 0.000000 avg: 0.000000
Density maps have been created successfully
Processing metal1: 30% 60% 100% 
Processing metal2: 30% 60% 100% 
Processing metal3: 30% 60% 100% 
Processing metal4: 50% 100% 
Processing metal5: 50% 100% 
Processing metal6: 50% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 
Updating library timing info...
Collecting library timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Extracting wire resistances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Collecting clock nets...
Collected 16 clock nets
Updating timing...
Collecting timing bottlenecks: 100%
Updating timing...
Collecting timing bottlenecks: 100%
Updating timing...


Si Assist: report has 0 victims with total value of 0
Si Assist: selected 0 victims with total value of 0

'tns' has 0 victims
'twns' has 0 victims
'clock_si' has 0 victims

'tns' score is 0
'twns' score is 0
'clock_si' score is 0

Si Assist: total victims: 0
Si Assist: rejected victims: 0 aggressors: 0
Si Assist: rejected victims aggressive: 0 no aggressors: 0
Si Assist: victims detected: old: 0 current: 0 new: 0
Si Assist: total victims: 0 aggressors: 0
Initialization finished
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G


Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G

Routing windows accepted: 0 rejected: 0
Finish Final Routing ...
info UI33: performed SI repair routing for 0 sec (CPU time: 0 sec; MEM: RSS - 335M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 336M)
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '16' clock nets to 'false'
info UI34: no objects were found for '*'
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 335M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 336M)
Report 'report_path_group': Path Group
Generated on Wed Jan 4 08:14:54 2023
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 335M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 336M)
Report 'report_path_group': Path Group
Generated on Wed Jan 4 08:14:54 2023
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 335M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 336M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 335M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 336M)
-----------------------------------------------------------------------------
|          MCMM variability report for design 'RadixBooth' (nano)           |
|-----------------------+--------+--------+---------+------+------+---------|
|                       | WNS    | TNS    | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+--------+--------+---------+------+------+---------|
| new_mode (corner_0_0) | 1.1110 | 0.0000 | 0       | -ne- | -ne- | -ne-    | 
-----------------------------------------------------------------------------


"-ne-" : Not Enabled
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


RRT info: SI-TNS reduction from 0.0000 to 0.0000

RRT info: Stage 'si' completed successfully
RRT info: User event handler 'after si' completed successfully
RRT info: Start stage 'drc'
RRT info: User event handler 'before drc' completed successfully
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '16' clock nets to 'false'
error CONFIG3: Parameter with name 'drc_accept' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_pa' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_fix_sadp' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_effort' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_run_limit' was not found in config 'route_timing'.
RRT debug: Executing 'route_final '
info UI30: performing final routing on partition RadixBooth (started at Wed Jan 4 08:14:54 2023)
Start Final Routing in full DRC mode on 1 cpus

Routing Cell Library initialization ...
 core  lib cells:   35 with    108 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


-----------------------------------
|         Nets statistics         |
|-------------------+------+------|
|                   | Nets | Pins | 
|-------------------+------+------|
| Total (partition) | 1958 | 6625 | 
|-------------------+------+------|
| To be routed :    | 1956 | 6625 | 
|-------------------+------+------|
|   - signal        | 1955 | 6619 | 
|-------------------+------+------|
|   - tieoff        | 1    | 6    | 
|-------------------+------+------|
| To be skipped :   | 2    | 0    | 
|-------------------+------+------|
|   - less 2 pins   | 2    | 0    | 
-----------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 1955 | 
|-----------------------+------|
| Priority :            |      | 
|-----------------------+------|
|   - user              | 16   | 
--------------------------------


Check opens ...
Total opens=0 (nets=0)

Check routing ...
---------
| Value | 
---------


Initialization finished
Cpu time: 00:00:01, Elapsed time: 00:00:00, Memory: 1.7G


Check violations (1 windows)...
Total viols=10
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G

Run(1) 'Objective: fix opens' O_I_1(1,1)_M12_SA_RH_C00  ...
Skipped

Run(4) 'Objective: fix easy violations' OS_A_1(1,2)_M8_SA_C50  ...
complete (5/5): viols (10->0)
Result=end(begin): opens=0(0), viols=0(10)
Cpu time: 00:00:00, Elapsed time: 00:00:01, Memory: 1.7G

Check routing ...

Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G

Routing windows accepted: 5 rejected: 0
Finish Final Routing ...

Changed nets: 9 (0%)
Saving routing in 'eco' mode ...

Number of touched nets: 9
Number of changed nets: 9

0 nets (0 clocks) have got their timing invalidated
4 changed nets have not been invalidated because of the slack threshold
info UI33: performed final routing for 0 sec (CPU time: 0 sec; MEM: RSS - 348M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 348M)
info DRC201: Only violations caused by detail_route shapes are being checked.
DRC verification progress:
Processing metal1: 30% 60% 100% 
Processing metal2: 30% 60% 100% 
Processing metal3: 30% 60% 100% 
Processing metal4: 50% 100% 
Processing metal5: 50% 100% 
Processing metal6: 50% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 

Report 'tdro_drc': Report Drc
Generated on Wed Jan 4 08:14:55 2023
  
----------------------------------------------------------------------------------------------------------------------------
|                                                 DRC verification report                                                  |
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                       | TOTAL | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid                  | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Width                 | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum samenet space | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat samenet space     | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum diffnet space | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat diffnet space     | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Diffnet short         | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Prohibited routing    | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                       | TOTAL | CO     | via1   | via2   | via3   | via4   | via5   | via6   | via7   | via8   | via9    | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid                  | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Size                  | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum space         | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
----------------------------------------------------------------------------------------------------------------------------


info UI33: performed DRC verification for 0 sec (CPU time: 0 sec; MEM: RSS - 348M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 348M)

RRT info: Number of remaining shorts: 0
RRT info: Number of remaining DRCs  : 0

Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '16' clock nets to 'false'
info UI34: no objects were found for '*'
RRT info: Stage 'drc' completed successfully
RRT info: User event handler 'after drc' completed successfully
RRT info: Start stage 'iopt'
RRT info: User event handler 'before iopt' completed successfully
error CONFIG3: Parameter with name 'iopt_usq' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'iopt_wns_early_weight' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'iopt_wns_abs_tol' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'iopt_wns_zero' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'iopt_wns_max_iters' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'iopt_signoff' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'iopt_full_timing_update' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'iopt_wns_late_weight' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'iopt_wns_rel_tol' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'iopt_tns_first' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'iopt_soft_edge_spacing' was not found in config 'route_timing'.
RRT warning: Configured value 'dfm' for option 'dvia_mode' overrides previous 'timing'
error CONFIG3: Parameter with name 'dvia_clean_drc' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'dvia_pre_check' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'dvia_min_cost' was not found in config 'route_timing'.
RRT warning: User-specified value 'false' for option 'dvia_clean_drc' overrides previous 'true'
RRT debug: Executing 'replace_vias -pre_check true'
DFM via replacement progress:
Processing via1: 10% 30% 50% 60% 80% 100% 
Processing via2: 20% 40% 60% 80% 100% 
Processing via3: 10% 30% 50% 60% 80% 100% 
Processing via4: 30% 60% 100% 
Processing via5: 30% 60% 100% 
Processing via6: 30% 60% 100% 
Processing via7: 50% 100% 

Full timing update

Report 'report_dfm_rvi': DFM via replacement report
Generated on Wed Jan 4 08:14:58 2023
  
---------------------------------------------------------------------------------------------------
|                                   DFM via replacement report                                    |
|-------------------+-------+-------+-------+-------+-------+-------+-------+-------+------+------|
|                   | Total | via1  | via2  | via3  | via4  | via5  | via6  | via7  | via8 | via9 | 
|-------------------+-------+-------+-------+-------+-------+-------+-------+-------+------+------|
| Checked vias      | 18382 | 6579  | 8678  | 1781  | 775   | 263   | 179   | 127   | 0    | 0    | 
|-------------------+-------+-------+-------+-------+-------+-------+-------+-------+------+------|
| Replaced vias     | 15483 | 5406  | 7339  | 1628  | 656   | 159   | 177   | 118   | 0    | 0    | 
|-------------------+-------+-------+-------+-------+-------+-------+-------+-------+------+------|
| Replaced vias (%) | 84.23 | 82.17 | 84.57 | 91.41 | 84.65 | 60.46 | 98.88 | 92.91 | 0.00 | 0.00 | 
---------------------------------------------------------------------------------------------------


-------------------------------------------------------------------------------------------------------------
|                                       Via statistics in the design                                        |
|----------------------------+--------+-------+-------+-------+-------+-------+-------+-------+------+------|
|                            | TOTAL  | via1  | via2  | via3  | via4  | via5  | via6  | via7  | via8 | via9 | 
|----------------------------+--------+-------+-------+-------+-------+-------+-------+-------+------+------|
| Number of vias  (thousand) | 18.42  | 6.58  | 8.70  | 1.78  | 0.78  | 0.27  | 0.18  | 0.13  | 0.00 | 0.00 | 
|----------------------------+--------+-------+-------+-------+-------+-------+-------+-------+------+------|
| Vias (%)                   | 100.00 | 35.72 | 47.26 | 9.67  | 4.23  | 1.45  | 0.97  | 0.70  | 0.00 | 0.00 | 
|----------------------------+--------+-------+-------+-------+-------+-------+-------+-------+------+------|
| Single vias (%)            | 15.94  | 17.83 | 15.68 | 8.59  | 15.79 | 40.45 | 1.12  | 8.53  | 0    | 0    | 
|----------------------------+--------+-------+-------+-------+-------+-------+-------+-------+------+------|
| Double vias (%)            | 84.06  | 82.17 | 84.32 | 91.41 | 84.21 | 59.55 | 98.88 | 91.47 | 0    | 0    | 
|----------------------------+--------+-------+-------+-------+-------+-------+-------+-------+------+------|
| Multi vias (%)             | 0.00   | 0.00  | 0.00  | 0.00  | 0.00  | 0.00  | 0.00  | 0.00  | 0    | 0    | 
-------------------------------------------------------------------------------------------------------------


info UI33: performed Via replacement for 3 sec (CPU time: 2 sec; MEM: RSS - 348M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 348M)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup  | Hold  | CRPR       | SI    | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | pruned | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false  | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true   | true  | setup_hold | delay | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------


info UI34: no objects were found for '*'
RRT info: Power effort is low. Enabling corner corner_0_0 for leakage and dynamic power.
info UI34: no objects were found for '*'
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup  | Hold  | CRPR       | SI    | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | pruned | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false  | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true   | true  | setup_hold | delay | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------


info UI33: performed prune_mcmm_dominated_scenarios for 0 sec (CPU time: 0 sec; MEM: RSS - 328M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 348M)
Report 'report_mcmm_scenarios': MCMM Scenarios
Generated on Wed Jan 4 08:14:58 2023
  
-------------------------
|    MCMM Scenarios     |
|------------+----------|
|            | new_mode | 
|------------+----------|
| corner_0_0 | B        | 
-------------------------


info UI33: performed report_mcmm_scenarios for 0 sec (CPU time: 0 sec; MEM: RSS - 328M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 348M)
warning EXTR600: Extraction configuration 'include_vertical_parallel_coupling' value is changed from 'false' to 'true'.
Updating timing ...
info TA_CMDS6301: Limiting CPUs to available cores (Requested: 2, Available: 1).
info TA_CMDS6300: Running Multi-Core Timing Analysis using 1 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
info UI33: performed update timing for 2 sec (CPU time: 2 sec; MEM: RSS - 342M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 348M)
Report 'report_path_group': Path Group
Generated on Wed Jan 4 08:15:01 2023
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (pico)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 342M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 348M)
Report 'report_path_group': Path Group
Generated on Wed Jan 4 08:15:01 2023
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (pico)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 342M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 348M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 342M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 348M)
-------------------------------------------------------------------------
|        MCMM variability report for design 'RadixBooth' (pico)         |
|-----------------------+--------+-----+---------+------+-----+---------|
|                       | WNS    | TNS | #Endpts | WHS  | THS | #Endpts | 
|-----------------------+--------+-----+---------+------+-----+---------|
| new_mode (corner_0_0) | 1055.0 | 0.0 | 0       | 31.0 | 0.0 | 0       | 
-------------------------------------------------------------------------


"-ne-" : Not Enabled
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


RRT info: Using '3' cells for USQ opt
warning CSDB45: Property 'is_original_fixed_registers' already created.
warning CSDB45: Property 'is_original_fixed_tree_elements' already created.

Setting all clock networks in partition(s) 'RadixBooth':
----------------------------------------------------------

Reading networks for clocks '*' ...

-----------------------------------------
|   Clock Tree Stats for clock(s) '*'   |
|-------------------------------+-------|
|                               | Count | 
|-------------------------------+-------|
| Total Clock Nets              | 19    | 
|-------------------------------+-------|
| Total Sequential cells        | 356   | 
|-------------------------------+-------|
| Tree Elements (Combinational) | 15    | 
|-------------------------------+-------|
| Tree Elements (Sequential)    | 0     | 
|-------------------------------+-------|
| Tree Elements (Clock Sources) | 0     | 
|-------------------------------+-------|
| Tree Elements (Total)         | 15    | 
-----------------------------------------


Found 15 pre-existing "fixed" Clock Tree Elements (buff+inv+comb)
 15 Clock Tree Elements (buff+inv+comb):
 Will be dont_modify for optimization

RRT info: Found 356 pre-existing "fixed" Sequential leaf cells of clock networks
 356 Sequential leaf cells of clock networks :
 May be optimized (sized) during optimization 

Clearing dont_modify property from 19 clock nets
Clearing dont_route property from 19 clock nets

All Clock networks set for partition RadixBooth.

info CHK10: Checking placement...
info UI32: performing optimize in post_route mode  (started at Wed Jan 4 08:15:01 2023)
Report 'RadixBooth': Design Report
Generated on Wed Jan 4 08:15:01 2023
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 5     | 
| Constant Cells | 4     | 
| Spare Cells    | 0     | 
| Clock Cells    | 9     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 1821  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 98    | 5.38       | 
| Inverters      | 196   | 10.76      | 
| Registers      | 362   | 19.87      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 737   | 40.47      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 1821  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 3367.03                | 54.59           | 
| Buffers, Inverters | 199.766                | 3.23            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 6166.94                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1942  | 100        | 
| Orphaned        | 3     | 0.15       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 1079  | 55.56      | 
| 2 Fanouts       | 697   | 35.89      | 
| 3-30 Fanouts    | 141   | 7.26       | 
| 30-127 Fanouts  | 22    | 1.13       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


Report 'gr_config': GR Config Report
Generated on Wed Jan 4 08:15:01 2023
  
----------------------------------------------------------
|                    GR Configuration                    |
|------------+----------+--------+-----------+-----------|
|            | Mode     | Tracks | Min Layer | Max Layer | 
|------------+----------+--------+-----------+-----------|
| RadixBooth | unfolded | 30     | 1         | 8         | 
----------------------------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------


Cell Density Map Utilization - 56 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  |=== 1
40  |=== 1
45  |================================ 9
50  |============================================================= 17
55  |======================================================================== 20
60  |===================== 6
65  |======= 2
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%


info OPT1: Analyzing design RadixBooth.
info OPT24: optimize_max_util is set to 100% in partition RadixBooth (0 density boxes are currently over utilized: max=65.4129%).

WNS:0 TNS:0 TNDD:-2428.0 WHS:0 THS:0 THDD:-930.0 SLEW:0 CAP:-2.1 LEAKAGE:0.070814 DYNAMIC:1.023219 AREA:3367.03

info OPT5: Optimizing objective MAX_CAP.
WNS:0 TNS:0 TNDD:-2428.0 WHS:0 THS:0 THDD:-930.0 SLEW:0 CAP:-2.1 LEAKAGE:0.070814 DYNAMIC:1.023219 AREA:3367.03
info OPT2: Pass 1 optimization.
WNS:0 TNS:0 TNDD:-2307.0 WHS:0 THS:0 THDD:-930.0 SLEW:0 CAP:0.0 LEAKAGE:0.070886 DYNAMIC:1.022920 CLOCK_AREA:11.438 AREA:3368.62

info OPT3: 4 nets evaluated, 4 optimized in this pass.
info OPT6: cpu [0h:0m:0s] memory [1g:667m:16k]
info OPT4: Total 4 nets evaluated, 4 optimized.
info OPT24: optimize_max_util is set to 100% in partition RadixBooth (0 density boxes are currently over utilized: max=65.6473%).

info OPT6: cpu [0h:0m:0s] memory [1g:667m:16k]
info OPT225: Completed optimization in postroute mode with MAX CAP objective and MAX CAP step in 0 sec (CPU time: 0 sec; MEM: RSS - 344M, CVMEM - 1691M, PVMEM - 1843M)
WNS:0 TNS:0 TNDD:-2307.0 WHS:0 THS:0 THDD:-930.0 SLEW:0 CAP:0.0 LEAKAGE:0.070886 DYNAMIC:1.022920 CLOCK_AREA:11.438 AREA:3368.62

info OPT24: optimize_max_util is set to 100% in partition RadixBooth (0 density boxes are currently over utilized: max=65.6473%).

info DUM207: optimize: re-initialized cell-density map for partition RadixBooth old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: optimize: re-initialized cell-density map for partition RadixBooth old max-util 100 new max-util 100.
Report 'RadixBooth': Design Report
Generated on Wed Jan 4 08:15:01 2023
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 5     | 
| Constant Cells | 4     | 
| Spare Cells    | 0     | 
| Clock Cells    | 9     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 1821  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 98    | 5.38       | 
| Inverters      | 196   | 10.76      | 
| Registers      | 362   | 19.87      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 737   | 40.47      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 1821  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 3368.62                | 54.62           | 
| Buffers, Inverters | 200.298                | 3.24            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 6166.94                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1942  | 100        | 
| Orphaned        | 3     | 0.15       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 1079  | 55.56      | 
| 2 Fanouts       | 697   | 35.89      | 
| 3-30 Fanouts    | 141   | 7.26       | 
| 30-127 Fanouts  | 22    | 1.13       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Cell Density Map Utilization - 56 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  |=== 1
40  |=== 1
45  |================================ 9
50  |============================================================= 17
55  |======================================================================== 20
60  |===================== 6
65  |======= 2
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in post_route mode for 0 sec (CPU time: 0 sec; MEM: RSS - 342M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 348M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 342M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 348M)
error CONFIG3: Parameter with name 'hold_max_util' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'hold_mode' was not found in config 'route_timing'.
RRT warning: User-specified value 'white_space' for option 'hold_mode' overrides previous 'normal'
warning UI705: 'set_property -value' specified value was ignored.
info CHK10: Checking placement...
info UI32: performing optimize in post_route mode  (started at Wed Jan 4 08:15:02 2023)
Report 'RadixBooth': Design Report
Generated on Wed Jan 4 08:15:02 2023
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 5     | 
| Constant Cells | 4     | 
| Spare Cells    | 0     | 
| Clock Cells    | 9     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 1821  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 98    | 5.38       | 
| Inverters      | 196   | 10.76      | 
| Registers      | 362   | 19.87      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 737   | 40.47      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 1821  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 3368.62                | 54.62           | 
| Buffers, Inverters | 200.298                | 3.24            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 6166.94                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1942  | 100        | 
| Orphaned        | 3     | 0.15       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 1079  | 55.56      | 
| 2 Fanouts       | 697   | 35.89      | 
| 3-30 Fanouts    | 141   | 7.26       | 
| 30-127 Fanouts  | 22    | 1.13       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


Report 'gr_config': GR Config Report
Generated on Wed Jan 4 08:15:02 2023
  
----------------------------------------------------------
|                    GR Configuration                    |
|------------+----------+--------+-----------+-----------|
|            | Mode     | Tracks | Min Layer | Max Layer | 
|------------+----------+--------+-----------+-----------|
| RadixBooth | unfolded | 30     | 1         | 8         | 
----------------------------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------


Cell Density Map Utilization - 56 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  |=== 1
40  |=== 1
45  |================================ 9
50  |============================================================= 17
55  |======================================================================== 20
60  |===================== 6
65  |======= 2
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%


info OPT1: Analyzing design RadixBooth.
info OPT24: optimize_max_util is set to 100% in partition RadixBooth (0 density boxes are currently over utilized: max=65.6473%).

WNS:0 TNS:0 TNDD:-2307.0 WHS:0 THS:0 THDD:-930.0 SLEW:0 CAP:0.0 LEAKAGE:0.070886 DYNAMIC:1.022920 AREA:3368.62

WNS:0 TNS:0 TNDD:-2307.0 WHS:0 THS:0 THDD:-930.0 SLEW:0 CAP:0.0 LEAKAGE:0.070886 DYNAMIC:1.022920 AREA:3368.62

info OPT24: optimize_max_util is set to 100% in partition RadixBooth (0 density boxes are currently over utilized: max=65.6473%).

info DUM207: optimize: re-initialized cell-density map for partition RadixBooth old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: optimize: re-initialized cell-density map for partition RadixBooth old max-util 100 new max-util 100.
Report 'RadixBooth': Design Report
Generated on Wed Jan 4 08:15:02 2023
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 5     | 
| Constant Cells | 4     | 
| Spare Cells    | 0     | 
| Clock Cells    | 9     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 1821  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 98    | 5.38       | 
| Inverters      | 196   | 10.76      | 
| Registers      | 362   | 19.87      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 737   | 40.47      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 1821  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 3368.62                | 54.62           | 
| Buffers, Inverters | 200.298                | 3.24            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 6166.94                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1942  | 100        | 
| Orphaned        | 3     | 0.15       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 1079  | 55.56      | 
| 2 Fanouts       | 697   | 35.89      | 
| 3-30 Fanouts    | 141   | 7.26       | 
| 30-127 Fanouts  | 22    | 1.13       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Cell Density Map Utilization - 56 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  |=== 1
40  |=== 1
45  |================================ 9
50  |============================================================= 17
55  |======================================================================== 20
60  |===================== 6
65  |======= 2
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in post_route mode for 0 sec (CPU time: 0 sec; MEM: RSS - 343M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 348M)
warning UI705: 'set_property -value' specified value was ignored.
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 343M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 348M)
info CHK10: Checking placement...
info UI30: performing detailed placement on partition RadixBooth (started at Wed Jan 4 08:15:02 2023)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                                                                   Non-default Parameter Values for 'config_place_detail'                                                                   |
|----------------------------------+---------------------------------------------------------------+-----------+--------------------------------------------------------------+--------------|
| Name                             | Description                                                   | Value     | Default                                                      | User Defined | 
|----------------------------------+---------------------------------------------------------------+-----------+--------------------------------------------------------------+--------------|
| incremental_steps*               | place_detail to do mask swapping if specified, and/or honor   | mask_swap | mask_swap fix_soft_edge_spacing fix_soft_edge_spacing_even_i | true         | 
|                                  | incrementally soft edge spacing constraints on an already     |           | f_hard_constraints_are_not_met                               |              | 
|                                  | legal placement, specify one or more of (mask_swap fix_soft_  |           |                                                              |              | 
|                                  | edge_spacing fix_soft_edge_spacing_even_if_hard_constraints_  |           |                                                              |              | 
|                                  | are_not_met)                                                  |           |                                                              |              | 
|----------------------------------+---------------------------------------------------------------+-----------+--------------------------------------------------------------+--------------|
| optimize_displacement_threshold* | This option is only used when optimize_for option is set to   | 0         | 40                                                           | true         | 
|                                  | DISP. The swapping to improve displacement process is invoked |           |                                                              |              | 
|                                  | if and only if the maximum displacement after legalization is |           |                                                              |              | 
|                                  | more than or equal the specified threshold. The unit is row   |           |                                                              |              | 
|                                  | height.                                                       |           |                                                              |              | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


incremental_steps optimize_displacement_threshold
List has 2 elements
info Found 1806 movable and 15 fixed cells in partition RadixBooth
info DP107: Legalizer for site FreePDK45_38x28_10R_NP_162NW_34O, has 71 cut rows, with average utilization 54.2688%, utilization with cell bloats 54.2688%.
warning Too many high priority cells. They will not be preplaced.
info DP116: Legalizer has initial 0 illegal movable cells and 0 illegal fixed cells.
info DP113: Finished legalization after 0 iterations, all movable and fixed cells are legal.
info DP164: None of 356 fixed-origin cells were moved.
info DP111: Legalization summary: total movable cells: 1806, cells moved: 0, total movement: 0, max movement: 0, average movement: 0.
------------------------------------------------------------------------------------------------
|                                     Legalization Summary                                     |
|---------------------+-------------+------------------------+--------------+------------------|
| Total Movable Cells | Cells Moved | Total Movement in Rows | Max Movement | Average Movement | 
|---------------------+-------------+------------------------+--------------+------------------|
| 1806                | 0           | 0                      | 0            | 0                | 
------------------------------------------------------------------------------------------------


info DUM207: place_detail: re-initialized cell-density map for partition RadixBooth old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM203: place_detail: created cell-density map for partition RadixBooth with max-util 100 and bin-size 8x8 rows.
info UI33: performed detailed placement for 0 sec (CPU time: 0 sec; MEM: RSS - 343M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 348M)
warning CSDB45: Property 'is_original_fixed_registers' already created.
warning CSDB45: Property 'is_original_fixed_tree_elements' already created.

Setting all clock networks in partition(s) 'RadixBooth':
----------------------------------------------------------

Reading networks for clocks '*' ...

-----------------------------------------
|   Clock Tree Stats for clock(s) '*'   |
|-------------------------------+-------|
|                               | Count | 
|-------------------------------+-------|
| Total Clock Nets              | 19    | 
|-------------------------------+-------|
| Total Sequential cells        | 356   | 
|-------------------------------+-------|
| Tree Elements (Combinational) | 15    | 
|-------------------------------+-------|
| Tree Elements (Sequential)    | 0     | 
|-------------------------------+-------|
| Tree Elements (Clock Sources) | 0     | 
|-------------------------------+-------|
| Tree Elements (Total)         | 15    | 
-----------------------------------------


Found 15 pre-existing "fixed" Clock Tree Elements (buff+inv+comb)
 15 Clock Tree Elements (buff+inv+comb):
 Will be dont_modify for optimization

RRT info: Found 0 pre-existing "fixed" Sequential leaf cells of clock networks
 356 Sequential leaf cells of clock networks :
 Will be dont_modify for optimization


All Clock networks set for partition RadixBooth.

info CHK10: Checking placement...
info Found 1450 movable and 371 fixed cells in partition RadixBooth
info DP136: Found 0 moveable cells and 0 fixed cells to be illegal.
Checking boundary overlap with partition: RadixBooth; Nmacros=0; overlaps=0 : fpan/mcplace/mcpController.cpp@3946
info Report for partition RadixBooth:
--------------------------------------------------------------------------------------------------------------
|                                              Placement Errors                                              |
|------------------------+-------+--------+------------------------------------------------------------------|
| Name                   | Count | Status | Description                                                      | 
|------------------------+-------+--------+------------------------------------------------------------------|
| not_placed             | 0     | Passed | Cell is not placed                                               | 
|------------------------+-------+--------+------------------------------------------------------------------|
| macro_not_fixed        | 0     | Passed | Macro cell is not fixed                                          | 
|------------------------+-------+--------+------------------------------------------------------------------|
| cannot_be_legalized    | 0     | Passed | Cell can't be legalized                                          | 
|------------------------+-------+--------+------------------------------------------------------------------|
| outside_region         | 0     | Passed | Cell is placed outside of its hard region or inside a prohibited | 
|                        |       |        | hard region                                                      | 
|------------------------+-------+--------+------------------------------------------------------------------|
| outside_partition      | 0     | Passed | Cell is placed outside partition                                 | 
|------------------------+-------+--------+------------------------------------------------------------------|
| close_to_boundary      | 0     | Passed | Cell is close to partition boundary                              | 
|------------------------+-------+--------+------------------------------------------------------------------|
| close_to_macro         | 0     | Passed | Cell is close to macro blockages                                 | 
|------------------------+-------+--------+------------------------------------------------------------------|
| macro_overlap          | 0     | Passed | Macros are overlapping each other                                | 
|------------------------+-------+--------+------------------------------------------------------------------|
| macro_boundary_overlap | 0     | Passed | Macros are overlapping boundary                                  | 
--------------------------------------------------------------------------------------------------------------


info UI33: performed placement checks for 0 sec (CPU time: 0 sec; MEM: RSS - 343M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 348M)
LVS verification progress:
Preparing nets ...
Processing nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 

info Set 'max_open' and 'total_open' attributes for '1' open nets

Report 'report_lvs': Detail Routing LVS Report
Generated on Wed Jan 4 08:15:02 2023
  
----------------------------------------------------------------------------------------------
|                           LVS detail routing verification report                           |
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
|                   | Total nets | Open nets | Open | Float | Tail | Loop | Pillar | Warning | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Signal nets       | 1956       | 3         | 3    | 0     | 1    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Logic nets        | 2          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Shield nets       | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Power/Ground nets | -          | -         | -    | -     | -    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| DontRoute nets    | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
----------------------------------------------------------------------------------------------


  
-----------------------------------------------
| LVS open distance distribution (nanometers) |
|--------+--------------+-------+-------------|
|        | Total: 30.00 | 0.00  | 30.00       | 
|--------+--------------+-------+-------------|
| % open | 100          | 66.67 | 33.33       | 
|--------+--------------+-------+-------------|
| # open | 3            | 2     | 1           | 
-----------------------------------------------


info UI33: performed LVS verification for 0 sec (CPU time: 0 sec; MEM: RSS - 343M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 348M)
LVS cleaning progress:
Preparing nets ...
Processing nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 

Report 'report_lvs': Detail Routing LVS Report
Generated on Wed Jan 4 08:15:02 2023
  
----------------------------------------------------------------------------------------------
|                           LVS detail routing verification report                           |
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
|                   | Total nets | Open nets | Open | Float | Tail | Loop | Pillar | Warning | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Signal nets       | 1957       | -         | -    | 0     | 0    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Logic nets        | 2          | -         | -    | 0     | 0    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Shield nets       | 0          | -         | -    | 0     | 0    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Power/Ground nets | -          | -         | -    | -     | -    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| DontRoute nets    | 0          | -         | -    | 0     | 0    | -    | -      | -       | 
----------------------------------------------------------------------------------------------


info UI33: performed LVS cleaning for 0 sec (CPU time: 0 sec; MEM: RSS - 343M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 348M)
LVS verification progress:
Preparing nets ...
Processing nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 

info Set 'max_open' and 'total_open' attributes for '1' open nets

Report 'report_lvs': Detail Routing LVS Report
Generated on Wed Jan 4 08:15:02 2023
  
----------------------------------------------------------------------------------------------
|                           LVS detail routing verification report                           |
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
|                   | Total nets | Open nets | Open | Float | Tail | Loop | Pillar | Warning | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Signal nets       | 1956       | 3         | 3    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Logic nets        | 2          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Shield nets       | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Power/Ground nets | -          | -         | -    | -     | -    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| DontRoute nets    | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
----------------------------------------------------------------------------------------------


  
-----------------------------------------------
| LVS open distance distribution (nanometers) |
|--------+--------------+-------+-------------|
|        | Total: 30.00 | 0.00  | 30.00       | 
|--------+--------------+-------+-------------|
| % open | 100          | 66.67 | 33.33       | 
|--------+--------------+-------+-------------|
| # open | 3            | 2     | 1           | 
-----------------------------------------------


info UI33: performed LVS verification for 0 sec (CPU time: 0 sec; MEM: RSS - 343M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 348M)
info UI30: performing final routing on partition RadixBooth (started at Wed Jan 4 08:15:02 2023)
Start Final Routing in simple DRC mode on 1 cpus
Non default settings:
  Execute from 1 till 3 Runs

Routing Cell Library initialization ...
 core  lib cells:   35 with    140 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


-----------------------------------
|         Nets statistics         |
|-------------------+------+------|
|                   | Nets | Pins | 
|-------------------+------+------|
| Total (partition) | 1958 | 6625 | 
|-------------------+------+------|
| To be routed :    | 1956 | 6625 | 
|-------------------+------+------|
|   - signal        | 1955 | 6619 | 
|-------------------+------+------|
|   - tieoff        | 1    | 6    | 
|-------------------+------+------|
| To be skipped :   | 2    | 0    | 
|-------------------+------+------|
|   - less 2 pins   | 2    | 0    | 
-----------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 1955 | 
|-----------------------+------|
| Priority :            |      | 
|-----------------------+------|
|   - user              | 16   | 
--------------------------------


Check opens ...
Longest open in net 'n_0_0_16' of length=6900
Total opens=3 (nets=3)

Check routing ...
--------------------------------
|                      | Value | 
|----------------------+-------|
| Removed bad contacts | 7     | 
--------------------------------


Check opens ...
Longest open in net 'n_0_0_16' of length=6900
Total opens=5 (nets=5)

Initialization finished
Cpu time: 00:00:01, Elapsed time: 00:00:00, Memory: 1.7G


Check violations (1 windows)...
Total viols=3
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G

Run(1) 'Objective: fix opens' O_I_1(1,1)_M12_SA_RH_C00  ...
complete (3/3): opens (5->0), viols (3->0)
Result=end(begin): opens=0(5), viols=0(3)
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G

Check routing ...
Routing windows accepted: 3 rejected: 0
Finish Final Routing ...

Changed nets: 7 (0%)
Saving routing in 'eco' mode ...

Number of touched nets: 7
Number of changed nets: 7

0 nets (0 clocks) have got their timing invalidated
4 changed nets have not been invalidated because of the slack threshold
info UI33: performed final routing for 0 sec (CPU time: 0 sec; MEM: RSS - 343M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 348M)
LVS cleaning progress:
Preparing nets ...
Processing nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 

Report 'report_lvs': Detail Routing LVS Report
Generated on Wed Jan 4 08:15:02 2023
  
----------------------------------------------------------------------------------------------
|                           LVS detail routing verification report                           |
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
|                   | Total nets | Open nets | Open | Float | Tail | Loop | Pillar | Warning | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Signal nets       | 1956       | -         | -    | 0     | 0    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Logic nets        | 2          | -         | -    | 0     | 0    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Shield nets       | 0          | -         | -    | 0     | 0    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Power/Ground nets | -          | -         | -    | -     | -    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| DontRoute nets    | 0          | -         | -    | 0     | 0    | -    | -      | -       | 
----------------------------------------------------------------------------------------------


info UI33: performed LVS cleaning for 0 sec (CPU time: 0 sec; MEM: RSS - 343M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 348M)
info UI30: performing final routing on partition RadixBooth (started at Wed Jan 4 08:15:02 2023)
Start Final Routing in simple DRC mode on 1 cpus
  with 'number' acceptance 
Non default settings:
  Execute from 1 till 7 Runs

Routing Cell Library initialization ...
 core  lib cells:   35 with    110 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


-----------------------------------
|         Nets statistics         |
|-------------------+------+------|
|                   | Nets | Pins | 
|-------------------+------+------|
| Total (partition) | 1958 | 6625 | 
|-------------------+------+------|
| To be routed :    | 1956 | 6625 | 
|-------------------+------+------|
|   - signal        | 1955 | 6619 | 
|-------------------+------+------|
|   - tieoff        | 1    | 6    | 
|-------------------+------+------|
| To be skipped :   | 2    | 0    | 
|-------------------+------+------|
|   - less 2 pins   | 2    | 0    | 
-----------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 1955 | 
|-----------------------+------|
| Priority :            |      | 
|-----------------------+------|
|   - user              | 16   | 
--------------------------------


Check opens ...
Total opens=0 (nets=0)

Check routing ...
---------
| Value | 
---------


Initialization finished
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G


Check violations (1 windows)...
Total viols=1
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G

Run(1) 'Objective: fix opens' O_I_1(1,1)_M12_SA_RH_C00  ...
Skipped

Run(4) 'Objective: fix easy violations' OS_A_1(1,2)_M8_SA_C50  ...
complete (1/1): viols (1->0)
Result=end(begin): opens=0(0), viols=0(1)
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G

Check routing ...
Routing windows accepted: 1 rejected: 0
Finish Final Routing ...

Changed nets: 0 (0%)
Saving routing in 'eco' mode ...

Number of touched nets: 0
Number of changed nets: 0

info UI33: performed final routing for 0 sec (CPU time: 0 sec; MEM: RSS - 343M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 348M)
LVS verification progress:
Preparing nets ...
Processing nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 

Report 'report_lvs': Detail Routing LVS Report
Generated on Wed Jan 4 08:15:03 2023
  
----------------------------------------------------------------------------------------------
|                           LVS detail routing verification report                           |
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
|                   | Total nets | Open nets | Open | Float | Tail | Loop | Pillar | Warning | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Signal nets       | 1956       | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Logic nets        | 2          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Shield nets       | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Power/Ground nets | -          | -         | -    | -     | -    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| DontRoute nets    | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
----------------------------------------------------------------------------------------------


info UI33: performed LVS verification for 0 sec (CPU time: 0 sec; MEM: RSS - 343M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 348M)
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 343M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 348M)
Report 'report_path_group': Path Group
Generated on Wed Jan 4 08:15:03 2023
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (pico)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 343M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 348M)
Report 'report_path_group': Path Group
Generated on Wed Jan 4 08:15:03 2023
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (pico)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 343M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 348M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 343M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 348M)
-------------------------------------------------------------------------
|        MCMM variability report for design 'RadixBooth' (pico)         |
|-----------------------+--------+-----+---------+------+-----+---------|
|                       | WNS    | TNS | #Endpts | WHS  | THS | #Endpts | 
|-----------------------+--------+-----+---------+------+-----+---------|
| new_mode (corner_0_0) | 1046.0 | 0.0 | 0       | 31.0 | 0.0 | 0       | 
-------------------------------------------------------------------------


"-ne-" : Not Enabled
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------



info 'twns' objective check is passed.
Start Final Routing in SI improvement mode on 1 cpus
Non default settings:
  Plength threshold: 0
  Skip correction

Routing Cell Library initialization ...
 core  lib cells:   35 with    110 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


-----------------------------------
|         Nets statistics         |
|-------------------+------+------|
|                   | Nets | Pins | 
|-------------------+------+------|
| Total (partition) | 1958 | 6625 | 
|-------------------+------+------|
| To be routed :    | 1955 | 6619 | 
|-------------------+------+------|
|   - signal        | 1955 | 6619 | 
|-------------------+------+------|
| To be skipped :   | 3    | 6    | 
|-------------------+------+------|
|   - less 2 pins   | 2    | 0    | 
|-------------------+------+------|
|   - tieoff        | 1    | 6    | 
-----------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 1955 | 
|-----------------------+------|
| Priority :            |      | 
|-----------------------+------|
|   - user              | 16   | 
--------------------------------



Calculating isolation plength threshold for each net ...
Check opens ...
Total opens=0 (nets=0)

Running full-chip extraction...
info Full-chip area is (0 0 807500 812000)
info Using 1 cpu(s)
Creating density maps...
info metal1 layer density max: 0.323049 min: 0.000000 avg: 0.158182
info metal2 layer density max: 0.239180 min: 0.000000 avg: 0.086998
info metal3 layer density max: 0.352016 min: 0.000000 avg: 0.094734
info metal4 layer density max: 0.229554 min: 0.000000 avg: 0.035878
info metal5 layer density max: 0.313708 min: 0.000000 avg: 0.040972
info metal6 layer density max: 0.357086 min: 0.017143 avg: 0.204040
info metal7 layer density max: 0.113678 min: 0.000000 avg: 0.013365
info metal8 layer density max: 0.181850 min: 0.000000 avg: 0.020029
info metal9 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal10 layer density max: 0.000000 min: 0.000000 avg: 0.000000
Density maps have been created successfully
Processing metal1: 30% 60% 100% 
Processing metal2: 30% 60% 100% 
Processing metal3: 30% 60% 100% 
Processing metal4: 50% 100% 
Processing metal5: 50% 100% 
Processing metal6: 50% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 
Updating library timing info...
Collecting library timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Extracting wire resistances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Collecting clock nets...
Collected 16 clock nets
Updating timing...
Collecting timing bottlenecks: 100%

'twns' has 0 victims

'twns' score is 0

Si Assist: total victims: 0
Si Assist: rejected victims: 0 aggressors: 0
Si Assist: rejected victims aggressive: 0 no aggressors: 0
Si Assist: victims detected: old: 0 current: 0 new: 0
Si Assist: total victims: 0 aggressors: 0
Initialization finished
Cpu time: 00:00:01, Elapsed time: 00:00:01, Memory: 1.7G


Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G

Routing windows accepted: 0 rejected: 0
Finish Final Routing ...
info UI33: performed SI repair routing for 0 sec (CPU time: 0 sec; MEM: RSS - 344M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 348M)
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '16' clock nets to 'false'
error CONFIG3: Parameter with name 'drc_accept' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_pa' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_fix_sadp' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_effort' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_run_limit' was not found in config 'route_timing'.
RRT debug: Executing 'route_final '
info UI30: performing final routing on partition RadixBooth (started at Wed Jan 4 08:15:04 2023)
Start Final Routing in full DRC mode on 1 cpus

Routing Cell Library initialization ...
 core  lib cells:   35 with    110 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


-----------------------------------
|         Nets statistics         |
|-------------------+------+------|
|                   | Nets | Pins | 
|-------------------+------+------|
| Total (partition) | 1958 | 6625 | 
|-------------------+------+------|
| To be routed :    | 1956 | 6625 | 
|-------------------+------+------|
|   - signal        | 1955 | 6619 | 
|-------------------+------+------|
|   - tieoff        | 1    | 6    | 
|-------------------+------+------|
| To be skipped :   | 2    | 0    | 
|-------------------+------+------|
|   - less 2 pins   | 2    | 0    | 
-----------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 1955 | 
|-----------------------+------|
| Priority :            |      | 
|-----------------------+------|
|   - user              | 16   | 
--------------------------------


Check opens ...
Total opens=0 (nets=0)

Check routing ...
---------
| Value | 
---------


Initialization finished
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G


Check violations (1 windows)...
Total viols=1
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G

Run(1) 'Objective: fix opens' O_I_1(1,1)_M12_SA_RH_C00  ...
Skipped

Run(4) 'Objective: fix easy violations' OS_A_1(1,2)_M8_SA_C50  ...
complete (1/1): viols (1->0)
Result=end(begin): opens=0(0), viols=0(1)
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G

Check routing ...

Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G

Routing windows accepted: 1 rejected: 0
Finish Final Routing ...

Changed nets: 1 (0%)
Saving routing in 'eco' mode ...

Number of touched nets: 1
Number of changed nets: 1

0 nets (0 clocks) have got their timing invalidated
info UI33: performed final routing for 0 sec (CPU time: 0 sec; MEM: RSS - 348M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 348M)
info DRC201: Only violations caused by detail_route shapes are being checked.
DRC verification progress:
Processing metal1: 30% 60% 100% 
Processing metal2: 30% 60% 100% 
Processing metal3: 30% 60% 100% 
Processing metal4: 50% 100% 
Processing metal5: 50% 100% 
Processing metal6: 50% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 

Report 'tdro_drc': Report Drc
Generated on Wed Jan 4 08:15:04 2023
  
----------------------------------------------------------------------------------------------------------------------------
|                                                 DRC verification report                                                  |
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                       | TOTAL | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid                  | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Width                 | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum samenet space | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat samenet space     | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum diffnet space | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat diffnet space     | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Diffnet short         | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Prohibited routing    | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                       | TOTAL | CO     | via1   | via2   | via3   | via4   | via5   | via6   | via7   | via8   | via9    | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid                  | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Size                  | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum space         | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
----------------------------------------------------------------------------------------------------------------------------


info UI33: performed DRC verification for 0 sec (CPU time: 0 sec; MEM: RSS - 348M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 348M)

RRT info: Number of remaining shorts: 0
RRT info: Number of remaining DRCs  : 0

Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '16' clock nets to 'false'
info UI34: no objects were found for '*'
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 348M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 348M)
Report 'report_path_group': Path Group
Generated on Wed Jan 4 08:15:04 2023
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (pico)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 348M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 348M)
Report 'report_path_group': Path Group
Generated on Wed Jan 4 08:15:04 2023
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (pico)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 348M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 348M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 348M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 348M)
-------------------------------------------------------------------------
|        MCMM variability report for design 'RadixBooth' (pico)         |
|-----------------------+--------+-----+---------+------+-----+---------|
|                       | WNS    | TNS | #Endpts | WHS  | THS | #Endpts | 
|-----------------------+--------+-----+---------+------+-----+---------|
| new_mode (corner_0_0) | 1047.0 | 0.0 | 0       | 31.0 | 0.0 | 0       | 
-------------------------------------------------------------------------


"-ne-" : Not Enabled
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


--------------------------

No late violations left!

--------------------------
---------------------------

No early violations left!

---------------------------
RRT info: Stage 'iopt' completed successfully
RRT info: User event handler 'after iopt' completed successfully
RRT info: Start stage 'dvia'
RRT info: User event handler 'before dvia' completed successfully
RRT warning: Configured value 'dfm' for option 'dvia_mode' overrides previous 'timing'
error CONFIG3: Parameter with name 'dvia_clean_drc' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'dvia_pre_check' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'dvia_min_cost' was not found in config 'route_timing'.
RRT debug: Executing 'replace_vias -pre_check true'
DFM via replacement progress:
Processing via1: 10% 30% 50% 60% 80% 100% 
Processing via2: 20% 40% 60% 80% 100% 
Processing via3: 10% 30% 50% 60% 80% 100% 
Processing via4: 30% 60% 100% 
Processing via5: 30% 60% 100% 
Processing via6: 30% 60% 100% 
Processing via7: 50% 100% 

Incremental timing update of 25 nets

Report 'report_dfm_rvi': DFM via replacement report
Generated on Wed Jan 4 08:15:05 2023
  
--------------------------------------------------------------------------------------------
|                                DFM via replacement report                                |
|-------------------+-------+------+------+------+------+------+------+------+------+------|
|                   | Total | via1 | via2 | via3 | via4 | via5 | via6 | via7 | via8 | via9 | 
|-------------------+-------+------+------+------+------+------+------+------+------+------|
| Checked vias      | 18380 | 6579 | 8676 | 1781 | 775  | 263  | 179  | 127  | 0    | 0    | 
|-------------------+-------+------+------+------+------+------+------+------+------+------|
| Replaced vias     | 34    | 15   | 16   | 2    | 1    | 0    | 0    | 0    | 0    | 0    | 
|-------------------+-------+------+------+------+------+------+------+------+------+------|
| Replaced vias (%) | 0.18  | 0.23 | 0.18 | 0.11 | 0.13 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 
--------------------------------------------------------------------------------------------


-------------------------------------------------------------------------------------------------------------
|                                       Via statistics in the design                                        |
|----------------------------+--------+-------+-------+-------+-------+-------+-------+-------+------+------|
|                            | TOTAL  | via1  | via2  | via3  | via4  | via5  | via6  | via7  | via8 | via9 | 
|----------------------------+--------+-------+-------+-------+-------+-------+-------+-------+------+------|
| Number of vias  (thousand) | 18.42  | 6.58  | 8.70  | 1.78  | 0.78  | 0.27  | 0.18  | 0.13  | 0.00 | 0.00 | 
|----------------------------+--------+-------+-------+-------+-------+-------+-------+-------+------+------|
| Vias (%)                   | 100.00 | 35.72 | 47.25 | 9.67  | 4.23  | 1.45  | 0.97  | 0.70  | 0.00 | 0.00 | 
|----------------------------+--------+-------+-------+-------+-------+-------+-------+-------+------+------|
| Single vias (%)            | 15.85  | 17.74 | 15.57 | 8.59  | 15.79 | 40.45 | 1.12  | 8.53  | 0    | 0    | 
|----------------------------+--------+-------+-------+-------+-------+-------+-------+-------+------+------|
| Double vias (%)            | 84.15  | 82.26 | 84.43 | 91.41 | 84.21 | 59.55 | 98.88 | 91.47 | 0    | 0    | 
|----------------------------+--------+-------+-------+-------+-------+-------+-------+-------+------+------|
| Multi vias (%)             | 0.00   | 0.00  | 0.00  | 0.00  | 0.00  | 0.00  | 0.00  | 0.00  | 0    | 0    | 
-------------------------------------------------------------------------------------------------------------


info UI33: performed Via replacement for 1 sec (CPU time: 0 sec; MEM: RSS - 347M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 348M)
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '16' clock nets to 'false'
error CONFIG3: Parameter with name 'drc_accept' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_pa' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_fix_sadp' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_effort' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_run_limit' was not found in config 'route_timing'.
RRT warning: User-specified value 'number_improved' for option 'drc_accept' overrides previous ''
RRT debug: Executing 'route_final -accept number_improved'
info UI30: performing final routing on partition RadixBooth (started at Wed Jan 4 08:15:06 2023)
Start Final Routing in full DRC mode on 1 cpus
  with 'number' acceptance 

Routing Cell Library initialization ...
 core  lib cells:   35 with    110 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


-----------------------------------
|         Nets statistics         |
|-------------------+------+------|
|                   | Nets | Pins | 
|-------------------+------+------|
| Total (partition) | 1958 | 6625 | 
|-------------------+------+------|
| To be routed :    | 1956 | 6625 | 
|-------------------+------+------|
|   - signal        | 1955 | 6619 | 
|-------------------+------+------|
|   - tieoff        | 1    | 6    | 
|-------------------+------+------|
| To be skipped :   | 2    | 0    | 
|-------------------+------+------|
|   - less 2 pins   | 2    | 0    | 
-----------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 1955 | 
|-----------------------+------|
| Priority :            |      | 
|-----------------------+------|
|   - user              | 16   | 
--------------------------------


Check opens ...
Total opens=0 (nets=0)

Check routing ...
---------
| Value | 
---------


Initialization finished
Cpu time: 00:00:01, Elapsed time: 00:00:00, Memory: 1.7G


Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G


Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G

Routing windows accepted: 0 rejected: 0
Finish Final Routing ...
info UI33: performed final routing for 0 sec (CPU time: 0 sec; MEM: RSS - 347M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 348M)
info DRC201: Only violations caused by detail_route shapes are being checked.
DRC verification progress:
Processing metal1: 30% 60% 100% 
Processing metal2: 30% 60% 100% 
Processing metal3: 30% 60% 100% 
Processing metal4: 50% 100% 
Processing metal5: 50% 100% 
Processing metal6: 50% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 

Report 'tdro_drc': Report Drc
Generated on Wed Jan 4 08:15:06 2023
  
----------------------------------------------------------------------------------------------------------------------------
|                                                 DRC verification report                                                  |
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                       | TOTAL | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid                  | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Width                 | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum samenet space | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat samenet space     | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum diffnet space | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat diffnet space     | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Diffnet short         | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Prohibited routing    | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                       | TOTAL | CO     | via1   | via2   | via3   | via4   | via5   | via6   | via7   | via8   | via9    | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid                  | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Size                  | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum space         | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
----------------------------------------------------------------------------------------------------------------------------


info UI33: performed DRC verification for 0 sec (CPU time: 0 sec; MEM: RSS - 347M, CVMEM - 1691M, PVMEM - 1843M, PRSS - 348M)

RRT info: Number of remaining shorts: 0
RRT info: Number of remaining DRCs  : 0

Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '16' clock nets to 'false'
info UI34: no objects were found for '*'
RRT info: Stage 'dvia' completed successfully
RRT info: User event handler 'after dvia' completed successfully
RRT info: Start stage 'dp'
RRT info: User event handler 'before dp' completed successfully
RRT info: Stage 'dp' skipped
RRT info: Start stage 'finish'
RRT info: User event handler 'before finish' completed successfully
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR       | SI    | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | true  | setup_hold | delay | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
------------------------------------------------------------------------------------------------------------------------------------------------------------------------


RRT info: Power effort is low. Enabling corner corner_0_0 for leakage and dynamic power.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR       | SI    | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | true  | setup_hold | delay | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
------------------------------------------------------------------------------------------------------------------------------------------------------------------------


RRT info: Stage 'finish' completed successfully
RRT info: User event handler 'after finish' completed successfully
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '16' clock nets to 'false'
info UI34: no objects were found for '*'
Nitro-SoC> # config_shell -ignore_errors false
Nitro-SoC> # config_default_value -command route_global -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_track -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_final -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_si_repair -argument check -value  
Nitro-SoC> # config_route_final -opt_strict_drc false
Nitro-SoC> # fk_msg -set_prompt RCT
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name flow_msg_prompt -value RCT -descr Flow prefix - will appear in all messages printed by flow_msg -quiet
Nitro-SoC> # config_shell -level normal
Nitro-SoC> # fk_msg -set_verbosity_filter info
Nitro-SoC> # new_config_flow -name verbose_level
Nitro-SoC> # new_config_flow -name verbose_level -value info -quiet
Nitro-SoC> # config_shell -echo true
Nitro-SoC> # config_shell -ignore_errors false
Nitro-SoC> # config_default_value -command route_global -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_track -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_final -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_si_repair -argument check -value  
Nitro-SoC> # config_route_final -opt_strict_drc false
Nitro-SoC> # fk_msg -set_prompt NRF
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name flow_msg_prompt -value NRF -descr Flow prefix - will appear in all messages printed by flow_msg -quiet
Nitro-SoC> # config_shell -level normal
Nitro-SoC> # fk_msg -set_verbosity_filter info
Nitro-SoC> # new_config_flow -name verbose_level
Nitro-SoC> # new_config_flow -name verbose_level -value info -quiet
Nitro-SoC> # config_shell -echo true
Nitro-SoC> # config_shell -ignore_errors false
Nitro-SoC> # config_application -cpus 1
Nitro-SoC> # config_timing -cpus 2
warning The design is already timed. New CPU settings will be effective from next non-incremental timing analysis
Nitro-SoC> # config_default_value -command route_global -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_global -argument messages -value normal
Nitro-SoC> # config_default_value -command route_track -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_track -argument messages -value normal
Nitro-SoC> # config_default_value -command route_final -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_final -argument messages -value normal
Nitro-SoC> # config_default_value -command route_si_repair -argument check -value  
Nitro-SoC> # config_default_value -command route_si_repair -argument messages -value normal
Nitro-SoC> # config_route_final -opt_strict_drc false
Nitro-SoC> # write_db -data design -file dbs/route.db
Nitro-SoC> # save_db -directory dbs/route.db -overwrite true -data design -cpus 4 -description 
warning UI4: Only 1 cores are available; the -cpus argument was set to 4.
info UI36: Writing folded database file '/home/vlsi/Desktop/Radix4/Lab3_2022/work/dbs/route.db'.
info Writing design...
info Writing timer configuration...
info Writing SI configuration...
info Writing Parasitic Models and Extractor configuration...
info Writing Scan data
info Writing Trailing data
info Writing partitions...
info UI33: performed database save for 0 sec (CPU time: 0 sec; MEM: RSS - 347M, CVMEM - 1691M, PVMEM - 1843M)
Nitro-SoC> # config_shell -echo false
NRF info: Reports started Wed Jan 04 08:15:06 EET 2023
Report 'application': Application Report
Generated on Wed Jan 4 08:15:06 2023
  
-------------------------------------------------------------------------------------------
|                      Application CPU time and memory usage status                       |
|-----------------------------------------------------------------------------------------|
| Total memory (MBytes)    | 1691                                                         | 
| Heap memory (MBytes)     | 1184                                                         | 
| Resident memory (MBytes) | 347                                                          | 
| CPU time (minutes)       | 3.38                                                         | 
| Elapsed time (minutes)   | 9.27                                                         | 
| Load Averages            | 3.24 2.13 1.44                                               | 
| Build                    | 1.68700.2.290                                                | 
| Version                  | version 2019.1.R2 1.68700.2.290 Fri Nov 29 21:06:00 PST 2019 | 
| Calibre Version          | Calibre library v2019.2_14.13                                | 
| Computer Name            | 192.168.44.143                                               | 
| Cores                    | 1                                                            | 
| Frequency (GHz)          | 2.4                                                          | 
| Execution mode           | 64                                                           | 
| Process id               | 11843                                                        | 
| Interaction mode         | window                                                       | 
| Log file                 | LOGs/nitro.log                                               | 
| Journal file             | LOGs/nitro.jou                                               | 
| Working directory        | /home/vlsi/Desktop/Radix4/Lab3_2022/work/.nitro_tmp_192.168. | 
|                          44.143_11843                                                 | 
-------------------------------------------------------------------------------------------


-----------------------------------------------------------------------------------------
| Name                                                        | Value      | Default    | 
|-------------------------------------------------------------+------------+------------|
| cpus                                                        | 2          | 4          | 
| create_io_path_groups                                       | true       | false      | 
| create_clock_check_path_group                               | false      | false      | 
| derate_annotated_delays                                     | true       | true       | 
| disable_auto_clock_gating_checks                            | false      | false      | 
| disable_case_analysis                                       | false      | false      | 
| disable_clock_gating_checks                                 | false      | false      | 
| disable_recovery_removal_checks                             | false      | false      | 
| disable_seq_case_analysis                                   | true       | true       | 
| enable_clock_gating_propagate                               | true       | true       | 
| early_launch_at_borrowing_latches                           | false      | true       | 
| enable_default_for_cond_arcs                                | true       | true       | 
| enable_default_input_delays                                 | false      | true       | 
| enable_non_unate_clock_paths                                | true       | true       | 
| enable_path_segmentation                                    | true       | true       | 
| enable_port_clock_leaves                                    | false      | false      | 
| enable_preset_clear_arcs                                    | false      | false      | 
| enable_setup_independent_hold_checks                        | true       | true       | 
| estimated_delays                                            | false      | false      | 
| ignore_driving_cell_for_annotated_delays                    | true       | true       | 
| sdf_includes_si_delays                                      | false      | false      | 
| report_unconstrained_path                                   | false      | false      | 
| use_si_slew_for_max_transition                              | false      | false      | 
| zero_rc_delays                                              | false      | false      | 
| ignore_driving_cell_for_clock_ports                         | false      | false      | 
| use_annotated_cts_offsets                                   | false      | false      | 
| enable_skew_estimation                                      | false      | false      | 
| valid_skew_estimation                                       | false      | false      | 
| enable_ideal_clock_data_tags                                | true       | true       | 
| enable_clock_propagation_through_three_state_enable_pins    | false      | false      | 
| disable_sequential_generation_of_waveform_preserving_clocks | false      | false      | 
| capacitance_violation_threshold                             | 0          | -2         | 
| derate_output_delay                                         | false      | false      | 
| additive_regular_ocv_for_advanced_ocv                       | false      | false      | 
| clock_source_use_driver_arc                                 | true       | true       | 
| use_pin_specific_clock_latency_and_propagation              | false      | true       | 
| sdf_is_derated                                              | false      | false      | 
| use_worst_constraint_from_all_slew_permutations             | true       | true       | 
| use_worst_of_early_and_late_libs_constraint                 | true       | true       | 
| clock_enable_separate_rise_fall_pin_capacitance             | false      | false      | 
| data_enable_separate_rise_fall_pin_capacitance              | false      | false      | 
| timing_slew_propagation_mode                                | worst_slew | worst_slew | 
| gclock_source_network_num_master_registers                  | 1000000    | 1000000    | 
| alpine_timing_mode                                          | -1         | -1         | 
| parametric_ocv                                              | false      | false      | 
| parametric_ocv_corner_sigma                                 | 3          | 3          | 
| enforce_explicit_library_association_to_corners             | false      | false      | 
| enable_slew_variation                                       | true       | true       | 
| low_geometry                                                | false      | false      | 
| precise_waveform_analysis                                   | false      | false      | 
-----------------------------------------------------------------------------------------


NRF info: Writing Timing Summary Reports Wed Jan 04 08:15:07 EET 2023
NRF info: Writing Detailed Setup Timing Path Reports Wed Jan 04 08:15:07 EET 2023
NRF info: Writing Detailed Hold Timing Path Reports Wed Jan 04 08:15:07 EET 2023
NRF info: Writing Timing Drc Reports Wed Jan 04 08:15:07 EET 2023
NRF info: Writing Physical Reports Wed Jan 04 08:15:07 EET 2023
NRF info: Writing Power Reports Wed Jan 04 08:15:07 EET 2023
NRF info: Reports completed Wed Jan 04 08:15:07 EET 2023
info UI33: performed source of flow_scripts/3_route.tcl for 2 min 58 sec (CPU time: 2 min 48 sec; MEM: RSS - 347M, CVMEM - 1691M, PVMEM - 1843M)
