/****************************************************************************
 *     Copyright (c) 1999-2014, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Wed Feb 11 10:13:56 2015
 *                 Full Compile MD5 Checksum  f7f4bd55341805fcfe958ba5e47e65f4
 *                     (minus title and desc)
 *                 MD5 Checksum               95b679a9655597a92593cae55222c397
 *
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     15653
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *
 *
 ***************************************************************************/

#ifndef BCHP_AIF_WB_CAB_CORE_H__
#define BCHP_AIF_WB_CAB_CORE_H__

/***************************************************************************
 *AIF_WB_CAB_CORE - AIF WB CAB Core In 0 Register Set
 ***************************************************************************/
#define BCHP_AIF_WB_CAB_CORE_RSTCTL              0x012d0000 /* [RW] RSTCTL */
#define BCHP_AIF_WB_CAB_CORE_HDOFFCTL0           0x012d0004 /* [RW] HDOFFCTL0 */
#define BCHP_AIF_WB_CAB_CORE_HDOFFCTL1           0x012d0008 /* [RW] HDOFFCTL1 */
#define BCHP_AIF_WB_CAB_CORE_HDOFFSTS            0x012d000c /* [RO] HDOFFSTS */
#define BCHP_AIF_WB_CAB_CORE_DGSCTL_PI_SLC0      0x012d0010 /* [RW] DGSCTL_PI_SLC0 */
#define BCHP_AIF_WB_CAB_CORE_DGSCTL_PO_SLC0      0x012d0014 /* [RW] DGSCTL_PO_SLC0 */
#define BCHP_AIF_WB_CAB_CORE_DGSCTL2             0x012d0018 /* [RW] DGSCTL2 */
#define BCHP_AIF_WB_CAB_CORE_DGSCLP_PI_SLC0      0x012d001c /* [RW] DGSCLP_PI_SLC0 */
#define BCHP_AIF_WB_CAB_CORE_DGSCLP_PO_SLC0      0x012d0020 /* [RW] DGSCLP_PO_SLC0 */
#define BCHP_AIF_WB_CAB_CORE_DGSHIST_PI_SLC0     0x012d0024 /* [RW] DGSHIST_PI_SLC0 */
#define BCHP_AIF_WB_CAB_CORE_DGSHIST_PO_SLC0     0x012d0028 /* [RW] DGSHIST_PO_SLC0 */
#define BCHP_AIF_WB_CAB_CORE_DGSCLPCNT_PI_SLC0   0x012d002c /* [RW] Clip counter */
#define BCHP_AIF_WB_CAB_CORE_DGSCLPCNT_PO_SLC0   0x012d0030 /* [RW] Clip counter */
#define BCHP_AIF_WB_CAB_CORE_DGSACCUM_PI_SLC0    0x012d0034 /* [RO] Accumulator */
#define BCHP_AIF_WB_CAB_CORE_DGSACCUM_PO_SLC0    0x012d0038 /* [RO] Accumulator */
#define BCHP_AIF_WB_CAB_CORE_DGSLUT011_PI_SLC0   0x012d003c /* [RW] DGSLUT011_PI_SLC0 */
#define BCHP_AIF_WB_CAB_CORE_DGSLUT010_PI_SLC0   0x012d0040 /* [RW] DGSLUT010_PI_SLC0 */
#define BCHP_AIF_WB_CAB_CORE_DGSLUT001_PI_SLC0   0x012d0044 /* [RW] DGSLUT001_PI_SLC0 */
#define BCHP_AIF_WB_CAB_CORE_DGSLUT000_PI_SLC0   0x012d0048 /* [RW] DGSLUT000_PI_SLC0 */
#define BCHP_AIF_WB_CAB_CORE_DGSLUT111_PI_SLC0   0x012d004c /* [RW] DGSLUT111_PI_SLC0 */
#define BCHP_AIF_WB_CAB_CORE_DGSLUT110_PI_SLC0   0x012d0050 /* [RW] DGSLUT110_PI_SLC0 */
#define BCHP_AIF_WB_CAB_CORE_DGSLUT101_PI_SLC0   0x012d0054 /* [RW] DGSLUT101_PI_SLC0 */
#define BCHP_AIF_WB_CAB_CORE_DGSLUT100_PI_SLC0   0x012d0058 /* [RW] DGSLUT100_PI_SLC0 */
#define BCHP_AIF_WB_CAB_CORE_DGSLUT011_PO_SLC0   0x012d005c /* [RW] DGSLUT011_PO_SLC0 */
#define BCHP_AIF_WB_CAB_CORE_DGSLUT010_PO_SLC0   0x012d0060 /* [RW] DGSLUT010_PO_SLC0 */
#define BCHP_AIF_WB_CAB_CORE_DGSLUT001_PO_SLC0   0x012d0064 /* [RW] DGSLUT001_PO_SLC0 */
#define BCHP_AIF_WB_CAB_CORE_DGSLUT000_PO_SLC0   0x012d0068 /* [RW] DGSLUT000_PO_SLC0 */
#define BCHP_AIF_WB_CAB_CORE_DGSLUT111_PO_SLC0   0x012d006c /* [RW] DGSLUT111_PO_SLC0 */
#define BCHP_AIF_WB_CAB_CORE_DGSLUT110_PO_SLC0   0x012d0070 /* [RW] DGSLUT110_PO_SLC0 */
#define BCHP_AIF_WB_CAB_CORE_DGSLUT101_PO_SLC0   0x012d0074 /* [RW] DGSLUT101_PO_SLC0 */
#define BCHP_AIF_WB_CAB_CORE_DGSLUT100_PO_SLC0   0x012d0078 /* [RW] DGSLUT100_PO_SLC0 */
#define BCHP_AIF_WB_CAB_CORE_DGSLMS_SLC0         0x012d007c /* [RW] DGSLMS_SLC0 */
#define BCHP_AIF_WB_CAB_CORE_DGSBGLMS_SLC0       0x012d0080 /* [RW] DGSBGLMS_SLC0 */
#define BCHP_AIF_WB_CAB_CORE_DGSLMSMU_SLC0       0x012d0084 /* [RW] DGSLMSMU_SLC0 */
#define BCHP_AIF_WB_CAB_CORE_DGSCOEFD_SLC0       0x012d0088 /* [RW] Digisum2 mdac compensation equalizer coefficient data */
#define BCHP_AIF_WB_CAB_CORE_DGSCOEFA_SLC0       0x012d008c /* [RW] Digisum2 mdac compensation equalizer coefficient address */
#define BCHP_AIF_WB_CAB_CORE_DGSCOEFEN_SLC0      0x012d0090 /* [RW] DGSCOEFEN_SLC0 */
#define BCHP_AIF_WB_CAB_CORE_MDACSA_SLC0         0x012d0094 /* [RW] MDACSA_SLC0 */
#define BCHP_AIF_WB_CAB_CORE_MDACSADU_SLC0       0x012d0098 /* [RW] MDAC Signature Analyzer Duration */
#define BCHP_AIF_WB_CAB_CORE_MDACSAOUT_SLC0      0x012d009c /* [RO] MDAC Signature Analyzer Output */
#define BCHP_AIF_WB_CAB_CORE_MDACSASTS           0x012d00a0 /* [RW] MDAC Signature Analyzer Done Status Slice 0 */
#define BCHP_AIF_WB_CAB_CORE_CORRINSEL           0x012d00c4 /* [RW] Correlator Input select */
#define BCHP_AIF_WB_CAB_CORE_CORRCTL             0x012d00c8 /* [RW] CORRCTL */
#define BCHP_AIF_WB_CAB_CORE_CORRFCW             0x012d00cc /* [RW] Correlator DDFS FCW */
#define BCHP_AIF_WB_CAB_CORE_CORRTHR             0x012d00d0 /* [RW] Correlator DDFS THR */
#define BCHP_AIF_WB_CAB_CORE_CORRFCWEN           0x012d00d4 /* [RW] Correlator FCW and THR load enable. Toggle this bit when finish writing both fcw and thr to take effect. */
#define BCHP_AIF_WB_CAB_CORE_CORRLEN0            0x012d00d8 /* [RW] Correlator Accumulation Duration Bits [31:0] */
#define BCHP_AIF_WB_CAB_CORE_CORRLEN1            0x012d00dc /* [RW] Correlator Accumulation Duration Bits [35:32] */
#define BCHP_AIF_WB_CAB_CORE_CORRI0_DMX0_PI_SLC0 0x012d00e0 /* [RO] Correlator Demux Path 0, Ping Lane, Slice 0 I output bits [31:0] */
#define BCHP_AIF_WB_CAB_CORE_CORRI1_DMX0_PI_SLC0 0x012d00e4 /* [RO] Correlator Demux Path 0, Ping Lane, Slice 0 I output bits [62:32] */
#define BCHP_AIF_WB_CAB_CORE_CORRI0_DMX0_PO_SLC0 0x012d00e8 /* [RO] Correlator Demux Path 0, Pong Lane, Slice 0 I output bits [31:0] */
#define BCHP_AIF_WB_CAB_CORE_CORRI1_DMX0_PO_SLC0 0x012d00ec /* [RO] Correlator Demux Path 0, Pong Lane, Slice 0 I output bits [62:32] */
#define BCHP_AIF_WB_CAB_CORE_CORRI0_DMX1_PI_SLC0 0x012d00f0 /* [RO] Correlator Demux Path 1, Ping Lane, Slice 0 I output bits [31:0] */
#define BCHP_AIF_WB_CAB_CORE_CORRI1_DMX1_PI_SLC0 0x012d00f4 /* [RO] Correlator Demux Path 1, Ping Lane, Slice 0 I output bits [62:32] */
#define BCHP_AIF_WB_CAB_CORE_CORRI0_DMX1_PO_SLC0 0x012d00f8 /* [RO] Correlator Demux Path 1, Pong Lane, Slice 0 I output bits [31:0] */
#define BCHP_AIF_WB_CAB_CORE_CORRI1_DMX1_PO_SLC0 0x012d00fc /* [RO] Correlator Demux Path 1, Pong Lane, Slice 0 I output bits [62:32] */
#define BCHP_AIF_WB_CAB_CORE_CORRI0_DMX2_PI_SLC0 0x012d0100 /* [RO] Correlator Demux Path 2, Ping Lane, Slice 0 I output bits [31:0] */
#define BCHP_AIF_WB_CAB_CORE_CORRI1_DMX2_PI_SLC0 0x012d0104 /* [RO] Correlator Demux Path 2, Ping Lane, Slice 0 I output bits [62:32] */
#define BCHP_AIF_WB_CAB_CORE_CORRI0_DMX2_PO_SLC0 0x012d0108 /* [RO] Correlator Demux Path 2, Pong Lane, Slice 0 I output bits [31:0] */
#define BCHP_AIF_WB_CAB_CORE_CORRI1_DMX2_PO_SLC0 0x012d010c /* [RO] Correlator Demux Path 2, Pong Lane, Slice 0 I output bits [62:32] */
#define BCHP_AIF_WB_CAB_CORE_CORRI0_DMX3_PI_SLC0 0x012d0110 /* [RO] Correlator Demux Path 3, Ping Lane, Slice 0 I output bits [31:0] */
#define BCHP_AIF_WB_CAB_CORE_CORRI1_DMX3_PI_SLC0 0x012d0114 /* [RO] Correlator Demux Path 3, Ping Lane, Slice 0 I output bits [62:32] */
#define BCHP_AIF_WB_CAB_CORE_CORRI0_DMX3_PO_SLC0 0x012d0118 /* [RO] Correlator Demux Path 3, Pong Lane, Slice 0 I output bits [31:0] */
#define BCHP_AIF_WB_CAB_CORE_CORRI1_DMX3_PO_SLC0 0x012d011c /* [RO] Correlator Demux Path 3, Pong Lane, Slice 0 I output bits [62:32] */
#define BCHP_AIF_WB_CAB_CORE_CORRQ0_DMX0_PI_SLC0 0x012d0120 /* [RO] Correlator Demux Path 0, Ping Lane, Slice 0 Q output bits [31:0] */
#define BCHP_AIF_WB_CAB_CORE_CORRQ1_DMX0_PI_SLC0 0x012d0124 /* [RO] Correlator Demux Path 0, Ping Lane, Slice 0 Q output bits [62:32] */
#define BCHP_AIF_WB_CAB_CORE_CORRQ0_DMX0_PO_SLC0 0x012d0128 /* [RO] Correlator Demux Path 0, Pong Lane, Slice 0 Q output bits [31:0] */
#define BCHP_AIF_WB_CAB_CORE_CORRQ1_DMX0_PO_SLC0 0x012d012c /* [RO] Correlator Demux Path 0, Pong Lane, Slice 0 Q output bits [62:32] */
#define BCHP_AIF_WB_CAB_CORE_CORRQ0_DMX1_PI_SLC0 0x012d0130 /* [RO] Correlator Demux Path 1, Ping Lane, Slice 0 Q output bits [31:0] */
#define BCHP_AIF_WB_CAB_CORE_CORRQ1_DMX1_PI_SLC0 0x012d0134 /* [RO] Correlator Demux Path 1, Ping Lane, Slice 0 Q output bits [62:32] */
#define BCHP_AIF_WB_CAB_CORE_CORRQ0_DMX1_PO_SLC0 0x012d0138 /* [RO] Correlator Demux Path 1, Pong Lane, Slice 0 Q output bits [31:0] */
#define BCHP_AIF_WB_CAB_CORE_CORRQ1_DMX1_PO_SLC0 0x012d013c /* [RO] Correlator Demux Path 1, Pong Lane, Slice 0 Q output bits [62:32] */
#define BCHP_AIF_WB_CAB_CORE_CORRQ0_DMX2_PI_SLC0 0x012d0140 /* [RO] Correlator Demux Path 2, Ping Lane, Slice 0 Q output bits [31:0] */
#define BCHP_AIF_WB_CAB_CORE_CORRQ1_DMX2_PI_SLC0 0x012d0144 /* [RO] Correlator Demux Path 2, Ping Lane, Slice 0 Q output bits [62:32] */
#define BCHP_AIF_WB_CAB_CORE_CORRQ0_DMX2_PO_SLC0 0x012d0148 /* [RO] Correlator Demux Path 2, Pong Lane, Slice 0 Q output bits [31:0] */
#define BCHP_AIF_WB_CAB_CORE_CORRQ1_DMX2_PO_SLC0 0x012d014c /* [RO] Correlator Demux Path 2, Pong Lane, Slice 0 Q output bits [62:32] */
#define BCHP_AIF_WB_CAB_CORE_CORRQ0_DMX3_PI_SLC0 0x012d0150 /* [RO] Correlator Demux Path 3, Ping Lane, Slice 0 Q output bits [31:0] */
#define BCHP_AIF_WB_CAB_CORE_CORRQ1_DMX3_PI_SLC0 0x012d0154 /* [RO] Correlator Demux Path 3, Ping Lane, Slice 0 Q output bits [62:32] */
#define BCHP_AIF_WB_CAB_CORE_CORRQ0_DMX3_PO_SLC0 0x012d0158 /* [RO] Correlator Demux Path 3, Pong Lane, Slice 0 Q output bits [31:0] */
#define BCHP_AIF_WB_CAB_CORE_CORRQ1_DMX3_PO_SLC0 0x012d015c /* [RO] Correlator Demux Path 3, Pong Lane, Slice 0 Q output bits [62:32] */
#define BCHP_AIF_WB_CAB_CORE_CORRP0_DMX0_PI_SLC0 0x012d0160 /* [RO] Correlator Demux Path 0, Ping Lane, Slice 0 P output bits [31:0] */
#define BCHP_AIF_WB_CAB_CORE_CORRP1_DMX0_PI_SLC0 0x012d0164 /* [RO] Correlator Demux Path 0, Ping Lane, Slice 0 P output bits [62:32] */
#define BCHP_AIF_WB_CAB_CORE_CORRP0_DMX0_PO_SLC0 0x012d0168 /* [RO] Correlator Demux Path 0, Pong Lane, Slice 0 P output bits [31:0] */
#define BCHP_AIF_WB_CAB_CORE_CORRP1_DMX0_PO_SLC0 0x012d016c /* [RO] Correlator Demux Path 0, Pong Lane, Slice 0 P output bits [62:32] */
#define BCHP_AIF_WB_CAB_CORE_CORRP0_DMX1_PI_SLC0 0x012d0170 /* [RO] Correlator Demux Path 1, Ping Lane, Slice 0 P output bits [31:0] */
#define BCHP_AIF_WB_CAB_CORE_CORRP1_DMX1_PI_SLC0 0x012d0174 /* [RO] Correlator Demux Path 1, Ping Lane, Slice 0 P output bits [62:32] */
#define BCHP_AIF_WB_CAB_CORE_CORRP0_DMX1_PO_SLC0 0x012d0178 /* [RO] Correlator Demux Path 1, Pong Lane, Slice 0 P output bits [31:0] */
#define BCHP_AIF_WB_CAB_CORE_CORRP1_DMX1_PO_SLC0 0x012d017c /* [RO] Correlator Demux Path 1, Pong Lane, Slice 0 P output bits [62:32] */
#define BCHP_AIF_WB_CAB_CORE_CORRP0_DMX2_PI_SLC0 0x012d0180 /* [RO] Correlator Demux Path 2, Ping Lane, Slice 0 P output bits [31:0] */
#define BCHP_AIF_WB_CAB_CORE_CORRP1_DMX2_PI_SLC0 0x012d0184 /* [RO] Correlator Demux Path 2, Ping Lane, Slice 0 P output bits [62:32] */
#define BCHP_AIF_WB_CAB_CORE_CORRP0_DMX2_PO_SLC0 0x012d0188 /* [RO] Correlator Demux Path 2, Pong Lane, Slice 0 P output bits [31:0] */
#define BCHP_AIF_WB_CAB_CORE_CORRP1_DMX2_PO_SLC0 0x012d018c /* [RO] Correlator Demux Path 2, Pong Lane, Slice 0 P output bits [62:32] */
#define BCHP_AIF_WB_CAB_CORE_CORRP0_DMX3_PI_SLC0 0x012d0190 /* [RO] Correlator Demux Path 3, Ping Lane, Slice 0 P output bits [31:0] */
#define BCHP_AIF_WB_CAB_CORE_CORRP1_DMX3_PI_SLC0 0x012d0194 /* [RO] Correlator Demux Path 3, Ping Lane, Slice 0 P output bits [62:32] */
#define BCHP_AIF_WB_CAB_CORE_CORRP0_DMX3_PO_SLC0 0x012d0198 /* [RO] Correlator Demux Path 3, Pong Lane, Slice 0 P output bits [31:0] */
#define BCHP_AIF_WB_CAB_CORE_CORRP1_DMX3_PO_SLC0 0x012d019c /* [RO] Correlator Demux Path 3, Pong Lane, Slice 0 P output bits [62:32] */
#define BCHP_AIF_WB_CAB_CORE_TIMERCTL0           0x012d01a0 /* [RW] TIMERCTL0 */
#define BCHP_AIF_WB_CAB_CORE_TIMERCTL1           0x012d01a4 /* [RW] TIMERCTL1 */
#define BCHP_AIF_WB_CAB_CORE_DGSEPCTL_SLC0       0x012d01a8 /* [RW] MDAC EQ Error Power Control Slice 0 */
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_DMX0_PI_SLC0_INT_WDATA 0x012d01ac /* [RW] Leaky averager integrator write data (tc1.31) for slice 0 */
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_DMX0_PO_SLC0_INT_WDATA 0x012d01b0 /* [RW] Leaky averager integrator write data (tc1.31) for slice 0 */
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_DMX1_PI_SLC0_INT_WDATA 0x012d01b4 /* [RW] Leaky averager integrator write data (tc1.31) for slice 0 */
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_DMX1_PO_SLC0_INT_WDATA 0x012d01b8 /* [RW] Leaky averager integrator write data (tc1.31) for slice 0 */
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_DMX2_PI_SLC0_INT_WDATA 0x012d01bc /* [RW] Leaky averager integrator write data (tc1.31) for slice 0 */
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_DMX2_PO_SLC0_INT_WDATA 0x012d01c0 /* [RW] Leaky averager integrator write data (tc1.31) for slice 0 */
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_DMX3_PI_SLC0_INT_WDATA 0x012d01c4 /* [RW] Leaky averager integrator write data (tc1.31) for slice 0 */
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_DMX3_PO_SLC0_INT_WDATA 0x012d01c8 /* [RW] Leaky averager integrator write data (tc1.31) for slice 0 */
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_S1_DMX0_PI_SLC0_ERRP 0x012d01cc /* [RO] Mdac eq err power estimate demux path 0, ping lane stage 1. for slice 0 */
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_S2_DMX0_PI_SLC0_ERRP 0x012d01d0 /* [RO] Mdac eq err power estimate demux path 0, ping lane stage 2. for slice 0 */
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_S3_DMX0_PI_SLC0_ERRP 0x012d01d4 /* [RO] Mdac eq err power estimate demux path 0, ping lane stage 3. for slice 0 */
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_S1_DMX0_PO_SLC0_ERRP 0x012d01d8 /* [RO] Mdac eq err power estimate demux path 0, pong lane stage 1. for slice 0 */
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_S2_DMX0_PO_SLC0_ERRP 0x012d01dc /* [RO] Mdac eq err power estimate demux path 0, pong lane stage 2. for slice 0 */
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_S3_DMX0_PO_SLC0_ERRP 0x012d01e0 /* [RO] Mdac eq err power estimate demux path 0, pong lane stage 3. for slice 0 */
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_S1_DMX1_PI_SLC0_ERRP 0x012d01e4 /* [RO] Mdac eq err power estimate demux path 1, ping lane stage 1. for slice 0 */
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_S2_DMX1_PI_SLC0_ERRP 0x012d01e8 /* [RO] Mdac eq err power estimate demux path 1, ping lane stage 2. for slice 0 */
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_S3_DMX1_PI_SLC0_ERRP 0x012d01ec /* [RO] Mdac eq err power estimate demux path 1, ping lane stage 3. for slice 0 */
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_S1_DMX1_PO_SLC0_ERRP 0x012d01f0 /* [RO] Mdac eq err power estimate demux path 1, pong lane stage 1. for slice 0 */
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_S2_DMX1_PO_SLC0_ERRP 0x012d01f4 /* [RO] Mdac eq err power estimate demux path 1, pong lane stage 2. for slice 0 */
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_S3_DMX1_PO_SLC0_ERRP 0x012d01f8 /* [RO] Mdac eq err power estimate demux path 1, pong lane stage 3. for slice 0 */
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_S1_DMX2_PI_SLC0_ERRP 0x012d01fc /* [RO] Mdac eq err power estimate demux path 2, ping lane stage 1. for slice 0 */
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_S2_DMX2_PI_SLC0_ERRP 0x012d0200 /* [RO] Mdac eq err power estimate demux path 2, ping lane stage 2. for slice 0 */
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_S3_DMX2_PI_SLC0_ERRP 0x012d0204 /* [RO] Mdac eq err power estimate demux path 2, ping lane stage 3. for slice 0 */
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_S1_DMX2_PO_SLC0_ERRP 0x012d0208 /* [RO] Mdac eq err power estimate demux path 2, pong lane stage 1. for slice 0 */
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_S2_DMX2_PO_SLC0_ERRP 0x012d020c /* [RO] Mdac eq err power estimate demux path 2, pong lane stage 2. for slice 0 */
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_S3_DMX2_PO_SLC0_ERRP 0x012d0210 /* [RO] Mdac eq err power estimate demux path 2, pong lane stage 3. for slice 0 */
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_S1_DMX3_PI_SLC0_ERRP 0x012d0214 /* [RO] Mdac eq err power estimate demux path 3, ping lane stage 1. for slice 0 */
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_S2_DMX3_PI_SLC0_ERRP 0x012d0218 /* [RO] Mdac eq err power estimate demux path 3, ping lane stage 2. for slice 0 */
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_S3_DMX3_PI_SLC0_ERRP 0x012d021c /* [RO] Mdac eq err power estimate demux path 3, ping lane stage 3. for slice 0 */
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_S1_DMX3_PO_SLC0_ERRP 0x012d0220 /* [RO] Mdac eq err power estimate demux path 3, pong lane stage 1. for slice 0 */
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_S2_DMX3_PO_SLC0_ERRP 0x012d0224 /* [RO] Mdac eq err power estimate demux path 3, pong lane stage 2. for slice 0 */
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_S3_DMX3_PO_SLC0_ERRP 0x012d0228 /* [RO] Mdac eq err power estimate demux path 3, pong lane stage 3. for slice 0 */
#define BCHP_AIF_WB_CAB_CORE_AGCCTL1             0x012d022c /* [RW] AGCCTL1 */
#define BCHP_AIF_WB_CAB_CORE_AGCCTL2             0x012d0230 /* [RW] AGCCTL2 */
#define BCHP_AIF_WB_CAB_CORE_AGCDECRATE          0x012d0234 /* [RW] Decimate rate */
#define BCHP_AIF_WB_CAB_CORE_AGCTHRA1            0x012d0238 /* [RW] AGCTHRA1 */
#define BCHP_AIF_WB_CAB_CORE_AGCTHRA2            0x012d023c /* [RW] AGCTHRA2 */
#define BCHP_AIF_WB_CAB_CORE_REG_AGC_LF_INT_WDATA 0x012d0240 /* [RW] Shift accumulator integrator write data (tc8.26) */
#define BCHP_AIF_WB_CAB_CORE_REG_AGC_LA_INT_WDATA 0x012d0244 /* [RW] Leaky averager integrator write data (tc1.31) */
#define BCHP_AIF_WB_CAB_CORE_REG_AGC_CTRL_LF_INT_WDATA 0x012d0248 /* [RW] Shift accumulator integrator write data (tc4.19) */
#define BCHP_AIF_WB_CAB_CORE_REG_AGC_CTRL_LA_INT_WDATA 0x012d024c /* [RW] Leaky averager integrator write data (tc1.20) */
#define BCHP_AIF_WB_CAB_CORE_REG_AGC_PKDT_CTL    0x012d0250 /* [RW] REG_AGC_PKDT_CTL */
#define BCHP_AIF_WB_CAB_CORE_REG_AGC_PKDT_LA     0x012d0254 /* [RW] REG_AGC_PKDT_LA */
#define BCHP_AIF_WB_CAB_CORE_REG_AGC_PKDT_LA_INT_WDATA 0x012d0258 /* [RW] Leaky averager integrator write data (tc6.18) */
#define BCHP_AIF_WB_CAB_CORE_REG_AGC_INT_MAXTHR  0x012d025c /* [RW] LF integrator max threshold (tc8.24) */
#define BCHP_AIF_WB_CAB_CORE_REG_AGC_INT_MINTHR  0x012d0260 /* [RW] LF integrator min threshold (tc8.24) */
#define BCHP_AIF_WB_CAB_CORE_REG_AGCCTL3         0x012d0264 /* [RW] REG_AGCCTL3 */
#define BCHP_AIF_WB_CAB_CORE_REG_AGC_DSM_CTL     0x012d0268 /* [RW] REG_AGC_DSM_CTL */
#define BCHP_AIF_WB_CAB_CORE_REG_AGC_DSM_STS     0x012d026c /* [RO] REG_AGC_DSM_STS */
#define BCHP_AIF_WB_CAB_CORE_PGACLKCTL           0x012d0270 /* [RW] PGACLKCTL */
#define BCHP_AIF_WB_CAB_CORE_PGALUTD             0x012d0274 /* [RW] PGA Look up table data */
#define BCHP_AIF_WB_CAB_CORE_PGALUTA             0x012d0278 /* [RW] PGALUTA */
#define BCHP_AIF_WB_CAB_CORE_NRNOTCHCTL          0x012d027c /* [RW] NR NOTCH Control */
#define BCHP_AIF_WB_CAB_CORE_NRAGCTHR            0x012d0280 /* [RW] NR AGC Threshold Control */
#define BCHP_AIF_WB_CAB_CORE_NRDCOCTL_PI_SLC0    0x012d0284 /* [RW] NR DCO Control Ping Lane Slice 0 */
#define BCHP_AIF_WB_CAB_CORE_REG_NR_DCO_INT_WDATA_PI_SLC0 0x012d0288 /* [RW] DCO integrator write data for Ping Lane of Slice 0 */
#define BCHP_AIF_WB_CAB_CORE_NRDCOCTL_PO_SLC0    0x012d028c /* [RW] NR DCO Control Pong Lane Slice 0 */
#define BCHP_AIF_WB_CAB_CORE_REG_NR_DCO_INT_WDATA_PO_SLC0 0x012d0290 /* [RW] DCO integrator write data for Ping Lane of Slice 0 */
#define BCHP_AIF_WB_CAB_CORE_NRNOTCHCTL_PI_SLC0  0x012d0294 /* [RW] NR NOTCH Control Ping Lane Slice 0 */
#define BCHP_AIF_WB_CAB_CORE_REG_NR_NOTCH_INT_WDATA_PI_SLC0 0x012d0298 /* [RW] DCO integrator write data for Ping Lane of Slice 0 */
#define BCHP_AIF_WB_CAB_CORE_NRNOTCHCTL_PO_SLC0  0x012d029c /* [RW] NR NOTCH Control Pong Lane Slice 0 */
#define BCHP_AIF_WB_CAB_CORE_REG_NR_NOTCH_INT_WDATA_PO_SLC0 0x012d02a0 /* [RW] DCO integrator write data for Ping Lane of Slice 0 */
#define BCHP_AIF_WB_CAB_CORE_NRDCOCTL_THR        0x012d02a4 /* [RW] NR DCO Control AGC Threshold */
#define BCHP_AIF_WB_CAB_CORE_REG_NR_DCO_INT_WDATA_THR 0x012d02a8 /* [RW] DCO integrator write data for AGC threshold DCO */
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PI_SLC0    0x012d02ac /* [RW] NR AGC Control Ping Lane Slice 0 */
#define BCHP_AIF_WB_CAB_CORE_REG_NR_AGC_LF_INT_WDATA_PI_SLC0 0x012d02b0 /* [RW] AGC Loop filter integrator write data (tc0.58) for lane 0 */
#define BCHP_AIF_WB_CAB_CORE_REG_NR_AGC_LA_INT_WDATA_PI_SLC0 0x012d02b4 /* [RW] AGC Leaky averager integrator write data (tc1.33) for lane 0 */
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PO_SLC0    0x012d02b8 /* [RW] NR AGC Control Ping Lane Slice 0 */
#define BCHP_AIF_WB_CAB_CORE_REG_NR_AGC_LF_INT_WDATA_PO_SLC0 0x012d02bc /* [RW] AGC Loop filter integrator write data (tc0.58) for lane 0 */
#define BCHP_AIF_WB_CAB_CORE_REG_NR_AGC_LA_INT_WDATA_PO_SLC0 0x012d02c0 /* [RW] AGC Leaky averager integrator write data (tc1.33) for lane 0 */
#define BCHP_AIF_WB_CAB_CORE_REG_SUBSAMPLE       0x012d02c4 /* [RW] Subsample control */
#define BCHP_AIF_WB_CAB_CORE_REG_LEAP_DMA        0x012d02c8 /* [RW] LEAP DMA control */
#define BCHP_AIF_WB_CAB_CORE_REG_RFAGC_IRQ_CNTL0 0x012d02cc /* [RW] RFAGC IRQ control 0 */
#define BCHP_AIF_WB_CAB_CORE_REG_RFAGC_IRQ_CNTL1 0x012d02d0 /* [RW] RFAGC IRQ control 1 */
#define BCHP_AIF_WB_CAB_CORE_CORE_SW_SPARE0      0x012d02d4 /* [RW] Core software spare register 0 */
#define BCHP_AIF_WB_CAB_CORE_CORE_SW_SPARE1      0x012d02d8 /* [RW] Core software spare register 1 */

/***************************************************************************
 *RSTCTL - RSTCTL
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: RSTCTL :: reserved0 [31:16] */
#define BCHP_AIF_WB_CAB_CORE_RSTCTL_reserved0_MASK                 0xffff0000
#define BCHP_AIF_WB_CAB_CORE_RSTCTL_reserved0_SHIFT                16

/* AIF_WB_CAB_CORE :: RSTCTL :: reserved_for_eco1 [15:09] */
#define BCHP_AIF_WB_CAB_CORE_RSTCTL_reserved_for_eco1_MASK         0x0000fe00
#define BCHP_AIF_WB_CAB_CORE_RSTCTL_reserved_for_eco1_SHIFT        9
#define BCHP_AIF_WB_CAB_CORE_RSTCTL_reserved_for_eco1_DEFAULT      0x00000000

/* AIF_WB_CAB_CORE :: RSTCTL :: reset_misc [08:08] */
#define BCHP_AIF_WB_CAB_CORE_RSTCTL_reset_misc_MASK                0x00000100
#define BCHP_AIF_WB_CAB_CORE_RSTCTL_reset_misc_SHIFT               8
#define BCHP_AIF_WB_CAB_CORE_RSTCTL_reset_misc_DEFAULT             0x00000000

/* AIF_WB_CAB_CORE :: RSTCTL :: reset_agc [07:07] */
#define BCHP_AIF_WB_CAB_CORE_RSTCTL_reset_agc_MASK                 0x00000080
#define BCHP_AIF_WB_CAB_CORE_RSTCTL_reset_agc_SHIFT                7
#define BCHP_AIF_WB_CAB_CORE_RSTCTL_reset_agc_DEFAULT              0x00000000

/* AIF_WB_CAB_CORE :: RSTCTL :: reset_corr [06:06] */
#define BCHP_AIF_WB_CAB_CORE_RSTCTL_reset_corr_MASK                0x00000040
#define BCHP_AIF_WB_CAB_CORE_RSTCTL_reset_corr_SHIFT               6
#define BCHP_AIF_WB_CAB_CORE_RSTCTL_reset_corr_DEFAULT             0x00000000

/* AIF_WB_CAB_CORE :: RSTCTL :: reserved_for_eco2 [05:05] */
#define BCHP_AIF_WB_CAB_CORE_RSTCTL_reserved_for_eco2_MASK         0x00000020
#define BCHP_AIF_WB_CAB_CORE_RSTCTL_reserved_for_eco2_SHIFT        5
#define BCHP_AIF_WB_CAB_CORE_RSTCTL_reserved_for_eco2_DEFAULT      0x00000000

/* AIF_WB_CAB_CORE :: RSTCTL :: reset_nr [04:04] */
#define BCHP_AIF_WB_CAB_CORE_RSTCTL_reset_nr_MASK                  0x00000010
#define BCHP_AIF_WB_CAB_CORE_RSTCTL_reset_nr_SHIFT                 4
#define BCHP_AIF_WB_CAB_CORE_RSTCTL_reset_nr_DEFAULT               0x00000000

/* AIF_WB_CAB_CORE :: RSTCTL :: reset_dgsum2_errp [03:03] */
#define BCHP_AIF_WB_CAB_CORE_RSTCTL_reset_dgsum2_errp_MASK         0x00000008
#define BCHP_AIF_WB_CAB_CORE_RSTCTL_reset_dgsum2_errp_SHIFT        3
#define BCHP_AIF_WB_CAB_CORE_RSTCTL_reset_dgsum2_errp_DEFAULT      0x00000000

/* AIF_WB_CAB_CORE :: RSTCTL :: reset_dgsum2 [02:02] */
#define BCHP_AIF_WB_CAB_CORE_RSTCTL_reset_dgsum2_MASK              0x00000004
#define BCHP_AIF_WB_CAB_CORE_RSTCTL_reset_dgsum2_SHIFT             2
#define BCHP_AIF_WB_CAB_CORE_RSTCTL_reset_dgsum2_DEFAULT           0x00000000

/* AIF_WB_CAB_CORE :: RSTCTL :: reset_handoff [01:01] */
#define BCHP_AIF_WB_CAB_CORE_RSTCTL_reset_handoff_MASK             0x00000002
#define BCHP_AIF_WB_CAB_CORE_RSTCTL_reset_handoff_SHIFT            1
#define BCHP_AIF_WB_CAB_CORE_RSTCTL_reset_handoff_DEFAULT          0x00000000

/* AIF_WB_CAB_CORE :: RSTCTL :: reset_all [00:00] */
#define BCHP_AIF_WB_CAB_CORE_RSTCTL_reset_all_MASK                 0x00000001
#define BCHP_AIF_WB_CAB_CORE_RSTCTL_reset_all_SHIFT                0
#define BCHP_AIF_WB_CAB_CORE_RSTCTL_reset_all_DEFAULT              0x00000000

/***************************************************************************
 *HDOFFCTL0 - HDOFFCTL0
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: HDOFFCTL0 :: reserved0 [31:22] */
#define BCHP_AIF_WB_CAB_CORE_HDOFFCTL0_reserved0_MASK              0xffc00000
#define BCHP_AIF_WB_CAB_CORE_HDOFFCTL0_reserved0_SHIFT             22

/* AIF_WB_CAB_CORE :: HDOFFCTL0 :: adc_dout_enable [21:21] */
#define BCHP_AIF_WB_CAB_CORE_HDOFFCTL0_adc_dout_enable_MASK        0x00200000
#define BCHP_AIF_WB_CAB_CORE_HDOFFCTL0_adc_dout_enable_SHIFT       21
#define BCHP_AIF_WB_CAB_CORE_HDOFFCTL0_adc_dout_enable_DEFAULT     0x00000000

/* AIF_WB_CAB_CORE :: HDOFFCTL0 :: lfsr_enable [20:20] */
#define BCHP_AIF_WB_CAB_CORE_HDOFFCTL0_lfsr_enable_MASK            0x00100000
#define BCHP_AIF_WB_CAB_CORE_HDOFFCTL0_lfsr_enable_SHIFT           20
#define BCHP_AIF_WB_CAB_CORE_HDOFFCTL0_lfsr_enable_DEFAULT         0x00000000

/* AIF_WB_CAB_CORE :: HDOFFCTL0 :: lfsr_sel [19:16] */
#define BCHP_AIF_WB_CAB_CORE_HDOFFCTL0_lfsr_sel_MASK               0x000f0000
#define BCHP_AIF_WB_CAB_CORE_HDOFFCTL0_lfsr_sel_SHIFT              16
#define BCHP_AIF_WB_CAB_CORE_HDOFFCTL0_lfsr_sel_DEFAULT            0x00000000

/* AIF_WB_CAB_CORE :: HDOFFCTL0 :: reserved_for_eco1 [15:08] */
#define BCHP_AIF_WB_CAB_CORE_HDOFFCTL0_reserved_for_eco1_MASK      0x0000ff00
#define BCHP_AIF_WB_CAB_CORE_HDOFFCTL0_reserved_for_eco1_SHIFT     8
#define BCHP_AIF_WB_CAB_CORE_HDOFFCTL0_reserved_for_eco1_DEFAULT   0x00000000

/* AIF_WB_CAB_CORE :: HDOFFCTL0 :: adcin_edge_dmx3_po_slc0 [07:07] */
#define BCHP_AIF_WB_CAB_CORE_HDOFFCTL0_adcin_edge_dmx3_po_slc0_MASK 0x00000080
#define BCHP_AIF_WB_CAB_CORE_HDOFFCTL0_adcin_edge_dmx3_po_slc0_SHIFT 7
#define BCHP_AIF_WB_CAB_CORE_HDOFFCTL0_adcin_edge_dmx3_po_slc0_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: HDOFFCTL0 :: adcin_edge_dmx3_pi_slc0 [06:06] */
#define BCHP_AIF_WB_CAB_CORE_HDOFFCTL0_adcin_edge_dmx3_pi_slc0_MASK 0x00000040
#define BCHP_AIF_WB_CAB_CORE_HDOFFCTL0_adcin_edge_dmx3_pi_slc0_SHIFT 6
#define BCHP_AIF_WB_CAB_CORE_HDOFFCTL0_adcin_edge_dmx3_pi_slc0_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: HDOFFCTL0 :: adcin_edge_dmx2_po_slc0 [05:05] */
#define BCHP_AIF_WB_CAB_CORE_HDOFFCTL0_adcin_edge_dmx2_po_slc0_MASK 0x00000020
#define BCHP_AIF_WB_CAB_CORE_HDOFFCTL0_adcin_edge_dmx2_po_slc0_SHIFT 5
#define BCHP_AIF_WB_CAB_CORE_HDOFFCTL0_adcin_edge_dmx2_po_slc0_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: HDOFFCTL0 :: adcin_edge_dmx2_pi_slc0 [04:04] */
#define BCHP_AIF_WB_CAB_CORE_HDOFFCTL0_adcin_edge_dmx2_pi_slc0_MASK 0x00000010
#define BCHP_AIF_WB_CAB_CORE_HDOFFCTL0_adcin_edge_dmx2_pi_slc0_SHIFT 4
#define BCHP_AIF_WB_CAB_CORE_HDOFFCTL0_adcin_edge_dmx2_pi_slc0_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: HDOFFCTL0 :: adcin_edge_dmx1_po_slc0 [03:03] */
#define BCHP_AIF_WB_CAB_CORE_HDOFFCTL0_adcin_edge_dmx1_po_slc0_MASK 0x00000008
#define BCHP_AIF_WB_CAB_CORE_HDOFFCTL0_adcin_edge_dmx1_po_slc0_SHIFT 3
#define BCHP_AIF_WB_CAB_CORE_HDOFFCTL0_adcin_edge_dmx1_po_slc0_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: HDOFFCTL0 :: adcin_edge_dmx1_pi_slc0 [02:02] */
#define BCHP_AIF_WB_CAB_CORE_HDOFFCTL0_adcin_edge_dmx1_pi_slc0_MASK 0x00000004
#define BCHP_AIF_WB_CAB_CORE_HDOFFCTL0_adcin_edge_dmx1_pi_slc0_SHIFT 2
#define BCHP_AIF_WB_CAB_CORE_HDOFFCTL0_adcin_edge_dmx1_pi_slc0_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: HDOFFCTL0 :: adcin_edge_dmx0_po_slc0 [01:01] */
#define BCHP_AIF_WB_CAB_CORE_HDOFFCTL0_adcin_edge_dmx0_po_slc0_MASK 0x00000002
#define BCHP_AIF_WB_CAB_CORE_HDOFFCTL0_adcin_edge_dmx0_po_slc0_SHIFT 1
#define BCHP_AIF_WB_CAB_CORE_HDOFFCTL0_adcin_edge_dmx0_po_slc0_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: HDOFFCTL0 :: adcin_edge_dmx0_pi_slc0 [00:00] */
#define BCHP_AIF_WB_CAB_CORE_HDOFFCTL0_adcin_edge_dmx0_pi_slc0_MASK 0x00000001
#define BCHP_AIF_WB_CAB_CORE_HDOFFCTL0_adcin_edge_dmx0_pi_slc0_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_HDOFFCTL0_adcin_edge_dmx0_pi_slc0_DEFAULT 0x00000000

/***************************************************************************
 *HDOFFCTL1 - HDOFFCTL1
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: HDOFFCTL1 :: adcin_sel_dmx3_po_slc0 [31:28] */
#define BCHP_AIF_WB_CAB_CORE_HDOFFCTL1_adcin_sel_dmx3_po_slc0_MASK 0xf0000000
#define BCHP_AIF_WB_CAB_CORE_HDOFFCTL1_adcin_sel_dmx3_po_slc0_SHIFT 28
#define BCHP_AIF_WB_CAB_CORE_HDOFFCTL1_adcin_sel_dmx3_po_slc0_DEFAULT 0x00000007

/* AIF_WB_CAB_CORE :: HDOFFCTL1 :: adcin_sel_dmx3_pi_slc0 [27:24] */
#define BCHP_AIF_WB_CAB_CORE_HDOFFCTL1_adcin_sel_dmx3_pi_slc0_MASK 0x0f000000
#define BCHP_AIF_WB_CAB_CORE_HDOFFCTL1_adcin_sel_dmx3_pi_slc0_SHIFT 24
#define BCHP_AIF_WB_CAB_CORE_HDOFFCTL1_adcin_sel_dmx3_pi_slc0_DEFAULT 0x00000006

/* AIF_WB_CAB_CORE :: HDOFFCTL1 :: adcin_sel_dmx2_po_slc0 [23:20] */
#define BCHP_AIF_WB_CAB_CORE_HDOFFCTL1_adcin_sel_dmx2_po_slc0_MASK 0x00f00000
#define BCHP_AIF_WB_CAB_CORE_HDOFFCTL1_adcin_sel_dmx2_po_slc0_SHIFT 20
#define BCHP_AIF_WB_CAB_CORE_HDOFFCTL1_adcin_sel_dmx2_po_slc0_DEFAULT 0x00000005

/* AIF_WB_CAB_CORE :: HDOFFCTL1 :: adcin_sel_dmx2_pi_slc0 [19:16] */
#define BCHP_AIF_WB_CAB_CORE_HDOFFCTL1_adcin_sel_dmx2_pi_slc0_MASK 0x000f0000
#define BCHP_AIF_WB_CAB_CORE_HDOFFCTL1_adcin_sel_dmx2_pi_slc0_SHIFT 16
#define BCHP_AIF_WB_CAB_CORE_HDOFFCTL1_adcin_sel_dmx2_pi_slc0_DEFAULT 0x00000004

/* AIF_WB_CAB_CORE :: HDOFFCTL1 :: adcin_sel_dmx1_po_slc0 [15:12] */
#define BCHP_AIF_WB_CAB_CORE_HDOFFCTL1_adcin_sel_dmx1_po_slc0_MASK 0x0000f000
#define BCHP_AIF_WB_CAB_CORE_HDOFFCTL1_adcin_sel_dmx1_po_slc0_SHIFT 12
#define BCHP_AIF_WB_CAB_CORE_HDOFFCTL1_adcin_sel_dmx1_po_slc0_DEFAULT 0x00000003

/* AIF_WB_CAB_CORE :: HDOFFCTL1 :: adcin_sel_dmx1_pi_slc0 [11:08] */
#define BCHP_AIF_WB_CAB_CORE_HDOFFCTL1_adcin_sel_dmx1_pi_slc0_MASK 0x00000f00
#define BCHP_AIF_WB_CAB_CORE_HDOFFCTL1_adcin_sel_dmx1_pi_slc0_SHIFT 8
#define BCHP_AIF_WB_CAB_CORE_HDOFFCTL1_adcin_sel_dmx1_pi_slc0_DEFAULT 0x00000002

/* AIF_WB_CAB_CORE :: HDOFFCTL1 :: adcin_sel_dmx0_po_slc0 [07:04] */
#define BCHP_AIF_WB_CAB_CORE_HDOFFCTL1_adcin_sel_dmx0_po_slc0_MASK 0x000000f0
#define BCHP_AIF_WB_CAB_CORE_HDOFFCTL1_adcin_sel_dmx0_po_slc0_SHIFT 4
#define BCHP_AIF_WB_CAB_CORE_HDOFFCTL1_adcin_sel_dmx0_po_slc0_DEFAULT 0x00000001

/* AIF_WB_CAB_CORE :: HDOFFCTL1 :: adcin_sel_dmx0_pi_slc0 [03:00] */
#define BCHP_AIF_WB_CAB_CORE_HDOFFCTL1_adcin_sel_dmx0_pi_slc0_MASK 0x0000000f
#define BCHP_AIF_WB_CAB_CORE_HDOFFCTL1_adcin_sel_dmx0_pi_slc0_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_HDOFFCTL1_adcin_sel_dmx0_pi_slc0_DEFAULT 0x00000000

/***************************************************************************
 *HDOFFSTS - HDOFFSTS
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: HDOFFSTS :: reserved0 [31:02] */
#define BCHP_AIF_WB_CAB_CORE_HDOFFSTS_reserved0_MASK               0xfffffffc
#define BCHP_AIF_WB_CAB_CORE_HDOFFSTS_reserved0_SHIFT              2

/* AIF_WB_CAB_CORE :: HDOFFSTS :: dgsum2_accu_active [01:01] */
#define BCHP_AIF_WB_CAB_CORE_HDOFFSTS_dgsum2_accu_active_MASK      0x00000002
#define BCHP_AIF_WB_CAB_CORE_HDOFFSTS_dgsum2_accu_active_SHIFT     1
#define BCHP_AIF_WB_CAB_CORE_HDOFFSTS_dgsum2_accu_active_DEFAULT   0x00000000

/* AIF_WB_CAB_CORE :: HDOFFSTS :: lfsr_comp_fail [00:00] */
#define BCHP_AIF_WB_CAB_CORE_HDOFFSTS_lfsr_comp_fail_MASK          0x00000001
#define BCHP_AIF_WB_CAB_CORE_HDOFFSTS_lfsr_comp_fail_SHIFT         0
#define BCHP_AIF_WB_CAB_CORE_HDOFFSTS_lfsr_comp_fail_DEFAULT       0x00000000

/***************************************************************************
 *DGSCTL_PI_SLC0 - DGSCTL_PI_SLC0
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: DGSCTL_PI_SLC0 :: reserved0 [31:05] */
#define BCHP_AIF_WB_CAB_CORE_DGSCTL_PI_SLC0_reserved0_MASK         0xffffffe0
#define BCHP_AIF_WB_CAB_CORE_DGSCTL_PI_SLC0_reserved0_SHIFT        5

/* AIF_WB_CAB_CORE :: DGSCTL_PI_SLC0 :: bypass [04:04] */
#define BCHP_AIF_WB_CAB_CORE_DGSCTL_PI_SLC0_bypass_MASK            0x00000010
#define BCHP_AIF_WB_CAB_CORE_DGSCTL_PI_SLC0_bypass_SHIFT           4
#define BCHP_AIF_WB_CAB_CORE_DGSCTL_PI_SLC0_bypass_DEFAULT         0x00000000

/* AIF_WB_CAB_CORE :: DGSCTL_PI_SLC0 :: sawtooth_en [03:03] */
#define BCHP_AIF_WB_CAB_CORE_DGSCTL_PI_SLC0_sawtooth_en_MASK       0x00000008
#define BCHP_AIF_WB_CAB_CORE_DGSCTL_PI_SLC0_sawtooth_en_SHIFT      3
#define BCHP_AIF_WB_CAB_CORE_DGSCTL_PI_SLC0_sawtooth_en_DEFAULT    0x00000000

/* AIF_WB_CAB_CORE :: DGSCTL_PI_SLC0 :: mask [02:01] */
#define BCHP_AIF_WB_CAB_CORE_DGSCTL_PI_SLC0_mask_MASK              0x00000006
#define BCHP_AIF_WB_CAB_CORE_DGSCTL_PI_SLC0_mask_SHIFT             1
#define BCHP_AIF_WB_CAB_CORE_DGSCTL_PI_SLC0_mask_DEFAULT           0x00000000

/* AIF_WB_CAB_CORE :: DGSCTL_PI_SLC0 :: format [00:00] */
#define BCHP_AIF_WB_CAB_CORE_DGSCTL_PI_SLC0_format_MASK            0x00000001
#define BCHP_AIF_WB_CAB_CORE_DGSCTL_PI_SLC0_format_SHIFT           0
#define BCHP_AIF_WB_CAB_CORE_DGSCTL_PI_SLC0_format_DEFAULT         0x00000000

/***************************************************************************
 *DGSCTL_PO_SLC0 - DGSCTL_PO_SLC0
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: DGSCTL_PO_SLC0 :: reserved0 [31:05] */
#define BCHP_AIF_WB_CAB_CORE_DGSCTL_PO_SLC0_reserved0_MASK         0xffffffe0
#define BCHP_AIF_WB_CAB_CORE_DGSCTL_PO_SLC0_reserved0_SHIFT        5

/* AIF_WB_CAB_CORE :: DGSCTL_PO_SLC0 :: bypass [04:04] */
#define BCHP_AIF_WB_CAB_CORE_DGSCTL_PO_SLC0_bypass_MASK            0x00000010
#define BCHP_AIF_WB_CAB_CORE_DGSCTL_PO_SLC0_bypass_SHIFT           4
#define BCHP_AIF_WB_CAB_CORE_DGSCTL_PO_SLC0_bypass_DEFAULT         0x00000000

/* AIF_WB_CAB_CORE :: DGSCTL_PO_SLC0 :: sawtooth_en [03:03] */
#define BCHP_AIF_WB_CAB_CORE_DGSCTL_PO_SLC0_sawtooth_en_MASK       0x00000008
#define BCHP_AIF_WB_CAB_CORE_DGSCTL_PO_SLC0_sawtooth_en_SHIFT      3
#define BCHP_AIF_WB_CAB_CORE_DGSCTL_PO_SLC0_sawtooth_en_DEFAULT    0x00000000

/* AIF_WB_CAB_CORE :: DGSCTL_PO_SLC0 :: mask [02:01] */
#define BCHP_AIF_WB_CAB_CORE_DGSCTL_PO_SLC0_mask_MASK              0x00000006
#define BCHP_AIF_WB_CAB_CORE_DGSCTL_PO_SLC0_mask_SHIFT             1
#define BCHP_AIF_WB_CAB_CORE_DGSCTL_PO_SLC0_mask_DEFAULT           0x00000000

/* AIF_WB_CAB_CORE :: DGSCTL_PO_SLC0 :: format [00:00] */
#define BCHP_AIF_WB_CAB_CORE_DGSCTL_PO_SLC0_format_MASK            0x00000001
#define BCHP_AIF_WB_CAB_CORE_DGSCTL_PO_SLC0_format_SHIFT           0
#define BCHP_AIF_WB_CAB_CORE_DGSCTL_PO_SLC0_format_DEFAULT         0x00000000

/***************************************************************************
 *DGSCTL2 - DGSCTL2
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: DGSCTL2 :: reserved0 [31:18] */
#define BCHP_AIF_WB_CAB_CORE_DGSCTL2_reserved0_MASK                0xfffc0000
#define BCHP_AIF_WB_CAB_CORE_DGSCTL2_reserved0_SHIFT               18

/* AIF_WB_CAB_CORE :: DGSCTL2 :: dout_enable [17:17] */
#define BCHP_AIF_WB_CAB_CORE_DGSCTL2_dout_enable_MASK              0x00020000
#define BCHP_AIF_WB_CAB_CORE_DGSCTL2_dout_enable_SHIFT             17
#define BCHP_AIF_WB_CAB_CORE_DGSCTL2_dout_enable_DEFAULT           0x00000000

/* AIF_WB_CAB_CORE :: DGSCTL2 :: clpstart [16:16] */
#define BCHP_AIF_WB_CAB_CORE_DGSCTL2_clpstart_MASK                 0x00010000
#define BCHP_AIF_WB_CAB_CORE_DGSCTL2_clpstart_SHIFT                16
#define BCHP_AIF_WB_CAB_CORE_DGSCTL2_clpstart_DEFAULT              0x00000000

/* AIF_WB_CAB_CORE :: DGSCTL2 :: accu_interval [15:08] */
#define BCHP_AIF_WB_CAB_CORE_DGSCTL2_accu_interval_MASK            0x0000ff00
#define BCHP_AIF_WB_CAB_CORE_DGSCTL2_accu_interval_SHIFT           8
#define BCHP_AIF_WB_CAB_CORE_DGSCTL2_accu_interval_DEFAULT         0x00000000

/* AIF_WB_CAB_CORE :: DGSCTL2 :: reserved_for_eco1 [07:03] */
#define BCHP_AIF_WB_CAB_CORE_DGSCTL2_reserved_for_eco1_MASK        0x000000f8
#define BCHP_AIF_WB_CAB_CORE_DGSCTL2_reserved_for_eco1_SHIFT       3
#define BCHP_AIF_WB_CAB_CORE_DGSCTL2_reserved_for_eco1_DEFAULT     0x00000000

/* AIF_WB_CAB_CORE :: DGSCTL2 :: accu_mode [02:02] */
#define BCHP_AIF_WB_CAB_CORE_DGSCTL2_accu_mode_MASK                0x00000004
#define BCHP_AIF_WB_CAB_CORE_DGSCTL2_accu_mode_SHIFT               2
#define BCHP_AIF_WB_CAB_CORE_DGSCTL2_accu_mode_DEFAULT             0x00000000

/* AIF_WB_CAB_CORE :: DGSCTL2 :: accu_start [01:01] */
#define BCHP_AIF_WB_CAB_CORE_DGSCTL2_accu_start_MASK               0x00000002
#define BCHP_AIF_WB_CAB_CORE_DGSCTL2_accu_start_SHIFT              1
#define BCHP_AIF_WB_CAB_CORE_DGSCTL2_accu_start_DEFAULT            0x00000000

/* AIF_WB_CAB_CORE :: DGSCTL2 :: accu_reset [00:00] */
#define BCHP_AIF_WB_CAB_CORE_DGSCTL2_accu_reset_MASK               0x00000001
#define BCHP_AIF_WB_CAB_CORE_DGSCTL2_accu_reset_SHIFT              0
#define BCHP_AIF_WB_CAB_CORE_DGSCTL2_accu_reset_DEFAULT            0x00000000

/***************************************************************************
 *DGSCLP_PI_SLC0 - DGSCLP_PI_SLC0
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: DGSCLP_PI_SLC0 :: reserved0 [31:30] */
#define BCHP_AIF_WB_CAB_CORE_DGSCLP_PI_SLC0_reserved0_MASK         0xc0000000
#define BCHP_AIF_WB_CAB_CORE_DGSCLP_PI_SLC0_reserved0_SHIFT        30

/* AIF_WB_CAB_CORE :: DGSCLP_PI_SLC0 :: thrd_pos [29:16] */
#define BCHP_AIF_WB_CAB_CORE_DGSCLP_PI_SLC0_thrd_pos_MASK          0x3fff0000
#define BCHP_AIF_WB_CAB_CORE_DGSCLP_PI_SLC0_thrd_pos_SHIFT         16
#define BCHP_AIF_WB_CAB_CORE_DGSCLP_PI_SLC0_thrd_pos_DEFAULT       0x00000000

/* AIF_WB_CAB_CORE :: DGSCLP_PI_SLC0 :: reserved_for_eco1 [15:14] */
#define BCHP_AIF_WB_CAB_CORE_DGSCLP_PI_SLC0_reserved_for_eco1_MASK 0x0000c000
#define BCHP_AIF_WB_CAB_CORE_DGSCLP_PI_SLC0_reserved_for_eco1_SHIFT 14
#define BCHP_AIF_WB_CAB_CORE_DGSCLP_PI_SLC0_reserved_for_eco1_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: DGSCLP_PI_SLC0 :: thrd_neg [13:00] */
#define BCHP_AIF_WB_CAB_CORE_DGSCLP_PI_SLC0_thrd_neg_MASK          0x00003fff
#define BCHP_AIF_WB_CAB_CORE_DGSCLP_PI_SLC0_thrd_neg_SHIFT         0
#define BCHP_AIF_WB_CAB_CORE_DGSCLP_PI_SLC0_thrd_neg_DEFAULT       0x00000000

/***************************************************************************
 *DGSCLP_PO_SLC0 - DGSCLP_PO_SLC0
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: DGSCLP_PO_SLC0 :: reserved0 [31:30] */
#define BCHP_AIF_WB_CAB_CORE_DGSCLP_PO_SLC0_reserved0_MASK         0xc0000000
#define BCHP_AIF_WB_CAB_CORE_DGSCLP_PO_SLC0_reserved0_SHIFT        30

/* AIF_WB_CAB_CORE :: DGSCLP_PO_SLC0 :: thrd_pos [29:16] */
#define BCHP_AIF_WB_CAB_CORE_DGSCLP_PO_SLC0_thrd_pos_MASK          0x3fff0000
#define BCHP_AIF_WB_CAB_CORE_DGSCLP_PO_SLC0_thrd_pos_SHIFT         16
#define BCHP_AIF_WB_CAB_CORE_DGSCLP_PO_SLC0_thrd_pos_DEFAULT       0x00000000

/* AIF_WB_CAB_CORE :: DGSCLP_PO_SLC0 :: reserved_for_eco1 [15:14] */
#define BCHP_AIF_WB_CAB_CORE_DGSCLP_PO_SLC0_reserved_for_eco1_MASK 0x0000c000
#define BCHP_AIF_WB_CAB_CORE_DGSCLP_PO_SLC0_reserved_for_eco1_SHIFT 14
#define BCHP_AIF_WB_CAB_CORE_DGSCLP_PO_SLC0_reserved_for_eco1_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: DGSCLP_PO_SLC0 :: thrd_neg [13:00] */
#define BCHP_AIF_WB_CAB_CORE_DGSCLP_PO_SLC0_thrd_neg_MASK          0x00003fff
#define BCHP_AIF_WB_CAB_CORE_DGSCLP_PO_SLC0_thrd_neg_SHIFT         0
#define BCHP_AIF_WB_CAB_CORE_DGSCLP_PO_SLC0_thrd_neg_DEFAULT       0x00000000

/***************************************************************************
 *DGSHIST_PI_SLC0 - DGSHIST_PI_SLC0
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: DGSHIST_PI_SLC0 :: reserved0 [31:30] */
#define BCHP_AIF_WB_CAB_CORE_DGSHIST_PI_SLC0_reserved0_MASK        0xc0000000
#define BCHP_AIF_WB_CAB_CORE_DGSHIST_PI_SLC0_reserved0_SHIFT       30

/* AIF_WB_CAB_CORE :: DGSHIST_PI_SLC0 :: histogram_upper [29:16] */
#define BCHP_AIF_WB_CAB_CORE_DGSHIST_PI_SLC0_histogram_upper_MASK  0x3fff0000
#define BCHP_AIF_WB_CAB_CORE_DGSHIST_PI_SLC0_histogram_upper_SHIFT 16
#define BCHP_AIF_WB_CAB_CORE_DGSHIST_PI_SLC0_histogram_upper_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: DGSHIST_PI_SLC0 :: reserved_for_eco1 [15:14] */
#define BCHP_AIF_WB_CAB_CORE_DGSHIST_PI_SLC0_reserved_for_eco1_MASK 0x0000c000
#define BCHP_AIF_WB_CAB_CORE_DGSHIST_PI_SLC0_reserved_for_eco1_SHIFT 14
#define BCHP_AIF_WB_CAB_CORE_DGSHIST_PI_SLC0_reserved_for_eco1_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: DGSHIST_PI_SLC0 :: histogram_lower [13:00] */
#define BCHP_AIF_WB_CAB_CORE_DGSHIST_PI_SLC0_histogram_lower_MASK  0x00003fff
#define BCHP_AIF_WB_CAB_CORE_DGSHIST_PI_SLC0_histogram_lower_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_DGSHIST_PI_SLC0_histogram_lower_DEFAULT 0x00000000

/***************************************************************************
 *DGSHIST_PO_SLC0 - DGSHIST_PO_SLC0
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: DGSHIST_PO_SLC0 :: reserved0 [31:30] */
#define BCHP_AIF_WB_CAB_CORE_DGSHIST_PO_SLC0_reserved0_MASK        0xc0000000
#define BCHP_AIF_WB_CAB_CORE_DGSHIST_PO_SLC0_reserved0_SHIFT       30

/* AIF_WB_CAB_CORE :: DGSHIST_PO_SLC0 :: histogram_upper [29:16] */
#define BCHP_AIF_WB_CAB_CORE_DGSHIST_PO_SLC0_histogram_upper_MASK  0x3fff0000
#define BCHP_AIF_WB_CAB_CORE_DGSHIST_PO_SLC0_histogram_upper_SHIFT 16
#define BCHP_AIF_WB_CAB_CORE_DGSHIST_PO_SLC0_histogram_upper_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: DGSHIST_PO_SLC0 :: reserved_for_eco1 [15:14] */
#define BCHP_AIF_WB_CAB_CORE_DGSHIST_PO_SLC0_reserved_for_eco1_MASK 0x0000c000
#define BCHP_AIF_WB_CAB_CORE_DGSHIST_PO_SLC0_reserved_for_eco1_SHIFT 14
#define BCHP_AIF_WB_CAB_CORE_DGSHIST_PO_SLC0_reserved_for_eco1_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: DGSHIST_PO_SLC0 :: histogram_lower [13:00] */
#define BCHP_AIF_WB_CAB_CORE_DGSHIST_PO_SLC0_histogram_lower_MASK  0x00003fff
#define BCHP_AIF_WB_CAB_CORE_DGSHIST_PO_SLC0_histogram_lower_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_DGSHIST_PO_SLC0_histogram_lower_DEFAULT 0x00000000

/***************************************************************************
 *DGSCLPCNT_PI_SLC0 - Clip counter
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: DGSCLPCNT_PI_SLC0 :: clip_cnt [31:00] */
#define BCHP_AIF_WB_CAB_CORE_DGSCLPCNT_PI_SLC0_clip_cnt_MASK       0xffffffff
#define BCHP_AIF_WB_CAB_CORE_DGSCLPCNT_PI_SLC0_clip_cnt_SHIFT      0
#define BCHP_AIF_WB_CAB_CORE_DGSCLPCNT_PI_SLC0_clip_cnt_DEFAULT    0x00000000

/***************************************************************************
 *DGSCLPCNT_PO_SLC0 - Clip counter
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: DGSCLPCNT_PO_SLC0 :: clip_cnt [31:00] */
#define BCHP_AIF_WB_CAB_CORE_DGSCLPCNT_PO_SLC0_clip_cnt_MASK       0xffffffff
#define BCHP_AIF_WB_CAB_CORE_DGSCLPCNT_PO_SLC0_clip_cnt_SHIFT      0
#define BCHP_AIF_WB_CAB_CORE_DGSCLPCNT_PO_SLC0_clip_cnt_DEFAULT    0x00000000

/***************************************************************************
 *DGSACCUM_PI_SLC0 - Accumulator
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: DGSACCUM_PI_SLC0 :: dgsaccum [31:00] */
#define BCHP_AIF_WB_CAB_CORE_DGSACCUM_PI_SLC0_dgsaccum_MASK        0xffffffff
#define BCHP_AIF_WB_CAB_CORE_DGSACCUM_PI_SLC0_dgsaccum_SHIFT       0
#define BCHP_AIF_WB_CAB_CORE_DGSACCUM_PI_SLC0_dgsaccum_DEFAULT     0x00000000

/***************************************************************************
 *DGSACCUM_PO_SLC0 - Accumulator
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: DGSACCUM_PO_SLC0 :: dgsaccum [31:00] */
#define BCHP_AIF_WB_CAB_CORE_DGSACCUM_PO_SLC0_dgsaccum_MASK        0xffffffff
#define BCHP_AIF_WB_CAB_CORE_DGSACCUM_PO_SLC0_dgsaccum_SHIFT       0
#define BCHP_AIF_WB_CAB_CORE_DGSACCUM_PO_SLC0_dgsaccum_DEFAULT     0x00000000

/***************************************************************************
 *DGSLUT011_PI_SLC0 - DGSLUT011_PI_SLC0
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: DGSLUT011_PI_SLC0 :: lut_mdac1 [31:20] */
#define BCHP_AIF_WB_CAB_CORE_DGSLUT011_PI_SLC0_lut_mdac1_MASK      0xfff00000
#define BCHP_AIF_WB_CAB_CORE_DGSLUT011_PI_SLC0_lut_mdac1_SHIFT     20
#define BCHP_AIF_WB_CAB_CORE_DGSLUT011_PI_SLC0_lut_mdac1_DEFAULT   0x00000000

/* AIF_WB_CAB_CORE :: DGSLUT011_PI_SLC0 :: lut_mdac2 [19:09] */
#define BCHP_AIF_WB_CAB_CORE_DGSLUT011_PI_SLC0_lut_mdac2_MASK      0x000ffe00
#define BCHP_AIF_WB_CAB_CORE_DGSLUT011_PI_SLC0_lut_mdac2_SHIFT     9
#define BCHP_AIF_WB_CAB_CORE_DGSLUT011_PI_SLC0_lut_mdac2_DEFAULT   0x00000000

/* AIF_WB_CAB_CORE :: DGSLUT011_PI_SLC0 :: lut_mdac3 [08:00] */
#define BCHP_AIF_WB_CAB_CORE_DGSLUT011_PI_SLC0_lut_mdac3_MASK      0x000001ff
#define BCHP_AIF_WB_CAB_CORE_DGSLUT011_PI_SLC0_lut_mdac3_SHIFT     0
#define BCHP_AIF_WB_CAB_CORE_DGSLUT011_PI_SLC0_lut_mdac3_DEFAULT   0x00000000

/***************************************************************************
 *DGSLUT010_PI_SLC0 - DGSLUT010_PI_SLC0
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: DGSLUT010_PI_SLC0 :: lut_mdac1 [31:20] */
#define BCHP_AIF_WB_CAB_CORE_DGSLUT010_PI_SLC0_lut_mdac1_MASK      0xfff00000
#define BCHP_AIF_WB_CAB_CORE_DGSLUT010_PI_SLC0_lut_mdac1_SHIFT     20
#define BCHP_AIF_WB_CAB_CORE_DGSLUT010_PI_SLC0_lut_mdac1_DEFAULT   0x00000000

/* AIF_WB_CAB_CORE :: DGSLUT010_PI_SLC0 :: lut_mdac2 [19:09] */
#define BCHP_AIF_WB_CAB_CORE_DGSLUT010_PI_SLC0_lut_mdac2_MASK      0x000ffe00
#define BCHP_AIF_WB_CAB_CORE_DGSLUT010_PI_SLC0_lut_mdac2_SHIFT     9
#define BCHP_AIF_WB_CAB_CORE_DGSLUT010_PI_SLC0_lut_mdac2_DEFAULT   0x00000000

/* AIF_WB_CAB_CORE :: DGSLUT010_PI_SLC0 :: lut_mdac3 [08:00] */
#define BCHP_AIF_WB_CAB_CORE_DGSLUT010_PI_SLC0_lut_mdac3_MASK      0x000001ff
#define BCHP_AIF_WB_CAB_CORE_DGSLUT010_PI_SLC0_lut_mdac3_SHIFT     0
#define BCHP_AIF_WB_CAB_CORE_DGSLUT010_PI_SLC0_lut_mdac3_DEFAULT   0x00000000

/***************************************************************************
 *DGSLUT001_PI_SLC0 - DGSLUT001_PI_SLC0
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: DGSLUT001_PI_SLC0 :: lut_mdac1 [31:20] */
#define BCHP_AIF_WB_CAB_CORE_DGSLUT001_PI_SLC0_lut_mdac1_MASK      0xfff00000
#define BCHP_AIF_WB_CAB_CORE_DGSLUT001_PI_SLC0_lut_mdac1_SHIFT     20
#define BCHP_AIF_WB_CAB_CORE_DGSLUT001_PI_SLC0_lut_mdac1_DEFAULT   0x00000000

/* AIF_WB_CAB_CORE :: DGSLUT001_PI_SLC0 :: lut_mdac2 [19:09] */
#define BCHP_AIF_WB_CAB_CORE_DGSLUT001_PI_SLC0_lut_mdac2_MASK      0x000ffe00
#define BCHP_AIF_WB_CAB_CORE_DGSLUT001_PI_SLC0_lut_mdac2_SHIFT     9
#define BCHP_AIF_WB_CAB_CORE_DGSLUT001_PI_SLC0_lut_mdac2_DEFAULT   0x00000000

/* AIF_WB_CAB_CORE :: DGSLUT001_PI_SLC0 :: lut_mdac3 [08:00] */
#define BCHP_AIF_WB_CAB_CORE_DGSLUT001_PI_SLC0_lut_mdac3_MASK      0x000001ff
#define BCHP_AIF_WB_CAB_CORE_DGSLUT001_PI_SLC0_lut_mdac3_SHIFT     0
#define BCHP_AIF_WB_CAB_CORE_DGSLUT001_PI_SLC0_lut_mdac3_DEFAULT   0x00000000

/***************************************************************************
 *DGSLUT000_PI_SLC0 - DGSLUT000_PI_SLC0
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: DGSLUT000_PI_SLC0 :: lut_mdac1 [31:20] */
#define BCHP_AIF_WB_CAB_CORE_DGSLUT000_PI_SLC0_lut_mdac1_MASK      0xfff00000
#define BCHP_AIF_WB_CAB_CORE_DGSLUT000_PI_SLC0_lut_mdac1_SHIFT     20
#define BCHP_AIF_WB_CAB_CORE_DGSLUT000_PI_SLC0_lut_mdac1_DEFAULT   0x00000000

/* AIF_WB_CAB_CORE :: DGSLUT000_PI_SLC0 :: lut_mdac2 [19:09] */
#define BCHP_AIF_WB_CAB_CORE_DGSLUT000_PI_SLC0_lut_mdac2_MASK      0x000ffe00
#define BCHP_AIF_WB_CAB_CORE_DGSLUT000_PI_SLC0_lut_mdac2_SHIFT     9
#define BCHP_AIF_WB_CAB_CORE_DGSLUT000_PI_SLC0_lut_mdac2_DEFAULT   0x00000000

/* AIF_WB_CAB_CORE :: DGSLUT000_PI_SLC0 :: lut_mdac3 [08:00] */
#define BCHP_AIF_WB_CAB_CORE_DGSLUT000_PI_SLC0_lut_mdac3_MASK      0x000001ff
#define BCHP_AIF_WB_CAB_CORE_DGSLUT000_PI_SLC0_lut_mdac3_SHIFT     0
#define BCHP_AIF_WB_CAB_CORE_DGSLUT000_PI_SLC0_lut_mdac3_DEFAULT   0x00000000

/***************************************************************************
 *DGSLUT111_PI_SLC0 - DGSLUT111_PI_SLC0
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: DGSLUT111_PI_SLC0 :: lut_mdac1 [31:20] */
#define BCHP_AIF_WB_CAB_CORE_DGSLUT111_PI_SLC0_lut_mdac1_MASK      0xfff00000
#define BCHP_AIF_WB_CAB_CORE_DGSLUT111_PI_SLC0_lut_mdac1_SHIFT     20
#define BCHP_AIF_WB_CAB_CORE_DGSLUT111_PI_SLC0_lut_mdac1_DEFAULT   0x00000000

/* AIF_WB_CAB_CORE :: DGSLUT111_PI_SLC0 :: lut_mdac2 [19:09] */
#define BCHP_AIF_WB_CAB_CORE_DGSLUT111_PI_SLC0_lut_mdac2_MASK      0x000ffe00
#define BCHP_AIF_WB_CAB_CORE_DGSLUT111_PI_SLC0_lut_mdac2_SHIFT     9
#define BCHP_AIF_WB_CAB_CORE_DGSLUT111_PI_SLC0_lut_mdac2_DEFAULT   0x00000000

/* AIF_WB_CAB_CORE :: DGSLUT111_PI_SLC0 :: lut_mdac3 [08:00] */
#define BCHP_AIF_WB_CAB_CORE_DGSLUT111_PI_SLC0_lut_mdac3_MASK      0x000001ff
#define BCHP_AIF_WB_CAB_CORE_DGSLUT111_PI_SLC0_lut_mdac3_SHIFT     0
#define BCHP_AIF_WB_CAB_CORE_DGSLUT111_PI_SLC0_lut_mdac3_DEFAULT   0x00000000

/***************************************************************************
 *DGSLUT110_PI_SLC0 - DGSLUT110_PI_SLC0
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: DGSLUT110_PI_SLC0 :: lut_mdac1 [31:20] */
#define BCHP_AIF_WB_CAB_CORE_DGSLUT110_PI_SLC0_lut_mdac1_MASK      0xfff00000
#define BCHP_AIF_WB_CAB_CORE_DGSLUT110_PI_SLC0_lut_mdac1_SHIFT     20
#define BCHP_AIF_WB_CAB_CORE_DGSLUT110_PI_SLC0_lut_mdac1_DEFAULT   0x00000000

/* AIF_WB_CAB_CORE :: DGSLUT110_PI_SLC0 :: lut_mdac2 [19:09] */
#define BCHP_AIF_WB_CAB_CORE_DGSLUT110_PI_SLC0_lut_mdac2_MASK      0x000ffe00
#define BCHP_AIF_WB_CAB_CORE_DGSLUT110_PI_SLC0_lut_mdac2_SHIFT     9
#define BCHP_AIF_WB_CAB_CORE_DGSLUT110_PI_SLC0_lut_mdac2_DEFAULT   0x00000000

/* AIF_WB_CAB_CORE :: DGSLUT110_PI_SLC0 :: lut_mdac3 [08:00] */
#define BCHP_AIF_WB_CAB_CORE_DGSLUT110_PI_SLC0_lut_mdac3_MASK      0x000001ff
#define BCHP_AIF_WB_CAB_CORE_DGSLUT110_PI_SLC0_lut_mdac3_SHIFT     0
#define BCHP_AIF_WB_CAB_CORE_DGSLUT110_PI_SLC0_lut_mdac3_DEFAULT   0x00000000

/***************************************************************************
 *DGSLUT101_PI_SLC0 - DGSLUT101_PI_SLC0
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: DGSLUT101_PI_SLC0 :: lut_mdac1 [31:20] */
#define BCHP_AIF_WB_CAB_CORE_DGSLUT101_PI_SLC0_lut_mdac1_MASK      0xfff00000
#define BCHP_AIF_WB_CAB_CORE_DGSLUT101_PI_SLC0_lut_mdac1_SHIFT     20
#define BCHP_AIF_WB_CAB_CORE_DGSLUT101_PI_SLC0_lut_mdac1_DEFAULT   0x00000000

/* AIF_WB_CAB_CORE :: DGSLUT101_PI_SLC0 :: lut_mdac2 [19:09] */
#define BCHP_AIF_WB_CAB_CORE_DGSLUT101_PI_SLC0_lut_mdac2_MASK      0x000ffe00
#define BCHP_AIF_WB_CAB_CORE_DGSLUT101_PI_SLC0_lut_mdac2_SHIFT     9
#define BCHP_AIF_WB_CAB_CORE_DGSLUT101_PI_SLC0_lut_mdac2_DEFAULT   0x00000000

/* AIF_WB_CAB_CORE :: DGSLUT101_PI_SLC0 :: lut_mdac3 [08:00] */
#define BCHP_AIF_WB_CAB_CORE_DGSLUT101_PI_SLC0_lut_mdac3_MASK      0x000001ff
#define BCHP_AIF_WB_CAB_CORE_DGSLUT101_PI_SLC0_lut_mdac3_SHIFT     0
#define BCHP_AIF_WB_CAB_CORE_DGSLUT101_PI_SLC0_lut_mdac3_DEFAULT   0x00000000

/***************************************************************************
 *DGSLUT100_PI_SLC0 - DGSLUT100_PI_SLC0
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: DGSLUT100_PI_SLC0 :: lut_mdac1 [31:20] */
#define BCHP_AIF_WB_CAB_CORE_DGSLUT100_PI_SLC0_lut_mdac1_MASK      0xfff00000
#define BCHP_AIF_WB_CAB_CORE_DGSLUT100_PI_SLC0_lut_mdac1_SHIFT     20
#define BCHP_AIF_WB_CAB_CORE_DGSLUT100_PI_SLC0_lut_mdac1_DEFAULT   0x00000000

/* AIF_WB_CAB_CORE :: DGSLUT100_PI_SLC0 :: lut_mdac2 [19:09] */
#define BCHP_AIF_WB_CAB_CORE_DGSLUT100_PI_SLC0_lut_mdac2_MASK      0x000ffe00
#define BCHP_AIF_WB_CAB_CORE_DGSLUT100_PI_SLC0_lut_mdac2_SHIFT     9
#define BCHP_AIF_WB_CAB_CORE_DGSLUT100_PI_SLC0_lut_mdac2_DEFAULT   0x00000000

/* AIF_WB_CAB_CORE :: DGSLUT100_PI_SLC0 :: lut_mdac3 [08:00] */
#define BCHP_AIF_WB_CAB_CORE_DGSLUT100_PI_SLC0_lut_mdac3_MASK      0x000001ff
#define BCHP_AIF_WB_CAB_CORE_DGSLUT100_PI_SLC0_lut_mdac3_SHIFT     0
#define BCHP_AIF_WB_CAB_CORE_DGSLUT100_PI_SLC0_lut_mdac3_DEFAULT   0x00000000

/***************************************************************************
 *DGSLUT011_PO_SLC0 - DGSLUT011_PO_SLC0
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: DGSLUT011_PO_SLC0 :: lut_mdac1 [31:20] */
#define BCHP_AIF_WB_CAB_CORE_DGSLUT011_PO_SLC0_lut_mdac1_MASK      0xfff00000
#define BCHP_AIF_WB_CAB_CORE_DGSLUT011_PO_SLC0_lut_mdac1_SHIFT     20
#define BCHP_AIF_WB_CAB_CORE_DGSLUT011_PO_SLC0_lut_mdac1_DEFAULT   0x00000000

/* AIF_WB_CAB_CORE :: DGSLUT011_PO_SLC0 :: lut_mdac2 [19:09] */
#define BCHP_AIF_WB_CAB_CORE_DGSLUT011_PO_SLC0_lut_mdac2_MASK      0x000ffe00
#define BCHP_AIF_WB_CAB_CORE_DGSLUT011_PO_SLC0_lut_mdac2_SHIFT     9
#define BCHP_AIF_WB_CAB_CORE_DGSLUT011_PO_SLC0_lut_mdac2_DEFAULT   0x00000000

/* AIF_WB_CAB_CORE :: DGSLUT011_PO_SLC0 :: lut_mdac3 [08:00] */
#define BCHP_AIF_WB_CAB_CORE_DGSLUT011_PO_SLC0_lut_mdac3_MASK      0x000001ff
#define BCHP_AIF_WB_CAB_CORE_DGSLUT011_PO_SLC0_lut_mdac3_SHIFT     0
#define BCHP_AIF_WB_CAB_CORE_DGSLUT011_PO_SLC0_lut_mdac3_DEFAULT   0x00000000

/***************************************************************************
 *DGSLUT010_PO_SLC0 - DGSLUT010_PO_SLC0
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: DGSLUT010_PO_SLC0 :: lut_mdac1 [31:20] */
#define BCHP_AIF_WB_CAB_CORE_DGSLUT010_PO_SLC0_lut_mdac1_MASK      0xfff00000
#define BCHP_AIF_WB_CAB_CORE_DGSLUT010_PO_SLC0_lut_mdac1_SHIFT     20
#define BCHP_AIF_WB_CAB_CORE_DGSLUT010_PO_SLC0_lut_mdac1_DEFAULT   0x00000000

/* AIF_WB_CAB_CORE :: DGSLUT010_PO_SLC0 :: lut_mdac2 [19:09] */
#define BCHP_AIF_WB_CAB_CORE_DGSLUT010_PO_SLC0_lut_mdac2_MASK      0x000ffe00
#define BCHP_AIF_WB_CAB_CORE_DGSLUT010_PO_SLC0_lut_mdac2_SHIFT     9
#define BCHP_AIF_WB_CAB_CORE_DGSLUT010_PO_SLC0_lut_mdac2_DEFAULT   0x00000000

/* AIF_WB_CAB_CORE :: DGSLUT010_PO_SLC0 :: lut_mdac3 [08:00] */
#define BCHP_AIF_WB_CAB_CORE_DGSLUT010_PO_SLC0_lut_mdac3_MASK      0x000001ff
#define BCHP_AIF_WB_CAB_CORE_DGSLUT010_PO_SLC0_lut_mdac3_SHIFT     0
#define BCHP_AIF_WB_CAB_CORE_DGSLUT010_PO_SLC0_lut_mdac3_DEFAULT   0x00000000

/***************************************************************************
 *DGSLUT001_PO_SLC0 - DGSLUT001_PO_SLC0
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: DGSLUT001_PO_SLC0 :: lut_mdac1 [31:20] */
#define BCHP_AIF_WB_CAB_CORE_DGSLUT001_PO_SLC0_lut_mdac1_MASK      0xfff00000
#define BCHP_AIF_WB_CAB_CORE_DGSLUT001_PO_SLC0_lut_mdac1_SHIFT     20
#define BCHP_AIF_WB_CAB_CORE_DGSLUT001_PO_SLC0_lut_mdac1_DEFAULT   0x00000000

/* AIF_WB_CAB_CORE :: DGSLUT001_PO_SLC0 :: lut_mdac2 [19:09] */
#define BCHP_AIF_WB_CAB_CORE_DGSLUT001_PO_SLC0_lut_mdac2_MASK      0x000ffe00
#define BCHP_AIF_WB_CAB_CORE_DGSLUT001_PO_SLC0_lut_mdac2_SHIFT     9
#define BCHP_AIF_WB_CAB_CORE_DGSLUT001_PO_SLC0_lut_mdac2_DEFAULT   0x00000000

/* AIF_WB_CAB_CORE :: DGSLUT001_PO_SLC0 :: lut_mdac3 [08:00] */
#define BCHP_AIF_WB_CAB_CORE_DGSLUT001_PO_SLC0_lut_mdac3_MASK      0x000001ff
#define BCHP_AIF_WB_CAB_CORE_DGSLUT001_PO_SLC0_lut_mdac3_SHIFT     0
#define BCHP_AIF_WB_CAB_CORE_DGSLUT001_PO_SLC0_lut_mdac3_DEFAULT   0x00000000

/***************************************************************************
 *DGSLUT000_PO_SLC0 - DGSLUT000_PO_SLC0
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: DGSLUT000_PO_SLC0 :: lut_mdac1 [31:20] */
#define BCHP_AIF_WB_CAB_CORE_DGSLUT000_PO_SLC0_lut_mdac1_MASK      0xfff00000
#define BCHP_AIF_WB_CAB_CORE_DGSLUT000_PO_SLC0_lut_mdac1_SHIFT     20
#define BCHP_AIF_WB_CAB_CORE_DGSLUT000_PO_SLC0_lut_mdac1_DEFAULT   0x00000000

/* AIF_WB_CAB_CORE :: DGSLUT000_PO_SLC0 :: lut_mdac2 [19:09] */
#define BCHP_AIF_WB_CAB_CORE_DGSLUT000_PO_SLC0_lut_mdac2_MASK      0x000ffe00
#define BCHP_AIF_WB_CAB_CORE_DGSLUT000_PO_SLC0_lut_mdac2_SHIFT     9
#define BCHP_AIF_WB_CAB_CORE_DGSLUT000_PO_SLC0_lut_mdac2_DEFAULT   0x00000000

/* AIF_WB_CAB_CORE :: DGSLUT000_PO_SLC0 :: lut_mdac3 [08:00] */
#define BCHP_AIF_WB_CAB_CORE_DGSLUT000_PO_SLC0_lut_mdac3_MASK      0x000001ff
#define BCHP_AIF_WB_CAB_CORE_DGSLUT000_PO_SLC0_lut_mdac3_SHIFT     0
#define BCHP_AIF_WB_CAB_CORE_DGSLUT000_PO_SLC0_lut_mdac3_DEFAULT   0x00000000

/***************************************************************************
 *DGSLUT111_PO_SLC0 - DGSLUT111_PO_SLC0
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: DGSLUT111_PO_SLC0 :: lut_mdac1 [31:20] */
#define BCHP_AIF_WB_CAB_CORE_DGSLUT111_PO_SLC0_lut_mdac1_MASK      0xfff00000
#define BCHP_AIF_WB_CAB_CORE_DGSLUT111_PO_SLC0_lut_mdac1_SHIFT     20
#define BCHP_AIF_WB_CAB_CORE_DGSLUT111_PO_SLC0_lut_mdac1_DEFAULT   0x00000000

/* AIF_WB_CAB_CORE :: DGSLUT111_PO_SLC0 :: lut_mdac2 [19:09] */
#define BCHP_AIF_WB_CAB_CORE_DGSLUT111_PO_SLC0_lut_mdac2_MASK      0x000ffe00
#define BCHP_AIF_WB_CAB_CORE_DGSLUT111_PO_SLC0_lut_mdac2_SHIFT     9
#define BCHP_AIF_WB_CAB_CORE_DGSLUT111_PO_SLC0_lut_mdac2_DEFAULT   0x00000000

/* AIF_WB_CAB_CORE :: DGSLUT111_PO_SLC0 :: lut_mdac3 [08:00] */
#define BCHP_AIF_WB_CAB_CORE_DGSLUT111_PO_SLC0_lut_mdac3_MASK      0x000001ff
#define BCHP_AIF_WB_CAB_CORE_DGSLUT111_PO_SLC0_lut_mdac3_SHIFT     0
#define BCHP_AIF_WB_CAB_CORE_DGSLUT111_PO_SLC0_lut_mdac3_DEFAULT   0x00000000

/***************************************************************************
 *DGSLUT110_PO_SLC0 - DGSLUT110_PO_SLC0
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: DGSLUT110_PO_SLC0 :: lut_mdac1 [31:20] */
#define BCHP_AIF_WB_CAB_CORE_DGSLUT110_PO_SLC0_lut_mdac1_MASK      0xfff00000
#define BCHP_AIF_WB_CAB_CORE_DGSLUT110_PO_SLC0_lut_mdac1_SHIFT     20
#define BCHP_AIF_WB_CAB_CORE_DGSLUT110_PO_SLC0_lut_mdac1_DEFAULT   0x00000000

/* AIF_WB_CAB_CORE :: DGSLUT110_PO_SLC0 :: lut_mdac2 [19:09] */
#define BCHP_AIF_WB_CAB_CORE_DGSLUT110_PO_SLC0_lut_mdac2_MASK      0x000ffe00
#define BCHP_AIF_WB_CAB_CORE_DGSLUT110_PO_SLC0_lut_mdac2_SHIFT     9
#define BCHP_AIF_WB_CAB_CORE_DGSLUT110_PO_SLC0_lut_mdac2_DEFAULT   0x00000000

/* AIF_WB_CAB_CORE :: DGSLUT110_PO_SLC0 :: lut_mdac3 [08:00] */
#define BCHP_AIF_WB_CAB_CORE_DGSLUT110_PO_SLC0_lut_mdac3_MASK      0x000001ff
#define BCHP_AIF_WB_CAB_CORE_DGSLUT110_PO_SLC0_lut_mdac3_SHIFT     0
#define BCHP_AIF_WB_CAB_CORE_DGSLUT110_PO_SLC0_lut_mdac3_DEFAULT   0x00000000

/***************************************************************************
 *DGSLUT101_PO_SLC0 - DGSLUT101_PO_SLC0
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: DGSLUT101_PO_SLC0 :: lut_mdac1 [31:20] */
#define BCHP_AIF_WB_CAB_CORE_DGSLUT101_PO_SLC0_lut_mdac1_MASK      0xfff00000
#define BCHP_AIF_WB_CAB_CORE_DGSLUT101_PO_SLC0_lut_mdac1_SHIFT     20
#define BCHP_AIF_WB_CAB_CORE_DGSLUT101_PO_SLC0_lut_mdac1_DEFAULT   0x00000000

/* AIF_WB_CAB_CORE :: DGSLUT101_PO_SLC0 :: lut_mdac2 [19:09] */
#define BCHP_AIF_WB_CAB_CORE_DGSLUT101_PO_SLC0_lut_mdac2_MASK      0x000ffe00
#define BCHP_AIF_WB_CAB_CORE_DGSLUT101_PO_SLC0_lut_mdac2_SHIFT     9
#define BCHP_AIF_WB_CAB_CORE_DGSLUT101_PO_SLC0_lut_mdac2_DEFAULT   0x00000000

/* AIF_WB_CAB_CORE :: DGSLUT101_PO_SLC0 :: lut_mdac3 [08:00] */
#define BCHP_AIF_WB_CAB_CORE_DGSLUT101_PO_SLC0_lut_mdac3_MASK      0x000001ff
#define BCHP_AIF_WB_CAB_CORE_DGSLUT101_PO_SLC0_lut_mdac3_SHIFT     0
#define BCHP_AIF_WB_CAB_CORE_DGSLUT101_PO_SLC0_lut_mdac3_DEFAULT   0x00000000

/***************************************************************************
 *DGSLUT100_PO_SLC0 - DGSLUT100_PO_SLC0
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: DGSLUT100_PO_SLC0 :: lut_mdac1 [31:20] */
#define BCHP_AIF_WB_CAB_CORE_DGSLUT100_PO_SLC0_lut_mdac1_MASK      0xfff00000
#define BCHP_AIF_WB_CAB_CORE_DGSLUT100_PO_SLC0_lut_mdac1_SHIFT     20
#define BCHP_AIF_WB_CAB_CORE_DGSLUT100_PO_SLC0_lut_mdac1_DEFAULT   0x00000000

/* AIF_WB_CAB_CORE :: DGSLUT100_PO_SLC0 :: lut_mdac2 [19:09] */
#define BCHP_AIF_WB_CAB_CORE_DGSLUT100_PO_SLC0_lut_mdac2_MASK      0x000ffe00
#define BCHP_AIF_WB_CAB_CORE_DGSLUT100_PO_SLC0_lut_mdac2_SHIFT     9
#define BCHP_AIF_WB_CAB_CORE_DGSLUT100_PO_SLC0_lut_mdac2_DEFAULT   0x00000000

/* AIF_WB_CAB_CORE :: DGSLUT100_PO_SLC0 :: lut_mdac3 [08:00] */
#define BCHP_AIF_WB_CAB_CORE_DGSLUT100_PO_SLC0_lut_mdac3_MASK      0x000001ff
#define BCHP_AIF_WB_CAB_CORE_DGSLUT100_PO_SLC0_lut_mdac3_SHIFT     0
#define BCHP_AIF_WB_CAB_CORE_DGSLUT100_PO_SLC0_lut_mdac3_DEFAULT   0x00000000

/***************************************************************************
 *DGSLMS_SLC0 - DGSLMS_SLC0
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: DGSLMS_SLC0 :: reserved_for_eco0 [31:30] */
#define BCHP_AIF_WB_CAB_CORE_DGSLMS_SLC0_reserved_for_eco0_MASK    0xc0000000
#define BCHP_AIF_WB_CAB_CORE_DGSLMS_SLC0_reserved_for_eco0_SHIFT   30
#define BCHP_AIF_WB_CAB_CORE_DGSLMS_SLC0_reserved_for_eco0_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: DGSLMS_SLC0 :: lms_din_sel [29:29] */
#define BCHP_AIF_WB_CAB_CORE_DGSLMS_SLC0_lms_din_sel_MASK          0x20000000
#define BCHP_AIF_WB_CAB_CORE_DGSLMS_SLC0_lms_din_sel_SHIFT         29
#define BCHP_AIF_WB_CAB_CORE_DGSLMS_SLC0_lms_din_sel_DEFAULT       0x00000001

/* AIF_WB_CAB_CORE :: DGSLMS_SLC0 :: rst_dc_en [28:28] */
#define BCHP_AIF_WB_CAB_CORE_DGSLMS_SLC0_rst_dc_en_MASK            0x10000000
#define BCHP_AIF_WB_CAB_CORE_DGSLMS_SLC0_rst_dc_en_SHIFT           28
#define BCHP_AIF_WB_CAB_CORE_DGSLMS_SLC0_rst_dc_en_DEFAULT         0x00000001

/* AIF_WB_CAB_CORE :: DGSLMS_SLC0 :: diff_sel [27:26] */
#define BCHP_AIF_WB_CAB_CORE_DGSLMS_SLC0_diff_sel_MASK             0x0c000000
#define BCHP_AIF_WB_CAB_CORE_DGSLMS_SLC0_diff_sel_SHIFT            26
#define BCHP_AIF_WB_CAB_CORE_DGSLMS_SLC0_diff_sel_DEFAULT          0x00000000

/* AIF_WB_CAB_CORE :: DGSLMS_SLC0 :: lms_pong [25:25] */
#define BCHP_AIF_WB_CAB_CORE_DGSLMS_SLC0_lms_pong_MASK             0x02000000
#define BCHP_AIF_WB_CAB_CORE_DGSLMS_SLC0_lms_pong_SHIFT            25
#define BCHP_AIF_WB_CAB_CORE_DGSLMS_SLC0_lms_pong_DEFAULT          0x00000001

/* AIF_WB_CAB_CORE :: DGSLMS_SLC0 :: lms_ping [24:24] */
#define BCHP_AIF_WB_CAB_CORE_DGSLMS_SLC0_lms_ping_MASK             0x01000000
#define BCHP_AIF_WB_CAB_CORE_DGSLMS_SLC0_lms_ping_SHIFT            24
#define BCHP_AIF_WB_CAB_CORE_DGSLMS_SLC0_lms_ping_DEFAULT          0x00000001

/* AIF_WB_CAB_CORE :: DGSLMS_SLC0 :: update1 [23:20] */
#define BCHP_AIF_WB_CAB_CORE_DGSLMS_SLC0_update1_MASK              0x00f00000
#define BCHP_AIF_WB_CAB_CORE_DGSLMS_SLC0_update1_SHIFT             20
#define BCHP_AIF_WB_CAB_CORE_DGSLMS_SLC0_update1_DEFAULT           0x00000000

/* AIF_WB_CAB_CORE :: DGSLMS_SLC0 :: main1 [19:18] */
#define BCHP_AIF_WB_CAB_CORE_DGSLMS_SLC0_main1_MASK                0x000c0000
#define BCHP_AIF_WB_CAB_CORE_DGSLMS_SLC0_main1_SHIFT               18
#define BCHP_AIF_WB_CAB_CORE_DGSLMS_SLC0_main1_DEFAULT             0x00000001

/* AIF_WB_CAB_CORE :: DGSLMS_SLC0 :: enable1 [17:17] */
#define BCHP_AIF_WB_CAB_CORE_DGSLMS_SLC0_enable1_MASK              0x00020000
#define BCHP_AIF_WB_CAB_CORE_DGSLMS_SLC0_enable1_SHIFT             17
#define BCHP_AIF_WB_CAB_CORE_DGSLMS_SLC0_enable1_DEFAULT           0x00000000

/* AIF_WB_CAB_CORE :: DGSLMS_SLC0 :: reset_dgs1 [16:16] */
#define BCHP_AIF_WB_CAB_CORE_DGSLMS_SLC0_reset_dgs1_MASK           0x00010000
#define BCHP_AIF_WB_CAB_CORE_DGSLMS_SLC0_reset_dgs1_SHIFT          16
#define BCHP_AIF_WB_CAB_CORE_DGSLMS_SLC0_reset_dgs1_DEFAULT        0x00000000

/* AIF_WB_CAB_CORE :: DGSLMS_SLC0 :: update2 [15:12] */
#define BCHP_AIF_WB_CAB_CORE_DGSLMS_SLC0_update2_MASK              0x0000f000
#define BCHP_AIF_WB_CAB_CORE_DGSLMS_SLC0_update2_SHIFT             12
#define BCHP_AIF_WB_CAB_CORE_DGSLMS_SLC0_update2_DEFAULT           0x00000000

/* AIF_WB_CAB_CORE :: DGSLMS_SLC0 :: main2 [11:10] */
#define BCHP_AIF_WB_CAB_CORE_DGSLMS_SLC0_main2_MASK                0x00000c00
#define BCHP_AIF_WB_CAB_CORE_DGSLMS_SLC0_main2_SHIFT               10
#define BCHP_AIF_WB_CAB_CORE_DGSLMS_SLC0_main2_DEFAULT             0x00000001

/* AIF_WB_CAB_CORE :: DGSLMS_SLC0 :: enable2 [09:09] */
#define BCHP_AIF_WB_CAB_CORE_DGSLMS_SLC0_enable2_MASK              0x00000200
#define BCHP_AIF_WB_CAB_CORE_DGSLMS_SLC0_enable2_SHIFT             9
#define BCHP_AIF_WB_CAB_CORE_DGSLMS_SLC0_enable2_DEFAULT           0x00000000

/* AIF_WB_CAB_CORE :: DGSLMS_SLC0 :: reset_dgs2 [08:08] */
#define BCHP_AIF_WB_CAB_CORE_DGSLMS_SLC0_reset_dgs2_MASK           0x00000100
#define BCHP_AIF_WB_CAB_CORE_DGSLMS_SLC0_reset_dgs2_SHIFT          8
#define BCHP_AIF_WB_CAB_CORE_DGSLMS_SLC0_reset_dgs2_DEFAULT        0x00000000

/* AIF_WB_CAB_CORE :: DGSLMS_SLC0 :: update3 [07:04] */
#define BCHP_AIF_WB_CAB_CORE_DGSLMS_SLC0_update3_MASK              0x000000f0
#define BCHP_AIF_WB_CAB_CORE_DGSLMS_SLC0_update3_SHIFT             4
#define BCHP_AIF_WB_CAB_CORE_DGSLMS_SLC0_update3_DEFAULT           0x00000000

/* AIF_WB_CAB_CORE :: DGSLMS_SLC0 :: main3 [03:02] */
#define BCHP_AIF_WB_CAB_CORE_DGSLMS_SLC0_main3_MASK                0x0000000c
#define BCHP_AIF_WB_CAB_CORE_DGSLMS_SLC0_main3_SHIFT               2
#define BCHP_AIF_WB_CAB_CORE_DGSLMS_SLC0_main3_DEFAULT             0x00000001

/* AIF_WB_CAB_CORE :: DGSLMS_SLC0 :: enable3 [01:01] */
#define BCHP_AIF_WB_CAB_CORE_DGSLMS_SLC0_enable3_MASK              0x00000002
#define BCHP_AIF_WB_CAB_CORE_DGSLMS_SLC0_enable3_SHIFT             1
#define BCHP_AIF_WB_CAB_CORE_DGSLMS_SLC0_enable3_DEFAULT           0x00000000

/* AIF_WB_CAB_CORE :: DGSLMS_SLC0 :: reset_dgs3 [00:00] */
#define BCHP_AIF_WB_CAB_CORE_DGSLMS_SLC0_reset_dgs3_MASK           0x00000001
#define BCHP_AIF_WB_CAB_CORE_DGSLMS_SLC0_reset_dgs3_SHIFT          0
#define BCHP_AIF_WB_CAB_CORE_DGSLMS_SLC0_reset_dgs3_DEFAULT        0x00000000

/***************************************************************************
 *DGSBGLMS_SLC0 - DGSBGLMS_SLC0
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: DGSBGLMS_SLC0 :: reserved_for_eco0 [31:08] */
#define BCHP_AIF_WB_CAB_CORE_DGSBGLMS_SLC0_reserved_for_eco0_MASK  0xffffff00
#define BCHP_AIF_WB_CAB_CORE_DGSBGLMS_SLC0_reserved_for_eco0_SHIFT 8
#define BCHP_AIF_WB_CAB_CORE_DGSBGLMS_SLC0_reserved_for_eco0_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: DGSBGLMS_SLC0 :: png_lms_en [07:07] */
#define BCHP_AIF_WB_CAB_CORE_DGSBGLMS_SLC0_png_lms_en_MASK         0x00000080
#define BCHP_AIF_WB_CAB_CORE_DGSBGLMS_SLC0_png_lms_en_SHIFT        7
#define BCHP_AIF_WB_CAB_CORE_DGSBGLMS_SLC0_png_lms_en_DEFAULT      0x00000000

/* AIF_WB_CAB_CORE :: DGSBGLMS_SLC0 :: bg_interval [06:02] */
#define BCHP_AIF_WB_CAB_CORE_DGSBGLMS_SLC0_bg_interval_MASK        0x0000007c
#define BCHP_AIF_WB_CAB_CORE_DGSBGLMS_SLC0_bg_interval_SHIFT       2
#define BCHP_AIF_WB_CAB_CORE_DGSBGLMS_SLC0_bg_interval_DEFAULT     0x00000010

/* AIF_WB_CAB_CORE :: DGSBGLMS_SLC0 :: pn_inv [01:01] */
#define BCHP_AIF_WB_CAB_CORE_DGSBGLMS_SLC0_pn_inv_MASK             0x00000002
#define BCHP_AIF_WB_CAB_CORE_DGSBGLMS_SLC0_pn_inv_SHIFT            1
#define BCHP_AIF_WB_CAB_CORE_DGSBGLMS_SLC0_pn_inv_DEFAULT          0x00000000

/* AIF_WB_CAB_CORE :: DGSBGLMS_SLC0 :: bg_lms_en [00:00] */
#define BCHP_AIF_WB_CAB_CORE_DGSBGLMS_SLC0_bg_lms_en_MASK          0x00000001
#define BCHP_AIF_WB_CAB_CORE_DGSBGLMS_SLC0_bg_lms_en_SHIFT         0
#define BCHP_AIF_WB_CAB_CORE_DGSBGLMS_SLC0_bg_lms_en_DEFAULT       0x00000000

/***************************************************************************
 *DGSLMSMU_SLC0 - DGSLMSMU_SLC0
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: DGSLMSMU_SLC0 :: reserved_for_eco0 [31:28] */
#define BCHP_AIF_WB_CAB_CORE_DGSLMSMU_SLC0_reserved_for_eco0_MASK  0xf0000000
#define BCHP_AIF_WB_CAB_CORE_DGSLMSMU_SLC0_reserved_for_eco0_SHIFT 28
#define BCHP_AIF_WB_CAB_CORE_DGSLMSMU_SLC0_reserved_for_eco0_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: DGSLMSMU_SLC0 :: dc_mu [27:24] */
#define BCHP_AIF_WB_CAB_CORE_DGSLMSMU_SLC0_dc_mu_MASK              0x0f000000
#define BCHP_AIF_WB_CAB_CORE_DGSLMSMU_SLC0_dc_mu_SHIFT             24
#define BCHP_AIF_WB_CAB_CORE_DGSLMSMU_SLC0_dc_mu_DEFAULT           0x00000000

/* AIF_WB_CAB_CORE :: DGSLMSMU_SLC0 :: main_mu1 [23:20] */
#define BCHP_AIF_WB_CAB_CORE_DGSLMSMU_SLC0_main_mu1_MASK           0x00f00000
#define BCHP_AIF_WB_CAB_CORE_DGSLMSMU_SLC0_main_mu1_SHIFT          20
#define BCHP_AIF_WB_CAB_CORE_DGSLMSMU_SLC0_main_mu1_DEFAULT        0x00000000

/* AIF_WB_CAB_CORE :: DGSLMSMU_SLC0 :: mu1 [19:16] */
#define BCHP_AIF_WB_CAB_CORE_DGSLMSMU_SLC0_mu1_MASK                0x000f0000
#define BCHP_AIF_WB_CAB_CORE_DGSLMSMU_SLC0_mu1_SHIFT               16
#define BCHP_AIF_WB_CAB_CORE_DGSLMSMU_SLC0_mu1_DEFAULT             0x00000000

/* AIF_WB_CAB_CORE :: DGSLMSMU_SLC0 :: main_mu2 [15:12] */
#define BCHP_AIF_WB_CAB_CORE_DGSLMSMU_SLC0_main_mu2_MASK           0x0000f000
#define BCHP_AIF_WB_CAB_CORE_DGSLMSMU_SLC0_main_mu2_SHIFT          12
#define BCHP_AIF_WB_CAB_CORE_DGSLMSMU_SLC0_main_mu2_DEFAULT        0x00000000

/* AIF_WB_CAB_CORE :: DGSLMSMU_SLC0 :: mu2 [11:08] */
#define BCHP_AIF_WB_CAB_CORE_DGSLMSMU_SLC0_mu2_MASK                0x00000f00
#define BCHP_AIF_WB_CAB_CORE_DGSLMSMU_SLC0_mu2_SHIFT               8
#define BCHP_AIF_WB_CAB_CORE_DGSLMSMU_SLC0_mu2_DEFAULT             0x00000000

/* AIF_WB_CAB_CORE :: DGSLMSMU_SLC0 :: main_mu3 [07:04] */
#define BCHP_AIF_WB_CAB_CORE_DGSLMSMU_SLC0_main_mu3_MASK           0x000000f0
#define BCHP_AIF_WB_CAB_CORE_DGSLMSMU_SLC0_main_mu3_SHIFT          4
#define BCHP_AIF_WB_CAB_CORE_DGSLMSMU_SLC0_main_mu3_DEFAULT        0x00000000

/* AIF_WB_CAB_CORE :: DGSLMSMU_SLC0 :: mu3 [03:00] */
#define BCHP_AIF_WB_CAB_CORE_DGSLMSMU_SLC0_mu3_MASK                0x0000000f
#define BCHP_AIF_WB_CAB_CORE_DGSLMSMU_SLC0_mu3_SHIFT               0
#define BCHP_AIF_WB_CAB_CORE_DGSLMSMU_SLC0_mu3_DEFAULT             0x00000000

/***************************************************************************
 *DGSCOEFD_SLC0 - Digisum2 mdac compensation equalizer coefficient data
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: DGSCOEFD_SLC0 :: reserved0 [31:28] */
#define BCHP_AIF_WB_CAB_CORE_DGSCOEFD_SLC0_reserved0_MASK          0xf0000000
#define BCHP_AIF_WB_CAB_CORE_DGSCOEFD_SLC0_reserved0_SHIFT         28

/* AIF_WB_CAB_CORE :: DGSCOEFD_SLC0 :: dgscoefd [27:00] */
#define BCHP_AIF_WB_CAB_CORE_DGSCOEFD_SLC0_dgscoefd_MASK           0x0fffffff
#define BCHP_AIF_WB_CAB_CORE_DGSCOEFD_SLC0_dgscoefd_SHIFT          0
#define BCHP_AIF_WB_CAB_CORE_DGSCOEFD_SLC0_dgscoefd_DEFAULT        0x00000000

/***************************************************************************
 *DGSCOEFA_SLC0 - Digisum2 mdac compensation equalizer coefficient address
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: DGSCOEFA_SLC0 :: reserved0 [31:04] */
#define BCHP_AIF_WB_CAB_CORE_DGSCOEFA_SLC0_reserved0_MASK          0xfffffff0
#define BCHP_AIF_WB_CAB_CORE_DGSCOEFA_SLC0_reserved0_SHIFT         4

/* AIF_WB_CAB_CORE :: DGSCOEFA_SLC0 :: dgscoefa [03:00] */
#define BCHP_AIF_WB_CAB_CORE_DGSCOEFA_SLC0_dgscoefa_MASK           0x0000000f
#define BCHP_AIF_WB_CAB_CORE_DGSCOEFA_SLC0_dgscoefa_SHIFT          0
#define BCHP_AIF_WB_CAB_CORE_DGSCOEFA_SLC0_dgscoefa_DEFAULT        0x00000000

/***************************************************************************
 *DGSCOEFEN_SLC0 - DGSCOEFEN_SLC0
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: DGSCOEFEN_SLC0 :: reserved0 [31:04] */
#define BCHP_AIF_WB_CAB_CORE_DGSCOEFEN_SLC0_reserved0_MASK         0xfffffff0
#define BCHP_AIF_WB_CAB_CORE_DGSCOEFEN_SLC0_reserved0_SHIFT        4

/* AIF_WB_CAB_CORE :: DGSCOEFEN_SLC0 :: dgscoef_capture [03:03] */
#define BCHP_AIF_WB_CAB_CORE_DGSCOEFEN_SLC0_dgscoef_capture_MASK   0x00000008
#define BCHP_AIF_WB_CAB_CORE_DGSCOEFEN_SLC0_dgscoef_capture_SHIFT  3
#define BCHP_AIF_WB_CAB_CORE_DGSCOEFEN_SLC0_dgscoef_capture_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: DGSCOEFEN_SLC0 :: dgscoef_load_en [02:02] */
#define BCHP_AIF_WB_CAB_CORE_DGSCOEFEN_SLC0_dgscoef_load_en_MASK   0x00000004
#define BCHP_AIF_WB_CAB_CORE_DGSCOEFEN_SLC0_dgscoef_load_en_SHIFT  2
#define BCHP_AIF_WB_CAB_CORE_DGSCOEFEN_SLC0_dgscoef_load_en_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: DGSCOEFEN_SLC0 :: dgscoef_sel [01:00] */
#define BCHP_AIF_WB_CAB_CORE_DGSCOEFEN_SLC0_dgscoef_sel_MASK       0x00000003
#define BCHP_AIF_WB_CAB_CORE_DGSCOEFEN_SLC0_dgscoef_sel_SHIFT      0
#define BCHP_AIF_WB_CAB_CORE_DGSCOEFEN_SLC0_dgscoef_sel_DEFAULT    0x00000000

/***************************************************************************
 *MDACSA_SLC0 - MDACSA_SLC0
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: MDACSA_SLC0 :: reserved0 [31:07] */
#define BCHP_AIF_WB_CAB_CORE_MDACSA_SLC0_reserved0_MASK            0xffffff80
#define BCHP_AIF_WB_CAB_CORE_MDACSA_SLC0_reserved0_SHIFT           7

/* AIF_WB_CAB_CORE :: MDACSA_SLC0 :: sa_in_sel [06:02] */
#define BCHP_AIF_WB_CAB_CORE_MDACSA_SLC0_sa_in_sel_MASK            0x0000007c
#define BCHP_AIF_WB_CAB_CORE_MDACSA_SLC0_sa_in_sel_SHIFT           2
#define BCHP_AIF_WB_CAB_CORE_MDACSA_SLC0_sa_in_sel_DEFAULT         0x00000000

/* AIF_WB_CAB_CORE :: MDACSA_SLC0 :: sa_enable [01:01] */
#define BCHP_AIF_WB_CAB_CORE_MDACSA_SLC0_sa_enable_MASK            0x00000002
#define BCHP_AIF_WB_CAB_CORE_MDACSA_SLC0_sa_enable_SHIFT           1
#define BCHP_AIF_WB_CAB_CORE_MDACSA_SLC0_sa_enable_DEFAULT         0x00000000

/* AIF_WB_CAB_CORE :: MDACSA_SLC0 :: sa_clear [00:00] */
#define BCHP_AIF_WB_CAB_CORE_MDACSA_SLC0_sa_clear_MASK             0x00000001
#define BCHP_AIF_WB_CAB_CORE_MDACSA_SLC0_sa_clear_SHIFT            0
#define BCHP_AIF_WB_CAB_CORE_MDACSA_SLC0_sa_clear_DEFAULT          0x00000000

/***************************************************************************
 *MDACSADU_SLC0 - MDAC Signature Analyzer Duration
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: MDACSADU_SLC0 :: reserved0 [31:24] */
#define BCHP_AIF_WB_CAB_CORE_MDACSADU_SLC0_reserved0_MASK          0xff000000
#define BCHP_AIF_WB_CAB_CORE_MDACSADU_SLC0_reserved0_SHIFT         24

/* AIF_WB_CAB_CORE :: MDACSADU_SLC0 :: sa_duration [23:00] */
#define BCHP_AIF_WB_CAB_CORE_MDACSADU_SLC0_sa_duration_MASK        0x00ffffff
#define BCHP_AIF_WB_CAB_CORE_MDACSADU_SLC0_sa_duration_SHIFT       0
#define BCHP_AIF_WB_CAB_CORE_MDACSADU_SLC0_sa_duration_DEFAULT     0x00000000

/***************************************************************************
 *MDACSAOUT_SLC0 - MDAC Signature Analyzer Output
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: MDACSAOUT_SLC0 :: sa_out [31:00] */
#define BCHP_AIF_WB_CAB_CORE_MDACSAOUT_SLC0_sa_out_MASK            0xffffffff
#define BCHP_AIF_WB_CAB_CORE_MDACSAOUT_SLC0_sa_out_SHIFT           0
#define BCHP_AIF_WB_CAB_CORE_MDACSAOUT_SLC0_sa_out_DEFAULT         0x00000001

/***************************************************************************
 *MDACSASTS - MDAC Signature Analyzer Done Status Slice 0
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: MDACSASTS :: reserved0 [31:01] */
#define BCHP_AIF_WB_CAB_CORE_MDACSASTS_reserved0_MASK              0xfffffffe
#define BCHP_AIF_WB_CAB_CORE_MDACSASTS_reserved0_SHIFT             1

/* AIF_WB_CAB_CORE :: MDACSASTS :: sa_done_slc0 [00:00] */
#define BCHP_AIF_WB_CAB_CORE_MDACSASTS_sa_done_slc0_MASK           0x00000001
#define BCHP_AIF_WB_CAB_CORE_MDACSASTS_sa_done_slc0_SHIFT          0
#define BCHP_AIF_WB_CAB_CORE_MDACSASTS_sa_done_slc0_DEFAULT        0x00000000

/***************************************************************************
 *CORRINSEL - Correlator Input select
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: CORRINSEL :: reserved0 [31:02] */
#define BCHP_AIF_WB_CAB_CORE_CORRINSEL_reserved0_MASK              0xfffffffc
#define BCHP_AIF_WB_CAB_CORE_CORRINSEL_reserved0_SHIFT             2

/* AIF_WB_CAB_CORE :: CORRINSEL :: corr_in_sel [01:00] */
#define BCHP_AIF_WB_CAB_CORE_CORRINSEL_corr_in_sel_MASK            0x00000003
#define BCHP_AIF_WB_CAB_CORE_CORRINSEL_corr_in_sel_SHIFT           0
#define BCHP_AIF_WB_CAB_CORE_CORRINSEL_corr_in_sel_DEFAULT         0x00000000

/***************************************************************************
 *CORRCTL - CORRCTL
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: CORRCTL :: reserved0 [31:05] */
#define BCHP_AIF_WB_CAB_CORE_CORRCTL_reserved0_MASK                0xffffffe0
#define BCHP_AIF_WB_CAB_CORE_CORRCTL_reserved0_SHIFT               5

/* AIF_WB_CAB_CORE :: CORRCTL :: mixer_round [04:04] */
#define BCHP_AIF_WB_CAB_CORE_CORRCTL_mixer_round_MASK              0x00000010
#define BCHP_AIF_WB_CAB_CORE_CORRCTL_mixer_round_SHIFT             4
#define BCHP_AIF_WB_CAB_CORE_CORRCTL_mixer_round_DEFAULT           0x00000000

/* AIF_WB_CAB_CORE :: CORRCTL :: mixer_bypass [03:03] */
#define BCHP_AIF_WB_CAB_CORE_CORRCTL_mixer_bypass_MASK             0x00000008
#define BCHP_AIF_WB_CAB_CORE_CORRCTL_mixer_bypass_SHIFT            3
#define BCHP_AIF_WB_CAB_CORE_CORRCTL_mixer_bypass_DEFAULT          0x00000000

/* AIF_WB_CAB_CORE :: CORRCTL :: ddfs_dither [02:02] */
#define BCHP_AIF_WB_CAB_CORE_CORRCTL_ddfs_dither_MASK              0x00000004
#define BCHP_AIF_WB_CAB_CORE_CORRCTL_ddfs_dither_SHIFT             2
#define BCHP_AIF_WB_CAB_CORE_CORRCTL_ddfs_dither_DEFAULT           0x00000000

/* AIF_WB_CAB_CORE :: CORRCTL :: start [01:01] */
#define BCHP_AIF_WB_CAB_CORE_CORRCTL_start_MASK                    0x00000002
#define BCHP_AIF_WB_CAB_CORE_CORRCTL_start_SHIFT                   1
#define BCHP_AIF_WB_CAB_CORE_CORRCTL_start_DEFAULT                 0x00000000

/* AIF_WB_CAB_CORE :: CORRCTL :: clear [00:00] */
#define BCHP_AIF_WB_CAB_CORE_CORRCTL_clear_MASK                    0x00000001
#define BCHP_AIF_WB_CAB_CORE_CORRCTL_clear_SHIFT                   0
#define BCHP_AIF_WB_CAB_CORE_CORRCTL_clear_DEFAULT                 0x00000001

/***************************************************************************
 *CORRFCW - Correlator DDFS FCW
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: CORRFCW :: fcw [31:00] */
#define BCHP_AIF_WB_CAB_CORE_CORRFCW_fcw_MASK                      0xffffffff
#define BCHP_AIF_WB_CAB_CORE_CORRFCW_fcw_SHIFT                     0
#define BCHP_AIF_WB_CAB_CORE_CORRFCW_fcw_DEFAULT                   0x827715b0

/***************************************************************************
 *CORRTHR - Correlator DDFS THR
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: CORRTHR :: fcw [31:00] */
#define BCHP_AIF_WB_CAB_CORE_CORRTHR_fcw_MASK                      0xffffffff
#define BCHP_AIF_WB_CAB_CORE_CORRTHR_fcw_SHIFT                     0
#define BCHP_AIF_WB_CAB_CORE_CORRTHR_fcw_DEFAULT                   0xfffffea6

/***************************************************************************
 *CORRFCWEN - Correlator FCW and THR load enable. Toggle this bit when finish writing both fcw and thr to take effect.
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: CORRFCWEN :: reserved0 [31:01] */
#define BCHP_AIF_WB_CAB_CORE_CORRFCWEN_reserved0_MASK              0xfffffffe
#define BCHP_AIF_WB_CAB_CORE_CORRFCWEN_reserved0_SHIFT             1

/* AIF_WB_CAB_CORE :: CORRFCWEN :: corr_fcw_load_en [00:00] */
#define BCHP_AIF_WB_CAB_CORE_CORRFCWEN_corr_fcw_load_en_MASK       0x00000001
#define BCHP_AIF_WB_CAB_CORE_CORRFCWEN_corr_fcw_load_en_SHIFT      0
#define BCHP_AIF_WB_CAB_CORE_CORRFCWEN_corr_fcw_load_en_DEFAULT    0x00000000

/***************************************************************************
 *CORRLEN0 - Correlator Accumulation Duration Bits [31:0]
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: CORRLEN0 :: duration [31:00] */
#define BCHP_AIF_WB_CAB_CORE_CORRLEN0_duration_MASK                0xffffffff
#define BCHP_AIF_WB_CAB_CORE_CORRLEN0_duration_SHIFT               0
#define BCHP_AIF_WB_CAB_CORE_CORRLEN0_duration_DEFAULT             0x00000000

/***************************************************************************
 *CORRLEN1 - Correlator Accumulation Duration Bits [35:32]
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: CORRLEN1 :: reserved0 [31:04] */
#define BCHP_AIF_WB_CAB_CORE_CORRLEN1_reserved0_MASK               0xfffffff0
#define BCHP_AIF_WB_CAB_CORE_CORRLEN1_reserved0_SHIFT              4

/* AIF_WB_CAB_CORE :: CORRLEN1 :: duration [03:00] */
#define BCHP_AIF_WB_CAB_CORE_CORRLEN1_duration_MASK                0x0000000f
#define BCHP_AIF_WB_CAB_CORE_CORRLEN1_duration_SHIFT               0
#define BCHP_AIF_WB_CAB_CORE_CORRLEN1_duration_DEFAULT             0x00000000

/***************************************************************************
 *CORRI0_DMX0_PI_SLC0 - Correlator Demux Path 0, Ping Lane, Slice 0 I output bits [31:0]
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: CORRI0_DMX0_PI_SLC0 :: corri [31:00] */
#define BCHP_AIF_WB_CAB_CORE_CORRI0_DMX0_PI_SLC0_corri_MASK        0xffffffff
#define BCHP_AIF_WB_CAB_CORE_CORRI0_DMX0_PI_SLC0_corri_SHIFT       0
#define BCHP_AIF_WB_CAB_CORE_CORRI0_DMX0_PI_SLC0_corri_DEFAULT     0x00000000

/***************************************************************************
 *CORRI1_DMX0_PI_SLC0 - Correlator Demux Path 0, Ping Lane, Slice 0 I output bits [62:32]
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: CORRI1_DMX0_PI_SLC0 :: reserved0 [31:31] */
#define BCHP_AIF_WB_CAB_CORE_CORRI1_DMX0_PI_SLC0_reserved0_MASK    0x80000000
#define BCHP_AIF_WB_CAB_CORE_CORRI1_DMX0_PI_SLC0_reserved0_SHIFT   31

/* AIF_WB_CAB_CORE :: CORRI1_DMX0_PI_SLC0 :: corri [30:00] */
#define BCHP_AIF_WB_CAB_CORE_CORRI1_DMX0_PI_SLC0_corri_MASK        0x7fffffff
#define BCHP_AIF_WB_CAB_CORE_CORRI1_DMX0_PI_SLC0_corri_SHIFT       0
#define BCHP_AIF_WB_CAB_CORE_CORRI1_DMX0_PI_SLC0_corri_DEFAULT     0x00000000

/***************************************************************************
 *CORRI0_DMX0_PO_SLC0 - Correlator Demux Path 0, Pong Lane, Slice 0 I output bits [31:0]
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: CORRI0_DMX0_PO_SLC0 :: corri [31:00] */
#define BCHP_AIF_WB_CAB_CORE_CORRI0_DMX0_PO_SLC0_corri_MASK        0xffffffff
#define BCHP_AIF_WB_CAB_CORE_CORRI0_DMX0_PO_SLC0_corri_SHIFT       0
#define BCHP_AIF_WB_CAB_CORE_CORRI0_DMX0_PO_SLC0_corri_DEFAULT     0x00000000

/***************************************************************************
 *CORRI1_DMX0_PO_SLC0 - Correlator Demux Path 0, Pong Lane, Slice 0 I output bits [62:32]
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: CORRI1_DMX0_PO_SLC0 :: reserved0 [31:31] */
#define BCHP_AIF_WB_CAB_CORE_CORRI1_DMX0_PO_SLC0_reserved0_MASK    0x80000000
#define BCHP_AIF_WB_CAB_CORE_CORRI1_DMX0_PO_SLC0_reserved0_SHIFT   31

/* AIF_WB_CAB_CORE :: CORRI1_DMX0_PO_SLC0 :: corri [30:00] */
#define BCHP_AIF_WB_CAB_CORE_CORRI1_DMX0_PO_SLC0_corri_MASK        0x7fffffff
#define BCHP_AIF_WB_CAB_CORE_CORRI1_DMX0_PO_SLC0_corri_SHIFT       0
#define BCHP_AIF_WB_CAB_CORE_CORRI1_DMX0_PO_SLC0_corri_DEFAULT     0x00000000

/***************************************************************************
 *CORRI0_DMX1_PI_SLC0 - Correlator Demux Path 1, Ping Lane, Slice 0 I output bits [31:0]
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: CORRI0_DMX1_PI_SLC0 :: corri [31:00] */
#define BCHP_AIF_WB_CAB_CORE_CORRI0_DMX1_PI_SLC0_corri_MASK        0xffffffff
#define BCHP_AIF_WB_CAB_CORE_CORRI0_DMX1_PI_SLC0_corri_SHIFT       0
#define BCHP_AIF_WB_CAB_CORE_CORRI0_DMX1_PI_SLC0_corri_DEFAULT     0x00000000

/***************************************************************************
 *CORRI1_DMX1_PI_SLC0 - Correlator Demux Path 1, Ping Lane, Slice 0 I output bits [62:32]
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: CORRI1_DMX1_PI_SLC0 :: reserved0 [31:31] */
#define BCHP_AIF_WB_CAB_CORE_CORRI1_DMX1_PI_SLC0_reserved0_MASK    0x80000000
#define BCHP_AIF_WB_CAB_CORE_CORRI1_DMX1_PI_SLC0_reserved0_SHIFT   31

/* AIF_WB_CAB_CORE :: CORRI1_DMX1_PI_SLC0 :: corri [30:00] */
#define BCHP_AIF_WB_CAB_CORE_CORRI1_DMX1_PI_SLC0_corri_MASK        0x7fffffff
#define BCHP_AIF_WB_CAB_CORE_CORRI1_DMX1_PI_SLC0_corri_SHIFT       0
#define BCHP_AIF_WB_CAB_CORE_CORRI1_DMX1_PI_SLC0_corri_DEFAULT     0x00000000

/***************************************************************************
 *CORRI0_DMX1_PO_SLC0 - Correlator Demux Path 1, Pong Lane, Slice 0 I output bits [31:0]
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: CORRI0_DMX1_PO_SLC0 :: corri [31:00] */
#define BCHP_AIF_WB_CAB_CORE_CORRI0_DMX1_PO_SLC0_corri_MASK        0xffffffff
#define BCHP_AIF_WB_CAB_CORE_CORRI0_DMX1_PO_SLC0_corri_SHIFT       0
#define BCHP_AIF_WB_CAB_CORE_CORRI0_DMX1_PO_SLC0_corri_DEFAULT     0x00000000

/***************************************************************************
 *CORRI1_DMX1_PO_SLC0 - Correlator Demux Path 1, Pong Lane, Slice 0 I output bits [62:32]
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: CORRI1_DMX1_PO_SLC0 :: reserved0 [31:31] */
#define BCHP_AIF_WB_CAB_CORE_CORRI1_DMX1_PO_SLC0_reserved0_MASK    0x80000000
#define BCHP_AIF_WB_CAB_CORE_CORRI1_DMX1_PO_SLC0_reserved0_SHIFT   31

/* AIF_WB_CAB_CORE :: CORRI1_DMX1_PO_SLC0 :: corri [30:00] */
#define BCHP_AIF_WB_CAB_CORE_CORRI1_DMX1_PO_SLC0_corri_MASK        0x7fffffff
#define BCHP_AIF_WB_CAB_CORE_CORRI1_DMX1_PO_SLC0_corri_SHIFT       0
#define BCHP_AIF_WB_CAB_CORE_CORRI1_DMX1_PO_SLC0_corri_DEFAULT     0x00000000

/***************************************************************************
 *CORRI0_DMX2_PI_SLC0 - Correlator Demux Path 2, Ping Lane, Slice 0 I output bits [31:0]
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: CORRI0_DMX2_PI_SLC0 :: corri [31:00] */
#define BCHP_AIF_WB_CAB_CORE_CORRI0_DMX2_PI_SLC0_corri_MASK        0xffffffff
#define BCHP_AIF_WB_CAB_CORE_CORRI0_DMX2_PI_SLC0_corri_SHIFT       0
#define BCHP_AIF_WB_CAB_CORE_CORRI0_DMX2_PI_SLC0_corri_DEFAULT     0x00000000

/***************************************************************************
 *CORRI1_DMX2_PI_SLC0 - Correlator Demux Path 2, Ping Lane, Slice 0 I output bits [62:32]
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: CORRI1_DMX2_PI_SLC0 :: reserved0 [31:31] */
#define BCHP_AIF_WB_CAB_CORE_CORRI1_DMX2_PI_SLC0_reserved0_MASK    0x80000000
#define BCHP_AIF_WB_CAB_CORE_CORRI1_DMX2_PI_SLC0_reserved0_SHIFT   31

/* AIF_WB_CAB_CORE :: CORRI1_DMX2_PI_SLC0 :: corri [30:00] */
#define BCHP_AIF_WB_CAB_CORE_CORRI1_DMX2_PI_SLC0_corri_MASK        0x7fffffff
#define BCHP_AIF_WB_CAB_CORE_CORRI1_DMX2_PI_SLC0_corri_SHIFT       0
#define BCHP_AIF_WB_CAB_CORE_CORRI1_DMX2_PI_SLC0_corri_DEFAULT     0x00000000

/***************************************************************************
 *CORRI0_DMX2_PO_SLC0 - Correlator Demux Path 2, Pong Lane, Slice 0 I output bits [31:0]
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: CORRI0_DMX2_PO_SLC0 :: corri [31:00] */
#define BCHP_AIF_WB_CAB_CORE_CORRI0_DMX2_PO_SLC0_corri_MASK        0xffffffff
#define BCHP_AIF_WB_CAB_CORE_CORRI0_DMX2_PO_SLC0_corri_SHIFT       0
#define BCHP_AIF_WB_CAB_CORE_CORRI0_DMX2_PO_SLC0_corri_DEFAULT     0x00000000

/***************************************************************************
 *CORRI1_DMX2_PO_SLC0 - Correlator Demux Path 2, Pong Lane, Slice 0 I output bits [62:32]
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: CORRI1_DMX2_PO_SLC0 :: reserved0 [31:31] */
#define BCHP_AIF_WB_CAB_CORE_CORRI1_DMX2_PO_SLC0_reserved0_MASK    0x80000000
#define BCHP_AIF_WB_CAB_CORE_CORRI1_DMX2_PO_SLC0_reserved0_SHIFT   31

/* AIF_WB_CAB_CORE :: CORRI1_DMX2_PO_SLC0 :: corri [30:00] */
#define BCHP_AIF_WB_CAB_CORE_CORRI1_DMX2_PO_SLC0_corri_MASK        0x7fffffff
#define BCHP_AIF_WB_CAB_CORE_CORRI1_DMX2_PO_SLC0_corri_SHIFT       0
#define BCHP_AIF_WB_CAB_CORE_CORRI1_DMX2_PO_SLC0_corri_DEFAULT     0x00000000

/***************************************************************************
 *CORRI0_DMX3_PI_SLC0 - Correlator Demux Path 3, Ping Lane, Slice 0 I output bits [31:0]
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: CORRI0_DMX3_PI_SLC0 :: corri [31:00] */
#define BCHP_AIF_WB_CAB_CORE_CORRI0_DMX3_PI_SLC0_corri_MASK        0xffffffff
#define BCHP_AIF_WB_CAB_CORE_CORRI0_DMX3_PI_SLC0_corri_SHIFT       0
#define BCHP_AIF_WB_CAB_CORE_CORRI0_DMX3_PI_SLC0_corri_DEFAULT     0x00000000

/***************************************************************************
 *CORRI1_DMX3_PI_SLC0 - Correlator Demux Path 3, Ping Lane, Slice 0 I output bits [62:32]
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: CORRI1_DMX3_PI_SLC0 :: reserved0 [31:31] */
#define BCHP_AIF_WB_CAB_CORE_CORRI1_DMX3_PI_SLC0_reserved0_MASK    0x80000000
#define BCHP_AIF_WB_CAB_CORE_CORRI1_DMX3_PI_SLC0_reserved0_SHIFT   31

/* AIF_WB_CAB_CORE :: CORRI1_DMX3_PI_SLC0 :: corri [30:00] */
#define BCHP_AIF_WB_CAB_CORE_CORRI1_DMX3_PI_SLC0_corri_MASK        0x7fffffff
#define BCHP_AIF_WB_CAB_CORE_CORRI1_DMX3_PI_SLC0_corri_SHIFT       0
#define BCHP_AIF_WB_CAB_CORE_CORRI1_DMX3_PI_SLC0_corri_DEFAULT     0x00000000

/***************************************************************************
 *CORRI0_DMX3_PO_SLC0 - Correlator Demux Path 3, Pong Lane, Slice 0 I output bits [31:0]
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: CORRI0_DMX3_PO_SLC0 :: corri [31:00] */
#define BCHP_AIF_WB_CAB_CORE_CORRI0_DMX3_PO_SLC0_corri_MASK        0xffffffff
#define BCHP_AIF_WB_CAB_CORE_CORRI0_DMX3_PO_SLC0_corri_SHIFT       0
#define BCHP_AIF_WB_CAB_CORE_CORRI0_DMX3_PO_SLC0_corri_DEFAULT     0x00000000

/***************************************************************************
 *CORRI1_DMX3_PO_SLC0 - Correlator Demux Path 3, Pong Lane, Slice 0 I output bits [62:32]
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: CORRI1_DMX3_PO_SLC0 :: reserved0 [31:31] */
#define BCHP_AIF_WB_CAB_CORE_CORRI1_DMX3_PO_SLC0_reserved0_MASK    0x80000000
#define BCHP_AIF_WB_CAB_CORE_CORRI1_DMX3_PO_SLC0_reserved0_SHIFT   31

/* AIF_WB_CAB_CORE :: CORRI1_DMX3_PO_SLC0 :: corri [30:00] */
#define BCHP_AIF_WB_CAB_CORE_CORRI1_DMX3_PO_SLC0_corri_MASK        0x7fffffff
#define BCHP_AIF_WB_CAB_CORE_CORRI1_DMX3_PO_SLC0_corri_SHIFT       0
#define BCHP_AIF_WB_CAB_CORE_CORRI1_DMX3_PO_SLC0_corri_DEFAULT     0x00000000

/***************************************************************************
 *CORRQ0_DMX0_PI_SLC0 - Correlator Demux Path 0, Ping Lane, Slice 0 Q output bits [31:0]
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: CORRQ0_DMX0_PI_SLC0 :: corrq [31:00] */
#define BCHP_AIF_WB_CAB_CORE_CORRQ0_DMX0_PI_SLC0_corrq_MASK        0xffffffff
#define BCHP_AIF_WB_CAB_CORE_CORRQ0_DMX0_PI_SLC0_corrq_SHIFT       0
#define BCHP_AIF_WB_CAB_CORE_CORRQ0_DMX0_PI_SLC0_corrq_DEFAULT     0x00000000

/***************************************************************************
 *CORRQ1_DMX0_PI_SLC0 - Correlator Demux Path 0, Ping Lane, Slice 0 Q output bits [62:32]
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: CORRQ1_DMX0_PI_SLC0 :: reserved0 [31:31] */
#define BCHP_AIF_WB_CAB_CORE_CORRQ1_DMX0_PI_SLC0_reserved0_MASK    0x80000000
#define BCHP_AIF_WB_CAB_CORE_CORRQ1_DMX0_PI_SLC0_reserved0_SHIFT   31

/* AIF_WB_CAB_CORE :: CORRQ1_DMX0_PI_SLC0 :: corrq [30:00] */
#define BCHP_AIF_WB_CAB_CORE_CORRQ1_DMX0_PI_SLC0_corrq_MASK        0x7fffffff
#define BCHP_AIF_WB_CAB_CORE_CORRQ1_DMX0_PI_SLC0_corrq_SHIFT       0
#define BCHP_AIF_WB_CAB_CORE_CORRQ1_DMX0_PI_SLC0_corrq_DEFAULT     0x00000000

/***************************************************************************
 *CORRQ0_DMX0_PO_SLC0 - Correlator Demux Path 0, Pong Lane, Slice 0 Q output bits [31:0]
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: CORRQ0_DMX0_PO_SLC0 :: corrq [31:00] */
#define BCHP_AIF_WB_CAB_CORE_CORRQ0_DMX0_PO_SLC0_corrq_MASK        0xffffffff
#define BCHP_AIF_WB_CAB_CORE_CORRQ0_DMX0_PO_SLC0_corrq_SHIFT       0
#define BCHP_AIF_WB_CAB_CORE_CORRQ0_DMX0_PO_SLC0_corrq_DEFAULT     0x00000000

/***************************************************************************
 *CORRQ1_DMX0_PO_SLC0 - Correlator Demux Path 0, Pong Lane, Slice 0 Q output bits [62:32]
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: CORRQ1_DMX0_PO_SLC0 :: reserved0 [31:31] */
#define BCHP_AIF_WB_CAB_CORE_CORRQ1_DMX0_PO_SLC0_reserved0_MASK    0x80000000
#define BCHP_AIF_WB_CAB_CORE_CORRQ1_DMX0_PO_SLC0_reserved0_SHIFT   31

/* AIF_WB_CAB_CORE :: CORRQ1_DMX0_PO_SLC0 :: corrq [30:00] */
#define BCHP_AIF_WB_CAB_CORE_CORRQ1_DMX0_PO_SLC0_corrq_MASK        0x7fffffff
#define BCHP_AIF_WB_CAB_CORE_CORRQ1_DMX0_PO_SLC0_corrq_SHIFT       0
#define BCHP_AIF_WB_CAB_CORE_CORRQ1_DMX0_PO_SLC0_corrq_DEFAULT     0x00000000

/***************************************************************************
 *CORRQ0_DMX1_PI_SLC0 - Correlator Demux Path 1, Ping Lane, Slice 0 Q output bits [31:0]
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: CORRQ0_DMX1_PI_SLC0 :: corrq [31:00] */
#define BCHP_AIF_WB_CAB_CORE_CORRQ0_DMX1_PI_SLC0_corrq_MASK        0xffffffff
#define BCHP_AIF_WB_CAB_CORE_CORRQ0_DMX1_PI_SLC0_corrq_SHIFT       0
#define BCHP_AIF_WB_CAB_CORE_CORRQ0_DMX1_PI_SLC0_corrq_DEFAULT     0x00000000

/***************************************************************************
 *CORRQ1_DMX1_PI_SLC0 - Correlator Demux Path 1, Ping Lane, Slice 0 Q output bits [62:32]
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: CORRQ1_DMX1_PI_SLC0 :: reserved0 [31:31] */
#define BCHP_AIF_WB_CAB_CORE_CORRQ1_DMX1_PI_SLC0_reserved0_MASK    0x80000000
#define BCHP_AIF_WB_CAB_CORE_CORRQ1_DMX1_PI_SLC0_reserved0_SHIFT   31

/* AIF_WB_CAB_CORE :: CORRQ1_DMX1_PI_SLC0 :: corrq [30:00] */
#define BCHP_AIF_WB_CAB_CORE_CORRQ1_DMX1_PI_SLC0_corrq_MASK        0x7fffffff
#define BCHP_AIF_WB_CAB_CORE_CORRQ1_DMX1_PI_SLC0_corrq_SHIFT       0
#define BCHP_AIF_WB_CAB_CORE_CORRQ1_DMX1_PI_SLC0_corrq_DEFAULT     0x00000000

/***************************************************************************
 *CORRQ0_DMX1_PO_SLC0 - Correlator Demux Path 1, Pong Lane, Slice 0 Q output bits [31:0]
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: CORRQ0_DMX1_PO_SLC0 :: corrq [31:00] */
#define BCHP_AIF_WB_CAB_CORE_CORRQ0_DMX1_PO_SLC0_corrq_MASK        0xffffffff
#define BCHP_AIF_WB_CAB_CORE_CORRQ0_DMX1_PO_SLC0_corrq_SHIFT       0
#define BCHP_AIF_WB_CAB_CORE_CORRQ0_DMX1_PO_SLC0_corrq_DEFAULT     0x00000000

/***************************************************************************
 *CORRQ1_DMX1_PO_SLC0 - Correlator Demux Path 1, Pong Lane, Slice 0 Q output bits [62:32]
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: CORRQ1_DMX1_PO_SLC0 :: reserved0 [31:31] */
#define BCHP_AIF_WB_CAB_CORE_CORRQ1_DMX1_PO_SLC0_reserved0_MASK    0x80000000
#define BCHP_AIF_WB_CAB_CORE_CORRQ1_DMX1_PO_SLC0_reserved0_SHIFT   31

/* AIF_WB_CAB_CORE :: CORRQ1_DMX1_PO_SLC0 :: corrq [30:00] */
#define BCHP_AIF_WB_CAB_CORE_CORRQ1_DMX1_PO_SLC0_corrq_MASK        0x7fffffff
#define BCHP_AIF_WB_CAB_CORE_CORRQ1_DMX1_PO_SLC0_corrq_SHIFT       0
#define BCHP_AIF_WB_CAB_CORE_CORRQ1_DMX1_PO_SLC0_corrq_DEFAULT     0x00000000

/***************************************************************************
 *CORRQ0_DMX2_PI_SLC0 - Correlator Demux Path 2, Ping Lane, Slice 0 Q output bits [31:0]
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: CORRQ0_DMX2_PI_SLC0 :: corrq [31:00] */
#define BCHP_AIF_WB_CAB_CORE_CORRQ0_DMX2_PI_SLC0_corrq_MASK        0xffffffff
#define BCHP_AIF_WB_CAB_CORE_CORRQ0_DMX2_PI_SLC0_corrq_SHIFT       0
#define BCHP_AIF_WB_CAB_CORE_CORRQ0_DMX2_PI_SLC0_corrq_DEFAULT     0x00000000

/***************************************************************************
 *CORRQ1_DMX2_PI_SLC0 - Correlator Demux Path 2, Ping Lane, Slice 0 Q output bits [62:32]
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: CORRQ1_DMX2_PI_SLC0 :: reserved0 [31:31] */
#define BCHP_AIF_WB_CAB_CORE_CORRQ1_DMX2_PI_SLC0_reserved0_MASK    0x80000000
#define BCHP_AIF_WB_CAB_CORE_CORRQ1_DMX2_PI_SLC0_reserved0_SHIFT   31

/* AIF_WB_CAB_CORE :: CORRQ1_DMX2_PI_SLC0 :: corrq [30:00] */
#define BCHP_AIF_WB_CAB_CORE_CORRQ1_DMX2_PI_SLC0_corrq_MASK        0x7fffffff
#define BCHP_AIF_WB_CAB_CORE_CORRQ1_DMX2_PI_SLC0_corrq_SHIFT       0
#define BCHP_AIF_WB_CAB_CORE_CORRQ1_DMX2_PI_SLC0_corrq_DEFAULT     0x00000000

/***************************************************************************
 *CORRQ0_DMX2_PO_SLC0 - Correlator Demux Path 2, Pong Lane, Slice 0 Q output bits [31:0]
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: CORRQ0_DMX2_PO_SLC0 :: corrq [31:00] */
#define BCHP_AIF_WB_CAB_CORE_CORRQ0_DMX2_PO_SLC0_corrq_MASK        0xffffffff
#define BCHP_AIF_WB_CAB_CORE_CORRQ0_DMX2_PO_SLC0_corrq_SHIFT       0
#define BCHP_AIF_WB_CAB_CORE_CORRQ0_DMX2_PO_SLC0_corrq_DEFAULT     0x00000000

/***************************************************************************
 *CORRQ1_DMX2_PO_SLC0 - Correlator Demux Path 2, Pong Lane, Slice 0 Q output bits [62:32]
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: CORRQ1_DMX2_PO_SLC0 :: reserved0 [31:31] */
#define BCHP_AIF_WB_CAB_CORE_CORRQ1_DMX2_PO_SLC0_reserved0_MASK    0x80000000
#define BCHP_AIF_WB_CAB_CORE_CORRQ1_DMX2_PO_SLC0_reserved0_SHIFT   31

/* AIF_WB_CAB_CORE :: CORRQ1_DMX2_PO_SLC0 :: corrq [30:00] */
#define BCHP_AIF_WB_CAB_CORE_CORRQ1_DMX2_PO_SLC0_corrq_MASK        0x7fffffff
#define BCHP_AIF_WB_CAB_CORE_CORRQ1_DMX2_PO_SLC0_corrq_SHIFT       0
#define BCHP_AIF_WB_CAB_CORE_CORRQ1_DMX2_PO_SLC0_corrq_DEFAULT     0x00000000

/***************************************************************************
 *CORRQ0_DMX3_PI_SLC0 - Correlator Demux Path 3, Ping Lane, Slice 0 Q output bits [31:0]
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: CORRQ0_DMX3_PI_SLC0 :: corrq [31:00] */
#define BCHP_AIF_WB_CAB_CORE_CORRQ0_DMX3_PI_SLC0_corrq_MASK        0xffffffff
#define BCHP_AIF_WB_CAB_CORE_CORRQ0_DMX3_PI_SLC0_corrq_SHIFT       0
#define BCHP_AIF_WB_CAB_CORE_CORRQ0_DMX3_PI_SLC0_corrq_DEFAULT     0x00000000

/***************************************************************************
 *CORRQ1_DMX3_PI_SLC0 - Correlator Demux Path 3, Ping Lane, Slice 0 Q output bits [62:32]
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: CORRQ1_DMX3_PI_SLC0 :: reserved0 [31:31] */
#define BCHP_AIF_WB_CAB_CORE_CORRQ1_DMX3_PI_SLC0_reserved0_MASK    0x80000000
#define BCHP_AIF_WB_CAB_CORE_CORRQ1_DMX3_PI_SLC0_reserved0_SHIFT   31

/* AIF_WB_CAB_CORE :: CORRQ1_DMX3_PI_SLC0 :: corrq [30:00] */
#define BCHP_AIF_WB_CAB_CORE_CORRQ1_DMX3_PI_SLC0_corrq_MASK        0x7fffffff
#define BCHP_AIF_WB_CAB_CORE_CORRQ1_DMX3_PI_SLC0_corrq_SHIFT       0
#define BCHP_AIF_WB_CAB_CORE_CORRQ1_DMX3_PI_SLC0_corrq_DEFAULT     0x00000000

/***************************************************************************
 *CORRQ0_DMX3_PO_SLC0 - Correlator Demux Path 3, Pong Lane, Slice 0 Q output bits [31:0]
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: CORRQ0_DMX3_PO_SLC0 :: corrq [31:00] */
#define BCHP_AIF_WB_CAB_CORE_CORRQ0_DMX3_PO_SLC0_corrq_MASK        0xffffffff
#define BCHP_AIF_WB_CAB_CORE_CORRQ0_DMX3_PO_SLC0_corrq_SHIFT       0
#define BCHP_AIF_WB_CAB_CORE_CORRQ0_DMX3_PO_SLC0_corrq_DEFAULT     0x00000000

/***************************************************************************
 *CORRQ1_DMX3_PO_SLC0 - Correlator Demux Path 3, Pong Lane, Slice 0 Q output bits [62:32]
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: CORRQ1_DMX3_PO_SLC0 :: reserved0 [31:31] */
#define BCHP_AIF_WB_CAB_CORE_CORRQ1_DMX3_PO_SLC0_reserved0_MASK    0x80000000
#define BCHP_AIF_WB_CAB_CORE_CORRQ1_DMX3_PO_SLC0_reserved0_SHIFT   31

/* AIF_WB_CAB_CORE :: CORRQ1_DMX3_PO_SLC0 :: corrq [30:00] */
#define BCHP_AIF_WB_CAB_CORE_CORRQ1_DMX3_PO_SLC0_corrq_MASK        0x7fffffff
#define BCHP_AIF_WB_CAB_CORE_CORRQ1_DMX3_PO_SLC0_corrq_SHIFT       0
#define BCHP_AIF_WB_CAB_CORE_CORRQ1_DMX3_PO_SLC0_corrq_DEFAULT     0x00000000

/***************************************************************************
 *CORRP0_DMX0_PI_SLC0 - Correlator Demux Path 0, Ping Lane, Slice 0 P output bits [31:0]
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: CORRP0_DMX0_PI_SLC0 :: corrp [31:00] */
#define BCHP_AIF_WB_CAB_CORE_CORRP0_DMX0_PI_SLC0_corrp_MASK        0xffffffff
#define BCHP_AIF_WB_CAB_CORE_CORRP0_DMX0_PI_SLC0_corrp_SHIFT       0
#define BCHP_AIF_WB_CAB_CORE_CORRP0_DMX0_PI_SLC0_corrp_DEFAULT     0x00000000

/***************************************************************************
 *CORRP1_DMX0_PI_SLC0 - Correlator Demux Path 0, Ping Lane, Slice 0 P output bits [62:32]
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: CORRP1_DMX0_PI_SLC0 :: reserved0 [31:31] */
#define BCHP_AIF_WB_CAB_CORE_CORRP1_DMX0_PI_SLC0_reserved0_MASK    0x80000000
#define BCHP_AIF_WB_CAB_CORE_CORRP1_DMX0_PI_SLC0_reserved0_SHIFT   31

/* AIF_WB_CAB_CORE :: CORRP1_DMX0_PI_SLC0 :: corrp [30:00] */
#define BCHP_AIF_WB_CAB_CORE_CORRP1_DMX0_PI_SLC0_corrp_MASK        0x7fffffff
#define BCHP_AIF_WB_CAB_CORE_CORRP1_DMX0_PI_SLC0_corrp_SHIFT       0
#define BCHP_AIF_WB_CAB_CORE_CORRP1_DMX0_PI_SLC0_corrp_DEFAULT     0x00000000

/***************************************************************************
 *CORRP0_DMX0_PO_SLC0 - Correlator Demux Path 0, Pong Lane, Slice 0 P output bits [31:0]
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: CORRP0_DMX0_PO_SLC0 :: corrp [31:00] */
#define BCHP_AIF_WB_CAB_CORE_CORRP0_DMX0_PO_SLC0_corrp_MASK        0xffffffff
#define BCHP_AIF_WB_CAB_CORE_CORRP0_DMX0_PO_SLC0_corrp_SHIFT       0
#define BCHP_AIF_WB_CAB_CORE_CORRP0_DMX0_PO_SLC0_corrp_DEFAULT     0x00000000

/***************************************************************************
 *CORRP1_DMX0_PO_SLC0 - Correlator Demux Path 0, Pong Lane, Slice 0 P output bits [62:32]
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: CORRP1_DMX0_PO_SLC0 :: reserved0 [31:31] */
#define BCHP_AIF_WB_CAB_CORE_CORRP1_DMX0_PO_SLC0_reserved0_MASK    0x80000000
#define BCHP_AIF_WB_CAB_CORE_CORRP1_DMX0_PO_SLC0_reserved0_SHIFT   31

/* AIF_WB_CAB_CORE :: CORRP1_DMX0_PO_SLC0 :: corrp [30:00] */
#define BCHP_AIF_WB_CAB_CORE_CORRP1_DMX0_PO_SLC0_corrp_MASK        0x7fffffff
#define BCHP_AIF_WB_CAB_CORE_CORRP1_DMX0_PO_SLC0_corrp_SHIFT       0
#define BCHP_AIF_WB_CAB_CORE_CORRP1_DMX0_PO_SLC0_corrp_DEFAULT     0x00000000

/***************************************************************************
 *CORRP0_DMX1_PI_SLC0 - Correlator Demux Path 1, Ping Lane, Slice 0 P output bits [31:0]
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: CORRP0_DMX1_PI_SLC0 :: corrp [31:00] */
#define BCHP_AIF_WB_CAB_CORE_CORRP0_DMX1_PI_SLC0_corrp_MASK        0xffffffff
#define BCHP_AIF_WB_CAB_CORE_CORRP0_DMX1_PI_SLC0_corrp_SHIFT       0
#define BCHP_AIF_WB_CAB_CORE_CORRP0_DMX1_PI_SLC0_corrp_DEFAULT     0x00000000

/***************************************************************************
 *CORRP1_DMX1_PI_SLC0 - Correlator Demux Path 1, Ping Lane, Slice 0 P output bits [62:32]
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: CORRP1_DMX1_PI_SLC0 :: reserved0 [31:31] */
#define BCHP_AIF_WB_CAB_CORE_CORRP1_DMX1_PI_SLC0_reserved0_MASK    0x80000000
#define BCHP_AIF_WB_CAB_CORE_CORRP1_DMX1_PI_SLC0_reserved0_SHIFT   31

/* AIF_WB_CAB_CORE :: CORRP1_DMX1_PI_SLC0 :: corrp [30:00] */
#define BCHP_AIF_WB_CAB_CORE_CORRP1_DMX1_PI_SLC0_corrp_MASK        0x7fffffff
#define BCHP_AIF_WB_CAB_CORE_CORRP1_DMX1_PI_SLC0_corrp_SHIFT       0
#define BCHP_AIF_WB_CAB_CORE_CORRP1_DMX1_PI_SLC0_corrp_DEFAULT     0x00000000

/***************************************************************************
 *CORRP0_DMX1_PO_SLC0 - Correlator Demux Path 1, Pong Lane, Slice 0 P output bits [31:0]
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: CORRP0_DMX1_PO_SLC0 :: corrp [31:00] */
#define BCHP_AIF_WB_CAB_CORE_CORRP0_DMX1_PO_SLC0_corrp_MASK        0xffffffff
#define BCHP_AIF_WB_CAB_CORE_CORRP0_DMX1_PO_SLC0_corrp_SHIFT       0
#define BCHP_AIF_WB_CAB_CORE_CORRP0_DMX1_PO_SLC0_corrp_DEFAULT     0x00000000

/***************************************************************************
 *CORRP1_DMX1_PO_SLC0 - Correlator Demux Path 1, Pong Lane, Slice 0 P output bits [62:32]
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: CORRP1_DMX1_PO_SLC0 :: reserved0 [31:31] */
#define BCHP_AIF_WB_CAB_CORE_CORRP1_DMX1_PO_SLC0_reserved0_MASK    0x80000000
#define BCHP_AIF_WB_CAB_CORE_CORRP1_DMX1_PO_SLC0_reserved0_SHIFT   31

/* AIF_WB_CAB_CORE :: CORRP1_DMX1_PO_SLC0 :: corrp [30:00] */
#define BCHP_AIF_WB_CAB_CORE_CORRP1_DMX1_PO_SLC0_corrp_MASK        0x7fffffff
#define BCHP_AIF_WB_CAB_CORE_CORRP1_DMX1_PO_SLC0_corrp_SHIFT       0
#define BCHP_AIF_WB_CAB_CORE_CORRP1_DMX1_PO_SLC0_corrp_DEFAULT     0x00000000

/***************************************************************************
 *CORRP0_DMX2_PI_SLC0 - Correlator Demux Path 2, Ping Lane, Slice 0 P output bits [31:0]
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: CORRP0_DMX2_PI_SLC0 :: corrp [31:00] */
#define BCHP_AIF_WB_CAB_CORE_CORRP0_DMX2_PI_SLC0_corrp_MASK        0xffffffff
#define BCHP_AIF_WB_CAB_CORE_CORRP0_DMX2_PI_SLC0_corrp_SHIFT       0
#define BCHP_AIF_WB_CAB_CORE_CORRP0_DMX2_PI_SLC0_corrp_DEFAULT     0x00000000

/***************************************************************************
 *CORRP1_DMX2_PI_SLC0 - Correlator Demux Path 2, Ping Lane, Slice 0 P output bits [62:32]
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: CORRP1_DMX2_PI_SLC0 :: reserved0 [31:31] */
#define BCHP_AIF_WB_CAB_CORE_CORRP1_DMX2_PI_SLC0_reserved0_MASK    0x80000000
#define BCHP_AIF_WB_CAB_CORE_CORRP1_DMX2_PI_SLC0_reserved0_SHIFT   31

/* AIF_WB_CAB_CORE :: CORRP1_DMX2_PI_SLC0 :: corrp [30:00] */
#define BCHP_AIF_WB_CAB_CORE_CORRP1_DMX2_PI_SLC0_corrp_MASK        0x7fffffff
#define BCHP_AIF_WB_CAB_CORE_CORRP1_DMX2_PI_SLC0_corrp_SHIFT       0
#define BCHP_AIF_WB_CAB_CORE_CORRP1_DMX2_PI_SLC0_corrp_DEFAULT     0x00000000

/***************************************************************************
 *CORRP0_DMX2_PO_SLC0 - Correlator Demux Path 2, Pong Lane, Slice 0 P output bits [31:0]
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: CORRP0_DMX2_PO_SLC0 :: corrp [31:00] */
#define BCHP_AIF_WB_CAB_CORE_CORRP0_DMX2_PO_SLC0_corrp_MASK        0xffffffff
#define BCHP_AIF_WB_CAB_CORE_CORRP0_DMX2_PO_SLC0_corrp_SHIFT       0
#define BCHP_AIF_WB_CAB_CORE_CORRP0_DMX2_PO_SLC0_corrp_DEFAULT     0x00000000

/***************************************************************************
 *CORRP1_DMX2_PO_SLC0 - Correlator Demux Path 2, Pong Lane, Slice 0 P output bits [62:32]
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: CORRP1_DMX2_PO_SLC0 :: reserved0 [31:31] */
#define BCHP_AIF_WB_CAB_CORE_CORRP1_DMX2_PO_SLC0_reserved0_MASK    0x80000000
#define BCHP_AIF_WB_CAB_CORE_CORRP1_DMX2_PO_SLC0_reserved0_SHIFT   31

/* AIF_WB_CAB_CORE :: CORRP1_DMX2_PO_SLC0 :: corrp [30:00] */
#define BCHP_AIF_WB_CAB_CORE_CORRP1_DMX2_PO_SLC0_corrp_MASK        0x7fffffff
#define BCHP_AIF_WB_CAB_CORE_CORRP1_DMX2_PO_SLC0_corrp_SHIFT       0
#define BCHP_AIF_WB_CAB_CORE_CORRP1_DMX2_PO_SLC0_corrp_DEFAULT     0x00000000

/***************************************************************************
 *CORRP0_DMX3_PI_SLC0 - Correlator Demux Path 3, Ping Lane, Slice 0 P output bits [31:0]
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: CORRP0_DMX3_PI_SLC0 :: corrp [31:00] */
#define BCHP_AIF_WB_CAB_CORE_CORRP0_DMX3_PI_SLC0_corrp_MASK        0xffffffff
#define BCHP_AIF_WB_CAB_CORE_CORRP0_DMX3_PI_SLC0_corrp_SHIFT       0
#define BCHP_AIF_WB_CAB_CORE_CORRP0_DMX3_PI_SLC0_corrp_DEFAULT     0x00000000

/***************************************************************************
 *CORRP1_DMX3_PI_SLC0 - Correlator Demux Path 3, Ping Lane, Slice 0 P output bits [62:32]
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: CORRP1_DMX3_PI_SLC0 :: reserved0 [31:31] */
#define BCHP_AIF_WB_CAB_CORE_CORRP1_DMX3_PI_SLC0_reserved0_MASK    0x80000000
#define BCHP_AIF_WB_CAB_CORE_CORRP1_DMX3_PI_SLC0_reserved0_SHIFT   31

/* AIF_WB_CAB_CORE :: CORRP1_DMX3_PI_SLC0 :: corrp [30:00] */
#define BCHP_AIF_WB_CAB_CORE_CORRP1_DMX3_PI_SLC0_corrp_MASK        0x7fffffff
#define BCHP_AIF_WB_CAB_CORE_CORRP1_DMX3_PI_SLC0_corrp_SHIFT       0
#define BCHP_AIF_WB_CAB_CORE_CORRP1_DMX3_PI_SLC0_corrp_DEFAULT     0x00000000

/***************************************************************************
 *CORRP0_DMX3_PO_SLC0 - Correlator Demux Path 3, Pong Lane, Slice 0 P output bits [31:0]
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: CORRP0_DMX3_PO_SLC0 :: corrp [31:00] */
#define BCHP_AIF_WB_CAB_CORE_CORRP0_DMX3_PO_SLC0_corrp_MASK        0xffffffff
#define BCHP_AIF_WB_CAB_CORE_CORRP0_DMX3_PO_SLC0_corrp_SHIFT       0
#define BCHP_AIF_WB_CAB_CORE_CORRP0_DMX3_PO_SLC0_corrp_DEFAULT     0x00000000

/***************************************************************************
 *CORRP1_DMX3_PO_SLC0 - Correlator Demux Path 3, Pong Lane, Slice 0 P output bits [62:32]
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: CORRP1_DMX3_PO_SLC0 :: reserved0 [31:31] */
#define BCHP_AIF_WB_CAB_CORE_CORRP1_DMX3_PO_SLC0_reserved0_MASK    0x80000000
#define BCHP_AIF_WB_CAB_CORE_CORRP1_DMX3_PO_SLC0_reserved0_SHIFT   31

/* AIF_WB_CAB_CORE :: CORRP1_DMX3_PO_SLC0 :: corrp [30:00] */
#define BCHP_AIF_WB_CAB_CORE_CORRP1_DMX3_PO_SLC0_corrp_MASK        0x7fffffff
#define BCHP_AIF_WB_CAB_CORE_CORRP1_DMX3_PO_SLC0_corrp_SHIFT       0
#define BCHP_AIF_WB_CAB_CORE_CORRP1_DMX3_PO_SLC0_corrp_DEFAULT     0x00000000

/***************************************************************************
 *TIMERCTL0 - TIMERCTL0
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: TIMERCTL0 :: enable [31:31] */
#define BCHP_AIF_WB_CAB_CORE_TIMERCTL0_enable_MASK                 0x80000000
#define BCHP_AIF_WB_CAB_CORE_TIMERCTL0_enable_SHIFT                31
#define BCHP_AIF_WB_CAB_CORE_TIMERCTL0_enable_DEFAULT              0x00000000

/* AIF_WB_CAB_CORE :: TIMERCTL0 :: period [30:00] */
#define BCHP_AIF_WB_CAB_CORE_TIMERCTL0_period_MASK                 0x7fffffff
#define BCHP_AIF_WB_CAB_CORE_TIMERCTL0_period_SHIFT                0
#define BCHP_AIF_WB_CAB_CORE_TIMERCTL0_period_DEFAULT              0x00000000

/***************************************************************************
 *TIMERCTL1 - TIMERCTL1
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: TIMERCTL1 :: enable [31:31] */
#define BCHP_AIF_WB_CAB_CORE_TIMERCTL1_enable_MASK                 0x80000000
#define BCHP_AIF_WB_CAB_CORE_TIMERCTL1_enable_SHIFT                31
#define BCHP_AIF_WB_CAB_CORE_TIMERCTL1_enable_DEFAULT              0x00000000

/* AIF_WB_CAB_CORE :: TIMERCTL1 :: period [30:00] */
#define BCHP_AIF_WB_CAB_CORE_TIMERCTL1_period_MASK                 0x7fffffff
#define BCHP_AIF_WB_CAB_CORE_TIMERCTL1_period_SHIFT                0
#define BCHP_AIF_WB_CAB_CORE_TIMERCTL1_period_DEFAULT              0x00000000

/***************************************************************************
 *DGSEPCTL_SLC0 - MDAC EQ Error Power Control Slice 0
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: DGSEPCTL_SLC0 :: reserved0 [31:07] */
#define BCHP_AIF_WB_CAB_CORE_DGSEPCTL_SLC0_reserved0_MASK          0xffffff80
#define BCHP_AIF_WB_CAB_CORE_DGSEPCTL_SLC0_reserved0_SHIFT         7

/* AIF_WB_CAB_CORE :: DGSEPCTL_SLC0 :: REG_DGSEP_SLC0_BETA [06:04] */
#define BCHP_AIF_WB_CAB_CORE_DGSEPCTL_SLC0_REG_DGSEP_SLC0_BETA_MASK 0x00000070
#define BCHP_AIF_WB_CAB_CORE_DGSEPCTL_SLC0_REG_DGSEP_SLC0_BETA_SHIFT 4
#define BCHP_AIF_WB_CAB_CORE_DGSEPCTL_SLC0_REG_DGSEP_SLC0_BETA_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: DGSEPCTL_SLC0 :: REG_DGSEP_SLC0_BYP [03:03] */
#define BCHP_AIF_WB_CAB_CORE_DGSEPCTL_SLC0_REG_DGSEP_SLC0_BYP_MASK 0x00000008
#define BCHP_AIF_WB_CAB_CORE_DGSEPCTL_SLC0_REG_DGSEP_SLC0_BYP_SHIFT 3
#define BCHP_AIF_WB_CAB_CORE_DGSEPCTL_SLC0_REG_DGSEP_SLC0_BYP_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: DGSEPCTL_SLC0 :: REG_DGSEP_SLC0_SYNC_RST [02:02] */
#define BCHP_AIF_WB_CAB_CORE_DGSEPCTL_SLC0_REG_DGSEP_SLC0_SYNC_RST_MASK 0x00000004
#define BCHP_AIF_WB_CAB_CORE_DGSEPCTL_SLC0_REG_DGSEP_SLC0_SYNC_RST_SHIFT 2
#define BCHP_AIF_WB_CAB_CORE_DGSEPCTL_SLC0_REG_DGSEP_SLC0_SYNC_RST_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: DGSEPCTL_SLC0 :: REG_DGSEP_PO_SLC0_FRZ [01:01] */
#define BCHP_AIF_WB_CAB_CORE_DGSEPCTL_SLC0_REG_DGSEP_PO_SLC0_FRZ_MASK 0x00000002
#define BCHP_AIF_WB_CAB_CORE_DGSEPCTL_SLC0_REG_DGSEP_PO_SLC0_FRZ_SHIFT 1
#define BCHP_AIF_WB_CAB_CORE_DGSEPCTL_SLC0_REG_DGSEP_PO_SLC0_FRZ_DEFAULT 0x00000001

/* AIF_WB_CAB_CORE :: DGSEPCTL_SLC0 :: REG_DGSEP_PI_SLC0_FRZ [00:00] */
#define BCHP_AIF_WB_CAB_CORE_DGSEPCTL_SLC0_REG_DGSEP_PI_SLC0_FRZ_MASK 0x00000001
#define BCHP_AIF_WB_CAB_CORE_DGSEPCTL_SLC0_REG_DGSEP_PI_SLC0_FRZ_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_DGSEPCTL_SLC0_REG_DGSEP_PI_SLC0_FRZ_DEFAULT 0x00000001

/***************************************************************************
 *REG_DGSEP_DMX0_PI_SLC0_INT_WDATA - Leaky averager integrator write data (tc1.31) for slice 0
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: REG_DGSEP_DMX0_PI_SLC0_INT_WDATA :: REG_DGSEP_DMX0_PI_SLC0_INT_WDATA [31:00] */
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_DMX0_PI_SLC0_INT_WDATA_REG_DGSEP_DMX0_PI_SLC0_INT_WDATA_MASK 0xffffffff
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_DMX0_PI_SLC0_INT_WDATA_REG_DGSEP_DMX0_PI_SLC0_INT_WDATA_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_DMX0_PI_SLC0_INT_WDATA_REG_DGSEP_DMX0_PI_SLC0_INT_WDATA_DEFAULT 0x00000000

/***************************************************************************
 *REG_DGSEP_DMX0_PO_SLC0_INT_WDATA - Leaky averager integrator write data (tc1.31) for slice 0
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: REG_DGSEP_DMX0_PO_SLC0_INT_WDATA :: REG_DGSEP_DMX0_PO_SLC0_INT_WDATA [31:00] */
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_DMX0_PO_SLC0_INT_WDATA_REG_DGSEP_DMX0_PO_SLC0_INT_WDATA_MASK 0xffffffff
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_DMX0_PO_SLC0_INT_WDATA_REG_DGSEP_DMX0_PO_SLC0_INT_WDATA_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_DMX0_PO_SLC0_INT_WDATA_REG_DGSEP_DMX0_PO_SLC0_INT_WDATA_DEFAULT 0x00000000

/***************************************************************************
 *REG_DGSEP_DMX1_PI_SLC0_INT_WDATA - Leaky averager integrator write data (tc1.31) for slice 0
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: REG_DGSEP_DMX1_PI_SLC0_INT_WDATA :: REG_DGSEP_DMX1_PI_SLC0_INT_WDATA [31:00] */
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_DMX1_PI_SLC0_INT_WDATA_REG_DGSEP_DMX1_PI_SLC0_INT_WDATA_MASK 0xffffffff
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_DMX1_PI_SLC0_INT_WDATA_REG_DGSEP_DMX1_PI_SLC0_INT_WDATA_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_DMX1_PI_SLC0_INT_WDATA_REG_DGSEP_DMX1_PI_SLC0_INT_WDATA_DEFAULT 0x00000000

/***************************************************************************
 *REG_DGSEP_DMX1_PO_SLC0_INT_WDATA - Leaky averager integrator write data (tc1.31) for slice 0
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: REG_DGSEP_DMX1_PO_SLC0_INT_WDATA :: REG_DGSEP_DMX1_PO_SLC0_INT_WDATA [31:00] */
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_DMX1_PO_SLC0_INT_WDATA_REG_DGSEP_DMX1_PO_SLC0_INT_WDATA_MASK 0xffffffff
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_DMX1_PO_SLC0_INT_WDATA_REG_DGSEP_DMX1_PO_SLC0_INT_WDATA_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_DMX1_PO_SLC0_INT_WDATA_REG_DGSEP_DMX1_PO_SLC0_INT_WDATA_DEFAULT 0x00000000

/***************************************************************************
 *REG_DGSEP_DMX2_PI_SLC0_INT_WDATA - Leaky averager integrator write data (tc1.31) for slice 0
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: REG_DGSEP_DMX2_PI_SLC0_INT_WDATA :: REG_DGSEP_DMX2_PI_SLC0_INT_WDATA [31:00] */
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_DMX2_PI_SLC0_INT_WDATA_REG_DGSEP_DMX2_PI_SLC0_INT_WDATA_MASK 0xffffffff
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_DMX2_PI_SLC0_INT_WDATA_REG_DGSEP_DMX2_PI_SLC0_INT_WDATA_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_DMX2_PI_SLC0_INT_WDATA_REG_DGSEP_DMX2_PI_SLC0_INT_WDATA_DEFAULT 0x00000000

/***************************************************************************
 *REG_DGSEP_DMX2_PO_SLC0_INT_WDATA - Leaky averager integrator write data (tc1.31) for slice 0
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: REG_DGSEP_DMX2_PO_SLC0_INT_WDATA :: REG_DGSEP_DMX2_PO_SLC0_INT_WDATA [31:00] */
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_DMX2_PO_SLC0_INT_WDATA_REG_DGSEP_DMX2_PO_SLC0_INT_WDATA_MASK 0xffffffff
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_DMX2_PO_SLC0_INT_WDATA_REG_DGSEP_DMX2_PO_SLC0_INT_WDATA_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_DMX2_PO_SLC0_INT_WDATA_REG_DGSEP_DMX2_PO_SLC0_INT_WDATA_DEFAULT 0x00000000

/***************************************************************************
 *REG_DGSEP_DMX3_PI_SLC0_INT_WDATA - Leaky averager integrator write data (tc1.31) for slice 0
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: REG_DGSEP_DMX3_PI_SLC0_INT_WDATA :: REG_DGSEP_DMX3_PI_SLC0_INT_WDATA [31:00] */
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_DMX3_PI_SLC0_INT_WDATA_REG_DGSEP_DMX3_PI_SLC0_INT_WDATA_MASK 0xffffffff
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_DMX3_PI_SLC0_INT_WDATA_REG_DGSEP_DMX3_PI_SLC0_INT_WDATA_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_DMX3_PI_SLC0_INT_WDATA_REG_DGSEP_DMX3_PI_SLC0_INT_WDATA_DEFAULT 0x00000000

/***************************************************************************
 *REG_DGSEP_DMX3_PO_SLC0_INT_WDATA - Leaky averager integrator write data (tc1.31) for slice 0
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: REG_DGSEP_DMX3_PO_SLC0_INT_WDATA :: REG_DGSEP_DMX3_PO_SLC0_INT_WDATA [31:00] */
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_DMX3_PO_SLC0_INT_WDATA_REG_DGSEP_DMX3_PO_SLC0_INT_WDATA_MASK 0xffffffff
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_DMX3_PO_SLC0_INT_WDATA_REG_DGSEP_DMX3_PO_SLC0_INT_WDATA_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_DMX3_PO_SLC0_INT_WDATA_REG_DGSEP_DMX3_PO_SLC0_INT_WDATA_DEFAULT 0x00000000

/***************************************************************************
 *REG_DGSEP_S1_DMX0_PI_SLC0_ERRP - Mdac eq err power estimate demux path 0, ping lane stage 1. for slice 0
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: REG_DGSEP_S1_DMX0_PI_SLC0_ERRP :: REG_DGSEP_S1_DMX0_PI_SLC0_ERRP [31:00] */
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_S1_DMX0_PI_SLC0_ERRP_REG_DGSEP_S1_DMX0_PI_SLC0_ERRP_MASK 0xffffffff
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_S1_DMX0_PI_SLC0_ERRP_REG_DGSEP_S1_DMX0_PI_SLC0_ERRP_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_S1_DMX0_PI_SLC0_ERRP_REG_DGSEP_S1_DMX0_PI_SLC0_ERRP_DEFAULT 0x00000000

/***************************************************************************
 *REG_DGSEP_S2_DMX0_PI_SLC0_ERRP - Mdac eq err power estimate demux path 0, ping lane stage 2. for slice 0
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: REG_DGSEP_S2_DMX0_PI_SLC0_ERRP :: REG_DGSEP_S2_DMX0_PI_SLC0_ERRP [31:00] */
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_S2_DMX0_PI_SLC0_ERRP_REG_DGSEP_S2_DMX0_PI_SLC0_ERRP_MASK 0xffffffff
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_S2_DMX0_PI_SLC0_ERRP_REG_DGSEP_S2_DMX0_PI_SLC0_ERRP_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_S2_DMX0_PI_SLC0_ERRP_REG_DGSEP_S2_DMX0_PI_SLC0_ERRP_DEFAULT 0x00000000

/***************************************************************************
 *REG_DGSEP_S3_DMX0_PI_SLC0_ERRP - Mdac eq err power estimate demux path 0, ping lane stage 3. for slice 0
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: REG_DGSEP_S3_DMX0_PI_SLC0_ERRP :: REG_DGSEP_S3_DMX0_PI_SLC0_ERRP [31:00] */
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_S3_DMX0_PI_SLC0_ERRP_REG_DGSEP_S3_DMX0_PI_SLC0_ERRP_MASK 0xffffffff
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_S3_DMX0_PI_SLC0_ERRP_REG_DGSEP_S3_DMX0_PI_SLC0_ERRP_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_S3_DMX0_PI_SLC0_ERRP_REG_DGSEP_S3_DMX0_PI_SLC0_ERRP_DEFAULT 0x00000000

/***************************************************************************
 *REG_DGSEP_S1_DMX0_PO_SLC0_ERRP - Mdac eq err power estimate demux path 0, pong lane stage 1. for slice 0
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: REG_DGSEP_S1_DMX0_PO_SLC0_ERRP :: REG_DGSEP_S1_DMX0_PO_SLC0_ERRP [31:00] */
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_S1_DMX0_PO_SLC0_ERRP_REG_DGSEP_S1_DMX0_PO_SLC0_ERRP_MASK 0xffffffff
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_S1_DMX0_PO_SLC0_ERRP_REG_DGSEP_S1_DMX0_PO_SLC0_ERRP_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_S1_DMX0_PO_SLC0_ERRP_REG_DGSEP_S1_DMX0_PO_SLC0_ERRP_DEFAULT 0x00000000

/***************************************************************************
 *REG_DGSEP_S2_DMX0_PO_SLC0_ERRP - Mdac eq err power estimate demux path 0, pong lane stage 2. for slice 0
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: REG_DGSEP_S2_DMX0_PO_SLC0_ERRP :: REG_DGSEP_S2_DMX0_PO_SLC0_ERRP [31:00] */
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_S2_DMX0_PO_SLC0_ERRP_REG_DGSEP_S2_DMX0_PO_SLC0_ERRP_MASK 0xffffffff
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_S2_DMX0_PO_SLC0_ERRP_REG_DGSEP_S2_DMX0_PO_SLC0_ERRP_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_S2_DMX0_PO_SLC0_ERRP_REG_DGSEP_S2_DMX0_PO_SLC0_ERRP_DEFAULT 0x00000000

/***************************************************************************
 *REG_DGSEP_S3_DMX0_PO_SLC0_ERRP - Mdac eq err power estimate demux path 0, pong lane stage 3. for slice 0
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: REG_DGSEP_S3_DMX0_PO_SLC0_ERRP :: REG_DGSEP_S3_DMX0_PO_SLC0_ERRP [31:00] */
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_S3_DMX0_PO_SLC0_ERRP_REG_DGSEP_S3_DMX0_PO_SLC0_ERRP_MASK 0xffffffff
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_S3_DMX0_PO_SLC0_ERRP_REG_DGSEP_S3_DMX0_PO_SLC0_ERRP_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_S3_DMX0_PO_SLC0_ERRP_REG_DGSEP_S3_DMX0_PO_SLC0_ERRP_DEFAULT 0x00000000

/***************************************************************************
 *REG_DGSEP_S1_DMX1_PI_SLC0_ERRP - Mdac eq err power estimate demux path 1, ping lane stage 1. for slice 0
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: REG_DGSEP_S1_DMX1_PI_SLC0_ERRP :: REG_DGSEP_S1_DMX1_PI_SLC0_ERRP [31:00] */
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_S1_DMX1_PI_SLC0_ERRP_REG_DGSEP_S1_DMX1_PI_SLC0_ERRP_MASK 0xffffffff
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_S1_DMX1_PI_SLC0_ERRP_REG_DGSEP_S1_DMX1_PI_SLC0_ERRP_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_S1_DMX1_PI_SLC0_ERRP_REG_DGSEP_S1_DMX1_PI_SLC0_ERRP_DEFAULT 0x00000000

/***************************************************************************
 *REG_DGSEP_S2_DMX1_PI_SLC0_ERRP - Mdac eq err power estimate demux path 1, ping lane stage 2. for slice 0
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: REG_DGSEP_S2_DMX1_PI_SLC0_ERRP :: REG_DGSEP_S2_DMX1_PI_SLC0_ERRP [31:00] */
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_S2_DMX1_PI_SLC0_ERRP_REG_DGSEP_S2_DMX1_PI_SLC0_ERRP_MASK 0xffffffff
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_S2_DMX1_PI_SLC0_ERRP_REG_DGSEP_S2_DMX1_PI_SLC0_ERRP_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_S2_DMX1_PI_SLC0_ERRP_REG_DGSEP_S2_DMX1_PI_SLC0_ERRP_DEFAULT 0x00000000

/***************************************************************************
 *REG_DGSEP_S3_DMX1_PI_SLC0_ERRP - Mdac eq err power estimate demux path 1, ping lane stage 3. for slice 0
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: REG_DGSEP_S3_DMX1_PI_SLC0_ERRP :: REG_DGSEP_S3_DMX1_PI_SLC0_ERRP [31:00] */
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_S3_DMX1_PI_SLC0_ERRP_REG_DGSEP_S3_DMX1_PI_SLC0_ERRP_MASK 0xffffffff
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_S3_DMX1_PI_SLC0_ERRP_REG_DGSEP_S3_DMX1_PI_SLC0_ERRP_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_S3_DMX1_PI_SLC0_ERRP_REG_DGSEP_S3_DMX1_PI_SLC0_ERRP_DEFAULT 0x00000000

/***************************************************************************
 *REG_DGSEP_S1_DMX1_PO_SLC0_ERRP - Mdac eq err power estimate demux path 1, pong lane stage 1. for slice 0
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: REG_DGSEP_S1_DMX1_PO_SLC0_ERRP :: REG_DGSEP_S1_DMX1_PO_SLC0_ERRP [31:00] */
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_S1_DMX1_PO_SLC0_ERRP_REG_DGSEP_S1_DMX1_PO_SLC0_ERRP_MASK 0xffffffff
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_S1_DMX1_PO_SLC0_ERRP_REG_DGSEP_S1_DMX1_PO_SLC0_ERRP_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_S1_DMX1_PO_SLC0_ERRP_REG_DGSEP_S1_DMX1_PO_SLC0_ERRP_DEFAULT 0x00000000

/***************************************************************************
 *REG_DGSEP_S2_DMX1_PO_SLC0_ERRP - Mdac eq err power estimate demux path 1, pong lane stage 2. for slice 0
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: REG_DGSEP_S2_DMX1_PO_SLC0_ERRP :: REG_DGSEP_S2_DMX1_PO_SLC0_ERRP [31:00] */
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_S2_DMX1_PO_SLC0_ERRP_REG_DGSEP_S2_DMX1_PO_SLC0_ERRP_MASK 0xffffffff
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_S2_DMX1_PO_SLC0_ERRP_REG_DGSEP_S2_DMX1_PO_SLC0_ERRP_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_S2_DMX1_PO_SLC0_ERRP_REG_DGSEP_S2_DMX1_PO_SLC0_ERRP_DEFAULT 0x00000000

/***************************************************************************
 *REG_DGSEP_S3_DMX1_PO_SLC0_ERRP - Mdac eq err power estimate demux path 1, pong lane stage 3. for slice 0
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: REG_DGSEP_S3_DMX1_PO_SLC0_ERRP :: REG_DGSEP_S3_DMX1_PO_SLC0_ERRP [31:00] */
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_S3_DMX1_PO_SLC0_ERRP_REG_DGSEP_S3_DMX1_PO_SLC0_ERRP_MASK 0xffffffff
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_S3_DMX1_PO_SLC0_ERRP_REG_DGSEP_S3_DMX1_PO_SLC0_ERRP_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_S3_DMX1_PO_SLC0_ERRP_REG_DGSEP_S3_DMX1_PO_SLC0_ERRP_DEFAULT 0x00000000

/***************************************************************************
 *REG_DGSEP_S1_DMX2_PI_SLC0_ERRP - Mdac eq err power estimate demux path 2, ping lane stage 1. for slice 0
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: REG_DGSEP_S1_DMX2_PI_SLC0_ERRP :: REG_DGSEP_S1_DMX2_PI_SLC0_ERRP [31:00] */
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_S1_DMX2_PI_SLC0_ERRP_REG_DGSEP_S1_DMX2_PI_SLC0_ERRP_MASK 0xffffffff
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_S1_DMX2_PI_SLC0_ERRP_REG_DGSEP_S1_DMX2_PI_SLC0_ERRP_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_S1_DMX2_PI_SLC0_ERRP_REG_DGSEP_S1_DMX2_PI_SLC0_ERRP_DEFAULT 0x00000000

/***************************************************************************
 *REG_DGSEP_S2_DMX2_PI_SLC0_ERRP - Mdac eq err power estimate demux path 2, ping lane stage 2. for slice 0
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: REG_DGSEP_S2_DMX2_PI_SLC0_ERRP :: REG_DGSEP_S2_DMX2_PI_SLC0_ERRP [31:00] */
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_S2_DMX2_PI_SLC0_ERRP_REG_DGSEP_S2_DMX2_PI_SLC0_ERRP_MASK 0xffffffff
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_S2_DMX2_PI_SLC0_ERRP_REG_DGSEP_S2_DMX2_PI_SLC0_ERRP_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_S2_DMX2_PI_SLC0_ERRP_REG_DGSEP_S2_DMX2_PI_SLC0_ERRP_DEFAULT 0x00000000

/***************************************************************************
 *REG_DGSEP_S3_DMX2_PI_SLC0_ERRP - Mdac eq err power estimate demux path 2, ping lane stage 3. for slice 0
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: REG_DGSEP_S3_DMX2_PI_SLC0_ERRP :: REG_DGSEP_S3_DMX2_PI_SLC0_ERRP [31:00] */
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_S3_DMX2_PI_SLC0_ERRP_REG_DGSEP_S3_DMX2_PI_SLC0_ERRP_MASK 0xffffffff
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_S3_DMX2_PI_SLC0_ERRP_REG_DGSEP_S3_DMX2_PI_SLC0_ERRP_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_S3_DMX2_PI_SLC0_ERRP_REG_DGSEP_S3_DMX2_PI_SLC0_ERRP_DEFAULT 0x00000000

/***************************************************************************
 *REG_DGSEP_S1_DMX2_PO_SLC0_ERRP - Mdac eq err power estimate demux path 2, pong lane stage 1. for slice 0
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: REG_DGSEP_S1_DMX2_PO_SLC0_ERRP :: REG_DGSEP_S1_DMX2_PO_SLC0_ERRP [31:00] */
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_S1_DMX2_PO_SLC0_ERRP_REG_DGSEP_S1_DMX2_PO_SLC0_ERRP_MASK 0xffffffff
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_S1_DMX2_PO_SLC0_ERRP_REG_DGSEP_S1_DMX2_PO_SLC0_ERRP_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_S1_DMX2_PO_SLC0_ERRP_REG_DGSEP_S1_DMX2_PO_SLC0_ERRP_DEFAULT 0x00000000

/***************************************************************************
 *REG_DGSEP_S2_DMX2_PO_SLC0_ERRP - Mdac eq err power estimate demux path 2, pong lane stage 2. for slice 0
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: REG_DGSEP_S2_DMX2_PO_SLC0_ERRP :: REG_DGSEP_S2_DMX2_PO_SLC0_ERRP [31:00] */
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_S2_DMX2_PO_SLC0_ERRP_REG_DGSEP_S2_DMX2_PO_SLC0_ERRP_MASK 0xffffffff
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_S2_DMX2_PO_SLC0_ERRP_REG_DGSEP_S2_DMX2_PO_SLC0_ERRP_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_S2_DMX2_PO_SLC0_ERRP_REG_DGSEP_S2_DMX2_PO_SLC0_ERRP_DEFAULT 0x00000000

/***************************************************************************
 *REG_DGSEP_S3_DMX2_PO_SLC0_ERRP - Mdac eq err power estimate demux path 2, pong lane stage 3. for slice 0
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: REG_DGSEP_S3_DMX2_PO_SLC0_ERRP :: REG_DGSEP_S3_DMX2_PO_SLC0_ERRP [31:00] */
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_S3_DMX2_PO_SLC0_ERRP_REG_DGSEP_S3_DMX2_PO_SLC0_ERRP_MASK 0xffffffff
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_S3_DMX2_PO_SLC0_ERRP_REG_DGSEP_S3_DMX2_PO_SLC0_ERRP_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_S3_DMX2_PO_SLC0_ERRP_REG_DGSEP_S3_DMX2_PO_SLC0_ERRP_DEFAULT 0x00000000

/***************************************************************************
 *REG_DGSEP_S1_DMX3_PI_SLC0_ERRP - Mdac eq err power estimate demux path 3, ping lane stage 1. for slice 0
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: REG_DGSEP_S1_DMX3_PI_SLC0_ERRP :: REG_DGSEP_S1_DMX3_PI_SLC0_ERRP [31:00] */
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_S1_DMX3_PI_SLC0_ERRP_REG_DGSEP_S1_DMX3_PI_SLC0_ERRP_MASK 0xffffffff
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_S1_DMX3_PI_SLC0_ERRP_REG_DGSEP_S1_DMX3_PI_SLC0_ERRP_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_S1_DMX3_PI_SLC0_ERRP_REG_DGSEP_S1_DMX3_PI_SLC0_ERRP_DEFAULT 0x00000000

/***************************************************************************
 *REG_DGSEP_S2_DMX3_PI_SLC0_ERRP - Mdac eq err power estimate demux path 3, ping lane stage 2. for slice 0
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: REG_DGSEP_S2_DMX3_PI_SLC0_ERRP :: REG_DGSEP_S2_DMX3_PI_SLC0_ERRP [31:00] */
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_S2_DMX3_PI_SLC0_ERRP_REG_DGSEP_S2_DMX3_PI_SLC0_ERRP_MASK 0xffffffff
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_S2_DMX3_PI_SLC0_ERRP_REG_DGSEP_S2_DMX3_PI_SLC0_ERRP_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_S2_DMX3_PI_SLC0_ERRP_REG_DGSEP_S2_DMX3_PI_SLC0_ERRP_DEFAULT 0x00000000

/***************************************************************************
 *REG_DGSEP_S3_DMX3_PI_SLC0_ERRP - Mdac eq err power estimate demux path 3, ping lane stage 3. for slice 0
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: REG_DGSEP_S3_DMX3_PI_SLC0_ERRP :: REG_DGSEP_S3_DMX3_PI_SLC0_ERRP [31:00] */
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_S3_DMX3_PI_SLC0_ERRP_REG_DGSEP_S3_DMX3_PI_SLC0_ERRP_MASK 0xffffffff
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_S3_DMX3_PI_SLC0_ERRP_REG_DGSEP_S3_DMX3_PI_SLC0_ERRP_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_S3_DMX3_PI_SLC0_ERRP_REG_DGSEP_S3_DMX3_PI_SLC0_ERRP_DEFAULT 0x00000000

/***************************************************************************
 *REG_DGSEP_S1_DMX3_PO_SLC0_ERRP - Mdac eq err power estimate demux path 3, pong lane stage 1. for slice 0
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: REG_DGSEP_S1_DMX3_PO_SLC0_ERRP :: REG_DGSEP_S1_DMX3_PO_SLC0_ERRP [31:00] */
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_S1_DMX3_PO_SLC0_ERRP_REG_DGSEP_S1_DMX3_PO_SLC0_ERRP_MASK 0xffffffff
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_S1_DMX3_PO_SLC0_ERRP_REG_DGSEP_S1_DMX3_PO_SLC0_ERRP_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_S1_DMX3_PO_SLC0_ERRP_REG_DGSEP_S1_DMX3_PO_SLC0_ERRP_DEFAULT 0x00000000

/***************************************************************************
 *REG_DGSEP_S2_DMX3_PO_SLC0_ERRP - Mdac eq err power estimate demux path 3, pong lane stage 2. for slice 0
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: REG_DGSEP_S2_DMX3_PO_SLC0_ERRP :: REG_DGSEP_S2_DMX3_PO_SLC0_ERRP [31:00] */
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_S2_DMX3_PO_SLC0_ERRP_REG_DGSEP_S2_DMX3_PO_SLC0_ERRP_MASK 0xffffffff
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_S2_DMX3_PO_SLC0_ERRP_REG_DGSEP_S2_DMX3_PO_SLC0_ERRP_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_S2_DMX3_PO_SLC0_ERRP_REG_DGSEP_S2_DMX3_PO_SLC0_ERRP_DEFAULT 0x00000000

/***************************************************************************
 *REG_DGSEP_S3_DMX3_PO_SLC0_ERRP - Mdac eq err power estimate demux path 3, pong lane stage 3. for slice 0
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: REG_DGSEP_S3_DMX3_PO_SLC0_ERRP :: REG_DGSEP_S3_DMX3_PO_SLC0_ERRP [31:00] */
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_S3_DMX3_PO_SLC0_ERRP_REG_DGSEP_S3_DMX3_PO_SLC0_ERRP_MASK 0xffffffff
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_S3_DMX3_PO_SLC0_ERRP_REG_DGSEP_S3_DMX3_PO_SLC0_ERRP_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_REG_DGSEP_S3_DMX3_PO_SLC0_ERRP_REG_DGSEP_S3_DMX3_PO_SLC0_ERRP_DEFAULT 0x00000000

/***************************************************************************
 *AGCCTL1 - AGCCTL1
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: AGCCTL1 :: reserved0 [31:30] */
#define BCHP_AIF_WB_CAB_CORE_AGCCTL1_reserved0_MASK                0xc0000000
#define BCHP_AIF_WB_CAB_CORE_AGCCTL1_reserved0_SHIFT               30

/* AIF_WB_CAB_CORE :: AGCCTL1 :: REG_AGC_LA_FRZ [29:29] */
#define BCHP_AIF_WB_CAB_CORE_AGCCTL1_REG_AGC_LA_FRZ_MASK           0x20000000
#define BCHP_AIF_WB_CAB_CORE_AGCCTL1_REG_AGC_LA_FRZ_SHIFT          29
#define BCHP_AIF_WB_CAB_CORE_AGCCTL1_REG_AGC_LA_FRZ_DEFAULT        0x00000001

/* AIF_WB_CAB_CORE :: AGCCTL1 :: REG_AGC_LA_BYP [28:28] */
#define BCHP_AIF_WB_CAB_CORE_AGCCTL1_REG_AGC_LA_BYP_MASK           0x10000000
#define BCHP_AIF_WB_CAB_CORE_AGCCTL1_REG_AGC_LA_BYP_SHIFT          28
#define BCHP_AIF_WB_CAB_CORE_AGCCTL1_REG_AGC_LA_BYP_DEFAULT        0x00000000

/* AIF_WB_CAB_CORE :: AGCCTL1 :: REG_AGC_LA_BETA [27:25] */
#define BCHP_AIF_WB_CAB_CORE_AGCCTL1_REG_AGC_LA_BETA_MASK          0x0e000000
#define BCHP_AIF_WB_CAB_CORE_AGCCTL1_REG_AGC_LA_BETA_SHIFT         25
#define BCHP_AIF_WB_CAB_CORE_AGCCTL1_REG_AGC_LA_BETA_DEFAULT       0x00000007

/* AIF_WB_CAB_CORE :: AGCCTL1 :: REG_AGC_LF_K1 [24:20] */
#define BCHP_AIF_WB_CAB_CORE_AGCCTL1_REG_AGC_LF_K1_MASK            0x01f00000
#define BCHP_AIF_WB_CAB_CORE_AGCCTL1_REG_AGC_LF_K1_SHIFT           20
#define BCHP_AIF_WB_CAB_CORE_AGCCTL1_REG_AGC_LF_K1_DEFAULT         0x00000008

/* AIF_WB_CAB_CORE :: AGCCTL1 :: REG_AGC_LF_FRZ [19:19] */
#define BCHP_AIF_WB_CAB_CORE_AGCCTL1_REG_AGC_LF_FRZ_MASK           0x00080000
#define BCHP_AIF_WB_CAB_CORE_AGCCTL1_REG_AGC_LF_FRZ_SHIFT          19
#define BCHP_AIF_WB_CAB_CORE_AGCCTL1_REG_AGC_LF_FRZ_DEFAULT        0x00000001

/* AIF_WB_CAB_CORE :: AGCCTL1 :: REG_AGC_SYNC_RST [18:18] */
#define BCHP_AIF_WB_CAB_CORE_AGCCTL1_REG_AGC_SYNC_RST_MASK         0x00040000
#define BCHP_AIF_WB_CAB_CORE_AGCCTL1_REG_AGC_SYNC_RST_SHIFT        18
#define BCHP_AIF_WB_CAB_CORE_AGCCTL1_REG_AGC_SYNC_RST_DEFAULT      0x00000000

/* AIF_WB_CAB_CORE :: AGCCTL1 :: REG_AGC_THR [17:00] */
#define BCHP_AIF_WB_CAB_CORE_AGCCTL1_REG_AGC_THR_MASK              0x0003ffff
#define BCHP_AIF_WB_CAB_CORE_AGCCTL1_REG_AGC_THR_SHIFT             0
#define BCHP_AIF_WB_CAB_CORE_AGCCTL1_REG_AGC_THR_DEFAULT           0x00036000

/***************************************************************************
 *AGCCTL2 - AGCCTL2
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: AGCCTL2 :: reserved0 [31:13] */
#define BCHP_AIF_WB_CAB_CORE_AGCCTL2_reserved0_MASK                0xffffe000
#define BCHP_AIF_WB_CAB_CORE_AGCCTL2_reserved0_SHIFT               13

/* AIF_WB_CAB_CORE :: AGCCTL2 :: REG_AGC_DZ_RANGE [12:02] */
#define BCHP_AIF_WB_CAB_CORE_AGCCTL2_REG_AGC_DZ_RANGE_MASK         0x00001ffc
#define BCHP_AIF_WB_CAB_CORE_AGCCTL2_REG_AGC_DZ_RANGE_SHIFT        2
#define BCHP_AIF_WB_CAB_CORE_AGCCTL2_REG_AGC_DZ_RANGE_DEFAULT      0x00000008

/* AIF_WB_CAB_CORE :: AGCCTL2 :: REG_AGC_LOG2_BYP [01:01] */
#define BCHP_AIF_WB_CAB_CORE_AGCCTL2_REG_AGC_LOG2_BYP_MASK         0x00000002
#define BCHP_AIF_WB_CAB_CORE_AGCCTL2_REG_AGC_LOG2_BYP_SHIFT        1
#define BCHP_AIF_WB_CAB_CORE_AGCCTL2_REG_AGC_LOG2_BYP_DEFAULT      0x00000000

/* AIF_WB_CAB_CORE :: AGCCTL2 :: REG_AGC_LFSR_EN [00:00] */
#define BCHP_AIF_WB_CAB_CORE_AGCCTL2_REG_AGC_LFSR_EN_MASK          0x00000001
#define BCHP_AIF_WB_CAB_CORE_AGCCTL2_REG_AGC_LFSR_EN_SHIFT         0
#define BCHP_AIF_WB_CAB_CORE_AGCCTL2_REG_AGC_LFSR_EN_DEFAULT       0x00000000

/***************************************************************************
 *AGCDECRATE - Decimate rate
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: AGCDECRATE :: reserved0 [31:17] */
#define BCHP_AIF_WB_CAB_CORE_AGCDECRATE_reserved0_MASK             0xfffe0000
#define BCHP_AIF_WB_CAB_CORE_AGCDECRATE_reserved0_SHIFT            17

/* AIF_WB_CAB_CORE :: AGCDECRATE :: AGCDECRATE [16:00] */
#define BCHP_AIF_WB_CAB_CORE_AGCDECRATE_AGCDECRATE_MASK            0x0001ffff
#define BCHP_AIF_WB_CAB_CORE_AGCDECRATE_AGCDECRATE_SHIFT           0
#define BCHP_AIF_WB_CAB_CORE_AGCDECRATE_AGCDECRATE_DEFAULT         0x00000080

/***************************************************************************
 *AGCTHRA1 - AGCTHRA1
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: AGCTHRA1 :: reserved0 [31:26] */
#define BCHP_AIF_WB_CAB_CORE_AGCTHRA1_reserved0_MASK               0xfc000000
#define BCHP_AIF_WB_CAB_CORE_AGCTHRA1_reserved0_SHIFT              26

/* AIF_WB_CAB_CORE :: AGCTHRA1 :: REG_AGC_BLOCK_RANGE_CTRL [25:24] */
#define BCHP_AIF_WB_CAB_CORE_AGCTHRA1_REG_AGC_BLOCK_RANGE_CTRL_MASK 0x03000000
#define BCHP_AIF_WB_CAB_CORE_AGCTHRA1_REG_AGC_BLOCK_RANGE_CTRL_SHIFT 24
#define BCHP_AIF_WB_CAB_CORE_AGCTHRA1_REG_AGC_BLOCK_RANGE_CTRL_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: AGCTHRA1 :: REG_AGC_CTRL_LA_FRZ [23:23] */
#define BCHP_AIF_WB_CAB_CORE_AGCTHRA1_REG_AGC_CTRL_LA_FRZ_MASK     0x00800000
#define BCHP_AIF_WB_CAB_CORE_AGCTHRA1_REG_AGC_CTRL_LA_FRZ_SHIFT    23
#define BCHP_AIF_WB_CAB_CORE_AGCTHRA1_REG_AGC_CTRL_LA_FRZ_DEFAULT  0x00000001

/* AIF_WB_CAB_CORE :: AGCTHRA1 :: REG_AGC_CTRL_LA_BYP [22:22] */
#define BCHP_AIF_WB_CAB_CORE_AGCTHRA1_REG_AGC_CTRL_LA_BYP_MASK     0x00400000
#define BCHP_AIF_WB_CAB_CORE_AGCTHRA1_REG_AGC_CTRL_LA_BYP_SHIFT    22
#define BCHP_AIF_WB_CAB_CORE_AGCTHRA1_REG_AGC_CTRL_LA_BYP_DEFAULT  0x00000000

/* AIF_WB_CAB_CORE :: AGCTHRA1 :: REG_AGC_CTRL_LA_BETA [21:19] */
#define BCHP_AIF_WB_CAB_CORE_AGCTHRA1_REG_AGC_CTRL_LA_BETA_MASK    0x00380000
#define BCHP_AIF_WB_CAB_CORE_AGCTHRA1_REG_AGC_CTRL_LA_BETA_SHIFT   19
#define BCHP_AIF_WB_CAB_CORE_AGCTHRA1_REG_AGC_CTRL_LA_BETA_DEFAULT 0x00000003

/* AIF_WB_CAB_CORE :: AGCTHRA1 :: REG_AGC_CTRL_LF_K1 [18:16] */
#define BCHP_AIF_WB_CAB_CORE_AGCTHRA1_REG_AGC_CTRL_LF_K1_MASK      0x00070000
#define BCHP_AIF_WB_CAB_CORE_AGCTHRA1_REG_AGC_CTRL_LF_K1_SHIFT     16
#define BCHP_AIF_WB_CAB_CORE_AGCTHRA1_REG_AGC_CTRL_LF_K1_DEFAULT   0x00000007

/* AIF_WB_CAB_CORE :: AGCTHRA1 :: REG_AGC_CTRL_LF_FRZ [15:15] */
#define BCHP_AIF_WB_CAB_CORE_AGCTHRA1_REG_AGC_CTRL_LF_FRZ_MASK     0x00008000
#define BCHP_AIF_WB_CAB_CORE_AGCTHRA1_REG_AGC_CTRL_LF_FRZ_SHIFT    15
#define BCHP_AIF_WB_CAB_CORE_AGCTHRA1_REG_AGC_CTRL_LF_FRZ_DEFAULT  0x00000001

/* AIF_WB_CAB_CORE :: AGCTHRA1 :: REG_AGC_CTRL_ABS_THR [14:00] */
#define BCHP_AIF_WB_CAB_CORE_AGCTHRA1_REG_AGC_CTRL_ABS_THR_MASK    0x00007fff
#define BCHP_AIF_WB_CAB_CORE_AGCTHRA1_REG_AGC_CTRL_ABS_THR_SHIFT   0
#define BCHP_AIF_WB_CAB_CORE_AGCTHRA1_REG_AGC_CTRL_ABS_THR_DEFAULT 0x00007d00

/***************************************************************************
 *AGCTHRA2 - AGCTHRA2
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: AGCTHRA2 :: reserved0 [31:31] */
#define BCHP_AIF_WB_CAB_CORE_AGCTHRA2_reserved0_MASK               0x80000000
#define BCHP_AIF_WB_CAB_CORE_AGCTHRA2_reserved0_SHIFT              31

/* AIF_WB_CAB_CORE :: AGCTHRA2 :: REG_AGC_CTRL_LOWER_LIMIT [30:16] */
#define BCHP_AIF_WB_CAB_CORE_AGCTHRA2_REG_AGC_CTRL_LOWER_LIMIT_MASK 0x7fff0000
#define BCHP_AIF_WB_CAB_CORE_AGCTHRA2_REG_AGC_CTRL_LOWER_LIMIT_SHIFT 16
#define BCHP_AIF_WB_CAB_CORE_AGCTHRA2_REG_AGC_CTRL_LOWER_LIMIT_DEFAULT 0x00006400

/* AIF_WB_CAB_CORE :: AGCTHRA2 :: reserved_for_eco1 [15:15] */
#define BCHP_AIF_WB_CAB_CORE_AGCTHRA2_reserved_for_eco1_MASK       0x00008000
#define BCHP_AIF_WB_CAB_CORE_AGCTHRA2_reserved_for_eco1_SHIFT      15
#define BCHP_AIF_WB_CAB_CORE_AGCTHRA2_reserved_for_eco1_DEFAULT    0x00000000

/* AIF_WB_CAB_CORE :: AGCTHRA2 :: REG_AGC_CTRL_UPPER_LIMIT [14:00] */
#define BCHP_AIF_WB_CAB_CORE_AGCTHRA2_REG_AGC_CTRL_UPPER_LIMIT_MASK 0x00007fff
#define BCHP_AIF_WB_CAB_CORE_AGCTHRA2_REG_AGC_CTRL_UPPER_LIMIT_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_AGCTHRA2_REG_AGC_CTRL_UPPER_LIMIT_DEFAULT 0x00002400

/***************************************************************************
 *REG_AGC_LF_INT_WDATA - Shift accumulator integrator write data (tc8.26)
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: REG_AGC_LF_INT_WDATA :: REG_AGC_LF_INT_WDATA [31:00] */
#define BCHP_AIF_WB_CAB_CORE_REG_AGC_LF_INT_WDATA_REG_AGC_LF_INT_WDATA_MASK 0xffffffff
#define BCHP_AIF_WB_CAB_CORE_REG_AGC_LF_INT_WDATA_REG_AGC_LF_INT_WDATA_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_REG_AGC_LF_INT_WDATA_REG_AGC_LF_INT_WDATA_DEFAULT 0xf0000000

/***************************************************************************
 *REG_AGC_LA_INT_WDATA - Leaky averager integrator write data (tc1.31)
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: REG_AGC_LA_INT_WDATA :: REG_AGC_LA_INT_WDATA [31:00] */
#define BCHP_AIF_WB_CAB_CORE_REG_AGC_LA_INT_WDATA_REG_AGC_LA_INT_WDATA_MASK 0xffffffff
#define BCHP_AIF_WB_CAB_CORE_REG_AGC_LA_INT_WDATA_REG_AGC_LA_INT_WDATA_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_REG_AGC_LA_INT_WDATA_REG_AGC_LA_INT_WDATA_DEFAULT 0x00000000

/***************************************************************************
 *REG_AGC_CTRL_LF_INT_WDATA - Shift accumulator integrator write data (tc4.19)
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: REG_AGC_CTRL_LF_INT_WDATA :: reserved0 [31:23] */
#define BCHP_AIF_WB_CAB_CORE_REG_AGC_CTRL_LF_INT_WDATA_reserved0_MASK 0xff800000
#define BCHP_AIF_WB_CAB_CORE_REG_AGC_CTRL_LF_INT_WDATA_reserved0_SHIFT 23

/* AIF_WB_CAB_CORE :: REG_AGC_CTRL_LF_INT_WDATA :: REG_AGC_CTRL_LF_INT_WDATA [22:00] */
#define BCHP_AIF_WB_CAB_CORE_REG_AGC_CTRL_LF_INT_WDATA_REG_AGC_CTRL_LF_INT_WDATA_MASK 0x007fffff
#define BCHP_AIF_WB_CAB_CORE_REG_AGC_CTRL_LF_INT_WDATA_REG_AGC_CTRL_LF_INT_WDATA_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_REG_AGC_CTRL_LF_INT_WDATA_REG_AGC_CTRL_LF_INT_WDATA_DEFAULT 0x00000000

/***************************************************************************
 *REG_AGC_CTRL_LA_INT_WDATA - Leaky averager integrator write data (tc1.20)
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: REG_AGC_CTRL_LA_INT_WDATA :: reserved0 [31:21] */
#define BCHP_AIF_WB_CAB_CORE_REG_AGC_CTRL_LA_INT_WDATA_reserved0_MASK 0xffe00000
#define BCHP_AIF_WB_CAB_CORE_REG_AGC_CTRL_LA_INT_WDATA_reserved0_SHIFT 21

/* AIF_WB_CAB_CORE :: REG_AGC_CTRL_LA_INT_WDATA :: REG_AGC_CTRL_LA_INT_WDATA [20:00] */
#define BCHP_AIF_WB_CAB_CORE_REG_AGC_CTRL_LA_INT_WDATA_REG_AGC_CTRL_LA_INT_WDATA_MASK 0x001fffff
#define BCHP_AIF_WB_CAB_CORE_REG_AGC_CTRL_LA_INT_WDATA_REG_AGC_CTRL_LA_INT_WDATA_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_REG_AGC_CTRL_LA_INT_WDATA_REG_AGC_CTRL_LA_INT_WDATA_DEFAULT 0x00000000

/***************************************************************************
 *REG_AGC_PKDT_CTL - REG_AGC_PKDT_CTL
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: REG_AGC_PKDT_CTL :: AGC_pkdt_sel [31:31] */
#define BCHP_AIF_WB_CAB_CORE_REG_AGC_PKDT_CTL_AGC_pkdt_sel_MASK    0x80000000
#define BCHP_AIF_WB_CAB_CORE_REG_AGC_PKDT_CTL_AGC_pkdt_sel_SHIFT   31
#define BCHP_AIF_WB_CAB_CORE_REG_AGC_PKDT_CTL_AGC_pkdt_sel_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_AGC_PKDT_CTL :: AGC_lna_start [30:30] */
#define BCHP_AIF_WB_CAB_CORE_REG_AGC_PKDT_CTL_AGC_lna_start_MASK   0x40000000
#define BCHP_AIF_WB_CAB_CORE_REG_AGC_PKDT_CTL_AGC_lna_start_SHIFT  30
#define BCHP_AIF_WB_CAB_CORE_REG_AGC_PKDT_CTL_AGC_lna_start_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_AGC_PKDT_CTL :: AGC_peak_pwrb [29:29] */
#define BCHP_AIF_WB_CAB_CORE_REG_AGC_PKDT_CTL_AGC_peak_pwrb_MASK   0x20000000
#define BCHP_AIF_WB_CAB_CORE_REG_AGC_PKDT_CTL_AGC_peak_pwrb_SHIFT  29
#define BCHP_AIF_WB_CAB_CORE_REG_AGC_PKDT_CTL_AGC_peak_pwrb_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_AGC_PKDT_CTL :: AGC_pd_thresh [28:23] */
#define BCHP_AIF_WB_CAB_CORE_REG_AGC_PKDT_CTL_AGC_pd_thresh_MASK   0x1f800000
#define BCHP_AIF_WB_CAB_CORE_REG_AGC_PKDT_CTL_AGC_pd_thresh_SHIFT  23
#define BCHP_AIF_WB_CAB_CORE_REG_AGC_PKDT_CTL_AGC_pd_thresh_DEFAULT 0x0000000b

/* AIF_WB_CAB_CORE :: REG_AGC_PKDT_CTL :: AGC_peak_pwr_set_pt [22:05] */
#define BCHP_AIF_WB_CAB_CORE_REG_AGC_PKDT_CTL_AGC_peak_pwr_set_pt_MASK 0x007fffe0
#define BCHP_AIF_WB_CAB_CORE_REG_AGC_PKDT_CTL_AGC_peak_pwr_set_pt_SHIFT 5
#define BCHP_AIF_WB_CAB_CORE_REG_AGC_PKDT_CTL_AGC_peak_pwr_set_pt_DEFAULT 0x00031e1c

/* AIF_WB_CAB_CORE :: REG_AGC_PKDT_CTL :: AGC_win_len [04:00] */
#define BCHP_AIF_WB_CAB_CORE_REG_AGC_PKDT_CTL_AGC_win_len_MASK     0x0000001f
#define BCHP_AIF_WB_CAB_CORE_REG_AGC_PKDT_CTL_AGC_win_len_SHIFT    0
#define BCHP_AIF_WB_CAB_CORE_REG_AGC_PKDT_CTL_AGC_win_len_DEFAULT  0x0000000a

/***************************************************************************
 *REG_AGC_PKDT_LA - REG_AGC_PKDT_LA
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: REG_AGC_PKDT_LA :: reserved0 [31:04] */
#define BCHP_AIF_WB_CAB_CORE_REG_AGC_PKDT_LA_reserved0_MASK        0xfffffff0
#define BCHP_AIF_WB_CAB_CORE_REG_AGC_PKDT_LA_reserved0_SHIFT       4

/* AIF_WB_CAB_CORE :: REG_AGC_PKDT_LA :: REG_AGC_LA_FRZ [03:03] */
#define BCHP_AIF_WB_CAB_CORE_REG_AGC_PKDT_LA_REG_AGC_LA_FRZ_MASK   0x00000008
#define BCHP_AIF_WB_CAB_CORE_REG_AGC_PKDT_LA_REG_AGC_LA_FRZ_SHIFT  3
#define BCHP_AIF_WB_CAB_CORE_REG_AGC_PKDT_LA_REG_AGC_LA_FRZ_DEFAULT 0x00000001

/* AIF_WB_CAB_CORE :: REG_AGC_PKDT_LA :: REG_AGC_LA_BYP [02:02] */
#define BCHP_AIF_WB_CAB_CORE_REG_AGC_PKDT_LA_REG_AGC_LA_BYP_MASK   0x00000004
#define BCHP_AIF_WB_CAB_CORE_REG_AGC_PKDT_LA_REG_AGC_LA_BYP_SHIFT  2
#define BCHP_AIF_WB_CAB_CORE_REG_AGC_PKDT_LA_REG_AGC_LA_BYP_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_AGC_PKDT_LA :: REG_AGC_LA_BETA [01:00] */
#define BCHP_AIF_WB_CAB_CORE_REG_AGC_PKDT_LA_REG_AGC_LA_BETA_MASK  0x00000003
#define BCHP_AIF_WB_CAB_CORE_REG_AGC_PKDT_LA_REG_AGC_LA_BETA_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_REG_AGC_PKDT_LA_REG_AGC_LA_BETA_DEFAULT 0x00000003

/***************************************************************************
 *REG_AGC_PKDT_LA_INT_WDATA - Leaky averager integrator write data (tc6.18)
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: REG_AGC_PKDT_LA_INT_WDATA :: reserved0 [31:24] */
#define BCHP_AIF_WB_CAB_CORE_REG_AGC_PKDT_LA_INT_WDATA_reserved0_MASK 0xff000000
#define BCHP_AIF_WB_CAB_CORE_REG_AGC_PKDT_LA_INT_WDATA_reserved0_SHIFT 24

/* AIF_WB_CAB_CORE :: REG_AGC_PKDT_LA_INT_WDATA :: REG_AGC_LA_INT_WDATA [23:00] */
#define BCHP_AIF_WB_CAB_CORE_REG_AGC_PKDT_LA_INT_WDATA_REG_AGC_LA_INT_WDATA_MASK 0x00ffffff
#define BCHP_AIF_WB_CAB_CORE_REG_AGC_PKDT_LA_INT_WDATA_REG_AGC_LA_INT_WDATA_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_REG_AGC_PKDT_LA_INT_WDATA_REG_AGC_LA_INT_WDATA_DEFAULT 0x00000000

/***************************************************************************
 *REG_AGC_INT_MAXTHR - LF integrator max threshold (tc8.24)
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: REG_AGC_INT_MAXTHR :: REG_AGC_INT_MAXTHR [31:00] */
#define BCHP_AIF_WB_CAB_CORE_REG_AGC_INT_MAXTHR_REG_AGC_INT_MAXTHR_MASK 0xffffffff
#define BCHP_AIF_WB_CAB_CORE_REG_AGC_INT_MAXTHR_REG_AGC_INT_MAXTHR_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_REG_AGC_INT_MAXTHR_REG_AGC_INT_MAXTHR_DEFAULT 0x7fffffff

/***************************************************************************
 *REG_AGC_INT_MINTHR - LF integrator min threshold (tc8.24)
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: REG_AGC_INT_MINTHR :: REG_AGC_INT_MINTHR [31:00] */
#define BCHP_AIF_WB_CAB_CORE_REG_AGC_INT_MINTHR_REG_AGC_INT_MINTHR_MASK 0xffffffff
#define BCHP_AIF_WB_CAB_CORE_REG_AGC_INT_MINTHR_REG_AGC_INT_MINTHR_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_REG_AGC_INT_MINTHR_REG_AGC_INT_MINTHR_DEFAULT 0x80000000

/***************************************************************************
 *REG_AGCCTL3 - REG_AGCCTL3
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: REG_AGCCTL3 :: reserved0 [31:03] */
#define BCHP_AIF_WB_CAB_CORE_REG_AGCCTL3_reserved0_MASK            0xfffffff8
#define BCHP_AIF_WB_CAB_CORE_REG_AGCCTL3_reserved0_SHIFT           3

/* AIF_WB_CAB_CORE :: REG_AGCCTL3 :: REG_AGC_PGA_FORMAT [02:02] */
#define BCHP_AIF_WB_CAB_CORE_REG_AGCCTL3_REG_AGC_PGA_FORMAT_MASK   0x00000004
#define BCHP_AIF_WB_CAB_CORE_REG_AGCCTL3_REG_AGC_PGA_FORMAT_SHIFT  2
#define BCHP_AIF_WB_CAB_CORE_REG_AGCCTL3_REG_AGC_PGA_FORMAT_DEFAULT 0x00000001

/* AIF_WB_CAB_CORE :: REG_AGCCTL3 :: REG_AGC_LF_ACC_DIR [01:01] */
#define BCHP_AIF_WB_CAB_CORE_REG_AGCCTL3_REG_AGC_LF_ACC_DIR_MASK   0x00000002
#define BCHP_AIF_WB_CAB_CORE_REG_AGCCTL3_REG_AGC_LF_ACC_DIR_SHIFT  1
#define BCHP_AIF_WB_CAB_CORE_REG_AGCCTL3_REG_AGC_LF_ACC_DIR_DEFAULT 0x00000001

/* AIF_WB_CAB_CORE :: REG_AGCCTL3 :: REG_AGC_PGA_LIMIT [00:00] */
#define BCHP_AIF_WB_CAB_CORE_REG_AGCCTL3_REG_AGC_PGA_LIMIT_MASK    0x00000001
#define BCHP_AIF_WB_CAB_CORE_REG_AGCCTL3_REG_AGC_PGA_LIMIT_SHIFT   0
#define BCHP_AIF_WB_CAB_CORE_REG_AGCCTL3_REG_AGC_PGA_LIMIT_DEFAULT 0x00000000

/***************************************************************************
 *REG_AGC_DSM_CTL - REG_AGC_DSM_CTL
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: REG_AGC_DSM_CTL :: reserved0 [31:10] */
#define BCHP_AIF_WB_CAB_CORE_REG_AGC_DSM_CTL_reserved0_MASK        0xfffffc00
#define BCHP_AIF_WB_CAB_CORE_REG_AGC_DSM_CTL_reserved0_SHIFT       10

/* AIF_WB_CAB_CORE :: REG_AGC_DSM_CTL :: REG_AGC_DEM_DIS [09:09] */
#define BCHP_AIF_WB_CAB_CORE_REG_AGC_DSM_CTL_REG_AGC_DEM_DIS_MASK  0x00000200
#define BCHP_AIF_WB_CAB_CORE_REG_AGC_DSM_CTL_REG_AGC_DEM_DIS_SHIFT 9
#define BCHP_AIF_WB_CAB_CORE_REG_AGC_DSM_CTL_REG_AGC_DEM_DIS_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_AGC_DSM_CTL :: REG_AGC_DEM_TONE [08:08] */
#define BCHP_AIF_WB_CAB_CORE_REG_AGC_DSM_CTL_REG_AGC_DEM_TONE_MASK 0x00000100
#define BCHP_AIF_WB_CAB_CORE_REG_AGC_DSM_CTL_REG_AGC_DEM_TONE_SHIFT 8
#define BCHP_AIF_WB_CAB_CORE_REG_AGC_DSM_CTL_REG_AGC_DEM_TONE_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_AGC_DSM_CTL :: REG_AGC_DITHER_SCALE [07:00] */
#define BCHP_AIF_WB_CAB_CORE_REG_AGC_DSM_CTL_REG_AGC_DITHER_SCALE_MASK 0x000000ff
#define BCHP_AIF_WB_CAB_CORE_REG_AGC_DSM_CTL_REG_AGC_DITHER_SCALE_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_REG_AGC_DSM_CTL_REG_AGC_DITHER_SCALE_DEFAULT 0x00000040

/***************************************************************************
 *REG_AGC_DSM_STS - REG_AGC_DSM_STS
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: REG_AGC_DSM_STS :: reserved0 [31:24] */
#define BCHP_AIF_WB_CAB_CORE_REG_AGC_DSM_STS_reserved0_MASK        0xff000000
#define BCHP_AIF_WB_CAB_CORE_REG_AGC_DSM_STS_reserved0_SHIFT       24

/* AIF_WB_CAB_CORE :: REG_AGC_DSM_STS :: REG_AGC_DSM_SAT_CNT_Q [23:16] */
#define BCHP_AIF_WB_CAB_CORE_REG_AGC_DSM_STS_REG_AGC_DSM_SAT_CNT_Q_MASK 0x00ff0000
#define BCHP_AIF_WB_CAB_CORE_REG_AGC_DSM_STS_REG_AGC_DSM_SAT_CNT_Q_SHIFT 16
#define BCHP_AIF_WB_CAB_CORE_REG_AGC_DSM_STS_REG_AGC_DSM_SAT_CNT_Q_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_AGC_DSM_STS :: REG_AGC_DSM_SAT_CNT_1 [15:08] */
#define BCHP_AIF_WB_CAB_CORE_REG_AGC_DSM_STS_REG_AGC_DSM_SAT_CNT_1_MASK 0x0000ff00
#define BCHP_AIF_WB_CAB_CORE_REG_AGC_DSM_STS_REG_AGC_DSM_SAT_CNT_1_SHIFT 8
#define BCHP_AIF_WB_CAB_CORE_REG_AGC_DSM_STS_REG_AGC_DSM_SAT_CNT_1_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_AGC_DSM_STS :: REG_AGC_DSM_SAT_CNT_0 [07:00] */
#define BCHP_AIF_WB_CAB_CORE_REG_AGC_DSM_STS_REG_AGC_DSM_SAT_CNT_0_MASK 0x000000ff
#define BCHP_AIF_WB_CAB_CORE_REG_AGC_DSM_STS_REG_AGC_DSM_SAT_CNT_0_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_REG_AGC_DSM_STS_REG_AGC_DSM_SAT_CNT_0_DEFAULT 0x00000000

/***************************************************************************
 *PGACLKCTL - PGACLKCTL
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: PGACLKCTL :: reserved0 [31:04] */
#define BCHP_AIF_WB_CAB_CORE_PGACLKCTL_reserved0_MASK              0xfffffff0
#define BCHP_AIF_WB_CAB_CORE_PGACLKCTL_reserved0_SHIFT             4

/* AIF_WB_CAB_CORE :: PGACLKCTL :: pgalnaclkinv [03:03] */
#define BCHP_AIF_WB_CAB_CORE_PGACLKCTL_pgalnaclkinv_MASK           0x00000008
#define BCHP_AIF_WB_CAB_CORE_PGACLKCTL_pgalnaclkinv_SHIFT          3
#define BCHP_AIF_WB_CAB_CORE_PGACLKCTL_pgalnaclkinv_DEFAULT        0x00000001

/* AIF_WB_CAB_CORE :: PGACLKCTL :: pgalnaclken [02:02] */
#define BCHP_AIF_WB_CAB_CORE_PGACLKCTL_pgalnaclken_MASK            0x00000004
#define BCHP_AIF_WB_CAB_CORE_PGACLKCTL_pgalnaclken_SHIFT           2
#define BCHP_AIF_WB_CAB_CORE_PGACLKCTL_pgalnaclken_DEFAULT         0x00000001

/* AIF_WB_CAB_CORE :: PGACLKCTL :: pgaclkinv [01:01] */
#define BCHP_AIF_WB_CAB_CORE_PGACLKCTL_pgaclkinv_MASK              0x00000002
#define BCHP_AIF_WB_CAB_CORE_PGACLKCTL_pgaclkinv_SHIFT             1
#define BCHP_AIF_WB_CAB_CORE_PGACLKCTL_pgaclkinv_DEFAULT           0x00000000

/* AIF_WB_CAB_CORE :: PGACLKCTL :: pgaclken [00:00] */
#define BCHP_AIF_WB_CAB_CORE_PGACLKCTL_pgaclken_MASK               0x00000001
#define BCHP_AIF_WB_CAB_CORE_PGACLKCTL_pgaclken_SHIFT              0
#define BCHP_AIF_WB_CAB_CORE_PGACLKCTL_pgaclken_DEFAULT            0x00000001

/***************************************************************************
 *PGALUTD - PGA Look up table data
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: PGALUTD :: reserved0 [31:12] */
#define BCHP_AIF_WB_CAB_CORE_PGALUTD_reserved0_MASK                0xfffff000
#define BCHP_AIF_WB_CAB_CORE_PGALUTD_reserved0_SHIFT               12

/* AIF_WB_CAB_CORE :: PGALUTD :: pgalutd [11:00] */
#define BCHP_AIF_WB_CAB_CORE_PGALUTD_pgalutd_MASK                  0x00000fff
#define BCHP_AIF_WB_CAB_CORE_PGALUTD_pgalutd_SHIFT                 0
#define BCHP_AIF_WB_CAB_CORE_PGALUTD_pgalutd_DEFAULT               0x00000000

/***************************************************************************
 *PGALUTA - PGALUTA
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: PGALUTA :: reserved0 [31:08] */
#define BCHP_AIF_WB_CAB_CORE_PGALUTA_reserved0_MASK                0xffffff00
#define BCHP_AIF_WB_CAB_CORE_PGALUTA_reserved0_SHIFT               8

/* AIF_WB_CAB_CORE :: PGALUTA :: pgalut_micro_en [07:07] */
#define BCHP_AIF_WB_CAB_CORE_PGALUTA_pgalut_micro_en_MASK          0x00000080
#define BCHP_AIF_WB_CAB_CORE_PGALUTA_pgalut_micro_en_SHIFT         7
#define BCHP_AIF_WB_CAB_CORE_PGALUTA_pgalut_micro_en_DEFAULT       0x00000000

/* AIF_WB_CAB_CORE :: PGALUTA :: pgaluta [06:00] */
#define BCHP_AIF_WB_CAB_CORE_PGALUTA_pgaluta_MASK                  0x0000007f
#define BCHP_AIF_WB_CAB_CORE_PGALUTA_pgaluta_SHIFT                 0
#define BCHP_AIF_WB_CAB_CORE_PGALUTA_pgaluta_DEFAULT               0x00000000

/***************************************************************************
 *NRNOTCHCTL - NR NOTCH Control
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: NRNOTCHCTL :: reserved0 [31:10] */
#define BCHP_AIF_WB_CAB_CORE_NRNOTCHCTL_reserved0_MASK             0xfffffc00
#define BCHP_AIF_WB_CAB_CORE_NRNOTCHCTL_reserved0_SHIFT            10

/* AIF_WB_CAB_CORE :: NRNOTCHCTL :: REG_NR_DCO_MUX_SEL [09:08] */
#define BCHP_AIF_WB_CAB_CORE_NRNOTCHCTL_REG_NR_DCO_MUX_SEL_MASK    0x00000300
#define BCHP_AIF_WB_CAB_CORE_NRNOTCHCTL_REG_NR_DCO_MUX_SEL_SHIFT   8
#define BCHP_AIF_WB_CAB_CORE_NRNOTCHCTL_REG_NR_DCO_MUX_SEL_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: NRNOTCHCTL :: REG_NR_MIX2_CNTL_DMX3 [07:07] */
#define BCHP_AIF_WB_CAB_CORE_NRNOTCHCTL_REG_NR_MIX2_CNTL_DMX3_MASK 0x00000080
#define BCHP_AIF_WB_CAB_CORE_NRNOTCHCTL_REG_NR_MIX2_CNTL_DMX3_SHIFT 7
#define BCHP_AIF_WB_CAB_CORE_NRNOTCHCTL_REG_NR_MIX2_CNTL_DMX3_DEFAULT 0x00000001

/* AIF_WB_CAB_CORE :: NRNOTCHCTL :: REG_NR_MIX2_CNTL_DMX2 [06:06] */
#define BCHP_AIF_WB_CAB_CORE_NRNOTCHCTL_REG_NR_MIX2_CNTL_DMX2_MASK 0x00000040
#define BCHP_AIF_WB_CAB_CORE_NRNOTCHCTL_REG_NR_MIX2_CNTL_DMX2_SHIFT 6
#define BCHP_AIF_WB_CAB_CORE_NRNOTCHCTL_REG_NR_MIX2_CNTL_DMX2_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: NRNOTCHCTL :: REG_NR_MIX2_CNTL_DMX1 [05:05] */
#define BCHP_AIF_WB_CAB_CORE_NRNOTCHCTL_REG_NR_MIX2_CNTL_DMX1_MASK 0x00000020
#define BCHP_AIF_WB_CAB_CORE_NRNOTCHCTL_REG_NR_MIX2_CNTL_DMX1_SHIFT 5
#define BCHP_AIF_WB_CAB_CORE_NRNOTCHCTL_REG_NR_MIX2_CNTL_DMX1_DEFAULT 0x00000001

/* AIF_WB_CAB_CORE :: NRNOTCHCTL :: REG_NR_MIX2_CNTL_DMX0 [04:04] */
#define BCHP_AIF_WB_CAB_CORE_NRNOTCHCTL_REG_NR_MIX2_CNTL_DMX0_MASK 0x00000010
#define BCHP_AIF_WB_CAB_CORE_NRNOTCHCTL_REG_NR_MIX2_CNTL_DMX0_SHIFT 4
#define BCHP_AIF_WB_CAB_CORE_NRNOTCHCTL_REG_NR_MIX2_CNTL_DMX0_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: NRNOTCHCTL :: REG_NR_MIX1_CNTL_DMX3 [03:03] */
#define BCHP_AIF_WB_CAB_CORE_NRNOTCHCTL_REG_NR_MIX1_CNTL_DMX3_MASK 0x00000008
#define BCHP_AIF_WB_CAB_CORE_NRNOTCHCTL_REG_NR_MIX1_CNTL_DMX3_SHIFT 3
#define BCHP_AIF_WB_CAB_CORE_NRNOTCHCTL_REG_NR_MIX1_CNTL_DMX3_DEFAULT 0x00000001

/* AIF_WB_CAB_CORE :: NRNOTCHCTL :: REG_NR_MIX1_CNTL_DMX2 [02:02] */
#define BCHP_AIF_WB_CAB_CORE_NRNOTCHCTL_REG_NR_MIX1_CNTL_DMX2_MASK 0x00000004
#define BCHP_AIF_WB_CAB_CORE_NRNOTCHCTL_REG_NR_MIX1_CNTL_DMX2_SHIFT 2
#define BCHP_AIF_WB_CAB_CORE_NRNOTCHCTL_REG_NR_MIX1_CNTL_DMX2_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: NRNOTCHCTL :: REG_NR_MIX1_CNTL_DMX1 [01:01] */
#define BCHP_AIF_WB_CAB_CORE_NRNOTCHCTL_REG_NR_MIX1_CNTL_DMX1_MASK 0x00000002
#define BCHP_AIF_WB_CAB_CORE_NRNOTCHCTL_REG_NR_MIX1_CNTL_DMX1_SHIFT 1
#define BCHP_AIF_WB_CAB_CORE_NRNOTCHCTL_REG_NR_MIX1_CNTL_DMX1_DEFAULT 0x00000001

/* AIF_WB_CAB_CORE :: NRNOTCHCTL :: REG_NR_MIX1_CNTL_DMX0 [00:00] */
#define BCHP_AIF_WB_CAB_CORE_NRNOTCHCTL_REG_NR_MIX1_CNTL_DMX0_MASK 0x00000001
#define BCHP_AIF_WB_CAB_CORE_NRNOTCHCTL_REG_NR_MIX1_CNTL_DMX0_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_NRNOTCHCTL_REG_NR_MIX1_CNTL_DMX0_DEFAULT 0x00000000

/***************************************************************************
 *NRAGCTHR - NR AGC Threshold Control
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: NRAGCTHR :: reserved0 [31:21] */
#define BCHP_AIF_WB_CAB_CORE_NRAGCTHR_reserved0_MASK               0xffe00000
#define BCHP_AIF_WB_CAB_CORE_NRAGCTHR_reserved0_SHIFT              21

/* AIF_WB_CAB_CORE :: NRAGCTHR :: REG_NR_AGC_USE_THR_OFFSET [20:20] */
#define BCHP_AIF_WB_CAB_CORE_NRAGCTHR_REG_NR_AGC_USE_THR_OFFSET_MASK 0x00100000
#define BCHP_AIF_WB_CAB_CORE_NRAGCTHR_REG_NR_AGC_USE_THR_OFFSET_SHIFT 20
#define BCHP_AIF_WB_CAB_CORE_NRAGCTHR_REG_NR_AGC_USE_THR_OFFSET_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: NRAGCTHR :: reserved_for_eco1 [19:17] */
#define BCHP_AIF_WB_CAB_CORE_NRAGCTHR_reserved_for_eco1_MASK       0x000e0000
#define BCHP_AIF_WB_CAB_CORE_NRAGCTHR_reserved_for_eco1_SHIFT      17
#define BCHP_AIF_WB_CAB_CORE_NRAGCTHR_reserved_for_eco1_DEFAULT    0x00000000

/* AIF_WB_CAB_CORE :: NRAGCTHR :: REG_NR_AGC_THR [16:00] */
#define BCHP_AIF_WB_CAB_CORE_NRAGCTHR_REG_NR_AGC_THR_MASK          0x0001ffff
#define BCHP_AIF_WB_CAB_CORE_NRAGCTHR_REG_NR_AGC_THR_SHIFT         0
#define BCHP_AIF_WB_CAB_CORE_NRAGCTHR_REG_NR_AGC_THR_DEFAULT       0x00000000

/***************************************************************************
 *NRDCOCTL_PI_SLC0 - NR DCO Control Ping Lane Slice 0
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: NRDCOCTL_PI_SLC0 :: reserved0 [31:08] */
#define BCHP_AIF_WB_CAB_CORE_NRDCOCTL_PI_SLC0_reserved0_MASK       0xffffff00
#define BCHP_AIF_WB_CAB_CORE_NRDCOCTL_PI_SLC0_reserved0_SHIFT      8

/* AIF_WB_CAB_CORE :: NRDCOCTL_PI_SLC0 :: REG_NR_DCO_BETA_PI_SLC0 [07:04] */
#define BCHP_AIF_WB_CAB_CORE_NRDCOCTL_PI_SLC0_REG_NR_DCO_BETA_PI_SLC0_MASK 0x000000f0
#define BCHP_AIF_WB_CAB_CORE_NRDCOCTL_PI_SLC0_REG_NR_DCO_BETA_PI_SLC0_SHIFT 4
#define BCHP_AIF_WB_CAB_CORE_NRDCOCTL_PI_SLC0_REG_NR_DCO_BETA_PI_SLC0_DEFAULT 0x00000003

/* AIF_WB_CAB_CORE :: NRDCOCTL_PI_SLC0 :: reserved_for_eco1 [03:03] */
#define BCHP_AIF_WB_CAB_CORE_NRDCOCTL_PI_SLC0_reserved_for_eco1_MASK 0x00000008
#define BCHP_AIF_WB_CAB_CORE_NRDCOCTL_PI_SLC0_reserved_for_eco1_SHIFT 3
#define BCHP_AIF_WB_CAB_CORE_NRDCOCTL_PI_SLC0_reserved_for_eco1_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: NRDCOCTL_PI_SLC0 :: REG_NR_DCO_FRZ_PI_SLC0 [02:02] */
#define BCHP_AIF_WB_CAB_CORE_NRDCOCTL_PI_SLC0_REG_NR_DCO_FRZ_PI_SLC0_MASK 0x00000004
#define BCHP_AIF_WB_CAB_CORE_NRDCOCTL_PI_SLC0_REG_NR_DCO_FRZ_PI_SLC0_SHIFT 2
#define BCHP_AIF_WB_CAB_CORE_NRDCOCTL_PI_SLC0_REG_NR_DCO_FRZ_PI_SLC0_DEFAULT 0x00000001

/* AIF_WB_CAB_CORE :: NRDCOCTL_PI_SLC0 :: REG_NR_DCO_BYP_PI_SLC0 [01:01] */
#define BCHP_AIF_WB_CAB_CORE_NRDCOCTL_PI_SLC0_REG_NR_DCO_BYP_PI_SLC0_MASK 0x00000002
#define BCHP_AIF_WB_CAB_CORE_NRDCOCTL_PI_SLC0_REG_NR_DCO_BYP_PI_SLC0_SHIFT 1
#define BCHP_AIF_WB_CAB_CORE_NRDCOCTL_PI_SLC0_REG_NR_DCO_BYP_PI_SLC0_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: NRDCOCTL_PI_SLC0 :: REG_NR_DCO_RST_PI_SLC0 [00:00] */
#define BCHP_AIF_WB_CAB_CORE_NRDCOCTL_PI_SLC0_REG_NR_DCO_RST_PI_SLC0_MASK 0x00000001
#define BCHP_AIF_WB_CAB_CORE_NRDCOCTL_PI_SLC0_REG_NR_DCO_RST_PI_SLC0_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_NRDCOCTL_PI_SLC0_REG_NR_DCO_RST_PI_SLC0_DEFAULT 0x00000000

/***************************************************************************
 *REG_NR_DCO_INT_WDATA_PI_SLC0 - DCO integrator write data for Ping Lane of Slice 0
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: REG_NR_DCO_INT_WDATA_PI_SLC0 :: REG_NR_DCO_INT_WDATA_PI_SLC0 [31:00] */
#define BCHP_AIF_WB_CAB_CORE_REG_NR_DCO_INT_WDATA_PI_SLC0_REG_NR_DCO_INT_WDATA_PI_SLC0_MASK 0xffffffff
#define BCHP_AIF_WB_CAB_CORE_REG_NR_DCO_INT_WDATA_PI_SLC0_REG_NR_DCO_INT_WDATA_PI_SLC0_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_REG_NR_DCO_INT_WDATA_PI_SLC0_REG_NR_DCO_INT_WDATA_PI_SLC0_DEFAULT 0x00000000

/***************************************************************************
 *NRDCOCTL_PO_SLC0 - NR DCO Control Pong Lane Slice 0
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: NRDCOCTL_PO_SLC0 :: reserved0 [31:08] */
#define BCHP_AIF_WB_CAB_CORE_NRDCOCTL_PO_SLC0_reserved0_MASK       0xffffff00
#define BCHP_AIF_WB_CAB_CORE_NRDCOCTL_PO_SLC0_reserved0_SHIFT      8

/* AIF_WB_CAB_CORE :: NRDCOCTL_PO_SLC0 :: REG_NR_DCO_BETA_PO_SLC0 [07:04] */
#define BCHP_AIF_WB_CAB_CORE_NRDCOCTL_PO_SLC0_REG_NR_DCO_BETA_PO_SLC0_MASK 0x000000f0
#define BCHP_AIF_WB_CAB_CORE_NRDCOCTL_PO_SLC0_REG_NR_DCO_BETA_PO_SLC0_SHIFT 4
#define BCHP_AIF_WB_CAB_CORE_NRDCOCTL_PO_SLC0_REG_NR_DCO_BETA_PO_SLC0_DEFAULT 0x00000003

/* AIF_WB_CAB_CORE :: NRDCOCTL_PO_SLC0 :: reserved_for_eco1 [03:03] */
#define BCHP_AIF_WB_CAB_CORE_NRDCOCTL_PO_SLC0_reserved_for_eco1_MASK 0x00000008
#define BCHP_AIF_WB_CAB_CORE_NRDCOCTL_PO_SLC0_reserved_for_eco1_SHIFT 3
#define BCHP_AIF_WB_CAB_CORE_NRDCOCTL_PO_SLC0_reserved_for_eco1_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: NRDCOCTL_PO_SLC0 :: REG_NR_DCO_FRZ_PO_SLC0 [02:02] */
#define BCHP_AIF_WB_CAB_CORE_NRDCOCTL_PO_SLC0_REG_NR_DCO_FRZ_PO_SLC0_MASK 0x00000004
#define BCHP_AIF_WB_CAB_CORE_NRDCOCTL_PO_SLC0_REG_NR_DCO_FRZ_PO_SLC0_SHIFT 2
#define BCHP_AIF_WB_CAB_CORE_NRDCOCTL_PO_SLC0_REG_NR_DCO_FRZ_PO_SLC0_DEFAULT 0x00000001

/* AIF_WB_CAB_CORE :: NRDCOCTL_PO_SLC0 :: REG_NR_DCO_BYP_PO_SLC0 [01:01] */
#define BCHP_AIF_WB_CAB_CORE_NRDCOCTL_PO_SLC0_REG_NR_DCO_BYP_PO_SLC0_MASK 0x00000002
#define BCHP_AIF_WB_CAB_CORE_NRDCOCTL_PO_SLC0_REG_NR_DCO_BYP_PO_SLC0_SHIFT 1
#define BCHP_AIF_WB_CAB_CORE_NRDCOCTL_PO_SLC0_REG_NR_DCO_BYP_PO_SLC0_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: NRDCOCTL_PO_SLC0 :: REG_NR_DCO_RST_PO_SLC0 [00:00] */
#define BCHP_AIF_WB_CAB_CORE_NRDCOCTL_PO_SLC0_REG_NR_DCO_RST_PO_SLC0_MASK 0x00000001
#define BCHP_AIF_WB_CAB_CORE_NRDCOCTL_PO_SLC0_REG_NR_DCO_RST_PO_SLC0_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_NRDCOCTL_PO_SLC0_REG_NR_DCO_RST_PO_SLC0_DEFAULT 0x00000000

/***************************************************************************
 *REG_NR_DCO_INT_WDATA_PO_SLC0 - DCO integrator write data for Ping Lane of Slice 0
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: REG_NR_DCO_INT_WDATA_PO_SLC0 :: REG_NR_DCO_INT_WDATA_PO_SLC0 [31:00] */
#define BCHP_AIF_WB_CAB_CORE_REG_NR_DCO_INT_WDATA_PO_SLC0_REG_NR_DCO_INT_WDATA_PO_SLC0_MASK 0xffffffff
#define BCHP_AIF_WB_CAB_CORE_REG_NR_DCO_INT_WDATA_PO_SLC0_REG_NR_DCO_INT_WDATA_PO_SLC0_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_REG_NR_DCO_INT_WDATA_PO_SLC0_REG_NR_DCO_INT_WDATA_PO_SLC0_DEFAULT 0x00000000

/***************************************************************************
 *NRNOTCHCTL_PI_SLC0 - NR NOTCH Control Ping Lane Slice 0
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: NRNOTCHCTL_PI_SLC0 :: reserved0 [31:08] */
#define BCHP_AIF_WB_CAB_CORE_NRNOTCHCTL_PI_SLC0_reserved0_MASK     0xffffff00
#define BCHP_AIF_WB_CAB_CORE_NRNOTCHCTL_PI_SLC0_reserved0_SHIFT    8

/* AIF_WB_CAB_CORE :: NRNOTCHCTL_PI_SLC0 :: REG_NR_NOTCH_BETA_PI_SLC0 [07:04] */
#define BCHP_AIF_WB_CAB_CORE_NRNOTCHCTL_PI_SLC0_REG_NR_NOTCH_BETA_PI_SLC0_MASK 0x000000f0
#define BCHP_AIF_WB_CAB_CORE_NRNOTCHCTL_PI_SLC0_REG_NR_NOTCH_BETA_PI_SLC0_SHIFT 4
#define BCHP_AIF_WB_CAB_CORE_NRNOTCHCTL_PI_SLC0_REG_NR_NOTCH_BETA_PI_SLC0_DEFAULT 0x00000003

/* AIF_WB_CAB_CORE :: NRNOTCHCTL_PI_SLC0 :: reserved_for_eco1 [03:03] */
#define BCHP_AIF_WB_CAB_CORE_NRNOTCHCTL_PI_SLC0_reserved_for_eco1_MASK 0x00000008
#define BCHP_AIF_WB_CAB_CORE_NRNOTCHCTL_PI_SLC0_reserved_for_eco1_SHIFT 3
#define BCHP_AIF_WB_CAB_CORE_NRNOTCHCTL_PI_SLC0_reserved_for_eco1_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: NRNOTCHCTL_PI_SLC0 :: REG_NR_NOTCH_FRZ_PI_SLC0 [02:02] */
#define BCHP_AIF_WB_CAB_CORE_NRNOTCHCTL_PI_SLC0_REG_NR_NOTCH_FRZ_PI_SLC0_MASK 0x00000004
#define BCHP_AIF_WB_CAB_CORE_NRNOTCHCTL_PI_SLC0_REG_NR_NOTCH_FRZ_PI_SLC0_SHIFT 2
#define BCHP_AIF_WB_CAB_CORE_NRNOTCHCTL_PI_SLC0_REG_NR_NOTCH_FRZ_PI_SLC0_DEFAULT 0x00000001

/* AIF_WB_CAB_CORE :: NRNOTCHCTL_PI_SLC0 :: REG_NR_NOTCH_BYP_PI_SLC0 [01:01] */
#define BCHP_AIF_WB_CAB_CORE_NRNOTCHCTL_PI_SLC0_REG_NR_NOTCH_BYP_PI_SLC0_MASK 0x00000002
#define BCHP_AIF_WB_CAB_CORE_NRNOTCHCTL_PI_SLC0_REG_NR_NOTCH_BYP_PI_SLC0_SHIFT 1
#define BCHP_AIF_WB_CAB_CORE_NRNOTCHCTL_PI_SLC0_REG_NR_NOTCH_BYP_PI_SLC0_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: NRNOTCHCTL_PI_SLC0 :: REG_NR_NOTCH_RST_PI_SLC0 [00:00] */
#define BCHP_AIF_WB_CAB_CORE_NRNOTCHCTL_PI_SLC0_REG_NR_NOTCH_RST_PI_SLC0_MASK 0x00000001
#define BCHP_AIF_WB_CAB_CORE_NRNOTCHCTL_PI_SLC0_REG_NR_NOTCH_RST_PI_SLC0_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_NRNOTCHCTL_PI_SLC0_REG_NR_NOTCH_RST_PI_SLC0_DEFAULT 0x00000000

/***************************************************************************
 *REG_NR_NOTCH_INT_WDATA_PI_SLC0 - DCO integrator write data for Ping Lane of Slice 0
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: REG_NR_NOTCH_INT_WDATA_PI_SLC0 :: REG_NR_NOTCH_INT_WDATA_PI_SLC0 [31:00] */
#define BCHP_AIF_WB_CAB_CORE_REG_NR_NOTCH_INT_WDATA_PI_SLC0_REG_NR_NOTCH_INT_WDATA_PI_SLC0_MASK 0xffffffff
#define BCHP_AIF_WB_CAB_CORE_REG_NR_NOTCH_INT_WDATA_PI_SLC0_REG_NR_NOTCH_INT_WDATA_PI_SLC0_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_REG_NR_NOTCH_INT_WDATA_PI_SLC0_REG_NR_NOTCH_INT_WDATA_PI_SLC0_DEFAULT 0x00000000

/***************************************************************************
 *NRNOTCHCTL_PO_SLC0 - NR NOTCH Control Pong Lane Slice 0
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: NRNOTCHCTL_PO_SLC0 :: reserved0 [31:08] */
#define BCHP_AIF_WB_CAB_CORE_NRNOTCHCTL_PO_SLC0_reserved0_MASK     0xffffff00
#define BCHP_AIF_WB_CAB_CORE_NRNOTCHCTL_PO_SLC0_reserved0_SHIFT    8

/* AIF_WB_CAB_CORE :: NRNOTCHCTL_PO_SLC0 :: REG_NR_NOTCH_BETA_PO_SLC0 [07:04] */
#define BCHP_AIF_WB_CAB_CORE_NRNOTCHCTL_PO_SLC0_REG_NR_NOTCH_BETA_PO_SLC0_MASK 0x000000f0
#define BCHP_AIF_WB_CAB_CORE_NRNOTCHCTL_PO_SLC0_REG_NR_NOTCH_BETA_PO_SLC0_SHIFT 4
#define BCHP_AIF_WB_CAB_CORE_NRNOTCHCTL_PO_SLC0_REG_NR_NOTCH_BETA_PO_SLC0_DEFAULT 0x00000003

/* AIF_WB_CAB_CORE :: NRNOTCHCTL_PO_SLC0 :: reserved_for_eco1 [03:03] */
#define BCHP_AIF_WB_CAB_CORE_NRNOTCHCTL_PO_SLC0_reserved_for_eco1_MASK 0x00000008
#define BCHP_AIF_WB_CAB_CORE_NRNOTCHCTL_PO_SLC0_reserved_for_eco1_SHIFT 3
#define BCHP_AIF_WB_CAB_CORE_NRNOTCHCTL_PO_SLC0_reserved_for_eco1_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: NRNOTCHCTL_PO_SLC0 :: REG_NR_NOTCH_FRZ_PO_SLC0 [02:02] */
#define BCHP_AIF_WB_CAB_CORE_NRNOTCHCTL_PO_SLC0_REG_NR_NOTCH_FRZ_PO_SLC0_MASK 0x00000004
#define BCHP_AIF_WB_CAB_CORE_NRNOTCHCTL_PO_SLC0_REG_NR_NOTCH_FRZ_PO_SLC0_SHIFT 2
#define BCHP_AIF_WB_CAB_CORE_NRNOTCHCTL_PO_SLC0_REG_NR_NOTCH_FRZ_PO_SLC0_DEFAULT 0x00000001

/* AIF_WB_CAB_CORE :: NRNOTCHCTL_PO_SLC0 :: REG_NR_NOTCH_BYP_PO_SLC0 [01:01] */
#define BCHP_AIF_WB_CAB_CORE_NRNOTCHCTL_PO_SLC0_REG_NR_NOTCH_BYP_PO_SLC0_MASK 0x00000002
#define BCHP_AIF_WB_CAB_CORE_NRNOTCHCTL_PO_SLC0_REG_NR_NOTCH_BYP_PO_SLC0_SHIFT 1
#define BCHP_AIF_WB_CAB_CORE_NRNOTCHCTL_PO_SLC0_REG_NR_NOTCH_BYP_PO_SLC0_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: NRNOTCHCTL_PO_SLC0 :: REG_NR_NOTCH_RST_PO_SLC0 [00:00] */
#define BCHP_AIF_WB_CAB_CORE_NRNOTCHCTL_PO_SLC0_REG_NR_NOTCH_RST_PO_SLC0_MASK 0x00000001
#define BCHP_AIF_WB_CAB_CORE_NRNOTCHCTL_PO_SLC0_REG_NR_NOTCH_RST_PO_SLC0_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_NRNOTCHCTL_PO_SLC0_REG_NR_NOTCH_RST_PO_SLC0_DEFAULT 0x00000000

/***************************************************************************
 *REG_NR_NOTCH_INT_WDATA_PO_SLC0 - DCO integrator write data for Ping Lane of Slice 0
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: REG_NR_NOTCH_INT_WDATA_PO_SLC0 :: REG_NR_NOTCH_INT_WDATA_PO_SLC0 [31:00] */
#define BCHP_AIF_WB_CAB_CORE_REG_NR_NOTCH_INT_WDATA_PO_SLC0_REG_NR_NOTCH_INT_WDATA_PO_SLC0_MASK 0xffffffff
#define BCHP_AIF_WB_CAB_CORE_REG_NR_NOTCH_INT_WDATA_PO_SLC0_REG_NR_NOTCH_INT_WDATA_PO_SLC0_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_REG_NR_NOTCH_INT_WDATA_PO_SLC0_REG_NR_NOTCH_INT_WDATA_PO_SLC0_DEFAULT 0x00000000

/***************************************************************************
 *NRDCOCTL_THR - NR DCO Control AGC Threshold
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: NRDCOCTL_THR :: reserved0 [31:08] */
#define BCHP_AIF_WB_CAB_CORE_NRDCOCTL_THR_reserved0_MASK           0xffffff00
#define BCHP_AIF_WB_CAB_CORE_NRDCOCTL_THR_reserved0_SHIFT          8

/* AIF_WB_CAB_CORE :: NRDCOCTL_THR :: REG_NR_DCO_BETA_THR [07:04] */
#define BCHP_AIF_WB_CAB_CORE_NRDCOCTL_THR_REG_NR_DCO_BETA_THR_MASK 0x000000f0
#define BCHP_AIF_WB_CAB_CORE_NRDCOCTL_THR_REG_NR_DCO_BETA_THR_SHIFT 4
#define BCHP_AIF_WB_CAB_CORE_NRDCOCTL_THR_REG_NR_DCO_BETA_THR_DEFAULT 0x00000003

/* AIF_WB_CAB_CORE :: NRDCOCTL_THR :: reserved_for_eco1 [03:03] */
#define BCHP_AIF_WB_CAB_CORE_NRDCOCTL_THR_reserved_for_eco1_MASK   0x00000008
#define BCHP_AIF_WB_CAB_CORE_NRDCOCTL_THR_reserved_for_eco1_SHIFT  3
#define BCHP_AIF_WB_CAB_CORE_NRDCOCTL_THR_reserved_for_eco1_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: NRDCOCTL_THR :: REG_NR_DCO_FRZ_THR [02:02] */
#define BCHP_AIF_WB_CAB_CORE_NRDCOCTL_THR_REG_NR_DCO_FRZ_THR_MASK  0x00000004
#define BCHP_AIF_WB_CAB_CORE_NRDCOCTL_THR_REG_NR_DCO_FRZ_THR_SHIFT 2
#define BCHP_AIF_WB_CAB_CORE_NRDCOCTL_THR_REG_NR_DCO_FRZ_THR_DEFAULT 0x00000001

/* AIF_WB_CAB_CORE :: NRDCOCTL_THR :: REG_NR_DCO_BYP_THR [01:01] */
#define BCHP_AIF_WB_CAB_CORE_NRDCOCTL_THR_REG_NR_DCO_BYP_THR_MASK  0x00000002
#define BCHP_AIF_WB_CAB_CORE_NRDCOCTL_THR_REG_NR_DCO_BYP_THR_SHIFT 1
#define BCHP_AIF_WB_CAB_CORE_NRDCOCTL_THR_REG_NR_DCO_BYP_THR_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: NRDCOCTL_THR :: REG_NR_DCO_RST_THR [00:00] */
#define BCHP_AIF_WB_CAB_CORE_NRDCOCTL_THR_REG_NR_DCO_RST_THR_MASK  0x00000001
#define BCHP_AIF_WB_CAB_CORE_NRDCOCTL_THR_REG_NR_DCO_RST_THR_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_NRDCOCTL_THR_REG_NR_DCO_RST_THR_DEFAULT 0x00000000

/***************************************************************************
 *REG_NR_DCO_INT_WDATA_THR - DCO integrator write data for AGC threshold DCO
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: REG_NR_DCO_INT_WDATA_THR :: REG_NR_DCO_INT_WDATA_THR [31:00] */
#define BCHP_AIF_WB_CAB_CORE_REG_NR_DCO_INT_WDATA_THR_REG_NR_DCO_INT_WDATA_THR_MASK 0xffffffff
#define BCHP_AIF_WB_CAB_CORE_REG_NR_DCO_INT_WDATA_THR_REG_NR_DCO_INT_WDATA_THR_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_REG_NR_DCO_INT_WDATA_THR_REG_NR_DCO_INT_WDATA_THR_DEFAULT 0x00000000

/***************************************************************************
 *NRAGCCTL_PI_SLC0 - NR AGC Control Ping Lane Slice 0
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: NRAGCCTL_PI_SLC0 :: reserved0 [31:26] */
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PI_SLC0_reserved0_MASK       0xfc000000
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PI_SLC0_reserved0_SHIFT      26

/* AIF_WB_CAB_CORE :: NRAGCCTL_PI_SLC0 :: REG_NR_AGC_LA_BETA_PI_SLC0 [25:24] */
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PI_SLC0_REG_NR_AGC_LA_BETA_PI_SLC0_MASK 0x03000000
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PI_SLC0_REG_NR_AGC_LA_BETA_PI_SLC0_SHIFT 24
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PI_SLC0_REG_NR_AGC_LA_BETA_PI_SLC0_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: NRAGCCTL_PI_SLC0 :: reserved_for_eco1 [23:21] */
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PI_SLC0_reserved_for_eco1_MASK 0x00e00000
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PI_SLC0_reserved_for_eco1_SHIFT 21
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PI_SLC0_reserved_for_eco1_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: NRAGCCTL_PI_SLC0 :: REG_NR_AGC_LA_FRZ_PI_SLC0 [20:20] */
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PI_SLC0_REG_NR_AGC_LA_FRZ_PI_SLC0_MASK 0x00100000
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PI_SLC0_REG_NR_AGC_LA_FRZ_PI_SLC0_SHIFT 20
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PI_SLC0_REG_NR_AGC_LA_FRZ_PI_SLC0_DEFAULT 0x00000001

/* AIF_WB_CAB_CORE :: NRAGCCTL_PI_SLC0 :: REG_NR_AGC_LA_BYP_PI_SLC0 [19:19] */
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PI_SLC0_REG_NR_AGC_LA_BYP_PI_SLC0_MASK 0x00080000
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PI_SLC0_REG_NR_AGC_LA_BYP_PI_SLC0_SHIFT 19
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PI_SLC0_REG_NR_AGC_LA_BYP_PI_SLC0_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: NRAGCCTL_PI_SLC0 :: reserved_for_eco2 [18:17] */
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PI_SLC0_reserved_for_eco2_MASK 0x00060000
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PI_SLC0_reserved_for_eco2_SHIFT 17
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PI_SLC0_reserved_for_eco2_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: NRAGCCTL_PI_SLC0 :: REG_NR_AGC_FIX_DEC_EN_PI_SLC0 [16:16] */
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PI_SLC0_REG_NR_AGC_FIX_DEC_EN_PI_SLC0_MASK 0x00010000
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PI_SLC0_REG_NR_AGC_FIX_DEC_EN_PI_SLC0_SHIFT 16
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PI_SLC0_REG_NR_AGC_FIX_DEC_EN_PI_SLC0_DEFAULT 0x00000001

/* AIF_WB_CAB_CORE :: NRAGCCTL_PI_SLC0 :: reserved_for_eco3 [15:15] */
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PI_SLC0_reserved_for_eco3_MASK 0x00008000
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PI_SLC0_reserved_for_eco3_SHIFT 15
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PI_SLC0_reserved_for_eco3_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: NRAGCCTL_PI_SLC0 :: REG_NR_AGC_FIX_DEC_PI_SLC0 [14:12] */
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PI_SLC0_REG_NR_AGC_FIX_DEC_PI_SLC0_MASK 0x00007000
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PI_SLC0_REG_NR_AGC_FIX_DEC_PI_SLC0_SHIFT 12
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PI_SLC0_REG_NR_AGC_FIX_DEC_PI_SLC0_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: NRAGCCTL_PI_SLC0 :: reserved_for_eco4 [11:09] */
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PI_SLC0_reserved_for_eco4_MASK 0x00000e00
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PI_SLC0_reserved_for_eco4_SHIFT 9
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PI_SLC0_reserved_for_eco4_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: NRAGCCTL_PI_SLC0 :: REG_NR_AGC_NEG_LF_K1_PI_SLC0 [08:08] */
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PI_SLC0_REG_NR_AGC_NEG_LF_K1_PI_SLC0_MASK 0x00000100
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PI_SLC0_REG_NR_AGC_NEG_LF_K1_PI_SLC0_SHIFT 8
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PI_SLC0_REG_NR_AGC_NEG_LF_K1_PI_SLC0_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: NRAGCCTL_PI_SLC0 :: REG_NR_AGC_LF_K1_PI_SLC0 [07:04] */
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PI_SLC0_REG_NR_AGC_LF_K1_PI_SLC0_MASK 0x000000f0
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PI_SLC0_REG_NR_AGC_LF_K1_PI_SLC0_SHIFT 4
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PI_SLC0_REG_NR_AGC_LF_K1_PI_SLC0_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: NRAGCCTL_PI_SLC0 :: reserved_for_eco5 [03:03] */
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PI_SLC0_reserved_for_eco5_MASK 0x00000008
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PI_SLC0_reserved_for_eco5_SHIFT 3
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PI_SLC0_reserved_for_eco5_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: NRAGCCTL_PI_SLC0 :: REG_NR_AGC_LF_FRZ_PI_SLC0 [02:02] */
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PI_SLC0_REG_NR_AGC_LF_FRZ_PI_SLC0_MASK 0x00000004
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PI_SLC0_REG_NR_AGC_LF_FRZ_PI_SLC0_SHIFT 2
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PI_SLC0_REG_NR_AGC_LF_FRZ_PI_SLC0_DEFAULT 0x00000001

/* AIF_WB_CAB_CORE :: NRAGCCTL_PI_SLC0 :: REG_NR_AGC_BYP_PI_SLC0 [01:01] */
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PI_SLC0_REG_NR_AGC_BYP_PI_SLC0_MASK 0x00000002
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PI_SLC0_REG_NR_AGC_BYP_PI_SLC0_SHIFT 1
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PI_SLC0_REG_NR_AGC_BYP_PI_SLC0_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: NRAGCCTL_PI_SLC0 :: REG_NR_AGC_SYNC_RST_PI_SLC0 [00:00] */
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PI_SLC0_REG_NR_AGC_SYNC_RST_PI_SLC0_MASK 0x00000001
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PI_SLC0_REG_NR_AGC_SYNC_RST_PI_SLC0_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PI_SLC0_REG_NR_AGC_SYNC_RST_PI_SLC0_DEFAULT 0x00000000

/***************************************************************************
 *REG_NR_AGC_LF_INT_WDATA_PI_SLC0 - AGC Loop filter integrator write data (tc0.58) for lane 0
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: REG_NR_AGC_LF_INT_WDATA_PI_SLC0 :: REG_NR_AGC_LF_INT_WDATA_PI_SLC0 [31:00] */
#define BCHP_AIF_WB_CAB_CORE_REG_NR_AGC_LF_INT_WDATA_PI_SLC0_REG_NR_AGC_LF_INT_WDATA_PI_SLC0_MASK 0xffffffff
#define BCHP_AIF_WB_CAB_CORE_REG_NR_AGC_LF_INT_WDATA_PI_SLC0_REG_NR_AGC_LF_INT_WDATA_PI_SLC0_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_REG_NR_AGC_LF_INT_WDATA_PI_SLC0_REG_NR_AGC_LF_INT_WDATA_PI_SLC0_DEFAULT 0x90000000

/***************************************************************************
 *REG_NR_AGC_LA_INT_WDATA_PI_SLC0 - AGC Leaky averager integrator write data (tc1.33) for lane 0
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: REG_NR_AGC_LA_INT_WDATA_PI_SLC0 :: REG_NR_AGC_LA_INT_WDATA_PI_SLC0 [31:00] */
#define BCHP_AIF_WB_CAB_CORE_REG_NR_AGC_LA_INT_WDATA_PI_SLC0_REG_NR_AGC_LA_INT_WDATA_PI_SLC0_MASK 0xffffffff
#define BCHP_AIF_WB_CAB_CORE_REG_NR_AGC_LA_INT_WDATA_PI_SLC0_REG_NR_AGC_LA_INT_WDATA_PI_SLC0_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_REG_NR_AGC_LA_INT_WDATA_PI_SLC0_REG_NR_AGC_LA_INT_WDATA_PI_SLC0_DEFAULT 0x00000000

/***************************************************************************
 *NRAGCCTL_PO_SLC0 - NR AGC Control Ping Lane Slice 0
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: NRAGCCTL_PO_SLC0 :: reserved0 [31:26] */
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PO_SLC0_reserved0_MASK       0xfc000000
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PO_SLC0_reserved0_SHIFT      26

/* AIF_WB_CAB_CORE :: NRAGCCTL_PO_SLC0 :: REG_NR_AGC_LA_BETA_PO_SLC0 [25:24] */
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PO_SLC0_REG_NR_AGC_LA_BETA_PO_SLC0_MASK 0x03000000
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PO_SLC0_REG_NR_AGC_LA_BETA_PO_SLC0_SHIFT 24
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PO_SLC0_REG_NR_AGC_LA_BETA_PO_SLC0_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: NRAGCCTL_PO_SLC0 :: reserved_for_eco1 [23:21] */
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PO_SLC0_reserved_for_eco1_MASK 0x00e00000
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PO_SLC0_reserved_for_eco1_SHIFT 21
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PO_SLC0_reserved_for_eco1_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: NRAGCCTL_PO_SLC0 :: REG_NR_AGC_LA_FRZ_PO_SLC0 [20:20] */
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PO_SLC0_REG_NR_AGC_LA_FRZ_PO_SLC0_MASK 0x00100000
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PO_SLC0_REG_NR_AGC_LA_FRZ_PO_SLC0_SHIFT 20
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PO_SLC0_REG_NR_AGC_LA_FRZ_PO_SLC0_DEFAULT 0x00000001

/* AIF_WB_CAB_CORE :: NRAGCCTL_PO_SLC0 :: REG_NR_AGC_LA_BYP_PO_SLC0 [19:19] */
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PO_SLC0_REG_NR_AGC_LA_BYP_PO_SLC0_MASK 0x00080000
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PO_SLC0_REG_NR_AGC_LA_BYP_PO_SLC0_SHIFT 19
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PO_SLC0_REG_NR_AGC_LA_BYP_PO_SLC0_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: NRAGCCTL_PO_SLC0 :: reserved_for_eco2 [18:17] */
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PO_SLC0_reserved_for_eco2_MASK 0x00060000
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PO_SLC0_reserved_for_eco2_SHIFT 17
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PO_SLC0_reserved_for_eco2_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: NRAGCCTL_PO_SLC0 :: REG_NR_AGC_FIX_DEC_EN_PO_SLC0 [16:16] */
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PO_SLC0_REG_NR_AGC_FIX_DEC_EN_PO_SLC0_MASK 0x00010000
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PO_SLC0_REG_NR_AGC_FIX_DEC_EN_PO_SLC0_SHIFT 16
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PO_SLC0_REG_NR_AGC_FIX_DEC_EN_PO_SLC0_DEFAULT 0x00000001

/* AIF_WB_CAB_CORE :: NRAGCCTL_PO_SLC0 :: reserved_for_eco3 [15:15] */
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PO_SLC0_reserved_for_eco3_MASK 0x00008000
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PO_SLC0_reserved_for_eco3_SHIFT 15
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PO_SLC0_reserved_for_eco3_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: NRAGCCTL_PO_SLC0 :: REG_NR_AGC_FIX_DEC_PO_SLC0 [14:12] */
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PO_SLC0_REG_NR_AGC_FIX_DEC_PO_SLC0_MASK 0x00007000
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PO_SLC0_REG_NR_AGC_FIX_DEC_PO_SLC0_SHIFT 12
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PO_SLC0_REG_NR_AGC_FIX_DEC_PO_SLC0_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: NRAGCCTL_PO_SLC0 :: reserved_for_eco4 [11:09] */
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PO_SLC0_reserved_for_eco4_MASK 0x00000e00
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PO_SLC0_reserved_for_eco4_SHIFT 9
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PO_SLC0_reserved_for_eco4_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: NRAGCCTL_PO_SLC0 :: REG_NR_AGC_NEG_LF_K1_PO_SLC0 [08:08] */
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PO_SLC0_REG_NR_AGC_NEG_LF_K1_PO_SLC0_MASK 0x00000100
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PO_SLC0_REG_NR_AGC_NEG_LF_K1_PO_SLC0_SHIFT 8
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PO_SLC0_REG_NR_AGC_NEG_LF_K1_PO_SLC0_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: NRAGCCTL_PO_SLC0 :: REG_NR_AGC_LF_K1_PO_SLC0 [07:04] */
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PO_SLC0_REG_NR_AGC_LF_K1_PO_SLC0_MASK 0x000000f0
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PO_SLC0_REG_NR_AGC_LF_K1_PO_SLC0_SHIFT 4
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PO_SLC0_REG_NR_AGC_LF_K1_PO_SLC0_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: NRAGCCTL_PO_SLC0 :: reserved_for_eco5 [03:03] */
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PO_SLC0_reserved_for_eco5_MASK 0x00000008
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PO_SLC0_reserved_for_eco5_SHIFT 3
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PO_SLC0_reserved_for_eco5_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: NRAGCCTL_PO_SLC0 :: REG_NR_AGC_LF_FRZ_PO_SLC0 [02:02] */
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PO_SLC0_REG_NR_AGC_LF_FRZ_PO_SLC0_MASK 0x00000004
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PO_SLC0_REG_NR_AGC_LF_FRZ_PO_SLC0_SHIFT 2
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PO_SLC0_REG_NR_AGC_LF_FRZ_PO_SLC0_DEFAULT 0x00000001

/* AIF_WB_CAB_CORE :: NRAGCCTL_PO_SLC0 :: REG_NR_AGC_BYP_PO_SLC0 [01:01] */
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PO_SLC0_REG_NR_AGC_BYP_PO_SLC0_MASK 0x00000002
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PO_SLC0_REG_NR_AGC_BYP_PO_SLC0_SHIFT 1
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PO_SLC0_REG_NR_AGC_BYP_PO_SLC0_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: NRAGCCTL_PO_SLC0 :: REG_NR_AGC_SYNC_RST_PO_SLC0 [00:00] */
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PO_SLC0_REG_NR_AGC_SYNC_RST_PO_SLC0_MASK 0x00000001
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PO_SLC0_REG_NR_AGC_SYNC_RST_PO_SLC0_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_NRAGCCTL_PO_SLC0_REG_NR_AGC_SYNC_RST_PO_SLC0_DEFAULT 0x00000000

/***************************************************************************
 *REG_NR_AGC_LF_INT_WDATA_PO_SLC0 - AGC Loop filter integrator write data (tc0.58) for lane 0
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: REG_NR_AGC_LF_INT_WDATA_PO_SLC0 :: REG_NR_AGC_LF_INT_WDATA_PO_SLC0 [31:00] */
#define BCHP_AIF_WB_CAB_CORE_REG_NR_AGC_LF_INT_WDATA_PO_SLC0_REG_NR_AGC_LF_INT_WDATA_PO_SLC0_MASK 0xffffffff
#define BCHP_AIF_WB_CAB_CORE_REG_NR_AGC_LF_INT_WDATA_PO_SLC0_REG_NR_AGC_LF_INT_WDATA_PO_SLC0_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_REG_NR_AGC_LF_INT_WDATA_PO_SLC0_REG_NR_AGC_LF_INT_WDATA_PO_SLC0_DEFAULT 0x90000000

/***************************************************************************
 *REG_NR_AGC_LA_INT_WDATA_PO_SLC0 - AGC Leaky averager integrator write data (tc1.33) for lane 0
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: REG_NR_AGC_LA_INT_WDATA_PO_SLC0 :: REG_NR_AGC_LA_INT_WDATA_PO_SLC0 [31:00] */
#define BCHP_AIF_WB_CAB_CORE_REG_NR_AGC_LA_INT_WDATA_PO_SLC0_REG_NR_AGC_LA_INT_WDATA_PO_SLC0_MASK 0xffffffff
#define BCHP_AIF_WB_CAB_CORE_REG_NR_AGC_LA_INT_WDATA_PO_SLC0_REG_NR_AGC_LA_INT_WDATA_PO_SLC0_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_REG_NR_AGC_LA_INT_WDATA_PO_SLC0_REG_NR_AGC_LA_INT_WDATA_PO_SLC0_DEFAULT 0x00000000

/***************************************************************************
 *REG_SUBSAMPLE - Subsample control
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: REG_SUBSAMPLE :: reserved_for_eco0 [31:23] */
#define BCHP_AIF_WB_CAB_CORE_REG_SUBSAMPLE_reserved_for_eco0_MASK  0xff800000
#define BCHP_AIF_WB_CAB_CORE_REG_SUBSAMPLE_reserved_for_eco0_SHIFT 23
#define BCHP_AIF_WB_CAB_CORE_REG_SUBSAMPLE_reserved_for_eco0_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SUBSAMPLE :: CH_SEL [22:15] */
#define BCHP_AIF_WB_CAB_CORE_REG_SUBSAMPLE_CH_SEL_MASK             0x007f8000
#define BCHP_AIF_WB_CAB_CORE_REG_SUBSAMPLE_CH_SEL_SHIFT            15
#define BCHP_AIF_WB_CAB_CORE_REG_SUBSAMPLE_CH_SEL_DEFAULT          0x00000002

/* AIF_WB_CAB_CORE :: REG_SUBSAMPLE :: reserved_for_eco1 [14:14] */
#define BCHP_AIF_WB_CAB_CORE_REG_SUBSAMPLE_reserved_for_eco1_MASK  0x00004000
#define BCHP_AIF_WB_CAB_CORE_REG_SUBSAMPLE_reserved_for_eco1_SHIFT 14
#define BCHP_AIF_WB_CAB_CORE_REG_SUBSAMPLE_reserved_for_eco1_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SUBSAMPLE :: FACTOR [13:06] */
#define BCHP_AIF_WB_CAB_CORE_REG_SUBSAMPLE_FACTOR_MASK             0x00003fc0
#define BCHP_AIF_WB_CAB_CORE_REG_SUBSAMPLE_FACTOR_SHIFT            6
#define BCHP_AIF_WB_CAB_CORE_REG_SUBSAMPLE_FACTOR_DEFAULT          0x0000002f

/* AIF_WB_CAB_CORE :: REG_SUBSAMPLE :: reserved_for_eco2 [05:05] */
#define BCHP_AIF_WB_CAB_CORE_REG_SUBSAMPLE_reserved_for_eco2_MASK  0x00000020
#define BCHP_AIF_WB_CAB_CORE_REG_SUBSAMPLE_reserved_for_eco2_SHIFT 5
#define BCHP_AIF_WB_CAB_CORE_REG_SUBSAMPLE_reserved_for_eco2_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_SUBSAMPLE :: MARK [04:02] */
#define BCHP_AIF_WB_CAB_CORE_REG_SUBSAMPLE_MARK_MASK               0x0000001c
#define BCHP_AIF_WB_CAB_CORE_REG_SUBSAMPLE_MARK_SHIFT              2
#define BCHP_AIF_WB_CAB_CORE_REG_SUBSAMPLE_MARK_DEFAULT            0x00000000

/* AIF_WB_CAB_CORE :: REG_SUBSAMPLE :: INV_CLK [01:01] */
#define BCHP_AIF_WB_CAB_CORE_REG_SUBSAMPLE_INV_CLK_MASK            0x00000002
#define BCHP_AIF_WB_CAB_CORE_REG_SUBSAMPLE_INV_CLK_SHIFT           1
#define BCHP_AIF_WB_CAB_CORE_REG_SUBSAMPLE_INV_CLK_DEFAULT         0x00000000

/* AIF_WB_CAB_CORE :: REG_SUBSAMPLE :: ENABLE [00:00] */
#define BCHP_AIF_WB_CAB_CORE_REG_SUBSAMPLE_ENABLE_MASK             0x00000001
#define BCHP_AIF_WB_CAB_CORE_REG_SUBSAMPLE_ENABLE_SHIFT            0
#define BCHP_AIF_WB_CAB_CORE_REG_SUBSAMPLE_ENABLE_DEFAULT          0x00000000

/***************************************************************************
 *REG_LEAP_DMA - LEAP DMA control
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: REG_LEAP_DMA :: reserved_for_eco0 [31:12] */
#define BCHP_AIF_WB_CAB_CORE_REG_LEAP_DMA_reserved_for_eco0_MASK   0xfffff000
#define BCHP_AIF_WB_CAB_CORE_REG_LEAP_DMA_reserved_for_eco0_SHIFT  12
#define BCHP_AIF_WB_CAB_CORE_REG_LEAP_DMA_reserved_for_eco0_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_LEAP_DMA :: UPPER16_SEL [11:08] */
#define BCHP_AIF_WB_CAB_CORE_REG_LEAP_DMA_UPPER16_SEL_MASK         0x00000f00
#define BCHP_AIF_WB_CAB_CORE_REG_LEAP_DMA_UPPER16_SEL_SHIFT        8
#define BCHP_AIF_WB_CAB_CORE_REG_LEAP_DMA_UPPER16_SEL_DEFAULT      0x00000000

/* AIF_WB_CAB_CORE :: REG_LEAP_DMA :: LOWER16_SEL [07:04] */
#define BCHP_AIF_WB_CAB_CORE_REG_LEAP_DMA_LOWER16_SEL_MASK         0x000000f0
#define BCHP_AIF_WB_CAB_CORE_REG_LEAP_DMA_LOWER16_SEL_SHIFT        4
#define BCHP_AIF_WB_CAB_CORE_REG_LEAP_DMA_LOWER16_SEL_DEFAULT      0x00000000

/* AIF_WB_CAB_CORE :: REG_LEAP_DMA :: reserved_for_eco1 [03:02] */
#define BCHP_AIF_WB_CAB_CORE_REG_LEAP_DMA_reserved_for_eco1_MASK   0x0000000c
#define BCHP_AIF_WB_CAB_CORE_REG_LEAP_DMA_reserved_for_eco1_SHIFT  2
#define BCHP_AIF_WB_CAB_CORE_REG_LEAP_DMA_reserved_for_eco1_DEFAULT 0x00000000

/* AIF_WB_CAB_CORE :: REG_LEAP_DMA :: RAW_DATA_SEL [01:01] */
#define BCHP_AIF_WB_CAB_CORE_REG_LEAP_DMA_RAW_DATA_SEL_MASK        0x00000002
#define BCHP_AIF_WB_CAB_CORE_REG_LEAP_DMA_RAW_DATA_SEL_SHIFT       1
#define BCHP_AIF_WB_CAB_CORE_REG_LEAP_DMA_RAW_DATA_SEL_DEFAULT     0x00000001

/* AIF_WB_CAB_CORE :: REG_LEAP_DMA :: LEAP_OE [00:00] */
#define BCHP_AIF_WB_CAB_CORE_REG_LEAP_DMA_LEAP_OE_MASK             0x00000001
#define BCHP_AIF_WB_CAB_CORE_REG_LEAP_DMA_LEAP_OE_SHIFT            0
#define BCHP_AIF_WB_CAB_CORE_REG_LEAP_DMA_LEAP_OE_DEFAULT          0x00000000

/***************************************************************************
 *REG_RFAGC_IRQ_CNTL0 - RFAGC IRQ control 0
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: REG_RFAGC_IRQ_CNTL0 :: ENABLE [31:31] */
#define BCHP_AIF_WB_CAB_CORE_REG_RFAGC_IRQ_CNTL0_ENABLE_MASK       0x80000000
#define BCHP_AIF_WB_CAB_CORE_REG_RFAGC_IRQ_CNTL0_ENABLE_SHIFT      31
#define BCHP_AIF_WB_CAB_CORE_REG_RFAGC_IRQ_CNTL0_ENABLE_DEFAULT    0x00000000

/* AIF_WB_CAB_CORE :: REG_RFAGC_IRQ_CNTL0 :: IRQ_CNT_TIMER [30:16] */
#define BCHP_AIF_WB_CAB_CORE_REG_RFAGC_IRQ_CNTL0_IRQ_CNT_TIMER_MASK 0x7fff0000
#define BCHP_AIF_WB_CAB_CORE_REG_RFAGC_IRQ_CNTL0_IRQ_CNT_TIMER_SHIFT 16
#define BCHP_AIF_WB_CAB_CORE_REG_RFAGC_IRQ_CNTL0_IRQ_CNT_TIMER_DEFAULT 0x00000fa0

/* AIF_WB_CAB_CORE :: REG_RFAGC_IRQ_CNTL0 :: IRQ_CNT_STEP_SIZE [15:00] */
#define BCHP_AIF_WB_CAB_CORE_REG_RFAGC_IRQ_CNTL0_IRQ_CNT_STEP_SIZE_MASK 0x0000ffff
#define BCHP_AIF_WB_CAB_CORE_REG_RFAGC_IRQ_CNTL0_IRQ_CNT_STEP_SIZE_SHIFT 0
#define BCHP_AIF_WB_CAB_CORE_REG_RFAGC_IRQ_CNTL0_IRQ_CNT_STEP_SIZE_DEFAULT 0x0000527a

/***************************************************************************
 *REG_RFAGC_IRQ_CNTL1 - RFAGC IRQ control 1
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: REG_RFAGC_IRQ_CNTL1 :: AGC_HIGH [31:16] */
#define BCHP_AIF_WB_CAB_CORE_REG_RFAGC_IRQ_CNTL1_AGC_HIGH_MASK     0xffff0000
#define BCHP_AIF_WB_CAB_CORE_REG_RFAGC_IRQ_CNTL1_AGC_HIGH_SHIFT    16
#define BCHP_AIF_WB_CAB_CORE_REG_RFAGC_IRQ_CNTL1_AGC_HIGH_DEFAULT  0x00007fff

/* AIF_WB_CAB_CORE :: REG_RFAGC_IRQ_CNTL1 :: AGC_LOW [15:00] */
#define BCHP_AIF_WB_CAB_CORE_REG_RFAGC_IRQ_CNTL1_AGC_LOW_MASK      0x0000ffff
#define BCHP_AIF_WB_CAB_CORE_REG_RFAGC_IRQ_CNTL1_AGC_LOW_SHIFT     0
#define BCHP_AIF_WB_CAB_CORE_REG_RFAGC_IRQ_CNTL1_AGC_LOW_DEFAULT   0x00008000

/***************************************************************************
 *CORE_SW_SPARE0 - Core software spare register 0
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: CORE_SW_SPARE0 :: core_sw_spare0 [31:00] */
#define BCHP_AIF_WB_CAB_CORE_CORE_SW_SPARE0_core_sw_spare0_MASK    0xffffffff
#define BCHP_AIF_WB_CAB_CORE_CORE_SW_SPARE0_core_sw_spare0_SHIFT   0
#define BCHP_AIF_WB_CAB_CORE_CORE_SW_SPARE0_core_sw_spare0_DEFAULT 0x00000000

/***************************************************************************
 *CORE_SW_SPARE1 - Core software spare register 1
 ***************************************************************************/
/* AIF_WB_CAB_CORE :: CORE_SW_SPARE1 :: core_sw_spare1 [31:00] */
#define BCHP_AIF_WB_CAB_CORE_CORE_SW_SPARE1_core_sw_spare1_MASK    0xffffffff
#define BCHP_AIF_WB_CAB_CORE_CORE_SW_SPARE1_core_sw_spare1_SHIFT   0
#define BCHP_AIF_WB_CAB_CORE_CORE_SW_SPARE1_core_sw_spare1_DEFAULT 0x00000000

#endif /* #ifndef BCHP_AIF_WB_CAB_CORE_H__ */

/* End of File */
