Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Mar 30 14:13:56 2023
| Host         : LAPTOP-1L13F3PG running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Student_timing_summary_routed.rpt -pb Top_Student_timing_summary_routed.pb -rpx Top_Student_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Student
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 16 register/latch pins with no clock driven by root clock pin: sw[0] (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: clk1kHz/slow_clock_reg/Q (HIGH)

 There are 425 register/latch pins with no clock driven by root clock pin: clk20kHz/slow_clock_reg/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: clk6p25m/slow_clock_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: curr_task_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: curr_task_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: curr_task_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: curr_task_reg[3]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: group_task_g/FSM_onehot_next_an_reg[0]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: group_task_g/FSM_onehot_next_an_reg[1]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: group_task_g/FSM_onehot_next_an_reg[2]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: group_task_g/FSM_onehot_next_an_reg[3]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: group_task_g/valid_number_reg[0]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: group_task_g/valid_number_reg[1]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: group_task_g/valid_number_reg[2]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: group_task_g/valid_number_reg[3]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: my_Audio_Input/sclk_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: oled/FSM_onehot_state_reg[13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: oled/frame_counter_reg[10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: oled/frame_counter_reg[11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: oled/frame_counter_reg[12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: oled/frame_counter_reg[13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: oled/frame_counter_reg[14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: oled/frame_counter_reg[15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: oled/frame_counter_reg[16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: oled/frame_counter_reg[4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: oled/frame_counter_reg[5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: oled/frame_counter_reg[6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: oled/frame_counter_reg[7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: oled/frame_counter_reg[8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: oled/frame_counter_reg[9]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: speaker/clk_counter_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: startup_menu_display/stage_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: startup_menu_display/stage_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: startup_menu_display/stage_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: startup_menu_display/stage_reg[3]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1201 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 35 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.340        0.000                      0                 1460        0.074        0.000                      0                 1460        4.500        0.000                       0                   709  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.340        0.000                      0                 1460        0.074        0.000                      0                 1460        4.500        0.000                       0                   709  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.340ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.074ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.340ns  (required time - arrival time)
  Source:                 mouse/xpos_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            group_task_g/topRightBox_filled_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.618ns  (logic 3.078ns (32.004%)  route 6.540ns (67.996%))
  Logic Levels:           15  (CARRY4=2 LUT3=2 LUT4=3 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys3_clock (IN)
                         net (fo=0)                   0.000     0.000    basys3_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basys3_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basys3_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basys3_clock_IBUF_BUFG_inst/O
                         net (fo=708, routed)         1.554     5.075    mouse/basys3_clock_IBUF_BUFG
    SLICE_X41Y54         FDRE                                         r  mouse/xpos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y54         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  mouse/xpos_reg[7]/Q
                         net (fo=9, routed)           0.885     6.416    mouse/mouse_x[7]
    SLICE_X40Y53         LUT6 (Prop_lut6_I0_O)        0.124     6.540 r  mouse/charDisplay[0]_i_25/O
                         net (fo=10, routed)          0.707     7.248    mouse/cursor_control/cursor_x2[5]
    SLICE_X41Y53         LUT6 (Prop_lut6_I0_O)        0.124     7.372 r  mouse/charDisplay[0]_i_27/O
                         net (fo=6, routed)           0.470     7.842    mouse/cursor_control/cursor_x2[3]
    SLICE_X41Y53         LUT6 (Prop_lut6_I0_O)        0.124     7.966 r  mouse/seg_b_filled_i_19/O
                         net (fo=4, routed)           0.591     8.557    mouse/cursor_control/cursor_x2[1]
    SLICE_X43Y54         LUT6 (Prop_lut6_I0_O)        0.124     8.681 r  mouse/stage[3]_i_47/O
                         net (fo=12, routed)          0.616     9.297    mouse/cursor_control/cursor_x2[0]
    SLICE_X42Y53         LUT4 (Prop_lut4_I0_O)        0.124     9.421 r  mouse/charDisplay[0]_i_70/O
                         net (fo=1, routed)           0.000     9.421    mouse/charDisplay[0]_i_70_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.934 r  mouse/charDisplay_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000     9.934    mouse/charDisplay_reg[0]_i_38_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    10.188 r  mouse/charDisplay_reg[0]_i_24/CO[0]
                         net (fo=22, routed)          0.634    10.822    mouse/charDisplay_reg[0]_i_24_n_3
    SLICE_X41Y55         LUT4 (Prop_lut4_I2_O)        0.367    11.189 r  mouse/seg_b_filled_i_11/O
                         net (fo=20, routed)          0.446    11.635    mouse/cursor_x[2]
    SLICE_X43Y54         LUT3 (Prop_lut3_I2_O)        0.124    11.759 f  mouse/seg_g_filled_i_7/O
                         net (fo=1, routed)           0.291    12.050    mouse/seg_g_filled_i_7_n_0
    SLICE_X43Y55         LUT6 (Prop_lut6_I0_O)        0.124    12.174 r  mouse/seg_g_filled_i_4/O
                         net (fo=4, routed)           0.445    12.619    mouse/seg_g_filled_i_4_n_0
    SLICE_X45Y55         LUT3 (Prop_lut3_I1_O)        0.124    12.743 f  mouse/seg_a_filled_i_2/O
                         net (fo=2, routed)           0.164    12.907    mouse/seg_a_filled_i_2_n_0
    SLICE_X45Y55         LUT6 (Prop_lut6_I0_O)        0.124    13.031 r  mouse/seg_b_filled_i_5/O
                         net (fo=2, routed)           0.166    13.197    mouse/seg_b_filled_i_5_n_0
    SLICE_X45Y55         LUT4 (Prop_lut4_I3_O)        0.124    13.321 r  mouse/seg_e_filled_i_3/O
                         net (fo=5, routed)           0.618    13.938    mouse/seg_e_filled_i_3_n_0
    SLICE_X44Y56         LUT5 (Prop_lut5_I2_O)        0.124    14.062 r  mouse/midLeftBox_filled_i_5/O
                         net (fo=5, routed)           0.506    14.569    mouse/midLeftBox_filled_i_5_n_0
    SLICE_X47Y56         LUT6 (Prop_lut6_I3_O)        0.124    14.693 r  mouse/topRightBox_filled_i_1/O
                         net (fo=1, routed)           0.000    14.693    group_task_g/topRightBox_filled_reg_0
    SLICE_X47Y56         FDRE                                         r  group_task_g/topRightBox_filled_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basys3_clock (IN)
                         net (fo=0)                   0.000    10.000    basys3_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basys3_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basys3_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basys3_clock_IBUF_BUFG_inst/O
                         net (fo=708, routed)         1.438    14.779    group_task_g/basys3_clock_IBUF_BUFG
    SLICE_X47Y56         FDRE                                         r  group_task_g/topRightBox_filled_reg/C
                         clock pessimism              0.258    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X47Y56         FDRE (Setup_fdre_C_D)        0.031    15.033    group_task_g/topRightBox_filled_reg
  -------------------------------------------------------------------
                         required time                         15.033    
                         arrival time                         -14.693    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.502ns  (required time - arrival time)
  Source:                 mouse/xpos_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            group_task_g/topLeftBox_filled_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.455ns  (logic 3.078ns (32.555%)  route 6.377ns (67.445%))
  Logic Levels:           15  (CARRY4=2 LUT3=2 LUT4=4 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys3_clock (IN)
                         net (fo=0)                   0.000     0.000    basys3_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basys3_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basys3_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basys3_clock_IBUF_BUFG_inst/O
                         net (fo=708, routed)         1.554     5.075    mouse/basys3_clock_IBUF_BUFG
    SLICE_X41Y54         FDRE                                         r  mouse/xpos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y54         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  mouse/xpos_reg[7]/Q
                         net (fo=9, routed)           0.885     6.416    mouse/mouse_x[7]
    SLICE_X40Y53         LUT6 (Prop_lut6_I0_O)        0.124     6.540 r  mouse/charDisplay[0]_i_25/O
                         net (fo=10, routed)          0.707     7.248    mouse/cursor_control/cursor_x2[5]
    SLICE_X41Y53         LUT6 (Prop_lut6_I0_O)        0.124     7.372 r  mouse/charDisplay[0]_i_27/O
                         net (fo=6, routed)           0.470     7.842    mouse/cursor_control/cursor_x2[3]
    SLICE_X41Y53         LUT6 (Prop_lut6_I0_O)        0.124     7.966 r  mouse/seg_b_filled_i_19/O
                         net (fo=4, routed)           0.591     8.557    mouse/cursor_control/cursor_x2[1]
    SLICE_X43Y54         LUT6 (Prop_lut6_I0_O)        0.124     8.681 r  mouse/stage[3]_i_47/O
                         net (fo=12, routed)          0.616     9.297    mouse/cursor_control/cursor_x2[0]
    SLICE_X42Y53         LUT4 (Prop_lut4_I0_O)        0.124     9.421 r  mouse/charDisplay[0]_i_70/O
                         net (fo=1, routed)           0.000     9.421    mouse/charDisplay[0]_i_70_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.934 r  mouse/charDisplay_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000     9.934    mouse/charDisplay_reg[0]_i_38_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    10.188 r  mouse/charDisplay_reg[0]_i_24/CO[0]
                         net (fo=22, routed)          0.634    10.822    mouse/charDisplay_reg[0]_i_24_n_3
    SLICE_X41Y55         LUT4 (Prop_lut4_I2_O)        0.367    11.189 r  mouse/seg_b_filled_i_11/O
                         net (fo=20, routed)          0.446    11.635    mouse/cursor_x[2]
    SLICE_X43Y54         LUT3 (Prop_lut3_I2_O)        0.124    11.759 f  mouse/seg_g_filled_i_7/O
                         net (fo=1, routed)           0.291    12.050    mouse/seg_g_filled_i_7_n_0
    SLICE_X43Y55         LUT6 (Prop_lut6_I0_O)        0.124    12.174 r  mouse/seg_g_filled_i_4/O
                         net (fo=4, routed)           0.445    12.619    mouse/seg_g_filled_i_4_n_0
    SLICE_X45Y55         LUT3 (Prop_lut3_I1_O)        0.124    12.743 f  mouse/seg_a_filled_i_2/O
                         net (fo=2, routed)           0.164    12.907    mouse/seg_a_filled_i_2_n_0
    SLICE_X45Y55         LUT6 (Prop_lut6_I0_O)        0.124    13.031 r  mouse/seg_b_filled_i_5/O
                         net (fo=2, routed)           0.166    13.197    mouse/seg_b_filled_i_5_n_0
    SLICE_X45Y55         LUT4 (Prop_lut4_I3_O)        0.124    13.321 r  mouse/seg_e_filled_i_3/O
                         net (fo=5, routed)           0.618    13.938    mouse/seg_e_filled_i_3_n_0
    SLICE_X44Y56         LUT5 (Prop_lut5_I2_O)        0.124    14.062 r  mouse/midLeftBox_filled_i_5/O
                         net (fo=5, routed)           0.343    14.406    mouse/midLeftBox_filled_i_5_n_0
    SLICE_X44Y57         LUT4 (Prop_lut4_I1_O)        0.124    14.530 r  mouse/topLeftBox_filled_i_1/O
                         net (fo=1, routed)           0.000    14.530    group_task_g/topLeftBox_filled_reg_0
    SLICE_X44Y57         FDRE                                         r  group_task_g/topLeftBox_filled_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basys3_clock (IN)
                         net (fo=0)                   0.000    10.000    basys3_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basys3_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basys3_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basys3_clock_IBUF_BUFG_inst/O
                         net (fo=708, routed)         1.437    14.778    group_task_g/basys3_clock_IBUF_BUFG
    SLICE_X44Y57         FDRE                                         r  group_task_g/topLeftBox_filled_reg/C
                         clock pessimism              0.258    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X44Y57         FDRE (Setup_fdre_C_D)        0.031    15.032    group_task_g/topLeftBox_filled_reg
  -------------------------------------------------------------------
                         required time                         15.032    
                         arrival time                         -14.530    
  -------------------------------------------------------------------
                         slack                                  0.502    

Slack (MET) :             0.502ns  (required time - arrival time)
  Source:                 mouse/xpos_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            group_task_g/midRightBox_filled_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.455ns  (logic 3.078ns (32.556%)  route 6.377ns (67.444%))
  Logic Levels:           15  (CARRY4=2 LUT3=2 LUT4=3 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys3_clock (IN)
                         net (fo=0)                   0.000     0.000    basys3_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basys3_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basys3_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basys3_clock_IBUF_BUFG_inst/O
                         net (fo=708, routed)         1.554     5.075    mouse/basys3_clock_IBUF_BUFG
    SLICE_X41Y54         FDRE                                         r  mouse/xpos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y54         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  mouse/xpos_reg[7]/Q
                         net (fo=9, routed)           0.885     6.416    mouse/mouse_x[7]
    SLICE_X40Y53         LUT6 (Prop_lut6_I0_O)        0.124     6.540 r  mouse/charDisplay[0]_i_25/O
                         net (fo=10, routed)          0.707     7.248    mouse/cursor_control/cursor_x2[5]
    SLICE_X41Y53         LUT6 (Prop_lut6_I0_O)        0.124     7.372 r  mouse/charDisplay[0]_i_27/O
                         net (fo=6, routed)           0.470     7.842    mouse/cursor_control/cursor_x2[3]
    SLICE_X41Y53         LUT6 (Prop_lut6_I0_O)        0.124     7.966 r  mouse/seg_b_filled_i_19/O
                         net (fo=4, routed)           0.591     8.557    mouse/cursor_control/cursor_x2[1]
    SLICE_X43Y54         LUT6 (Prop_lut6_I0_O)        0.124     8.681 r  mouse/stage[3]_i_47/O
                         net (fo=12, routed)          0.616     9.297    mouse/cursor_control/cursor_x2[0]
    SLICE_X42Y53         LUT4 (Prop_lut4_I0_O)        0.124     9.421 r  mouse/charDisplay[0]_i_70/O
                         net (fo=1, routed)           0.000     9.421    mouse/charDisplay[0]_i_70_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.934 r  mouse/charDisplay_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000     9.934    mouse/charDisplay_reg[0]_i_38_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    10.188 r  mouse/charDisplay_reg[0]_i_24/CO[0]
                         net (fo=22, routed)          0.634    10.822    mouse/charDisplay_reg[0]_i_24_n_3
    SLICE_X41Y55         LUT4 (Prop_lut4_I2_O)        0.367    11.189 r  mouse/seg_b_filled_i_11/O
                         net (fo=20, routed)          0.446    11.635    mouse/cursor_x[2]
    SLICE_X43Y54         LUT3 (Prop_lut3_I2_O)        0.124    11.759 f  mouse/seg_g_filled_i_7/O
                         net (fo=1, routed)           0.291    12.050    mouse/seg_g_filled_i_7_n_0
    SLICE_X43Y55         LUT6 (Prop_lut6_I0_O)        0.124    12.174 r  mouse/seg_g_filled_i_4/O
                         net (fo=4, routed)           0.445    12.619    mouse/seg_g_filled_i_4_n_0
    SLICE_X45Y55         LUT3 (Prop_lut3_I1_O)        0.124    12.743 f  mouse/seg_a_filled_i_2/O
                         net (fo=2, routed)           0.164    12.907    mouse/seg_a_filled_i_2_n_0
    SLICE_X45Y55         LUT6 (Prop_lut6_I0_O)        0.124    13.031 r  mouse/seg_b_filled_i_5/O
                         net (fo=2, routed)           0.166    13.197    mouse/seg_b_filled_i_5_n_0
    SLICE_X45Y55         LUT4 (Prop_lut4_I3_O)        0.124    13.321 r  mouse/seg_e_filled_i_3/O
                         net (fo=5, routed)           0.618    13.938    mouse/seg_e_filled_i_3_n_0
    SLICE_X44Y56         LUT5 (Prop_lut5_I2_O)        0.124    14.062 r  mouse/midLeftBox_filled_i_5/O
                         net (fo=5, routed)           0.343    14.405    mouse/midLeftBox_filled_i_5_n_0
    SLICE_X44Y57         LUT6 (Prop_lut6_I3_O)        0.124    14.529 r  mouse/midRightBox_filled_i_1/O
                         net (fo=1, routed)           0.000    14.529    group_task_g/midRightBox_filled_reg_0
    SLICE_X44Y57         FDRE                                         r  group_task_g/midRightBox_filled_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basys3_clock (IN)
                         net (fo=0)                   0.000    10.000    basys3_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basys3_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basys3_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basys3_clock_IBUF_BUFG_inst/O
                         net (fo=708, routed)         1.437    14.778    group_task_g/basys3_clock_IBUF_BUFG
    SLICE_X44Y57         FDRE                                         r  group_task_g/midRightBox_filled_reg/C
                         clock pessimism              0.258    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X44Y57         FDRE (Setup_fdre_C_D)        0.031    15.032    group_task_g/midRightBox_filled_reg
  -------------------------------------------------------------------
                         required time                         15.032    
                         arrival time                         -14.529    
  -------------------------------------------------------------------
                         slack                                  0.502    

Slack (MET) :             0.519ns  (required time - arrival time)
  Source:                 mouse/xpos_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            group_task_g/seg_g_filled_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.450ns  (logic 3.078ns (32.572%)  route 6.372ns (67.428%))
  Logic Levels:           15  (CARRY4=2 LUT3=2 LUT4=3 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys3_clock (IN)
                         net (fo=0)                   0.000     0.000    basys3_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basys3_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basys3_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basys3_clock_IBUF_BUFG_inst/O
                         net (fo=708, routed)         1.554     5.075    mouse/basys3_clock_IBUF_BUFG
    SLICE_X41Y54         FDRE                                         r  mouse/xpos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y54         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  mouse/xpos_reg[7]/Q
                         net (fo=9, routed)           0.885     6.416    mouse/mouse_x[7]
    SLICE_X40Y53         LUT6 (Prop_lut6_I0_O)        0.124     6.540 r  mouse/charDisplay[0]_i_25/O
                         net (fo=10, routed)          0.707     7.248    mouse/cursor_control/cursor_x2[5]
    SLICE_X41Y53         LUT6 (Prop_lut6_I0_O)        0.124     7.372 r  mouse/charDisplay[0]_i_27/O
                         net (fo=6, routed)           0.470     7.842    mouse/cursor_control/cursor_x2[3]
    SLICE_X41Y53         LUT6 (Prop_lut6_I0_O)        0.124     7.966 r  mouse/seg_b_filled_i_19/O
                         net (fo=4, routed)           0.591     8.557    mouse/cursor_control/cursor_x2[1]
    SLICE_X43Y54         LUT6 (Prop_lut6_I0_O)        0.124     8.681 r  mouse/stage[3]_i_47/O
                         net (fo=12, routed)          0.616     9.297    mouse/cursor_control/cursor_x2[0]
    SLICE_X42Y53         LUT4 (Prop_lut4_I0_O)        0.124     9.421 r  mouse/charDisplay[0]_i_70/O
                         net (fo=1, routed)           0.000     9.421    mouse/charDisplay[0]_i_70_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.934 r  mouse/charDisplay_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000     9.934    mouse/charDisplay_reg[0]_i_38_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    10.188 r  mouse/charDisplay_reg[0]_i_24/CO[0]
                         net (fo=22, routed)          0.634    10.822    mouse/charDisplay_reg[0]_i_24_n_3
    SLICE_X41Y55         LUT4 (Prop_lut4_I2_O)        0.367    11.189 r  mouse/seg_b_filled_i_11/O
                         net (fo=20, routed)          0.446    11.635    mouse/cursor_x[2]
    SLICE_X43Y54         LUT3 (Prop_lut3_I2_O)        0.124    11.759 f  mouse/seg_g_filled_i_7/O
                         net (fo=1, routed)           0.291    12.050    mouse/seg_g_filled_i_7_n_0
    SLICE_X43Y55         LUT6 (Prop_lut6_I0_O)        0.124    12.174 r  mouse/seg_g_filled_i_4/O
                         net (fo=4, routed)           0.445    12.619    mouse/seg_g_filled_i_4_n_0
    SLICE_X45Y55         LUT3 (Prop_lut3_I1_O)        0.124    12.743 f  mouse/seg_a_filled_i_2/O
                         net (fo=2, routed)           0.164    12.907    mouse/seg_a_filled_i_2_n_0
    SLICE_X45Y55         LUT6 (Prop_lut6_I0_O)        0.124    13.031 r  mouse/seg_b_filled_i_5/O
                         net (fo=2, routed)           0.166    13.197    mouse/seg_b_filled_i_5_n_0
    SLICE_X45Y55         LUT4 (Prop_lut4_I3_O)        0.124    13.321 r  mouse/seg_e_filled_i_3/O
                         net (fo=5, routed)           0.618    13.938    mouse/seg_e_filled_i_3_n_0
    SLICE_X44Y56         LUT5 (Prop_lut5_I2_O)        0.124    14.062 r  mouse/midLeftBox_filled_i_5/O
                         net (fo=5, routed)           0.338    14.401    mouse/midLeftBox_filled_i_5_n_0
    SLICE_X43Y56         LUT6 (Prop_lut6_I4_O)        0.124    14.525 r  mouse/seg_g_filled_i_1/O
                         net (fo=1, routed)           0.000    14.525    group_task_g/seg_g_filled_reg_0
    SLICE_X43Y56         FDRE                                         r  group_task_g/seg_g_filled_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basys3_clock (IN)
                         net (fo=0)                   0.000    10.000    basys3_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basys3_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basys3_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basys3_clock_IBUF_BUFG_inst/O
                         net (fo=708, routed)         1.437    14.778    group_task_g/basys3_clock_IBUF_BUFG
    SLICE_X43Y56         FDRE                                         r  group_task_g/seg_g_filled_reg/C
                         clock pessimism              0.272    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X43Y56         FDRE (Setup_fdre_C_D)        0.029    15.044    group_task_g/seg_g_filled_reg
  -------------------------------------------------------------------
                         required time                         15.044    
                         arrival time                         -14.525    
  -------------------------------------------------------------------
                         slack                                  0.519    

Slack (MET) :             0.531ns  (required time - arrival time)
  Source:                 mouse/xpos_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            group_task_g/midLeftBox_filled_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.427ns  (logic 3.078ns (32.651%)  route 6.349ns (67.349%))
  Logic Levels:           15  (CARRY4=2 LUT3=2 LUT4=4 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys3_clock (IN)
                         net (fo=0)                   0.000     0.000    basys3_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basys3_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basys3_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basys3_clock_IBUF_BUFG_inst/O
                         net (fo=708, routed)         1.554     5.075    mouse/basys3_clock_IBUF_BUFG
    SLICE_X41Y54         FDRE                                         r  mouse/xpos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y54         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  mouse/xpos_reg[7]/Q
                         net (fo=9, routed)           0.885     6.416    mouse/mouse_x[7]
    SLICE_X40Y53         LUT6 (Prop_lut6_I0_O)        0.124     6.540 r  mouse/charDisplay[0]_i_25/O
                         net (fo=10, routed)          0.707     7.248    mouse/cursor_control/cursor_x2[5]
    SLICE_X41Y53         LUT6 (Prop_lut6_I0_O)        0.124     7.372 r  mouse/charDisplay[0]_i_27/O
                         net (fo=6, routed)           0.470     7.842    mouse/cursor_control/cursor_x2[3]
    SLICE_X41Y53         LUT6 (Prop_lut6_I0_O)        0.124     7.966 r  mouse/seg_b_filled_i_19/O
                         net (fo=4, routed)           0.591     8.557    mouse/cursor_control/cursor_x2[1]
    SLICE_X43Y54         LUT6 (Prop_lut6_I0_O)        0.124     8.681 r  mouse/stage[3]_i_47/O
                         net (fo=12, routed)          0.616     9.297    mouse/cursor_control/cursor_x2[0]
    SLICE_X42Y53         LUT4 (Prop_lut4_I0_O)        0.124     9.421 r  mouse/charDisplay[0]_i_70/O
                         net (fo=1, routed)           0.000     9.421    mouse/charDisplay[0]_i_70_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.934 r  mouse/charDisplay_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000     9.934    mouse/charDisplay_reg[0]_i_38_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    10.188 r  mouse/charDisplay_reg[0]_i_24/CO[0]
                         net (fo=22, routed)          0.634    10.822    mouse/charDisplay_reg[0]_i_24_n_3
    SLICE_X41Y55         LUT4 (Prop_lut4_I2_O)        0.367    11.189 r  mouse/seg_b_filled_i_11/O
                         net (fo=20, routed)          0.446    11.635    mouse/cursor_x[2]
    SLICE_X43Y54         LUT3 (Prop_lut3_I2_O)        0.124    11.759 f  mouse/seg_g_filled_i_7/O
                         net (fo=1, routed)           0.291    12.050    mouse/seg_g_filled_i_7_n_0
    SLICE_X43Y55         LUT6 (Prop_lut6_I0_O)        0.124    12.174 r  mouse/seg_g_filled_i_4/O
                         net (fo=4, routed)           0.445    12.619    mouse/seg_g_filled_i_4_n_0
    SLICE_X45Y55         LUT3 (Prop_lut3_I1_O)        0.124    12.743 f  mouse/seg_a_filled_i_2/O
                         net (fo=2, routed)           0.164    12.907    mouse/seg_a_filled_i_2_n_0
    SLICE_X45Y55         LUT6 (Prop_lut6_I0_O)        0.124    13.031 r  mouse/seg_b_filled_i_5/O
                         net (fo=2, routed)           0.166    13.197    mouse/seg_b_filled_i_5_n_0
    SLICE_X45Y55         LUT4 (Prop_lut4_I3_O)        0.124    13.321 r  mouse/seg_e_filled_i_3/O
                         net (fo=5, routed)           0.618    13.938    mouse/seg_e_filled_i_3_n_0
    SLICE_X44Y56         LUT5 (Prop_lut5_I2_O)        0.124    14.062 r  mouse/midLeftBox_filled_i_5/O
                         net (fo=5, routed)           0.315    14.378    mouse/midLeftBox_filled_i_5_n_0
    SLICE_X44Y56         LUT4 (Prop_lut4_I2_O)        0.124    14.502 r  mouse/midLeftBox_filled_i_2/O
                         net (fo=1, routed)           0.000    14.502    group_task_g/midLeftBox_filled_reg_1
    SLICE_X44Y56         FDRE                                         r  group_task_g/midLeftBox_filled_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basys3_clock (IN)
                         net (fo=0)                   0.000    10.000    basys3_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basys3_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basys3_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basys3_clock_IBUF_BUFG_inst/O
                         net (fo=708, routed)         1.438    14.779    group_task_g/basys3_clock_IBUF_BUFG
    SLICE_X44Y56         FDRE                                         r  group_task_g/midLeftBox_filled_reg/C
                         clock pessimism              0.258    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X44Y56         FDRE (Setup_fdre_C_D)        0.031    15.033    group_task_g/midLeftBox_filled_reg
  -------------------------------------------------------------------
                         required time                         15.033    
                         arrival time                         -14.502    
  -------------------------------------------------------------------
                         slack                                  0.531    

Slack (MET) :             0.607ns  (required time - arrival time)
  Source:                 mouse/xpos_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            group_task_g/botLeftBox_filled_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.350ns  (logic 3.078ns (32.918%)  route 6.272ns (67.082%))
  Logic Levels:           15  (CARRY4=2 LUT3=2 LUT4=4 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys3_clock (IN)
                         net (fo=0)                   0.000     0.000    basys3_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basys3_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basys3_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basys3_clock_IBUF_BUFG_inst/O
                         net (fo=708, routed)         1.554     5.075    mouse/basys3_clock_IBUF_BUFG
    SLICE_X41Y54         FDRE                                         r  mouse/xpos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y54         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  mouse/xpos_reg[7]/Q
                         net (fo=9, routed)           0.885     6.416    mouse/mouse_x[7]
    SLICE_X40Y53         LUT6 (Prop_lut6_I0_O)        0.124     6.540 r  mouse/charDisplay[0]_i_25/O
                         net (fo=10, routed)          0.707     7.248    mouse/cursor_control/cursor_x2[5]
    SLICE_X41Y53         LUT6 (Prop_lut6_I0_O)        0.124     7.372 r  mouse/charDisplay[0]_i_27/O
                         net (fo=6, routed)           0.470     7.842    mouse/cursor_control/cursor_x2[3]
    SLICE_X41Y53         LUT6 (Prop_lut6_I0_O)        0.124     7.966 r  mouse/seg_b_filled_i_19/O
                         net (fo=4, routed)           0.591     8.557    mouse/cursor_control/cursor_x2[1]
    SLICE_X43Y54         LUT6 (Prop_lut6_I0_O)        0.124     8.681 r  mouse/stage[3]_i_47/O
                         net (fo=12, routed)          0.616     9.297    mouse/cursor_control/cursor_x2[0]
    SLICE_X42Y53         LUT4 (Prop_lut4_I0_O)        0.124     9.421 r  mouse/charDisplay[0]_i_70/O
                         net (fo=1, routed)           0.000     9.421    mouse/charDisplay[0]_i_70_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.934 r  mouse/charDisplay_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000     9.934    mouse/charDisplay_reg[0]_i_38_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    10.188 r  mouse/charDisplay_reg[0]_i_24/CO[0]
                         net (fo=22, routed)          0.634    10.822    mouse/charDisplay_reg[0]_i_24_n_3
    SLICE_X41Y55         LUT4 (Prop_lut4_I2_O)        0.367    11.189 r  mouse/seg_b_filled_i_11/O
                         net (fo=20, routed)          0.446    11.635    mouse/cursor_x[2]
    SLICE_X43Y54         LUT3 (Prop_lut3_I2_O)        0.124    11.759 f  mouse/seg_g_filled_i_7/O
                         net (fo=1, routed)           0.291    12.050    mouse/seg_g_filled_i_7_n_0
    SLICE_X43Y55         LUT6 (Prop_lut6_I0_O)        0.124    12.174 r  mouse/seg_g_filled_i_4/O
                         net (fo=4, routed)           0.445    12.619    mouse/seg_g_filled_i_4_n_0
    SLICE_X45Y55         LUT3 (Prop_lut3_I1_O)        0.124    12.743 f  mouse/seg_a_filled_i_2/O
                         net (fo=2, routed)           0.164    12.907    mouse/seg_a_filled_i_2_n_0
    SLICE_X45Y55         LUT6 (Prop_lut6_I0_O)        0.124    13.031 r  mouse/seg_b_filled_i_5/O
                         net (fo=2, routed)           0.166    13.197    mouse/seg_b_filled_i_5_n_0
    SLICE_X45Y55         LUT4 (Prop_lut4_I3_O)        0.124    13.321 r  mouse/seg_e_filled_i_3/O
                         net (fo=5, routed)           0.538    13.858    mouse/seg_e_filled_i_3_n_0
    SLICE_X44Y55         LUT4 (Prop_lut4_I1_O)        0.124    13.982 r  mouse/botLeftBox_filled_i_4/O
                         net (fo=3, routed)           0.319    14.301    mouse/botLeftBox_filled_i_4_n_0
    SLICE_X47Y56         LUT5 (Prop_lut5_I3_O)        0.124    14.425 r  mouse/botLeftBox_filled_i_1/O
                         net (fo=1, routed)           0.000    14.425    group_task_g/botLeftBox_filled_reg_1
    SLICE_X47Y56         FDRE                                         r  group_task_g/botLeftBox_filled_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basys3_clock (IN)
                         net (fo=0)                   0.000    10.000    basys3_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basys3_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basys3_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basys3_clock_IBUF_BUFG_inst/O
                         net (fo=708, routed)         1.438    14.779    group_task_g/basys3_clock_IBUF_BUFG
    SLICE_X47Y56         FDRE                                         r  group_task_g/botLeftBox_filled_reg/C
                         clock pessimism              0.258    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X47Y56         FDRE (Setup_fdre_C_D)        0.031    15.033    group_task_g/botLeftBox_filled_reg
  -------------------------------------------------------------------
                         required time                         15.033    
                         arrival time                         -14.425    
  -------------------------------------------------------------------
                         slack                                  0.607    

Slack (MET) :             0.639ns  (required time - arrival time)
  Source:                 mouse/xpos_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            group_task_g/botRightBox_filled_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.364ns  (logic 3.078ns (32.869%)  route 6.286ns (67.131%))
  Logic Levels:           15  (CARRY4=2 LUT3=2 LUT4=4 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys3_clock (IN)
                         net (fo=0)                   0.000     0.000    basys3_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basys3_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basys3_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basys3_clock_IBUF_BUFG_inst/O
                         net (fo=708, routed)         1.554     5.075    mouse/basys3_clock_IBUF_BUFG
    SLICE_X41Y54         FDRE                                         r  mouse/xpos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y54         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  mouse/xpos_reg[7]/Q
                         net (fo=9, routed)           0.885     6.416    mouse/mouse_x[7]
    SLICE_X40Y53         LUT6 (Prop_lut6_I0_O)        0.124     6.540 r  mouse/charDisplay[0]_i_25/O
                         net (fo=10, routed)          0.707     7.248    mouse/cursor_control/cursor_x2[5]
    SLICE_X41Y53         LUT6 (Prop_lut6_I0_O)        0.124     7.372 r  mouse/charDisplay[0]_i_27/O
                         net (fo=6, routed)           0.470     7.842    mouse/cursor_control/cursor_x2[3]
    SLICE_X41Y53         LUT6 (Prop_lut6_I0_O)        0.124     7.966 r  mouse/seg_b_filled_i_19/O
                         net (fo=4, routed)           0.591     8.557    mouse/cursor_control/cursor_x2[1]
    SLICE_X43Y54         LUT6 (Prop_lut6_I0_O)        0.124     8.681 r  mouse/stage[3]_i_47/O
                         net (fo=12, routed)          0.616     9.297    mouse/cursor_control/cursor_x2[0]
    SLICE_X42Y53         LUT4 (Prop_lut4_I0_O)        0.124     9.421 r  mouse/charDisplay[0]_i_70/O
                         net (fo=1, routed)           0.000     9.421    mouse/charDisplay[0]_i_70_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.934 r  mouse/charDisplay_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000     9.934    mouse/charDisplay_reg[0]_i_38_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    10.188 r  mouse/charDisplay_reg[0]_i_24/CO[0]
                         net (fo=22, routed)          0.634    10.822    mouse/charDisplay_reg[0]_i_24_n_3
    SLICE_X41Y55         LUT4 (Prop_lut4_I2_O)        0.367    11.189 r  mouse/seg_b_filled_i_11/O
                         net (fo=20, routed)          0.446    11.635    mouse/cursor_x[2]
    SLICE_X43Y54         LUT3 (Prop_lut3_I2_O)        0.124    11.759 f  mouse/seg_g_filled_i_7/O
                         net (fo=1, routed)           0.291    12.050    mouse/seg_g_filled_i_7_n_0
    SLICE_X43Y55         LUT6 (Prop_lut6_I0_O)        0.124    12.174 r  mouse/seg_g_filled_i_4/O
                         net (fo=4, routed)           0.445    12.619    mouse/seg_g_filled_i_4_n_0
    SLICE_X45Y55         LUT3 (Prop_lut3_I1_O)        0.124    12.743 f  mouse/seg_a_filled_i_2/O
                         net (fo=2, routed)           0.164    12.907    mouse/seg_a_filled_i_2_n_0
    SLICE_X45Y55         LUT6 (Prop_lut6_I0_O)        0.124    13.031 r  mouse/seg_b_filled_i_5/O
                         net (fo=2, routed)           0.166    13.197    mouse/seg_b_filled_i_5_n_0
    SLICE_X45Y55         LUT4 (Prop_lut4_I3_O)        0.124    13.321 r  mouse/seg_e_filled_i_3/O
                         net (fo=5, routed)           0.538    13.858    mouse/seg_e_filled_i_3_n_0
    SLICE_X44Y55         LUT4 (Prop_lut4_I1_O)        0.124    13.982 r  mouse/botLeftBox_filled_i_4/O
                         net (fo=3, routed)           0.333    14.315    mouse/botLeftBox_filled_i_4_n_0
    SLICE_X46Y56         LUT5 (Prop_lut5_I2_O)        0.124    14.439 r  mouse/botRightBox_filled_i_1/O
                         net (fo=1, routed)           0.000    14.439    group_task_g/botRightBox_filled_reg_0
    SLICE_X46Y56         FDRE                                         r  group_task_g/botRightBox_filled_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basys3_clock (IN)
                         net (fo=0)                   0.000    10.000    basys3_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basys3_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basys3_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basys3_clock_IBUF_BUFG_inst/O
                         net (fo=708, routed)         1.438    14.779    group_task_g/basys3_clock_IBUF_BUFG
    SLICE_X46Y56         FDRE                                         r  group_task_g/botRightBox_filled_reg/C
                         clock pessimism              0.258    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X46Y56         FDRE (Setup_fdre_C_D)        0.077    15.079    group_task_g/botRightBox_filled_reg
  -------------------------------------------------------------------
                         required time                         15.079    
                         arrival time                         -14.439    
  -------------------------------------------------------------------
                         slack                                  0.639    

Slack (MET) :             0.645ns  (required time - arrival time)
  Source:                 mouse/xpos_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            group_task_g/seg_f_filled_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.360ns  (logic 3.078ns (32.883%)  route 6.282ns (67.117%))
  Logic Levels:           15  (CARRY4=2 LUT3=2 LUT4=5 LUT6=6)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys3_clock (IN)
                         net (fo=0)                   0.000     0.000    basys3_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basys3_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basys3_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basys3_clock_IBUF_BUFG_inst/O
                         net (fo=708, routed)         1.554     5.075    mouse/basys3_clock_IBUF_BUFG
    SLICE_X41Y54         FDRE                                         r  mouse/xpos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y54         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  mouse/xpos_reg[7]/Q
                         net (fo=9, routed)           0.885     6.416    mouse/mouse_x[7]
    SLICE_X40Y53         LUT6 (Prop_lut6_I0_O)        0.124     6.540 r  mouse/charDisplay[0]_i_25/O
                         net (fo=10, routed)          0.707     7.248    mouse/cursor_control/cursor_x2[5]
    SLICE_X41Y53         LUT6 (Prop_lut6_I0_O)        0.124     7.372 r  mouse/charDisplay[0]_i_27/O
                         net (fo=6, routed)           0.470     7.842    mouse/cursor_control/cursor_x2[3]
    SLICE_X41Y53         LUT6 (Prop_lut6_I0_O)        0.124     7.966 r  mouse/seg_b_filled_i_19/O
                         net (fo=4, routed)           0.591     8.557    mouse/cursor_control/cursor_x2[1]
    SLICE_X43Y54         LUT6 (Prop_lut6_I0_O)        0.124     8.681 r  mouse/stage[3]_i_47/O
                         net (fo=12, routed)          0.616     9.297    mouse/cursor_control/cursor_x2[0]
    SLICE_X42Y53         LUT4 (Prop_lut4_I0_O)        0.124     9.421 r  mouse/charDisplay[0]_i_70/O
                         net (fo=1, routed)           0.000     9.421    mouse/charDisplay[0]_i_70_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.934 r  mouse/charDisplay_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000     9.934    mouse/charDisplay_reg[0]_i_38_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    10.188 r  mouse/charDisplay_reg[0]_i_24/CO[0]
                         net (fo=22, routed)          0.634    10.822    mouse/charDisplay_reg[0]_i_24_n_3
    SLICE_X41Y55         LUT4 (Prop_lut4_I2_O)        0.367    11.189 r  mouse/seg_b_filled_i_11/O
                         net (fo=20, routed)          0.446    11.635    mouse/cursor_x[2]
    SLICE_X43Y54         LUT3 (Prop_lut3_I2_O)        0.124    11.759 f  mouse/seg_g_filled_i_7/O
                         net (fo=1, routed)           0.291    12.050    mouse/seg_g_filled_i_7_n_0
    SLICE_X43Y55         LUT6 (Prop_lut6_I0_O)        0.124    12.174 r  mouse/seg_g_filled_i_4/O
                         net (fo=4, routed)           0.445    12.619    mouse/seg_g_filled_i_4_n_0
    SLICE_X45Y55         LUT3 (Prop_lut3_I1_O)        0.124    12.743 f  mouse/seg_a_filled_i_2/O
                         net (fo=2, routed)           0.164    12.907    mouse/seg_a_filled_i_2_n_0
    SLICE_X45Y55         LUT6 (Prop_lut6_I0_O)        0.124    13.031 r  mouse/seg_b_filled_i_5/O
                         net (fo=2, routed)           0.166    13.197    mouse/seg_b_filled_i_5_n_0
    SLICE_X45Y55         LUT4 (Prop_lut4_I3_O)        0.124    13.321 r  mouse/seg_e_filled_i_3/O
                         net (fo=5, routed)           0.538    13.858    mouse/seg_e_filled_i_3_n_0
    SLICE_X44Y55         LUT4 (Prop_lut4_I1_O)        0.124    13.982 r  mouse/botLeftBox_filled_i_4/O
                         net (fo=3, routed)           0.329    14.311    mouse/botLeftBox_filled_i_4_n_0
    SLICE_X46Y56         LUT4 (Prop_lut4_I1_O)        0.124    14.435 r  mouse/seg_f_filled_i_1/O
                         net (fo=1, routed)           0.000    14.435    group_task_g/seg_f_filled_reg_0
    SLICE_X46Y56         FDRE                                         r  group_task_g/seg_f_filled_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basys3_clock (IN)
                         net (fo=0)                   0.000    10.000    basys3_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basys3_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basys3_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basys3_clock_IBUF_BUFG_inst/O
                         net (fo=708, routed)         1.438    14.779    group_task_g/basys3_clock_IBUF_BUFG
    SLICE_X46Y56         FDRE                                         r  group_task_g/seg_f_filled_reg/C
                         clock pessimism              0.258    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X46Y56         FDRE (Setup_fdre_C_D)        0.079    15.081    group_task_g/seg_f_filled_reg
  -------------------------------------------------------------------
                         required time                         15.081    
                         arrival time                         -14.435    
  -------------------------------------------------------------------
                         slack                                  0.645    

Slack (MET) :             0.949ns  (required time - arrival time)
  Source:                 mouse/xpos_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            group_task_g/seg_d_filled_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.009ns  (logic 2.954ns (32.790%)  route 6.055ns (67.210%))
  Logic Levels:           14  (CARRY4=2 LUT3=2 LUT4=3 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys3_clock (IN)
                         net (fo=0)                   0.000     0.000    basys3_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basys3_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basys3_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basys3_clock_IBUF_BUFG_inst/O
                         net (fo=708, routed)         1.554     5.075    mouse/basys3_clock_IBUF_BUFG
    SLICE_X41Y54         FDRE                                         r  mouse/xpos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y54         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  mouse/xpos_reg[7]/Q
                         net (fo=9, routed)           0.885     6.416    mouse/mouse_x[7]
    SLICE_X40Y53         LUT6 (Prop_lut6_I0_O)        0.124     6.540 r  mouse/charDisplay[0]_i_25/O
                         net (fo=10, routed)          0.707     7.248    mouse/cursor_control/cursor_x2[5]
    SLICE_X41Y53         LUT6 (Prop_lut6_I0_O)        0.124     7.372 r  mouse/charDisplay[0]_i_27/O
                         net (fo=6, routed)           0.470     7.842    mouse/cursor_control/cursor_x2[3]
    SLICE_X41Y53         LUT6 (Prop_lut6_I0_O)        0.124     7.966 r  mouse/seg_b_filled_i_19/O
                         net (fo=4, routed)           0.591     8.557    mouse/cursor_control/cursor_x2[1]
    SLICE_X43Y54         LUT6 (Prop_lut6_I0_O)        0.124     8.681 r  mouse/stage[3]_i_47/O
                         net (fo=12, routed)          0.616     9.297    mouse/cursor_control/cursor_x2[0]
    SLICE_X42Y53         LUT4 (Prop_lut4_I0_O)        0.124     9.421 r  mouse/charDisplay[0]_i_70/O
                         net (fo=1, routed)           0.000     9.421    mouse/charDisplay[0]_i_70_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.934 r  mouse/charDisplay_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000     9.934    mouse/charDisplay_reg[0]_i_38_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    10.188 r  mouse/charDisplay_reg[0]_i_24/CO[0]
                         net (fo=22, routed)          0.634    10.822    mouse/charDisplay_reg[0]_i_24_n_3
    SLICE_X41Y55         LUT4 (Prop_lut4_I2_O)        0.367    11.189 r  mouse/seg_b_filled_i_11/O
                         net (fo=20, routed)          0.446    11.635    mouse/cursor_x[2]
    SLICE_X43Y54         LUT3 (Prop_lut3_I2_O)        0.124    11.759 f  mouse/seg_g_filled_i_7/O
                         net (fo=1, routed)           0.291    12.050    mouse/seg_g_filled_i_7_n_0
    SLICE_X43Y55         LUT6 (Prop_lut6_I0_O)        0.124    12.174 r  mouse/seg_g_filled_i_4/O
                         net (fo=4, routed)           0.445    12.619    mouse/seg_g_filled_i_4_n_0
    SLICE_X45Y55         LUT3 (Prop_lut3_I1_O)        0.124    12.743 f  mouse/seg_a_filled_i_2/O
                         net (fo=2, routed)           0.164    12.907    mouse/seg_a_filled_i_2_n_0
    SLICE_X45Y55         LUT6 (Prop_lut6_I0_O)        0.124    13.031 r  mouse/seg_b_filled_i_5/O
                         net (fo=2, routed)           0.166    13.197    mouse/seg_b_filled_i_5_n_0
    SLICE_X45Y55         LUT4 (Prop_lut4_I3_O)        0.124    13.321 r  mouse/seg_e_filled_i_3/O
                         net (fo=5, routed)           0.639    13.960    mouse/seg_e_filled_i_3_n_0
    SLICE_X45Y56         LUT5 (Prop_lut5_I0_O)        0.124    14.084 r  mouse/seg_d_filled_i_1/O
                         net (fo=1, routed)           0.000    14.084    group_task_g/seg_d_filled_reg_1
    SLICE_X45Y56         FDRE                                         r  group_task_g/seg_d_filled_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basys3_clock (IN)
                         net (fo=0)                   0.000    10.000    basys3_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basys3_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basys3_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basys3_clock_IBUF_BUFG_inst/O
                         net (fo=708, routed)         1.438    14.779    group_task_g/basys3_clock_IBUF_BUFG
    SLICE_X45Y56         FDRE                                         r  group_task_g/seg_d_filled_reg/C
                         clock pessimism              0.258    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X45Y56         FDRE (Setup_fdre_C_D)        0.031    15.033    group_task_g/seg_d_filled_reg
  -------------------------------------------------------------------
                         required time                         15.033    
                         arrival time                         -14.084    
  -------------------------------------------------------------------
                         slack                                  0.949    

Slack (MET) :             1.019ns  (required time - arrival time)
  Source:                 mouse/xpos_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            group_task_g/seg_e_filled_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.987ns  (logic 2.954ns (32.871%)  route 6.033ns (67.129%))
  Logic Levels:           14  (CARRY4=2 LUT3=2 LUT4=3 LUT6=7)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys3_clock (IN)
                         net (fo=0)                   0.000     0.000    basys3_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basys3_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basys3_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basys3_clock_IBUF_BUFG_inst/O
                         net (fo=708, routed)         1.554     5.075    mouse/basys3_clock_IBUF_BUFG
    SLICE_X41Y54         FDRE                                         r  mouse/xpos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y54         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  mouse/xpos_reg[7]/Q
                         net (fo=9, routed)           0.885     6.416    mouse/mouse_x[7]
    SLICE_X40Y53         LUT6 (Prop_lut6_I0_O)        0.124     6.540 r  mouse/charDisplay[0]_i_25/O
                         net (fo=10, routed)          0.707     7.248    mouse/cursor_control/cursor_x2[5]
    SLICE_X41Y53         LUT6 (Prop_lut6_I0_O)        0.124     7.372 r  mouse/charDisplay[0]_i_27/O
                         net (fo=6, routed)           0.470     7.842    mouse/cursor_control/cursor_x2[3]
    SLICE_X41Y53         LUT6 (Prop_lut6_I0_O)        0.124     7.966 r  mouse/seg_b_filled_i_19/O
                         net (fo=4, routed)           0.591     8.557    mouse/cursor_control/cursor_x2[1]
    SLICE_X43Y54         LUT6 (Prop_lut6_I0_O)        0.124     8.681 r  mouse/stage[3]_i_47/O
                         net (fo=12, routed)          0.616     9.297    mouse/cursor_control/cursor_x2[0]
    SLICE_X42Y53         LUT4 (Prop_lut4_I0_O)        0.124     9.421 r  mouse/charDisplay[0]_i_70/O
                         net (fo=1, routed)           0.000     9.421    mouse/charDisplay[0]_i_70_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.934 r  mouse/charDisplay_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000     9.934    mouse/charDisplay_reg[0]_i_38_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    10.188 r  mouse/charDisplay_reg[0]_i_24/CO[0]
                         net (fo=22, routed)          0.634    10.822    mouse/charDisplay_reg[0]_i_24_n_3
    SLICE_X41Y55         LUT4 (Prop_lut4_I2_O)        0.367    11.189 r  mouse/seg_b_filled_i_11/O
                         net (fo=20, routed)          0.446    11.635    mouse/cursor_x[2]
    SLICE_X43Y54         LUT3 (Prop_lut3_I2_O)        0.124    11.759 f  mouse/seg_g_filled_i_7/O
                         net (fo=1, routed)           0.291    12.050    mouse/seg_g_filled_i_7_n_0
    SLICE_X43Y55         LUT6 (Prop_lut6_I0_O)        0.124    12.174 r  mouse/seg_g_filled_i_4/O
                         net (fo=4, routed)           0.445    12.619    mouse/seg_g_filled_i_4_n_0
    SLICE_X45Y55         LUT3 (Prop_lut3_I1_O)        0.124    12.743 f  mouse/seg_a_filled_i_2/O
                         net (fo=2, routed)           0.164    12.907    mouse/seg_a_filled_i_2_n_0
    SLICE_X45Y55         LUT6 (Prop_lut6_I0_O)        0.124    13.031 r  mouse/seg_b_filled_i_5/O
                         net (fo=2, routed)           0.166    13.197    mouse/seg_b_filled_i_5_n_0
    SLICE_X45Y55         LUT4 (Prop_lut4_I3_O)        0.124    13.321 r  mouse/seg_e_filled_i_3/O
                         net (fo=5, routed)           0.617    13.937    mouse/seg_e_filled_i_3_n_0
    SLICE_X46Y55         LUT6 (Prop_lut6_I1_O)        0.124    14.061 r  mouse/seg_e_filled_i_1/O
                         net (fo=1, routed)           0.000    14.061    group_task_g/seg_e_filled_reg_0
    SLICE_X46Y55         FDRE                                         r  group_task_g/seg_e_filled_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basys3_clock (IN)
                         net (fo=0)                   0.000    10.000    basys3_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basys3_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basys3_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basys3_clock_IBUF_BUFG_inst/O
                         net (fo=708, routed)         1.438    14.779    group_task_g/basys3_clock_IBUF_BUFG
    SLICE_X46Y55         FDRE                                         r  group_task_g/seg_e_filled_reg/C
                         clock pessimism              0.258    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X46Y55         FDRE (Setup_fdre_C_D)        0.079    15.081    group_task_g/seg_e_filled_reg
  -------------------------------------------------------------------
                         required time                         15.081    
                         arrival time                         -14.061    
  -------------------------------------------------------------------
                         slack                                  1.019    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 mouse/Inst_Ps2Interface/rx_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/x_inc_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.186ns (40.571%)  route 0.272ns (59.429%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys3_clock (IN)
                         net (fo=0)                   0.000     0.000    basys3_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basys3_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basys3_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basys3_clock_IBUF_BUFG_inst/O
                         net (fo=708, routed)         0.559     1.442    mouse/Inst_Ps2Interface/basys3_clock_IBUF_BUFG
    SLICE_X33Y60         FDRE                                         r  mouse/Inst_Ps2Interface/rx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y60         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  mouse/Inst_Ps2Interface/rx_data_reg[0]/Q
                         net (fo=12, routed)          0.272     1.856    mouse/Inst_Ps2Interface/rx_data_reg_n_0_[0]
    SLICE_X38Y59         LUT2 (Prop_lut2_I1_O)        0.045     1.901 r  mouse/Inst_Ps2Interface/x_inc[0]_i_1/O
                         net (fo=1, routed)           0.000     1.901    mouse/Inst_Ps2Interface_n_65
    SLICE_X38Y59         FDRE                                         r  mouse/x_inc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys3_clock (IN)
                         net (fo=0)                   0.000     0.000    basys3_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basys3_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basys3_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basys3_clock_IBUF_BUFG_inst/O
                         net (fo=708, routed)         0.828     1.956    mouse/basys3_clock_IBUF_BUFG
    SLICE_X38Y59         FDRE                                         r  mouse/x_inc_reg[0]/C
                         clock pessimism             -0.249     1.707    
    SLICE_X38Y59         FDRE (Hold_fdre_C_D)         0.120     1.827    mouse/x_inc_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.827    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 mouse/Inst_Ps2Interface/rx_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/x_inc_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.186ns (39.691%)  route 0.283ns (60.309%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys3_clock (IN)
                         net (fo=0)                   0.000     0.000    basys3_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basys3_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basys3_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basys3_clock_IBUF_BUFG_inst/O
                         net (fo=708, routed)         0.559     1.442    mouse/Inst_Ps2Interface/basys3_clock_IBUF_BUFG
    SLICE_X32Y60         FDRE                                         r  mouse/Inst_Ps2Interface/rx_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y60         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  mouse/Inst_Ps2Interface/rx_data_reg[5]/Q
                         net (fo=9, routed)           0.283     1.866    mouse/Inst_Ps2Interface/rx_data_reg_n_0_[5]
    SLICE_X38Y59         LUT2 (Prop_lut2_I1_O)        0.045     1.911 r  mouse/Inst_Ps2Interface/x_inc[5]_i_1/O
                         net (fo=1, routed)           0.000     1.911    mouse/Inst_Ps2Interface_n_60
    SLICE_X38Y59         FDRE                                         r  mouse/x_inc_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys3_clock (IN)
                         net (fo=0)                   0.000     0.000    basys3_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basys3_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basys3_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basys3_clock_IBUF_BUFG_inst/O
                         net (fo=708, routed)         0.828     1.956    mouse/basys3_clock_IBUF_BUFG
    SLICE_X38Y59         FDRE                                         r  mouse/x_inc_reg[5]/C
                         clock pessimism             -0.249     1.707    
    SLICE_X38Y59         FDRE (Hold_fdre_C_D)         0.121     1.828    mouse/x_inc_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 mouse/Inst_Ps2Interface/rx_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/y_inc_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.186ns (40.691%)  route 0.271ns (59.309%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys3_clock (IN)
                         net (fo=0)                   0.000     0.000    basys3_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basys3_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basys3_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basys3_clock_IBUF_BUFG_inst/O
                         net (fo=708, routed)         0.559     1.442    mouse/Inst_Ps2Interface/basys3_clock_IBUF_BUFG
    SLICE_X32Y60         FDRE                                         r  mouse/Inst_Ps2Interface/rx_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y60         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  mouse/Inst_Ps2Interface/rx_data_reg[5]/Q
                         net (fo=9, routed)           0.271     1.854    mouse/Inst_Ps2Interface/rx_data_reg_n_0_[5]
    SLICE_X37Y59         LUT6 (Prop_lut6_I3_O)        0.045     1.899 r  mouse/Inst_Ps2Interface/y_inc[7]_i_2/O
                         net (fo=1, routed)           0.000     1.899    mouse/Inst_Ps2Interface_n_18
    SLICE_X37Y59         FDRE                                         r  mouse/y_inc_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys3_clock (IN)
                         net (fo=0)                   0.000     0.000    basys3_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basys3_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basys3_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basys3_clock_IBUF_BUFG_inst/O
                         net (fo=708, routed)         0.828     1.956    mouse/basys3_clock_IBUF_BUFG
    SLICE_X37Y59         FDRE                                         r  mouse/y_inc_reg[7]/C
                         clock pessimism             -0.249     1.707    
    SLICE_X37Y59         FDRE (Hold_fdre_C_D)         0.092     1.799    mouse/y_inc_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.799    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 mouse/Inst_Ps2Interface/rx_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/y_inc_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.186ns (38.254%)  route 0.300ns (61.746%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys3_clock (IN)
                         net (fo=0)                   0.000     0.000    basys3_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basys3_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basys3_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basys3_clock_IBUF_BUFG_inst/O
                         net (fo=708, routed)         0.559     1.442    mouse/Inst_Ps2Interface/basys3_clock_IBUF_BUFG
    SLICE_X33Y60         FDRE                                         r  mouse/Inst_Ps2Interface/rx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y60         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  mouse/Inst_Ps2Interface/rx_data_reg[0]/Q
                         net (fo=12, routed)          0.300     1.883    mouse/Inst_Ps2Interface/rx_data_reg_n_0_[0]
    SLICE_X37Y58         LUT6 (Prop_lut6_I2_O)        0.045     1.928 r  mouse/Inst_Ps2Interface/y_inc[4]_i_1/O
                         net (fo=1, routed)           0.000     1.928    mouse/Inst_Ps2Interface_n_16
    SLICE_X37Y58         FDRE                                         r  mouse/y_inc_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys3_clock (IN)
                         net (fo=0)                   0.000     0.000    basys3_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basys3_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basys3_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basys3_clock_IBUF_BUFG_inst/O
                         net (fo=708, routed)         0.828     1.956    mouse/basys3_clock_IBUF_BUFG
    SLICE_X37Y58         FDRE                                         r  mouse/y_inc_reg[4]/C
                         clock pessimism             -0.249     1.707    
    SLICE_X37Y58         FDRE (Hold_fdre_C_D)         0.092     1.799    mouse/y_inc_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.799    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 mouse/Inst_Ps2Interface/rx_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/y_sign_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.189ns (35.806%)  route 0.339ns (64.194%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys3_clock (IN)
                         net (fo=0)                   0.000     0.000    basys3_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basys3_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basys3_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basys3_clock_IBUF_BUFG_inst/O
                         net (fo=708, routed)         0.559     1.442    mouse/Inst_Ps2Interface/basys3_clock_IBUF_BUFG
    SLICE_X32Y60         FDRE                                         r  mouse/Inst_Ps2Interface/rx_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y60         FDRE (Prop_fdre_C_Q)         0.141     1.583 f  mouse/Inst_Ps2Interface/rx_data_reg[5]/Q
                         net (fo=9, routed)           0.339     1.922    mouse/Inst_Ps2Interface/rx_data_reg_n_0_[5]
    SLICE_X38Y58         LUT2 (Prop_lut2_I1_O)        0.048     1.970 r  mouse/Inst_Ps2Interface/y_sign_i_1/O
                         net (fo=1, routed)           0.000     1.970    mouse/y_sign
    SLICE_X38Y58         FDRE                                         r  mouse/y_sign_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys3_clock (IN)
                         net (fo=0)                   0.000     0.000    basys3_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basys3_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basys3_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basys3_clock_IBUF_BUFG_inst/O
                         net (fo=708, routed)         0.828     1.956    mouse/basys3_clock_IBUF_BUFG
    SLICE_X38Y58         FDRE                                         r  mouse/y_sign_reg/C
                         clock pessimism             -0.249     1.707    
    SLICE_X38Y58         FDRE (Hold_fdre_C_D)         0.131     1.838    mouse/y_sign_reg
  -------------------------------------------------------------------
                         required time                         -1.838    
                         arrival time                           1.970    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 mouse/FSM_onehot_state_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/tx_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.209ns (38.116%)  route 0.339ns (61.884%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys3_clock (IN)
                         net (fo=0)                   0.000     0.000    basys3_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basys3_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basys3_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basys3_clock_IBUF_BUFG_inst/O
                         net (fo=708, routed)         0.559     1.442    mouse/basys3_clock_IBUF_BUFG
    SLICE_X38Y60         FDRE                                         r  mouse/FSM_onehot_state_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y60         FDRE (Prop_fdre_C_Q)         0.164     1.606 r  mouse/FSM_onehot_state_reg[34]/Q
                         net (fo=6, routed)           0.339     1.946    mouse/FSM_onehot_state_reg_n_0_[34]
    SLICE_X30Y60         LUT6 (Prop_lut6_I3_O)        0.045     1.991 r  mouse/tx_data[4]_i_1/O
                         net (fo=1, routed)           0.000     1.991    mouse/tx_data[4]_i_1_n_0
    SLICE_X30Y60         FDRE                                         r  mouse/tx_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys3_clock (IN)
                         net (fo=0)                   0.000     0.000    basys3_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basys3_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basys3_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basys3_clock_IBUF_BUFG_inst/O
                         net (fo=708, routed)         0.827     1.955    mouse/basys3_clock_IBUF_BUFG
    SLICE_X30Y60         FDRE                                         r  mouse/tx_data_reg[4]/C
                         clock pessimism             -0.249     1.706    
    SLICE_X30Y60         FDRE (Hold_fdre_C_D)         0.121     1.827    mouse/tx_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.827    
                         arrival time                           1.991    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 mouse/FSM_onehot_state_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/tx_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.548%)  route 0.111ns (37.452%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys3_clock (IN)
                         net (fo=0)                   0.000     0.000    basys3_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basys3_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basys3_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basys3_clock_IBUF_BUFG_inst/O
                         net (fo=708, routed)         0.559     1.442    mouse/basys3_clock_IBUF_BUFG
    SLICE_X31Y60         FDRE                                         r  mouse/FSM_onehot_state_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y60         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  mouse/FSM_onehot_state_reg[10]/Q
                         net (fo=4, routed)           0.111     1.695    mouse/FSM_onehot_state_reg_n_0_[10]
    SLICE_X30Y60         LUT3 (Prop_lut3_I0_O)        0.045     1.740 r  mouse/tx_data[2]_i_1/O
                         net (fo=1, routed)           0.000     1.740    mouse/tx_data[2]_i_1_n_0
    SLICE_X30Y60         FDRE                                         r  mouse/tx_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys3_clock (IN)
                         net (fo=0)                   0.000     0.000    basys3_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basys3_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basys3_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basys3_clock_IBUF_BUFG_inst/O
                         net (fo=708, routed)         0.827     1.955    mouse/basys3_clock_IBUF_BUFG
    SLICE_X30Y60         FDRE                                         r  mouse/tx_data_reg[2]/C
                         clock pessimism             -0.500     1.455    
    SLICE_X30Y60         FDRE (Hold_fdre_C_D)         0.120     1.575    mouse/tx_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 mouse/Inst_Ps2Interface/rx_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/y_inc_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.544ns  (logic 0.187ns (34.368%)  route 0.357ns (65.632%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys3_clock (IN)
                         net (fo=0)                   0.000     0.000    basys3_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basys3_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basys3_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basys3_clock_IBUF_BUFG_inst/O
                         net (fo=708, routed)         0.559     1.442    mouse/Inst_Ps2Interface/basys3_clock_IBUF_BUFG
    SLICE_X32Y60         FDRE                                         r  mouse/Inst_Ps2Interface/rx_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y60         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  mouse/Inst_Ps2Interface/rx_data_reg[5]/Q
                         net (fo=9, routed)           0.357     1.940    mouse/Inst_Ps2Interface/rx_data_reg_n_0_[5]
    SLICE_X37Y59         LUT5 (Prop_lut5_I1_O)        0.046     1.986 r  mouse/Inst_Ps2Interface/y_inc[6]_i_1/O
                         net (fo=1, routed)           0.000     1.986    mouse/Inst_Ps2Interface_n_17
    SLICE_X37Y59         FDRE                                         r  mouse/y_inc_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys3_clock (IN)
                         net (fo=0)                   0.000     0.000    basys3_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basys3_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basys3_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basys3_clock_IBUF_BUFG_inst/O
                         net (fo=708, routed)         0.828     1.956    mouse/basys3_clock_IBUF_BUFG
    SLICE_X37Y59         FDRE                                         r  mouse/y_inc_reg[6]/C
                         clock pessimism             -0.249     1.707    
    SLICE_X37Y59         FDRE (Hold_fdre_C_D)         0.107     1.814    mouse/y_inc_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.814    
                         arrival time                           1.986    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 mouse/Inst_Ps2Interface/FSM_onehot_state_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/Inst_Ps2Interface/FSM_onehot_state_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.721%)  route 0.125ns (40.279%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys3_clock (IN)
                         net (fo=0)                   0.000     0.000    basys3_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basys3_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basys3_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basys3_clock_IBUF_BUFG_inst/O
                         net (fo=708, routed)         0.557     1.440    mouse/Inst_Ps2Interface/basys3_clock_IBUF_BUFG
    SLICE_X31Y64         FDRE                                         r  mouse/Inst_Ps2Interface/FSM_onehot_state_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y64         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  mouse/Inst_Ps2Interface/FSM_onehot_state_reg[13]/Q
                         net (fo=4, routed)           0.125     1.707    mouse/Inst_Ps2Interface/FSM_onehot_state_reg_n_0_[13]
    SLICE_X30Y64         LUT4 (Prop_lut4_I2_O)        0.045     1.752 r  mouse/Inst_Ps2Interface/FSM_onehot_state[14]_i_1/O
                         net (fo=1, routed)           0.000     1.752    mouse/Inst_Ps2Interface/FSM_onehot_state[14]_i_1_n_0
    SLICE_X30Y64         FDRE                                         r  mouse/Inst_Ps2Interface/FSM_onehot_state_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys3_clock (IN)
                         net (fo=0)                   0.000     0.000    basys3_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basys3_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basys3_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basys3_clock_IBUF_BUFG_inst/O
                         net (fo=708, routed)         0.824     1.952    mouse/Inst_Ps2Interface/basys3_clock_IBUF_BUFG
    SLICE_X30Y64         FDRE                                         r  mouse/Inst_Ps2Interface/FSM_onehot_state_reg[14]/C
                         clock pessimism             -0.499     1.453    
    SLICE_X30Y64         FDRE (Hold_fdre_C_D)         0.121     1.574    mouse/Inst_Ps2Interface/FSM_onehot_state_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 mouse/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/FSM_onehot_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.209ns (74.086%)  route 0.073ns (25.914%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys3_clock (IN)
                         net (fo=0)                   0.000     0.000    basys3_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basys3_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basys3_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basys3_clock_IBUF_BUFG_inst/O
                         net (fo=708, routed)         0.559     1.442    mouse/basys3_clock_IBUF_BUFG
    SLICE_X34Y59         FDRE                                         r  mouse/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y59         FDRE (Prop_fdre_C_Q)         0.164     1.606 r  mouse/FSM_onehot_state_reg[2]/Q
                         net (fo=3, routed)           0.073     1.679    mouse/Inst_Ps2Interface/out[2]
    SLICE_X35Y59         LUT5 (Prop_lut5_I4_O)        0.045     1.724 r  mouse/Inst_Ps2Interface/FSM_onehot_state[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.724    mouse/Inst_Ps2Interface_n_20
    SLICE_X35Y59         FDRE                                         r  mouse/FSM_onehot_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys3_clock (IN)
                         net (fo=0)                   0.000     0.000    basys3_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basys3_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basys3_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basys3_clock_IBUF_BUFG_inst/O
                         net (fo=708, routed)         0.827     1.955    mouse/basys3_clock_IBUF_BUFG
    SLICE_X35Y59         FDRE                                         r  mouse/FSM_onehot_state_reg[3]/C
                         clock pessimism             -0.500     1.455    
    SLICE_X35Y59         FDRE (Hold_fdre_C_D)         0.091     1.546    mouse/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.724    
  -------------------------------------------------------------------
                         slack                                  0.178    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { basys3_clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  basys3_clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y61   mouse/Inst_Ps2Interface/delay_20us_count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y61   mouse/Inst_Ps2Interface/delay_20us_count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y62   mouse/Inst_Ps2Interface/delay_20us_count_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y62   mouse/Inst_Ps2Interface/delay_20us_count_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y62   mouse/Inst_Ps2Interface/delay_20us_count_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y62   mouse/Inst_Ps2Interface/delay_20us_count_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y62   mouse/Inst_Ps2Interface/delay_20us_count_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y62   mouse/Inst_Ps2Interface/delay_20us_count_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y62   mouse/Inst_Ps2Interface/delay_20us_count_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y40   audio_output_b/audio_out_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y40   audio_output_b/audio_out_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y41   clk190Hz/count_reg[28]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y41   clk190Hz/count_reg[29]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y41   clk190Hz/count_reg[30]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y41   clk190Hz/count_reg[31]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y41   clk190Hz/slow_clock_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y0    clk1kHz/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y2    clk1kHz/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y2    clk1kHz/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y61   mouse/Inst_Ps2Interface/delay_20us_count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y61   mouse/Inst_Ps2Interface/delay_20us_count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y61   mouse/Inst_Ps2Interface/delay_63clk_count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y61   mouse/Inst_Ps2Interface/delay_63clk_count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y61   mouse/Inst_Ps2Interface/delay_63clk_count_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y61   mouse/Inst_Ps2Interface/delay_63clk_count_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y61   mouse/Inst_Ps2Interface/delay_63clk_count_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y61   mouse/Inst_Ps2Interface/delay_63clk_count_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y61   mouse/Inst_Ps2Interface/delay_63clk_count_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y65   mouse/Inst_Ps2Interface/ps2_clk_h_reg_inv/C



