INFO-FLOW: Workspace /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1 opened at Thu Dec 12 22:23:49 IST 2019
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 80 
INFO: [XFORM 203-1161] The maximum of name length is set into 80.
Execute     set_part xc7z020clg400-1 
Execute       ap_part_info -name xc7z020clg400-1 -data single -quiet 
Command       ap_part_info done; 1.27 sec.
Execute       ap_part_info -name xc7z020clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute           source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute           source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute           source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Command       add_library done; 0.11 sec.
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.45 sec.
Execute     config_schedule -enable_dsp_full_reg=false 
Execute     create_clock -period 5 -name default 
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     set_clock_uncertainty 12.5% default 
Execute       get_clock_period -default -name=default 
Execute       config_clock -quiet -name default -uncertainty 0.625 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
Execute     csynth_design 
Execute       get_config_compile -dump_cfg 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling firmware/myproject.cpp as C++
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         is_encrypted firmware/myproject.cpp 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/home/prabhav/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "firmware/myproject.cpp"   -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/prabhav/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/home/prabhav/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp" 
INFO-FLOW: exec /home/prabhav/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/prabhav/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E firmware/myproject.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/prabhav/Xilinx/Vivado/2019.2/common/technology/autopilot -I /home/prabhav/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
Command         clang done; 1.02 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
INFO-FLOW: exec /home/prabhav/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 1.3 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/home/prabhav/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/prabhav/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/home/prabhav/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp"  -o "/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /home/prabhav/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/prabhav/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/prabhav/Xilinx/Vivado/2019.2/common/technology/autopilot -I /home/prabhav/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/useless.bc
Command         clang done; 1.62 sec.
INFO-FLOW: Done: GCC PP time: 3.9 seconds per iteration
Execute         source /home/prabhav/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /home/prabhav/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /home/prabhav/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/prabhav/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 1.11 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute         tidy_31 xilinx-directive2pragma /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/prabhav/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 1.12 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /home/prabhav/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.diag.yml /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 -fstrict-dataflow > /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.out.log 2> /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.err.log 
Command         ap_eval done; 1.38 sec.
Execute         source /home/prabhav/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source /home/prabhav/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:43:69
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:43:73
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:55:72
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:55:76
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:67:77
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:67:82
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:80:72
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:80:77
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:88:72
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:88:77
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:96:72
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:96:77
Execute         send_msg_by_id WARNING @200-471@%s%s 12 firmware/myproject.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 12 issue(s) in file firmware/myproject.cpp
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
Execute           ap_eval exec -ignorestderr /home/prabhav/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.out.log 2> /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.err.log 
Command           ap_eval done; 1.95 sec.
Execute           ap_eval exec -ignorestderr /home/prabhav/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.out.log 2> /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.err.log 
Command           ap_eval done; 1.04 sec.
Command         tidy_31 done; 3.02 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 5.6 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp std=c++0x 
INFO-FLOW: exec /home/prabhav/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 2.28 sec.
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Processing labels
Execute         clang -src /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /home/prabhav/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp"  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/prabhav/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/home/prabhav/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject.bc" 
INFO-FLOW: exec /home/prabhav/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/prabhav/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/prabhav/Xilinx/Vivado/2019.2/common/technology/autopilot -I /home/prabhav/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject.bc
Command         clang done; 1.68 sec.
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject_axi.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling firmware/myproject_axi.cpp as C++
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         is_encrypted firmware/myproject_axi.cpp 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/home/prabhav/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "firmware/myproject_axi.cpp"   -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/prabhav/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/home/prabhav/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp" 
INFO-FLOW: exec /home/prabhav/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/prabhav/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E firmware/myproject_axi.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/prabhav/Xilinx/Vivado/2019.2/common/technology/autopilot -I /home/prabhav/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp
Command         clang done; 0.88 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp std=c++0x 
INFO-FLOW: exec /home/prabhav/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 0.56 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/home/prabhav/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/prabhav/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/home/prabhav/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp"  -o "/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /home/prabhav/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/prabhav/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/prabhav/Xilinx/Vivado/2019.2/common/technology/autopilot -I /home/prabhav/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/useless.bc
Command         clang done; 1.14 sec.
INFO-FLOW: Done: GCC PP time: 2.6 seconds per iteration
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp std=c++0x -directive=/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/prabhav/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 0.48 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute         tidy_31 xilinx-directive2pragma /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp std=c++0x -directive=/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/prabhav/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 0.47 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /home/prabhav/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject_axi.pp.0.cpp.diag.yml /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 -fstrict-dataflow > /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject_axi.pp.0.cpp.out.log 2> /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject_axi.pp.0.cpp.err.log 
Command         ap_eval done; error code: 1; 0.38 sec.
Command       elaborate done; error code: 2; 19.01 sec.
Command     csynth_design done; error code: 2; 19.01 sec.
Command   ap_source done; error code: 1; 20.48 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1 opened at Thu Dec 12 22:26:41 IST 2019
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       config_clock -quiet -name default -uncertainty 0.625 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute         source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute         source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute         source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute         source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute       open_platform DefaultPlatform 
Execute       import_lib /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute         source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Command         ap_part_info done; 1.05 sec.
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute             source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute               source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute             source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute             source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute               source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute           ap_part_info -data single -name xc7z020-clg400-1 
Execute           ap_part_info -name xc7z020-clg400-1 -data resources 
Execute           ap_part_info -name xc7z020-clg400-1 -data info 
Execute           ap_part_info -name xc7z020-clg400-1 -data info 
Execute           config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute           ap_part_info -name xc7z020-clg400-1 -data info 
Execute           config_chip_info -quiet -speed slow 
Execute         add_library xilinx/zynq/zynq_fpv6 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute             source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute             source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         get_default_platform 
Command       set_part done; 1.2 sec.
Execute       ap_part_info -data single -name xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data resources 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_chip_info -quiet -speed slow 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=80 
INFO: [XFORM 203-1161] The maximum of name length is set into 80.
Execute       config_schedule -enable_dsp_full_reg=0 
Command     open_solution done; 1.31 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 80 
INFO: [XFORM 203-1161] The maximum of name length is set into 80.
Execute     set_part xc7z020clg400-1 
Execute       ap_part_info -name xc7z020clg400-1 -data single -quiet 
Execute       ap_part_info -name xc7z020clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute           source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute           source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute           source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 0.15 sec.
Execute     config_schedule -enable_dsp_full_reg=false 
Execute     create_clock -period 5 -name default 
Execute     set_clock_uncertainty 12.5% default 
Execute     csynth_design 
Execute       get_config_compile -dump_cfg 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling firmware/myproject.cpp as C++
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         is_encrypted firmware/myproject.cpp 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/home/prabhav/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "firmware/myproject.cpp"   -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/prabhav/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/home/prabhav/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp" 
INFO-FLOW: exec /home/prabhav/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/prabhav/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E firmware/myproject.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/prabhav/Xilinx/Vivado/2019.2/common/technology/autopilot -I /home/prabhav/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
Command         clang done; 0.85 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
INFO-FLOW: exec /home/prabhav/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 1.21 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/home/prabhav/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/prabhav/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/home/prabhav/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp"  -o "/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /home/prabhav/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/prabhav/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/prabhav/Xilinx/Vivado/2019.2/common/technology/autopilot -I /home/prabhav/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/useless.bc
Command         clang done; 1.55 sec.
INFO-FLOW: Done: GCC PP time: 3.6 seconds per iteration
Execute         source /home/prabhav/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /home/prabhav/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /home/prabhav/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/prabhav/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 1.12 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute         tidy_31 xilinx-directive2pragma /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/prabhav/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 1.14 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /home/prabhav/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.diag.yml /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 -fstrict-dataflow > /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.out.log 2> /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.err.log 
Command         ap_eval done; 1.24 sec.
Execute         source /home/prabhav/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source /home/prabhav/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:43:69
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:43:73
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:55:72
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:55:76
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:67:77
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:67:82
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:80:72
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:80:77
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:88:72
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:88:77
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:96:72
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:96:77
Execute         send_msg_by_id WARNING @200-471@%s%s 12 firmware/myproject.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 12 issue(s) in file firmware/myproject.cpp
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
Execute           ap_eval exec -ignorestderr /home/prabhav/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.out.log 2> /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.err.log 
Command           ap_eval done; 1.85 sec.
Execute           ap_eval exec -ignorestderr /home/prabhav/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.out.log 2> /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.err.log 
Command           ap_eval done; 0.95 sec.
Command         tidy_31 done; 2.84 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 5.2 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp std=c++0x 
INFO-FLOW: exec /home/prabhav/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 2.09 sec.
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Processing labels
Execute         clang -src /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /home/prabhav/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp"  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/prabhav/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/home/prabhav/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject.bc" 
INFO-FLOW: exec /home/prabhav/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/prabhav/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/prabhav/Xilinx/Vivado/2019.2/common/technology/autopilot -I /home/prabhav/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject.bc
Command         clang done; 1.66 sec.
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject_axi.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling firmware/myproject_axi.cpp as C++
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         is_encrypted firmware/myproject_axi.cpp 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/home/prabhav/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "firmware/myproject_axi.cpp"   -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/prabhav/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/home/prabhav/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp" 
INFO-FLOW: exec /home/prabhav/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/prabhav/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E firmware/myproject_axi.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/prabhav/Xilinx/Vivado/2019.2/common/technology/autopilot -I /home/prabhav/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp
Command         clang done; 0.85 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp std=c++0x 
INFO-FLOW: exec /home/prabhav/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 0.5 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/home/prabhav/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/prabhav/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/home/prabhav/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp"  -o "/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /home/prabhav/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/prabhav/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/prabhav/Xilinx/Vivado/2019.2/common/technology/autopilot -I /home/prabhav/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/useless.bc
Command         clang done; 1.07 sec.
INFO-FLOW: Done: GCC PP time: 2.4 seconds per iteration
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp std=c++0x -directive=/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/prabhav/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 0.46 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute         tidy_31 xilinx-directive2pragma /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp std=c++0x -directive=/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/prabhav/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 0.45 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /home/prabhav/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject_axi.pp.0.cpp.diag.yml /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 -fstrict-dataflow > /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject_axi.pp.0.cpp.out.log 2> /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject_axi.pp.0.cpp.err.log 
Command         ap_eval done; 0.52 sec.
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/myproject_axi.cpp:17:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/myproject_axi.cpp:29:5
Execute         send_msg_by_id WARNING @200-471@%s%s 2 firmware/myproject_axi.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file firmware/myproject_axi.cpp
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp std=c++0x 
Execute           ap_eval exec -ignorestderr /home/prabhav/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject_axi.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject_axi.pp.0.cpp.out.log 2> /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject_axi.pp.0.cpp.err.log 
Command           ap_eval done; 0.8 sec.
Execute           ap_eval exec -ignorestderr /home/prabhav/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject_axi.pp.0.cpp.out.log 2> /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject_axi.pp.0.cpp.err.log 
Command           ap_eval done; 0.4 sec.
Command         tidy_31 done; 1.21 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 2.2 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject_axi.pragma.1.cpp std=c++0x 
INFO-FLOW: exec /home/prabhav/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject_axi.pragma.1.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 0.82 sec.
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Processing labels
Execute         clang -src /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject_axi.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /home/prabhav/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject_axi.pragma.2.cpp"  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/prabhav/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/home/prabhav/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject_axi.bc" 
INFO-FLOW: exec /home/prabhav/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/prabhav/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject_axi.pragma.2.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/prabhav/Xilinx/Vivado/2019.2/common/technology/autopilot -I /home/prabhav/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject_axi.bc
Command         clang done; 1.12 sec.
INFO-FLOW: Linking Debug ...
Execute         llvm-ld /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject.g.bc /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject_axi.g.bc -hls-opt -except-internalize myproject_axi -L/home/prabhav/Xilinx/Vivado/2019.2/lnx64/lib -lhlsm -lhlsmc++ -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/a.g 
Command         llvm-ld done; 0.65 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 943.973 ; gain = 523.035 ; free physical = 5580 ; free virtual = 8528
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 943.973 ; gain = 523.035 ; free physical = 5580 ; free virtual = 8528
Execute         get_config_sdx -target 
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute           transform -promote-dbg-pointer /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/a.pp.bc -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -f 
Command           transform done; 0.12 sec.
Execute           llvm-ld /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/home/prabhav/Xilinx/Vivado/2019.2/lnx64/lib -lfloatconversion -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/a.g.0 
Command           llvm-ld done; 0.63 sec.
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top myproject_axi -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/a.g.0.bc -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-489] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:233) in function 'void nnet::shift_line_buffer<nnet::array<ap_uint<8>, 1u>, config2>(FORWARD_REFERENCE const&, ap_shift_reg<FORWARD_REFERENCE::value_type, FORWARD_REFERENCE::in_width> (*) [FORWARD_REFERENCE::n_chan], FORWARD_REFERENCE::value_type*)' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_uint<8>, 1u>::operator[].1' into 'myproject_axi' (firmware/myproject_axi.cpp:21).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_uint<8>, 1u>::operator[]' into 'nnet::shift_line_buffer<nnet::array<ap_uint<8>, 1u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:237).
INFO: [XFORM 203-603] Inlining function 'nnet::kernel_shift_2d<nnet::array<ap_uint<8>, 1u>, config2>' into 'nnet::shift_line_buffer<nnet::array<ap_uint<8>, 1u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:252).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_uint<8>, ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_uint<8>, ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' (firmware/nnet_utils/nnet_dense_latency.h:42).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::operator[].1' into 'nnet::compute_output_buffer_2d<nnet::array<ap_uint<8>, 1u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:305).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::operator[].1' into 'nnet::compute_pool_buffer_2d<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>' (firmware/nnet_utils/nnet_pooling_stream.h:203).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, relu_config5>' (firmware/nnet_utils/nnet_activation_stream.h:54).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, relu_config5>' (firmware/nnet_utils/nnet_activation_stream.h:52).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, relu_config5>' (firmware/nnet_utils/nnet_activation_stream.h:52).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, relu_config5>' (firmware/nnet_utils/nnet_activation_stream.h:51).
INFO: [XFORM 203-603] Inlining function 'nnet::shift_line_buffer<nnet::array<ap_uint<8>, 1u>, config2>' into 'nnet::compute_output_buffer_2d<nnet::array<ap_uint<8>, 1u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:286).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_latency<ap_uint<8>, ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' into 'nnet::compute_output_buffer_2d<nnet::array<ap_uint<8>, 1u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:294).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_uint<8>, ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' into 'nnet::compute_output_buffer_2d<nnet::array<ap_uint<8>, 1u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' (firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_conv_stream.h:294).
INFO: [XFORM 203-603] Inlining function 'nnet::compute_output_buffer_2d<nnet::array<ap_uint<8>, 1u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' into 'nnet::conv_2d_buffer_cl<nnet::array<ap_uint<8>, 1u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' (firmware/nnet_utils/nnet_conv2d_stream.h:87).
INFO: [XFORM 203-603] Inlining function 'nnet::conv_2d_buffer_cl<nnet::array<ap_uint<8>, 1u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' into 'nnet::conv_2d_cl<nnet::array<ap_uint<8>, 1u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' (firmware/nnet_utils/nnet_conv2d_stream.h:103).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::operator[]' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>' (firmware/nnet_utils/nnet_conv_stream.h:237).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::operator[]' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config7>' (firmware/nnet_utils/nnet_conv_stream.h:237).
INFO: [XFORM 203-603] Inlining function 'nnet::kernel_shift_2d<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>' (firmware/nnet_utils/nnet_conv_stream.h:252).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce_pool<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 9, config6>' into 'nnet::compute_pool_buffer_2d<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>' (firmware/nnet_utils/nnet_pooling_stream.h:204).
INFO: [XFORM 203-603] Inlining function 'nnet::compute_pool_buffer_2d<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>' into 'nnet::pooling2d_buffer_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>' (firmware/nnet_utils/nnet_pooling_stream.h:247).
INFO: [XFORM 203-603] Inlining function 'nnet::pooling2d_buffer_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>' (firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::shift_line_buffer<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>' (firmware/nnet_utils/nnet_pooling_stream.h:188->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 9, nnet::Op_max<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>' (firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 1, nnet::Op_max<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::kernel_shift_2d<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config7>' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config7>' (firmware/nnet_utils/nnet_conv_stream.h:252).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config7_mult>' (firmware/nnet_utils/nnet_dense_latency.h:42).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config12_mult>' (firmware/nnet_utils/nnet_dense_latency.h:42).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' (firmware/nnet_utils/nnet_dense_latency.h:42).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config22>' (firmware/nnet_utils/nnet_dense_latency.h:42).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config26>' (firmware/nnet_utils/nnet_dense_latency.h:42).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[]' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' (firmware/nnet_utils/nnet_conv_stream.h:305).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[]' into 'nnet::compute_pool_buffer_2d<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config11>' (firmware/nnet_utils/nnet_pooling_stream.h:203).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[]' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config12>' (firmware/nnet_utils/nnet_conv_stream.h:305).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[]' into 'nnet::compute_pool_buffer_2d<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config16>' (firmware/nnet_utils/nnet_pooling_stream.h:203).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config22>' (firmware/nnet_utils/nnet_dense_stream.h:44).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, relu_config21>' (firmware/nnet_utils/nnet_activation_stream.h:54).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, relu_config21>' (firmware/nnet_utils/nnet_activation_stream.h:52).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, relu_config21>' (firmware/nnet_utils/nnet_activation_stream.h:52).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, relu_config21>' (firmware/nnet_utils/nnet_activation_stream.h:51).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config18>' (firmware/nnet_utils/nnet_dense_stream.h:60).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config18>' (firmware/nnet_utils/nnet_dense_stream.h:44).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, relu_config15>' (firmware/nnet_utils/nnet_activation_stream.h:54).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, relu_config15>' (firmware/nnet_utils/nnet_activation_stream.h:52).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, relu_config15>' (firmware/nnet_utils/nnet_activation_stream.h:52).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, relu_config15>' (firmware/nnet_utils/nnet_activation_stream.h:51).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, relu_config10>' (firmware/nnet_utils/nnet_activation_stream.h:54).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, relu_config10>' (firmware/nnet_utils/nnet_activation_stream.h:52).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, relu_config10>' (firmware/nnet_utils/nnet_activation_stream.h:52).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, relu_config10>' (firmware/nnet_utils/nnet_activation_stream.h:51).
INFO: [XFORM 203-603] Inlining function 'nnet::shift_line_buffer<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config7>' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' (firmware/nnet_utils/nnet_conv_stream.h:286).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_latency<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config7_mult>' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' (firmware/nnet_utils/nnet_conv_stream.h:294).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config7_mult>' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' (firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_conv_stream.h:294).
INFO: [XFORM 203-603] Inlining function 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' into 'nnet::conv_2d_buffer_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' (firmware/nnet_utils/nnet_conv2d_stream.h:87).
INFO: [XFORM 203-603] Inlining function 'nnet::conv_2d_buffer_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' (firmware/nnet_utils/nnet_conv2d_stream.h:103).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[].1' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config11>' (firmware/nnet_utils/nnet_conv_stream.h:237).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[].1' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config12>' (firmware/nnet_utils/nnet_conv_stream.h:237).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[].1' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config16>' (firmware/nnet_utils/nnet_conv_stream.h:237).
INFO: [XFORM 203-603] Inlining function 'nnet::kernel_shift_2d<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config11>' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config11>' (firmware/nnet_utils/nnet_conv_stream.h:252).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce_pool<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 9, config11>' into 'nnet::compute_pool_buffer_2d<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config11>' (firmware/nnet_utils/nnet_pooling_stream.h:204).
INFO: [XFORM 203-603] Inlining function 'nnet::compute_pool_buffer_2d<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config11>' into 'nnet::pooling2d_buffer_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config11>' (firmware/nnet_utils/nnet_pooling_stream.h:247).
INFO: [XFORM 203-603] Inlining function 'nnet::pooling2d_buffer_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config11>' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config11>' (firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::shift_line_buffer<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config11>' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config11>' (firmware/nnet_utils/nnet_pooling_stream.h:188->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 9, nnet::Op_max<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config11>' (firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config11>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 1, nnet::Op_max<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config11>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config11>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config11>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config11>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config11>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config11>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config11>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config11>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config11>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config11>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config11>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config11>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config11>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config11>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config11>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::kernel_shift_2d<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config12>' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config12>' (firmware/nnet_utils/nnet_conv_stream.h:252).
INFO: [XFORM 203-603] Inlining function 'nnet::shift_line_buffer<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config12>' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config12>' (firmware/nnet_utils/nnet_conv_stream.h:286).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_latency<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config12_mult>' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config12>' (firmware/nnet_utils/nnet_conv_stream.h:294).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config12_mult>' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config12>' (firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_conv_stream.h:294).
INFO: [XFORM 203-603] Inlining function 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config12>' into 'nnet::conv_2d_buffer_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config12>' (firmware/nnet_utils/nnet_conv2d_stream.h:87).
INFO: [XFORM 203-603] Inlining function 'nnet::conv_2d_buffer_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config12>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config12>' (firmware/nnet_utils/nnet_conv2d_stream.h:103).
INFO: [XFORM 203-603] Inlining function 'nnet::kernel_shift_2d<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config16>' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config16>' (firmware/nnet_utils/nnet_conv_stream.h:252).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce_pool<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 9, config16>' into 'nnet::compute_pool_buffer_2d<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config16>' (firmware/nnet_utils/nnet_pooling_stream.h:204).
INFO: [XFORM 203-603] Inlining function 'nnet::compute_pool_buffer_2d<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config16>' into 'nnet::pooling2d_buffer_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config16>' (firmware/nnet_utils/nnet_pooling_stream.h:247).
INFO: [XFORM 203-603] Inlining function 'nnet::pooling2d_buffer_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config16>' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config16>' (firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::shift_line_buffer<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config16>' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config16>' (firmware/nnet_utils/nnet_pooling_stream.h:188->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 9, nnet::Op_max<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config16>' (firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config16>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 1, nnet::Op_max<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config16>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config16>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config16>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config16>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config16>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config16>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config16>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config16>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config16>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config16>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config16>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config16>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config16>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config16>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config16>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_latency<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' into 'nnet::dense_wrapper<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' (firmware/nnet_utils/nnet_dense_stream.h:19).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' into 'nnet::dense_wrapper<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' (firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_dense_stream.h:19).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_latency<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config22>' into 'nnet::dense_wrapper<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config22>' (firmware/nnet_utils/nnet_dense_stream.h:19).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config22>' into 'nnet::dense_wrapper<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config22>' (firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_dense_stream.h:19).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config26>' (firmware/nnet_utils/nnet_dense_stream.h:44).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, relu_config25>' (firmware/nnet_utils/nnet_activation_stream.h:54).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, relu_config25>' (firmware/nnet_utils/nnet_activation_stream.h:52).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, relu_config25>' (firmware/nnet_utils/nnet_activation_stream.h:52).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, relu_config25>' (firmware/nnet_utils/nnet_activation_stream.h:51).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config22>' (firmware/nnet_utils/nnet_dense_stream.h:60).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_latency<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config26>' into 'nnet::dense_wrapper<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config26>' (firmware/nnet_utils/nnet_dense_stream.h:19).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config26>' into 'nnet::dense_wrapper<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config26>' (firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_dense_stream.h:19).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>::operator[]' into 'myproject_axi' (firmware/myproject_axi.cpp:33).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>::operator[]' into 'nnet::softmax_stable<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, softmax_config28>' (firmware/nnet_utils/nnet_activation_stream.h:244).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>::operator[]' into 'nnet::softmax_stable<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, softmax_config28>' (firmware/nnet_utils/nnet_activation_stream.h:203).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config26>' (firmware/nnet_utils/nnet_dense_stream.h:60).
Command           transform done; 1.45 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 943.973 ; gain = 523.035 ; free physical = 5512 ; free virtual = 8479
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/a.g.1.bc -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:43) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 3, nnet::Op_max<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1, nnet::Op_max<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 3, nnet::Op_max<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 3, nnet::Op_max<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 3, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 1, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 3, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 3, nnet::Op_max<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::softmax_stable<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, softmax_config28>' (firmware/nnet_utils/nnet_activation_stream.h:209) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::softmax_idx_from_real_val<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config28>' into 'nnet::softmax_stable<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, softmax_config28>' (firmware/nnet_utils/nnet_activation_stream.h:224) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 3, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::softmax_stable<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, softmax_config28>' (firmware/nnet_utils/nnet_activation_stream.h:232) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::softmax_idx_from_real_val<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, softmax_config28>' into 'nnet::softmax_stable<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, softmax_config28>' (firmware/nnet_utils/nnet_activation_stream.h:235) automatically.
Command           transform done; 0.94 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] firmware/myproject_axi.cpp:33: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
Command           transform done; 0.12 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 943.973 ; gain = 523.035 ; free physical = 5475 ; free virtual = 8445
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/a.g.1.bc to /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/a.o.1.bc -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' on argument 'res.V.data.V' . This interface directive will be discarded. Please apply it on an argument of top module.
WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' on argument 'res.V.data.V' . This interface directive will be discarded. Please apply it on an argument of top module.
WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' on argument 'data.V.data.V' . This interface directive will be discarded. Please apply it on an argument of top module.
WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' (firmware/myproject.cpp:12:1) on argument 'input_29.V.data.V' (firmware/myproject.cpp:7). This interface directive will be discarded. Please apply it on an argument of top module.
WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' (firmware/myproject.cpp:12:95) on argument 'layer28_out.V.data.V' (firmware/myproject.cpp:8). This interface directive will be discarded. Please apply it on an argument of top module.
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out.data' (firmware/myproject_axi.cpp:3).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in.data' (firmware/myproject_axi.cpp:3).
INFO: [XFORM 203-1101] Packing variable 'out_pack.data.V' (firmware/nnet_utils/nnet_activation_stream.h:237) into a 60-bit variable.
INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_activation_stream.h:45) into a 160-bit variable.
INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_activation_stream.h:45) into a 160-bit variable.
INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_activation_stream.h:45) into a 160-bit variable.
INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_activation_stream.h:45) into a 80-bit variable.
INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_activation_stream.h:45) into a 320-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_pooling_stream.h:184) into a 160-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_pooling_stream.h:184) into a 160-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_pooling_stream.h:184) into a 80-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_dense_stream.h:55) into a 160-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_dense_stream.h:55) into a 320-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_dense_stream.h:55) into a 60-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_conv_stream.h:282) into a 80-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_conv_stream.h:282) into a 160-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_conv_stream.h:282) into a 160-bit variable.
INFO: [XFORM 203-1101] Packing variable 'ctype.data.V' (firmware/myproject_axi.cpp:18) into a 8-bit variable.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::softmax_stable<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, softmax_config28>' (firmware/nnet_utils/nnet_activation_stream.h:193:47).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::relu<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, relu_config21>' (firmware/nnet_utils/nnet_activation_stream.h:41:42).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReLUActLoop' (firmware/nnet_utils/nnet_activation_stream.h:41) in function 'nnet::relu<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, relu_config15>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReLUActLoop' (firmware/nnet_utils/nnet_activation_stream.h:41) in function 'nnet::relu<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, relu_config10>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReLUActLoop' (firmware/nnet_utils/nnet_activation_stream.h:41) in function 'nnet::relu<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, relu_config5>' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::relu<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, relu_config25>' (firmware/nnet_utils/nnet_activation_stream.h:41:42).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReadInputWidth' (firmware/nnet_utils/nnet_pooling_stream.h:243) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config16>' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:193) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReadInputWidth' (firmware/nnet_utils/nnet_pooling_stream.h:243) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config11>' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:193) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReadInputWidth' (firmware/nnet_utils/nnet_pooling_stream.h:243) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:193) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'DataPrepare' (firmware/nnet_utils/nnet_dense_stream.h:36) in function 'nnet::dense<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config18>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReadInputWidth' (firmware/nnet_utils/nnet_conv2d_stream.h:81) in function 'nnet::conv_2d_cl<nnet::array<ap_uint<8>, 1u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReadInputWidth' (firmware/nnet_utils/nnet_conv2d_stream.h:81) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config12>' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReadInputWidth' (firmware/nnet_utils/nnet_conv2d_stream.h:81) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (firmware/myproject_axi.cpp:20) in function 'myproject_axi' automatically.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_wrapper<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config26>' (firmware/nnet_utils/nnet_dense_latency.h:17:48).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_wrapper<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config22>' (firmware/nnet_utils/nnet_dense_latency.h:17:48).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_wrapper<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' (firmware/nnet_utils/nnet_dense_latency.h:17:48).
INFO: [HLS 200-489] Unrolling loop 'SoftmaxArrayPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:201) in function 'nnet::softmax_stable<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, softmax_config28>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (firmware/nnet_utils/nnet_activation_stream.h:213) in function 'nnet::softmax_stable<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, softmax_config28>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (firmware/nnet_utils/nnet_activation_stream.h:222) in function 'nnet::softmax_stable<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, softmax_config28>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'SoftmaxInvPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:241) in function 'nnet::softmax_stable<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, softmax_config28>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:49) in function 'nnet::relu<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, relu_config21>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:49) in function 'nnet::relu<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, relu_config15>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:49) in function 'nnet::relu<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, relu_config10>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:49) in function 'nnet::relu<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, relu_config5>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:49) in function 'nnet::relu<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, relu_config25>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:233) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config16>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'LineBufferDataIn' (firmware/nnet_utils/nnet_conv_stream.h:241) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config16>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:244) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config16>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config16>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:197) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config16>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftChannel' (firmware/nnet_utils/nnet_conv_stream.h:199) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config16>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:210) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config16>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'KernelPushChannel' (firmware/nnet_utils/nnet_conv_stream.h:213) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config16>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:193) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config16>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'PoolLoop' (firmware/nnet_utils/nnet_pooling_stream.h:198) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config16>' completely with a factor of 9.
INFO: [HLS 200-489] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:233) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config11>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'LineBufferDataIn' (firmware/nnet_utils/nnet_conv_stream.h:241) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config11>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:244) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config11>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config11>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:197) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config11>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftChannel' (firmware/nnet_utils/nnet_conv_stream.h:199) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config11>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:210) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config11>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'KernelPushChannel' (firmware/nnet_utils/nnet_conv_stream.h:213) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config11>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:193) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config11>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'PoolLoop' (firmware/nnet_utils/nnet_pooling_stream.h:198) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config11>' completely with a factor of 9.
INFO: [HLS 200-489] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:233) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'LineBufferDataIn' (firmware/nnet_utils/nnet_conv_stream.h:241) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:244) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:197) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftChannel' (firmware/nnet_utils/nnet_conv_stream.h:199) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:210) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'KernelPushChannel' (firmware/nnet_utils/nnet_conv_stream.h:213) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:193) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'PoolLoop' (firmware/nnet_utils/nnet_pooling_stream.h:198) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>' completely with a factor of 9.
INFO: [HLS 200-489] Unrolling loop 'DataPack' (firmware/nnet_utils/nnet_dense_stream.h:42) in function 'nnet::dense<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config18>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'ResPack' (firmware/nnet_utils/nnet_dense_stream.h:58) in function 'nnet::dense<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config18>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'DataPack' (firmware/nnet_utils/nnet_dense_stream.h:42) in function 'nnet::dense<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config22>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'ResPack' (firmware/nnet_utils/nnet_dense_stream.h:58) in function 'nnet::dense<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config22>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'DataPack' (firmware/nnet_utils/nnet_dense_stream.h:42) in function 'nnet::dense<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config26>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'ResPack' (firmware/nnet_utils/nnet_dense_stream.h:58) in function 'nnet::dense<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config26>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:244) in function 'nnet::conv_2d_cl<nnet::array<ap_uint<8>, 1u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) in function 'nnet::conv_2d_cl<nnet::array<ap_uint<8>, 1u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:197) in function 'nnet::conv_2d_cl<nnet::array<ap_uint<8>, 1u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:210) in function 'nnet::conv_2d_cl<nnet::array<ap_uint<8>, 1u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37) in function 'nnet::conv_2d_cl<nnet::array<ap_uint<8>, 1u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' completely with a factor of 9.
INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40) in function 'nnet::conv_2d_cl<nnet::array<ap_uint<8>, 1u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48) in function 'nnet::conv_2d_cl<nnet::array<ap_uint<8>, 1u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54) in function 'nnet::conv_2d_cl<nnet::array<ap_uint<8>, 1u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' completely with a factor of 9.
INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56) in function 'nnet::conv_2d_cl<nnet::array<ap_uint<8>, 1u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64) in function 'nnet::conv_2d_cl<nnet::array<ap_uint<8>, 1u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'CastLoop' (firmware/nnet_utils/nnet_conv_stream.h:303) in function 'nnet::conv_2d_cl<nnet::array<ap_uint<8>, 1u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:233) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config12>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'LineBufferDataIn' (firmware/nnet_utils/nnet_conv_stream.h:241) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config12>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:244) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config12>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config12>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:197) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config12>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftChannel' (firmware/nnet_utils/nnet_conv_stream.h:199) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config12>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:210) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config12>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'KernelPushChannel' (firmware/nnet_utils/nnet_conv_stream.h:213) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config12>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config12>' completely with a factor of 72.
INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config12>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config12>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config12>' completely with a factor of 72.
INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config12>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config12>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'CastLoop' (firmware/nnet_utils/nnet_conv_stream.h:303) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config12>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:233) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'LineBufferDataIn' (firmware/nnet_utils/nnet_conv_stream.h:241) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:244) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:197) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftChannel' (firmware/nnet_utils/nnet_conv_stream.h:199) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:210) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'KernelPushChannel' (firmware/nnet_utils/nnet_conv_stream.h:213) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' completely with a factor of 36.
INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' completely with a factor of 36.
INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'CastLoop' (firmware/nnet_utils/nnet_conv_stream.h:303) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (firmware/myproject_axi.cpp:20) in function 'myproject_axi' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37) in function 'nnet::dense_wrapper<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config26>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40) in function 'nnet::dense_wrapper<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config26>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48) in function 'nnet::dense_wrapper<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config26>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54) in function 'nnet::dense_wrapper<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config26>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56) in function 'nnet::dense_wrapper<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config26>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64) in function 'nnet::dense_wrapper<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config26>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37) in function 'nnet::dense_wrapper<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config22>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40) in function 'nnet::dense_wrapper<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config22>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48) in function 'nnet::dense_wrapper<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config22>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54) in function 'nnet::dense_wrapper<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config22>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56) in function 'nnet::dense_wrapper<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config22>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64) in function 'nnet::dense_wrapper<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config22>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37) in function 'nnet::dense_wrapper<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' completely with a factor of 72.
INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40) in function 'nnet::dense_wrapper<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48) in function 'nnet::dense_wrapper<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54) in function 'nnet::dense_wrapper<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' completely with a factor of 72.
INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56) in function 'nnet::dense_wrapper<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64) in function 'nnet::dense_wrapper<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' completely with a factor of 8.
INFO: [XFORM 203-102] Partitioning array 'd_xi_xmax.V' (firmware/nnet_utils/nnet_activation_stream.h:212) automatically.
INFO: [XFORM 203-102] Automatically partitioning shift register array 'line_buffer.Array.V.5' .
INFO: [XFORM 203-102] Automatically partitioning shift register array 'line_buffer.Array.V.4' .
INFO: [XFORM 203-102] Automatically partitioning shift register array 'line_buffer.Array.V.3' .
INFO: [XFORM 203-102] Automatically partitioning shift register array 'line_buffer.Array.V.2' .
INFO: [XFORM 203-102] Automatically partitioning shift register array 'line_buffer.Array.V.1' .
INFO: [XFORM 203-102] Automatically partitioning shift register array 'line_buffer.Array.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer26_out.V.data.V' (firmware/myproject.cpp:94) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'out_local.V.data.V' (firmware/myproject_axi.cpp:12) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer18_out.V.data.V' (firmware/myproject.cpp:78) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer21_out.V.data.V' (firmware/myproject.cpp:82) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer12_out.V.data.V' (firmware/myproject.cpp:65) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer15_out.V.data.V' (firmware/myproject.cpp:69) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer7_out.V.data.V' (firmware/myproject.cpp:53) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer10_out.V.data.V' (firmware/myproject.cpp:57) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer2_out.V.data.V' (firmware/myproject.cpp:41) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer5_out.V.data.V' (firmware/myproject.cpp:45) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer22_out.V.data.V' (firmware/myproject.cpp:86) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer25_out.V.data.V' (firmware/myproject.cpp:90) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer16_out.V.data.V' (firmware/myproject.cpp:73) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer11_out.V.data.V' (firmware/myproject.cpp:61) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer6_out.V.data.V' (firmware/myproject.cpp:49) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'in_local.V.data.V' (firmware/myproject_axi.cpp:11) .
INFO: [XFORM 203-101] Partitioning array 'data_array.V' (firmware/nnet_utils/nnet_activation_stream.h:193) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'exp_res.V' (firmware/nnet_utils/nnet_activation_stream.h:219) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.5' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V.7' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pool_window.V' (firmware/nnet_utils/nnet_pooling_stream.h:178) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_data.V.5'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.4' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V.8' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pool_window.V' (firmware/nnet_utils/nnet_pooling_stream.h:178) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_data.V.4'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pool_window.V' (firmware/nnet_utils/nnet_pooling_stream.h:178) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_data.V.3'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'data.V' (firmware/nnet_utils/nnet_dense_stream.h:29) accessed through non-constant indices on dimension 1 (firmware/nnet_utils/nnet_dense_stream.h:44:39), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'data.V' (firmware/nnet_utils/nnet_dense_stream.h:29) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data.V' (firmware/nnet_utils/nnet_dense_stream.h:29) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data.V' (firmware/nnet_utils/nnet_dense_stream.h:29) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res.V' (firmware/nnet_utils/nnet_dense_stream.h:32) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_data.V.2'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res_out.V' (firmware/nnet_utils/nnet_conv_stream.h:279) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b2.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense_latency.h:17) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_latency.h:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V.14' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_data.V.1'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res_out.i.i'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b12.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense_latency.h:17) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_latency.h:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_data.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res_out.i.i'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b7.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense_latency.h:17) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_latency.h:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b26.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense_latency.h:17) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_latency.h:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b22.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense_latency.h:17) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_latency.h:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b18.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense_latency.h:17) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_latency.h:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer26_out.V.data.V' (firmware/myproject.cpp:94) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_local.V.data.V' (firmware/myproject_axi.cpp:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer18_out.V.data.V' (firmware/myproject.cpp:78) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer21_out.V.data.V' (firmware/myproject.cpp:82) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer12_out.V.data.V' (firmware/myproject.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer15_out.V.data.V' (firmware/myproject.cpp:69) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer7_out.V.data.V' (firmware/myproject.cpp:53) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer10_out.V.data.V' (firmware/myproject.cpp:57) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer2_out.V.data.V' (firmware/myproject.cpp:41) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer5_out.V.data.V' (firmware/myproject.cpp:45) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer22_out.V.data.V' (firmware/myproject.cpp:86) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer25_out.V.data.V' (firmware/myproject.cpp:90) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer16_out.V.data.V' (firmware/myproject.cpp:73) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer11_out.V.data.V' (firmware/myproject.cpp:61) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer6_out.V.data.V' (firmware/myproject.cpp:49) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'in_local.V.data.V' (firmware/myproject_axi.cpp:11) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.5'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.4'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.3'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.2'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.1'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:43) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 3, nnet::Op_max<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1, nnet::Op_max<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 3, nnet::Op_max<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 3, nnet::Op_max<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >::operator()' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:43) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 3, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 1, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 3, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >::operator()' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 3, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 3, nnet::Op_max<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::softmax_stable<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, softmax_config28>' (firmware/nnet_utils/nnet_activation_stream.h:209) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::softmax_idx_from_real_val<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config28>' into 'nnet::softmax_stable<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, softmax_config28>' (firmware/nnet_utils/nnet_activation_stream.h:224) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::softmax_idx_from_real_val<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, softmax_config28>' into 'nnet::softmax_stable<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, softmax_config28>' (firmware/nnet_utils/nnet_activation_stream.h:235) automatically.
INFO: [XFORM 203-721] Changing loop 'Loop_1_proc' (firmware/myproject_axi.cpp:17) to a process function for dataflow in function 'myproject_axi'.
INFO: [XFORM 203-721] Changing loop 'Loop_2_proc' (firmware/myproject_axi.cpp:31) to a process function for dataflow in function 'myproject_axi'.
INFO: [XFORM 203-712] Applying dataflow to function 'myproject', detected/extracted 15 process function(s): 
	 'nnet::conv_2d_cl<nnet::array<ap_uint<8>, 1u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>'
	 'nnet::relu<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, relu_config5>'
	 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>'
	 'nnet::conv_2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>'
	 'nnet::relu<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, relu_config10>'
	 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config11>'
	 'nnet::conv_2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config12>'
	 'nnet::relu<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, relu_config15>'
	 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config16>'
	 'nnet::dense<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config18>'
	 'nnet::relu<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, relu_config21>'
	 'nnet::dense<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config22>'
	 'nnet::relu<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, relu_config25>'
	 'nnet::dense<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config26>'
	 'nnet::softmax<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, softmax_config28>'.
INFO: [XFORM 203-712] Applying dataflow to function 'myproject_axi', detected/extracted 4 process function(s): 
	 'Loop_1_proc421'
	 'myproject'
	 'Block_myproject_axi_.exit27_proc'
	 'Loop_2_proc'.
Command           transform done; 17.13 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (firmware/nnet_utils/nnet_activation_stream.h:248:1) in function 'nnet::softmax_stable<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, softmax_config28>'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (firmware/nnet_utils/nnet_activation_stream.h:59:1) in function 'nnet::relu<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, relu_config21>'... converting 25 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation_stream.h:41:61) to (firmware/nnet_utils/nnet_activation_stream.h:41:55) in function 'nnet::relu<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, relu_config15>'... converting 25 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation_stream.h:41:61) to (firmware/nnet_utils/nnet_activation_stream.h:41:55) in function 'nnet::relu<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, relu_config10>'... converting 25 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation_stream.h:41:61) to (firmware/nnet_utils/nnet_activation_stream.h:41:55) in function 'nnet::relu<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, relu_config5>'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (firmware/nnet_utils/nnet_activation_stream.h:59:1) in function 'nnet::relu<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, relu_config25>'... converting 49 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (firmware/nnet_utils/nnet_common.h:45:44) in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 3, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/myproject_axi.cpp:32:90) to (firmware/myproject_axi.cpp:31:49) in function 'Loop_2_proc'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/myproject_axi.cpp:22:25) to (firmware/myproject_axi.cpp:17:48) in function 'Loop_1_proc421'... converting 8 basic blocks.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 3, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::softmax_stable<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, softmax_config28>' (firmware/nnet_utils/nnet_activation_stream.h:232) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config16>' (firmware/nnet_utils/nnet_pooling_stream.h:40:5)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config11>' (firmware/nnet_utils/nnet_pooling_stream.h:40:5)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>' (firmware/nnet_utils/nnet_pooling_stream.h:40:5)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_wrapper<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config26>' (firmware/nnet_utils/nnet_dense_stream.h:17:1)...48 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_wrapper<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config22>' (firmware/nnet_utils/nnet_dense_stream.h:17:1)...58 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_wrapper<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' (firmware/nnet_utils/nnet_dense_latency.h:17:27)...288 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::conv_2d_cl<nnet::array<ap_uint<8>, 1u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:33:5)...8 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config12>' (firmware/nnet_utils/nnet_conv_stream.h:33:5)...291 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' (firmware/nnet_utils/nnet_conv_stream.h:33:5)...147 expression(s) balanced.
Command           transform done; 4.99 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:47 ; elapsed = 00:00:49 . Memory (MB): peak = 1327.984 ; gain = 907.047 ; free physical = 5116 ; free virtual = 8087
INFO-FLOW: Building ssdm...
Execute           transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/a.o.2.bc -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_pooling_stream.h:241:66) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config16>'.
INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_pooling_stream.h:241:66) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config11>'.
INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_pooling_stream.h:241:66) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>'.
INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_conv2d_stream.h:79:66) in function 'nnet::conv_2d_cl<nnet::array<ap_uint<8>, 1u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>'.
INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_conv2d_stream.h:79:66) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config12>'.
INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_conv2d_stream.h:79:66) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>'.
WARNING: [XFORM 203-631] Renaming function 'nnet::softmax_stable<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, softmax_config28>' to 'softmax_stable<array,array<ap_fixed<20,8,5,3,0>,3u>,softmax_config28>' (firmware/nnet_utils/nnet_activation_stream.h:36:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::softmax<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, softmax_config28>' to 'softmax<array,array<ap_fixed<20,8,5,3,0>,3u>,softmax_config28>' (firmware/nnet_utils/nnet_activation_stream.h:362:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::relu<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, relu_config21>' to 'relu<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,relu_config21>' (firmware/nnet_utils/nnet_activation_stream.h:41:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::relu<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, relu_config15>' to 'relu<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,relu_config15>' (firmware/nnet_utils/nnet_activation_stream.h:41:55)
WARNING: [XFORM 203-631] Renaming function 'nnet::relu<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, relu_config10>' to 'relu<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,relu_config10>' (firmware/nnet_utils/nnet_activation_stream.h:41:55)
WARNING: [XFORM 203-631] Renaming function 'nnet::relu<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, relu_config5>' to 'relu<array<ap_fixed,4u>,array<ap_fixed<20,8,5,3,0>,4u>,relu_config5>' (firmware/nnet_utils/nnet_activation_stream.h:41:55)
WARNING: [XFORM 203-631] Renaming function 'nnet::relu<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, relu_config25>' to 'relu<array<ap_fixed,16u>,array<ap_fixed<20,8,5,3,0>,16u>,relu_config25>' (firmware/nnet_utils/nnet_activation_stream.h:41:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config16>' to 'pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config16>' (firmware/nnet_utils/nnet_pooling_stream.h:40:5)
WARNING: [XFORM 203-631] Renaming function 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config11>' to 'pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config11>' (firmware/nnet_utils/nnet_pooling_stream.h:40:5)
WARNING: [XFORM 203-631] Renaming function 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>' to 'pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<20,8,5,3,0>,4u>,config6>' (firmware/nnet_utils/nnet_pooling_stream.h:40:5)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_wrapper<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config26>' to 'dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config26>' (firmware/nnet_utils/nnet_dense_stream.h:13)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_wrapper<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config22>' to 'dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config22>' (firmware/nnet_utils/nnet_dense_stream.h:13)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_wrapper<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' to 'dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config18>' (firmware/nnet_utils/nnet_dense_stream.h:13)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config18>' to 'dense<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config18>' (firmware/nnet_utils/nnet_dense_stream.h:36:39)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config22>' to 'dense<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,16u>,config22>' (firmware/nnet_utils/nnet_dense_stream.h:36:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config26>' to 'dense<array<ap_fixed,16u>,array<ap_fixed<20,8,5,3,0>,3u>,config26>' (firmware/nnet_utils/nnet_dense_stream.h:36:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::conv_2d_cl<nnet::array<ap_uint<8>, 1u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' to 'conv_2d_cl<array<ap_uint<8>, 1u>, array<ap_fixed<20, 8, 5, 3, 0>, 4u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:33:5)
WARNING: [XFORM 203-631] Renaming function 'nnet::conv_2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config12>' to 'conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config12>' (firmware/nnet_utils/nnet_conv_stream.h:33:5)
WARNING: [XFORM 203-631] Renaming function 'nnet::conv_2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' to 'conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<20,8,5,3,0>,8u>,config7>' (firmware/nnet_utils/nnet_conv_stream.h:33:5)
Command           transform done; 9.39 sec.
ERROR: [HLS 200-70] Failed building synthesis data model.
Command         opt_and_import_c done; error code: 2; 34.78 sec.
Command       elaborate done; error code: 2; 56.84 sec.
Command     csynth_design done; error code: 2; 56.84 sec.
Command   ap_source done; error code: 1; 58.31 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1 opened at Thu Dec 12 22:30:41 IST 2019
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       config_clock -quiet -name default -uncertainty 0.625 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute         source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute         source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute         source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute         source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute       open_platform DefaultPlatform 
Execute       import_lib /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute         source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Command         ap_part_info done; 1.1 sec.
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute             source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute               source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute             source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute             source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command               ap_source done; error code: 1; 
Command             ap_source done; error code: 1; 
Command           ap_source done; error code: 1; 
ERROR: [RTMG 210-205] 65536.0
Execute           ap_part_info -data single -name xc7z020-clg400-1 
Execute           ap_part_info -name xc7z020-clg400-1 -data resources 
Execute           ap_part_info -name xc7z020-clg400-1 -data info 
Execute           ap_part_info -name xc7z020-clg400-1 -data info 
Execute           config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute           ap_part_info -name xc7z020-clg400-1 -data info 
Execute           config_chip_info -quiet -speed slow 
Execute         add_library xilinx/zynq/zynq_fpv6 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute             source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute             source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         get_default_platform 
Command       set_part done; 1.23 sec.
Execute       ap_part_info -data single -name xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data resources 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_chip_info -quiet -speed slow 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=80 
INFO: [XFORM 203-1161] The maximum of name length is set into 80.
Execute       config_schedule -enable_dsp_full_reg=0 
Command     open_solution done; 1.32 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 80 
INFO: [XFORM 203-1161] The maximum of name length is set into 80.
Execute     set_part xc7z020clg400-1 
Execute       ap_part_info -name xc7z020clg400-1 -data single -quiet 
Execute       ap_part_info -name xc7z020clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute           source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute           source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute           source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 0.15 sec.
Execute     config_schedule -enable_dsp_full_reg=false 
Execute     create_clock -period 5 -name default 
Execute     set_clock_uncertainty 12.5% default 
Execute     csynth_design 
Execute       get_config_compile -dump_cfg 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling firmware/myproject.cpp as C++
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         is_encrypted firmware/myproject.cpp 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/home/prabhav/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "firmware/myproject.cpp"   -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/prabhav/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/home/prabhav/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp" 
INFO-FLOW: exec /home/prabhav/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/prabhav/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E firmware/myproject.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/prabhav/Xilinx/Vivado/2019.2/common/technology/autopilot -I /home/prabhav/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
WARNING: [HLS 200-40] child killed: interrupt
Command         clang done; error code: 2; 0.83 sec.
Command       elaborate done; error code: 2; 0.85 sec.
Command     csynth_design done; error code: 2; 0.85 sec.
Command   ap_source done; error code: 1; 2.33 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1 opened at Thu Dec 12 22:33:07 IST 2019
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       config_clock -quiet -name default -uncertainty 0.625 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute         source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute         source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute         source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute         source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute       open_platform DefaultPlatform 
Execute       import_lib /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute         source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Command         ap_part_info done; 1.09 sec.
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute             source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute               source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute             source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute             source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute               source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute           ap_part_info -data single -name xc7z020-clg400-1 
Execute           ap_part_info -name xc7z020-clg400-1 -data resources 
Execute           ap_part_info -name xc7z020-clg400-1 -data info 
Execute           ap_part_info -name xc7z020-clg400-1 -data info 
Execute           config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute           ap_part_info -name xc7z020-clg400-1 -data info 
Execute           config_chip_info -quiet -speed slow 
Execute         add_library xilinx/zynq/zynq_fpv6 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute             source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute             source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         get_default_platform 
Command       set_part done; 1.25 sec.
Execute       ap_part_info -data single -name xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data resources 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_chip_info -quiet -speed slow 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=80 
INFO: [XFORM 203-1161] The maximum of name length is set into 80.
Execute       config_schedule -enable_dsp_full_reg=0 
Command     open_solution done; 1.36 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 80 
INFO: [XFORM 203-1161] The maximum of name length is set into 80.
Execute     set_part xc7z020clg400-1 
Execute       ap_part_info -name xc7z020clg400-1 -data single -quiet 
Execute       ap_part_info -name xc7z020clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute           source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute           source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute           source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 0.15 sec.
Execute     config_schedule -enable_dsp_full_reg=false 
Execute     create_clock -period 5 -name default 
Execute     set_clock_uncertainty 12.5% default 
Execute     csynth_design 
Execute       get_config_compile -dump_cfg 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling firmware/myproject.cpp as C++
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         is_encrypted firmware/myproject.cpp 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/home/prabhav/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "firmware/myproject.cpp"   -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/prabhav/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/home/prabhav/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp" 
INFO-FLOW: exec /home/prabhav/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/prabhav/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E firmware/myproject.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/prabhav/Xilinx/Vivado/2019.2/common/technology/autopilot -I /home/prabhav/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
Command         clang done; 0.88 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
INFO-FLOW: exec /home/prabhav/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 1.22 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/home/prabhav/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/prabhav/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/home/prabhav/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp"  -o "/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /home/prabhav/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/prabhav/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/prabhav/Xilinx/Vivado/2019.2/common/technology/autopilot -I /home/prabhav/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/useless.bc
Command         clang done; 1.59 sec.
INFO-FLOW: Done: GCC PP time: 3.7 seconds per iteration
Execute         source /home/prabhav/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /home/prabhav/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /home/prabhav/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/prabhav/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 1.13 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute         tidy_31 xilinx-directive2pragma /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/prabhav/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 1.03 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /home/prabhav/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.diag.yml /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 -fstrict-dataflow > /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.out.log 2> /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.err.log 
Command         ap_eval done; 1.3 sec.
Execute         source /home/prabhav/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source /home/prabhav/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:43:69
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:43:73
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:55:72
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:55:76
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:67:77
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:67:82
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:80:72
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:80:77
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:88:72
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:88:77
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:96:72
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:96:77
Execute         send_msg_by_id WARNING @200-471@%s%s 12 firmware/myproject.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 12 issue(s) in file firmware/myproject.cpp
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
Execute           ap_eval exec -ignorestderr /home/prabhav/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.out.log 2> /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.err.log 
Command           ap_eval done; 1.92 sec.
Execute           ap_eval exec -ignorestderr /home/prabhav/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.out.log 2> /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.err.log 
Command           ap_eval done; 0.96 sec.
Command         tidy_31 done; 2.92 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 5.3 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp std=c++0x 
INFO-FLOW: exec /home/prabhav/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 2.26 sec.
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Processing labels
Execute         clang -src /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /home/prabhav/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp"  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/prabhav/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/home/prabhav/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject.bc" 
INFO-FLOW: exec /home/prabhav/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/prabhav/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/prabhav/Xilinx/Vivado/2019.2/common/technology/autopilot -I /home/prabhav/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject.bc
Command         clang done; 1.72 sec.
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject_axi.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling firmware/myproject_axi.cpp as C++
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         is_encrypted firmware/myproject_axi.cpp 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/home/prabhav/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "firmware/myproject_axi.cpp"   -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/prabhav/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/home/prabhav/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp" 
INFO-FLOW: exec /home/prabhav/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/prabhav/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E firmware/myproject_axi.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/prabhav/Xilinx/Vivado/2019.2/common/technology/autopilot -I /home/prabhav/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp
Command         clang done; 0.89 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp std=c++0x 
INFO-FLOW: exec /home/prabhav/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 0.53 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/home/prabhav/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/prabhav/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/home/prabhav/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp"  -o "/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /home/prabhav/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/prabhav/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/prabhav/Xilinx/Vivado/2019.2/common/technology/autopilot -I /home/prabhav/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/useless.bc
Command         clang done; 1.12 sec.
INFO-FLOW: Done: GCC PP time: 2.5 seconds per iteration
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp std=c++0x -directive=/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/prabhav/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 0.52 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute         tidy_31 xilinx-directive2pragma /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp std=c++0x -directive=/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/prabhav/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 0.48 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /home/prabhav/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject_axi.pp.0.cpp.diag.yml /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 -fstrict-dataflow > /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject_axi.pp.0.cpp.out.log 2> /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject_axi.pp.0.cpp.err.log 
Command         ap_eval done; 0.56 sec.
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/myproject_axi.cpp:17:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/myproject_axi.cpp:29:5
Execute         send_msg_by_id WARNING @200-471@%s%s 2 firmware/myproject_axi.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file firmware/myproject_axi.cpp
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp std=c++0x 
Execute           ap_eval exec -ignorestderr /home/prabhav/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject_axi.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject_axi.pp.0.cpp.out.log 2> /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject_axi.pp.0.cpp.err.log 
Command           ap_eval done; 0.93 sec.
Execute           ap_eval exec -ignorestderr /home/prabhav/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject_axi.pp.0.cpp.out.log 2> /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject_axi.pp.0.cpp.err.log 
Command           ap_eval done; 0.43 sec.
Command         tidy_31 done; 1.37 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 2.4 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject_axi.pragma.1.cpp std=c++0x 
INFO-FLOW: exec /home/prabhav/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject_axi.pragma.1.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 0.92 sec.
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Processing labels
Execute         clang -src /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject_axi.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /home/prabhav/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject_axi.pragma.2.cpp"  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/prabhav/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/home/prabhav/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject_axi.bc" 
INFO-FLOW: exec /home/prabhav/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/prabhav/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject_axi.pragma.2.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/prabhav/Xilinx/Vivado/2019.2/common/technology/autopilot -I /home/prabhav/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject_axi.bc
Command         clang done; 1.18 sec.
INFO-FLOW: Linking Debug ...
Execute         llvm-ld /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject.g.bc /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject_axi.g.bc -hls-opt -except-internalize myproject_axi -L/home/prabhav/Xilinx/Vivado/2019.2/lnx64/lib -lhlsm -lhlsmc++ -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/a.g 
Command         llvm-ld done; 0.67 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 943.973 ; gain = 523.035 ; free physical = 5127 ; free virtual = 8455
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 943.973 ; gain = 523.035 ; free physical = 5127 ; free virtual = 8455
Execute         get_config_sdx -target 
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute           transform -promote-dbg-pointer /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/a.pp.bc -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -f 
Execute           llvm-ld /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/home/prabhav/Xilinx/Vivado/2019.2/lnx64/lib -lfloatconversion -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/a.g.0 
Command           llvm-ld done; 0.65 sec.
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top myproject_axi -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/a.g.0.bc -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-489] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:233) in function 'void nnet::shift_line_buffer<nnet::array<ap_uint<8>, 1u>, config2>(FORWARD_REFERENCE const&, ap_shift_reg<FORWARD_REFERENCE::value_type, FORWARD_REFERENCE::in_width> (*) [FORWARD_REFERENCE::n_chan], FORWARD_REFERENCE::value_type*)' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_uint<8>, 1u>::operator[].1' into 'myproject_axi' (firmware/myproject_axi.cpp:21).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_uint<8>, 1u>::operator[]' into 'nnet::shift_line_buffer<nnet::array<ap_uint<8>, 1u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:237).
INFO: [XFORM 203-603] Inlining function 'nnet::kernel_shift_2d<nnet::array<ap_uint<8>, 1u>, config2>' into 'nnet::shift_line_buffer<nnet::array<ap_uint<8>, 1u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:252).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_uint<8>, ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_uint<8>, ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' (firmware/nnet_utils/nnet_dense_latency.h:42).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::operator[].1' into 'nnet::compute_output_buffer_2d<nnet::array<ap_uint<8>, 1u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:305).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::operator[].1' into 'nnet::compute_pool_buffer_2d<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>' (firmware/nnet_utils/nnet_pooling_stream.h:203).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, relu_config5>' (firmware/nnet_utils/nnet_activation_stream.h:54).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, relu_config5>' (firmware/nnet_utils/nnet_activation_stream.h:52).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, relu_config5>' (firmware/nnet_utils/nnet_activation_stream.h:52).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, relu_config5>' (firmware/nnet_utils/nnet_activation_stream.h:51).
INFO: [XFORM 203-603] Inlining function 'nnet::shift_line_buffer<nnet::array<ap_uint<8>, 1u>, config2>' into 'nnet::compute_output_buffer_2d<nnet::array<ap_uint<8>, 1u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:286).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_latency<ap_uint<8>, ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' into 'nnet::compute_output_buffer_2d<nnet::array<ap_uint<8>, 1u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:294).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_uint<8>, ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' into 'nnet::compute_output_buffer_2d<nnet::array<ap_uint<8>, 1u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' (firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_conv_stream.h:294).
INFO: [XFORM 203-603] Inlining function 'nnet::compute_output_buffer_2d<nnet::array<ap_uint<8>, 1u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' into 'nnet::conv_2d_buffer_cl<nnet::array<ap_uint<8>, 1u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' (firmware/nnet_utils/nnet_conv2d_stream.h:87).
INFO: [XFORM 203-603] Inlining function 'nnet::conv_2d_buffer_cl<nnet::array<ap_uint<8>, 1u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' into 'nnet::conv_2d_cl<nnet::array<ap_uint<8>, 1u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' (firmware/nnet_utils/nnet_conv2d_stream.h:103).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::operator[]' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>' (firmware/nnet_utils/nnet_conv_stream.h:237).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::operator[]' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config7>' (firmware/nnet_utils/nnet_conv_stream.h:237).
INFO: [XFORM 203-603] Inlining function 'nnet::kernel_shift_2d<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>' (firmware/nnet_utils/nnet_conv_stream.h:252).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce_pool<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 9, config6>' into 'nnet::compute_pool_buffer_2d<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>' (firmware/nnet_utils/nnet_pooling_stream.h:204).
INFO: [XFORM 203-603] Inlining function 'nnet::compute_pool_buffer_2d<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>' into 'nnet::pooling2d_buffer_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>' (firmware/nnet_utils/nnet_pooling_stream.h:247).
INFO: [XFORM 203-603] Inlining function 'nnet::pooling2d_buffer_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>' (firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::shift_line_buffer<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>' (firmware/nnet_utils/nnet_pooling_stream.h:188->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 9, nnet::Op_max<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>' (firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 1, nnet::Op_max<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::kernel_shift_2d<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config7>' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config7>' (firmware/nnet_utils/nnet_conv_stream.h:252).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config7_mult>' (firmware/nnet_utils/nnet_dense_latency.h:42).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config12_mult>' (firmware/nnet_utils/nnet_dense_latency.h:42).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' (firmware/nnet_utils/nnet_dense_latency.h:42).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config22>' (firmware/nnet_utils/nnet_dense_latency.h:42).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config26>' (firmware/nnet_utils/nnet_dense_latency.h:42).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[]' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' (firmware/nnet_utils/nnet_conv_stream.h:305).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[]' into 'nnet::compute_pool_buffer_2d<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config11>' (firmware/nnet_utils/nnet_pooling_stream.h:203).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[]' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config12>' (firmware/nnet_utils/nnet_conv_stream.h:305).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[]' into 'nnet::compute_pool_buffer_2d<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config16>' (firmware/nnet_utils/nnet_pooling_stream.h:203).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config22>' (firmware/nnet_utils/nnet_dense_stream.h:44).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, relu_config21>' (firmware/nnet_utils/nnet_activation_stream.h:54).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, relu_config21>' (firmware/nnet_utils/nnet_activation_stream.h:52).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, relu_config21>' (firmware/nnet_utils/nnet_activation_stream.h:52).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, relu_config21>' (firmware/nnet_utils/nnet_activation_stream.h:51).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config18>' (firmware/nnet_utils/nnet_dense_stream.h:60).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config18>' (firmware/nnet_utils/nnet_dense_stream.h:44).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, relu_config15>' (firmware/nnet_utils/nnet_activation_stream.h:54).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, relu_config15>' (firmware/nnet_utils/nnet_activation_stream.h:52).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, relu_config15>' (firmware/nnet_utils/nnet_activation_stream.h:52).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, relu_config15>' (firmware/nnet_utils/nnet_activation_stream.h:51).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, relu_config10>' (firmware/nnet_utils/nnet_activation_stream.h:54).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, relu_config10>' (firmware/nnet_utils/nnet_activation_stream.h:52).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, relu_config10>' (firmware/nnet_utils/nnet_activation_stream.h:52).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, relu_config10>' (firmware/nnet_utils/nnet_activation_stream.h:51).
INFO: [XFORM 203-603] Inlining function 'nnet::shift_line_buffer<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config7>' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' (firmware/nnet_utils/nnet_conv_stream.h:286).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_latency<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config7_mult>' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' (firmware/nnet_utils/nnet_conv_stream.h:294).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config7_mult>' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' (firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_conv_stream.h:294).
INFO: [XFORM 203-603] Inlining function 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' into 'nnet::conv_2d_buffer_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' (firmware/nnet_utils/nnet_conv2d_stream.h:87).
INFO: [XFORM 203-603] Inlining function 'nnet::conv_2d_buffer_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' (firmware/nnet_utils/nnet_conv2d_stream.h:103).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[].1' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config11>' (firmware/nnet_utils/nnet_conv_stream.h:237).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[].1' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config12>' (firmware/nnet_utils/nnet_conv_stream.h:237).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[].1' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config16>' (firmware/nnet_utils/nnet_conv_stream.h:237).
INFO: [XFORM 203-603] Inlining function 'nnet::kernel_shift_2d<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config11>' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config11>' (firmware/nnet_utils/nnet_conv_stream.h:252).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce_pool<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 9, config11>' into 'nnet::compute_pool_buffer_2d<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config11>' (firmware/nnet_utils/nnet_pooling_stream.h:204).
INFO: [XFORM 203-603] Inlining function 'nnet::compute_pool_buffer_2d<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config11>' into 'nnet::pooling2d_buffer_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config11>' (firmware/nnet_utils/nnet_pooling_stream.h:247).
INFO: [XFORM 203-603] Inlining function 'nnet::pooling2d_buffer_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config11>' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config11>' (firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::shift_line_buffer<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config11>' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config11>' (firmware/nnet_utils/nnet_pooling_stream.h:188->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 9, nnet::Op_max<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config11>' (firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config11>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 1, nnet::Op_max<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config11>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config11>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config11>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config11>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config11>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config11>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config11>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config11>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config11>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config11>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config11>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config11>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config11>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config11>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config11>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::kernel_shift_2d<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config12>' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config12>' (firmware/nnet_utils/nnet_conv_stream.h:252).
INFO: [XFORM 203-603] Inlining function 'nnet::shift_line_buffer<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config12>' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config12>' (firmware/nnet_utils/nnet_conv_stream.h:286).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_latency<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config12_mult>' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config12>' (firmware/nnet_utils/nnet_conv_stream.h:294).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config12_mult>' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config12>' (firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_conv_stream.h:294).
INFO: [XFORM 203-603] Inlining function 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config12>' into 'nnet::conv_2d_buffer_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config12>' (firmware/nnet_utils/nnet_conv2d_stream.h:87).
INFO: [XFORM 203-603] Inlining function 'nnet::conv_2d_buffer_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config12>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config12>' (firmware/nnet_utils/nnet_conv2d_stream.h:103).
INFO: [XFORM 203-603] Inlining function 'nnet::kernel_shift_2d<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config16>' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config16>' (firmware/nnet_utils/nnet_conv_stream.h:252).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce_pool<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 9, config16>' into 'nnet::compute_pool_buffer_2d<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config16>' (firmware/nnet_utils/nnet_pooling_stream.h:204).
INFO: [XFORM 203-603] Inlining function 'nnet::compute_pool_buffer_2d<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config16>' into 'nnet::pooling2d_buffer_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config16>' (firmware/nnet_utils/nnet_pooling_stream.h:247).
INFO: [XFORM 203-603] Inlining function 'nnet::pooling2d_buffer_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config16>' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config16>' (firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::shift_line_buffer<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config16>' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config16>' (firmware/nnet_utils/nnet_pooling_stream.h:188->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 9, nnet::Op_max<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config16>' (firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config16>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 1, nnet::Op_max<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config16>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config16>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config16>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config16>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config16>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config16>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config16>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config16>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config16>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config16>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config16>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config16>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config16>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config16>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config16>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_latency<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' into 'nnet::dense_wrapper<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' (firmware/nnet_utils/nnet_dense_stream.h:19).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' into 'nnet::dense_wrapper<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' (firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_dense_stream.h:19).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_latency<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config22>' into 'nnet::dense_wrapper<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config22>' (firmware/nnet_utils/nnet_dense_stream.h:19).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config22>' into 'nnet::dense_wrapper<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config22>' (firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_dense_stream.h:19).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config26>' (firmware/nnet_utils/nnet_dense_stream.h:44).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, relu_config25>' (firmware/nnet_utils/nnet_activation_stream.h:54).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, relu_config25>' (firmware/nnet_utils/nnet_activation_stream.h:52).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, relu_config25>' (firmware/nnet_utils/nnet_activation_stream.h:52).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, relu_config25>' (firmware/nnet_utils/nnet_activation_stream.h:51).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config22>' (firmware/nnet_utils/nnet_dense_stream.h:60).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_latency<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config26>' into 'nnet::dense_wrapper<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config26>' (firmware/nnet_utils/nnet_dense_stream.h:19).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config26>' into 'nnet::dense_wrapper<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config26>' (firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_dense_stream.h:19).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>::operator[]' into 'myproject_axi' (firmware/myproject_axi.cpp:33).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>::operator[]' into 'nnet::softmax_stable<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, softmax_config28>' (firmware/nnet_utils/nnet_activation_stream.h:244).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>::operator[]' into 'nnet::softmax_stable<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, softmax_config28>' (firmware/nnet_utils/nnet_activation_stream.h:203).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config26>' (firmware/nnet_utils/nnet_dense_stream.h:60).
Command           transform done; 1.55 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 943.973 ; gain = 523.035 ; free physical = 5084 ; free virtual = 8413
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/a.g.1.bc -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:43) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 3, nnet::Op_max<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1, nnet::Op_max<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 3, nnet::Op_max<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 3, nnet::Op_max<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 3, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 1, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 3, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 3, nnet::Op_max<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::softmax_stable<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, softmax_config28>' (firmware/nnet_utils/nnet_activation_stream.h:209) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::softmax_idx_from_real_val<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config28>' into 'nnet::softmax_stable<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, softmax_config28>' (firmware/nnet_utils/nnet_activation_stream.h:224) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 3, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::softmax_stable<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, softmax_config28>' (firmware/nnet_utils/nnet_activation_stream.h:232) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::softmax_idx_from_real_val<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, softmax_config28>' into 'nnet::softmax_stable<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, softmax_config28>' (firmware/nnet_utils/nnet_activation_stream.h:235) automatically.
Command           transform done; 0.98 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] firmware/myproject_axi.cpp:33: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
Command           transform done; 0.11 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 943.973 ; gain = 523.035 ; free physical = 5046 ; free virtual = 8375
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/a.g.1.bc to /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/a.o.1.bc -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' on argument 'res.V.data.V' . This interface directive will be discarded. Please apply it on an argument of top module.
WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' on argument 'res.V.data.V' . This interface directive will be discarded. Please apply it on an argument of top module.
WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' on argument 'data.V.data.V' . This interface directive will be discarded. Please apply it on an argument of top module.
WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' (firmware/myproject.cpp:12:1) on argument 'input_33.V.data.V' (firmware/myproject.cpp:7). This interface directive will be discarded. Please apply it on an argument of top module.
WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' (firmware/myproject.cpp:12:95) on argument 'layer28_out.V.data.V' (firmware/myproject.cpp:8). This interface directive will be discarded. Please apply it on an argument of top module.
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out.data' (firmware/myproject_axi.cpp:3).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in.data' (firmware/myproject_axi.cpp:3).
INFO: [XFORM 203-1101] Packing variable 'out_pack.data.V' (firmware/nnet_utils/nnet_activation_stream.h:237) into a 60-bit variable.
INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_activation_stream.h:45) into a 160-bit variable.
INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_activation_stream.h:45) into a 160-bit variable.
INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_activation_stream.h:45) into a 160-bit variable.
INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_activation_stream.h:45) into a 80-bit variable.
INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_activation_stream.h:45) into a 320-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_pooling_stream.h:184) into a 160-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_pooling_stream.h:184) into a 160-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_pooling_stream.h:184) into a 80-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_dense_stream.h:55) into a 160-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_dense_stream.h:55) into a 320-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_dense_stream.h:55) into a 60-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_conv_stream.h:282) into a 80-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_conv_stream.h:282) into a 160-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_conv_stream.h:282) into a 160-bit variable.
INFO: [XFORM 203-1101] Packing variable 'ctype.data.V' (firmware/myproject_axi.cpp:18) into a 8-bit variable.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::softmax_stable<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, softmax_config28>' (firmware/nnet_utils/nnet_activation_stream.h:193:47).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::relu<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, relu_config21>' (firmware/nnet_utils/nnet_activation_stream.h:41:42).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReLUActLoop' (firmware/nnet_utils/nnet_activation_stream.h:41) in function 'nnet::relu<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, relu_config15>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReLUActLoop' (firmware/nnet_utils/nnet_activation_stream.h:41) in function 'nnet::relu<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, relu_config10>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReLUActLoop' (firmware/nnet_utils/nnet_activation_stream.h:41) in function 'nnet::relu<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, relu_config5>' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::relu<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, relu_config25>' (firmware/nnet_utils/nnet_activation_stream.h:41:42).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReadInputWidth' (firmware/nnet_utils/nnet_pooling_stream.h:243) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config16>' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:193) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReadInputWidth' (firmware/nnet_utils/nnet_pooling_stream.h:243) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config11>' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:193) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReadInputWidth' (firmware/nnet_utils/nnet_pooling_stream.h:243) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:193) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'DataPrepare' (firmware/nnet_utils/nnet_dense_stream.h:36) in function 'nnet::dense<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config18>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReadInputWidth' (firmware/nnet_utils/nnet_conv2d_stream.h:81) in function 'nnet::conv_2d_cl<nnet::array<ap_uint<8>, 1u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReadInputWidth' (firmware/nnet_utils/nnet_conv2d_stream.h:81) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config12>' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReadInputWidth' (firmware/nnet_utils/nnet_conv2d_stream.h:81) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (firmware/myproject_axi.cpp:20) in function 'myproject_axi' automatically.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_wrapper<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config26>' (firmware/nnet_utils/nnet_dense_latency.h:17:48).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_wrapper<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config22>' (firmware/nnet_utils/nnet_dense_latency.h:17:48).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_wrapper<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' (firmware/nnet_utils/nnet_dense_latency.h:17:48).
INFO: [HLS 200-489] Unrolling loop 'SoftmaxArrayPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:201) in function 'nnet::softmax_stable<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, softmax_config28>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (firmware/nnet_utils/nnet_activation_stream.h:213) in function 'nnet::softmax_stable<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, softmax_config28>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (firmware/nnet_utils/nnet_activation_stream.h:222) in function 'nnet::softmax_stable<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, softmax_config28>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'SoftmaxInvPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:241) in function 'nnet::softmax_stable<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, softmax_config28>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:49) in function 'nnet::relu<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, relu_config21>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:49) in function 'nnet::relu<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, relu_config15>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:49) in function 'nnet::relu<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, relu_config10>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:49) in function 'nnet::relu<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, relu_config5>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:49) in function 'nnet::relu<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, relu_config25>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:233) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config16>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'LineBufferDataIn' (firmware/nnet_utils/nnet_conv_stream.h:241) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config16>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:244) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config16>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config16>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:197) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config16>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftChannel' (firmware/nnet_utils/nnet_conv_stream.h:199) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config16>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:210) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config16>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'KernelPushChannel' (firmware/nnet_utils/nnet_conv_stream.h:213) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config16>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:193) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config16>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'PoolLoop' (firmware/nnet_utils/nnet_pooling_stream.h:198) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config16>' completely with a factor of 9.
INFO: [HLS 200-489] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:233) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config11>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'LineBufferDataIn' (firmware/nnet_utils/nnet_conv_stream.h:241) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config11>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:244) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config11>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config11>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:197) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config11>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftChannel' (firmware/nnet_utils/nnet_conv_stream.h:199) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config11>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:210) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config11>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'KernelPushChannel' (firmware/nnet_utils/nnet_conv_stream.h:213) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config11>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:193) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config11>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'PoolLoop' (firmware/nnet_utils/nnet_pooling_stream.h:198) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config11>' completely with a factor of 9.
INFO: [HLS 200-489] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:233) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'LineBufferDataIn' (firmware/nnet_utils/nnet_conv_stream.h:241) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:244) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:197) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftChannel' (firmware/nnet_utils/nnet_conv_stream.h:199) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:210) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'KernelPushChannel' (firmware/nnet_utils/nnet_conv_stream.h:213) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:193) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'PoolLoop' (firmware/nnet_utils/nnet_pooling_stream.h:198) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>' completely with a factor of 9.
INFO: [HLS 200-489] Unrolling loop 'DataPack' (firmware/nnet_utils/nnet_dense_stream.h:42) in function 'nnet::dense<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config18>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'ResPack' (firmware/nnet_utils/nnet_dense_stream.h:58) in function 'nnet::dense<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config18>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'DataPack' (firmware/nnet_utils/nnet_dense_stream.h:42) in function 'nnet::dense<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config22>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'ResPack' (firmware/nnet_utils/nnet_dense_stream.h:58) in function 'nnet::dense<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config22>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'DataPack' (firmware/nnet_utils/nnet_dense_stream.h:42) in function 'nnet::dense<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config26>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'ResPack' (firmware/nnet_utils/nnet_dense_stream.h:58) in function 'nnet::dense<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config26>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:244) in function 'nnet::conv_2d_cl<nnet::array<ap_uint<8>, 1u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) in function 'nnet::conv_2d_cl<nnet::array<ap_uint<8>, 1u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:197) in function 'nnet::conv_2d_cl<nnet::array<ap_uint<8>, 1u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:210) in function 'nnet::conv_2d_cl<nnet::array<ap_uint<8>, 1u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37) in function 'nnet::conv_2d_cl<nnet::array<ap_uint<8>, 1u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' completely with a factor of 9.
INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40) in function 'nnet::conv_2d_cl<nnet::array<ap_uint<8>, 1u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48) in function 'nnet::conv_2d_cl<nnet::array<ap_uint<8>, 1u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54) in function 'nnet::conv_2d_cl<nnet::array<ap_uint<8>, 1u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' completely with a factor of 9.
INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56) in function 'nnet::conv_2d_cl<nnet::array<ap_uint<8>, 1u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64) in function 'nnet::conv_2d_cl<nnet::array<ap_uint<8>, 1u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'CastLoop' (firmware/nnet_utils/nnet_conv_stream.h:303) in function 'nnet::conv_2d_cl<nnet::array<ap_uint<8>, 1u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:233) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config12>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'LineBufferDataIn' (firmware/nnet_utils/nnet_conv_stream.h:241) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config12>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:244) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config12>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config12>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:197) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config12>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftChannel' (firmware/nnet_utils/nnet_conv_stream.h:199) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config12>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:210) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config12>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'KernelPushChannel' (firmware/nnet_utils/nnet_conv_stream.h:213) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config12>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config12>' completely with a factor of 72.
INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config12>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config12>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config12>' completely with a factor of 72.
INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config12>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config12>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'CastLoop' (firmware/nnet_utils/nnet_conv_stream.h:303) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config12>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:233) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'LineBufferDataIn' (firmware/nnet_utils/nnet_conv_stream.h:241) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:244) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:197) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftChannel' (firmware/nnet_utils/nnet_conv_stream.h:199) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:210) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'KernelPushChannel' (firmware/nnet_utils/nnet_conv_stream.h:213) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' completely with a factor of 36.
INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' completely with a factor of 36.
INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'CastLoop' (firmware/nnet_utils/nnet_conv_stream.h:303) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (firmware/myproject_axi.cpp:20) in function 'myproject_axi' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37) in function 'nnet::dense_wrapper<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config26>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40) in function 'nnet::dense_wrapper<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config26>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48) in function 'nnet::dense_wrapper<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config26>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54) in function 'nnet::dense_wrapper<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config26>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56) in function 'nnet::dense_wrapper<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config26>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64) in function 'nnet::dense_wrapper<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config26>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37) in function 'nnet::dense_wrapper<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config22>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40) in function 'nnet::dense_wrapper<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config22>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48) in function 'nnet::dense_wrapper<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config22>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54) in function 'nnet::dense_wrapper<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config22>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56) in function 'nnet::dense_wrapper<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config22>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64) in function 'nnet::dense_wrapper<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config22>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37) in function 'nnet::dense_wrapper<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' completely with a factor of 72.
INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40) in function 'nnet::dense_wrapper<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48) in function 'nnet::dense_wrapper<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54) in function 'nnet::dense_wrapper<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' completely with a factor of 72.
INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56) in function 'nnet::dense_wrapper<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64) in function 'nnet::dense_wrapper<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' completely with a factor of 8.
INFO: [XFORM 203-102] Partitioning array 'd_xi_xmax.V' (firmware/nnet_utils/nnet_activation_stream.h:212) automatically.
INFO: [XFORM 203-102] Automatically partitioning shift register array 'line_buffer.Array.V.5' .
INFO: [XFORM 203-102] Automatically partitioning shift register array 'line_buffer.Array.V.4' .
INFO: [XFORM 203-102] Automatically partitioning shift register array 'line_buffer.Array.V.3' .
INFO: [XFORM 203-102] Automatically partitioning shift register array 'line_buffer.Array.V.2' .
INFO: [XFORM 203-102] Automatically partitioning shift register array 'line_buffer.Array.V.1' .
INFO: [XFORM 203-102] Automatically partitioning shift register array 'line_buffer.Array.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer26_out.V.data.V' (firmware/myproject.cpp:94) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'out_local.V.data.V' (firmware/myproject_axi.cpp:12) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer18_out.V.data.V' (firmware/myproject.cpp:78) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer21_out.V.data.V' (firmware/myproject.cpp:82) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer12_out.V.data.V' (firmware/myproject.cpp:65) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer15_out.V.data.V' (firmware/myproject.cpp:69) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer7_out.V.data.V' (firmware/myproject.cpp:53) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer10_out.V.data.V' (firmware/myproject.cpp:57) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer2_out.V.data.V' (firmware/myproject.cpp:41) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer5_out.V.data.V' (firmware/myproject.cpp:45) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer22_out.V.data.V' (firmware/myproject.cpp:86) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer25_out.V.data.V' (firmware/myproject.cpp:90) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer16_out.V.data.V' (firmware/myproject.cpp:73) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer11_out.V.data.V' (firmware/myproject.cpp:61) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer6_out.V.data.V' (firmware/myproject.cpp:49) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'in_local.V.data.V' (firmware/myproject_axi.cpp:11) .
INFO: [XFORM 203-101] Partitioning array 'data_array.V' (firmware/nnet_utils/nnet_activation_stream.h:193) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'exp_res.V' (firmware/nnet_utils/nnet_activation_stream.h:219) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.5' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V.7' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pool_window.V' (firmware/nnet_utils/nnet_pooling_stream.h:178) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_data.V.5'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.4' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V.8' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pool_window.V' (firmware/nnet_utils/nnet_pooling_stream.h:178) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_data.V.4'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pool_window.V' (firmware/nnet_utils/nnet_pooling_stream.h:178) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_data.V.3'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'data.V' (firmware/nnet_utils/nnet_dense_stream.h:29) accessed through non-constant indices on dimension 1 (firmware/nnet_utils/nnet_dense_stream.h:44:39), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'data.V' (firmware/nnet_utils/nnet_dense_stream.h:29) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data.V' (firmware/nnet_utils/nnet_dense_stream.h:29) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data.V' (firmware/nnet_utils/nnet_dense_stream.h:29) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res.V' (firmware/nnet_utils/nnet_dense_stream.h:32) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_data.V.2'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res_out.V' (firmware/nnet_utils/nnet_conv_stream.h:279) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b2.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense_latency.h:17) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_latency.h:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V.14' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_data.V.1'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res_out.i.i'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b12.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense_latency.h:17) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_latency.h:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_data.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res_out.i.i'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b7.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense_latency.h:17) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_latency.h:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b26.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense_latency.h:17) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_latency.h:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b22.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense_latency.h:17) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_latency.h:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b18.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense_latency.h:17) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_latency.h:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer26_out.V.data.V' (firmware/myproject.cpp:94) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_local.V.data.V' (firmware/myproject_axi.cpp:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer18_out.V.data.V' (firmware/myproject.cpp:78) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer21_out.V.data.V' (firmware/myproject.cpp:82) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer12_out.V.data.V' (firmware/myproject.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer15_out.V.data.V' (firmware/myproject.cpp:69) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer7_out.V.data.V' (firmware/myproject.cpp:53) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer10_out.V.data.V' (firmware/myproject.cpp:57) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer2_out.V.data.V' (firmware/myproject.cpp:41) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer5_out.V.data.V' (firmware/myproject.cpp:45) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer22_out.V.data.V' (firmware/myproject.cpp:86) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer25_out.V.data.V' (firmware/myproject.cpp:90) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer16_out.V.data.V' (firmware/myproject.cpp:73) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer11_out.V.data.V' (firmware/myproject.cpp:61) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer6_out.V.data.V' (firmware/myproject.cpp:49) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'in_local.V.data.V' (firmware/myproject_axi.cpp:11) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.5'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.4'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.3'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.2'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.1'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:43) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 3, nnet::Op_max<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1, nnet::Op_max<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 3, nnet::Op_max<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 3, nnet::Op_max<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >::operator()' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:43) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 3, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 1, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 3, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >::operator()' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 3, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 3, nnet::Op_max<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::softmax_stable<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, softmax_config28>' (firmware/nnet_utils/nnet_activation_stream.h:209) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::softmax_idx_from_real_val<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config28>' into 'nnet::softmax_stable<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, softmax_config28>' (firmware/nnet_utils/nnet_activation_stream.h:224) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::softmax_idx_from_real_val<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, softmax_config28>' into 'nnet::softmax_stable<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, softmax_config28>' (firmware/nnet_utils/nnet_activation_stream.h:235) automatically.
INFO: [XFORM 203-721] Changing loop 'Loop_1_proc' (firmware/myproject_axi.cpp:17) to a process function for dataflow in function 'myproject_axi'.
INFO: [XFORM 203-721] Changing loop 'Loop_2_proc' (firmware/myproject_axi.cpp:31) to a process function for dataflow in function 'myproject_axi'.
INFO: [XFORM 203-712] Applying dataflow to function 'myproject', detected/extracted 15 process function(s): 
	 'nnet::conv_2d_cl<nnet::array<ap_uint<8>, 1u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>'
	 'nnet::relu<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, relu_config5>'
	 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>'
	 'nnet::conv_2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>'
	 'nnet::relu<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, relu_config10>'
	 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config11>'
	 'nnet::conv_2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config12>'
	 'nnet::relu<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, relu_config15>'
	 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config16>'
	 'nnet::dense<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config18>'
	 'nnet::relu<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, relu_config21>'
	 'nnet::dense<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config22>'
	 'nnet::relu<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, relu_config25>'
	 'nnet::dense<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config26>'
	 'nnet::softmax<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, softmax_config28>'.
INFO: [XFORM 203-712] Applying dataflow to function 'myproject_axi', detected/extracted 4 process function(s): 
	 'Loop_1_proc421'
	 'myproject'
	 'Block_myproject_axi_.exit27_proc'
	 'Loop_2_proc'.
Command           transform done; 17.84 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (firmware/nnet_utils/nnet_activation_stream.h:248:1) in function 'nnet::softmax_stable<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, softmax_config28>'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (firmware/nnet_utils/nnet_activation_stream.h:59:1) in function 'nnet::relu<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, relu_config21>'... converting 25 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation_stream.h:41:61) to (firmware/nnet_utils/nnet_activation_stream.h:41:55) in function 'nnet::relu<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, relu_config15>'... converting 25 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation_stream.h:41:61) to (firmware/nnet_utils/nnet_activation_stream.h:41:55) in function 'nnet::relu<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, relu_config10>'... converting 25 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation_stream.h:41:61) to (firmware/nnet_utils/nnet_activation_stream.h:41:55) in function 'nnet::relu<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, relu_config5>'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (firmware/nnet_utils/nnet_activation_stream.h:59:1) in function 'nnet::relu<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, relu_config25>'... converting 49 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (firmware/nnet_utils/nnet_common.h:45:44) in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 3, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/myproject_axi.cpp:32:90) to (firmware/myproject_axi.cpp:31:49) in function 'Loop_2_proc'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/myproject_axi.cpp:22:25) to (firmware/myproject_axi.cpp:17:48) in function 'Loop_1_proc421'... converting 8 basic blocks.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 3, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::softmax_stable<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, softmax_config28>' (firmware/nnet_utils/nnet_activation_stream.h:232) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config16>' (firmware/nnet_utils/nnet_pooling_stream.h:40:5)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config11>' (firmware/nnet_utils/nnet_pooling_stream.h:40:5)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>' (firmware/nnet_utils/nnet_pooling_stream.h:40:5)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_wrapper<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config26>' (firmware/nnet_utils/nnet_dense_stream.h:17:1)...48 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_wrapper<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config22>' (firmware/nnet_utils/nnet_dense_stream.h:17:5)...62 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_wrapper<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' (firmware/nnet_utils/nnet_dense_latency.h:17:27)...288 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::conv_2d_cl<nnet::array<ap_uint<8>, 1u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:33:5)...17 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config12>' (firmware/nnet_utils/nnet_conv_stream.h:33:5)...291 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' (firmware/nnet_utils/nnet_conv_stream.h:33:5)...147 expression(s) balanced.
Command           transform done; 5.05 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:49 ; elapsed = 00:00:51 . Memory (MB): peak = 1327.984 ; gain = 907.047 ; free physical = 4757 ; free virtual = 8075
INFO-FLOW: Building ssdm...
Execute           transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/a.o.2.bc -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_pooling_stream.h:241:66) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config16>'.
INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_pooling_stream.h:241:66) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config11>'.
INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_pooling_stream.h:241:66) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>'.
INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_conv2d_stream.h:79:66) in function 'nnet::conv_2d_cl<nnet::array<ap_uint<8>, 1u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>'.
INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_conv2d_stream.h:79:66) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config12>'.
INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_conv2d_stream.h:79:66) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>'.
WARNING: [XFORM 203-631] Renaming function 'nnet::softmax_stable<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, softmax_config28>' to 'softmax_stable<array,array<ap_fixed<20,8,5,3,0>,3u>,softmax_config28>' (firmware/nnet_utils/nnet_activation_stream.h:36:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::softmax<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, softmax_config28>' to 'softmax<array,array<ap_fixed<20,8,5,3,0>,3u>,softmax_config28>' (firmware/nnet_utils/nnet_activation_stream.h:362:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::relu<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, relu_config21>' to 'relu<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,relu_config21>' (firmware/nnet_utils/nnet_activation_stream.h:41:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::relu<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, relu_config15>' to 'relu<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,relu_config15>' (firmware/nnet_utils/nnet_activation_stream.h:41:55)
WARNING: [XFORM 203-631] Renaming function 'nnet::relu<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, relu_config10>' to 'relu<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,relu_config10>' (firmware/nnet_utils/nnet_activation_stream.h:41:55)
WARNING: [XFORM 203-631] Renaming function 'nnet::relu<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, relu_config5>' to 'relu<array<ap_fixed,4u>,array<ap_fixed<20,8,5,3,0>,4u>,relu_config5>' (firmware/nnet_utils/nnet_activation_stream.h:41:55)
WARNING: [XFORM 203-631] Renaming function 'nnet::relu<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, relu_config25>' to 'relu<array<ap_fixed,16u>,array<ap_fixed<20,8,5,3,0>,16u>,relu_config25>' (firmware/nnet_utils/nnet_activation_stream.h:41:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config16>' to 'pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config16>' (firmware/nnet_utils/nnet_pooling_stream.h:40:5)
WARNING: [XFORM 203-631] Renaming function 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config11>' to 'pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config11>' (firmware/nnet_utils/nnet_pooling_stream.h:40:5)
WARNING: [XFORM 203-631] Renaming function 'nnet::pooling2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>' to 'pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<20,8,5,3,0>,4u>,config6>' (firmware/nnet_utils/nnet_pooling_stream.h:40:5)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_wrapper<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config26>' to 'dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config26>' (firmware/nnet_utils/nnet_dense_stream.h:13)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_wrapper<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config22>' to 'dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config22>' (firmware/nnet_utils/nnet_dense_stream.h:13)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_wrapper<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' to 'dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config18>' (firmware/nnet_utils/nnet_dense_stream.h:13)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config18>' to 'dense<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config18>' (firmware/nnet_utils/nnet_dense_stream.h:36:39)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config22>' to 'dense<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,16u>,config22>' (firmware/nnet_utils/nnet_dense_stream.h:36:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config26>' to 'dense<array<ap_fixed,16u>,array<ap_fixed<20,8,5,3,0>,3u>,config26>' (firmware/nnet_utils/nnet_dense_stream.h:36:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::conv_2d_cl<nnet::array<ap_uint<8>, 1u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' to 'conv_2d_cl<array<ap_uint<8>, 1u>, array<ap_fixed<20, 8, 5, 3, 0>, 4u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:33:5)
WARNING: [XFORM 203-631] Renaming function 'nnet::conv_2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config12>' to 'conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config12>' (firmware/nnet_utils/nnet_conv_stream.h:33:5)
WARNING: [XFORM 203-631] Renaming function 'nnet::conv_2d_cl<nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' to 'conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<20,8,5,3,0>,8u>,config7>' (firmware/nnet_utils/nnet_conv_stream.h:33:5)
Command           transform done; 8.89 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:58 ; elapsed = 00:01:00 . Memory (MB): peak = 1359.977 ; gain = 939.039 ; free physical = 4625 ; free virtual = 7944
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 35.18 sec.
Command       elaborate done; 58.22 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'myproject_axi' ...
Execute         ap_set_top_model myproject_axi 
WARNING: [SYN 201-103] Legalizing function name 'conv_2d_cl<array<ap_uint<8>, 1u>, array<ap_fixed<20, 8, 5, 3, 0>, 4u>, config2>' to 'conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_8_5_3_0_4u_config2_s'.
WARNING: [SYN 201-103] Legalizing function name 'relu<array<ap_fixed,4u>,array<ap_fixed<20,8,5,3,0>,4u>,relu_config5>' to 'relu_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_relu_config5_s'.
WARNING: [SYN 201-103] Legalizing function name 'pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<20,8,5,3,0>,4u>,config6>' to 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s'.
WARNING: [SYN 201-103] Legalizing function name 'conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<20,8,5,3,0>,8u>,config7>' to 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_s'.
WARNING: [SYN 201-103] Legalizing function name 'relu<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,relu_config10>' to 'relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config10_s'.
WARNING: [SYN 201-103] Legalizing function name 'pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config11>' to 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s'.
WARNING: [SYN 201-103] Legalizing function name 'conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config12>' to 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s'.
WARNING: [SYN 201-103] Legalizing function name 'relu<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,relu_config15>' to 'relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config15_s'.
WARNING: [SYN 201-103] Legalizing function name 'pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config16>' to 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config18>' to 'dense_wrapper_ap_fixed_20_8_5_3_0_ap_fixed_20_8_5_3_0_config18_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config18>' to 'dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config18_s'.
WARNING: [SYN 201-103] Legalizing function name 'relu<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,relu_config21>' to 'relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config21_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config22>' to 'dense_wrapper_ap_fixed_20_8_5_3_0_ap_fixed_20_8_5_3_0_config22_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,16u>,config22>' to 'dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_16u_config22_s'.
WARNING: [SYN 201-103] Legalizing function name 'relu<array<ap_fixed,16u>,array<ap_fixed<20,8,5,3,0>,16u>,relu_config25>' to 'relu_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_16u_relu_config25_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config26>' to 'dense_wrapper_ap_fixed_20_8_5_3_0_ap_fixed_20_8_5_3_0_config26_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense<array<ap_fixed,16u>,array<ap_fixed<20,8,5,3,0>,3u>,config26>' to 'dense_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_3u_config26_s'.
WARNING: [SYN 201-103] Legalizing function name 'softmax_stable<array,array<ap_fixed<20,8,5,3,0>,3u>,softmax_config28>' to 'softmax_stable_array_array_ap_fixed_20_8_5_3_0_3u_softmax_config28_s'.
WARNING: [SYN 201-103] Legalizing function name 'softmax<array,array<ap_fixed<20,8,5,3,0>,3u>,softmax_config28>' to 'softmax_array_array_ap_fixed_20_8_5_3_0_3u_softmax_config28_s'.
WARNING: [SYN 201-103] Legalizing function name 'Block_myproject_axi_.exit27_proc' to 'Block_myproject_axi_exit27_proc'.
Execute         get_model_list myproject_axi -filter all-wo-channel -topdown 
Execute         preproc_iomode -model myproject_axi 
Execute         preproc_iomode -model Loop_2_proc 
Execute         preproc_iomode -model Block_myproject_axi_.exit27_proc 
Execute         preproc_iomode -model myproject 
Execute         preproc_iomode -model softmax<array,array<ap_fixed<20,8,5,3,0>,3u>,softmax_config28> 
Execute         preproc_iomode -model softmax_stable<array,array<ap_fixed<20,8,5,3,0>,3u>,softmax_config28> 
Execute         preproc_iomode -model dense<array<ap_fixed,16u>,array<ap_fixed<20,8,5,3,0>,3u>,config26> 
Execute         preproc_iomode -model dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config26> 
Execute         preproc_iomode -model relu<array<ap_fixed,16u>,array<ap_fixed<20,8,5,3,0>,16u>,relu_config25> 
Execute         preproc_iomode -model dense<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,16u>,config22> 
Execute         preproc_iomode -model dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config22> 
Execute         preproc_iomode -model relu<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,relu_config21> 
Execute         preproc_iomode -model dense<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config18> 
Execute         preproc_iomode -model dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config18> 
Execute         preproc_iomode -model pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config16> 
Execute         preproc_iomode -model relu<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,relu_config15> 
Execute         preproc_iomode -model conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config12> 
Execute         preproc_iomode -model pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config11> 
Execute         preproc_iomode -model relu<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,relu_config10> 
Execute         preproc_iomode -model conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<20,8,5,3,0>,8u>,config7> 
Execute         preproc_iomode -model pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<20,8,5,3,0>,4u>,config6> 
Execute         preproc_iomode -model relu<array<ap_fixed,4u>,array<ap_fixed<20,8,5,3,0>,4u>,relu_config5> 
Execute         preproc_iomode -model conv_2d_cl<array<ap_uint<8>, 1u>, array<ap_fixed<20, 8, 5, 3, 0>, 4u>, config2> 
Execute         preproc_iomode -model Loop_1_proc421 
Execute         get_model_list myproject_axi -filter all-wo-channel 
INFO-FLOW: Model list for configure: Loop_1_proc421 {conv_2d_cl<array<ap_uint<8>, 1u>, array<ap_fixed<20, 8, 5, 3, 0>, 4u>, config2>} relu<array<ap_fixed,4u>,array<ap_fixed<20,8,5,3,0>,4u>,relu_config5> pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<20,8,5,3,0>,4u>,config6> conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<20,8,5,3,0>,8u>,config7> relu<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,relu_config10> pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config11> conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config12> relu<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,relu_config15> pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config16> {dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config18>} dense<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config18> relu<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,relu_config21> {dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config22>} dense<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,16u>,config22> relu<array<ap_fixed,16u>,array<ap_fixed<20,8,5,3,0>,16u>,relu_config25> {dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config26>} dense<array<ap_fixed,16u>,array<ap_fixed<20,8,5,3,0>,3u>,config26> softmax_stable<array,array<ap_fixed<20,8,5,3,0>,3u>,softmax_config28> softmax<array,array<ap_fixed<20,8,5,3,0>,3u>,softmax_config28> myproject Block_myproject_axi_.exit27_proc Loop_2_proc myproject_axi
INFO-FLOW: Configuring Module : Loop_1_proc421 ...
Execute         set_default_model Loop_1_proc421 
Execute         apply_spec_resource_limit Loop_1_proc421 
INFO-FLOW: Configuring Module : conv_2d_cl<array<ap_uint<8>, 1u>, array<ap_fixed<20, 8, 5, 3, 0>, 4u>, config2> ...
Execute         set_default_model conv_2d_cl<array<ap_uint<8>, 1u>, array<ap_fixed<20, 8, 5, 3, 0>, 4u>, config2> 
Execute         apply_spec_resource_limit conv_2d_cl<array<ap_uint<8>, 1u>, array<ap_fixed<20, 8, 5, 3, 0>, 4u>, config2> 
INFO-FLOW: Configuring Module : relu<array<ap_fixed,4u>,array<ap_fixed<20,8,5,3,0>,4u>,relu_config5> ...
Execute         set_default_model relu<array<ap_fixed,4u>,array<ap_fixed<20,8,5,3,0>,4u>,relu_config5> 
Execute         apply_spec_resource_limit relu<array<ap_fixed,4u>,array<ap_fixed<20,8,5,3,0>,4u>,relu_config5> 
INFO-FLOW: Configuring Module : pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<20,8,5,3,0>,4u>,config6> ...
Execute         set_default_model pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<20,8,5,3,0>,4u>,config6> 
Execute         apply_spec_resource_limit pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<20,8,5,3,0>,4u>,config6> 
INFO-FLOW: Configuring Module : conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<20,8,5,3,0>,8u>,config7> ...
Execute         set_default_model conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<20,8,5,3,0>,8u>,config7> 
Execute         apply_spec_resource_limit conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<20,8,5,3,0>,8u>,config7> 
INFO-FLOW: Configuring Module : relu<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,relu_config10> ...
Execute         set_default_model relu<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,relu_config10> 
Execute         apply_spec_resource_limit relu<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,relu_config10> 
INFO-FLOW: Configuring Module : pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config11> ...
Execute         set_default_model pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config11> 
Execute         apply_spec_resource_limit pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config11> 
INFO-FLOW: Configuring Module : conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config12> ...
Execute         set_default_model conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config12> 
Execute         apply_spec_resource_limit conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config12> 
INFO-FLOW: Configuring Module : relu<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,relu_config15> ...
Execute         set_default_model relu<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,relu_config15> 
Execute         apply_spec_resource_limit relu<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,relu_config15> 
INFO-FLOW: Configuring Module : pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config16> ...
Execute         set_default_model pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config16> 
Execute         apply_spec_resource_limit pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config16> 
INFO-FLOW: Configuring Module : dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config18> ...
Execute         set_default_model dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config18> 
Execute         apply_spec_resource_limit dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config18> 
INFO-FLOW: Configuring Module : dense<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config18> ...
Execute         set_default_model dense<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config18> 
Execute         apply_spec_resource_limit dense<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config18> 
INFO-FLOW: Configuring Module : relu<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,relu_config21> ...
Execute         set_default_model relu<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,relu_config21> 
Execute         apply_spec_resource_limit relu<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,relu_config21> 
INFO-FLOW: Configuring Module : dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config22> ...
Execute         set_default_model dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config22> 
Execute         apply_spec_resource_limit dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config22> 
INFO-FLOW: Configuring Module : dense<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,16u>,config22> ...
Execute         set_default_model dense<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,16u>,config22> 
Execute         apply_spec_resource_limit dense<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,16u>,config22> 
INFO-FLOW: Configuring Module : relu<array<ap_fixed,16u>,array<ap_fixed<20,8,5,3,0>,16u>,relu_config25> ...
Execute         set_default_model relu<array<ap_fixed,16u>,array<ap_fixed<20,8,5,3,0>,16u>,relu_config25> 
Execute         apply_spec_resource_limit relu<array<ap_fixed,16u>,array<ap_fixed<20,8,5,3,0>,16u>,relu_config25> 
INFO-FLOW: Configuring Module : dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config26> ...
Execute         set_default_model dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config26> 
Execute         apply_spec_resource_limit dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config26> 
INFO-FLOW: Configuring Module : dense<array<ap_fixed,16u>,array<ap_fixed<20,8,5,3,0>,3u>,config26> ...
Execute         set_default_model dense<array<ap_fixed,16u>,array<ap_fixed<20,8,5,3,0>,3u>,config26> 
Execute         apply_spec_resource_limit dense<array<ap_fixed,16u>,array<ap_fixed<20,8,5,3,0>,3u>,config26> 
INFO-FLOW: Configuring Module : softmax_stable<array,array<ap_fixed<20,8,5,3,0>,3u>,softmax_config28> ...
Execute         set_default_model softmax_stable<array,array<ap_fixed<20,8,5,3,0>,3u>,softmax_config28> 
Execute         apply_spec_resource_limit softmax_stable<array,array<ap_fixed<20,8,5,3,0>,3u>,softmax_config28> 
INFO-FLOW: Configuring Module : softmax<array,array<ap_fixed<20,8,5,3,0>,3u>,softmax_config28> ...
Execute         set_default_model softmax<array,array<ap_fixed<20,8,5,3,0>,3u>,softmax_config28> 
Execute         apply_spec_resource_limit softmax<array,array<ap_fixed<20,8,5,3,0>,3u>,softmax_config28> 
INFO-FLOW: Configuring Module : myproject ...
Execute         set_default_model myproject 
Execute         apply_spec_resource_limit myproject 
INFO-FLOW: Configuring Module : Block_myproject_axi_.exit27_proc ...
Execute         set_default_model Block_myproject_axi_.exit27_proc 
Execute         apply_spec_resource_limit Block_myproject_axi_.exit27_proc 
INFO-FLOW: Configuring Module : Loop_2_proc ...
Execute         set_default_model Loop_2_proc 
Execute         apply_spec_resource_limit Loop_2_proc 
INFO-FLOW: Configuring Module : myproject_axi ...
Execute         set_default_model myproject_axi 
Execute         apply_spec_resource_limit myproject_axi 
INFO-FLOW: Model list for preprocess: Loop_1_proc421 {conv_2d_cl<array<ap_uint<8>, 1u>, array<ap_fixed<20, 8, 5, 3, 0>, 4u>, config2>} relu<array<ap_fixed,4u>,array<ap_fixed<20,8,5,3,0>,4u>,relu_config5> pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<20,8,5,3,0>,4u>,config6> conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<20,8,5,3,0>,8u>,config7> relu<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,relu_config10> pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config11> conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config12> relu<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,relu_config15> pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config16> {dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config18>} dense<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config18> relu<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,relu_config21> {dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config22>} dense<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,16u>,config22> relu<array<ap_fixed,16u>,array<ap_fixed<20,8,5,3,0>,16u>,relu_config25> {dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config26>} dense<array<ap_fixed,16u>,array<ap_fixed<20,8,5,3,0>,3u>,config26> softmax_stable<array,array<ap_fixed<20,8,5,3,0>,3u>,softmax_config28> softmax<array,array<ap_fixed<20,8,5,3,0>,3u>,softmax_config28> myproject Block_myproject_axi_.exit27_proc Loop_2_proc myproject_axi
INFO-FLOW: Preprocessing Module: Loop_1_proc421 ...
Execute         set_default_model Loop_1_proc421 
Execute         cdfg_preprocess -model Loop_1_proc421 
Execute         rtl_gen_preprocess Loop_1_proc421 
INFO-FLOW: Preprocessing Module: conv_2d_cl<array<ap_uint<8>, 1u>, array<ap_fixed<20, 8, 5, 3, 0>, 4u>, config2> ...
Execute         set_default_model conv_2d_cl<array<ap_uint<8>, 1u>, array<ap_fixed<20, 8, 5, 3, 0>, 4u>, config2> 
Execute         cdfg_preprocess -model conv_2d_cl<array<ap_uint<8>, 1u>, array<ap_fixed<20, 8, 5, 3, 0>, 4u>, config2> 
Execute         rtl_gen_preprocess conv_2d_cl<array<ap_uint<8>, 1u>, array<ap_fixed<20, 8, 5, 3, 0>, 4u>, config2> 
INFO-FLOW: Preprocessing Module: relu<array<ap_fixed,4u>,array<ap_fixed<20,8,5,3,0>,4u>,relu_config5> ...
Execute         set_default_model relu<array<ap_fixed,4u>,array<ap_fixed<20,8,5,3,0>,4u>,relu_config5> 
Execute         cdfg_preprocess -model relu<array<ap_fixed,4u>,array<ap_fixed<20,8,5,3,0>,4u>,relu_config5> 
Execute         rtl_gen_preprocess relu<array<ap_fixed,4u>,array<ap_fixed<20,8,5,3,0>,4u>,relu_config5> 
INFO-FLOW: Preprocessing Module: pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<20,8,5,3,0>,4u>,config6> ...
Execute         set_default_model pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<20,8,5,3,0>,4u>,config6> 
Execute         cdfg_preprocess -model pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<20,8,5,3,0>,4u>,config6> 
Execute         rtl_gen_preprocess pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<20,8,5,3,0>,4u>,config6> 
INFO-FLOW: Preprocessing Module: conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<20,8,5,3,0>,8u>,config7> ...
Execute         set_default_model conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<20,8,5,3,0>,8u>,config7> 
Execute         cdfg_preprocess -model conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<20,8,5,3,0>,8u>,config7> 
Execute         rtl_gen_preprocess conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<20,8,5,3,0>,8u>,config7> 
INFO-FLOW: Preprocessing Module: relu<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,relu_config10> ...
Execute         set_default_model relu<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,relu_config10> 
Execute         cdfg_preprocess -model relu<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,relu_config10> 
Execute         rtl_gen_preprocess relu<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,relu_config10> 
INFO-FLOW: Preprocessing Module: pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config11> ...
Execute         set_default_model pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config11> 
Execute         cdfg_preprocess -model pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config11> 
Execute         rtl_gen_preprocess pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config11> 
INFO-FLOW: Preprocessing Module: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config12> ...
Execute         set_default_model conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config12> 
Execute         cdfg_preprocess -model conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config12> 
Execute         rtl_gen_preprocess conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config12> 
INFO-FLOW: Preprocessing Module: relu<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,relu_config15> ...
Execute         set_default_model relu<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,relu_config15> 
Execute         cdfg_preprocess -model relu<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,relu_config15> 
Execute         rtl_gen_preprocess relu<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,relu_config15> 
INFO-FLOW: Preprocessing Module: pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config16> ...
Execute         set_default_model pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config16> 
Execute         cdfg_preprocess -model pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config16> 
Execute         rtl_gen_preprocess pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config16> 
INFO-FLOW: Preprocessing Module: dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config18> ...
Execute         set_default_model dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config18> 
Execute         cdfg_preprocess -model dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config18> 
Execute         rtl_gen_preprocess dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config18> 
INFO-FLOW: Preprocessing Module: dense<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config18> ...
Execute         set_default_model dense<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config18> 
Execute         cdfg_preprocess -model dense<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config18> 
Execute         rtl_gen_preprocess dense<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config18> 
INFO-FLOW: Preprocessing Module: relu<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,relu_config21> ...
Execute         set_default_model relu<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,relu_config21> 
Execute         cdfg_preprocess -model relu<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,relu_config21> 
Execute         rtl_gen_preprocess relu<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,relu_config21> 
INFO-FLOW: Preprocessing Module: dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config22> ...
Execute         set_default_model dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config22> 
Execute         cdfg_preprocess -model dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config22> 
Execute         rtl_gen_preprocess dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config22> 
INFO-FLOW: Preprocessing Module: dense<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,16u>,config22> ...
Execute         set_default_model dense<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,16u>,config22> 
Execute         cdfg_preprocess -model dense<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,16u>,config22> 
Execute         rtl_gen_preprocess dense<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,16u>,config22> 
INFO-FLOW: Preprocessing Module: relu<array<ap_fixed,16u>,array<ap_fixed<20,8,5,3,0>,16u>,relu_config25> ...
Execute         set_default_model relu<array<ap_fixed,16u>,array<ap_fixed<20,8,5,3,0>,16u>,relu_config25> 
Execute         cdfg_preprocess -model relu<array<ap_fixed,16u>,array<ap_fixed<20,8,5,3,0>,16u>,relu_config25> 
Execute         rtl_gen_preprocess relu<array<ap_fixed,16u>,array<ap_fixed<20,8,5,3,0>,16u>,relu_config25> 
INFO-FLOW: Preprocessing Module: dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config26> ...
Execute         set_default_model dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config26> 
Execute         cdfg_preprocess -model dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config26> 
Execute         rtl_gen_preprocess dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config26> 
INFO-FLOW: Preprocessing Module: dense<array<ap_fixed,16u>,array<ap_fixed<20,8,5,3,0>,3u>,config26> ...
Execute         set_default_model dense<array<ap_fixed,16u>,array<ap_fixed<20,8,5,3,0>,3u>,config26> 
Execute         cdfg_preprocess -model dense<array<ap_fixed,16u>,array<ap_fixed<20,8,5,3,0>,3u>,config26> 
Execute         rtl_gen_preprocess dense<array<ap_fixed,16u>,array<ap_fixed<20,8,5,3,0>,3u>,config26> 
INFO-FLOW: Preprocessing Module: softmax_stable<array,array<ap_fixed<20,8,5,3,0>,3u>,softmax_config28> ...
Execute         set_default_model softmax_stable<array,array<ap_fixed<20,8,5,3,0>,3u>,softmax_config28> 
Execute         cdfg_preprocess -model softmax_stable<array,array<ap_fixed<20,8,5,3,0>,3u>,softmax_config28> 
Execute         rtl_gen_preprocess softmax_stable<array,array<ap_fixed<20,8,5,3,0>,3u>,softmax_config28> 
INFO-FLOW: Preprocessing Module: softmax<array,array<ap_fixed<20,8,5,3,0>,3u>,softmax_config28> ...
Execute         set_default_model softmax<array,array<ap_fixed<20,8,5,3,0>,3u>,softmax_config28> 
Execute         cdfg_preprocess -model softmax<array,array<ap_fixed<20,8,5,3,0>,3u>,softmax_config28> 
Execute         rtl_gen_preprocess softmax<array,array<ap_fixed<20,8,5,3,0>,3u>,softmax_config28> 
INFO-FLOW: Preprocessing Module: myproject ...
Execute         set_default_model myproject 
Execute         cdfg_preprocess -model myproject 
Execute         rtl_gen_preprocess myproject 
INFO-FLOW: Preprocessing Module: Block_myproject_axi_.exit27_proc ...
Execute         set_default_model Block_myproject_axi_.exit27_proc 
Execute         cdfg_preprocess -model Block_myproject_axi_.exit27_proc 
Execute         rtl_gen_preprocess Block_myproject_axi_.exit27_proc 
INFO-FLOW: Preprocessing Module: Loop_2_proc ...
Execute         set_default_model Loop_2_proc 
Execute         cdfg_preprocess -model Loop_2_proc 
Execute         rtl_gen_preprocess Loop_2_proc 
INFO-FLOW: Preprocessing Module: myproject_axi ...
Execute         set_default_model myproject_axi 
Execute         cdfg_preprocess -model myproject_axi 
Execute         rtl_gen_preprocess myproject_axi 
INFO-FLOW: Model list for synthesis: Loop_1_proc421 {conv_2d_cl<array<ap_uint<8>, 1u>, array<ap_fixed<20, 8, 5, 3, 0>, 4u>, config2>} relu<array<ap_fixed,4u>,array<ap_fixed<20,8,5,3,0>,4u>,relu_config5> pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<20,8,5,3,0>,4u>,config6> conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<20,8,5,3,0>,8u>,config7> relu<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,relu_config10> pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config11> conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config12> relu<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,relu_config15> pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config16> {dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config18>} dense<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config18> relu<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,relu_config21> {dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config22>} dense<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,16u>,config22> relu<array<ap_fixed,16u>,array<ap_fixed<20,8,5,3,0>,16u>,relu_config25> {dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config26>} dense<array<ap_fixed,16u>,array<ap_fixed<20,8,5,3,0>,3u>,config26> softmax_stable<array,array<ap_fixed<20,8,5,3,0>,3u>,softmax_config28> softmax<array,array<ap_fixed<20,8,5,3,0>,3u>,softmax_config28> myproject Block_myproject_axi_.exit27_proc Loop_2_proc myproject_axi
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_1_proc421' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Loop_1_proc421 
Execute         schedule -model Loop_1_proc421 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 60.04 seconds; current allocated memory: 502.628 MB.
Execute         syn_report -verbosereport -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/Loop_1_proc421.verbose.sched.rpt 
Execute         db_write -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/Loop_1_proc421.sched.adb -f 
INFO-FLOW: Finish scheduling Loop_1_proc421.
Execute         set_default_model Loop_1_proc421 
Execute         bind -model Loop_1_proc421 
BIND OPTION: model=Loop_1_proc421
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 502.903 MB.
Execute         syn_report -verbosereport -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/Loop_1_proc421.verbose.bind.rpt 
Execute         db_write -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/Loop_1_proc421.bind.adb -f 
INFO-FLOW: Finish binding Loop_1_proc421.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_8_5_3_0_4u_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model conv_2d_cl<array<ap_uint<8>, 1u>, array<ap_fixed<20, 8, 5, 3, 0>, 4u>, config2> 
Execute         schedule -model conv_2d_cl<array<ap_uint<8>, 1u>, array<ap_fixed<20, 8, 5, 3, 0>, 4u>, config2> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.
INFO: [SCHED 204-61] Pipelining result : Target II = 64, Final II = 14, Depth = 14.
WARNING: [SCHED 204-21] Estimated clock period (5.407ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path in module 'conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_8_5_3_0_4u_config2_s' consists of the following:
	'load' operation ('kernel_data_V_2_2_load', firmware/nnet_utils/nnet_conv_stream.h:201->firmware/nnet_utils/nnet_conv_stream.h:252->firmware/nnet_utils/nnet_conv_stream.h:286->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103) on static variable 'kernel_data_V_2_2' [44]  (0 ns)
	'mul' operation ('mul_ln703', firmware/nnet_utils/nnet_dense_latency.h:42->firmware/nnet_utils/nnet_conv_stream.h:294->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103) [83]  (4.17 ns)
	blocking operation 1.24 ns on control path)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 503.580 MB.
Execute         syn_report -verbosereport -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_8_5_3_0_4u_config2_s.verbose.sched.rpt 
Execute         db_write -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_8_5_3_0_4u_config2_s.sched.adb -f 
INFO-FLOW: Finish scheduling conv_2d_cl<array<ap_uint<8>, 1u>, array<ap_fixed<20, 8, 5, 3, 0>, 4u>, config2>.
Execute         set_default_model conv_2d_cl<array<ap_uint<8>, 1u>, array<ap_fixed<20, 8, 5, 3, 0>, 4u>, config2> 
Execute         bind -model conv_2d_cl<array<ap_uint<8>, 1u>, array<ap_fixed<20, 8, 5, 3, 0>, 4u>, config2> 
BIND OPTION: model=conv_2d_cl<array<ap_uint<8>, 1u>, array<ap_fixed<20, 8, 5, 3, 0>, 4u>, config2>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 504.357 MB.
Execute         syn_report -verbosereport -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_8_5_3_0_4u_config2_s.verbose.bind.rpt 
Execute         db_write -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_8_5_3_0_4u_config2_s.bind.adb -f 
INFO-FLOW: Finish binding conv_2d_cl<array<ap_uint<8>, 1u>, array<ap_fixed<20, 8, 5, 3, 0>, 4u>, config2>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_relu_config5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model relu<array<ap_fixed,4u>,array<ap_fixed<20,8,5,3,0>,4u>,relu_config5> 
Execute         schedule -model relu<array<ap_fixed,4u>,array<ap_fixed<20,8,5,3,0>,4u>,relu_config5> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReLUActLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 504.563 MB.
Execute         syn_report -verbosereport -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_relu_config5_s.verbose.sched.rpt 
Execute         db_write -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_relu_config5_s.sched.adb -f 
INFO-FLOW: Finish scheduling relu<array<ap_fixed,4u>,array<ap_fixed<20,8,5,3,0>,4u>,relu_config5>.
Execute         set_default_model relu<array<ap_fixed,4u>,array<ap_fixed<20,8,5,3,0>,4u>,relu_config5> 
Execute         bind -model relu<array<ap_fixed,4u>,array<ap_fixed<20,8,5,3,0>,4u>,relu_config5> 
BIND OPTION: model=relu<array<ap_fixed,4u>,array<ap_fixed<20,8,5,3,0>,4u>,relu_config5>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 504.767 MB.
Execute         syn_report -verbosereport -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_relu_config5_s.verbose.bind.rpt 
Execute         db_write -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_relu_config5_s.bind.adb -f 
INFO-FLOW: Finish binding relu<array<ap_fixed,4u>,array<ap_fixed<20,8,5,3,0>,4u>,relu_config5>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<20,8,5,3,0>,4u>,config6> 
Execute         schedule -model pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<20,8,5,3,0>,4u>,config6> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.
WARNING: [SCHED 204-68] The II Violation in module 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s' (Loop: ReadInputHeight_ReadInputWidth): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('sX_2_write_ln227', firmware/nnet_utils/nnet_pooling_stream.h:227->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257) of variable 'select_ln227', firmware/nnet_utils/nnet_pooling_stream.h:227->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257 on static variable 'sX_2' and 'load' operation ('sX_2_load', firmware/nnet_utils/nnet_pooling_stream.h:191->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257) on static variable 'sX_2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 10.
WARNING: [SCHED 204-21] Estimated clock period (4.429ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path in module 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s' consists of the following:
	'icmp' operation ('icmp_ln212', firmware/nnet_utils/nnet_pooling_stream.h:212->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257) [326]  (2.47 ns)
	blocking operation 1.96 ns on control path)
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.11 sec.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 506.091 MB.
Execute         syn_report -verbosereport -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s.verbose.sched.rpt 
Execute         db_write -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s.sched.adb -f 
INFO-FLOW: Finish scheduling pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<20,8,5,3,0>,4u>,config6>.
Execute         set_default_model pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<20,8,5,3,0>,4u>,config6> 
Execute         bind -model pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<20,8,5,3,0>,4u>,config6> 
BIND OPTION: model=pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<20,8,5,3,0>,4u>,config6>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 507.718 MB.
Execute         syn_report -verbosereport -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s.verbose.bind.rpt 
Command         syn_report done; 0.17 sec.
Execute         db_write -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s.bind.adb -f 
INFO-FLOW: Finish binding pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<20,8,5,3,0>,4u>,config6>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<20,8,5,3,0>,8u>,config7> 
Execute         schedule -model conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<20,8,5,3,0>,8u>,config7> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.
INFO: [SCHED 204-61] Pipelining result : Target II = 64, Final II = 35, Depth = 35.
WARNING: [SCHED 204-21] Estimated clock period (5.407ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path in module 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_s' consists of the following:
	'load' operation ('kernel_data_V_4374_load', firmware/nnet_utils/nnet_conv_stream.h:201->firmware/nnet_utils/nnet_conv_stream.h:252->firmware/nnet_utils/nnet_conv_stream.h:286->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103) on static variable 'kernel_data_V_4374' [81]  (0 ns)
	'mul' operation ('mul_ln1118', firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42->firmware/nnet_utils/nnet_conv_stream.h:294->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103) [148]  (3.66 ns)
	blocking operation 1.75 ns on control path)
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 1.35 sec.
INFO: [HLS 200-111]  Elapsed time: 1.6 seconds; current allocated memory: 513.466 MB.
Execute         syn_report -verbosereport -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_s.verbose.sched.rpt 
Command         syn_report done; 0.45 sec.
Execute         db_write -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_s.sched.adb -f 
Command         db_write done; 0.22 sec.
INFO-FLOW: Finish scheduling conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<20,8,5,3,0>,8u>,config7>.
Execute         set_default_model conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<20,8,5,3,0>,8u>,config7> 
Execute         bind -model conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<20,8,5,3,0>,8u>,config7> 
BIND OPTION: model=conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<20,8,5,3,0>,8u>,config7>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.28 sec.
INFO: [HLS 200-111]  Elapsed time: 0.95 seconds; current allocated memory: 517.435 MB.
Execute         syn_report -verbosereport -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_s.verbose.bind.rpt 
Command         syn_report done; 0.58 sec.
Execute         db_write -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_s.bind.adb -f 
Command         db_write done; 0.24 sec.
INFO-FLOW: Finish binding conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<20,8,5,3,0>,8u>,config7>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model relu<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,relu_config10> 
Execute         schedule -model relu<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,relu_config10> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReLUActLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.88 seconds; current allocated memory: 517.963 MB.
Execute         syn_report -verbosereport -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config10_s.verbose.sched.rpt 
Execute         db_write -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config10_s.sched.adb -f 
INFO-FLOW: Finish scheduling relu<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,relu_config10>.
Execute         set_default_model relu<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,relu_config10> 
Execute         bind -model relu<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,relu_config10> 
BIND OPTION: model=relu<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,relu_config10>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 518.312 MB.
Execute         syn_report -verbosereport -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config10_s.verbose.bind.rpt 
Execute         db_write -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config10_s.bind.adb -f 
INFO-FLOW: Finish binding relu<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,relu_config10>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config11> 
Execute         schedule -model pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config11> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.
WARNING: [SCHED 204-68] The II Violation in module 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s' (Loop: ReadInputHeight_ReadInputWidth): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('sX_1_write_ln227', firmware/nnet_utils/nnet_pooling_stream.h:227->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257) of variable 'select_ln227', firmware/nnet_utils/nnet_pooling_stream.h:227->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257 on static variable 'sX_1' and 'load' operation ('sX_1_load', firmware/nnet_utils/nnet_pooling_stream.h:191->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257) on static variable 'sX_1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 10.
WARNING: [SCHED 204-21] Estimated clock period (4.429ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path in module 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s' consists of the following:
	'icmp' operation ('icmp_ln212', firmware/nnet_utils/nnet_pooling_stream.h:212->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257) [614]  (2.47 ns)
	blocking operation 1.96 ns on control path)
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.16 sec.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 520.645 MB.
Execute         syn_report -verbosereport -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s.verbose.sched.rpt 
Command         syn_report done; 0.15 sec.
Execute         db_write -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s.sched.adb -f 
Command         db_write done; 0.12 sec.
INFO-FLOW: Finish scheduling pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config11>.
Execute         set_default_model pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config11> 
Execute         bind -model pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config11> 
BIND OPTION: model=pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config11>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 523.655 MB.
Execute         syn_report -verbosereport -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s.verbose.bind.rpt 
Command         syn_report done; 0.31 sec.
Execute         db_write -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s.bind.adb -f 
Command         db_write done; 0.13 sec.
INFO-FLOW: Finish binding pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config11>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config12> 
Execute         schedule -model conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config12> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.
INFO: [SCHED 204-61] Pipelining result : Target II = 64, Final II = 39, Depth = 39.
WARNING: [SCHED 204-21] Estimated clock period (5.407ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path in module 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s' consists of the following:
	'load' operation ('kernel_data_V_1_8_load', firmware/nnet_utils/nnet_conv_stream.h:201->firmware/nnet_utils/nnet_conv_stream.h:252->firmware/nnet_utils/nnet_conv_stream.h:286->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103) on static variable 'kernel_data_V_1_8' [125]  (0 ns)
	'mul' operation ('mul_ln1118_384', firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42->firmware/nnet_utils/nnet_conv_stream.h:294->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103) [245]  (3.66 ns)
	blocking operation 1.75 ns on control path)
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 2.47 sec.
INFO: [HLS 200-111]  Elapsed time: 2.92 seconds; current allocated memory: 535.212 MB.
Execute         syn_report -verbosereport -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s.verbose.sched.rpt 
Command         syn_report done; 0.83 sec.
Execute         db_write -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s.sched.adb -f 
Command         db_write done; 0.47 sec.
INFO-FLOW: Finish scheduling conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config12>.
Execute         set_default_model conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config12> 
Execute         bind -model conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config12> 
BIND OPTION: model=conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config12>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.75 sec.
INFO: [HLS 200-111]  Elapsed time: 2.05 seconds; current allocated memory: 543.125 MB.
Execute         syn_report -verbosereport -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s.verbose.bind.rpt 
Command         syn_report done; 1.16 sec.
Execute         db_write -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s.bind.adb -f 
Command         db_write done; 0.48 sec.
INFO-FLOW: Finish binding conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config12>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model relu<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,relu_config15> 
Execute         schedule -model relu<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,relu_config15> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReLUActLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.7 seconds; current allocated memory: 543.928 MB.
Execute         syn_report -verbosereport -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config15_s.verbose.sched.rpt 
Execute         db_write -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config15_s.sched.adb -f 
INFO-FLOW: Finish scheduling relu<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,relu_config15>.
Execute         set_default_model relu<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,relu_config15> 
Execute         bind -model relu<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,relu_config15> 
BIND OPTION: model=relu<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,relu_config15>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 544.238 MB.
Execute         syn_report -verbosereport -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config15_s.verbose.bind.rpt 
Execute         db_write -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config15_s.bind.adb -f 
INFO-FLOW: Finish binding relu<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,relu_config15>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config16> 
Execute         schedule -model pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config16> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.
WARNING: [SCHED 204-68] The II Violation in module 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s' (Loop: ReadInputHeight_ReadInputWidth): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('sX_write_ln227', firmware/nnet_utils/nnet_pooling_stream.h:227->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257) of variable 'select_ln227', firmware/nnet_utils/nnet_pooling_stream.h:227->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257 on static variable 'sX' and 'load' operation ('sX_load', firmware/nnet_utils/nnet_pooling_stream.h:191->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257) on static variable 'sX'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 10.
WARNING: [SCHED 204-21] Estimated clock period (4.429ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path in module 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s' consists of the following:
	'icmp' operation ('icmp_ln212', firmware/nnet_utils/nnet_pooling_stream.h:212->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257) [614]  (2.47 ns)
	blocking operation 1.96 ns on control path)
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.17 sec.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 546.584 MB.
Execute         syn_report -verbosereport -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s.verbose.sched.rpt 
Command         syn_report done; 0.15 sec.
Execute         db_write -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s.sched.adb -f 
Command         db_write done; 0.12 sec.
INFO-FLOW: Finish scheduling pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config16>.
Execute         set_default_model pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config16> 
Execute         bind -model pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config16> 
BIND OPTION: model=pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config16>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 549.633 MB.
Execute         syn_report -verbosereport -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s.verbose.bind.rpt 
Command         syn_report done; 0.32 sec.
Execute         db_write -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s.bind.adb -f 
Command         db_write done; 0.13 sec.
INFO-FLOW: Finish binding pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config16>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_wrapper_ap_fixed_20_8_5_3_0_ap_fixed_20_8_5_3_0_config18_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config18> 
Execute         schedule -model dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config18> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config18>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 64, Final II = 62, Depth = 62.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 2.61 sec.
INFO: [HLS 200-111]  Elapsed time: 3.07 seconds; current allocated memory: 560.015 MB.
Execute         syn_report -verbosereport -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_20_8_5_3_0_ap_fixed_20_8_5_3_0_config18_s.verbose.sched.rpt 
Command         syn_report done; 0.81 sec.
Execute         db_write -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_20_8_5_3_0_ap_fixed_20_8_5_3_0_config18_s.sched.adb -f 
Command         db_write done; 0.42 sec.
INFO-FLOW: Finish scheduling dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config18>.
Execute         set_default_model dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config18> 
Execute         bind -model dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config18> 
BIND OPTION: model=dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config18>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (6.01522ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
INFO: [BIND 205-100] The critical path consists of the following:
	wire read on port 'data_3_V_read' (firmware/nnet_utils/nnet_dense_stream.h:13) (0 ns)
	'mul' operation ('mul_ln1118_122', firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42->firmware/nnet_utils/nnet_dense_stream.h:19) (6.02 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.72 sec.
INFO: [HLS 200-111]  Elapsed time: 1.95 seconds; current allocated memory: 567.110 MB.
Execute         syn_report -verbosereport -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_20_8_5_3_0_ap_fixed_20_8_5_3_0_config18_s.verbose.bind.rpt 
Command         syn_report done; 1.01 sec.
Execute         db_write -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_20_8_5_3_0_ap_fixed_20_8_5_3_0_config18_s.bind.adb -f 
Command         db_write done; 0.43 sec.
INFO-FLOW: Finish binding dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config18>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config18_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config18> 
Execute         schedule -model dense<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config18> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DataPrepare'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.55 seconds; current allocated memory: 568.796 MB.
Execute         syn_report -verbosereport -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config18_s.verbose.sched.rpt 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config18_s.sched.adb -f 
INFO-FLOW: Finish scheduling dense<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config18>.
Execute         set_default_model dense<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config18> 
Execute         bind -model dense<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config18> 
BIND OPTION: model=dense<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config18>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 571.878 MB.
Execute         syn_report -verbosereport -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config18_s.verbose.bind.rpt 
Command         syn_report done; 0.36 sec.
Execute         db_write -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config18_s.bind.adb -f 
INFO-FLOW: Finish binding dense<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config18>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config21_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model relu<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,relu_config21> 
Execute         schedule -model relu<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,relu_config21> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'relu<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,relu_config21>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 572.145 MB.
Execute         syn_report -verbosereport -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config21_s.verbose.sched.rpt 
Execute         db_write -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config21_s.sched.adb -f 
INFO-FLOW: Finish scheduling relu<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,relu_config21>.
Execute         set_default_model relu<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,relu_config21> 
Execute         bind -model relu<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,relu_config21> 
BIND OPTION: model=relu<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,relu_config21>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 572.461 MB.
Execute         syn_report -verbosereport -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config21_s.verbose.bind.rpt 
Execute         db_write -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config21_s.bind.adb -f 
INFO-FLOW: Finish binding relu<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,relu_config21>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_wrapper_ap_fixed_20_8_5_3_0_ap_fixed_20_8_5_3_0_config22_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config22> 
Execute         schedule -model dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config22> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config22>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 64, Final II = 64, Depth = 68.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.54 sec.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 574.608 MB.
Execute         syn_report -verbosereport -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_20_8_5_3_0_ap_fixed_20_8_5_3_0_config22_s.verbose.sched.rpt 
Command         syn_report done; 0.18 sec.
Execute         db_write -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_20_8_5_3_0_ap_fixed_20_8_5_3_0_config22_s.sched.adb -f 
INFO-FLOW: Finish scheduling dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config22>.
Execute         set_default_model dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config22> 
Execute         bind -model dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config22> 
BIND OPTION: model=dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config22>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (6.03004ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
INFO: [BIND 205-100] The critical path consists of the following:
	wire read on port 'data_0_V_read' (firmware/nnet_utils/nnet_dense_stream.h:13) (0 ns)
	'mul' operation ('mul_ln1118', firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42->firmware/nnet_utils/nnet_dense_stream.h:19) (6.03 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.12 sec.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 575.994 MB.
Execute         syn_report -verbosereport -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_20_8_5_3_0_ap_fixed_20_8_5_3_0_config22_s.verbose.bind.rpt 
Command         syn_report done; 0.22 sec.
Execute         db_write -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_20_8_5_3_0_ap_fixed_20_8_5_3_0_config22_s.bind.adb -f 
INFO-FLOW: Finish binding dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config22>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_16u_config22_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,16u>,config22> 
Execute         schedule -model dense<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,16u>,config22> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 576.366 MB.
Execute         syn_report -verbosereport -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_16u_config22_s.verbose.sched.rpt 
Execute         db_write -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_16u_config22_s.sched.adb -f 
INFO-FLOW: Finish scheduling dense<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,16u>,config22>.
Execute         set_default_model dense<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,16u>,config22> 
Execute         bind -model dense<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,16u>,config22> 
BIND OPTION: model=dense<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,16u>,config22>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 577.007 MB.
Execute         syn_report -verbosereport -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_16u_config22_s.verbose.bind.rpt 
Execute         db_write -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_16u_config22_s.bind.adb -f 
INFO-FLOW: Finish binding dense<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,16u>,config22>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_16u_relu_config25_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model relu<array<ap_fixed,16u>,array<ap_fixed<20,8,5,3,0>,16u>,relu_config25> 
Execute         schedule -model relu<array<ap_fixed,16u>,array<ap_fixed<20,8,5,3,0>,16u>,relu_config25> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'relu<array<ap_fixed,16u>,array<ap_fixed<20,8,5,3,0>,16u>,relu_config25>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 577.283 MB.
Execute         syn_report -verbosereport -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_16u_relu_config25_s.verbose.sched.rpt 
Execute         db_write -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_16u_relu_config25_s.sched.adb -f 
INFO-FLOW: Finish scheduling relu<array<ap_fixed,16u>,array<ap_fixed<20,8,5,3,0>,16u>,relu_config25>.
Execute         set_default_model relu<array<ap_fixed,16u>,array<ap_fixed<20,8,5,3,0>,16u>,relu_config25> 
Execute         bind -model relu<array<ap_fixed,16u>,array<ap_fixed<20,8,5,3,0>,16u>,relu_config25> 
BIND OPTION: model=relu<array<ap_fixed,16u>,array<ap_fixed<20,8,5,3,0>,16u>,relu_config25>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 577.777 MB.
Execute         syn_report -verbosereport -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_16u_relu_config25_s.verbose.bind.rpt 
Execute         db_write -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_16u_relu_config25_s.bind.adb -f 
INFO-FLOW: Finish binding relu<array<ap_fixed,16u>,array<ap_fixed<20,8,5,3,0>,16u>,relu_config25>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_wrapper_ap_fixed_20_8_5_3_0_ap_fixed_20_8_5_3_0_config26_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config26> 
Execute         schedule -model dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config26> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config26>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 64, Final II = 53, Depth = 53.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.44 sec.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 579.547 MB.
Execute         syn_report -verbosereport -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_20_8_5_3_0_ap_fixed_20_8_5_3_0_config26_s.verbose.sched.rpt 
Command         syn_report done; 0.13 sec.
Execute         db_write -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_20_8_5_3_0_ap_fixed_20_8_5_3_0_config26_s.sched.adb -f 
INFO-FLOW: Finish scheduling dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config26>.
Execute         set_default_model dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config26> 
Execute         bind -model dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config26> 
BIND OPTION: model=dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config26>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (5.98777ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
INFO: [BIND 205-100] The critical path consists of the following:
	wire read on port 'data_0_V_read' (firmware/nnet_utils/nnet_dense_stream.h:13) (0 ns)
	'mul' operation ('mul_ln1118_3', firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42->firmware/nnet_utils/nnet_dense_stream.h:19) (5.99 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 580.810 MB.
Execute         syn_report -verbosereport -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_20_8_5_3_0_ap_fixed_20_8_5_3_0_config26_s.verbose.bind.rpt 
Command         syn_report done; 0.17 sec.
Execute         db_write -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_20_8_5_3_0_ap_fixed_20_8_5_3_0_config26_s.bind.adb -f 
INFO-FLOW: Finish binding dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config26>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_3u_config26_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense<array<ap_fixed,16u>,array<ap_fixed<20,8,5,3,0>,3u>,config26> 
Execute         schedule -model dense<array<ap_fixed,16u>,array<ap_fixed<20,8,5,3,0>,3u>,config26> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 581.080 MB.
Execute         syn_report -verbosereport -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_3u_config26_s.verbose.sched.rpt 
Execute         db_write -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_3u_config26_s.sched.adb -f 
INFO-FLOW: Finish scheduling dense<array<ap_fixed,16u>,array<ap_fixed<20,8,5,3,0>,3u>,config26>.
Execute         set_default_model dense<array<ap_fixed,16u>,array<ap_fixed<20,8,5,3,0>,3u>,config26> 
Execute         bind -model dense<array<ap_fixed,16u>,array<ap_fixed<20,8,5,3,0>,3u>,config26> 
BIND OPTION: model=dense<array<ap_fixed,16u>,array<ap_fixed<20,8,5,3,0>,3u>,config26>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 581.771 MB.
Execute         syn_report -verbosereport -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_3u_config26_s.verbose.bind.rpt 
Execute         db_write -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_3u_config26_s.bind.adb -f 
INFO-FLOW: Finish binding dense<array<ap_fixed,16u>,array<ap_fixed<20,8,5,3,0>,3u>,config26>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_stable_array_array_ap_fixed_20_8_5_3_0_3u_softmax_config28_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model softmax_stable<array,array<ap_fixed<20,8,5,3,0>,3u>,softmax_config28> 
Execute         schedule -model softmax_stable<array,array<ap_fixed<20,8,5,3,0>,3u>,softmax_config28> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'softmax_stable<array,array<ap_fixed<20,8,5,3,0>,3u>,softmax_config28>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 3, Final II = 3, Depth = 16.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.11 sec.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 582.261 MB.
Execute         syn_report -verbosereport -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_ap_fixed_20_8_5_3_0_3u_softmax_config28_s.verbose.sched.rpt 
Execute         db_write -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_ap_fixed_20_8_5_3_0_3u_softmax_config28_s.sched.adb -f 
INFO-FLOW: Finish scheduling softmax_stable<array,array<ap_fixed<20,8,5,3,0>,3u>,softmax_config28>.
Execute         set_default_model softmax_stable<array,array<ap_fixed<20,8,5,3,0>,3u>,softmax_config28> 
Execute         bind -model softmax_stable<array,array<ap_fixed<20,8,5,3,0>,3u>,softmax_config28> 
BIND OPTION: model=softmax_stable<array,array<ap_fixed<20,8,5,3,0>,3u>,softmax_config28>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 582.774 MB.
Execute         syn_report -verbosereport -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_ap_fixed_20_8_5_3_0_3u_softmax_config28_s.verbose.bind.rpt 
Execute         db_write -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_ap_fixed_20_8_5_3_0_3u_softmax_config28_s.bind.adb -f 
INFO-FLOW: Finish binding softmax_stable<array,array<ap_fixed<20,8,5,3,0>,3u>,softmax_config28>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_array_array_ap_fixed_20_8_5_3_0_3u_softmax_config28_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model softmax<array,array<ap_fixed<20,8,5,3,0>,3u>,softmax_config28> 
Execute         schedule -model softmax<array,array<ap_fixed<20,8,5,3,0>,3u>,softmax_config28> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 582.919 MB.
Execute         syn_report -verbosereport -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_20_8_5_3_0_3u_softmax_config28_s.verbose.sched.rpt 
Execute         db_write -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_20_8_5_3_0_3u_softmax_config28_s.sched.adb -f 
INFO-FLOW: Finish scheduling softmax<array,array<ap_fixed<20,8,5,3,0>,3u>,softmax_config28>.
Execute         set_default_model softmax<array,array<ap_fixed<20,8,5,3,0>,3u>,softmax_config28> 
Execute         bind -model softmax<array,array<ap_fixed<20,8,5,3,0>,3u>,softmax_config28> 
BIND OPTION: model=softmax<array,array<ap_fixed<20,8,5,3,0>,3u>,softmax_config28>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 583.052 MB.
Execute         syn_report -verbosereport -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_20_8_5_3_0_3u_softmax_config28_s.verbose.bind.rpt 
Execute         db_write -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_20_8_5_3_0_3u_softmax_config28_s.bind.adb -f 
INFO-FLOW: Finish binding softmax<array,array<ap_fixed<20,8,5,3,0>,3u>,softmax_config28>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model myproject 
Execute         schedule -model myproject 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 583.849 MB.
Execute         syn_report -verbosereport -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject.verbose.sched.rpt 
Execute         db_write -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject.sched.adb -f 
INFO-FLOW: Finish scheduling myproject.
Execute         set_default_model myproject 
Execute         bind -model myproject 
BIND OPTION: model=myproject
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 3.33 sec.
INFO: [HLS 200-111]  Elapsed time: 3.47 seconds; current allocated memory: 589.287 MB.
Execute         syn_report -verbosereport -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject.verbose.bind.rpt 
Command         syn_report done; 1.36 sec.
Execute         db_write -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject.bind.adb -f 
INFO-FLOW: Finish binding myproject.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_myproject_axi_exit27_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Block_myproject_axi_.exit27_proc 
Execute         schedule -model Block_myproject_axi_.exit27_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.46 seconds; current allocated memory: 590.363 MB.
Execute         syn_report -verbosereport -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/Block_myproject_axi_exit27_proc.verbose.sched.rpt 
Execute         db_write -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/Block_myproject_axi_exit27_proc.sched.adb -f 
INFO-FLOW: Finish scheduling Block_myproject_axi_.exit27_proc.
Execute         set_default_model Block_myproject_axi_.exit27_proc 
Execute         bind -model Block_myproject_axi_.exit27_proc 
BIND OPTION: model=Block_myproject_axi_.exit27_proc
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 590.441 MB.
Execute         syn_report -verbosereport -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/Block_myproject_axi_exit27_proc.verbose.bind.rpt 
Execute         db_write -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/Block_myproject_axi_exit27_proc.bind.adb -f 
INFO-FLOW: Finish binding Block_myproject_axi_.exit27_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_2_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Loop_2_proc 
Execute         schedule -model Loop_2_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 590.678 MB.
Execute         syn_report -verbosereport -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/Loop_2_proc.verbose.sched.rpt 
Execute         db_write -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/Loop_2_proc.sched.adb -f 
INFO-FLOW: Finish scheduling Loop_2_proc.
Execute         set_default_model Loop_2_proc 
Execute         bind -model Loop_2_proc 
BIND OPTION: model=Loop_2_proc
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 591.016 MB.
Execute         syn_report -verbosereport -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/Loop_2_proc.verbose.bind.rpt 
Execute         db_write -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/Loop_2_proc.bind.adb -f 
INFO-FLOW: Finish binding Loop_2_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myproject_axi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model myproject_axi 
Execute         schedule -model myproject_axi 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 591.208 MB.
Execute         syn_report -verbosereport -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject_axi.verbose.sched.rpt 
Execute         db_write -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject_axi.sched.adb -f 
INFO-FLOW: Finish scheduling myproject_axi.
Execute         set_default_model myproject_axi 
Execute         bind -model myproject_axi 
BIND OPTION: model=myproject_axi
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 1.26 sec.
INFO: [HLS 200-111]  Elapsed time: 1.28 seconds; current allocated memory: 593.173 MB.
Execute         syn_report -verbosereport -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject_axi.verbose.bind.rpt 
Command         syn_report done; 1.23 sec.
Execute         db_write -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject_axi.bind.adb -f 
INFO-FLOW: Finish binding myproject_axi.
Execute         get_model_list myproject_axi -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess Loop_1_proc421 
Execute         rtl_gen_preprocess conv_2d_cl<array<ap_uint<8>, 1u>, array<ap_fixed<20, 8, 5, 3, 0>, 4u>, config2> 
Execute         rtl_gen_preprocess relu<array<ap_fixed,4u>,array<ap_fixed<20,8,5,3,0>,4u>,relu_config5> 
Execute         rtl_gen_preprocess pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<20,8,5,3,0>,4u>,config6> 
Execute         rtl_gen_preprocess conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<20,8,5,3,0>,8u>,config7> 
Execute         rtl_gen_preprocess relu<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,relu_config10> 
Execute         rtl_gen_preprocess pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config11> 
Execute         rtl_gen_preprocess conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config12> 
Execute         rtl_gen_preprocess relu<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,relu_config15> 
Execute         rtl_gen_preprocess pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config16> 
Execute         rtl_gen_preprocess dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config18> 
Execute         rtl_gen_preprocess dense<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config18> 
Execute         rtl_gen_preprocess relu<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,relu_config21> 
Execute         rtl_gen_preprocess dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config22> 
Execute         rtl_gen_preprocess dense<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,16u>,config22> 
Execute         rtl_gen_preprocess relu<array<ap_fixed,16u>,array<ap_fixed<20,8,5,3,0>,16u>,relu_config25> 
Execute         rtl_gen_preprocess dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config26> 
Execute         rtl_gen_preprocess dense<array<ap_fixed,16u>,array<ap_fixed<20,8,5,3,0>,3u>,config26> 
Execute         rtl_gen_preprocess softmax_stable<array,array<ap_fixed<20,8,5,3,0>,3u>,softmax_config28> 
Execute         rtl_gen_preprocess softmax<array,array<ap_fixed<20,8,5,3,0>,3u>,softmax_config28> 
Execute         rtl_gen_preprocess myproject 
Execute         rtl_gen_preprocess Block_myproject_axi_.exit27_proc 
Execute         rtl_gen_preprocess Loop_2_proc 
Execute         rtl_gen_preprocess myproject_axi 
INFO-FLOW: Model list for RTL generation: Loop_1_proc421 {conv_2d_cl<array<ap_uint<8>, 1u>, array<ap_fixed<20, 8, 5, 3, 0>, 4u>, config2>} relu<array<ap_fixed,4u>,array<ap_fixed<20,8,5,3,0>,4u>,relu_config5> pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<20,8,5,3,0>,4u>,config6> conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<20,8,5,3,0>,8u>,config7> relu<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,relu_config10> pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config11> conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config12> relu<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,relu_config15> pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config16> {dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config18>} dense<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config18> relu<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,relu_config21> {dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config22>} dense<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,16u>,config22> relu<array<ap_fixed,16u>,array<ap_fixed<20,8,5,3,0>,16u>,relu_config25> {dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config26>} dense<array<ap_fixed,16u>,array<ap_fixed<20,8,5,3,0>,3u>,config26> softmax_stable<array,array<ap_fixed<20,8,5,3,0>,3u>,softmax_config28> softmax<array,array<ap_fixed<20,8,5,3,0>,3u>,softmax_config28> myproject Block_myproject_axi_.exit27_proc Loop_2_proc myproject_axi
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_1_proc421' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Loop_1_proc421 -vendor xilinx -mg_file /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/Loop_1_proc421.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_1_proc421'.
INFO: [HLS 200-111]  Elapsed time: 1.27 seconds; current allocated memory: 594.771 MB.
Execute         source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         gen_rtl Loop_1_proc421 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/syn/systemc/Loop_1_proc421 -synmodules Loop_1_proc421 {conv_2d_cl<array<ap_uint<8>, 1u>, array<ap_fixed<20, 8, 5, 3, 0>, 4u>, config2>} relu<array<ap_fixed,4u>,array<ap_fixed<20,8,5,3,0>,4u>,relu_config5> pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<20,8,5,3,0>,4u>,config6> conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<20,8,5,3,0>,8u>,config7> relu<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,relu_config10> pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config11> conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config12> relu<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,relu_config15> pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config16> {dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config18>} dense<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config18> relu<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,relu_config21> {dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config22>} dense<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,16u>,config22> relu<array<ap_fixed,16u>,array<ap_fixed<20,8,5,3,0>,16u>,relu_config25> {dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config26>} dense<array<ap_fixed,16u>,array<ap_fixed<20,8,5,3,0>,3u>,config26> softmax_stable<array,array<ap_fixed<20,8,5,3,0>,3u>,softmax_config28> softmax<array,array<ap_fixed<20,8,5,3,0>,3u>,softmax_config28> myproject Block_myproject_axi_.exit27_proc Loop_2_proc myproject_axi 
Execute         gen_rtl Loop_1_proc421 -style xilinx -f -lang vhdl -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/syn/vhdl/Loop_1_proc421 
Execute         gen_rtl Loop_1_proc421 -style xilinx -f -lang vlog -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/syn/verilog/Loop_1_proc421 
Execute         syn_report -csynth -model Loop_1_proc421 -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/syn/report/Loop_1_proc421_csynth.rpt 
Execute         syn_report -rtlxml -model Loop_1_proc421 -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/syn/report/Loop_1_proc421_csynth.xml 
Execute         syn_report -verbosereport -model Loop_1_proc421 -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/Loop_1_proc421.verbose.rpt 
Execute         db_write -model Loop_1_proc421 -f -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/Loop_1_proc421.adb 
Execute         gen_tb_info Loop_1_proc421 -p /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/Loop_1_proc421 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_8_5_3_0_4u_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model conv_2d_cl<array<ap_uint<8>, 1u>, array<ap_fixed<20, 8, 5, 3, 0>, 4u>, config2> -vendor xilinx -mg_file /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_8_5_3_0_4u_config2_s.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'pX_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sX_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pY_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sY_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_8' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_8_5_3_0_4u_config2_s_line_buffer_Array_V_2_0_0' to 'conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_8_5_3_0_4u_config2_s_line_bufbkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_8_5_3_0_4u_config2_s_line_buffer_Array_V_2_1_0' to 'conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_8_5_3_0_4u_config2_s_line_bufcud' due to the length limit 80
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_8_5_3_0_4u_config2_s'.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 596.893 MB.
Execute         source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         gen_rtl conv_2d_cl<array<ap_uint<8>, 1u>, array<ap_fixed<20, 8, 5, 3, 0>, 4u>, config2> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/syn/systemc/conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_8_5_3_0_4u_config2_s -synmodules Loop_1_proc421 {conv_2d_cl<array<ap_uint<8>, 1u>, array<ap_fixed<20, 8, 5, 3, 0>, 4u>, config2>} relu<array<ap_fixed,4u>,array<ap_fixed<20,8,5,3,0>,4u>,relu_config5> pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<20,8,5,3,0>,4u>,config6> conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<20,8,5,3,0>,8u>,config7> relu<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,relu_config10> pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config11> conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config12> relu<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,relu_config15> pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config16> {dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config18>} dense<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config18> relu<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,relu_config21> {dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config22>} dense<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,16u>,config22> relu<array<ap_fixed,16u>,array<ap_fixed<20,8,5,3,0>,16u>,relu_config25> {dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config26>} dense<array<ap_fixed,16u>,array<ap_fixed<20,8,5,3,0>,3u>,config26> softmax_stable<array,array<ap_fixed<20,8,5,3,0>,3u>,softmax_config28> softmax<array,array<ap_fixed<20,8,5,3,0>,3u>,softmax_config28> myproject Block_myproject_axi_.exit27_proc Loop_2_proc myproject_axi 
Execute         gen_rtl conv_2d_cl<array<ap_uint<8>, 1u>, array<ap_fixed<20, 8, 5, 3, 0>, 4u>, config2> -style xilinx -f -lang vhdl -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_8_5_3_0_4u_config2_s 
Execute         gen_rtl conv_2d_cl<array<ap_uint<8>, 1u>, array<ap_fixed<20, 8, 5, 3, 0>, 4u>, config2> -style xilinx -f -lang vlog -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/syn/verilog/conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_8_5_3_0_4u_config2_s 
Execute         syn_report -csynth -model conv_2d_cl<array<ap_uint<8>, 1u>, array<ap_fixed<20, 8, 5, 3, 0>, 4u>, config2> -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/syn/report/conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_8_5_3_0_4u_config2_s_csynth.rpt 
Execute         syn_report -rtlxml -model conv_2d_cl<array<ap_uint<8>, 1u>, array<ap_fixed<20, 8, 5, 3, 0>, 4u>, config2> -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/syn/report/conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_8_5_3_0_4u_config2_s_csynth.xml 
Execute         syn_report -verbosereport -model conv_2d_cl<array<ap_uint<8>, 1u>, array<ap_fixed<20, 8, 5, 3, 0>, 4u>, config2> -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_8_5_3_0_4u_config2_s.verbose.rpt 
Execute         db_write -model conv_2d_cl<array<ap_uint<8>, 1u>, array<ap_fixed<20, 8, 5, 3, 0>, 4u>, config2> -f -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_8_5_3_0_4u_config2_s.adb 
Execute         gen_tb_info conv_2d_cl<array<ap_uint<8>, 1u>, array<ap_fixed<20, 8, 5, 3, 0>, 4u>, config2> -p /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_8_5_3_0_4u_config2_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_relu_config5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model relu<array<ap_fixed,4u>,array<ap_fixed<20,8,5,3,0>,4u>,relu_config5> -vendor xilinx -mg_file /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_relu_config5_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_relu_config5_s'.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 600.152 MB.
Execute         source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         gen_rtl relu<array<ap_fixed,4u>,array<ap_fixed<20,8,5,3,0>,4u>,relu_config5> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/syn/systemc/relu_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_relu_config5_s -synmodules Loop_1_proc421 {conv_2d_cl<array<ap_uint<8>, 1u>, array<ap_fixed<20, 8, 5, 3, 0>, 4u>, config2>} relu<array<ap_fixed,4u>,array<ap_fixed<20,8,5,3,0>,4u>,relu_config5> pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<20,8,5,3,0>,4u>,config6> conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<20,8,5,3,0>,8u>,config7> relu<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,relu_config10> pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config11> conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config12> relu<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,relu_config15> pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config16> {dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config18>} dense<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config18> relu<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,relu_config21> {dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config22>} dense<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,16u>,config22> relu<array<ap_fixed,16u>,array<ap_fixed<20,8,5,3,0>,16u>,relu_config25> {dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config26>} dense<array<ap_fixed,16u>,array<ap_fixed<20,8,5,3,0>,3u>,config26> softmax_stable<array,array<ap_fixed<20,8,5,3,0>,3u>,softmax_config28> softmax<array,array<ap_fixed<20,8,5,3,0>,3u>,softmax_config28> myproject Block_myproject_axi_.exit27_proc Loop_2_proc myproject_axi 
Execute         gen_rtl relu<array<ap_fixed,4u>,array<ap_fixed<20,8,5,3,0>,4u>,relu_config5> -style xilinx -f -lang vhdl -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/syn/vhdl/relu_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_relu_config5_s 
Execute         gen_rtl relu<array<ap_fixed,4u>,array<ap_fixed<20,8,5,3,0>,4u>,relu_config5> -style xilinx -f -lang vlog -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/syn/verilog/relu_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_relu_config5_s 
Execute         syn_report -csynth -model relu<array<ap_fixed,4u>,array<ap_fixed<20,8,5,3,0>,4u>,relu_config5> -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/syn/report/relu_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_relu_config5_s_csynth.rpt 
Execute         syn_report -rtlxml -model relu<array<ap_fixed,4u>,array<ap_fixed<20,8,5,3,0>,4u>,relu_config5> -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/syn/report/relu_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_relu_config5_s_csynth.xml 
Execute         syn_report -verbosereport -model relu<array<ap_fixed,4u>,array<ap_fixed<20,8,5,3,0>,4u>,relu_config5> -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_relu_config5_s.verbose.rpt 
Execute         db_write -model relu<array<ap_fixed,4u>,array<ap_fixed<20,8,5,3,0>,4u>,relu_config5> -f -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_relu_config5_s.adb 
Execute         gen_tb_info relu<array<ap_fixed,4u>,array<ap_fixed<20,8,5,3,0>,4u>,relu_config5> -p /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_relu_config5_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<20,8,5,3,0>,4u>,config6> -vendor xilinx -mg_file /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'pX_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sX_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pY_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sY_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_33' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_34' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_35' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s_line_buffer_Array_V_3_0_0' to 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s_line_budEe' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s_line_buffer_Array_V_3_1_0' to 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s_line_bueOg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s_line_buffer_Array_V_3_0_1' to 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s_line_bufYi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s_line_buffer_Array_V_3_1_1' to 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s_line_bug8j' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s_line_buffer_Array_V_3_0_2' to 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s_line_buhbi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s_line_buffer_Array_V_3_1_2' to 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s_line_buibs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s_line_buffer_Array_V_3_0_3' to 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s_line_bujbC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s_line_buffer_Array_V_3_1_3' to 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s_line_bukbM' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mux_164_20_1_1': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mux_94_20_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s'.
Command         create_rtl_model done; 0.21 sec.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 604.029 MB.
Execute         source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         gen_rtl pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<20,8,5,3,0>,4u>,config6> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/syn/systemc/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s -synmodules Loop_1_proc421 {conv_2d_cl<array<ap_uint<8>, 1u>, array<ap_fixed<20, 8, 5, 3, 0>, 4u>, config2>} relu<array<ap_fixed,4u>,array<ap_fixed<20,8,5,3,0>,4u>,relu_config5> pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<20,8,5,3,0>,4u>,config6> conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<20,8,5,3,0>,8u>,config7> relu<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,relu_config10> pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config11> conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config12> relu<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,relu_config15> pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config16> {dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config18>} dense<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config18> relu<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,relu_config21> {dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config22>} dense<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,16u>,config22> relu<array<ap_fixed,16u>,array<ap_fixed<20,8,5,3,0>,16u>,relu_config25> {dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config26>} dense<array<ap_fixed,16u>,array<ap_fixed<20,8,5,3,0>,3u>,config26> softmax_stable<array,array<ap_fixed<20,8,5,3,0>,3u>,softmax_config28> softmax<array,array<ap_fixed<20,8,5,3,0>,3u>,softmax_config28> myproject Block_myproject_axi_.exit27_proc Loop_2_proc myproject_axi 
Execute         gen_rtl pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<20,8,5,3,0>,4u>,config6> -style xilinx -f -lang vhdl -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s 
Execute         gen_rtl pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<20,8,5,3,0>,4u>,config6> -style xilinx -f -lang vlog -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/syn/verilog/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s 
Execute         syn_report -csynth -model pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<20,8,5,3,0>,4u>,config6> -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/syn/report/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s_csynth.rpt 
Execute         syn_report -rtlxml -model pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<20,8,5,3,0>,4u>,config6> -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/syn/report/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s_csynth.xml 
Execute         syn_report -verbosereport -model pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<20,8,5,3,0>,4u>,config6> -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s.verbose.rpt 
Command         syn_report done; 0.21 sec.
Execute         db_write -model pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<20,8,5,3,0>,4u>,config6> -f -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s.adb 
Command         db_write done; 0.16 sec.
Execute         gen_tb_info pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<20,8,5,3,0>,4u>,config6> -p /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<20,8,5,3,0>,8u>,config7> -vendor xilinx -mg_file /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_s.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'pX_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sX_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pY_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sY_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4374' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_5375' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_33' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_34' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_35' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_s_line_buffer_Array_V_0_0' to 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_s_line_bufflbW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_s_line_buffer_Array_V_1370_0' to 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_s_line_buffmb6' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_s_line_buffer_Array_V_0_1' to 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_s_line_buffncg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_s_line_buffer_Array_V_1370_1' to 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_s_line_buffocq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_s_line_buffer_Array_V_0_2' to 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_s_line_buffpcA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_s_line_buffer_Array_V_1370_2' to 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_s_line_buffqcK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_s_line_buffer_Array_V_0_3' to 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_s_line_buffrcU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_s_line_buffer_Array_V_1370_3' to 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_s_line_buffsc4' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mul_20s_14s_32_5_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mul_20s_15s_32_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_s'.
Command         create_rtl_model done; 0.26 sec.
INFO: [HLS 200-111]  Elapsed time: 0.81 seconds; current allocated memory: 615.688 MB.
Execute         source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         gen_rtl conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<20,8,5,3,0>,8u>,config7> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/syn/systemc/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_s -synmodules Loop_1_proc421 {conv_2d_cl<array<ap_uint<8>, 1u>, array<ap_fixed<20, 8, 5, 3, 0>, 4u>, config2>} relu<array<ap_fixed,4u>,array<ap_fixed<20,8,5,3,0>,4u>,relu_config5> pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<20,8,5,3,0>,4u>,config6> conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<20,8,5,3,0>,8u>,config7> relu<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,relu_config10> pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config11> conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config12> relu<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,relu_config15> pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config16> {dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config18>} dense<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config18> relu<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,relu_config21> {dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config22>} dense<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,16u>,config22> relu<array<ap_fixed,16u>,array<ap_fixed<20,8,5,3,0>,16u>,relu_config25> {dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config26>} dense<array<ap_fixed,16u>,array<ap_fixed<20,8,5,3,0>,3u>,config26> softmax_stable<array,array<ap_fixed<20,8,5,3,0>,3u>,softmax_config28> softmax<array,array<ap_fixed<20,8,5,3,0>,3u>,softmax_config28> myproject Block_myproject_axi_.exit27_proc Loop_2_proc myproject_axi 
Execute         gen_rtl conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<20,8,5,3,0>,8u>,config7> -style xilinx -f -lang vhdl -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_s 
Execute         gen_rtl conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<20,8,5,3,0>,8u>,config7> -style xilinx -f -lang vlog -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/syn/verilog/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_s 
Execute         syn_report -csynth -model conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<20,8,5,3,0>,8u>,config7> -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/syn/report/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_s_csynth.rpt 
Execute         syn_report -rtlxml -model conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<20,8,5,3,0>,8u>,config7> -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/syn/report/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_s_csynth.xml 
Execute         syn_report -verbosereport -model conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<20,8,5,3,0>,8u>,config7> -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_s.verbose.rpt 
Command         syn_report done; 0.54 sec.
Execute         db_write -model conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<20,8,5,3,0>,8u>,config7> -f -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_s.adb 
Command         db_write done; 0.41 sec.
Execute         gen_tb_info conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<20,8,5,3,0>,8u>,config7> -p /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model relu<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,relu_config10> -vendor xilinx -mg_file /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config10_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config10_s'.
INFO: [HLS 200-111]  Elapsed time: 1.21 seconds; current allocated memory: 628.576 MB.
Execute         source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         gen_rtl relu<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,relu_config10> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/syn/systemc/relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config10_s -synmodules Loop_1_proc421 {conv_2d_cl<array<ap_uint<8>, 1u>, array<ap_fixed<20, 8, 5, 3, 0>, 4u>, config2>} relu<array<ap_fixed,4u>,array<ap_fixed<20,8,5,3,0>,4u>,relu_config5> pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<20,8,5,3,0>,4u>,config6> conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<20,8,5,3,0>,8u>,config7> relu<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,relu_config10> pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config11> conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config12> relu<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,relu_config15> pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config16> {dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config18>} dense<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config18> relu<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,relu_config21> {dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config22>} dense<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,16u>,config22> relu<array<ap_fixed,16u>,array<ap_fixed<20,8,5,3,0>,16u>,relu_config25> {dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config26>} dense<array<ap_fixed,16u>,array<ap_fixed<20,8,5,3,0>,3u>,config26> softmax_stable<array,array<ap_fixed<20,8,5,3,0>,3u>,softmax_config28> softmax<array,array<ap_fixed<20,8,5,3,0>,3u>,softmax_config28> myproject Block_myproject_axi_.exit27_proc Loop_2_proc myproject_axi 
Execute         gen_rtl relu<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,relu_config10> -style xilinx -f -lang vhdl -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/syn/vhdl/relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config10_s 
Execute         gen_rtl relu<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,relu_config10> -style xilinx -f -lang vlog -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/syn/verilog/relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config10_s 
Execute         syn_report -csynth -model relu<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,relu_config10> -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/syn/report/relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config10_s_csynth.rpt 
Execute         syn_report -rtlxml -model relu<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,relu_config10> -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/syn/report/relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config10_s_csynth.xml 
Execute         syn_report -verbosereport -model relu<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,relu_config10> -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config10_s.verbose.rpt 
Execute         db_write -model relu<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,relu_config10> -f -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config10_s.adb 
Command         db_write done; 0.16 sec.
Execute         gen_tb_info relu<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,relu_config10> -p /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config10_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config11> -vendor xilinx -mg_file /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'pX_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sX_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pY_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sY_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_33' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_34' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_35' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_36' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_37' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_38' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_39' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_56' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_57' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_58' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_59' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_60' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_61' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_62' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_63' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_40' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_41' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_42' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_43' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_44' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_45' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_46' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_47' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_64' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_65' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_66' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_67' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_68' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_69' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_70' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_71' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_buffer_Array_V_4_0_0' to 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_btde' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_buffer_Array_V_4_1_0' to 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_budo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_buffer_Array_V_4_0_1' to 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_bvdy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_buffer_Array_V_4_1_1' to 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_bwdI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_buffer_Array_V_4_0_2' to 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_bxdS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_buffer_Array_V_4_1_2' to 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_byd2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_buffer_Array_V_4_0_3' to 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_bzec' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_buffer_Array_V_4_1_3' to 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_bAem' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_buffer_Array_V_4_0_4' to 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_bBew' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_buffer_Array_V_4_1_4' to 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_bCeG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_buffer_Array_V_4_0_5' to 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_bDeQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_buffer_Array_V_4_1_5' to 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_bEe0' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_buffer_Array_V_4_0_6' to 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_bFfa' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_buffer_Array_V_4_1_6' to 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_bGfk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_buffer_Array_V_4_0_7' to 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_bHfu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_buffer_Array_V_4_1_7' to 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_bIfE' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mux_164_20_1_1': 24 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mux_94_20_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s'.
Command         create_rtl_model done; 0.42 sec.
INFO: [HLS 200-111]  Elapsed time: 0.68 seconds; current allocated memory: 635.709 MB.
Execute         source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         gen_rtl pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config11> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/syn/systemc/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s -synmodules Loop_1_proc421 {conv_2d_cl<array<ap_uint<8>, 1u>, array<ap_fixed<20, 8, 5, 3, 0>, 4u>, config2>} relu<array<ap_fixed,4u>,array<ap_fixed<20,8,5,3,0>,4u>,relu_config5> pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<20,8,5,3,0>,4u>,config6> conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<20,8,5,3,0>,8u>,config7> relu<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,relu_config10> pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config11> conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config12> relu<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,relu_config15> pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config16> {dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config18>} dense<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config18> relu<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,relu_config21> {dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config22>} dense<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,16u>,config22> relu<array<ap_fixed,16u>,array<ap_fixed<20,8,5,3,0>,16u>,relu_config25> {dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config26>} dense<array<ap_fixed,16u>,array<ap_fixed<20,8,5,3,0>,3u>,config26> softmax_stable<array,array<ap_fixed<20,8,5,3,0>,3u>,softmax_config28> softmax<array,array<ap_fixed<20,8,5,3,0>,3u>,softmax_config28> myproject Block_myproject_axi_.exit27_proc Loop_2_proc myproject_axi 
Execute         gen_rtl pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config11> -style xilinx -f -lang vhdl -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s 
Execute         gen_rtl pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config11> -style xilinx -f -lang vlog -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/syn/verilog/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s 
Execute         syn_report -csynth -model pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config11> -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/syn/report/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_csynth.rpt 
Command         syn_report done; 0.14 sec.
Execute         syn_report -rtlxml -model pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config11> -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/syn/report/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_csynth.xml 
Execute         syn_report -verbosereport -model pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config11> -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s.verbose.rpt 
Command         syn_report done; 0.37 sec.
Execute         db_write -model pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config11> -f -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s.adb 
Command         db_write done; 0.41 sec.
Execute         gen_tb_info pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config11> -p /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config12> -vendor xilinx -mg_file /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'pX_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sX_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pY_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sY_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_33' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_34' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_35' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_36' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_37' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_38' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_39' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_56' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_57' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_58' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_59' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_60' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_61' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_62' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_63' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_40' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_41' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_42' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_43' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_44' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_45' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_46' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_47' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_64' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_65' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_66' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_67' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_68' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_69' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_70' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_71' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s_line_buffer_Array_V_1_0_0' to 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s_line_bufJfO' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s_line_buffer_Array_V_1_1_0' to 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s_line_bufKfY' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s_line_buffer_Array_V_1_0_1' to 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s_line_bufLf8' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s_line_buffer_Array_V_1_1_1' to 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s_line_bufMgi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s_line_buffer_Array_V_1_0_2' to 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s_line_bufNgs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s_line_buffer_Array_V_1_1_2' to 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s_line_bufOgC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s_line_buffer_Array_V_1_0_3' to 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s_line_bufPgM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s_line_buffer_Array_V_1_1_3' to 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s_line_bufQgW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s_line_buffer_Array_V_1_0_4' to 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s_line_bufRg6' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s_line_buffer_Array_V_1_1_4' to 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s_line_bufShg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s_line_buffer_Array_V_1_0_5' to 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s_line_bufThq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s_line_buffer_Array_V_1_1_5' to 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s_line_bufUhA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s_line_buffer_Array_V_1_0_6' to 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s_line_bufVhK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s_line_buffer_Array_V_1_1_6' to 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s_line_bufWhU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s_line_buffer_Array_V_1_0_7' to 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s_line_bufXh4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s_line_buffer_Array_V_1_1_7' to 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s_line_bufYie' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mul_20s_13s_32_5_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s'.
Command         create_rtl_model done; 0.53 sec.
INFO: [HLS 200-111]  Elapsed time: 1.63 seconds; current allocated memory: 657.881 MB.
Execute         source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         gen_rtl conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config12> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/syn/systemc/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s -synmodules Loop_1_proc421 {conv_2d_cl<array<ap_uint<8>, 1u>, array<ap_fixed<20, 8, 5, 3, 0>, 4u>, config2>} relu<array<ap_fixed,4u>,array<ap_fixed<20,8,5,3,0>,4u>,relu_config5> pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<20,8,5,3,0>,4u>,config6> conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<20,8,5,3,0>,8u>,config7> relu<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,relu_config10> pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config11> conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config12> relu<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,relu_config15> pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config16> {dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config18>} dense<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config18> relu<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,relu_config21> {dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config22>} dense<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,16u>,config22> relu<array<ap_fixed,16u>,array<ap_fixed<20,8,5,3,0>,16u>,relu_config25> {dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config26>} dense<array<ap_fixed,16u>,array<ap_fixed<20,8,5,3,0>,3u>,config26> softmax_stable<array,array<ap_fixed<20,8,5,3,0>,3u>,softmax_config28> softmax<array,array<ap_fixed<20,8,5,3,0>,3u>,softmax_config28> myproject Block_myproject_axi_.exit27_proc Loop_2_proc myproject_axi 
Execute         gen_rtl conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config12> -style xilinx -f -lang vhdl -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s 
Execute         gen_rtl conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config12> -style xilinx -f -lang vlog -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/syn/verilog/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s 
Execute         syn_report -csynth -model conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config12> -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/syn/report/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s_csynth.rpt 
Command         syn_report done; 0.18 sec.
Execute         syn_report -rtlxml -model conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config12> -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/syn/report/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s_csynth.xml 
Execute         syn_report -verbosereport -model conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config12> -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s.verbose.rpt 
Command         syn_report done; 1.05 sec.
Execute         db_write -model conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config12> -f -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s.adb 
Command         db_write done; 0.98 sec.
Execute         gen_tb_info conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config12> -p /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model relu<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,relu_config15> -vendor xilinx -mg_file /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config15_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config15_s'.
INFO: [HLS 200-111]  Elapsed time: 2.52 seconds; current allocated memory: 683.754 MB.
Execute         source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         gen_rtl relu<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,relu_config15> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/syn/systemc/relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config15_s -synmodules Loop_1_proc421 {conv_2d_cl<array<ap_uint<8>, 1u>, array<ap_fixed<20, 8, 5, 3, 0>, 4u>, config2>} relu<array<ap_fixed,4u>,array<ap_fixed<20,8,5,3,0>,4u>,relu_config5> pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<20,8,5,3,0>,4u>,config6> conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<20,8,5,3,0>,8u>,config7> relu<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,relu_config10> pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config11> conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config12> relu<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,relu_config15> pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config16> {dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config18>} dense<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config18> relu<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,relu_config21> {dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config22>} dense<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,16u>,config22> relu<array<ap_fixed,16u>,array<ap_fixed<20,8,5,3,0>,16u>,relu_config25> {dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config26>} dense<array<ap_fixed,16u>,array<ap_fixed<20,8,5,3,0>,3u>,config26> softmax_stable<array,array<ap_fixed<20,8,5,3,0>,3u>,softmax_config28> softmax<array,array<ap_fixed<20,8,5,3,0>,3u>,softmax_config28> myproject Block_myproject_axi_.exit27_proc Loop_2_proc myproject_axi 
Execute         gen_rtl relu<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,relu_config15> -style xilinx -f -lang vhdl -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/syn/vhdl/relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config15_s 
Execute         gen_rtl relu<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,relu_config15> -style xilinx -f -lang vlog -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/syn/verilog/relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config15_s 
Execute         syn_report -csynth -model relu<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,relu_config15> -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/syn/report/relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config15_s_csynth.rpt 
Execute         syn_report -rtlxml -model relu<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,relu_config15> -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/syn/report/relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config15_s_csynth.xml 
Execute         syn_report -verbosereport -model relu<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,relu_config15> -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config15_s.verbose.rpt 
Execute         db_write -model relu<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,relu_config15> -f -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config15_s.adb 
Command         db_write done; 0.42 sec.
Execute         gen_tb_info relu<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,relu_config15> -p /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config15_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config16> -vendor xilinx -mg_file /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'pX' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sX' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pY' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sY' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_33' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_34' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_35' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_36' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_37' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_38' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_39' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_56' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_57' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_58' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_59' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_60' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_61' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_62' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_63' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_40' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_41' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_42' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_43' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_44' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_45' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_46' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_47' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_64' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_65' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_66' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_67' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_68' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_69' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_70' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_71' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_buffer_Array_V_5_0_0' to 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_bZio' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_buffer_Array_V_5_1_0' to 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_b0iy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_buffer_Array_V_5_0_1' to 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_b1iI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_buffer_Array_V_5_1_1' to 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_b2iS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_buffer_Array_V_5_0_2' to 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_b3i2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_buffer_Array_V_5_1_2' to 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_b4jc' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_buffer_Array_V_5_0_3' to 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_b5jm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_buffer_Array_V_5_1_3' to 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_b6jw' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_buffer_Array_V_5_0_4' to 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_b7jG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_buffer_Array_V_5_1_4' to 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_b8jQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_buffer_Array_V_5_0_5' to 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_b9j0' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_buffer_Array_V_5_1_5' to 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_bbak' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_buffer_Array_V_5_0_6' to 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_bbbk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_buffer_Array_V_5_1_6' to 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_bbck' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_buffer_Array_V_5_0_7' to 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_bbdk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_buffer_Array_V_5_1_7' to 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_bbek' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mux_164_20_1_1': 24 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mux_94_20_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s'.
Command         create_rtl_model done; 0.49 sec.
INFO: [HLS 200-111]  Elapsed time: 1 seconds; current allocated memory: 690.908 MB.
Execute         source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         gen_rtl pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config16> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/syn/systemc/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s -synmodules Loop_1_proc421 {conv_2d_cl<array<ap_uint<8>, 1u>, array<ap_fixed<20, 8, 5, 3, 0>, 4u>, config2>} relu<array<ap_fixed,4u>,array<ap_fixed<20,8,5,3,0>,4u>,relu_config5> pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<20,8,5,3,0>,4u>,config6> conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<20,8,5,3,0>,8u>,config7> relu<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,relu_config10> pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config11> conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config12> relu<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,relu_config15> pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config16> {dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config18>} dense<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config18> relu<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,relu_config21> {dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config22>} dense<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,16u>,config22> relu<array<ap_fixed,16u>,array<ap_fixed<20,8,5,3,0>,16u>,relu_config25> {dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config26>} dense<array<ap_fixed,16u>,array<ap_fixed<20,8,5,3,0>,3u>,config26> softmax_stable<array,array<ap_fixed<20,8,5,3,0>,3u>,softmax_config28> softmax<array,array<ap_fixed<20,8,5,3,0>,3u>,softmax_config28> myproject Block_myproject_axi_.exit27_proc Loop_2_proc myproject_axi 
Execute         gen_rtl pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config16> -style xilinx -f -lang vhdl -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s 
Execute         gen_rtl pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config16> -style xilinx -f -lang vlog -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/syn/verilog/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s 
Execute         syn_report -csynth -model pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config16> -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/syn/report/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_csynth.rpt 
Command         syn_report done; 0.16 sec.
Execute         syn_report -rtlxml -model pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config16> -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/syn/report/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_csynth.xml 
Execute         syn_report -verbosereport -model pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config16> -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s.verbose.rpt 
Command         syn_report done; 0.39 sec.
Execute         db_write -model pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config16> -f -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s.adb 
Command         db_write done; 0.72 sec.
Execute         gen_tb_info pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config16> -p /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_wrapper_ap_fixed_20_8_5_3_0_ap_fixed_20_8_5_3_0_config18_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config18> -vendor xilinx -mg_file /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_20_8_5_3_0_ap_fixed_20_8_5_3_0_config18_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mul_20s_12s_32_5_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mul_20s_13s_32_5_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_wrapper_ap_fixed_20_8_5_3_0_ap_fixed_20_8_5_3_0_config18_s'.
Command         create_rtl_model done; 0.17 sec.
INFO: [HLS 200-111]  Elapsed time: 1.63 seconds; current allocated memory: 709.978 MB.
Execute         source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config18> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/syn/systemc/dense_wrapper_ap_fixed_20_8_5_3_0_ap_fixed_20_8_5_3_0_config18_s -synmodules Loop_1_proc421 {conv_2d_cl<array<ap_uint<8>, 1u>, array<ap_fixed<20, 8, 5, 3, 0>, 4u>, config2>} relu<array<ap_fixed,4u>,array<ap_fixed<20,8,5,3,0>,4u>,relu_config5> pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<20,8,5,3,0>,4u>,config6> conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<20,8,5,3,0>,8u>,config7> relu<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,relu_config10> pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config11> conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config12> relu<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,relu_config15> pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config16> {dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config18>} dense<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config18> relu<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,relu_config21> {dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config22>} dense<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,16u>,config22> relu<array<ap_fixed,16u>,array<ap_fixed<20,8,5,3,0>,16u>,relu_config25> {dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config26>} dense<array<ap_fixed,16u>,array<ap_fixed<20,8,5,3,0>,3u>,config26> softmax_stable<array,array<ap_fixed<20,8,5,3,0>,3u>,softmax_config28> softmax<array,array<ap_fixed<20,8,5,3,0>,3u>,softmax_config28> myproject Block_myproject_axi_.exit27_proc Loop_2_proc myproject_axi 
Execute         gen_rtl dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config18> -style xilinx -f -lang vhdl -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_fixed_20_8_5_3_0_ap_fixed_20_8_5_3_0_config18_s 
Execute         gen_rtl dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config18> -style xilinx -f -lang vlog -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/syn/verilog/dense_wrapper_ap_fixed_20_8_5_3_0_ap_fixed_20_8_5_3_0_config18_s 
Execute         syn_report -csynth -model dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config18> -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/syn/report/dense_wrapper_ap_fixed_20_8_5_3_0_ap_fixed_20_8_5_3_0_config18_s_csynth.rpt 
Command         syn_report done; 0.17 sec.
Execute         syn_report -rtlxml -model dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config18> -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/syn/report/dense_wrapper_ap_fixed_20_8_5_3_0_ap_fixed_20_8_5_3_0_config18_s_csynth.xml 
Execute         syn_report -verbosereport -model dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config18> -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_20_8_5_3_0_ap_fixed_20_8_5_3_0_config18_s.verbose.rpt 
Command         syn_report done; 1.04 sec.
Execute         db_write -model dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config18> -f -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_20_8_5_3_0_ap_fixed_20_8_5_3_0_config18_s.adb 
Command         db_write done; 1.26 sec.
Execute         gen_tb_info dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config18> -p /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_20_8_5_3_0_ap_fixed_20_8_5_3_0_config18_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config18_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model dense<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config18> -vendor xilinx -mg_file /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config18_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config18_s'.
INFO: [HLS 200-111]  Elapsed time: 2.87 seconds; current allocated memory: 734.936 MB.
Execute         source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config18> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/syn/systemc/dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config18_s -synmodules Loop_1_proc421 {conv_2d_cl<array<ap_uint<8>, 1u>, array<ap_fixed<20, 8, 5, 3, 0>, 4u>, config2>} relu<array<ap_fixed,4u>,array<ap_fixed<20,8,5,3,0>,4u>,relu_config5> pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<20,8,5,3,0>,4u>,config6> conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<20,8,5,3,0>,8u>,config7> relu<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,relu_config10> pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config11> conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config12> relu<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,relu_config15> pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config16> {dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config18>} dense<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config18> relu<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,relu_config21> {dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config22>} dense<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,16u>,config22> relu<array<ap_fixed,16u>,array<ap_fixed<20,8,5,3,0>,16u>,relu_config25> {dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config26>} dense<array<ap_fixed,16u>,array<ap_fixed<20,8,5,3,0>,3u>,config26> softmax_stable<array,array<ap_fixed<20,8,5,3,0>,3u>,softmax_config28> softmax<array,array<ap_fixed<20,8,5,3,0>,3u>,softmax_config28> myproject Block_myproject_axi_.exit27_proc Loop_2_proc myproject_axi 
Execute         gen_rtl dense<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config18> -style xilinx -f -lang vhdl -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/syn/vhdl/dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config18_s 
Execute         gen_rtl dense<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config18> -style xilinx -f -lang vlog -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/syn/verilog/dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config18_s 
Execute         syn_report -csynth -model dense<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config18> -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/syn/report/dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config18_s_csynth.rpt 
Execute         syn_report -rtlxml -model dense<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config18> -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/syn/report/dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config18_s_csynth.xml 
Execute         syn_report -verbosereport -model dense<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config18> -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config18_s.verbose.rpt 
Command         syn_report done; 0.34 sec.
Execute         db_write -model dense<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config18> -f -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config18_s.adb 
Command         db_write done; 0.78 sec.
Execute         gen_tb_info dense<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config18> -p /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config18_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config21_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model relu<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,relu_config21> -vendor xilinx -mg_file /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config21_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config21_s'.
INFO: [HLS 200-111]  Elapsed time: 1.2 seconds; current allocated memory: 740.364 MB.
Execute         source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         gen_rtl relu<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,relu_config21> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/syn/systemc/relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config21_s -synmodules Loop_1_proc421 {conv_2d_cl<array<ap_uint<8>, 1u>, array<ap_fixed<20, 8, 5, 3, 0>, 4u>, config2>} relu<array<ap_fixed,4u>,array<ap_fixed<20,8,5,3,0>,4u>,relu_config5> pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<20,8,5,3,0>,4u>,config6> conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<20,8,5,3,0>,8u>,config7> relu<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,relu_config10> pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config11> conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config12> relu<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,relu_config15> pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config16> {dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config18>} dense<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config18> relu<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,relu_config21> {dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config22>} dense<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,16u>,config22> relu<array<ap_fixed,16u>,array<ap_fixed<20,8,5,3,0>,16u>,relu_config25> {dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config26>} dense<array<ap_fixed,16u>,array<ap_fixed<20,8,5,3,0>,3u>,config26> softmax_stable<array,array<ap_fixed<20,8,5,3,0>,3u>,softmax_config28> softmax<array,array<ap_fixed<20,8,5,3,0>,3u>,softmax_config28> myproject Block_myproject_axi_.exit27_proc Loop_2_proc myproject_axi 
Execute         gen_rtl relu<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,relu_config21> -style xilinx -f -lang vhdl -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/syn/vhdl/relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config21_s 
Execute         gen_rtl relu<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,relu_config21> -style xilinx -f -lang vlog -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/syn/verilog/relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config21_s 
Execute         syn_report -csynth -model relu<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,relu_config21> -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/syn/report/relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config21_s_csynth.rpt 
Execute         syn_report -rtlxml -model relu<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,relu_config21> -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/syn/report/relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config21_s_csynth.xml 
Execute         syn_report -verbosereport -model relu<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,relu_config21> -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config21_s.verbose.rpt 
Execute         db_write -model relu<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,relu_config21> -f -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config21_s.adb 
Command         db_write done; 0.74 sec.
Execute         gen_tb_info relu<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,relu_config21> -p /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config21_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_wrapper_ap_fixed_20_8_5_3_0_ap_fixed_20_8_5_3_0_config22_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config22> -vendor xilinx -mg_file /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_20_8_5_3_0_ap_fixed_20_8_5_3_0_config22_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mul_20s_15s_32_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_wrapper_ap_fixed_20_8_5_3_0_ap_fixed_20_8_5_3_0_config22_s'.
INFO: [HLS 200-111]  Elapsed time: 0.87 seconds; current allocated memory: 744.227 MB.
Execute         source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config22> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/syn/systemc/dense_wrapper_ap_fixed_20_8_5_3_0_ap_fixed_20_8_5_3_0_config22_s -synmodules Loop_1_proc421 {conv_2d_cl<array<ap_uint<8>, 1u>, array<ap_fixed<20, 8, 5, 3, 0>, 4u>, config2>} relu<array<ap_fixed,4u>,array<ap_fixed<20,8,5,3,0>,4u>,relu_config5> pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<20,8,5,3,0>,4u>,config6> conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<20,8,5,3,0>,8u>,config7> relu<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,relu_config10> pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config11> conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config12> relu<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,relu_config15> pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config16> {dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config18>} dense<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config18> relu<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,relu_config21> {dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config22>} dense<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,16u>,config22> relu<array<ap_fixed,16u>,array<ap_fixed<20,8,5,3,0>,16u>,relu_config25> {dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config26>} dense<array<ap_fixed,16u>,array<ap_fixed<20,8,5,3,0>,3u>,config26> softmax_stable<array,array<ap_fixed<20,8,5,3,0>,3u>,softmax_config28> softmax<array,array<ap_fixed<20,8,5,3,0>,3u>,softmax_config28> myproject Block_myproject_axi_.exit27_proc Loop_2_proc myproject_axi 
Execute         gen_rtl dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config22> -style xilinx -f -lang vhdl -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_fixed_20_8_5_3_0_ap_fixed_20_8_5_3_0_config22_s 
Execute         gen_rtl dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config22> -style xilinx -f -lang vlog -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/syn/verilog/dense_wrapper_ap_fixed_20_8_5_3_0_ap_fixed_20_8_5_3_0_config22_s 
Execute         syn_report -csynth -model dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config22> -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/syn/report/dense_wrapper_ap_fixed_20_8_5_3_0_ap_fixed_20_8_5_3_0_config22_s_csynth.rpt 
Execute         syn_report -rtlxml -model dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config22> -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/syn/report/dense_wrapper_ap_fixed_20_8_5_3_0_ap_fixed_20_8_5_3_0_config22_s_csynth.xml 
Execute         syn_report -verbosereport -model dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config22> -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_20_8_5_3_0_ap_fixed_20_8_5_3_0_config22_s.verbose.rpt 
Command         syn_report done; 0.22 sec.
Execute         db_write -model dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config22> -f -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_20_8_5_3_0_ap_fixed_20_8_5_3_0_config22_s.adb 
Command         db_write done; 0.86 sec.
Execute         gen_tb_info dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config22> -p /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_20_8_5_3_0_ap_fixed_20_8_5_3_0_config22_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_16u_config22_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model dense<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,16u>,config22> -vendor xilinx -mg_file /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_16u_config22_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_16u_config22_s'.
INFO: [HLS 200-111]  Elapsed time: 1.21 seconds; current allocated memory: 749.675 MB.
Execute         source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,16u>,config22> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/syn/systemc/dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_16u_config22_s -synmodules Loop_1_proc421 {conv_2d_cl<array<ap_uint<8>, 1u>, array<ap_fixed<20, 8, 5, 3, 0>, 4u>, config2>} relu<array<ap_fixed,4u>,array<ap_fixed<20,8,5,3,0>,4u>,relu_config5> pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<20,8,5,3,0>,4u>,config6> conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<20,8,5,3,0>,8u>,config7> relu<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,relu_config10> pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config11> conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config12> relu<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,relu_config15> pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config16> {dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config18>} dense<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config18> relu<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,relu_config21> {dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config22>} dense<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,16u>,config22> relu<array<ap_fixed,16u>,array<ap_fixed<20,8,5,3,0>,16u>,relu_config25> {dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config26>} dense<array<ap_fixed,16u>,array<ap_fixed<20,8,5,3,0>,3u>,config26> softmax_stable<array,array<ap_fixed<20,8,5,3,0>,3u>,softmax_config28> softmax<array,array<ap_fixed<20,8,5,3,0>,3u>,softmax_config28> myproject Block_myproject_axi_.exit27_proc Loop_2_proc myproject_axi 
Execute         gen_rtl dense<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,16u>,config22> -style xilinx -f -lang vhdl -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/syn/vhdl/dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_16u_config22_s 
Execute         gen_rtl dense<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,16u>,config22> -style xilinx -f -lang vlog -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/syn/verilog/dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_16u_config22_s 
Execute         syn_report -csynth -model dense<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,16u>,config22> -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/syn/report/dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_16u_config22_s_csynth.rpt 
Execute         syn_report -rtlxml -model dense<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,16u>,config22> -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/syn/report/dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_16u_config22_s_csynth.xml 
Execute         syn_report -verbosereport -model dense<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,16u>,config22> -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_16u_config22_s.verbose.rpt 
Execute         db_write -model dense<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,16u>,config22> -f -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_16u_config22_s.adb 
Command         db_write done; 0.78 sec.
Execute         gen_tb_info dense<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,16u>,config22> -p /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_16u_config22_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_16u_relu_config25_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model relu<array<ap_fixed,16u>,array<ap_fixed<20,8,5,3,0>,16u>,relu_config25> -vendor xilinx -mg_file /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_16u_relu_config25_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_16u_relu_config25_s'.
INFO: [HLS 200-111]  Elapsed time: 0.91 seconds; current allocated memory: 751.827 MB.
Execute         source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         gen_rtl relu<array<ap_fixed,16u>,array<ap_fixed<20,8,5,3,0>,16u>,relu_config25> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/syn/systemc/relu_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_16u_relu_config25_s -synmodules Loop_1_proc421 {conv_2d_cl<array<ap_uint<8>, 1u>, array<ap_fixed<20, 8, 5, 3, 0>, 4u>, config2>} relu<array<ap_fixed,4u>,array<ap_fixed<20,8,5,3,0>,4u>,relu_config5> pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<20,8,5,3,0>,4u>,config6> conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<20,8,5,3,0>,8u>,config7> relu<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,relu_config10> pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config11> conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config12> relu<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,relu_config15> pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config16> {dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config18>} dense<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config18> relu<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,relu_config21> {dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config22>} dense<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,16u>,config22> relu<array<ap_fixed,16u>,array<ap_fixed<20,8,5,3,0>,16u>,relu_config25> {dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config26>} dense<array<ap_fixed,16u>,array<ap_fixed<20,8,5,3,0>,3u>,config26> softmax_stable<array,array<ap_fixed<20,8,5,3,0>,3u>,softmax_config28> softmax<array,array<ap_fixed<20,8,5,3,0>,3u>,softmax_config28> myproject Block_myproject_axi_.exit27_proc Loop_2_proc myproject_axi 
Execute         gen_rtl relu<array<ap_fixed,16u>,array<ap_fixed<20,8,5,3,0>,16u>,relu_config25> -style xilinx -f -lang vhdl -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/syn/vhdl/relu_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_16u_relu_config25_s 
Execute         gen_rtl relu<array<ap_fixed,16u>,array<ap_fixed<20,8,5,3,0>,16u>,relu_config25> -style xilinx -f -lang vlog -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/syn/verilog/relu_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_16u_relu_config25_s 
Execute         syn_report -csynth -model relu<array<ap_fixed,16u>,array<ap_fixed<20,8,5,3,0>,16u>,relu_config25> -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/syn/report/relu_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_16u_relu_config25_s_csynth.rpt 
Execute         syn_report -rtlxml -model relu<array<ap_fixed,16u>,array<ap_fixed<20,8,5,3,0>,16u>,relu_config25> -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/syn/report/relu_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_16u_relu_config25_s_csynth.xml 
Execute         syn_report -verbosereport -model relu<array<ap_fixed,16u>,array<ap_fixed<20,8,5,3,0>,16u>,relu_config25> -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_16u_relu_config25_s.verbose.rpt 
Execute         db_write -model relu<array<ap_fixed,16u>,array<ap_fixed<20,8,5,3,0>,16u>,relu_config25> -f -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_16u_relu_config25_s.adb 
Command         db_write done; 0.79 sec.
Execute         gen_tb_info relu<array<ap_fixed,16u>,array<ap_fixed<20,8,5,3,0>,16u>,relu_config25> -p /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_16u_relu_config25_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_wrapper_ap_fixed_20_8_5_3_0_ap_fixed_20_8_5_3_0_config26_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config26> -vendor xilinx -mg_file /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_20_8_5_3_0_ap_fixed_20_8_5_3_0_config26_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mul_20s_14s_32_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_wrapper_ap_fixed_20_8_5_3_0_ap_fixed_20_8_5_3_0_config26_s'.
INFO: [HLS 200-111]  Elapsed time: 0.96 seconds; current allocated memory: 754.716 MB.
Execute         source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config26> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/syn/systemc/dense_wrapper_ap_fixed_20_8_5_3_0_ap_fixed_20_8_5_3_0_config26_s -synmodules Loop_1_proc421 {conv_2d_cl<array<ap_uint<8>, 1u>, array<ap_fixed<20, 8, 5, 3, 0>, 4u>, config2>} relu<array<ap_fixed,4u>,array<ap_fixed<20,8,5,3,0>,4u>,relu_config5> pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<20,8,5,3,0>,4u>,config6> conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<20,8,5,3,0>,8u>,config7> relu<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,relu_config10> pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config11> conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config12> relu<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,relu_config15> pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config16> {dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config18>} dense<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config18> relu<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,relu_config21> {dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config22>} dense<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,16u>,config22> relu<array<ap_fixed,16u>,array<ap_fixed<20,8,5,3,0>,16u>,relu_config25> {dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config26>} dense<array<ap_fixed,16u>,array<ap_fixed<20,8,5,3,0>,3u>,config26> softmax_stable<array,array<ap_fixed<20,8,5,3,0>,3u>,softmax_config28> softmax<array,array<ap_fixed<20,8,5,3,0>,3u>,softmax_config28> myproject Block_myproject_axi_.exit27_proc Loop_2_proc myproject_axi 
Execute         gen_rtl dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config26> -style xilinx -f -lang vhdl -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_fixed_20_8_5_3_0_ap_fixed_20_8_5_3_0_config26_s 
Execute         gen_rtl dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config26> -style xilinx -f -lang vlog -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/syn/verilog/dense_wrapper_ap_fixed_20_8_5_3_0_ap_fixed_20_8_5_3_0_config26_s 
Execute         syn_report -csynth -model dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config26> -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/syn/report/dense_wrapper_ap_fixed_20_8_5_3_0_ap_fixed_20_8_5_3_0_config26_s_csynth.rpt 
Execute         syn_report -rtlxml -model dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config26> -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/syn/report/dense_wrapper_ap_fixed_20_8_5_3_0_ap_fixed_20_8_5_3_0_config26_s_csynth.xml 
Execute         syn_report -verbosereport -model dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config26> -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_20_8_5_3_0_ap_fixed_20_8_5_3_0_config26_s.verbose.rpt 
Command         syn_report done; 0.17 sec.
Execute         db_write -model dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config26> -f -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_20_8_5_3_0_ap_fixed_20_8_5_3_0_config26_s.adb 
Command         db_write done; 0.89 sec.
Execute         gen_tb_info dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config26> -p /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_20_8_5_3_0_ap_fixed_20_8_5_3_0_config26_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_3u_config26_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model dense<array<ap_fixed,16u>,array<ap_fixed<20,8,5,3,0>,3u>,config26> -vendor xilinx -mg_file /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_3u_config26_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_3u_config26_s'.
INFO: [HLS 200-111]  Elapsed time: 1.16 seconds; current allocated memory: 759.638 MB.
Execute         source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense<array<ap_fixed,16u>,array<ap_fixed<20,8,5,3,0>,3u>,config26> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/syn/systemc/dense_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_3u_config26_s -synmodules Loop_1_proc421 {conv_2d_cl<array<ap_uint<8>, 1u>, array<ap_fixed<20, 8, 5, 3, 0>, 4u>, config2>} relu<array<ap_fixed,4u>,array<ap_fixed<20,8,5,3,0>,4u>,relu_config5> pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<20,8,5,3,0>,4u>,config6> conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<20,8,5,3,0>,8u>,config7> relu<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,relu_config10> pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config11> conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config12> relu<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,relu_config15> pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config16> {dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config18>} dense<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config18> relu<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,relu_config21> {dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config22>} dense<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,16u>,config22> relu<array<ap_fixed,16u>,array<ap_fixed<20,8,5,3,0>,16u>,relu_config25> {dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config26>} dense<array<ap_fixed,16u>,array<ap_fixed<20,8,5,3,0>,3u>,config26> softmax_stable<array,array<ap_fixed<20,8,5,3,0>,3u>,softmax_config28> softmax<array,array<ap_fixed<20,8,5,3,0>,3u>,softmax_config28> myproject Block_myproject_axi_.exit27_proc Loop_2_proc myproject_axi 
Execute         gen_rtl dense<array<ap_fixed,16u>,array<ap_fixed<20,8,5,3,0>,3u>,config26> -style xilinx -f -lang vhdl -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/syn/vhdl/dense_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_3u_config26_s 
Execute         gen_rtl dense<array<ap_fixed,16u>,array<ap_fixed<20,8,5,3,0>,3u>,config26> -style xilinx -f -lang vlog -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/syn/verilog/dense_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_3u_config26_s 
Execute         syn_report -csynth -model dense<array<ap_fixed,16u>,array<ap_fixed<20,8,5,3,0>,3u>,config26> -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/syn/report/dense_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_3u_config26_s_csynth.rpt 
Execute         syn_report -rtlxml -model dense<array<ap_fixed,16u>,array<ap_fixed<20,8,5,3,0>,3u>,config26> -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/syn/report/dense_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_3u_config26_s_csynth.xml 
Execute         syn_report -verbosereport -model dense<array<ap_fixed,16u>,array<ap_fixed<20,8,5,3,0>,3u>,config26> -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_3u_config26_s.verbose.rpt 
Execute         db_write -model dense<array<ap_fixed,16u>,array<ap_fixed<20,8,5,3,0>,3u>,config26> -f -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_3u_config26_s.adb 
Command         db_write done; 0.83 sec.
Execute         gen_tb_info dense<array<ap_fixed,16u>,array<ap_fixed<20,8,5,3,0>,3u>,config26> -p /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_3u_config26_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_stable_array_array_ap_fixed_20_8_5_3_0_3u_softmax_config28_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model softmax_stable<array,array<ap_fixed<20,8,5,3,0>,3u>,softmax_config28> -vendor xilinx -mg_file /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_ap_fixed_20_8_5_3_0_3u_softmax_config28_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'softmax_stable_array_array_ap_fixed_20_8_5_3_0_3u_softmax_config28_s_invert_table5' to 'softmax_stable_array_array_ap_fixed_20_8_5_3_0_3u_softmax_config28_s_invert_tbfk' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mul_17ns_18s_28_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_stable_array_array_ap_fixed_20_8_5_3_0_3u_softmax_config28_s'.
INFO: [HLS 200-111]  Elapsed time: 0.95 seconds; current allocated memory: 761.316 MB.
Execute         source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         gen_rtl softmax_stable<array,array<ap_fixed<20,8,5,3,0>,3u>,softmax_config28> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/syn/systemc/softmax_stable_array_array_ap_fixed_20_8_5_3_0_3u_softmax_config28_s -synmodules Loop_1_proc421 {conv_2d_cl<array<ap_uint<8>, 1u>, array<ap_fixed<20, 8, 5, 3, 0>, 4u>, config2>} relu<array<ap_fixed,4u>,array<ap_fixed<20,8,5,3,0>,4u>,relu_config5> pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<20,8,5,3,0>,4u>,config6> conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<20,8,5,3,0>,8u>,config7> relu<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,relu_config10> pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config11> conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config12> relu<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,relu_config15> pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config16> {dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config18>} dense<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config18> relu<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,relu_config21> {dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config22>} dense<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,16u>,config22> relu<array<ap_fixed,16u>,array<ap_fixed<20,8,5,3,0>,16u>,relu_config25> {dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config26>} dense<array<ap_fixed,16u>,array<ap_fixed<20,8,5,3,0>,3u>,config26> softmax_stable<array,array<ap_fixed<20,8,5,3,0>,3u>,softmax_config28> softmax<array,array<ap_fixed<20,8,5,3,0>,3u>,softmax_config28> myproject Block_myproject_axi_.exit27_proc Loop_2_proc myproject_axi 
Execute         gen_rtl softmax_stable<array,array<ap_fixed<20,8,5,3,0>,3u>,softmax_config28> -style xilinx -f -lang vhdl -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/syn/vhdl/softmax_stable_array_array_ap_fixed_20_8_5_3_0_3u_softmax_config28_s 
Execute         gen_rtl softmax_stable<array,array<ap_fixed<20,8,5,3,0>,3u>,softmax_config28> -style xilinx -f -lang vlog -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/syn/verilog/softmax_stable_array_array_ap_fixed_20_8_5_3_0_3u_softmax_config28_s 
Execute         syn_report -csynth -model softmax_stable<array,array<ap_fixed<20,8,5,3,0>,3u>,softmax_config28> -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/syn/report/softmax_stable_array_array_ap_fixed_20_8_5_3_0_3u_softmax_config28_s_csynth.rpt 
Execute         syn_report -rtlxml -model softmax_stable<array,array<ap_fixed<20,8,5,3,0>,3u>,softmax_config28> -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/syn/report/softmax_stable_array_array_ap_fixed_20_8_5_3_0_3u_softmax_config28_s_csynth.xml 
Execute         syn_report -verbosereport -model softmax_stable<array,array<ap_fixed<20,8,5,3,0>,3u>,softmax_config28> -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_ap_fixed_20_8_5_3_0_3u_softmax_config28_s.verbose.rpt 
Execute         db_write -model softmax_stable<array,array<ap_fixed<20,8,5,3,0>,3u>,softmax_config28> -f -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_ap_fixed_20_8_5_3_0_3u_softmax_config28_s.adb 
Command         db_write done; 0.84 sec.
Execute         gen_tb_info softmax_stable<array,array<ap_fixed<20,8,5,3,0>,3u>,softmax_config28> -p /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_ap_fixed_20_8_5_3_0_3u_softmax_config28_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_array_array_ap_fixed_20_8_5_3_0_3u_softmax_config28_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model softmax<array,array<ap_fixed<20,8,5,3,0>,3u>,softmax_config28> -vendor xilinx -mg_file /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_20_8_5_3_0_3u_softmax_config28_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_array_array_ap_fixed_20_8_5_3_0_3u_softmax_config28_s'.
INFO: [HLS 200-111]  Elapsed time: 1 seconds; current allocated memory: 763.461 MB.
Execute         source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         gen_rtl softmax<array,array<ap_fixed<20,8,5,3,0>,3u>,softmax_config28> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/syn/systemc/softmax_array_array_ap_fixed_20_8_5_3_0_3u_softmax_config28_s -synmodules Loop_1_proc421 {conv_2d_cl<array<ap_uint<8>, 1u>, array<ap_fixed<20, 8, 5, 3, 0>, 4u>, config2>} relu<array<ap_fixed,4u>,array<ap_fixed<20,8,5,3,0>,4u>,relu_config5> pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<20,8,5,3,0>,4u>,config6> conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<20,8,5,3,0>,8u>,config7> relu<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,relu_config10> pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config11> conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config12> relu<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,relu_config15> pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config16> {dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config18>} dense<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config18> relu<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,relu_config21> {dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config22>} dense<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,16u>,config22> relu<array<ap_fixed,16u>,array<ap_fixed<20,8,5,3,0>,16u>,relu_config25> {dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config26>} dense<array<ap_fixed,16u>,array<ap_fixed<20,8,5,3,0>,3u>,config26> softmax_stable<array,array<ap_fixed<20,8,5,3,0>,3u>,softmax_config28> softmax<array,array<ap_fixed<20,8,5,3,0>,3u>,softmax_config28> myproject Block_myproject_axi_.exit27_proc Loop_2_proc myproject_axi 
Execute         gen_rtl softmax<array,array<ap_fixed<20,8,5,3,0>,3u>,softmax_config28> -style xilinx -f -lang vhdl -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/syn/vhdl/softmax_array_array_ap_fixed_20_8_5_3_0_3u_softmax_config28_s 
Execute         gen_rtl softmax<array,array<ap_fixed<20,8,5,3,0>,3u>,softmax_config28> -style xilinx -f -lang vlog -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/syn/verilog/softmax_array_array_ap_fixed_20_8_5_3_0_3u_softmax_config28_s 
Execute         syn_report -csynth -model softmax<array,array<ap_fixed<20,8,5,3,0>,3u>,softmax_config28> -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/syn/report/softmax_array_array_ap_fixed_20_8_5_3_0_3u_softmax_config28_s_csynth.rpt 
Execute         syn_report -rtlxml -model softmax<array,array<ap_fixed<20,8,5,3,0>,3u>,softmax_config28> -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/syn/report/softmax_array_array_ap_fixed_20_8_5_3_0_3u_softmax_config28_s_csynth.xml 
Execute         syn_report -verbosereport -model softmax<array,array<ap_fixed<20,8,5,3,0>,3u>,softmax_config28> -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_20_8_5_3_0_3u_softmax_config28_s.verbose.rpt 
Execute         db_write -model softmax<array,array<ap_fixed<20,8,5,3,0>,3u>,softmax_config28> -f -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_20_8_5_3_0_3u_softmax_config28_s.adb 
Command         db_write done; 0.83 sec.
Execute         gen_tb_info softmax<array,array<ap_fixed<20,8,5,3,0>,3u>,softmax_config28> -p /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_20_8_5_3_0_3u_softmax_config28_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model myproject -vendor xilinx -mg_file /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_U0' to 'start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6bgk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_U0' to 'start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config1bhl' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_U0' to 'start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config1bil' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'start_for_relu_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_16u_relu_config25_U0' to 'start_for_relu_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_16u_relu_config25bjl' due to the length limit 80
INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject'.
Command         create_rtl_model done; 0.15 sec.
INFO: [HLS 200-111]  Elapsed time: 1.03 seconds; current allocated memory: 769.117 MB.
Execute         source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         gen_rtl myproject -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/syn/systemc/myproject -synmodules Loop_1_proc421 {conv_2d_cl<array<ap_uint<8>, 1u>, array<ap_fixed<20, 8, 5, 3, 0>, 4u>, config2>} relu<array<ap_fixed,4u>,array<ap_fixed<20,8,5,3,0>,4u>,relu_config5> pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<20,8,5,3,0>,4u>,config6> conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<20,8,5,3,0>,8u>,config7> relu<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,relu_config10> pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config11> conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config12> relu<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,relu_config15> pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config16> {dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config18>} dense<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config18> relu<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,relu_config21> {dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config22>} dense<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,16u>,config22> relu<array<ap_fixed,16u>,array<ap_fixed<20,8,5,3,0>,16u>,relu_config25> {dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config26>} dense<array<ap_fixed,16u>,array<ap_fixed<20,8,5,3,0>,3u>,config26> softmax_stable<array,array<ap_fixed<20,8,5,3,0>,3u>,softmax_config28> softmax<array,array<ap_fixed<20,8,5,3,0>,3u>,softmax_config28> myproject Block_myproject_axi_.exit27_proc Loop_2_proc myproject_axi 
Execute         gen_rtl myproject -style xilinx -f -lang vhdl -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/syn/vhdl/myproject 
Execute         gen_rtl myproject -style xilinx -f -lang vlog -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/syn/verilog/myproject 
Execute         syn_report -csynth -model myproject -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/syn/report/myproject_csynth.rpt 
Command         syn_report done; 0.19 sec.
Execute         syn_report -rtlxml -model myproject -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/syn/report/myproject_csynth.xml 
Execute         syn_report -verbosereport -model myproject -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject.verbose.rpt 
Command         syn_report done; 1.42 sec.
Execute         db_write -model myproject -f -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject.adb 
Command         db_write done; 0.99 sec.
Execute         gen_tb_info myproject -p /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_myproject_axi_exit27_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Block_myproject_axi_.exit27_proc -vendor xilinx -mg_file /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/Block_myproject_axi_exit27_proc.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_myproject_axi_exit27_proc'.
INFO: [HLS 200-111]  Elapsed time: 2.76 seconds; current allocated memory: 774.634 MB.
Execute         source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         gen_rtl Block_myproject_axi_.exit27_proc -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/syn/systemc/Block_myproject_axi_exit27_proc -synmodules Loop_1_proc421 {conv_2d_cl<array<ap_uint<8>, 1u>, array<ap_fixed<20, 8, 5, 3, 0>, 4u>, config2>} relu<array<ap_fixed,4u>,array<ap_fixed<20,8,5,3,0>,4u>,relu_config5> pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<20,8,5,3,0>,4u>,config6> conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<20,8,5,3,0>,8u>,config7> relu<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,relu_config10> pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config11> conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config12> relu<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,relu_config15> pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config16> {dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config18>} dense<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config18> relu<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,relu_config21> {dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config22>} dense<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,16u>,config22> relu<array<ap_fixed,16u>,array<ap_fixed<20,8,5,3,0>,16u>,relu_config25> {dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config26>} dense<array<ap_fixed,16u>,array<ap_fixed<20,8,5,3,0>,3u>,config26> softmax_stable<array,array<ap_fixed<20,8,5,3,0>,3u>,softmax_config28> softmax<array,array<ap_fixed<20,8,5,3,0>,3u>,softmax_config28> myproject Block_myproject_axi_.exit27_proc Loop_2_proc myproject_axi 
Execute         gen_rtl Block_myproject_axi_.exit27_proc -style xilinx -f -lang vhdl -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/syn/vhdl/Block_myproject_axi_exit27_proc 
Execute         gen_rtl Block_myproject_axi_.exit27_proc -style xilinx -f -lang vlog -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/syn/verilog/Block_myproject_axi_exit27_proc 
Execute         syn_report -csynth -model Block_myproject_axi_.exit27_proc -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/syn/report/Block_myproject_axi_exit27_proc_csynth.rpt 
Execute         syn_report -rtlxml -model Block_myproject_axi_.exit27_proc -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/syn/report/Block_myproject_axi_exit27_proc_csynth.xml 
Execute         syn_report -verbosereport -model Block_myproject_axi_.exit27_proc -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/Block_myproject_axi_exit27_proc.verbose.rpt 
Execute         db_write -model Block_myproject_axi_.exit27_proc -f -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/Block_myproject_axi_exit27_proc.adb 
Command         db_write done; 0.84 sec.
Execute         gen_tb_info Block_myproject_axi_.exit27_proc -p /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/Block_myproject_axi_exit27_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_2_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Loop_2_proc -vendor xilinx -mg_file /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/Loop_2_proc.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_lshr_32ns_32ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mux_32_20_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_shl_64ns_32ns_64_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_2_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.89 seconds; current allocated memory: 775.576 MB.
Execute         source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         gen_rtl Loop_2_proc -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/syn/systemc/Loop_2_proc -synmodules Loop_1_proc421 {conv_2d_cl<array<ap_uint<8>, 1u>, array<ap_fixed<20, 8, 5, 3, 0>, 4u>, config2>} relu<array<ap_fixed,4u>,array<ap_fixed<20,8,5,3,0>,4u>,relu_config5> pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<20,8,5,3,0>,4u>,config6> conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<20,8,5,3,0>,8u>,config7> relu<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,relu_config10> pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config11> conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config12> relu<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,relu_config15> pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config16> {dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config18>} dense<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config18> relu<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,relu_config21> {dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config22>} dense<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,16u>,config22> relu<array<ap_fixed,16u>,array<ap_fixed<20,8,5,3,0>,16u>,relu_config25> {dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config26>} dense<array<ap_fixed,16u>,array<ap_fixed<20,8,5,3,0>,3u>,config26> softmax_stable<array,array<ap_fixed<20,8,5,3,0>,3u>,softmax_config28> softmax<array,array<ap_fixed<20,8,5,3,0>,3u>,softmax_config28> myproject Block_myproject_axi_.exit27_proc Loop_2_proc myproject_axi 
Execute         gen_rtl Loop_2_proc -style xilinx -f -lang vhdl -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/syn/vhdl/Loop_2_proc 
Execute         gen_rtl Loop_2_proc -style xilinx -f -lang vlog -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/syn/verilog/Loop_2_proc 
Execute         syn_report -csynth -model Loop_2_proc -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/syn/report/Loop_2_proc_csynth.rpt 
Execute         syn_report -rtlxml -model Loop_2_proc -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/syn/report/Loop_2_proc_csynth.xml 
Execute         syn_report -verbosereport -model Loop_2_proc -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/Loop_2_proc.verbose.rpt 
Execute         db_write -model Loop_2_proc -f -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/Loop_2_proc.adb 
Command         db_write done; 0.86 sec.
Execute         gen_tb_info Loop_2_proc -p /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/Loop_2_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myproject_axi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model myproject_axi -vendor xilinx -mg_file /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject_axi.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject_axi/in_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject_axi/in_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject_axi/out_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject_axi/out_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'myproject_axi' to 'ap_ctrl_none'.
WARNING: [RTGEN 206-101] RTL name 'fifo_w20_d1_A' is changed to 'fifo_w20_d1_A_x' due to conflict.
WARNING: [HLS 200-631] Ignoring ap_ctrl_none interface for myproject_axi due to Block_myproject_axi_.exit27_proc with non-FIFO I/O
INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject_axi'.
INFO: [HLS 200-111]  Elapsed time: 1.02 seconds; current allocated memory: 777.370 MB.
Execute         source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         gen_rtl myproject_axi -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/syn/systemc/myproject_axi -synmodules Loop_1_proc421 {conv_2d_cl<array<ap_uint<8>, 1u>, array<ap_fixed<20, 8, 5, 3, 0>, 4u>, config2>} relu<array<ap_fixed,4u>,array<ap_fixed<20,8,5,3,0>,4u>,relu_config5> pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<20,8,5,3,0>,4u>,config6> conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<20,8,5,3,0>,8u>,config7> relu<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,relu_config10> pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config11> conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config12> relu<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,relu_config15> pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config16> {dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config18>} dense<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config18> relu<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,relu_config21> {dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config22>} dense<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,16u>,config22> relu<array<ap_fixed,16u>,array<ap_fixed<20,8,5,3,0>,16u>,relu_config25> {dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config26>} dense<array<ap_fixed,16u>,array<ap_fixed<20,8,5,3,0>,3u>,config26> softmax_stable<array,array<ap_fixed<20,8,5,3,0>,3u>,softmax_config28> softmax<array,array<ap_fixed<20,8,5,3,0>,3u>,softmax_config28> myproject Block_myproject_axi_.exit27_proc Loop_2_proc myproject_axi 
Execute         gen_rtl myproject_axi -istop -style xilinx -f -lang vhdl -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/syn/vhdl/myproject_axi 
Execute         gen_rtl myproject_axi -istop -style xilinx -f -lang vlog -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/syn/verilog/myproject_axi 
Execute         syn_report -csynth -model myproject_axi -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/syn/report/myproject_axi_csynth.rpt 
Execute         syn_report -rtlxml -model myproject_axi -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/syn/report/myproject_axi_csynth.xml 
Execute         syn_report -verbosereport -model myproject_axi -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject_axi.verbose.rpt 
Command         syn_report done; 1.28 sec.
Execute         db_write -model myproject_axi -f -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject_axi.adb 
Command         db_write done; 0.86 sec.
Execute         gen_tb_info myproject_axi -p /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject_axi 
Execute         export_constraint_db -f -tool general -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject_axi.constraint.tcl 
Execute         syn_report -designview -model myproject_axi -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject_axi.design.xml 
Command         syn_report done; 1.23 sec.
Execute         get_config_rtl -disable_wave_debug 
Execute         syn_report -wcfg -model myproject_axi -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject_axi_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model myproject_axi -o /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject_axi.protoinst 
Execute         get_config_debug -directory 
Execute         sc_get_clocks myproject_axi 
Execute         get_config_export -vivado_clock 
Execute         sc_get_portdomain myproject_axi 
INFO-FLOW: Model list for RTL component generation: Loop_1_proc421 {conv_2d_cl<array<ap_uint<8>, 1u>, array<ap_fixed<20, 8, 5, 3, 0>, 4u>, config2>} relu<array<ap_fixed,4u>,array<ap_fixed<20,8,5,3,0>,4u>,relu_config5> pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<20,8,5,3,0>,4u>,config6> conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<20,8,5,3,0>,8u>,config7> relu<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,relu_config10> pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config11> conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config12> relu<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,relu_config15> pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config16> {dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config18>} dense<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config18> relu<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,relu_config21> {dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config22>} dense<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,16u>,config22> relu<array<ap_fixed,16u>,array<ap_fixed<20,8,5,3,0>,16u>,relu_config25> {dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config26>} dense<array<ap_fixed,16u>,array<ap_fixed<20,8,5,3,0>,3u>,config26> softmax_stable<array,array<ap_fixed<20,8,5,3,0>,3u>,softmax_config28> softmax<array,array<ap_fixed<20,8,5,3,0>,3u>,softmax_config28> myproject Block_myproject_axi_.exit27_proc Loop_2_proc myproject_axi
INFO-FLOW: Handling components in module [Loop_1_proc421] ... 
Execute         source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/Loop_1_proc421.compgen.tcl 
INFO-FLOW: Found component regslice_core.
INFO-FLOW: Append model regslice_core
INFO-FLOW: Handling components in module [conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_8_5_3_0_4u_config2_s] ... 
Execute         source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_8_5_3_0_4u_config2_s.compgen.tcl 
INFO-FLOW: Found component conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_8_5_3_0_4u_config2_s_line_bufbkb.
INFO-FLOW: Append model conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_8_5_3_0_4u_config2_s_line_bufbkb
INFO-FLOW: Handling components in module [relu_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_relu_config5_s] ... 
Execute         source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_relu_config5_s.compgen.tcl 
INFO-FLOW: Handling components in module [pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s] ... 
Execute         source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s.compgen.tcl 
INFO-FLOW: Found component myproject_axi_mux_164_20_1_1.
INFO-FLOW: Append model myproject_axi_mux_164_20_1_1
INFO-FLOW: Found component myproject_axi_mux_94_20_1_1.
INFO-FLOW: Append model myproject_axi_mux_94_20_1_1
INFO-FLOW: Found component pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s_line_budEe.
INFO-FLOW: Append model pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s_line_budEe
INFO-FLOW: Handling components in module [conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_s] ... 
Execute         source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_s.compgen.tcl 
INFO-FLOW: Found component myproject_axi_mul_20s_15s_32_5_1.
INFO-FLOW: Append model myproject_axi_mul_20s_15s_32_5_1
INFO-FLOW: Found component myproject_axi_mul_20s_14s_32_5_1.
INFO-FLOW: Append model myproject_axi_mul_20s_14s_32_5_1
INFO-FLOW: Found component conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_s_line_bufflbW.
INFO-FLOW: Append model conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_s_line_bufflbW
INFO-FLOW: Handling components in module [relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config10_s] ... 
Execute         source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config10_s.compgen.tcl 
INFO-FLOW: Handling components in module [pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s] ... 
Execute         source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s.compgen.tcl 
INFO-FLOW: Found component pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_btde.
INFO-FLOW: Append model pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_btde
INFO-FLOW: Handling components in module [conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s] ... 
Execute         source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s.compgen.tcl 
INFO-FLOW: Found component myproject_axi_mul_20s_13s_32_5_1.
INFO-FLOW: Append model myproject_axi_mul_20s_13s_32_5_1
INFO-FLOW: Found component conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s_line_bufJfO.
INFO-FLOW: Append model conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s_line_bufJfO
INFO-FLOW: Handling components in module [relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config15_s] ... 
Execute         source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config15_s.compgen.tcl 
INFO-FLOW: Handling components in module [pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s] ... 
Execute         source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s.compgen.tcl 
INFO-FLOW: Found component pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_bZio.
INFO-FLOW: Append model pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_bZio
INFO-FLOW: Handling components in module [dense_wrapper_ap_fixed_20_8_5_3_0_ap_fixed_20_8_5_3_0_config18_s] ... 
Execute         source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_20_8_5_3_0_ap_fixed_20_8_5_3_0_config18_s.compgen.tcl 
INFO-FLOW: Found component myproject_axi_mul_20s_12s_32_5_1.
INFO-FLOW: Append model myproject_axi_mul_20s_12s_32_5_1
INFO-FLOW: Handling components in module [dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config18_s] ... 
Execute         source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config18_s.compgen.tcl 
INFO-FLOW: Handling components in module [relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config21_s] ... 
Execute         source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config21_s.compgen.tcl 
INFO-FLOW: Handling components in module [dense_wrapper_ap_fixed_20_8_5_3_0_ap_fixed_20_8_5_3_0_config22_s] ... 
Execute         source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_20_8_5_3_0_ap_fixed_20_8_5_3_0_config22_s.compgen.tcl 
INFO-FLOW: Handling components in module [dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_16u_config22_s] ... 
Execute         source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_16u_config22_s.compgen.tcl 
INFO-FLOW: Handling components in module [relu_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_16u_relu_config25_s] ... 
Execute         source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_16u_relu_config25_s.compgen.tcl 
INFO-FLOW: Handling components in module [dense_wrapper_ap_fixed_20_8_5_3_0_ap_fixed_20_8_5_3_0_config26_s] ... 
Execute         source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_20_8_5_3_0_ap_fixed_20_8_5_3_0_config26_s.compgen.tcl 
INFO-FLOW: Handling components in module [dense_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_3u_config26_s] ... 
Execute         source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_3u_config26_s.compgen.tcl 
INFO-FLOW: Handling components in module [softmax_stable_array_array_ap_fixed_20_8_5_3_0_3u_softmax_config28_s] ... 
Execute         source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_ap_fixed_20_8_5_3_0_3u_softmax_config28_s.compgen.tcl 
INFO-FLOW: Found component myproject_axi_mul_17ns_18s_28_2_1.
INFO-FLOW: Append model myproject_axi_mul_17ns_18s_28_2_1
INFO-FLOW: Found component softmax_stable_array_array_ap_fixed_20_8_5_3_0_3u_softmax_config28_s_exp_table4.
INFO-FLOW: Append model softmax_stable_array_array_ap_fixed_20_8_5_3_0_3u_softmax_config28_s_exp_table4
INFO-FLOW: Found component softmax_stable_array_array_ap_fixed_20_8_5_3_0_3u_softmax_config28_s_invert_tbfk.
INFO-FLOW: Append model softmax_stable_array_array_ap_fixed_20_8_5_3_0_3u_softmax_config28_s_invert_tbfk
INFO-FLOW: Handling components in module [softmax_array_array_ap_fixed_20_8_5_3_0_3u_softmax_config28_s] ... 
Execute         source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_20_8_5_3_0_3u_softmax_config28_s.compgen.tcl 
INFO-FLOW: Handling components in module [myproject] ... 
Execute         source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO-FLOW: Found component fifo_w20_d15876_A.
INFO-FLOW: Append model fifo_w20_d15876_A
INFO-FLOW: Found component fifo_w20_d15876_A.
INFO-FLOW: Append model fifo_w20_d15876_A
INFO-FLOW: Found component fifo_w20_d15876_A.
INFO-FLOW: Append model fifo_w20_d15876_A
INFO-FLOW: Found component fifo_w20_d15876_A.
INFO-FLOW: Append model fifo_w20_d15876_A
INFO-FLOW: Found component fifo_w20_d15876_A.
INFO-FLOW: Append model fifo_w20_d15876_A
INFO-FLOW: Found component fifo_w20_d15876_A.
INFO-FLOW: Append model fifo_w20_d15876_A
INFO-FLOW: Found component fifo_w20_d15876_A.
INFO-FLOW: Append model fifo_w20_d15876_A
INFO-FLOW: Found component fifo_w20_d15876_A.
INFO-FLOW: Append model fifo_w20_d15876_A
INFO-FLOW: Found component fifo_w20_d1764_A.
INFO-FLOW: Append model fifo_w20_d1764_A
INFO-FLOW: Found component fifo_w20_d1764_A.
INFO-FLOW: Append model fifo_w20_d1764_A
INFO-FLOW: Found component fifo_w20_d1764_A.
INFO-FLOW: Append model fifo_w20_d1764_A
INFO-FLOW: Found component fifo_w20_d1764_A.
INFO-FLOW: Append model fifo_w20_d1764_A
INFO-FLOW: Found component fifo_w20_d1600_A.
INFO-FLOW: Append model fifo_w20_d1600_A
INFO-FLOW: Found component fifo_w20_d1600_A.
INFO-FLOW: Append model fifo_w20_d1600_A
INFO-FLOW: Found component fifo_w20_d1600_A.
INFO-FLOW: Append model fifo_w20_d1600_A
INFO-FLOW: Found component fifo_w20_d1600_A.
INFO-FLOW: Append model fifo_w20_d1600_A
INFO-FLOW: Found component fifo_w20_d1600_A.
INFO-FLOW: Append model fifo_w20_d1600_A
INFO-FLOW: Found component fifo_w20_d1600_A.
INFO-FLOW: Append model fifo_w20_d1600_A
INFO-FLOW: Found component fifo_w20_d1600_A.
INFO-FLOW: Append model fifo_w20_d1600_A
INFO-FLOW: Found component fifo_w20_d1600_A.
INFO-FLOW: Append model fifo_w20_d1600_A
INFO-FLOW: Found component fifo_w20_d1600_A.
INFO-FLOW: Append model fifo_w20_d1600_A
INFO-FLOW: Found component fifo_w20_d1600_A.
INFO-FLOW: Append model fifo_w20_d1600_A
INFO-FLOW: Found component fifo_w20_d1600_A.
INFO-FLOW: Append model fifo_w20_d1600_A
INFO-FLOW: Found component fifo_w20_d1600_A.
INFO-FLOW: Append model fifo_w20_d1600_A
INFO-FLOW: Found component fifo_w20_d1600_A.
INFO-FLOW: Append model fifo_w20_d1600_A
INFO-FLOW: Found component fifo_w20_d1600_A.
INFO-FLOW: Append model fifo_w20_d1600_A
INFO-FLOW: Found component fifo_w20_d1600_A.
INFO-FLOW: Append model fifo_w20_d1600_A
INFO-FLOW: Found component fifo_w20_d1600_A.
INFO-FLOW: Append model fifo_w20_d1600_A
INFO-FLOW: Found component fifo_w20_d169_A.
INFO-FLOW: Append model fifo_w20_d169_A
INFO-FLOW: Found component fifo_w20_d169_A.
INFO-FLOW: Append model fifo_w20_d169_A
INFO-FLOW: Found component fifo_w20_d169_A.
INFO-FLOW: Append model fifo_w20_d169_A
INFO-FLOW: Found component fifo_w20_d169_A.
INFO-FLOW: Append model fifo_w20_d169_A
INFO-FLOW: Found component fifo_w20_d169_A.
INFO-FLOW: Append model fifo_w20_d169_A
INFO-FLOW: Found component fifo_w20_d169_A.
INFO-FLOW: Append model fifo_w20_d169_A
INFO-FLOW: Found component fifo_w20_d169_A.
INFO-FLOW: Append model fifo_w20_d169_A
INFO-FLOW: Found component fifo_w20_d169_A.
INFO-FLOW: Append model fifo_w20_d169_A
INFO-FLOW: Found component fifo_w20_d121_A.
INFO-FLOW: Append model fifo_w20_d121_A
INFO-FLOW: Found component fifo_w20_d121_A.
INFO-FLOW: Append model fifo_w20_d121_A
INFO-FLOW: Found component fifo_w20_d121_A.
INFO-FLOW: Append model fifo_w20_d121_A
INFO-FLOW: Found component fifo_w20_d121_A.
INFO-FLOW: Append model fifo_w20_d121_A
INFO-FLOW: Found component fifo_w20_d121_A.
INFO-FLOW: Append model fifo_w20_d121_A
INFO-FLOW: Found component fifo_w20_d121_A.
INFO-FLOW: Append model fifo_w20_d121_A
INFO-FLOW: Found component fifo_w20_d121_A.
INFO-FLOW: Append model fifo_w20_d121_A
INFO-FLOW: Found component fifo_w20_d121_A.
INFO-FLOW: Append model fifo_w20_d121_A
INFO-FLOW: Found component fifo_w20_d121_A.
INFO-FLOW: Append model fifo_w20_d121_A
INFO-FLOW: Found component fifo_w20_d121_A.
INFO-FLOW: Append model fifo_w20_d121_A
INFO-FLOW: Found component fifo_w20_d121_A.
INFO-FLOW: Append model fifo_w20_d121_A
INFO-FLOW: Found component fifo_w20_d121_A.
INFO-FLOW: Append model fifo_w20_d121_A
INFO-FLOW: Found component fifo_w20_d121_A.
INFO-FLOW: Append model fifo_w20_d121_A
INFO-FLOW: Found component fifo_w20_d121_A.
INFO-FLOW: Append model fifo_w20_d121_A
INFO-FLOW: Found component fifo_w20_d121_A.
INFO-FLOW: Append model fifo_w20_d121_A
INFO-FLOW: Found component fifo_w20_d121_A.
INFO-FLOW: Append model fifo_w20_d121_A
INFO-FLOW: Found component fifo_w20_d9_A.
INFO-FLOW: Append model fifo_w20_d9_A
INFO-FLOW: Found component fifo_w20_d9_A.
INFO-FLOW: Append model fifo_w20_d9_A
INFO-FLOW: Found component fifo_w20_d9_A.
INFO-FLOW: Append model fifo_w20_d9_A
INFO-FLOW: Found component fifo_w20_d9_A.
INFO-FLOW: Append model fifo_w20_d9_A
INFO-FLOW: Found component fifo_w20_d9_A.
INFO-FLOW: Append model fifo_w20_d9_A
INFO-FLOW: Found component fifo_w20_d9_A.
INFO-FLOW: Append model fifo_w20_d9_A
INFO-FLOW: Found component fifo_w20_d9_A.
INFO-FLOW: Append model fifo_w20_d9_A
INFO-FLOW: Found component fifo_w20_d9_A.
INFO-FLOW: Append model fifo_w20_d9_A
INFO-FLOW: Found component fifo_w20_d1_A.
INFO-FLOW: Append model fifo_w20_d1_A
INFO-FLOW: Found component fifo_w20_d1_A.
INFO-FLOW: Append model fifo_w20_d1_A
INFO-FLOW: Found component fifo_w20_d1_A.
INFO-FLOW: Append model fifo_w20_d1_A
INFO-FLOW: Found component fifo_w20_d1_A.
INFO-FLOW: Append model fifo_w20_d1_A
INFO-FLOW: Found component fifo_w20_d1_A.
INFO-FLOW: Append model fifo_w20_d1_A
INFO-FLOW: Found component fifo_w20_d1_A.
INFO-FLOW: Append model fifo_w20_d1_A
INFO-FLOW: Found component fifo_w20_d1_A.
INFO-FLOW: Append model fifo_w20_d1_A
INFO-FLOW: Found component fifo_w20_d1_A.
INFO-FLOW: Append model fifo_w20_d1_A
INFO-FLOW: Found component fifo_w20_d1_A.
INFO-FLOW: Append model fifo_w20_d1_A
INFO-FLOW: Found component fifo_w20_d1_A.
INFO-FLOW: Append model fifo_w20_d1_A
INFO-FLOW: Found component fifo_w20_d1_A.
INFO-FLOW: Append model fifo_w20_d1_A
INFO-FLOW: Found component fifo_w20_d1_A.
INFO-FLOW: Append model fifo_w20_d1_A
INFO-FLOW: Found component fifo_w20_d1_A.
INFO-FLOW: Append model fifo_w20_d1_A
INFO-FLOW: Found component fifo_w20_d1_A.
INFO-FLOW: Append model fifo_w20_d1_A
INFO-FLOW: Found component fifo_w20_d1_A.
INFO-FLOW: Append model fifo_w20_d1_A
INFO-FLOW: Found component fifo_w20_d1_A.
INFO-FLOW: Append model fifo_w20_d1_A
INFO-FLOW: Found component fifo_w20_d1_A.
INFO-FLOW: Append model fifo_w20_d1_A
INFO-FLOW: Found component fifo_w20_d1_A.
INFO-FLOW: Append model fifo_w20_d1_A
INFO-FLOW: Found component fifo_w20_d1_A.
INFO-FLOW: Append model fifo_w20_d1_A
INFO-FLOW: Found component fifo_w20_d1_A.
INFO-FLOW: Append model fifo_w20_d1_A
INFO-FLOW: Found component fifo_w20_d1_A.
INFO-FLOW: Append model fifo_w20_d1_A
INFO-FLOW: Found component fifo_w20_d1_A.
INFO-FLOW: Append model fifo_w20_d1_A
INFO-FLOW: Found component fifo_w20_d1_A.
INFO-FLOW: Append model fifo_w20_d1_A
INFO-FLOW: Found component fifo_w20_d1_A.
INFO-FLOW: Append model fifo_w20_d1_A
INFO-FLOW: Found component fifo_w20_d1_A.
INFO-FLOW: Append model fifo_w20_d1_A
INFO-FLOW: Found component fifo_w20_d1_A.
INFO-FLOW: Append model fifo_w20_d1_A
INFO-FLOW: Found component fifo_w20_d1_A.
INFO-FLOW: Append model fifo_w20_d1_A
INFO-FLOW: Found component fifo_w20_d1_A.
INFO-FLOW: Append model fifo_w20_d1_A
INFO-FLOW: Found component fifo_w20_d1_A.
INFO-FLOW: Append model fifo_w20_d1_A
INFO-FLOW: Found component fifo_w20_d1_A.
INFO-FLOW: Append model fifo_w20_d1_A
INFO-FLOW: Found component fifo_w20_d1_A.
INFO-FLOW: Append model fifo_w20_d1_A
INFO-FLOW: Found component fifo_w20_d1_A.
INFO-FLOW: Append model fifo_w20_d1_A
INFO-FLOW: Found component fifo_w20_d1_A.
INFO-FLOW: Append model fifo_w20_d1_A
INFO-FLOW: Found component fifo_w20_d1_A.
INFO-FLOW: Append model fifo_w20_d1_A
INFO-FLOW: Found component fifo_w20_d1_A.
INFO-FLOW: Append model fifo_w20_d1_A
INFO-FLOW: Found component fifo_w20_d1_A.
INFO-FLOW: Append model fifo_w20_d1_A
INFO-FLOW: Found component fifo_w20_d1_A.
INFO-FLOW: Append model fifo_w20_d1_A
INFO-FLOW: Found component fifo_w20_d1_A.
INFO-FLOW: Append model fifo_w20_d1_A
INFO-FLOW: Found component fifo_w20_d1_A.
INFO-FLOW: Append model fifo_w20_d1_A
INFO-FLOW: Found component fifo_w20_d1_A.
INFO-FLOW: Append model fifo_w20_d1_A
INFO-FLOW: Found component fifo_w20_d1_A.
INFO-FLOW: Append model fifo_w20_d1_A
INFO-FLOW: Found component fifo_w20_d1_A.
INFO-FLOW: Append model fifo_w20_d1_A
INFO-FLOW: Found component fifo_w20_d1_A.
INFO-FLOW: Append model fifo_w20_d1_A
INFO-FLOW: Found component fifo_w20_d1_A.
INFO-FLOW: Append model fifo_w20_d1_A
INFO-FLOW: Found component fifo_w20_d1_A.
INFO-FLOW: Append model fifo_w20_d1_A
INFO-FLOW: Found component fifo_w20_d1_A.
INFO-FLOW: Append model fifo_w20_d1_A
INFO-FLOW: Found component fifo_w20_d1_A.
INFO-FLOW: Append model fifo_w20_d1_A
INFO-FLOW: Found component fifo_w20_d1_A.
INFO-FLOW: Append model fifo_w20_d1_A
INFO-FLOW: Found component fifo_w20_d1_A.
INFO-FLOW: Append model fifo_w20_d1_A
INFO-FLOW: Found component fifo_w20_d1_A.
INFO-FLOW: Append model fifo_w20_d1_A
INFO-FLOW: Found component fifo_w20_d1_A.
INFO-FLOW: Append model fifo_w20_d1_A
INFO-FLOW: Found component start_for_relu_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_relu_config5_U0.
INFO-FLOW: Append model start_for_relu_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_relu_config5_U0
INFO-FLOW: Found component start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6bgk.
INFO-FLOW: Append model start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6bgk
INFO-FLOW: Found component start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_U0.
INFO-FLOW: Append model start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_U0
INFO-FLOW: Found component start_for_relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config10_U0.
INFO-FLOW: Append model start_for_relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config10_U0
INFO-FLOW: Found component start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config1bhl.
INFO-FLOW: Append model start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config1bhl
INFO-FLOW: Found component start_for_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_U0.
INFO-FLOW: Append model start_for_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_U0
INFO-FLOW: Found component start_for_relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config15_U0.
INFO-FLOW: Append model start_for_relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config15_U0
INFO-FLOW: Found component start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config1bil.
INFO-FLOW: Append model start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config1bil
INFO-FLOW: Found component start_for_dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config18_U0.
INFO-FLOW: Append model start_for_dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config18_U0
INFO-FLOW: Found component start_for_relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config21_U0.
INFO-FLOW: Append model start_for_relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config21_U0
INFO-FLOW: Found component start_for_dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_16u_config22_U0.
INFO-FLOW: Append model start_for_dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_16u_config22_U0
INFO-FLOW: Found component start_for_relu_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_16u_relu_config25bjl.
INFO-FLOW: Append model start_for_relu_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_16u_relu_config25bjl
INFO-FLOW: Found component start_for_dense_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_3u_config26_U0.
INFO-FLOW: Append model start_for_dense_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_3u_config26_U0
INFO-FLOW: Found component start_for_softmax_array_array_ap_fixed_20_8_5_3_0_3u_softmax_config28_U0.
INFO-FLOW: Append model start_for_softmax_array_array_ap_fixed_20_8_5_3_0_3u_softmax_config28_U0
INFO-FLOW: Handling components in module [Block_myproject_axi_exit27_proc] ... 
Execute         source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/Block_myproject_axi_exit27_proc.compgen.tcl 
INFO-FLOW: Handling components in module [Loop_2_proc] ... 
Execute         source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/Loop_2_proc.compgen.tcl 
INFO-FLOW: Found component myproject_axi_mux_32_20_1_1.
INFO-FLOW: Append model myproject_axi_mux_32_20_1_1
INFO-FLOW: Found component myproject_axi_lshr_32ns_32ns_32_2_1.
INFO-FLOW: Append model myproject_axi_lshr_32ns_32ns_32_2_1
INFO-FLOW: Found component myproject_axi_shl_64ns_32ns_64_2_1.
INFO-FLOW: Append model myproject_axi_shl_64ns_32ns_64_2_1
INFO-FLOW: Found component regslice_core.
INFO-FLOW: Append model regslice_core
INFO-FLOW: Handling components in module [myproject_axi] ... 
Execute         source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject_axi.compgen.tcl 
INFO-FLOW: Found component fifo_w8_d16384_A.
INFO-FLOW: Append model fifo_w8_d16384_A
INFO-FLOW: Found component fifo_w1_d2_A.
INFO-FLOW: Append model fifo_w1_d2_A
INFO-FLOW: Found component fifo_w20_d1_A_x.
INFO-FLOW: Append model fifo_w20_d1_A_x
INFO-FLOW: Found component fifo_w20_d1_A_x.
INFO-FLOW: Append model fifo_w20_d1_A_x
INFO-FLOW: Found component fifo_w20_d1_A_x.
INFO-FLOW: Append model fifo_w20_d1_A_x
INFO-FLOW: Found component fifo_w20_d2_A.
INFO-FLOW: Append model fifo_w20_d2_A
INFO-FLOW: Found component fifo_w20_d2_A.
INFO-FLOW: Append model fifo_w20_d2_A
INFO-FLOW: Found component fifo_w20_d2_A.
INFO-FLOW: Append model fifo_w20_d2_A
INFO-FLOW: Found component start_for_myproject_U0.
INFO-FLOW: Append model start_for_myproject_U0
INFO-FLOW: Found component start_for_Block_myproject_axi_exit27_proc_U0.
INFO-FLOW: Append model start_for_Block_myproject_axi_exit27_proc_U0
INFO-FLOW: Found component regslice_core.
INFO-FLOW: Append model regslice_core
INFO-FLOW: Append model Loop_1_proc421
INFO-FLOW: Append model conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_8_5_3_0_4u_config2_s
INFO-FLOW: Append model relu_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_relu_config5_s
INFO-FLOW: Append model pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s
INFO-FLOW: Append model conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_s
INFO-FLOW: Append model relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config10_s
INFO-FLOW: Append model pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s
INFO-FLOW: Append model conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s
INFO-FLOW: Append model relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config15_s
INFO-FLOW: Append model pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s
INFO-FLOW: Append model dense_wrapper_ap_fixed_20_8_5_3_0_ap_fixed_20_8_5_3_0_config18_s
INFO-FLOW: Append model dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config18_s
INFO-FLOW: Append model relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config21_s
INFO-FLOW: Append model dense_wrapper_ap_fixed_20_8_5_3_0_ap_fixed_20_8_5_3_0_config22_s
INFO-FLOW: Append model dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_16u_config22_s
INFO-FLOW: Append model relu_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_16u_relu_config25_s
INFO-FLOW: Append model dense_wrapper_ap_fixed_20_8_5_3_0_ap_fixed_20_8_5_3_0_config26_s
INFO-FLOW: Append model dense_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_3u_config26_s
INFO-FLOW: Append model softmax_stable_array_array_ap_fixed_20_8_5_3_0_3u_softmax_config28_s
INFO-FLOW: Append model softmax_array_array_ap_fixed_20_8_5_3_0_3u_softmax_config28_s
INFO-FLOW: Append model myproject
INFO-FLOW: Append model Block_myproject_axi_exit27_proc
INFO-FLOW: Append model Loop_2_proc
INFO-FLOW: Append model myproject_axi
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: regslice_core conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_8_5_3_0_4u_config2_s_line_bufbkb myproject_axi_mux_164_20_1_1 myproject_axi_mux_94_20_1_1 pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s_line_budEe myproject_axi_mul_20s_15s_32_5_1 myproject_axi_mul_20s_14s_32_5_1 conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_s_line_bufflbW pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_btde myproject_axi_mul_20s_13s_32_5_1 conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s_line_bufJfO pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_bZio myproject_axi_mul_20s_12s_32_5_1 myproject_axi_mul_17ns_18s_28_2_1 softmax_stable_array_array_ap_fixed_20_8_5_3_0_3u_softmax_config28_s_exp_table4 softmax_stable_array_array_ap_fixed_20_8_5_3_0_3u_softmax_config28_s_invert_tbfk fifo_w20_d15876_A fifo_w20_d15876_A fifo_w20_d15876_A fifo_w20_d15876_A fifo_w20_d15876_A fifo_w20_d15876_A fifo_w20_d15876_A fifo_w20_d15876_A fifo_w20_d1764_A fifo_w20_d1764_A fifo_w20_d1764_A fifo_w20_d1764_A fifo_w20_d1600_A fifo_w20_d1600_A fifo_w20_d1600_A fifo_w20_d1600_A fifo_w20_d1600_A fifo_w20_d1600_A fifo_w20_d1600_A fifo_w20_d1600_A fifo_w20_d1600_A fifo_w20_d1600_A fifo_w20_d1600_A fifo_w20_d1600_A fifo_w20_d1600_A fifo_w20_d1600_A fifo_w20_d1600_A fifo_w20_d1600_A fifo_w20_d169_A fifo_w20_d169_A fifo_w20_d169_A fifo_w20_d169_A fifo_w20_d169_A fifo_w20_d169_A fifo_w20_d169_A fifo_w20_d169_A fifo_w20_d121_A fifo_w20_d121_A fifo_w20_d121_A fifo_w20_d121_A fifo_w20_d121_A fifo_w20_d121_A fifo_w20_d121_A fifo_w20_d121_A fifo_w20_d121_A fifo_w20_d121_A fifo_w20_d121_A fifo_w20_d121_A fifo_w20_d121_A fifo_w20_d121_A fifo_w20_d121_A fifo_w20_d121_A fifo_w20_d9_A fifo_w20_d9_A fifo_w20_d9_A fifo_w20_d9_A fifo_w20_d9_A fifo_w20_d9_A fifo_w20_d9_A fifo_w20_d9_A fifo_w20_d1_A fifo_w20_d1_A fifo_w20_d1_A fifo_w20_d1_A fifo_w20_d1_A fifo_w20_d1_A fifo_w20_d1_A fifo_w20_d1_A fifo_w20_d1_A fifo_w20_d1_A fifo_w20_d1_A fifo_w20_d1_A fifo_w20_d1_A fifo_w20_d1_A fifo_w20_d1_A fifo_w20_d1_A fifo_w20_d1_A fifo_w20_d1_A fifo_w20_d1_A fifo_w20_d1_A fifo_w20_d1_A fifo_w20_d1_A fifo_w20_d1_A fifo_w20_d1_A fifo_w20_d1_A fifo_w20_d1_A fifo_w20_d1_A fifo_w20_d1_A fifo_w20_d1_A fifo_w20_d1_A fifo_w20_d1_A fifo_w20_d1_A fifo_w20_d1_A fifo_w20_d1_A fifo_w20_d1_A fifo_w20_d1_A fifo_w20_d1_A fifo_w20_d1_A fifo_w20_d1_A fifo_w20_d1_A fifo_w20_d1_A fifo_w20_d1_A fifo_w20_d1_A fifo_w20_d1_A fifo_w20_d1_A fifo_w20_d1_A fifo_w20_d1_A fifo_w20_d1_A fifo_w20_d1_A fifo_w20_d1_A fifo_w20_d1_A start_for_relu_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_relu_config5_U0 start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6bgk start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_U0 start_for_relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config10_U0 start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config1bhl start_for_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_U0 start_for_relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config15_U0 start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config1bil start_for_dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config18_U0 start_for_relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config21_U0 start_for_dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_16u_config22_U0 start_for_relu_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_16u_relu_config25bjl start_for_dense_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_3u_config26_U0 start_for_softmax_array_array_ap_fixed_20_8_5_3_0_3u_softmax_config28_U0 myproject_axi_mux_32_20_1_1 myproject_axi_lshr_32ns_32ns_32_2_1 myproject_axi_shl_64ns_32ns_64_2_1 regslice_core fifo_w8_d16384_A fifo_w1_d2_A fifo_w20_d1_A_x fifo_w20_d1_A_x fifo_w20_d1_A_x fifo_w20_d2_A fifo_w20_d2_A fifo_w20_d2_A start_for_myproject_U0 start_for_Block_myproject_axi_exit27_proc_U0 regslice_core Loop_1_proc421 conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_8_5_3_0_4u_config2_s relu_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_relu_config5_s pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_s relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config10_s pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config15_s pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s dense_wrapper_ap_fixed_20_8_5_3_0_ap_fixed_20_8_5_3_0_config18_s dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config18_s relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config21_s dense_wrapper_ap_fixed_20_8_5_3_0_ap_fixed_20_8_5_3_0_config22_s dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_16u_config22_s relu_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_16u_relu_config25_s dense_wrapper_ap_fixed_20_8_5_3_0_ap_fixed_20_8_5_3_0_config26_s dense_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_3u_config26_s softmax_stable_array_array_ap_fixed_20_8_5_3_0_3u_softmax_config28_s softmax_array_array_ap_fixed_20_8_5_3_0_3u_softmax_config28_s myproject Block_myproject_axi_exit27_proc Loop_2_proc myproject_axi
INFO-FLOW: To file: write model regslice_core
INFO-FLOW: To file: write model conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_8_5_3_0_4u_config2_s_line_bufbkb
INFO-FLOW: To file: write model myproject_axi_mux_164_20_1_1
INFO-FLOW: To file: write model myproject_axi_mux_94_20_1_1
INFO-FLOW: To file: write model pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s_line_budEe
INFO-FLOW: To file: write model myproject_axi_mul_20s_15s_32_5_1
INFO-FLOW: To file: write model myproject_axi_mul_20s_14s_32_5_1
INFO-FLOW: To file: write model conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_s_line_bufflbW
INFO-FLOW: To file: write model pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_btde
INFO-FLOW: To file: write model myproject_axi_mul_20s_13s_32_5_1
INFO-FLOW: To file: write model conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s_line_bufJfO
INFO-FLOW: To file: write model pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_bZio
INFO-FLOW: To file: write model myproject_axi_mul_20s_12s_32_5_1
INFO-FLOW: To file: write model myproject_axi_mul_17ns_18s_28_2_1
INFO-FLOW: To file: write model softmax_stable_array_array_ap_fixed_20_8_5_3_0_3u_softmax_config28_s_exp_table4
INFO-FLOW: To file: write model softmax_stable_array_array_ap_fixed_20_8_5_3_0_3u_softmax_config28_s_invert_tbfk
INFO-FLOW: To file: write model fifo_w20_d15876_A
INFO-FLOW: To file: write model fifo_w20_d15876_A
INFO-FLOW: To file: write model fifo_w20_d15876_A
INFO-FLOW: To file: write model fifo_w20_d15876_A
INFO-FLOW: To file: write model fifo_w20_d15876_A
INFO-FLOW: To file: write model fifo_w20_d15876_A
INFO-FLOW: To file: write model fifo_w20_d15876_A
INFO-FLOW: To file: write model fifo_w20_d15876_A
INFO-FLOW: To file: write model fifo_w20_d1764_A
INFO-FLOW: To file: write model fifo_w20_d1764_A
INFO-FLOW: To file: write model fifo_w20_d1764_A
INFO-FLOW: To file: write model fifo_w20_d1764_A
INFO-FLOW: To file: write model fifo_w20_d1600_A
INFO-FLOW: To file: write model fifo_w20_d1600_A
INFO-FLOW: To file: write model fifo_w20_d1600_A
INFO-FLOW: To file: write model fifo_w20_d1600_A
INFO-FLOW: To file: write model fifo_w20_d1600_A
INFO-FLOW: To file: write model fifo_w20_d1600_A
INFO-FLOW: To file: write model fifo_w20_d1600_A
INFO-FLOW: To file: write model fifo_w20_d1600_A
INFO-FLOW: To file: write model fifo_w20_d1600_A
INFO-FLOW: To file: write model fifo_w20_d1600_A
INFO-FLOW: To file: write model fifo_w20_d1600_A
INFO-FLOW: To file: write model fifo_w20_d1600_A
INFO-FLOW: To file: write model fifo_w20_d1600_A
INFO-FLOW: To file: write model fifo_w20_d1600_A
INFO-FLOW: To file: write model fifo_w20_d1600_A
INFO-FLOW: To file: write model fifo_w20_d1600_A
INFO-FLOW: To file: write model fifo_w20_d169_A
INFO-FLOW: To file: write model fifo_w20_d169_A
INFO-FLOW: To file: write model fifo_w20_d169_A
INFO-FLOW: To file: write model fifo_w20_d169_A
INFO-FLOW: To file: write model fifo_w20_d169_A
INFO-FLOW: To file: write model fifo_w20_d169_A
INFO-FLOW: To file: write model fifo_w20_d169_A
INFO-FLOW: To file: write model fifo_w20_d169_A
INFO-FLOW: To file: write model fifo_w20_d121_A
INFO-FLOW: To file: write model fifo_w20_d121_A
INFO-FLOW: To file: write model fifo_w20_d121_A
INFO-FLOW: To file: write model fifo_w20_d121_A
INFO-FLOW: To file: write model fifo_w20_d121_A
INFO-FLOW: To file: write model fifo_w20_d121_A
INFO-FLOW: To file: write model fifo_w20_d121_A
INFO-FLOW: To file: write model fifo_w20_d121_A
INFO-FLOW: To file: write model fifo_w20_d121_A
INFO-FLOW: To file: write model fifo_w20_d121_A
INFO-FLOW: To file: write model fifo_w20_d121_A
INFO-FLOW: To file: write model fifo_w20_d121_A
INFO-FLOW: To file: write model fifo_w20_d121_A
INFO-FLOW: To file: write model fifo_w20_d121_A
INFO-FLOW: To file: write model fifo_w20_d121_A
INFO-FLOW: To file: write model fifo_w20_d121_A
INFO-FLOW: To file: write model fifo_w20_d9_A
INFO-FLOW: To file: write model fifo_w20_d9_A
INFO-FLOW: To file: write model fifo_w20_d9_A
INFO-FLOW: To file: write model fifo_w20_d9_A
INFO-FLOW: To file: write model fifo_w20_d9_A
INFO-FLOW: To file: write model fifo_w20_d9_A
INFO-FLOW: To file: write model fifo_w20_d9_A
INFO-FLOW: To file: write model fifo_w20_d9_A
INFO-FLOW: To file: write model fifo_w20_d1_A
INFO-FLOW: To file: write model fifo_w20_d1_A
INFO-FLOW: To file: write model fifo_w20_d1_A
INFO-FLOW: To file: write model fifo_w20_d1_A
INFO-FLOW: To file: write model fifo_w20_d1_A
INFO-FLOW: To file: write model fifo_w20_d1_A
INFO-FLOW: To file: write model fifo_w20_d1_A
INFO-FLOW: To file: write model fifo_w20_d1_A
INFO-FLOW: To file: write model fifo_w20_d1_A
INFO-FLOW: To file: write model fifo_w20_d1_A
INFO-FLOW: To file: write model fifo_w20_d1_A
INFO-FLOW: To file: write model fifo_w20_d1_A
INFO-FLOW: To file: write model fifo_w20_d1_A
INFO-FLOW: To file: write model fifo_w20_d1_A
INFO-FLOW: To file: write model fifo_w20_d1_A
INFO-FLOW: To file: write model fifo_w20_d1_A
INFO-FLOW: To file: write model fifo_w20_d1_A
INFO-FLOW: To file: write model fifo_w20_d1_A
INFO-FLOW: To file: write model fifo_w20_d1_A
INFO-FLOW: To file: write model fifo_w20_d1_A
INFO-FLOW: To file: write model fifo_w20_d1_A
INFO-FLOW: To file: write model fifo_w20_d1_A
INFO-FLOW: To file: write model fifo_w20_d1_A
INFO-FLOW: To file: write model fifo_w20_d1_A
INFO-FLOW: To file: write model fifo_w20_d1_A
INFO-FLOW: To file: write model fifo_w20_d1_A
INFO-FLOW: To file: write model fifo_w20_d1_A
INFO-FLOW: To file: write model fifo_w20_d1_A
INFO-FLOW: To file: write model fifo_w20_d1_A
INFO-FLOW: To file: write model fifo_w20_d1_A
INFO-FLOW: To file: write model fifo_w20_d1_A
INFO-FLOW: To file: write model fifo_w20_d1_A
INFO-FLOW: To file: write model fifo_w20_d1_A
INFO-FLOW: To file: write model fifo_w20_d1_A
INFO-FLOW: To file: write model fifo_w20_d1_A
INFO-FLOW: To file: write model fifo_w20_d1_A
INFO-FLOW: To file: write model fifo_w20_d1_A
INFO-FLOW: To file: write model fifo_w20_d1_A
INFO-FLOW: To file: write model fifo_w20_d1_A
INFO-FLOW: To file: write model fifo_w20_d1_A
INFO-FLOW: To file: write model fifo_w20_d1_A
INFO-FLOW: To file: write model fifo_w20_d1_A
INFO-FLOW: To file: write model fifo_w20_d1_A
INFO-FLOW: To file: write model fifo_w20_d1_A
INFO-FLOW: To file: write model fifo_w20_d1_A
INFO-FLOW: To file: write model fifo_w20_d1_A
INFO-FLOW: To file: write model fifo_w20_d1_A
INFO-FLOW: To file: write model fifo_w20_d1_A
INFO-FLOW: To file: write model fifo_w20_d1_A
INFO-FLOW: To file: write model fifo_w20_d1_A
INFO-FLOW: To file: write model fifo_w20_d1_A
INFO-FLOW: To file: write model start_for_relu_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_relu_config5_U0
INFO-FLOW: To file: write model start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6bgk
INFO-FLOW: To file: write model start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_U0
INFO-FLOW: To file: write model start_for_relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config10_U0
INFO-FLOW: To file: write model start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config1bhl
INFO-FLOW: To file: write model start_for_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_U0
INFO-FLOW: To file: write model start_for_relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config15_U0
INFO-FLOW: To file: write model start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config1bil
INFO-FLOW: To file: write model start_for_dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config18_U0
INFO-FLOW: To file: write model start_for_relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config21_U0
INFO-FLOW: To file: write model start_for_dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_16u_config22_U0
INFO-FLOW: To file: write model start_for_relu_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_16u_relu_config25bjl
INFO-FLOW: To file: write model start_for_dense_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_3u_config26_U0
INFO-FLOW: To file: write model start_for_softmax_array_array_ap_fixed_20_8_5_3_0_3u_softmax_config28_U0
INFO-FLOW: To file: write model myproject_axi_mux_32_20_1_1
INFO-FLOW: To file: write model myproject_axi_lshr_32ns_32ns_32_2_1
INFO-FLOW: To file: write model myproject_axi_shl_64ns_32ns_64_2_1
INFO-FLOW: To file: write model regslice_core
INFO-FLOW: To file: write model fifo_w8_d16384_A
INFO-FLOW: To file: write model fifo_w1_d2_A
INFO-FLOW: To file: write model fifo_w20_d1_A_x
INFO-FLOW: To file: write model fifo_w20_d1_A_x
INFO-FLOW: To file: write model fifo_w20_d1_A_x
INFO-FLOW: To file: write model fifo_w20_d2_A
INFO-FLOW: To file: write model fifo_w20_d2_A
INFO-FLOW: To file: write model fifo_w20_d2_A
INFO-FLOW: To file: write model start_for_myproject_U0
INFO-FLOW: To file: write model start_for_Block_myproject_axi_exit27_proc_U0
INFO-FLOW: To file: write model regslice_core
INFO-FLOW: To file: write model Loop_1_proc421
INFO-FLOW: To file: write model conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_8_5_3_0_4u_config2_s
INFO-FLOW: To file: write model relu_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_relu_config5_s
INFO-FLOW: To file: write model pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s
INFO-FLOW: To file: write model conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_s
INFO-FLOW: To file: write model relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config10_s
INFO-FLOW: To file: write model pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s
INFO-FLOW: To file: write model conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s
INFO-FLOW: To file: write model relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config15_s
INFO-FLOW: To file: write model pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s
INFO-FLOW: To file: write model dense_wrapper_ap_fixed_20_8_5_3_0_ap_fixed_20_8_5_3_0_config18_s
INFO-FLOW: To file: write model dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config18_s
INFO-FLOW: To file: write model relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config21_s
INFO-FLOW: To file: write model dense_wrapper_ap_fixed_20_8_5_3_0_ap_fixed_20_8_5_3_0_config22_s
INFO-FLOW: To file: write model dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_16u_config22_s
INFO-FLOW: To file: write model relu_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_16u_relu_config25_s
INFO-FLOW: To file: write model dense_wrapper_ap_fixed_20_8_5_3_0_ap_fixed_20_8_5_3_0_config26_s
INFO-FLOW: To file: write model dense_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_3u_config26_s
INFO-FLOW: To file: write model softmax_stable_array_array_ap_fixed_20_8_5_3_0_3u_softmax_config28_s
INFO-FLOW: To file: write model softmax_array_array_ap_fixed_20_8_5_3_0_3u_softmax_config28_s
INFO-FLOW: To file: write model myproject
INFO-FLOW: To file: write model Block_myproject_axi_exit27_proc
INFO-FLOW: To file: write model Loop_2_proc
INFO-FLOW: To file: write model myproject_axi
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute         syn_report -model myproject_axi -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 165.84 MHz
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1
Execute         source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute         source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute           source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute         source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute           source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute         source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=5.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute         source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/Loop_1_proc421.compgen.tcl 
Execute         source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_8_5_3_0_4u_config2_s.compgen.tcl 
Execute         source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_relu_config5_s.compgen.tcl 
Execute         source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_s.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'myproject_axi_mul_20s_15s_32_5_1_MulnS_0'
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'myproject_axi_mul_20s_14s_32_5_1_MulnS_1'
Execute         source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config10_s.compgen.tcl 
Execute         source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s.compgen.tcl 
Execute         source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'myproject_axi_mul_20s_13s_32_5_1_MulnS_2'
Execute         source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config15_s.compgen.tcl 
Execute         source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s.compgen.tcl 
Execute         source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_20_8_5_3_0_ap_fixed_20_8_5_3_0_config18_s.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'myproject_axi_mul_20s_12s_32_5_1_MulnS_3'
Execute         source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config18_s.compgen.tcl 
Execute         source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config21_s.compgen.tcl 
Execute         source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_20_8_5_3_0_ap_fixed_20_8_5_3_0_config22_s.compgen.tcl 
Execute         source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_16u_config22_s.compgen.tcl 
Execute         source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_16u_relu_config25_s.compgen.tcl 
Execute         source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_20_8_5_3_0_ap_fixed_20_8_5_3_0_config26_s.compgen.tcl 
Execute         source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_3u_config26_s.compgen.tcl 
Execute         source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_ap_fixed_20_8_5_3_0_3u_softmax_config28_s.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'myproject_axi_mul_17ns_18s_28_2_1_MulnS_4'
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'softmax_stable_array_array_ap_fixed_20_8_5_3_0_3u_softmax_config28_s_exp_table4_rom' using auto ROMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'softmax_stable_array_array_ap_fixed_20_8_5_3_0_3u_softmax_config28_s_invert_tbfk_rom' using auto ROMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command         ap_source done; 0.13 sec.
Execute         source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_20_8_5_3_0_3u_softmax_config28_s.compgen.tcl 
Execute         source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_0_V_U(fifo_w20_d15876_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_1_V_U(fifo_w20_d15876_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_2_V_U(fifo_w20_d15876_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_3_V_U(fifo_w20_d15876_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_0_V_U(fifo_w20_d15876_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_1_V_U(fifo_w20_d15876_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_2_V_U(fifo_w20_d15876_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_3_V_U(fifo_w20_d15876_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_0_V_U(fifo_w20_d1764_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_1_V_U(fifo_w20_d1764_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_2_V_U(fifo_w20_d1764_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_3_V_U(fifo_w20_d1764_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_0_V_U(fifo_w20_d1600_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_1_V_U(fifo_w20_d1600_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_2_V_U(fifo_w20_d1600_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_3_V_U(fifo_w20_d1600_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_4_V_U(fifo_w20_d1600_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_5_V_U(fifo_w20_d1600_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_6_V_U(fifo_w20_d1600_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_7_V_U(fifo_w20_d1600_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_data_0_V_U(fifo_w20_d1600_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_data_1_V_U(fifo_w20_d1600_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_data_2_V_U(fifo_w20_d1600_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_data_3_V_U(fifo_w20_d1600_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_data_4_V_U(fifo_w20_d1600_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_data_5_V_U(fifo_w20_d1600_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_data_6_V_U(fifo_w20_d1600_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_data_7_V_U(fifo_w20_d1600_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_data_0_V_U(fifo_w20_d169_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_data_1_V_U(fifo_w20_d169_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_data_2_V_U(fifo_w20_d169_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_data_3_V_U(fifo_w20_d169_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_data_4_V_U(fifo_w20_d169_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_data_5_V_U(fifo_w20_d169_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_data_6_V_U(fifo_w20_d169_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_data_7_V_U(fifo_w20_d169_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_V_data_0_V_U(fifo_w20_d121_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_V_data_1_V_U(fifo_w20_d121_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_V_data_2_V_U(fifo_w20_d121_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_V_data_3_V_U(fifo_w20_d121_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_V_data_4_V_U(fifo_w20_d121_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_V_data_5_V_U(fifo_w20_d121_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_V_data_6_V_U(fifo_w20_d121_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_V_data_7_V_U(fifo_w20_d121_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_V_data_0_V_U(fifo_w20_d121_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_V_data_1_V_U(fifo_w20_d121_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_V_data_2_V_U(fifo_w20_d121_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_V_data_3_V_U(fifo_w20_d121_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_V_data_4_V_U(fifo_w20_d121_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_V_data_5_V_U(fifo_w20_d121_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_V_data_6_V_U(fifo_w20_d121_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_V_data_7_V_U(fifo_w20_d121_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_V_data_0_V_U(fifo_w20_d9_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_V_data_1_V_U(fifo_w20_d9_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_V_data_2_V_U(fifo_w20_d9_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_V_data_3_V_U(fifo_w20_d9_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_V_data_4_V_U(fifo_w20_d9_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_V_data_5_V_U(fifo_w20_d9_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_V_data_6_V_U(fifo_w20_d9_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_V_data_7_V_U(fifo_w20_d9_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_relu_config5_U0_U(start_for_relu_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_relu_config5_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6bgk_U(start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6bgk)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_U0_U(start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config10_U0_U(start_for_relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config10_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config1bhl_U(start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config1bhl)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_U0_U(start_for_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config15_U0_U(start_for_relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config15_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config1bil_U(start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config1bil)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config18_U0_U(start_for_dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config18_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config21_U0_U(start_for_relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config21_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_16u_config22_U0_U(start_for_dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_16u_config22_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_16u_relu_config25bjl_U(start_for_relu_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_16u_relu_config25bjl)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_dense_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_3u_config26_U0_U(start_for_dense_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_3u_config26_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_softmax_array_array_ap_fixed_20_8_5_3_0_3u_softmax_config28_U0_U(start_for_softmax_array_array_ap_fixed_20_8_5_3_0_3u_softmax_config28_U0)' using Shift Registers.
Command         ap_source done; 2.27 sec.
Execute         source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/Block_myproject_axi_exit27_proc.compgen.tcl 
Execute         source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/Loop_2_proc.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-286] Generating pipelined shifter : 'myproject_axi_lshr_32ns_32ns_32_2_1'
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-286] Generating pipelined shifter : 'myproject_axi_shl_64ns_32ns_64_2_1'
Execute         source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject_axi.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_local_V_data_0_V_U(fifo_w8_d16384_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'is_last_0_i_loc_channel_U(fifo_w1_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'tmp_data_V_0_U(fifo_w20_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'tmp_data_V_1_U(fifo_w20_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'tmp_data_V_2_U(fifo_w20_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_myproject_U0_U(start_for_myproject_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_myproject_axi_exit27_proc_U0_U(start_for_Block_myproject_axi_exit27_proc_U0)' using Shift Registers.
Command         ap_source done; 0.22 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1
Execute         source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute         source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute           source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute         source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute           source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute         source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject_axi xml_exists=0
Execute         source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute         source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute         source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/Loop_1_proc421.compgen.tcl 
Execute         source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_8_5_3_0_4u_config2_s.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_relu_config5_s.compgen.tcl 
Execute         source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_s.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config10_s.compgen.tcl 
Execute         source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config15_s.compgen.tcl 
Execute         source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_20_8_5_3_0_ap_fixed_20_8_5_3_0_config18_s.compgen.tcl 
Execute         source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config18_s.compgen.tcl 
Execute         source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config21_s.compgen.tcl 
Execute         source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_20_8_5_3_0_ap_fixed_20_8_5_3_0_config22_s.compgen.tcl 
Execute         source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_16u_config22_s.compgen.tcl 
Execute         source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_16u_relu_config25_s.compgen.tcl 
Execute         source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_20_8_5_3_0_ap_fixed_20_8_5_3_0_config26_s.compgen.tcl 
Execute         source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_3u_config26_s.compgen.tcl 
Execute         source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_ap_fixed_20_8_5_3_0_3u_softmax_config28_s.compgen.tcl 
Execute         source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_20_8_5_3_0_3u_softmax_config28_s.compgen.tcl 
Execute         source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute         source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/Block_myproject_axi_exit27_proc.compgen.tcl 
Execute         source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/Loop_2_proc.compgen.tcl 
Execute         source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject_axi.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute         source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/Loop_1_proc421.compgen.tcl 
Execute         source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_8_5_3_0_4u_config2_s.compgen.tcl 
Execute         source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_relu_config5_s.compgen.tcl 
Execute         source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s.compgen.tcl 
Execute         source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_s.compgen.tcl 
Execute         source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config10_s.compgen.tcl 
Execute         source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s.compgen.tcl 
Execute         source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s.compgen.tcl 
Execute         source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config15_s.compgen.tcl 
Execute         source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s.compgen.tcl 
Execute         source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_20_8_5_3_0_ap_fixed_20_8_5_3_0_config18_s.compgen.tcl 
Execute         source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config18_s.compgen.tcl 
Execute         source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config21_s.compgen.tcl 
Execute         source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_20_8_5_3_0_ap_fixed_20_8_5_3_0_config22_s.compgen.tcl 
Execute         source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_16u_config22_s.compgen.tcl 
Execute         source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_16u_relu_config25_s.compgen.tcl 
Execute         source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_20_8_5_3_0_ap_fixed_20_8_5_3_0_config26_s.compgen.tcl 
Execute         source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_3u_config26_s.compgen.tcl 
Execute         source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_ap_fixed_20_8_5_3_0_3u_softmax_config28_s.compgen.tcl 
Execute         source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_20_8_5_3_0_3u_softmax_config28_s.compgen.tcl 
Execute         source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute         source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/Block_myproject_axi_exit27_proc.compgen.tcl 
Execute         source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/Loop_2_proc.compgen.tcl 
Execute         source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject_axi.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute         source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/Loop_1_proc421.compgen.tcl 
Execute         source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_8_5_3_0_4u_config2_s.compgen.tcl 
Execute         source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_relu_config5_s.compgen.tcl 
Execute         source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s.compgen.tcl 
Execute         source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_s.compgen.tcl 
Execute         source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config10_s.compgen.tcl 
Execute         source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s.compgen.tcl 
Execute         source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s.compgen.tcl 
Execute         source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config15_s.compgen.tcl 
Execute         source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s.compgen.tcl 
Execute         source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_20_8_5_3_0_ap_fixed_20_8_5_3_0_config18_s.compgen.tcl 
Execute         source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config18_s.compgen.tcl 
Execute         source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config21_s.compgen.tcl 
Execute         source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_20_8_5_3_0_ap_fixed_20_8_5_3_0_config22_s.compgen.tcl 
Execute         source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_16u_config22_s.compgen.tcl 
Execute         source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_16u_relu_config25_s.compgen.tcl 
Execute         source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_20_8_5_3_0_ap_fixed_20_8_5_3_0_config26_s.compgen.tcl 
Execute         source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_3u_config26_s.compgen.tcl 
Execute         source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_ap_fixed_20_8_5_3_0_3u_softmax_config28_s.compgen.tcl 
Execute         source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_20_8_5_3_0_3u_softmax_config28_s.compgen.tcl 
Execute         source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute         source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/Block_myproject_axi_exit27_proc.compgen.tcl 
Execute         source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/Loop_2_proc.compgen.tcl 
Execute         source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject_axi.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject_axi.constraint.tcl 
Execute         source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=8
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=4
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=1 #modelList=180 #gSsdmPorts=8
Execute         source /home/prabhav/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute         source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_export -xo 
Execute         source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute         source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute         source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute         source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_sdx -target 
Execute         source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject_axi.compgen.dataonly.tcl 
Execute         source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject_axi.constraint.tcl 
Execute         sc_get_clocks myproject_axi 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_debug -directory 
Execute         source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/Loop_1_proc421.tbgen.tcl 
Execute         source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_8_5_3_0_4u_config2_s.tbgen.tcl 
Execute         source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_relu_config5_s.tbgen.tcl 
Execute         source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s.tbgen.tcl 
Execute         source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_s.tbgen.tcl 
Execute         source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config10_s.tbgen.tcl 
Execute         source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s.tbgen.tcl 
Execute         source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s.tbgen.tcl 
Execute         source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config15_s.tbgen.tcl 
Execute         source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s.tbgen.tcl 
Execute         source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_20_8_5_3_0_ap_fixed_20_8_5_3_0_config18_s.tbgen.tcl 
Execute         source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config18_s.tbgen.tcl 
Execute         source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config21_s.tbgen.tcl 
Execute         source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_20_8_5_3_0_ap_fixed_20_8_5_3_0_config22_s.tbgen.tcl 
Execute         source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_16u_config22_s.tbgen.tcl 
Execute         source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_16u_relu_config25_s.tbgen.tcl 
Execute         source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_20_8_5_3_0_ap_fixed_20_8_5_3_0_config26_s.tbgen.tcl 
Execute         source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_3u_config26_s.tbgen.tcl 
Execute         source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_ap_fixed_20_8_5_3_0_3u_softmax_config28_s.tbgen.tcl 
Execute         source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_20_8_5_3_0_3u_softmax_config28_s.tbgen.tcl 
Execute         source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/Block_myproject_axi_exit27_proc.tbgen.tcl 
Execute         source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/Loop_2_proc.tbgen.tcl 
Execute         source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute         get_config_sdx -target 
Execute         get_config_sdx -profile 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -stall_sig_gen 
Execute         get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:55 ; elapsed = 00:02:05 . Memory (MB): peak = 1616.727 ; gain = 1195.789 ; free physical = 4314 ; free virtual = 7798
INFO: [VHDL 208-304] Generating VHDL RTL for myproject_axi.
INFO: [VLOG 209-307] Generating Verilog RTL for myproject_axi.
Command       autosyn done; 65.3 sec.
Command     csynth_design done; 123.52 sec.
Execute     export_design -format ip_catalog 
Execute       get_config_export -acc 
Execute       get_config_export -clock_margin 
Execute       get_config_export -custom_script 
Execute       get_config_export -description 
Execute       get_config_export -display_name 
Execute       get_config_export -driver_input_dir 
Execute       get_config_export -ipname 
Execute       get_config_export -kernel_drc 
Execute       get_config_export -library 
Execute       get_config_export -qor_test 
Execute       get_config_export -rtl 
Execute       get_config_export -sdaccel 
Execute       get_config_export -sim 
Execute       get_config_export -taxonomy 
Execute       get_config_export -use_ip 
Execute       get_config_export -use_netlist 
Execute       get_config_export -vendor 
Execute       get_config_export -version 
Execute       get_config_export -xo 
Execute       config_export -format=ip_catalog 
INFO-FLOW: DBG:CMD: export_design_wrap: -format ip_catalog
Execute       source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -vivado_clock 
Execute       get_top 
Execute       get_config_sdx -target 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_sdx -target 
Execute       get_config_sdx -target 
INFO-FLOW: DBG:CMD:   auto_impl: pack: -export -tool vivado -sdx-target none
Execute       source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute       source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute         source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute       source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute         source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute       source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute       source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: automg_wrap -export -pcore_version 1.00.a -rtl both -sdx-target none -tool Vivado -impltomg_flag
INFO-FLOW: DBG:CMD:     auto_generate -export -pcore_version 1.00.a -rtl both -sdx-target none -tool Vivado -impltomg_flag
Execute       source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute       source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute         source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute       source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute         source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute       source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/Loop_1_proc421.compgen.tcl 
Execute       source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_8_5_3_0_4u_config2_s.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_relu_config5_s.compgen.tcl 
Execute       source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_s.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config10_s.compgen.tcl 
Execute       source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config15_s.compgen.tcl 
Execute       source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_20_8_5_3_0_ap_fixed_20_8_5_3_0_config18_s.compgen.tcl 
Execute       source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config18_s.compgen.tcl 
Execute       source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config21_s.compgen.tcl 
Execute       source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_20_8_5_3_0_ap_fixed_20_8_5_3_0_config22_s.compgen.tcl 
Execute       source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_16u_config22_s.compgen.tcl 
Execute       source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_16u_relu_config25_s.compgen.tcl 
Execute       source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_20_8_5_3_0_ap_fixed_20_8_5_3_0_config26_s.compgen.tcl 
Execute       source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_3u_config26_s.compgen.tcl 
Execute       source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_ap_fixed_20_8_5_3_0_3u_softmax_config28_s.compgen.tcl 
Execute       source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_20_8_5_3_0_3u_softmax_config28_s.compgen.tcl 
Execute       source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute       source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/Block_myproject_axi_exit27_proc.compgen.tcl 
Execute       source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/Loop_2_proc.compgen.tcl 
Execute       source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject_axi.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/Loop_1_proc421.compgen.tcl 
Execute       source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_8_5_3_0_4u_config2_s.compgen.tcl 
Execute       source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_relu_config5_s.compgen.tcl 
Execute       source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s.compgen.tcl 
Execute       source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_s.compgen.tcl 
Execute       source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config10_s.compgen.tcl 
Execute       source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s.compgen.tcl 
Execute       source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s.compgen.tcl 
Execute       source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config15_s.compgen.tcl 
Execute       source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s.compgen.tcl 
Execute       source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_20_8_5_3_0_ap_fixed_20_8_5_3_0_config18_s.compgen.tcl 
Execute       source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config18_s.compgen.tcl 
Execute       source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config21_s.compgen.tcl 
Execute       source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_20_8_5_3_0_ap_fixed_20_8_5_3_0_config22_s.compgen.tcl 
Execute       source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_16u_config22_s.compgen.tcl 
Execute       source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_16u_relu_config25_s.compgen.tcl 
Execute       source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_20_8_5_3_0_ap_fixed_20_8_5_3_0_config26_s.compgen.tcl 
Execute       source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_3u_config26_s.compgen.tcl 
Execute       source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_ap_fixed_20_8_5_3_0_3u_softmax_config28_s.compgen.tcl 
Execute       source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_20_8_5_3_0_3u_softmax_config28_s.compgen.tcl 
Execute       source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute       source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/Block_myproject_axi_exit27_proc.compgen.tcl 
Execute       source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/Loop_2_proc.compgen.tcl 
Execute       source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject_axi.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/Loop_1_proc421.compgen.tcl 
Execute       source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_8_5_3_0_4u_config2_s.compgen.tcl 
Execute       source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_relu_config5_s.compgen.tcl 
Execute       source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s.compgen.tcl 
Execute       source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_s.compgen.tcl 
Execute       source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config10_s.compgen.tcl 
Execute       source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s.compgen.tcl 
Execute       source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s.compgen.tcl 
Execute       source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config15_s.compgen.tcl 
Execute       source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s.compgen.tcl 
Execute       source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_20_8_5_3_0_ap_fixed_20_8_5_3_0_config18_s.compgen.tcl 
Execute       source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config18_s.compgen.tcl 
Execute       source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config21_s.compgen.tcl 
Execute       source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_20_8_5_3_0_ap_fixed_20_8_5_3_0_config22_s.compgen.tcl 
Execute       source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_16u_config22_s.compgen.tcl 
Execute       source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_16u_relu_config25_s.compgen.tcl 
Execute       source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_20_8_5_3_0_ap_fixed_20_8_5_3_0_config26_s.compgen.tcl 
Execute       source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_3u_config26_s.compgen.tcl 
Execute       source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_ap_fixed_20_8_5_3_0_3u_softmax_config28_s.compgen.tcl 
Execute       source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_20_8_5_3_0_3u_softmax_config28_s.compgen.tcl 
Execute       source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute       source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/Block_myproject_axi_exit27_proc.compgen.tcl 
Execute       source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/Loop_2_proc.compgen.tcl 
Execute       source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject_axi.compgen.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject_axi.constraint.tcl 
Execute       source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=8
INFO-FLOW: DBG:CMD:       copying IP vlog from /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/impl/verilog
INFO-FLOW: DBG:CMD:       copying IP vhdl from /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/impl/vhdl
INFO-FLOW: DBG:CMD:       generate_ip_script #gSsdmPorts=8
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute       source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute       source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:CMD:       generate_ip_auxiliary
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=myproject_axi
Execute       source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute       source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute       source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute       source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute       source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute       source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
INFO-FLOW: DBG:CMD:       generate_top_info
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=myproject_axi
Execute       source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute       source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute       source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute       source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute       source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_bd_script
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute       source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject_axi.constraint.tcl 
INFO-FLOW: DBG:CMD:       generate_ipi_example_script
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_syn_sh
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       generate_imp_constraints
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject_axi.constraint.tcl 
Execute       source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD: read_platform_lib /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute       source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute         source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute       source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute         source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute       source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source /home/prabhav/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:     exec /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj/solution1/impl/ip/pack.sh
Command     export_design done; 11.57 sec.
Execute     cleanup_all 
Command     cleanup_all done; 0.12 sec.
