module top_module (
    input clk,
    input resetn,
    input [1:0] byteena,
    input [15:0] d,
    output [15:0] q
);
    always @(posedge clk) begin
        if (byteena[1]) begin
            if (resetn) begin
                q[15:8] = d[15:8];
            end else begin
                q[15:8] = {8{1'b0}};
            end
        end
        
        if (byteena[0]) begin
            if (resetn) begin
                q[7:0] = d[7:0];
            end else begin
                q[7:0] = {8{1'b0}};
            end
        end
    end
endmodule
