
*** Running vivado
    with args -log p9.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source p9.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source p9.tcl -notrace
Command: synth_design -top p9 -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10920 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 362.234 ; gain = 101.797
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'p9' [C:/Users/mara0/Documents/ESCOM6/PracticasArquitectura/arquitectura/P9/ASM.srcs/sources_1/new/p9.vhd:13]
	Parameter n bound to: 49999999 - type: integer 
INFO: [Synth 8-3491] module 'div_freq' declared at 'C:/Users/mara0/Documents/ESCOM6/PracticasArquitectura/arquitectura/P9/ASM.srcs/sources_1/new/div_freq.vhd:5' bound to instance 'divisor' of component 'div_freq' [C:/Users/mara0/Documents/ESCOM6/PracticasArquitectura/arquitectura/P9/ASM.srcs/sources_1/new/p9.vhd:36]
INFO: [Synth 8-638] synthesizing module 'div_freq' [C:/Users/mara0/Documents/ESCOM6/PracticasArquitectura/arquitectura/P9/ASM.srcs/sources_1/new/div_freq.vhd:13]
	Parameter n bound to: 49999999 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'div_freq' (1#1) [C:/Users/mara0/Documents/ESCOM6/PracticasArquitectura/arquitectura/P9/ASM.srcs/sources_1/new/div_freq.vhd:13]
INFO: [Synth 8-3491] module 'asm' declared at 'C:/Users/mara0/Documents/ESCOM6/PracticasArquitectura/arquitectura/P9/ASM.srcs/sources_1/new/asm.vhd:5' bound to instance 'carta' of component 'asm' [C:/Users/mara0/Documents/ESCOM6/PracticasArquitectura/arquitectura/P9/ASM.srcs/sources_1/new/p9.vhd:43]
INFO: [Synth 8-638] synthesizing module 'asm' [C:/Users/mara0/Documents/ESCOM6/PracticasArquitectura/arquitectura/P9/ASM.srcs/sources_1/new/asm.vhd:14]
INFO: [Synth 8-3491] module 'cartaASM' declared at 'C:/Users/mara0/Documents/ESCOM6/PracticasArquitectura/arquitectura/P9/ASM.srcs/sources_1/new/cartaASM.vhd:4' bound to instance 'uc' of component 'cartaASM' [C:/Users/mara0/Documents/ESCOM6/PracticasArquitectura/arquitectura/P9/ASM.srcs/sources_1/new/asm.vhd:23]
INFO: [Synth 8-638] synthesizing module 'cartaASM' [C:/Users/mara0/Documents/ESCOM6/PracticasArquitectura/arquitectura/P9/ASM.srcs/sources_1/new/cartaASM.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'cartaASM' (2#1) [C:/Users/mara0/Documents/ESCOM6/PracticasArquitectura/arquitectura/P9/ASM.srcs/sources_1/new/cartaASM.vhd:11]
INFO: [Synth 8-3491] module 'arreglo' declared at 'C:/Users/mara0/Documents/ESCOM6/PracticasArquitectura/arquitectura/P9/ASM.srcs/sources_1/new/arreglo.vhd:4' bound to instance 'arr' of component 'arreglo' [C:/Users/mara0/Documents/ESCOM6/PracticasArquitectura/arquitectura/P9/ASM.srcs/sources_1/new/asm.vhd:39]
INFO: [Synth 8-638] synthesizing module 'arreglo' [C:/Users/mara0/Documents/ESCOM6/PracticasArquitectura/arquitectura/P9/ASM.srcs/sources_1/new/arreglo.vhd:10]
WARNING: [Synth 8-6014] Unused sequential element aux_reg was removed.  [C:/Users/mara0/Documents/ESCOM6/PracticasArquitectura/arquitectura/P9/ASM.srcs/sources_1/new/arreglo.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'arreglo' (3#1) [C:/Users/mara0/Documents/ESCOM6/PracticasArquitectura/arquitectura/P9/ASM.srcs/sources_1/new/arreglo.vhd:10]
INFO: [Synth 8-3491] module 'contador' declared at 'C:/Users/mara0/Documents/ESCOM6/PracticasArquitectura/arquitectura/P9/ASM.srcs/sources_1/new/contador.vhd:6' bound to instance 'cont' of component 'contador' [C:/Users/mara0/Documents/ESCOM6/PracticasArquitectura/arquitectura/P9/ASM.srcs/sources_1/new/asm.vhd:55]
INFO: [Synth 8-638] synthesizing module 'contador' [C:/Users/mara0/Documents/ESCOM6/PracticasArquitectura/arquitectura/P9/ASM.srcs/sources_1/new/contador.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'contador' (4#1) [C:/Users/mara0/Documents/ESCOM6/PracticasArquitectura/arquitectura/P9/ASM.srcs/sources_1/new/contador.vhd:11]
INFO: [Synth 8-3491] module 'deco' declared at 'C:/Users/mara0/Documents/ESCOM6/PracticasArquitectura/arquitectura/P9/ASM.srcs/sources_1/new/deco.vhd:4' bound to instance 'Decodificador' of component 'deco' [C:/Users/mara0/Documents/ESCOM6/PracticasArquitectura/arquitectura/P9/ASM.srcs/sources_1/new/asm.vhd:66]
INFO: [Synth 8-638] synthesizing module 'deco' [C:/Users/mara0/Documents/ESCOM6/PracticasArquitectura/arquitectura/P9/ASM.srcs/sources_1/new/deco.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'deco' (5#1) [C:/Users/mara0/Documents/ESCOM6/PracticasArquitectura/arquitectura/P9/ASM.srcs/sources_1/new/deco.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'asm' (6#1) [C:/Users/mara0/Documents/ESCOM6/PracticasArquitectura/arquitectura/P9/ASM.srcs/sources_1/new/asm.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'p9' (7#1) [C:/Users/mara0/Documents/ESCOM6/PracticasArquitectura/arquitectura/P9/ASM.srcs/sources_1/new/p9.vhd:13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 418.703 ; gain = 158.266
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 418.703 ; gain = 158.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 418.703 ; gain = 158.266
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/mara0/Documents/ESCOM6/PracticasArquitectura/arquitectura/P9/ASM.srcs/constrs_1/new/Nexys4DDR_labremoto.xdc]
Finished Parsing XDC File [C:/Users/mara0/Documents/ESCOM6/PracticasArquitectura/arquitectura/P9/ASM.srcs/constrs_1/new/Nexys4DDR_labremoto.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/mara0/Documents/ESCOM6/PracticasArquitectura/arquitectura/P9/ASM.srcs/constrs_1/new/Nexys4DDR_labremoto.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/p9_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/p9_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 741.793 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 741.793 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 741.793 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 741.793 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 741.793 ; gain = 481.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 741.793 ; gain = 481.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 741.793 ; gain = 481.355
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "temp" won't be mapped to RAM because address size (27) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'edo_act_reg' in module 'cartaASM'
INFO: [Synth 8-5544] ROM "edo_sig" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ec" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ea" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "lb" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "edo_sig" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "edo_sig" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      e0 |                              001 |                               00
                      e1 |                              010 |                               01
                      e2 |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'edo_act_reg' using encoding 'one-hot' in module 'cartaASM'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 741.793 ; gain = 481.355
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               26 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module div_freq 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 1     
+---Registers : 
	               26 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module cartaASM 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 3     
Module arreglo 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module contador 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module asm 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "divisor/temp" won't be mapped to RAM because address size (27) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 741.793 ; gain = 481.355
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:40 ; elapsed = 00:00:43 . Memory (MB): peak = 753.699 ; gain = 493.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:40 ; elapsed = 00:00:43 . Memory (MB): peak = 753.699 ; gain = 493.262
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:40 ; elapsed = 00:00:43 . Memory (MB): peak = 773.578 ; gain = 513.141
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:42 ; elapsed = 00:00:45 . Memory (MB): peak = 773.578 ; gain = 513.141
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:42 ; elapsed = 00:00:45 . Memory (MB): peak = 773.578 ; gain = 513.141
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:42 ; elapsed = 00:00:45 . Memory (MB): peak = 773.578 ; gain = 513.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:42 ; elapsed = 00:00:45 . Memory (MB): peak = 773.578 ; gain = 513.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:42 ; elapsed = 00:00:45 . Memory (MB): peak = 773.578 ; gain = 513.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:42 ; elapsed = 00:00:45 . Memory (MB): peak = 773.578 ; gain = 513.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     7|
|3     |LUT1   |     2|
|4     |LUT2   |    26|
|5     |LUT3   |     5|
|6     |LUT4   |     8|
|7     |LUT5   |    20|
|8     |LUT6   |     3|
|9     |FDCE   |    42|
|10    |FDPE   |     1|
|11    |IBUF   |    12|
|12    |OBUF   |    16|
+------+-------+------+

Report Instance Areas: 
+------+----------+---------+------+
|      |Instance  |Module   |Cells |
+------+----------+---------+------+
|1     |top       |         |   143|
|2     |  carta   |asm      |    45|
|3     |    arr   |arreglo  |    12|
|4     |    cont  |contador |    14|
|5     |    uc    |cartaASM |    19|
|6     |  divisor |div_freq |    69|
+------+----------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:42 ; elapsed = 00:00:45 . Memory (MB): peak = 773.578 ; gain = 513.141
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:27 ; elapsed = 00:00:35 . Memory (MB): peak = 773.578 ; gain = 190.051
Synthesis Optimization Complete : Time (s): cpu = 00:00:43 ; elapsed = 00:00:46 . Memory (MB): peak = 773.578 ; gain = 513.141
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 777.840 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
42 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:46 ; elapsed = 00:00:49 . Memory (MB): peak = 777.840 ; gain = 530.418
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 777.840 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/mara0/Documents/ESCOM6/PracticasArquitectura/arquitectura/P9/ASM.runs/synth_1/p9.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file p9_utilization_synth.rpt -pb p9_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Jun  4 15:37:57 2021...
