// Seed: 3769801120
module module_0 (
    output wor   id_0,
    input  uwire id_1
);
  wire id_3;
  module_2(
      id_3, id_3, id_3
  );
endmodule
module module_1 (
    input tri0 id_0,
    input uwire id_1,
    output supply1 id_2,
    output wand id_3,
    input uwire id_4,
    output logic id_5,
    input tri1 id_6,
    input wire id_7,
    output wire id_8
);
  wire id_10;
  always @* #1 id_5 <= 1;
  module_0(
      id_3, id_0
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  final $display(1, id_2);
endmodule
