#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1482c30 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1482dc0 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x14752d0 .functor NOT 1, L_0x14d3580, C4<0>, C4<0>, C4<0>;
L_0x14d3360 .functor XOR 2, L_0x14d3220, L_0x14d32c0, C4<00>, C4<00>;
L_0x14d3470 .functor XOR 2, L_0x14d3360, L_0x14d33d0, C4<00>, C4<00>;
v0x14ce620_0 .net *"_ivl_10", 1 0, L_0x14d33d0;  1 drivers
v0x14ce720_0 .net *"_ivl_12", 1 0, L_0x14d3470;  1 drivers
v0x14ce800_0 .net *"_ivl_2", 1 0, L_0x14d3180;  1 drivers
v0x14ce8c0_0 .net *"_ivl_4", 1 0, L_0x14d3220;  1 drivers
v0x14ce9a0_0 .net *"_ivl_6", 1 0, L_0x14d32c0;  1 drivers
v0x14cead0_0 .net *"_ivl_8", 1 0, L_0x14d3360;  1 drivers
v0x14cebb0_0 .net "a", 0 0, v0x14cb130_0;  1 drivers
v0x14cec50_0 .net "b", 0 0, v0x14cb1d0_0;  1 drivers
v0x14cecf0_0 .net "c", 0 0, v0x14cb270_0;  1 drivers
v0x14ced90_0 .var "clk", 0 0;
v0x14cee30_0 .net "d", 0 0, v0x14cb3b0_0;  1 drivers
v0x14ceed0_0 .net "out_pos_dut", 0 0, L_0x14d1ff0;  1 drivers
v0x14cef70_0 .net "out_pos_ref", 0 0, L_0x14d04a0;  1 drivers
v0x14cf010_0 .net "out_sop_dut", 0 0, L_0x14d2760;  1 drivers
v0x14cf0b0_0 .net "out_sop_ref", 0 0, L_0x14a58e0;  1 drivers
v0x14cf150_0 .var/2u "stats1", 223 0;
v0x14cf1f0_0 .var/2u "strobe", 0 0;
v0x14cf290_0 .net "tb_match", 0 0, L_0x14d3580;  1 drivers
v0x14cf360_0 .net "tb_mismatch", 0 0, L_0x14752d0;  1 drivers
v0x14cf400_0 .net "wavedrom_enable", 0 0, v0x14cb680_0;  1 drivers
v0x14cf4d0_0 .net "wavedrom_title", 511 0, v0x14cb720_0;  1 drivers
L_0x14d3180 .concat [ 1 1 0 0], L_0x14d04a0, L_0x14a58e0;
L_0x14d3220 .concat [ 1 1 0 0], L_0x14d04a0, L_0x14a58e0;
L_0x14d32c0 .concat [ 1 1 0 0], L_0x14d1ff0, L_0x14d2760;
L_0x14d33d0 .concat [ 1 1 0 0], L_0x14d04a0, L_0x14a58e0;
L_0x14d3580 .cmp/eeq 2, L_0x14d3180, L_0x14d3470;
S_0x1482f50 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x1482dc0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x14756b0 .functor AND 1, v0x14cb270_0, v0x14cb3b0_0, C4<1>, C4<1>;
L_0x1475a90 .functor NOT 1, v0x14cb130_0, C4<0>, C4<0>, C4<0>;
L_0x1475e70 .functor NOT 1, v0x14cb1d0_0, C4<0>, C4<0>, C4<0>;
L_0x14760f0 .functor AND 1, L_0x1475a90, L_0x1475e70, C4<1>, C4<1>;
L_0x148d850 .functor AND 1, L_0x14760f0, v0x14cb270_0, C4<1>, C4<1>;
L_0x14a58e0 .functor OR 1, L_0x14756b0, L_0x148d850, C4<0>, C4<0>;
L_0x14cf920 .functor NOT 1, v0x14cb1d0_0, C4<0>, C4<0>, C4<0>;
L_0x14cf990 .functor OR 1, L_0x14cf920, v0x14cb3b0_0, C4<0>, C4<0>;
L_0x14cfaa0 .functor AND 1, v0x14cb270_0, L_0x14cf990, C4<1>, C4<1>;
L_0x14cfb60 .functor NOT 1, v0x14cb130_0, C4<0>, C4<0>, C4<0>;
L_0x14cfc30 .functor OR 1, L_0x14cfb60, v0x14cb1d0_0, C4<0>, C4<0>;
L_0x14cfca0 .functor AND 1, L_0x14cfaa0, L_0x14cfc30, C4<1>, C4<1>;
L_0x14cfe20 .functor NOT 1, v0x14cb1d0_0, C4<0>, C4<0>, C4<0>;
L_0x14cfe90 .functor OR 1, L_0x14cfe20, v0x14cb3b0_0, C4<0>, C4<0>;
L_0x14cfdb0 .functor AND 1, v0x14cb270_0, L_0x14cfe90, C4<1>, C4<1>;
L_0x14d0020 .functor NOT 1, v0x14cb130_0, C4<0>, C4<0>, C4<0>;
L_0x14d0120 .functor OR 1, L_0x14d0020, v0x14cb3b0_0, C4<0>, C4<0>;
L_0x14d01e0 .functor AND 1, L_0x14cfdb0, L_0x14d0120, C4<1>, C4<1>;
L_0x14d0390 .functor XNOR 1, L_0x14cfca0, L_0x14d01e0, C4<0>, C4<0>;
v0x1474c00_0 .net *"_ivl_0", 0 0, L_0x14756b0;  1 drivers
v0x1475000_0 .net *"_ivl_12", 0 0, L_0x14cf920;  1 drivers
v0x14753e0_0 .net *"_ivl_14", 0 0, L_0x14cf990;  1 drivers
v0x14757c0_0 .net *"_ivl_16", 0 0, L_0x14cfaa0;  1 drivers
v0x1475ba0_0 .net *"_ivl_18", 0 0, L_0x14cfb60;  1 drivers
v0x1475f80_0 .net *"_ivl_2", 0 0, L_0x1475a90;  1 drivers
v0x1476200_0 .net *"_ivl_20", 0 0, L_0x14cfc30;  1 drivers
v0x14c96a0_0 .net *"_ivl_24", 0 0, L_0x14cfe20;  1 drivers
v0x14c9780_0 .net *"_ivl_26", 0 0, L_0x14cfe90;  1 drivers
v0x14c9860_0 .net *"_ivl_28", 0 0, L_0x14cfdb0;  1 drivers
v0x14c9940_0 .net *"_ivl_30", 0 0, L_0x14d0020;  1 drivers
v0x14c9a20_0 .net *"_ivl_32", 0 0, L_0x14d0120;  1 drivers
v0x14c9b00_0 .net *"_ivl_36", 0 0, L_0x14d0390;  1 drivers
L_0x7f5b42d1d018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x14c9bc0_0 .net *"_ivl_38", 0 0, L_0x7f5b42d1d018;  1 drivers
v0x14c9ca0_0 .net *"_ivl_4", 0 0, L_0x1475e70;  1 drivers
v0x14c9d80_0 .net *"_ivl_6", 0 0, L_0x14760f0;  1 drivers
v0x14c9e60_0 .net *"_ivl_8", 0 0, L_0x148d850;  1 drivers
v0x14c9f40_0 .net "a", 0 0, v0x14cb130_0;  alias, 1 drivers
v0x14ca000_0 .net "b", 0 0, v0x14cb1d0_0;  alias, 1 drivers
v0x14ca0c0_0 .net "c", 0 0, v0x14cb270_0;  alias, 1 drivers
v0x14ca180_0 .net "d", 0 0, v0x14cb3b0_0;  alias, 1 drivers
v0x14ca240_0 .net "out_pos", 0 0, L_0x14d04a0;  alias, 1 drivers
v0x14ca300_0 .net "out_sop", 0 0, L_0x14a58e0;  alias, 1 drivers
v0x14ca3c0_0 .net "pos0", 0 0, L_0x14cfca0;  1 drivers
v0x14ca480_0 .net "pos1", 0 0, L_0x14d01e0;  1 drivers
L_0x14d04a0 .functor MUXZ 1, L_0x7f5b42d1d018, L_0x14cfca0, L_0x14d0390, C4<>;
S_0x14ca600 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x1482dc0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x14cb130_0 .var "a", 0 0;
v0x14cb1d0_0 .var "b", 0 0;
v0x14cb270_0 .var "c", 0 0;
v0x14cb310_0 .net "clk", 0 0, v0x14ced90_0;  1 drivers
v0x14cb3b0_0 .var "d", 0 0;
v0x14cb4a0_0 .var/2u "fail", 0 0;
v0x14cb540_0 .var/2u "fail1", 0 0;
v0x14cb5e0_0 .net "tb_match", 0 0, L_0x14d3580;  alias, 1 drivers
v0x14cb680_0 .var "wavedrom_enable", 0 0;
v0x14cb720_0 .var "wavedrom_title", 511 0;
E_0x14815a0/0 .event negedge, v0x14cb310_0;
E_0x14815a0/1 .event posedge, v0x14cb310_0;
E_0x14815a0 .event/or E_0x14815a0/0, E_0x14815a0/1;
S_0x14ca930 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x14ca600;
 .timescale -12 -12;
v0x14cab70_0 .var/2s "i", 31 0;
E_0x1481440 .event posedge, v0x14cb310_0;
S_0x14cac70 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x14ca600;
 .timescale -12 -12;
v0x14cae70_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x14caf50 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x14ca600;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x14cb900 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x1482dc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x14d08a0 .functor AND 1, L_0x14d0650, L_0x14d06f0, C4<1>, C4<1>;
L_0x14d0b60 .functor AND 1, L_0x14d08a0, L_0x14d09b0, C4<1>, C4<1>;
L_0x14d0e50 .functor AND 1, L_0x14d0b60, L_0x14d0c70, C4<1>, C4<1>;
L_0x14d11f0 .functor AND 1, L_0x14d0f60, L_0x14d1110, C4<1>, C4<1>;
L_0x14d1330 .functor AND 1, L_0x14d11f0, v0x14cb270_0, C4<1>, C4<1>;
L_0x14d1490 .functor AND 1, L_0x14d1330, L_0x14d13f0, C4<1>, C4<1>;
L_0x14d15e0 .functor OR 1, L_0x14d0e50, L_0x14d1490, C4<0>, C4<0>;
L_0x14d17e0 .functor AND 1, L_0x14d16f0, v0x14cb1d0_0, C4<1>, C4<1>;
L_0x14d1990 .functor AND 1, L_0x14d17e0, L_0x14d18f0, C4<1>, C4<1>;
L_0x14d1ba0 .functor AND 1, L_0x14d1990, L_0x14d1aa0, C4<1>, C4<1>;
L_0x14d1cc0 .functor OR 1, L_0x14d15e0, L_0x14d1ba0, C4<0>, C4<0>;
L_0x14d1e20 .functor AND 1, v0x14cb130_0, L_0x14d1d80, C4<1>, C4<1>;
L_0x14d2060 .functor AND 1, L_0x14d1e20, L_0x14d1f50, C4<1>, C4<1>;
L_0x14d2210 .functor AND 1, L_0x14d2060, L_0x14d2170, C4<1>, C4<1>;
L_0x14d1ee0 .functor OR 1, L_0x14d1cc0, L_0x14d2210, C4<0>, C4<0>;
L_0x14d2440 .functor AND 1, v0x14cb130_0, v0x14cb1d0_0, C4<1>, C4<1>;
L_0x14d2540 .functor AND 1, L_0x14d2440, v0x14cb270_0, C4<1>, C4<1>;
L_0x14d2600 .functor AND 1, L_0x14d2540, v0x14cb3b0_0, C4<1>, C4<1>;
L_0x14d2760 .functor OR 1, L_0x14d1ee0, L_0x14d2600, C4<0>, C4<0>;
L_0x14d28c0 .functor OR 1, v0x14cb130_0, v0x14cb1d0_0, C4<0>, C4<0>;
L_0x14d29e0 .functor OR 1, L_0x14d28c0, v0x14cb270_0, C4<0>, C4<0>;
L_0x14d2aa0 .functor OR 1, L_0x14d29e0, v0x14cb3b0_0, C4<0>, C4<0>;
L_0x14d2c20 .functor AND 1, v0x14cb130_0, v0x14cb1d0_0, C4<1>, C4<1>;
L_0x14d2c90 .functor AND 1, L_0x14d2c20, v0x14cb270_0, C4<1>, C4<1>;
L_0x14d2e20 .functor AND 1, L_0x14d2c90, v0x14cb3b0_0, C4<1>, C4<1>;
L_0x14d1ff0 .functor AND 1, L_0x14d2aa0, L_0x14d26c0, C4<1>, C4<1>;
v0x14cbac0_0 .net *"_ivl_1", 0 0, L_0x14d0650;  1 drivers
v0x14cbb80_0 .net *"_ivl_11", 0 0, L_0x14d0c70;  1 drivers
v0x14cbc40_0 .net *"_ivl_12", 0 0, L_0x14d0e50;  1 drivers
v0x14cbd30_0 .net *"_ivl_15", 0 0, L_0x14d0f60;  1 drivers
v0x14cbdf0_0 .net *"_ivl_17", 0 0, L_0x14d1110;  1 drivers
v0x14cbf00_0 .net *"_ivl_18", 0 0, L_0x14d11f0;  1 drivers
v0x14cbfe0_0 .net *"_ivl_20", 0 0, L_0x14d1330;  1 drivers
v0x14cc0c0_0 .net *"_ivl_23", 0 0, L_0x14d13f0;  1 drivers
v0x14cc180_0 .net *"_ivl_24", 0 0, L_0x14d1490;  1 drivers
v0x14cc2f0_0 .net *"_ivl_26", 0 0, L_0x14d15e0;  1 drivers
v0x14cc3d0_0 .net *"_ivl_29", 0 0, L_0x14d16f0;  1 drivers
v0x14cc490_0 .net *"_ivl_3", 0 0, L_0x14d06f0;  1 drivers
v0x14cc550_0 .net *"_ivl_30", 0 0, L_0x14d17e0;  1 drivers
v0x14cc630_0 .net *"_ivl_33", 0 0, L_0x14d18f0;  1 drivers
v0x14cc6f0_0 .net *"_ivl_34", 0 0, L_0x14d1990;  1 drivers
v0x14cc7d0_0 .net *"_ivl_37", 0 0, L_0x14d1aa0;  1 drivers
v0x14cc890_0 .net *"_ivl_38", 0 0, L_0x14d1ba0;  1 drivers
v0x14cca80_0 .net *"_ivl_4", 0 0, L_0x14d08a0;  1 drivers
v0x14ccb60_0 .net *"_ivl_40", 0 0, L_0x14d1cc0;  1 drivers
v0x14ccc40_0 .net *"_ivl_43", 0 0, L_0x14d1d80;  1 drivers
v0x14ccd00_0 .net *"_ivl_44", 0 0, L_0x14d1e20;  1 drivers
v0x14ccde0_0 .net *"_ivl_47", 0 0, L_0x14d1f50;  1 drivers
v0x14ccea0_0 .net *"_ivl_48", 0 0, L_0x14d2060;  1 drivers
v0x14ccf80_0 .net *"_ivl_51", 0 0, L_0x14d2170;  1 drivers
v0x14cd040_0 .net *"_ivl_52", 0 0, L_0x14d2210;  1 drivers
v0x14cd120_0 .net *"_ivl_54", 0 0, L_0x14d1ee0;  1 drivers
v0x14cd200_0 .net *"_ivl_56", 0 0, L_0x14d2440;  1 drivers
v0x14cd2e0_0 .net *"_ivl_58", 0 0, L_0x14d2540;  1 drivers
v0x14cd3c0_0 .net *"_ivl_60", 0 0, L_0x14d2600;  1 drivers
v0x14cd4a0_0 .net *"_ivl_64", 0 0, L_0x14d28c0;  1 drivers
v0x14cd580_0 .net *"_ivl_66", 0 0, L_0x14d29e0;  1 drivers
v0x14cd660_0 .net *"_ivl_68", 0 0, L_0x14d2aa0;  1 drivers
v0x14cd740_0 .net *"_ivl_7", 0 0, L_0x14d09b0;  1 drivers
v0x14cda10_0 .net *"_ivl_70", 0 0, L_0x14d2c20;  1 drivers
v0x14cdaf0_0 .net *"_ivl_72", 0 0, L_0x14d2c90;  1 drivers
v0x14cdbd0_0 .net *"_ivl_74", 0 0, L_0x14d2e20;  1 drivers
v0x14cdcb0_0 .net *"_ivl_77", 0 0, L_0x14d26c0;  1 drivers
v0x14cdd70_0 .net *"_ivl_8", 0 0, L_0x14d0b60;  1 drivers
v0x14cde50_0 .net "a", 0 0, v0x14cb130_0;  alias, 1 drivers
v0x14cdef0_0 .net "b", 0 0, v0x14cb1d0_0;  alias, 1 drivers
v0x14cdfe0_0 .net "c", 0 0, v0x14cb270_0;  alias, 1 drivers
v0x14ce0d0_0 .net "d", 0 0, v0x14cb3b0_0;  alias, 1 drivers
v0x14ce1c0_0 .net "out_pos", 0 0, L_0x14d1ff0;  alias, 1 drivers
v0x14ce280_0 .net "out_sop", 0 0, L_0x14d2760;  alias, 1 drivers
L_0x14d0650 .reduce/nor v0x14cb130_0;
L_0x14d06f0 .reduce/nor v0x14cb1d0_0;
L_0x14d09b0 .reduce/nor v0x14cb270_0;
L_0x14d0c70 .reduce/nor v0x14cb3b0_0;
L_0x14d0f60 .reduce/nor v0x14cb130_0;
L_0x14d1110 .reduce/nor v0x14cb1d0_0;
L_0x14d13f0 .reduce/nor v0x14cb3b0_0;
L_0x14d16f0 .reduce/nor v0x14cb130_0;
L_0x14d18f0 .reduce/nor v0x14cb270_0;
L_0x14d1aa0 .reduce/nor v0x14cb3b0_0;
L_0x14d1d80 .reduce/nor v0x14cb1d0_0;
L_0x14d1f50 .reduce/nor v0x14cb270_0;
L_0x14d2170 .reduce/nor v0x14cb3b0_0;
L_0x14d26c0 .reduce/nor L_0x14d2e20;
S_0x14ce400 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x1482dc0;
 .timescale -12 -12;
E_0x146a9f0 .event anyedge, v0x14cf1f0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x14cf1f0_0;
    %nor/r;
    %assign/vec4 v0x14cf1f0_0, 0;
    %wait E_0x146a9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x14ca600;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14cb4a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14cb540_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x14ca600;
T_4 ;
    %wait E_0x14815a0;
    %load/vec4 v0x14cb5e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14cb4a0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x14ca600;
T_5 ;
    %wait E_0x1481440;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x14cb3b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14cb270_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14cb1d0_0, 0;
    %assign/vec4 v0x14cb130_0, 0;
    %wait E_0x1481440;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x14cb3b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14cb270_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14cb1d0_0, 0;
    %assign/vec4 v0x14cb130_0, 0;
    %wait E_0x1481440;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x14cb3b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14cb270_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14cb1d0_0, 0;
    %assign/vec4 v0x14cb130_0, 0;
    %wait E_0x1481440;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x14cb3b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14cb270_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14cb1d0_0, 0;
    %assign/vec4 v0x14cb130_0, 0;
    %wait E_0x1481440;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x14cb3b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14cb270_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14cb1d0_0, 0;
    %assign/vec4 v0x14cb130_0, 0;
    %wait E_0x1481440;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x14cb3b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14cb270_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14cb1d0_0, 0;
    %assign/vec4 v0x14cb130_0, 0;
    %wait E_0x1481440;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x14cb3b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14cb270_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14cb1d0_0, 0;
    %assign/vec4 v0x14cb130_0, 0;
    %wait E_0x1481440;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x14cb3b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14cb270_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14cb1d0_0, 0;
    %assign/vec4 v0x14cb130_0, 0;
    %wait E_0x1481440;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x14cb3b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14cb270_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14cb1d0_0, 0;
    %assign/vec4 v0x14cb130_0, 0;
    %wait E_0x1481440;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x14cb3b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14cb270_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14cb1d0_0, 0;
    %assign/vec4 v0x14cb130_0, 0;
    %wait E_0x1481440;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x14cb3b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14cb270_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14cb1d0_0, 0;
    %assign/vec4 v0x14cb130_0, 0;
    %wait E_0x1481440;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x14cb3b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14cb270_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14cb1d0_0, 0;
    %assign/vec4 v0x14cb130_0, 0;
    %wait E_0x1481440;
    %load/vec4 v0x14cb4a0_0;
    %store/vec4 v0x14cb540_0, 0, 1;
    %fork t_1, S_0x14ca930;
    %jmp t_0;
    .scope S_0x14ca930;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14cab70_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x14cab70_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x1481440;
    %load/vec4 v0x14cab70_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x14cb3b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14cb270_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14cb1d0_0, 0;
    %assign/vec4 v0x14cb130_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x14cab70_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x14cab70_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x14ca600;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x14815a0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x14cb3b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14cb270_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14cb1d0_0, 0;
    %assign/vec4 v0x14cb130_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x14cb4a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x14cb540_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1482dc0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14ced90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14cf1f0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1482dc0;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x14ced90_0;
    %inv;
    %store/vec4 v0x14ced90_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1482dc0;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x14cb310_0, v0x14cf360_0, v0x14cebb0_0, v0x14cec50_0, v0x14cecf0_0, v0x14cee30_0, v0x14cf0b0_0, v0x14cf010_0, v0x14cef70_0, v0x14ceed0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1482dc0;
T_9 ;
    %load/vec4 v0x14cf150_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x14cf150_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x14cf150_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x14cf150_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x14cf150_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x14cf150_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x14cf150_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x14cf150_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x14cf150_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x14cf150_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1482dc0;
T_10 ;
    %wait E_0x14815a0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x14cf150_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14cf150_0, 4, 32;
    %load/vec4 v0x14cf290_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x14cf150_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14cf150_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x14cf150_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14cf150_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x14cf0b0_0;
    %load/vec4 v0x14cf0b0_0;
    %load/vec4 v0x14cf010_0;
    %xor;
    %load/vec4 v0x14cf0b0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x14cf150_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14cf150_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x14cf150_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14cf150_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x14cef70_0;
    %load/vec4 v0x14cef70_0;
    %load/vec4 v0x14ceed0_0;
    %xor;
    %load/vec4 v0x14cef70_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x14cf150_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14cf150_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x14cf150_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14cf150_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can55_depth0/human/ece241_2013_q2/iter0/response24/top_module.sv";
