Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date             : Wed Jan 12 22:17:53 2022
| Host             : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command          : report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/attention_layer/post_synth_power.rpt
| Design           : attention
| Device           : xc7z020clg484-3
| Design State     : synthesized
| Grade            : extended
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (mW) | 628.308      |
| Design Power Budget (mW) | Unspecified* |
| Power Budget Margin (mW) | NA           |
| Dynamic (mW)             | 514.295      |
| Device Static (mW)       | 114.013      |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 92.8         |
| Junction Temperature (C) | 32.2         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+------------+----------+-----------+-----------------+
| On-Chip                 | Power (mW) | Used     | Available | Utilization (%) |
+-------------------------+------------+----------+-----------+-----------------+
| Clocks                  |    12.863  |        3 |       --- |             --- |
| Slice Logic             |    67.390  |    14593 |       --- |             --- |
|   LUT as Logic          |    56.117  |     8764 |     53200 |           16.47 |
|   CARRY4                |    10.240  |     1770 |     13300 |           13.31 |
|   Register              |     0.942  |     2709 |    106400 |            2.55 |
|   F7/F8 Muxes           |     0.089  |      138 |     53200 |            0.26 |
|   LUT as Shift Register |     0.002  |        1 |     17400 |           <0.01 |
|   Others                |     0.000  |      485 |       --- |             --- |
| Signals                 |    63.120  |    17879 |       --- |             --- |
| Block RAM               |   258.376  |     90.5 |       140 |           64.64 |
| DSPs                    |   112.546  |      104 |       220 |           47.27 |
| Static Power            |   114.013  |          |           |                 |
| Total                   |   628.311  |          |           |                 |
+-------------------------+------------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.504 |       0.494 |      0.010 |
| Vccaux    |       1.800 |     0.012 |       0.000 |      0.012 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.023 |       0.020 |      0.003 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.020 |       0.000 |      0.020 |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | Low        | Design is synthesized                          | Accuracy of the tool is not optimal until design is fully placed and routed                                |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+
| clk   | clk    |            10.0 |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------+------------+
| Name                 | Power (mW) |
+----------------------+------------+
| attention            |   514.298  |
|   K                  |   105.894  |
|   Q                  |    83.873  |
|   V                  |    54.495  |
|   in_buffer12        |    10.359  |
|   out_buffer34       |    32.017  |
|   out_ram            |     2.081  |
|   qk_acc             |    22.047  |
|     Add_u1           |     0.917  |
|     Add_u11          |     0.917  |
|     Add_u13          |     0.917  |
|     Add_u15          |     0.917  |
|     Add_u17          |     0.917  |
|     Add_u19          |     0.917  |
|     Add_u21          |     0.917  |
|     Add_u23          |     0.917  |
|     Add_u25          |     0.917  |
|     Add_u27          |     0.917  |
|     Add_u29          |     0.917  |
|     Add_u3           |     0.917  |
|     Add_u31          |     0.917  |
|     Add_u5           |     0.917  |
|     Add_u61          |     3.708  |
|     Add_u7           |     0.917  |
|     Add_u9           |     0.917  |
|   qk_mul             |   106.955  |
|     mult_u0          |     1.858  |
|     mult_u1          |     1.485  |
|     mult_u10         |     1.858  |
|     mult_u11         |     1.485  |
|     mult_u12         |     1.858  |
|     mult_u13         |     1.485  |
|     mult_u14         |     1.858  |
|     mult_u15         |     1.485  |
|     mult_u16         |     1.858  |
|     mult_u17         |     1.485  |
|     mult_u18         |     1.858  |
|     mult_u19         |     1.485  |
|     mult_u2          |     1.858  |
|     mult_u20         |     1.858  |
|     mult_u21         |     1.485  |
|     mult_u22         |     1.858  |
|     mult_u23         |     1.485  |
|     mult_u24         |     1.858  |
|     mult_u25         |     1.485  |
|     mult_u26         |     1.858  |
|     mult_u27         |     1.485  |
|     mult_u28         |     1.858  |
|     mult_u29         |     1.485  |
|     mult_u3          |     1.485  |
|     mult_u30         |     1.858  |
|     mult_u31         |     1.485  |
|     mult_u32         |     1.858  |
|     mult_u33         |     1.485  |
|     mult_u34         |     1.858  |
|     mult_u35         |     1.485  |
|     mult_u36         |     1.858  |
|     mult_u37         |     1.485  |
|     mult_u38         |     1.858  |
|     mult_u39         |     1.485  |
|     mult_u4          |     1.858  |
|     mult_u40         |     1.858  |
|     mult_u41         |     1.485  |
|     mult_u42         |     1.858  |
|     mult_u43         |     1.485  |
|     mult_u44         |     1.858  |
|     mult_u45         |     1.485  |
|     mult_u46         |     1.858  |
|     mult_u47         |     1.485  |
|     mult_u48         |     1.858  |
|     mult_u49         |     1.485  |
|     mult_u5          |     1.485  |
|     mult_u50         |     1.858  |
|     mult_u51         |     1.485  |
|     mult_u52         |     1.858  |
|     mult_u53         |     1.485  |
|     mult_u54         |     1.858  |
|     mult_u55         |     1.485  |
|     mult_u56         |     1.858  |
|     mult_u57         |     1.485  |
|     mult_u58         |     1.858  |
|     mult_u59         |     1.485  |
|     mult_u6          |     1.858  |
|     mult_u60         |     1.858  |
|     mult_u61         |     1.485  |
|     mult_u62         |     1.858  |
|     mult_u63         |     1.485  |
|     mult_u7          |     1.485  |
|     mult_u8          |     1.858  |
|     mult_u9          |     1.485  |
|   rv_acc             |    10.769  |
|     Add_u1           |     0.927  |
|     Add_u11          |     0.927  |
|     Add_u13          |     0.927  |
|     Add_u15          |     0.927  |
|     Add_u3           |     0.927  |
|     Add_u5           |     0.927  |
|     Add_u57          |     1.691  |
|     Add_u7           |     0.927  |
|     Add_u9           |     0.927  |
|   rv_mul             |    53.689  |
|     mult_u0          |     1.867  |
|     mult_u1          |     1.489  |
|     mult_u10         |     1.867  |
|     mult_u11         |     1.489  |
|     mult_u12         |     1.867  |
|     mult_u13         |     1.489  |
|     mult_u14         |     1.867  |
|     mult_u15         |     1.489  |
|     mult_u16         |     1.867  |
|     mult_u17         |     1.489  |
|     mult_u18         |     1.867  |
|     mult_u19         |     1.489  |
|     mult_u2          |     1.867  |
|     mult_u20         |     1.867  |
|     mult_u21         |     1.489  |
|     mult_u22         |     1.867  |
|     mult_u23         |     1.489  |
|     mult_u24         |     1.867  |
|     mult_u25         |     1.489  |
|     mult_u26         |     1.867  |
|     mult_u27         |     1.489  |
|     mult_u28         |     1.867  |
|     mult_u29         |     1.489  |
|     mult_u3          |     1.489  |
|     mult_u30         |     1.867  |
|     mult_u31         |     1.489  |
|     mult_u4          |     1.867  |
|     mult_u5          |     1.489  |
|     mult_u6          |     1.867  |
|     mult_u7          |     1.489  |
|     mult_u8          |     1.867  |
|     mult_u9          |     1.489  |
|   soft               |    26.292  |
|     mode1_max        |     1.317  |
|       cmp0_stage0    |     0.211  |
|       cmp0_stage1    |     0.193  |
|       cmp0_stage2    |     0.065  |
|       cmp1_stage2    |     0.065  |
|     mode3_exp        |     6.335  |
|       exp0           |     1.584  |
|       exp1           |     1.584  |
|       exp2           |     1.584  |
|       exp3           |     1.584  |
|     mode4_adder_tree |     1.506  |
|       add0_stage0    |     0.023  |
|       add0_stage1    |     0.027  |
|     mode5_ln         |     2.477  |
|       ln             |     2.477  |
|     mode7_exp        |     7.422  |
|       exp0           |     1.856  |
|       exp1           |     1.856  |
|       exp2           |     1.856  |
|       exp3           |     1.856  |
+----------------------+------------+


