============================================================
  Generated by:           Genus(TM) Synthesis Solution 18.10-p003_1
  Generated on:           Dec 09 2021  01:38:07 am
  Module:                 riscv_pc
  Operating conditions:   PVT_1P1V_0C 
  Interconnect mode:      global
  Area mode:              timing library
============================================================

                              
   Gate    Instances   Area       Library    
---------------------------------------------
ADDHX1            27  101.574    fast_vdd1v0 
AND2X1             1    1.368    fast_vdd1v0 
AOI22X1           28   57.456    fast_vdd1v0 
AOI32X1            1    2.394    fast_vdd1v0 
DFFRHQX8          30  338.580    fast_vdd1v0 
INVX1              4    2.736    fast_vdd1v0 
MXI2XL             1    2.394    fast_vdd1v0 
NAND2X1            2    2.052    fast_vdd1v0 
NOR2X2             1    1.710    fast_vdd1v0 
OAI21X1            1    1.710    fast_vdd1v0 
OAI221X1           1    2.394    fast_vdd1v0 
OAI2BB1X1         29   49.590    fast_vdd1v0 
SDFFRHQX8          2   26.676    fast_vdd1v0 
---------------------------------------------
total            128  590.634                


                                        
     Type      Instances   Area  Area % 
----------------------------------------
sequential            32 365.256   61.8 
inverter               4   2.736    0.5 
logic                 92 222.642   37.7 
physical_cells         0   0.000    0.0 
----------------------------------------
total                128 590.634  100.0 

