//
// Written by Synplify Pro 
// Product Version "Q-2020.03M"
// Program "Synplify Pro", Mapper "map202003act, Build 065R"
// Fri Sep  4 17:36:40 2020
//
// Source file index table:
// Object locations will have the form <file>:<line>
// file 0 "\\hyd-fs\sqatest5\releases\production\synopsys\synplify\pc\synplify_q202003m\lib\generic\acg5.v "
// file 1 "\\hyd-fs\sqatest5\releases\production\synopsys\synplify\pc\synplify_q202003m\lib\vlog\hypermods.v "
// file 2 "\\hyd-fs\sqatest5\releases\production\synopsys\synplify\pc\synplify_q202003m\lib\vlog\umr_capim.v "
// file 3 "\\hyd-fs\sqatest5\releases\production\synopsys\synplify\pc\synplify_q202003m\lib\vlog\scemi_objects.v "
// file 4 "\\hyd-fs\sqatest5\releases\production\synopsys\synplify\pc\synplify_q202003m\lib\vlog\scemi_pipes.svh "
// file 5 "\d:\polarfire_sandbox\iod_12_5\tx_ce_rx_dy_x4_1400\component\polarfire_syn_comps.v "
// file 6 "\d:\polarfire_sandbox\iod_12_5\tx_ce_rx_dy_x4_1400\hdl\debounce.v "
// file 7 "\d:\polarfire_sandbox\iod_12_5\tx_ce_rx_dy_x4_1400\hdl\prbscheck_parallel_fab.v "
// file 8 "\d:\polarfire_sandbox\iod_12_5\tx_ce_rx_dy_x4_1400\hdl\prbsgen_parallel_fab.v "
// file 9 "\d:\polarfire_sandbox\iod_12_5\tx_ce_rx_dy_x4_1400\hdl\rev_bits.v "
// file 10 "\d:\polarfire_sandbox\iod_12_5\tx_ce_rx_dy_x4_1400\component\work\corerxiodbitalign_c0\corerxiodbitalign_c0_0\rtl\vlog\core\corerxiodbitalign.v "
// file 11 "\d:\polarfire_sandbox\iod_12_5\tx_ce_rx_dy_x4_1400\component\work\corerxiodbitalign_c0\corerxiodbitalign_c0_0\rtl\vlog\core\corerxiodbitalign_top.v "
// file 12 "\d:\polarfire_sandbox\iod_12_5\tx_ce_rx_dy_x4_1400\component\work\corerxiodbitalign_c0\corerxiodbitalign_c0.v "
// file 13 "\d:\polarfire_sandbox\iod_12_5\tx_ce_rx_dy_x4_1400\component\work\pf_ccc_c0\pf_ccc_c0_0\pf_ccc_c0_pf_ccc_c0_0_pf_ccc.v "
// file 14 "\d:\polarfire_sandbox\iod_12_5\tx_ce_rx_dy_x4_1400\component\work\pf_ccc_c0\pf_ccc_c0.v "
// file 15 "\d:\polarfire_sandbox\iod_12_5\tx_ce_rx_dy_x4_1400\component\work\pf_iod_generic_rx_c1\pf_clk_div_fifo\pf_iod_generic_rx_c1_pf_clk_div_fifo_pf_clk_div_delay.v "
// file 16 "\d:\polarfire_sandbox\iod_12_5\tx_ce_rx_dy_x4_1400\component\work\pf_iod_generic_rx_c1\pf_clk_div_rxclk\pf_iod_generic_rx_c1_pf_clk_div_rxclk_pf_clk_div_delay.v "
// file 17 "\d:\polarfire_sandbox\iod_12_5\tx_ce_rx_dy_x4_1400\component\work\pf_iod_generic_rx_c1\pf_iod_clk_training\pf_iod_generic_rx_c1_pf_iod_clk_training_pf_iod.v "
// file 18 "\d:\polarfire_sandbox\iod_12_5\tx_ce_rx_dy_x4_1400\component\work\pf_iod_generic_rx_c1\pf_iod_rx\pf_iod_generic_rx_c1_pf_iod_rx_pf_iod.v "
// file 19 "\d:\polarfire_sandbox\iod_12_5\tx_ce_rx_dy_x4_1400\component\work\pf_iod_generic_rx_c1\pf_lanectrl_0\pf_lanectrl_pause_sync.v "
// file 20 "\d:\polarfire_sandbox\iod_12_5\tx_ce_rx_dy_x4_1400\component\work\pf_iod_generic_rx_c1\pf_lanectrl_0\pf_iod_generic_rx_c1_pf_lanectrl_0_pf_lanectrl.v "
// file 21 "\d:\polarfire_sandbox\iod_12_5\tx_ce_rx_dy_x4_1400\component\actel\directcore\corebclksclkalign\2.0.111\rtl\vlog\core\pll_bclksclkalign.v "
// file 22 "\d:\polarfire_sandbox\iod_12_5\tx_ce_rx_dy_x4_1400\component\actel\directcore\corebclksclkalign\2.0.111\rtl\vlog\core\icb_bclksclkalign.v "
// file 23 "\d:\polarfire_sandbox\iod_12_5\tx_ce_rx_dy_x4_1400\component\work\pf_iod_generic_rx_c1_tr\pf_iod_generic_rx_c1_tr_0\rtl\vlog\core\corebclksclkalign.v "
// file 24 "\d:\polarfire_sandbox\iod_12_5\tx_ce_rx_dy_x4_1400\component\work\pf_iod_generic_rx_c1_tr\pf_iod_generic_rx_c1_tr.v "
// file 25 "\d:\polarfire_sandbox\iod_12_5\tx_ce_rx_dy_x4_1400\component\work\pf_iod_generic_rx_c1\pf_iod_generic_rx_c1.v "
// file 26 "\d:\polarfire_sandbox\iod_12_5\tx_ce_rx_dy_x4_1400\component\work\pf_iod_generic_tx_c0\lanectrl_addr_cmd_0\pf_lanectrl_pause_sync.v "
// file 27 "\d:\polarfire_sandbox\iod_12_5\tx_ce_rx_dy_x4_1400\component\work\pf_iod_generic_tx_c0\lanectrl_addr_cmd_0\pf_iod_generic_tx_c0_lanectrl_addr_cmd_0_pf_lanectrl.v "
// file 28 "\d:\polarfire_sandbox\iod_12_5\tx_ce_rx_dy_x4_1400\component\work\pf_iod_generic_tx_c0\pf_iod_clk_training\pf_iod_generic_tx_c0_pf_iod_clk_training_pf_iod.v "
// file 29 "\d:\polarfire_sandbox\iod_12_5\tx_ce_rx_dy_x4_1400\component\work\pf_iod_generic_tx_c0\pf_iod_tx_clk\pf_iod_generic_tx_c0_pf_iod_tx_clk_pf_iod.v "
// file 30 "\d:\polarfire_sandbox\iod_12_5\tx_ce_rx_dy_x4_1400\component\work\pf_iod_generic_tx_c0\pf_iod_tx\pf_iod_generic_tx_c0_pf_iod_tx_pf_iod.v "
// file 31 "\d:\polarfire_sandbox\iod_12_5\tx_ce_rx_dy_x4_1400\component\work\pf_iod_generic_tx_c0\pf_iod_generic_tx_c0.v "
// file 32 "\d:\polarfire_sandbox\iod_12_5\tx_ce_rx_dy_x4_1400\component\work\pf_iod_tx_ccc_c0\pf_ccc_0\pf_iod_tx_ccc_c0_pf_ccc_0_pf_ccc.v "
// file 33 "\d:\polarfire_sandbox\iod_12_5\tx_ce_rx_dy_x4_1400\component\work\pf_iod_tx_ccc_c0_tr\pf_iod_tx_ccc_c0_tr_0\rtl\vlog\core\corebclksclkalign.v "
// file 34 "\d:\polarfire_sandbox\iod_12_5\tx_ce_rx_dy_x4_1400\component\work\pf_iod_tx_ccc_c0_tr\pf_iod_tx_ccc_c0_tr.v "
// file 35 "\d:\polarfire_sandbox\iod_12_5\tx_ce_rx_dy_x4_1400\component\work\pf_iod_tx_ccc_c0\pf_iod_tx_ccc_c0.v "
// file 36 "\d:\polarfire_sandbox\iod_12_5\tx_ce_rx_dy_x4_1400\component\work\pf_osc_c1\pf_osc_c1_0\pf_osc_c1_pf_osc_c1_0_pf_osc.v "
// file 37 "\d:\polarfire_sandbox\iod_12_5\tx_ce_rx_dy_x4_1400\component\work\pf_osc_c1\pf_osc_c1.v "
// file 38 "\d:\polarfire_sandbox\iod_12_5\tx_ce_rx_dy_x4_1400\component\work\iog_iod_ddrx4_comp\iog_iod_ddrx4_comp.v "
// file 39 "\\hyd-fs\sqatest5\releases\production\synopsys\synplify\pc\synplify_q202003m\lib\nlconst.dat "
// file 40 "\d:\polarfire_sandbox\iod_12_5\tx_ce_rx_dy_x4_1400\designer\iog_iod_ddrx4_comp\synthesis.fdc "
// file 41 "\d:/polarfire_sandbox/iod_12_5/tx_ce_rx_dy_x4_1400/designer/iog_iod_ddrx4_comp/synthesis.fdc "

`timescale 100 ps/100 ps
module ACT_UNIQUE_debouncer_1 (
  SWITCH_c,
  PF_CCC_C0_0_OUT0_FABCLK_0,
  PLL_LOCK_0,
  DB_OUT_1z
)
;
input SWITCH_c ;
input PF_CCC_C0_0_OUT0_FABCLK_0 ;
input PLL_LOCK_0 ;
output DB_OUT_1z ;
wire SWITCH_c ;
wire PF_CCC_C0_0_OUT0_FABCLK_0 ;
wire PLL_LOCK_0 ;
wire DB_OUT_1z ;
wire [3:0] q_reg_Z;
wire [3:0] q_next_Z;
wire VCC ;
wire DFF2_Z ;
wire GND ;
wire DFF1_Z ;
wire q_reset_Z ;
wire CO1 ;
// @6:71
  SLE DB_OUT (
	.Q(DB_OUT_1z),
	.ADn(VCC),
	.ALn(PLL_LOCK_0),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(DFF2_Z),
	.EN(q_reg_Z[3]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:54
  SLE \q_reg[0]  (
	.Q(q_reg_Z[0]),
	.ADn(VCC),
	.ALn(PLL_LOCK_0),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(q_next_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:54
  SLE \q_reg[1]  (
	.Q(q_reg_Z[1]),
	.ADn(VCC),
	.ALn(PLL_LOCK_0),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(q_next_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:54
  SLE \q_reg[2]  (
	.Q(q_reg_Z[2]),
	.ADn(VCC),
	.ALn(PLL_LOCK_0),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(q_next_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:54
  SLE \q_reg[3]  (
	.Q(q_reg_Z[3]),
	.ADn(VCC),
	.ALn(PLL_LOCK_0),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(q_next_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:54
  SLE DFF1 (
	.Q(DFF1_Z),
	.ADn(VCC),
	.ALn(PLL_LOCK_0),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(SWITCH_c),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:54
  SLE DFF2 (
	.Q(DFF2_Z),
	.ADn(VCC),
	.ALn(PLL_LOCK_0),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(DFF1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:37
  CFG2 q_reset (
	.A(DFF1_Z),
	.B(DFF2_Z),
	.Y(q_reset_Z)
);
defparam q_reset.INIT=4'h6;
// @6:43
  CFG3 \q_next[0]  (
	.A(q_reg_Z[3]),
	.B(q_reset_Z),
	.C(q_reg_Z[0]),
	.Y(q_next_Z[0])
);
defparam \q_next[0] .INIT=8'h21;
// @6:47
  CFG3 \q_reg_RNI9STM[1]  (
	.A(q_reg_Z[0]),
	.B(q_reg_Z[3]),
	.C(q_reg_Z[1]),
	.Y(CO1)
);
defparam \q_reg_RNI9STM[1] .INIT=8'h20;
// @6:43
  CFG4 \q_next[1]  (
	.A(q_reg_Z[3]),
	.B(q_reset_Z),
	.C(q_reg_Z[1]),
	.D(q_reg_Z[0]),
	.Y(q_next_Z[1])
);
defparam \q_next[1] .INIT=16'h2130;
// @6:43
  CFG3 \q_next[2]  (
	.A(q_reg_Z[2]),
	.B(q_reset_Z),
	.C(CO1),
	.Y(q_next_Z[2])
);
defparam \q_next[2] .INIT=8'h12;
// @6:43
  CFG4 \q_next[3]  (
	.A(q_reg_Z[3]),
	.B(q_reg_Z[2]),
	.C(CO1),
	.D(q_reset_Z),
	.Y(q_next_Z[3])
);
defparam \q_next[3] .INIT=16'h006A;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* ACT_UNIQUE_debouncer_1 */

module ACT_UNIQUE_prbscheck_parallel_fab (
  rev_bits_0_out_data_4,
  PRBS_ERR_0_c,
  PF_IOD_GENERIC_RX_C1_0_RX_CLK_G,
  RX_CLK_ALIGN_DONE_arst
)
;
input [7:0] rev_bits_0_out_data_4 ;
output PRBS_ERR_0_c ;
input PF_IOD_GENERIC_RX_C1_0_RX_CLK_G ;
input RX_CLK_ALIGN_DONE_arst ;
wire PRBS_ERR_0_c ;
wire PF_IOD_GENERIC_RX_C1_0_RX_CLK_G ;
wire RX_CLK_ALIGN_DONE_arst ;
wire [6:0] s_in_old_Z;
wire [7:0] s_error1_Z;
wire [0:0] s_error1_2_Z;
wire [1:1] s_error1_3_Z;
wire [2:2] s_error1_4_Z;
wire [3:3] s_error1_5_Z;
wire [4:4] s_error1_6_Z;
wire [5:5] s_error1_7_Z;
wire [6:6] s_error1_8_Z;
wire [7:7] s_error1_9_Z;
wire VCC ;
wire GND ;
wire s_error0_Z ;
wire un1_s_error0_i ;
wire s_prbs_chk_error_Z ;
wire un1_s_error0_4_Z ;
wire s_prbs_chk_error_5_Z ;
wire s_prbs_chk_error_4_Z ;
// @7:61
  SLE \s_in_old[6]  (
	.Q(s_in_old_Z[6]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(rev_bits_0_out_data_4[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:61
  SLE \s_error1[0]  (
	.Q(s_error1_Z[0]),
	.ADn(GND),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(s_error1_2_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:61
  SLE \s_error1[1]  (
	.Q(s_error1_Z[1]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(s_error1_3_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:61
  SLE \s_error1[2]  (
	.Q(s_error1_Z[2]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(s_error1_4_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:61
  SLE \s_error1[3]  (
	.Q(s_error1_Z[3]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(s_error1_5_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:61
  SLE \s_error1[4]  (
	.Q(s_error1_Z[4]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(s_error1_6_Z[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:61
  SLE \s_error1[5]  (
	.Q(s_error1_Z[5]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(s_error1_7_Z[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:61
  SLE \s_error1[6]  (
	.Q(s_error1_Z[6]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(s_error1_8_Z[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:61
  SLE \s_error1[7]  (
	.Q(s_error1_Z[7]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(s_error1_9_Z[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:61
  SLE \s_in_old[0]  (
	.Q(s_in_old_Z[0]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(rev_bits_0_out_data_4[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:61
  SLE \s_in_old[1]  (
	.Q(s_in_old_Z[1]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(rev_bits_0_out_data_4[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:61
  SLE \s_in_old[2]  (
	.Q(s_in_old_Z[2]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(rev_bits_0_out_data_4[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:61
  SLE \s_in_old[3]  (
	.Q(s_in_old_Z[3]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(rev_bits_0_out_data_4[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:61
  SLE \s_in_old[4]  (
	.Q(s_in_old_Z[4]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(rev_bits_0_out_data_4[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:61
  SLE \s_in_old[5]  (
	.Q(s_in_old_Z[5]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(rev_bits_0_out_data_4[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:61
  SLE s_error0 (
	.Q(s_error0_Z),
	.ADn(GND),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(un1_s_error0_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:79
  SLE prbs_chk_error_o (
	.Q(PRBS_ERR_0_c),
	.ADn(GND),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(s_prbs_chk_error_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:70
  CFG4 un1_s_error0_4 (
	.A(rev_bits_0_out_data_4[3]),
	.B(rev_bits_0_out_data_4[1]),
	.C(rev_bits_0_out_data_4[2]),
	.D(rev_bits_0_out_data_4[6]),
	.Y(un1_s_error0_4_Z)
);
defparam un1_s_error0_4.INIT=16'hFFFE;
// @7:52
  CFG4 s_prbs_chk_error_5 (
	.A(s_error1_Z[3]),
	.B(s_error1_Z[2]),
	.C(s_error1_Z[1]),
	.D(s_error1_Z[0]),
	.Y(s_prbs_chk_error_5_Z)
);
defparam s_prbs_chk_error_5.INIT=16'hFFFE;
// @7:52
  CFG3 s_prbs_chk_error_4 (
	.A(s_error1_Z[7]),
	.B(s_error1_Z[6]),
	.C(s_error0_Z),
	.Y(s_prbs_chk_error_4_Z)
);
defparam s_prbs_chk_error_4.INIT=8'hFE;
// @7:73
  CFG3 \s_error1_2[0]  (
	.A(rev_bits_0_out_data_4[6]),
	.B(rev_bits_0_out_data_4[7]),
	.C(rev_bits_0_out_data_4[0]),
	.Y(s_error1_2_Z[0])
);
defparam \s_error1_2[0] .INIT=8'h96;
// @7:73
  CFG3 \s_error1_3[1]  (
	.A(rev_bits_0_out_data_4[1]),
	.B(s_in_old_Z[0]),
	.C(rev_bits_0_out_data_4[7]),
	.Y(s_error1_3_Z[1])
);
defparam \s_error1_3[1] .INIT=8'h96;
// @7:73
  CFG3 \s_error1_4[2]  (
	.A(s_in_old_Z[0]),
	.B(rev_bits_0_out_data_4[2]),
	.C(s_in_old_Z[1]),
	.Y(s_error1_4_Z[2])
);
defparam \s_error1_4[2] .INIT=8'h96;
// @7:73
  CFG3 \s_error1_5[3]  (
	.A(s_in_old_Z[1]),
	.B(rev_bits_0_out_data_4[3]),
	.C(s_in_old_Z[2]),
	.Y(s_error1_5_Z[3])
);
defparam \s_error1_5[3] .INIT=8'h96;
// @7:73
  CFG3 \s_error1_6[4]  (
	.A(s_in_old_Z[2]),
	.B(rev_bits_0_out_data_4[4]),
	.C(s_in_old_Z[3]),
	.Y(s_error1_6_Z[4])
);
defparam \s_error1_6[4] .INIT=8'h96;
// @7:73
  CFG3 \s_error1_7[5]  (
	.A(s_in_old_Z[3]),
	.B(rev_bits_0_out_data_4[5]),
	.C(s_in_old_Z[4]),
	.Y(s_error1_7_Z[5])
);
defparam \s_error1_7[5] .INIT=8'h96;
// @7:73
  CFG3 \s_error1_8[6]  (
	.A(s_in_old_Z[4]),
	.B(rev_bits_0_out_data_4[6]),
	.C(s_in_old_Z[5]),
	.Y(s_error1_8_Z[6])
);
defparam \s_error1_8[6] .INIT=8'h96;
// @7:73
  CFG3 \s_error1_9[7]  (
	.A(s_in_old_Z[5]),
	.B(rev_bits_0_out_data_4[7]),
	.C(s_in_old_Z[6]),
	.Y(s_error1_9_Z[7])
);
defparam \s_error1_9[7] .INIT=8'h96;
// @7:52
  CFG4 s_prbs_chk_error (
	.A(s_error1_Z[4]),
	.B(s_error1_Z[5]),
	.C(s_prbs_chk_error_5_Z),
	.D(s_prbs_chk_error_4_Z),
	.Y(s_prbs_chk_error_Z)
);
defparam s_prbs_chk_error.INIT=16'hFFFE;
// @7:61
  CFG4 s_error0_RNO (
	.A(rev_bits_0_out_data_4[5]),
	.B(rev_bits_0_out_data_4[0]),
	.C(rev_bits_0_out_data_4[4]),
	.D(un1_s_error0_4_Z),
	.Y(un1_s_error0_i)
);
defparam s_error0_RNO.INIT=16'h0001;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* ACT_UNIQUE_prbscheck_parallel_fab */

module ACT_UNIQUE_prbscheck_parallel_fab_1 (
  ACT_UNIQUE_rev_bits_0_out_data,
  prbs_chk_error_o_1_c,
  PF_IOD_GENERIC_RX_C1_0_RX_CLK_G,
  RX_CLK_ALIGN_DONE_arst
)
;
input [7:0] ACT_UNIQUE_rev_bits_0_out_data ;
output prbs_chk_error_o_1_c ;
input PF_IOD_GENERIC_RX_C1_0_RX_CLK_G ;
input RX_CLK_ALIGN_DONE_arst ;
wire prbs_chk_error_o_1_c ;
wire PF_IOD_GENERIC_RX_C1_0_RX_CLK_G ;
wire RX_CLK_ALIGN_DONE_arst ;
wire [6:0] s_in_old_Z;
wire [7:0] s_error1_Z;
wire [0:0] s_error1_2_Z;
wire [1:1] s_error1_3_Z;
wire [2:2] s_error1_4_Z;
wire [3:3] s_error1_5_Z;
wire [4:4] s_error1_6_Z;
wire [5:5] s_error1_7_Z;
wire [6:6] s_error1_8_Z;
wire [7:7] s_error1_9_Z;
wire VCC ;
wire GND ;
wire s_error0_Z ;
wire un1_s_error0_i ;
wire s_prbs_chk_error_Z ;
wire un1_s_error0_4_Z ;
wire s_prbs_chk_error_5_Z ;
wire s_prbs_chk_error_4_Z ;
// @7:61
  SLE \s_in_old[6]  (
	.Q(s_in_old_Z[6]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(ACT_UNIQUE_rev_bits_0_out_data[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:61
  SLE \s_error1[0]  (
	.Q(s_error1_Z[0]),
	.ADn(GND),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(s_error1_2_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:61
  SLE \s_error1[1]  (
	.Q(s_error1_Z[1]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(s_error1_3_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:61
  SLE \s_error1[2]  (
	.Q(s_error1_Z[2]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(s_error1_4_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:61
  SLE \s_error1[3]  (
	.Q(s_error1_Z[3]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(s_error1_5_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:61
  SLE \s_error1[4]  (
	.Q(s_error1_Z[4]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(s_error1_6_Z[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:61
  SLE \s_error1[5]  (
	.Q(s_error1_Z[5]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(s_error1_7_Z[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:61
  SLE \s_error1[6]  (
	.Q(s_error1_Z[6]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(s_error1_8_Z[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:61
  SLE \s_error1[7]  (
	.Q(s_error1_Z[7]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(s_error1_9_Z[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:61
  SLE \s_in_old[0]  (
	.Q(s_in_old_Z[0]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(ACT_UNIQUE_rev_bits_0_out_data[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:61
  SLE \s_in_old[1]  (
	.Q(s_in_old_Z[1]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(ACT_UNIQUE_rev_bits_0_out_data[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:61
  SLE \s_in_old[2]  (
	.Q(s_in_old_Z[2]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(ACT_UNIQUE_rev_bits_0_out_data[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:61
  SLE \s_in_old[3]  (
	.Q(s_in_old_Z[3]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(ACT_UNIQUE_rev_bits_0_out_data[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:61
  SLE \s_in_old[4]  (
	.Q(s_in_old_Z[4]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(ACT_UNIQUE_rev_bits_0_out_data[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:61
  SLE \s_in_old[5]  (
	.Q(s_in_old_Z[5]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(ACT_UNIQUE_rev_bits_0_out_data[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:61
  SLE s_error0 (
	.Q(s_error0_Z),
	.ADn(GND),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(un1_s_error0_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:79
  SLE prbs_chk_error_o (
	.Q(prbs_chk_error_o_1_c),
	.ADn(GND),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(s_prbs_chk_error_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:70
  CFG4 un1_s_error0_4 (
	.A(ACT_UNIQUE_rev_bits_0_out_data[3]),
	.B(ACT_UNIQUE_rev_bits_0_out_data[1]),
	.C(ACT_UNIQUE_rev_bits_0_out_data[2]),
	.D(ACT_UNIQUE_rev_bits_0_out_data[6]),
	.Y(un1_s_error0_4_Z)
);
defparam un1_s_error0_4.INIT=16'hFFFE;
// @7:52
  CFG4 s_prbs_chk_error_5 (
	.A(s_error1_Z[3]),
	.B(s_error1_Z[2]),
	.C(s_error1_Z[1]),
	.D(s_error1_Z[0]),
	.Y(s_prbs_chk_error_5_Z)
);
defparam s_prbs_chk_error_5.INIT=16'hFFFE;
// @7:52
  CFG3 s_prbs_chk_error_4 (
	.A(s_error1_Z[7]),
	.B(s_error1_Z[6]),
	.C(s_error0_Z),
	.Y(s_prbs_chk_error_4_Z)
);
defparam s_prbs_chk_error_4.INIT=8'hFE;
// @7:73
  CFG3 \s_error1_2[0]  (
	.A(ACT_UNIQUE_rev_bits_0_out_data[6]),
	.B(ACT_UNIQUE_rev_bits_0_out_data[7]),
	.C(ACT_UNIQUE_rev_bits_0_out_data[0]),
	.Y(s_error1_2_Z[0])
);
defparam \s_error1_2[0] .INIT=8'h96;
// @7:73
  CFG3 \s_error1_3[1]  (
	.A(ACT_UNIQUE_rev_bits_0_out_data[1]),
	.B(s_in_old_Z[0]),
	.C(ACT_UNIQUE_rev_bits_0_out_data[7]),
	.Y(s_error1_3_Z[1])
);
defparam \s_error1_3[1] .INIT=8'h96;
// @7:73
  CFG3 \s_error1_4[2]  (
	.A(s_in_old_Z[0]),
	.B(ACT_UNIQUE_rev_bits_0_out_data[2]),
	.C(s_in_old_Z[1]),
	.Y(s_error1_4_Z[2])
);
defparam \s_error1_4[2] .INIT=8'h96;
// @7:73
  CFG3 \s_error1_5[3]  (
	.A(s_in_old_Z[1]),
	.B(ACT_UNIQUE_rev_bits_0_out_data[3]),
	.C(s_in_old_Z[2]),
	.Y(s_error1_5_Z[3])
);
defparam \s_error1_5[3] .INIT=8'h96;
// @7:73
  CFG3 \s_error1_6[4]  (
	.A(s_in_old_Z[2]),
	.B(ACT_UNIQUE_rev_bits_0_out_data[4]),
	.C(s_in_old_Z[3]),
	.Y(s_error1_6_Z[4])
);
defparam \s_error1_6[4] .INIT=8'h96;
// @7:73
  CFG3 \s_error1_7[5]  (
	.A(s_in_old_Z[3]),
	.B(ACT_UNIQUE_rev_bits_0_out_data[5]),
	.C(s_in_old_Z[4]),
	.Y(s_error1_7_Z[5])
);
defparam \s_error1_7[5] .INIT=8'h96;
// @7:73
  CFG3 \s_error1_8[6]  (
	.A(s_in_old_Z[4]),
	.B(ACT_UNIQUE_rev_bits_0_out_data[6]),
	.C(s_in_old_Z[5]),
	.Y(s_error1_8_Z[6])
);
defparam \s_error1_8[6] .INIT=8'h96;
// @7:73
  CFG3 \s_error1_9[7]  (
	.A(s_in_old_Z[5]),
	.B(ACT_UNIQUE_rev_bits_0_out_data[7]),
	.C(s_in_old_Z[6]),
	.Y(s_error1_9_Z[7])
);
defparam \s_error1_9[7] .INIT=8'h96;
// @7:52
  CFG4 s_prbs_chk_error (
	.A(s_error1_Z[4]),
	.B(s_error1_Z[5]),
	.C(s_prbs_chk_error_5_Z),
	.D(s_prbs_chk_error_4_Z),
	.Y(s_prbs_chk_error_Z)
);
defparam s_prbs_chk_error.INIT=16'hFFFE;
// @7:61
  CFG4 s_error0_RNO (
	.A(ACT_UNIQUE_rev_bits_0_out_data[5]),
	.B(ACT_UNIQUE_rev_bits_0_out_data[0]),
	.C(ACT_UNIQUE_rev_bits_0_out_data[4]),
	.D(un1_s_error0_4_Z),
	.Y(un1_s_error0_i)
);
defparam s_error0_RNO.INIT=16'h0001;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* ACT_UNIQUE_prbscheck_parallel_fab_1 */

module CORERXIODBITALIGN_C0_CORERXIODBITALIGN_C0_0_CORERXIODBITALIGN_TRNG_Z1_0 (
  BIT_ALGN_EYE_IN_c,
  EYE_MONITOR_EARLY_net_0_0,
  EYE_MONITOR_LATE_net_0_0,
  PLL_LOCK_0,
  CORERXIODBITALIGN_C0_0_BIT_ALGN_CLR_FLGS,
  BIT_ALGN_DONE_0_c,
  BIT_ALGN_START_0_c,
  BIT_ALGN_OOR_0_c,
  BIT_ALGN_ERR_c,
  CORERXIODBITALIGN_C0_0_BIT_ALGN_MOVE,
  CORERXIODBITALIGN_C0_0_BIT_ALGN_DIR,
  CORERXIODBITALIGN_C0_0_BIT_ALGN_LOAD,
  debouncer_0_DB_OUT,
  PF_IOD_GENERIC_RX_C1_0_RX_CLK_G,
  RX_CLK_ALIGN_DONE_arst
)
;
input [2:0] BIT_ALGN_EYE_IN_c ;
input EYE_MONITOR_EARLY_net_0_0 ;
input EYE_MONITOR_LATE_net_0_0 ;
input PLL_LOCK_0 ;
output CORERXIODBITALIGN_C0_0_BIT_ALGN_CLR_FLGS ;
output BIT_ALGN_DONE_0_c ;
output BIT_ALGN_START_0_c ;
input BIT_ALGN_OOR_0_c ;
output BIT_ALGN_ERR_c ;
output CORERXIODBITALIGN_C0_0_BIT_ALGN_MOVE ;
output CORERXIODBITALIGN_C0_0_BIT_ALGN_DIR ;
output CORERXIODBITALIGN_C0_0_BIT_ALGN_LOAD ;
input debouncer_0_DB_OUT ;
input PF_IOD_GENERIC_RX_C1_0_RX_CLK_G ;
input RX_CLK_ALIGN_DONE_arst ;
wire EYE_MONITOR_EARLY_net_0_0 ;
wire EYE_MONITOR_LATE_net_0_0 ;
wire PLL_LOCK_0 ;
wire CORERXIODBITALIGN_C0_0_BIT_ALGN_CLR_FLGS ;
wire BIT_ALGN_DONE_0_c ;
wire BIT_ALGN_START_0_c ;
wire BIT_ALGN_OOR_0_c ;
wire BIT_ALGN_ERR_c ;
wire CORERXIODBITALIGN_C0_0_BIT_ALGN_MOVE ;
wire CORERXIODBITALIGN_C0_0_BIT_ALGN_DIR ;
wire CORERXIODBITALIGN_C0_0_BIT_ALGN_LOAD ;
wire debouncer_0_DB_OUT ;
wire PF_IOD_GENERIC_RX_C1_0_RX_CLK_G ;
wire RX_CLK_ALIGN_DONE_arst ;
wire [9:0] rst_cnt_Z;
wire [8:0] rst_cnt_s;
wire [127:0] late_flags_Z;
wire [127:0] un10_early_flags;
wire [127:0] late_flags_7_fast_0;
wire [50:49] late_flags_RNO_0;
wire [127:0] early_flags_Z;
wire [127:0] early_flags_7_fast_0;
wire [50:49] early_flags_RNO_0;
wire [3:0] restart_edge_reg_Z;
wire [2:0] restart_reg_Z;
wire [6:0] tap_cnt_Z;
wire [2:0] wait_cnt_Z;
wire [2:0] wait_cnt_4_Z;
wire [2:0] retrain_reg_Z;
wire [1:1] cnt_Z;
wire [1:1] cnt_RNO_0;
wire [6:0] tapcnt_final_Z;
wire [6:0] tapcnt_final_13_1_Z;
wire [6:0] no_early_no_late_val_st1_Z;
wire [6:0] emflag_cnt_Z;
wire [6:0] no_early_no_late_val_end2_Z;
wire [4:0] bitalign_curr_state_Z;
wire [4:0] bitalign_curr_state_34;
wire [7:0] noearly_nolate_diff_nxt_8;
wire [6:0] tapcnt_final_upd_Z;
wire [1:0] tapcnt_final_upd_8_Z;
wire [6:3] tapcnt_final_upd_8;
wire [6:0] early_val_Z;
wire [6:0] late_val_Z;
wire [6:0] no_early_no_late_val_st2_Z;
wire [7:0] early_late_diff_Z;
wire [7:0] early_late_diff_8;
wire [7:0] noearly_nolate_diff_start_7;
wire [6:0] no_early_no_late_val_end1_Z;
wire [7:0] timeout_cnt_Z;
wire [7:0] timeout_cnt_s;
wire [5:0] emflag_cnt_s;
wire [6:6] emflag_cnt_s_Z;
wire [9:9] rst_cnt_s_Z;
wire [6:0] timeout_cnt_cry;
wire [0:0] timeout_cnt_RNI9ABM_Y_0;
wire [1:1] timeout_cnt_RNI8UO41_Y_0;
wire [2:2] timeout_cnt_RNI8J6J1_Y_0;
wire [3:3] timeout_cnt_RNI99K12_Y_0;
wire [4:4] timeout_cnt_RNIB02G2_Y_0;
wire [5:5] timeout_cnt_RNIEOFU2_Y_0;
wire [7:7] timeout_cnt_RNO_FCO_0;
wire [7:7] timeout_cnt_RNO_Y_0;
wire [6:6] timeout_cnt_RNIIHTC3_Y_0;
wire [0:0] emflag_cnt_cry_cy_S_1;
wire [0:0] emflag_cnt_cry_cy_Y_1;
wire [5:0] emflag_cnt_cry_Z;
wire [5:0] emflag_cnt_cry_Y_1;
wire [6:6] emflag_cnt_s_FCO_0;
wire [6:6] emflag_cnt_s_Y_0;
wire [0:0] un1_tap_cnt_0_sqmuxa_14_i_a2_RNIG1U11_S_0;
wire [0:0] un1_tap_cnt_0_sqmuxa_14_i_a2_RNIG1U11_Y_0;
wire [1:1] tapcnt_final_RNIOTM22_Y_0;
wire [1:1] un1_tap_cnt_0_sqmuxa_14_0_0;
wire [2:2] tapcnt_final_RNI2SF33_Y_0;
wire [3:3] tapcnt_final_RNIES844_Y_0;
wire [4:4] tapcnt_final_RNISU155_Y_0;
wire [6:6] tap_cnt_RNO_0_FCO_0;
wire [6:6] tap_cnt_RNO_0_Y_0;
wire [5:5] tapcnt_final_RNIC3R56_Y_0;
wire [0:0] early_val_RNIBEUF3_S;
wire [0:0] early_val_RNIBEUF3_Y;
wire [0:0] early_val_RNIT5J81_Z;
wire [0:0] un1_no_early_no_late_val_end1_1_1_RNIHEIR_0;
wire [6:1] tapcnt_final_13_m1;
wire [1:1] early_val_RNIS2TV6_Y;
wire [1:1] early_val_RNI09J81_Z;
wire [1:1] un1_no_early_no_late_val_end1_1_1_RNIJGIR_0;
wire [2:2] early_val_RNIJTRFA_Y;
wire [2:2] early_val_RNI3CJ81_Z;
wire [2:2] un1_no_early_no_late_val_end1_1_1_RNILIIR_0;
wire [3:3] early_val_RNIGUQVD_Y;
wire [3:3] early_val_RNI6FJ81_Z;
wire [3:3] un1_no_early_no_late_val_end1_1_1_RNINKIR_0;
wire [4:4] early_val_RNIJ5QFH_Y;
wire [4:4] early_val_RNI9IJ81_Z;
wire [4:4] un1_no_early_no_late_val_end1_1_1_RNIPMIR_0;
wire [6:6] tapcnt_final_13_RNO_FCO_0;
wire [6:6] tapcnt_final_13_RNO_Y_0;
wire [5:5] early_val_RNISIPVK_Y;
wire [5:5] early_val_RNICLJ81_Z;
wire [5:5] un1_no_early_no_late_val_end1_1_1_RNIROIR_0;
wire [8:1] rst_cnt_cry_Z;
wire [8:1] rst_cnt_cry_Y_1;
wire [9:9] rst_cnt_s_FCO_1;
wire [9:9] rst_cnt_s_Y_1;
wire [6:1] tapcnt_final_13_Z;
wire [96:0] un10_early_flags_1_Z;
wire [69:0] un10_early_flags_2_Z;
wire [100:0] un10_early_flags_2_0;
wire [87:46] un10_early_flags_3_Z;
wire [127:127] early_flags_dec;
wire [6:0] un1_no_early_no_late_val_end1_1_1_Z;
wire [6:0] un1_no_early_no_late_val_st1_1_1;
wire [0:0] tapcnt_final_13_1_1_0_Z;
wire [15:15] un10_early_flags_1_0;
wire mv_dn_fg_0_sqmuxa_i_o2_0 ;
wire N_12_i ;
wire CO0_0 ;
wire CO0_0_i ;
wire un1_restart_trng_fg_5_0 ;
wire N_19_i ;
wire N_209 ;
wire N_208 ;
wire VCC ;
wire GND ;
wire N_28_i ;
wire N_26_i ;
wire N_24_i ;
wire N_1497_i ;
wire N_1496_i ;
wire sig_re_train_Z ;
wire Restart_trng_edge_det_Z ;
wire N_32_i ;
wire N_30_i ;
wire no_early_no_late_val_st1_0_sqmuxa_i_Z ;
wire no_early_no_late_val_end2_0_sqmuxa_i ;
wire un16_tapcnt_final_4 ;
wire un16_tapcnt_final_5 ;
wire un16_tapcnt_final_6 ;
wire un16_tapcnt_final_7 ;
wire tapcnt_final_upd_0_sqmuxa_i_Z ;
wire tapcnt_final_upd_8_cry_2_0_Y_0 ;
wire early_flags_0_sqmuxa_2_i ;
wire early_val_0_sqmuxa_1_i_Z ;
wire un16_tapcnt_final_0 ;
wire un16_tapcnt_final_1 ;
wire un16_tapcnt_final_2 ;
wire un16_tapcnt_final_3 ;
wire early_late_diff_0_sqmuxa_1_i ;
wire un1_restart_trng_fg_8_0 ;
wire un10_tapcnt_final_4 ;
wire no_early_no_late_val_end1_0_sqmuxa_1_i ;
wire un10_tapcnt_final_5 ;
wire un10_tapcnt_final_6 ;
wire un10_tapcnt_final_7 ;
wire un10_tapcnt_final_0 ;
wire un10_tapcnt_final_1 ;
wire un10_tapcnt_final_2 ;
wire un10_tapcnt_final_3 ;
wire bit_align_start_Z ;
wire N_1439_i ;
wire bit_align_done_0_sqmuxa_3_i_Z ;
wire bit_align_done_Z ;
wire bit_align_done_2_sqmuxa_Z ;
wire calc_done_Z ;
wire N_1431_i ;
wire calc_done_0_sqmuxa_2_i_Z ;
wire rx_trng_done1_Z ;
wire N_1415_i ;
wire rx_trng_done1_0_sqmuxa_i_Z ;
wire rx_BIT_ALGN_LOAD_9 ;
wire rx_BIT_ALGN_LOAD_0_sqmuxa_1_i_Z ;
wire late_last_set_Z ;
wire early_late_diff_2_sqmuxa_Z ;
wire un1_restart_trng_fg_6_Z ;
wire rx_BIT_ALGN_DIR_0_sqmuxa_2_i_Z ;
wire rx_BIT_ALGN_MOVE_2_sqmuxa_Z ;
wire rx_BIT_ALGN_MOVE_0_sqmuxa_2_i_Z ;
wire bit_align_dly_done_Z ;
wire bit_align_dly_done_2_sqmuxa_Z ;
wire bit_align_dly_done_0_sqmuxa_1_i_Z ;
wire rx_trng_done_Z ;
wire N_1403 ;
wire rx_trng_done_0_sqmuxa_i_Z ;
wire reset_dly_fg_Z ;
wire reset_dly_fg4_Z ;
wire sig_rx_BIT_ALGN_CLR_FLGS_Z ;
wire sig_rx_BIT_ALGN_CLR_FLGS_11 ;
wire sig_rx_BIT_ALGN_CLR_FLGS_0_sqmuxa_2_i_Z ;
wire rx_err_Z ;
wire N_1392 ;
wire rx_err_0_sqmuxa_1_i_Z ;
wire late_cur_set_Z ;
wire late_cur_set_2_sqmuxa ;
wire late_cur_set_0_sqmuxa_i ;
wire early_cur_set_Z ;
wire early_val_2_sqmuxa_Z ;
wire early_cur_set_0_sqmuxa_i_Z ;
wire early_last_set_Z ;
wire early_last_set_2_sqmuxa_Z ;
wire early_last_set_0_sqmuxa_i_Z ;
wire mv_up_fg_Z ;
wire tapcnt_final_upd_2_sqmuxa_1 ;
wire mv_up_fg_0_sqmuxa_i_0_0 ;
wire mv_dn_fg_Z ;
wire tapcnt_final_upd_3_sqmuxa_1 ;
wire mv_dn_fg_0_sqmuxa_i_0_0 ;
wire timeout_cnte ;
wire emflag_cnte ;
wire timeout_cnt_cry_cy ;
wire restart_trng_fg_RNIBNT7_S_0 ;
wire restart_trng_fg_RNIBNT7_Y_0 ;
wire restart_trng_fg_i ;
wire emflag_cnt_cry_cy ;
wire un1_restart_trng_fg_9_0_443_0 ;
wire noearly_nolate_diff_nxt_8_cry_0_0_cy_Z ;
wire noearly_nolate_diff_nxt_8_cry_0_0_cy_S_0 ;
wire noearly_nolate_diff_nxt_8_cry_0_0_cy_Y_0 ;
wire noearly_nolate_diff_nxt_8_cry_0 ;
wire noearly_nolate_diff_nxt_8_cry_0_0_Y_0 ;
wire noearly_nolate_diff_nxt_8_cry_1 ;
wire noearly_nolate_diff_nxt_8_cry_1_0_Y_0 ;
wire noearly_nolate_diff_nxt_8_cry_2 ;
wire noearly_nolate_diff_nxt_8_cry_2_0_Y_0 ;
wire noearly_nolate_diff_nxt_8_cry_3 ;
wire noearly_nolate_diff_nxt_8_cry_3_0_Y_0 ;
wire noearly_nolate_diff_nxt_8_cry_4 ;
wire noearly_nolate_diff_nxt_8_cry_4_0_Y_0 ;
wire noearly_nolate_diff_nxt_8_cry_5 ;
wire noearly_nolate_diff_nxt_8_cry_5_0_Y_0 ;
wire noearly_nolate_diff_nxt_8_s_7_FCO_0 ;
wire noearly_nolate_diff_nxt_8_s_7_Y_0 ;
wire noearly_nolate_diff_nxt_8_cry_6 ;
wire noearly_nolate_diff_nxt_8_cry_6_0_Y_0 ;
wire early_late_diff_8_cry_0_0_cy_Z ;
wire early_late_diff_8_cry_0_0_cy_S_0 ;
wire early_late_diff_8_cry_0_0_cy_Y_0 ;
wire early_late_diff_8_cry_0 ;
wire early_late_diff_8_cry_0_0_Y_0 ;
wire early_late_diff_8_cry_1 ;
wire early_late_diff_8_cry_1_0_Y_0 ;
wire early_late_diff_8_cry_2 ;
wire early_late_diff_8_cry_2_0_Y_0 ;
wire early_late_diff_8_cry_3 ;
wire early_late_diff_8_cry_3_0_Y_0 ;
wire early_late_diff_8_cry_4 ;
wire early_late_diff_8_cry_4_0_Y_0 ;
wire early_late_diff_8_cry_5 ;
wire early_late_diff_8_cry_5_0_Y_0 ;
wire early_late_diff_8_s_7_FCO_0 ;
wire early_late_diff_8_s_7_Y_0 ;
wire early_late_diff_8_cry_6 ;
wire early_late_diff_8_cry_6_0_Y_0 ;
wire noearly_nolate_diff_start_7_cry_0_0_cy_Z ;
wire noearly_nolate_diff_start_7_cry_0_0_cy_S_0 ;
wire noearly_nolate_diff_start_7_cry_0_0_cy_Y_0 ;
wire noearly_nolate_diff_start_7_cry_0 ;
wire noearly_nolate_diff_start_7_cry_0_0_Y_0 ;
wire noearly_nolate_diff_start_7_cry_1 ;
wire noearly_nolate_diff_start_7_cry_1_0_Y_0 ;
wire noearly_nolate_diff_start_7_cry_2 ;
wire noearly_nolate_diff_start_7_cry_2_0_Y_0 ;
wire noearly_nolate_diff_start_7_cry_3 ;
wire noearly_nolate_diff_start_7_cry_3_0_Y_0 ;
wire noearly_nolate_diff_start_7_cry_4 ;
wire noearly_nolate_diff_start_7_cry_4_0_Y_0 ;
wire noearly_nolate_diff_start_7_cry_5 ;
wire noearly_nolate_diff_start_7_cry_5_0_Y_0 ;
wire noearly_nolate_diff_start_7_s_7_FCO_0 ;
wire noearly_nolate_diff_start_7_s_7_Y_0 ;
wire noearly_nolate_diff_start_7_cry_6 ;
wire noearly_nolate_diff_start_7_cry_6_0_Y_0 ;
wire tap_cnt_17_i_m2_cry_0 ;
wire N_60 ;
wire N_89 ;
wire tap_cnt_17_i_m2_cry_1 ;
wire N_79 ;
wire tap_cnt_17_i_m2_cry_2 ;
wire N_78 ;
wire tap_cnt_17_i_m2_cry_3 ;
wire N_77 ;
wire tap_cnt_17_i_m2_cry_4 ;
wire N_76 ;
wire N_74 ;
wire tap_cnt_17_i_m2_cry_5 ;
wire N_75 ;
wire tapcnt_final_13_m1_cry_0 ;
wire un1_bitalign_curr_state169_12_sn ;
wire tapcnt_final_13_m1_cry_1 ;
wire tapcnt_final_13_m1_cry_2 ;
wire tapcnt_final_13_m1_cry_3 ;
wire tapcnt_final_13_m1_cry_4 ;
wire tapcnt_final_3_sqmuxa_Z ;
wire tapcnt_final_13_m1_axb_6_1 ;
wire tapcnt_final_13_m1_cry_5 ;
wire tapcnt_final_upd_8_cry_2 ;
wire tapcnt_final_upd_8_cry_2_0_S_0 ;
wire tapcnt_final_upd_1_sqmuxa ;
wire tapcnt_final_upd_8_cry_3 ;
wire tapcnt_final_upd_8_cry_3_0_Y_0 ;
wire tapcnt_final_upd_8_cry_4 ;
wire tapcnt_final_upd_8_cry_4_0_Y_0 ;
wire tapcnt_final_upd_8_s_6_FCO_0 ;
wire tapcnt_final_upd_8_s_6_Y_0 ;
wire tapcnt_final_upd_8_cry_5 ;
wire tapcnt_final_upd_8_cry_5_0_Y_0 ;
wire tapcnt_final27_cry_0_Z ;
wire tapcnt_final27_cry_0_S_0 ;
wire tapcnt_final27_cry_0_Y_0 ;
wire tapcnt_final27_cry_1_Z ;
wire tapcnt_final27_cry_1_S_0 ;
wire tapcnt_final27_cry_1_Y_0 ;
wire tapcnt_final27_cry_2_Z ;
wire tapcnt_final27_cry_2_S_0 ;
wire tapcnt_final27_cry_2_Y_0 ;
wire tapcnt_final27_cry_3_Z ;
wire tapcnt_final27_cry_3_S_0 ;
wire tapcnt_final27_cry_3_Y_0 ;
wire tapcnt_final27_cry_4_Z ;
wire tapcnt_final27_cry_4_S_0 ;
wire tapcnt_final27_cry_4_Y_0 ;
wire tapcnt_final27_cry_5_Z ;
wire tapcnt_final27_cry_5_S_0 ;
wire tapcnt_final27_cry_5_Y_0 ;
wire tapcnt_final27 ;
wire tapcnt_final27_cry_6_S_0 ;
wire tapcnt_final27_cry_6_Y_0 ;
wire un16_tapcnt_final_cry_0_Z ;
wire un16_tapcnt_final_cry_0_S_0 ;
wire un16_tapcnt_final_cry_0_Y_0 ;
wire un16_tapcnt_final_cry_1_Z ;
wire un16_tapcnt_final_cry_1_S_0 ;
wire un16_tapcnt_final_cry_1_Y_0 ;
wire un16_tapcnt_final_cry_2_Z ;
wire un16_tapcnt_final_cry_2_S_0 ;
wire un16_tapcnt_final_cry_2_Y_0 ;
wire un16_tapcnt_final_cry_3_Z ;
wire un16_tapcnt_final_cry_3_S_0 ;
wire un16_tapcnt_final_cry_3_Y_0 ;
wire un16_tapcnt_final_cry_4_Z ;
wire un16_tapcnt_final_cry_4_S_0 ;
wire un16_tapcnt_final_cry_4_Y_0 ;
wire un16_tapcnt_final_cry_5_Z ;
wire un16_tapcnt_final_cry_5_S_0 ;
wire un16_tapcnt_final_cry_5_Y_0 ;
wire un16_tapcnt_final_cry_6_Z ;
wire un16_tapcnt_final_cry_6_S_0 ;
wire un16_tapcnt_final_cry_6_Y_0 ;
wire un16_tapcnt_final_cry_7_Z ;
wire un16_tapcnt_final_cry_7_S_0 ;
wire un16_tapcnt_final_cry_7_Y_0 ;
wire un1_early_late_diff_1_cry_0_Z ;
wire un1_early_late_diff_1_cry_0_S_0 ;
wire un1_early_late_diff_1_cry_0_Y_0 ;
wire un1_early_late_diff_1_cry_1_Z ;
wire un1_early_late_diff_1_cry_1_S_0 ;
wire un1_early_late_diff_1_cry_1_Y_0 ;
wire un1_early_late_diff_1_cry_2_Z ;
wire un1_early_late_diff_1_cry_2_S_0 ;
wire un1_early_late_diff_1_cry_2_Y_0 ;
wire un1_early_late_diff_1_cry_3_Z ;
wire un1_early_late_diff_1_cry_3_S_0 ;
wire un1_early_late_diff_1_cry_3_Y_0 ;
wire un1_early_late_diff_1_cry_4_Z ;
wire un1_early_late_diff_1_cry_4_S_0 ;
wire un1_early_late_diff_1_cry_4_Y_0 ;
wire un1_early_late_diff_1_cry_5_Z ;
wire un1_early_late_diff_1_cry_5_S_0 ;
wire un1_early_late_diff_1_cry_5_Y_0 ;
wire un1_early_late_diff_1_cry_6_Z ;
wire un1_early_late_diff_1_cry_6_S_0 ;
wire un1_early_late_diff_1_cry_6_Y_0 ;
wire un1_early_late_diff_1_cry_7_Z ;
wire un1_early_late_diff_1_cry_7_S_0 ;
wire un1_early_late_diff_1_cry_7_Y_0 ;
wire un10_tapcnt_final_cry_0_Z ;
wire un10_tapcnt_final_cry_0_S_0 ;
wire un10_tapcnt_final_cry_0_Y_0 ;
wire un10_tapcnt_final_cry_1_Z ;
wire un10_tapcnt_final_cry_1_S_0 ;
wire un10_tapcnt_final_cry_1_Y_0 ;
wire un10_tapcnt_final_cry_2_Z ;
wire un10_tapcnt_final_cry_2_S_0 ;
wire un10_tapcnt_final_cry_2_Y_0 ;
wire un10_tapcnt_final_cry_3_Z ;
wire un10_tapcnt_final_cry_3_S_0 ;
wire un10_tapcnt_final_cry_3_Y_0 ;
wire un10_tapcnt_final_cry_4_Z ;
wire un10_tapcnt_final_cry_4_S_0 ;
wire un10_tapcnt_final_cry_4_Y_0 ;
wire un10_tapcnt_final_cry_5_Z ;
wire un10_tapcnt_final_cry_5_S_0 ;
wire un10_tapcnt_final_cry_5_Y_0 ;
wire un10_tapcnt_final_cry_6_Z ;
wire un10_tapcnt_final_cry_6_S_0 ;
wire un10_tapcnt_final_cry_6_Y_0 ;
wire un10_tapcnt_final_cry_7_Z ;
wire un10_tapcnt_final_cry_7_S_0 ;
wire un10_tapcnt_final_cry_7_Y_0 ;
wire un1_early_late_diff_cry_0_Z ;
wire un1_early_late_diff_cry_0_S_0 ;
wire un1_early_late_diff_cry_0_Y_0 ;
wire un1_early_late_diff_cry_1_Z ;
wire un1_early_late_diff_cry_1_S_0 ;
wire un1_early_late_diff_cry_1_Y_0 ;
wire un1_early_late_diff_cry_2_Z ;
wire un1_early_late_diff_cry_2_S_0 ;
wire un1_early_late_diff_cry_2_Y_0 ;
wire un1_early_late_diff_cry_3_Z ;
wire un1_early_late_diff_cry_3_S_0 ;
wire un1_early_late_diff_cry_3_Y_0 ;
wire un1_early_late_diff_cry_4_Z ;
wire un1_early_late_diff_cry_4_S_0 ;
wire un1_early_late_diff_cry_4_Y_0 ;
wire un1_early_late_diff_cry_5_Z ;
wire un1_early_late_diff_cry_5_S_0 ;
wire un1_early_late_diff_cry_5_Y_0 ;
wire un1_early_late_diff_cry_6_Z ;
wire un1_early_late_diff_cry_6_S_0 ;
wire un1_early_late_diff_cry_6_Y_0 ;
wire un1_early_late_diff_cry_7_Z ;
wire un1_early_late_diff_cry_7_S_0 ;
wire un1_early_late_diff_cry_7_Y_0 ;
wire rst_cnt_s_715_FCO_0 ;
wire rst_cnt_s_715_S_0 ;
wire rst_cnt_s_715_Y_0 ;
wire late_flags_pmux_127_1_0_co1 ;
wire late_flags_pmux_127_1_0_wmux_0_S_0 ;
wire late_flags_pmux ;
wire late_flags_pmux_126_1_1_wmux_10_Y_0 ;
wire late_flags_pmux_126_1_0_wmux_10_Y_0 ;
wire late_flags_pmux_127_1_0_y0 ;
wire late_flags_pmux_127_1_0_co0 ;
wire late_flags_pmux_127_1_0_wmux_S_0 ;
wire late_flags_pmux_63_1_1_wmux_10_Y_0 ;
wire late_flags_pmux_63_1_0_wmux_10_Y_0 ;
wire early_flags_pmux_127_1_0_co1 ;
wire early_flags_pmux_127_1_0_wmux_0_S_0 ;
wire early_flags_pmux ;
wire early_flags_pmux_126_1_1_wmux_10_Y_0 ;
wire early_flags_pmux_126_1_0_wmux_10_Y_0 ;
wire early_flags_pmux_127_1_0_y0 ;
wire early_flags_pmux_127_1_0_co0 ;
wire early_flags_pmux_127_1_0_wmux_S_0 ;
wire early_flags_pmux_63_1_1_wmux_10_Y_0 ;
wire early_flags_pmux_63_1_0_wmux_10_Y_0 ;
wire m74_2_1_1_1_co1 ;
wire m74_2_1_1_wmux_0_S_0 ;
wire N_75_0 ;
wire N_29_i ;
wire N_116_mux ;
wire m74_2_1_1_1_y0 ;
wire m74_2_1_1_1_co0 ;
wire m74_2_1_1_wmux_S_0 ;
wire N_69 ;
wire m74_1_0_0 ;
wire early_flags_pmux_63_1_1_co1_9 ;
wire early_flags_pmux_63_1_1_wmux_20_S_0 ;
wire early_flags_pmux_63_1_1_y21 ;
wire early_flags_pmux_63_1_1_y3_0 ;
wire early_flags_pmux_63_1_1_y1_0 ;
wire early_flags_pmux_63_1_1_y0_8 ;
wire early_flags_pmux_63_1_1_co0_9 ;
wire early_flags_pmux_63_1_1_wmux_19_S_0 ;
wire early_flags_pmux_63_1_1_y5_0 ;
wire early_flags_pmux_63_1_1_y7_0 ;
wire early_flags_pmux_63_1_1_co1_8 ;
wire early_flags_pmux_63_1_1_wmux_18_S_0 ;
wire early_flags_pmux_63_1_1_y0_7 ;
wire early_flags_pmux_63_1_1_co0_8 ;
wire early_flags_pmux_63_1_1_wmux_17_S_0 ;
wire early_flags_pmux_63_1_1_co1_7 ;
wire early_flags_pmux_63_1_1_wmux_16_S_0 ;
wire early_flags_pmux_63_1_1_y0_6 ;
wire early_flags_pmux_63_1_1_co0_7 ;
wire early_flags_pmux_63_1_1_wmux_15_S_0 ;
wire early_flags_pmux_63_1_1_co1_6 ;
wire early_flags_pmux_63_1_1_wmux_14_S_0 ;
wire early_flags_pmux_63_1_1_y0_5 ;
wire early_flags_pmux_63_1_1_co0_6 ;
wire early_flags_pmux_63_1_1_wmux_13_S_0 ;
wire early_flags_pmux_63_1_1_co1_5 ;
wire early_flags_pmux_63_1_1_wmux_12_S_0 ;
wire early_flags_pmux_63_1_1_y0_4 ;
wire early_flags_pmux_63_1_1_co0_5 ;
wire early_flags_pmux_63_1_1_wmux_11_S_0 ;
wire early_flags_pmux_63_1_1_co1_4 ;
wire early_flags_pmux_63_1_1_wmux_10_S_0 ;
wire early_flags_pmux_63_1_1_y9 ;
wire early_flags_pmux_63_1_1_co0_4 ;
wire early_flags_pmux_63_1_1_wmux_9_S_0 ;
wire early_flags_pmux_63_1_1_wmux_9_Y_0 ;
wire early_flags_pmux_63_1_1_co1_3 ;
wire early_flags_pmux_63_1_1_wmux_8_S_0 ;
wire early_flags_pmux_63_1_1_y3 ;
wire early_flags_pmux_63_1_1_y1 ;
wire early_flags_pmux_63_1_1_y0_3 ;
wire early_flags_pmux_63_1_1_co0_3 ;
wire early_flags_pmux_63_1_1_wmux_7_S_0 ;
wire early_flags_pmux_63_1_1_y5 ;
wire early_flags_pmux_63_1_1_y7 ;
wire early_flags_pmux_63_1_1_co1_2 ;
wire early_flags_pmux_63_1_1_wmux_6_S_0 ;
wire early_flags_pmux_63_1_1_y0_2 ;
wire early_flags_pmux_63_1_1_co0_2 ;
wire early_flags_pmux_63_1_1_wmux_5_S_0 ;
wire early_flags_pmux_63_1_1_co1_1 ;
wire early_flags_pmux_63_1_1_wmux_4_S_0 ;
wire early_flags_pmux_63_1_1_y0_1 ;
wire early_flags_pmux_63_1_1_co0_1 ;
wire early_flags_pmux_63_1_1_wmux_3_S_0 ;
wire early_flags_pmux_63_1_1_co1_0 ;
wire early_flags_pmux_63_1_1_wmux_2_S_0 ;
wire early_flags_pmux_63_1_1_y0_0 ;
wire early_flags_pmux_63_1_1_co0_0 ;
wire early_flags_pmux_63_1_1_wmux_1_S_0 ;
wire early_flags_pmux_63_1_1_co1 ;
wire early_flags_pmux_63_1_1_wmux_0_S_0 ;
wire early_flags_pmux_63_1_1_y0 ;
wire early_flags_pmux_63_1_1_co0 ;
wire early_flags_pmux_63_1_1_wmux_S_0 ;
wire late_flags_pmux_126_1_1_co1_9 ;
wire late_flags_pmux_126_1_1_wmux_20_S_0 ;
wire late_flags_pmux_126_1_1_y21 ;
wire late_flags_pmux_126_1_1_y3_0 ;
wire late_flags_pmux_126_1_1_y1_0 ;
wire late_flags_pmux_126_1_1_y0_8 ;
wire late_flags_pmux_126_1_1_co0_9 ;
wire late_flags_pmux_126_1_1_wmux_19_S_0 ;
wire late_flags_pmux_126_1_1_y5_0 ;
wire late_flags_pmux_126_1_1_y7_0 ;
wire late_flags_pmux_126_1_1_co1_8 ;
wire late_flags_pmux_126_1_1_wmux_18_S_0 ;
wire late_flags_pmux_126_1_1_y0_7 ;
wire late_flags_pmux_126_1_1_co0_8 ;
wire late_flags_pmux_126_1_1_wmux_17_S_0 ;
wire late_flags_pmux_126_1_1_co1_7 ;
wire late_flags_pmux_126_1_1_wmux_16_S_0 ;
wire late_flags_pmux_126_1_1_y0_6 ;
wire late_flags_pmux_126_1_1_co0_7 ;
wire late_flags_pmux_126_1_1_wmux_15_S_0 ;
wire late_flags_pmux_126_1_1_co1_6 ;
wire late_flags_pmux_126_1_1_wmux_14_S_0 ;
wire late_flags_pmux_126_1_1_y0_5 ;
wire late_flags_pmux_126_1_1_co0_6 ;
wire late_flags_pmux_126_1_1_wmux_13_S_0 ;
wire late_flags_pmux_126_1_1_co1_5 ;
wire late_flags_pmux_126_1_1_wmux_12_S_0 ;
wire late_flags_pmux_126_1_1_y0_4 ;
wire late_flags_pmux_126_1_1_co0_5 ;
wire late_flags_pmux_126_1_1_wmux_11_S_0 ;
wire late_flags_pmux_126_1_1_co1_4 ;
wire late_flags_pmux_126_1_1_wmux_10_S_0 ;
wire late_flags_pmux_126_1_1_y9 ;
wire late_flags_pmux_126_1_1_co0_4 ;
wire late_flags_pmux_126_1_1_wmux_9_S_0 ;
wire late_flags_pmux_126_1_1_wmux_9_Y_0 ;
wire late_flags_pmux_126_1_1_co1_3 ;
wire late_flags_pmux_126_1_1_wmux_8_S_0 ;
wire late_flags_pmux_126_1_1_y3 ;
wire late_flags_pmux_126_1_1_y1 ;
wire late_flags_pmux_126_1_1_y0_3 ;
wire late_flags_pmux_126_1_1_co0_3 ;
wire late_flags_pmux_126_1_1_wmux_7_S_0 ;
wire late_flags_pmux_126_1_1_y5 ;
wire late_flags_pmux_126_1_1_y7 ;
wire late_flags_pmux_126_1_1_co1_2 ;
wire late_flags_pmux_126_1_1_wmux_6_S_0 ;
wire late_flags_pmux_126_1_1_y0_2 ;
wire late_flags_pmux_126_1_1_co0_2 ;
wire late_flags_pmux_126_1_1_wmux_5_S_0 ;
wire late_flags_pmux_126_1_1_co1_1 ;
wire late_flags_pmux_126_1_1_wmux_4_S_0 ;
wire late_flags_pmux_126_1_1_y0_1 ;
wire late_flags_pmux_126_1_1_co0_1 ;
wire late_flags_pmux_126_1_1_wmux_3_S_0 ;
wire late_flags_pmux_126_1_1_co1_0 ;
wire late_flags_pmux_126_1_1_wmux_2_S_0 ;
wire late_flags_pmux_126_1_1_y0_0 ;
wire late_flags_pmux_126_1_1_co0_0 ;
wire late_flags_pmux_126_1_1_wmux_1_S_0 ;
wire late_flags_pmux_126_1_1_co1 ;
wire late_flags_pmux_126_1_1_wmux_0_S_0 ;
wire late_flags_pmux_126_1_1_y0 ;
wire late_flags_pmux_126_1_1_co0 ;
wire late_flags_pmux_126_1_1_wmux_S_0 ;
wire late_flags_pmux_63_1_0_co1_9 ;
wire late_flags_pmux_63_1_0_wmux_20_S_0 ;
wire late_flags_pmux_63_1_0_0_y21 ;
wire late_flags_pmux_63_1_0_y3_0 ;
wire late_flags_pmux_63_1_0_y1_0 ;
wire late_flags_pmux_63_1_0_y0_8 ;
wire late_flags_pmux_63_1_0_co0_9 ;
wire late_flags_pmux_63_1_0_wmux_19_S_0 ;
wire late_flags_pmux_63_1_0_y5_0 ;
wire late_flags_pmux_63_1_0_y7_0 ;
wire late_flags_pmux_63_1_0_co1_8 ;
wire late_flags_pmux_63_1_0_wmux_18_S_0 ;
wire late_flags_pmux_63_1_0_y0_7 ;
wire late_flags_pmux_63_1_0_co0_8 ;
wire late_flags_pmux_63_1_0_wmux_17_S_0 ;
wire late_flags_pmux_63_1_0_co1_7 ;
wire late_flags_pmux_63_1_0_wmux_16_S_0 ;
wire late_flags_pmux_63_1_0_y0_6 ;
wire late_flags_pmux_63_1_0_co0_7 ;
wire late_flags_pmux_63_1_0_wmux_15_S_0 ;
wire late_flags_pmux_63_1_0_co1_6 ;
wire late_flags_pmux_63_1_0_wmux_14_S_0 ;
wire late_flags_pmux_63_1_0_y0_5 ;
wire late_flags_pmux_63_1_0_co0_6 ;
wire late_flags_pmux_63_1_0_wmux_13_S_0 ;
wire late_flags_pmux_63_1_0_co1_5 ;
wire late_flags_pmux_63_1_0_wmux_12_S_0 ;
wire late_flags_pmux_63_1_0_y0_4 ;
wire late_flags_pmux_63_1_0_co0_5 ;
wire late_flags_pmux_63_1_0_wmux_11_S_0 ;
wire late_flags_pmux_63_1_0_co1_4 ;
wire late_flags_pmux_63_1_0_wmux_10_S_0 ;
wire late_flags_pmux_63_1_0_0_y9 ;
wire late_flags_pmux_63_1_0_co0_4 ;
wire late_flags_pmux_63_1_0_wmux_9_S_0 ;
wire late_flags_pmux_63_1_0_wmux_9_Y_0 ;
wire late_flags_pmux_63_1_0_co1_3 ;
wire late_flags_pmux_63_1_0_wmux_8_S_0 ;
wire late_flags_pmux_63_1_0_0_y3 ;
wire late_flags_pmux_63_1_0_0_y1 ;
wire late_flags_pmux_63_1_0_y0_3 ;
wire late_flags_pmux_63_1_0_co0_3 ;
wire late_flags_pmux_63_1_0_wmux_7_S_0 ;
wire late_flags_pmux_63_1_0_0_y5 ;
wire late_flags_pmux_63_1_0_0_y7 ;
wire late_flags_pmux_63_1_0_co1_2 ;
wire late_flags_pmux_63_1_0_wmux_6_S_0 ;
wire late_flags_pmux_63_1_0_y0_2 ;
wire late_flags_pmux_63_1_0_co0_2 ;
wire late_flags_pmux_63_1_0_wmux_5_S_0 ;
wire late_flags_pmux_63_1_0_co1_1 ;
wire late_flags_pmux_63_1_0_wmux_4_S_0 ;
wire late_flags_pmux_63_1_0_y0_1 ;
wire late_flags_pmux_63_1_0_co0_1 ;
wire late_flags_pmux_63_1_0_wmux_3_S_0 ;
wire late_flags_pmux_63_1_0_co1_0 ;
wire late_flags_pmux_63_1_0_wmux_2_S_0 ;
wire late_flags_pmux_63_1_0_y0_0 ;
wire late_flags_pmux_63_1_0_co0_0 ;
wire late_flags_pmux_63_1_0_wmux_1_S_0 ;
wire late_flags_pmux_63_1_0_0_co1 ;
wire late_flags_pmux_63_1_0_wmux_0_S_0 ;
wire late_flags_pmux_63_1_0_0_y0 ;
wire late_flags_pmux_63_1_0_0_co0 ;
wire late_flags_pmux_63_1_0_wmux_S_0 ;
wire early_flags_pmux_126_1_0_co1_9 ;
wire early_flags_pmux_126_1_0_wmux_20_S_0 ;
wire early_flags_pmux_126_1_0_0_y21 ;
wire early_flags_pmux_126_1_0_y3_0 ;
wire early_flags_pmux_126_1_0_y1_0 ;
wire early_flags_pmux_126_1_0_y0_8 ;
wire early_flags_pmux_126_1_0_co0_9 ;
wire early_flags_pmux_126_1_0_wmux_19_S_0 ;
wire early_flags_pmux_126_1_0_y5_0 ;
wire early_flags_pmux_126_1_0_y7_0 ;
wire early_flags_pmux_126_1_0_co1_8 ;
wire early_flags_pmux_126_1_0_wmux_18_S_0 ;
wire early_flags_pmux_126_1_0_y0_7 ;
wire early_flags_pmux_126_1_0_co0_8 ;
wire early_flags_pmux_126_1_0_wmux_17_S_0 ;
wire early_flags_pmux_126_1_0_co1_7 ;
wire early_flags_pmux_126_1_0_wmux_16_S_0 ;
wire early_flags_pmux_126_1_0_y0_6 ;
wire early_flags_pmux_126_1_0_co0_7 ;
wire early_flags_pmux_126_1_0_wmux_15_S_0 ;
wire early_flags_pmux_126_1_0_co1_6 ;
wire early_flags_pmux_126_1_0_wmux_14_S_0 ;
wire early_flags_pmux_126_1_0_y0_5 ;
wire early_flags_pmux_126_1_0_co0_6 ;
wire early_flags_pmux_126_1_0_wmux_13_S_0 ;
wire early_flags_pmux_126_1_0_co1_5 ;
wire early_flags_pmux_126_1_0_wmux_12_S_0 ;
wire early_flags_pmux_126_1_0_y0_4 ;
wire early_flags_pmux_126_1_0_co0_5 ;
wire early_flags_pmux_126_1_0_wmux_11_S_0 ;
wire early_flags_pmux_126_1_0_co1_4 ;
wire early_flags_pmux_126_1_0_wmux_10_S_0 ;
wire early_flags_pmux_126_1_0_0_y9 ;
wire early_flags_pmux_126_1_0_co0_4 ;
wire early_flags_pmux_126_1_0_wmux_9_S_0 ;
wire early_flags_pmux_126_1_0_wmux_9_Y_0 ;
wire early_flags_pmux_126_1_0_co1_3 ;
wire early_flags_pmux_126_1_0_wmux_8_S_0 ;
wire early_flags_pmux_126_1_0_0_y3 ;
wire early_flags_pmux_126_1_0_0_y1 ;
wire early_flags_pmux_126_1_0_y0_3 ;
wire early_flags_pmux_126_1_0_co0_3 ;
wire early_flags_pmux_126_1_0_wmux_7_S_0 ;
wire early_flags_pmux_126_1_0_0_y5 ;
wire early_flags_pmux_126_1_0_0_y7 ;
wire early_flags_pmux_126_1_0_co1_2 ;
wire early_flags_pmux_126_1_0_wmux_6_S_0 ;
wire early_flags_pmux_126_1_0_y0_2 ;
wire early_flags_pmux_126_1_0_co0_2 ;
wire early_flags_pmux_126_1_0_wmux_5_S_0 ;
wire early_flags_pmux_126_1_0_co1_1 ;
wire early_flags_pmux_126_1_0_wmux_4_S_0 ;
wire early_flags_pmux_126_1_0_y0_1 ;
wire early_flags_pmux_126_1_0_co0_1 ;
wire early_flags_pmux_126_1_0_wmux_3_S_0 ;
wire early_flags_pmux_126_1_0_co1_0 ;
wire early_flags_pmux_126_1_0_wmux_2_S_0 ;
wire early_flags_pmux_126_1_0_y0_0 ;
wire early_flags_pmux_126_1_0_co0_0 ;
wire early_flags_pmux_126_1_0_wmux_1_S_0 ;
wire early_flags_pmux_126_1_0_0_co1 ;
wire early_flags_pmux_126_1_0_wmux_0_S_0 ;
wire early_flags_pmux_126_1_0_0_y0 ;
wire early_flags_pmux_126_1_0_0_co0 ;
wire early_flags_pmux_126_1_0_wmux_S_0 ;
wire early_flags_pmux_126_1_1_co1_9 ;
wire early_flags_pmux_126_1_1_wmux_20_S_0 ;
wire early_flags_pmux_126_1_1_y21 ;
wire early_flags_pmux_126_1_1_y3_0 ;
wire early_flags_pmux_126_1_1_y1_0 ;
wire early_flags_pmux_126_1_1_y0_8 ;
wire early_flags_pmux_126_1_1_co0_9 ;
wire early_flags_pmux_126_1_1_wmux_19_S_0 ;
wire early_flags_pmux_126_1_1_y5_0 ;
wire early_flags_pmux_126_1_1_y7_0 ;
wire early_flags_pmux_126_1_1_co1_8 ;
wire early_flags_pmux_126_1_1_wmux_18_S_0 ;
wire early_flags_pmux_126_1_1_y0_7 ;
wire early_flags_pmux_126_1_1_co0_8 ;
wire early_flags_pmux_126_1_1_wmux_17_S_0 ;
wire early_flags_pmux_126_1_1_co1_7 ;
wire early_flags_pmux_126_1_1_wmux_16_S_0 ;
wire early_flags_pmux_126_1_1_y0_6 ;
wire early_flags_pmux_126_1_1_co0_7 ;
wire early_flags_pmux_126_1_1_wmux_15_S_0 ;
wire early_flags_pmux_126_1_1_co1_6 ;
wire early_flags_pmux_126_1_1_wmux_14_S_0 ;
wire early_flags_pmux_126_1_1_y0_5 ;
wire early_flags_pmux_126_1_1_co0_6 ;
wire early_flags_pmux_126_1_1_wmux_13_S_0 ;
wire early_flags_pmux_126_1_1_co1_5 ;
wire early_flags_pmux_126_1_1_wmux_12_S_0 ;
wire early_flags_pmux_126_1_1_y0_4 ;
wire early_flags_pmux_126_1_1_co0_5 ;
wire early_flags_pmux_126_1_1_wmux_11_S_0 ;
wire early_flags_pmux_126_1_1_co1_4 ;
wire early_flags_pmux_126_1_1_wmux_10_S_0 ;
wire early_flags_pmux_126_1_1_y9 ;
wire early_flags_pmux_126_1_1_co0_4 ;
wire early_flags_pmux_126_1_1_wmux_9_S_0 ;
wire early_flags_pmux_126_1_1_wmux_9_Y_0 ;
wire early_flags_pmux_126_1_1_co1_3 ;
wire early_flags_pmux_126_1_1_wmux_8_S_0 ;
wire early_flags_pmux_126_1_1_y3 ;
wire early_flags_pmux_126_1_1_y1 ;
wire early_flags_pmux_126_1_1_y0_3 ;
wire early_flags_pmux_126_1_1_co0_3 ;
wire early_flags_pmux_126_1_1_wmux_7_S_0 ;
wire early_flags_pmux_126_1_1_y5 ;
wire early_flags_pmux_126_1_1_y7 ;
wire early_flags_pmux_126_1_1_co1_2 ;
wire early_flags_pmux_126_1_1_wmux_6_S_0 ;
wire early_flags_pmux_126_1_1_y0_2 ;
wire early_flags_pmux_126_1_1_co0_2 ;
wire early_flags_pmux_126_1_1_wmux_5_S_0 ;
wire early_flags_pmux_126_1_1_co1_1 ;
wire early_flags_pmux_126_1_1_wmux_4_S_0 ;
wire early_flags_pmux_126_1_1_y0_1 ;
wire early_flags_pmux_126_1_1_co0_1 ;
wire early_flags_pmux_126_1_1_wmux_3_S_0 ;
wire early_flags_pmux_126_1_1_co1_0 ;
wire early_flags_pmux_126_1_1_wmux_2_S_0 ;
wire early_flags_pmux_126_1_1_y0_0 ;
wire early_flags_pmux_126_1_1_co0_0 ;
wire early_flags_pmux_126_1_1_wmux_1_S_0 ;
wire early_flags_pmux_126_1_1_co1 ;
wire early_flags_pmux_126_1_1_wmux_0_S_0 ;
wire early_flags_pmux_126_1_1_y0 ;
wire early_flags_pmux_126_1_1_co0 ;
wire early_flags_pmux_126_1_1_wmux_S_0 ;
wire early_flags_pmux_63_1_0_co1_9 ;
wire early_flags_pmux_63_1_0_wmux_20_S_0 ;
wire early_flags_pmux_63_1_0_0_y21 ;
wire early_flags_pmux_63_1_0_y3_0 ;
wire early_flags_pmux_63_1_0_y1_0 ;
wire early_flags_pmux_63_1_0_y0_8 ;
wire early_flags_pmux_63_1_0_co0_9 ;
wire early_flags_pmux_63_1_0_wmux_19_S_0 ;
wire early_flags_pmux_63_1_0_y5_0 ;
wire early_flags_pmux_63_1_0_y7_0 ;
wire early_flags_pmux_63_1_0_co1_8 ;
wire early_flags_pmux_63_1_0_wmux_18_S_0 ;
wire early_flags_pmux_63_1_0_y0_7 ;
wire early_flags_pmux_63_1_0_co0_8 ;
wire early_flags_pmux_63_1_0_wmux_17_S_0 ;
wire early_flags_pmux_63_1_0_co1_7 ;
wire early_flags_pmux_63_1_0_wmux_16_S_0 ;
wire early_flags_pmux_63_1_0_y0_6 ;
wire early_flags_pmux_63_1_0_co0_7 ;
wire early_flags_pmux_63_1_0_wmux_15_S_0 ;
wire early_flags_pmux_63_1_0_co1_6 ;
wire early_flags_pmux_63_1_0_wmux_14_S_0 ;
wire early_flags_pmux_63_1_0_y0_5 ;
wire early_flags_pmux_63_1_0_co0_6 ;
wire early_flags_pmux_63_1_0_wmux_13_S_0 ;
wire early_flags_pmux_63_1_0_co1_5 ;
wire early_flags_pmux_63_1_0_wmux_12_S_0 ;
wire early_flags_pmux_63_1_0_y0_4 ;
wire early_flags_pmux_63_1_0_co0_5 ;
wire early_flags_pmux_63_1_0_wmux_11_S_0 ;
wire early_flags_pmux_63_1_0_co1_4 ;
wire early_flags_pmux_63_1_0_wmux_10_S_0 ;
wire early_flags_pmux_63_1_0_0_y9 ;
wire early_flags_pmux_63_1_0_co0_4 ;
wire early_flags_pmux_63_1_0_wmux_9_S_0 ;
wire early_flags_pmux_63_1_0_wmux_9_Y_0 ;
wire early_flags_pmux_63_1_0_co1_3 ;
wire early_flags_pmux_63_1_0_wmux_8_S_0 ;
wire early_flags_pmux_63_1_0_0_y3 ;
wire early_flags_pmux_63_1_0_0_y1 ;
wire early_flags_pmux_63_1_0_y0_3 ;
wire early_flags_pmux_63_1_0_co0_3 ;
wire early_flags_pmux_63_1_0_wmux_7_S_0 ;
wire early_flags_pmux_63_1_0_0_y5 ;
wire early_flags_pmux_63_1_0_0_y7 ;
wire early_flags_pmux_63_1_0_co1_2 ;
wire early_flags_pmux_63_1_0_wmux_6_S_0 ;
wire early_flags_pmux_63_1_0_y0_2 ;
wire early_flags_pmux_63_1_0_co0_2 ;
wire early_flags_pmux_63_1_0_wmux_5_S_0 ;
wire early_flags_pmux_63_1_0_co1_1 ;
wire early_flags_pmux_63_1_0_wmux_4_S_0 ;
wire early_flags_pmux_63_1_0_y0_1 ;
wire early_flags_pmux_63_1_0_co0_1 ;
wire early_flags_pmux_63_1_0_wmux_3_S_0 ;
wire early_flags_pmux_63_1_0_co1_0 ;
wire early_flags_pmux_63_1_0_wmux_2_S_0 ;
wire early_flags_pmux_63_1_0_y0_0 ;
wire early_flags_pmux_63_1_0_co0_0 ;
wire early_flags_pmux_63_1_0_wmux_1_S_0 ;
wire early_flags_pmux_63_1_0_0_co1 ;
wire early_flags_pmux_63_1_0_wmux_0_S_0 ;
wire early_flags_pmux_63_1_0_0_y0 ;
wire early_flags_pmux_63_1_0_0_co0 ;
wire early_flags_pmux_63_1_0_wmux_S_0 ;
wire late_flags_pmux_63_1_1_co1_9 ;
wire late_flags_pmux_63_1_1_wmux_20_S_0 ;
wire late_flags_pmux_63_1_1_y21 ;
wire late_flags_pmux_63_1_1_y3_0 ;
wire late_flags_pmux_63_1_1_y1_0 ;
wire late_flags_pmux_63_1_1_y0_8 ;
wire late_flags_pmux_63_1_1_co0_9 ;
wire late_flags_pmux_63_1_1_wmux_19_S_0 ;
wire late_flags_pmux_63_1_1_y5_0 ;
wire late_flags_pmux_63_1_1_y7_0 ;
wire late_flags_pmux_63_1_1_co1_8 ;
wire late_flags_pmux_63_1_1_wmux_18_S_0 ;
wire late_flags_pmux_63_1_1_y0_7 ;
wire late_flags_pmux_63_1_1_co0_8 ;
wire late_flags_pmux_63_1_1_wmux_17_S_0 ;
wire late_flags_pmux_63_1_1_co1_7 ;
wire late_flags_pmux_63_1_1_wmux_16_S_0 ;
wire late_flags_pmux_63_1_1_y0_6 ;
wire late_flags_pmux_63_1_1_co0_7 ;
wire late_flags_pmux_63_1_1_wmux_15_S_0 ;
wire late_flags_pmux_63_1_1_co1_6 ;
wire late_flags_pmux_63_1_1_wmux_14_S_0 ;
wire late_flags_pmux_63_1_1_y0_5 ;
wire late_flags_pmux_63_1_1_co0_6 ;
wire late_flags_pmux_63_1_1_wmux_13_S_0 ;
wire late_flags_pmux_63_1_1_co1_5 ;
wire late_flags_pmux_63_1_1_wmux_12_S_0 ;
wire late_flags_pmux_63_1_1_y0_4 ;
wire late_flags_pmux_63_1_1_co0_5 ;
wire late_flags_pmux_63_1_1_wmux_11_S_0 ;
wire late_flags_pmux_63_1_1_co1_4 ;
wire late_flags_pmux_63_1_1_wmux_10_S_0 ;
wire late_flags_pmux_63_1_1_y9 ;
wire late_flags_pmux_63_1_1_co0_4 ;
wire late_flags_pmux_63_1_1_wmux_9_S_0 ;
wire late_flags_pmux_63_1_1_wmux_9_Y_0 ;
wire late_flags_pmux_63_1_1_co1_3 ;
wire late_flags_pmux_63_1_1_wmux_8_S_0 ;
wire late_flags_pmux_63_1_1_y3 ;
wire late_flags_pmux_63_1_1_y1 ;
wire late_flags_pmux_63_1_1_y0_3 ;
wire late_flags_pmux_63_1_1_co0_3 ;
wire late_flags_pmux_63_1_1_wmux_7_S_0 ;
wire late_flags_pmux_63_1_1_y5 ;
wire late_flags_pmux_63_1_1_y7 ;
wire late_flags_pmux_63_1_1_co1_2 ;
wire late_flags_pmux_63_1_1_wmux_6_S_0 ;
wire late_flags_pmux_63_1_1_y0_2 ;
wire late_flags_pmux_63_1_1_co0_2 ;
wire late_flags_pmux_63_1_1_wmux_5_S_0 ;
wire late_flags_pmux_63_1_1_co1_1 ;
wire late_flags_pmux_63_1_1_wmux_4_S_0 ;
wire late_flags_pmux_63_1_1_y0_1 ;
wire late_flags_pmux_63_1_1_co0_1 ;
wire late_flags_pmux_63_1_1_wmux_3_S_0 ;
wire late_flags_pmux_63_1_1_co1_0 ;
wire late_flags_pmux_63_1_1_wmux_2_S_0 ;
wire late_flags_pmux_63_1_1_y0_0 ;
wire late_flags_pmux_63_1_1_co0_0 ;
wire late_flags_pmux_63_1_1_wmux_1_S_0 ;
wire late_flags_pmux_63_1_1_co1 ;
wire late_flags_pmux_63_1_1_wmux_0_S_0 ;
wire late_flags_pmux_63_1_1_y0 ;
wire late_flags_pmux_63_1_1_co0 ;
wire late_flags_pmux_63_1_1_wmux_S_0 ;
wire late_flags_pmux_126_1_0_co1_9 ;
wire late_flags_pmux_126_1_0_wmux_20_S_0 ;
wire late_flags_pmux_126_1_0_0_y21 ;
wire late_flags_pmux_126_1_0_y3_0 ;
wire late_flags_pmux_126_1_0_y1_0 ;
wire late_flags_pmux_126_1_0_y0_8 ;
wire late_flags_pmux_126_1_0_co0_9 ;
wire late_flags_pmux_126_1_0_wmux_19_S_0 ;
wire late_flags_pmux_126_1_0_y5_0 ;
wire late_flags_pmux_126_1_0_y7_0 ;
wire late_flags_pmux_126_1_0_co1_8 ;
wire late_flags_pmux_126_1_0_wmux_18_S_0 ;
wire late_flags_pmux_126_1_0_y0_7 ;
wire late_flags_pmux_126_1_0_co0_8 ;
wire late_flags_pmux_126_1_0_wmux_17_S_0 ;
wire late_flags_pmux_126_1_0_co1_7 ;
wire late_flags_pmux_126_1_0_wmux_16_S_0 ;
wire late_flags_pmux_126_1_0_y0_6 ;
wire late_flags_pmux_126_1_0_co0_7 ;
wire late_flags_pmux_126_1_0_wmux_15_S_0 ;
wire late_flags_pmux_126_1_0_co1_6 ;
wire late_flags_pmux_126_1_0_wmux_14_S_0 ;
wire late_flags_pmux_126_1_0_y0_5 ;
wire late_flags_pmux_126_1_0_co0_6 ;
wire late_flags_pmux_126_1_0_wmux_13_S_0 ;
wire late_flags_pmux_126_1_0_co1_5 ;
wire late_flags_pmux_126_1_0_wmux_12_S_0 ;
wire late_flags_pmux_126_1_0_y0_4 ;
wire late_flags_pmux_126_1_0_co0_5 ;
wire late_flags_pmux_126_1_0_wmux_11_S_0 ;
wire late_flags_pmux_126_1_0_co1_4 ;
wire late_flags_pmux_126_1_0_wmux_10_S_0 ;
wire late_flags_pmux_126_1_0_0_y9 ;
wire late_flags_pmux_126_1_0_co0_4 ;
wire late_flags_pmux_126_1_0_wmux_9_S_0 ;
wire late_flags_pmux_126_1_0_wmux_9_Y_0 ;
wire late_flags_pmux_126_1_0_co1_3 ;
wire late_flags_pmux_126_1_0_wmux_8_S_0 ;
wire late_flags_pmux_126_1_0_0_y3 ;
wire late_flags_pmux_126_1_0_0_y1 ;
wire late_flags_pmux_126_1_0_y0_3 ;
wire late_flags_pmux_126_1_0_co0_3 ;
wire late_flags_pmux_126_1_0_wmux_7_S_0 ;
wire late_flags_pmux_126_1_0_0_y5 ;
wire late_flags_pmux_126_1_0_0_y7 ;
wire late_flags_pmux_126_1_0_co1_2 ;
wire late_flags_pmux_126_1_0_wmux_6_S_0 ;
wire late_flags_pmux_126_1_0_y0_2 ;
wire late_flags_pmux_126_1_0_co0_2 ;
wire late_flags_pmux_126_1_0_wmux_5_S_0 ;
wire late_flags_pmux_126_1_0_co1_1 ;
wire late_flags_pmux_126_1_0_wmux_4_S_0 ;
wire late_flags_pmux_126_1_0_y0_1 ;
wire late_flags_pmux_126_1_0_co0_1 ;
wire late_flags_pmux_126_1_0_wmux_3_S_0 ;
wire late_flags_pmux_126_1_0_co1_0 ;
wire late_flags_pmux_126_1_0_wmux_2_S_0 ;
wire late_flags_pmux_126_1_0_y0_0 ;
wire late_flags_pmux_126_1_0_co0_0 ;
wire late_flags_pmux_126_1_0_wmux_1_S_0 ;
wire late_flags_pmux_126_1_0_0_co1 ;
wire late_flags_pmux_126_1_0_wmux_0_S_0 ;
wire late_flags_pmux_126_1_0_0_y0 ;
wire late_flags_pmux_126_1_0_0_co0 ;
wire late_flags_pmux_126_1_0_wmux_S_0 ;
wire un1_bitalign_curr_state_12_Z ;
wire un1_restart_trng_fg_10_sn ;
wire un1_retrain_adj_tap_i ;
wire un1_rx_BIT_ALGN_START ;
wire bitalign_curr_state148_Z ;
wire bitalign_curr_state12_Z ;
wire bitalign_curr_state_0_sqmuxa_10 ;
wire bitalign_curr_state160_Z ;
wire emflag_cnt_0_sqmuxa ;
wire bitalign_curr_state159 ;
wire un1_early_last_set_1_sqmuxa_1_1_tz_Z ;
wire bitalign_curr_state149_Z ;
wire tap_cnt_0_sqmuxa_1_Z ;
wire sig_rx_BIT_ALGN_CLR_FLGS14_Z ;
wire un1_tap_cnt_0_sqmuxa_6_0 ;
wire un2_noearly_nolate_diff_start_valid ;
wire calc_done25 ;
wire un1_tapcnt_final ;
wire calc_done27 ;
wire bitalign_curr_state162_Z ;
wire un1_calc_done25_5 ;
wire un1_early_late_diff_valid_Z ;
wire un10_early_flags_47_0_Z ;
wire un10_early_flags_30_0_Z ;
wire N_20 ;
wire late_last_set15_Z ;
wire N_94 ;
wire N_60_0 ;
wire bitalign_curr_state148_2_Z ;
wire N_40 ;
wire m40_1_1 ;
wire un1_restart_trng_fg_10_sn_1 ;
wire early_last_set_1_sqmuxa_1_3_Z ;
wire early_val_0_sqmuxa_1_0_Z ;
wire N_100 ;
wire m101_1_1 ;
wire N_102 ;
wire bitalign_curr_state161_2_Z ;
wire N_92 ;
wire calc_done25_236 ;
wire calc_done25_237 ;
wire calc_done25_253_1_0 ;
wire calc_done25_245 ;
wire calc_done25_253 ;
wire calc_done25_239 ;
wire calc_done25_238 ;
wire calc_done25_233 ;
wire calc_done25_232 ;
wire m91_1 ;
wire m91_1_0 ;
wire m64_1_1 ;
wire N_63 ;
wire N_65 ;
wire bitalign_curr_state41_Z ;
wire m82_1_0 ;
wire m82_1_1 ;
wire N_83 ;
wire bitalign_curr_state89 ;
wire m23_1_2 ;
wire un1_bitalign_curr_state_14_1_Z ;
wire N_124_mux ;
wire m37_1_1 ;
wire m37 ;
wire i12_mux_0 ;
wire N_35 ;
wire m7_1_1 ;
wire N_8 ;
wire tapcnt_final_2_sqmuxa ;
wire m86_1 ;
wire m85_1 ;
wire N_76_0 ;
wire m67_1 ;
wire m66_1 ;
wire N_51 ;
wire N_119_mux ;
wire m55_0 ;
wire tapcnt_final_13_m0s2_0 ;
wire un1_tapcnt_final_0_sqmuxa_Z ;
wire N_15 ;
wire m50_1_1 ;
wire N_47 ;
wire N_50 ;
wire N_9 ;
wire N_11 ;
wire early_cur_set_0_sqmuxa_1_Z ;
wire tapcnt_final_5_sqmuxa ;
wire rx_err_1_sqmuxa_Z ;
wire calc_done_4_sqmuxa_0_Z ;
wire un1_bitalign_curr_state_0_sqmuxa_9_4_Z ;
wire un1_bitalign_curr_state_0_sqmuxa_9_i ;
wire calc_done25_248 ;
wire calc_done25_249 ;
wire calc_done25_168 ;
wire calc_done25_169 ;
wire calc_done25_235 ;
wire calc_done25_213 ;
wire un34lto7_3 ;
wire tap_cnt_0_sqmuxa_0_Z ;
wire rx_BIT_ALGN_ERR_3_Z ;
wire reset_dly_fg4_4_Z ;
wire early_late_diff_0_sqmuxa_1_0_Z ;
wire tap_cnt_0_sqmuxa_2_0 ;
wire un1_bitalign_curr_state_1_sqmuxa_2_i_0 ;
wire N_63_0 ;
wire rx_BIT_ALGN_MOVE_0_sqmuxa_1_Z ;
wire N_82 ;
wire N_1498 ;
wire N_1499 ;
wire un1_early_flags_pmux_1_Z ;
wire un2_noearly_nolate_diff_start_validlt2 ;
wire bitalign_curr_state153_1_Z ;
wire bitalign_curr_state155_1 ;
wire bitalign_curr_state152_1_Z ;
wire un1_bitalign_curr_state_15_1_Z ;
wire N_1416 ;
wire un1_sig_re_train_Z ;
wire bitalign_curr_state149_1_Z ;
wire bitalign_curr_state163_2 ;
wire calc_done25_191 ;
wire calc_done25_190 ;
wire calc_done25_189 ;
wire calc_done25_188 ;
wire calc_done25_187 ;
wire calc_done25_186 ;
wire calc_done25_185 ;
wire calc_done25_184 ;
wire calc_done25_183 ;
wire calc_done25_182 ;
wire calc_done25_181 ;
wire calc_done25_180 ;
wire calc_done25_179 ;
wire calc_done25_178 ;
wire calc_done25_177 ;
wire calc_done25_176 ;
wire calc_done25_175 ;
wire calc_done25_174 ;
wire calc_done25_173 ;
wire calc_done25_172 ;
wire calc_done25_171 ;
wire calc_done25_170 ;
wire calc_done25_167 ;
wire calc_done25_166 ;
wire calc_done25_165 ;
wire calc_done25_164 ;
wire calc_done25_163 ;
wire calc_done25_162 ;
wire calc_done25_161 ;
wire calc_done25_160 ;
wire calc_done25_159 ;
wire calc_done25_158 ;
wire calc_done25_157 ;
wire calc_done25_156 ;
wire calc_done25_155 ;
wire calc_done25_154 ;
wire calc_done25_153 ;
wire calc_done25_152 ;
wire calc_done25_151 ;
wire calc_done25_150 ;
wire calc_done25_149 ;
wire calc_done25_148 ;
wire calc_done25_147 ;
wire calc_done25_146 ;
wire calc_done25_145 ;
wire calc_done25_144 ;
wire calc_done25_143 ;
wire calc_done25_142 ;
wire calc_done25_141 ;
wire calc_done25_140 ;
wire calc_done25_139 ;
wire calc_done25_138 ;
wire calc_done25_137 ;
wire calc_done25_136 ;
wire calc_done25_135 ;
wire calc_done25_134 ;
wire calc_done25_133 ;
wire calc_done25_132 ;
wire calc_done25_131 ;
wire calc_done25_130 ;
wire calc_done25_129 ;
wire calc_done25_128 ;
wire bitalign_curr_state_2_sqmuxa_4_0_0 ;
wire un2_noearly_nolate_diff_nxt_validlto7_2_Z ;
wire un2_noearly_nolate_diff_start_validlto7_2 ;
wire early_flags_dec_127_4_Z ;
wire un2_early_late_diff_validlto7_2_Z ;
wire bit_align_dly_done_0_sqmuxa_1_0_Z ;
wire rx_BIT_ALGN_MOVE_0_sqmuxa_0_Z ;
wire un34lto7_4 ;
wire tap_cnt_0_sqmuxa_1_0_Z ;
wire rx_BIT_ALGN_ERR_4_Z ;
wire reset_dly_fg4_6_Z ;
wire un1_early_flags_1_sqmuxa_i ;
wire un2_noearly_nolate_diff_nxt_validlt3 ;
wire bitalign_curr_state152_3_Z ;
wire un1_bitalign_curr_state151_Z ;
wire bitalign_curr_state13 ;
wire bitalign_curr_state61 ;
wire N_114_mux ;
wire bitalign_curr_state154_3_Z ;
wire N_31 ;
wire un1_bitalign_curr_state_16_1_Z ;
wire bitalign_curr_state12_0 ;
wire reset_dly_fg4_8_Z ;
wire bitalign_curr_state156_Z ;
wire bitalign_curr_state153_Z ;
wire bitalign_curr_state161_Z ;
wire un34 ;
wire bitalign_curr_state155 ;
wire bitalign_curr_state_0_sqmuxa_8_Z ;
wire bitalign_curr_state163_Z ;
wire un2_early_late_diff_validlt7 ;
wire tapcnt_final_1_sqmuxa_2 ;
wire N_61 ;
wire un1_restart_trng_fg_0 ;
wire N_108 ;
wire un1_bitalign_curr_state_1_sqmuxa_6_i_0 ;
wire sig_rx_BIT_ALGN_CLR_FLGS_0_sqmuxa_Z ;
wire un1_bitalign_curr_state152_Z ;
wire bitalign_curr_state164_Z ;
wire bitalign_curr_state154_Z ;
wire un1_calc_done25_7_i ;
wire bitalign_curr_state61_0 ;
wire bitalign_curr_state61_1_Z ;
wire bitalign_curr_state61_4_Z ;
wire bitalign_curr_state61_5_Z ;
wire bitalign_curr_state61_6_Z ;
wire bitalign_curr_state61_3_Z ;
wire bitalign_curr_state61_2_Z ;
wire un1_bitalign_curr_state_15_0_Z ;
wire calc_done25_231 ;
wire calc_done25_230 ;
wire calc_done25_229 ;
wire calc_done25_228 ;
wire calc_done25_227 ;
wire calc_done25_226 ;
wire calc_done25_225 ;
wire calc_done25_224 ;
wire un1_bitalign_curr_state148_3_Z ;
wire un1_bitalign_curr_state148_2_Z ;
wire rx_BIT_ALGN_LOAD_0_sqmuxa_Z ;
wire sig_rx_BIT_ALGN_CLR_FLGS_0_sqmuxa_1_Z ;
wire N_52 ;
wire CO1 ;
wire timeout_cnt_0_sqmuxa_Z ;
wire bit_align_done_0_sqmuxa_2_Z ;
wire N_98 ;
wire early_flags_1_sqmuxa_1_Z ;
wire emflag_cnt_0_sqmuxa_1_Z ;
wire timeout_cnt_1_sqmuxa_Z ;
wire early_flags_0_sqmuxa_Z ;
wire early_flags_1_sqmuxa_Z ;
wire rx_trng_done_1_sqmuxa_Z ;
wire early_flags_0_sqmuxa_1_Z ;
wire bitalign_curr_state_1_sqmuxa_4_Z ;
wire un1_rx_BIT_ALGN_LOAD_0_sqmuxa_i_0 ;
wire N_14 ;
wire un1_bitalign_curr_state148_8_0_Z ;
wire un1_bitalign_curr_state148_4_1_Z ;
wire un1_bitalign_curr_state148_5_4_Z ;
wire bitalign_curr_state_0_sqmuxa_9_Z ;
wire bit_align_done_0_sqmuxa_3_1_Z ;
wire early_late_diff_0_sqmuxa_Z ;
wire un1_noearly_nolate_diff_nxt_valid_Z ;
wire un1_noearly_nolate_diff_start_valid ;
wire un1_bitalign_curr_state148_8_1_Z ;
wire tapcnt_final_upd_3_sqmuxa_Z ;
wire un1_early_flags_1_sqmuxa_1_Z ;
wire un1_bitalign_curr_state_13_1_Z ;
wire bitalign_curr_state61_NE_4_Z ;
wire un1_bitalign_curr_state_0_sqmuxa_9_1_Z ;
wire un1_restart_trng_fg_10_0_Z ;
wire un1_bitalign_curr_state_15_2_Z ;
wire rx_BIT_ALGN_MOVE_0_sqmuxa_2_1_Z ;
wire un1_bitalign_curr_state_14_1_0_Z ;
wire un1_bitalign_curr_state148_5_Z ;
wire un1_bitalign_curr_state_2_sqmuxa ;
wire emflag_cnt_1_sqmuxa_1_Z ;
wire i22_mux ;
wire bitalign_curr_state_1_sqmuxa_7 ;
wire tapcnt_final_upd_2_sqmuxa ;
wire N_130_mux ;
wire emflag_cntlde_2 ;
wire un1_bitalign_curr_state148_8_2_Z ;
wire un1_bitalign_curr_state148_9_2_Z ;
wire calc_done26 ;
wire calc_done28 ;
wire un1_bitalign_curr_state_0_sqmuxa_9_2_Z ;
// @11:71
  CFG1 \rst_cnt_RNO[0]  (
	.A(rst_cnt_Z[0]),
	.Y(rst_cnt_s[0])
);
defparam \rst_cnt_RNO[0] .INIT=2'h1;
// @11:71
  CFG1 tapcnt_final_upd_8_s_6_RNO (
	.A(mv_dn_fg_0_sqmuxa_i_o2_0),
	.Y(N_12_i)
);
defparam tapcnt_final_upd_8_s_6_RNO.INIT=2'h1;
// @11:71
  CFG1 \cnt_RNO[0]  (
	.A(CO0_0),
	.Y(CO0_0_i)
);
defparam \cnt_RNO[0] .INIT=2'h1;
// @11:71
  CFG1 un1_restart_trng_fg_5_RNIIB4C (
	.A(un1_restart_trng_fg_5_0),
	.Y(N_19_i)
);
defparam un1_restart_trng_fg_5_RNIIB4C.INIT=2'h1;
// @10:145
  CFG3 \late_flags_7_fast[11]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[11]),
	.C(un10_early_flags[11]),
	.Y(late_flags_7_fast_0[11])
);
defparam \late_flags_7_fast[11] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[10]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[10]),
	.C(un10_early_flags[10]),
	.Y(late_flags_7_fast_0[10])
);
defparam \late_flags_7_fast[10] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[9]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[9]),
	.C(un10_early_flags[9]),
	.Y(late_flags_7_fast_0[9])
);
defparam \late_flags_7_fast[9] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[8]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[8]),
	.C(un10_early_flags[8]),
	.Y(late_flags_7_fast_0[8])
);
defparam \late_flags_7_fast[8] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[7]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[7]),
	.C(un10_early_flags[7]),
	.Y(late_flags_7_fast_0[7])
);
defparam \late_flags_7_fast[7] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[6]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[6]),
	.C(un10_early_flags[6]),
	.Y(late_flags_7_fast_0[6])
);
defparam \late_flags_7_fast[6] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[5]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[5]),
	.C(un10_early_flags[5]),
	.Y(late_flags_7_fast_0[5])
);
defparam \late_flags_7_fast[5] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[4]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[4]),
	.C(un10_early_flags[4]),
	.Y(late_flags_7_fast_0[4])
);
defparam \late_flags_7_fast[4] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[3]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[3]),
	.C(un10_early_flags[3]),
	.Y(late_flags_7_fast_0[3])
);
defparam \late_flags_7_fast[3] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[2]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[2]),
	.C(un10_early_flags[2]),
	.Y(late_flags_7_fast_0[2])
);
defparam \late_flags_7_fast[2] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[1]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[1]),
	.C(un10_early_flags[1]),
	.Y(late_flags_7_fast_0[1])
);
defparam \late_flags_7_fast[1] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[0]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[0]),
	.C(un10_early_flags[0]),
	.Y(late_flags_7_fast_0[0])
);
defparam \late_flags_7_fast[0] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[26]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[26]),
	.C(un10_early_flags[26]),
	.Y(late_flags_7_fast_0[26])
);
defparam \late_flags_7_fast[26] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[25]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[25]),
	.C(un10_early_flags[25]),
	.Y(late_flags_7_fast_0[25])
);
defparam \late_flags_7_fast[25] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[24]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[24]),
	.C(un10_early_flags[24]),
	.Y(late_flags_7_fast_0[24])
);
defparam \late_flags_7_fast[24] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[23]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[23]),
	.C(un10_early_flags[23]),
	.Y(late_flags_7_fast_0[23])
);
defparam \late_flags_7_fast[23] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[22]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[22]),
	.C(un10_early_flags[22]),
	.Y(late_flags_7_fast_0[22])
);
defparam \late_flags_7_fast[22] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[21]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[21]),
	.C(un10_early_flags[21]),
	.Y(late_flags_7_fast_0[21])
);
defparam \late_flags_7_fast[21] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[20]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[20]),
	.C(un10_early_flags[20]),
	.Y(late_flags_7_fast_0[20])
);
defparam \late_flags_7_fast[20] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[19]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[19]),
	.C(un10_early_flags[19]),
	.Y(late_flags_7_fast_0[19])
);
defparam \late_flags_7_fast[19] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[18]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[18]),
	.C(un10_early_flags[18]),
	.Y(late_flags_7_fast_0[18])
);
defparam \late_flags_7_fast[18] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[17]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[17]),
	.C(un10_early_flags[17]),
	.Y(late_flags_7_fast_0[17])
);
defparam \late_flags_7_fast[17] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[16]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[16]),
	.C(un10_early_flags[16]),
	.Y(late_flags_7_fast_0[16])
);
defparam \late_flags_7_fast[16] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[15]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[15]),
	.C(un10_early_flags[15]),
	.Y(late_flags_7_fast_0[15])
);
defparam \late_flags_7_fast[15] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[14]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[14]),
	.C(un10_early_flags[14]),
	.Y(late_flags_7_fast_0[14])
);
defparam \late_flags_7_fast[14] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[13]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[13]),
	.C(un10_early_flags[13]),
	.Y(late_flags_7_fast_0[13])
);
defparam \late_flags_7_fast[13] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[12]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[12]),
	.C(un10_early_flags[12]),
	.Y(late_flags_7_fast_0[12])
);
defparam \late_flags_7_fast[12] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[41]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[41]),
	.C(un10_early_flags[41]),
	.Y(late_flags_7_fast_0[41])
);
defparam \late_flags_7_fast[41] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[40]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[40]),
	.C(un10_early_flags[40]),
	.Y(late_flags_7_fast_0[40])
);
defparam \late_flags_7_fast[40] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[39]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[39]),
	.C(un10_early_flags[39]),
	.Y(late_flags_7_fast_0[39])
);
defparam \late_flags_7_fast[39] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[38]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[38]),
	.C(un10_early_flags[38]),
	.Y(late_flags_7_fast_0[38])
);
defparam \late_flags_7_fast[38] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[37]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[37]),
	.C(un10_early_flags[37]),
	.Y(late_flags_7_fast_0[37])
);
defparam \late_flags_7_fast[37] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[36]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[36]),
	.C(un10_early_flags[36]),
	.Y(late_flags_7_fast_0[36])
);
defparam \late_flags_7_fast[36] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[35]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[35]),
	.C(un10_early_flags[35]),
	.Y(late_flags_7_fast_0[35])
);
defparam \late_flags_7_fast[35] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[34]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[34]),
	.C(un10_early_flags[34]),
	.Y(late_flags_7_fast_0[34])
);
defparam \late_flags_7_fast[34] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[33]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[33]),
	.C(un10_early_flags[33]),
	.Y(late_flags_7_fast_0[33])
);
defparam \late_flags_7_fast[33] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[32]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[32]),
	.C(un10_early_flags[32]),
	.Y(late_flags_7_fast_0[32])
);
defparam \late_flags_7_fast[32] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[31]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[31]),
	.C(un10_early_flags[31]),
	.Y(late_flags_7_fast_0[31])
);
defparam \late_flags_7_fast[31] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[30]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[30]),
	.C(un10_early_flags[30]),
	.Y(late_flags_7_fast_0[30])
);
defparam \late_flags_7_fast[30] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[29]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[29]),
	.C(un10_early_flags[29]),
	.Y(late_flags_7_fast_0[29])
);
defparam \late_flags_7_fast[29] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[28]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[28]),
	.C(un10_early_flags[28]),
	.Y(late_flags_7_fast_0[28])
);
defparam \late_flags_7_fast[28] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[27]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[27]),
	.C(un10_early_flags[27]),
	.Y(late_flags_7_fast_0[27])
);
defparam \late_flags_7_fast[27] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[56]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[56]),
	.C(un10_early_flags[56]),
	.Y(late_flags_7_fast_0[56])
);
defparam \late_flags_7_fast[56] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[55]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[55]),
	.C(un10_early_flags[55]),
	.Y(late_flags_7_fast_0[55])
);
defparam \late_flags_7_fast[55] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[54]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[54]),
	.C(un10_early_flags[54]),
	.Y(late_flags_7_fast_0[54])
);
defparam \late_flags_7_fast[54] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[53]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[53]),
	.C(un10_early_flags[53]),
	.Y(late_flags_7_fast_0[53])
);
defparam \late_flags_7_fast[53] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[52]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[52]),
	.C(un10_early_flags[52]),
	.Y(late_flags_7_fast_0[52])
);
defparam \late_flags_7_fast[52] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[51]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[51]),
	.C(un10_early_flags[51]),
	.Y(late_flags_7_fast_0[51])
);
defparam \late_flags_7_fast[51] .INIT=8'hAC;
// @10:144
  CFG3 \late_flags_RNO[50]  (
	.A(N_209),
	.B(EYE_MONITOR_LATE_net_0_0),
	.C(late_flags_Z[50]),
	.Y(late_flags_RNO_0[50])
);
defparam \late_flags_RNO[50] .INIT=8'hE4;
// @10:144
  CFG3 \late_flags_RNO[49]  (
	.A(N_208),
	.B(EYE_MONITOR_LATE_net_0_0),
	.C(late_flags_Z[49]),
	.Y(late_flags_RNO_0[49])
);
defparam \late_flags_RNO[49] .INIT=8'hE4;
// @10:145
  CFG3 \late_flags_7_fast[48]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[48]),
	.C(un10_early_flags[48]),
	.Y(late_flags_7_fast_0[48])
);
defparam \late_flags_7_fast[48] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[47]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[47]),
	.C(un10_early_flags[47]),
	.Y(late_flags_7_fast_0[47])
);
defparam \late_flags_7_fast[47] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[46]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[46]),
	.C(un10_early_flags[46]),
	.Y(late_flags_7_fast_0[46])
);
defparam \late_flags_7_fast[46] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[45]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[45]),
	.C(un10_early_flags[45]),
	.Y(late_flags_7_fast_0[45])
);
defparam \late_flags_7_fast[45] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[44]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[44]),
	.C(un10_early_flags[44]),
	.Y(late_flags_7_fast_0[44])
);
defparam \late_flags_7_fast[44] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[43]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[43]),
	.C(un10_early_flags[43]),
	.Y(late_flags_7_fast_0[43])
);
defparam \late_flags_7_fast[43] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[42]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[42]),
	.C(un10_early_flags[42]),
	.Y(late_flags_7_fast_0[42])
);
defparam \late_flags_7_fast[42] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[71]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[71]),
	.C(un10_early_flags[71]),
	.Y(late_flags_7_fast_0[71])
);
defparam \late_flags_7_fast[71] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[70]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[70]),
	.C(un10_early_flags[70]),
	.Y(late_flags_7_fast_0[70])
);
defparam \late_flags_7_fast[70] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[69]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[69]),
	.C(un10_early_flags[69]),
	.Y(late_flags_7_fast_0[69])
);
defparam \late_flags_7_fast[69] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[68]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[68]),
	.C(un10_early_flags[68]),
	.Y(late_flags_7_fast_0[68])
);
defparam \late_flags_7_fast[68] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[67]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[67]),
	.C(un10_early_flags[67]),
	.Y(late_flags_7_fast_0[67])
);
defparam \late_flags_7_fast[67] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[66]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[66]),
	.C(un10_early_flags[66]),
	.Y(late_flags_7_fast_0[66])
);
defparam \late_flags_7_fast[66] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[65]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[65]),
	.C(un10_early_flags[65]),
	.Y(late_flags_7_fast_0[65])
);
defparam \late_flags_7_fast[65] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[64]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[64]),
	.C(un10_early_flags[64]),
	.Y(late_flags_7_fast_0[64])
);
defparam \late_flags_7_fast[64] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[63]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[63]),
	.C(un10_early_flags[63]),
	.Y(late_flags_7_fast_0[63])
);
defparam \late_flags_7_fast[63] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[62]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[62]),
	.C(un10_early_flags[62]),
	.Y(late_flags_7_fast_0[62])
);
defparam \late_flags_7_fast[62] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[61]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[61]),
	.C(un10_early_flags[61]),
	.Y(late_flags_7_fast_0[61])
);
defparam \late_flags_7_fast[61] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[60]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[60]),
	.C(un10_early_flags[60]),
	.Y(late_flags_7_fast_0[60])
);
defparam \late_flags_7_fast[60] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[59]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[59]),
	.C(un10_early_flags[59]),
	.Y(late_flags_7_fast_0[59])
);
defparam \late_flags_7_fast[59] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[58]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[58]),
	.C(un10_early_flags[58]),
	.Y(late_flags_7_fast_0[58])
);
defparam \late_flags_7_fast[58] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[57]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[57]),
	.C(un10_early_flags[57]),
	.Y(late_flags_7_fast_0[57])
);
defparam \late_flags_7_fast[57] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[86]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[86]),
	.C(un10_early_flags[86]),
	.Y(late_flags_7_fast_0[86])
);
defparam \late_flags_7_fast[86] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[85]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[85]),
	.C(un10_early_flags[85]),
	.Y(late_flags_7_fast_0[85])
);
defparam \late_flags_7_fast[85] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[84]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[84]),
	.C(un10_early_flags[84]),
	.Y(late_flags_7_fast_0[84])
);
defparam \late_flags_7_fast[84] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[83]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[83]),
	.C(un10_early_flags[83]),
	.Y(late_flags_7_fast_0[83])
);
defparam \late_flags_7_fast[83] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[82]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[82]),
	.C(un10_early_flags[82]),
	.Y(late_flags_7_fast_0[82])
);
defparam \late_flags_7_fast[82] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[81]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[81]),
	.C(un10_early_flags[81]),
	.Y(late_flags_7_fast_0[81])
);
defparam \late_flags_7_fast[81] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[80]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[80]),
	.C(un10_early_flags[80]),
	.Y(late_flags_7_fast_0[80])
);
defparam \late_flags_7_fast[80] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[79]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[79]),
	.C(un10_early_flags[79]),
	.Y(late_flags_7_fast_0[79])
);
defparam \late_flags_7_fast[79] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[78]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[78]),
	.C(un10_early_flags[78]),
	.Y(late_flags_7_fast_0[78])
);
defparam \late_flags_7_fast[78] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[77]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[77]),
	.C(un10_early_flags[77]),
	.Y(late_flags_7_fast_0[77])
);
defparam \late_flags_7_fast[77] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[76]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[76]),
	.C(un10_early_flags[76]),
	.Y(late_flags_7_fast_0[76])
);
defparam \late_flags_7_fast[76] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[75]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[75]),
	.C(un10_early_flags[75]),
	.Y(late_flags_7_fast_0[75])
);
defparam \late_flags_7_fast[75] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[74]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[74]),
	.C(un10_early_flags[74]),
	.Y(late_flags_7_fast_0[74])
);
defparam \late_flags_7_fast[74] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[73]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[73]),
	.C(un10_early_flags[73]),
	.Y(late_flags_7_fast_0[73])
);
defparam \late_flags_7_fast[73] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[72]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[72]),
	.C(un10_early_flags[72]),
	.Y(late_flags_7_fast_0[72])
);
defparam \late_flags_7_fast[72] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[101]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[101]),
	.C(un10_early_flags[101]),
	.Y(late_flags_7_fast_0[101])
);
defparam \late_flags_7_fast[101] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[100]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[100]),
	.C(un10_early_flags[100]),
	.Y(late_flags_7_fast_0[100])
);
defparam \late_flags_7_fast[100] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[99]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[99]),
	.C(un10_early_flags[99]),
	.Y(late_flags_7_fast_0[99])
);
defparam \late_flags_7_fast[99] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[98]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[98]),
	.C(un10_early_flags[98]),
	.Y(late_flags_7_fast_0[98])
);
defparam \late_flags_7_fast[98] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[97]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[97]),
	.C(un10_early_flags[97]),
	.Y(late_flags_7_fast_0[97])
);
defparam \late_flags_7_fast[97] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[96]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[96]),
	.C(un10_early_flags[96]),
	.Y(late_flags_7_fast_0[96])
);
defparam \late_flags_7_fast[96] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[95]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[95]),
	.C(un10_early_flags[95]),
	.Y(late_flags_7_fast_0[95])
);
defparam \late_flags_7_fast[95] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[94]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[94]),
	.C(un10_early_flags[94]),
	.Y(late_flags_7_fast_0[94])
);
defparam \late_flags_7_fast[94] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[93]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[93]),
	.C(un10_early_flags[93]),
	.Y(late_flags_7_fast_0[93])
);
defparam \late_flags_7_fast[93] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[92]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[92]),
	.C(un10_early_flags[92]),
	.Y(late_flags_7_fast_0[92])
);
defparam \late_flags_7_fast[92] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[91]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[91]),
	.C(un10_early_flags[91]),
	.Y(late_flags_7_fast_0[91])
);
defparam \late_flags_7_fast[91] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[90]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[90]),
	.C(un10_early_flags[90]),
	.Y(late_flags_7_fast_0[90])
);
defparam \late_flags_7_fast[90] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[89]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[89]),
	.C(un10_early_flags[89]),
	.Y(late_flags_7_fast_0[89])
);
defparam \late_flags_7_fast[89] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[88]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[88]),
	.C(un10_early_flags[88]),
	.Y(late_flags_7_fast_0[88])
);
defparam \late_flags_7_fast[88] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[87]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[87]),
	.C(un10_early_flags[87]),
	.Y(late_flags_7_fast_0[87])
);
defparam \late_flags_7_fast[87] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[116]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[116]),
	.C(un10_early_flags[116]),
	.Y(late_flags_7_fast_0[116])
);
defparam \late_flags_7_fast[116] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[115]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[115]),
	.C(un10_early_flags[115]),
	.Y(late_flags_7_fast_0[115])
);
defparam \late_flags_7_fast[115] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[114]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[114]),
	.C(un10_early_flags[114]),
	.Y(late_flags_7_fast_0[114])
);
defparam \late_flags_7_fast[114] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[113]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[113]),
	.C(un10_early_flags[113]),
	.Y(late_flags_7_fast_0[113])
);
defparam \late_flags_7_fast[113] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[112]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[112]),
	.C(un10_early_flags[112]),
	.Y(late_flags_7_fast_0[112])
);
defparam \late_flags_7_fast[112] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[111]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[111]),
	.C(un10_early_flags[111]),
	.Y(late_flags_7_fast_0[111])
);
defparam \late_flags_7_fast[111] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[110]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[110]),
	.C(un10_early_flags[110]),
	.Y(late_flags_7_fast_0[110])
);
defparam \late_flags_7_fast[110] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[109]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[109]),
	.C(un10_early_flags[109]),
	.Y(late_flags_7_fast_0[109])
);
defparam \late_flags_7_fast[109] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[108]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[108]),
	.C(un10_early_flags[108]),
	.Y(late_flags_7_fast_0[108])
);
defparam \late_flags_7_fast[108] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[107]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[107]),
	.C(un10_early_flags[107]),
	.Y(late_flags_7_fast_0[107])
);
defparam \late_flags_7_fast[107] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[106]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[106]),
	.C(un10_early_flags[106]),
	.Y(late_flags_7_fast_0[106])
);
defparam \late_flags_7_fast[106] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[105]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[105]),
	.C(un10_early_flags[105]),
	.Y(late_flags_7_fast_0[105])
);
defparam \late_flags_7_fast[105] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[104]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[104]),
	.C(un10_early_flags[104]),
	.Y(late_flags_7_fast_0[104])
);
defparam \late_flags_7_fast[104] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[103]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[103]),
	.C(un10_early_flags[103]),
	.Y(late_flags_7_fast_0[103])
);
defparam \late_flags_7_fast[103] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[102]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[102]),
	.C(un10_early_flags[102]),
	.Y(late_flags_7_fast_0[102])
);
defparam \late_flags_7_fast[102] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[3]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[3]),
	.C(un10_early_flags[3]),
	.Y(early_flags_7_fast_0[3])
);
defparam \early_flags_7_fast[3] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[2]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[2]),
	.C(un10_early_flags[2]),
	.Y(early_flags_7_fast_0[2])
);
defparam \early_flags_7_fast[2] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[1]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[1]),
	.C(un10_early_flags[1]),
	.Y(early_flags_7_fast_0[1])
);
defparam \early_flags_7_fast[1] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[0]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[0]),
	.C(un10_early_flags[0]),
	.Y(early_flags_7_fast_0[0])
);
defparam \early_flags_7_fast[0] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[127]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[127]),
	.C(un10_early_flags[127]),
	.Y(late_flags_7_fast_0[127])
);
defparam \late_flags_7_fast[127] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[126]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[126]),
	.C(un10_early_flags[126]),
	.Y(late_flags_7_fast_0[126])
);
defparam \late_flags_7_fast[126] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[125]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[125]),
	.C(un10_early_flags[125]),
	.Y(late_flags_7_fast_0[125])
);
defparam \late_flags_7_fast[125] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[124]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[124]),
	.C(un10_early_flags[124]),
	.Y(late_flags_7_fast_0[124])
);
defparam \late_flags_7_fast[124] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[123]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[123]),
	.C(un10_early_flags[123]),
	.Y(late_flags_7_fast_0[123])
);
defparam \late_flags_7_fast[123] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[122]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[122]),
	.C(un10_early_flags[122]),
	.Y(late_flags_7_fast_0[122])
);
defparam \late_flags_7_fast[122] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[121]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[121]),
	.C(un10_early_flags[121]),
	.Y(late_flags_7_fast_0[121])
);
defparam \late_flags_7_fast[121] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[120]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[120]),
	.C(un10_early_flags[120]),
	.Y(late_flags_7_fast_0[120])
);
defparam \late_flags_7_fast[120] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[119]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[119]),
	.C(un10_early_flags[119]),
	.Y(late_flags_7_fast_0[119])
);
defparam \late_flags_7_fast[119] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[118]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[118]),
	.C(un10_early_flags[118]),
	.Y(late_flags_7_fast_0[118])
);
defparam \late_flags_7_fast[118] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[117]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[117]),
	.C(un10_early_flags[117]),
	.Y(late_flags_7_fast_0[117])
);
defparam \late_flags_7_fast[117] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[18]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[18]),
	.C(un10_early_flags[18]),
	.Y(early_flags_7_fast_0[18])
);
defparam \early_flags_7_fast[18] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[17]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[17]),
	.C(un10_early_flags[17]),
	.Y(early_flags_7_fast_0[17])
);
defparam \early_flags_7_fast[17] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[16]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[16]),
	.C(un10_early_flags[16]),
	.Y(early_flags_7_fast_0[16])
);
defparam \early_flags_7_fast[16] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[15]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[15]),
	.C(un10_early_flags[15]),
	.Y(early_flags_7_fast_0[15])
);
defparam \early_flags_7_fast[15] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[14]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[14]),
	.C(un10_early_flags[14]),
	.Y(early_flags_7_fast_0[14])
);
defparam \early_flags_7_fast[14] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[13]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[13]),
	.C(un10_early_flags[13]),
	.Y(early_flags_7_fast_0[13])
);
defparam \early_flags_7_fast[13] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[12]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[12]),
	.C(un10_early_flags[12]),
	.Y(early_flags_7_fast_0[12])
);
defparam \early_flags_7_fast[12] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[11]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[11]),
	.C(un10_early_flags[11]),
	.Y(early_flags_7_fast_0[11])
);
defparam \early_flags_7_fast[11] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[10]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[10]),
	.C(un10_early_flags[10]),
	.Y(early_flags_7_fast_0[10])
);
defparam \early_flags_7_fast[10] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[9]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[9]),
	.C(un10_early_flags[9]),
	.Y(early_flags_7_fast_0[9])
);
defparam \early_flags_7_fast[9] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[8]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[8]),
	.C(un10_early_flags[8]),
	.Y(early_flags_7_fast_0[8])
);
defparam \early_flags_7_fast[8] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[7]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[7]),
	.C(un10_early_flags[7]),
	.Y(early_flags_7_fast_0[7])
);
defparam \early_flags_7_fast[7] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[6]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[6]),
	.C(un10_early_flags[6]),
	.Y(early_flags_7_fast_0[6])
);
defparam \early_flags_7_fast[6] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[5]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[5]),
	.C(un10_early_flags[5]),
	.Y(early_flags_7_fast_0[5])
);
defparam \early_flags_7_fast[5] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[4]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[4]),
	.C(un10_early_flags[4]),
	.Y(early_flags_7_fast_0[4])
);
defparam \early_flags_7_fast[4] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[33]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[33]),
	.C(un10_early_flags[33]),
	.Y(early_flags_7_fast_0[33])
);
defparam \early_flags_7_fast[33] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[32]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[32]),
	.C(un10_early_flags[32]),
	.Y(early_flags_7_fast_0[32])
);
defparam \early_flags_7_fast[32] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[31]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[31]),
	.C(un10_early_flags[31]),
	.Y(early_flags_7_fast_0[31])
);
defparam \early_flags_7_fast[31] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[30]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[30]),
	.C(un10_early_flags[30]),
	.Y(early_flags_7_fast_0[30])
);
defparam \early_flags_7_fast[30] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[29]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[29]),
	.C(un10_early_flags[29]),
	.Y(early_flags_7_fast_0[29])
);
defparam \early_flags_7_fast[29] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[28]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[28]),
	.C(un10_early_flags[28]),
	.Y(early_flags_7_fast_0[28])
);
defparam \early_flags_7_fast[28] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[27]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[27]),
	.C(un10_early_flags[27]),
	.Y(early_flags_7_fast_0[27])
);
defparam \early_flags_7_fast[27] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[26]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[26]),
	.C(un10_early_flags[26]),
	.Y(early_flags_7_fast_0[26])
);
defparam \early_flags_7_fast[26] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[25]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[25]),
	.C(un10_early_flags[25]),
	.Y(early_flags_7_fast_0[25])
);
defparam \early_flags_7_fast[25] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[24]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[24]),
	.C(un10_early_flags[24]),
	.Y(early_flags_7_fast_0[24])
);
defparam \early_flags_7_fast[24] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[23]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[23]),
	.C(un10_early_flags[23]),
	.Y(early_flags_7_fast_0[23])
);
defparam \early_flags_7_fast[23] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[22]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[22]),
	.C(un10_early_flags[22]),
	.Y(early_flags_7_fast_0[22])
);
defparam \early_flags_7_fast[22] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[21]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[21]),
	.C(un10_early_flags[21]),
	.Y(early_flags_7_fast_0[21])
);
defparam \early_flags_7_fast[21] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[20]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[20]),
	.C(un10_early_flags[20]),
	.Y(early_flags_7_fast_0[20])
);
defparam \early_flags_7_fast[20] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[19]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[19]),
	.C(un10_early_flags[19]),
	.Y(early_flags_7_fast_0[19])
);
defparam \early_flags_7_fast[19] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[48]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[48]),
	.C(un10_early_flags[48]),
	.Y(early_flags_7_fast_0[48])
);
defparam \early_flags_7_fast[48] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[47]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[47]),
	.C(un10_early_flags[47]),
	.Y(early_flags_7_fast_0[47])
);
defparam \early_flags_7_fast[47] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[46]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[46]),
	.C(un10_early_flags[46]),
	.Y(early_flags_7_fast_0[46])
);
defparam \early_flags_7_fast[46] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[45]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[45]),
	.C(un10_early_flags[45]),
	.Y(early_flags_7_fast_0[45])
);
defparam \early_flags_7_fast[45] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[44]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[44]),
	.C(un10_early_flags[44]),
	.Y(early_flags_7_fast_0[44])
);
defparam \early_flags_7_fast[44] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[43]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[43]),
	.C(un10_early_flags[43]),
	.Y(early_flags_7_fast_0[43])
);
defparam \early_flags_7_fast[43] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[42]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[42]),
	.C(un10_early_flags[42]),
	.Y(early_flags_7_fast_0[42])
);
defparam \early_flags_7_fast[42] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[41]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[41]),
	.C(un10_early_flags[41]),
	.Y(early_flags_7_fast_0[41])
);
defparam \early_flags_7_fast[41] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[40]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[40]),
	.C(un10_early_flags[40]),
	.Y(early_flags_7_fast_0[40])
);
defparam \early_flags_7_fast[40] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[39]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[39]),
	.C(un10_early_flags[39]),
	.Y(early_flags_7_fast_0[39])
);
defparam \early_flags_7_fast[39] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[38]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[38]),
	.C(un10_early_flags[38]),
	.Y(early_flags_7_fast_0[38])
);
defparam \early_flags_7_fast[38] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[37]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[37]),
	.C(un10_early_flags[37]),
	.Y(early_flags_7_fast_0[37])
);
defparam \early_flags_7_fast[37] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[36]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[36]),
	.C(un10_early_flags[36]),
	.Y(early_flags_7_fast_0[36])
);
defparam \early_flags_7_fast[36] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[35]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[35]),
	.C(un10_early_flags[35]),
	.Y(early_flags_7_fast_0[35])
);
defparam \early_flags_7_fast[35] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[34]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[34]),
	.C(un10_early_flags[34]),
	.Y(early_flags_7_fast_0[34])
);
defparam \early_flags_7_fast[34] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[63]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[63]),
	.C(un10_early_flags[63]),
	.Y(early_flags_7_fast_0[63])
);
defparam \early_flags_7_fast[63] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[62]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[62]),
	.C(un10_early_flags[62]),
	.Y(early_flags_7_fast_0[62])
);
defparam \early_flags_7_fast[62] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[61]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[61]),
	.C(un10_early_flags[61]),
	.Y(early_flags_7_fast_0[61])
);
defparam \early_flags_7_fast[61] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[60]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[60]),
	.C(un10_early_flags[60]),
	.Y(early_flags_7_fast_0[60])
);
defparam \early_flags_7_fast[60] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[59]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[59]),
	.C(un10_early_flags[59]),
	.Y(early_flags_7_fast_0[59])
);
defparam \early_flags_7_fast[59] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[58]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[58]),
	.C(un10_early_flags[58]),
	.Y(early_flags_7_fast_0[58])
);
defparam \early_flags_7_fast[58] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[57]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[57]),
	.C(un10_early_flags[57]),
	.Y(early_flags_7_fast_0[57])
);
defparam \early_flags_7_fast[57] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[56]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[56]),
	.C(un10_early_flags[56]),
	.Y(early_flags_7_fast_0[56])
);
defparam \early_flags_7_fast[56] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[55]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[55]),
	.C(un10_early_flags[55]),
	.Y(early_flags_7_fast_0[55])
);
defparam \early_flags_7_fast[55] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[54]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[54]),
	.C(un10_early_flags[54]),
	.Y(early_flags_7_fast_0[54])
);
defparam \early_flags_7_fast[54] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[53]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[53]),
	.C(un10_early_flags[53]),
	.Y(early_flags_7_fast_0[53])
);
defparam \early_flags_7_fast[53] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[52]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[52]),
	.C(un10_early_flags[52]),
	.Y(early_flags_7_fast_0[52])
);
defparam \early_flags_7_fast[52] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[51]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[51]),
	.C(un10_early_flags[51]),
	.Y(early_flags_7_fast_0[51])
);
defparam \early_flags_7_fast[51] .INIT=8'hAC;
// @10:144
  CFG3 \early_flags_RNO[50]  (
	.A(N_209),
	.B(EYE_MONITOR_EARLY_net_0_0),
	.C(early_flags_Z[50]),
	.Y(early_flags_RNO_0[50])
);
defparam \early_flags_RNO[50] .INIT=8'hE4;
// @10:144
  CFG3 \early_flags_RNO[49]  (
	.A(N_208),
	.B(EYE_MONITOR_EARLY_net_0_0),
	.C(early_flags_Z[49]),
	.Y(early_flags_RNO_0[49])
);
defparam \early_flags_RNO[49] .INIT=8'hE4;
// @10:145
  CFG3 \early_flags_7_fast[78]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[78]),
	.C(un10_early_flags[78]),
	.Y(early_flags_7_fast_0[78])
);
defparam \early_flags_7_fast[78] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[77]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[77]),
	.C(un10_early_flags[77]),
	.Y(early_flags_7_fast_0[77])
);
defparam \early_flags_7_fast[77] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[76]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[76]),
	.C(un10_early_flags[76]),
	.Y(early_flags_7_fast_0[76])
);
defparam \early_flags_7_fast[76] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[75]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[75]),
	.C(un10_early_flags[75]),
	.Y(early_flags_7_fast_0[75])
);
defparam \early_flags_7_fast[75] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[74]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[74]),
	.C(un10_early_flags[74]),
	.Y(early_flags_7_fast_0[74])
);
defparam \early_flags_7_fast[74] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[73]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[73]),
	.C(un10_early_flags[73]),
	.Y(early_flags_7_fast_0[73])
);
defparam \early_flags_7_fast[73] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[72]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[72]),
	.C(un10_early_flags[72]),
	.Y(early_flags_7_fast_0[72])
);
defparam \early_flags_7_fast[72] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[71]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[71]),
	.C(un10_early_flags[71]),
	.Y(early_flags_7_fast_0[71])
);
defparam \early_flags_7_fast[71] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[70]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[70]),
	.C(un10_early_flags[70]),
	.Y(early_flags_7_fast_0[70])
);
defparam \early_flags_7_fast[70] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[69]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[69]),
	.C(un10_early_flags[69]),
	.Y(early_flags_7_fast_0[69])
);
defparam \early_flags_7_fast[69] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[68]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[68]),
	.C(un10_early_flags[68]),
	.Y(early_flags_7_fast_0[68])
);
defparam \early_flags_7_fast[68] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[67]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[67]),
	.C(un10_early_flags[67]),
	.Y(early_flags_7_fast_0[67])
);
defparam \early_flags_7_fast[67] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[66]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[66]),
	.C(un10_early_flags[66]),
	.Y(early_flags_7_fast_0[66])
);
defparam \early_flags_7_fast[66] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[65]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[65]),
	.C(un10_early_flags[65]),
	.Y(early_flags_7_fast_0[65])
);
defparam \early_flags_7_fast[65] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[64]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[64]),
	.C(un10_early_flags[64]),
	.Y(early_flags_7_fast_0[64])
);
defparam \early_flags_7_fast[64] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[93]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[93]),
	.C(un10_early_flags[93]),
	.Y(early_flags_7_fast_0[93])
);
defparam \early_flags_7_fast[93] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[92]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[92]),
	.C(un10_early_flags[92]),
	.Y(early_flags_7_fast_0[92])
);
defparam \early_flags_7_fast[92] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[91]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[91]),
	.C(un10_early_flags[91]),
	.Y(early_flags_7_fast_0[91])
);
defparam \early_flags_7_fast[91] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[90]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[90]),
	.C(un10_early_flags[90]),
	.Y(early_flags_7_fast_0[90])
);
defparam \early_flags_7_fast[90] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[89]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[89]),
	.C(un10_early_flags[89]),
	.Y(early_flags_7_fast_0[89])
);
defparam \early_flags_7_fast[89] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[88]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[88]),
	.C(un10_early_flags[88]),
	.Y(early_flags_7_fast_0[88])
);
defparam \early_flags_7_fast[88] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[87]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[87]),
	.C(un10_early_flags[87]),
	.Y(early_flags_7_fast_0[87])
);
defparam \early_flags_7_fast[87] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[86]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[86]),
	.C(un10_early_flags[86]),
	.Y(early_flags_7_fast_0[86])
);
defparam \early_flags_7_fast[86] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[85]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[85]),
	.C(un10_early_flags[85]),
	.Y(early_flags_7_fast_0[85])
);
defparam \early_flags_7_fast[85] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[84]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[84]),
	.C(un10_early_flags[84]),
	.Y(early_flags_7_fast_0[84])
);
defparam \early_flags_7_fast[84] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[83]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[83]),
	.C(un10_early_flags[83]),
	.Y(early_flags_7_fast_0[83])
);
defparam \early_flags_7_fast[83] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[82]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[82]),
	.C(un10_early_flags[82]),
	.Y(early_flags_7_fast_0[82])
);
defparam \early_flags_7_fast[82] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[81]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[81]),
	.C(un10_early_flags[81]),
	.Y(early_flags_7_fast_0[81])
);
defparam \early_flags_7_fast[81] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[80]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[80]),
	.C(un10_early_flags[80]),
	.Y(early_flags_7_fast_0[80])
);
defparam \early_flags_7_fast[80] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[79]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[79]),
	.C(un10_early_flags[79]),
	.Y(early_flags_7_fast_0[79])
);
defparam \early_flags_7_fast[79] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[108]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[108]),
	.C(un10_early_flags[108]),
	.Y(early_flags_7_fast_0[108])
);
defparam \early_flags_7_fast[108] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[107]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[107]),
	.C(un10_early_flags[107]),
	.Y(early_flags_7_fast_0[107])
);
defparam \early_flags_7_fast[107] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[106]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[106]),
	.C(un10_early_flags[106]),
	.Y(early_flags_7_fast_0[106])
);
defparam \early_flags_7_fast[106] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[105]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[105]),
	.C(un10_early_flags[105]),
	.Y(early_flags_7_fast_0[105])
);
defparam \early_flags_7_fast[105] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[104]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[104]),
	.C(un10_early_flags[104]),
	.Y(early_flags_7_fast_0[104])
);
defparam \early_flags_7_fast[104] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[103]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[103]),
	.C(un10_early_flags[103]),
	.Y(early_flags_7_fast_0[103])
);
defparam \early_flags_7_fast[103] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[102]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[102]),
	.C(un10_early_flags[102]),
	.Y(early_flags_7_fast_0[102])
);
defparam \early_flags_7_fast[102] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[101]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[101]),
	.C(un10_early_flags[101]),
	.Y(early_flags_7_fast_0[101])
);
defparam \early_flags_7_fast[101] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[100]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[100]),
	.C(un10_early_flags[100]),
	.Y(early_flags_7_fast_0[100])
);
defparam \early_flags_7_fast[100] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[99]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[99]),
	.C(un10_early_flags[99]),
	.Y(early_flags_7_fast_0[99])
);
defparam \early_flags_7_fast[99] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[98]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[98]),
	.C(un10_early_flags[98]),
	.Y(early_flags_7_fast_0[98])
);
defparam \early_flags_7_fast[98] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[97]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[97]),
	.C(un10_early_flags[97]),
	.Y(early_flags_7_fast_0[97])
);
defparam \early_flags_7_fast[97] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[96]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[96]),
	.C(un10_early_flags[96]),
	.Y(early_flags_7_fast_0[96])
);
defparam \early_flags_7_fast[96] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[95]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[95]),
	.C(un10_early_flags[95]),
	.Y(early_flags_7_fast_0[95])
);
defparam \early_flags_7_fast[95] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[94]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[94]),
	.C(un10_early_flags[94]),
	.Y(early_flags_7_fast_0[94])
);
defparam \early_flags_7_fast[94] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[123]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[123]),
	.C(un10_early_flags[123]),
	.Y(early_flags_7_fast_0[123])
);
defparam \early_flags_7_fast[123] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[122]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[122]),
	.C(un10_early_flags[122]),
	.Y(early_flags_7_fast_0[122])
);
defparam \early_flags_7_fast[122] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[121]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[121]),
	.C(un10_early_flags[121]),
	.Y(early_flags_7_fast_0[121])
);
defparam \early_flags_7_fast[121] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[120]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[120]),
	.C(un10_early_flags[120]),
	.Y(early_flags_7_fast_0[120])
);
defparam \early_flags_7_fast[120] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[119]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[119]),
	.C(un10_early_flags[119]),
	.Y(early_flags_7_fast_0[119])
);
defparam \early_flags_7_fast[119] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[118]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[118]),
	.C(un10_early_flags[118]),
	.Y(early_flags_7_fast_0[118])
);
defparam \early_flags_7_fast[118] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[117]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[117]),
	.C(un10_early_flags[117]),
	.Y(early_flags_7_fast_0[117])
);
defparam \early_flags_7_fast[117] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[116]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[116]),
	.C(un10_early_flags[116]),
	.Y(early_flags_7_fast_0[116])
);
defparam \early_flags_7_fast[116] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[115]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[115]),
	.C(un10_early_flags[115]),
	.Y(early_flags_7_fast_0[115])
);
defparam \early_flags_7_fast[115] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[114]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[114]),
	.C(un10_early_flags[114]),
	.Y(early_flags_7_fast_0[114])
);
defparam \early_flags_7_fast[114] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[113]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[113]),
	.C(un10_early_flags[113]),
	.Y(early_flags_7_fast_0[113])
);
defparam \early_flags_7_fast[113] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[112]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[112]),
	.C(un10_early_flags[112]),
	.Y(early_flags_7_fast_0[112])
);
defparam \early_flags_7_fast[112] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[111]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[111]),
	.C(un10_early_flags[111]),
	.Y(early_flags_7_fast_0[111])
);
defparam \early_flags_7_fast[111] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[110]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[110]),
	.C(un10_early_flags[110]),
	.Y(early_flags_7_fast_0[110])
);
defparam \early_flags_7_fast[110] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[109]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[109]),
	.C(un10_early_flags[109]),
	.Y(early_flags_7_fast_0[109])
);
defparam \early_flags_7_fast[109] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[127]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[127]),
	.C(un10_early_flags[127]),
	.Y(early_flags_7_fast_0[127])
);
defparam \early_flags_7_fast[127] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[126]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[126]),
	.C(un10_early_flags[126]),
	.Y(early_flags_7_fast_0[126])
);
defparam \early_flags_7_fast[126] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[125]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[125]),
	.C(un10_early_flags[125]),
	.Y(early_flags_7_fast_0[125])
);
defparam \early_flags_7_fast[125] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[124]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[124]),
	.C(un10_early_flags[124]),
	.Y(early_flags_7_fast_0[124])
);
defparam \early_flags_7_fast[124] .INIT=8'hAC;
// @10:858
  SLE \restart_edge_reg[2]  (
	.Q(restart_edge_reg_Z[2]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(restart_edge_reg_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:858
  SLE \restart_edge_reg[3]  (
	.Q(restart_edge_reg_Z[3]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(restart_edge_reg_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:858
  SLE \restart_reg[0]  (
	.Q(restart_reg_Z[0]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(debouncer_0_DB_OUT),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:858
  SLE \restart_reg[1]  (
	.Q(restart_reg_Z[1]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(restart_reg_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:858
  SLE \restart_reg[2]  (
	.Q(restart_reg_Z[2]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(restart_reg_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:144
  SLE \tap_cnt[2]  (
	.Q(tap_cnt_Z[2]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(N_28_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:144
  SLE \tap_cnt[3]  (
	.Q(tap_cnt_Z[3]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(N_26_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:144
  SLE \tap_cnt[4]  (
	.Q(tap_cnt_Z[4]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(N_24_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:144
  SLE \tap_cnt[5]  (
	.Q(tap_cnt_Z[5]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(N_1497_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:144
  SLE \tap_cnt[6]  (
	.Q(tap_cnt_Z[6]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(N_1496_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:763
  SLE \wait_cnt[0]  (
	.Q(wait_cnt_Z[0]),
	.ADn(GND),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(wait_cnt_4_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:763
  SLE \wait_cnt[1]  (
	.Q(wait_cnt_Z[1]),
	.ADn(GND),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(wait_cnt_4_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:763
  SLE \wait_cnt[2]  (
	.Q(wait_cnt_Z[2]),
	.ADn(GND),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(wait_cnt_4_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:869
  SLE \retrain_reg[0]  (
	.Q(retrain_reg_Z[0]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(sig_re_train_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:869
  SLE \retrain_reg[1]  (
	.Q(retrain_reg_Z[1]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(retrain_reg_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:869
  SLE \retrain_reg[2]  (
	.Q(retrain_reg_Z[2]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(retrain_reg_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:878
  SLE \cnt[0]  (
	.Q(CO0_0),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(CO0_0_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:878
  SLE \cnt[1]  (
	.Q(cnt_Z[1]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(cnt_RNO_0[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:858
  SLE \restart_edge_reg[0]  (
	.Q(restart_edge_reg_Z[0]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(Restart_trng_edge_det_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:858
  SLE \restart_edge_reg[1]  (
	.Q(restart_edge_reg_Z[1]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(restart_edge_reg_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:144
  SLE \tapcnt_final[0]  (
	.Q(tapcnt_final_Z[0]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(tapcnt_final_13_1_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:144
  SLE \tapcnt_final[1]  (
	.Q(tapcnt_final_Z[1]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(tapcnt_final_13_1_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:144
  SLE \tapcnt_final[2]  (
	.Q(tapcnt_final_Z[2]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(tapcnt_final_13_1_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:144
  SLE \tapcnt_final[3]  (
	.Q(tapcnt_final_Z[3]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(tapcnt_final_13_1_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:144
  SLE \tapcnt_final[4]  (
	.Q(tapcnt_final_Z[4]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(tapcnt_final_13_1_Z[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:144
  SLE \tapcnt_final[5]  (
	.Q(tapcnt_final_Z[5]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(tapcnt_final_13_1_Z[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:144
  SLE \tapcnt_final[6]  (
	.Q(tapcnt_final_Z[6]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(tapcnt_final_13_1_Z[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:144
  SLE \tap_cnt[0]  (
	.Q(tap_cnt_Z[0]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(N_32_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:144
  SLE \tap_cnt[1]  (
	.Q(tap_cnt_Z[1]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(N_30_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:144
  SLE \no_early_no_late_val_st1[4]  (
	.Q(no_early_no_late_val_st1_Z[4]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(emflag_cnt_Z[4]),
	.EN(no_early_no_late_val_st1_0_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \no_early_no_late_val_st1[5]  (
	.Q(no_early_no_late_val_st1_Z[5]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(emflag_cnt_Z[5]),
	.EN(no_early_no_late_val_st1_0_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \no_early_no_late_val_st1[6]  (
	.Q(no_early_no_late_val_st1_Z[6]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(emflag_cnt_Z[6]),
	.EN(no_early_no_late_val_st1_0_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \no_early_no_late_val_end2[0]  (
	.Q(no_early_no_late_val_end2_Z[0]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(emflag_cnt_Z[0]),
	.EN(no_early_no_late_val_end2_0_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \no_early_no_late_val_end2[1]  (
	.Q(no_early_no_late_val_end2_Z[1]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(emflag_cnt_Z[1]),
	.EN(no_early_no_late_val_end2_0_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \no_early_no_late_val_end2[2]  (
	.Q(no_early_no_late_val_end2_Z[2]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(emflag_cnt_Z[2]),
	.EN(no_early_no_late_val_end2_0_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \no_early_no_late_val_end2[3]  (
	.Q(no_early_no_late_val_end2_Z[3]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(emflag_cnt_Z[3]),
	.EN(no_early_no_late_val_end2_0_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \no_early_no_late_val_end2[4]  (
	.Q(no_early_no_late_val_end2_Z[4]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(emflag_cnt_Z[4]),
	.EN(no_early_no_late_val_end2_0_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \no_early_no_late_val_end2[5]  (
	.Q(no_early_no_late_val_end2_Z[5]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(emflag_cnt_Z[5]),
	.EN(no_early_no_late_val_end2_0_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \no_early_no_late_val_end2[6]  (
	.Q(no_early_no_late_val_end2_Z[6]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(emflag_cnt_Z[6]),
	.EN(no_early_no_late_val_end2_0_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \bitalign_curr_state[0]  (
	.Q(bitalign_curr_state_Z[0]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(bitalign_curr_state_34[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:144
  SLE \bitalign_curr_state[1]  (
	.Q(bitalign_curr_state_Z[1]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(bitalign_curr_state_34[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:144
  SLE \bitalign_curr_state[2]  (
	.Q(bitalign_curr_state_Z[2]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(bitalign_curr_state_34[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:144
  SLE \bitalign_curr_state[3]  (
	.Q(bitalign_curr_state_Z[3]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(bitalign_curr_state_34[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:144
  SLE \bitalign_curr_state[4]  (
	.Q(bitalign_curr_state_Z[4]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(bitalign_curr_state_34[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:144
  SLE \noearly_nolate_diff_nxt[4]  (
	.Q(un16_tapcnt_final_4),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(noearly_nolate_diff_nxt_8[4]),
	.EN(no_early_no_late_val_end2_0_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:144
  SLE \noearly_nolate_diff_nxt[5]  (
	.Q(un16_tapcnt_final_5),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(noearly_nolate_diff_nxt_8[5]),
	.EN(no_early_no_late_val_end2_0_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:144
  SLE \noearly_nolate_diff_nxt[6]  (
	.Q(un16_tapcnt_final_6),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(noearly_nolate_diff_nxt_8[6]),
	.EN(no_early_no_late_val_end2_0_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:144
  SLE \noearly_nolate_diff_nxt[7]  (
	.Q(un16_tapcnt_final_7),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(noearly_nolate_diff_nxt_8[7]),
	.EN(no_early_no_late_val_end2_0_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:144
  SLE \tapcnt_final_upd[0]  (
	.Q(tapcnt_final_upd_Z[0]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(tapcnt_final_upd_8_Z[0]),
	.EN(tapcnt_final_upd_0_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:144
  SLE \tapcnt_final_upd[1]  (
	.Q(tapcnt_final_upd_Z[1]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(tapcnt_final_upd_8_Z[1]),
	.EN(tapcnt_final_upd_0_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:144
  SLE \tapcnt_final_upd[2]  (
	.Q(tapcnt_final_upd_Z[2]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(tapcnt_final_upd_8_cry_2_0_Y_0),
	.EN(tapcnt_final_upd_0_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:144
  SLE \tapcnt_final_upd[3]  (
	.Q(tapcnt_final_upd_Z[3]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(tapcnt_final_upd_8[3]),
	.EN(tapcnt_final_upd_0_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:144
  SLE \tapcnt_final_upd[4]  (
	.Q(tapcnt_final_upd_Z[4]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(tapcnt_final_upd_8[4]),
	.EN(tapcnt_final_upd_0_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:144
  SLE \tapcnt_final_upd[5]  (
	.Q(tapcnt_final_upd_Z[5]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(tapcnt_final_upd_8[5]),
	.EN(tapcnt_final_upd_0_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:144
  SLE \tapcnt_final_upd[6]  (
	.Q(tapcnt_final_upd_Z[6]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(tapcnt_final_upd_8[6]),
	.EN(tapcnt_final_upd_0_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:144
  SLE \no_early_no_late_val_st1[0]  (
	.Q(no_early_no_late_val_st1_Z[0]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(emflag_cnt_Z[0]),
	.EN(no_early_no_late_val_st1_0_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \no_early_no_late_val_st1[1]  (
	.Q(no_early_no_late_val_st1_Z[1]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(emflag_cnt_Z[1]),
	.EN(no_early_no_late_val_st1_0_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \no_early_no_late_val_st1[2]  (
	.Q(no_early_no_late_val_st1_Z[2]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(emflag_cnt_Z[2]),
	.EN(no_early_no_late_val_st1_0_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \no_early_no_late_val_st1[3]  (
	.Q(no_early_no_late_val_st1_Z[3]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(emflag_cnt_Z[3]),
	.EN(no_early_no_late_val_st1_0_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[124]  (
	.Q(early_flags_Z[124]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_0[124]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[125]  (
	.Q(early_flags_Z[125]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_0[125]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[126]  (
	.Q(early_flags_Z[126]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_0[126]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[127]  (
	.Q(early_flags_Z[127]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_0[127]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_val[0]  (
	.Q(early_val_Z[0]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(emflag_cnt_Z[0]),
	.EN(early_val_0_sqmuxa_1_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_val[1]  (
	.Q(early_val_Z[1]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(emflag_cnt_Z[1]),
	.EN(early_val_0_sqmuxa_1_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_val[2]  (
	.Q(early_val_Z[2]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(emflag_cnt_Z[2]),
	.EN(early_val_0_sqmuxa_1_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_val[3]  (
	.Q(early_val_Z[3]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(emflag_cnt_Z[3]),
	.EN(early_val_0_sqmuxa_1_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_val[4]  (
	.Q(early_val_Z[4]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(emflag_cnt_Z[4]),
	.EN(early_val_0_sqmuxa_1_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_val[5]  (
	.Q(early_val_Z[5]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(emflag_cnt_Z[5]),
	.EN(early_val_0_sqmuxa_1_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_val[6]  (
	.Q(early_val_Z[6]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(emflag_cnt_Z[6]),
	.EN(early_val_0_sqmuxa_1_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \noearly_nolate_diff_nxt[0]  (
	.Q(un16_tapcnt_final_0),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(noearly_nolate_diff_nxt_8[0]),
	.EN(no_early_no_late_val_end2_0_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:144
  SLE \noearly_nolate_diff_nxt[1]  (
	.Q(un16_tapcnt_final_1),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(noearly_nolate_diff_nxt_8[1]),
	.EN(no_early_no_late_val_end2_0_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:144
  SLE \noearly_nolate_diff_nxt[2]  (
	.Q(un16_tapcnt_final_2),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(noearly_nolate_diff_nxt_8[2]),
	.EN(no_early_no_late_val_end2_0_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:144
  SLE \noearly_nolate_diff_nxt[3]  (
	.Q(un16_tapcnt_final_3),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(noearly_nolate_diff_nxt_8[3]),
	.EN(no_early_no_late_val_end2_0_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:144
  SLE \early_flags[109]  (
	.Q(early_flags_Z[109]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_0[109]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[110]  (
	.Q(early_flags_Z[110]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_0[110]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[111]  (
	.Q(early_flags_Z[111]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_0[111]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[112]  (
	.Q(early_flags_Z[112]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_0[112]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[113]  (
	.Q(early_flags_Z[113]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_0[113]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[114]  (
	.Q(early_flags_Z[114]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_0[114]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[115]  (
	.Q(early_flags_Z[115]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_0[115]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[116]  (
	.Q(early_flags_Z[116]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_0[116]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[117]  (
	.Q(early_flags_Z[117]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_0[117]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[118]  (
	.Q(early_flags_Z[118]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_0[118]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[119]  (
	.Q(early_flags_Z[119]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_0[119]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[120]  (
	.Q(early_flags_Z[120]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_0[120]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[121]  (
	.Q(early_flags_Z[121]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_0[121]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[122]  (
	.Q(early_flags_Z[122]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_0[122]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[123]  (
	.Q(early_flags_Z[123]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_0[123]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[94]  (
	.Q(early_flags_Z[94]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_0[94]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[95]  (
	.Q(early_flags_Z[95]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_0[95]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[96]  (
	.Q(early_flags_Z[96]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_0[96]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[97]  (
	.Q(early_flags_Z[97]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_0[97]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[98]  (
	.Q(early_flags_Z[98]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_0[98]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[99]  (
	.Q(early_flags_Z[99]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_0[99]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[100]  (
	.Q(early_flags_Z[100]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_0[100]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[101]  (
	.Q(early_flags_Z[101]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_0[101]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[102]  (
	.Q(early_flags_Z[102]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_0[102]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[103]  (
	.Q(early_flags_Z[103]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_0[103]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[104]  (
	.Q(early_flags_Z[104]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_0[104]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[105]  (
	.Q(early_flags_Z[105]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_0[105]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[106]  (
	.Q(early_flags_Z[106]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_0[106]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[107]  (
	.Q(early_flags_Z[107]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_0[107]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[108]  (
	.Q(early_flags_Z[108]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_0[108]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[79]  (
	.Q(early_flags_Z[79]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_0[79]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[80]  (
	.Q(early_flags_Z[80]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_0[80]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[81]  (
	.Q(early_flags_Z[81]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_0[81]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[82]  (
	.Q(early_flags_Z[82]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_0[82]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[83]  (
	.Q(early_flags_Z[83]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_0[83]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[84]  (
	.Q(early_flags_Z[84]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_0[84]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[85]  (
	.Q(early_flags_Z[85]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_0[85]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[86]  (
	.Q(early_flags_Z[86]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_0[86]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[87]  (
	.Q(early_flags_Z[87]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_0[87]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[88]  (
	.Q(early_flags_Z[88]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_0[88]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[89]  (
	.Q(early_flags_Z[89]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_0[89]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[90]  (
	.Q(early_flags_Z[90]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_0[90]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[91]  (
	.Q(early_flags_Z[91]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_0[91]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[92]  (
	.Q(early_flags_Z[92]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_0[92]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[93]  (
	.Q(early_flags_Z[93]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_0[93]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[64]  (
	.Q(early_flags_Z[64]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_0[64]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[65]  (
	.Q(early_flags_Z[65]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_0[65]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[66]  (
	.Q(early_flags_Z[66]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_0[66]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[67]  (
	.Q(early_flags_Z[67]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_0[67]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[68]  (
	.Q(early_flags_Z[68]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_0[68]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[69]  (
	.Q(early_flags_Z[69]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_0[69]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[70]  (
	.Q(early_flags_Z[70]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_0[70]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[71]  (
	.Q(early_flags_Z[71]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_0[71]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[72]  (
	.Q(early_flags_Z[72]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_0[72]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[73]  (
	.Q(early_flags_Z[73]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_0[73]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[74]  (
	.Q(early_flags_Z[74]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_0[74]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[75]  (
	.Q(early_flags_Z[75]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_0[75]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[76]  (
	.Q(early_flags_Z[76]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_0[76]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[77]  (
	.Q(early_flags_Z[77]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_0[77]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[78]  (
	.Q(early_flags_Z[78]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_0[78]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[49]  (
	.Q(early_flags_Z[49]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_RNO_0[49]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[50]  (
	.Q(early_flags_Z[50]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_RNO_0[50]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[51]  (
	.Q(early_flags_Z[51]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_0[51]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[52]  (
	.Q(early_flags_Z[52]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_0[52]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[53]  (
	.Q(early_flags_Z[53]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_0[53]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[54]  (
	.Q(early_flags_Z[54]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_0[54]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[55]  (
	.Q(early_flags_Z[55]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_0[55]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[56]  (
	.Q(early_flags_Z[56]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_0[56]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[57]  (
	.Q(early_flags_Z[57]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_0[57]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[58]  (
	.Q(early_flags_Z[58]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_0[58]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[59]  (
	.Q(early_flags_Z[59]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_0[59]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[60]  (
	.Q(early_flags_Z[60]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_0[60]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[61]  (
	.Q(early_flags_Z[61]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_0[61]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[62]  (
	.Q(early_flags_Z[62]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_0[62]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[63]  (
	.Q(early_flags_Z[63]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_0[63]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[34]  (
	.Q(early_flags_Z[34]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_0[34]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[35]  (
	.Q(early_flags_Z[35]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_0[35]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[36]  (
	.Q(early_flags_Z[36]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_0[36]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[37]  (
	.Q(early_flags_Z[37]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_0[37]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[38]  (
	.Q(early_flags_Z[38]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_0[38]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[39]  (
	.Q(early_flags_Z[39]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_0[39]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[40]  (
	.Q(early_flags_Z[40]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_0[40]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[41]  (
	.Q(early_flags_Z[41]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_0[41]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[42]  (
	.Q(early_flags_Z[42]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_0[42]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[43]  (
	.Q(early_flags_Z[43]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_0[43]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[44]  (
	.Q(early_flags_Z[44]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_0[44]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[45]  (
	.Q(early_flags_Z[45]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_0[45]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[46]  (
	.Q(early_flags_Z[46]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_0[46]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[47]  (
	.Q(early_flags_Z[47]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_0[47]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[48]  (
	.Q(early_flags_Z[48]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_0[48]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[19]  (
	.Q(early_flags_Z[19]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_0[19]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[20]  (
	.Q(early_flags_Z[20]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_0[20]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[21]  (
	.Q(early_flags_Z[21]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_0[21]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[22]  (
	.Q(early_flags_Z[22]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_0[22]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[23]  (
	.Q(early_flags_Z[23]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_0[23]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[24]  (
	.Q(early_flags_Z[24]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_0[24]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[25]  (
	.Q(early_flags_Z[25]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_0[25]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[26]  (
	.Q(early_flags_Z[26]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_0[26]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[27]  (
	.Q(early_flags_Z[27]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_0[27]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[28]  (
	.Q(early_flags_Z[28]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_0[28]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[29]  (
	.Q(early_flags_Z[29]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_0[29]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[30]  (
	.Q(early_flags_Z[30]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_0[30]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[31]  (
	.Q(early_flags_Z[31]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_0[31]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[32]  (
	.Q(early_flags_Z[32]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_0[32]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[33]  (
	.Q(early_flags_Z[33]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_0[33]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[4]  (
	.Q(early_flags_Z[4]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_0[4]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[5]  (
	.Q(early_flags_Z[5]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_0[5]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[6]  (
	.Q(early_flags_Z[6]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_0[6]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[7]  (
	.Q(early_flags_Z[7]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_0[7]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[8]  (
	.Q(early_flags_Z[8]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_0[8]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[9]  (
	.Q(early_flags_Z[9]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_0[9]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[10]  (
	.Q(early_flags_Z[10]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_0[10]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[11]  (
	.Q(early_flags_Z[11]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_0[11]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[12]  (
	.Q(early_flags_Z[12]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_0[12]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[13]  (
	.Q(early_flags_Z[13]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_0[13]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[14]  (
	.Q(early_flags_Z[14]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_0[14]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[15]  (
	.Q(early_flags_Z[15]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_0[15]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[16]  (
	.Q(early_flags_Z[16]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_0[16]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[17]  (
	.Q(early_flags_Z[17]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_0[17]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[18]  (
	.Q(early_flags_Z[18]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_0[18]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[117]  (
	.Q(late_flags_Z[117]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_0[117]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[118]  (
	.Q(late_flags_Z[118]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_0[118]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[119]  (
	.Q(late_flags_Z[119]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_0[119]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[120]  (
	.Q(late_flags_Z[120]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_0[120]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[121]  (
	.Q(late_flags_Z[121]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_0[121]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[122]  (
	.Q(late_flags_Z[122]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_0[122]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[123]  (
	.Q(late_flags_Z[123]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_0[123]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[124]  (
	.Q(late_flags_Z[124]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_0[124]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[125]  (
	.Q(late_flags_Z[125]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_0[125]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[126]  (
	.Q(late_flags_Z[126]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_0[126]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[127]  (
	.Q(late_flags_Z[127]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_0[127]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[0]  (
	.Q(early_flags_Z[0]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_0[0]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[1]  (
	.Q(early_flags_Z[1]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_0[1]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[2]  (
	.Q(early_flags_Z[2]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_0[2]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[3]  (
	.Q(early_flags_Z[3]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_0[3]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[102]  (
	.Q(late_flags_Z[102]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_0[102]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[103]  (
	.Q(late_flags_Z[103]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_0[103]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[104]  (
	.Q(late_flags_Z[104]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_0[104]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[105]  (
	.Q(late_flags_Z[105]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_0[105]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[106]  (
	.Q(late_flags_Z[106]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_0[106]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[107]  (
	.Q(late_flags_Z[107]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_0[107]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[108]  (
	.Q(late_flags_Z[108]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_0[108]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[109]  (
	.Q(late_flags_Z[109]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_0[109]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[110]  (
	.Q(late_flags_Z[110]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_0[110]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[111]  (
	.Q(late_flags_Z[111]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_0[111]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[112]  (
	.Q(late_flags_Z[112]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_0[112]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[113]  (
	.Q(late_flags_Z[113]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_0[113]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[114]  (
	.Q(late_flags_Z[114]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_0[114]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[115]  (
	.Q(late_flags_Z[115]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_0[115]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[116]  (
	.Q(late_flags_Z[116]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_0[116]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[87]  (
	.Q(late_flags_Z[87]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_0[87]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[88]  (
	.Q(late_flags_Z[88]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_0[88]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[89]  (
	.Q(late_flags_Z[89]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_0[89]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[90]  (
	.Q(late_flags_Z[90]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_0[90]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[91]  (
	.Q(late_flags_Z[91]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_0[91]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[92]  (
	.Q(late_flags_Z[92]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_0[92]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[93]  (
	.Q(late_flags_Z[93]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_0[93]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[94]  (
	.Q(late_flags_Z[94]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_0[94]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[95]  (
	.Q(late_flags_Z[95]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_0[95]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[96]  (
	.Q(late_flags_Z[96]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_0[96]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[97]  (
	.Q(late_flags_Z[97]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_0[97]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[98]  (
	.Q(late_flags_Z[98]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_0[98]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[99]  (
	.Q(late_flags_Z[99]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_0[99]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[100]  (
	.Q(late_flags_Z[100]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_0[100]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[101]  (
	.Q(late_flags_Z[101]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_0[101]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[72]  (
	.Q(late_flags_Z[72]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_0[72]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[73]  (
	.Q(late_flags_Z[73]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_0[73]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[74]  (
	.Q(late_flags_Z[74]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_0[74]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[75]  (
	.Q(late_flags_Z[75]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_0[75]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[76]  (
	.Q(late_flags_Z[76]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_0[76]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[77]  (
	.Q(late_flags_Z[77]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_0[77]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[78]  (
	.Q(late_flags_Z[78]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_0[78]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[79]  (
	.Q(late_flags_Z[79]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_0[79]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[80]  (
	.Q(late_flags_Z[80]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_0[80]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[81]  (
	.Q(late_flags_Z[81]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_0[81]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[82]  (
	.Q(late_flags_Z[82]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_0[82]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[83]  (
	.Q(late_flags_Z[83]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_0[83]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[84]  (
	.Q(late_flags_Z[84]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_0[84]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[85]  (
	.Q(late_flags_Z[85]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_0[85]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[86]  (
	.Q(late_flags_Z[86]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_0[86]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[57]  (
	.Q(late_flags_Z[57]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_0[57]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[58]  (
	.Q(late_flags_Z[58]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_0[58]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[59]  (
	.Q(late_flags_Z[59]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_0[59]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[60]  (
	.Q(late_flags_Z[60]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_0[60]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[61]  (
	.Q(late_flags_Z[61]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_0[61]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[62]  (
	.Q(late_flags_Z[62]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_0[62]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[63]  (
	.Q(late_flags_Z[63]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_0[63]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[64]  (
	.Q(late_flags_Z[64]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_0[64]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[65]  (
	.Q(late_flags_Z[65]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_0[65]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[66]  (
	.Q(late_flags_Z[66]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_0[66]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[67]  (
	.Q(late_flags_Z[67]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_0[67]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[68]  (
	.Q(late_flags_Z[68]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_0[68]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[69]  (
	.Q(late_flags_Z[69]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_0[69]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[70]  (
	.Q(late_flags_Z[70]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_0[70]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[71]  (
	.Q(late_flags_Z[71]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_0[71]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[42]  (
	.Q(late_flags_Z[42]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_0[42]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[43]  (
	.Q(late_flags_Z[43]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_0[43]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[44]  (
	.Q(late_flags_Z[44]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_0[44]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[45]  (
	.Q(late_flags_Z[45]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_0[45]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[46]  (
	.Q(late_flags_Z[46]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_0[46]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[47]  (
	.Q(late_flags_Z[47]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_0[47]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[48]  (
	.Q(late_flags_Z[48]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_0[48]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[49]  (
	.Q(late_flags_Z[49]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_RNO_0[49]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[50]  (
	.Q(late_flags_Z[50]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_RNO_0[50]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[51]  (
	.Q(late_flags_Z[51]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_0[51]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[52]  (
	.Q(late_flags_Z[52]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_0[52]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[53]  (
	.Q(late_flags_Z[53]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_0[53]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[54]  (
	.Q(late_flags_Z[54]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_0[54]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[55]  (
	.Q(late_flags_Z[55]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_0[55]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[56]  (
	.Q(late_flags_Z[56]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_0[56]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[27]  (
	.Q(late_flags_Z[27]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_0[27]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[28]  (
	.Q(late_flags_Z[28]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_0[28]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[29]  (
	.Q(late_flags_Z[29]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_0[29]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[30]  (
	.Q(late_flags_Z[30]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_0[30]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[31]  (
	.Q(late_flags_Z[31]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_0[31]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[32]  (
	.Q(late_flags_Z[32]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_0[32]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[33]  (
	.Q(late_flags_Z[33]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_0[33]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[34]  (
	.Q(late_flags_Z[34]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_0[34]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[35]  (
	.Q(late_flags_Z[35]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_0[35]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[36]  (
	.Q(late_flags_Z[36]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_0[36]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[37]  (
	.Q(late_flags_Z[37]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_0[37]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[38]  (
	.Q(late_flags_Z[38]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_0[38]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[39]  (
	.Q(late_flags_Z[39]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_0[39]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[40]  (
	.Q(late_flags_Z[40]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_0[40]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[41]  (
	.Q(late_flags_Z[41]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_0[41]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[12]  (
	.Q(late_flags_Z[12]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_0[12]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[13]  (
	.Q(late_flags_Z[13]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_0[13]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[14]  (
	.Q(late_flags_Z[14]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_0[14]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[15]  (
	.Q(late_flags_Z[15]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_0[15]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[16]  (
	.Q(late_flags_Z[16]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_0[16]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[17]  (
	.Q(late_flags_Z[17]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_0[17]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[18]  (
	.Q(late_flags_Z[18]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_0[18]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[19]  (
	.Q(late_flags_Z[19]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_0[19]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[20]  (
	.Q(late_flags_Z[20]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_0[20]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[21]  (
	.Q(late_flags_Z[21]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_0[21]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[22]  (
	.Q(late_flags_Z[22]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_0[22]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[23]  (
	.Q(late_flags_Z[23]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_0[23]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[24]  (
	.Q(late_flags_Z[24]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_0[24]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[25]  (
	.Q(late_flags_Z[25]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_0[25]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[26]  (
	.Q(late_flags_Z[26]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_0[26]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_val[4]  (
	.Q(late_val_Z[4]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(emflag_cnt_Z[4]),
	.EN(early_late_diff_0_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_val[5]  (
	.Q(late_val_Z[5]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(emflag_cnt_Z[5]),
	.EN(early_late_diff_0_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_val[6]  (
	.Q(late_val_Z[6]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(emflag_cnt_Z[6]),
	.EN(early_late_diff_0_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[0]  (
	.Q(late_flags_Z[0]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_0[0]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[1]  (
	.Q(late_flags_Z[1]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_0[1]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[2]  (
	.Q(late_flags_Z[2]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_0[2]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[3]  (
	.Q(late_flags_Z[3]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_0[3]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[4]  (
	.Q(late_flags_Z[4]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_0[4]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[5]  (
	.Q(late_flags_Z[5]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_0[5]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[6]  (
	.Q(late_flags_Z[6]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_0[6]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[7]  (
	.Q(late_flags_Z[7]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_0[7]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[8]  (
	.Q(late_flags_Z[8]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_0[8]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[9]  (
	.Q(late_flags_Z[9]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_0[9]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[10]  (
	.Q(late_flags_Z[10]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_0[10]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[11]  (
	.Q(late_flags_Z[11]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_0[11]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \no_early_no_late_val_st2[4]  (
	.Q(no_early_no_late_val_st2_Z[4]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(emflag_cnt_Z[4]),
	.EN(un1_restart_trng_fg_8_0),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \no_early_no_late_val_st2[5]  (
	.Q(no_early_no_late_val_st2_Z[5]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(emflag_cnt_Z[5]),
	.EN(un1_restart_trng_fg_8_0),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \no_early_no_late_val_st2[6]  (
	.Q(no_early_no_late_val_st2_Z[6]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(emflag_cnt_Z[6]),
	.EN(un1_restart_trng_fg_8_0),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_late_diff[0]  (
	.Q(early_late_diff_Z[0]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_late_diff_8[0]),
	.EN(early_late_diff_0_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:144
  SLE \early_late_diff[1]  (
	.Q(early_late_diff_Z[1]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_late_diff_8[1]),
	.EN(early_late_diff_0_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:144
  SLE \early_late_diff[2]  (
	.Q(early_late_diff_Z[2]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_late_diff_8[2]),
	.EN(early_late_diff_0_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:144
  SLE \early_late_diff[3]  (
	.Q(early_late_diff_Z[3]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_late_diff_8[3]),
	.EN(early_late_diff_0_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:144
  SLE \early_late_diff[4]  (
	.Q(early_late_diff_Z[4]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_late_diff_8[4]),
	.EN(early_late_diff_0_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:144
  SLE \early_late_diff[5]  (
	.Q(early_late_diff_Z[5]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_late_diff_8[5]),
	.EN(early_late_diff_0_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:144
  SLE \early_late_diff[6]  (
	.Q(early_late_diff_Z[6]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_late_diff_8[6]),
	.EN(early_late_diff_0_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:144
  SLE \early_late_diff[7]  (
	.Q(early_late_diff_Z[7]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_late_diff_8[7]),
	.EN(early_late_diff_0_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:144
  SLE \late_val[0]  (
	.Q(late_val_Z[0]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(emflag_cnt_Z[0]),
	.EN(early_late_diff_0_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_val[1]  (
	.Q(late_val_Z[1]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(emflag_cnt_Z[1]),
	.EN(early_late_diff_0_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_val[2]  (
	.Q(late_val_Z[2]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(emflag_cnt_Z[2]),
	.EN(early_late_diff_0_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_val[3]  (
	.Q(late_val_Z[3]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(emflag_cnt_Z[3]),
	.EN(early_late_diff_0_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \noearly_nolate_diff_start[4]  (
	.Q(un10_tapcnt_final_4),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(noearly_nolate_diff_start_7[4]),
	.EN(no_early_no_late_val_end1_0_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:144
  SLE \noearly_nolate_diff_start[5]  (
	.Q(un10_tapcnt_final_5),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(noearly_nolate_diff_start_7[5]),
	.EN(no_early_no_late_val_end1_0_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:144
  SLE \noearly_nolate_diff_start[6]  (
	.Q(un10_tapcnt_final_6),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(noearly_nolate_diff_start_7[6]),
	.EN(no_early_no_late_val_end1_0_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:144
  SLE \noearly_nolate_diff_start[7]  (
	.Q(un10_tapcnt_final_7),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(noearly_nolate_diff_start_7[7]),
	.EN(no_early_no_late_val_end1_0_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:144
  SLE \no_early_no_late_val_end1[0]  (
	.Q(no_early_no_late_val_end1_Z[0]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(emflag_cnt_Z[0]),
	.EN(no_early_no_late_val_end1_0_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \no_early_no_late_val_end1[1]  (
	.Q(no_early_no_late_val_end1_Z[1]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(emflag_cnt_Z[1]),
	.EN(no_early_no_late_val_end1_0_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \no_early_no_late_val_end1[2]  (
	.Q(no_early_no_late_val_end1_Z[2]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(emflag_cnt_Z[2]),
	.EN(no_early_no_late_val_end1_0_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \no_early_no_late_val_end1[3]  (
	.Q(no_early_no_late_val_end1_Z[3]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(emflag_cnt_Z[3]),
	.EN(no_early_no_late_val_end1_0_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \no_early_no_late_val_end1[4]  (
	.Q(no_early_no_late_val_end1_Z[4]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(emflag_cnt_Z[4]),
	.EN(no_early_no_late_val_end1_0_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \no_early_no_late_val_end1[5]  (
	.Q(no_early_no_late_val_end1_Z[5]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(emflag_cnt_Z[5]),
	.EN(no_early_no_late_val_end1_0_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \no_early_no_late_val_end1[6]  (
	.Q(no_early_no_late_val_end1_Z[6]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(emflag_cnt_Z[6]),
	.EN(no_early_no_late_val_end1_0_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \no_early_no_late_val_st2[0]  (
	.Q(no_early_no_late_val_st2_Z[0]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(emflag_cnt_Z[0]),
	.EN(un1_restart_trng_fg_8_0),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \no_early_no_late_val_st2[1]  (
	.Q(no_early_no_late_val_st2_Z[1]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(emflag_cnt_Z[1]),
	.EN(un1_restart_trng_fg_8_0),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \no_early_no_late_val_st2[2]  (
	.Q(no_early_no_late_val_st2_Z[2]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(emflag_cnt_Z[2]),
	.EN(un1_restart_trng_fg_8_0),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \no_early_no_late_val_st2[3]  (
	.Q(no_early_no_late_val_st2_Z[3]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(emflag_cnt_Z[3]),
	.EN(un1_restart_trng_fg_8_0),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \noearly_nolate_diff_start[0]  (
	.Q(un10_tapcnt_final_0),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(noearly_nolate_diff_start_7[0]),
	.EN(no_early_no_late_val_end1_0_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:144
  SLE \noearly_nolate_diff_start[1]  (
	.Q(un10_tapcnt_final_1),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(noearly_nolate_diff_start_7[1]),
	.EN(no_early_no_late_val_end1_0_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:144
  SLE \noearly_nolate_diff_start[2]  (
	.Q(un10_tapcnt_final_2),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(noearly_nolate_diff_start_7[2]),
	.EN(no_early_no_late_val_end1_0_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:144
  SLE \noearly_nolate_diff_start[3]  (
	.Q(un10_tapcnt_final_3),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(noearly_nolate_diff_start_7[3]),
	.EN(no_early_no_late_val_end1_0_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:144
  SLE bit_align_start (
	.Q(bit_align_start_Z),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(N_1439_i),
	.EN(bit_align_done_0_sqmuxa_3_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:144
  SLE bit_align_done (
	.Q(bit_align_done_Z),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(bit_align_done_2_sqmuxa_Z),
	.EN(bit_align_done_0_sqmuxa_3_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:144
  SLE calc_done (
	.Q(calc_done_Z),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(N_1431_i),
	.EN(calc_done_0_sqmuxa_2_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:144
  SLE rx_trng_done1 (
	.Q(rx_trng_done1_Z),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(N_1415_i),
	.EN(rx_trng_done1_0_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:144
  SLE rx_BIT_ALGN_LOAD (
	.Q(CORERXIODBITALIGN_C0_0_BIT_ALGN_LOAD),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(rx_BIT_ALGN_LOAD_9),
	.EN(rx_BIT_ALGN_LOAD_0_sqmuxa_1_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:144
  SLE late_last_set (
	.Q(late_last_set_Z),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_late_diff_2_sqmuxa_Z),
	.EN(early_late_diff_0_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:144
  SLE rx_BIT_ALGN_DIR (
	.Q(CORERXIODBITALIGN_C0_0_BIT_ALGN_DIR),
	.ADn(GND),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(un1_restart_trng_fg_6_Z),
	.EN(rx_BIT_ALGN_DIR_0_sqmuxa_2_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:144
  SLE rx_BIT_ALGN_MOVE (
	.Q(CORERXIODBITALIGN_C0_0_BIT_ALGN_MOVE),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(rx_BIT_ALGN_MOVE_2_sqmuxa_Z),
	.EN(rx_BIT_ALGN_MOVE_0_sqmuxa_2_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:144
  SLE bit_align_dly_done (
	.Q(bit_align_dly_done_Z),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(bit_align_dly_done_2_sqmuxa_Z),
	.EN(bit_align_dly_done_0_sqmuxa_1_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:144
  SLE rx_trng_done (
	.Q(rx_trng_done_Z),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(N_1403),
	.EN(rx_trng_done_0_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:830
  SLE reset_dly_fg (
	.Q(reset_dly_fg_Z),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(VCC),
	.EN(reset_dly_fg4_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:144
  SLE sig_rx_BIT_ALGN_CLR_FLGS (
	.Q(sig_rx_BIT_ALGN_CLR_FLGS_Z),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(sig_rx_BIT_ALGN_CLR_FLGS_11),
	.EN(sig_rx_BIT_ALGN_CLR_FLGS_0_sqmuxa_2_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:144
  SLE rx_err (
	.Q(rx_err_Z),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(N_1392),
	.EN(rx_err_0_sqmuxa_1_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:144
  SLE late_cur_set (
	.Q(late_cur_set_Z),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_cur_set_2_sqmuxa),
	.EN(late_cur_set_0_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:144
  SLE early_cur_set (
	.Q(early_cur_set_Z),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_val_2_sqmuxa_Z),
	.EN(early_cur_set_0_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:144
  SLE early_last_set (
	.Q(early_last_set_Z),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_last_set_2_sqmuxa_Z),
	.EN(early_last_set_0_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:144
  SLE mv_up_fg (
	.Q(mv_up_fg_Z),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(tapcnt_final_upd_2_sqmuxa_1),
	.EN(mv_up_fg_0_sqmuxa_i_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:144
  SLE mv_dn_fg (
	.Q(mv_dn_fg_Z),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(tapcnt_final_upd_3_sqmuxa_1),
	.EN(mv_dn_fg_0_sqmuxa_i_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:144
  SLE \timeout_cnt[0]  (
	.Q(timeout_cnt_Z[0]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(timeout_cnt_s[0]),
	.EN(timeout_cnte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:144
  SLE \timeout_cnt[1]  (
	.Q(timeout_cnt_Z[1]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(timeout_cnt_s[1]),
	.EN(timeout_cnte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:144
  SLE \timeout_cnt[2]  (
	.Q(timeout_cnt_Z[2]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(timeout_cnt_s[2]),
	.EN(timeout_cnte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:144
  SLE \timeout_cnt[3]  (
	.Q(timeout_cnt_Z[3]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(timeout_cnt_s[3]),
	.EN(timeout_cnte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:144
  SLE \timeout_cnt[4]  (
	.Q(timeout_cnt_Z[4]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(timeout_cnt_s[4]),
	.EN(timeout_cnte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:144
  SLE \timeout_cnt[5]  (
	.Q(timeout_cnt_Z[5]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(timeout_cnt_s[5]),
	.EN(timeout_cnte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:144
  SLE \timeout_cnt[6]  (
	.Q(timeout_cnt_Z[6]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(timeout_cnt_s[6]),
	.EN(timeout_cnte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:144
  SLE \timeout_cnt[7]  (
	.Q(timeout_cnt_Z[7]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(timeout_cnt_s[7]),
	.EN(timeout_cnte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:144
  SLE \emflag_cnt[0]  (
	.Q(emflag_cnt_Z[0]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(emflag_cnt_s[0]),
	.EN(emflag_cnte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:144
  SLE \emflag_cnt[1]  (
	.Q(emflag_cnt_Z[1]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(emflag_cnt_s[1]),
	.EN(emflag_cnte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:144
  SLE \emflag_cnt[2]  (
	.Q(emflag_cnt_Z[2]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(emflag_cnt_s[2]),
	.EN(emflag_cnte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:144
  SLE \emflag_cnt[3]  (
	.Q(emflag_cnt_Z[3]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(emflag_cnt_s[3]),
	.EN(emflag_cnte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:144
  SLE \emflag_cnt[4]  (
	.Q(emflag_cnt_Z[4]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(emflag_cnt_s[4]),
	.EN(emflag_cnte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:144
  SLE \emflag_cnt[5]  (
	.Q(emflag_cnt_Z[5]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(emflag_cnt_s[5]),
	.EN(emflag_cnte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:144
  SLE \emflag_cnt[6]  (
	.Q(emflag_cnt_Z[6]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(emflag_cnt_s_Z[6]),
	.EN(emflag_cnte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:830
  SLE \rst_cnt[0]  (
	.Q(rst_cnt_Z[0]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(rst_cnt_s[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:830
  SLE \rst_cnt[1]  (
	.Q(rst_cnt_Z[1]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(rst_cnt_s[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:830
  SLE \rst_cnt[2]  (
	.Q(rst_cnt_Z[2]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(rst_cnt_s[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:830
  SLE \rst_cnt[3]  (
	.Q(rst_cnt_Z[3]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(rst_cnt_s[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:830
  SLE \rst_cnt[4]  (
	.Q(rst_cnt_Z[4]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(rst_cnt_s[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:830
  SLE \rst_cnt[5]  (
	.Q(rst_cnt_Z[5]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(rst_cnt_s[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:830
  SLE \rst_cnt[6]  (
	.Q(rst_cnt_Z[6]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(rst_cnt_s[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:830
  SLE \rst_cnt[7]  (
	.Q(rst_cnt_Z[7]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(rst_cnt_s[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:830
  SLE \rst_cnt[8]  (
	.Q(rst_cnt_Z[8]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(rst_cnt_s[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:830
  SLE \rst_cnt[9]  (
	.Q(rst_cnt_Z[9]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(rst_cnt_s_Z[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:145
  ARI1 restart_trng_fg_RNIBNT7 (
	.FCO(timeout_cnt_cry_cy),
	.S(restart_trng_fg_RNIBNT7_S_0),
	.Y(restart_trng_fg_RNIBNT7_Y_0),
	.B(restart_trng_fg_i),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam restart_trng_fg_RNIBNT7.INIT=20'h45500;
// @10:145
  ARI1 \timeout_cnt_RNI9ABM[0]  (
	.FCO(timeout_cnt_cry[0]),
	.S(timeout_cnt_s[0]),
	.Y(timeout_cnt_RNI9ABM_Y_0[0]),
	.B(restart_trng_fg_i),
	.C(timeout_cnt_Z[0]),
	.D(GND),
	.A(VCC),
	.FCI(timeout_cnt_cry_cy)
);
defparam \timeout_cnt_RNI9ABM[0] .INIT=20'h44400;
// @10:145
  ARI1 \timeout_cnt_RNI8UO41[1]  (
	.FCO(timeout_cnt_cry[1]),
	.S(timeout_cnt_s[1]),
	.Y(timeout_cnt_RNI8UO41_Y_0[1]),
	.B(restart_trng_fg_i),
	.C(timeout_cnt_Z[1]),
	.D(GND),
	.A(VCC),
	.FCI(timeout_cnt_cry[0])
);
defparam \timeout_cnt_RNI8UO41[1] .INIT=20'h44400;
// @10:145
  ARI1 \timeout_cnt_RNI8J6J1[2]  (
	.FCO(timeout_cnt_cry[2]),
	.S(timeout_cnt_s[2]),
	.Y(timeout_cnt_RNI8J6J1_Y_0[2]),
	.B(restart_trng_fg_i),
	.C(timeout_cnt_Z[2]),
	.D(GND),
	.A(VCC),
	.FCI(timeout_cnt_cry[1])
);
defparam \timeout_cnt_RNI8J6J1[2] .INIT=20'h44400;
// @10:145
  ARI1 \timeout_cnt_RNI99K12[3]  (
	.FCO(timeout_cnt_cry[3]),
	.S(timeout_cnt_s[3]),
	.Y(timeout_cnt_RNI99K12_Y_0[3]),
	.B(restart_trng_fg_i),
	.C(timeout_cnt_Z[3]),
	.D(GND),
	.A(VCC),
	.FCI(timeout_cnt_cry[2])
);
defparam \timeout_cnt_RNI99K12[3] .INIT=20'h44400;
// @10:145
  ARI1 \timeout_cnt_RNIB02G2[4]  (
	.FCO(timeout_cnt_cry[4]),
	.S(timeout_cnt_s[4]),
	.Y(timeout_cnt_RNIB02G2_Y_0[4]),
	.B(restart_trng_fg_i),
	.C(timeout_cnt_Z[4]),
	.D(GND),
	.A(VCC),
	.FCI(timeout_cnt_cry[3])
);
defparam \timeout_cnt_RNIB02G2[4] .INIT=20'h44400;
// @10:145
  ARI1 \timeout_cnt_RNIEOFU2[5]  (
	.FCO(timeout_cnt_cry[5]),
	.S(timeout_cnt_s[5]),
	.Y(timeout_cnt_RNIEOFU2_Y_0[5]),
	.B(restart_trng_fg_i),
	.C(timeout_cnt_Z[5]),
	.D(GND),
	.A(VCC),
	.FCI(timeout_cnt_cry[4])
);
defparam \timeout_cnt_RNIEOFU2[5] .INIT=20'h44400;
// @10:145
  ARI1 \timeout_cnt_RNO[7]  (
	.FCO(timeout_cnt_RNO_FCO_0[7]),
	.S(timeout_cnt_s[7]),
	.Y(timeout_cnt_RNO_Y_0[7]),
	.B(restart_trng_fg_i),
	.C(timeout_cnt_Z[7]),
	.D(GND),
	.A(VCC),
	.FCI(timeout_cnt_cry[6])
);
defparam \timeout_cnt_RNO[7] .INIT=20'h44400;
// @10:145
  ARI1 \timeout_cnt_RNIIHTC3[6]  (
	.FCO(timeout_cnt_cry[6]),
	.S(timeout_cnt_s[6]),
	.Y(timeout_cnt_RNIIHTC3_Y_0[6]),
	.B(restart_trng_fg_i),
	.C(timeout_cnt_Z[6]),
	.D(GND),
	.A(VCC),
	.FCI(timeout_cnt_cry[5])
);
defparam \timeout_cnt_RNIIHTC3[6] .INIT=20'h44400;
// @10:144
  ARI1 \emflag_cnt_cry_cy[0]  (
	.FCO(emflag_cnt_cry_cy),
	.S(emflag_cnt_cry_cy_S_1[0]),
	.Y(emflag_cnt_cry_cy_Y_1[0]),
	.B(bitalign_curr_state_Z[0]),
	.C(bitalign_curr_state_Z[2]),
	.D(bitalign_curr_state_Z[4]),
	.A(un1_restart_trng_fg_9_0_443_0),
	.FCI(VCC)
);
defparam \emflag_cnt_cry_cy[0] .INIT=20'h400DC;
// @10:144
  ARI1 \emflag_cnt_cry[0]  (
	.FCO(emflag_cnt_cry_Z[0]),
	.S(emflag_cnt_s[0]),
	.Y(emflag_cnt_cry_Y_1[0]),
	.B(emflag_cnt_cry_cy_Y_1[0]),
	.C(emflag_cnt_Z[0]),
	.D(GND),
	.A(VCC),
	.FCI(emflag_cnt_cry_cy)
);
defparam \emflag_cnt_cry[0] .INIT=20'h48800;
// @10:144
  ARI1 \emflag_cnt_cry[1]  (
	.FCO(emflag_cnt_cry_Z[1]),
	.S(emflag_cnt_s[1]),
	.Y(emflag_cnt_cry_Y_1[1]),
	.B(emflag_cnt_cry_cy_Y_1[0]),
	.C(emflag_cnt_Z[1]),
	.D(GND),
	.A(VCC),
	.FCI(emflag_cnt_cry_Z[0])
);
defparam \emflag_cnt_cry[1] .INIT=20'h48800;
// @10:144
  ARI1 \emflag_cnt_cry[2]  (
	.FCO(emflag_cnt_cry_Z[2]),
	.S(emflag_cnt_s[2]),
	.Y(emflag_cnt_cry_Y_1[2]),
	.B(emflag_cnt_cry_cy_Y_1[0]),
	.C(emflag_cnt_Z[2]),
	.D(GND),
	.A(VCC),
	.FCI(emflag_cnt_cry_Z[1])
);
defparam \emflag_cnt_cry[2] .INIT=20'h48800;
// @10:144
  ARI1 \emflag_cnt_cry[3]  (
	.FCO(emflag_cnt_cry_Z[3]),
	.S(emflag_cnt_s[3]),
	.Y(emflag_cnt_cry_Y_1[3]),
	.B(emflag_cnt_cry_cy_Y_1[0]),
	.C(emflag_cnt_Z[3]),
	.D(GND),
	.A(VCC),
	.FCI(emflag_cnt_cry_Z[2])
);
defparam \emflag_cnt_cry[3] .INIT=20'h48800;
// @10:144
  ARI1 \emflag_cnt_cry[4]  (
	.FCO(emflag_cnt_cry_Z[4]),
	.S(emflag_cnt_s[4]),
	.Y(emflag_cnt_cry_Y_1[4]),
	.B(emflag_cnt_cry_cy_Y_1[0]),
	.C(emflag_cnt_Z[4]),
	.D(GND),
	.A(VCC),
	.FCI(emflag_cnt_cry_Z[3])
);
defparam \emflag_cnt_cry[4] .INIT=20'h48800;
// @10:144
  ARI1 \emflag_cnt_s[6]  (
	.FCO(emflag_cnt_s_FCO_0[6]),
	.S(emflag_cnt_s_Z[6]),
	.Y(emflag_cnt_s_Y_0[6]),
	.B(emflag_cnt_cry_cy_Y_1[0]),
	.C(emflag_cnt_Z[6]),
	.D(GND),
	.A(VCC),
	.FCI(emflag_cnt_cry_Z[5])
);
defparam \emflag_cnt_s[6] .INIT=20'h48800;
// @10:144
  ARI1 \emflag_cnt_cry[5]  (
	.FCO(emflag_cnt_cry_Z[5]),
	.S(emflag_cnt_s[5]),
	.Y(emflag_cnt_cry_Y_1[5]),
	.B(emflag_cnt_cry_cy_Y_1[0]),
	.C(emflag_cnt_Z[5]),
	.D(GND),
	.A(VCC),
	.FCI(emflag_cnt_cry_Z[4])
);
defparam \emflag_cnt_cry[5] .INIT=20'h48800;
// @10:145
  ARI1 noearly_nolate_diff_nxt_8_cry_0_0_cy (
	.FCO(noearly_nolate_diff_nxt_8_cry_0_0_cy_Z),
	.S(noearly_nolate_diff_nxt_8_cry_0_0_cy_S_0),
	.Y(noearly_nolate_diff_nxt_8_cry_0_0_cy_Y_0),
	.B(un1_restart_trng_fg_5_0),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam noearly_nolate_diff_nxt_8_cry_0_0_cy.INIT=20'h45500;
// @10:145
  ARI1 noearly_nolate_diff_nxt_8_cry_0_0 (
	.FCO(noearly_nolate_diff_nxt_8_cry_0),
	.S(noearly_nolate_diff_nxt_8[0]),
	.Y(noearly_nolate_diff_nxt_8_cry_0_0_Y_0),
	.B(un1_restart_trng_fg_5_0),
	.C(no_early_no_late_val_st2_Z[0]),
	.D(GND),
	.A(emflag_cnt_Z[0]),
	.FCI(noearly_nolate_diff_nxt_8_cry_0_0_cy_Z)
);
defparam noearly_nolate_diff_nxt_8_cry_0_0.INIT=20'h54411;
// @10:145
  ARI1 noearly_nolate_diff_nxt_8_cry_1_0 (
	.FCO(noearly_nolate_diff_nxt_8_cry_1),
	.S(noearly_nolate_diff_nxt_8[1]),
	.Y(noearly_nolate_diff_nxt_8_cry_1_0_Y_0),
	.B(un1_restart_trng_fg_5_0),
	.C(no_early_no_late_val_st2_Z[1]),
	.D(GND),
	.A(emflag_cnt_Z[1]),
	.FCI(noearly_nolate_diff_nxt_8_cry_0)
);
defparam noearly_nolate_diff_nxt_8_cry_1_0.INIT=20'h54411;
// @10:145
  ARI1 noearly_nolate_diff_nxt_8_cry_2_0 (
	.FCO(noearly_nolate_diff_nxt_8_cry_2),
	.S(noearly_nolate_diff_nxt_8[2]),
	.Y(noearly_nolate_diff_nxt_8_cry_2_0_Y_0),
	.B(un1_restart_trng_fg_5_0),
	.C(no_early_no_late_val_st2_Z[2]),
	.D(GND),
	.A(emflag_cnt_Z[2]),
	.FCI(noearly_nolate_diff_nxt_8_cry_1)
);
defparam noearly_nolate_diff_nxt_8_cry_2_0.INIT=20'h54411;
// @10:145
  ARI1 noearly_nolate_diff_nxt_8_cry_3_0 (
	.FCO(noearly_nolate_diff_nxt_8_cry_3),
	.S(noearly_nolate_diff_nxt_8[3]),
	.Y(noearly_nolate_diff_nxt_8_cry_3_0_Y_0),
	.B(un1_restart_trng_fg_5_0),
	.C(no_early_no_late_val_st2_Z[3]),
	.D(GND),
	.A(emflag_cnt_Z[3]),
	.FCI(noearly_nolate_diff_nxt_8_cry_2)
);
defparam noearly_nolate_diff_nxt_8_cry_3_0.INIT=20'h54411;
// @10:145
  ARI1 noearly_nolate_diff_nxt_8_cry_4_0 (
	.FCO(noearly_nolate_diff_nxt_8_cry_4),
	.S(noearly_nolate_diff_nxt_8[4]),
	.Y(noearly_nolate_diff_nxt_8_cry_4_0_Y_0),
	.B(un1_restart_trng_fg_5_0),
	.C(no_early_no_late_val_st2_Z[4]),
	.D(GND),
	.A(emflag_cnt_Z[4]),
	.FCI(noearly_nolate_diff_nxt_8_cry_3)
);
defparam noearly_nolate_diff_nxt_8_cry_4_0.INIT=20'h54411;
// @10:145
  ARI1 noearly_nolate_diff_nxt_8_cry_5_0 (
	.FCO(noearly_nolate_diff_nxt_8_cry_5),
	.S(noearly_nolate_diff_nxt_8[5]),
	.Y(noearly_nolate_diff_nxt_8_cry_5_0_Y_0),
	.B(un1_restart_trng_fg_5_0),
	.C(no_early_no_late_val_st2_Z[5]),
	.D(GND),
	.A(emflag_cnt_Z[5]),
	.FCI(noearly_nolate_diff_nxt_8_cry_4)
);
defparam noearly_nolate_diff_nxt_8_cry_5_0.INIT=20'h54411;
// @10:145
  ARI1 noearly_nolate_diff_nxt_8_s_7 (
	.FCO(noearly_nolate_diff_nxt_8_s_7_FCO_0),
	.S(noearly_nolate_diff_nxt_8[7]),
	.Y(noearly_nolate_diff_nxt_8_s_7_Y_0),
	.B(un1_restart_trng_fg_5_0),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(noearly_nolate_diff_nxt_8_cry_6)
);
defparam noearly_nolate_diff_nxt_8_s_7.INIT=20'h45500;
// @10:145
  ARI1 noearly_nolate_diff_nxt_8_cry_6_0 (
	.FCO(noearly_nolate_diff_nxt_8_cry_6),
	.S(noearly_nolate_diff_nxt_8[6]),
	.Y(noearly_nolate_diff_nxt_8_cry_6_0_Y_0),
	.B(un1_restart_trng_fg_5_0),
	.C(no_early_no_late_val_st2_Z[6]),
	.D(GND),
	.A(emflag_cnt_Z[6]),
	.FCI(noearly_nolate_diff_nxt_8_cry_5)
);
defparam noearly_nolate_diff_nxt_8_cry_6_0.INIT=20'h54411;
// @10:145
  ARI1 early_late_diff_8_cry_0_0_cy (
	.FCO(early_late_diff_8_cry_0_0_cy_Z),
	.S(early_late_diff_8_cry_0_0_cy_S_0),
	.Y(early_late_diff_8_cry_0_0_cy_Y_0),
	.B(un1_restart_trng_fg_5_0),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam early_late_diff_8_cry_0_0_cy.INIT=20'h45500;
// @10:145
  ARI1 early_late_diff_8_cry_0_0 (
	.FCO(early_late_diff_8_cry_0),
	.S(early_late_diff_8[0]),
	.Y(early_late_diff_8_cry_0_0_Y_0),
	.B(un1_restart_trng_fg_5_0),
	.C(early_val_Z[0]),
	.D(GND),
	.A(emflag_cnt_Z[0]),
	.FCI(early_late_diff_8_cry_0_0_cy_Z)
);
defparam early_late_diff_8_cry_0_0.INIT=20'h54411;
// @10:145
  ARI1 early_late_diff_8_cry_1_0 (
	.FCO(early_late_diff_8_cry_1),
	.S(early_late_diff_8[1]),
	.Y(early_late_diff_8_cry_1_0_Y_0),
	.B(un1_restart_trng_fg_5_0),
	.C(early_val_Z[1]),
	.D(GND),
	.A(emflag_cnt_Z[1]),
	.FCI(early_late_diff_8_cry_0)
);
defparam early_late_diff_8_cry_1_0.INIT=20'h54411;
// @10:145
  ARI1 early_late_diff_8_cry_2_0 (
	.FCO(early_late_diff_8_cry_2),
	.S(early_late_diff_8[2]),
	.Y(early_late_diff_8_cry_2_0_Y_0),
	.B(un1_restart_trng_fg_5_0),
	.C(early_val_Z[2]),
	.D(GND),
	.A(emflag_cnt_Z[2]),
	.FCI(early_late_diff_8_cry_1)
);
defparam early_late_diff_8_cry_2_0.INIT=20'h54411;
// @10:145
  ARI1 early_late_diff_8_cry_3_0 (
	.FCO(early_late_diff_8_cry_3),
	.S(early_late_diff_8[3]),
	.Y(early_late_diff_8_cry_3_0_Y_0),
	.B(un1_restart_trng_fg_5_0),
	.C(early_val_Z[3]),
	.D(GND),
	.A(emflag_cnt_Z[3]),
	.FCI(early_late_diff_8_cry_2)
);
defparam early_late_diff_8_cry_3_0.INIT=20'h54411;
// @10:145
  ARI1 early_late_diff_8_cry_4_0 (
	.FCO(early_late_diff_8_cry_4),
	.S(early_late_diff_8[4]),
	.Y(early_late_diff_8_cry_4_0_Y_0),
	.B(un1_restart_trng_fg_5_0),
	.C(early_val_Z[4]),
	.D(GND),
	.A(emflag_cnt_Z[4]),
	.FCI(early_late_diff_8_cry_3)
);
defparam early_late_diff_8_cry_4_0.INIT=20'h54411;
// @10:145
  ARI1 early_late_diff_8_cry_5_0 (
	.FCO(early_late_diff_8_cry_5),
	.S(early_late_diff_8[5]),
	.Y(early_late_diff_8_cry_5_0_Y_0),
	.B(un1_restart_trng_fg_5_0),
	.C(early_val_Z[5]),
	.D(GND),
	.A(emflag_cnt_Z[5]),
	.FCI(early_late_diff_8_cry_4)
);
defparam early_late_diff_8_cry_5_0.INIT=20'h54411;
// @10:145
  ARI1 early_late_diff_8_s_7 (
	.FCO(early_late_diff_8_s_7_FCO_0),
	.S(early_late_diff_8[7]),
	.Y(early_late_diff_8_s_7_Y_0),
	.B(un1_restart_trng_fg_5_0),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(early_late_diff_8_cry_6)
);
defparam early_late_diff_8_s_7.INIT=20'h45500;
// @10:145
  ARI1 early_late_diff_8_cry_6_0 (
	.FCO(early_late_diff_8_cry_6),
	.S(early_late_diff_8[6]),
	.Y(early_late_diff_8_cry_6_0_Y_0),
	.B(un1_restart_trng_fg_5_0),
	.C(early_val_Z[6]),
	.D(GND),
	.A(emflag_cnt_Z[6]),
	.FCI(early_late_diff_8_cry_5)
);
defparam early_late_diff_8_cry_6_0.INIT=20'h54411;
// @10:145
  ARI1 noearly_nolate_diff_start_7_cry_0_0_cy (
	.FCO(noearly_nolate_diff_start_7_cry_0_0_cy_Z),
	.S(noearly_nolate_diff_start_7_cry_0_0_cy_S_0),
	.Y(noearly_nolate_diff_start_7_cry_0_0_cy_Y_0),
	.B(un1_restart_trng_fg_5_0),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam noearly_nolate_diff_start_7_cry_0_0_cy.INIT=20'h45500;
// @10:145
  ARI1 noearly_nolate_diff_start_7_cry_0_0 (
	.FCO(noearly_nolate_diff_start_7_cry_0),
	.S(noearly_nolate_diff_start_7[0]),
	.Y(noearly_nolate_diff_start_7_cry_0_0_Y_0),
	.B(un1_restart_trng_fg_5_0),
	.C(no_early_no_late_val_st1_Z[0]),
	.D(GND),
	.A(emflag_cnt_Z[0]),
	.FCI(noearly_nolate_diff_start_7_cry_0_0_cy_Z)
);
defparam noearly_nolate_diff_start_7_cry_0_0.INIT=20'h54411;
// @10:145
  ARI1 noearly_nolate_diff_start_7_cry_1_0 (
	.FCO(noearly_nolate_diff_start_7_cry_1),
	.S(noearly_nolate_diff_start_7[1]),
	.Y(noearly_nolate_diff_start_7_cry_1_0_Y_0),
	.B(un1_restart_trng_fg_5_0),
	.C(no_early_no_late_val_st1_Z[1]),
	.D(GND),
	.A(emflag_cnt_Z[1]),
	.FCI(noearly_nolate_diff_start_7_cry_0)
);
defparam noearly_nolate_diff_start_7_cry_1_0.INIT=20'h54411;
// @10:145
  ARI1 noearly_nolate_diff_start_7_cry_2_0 (
	.FCO(noearly_nolate_diff_start_7_cry_2),
	.S(noearly_nolate_diff_start_7[2]),
	.Y(noearly_nolate_diff_start_7_cry_2_0_Y_0),
	.B(un1_restart_trng_fg_5_0),
	.C(no_early_no_late_val_st1_Z[2]),
	.D(GND),
	.A(emflag_cnt_Z[2]),
	.FCI(noearly_nolate_diff_start_7_cry_1)
);
defparam noearly_nolate_diff_start_7_cry_2_0.INIT=20'h54411;
// @10:145
  ARI1 noearly_nolate_diff_start_7_cry_3_0 (
	.FCO(noearly_nolate_diff_start_7_cry_3),
	.S(noearly_nolate_diff_start_7[3]),
	.Y(noearly_nolate_diff_start_7_cry_3_0_Y_0),
	.B(un1_restart_trng_fg_5_0),
	.C(no_early_no_late_val_st1_Z[3]),
	.D(GND),
	.A(emflag_cnt_Z[3]),
	.FCI(noearly_nolate_diff_start_7_cry_2)
);
defparam noearly_nolate_diff_start_7_cry_3_0.INIT=20'h54411;
// @10:145
  ARI1 noearly_nolate_diff_start_7_cry_4_0 (
	.FCO(noearly_nolate_diff_start_7_cry_4),
	.S(noearly_nolate_diff_start_7[4]),
	.Y(noearly_nolate_diff_start_7_cry_4_0_Y_0),
	.B(un1_restart_trng_fg_5_0),
	.C(no_early_no_late_val_st1_Z[4]),
	.D(GND),
	.A(emflag_cnt_Z[4]),
	.FCI(noearly_nolate_diff_start_7_cry_3)
);
defparam noearly_nolate_diff_start_7_cry_4_0.INIT=20'h54411;
// @10:145
  ARI1 noearly_nolate_diff_start_7_cry_5_0 (
	.FCO(noearly_nolate_diff_start_7_cry_5),
	.S(noearly_nolate_diff_start_7[5]),
	.Y(noearly_nolate_diff_start_7_cry_5_0_Y_0),
	.B(un1_restart_trng_fg_5_0),
	.C(no_early_no_late_val_st1_Z[5]),
	.D(GND),
	.A(emflag_cnt_Z[5]),
	.FCI(noearly_nolate_diff_start_7_cry_4)
);
defparam noearly_nolate_diff_start_7_cry_5_0.INIT=20'h54411;
// @10:145
  ARI1 noearly_nolate_diff_start_7_s_7 (
	.FCO(noearly_nolate_diff_start_7_s_7_FCO_0),
	.S(noearly_nolate_diff_start_7[7]),
	.Y(noearly_nolate_diff_start_7_s_7_Y_0),
	.B(un1_restart_trng_fg_5_0),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(noearly_nolate_diff_start_7_cry_6)
);
defparam noearly_nolate_diff_start_7_s_7.INIT=20'h45500;
// @10:145
  ARI1 noearly_nolate_diff_start_7_cry_6_0 (
	.FCO(noearly_nolate_diff_start_7_cry_6),
	.S(noearly_nolate_diff_start_7[6]),
	.Y(noearly_nolate_diff_start_7_cry_6_0_Y_0),
	.B(un1_restart_trng_fg_5_0),
	.C(no_early_no_late_val_st1_Z[6]),
	.D(GND),
	.A(emflag_cnt_Z[6]),
	.FCI(noearly_nolate_diff_start_7_cry_5)
);
defparam noearly_nolate_diff_start_7_cry_6_0.INIT=20'h54411;
// @10:145
  ARI1 \un1_tap_cnt_0_sqmuxa_14_i_a2_RNIG1U11[0]  (
	.FCO(tap_cnt_17_i_m2_cry_0),
	.S(un1_tap_cnt_0_sqmuxa_14_i_a2_RNIG1U11_S_0[0]),
	.Y(un1_tap_cnt_0_sqmuxa_14_i_a2_RNIG1U11_Y_0[0]),
	.B(N_60),
	.C(N_89),
	.D(tapcnt_final_Z[0]),
	.A(tap_cnt_Z[0]),
	.FCI(GND)
);
defparam \un1_tap_cnt_0_sqmuxa_14_i_a2_RNIG1U11[0] .INIT=20'h5D872;
// @10:145
  ARI1 \tapcnt_final_RNIOTM22[1]  (
	.FCO(tap_cnt_17_i_m2_cry_1),
	.S(N_79),
	.Y(tapcnt_final_RNIOTM22_Y_0[1]),
	.B(N_60),
	.C(tap_cnt_Z[1]),
	.D(tapcnt_final_Z[1]),
	.A(un1_tap_cnt_0_sqmuxa_14_0_0[1]),
	.FCI(tap_cnt_17_i_m2_cry_0)
);
defparam \tapcnt_final_RNIOTM22[1] .INIT=20'h572D8;
// @10:145
  ARI1 \tapcnt_final_RNI2SF33[2]  (
	.FCO(tap_cnt_17_i_m2_cry_2),
	.S(N_78),
	.Y(tapcnt_final_RNI2SF33_Y_0[2]),
	.B(N_60),
	.C(tap_cnt_Z[2]),
	.D(tapcnt_final_Z[2]),
	.A(un1_tap_cnt_0_sqmuxa_14_0_0[1]),
	.FCI(tap_cnt_17_i_m2_cry_1)
);
defparam \tapcnt_final_RNI2SF33[2] .INIT=20'h572D8;
// @10:145
  ARI1 \tapcnt_final_RNIES844[3]  (
	.FCO(tap_cnt_17_i_m2_cry_3),
	.S(N_77),
	.Y(tapcnt_final_RNIES844_Y_0[3]),
	.B(un1_tap_cnt_0_sqmuxa_14_0_0[1]),
	.C(N_60),
	.D(tapcnt_final_Z[3]),
	.A(tap_cnt_Z[3]),
	.FCI(tap_cnt_17_i_m2_cry_2)
);
defparam \tapcnt_final_RNIES844[3] .INIT=20'h574B8;
// @10:145
  ARI1 \tapcnt_final_RNISU155[4]  (
	.FCO(tap_cnt_17_i_m2_cry_4),
	.S(N_76),
	.Y(tapcnt_final_RNISU155_Y_0[4]),
	.B(un1_tap_cnt_0_sqmuxa_14_0_0[1]),
	.C(N_60),
	.D(tapcnt_final_Z[4]),
	.A(tap_cnt_Z[4]),
	.FCI(tap_cnt_17_i_m2_cry_3)
);
defparam \tapcnt_final_RNISU155[4] .INIT=20'h574B8;
// @10:145
  ARI1 \tap_cnt_RNO_0[6]  (
	.FCO(tap_cnt_RNO_0_FCO_0[6]),
	.S(N_74),
	.Y(tap_cnt_RNO_0_Y_0[6]),
	.B(N_60),
	.C(tap_cnt_Z[6]),
	.D(tapcnt_final_Z[6]),
	.A(un1_tap_cnt_0_sqmuxa_14_0_0[1]),
	.FCI(tap_cnt_17_i_m2_cry_5)
);
defparam \tap_cnt_RNO_0[6] .INIT=20'h472D8;
// @10:145
  ARI1 \tapcnt_final_RNIC3R56[5]  (
	.FCO(tap_cnt_17_i_m2_cry_5),
	.S(N_75),
	.Y(tapcnt_final_RNIC3R56_Y_0[5]),
	.B(un1_tap_cnt_0_sqmuxa_14_0_0[1]),
	.C(N_60),
	.D(tapcnt_final_Z[5]),
	.A(tap_cnt_Z[5]),
	.FCI(tap_cnt_17_i_m2_cry_4)
);
defparam \tapcnt_final_RNIC3R56[5] .INIT=20'h574B8;
// @10:145
  ARI1 \early_val_RNIBEUF3[0]  (
	.FCO(tapcnt_final_13_m1_cry_0),
	.S(early_val_RNIBEUF3_S[0]),
	.Y(early_val_RNIBEUF3_Y[0]),
	.B(early_val_RNIT5J81_Z[0]),
	.C(un1_bitalign_curr_state169_12_sn),
	.D(early_val_Z[0]),
	.A(un1_no_early_no_late_val_end1_1_1_RNIHEIR_0[0]),
	.FCI(GND)
);
defparam \early_val_RNIBEUF3[0] .INIT=20'h574B8;
// @10:145
  ARI1 \early_val_RNIS2TV6[1]  (
	.FCO(tapcnt_final_13_m1_cry_1),
	.S(tapcnt_final_13_m1[1]),
	.Y(early_val_RNIS2TV6_Y[1]),
	.B(early_val_RNI09J81_Z[1]),
	.C(un1_bitalign_curr_state169_12_sn),
	.D(early_val_Z[1]),
	.A(un1_no_early_no_late_val_end1_1_1_RNIJGIR_0[1]),
	.FCI(tapcnt_final_13_m1_cry_0)
);
defparam \early_val_RNIS2TV6[1] .INIT=20'h574B8;
// @10:145
  ARI1 \early_val_RNIJTRFA[2]  (
	.FCO(tapcnt_final_13_m1_cry_2),
	.S(tapcnt_final_13_m1[2]),
	.Y(early_val_RNIJTRFA_Y[2]),
	.B(early_val_RNI3CJ81_Z[2]),
	.C(un1_bitalign_curr_state169_12_sn),
	.D(early_val_Z[2]),
	.A(un1_no_early_no_late_val_end1_1_1_RNILIIR_0[2]),
	.FCI(tapcnt_final_13_m1_cry_1)
);
defparam \early_val_RNIJTRFA[2] .INIT=20'h574B8;
// @10:145
  ARI1 \early_val_RNIGUQVD[3]  (
	.FCO(tapcnt_final_13_m1_cry_3),
	.S(tapcnt_final_13_m1[3]),
	.Y(early_val_RNIGUQVD_Y[3]),
	.B(early_val_RNI6FJ81_Z[3]),
	.C(un1_bitalign_curr_state169_12_sn),
	.D(early_val_Z[3]),
	.A(un1_no_early_no_late_val_end1_1_1_RNINKIR_0[3]),
	.FCI(tapcnt_final_13_m1_cry_2)
);
defparam \early_val_RNIGUQVD[3] .INIT=20'h574B8;
// @10:145
  ARI1 \early_val_RNIJ5QFH[4]  (
	.FCO(tapcnt_final_13_m1_cry_4),
	.S(tapcnt_final_13_m1[4]),
	.Y(early_val_RNIJ5QFH_Y[4]),
	.B(early_val_RNI9IJ81_Z[4]),
	.C(un1_bitalign_curr_state169_12_sn),
	.D(early_val_Z[4]),
	.A(un1_no_early_no_late_val_end1_1_1_RNIPMIR_0[4]),
	.FCI(tapcnt_final_13_m1_cry_3)
);
defparam \early_val_RNIJ5QFH[4] .INIT=20'h574B8;
// @10:145
  ARI1 \tapcnt_final_13_RNO[6]  (
	.FCO(tapcnt_final_13_RNO_FCO_0[6]),
	.S(tapcnt_final_13_m1[6]),
	.Y(tapcnt_final_13_RNO_Y_0[6]),
	.B(early_val_Z[6]),
	.C(tapcnt_final_3_sqmuxa_Z),
	.D(tapcnt_final_13_m1_axb_6_1),
	.A(un1_bitalign_curr_state169_12_sn),
	.FCI(tapcnt_final_13_m1_cry_5)
);
defparam \tapcnt_final_13_RNO[6] .INIT=20'h4B4AA;
// @10:145
  ARI1 \early_val_RNISIPVK[5]  (
	.FCO(tapcnt_final_13_m1_cry_5),
	.S(tapcnt_final_13_m1[5]),
	.Y(early_val_RNISIPVK_Y[5]),
	.B(early_val_RNICLJ81_Z[5]),
	.C(un1_bitalign_curr_state169_12_sn),
	.D(early_val_Z[5]),
	.A(un1_no_early_no_late_val_end1_1_1_RNIROIR_0[5]),
	.FCI(tapcnt_final_13_m1_cry_4)
);
defparam \early_val_RNISIPVK[5] .INIT=20'h574B8;
// @10:145
  ARI1 tapcnt_final_upd_8_cry_2_0 (
	.FCO(tapcnt_final_upd_8_cry_2),
	.S(tapcnt_final_upd_8_cry_2_0_S_0),
	.Y(tapcnt_final_upd_8_cry_2_0_Y_0),
	.B(mv_dn_fg_0_sqmuxa_i_o2_0),
	.C(tap_cnt_Z[2]),
	.D(GND),
	.A(tapcnt_final_upd_1_sqmuxa),
	.FCI(GND)
);
defparam tapcnt_final_upd_8_cry_2_0.INIT=20'h51144;
// @10:145
  ARI1 tapcnt_final_upd_8_cry_3_0 (
	.FCO(tapcnt_final_upd_8_cry_3),
	.S(tapcnt_final_upd_8[3]),
	.Y(tapcnt_final_upd_8_cry_3_0_Y_0),
	.B(mv_dn_fg_0_sqmuxa_i_o2_0),
	.C(tapcnt_final_upd_1_sqmuxa),
	.D(GND),
	.A(tap_cnt_Z[3]),
	.FCI(tapcnt_final_upd_8_cry_2)
);
defparam tapcnt_final_upd_8_cry_3_0.INIT=20'h54411;
// @10:145
  ARI1 tapcnt_final_upd_8_cry_4_0 (
	.FCO(tapcnt_final_upd_8_cry_4),
	.S(tapcnt_final_upd_8[4]),
	.Y(tapcnt_final_upd_8_cry_4_0_Y_0),
	.B(mv_dn_fg_0_sqmuxa_i_o2_0),
	.C(tapcnt_final_upd_1_sqmuxa),
	.D(GND),
	.A(tap_cnt_Z[4]),
	.FCI(tapcnt_final_upd_8_cry_3)
);
defparam tapcnt_final_upd_8_cry_4_0.INIT=20'h54411;
// @10:145
  ARI1 tapcnt_final_upd_8_s_6 (
	.FCO(tapcnt_final_upd_8_s_6_FCO_0),
	.S(tapcnt_final_upd_8[6]),
	.Y(tapcnt_final_upd_8_s_6_Y_0),
	.B(N_12_i),
	.C(tap_cnt_Z[6]),
	.D(tapcnt_final_upd_1_sqmuxa),
	.A(VCC),
	.FCI(tapcnt_final_upd_8_cry_5)
);
defparam tapcnt_final_upd_8_s_6.INIT=20'h48200;
// @10:145
  ARI1 tapcnt_final_upd_8_cry_5_0 (
	.FCO(tapcnt_final_upd_8_cry_5),
	.S(tapcnt_final_upd_8[5]),
	.Y(tapcnt_final_upd_8_cry_5_0_Y_0),
	.B(mv_dn_fg_0_sqmuxa_i_o2_0),
	.C(tapcnt_final_upd_1_sqmuxa),
	.D(GND),
	.A(tap_cnt_Z[5]),
	.FCI(tapcnt_final_upd_8_cry_4)
);
defparam tapcnt_final_upd_8_cry_5_0.INIT=20'h54411;
// @10:696
  ARI1 tapcnt_final27_cry_0 (
	.FCO(tapcnt_final27_cry_0_Z),
	.S(tapcnt_final27_cry_0_S_0),
	.Y(tapcnt_final27_cry_0_Y_0),
	.B(early_val_Z[0]),
	.C(GND),
	.D(GND),
	.A(late_val_Z[0]),
	.FCI(GND)
);
defparam tapcnt_final27_cry_0.INIT=20'h5AA55;
// @10:696
  ARI1 tapcnt_final27_cry_1 (
	.FCO(tapcnt_final27_cry_1_Z),
	.S(tapcnt_final27_cry_1_S_0),
	.Y(tapcnt_final27_cry_1_Y_0),
	.B(early_val_Z[1]),
	.C(GND),
	.D(GND),
	.A(late_val_Z[1]),
	.FCI(tapcnt_final27_cry_0_Z)
);
defparam tapcnt_final27_cry_1.INIT=20'h5AA55;
// @10:696
  ARI1 tapcnt_final27_cry_2 (
	.FCO(tapcnt_final27_cry_2_Z),
	.S(tapcnt_final27_cry_2_S_0),
	.Y(tapcnt_final27_cry_2_Y_0),
	.B(early_val_Z[2]),
	.C(GND),
	.D(GND),
	.A(late_val_Z[2]),
	.FCI(tapcnt_final27_cry_1_Z)
);
defparam tapcnt_final27_cry_2.INIT=20'h5AA55;
// @10:696
  ARI1 tapcnt_final27_cry_3 (
	.FCO(tapcnt_final27_cry_3_Z),
	.S(tapcnt_final27_cry_3_S_0),
	.Y(tapcnt_final27_cry_3_Y_0),
	.B(early_val_Z[3]),
	.C(GND),
	.D(GND),
	.A(late_val_Z[3]),
	.FCI(tapcnt_final27_cry_2_Z)
);
defparam tapcnt_final27_cry_3.INIT=20'h5AA55;
// @10:696
  ARI1 tapcnt_final27_cry_4 (
	.FCO(tapcnt_final27_cry_4_Z),
	.S(tapcnt_final27_cry_4_S_0),
	.Y(tapcnt_final27_cry_4_Y_0),
	.B(early_val_Z[4]),
	.C(GND),
	.D(GND),
	.A(late_val_Z[4]),
	.FCI(tapcnt_final27_cry_3_Z)
);
defparam tapcnt_final27_cry_4.INIT=20'h5AA55;
// @10:696
  ARI1 tapcnt_final27_cry_5 (
	.FCO(tapcnt_final27_cry_5_Z),
	.S(tapcnt_final27_cry_5_S_0),
	.Y(tapcnt_final27_cry_5_Y_0),
	.B(early_val_Z[5]),
	.C(GND),
	.D(GND),
	.A(late_val_Z[5]),
	.FCI(tapcnt_final27_cry_4_Z)
);
defparam tapcnt_final27_cry_5.INIT=20'h5AA55;
// @10:696
  ARI1 tapcnt_final27_cry_6 (
	.FCO(tapcnt_final27),
	.S(tapcnt_final27_cry_6_S_0),
	.Y(tapcnt_final27_cry_6_Y_0),
	.B(early_val_Z[6]),
	.C(GND),
	.D(GND),
	.A(late_val_Z[6]),
	.FCI(tapcnt_final27_cry_5_Z)
);
defparam tapcnt_final27_cry_6.INIT=20'h5AA55;
// @10:690
  ARI1 un16_tapcnt_final_cry_0 (
	.FCO(un16_tapcnt_final_cry_0_Z),
	.S(un16_tapcnt_final_cry_0_S_0),
	.Y(un16_tapcnt_final_cry_0_Y_0),
	.B(un10_tapcnt_final_0),
	.C(GND),
	.D(GND),
	.A(un16_tapcnt_final_0),
	.FCI(GND)
);
defparam un16_tapcnt_final_cry_0.INIT=20'h5AA55;
// @10:690
  ARI1 un16_tapcnt_final_cry_1 (
	.FCO(un16_tapcnt_final_cry_1_Z),
	.S(un16_tapcnt_final_cry_1_S_0),
	.Y(un16_tapcnt_final_cry_1_Y_0),
	.B(un10_tapcnt_final_1),
	.C(GND),
	.D(GND),
	.A(un16_tapcnt_final_1),
	.FCI(un16_tapcnt_final_cry_0_Z)
);
defparam un16_tapcnt_final_cry_1.INIT=20'h5AA55;
// @10:690
  ARI1 un16_tapcnt_final_cry_2 (
	.FCO(un16_tapcnt_final_cry_2_Z),
	.S(un16_tapcnt_final_cry_2_S_0),
	.Y(un16_tapcnt_final_cry_2_Y_0),
	.B(un10_tapcnt_final_2),
	.C(GND),
	.D(GND),
	.A(un16_tapcnt_final_2),
	.FCI(un16_tapcnt_final_cry_1_Z)
);
defparam un16_tapcnt_final_cry_2.INIT=20'h5AA55;
// @10:690
  ARI1 un16_tapcnt_final_cry_3 (
	.FCO(un16_tapcnt_final_cry_3_Z),
	.S(un16_tapcnt_final_cry_3_S_0),
	.Y(un16_tapcnt_final_cry_3_Y_0),
	.B(un10_tapcnt_final_3),
	.C(GND),
	.D(GND),
	.A(un16_tapcnt_final_3),
	.FCI(un16_tapcnt_final_cry_2_Z)
);
defparam un16_tapcnt_final_cry_3.INIT=20'h5AA55;
// @10:690
  ARI1 un16_tapcnt_final_cry_4 (
	.FCO(un16_tapcnt_final_cry_4_Z),
	.S(un16_tapcnt_final_cry_4_S_0),
	.Y(un16_tapcnt_final_cry_4_Y_0),
	.B(un10_tapcnt_final_4),
	.C(GND),
	.D(GND),
	.A(un16_tapcnt_final_4),
	.FCI(un16_tapcnt_final_cry_3_Z)
);
defparam un16_tapcnt_final_cry_4.INIT=20'h5AA55;
// @10:690
  ARI1 un16_tapcnt_final_cry_5 (
	.FCO(un16_tapcnt_final_cry_5_Z),
	.S(un16_tapcnt_final_cry_5_S_0),
	.Y(un16_tapcnt_final_cry_5_Y_0),
	.B(un10_tapcnt_final_5),
	.C(GND),
	.D(GND),
	.A(un16_tapcnt_final_5),
	.FCI(un16_tapcnt_final_cry_4_Z)
);
defparam un16_tapcnt_final_cry_5.INIT=20'h5AA55;
// @10:690
  ARI1 un16_tapcnt_final_cry_6 (
	.FCO(un16_tapcnt_final_cry_6_Z),
	.S(un16_tapcnt_final_cry_6_S_0),
	.Y(un16_tapcnt_final_cry_6_Y_0),
	.B(un10_tapcnt_final_6),
	.C(GND),
	.D(GND),
	.A(un16_tapcnt_final_6),
	.FCI(un16_tapcnt_final_cry_5_Z)
);
defparam un16_tapcnt_final_cry_6.INIT=20'h5AA55;
// @10:690
  ARI1 un16_tapcnt_final_cry_7 (
	.FCO(un16_tapcnt_final_cry_7_Z),
	.S(un16_tapcnt_final_cry_7_S_0),
	.Y(un16_tapcnt_final_cry_7_Y_0),
	.B(un10_tapcnt_final_7),
	.C(GND),
	.D(GND),
	.A(un16_tapcnt_final_7),
	.FCI(un16_tapcnt_final_cry_6_Z)
);
defparam un16_tapcnt_final_cry_7.INIT=20'h5AA55;
// @10:688
  ARI1 un1_early_late_diff_1_cry_0 (
	.FCO(un1_early_late_diff_1_cry_0_Z),
	.S(un1_early_late_diff_1_cry_0_S_0),
	.Y(un1_early_late_diff_1_cry_0_Y_0),
	.B(early_late_diff_Z[0]),
	.C(GND),
	.D(GND),
	.A(un16_tapcnt_final_0),
	.FCI(GND)
);
defparam un1_early_late_diff_1_cry_0.INIT=20'h5AA55;
// @10:688
  ARI1 un1_early_late_diff_1_cry_1 (
	.FCO(un1_early_late_diff_1_cry_1_Z),
	.S(un1_early_late_diff_1_cry_1_S_0),
	.Y(un1_early_late_diff_1_cry_1_Y_0),
	.B(early_late_diff_Z[1]),
	.C(GND),
	.D(GND),
	.A(un16_tapcnt_final_1),
	.FCI(un1_early_late_diff_1_cry_0_Z)
);
defparam un1_early_late_diff_1_cry_1.INIT=20'h5AA55;
// @10:688
  ARI1 un1_early_late_diff_1_cry_2 (
	.FCO(un1_early_late_diff_1_cry_2_Z),
	.S(un1_early_late_diff_1_cry_2_S_0),
	.Y(un1_early_late_diff_1_cry_2_Y_0),
	.B(early_late_diff_Z[2]),
	.C(GND),
	.D(GND),
	.A(un16_tapcnt_final_2),
	.FCI(un1_early_late_diff_1_cry_1_Z)
);
defparam un1_early_late_diff_1_cry_2.INIT=20'h5AA55;
// @10:688
  ARI1 un1_early_late_diff_1_cry_3 (
	.FCO(un1_early_late_diff_1_cry_3_Z),
	.S(un1_early_late_diff_1_cry_3_S_0),
	.Y(un1_early_late_diff_1_cry_3_Y_0),
	.B(early_late_diff_Z[3]),
	.C(GND),
	.D(GND),
	.A(un16_tapcnt_final_3),
	.FCI(un1_early_late_diff_1_cry_2_Z)
);
defparam un1_early_late_diff_1_cry_3.INIT=20'h5AA55;
// @10:688
  ARI1 un1_early_late_diff_1_cry_4 (
	.FCO(un1_early_late_diff_1_cry_4_Z),
	.S(un1_early_late_diff_1_cry_4_S_0),
	.Y(un1_early_late_diff_1_cry_4_Y_0),
	.B(early_late_diff_Z[4]),
	.C(GND),
	.D(GND),
	.A(un16_tapcnt_final_4),
	.FCI(un1_early_late_diff_1_cry_3_Z)
);
defparam un1_early_late_diff_1_cry_4.INIT=20'h5AA55;
// @10:688
  ARI1 un1_early_late_diff_1_cry_5 (
	.FCO(un1_early_late_diff_1_cry_5_Z),
	.S(un1_early_late_diff_1_cry_5_S_0),
	.Y(un1_early_late_diff_1_cry_5_Y_0),
	.B(early_late_diff_Z[5]),
	.C(GND),
	.D(GND),
	.A(un16_tapcnt_final_5),
	.FCI(un1_early_late_diff_1_cry_4_Z)
);
defparam un1_early_late_diff_1_cry_5.INIT=20'h5AA55;
// @10:688
  ARI1 un1_early_late_diff_1_cry_6 (
	.FCO(un1_early_late_diff_1_cry_6_Z),
	.S(un1_early_late_diff_1_cry_6_S_0),
	.Y(un1_early_late_diff_1_cry_6_Y_0),
	.B(early_late_diff_Z[6]),
	.C(GND),
	.D(GND),
	.A(un16_tapcnt_final_6),
	.FCI(un1_early_late_diff_1_cry_5_Z)
);
defparam un1_early_late_diff_1_cry_6.INIT=20'h5AA55;
// @10:688
  ARI1 un1_early_late_diff_1_cry_7 (
	.FCO(un1_early_late_diff_1_cry_7_Z),
	.S(un1_early_late_diff_1_cry_7_S_0),
	.Y(un1_early_late_diff_1_cry_7_Y_0),
	.B(early_late_diff_Z[7]),
	.C(GND),
	.D(GND),
	.A(un16_tapcnt_final_7),
	.FCI(un1_early_late_diff_1_cry_6_Z)
);
defparam un1_early_late_diff_1_cry_7.INIT=20'h5AA55;
// @10:683
  ARI1 un10_tapcnt_final_cry_0 (
	.FCO(un10_tapcnt_final_cry_0_Z),
	.S(un10_tapcnt_final_cry_0_S_0),
	.Y(un10_tapcnt_final_cry_0_Y_0),
	.B(un16_tapcnt_final_0),
	.C(GND),
	.D(GND),
	.A(un10_tapcnt_final_0),
	.FCI(GND)
);
defparam un10_tapcnt_final_cry_0.INIT=20'h5AA55;
// @10:683
  ARI1 un10_tapcnt_final_cry_1 (
	.FCO(un10_tapcnt_final_cry_1_Z),
	.S(un10_tapcnt_final_cry_1_S_0),
	.Y(un10_tapcnt_final_cry_1_Y_0),
	.B(un16_tapcnt_final_1),
	.C(GND),
	.D(GND),
	.A(un10_tapcnt_final_1),
	.FCI(un10_tapcnt_final_cry_0_Z)
);
defparam un10_tapcnt_final_cry_1.INIT=20'h5AA55;
// @10:683
  ARI1 un10_tapcnt_final_cry_2 (
	.FCO(un10_tapcnt_final_cry_2_Z),
	.S(un10_tapcnt_final_cry_2_S_0),
	.Y(un10_tapcnt_final_cry_2_Y_0),
	.B(un16_tapcnt_final_2),
	.C(GND),
	.D(GND),
	.A(un10_tapcnt_final_2),
	.FCI(un10_tapcnt_final_cry_1_Z)
);
defparam un10_tapcnt_final_cry_2.INIT=20'h5AA55;
// @10:683
  ARI1 un10_tapcnt_final_cry_3 (
	.FCO(un10_tapcnt_final_cry_3_Z),
	.S(un10_tapcnt_final_cry_3_S_0),
	.Y(un10_tapcnt_final_cry_3_Y_0),
	.B(un16_tapcnt_final_3),
	.C(GND),
	.D(GND),
	.A(un10_tapcnt_final_3),
	.FCI(un10_tapcnt_final_cry_2_Z)
);
defparam un10_tapcnt_final_cry_3.INIT=20'h5AA55;
// @10:683
  ARI1 un10_tapcnt_final_cry_4 (
	.FCO(un10_tapcnt_final_cry_4_Z),
	.S(un10_tapcnt_final_cry_4_S_0),
	.Y(un10_tapcnt_final_cry_4_Y_0),
	.B(un16_tapcnt_final_4),
	.C(GND),
	.D(GND),
	.A(un10_tapcnt_final_4),
	.FCI(un10_tapcnt_final_cry_3_Z)
);
defparam un10_tapcnt_final_cry_4.INIT=20'h5AA55;
// @10:683
  ARI1 un10_tapcnt_final_cry_5 (
	.FCO(un10_tapcnt_final_cry_5_Z),
	.S(un10_tapcnt_final_cry_5_S_0),
	.Y(un10_tapcnt_final_cry_5_Y_0),
	.B(un16_tapcnt_final_5),
	.C(GND),
	.D(GND),
	.A(un10_tapcnt_final_5),
	.FCI(un10_tapcnt_final_cry_4_Z)
);
defparam un10_tapcnt_final_cry_5.INIT=20'h5AA55;
// @10:683
  ARI1 un10_tapcnt_final_cry_6 (
	.FCO(un10_tapcnt_final_cry_6_Z),
	.S(un10_tapcnt_final_cry_6_S_0),
	.Y(un10_tapcnt_final_cry_6_Y_0),
	.B(un16_tapcnt_final_6),
	.C(GND),
	.D(GND),
	.A(un10_tapcnt_final_6),
	.FCI(un10_tapcnt_final_cry_5_Z)
);
defparam un10_tapcnt_final_cry_6.INIT=20'h5AA55;
// @10:683
  ARI1 un10_tapcnt_final_cry_7 (
	.FCO(un10_tapcnt_final_cry_7_Z),
	.S(un10_tapcnt_final_cry_7_S_0),
	.Y(un10_tapcnt_final_cry_7_Y_0),
	.B(un16_tapcnt_final_7),
	.C(GND),
	.D(GND),
	.A(un10_tapcnt_final_7),
	.FCI(un10_tapcnt_final_cry_6_Z)
);
defparam un10_tapcnt_final_cry_7.INIT=20'h5AA55;
// @10:681
  ARI1 un1_early_late_diff_cry_0 (
	.FCO(un1_early_late_diff_cry_0_Z),
	.S(un1_early_late_diff_cry_0_S_0),
	.Y(un1_early_late_diff_cry_0_Y_0),
	.B(early_late_diff_Z[0]),
	.C(GND),
	.D(GND),
	.A(un10_tapcnt_final_0),
	.FCI(GND)
);
defparam un1_early_late_diff_cry_0.INIT=20'h5AA55;
// @10:681
  ARI1 un1_early_late_diff_cry_1 (
	.FCO(un1_early_late_diff_cry_1_Z),
	.S(un1_early_late_diff_cry_1_S_0),
	.Y(un1_early_late_diff_cry_1_Y_0),
	.B(early_late_diff_Z[1]),
	.C(GND),
	.D(GND),
	.A(un10_tapcnt_final_1),
	.FCI(un1_early_late_diff_cry_0_Z)
);
defparam un1_early_late_diff_cry_1.INIT=20'h5AA55;
// @10:681
  ARI1 un1_early_late_diff_cry_2 (
	.FCO(un1_early_late_diff_cry_2_Z),
	.S(un1_early_late_diff_cry_2_S_0),
	.Y(un1_early_late_diff_cry_2_Y_0),
	.B(early_late_diff_Z[2]),
	.C(GND),
	.D(GND),
	.A(un10_tapcnt_final_2),
	.FCI(un1_early_late_diff_cry_1_Z)
);
defparam un1_early_late_diff_cry_2.INIT=20'h5AA55;
// @10:681
  ARI1 un1_early_late_diff_cry_3 (
	.FCO(un1_early_late_diff_cry_3_Z),
	.S(un1_early_late_diff_cry_3_S_0),
	.Y(un1_early_late_diff_cry_3_Y_0),
	.B(early_late_diff_Z[3]),
	.C(GND),
	.D(GND),
	.A(un10_tapcnt_final_3),
	.FCI(un1_early_late_diff_cry_2_Z)
);
defparam un1_early_late_diff_cry_3.INIT=20'h5AA55;
// @10:681
  ARI1 un1_early_late_diff_cry_4 (
	.FCO(un1_early_late_diff_cry_4_Z),
	.S(un1_early_late_diff_cry_4_S_0),
	.Y(un1_early_late_diff_cry_4_Y_0),
	.B(early_late_diff_Z[4]),
	.C(GND),
	.D(GND),
	.A(un10_tapcnt_final_4),
	.FCI(un1_early_late_diff_cry_3_Z)
);
defparam un1_early_late_diff_cry_4.INIT=20'h5AA55;
// @10:681
  ARI1 un1_early_late_diff_cry_5 (
	.FCO(un1_early_late_diff_cry_5_Z),
	.S(un1_early_late_diff_cry_5_S_0),
	.Y(un1_early_late_diff_cry_5_Y_0),
	.B(early_late_diff_Z[5]),
	.C(GND),
	.D(GND),
	.A(un10_tapcnt_final_5),
	.FCI(un1_early_late_diff_cry_4_Z)
);
defparam un1_early_late_diff_cry_5.INIT=20'h5AA55;
// @10:681
  ARI1 un1_early_late_diff_cry_6 (
	.FCO(un1_early_late_diff_cry_6_Z),
	.S(un1_early_late_diff_cry_6_S_0),
	.Y(un1_early_late_diff_cry_6_Y_0),
	.B(early_late_diff_Z[6]),
	.C(GND),
	.D(GND),
	.A(un10_tapcnt_final_6),
	.FCI(un1_early_late_diff_cry_5_Z)
);
defparam un1_early_late_diff_cry_6.INIT=20'h5AA55;
// @10:681
  ARI1 un1_early_late_diff_cry_7 (
	.FCO(un1_early_late_diff_cry_7_Z),
	.S(un1_early_late_diff_cry_7_S_0),
	.Y(un1_early_late_diff_cry_7_Y_0),
	.B(early_late_diff_Z[7]),
	.C(GND),
	.D(GND),
	.A(un10_tapcnt_final_7),
	.FCI(un1_early_late_diff_cry_6_Z)
);
defparam un1_early_late_diff_cry_7.INIT=20'h5AA55;
// @10:830
  ARI1 rst_cnt_s_715 (
	.FCO(rst_cnt_s_715_FCO_0),
	.S(rst_cnt_s_715_S_0),
	.Y(rst_cnt_s_715_Y_0),
	.B(rst_cnt_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam rst_cnt_s_715.INIT=20'h4AA00;
// @10:830
  ARI1 \rst_cnt_cry[1]  (
	.FCO(rst_cnt_cry_Z[1]),
	.S(rst_cnt_s[1]),
	.Y(rst_cnt_cry_Y_1[1]),
	.B(rst_cnt_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(rst_cnt_s_715_FCO_0)
);
defparam \rst_cnt_cry[1] .INIT=20'h4AA00;
// @10:830
  ARI1 \rst_cnt_cry[2]  (
	.FCO(rst_cnt_cry_Z[2]),
	.S(rst_cnt_s[2]),
	.Y(rst_cnt_cry_Y_1[2]),
	.B(rst_cnt_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(rst_cnt_cry_Z[1])
);
defparam \rst_cnt_cry[2] .INIT=20'h4AA00;
// @10:830
  ARI1 \rst_cnt_cry[3]  (
	.FCO(rst_cnt_cry_Z[3]),
	.S(rst_cnt_s[3]),
	.Y(rst_cnt_cry_Y_1[3]),
	.B(rst_cnt_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(rst_cnt_cry_Z[2])
);
defparam \rst_cnt_cry[3] .INIT=20'h4AA00;
// @10:830
  ARI1 \rst_cnt_cry[4]  (
	.FCO(rst_cnt_cry_Z[4]),
	.S(rst_cnt_s[4]),
	.Y(rst_cnt_cry_Y_1[4]),
	.B(rst_cnt_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(rst_cnt_cry_Z[3])
);
defparam \rst_cnt_cry[4] .INIT=20'h4AA00;
// @10:830
  ARI1 \rst_cnt_cry[5]  (
	.FCO(rst_cnt_cry_Z[5]),
	.S(rst_cnt_s[5]),
	.Y(rst_cnt_cry_Y_1[5]),
	.B(rst_cnt_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(rst_cnt_cry_Z[4])
);
defparam \rst_cnt_cry[5] .INIT=20'h4AA00;
// @10:830
  ARI1 \rst_cnt_cry[6]  (
	.FCO(rst_cnt_cry_Z[6]),
	.S(rst_cnt_s[6]),
	.Y(rst_cnt_cry_Y_1[6]),
	.B(rst_cnt_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(rst_cnt_cry_Z[5])
);
defparam \rst_cnt_cry[6] .INIT=20'h4AA00;
// @10:830
  ARI1 \rst_cnt_cry[7]  (
	.FCO(rst_cnt_cry_Z[7]),
	.S(rst_cnt_s[7]),
	.Y(rst_cnt_cry_Y_1[7]),
	.B(rst_cnt_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(rst_cnt_cry_Z[6])
);
defparam \rst_cnt_cry[7] .INIT=20'h4AA00;
// @10:830
  ARI1 \rst_cnt_s[9]  (
	.FCO(rst_cnt_s_FCO_1[9]),
	.S(rst_cnt_s_Z[9]),
	.Y(rst_cnt_s_Y_1[9]),
	.B(rst_cnt_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(rst_cnt_cry_Z[8])
);
defparam \rst_cnt_s[9] .INIT=20'h4AA00;
// @10:830
  ARI1 \rst_cnt_cry[8]  (
	.FCO(rst_cnt_cry_Z[8]),
	.S(rst_cnt_s[8]),
	.Y(rst_cnt_cry_Y_1[8]),
	.B(rst_cnt_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(rst_cnt_cry_Z[7])
);
defparam \rst_cnt_cry[8] .INIT=20'h4AA00;
// @10:531
  ARI1 late_flags_pmux_127_1_0_wmux_0 (
	.FCO(late_flags_pmux_127_1_0_co1),
	.S(late_flags_pmux_127_1_0_wmux_0_S_0),
	.Y(late_flags_pmux),
	.B(emflag_cnt_Z[0]),
	.C(late_flags_pmux_126_1_1_wmux_10_Y_0),
	.D(late_flags_pmux_126_1_0_wmux_10_Y_0),
	.A(late_flags_pmux_127_1_0_y0),
	.FCI(late_flags_pmux_127_1_0_co0)
);
defparam late_flags_pmux_127_1_0_wmux_0.INIT=20'h0F588;
// @10:531
  ARI1 late_flags_pmux_127_1_0_wmux (
	.FCO(late_flags_pmux_127_1_0_co0),
	.S(late_flags_pmux_127_1_0_wmux_S_0),
	.Y(late_flags_pmux_127_1_0_y0),
	.B(emflag_cnt_Z[0]),
	.C(late_flags_pmux_63_1_1_wmux_10_Y_0),
	.D(late_flags_pmux_63_1_0_wmux_10_Y_0),
	.A(emflag_cnt_Z[1]),
	.FCI(VCC)
);
defparam late_flags_pmux_127_1_0_wmux.INIT=20'h0FA44;
// @10:531
  ARI1 early_flags_pmux_127_1_0_wmux_0 (
	.FCO(early_flags_pmux_127_1_0_co1),
	.S(early_flags_pmux_127_1_0_wmux_0_S_0),
	.Y(early_flags_pmux),
	.B(emflag_cnt_Z[0]),
	.C(early_flags_pmux_126_1_1_wmux_10_Y_0),
	.D(early_flags_pmux_126_1_0_wmux_10_Y_0),
	.A(early_flags_pmux_127_1_0_y0),
	.FCI(early_flags_pmux_127_1_0_co0)
);
defparam early_flags_pmux_127_1_0_wmux_0.INIT=20'h0F588;
// @10:531
  ARI1 early_flags_pmux_127_1_0_wmux (
	.FCO(early_flags_pmux_127_1_0_co0),
	.S(early_flags_pmux_127_1_0_wmux_S_0),
	.Y(early_flags_pmux_127_1_0_y0),
	.B(emflag_cnt_Z[0]),
	.C(early_flags_pmux_63_1_1_wmux_10_Y_0),
	.D(early_flags_pmux_63_1_0_wmux_10_Y_0),
	.A(emflag_cnt_Z[1]),
	.FCI(VCC)
);
defparam early_flags_pmux_127_1_0_wmux.INIT=20'h0FA44;
// @11:71
  ARI1 \bitalign_curr_state_34_4_0_.m74_2_1_1_wmux_0  (
	.FCO(m74_2_1_1_1_co1),
	.S(m74_2_1_1_wmux_0_S_0),
	.Y(N_75_0),
	.B(bitalign_curr_state_Z[1]),
	.C(N_29_i),
	.D(N_116_mux),
	.A(m74_2_1_1_1_y0),
	.FCI(m74_2_1_1_1_co0)
);
defparam \bitalign_curr_state_34_4_0_.m74_2_1_1_wmux_0 .INIT=20'h0F588;
// @11:71
  ARI1 \bitalign_curr_state_34_4_0_.m74_2_1_1_1_wmux  (
	.FCO(m74_2_1_1_1_co0),
	.S(m74_2_1_1_wmux_S_0),
	.Y(m74_2_1_1_1_y0),
	.B(bitalign_curr_state_Z[1]),
	.C(N_69),
	.D(m74_1_0_0),
	.A(bitalign_curr_state_Z[2]),
	.FCI(VCC)
);
defparam \bitalign_curr_state_34_4_0_.m74_2_1_1_1_wmux .INIT=20'h0FA44;
// @10:531
  ARI1 early_flags_pmux_63_1_1_wmux_20 (
	.FCO(early_flags_pmux_63_1_1_co1_9),
	.S(early_flags_pmux_63_1_1_wmux_20_S_0),
	.Y(early_flags_pmux_63_1_1_y21),
	.B(early_flags_pmux_63_1_1_y3_0),
	.C(early_flags_pmux_63_1_1_y1_0),
	.D(emflag_cnt_Z[3]),
	.A(early_flags_pmux_63_1_1_y0_8),
	.FCI(early_flags_pmux_63_1_1_co0_9)
);
defparam early_flags_pmux_63_1_1_wmux_20.INIT=20'h0FA0C;
// @10:531
  ARI1 early_flags_pmux_63_1_1_wmux_19 (
	.FCO(early_flags_pmux_63_1_1_co0_9),
	.S(early_flags_pmux_63_1_1_wmux_19_S_0),
	.Y(early_flags_pmux_63_1_1_y0_8),
	.B(early_flags_pmux_63_1_1_y5_0),
	.C(emflag_cnt_Z[4]),
	.D(emflag_cnt_Z[3]),
	.A(early_flags_pmux_63_1_1_y7_0),
	.FCI(early_flags_pmux_63_1_1_co1_8)
);
defparam early_flags_pmux_63_1_1_wmux_19.INIT=20'h0EC2C;
// @10:531
  ARI1 early_flags_pmux_63_1_1_wmux_18 (
	.FCO(early_flags_pmux_63_1_1_co1_8),
	.S(early_flags_pmux_63_1_1_wmux_18_S_0),
	.Y(early_flags_pmux_63_1_1_y7_0),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_Z[60]),
	.D(early_flags_Z[124]),
	.A(early_flags_pmux_63_1_1_y0_7),
	.FCI(early_flags_pmux_63_1_1_co0_8)
);
defparam early_flags_pmux_63_1_1_wmux_18.INIT=20'h0F588;
// @10:531
  ARI1 early_flags_pmux_63_1_1_wmux_17 (
	.FCO(early_flags_pmux_63_1_1_co0_8),
	.S(early_flags_pmux_63_1_1_wmux_17_S_0),
	.Y(early_flags_pmux_63_1_1_y0_7),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_Z[28]),
	.D(early_flags_Z[92]),
	.A(emflag_cnt_Z[6]),
	.FCI(early_flags_pmux_63_1_1_co1_7)
);
defparam early_flags_pmux_63_1_1_wmux_17.INIT=20'h0FA44;
// @10:531
  ARI1 early_flags_pmux_63_1_1_wmux_16 (
	.FCO(early_flags_pmux_63_1_1_co1_7),
	.S(early_flags_pmux_63_1_1_wmux_16_S_0),
	.Y(early_flags_pmux_63_1_1_y5_0),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_Z[44]),
	.D(early_flags_Z[108]),
	.A(early_flags_pmux_63_1_1_y0_6),
	.FCI(early_flags_pmux_63_1_1_co0_7)
);
defparam early_flags_pmux_63_1_1_wmux_16.INIT=20'h0F588;
// @10:531
  ARI1 early_flags_pmux_63_1_1_wmux_15 (
	.FCO(early_flags_pmux_63_1_1_co0_7),
	.S(early_flags_pmux_63_1_1_wmux_15_S_0),
	.Y(early_flags_pmux_63_1_1_y0_6),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_Z[12]),
	.D(early_flags_Z[76]),
	.A(emflag_cnt_Z[6]),
	.FCI(early_flags_pmux_63_1_1_co1_6)
);
defparam early_flags_pmux_63_1_1_wmux_15.INIT=20'h0FA44;
// @10:531
  ARI1 early_flags_pmux_63_1_1_wmux_14 (
	.FCO(early_flags_pmux_63_1_1_co1_6),
	.S(early_flags_pmux_63_1_1_wmux_14_S_0),
	.Y(early_flags_pmux_63_1_1_y3_0),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_Z[52]),
	.D(early_flags_Z[116]),
	.A(early_flags_pmux_63_1_1_y0_5),
	.FCI(early_flags_pmux_63_1_1_co0_6)
);
defparam early_flags_pmux_63_1_1_wmux_14.INIT=20'h0F588;
// @10:531
  ARI1 early_flags_pmux_63_1_1_wmux_13 (
	.FCO(early_flags_pmux_63_1_1_co0_6),
	.S(early_flags_pmux_63_1_1_wmux_13_S_0),
	.Y(early_flags_pmux_63_1_1_y0_5),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_Z[20]),
	.D(early_flags_Z[84]),
	.A(emflag_cnt_Z[6]),
	.FCI(early_flags_pmux_63_1_1_co1_5)
);
defparam early_flags_pmux_63_1_1_wmux_13.INIT=20'h0FA44;
// @10:531
  ARI1 early_flags_pmux_63_1_1_wmux_12 (
	.FCO(early_flags_pmux_63_1_1_co1_5),
	.S(early_flags_pmux_63_1_1_wmux_12_S_0),
	.Y(early_flags_pmux_63_1_1_y1_0),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_Z[36]),
	.D(early_flags_Z[100]),
	.A(early_flags_pmux_63_1_1_y0_4),
	.FCI(early_flags_pmux_63_1_1_co0_5)
);
defparam early_flags_pmux_63_1_1_wmux_12.INIT=20'h0F588;
// @10:531
  ARI1 early_flags_pmux_63_1_1_wmux_11 (
	.FCO(early_flags_pmux_63_1_1_co0_5),
	.S(early_flags_pmux_63_1_1_wmux_11_S_0),
	.Y(early_flags_pmux_63_1_1_y0_4),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_Z[4]),
	.D(early_flags_Z[68]),
	.A(emflag_cnt_Z[6]),
	.FCI(early_flags_pmux_63_1_1_co1_4)
);
defparam early_flags_pmux_63_1_1_wmux_11.INIT=20'h0FA44;
// @10:531
  ARI1 early_flags_pmux_63_1_1_wmux_10 (
	.FCO(early_flags_pmux_63_1_1_co1_4),
	.S(early_flags_pmux_63_1_1_wmux_10_S_0),
	.Y(early_flags_pmux_63_1_1_wmux_10_Y_0),
	.B(early_flags_pmux_63_1_1_y9),
	.C(emflag_cnt_Z[2]),
	.D(VCC),
	.A(early_flags_pmux_63_1_1_y21),
	.FCI(early_flags_pmux_63_1_1_co0_4)
);
defparam early_flags_pmux_63_1_1_wmux_10.INIT=20'h0EC2C;
// @10:531
  ARI1 early_flags_pmux_63_1_1_wmux_9 (
	.FCO(early_flags_pmux_63_1_1_co0_4),
	.S(early_flags_pmux_63_1_1_wmux_9_S_0),
	.Y(early_flags_pmux_63_1_1_wmux_9_Y_0),
	.B(VCC),
	.C(emflag_cnt_Z[2]),
	.D(VCC),
	.A(VCC),
	.FCI(early_flags_pmux_63_1_1_co1_3)
);
defparam early_flags_pmux_63_1_1_wmux_9.INIT=20'h0EC2C;
// @10:531
  ARI1 early_flags_pmux_63_1_1_wmux_8 (
	.FCO(early_flags_pmux_63_1_1_co1_3),
	.S(early_flags_pmux_63_1_1_wmux_8_S_0),
	.Y(early_flags_pmux_63_1_1_y9),
	.B(early_flags_pmux_63_1_1_y3),
	.C(early_flags_pmux_63_1_1_y1),
	.D(emflag_cnt_Z[3]),
	.A(early_flags_pmux_63_1_1_y0_3),
	.FCI(early_flags_pmux_63_1_1_co0_3)
);
defparam early_flags_pmux_63_1_1_wmux_8.INIT=20'h0FA0C;
// @10:531
  ARI1 early_flags_pmux_63_1_1_wmux_7 (
	.FCO(early_flags_pmux_63_1_1_co0_3),
	.S(early_flags_pmux_63_1_1_wmux_7_S_0),
	.Y(early_flags_pmux_63_1_1_y0_3),
	.B(early_flags_pmux_63_1_1_y5),
	.C(emflag_cnt_Z[4]),
	.D(emflag_cnt_Z[3]),
	.A(early_flags_pmux_63_1_1_y7),
	.FCI(early_flags_pmux_63_1_1_co1_2)
);
defparam early_flags_pmux_63_1_1_wmux_7.INIT=20'h0EC2C;
// @10:531
  ARI1 early_flags_pmux_63_1_1_wmux_6 (
	.FCO(early_flags_pmux_63_1_1_co1_2),
	.S(early_flags_pmux_63_1_1_wmux_6_S_0),
	.Y(early_flags_pmux_63_1_1_y7),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_Z[56]),
	.D(early_flags_Z[120]),
	.A(early_flags_pmux_63_1_1_y0_2),
	.FCI(early_flags_pmux_63_1_1_co0_2)
);
defparam early_flags_pmux_63_1_1_wmux_6.INIT=20'h0F588;
// @10:531
  ARI1 early_flags_pmux_63_1_1_wmux_5 (
	.FCO(early_flags_pmux_63_1_1_co0_2),
	.S(early_flags_pmux_63_1_1_wmux_5_S_0),
	.Y(early_flags_pmux_63_1_1_y0_2),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_Z[24]),
	.D(early_flags_Z[88]),
	.A(emflag_cnt_Z[6]),
	.FCI(early_flags_pmux_63_1_1_co1_1)
);
defparam early_flags_pmux_63_1_1_wmux_5.INIT=20'h0FA44;
// @10:531
  ARI1 early_flags_pmux_63_1_1_wmux_4 (
	.FCO(early_flags_pmux_63_1_1_co1_1),
	.S(early_flags_pmux_63_1_1_wmux_4_S_0),
	.Y(early_flags_pmux_63_1_1_y5),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_Z[40]),
	.D(early_flags_Z[104]),
	.A(early_flags_pmux_63_1_1_y0_1),
	.FCI(early_flags_pmux_63_1_1_co0_1)
);
defparam early_flags_pmux_63_1_1_wmux_4.INIT=20'h0F588;
// @10:531
  ARI1 early_flags_pmux_63_1_1_wmux_3 (
	.FCO(early_flags_pmux_63_1_1_co0_1),
	.S(early_flags_pmux_63_1_1_wmux_3_S_0),
	.Y(early_flags_pmux_63_1_1_y0_1),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_Z[8]),
	.D(early_flags_Z[72]),
	.A(emflag_cnt_Z[6]),
	.FCI(early_flags_pmux_63_1_1_co1_0)
);
defparam early_flags_pmux_63_1_1_wmux_3.INIT=20'h0FA44;
// @10:531
  ARI1 early_flags_pmux_63_1_1_wmux_2 (
	.FCO(early_flags_pmux_63_1_1_co1_0),
	.S(early_flags_pmux_63_1_1_wmux_2_S_0),
	.Y(early_flags_pmux_63_1_1_y3),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_Z[48]),
	.D(early_flags_Z[112]),
	.A(early_flags_pmux_63_1_1_y0_0),
	.FCI(early_flags_pmux_63_1_1_co0_0)
);
defparam early_flags_pmux_63_1_1_wmux_2.INIT=20'h0F588;
// @10:531
  ARI1 early_flags_pmux_63_1_1_wmux_1 (
	.FCO(early_flags_pmux_63_1_1_co0_0),
	.S(early_flags_pmux_63_1_1_wmux_1_S_0),
	.Y(early_flags_pmux_63_1_1_y0_0),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_Z[16]),
	.D(early_flags_Z[80]),
	.A(emflag_cnt_Z[6]),
	.FCI(early_flags_pmux_63_1_1_co1)
);
defparam early_flags_pmux_63_1_1_wmux_1.INIT=20'h0FA44;
// @10:531
  ARI1 early_flags_pmux_63_1_1_wmux_0 (
	.FCO(early_flags_pmux_63_1_1_co1),
	.S(early_flags_pmux_63_1_1_wmux_0_S_0),
	.Y(early_flags_pmux_63_1_1_y1),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_Z[32]),
	.D(early_flags_Z[96]),
	.A(early_flags_pmux_63_1_1_y0),
	.FCI(early_flags_pmux_63_1_1_co0)
);
defparam early_flags_pmux_63_1_1_wmux_0.INIT=20'h0F588;
// @10:531
  ARI1 early_flags_pmux_63_1_1_wmux (
	.FCO(early_flags_pmux_63_1_1_co0),
	.S(early_flags_pmux_63_1_1_wmux_S_0),
	.Y(early_flags_pmux_63_1_1_y0),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_Z[0]),
	.D(early_flags_Z[64]),
	.A(emflag_cnt_Z[6]),
	.FCI(VCC)
);
defparam early_flags_pmux_63_1_1_wmux.INIT=20'h0FA44;
// @10:531
  ARI1 late_flags_pmux_126_1_1_wmux_20 (
	.FCO(late_flags_pmux_126_1_1_co1_9),
	.S(late_flags_pmux_126_1_1_wmux_20_S_0),
	.Y(late_flags_pmux_126_1_1_y21),
	.B(late_flags_pmux_126_1_1_y3_0),
	.C(late_flags_pmux_126_1_1_y1_0),
	.D(emflag_cnt_Z[3]),
	.A(late_flags_pmux_126_1_1_y0_8),
	.FCI(late_flags_pmux_126_1_1_co0_9)
);
defparam late_flags_pmux_126_1_1_wmux_20.INIT=20'h0FA0C;
// @10:531
  ARI1 late_flags_pmux_126_1_1_wmux_19 (
	.FCO(late_flags_pmux_126_1_1_co0_9),
	.S(late_flags_pmux_126_1_1_wmux_19_S_0),
	.Y(late_flags_pmux_126_1_1_y0_8),
	.B(late_flags_pmux_126_1_1_y5_0),
	.C(emflag_cnt_Z[4]),
	.D(emflag_cnt_Z[3]),
	.A(late_flags_pmux_126_1_1_y7_0),
	.FCI(late_flags_pmux_126_1_1_co1_8)
);
defparam late_flags_pmux_126_1_1_wmux_19.INIT=20'h0EC2C;
// @10:531
  ARI1 late_flags_pmux_126_1_1_wmux_18 (
	.FCO(late_flags_pmux_126_1_1_co1_8),
	.S(late_flags_pmux_126_1_1_wmux_18_S_0),
	.Y(late_flags_pmux_126_1_1_y7_0),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_Z[61]),
	.D(late_flags_Z[125]),
	.A(late_flags_pmux_126_1_1_y0_7),
	.FCI(late_flags_pmux_126_1_1_co0_8)
);
defparam late_flags_pmux_126_1_1_wmux_18.INIT=20'h0F588;
// @10:531
  ARI1 late_flags_pmux_126_1_1_wmux_17 (
	.FCO(late_flags_pmux_126_1_1_co0_8),
	.S(late_flags_pmux_126_1_1_wmux_17_S_0),
	.Y(late_flags_pmux_126_1_1_y0_7),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_Z[29]),
	.D(late_flags_Z[93]),
	.A(emflag_cnt_Z[6]),
	.FCI(late_flags_pmux_126_1_1_co1_7)
);
defparam late_flags_pmux_126_1_1_wmux_17.INIT=20'h0FA44;
// @10:531
  ARI1 late_flags_pmux_126_1_1_wmux_16 (
	.FCO(late_flags_pmux_126_1_1_co1_7),
	.S(late_flags_pmux_126_1_1_wmux_16_S_0),
	.Y(late_flags_pmux_126_1_1_y5_0),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_Z[45]),
	.D(late_flags_Z[109]),
	.A(late_flags_pmux_126_1_1_y0_6),
	.FCI(late_flags_pmux_126_1_1_co0_7)
);
defparam late_flags_pmux_126_1_1_wmux_16.INIT=20'h0F588;
// @10:531
  ARI1 late_flags_pmux_126_1_1_wmux_15 (
	.FCO(late_flags_pmux_126_1_1_co0_7),
	.S(late_flags_pmux_126_1_1_wmux_15_S_0),
	.Y(late_flags_pmux_126_1_1_y0_6),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_Z[13]),
	.D(late_flags_Z[77]),
	.A(emflag_cnt_Z[6]),
	.FCI(late_flags_pmux_126_1_1_co1_6)
);
defparam late_flags_pmux_126_1_1_wmux_15.INIT=20'h0FA44;
// @10:531
  ARI1 late_flags_pmux_126_1_1_wmux_14 (
	.FCO(late_flags_pmux_126_1_1_co1_6),
	.S(late_flags_pmux_126_1_1_wmux_14_S_0),
	.Y(late_flags_pmux_126_1_1_y3_0),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_Z[53]),
	.D(late_flags_Z[117]),
	.A(late_flags_pmux_126_1_1_y0_5),
	.FCI(late_flags_pmux_126_1_1_co0_6)
);
defparam late_flags_pmux_126_1_1_wmux_14.INIT=20'h0F588;
// @10:531
  ARI1 late_flags_pmux_126_1_1_wmux_13 (
	.FCO(late_flags_pmux_126_1_1_co0_6),
	.S(late_flags_pmux_126_1_1_wmux_13_S_0),
	.Y(late_flags_pmux_126_1_1_y0_5),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_Z[21]),
	.D(late_flags_Z[85]),
	.A(emflag_cnt_Z[6]),
	.FCI(late_flags_pmux_126_1_1_co1_5)
);
defparam late_flags_pmux_126_1_1_wmux_13.INIT=20'h0FA44;
// @10:531
  ARI1 late_flags_pmux_126_1_1_wmux_12 (
	.FCO(late_flags_pmux_126_1_1_co1_5),
	.S(late_flags_pmux_126_1_1_wmux_12_S_0),
	.Y(late_flags_pmux_126_1_1_y1_0),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_Z[37]),
	.D(late_flags_Z[101]),
	.A(late_flags_pmux_126_1_1_y0_4),
	.FCI(late_flags_pmux_126_1_1_co0_5)
);
defparam late_flags_pmux_126_1_1_wmux_12.INIT=20'h0F588;
// @10:531
  ARI1 late_flags_pmux_126_1_1_wmux_11 (
	.FCO(late_flags_pmux_126_1_1_co0_5),
	.S(late_flags_pmux_126_1_1_wmux_11_S_0),
	.Y(late_flags_pmux_126_1_1_y0_4),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_Z[5]),
	.D(late_flags_Z[69]),
	.A(emflag_cnt_Z[6]),
	.FCI(late_flags_pmux_126_1_1_co1_4)
);
defparam late_flags_pmux_126_1_1_wmux_11.INIT=20'h0FA44;
// @10:531
  ARI1 late_flags_pmux_126_1_1_wmux_10 (
	.FCO(late_flags_pmux_126_1_1_co1_4),
	.S(late_flags_pmux_126_1_1_wmux_10_S_0),
	.Y(late_flags_pmux_126_1_1_wmux_10_Y_0),
	.B(late_flags_pmux_126_1_1_y9),
	.C(emflag_cnt_Z[2]),
	.D(VCC),
	.A(late_flags_pmux_126_1_1_y21),
	.FCI(late_flags_pmux_126_1_1_co0_4)
);
defparam late_flags_pmux_126_1_1_wmux_10.INIT=20'h0EC2C;
// @10:531
  ARI1 late_flags_pmux_126_1_1_wmux_9 (
	.FCO(late_flags_pmux_126_1_1_co0_4),
	.S(late_flags_pmux_126_1_1_wmux_9_S_0),
	.Y(late_flags_pmux_126_1_1_wmux_9_Y_0),
	.B(VCC),
	.C(emflag_cnt_Z[2]),
	.D(VCC),
	.A(VCC),
	.FCI(late_flags_pmux_126_1_1_co1_3)
);
defparam late_flags_pmux_126_1_1_wmux_9.INIT=20'h0EC2C;
// @10:531
  ARI1 late_flags_pmux_126_1_1_wmux_8 (
	.FCO(late_flags_pmux_126_1_1_co1_3),
	.S(late_flags_pmux_126_1_1_wmux_8_S_0),
	.Y(late_flags_pmux_126_1_1_y9),
	.B(late_flags_pmux_126_1_1_y3),
	.C(late_flags_pmux_126_1_1_y1),
	.D(emflag_cnt_Z[3]),
	.A(late_flags_pmux_126_1_1_y0_3),
	.FCI(late_flags_pmux_126_1_1_co0_3)
);
defparam late_flags_pmux_126_1_1_wmux_8.INIT=20'h0FA0C;
// @10:531
  ARI1 late_flags_pmux_126_1_1_wmux_7 (
	.FCO(late_flags_pmux_126_1_1_co0_3),
	.S(late_flags_pmux_126_1_1_wmux_7_S_0),
	.Y(late_flags_pmux_126_1_1_y0_3),
	.B(late_flags_pmux_126_1_1_y5),
	.C(emflag_cnt_Z[4]),
	.D(emflag_cnt_Z[3]),
	.A(late_flags_pmux_126_1_1_y7),
	.FCI(late_flags_pmux_126_1_1_co1_2)
);
defparam late_flags_pmux_126_1_1_wmux_7.INIT=20'h0EC2C;
// @10:531
  ARI1 late_flags_pmux_126_1_1_wmux_6 (
	.FCO(late_flags_pmux_126_1_1_co1_2),
	.S(late_flags_pmux_126_1_1_wmux_6_S_0),
	.Y(late_flags_pmux_126_1_1_y7),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_Z[57]),
	.D(late_flags_Z[121]),
	.A(late_flags_pmux_126_1_1_y0_2),
	.FCI(late_flags_pmux_126_1_1_co0_2)
);
defparam late_flags_pmux_126_1_1_wmux_6.INIT=20'h0F588;
// @10:531
  ARI1 late_flags_pmux_126_1_1_wmux_5 (
	.FCO(late_flags_pmux_126_1_1_co0_2),
	.S(late_flags_pmux_126_1_1_wmux_5_S_0),
	.Y(late_flags_pmux_126_1_1_y0_2),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_Z[25]),
	.D(late_flags_Z[89]),
	.A(emflag_cnt_Z[6]),
	.FCI(late_flags_pmux_126_1_1_co1_1)
);
defparam late_flags_pmux_126_1_1_wmux_5.INIT=20'h0FA44;
// @10:531
  ARI1 late_flags_pmux_126_1_1_wmux_4 (
	.FCO(late_flags_pmux_126_1_1_co1_1),
	.S(late_flags_pmux_126_1_1_wmux_4_S_0),
	.Y(late_flags_pmux_126_1_1_y5),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_Z[41]),
	.D(late_flags_Z[105]),
	.A(late_flags_pmux_126_1_1_y0_1),
	.FCI(late_flags_pmux_126_1_1_co0_1)
);
defparam late_flags_pmux_126_1_1_wmux_4.INIT=20'h0F588;
// @10:531
  ARI1 late_flags_pmux_126_1_1_wmux_3 (
	.FCO(late_flags_pmux_126_1_1_co0_1),
	.S(late_flags_pmux_126_1_1_wmux_3_S_0),
	.Y(late_flags_pmux_126_1_1_y0_1),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_Z[9]),
	.D(late_flags_Z[73]),
	.A(emflag_cnt_Z[6]),
	.FCI(late_flags_pmux_126_1_1_co1_0)
);
defparam late_flags_pmux_126_1_1_wmux_3.INIT=20'h0FA44;
// @10:531
  ARI1 late_flags_pmux_126_1_1_wmux_2 (
	.FCO(late_flags_pmux_126_1_1_co1_0),
	.S(late_flags_pmux_126_1_1_wmux_2_S_0),
	.Y(late_flags_pmux_126_1_1_y3),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_Z[49]),
	.D(late_flags_Z[113]),
	.A(late_flags_pmux_126_1_1_y0_0),
	.FCI(late_flags_pmux_126_1_1_co0_0)
);
defparam late_flags_pmux_126_1_1_wmux_2.INIT=20'h0F588;
// @10:531
  ARI1 late_flags_pmux_126_1_1_wmux_1 (
	.FCO(late_flags_pmux_126_1_1_co0_0),
	.S(late_flags_pmux_126_1_1_wmux_1_S_0),
	.Y(late_flags_pmux_126_1_1_y0_0),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_Z[17]),
	.D(late_flags_Z[81]),
	.A(emflag_cnt_Z[6]),
	.FCI(late_flags_pmux_126_1_1_co1)
);
defparam late_flags_pmux_126_1_1_wmux_1.INIT=20'h0FA44;
// @10:531
  ARI1 late_flags_pmux_126_1_1_wmux_0 (
	.FCO(late_flags_pmux_126_1_1_co1),
	.S(late_flags_pmux_126_1_1_wmux_0_S_0),
	.Y(late_flags_pmux_126_1_1_y1),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_Z[33]),
	.D(late_flags_Z[97]),
	.A(late_flags_pmux_126_1_1_y0),
	.FCI(late_flags_pmux_126_1_1_co0)
);
defparam late_flags_pmux_126_1_1_wmux_0.INIT=20'h0F588;
// @10:531
  ARI1 late_flags_pmux_126_1_1_wmux (
	.FCO(late_flags_pmux_126_1_1_co0),
	.S(late_flags_pmux_126_1_1_wmux_S_0),
	.Y(late_flags_pmux_126_1_1_y0),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_Z[1]),
	.D(late_flags_Z[65]),
	.A(emflag_cnt_Z[6]),
	.FCI(VCC)
);
defparam late_flags_pmux_126_1_1_wmux.INIT=20'h0FA44;
// @10:531
  ARI1 late_flags_pmux_63_1_0_wmux_20 (
	.FCO(late_flags_pmux_63_1_0_co1_9),
	.S(late_flags_pmux_63_1_0_wmux_20_S_0),
	.Y(late_flags_pmux_63_1_0_0_y21),
	.B(late_flags_pmux_63_1_0_y3_0),
	.C(late_flags_pmux_63_1_0_y1_0),
	.D(emflag_cnt_Z[3]),
	.A(late_flags_pmux_63_1_0_y0_8),
	.FCI(late_flags_pmux_63_1_0_co0_9)
);
defparam late_flags_pmux_63_1_0_wmux_20.INIT=20'h0FA0C;
// @10:531
  ARI1 late_flags_pmux_63_1_0_wmux_19 (
	.FCO(late_flags_pmux_63_1_0_co0_9),
	.S(late_flags_pmux_63_1_0_wmux_19_S_0),
	.Y(late_flags_pmux_63_1_0_y0_8),
	.B(late_flags_pmux_63_1_0_y5_0),
	.C(emflag_cnt_Z[4]),
	.D(emflag_cnt_Z[3]),
	.A(late_flags_pmux_63_1_0_y7_0),
	.FCI(late_flags_pmux_63_1_0_co1_8)
);
defparam late_flags_pmux_63_1_0_wmux_19.INIT=20'h0EC2C;
// @10:531
  ARI1 late_flags_pmux_63_1_0_wmux_18 (
	.FCO(late_flags_pmux_63_1_0_co1_8),
	.S(late_flags_pmux_63_1_0_wmux_18_S_0),
	.Y(late_flags_pmux_63_1_0_y7_0),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_Z[62]),
	.D(late_flags_Z[126]),
	.A(late_flags_pmux_63_1_0_y0_7),
	.FCI(late_flags_pmux_63_1_0_co0_8)
);
defparam late_flags_pmux_63_1_0_wmux_18.INIT=20'h0F588;
// @10:531
  ARI1 late_flags_pmux_63_1_0_wmux_17 (
	.FCO(late_flags_pmux_63_1_0_co0_8),
	.S(late_flags_pmux_63_1_0_wmux_17_S_0),
	.Y(late_flags_pmux_63_1_0_y0_7),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_Z[30]),
	.D(late_flags_Z[94]),
	.A(emflag_cnt_Z[6]),
	.FCI(late_flags_pmux_63_1_0_co1_7)
);
defparam late_flags_pmux_63_1_0_wmux_17.INIT=20'h0FA44;
// @10:531
  ARI1 late_flags_pmux_63_1_0_wmux_16 (
	.FCO(late_flags_pmux_63_1_0_co1_7),
	.S(late_flags_pmux_63_1_0_wmux_16_S_0),
	.Y(late_flags_pmux_63_1_0_y5_0),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_Z[46]),
	.D(late_flags_Z[110]),
	.A(late_flags_pmux_63_1_0_y0_6),
	.FCI(late_flags_pmux_63_1_0_co0_7)
);
defparam late_flags_pmux_63_1_0_wmux_16.INIT=20'h0F588;
// @10:531
  ARI1 late_flags_pmux_63_1_0_wmux_15 (
	.FCO(late_flags_pmux_63_1_0_co0_7),
	.S(late_flags_pmux_63_1_0_wmux_15_S_0),
	.Y(late_flags_pmux_63_1_0_y0_6),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_Z[14]),
	.D(late_flags_Z[78]),
	.A(emflag_cnt_Z[6]),
	.FCI(late_flags_pmux_63_1_0_co1_6)
);
defparam late_flags_pmux_63_1_0_wmux_15.INIT=20'h0FA44;
// @10:531
  ARI1 late_flags_pmux_63_1_0_wmux_14 (
	.FCO(late_flags_pmux_63_1_0_co1_6),
	.S(late_flags_pmux_63_1_0_wmux_14_S_0),
	.Y(late_flags_pmux_63_1_0_y3_0),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_Z[54]),
	.D(late_flags_Z[118]),
	.A(late_flags_pmux_63_1_0_y0_5),
	.FCI(late_flags_pmux_63_1_0_co0_6)
);
defparam late_flags_pmux_63_1_0_wmux_14.INIT=20'h0F588;
// @10:531
  ARI1 late_flags_pmux_63_1_0_wmux_13 (
	.FCO(late_flags_pmux_63_1_0_co0_6),
	.S(late_flags_pmux_63_1_0_wmux_13_S_0),
	.Y(late_flags_pmux_63_1_0_y0_5),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_Z[22]),
	.D(late_flags_Z[86]),
	.A(emflag_cnt_Z[6]),
	.FCI(late_flags_pmux_63_1_0_co1_5)
);
defparam late_flags_pmux_63_1_0_wmux_13.INIT=20'h0FA44;
// @10:531
  ARI1 late_flags_pmux_63_1_0_wmux_12 (
	.FCO(late_flags_pmux_63_1_0_co1_5),
	.S(late_flags_pmux_63_1_0_wmux_12_S_0),
	.Y(late_flags_pmux_63_1_0_y1_0),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_Z[38]),
	.D(late_flags_Z[102]),
	.A(late_flags_pmux_63_1_0_y0_4),
	.FCI(late_flags_pmux_63_1_0_co0_5)
);
defparam late_flags_pmux_63_1_0_wmux_12.INIT=20'h0F588;
// @10:531
  ARI1 late_flags_pmux_63_1_0_wmux_11 (
	.FCO(late_flags_pmux_63_1_0_co0_5),
	.S(late_flags_pmux_63_1_0_wmux_11_S_0),
	.Y(late_flags_pmux_63_1_0_y0_4),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_Z[6]),
	.D(late_flags_Z[70]),
	.A(emflag_cnt_Z[6]),
	.FCI(late_flags_pmux_63_1_0_co1_4)
);
defparam late_flags_pmux_63_1_0_wmux_11.INIT=20'h0FA44;
// @10:531
  ARI1 late_flags_pmux_63_1_0_wmux_10 (
	.FCO(late_flags_pmux_63_1_0_co1_4),
	.S(late_flags_pmux_63_1_0_wmux_10_S_0),
	.Y(late_flags_pmux_63_1_0_wmux_10_Y_0),
	.B(late_flags_pmux_63_1_0_0_y9),
	.C(emflag_cnt_Z[2]),
	.D(VCC),
	.A(late_flags_pmux_63_1_0_0_y21),
	.FCI(late_flags_pmux_63_1_0_co0_4)
);
defparam late_flags_pmux_63_1_0_wmux_10.INIT=20'h0EC2C;
// @10:531
  ARI1 late_flags_pmux_63_1_0_wmux_9 (
	.FCO(late_flags_pmux_63_1_0_co0_4),
	.S(late_flags_pmux_63_1_0_wmux_9_S_0),
	.Y(late_flags_pmux_63_1_0_wmux_9_Y_0),
	.B(VCC),
	.C(emflag_cnt_Z[2]),
	.D(VCC),
	.A(VCC),
	.FCI(late_flags_pmux_63_1_0_co1_3)
);
defparam late_flags_pmux_63_1_0_wmux_9.INIT=20'h0EC2C;
// @10:531
  ARI1 late_flags_pmux_63_1_0_wmux_8 (
	.FCO(late_flags_pmux_63_1_0_co1_3),
	.S(late_flags_pmux_63_1_0_wmux_8_S_0),
	.Y(late_flags_pmux_63_1_0_0_y9),
	.B(late_flags_pmux_63_1_0_0_y3),
	.C(late_flags_pmux_63_1_0_0_y1),
	.D(emflag_cnt_Z[3]),
	.A(late_flags_pmux_63_1_0_y0_3),
	.FCI(late_flags_pmux_63_1_0_co0_3)
);
defparam late_flags_pmux_63_1_0_wmux_8.INIT=20'h0FA0C;
// @10:531
  ARI1 late_flags_pmux_63_1_0_wmux_7 (
	.FCO(late_flags_pmux_63_1_0_co0_3),
	.S(late_flags_pmux_63_1_0_wmux_7_S_0),
	.Y(late_flags_pmux_63_1_0_y0_3),
	.B(late_flags_pmux_63_1_0_0_y5),
	.C(emflag_cnt_Z[4]),
	.D(emflag_cnt_Z[3]),
	.A(late_flags_pmux_63_1_0_0_y7),
	.FCI(late_flags_pmux_63_1_0_co1_2)
);
defparam late_flags_pmux_63_1_0_wmux_7.INIT=20'h0EC2C;
// @10:531
  ARI1 late_flags_pmux_63_1_0_wmux_6 (
	.FCO(late_flags_pmux_63_1_0_co1_2),
	.S(late_flags_pmux_63_1_0_wmux_6_S_0),
	.Y(late_flags_pmux_63_1_0_0_y7),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_Z[58]),
	.D(late_flags_Z[122]),
	.A(late_flags_pmux_63_1_0_y0_2),
	.FCI(late_flags_pmux_63_1_0_co0_2)
);
defparam late_flags_pmux_63_1_0_wmux_6.INIT=20'h0F588;
// @10:531
  ARI1 late_flags_pmux_63_1_0_wmux_5 (
	.FCO(late_flags_pmux_63_1_0_co0_2),
	.S(late_flags_pmux_63_1_0_wmux_5_S_0),
	.Y(late_flags_pmux_63_1_0_y0_2),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_Z[26]),
	.D(late_flags_Z[90]),
	.A(emflag_cnt_Z[6]),
	.FCI(late_flags_pmux_63_1_0_co1_1)
);
defparam late_flags_pmux_63_1_0_wmux_5.INIT=20'h0FA44;
// @10:531
  ARI1 late_flags_pmux_63_1_0_wmux_4 (
	.FCO(late_flags_pmux_63_1_0_co1_1),
	.S(late_flags_pmux_63_1_0_wmux_4_S_0),
	.Y(late_flags_pmux_63_1_0_0_y5),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_Z[42]),
	.D(late_flags_Z[106]),
	.A(late_flags_pmux_63_1_0_y0_1),
	.FCI(late_flags_pmux_63_1_0_co0_1)
);
defparam late_flags_pmux_63_1_0_wmux_4.INIT=20'h0F588;
// @10:531
  ARI1 late_flags_pmux_63_1_0_wmux_3 (
	.FCO(late_flags_pmux_63_1_0_co0_1),
	.S(late_flags_pmux_63_1_0_wmux_3_S_0),
	.Y(late_flags_pmux_63_1_0_y0_1),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_Z[10]),
	.D(late_flags_Z[74]),
	.A(emflag_cnt_Z[6]),
	.FCI(late_flags_pmux_63_1_0_co1_0)
);
defparam late_flags_pmux_63_1_0_wmux_3.INIT=20'h0FA44;
// @10:531
  ARI1 late_flags_pmux_63_1_0_wmux_2 (
	.FCO(late_flags_pmux_63_1_0_co1_0),
	.S(late_flags_pmux_63_1_0_wmux_2_S_0),
	.Y(late_flags_pmux_63_1_0_0_y3),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_Z[50]),
	.D(late_flags_Z[114]),
	.A(late_flags_pmux_63_1_0_y0_0),
	.FCI(late_flags_pmux_63_1_0_co0_0)
);
defparam late_flags_pmux_63_1_0_wmux_2.INIT=20'h0F588;
// @10:531
  ARI1 late_flags_pmux_63_1_0_wmux_1 (
	.FCO(late_flags_pmux_63_1_0_co0_0),
	.S(late_flags_pmux_63_1_0_wmux_1_S_0),
	.Y(late_flags_pmux_63_1_0_y0_0),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_Z[18]),
	.D(late_flags_Z[82]),
	.A(emflag_cnt_Z[6]),
	.FCI(late_flags_pmux_63_1_0_0_co1)
);
defparam late_flags_pmux_63_1_0_wmux_1.INIT=20'h0FA44;
// @10:531
  ARI1 late_flags_pmux_63_1_0_wmux_0 (
	.FCO(late_flags_pmux_63_1_0_0_co1),
	.S(late_flags_pmux_63_1_0_wmux_0_S_0),
	.Y(late_flags_pmux_63_1_0_0_y1),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_Z[34]),
	.D(late_flags_Z[98]),
	.A(late_flags_pmux_63_1_0_0_y0),
	.FCI(late_flags_pmux_63_1_0_0_co0)
);
defparam late_flags_pmux_63_1_0_wmux_0.INIT=20'h0F588;
// @10:531
  ARI1 late_flags_pmux_63_1_0_0_wmux (
	.FCO(late_flags_pmux_63_1_0_0_co0),
	.S(late_flags_pmux_63_1_0_wmux_S_0),
	.Y(late_flags_pmux_63_1_0_0_y0),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_Z[2]),
	.D(late_flags_Z[66]),
	.A(emflag_cnt_Z[6]),
	.FCI(VCC)
);
defparam late_flags_pmux_63_1_0_0_wmux.INIT=20'h0FA44;
// @10:531
  ARI1 early_flags_pmux_126_1_0_wmux_20 (
	.FCO(early_flags_pmux_126_1_0_co1_9),
	.S(early_flags_pmux_126_1_0_wmux_20_S_0),
	.Y(early_flags_pmux_126_1_0_0_y21),
	.B(early_flags_pmux_126_1_0_y3_0),
	.C(early_flags_pmux_126_1_0_y1_0),
	.D(emflag_cnt_Z[3]),
	.A(early_flags_pmux_126_1_0_y0_8),
	.FCI(early_flags_pmux_126_1_0_co0_9)
);
defparam early_flags_pmux_126_1_0_wmux_20.INIT=20'h0FA0C;
// @10:531
  ARI1 early_flags_pmux_126_1_0_wmux_19 (
	.FCO(early_flags_pmux_126_1_0_co0_9),
	.S(early_flags_pmux_126_1_0_wmux_19_S_0),
	.Y(early_flags_pmux_126_1_0_y0_8),
	.B(early_flags_pmux_126_1_0_y5_0),
	.C(emflag_cnt_Z[4]),
	.D(emflag_cnt_Z[3]),
	.A(early_flags_pmux_126_1_0_y7_0),
	.FCI(early_flags_pmux_126_1_0_co1_8)
);
defparam early_flags_pmux_126_1_0_wmux_19.INIT=20'h0EC2C;
// @10:531
  ARI1 early_flags_pmux_126_1_0_wmux_18 (
	.FCO(early_flags_pmux_126_1_0_co1_8),
	.S(early_flags_pmux_126_1_0_wmux_18_S_0),
	.Y(early_flags_pmux_126_1_0_y7_0),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_Z[63]),
	.D(early_flags_Z[127]),
	.A(early_flags_pmux_126_1_0_y0_7),
	.FCI(early_flags_pmux_126_1_0_co0_8)
);
defparam early_flags_pmux_126_1_0_wmux_18.INIT=20'h0F588;
// @10:531
  ARI1 early_flags_pmux_126_1_0_wmux_17 (
	.FCO(early_flags_pmux_126_1_0_co0_8),
	.S(early_flags_pmux_126_1_0_wmux_17_S_0),
	.Y(early_flags_pmux_126_1_0_y0_7),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_Z[31]),
	.D(early_flags_Z[95]),
	.A(emflag_cnt_Z[6]),
	.FCI(early_flags_pmux_126_1_0_co1_7)
);
defparam early_flags_pmux_126_1_0_wmux_17.INIT=20'h0FA44;
// @10:531
  ARI1 early_flags_pmux_126_1_0_wmux_16 (
	.FCO(early_flags_pmux_126_1_0_co1_7),
	.S(early_flags_pmux_126_1_0_wmux_16_S_0),
	.Y(early_flags_pmux_126_1_0_y5_0),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_Z[47]),
	.D(early_flags_Z[111]),
	.A(early_flags_pmux_126_1_0_y0_6),
	.FCI(early_flags_pmux_126_1_0_co0_7)
);
defparam early_flags_pmux_126_1_0_wmux_16.INIT=20'h0F588;
// @10:531
  ARI1 early_flags_pmux_126_1_0_wmux_15 (
	.FCO(early_flags_pmux_126_1_0_co0_7),
	.S(early_flags_pmux_126_1_0_wmux_15_S_0),
	.Y(early_flags_pmux_126_1_0_y0_6),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_Z[15]),
	.D(early_flags_Z[79]),
	.A(emflag_cnt_Z[6]),
	.FCI(early_flags_pmux_126_1_0_co1_6)
);
defparam early_flags_pmux_126_1_0_wmux_15.INIT=20'h0FA44;
// @10:531
  ARI1 early_flags_pmux_126_1_0_wmux_14 (
	.FCO(early_flags_pmux_126_1_0_co1_6),
	.S(early_flags_pmux_126_1_0_wmux_14_S_0),
	.Y(early_flags_pmux_126_1_0_y3_0),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_Z[55]),
	.D(early_flags_Z[119]),
	.A(early_flags_pmux_126_1_0_y0_5),
	.FCI(early_flags_pmux_126_1_0_co0_6)
);
defparam early_flags_pmux_126_1_0_wmux_14.INIT=20'h0F588;
// @10:531
  ARI1 early_flags_pmux_126_1_0_wmux_13 (
	.FCO(early_flags_pmux_126_1_0_co0_6),
	.S(early_flags_pmux_126_1_0_wmux_13_S_0),
	.Y(early_flags_pmux_126_1_0_y0_5),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_Z[23]),
	.D(early_flags_Z[87]),
	.A(emflag_cnt_Z[6]),
	.FCI(early_flags_pmux_126_1_0_co1_5)
);
defparam early_flags_pmux_126_1_0_wmux_13.INIT=20'h0FA44;
// @10:531
  ARI1 early_flags_pmux_126_1_0_wmux_12 (
	.FCO(early_flags_pmux_126_1_0_co1_5),
	.S(early_flags_pmux_126_1_0_wmux_12_S_0),
	.Y(early_flags_pmux_126_1_0_y1_0),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_Z[39]),
	.D(early_flags_Z[103]),
	.A(early_flags_pmux_126_1_0_y0_4),
	.FCI(early_flags_pmux_126_1_0_co0_5)
);
defparam early_flags_pmux_126_1_0_wmux_12.INIT=20'h0F588;
// @10:531
  ARI1 early_flags_pmux_126_1_0_wmux_11 (
	.FCO(early_flags_pmux_126_1_0_co0_5),
	.S(early_flags_pmux_126_1_0_wmux_11_S_0),
	.Y(early_flags_pmux_126_1_0_y0_4),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_Z[7]),
	.D(early_flags_Z[71]),
	.A(emflag_cnt_Z[6]),
	.FCI(early_flags_pmux_126_1_0_co1_4)
);
defparam early_flags_pmux_126_1_0_wmux_11.INIT=20'h0FA44;
// @10:531
  ARI1 early_flags_pmux_126_1_0_wmux_10 (
	.FCO(early_flags_pmux_126_1_0_co1_4),
	.S(early_flags_pmux_126_1_0_wmux_10_S_0),
	.Y(early_flags_pmux_126_1_0_wmux_10_Y_0),
	.B(early_flags_pmux_126_1_0_0_y9),
	.C(emflag_cnt_Z[2]),
	.D(VCC),
	.A(early_flags_pmux_126_1_0_0_y21),
	.FCI(early_flags_pmux_126_1_0_co0_4)
);
defparam early_flags_pmux_126_1_0_wmux_10.INIT=20'h0EC2C;
// @10:531
  ARI1 early_flags_pmux_126_1_0_wmux_9 (
	.FCO(early_flags_pmux_126_1_0_co0_4),
	.S(early_flags_pmux_126_1_0_wmux_9_S_0),
	.Y(early_flags_pmux_126_1_0_wmux_9_Y_0),
	.B(VCC),
	.C(emflag_cnt_Z[2]),
	.D(VCC),
	.A(VCC),
	.FCI(early_flags_pmux_126_1_0_co1_3)
);
defparam early_flags_pmux_126_1_0_wmux_9.INIT=20'h0EC2C;
// @10:531
  ARI1 early_flags_pmux_126_1_0_wmux_8 (
	.FCO(early_flags_pmux_126_1_0_co1_3),
	.S(early_flags_pmux_126_1_0_wmux_8_S_0),
	.Y(early_flags_pmux_126_1_0_0_y9),
	.B(early_flags_pmux_126_1_0_0_y3),
	.C(early_flags_pmux_126_1_0_0_y1),
	.D(emflag_cnt_Z[3]),
	.A(early_flags_pmux_126_1_0_y0_3),
	.FCI(early_flags_pmux_126_1_0_co0_3)
);
defparam early_flags_pmux_126_1_0_wmux_8.INIT=20'h0FA0C;
// @10:531
  ARI1 early_flags_pmux_126_1_0_wmux_7 (
	.FCO(early_flags_pmux_126_1_0_co0_3),
	.S(early_flags_pmux_126_1_0_wmux_7_S_0),
	.Y(early_flags_pmux_126_1_0_y0_3),
	.B(early_flags_pmux_126_1_0_0_y5),
	.C(emflag_cnt_Z[4]),
	.D(emflag_cnt_Z[3]),
	.A(early_flags_pmux_126_1_0_0_y7),
	.FCI(early_flags_pmux_126_1_0_co1_2)
);
defparam early_flags_pmux_126_1_0_wmux_7.INIT=20'h0EC2C;
// @10:531
  ARI1 early_flags_pmux_126_1_0_wmux_6 (
	.FCO(early_flags_pmux_126_1_0_co1_2),
	.S(early_flags_pmux_126_1_0_wmux_6_S_0),
	.Y(early_flags_pmux_126_1_0_0_y7),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_Z[59]),
	.D(early_flags_Z[123]),
	.A(early_flags_pmux_126_1_0_y0_2),
	.FCI(early_flags_pmux_126_1_0_co0_2)
);
defparam early_flags_pmux_126_1_0_wmux_6.INIT=20'h0F588;
// @10:531
  ARI1 early_flags_pmux_126_1_0_wmux_5 (
	.FCO(early_flags_pmux_126_1_0_co0_2),
	.S(early_flags_pmux_126_1_0_wmux_5_S_0),
	.Y(early_flags_pmux_126_1_0_y0_2),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_Z[27]),
	.D(early_flags_Z[91]),
	.A(emflag_cnt_Z[6]),
	.FCI(early_flags_pmux_126_1_0_co1_1)
);
defparam early_flags_pmux_126_1_0_wmux_5.INIT=20'h0FA44;
// @10:531
  ARI1 early_flags_pmux_126_1_0_wmux_4 (
	.FCO(early_flags_pmux_126_1_0_co1_1),
	.S(early_flags_pmux_126_1_0_wmux_4_S_0),
	.Y(early_flags_pmux_126_1_0_0_y5),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_Z[43]),
	.D(early_flags_Z[107]),
	.A(early_flags_pmux_126_1_0_y0_1),
	.FCI(early_flags_pmux_126_1_0_co0_1)
);
defparam early_flags_pmux_126_1_0_wmux_4.INIT=20'h0F588;
// @10:531
  ARI1 early_flags_pmux_126_1_0_wmux_3 (
	.FCO(early_flags_pmux_126_1_0_co0_1),
	.S(early_flags_pmux_126_1_0_wmux_3_S_0),
	.Y(early_flags_pmux_126_1_0_y0_1),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_Z[11]),
	.D(early_flags_Z[75]),
	.A(emflag_cnt_Z[6]),
	.FCI(early_flags_pmux_126_1_0_co1_0)
);
defparam early_flags_pmux_126_1_0_wmux_3.INIT=20'h0FA44;
// @10:531
  ARI1 early_flags_pmux_126_1_0_wmux_2 (
	.FCO(early_flags_pmux_126_1_0_co1_0),
	.S(early_flags_pmux_126_1_0_wmux_2_S_0),
	.Y(early_flags_pmux_126_1_0_0_y3),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_Z[51]),
	.D(early_flags_Z[115]),
	.A(early_flags_pmux_126_1_0_y0_0),
	.FCI(early_flags_pmux_126_1_0_co0_0)
);
defparam early_flags_pmux_126_1_0_wmux_2.INIT=20'h0F588;
// @10:531
  ARI1 early_flags_pmux_126_1_0_wmux_1 (
	.FCO(early_flags_pmux_126_1_0_co0_0),
	.S(early_flags_pmux_126_1_0_wmux_1_S_0),
	.Y(early_flags_pmux_126_1_0_y0_0),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_Z[19]),
	.D(early_flags_Z[83]),
	.A(emflag_cnt_Z[6]),
	.FCI(early_flags_pmux_126_1_0_0_co1)
);
defparam early_flags_pmux_126_1_0_wmux_1.INIT=20'h0FA44;
// @10:531
  ARI1 early_flags_pmux_126_1_0_wmux_0 (
	.FCO(early_flags_pmux_126_1_0_0_co1),
	.S(early_flags_pmux_126_1_0_wmux_0_S_0),
	.Y(early_flags_pmux_126_1_0_0_y1),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_Z[35]),
	.D(early_flags_Z[99]),
	.A(early_flags_pmux_126_1_0_0_y0),
	.FCI(early_flags_pmux_126_1_0_0_co0)
);
defparam early_flags_pmux_126_1_0_wmux_0.INIT=20'h0F588;
// @10:531
  ARI1 early_flags_pmux_126_1_0_0_wmux (
	.FCO(early_flags_pmux_126_1_0_0_co0),
	.S(early_flags_pmux_126_1_0_wmux_S_0),
	.Y(early_flags_pmux_126_1_0_0_y0),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_Z[3]),
	.D(early_flags_Z[67]),
	.A(emflag_cnt_Z[6]),
	.FCI(VCC)
);
defparam early_flags_pmux_126_1_0_0_wmux.INIT=20'h0FA44;
// @10:531
  ARI1 early_flags_pmux_126_1_1_wmux_20 (
	.FCO(early_flags_pmux_126_1_1_co1_9),
	.S(early_flags_pmux_126_1_1_wmux_20_S_0),
	.Y(early_flags_pmux_126_1_1_y21),
	.B(early_flags_pmux_126_1_1_y3_0),
	.C(early_flags_pmux_126_1_1_y1_0),
	.D(emflag_cnt_Z[3]),
	.A(early_flags_pmux_126_1_1_y0_8),
	.FCI(early_flags_pmux_126_1_1_co0_9)
);
defparam early_flags_pmux_126_1_1_wmux_20.INIT=20'h0FA0C;
// @10:531
  ARI1 early_flags_pmux_126_1_1_wmux_19 (
	.FCO(early_flags_pmux_126_1_1_co0_9),
	.S(early_flags_pmux_126_1_1_wmux_19_S_0),
	.Y(early_flags_pmux_126_1_1_y0_8),
	.B(early_flags_pmux_126_1_1_y5_0),
	.C(emflag_cnt_Z[4]),
	.D(emflag_cnt_Z[3]),
	.A(early_flags_pmux_126_1_1_y7_0),
	.FCI(early_flags_pmux_126_1_1_co1_8)
);
defparam early_flags_pmux_126_1_1_wmux_19.INIT=20'h0EC2C;
// @10:531
  ARI1 early_flags_pmux_126_1_1_wmux_18 (
	.FCO(early_flags_pmux_126_1_1_co1_8),
	.S(early_flags_pmux_126_1_1_wmux_18_S_0),
	.Y(early_flags_pmux_126_1_1_y7_0),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_Z[61]),
	.D(early_flags_Z[125]),
	.A(early_flags_pmux_126_1_1_y0_7),
	.FCI(early_flags_pmux_126_1_1_co0_8)
);
defparam early_flags_pmux_126_1_1_wmux_18.INIT=20'h0F588;
// @10:531
  ARI1 early_flags_pmux_126_1_1_wmux_17 (
	.FCO(early_flags_pmux_126_1_1_co0_8),
	.S(early_flags_pmux_126_1_1_wmux_17_S_0),
	.Y(early_flags_pmux_126_1_1_y0_7),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_Z[29]),
	.D(early_flags_Z[93]),
	.A(emflag_cnt_Z[6]),
	.FCI(early_flags_pmux_126_1_1_co1_7)
);
defparam early_flags_pmux_126_1_1_wmux_17.INIT=20'h0FA44;
// @10:531
  ARI1 early_flags_pmux_126_1_1_wmux_16 (
	.FCO(early_flags_pmux_126_1_1_co1_7),
	.S(early_flags_pmux_126_1_1_wmux_16_S_0),
	.Y(early_flags_pmux_126_1_1_y5_0),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_Z[45]),
	.D(early_flags_Z[109]),
	.A(early_flags_pmux_126_1_1_y0_6),
	.FCI(early_flags_pmux_126_1_1_co0_7)
);
defparam early_flags_pmux_126_1_1_wmux_16.INIT=20'h0F588;
// @10:531
  ARI1 early_flags_pmux_126_1_1_wmux_15 (
	.FCO(early_flags_pmux_126_1_1_co0_7),
	.S(early_flags_pmux_126_1_1_wmux_15_S_0),
	.Y(early_flags_pmux_126_1_1_y0_6),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_Z[13]),
	.D(early_flags_Z[77]),
	.A(emflag_cnt_Z[6]),
	.FCI(early_flags_pmux_126_1_1_co1_6)
);
defparam early_flags_pmux_126_1_1_wmux_15.INIT=20'h0FA44;
// @10:531
  ARI1 early_flags_pmux_126_1_1_wmux_14 (
	.FCO(early_flags_pmux_126_1_1_co1_6),
	.S(early_flags_pmux_126_1_1_wmux_14_S_0),
	.Y(early_flags_pmux_126_1_1_y3_0),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_Z[53]),
	.D(early_flags_Z[117]),
	.A(early_flags_pmux_126_1_1_y0_5),
	.FCI(early_flags_pmux_126_1_1_co0_6)
);
defparam early_flags_pmux_126_1_1_wmux_14.INIT=20'h0F588;
// @10:531
  ARI1 early_flags_pmux_126_1_1_wmux_13 (
	.FCO(early_flags_pmux_126_1_1_co0_6),
	.S(early_flags_pmux_126_1_1_wmux_13_S_0),
	.Y(early_flags_pmux_126_1_1_y0_5),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_Z[21]),
	.D(early_flags_Z[85]),
	.A(emflag_cnt_Z[6]),
	.FCI(early_flags_pmux_126_1_1_co1_5)
);
defparam early_flags_pmux_126_1_1_wmux_13.INIT=20'h0FA44;
// @10:531
  ARI1 early_flags_pmux_126_1_1_wmux_12 (
	.FCO(early_flags_pmux_126_1_1_co1_5),
	.S(early_flags_pmux_126_1_1_wmux_12_S_0),
	.Y(early_flags_pmux_126_1_1_y1_0),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_Z[37]),
	.D(early_flags_Z[101]),
	.A(early_flags_pmux_126_1_1_y0_4),
	.FCI(early_flags_pmux_126_1_1_co0_5)
);
defparam early_flags_pmux_126_1_1_wmux_12.INIT=20'h0F588;
// @10:531
  ARI1 early_flags_pmux_126_1_1_wmux_11 (
	.FCO(early_flags_pmux_126_1_1_co0_5),
	.S(early_flags_pmux_126_1_1_wmux_11_S_0),
	.Y(early_flags_pmux_126_1_1_y0_4),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_Z[5]),
	.D(early_flags_Z[69]),
	.A(emflag_cnt_Z[6]),
	.FCI(early_flags_pmux_126_1_1_co1_4)
);
defparam early_flags_pmux_126_1_1_wmux_11.INIT=20'h0FA44;
// @10:531
  ARI1 early_flags_pmux_126_1_1_wmux_10 (
	.FCO(early_flags_pmux_126_1_1_co1_4),
	.S(early_flags_pmux_126_1_1_wmux_10_S_0),
	.Y(early_flags_pmux_126_1_1_wmux_10_Y_0),
	.B(early_flags_pmux_126_1_1_y9),
	.C(emflag_cnt_Z[2]),
	.D(VCC),
	.A(early_flags_pmux_126_1_1_y21),
	.FCI(early_flags_pmux_126_1_1_co0_4)
);
defparam early_flags_pmux_126_1_1_wmux_10.INIT=20'h0EC2C;
// @10:531
  ARI1 early_flags_pmux_126_1_1_wmux_9 (
	.FCO(early_flags_pmux_126_1_1_co0_4),
	.S(early_flags_pmux_126_1_1_wmux_9_S_0),
	.Y(early_flags_pmux_126_1_1_wmux_9_Y_0),
	.B(VCC),
	.C(emflag_cnt_Z[2]),
	.D(VCC),
	.A(VCC),
	.FCI(early_flags_pmux_126_1_1_co1_3)
);
defparam early_flags_pmux_126_1_1_wmux_9.INIT=20'h0EC2C;
// @10:531
  ARI1 early_flags_pmux_126_1_1_wmux_8 (
	.FCO(early_flags_pmux_126_1_1_co1_3),
	.S(early_flags_pmux_126_1_1_wmux_8_S_0),
	.Y(early_flags_pmux_126_1_1_y9),
	.B(early_flags_pmux_126_1_1_y3),
	.C(early_flags_pmux_126_1_1_y1),
	.D(emflag_cnt_Z[3]),
	.A(early_flags_pmux_126_1_1_y0_3),
	.FCI(early_flags_pmux_126_1_1_co0_3)
);
defparam early_flags_pmux_126_1_1_wmux_8.INIT=20'h0FA0C;
// @10:531
  ARI1 early_flags_pmux_126_1_1_wmux_7 (
	.FCO(early_flags_pmux_126_1_1_co0_3),
	.S(early_flags_pmux_126_1_1_wmux_7_S_0),
	.Y(early_flags_pmux_126_1_1_y0_3),
	.B(early_flags_pmux_126_1_1_y5),
	.C(emflag_cnt_Z[4]),
	.D(emflag_cnt_Z[3]),
	.A(early_flags_pmux_126_1_1_y7),
	.FCI(early_flags_pmux_126_1_1_co1_2)
);
defparam early_flags_pmux_126_1_1_wmux_7.INIT=20'h0EC2C;
// @10:531
  ARI1 early_flags_pmux_126_1_1_wmux_6 (
	.FCO(early_flags_pmux_126_1_1_co1_2),
	.S(early_flags_pmux_126_1_1_wmux_6_S_0),
	.Y(early_flags_pmux_126_1_1_y7),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_Z[57]),
	.D(early_flags_Z[121]),
	.A(early_flags_pmux_126_1_1_y0_2),
	.FCI(early_flags_pmux_126_1_1_co0_2)
);
defparam early_flags_pmux_126_1_1_wmux_6.INIT=20'h0F588;
// @10:531
  ARI1 early_flags_pmux_126_1_1_wmux_5 (
	.FCO(early_flags_pmux_126_1_1_co0_2),
	.S(early_flags_pmux_126_1_1_wmux_5_S_0),
	.Y(early_flags_pmux_126_1_1_y0_2),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_Z[25]),
	.D(early_flags_Z[89]),
	.A(emflag_cnt_Z[6]),
	.FCI(early_flags_pmux_126_1_1_co1_1)
);
defparam early_flags_pmux_126_1_1_wmux_5.INIT=20'h0FA44;
// @10:531
  ARI1 early_flags_pmux_126_1_1_wmux_4 (
	.FCO(early_flags_pmux_126_1_1_co1_1),
	.S(early_flags_pmux_126_1_1_wmux_4_S_0),
	.Y(early_flags_pmux_126_1_1_y5),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_Z[41]),
	.D(early_flags_Z[105]),
	.A(early_flags_pmux_126_1_1_y0_1),
	.FCI(early_flags_pmux_126_1_1_co0_1)
);
defparam early_flags_pmux_126_1_1_wmux_4.INIT=20'h0F588;
// @10:531
  ARI1 early_flags_pmux_126_1_1_wmux_3 (
	.FCO(early_flags_pmux_126_1_1_co0_1),
	.S(early_flags_pmux_126_1_1_wmux_3_S_0),
	.Y(early_flags_pmux_126_1_1_y0_1),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_Z[9]),
	.D(early_flags_Z[73]),
	.A(emflag_cnt_Z[6]),
	.FCI(early_flags_pmux_126_1_1_co1_0)
);
defparam early_flags_pmux_126_1_1_wmux_3.INIT=20'h0FA44;
// @10:531
  ARI1 early_flags_pmux_126_1_1_wmux_2 (
	.FCO(early_flags_pmux_126_1_1_co1_0),
	.S(early_flags_pmux_126_1_1_wmux_2_S_0),
	.Y(early_flags_pmux_126_1_1_y3),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_Z[49]),
	.D(early_flags_Z[113]),
	.A(early_flags_pmux_126_1_1_y0_0),
	.FCI(early_flags_pmux_126_1_1_co0_0)
);
defparam early_flags_pmux_126_1_1_wmux_2.INIT=20'h0F588;
// @10:531
  ARI1 early_flags_pmux_126_1_1_wmux_1 (
	.FCO(early_flags_pmux_126_1_1_co0_0),
	.S(early_flags_pmux_126_1_1_wmux_1_S_0),
	.Y(early_flags_pmux_126_1_1_y0_0),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_Z[17]),
	.D(early_flags_Z[81]),
	.A(emflag_cnt_Z[6]),
	.FCI(early_flags_pmux_126_1_1_co1)
);
defparam early_flags_pmux_126_1_1_wmux_1.INIT=20'h0FA44;
// @10:531
  ARI1 early_flags_pmux_126_1_1_wmux_0 (
	.FCO(early_flags_pmux_126_1_1_co1),
	.S(early_flags_pmux_126_1_1_wmux_0_S_0),
	.Y(early_flags_pmux_126_1_1_y1),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_Z[33]),
	.D(early_flags_Z[97]),
	.A(early_flags_pmux_126_1_1_y0),
	.FCI(early_flags_pmux_126_1_1_co0)
);
defparam early_flags_pmux_126_1_1_wmux_0.INIT=20'h0F588;
// @10:531
  ARI1 early_flags_pmux_126_1_1_wmux (
	.FCO(early_flags_pmux_126_1_1_co0),
	.S(early_flags_pmux_126_1_1_wmux_S_0),
	.Y(early_flags_pmux_126_1_1_y0),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_Z[1]),
	.D(early_flags_Z[65]),
	.A(emflag_cnt_Z[6]),
	.FCI(VCC)
);
defparam early_flags_pmux_126_1_1_wmux.INIT=20'h0FA44;
// @10:531
  ARI1 early_flags_pmux_63_1_0_wmux_20 (
	.FCO(early_flags_pmux_63_1_0_co1_9),
	.S(early_flags_pmux_63_1_0_wmux_20_S_0),
	.Y(early_flags_pmux_63_1_0_0_y21),
	.B(early_flags_pmux_63_1_0_y3_0),
	.C(early_flags_pmux_63_1_0_y1_0),
	.D(emflag_cnt_Z[3]),
	.A(early_flags_pmux_63_1_0_y0_8),
	.FCI(early_flags_pmux_63_1_0_co0_9)
);
defparam early_flags_pmux_63_1_0_wmux_20.INIT=20'h0FA0C;
// @10:531
  ARI1 early_flags_pmux_63_1_0_wmux_19 (
	.FCO(early_flags_pmux_63_1_0_co0_9),
	.S(early_flags_pmux_63_1_0_wmux_19_S_0),
	.Y(early_flags_pmux_63_1_0_y0_8),
	.B(early_flags_pmux_63_1_0_y5_0),
	.C(emflag_cnt_Z[4]),
	.D(emflag_cnt_Z[3]),
	.A(early_flags_pmux_63_1_0_y7_0),
	.FCI(early_flags_pmux_63_1_0_co1_8)
);
defparam early_flags_pmux_63_1_0_wmux_19.INIT=20'h0EC2C;
// @10:531
  ARI1 early_flags_pmux_63_1_0_wmux_18 (
	.FCO(early_flags_pmux_63_1_0_co1_8),
	.S(early_flags_pmux_63_1_0_wmux_18_S_0),
	.Y(early_flags_pmux_63_1_0_y7_0),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_Z[62]),
	.D(early_flags_Z[126]),
	.A(early_flags_pmux_63_1_0_y0_7),
	.FCI(early_flags_pmux_63_1_0_co0_8)
);
defparam early_flags_pmux_63_1_0_wmux_18.INIT=20'h0F588;
// @10:531
  ARI1 early_flags_pmux_63_1_0_wmux_17 (
	.FCO(early_flags_pmux_63_1_0_co0_8),
	.S(early_flags_pmux_63_1_0_wmux_17_S_0),
	.Y(early_flags_pmux_63_1_0_y0_7),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_Z[30]),
	.D(early_flags_Z[94]),
	.A(emflag_cnt_Z[6]),
	.FCI(early_flags_pmux_63_1_0_co1_7)
);
defparam early_flags_pmux_63_1_0_wmux_17.INIT=20'h0FA44;
// @10:531
  ARI1 early_flags_pmux_63_1_0_wmux_16 (
	.FCO(early_flags_pmux_63_1_0_co1_7),
	.S(early_flags_pmux_63_1_0_wmux_16_S_0),
	.Y(early_flags_pmux_63_1_0_y5_0),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_Z[46]),
	.D(early_flags_Z[110]),
	.A(early_flags_pmux_63_1_0_y0_6),
	.FCI(early_flags_pmux_63_1_0_co0_7)
);
defparam early_flags_pmux_63_1_0_wmux_16.INIT=20'h0F588;
// @10:531
  ARI1 early_flags_pmux_63_1_0_wmux_15 (
	.FCO(early_flags_pmux_63_1_0_co0_7),
	.S(early_flags_pmux_63_1_0_wmux_15_S_0),
	.Y(early_flags_pmux_63_1_0_y0_6),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_Z[14]),
	.D(early_flags_Z[78]),
	.A(emflag_cnt_Z[6]),
	.FCI(early_flags_pmux_63_1_0_co1_6)
);
defparam early_flags_pmux_63_1_0_wmux_15.INIT=20'h0FA44;
// @10:531
  ARI1 early_flags_pmux_63_1_0_wmux_14 (
	.FCO(early_flags_pmux_63_1_0_co1_6),
	.S(early_flags_pmux_63_1_0_wmux_14_S_0),
	.Y(early_flags_pmux_63_1_0_y3_0),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_Z[54]),
	.D(early_flags_Z[118]),
	.A(early_flags_pmux_63_1_0_y0_5),
	.FCI(early_flags_pmux_63_1_0_co0_6)
);
defparam early_flags_pmux_63_1_0_wmux_14.INIT=20'h0F588;
// @10:531
  ARI1 early_flags_pmux_63_1_0_wmux_13 (
	.FCO(early_flags_pmux_63_1_0_co0_6),
	.S(early_flags_pmux_63_1_0_wmux_13_S_0),
	.Y(early_flags_pmux_63_1_0_y0_5),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_Z[22]),
	.D(early_flags_Z[86]),
	.A(emflag_cnt_Z[6]),
	.FCI(early_flags_pmux_63_1_0_co1_5)
);
defparam early_flags_pmux_63_1_0_wmux_13.INIT=20'h0FA44;
// @10:531
  ARI1 early_flags_pmux_63_1_0_wmux_12 (
	.FCO(early_flags_pmux_63_1_0_co1_5),
	.S(early_flags_pmux_63_1_0_wmux_12_S_0),
	.Y(early_flags_pmux_63_1_0_y1_0),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_Z[38]),
	.D(early_flags_Z[102]),
	.A(early_flags_pmux_63_1_0_y0_4),
	.FCI(early_flags_pmux_63_1_0_co0_5)
);
defparam early_flags_pmux_63_1_0_wmux_12.INIT=20'h0F588;
// @10:531
  ARI1 early_flags_pmux_63_1_0_wmux_11 (
	.FCO(early_flags_pmux_63_1_0_co0_5),
	.S(early_flags_pmux_63_1_0_wmux_11_S_0),
	.Y(early_flags_pmux_63_1_0_y0_4),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_Z[6]),
	.D(early_flags_Z[70]),
	.A(emflag_cnt_Z[6]),
	.FCI(early_flags_pmux_63_1_0_co1_4)
);
defparam early_flags_pmux_63_1_0_wmux_11.INIT=20'h0FA44;
// @10:531
  ARI1 early_flags_pmux_63_1_0_wmux_10 (
	.FCO(early_flags_pmux_63_1_0_co1_4),
	.S(early_flags_pmux_63_1_0_wmux_10_S_0),
	.Y(early_flags_pmux_63_1_0_wmux_10_Y_0),
	.B(early_flags_pmux_63_1_0_0_y9),
	.C(emflag_cnt_Z[2]),
	.D(VCC),
	.A(early_flags_pmux_63_1_0_0_y21),
	.FCI(early_flags_pmux_63_1_0_co0_4)
);
defparam early_flags_pmux_63_1_0_wmux_10.INIT=20'h0EC2C;
// @10:531
  ARI1 early_flags_pmux_63_1_0_wmux_9 (
	.FCO(early_flags_pmux_63_1_0_co0_4),
	.S(early_flags_pmux_63_1_0_wmux_9_S_0),
	.Y(early_flags_pmux_63_1_0_wmux_9_Y_0),
	.B(VCC),
	.C(emflag_cnt_Z[2]),
	.D(VCC),
	.A(VCC),
	.FCI(early_flags_pmux_63_1_0_co1_3)
);
defparam early_flags_pmux_63_1_0_wmux_9.INIT=20'h0EC2C;
// @10:531
  ARI1 early_flags_pmux_63_1_0_wmux_8 (
	.FCO(early_flags_pmux_63_1_0_co1_3),
	.S(early_flags_pmux_63_1_0_wmux_8_S_0),
	.Y(early_flags_pmux_63_1_0_0_y9),
	.B(early_flags_pmux_63_1_0_0_y3),
	.C(early_flags_pmux_63_1_0_0_y1),
	.D(emflag_cnt_Z[3]),
	.A(early_flags_pmux_63_1_0_y0_3),
	.FCI(early_flags_pmux_63_1_0_co0_3)
);
defparam early_flags_pmux_63_1_0_wmux_8.INIT=20'h0FA0C;
// @10:531
  ARI1 early_flags_pmux_63_1_0_wmux_7 (
	.FCO(early_flags_pmux_63_1_0_co0_3),
	.S(early_flags_pmux_63_1_0_wmux_7_S_0),
	.Y(early_flags_pmux_63_1_0_y0_3),
	.B(early_flags_pmux_63_1_0_0_y5),
	.C(emflag_cnt_Z[4]),
	.D(emflag_cnt_Z[3]),
	.A(early_flags_pmux_63_1_0_0_y7),
	.FCI(early_flags_pmux_63_1_0_co1_2)
);
defparam early_flags_pmux_63_1_0_wmux_7.INIT=20'h0EC2C;
// @10:531
  ARI1 early_flags_pmux_63_1_0_wmux_6 (
	.FCO(early_flags_pmux_63_1_0_co1_2),
	.S(early_flags_pmux_63_1_0_wmux_6_S_0),
	.Y(early_flags_pmux_63_1_0_0_y7),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_Z[58]),
	.D(early_flags_Z[122]),
	.A(early_flags_pmux_63_1_0_y0_2),
	.FCI(early_flags_pmux_63_1_0_co0_2)
);
defparam early_flags_pmux_63_1_0_wmux_6.INIT=20'h0F588;
// @10:531
  ARI1 early_flags_pmux_63_1_0_wmux_5 (
	.FCO(early_flags_pmux_63_1_0_co0_2),
	.S(early_flags_pmux_63_1_0_wmux_5_S_0),
	.Y(early_flags_pmux_63_1_0_y0_2),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_Z[26]),
	.D(early_flags_Z[90]),
	.A(emflag_cnt_Z[6]),
	.FCI(early_flags_pmux_63_1_0_co1_1)
);
defparam early_flags_pmux_63_1_0_wmux_5.INIT=20'h0FA44;
// @10:531
  ARI1 early_flags_pmux_63_1_0_wmux_4 (
	.FCO(early_flags_pmux_63_1_0_co1_1),
	.S(early_flags_pmux_63_1_0_wmux_4_S_0),
	.Y(early_flags_pmux_63_1_0_0_y5),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_Z[42]),
	.D(early_flags_Z[106]),
	.A(early_flags_pmux_63_1_0_y0_1),
	.FCI(early_flags_pmux_63_1_0_co0_1)
);
defparam early_flags_pmux_63_1_0_wmux_4.INIT=20'h0F588;
// @10:531
  ARI1 early_flags_pmux_63_1_0_wmux_3 (
	.FCO(early_flags_pmux_63_1_0_co0_1),
	.S(early_flags_pmux_63_1_0_wmux_3_S_0),
	.Y(early_flags_pmux_63_1_0_y0_1),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_Z[10]),
	.D(early_flags_Z[74]),
	.A(emflag_cnt_Z[6]),
	.FCI(early_flags_pmux_63_1_0_co1_0)
);
defparam early_flags_pmux_63_1_0_wmux_3.INIT=20'h0FA44;
// @10:531
  ARI1 early_flags_pmux_63_1_0_wmux_2 (
	.FCO(early_flags_pmux_63_1_0_co1_0),
	.S(early_flags_pmux_63_1_0_wmux_2_S_0),
	.Y(early_flags_pmux_63_1_0_0_y3),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_Z[50]),
	.D(early_flags_Z[114]),
	.A(early_flags_pmux_63_1_0_y0_0),
	.FCI(early_flags_pmux_63_1_0_co0_0)
);
defparam early_flags_pmux_63_1_0_wmux_2.INIT=20'h0F588;
// @10:531
  ARI1 early_flags_pmux_63_1_0_wmux_1 (
	.FCO(early_flags_pmux_63_1_0_co0_0),
	.S(early_flags_pmux_63_1_0_wmux_1_S_0),
	.Y(early_flags_pmux_63_1_0_y0_0),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_Z[18]),
	.D(early_flags_Z[82]),
	.A(emflag_cnt_Z[6]),
	.FCI(early_flags_pmux_63_1_0_0_co1)
);
defparam early_flags_pmux_63_1_0_wmux_1.INIT=20'h0FA44;
// @10:531
  ARI1 early_flags_pmux_63_1_0_wmux_0 (
	.FCO(early_flags_pmux_63_1_0_0_co1),
	.S(early_flags_pmux_63_1_0_wmux_0_S_0),
	.Y(early_flags_pmux_63_1_0_0_y1),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_Z[34]),
	.D(early_flags_Z[98]),
	.A(early_flags_pmux_63_1_0_0_y0),
	.FCI(early_flags_pmux_63_1_0_0_co0)
);
defparam early_flags_pmux_63_1_0_wmux_0.INIT=20'h0F588;
// @10:531
  ARI1 early_flags_pmux_63_1_0_0_wmux (
	.FCO(early_flags_pmux_63_1_0_0_co0),
	.S(early_flags_pmux_63_1_0_wmux_S_0),
	.Y(early_flags_pmux_63_1_0_0_y0),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_Z[2]),
	.D(early_flags_Z[66]),
	.A(emflag_cnt_Z[6]),
	.FCI(VCC)
);
defparam early_flags_pmux_63_1_0_0_wmux.INIT=20'h0FA44;
// @10:531
  ARI1 late_flags_pmux_63_1_1_wmux_20 (
	.FCO(late_flags_pmux_63_1_1_co1_9),
	.S(late_flags_pmux_63_1_1_wmux_20_S_0),
	.Y(late_flags_pmux_63_1_1_y21),
	.B(late_flags_pmux_63_1_1_y3_0),
	.C(late_flags_pmux_63_1_1_y1_0),
	.D(emflag_cnt_Z[3]),
	.A(late_flags_pmux_63_1_1_y0_8),
	.FCI(late_flags_pmux_63_1_1_co0_9)
);
defparam late_flags_pmux_63_1_1_wmux_20.INIT=20'h0FA0C;
// @10:531
  ARI1 late_flags_pmux_63_1_1_wmux_19 (
	.FCO(late_flags_pmux_63_1_1_co0_9),
	.S(late_flags_pmux_63_1_1_wmux_19_S_0),
	.Y(late_flags_pmux_63_1_1_y0_8),
	.B(late_flags_pmux_63_1_1_y5_0),
	.C(emflag_cnt_Z[4]),
	.D(emflag_cnt_Z[3]),
	.A(late_flags_pmux_63_1_1_y7_0),
	.FCI(late_flags_pmux_63_1_1_co1_8)
);
defparam late_flags_pmux_63_1_1_wmux_19.INIT=20'h0EC2C;
// @10:531
  ARI1 late_flags_pmux_63_1_1_wmux_18 (
	.FCO(late_flags_pmux_63_1_1_co1_8),
	.S(late_flags_pmux_63_1_1_wmux_18_S_0),
	.Y(late_flags_pmux_63_1_1_y7_0),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_Z[60]),
	.D(late_flags_Z[124]),
	.A(late_flags_pmux_63_1_1_y0_7),
	.FCI(late_flags_pmux_63_1_1_co0_8)
);
defparam late_flags_pmux_63_1_1_wmux_18.INIT=20'h0F588;
// @10:531
  ARI1 late_flags_pmux_63_1_1_wmux_17 (
	.FCO(late_flags_pmux_63_1_1_co0_8),
	.S(late_flags_pmux_63_1_1_wmux_17_S_0),
	.Y(late_flags_pmux_63_1_1_y0_7),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_Z[28]),
	.D(late_flags_Z[92]),
	.A(emflag_cnt_Z[6]),
	.FCI(late_flags_pmux_63_1_1_co1_7)
);
defparam late_flags_pmux_63_1_1_wmux_17.INIT=20'h0FA44;
// @10:531
  ARI1 late_flags_pmux_63_1_1_wmux_16 (
	.FCO(late_flags_pmux_63_1_1_co1_7),
	.S(late_flags_pmux_63_1_1_wmux_16_S_0),
	.Y(late_flags_pmux_63_1_1_y5_0),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_Z[44]),
	.D(late_flags_Z[108]),
	.A(late_flags_pmux_63_1_1_y0_6),
	.FCI(late_flags_pmux_63_1_1_co0_7)
);
defparam late_flags_pmux_63_1_1_wmux_16.INIT=20'h0F588;
// @10:531
  ARI1 late_flags_pmux_63_1_1_wmux_15 (
	.FCO(late_flags_pmux_63_1_1_co0_7),
	.S(late_flags_pmux_63_1_1_wmux_15_S_0),
	.Y(late_flags_pmux_63_1_1_y0_6),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_Z[12]),
	.D(late_flags_Z[76]),
	.A(emflag_cnt_Z[6]),
	.FCI(late_flags_pmux_63_1_1_co1_6)
);
defparam late_flags_pmux_63_1_1_wmux_15.INIT=20'h0FA44;
// @10:531
  ARI1 late_flags_pmux_63_1_1_wmux_14 (
	.FCO(late_flags_pmux_63_1_1_co1_6),
	.S(late_flags_pmux_63_1_1_wmux_14_S_0),
	.Y(late_flags_pmux_63_1_1_y3_0),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_Z[52]),
	.D(late_flags_Z[116]),
	.A(late_flags_pmux_63_1_1_y0_5),
	.FCI(late_flags_pmux_63_1_1_co0_6)
);
defparam late_flags_pmux_63_1_1_wmux_14.INIT=20'h0F588;
// @10:531
  ARI1 late_flags_pmux_63_1_1_wmux_13 (
	.FCO(late_flags_pmux_63_1_1_co0_6),
	.S(late_flags_pmux_63_1_1_wmux_13_S_0),
	.Y(late_flags_pmux_63_1_1_y0_5),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_Z[20]),
	.D(late_flags_Z[84]),
	.A(emflag_cnt_Z[6]),
	.FCI(late_flags_pmux_63_1_1_co1_5)
);
defparam late_flags_pmux_63_1_1_wmux_13.INIT=20'h0FA44;
// @10:531
  ARI1 late_flags_pmux_63_1_1_wmux_12 (
	.FCO(late_flags_pmux_63_1_1_co1_5),
	.S(late_flags_pmux_63_1_1_wmux_12_S_0),
	.Y(late_flags_pmux_63_1_1_y1_0),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_Z[36]),
	.D(late_flags_Z[100]),
	.A(late_flags_pmux_63_1_1_y0_4),
	.FCI(late_flags_pmux_63_1_1_co0_5)
);
defparam late_flags_pmux_63_1_1_wmux_12.INIT=20'h0F588;
// @10:531
  ARI1 late_flags_pmux_63_1_1_wmux_11 (
	.FCO(late_flags_pmux_63_1_1_co0_5),
	.S(late_flags_pmux_63_1_1_wmux_11_S_0),
	.Y(late_flags_pmux_63_1_1_y0_4),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_Z[4]),
	.D(late_flags_Z[68]),
	.A(emflag_cnt_Z[6]),
	.FCI(late_flags_pmux_63_1_1_co1_4)
);
defparam late_flags_pmux_63_1_1_wmux_11.INIT=20'h0FA44;
// @10:531
  ARI1 late_flags_pmux_63_1_1_wmux_10 (
	.FCO(late_flags_pmux_63_1_1_co1_4),
	.S(late_flags_pmux_63_1_1_wmux_10_S_0),
	.Y(late_flags_pmux_63_1_1_wmux_10_Y_0),
	.B(late_flags_pmux_63_1_1_y9),
	.C(emflag_cnt_Z[2]),
	.D(VCC),
	.A(late_flags_pmux_63_1_1_y21),
	.FCI(late_flags_pmux_63_1_1_co0_4)
);
defparam late_flags_pmux_63_1_1_wmux_10.INIT=20'h0EC2C;
// @10:531
  ARI1 late_flags_pmux_63_1_1_wmux_9 (
	.FCO(late_flags_pmux_63_1_1_co0_4),
	.S(late_flags_pmux_63_1_1_wmux_9_S_0),
	.Y(late_flags_pmux_63_1_1_wmux_9_Y_0),
	.B(VCC),
	.C(emflag_cnt_Z[2]),
	.D(VCC),
	.A(VCC),
	.FCI(late_flags_pmux_63_1_1_co1_3)
);
defparam late_flags_pmux_63_1_1_wmux_9.INIT=20'h0EC2C;
// @10:531
  ARI1 late_flags_pmux_63_1_1_wmux_8 (
	.FCO(late_flags_pmux_63_1_1_co1_3),
	.S(late_flags_pmux_63_1_1_wmux_8_S_0),
	.Y(late_flags_pmux_63_1_1_y9),
	.B(late_flags_pmux_63_1_1_y3),
	.C(late_flags_pmux_63_1_1_y1),
	.D(emflag_cnt_Z[3]),
	.A(late_flags_pmux_63_1_1_y0_3),
	.FCI(late_flags_pmux_63_1_1_co0_3)
);
defparam late_flags_pmux_63_1_1_wmux_8.INIT=20'h0FA0C;
// @10:531
  ARI1 late_flags_pmux_63_1_1_wmux_7 (
	.FCO(late_flags_pmux_63_1_1_co0_3),
	.S(late_flags_pmux_63_1_1_wmux_7_S_0),
	.Y(late_flags_pmux_63_1_1_y0_3),
	.B(late_flags_pmux_63_1_1_y5),
	.C(emflag_cnt_Z[4]),
	.D(emflag_cnt_Z[3]),
	.A(late_flags_pmux_63_1_1_y7),
	.FCI(late_flags_pmux_63_1_1_co1_2)
);
defparam late_flags_pmux_63_1_1_wmux_7.INIT=20'h0EC2C;
// @10:531
  ARI1 late_flags_pmux_63_1_1_wmux_6 (
	.FCO(late_flags_pmux_63_1_1_co1_2),
	.S(late_flags_pmux_63_1_1_wmux_6_S_0),
	.Y(late_flags_pmux_63_1_1_y7),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_Z[56]),
	.D(late_flags_Z[120]),
	.A(late_flags_pmux_63_1_1_y0_2),
	.FCI(late_flags_pmux_63_1_1_co0_2)
);
defparam late_flags_pmux_63_1_1_wmux_6.INIT=20'h0F588;
// @10:531
  ARI1 late_flags_pmux_63_1_1_wmux_5 (
	.FCO(late_flags_pmux_63_1_1_co0_2),
	.S(late_flags_pmux_63_1_1_wmux_5_S_0),
	.Y(late_flags_pmux_63_1_1_y0_2),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_Z[24]),
	.D(late_flags_Z[88]),
	.A(emflag_cnt_Z[6]),
	.FCI(late_flags_pmux_63_1_1_co1_1)
);
defparam late_flags_pmux_63_1_1_wmux_5.INIT=20'h0FA44;
// @10:531
  ARI1 late_flags_pmux_63_1_1_wmux_4 (
	.FCO(late_flags_pmux_63_1_1_co1_1),
	.S(late_flags_pmux_63_1_1_wmux_4_S_0),
	.Y(late_flags_pmux_63_1_1_y5),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_Z[40]),
	.D(late_flags_Z[104]),
	.A(late_flags_pmux_63_1_1_y0_1),
	.FCI(late_flags_pmux_63_1_1_co0_1)
);
defparam late_flags_pmux_63_1_1_wmux_4.INIT=20'h0F588;
// @10:531
  ARI1 late_flags_pmux_63_1_1_wmux_3 (
	.FCO(late_flags_pmux_63_1_1_co0_1),
	.S(late_flags_pmux_63_1_1_wmux_3_S_0),
	.Y(late_flags_pmux_63_1_1_y0_1),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_Z[8]),
	.D(late_flags_Z[72]),
	.A(emflag_cnt_Z[6]),
	.FCI(late_flags_pmux_63_1_1_co1_0)
);
defparam late_flags_pmux_63_1_1_wmux_3.INIT=20'h0FA44;
// @10:531
  ARI1 late_flags_pmux_63_1_1_wmux_2 (
	.FCO(late_flags_pmux_63_1_1_co1_0),
	.S(late_flags_pmux_63_1_1_wmux_2_S_0),
	.Y(late_flags_pmux_63_1_1_y3),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_Z[48]),
	.D(late_flags_Z[112]),
	.A(late_flags_pmux_63_1_1_y0_0),
	.FCI(late_flags_pmux_63_1_1_co0_0)
);
defparam late_flags_pmux_63_1_1_wmux_2.INIT=20'h0F588;
// @10:531
  ARI1 late_flags_pmux_63_1_1_wmux_1 (
	.FCO(late_flags_pmux_63_1_1_co0_0),
	.S(late_flags_pmux_63_1_1_wmux_1_S_0),
	.Y(late_flags_pmux_63_1_1_y0_0),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_Z[16]),
	.D(late_flags_Z[80]),
	.A(emflag_cnt_Z[6]),
	.FCI(late_flags_pmux_63_1_1_co1)
);
defparam late_flags_pmux_63_1_1_wmux_1.INIT=20'h0FA44;
// @10:531
  ARI1 late_flags_pmux_63_1_1_wmux_0 (
	.FCO(late_flags_pmux_63_1_1_co1),
	.S(late_flags_pmux_63_1_1_wmux_0_S_0),
	.Y(late_flags_pmux_63_1_1_y1),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_Z[32]),
	.D(late_flags_Z[96]),
	.A(late_flags_pmux_63_1_1_y0),
	.FCI(late_flags_pmux_63_1_1_co0)
);
defparam late_flags_pmux_63_1_1_wmux_0.INIT=20'h0F588;
// @10:531
  ARI1 late_flags_pmux_63_1_1_wmux (
	.FCO(late_flags_pmux_63_1_1_co0),
	.S(late_flags_pmux_63_1_1_wmux_S_0),
	.Y(late_flags_pmux_63_1_1_y0),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_Z[0]),
	.D(late_flags_Z[64]),
	.A(emflag_cnt_Z[6]),
	.FCI(VCC)
);
defparam late_flags_pmux_63_1_1_wmux.INIT=20'h0FA44;
// @10:531
  ARI1 late_flags_pmux_126_1_0_wmux_20 (
	.FCO(late_flags_pmux_126_1_0_co1_9),
	.S(late_flags_pmux_126_1_0_wmux_20_S_0),
	.Y(late_flags_pmux_126_1_0_0_y21),
	.B(late_flags_pmux_126_1_0_y3_0),
	.C(late_flags_pmux_126_1_0_y1_0),
	.D(emflag_cnt_Z[3]),
	.A(late_flags_pmux_126_1_0_y0_8),
	.FCI(late_flags_pmux_126_1_0_co0_9)
);
defparam late_flags_pmux_126_1_0_wmux_20.INIT=20'h0FA0C;
// @10:531
  ARI1 late_flags_pmux_126_1_0_wmux_19 (
	.FCO(late_flags_pmux_126_1_0_co0_9),
	.S(late_flags_pmux_126_1_0_wmux_19_S_0),
	.Y(late_flags_pmux_126_1_0_y0_8),
	.B(late_flags_pmux_126_1_0_y5_0),
	.C(emflag_cnt_Z[4]),
	.D(emflag_cnt_Z[3]),
	.A(late_flags_pmux_126_1_0_y7_0),
	.FCI(late_flags_pmux_126_1_0_co1_8)
);
defparam late_flags_pmux_126_1_0_wmux_19.INIT=20'h0EC2C;
// @10:531
  ARI1 late_flags_pmux_126_1_0_wmux_18 (
	.FCO(late_flags_pmux_126_1_0_co1_8),
	.S(late_flags_pmux_126_1_0_wmux_18_S_0),
	.Y(late_flags_pmux_126_1_0_y7_0),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_Z[63]),
	.D(late_flags_Z[127]),
	.A(late_flags_pmux_126_1_0_y0_7),
	.FCI(late_flags_pmux_126_1_0_co0_8)
);
defparam late_flags_pmux_126_1_0_wmux_18.INIT=20'h0F588;
// @10:531
  ARI1 late_flags_pmux_126_1_0_wmux_17 (
	.FCO(late_flags_pmux_126_1_0_co0_8),
	.S(late_flags_pmux_126_1_0_wmux_17_S_0),
	.Y(late_flags_pmux_126_1_0_y0_7),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_Z[31]),
	.D(late_flags_Z[95]),
	.A(emflag_cnt_Z[6]),
	.FCI(late_flags_pmux_126_1_0_co1_7)
);
defparam late_flags_pmux_126_1_0_wmux_17.INIT=20'h0FA44;
// @10:531
  ARI1 late_flags_pmux_126_1_0_wmux_16 (
	.FCO(late_flags_pmux_126_1_0_co1_7),
	.S(late_flags_pmux_126_1_0_wmux_16_S_0),
	.Y(late_flags_pmux_126_1_0_y5_0),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_Z[47]),
	.D(late_flags_Z[111]),
	.A(late_flags_pmux_126_1_0_y0_6),
	.FCI(late_flags_pmux_126_1_0_co0_7)
);
defparam late_flags_pmux_126_1_0_wmux_16.INIT=20'h0F588;
// @10:531
  ARI1 late_flags_pmux_126_1_0_wmux_15 (
	.FCO(late_flags_pmux_126_1_0_co0_7),
	.S(late_flags_pmux_126_1_0_wmux_15_S_0),
	.Y(late_flags_pmux_126_1_0_y0_6),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_Z[15]),
	.D(late_flags_Z[79]),
	.A(emflag_cnt_Z[6]),
	.FCI(late_flags_pmux_126_1_0_co1_6)
);
defparam late_flags_pmux_126_1_0_wmux_15.INIT=20'h0FA44;
// @10:531
  ARI1 late_flags_pmux_126_1_0_wmux_14 (
	.FCO(late_flags_pmux_126_1_0_co1_6),
	.S(late_flags_pmux_126_1_0_wmux_14_S_0),
	.Y(late_flags_pmux_126_1_0_y3_0),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_Z[55]),
	.D(late_flags_Z[119]),
	.A(late_flags_pmux_126_1_0_y0_5),
	.FCI(late_flags_pmux_126_1_0_co0_6)
);
defparam late_flags_pmux_126_1_0_wmux_14.INIT=20'h0F588;
// @10:531
  ARI1 late_flags_pmux_126_1_0_wmux_13 (
	.FCO(late_flags_pmux_126_1_0_co0_6),
	.S(late_flags_pmux_126_1_0_wmux_13_S_0),
	.Y(late_flags_pmux_126_1_0_y0_5),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_Z[23]),
	.D(late_flags_Z[87]),
	.A(emflag_cnt_Z[6]),
	.FCI(late_flags_pmux_126_1_0_co1_5)
);
defparam late_flags_pmux_126_1_0_wmux_13.INIT=20'h0FA44;
// @10:531
  ARI1 late_flags_pmux_126_1_0_wmux_12 (
	.FCO(late_flags_pmux_126_1_0_co1_5),
	.S(late_flags_pmux_126_1_0_wmux_12_S_0),
	.Y(late_flags_pmux_126_1_0_y1_0),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_Z[39]),
	.D(late_flags_Z[103]),
	.A(late_flags_pmux_126_1_0_y0_4),
	.FCI(late_flags_pmux_126_1_0_co0_5)
);
defparam late_flags_pmux_126_1_0_wmux_12.INIT=20'h0F588;
// @10:531
  ARI1 late_flags_pmux_126_1_0_wmux_11 (
	.FCO(late_flags_pmux_126_1_0_co0_5),
	.S(late_flags_pmux_126_1_0_wmux_11_S_0),
	.Y(late_flags_pmux_126_1_0_y0_4),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_Z[7]),
	.D(late_flags_Z[71]),
	.A(emflag_cnt_Z[6]),
	.FCI(late_flags_pmux_126_1_0_co1_4)
);
defparam late_flags_pmux_126_1_0_wmux_11.INIT=20'h0FA44;
// @10:531
  ARI1 late_flags_pmux_126_1_0_wmux_10 (
	.FCO(late_flags_pmux_126_1_0_co1_4),
	.S(late_flags_pmux_126_1_0_wmux_10_S_0),
	.Y(late_flags_pmux_126_1_0_wmux_10_Y_0),
	.B(late_flags_pmux_126_1_0_0_y9),
	.C(emflag_cnt_Z[2]),
	.D(VCC),
	.A(late_flags_pmux_126_1_0_0_y21),
	.FCI(late_flags_pmux_126_1_0_co0_4)
);
defparam late_flags_pmux_126_1_0_wmux_10.INIT=20'h0EC2C;
// @10:531
  ARI1 late_flags_pmux_126_1_0_wmux_9 (
	.FCO(late_flags_pmux_126_1_0_co0_4),
	.S(late_flags_pmux_126_1_0_wmux_9_S_0),
	.Y(late_flags_pmux_126_1_0_wmux_9_Y_0),
	.B(VCC),
	.C(emflag_cnt_Z[2]),
	.D(VCC),
	.A(VCC),
	.FCI(late_flags_pmux_126_1_0_co1_3)
);
defparam late_flags_pmux_126_1_0_wmux_9.INIT=20'h0EC2C;
// @10:531
  ARI1 late_flags_pmux_126_1_0_wmux_8 (
	.FCO(late_flags_pmux_126_1_0_co1_3),
	.S(late_flags_pmux_126_1_0_wmux_8_S_0),
	.Y(late_flags_pmux_126_1_0_0_y9),
	.B(late_flags_pmux_126_1_0_0_y3),
	.C(late_flags_pmux_126_1_0_0_y1),
	.D(emflag_cnt_Z[3]),
	.A(late_flags_pmux_126_1_0_y0_3),
	.FCI(late_flags_pmux_126_1_0_co0_3)
);
defparam late_flags_pmux_126_1_0_wmux_8.INIT=20'h0FA0C;
// @10:531
  ARI1 late_flags_pmux_126_1_0_wmux_7 (
	.FCO(late_flags_pmux_126_1_0_co0_3),
	.S(late_flags_pmux_126_1_0_wmux_7_S_0),
	.Y(late_flags_pmux_126_1_0_y0_3),
	.B(late_flags_pmux_126_1_0_0_y5),
	.C(emflag_cnt_Z[4]),
	.D(emflag_cnt_Z[3]),
	.A(late_flags_pmux_126_1_0_0_y7),
	.FCI(late_flags_pmux_126_1_0_co1_2)
);
defparam late_flags_pmux_126_1_0_wmux_7.INIT=20'h0EC2C;
// @10:531
  ARI1 late_flags_pmux_126_1_0_wmux_6 (
	.FCO(late_flags_pmux_126_1_0_co1_2),
	.S(late_flags_pmux_126_1_0_wmux_6_S_0),
	.Y(late_flags_pmux_126_1_0_0_y7),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_Z[59]),
	.D(late_flags_Z[123]),
	.A(late_flags_pmux_126_1_0_y0_2),
	.FCI(late_flags_pmux_126_1_0_co0_2)
);
defparam late_flags_pmux_126_1_0_wmux_6.INIT=20'h0F588;
// @10:531
  ARI1 late_flags_pmux_126_1_0_wmux_5 (
	.FCO(late_flags_pmux_126_1_0_co0_2),
	.S(late_flags_pmux_126_1_0_wmux_5_S_0),
	.Y(late_flags_pmux_126_1_0_y0_2),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_Z[27]),
	.D(late_flags_Z[91]),
	.A(emflag_cnt_Z[6]),
	.FCI(late_flags_pmux_126_1_0_co1_1)
);
defparam late_flags_pmux_126_1_0_wmux_5.INIT=20'h0FA44;
// @10:531
  ARI1 late_flags_pmux_126_1_0_wmux_4 (
	.FCO(late_flags_pmux_126_1_0_co1_1),
	.S(late_flags_pmux_126_1_0_wmux_4_S_0),
	.Y(late_flags_pmux_126_1_0_0_y5),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_Z[43]),
	.D(late_flags_Z[107]),
	.A(late_flags_pmux_126_1_0_y0_1),
	.FCI(late_flags_pmux_126_1_0_co0_1)
);
defparam late_flags_pmux_126_1_0_wmux_4.INIT=20'h0F588;
// @10:531
  ARI1 late_flags_pmux_126_1_0_wmux_3 (
	.FCO(late_flags_pmux_126_1_0_co0_1),
	.S(late_flags_pmux_126_1_0_wmux_3_S_0),
	.Y(late_flags_pmux_126_1_0_y0_1),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_Z[11]),
	.D(late_flags_Z[75]),
	.A(emflag_cnt_Z[6]),
	.FCI(late_flags_pmux_126_1_0_co1_0)
);
defparam late_flags_pmux_126_1_0_wmux_3.INIT=20'h0FA44;
// @10:531
  ARI1 late_flags_pmux_126_1_0_wmux_2 (
	.FCO(late_flags_pmux_126_1_0_co1_0),
	.S(late_flags_pmux_126_1_0_wmux_2_S_0),
	.Y(late_flags_pmux_126_1_0_0_y3),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_Z[51]),
	.D(late_flags_Z[115]),
	.A(late_flags_pmux_126_1_0_y0_0),
	.FCI(late_flags_pmux_126_1_0_co0_0)
);
defparam late_flags_pmux_126_1_0_wmux_2.INIT=20'h0F588;
// @10:531
  ARI1 late_flags_pmux_126_1_0_wmux_1 (
	.FCO(late_flags_pmux_126_1_0_co0_0),
	.S(late_flags_pmux_126_1_0_wmux_1_S_0),
	.Y(late_flags_pmux_126_1_0_y0_0),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_Z[19]),
	.D(late_flags_Z[83]),
	.A(emflag_cnt_Z[6]),
	.FCI(late_flags_pmux_126_1_0_0_co1)
);
defparam late_flags_pmux_126_1_0_wmux_1.INIT=20'h0FA44;
// @10:531
  ARI1 late_flags_pmux_126_1_0_wmux_0 (
	.FCO(late_flags_pmux_126_1_0_0_co1),
	.S(late_flags_pmux_126_1_0_wmux_0_S_0),
	.Y(late_flags_pmux_126_1_0_0_y1),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_Z[35]),
	.D(late_flags_Z[99]),
	.A(late_flags_pmux_126_1_0_0_y0),
	.FCI(late_flags_pmux_126_1_0_0_co0)
);
defparam late_flags_pmux_126_1_0_wmux_0.INIT=20'h0F588;
// @10:531
  ARI1 late_flags_pmux_126_1_0_0_wmux (
	.FCO(late_flags_pmux_126_1_0_0_co0),
	.S(late_flags_pmux_126_1_0_wmux_S_0),
	.Y(late_flags_pmux_126_1_0_0_y0),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_Z[3]),
	.D(late_flags_Z[67]),
	.A(emflag_cnt_Z[6]),
	.FCI(VCC)
);
defparam late_flags_pmux_126_1_0_0_wmux.INIT=20'h0FA44;
// @10:145
  CFG4 \tapcnt_final_13[6]  (
	.A(tapcnt_final_Z[6]),
	.B(un1_bitalign_curr_state_12_Z),
	.C(un1_restart_trng_fg_10_sn),
	.D(tapcnt_final_13_m1[6]),
	.Y(tapcnt_final_13_Z[6])
);
defparam \tapcnt_final_13[6] .INIT=16'h0B08;
// @10:145
  CFG4 \tapcnt_final_13[5]  (
	.A(tapcnt_final_Z[5]),
	.B(un1_bitalign_curr_state_12_Z),
	.C(un1_restart_trng_fg_10_sn),
	.D(tapcnt_final_13_m1[5]),
	.Y(tapcnt_final_13_Z[5])
);
defparam \tapcnt_final_13[5] .INIT=16'h0B08;
// @10:145
  CFG4 \tapcnt_final_13[4]  (
	.A(tapcnt_final_Z[4]),
	.B(un1_bitalign_curr_state_12_Z),
	.C(un1_restart_trng_fg_10_sn),
	.D(tapcnt_final_13_m1[4]),
	.Y(tapcnt_final_13_Z[4])
);
defparam \tapcnt_final_13[4] .INIT=16'h0B08;
// @10:145
  CFG4 \tapcnt_final_13[3]  (
	.A(tapcnt_final_Z[3]),
	.B(un1_bitalign_curr_state_12_Z),
	.C(un1_restart_trng_fg_10_sn),
	.D(tapcnt_final_13_m1[3]),
	.Y(tapcnt_final_13_Z[3])
);
defparam \tapcnt_final_13[3] .INIT=16'h0B08;
// @10:145
  CFG4 \tapcnt_final_13[2]  (
	.A(tapcnt_final_Z[2]),
	.B(un1_bitalign_curr_state_12_Z),
	.C(un1_restart_trng_fg_10_sn),
	.D(tapcnt_final_13_m1[2]),
	.Y(tapcnt_final_13_Z[2])
);
defparam \tapcnt_final_13[2] .INIT=16'h0B08;
// @10:145
  CFG4 \tapcnt_final_13[1]  (
	.A(tapcnt_final_Z[1]),
	.B(un1_bitalign_curr_state_12_Z),
	.C(un1_restart_trng_fg_10_sn),
	.D(tapcnt_final_13_m1[1]),
	.Y(tapcnt_final_13_Z[1])
);
defparam \tapcnt_final_13[1] .INIT=16'h0B08;
// @10:887
  CFG4 bitalign_curr_state_0_sqmuxa_10_0_a2 (
	.A(un1_retrain_adj_tap_i),
	.B(un1_rx_BIT_ALGN_START),
	.C(bitalign_curr_state148_Z),
	.D(bitalign_curr_state12_Z),
	.Y(bitalign_curr_state_0_sqmuxa_10)
);
defparam bitalign_curr_state_0_sqmuxa_10_0_a2.INIT=16'h0040;
// @10:243
  CFG4 un1_early_last_set_1_sqmuxa_1_1_tz (
	.A(bitalign_curr_state160_Z),
	.B(early_cur_set_Z),
	.C(emflag_cnt_0_sqmuxa),
	.D(bitalign_curr_state159),
	.Y(un1_early_last_set_1_sqmuxa_1_1_tz_Z)
);
defparam un1_early_last_set_1_sqmuxa_1_1_tz.INIT=16'hFFF8;
// @10:243
  CFG4 un1_tap_cnt_0_sqmuxa_1 (
	.A(bitalign_curr_state149_Z),
	.B(tap_cnt_0_sqmuxa_1_Z),
	.C(sig_rx_BIT_ALGN_CLR_FLGS14_Z),
	.D(BIT_ALGN_ERR_c),
	.Y(un1_tap_cnt_0_sqmuxa_6_0)
);
defparam un1_tap_cnt_0_sqmuxa_1.INIT=16'hCCEC;
// @10:670
  CFG4 \bitalign_curr_state_34_4_0_.calc_done27  (
	.A(un2_noearly_nolate_diff_start_valid),
	.B(un1_early_late_diff_cry_7_Z),
	.C(calc_done25),
	.D(un1_tapcnt_final),
	.Y(calc_done27)
);
defparam \bitalign_curr_state_34_4_0_.calc_done27 .INIT=16'h0008;
// @10:670
  CFG4 tapcnt_final_3_sqmuxa (
	.A(bitalign_curr_state162_Z),
	.B(un1_calc_done25_5),
	.C(tapcnt_final27),
	.D(un1_early_late_diff_valid_Z),
	.Y(tapcnt_final_3_sqmuxa_Z)
);
defparam tapcnt_final_3_sqmuxa.INIT=16'h2000;
// @10:420
  CFG4 un10_early_flags_118 (
	.A(tap_cnt_Z[3]),
	.B(un10_early_flags_1_Z[6]),
	.C(un10_early_flags_1_Z[64]),
	.D(un10_early_flags_1_Z[48]),
	.Y(un10_early_flags[118])
);
defparam un10_early_flags_118.INIT=16'h4000;
// @10:420
  CFG4 un10_early_flags_54 (
	.A(tap_cnt_Z[6]),
	.B(un10_early_flags_2_Z[6]),
	.C(un10_early_flags_1_Z[6]),
	.D(un10_early_flags_1_Z[48]),
	.Y(un10_early_flags[54])
);
defparam un10_early_flags_54.INIT=16'h4000;
// @10:420
  CFG3 un10_early_flags_45 (
	.A(un10_early_flags_2_0[44]),
	.B(un10_early_flags_1_Z[40]),
	.C(un10_early_flags_1_Z[5]),
	.Y(un10_early_flags[45])
);
defparam un10_early_flags_45.INIT=8'h80;
// @10:420
  CFG4 un10_early_flags_109 (
	.A(un10_early_flags_2_Z[69]),
	.B(tap_cnt_Z[4]),
	.C(un10_early_flags_1_Z[5]),
	.D(un10_early_flags_1_Z[40]),
	.Y(un10_early_flags[109])
);
defparam un10_early_flags_109.INIT=16'h2000;
// @10:420
  CFG4 un10_early_flags_110 (
	.A(un10_early_flags_1_Z[6]),
	.B(un10_early_flags_1_Z[64]),
	.C(tap_cnt_Z[4]),
	.D(un10_early_flags_1_Z[40]),
	.Y(un10_early_flags[110])
);
defparam un10_early_flags_110.INIT=16'h0800;
// @10:420
  CFG4 un10_early_flags_46 (
	.A(un10_early_flags_3_Z[46]),
	.B(tap_cnt_Z[6]),
	.C(un10_early_flags_1_Z[6]),
	.D(un10_early_flags_1_Z[40]),
	.Y(un10_early_flags[46])
);
defparam un10_early_flags_46.INIT=16'h2000;
// @10:420
  CFG3 un10_early_flags_15 (
	.A(un10_early_flags_2_0[0]),
	.B(un10_early_flags_1_Z[3]),
	.C(un10_early_flags_1_Z[12]),
	.Y(un10_early_flags[15])
);
defparam un10_early_flags_15.INIT=8'h80;
// @10:420
  CFG4 un10_early_flags_127 (
	.A(un10_early_flags_1_Z[48]),
	.B(un10_early_flags_1_Z[3]),
	.C(tap_cnt_Z[6]),
	.D(un10_early_flags_1_Z[12]),
	.Y(un10_early_flags[127])
);
defparam un10_early_flags_127.INIT=16'h8000;
// @10:420
  CFG4 un10_early_flags_111 (
	.A(un10_early_flags_1_Z[96]),
	.B(un10_early_flags_1_Z[3]),
	.C(tap_cnt_Z[4]),
	.D(un10_early_flags_1_Z[12]),
	.Y(un10_early_flags[111])
);
defparam un10_early_flags_111.INIT=16'h0800;
// @10:420
  CFG4 un10_early_flags_95 (
	.A(un10_early_flags_1_Z[80]),
	.B(tap_cnt_Z[5]),
	.C(un10_early_flags_1_Z[3]),
	.D(un10_early_flags_1_Z[12]),
	.Y(un10_early_flags[95])
);
defparam un10_early_flags_95.INIT=16'h2000;
// @10:420
  CFG4 un10_early_flags_63 (
	.A(un10_early_flags_1_Z[48]),
	.B(un10_early_flags_1_Z[3]),
	.C(tap_cnt_Z[6]),
	.D(un10_early_flags_1_Z[12]),
	.Y(un10_early_flags[63])
);
defparam un10_early_flags_63.INIT=16'h0800;
// @10:420
  CFG4 un10_early_flags_47 (
	.A(un10_early_flags_47_0_Z),
	.B(tap_cnt_Z[4]),
	.C(un10_early_flags_1_Z[3]),
	.D(un10_early_flags_1_Z[12]),
	.Y(un10_early_flags[47])
);
defparam un10_early_flags_47.INIT=16'h2000;
// @10:420
  CFG4 un10_early_flags_31 (
	.A(un10_early_flags_30_0_Z),
	.B(tap_cnt_Z[4]),
	.C(un10_early_flags_1_Z[3]),
	.D(un10_early_flags_1_Z[12]),
	.Y(un10_early_flags[31])
);
defparam un10_early_flags_31.INIT=16'h8000;
// @10:420
  CFG4 un10_early_flags_122 (
	.A(tap_cnt_Z[2]),
	.B(un10_early_flags_1_Z[10]),
	.C(un10_early_flags_1_Z[64]),
	.D(un10_early_flags_1_Z[48]),
	.Y(un10_early_flags[122])
);
defparam un10_early_flags_122.INIT=16'h4000;
// @10:420
  CFG4 un10_early_flags_58 (
	.A(tap_cnt_Z[6]),
	.B(un10_early_flags_1_Z[10]),
	.C(un10_early_flags_2_Z[10]),
	.D(un10_early_flags_1_Z[48]),
	.Y(un10_early_flags[58])
);
defparam un10_early_flags_58.INIT=16'h4000;
// @10:145
  CFG4 \bitalign_curr_state_34_4_0_.m93  (
	.A(early_flags_dec[127]),
	.B(N_20),
	.C(late_last_set15_Z),
	.D(bitalign_curr_state_Z[0]),
	.Y(N_94)
);
defparam \bitalign_curr_state_34_4_0_.m93 .INIT=16'h5504;
// @10:145
  CFG3 \bitalign_curr_state_34_4_0_.m59  (
	.A(early_flags_dec[127]),
	.B(late_flags_pmux),
	.C(early_flags_pmux),
	.Y(N_60_0)
);
defparam \bitalign_curr_state_34_4_0_.m59 .INIT=8'h51;
// @10:248
  CFG4 bitalign_curr_state148 (
	.A(bitalign_curr_state_Z[1]),
	.B(bitalign_curr_state_Z[3]),
	.C(bitalign_curr_state148_2_Z),
	.D(bitalign_curr_state_Z[0]),
	.Y(bitalign_curr_state148_Z)
);
defparam bitalign_curr_state148.INIT=16'h0010;
// @10:145
  CFG4 \bitalign_curr_state_34_4_0_.m41  (
	.A(N_40),
	.B(m40_1_1),
	.C(bitalign_curr_state_Z[3]),
	.D(restart_trng_fg_i),
	.Y(bitalign_curr_state_34[0])
);
defparam \bitalign_curr_state_34_4_0_.m41 .INIT=16'h00AC;
// @10:144
  CFG4 early_last_set_0_sqmuxa_i (
	.A(un1_restart_trng_fg_10_sn_1),
	.B(early_last_set_1_sqmuxa_1_3_Z),
	.C(early_val_0_sqmuxa_1_0_Z),
	.D(tap_cnt_0_sqmuxa_1_Z),
	.Y(early_last_set_0_sqmuxa_i_Z)
);
defparam early_last_set_0_sqmuxa_i.INIT=16'hFFFE;
// @10:145
  CFG4 \bitalign_curr_state_34_4_0_.bitalign_curr_state89_RNISBQ9B  (
	.A(bitalign_curr_state_Z[4]),
	.B(bitalign_curr_state_Z[3]),
	.C(N_100),
	.D(m101_1_1),
	.Y(N_102)
);
defparam \bitalign_curr_state_34_4_0_.bitalign_curr_state89_RNISBQ9B .INIT=16'h4073;
// @10:145
  CFG4 \bitalign_curr_state_34_4_0_.m101_1_1  (
	.A(bitalign_curr_state161_2_Z),
	.B(bitalign_curr_state_Z[4]),
	.C(N_94),
	.D(N_92),
	.Y(m101_1_1)
);
defparam \bitalign_curr_state_34_4_0_.m101_1_1 .INIT=16'h4C7F;
// @10:670
  CFG4 \bitalign_curr_state_34_4_0_.calc_done25_253  (
	.A(calc_done25_236),
	.B(calc_done25_237),
	.C(calc_done25_253_1_0),
	.D(calc_done25_245),
	.Y(calc_done25_253)
);
defparam \bitalign_curr_state_34_4_0_.calc_done25_253 .INIT=16'h0800;
// @10:670
  CFG4 \bitalign_curr_state_34_4_0_.calc_done25_253_1_0  (
	.A(calc_done25_239),
	.B(calc_done25_238),
	.C(calc_done25_233),
	.D(calc_done25_232),
	.Y(calc_done25_253_1_0)
);
defparam \bitalign_curr_state_34_4_0_.calc_done25_253_1_0 .INIT=16'h7FFF;
// @10:145
  CFG4 \bitalign_curr_state_34_4_0_.m91  (
	.A(bitalign_curr_state_Z[2]),
	.B(m91_1),
	.C(N_116_mux),
	.D(m91_1_0),
	.Y(N_92)
);
defparam \bitalign_curr_state_34_4_0_.m91 .INIT=16'hDDEC;
// @10:145
  CFG4 \bitalign_curr_state_34_4_0_.m91_1  (
	.A(bitalign_curr_state_Z[2]),
	.B(bitalign_curr_state_Z[1]),
	.C(un1_retrain_adj_tap_i),
	.D(N_69),
	.Y(m91_1_0)
);
defparam \bitalign_curr_state_34_4_0_.m91_1 .INIT=16'h2232;
// @10:145
  CFG4 \bitalign_curr_state_34_4_0_.m64  (
	.A(bitalign_curr_state_Z[2]),
	.B(bitalign_curr_state_Z[1]),
	.C(m64_1_1),
	.D(N_63),
	.Y(N_65)
);
defparam \bitalign_curr_state_34_4_0_.m64 .INIT=16'hCA42;
// @10:145
  CFG4 \bitalign_curr_state_34_4_0_.m64_1_1  (
	.A(bitalign_curr_state41_Z),
	.B(N_60_0),
	.C(bitalign_curr_state_Z[1]),
	.D(bitalign_curr_state_Z[0]),
	.Y(m64_1_1)
);
defparam \bitalign_curr_state_34_4_0_.m64_1_1 .INIT=16'h53FF;
// @10:145
  CFG3 \bitalign_curr_state_34_4_0_.bitalign_curr_state89_RNIAODV4  (
	.A(bitalign_curr_state_Z[0]),
	.B(m82_1_0),
	.C(m82_1_1),
	.Y(N_83)
);
defparam \bitalign_curr_state_34_4_0_.bitalign_curr_state89_RNIAODV4 .INIT=8'h1B;
// @10:145
  CFG4 \bitalign_curr_state_34_4_0_.bitalign_curr_state89_RNI77PE2  (
	.A(bitalign_curr_state_Z[1]),
	.B(early_flags_dec[127]),
	.C(bitalign_curr_state89),
	.D(N_63),
	.Y(m82_1_1)
);
defparam \bitalign_curr_state_34_4_0_.bitalign_curr_state89_RNI77PE2 .INIT=16'h10BA;
// @10:145
  CFG4 \bitalign_curr_state_34_4_0_.m82_1_0  (
	.A(BIT_ALGN_ERR_c),
	.B(sig_rx_BIT_ALGN_CLR_FLGS14_Z),
	.C(N_63),
	.D(bitalign_curr_state_Z[1]),
	.Y(m82_1_0)
);
defparam \bitalign_curr_state_34_4_0_.m82_1_0 .INIT=16'h0FEE;
// @10:145
  CFG4 \bitalign_curr_state_34_4_0_.m23  (
	.A(early_flags_dec[127]),
	.B(m23_1_2),
	.C(bitalign_curr_state_Z[1]),
	.D(un1_bitalign_curr_state_14_1_Z),
	.Y(N_124_mux)
);
defparam \bitalign_curr_state_34_4_0_.m23 .INIT=16'h0F1B;
// @10:145
  CFG3 \bitalign_curr_state_34_4_0_.m23_1_2  (
	.A(late_last_set15_Z),
	.B(late_flags_pmux),
	.C(N_20),
	.Y(m23_1_2)
);
defparam \bitalign_curr_state_34_4_0_.m23_1_2 .INIT=8'h27;
// @10:145
  CFG4 \tapcnt_final_13_RNO_0[6]  (
	.A(tapcnt_final_3_sqmuxa_Z),
	.B(late_val_Z[6]),
	.C(un1_no_early_no_late_val_end1_1_1_Z[6]),
	.D(un1_no_early_no_late_val_st1_1_1[6]),
	.Y(tapcnt_final_13_m1_axb_6_1)
);
defparam \tapcnt_final_13_RNO_0[6] .INIT=16'h2772;
// @10:145
  CFG3 \bitalign_curr_state_34_4_0_.m37  (
	.A(m37_1_1),
	.B(m37),
	.C(early_flags_dec[127]),
	.Y(i12_mux_0)
);
defparam \bitalign_curr_state_34_4_0_.m37 .INIT=8'hCD;
// @10:145
  CFG4 \bitalign_curr_state_34_4_0_.m37_1_1  (
	.A(bitalign_curr_state_Z[1]),
	.B(bitalign_curr_state_Z[0]),
	.C(early_flags_pmux),
	.D(N_35),
	.Y(m37_1_1)
);
defparam \bitalign_curr_state_34_4_0_.m37_1_1 .INIT=16'h71F9;
// @10:145
  CFG4 \bitalign_curr_state_34_4_0_.m7  (
	.A(m7_1_1),
	.B(bitalign_curr_state12_Z),
	.C(bitalign_curr_state_Z[1]),
	.D(bitalign_curr_state_Z[0]),
	.Y(N_8)
);
defparam \bitalign_curr_state_34_4_0_.m7 .INIT=16'hA0A3;
// @10:145
  CFG4 \bitalign_curr_state_34_4_0_.m7_1_0  (
	.A(BIT_ALGN_OOR_0_c),
	.B(bitalign_curr_state_Z[0]),
	.C(bitalign_curr_state41_Z),
	.D(sig_rx_BIT_ALGN_CLR_FLGS14_Z),
	.Y(m7_1_1)
);
defparam \bitalign_curr_state_34_4_0_.m7_1_0 .INIT=16'h4073;
// @10:145
  CFG3 \early_val_RNI09J81[1]  (
	.A(early_val_Z[1]),
	.B(tapcnt_final_3_sqmuxa_Z),
	.C(un1_no_early_no_late_val_st1_1_1[1]),
	.Y(early_val_RNI09J81_Z[1])
);
defparam \early_val_RNI09J81[1] .INIT=8'h8B;
// @10:145
  CFG3 \no_early_no_late_val_st1_RNILLPT[1]  (
	.A(no_early_no_late_val_st1_Z[1]),
	.B(tapcnt_final_2_sqmuxa),
	.C(no_early_no_late_val_st2_Z[1]),
	.Y(un1_no_early_no_late_val_st1_1_1[1])
);
defparam \no_early_no_late_val_st1_RNILLPT[1] .INIT=8'h1D;
// @10:145
  CFG3 \un1_no_early_no_late_val_end1_1_1_RNINKIR[3]  (
	.A(late_val_Z[3]),
	.B(tapcnt_final_3_sqmuxa_Z),
	.C(un1_no_early_no_late_val_end1_1_1_Z[3]),
	.Y(un1_no_early_no_late_val_end1_1_1_RNINKIR_0[3])
);
defparam \un1_no_early_no_late_val_end1_1_1_RNINKIR[3] .INIT=8'h8B;
// @10:145
  CFG3 \un1_no_early_no_late_val_end1_1_1[3]  (
	.A(no_early_no_late_val_end1_Z[3]),
	.B(tapcnt_final_2_sqmuxa),
	.C(no_early_no_late_val_end2_Z[3]),
	.Y(un1_no_early_no_late_val_end1_1_1_Z[3])
);
defparam \un1_no_early_no_late_val_end1_1_1[3] .INIT=8'h1D;
// @10:145
  CFG3 \un1_no_early_no_late_val_end1_1_1_RNIJGIR[1]  (
	.A(late_val_Z[1]),
	.B(tapcnt_final_3_sqmuxa_Z),
	.C(un1_no_early_no_late_val_end1_1_1_Z[1]),
	.Y(un1_no_early_no_late_val_end1_1_1_RNIJGIR_0[1])
);
defparam \un1_no_early_no_late_val_end1_1_1_RNIJGIR[1] .INIT=8'h8B;
// @10:145
  CFG3 \un1_no_early_no_late_val_end1_1_1[1]  (
	.A(no_early_no_late_val_end1_Z[1]),
	.B(tapcnt_final_2_sqmuxa),
	.C(no_early_no_late_val_end2_Z[1]),
	.Y(un1_no_early_no_late_val_end1_1_1_Z[1])
);
defparam \un1_no_early_no_late_val_end1_1_1[1] .INIT=8'h1D;
// @10:145
  CFG3 \early_val_RNIT5J81[0]  (
	.A(early_val_Z[0]),
	.B(tapcnt_final_3_sqmuxa_Z),
	.C(un1_no_early_no_late_val_st1_1_1[0]),
	.Y(early_val_RNIT5J81_Z[0])
);
defparam \early_val_RNIT5J81[0] .INIT=8'h8B;
// @10:145
  CFG3 \no_early_no_late_val_st1_RNIJJPT[0]  (
	.A(no_early_no_late_val_st1_Z[0]),
	.B(tapcnt_final_2_sqmuxa),
	.C(no_early_no_late_val_st2_Z[0]),
	.Y(un1_no_early_no_late_val_st1_1_1[0])
);
defparam \no_early_no_late_val_st1_RNIJJPT[0] .INIT=8'h1D;
// @10:145
  CFG3 \un1_no_early_no_late_val_end1_1_1_RNIPMIR[4]  (
	.A(late_val_Z[4]),
	.B(tapcnt_final_3_sqmuxa_Z),
	.C(un1_no_early_no_late_val_end1_1_1_Z[4]),
	.Y(un1_no_early_no_late_val_end1_1_1_RNIPMIR_0[4])
);
defparam \un1_no_early_no_late_val_end1_1_1_RNIPMIR[4] .INIT=8'h8B;
// @10:145
  CFG3 \un1_no_early_no_late_val_end1_1_1[4]  (
	.A(no_early_no_late_val_end1_Z[4]),
	.B(tapcnt_final_2_sqmuxa),
	.C(no_early_no_late_val_end2_Z[4]),
	.Y(un1_no_early_no_late_val_end1_1_1_Z[4])
);
defparam \un1_no_early_no_late_val_end1_1_1[4] .INIT=8'h1D;
// @10:145
  CFG3 \early_val_RNICLJ81[5]  (
	.A(early_val_Z[5]),
	.B(tapcnt_final_3_sqmuxa_Z),
	.C(un1_no_early_no_late_val_st1_1_1[5]),
	.Y(early_val_RNICLJ81_Z[5])
);
defparam \early_val_RNICLJ81[5] .INIT=8'h8B;
// @10:145
  CFG3 \no_early_no_late_val_st1_RNITTPT[5]  (
	.A(no_early_no_late_val_st1_Z[5]),
	.B(tapcnt_final_2_sqmuxa),
	.C(no_early_no_late_val_st2_Z[5]),
	.Y(un1_no_early_no_late_val_st1_1_1[5])
);
defparam \no_early_no_late_val_st1_RNITTPT[5] .INIT=8'h1D;
// @10:145
  CFG3 \un1_no_early_no_late_val_end1_1_1_RNIHEIR[0]  (
	.A(late_val_Z[0]),
	.B(tapcnt_final_3_sqmuxa_Z),
	.C(un1_no_early_no_late_val_end1_1_1_Z[0]),
	.Y(un1_no_early_no_late_val_end1_1_1_RNIHEIR_0[0])
);
defparam \un1_no_early_no_late_val_end1_1_1_RNIHEIR[0] .INIT=8'h8B;
// @10:145
  CFG3 \un1_no_early_no_late_val_end1_1_1[0]  (
	.A(no_early_no_late_val_end1_Z[0]),
	.B(tapcnt_final_2_sqmuxa),
	.C(no_early_no_late_val_end2_Z[0]),
	.Y(un1_no_early_no_late_val_end1_1_1_Z[0])
);
defparam \un1_no_early_no_late_val_end1_1_1[0] .INIT=8'h1D;
// @10:145
  CFG3 \un1_no_early_no_late_val_end1_1_1_RNIROIR[5]  (
	.A(late_val_Z[5]),
	.B(tapcnt_final_3_sqmuxa_Z),
	.C(un1_no_early_no_late_val_end1_1_1_Z[5]),
	.Y(un1_no_early_no_late_val_end1_1_1_RNIROIR_0[5])
);
defparam \un1_no_early_no_late_val_end1_1_1_RNIROIR[5] .INIT=8'h8B;
// @10:145
  CFG3 \un1_no_early_no_late_val_end1_1_1[5]  (
	.A(no_early_no_late_val_end1_Z[5]),
	.B(tapcnt_final_2_sqmuxa),
	.C(no_early_no_late_val_end2_Z[5]),
	.Y(un1_no_early_no_late_val_end1_1_1_Z[5])
);
defparam \un1_no_early_no_late_val_end1_1_1[5] .INIT=8'h1D;
// @10:145
  CFG3 \un1_no_early_no_late_val_end1_1_1_RNILIIR[2]  (
	.A(late_val_Z[2]),
	.B(tapcnt_final_3_sqmuxa_Z),
	.C(un1_no_early_no_late_val_end1_1_1_Z[2]),
	.Y(un1_no_early_no_late_val_end1_1_1_RNILIIR_0[2])
);
defparam \un1_no_early_no_late_val_end1_1_1_RNILIIR[2] .INIT=8'h8B;
// @10:145
  CFG3 \un1_no_early_no_late_val_end1_1_1[2]  (
	.A(no_early_no_late_val_end1_Z[2]),
	.B(tapcnt_final_2_sqmuxa),
	.C(no_early_no_late_val_end2_Z[2]),
	.Y(un1_no_early_no_late_val_end1_1_1_Z[2])
);
defparam \un1_no_early_no_late_val_end1_1_1[2] .INIT=8'h1D;
// @10:145
  CFG3 \early_val_RNI9IJ81[4]  (
	.A(early_val_Z[4]),
	.B(tapcnt_final_3_sqmuxa_Z),
	.C(un1_no_early_no_late_val_st1_1_1[4]),
	.Y(early_val_RNI9IJ81_Z[4])
);
defparam \early_val_RNI9IJ81[4] .INIT=8'h8B;
// @10:145
  CFG3 \no_early_no_late_val_st1_RNIRRPT[4]  (
	.A(no_early_no_late_val_st1_Z[4]),
	.B(tapcnt_final_2_sqmuxa),
	.C(no_early_no_late_val_st2_Z[4]),
	.Y(un1_no_early_no_late_val_st1_1_1[4])
);
defparam \no_early_no_late_val_st1_RNIRRPT[4] .INIT=8'h1D;
// @10:145
  CFG3 \early_val_RNI3CJ81[2]  (
	.A(early_val_Z[2]),
	.B(tapcnt_final_3_sqmuxa_Z),
	.C(un1_no_early_no_late_val_st1_1_1[2]),
	.Y(early_val_RNI3CJ81_Z[2])
);
defparam \early_val_RNI3CJ81[2] .INIT=8'h8B;
// @10:145
  CFG3 \no_early_no_late_val_st1_RNINNPT[2]  (
	.A(no_early_no_late_val_st1_Z[2]),
	.B(tapcnt_final_2_sqmuxa),
	.C(no_early_no_late_val_st2_Z[2]),
	.Y(un1_no_early_no_late_val_st1_1_1[2])
);
defparam \no_early_no_late_val_st1_RNINNPT[2] .INIT=8'h1D;
// @10:145
  CFG3 \un1_no_early_no_late_val_end1_1_1[6]  (
	.A(no_early_no_late_val_end1_Z[6]),
	.B(tapcnt_final_2_sqmuxa),
	.C(no_early_no_late_val_end2_Z[6]),
	.Y(un1_no_early_no_late_val_end1_1_1_Z[6])
);
defparam \un1_no_early_no_late_val_end1_1_1[6] .INIT=8'h1D;
// @10:145
  CFG3 \tapcnt_final_13_RNO_1[6]  (
	.A(no_early_no_late_val_st1_Z[6]),
	.B(tapcnt_final_2_sqmuxa),
	.C(no_early_no_late_val_st2_Z[6]),
	.Y(un1_no_early_no_late_val_st1_1_1[6])
);
defparam \tapcnt_final_13_RNO_1[6] .INIT=8'h1D;
// @10:145
  CFG3 \early_val_RNI6FJ81[3]  (
	.A(early_val_Z[3]),
	.B(tapcnt_final_3_sqmuxa_Z),
	.C(un1_no_early_no_late_val_st1_1_1[3]),
	.Y(early_val_RNI6FJ81_Z[3])
);
defparam \early_val_RNI6FJ81[3] .INIT=8'h8B;
// @10:145
  CFG3 \no_early_no_late_val_st1_RNIPPPT[3]  (
	.A(no_early_no_late_val_st1_Z[3]),
	.B(tapcnt_final_2_sqmuxa),
	.C(no_early_no_late_val_st2_Z[3]),
	.Y(un1_no_early_no_late_val_st1_1_1[3])
);
defparam \no_early_no_late_val_st1_RNIPPPT[3] .INIT=8'h1D;
// @10:145
  CFG4 \bitalign_curr_state_34_4_0_.bitalign_curr_state89_RNI91ETE  (
	.A(m86_1),
	.B(m85_1),
	.C(bitalign_curr_state_Z[3]),
	.D(restart_trng_fg_i),
	.Y(bitalign_curr_state_34[2])
);
defparam \bitalign_curr_state_34_4_0_.bitalign_curr_state89_RNI91ETE .INIT=16'h00CE;
// @10:145
  CFG4 \bitalign_curr_state_34_4_0_.m86_1  (
	.A(bitalign_curr_state161_2_Z),
	.B(bitalign_curr_state_Z[4]),
	.C(N_76_0),
	.D(N_75_0),
	.Y(m86_1)
);
defparam \bitalign_curr_state_34_4_0_.m86_1 .INIT=16'h083B;
// @10:145
  CFG4 \bitalign_curr_state_34_4_0_.m67  (
	.A(m67_1),
	.B(m66_1),
	.C(bitalign_curr_state_Z[3]),
	.D(restart_trng_fg_i),
	.Y(bitalign_curr_state_34[1])
);
defparam \bitalign_curr_state_34_4_0_.m67 .INIT=16'h00CD;
// @10:145
  CFG4 \bitalign_curr_state_34_4_0_.m67_1  (
	.A(N_51),
	.B(N_119_mux),
	.C(bitalign_curr_state_Z[4]),
	.D(m55_0),
	.Y(m67_1)
);
defparam \bitalign_curr_state_34_4_0_.m67_1 .INIT=16'h3AFA;
// @10:145
  CFG4 \tapcnt_final_13_1[0]  (
	.A(tapcnt_final_13_1_1_0_Z[0]),
	.B(tapcnt_final_13_Z[1]),
	.C(tapcnt_final_13_m0s2_0),
	.D(un1_tapcnt_final_0_sqmuxa_Z),
	.Y(tapcnt_final_13_1_Z[0])
);
defparam \tapcnt_final_13_1[0] .INIT=16'hA5EC;
// @10:145
  CFG4 \tapcnt_final_13_1_1_0[0]  (
	.A(tapcnt_final_Z[0]),
	.B(un1_restart_trng_fg_10_sn),
	.C(tapcnt_final_13_m0s2_0),
	.D(early_val_RNIBEUF3_Y[0]),
	.Y(tapcnt_final_13_1_1_0_Z[0])
);
defparam \tapcnt_final_13_1_1_0[0] .INIT=16'h202F;
// @10:145
  CFG4 \bitalign_curr_state_34_4_0_.m40_1_1  (
	.A(bitalign_curr_state_Z[2]),
	.B(bitalign_curr_state_Z[4]),
	.C(N_124_mux),
	.D(N_15),
	.Y(m40_1_1)
);
defparam \bitalign_curr_state_34_4_0_.m40_1_1 .INIT=16'h7340;
// @10:145
  CFG4 \bitalign_curr_state_34_4_0_.m50  (
	.A(bitalign_curr_state_Z[2]),
	.B(bitalign_curr_state_Z[1]),
	.C(m50_1_1),
	.D(N_47),
	.Y(N_51)
);
defparam \bitalign_curr_state_34_4_0_.m50 .INIT=16'h1F0E;
// @10:145
  CFG4 \bitalign_curr_state_34_4_0_.m50_1_1  (
	.A(bitalign_curr_state41_Z),
	.B(N_50),
	.C(bitalign_curr_state_Z[2]),
	.D(bitalign_curr_state_Z[0]),
	.Y(m50_1_1)
);
defparam \bitalign_curr_state_34_4_0_.m50_1_1 .INIT=16'h353F;
// @10:145
  CFG4 \bitalign_curr_state_34_4_0_.m74_1_0  (
	.A(N_9),
	.B(N_11),
	.C(rx_err_Z),
	.D(bitalign_curr_state_Z[1]),
	.Y(m74_1_0_0)
);
defparam \bitalign_curr_state_34_4_0_.m74_1_0 .INIT=16'hF0CA;
// @10:144
  CFG3 early_cur_set_0_sqmuxa_i (
	.A(un1_tap_cnt_0_sqmuxa_6_0),
	.B(early_cur_set_0_sqmuxa_1_Z),
	.C(early_val_0_sqmuxa_1_0_Z),
	.Y(early_cur_set_0_sqmuxa_i_Z)
);
defparam early_cur_set_0_sqmuxa_i.INIT=8'hFB;
// @10:145
  CFG2 tapcnt_final_13_m0s2 (
	.A(un1_restart_trng_fg_10_sn),
	.B(un1_bitalign_curr_state_12_Z),
	.Y(tapcnt_final_13_m0s2_0)
);
defparam tapcnt_final_13_m0s2.INIT=4'hE;
// @10:145
  CFG3 un1_tapcnt_final_0_sqmuxa (
	.A(tapcnt_final_5_sqmuxa),
	.B(un1_bitalign_curr_state_12_Z),
	.C(un1_restart_trng_fg_10_sn),
	.Y(un1_tapcnt_final_0_sqmuxa_Z)
);
defparam un1_tapcnt_final_0_sqmuxa.INIT=8'hFE;
// @10:145
  CFG3 un1_bitalign_curr_state_0_sqmuxa_9 (
	.A(rx_err_1_sqmuxa_Z),
	.B(calc_done_4_sqmuxa_0_Z),
	.C(un1_bitalign_curr_state_0_sqmuxa_9_4_Z),
	.Y(un1_bitalign_curr_state_0_sqmuxa_9_i)
);
defparam un1_bitalign_curr_state_0_sqmuxa_9.INIT=8'hFE;
// @10:670
  CFG3 \bitalign_curr_state_34_4_0_.calc_done25  (
	.A(calc_done25_248),
	.B(calc_done25_253),
	.C(calc_done25_249),
	.Y(calc_done25)
);
defparam \bitalign_curr_state_34_4_0_.calc_done25 .INIT=8'h80;
// @10:670
  CFG4 \bitalign_curr_state_34_4_0_.calc_done25_245  (
	.A(calc_done25_168),
	.B(calc_done25_169),
	.C(calc_done25_235),
	.D(calc_done25_213),
	.Y(calc_done25_245)
);
defparam \bitalign_curr_state_34_4_0_.calc_done25_245 .INIT=16'h8000;
// @10:145
  CFG2 \tapcnt_final_upd_8[1]  (
	.A(mv_dn_fg_0_sqmuxa_i_o2_0),
	.B(tap_cnt_Z[1]),
	.Y(tapcnt_final_upd_8_Z[1])
);
defparam \tapcnt_final_upd_8[1] .INIT=4'h4;
// @10:145
  CFG2 \tapcnt_final_upd_8[0]  (
	.A(mv_dn_fg_0_sqmuxa_i_o2_0),
	.B(tap_cnt_Z[0]),
	.Y(tapcnt_final_upd_8_Z[0])
);
defparam \tapcnt_final_upd_8[0] .INIT=4'h4;
// @10:675
  CFG2 \bitalign_curr_state_34_4_0_.un34lto7_3  (
	.A(un16_tapcnt_final_6),
	.B(un16_tapcnt_final_7),
	.Y(un34lto7_3)
);
defparam \bitalign_curr_state_34_4_0_.un34lto7_3 .INIT=4'hE;
// @10:370
  CFG2 tap_cnt_0_sqmuxa_0 (
	.A(bitalign_curr_state_Z[0]),
	.B(sig_rx_BIT_ALGN_CLR_FLGS14_Z),
	.Y(tap_cnt_0_sqmuxa_0_Z)
);
defparam tap_cnt_0_sqmuxa_0.INIT=4'h8;
// @10:807
  CFG2 rx_BIT_ALGN_ERR_3 (
	.A(timeout_cnt_Z[6]),
	.B(timeout_cnt_Z[7]),
	.Y(rx_BIT_ALGN_ERR_3_Z)
);
defparam rx_BIT_ALGN_ERR_3.INIT=4'h8;
// @10:835
  CFG2 reset_dly_fg4_4 (
	.A(reset_dly_fg_Z),
	.B(rst_cnt_Z[9]),
	.Y(reset_dly_fg4_4_Z)
);
defparam reset_dly_fg4_4.INIT=4'h4;
// @10:243
  CFG2 early_late_diff_0_sqmuxa_1_0 (
	.A(un1_tap_cnt_0_sqmuxa_6_0),
	.B(restart_trng_fg_i),
	.Y(early_late_diff_0_sqmuxa_1_0_Z)
);
defparam early_late_diff_0_sqmuxa_1_0.INIT=4'h1;
// @10:420
  CFG2 un10_early_flags_47_0 (
	.A(tap_cnt_Z[5]),
	.B(tap_cnt_Z[6]),
	.Y(un10_early_flags_47_0_Z)
);
defparam un10_early_flags_47_0.INIT=4'h2;
// @10:420
  CFG2 un10_early_flags_30_0 (
	.A(tap_cnt_Z[5]),
	.B(tap_cnt_Z[6]),
	.Y(un10_early_flags_30_0_Z)
);
defparam un10_early_flags_30_0.INIT=4'h1;
// @10:370
  CFG2 sig_rx_BIT_ALGN_CLR_FLGS_0_sqmuxa_1_0 (
	.A(bitalign_curr_state_Z[4]),
	.B(bitalign_curr_state_Z[3]),
	.Y(tap_cnt_0_sqmuxa_2_0)
);
defparam sig_rx_BIT_ALGN_CLR_FLGS_0_sqmuxa_1_0.INIT=4'h1;
// @10:145
  CFG2 \tap_cnt_17_i_o2[6]  (
	.A(un1_bitalign_curr_state_1_sqmuxa_2_i_0),
	.B(restart_trng_fg_i),
	.Y(N_63_0)
);
defparam \tap_cnt_17_i_o2[6] .INIT=4'hE;
// @10:145
  CFG2 \un1_tap_cnt_0_sqmuxa_14_0_o2_0[1]  (
	.A(un1_bitalign_curr_state_1_sqmuxa_2_i_0),
	.B(rx_BIT_ALGN_MOVE_0_sqmuxa_1_Z),
	.Y(N_82)
);
defparam \un1_tap_cnt_0_sqmuxa_14_0_o2_0[1] .INIT=4'hE;
// @10:420
  CFG2 un10_early_flags_37_2_0_a2 (
	.A(tap_cnt_Z[5]),
	.B(tap_cnt_Z[1]),
	.Y(un10_early_flags_2_Z[37])
);
defparam un10_early_flags_37_2_0_a2.INIT=4'h2;
// @10:420
  CFG2 un10_early_flags_32_1_0_a2 (
	.A(tap_cnt_Z[5]),
	.B(tap_cnt_Z[0]),
	.Y(un10_early_flags_1_Z[32])
);
defparam un10_early_flags_32_1_0_a2.INIT=4'h2;
// @10:420
  CFG2 un10_early_flags_17_1_i (
	.A(tap_cnt_Z[4]),
	.B(tap_cnt_Z[0]),
	.Y(N_1498)
);
defparam un10_early_flags_17_1_i.INIT=4'h7;
// @10:420
  CFG2 un10_early_flags_18_1_i (
	.A(tap_cnt_Z[4]),
	.B(tap_cnt_Z[1]),
	.Y(N_1499)
);
defparam un10_early_flags_18_1_i.INIT=4'h7;
// @10:420
  CFG2 un10_early_flags_101_2 (
	.A(tap_cnt_Z[5]),
	.B(tap_cnt_Z[6]),
	.Y(un10_early_flags_1_Z[96])
);
defparam un10_early_flags_101_2.INIT=4'h8;
// @10:420
  CFG2 un10_early_flags_80_1 (
	.A(tap_cnt_Z[6]),
	.B(tap_cnt_Z[4]),
	.Y(un10_early_flags_1_Z[80])
);
defparam un10_early_flags_80_1.INIT=4'h8;
// @10:420
  CFG2 un10_early_flags_69_2 (
	.A(tap_cnt_Z[6]),
	.B(tap_cnt_Z[1]),
	.Y(un10_early_flags_2_Z[69])
);
defparam un10_early_flags_69_2.INIT=4'h2;
// @10:420
  CFG2 un10_early_flags_67_2 (
	.A(tap_cnt_Z[6]),
	.B(tap_cnt_Z[2]),
	.Y(un10_early_flags_2_Z[67])
);
defparam un10_early_flags_67_2.INIT=4'h2;
// @10:420
  CFG2 un10_early_flags_64_1 (
	.A(tap_cnt_Z[6]),
	.B(tap_cnt_Z[0]),
	.Y(un10_early_flags_1_Z[64])
);
defparam un10_early_flags_64_1.INIT=4'h2;
// @10:420
  CFG2 un10_early_flags_87_3 (
	.A(tap_cnt_Z[6]),
	.B(tap_cnt_Z[3]),
	.Y(un10_early_flags_3_Z[87])
);
defparam un10_early_flags_87_3.INIT=4'h2;
// @10:420
  CFG2 un10_early_flags_48_1 (
	.A(tap_cnt_Z[5]),
	.B(tap_cnt_Z[4]),
	.Y(un10_early_flags_1_Z[48])
);
defparam un10_early_flags_48_1.INIT=4'h8;
// @10:420
  CFG2 un10_early_flags_46_3 (
	.A(tap_cnt_Z[4]),
	.B(tap_cnt_Z[0]),
	.Y(un10_early_flags_3_Z[46])
);
defparam un10_early_flags_46_3.INIT=4'h1;
// @10:420
  CFG2 un10_early_flags_72_1 (
	.A(tap_cnt_Z[6]),
	.B(tap_cnt_Z[3]),
	.Y(un10_early_flags_1_Z[72])
);
defparam un10_early_flags_72_1.INIT=4'h8;
// @10:420
  CFG2 un10_early_flags_40_1 (
	.A(tap_cnt_Z[5]),
	.B(tap_cnt_Z[3]),
	.Y(un10_early_flags_1_Z[40])
);
defparam un10_early_flags_40_1.INIT=4'h8;
// @10:420
  CFG2 un10_early_flags_36_1 (
	.A(tap_cnt_Z[5]),
	.B(tap_cnt_Z[2]),
	.Y(un10_early_flags_1_Z[36])
);
defparam un10_early_flags_36_1.INIT=4'h8;
// @10:420
  CFG2 un10_early_flags_35_2 (
	.A(tap_cnt_Z[5]),
	.B(tap_cnt_Z[2]),
	.Y(un10_early_flags_2_Z[35])
);
defparam un10_early_flags_35_2.INIT=4'h2;
// @10:420
  CFG2 un10_early_flags_24_1 (
	.A(tap_cnt_Z[4]),
	.B(tap_cnt_Z[3]),
	.Y(un10_early_flags_1_Z[24])
);
defparam un10_early_flags_24_1.INIT=4'h8;
// @10:420
  CFG2 un10_early_flags_21_2 (
	.A(tap_cnt_Z[4]),
	.B(tap_cnt_Z[1]),
	.Y(un10_early_flags_2_Z[21])
);
defparam un10_early_flags_21_2.INIT=4'h2;
// @10:420
  CFG2 un10_early_flags_20_1 (
	.A(tap_cnt_Z[4]),
	.B(tap_cnt_Z[2]),
	.Y(un10_early_flags_1_Z[20])
);
defparam un10_early_flags_20_1.INIT=4'h8;
// @10:420
  CFG2 un10_early_flags_16_1 (
	.A(tap_cnt_Z[4]),
	.B(tap_cnt_Z[0]),
	.Y(un10_early_flags_1_Z[16])
);
defparam un10_early_flags_16_1.INIT=4'h2;
// @10:420
  CFG2 un10_early_flags_12_1 (
	.A(tap_cnt_Z[3]),
	.B(tap_cnt_Z[2]),
	.Y(un10_early_flags_1_Z[12])
);
defparam un10_early_flags_12_1.INIT=4'h8;
// @10:420
  CFG2 un10_early_flags_11_1 (
	.A(tap_cnt_Z[0]),
	.B(tap_cnt_Z[1]),
	.Y(un10_early_flags_1_Z[3])
);
defparam un10_early_flags_11_1.INIT=4'h8;
// @10:420
  CFG2 un10_early_flags_10_1 (
	.A(tap_cnt_Z[3]),
	.B(tap_cnt_Z[1]),
	.Y(un10_early_flags_1_Z[10])
);
defparam un10_early_flags_10_1.INIT=4'h8;
// @10:420
  CFG2 un10_early_flags_10_2 (
	.A(tap_cnt_Z[0]),
	.B(tap_cnt_Z[2]),
	.Y(un10_early_flags_2_Z[10])
);
defparam un10_early_flags_10_2.INIT=4'h1;
// @10:420
  CFG2 un10_early_flags_9_1 (
	.A(tap_cnt_Z[3]),
	.B(tap_cnt_Z[0]),
	.Y(un10_early_flags_1_Z[9])
);
defparam un10_early_flags_9_1.INIT=4'h8;
// @10:420
  CFG2 un10_early_flags_8_2 (
	.A(tap_cnt_Z[1]),
	.B(tap_cnt_Z[2]),
	.Y(un10_early_flags_2_Z[8])
);
defparam un10_early_flags_8_2.INIT=4'h1;
// @10:420
  CFG2 un10_early_flags_6_1 (
	.A(tap_cnt_Z[1]),
	.B(tap_cnt_Z[2]),
	.Y(un10_early_flags_1_Z[6])
);
defparam un10_early_flags_6_1.INIT=4'h8;
// @10:420
  CFG2 un10_early_flags_6_2 (
	.A(tap_cnt_Z[3]),
	.B(tap_cnt_Z[0]),
	.Y(un10_early_flags_2_Z[6])
);
defparam un10_early_flags_6_2.INIT=4'h1;
// @10:420
  CFG2 un10_early_flags_4_2 (
	.A(tap_cnt_Z[3]),
	.B(tap_cnt_Z[1]),
	.Y(un10_early_flags_2_Z[4])
);
defparam un10_early_flags_4_2.INIT=4'h1;
// @10:420
  CFG2 un10_early_flags_0_1 (
	.A(tap_cnt_Z[0]),
	.B(tap_cnt_Z[1]),
	.Y(un10_early_flags_1_Z[0])
);
defparam un10_early_flags_0_1.INIT=4'h1;
// @10:420
  CFG2 un10_early_flags_0_2 (
	.A(tap_cnt_Z[3]),
	.B(tap_cnt_Z[2]),
	.Y(un10_early_flags_2_Z[0])
);
defparam un10_early_flags_0_2.INIT=4'h1;
// @10:420
  CFG2 un10_early_flags_13_1 (
	.A(tap_cnt_Z[0]),
	.B(tap_cnt_Z[2]),
	.Y(un10_early_flags_1_Z[5])
);
defparam un10_early_flags_13_1.INIT=4'h8;
// @10:620
  CFG2 late_last_set15 (
	.A(early_last_set_Z),
	.B(late_last_set_Z),
	.Y(late_last_set15_Z)
);
defparam late_last_set15.INIT=4'h2;
// @10:531
  CFG2 un1_early_flags_pmux_1 (
	.A(early_flags_pmux),
	.B(late_flags_pmux),
	.Y(un1_early_flags_pmux_1_Z)
);
defparam un1_early_flags_pmux_1.INIT=4'hE;
// @10:803
  CFG2 un1_retrain_adj_tap (
	.A(mv_dn_fg_Z),
	.B(mv_up_fg_Z),
	.Y(un1_retrain_adj_tap_i)
);
defparam un1_retrain_adj_tap.INIT=4'h8;
// @10:248
  CFG2 bitalign_curr_state148_2 (
	.A(bitalign_curr_state_Z[2]),
	.B(bitalign_curr_state_Z[4]),
	.Y(bitalign_curr_state148_2_Z)
);
defparam bitalign_curr_state148_2.INIT=4'h1;
// @10:243
  CFG2 tapcnt_final_upd_2_sqmuxa_1_0_a2 (
	.A(tapcnt_final_upd_1_sqmuxa),
	.B(restart_trng_fg_i),
	.Y(tapcnt_final_upd_2_sqmuxa_1)
);
defparam tapcnt_final_upd_2_sqmuxa_1_0_a2.INIT=4'h2;
// @10:145
  CFG2 \bitalign_curr_state_34_4_0_.m43_0_a2_0  (
	.A(BIT_ALGN_ERR_c),
	.B(retrain_reg_Z[2]),
	.Y(un1_rx_BIT_ALGN_START)
);
defparam \bitalign_curr_state_34_4_0_.m43_0_a2_0 .INIT=4'h4;
// @10:800
  CFG2 rx_BIT_ALGN_START (
	.A(bit_align_start_Z),
	.B(BIT_ALGN_ERR_c),
	.Y(BIT_ALGN_START_0_c)
);
defparam rx_BIT_ALGN_START.INIT=4'h2;
// @10:801
  CFG2 rx_BIT_ALGN_DONE (
	.A(bit_align_done_Z),
	.B(BIT_ALGN_ERR_c),
	.Y(BIT_ALGN_DONE_0_c)
);
defparam rx_BIT_ALGN_DONE.INIT=4'hE;
// @10:145
  CFG2 \bitalign_curr_state_34_4_0_.m34  (
	.A(early_flags_pmux),
	.B(early_cur_set_Z),
	.Y(N_35)
);
defparam \bitalign_curr_state_34_4_0_.m34 .INIT=4'h4;
// @10:531
  CFG2 \bitalign_curr_state_34_4_0_.bitalign_curr_state89  (
	.A(early_flags_pmux),
	.B(late_flags_pmux),
	.Y(bitalign_curr_state89)
);
defparam \bitalign_curr_state_34_4_0_.bitalign_curr_state89 .INIT=4'h4;
// @10:790
  CFG2 \bitalign_curr_state_34_4_0_.un2_noearly_nolate_diff_start_validlto1  (
	.A(un10_tapcnt_final_0),
	.B(un10_tapcnt_final_1),
	.Y(un2_noearly_nolate_diff_start_validlt2)
);
defparam \bitalign_curr_state_34_4_0_.un2_noearly_nolate_diff_start_validlto1 .INIT=4'h8;
// @10:797
  CFG2 \bitalign_curr_state_34_4_0_.rx_BIT_ALGN_CLR_FLGS  (
	.A(rx_trng_done_Z),
	.B(sig_rx_BIT_ALGN_CLR_FLGS_Z),
	.Y(CORERXIODBITALIGN_C0_0_BIT_ALGN_CLR_FLGS)
);
defparam \bitalign_curr_state_34_4_0_.rx_BIT_ALGN_CLR_FLGS .INIT=4'h4;
// @10:145
  CFG2 \bitalign_curr_state_34_4_0_.m8  (
	.A(bitalign_curr_state_Z[0]),
	.B(BIT_ALGN_OOR_0_c),
	.Y(N_9)
);
defparam \bitalign_curr_state_34_4_0_.m8 .INIT=4'h1;
// @10:619
  CFG2 bitalign_curr_state161_2 (
	.A(bitalign_curr_state_Z[1]),
	.B(bitalign_curr_state_Z[2]),
	.Y(bitalign_curr_state161_2_Z)
);
defparam bitalign_curr_state161_2.INIT=4'h1;
// @10:414
  CFG2 bitalign_curr_state153_1 (
	.A(bitalign_curr_state_Z[0]),
	.B(bitalign_curr_state_Z[2]),
	.Y(bitalign_curr_state153_1_Z)
);
defparam bitalign_curr_state153_1.INIT=4'h4;
// @10:463
  CFG2 \bitalign_curr_state155.bitalign_curr_state155_1  (
	.A(bitalign_curr_state_Z[1]),
	.B(bitalign_curr_state_Z[2]),
	.Y(bitalign_curr_state155_1)
);
defparam \bitalign_curr_state155.bitalign_curr_state155_1 .INIT=4'h8;
// @10:393
  CFG2 bitalign_curr_state152_1 (
	.A(bitalign_curr_state_Z[0]),
	.B(bitalign_curr_state_Z[1]),
	.Y(bitalign_curr_state152_1_Z)
);
defparam bitalign_curr_state152_1.INIT=4'h8;
// @10:145
  CFG2 un1_restart_trng_fg_5 (
	.A(un1_tap_cnt_0_sqmuxa_6_0),
	.B(restart_trng_fg_i),
	.Y(un1_restart_trng_fg_5_0)
);
defparam un1_restart_trng_fg_5.INIT=4'hE;
// @10:243
  CFG2 un1_bitalign_curr_state_15_1 (
	.A(bitalign_curr_state_Z[0]),
	.B(bitalign_curr_state_Z[4]),
	.Y(un1_bitalign_curr_state_15_1_Z)
);
defparam un1_bitalign_curr_state_15_1.INIT=4'hE;
// @10:144
  CFG2 rx_trng_done1_2_sqmuxa_0_398_i_a5 (
	.A(mv_dn_fg_Z),
	.B(mv_up_fg_Z),
	.Y(N_1416)
);
defparam rx_trng_done1_2_sqmuxa_0_398_i_a5.INIT=4'h1;
// @10:243
  CFG2 un1_bitalign_curr_state_14_1 (
	.A(bitalign_curr_state_Z[0]),
	.B(bitalign_curr_state_Z[1]),
	.Y(un1_bitalign_curr_state_14_1_Z)
);
defparam un1_bitalign_curr_state_14_1.INIT=4'hE;
// @10:813
  CFG2 un1_sig_re_train (
	.A(rx_trng_done_Z),
	.B(rx_trng_done1_Z),
	.Y(un1_sig_re_train_Z)
);
defparam un1_sig_re_train.INIT=4'hE;
// @10:322
  CFG2 bitalign_curr_state149_1 (
	.A(bitalign_curr_state_Z[2]),
	.B(bitalign_curr_state_Z[3]),
	.Y(bitalign_curr_state149_1_Z)
);
defparam bitalign_curr_state149_1.INIT=4'h8;
// @10:248
  CFG2 \bitalign_curr_state148.bitalign_curr_state148_3_1  (
	.A(bitalign_curr_state_Z[0]),
	.B(bitalign_curr_state_Z[2]),
	.Y(bitalign_curr_state163_2)
);
defparam \bitalign_curr_state148.bitalign_curr_state148_3_1 .INIT=4'h1;
// @10:882
  CFG2 \cnt_RNO[1]  (
	.A(CO0_0),
	.B(cnt_Z[1]),
	.Y(cnt_RNO_0[1])
);
defparam \cnt_RNO[1] .INIT=4'h6;
// @10:370
  CFG2 sig_rx_BIT_ALGN_CLR_FLGS14 (
	.A(CO0_0),
	.B(cnt_Z[1]),
	.Y(sig_rx_BIT_ALGN_CLR_FLGS14_Z)
);
defparam sig_rx_BIT_ALGN_CLR_FLGS14.INIT=4'h8;
// @10:809
  CFG2 Restart_trng_edge_det (
	.A(restart_reg_Z[1]),
	.B(restart_reg_Z[2]),
	.Y(Restart_trng_edge_det_Z)
);
defparam Restart_trng_edge_det.INIT=4'h2;
// @10:145
  CFG4 \bitalign_curr_state_34_4_0_.m37_0  (
	.A(bitalign_curr_state_Z[1]),
	.B(bitalign_curr_state_Z[0]),
	.C(sig_rx_BIT_ALGN_CLR_FLGS14_Z),
	.D(BIT_ALGN_ERR_c),
	.Y(m37)
);
defparam \bitalign_curr_state_34_4_0_.m37_0 .INIT=16'h1101;
// @10:145
  CFG2 \bitalign_curr_state_34_4_0_.N_29_i  (
	.A(bitalign_curr_state41_Z),
	.B(bitalign_curr_state_Z[0]),
	.Y(N_29_i)
);
defparam \bitalign_curr_state_34_4_0_.N_29_i .INIT=4'h7;
// @10:145
  CFG2 \bitalign_curr_state_34_4_0_.m55_0  (
	.A(bitalign_curr_state161_2_Z),
	.B(bitalign_curr_state_Z[0]),
	.Y(m55_0)
);
defparam \bitalign_curr_state_34_4_0_.m55_0 .INIT=4'h2;
// @10:670
  CFG4 \bitalign_curr_state_34_4_0_.calc_done25_191  (
	.A(late_flags_Z[107]),
	.B(late_flags_Z[106]),
	.C(late_flags_Z[105]),
	.D(late_flags_Z[104]),
	.Y(calc_done25_191)
);
defparam \bitalign_curr_state_34_4_0_.calc_done25_191 .INIT=16'h0001;
// @10:670
  CFG4 \bitalign_curr_state_34_4_0_.calc_done25_190  (
	.A(late_flags_Z[111]),
	.B(late_flags_Z[110]),
	.C(late_flags_Z[109]),
	.D(late_flags_Z[108]),
	.Y(calc_done25_190)
);
defparam \bitalign_curr_state_34_4_0_.calc_done25_190 .INIT=16'h0001;
// @10:670
  CFG4 \bitalign_curr_state_34_4_0_.calc_done25_189  (
	.A(late_flags_Z[99]),
	.B(late_flags_Z[98]),
	.C(late_flags_Z[97]),
	.D(late_flags_Z[96]),
	.Y(calc_done25_189)
);
defparam \bitalign_curr_state_34_4_0_.calc_done25_189 .INIT=16'h0001;
// @10:670
  CFG4 \bitalign_curr_state_34_4_0_.calc_done25_188  (
	.A(late_flags_Z[103]),
	.B(late_flags_Z[102]),
	.C(late_flags_Z[101]),
	.D(late_flags_Z[100]),
	.Y(calc_done25_188)
);
defparam \bitalign_curr_state_34_4_0_.calc_done25_188 .INIT=16'h0001;
// @10:670
  CFG4 \bitalign_curr_state_34_4_0_.calc_done25_187  (
	.A(late_flags_Z[123]),
	.B(late_flags_Z[122]),
	.C(late_flags_Z[121]),
	.D(late_flags_Z[120]),
	.Y(calc_done25_187)
);
defparam \bitalign_curr_state_34_4_0_.calc_done25_187 .INIT=16'h0001;
// @10:670
  CFG4 \bitalign_curr_state_34_4_0_.calc_done25_186  (
	.A(late_flags_Z[127]),
	.B(late_flags_Z[126]),
	.C(late_flags_Z[125]),
	.D(late_flags_Z[124]),
	.Y(calc_done25_186)
);
defparam \bitalign_curr_state_34_4_0_.calc_done25_186 .INIT=16'h0001;
// @10:670
  CFG4 \bitalign_curr_state_34_4_0_.calc_done25_185  (
	.A(late_flags_Z[115]),
	.B(late_flags_Z[114]),
	.C(late_flags_Z[113]),
	.D(late_flags_Z[112]),
	.Y(calc_done25_185)
);
defparam \bitalign_curr_state_34_4_0_.calc_done25_185 .INIT=16'h0001;
// @10:670
  CFG4 \bitalign_curr_state_34_4_0_.calc_done25_184  (
	.A(late_flags_Z[119]),
	.B(late_flags_Z[118]),
	.C(late_flags_Z[117]),
	.D(late_flags_Z[116]),
	.Y(calc_done25_184)
);
defparam \bitalign_curr_state_34_4_0_.calc_done25_184 .INIT=16'h0001;
// @10:670
  CFG4 \bitalign_curr_state_34_4_0_.calc_done25_183  (
	.A(late_flags_Z[71]),
	.B(late_flags_Z[70]),
	.C(late_flags_Z[69]),
	.D(late_flags_Z[68]),
	.Y(calc_done25_183)
);
defparam \bitalign_curr_state_34_4_0_.calc_done25_183 .INIT=16'h0001;
// @10:670
  CFG4 \bitalign_curr_state_34_4_0_.calc_done25_182  (
	.A(late_flags_Z[67]),
	.B(late_flags_Z[66]),
	.C(late_flags_Z[65]),
	.D(late_flags_Z[64]),
	.Y(calc_done25_182)
);
defparam \bitalign_curr_state_34_4_0_.calc_done25_182 .INIT=16'h0001;
// @10:670
  CFG4 \bitalign_curr_state_34_4_0_.calc_done25_181  (
	.A(late_flags_Z[75]),
	.B(late_flags_Z[74]),
	.C(late_flags_Z[73]),
	.D(late_flags_Z[72]),
	.Y(calc_done25_181)
);
defparam \bitalign_curr_state_34_4_0_.calc_done25_181 .INIT=16'h0001;
// @10:670
  CFG4 \bitalign_curr_state_34_4_0_.calc_done25_180  (
	.A(late_flags_Z[79]),
	.B(late_flags_Z[78]),
	.C(late_flags_Z[77]),
	.D(late_flags_Z[76]),
	.Y(calc_done25_180)
);
defparam \bitalign_curr_state_34_4_0_.calc_done25_180 .INIT=16'h0001;
// @10:670
  CFG4 \bitalign_curr_state_34_4_0_.calc_done25_179  (
	.A(late_flags_Z[91]),
	.B(late_flags_Z[90]),
	.C(late_flags_Z[89]),
	.D(late_flags_Z[88]),
	.Y(calc_done25_179)
);
defparam \bitalign_curr_state_34_4_0_.calc_done25_179 .INIT=16'h0001;
// @10:670
  CFG4 \bitalign_curr_state_34_4_0_.calc_done25_178  (
	.A(late_flags_Z[95]),
	.B(late_flags_Z[94]),
	.C(late_flags_Z[93]),
	.D(late_flags_Z[92]),
	.Y(calc_done25_178)
);
defparam \bitalign_curr_state_34_4_0_.calc_done25_178 .INIT=16'h0001;
// @10:670
  CFG4 \bitalign_curr_state_34_4_0_.calc_done25_177  (
	.A(late_flags_Z[83]),
	.B(late_flags_Z[82]),
	.C(late_flags_Z[81]),
	.D(late_flags_Z[80]),
	.Y(calc_done25_177)
);
defparam \bitalign_curr_state_34_4_0_.calc_done25_177 .INIT=16'h0001;
// @10:670
  CFG4 \bitalign_curr_state_34_4_0_.calc_done25_176  (
	.A(late_flags_Z[87]),
	.B(late_flags_Z[86]),
	.C(late_flags_Z[85]),
	.D(late_flags_Z[84]),
	.Y(calc_done25_176)
);
defparam \bitalign_curr_state_34_4_0_.calc_done25_176 .INIT=16'h0001;
// @10:670
  CFG4 \bitalign_curr_state_34_4_0_.calc_done25_175  (
	.A(late_flags_Z[51]),
	.B(late_flags_Z[50]),
	.C(late_flags_Z[49]),
	.D(late_flags_Z[48]),
	.Y(calc_done25_175)
);
defparam \bitalign_curr_state_34_4_0_.calc_done25_175 .INIT=16'h0001;
// @10:670
  CFG4 \bitalign_curr_state_34_4_0_.calc_done25_174  (
	.A(late_flags_Z[55]),
	.B(late_flags_Z[54]),
	.C(late_flags_Z[53]),
	.D(late_flags_Z[52]),
	.Y(calc_done25_174)
);
defparam \bitalign_curr_state_34_4_0_.calc_done25_174 .INIT=16'h0001;
// @10:670
  CFG4 \bitalign_curr_state_34_4_0_.calc_done25_173  (
	.A(late_flags_Z[59]),
	.B(late_flags_Z[58]),
	.C(late_flags_Z[57]),
	.D(late_flags_Z[56]),
	.Y(calc_done25_173)
);
defparam \bitalign_curr_state_34_4_0_.calc_done25_173 .INIT=16'h0001;
// @10:670
  CFG4 \bitalign_curr_state_34_4_0_.calc_done25_172  (
	.A(late_flags_Z[63]),
	.B(late_flags_Z[62]),
	.C(late_flags_Z[61]),
	.D(late_flags_Z[60]),
	.Y(calc_done25_172)
);
defparam \bitalign_curr_state_34_4_0_.calc_done25_172 .INIT=16'h0001;
// @10:670
  CFG4 \bitalign_curr_state_34_4_0_.calc_done25_171  (
	.A(late_flags_Z[35]),
	.B(late_flags_Z[34]),
	.C(late_flags_Z[33]),
	.D(late_flags_Z[32]),
	.Y(calc_done25_171)
);
defparam \bitalign_curr_state_34_4_0_.calc_done25_171 .INIT=16'h0001;
// @10:670
  CFG4 \bitalign_curr_state_34_4_0_.calc_done25_170  (
	.A(late_flags_Z[39]),
	.B(late_flags_Z[38]),
	.C(late_flags_Z[37]),
	.D(late_flags_Z[36]),
	.Y(calc_done25_170)
);
defparam \bitalign_curr_state_34_4_0_.calc_done25_170 .INIT=16'h0001;
// @10:670
  CFG4 \bitalign_curr_state_34_4_0_.calc_done25_169  (
	.A(late_flags_Z[43]),
	.B(late_flags_Z[42]),
	.C(late_flags_Z[41]),
	.D(late_flags_Z[40]),
	.Y(calc_done25_169)
);
defparam \bitalign_curr_state_34_4_0_.calc_done25_169 .INIT=16'h0001;
// @10:670
  CFG4 \bitalign_curr_state_34_4_0_.calc_done25_168  (
	.A(late_flags_Z[47]),
	.B(late_flags_Z[46]),
	.C(late_flags_Z[45]),
	.D(late_flags_Z[44]),
	.Y(calc_done25_168)
);
defparam \bitalign_curr_state_34_4_0_.calc_done25_168 .INIT=16'h0001;
// @10:670
  CFG4 \bitalign_curr_state_34_4_0_.calc_done25_167  (
	.A(late_flags_Z[19]),
	.B(late_flags_Z[18]),
	.C(late_flags_Z[17]),
	.D(late_flags_Z[16]),
	.Y(calc_done25_167)
);
defparam \bitalign_curr_state_34_4_0_.calc_done25_167 .INIT=16'h0001;
// @10:670
  CFG4 \bitalign_curr_state_34_4_0_.calc_done25_166  (
	.A(late_flags_Z[23]),
	.B(late_flags_Z[22]),
	.C(late_flags_Z[21]),
	.D(late_flags_Z[20]),
	.Y(calc_done25_166)
);
defparam \bitalign_curr_state_34_4_0_.calc_done25_166 .INIT=16'h0001;
// @10:670
  CFG4 \bitalign_curr_state_34_4_0_.calc_done25_165  (
	.A(late_flags_Z[27]),
	.B(late_flags_Z[26]),
	.C(late_flags_Z[25]),
	.D(late_flags_Z[24]),
	.Y(calc_done25_165)
);
defparam \bitalign_curr_state_34_4_0_.calc_done25_165 .INIT=16'h0001;
// @10:670
  CFG4 \bitalign_curr_state_34_4_0_.calc_done25_164  (
	.A(late_flags_Z[31]),
	.B(late_flags_Z[30]),
	.C(late_flags_Z[29]),
	.D(late_flags_Z[28]),
	.Y(calc_done25_164)
);
defparam \bitalign_curr_state_34_4_0_.calc_done25_164 .INIT=16'h0001;
// @10:670
  CFG4 \bitalign_curr_state_34_4_0_.calc_done25_163  (
	.A(late_flags_Z[3]),
	.B(late_flags_Z[2]),
	.C(late_flags_Z[1]),
	.D(late_flags_Z[0]),
	.Y(calc_done25_163)
);
defparam \bitalign_curr_state_34_4_0_.calc_done25_163 .INIT=16'h0001;
// @10:670
  CFG4 \bitalign_curr_state_34_4_0_.calc_done25_162  (
	.A(late_flags_Z[7]),
	.B(late_flags_Z[6]),
	.C(late_flags_Z[5]),
	.D(late_flags_Z[4]),
	.Y(calc_done25_162)
);
defparam \bitalign_curr_state_34_4_0_.calc_done25_162 .INIT=16'h0001;
// @10:670
  CFG4 \bitalign_curr_state_34_4_0_.calc_done25_161  (
	.A(late_flags_Z[11]),
	.B(late_flags_Z[10]),
	.C(late_flags_Z[9]),
	.D(late_flags_Z[8]),
	.Y(calc_done25_161)
);
defparam \bitalign_curr_state_34_4_0_.calc_done25_161 .INIT=16'h0001;
// @10:670
  CFG4 \bitalign_curr_state_34_4_0_.calc_done25_160  (
	.A(late_flags_Z[15]),
	.B(late_flags_Z[14]),
	.C(late_flags_Z[13]),
	.D(late_flags_Z[12]),
	.Y(calc_done25_160)
);
defparam \bitalign_curr_state_34_4_0_.calc_done25_160 .INIT=16'h0001;
// @10:670
  CFG4 \bitalign_curr_state_34_4_0_.calc_done25_159  (
	.A(early_flags_Z[3]),
	.B(early_flags_Z[2]),
	.C(early_flags_Z[1]),
	.D(early_flags_Z[0]),
	.Y(calc_done25_159)
);
defparam \bitalign_curr_state_34_4_0_.calc_done25_159 .INIT=16'h0001;
// @10:670
  CFG4 \bitalign_curr_state_34_4_0_.calc_done25_158  (
	.A(early_flags_Z[7]),
	.B(early_flags_Z[6]),
	.C(early_flags_Z[5]),
	.D(early_flags_Z[4]),
	.Y(calc_done25_158)
);
defparam \bitalign_curr_state_34_4_0_.calc_done25_158 .INIT=16'h0001;
// @10:670
  CFG4 \bitalign_curr_state_34_4_0_.calc_done25_157  (
	.A(early_flags_Z[11]),
	.B(early_flags_Z[10]),
	.C(early_flags_Z[9]),
	.D(early_flags_Z[8]),
	.Y(calc_done25_157)
);
defparam \bitalign_curr_state_34_4_0_.calc_done25_157 .INIT=16'h0001;
// @10:670
  CFG4 \bitalign_curr_state_34_4_0_.calc_done25_156  (
	.A(early_flags_Z[15]),
	.B(early_flags_Z[14]),
	.C(early_flags_Z[13]),
	.D(early_flags_Z[12]),
	.Y(calc_done25_156)
);
defparam \bitalign_curr_state_34_4_0_.calc_done25_156 .INIT=16'h0001;
// @10:670
  CFG4 \bitalign_curr_state_34_4_0_.calc_done25_155  (
	.A(early_flags_Z[27]),
	.B(early_flags_Z[26]),
	.C(early_flags_Z[25]),
	.D(early_flags_Z[24]),
	.Y(calc_done25_155)
);
defparam \bitalign_curr_state_34_4_0_.calc_done25_155 .INIT=16'h0001;
// @10:670
  CFG4 \bitalign_curr_state_34_4_0_.calc_done25_154  (
	.A(early_flags_Z[31]),
	.B(early_flags_Z[30]),
	.C(early_flags_Z[29]),
	.D(early_flags_Z[28]),
	.Y(calc_done25_154)
);
defparam \bitalign_curr_state_34_4_0_.calc_done25_154 .INIT=16'h0001;
// @10:670
  CFG4 \bitalign_curr_state_34_4_0_.calc_done25_153  (
	.A(early_flags_Z[19]),
	.B(early_flags_Z[18]),
	.C(early_flags_Z[17]),
	.D(early_flags_Z[16]),
	.Y(calc_done25_153)
);
defparam \bitalign_curr_state_34_4_0_.calc_done25_153 .INIT=16'h0001;
// @10:670
  CFG4 \bitalign_curr_state_34_4_0_.calc_done25_152  (
	.A(early_flags_Z[23]),
	.B(early_flags_Z[22]),
	.C(early_flags_Z[21]),
	.D(early_flags_Z[20]),
	.Y(calc_done25_152)
);
defparam \bitalign_curr_state_34_4_0_.calc_done25_152 .INIT=16'h0001;
// @10:670
  CFG4 \bitalign_curr_state_34_4_0_.calc_done25_151  (
	.A(early_flags_Z[43]),
	.B(early_flags_Z[42]),
	.C(early_flags_Z[41]),
	.D(early_flags_Z[40]),
	.Y(calc_done25_151)
);
defparam \bitalign_curr_state_34_4_0_.calc_done25_151 .INIT=16'h0001;
// @10:670
  CFG4 \bitalign_curr_state_34_4_0_.calc_done25_150  (
	.A(early_flags_Z[47]),
	.B(early_flags_Z[46]),
	.C(early_flags_Z[45]),
	.D(early_flags_Z[44]),
	.Y(calc_done25_150)
);
defparam \bitalign_curr_state_34_4_0_.calc_done25_150 .INIT=16'h0001;
// @10:670
  CFG4 \bitalign_curr_state_34_4_0_.calc_done25_149  (
	.A(early_flags_Z[35]),
	.B(early_flags_Z[34]),
	.C(early_flags_Z[33]),
	.D(early_flags_Z[32]),
	.Y(calc_done25_149)
);
defparam \bitalign_curr_state_34_4_0_.calc_done25_149 .INIT=16'h0001;
// @10:670
  CFG4 \bitalign_curr_state_34_4_0_.calc_done25_148  (
	.A(early_flags_Z[39]),
	.B(early_flags_Z[38]),
	.C(early_flags_Z[37]),
	.D(early_flags_Z[36]),
	.Y(calc_done25_148)
);
defparam \bitalign_curr_state_34_4_0_.calc_done25_148 .INIT=16'h0001;
// @10:670
  CFG4 \bitalign_curr_state_34_4_0_.calc_done25_147  (
	.A(early_flags_Z[59]),
	.B(early_flags_Z[58]),
	.C(early_flags_Z[57]),
	.D(early_flags_Z[56]),
	.Y(calc_done25_147)
);
defparam \bitalign_curr_state_34_4_0_.calc_done25_147 .INIT=16'h0001;
// @10:670
  CFG4 \bitalign_curr_state_34_4_0_.calc_done25_146  (
	.A(early_flags_Z[63]),
	.B(early_flags_Z[62]),
	.C(early_flags_Z[61]),
	.D(early_flags_Z[60]),
	.Y(calc_done25_146)
);
defparam \bitalign_curr_state_34_4_0_.calc_done25_146 .INIT=16'h0001;
// @10:670
  CFG4 \bitalign_curr_state_34_4_0_.calc_done25_145  (
	.A(early_flags_Z[51]),
	.B(early_flags_Z[50]),
	.C(early_flags_Z[49]),
	.D(early_flags_Z[48]),
	.Y(calc_done25_145)
);
defparam \bitalign_curr_state_34_4_0_.calc_done25_145 .INIT=16'h0001;
// @10:670
  CFG4 \bitalign_curr_state_34_4_0_.calc_done25_144  (
	.A(early_flags_Z[55]),
	.B(early_flags_Z[54]),
	.C(early_flags_Z[53]),
	.D(early_flags_Z[52]),
	.Y(calc_done25_144)
);
defparam \bitalign_curr_state_34_4_0_.calc_done25_144 .INIT=16'h0001;
// @10:670
  CFG4 \bitalign_curr_state_34_4_0_.calc_done25_143  (
	.A(early_flags_Z[75]),
	.B(early_flags_Z[74]),
	.C(early_flags_Z[73]),
	.D(early_flags_Z[72]),
	.Y(calc_done25_143)
);
defparam \bitalign_curr_state_34_4_0_.calc_done25_143 .INIT=16'h0001;
// @10:670
  CFG4 \bitalign_curr_state_34_4_0_.calc_done25_142  (
	.A(early_flags_Z[79]),
	.B(early_flags_Z[78]),
	.C(early_flags_Z[77]),
	.D(early_flags_Z[76]),
	.Y(calc_done25_142)
);
defparam \bitalign_curr_state_34_4_0_.calc_done25_142 .INIT=16'h0001;
// @10:670
  CFG4 \bitalign_curr_state_34_4_0_.calc_done25_141  (
	.A(early_flags_Z[67]),
	.B(early_flags_Z[66]),
	.C(early_flags_Z[65]),
	.D(early_flags_Z[64]),
	.Y(calc_done25_141)
);
defparam \bitalign_curr_state_34_4_0_.calc_done25_141 .INIT=16'h0001;
// @10:670
  CFG4 \bitalign_curr_state_34_4_0_.calc_done25_140  (
	.A(early_flags_Z[71]),
	.B(early_flags_Z[70]),
	.C(early_flags_Z[69]),
	.D(early_flags_Z[68]),
	.Y(calc_done25_140)
);
defparam \bitalign_curr_state_34_4_0_.calc_done25_140 .INIT=16'h0001;
// @10:670
  CFG4 \bitalign_curr_state_34_4_0_.calc_done25_139  (
	.A(early_flags_Z[91]),
	.B(early_flags_Z[90]),
	.C(early_flags_Z[89]),
	.D(early_flags_Z[88]),
	.Y(calc_done25_139)
);
defparam \bitalign_curr_state_34_4_0_.calc_done25_139 .INIT=16'h0001;
// @10:670
  CFG4 \bitalign_curr_state_34_4_0_.calc_done25_138  (
	.A(early_flags_Z[95]),
	.B(early_flags_Z[94]),
	.C(early_flags_Z[93]),
	.D(early_flags_Z[92]),
	.Y(calc_done25_138)
);
defparam \bitalign_curr_state_34_4_0_.calc_done25_138 .INIT=16'h0001;
// @10:670
  CFG4 \bitalign_curr_state_34_4_0_.calc_done25_137  (
	.A(early_flags_Z[83]),
	.B(early_flags_Z[82]),
	.C(early_flags_Z[81]),
	.D(early_flags_Z[80]),
	.Y(calc_done25_137)
);
defparam \bitalign_curr_state_34_4_0_.calc_done25_137 .INIT=16'h0001;
// @10:670
  CFG4 \bitalign_curr_state_34_4_0_.calc_done25_136  (
	.A(early_flags_Z[87]),
	.B(early_flags_Z[86]),
	.C(early_flags_Z[85]),
	.D(early_flags_Z[84]),
	.Y(calc_done25_136)
);
defparam \bitalign_curr_state_34_4_0_.calc_done25_136 .INIT=16'h0001;
// @10:670
  CFG4 \bitalign_curr_state_34_4_0_.calc_done25_135  (
	.A(early_flags_Z[107]),
	.B(early_flags_Z[106]),
	.C(early_flags_Z[105]),
	.D(early_flags_Z[104]),
	.Y(calc_done25_135)
);
defparam \bitalign_curr_state_34_4_0_.calc_done25_135 .INIT=16'h0001;
// @10:670
  CFG4 \bitalign_curr_state_34_4_0_.calc_done25_134  (
	.A(early_flags_Z[111]),
	.B(early_flags_Z[110]),
	.C(early_flags_Z[109]),
	.D(early_flags_Z[108]),
	.Y(calc_done25_134)
);
defparam \bitalign_curr_state_34_4_0_.calc_done25_134 .INIT=16'h0001;
// @10:670
  CFG4 \bitalign_curr_state_34_4_0_.calc_done25_133  (
	.A(early_flags_Z[99]),
	.B(early_flags_Z[98]),
	.C(early_flags_Z[97]),
	.D(early_flags_Z[96]),
	.Y(calc_done25_133)
);
defparam \bitalign_curr_state_34_4_0_.calc_done25_133 .INIT=16'h0001;
// @10:670
  CFG4 \bitalign_curr_state_34_4_0_.calc_done25_132  (
	.A(early_flags_Z[103]),
	.B(early_flags_Z[102]),
	.C(early_flags_Z[101]),
	.D(early_flags_Z[100]),
	.Y(calc_done25_132)
);
defparam \bitalign_curr_state_34_4_0_.calc_done25_132 .INIT=16'h0001;
// @10:670
  CFG4 \bitalign_curr_state_34_4_0_.calc_done25_131  (
	.A(early_flags_Z[123]),
	.B(early_flags_Z[122]),
	.C(early_flags_Z[121]),
	.D(early_flags_Z[120]),
	.Y(calc_done25_131)
);
defparam \bitalign_curr_state_34_4_0_.calc_done25_131 .INIT=16'h0001;
// @10:670
  CFG4 \bitalign_curr_state_34_4_0_.calc_done25_130  (
	.A(early_flags_Z[127]),
	.B(early_flags_Z[126]),
	.C(early_flags_Z[125]),
	.D(early_flags_Z[124]),
	.Y(calc_done25_130)
);
defparam \bitalign_curr_state_34_4_0_.calc_done25_130 .INIT=16'h0001;
// @10:670
  CFG4 \bitalign_curr_state_34_4_0_.calc_done25_129  (
	.A(early_flags_Z[115]),
	.B(early_flags_Z[114]),
	.C(early_flags_Z[113]),
	.D(early_flags_Z[112]),
	.Y(calc_done25_129)
);
defparam \bitalign_curr_state_34_4_0_.calc_done25_129 .INIT=16'h0001;
// @10:670
  CFG4 \bitalign_curr_state_34_4_0_.calc_done25_128  (
	.A(early_flags_Z[119]),
	.B(early_flags_Z[118]),
	.C(early_flags_Z[117]),
	.D(early_flags_Z[116]),
	.Y(calc_done25_128)
);
defparam \bitalign_curr_state_34_4_0_.calc_done25_128 .INIT=16'h0001;
// @10:531
  CFG3 \bitalign_curr_state_34_4_0_.bitalign_curr_state_2_sqmuxa_4_0_0  (
	.A(bitalign_curr_state_Z[4]),
	.B(bitalign_curr_state_Z[1]),
	.C(bitalign_curr_state_Z[3]),
	.Y(bitalign_curr_state_2_sqmuxa_4_0_0)
);
defparam \bitalign_curr_state_34_4_0_.bitalign_curr_state_2_sqmuxa_4_0_0 .INIT=8'h10;
// @10:791
  CFG4 un2_noearly_nolate_diff_nxt_validlto7_2 (
	.A(un16_tapcnt_final_7),
	.B(un16_tapcnt_final_6),
	.C(un16_tapcnt_final_5),
	.D(un16_tapcnt_final_4),
	.Y(un2_noearly_nolate_diff_nxt_validlto7_2_Z)
);
defparam un2_noearly_nolate_diff_nxt_validlto7_2.INIT=16'hFFFE;
// @10:790
  CFG4 \bitalign_curr_state_34_4_0_.un2_noearly_nolate_diff_start_validlto7_2  (
	.A(un10_tapcnt_final_7),
	.B(un10_tapcnt_final_6),
	.C(un10_tapcnt_final_5),
	.D(un10_tapcnt_final_4),
	.Y(un2_noearly_nolate_diff_start_validlto7_2)
);
defparam \bitalign_curr_state_34_4_0_.un2_noearly_nolate_diff_start_validlto7_2 .INIT=16'hFFFE;
// @10:531
  CFG4 early_flags_dec_127_4 (
	.A(emflag_cnt_Z[4]),
	.B(emflag_cnt_Z[3]),
	.C(emflag_cnt_Z[6]),
	.D(emflag_cnt_Z[5]),
	.Y(early_flags_dec_127_4_Z)
);
defparam early_flags_dec_127_4.INIT=16'h8000;
// @10:789
  CFG4 un2_early_late_diff_validlto7_2 (
	.A(early_late_diff_Z[7]),
	.B(early_late_diff_Z[6]),
	.C(early_late_diff_Z[5]),
	.D(early_late_diff_Z[4]),
	.Y(un2_early_late_diff_validlto7_2_Z)
);
defparam un2_early_late_diff_validlto7_2.INIT=16'hFFFE;
// @10:500
  CFG4 bit_align_dly_done_0_sqmuxa_1_0 (
	.A(rx_trng_done_Z),
	.B(bitalign_curr_state_Z[3]),
	.C(bitalign_curr_state_Z[4]),
	.D(bitalign_curr_state_Z[0]),
	.Y(bit_align_dly_done_0_sqmuxa_1_0_Z)
);
defparam bit_align_dly_done_0_sqmuxa_1_0.INIT=16'h0008;
// @10:370
  CFG3 rx_BIT_ALGN_MOVE_0_sqmuxa_0 (
	.A(bitalign_curr_state_Z[0]),
	.B(tap_cnt_0_sqmuxa_2_0),
	.C(bitalign_curr_state_Z[1]),
	.Y(rx_BIT_ALGN_MOVE_0_sqmuxa_0_Z)
);
defparam rx_BIT_ALGN_MOVE_0_sqmuxa_0.INIT=8'h40;
// @10:675
  CFG4 \bitalign_curr_state_34_4_0_.un34lto7_4  (
	.A(un16_tapcnt_final_3),
	.B(un16_tapcnt_final_2),
	.C(un16_tapcnt_final_1),
	.D(un16_tapcnt_final_0),
	.Y(un34lto7_4)
);
defparam \bitalign_curr_state_34_4_0_.un34lto7_4 .INIT=16'hFFFE;
// @10:370
  CFG2 tap_cnt_0_sqmuxa_1_0 (
	.A(tap_cnt_0_sqmuxa_0_Z),
	.B(bitalign_curr_state_Z[1]),
	.Y(tap_cnt_0_sqmuxa_1_0_Z)
);
defparam tap_cnt_0_sqmuxa_1_0.INIT=4'h2;
// @10:807
  CFG4 rx_BIT_ALGN_ERR_4 (
	.A(timeout_cnt_Z[3]),
	.B(timeout_cnt_Z[2]),
	.C(timeout_cnt_Z[1]),
	.D(timeout_cnt_Z[0]),
	.Y(rx_BIT_ALGN_ERR_4_Z)
);
defparam rx_BIT_ALGN_ERR_4.INIT=16'h8000;
// @10:835
  CFG4 reset_dly_fg4_6 (
	.A(rst_cnt_Z[5]),
	.B(rst_cnt_Z[4]),
	.C(rst_cnt_Z[3]),
	.D(rst_cnt_Z[2]),
	.Y(reset_dly_fg4_6_Z)
);
defparam reset_dly_fg4_6.INIT=16'h8000;
// @10:810
  CFG4 restart_trng_fg (
	.A(restart_edge_reg_Z[3]),
	.B(restart_edge_reg_Z[2]),
	.C(restart_edge_reg_Z[1]),
	.D(restart_edge_reg_Z[0]),
	.Y(restart_trng_fg_i)
);
defparam restart_trng_fg.INIT=16'hFFFE;
// @10:144
  CFG3 rx_trng_done_RNO (
	.A(restart_trng_fg_i),
	.B(bitalign_curr_state41_Z),
	.C(bitalign_curr_state_Z[1]),
	.Y(N_1403)
);
defparam rx_trng_done_RNO.INIT=8'h40;
// @10:400
  CFG3 bitalign_curr_state41 (
	.A(wait_cnt_Z[2]),
	.B(wait_cnt_Z[1]),
	.C(wait_cnt_Z[0]),
	.Y(bitalign_curr_state41_Z)
);
defparam bitalign_curr_state41.INIT=8'h01;
// @10:420
  CFG3 un10_early_flags_24_2_0 (
	.A(tap_cnt_Z[5]),
	.B(tap_cnt_Z[2]),
	.C(tap_cnt_Z[6]),
	.Y(un10_early_flags_2_0[24])
);
defparam un10_early_flags_24_2_0.INIT=8'h01;
// @10:420
  CFG3 un10_early_flags_16_2_0 (
	.A(tap_cnt_Z[5]),
	.B(tap_cnt_Z[3]),
	.C(tap_cnt_Z[6]),
	.Y(un10_early_flags_2_0[16])
);
defparam un10_early_flags_16_2_0.INIT=8'h01;
// @10:420
  CFG3 un10_early_flags_0_2_0 (
	.A(tap_cnt_Z[5]),
	.B(tap_cnt_Z[4]),
	.C(tap_cnt_Z[6]),
	.Y(un10_early_flags_2_0[0])
);
defparam un10_early_flags_0_2_0.INIT=8'h01;
// @10:420
  CFG3 un10_early_flags_28_2_0 (
	.A(tap_cnt_Z[5]),
	.B(tap_cnt_Z[1]),
	.C(tap_cnt_Z[6]),
	.Y(un10_early_flags_2_0[28])
);
defparam un10_early_flags_28_2_0.INIT=8'h01;
// @10:145
  CFG3 \tap_cnt_17_i_o2_0[6]  (
	.A(bitalign_curr_state_0_sqmuxa_10),
	.B(un1_early_flags_1_sqmuxa_i),
	.C(rx_BIT_ALGN_MOVE_0_sqmuxa_1_Z),
	.Y(N_60)
);
defparam \tap_cnt_17_i_o2_0[6] .INIT=8'hFD;
// @10:420
  CFG3 un10_early_flags_32_2_0 (
	.A(tap_cnt_Z[3]),
	.B(tap_cnt_Z[4]),
	.C(tap_cnt_Z[6]),
	.Y(un10_early_flags_2_0[32])
);
defparam un10_early_flags_32_2_0.INIT=8'h01;
// @10:420
  CFG3 un10_early_flags_40_2_0 (
	.A(tap_cnt_Z[2]),
	.B(tap_cnt_Z[4]),
	.C(tap_cnt_Z[6]),
	.Y(un10_early_flags_2_0[40])
);
defparam un10_early_flags_40_2_0.INIT=8'h01;
// @10:420
  CFG3 un10_early_flags_72_2_0 (
	.A(tap_cnt_Z[2]),
	.B(tap_cnt_Z[4]),
	.C(tap_cnt_Z[5]),
	.Y(un10_early_flags_2_0[72])
);
defparam un10_early_flags_72_2_0.INIT=8'h01;
// @10:420
  CFG3 un10_early_flags_44_2_0 (
	.A(tap_cnt_Z[1]),
	.B(tap_cnt_Z[4]),
	.C(tap_cnt_Z[6]),
	.Y(un10_early_flags_2_0[44])
);
defparam un10_early_flags_44_2_0.INIT=8'h01;
// @10:420
  CFG2 un10_early_flags_48_2_0 (
	.A(un10_early_flags_2_Z[0]),
	.B(tap_cnt_Z[6]),
	.Y(un10_early_flags_2_0[48])
);
defparam un10_early_flags_48_2_0.INIT=4'h2;
// @10:420
  CFG2 un10_early_flags_52_2_0 (
	.A(un10_early_flags_2_Z[4]),
	.B(tap_cnt_Z[6]),
	.Y(un10_early_flags_2_0[52])
);
defparam un10_early_flags_52_2_0.INIT=4'h2;
// @10:420
  CFG3 un10_early_flags_64_2_0 (
	.A(tap_cnt_Z[3]),
	.B(tap_cnt_Z[4]),
	.C(tap_cnt_Z[5]),
	.Y(un10_early_flags_2_0[64])
);
defparam un10_early_flags_64_2_0.INIT=8'h01;
// @10:420
  CFG3 un10_early_flags_76_2_0 (
	.A(tap_cnt_Z[1]),
	.B(tap_cnt_Z[4]),
	.C(tap_cnt_Z[5]),
	.Y(un10_early_flags_2_0[76])
);
defparam un10_early_flags_76_2_0.INIT=8'h01;
// @10:420
  CFG2 un10_early_flags_96_2_0 (
	.A(un10_early_flags_2_Z[0]),
	.B(tap_cnt_Z[4]),
	.Y(un10_early_flags_2_0[96])
);
defparam un10_early_flags_96_2_0.INIT=4'h2;
// @10:420
  CFG2 un10_early_flags_100_2_0 (
	.A(un10_early_flags_2_Z[4]),
	.B(tap_cnt_Z[4]),
	.Y(un10_early_flags_2_0[100])
);
defparam un10_early_flags_100_2_0.INIT=4'h2;
// @10:420
  CFG2 un10_early_flags_111_1_0 (
	.A(un10_early_flags_1_Z[3]),
	.B(un10_early_flags_1_Z[12]),
	.Y(un10_early_flags_1_0[15])
);
defparam un10_early_flags_111_1_0.INIT=4'h8;
// @10:791
  CFG3 un2_noearly_nolate_diff_nxt_validlto2 (
	.A(un16_tapcnt_final_2),
	.B(un16_tapcnt_final_1),
	.C(un16_tapcnt_final_0),
	.Y(un2_noearly_nolate_diff_nxt_validlt3)
);
defparam un2_noearly_nolate_diff_nxt_validlto2.INIT=8'hEA;
// @10:393
  CFG2 bitalign_curr_state152_3 (
	.A(bitalign_curr_state152_1_Z),
	.B(bitalign_curr_state148_2_Z),
	.Y(bitalign_curr_state152_3_Z)
);
defparam bitalign_curr_state152_3.INIT=4'h8;
// @10:243
  CFG2 un1_bitalign_curr_state151 (
	.A(bitalign_curr_state_Z[0]),
	.B(bitalign_curr_state_Z[2]),
	.Y(un1_bitalign_curr_state151_Z)
);
defparam un1_bitalign_curr_state151.INIT=4'h9;
// @10:145
  CFG2 \bitalign_curr_state_34_4_0_.m43_0_a2  (
	.A(bitalign_curr_state12_Z),
	.B(un1_rx_BIT_ALGN_START),
	.Y(bitalign_curr_state13)
);
defparam \bitalign_curr_state_34_4_0_.m43_0_a2 .INIT=4'h4;
// @10:145
  CFG3 \bitalign_curr_state_34_4_0_.m72  (
	.A(sig_rx_BIT_ALGN_CLR_FLGS14_Z),
	.B(bitalign_curr_state_Z[0]),
	.C(bitalign_curr_state61),
	.Y(N_116_mux)
);
defparam \bitalign_curr_state_34_4_0_.m72 .INIT=8'h20;
// @10:145
  CFG3 \bitalign_curr_state_34_4_0_.m12  (
	.A(sig_rx_BIT_ALGN_CLR_FLGS14_Z),
	.B(bitalign_curr_state_Z[0]),
	.C(bitalign_curr_state61),
	.Y(N_114_mux)
);
defparam \bitalign_curr_state_34_4_0_.m12 .INIT=8'h46;
// @10:435
  CFG4 bitalign_curr_state154_3 (
	.A(bitalign_curr_state_Z[4]),
	.B(bitalign_curr_state_Z[2]),
	.C(bitalign_curr_state_Z[1]),
	.D(bitalign_curr_state_Z[0]),
	.Y(bitalign_curr_state154_3_Z)
);
defparam bitalign_curr_state154_3.INIT=16'h0400;
// @10:145
  CFG4 \bitalign_curr_state_34_4_0_.m91_2  (
	.A(bitalign_curr_state_Z[1]),
	.B(tap_cnt_0_sqmuxa_0_Z),
	.C(calc_done_Z),
	.D(bitalign_curr_state_Z[2]),
	.Y(m91_1)
);
defparam \bitalign_curr_state_34_4_0_.m91_2 .INIT=16'h0400;
// @10:145
  CFG4 \bitalign_curr_state_34_4_0_.m30  (
	.A(bitalign_curr_state_Z[0]),
	.B(bitalign_curr_state41_Z),
	.C(bit_align_dly_done_Z),
	.D(bitalign_curr_state_Z[1]),
	.Y(N_31)
);
defparam \bitalign_curr_state_34_4_0_.m30 .INIT=16'h72AA;
// @10:145
  CFG4 \bitalign_curr_state_34_4_0_.m10  (
	.A(BIT_ALGN_OOR_0_c),
	.B(calc_done_Z),
	.C(bitalign_curr_state_Z[0]),
	.D(sig_rx_BIT_ALGN_CLR_FLGS14_Z),
	.Y(N_11)
);
defparam \bitalign_curr_state_34_4_0_.m10 .INIT=16'hC505;
// @10:243
  CFG4 un1_bitalign_curr_state_16_1 (
	.A(bitalign_curr_state_Z[2]),
	.B(un1_bitalign_curr_state_14_1_Z),
	.C(bitalign_curr_state_Z[3]),
	.D(bitalign_curr_state_Z[4]),
	.Y(un1_bitalign_curr_state_16_1_Z)
);
defparam un1_bitalign_curr_state_16_1.INIT=16'hFFCE;
// @10:670
  CFG2 \bitalign_curr_state_34_4_0_.calc_done25_213  (
	.A(calc_done25_170),
	.B(calc_done25_171),
	.Y(calc_done25_213)
);
defparam \bitalign_curr_state_34_4_0_.calc_done25_213 .INIT=4'h8;
// @10:250
  CFG4 bitalign_curr_state12_0_0 (
	.A(BIT_ALGN_EYE_IN_c[2]),
	.B(BIT_ALGN_EYE_IN_c[1]),
	.C(BIT_ALGN_EYE_IN_c[0]),
	.D(PLL_LOCK_0),
	.Y(bitalign_curr_state12_0)
);
defparam bitalign_curr_state12_0_0.INIT=16'hFE00;
// @11:71
  CFG3 \emflag_cnt_cry_cy_RNO[0]  (
	.A(bitalign_curr_state153_1_Z),
	.B(restart_trng_fg_i),
	.C(bitalign_curr_state_Z[1]),
	.Y(un1_restart_trng_fg_9_0_443_0)
);
defparam \emflag_cnt_cry_cy_RNO[0] .INIT=8'hCE;
// @10:835
  CFG4 reset_dly_fg4_8 (
	.A(rst_cnt_Z[8]),
	.B(rst_cnt_Z[7]),
	.C(rst_cnt_Z[6]),
	.D(reset_dly_fg4_6_Z),
	.Y(reset_dly_fg4_8_Z)
);
defparam reset_dly_fg4_8.INIT=16'h8000;
// @10:807
  CFG4 rx_BIT_ALGN_ERR (
	.A(timeout_cnt_Z[4]),
	.B(timeout_cnt_Z[5]),
	.C(rx_BIT_ALGN_ERR_4_Z),
	.D(rx_BIT_ALGN_ERR_3_Z),
	.Y(BIT_ALGN_ERR_c)
);
defparam rx_BIT_ALGN_ERR.INIT=16'h8000;
// @10:597
  CFG3 bitalign_curr_state160 (
	.A(bitalign_curr_state152_1_Z),
	.B(bitalign_curr_state_Z[4]),
	.C(bitalign_curr_state149_1_Z),
	.Y(bitalign_curr_state160_Z)
);
defparam bitalign_curr_state160.INIT=8'h20;
// @10:485
  CFG4 bitalign_curr_state156 (
	.A(bitalign_curr_state_Z[4]),
	.B(bitalign_curr_state_Z[3]),
	.C(bitalign_curr_state152_1_Z),
	.D(bitalign_curr_state_Z[2]),
	.Y(bitalign_curr_state156_Z)
);
defparam bitalign_curr_state156.INIT=16'h1000;
// @10:813
  CFG4 sig_re_train (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(EYE_MONITOR_EARLY_net_0_0),
	.C(un1_sig_re_train_Z),
	.D(BIT_ALGN_ERR_c),
	.Y(sig_re_train_Z)
);
defparam sig_re_train.INIT=16'h00E0;
// @10:414
  CFG4 bitalign_curr_state153 (
	.A(bitalign_curr_state_Z[4]),
	.B(bitalign_curr_state_Z[3]),
	.C(bitalign_curr_state153_1_Z),
	.D(bitalign_curr_state_Z[1]),
	.Y(bitalign_curr_state153_Z)
);
defparam bitalign_curr_state153.INIT=16'h0010;
// @10:619
  CFG4 bitalign_curr_state161 (
	.A(bitalign_curr_state_Z[4]),
	.B(bitalign_curr_state_Z[3]),
	.C(bitalign_curr_state161_2_Z),
	.D(bitalign_curr_state_Z[0]),
	.Y(bitalign_curr_state161_Z)
);
defparam bitalign_curr_state161.INIT=16'h0020;
// @10:655
  CFG4 bitalign_curr_state162 (
	.A(bitalign_curr_state_Z[4]),
	.B(bitalign_curr_state_Z[3]),
	.C(bitalign_curr_state161_2_Z),
	.D(bitalign_curr_state_Z[0]),
	.Y(bitalign_curr_state162_Z)
);
defparam bitalign_curr_state162.INIT=16'h2000;
// @10:571
  CFG4 \bitalign_curr_state_34_4_0_.bitalign_curr_state159  (
	.A(bitalign_curr_state_Z[4]),
	.B(bitalign_curr_state_Z[3]),
	.C(bitalign_curr_state155_1),
	.D(bitalign_curr_state_Z[0]),
	.Y(bitalign_curr_state159)
);
defparam \bitalign_curr_state_34_4_0_.bitalign_curr_state159 .INIT=16'h0040;
// @10:675
  CFG4 \bitalign_curr_state_34_4_0_.un34lto7  (
	.A(un16_tapcnt_final_4),
	.B(un16_tapcnt_final_5),
	.C(un34lto7_4),
	.D(un34lto7_3),
	.Y(un34)
);
defparam \bitalign_curr_state_34_4_0_.un34lto7 .INIT=16'hFFFE;
// @10:463
  CFG3 \bitalign_curr_state_34_4_0_.bitalign_curr_state155  (
	.A(un1_bitalign_curr_state_15_1_Z),
	.B(bitalign_curr_state155_1),
	.C(bitalign_curr_state_Z[3]),
	.Y(bitalign_curr_state155)
);
defparam \bitalign_curr_state_34_4_0_.bitalign_curr_state155 .INIT=8'h04;
// @10:400
  CFG4 bitalign_curr_state_0_sqmuxa_8 (
	.A(bitalign_curr_state41_Z),
	.B(bitalign_curr_state152_3_Z),
	.C(BIT_ALGN_OOR_0_c),
	.D(bitalign_curr_state_Z[3]),
	.Y(bitalign_curr_state_0_sqmuxa_8_Z)
);
defparam bitalign_curr_state_0_sqmuxa_8.INIT=16'h0080;
// @10:145
  CFG4 \un1_tap_cnt_0_sqmuxa_14_0[1]  (
	.A(un1_early_flags_1_sqmuxa_i),
	.B(N_82),
	.C(restart_trng_fg_i),
	.D(bitalign_curr_state_0_sqmuxa_10),
	.Y(un1_tap_cnt_0_sqmuxa_14_0_0[1])
);
defparam \un1_tap_cnt_0_sqmuxa_14_0[1] .INIT=16'hF5F4;
// @10:420
  CFG4 un10_early_flags_125 (
	.A(tap_cnt_Z[1]),
	.B(un10_early_flags_1_Z[5]),
	.C(un10_early_flags_1_Z[24]),
	.D(un10_early_flags_1_Z[96]),
	.Y(un10_early_flags[125])
);
defparam un10_early_flags_125.INIT=16'h4000;
// @10:420
  CFG4 un10_early_flags_124 (
	.A(un10_early_flags_1_Z[12]),
	.B(tap_cnt_Z[1]),
	.C(un10_early_flags_1_Z[48]),
	.D(un10_early_flags_1_Z[64]),
	.Y(un10_early_flags[124])
);
defparam un10_early_flags_124.INIT=16'h2000;
// @10:420
  CFG4 un10_early_flags_123 (
	.A(un10_early_flags_1_Z[24]),
	.B(tap_cnt_Z[2]),
	.C(un10_early_flags_1_Z[3]),
	.D(un10_early_flags_1_Z[96]),
	.Y(un10_early_flags[123])
);
defparam un10_early_flags_123.INIT=16'h2000;
// @10:420
  CFG4 un10_early_flags_121 (
	.A(un10_early_flags_1_Z[9]),
	.B(tap_cnt_Z[2]),
	.C(un10_early_flags_1_Z[48]),
	.D(un10_early_flags_2_Z[69]),
	.Y(un10_early_flags[121])
);
defparam un10_early_flags_121.INIT=16'h2000;
// @10:420
  CFG4 un10_early_flags_120 (
	.A(tap_cnt_Z[2]),
	.B(un10_early_flags_1_Z[0]),
	.C(un10_early_flags_1_Z[24]),
	.D(un10_early_flags_1_Z[96]),
	.Y(un10_early_flags[120])
);
defparam un10_early_flags_120.INIT=16'h4000;
// @10:420
  CFG4 un10_early_flags_119 (
	.A(un10_early_flags_1_Z[20]),
	.B(tap_cnt_Z[3]),
	.C(un10_early_flags_1_Z[3]),
	.D(un10_early_flags_1_Z[96]),
	.Y(un10_early_flags[119])
);
defparam un10_early_flags_119.INIT=16'h2000;
// @10:420
  CFG4 un10_early_flags_116 (
	.A(tap_cnt_Z[3]),
	.B(un10_early_flags_1_Z[20]),
	.C(un10_early_flags_1_Z[0]),
	.D(un10_early_flags_1_Z[96]),
	.Y(un10_early_flags[116])
);
defparam un10_early_flags_116.INIT=16'h4000;
// @10:420
  CFG4 un10_early_flags_115 (
	.A(un10_early_flags_1_Z[48]),
	.B(un10_early_flags_1_Z[3]),
	.C(tap_cnt_Z[3]),
	.D(un10_early_flags_2_Z[67]),
	.Y(un10_early_flags[115])
);
defparam un10_early_flags_115.INIT=16'h0800;
// @10:420
  CFG4 un10_early_flags_114 (
	.A(tap_cnt_Z[3]),
	.B(N_1499),
	.C(un10_early_flags_2_Z[10]),
	.D(un10_early_flags_1_Z[96]),
	.Y(un10_early_flags[114])
);
defparam un10_early_flags_114.INIT=16'h1000;
// @10:420
  CFG4 un10_early_flags_113 (
	.A(tap_cnt_Z[3]),
	.B(N_1498),
	.C(un10_early_flags_2_Z[8]),
	.D(un10_early_flags_1_Z[96]),
	.Y(un10_early_flags[113])
);
defparam un10_early_flags_113.INIT=16'h1000;
// @10:420
  CFG4 un10_early_flags_112 (
	.A(un10_early_flags_1_Z[64]),
	.B(un10_early_flags_1_Z[48]),
	.C(tap_cnt_Z[3]),
	.D(un10_early_flags_2_Z[8]),
	.Y(un10_early_flags[112])
);
defparam un10_early_flags_112.INIT=16'h0800;
// @10:420
  CFG4 un10_early_flags_108 (
	.A(tap_cnt_Z[4]),
	.B(un10_early_flags_1_Z[12]),
	.C(un10_early_flags_1_Z[0]),
	.D(un10_early_flags_1_Z[96]),
	.Y(un10_early_flags[108])
);
defparam un10_early_flags_108.INIT=16'h4000;
// @10:420
  CFG4 un10_early_flags_107 (
	.A(un10_early_flags_1_Z[40]),
	.B(un10_early_flags_1_Z[3]),
	.C(tap_cnt_Z[4]),
	.D(un10_early_flags_2_Z[67]),
	.Y(un10_early_flags[107])
);
defparam un10_early_flags_107.INIT=16'h0800;
// @10:420
  CFG4 un10_early_flags_106 (
	.A(un10_early_flags_1_Z[10]),
	.B(tap_cnt_Z[4]),
	.C(un10_early_flags_1_Z[96]),
	.D(un10_early_flags_2_Z[10]),
	.Y(un10_early_flags[106])
);
defparam un10_early_flags_106.INIT=16'h2000;
// @10:420
  CFG4 un10_early_flags_105 (
	.A(un10_early_flags_1_Z[9]),
	.B(tap_cnt_Z[4]),
	.C(un10_early_flags_1_Z[96]),
	.D(un10_early_flags_2_Z[8]),
	.Y(un10_early_flags[105])
);
defparam un10_early_flags_105.INIT=16'h2000;
// @10:420
  CFG4 un10_early_flags_104 (
	.A(un10_early_flags_1_Z[40]),
	.B(tap_cnt_Z[4]),
	.C(un10_early_flags_1_Z[64]),
	.D(un10_early_flags_2_Z[8]),
	.Y(un10_early_flags[104])
);
defparam un10_early_flags_104.INIT=16'h2000;
// @10:420
  CFG4 un10_early_flags_126 (
	.A(tap_cnt_Z[0]),
	.B(un10_early_flags_1_Z[6]),
	.C(un10_early_flags_1_Z[24]),
	.D(un10_early_flags_1_Z[96]),
	.Y(un10_early_flags[126])
);
defparam un10_early_flags_126.INIT=16'h4000;
// @10:420
  CFG3 un10_early_flags_101 (
	.A(un10_early_flags_1_Z[96]),
	.B(un10_early_flags_1_Z[5]),
	.C(un10_early_flags_2_0[100]),
	.Y(un10_early_flags[101])
);
defparam un10_early_flags_101.INIT=8'h80;
// @10:420
  CFG3 un10_early_flags_100 (
	.A(un10_early_flags_1_Z[36]),
	.B(un10_early_flags_1_Z[64]),
	.C(un10_early_flags_2_0[100]),
	.Y(un10_early_flags[100])
);
defparam un10_early_flags_100.INIT=8'h80;
// @10:420
  CFG3 un10_early_flags_99 (
	.A(un10_early_flags_1_Z[3]),
	.B(un10_early_flags_2_0[96]),
	.C(un10_early_flags_1_Z[96]),
	.Y(un10_early_flags[99])
);
defparam un10_early_flags_99.INIT=8'h80;
// @10:420
  CFG4 un10_early_flags_98 (
	.A(tap_cnt_Z[1]),
	.B(tap_cnt_Z[5]),
	.C(un10_early_flags_1_Z[64]),
	.D(un10_early_flags_2_0[96]),
	.Y(un10_early_flags[98])
);
defparam un10_early_flags_98.INIT=16'h8000;
// @10:420
  CFG4 un10_early_flags_97 (
	.A(tap_cnt_Z[0]),
	.B(tap_cnt_Z[5]),
	.C(un10_early_flags_2_Z[69]),
	.D(un10_early_flags_2_0[96]),
	.Y(un10_early_flags[97])
);
defparam un10_early_flags_97.INIT=16'h8000;
// @10:420
  CFG4 un10_early_flags_94 (
	.A(tap_cnt_Z[5]),
	.B(un10_early_flags_1_Z[6]),
	.C(un10_early_flags_1_Z[24]),
	.D(un10_early_flags_1_Z[64]),
	.Y(un10_early_flags[94])
);
defparam un10_early_flags_94.INIT=16'h4000;
// @10:420
  CFG4 un10_early_flags_93 (
	.A(un10_early_flags_1_Z[5]),
	.B(un10_early_flags_1_Z[24]),
	.C(tap_cnt_Z[5]),
	.D(un10_early_flags_2_Z[69]),
	.Y(un10_early_flags[93])
);
defparam un10_early_flags_93.INIT=16'h0800;
// @10:420
  CFG4 un10_early_flags_91 (
	.A(un10_early_flags_1_Z[24]),
	.B(un10_early_flags_1_Z[3]),
	.C(tap_cnt_Z[5]),
	.D(un10_early_flags_2_Z[67]),
	.Y(un10_early_flags[91])
);
defparam un10_early_flags_91.INIT=16'h0800;
// @10:420
  CFG4 un10_early_flags_90 (
	.A(un10_early_flags_1_Z[10]),
	.B(tap_cnt_Z[5]),
	.C(un10_early_flags_1_Z[80]),
	.D(un10_early_flags_2_Z[10]),
	.Y(un10_early_flags[90])
);
defparam un10_early_flags_90.INIT=16'h2000;
// @10:420
  CFG4 un10_early_flags_89 (
	.A(tap_cnt_Z[5]),
	.B(un10_early_flags_1_Z[9]),
	.C(un10_early_flags_1_Z[80]),
	.D(un10_early_flags_2_Z[8]),
	.Y(un10_early_flags[89])
);
defparam un10_early_flags_89.INIT=16'h4000;
// @10:420
  CFG4 un10_early_flags_117 (
	.A(un10_early_flags_1_Z[5]),
	.B(un10_early_flags_1_Z[48]),
	.C(tap_cnt_Z[3]),
	.D(un10_early_flags_2_Z[69]),
	.Y(un10_early_flags[117])
);
defparam un10_early_flags_117.INIT=16'h0800;
// @10:420
  CFG4 un10_early_flags_86 (
	.A(un10_early_flags_1_Z[80]),
	.B(un10_early_flags_1_Z[6]),
	.C(tap_cnt_Z[5]),
	.D(un10_early_flags_2_Z[6]),
	.Y(un10_early_flags[86])
);
defparam un10_early_flags_86.INIT=16'h0800;
// @10:420
  CFG4 un10_early_flags_85 (
	.A(un10_early_flags_1_Z[80]),
	.B(un10_early_flags_1_Z[5]),
	.C(tap_cnt_Z[5]),
	.D(un10_early_flags_2_Z[4]),
	.Y(un10_early_flags[85])
);
defparam un10_early_flags_85.INIT=16'h0800;
// @10:420
  CFG4 un10_early_flags_84 (
	.A(un10_early_flags_1_Z[20]),
	.B(un10_early_flags_1_Z[64]),
	.C(tap_cnt_Z[5]),
	.D(un10_early_flags_2_Z[4]),
	.Y(un10_early_flags[84])
);
defparam un10_early_flags_84.INIT=16'h0800;
// @10:420
  CFG4 un10_early_flags_83 (
	.A(un10_early_flags_1_Z[80]),
	.B(un10_early_flags_1_Z[3]),
	.C(tap_cnt_Z[5]),
	.D(un10_early_flags_2_Z[0]),
	.Y(un10_early_flags[83])
);
defparam un10_early_flags_83.INIT=16'h0800;
// @10:420
  CFG4 un10_early_flags_82 (
	.A(tap_cnt_Z[5]),
	.B(N_1499),
	.C(un10_early_flags_2_Z[0]),
	.D(un10_early_flags_1_Z[64]),
	.Y(un10_early_flags[82])
);
defparam un10_early_flags_82.INIT=16'h1000;
// @10:420
  CFG4 un10_early_flags_81 (
	.A(N_1498),
	.B(tap_cnt_Z[5]),
	.C(un10_early_flags_2_Z[69]),
	.D(un10_early_flags_2_Z[0]),
	.Y(un10_early_flags[81])
);
defparam un10_early_flags_81.INIT=16'h1000;
// @10:420
  CFG4 un10_early_flags_80 (
	.A(un10_early_flags_1_Z[80]),
	.B(un10_early_flags_1_Z[0]),
	.C(tap_cnt_Z[5]),
	.D(un10_early_flags_2_Z[0]),
	.Y(un10_early_flags[80])
);
defparam un10_early_flags_80.INIT=16'h0800;
// @10:420
  CFG4 un10_early_flags_79 (
	.A(tap_cnt_Z[4]),
	.B(tap_cnt_Z[6]),
	.C(tap_cnt_Z[5]),
	.D(un10_early_flags_1_0[15]),
	.Y(un10_early_flags[79])
);
defparam un10_early_flags_79.INIT=16'h0400;
// @10:420
  CFG4 un10_early_flags_78 (
	.A(un10_early_flags_1_Z[72]),
	.B(un10_early_flags_1_Z[6]),
	.C(tap_cnt_Z[5]),
	.D(un10_early_flags_3_Z[46]),
	.Y(un10_early_flags[78])
);
defparam un10_early_flags_78.INIT=16'h0800;
// @10:420
  CFG3 un10_early_flags_77 (
	.A(un10_early_flags_2_0[76]),
	.B(un10_early_flags_1_Z[72]),
	.C(un10_early_flags_1_Z[5]),
	.Y(un10_early_flags[77])
);
defparam un10_early_flags_77.INIT=8'h80;
// @10:420
  CFG3 un10_early_flags_76 (
	.A(un10_early_flags_1_Z[64]),
	.B(un10_early_flags_2_0[76]),
	.C(un10_early_flags_1_Z[12]),
	.Y(un10_early_flags[76])
);
defparam un10_early_flags_76.INIT=8'h80;
// @10:420
  CFG3 un10_early_flags_75 (
	.A(un10_early_flags_2_0[72]),
	.B(un10_early_flags_1_Z[3]),
	.C(un10_early_flags_1_Z[72]),
	.Y(un10_early_flags[75])
);
defparam un10_early_flags_75.INIT=8'h80;
// @10:420
  CFG3 un10_early_flags_74 (
	.A(un10_early_flags_1_Z[64]),
	.B(un10_early_flags_1_Z[10]),
	.C(un10_early_flags_2_0[72]),
	.Y(un10_early_flags[74])
);
defparam un10_early_flags_74.INIT=8'h80;
// @10:420
  CFG4 un10_early_flags_103 (
	.A(un10_early_flags_1_Z[36]),
	.B(un10_early_flags_1_Z[3]),
	.C(tap_cnt_Z[4]),
	.D(un10_early_flags_3_Z[87]),
	.Y(un10_early_flags[103])
);
defparam un10_early_flags_103.INIT=16'h0800;
// @10:420
  CFG4 un10_early_flags_102 (
	.A(un10_early_flags_1_Z[6]),
	.B(un10_early_flags_1_Z[96]),
	.C(tap_cnt_Z[4]),
	.D(un10_early_flags_2_Z[6]),
	.Y(un10_early_flags[102])
);
defparam un10_early_flags_102.INIT=16'h0800;
// @10:420
  CFG4 un10_early_flags_71 (
	.A(tap_cnt_Z[6]),
	.B(tap_cnt_Z[2]),
	.C(un10_early_flags_1_Z[3]),
	.D(un10_early_flags_2_0[64]),
	.Y(un10_early_flags[71])
);
defparam un10_early_flags_71.INIT=16'h8000;
// @10:420
  CFG3 un10_early_flags_70 (
	.A(un10_early_flags_1_Z[6]),
	.B(un10_early_flags_1_Z[64]),
	.C(un10_early_flags_2_0[64]),
	.Y(un10_early_flags[70])
);
defparam un10_early_flags_70.INIT=8'h80;
// @10:420
  CFG3 un10_early_flags_69 (
	.A(un10_early_flags_1_Z[5]),
	.B(un10_early_flags_2_0[64]),
	.C(un10_early_flags_2_Z[69]),
	.Y(un10_early_flags[69])
);
defparam un10_early_flags_69.INIT=8'h80;
// @10:420
  CFG4 un10_early_flags_68 (
	.A(tap_cnt_Z[2]),
	.B(tap_cnt_Z[6]),
	.C(un10_early_flags_1_Z[0]),
	.D(un10_early_flags_2_0[64]),
	.Y(un10_early_flags[68])
);
defparam un10_early_flags_68.INIT=16'h8000;
// @10:420
  CFG3 un10_early_flags_67 (
	.A(un10_early_flags_2_0[64]),
	.B(un10_early_flags_1_Z[3]),
	.C(un10_early_flags_2_Z[67]),
	.Y(un10_early_flags[67])
);
defparam un10_early_flags_67.INIT=8'h80;
// @10:420
  CFG4 un10_early_flags_66 (
	.A(tap_cnt_Z[1]),
	.B(tap_cnt_Z[6]),
	.C(un10_early_flags_2_Z[10]),
	.D(un10_early_flags_2_0[64]),
	.Y(un10_early_flags[66])
);
defparam un10_early_flags_66.INIT=16'h8000;
// @10:420
  CFG4 un10_early_flags_65 (
	.A(tap_cnt_Z[0]),
	.B(tap_cnt_Z[6]),
	.C(un10_early_flags_2_Z[8]),
	.D(un10_early_flags_2_0[64]),
	.Y(un10_early_flags[65])
);
defparam un10_early_flags_65.INIT=16'h8000;
// @10:420
  CFG3 un10_early_flags_64 (
	.A(un10_early_flags_1_Z[64]),
	.B(un10_early_flags_2_0[64]),
	.C(un10_early_flags_2_Z[8]),
	.Y(un10_early_flags[64])
);
defparam un10_early_flags_64.INIT=8'h80;
// @10:420
  CFG4 un10_early_flags_62 (
	.A(un10_early_flags_1_Z[6]),
	.B(un10_early_flags_1_Z[24]),
	.C(tap_cnt_Z[6]),
	.D(un10_early_flags_1_Z[32]),
	.Y(un10_early_flags[62])
);
defparam un10_early_flags_62.INIT=16'h0800;
// @10:420
  CFG4 un10_early_flags_61 (
	.A(un10_early_flags_1_Z[5]),
	.B(un10_early_flags_1_Z[24]),
	.C(tap_cnt_Z[6]),
	.D(un10_early_flags_2_Z[37]),
	.Y(un10_early_flags[61])
);
defparam un10_early_flags_61.INIT=16'h0800;
// @10:420
  CFG4 un10_early_flags_60 (
	.A(tap_cnt_Z[6]),
	.B(un10_early_flags_1_Z[12]),
	.C(un10_early_flags_1_Z[0]),
	.D(un10_early_flags_1_Z[48]),
	.Y(un10_early_flags[60])
);
defparam un10_early_flags_60.INIT=16'h4000;
// @10:420
  CFG4 un10_early_flags_59 (
	.A(un10_early_flags_1_Z[24]),
	.B(un10_early_flags_1_Z[3]),
	.C(tap_cnt_Z[6]),
	.D(un10_early_flags_2_Z[35]),
	.Y(un10_early_flags[59])
);
defparam un10_early_flags_59.INIT=16'h0800;
// @10:420
  CFG4 un10_early_flags_88 (
	.A(un10_early_flags_1_Z[24]),
	.B(un10_early_flags_1_Z[64]),
	.C(tap_cnt_Z[5]),
	.D(un10_early_flags_2_Z[8]),
	.Y(un10_early_flags[88])
);
defparam un10_early_flags_88.INIT=16'h0800;
// @10:420
  CFG4 un10_early_flags_87 (
	.A(un10_early_flags_1_Z[20]),
	.B(un10_early_flags_1_Z[3]),
	.C(tap_cnt_Z[5]),
	.D(un10_early_flags_3_Z[87]),
	.Y(un10_early_flags[87])
);
defparam un10_early_flags_87.INIT=16'h0800;
// @10:420
  CFG4 un10_early_flags_56 (
	.A(un10_early_flags_1_Z[32]),
	.B(tap_cnt_Z[6]),
	.C(un10_early_flags_1_Z[24]),
	.D(un10_early_flags_2_Z[8]),
	.Y(un10_early_flags[56])
);
defparam un10_early_flags_56.INIT=16'h2000;
// @10:420
  CFG4 un10_early_flags_55 (
	.A(un10_early_flags_1_Z[20]),
	.B(un10_early_flags_1_Z[3]),
	.C(tap_cnt_Z[3]),
	.D(un10_early_flags_47_0_Z),
	.Y(un10_early_flags[55])
);
defparam un10_early_flags_55.INIT=16'h0800;
// @10:420
  CFG3 un10_early_flags_52 (
	.A(un10_early_flags_1_Z[20]),
	.B(un10_early_flags_1_Z[32]),
	.C(un10_early_flags_2_0[52]),
	.Y(un10_early_flags[52])
);
defparam un10_early_flags_52.INIT=8'h80;
// @10:420
  CFG3 un10_early_flags_48 (
	.A(un10_early_flags_1_Z[0]),
	.B(un10_early_flags_1_Z[48]),
	.C(un10_early_flags_2_0[48]),
	.Y(un10_early_flags[48])
);
defparam un10_early_flags_48.INIT=8'h80;
// @10:420
  CFG3 un10_early_flags_44 (
	.A(un10_early_flags_2_0[44]),
	.B(un10_early_flags_1_Z[32]),
	.C(un10_early_flags_1_Z[12]),
	.Y(un10_early_flags[44])
);
defparam un10_early_flags_44.INIT=8'h80;
// @10:420
  CFG3 un10_early_flags_73 (
	.A(un10_early_flags_1_Z[9]),
	.B(un10_early_flags_2_Z[69]),
	.C(un10_early_flags_2_0[72]),
	.Y(un10_early_flags[73])
);
defparam un10_early_flags_73.INIT=8'h80;
// @10:420
  CFG3 un10_early_flags_72 (
	.A(un10_early_flags_2_0[72]),
	.B(un10_early_flags_1_Z[0]),
	.C(un10_early_flags_1_Z[72]),
	.Y(un10_early_flags[72])
);
defparam un10_early_flags_72.INIT=8'h80;
// @10:420
  CFG3 un10_early_flags_41 (
	.A(un10_early_flags_1_Z[9]),
	.B(un10_early_flags_2_0[40]),
	.C(un10_early_flags_2_Z[37]),
	.Y(un10_early_flags[41])
);
defparam un10_early_flags_41.INIT=8'h80;
// @10:420
  CFG3 un10_early_flags_40 (
	.A(un10_early_flags_2_0[40]),
	.B(un10_early_flags_1_Z[0]),
	.C(un10_early_flags_1_Z[40]),
	.Y(un10_early_flags[40])
);
defparam un10_early_flags_40.INIT=8'h80;
// @10:420
  CFG3 un10_early_flags_38 (
	.A(un10_early_flags_1_Z[6]),
	.B(un10_early_flags_2_0[32]),
	.C(un10_early_flags_1_Z[32]),
	.Y(un10_early_flags[38])
);
defparam un10_early_flags_38.INIT=8'h80;
// @10:420
  CFG3 un10_early_flags_37 (
	.A(un10_early_flags_1_Z[5]),
	.B(un10_early_flags_2_0[32]),
	.C(un10_early_flags_2_Z[37]),
	.Y(un10_early_flags[37])
);
defparam un10_early_flags_37.INIT=8'h80;
// @10:420
  CFG3 un10_early_flags_36 (
	.A(un10_early_flags_1_Z[0]),
	.B(un10_early_flags_2_0[32]),
	.C(un10_early_flags_1_Z[36]),
	.Y(un10_early_flags[36])
);
defparam un10_early_flags_36.INIT=8'h80;
// @10:420
  CFG3 un10_early_flags_35 (
	.A(un10_early_flags_2_0[32]),
	.B(un10_early_flags_1_Z[3]),
	.C(un10_early_flags_2_Z[35]),
	.Y(un10_early_flags[35])
);
defparam un10_early_flags_35.INIT=8'h80;
// @10:420
  CFG4 un10_early_flags_34 (
	.A(tap_cnt_Z[1]),
	.B(tap_cnt_Z[5]),
	.C(un10_early_flags_2_Z[10]),
	.D(un10_early_flags_2_0[32]),
	.Y(un10_early_flags[34])
);
defparam un10_early_flags_34.INIT=16'h8000;
// @10:420
  CFG4 un10_early_flags_33 (
	.A(tap_cnt_Z[0]),
	.B(tap_cnt_Z[5]),
	.C(un10_early_flags_2_Z[8]),
	.D(un10_early_flags_2_0[32]),
	.Y(un10_early_flags[33])
);
defparam un10_early_flags_33.INIT=16'h8000;
// @10:420
  CFG3 un10_early_flags_32 (
	.A(un10_early_flags_1_Z[32]),
	.B(un10_early_flags_2_Z[8]),
	.C(un10_early_flags_2_0[32]),
	.Y(un10_early_flags[32])
);
defparam un10_early_flags_32.INIT=8'h80;
// @10:420
  CFG4 un10_early_flags_30 (
	.A(un10_early_flags_1_Z[6]),
	.B(un10_early_flags_1_Z[24]),
	.C(tap_cnt_Z[0]),
	.D(un10_early_flags_30_0_Z),
	.Y(un10_early_flags[30])
);
defparam un10_early_flags_30.INIT=16'h0800;
// @10:420
  CFG3 un10_early_flags_26 (
	.A(un10_early_flags_1_Z[10]),
	.B(un10_early_flags_2_0[24]),
	.C(un10_early_flags_1_Z[16]),
	.Y(un10_early_flags[26])
);
defparam un10_early_flags_26.INIT=8'h80;
// @10:420
  CFG3 un10_early_flags_25 (
	.A(un10_early_flags_1_Z[9]),
	.B(un10_early_flags_2_0[24]),
	.C(un10_early_flags_2_Z[21]),
	.Y(un10_early_flags[25])
);
defparam un10_early_flags_25.INIT=8'h80;
// @10:420
  CFG3 un10_early_flags_24 (
	.A(un10_early_flags_1_Z[24]),
	.B(un10_early_flags_2_0[24]),
	.C(un10_early_flags_1_Z[0]),
	.Y(un10_early_flags[24])
);
defparam un10_early_flags_24.INIT=8'h80;
// @10:420
  CFG3 un10_early_flags_22 (
	.A(un10_early_flags_1_Z[6]),
	.B(un10_early_flags_2_0[16]),
	.C(un10_early_flags_1_Z[16]),
	.Y(un10_early_flags[22])
);
defparam un10_early_flags_22.INIT=8'h80;
// @10:420
  CFG3 un10_early_flags_21 (
	.A(un10_early_flags_1_Z[5]),
	.B(un10_early_flags_2_0[16]),
	.C(un10_early_flags_2_Z[21]),
	.Y(un10_early_flags[21])
);
defparam un10_early_flags_21.INIT=8'h80;
// @10:420
  CFG3 un10_early_flags_20 (
	.A(un10_early_flags_1_Z[0]),
	.B(un10_early_flags_2_0[16]),
	.C(un10_early_flags_1_Z[20]),
	.Y(un10_early_flags[20])
);
defparam un10_early_flags_20.INIT=8'h80;
// @10:420
  CFG4 un10_early_flags_19 (
	.A(tap_cnt_Z[4]),
	.B(tap_cnt_Z[2]),
	.C(un10_early_flags_1_Z[3]),
	.D(un10_early_flags_2_0[16]),
	.Y(un10_early_flags[19])
);
defparam un10_early_flags_19.INIT=16'h2000;
// @10:420
  CFG3 un10_early_flags_18 (
	.A(N_1499),
	.B(un10_early_flags_2_Z[10]),
	.C(un10_early_flags_2_0[16]),
	.Y(un10_early_flags[18])
);
defparam un10_early_flags_18.INIT=8'h40;
// @10:420
  CFG3 un10_early_flags_17 (
	.A(N_1498),
	.B(un10_early_flags_2_Z[8]),
	.C(un10_early_flags_2_0[16]),
	.Y(un10_early_flags[17])
);
defparam un10_early_flags_17.INIT=8'h40;
// @10:420
  CFG3 un10_early_flags_16 (
	.A(un10_early_flags_1_Z[16]),
	.B(un10_early_flags_2_Z[8]),
	.C(un10_early_flags_2_0[16]),
	.Y(un10_early_flags[16])
);
defparam un10_early_flags_16.INIT=8'h80;
// @10:420
  CFG4 un10_early_flags_14 (
	.A(tap_cnt_Z[0]),
	.B(tap_cnt_Z[3]),
	.C(un10_early_flags_1_Z[6]),
	.D(un10_early_flags_2_0[0]),
	.Y(un10_early_flags[14])
);
defparam un10_early_flags_14.INIT=16'h4000;
// @10:420
  CFG3 un10_early_flags_42 (
	.A(un10_early_flags_1_Z[10]),
	.B(un10_early_flags_1_Z[32]),
	.C(un10_early_flags_2_0[40]),
	.Y(un10_early_flags[42])
);
defparam un10_early_flags_42.INIT=8'h80;
// @10:420
  CFG4 un10_early_flags_11 (
	.A(tap_cnt_Z[3]),
	.B(tap_cnt_Z[2]),
	.C(un10_early_flags_1_Z[3]),
	.D(un10_early_flags_2_0[0]),
	.Y(un10_early_flags[11])
);
defparam un10_early_flags_11.INIT=16'h2000;
// @10:420
  CFG3 un10_early_flags_10 (
	.A(un10_early_flags_1_Z[10]),
	.B(un10_early_flags_2_Z[10]),
	.C(un10_early_flags_2_0[0]),
	.Y(un10_early_flags[10])
);
defparam un10_early_flags_10.INIT=8'h80;
// @10:420
  CFG3 un10_early_flags_9 (
	.A(un10_early_flags_1_Z[9]),
	.B(un10_early_flags_2_Z[8]),
	.C(un10_early_flags_2_0[0]),
	.Y(un10_early_flags[9])
);
defparam un10_early_flags_9.INIT=8'h80;
// @10:420
  CFG4 un10_early_flags_8 (
	.A(tap_cnt_Z[0]),
	.B(tap_cnt_Z[3]),
	.C(un10_early_flags_2_Z[8]),
	.D(un10_early_flags_2_0[0]),
	.Y(un10_early_flags[8])
);
defparam un10_early_flags_8.INIT=16'h4000;
// @10:420
  CFG4 un10_early_flags_7 (
	.A(tap_cnt_Z[3]),
	.B(tap_cnt_Z[2]),
	.C(un10_early_flags_1_Z[3]),
	.D(un10_early_flags_2_0[0]),
	.Y(un10_early_flags[7])
);
defparam un10_early_flags_7.INIT=16'h4000;
// @10:420
  CFG3 un10_early_flags_6 (
	.A(un10_early_flags_1_Z[6]),
	.B(un10_early_flags_2_0[0]),
	.C(un10_early_flags_2_Z[6]),
	.Y(un10_early_flags[6])
);
defparam un10_early_flags_6.INIT=8'h80;
// @10:420
  CFG3 un10_early_flags_5 (
	.A(un10_early_flags_1_Z[5]),
	.B(un10_early_flags_2_0[0]),
	.C(un10_early_flags_2_Z[4]),
	.Y(un10_early_flags[5])
);
defparam un10_early_flags_5.INIT=8'h80;
// @10:420
  CFG4 un10_early_flags_4 (
	.A(tap_cnt_Z[0]),
	.B(tap_cnt_Z[2]),
	.C(un10_early_flags_2_0[0]),
	.D(un10_early_flags_2_Z[4]),
	.Y(un10_early_flags[4])
);
defparam un10_early_flags_4.INIT=16'h4000;
// @10:420
  CFG3 un10_early_flags_3 (
	.A(un10_early_flags_2_0[0]),
	.B(un10_early_flags_1_Z[3]),
	.C(un10_early_flags_2_Z[0]),
	.Y(un10_early_flags[3])
);
defparam un10_early_flags_3.INIT=8'h80;
// @10:420
  CFG4 un10_early_flags_2 (
	.A(tap_cnt_Z[0]),
	.B(tap_cnt_Z[1]),
	.C(un10_early_flags_2_0[0]),
	.D(un10_early_flags_2_Z[0]),
	.Y(un10_early_flags[2])
);
defparam un10_early_flags_2.INIT=16'h4000;
// @10:420
  CFG4 un10_early_flags_1 (
	.A(tap_cnt_Z[0]),
	.B(tap_cnt_Z[1]),
	.C(un10_early_flags_2_0[0]),
	.D(un10_early_flags_2_Z[0]),
	.Y(un10_early_flags[1])
);
defparam un10_early_flags_1.INIT=16'h2000;
// @10:420
  CFG3 un10_early_flags_0 (
	.A(un10_early_flags_1_Z[0]),
	.B(un10_early_flags_2_0[0]),
	.C(un10_early_flags_2_Z[0]),
	.Y(un10_early_flags[0])
);
defparam un10_early_flags_0.INIT=8'h80;
// @10:420
  CFG3 un10_early_flags_28 (
	.A(un10_early_flags_2_0[28]),
	.B(un10_early_flags_1_Z[16]),
	.C(un10_early_flags_1_Z[12]),
	.Y(un10_early_flags[28])
);
defparam un10_early_flags_28.INIT=8'h80;
// @10:531
  CFG4 early_flags_dec_127 (
	.A(emflag_cnt_Z[2]),
	.B(early_flags_dec_127_4_Z),
	.C(emflag_cnt_Z[1]),
	.D(emflag_cnt_Z[0]),
	.Y(early_flags_dec[127])
);
defparam early_flags_dec_127.INIT=16'h8000;
// @10:420
  CFG4 un10_early_flags_13 (
	.A(tap_cnt_Z[1]),
	.B(tap_cnt_Z[3]),
	.C(un10_early_flags_1_Z[5]),
	.D(un10_early_flags_2_0[0]),
	.Y(un10_early_flags[13])
);
defparam un10_early_flags_13.INIT=16'h4000;
// @10:145
  CFG4 \un1_tap_cnt_0_sqmuxa_14_i_a2[0]  (
	.A(un1_early_flags_1_sqmuxa_i),
	.B(N_63_0),
	.C(rx_BIT_ALGN_MOVE_0_sqmuxa_1_Z),
	.D(bitalign_curr_state_0_sqmuxa_10),
	.Y(N_89)
);
defparam \un1_tap_cnt_0_sqmuxa_14_i_a2[0] .INIT=16'h0001;
// @10:723
  CFG4 bitalign_curr_state163 (
	.A(bitalign_curr_state_Z[4]),
	.B(bitalign_curr_state_Z[3]),
	.C(bitalign_curr_state163_2),
	.D(bitalign_curr_state_Z[1]),
	.Y(bitalign_curr_state163_Z)
);
defparam bitalign_curr_state163.INIT=16'h4000;
// @10:420
  CFG3 un10_early_flags_12 (
	.A(un10_early_flags_1_Z[0]),
	.B(un10_early_flags_2_0[0]),
	.C(un10_early_flags_1_Z[12]),
	.Y(un10_early_flags[12])
);
defparam un10_early_flags_12.INIT=8'h80;
// @10:420
  CFG4 un10_early_flags_92 (
	.A(un10_early_flags_1_Z[12]),
	.B(un10_early_flags_1_Z[0]),
	.C(tap_cnt_Z[5]),
	.D(un10_early_flags_1_Z[80]),
	.Y(un10_early_flags[92])
);
defparam un10_early_flags_92.INIT=16'h0800;
// @10:420
  CFG3 un10_early_flags_96 (
	.A(un10_early_flags_1_Z[0]),
	.B(un10_early_flags_1_Z[96]),
	.C(un10_early_flags_2_0[96]),
	.Y(un10_early_flags[96])
);
defparam un10_early_flags_96.INIT=8'h80;
// @10:789
  CFG4 un2_early_late_diff_validlto3 (
	.A(early_late_diff_Z[3]),
	.B(early_late_diff_Z[2]),
	.C(early_late_diff_Z[1]),
	.D(early_late_diff_Z[0]),
	.Y(un2_early_late_diff_validlt7)
);
defparam un2_early_late_diff_validlto3.INIT=16'hA888;
// @10:420
  CFG3 un10_early_flags_27 (
	.A(un10_early_flags_2_0[24]),
	.B(un10_early_flags_1_Z[24]),
	.C(un10_early_flags_1_Z[3]),
	.Y(un10_early_flags[27])
);
defparam un10_early_flags_27.INIT=8'h80;
// @10:420
  CFG3 un10_early_flags_43 (
	.A(un10_early_flags_2_0[40]),
	.B(un10_early_flags_1_Z[3]),
	.C(un10_early_flags_1_Z[40]),
	.Y(un10_early_flags[43])
);
defparam un10_early_flags_43.INIT=8'h80;
// @10:420
  CFG3 un10_early_flags_23 (
	.A(un10_early_flags_2_0[16]),
	.B(un10_early_flags_1_Z[3]),
	.C(un10_early_flags_1_Z[20]),
	.Y(un10_early_flags[23])
);
defparam un10_early_flags_23.INIT=8'h80;
// @10:420
  CFG4 un10_early_flags_57 (
	.A(un10_early_flags_1_Z[9]),
	.B(tap_cnt_Z[6]),
	.C(un10_early_flags_1_Z[48]),
	.D(un10_early_flags_2_Z[8]),
	.Y(un10_early_flags[57])
);
defparam un10_early_flags_57.INIT=16'h2000;
// @10:420
  CFG3 un10_early_flags_29 (
	.A(un10_early_flags_1_Z[24]),
	.B(un10_early_flags_2_0[28]),
	.C(un10_early_flags_1_Z[5]),
	.Y(un10_early_flags[29])
);
defparam un10_early_flags_29.INIT=8'h80;
// @10:420
  CFG3 un10_early_flags_39 (
	.A(un10_early_flags_2_0[32]),
	.B(un10_early_flags_1_Z[3]),
	.C(un10_early_flags_1_Z[36]),
	.Y(un10_early_flags[39])
);
defparam un10_early_flags_39.INIT=8'h80;
// @10:420
  CFG3 un10_early_flags_51 (
	.A(un10_early_flags_1_Z[3]),
	.B(un10_early_flags_2_0[48]),
	.C(un10_early_flags_1_Z[48]),
	.Y(un10_early_flags[51])
);
defparam un10_early_flags_51.INIT=8'h80;
// @10:420
  CFG3 un10_early_flags_53 (
	.A(un10_early_flags_1_Z[48]),
	.B(un10_early_flags_1_Z[5]),
	.C(un10_early_flags_2_0[52]),
	.Y(un10_early_flags[53])
);
defparam un10_early_flags_53.INIT=8'h80;
// @10:145
  CFG4 \tapcnt_final_13_sn.m3  (
	.A(tapcnt_final_1_sqmuxa_2),
	.B(restart_trng_fg_i),
	.C(tapcnt_final_2_sqmuxa),
	.D(tapcnt_final_3_sqmuxa_Z),
	.Y(un1_bitalign_curr_state169_12_sn)
);
defparam \tapcnt_final_13_sn.m3 .INIT=16'h3332;
// @10:250
  CFG3 rx_trng_done1_1_sqmuxa_i_o2 (
	.A(un1_rx_BIT_ALGN_START),
	.B(bitalign_curr_state12_Z),
	.C(un1_retrain_adj_tap_i),
	.Y(N_61)
);
defparam rx_trng_done1_1_sqmuxa_i_o2.INIT=8'hEC;
// @10:764
  CFG4 un1_restart_trng_fg (
	.A(restart_trng_fg_i),
	.B(bitalign_curr_state148_2_Z),
	.C(bitalign_curr_state_Z[1]),
	.D(bitalign_curr_state_Z[0]),
	.Y(un1_restart_trng_fg_0)
);
defparam un1_restart_trng_fg.INIT=16'hAAEA;
// @10:145
  CFG2 \bitalign_curr_state_34_4_0_.m68  (
	.A(bitalign_curr_state13),
	.B(bitalign_curr_state_Z[0]),
	.Y(N_69)
);
defparam \bitalign_curr_state_34_4_0_.m68 .INIT=4'hD;
// @10:145
  CFG3 \bitalign_curr_state_34_4_0_.bitalign_curr_state89_RNIAJUD  (
	.A(early_flags_dec[127]),
	.B(bitalign_curr_state89),
	.C(bitalign_curr_state_Z[0]),
	.Y(N_108)
);
defparam \bitalign_curr_state_34_4_0_.bitalign_curr_state89_RNIAJUD .INIT=8'h40;
// @10:145
  CFG4 sig_rx_BIT_ALGN_CLR_FLGS_11_iv (
	.A(restart_trng_fg_i),
	.B(rx_err_Z),
	.C(un1_bitalign_curr_state_1_sqmuxa_6_i_0),
	.D(sig_rx_BIT_ALGN_CLR_FLGS_0_sqmuxa_Z),
	.Y(sig_rx_BIT_ALGN_CLR_FLGS_11)
);
defparam sig_rx_BIT_ALGN_CLR_FLGS_11_iv.INIT=16'h5150;
// @10:145
  CFG4 rx_BIT_ALGN_LOAD_9_iv (
	.A(restart_trng_fg_i),
	.B(rx_err_Z),
	.C(un1_tap_cnt_0_sqmuxa_6_0),
	.D(sig_rx_BIT_ALGN_CLR_FLGS_0_sqmuxa_Z),
	.Y(rx_BIT_ALGN_LOAD_9)
);
defparam rx_BIT_ALGN_LOAD_9_iv.INIT=16'h5150;
// @10:243
  CFG3 un1_bitalign_curr_state152 (
	.A(bitalign_curr_state_Z[2]),
	.B(bitalign_curr_state_Z[0]),
	.C(bitalign_curr_state155_1),
	.Y(un1_bitalign_curr_state152_Z)
);
defparam un1_bitalign_curr_state152.INIT=8'h74;
// @10:735
  CFG4 bitalign_curr_state164 (
	.A(bitalign_curr_state_Z[4]),
	.B(bitalign_curr_state_Z[3]),
	.C(bitalign_curr_state152_1_Z),
	.D(bitalign_curr_state_Z[2]),
	.Y(bitalign_curr_state164_Z)
);
defparam bitalign_curr_state164.INIT=16'h0040;
// @10:435
  CFG2 bitalign_curr_state154 (
	.A(bitalign_curr_state154_3_Z),
	.B(bitalign_curr_state_Z[3]),
	.Y(bitalign_curr_state154_Z)
);
defparam bitalign_curr_state154.INIT=4'h2;
// @10:322
  CFG3 bitalign_curr_state149 (
	.A(bitalign_curr_state149_1_Z),
	.B(un1_bitalign_curr_state_14_1_Z),
	.C(bitalign_curr_state_Z[4]),
	.Y(bitalign_curr_state149_Z)
);
defparam bitalign_curr_state149.INIT=8'h02;
// @10:144
  CFG4 calc_done_RNO (
	.A(bitalign_curr_state_Z[4]),
	.B(early_flags_dec[127]),
	.C(un1_calc_done25_7_i),
	.D(restart_trng_fg_i),
	.Y(N_1431_i)
);
defparam calc_done_RNO.INIT=16'h00A8;
// @10:144
  CFG2 \tap_cnt_RNO[1]  (
	.A(N_79),
	.B(N_63_0),
	.Y(N_30_i)
);
defparam \tap_cnt_RNO[1] .INIT=4'h2;
// @10:144
  CFG2 \tap_cnt_RNO[6]  (
	.A(N_74),
	.B(N_63_0),
	.Y(N_1496_i)
);
defparam \tap_cnt_RNO[6] .INIT=4'h2;
// @10:144
  CFG2 \tap_cnt_RNO[5]  (
	.A(N_75),
	.B(N_63_0),
	.Y(N_1497_i)
);
defparam \tap_cnt_RNO[5] .INIT=4'h2;
// @10:144
  CFG2 \tap_cnt_RNO[4]  (
	.A(N_76),
	.B(N_63_0),
	.Y(N_24_i)
);
defparam \tap_cnt_RNO[4] .INIT=4'h2;
// @10:144
  CFG2 \tap_cnt_RNO[3]  (
	.A(N_77),
	.B(N_63_0),
	.Y(N_26_i)
);
defparam \tap_cnt_RNO[3] .INIT=4'h2;
// @10:144
  CFG2 \tap_cnt_RNO[2]  (
	.A(N_78),
	.B(N_63_0),
	.Y(N_28_i)
);
defparam \tap_cnt_RNO[2] .INIT=4'h2;
// @10:473
  CFG4 bitalign_curr_state61_0_0 (
	.A(tapcnt_final_upd_Z[0]),
	.B(tapcnt_final_Z[0]),
	.C(tap_cnt_Z[0]),
	.D(N_1416),
	.Y(bitalign_curr_state61_0)
);
defparam bitalign_curr_state61_0_0.INIT=16'h3C5A;
// @10:473
  CFG4 bitalign_curr_state61_1 (
	.A(tapcnt_final_upd_Z[1]),
	.B(tapcnt_final_Z[1]),
	.C(tap_cnt_Z[1]),
	.D(N_1416),
	.Y(bitalign_curr_state61_1_Z)
);
defparam bitalign_curr_state61_1.INIT=16'h3C5A;
// @10:473
  CFG4 bitalign_curr_state61_4 (
	.A(tapcnt_final_upd_Z[4]),
	.B(tapcnt_final_Z[4]),
	.C(tap_cnt_Z[4]),
	.D(N_1416),
	.Y(bitalign_curr_state61_4_Z)
);
defparam bitalign_curr_state61_4.INIT=16'h3C5A;
// @10:473
  CFG4 bitalign_curr_state61_5 (
	.A(tapcnt_final_upd_Z[5]),
	.B(tapcnt_final_Z[5]),
	.C(tap_cnt_Z[5]),
	.D(N_1416),
	.Y(bitalign_curr_state61_5_Z)
);
defparam bitalign_curr_state61_5.INIT=16'h3C5A;
// @10:473
  CFG4 bitalign_curr_state61_6 (
	.A(tapcnt_final_upd_Z[6]),
	.B(tapcnt_final_Z[6]),
	.C(tap_cnt_Z[6]),
	.D(N_1416),
	.Y(bitalign_curr_state61_6_Z)
);
defparam bitalign_curr_state61_6.INIT=16'h3C5A;
// @10:473
  CFG4 bitalign_curr_state61_3 (
	.A(tapcnt_final_upd_Z[3]),
	.B(tapcnt_final_Z[3]),
	.C(tap_cnt_Z[3]),
	.D(N_1416),
	.Y(bitalign_curr_state61_3_Z)
);
defparam bitalign_curr_state61_3.INIT=16'h3C5A;
// @10:473
  CFG4 bitalign_curr_state61_2 (
	.A(tapcnt_final_upd_Z[2]),
	.B(tapcnt_final_Z[2]),
	.C(tap_cnt_Z[2]),
	.D(N_1416),
	.Y(bitalign_curr_state61_2_Z)
);
defparam bitalign_curr_state61_2.INIT=16'h3C5A;
// @10:145
  CFG4 \bitalign_curr_state_34_4_0_.m62  (
	.A(N_35),
	.B(N_60_0),
	.C(bitalign_curr_state_Z[0]),
	.D(early_flags_dec[127]),
	.Y(N_63)
);
defparam \bitalign_curr_state_34_4_0_.m62 .INIT=16'h0C5C;
// @10:145
  CFG4 \bitalign_curr_state_34_4_0_.m19  (
	.A(late_cur_set_Z),
	.B(early_cur_set_Z),
	.C(late_flags_pmux),
	.D(early_flags_pmux),
	.Y(N_20)
);
defparam \bitalign_curr_state_34_4_0_.m19 .INIT=16'h1300;
// @10:145
  CFG4 \bitalign_curr_state_34_4_0_.m46  (
	.A(un1_retrain_adj_tap_i),
	.B(bitalign_curr_state13),
	.C(bitalign_curr_state_Z[0]),
	.D(sig_rx_BIT_ALGN_CLR_FLGS14_Z),
	.Y(N_47)
);
defparam \bitalign_curr_state_34_4_0_.m46 .INIT=16'h0BFB;
// @10:243
  CFG4 un1_bitalign_curr_state_15_0 (
	.A(bitalign_curr_state_Z[1]),
	.B(un1_bitalign_curr_state_15_1_Z),
	.C(bitalign_curr_state_Z[3]),
	.D(bitalign_curr_state_Z[2]),
	.Y(un1_bitalign_curr_state_15_0_Z)
);
defparam un1_bitalign_curr_state_15_0.INIT=16'hECFE;
// @10:670
  CFG4 \bitalign_curr_state_34_4_0_.calc_done25_239  (
	.A(calc_done25_191),
	.B(calc_done25_190),
	.C(calc_done25_189),
	.D(calc_done25_188),
	.Y(calc_done25_239)
);
defparam \bitalign_curr_state_34_4_0_.calc_done25_239 .INIT=16'h8000;
// @10:670
  CFG4 \bitalign_curr_state_34_4_0_.calc_done25_238  (
	.A(calc_done25_187),
	.B(calc_done25_186),
	.C(calc_done25_185),
	.D(calc_done25_184),
	.Y(calc_done25_238)
);
defparam \bitalign_curr_state_34_4_0_.calc_done25_238 .INIT=16'h8000;
// @10:670
  CFG4 \bitalign_curr_state_34_4_0_.calc_done25_237  (
	.A(calc_done25_183),
	.B(calc_done25_182),
	.C(calc_done25_181),
	.D(calc_done25_180),
	.Y(calc_done25_237)
);
defparam \bitalign_curr_state_34_4_0_.calc_done25_237 .INIT=16'h8000;
// @10:670
  CFG4 \bitalign_curr_state_34_4_0_.calc_done25_236  (
	.A(calc_done25_179),
	.B(calc_done25_178),
	.C(calc_done25_177),
	.D(calc_done25_176),
	.Y(calc_done25_236)
);
defparam \bitalign_curr_state_34_4_0_.calc_done25_236 .INIT=16'h8000;
// @10:670
  CFG4 \bitalign_curr_state_34_4_0_.calc_done25_235  (
	.A(calc_done25_175),
	.B(calc_done25_174),
	.C(calc_done25_173),
	.D(calc_done25_172),
	.Y(calc_done25_235)
);
defparam \bitalign_curr_state_34_4_0_.calc_done25_235 .INIT=16'h8000;
// @10:670
  CFG4 \bitalign_curr_state_34_4_0_.calc_done25_233  (
	.A(calc_done25_167),
	.B(calc_done25_166),
	.C(calc_done25_165),
	.D(calc_done25_164),
	.Y(calc_done25_233)
);
defparam \bitalign_curr_state_34_4_0_.calc_done25_233 .INIT=16'h8000;
// @10:670
  CFG4 \bitalign_curr_state_34_4_0_.calc_done25_232  (
	.A(calc_done25_163),
	.B(calc_done25_162),
	.C(calc_done25_161),
	.D(calc_done25_160),
	.Y(calc_done25_232)
);
defparam \bitalign_curr_state_34_4_0_.calc_done25_232 .INIT=16'h8000;
// @10:670
  CFG4 \bitalign_curr_state_34_4_0_.calc_done25_231  (
	.A(calc_done25_159),
	.B(calc_done25_158),
	.C(calc_done25_157),
	.D(calc_done25_156),
	.Y(calc_done25_231)
);
defparam \bitalign_curr_state_34_4_0_.calc_done25_231 .INIT=16'h8000;
// @10:670
  CFG4 \bitalign_curr_state_34_4_0_.calc_done25_230  (
	.A(calc_done25_155),
	.B(calc_done25_154),
	.C(calc_done25_153),
	.D(calc_done25_152),
	.Y(calc_done25_230)
);
defparam \bitalign_curr_state_34_4_0_.calc_done25_230 .INIT=16'h8000;
// @10:670
  CFG4 \bitalign_curr_state_34_4_0_.calc_done25_229  (
	.A(calc_done25_151),
	.B(calc_done25_150),
	.C(calc_done25_149),
	.D(calc_done25_148),
	.Y(calc_done25_229)
);
defparam \bitalign_curr_state_34_4_0_.calc_done25_229 .INIT=16'h8000;
// @10:670
  CFG4 \bitalign_curr_state_34_4_0_.calc_done25_228  (
	.A(calc_done25_147),
	.B(calc_done25_146),
	.C(calc_done25_145),
	.D(calc_done25_144),
	.Y(calc_done25_228)
);
defparam \bitalign_curr_state_34_4_0_.calc_done25_228 .INIT=16'h8000;
// @10:670
  CFG4 \bitalign_curr_state_34_4_0_.calc_done25_227  (
	.A(calc_done25_143),
	.B(calc_done25_142),
	.C(calc_done25_141),
	.D(calc_done25_140),
	.Y(calc_done25_227)
);
defparam \bitalign_curr_state_34_4_0_.calc_done25_227 .INIT=16'h8000;
// @10:670
  CFG4 \bitalign_curr_state_34_4_0_.calc_done25_226  (
	.A(calc_done25_139),
	.B(calc_done25_138),
	.C(calc_done25_137),
	.D(calc_done25_136),
	.Y(calc_done25_226)
);
defparam \bitalign_curr_state_34_4_0_.calc_done25_226 .INIT=16'h8000;
// @10:670
  CFG4 \bitalign_curr_state_34_4_0_.calc_done25_225  (
	.A(calc_done25_135),
	.B(calc_done25_134),
	.C(calc_done25_133),
	.D(calc_done25_132),
	.Y(calc_done25_225)
);
defparam \bitalign_curr_state_34_4_0_.calc_done25_225 .INIT=16'h8000;
// @10:670
  CFG4 \bitalign_curr_state_34_4_0_.calc_done25_224  (
	.A(calc_done25_131),
	.B(calc_done25_130),
	.C(calc_done25_129),
	.D(calc_done25_128),
	.Y(calc_done25_224)
);
defparam \bitalign_curr_state_34_4_0_.calc_done25_224 .INIT=16'h8000;
// @10:531
  CFG4 \bitalign_curr_state_34_4_0_.bitalign_curr_state_2_sqmuxa_4_0  (
	.A(bitalign_curr_state_Z[0]),
	.B(bitalign_curr_state_Z[2]),
	.C(early_flags_dec[127]),
	.D(bitalign_curr_state_2_sqmuxa_4_0_0),
	.Y(emflag_cnt_0_sqmuxa)
);
defparam \bitalign_curr_state_34_4_0_.bitalign_curr_state_2_sqmuxa_4_0 .INIT=16'h0800;
// @10:243
  CFG4 un1_bitalign_curr_state148_3 (
	.A(bitalign_curr_state_Z[4]),
	.B(bitalign_curr_state_Z[3]),
	.C(bitalign_curr_state_Z[0]),
	.D(bitalign_curr_state_Z[2]),
	.Y(un1_bitalign_curr_state148_3_Z)
);
defparam un1_bitalign_curr_state148_3.INIT=16'h0421;
// @10:243
  CFG4 un1_bitalign_curr_state148_2 (
	.A(bitalign_curr_state152_1_Z),
	.B(un1_bitalign_curr_state_14_1_Z),
	.C(bitalign_curr_state_Z[3]),
	.D(bitalign_curr_state_Z[2]),
	.Y(un1_bitalign_curr_state148_2_Z)
);
defparam un1_bitalign_curr_state148_2.INIT=16'h30A3;
// @10:144
  CFG3 rx_err_2_sqmuxa_0_373_a2 (
	.A(restart_trng_fg_i),
	.B(early_flags_dec[127]),
	.C(bitalign_curr_state162_Z),
	.Y(N_1392)
);
defparam rx_err_2_sqmuxa_0_373_a2.INIT=8'h40;
// @10:370
  CFG3 rx_BIT_ALGN_LOAD_0_sqmuxa (
	.A(sig_rx_BIT_ALGN_CLR_FLGS14_Z),
	.B(tap_cnt_0_sqmuxa_2_0),
	.C(un1_bitalign_curr_state152_Z),
	.Y(rx_BIT_ALGN_LOAD_0_sqmuxa_Z)
);
defparam rx_BIT_ALGN_LOAD_0_sqmuxa.INIT=8'h80;
// @10:435
  CFG3 sig_rx_BIT_ALGN_CLR_FLGS_0_sqmuxa (
	.A(sig_rx_BIT_ALGN_CLR_FLGS14_Z),
	.B(bitalign_curr_state154_Z),
	.C(calc_done_Z),
	.Y(sig_rx_BIT_ALGN_CLR_FLGS_0_sqmuxa_Z)
);
defparam sig_rx_BIT_ALGN_CLR_FLGS_0_sqmuxa.INIT=8'h80;
// @10:790
  CFG4 \bitalign_curr_state_34_4_0_.un2_noearly_nolate_diff_start_validlto7  (
	.A(un10_tapcnt_final_3),
	.B(un10_tapcnt_final_2),
	.C(un2_noearly_nolate_diff_start_validlt2),
	.D(un2_noearly_nolate_diff_start_validlto7_2),
	.Y(un2_noearly_nolate_diff_start_valid)
);
defparam \bitalign_curr_state_34_4_0_.un2_noearly_nolate_diff_start_validlto7 .INIT=16'hFFA8;
// @10:370
  CFG4 sig_rx_BIT_ALGN_CLR_FLGS_0_sqmuxa_1 (
	.A(sig_rx_BIT_ALGN_CLR_FLGS14_Z),
	.B(tap_cnt_0_sqmuxa_2_0),
	.C(bitalign_curr_state_Z[1]),
	.D(un1_bitalign_curr_state151_Z),
	.Y(sig_rx_BIT_ALGN_CLR_FLGS_0_sqmuxa_1_Z)
);
defparam sig_rx_BIT_ALGN_CLR_FLGS_0_sqmuxa_1.INIT=16'h8000;
// @10:835
  CFG4 reset_dly_fg4 (
	.A(rst_cnt_Z[0]),
	.B(reset_dly_fg4_8_Z),
	.C(rst_cnt_Z[1]),
	.D(reset_dly_fg4_4_Z),
	.Y(reset_dly_fg4_Z)
);
defparam reset_dly_fg4.INIT=16'h8000;
// @10:145
  CFG4 \late_flags_7_i_o4[49]  (
	.A(tap_cnt_Z[0]),
	.B(tap_cnt_Z[1]),
	.C(un10_early_flags_2_0[48]),
	.D(un10_early_flags_1_Z[48]),
	.Y(N_208)
);
defparam \late_flags_7_i_o4[49] .INIT=16'hDFFF;
// @10:145
  CFG4 \late_flags_7_i_o4[50]  (
	.A(tap_cnt_Z[0]),
	.B(tap_cnt_Z[1]),
	.C(un10_early_flags_2_0[48]),
	.D(un10_early_flags_1_Z[48]),
	.Y(N_209)
);
defparam \late_flags_7_i_o4[50] .INIT=16'hBFFF;
// @10:250
  CFG2 rx_trng_done1_1_sqmuxa_i (
	.A(N_61),
	.B(bitalign_curr_state148_Z),
	.Y(N_52)
);
defparam rx_trng_done1_1_sqmuxa_i.INIT=4'hB;
// @10:775
  CFG3 \wait_cnt_4_RNO[2]  (
	.A(wait_cnt_Z[1]),
	.B(wait_cnt_Z[0]),
	.C(bitalign_curr_state152_3_Z),
	.Y(CO1)
);
defparam \wait_cnt_4_RNO[2] .INIT=8'hE0;
// @10:764
  CFG3 \wait_cnt_4[0]  (
	.A(bitalign_curr_state152_3_Z),
	.B(wait_cnt_Z[0]),
	.C(un1_restart_trng_fg_0),
	.Y(wait_cnt_4_Z[0])
);
defparam \wait_cnt_4[0] .INIT=8'hF6;
// @10:436
  CFG4 timeout_cnt_0_sqmuxa (
	.A(sig_rx_BIT_ALGN_CLR_FLGS14_Z),
	.B(bitalign_curr_state154_Z),
	.C(rx_err_Z),
	.D(calc_done_Z),
	.Y(timeout_cnt_0_sqmuxa_Z)
);
defparam timeout_cnt_0_sqmuxa.INIT=16'h8000;
// @10:250
  CFG4 bit_align_done_0_sqmuxa_2 (
	.A(un1_retrain_adj_tap_i),
	.B(un1_rx_BIT_ALGN_START),
	.C(bitalign_curr_state12_Z),
	.D(bitalign_curr_state148_Z),
	.Y(bit_align_done_0_sqmuxa_2_Z)
);
defparam bit_align_done_0_sqmuxa_2.INIT=16'hF400;
// @10:250
  CFG2 tap_cnt_0_sqmuxa_1 (
	.A(bitalign_curr_state148_Z),
	.B(bitalign_curr_state12_Z),
	.Y(tap_cnt_0_sqmuxa_1_Z)
);
defparam tap_cnt_0_sqmuxa_1.INIT=4'h8;
// @10:243
  CFG2 mv_dn_fg_0_sqmuxa_i_a2_0 (
	.A(bitalign_curr_state148_Z),
	.B(un1_rx_BIT_ALGN_START),
	.Y(N_98)
);
defparam mv_dn_fg_0_sqmuxa_i_a2_0.INIT=4'h8;
// @10:887
  CFG2 early_flags_1_sqmuxa_1 (
	.A(bitalign_curr_state148_Z),
	.B(bitalign_curr_state12_Z),
	.Y(early_flags_1_sqmuxa_1_Z)
);
defparam early_flags_1_sqmuxa_1.INIT=4'h2;
// @10:723
  CFG2 emflag_cnt_0_sqmuxa_1 (
	.A(bitalign_curr_state163_Z),
	.B(bit_align_dly_done_Z),
	.Y(emflag_cnt_0_sqmuxa_1_Z)
);
defparam emflag_cnt_0_sqmuxa_1.INIT=4'h8;
// @10:887
  CFG2 early_val_0_sqmuxa_1_0 (
	.A(bitalign_curr_state160_Z),
	.B(early_cur_set_Z),
	.Y(early_val_0_sqmuxa_1_0_Z)
);
defparam early_val_0_sqmuxa_1_0.INIT=4'h8;
// @10:675
  CFG2 \bitalign_curr_state_34_4_0_.un1_tapcnt_final  (
	.A(un34),
	.B(un16_tapcnt_final_cry_7_Z),
	.Y(un1_tapcnt_final)
);
defparam \bitalign_curr_state_34_4_0_.un1_tapcnt_final .INIT=4'h2;
// @10:436
  CFG4 timeout_cnt_1_sqmuxa (
	.A(sig_rx_BIT_ALGN_CLR_FLGS14_Z),
	.B(bitalign_curr_state154_Z),
	.C(rx_err_Z),
	.D(calc_done_Z),
	.Y(timeout_cnt_1_sqmuxa_Z)
);
defparam timeout_cnt_1_sqmuxa.INIT=16'h4CCC;
// @10:414
  CFG2 early_flags_0_sqmuxa (
	.A(bitalign_curr_state153_Z),
	.B(BIT_ALGN_OOR_0_c),
	.Y(early_flags_0_sqmuxa_Z)
);
defparam early_flags_0_sqmuxa.INIT=4'h8;
// @10:414
  CFG2 early_flags_1_sqmuxa (
	.A(bitalign_curr_state153_Z),
	.B(BIT_ALGN_OOR_0_c),
	.Y(early_flags_1_sqmuxa_Z)
);
defparam early_flags_1_sqmuxa.INIT=4'h2;
// @10:735
  CFG2 rx_trng_done_1_sqmuxa (
	.A(bitalign_curr_state164_Z),
	.B(bitalign_curr_state41_Z),
	.Y(rx_trng_done_1_sqmuxa_Z)
);
defparam rx_trng_done_1_sqmuxa.INIT=4'h2;
// @10:887
  CFG3 early_flags_0_sqmuxa_1 (
	.A(sig_rx_BIT_ALGN_CLR_FLGS14_Z),
	.B(BIT_ALGN_ERR_c),
	.C(bitalign_curr_state149_Z),
	.Y(early_flags_0_sqmuxa_1_Z)
);
defparam early_flags_0_sqmuxa_1.INIT=8'hD0;
// @10:322
  CFG3 bitalign_curr_state_1_sqmuxa_4 (
	.A(sig_rx_BIT_ALGN_CLR_FLGS14_Z),
	.B(bitalign_curr_state149_Z),
	.C(BIT_ALGN_ERR_c),
	.Y(bitalign_curr_state_1_sqmuxa_4_Z)
);
defparam bitalign_curr_state_1_sqmuxa_4.INIT=8'h08;
// @10:485
  CFG2 rx_BIT_ALGN_MOVE_0_sqmuxa_1 (
	.A(bitalign_curr_state156_Z),
	.B(sig_rx_BIT_ALGN_CLR_FLGS14_Z),
	.Y(rx_BIT_ALGN_MOVE_0_sqmuxa_1_Z)
);
defparam rx_BIT_ALGN_MOVE_0_sqmuxa_1.INIT=4'h8;
// @10:144
  CFG4 sig_rx_BIT_ALGN_CLR_FLGS_0_sqmuxa_2_i (
	.A(sig_rx_BIT_ALGN_CLR_FLGS_0_sqmuxa_Z),
	.B(un1_bitalign_curr_state_1_sqmuxa_6_i_0),
	.C(restart_trng_fg_i),
	.D(un1_rx_BIT_ALGN_LOAD_0_sqmuxa_i_0),
	.Y(sig_rx_BIT_ALGN_CLR_FLGS_0_sqmuxa_2_i_Z)
);
defparam sig_rx_BIT_ALGN_CLR_FLGS_0_sqmuxa_2_i.INIT=16'hFFFE;
// @10:144
  CFG4 rx_BIT_ALGN_LOAD_0_sqmuxa_1_i (
	.A(restart_trng_fg_i),
	.B(rx_BIT_ALGN_LOAD_0_sqmuxa_Z),
	.C(sig_rx_BIT_ALGN_CLR_FLGS_0_sqmuxa_Z),
	.D(un1_tap_cnt_0_sqmuxa_6_0),
	.Y(rx_BIT_ALGN_LOAD_0_sqmuxa_1_i_Z)
);
defparam rx_BIT_ALGN_LOAD_0_sqmuxa_1_i.INIT=16'hFFFE;
// @10:144
  CFG4 rx_trng_done1_RNO (
	.A(restart_trng_fg_i),
	.B(N_1416),
	.C(bitalign_curr_state_Z[3]),
	.D(bitalign_curr_state_Z[2]),
	.Y(N_1415_i)
);
defparam rx_trng_done1_RNO.INIT=16'h0010;
// @10:145
  CFG3 \bitalign_curr_state_34_4_0_.m52  (
	.A(late_last_set15_Z),
	.B(early_flags_dec[127]),
	.C(N_20),
	.Y(N_119_mux)
);
defparam \bitalign_curr_state_34_4_0_.m52 .INIT=8'h10;
// @10:145
  CFG3 \bitalign_curr_state_34_4_0_.m13  (
	.A(bitalign_curr_state_Z[1]),
	.B(N_11),
	.C(N_114_mux),
	.Y(N_14)
);
defparam \bitalign_curr_state_34_4_0_.m13 .INIT=8'hB1;
// @10:243
  CFG3 un1_bitalign_curr_state148_8_0 (
	.A(bit_align_dly_done_Z),
	.B(bitalign_curr_state163_Z),
	.C(timeout_cnt_1_sqmuxa_Z),
	.Y(un1_bitalign_curr_state148_8_0_Z)
);
defparam un1_bitalign_curr_state148_8_0.INIT=8'hF4;
// @10:243
  CFG3 un1_bitalign_curr_state148_4_1 (
	.A(bitalign_curr_state164_Z),
	.B(bitalign_curr_state162_Z),
	.C(bitalign_curr_state163_Z),
	.Y(un1_bitalign_curr_state148_4_1_Z)
);
defparam un1_bitalign_curr_state148_4_1.INIT=8'hFE;
// @10:243
  CFG3 un1_bitalign_curr_state148_5_4 (
	.A(bitalign_curr_state154_3_Z),
	.B(bitalign_curr_state149_Z),
	.C(bitalign_curr_state148_Z),
	.Y(un1_bitalign_curr_state148_5_4_Z)
);
defparam un1_bitalign_curr_state148_5_4.INIT=8'hFE;
// @10:243
  CFG4 bit_align_done_2_sqmuxa (
	.A(bit_align_dly_done_0_sqmuxa_1_0_Z),
	.B(restart_trng_fg_i),
	.C(bitalign_curr_state161_2_Z),
	.D(sig_re_train_Z),
	.Y(bit_align_done_2_sqmuxa_Z)
);
defparam bit_align_done_2_sqmuxa.INIT=16'h0020;
// @10:620
  CFG3 early_last_set_1_sqmuxa_1_3 (
	.A(N_20),
	.B(late_last_set15_Z),
	.C(bitalign_curr_state161_Z),
	.Y(early_last_set_1_sqmuxa_1_3_Z)
);
defparam early_last_set_1_sqmuxa_1_3.INIT=8'h20;
// @10:887
  CFG3 rx_err_1_sqmuxa (
	.A(bitalign_curr_state162_Z),
	.B(un1_calc_done25_7_i),
	.C(early_flags_dec[127]),
	.Y(rx_err_1_sqmuxa_Z)
);
defparam rx_err_1_sqmuxa.INIT=8'h20;
// @10:473
  CFG3 bitalign_curr_state_0_sqmuxa_9 (
	.A(sig_rx_BIT_ALGN_CLR_FLGS14_Z),
	.B(bitalign_curr_state155),
	.C(bitalign_curr_state61),
	.Y(bitalign_curr_state_0_sqmuxa_9_Z)
);
defparam bitalign_curr_state_0_sqmuxa_9.INIT=8'h80;
// @10:695
  CFG4 un1_early_late_diff_valid (
	.A(late_last_set_Z),
	.B(early_last_set_Z),
	.C(un2_early_late_diff_validlto7_2_Z),
	.D(un2_early_late_diff_validlt7),
	.Y(un1_early_late_diff_valid_Z)
);
defparam un1_early_late_diff_valid.INIT=16'h8880;
// @10:243
  CFG4 bit_align_done_0_sqmuxa_3_1 (
	.A(bitalign_curr_state161_2_Z),
	.B(bitalign_curr_state_1_sqmuxa_4_Z),
	.C(bit_align_dly_done_0_sqmuxa_1_0_Z),
	.D(restart_trng_fg_i),
	.Y(bit_align_done_0_sqmuxa_3_1_Z)
);
defparam bit_align_done_0_sqmuxa_3_1.INIT=16'h0013;
// @10:620
  CFG3 early_late_diff_0_sqmuxa (
	.A(late_flags_pmux),
	.B(late_last_set15_Z),
	.C(bitalign_curr_state161_Z),
	.Y(early_late_diff_0_sqmuxa_Z)
);
defparam early_late_diff_0_sqmuxa.INIT=8'h80;
// @10:764
  CFG4 \wait_cnt_4[1]  (
	.A(wait_cnt_Z[0]),
	.B(wait_cnt_Z[1]),
	.C(bitalign_curr_state152_3_Z),
	.D(un1_restart_trng_fg_0),
	.Y(wait_cnt_4_Z[1])
);
defparam \wait_cnt_4[1] .INIT=16'hFF9C;
// @10:688
  CFG4 un1_noearly_nolate_diff_nxt_valid (
	.A(un16_tapcnt_final_3),
	.B(un2_noearly_nolate_diff_nxt_validlt3),
	.C(un2_noearly_nolate_diff_nxt_validlto7_2_Z),
	.D(un1_early_late_diff_1_cry_7_Z),
	.Y(un1_noearly_nolate_diff_nxt_valid_Z)
);
defparam un1_noearly_nolate_diff_nxt_valid.INIT=16'hF800;
// @10:145
  CFG2 un1_restart_trng_fg_10_1 (
	.A(bitalign_curr_state_1_sqmuxa_4_Z),
	.B(restart_trng_fg_i),
	.Y(un1_restart_trng_fg_10_sn_1)
);
defparam un1_restart_trng_fg_10_1.INIT=4'hE;
// @10:681
  CFG2 \bitalign_curr_state_34_4_0_.un1_noearly_nolate_diff_start_valid  (
	.A(un2_noearly_nolate_diff_start_valid),
	.B(un1_early_late_diff_cry_7_Z),
	.Y(un1_noearly_nolate_diff_start_valid)
);
defparam \bitalign_curr_state_34_4_0_.un1_noearly_nolate_diff_start_valid .INIT=4'h8;
// @10:243
  CFG4 un1_rx_BIT_ALGN_LOAD_0_sqmuxa (
	.A(calc_done_Z),
	.B(sig_rx_BIT_ALGN_CLR_FLGS14_Z),
	.C(bitalign_curr_state154_Z),
	.D(rx_BIT_ALGN_LOAD_0_sqmuxa_Z),
	.Y(un1_rx_BIT_ALGN_LOAD_0_sqmuxa_i_0)
);
defparam un1_rx_BIT_ALGN_LOAD_0_sqmuxa.INIT=16'hFF40;
// @10:243
  CFG2 un1_bitalign_curr_state148_8_1 (
	.A(early_flags_1_sqmuxa_1_Z),
	.B(early_flags_0_sqmuxa_1_Z),
	.Y(un1_bitalign_curr_state148_8_1_Z)
);
defparam un1_bitalign_curr_state148_8_1.INIT=4'hE;
// @10:250
  CFG2 tapcnt_final_upd_3_sqmuxa (
	.A(early_flags_1_sqmuxa_1_Z),
	.B(un1_rx_BIT_ALGN_START),
	.Y(tapcnt_final_upd_3_sqmuxa_Z)
);
defparam tapcnt_final_upd_3_sqmuxa.INIT=4'h2;
// @10:243
  CFG3 un1_early_flags_1_sqmuxa_1 (
	.A(sig_rx_BIT_ALGN_CLR_FLGS14_Z),
	.B(early_flags_1_sqmuxa_Z),
	.C(bitalign_curr_state156_Z),
	.Y(un1_early_flags_1_sqmuxa_1_Z)
);
defparam un1_early_flags_1_sqmuxa_1.INIT=8'hDC;
// @10:243
  CFG4 un1_early_flags_1_sqmuxa (
	.A(sig_rx_BIT_ALGN_CLR_FLGS14_Z),
	.B(mv_dn_fg_Z),
	.C(early_flags_1_sqmuxa_Z),
	.D(bitalign_curr_state156_Z),
	.Y(un1_early_flags_1_sqmuxa_i)
);
defparam un1_early_flags_1_sqmuxa.INIT=16'hF2F0;
// @10:243
  CFG2 un1_bitalign_curr_state_13_1 (
	.A(early_flags_0_sqmuxa_1_Z),
	.B(bitalign_curr_state_Z[4]),
	.Y(un1_bitalign_curr_state_13_1_Z)
);
defparam un1_bitalign_curr_state_13_1.INIT=4'hE;
// @10:473
  CFG4 bitalign_curr_state61_NE_4 (
	.A(bitalign_curr_state61_6_Z),
	.B(bitalign_curr_state61_3_Z),
	.C(bitalign_curr_state61_2_Z),
	.D(bitalign_curr_state61_1_Z),
	.Y(bitalign_curr_state61_NE_4_Z)
);
defparam bitalign_curr_state61_NE_4.INIT=16'hFFFE;
// @10:145
  CFG2 \bitalign_curr_state_34_4_0_.m75  (
	.A(N_119_mux),
	.B(bitalign_curr_state_Z[0]),
	.Y(N_76_0)
);
defparam \bitalign_curr_state_34_4_0_.m75 .INIT=4'h1;
// @10:145
  CFG4 \bitalign_curr_state_34_4_0_.m49  (
	.A(N_9),
	.B(N_11),
	.C(rx_err_Z),
	.D(bitalign_curr_state_Z[1]),
	.Y(N_50)
);
defparam \bitalign_curr_state_34_4_0_.m49 .INIT=16'h0053;
// @10:145
  CFG4 un1_bitalign_curr_state_0_sqmuxa_9_1 (
	.A(early_flags_0_sqmuxa_Z),
	.B(bitalign_curr_state_0_sqmuxa_8_Z),
	.C(sig_rx_BIT_ALGN_CLR_FLGS14_Z),
	.D(bitalign_curr_state154_Z),
	.Y(un1_bitalign_curr_state_0_sqmuxa_9_1_Z)
);
defparam un1_bitalign_curr_state_0_sqmuxa_9_1.INIT=16'hEFEE;
// @10:145
  CFG2 un1_restart_trng_fg_10_0 (
	.A(un1_restart_trng_fg_10_sn_1),
	.B(tap_cnt_0_sqmuxa_1_Z),
	.Y(un1_restart_trng_fg_10_0_Z)
);
defparam un1_restart_trng_fg_10_0.INIT=4'hE;
// @10:670
  CFG2 calc_done_4_sqmuxa_0 (
	.A(bitalign_curr_state162_Z),
	.B(un1_early_late_diff_valid_Z),
	.Y(calc_done_4_sqmuxa_0_Z)
);
defparam calc_done_4_sqmuxa_0.INIT=4'h8;
// @10:243
  CFG4 un1_bitalign_curr_state_15_2 (
	.A(un1_bitalign_curr_state_15_0_Z),
	.B(sig_rx_BIT_ALGN_CLR_FLGS14_Z),
	.C(bitalign_curr_state155),
	.D(early_flags_0_sqmuxa_Z),
	.Y(un1_bitalign_curr_state_15_2_Z)
);
defparam un1_bitalign_curr_state_15_2.INIT=16'hFFBA;
// @10:243
  CFG4 rx_BIT_ALGN_MOVE_0_sqmuxa_2_1 (
	.A(sig_rx_BIT_ALGN_CLR_FLGS14_Z),
	.B(rx_BIT_ALGN_MOVE_0_sqmuxa_0_Z),
	.C(un1_early_flags_1_sqmuxa_1_Z),
	.D(rx_BIT_ALGN_MOVE_0_sqmuxa_1_Z),
	.Y(rx_BIT_ALGN_MOVE_0_sqmuxa_2_1_Z)
);
defparam rx_BIT_ALGN_MOVE_0_sqmuxa_2_1.INIT=16'h0007;
// @10:243
  CFG4 un1_bitalign_curr_state_14_1_0 (
	.A(bitalign_curr_state_Z[3]),
	.B(bitalign_curr_state_Z[2]),
	.C(un1_bitalign_curr_state_14_1_Z),
	.D(tapcnt_final_upd_3_sqmuxa_Z),
	.Y(un1_bitalign_curr_state_14_1_0_Z)
);
defparam un1_bitalign_curr_state_14_1_0.INIT=16'hFFF6;
// @10:670
  CFG4 \bitalign_curr_state_34_4_0_.calc_done25_249  (
	.A(calc_done25_231),
	.B(calc_done25_230),
	.C(calc_done25_229),
	.D(calc_done25_228),
	.Y(calc_done25_249)
);
defparam \bitalign_curr_state_34_4_0_.calc_done25_249 .INIT=16'h8000;
// @10:670
  CFG4 \bitalign_curr_state_34_4_0_.calc_done25_248  (
	.A(calc_done25_227),
	.B(calc_done25_226),
	.C(calc_done25_225),
	.D(calc_done25_224),
	.Y(calc_done25_248)
);
defparam \bitalign_curr_state_34_4_0_.calc_done25_248 .INIT=16'h8000;
// @10:243
  CFG3 un1_bitalign_curr_state148_5 (
	.A(bitalign_curr_state162_Z),
	.B(un1_bitalign_curr_state148_5_4_Z),
	.C(bitalign_curr_state164_Z),
	.Y(un1_bitalign_curr_state148_5_Z)
);
defparam un1_bitalign_curr_state148_5.INIT=8'hFE;
// @10:250
  CFG4 bitalign_curr_state12 (
	.A(reset_dly_fg_Z),
	.B(bitalign_curr_state12_0),
	.C(BIT_ALGN_ERR_c),
	.D(rx_trng_done_Z),
	.Y(bitalign_curr_state12_Z)
);
defparam bitalign_curr_state12.INIT=16'h0008;
// @10:243
  CFG4 un1_bitalign_curr_state_1_sqmuxa_6 (
	.A(sig_rx_BIT_ALGN_CLR_FLGS_0_sqmuxa_1_Z),
	.B(early_flags_0_sqmuxa_Z),
	.C(bitalign_curr_state_1_sqmuxa_4_Z),
	.D(bit_align_done_0_sqmuxa_2_Z),
	.Y(un1_bitalign_curr_state_1_sqmuxa_6_i_0)
);
defparam un1_bitalign_curr_state_1_sqmuxa_6.INIT=16'hFFFE;
// @10:243
  CFG4 mv_dn_fg_0_sqmuxa_i_o2 (
	.A(bitalign_curr_state148_Z),
	.B(bitalign_curr_state_1_sqmuxa_4_Z),
	.C(restart_trng_fg_i),
	.D(N_61),
	.Y(mv_dn_fg_0_sqmuxa_i_o2_0)
);
defparam mv_dn_fg_0_sqmuxa_i_o2.INIT=16'hFEFC;
// @10:243
  CFG4 un1_bitalign_curr_state_1_sqmuxa_2 (
	.A(tap_cnt_0_sqmuxa_1_0_Z),
	.B(tap_cnt_0_sqmuxa_2_0),
	.C(bitalign_curr_state_1_sqmuxa_4_Z),
	.D(tap_cnt_0_sqmuxa_1_Z),
	.Y(un1_bitalign_curr_state_1_sqmuxa_2_i_0)
);
defparam un1_bitalign_curr_state_1_sqmuxa_2.INIT=16'hFFF8;
// @10:243
  CFG3 \bitalign_curr_state_34_4_0_.un1_bitalign_curr_state_2_sqmuxa  (
	.A(emflag_cnt_0_sqmuxa),
	.B(bitalign_curr_state89),
	.C(bitalign_curr_state159),
	.Y(un1_bitalign_curr_state_2_sqmuxa)
);
defparam \bitalign_curr_state_34_4_0_.un1_bitalign_curr_state_2_sqmuxa .INIT=8'hC8;
// @10:764
  CFG4 \wait_cnt_4[2]  (
	.A(wait_cnt_Z[2]),
	.B(un1_restart_trng_fg_0),
	.C(bitalign_curr_state152_3_Z),
	.D(CO1),
	.Y(wait_cnt_4_Z[2])
);
defparam \wait_cnt_4[2] .INIT=16'hEDDE;
// @10:243
  CFG3 early_last_set_2_sqmuxa (
	.A(restart_trng_fg_i),
	.B(early_val_0_sqmuxa_1_0_Z),
	.C(early_flags_pmux),
	.Y(early_last_set_2_sqmuxa_Z)
);
defparam early_last_set_2_sqmuxa.INIT=8'h04;
// @10:243
  CFG2 bit_align_dly_done_2_sqmuxa (
	.A(bitalign_curr_state_0_sqmuxa_9_Z),
	.B(restart_trng_fg_i),
	.Y(bit_align_dly_done_2_sqmuxa_Z)
);
defparam bit_align_dly_done_2_sqmuxa.INIT=4'h2;
// @10:590
  CFG4 emflag_cnt_1_sqmuxa_1 (
	.A(bitalign_curr_state160_Z),
	.B(bitalign_curr_state159),
	.C(early_flags_dec[127]),
	.D(bitalign_curr_state161_Z),
	.Y(emflag_cnt_1_sqmuxa_1_Z)
);
defparam emflag_cnt_1_sqmuxa_1.INIT=16'h0F0E;
// @10:145
  CFG4 \bitalign_curr_state_34_4_0_.bitalign_curr_state89_RNI7RVT2  (
	.A(bitalign_curr_state_Z[1]),
	.B(bitalign_curr_state149_1_Z),
	.C(N_108),
	.D(N_63),
	.Y(i22_mux)
);
defparam \bitalign_curr_state_34_4_0_.bitalign_curr_state89_RNI7RVT2 .INIT=16'h40C8;
// @10:145
  CFG3 \bitalign_curr_state_34_4_0_.m14  (
	.A(bitalign_curr_state_Z[2]),
	.B(N_8),
	.C(N_14),
	.Y(N_15)
);
defparam \bitalign_curr_state_34_4_0_.m14 .INIT=8'hB1;
// @10:887
  CFG3 bitalign_curr_state_1_sqmuxa_7_0_a2 (
	.A(un1_retrain_adj_tap_i),
	.B(bitalign_curr_state12_Z),
	.C(N_98),
	.Y(bitalign_curr_state_1_sqmuxa_7)
);
defparam bitalign_curr_state_1_sqmuxa_7_0_a2.INIT=8'h20;
// @10:243
  CFG3 mv_dn_fg_0_sqmuxa_i_a2_0_RNIHVRK (
	.A(mv_up_fg_Z),
	.B(bitalign_curr_state12_Z),
	.C(N_98),
	.Y(tapcnt_final_upd_1_sqmuxa)
);
defparam mv_dn_fg_0_sqmuxa_i_a2_0_RNIHVRK.INIT=8'h10;
// @10:250
  CFG4 tapcnt_final_upd_2_sqmuxa_0_a2 (
	.A(mv_up_fg_Z),
	.B(mv_dn_fg_Z),
	.C(bitalign_curr_state12_Z),
	.D(N_98),
	.Y(tapcnt_final_upd_2_sqmuxa)
);
defparam tapcnt_final_upd_2_sqmuxa_0_a2.INIT=16'h0200;
// @10:243
  CFG2 early_late_diff_2_sqmuxa (
	.A(early_late_diff_0_sqmuxa_Z),
	.B(restart_trng_fg_i),
	.Y(early_late_diff_2_sqmuxa_Z)
);
defparam early_late_diff_2_sqmuxa.INIT=4'h2;
// @10:243
  CFG2 rx_BIT_ALGN_MOVE_2_sqmuxa (
	.A(un1_early_flags_1_sqmuxa_1_Z),
	.B(restart_trng_fg_i),
	.Y(rx_BIT_ALGN_MOVE_2_sqmuxa_Z)
);
defparam rx_BIT_ALGN_MOVE_2_sqmuxa.INIT=4'h2;
// @10:144
  CFG3 \bitalign_curr_state_34_4_0_.bitalign_curr_state159_RNIPFGK  (
	.A(early_late_diff_0_sqmuxa_1_0_Z),
	.B(bitalign_curr_state159),
	.C(un1_early_flags_pmux_1_Z),
	.Y(no_early_no_late_val_end1_0_sqmuxa_1_i)
);
defparam \bitalign_curr_state_34_4_0_.bitalign_curr_state159_RNIPFGK .INIT=8'h5D;
// @10:145
  CFG3 \bitalign_curr_state_34_4_0_.m110  (
	.A(bitalign_curr_state161_2_Z),
	.B(N_76_0),
	.C(bitalign_curr_state_Z[3]),
	.Y(N_130_mux)
);
defparam \bitalign_curr_state_34_4_0_.m110 .INIT=8'h08;
// @10:145
  CFG4 \bitalign_curr_state_34_4_0_.m39  (
	.A(bitalign_curr_state_Z[2]),
	.B(bitalign_curr_state_Z[4]),
	.C(i12_mux_0),
	.D(N_31),
	.Y(N_40)
);
defparam \bitalign_curr_state_34_4_0_.m39 .INIT=16'h1302;
// @11:71
  CFG4 emflag_cnt_0_sqmuxa_1_RNIESLM (
	.A(emflag_cnt_0_sqmuxa),
	.B(tap_cnt_0_sqmuxa_1_Z),
	.C(restart_trng_fg_i),
	.D(emflag_cnt_0_sqmuxa_1_Z),
	.Y(emflag_cntlde_2)
);
defparam emflag_cnt_0_sqmuxa_1_RNIESLM.INIT=16'hFFFE;
// @10:243
  CFG4 un1_bitalign_curr_state148_8_2 (
	.A(un1_bitalign_curr_state148_5_4_Z),
	.B(un1_bitalign_curr_state148_4_1_Z),
	.C(un1_bitalign_curr_state148_8_0_Z),
	.D(rx_trng_done_1_sqmuxa_Z),
	.Y(un1_bitalign_curr_state148_8_2_Z)
);
defparam un1_bitalign_curr_state148_8_2.INIT=16'hFFF1;
// @10:243
  CFG4 un1_bitalign_curr_state_12 (
	.A(early_flags_1_sqmuxa_1_Z),
	.B(early_flags_0_sqmuxa_1_Z),
	.C(bitalign_curr_state_Z[1]),
	.D(un1_bitalign_curr_state148_3_Z),
	.Y(un1_bitalign_curr_state_12_Z)
);
defparam un1_bitalign_curr_state_12.INIT=16'hFEFF;
// @10:145
  CFG4 un1_restart_trng_fg_8 (
	.A(early_flags_pmux),
	.B(un1_tap_cnt_0_sqmuxa_6_0),
	.C(restart_trng_fg_i),
	.D(early_val_0_sqmuxa_1_0_Z),
	.Y(un1_restart_trng_fg_8_0)
);
defparam un1_restart_trng_fg_8.INIT=16'hFDFC;
// @10:243
  CFG4 mv_dn_fg_0_sqmuxa_i_0 (
	.A(N_98),
	.B(mv_dn_fg_0_sqmuxa_i_o2_0),
	.C(mv_up_fg_Z),
	.D(mv_dn_fg_Z),
	.Y(mv_dn_fg_0_sqmuxa_i_0_0)
);
defparam mv_dn_fg_0_sqmuxa_i_0.INIT=16'hCCEC;
// @10:243
  CFG3 mv_up_fg_0_sqmuxa_i_0 (
	.A(N_98),
	.B(mv_dn_fg_0_sqmuxa_i_o2_0),
	.C(mv_up_fg_Z),
	.Y(mv_up_fg_0_sqmuxa_i_0_0)
);
defparam mv_up_fg_0_sqmuxa_i_0.INIT=8'hCE;
// @10:145
  CFG4 \bitalign_curr_state_34_4_0_.bitalign_curr_state89_RNIEIUK5  (
	.A(rx_trng_done_Z),
	.B(bitalign_curr_state_Z[2]),
	.C(un1_bitalign_curr_state_14_1_Z),
	.D(N_83),
	.Y(N_100)
);
defparam \bitalign_curr_state_34_4_0_.bitalign_curr_state89_RNIEIUK5 .INIT=16'hFD31;
// @10:243
  CFG2 \bitalign_curr_state_34_4_0_.late_cur_set_2_sqmuxa  (
	.A(un1_bitalign_curr_state_2_sqmuxa),
	.B(restart_trng_fg_i),
	.Y(late_cur_set_2_sqmuxa)
);
defparam \bitalign_curr_state_34_4_0_.late_cur_set_2_sqmuxa .INIT=4'h2;
// @10:243
  CFG2 tapcnt_final_upd_3_sqmuxa_1_0_a2 (
	.A(tapcnt_final_upd_2_sqmuxa),
	.B(restart_trng_fg_i),
	.Y(tapcnt_final_upd_3_sqmuxa_1)
);
defparam tapcnt_final_upd_3_sqmuxa_1_0_a2.INIT=4'h2;
// @10:144
  CFG2 early_late_diff_0_sqmuxa_RNIDTT8 (
	.A(early_late_diff_0_sqmuxa_1_0_Z),
	.B(early_late_diff_0_sqmuxa_Z),
	.Y(early_late_diff_0_sqmuxa_1_i)
);
defparam early_late_diff_0_sqmuxa_RNIDTT8.INIT=4'hD;
// @10:144
  CFG2 bit_align_done_0_sqmuxa_3_i (
	.A(bit_align_done_0_sqmuxa_3_1_Z),
	.B(bit_align_done_0_sqmuxa_2_Z),
	.Y(bit_align_done_0_sqmuxa_3_i_Z)
);
defparam bit_align_done_0_sqmuxa_3_i.INIT=4'hD;
// @10:144
  CFG3 early_flags_1_sqmuxa_RNIRGCS (
	.A(early_flags_1_sqmuxa_Z),
	.B(un1_tap_cnt_0_sqmuxa_6_0),
	.C(restart_trng_fg_i),
	.Y(early_flags_0_sqmuxa_2_i)
);
defparam early_flags_1_sqmuxa_RNIRGCS.INIT=8'hFE;
// @10:144
  CFG4 un1_early_flags_pmux_1_RNI26QC (
	.A(late_last_set15_Z),
	.B(bitalign_curr_state161_Z),
	.C(un1_early_flags_pmux_1_Z),
	.D(early_late_diff_0_sqmuxa_1_0_Z),
	.Y(no_early_no_late_val_end2_0_sqmuxa_i)
);
defparam un1_early_flags_pmux_1_RNI26QC.INIT=16'h08FF;
// @10:144
  CFG3 no_early_no_late_val_st1_0_sqmuxa_i (
	.A(un1_early_flags_pmux_1_Z),
	.B(early_late_diff_0_sqmuxa_1_0_Z),
	.C(emflag_cnt_0_sqmuxa),
	.Y(no_early_no_late_val_st1_0_sqmuxa_i_Z)
);
defparam no_early_no_late_val_st1_0_sqmuxa_i.INIT=8'h73;
// @10:145
  CFG3 \bitalign_curr_state_34_4_0_.m66_2  (
	.A(bitalign_curr_state_Z[3]),
	.B(bitalign_curr_state_Z[4]),
	.C(N_65),
	.Y(m66_1)
);
defparam \bitalign_curr_state_34_4_0_.m66_2 .INIT=8'h20;
// @10:145
  CFG4 \bitalign_curr_state_34_4_0_.bitalign_curr_state89_RNIQCDC5  (
	.A(bitalign_curr_state_Z[2]),
	.B(N_83),
	.C(bitalign_curr_state_Z[3]),
	.D(bitalign_curr_state_Z[4]),
	.Y(m85_1)
);
defparam \bitalign_curr_state_34_4_0_.bitalign_curr_state89_RNIQCDC5 .INIT=16'h0080;
// @10:144
  CFG2 \tap_cnt_RNO[0]  (
	.A(un1_tap_cnt_0_sqmuxa_14_i_a2_RNIG1U11_Y_0[0]),
	.B(N_63_0),
	.Y(N_32_i)
);
defparam \tap_cnt_RNO[0] .INIT=4'h2;
// @10:145
  CFG4 bitalign_curr_state61_0_0_RNIQOA01 (
	.A(bitalign_curr_state61_0),
	.B(bitalign_curr_state61_NE_4_Z),
	.C(bitalign_curr_state61_5_Z),
	.D(bitalign_curr_state61_4_Z),
	.Y(bitalign_curr_state61)
);
defparam bitalign_curr_state61_0_0_RNIQOA01.INIT=16'h0001;
// @10:243
  CFG4 un1_bitalign_curr_state148_9_2 (
	.A(rx_trng_done_1_sqmuxa_Z),
	.B(timeout_cnt_1_sqmuxa_Z),
	.C(un1_bitalign_curr_state148_8_1_Z),
	.D(un1_bitalign_curr_state148_5_Z),
	.Y(un1_bitalign_curr_state148_9_2_Z)
);
defparam un1_bitalign_curr_state148_9_2.INIT=16'hFEFF;
// @11:71
  CFG4 timeout_cnt_0_sqmuxa_RNIDBM31 (
	.A(restart_trng_fg_i),
	.B(timeout_cnt_0_sqmuxa_Z),
	.C(bitalign_curr_state_1_sqmuxa_7),
	.D(rx_err_1_sqmuxa_Z),
	.Y(timeout_cnte)
);
defparam timeout_cnt_0_sqmuxa_RNIDBM31.INIT=16'hFFFE;
// @10:145
  CFG4 un1_restart_trng_fg_6 (
	.A(bitalign_curr_state155),
	.B(tapcnt_final_upd_2_sqmuxa),
	.C(mv_dn_fg_Z),
	.D(restart_trng_fg_i),
	.Y(un1_restart_trng_fg_6_Z)
);
defparam un1_restart_trng_fg_6.INIT=16'hFF13;
// @10:144
  CFG4 rx_trng_done_0_sqmuxa_i (
	.A(early_flags_1_sqmuxa_1_Z),
	.B(un1_bitalign_curr_state_13_1_Z),
	.C(restart_trng_fg_i),
	.D(un1_bitalign_curr_state148_2_Z),
	.Y(rx_trng_done_0_sqmuxa_i_Z)
);
defparam rx_trng_done_0_sqmuxa_i.INIT=16'hF1F0;
// @10:144
  CFG3 bit_align_dly_done_0_sqmuxa_1_i (
	.A(tap_cnt_0_sqmuxa_1_Z),
	.B(bit_align_done_0_sqmuxa_3_1_Z),
	.C(bitalign_curr_state_0_sqmuxa_9_Z),
	.Y(bit_align_dly_done_0_sqmuxa_1_i_Z)
);
defparam bit_align_dly_done_0_sqmuxa_1_i.INIT=8'hFB;
// @10:144
  CFG4 rx_trng_done1_0_sqmuxa_i (
	.A(restart_trng_fg_i),
	.B(un1_bitalign_curr_state_16_1_Z),
	.C(N_52),
	.D(early_flags_0_sqmuxa_1_Z),
	.Y(rx_trng_done1_0_sqmuxa_i_Z)
);
defparam rx_trng_done1_0_sqmuxa_i.INIT=16'hAABA;
// @10:144
  CFG4 bit_align_start_RNO (
	.A(sig_re_train_Z),
	.B(restart_trng_fg_i),
	.C(bit_align_done_0_sqmuxa_2_Z),
	.D(bitalign_curr_state_1_sqmuxa_4_Z),
	.Y(N_1439_i)
);
defparam bit_align_start_RNO.INIT=16'h3332;
// @11:71
  CFG4 emflag_cnt_1_sqmuxa_1_RNI2CFH1 (
	.A(bitalign_curr_state_1_sqmuxa_4_Z),
	.B(emflag_cnt_1_sqmuxa_1_Z),
	.C(rx_err_1_sqmuxa_Z),
	.D(emflag_cntlde_2),
	.Y(emflag_cnte)
);
defparam emflag_cnt_1_sqmuxa_1_RNI2CFH1.INIT=16'hFFFE;
// @10:243
  CFG4 early_val_2_sqmuxa (
	.A(restart_trng_fg_i),
	.B(un1_early_last_set_1_sqmuxa_1_1_tz_Z),
	.C(early_flags_pmux),
	.D(early_last_set_1_sqmuxa_1_3_Z),
	.Y(early_val_2_sqmuxa_Z)
);
defparam early_val_2_sqmuxa.INIT=16'h5540;
// @10:243
  CFG4 early_cur_set_0_sqmuxa_1 (
	.A(restart_trng_fg_i),
	.B(un1_early_last_set_1_sqmuxa_1_1_tz_Z),
	.C(early_flags_pmux),
	.D(early_last_set_1_sqmuxa_1_3_Z),
	.Y(early_cur_set_0_sqmuxa_1_Z)
);
defparam early_cur_set_0_sqmuxa_1.INIT=16'h0015;
// @10:670
  CFG2 \bitalign_curr_state_34_4_0_.calc_done26  (
	.A(calc_done25),
	.B(un1_tapcnt_final),
	.Y(calc_done26)
);
defparam \bitalign_curr_state_34_4_0_.calc_done26 .INIT=4'h4;
// @10:145
  CFG4 \bitalign_curr_state_34_4_0_.bitalign_curr_state89_RNIBD2F5  (
	.A(i22_mux),
	.B(N_130_mux),
	.C(bitalign_curr_state_Z[4]),
	.D(restart_trng_fg_i),
	.Y(bitalign_curr_state_34[4])
);
defparam \bitalign_curr_state_34_4_0_.bitalign_curr_state89_RNIBD2F5 .INIT=16'h00CA;
// @10:144
  CFG4 \bitalign_curr_state_34_4_0_.late_cur_set_0_sqmuxa_i  (
	.A(un1_restart_trng_fg_10_sn_1),
	.B(tap_cnt_0_sqmuxa_1_Z),
	.C(early_last_set_1_sqmuxa_1_3_Z),
	.D(un1_bitalign_curr_state_2_sqmuxa),
	.Y(late_cur_set_0_sqmuxa_i)
);
defparam \bitalign_curr_state_34_4_0_.late_cur_set_0_sqmuxa_i .INIT=16'hFFFE;
// @10:144
  CFG3 rx_BIT_ALGN_MOVE_0_sqmuxa_2_i (
	.A(rx_BIT_ALGN_MOVE_0_sqmuxa_2_1_Z),
	.B(un1_restart_trng_fg_10_sn_1),
	.C(tap_cnt_0_sqmuxa_1_Z),
	.Y(rx_BIT_ALGN_MOVE_0_sqmuxa_2_i_Z)
);
defparam rx_BIT_ALGN_MOVE_0_sqmuxa_2_i.INIT=8'hFD;
// @10:144
  CFG3 tapcnt_final_upd_0_sqmuxa_i (
	.A(restart_trng_fg_i),
	.B(un1_bitalign_curr_state_13_1_Z),
	.C(un1_bitalign_curr_state_14_1_0_Z),
	.Y(tapcnt_final_upd_0_sqmuxa_i_Z)
);
defparam tapcnt_final_upd_0_sqmuxa_i.INIT=8'hAB;
// @10:144
  CFG4 rx_BIT_ALGN_DIR_0_sqmuxa_2_i (
	.A(restart_trng_fg_i),
	.B(un1_bitalign_curr_state_15_2_Z),
	.C(early_flags_0_sqmuxa_1_Z),
	.D(tapcnt_final_upd_3_sqmuxa_Z),
	.Y(rx_BIT_ALGN_DIR_0_sqmuxa_2_i_Z)
);
defparam rx_BIT_ALGN_DIR_0_sqmuxa_2_i.INIT=16'hAAAB;
// @10:144
  CFG3 calc_done_0_sqmuxa_2_i (
	.A(un1_bitalign_curr_state148_8_1_Z),
	.B(restart_trng_fg_i),
	.C(un1_bitalign_curr_state148_8_2_Z),
	.Y(calc_done_0_sqmuxa_2_i_Z)
);
defparam calc_done_0_sqmuxa_2_i.INIT=8'hCD;
// @10:145
  CFG3 \bitalign_curr_state_34_4_0_.bitalign_curr_state89_RNI46NMB  (
	.A(un1_bitalign_curr_state_0_sqmuxa_9_i),
	.B(N_102),
	.C(restart_trng_fg_i),
	.Y(bitalign_curr_state_34[3])
);
defparam \bitalign_curr_state_34_4_0_.bitalign_curr_state89_RNI46NMB .INIT=8'h04;
// @10:145
  CFG4 un1_restart_trng_fg_10 (
	.A(calc_done25),
	.B(bitalign_curr_state162_Z),
	.C(un1_calc_done25_7_i),
	.D(un1_restart_trng_fg_10_0_Z),
	.Y(un1_restart_trng_fg_10_sn)
);
defparam un1_restart_trng_fg_10.INIT=16'hFF8C;
// @10:670
  CFG4 \bitalign_curr_state_34_4_0_.un1_calc_done25_5  (
	.A(un1_tapcnt_final),
	.B(calc_done25),
	.C(un1_noearly_nolate_diff_start_valid),
	.D(un1_noearly_nolate_diff_nxt_valid_Z),
	.Y(un1_calc_done25_5)
);
defparam \bitalign_curr_state_34_4_0_.un1_calc_done25_5 .INIT=16'hFFFE;
// @10:670
  CFG4 \bitalign_curr_state_34_4_0_.calc_done28  (
	.A(un1_tapcnt_final),
	.B(calc_done25),
	.C(un1_noearly_nolate_diff_start_valid),
	.D(un1_noearly_nolate_diff_nxt_valid_Z),
	.Y(calc_done28)
);
defparam \bitalign_curr_state_34_4_0_.calc_done28 .INIT=16'h0100;
// @10:144
  CFG4 rx_err_0_sqmuxa_1_i (
	.A(bitalign_curr_state162_Z),
	.B(restart_trng_fg_i),
	.C(un1_calc_done25_7_i),
	.D(un1_bitalign_curr_state148_9_2_Z),
	.Y(rx_err_0_sqmuxa_1_i_Z)
);
defparam rx_err_0_sqmuxa_1_i.INIT=16'hCCDF;
// @10:144
  CFG2 early_val_0_sqmuxa_1_i (
	.A(early_cur_set_0_sqmuxa_1_Z),
	.B(un1_tap_cnt_0_sqmuxa_6_0),
	.Y(early_val_0_sqmuxa_1_i_Z)
);
defparam early_val_0_sqmuxa_1_i.INIT=4'hD;
// @10:145
  CFG4 un1_bitalign_curr_state_0_sqmuxa_9_2 (
	.A(calc_done25),
	.B(bitalign_curr_state162_Z),
	.C(calc_done26),
	.D(un1_bitalign_curr_state_0_sqmuxa_9_1_Z),
	.Y(un1_bitalign_curr_state_0_sqmuxa_9_2_Z)
);
defparam un1_bitalign_curr_state_0_sqmuxa_9_2.INIT=16'hFFC8;
// @10:670
  CFG2 un1_calc_done25_7 (
	.A(un1_calc_done25_5),
	.B(un1_early_late_diff_valid_Z),
	.Y(un1_calc_done25_7_i)
);
defparam un1_calc_done25_7.INIT=4'hE;
// @10:243
  CFG4 \tapcnt_final_13_sn.m6  (
	.A(calc_done_4_sqmuxa_0_Z),
	.B(un1_calc_done25_5),
	.C(tapcnt_final27),
	.D(restart_trng_fg_i),
	.Y(tapcnt_final_5_sqmuxa)
);
defparam \tapcnt_final_13_sn.m6 .INIT=16'h0002;
// @10:670
  CFG4 \bitalign_curr_state_34_4_0_.tapcnt_final_2_sqmuxa  (
	.A(calc_done28),
	.B(calc_done27),
	.C(un10_tapcnt_final_cry_7_Z),
	.D(bitalign_curr_state162_Z),
	.Y(tapcnt_final_2_sqmuxa)
);
defparam \bitalign_curr_state_34_4_0_.tapcnt_final_2_sqmuxa .INIT=16'hAE00;
// @10:670
  CFG4 \bitalign_curr_state_34_4_0_.tapcnt_final_1_sqmuxa_2  (
	.A(calc_done26),
	.B(calc_done27),
	.C(un10_tapcnt_final_cry_7_Z),
	.D(bitalign_curr_state162_Z),
	.Y(tapcnt_final_1_sqmuxa_2)
);
defparam \bitalign_curr_state_34_4_0_.tapcnt_final_1_sqmuxa_2 .INIT=16'hEA00;
// @10:145
  CFG4 un1_bitalign_curr_state_0_sqmuxa_9_4 (
	.A(calc_done28),
	.B(bitalign_curr_state162_Z),
	.C(calc_done27),
	.D(un1_bitalign_curr_state_0_sqmuxa_9_2_Z),
	.Y(un1_bitalign_curr_state_0_sqmuxa_9_4_Z)
);
defparam un1_bitalign_curr_state_0_sqmuxa_9_4.INIT=16'hFFC8;
// @10:145
  CFG2 \tapcnt_final_13_1[6]  (
	.A(tapcnt_final_13_Z[6]),
	.B(un1_tapcnt_final_0_sqmuxa_Z),
	.Y(tapcnt_final_13_1_Z[6])
);
defparam \tapcnt_final_13_1[6] .INIT=4'h8;
// @10:145
  CFG3 \tapcnt_final_13_1[5]  (
	.A(tapcnt_final_13_Z[6]),
	.B(un1_tapcnt_final_0_sqmuxa_Z),
	.C(tapcnt_final_13_Z[5]),
	.Y(tapcnt_final_13_1_Z[5])
);
defparam \tapcnt_final_13_1[5] .INIT=8'hE2;
// @10:145
  CFG3 \tapcnt_final_13_1[4]  (
	.A(tapcnt_final_13_Z[5]),
	.B(un1_tapcnt_final_0_sqmuxa_Z),
	.C(tapcnt_final_13_Z[4]),
	.Y(tapcnt_final_13_1_Z[4])
);
defparam \tapcnt_final_13_1[4] .INIT=8'hE2;
// @10:145
  CFG3 \tapcnt_final_13_1[3]  (
	.A(tapcnt_final_13_Z[4]),
	.B(un1_tapcnt_final_0_sqmuxa_Z),
	.C(tapcnt_final_13_Z[3]),
	.Y(tapcnt_final_13_1_Z[3])
);
defparam \tapcnt_final_13_1[3] .INIT=8'hE2;
// @10:145
  CFG3 \tapcnt_final_13_1[2]  (
	.A(tapcnt_final_13_Z[3]),
	.B(un1_tapcnt_final_0_sqmuxa_Z),
	.C(tapcnt_final_13_Z[2]),
	.Y(tapcnt_final_13_1_Z[2])
);
defparam \tapcnt_final_13_1[2] .INIT=8'hE2;
// @10:145
  CFG3 \tapcnt_final_13_1[1]  (
	.A(tapcnt_final_13_Z[2]),
	.B(un1_tapcnt_final_0_sqmuxa_Z),
	.C(tapcnt_final_13_Z[1]),
	.Y(tapcnt_final_13_1_Z[1])
);
defparam \tapcnt_final_13_1[1] .INIT=8'hE2;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* CORERXIODBITALIGN_C0_CORERXIODBITALIGN_C0_0_CORERXIODBITALIGN_TRNG_Z1_0 */

module CORERXIODBITALIGN_C0_CORERXIODBITALIGN_C0_0_CORERXIODBITALIGN_0s_0s_0s_26s_10s_10s_0 (
  EYE_MONITOR_LATE_net_0_0,
  EYE_MONITOR_EARLY_net_0_0,
  BIT_ALGN_EYE_IN_c,
  RX_CLK_ALIGN_DONE_arst,
  PF_IOD_GENERIC_RX_C1_0_RX_CLK_G,
  debouncer_0_DB_OUT,
  CORERXIODBITALIGN_C0_0_BIT_ALGN_LOAD,
  CORERXIODBITALIGN_C0_0_BIT_ALGN_DIR,
  CORERXIODBITALIGN_C0_0_BIT_ALGN_MOVE,
  BIT_ALGN_ERR_c,
  BIT_ALGN_OOR_0_c,
  BIT_ALGN_START_0_c,
  BIT_ALGN_DONE_0_c,
  CORERXIODBITALIGN_C0_0_BIT_ALGN_CLR_FLGS,
  PLL_LOCK_0
)
;
input EYE_MONITOR_LATE_net_0_0 ;
input EYE_MONITOR_EARLY_net_0_0 ;
input [2:0] BIT_ALGN_EYE_IN_c ;
input RX_CLK_ALIGN_DONE_arst ;
input PF_IOD_GENERIC_RX_C1_0_RX_CLK_G ;
input debouncer_0_DB_OUT ;
output CORERXIODBITALIGN_C0_0_BIT_ALGN_LOAD ;
output CORERXIODBITALIGN_C0_0_BIT_ALGN_DIR ;
output CORERXIODBITALIGN_C0_0_BIT_ALGN_MOVE ;
output BIT_ALGN_ERR_c ;
input BIT_ALGN_OOR_0_c ;
output BIT_ALGN_START_0_c ;
output BIT_ALGN_DONE_0_c ;
output CORERXIODBITALIGN_C0_0_BIT_ALGN_CLR_FLGS ;
input PLL_LOCK_0 ;
wire EYE_MONITOR_LATE_net_0_0 ;
wire EYE_MONITOR_EARLY_net_0_0 ;
wire RX_CLK_ALIGN_DONE_arst ;
wire PF_IOD_GENERIC_RX_C1_0_RX_CLK_G ;
wire debouncer_0_DB_OUT ;
wire CORERXIODBITALIGN_C0_0_BIT_ALGN_LOAD ;
wire CORERXIODBITALIGN_C0_0_BIT_ALGN_DIR ;
wire CORERXIODBITALIGN_C0_0_BIT_ALGN_MOVE ;
wire BIT_ALGN_ERR_c ;
wire BIT_ALGN_OOR_0_c ;
wire BIT_ALGN_START_0_c ;
wire BIT_ALGN_DONE_0_c ;
wire CORERXIODBITALIGN_C0_0_BIT_ALGN_CLR_FLGS ;
wire PLL_LOCK_0 ;
wire GND ;
wire VCC ;
// @11:71
  CORERXIODBITALIGN_C0_CORERXIODBITALIGN_C0_0_CORERXIODBITALIGN_TRNG_Z1_0 u_CoreRxIODBitAlign (
	.BIT_ALGN_EYE_IN_c(BIT_ALGN_EYE_IN_c[2:0]),
	.EYE_MONITOR_EARLY_net_0_0(EYE_MONITOR_EARLY_net_0_0),
	.EYE_MONITOR_LATE_net_0_0(EYE_MONITOR_LATE_net_0_0),
	.PLL_LOCK_0(PLL_LOCK_0),
	.CORERXIODBITALIGN_C0_0_BIT_ALGN_CLR_FLGS(CORERXIODBITALIGN_C0_0_BIT_ALGN_CLR_FLGS),
	.BIT_ALGN_DONE_0_c(BIT_ALGN_DONE_0_c),
	.BIT_ALGN_START_0_c(BIT_ALGN_START_0_c),
	.BIT_ALGN_OOR_0_c(BIT_ALGN_OOR_0_c),
	.BIT_ALGN_ERR_c(BIT_ALGN_ERR_c),
	.CORERXIODBITALIGN_C0_0_BIT_ALGN_MOVE(CORERXIODBITALIGN_C0_0_BIT_ALGN_MOVE),
	.CORERXIODBITALIGN_C0_0_BIT_ALGN_DIR(CORERXIODBITALIGN_C0_0_BIT_ALGN_DIR),
	.CORERXIODBITALIGN_C0_0_BIT_ALGN_LOAD(CORERXIODBITALIGN_C0_0_BIT_ALGN_LOAD),
	.debouncer_0_DB_OUT(debouncer_0_DB_OUT),
	.PF_IOD_GENERIC_RX_C1_0_RX_CLK_G(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.RX_CLK_ALIGN_DONE_arst(RX_CLK_ALIGN_DONE_arst)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* CORERXIODBITALIGN_C0_CORERXIODBITALIGN_C0_0_CORERXIODBITALIGN_0s_0s_0s_26s_10s_10s_0 */

module CORERXIODBITALIGN_C0_1 (
  BIT_ALGN_EYE_IN_c,
  EYE_MONITOR_EARLY_net_0_0,
  EYE_MONITOR_LATE_net_0_0,
  PLL_LOCK_0,
  CORERXIODBITALIGN_C0_0_BIT_ALGN_CLR_FLGS,
  BIT_ALGN_DONE_0_c,
  BIT_ALGN_START_0_c,
  BIT_ALGN_OOR_0_c,
  BIT_ALGN_ERR_c,
  CORERXIODBITALIGN_C0_0_BIT_ALGN_MOVE,
  CORERXIODBITALIGN_C0_0_BIT_ALGN_DIR,
  CORERXIODBITALIGN_C0_0_BIT_ALGN_LOAD,
  debouncer_0_DB_OUT,
  PF_IOD_GENERIC_RX_C1_0_RX_CLK_G,
  RX_CLK_ALIGN_DONE_arst
)
;
input [2:0] BIT_ALGN_EYE_IN_c ;
input EYE_MONITOR_EARLY_net_0_0 ;
input EYE_MONITOR_LATE_net_0_0 ;
input PLL_LOCK_0 ;
output CORERXIODBITALIGN_C0_0_BIT_ALGN_CLR_FLGS ;
output BIT_ALGN_DONE_0_c ;
output BIT_ALGN_START_0_c ;
input BIT_ALGN_OOR_0_c ;
output BIT_ALGN_ERR_c ;
output CORERXIODBITALIGN_C0_0_BIT_ALGN_MOVE ;
output CORERXIODBITALIGN_C0_0_BIT_ALGN_DIR ;
output CORERXIODBITALIGN_C0_0_BIT_ALGN_LOAD ;
input debouncer_0_DB_OUT ;
input PF_IOD_GENERIC_RX_C1_0_RX_CLK_G ;
input RX_CLK_ALIGN_DONE_arst ;
wire EYE_MONITOR_EARLY_net_0_0 ;
wire EYE_MONITOR_LATE_net_0_0 ;
wire PLL_LOCK_0 ;
wire CORERXIODBITALIGN_C0_0_BIT_ALGN_CLR_FLGS ;
wire BIT_ALGN_DONE_0_c ;
wire BIT_ALGN_START_0_c ;
wire BIT_ALGN_OOR_0_c ;
wire BIT_ALGN_ERR_c ;
wire CORERXIODBITALIGN_C0_0_BIT_ALGN_MOVE ;
wire CORERXIODBITALIGN_C0_0_BIT_ALGN_DIR ;
wire CORERXIODBITALIGN_C0_0_BIT_ALGN_LOAD ;
wire debouncer_0_DB_OUT ;
wire PF_IOD_GENERIC_RX_C1_0_RX_CLK_G ;
wire RX_CLK_ALIGN_DONE_arst ;
wire GND ;
wire VCC ;
// @12:121
  CORERXIODBITALIGN_C0_CORERXIODBITALIGN_C0_0_CORERXIODBITALIGN_0s_0s_0s_26s_10s_10s_0 CORERXIODBITALIGN_C0_0 (
	.EYE_MONITOR_LATE_net_0_0(EYE_MONITOR_LATE_net_0_0),
	.EYE_MONITOR_EARLY_net_0_0(EYE_MONITOR_EARLY_net_0_0),
	.BIT_ALGN_EYE_IN_c(BIT_ALGN_EYE_IN_c[2:0]),
	.RX_CLK_ALIGN_DONE_arst(RX_CLK_ALIGN_DONE_arst),
	.PF_IOD_GENERIC_RX_C1_0_RX_CLK_G(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.debouncer_0_DB_OUT(debouncer_0_DB_OUT),
	.CORERXIODBITALIGN_C0_0_BIT_ALGN_LOAD(CORERXIODBITALIGN_C0_0_BIT_ALGN_LOAD),
	.CORERXIODBITALIGN_C0_0_BIT_ALGN_DIR(CORERXIODBITALIGN_C0_0_BIT_ALGN_DIR),
	.CORERXIODBITALIGN_C0_0_BIT_ALGN_MOVE(CORERXIODBITALIGN_C0_0_BIT_ALGN_MOVE),
	.BIT_ALGN_ERR_c(BIT_ALGN_ERR_c),
	.BIT_ALGN_OOR_0_c(BIT_ALGN_OOR_0_c),
	.BIT_ALGN_START_0_c(BIT_ALGN_START_0_c),
	.BIT_ALGN_DONE_0_c(BIT_ALGN_DONE_0_c),
	.CORERXIODBITALIGN_C0_0_BIT_ALGN_CLR_FLGS(CORERXIODBITALIGN_C0_0_BIT_ALGN_CLR_FLGS),
	.PLL_LOCK_0(PLL_LOCK_0)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* CORERXIODBITALIGN_C0_1 */

module CORERXIODBITALIGN_C0_CORERXIODBITALIGN_C0_0_CORERXIODBITALIGN_TRNG_Z1_1 (
  BIT_ALGN_EYE_IN_c,
  EYE_MONITOR_EARLY_net_0_0,
  EYE_MONITOR_LATE_net_0_0,
  PLL_LOCK_0,
  CORERXIODBITALIGN_C0_1_BIT_ALGN_CLR_FLGS,
  BIT_ALGN_DONE_c,
  BIT_ALGN_START_1_c,
  BIT_ALGN_OOR_c,
  BIT_ALGN_ERR_0_c,
  CORERXIODBITALIGN_C0_1_BIT_ALGN_MOVE,
  CORERXIODBITALIGN_C0_1_BIT_ALGN_DIR,
  CORERXIODBITALIGN_C0_1_BIT_ALGN_LOAD,
  debouncer_0_DB_OUT,
  PF_IOD_GENERIC_RX_C1_0_RX_CLK_G,
  RX_CLK_ALIGN_DONE_arst
)
;
input [2:0] BIT_ALGN_EYE_IN_c ;
input EYE_MONITOR_EARLY_net_0_0 ;
input EYE_MONITOR_LATE_net_0_0 ;
input PLL_LOCK_0 ;
output CORERXIODBITALIGN_C0_1_BIT_ALGN_CLR_FLGS ;
output BIT_ALGN_DONE_c ;
output BIT_ALGN_START_1_c ;
input BIT_ALGN_OOR_c ;
output BIT_ALGN_ERR_0_c ;
output CORERXIODBITALIGN_C0_1_BIT_ALGN_MOVE ;
output CORERXIODBITALIGN_C0_1_BIT_ALGN_DIR ;
output CORERXIODBITALIGN_C0_1_BIT_ALGN_LOAD ;
input debouncer_0_DB_OUT ;
input PF_IOD_GENERIC_RX_C1_0_RX_CLK_G ;
input RX_CLK_ALIGN_DONE_arst ;
wire EYE_MONITOR_EARLY_net_0_0 ;
wire EYE_MONITOR_LATE_net_0_0 ;
wire PLL_LOCK_0 ;
wire CORERXIODBITALIGN_C0_1_BIT_ALGN_CLR_FLGS ;
wire BIT_ALGN_DONE_c ;
wire BIT_ALGN_START_1_c ;
wire BIT_ALGN_OOR_c ;
wire BIT_ALGN_ERR_0_c ;
wire CORERXIODBITALIGN_C0_1_BIT_ALGN_MOVE ;
wire CORERXIODBITALIGN_C0_1_BIT_ALGN_DIR ;
wire CORERXIODBITALIGN_C0_1_BIT_ALGN_LOAD ;
wire debouncer_0_DB_OUT ;
wire PF_IOD_GENERIC_RX_C1_0_RX_CLK_G ;
wire RX_CLK_ALIGN_DONE_arst ;
wire [9:0] rst_cnt_Z;
wire [8:0] rst_cnt_s;
wire [127:0] late_flags_Z;
wire [127:0] un10_early_flags;
wire [127:0] late_flags_7_fast_Z;
wire [50:49] late_flags_RNO_Z;
wire [127:0] early_flags_Z;
wire [127:0] early_flags_7_fast_Z;
wire [50:49] early_flags_RNO_Z;
wire [3:0] restart_edge_reg_Z;
wire [2:0] restart_reg_Z;
wire [6:0] tap_cnt_Z;
wire [2:0] wait_cnt_Z;
wire [2:0] wait_cnt_4_Z;
wire [2:0] retrain_reg_Z;
wire [1:1] cnt_Z;
wire [1:1] cnt_RNO_Z;
wire [6:0] tapcnt_final_Z;
wire [6:0] tapcnt_final_13_1_Z;
wire [6:0] no_early_no_late_val_st1_Z;
wire [6:0] emflag_cnt_Z;
wire [6:0] no_early_no_late_val_end2_Z;
wire [4:0] bitalign_curr_state_Z;
wire [4:0] bitalign_curr_state_34;
wire [7:0] noearly_nolate_diff_nxt_8;
wire [6:0] tapcnt_final_upd_Z;
wire [1:0] tapcnt_final_upd_8_Z;
wire [6:3] tapcnt_final_upd_8;
wire [6:0] early_val_Z;
wire [6:0] late_val_Z;
wire [6:0] no_early_no_late_val_st2_Z;
wire [7:0] early_late_diff_Z;
wire [7:0] early_late_diff_8;
wire [7:0] noearly_nolate_diff_start_7;
wire [6:0] no_early_no_late_val_end1_Z;
wire [7:0] timeout_cnt_Z;
wire [7:0] timeout_cnt_s;
wire [5:0] emflag_cnt_s;
wire [6:6] emflag_cnt_s_Z;
wire [9:9] rst_cnt_s_Z;
wire [6:0] timeout_cnt_cry;
wire [0:0] timeout_cnt_RNI9ABM_Y;
wire [1:1] timeout_cnt_RNI8UO41_Y;
wire [2:2] timeout_cnt_RNI8J6J1_Y;
wire [3:3] timeout_cnt_RNI99K12_Y;
wire [4:4] timeout_cnt_RNIB02G2_Y;
wire [5:5] timeout_cnt_RNIEOFU2_Y;
wire [7:7] timeout_cnt_RNO_FCO;
wire [7:7] timeout_cnt_RNO_Y;
wire [6:6] timeout_cnt_RNIIHTC3_Y;
wire [0:0] emflag_cnt_cry_cy_S_0;
wire [0:0] emflag_cnt_cry_cy_Y_0;
wire [5:0] emflag_cnt_cry_Z;
wire [5:0] emflag_cnt_cry_Y_0;
wire [6:6] emflag_cnt_s_FCO;
wire [6:6] emflag_cnt_s_Y;
wire [0:0] un1_tap_cnt_0_sqmuxa_14_i_a2_RNIG1U11_S;
wire [0:0] un1_tap_cnt_0_sqmuxa_14_i_a2_RNIG1U11_Y;
wire [1:1] tapcnt_final_RNIOTM22_Y;
wire [1:1] un1_tap_cnt_0_sqmuxa_14_0_Z;
wire [2:2] tapcnt_final_RNI2SF33_Y;
wire [3:3] tapcnt_final_RNIES844_Y;
wire [4:4] tapcnt_final_RNISU155_Y;
wire [6:6] tap_cnt_RNO_0_FCO;
wire [6:6] tap_cnt_RNO_0_Y;
wire [5:5] tapcnt_final_RNIC3R56_Y;
wire [0:0] early_val_RNIT7HB3_S;
wire [0:0] early_val_RNIT7HB3_Y;
wire [0:0] early_val_RNI3L2D1_Z;
wire [0:0] un1_no_early_no_late_val_end1_1_1_RNIHEIR_Z;
wire [6:1] tapcnt_final_13_m1;
wire [1:1] early_val_RNI0M2N6_Y;
wire [1:1] early_val_RNI6O2D1_Z;
wire [1:1] un1_no_early_no_late_val_end1_1_1_RNIJGIR_Z;
wire [2:2] early_val_RNI9AK2A_Y;
wire [2:2] early_val_RNI9R2D1_Z;
wire [2:2] un1_no_early_no_late_val_end1_1_1_RNILIIR_Z;
wire [3:3] early_val_RNIO46ED_Y;
wire [3:3] early_val_RNICU2D1_Z;
wire [3:3] un1_no_early_no_late_val_end1_1_1_RNINKIR_Z;
wire [4:4] early_val_RNID5OPG_Y;
wire [4:4] early_val_RNIF13D1_Z;
wire [4:4] un1_no_early_no_late_val_end1_1_1_RNIPMIR_Z;
wire [6:6] tapcnt_final_13_RNO_FCO;
wire [6:6] tapcnt_final_13_RNO_Y;
wire [5:5] early_val_RNI8CA5K_Y;
wire [5:5] early_val_RNII43D1_Z;
wire [5:5] un1_no_early_no_late_val_end1_1_1_RNIROIR_Z;
wire [8:1] rst_cnt_cry_Z;
wire [8:1] rst_cnt_cry_Y_0;
wire [9:9] rst_cnt_s_FCO_0;
wire [9:9] rst_cnt_s_Y_0;
wire [6:1] tapcnt_final_13_Z;
wire [96:0] un10_early_flags_1_Z;
wire [69:0] un10_early_flags_2_Z;
wire [100:0] un10_early_flags_2_0;
wire [87:46] un10_early_flags_3_Z;
wire [127:127] early_flags_dec;
wire [6:0] un1_no_early_no_late_val_end1_1_1_Z;
wire [6:0] un1_no_early_no_late_val_st1_1_1;
wire [0:0] tapcnt_final_13_1_1_0_Z;
wire [15:15] un10_early_flags_1_0;
wire mv_dn_fg_0_sqmuxa_i_o2_Z ;
wire N_12_i ;
wire CO0_0 ;
wire CO0_0_i ;
wire un1_restart_trng_fg_5_Z ;
wire N_19_i ;
wire N_209 ;
wire N_208 ;
wire VCC ;
wire GND ;
wire N_28_i ;
wire N_26_i ;
wire N_24_i ;
wire N_1497_i ;
wire N_1496_i ;
wire sig_re_train_Z ;
wire Restart_trng_edge_det_Z ;
wire N_32_i ;
wire N_30_i ;
wire no_early_no_late_val_st1_0_sqmuxa_i_Z ;
wire no_early_no_late_val_end2_0_sqmuxa_i ;
wire un16_tapcnt_final_4 ;
wire un16_tapcnt_final_5 ;
wire un16_tapcnt_final_6 ;
wire un16_tapcnt_final_7 ;
wire tapcnt_final_upd_0_sqmuxa_i_Z ;
wire tapcnt_final_upd_8_cry_2_0_Y ;
wire early_flags_0_sqmuxa_2_i ;
wire early_val_0_sqmuxa_1_i_Z ;
wire un16_tapcnt_final_0 ;
wire un16_tapcnt_final_1 ;
wire un16_tapcnt_final_2 ;
wire un16_tapcnt_final_3 ;
wire early_late_diff_0_sqmuxa_1_i ;
wire un1_restart_trng_fg_8_Z ;
wire un10_tapcnt_final_4 ;
wire no_early_no_late_val_end1_0_sqmuxa_1_i ;
wire un10_tapcnt_final_5 ;
wire un10_tapcnt_final_6 ;
wire un10_tapcnt_final_7 ;
wire un10_tapcnt_final_0 ;
wire un10_tapcnt_final_1 ;
wire un10_tapcnt_final_2 ;
wire un10_tapcnt_final_3 ;
wire bit_align_start_Z ;
wire N_1439_i ;
wire bit_align_done_0_sqmuxa_3_i_Z ;
wire bit_align_done_Z ;
wire bit_align_done_2_sqmuxa_Z ;
wire calc_done_Z ;
wire N_1431_i ;
wire calc_done_0_sqmuxa_2_i_Z ;
wire rx_trng_done1_Z ;
wire N_1415_i ;
wire rx_trng_done1_0_sqmuxa_i_Z ;
wire rx_BIT_ALGN_LOAD_9 ;
wire rx_BIT_ALGN_LOAD_0_sqmuxa_1_i_Z ;
wire late_last_set_Z ;
wire early_late_diff_2_sqmuxa_Z ;
wire un1_restart_trng_fg_6_Z ;
wire rx_BIT_ALGN_DIR_0_sqmuxa_2_i_Z ;
wire rx_BIT_ALGN_MOVE_2_sqmuxa_Z ;
wire rx_BIT_ALGN_MOVE_0_sqmuxa_2_i_Z ;
wire bit_align_dly_done_Z ;
wire bit_align_dly_done_2_sqmuxa_Z ;
wire bit_align_dly_done_0_sqmuxa_1_i_Z ;
wire rx_trng_done_Z ;
wire N_1403 ;
wire rx_trng_done_0_sqmuxa_i_Z ;
wire reset_dly_fg_Z ;
wire reset_dly_fg4_Z ;
wire sig_rx_BIT_ALGN_CLR_FLGS_Z ;
wire sig_rx_BIT_ALGN_CLR_FLGS_11 ;
wire sig_rx_BIT_ALGN_CLR_FLGS_0_sqmuxa_2_i_Z ;
wire rx_err_Z ;
wire N_1392 ;
wire rx_err_0_sqmuxa_1_i_Z ;
wire late_cur_set_Z ;
wire late_cur_set_2_sqmuxa_Z ;
wire late_cur_set_0_sqmuxa_i_Z ;
wire early_cur_set_Z ;
wire early_val_2_sqmuxa_Z ;
wire early_cur_set_0_sqmuxa_i_Z ;
wire early_last_set_Z ;
wire early_last_set_2_sqmuxa_Z ;
wire early_last_set_0_sqmuxa_i_Z ;
wire mv_up_fg_Z ;
wire tapcnt_final_upd_2_sqmuxa_1 ;
wire mv_up_fg_0_sqmuxa_i_0_Z ;
wire mv_dn_fg_Z ;
wire tapcnt_final_upd_3_sqmuxa_1 ;
wire mv_dn_fg_0_sqmuxa_i_0_Z ;
wire timeout_cnte ;
wire emflag_cnte ;
wire timeout_cnt_cry_cy ;
wire restart_trng_fg_RNIBNT7_S ;
wire restart_trng_fg_RNIBNT7_Y ;
wire restart_trng_fg_i ;
wire emflag_cnt_cry_cy ;
wire N_1456_1 ;
wire un1_restart_trng_fg_9_0_443_0 ;
wire noearly_nolate_diff_nxt_8_cry_0_0_cy_Z ;
wire noearly_nolate_diff_nxt_8_cry_0_0_cy_S ;
wire noearly_nolate_diff_nxt_8_cry_0_0_cy_Y ;
wire noearly_nolate_diff_nxt_8_cry_0 ;
wire noearly_nolate_diff_nxt_8_cry_0_0_Y ;
wire noearly_nolate_diff_nxt_8_cry_1 ;
wire noearly_nolate_diff_nxt_8_cry_1_0_Y ;
wire noearly_nolate_diff_nxt_8_cry_2 ;
wire noearly_nolate_diff_nxt_8_cry_2_0_Y ;
wire noearly_nolate_diff_nxt_8_cry_3 ;
wire noearly_nolate_diff_nxt_8_cry_3_0_Y ;
wire noearly_nolate_diff_nxt_8_cry_4 ;
wire noearly_nolate_diff_nxt_8_cry_4_0_Y ;
wire noearly_nolate_diff_nxt_8_cry_5 ;
wire noearly_nolate_diff_nxt_8_cry_5_0_Y ;
wire noearly_nolate_diff_nxt_8_s_7_FCO ;
wire noearly_nolate_diff_nxt_8_s_7_Y ;
wire noearly_nolate_diff_nxt_8_cry_6 ;
wire noearly_nolate_diff_nxt_8_cry_6_0_Y ;
wire early_late_diff_8_cry_0_0_cy_Z ;
wire early_late_diff_8_cry_0_0_cy_S ;
wire early_late_diff_8_cry_0_0_cy_Y ;
wire early_late_diff_8_cry_0 ;
wire early_late_diff_8_cry_0_0_Y ;
wire early_late_diff_8_cry_1 ;
wire early_late_diff_8_cry_1_0_Y ;
wire early_late_diff_8_cry_2 ;
wire early_late_diff_8_cry_2_0_Y ;
wire early_late_diff_8_cry_3 ;
wire early_late_diff_8_cry_3_0_Y ;
wire early_late_diff_8_cry_4 ;
wire early_late_diff_8_cry_4_0_Y ;
wire early_late_diff_8_cry_5 ;
wire early_late_diff_8_cry_5_0_Y ;
wire early_late_diff_8_s_7_FCO ;
wire early_late_diff_8_s_7_Y ;
wire early_late_diff_8_cry_6 ;
wire early_late_diff_8_cry_6_0_Y ;
wire noearly_nolate_diff_start_7_cry_0_0_cy_Z ;
wire noearly_nolate_diff_start_7_cry_0_0_cy_S ;
wire noearly_nolate_diff_start_7_cry_0_0_cy_Y ;
wire noearly_nolate_diff_start_7_cry_0 ;
wire noearly_nolate_diff_start_7_cry_0_0_Y ;
wire noearly_nolate_diff_start_7_cry_1 ;
wire noearly_nolate_diff_start_7_cry_1_0_Y ;
wire noearly_nolate_diff_start_7_cry_2 ;
wire noearly_nolate_diff_start_7_cry_2_0_Y ;
wire noearly_nolate_diff_start_7_cry_3 ;
wire noearly_nolate_diff_start_7_cry_3_0_Y ;
wire noearly_nolate_diff_start_7_cry_4 ;
wire noearly_nolate_diff_start_7_cry_4_0_Y ;
wire noearly_nolate_diff_start_7_cry_5 ;
wire noearly_nolate_diff_start_7_cry_5_0_Y ;
wire noearly_nolate_diff_start_7_s_7_FCO ;
wire noearly_nolate_diff_start_7_s_7_Y ;
wire noearly_nolate_diff_start_7_cry_6 ;
wire noearly_nolate_diff_start_7_cry_6_0_Y ;
wire tap_cnt_17_i_m2_cry_0 ;
wire N_60 ;
wire N_89 ;
wire tap_cnt_17_i_m2_cry_1 ;
wire N_79 ;
wire tap_cnt_17_i_m2_cry_2 ;
wire N_78 ;
wire tap_cnt_17_i_m2_cry_3 ;
wire N_77 ;
wire tap_cnt_17_i_m2_cry_4 ;
wire N_76 ;
wire N_74 ;
wire tap_cnt_17_i_m2_cry_5 ;
wire N_75 ;
wire tapcnt_final_13_m1_cry_0 ;
wire un1_bitalign_curr_state169_12_sn ;
wire tapcnt_final_13_m1_cry_1 ;
wire tapcnt_final_13_m1_cry_2 ;
wire tapcnt_final_13_m1_cry_3 ;
wire tapcnt_final_13_m1_cry_4 ;
wire tapcnt_final_3_sqmuxa_Z ;
wire tapcnt_final_13_m1_axb_6_1 ;
wire tapcnt_final_13_m1_cry_5 ;
wire tapcnt_final_upd_8_cry_2 ;
wire tapcnt_final_upd_8_cry_2_0_S ;
wire N_100 ;
wire tapcnt_final_upd_8_cry_3 ;
wire tapcnt_final_upd_8_cry_3_0_Y ;
wire tapcnt_final_upd_8_cry_4 ;
wire tapcnt_final_upd_8_cry_4_0_Y ;
wire tapcnt_final_upd_8_s_6_FCO ;
wire tapcnt_final_upd_8_s_6_Y ;
wire tapcnt_final_upd_8_cry_5 ;
wire tapcnt_final_upd_8_cry_5_0_Y ;
wire tapcnt_final27_cry_0_Z ;
wire tapcnt_final27_cry_0_S ;
wire tapcnt_final27_cry_0_Y ;
wire tapcnt_final27_cry_1_Z ;
wire tapcnt_final27_cry_1_S ;
wire tapcnt_final27_cry_1_Y ;
wire tapcnt_final27_cry_2_Z ;
wire tapcnt_final27_cry_2_S ;
wire tapcnt_final27_cry_2_Y ;
wire tapcnt_final27_cry_3_Z ;
wire tapcnt_final27_cry_3_S ;
wire tapcnt_final27_cry_3_Y ;
wire tapcnt_final27_cry_4_Z ;
wire tapcnt_final27_cry_4_S ;
wire tapcnt_final27_cry_4_Y ;
wire tapcnt_final27_cry_5_Z ;
wire tapcnt_final27_cry_5_S ;
wire tapcnt_final27_cry_5_Y ;
wire tapcnt_final27 ;
wire tapcnt_final27_cry_6_S ;
wire tapcnt_final27_cry_6_Y ;
wire un16_tapcnt_final_cry_0_Z ;
wire un16_tapcnt_final_cry_0_S ;
wire un16_tapcnt_final_cry_0_Y ;
wire un16_tapcnt_final_cry_1_Z ;
wire un16_tapcnt_final_cry_1_S ;
wire un16_tapcnt_final_cry_1_Y ;
wire un16_tapcnt_final_cry_2_Z ;
wire un16_tapcnt_final_cry_2_S ;
wire un16_tapcnt_final_cry_2_Y ;
wire un16_tapcnt_final_cry_3_Z ;
wire un16_tapcnt_final_cry_3_S ;
wire un16_tapcnt_final_cry_3_Y ;
wire un16_tapcnt_final_cry_4_Z ;
wire un16_tapcnt_final_cry_4_S ;
wire un16_tapcnt_final_cry_4_Y ;
wire un16_tapcnt_final_cry_5_Z ;
wire un16_tapcnt_final_cry_5_S ;
wire un16_tapcnt_final_cry_5_Y ;
wire un16_tapcnt_final_cry_6_Z ;
wire un16_tapcnt_final_cry_6_S ;
wire un16_tapcnt_final_cry_6_Y ;
wire un16_tapcnt_final_cry_7_Z ;
wire un16_tapcnt_final_cry_7_S ;
wire un16_tapcnt_final_cry_7_Y ;
wire un1_early_late_diff_1_cry_0_Z ;
wire un1_early_late_diff_1_cry_0_S ;
wire un1_early_late_diff_1_cry_0_Y ;
wire un1_early_late_diff_1_cry_1_Z ;
wire un1_early_late_diff_1_cry_1_S ;
wire un1_early_late_diff_1_cry_1_Y ;
wire un1_early_late_diff_1_cry_2_Z ;
wire un1_early_late_diff_1_cry_2_S ;
wire un1_early_late_diff_1_cry_2_Y ;
wire un1_early_late_diff_1_cry_3_Z ;
wire un1_early_late_diff_1_cry_3_S ;
wire un1_early_late_diff_1_cry_3_Y ;
wire un1_early_late_diff_1_cry_4_Z ;
wire un1_early_late_diff_1_cry_4_S ;
wire un1_early_late_diff_1_cry_4_Y ;
wire un1_early_late_diff_1_cry_5_Z ;
wire un1_early_late_diff_1_cry_5_S ;
wire un1_early_late_diff_1_cry_5_Y ;
wire un1_early_late_diff_1_cry_6_Z ;
wire un1_early_late_diff_1_cry_6_S ;
wire un1_early_late_diff_1_cry_6_Y ;
wire un1_early_late_diff_1_cry_7_Z ;
wire un1_early_late_diff_1_cry_7_S ;
wire un1_early_late_diff_1_cry_7_Y ;
wire un10_tapcnt_final_cry_0_Z ;
wire un10_tapcnt_final_cry_0_S ;
wire un10_tapcnt_final_cry_0_Y ;
wire un10_tapcnt_final_cry_1_Z ;
wire un10_tapcnt_final_cry_1_S ;
wire un10_tapcnt_final_cry_1_Y ;
wire un10_tapcnt_final_cry_2_Z ;
wire un10_tapcnt_final_cry_2_S ;
wire un10_tapcnt_final_cry_2_Y ;
wire un10_tapcnt_final_cry_3_Z ;
wire un10_tapcnt_final_cry_3_S ;
wire un10_tapcnt_final_cry_3_Y ;
wire un10_tapcnt_final_cry_4_Z ;
wire un10_tapcnt_final_cry_4_S ;
wire un10_tapcnt_final_cry_4_Y ;
wire un10_tapcnt_final_cry_5_Z ;
wire un10_tapcnt_final_cry_5_S ;
wire un10_tapcnt_final_cry_5_Y ;
wire un10_tapcnt_final_cry_6_Z ;
wire un10_tapcnt_final_cry_6_S ;
wire un10_tapcnt_final_cry_6_Y ;
wire un10_tapcnt_final_cry_7_Z ;
wire un10_tapcnt_final_cry_7_S ;
wire un10_tapcnt_final_cry_7_Y ;
wire un1_early_late_diff_cry_0_Z ;
wire un1_early_late_diff_cry_0_S ;
wire un1_early_late_diff_cry_0_Y ;
wire un1_early_late_diff_cry_1_Z ;
wire un1_early_late_diff_cry_1_S ;
wire un1_early_late_diff_cry_1_Y ;
wire un1_early_late_diff_cry_2_Z ;
wire un1_early_late_diff_cry_2_S ;
wire un1_early_late_diff_cry_2_Y ;
wire un1_early_late_diff_cry_3_Z ;
wire un1_early_late_diff_cry_3_S ;
wire un1_early_late_diff_cry_3_Y ;
wire un1_early_late_diff_cry_4_Z ;
wire un1_early_late_diff_cry_4_S ;
wire un1_early_late_diff_cry_4_Y ;
wire un1_early_late_diff_cry_5_Z ;
wire un1_early_late_diff_cry_5_S ;
wire un1_early_late_diff_cry_5_Y ;
wire un1_early_late_diff_cry_6_Z ;
wire un1_early_late_diff_cry_6_S ;
wire un1_early_late_diff_cry_6_Y ;
wire un1_early_late_diff_cry_7_Z ;
wire un1_early_late_diff_cry_7_S ;
wire un1_early_late_diff_cry_7_Y ;
wire rst_cnt_s_715_FCO ;
wire rst_cnt_s_715_S ;
wire rst_cnt_s_715_Y ;
wire late_flags_pmux_127_1_0_co1 ;
wire late_flags_pmux_127_1_0_wmux_0_S ;
wire late_flags_pmux ;
wire late_flags_pmux_126_1_1_wmux_10_Y ;
wire late_flags_pmux_126_1_0_wmux_10_Y ;
wire late_flags_pmux_127_1_0_y0 ;
wire late_flags_pmux_127_1_0_co0 ;
wire late_flags_pmux_127_1_0_wmux_S ;
wire late_flags_pmux_63_1_1_wmux_10_Y ;
wire late_flags_pmux_63_1_0_wmux_10_Y ;
wire early_flags_pmux_127_1_0_co1 ;
wire early_flags_pmux_127_1_0_wmux_0_S ;
wire early_flags_pmux ;
wire early_flags_pmux_126_1_1_wmux_10_Y ;
wire early_flags_pmux_126_1_0_wmux_10_Y ;
wire early_flags_pmux_127_1_0_y0 ;
wire early_flags_pmux_127_1_0_co0 ;
wire early_flags_pmux_127_1_0_wmux_S ;
wire early_flags_pmux_63_1_1_wmux_10_Y ;
wire early_flags_pmux_63_1_0_wmux_10_Y ;
wire m74_2_1_1_1_co1 ;
wire m74_2_1_1_wmux_0_S ;
wire N_75_0 ;
wire N_29_i ;
wire N_116_mux ;
wire m74_2_1_1_1_y0 ;
wire m74_2_1_1_1_co0 ;
wire m74_2_1_1_1_wmux_S ;
wire N_69 ;
wire m74_1_0 ;
wire early_flags_pmux_63_1_1_co1_9 ;
wire early_flags_pmux_63_1_1_wmux_20_S ;
wire early_flags_pmux_63_1_1_y21 ;
wire early_flags_pmux_63_1_1_y3_0 ;
wire early_flags_pmux_63_1_1_y1_0 ;
wire early_flags_pmux_63_1_1_y0_8 ;
wire early_flags_pmux_63_1_1_co0_9 ;
wire early_flags_pmux_63_1_1_wmux_19_S ;
wire early_flags_pmux_63_1_1_y5_0 ;
wire early_flags_pmux_63_1_1_y7_0 ;
wire early_flags_pmux_63_1_1_co1_8 ;
wire early_flags_pmux_63_1_1_wmux_18_S ;
wire early_flags_pmux_63_1_1_y0_7 ;
wire early_flags_pmux_63_1_1_co0_8 ;
wire early_flags_pmux_63_1_1_wmux_17_S ;
wire early_flags_pmux_63_1_1_co1_7 ;
wire early_flags_pmux_63_1_1_wmux_16_S ;
wire early_flags_pmux_63_1_1_y0_6 ;
wire early_flags_pmux_63_1_1_co0_7 ;
wire early_flags_pmux_63_1_1_wmux_15_S ;
wire early_flags_pmux_63_1_1_co1_6 ;
wire early_flags_pmux_63_1_1_wmux_14_S ;
wire early_flags_pmux_63_1_1_y0_5 ;
wire early_flags_pmux_63_1_1_co0_6 ;
wire early_flags_pmux_63_1_1_wmux_13_S ;
wire early_flags_pmux_63_1_1_co1_5 ;
wire early_flags_pmux_63_1_1_wmux_12_S ;
wire early_flags_pmux_63_1_1_y0_4 ;
wire early_flags_pmux_63_1_1_co0_5 ;
wire early_flags_pmux_63_1_1_wmux_11_S ;
wire early_flags_pmux_63_1_1_co1_4 ;
wire early_flags_pmux_63_1_1_wmux_10_S ;
wire early_flags_pmux_63_1_1_y9 ;
wire early_flags_pmux_63_1_1_co0_4 ;
wire early_flags_pmux_63_1_1_wmux_9_S ;
wire early_flags_pmux_63_1_1_wmux_9_Y ;
wire early_flags_pmux_63_1_1_co1_3 ;
wire early_flags_pmux_63_1_1_wmux_8_S ;
wire early_flags_pmux_63_1_1_y3 ;
wire early_flags_pmux_63_1_1_y1 ;
wire early_flags_pmux_63_1_1_y0_3 ;
wire early_flags_pmux_63_1_1_co0_3 ;
wire early_flags_pmux_63_1_1_wmux_7_S ;
wire early_flags_pmux_63_1_1_y5 ;
wire early_flags_pmux_63_1_1_y7 ;
wire early_flags_pmux_63_1_1_co1_2 ;
wire early_flags_pmux_63_1_1_wmux_6_S ;
wire early_flags_pmux_63_1_1_y0_2 ;
wire early_flags_pmux_63_1_1_co0_2 ;
wire early_flags_pmux_63_1_1_wmux_5_S ;
wire early_flags_pmux_63_1_1_co1_1 ;
wire early_flags_pmux_63_1_1_wmux_4_S ;
wire early_flags_pmux_63_1_1_y0_1 ;
wire early_flags_pmux_63_1_1_co0_1 ;
wire early_flags_pmux_63_1_1_wmux_3_S ;
wire early_flags_pmux_63_1_1_co1_0 ;
wire early_flags_pmux_63_1_1_wmux_2_S ;
wire early_flags_pmux_63_1_1_y0_0 ;
wire early_flags_pmux_63_1_1_co0_0 ;
wire early_flags_pmux_63_1_1_wmux_1_S ;
wire early_flags_pmux_63_1_1_co1 ;
wire early_flags_pmux_63_1_1_wmux_0_S ;
wire early_flags_pmux_63_1_1_y0 ;
wire early_flags_pmux_63_1_1_co0 ;
wire early_flags_pmux_63_1_1_wmux_S ;
wire late_flags_pmux_126_1_1_co1_9 ;
wire late_flags_pmux_126_1_1_wmux_20_S ;
wire late_flags_pmux_126_1_1_y21 ;
wire late_flags_pmux_126_1_1_y3_0 ;
wire late_flags_pmux_126_1_1_y1_0 ;
wire late_flags_pmux_126_1_1_y0_8 ;
wire late_flags_pmux_126_1_1_co0_9 ;
wire late_flags_pmux_126_1_1_wmux_19_S ;
wire late_flags_pmux_126_1_1_y5_0 ;
wire late_flags_pmux_126_1_1_y7_0 ;
wire late_flags_pmux_126_1_1_co1_8 ;
wire late_flags_pmux_126_1_1_wmux_18_S ;
wire late_flags_pmux_126_1_1_y0_7 ;
wire late_flags_pmux_126_1_1_co0_8 ;
wire late_flags_pmux_126_1_1_wmux_17_S ;
wire late_flags_pmux_126_1_1_co1_7 ;
wire late_flags_pmux_126_1_1_wmux_16_S ;
wire late_flags_pmux_126_1_1_y0_6 ;
wire late_flags_pmux_126_1_1_co0_7 ;
wire late_flags_pmux_126_1_1_wmux_15_S ;
wire late_flags_pmux_126_1_1_co1_6 ;
wire late_flags_pmux_126_1_1_wmux_14_S ;
wire late_flags_pmux_126_1_1_y0_5 ;
wire late_flags_pmux_126_1_1_co0_6 ;
wire late_flags_pmux_126_1_1_wmux_13_S ;
wire late_flags_pmux_126_1_1_co1_5 ;
wire late_flags_pmux_126_1_1_wmux_12_S ;
wire late_flags_pmux_126_1_1_y0_4 ;
wire late_flags_pmux_126_1_1_co0_5 ;
wire late_flags_pmux_126_1_1_wmux_11_S ;
wire late_flags_pmux_126_1_1_co1_4 ;
wire late_flags_pmux_126_1_1_wmux_10_S ;
wire late_flags_pmux_126_1_1_y9 ;
wire late_flags_pmux_126_1_1_co0_4 ;
wire late_flags_pmux_126_1_1_wmux_9_S ;
wire late_flags_pmux_126_1_1_wmux_9_Y ;
wire late_flags_pmux_126_1_1_co1_3 ;
wire late_flags_pmux_126_1_1_wmux_8_S ;
wire late_flags_pmux_126_1_1_y3 ;
wire late_flags_pmux_126_1_1_y1 ;
wire late_flags_pmux_126_1_1_y0_3 ;
wire late_flags_pmux_126_1_1_co0_3 ;
wire late_flags_pmux_126_1_1_wmux_7_S ;
wire late_flags_pmux_126_1_1_y5 ;
wire late_flags_pmux_126_1_1_y7 ;
wire late_flags_pmux_126_1_1_co1_2 ;
wire late_flags_pmux_126_1_1_wmux_6_S ;
wire late_flags_pmux_126_1_1_y0_2 ;
wire late_flags_pmux_126_1_1_co0_2 ;
wire late_flags_pmux_126_1_1_wmux_5_S ;
wire late_flags_pmux_126_1_1_co1_1 ;
wire late_flags_pmux_126_1_1_wmux_4_S ;
wire late_flags_pmux_126_1_1_y0_1 ;
wire late_flags_pmux_126_1_1_co0_1 ;
wire late_flags_pmux_126_1_1_wmux_3_S ;
wire late_flags_pmux_126_1_1_co1_0 ;
wire late_flags_pmux_126_1_1_wmux_2_S ;
wire late_flags_pmux_126_1_1_y0_0 ;
wire late_flags_pmux_126_1_1_co0_0 ;
wire late_flags_pmux_126_1_1_wmux_1_S ;
wire late_flags_pmux_126_1_1_co1 ;
wire late_flags_pmux_126_1_1_wmux_0_S ;
wire late_flags_pmux_126_1_1_y0 ;
wire late_flags_pmux_126_1_1_co0 ;
wire late_flags_pmux_126_1_1_wmux_S ;
wire late_flags_pmux_63_1_0_co1_9 ;
wire late_flags_pmux_63_1_0_wmux_20_S ;
wire late_flags_pmux_63_1_0_0_y21 ;
wire late_flags_pmux_63_1_0_y3_0 ;
wire late_flags_pmux_63_1_0_y1_0 ;
wire late_flags_pmux_63_1_0_y0_8 ;
wire late_flags_pmux_63_1_0_co0_9 ;
wire late_flags_pmux_63_1_0_wmux_19_S ;
wire late_flags_pmux_63_1_0_y5_0 ;
wire late_flags_pmux_63_1_0_y7_0 ;
wire late_flags_pmux_63_1_0_co1_8 ;
wire late_flags_pmux_63_1_0_wmux_18_S ;
wire late_flags_pmux_63_1_0_y0_7 ;
wire late_flags_pmux_63_1_0_co0_8 ;
wire late_flags_pmux_63_1_0_wmux_17_S ;
wire late_flags_pmux_63_1_0_co1_7 ;
wire late_flags_pmux_63_1_0_wmux_16_S ;
wire late_flags_pmux_63_1_0_y0_6 ;
wire late_flags_pmux_63_1_0_co0_7 ;
wire late_flags_pmux_63_1_0_wmux_15_S ;
wire late_flags_pmux_63_1_0_co1_6 ;
wire late_flags_pmux_63_1_0_wmux_14_S ;
wire late_flags_pmux_63_1_0_y0_5 ;
wire late_flags_pmux_63_1_0_co0_6 ;
wire late_flags_pmux_63_1_0_wmux_13_S ;
wire late_flags_pmux_63_1_0_co1_5 ;
wire late_flags_pmux_63_1_0_wmux_12_S ;
wire late_flags_pmux_63_1_0_y0_4 ;
wire late_flags_pmux_63_1_0_co0_5 ;
wire late_flags_pmux_63_1_0_wmux_11_S ;
wire late_flags_pmux_63_1_0_co1_4 ;
wire late_flags_pmux_63_1_0_wmux_10_S ;
wire late_flags_pmux_63_1_0_0_y9 ;
wire late_flags_pmux_63_1_0_co0_4 ;
wire late_flags_pmux_63_1_0_wmux_9_S ;
wire late_flags_pmux_63_1_0_wmux_9_Y ;
wire late_flags_pmux_63_1_0_co1_3 ;
wire late_flags_pmux_63_1_0_wmux_8_S ;
wire late_flags_pmux_63_1_0_0_y3 ;
wire late_flags_pmux_63_1_0_0_y1 ;
wire late_flags_pmux_63_1_0_y0_3 ;
wire late_flags_pmux_63_1_0_co0_3 ;
wire late_flags_pmux_63_1_0_wmux_7_S ;
wire late_flags_pmux_63_1_0_0_y5 ;
wire late_flags_pmux_63_1_0_0_y7 ;
wire late_flags_pmux_63_1_0_co1_2 ;
wire late_flags_pmux_63_1_0_wmux_6_S ;
wire late_flags_pmux_63_1_0_y0_2 ;
wire late_flags_pmux_63_1_0_co0_2 ;
wire late_flags_pmux_63_1_0_wmux_5_S ;
wire late_flags_pmux_63_1_0_co1_1 ;
wire late_flags_pmux_63_1_0_wmux_4_S ;
wire late_flags_pmux_63_1_0_y0_1 ;
wire late_flags_pmux_63_1_0_co0_1 ;
wire late_flags_pmux_63_1_0_wmux_3_S ;
wire late_flags_pmux_63_1_0_co1_0 ;
wire late_flags_pmux_63_1_0_wmux_2_S ;
wire late_flags_pmux_63_1_0_y0_0 ;
wire late_flags_pmux_63_1_0_co0_0 ;
wire late_flags_pmux_63_1_0_wmux_1_S ;
wire late_flags_pmux_63_1_0_0_co1 ;
wire late_flags_pmux_63_1_0_wmux_0_S ;
wire late_flags_pmux_63_1_0_0_y0 ;
wire late_flags_pmux_63_1_0_0_co0 ;
wire late_flags_pmux_63_1_0_0_wmux_S ;
wire early_flags_pmux_126_1_0_co1_9 ;
wire early_flags_pmux_126_1_0_wmux_20_S ;
wire early_flags_pmux_126_1_0_0_y21 ;
wire early_flags_pmux_126_1_0_y3_0 ;
wire early_flags_pmux_126_1_0_y1_0 ;
wire early_flags_pmux_126_1_0_y0_8 ;
wire early_flags_pmux_126_1_0_co0_9 ;
wire early_flags_pmux_126_1_0_wmux_19_S ;
wire early_flags_pmux_126_1_0_y5_0 ;
wire early_flags_pmux_126_1_0_y7_0 ;
wire early_flags_pmux_126_1_0_co1_8 ;
wire early_flags_pmux_126_1_0_wmux_18_S ;
wire early_flags_pmux_126_1_0_y0_7 ;
wire early_flags_pmux_126_1_0_co0_8 ;
wire early_flags_pmux_126_1_0_wmux_17_S ;
wire early_flags_pmux_126_1_0_co1_7 ;
wire early_flags_pmux_126_1_0_wmux_16_S ;
wire early_flags_pmux_126_1_0_y0_6 ;
wire early_flags_pmux_126_1_0_co0_7 ;
wire early_flags_pmux_126_1_0_wmux_15_S ;
wire early_flags_pmux_126_1_0_co1_6 ;
wire early_flags_pmux_126_1_0_wmux_14_S ;
wire early_flags_pmux_126_1_0_y0_5 ;
wire early_flags_pmux_126_1_0_co0_6 ;
wire early_flags_pmux_126_1_0_wmux_13_S ;
wire early_flags_pmux_126_1_0_co1_5 ;
wire early_flags_pmux_126_1_0_wmux_12_S ;
wire early_flags_pmux_126_1_0_y0_4 ;
wire early_flags_pmux_126_1_0_co0_5 ;
wire early_flags_pmux_126_1_0_wmux_11_S ;
wire early_flags_pmux_126_1_0_co1_4 ;
wire early_flags_pmux_126_1_0_wmux_10_S ;
wire early_flags_pmux_126_1_0_0_y9 ;
wire early_flags_pmux_126_1_0_co0_4 ;
wire early_flags_pmux_126_1_0_wmux_9_S ;
wire early_flags_pmux_126_1_0_wmux_9_Y ;
wire early_flags_pmux_126_1_0_co1_3 ;
wire early_flags_pmux_126_1_0_wmux_8_S ;
wire early_flags_pmux_126_1_0_0_y3 ;
wire early_flags_pmux_126_1_0_0_y1 ;
wire early_flags_pmux_126_1_0_y0_3 ;
wire early_flags_pmux_126_1_0_co0_3 ;
wire early_flags_pmux_126_1_0_wmux_7_S ;
wire early_flags_pmux_126_1_0_0_y5 ;
wire early_flags_pmux_126_1_0_0_y7 ;
wire early_flags_pmux_126_1_0_co1_2 ;
wire early_flags_pmux_126_1_0_wmux_6_S ;
wire early_flags_pmux_126_1_0_y0_2 ;
wire early_flags_pmux_126_1_0_co0_2 ;
wire early_flags_pmux_126_1_0_wmux_5_S ;
wire early_flags_pmux_126_1_0_co1_1 ;
wire early_flags_pmux_126_1_0_wmux_4_S ;
wire early_flags_pmux_126_1_0_y0_1 ;
wire early_flags_pmux_126_1_0_co0_1 ;
wire early_flags_pmux_126_1_0_wmux_3_S ;
wire early_flags_pmux_126_1_0_co1_0 ;
wire early_flags_pmux_126_1_0_wmux_2_S ;
wire early_flags_pmux_126_1_0_y0_0 ;
wire early_flags_pmux_126_1_0_co0_0 ;
wire early_flags_pmux_126_1_0_wmux_1_S ;
wire early_flags_pmux_126_1_0_0_co1 ;
wire early_flags_pmux_126_1_0_wmux_0_S ;
wire early_flags_pmux_126_1_0_0_y0 ;
wire early_flags_pmux_126_1_0_0_co0 ;
wire early_flags_pmux_126_1_0_0_wmux_S ;
wire early_flags_pmux_126_1_1_co1_9 ;
wire early_flags_pmux_126_1_1_wmux_20_S ;
wire early_flags_pmux_126_1_1_y21 ;
wire early_flags_pmux_126_1_1_y3_0 ;
wire early_flags_pmux_126_1_1_y1_0 ;
wire early_flags_pmux_126_1_1_y0_8 ;
wire early_flags_pmux_126_1_1_co0_9 ;
wire early_flags_pmux_126_1_1_wmux_19_S ;
wire early_flags_pmux_126_1_1_y5_0 ;
wire early_flags_pmux_126_1_1_y7_0 ;
wire early_flags_pmux_126_1_1_co1_8 ;
wire early_flags_pmux_126_1_1_wmux_18_S ;
wire early_flags_pmux_126_1_1_y0_7 ;
wire early_flags_pmux_126_1_1_co0_8 ;
wire early_flags_pmux_126_1_1_wmux_17_S ;
wire early_flags_pmux_126_1_1_co1_7 ;
wire early_flags_pmux_126_1_1_wmux_16_S ;
wire early_flags_pmux_126_1_1_y0_6 ;
wire early_flags_pmux_126_1_1_co0_7 ;
wire early_flags_pmux_126_1_1_wmux_15_S ;
wire early_flags_pmux_126_1_1_co1_6 ;
wire early_flags_pmux_126_1_1_wmux_14_S ;
wire early_flags_pmux_126_1_1_y0_5 ;
wire early_flags_pmux_126_1_1_co0_6 ;
wire early_flags_pmux_126_1_1_wmux_13_S ;
wire early_flags_pmux_126_1_1_co1_5 ;
wire early_flags_pmux_126_1_1_wmux_12_S ;
wire early_flags_pmux_126_1_1_y0_4 ;
wire early_flags_pmux_126_1_1_co0_5 ;
wire early_flags_pmux_126_1_1_wmux_11_S ;
wire early_flags_pmux_126_1_1_co1_4 ;
wire early_flags_pmux_126_1_1_wmux_10_S ;
wire early_flags_pmux_126_1_1_y9 ;
wire early_flags_pmux_126_1_1_co0_4 ;
wire early_flags_pmux_126_1_1_wmux_9_S ;
wire early_flags_pmux_126_1_1_wmux_9_Y ;
wire early_flags_pmux_126_1_1_co1_3 ;
wire early_flags_pmux_126_1_1_wmux_8_S ;
wire early_flags_pmux_126_1_1_y3 ;
wire early_flags_pmux_126_1_1_y1 ;
wire early_flags_pmux_126_1_1_y0_3 ;
wire early_flags_pmux_126_1_1_co0_3 ;
wire early_flags_pmux_126_1_1_wmux_7_S ;
wire early_flags_pmux_126_1_1_y5 ;
wire early_flags_pmux_126_1_1_y7 ;
wire early_flags_pmux_126_1_1_co1_2 ;
wire early_flags_pmux_126_1_1_wmux_6_S ;
wire early_flags_pmux_126_1_1_y0_2 ;
wire early_flags_pmux_126_1_1_co0_2 ;
wire early_flags_pmux_126_1_1_wmux_5_S ;
wire early_flags_pmux_126_1_1_co1_1 ;
wire early_flags_pmux_126_1_1_wmux_4_S ;
wire early_flags_pmux_126_1_1_y0_1 ;
wire early_flags_pmux_126_1_1_co0_1 ;
wire early_flags_pmux_126_1_1_wmux_3_S ;
wire early_flags_pmux_126_1_1_co1_0 ;
wire early_flags_pmux_126_1_1_wmux_2_S ;
wire early_flags_pmux_126_1_1_y0_0 ;
wire early_flags_pmux_126_1_1_co0_0 ;
wire early_flags_pmux_126_1_1_wmux_1_S ;
wire early_flags_pmux_126_1_1_co1 ;
wire early_flags_pmux_126_1_1_wmux_0_S ;
wire early_flags_pmux_126_1_1_y0 ;
wire early_flags_pmux_126_1_1_co0 ;
wire early_flags_pmux_126_1_1_wmux_S ;
wire early_flags_pmux_63_1_0_co1_9 ;
wire early_flags_pmux_63_1_0_wmux_20_S ;
wire early_flags_pmux_63_1_0_0_y21 ;
wire early_flags_pmux_63_1_0_y3_0 ;
wire early_flags_pmux_63_1_0_y1_0 ;
wire early_flags_pmux_63_1_0_y0_8 ;
wire early_flags_pmux_63_1_0_co0_9 ;
wire early_flags_pmux_63_1_0_wmux_19_S ;
wire early_flags_pmux_63_1_0_y5_0 ;
wire early_flags_pmux_63_1_0_y7_0 ;
wire early_flags_pmux_63_1_0_co1_8 ;
wire early_flags_pmux_63_1_0_wmux_18_S ;
wire early_flags_pmux_63_1_0_y0_7 ;
wire early_flags_pmux_63_1_0_co0_8 ;
wire early_flags_pmux_63_1_0_wmux_17_S ;
wire early_flags_pmux_63_1_0_co1_7 ;
wire early_flags_pmux_63_1_0_wmux_16_S ;
wire early_flags_pmux_63_1_0_y0_6 ;
wire early_flags_pmux_63_1_0_co0_7 ;
wire early_flags_pmux_63_1_0_wmux_15_S ;
wire early_flags_pmux_63_1_0_co1_6 ;
wire early_flags_pmux_63_1_0_wmux_14_S ;
wire early_flags_pmux_63_1_0_y0_5 ;
wire early_flags_pmux_63_1_0_co0_6 ;
wire early_flags_pmux_63_1_0_wmux_13_S ;
wire early_flags_pmux_63_1_0_co1_5 ;
wire early_flags_pmux_63_1_0_wmux_12_S ;
wire early_flags_pmux_63_1_0_y0_4 ;
wire early_flags_pmux_63_1_0_co0_5 ;
wire early_flags_pmux_63_1_0_wmux_11_S ;
wire early_flags_pmux_63_1_0_co1_4 ;
wire early_flags_pmux_63_1_0_wmux_10_S ;
wire early_flags_pmux_63_1_0_0_y9 ;
wire early_flags_pmux_63_1_0_co0_4 ;
wire early_flags_pmux_63_1_0_wmux_9_S ;
wire early_flags_pmux_63_1_0_wmux_9_Y ;
wire early_flags_pmux_63_1_0_co1_3 ;
wire early_flags_pmux_63_1_0_wmux_8_S ;
wire early_flags_pmux_63_1_0_0_y3 ;
wire early_flags_pmux_63_1_0_0_y1 ;
wire early_flags_pmux_63_1_0_y0_3 ;
wire early_flags_pmux_63_1_0_co0_3 ;
wire early_flags_pmux_63_1_0_wmux_7_S ;
wire early_flags_pmux_63_1_0_0_y5 ;
wire early_flags_pmux_63_1_0_0_y7 ;
wire early_flags_pmux_63_1_0_co1_2 ;
wire early_flags_pmux_63_1_0_wmux_6_S ;
wire early_flags_pmux_63_1_0_y0_2 ;
wire early_flags_pmux_63_1_0_co0_2 ;
wire early_flags_pmux_63_1_0_wmux_5_S ;
wire early_flags_pmux_63_1_0_co1_1 ;
wire early_flags_pmux_63_1_0_wmux_4_S ;
wire early_flags_pmux_63_1_0_y0_1 ;
wire early_flags_pmux_63_1_0_co0_1 ;
wire early_flags_pmux_63_1_0_wmux_3_S ;
wire early_flags_pmux_63_1_0_co1_0 ;
wire early_flags_pmux_63_1_0_wmux_2_S ;
wire early_flags_pmux_63_1_0_y0_0 ;
wire early_flags_pmux_63_1_0_co0_0 ;
wire early_flags_pmux_63_1_0_wmux_1_S ;
wire early_flags_pmux_63_1_0_0_co1 ;
wire early_flags_pmux_63_1_0_wmux_0_S ;
wire early_flags_pmux_63_1_0_0_y0 ;
wire early_flags_pmux_63_1_0_0_co0 ;
wire early_flags_pmux_63_1_0_0_wmux_S ;
wire late_flags_pmux_63_1_1_co1_9 ;
wire late_flags_pmux_63_1_1_wmux_20_S ;
wire late_flags_pmux_63_1_1_y21 ;
wire late_flags_pmux_63_1_1_y3_0 ;
wire late_flags_pmux_63_1_1_y1_0 ;
wire late_flags_pmux_63_1_1_y0_8 ;
wire late_flags_pmux_63_1_1_co0_9 ;
wire late_flags_pmux_63_1_1_wmux_19_S ;
wire late_flags_pmux_63_1_1_y5_0 ;
wire late_flags_pmux_63_1_1_y7_0 ;
wire late_flags_pmux_63_1_1_co1_8 ;
wire late_flags_pmux_63_1_1_wmux_18_S ;
wire late_flags_pmux_63_1_1_y0_7 ;
wire late_flags_pmux_63_1_1_co0_8 ;
wire late_flags_pmux_63_1_1_wmux_17_S ;
wire late_flags_pmux_63_1_1_co1_7 ;
wire late_flags_pmux_63_1_1_wmux_16_S ;
wire late_flags_pmux_63_1_1_y0_6 ;
wire late_flags_pmux_63_1_1_co0_7 ;
wire late_flags_pmux_63_1_1_wmux_15_S ;
wire late_flags_pmux_63_1_1_co1_6 ;
wire late_flags_pmux_63_1_1_wmux_14_S ;
wire late_flags_pmux_63_1_1_y0_5 ;
wire late_flags_pmux_63_1_1_co0_6 ;
wire late_flags_pmux_63_1_1_wmux_13_S ;
wire late_flags_pmux_63_1_1_co1_5 ;
wire late_flags_pmux_63_1_1_wmux_12_S ;
wire late_flags_pmux_63_1_1_y0_4 ;
wire late_flags_pmux_63_1_1_co0_5 ;
wire late_flags_pmux_63_1_1_wmux_11_S ;
wire late_flags_pmux_63_1_1_co1_4 ;
wire late_flags_pmux_63_1_1_wmux_10_S ;
wire late_flags_pmux_63_1_1_y9 ;
wire late_flags_pmux_63_1_1_co0_4 ;
wire late_flags_pmux_63_1_1_wmux_9_S ;
wire late_flags_pmux_63_1_1_wmux_9_Y ;
wire late_flags_pmux_63_1_1_co1_3 ;
wire late_flags_pmux_63_1_1_wmux_8_S ;
wire late_flags_pmux_63_1_1_y3 ;
wire late_flags_pmux_63_1_1_y1 ;
wire late_flags_pmux_63_1_1_y0_3 ;
wire late_flags_pmux_63_1_1_co0_3 ;
wire late_flags_pmux_63_1_1_wmux_7_S ;
wire late_flags_pmux_63_1_1_y5 ;
wire late_flags_pmux_63_1_1_y7 ;
wire late_flags_pmux_63_1_1_co1_2 ;
wire late_flags_pmux_63_1_1_wmux_6_S ;
wire late_flags_pmux_63_1_1_y0_2 ;
wire late_flags_pmux_63_1_1_co0_2 ;
wire late_flags_pmux_63_1_1_wmux_5_S ;
wire late_flags_pmux_63_1_1_co1_1 ;
wire late_flags_pmux_63_1_1_wmux_4_S ;
wire late_flags_pmux_63_1_1_y0_1 ;
wire late_flags_pmux_63_1_1_co0_1 ;
wire late_flags_pmux_63_1_1_wmux_3_S ;
wire late_flags_pmux_63_1_1_co1_0 ;
wire late_flags_pmux_63_1_1_wmux_2_S ;
wire late_flags_pmux_63_1_1_y0_0 ;
wire late_flags_pmux_63_1_1_co0_0 ;
wire late_flags_pmux_63_1_1_wmux_1_S ;
wire late_flags_pmux_63_1_1_co1 ;
wire late_flags_pmux_63_1_1_wmux_0_S ;
wire late_flags_pmux_63_1_1_y0 ;
wire late_flags_pmux_63_1_1_co0 ;
wire late_flags_pmux_63_1_1_wmux_S ;
wire late_flags_pmux_126_1_0_co1_9 ;
wire late_flags_pmux_126_1_0_wmux_20_S ;
wire late_flags_pmux_126_1_0_0_y21 ;
wire late_flags_pmux_126_1_0_y3_0 ;
wire late_flags_pmux_126_1_0_y1_0 ;
wire late_flags_pmux_126_1_0_y0_8 ;
wire late_flags_pmux_126_1_0_co0_9 ;
wire late_flags_pmux_126_1_0_wmux_19_S ;
wire late_flags_pmux_126_1_0_y5_0 ;
wire late_flags_pmux_126_1_0_y7_0 ;
wire late_flags_pmux_126_1_0_co1_8 ;
wire late_flags_pmux_126_1_0_wmux_18_S ;
wire late_flags_pmux_126_1_0_y0_7 ;
wire late_flags_pmux_126_1_0_co0_8 ;
wire late_flags_pmux_126_1_0_wmux_17_S ;
wire late_flags_pmux_126_1_0_co1_7 ;
wire late_flags_pmux_126_1_0_wmux_16_S ;
wire late_flags_pmux_126_1_0_y0_6 ;
wire late_flags_pmux_126_1_0_co0_7 ;
wire late_flags_pmux_126_1_0_wmux_15_S ;
wire late_flags_pmux_126_1_0_co1_6 ;
wire late_flags_pmux_126_1_0_wmux_14_S ;
wire late_flags_pmux_126_1_0_y0_5 ;
wire late_flags_pmux_126_1_0_co0_6 ;
wire late_flags_pmux_126_1_0_wmux_13_S ;
wire late_flags_pmux_126_1_0_co1_5 ;
wire late_flags_pmux_126_1_0_wmux_12_S ;
wire late_flags_pmux_126_1_0_y0_4 ;
wire late_flags_pmux_126_1_0_co0_5 ;
wire late_flags_pmux_126_1_0_wmux_11_S ;
wire late_flags_pmux_126_1_0_co1_4 ;
wire late_flags_pmux_126_1_0_wmux_10_S ;
wire late_flags_pmux_126_1_0_0_y9 ;
wire late_flags_pmux_126_1_0_co0_4 ;
wire late_flags_pmux_126_1_0_wmux_9_S ;
wire late_flags_pmux_126_1_0_wmux_9_Y ;
wire late_flags_pmux_126_1_0_co1_3 ;
wire late_flags_pmux_126_1_0_wmux_8_S ;
wire late_flags_pmux_126_1_0_0_y3 ;
wire late_flags_pmux_126_1_0_0_y1 ;
wire late_flags_pmux_126_1_0_y0_3 ;
wire late_flags_pmux_126_1_0_co0_3 ;
wire late_flags_pmux_126_1_0_wmux_7_S ;
wire late_flags_pmux_126_1_0_0_y5 ;
wire late_flags_pmux_126_1_0_0_y7 ;
wire late_flags_pmux_126_1_0_co1_2 ;
wire late_flags_pmux_126_1_0_wmux_6_S ;
wire late_flags_pmux_126_1_0_y0_2 ;
wire late_flags_pmux_126_1_0_co0_2 ;
wire late_flags_pmux_126_1_0_wmux_5_S ;
wire late_flags_pmux_126_1_0_co1_1 ;
wire late_flags_pmux_126_1_0_wmux_4_S ;
wire late_flags_pmux_126_1_0_y0_1 ;
wire late_flags_pmux_126_1_0_co0_1 ;
wire late_flags_pmux_126_1_0_wmux_3_S ;
wire late_flags_pmux_126_1_0_co1_0 ;
wire late_flags_pmux_126_1_0_wmux_2_S ;
wire late_flags_pmux_126_1_0_y0_0 ;
wire late_flags_pmux_126_1_0_co0_0 ;
wire late_flags_pmux_126_1_0_wmux_1_S ;
wire late_flags_pmux_126_1_0_0_co1 ;
wire late_flags_pmux_126_1_0_wmux_0_S ;
wire late_flags_pmux_126_1_0_0_y0 ;
wire late_flags_pmux_126_1_0_0_co0 ;
wire late_flags_pmux_126_1_0_0_wmux_S ;
wire un1_bitalign_curr_state_12_Z ;
wire un1_restart_trng_fg_10_sn ;
wire bitalign_curr_state12_Z ;
wire bitalign_curr_state148_Z ;
wire bitalign_curr_state_1_sqmuxa_4_Z ;
wire un1_tap_cnt_0_sqmuxa_6_0 ;
wire bitalign_curr_state154_Z ;
wire bitalign_curr_state164_Z ;
wire bitalign_curr_state41_Z ;
wire calc_done_0_sqmuxa_Z ;
wire un1_bitalign_curr_state148_9_0_Z ;
wire un34 ;
wire calc_done25_Z ;
wire un1_noearly_nolate_diff_start_valid_Z ;
wire calc_done27_Z ;
wire bitalign_curr_state160_Z ;
wire emflag_cnt_0_sqmuxa ;
wire bitalign_curr_state159_Z ;
wire un1_early_last_set_1_sqmuxa_1_1_tz_Z ;
wire bitalign_curr_state162_Z ;
wire un1_calc_done25_5_Z ;
wire un1_early_late_diff_valid_Z ;
wire un10_early_flags_47_0_Z ;
wire un10_early_flags_30_0_Z ;
wire N_20 ;
wire late_last_set15_Z ;
wire N_94 ;
wire N_60_0 ;
wire N_98 ;
wire bitalign_curr_state148_2_Z ;
wire N_40 ;
wire m40_1_1 ;
wire un1_restart_trng_fg_10_sn_1 ;
wire early_last_set_1_sqmuxa_1_3_Z ;
wire early_val_0_sqmuxa_1_0_Z ;
wire tap_cnt_0_sqmuxa_1_Z ;
wire N_100_0 ;
wire m101_1_1 ;
wire N_102 ;
wire bitalign_curr_state161_2_Z ;
wire N_92 ;
wire m91_1 ;
wire m91_1_0 ;
wire un1_retrain_adj_tap_i ;
wire m82_1_0 ;
wire m82_1_1 ;
wire N_83 ;
wire bitalign_curr_state89_Z ;
wire N_63 ;
wire sig_rx_BIT_ALGN_CLR_FLGS14_Z ;
wire m64_1_1 ;
wire N_65 ;
wire N_117_mux_1 ;
wire m23_1_2 ;
wire N_124_mux ;
wire m37_1_1 ;
wire m37 ;
wire i12_mux_0 ;
wire N_35 ;
wire m7_1_1 ;
wire N_8 ;
wire tapcnt_final_2_sqmuxa_Z ;
wire m86_1 ;
wire m85_1 ;
wire N_76_0 ;
wire m67_1 ;
wire m66_1 ;
wire N_51 ;
wire N_119_mux ;
wire m55_0 ;
wire tapcnt_final_13_m0s2_Z ;
wire un1_tapcnt_final_0_sqmuxa_Z ;
wire N_15 ;
wire m50_1_1 ;
wire N_47 ;
wire N_50 ;
wire N_9 ;
wire N_11 ;
wire early_cur_set_0_sqmuxa_1_Z ;
wire tapcnt_final_5_sqmuxa ;
wire rx_err_1_sqmuxa_Z ;
wire calc_done_4_sqmuxa_0_Z ;
wire un1_bitalign_curr_state_0_sqmuxa_9_4_Z ;
wire un1_bitalign_curr_state_0_sqmuxa_9_i ;
wire calc_done25_248_Z ;
wire calc_done25_253_Z ;
wire calc_done25_249_Z ;
wire calc_done25_234_Z ;
wire calc_done25_235_Z ;
wire calc_done25_251_Z ;
wire calc_done25_244_Z ;
wire un1_bitalign_curr_state148_5_4_Z ;
wire un1_bitalign_curr_state148_5_Z ;
wire calc_done25_160_Z ;
wire calc_done25_161_Z ;
wire calc_done25_233_Z ;
wire calc_done25_209_Z ;
wire un34lto7_3_Z ;
wire tap_cnt_0_sqmuxa_0_Z ;
wire rx_BIT_ALGN_ERR_3_Z ;
wire reset_dly_fg4_4_Z ;
wire early_late_diff_0_sqmuxa_1_0_Z ;
wire tap_cnt_0_sqmuxa_2_0 ;
wire un1_bitalign_curr_state_1_sqmuxa_2_i_0 ;
wire N_63_0 ;
wire rx_BIT_ALGN_MOVE_0_sqmuxa_1_Z ;
wire N_82 ;
wire N_1498 ;
wire N_1499 ;
wire N_1416 ;
wire i22_mux_1 ;
wire un1_rx_BIT_ALGN_START ;
wire bitalign_curr_state152_1_Z ;
wire tapcnt_final_upd_1_sqmuxa ;
wire un1_sig_re_train_Z ;
wire bitalign_curr_state163_2 ;
wire un1_bitalign_curr_state_15_1_Z ;
wire bitalign_curr_state155_1_Z ;
wire bitalign_curr_state159_2_Z ;
wire un1_early_flags_pmux_1_Z ;
wire calc_done25_191_Z ;
wire calc_done25_190_Z ;
wire calc_done25_189_Z ;
wire calc_done25_188_Z ;
wire calc_done25_187_Z ;
wire calc_done25_186_Z ;
wire calc_done25_185_Z ;
wire calc_done25_184_Z ;
wire calc_done25_183_Z ;
wire calc_done25_182_Z ;
wire calc_done25_181_Z ;
wire calc_done25_180_Z ;
wire calc_done25_179_Z ;
wire calc_done25_178_Z ;
wire calc_done25_177_Z ;
wire calc_done25_176_Z ;
wire calc_done25_175_Z ;
wire calc_done25_174_Z ;
wire calc_done25_173_Z ;
wire calc_done25_172_Z ;
wire calc_done25_171_Z ;
wire calc_done25_170_Z ;
wire calc_done25_169_Z ;
wire calc_done25_168_Z ;
wire calc_done25_167_Z ;
wire calc_done25_166_Z ;
wire calc_done25_165_Z ;
wire calc_done25_164_Z ;
wire calc_done25_163_Z ;
wire calc_done25_162_Z ;
wire calc_done25_159_Z ;
wire calc_done25_158_Z ;
wire calc_done25_157_Z ;
wire calc_done25_156_Z ;
wire calc_done25_155_Z ;
wire calc_done25_154_Z ;
wire calc_done25_153_Z ;
wire calc_done25_152_Z ;
wire calc_done25_151_Z ;
wire calc_done25_150_Z ;
wire calc_done25_149_Z ;
wire calc_done25_148_Z ;
wire calc_done25_147_Z ;
wire calc_done25_146_Z ;
wire calc_done25_145_Z ;
wire calc_done25_144_Z ;
wire calc_done25_143_Z ;
wire calc_done25_142_Z ;
wire calc_done25_141_Z ;
wire calc_done25_140_Z ;
wire calc_done25_139_Z ;
wire calc_done25_138_Z ;
wire calc_done25_137_Z ;
wire calc_done25_136_Z ;
wire calc_done25_135_Z ;
wire calc_done25_134_Z ;
wire calc_done25_133_Z ;
wire calc_done25_132_Z ;
wire calc_done25_131_Z ;
wire calc_done25_130_Z ;
wire calc_done25_129_Z ;
wire calc_done25_128_Z ;
wire bitalign_curr_state_2_sqmuxa_4_0_0_Z ;
wire un2_noearly_nolate_diff_start_validlto7_2_Z ;
wire un2_noearly_nolate_diff_nxt_validlto7_2_Z ;
wire early_flags_dec_127_4_Z ;
wire un2_early_late_diff_validlto7_2_Z ;
wire rx_BIT_ALGN_MOVE_0_sqmuxa_0_Z ;
wire un34lto7_4_Z ;
wire tap_cnt_0_sqmuxa_1_0_Z ;
wire rx_BIT_ALGN_ERR_4_Z ;
wire reset_dly_fg4_6_Z ;
wire un1_early_flags_1_sqmuxa_i ;
wire bitalign_curr_state_0_sqmuxa_10 ;
wire bitalign_curr_state61 ;
wire N_114_mux ;
wire un2_noearly_nolate_diff_nxt_validlt3 ;
wire bitalign_curr_state13 ;
wire un1_bitalign_curr_state151_Z ;
wire bitalign_curr_state152_3_Z ;
wire bitalign_curr_state154_3_Z ;
wire un2_noearly_nolate_diff_start_validlt3 ;
wire N_31 ;
wire un1_bitalign_curr_state_16_1_Z ;
wire bitalign_curr_state12_0 ;
wire reset_dly_fg4_8_Z ;
wire bitalign_curr_state161_Z ;
wire bit_align_dly_done_0_sqmuxa_Z ;
wire bitalign_curr_state155_Z ;
wire bitalign_curr_state_0_sqmuxa_8_Z ;
wire bitalign_curr_state153_Z ;
wire bitalign_curr_state156_Z ;
wire bitalign_curr_state163_Z ;
wire N_108 ;
wire bitalign_curr_state149_Z ;
wire tapcnt_final_1_sqmuxa_2_Z ;
wire N_61 ;
wire un1_bitalign_curr_state152_Z ;
wire un1_restart_trng_fg_Z ;
wire sig_rx_BIT_ALGN_CLR_FLGS_0_sqmuxa_Z ;
wire un1_bitalign_curr_state_1_sqmuxa_6_i_0 ;
wire un2_early_late_diff_validlt7 ;
wire un1_calc_done25_7_i ;
wire bitalign_curr_state61_0 ;
wire bitalign_curr_state61_1_Z ;
wire bitalign_curr_state61_4_Z ;
wire bitalign_curr_state61_5_Z ;
wire bitalign_curr_state61_6_Z ;
wire bitalign_curr_state61_3_Z ;
wire bitalign_curr_state61_2_Z ;
wire un1_bitalign_curr_state_15_0_Z ;
wire calc_done25_239_Z ;
wire calc_done25_238_Z ;
wire calc_done25_237_Z ;
wire calc_done25_236_Z ;
wire calc_done25_231_Z ;
wire calc_done25_230_Z ;
wire calc_done25_229_Z ;
wire calc_done25_228_Z ;
wire calc_done25_227_Z ;
wire calc_done25_226_Z ;
wire calc_done25_225_Z ;
wire calc_done25_224_Z ;
wire un1_bitalign_curr_state148_2_Z ;
wire rx_BIT_ALGN_LOAD_0_sqmuxa_Z ;
wire sig_rx_BIT_ALGN_CLR_FLGS_0_sqmuxa_1_Z ;
wire un1_bitalign_curr_state148_3_Z ;
wire early_flags_0_sqmuxa_1_Z ;
wire early_flags_1_sqmuxa_1_Z ;
wire bit_align_done_0_sqmuxa_2_Z ;
wire N_52 ;
wire rx_trng_done_1_sqmuxa_Z ;
wire early_flags_0_sqmuxa_Z ;
wire early_flags_1_sqmuxa_Z ;
wire CO1 ;
wire un1_tapcnt_final_Z ;
wire rx_BIT_ALGN_DIR_1_sqmuxa_Z ;
wire un1_rx_BIT_ALGN_LOAD_0_sqmuxa_i_0 ;
wire N_14 ;
wire timeout_cntlde_0 ;
wire un1_bitalign_curr_state148_8_0_Z ;
wire un1_bitalign_curr_state148_4_1_Z ;
wire bitalign_curr_state_0_sqmuxa_9_Z ;
wire bit_align_done_0_sqmuxa_3_1_Z ;
wire early_late_diff_0_sqmuxa_Z ;
wire un1_bitalign_curr_state_13_1_Z ;
wire un1_early_flags_1_sqmuxa_1_Z ;
wire tapcnt_final_upd_3_sqmuxa_Z ;
wire un1_noearly_nolate_diff_nxt_valid_Z ;
wire bitalign_curr_state61_NE_4_Z ;
wire emflag_cntlde_1 ;
wire un1_bitalign_curr_state_0_sqmuxa_9_1_Z ;
wire un1_restart_trng_fg_10_0_Z ;
wire rx_BIT_ALGN_MOVE_0_sqmuxa_2_1_Z ;
wire un1_bitalign_curr_state_14_1_Z ;
wire un1_bitalign_curr_state_2_sqmuxa_Z ;
wire i22_mux ;
wire tapcnt_final_upd_2_sqmuxa ;
wire emflag_cnt_1_sqmuxa_1_Z ;
wire N_130_mux ;
wire un1_bitalign_curr_state148_8_2_Z ;
wire un1_bitalign_curr_state_15_3_Z ;
wire emflag_cntlde_4 ;
wire un1_bitalign_curr_state148_9_2_Z ;
wire calc_done26_Z ;
wire calc_done28_Z ;
wire un1_bitalign_curr_state_0_sqmuxa_9_2_Z ;
// @11:71
  CFG1 \rst_cnt_RNO[0]  (
	.A(rst_cnt_Z[0]),
	.Y(rst_cnt_s[0])
);
defparam \rst_cnt_RNO[0] .INIT=2'h1;
// @11:71
  CFG1 tapcnt_final_upd_8_s_6_RNO (
	.A(mv_dn_fg_0_sqmuxa_i_o2_Z),
	.Y(N_12_i)
);
defparam tapcnt_final_upd_8_s_6_RNO.INIT=2'h1;
// @11:71
  CFG1 \cnt_RNO[0]  (
	.A(CO0_0),
	.Y(CO0_0_i)
);
defparam \cnt_RNO[0] .INIT=2'h1;
// @11:71
  CFG1 un1_restart_trng_fg_5_RNIIB4C (
	.A(un1_restart_trng_fg_5_Z),
	.Y(N_19_i)
);
defparam un1_restart_trng_fg_5_RNIIB4C.INIT=2'h1;
// @10:145
  CFG3 \late_flags_7_fast[11]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[11]),
	.C(un10_early_flags[11]),
	.Y(late_flags_7_fast_Z[11])
);
defparam \late_flags_7_fast[11] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[10]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[10]),
	.C(un10_early_flags[10]),
	.Y(late_flags_7_fast_Z[10])
);
defparam \late_flags_7_fast[10] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[9]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[9]),
	.C(un10_early_flags[9]),
	.Y(late_flags_7_fast_Z[9])
);
defparam \late_flags_7_fast[9] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[8]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[8]),
	.C(un10_early_flags[8]),
	.Y(late_flags_7_fast_Z[8])
);
defparam \late_flags_7_fast[8] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[7]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[7]),
	.C(un10_early_flags[7]),
	.Y(late_flags_7_fast_Z[7])
);
defparam \late_flags_7_fast[7] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[6]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[6]),
	.C(un10_early_flags[6]),
	.Y(late_flags_7_fast_Z[6])
);
defparam \late_flags_7_fast[6] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[5]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[5]),
	.C(un10_early_flags[5]),
	.Y(late_flags_7_fast_Z[5])
);
defparam \late_flags_7_fast[5] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[4]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[4]),
	.C(un10_early_flags[4]),
	.Y(late_flags_7_fast_Z[4])
);
defparam \late_flags_7_fast[4] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[3]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[3]),
	.C(un10_early_flags[3]),
	.Y(late_flags_7_fast_Z[3])
);
defparam \late_flags_7_fast[3] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[2]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[2]),
	.C(un10_early_flags[2]),
	.Y(late_flags_7_fast_Z[2])
);
defparam \late_flags_7_fast[2] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[1]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[1]),
	.C(un10_early_flags[1]),
	.Y(late_flags_7_fast_Z[1])
);
defparam \late_flags_7_fast[1] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[0]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[0]),
	.C(un10_early_flags[0]),
	.Y(late_flags_7_fast_Z[0])
);
defparam \late_flags_7_fast[0] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[26]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[26]),
	.C(un10_early_flags[26]),
	.Y(late_flags_7_fast_Z[26])
);
defparam \late_flags_7_fast[26] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[25]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[25]),
	.C(un10_early_flags[25]),
	.Y(late_flags_7_fast_Z[25])
);
defparam \late_flags_7_fast[25] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[24]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[24]),
	.C(un10_early_flags[24]),
	.Y(late_flags_7_fast_Z[24])
);
defparam \late_flags_7_fast[24] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[23]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[23]),
	.C(un10_early_flags[23]),
	.Y(late_flags_7_fast_Z[23])
);
defparam \late_flags_7_fast[23] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[22]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[22]),
	.C(un10_early_flags[22]),
	.Y(late_flags_7_fast_Z[22])
);
defparam \late_flags_7_fast[22] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[21]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[21]),
	.C(un10_early_flags[21]),
	.Y(late_flags_7_fast_Z[21])
);
defparam \late_flags_7_fast[21] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[20]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[20]),
	.C(un10_early_flags[20]),
	.Y(late_flags_7_fast_Z[20])
);
defparam \late_flags_7_fast[20] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[19]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[19]),
	.C(un10_early_flags[19]),
	.Y(late_flags_7_fast_Z[19])
);
defparam \late_flags_7_fast[19] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[18]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[18]),
	.C(un10_early_flags[18]),
	.Y(late_flags_7_fast_Z[18])
);
defparam \late_flags_7_fast[18] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[17]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[17]),
	.C(un10_early_flags[17]),
	.Y(late_flags_7_fast_Z[17])
);
defparam \late_flags_7_fast[17] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[16]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[16]),
	.C(un10_early_flags[16]),
	.Y(late_flags_7_fast_Z[16])
);
defparam \late_flags_7_fast[16] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[15]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[15]),
	.C(un10_early_flags[15]),
	.Y(late_flags_7_fast_Z[15])
);
defparam \late_flags_7_fast[15] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[14]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[14]),
	.C(un10_early_flags[14]),
	.Y(late_flags_7_fast_Z[14])
);
defparam \late_flags_7_fast[14] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[13]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[13]),
	.C(un10_early_flags[13]),
	.Y(late_flags_7_fast_Z[13])
);
defparam \late_flags_7_fast[13] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[12]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[12]),
	.C(un10_early_flags[12]),
	.Y(late_flags_7_fast_Z[12])
);
defparam \late_flags_7_fast[12] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[41]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[41]),
	.C(un10_early_flags[41]),
	.Y(late_flags_7_fast_Z[41])
);
defparam \late_flags_7_fast[41] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[40]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[40]),
	.C(un10_early_flags[40]),
	.Y(late_flags_7_fast_Z[40])
);
defparam \late_flags_7_fast[40] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[39]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[39]),
	.C(un10_early_flags[39]),
	.Y(late_flags_7_fast_Z[39])
);
defparam \late_flags_7_fast[39] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[38]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[38]),
	.C(un10_early_flags[38]),
	.Y(late_flags_7_fast_Z[38])
);
defparam \late_flags_7_fast[38] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[37]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[37]),
	.C(un10_early_flags[37]),
	.Y(late_flags_7_fast_Z[37])
);
defparam \late_flags_7_fast[37] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[36]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[36]),
	.C(un10_early_flags[36]),
	.Y(late_flags_7_fast_Z[36])
);
defparam \late_flags_7_fast[36] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[35]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[35]),
	.C(un10_early_flags[35]),
	.Y(late_flags_7_fast_Z[35])
);
defparam \late_flags_7_fast[35] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[34]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[34]),
	.C(un10_early_flags[34]),
	.Y(late_flags_7_fast_Z[34])
);
defparam \late_flags_7_fast[34] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[33]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[33]),
	.C(un10_early_flags[33]),
	.Y(late_flags_7_fast_Z[33])
);
defparam \late_flags_7_fast[33] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[32]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[32]),
	.C(un10_early_flags[32]),
	.Y(late_flags_7_fast_Z[32])
);
defparam \late_flags_7_fast[32] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[31]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[31]),
	.C(un10_early_flags[31]),
	.Y(late_flags_7_fast_Z[31])
);
defparam \late_flags_7_fast[31] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[30]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[30]),
	.C(un10_early_flags[30]),
	.Y(late_flags_7_fast_Z[30])
);
defparam \late_flags_7_fast[30] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[29]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[29]),
	.C(un10_early_flags[29]),
	.Y(late_flags_7_fast_Z[29])
);
defparam \late_flags_7_fast[29] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[28]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[28]),
	.C(un10_early_flags[28]),
	.Y(late_flags_7_fast_Z[28])
);
defparam \late_flags_7_fast[28] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[27]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[27]),
	.C(un10_early_flags[27]),
	.Y(late_flags_7_fast_Z[27])
);
defparam \late_flags_7_fast[27] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[56]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[56]),
	.C(un10_early_flags[56]),
	.Y(late_flags_7_fast_Z[56])
);
defparam \late_flags_7_fast[56] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[55]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[55]),
	.C(un10_early_flags[55]),
	.Y(late_flags_7_fast_Z[55])
);
defparam \late_flags_7_fast[55] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[54]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[54]),
	.C(un10_early_flags[54]),
	.Y(late_flags_7_fast_Z[54])
);
defparam \late_flags_7_fast[54] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[53]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[53]),
	.C(un10_early_flags[53]),
	.Y(late_flags_7_fast_Z[53])
);
defparam \late_flags_7_fast[53] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[52]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[52]),
	.C(un10_early_flags[52]),
	.Y(late_flags_7_fast_Z[52])
);
defparam \late_flags_7_fast[52] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[51]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[51]),
	.C(un10_early_flags[51]),
	.Y(late_flags_7_fast_Z[51])
);
defparam \late_flags_7_fast[51] .INIT=8'hAC;
// @10:144
  CFG3 \late_flags_RNO[50]  (
	.A(N_209),
	.B(EYE_MONITOR_LATE_net_0_0),
	.C(late_flags_Z[50]),
	.Y(late_flags_RNO_Z[50])
);
defparam \late_flags_RNO[50] .INIT=8'hE4;
// @10:144
  CFG3 \late_flags_RNO[49]  (
	.A(N_208),
	.B(EYE_MONITOR_LATE_net_0_0),
	.C(late_flags_Z[49]),
	.Y(late_flags_RNO_Z[49])
);
defparam \late_flags_RNO[49] .INIT=8'hE4;
// @10:145
  CFG3 \late_flags_7_fast[48]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[48]),
	.C(un10_early_flags[48]),
	.Y(late_flags_7_fast_Z[48])
);
defparam \late_flags_7_fast[48] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[47]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[47]),
	.C(un10_early_flags[47]),
	.Y(late_flags_7_fast_Z[47])
);
defparam \late_flags_7_fast[47] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[46]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[46]),
	.C(un10_early_flags[46]),
	.Y(late_flags_7_fast_Z[46])
);
defparam \late_flags_7_fast[46] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[45]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[45]),
	.C(un10_early_flags[45]),
	.Y(late_flags_7_fast_Z[45])
);
defparam \late_flags_7_fast[45] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[44]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[44]),
	.C(un10_early_flags[44]),
	.Y(late_flags_7_fast_Z[44])
);
defparam \late_flags_7_fast[44] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[43]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[43]),
	.C(un10_early_flags[43]),
	.Y(late_flags_7_fast_Z[43])
);
defparam \late_flags_7_fast[43] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[42]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[42]),
	.C(un10_early_flags[42]),
	.Y(late_flags_7_fast_Z[42])
);
defparam \late_flags_7_fast[42] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[71]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[71]),
	.C(un10_early_flags[71]),
	.Y(late_flags_7_fast_Z[71])
);
defparam \late_flags_7_fast[71] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[70]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[70]),
	.C(un10_early_flags[70]),
	.Y(late_flags_7_fast_Z[70])
);
defparam \late_flags_7_fast[70] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[69]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[69]),
	.C(un10_early_flags[69]),
	.Y(late_flags_7_fast_Z[69])
);
defparam \late_flags_7_fast[69] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[68]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[68]),
	.C(un10_early_flags[68]),
	.Y(late_flags_7_fast_Z[68])
);
defparam \late_flags_7_fast[68] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[67]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[67]),
	.C(un10_early_flags[67]),
	.Y(late_flags_7_fast_Z[67])
);
defparam \late_flags_7_fast[67] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[66]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[66]),
	.C(un10_early_flags[66]),
	.Y(late_flags_7_fast_Z[66])
);
defparam \late_flags_7_fast[66] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[65]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[65]),
	.C(un10_early_flags[65]),
	.Y(late_flags_7_fast_Z[65])
);
defparam \late_flags_7_fast[65] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[64]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[64]),
	.C(un10_early_flags[64]),
	.Y(late_flags_7_fast_Z[64])
);
defparam \late_flags_7_fast[64] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[63]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[63]),
	.C(un10_early_flags[63]),
	.Y(late_flags_7_fast_Z[63])
);
defparam \late_flags_7_fast[63] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[62]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[62]),
	.C(un10_early_flags[62]),
	.Y(late_flags_7_fast_Z[62])
);
defparam \late_flags_7_fast[62] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[61]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[61]),
	.C(un10_early_flags[61]),
	.Y(late_flags_7_fast_Z[61])
);
defparam \late_flags_7_fast[61] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[60]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[60]),
	.C(un10_early_flags[60]),
	.Y(late_flags_7_fast_Z[60])
);
defparam \late_flags_7_fast[60] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[59]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[59]),
	.C(un10_early_flags[59]),
	.Y(late_flags_7_fast_Z[59])
);
defparam \late_flags_7_fast[59] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[58]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[58]),
	.C(un10_early_flags[58]),
	.Y(late_flags_7_fast_Z[58])
);
defparam \late_flags_7_fast[58] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[57]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[57]),
	.C(un10_early_flags[57]),
	.Y(late_flags_7_fast_Z[57])
);
defparam \late_flags_7_fast[57] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[86]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[86]),
	.C(un10_early_flags[86]),
	.Y(late_flags_7_fast_Z[86])
);
defparam \late_flags_7_fast[86] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[85]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[85]),
	.C(un10_early_flags[85]),
	.Y(late_flags_7_fast_Z[85])
);
defparam \late_flags_7_fast[85] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[84]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[84]),
	.C(un10_early_flags[84]),
	.Y(late_flags_7_fast_Z[84])
);
defparam \late_flags_7_fast[84] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[83]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[83]),
	.C(un10_early_flags[83]),
	.Y(late_flags_7_fast_Z[83])
);
defparam \late_flags_7_fast[83] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[82]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[82]),
	.C(un10_early_flags[82]),
	.Y(late_flags_7_fast_Z[82])
);
defparam \late_flags_7_fast[82] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[81]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[81]),
	.C(un10_early_flags[81]),
	.Y(late_flags_7_fast_Z[81])
);
defparam \late_flags_7_fast[81] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[80]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[80]),
	.C(un10_early_flags[80]),
	.Y(late_flags_7_fast_Z[80])
);
defparam \late_flags_7_fast[80] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[79]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[79]),
	.C(un10_early_flags[79]),
	.Y(late_flags_7_fast_Z[79])
);
defparam \late_flags_7_fast[79] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[78]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[78]),
	.C(un10_early_flags[78]),
	.Y(late_flags_7_fast_Z[78])
);
defparam \late_flags_7_fast[78] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[77]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[77]),
	.C(un10_early_flags[77]),
	.Y(late_flags_7_fast_Z[77])
);
defparam \late_flags_7_fast[77] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[76]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[76]),
	.C(un10_early_flags[76]),
	.Y(late_flags_7_fast_Z[76])
);
defparam \late_flags_7_fast[76] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[75]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[75]),
	.C(un10_early_flags[75]),
	.Y(late_flags_7_fast_Z[75])
);
defparam \late_flags_7_fast[75] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[74]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[74]),
	.C(un10_early_flags[74]),
	.Y(late_flags_7_fast_Z[74])
);
defparam \late_flags_7_fast[74] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[73]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[73]),
	.C(un10_early_flags[73]),
	.Y(late_flags_7_fast_Z[73])
);
defparam \late_flags_7_fast[73] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[72]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[72]),
	.C(un10_early_flags[72]),
	.Y(late_flags_7_fast_Z[72])
);
defparam \late_flags_7_fast[72] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[101]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[101]),
	.C(un10_early_flags[101]),
	.Y(late_flags_7_fast_Z[101])
);
defparam \late_flags_7_fast[101] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[100]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[100]),
	.C(un10_early_flags[100]),
	.Y(late_flags_7_fast_Z[100])
);
defparam \late_flags_7_fast[100] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[99]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[99]),
	.C(un10_early_flags[99]),
	.Y(late_flags_7_fast_Z[99])
);
defparam \late_flags_7_fast[99] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[98]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[98]),
	.C(un10_early_flags[98]),
	.Y(late_flags_7_fast_Z[98])
);
defparam \late_flags_7_fast[98] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[97]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[97]),
	.C(un10_early_flags[97]),
	.Y(late_flags_7_fast_Z[97])
);
defparam \late_flags_7_fast[97] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[96]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[96]),
	.C(un10_early_flags[96]),
	.Y(late_flags_7_fast_Z[96])
);
defparam \late_flags_7_fast[96] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[95]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[95]),
	.C(un10_early_flags[95]),
	.Y(late_flags_7_fast_Z[95])
);
defparam \late_flags_7_fast[95] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[94]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[94]),
	.C(un10_early_flags[94]),
	.Y(late_flags_7_fast_Z[94])
);
defparam \late_flags_7_fast[94] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[93]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[93]),
	.C(un10_early_flags[93]),
	.Y(late_flags_7_fast_Z[93])
);
defparam \late_flags_7_fast[93] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[92]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[92]),
	.C(un10_early_flags[92]),
	.Y(late_flags_7_fast_Z[92])
);
defparam \late_flags_7_fast[92] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[91]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[91]),
	.C(un10_early_flags[91]),
	.Y(late_flags_7_fast_Z[91])
);
defparam \late_flags_7_fast[91] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[90]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[90]),
	.C(un10_early_flags[90]),
	.Y(late_flags_7_fast_Z[90])
);
defparam \late_flags_7_fast[90] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[89]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[89]),
	.C(un10_early_flags[89]),
	.Y(late_flags_7_fast_Z[89])
);
defparam \late_flags_7_fast[89] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[88]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[88]),
	.C(un10_early_flags[88]),
	.Y(late_flags_7_fast_Z[88])
);
defparam \late_flags_7_fast[88] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[87]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[87]),
	.C(un10_early_flags[87]),
	.Y(late_flags_7_fast_Z[87])
);
defparam \late_flags_7_fast[87] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[116]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[116]),
	.C(un10_early_flags[116]),
	.Y(late_flags_7_fast_Z[116])
);
defparam \late_flags_7_fast[116] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[115]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[115]),
	.C(un10_early_flags[115]),
	.Y(late_flags_7_fast_Z[115])
);
defparam \late_flags_7_fast[115] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[114]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[114]),
	.C(un10_early_flags[114]),
	.Y(late_flags_7_fast_Z[114])
);
defparam \late_flags_7_fast[114] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[113]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[113]),
	.C(un10_early_flags[113]),
	.Y(late_flags_7_fast_Z[113])
);
defparam \late_flags_7_fast[113] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[112]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[112]),
	.C(un10_early_flags[112]),
	.Y(late_flags_7_fast_Z[112])
);
defparam \late_flags_7_fast[112] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[111]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[111]),
	.C(un10_early_flags[111]),
	.Y(late_flags_7_fast_Z[111])
);
defparam \late_flags_7_fast[111] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[110]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[110]),
	.C(un10_early_flags[110]),
	.Y(late_flags_7_fast_Z[110])
);
defparam \late_flags_7_fast[110] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[109]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[109]),
	.C(un10_early_flags[109]),
	.Y(late_flags_7_fast_Z[109])
);
defparam \late_flags_7_fast[109] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[108]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[108]),
	.C(un10_early_flags[108]),
	.Y(late_flags_7_fast_Z[108])
);
defparam \late_flags_7_fast[108] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[107]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[107]),
	.C(un10_early_flags[107]),
	.Y(late_flags_7_fast_Z[107])
);
defparam \late_flags_7_fast[107] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[106]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[106]),
	.C(un10_early_flags[106]),
	.Y(late_flags_7_fast_Z[106])
);
defparam \late_flags_7_fast[106] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[105]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[105]),
	.C(un10_early_flags[105]),
	.Y(late_flags_7_fast_Z[105])
);
defparam \late_flags_7_fast[105] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[104]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[104]),
	.C(un10_early_flags[104]),
	.Y(late_flags_7_fast_Z[104])
);
defparam \late_flags_7_fast[104] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[103]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[103]),
	.C(un10_early_flags[103]),
	.Y(late_flags_7_fast_Z[103])
);
defparam \late_flags_7_fast[103] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[102]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[102]),
	.C(un10_early_flags[102]),
	.Y(late_flags_7_fast_Z[102])
);
defparam \late_flags_7_fast[102] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[3]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[3]),
	.C(un10_early_flags[3]),
	.Y(early_flags_7_fast_Z[3])
);
defparam \early_flags_7_fast[3] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[2]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[2]),
	.C(un10_early_flags[2]),
	.Y(early_flags_7_fast_Z[2])
);
defparam \early_flags_7_fast[2] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[1]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[1]),
	.C(un10_early_flags[1]),
	.Y(early_flags_7_fast_Z[1])
);
defparam \early_flags_7_fast[1] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[0]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[0]),
	.C(un10_early_flags[0]),
	.Y(early_flags_7_fast_Z[0])
);
defparam \early_flags_7_fast[0] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[127]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[127]),
	.C(un10_early_flags[127]),
	.Y(late_flags_7_fast_Z[127])
);
defparam \late_flags_7_fast[127] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[126]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[126]),
	.C(un10_early_flags[126]),
	.Y(late_flags_7_fast_Z[126])
);
defparam \late_flags_7_fast[126] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[125]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[125]),
	.C(un10_early_flags[125]),
	.Y(late_flags_7_fast_Z[125])
);
defparam \late_flags_7_fast[125] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[124]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[124]),
	.C(un10_early_flags[124]),
	.Y(late_flags_7_fast_Z[124])
);
defparam \late_flags_7_fast[124] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[123]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[123]),
	.C(un10_early_flags[123]),
	.Y(late_flags_7_fast_Z[123])
);
defparam \late_flags_7_fast[123] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[122]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[122]),
	.C(un10_early_flags[122]),
	.Y(late_flags_7_fast_Z[122])
);
defparam \late_flags_7_fast[122] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[121]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[121]),
	.C(un10_early_flags[121]),
	.Y(late_flags_7_fast_Z[121])
);
defparam \late_flags_7_fast[121] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[120]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[120]),
	.C(un10_early_flags[120]),
	.Y(late_flags_7_fast_Z[120])
);
defparam \late_flags_7_fast[120] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[119]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[119]),
	.C(un10_early_flags[119]),
	.Y(late_flags_7_fast_Z[119])
);
defparam \late_flags_7_fast[119] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[118]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[118]),
	.C(un10_early_flags[118]),
	.Y(late_flags_7_fast_Z[118])
);
defparam \late_flags_7_fast[118] .INIT=8'hAC;
// @10:145
  CFG3 \late_flags_7_fast[117]  (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(late_flags_Z[117]),
	.C(un10_early_flags[117]),
	.Y(late_flags_7_fast_Z[117])
);
defparam \late_flags_7_fast[117] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[18]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[18]),
	.C(un10_early_flags[18]),
	.Y(early_flags_7_fast_Z[18])
);
defparam \early_flags_7_fast[18] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[17]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[17]),
	.C(un10_early_flags[17]),
	.Y(early_flags_7_fast_Z[17])
);
defparam \early_flags_7_fast[17] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[16]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[16]),
	.C(un10_early_flags[16]),
	.Y(early_flags_7_fast_Z[16])
);
defparam \early_flags_7_fast[16] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[15]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[15]),
	.C(un10_early_flags[15]),
	.Y(early_flags_7_fast_Z[15])
);
defparam \early_flags_7_fast[15] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[14]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[14]),
	.C(un10_early_flags[14]),
	.Y(early_flags_7_fast_Z[14])
);
defparam \early_flags_7_fast[14] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[13]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[13]),
	.C(un10_early_flags[13]),
	.Y(early_flags_7_fast_Z[13])
);
defparam \early_flags_7_fast[13] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[12]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[12]),
	.C(un10_early_flags[12]),
	.Y(early_flags_7_fast_Z[12])
);
defparam \early_flags_7_fast[12] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[11]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[11]),
	.C(un10_early_flags[11]),
	.Y(early_flags_7_fast_Z[11])
);
defparam \early_flags_7_fast[11] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[10]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[10]),
	.C(un10_early_flags[10]),
	.Y(early_flags_7_fast_Z[10])
);
defparam \early_flags_7_fast[10] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[9]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[9]),
	.C(un10_early_flags[9]),
	.Y(early_flags_7_fast_Z[9])
);
defparam \early_flags_7_fast[9] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[8]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[8]),
	.C(un10_early_flags[8]),
	.Y(early_flags_7_fast_Z[8])
);
defparam \early_flags_7_fast[8] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[7]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[7]),
	.C(un10_early_flags[7]),
	.Y(early_flags_7_fast_Z[7])
);
defparam \early_flags_7_fast[7] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[6]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[6]),
	.C(un10_early_flags[6]),
	.Y(early_flags_7_fast_Z[6])
);
defparam \early_flags_7_fast[6] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[5]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[5]),
	.C(un10_early_flags[5]),
	.Y(early_flags_7_fast_Z[5])
);
defparam \early_flags_7_fast[5] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[4]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[4]),
	.C(un10_early_flags[4]),
	.Y(early_flags_7_fast_Z[4])
);
defparam \early_flags_7_fast[4] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[33]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[33]),
	.C(un10_early_flags[33]),
	.Y(early_flags_7_fast_Z[33])
);
defparam \early_flags_7_fast[33] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[32]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[32]),
	.C(un10_early_flags[32]),
	.Y(early_flags_7_fast_Z[32])
);
defparam \early_flags_7_fast[32] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[31]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[31]),
	.C(un10_early_flags[31]),
	.Y(early_flags_7_fast_Z[31])
);
defparam \early_flags_7_fast[31] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[30]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[30]),
	.C(un10_early_flags[30]),
	.Y(early_flags_7_fast_Z[30])
);
defparam \early_flags_7_fast[30] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[29]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[29]),
	.C(un10_early_flags[29]),
	.Y(early_flags_7_fast_Z[29])
);
defparam \early_flags_7_fast[29] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[28]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[28]),
	.C(un10_early_flags[28]),
	.Y(early_flags_7_fast_Z[28])
);
defparam \early_flags_7_fast[28] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[27]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[27]),
	.C(un10_early_flags[27]),
	.Y(early_flags_7_fast_Z[27])
);
defparam \early_flags_7_fast[27] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[26]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[26]),
	.C(un10_early_flags[26]),
	.Y(early_flags_7_fast_Z[26])
);
defparam \early_flags_7_fast[26] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[25]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[25]),
	.C(un10_early_flags[25]),
	.Y(early_flags_7_fast_Z[25])
);
defparam \early_flags_7_fast[25] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[24]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[24]),
	.C(un10_early_flags[24]),
	.Y(early_flags_7_fast_Z[24])
);
defparam \early_flags_7_fast[24] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[23]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[23]),
	.C(un10_early_flags[23]),
	.Y(early_flags_7_fast_Z[23])
);
defparam \early_flags_7_fast[23] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[22]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[22]),
	.C(un10_early_flags[22]),
	.Y(early_flags_7_fast_Z[22])
);
defparam \early_flags_7_fast[22] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[21]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[21]),
	.C(un10_early_flags[21]),
	.Y(early_flags_7_fast_Z[21])
);
defparam \early_flags_7_fast[21] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[20]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[20]),
	.C(un10_early_flags[20]),
	.Y(early_flags_7_fast_Z[20])
);
defparam \early_flags_7_fast[20] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[19]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[19]),
	.C(un10_early_flags[19]),
	.Y(early_flags_7_fast_Z[19])
);
defparam \early_flags_7_fast[19] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[48]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[48]),
	.C(un10_early_flags[48]),
	.Y(early_flags_7_fast_Z[48])
);
defparam \early_flags_7_fast[48] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[47]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[47]),
	.C(un10_early_flags[47]),
	.Y(early_flags_7_fast_Z[47])
);
defparam \early_flags_7_fast[47] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[46]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[46]),
	.C(un10_early_flags[46]),
	.Y(early_flags_7_fast_Z[46])
);
defparam \early_flags_7_fast[46] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[45]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[45]),
	.C(un10_early_flags[45]),
	.Y(early_flags_7_fast_Z[45])
);
defparam \early_flags_7_fast[45] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[44]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[44]),
	.C(un10_early_flags[44]),
	.Y(early_flags_7_fast_Z[44])
);
defparam \early_flags_7_fast[44] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[43]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[43]),
	.C(un10_early_flags[43]),
	.Y(early_flags_7_fast_Z[43])
);
defparam \early_flags_7_fast[43] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[42]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[42]),
	.C(un10_early_flags[42]),
	.Y(early_flags_7_fast_Z[42])
);
defparam \early_flags_7_fast[42] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[41]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[41]),
	.C(un10_early_flags[41]),
	.Y(early_flags_7_fast_Z[41])
);
defparam \early_flags_7_fast[41] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[40]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[40]),
	.C(un10_early_flags[40]),
	.Y(early_flags_7_fast_Z[40])
);
defparam \early_flags_7_fast[40] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[39]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[39]),
	.C(un10_early_flags[39]),
	.Y(early_flags_7_fast_Z[39])
);
defparam \early_flags_7_fast[39] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[38]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[38]),
	.C(un10_early_flags[38]),
	.Y(early_flags_7_fast_Z[38])
);
defparam \early_flags_7_fast[38] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[37]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[37]),
	.C(un10_early_flags[37]),
	.Y(early_flags_7_fast_Z[37])
);
defparam \early_flags_7_fast[37] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[36]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[36]),
	.C(un10_early_flags[36]),
	.Y(early_flags_7_fast_Z[36])
);
defparam \early_flags_7_fast[36] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[35]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[35]),
	.C(un10_early_flags[35]),
	.Y(early_flags_7_fast_Z[35])
);
defparam \early_flags_7_fast[35] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[34]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[34]),
	.C(un10_early_flags[34]),
	.Y(early_flags_7_fast_Z[34])
);
defparam \early_flags_7_fast[34] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[63]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[63]),
	.C(un10_early_flags[63]),
	.Y(early_flags_7_fast_Z[63])
);
defparam \early_flags_7_fast[63] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[62]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[62]),
	.C(un10_early_flags[62]),
	.Y(early_flags_7_fast_Z[62])
);
defparam \early_flags_7_fast[62] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[61]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[61]),
	.C(un10_early_flags[61]),
	.Y(early_flags_7_fast_Z[61])
);
defparam \early_flags_7_fast[61] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[60]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[60]),
	.C(un10_early_flags[60]),
	.Y(early_flags_7_fast_Z[60])
);
defparam \early_flags_7_fast[60] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[59]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[59]),
	.C(un10_early_flags[59]),
	.Y(early_flags_7_fast_Z[59])
);
defparam \early_flags_7_fast[59] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[58]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[58]),
	.C(un10_early_flags[58]),
	.Y(early_flags_7_fast_Z[58])
);
defparam \early_flags_7_fast[58] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[57]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[57]),
	.C(un10_early_flags[57]),
	.Y(early_flags_7_fast_Z[57])
);
defparam \early_flags_7_fast[57] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[56]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[56]),
	.C(un10_early_flags[56]),
	.Y(early_flags_7_fast_Z[56])
);
defparam \early_flags_7_fast[56] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[55]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[55]),
	.C(un10_early_flags[55]),
	.Y(early_flags_7_fast_Z[55])
);
defparam \early_flags_7_fast[55] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[54]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[54]),
	.C(un10_early_flags[54]),
	.Y(early_flags_7_fast_Z[54])
);
defparam \early_flags_7_fast[54] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[53]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[53]),
	.C(un10_early_flags[53]),
	.Y(early_flags_7_fast_Z[53])
);
defparam \early_flags_7_fast[53] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[52]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[52]),
	.C(un10_early_flags[52]),
	.Y(early_flags_7_fast_Z[52])
);
defparam \early_flags_7_fast[52] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[51]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[51]),
	.C(un10_early_flags[51]),
	.Y(early_flags_7_fast_Z[51])
);
defparam \early_flags_7_fast[51] .INIT=8'hAC;
// @10:144
  CFG3 \early_flags_RNO[50]  (
	.A(N_209),
	.B(EYE_MONITOR_EARLY_net_0_0),
	.C(early_flags_Z[50]),
	.Y(early_flags_RNO_Z[50])
);
defparam \early_flags_RNO[50] .INIT=8'hE4;
// @10:144
  CFG3 \early_flags_RNO[49]  (
	.A(N_208),
	.B(EYE_MONITOR_EARLY_net_0_0),
	.C(early_flags_Z[49]),
	.Y(early_flags_RNO_Z[49])
);
defparam \early_flags_RNO[49] .INIT=8'hE4;
// @10:145
  CFG3 \early_flags_7_fast[78]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[78]),
	.C(un10_early_flags[78]),
	.Y(early_flags_7_fast_Z[78])
);
defparam \early_flags_7_fast[78] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[77]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[77]),
	.C(un10_early_flags[77]),
	.Y(early_flags_7_fast_Z[77])
);
defparam \early_flags_7_fast[77] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[76]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[76]),
	.C(un10_early_flags[76]),
	.Y(early_flags_7_fast_Z[76])
);
defparam \early_flags_7_fast[76] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[75]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[75]),
	.C(un10_early_flags[75]),
	.Y(early_flags_7_fast_Z[75])
);
defparam \early_flags_7_fast[75] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[74]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[74]),
	.C(un10_early_flags[74]),
	.Y(early_flags_7_fast_Z[74])
);
defparam \early_flags_7_fast[74] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[73]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[73]),
	.C(un10_early_flags[73]),
	.Y(early_flags_7_fast_Z[73])
);
defparam \early_flags_7_fast[73] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[72]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[72]),
	.C(un10_early_flags[72]),
	.Y(early_flags_7_fast_Z[72])
);
defparam \early_flags_7_fast[72] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[71]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[71]),
	.C(un10_early_flags[71]),
	.Y(early_flags_7_fast_Z[71])
);
defparam \early_flags_7_fast[71] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[70]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[70]),
	.C(un10_early_flags[70]),
	.Y(early_flags_7_fast_Z[70])
);
defparam \early_flags_7_fast[70] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[69]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[69]),
	.C(un10_early_flags[69]),
	.Y(early_flags_7_fast_Z[69])
);
defparam \early_flags_7_fast[69] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[68]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[68]),
	.C(un10_early_flags[68]),
	.Y(early_flags_7_fast_Z[68])
);
defparam \early_flags_7_fast[68] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[67]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[67]),
	.C(un10_early_flags[67]),
	.Y(early_flags_7_fast_Z[67])
);
defparam \early_flags_7_fast[67] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[66]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[66]),
	.C(un10_early_flags[66]),
	.Y(early_flags_7_fast_Z[66])
);
defparam \early_flags_7_fast[66] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[65]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[65]),
	.C(un10_early_flags[65]),
	.Y(early_flags_7_fast_Z[65])
);
defparam \early_flags_7_fast[65] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[64]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[64]),
	.C(un10_early_flags[64]),
	.Y(early_flags_7_fast_Z[64])
);
defparam \early_flags_7_fast[64] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[93]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[93]),
	.C(un10_early_flags[93]),
	.Y(early_flags_7_fast_Z[93])
);
defparam \early_flags_7_fast[93] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[92]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[92]),
	.C(un10_early_flags[92]),
	.Y(early_flags_7_fast_Z[92])
);
defparam \early_flags_7_fast[92] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[91]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[91]),
	.C(un10_early_flags[91]),
	.Y(early_flags_7_fast_Z[91])
);
defparam \early_flags_7_fast[91] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[90]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[90]),
	.C(un10_early_flags[90]),
	.Y(early_flags_7_fast_Z[90])
);
defparam \early_flags_7_fast[90] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[89]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[89]),
	.C(un10_early_flags[89]),
	.Y(early_flags_7_fast_Z[89])
);
defparam \early_flags_7_fast[89] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[88]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[88]),
	.C(un10_early_flags[88]),
	.Y(early_flags_7_fast_Z[88])
);
defparam \early_flags_7_fast[88] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[87]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[87]),
	.C(un10_early_flags[87]),
	.Y(early_flags_7_fast_Z[87])
);
defparam \early_flags_7_fast[87] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[86]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[86]),
	.C(un10_early_flags[86]),
	.Y(early_flags_7_fast_Z[86])
);
defparam \early_flags_7_fast[86] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[85]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[85]),
	.C(un10_early_flags[85]),
	.Y(early_flags_7_fast_Z[85])
);
defparam \early_flags_7_fast[85] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[84]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[84]),
	.C(un10_early_flags[84]),
	.Y(early_flags_7_fast_Z[84])
);
defparam \early_flags_7_fast[84] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[83]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[83]),
	.C(un10_early_flags[83]),
	.Y(early_flags_7_fast_Z[83])
);
defparam \early_flags_7_fast[83] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[82]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[82]),
	.C(un10_early_flags[82]),
	.Y(early_flags_7_fast_Z[82])
);
defparam \early_flags_7_fast[82] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[81]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[81]),
	.C(un10_early_flags[81]),
	.Y(early_flags_7_fast_Z[81])
);
defparam \early_flags_7_fast[81] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[80]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[80]),
	.C(un10_early_flags[80]),
	.Y(early_flags_7_fast_Z[80])
);
defparam \early_flags_7_fast[80] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[79]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[79]),
	.C(un10_early_flags[79]),
	.Y(early_flags_7_fast_Z[79])
);
defparam \early_flags_7_fast[79] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[108]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[108]),
	.C(un10_early_flags[108]),
	.Y(early_flags_7_fast_Z[108])
);
defparam \early_flags_7_fast[108] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[107]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[107]),
	.C(un10_early_flags[107]),
	.Y(early_flags_7_fast_Z[107])
);
defparam \early_flags_7_fast[107] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[106]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[106]),
	.C(un10_early_flags[106]),
	.Y(early_flags_7_fast_Z[106])
);
defparam \early_flags_7_fast[106] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[105]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[105]),
	.C(un10_early_flags[105]),
	.Y(early_flags_7_fast_Z[105])
);
defparam \early_flags_7_fast[105] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[104]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[104]),
	.C(un10_early_flags[104]),
	.Y(early_flags_7_fast_Z[104])
);
defparam \early_flags_7_fast[104] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[103]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[103]),
	.C(un10_early_flags[103]),
	.Y(early_flags_7_fast_Z[103])
);
defparam \early_flags_7_fast[103] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[102]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[102]),
	.C(un10_early_flags[102]),
	.Y(early_flags_7_fast_Z[102])
);
defparam \early_flags_7_fast[102] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[101]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[101]),
	.C(un10_early_flags[101]),
	.Y(early_flags_7_fast_Z[101])
);
defparam \early_flags_7_fast[101] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[100]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[100]),
	.C(un10_early_flags[100]),
	.Y(early_flags_7_fast_Z[100])
);
defparam \early_flags_7_fast[100] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[99]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[99]),
	.C(un10_early_flags[99]),
	.Y(early_flags_7_fast_Z[99])
);
defparam \early_flags_7_fast[99] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[98]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[98]),
	.C(un10_early_flags[98]),
	.Y(early_flags_7_fast_Z[98])
);
defparam \early_flags_7_fast[98] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[97]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[97]),
	.C(un10_early_flags[97]),
	.Y(early_flags_7_fast_Z[97])
);
defparam \early_flags_7_fast[97] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[96]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[96]),
	.C(un10_early_flags[96]),
	.Y(early_flags_7_fast_Z[96])
);
defparam \early_flags_7_fast[96] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[95]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[95]),
	.C(un10_early_flags[95]),
	.Y(early_flags_7_fast_Z[95])
);
defparam \early_flags_7_fast[95] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[94]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[94]),
	.C(un10_early_flags[94]),
	.Y(early_flags_7_fast_Z[94])
);
defparam \early_flags_7_fast[94] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[123]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[123]),
	.C(un10_early_flags[123]),
	.Y(early_flags_7_fast_Z[123])
);
defparam \early_flags_7_fast[123] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[122]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[122]),
	.C(un10_early_flags[122]),
	.Y(early_flags_7_fast_Z[122])
);
defparam \early_flags_7_fast[122] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[121]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[121]),
	.C(un10_early_flags[121]),
	.Y(early_flags_7_fast_Z[121])
);
defparam \early_flags_7_fast[121] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[120]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[120]),
	.C(un10_early_flags[120]),
	.Y(early_flags_7_fast_Z[120])
);
defparam \early_flags_7_fast[120] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[119]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[119]),
	.C(un10_early_flags[119]),
	.Y(early_flags_7_fast_Z[119])
);
defparam \early_flags_7_fast[119] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[118]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[118]),
	.C(un10_early_flags[118]),
	.Y(early_flags_7_fast_Z[118])
);
defparam \early_flags_7_fast[118] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[117]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[117]),
	.C(un10_early_flags[117]),
	.Y(early_flags_7_fast_Z[117])
);
defparam \early_flags_7_fast[117] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[116]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[116]),
	.C(un10_early_flags[116]),
	.Y(early_flags_7_fast_Z[116])
);
defparam \early_flags_7_fast[116] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[115]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[115]),
	.C(un10_early_flags[115]),
	.Y(early_flags_7_fast_Z[115])
);
defparam \early_flags_7_fast[115] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[114]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[114]),
	.C(un10_early_flags[114]),
	.Y(early_flags_7_fast_Z[114])
);
defparam \early_flags_7_fast[114] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[113]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[113]),
	.C(un10_early_flags[113]),
	.Y(early_flags_7_fast_Z[113])
);
defparam \early_flags_7_fast[113] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[112]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[112]),
	.C(un10_early_flags[112]),
	.Y(early_flags_7_fast_Z[112])
);
defparam \early_flags_7_fast[112] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[111]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[111]),
	.C(un10_early_flags[111]),
	.Y(early_flags_7_fast_Z[111])
);
defparam \early_flags_7_fast[111] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[110]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[110]),
	.C(un10_early_flags[110]),
	.Y(early_flags_7_fast_Z[110])
);
defparam \early_flags_7_fast[110] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[109]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[109]),
	.C(un10_early_flags[109]),
	.Y(early_flags_7_fast_Z[109])
);
defparam \early_flags_7_fast[109] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[127]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[127]),
	.C(un10_early_flags[127]),
	.Y(early_flags_7_fast_Z[127])
);
defparam \early_flags_7_fast[127] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[126]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[126]),
	.C(un10_early_flags[126]),
	.Y(early_flags_7_fast_Z[126])
);
defparam \early_flags_7_fast[126] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[125]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[125]),
	.C(un10_early_flags[125]),
	.Y(early_flags_7_fast_Z[125])
);
defparam \early_flags_7_fast[125] .INIT=8'hAC;
// @10:145
  CFG3 \early_flags_7_fast[124]  (
	.A(EYE_MONITOR_EARLY_net_0_0),
	.B(early_flags_Z[124]),
	.C(un10_early_flags[124]),
	.Y(early_flags_7_fast_Z[124])
);
defparam \early_flags_7_fast[124] .INIT=8'hAC;
// @10:858
  SLE \restart_edge_reg[2]  (
	.Q(restart_edge_reg_Z[2]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(restart_edge_reg_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:858
  SLE \restart_edge_reg[3]  (
	.Q(restart_edge_reg_Z[3]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(restart_edge_reg_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:858
  SLE \restart_reg[0]  (
	.Q(restart_reg_Z[0]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(debouncer_0_DB_OUT),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:858
  SLE \restart_reg[1]  (
	.Q(restart_reg_Z[1]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(restart_reg_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:858
  SLE \restart_reg[2]  (
	.Q(restart_reg_Z[2]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(restart_reg_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:144
  SLE \tap_cnt[2]  (
	.Q(tap_cnt_Z[2]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(N_28_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:144
  SLE \tap_cnt[3]  (
	.Q(tap_cnt_Z[3]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(N_26_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:144
  SLE \tap_cnt[4]  (
	.Q(tap_cnt_Z[4]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(N_24_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:144
  SLE \tap_cnt[5]  (
	.Q(tap_cnt_Z[5]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(N_1497_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:144
  SLE \tap_cnt[6]  (
	.Q(tap_cnt_Z[6]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(N_1496_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:763
  SLE \wait_cnt[0]  (
	.Q(wait_cnt_Z[0]),
	.ADn(GND),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(wait_cnt_4_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:763
  SLE \wait_cnt[1]  (
	.Q(wait_cnt_Z[1]),
	.ADn(GND),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(wait_cnt_4_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:763
  SLE \wait_cnt[2]  (
	.Q(wait_cnt_Z[2]),
	.ADn(GND),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(wait_cnt_4_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:869
  SLE \retrain_reg[0]  (
	.Q(retrain_reg_Z[0]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(sig_re_train_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:869
  SLE \retrain_reg[1]  (
	.Q(retrain_reg_Z[1]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(retrain_reg_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:869
  SLE \retrain_reg[2]  (
	.Q(retrain_reg_Z[2]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(retrain_reg_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:878
  SLE \cnt[0]  (
	.Q(CO0_0),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(CO0_0_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:878
  SLE \cnt[1]  (
	.Q(cnt_Z[1]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(cnt_RNO_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:858
  SLE \restart_edge_reg[0]  (
	.Q(restart_edge_reg_Z[0]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(Restart_trng_edge_det_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:858
  SLE \restart_edge_reg[1]  (
	.Q(restart_edge_reg_Z[1]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(restart_edge_reg_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:144
  SLE \tapcnt_final[0]  (
	.Q(tapcnt_final_Z[0]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(tapcnt_final_13_1_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:144
  SLE \tapcnt_final[1]  (
	.Q(tapcnt_final_Z[1]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(tapcnt_final_13_1_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:144
  SLE \tapcnt_final[2]  (
	.Q(tapcnt_final_Z[2]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(tapcnt_final_13_1_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:144
  SLE \tapcnt_final[3]  (
	.Q(tapcnt_final_Z[3]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(tapcnt_final_13_1_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:144
  SLE \tapcnt_final[4]  (
	.Q(tapcnt_final_Z[4]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(tapcnt_final_13_1_Z[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:144
  SLE \tapcnt_final[5]  (
	.Q(tapcnt_final_Z[5]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(tapcnt_final_13_1_Z[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:144
  SLE \tapcnt_final[6]  (
	.Q(tapcnt_final_Z[6]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(tapcnt_final_13_1_Z[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:144
  SLE \tap_cnt[0]  (
	.Q(tap_cnt_Z[0]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(N_32_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:144
  SLE \tap_cnt[1]  (
	.Q(tap_cnt_Z[1]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(N_30_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:144
  SLE \no_early_no_late_val_st1[4]  (
	.Q(no_early_no_late_val_st1_Z[4]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(emflag_cnt_Z[4]),
	.EN(no_early_no_late_val_st1_0_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \no_early_no_late_val_st1[5]  (
	.Q(no_early_no_late_val_st1_Z[5]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(emflag_cnt_Z[5]),
	.EN(no_early_no_late_val_st1_0_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \no_early_no_late_val_st1[6]  (
	.Q(no_early_no_late_val_st1_Z[6]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(emflag_cnt_Z[6]),
	.EN(no_early_no_late_val_st1_0_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \no_early_no_late_val_end2[0]  (
	.Q(no_early_no_late_val_end2_Z[0]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(emflag_cnt_Z[0]),
	.EN(no_early_no_late_val_end2_0_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \no_early_no_late_val_end2[1]  (
	.Q(no_early_no_late_val_end2_Z[1]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(emflag_cnt_Z[1]),
	.EN(no_early_no_late_val_end2_0_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \no_early_no_late_val_end2[2]  (
	.Q(no_early_no_late_val_end2_Z[2]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(emflag_cnt_Z[2]),
	.EN(no_early_no_late_val_end2_0_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \no_early_no_late_val_end2[3]  (
	.Q(no_early_no_late_val_end2_Z[3]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(emflag_cnt_Z[3]),
	.EN(no_early_no_late_val_end2_0_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \no_early_no_late_val_end2[4]  (
	.Q(no_early_no_late_val_end2_Z[4]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(emflag_cnt_Z[4]),
	.EN(no_early_no_late_val_end2_0_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \no_early_no_late_val_end2[5]  (
	.Q(no_early_no_late_val_end2_Z[5]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(emflag_cnt_Z[5]),
	.EN(no_early_no_late_val_end2_0_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \no_early_no_late_val_end2[6]  (
	.Q(no_early_no_late_val_end2_Z[6]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(emflag_cnt_Z[6]),
	.EN(no_early_no_late_val_end2_0_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \bitalign_curr_state[0]  (
	.Q(bitalign_curr_state_Z[0]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(bitalign_curr_state_34[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:144
  SLE \bitalign_curr_state[1]  (
	.Q(bitalign_curr_state_Z[1]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(bitalign_curr_state_34[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:144
  SLE \bitalign_curr_state[2]  (
	.Q(bitalign_curr_state_Z[2]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(bitalign_curr_state_34[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:144
  SLE \bitalign_curr_state[3]  (
	.Q(bitalign_curr_state_Z[3]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(bitalign_curr_state_34[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:144
  SLE \bitalign_curr_state[4]  (
	.Q(bitalign_curr_state_Z[4]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(bitalign_curr_state_34[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:144
  SLE \noearly_nolate_diff_nxt[4]  (
	.Q(un16_tapcnt_final_4),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(noearly_nolate_diff_nxt_8[4]),
	.EN(no_early_no_late_val_end2_0_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:144
  SLE \noearly_nolate_diff_nxt[5]  (
	.Q(un16_tapcnt_final_5),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(noearly_nolate_diff_nxt_8[5]),
	.EN(no_early_no_late_val_end2_0_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:144
  SLE \noearly_nolate_diff_nxt[6]  (
	.Q(un16_tapcnt_final_6),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(noearly_nolate_diff_nxt_8[6]),
	.EN(no_early_no_late_val_end2_0_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:144
  SLE \noearly_nolate_diff_nxt[7]  (
	.Q(un16_tapcnt_final_7),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(noearly_nolate_diff_nxt_8[7]),
	.EN(no_early_no_late_val_end2_0_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:144
  SLE \tapcnt_final_upd[0]  (
	.Q(tapcnt_final_upd_Z[0]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(tapcnt_final_upd_8_Z[0]),
	.EN(tapcnt_final_upd_0_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:144
  SLE \tapcnt_final_upd[1]  (
	.Q(tapcnt_final_upd_Z[1]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(tapcnt_final_upd_8_Z[1]),
	.EN(tapcnt_final_upd_0_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:144
  SLE \tapcnt_final_upd[2]  (
	.Q(tapcnt_final_upd_Z[2]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(tapcnt_final_upd_8_cry_2_0_Y),
	.EN(tapcnt_final_upd_0_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:144
  SLE \tapcnt_final_upd[3]  (
	.Q(tapcnt_final_upd_Z[3]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(tapcnt_final_upd_8[3]),
	.EN(tapcnt_final_upd_0_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:144
  SLE \tapcnt_final_upd[4]  (
	.Q(tapcnt_final_upd_Z[4]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(tapcnt_final_upd_8[4]),
	.EN(tapcnt_final_upd_0_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:144
  SLE \tapcnt_final_upd[5]  (
	.Q(tapcnt_final_upd_Z[5]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(tapcnt_final_upd_8[5]),
	.EN(tapcnt_final_upd_0_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:144
  SLE \tapcnt_final_upd[6]  (
	.Q(tapcnt_final_upd_Z[6]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(tapcnt_final_upd_8[6]),
	.EN(tapcnt_final_upd_0_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:144
  SLE \no_early_no_late_val_st1[0]  (
	.Q(no_early_no_late_val_st1_Z[0]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(emflag_cnt_Z[0]),
	.EN(no_early_no_late_val_st1_0_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \no_early_no_late_val_st1[1]  (
	.Q(no_early_no_late_val_st1_Z[1]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(emflag_cnt_Z[1]),
	.EN(no_early_no_late_val_st1_0_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \no_early_no_late_val_st1[2]  (
	.Q(no_early_no_late_val_st1_Z[2]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(emflag_cnt_Z[2]),
	.EN(no_early_no_late_val_st1_0_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \no_early_no_late_val_st1[3]  (
	.Q(no_early_no_late_val_st1_Z[3]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(emflag_cnt_Z[3]),
	.EN(no_early_no_late_val_st1_0_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[124]  (
	.Q(early_flags_Z[124]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_Z[124]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[125]  (
	.Q(early_flags_Z[125]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_Z[125]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[126]  (
	.Q(early_flags_Z[126]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_Z[126]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[127]  (
	.Q(early_flags_Z[127]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_Z[127]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_val[0]  (
	.Q(early_val_Z[0]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(emflag_cnt_Z[0]),
	.EN(early_val_0_sqmuxa_1_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_val[1]  (
	.Q(early_val_Z[1]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(emflag_cnt_Z[1]),
	.EN(early_val_0_sqmuxa_1_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_val[2]  (
	.Q(early_val_Z[2]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(emflag_cnt_Z[2]),
	.EN(early_val_0_sqmuxa_1_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_val[3]  (
	.Q(early_val_Z[3]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(emflag_cnt_Z[3]),
	.EN(early_val_0_sqmuxa_1_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_val[4]  (
	.Q(early_val_Z[4]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(emflag_cnt_Z[4]),
	.EN(early_val_0_sqmuxa_1_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_val[5]  (
	.Q(early_val_Z[5]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(emflag_cnt_Z[5]),
	.EN(early_val_0_sqmuxa_1_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_val[6]  (
	.Q(early_val_Z[6]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(emflag_cnt_Z[6]),
	.EN(early_val_0_sqmuxa_1_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \noearly_nolate_diff_nxt[0]  (
	.Q(un16_tapcnt_final_0),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(noearly_nolate_diff_nxt_8[0]),
	.EN(no_early_no_late_val_end2_0_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:144
  SLE \noearly_nolate_diff_nxt[1]  (
	.Q(un16_tapcnt_final_1),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(noearly_nolate_diff_nxt_8[1]),
	.EN(no_early_no_late_val_end2_0_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:144
  SLE \noearly_nolate_diff_nxt[2]  (
	.Q(un16_tapcnt_final_2),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(noearly_nolate_diff_nxt_8[2]),
	.EN(no_early_no_late_val_end2_0_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:144
  SLE \noearly_nolate_diff_nxt[3]  (
	.Q(un16_tapcnt_final_3),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(noearly_nolate_diff_nxt_8[3]),
	.EN(no_early_no_late_val_end2_0_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:144
  SLE \early_flags[109]  (
	.Q(early_flags_Z[109]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_Z[109]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[110]  (
	.Q(early_flags_Z[110]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_Z[110]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[111]  (
	.Q(early_flags_Z[111]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_Z[111]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[112]  (
	.Q(early_flags_Z[112]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_Z[112]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[113]  (
	.Q(early_flags_Z[113]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_Z[113]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[114]  (
	.Q(early_flags_Z[114]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_Z[114]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[115]  (
	.Q(early_flags_Z[115]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_Z[115]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[116]  (
	.Q(early_flags_Z[116]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_Z[116]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[117]  (
	.Q(early_flags_Z[117]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_Z[117]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[118]  (
	.Q(early_flags_Z[118]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_Z[118]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[119]  (
	.Q(early_flags_Z[119]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_Z[119]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[120]  (
	.Q(early_flags_Z[120]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_Z[120]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[121]  (
	.Q(early_flags_Z[121]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_Z[121]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[122]  (
	.Q(early_flags_Z[122]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_Z[122]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[123]  (
	.Q(early_flags_Z[123]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_Z[123]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[94]  (
	.Q(early_flags_Z[94]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_Z[94]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[95]  (
	.Q(early_flags_Z[95]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_Z[95]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[96]  (
	.Q(early_flags_Z[96]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_Z[96]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[97]  (
	.Q(early_flags_Z[97]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_Z[97]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[98]  (
	.Q(early_flags_Z[98]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_Z[98]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[99]  (
	.Q(early_flags_Z[99]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_Z[99]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[100]  (
	.Q(early_flags_Z[100]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_Z[100]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[101]  (
	.Q(early_flags_Z[101]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_Z[101]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[102]  (
	.Q(early_flags_Z[102]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_Z[102]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[103]  (
	.Q(early_flags_Z[103]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_Z[103]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[104]  (
	.Q(early_flags_Z[104]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_Z[104]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[105]  (
	.Q(early_flags_Z[105]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_Z[105]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[106]  (
	.Q(early_flags_Z[106]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_Z[106]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[107]  (
	.Q(early_flags_Z[107]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_Z[107]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[108]  (
	.Q(early_flags_Z[108]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_Z[108]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[79]  (
	.Q(early_flags_Z[79]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_Z[79]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[80]  (
	.Q(early_flags_Z[80]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_Z[80]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[81]  (
	.Q(early_flags_Z[81]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_Z[81]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[82]  (
	.Q(early_flags_Z[82]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_Z[82]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[83]  (
	.Q(early_flags_Z[83]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_Z[83]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[84]  (
	.Q(early_flags_Z[84]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_Z[84]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[85]  (
	.Q(early_flags_Z[85]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_Z[85]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[86]  (
	.Q(early_flags_Z[86]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_Z[86]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[87]  (
	.Q(early_flags_Z[87]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_Z[87]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[88]  (
	.Q(early_flags_Z[88]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_Z[88]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[89]  (
	.Q(early_flags_Z[89]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_Z[89]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[90]  (
	.Q(early_flags_Z[90]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_Z[90]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[91]  (
	.Q(early_flags_Z[91]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_Z[91]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[92]  (
	.Q(early_flags_Z[92]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_Z[92]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[93]  (
	.Q(early_flags_Z[93]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_Z[93]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[64]  (
	.Q(early_flags_Z[64]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_Z[64]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[65]  (
	.Q(early_flags_Z[65]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_Z[65]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[66]  (
	.Q(early_flags_Z[66]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_Z[66]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[67]  (
	.Q(early_flags_Z[67]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_Z[67]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[68]  (
	.Q(early_flags_Z[68]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_Z[68]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[69]  (
	.Q(early_flags_Z[69]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_Z[69]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[70]  (
	.Q(early_flags_Z[70]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_Z[70]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[71]  (
	.Q(early_flags_Z[71]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_Z[71]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[72]  (
	.Q(early_flags_Z[72]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_Z[72]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[73]  (
	.Q(early_flags_Z[73]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_Z[73]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[74]  (
	.Q(early_flags_Z[74]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_Z[74]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[75]  (
	.Q(early_flags_Z[75]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_Z[75]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[76]  (
	.Q(early_flags_Z[76]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_Z[76]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[77]  (
	.Q(early_flags_Z[77]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_Z[77]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[78]  (
	.Q(early_flags_Z[78]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_Z[78]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[49]  (
	.Q(early_flags_Z[49]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_RNO_Z[49]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[50]  (
	.Q(early_flags_Z[50]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_RNO_Z[50]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[51]  (
	.Q(early_flags_Z[51]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_Z[51]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[52]  (
	.Q(early_flags_Z[52]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_Z[52]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[53]  (
	.Q(early_flags_Z[53]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_Z[53]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[54]  (
	.Q(early_flags_Z[54]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_Z[54]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[55]  (
	.Q(early_flags_Z[55]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_Z[55]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[56]  (
	.Q(early_flags_Z[56]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_Z[56]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[57]  (
	.Q(early_flags_Z[57]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_Z[57]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[58]  (
	.Q(early_flags_Z[58]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_Z[58]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[59]  (
	.Q(early_flags_Z[59]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_Z[59]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[60]  (
	.Q(early_flags_Z[60]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_Z[60]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[61]  (
	.Q(early_flags_Z[61]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_Z[61]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[62]  (
	.Q(early_flags_Z[62]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_Z[62]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[63]  (
	.Q(early_flags_Z[63]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_Z[63]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[34]  (
	.Q(early_flags_Z[34]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_Z[34]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[35]  (
	.Q(early_flags_Z[35]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_Z[35]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[36]  (
	.Q(early_flags_Z[36]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_Z[36]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[37]  (
	.Q(early_flags_Z[37]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_Z[37]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[38]  (
	.Q(early_flags_Z[38]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_Z[38]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[39]  (
	.Q(early_flags_Z[39]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_Z[39]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[40]  (
	.Q(early_flags_Z[40]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_Z[40]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[41]  (
	.Q(early_flags_Z[41]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_Z[41]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[42]  (
	.Q(early_flags_Z[42]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_Z[42]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[43]  (
	.Q(early_flags_Z[43]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_Z[43]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[44]  (
	.Q(early_flags_Z[44]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_Z[44]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[45]  (
	.Q(early_flags_Z[45]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_Z[45]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[46]  (
	.Q(early_flags_Z[46]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_Z[46]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[47]  (
	.Q(early_flags_Z[47]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_Z[47]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[48]  (
	.Q(early_flags_Z[48]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_Z[48]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[19]  (
	.Q(early_flags_Z[19]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_Z[19]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[20]  (
	.Q(early_flags_Z[20]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_Z[20]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[21]  (
	.Q(early_flags_Z[21]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_Z[21]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[22]  (
	.Q(early_flags_Z[22]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_Z[22]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[23]  (
	.Q(early_flags_Z[23]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_Z[23]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[24]  (
	.Q(early_flags_Z[24]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_Z[24]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[25]  (
	.Q(early_flags_Z[25]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_Z[25]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[26]  (
	.Q(early_flags_Z[26]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_Z[26]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[27]  (
	.Q(early_flags_Z[27]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_Z[27]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[28]  (
	.Q(early_flags_Z[28]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_Z[28]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[29]  (
	.Q(early_flags_Z[29]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_Z[29]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[30]  (
	.Q(early_flags_Z[30]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_Z[30]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[31]  (
	.Q(early_flags_Z[31]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_Z[31]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[32]  (
	.Q(early_flags_Z[32]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_Z[32]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[33]  (
	.Q(early_flags_Z[33]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_Z[33]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[4]  (
	.Q(early_flags_Z[4]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_Z[4]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[5]  (
	.Q(early_flags_Z[5]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_Z[5]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[6]  (
	.Q(early_flags_Z[6]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_Z[6]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[7]  (
	.Q(early_flags_Z[7]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_Z[7]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[8]  (
	.Q(early_flags_Z[8]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_Z[8]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[9]  (
	.Q(early_flags_Z[9]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_Z[9]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[10]  (
	.Q(early_flags_Z[10]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_Z[10]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[11]  (
	.Q(early_flags_Z[11]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_Z[11]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[12]  (
	.Q(early_flags_Z[12]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_Z[12]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[13]  (
	.Q(early_flags_Z[13]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_Z[13]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[14]  (
	.Q(early_flags_Z[14]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_Z[14]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[15]  (
	.Q(early_flags_Z[15]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_Z[15]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[16]  (
	.Q(early_flags_Z[16]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_Z[16]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[17]  (
	.Q(early_flags_Z[17]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_Z[17]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[18]  (
	.Q(early_flags_Z[18]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_Z[18]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[117]  (
	.Q(late_flags_Z[117]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_Z[117]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[118]  (
	.Q(late_flags_Z[118]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_Z[118]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[119]  (
	.Q(late_flags_Z[119]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_Z[119]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[120]  (
	.Q(late_flags_Z[120]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_Z[120]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[121]  (
	.Q(late_flags_Z[121]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_Z[121]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[122]  (
	.Q(late_flags_Z[122]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_Z[122]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[123]  (
	.Q(late_flags_Z[123]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_Z[123]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[124]  (
	.Q(late_flags_Z[124]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_Z[124]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[125]  (
	.Q(late_flags_Z[125]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_Z[125]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[126]  (
	.Q(late_flags_Z[126]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_Z[126]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[127]  (
	.Q(late_flags_Z[127]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_Z[127]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[0]  (
	.Q(early_flags_Z[0]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_Z[0]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[1]  (
	.Q(early_flags_Z[1]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_Z[1]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[2]  (
	.Q(early_flags_Z[2]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_Z[2]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_flags[3]  (
	.Q(early_flags_Z[3]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_7_fast_Z[3]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[102]  (
	.Q(late_flags_Z[102]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_Z[102]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[103]  (
	.Q(late_flags_Z[103]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_Z[103]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[104]  (
	.Q(late_flags_Z[104]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_Z[104]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[105]  (
	.Q(late_flags_Z[105]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_Z[105]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[106]  (
	.Q(late_flags_Z[106]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_Z[106]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[107]  (
	.Q(late_flags_Z[107]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_Z[107]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[108]  (
	.Q(late_flags_Z[108]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_Z[108]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[109]  (
	.Q(late_flags_Z[109]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_Z[109]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[110]  (
	.Q(late_flags_Z[110]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_Z[110]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[111]  (
	.Q(late_flags_Z[111]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_Z[111]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[112]  (
	.Q(late_flags_Z[112]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_Z[112]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[113]  (
	.Q(late_flags_Z[113]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_Z[113]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[114]  (
	.Q(late_flags_Z[114]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_Z[114]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[115]  (
	.Q(late_flags_Z[115]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_Z[115]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[116]  (
	.Q(late_flags_Z[116]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_Z[116]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[87]  (
	.Q(late_flags_Z[87]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_Z[87]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[88]  (
	.Q(late_flags_Z[88]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_Z[88]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[89]  (
	.Q(late_flags_Z[89]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_Z[89]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[90]  (
	.Q(late_flags_Z[90]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_Z[90]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[91]  (
	.Q(late_flags_Z[91]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_Z[91]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[92]  (
	.Q(late_flags_Z[92]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_Z[92]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[93]  (
	.Q(late_flags_Z[93]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_Z[93]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[94]  (
	.Q(late_flags_Z[94]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_Z[94]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[95]  (
	.Q(late_flags_Z[95]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_Z[95]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[96]  (
	.Q(late_flags_Z[96]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_Z[96]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[97]  (
	.Q(late_flags_Z[97]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_Z[97]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[98]  (
	.Q(late_flags_Z[98]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_Z[98]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[99]  (
	.Q(late_flags_Z[99]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_Z[99]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[100]  (
	.Q(late_flags_Z[100]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_Z[100]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[101]  (
	.Q(late_flags_Z[101]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_Z[101]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[72]  (
	.Q(late_flags_Z[72]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_Z[72]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[73]  (
	.Q(late_flags_Z[73]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_Z[73]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[74]  (
	.Q(late_flags_Z[74]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_Z[74]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[75]  (
	.Q(late_flags_Z[75]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_Z[75]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[76]  (
	.Q(late_flags_Z[76]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_Z[76]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[77]  (
	.Q(late_flags_Z[77]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_Z[77]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[78]  (
	.Q(late_flags_Z[78]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_Z[78]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[79]  (
	.Q(late_flags_Z[79]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_Z[79]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[80]  (
	.Q(late_flags_Z[80]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_Z[80]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[81]  (
	.Q(late_flags_Z[81]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_Z[81]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[82]  (
	.Q(late_flags_Z[82]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_Z[82]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[83]  (
	.Q(late_flags_Z[83]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_Z[83]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[84]  (
	.Q(late_flags_Z[84]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_Z[84]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[85]  (
	.Q(late_flags_Z[85]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_Z[85]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[86]  (
	.Q(late_flags_Z[86]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_Z[86]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[57]  (
	.Q(late_flags_Z[57]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_Z[57]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[58]  (
	.Q(late_flags_Z[58]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_Z[58]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[59]  (
	.Q(late_flags_Z[59]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_Z[59]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[60]  (
	.Q(late_flags_Z[60]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_Z[60]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[61]  (
	.Q(late_flags_Z[61]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_Z[61]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[62]  (
	.Q(late_flags_Z[62]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_Z[62]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[63]  (
	.Q(late_flags_Z[63]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_Z[63]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[64]  (
	.Q(late_flags_Z[64]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_Z[64]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[65]  (
	.Q(late_flags_Z[65]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_Z[65]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[66]  (
	.Q(late_flags_Z[66]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_Z[66]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[67]  (
	.Q(late_flags_Z[67]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_Z[67]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[68]  (
	.Q(late_flags_Z[68]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_Z[68]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[69]  (
	.Q(late_flags_Z[69]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_Z[69]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[70]  (
	.Q(late_flags_Z[70]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_Z[70]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[71]  (
	.Q(late_flags_Z[71]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_Z[71]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[42]  (
	.Q(late_flags_Z[42]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_Z[42]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[43]  (
	.Q(late_flags_Z[43]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_Z[43]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[44]  (
	.Q(late_flags_Z[44]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_Z[44]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[45]  (
	.Q(late_flags_Z[45]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_Z[45]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[46]  (
	.Q(late_flags_Z[46]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_Z[46]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[47]  (
	.Q(late_flags_Z[47]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_Z[47]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[48]  (
	.Q(late_flags_Z[48]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_Z[48]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[49]  (
	.Q(late_flags_Z[49]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_RNO_Z[49]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[50]  (
	.Q(late_flags_Z[50]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_RNO_Z[50]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[51]  (
	.Q(late_flags_Z[51]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_Z[51]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[52]  (
	.Q(late_flags_Z[52]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_Z[52]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[53]  (
	.Q(late_flags_Z[53]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_Z[53]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[54]  (
	.Q(late_flags_Z[54]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_Z[54]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[55]  (
	.Q(late_flags_Z[55]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_Z[55]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[56]  (
	.Q(late_flags_Z[56]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_Z[56]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[27]  (
	.Q(late_flags_Z[27]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_Z[27]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[28]  (
	.Q(late_flags_Z[28]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_Z[28]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[29]  (
	.Q(late_flags_Z[29]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_Z[29]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[30]  (
	.Q(late_flags_Z[30]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_Z[30]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[31]  (
	.Q(late_flags_Z[31]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_Z[31]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[32]  (
	.Q(late_flags_Z[32]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_Z[32]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[33]  (
	.Q(late_flags_Z[33]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_Z[33]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[34]  (
	.Q(late_flags_Z[34]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_Z[34]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[35]  (
	.Q(late_flags_Z[35]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_Z[35]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[36]  (
	.Q(late_flags_Z[36]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_Z[36]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[37]  (
	.Q(late_flags_Z[37]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_Z[37]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[38]  (
	.Q(late_flags_Z[38]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_Z[38]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[39]  (
	.Q(late_flags_Z[39]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_Z[39]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[40]  (
	.Q(late_flags_Z[40]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_Z[40]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[41]  (
	.Q(late_flags_Z[41]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_Z[41]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[12]  (
	.Q(late_flags_Z[12]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_Z[12]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[13]  (
	.Q(late_flags_Z[13]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_Z[13]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[14]  (
	.Q(late_flags_Z[14]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_Z[14]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[15]  (
	.Q(late_flags_Z[15]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_Z[15]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[16]  (
	.Q(late_flags_Z[16]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_Z[16]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[17]  (
	.Q(late_flags_Z[17]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_Z[17]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[18]  (
	.Q(late_flags_Z[18]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_Z[18]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[19]  (
	.Q(late_flags_Z[19]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_Z[19]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[20]  (
	.Q(late_flags_Z[20]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_Z[20]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[21]  (
	.Q(late_flags_Z[21]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_Z[21]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[22]  (
	.Q(late_flags_Z[22]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_Z[22]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[23]  (
	.Q(late_flags_Z[23]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_Z[23]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[24]  (
	.Q(late_flags_Z[24]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_Z[24]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[25]  (
	.Q(late_flags_Z[25]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_Z[25]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[26]  (
	.Q(late_flags_Z[26]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_Z[26]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_val[4]  (
	.Q(late_val_Z[4]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(emflag_cnt_Z[4]),
	.EN(early_late_diff_0_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_val[5]  (
	.Q(late_val_Z[5]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(emflag_cnt_Z[5]),
	.EN(early_late_diff_0_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_val[6]  (
	.Q(late_val_Z[6]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(emflag_cnt_Z[6]),
	.EN(early_late_diff_0_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[0]  (
	.Q(late_flags_Z[0]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_Z[0]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[1]  (
	.Q(late_flags_Z[1]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_Z[1]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[2]  (
	.Q(late_flags_Z[2]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_Z[2]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[3]  (
	.Q(late_flags_Z[3]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_Z[3]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[4]  (
	.Q(late_flags_Z[4]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_Z[4]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[5]  (
	.Q(late_flags_Z[5]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_Z[5]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[6]  (
	.Q(late_flags_Z[6]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_Z[6]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[7]  (
	.Q(late_flags_Z[7]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_Z[7]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[8]  (
	.Q(late_flags_Z[8]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_Z[8]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[9]  (
	.Q(late_flags_Z[9]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_Z[9]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[10]  (
	.Q(late_flags_Z[10]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_Z[10]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_flags[11]  (
	.Q(late_flags_Z[11]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_7_fast_Z[11]),
	.EN(early_flags_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \no_early_no_late_val_st2[4]  (
	.Q(no_early_no_late_val_st2_Z[4]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(emflag_cnt_Z[4]),
	.EN(un1_restart_trng_fg_8_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \no_early_no_late_val_st2[5]  (
	.Q(no_early_no_late_val_st2_Z[5]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(emflag_cnt_Z[5]),
	.EN(un1_restart_trng_fg_8_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \no_early_no_late_val_st2[6]  (
	.Q(no_early_no_late_val_st2_Z[6]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(emflag_cnt_Z[6]),
	.EN(un1_restart_trng_fg_8_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \early_late_diff[0]  (
	.Q(early_late_diff_Z[0]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_late_diff_8[0]),
	.EN(early_late_diff_0_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:144
  SLE \early_late_diff[1]  (
	.Q(early_late_diff_Z[1]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_late_diff_8[1]),
	.EN(early_late_diff_0_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:144
  SLE \early_late_diff[2]  (
	.Q(early_late_diff_Z[2]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_late_diff_8[2]),
	.EN(early_late_diff_0_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:144
  SLE \early_late_diff[3]  (
	.Q(early_late_diff_Z[3]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_late_diff_8[3]),
	.EN(early_late_diff_0_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:144
  SLE \early_late_diff[4]  (
	.Q(early_late_diff_Z[4]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_late_diff_8[4]),
	.EN(early_late_diff_0_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:144
  SLE \early_late_diff[5]  (
	.Q(early_late_diff_Z[5]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_late_diff_8[5]),
	.EN(early_late_diff_0_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:144
  SLE \early_late_diff[6]  (
	.Q(early_late_diff_Z[6]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_late_diff_8[6]),
	.EN(early_late_diff_0_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:144
  SLE \early_late_diff[7]  (
	.Q(early_late_diff_Z[7]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_late_diff_8[7]),
	.EN(early_late_diff_0_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:144
  SLE \late_val[0]  (
	.Q(late_val_Z[0]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(emflag_cnt_Z[0]),
	.EN(early_late_diff_0_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_val[1]  (
	.Q(late_val_Z[1]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(emflag_cnt_Z[1]),
	.EN(early_late_diff_0_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_val[2]  (
	.Q(late_val_Z[2]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(emflag_cnt_Z[2]),
	.EN(early_late_diff_0_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \late_val[3]  (
	.Q(late_val_Z[3]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(emflag_cnt_Z[3]),
	.EN(early_late_diff_0_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \noearly_nolate_diff_start[4]  (
	.Q(un10_tapcnt_final_4),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(noearly_nolate_diff_start_7[4]),
	.EN(no_early_no_late_val_end1_0_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:144
  SLE \noearly_nolate_diff_start[5]  (
	.Q(un10_tapcnt_final_5),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(noearly_nolate_diff_start_7[5]),
	.EN(no_early_no_late_val_end1_0_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:144
  SLE \noearly_nolate_diff_start[6]  (
	.Q(un10_tapcnt_final_6),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(noearly_nolate_diff_start_7[6]),
	.EN(no_early_no_late_val_end1_0_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:144
  SLE \noearly_nolate_diff_start[7]  (
	.Q(un10_tapcnt_final_7),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(noearly_nolate_diff_start_7[7]),
	.EN(no_early_no_late_val_end1_0_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:144
  SLE \no_early_no_late_val_end1[0]  (
	.Q(no_early_no_late_val_end1_Z[0]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(emflag_cnt_Z[0]),
	.EN(no_early_no_late_val_end1_0_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \no_early_no_late_val_end1[1]  (
	.Q(no_early_no_late_val_end1_Z[1]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(emflag_cnt_Z[1]),
	.EN(no_early_no_late_val_end1_0_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \no_early_no_late_val_end1[2]  (
	.Q(no_early_no_late_val_end1_Z[2]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(emflag_cnt_Z[2]),
	.EN(no_early_no_late_val_end1_0_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \no_early_no_late_val_end1[3]  (
	.Q(no_early_no_late_val_end1_Z[3]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(emflag_cnt_Z[3]),
	.EN(no_early_no_late_val_end1_0_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \no_early_no_late_val_end1[4]  (
	.Q(no_early_no_late_val_end1_Z[4]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(emflag_cnt_Z[4]),
	.EN(no_early_no_late_val_end1_0_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \no_early_no_late_val_end1[5]  (
	.Q(no_early_no_late_val_end1_Z[5]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(emflag_cnt_Z[5]),
	.EN(no_early_no_late_val_end1_0_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \no_early_no_late_val_end1[6]  (
	.Q(no_early_no_late_val_end1_Z[6]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(emflag_cnt_Z[6]),
	.EN(no_early_no_late_val_end1_0_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \no_early_no_late_val_st2[0]  (
	.Q(no_early_no_late_val_st2_Z[0]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(emflag_cnt_Z[0]),
	.EN(un1_restart_trng_fg_8_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \no_early_no_late_val_st2[1]  (
	.Q(no_early_no_late_val_st2_Z[1]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(emflag_cnt_Z[1]),
	.EN(un1_restart_trng_fg_8_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \no_early_no_late_val_st2[2]  (
	.Q(no_early_no_late_val_st2_Z[2]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(emflag_cnt_Z[2]),
	.EN(un1_restart_trng_fg_8_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \no_early_no_late_val_st2[3]  (
	.Q(no_early_no_late_val_st2_Z[3]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(emflag_cnt_Z[3]),
	.EN(un1_restart_trng_fg_8_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_19_i)
);
// @10:144
  SLE \noearly_nolate_diff_start[0]  (
	.Q(un10_tapcnt_final_0),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(noearly_nolate_diff_start_7[0]),
	.EN(no_early_no_late_val_end1_0_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:144
  SLE \noearly_nolate_diff_start[1]  (
	.Q(un10_tapcnt_final_1),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(noearly_nolate_diff_start_7[1]),
	.EN(no_early_no_late_val_end1_0_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:144
  SLE \noearly_nolate_diff_start[2]  (
	.Q(un10_tapcnt_final_2),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(noearly_nolate_diff_start_7[2]),
	.EN(no_early_no_late_val_end1_0_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:144
  SLE \noearly_nolate_diff_start[3]  (
	.Q(un10_tapcnt_final_3),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(noearly_nolate_diff_start_7[3]),
	.EN(no_early_no_late_val_end1_0_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:144
  SLE bit_align_start (
	.Q(bit_align_start_Z),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(N_1439_i),
	.EN(bit_align_done_0_sqmuxa_3_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:144
  SLE bit_align_done (
	.Q(bit_align_done_Z),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(bit_align_done_2_sqmuxa_Z),
	.EN(bit_align_done_0_sqmuxa_3_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:144
  SLE calc_done (
	.Q(calc_done_Z),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(N_1431_i),
	.EN(calc_done_0_sqmuxa_2_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:144
  SLE rx_trng_done1 (
	.Q(rx_trng_done1_Z),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(N_1415_i),
	.EN(rx_trng_done1_0_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:144
  SLE rx_BIT_ALGN_LOAD (
	.Q(CORERXIODBITALIGN_C0_1_BIT_ALGN_LOAD),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(rx_BIT_ALGN_LOAD_9),
	.EN(rx_BIT_ALGN_LOAD_0_sqmuxa_1_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:144
  SLE late_last_set (
	.Q(late_last_set_Z),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_late_diff_2_sqmuxa_Z),
	.EN(early_late_diff_0_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:144
  SLE rx_BIT_ALGN_DIR (
	.Q(CORERXIODBITALIGN_C0_1_BIT_ALGN_DIR),
	.ADn(GND),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(un1_restart_trng_fg_6_Z),
	.EN(rx_BIT_ALGN_DIR_0_sqmuxa_2_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:144
  SLE rx_BIT_ALGN_MOVE (
	.Q(CORERXIODBITALIGN_C0_1_BIT_ALGN_MOVE),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(rx_BIT_ALGN_MOVE_2_sqmuxa_Z),
	.EN(rx_BIT_ALGN_MOVE_0_sqmuxa_2_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:144
  SLE bit_align_dly_done (
	.Q(bit_align_dly_done_Z),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(bit_align_dly_done_2_sqmuxa_Z),
	.EN(bit_align_dly_done_0_sqmuxa_1_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:144
  SLE rx_trng_done (
	.Q(rx_trng_done_Z),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(N_1403),
	.EN(rx_trng_done_0_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:830
  SLE reset_dly_fg (
	.Q(reset_dly_fg_Z),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(VCC),
	.EN(reset_dly_fg4_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:144
  SLE sig_rx_BIT_ALGN_CLR_FLGS (
	.Q(sig_rx_BIT_ALGN_CLR_FLGS_Z),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(sig_rx_BIT_ALGN_CLR_FLGS_11),
	.EN(sig_rx_BIT_ALGN_CLR_FLGS_0_sqmuxa_2_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:144
  SLE rx_err (
	.Q(rx_err_Z),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(N_1392),
	.EN(rx_err_0_sqmuxa_1_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:144
  SLE late_cur_set (
	.Q(late_cur_set_Z),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_cur_set_2_sqmuxa_Z),
	.EN(late_cur_set_0_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:144
  SLE early_cur_set (
	.Q(early_cur_set_Z),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_val_2_sqmuxa_Z),
	.EN(early_cur_set_0_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:144
  SLE early_last_set (
	.Q(early_last_set_Z),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_last_set_2_sqmuxa_Z),
	.EN(early_last_set_0_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:144
  SLE mv_up_fg (
	.Q(mv_up_fg_Z),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(tapcnt_final_upd_2_sqmuxa_1),
	.EN(mv_up_fg_0_sqmuxa_i_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:144
  SLE mv_dn_fg (
	.Q(mv_dn_fg_Z),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(tapcnt_final_upd_3_sqmuxa_1),
	.EN(mv_dn_fg_0_sqmuxa_i_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:144
  SLE \timeout_cnt[0]  (
	.Q(timeout_cnt_Z[0]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(timeout_cnt_s[0]),
	.EN(timeout_cnte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:144
  SLE \timeout_cnt[1]  (
	.Q(timeout_cnt_Z[1]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(timeout_cnt_s[1]),
	.EN(timeout_cnte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:144
  SLE \timeout_cnt[2]  (
	.Q(timeout_cnt_Z[2]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(timeout_cnt_s[2]),
	.EN(timeout_cnte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:144
  SLE \timeout_cnt[3]  (
	.Q(timeout_cnt_Z[3]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(timeout_cnt_s[3]),
	.EN(timeout_cnte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:144
  SLE \timeout_cnt[4]  (
	.Q(timeout_cnt_Z[4]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(timeout_cnt_s[4]),
	.EN(timeout_cnte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:144
  SLE \timeout_cnt[5]  (
	.Q(timeout_cnt_Z[5]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(timeout_cnt_s[5]),
	.EN(timeout_cnte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:144
  SLE \timeout_cnt[6]  (
	.Q(timeout_cnt_Z[6]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(timeout_cnt_s[6]),
	.EN(timeout_cnte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:144
  SLE \timeout_cnt[7]  (
	.Q(timeout_cnt_Z[7]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(timeout_cnt_s[7]),
	.EN(timeout_cnte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:144
  SLE \emflag_cnt[0]  (
	.Q(emflag_cnt_Z[0]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(emflag_cnt_s[0]),
	.EN(emflag_cnte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:144
  SLE \emflag_cnt[1]  (
	.Q(emflag_cnt_Z[1]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(emflag_cnt_s[1]),
	.EN(emflag_cnte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:144
  SLE \emflag_cnt[2]  (
	.Q(emflag_cnt_Z[2]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(emflag_cnt_s[2]),
	.EN(emflag_cnte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:144
  SLE \emflag_cnt[3]  (
	.Q(emflag_cnt_Z[3]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(emflag_cnt_s[3]),
	.EN(emflag_cnte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:144
  SLE \emflag_cnt[4]  (
	.Q(emflag_cnt_Z[4]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(emflag_cnt_s[4]),
	.EN(emflag_cnte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:144
  SLE \emflag_cnt[5]  (
	.Q(emflag_cnt_Z[5]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(emflag_cnt_s[5]),
	.EN(emflag_cnte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:144
  SLE \emflag_cnt[6]  (
	.Q(emflag_cnt_Z[6]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(emflag_cnt_s_Z[6]),
	.EN(emflag_cnte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:830
  SLE \rst_cnt[0]  (
	.Q(rst_cnt_Z[0]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(rst_cnt_s[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:830
  SLE \rst_cnt[1]  (
	.Q(rst_cnt_Z[1]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(rst_cnt_s[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:830
  SLE \rst_cnt[2]  (
	.Q(rst_cnt_Z[2]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(rst_cnt_s[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:830
  SLE \rst_cnt[3]  (
	.Q(rst_cnt_Z[3]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(rst_cnt_s[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:830
  SLE \rst_cnt[4]  (
	.Q(rst_cnt_Z[4]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(rst_cnt_s[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:830
  SLE \rst_cnt[5]  (
	.Q(rst_cnt_Z[5]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(rst_cnt_s[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:830
  SLE \rst_cnt[6]  (
	.Q(rst_cnt_Z[6]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(rst_cnt_s[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:830
  SLE \rst_cnt[7]  (
	.Q(rst_cnt_Z[7]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(rst_cnt_s[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:830
  SLE \rst_cnt[8]  (
	.Q(rst_cnt_Z[8]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(rst_cnt_s[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:830
  SLE \rst_cnt[9]  (
	.Q(rst_cnt_Z[9]),
	.ADn(VCC),
	.ALn(RX_CLK_ALIGN_DONE_arst),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(rst_cnt_s_Z[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:145
  ARI1 restart_trng_fg_RNIBNT7 (
	.FCO(timeout_cnt_cry_cy),
	.S(restart_trng_fg_RNIBNT7_S),
	.Y(restart_trng_fg_RNIBNT7_Y),
	.B(restart_trng_fg_i),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam restart_trng_fg_RNIBNT7.INIT=20'h45500;
// @10:145
  ARI1 \timeout_cnt_RNI9ABM[0]  (
	.FCO(timeout_cnt_cry[0]),
	.S(timeout_cnt_s[0]),
	.Y(timeout_cnt_RNI9ABM_Y[0]),
	.B(restart_trng_fg_i),
	.C(timeout_cnt_Z[0]),
	.D(GND),
	.A(VCC),
	.FCI(timeout_cnt_cry_cy)
);
defparam \timeout_cnt_RNI9ABM[0] .INIT=20'h44400;
// @10:145
  ARI1 \timeout_cnt_RNI8UO41[1]  (
	.FCO(timeout_cnt_cry[1]),
	.S(timeout_cnt_s[1]),
	.Y(timeout_cnt_RNI8UO41_Y[1]),
	.B(restart_trng_fg_i),
	.C(timeout_cnt_Z[1]),
	.D(GND),
	.A(VCC),
	.FCI(timeout_cnt_cry[0])
);
defparam \timeout_cnt_RNI8UO41[1] .INIT=20'h44400;
// @10:145
  ARI1 \timeout_cnt_RNI8J6J1[2]  (
	.FCO(timeout_cnt_cry[2]),
	.S(timeout_cnt_s[2]),
	.Y(timeout_cnt_RNI8J6J1_Y[2]),
	.B(restart_trng_fg_i),
	.C(timeout_cnt_Z[2]),
	.D(GND),
	.A(VCC),
	.FCI(timeout_cnt_cry[1])
);
defparam \timeout_cnt_RNI8J6J1[2] .INIT=20'h44400;
// @10:145
  ARI1 \timeout_cnt_RNI99K12[3]  (
	.FCO(timeout_cnt_cry[3]),
	.S(timeout_cnt_s[3]),
	.Y(timeout_cnt_RNI99K12_Y[3]),
	.B(restart_trng_fg_i),
	.C(timeout_cnt_Z[3]),
	.D(GND),
	.A(VCC),
	.FCI(timeout_cnt_cry[2])
);
defparam \timeout_cnt_RNI99K12[3] .INIT=20'h44400;
// @10:145
  ARI1 \timeout_cnt_RNIB02G2[4]  (
	.FCO(timeout_cnt_cry[4]),
	.S(timeout_cnt_s[4]),
	.Y(timeout_cnt_RNIB02G2_Y[4]),
	.B(restart_trng_fg_i),
	.C(timeout_cnt_Z[4]),
	.D(GND),
	.A(VCC),
	.FCI(timeout_cnt_cry[3])
);
defparam \timeout_cnt_RNIB02G2[4] .INIT=20'h44400;
// @10:145
  ARI1 \timeout_cnt_RNIEOFU2[5]  (
	.FCO(timeout_cnt_cry[5]),
	.S(timeout_cnt_s[5]),
	.Y(timeout_cnt_RNIEOFU2_Y[5]),
	.B(restart_trng_fg_i),
	.C(timeout_cnt_Z[5]),
	.D(GND),
	.A(VCC),
	.FCI(timeout_cnt_cry[4])
);
defparam \timeout_cnt_RNIEOFU2[5] .INIT=20'h44400;
// @10:145
  ARI1 \timeout_cnt_RNO[7]  (
	.FCO(timeout_cnt_RNO_FCO[7]),
	.S(timeout_cnt_s[7]),
	.Y(timeout_cnt_RNO_Y[7]),
	.B(restart_trng_fg_i),
	.C(timeout_cnt_Z[7]),
	.D(GND),
	.A(VCC),
	.FCI(timeout_cnt_cry[6])
);
defparam \timeout_cnt_RNO[7] .INIT=20'h44400;
// @10:145
  ARI1 \timeout_cnt_RNIIHTC3[6]  (
	.FCO(timeout_cnt_cry[6]),
	.S(timeout_cnt_s[6]),
	.Y(timeout_cnt_RNIIHTC3_Y[6]),
	.B(restart_trng_fg_i),
	.C(timeout_cnt_Z[6]),
	.D(GND),
	.A(VCC),
	.FCI(timeout_cnt_cry[5])
);
defparam \timeout_cnt_RNIIHTC3[6] .INIT=20'h44400;
// @10:144
  ARI1 \emflag_cnt_cry_cy[0]  (
	.FCO(emflag_cnt_cry_cy),
	.S(emflag_cnt_cry_cy_S_0[0]),
	.Y(emflag_cnt_cry_cy_Y_0[0]),
	.B(N_1456_1),
	.C(bitalign_curr_state_Z[1]),
	.D(un1_restart_trng_fg_9_0_443_0),
	.A(VCC),
	.FCI(VCC)
);
defparam \emflag_cnt_cry_cy[0] .INIT=20'h40D00;
// @10:144
  ARI1 \emflag_cnt_cry[0]  (
	.FCO(emflag_cnt_cry_Z[0]),
	.S(emflag_cnt_s[0]),
	.Y(emflag_cnt_cry_Y_0[0]),
	.B(emflag_cnt_cry_cy_Y_0[0]),
	.C(emflag_cnt_Z[0]),
	.D(GND),
	.A(VCC),
	.FCI(emflag_cnt_cry_cy)
);
defparam \emflag_cnt_cry[0] .INIT=20'h48800;
// @10:144
  ARI1 \emflag_cnt_cry[1]  (
	.FCO(emflag_cnt_cry_Z[1]),
	.S(emflag_cnt_s[1]),
	.Y(emflag_cnt_cry_Y_0[1]),
	.B(emflag_cnt_cry_cy_Y_0[0]),
	.C(emflag_cnt_Z[1]),
	.D(GND),
	.A(VCC),
	.FCI(emflag_cnt_cry_Z[0])
);
defparam \emflag_cnt_cry[1] .INIT=20'h48800;
// @10:144
  ARI1 \emflag_cnt_cry[2]  (
	.FCO(emflag_cnt_cry_Z[2]),
	.S(emflag_cnt_s[2]),
	.Y(emflag_cnt_cry_Y_0[2]),
	.B(emflag_cnt_cry_cy_Y_0[0]),
	.C(emflag_cnt_Z[2]),
	.D(GND),
	.A(VCC),
	.FCI(emflag_cnt_cry_Z[1])
);
defparam \emflag_cnt_cry[2] .INIT=20'h48800;
// @10:144
  ARI1 \emflag_cnt_cry[3]  (
	.FCO(emflag_cnt_cry_Z[3]),
	.S(emflag_cnt_s[3]),
	.Y(emflag_cnt_cry_Y_0[3]),
	.B(emflag_cnt_cry_cy_Y_0[0]),
	.C(emflag_cnt_Z[3]),
	.D(GND),
	.A(VCC),
	.FCI(emflag_cnt_cry_Z[2])
);
defparam \emflag_cnt_cry[3] .INIT=20'h48800;
// @10:144
  ARI1 \emflag_cnt_cry[4]  (
	.FCO(emflag_cnt_cry_Z[4]),
	.S(emflag_cnt_s[4]),
	.Y(emflag_cnt_cry_Y_0[4]),
	.B(emflag_cnt_cry_cy_Y_0[0]),
	.C(emflag_cnt_Z[4]),
	.D(GND),
	.A(VCC),
	.FCI(emflag_cnt_cry_Z[3])
);
defparam \emflag_cnt_cry[4] .INIT=20'h48800;
// @10:144
  ARI1 \emflag_cnt_s[6]  (
	.FCO(emflag_cnt_s_FCO[6]),
	.S(emflag_cnt_s_Z[6]),
	.Y(emflag_cnt_s_Y[6]),
	.B(emflag_cnt_cry_cy_Y_0[0]),
	.C(emflag_cnt_Z[6]),
	.D(GND),
	.A(VCC),
	.FCI(emflag_cnt_cry_Z[5])
);
defparam \emflag_cnt_s[6] .INIT=20'h48800;
// @10:144
  ARI1 \emflag_cnt_cry[5]  (
	.FCO(emflag_cnt_cry_Z[5]),
	.S(emflag_cnt_s[5]),
	.Y(emflag_cnt_cry_Y_0[5]),
	.B(emflag_cnt_cry_cy_Y_0[0]),
	.C(emflag_cnt_Z[5]),
	.D(GND),
	.A(VCC),
	.FCI(emflag_cnt_cry_Z[4])
);
defparam \emflag_cnt_cry[5] .INIT=20'h48800;
// @10:145
  ARI1 noearly_nolate_diff_nxt_8_cry_0_0_cy (
	.FCO(noearly_nolate_diff_nxt_8_cry_0_0_cy_Z),
	.S(noearly_nolate_diff_nxt_8_cry_0_0_cy_S),
	.Y(noearly_nolate_diff_nxt_8_cry_0_0_cy_Y),
	.B(un1_restart_trng_fg_5_Z),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam noearly_nolate_diff_nxt_8_cry_0_0_cy.INIT=20'h45500;
// @10:145
  ARI1 noearly_nolate_diff_nxt_8_cry_0_0 (
	.FCO(noearly_nolate_diff_nxt_8_cry_0),
	.S(noearly_nolate_diff_nxt_8[0]),
	.Y(noearly_nolate_diff_nxt_8_cry_0_0_Y),
	.B(un1_restart_trng_fg_5_Z),
	.C(no_early_no_late_val_st2_Z[0]),
	.D(GND),
	.A(emflag_cnt_Z[0]),
	.FCI(noearly_nolate_diff_nxt_8_cry_0_0_cy_Z)
);
defparam noearly_nolate_diff_nxt_8_cry_0_0.INIT=20'h54411;
// @10:145
  ARI1 noearly_nolate_diff_nxt_8_cry_1_0 (
	.FCO(noearly_nolate_diff_nxt_8_cry_1),
	.S(noearly_nolate_diff_nxt_8[1]),
	.Y(noearly_nolate_diff_nxt_8_cry_1_0_Y),
	.B(un1_restart_trng_fg_5_Z),
	.C(no_early_no_late_val_st2_Z[1]),
	.D(GND),
	.A(emflag_cnt_Z[1]),
	.FCI(noearly_nolate_diff_nxt_8_cry_0)
);
defparam noearly_nolate_diff_nxt_8_cry_1_0.INIT=20'h54411;
// @10:145
  ARI1 noearly_nolate_diff_nxt_8_cry_2_0 (
	.FCO(noearly_nolate_diff_nxt_8_cry_2),
	.S(noearly_nolate_diff_nxt_8[2]),
	.Y(noearly_nolate_diff_nxt_8_cry_2_0_Y),
	.B(un1_restart_trng_fg_5_Z),
	.C(no_early_no_late_val_st2_Z[2]),
	.D(GND),
	.A(emflag_cnt_Z[2]),
	.FCI(noearly_nolate_diff_nxt_8_cry_1)
);
defparam noearly_nolate_diff_nxt_8_cry_2_0.INIT=20'h54411;
// @10:145
  ARI1 noearly_nolate_diff_nxt_8_cry_3_0 (
	.FCO(noearly_nolate_diff_nxt_8_cry_3),
	.S(noearly_nolate_diff_nxt_8[3]),
	.Y(noearly_nolate_diff_nxt_8_cry_3_0_Y),
	.B(un1_restart_trng_fg_5_Z),
	.C(no_early_no_late_val_st2_Z[3]),
	.D(GND),
	.A(emflag_cnt_Z[3]),
	.FCI(noearly_nolate_diff_nxt_8_cry_2)
);
defparam noearly_nolate_diff_nxt_8_cry_3_0.INIT=20'h54411;
// @10:145
  ARI1 noearly_nolate_diff_nxt_8_cry_4_0 (
	.FCO(noearly_nolate_diff_nxt_8_cry_4),
	.S(noearly_nolate_diff_nxt_8[4]),
	.Y(noearly_nolate_diff_nxt_8_cry_4_0_Y),
	.B(un1_restart_trng_fg_5_Z),
	.C(no_early_no_late_val_st2_Z[4]),
	.D(GND),
	.A(emflag_cnt_Z[4]),
	.FCI(noearly_nolate_diff_nxt_8_cry_3)
);
defparam noearly_nolate_diff_nxt_8_cry_4_0.INIT=20'h54411;
// @10:145
  ARI1 noearly_nolate_diff_nxt_8_cry_5_0 (
	.FCO(noearly_nolate_diff_nxt_8_cry_5),
	.S(noearly_nolate_diff_nxt_8[5]),
	.Y(noearly_nolate_diff_nxt_8_cry_5_0_Y),
	.B(un1_restart_trng_fg_5_Z),
	.C(no_early_no_late_val_st2_Z[5]),
	.D(GND),
	.A(emflag_cnt_Z[5]),
	.FCI(noearly_nolate_diff_nxt_8_cry_4)
);
defparam noearly_nolate_diff_nxt_8_cry_5_0.INIT=20'h54411;
// @10:145
  ARI1 noearly_nolate_diff_nxt_8_s_7 (
	.FCO(noearly_nolate_diff_nxt_8_s_7_FCO),
	.S(noearly_nolate_diff_nxt_8[7]),
	.Y(noearly_nolate_diff_nxt_8_s_7_Y),
	.B(un1_restart_trng_fg_5_Z),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(noearly_nolate_diff_nxt_8_cry_6)
);
defparam noearly_nolate_diff_nxt_8_s_7.INIT=20'h45500;
// @10:145
  ARI1 noearly_nolate_diff_nxt_8_cry_6_0 (
	.FCO(noearly_nolate_diff_nxt_8_cry_6),
	.S(noearly_nolate_diff_nxt_8[6]),
	.Y(noearly_nolate_diff_nxt_8_cry_6_0_Y),
	.B(un1_restart_trng_fg_5_Z),
	.C(no_early_no_late_val_st2_Z[6]),
	.D(GND),
	.A(emflag_cnt_Z[6]),
	.FCI(noearly_nolate_diff_nxt_8_cry_5)
);
defparam noearly_nolate_diff_nxt_8_cry_6_0.INIT=20'h54411;
// @10:145
  ARI1 early_late_diff_8_cry_0_0_cy (
	.FCO(early_late_diff_8_cry_0_0_cy_Z),
	.S(early_late_diff_8_cry_0_0_cy_S),
	.Y(early_late_diff_8_cry_0_0_cy_Y),
	.B(un1_restart_trng_fg_5_Z),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam early_late_diff_8_cry_0_0_cy.INIT=20'h45500;
// @10:145
  ARI1 early_late_diff_8_cry_0_0 (
	.FCO(early_late_diff_8_cry_0),
	.S(early_late_diff_8[0]),
	.Y(early_late_diff_8_cry_0_0_Y),
	.B(un1_restart_trng_fg_5_Z),
	.C(early_val_Z[0]),
	.D(GND),
	.A(emflag_cnt_Z[0]),
	.FCI(early_late_diff_8_cry_0_0_cy_Z)
);
defparam early_late_diff_8_cry_0_0.INIT=20'h54411;
// @10:145
  ARI1 early_late_diff_8_cry_1_0 (
	.FCO(early_late_diff_8_cry_1),
	.S(early_late_diff_8[1]),
	.Y(early_late_diff_8_cry_1_0_Y),
	.B(un1_restart_trng_fg_5_Z),
	.C(early_val_Z[1]),
	.D(GND),
	.A(emflag_cnt_Z[1]),
	.FCI(early_late_diff_8_cry_0)
);
defparam early_late_diff_8_cry_1_0.INIT=20'h54411;
// @10:145
  ARI1 early_late_diff_8_cry_2_0 (
	.FCO(early_late_diff_8_cry_2),
	.S(early_late_diff_8[2]),
	.Y(early_late_diff_8_cry_2_0_Y),
	.B(un1_restart_trng_fg_5_Z),
	.C(early_val_Z[2]),
	.D(GND),
	.A(emflag_cnt_Z[2]),
	.FCI(early_late_diff_8_cry_1)
);
defparam early_late_diff_8_cry_2_0.INIT=20'h54411;
// @10:145
  ARI1 early_late_diff_8_cry_3_0 (
	.FCO(early_late_diff_8_cry_3),
	.S(early_late_diff_8[3]),
	.Y(early_late_diff_8_cry_3_0_Y),
	.B(un1_restart_trng_fg_5_Z),
	.C(early_val_Z[3]),
	.D(GND),
	.A(emflag_cnt_Z[3]),
	.FCI(early_late_diff_8_cry_2)
);
defparam early_late_diff_8_cry_3_0.INIT=20'h54411;
// @10:145
  ARI1 early_late_diff_8_cry_4_0 (
	.FCO(early_late_diff_8_cry_4),
	.S(early_late_diff_8[4]),
	.Y(early_late_diff_8_cry_4_0_Y),
	.B(un1_restart_trng_fg_5_Z),
	.C(early_val_Z[4]),
	.D(GND),
	.A(emflag_cnt_Z[4]),
	.FCI(early_late_diff_8_cry_3)
);
defparam early_late_diff_8_cry_4_0.INIT=20'h54411;
// @10:145
  ARI1 early_late_diff_8_cry_5_0 (
	.FCO(early_late_diff_8_cry_5),
	.S(early_late_diff_8[5]),
	.Y(early_late_diff_8_cry_5_0_Y),
	.B(un1_restart_trng_fg_5_Z),
	.C(early_val_Z[5]),
	.D(GND),
	.A(emflag_cnt_Z[5]),
	.FCI(early_late_diff_8_cry_4)
);
defparam early_late_diff_8_cry_5_0.INIT=20'h54411;
// @10:145
  ARI1 early_late_diff_8_s_7 (
	.FCO(early_late_diff_8_s_7_FCO),
	.S(early_late_diff_8[7]),
	.Y(early_late_diff_8_s_7_Y),
	.B(un1_restart_trng_fg_5_Z),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(early_late_diff_8_cry_6)
);
defparam early_late_diff_8_s_7.INIT=20'h45500;
// @10:145
  ARI1 early_late_diff_8_cry_6_0 (
	.FCO(early_late_diff_8_cry_6),
	.S(early_late_diff_8[6]),
	.Y(early_late_diff_8_cry_6_0_Y),
	.B(un1_restart_trng_fg_5_Z),
	.C(early_val_Z[6]),
	.D(GND),
	.A(emflag_cnt_Z[6]),
	.FCI(early_late_diff_8_cry_5)
);
defparam early_late_diff_8_cry_6_0.INIT=20'h54411;
// @10:145
  ARI1 noearly_nolate_diff_start_7_cry_0_0_cy (
	.FCO(noearly_nolate_diff_start_7_cry_0_0_cy_Z),
	.S(noearly_nolate_diff_start_7_cry_0_0_cy_S),
	.Y(noearly_nolate_diff_start_7_cry_0_0_cy_Y),
	.B(un1_restart_trng_fg_5_Z),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam noearly_nolate_diff_start_7_cry_0_0_cy.INIT=20'h45500;
// @10:145
  ARI1 noearly_nolate_diff_start_7_cry_0_0 (
	.FCO(noearly_nolate_diff_start_7_cry_0),
	.S(noearly_nolate_diff_start_7[0]),
	.Y(noearly_nolate_diff_start_7_cry_0_0_Y),
	.B(un1_restart_trng_fg_5_Z),
	.C(no_early_no_late_val_st1_Z[0]),
	.D(GND),
	.A(emflag_cnt_Z[0]),
	.FCI(noearly_nolate_diff_start_7_cry_0_0_cy_Z)
);
defparam noearly_nolate_diff_start_7_cry_0_0.INIT=20'h54411;
// @10:145
  ARI1 noearly_nolate_diff_start_7_cry_1_0 (
	.FCO(noearly_nolate_diff_start_7_cry_1),
	.S(noearly_nolate_diff_start_7[1]),
	.Y(noearly_nolate_diff_start_7_cry_1_0_Y),
	.B(un1_restart_trng_fg_5_Z),
	.C(no_early_no_late_val_st1_Z[1]),
	.D(GND),
	.A(emflag_cnt_Z[1]),
	.FCI(noearly_nolate_diff_start_7_cry_0)
);
defparam noearly_nolate_diff_start_7_cry_1_0.INIT=20'h54411;
// @10:145
  ARI1 noearly_nolate_diff_start_7_cry_2_0 (
	.FCO(noearly_nolate_diff_start_7_cry_2),
	.S(noearly_nolate_diff_start_7[2]),
	.Y(noearly_nolate_diff_start_7_cry_2_0_Y),
	.B(un1_restart_trng_fg_5_Z),
	.C(no_early_no_late_val_st1_Z[2]),
	.D(GND),
	.A(emflag_cnt_Z[2]),
	.FCI(noearly_nolate_diff_start_7_cry_1)
);
defparam noearly_nolate_diff_start_7_cry_2_0.INIT=20'h54411;
// @10:145
  ARI1 noearly_nolate_diff_start_7_cry_3_0 (
	.FCO(noearly_nolate_diff_start_7_cry_3),
	.S(noearly_nolate_diff_start_7[3]),
	.Y(noearly_nolate_diff_start_7_cry_3_0_Y),
	.B(un1_restart_trng_fg_5_Z),
	.C(no_early_no_late_val_st1_Z[3]),
	.D(GND),
	.A(emflag_cnt_Z[3]),
	.FCI(noearly_nolate_diff_start_7_cry_2)
);
defparam noearly_nolate_diff_start_7_cry_3_0.INIT=20'h54411;
// @10:145
  ARI1 noearly_nolate_diff_start_7_cry_4_0 (
	.FCO(noearly_nolate_diff_start_7_cry_4),
	.S(noearly_nolate_diff_start_7[4]),
	.Y(noearly_nolate_diff_start_7_cry_4_0_Y),
	.B(un1_restart_trng_fg_5_Z),
	.C(no_early_no_late_val_st1_Z[4]),
	.D(GND),
	.A(emflag_cnt_Z[4]),
	.FCI(noearly_nolate_diff_start_7_cry_3)
);
defparam noearly_nolate_diff_start_7_cry_4_0.INIT=20'h54411;
// @10:145
  ARI1 noearly_nolate_diff_start_7_cry_5_0 (
	.FCO(noearly_nolate_diff_start_7_cry_5),
	.S(noearly_nolate_diff_start_7[5]),
	.Y(noearly_nolate_diff_start_7_cry_5_0_Y),
	.B(un1_restart_trng_fg_5_Z),
	.C(no_early_no_late_val_st1_Z[5]),
	.D(GND),
	.A(emflag_cnt_Z[5]),
	.FCI(noearly_nolate_diff_start_7_cry_4)
);
defparam noearly_nolate_diff_start_7_cry_5_0.INIT=20'h54411;
// @10:145
  ARI1 noearly_nolate_diff_start_7_s_7 (
	.FCO(noearly_nolate_diff_start_7_s_7_FCO),
	.S(noearly_nolate_diff_start_7[7]),
	.Y(noearly_nolate_diff_start_7_s_7_Y),
	.B(un1_restart_trng_fg_5_Z),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(noearly_nolate_diff_start_7_cry_6)
);
defparam noearly_nolate_diff_start_7_s_7.INIT=20'h45500;
// @10:145
  ARI1 noearly_nolate_diff_start_7_cry_6_0 (
	.FCO(noearly_nolate_diff_start_7_cry_6),
	.S(noearly_nolate_diff_start_7[6]),
	.Y(noearly_nolate_diff_start_7_cry_6_0_Y),
	.B(un1_restart_trng_fg_5_Z),
	.C(no_early_no_late_val_st1_Z[6]),
	.D(GND),
	.A(emflag_cnt_Z[6]),
	.FCI(noearly_nolate_diff_start_7_cry_5)
);
defparam noearly_nolate_diff_start_7_cry_6_0.INIT=20'h54411;
// @10:145
  ARI1 \un1_tap_cnt_0_sqmuxa_14_i_a2_RNIG1U11[0]  (
	.FCO(tap_cnt_17_i_m2_cry_0),
	.S(un1_tap_cnt_0_sqmuxa_14_i_a2_RNIG1U11_S[0]),
	.Y(un1_tap_cnt_0_sqmuxa_14_i_a2_RNIG1U11_Y[0]),
	.B(N_60),
	.C(N_89),
	.D(tapcnt_final_Z[0]),
	.A(tap_cnt_Z[0]),
	.FCI(GND)
);
defparam \un1_tap_cnt_0_sqmuxa_14_i_a2_RNIG1U11[0] .INIT=20'h5D872;
// @10:145
  ARI1 \tapcnt_final_RNIOTM22[1]  (
	.FCO(tap_cnt_17_i_m2_cry_1),
	.S(N_79),
	.Y(tapcnt_final_RNIOTM22_Y[1]),
	.B(N_60),
	.C(tap_cnt_Z[1]),
	.D(tapcnt_final_Z[1]),
	.A(un1_tap_cnt_0_sqmuxa_14_0_Z[1]),
	.FCI(tap_cnt_17_i_m2_cry_0)
);
defparam \tapcnt_final_RNIOTM22[1] .INIT=20'h572D8;
// @10:145
  ARI1 \tapcnt_final_RNI2SF33[2]  (
	.FCO(tap_cnt_17_i_m2_cry_2),
	.S(N_78),
	.Y(tapcnt_final_RNI2SF33_Y[2]),
	.B(N_60),
	.C(tap_cnt_Z[2]),
	.D(tapcnt_final_Z[2]),
	.A(un1_tap_cnt_0_sqmuxa_14_0_Z[1]),
	.FCI(tap_cnt_17_i_m2_cry_1)
);
defparam \tapcnt_final_RNI2SF33[2] .INIT=20'h572D8;
// @10:145
  ARI1 \tapcnt_final_RNIES844[3]  (
	.FCO(tap_cnt_17_i_m2_cry_3),
	.S(N_77),
	.Y(tapcnt_final_RNIES844_Y[3]),
	.B(un1_tap_cnt_0_sqmuxa_14_0_Z[1]),
	.C(N_60),
	.D(tapcnt_final_Z[3]),
	.A(tap_cnt_Z[3]),
	.FCI(tap_cnt_17_i_m2_cry_2)
);
defparam \tapcnt_final_RNIES844[3] .INIT=20'h574B8;
// @10:145
  ARI1 \tapcnt_final_RNISU155[4]  (
	.FCO(tap_cnt_17_i_m2_cry_4),
	.S(N_76),
	.Y(tapcnt_final_RNISU155_Y[4]),
	.B(un1_tap_cnt_0_sqmuxa_14_0_Z[1]),
	.C(N_60),
	.D(tapcnt_final_Z[4]),
	.A(tap_cnt_Z[4]),
	.FCI(tap_cnt_17_i_m2_cry_3)
);
defparam \tapcnt_final_RNISU155[4] .INIT=20'h574B8;
// @10:145
  ARI1 \tap_cnt_RNO_0[6]  (
	.FCO(tap_cnt_RNO_0_FCO[6]),
	.S(N_74),
	.Y(tap_cnt_RNO_0_Y[6]),
	.B(N_60),
	.C(tap_cnt_Z[6]),
	.D(tapcnt_final_Z[6]),
	.A(un1_tap_cnt_0_sqmuxa_14_0_Z[1]),
	.FCI(tap_cnt_17_i_m2_cry_5)
);
defparam \tap_cnt_RNO_0[6] .INIT=20'h472D8;
// @10:145
  ARI1 \tapcnt_final_RNIC3R56[5]  (
	.FCO(tap_cnt_17_i_m2_cry_5),
	.S(N_75),
	.Y(tapcnt_final_RNIC3R56_Y[5]),
	.B(un1_tap_cnt_0_sqmuxa_14_0_Z[1]),
	.C(N_60),
	.D(tapcnt_final_Z[5]),
	.A(tap_cnt_Z[5]),
	.FCI(tap_cnt_17_i_m2_cry_4)
);
defparam \tapcnt_final_RNIC3R56[5] .INIT=20'h574B8;
// @10:145
  ARI1 \early_val_RNIT7HB3[0]  (
	.FCO(tapcnt_final_13_m1_cry_0),
	.S(early_val_RNIT7HB3_S[0]),
	.Y(early_val_RNIT7HB3_Y[0]),
	.B(early_val_RNI3L2D1_Z[0]),
	.C(un1_bitalign_curr_state169_12_sn),
	.D(early_val_Z[0]),
	.A(un1_no_early_no_late_val_end1_1_1_RNIHEIR_Z[0]),
	.FCI(GND)
);
defparam \early_val_RNIT7HB3[0] .INIT=20'h574B8;
// @10:145
  ARI1 \early_val_RNI0M2N6[1]  (
	.FCO(tapcnt_final_13_m1_cry_1),
	.S(tapcnt_final_13_m1[1]),
	.Y(early_val_RNI0M2N6_Y[1]),
	.B(early_val_RNI6O2D1_Z[1]),
	.C(un1_bitalign_curr_state169_12_sn),
	.D(early_val_Z[1]),
	.A(un1_no_early_no_late_val_end1_1_1_RNIJGIR_Z[1]),
	.FCI(tapcnt_final_13_m1_cry_0)
);
defparam \early_val_RNI0M2N6[1] .INIT=20'h574B8;
// @10:145
  ARI1 \early_val_RNI9AK2A[2]  (
	.FCO(tapcnt_final_13_m1_cry_2),
	.S(tapcnt_final_13_m1[2]),
	.Y(early_val_RNI9AK2A_Y[2]),
	.B(early_val_RNI9R2D1_Z[2]),
	.C(un1_bitalign_curr_state169_12_sn),
	.D(early_val_Z[2]),
	.A(un1_no_early_no_late_val_end1_1_1_RNILIIR_Z[2]),
	.FCI(tapcnt_final_13_m1_cry_1)
);
defparam \early_val_RNI9AK2A[2] .INIT=20'h574B8;
// @10:145
  ARI1 \early_val_RNIO46ED[3]  (
	.FCO(tapcnt_final_13_m1_cry_3),
	.S(tapcnt_final_13_m1[3]),
	.Y(early_val_RNIO46ED_Y[3]),
	.B(early_val_RNICU2D1_Z[3]),
	.C(un1_bitalign_curr_state169_12_sn),
	.D(early_val_Z[3]),
	.A(un1_no_early_no_late_val_end1_1_1_RNINKIR_Z[3]),
	.FCI(tapcnt_final_13_m1_cry_2)
);
defparam \early_val_RNIO46ED[3] .INIT=20'h574B8;
// @10:145
  ARI1 \early_val_RNID5OPG[4]  (
	.FCO(tapcnt_final_13_m1_cry_4),
	.S(tapcnt_final_13_m1[4]),
	.Y(early_val_RNID5OPG_Y[4]),
	.B(early_val_RNIF13D1_Z[4]),
	.C(un1_bitalign_curr_state169_12_sn),
	.D(early_val_Z[4]),
	.A(un1_no_early_no_late_val_end1_1_1_RNIPMIR_Z[4]),
	.FCI(tapcnt_final_13_m1_cry_3)
);
defparam \early_val_RNID5OPG[4] .INIT=20'h574B8;
// @10:145
  ARI1 \tapcnt_final_13_RNO[6]  (
	.FCO(tapcnt_final_13_RNO_FCO[6]),
	.S(tapcnt_final_13_m1[6]),
	.Y(tapcnt_final_13_RNO_Y[6]),
	.B(early_val_Z[6]),
	.C(tapcnt_final_3_sqmuxa_Z),
	.D(tapcnt_final_13_m1_axb_6_1),
	.A(un1_bitalign_curr_state169_12_sn),
	.FCI(tapcnt_final_13_m1_cry_5)
);
defparam \tapcnt_final_13_RNO[6] .INIT=20'h4B4AA;
// @10:145
  ARI1 \early_val_RNI8CA5K[5]  (
	.FCO(tapcnt_final_13_m1_cry_5),
	.S(tapcnt_final_13_m1[5]),
	.Y(early_val_RNI8CA5K_Y[5]),
	.B(early_val_RNII43D1_Z[5]),
	.C(un1_bitalign_curr_state169_12_sn),
	.D(early_val_Z[5]),
	.A(un1_no_early_no_late_val_end1_1_1_RNIROIR_Z[5]),
	.FCI(tapcnt_final_13_m1_cry_4)
);
defparam \early_val_RNI8CA5K[5] .INIT=20'h574B8;
// @10:145
  ARI1 tapcnt_final_upd_8_cry_2_0 (
	.FCO(tapcnt_final_upd_8_cry_2),
	.S(tapcnt_final_upd_8_cry_2_0_S),
	.Y(tapcnt_final_upd_8_cry_2_0_Y),
	.B(mv_dn_fg_0_sqmuxa_i_o2_Z),
	.C(N_100),
	.D(mv_up_fg_Z),
	.A(tap_cnt_Z[2]),
	.FCI(GND)
);
defparam tapcnt_final_upd_8_cry_2_0.INIT=20'h55104;
// @10:145
  ARI1 tapcnt_final_upd_8_cry_3_0 (
	.FCO(tapcnt_final_upd_8_cry_3),
	.S(tapcnt_final_upd_8[3]),
	.Y(tapcnt_final_upd_8_cry_3_0_Y),
	.B(mv_dn_fg_0_sqmuxa_i_o2_Z),
	.C(mv_up_fg_Z),
	.D(N_100),
	.A(tap_cnt_Z[3]),
	.FCI(tapcnt_final_upd_8_cry_2)
);
defparam tapcnt_final_upd_8_cry_3_0.INIT=20'h51045;
// @10:145
  ARI1 tapcnt_final_upd_8_cry_4_0 (
	.FCO(tapcnt_final_upd_8_cry_4),
	.S(tapcnt_final_upd_8[4]),
	.Y(tapcnt_final_upd_8_cry_4_0_Y),
	.B(mv_dn_fg_0_sqmuxa_i_o2_Z),
	.C(mv_up_fg_Z),
	.D(N_100),
	.A(tap_cnt_Z[4]),
	.FCI(tapcnt_final_upd_8_cry_3)
);
defparam tapcnt_final_upd_8_cry_4_0.INIT=20'h51045;
// @10:145
  ARI1 tapcnt_final_upd_8_s_6 (
	.FCO(tapcnt_final_upd_8_s_6_FCO),
	.S(tapcnt_final_upd_8[6]),
	.Y(tapcnt_final_upd_8_s_6_Y),
	.B(tap_cnt_Z[6]),
	.C(N_12_i),
	.D(mv_up_fg_Z),
	.A(N_100),
	.FCI(tapcnt_final_upd_8_cry_5)
);
defparam tapcnt_final_upd_8_s_6.INIT=20'h44844;
// @10:145
  ARI1 tapcnt_final_upd_8_cry_5_0 (
	.FCO(tapcnt_final_upd_8_cry_5),
	.S(tapcnt_final_upd_8[5]),
	.Y(tapcnt_final_upd_8_cry_5_0_Y),
	.B(mv_dn_fg_0_sqmuxa_i_o2_Z),
	.C(mv_up_fg_Z),
	.D(N_100),
	.A(tap_cnt_Z[5]),
	.FCI(tapcnt_final_upd_8_cry_4)
);
defparam tapcnt_final_upd_8_cry_5_0.INIT=20'h51045;
// @10:696
  ARI1 tapcnt_final27_cry_0 (
	.FCO(tapcnt_final27_cry_0_Z),
	.S(tapcnt_final27_cry_0_S),
	.Y(tapcnt_final27_cry_0_Y),
	.B(early_val_Z[0]),
	.C(GND),
	.D(GND),
	.A(late_val_Z[0]),
	.FCI(GND)
);
defparam tapcnt_final27_cry_0.INIT=20'h5AA55;
// @10:696
  ARI1 tapcnt_final27_cry_1 (
	.FCO(tapcnt_final27_cry_1_Z),
	.S(tapcnt_final27_cry_1_S),
	.Y(tapcnt_final27_cry_1_Y),
	.B(early_val_Z[1]),
	.C(GND),
	.D(GND),
	.A(late_val_Z[1]),
	.FCI(tapcnt_final27_cry_0_Z)
);
defparam tapcnt_final27_cry_1.INIT=20'h5AA55;
// @10:696
  ARI1 tapcnt_final27_cry_2 (
	.FCO(tapcnt_final27_cry_2_Z),
	.S(tapcnt_final27_cry_2_S),
	.Y(tapcnt_final27_cry_2_Y),
	.B(early_val_Z[2]),
	.C(GND),
	.D(GND),
	.A(late_val_Z[2]),
	.FCI(tapcnt_final27_cry_1_Z)
);
defparam tapcnt_final27_cry_2.INIT=20'h5AA55;
// @10:696
  ARI1 tapcnt_final27_cry_3 (
	.FCO(tapcnt_final27_cry_3_Z),
	.S(tapcnt_final27_cry_3_S),
	.Y(tapcnt_final27_cry_3_Y),
	.B(early_val_Z[3]),
	.C(GND),
	.D(GND),
	.A(late_val_Z[3]),
	.FCI(tapcnt_final27_cry_2_Z)
);
defparam tapcnt_final27_cry_3.INIT=20'h5AA55;
// @10:696
  ARI1 tapcnt_final27_cry_4 (
	.FCO(tapcnt_final27_cry_4_Z),
	.S(tapcnt_final27_cry_4_S),
	.Y(tapcnt_final27_cry_4_Y),
	.B(early_val_Z[4]),
	.C(GND),
	.D(GND),
	.A(late_val_Z[4]),
	.FCI(tapcnt_final27_cry_3_Z)
);
defparam tapcnt_final27_cry_4.INIT=20'h5AA55;
// @10:696
  ARI1 tapcnt_final27_cry_5 (
	.FCO(tapcnt_final27_cry_5_Z),
	.S(tapcnt_final27_cry_5_S),
	.Y(tapcnt_final27_cry_5_Y),
	.B(early_val_Z[5]),
	.C(GND),
	.D(GND),
	.A(late_val_Z[5]),
	.FCI(tapcnt_final27_cry_4_Z)
);
defparam tapcnt_final27_cry_5.INIT=20'h5AA55;
// @10:696
  ARI1 tapcnt_final27_cry_6 (
	.FCO(tapcnt_final27),
	.S(tapcnt_final27_cry_6_S),
	.Y(tapcnt_final27_cry_6_Y),
	.B(early_val_Z[6]),
	.C(GND),
	.D(GND),
	.A(late_val_Z[6]),
	.FCI(tapcnt_final27_cry_5_Z)
);
defparam tapcnt_final27_cry_6.INIT=20'h5AA55;
// @10:690
  ARI1 un16_tapcnt_final_cry_0 (
	.FCO(un16_tapcnt_final_cry_0_Z),
	.S(un16_tapcnt_final_cry_0_S),
	.Y(un16_tapcnt_final_cry_0_Y),
	.B(un10_tapcnt_final_0),
	.C(GND),
	.D(GND),
	.A(un16_tapcnt_final_0),
	.FCI(GND)
);
defparam un16_tapcnt_final_cry_0.INIT=20'h5AA55;
// @10:690
  ARI1 un16_tapcnt_final_cry_1 (
	.FCO(un16_tapcnt_final_cry_1_Z),
	.S(un16_tapcnt_final_cry_1_S),
	.Y(un16_tapcnt_final_cry_1_Y),
	.B(un10_tapcnt_final_1),
	.C(GND),
	.D(GND),
	.A(un16_tapcnt_final_1),
	.FCI(un16_tapcnt_final_cry_0_Z)
);
defparam un16_tapcnt_final_cry_1.INIT=20'h5AA55;
// @10:690
  ARI1 un16_tapcnt_final_cry_2 (
	.FCO(un16_tapcnt_final_cry_2_Z),
	.S(un16_tapcnt_final_cry_2_S),
	.Y(un16_tapcnt_final_cry_2_Y),
	.B(un10_tapcnt_final_2),
	.C(GND),
	.D(GND),
	.A(un16_tapcnt_final_2),
	.FCI(un16_tapcnt_final_cry_1_Z)
);
defparam un16_tapcnt_final_cry_2.INIT=20'h5AA55;
// @10:690
  ARI1 un16_tapcnt_final_cry_3 (
	.FCO(un16_tapcnt_final_cry_3_Z),
	.S(un16_tapcnt_final_cry_3_S),
	.Y(un16_tapcnt_final_cry_3_Y),
	.B(un10_tapcnt_final_3),
	.C(GND),
	.D(GND),
	.A(un16_tapcnt_final_3),
	.FCI(un16_tapcnt_final_cry_2_Z)
);
defparam un16_tapcnt_final_cry_3.INIT=20'h5AA55;
// @10:690
  ARI1 un16_tapcnt_final_cry_4 (
	.FCO(un16_tapcnt_final_cry_4_Z),
	.S(un16_tapcnt_final_cry_4_S),
	.Y(un16_tapcnt_final_cry_4_Y),
	.B(un10_tapcnt_final_4),
	.C(GND),
	.D(GND),
	.A(un16_tapcnt_final_4),
	.FCI(un16_tapcnt_final_cry_3_Z)
);
defparam un16_tapcnt_final_cry_4.INIT=20'h5AA55;
// @10:690
  ARI1 un16_tapcnt_final_cry_5 (
	.FCO(un16_tapcnt_final_cry_5_Z),
	.S(un16_tapcnt_final_cry_5_S),
	.Y(un16_tapcnt_final_cry_5_Y),
	.B(un10_tapcnt_final_5),
	.C(GND),
	.D(GND),
	.A(un16_tapcnt_final_5),
	.FCI(un16_tapcnt_final_cry_4_Z)
);
defparam un16_tapcnt_final_cry_5.INIT=20'h5AA55;
// @10:690
  ARI1 un16_tapcnt_final_cry_6 (
	.FCO(un16_tapcnt_final_cry_6_Z),
	.S(un16_tapcnt_final_cry_6_S),
	.Y(un16_tapcnt_final_cry_6_Y),
	.B(un10_tapcnt_final_6),
	.C(GND),
	.D(GND),
	.A(un16_tapcnt_final_6),
	.FCI(un16_tapcnt_final_cry_5_Z)
);
defparam un16_tapcnt_final_cry_6.INIT=20'h5AA55;
// @10:690
  ARI1 un16_tapcnt_final_cry_7 (
	.FCO(un16_tapcnt_final_cry_7_Z),
	.S(un16_tapcnt_final_cry_7_S),
	.Y(un16_tapcnt_final_cry_7_Y),
	.B(un10_tapcnt_final_7),
	.C(GND),
	.D(GND),
	.A(un16_tapcnt_final_7),
	.FCI(un16_tapcnt_final_cry_6_Z)
);
defparam un16_tapcnt_final_cry_7.INIT=20'h5AA55;
// @10:688
  ARI1 un1_early_late_diff_1_cry_0 (
	.FCO(un1_early_late_diff_1_cry_0_Z),
	.S(un1_early_late_diff_1_cry_0_S),
	.Y(un1_early_late_diff_1_cry_0_Y),
	.B(early_late_diff_Z[0]),
	.C(GND),
	.D(GND),
	.A(un16_tapcnt_final_0),
	.FCI(GND)
);
defparam un1_early_late_diff_1_cry_0.INIT=20'h5AA55;
// @10:688
  ARI1 un1_early_late_diff_1_cry_1 (
	.FCO(un1_early_late_diff_1_cry_1_Z),
	.S(un1_early_late_diff_1_cry_1_S),
	.Y(un1_early_late_diff_1_cry_1_Y),
	.B(early_late_diff_Z[1]),
	.C(GND),
	.D(GND),
	.A(un16_tapcnt_final_1),
	.FCI(un1_early_late_diff_1_cry_0_Z)
);
defparam un1_early_late_diff_1_cry_1.INIT=20'h5AA55;
// @10:688
  ARI1 un1_early_late_diff_1_cry_2 (
	.FCO(un1_early_late_diff_1_cry_2_Z),
	.S(un1_early_late_diff_1_cry_2_S),
	.Y(un1_early_late_diff_1_cry_2_Y),
	.B(early_late_diff_Z[2]),
	.C(GND),
	.D(GND),
	.A(un16_tapcnt_final_2),
	.FCI(un1_early_late_diff_1_cry_1_Z)
);
defparam un1_early_late_diff_1_cry_2.INIT=20'h5AA55;
// @10:688
  ARI1 un1_early_late_diff_1_cry_3 (
	.FCO(un1_early_late_diff_1_cry_3_Z),
	.S(un1_early_late_diff_1_cry_3_S),
	.Y(un1_early_late_diff_1_cry_3_Y),
	.B(early_late_diff_Z[3]),
	.C(GND),
	.D(GND),
	.A(un16_tapcnt_final_3),
	.FCI(un1_early_late_diff_1_cry_2_Z)
);
defparam un1_early_late_diff_1_cry_3.INIT=20'h5AA55;
// @10:688
  ARI1 un1_early_late_diff_1_cry_4 (
	.FCO(un1_early_late_diff_1_cry_4_Z),
	.S(un1_early_late_diff_1_cry_4_S),
	.Y(un1_early_late_diff_1_cry_4_Y),
	.B(early_late_diff_Z[4]),
	.C(GND),
	.D(GND),
	.A(un16_tapcnt_final_4),
	.FCI(un1_early_late_diff_1_cry_3_Z)
);
defparam un1_early_late_diff_1_cry_4.INIT=20'h5AA55;
// @10:688
  ARI1 un1_early_late_diff_1_cry_5 (
	.FCO(un1_early_late_diff_1_cry_5_Z),
	.S(un1_early_late_diff_1_cry_5_S),
	.Y(un1_early_late_diff_1_cry_5_Y),
	.B(early_late_diff_Z[5]),
	.C(GND),
	.D(GND),
	.A(un16_tapcnt_final_5),
	.FCI(un1_early_late_diff_1_cry_4_Z)
);
defparam un1_early_late_diff_1_cry_5.INIT=20'h5AA55;
// @10:688
  ARI1 un1_early_late_diff_1_cry_6 (
	.FCO(un1_early_late_diff_1_cry_6_Z),
	.S(un1_early_late_diff_1_cry_6_S),
	.Y(un1_early_late_diff_1_cry_6_Y),
	.B(early_late_diff_Z[6]),
	.C(GND),
	.D(GND),
	.A(un16_tapcnt_final_6),
	.FCI(un1_early_late_diff_1_cry_5_Z)
);
defparam un1_early_late_diff_1_cry_6.INIT=20'h5AA55;
// @10:688
  ARI1 un1_early_late_diff_1_cry_7 (
	.FCO(un1_early_late_diff_1_cry_7_Z),
	.S(un1_early_late_diff_1_cry_7_S),
	.Y(un1_early_late_diff_1_cry_7_Y),
	.B(early_late_diff_Z[7]),
	.C(GND),
	.D(GND),
	.A(un16_tapcnt_final_7),
	.FCI(un1_early_late_diff_1_cry_6_Z)
);
defparam un1_early_late_diff_1_cry_7.INIT=20'h5AA55;
// @10:683
  ARI1 un10_tapcnt_final_cry_0 (
	.FCO(un10_tapcnt_final_cry_0_Z),
	.S(un10_tapcnt_final_cry_0_S),
	.Y(un10_tapcnt_final_cry_0_Y),
	.B(un16_tapcnt_final_0),
	.C(GND),
	.D(GND),
	.A(un10_tapcnt_final_0),
	.FCI(GND)
);
defparam un10_tapcnt_final_cry_0.INIT=20'h5AA55;
// @10:683
  ARI1 un10_tapcnt_final_cry_1 (
	.FCO(un10_tapcnt_final_cry_1_Z),
	.S(un10_tapcnt_final_cry_1_S),
	.Y(un10_tapcnt_final_cry_1_Y),
	.B(un16_tapcnt_final_1),
	.C(GND),
	.D(GND),
	.A(un10_tapcnt_final_1),
	.FCI(un10_tapcnt_final_cry_0_Z)
);
defparam un10_tapcnt_final_cry_1.INIT=20'h5AA55;
// @10:683
  ARI1 un10_tapcnt_final_cry_2 (
	.FCO(un10_tapcnt_final_cry_2_Z),
	.S(un10_tapcnt_final_cry_2_S),
	.Y(un10_tapcnt_final_cry_2_Y),
	.B(un16_tapcnt_final_2),
	.C(GND),
	.D(GND),
	.A(un10_tapcnt_final_2),
	.FCI(un10_tapcnt_final_cry_1_Z)
);
defparam un10_tapcnt_final_cry_2.INIT=20'h5AA55;
// @10:683
  ARI1 un10_tapcnt_final_cry_3 (
	.FCO(un10_tapcnt_final_cry_3_Z),
	.S(un10_tapcnt_final_cry_3_S),
	.Y(un10_tapcnt_final_cry_3_Y),
	.B(un16_tapcnt_final_3),
	.C(GND),
	.D(GND),
	.A(un10_tapcnt_final_3),
	.FCI(un10_tapcnt_final_cry_2_Z)
);
defparam un10_tapcnt_final_cry_3.INIT=20'h5AA55;
// @10:683
  ARI1 un10_tapcnt_final_cry_4 (
	.FCO(un10_tapcnt_final_cry_4_Z),
	.S(un10_tapcnt_final_cry_4_S),
	.Y(un10_tapcnt_final_cry_4_Y),
	.B(un16_tapcnt_final_4),
	.C(GND),
	.D(GND),
	.A(un10_tapcnt_final_4),
	.FCI(un10_tapcnt_final_cry_3_Z)
);
defparam un10_tapcnt_final_cry_4.INIT=20'h5AA55;
// @10:683
  ARI1 un10_tapcnt_final_cry_5 (
	.FCO(un10_tapcnt_final_cry_5_Z),
	.S(un10_tapcnt_final_cry_5_S),
	.Y(un10_tapcnt_final_cry_5_Y),
	.B(un16_tapcnt_final_5),
	.C(GND),
	.D(GND),
	.A(un10_tapcnt_final_5),
	.FCI(un10_tapcnt_final_cry_4_Z)
);
defparam un10_tapcnt_final_cry_5.INIT=20'h5AA55;
// @10:683
  ARI1 un10_tapcnt_final_cry_6 (
	.FCO(un10_tapcnt_final_cry_6_Z),
	.S(un10_tapcnt_final_cry_6_S),
	.Y(un10_tapcnt_final_cry_6_Y),
	.B(un16_tapcnt_final_6),
	.C(GND),
	.D(GND),
	.A(un10_tapcnt_final_6),
	.FCI(un10_tapcnt_final_cry_5_Z)
);
defparam un10_tapcnt_final_cry_6.INIT=20'h5AA55;
// @10:683
  ARI1 un10_tapcnt_final_cry_7 (
	.FCO(un10_tapcnt_final_cry_7_Z),
	.S(un10_tapcnt_final_cry_7_S),
	.Y(un10_tapcnt_final_cry_7_Y),
	.B(un16_tapcnt_final_7),
	.C(GND),
	.D(GND),
	.A(un10_tapcnt_final_7),
	.FCI(un10_tapcnt_final_cry_6_Z)
);
defparam un10_tapcnt_final_cry_7.INIT=20'h5AA55;
// @10:681
  ARI1 un1_early_late_diff_cry_0 (
	.FCO(un1_early_late_diff_cry_0_Z),
	.S(un1_early_late_diff_cry_0_S),
	.Y(un1_early_late_diff_cry_0_Y),
	.B(early_late_diff_Z[0]),
	.C(GND),
	.D(GND),
	.A(un10_tapcnt_final_0),
	.FCI(GND)
);
defparam un1_early_late_diff_cry_0.INIT=20'h5AA55;
// @10:681
  ARI1 un1_early_late_diff_cry_1 (
	.FCO(un1_early_late_diff_cry_1_Z),
	.S(un1_early_late_diff_cry_1_S),
	.Y(un1_early_late_diff_cry_1_Y),
	.B(early_late_diff_Z[1]),
	.C(GND),
	.D(GND),
	.A(un10_tapcnt_final_1),
	.FCI(un1_early_late_diff_cry_0_Z)
);
defparam un1_early_late_diff_cry_1.INIT=20'h5AA55;
// @10:681
  ARI1 un1_early_late_diff_cry_2 (
	.FCO(un1_early_late_diff_cry_2_Z),
	.S(un1_early_late_diff_cry_2_S),
	.Y(un1_early_late_diff_cry_2_Y),
	.B(early_late_diff_Z[2]),
	.C(GND),
	.D(GND),
	.A(un10_tapcnt_final_2),
	.FCI(un1_early_late_diff_cry_1_Z)
);
defparam un1_early_late_diff_cry_2.INIT=20'h5AA55;
// @10:681
  ARI1 un1_early_late_diff_cry_3 (
	.FCO(un1_early_late_diff_cry_3_Z),
	.S(un1_early_late_diff_cry_3_S),
	.Y(un1_early_late_diff_cry_3_Y),
	.B(early_late_diff_Z[3]),
	.C(GND),
	.D(GND),
	.A(un10_tapcnt_final_3),
	.FCI(un1_early_late_diff_cry_2_Z)
);
defparam un1_early_late_diff_cry_3.INIT=20'h5AA55;
// @10:681
  ARI1 un1_early_late_diff_cry_4 (
	.FCO(un1_early_late_diff_cry_4_Z),
	.S(un1_early_late_diff_cry_4_S),
	.Y(un1_early_late_diff_cry_4_Y),
	.B(early_late_diff_Z[4]),
	.C(GND),
	.D(GND),
	.A(un10_tapcnt_final_4),
	.FCI(un1_early_late_diff_cry_3_Z)
);
defparam un1_early_late_diff_cry_4.INIT=20'h5AA55;
// @10:681
  ARI1 un1_early_late_diff_cry_5 (
	.FCO(un1_early_late_diff_cry_5_Z),
	.S(un1_early_late_diff_cry_5_S),
	.Y(un1_early_late_diff_cry_5_Y),
	.B(early_late_diff_Z[5]),
	.C(GND),
	.D(GND),
	.A(un10_tapcnt_final_5),
	.FCI(un1_early_late_diff_cry_4_Z)
);
defparam un1_early_late_diff_cry_5.INIT=20'h5AA55;
// @10:681
  ARI1 un1_early_late_diff_cry_6 (
	.FCO(un1_early_late_diff_cry_6_Z),
	.S(un1_early_late_diff_cry_6_S),
	.Y(un1_early_late_diff_cry_6_Y),
	.B(early_late_diff_Z[6]),
	.C(GND),
	.D(GND),
	.A(un10_tapcnt_final_6),
	.FCI(un1_early_late_diff_cry_5_Z)
);
defparam un1_early_late_diff_cry_6.INIT=20'h5AA55;
// @10:681
  ARI1 un1_early_late_diff_cry_7 (
	.FCO(un1_early_late_diff_cry_7_Z),
	.S(un1_early_late_diff_cry_7_S),
	.Y(un1_early_late_diff_cry_7_Y),
	.B(early_late_diff_Z[7]),
	.C(GND),
	.D(GND),
	.A(un10_tapcnt_final_7),
	.FCI(un1_early_late_diff_cry_6_Z)
);
defparam un1_early_late_diff_cry_7.INIT=20'h5AA55;
// @10:830
  ARI1 rst_cnt_s_715 (
	.FCO(rst_cnt_s_715_FCO),
	.S(rst_cnt_s_715_S),
	.Y(rst_cnt_s_715_Y),
	.B(rst_cnt_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam rst_cnt_s_715.INIT=20'h4AA00;
// @10:830
  ARI1 \rst_cnt_cry[1]  (
	.FCO(rst_cnt_cry_Z[1]),
	.S(rst_cnt_s[1]),
	.Y(rst_cnt_cry_Y_0[1]),
	.B(rst_cnt_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(rst_cnt_s_715_FCO)
);
defparam \rst_cnt_cry[1] .INIT=20'h4AA00;
// @10:830
  ARI1 \rst_cnt_cry[2]  (
	.FCO(rst_cnt_cry_Z[2]),
	.S(rst_cnt_s[2]),
	.Y(rst_cnt_cry_Y_0[2]),
	.B(rst_cnt_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(rst_cnt_cry_Z[1])
);
defparam \rst_cnt_cry[2] .INIT=20'h4AA00;
// @10:830
  ARI1 \rst_cnt_cry[3]  (
	.FCO(rst_cnt_cry_Z[3]),
	.S(rst_cnt_s[3]),
	.Y(rst_cnt_cry_Y_0[3]),
	.B(rst_cnt_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(rst_cnt_cry_Z[2])
);
defparam \rst_cnt_cry[3] .INIT=20'h4AA00;
// @10:830
  ARI1 \rst_cnt_cry[4]  (
	.FCO(rst_cnt_cry_Z[4]),
	.S(rst_cnt_s[4]),
	.Y(rst_cnt_cry_Y_0[4]),
	.B(rst_cnt_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(rst_cnt_cry_Z[3])
);
defparam \rst_cnt_cry[4] .INIT=20'h4AA00;
// @10:830
  ARI1 \rst_cnt_cry[5]  (
	.FCO(rst_cnt_cry_Z[5]),
	.S(rst_cnt_s[5]),
	.Y(rst_cnt_cry_Y_0[5]),
	.B(rst_cnt_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(rst_cnt_cry_Z[4])
);
defparam \rst_cnt_cry[5] .INIT=20'h4AA00;
// @10:830
  ARI1 \rst_cnt_cry[6]  (
	.FCO(rst_cnt_cry_Z[6]),
	.S(rst_cnt_s[6]),
	.Y(rst_cnt_cry_Y_0[6]),
	.B(rst_cnt_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(rst_cnt_cry_Z[5])
);
defparam \rst_cnt_cry[6] .INIT=20'h4AA00;
// @10:830
  ARI1 \rst_cnt_cry[7]  (
	.FCO(rst_cnt_cry_Z[7]),
	.S(rst_cnt_s[7]),
	.Y(rst_cnt_cry_Y_0[7]),
	.B(rst_cnt_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(rst_cnt_cry_Z[6])
);
defparam \rst_cnt_cry[7] .INIT=20'h4AA00;
// @10:830
  ARI1 \rst_cnt_s[9]  (
	.FCO(rst_cnt_s_FCO_0[9]),
	.S(rst_cnt_s_Z[9]),
	.Y(rst_cnt_s_Y_0[9]),
	.B(rst_cnt_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(rst_cnt_cry_Z[8])
);
defparam \rst_cnt_s[9] .INIT=20'h4AA00;
// @10:830
  ARI1 \rst_cnt_cry[8]  (
	.FCO(rst_cnt_cry_Z[8]),
	.S(rst_cnt_s[8]),
	.Y(rst_cnt_cry_Y_0[8]),
	.B(rst_cnt_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(rst_cnt_cry_Z[7])
);
defparam \rst_cnt_cry[8] .INIT=20'h4AA00;
// @10:531
  ARI1 late_flags_pmux_127_1_0_wmux_0 (
	.FCO(late_flags_pmux_127_1_0_co1),
	.S(late_flags_pmux_127_1_0_wmux_0_S),
	.Y(late_flags_pmux),
	.B(emflag_cnt_Z[0]),
	.C(late_flags_pmux_126_1_1_wmux_10_Y),
	.D(late_flags_pmux_126_1_0_wmux_10_Y),
	.A(late_flags_pmux_127_1_0_y0),
	.FCI(late_flags_pmux_127_1_0_co0)
);
defparam late_flags_pmux_127_1_0_wmux_0.INIT=20'h0F588;
// @10:531
  ARI1 late_flags_pmux_127_1_0_wmux (
	.FCO(late_flags_pmux_127_1_0_co0),
	.S(late_flags_pmux_127_1_0_wmux_S),
	.Y(late_flags_pmux_127_1_0_y0),
	.B(emflag_cnt_Z[0]),
	.C(late_flags_pmux_63_1_1_wmux_10_Y),
	.D(late_flags_pmux_63_1_0_wmux_10_Y),
	.A(emflag_cnt_Z[1]),
	.FCI(VCC)
);
defparam late_flags_pmux_127_1_0_wmux.INIT=20'h0FA44;
// @10:531
  ARI1 early_flags_pmux_127_1_0_wmux_0 (
	.FCO(early_flags_pmux_127_1_0_co1),
	.S(early_flags_pmux_127_1_0_wmux_0_S),
	.Y(early_flags_pmux),
	.B(emflag_cnt_Z[0]),
	.C(early_flags_pmux_126_1_1_wmux_10_Y),
	.D(early_flags_pmux_126_1_0_wmux_10_Y),
	.A(early_flags_pmux_127_1_0_y0),
	.FCI(early_flags_pmux_127_1_0_co0)
);
defparam early_flags_pmux_127_1_0_wmux_0.INIT=20'h0F588;
// @10:531
  ARI1 early_flags_pmux_127_1_0_wmux (
	.FCO(early_flags_pmux_127_1_0_co0),
	.S(early_flags_pmux_127_1_0_wmux_S),
	.Y(early_flags_pmux_127_1_0_y0),
	.B(emflag_cnt_Z[0]),
	.C(early_flags_pmux_63_1_1_wmux_10_Y),
	.D(early_flags_pmux_63_1_0_wmux_10_Y),
	.A(emflag_cnt_Z[1]),
	.FCI(VCC)
);
defparam early_flags_pmux_127_1_0_wmux.INIT=20'h0FA44;
// @11:71
  ARI1 \bitalign_curr_state_34_4_0_.m74_2_1_1_wmux_0  (
	.FCO(m74_2_1_1_1_co1),
	.S(m74_2_1_1_wmux_0_S),
	.Y(N_75_0),
	.B(bitalign_curr_state_Z[1]),
	.C(N_29_i),
	.D(N_116_mux),
	.A(m74_2_1_1_1_y0),
	.FCI(m74_2_1_1_1_co0)
);
defparam \bitalign_curr_state_34_4_0_.m74_2_1_1_wmux_0 .INIT=20'h0F588;
// @11:71
  ARI1 \bitalign_curr_state_34_4_0_.m74_2_1_1_1_wmux  (
	.FCO(m74_2_1_1_1_co0),
	.S(m74_2_1_1_1_wmux_S),
	.Y(m74_2_1_1_1_y0),
	.B(bitalign_curr_state_Z[1]),
	.C(N_69),
	.D(m74_1_0),
	.A(bitalign_curr_state_Z[2]),
	.FCI(VCC)
);
defparam \bitalign_curr_state_34_4_0_.m74_2_1_1_1_wmux .INIT=20'h0FA44;
// @10:531
  ARI1 early_flags_pmux_63_1_1_wmux_20 (
	.FCO(early_flags_pmux_63_1_1_co1_9),
	.S(early_flags_pmux_63_1_1_wmux_20_S),
	.Y(early_flags_pmux_63_1_1_y21),
	.B(early_flags_pmux_63_1_1_y3_0),
	.C(early_flags_pmux_63_1_1_y1_0),
	.D(emflag_cnt_Z[3]),
	.A(early_flags_pmux_63_1_1_y0_8),
	.FCI(early_flags_pmux_63_1_1_co0_9)
);
defparam early_flags_pmux_63_1_1_wmux_20.INIT=20'h0FA0C;
// @10:531
  ARI1 early_flags_pmux_63_1_1_wmux_19 (
	.FCO(early_flags_pmux_63_1_1_co0_9),
	.S(early_flags_pmux_63_1_1_wmux_19_S),
	.Y(early_flags_pmux_63_1_1_y0_8),
	.B(early_flags_pmux_63_1_1_y5_0),
	.C(emflag_cnt_Z[4]),
	.D(emflag_cnt_Z[3]),
	.A(early_flags_pmux_63_1_1_y7_0),
	.FCI(early_flags_pmux_63_1_1_co1_8)
);
defparam early_flags_pmux_63_1_1_wmux_19.INIT=20'h0EC2C;
// @10:531
  ARI1 early_flags_pmux_63_1_1_wmux_18 (
	.FCO(early_flags_pmux_63_1_1_co1_8),
	.S(early_flags_pmux_63_1_1_wmux_18_S),
	.Y(early_flags_pmux_63_1_1_y7_0),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_Z[60]),
	.D(early_flags_Z[124]),
	.A(early_flags_pmux_63_1_1_y0_7),
	.FCI(early_flags_pmux_63_1_1_co0_8)
);
defparam early_flags_pmux_63_1_1_wmux_18.INIT=20'h0F588;
// @10:531
  ARI1 early_flags_pmux_63_1_1_wmux_17 (
	.FCO(early_flags_pmux_63_1_1_co0_8),
	.S(early_flags_pmux_63_1_1_wmux_17_S),
	.Y(early_flags_pmux_63_1_1_y0_7),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_Z[28]),
	.D(early_flags_Z[92]),
	.A(emflag_cnt_Z[6]),
	.FCI(early_flags_pmux_63_1_1_co1_7)
);
defparam early_flags_pmux_63_1_1_wmux_17.INIT=20'h0FA44;
// @10:531
  ARI1 early_flags_pmux_63_1_1_wmux_16 (
	.FCO(early_flags_pmux_63_1_1_co1_7),
	.S(early_flags_pmux_63_1_1_wmux_16_S),
	.Y(early_flags_pmux_63_1_1_y5_0),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_Z[44]),
	.D(early_flags_Z[108]),
	.A(early_flags_pmux_63_1_1_y0_6),
	.FCI(early_flags_pmux_63_1_1_co0_7)
);
defparam early_flags_pmux_63_1_1_wmux_16.INIT=20'h0F588;
// @10:531
  ARI1 early_flags_pmux_63_1_1_wmux_15 (
	.FCO(early_flags_pmux_63_1_1_co0_7),
	.S(early_flags_pmux_63_1_1_wmux_15_S),
	.Y(early_flags_pmux_63_1_1_y0_6),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_Z[12]),
	.D(early_flags_Z[76]),
	.A(emflag_cnt_Z[6]),
	.FCI(early_flags_pmux_63_1_1_co1_6)
);
defparam early_flags_pmux_63_1_1_wmux_15.INIT=20'h0FA44;
// @10:531
  ARI1 early_flags_pmux_63_1_1_wmux_14 (
	.FCO(early_flags_pmux_63_1_1_co1_6),
	.S(early_flags_pmux_63_1_1_wmux_14_S),
	.Y(early_flags_pmux_63_1_1_y3_0),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_Z[52]),
	.D(early_flags_Z[116]),
	.A(early_flags_pmux_63_1_1_y0_5),
	.FCI(early_flags_pmux_63_1_1_co0_6)
);
defparam early_flags_pmux_63_1_1_wmux_14.INIT=20'h0F588;
// @10:531
  ARI1 early_flags_pmux_63_1_1_wmux_13 (
	.FCO(early_flags_pmux_63_1_1_co0_6),
	.S(early_flags_pmux_63_1_1_wmux_13_S),
	.Y(early_flags_pmux_63_1_1_y0_5),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_Z[20]),
	.D(early_flags_Z[84]),
	.A(emflag_cnt_Z[6]),
	.FCI(early_flags_pmux_63_1_1_co1_5)
);
defparam early_flags_pmux_63_1_1_wmux_13.INIT=20'h0FA44;
// @10:531
  ARI1 early_flags_pmux_63_1_1_wmux_12 (
	.FCO(early_flags_pmux_63_1_1_co1_5),
	.S(early_flags_pmux_63_1_1_wmux_12_S),
	.Y(early_flags_pmux_63_1_1_y1_0),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_Z[36]),
	.D(early_flags_Z[100]),
	.A(early_flags_pmux_63_1_1_y0_4),
	.FCI(early_flags_pmux_63_1_1_co0_5)
);
defparam early_flags_pmux_63_1_1_wmux_12.INIT=20'h0F588;
// @10:531
  ARI1 early_flags_pmux_63_1_1_wmux_11 (
	.FCO(early_flags_pmux_63_1_1_co0_5),
	.S(early_flags_pmux_63_1_1_wmux_11_S),
	.Y(early_flags_pmux_63_1_1_y0_4),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_Z[4]),
	.D(early_flags_Z[68]),
	.A(emflag_cnt_Z[6]),
	.FCI(early_flags_pmux_63_1_1_co1_4)
);
defparam early_flags_pmux_63_1_1_wmux_11.INIT=20'h0FA44;
// @10:531
  ARI1 early_flags_pmux_63_1_1_wmux_10 (
	.FCO(early_flags_pmux_63_1_1_co1_4),
	.S(early_flags_pmux_63_1_1_wmux_10_S),
	.Y(early_flags_pmux_63_1_1_wmux_10_Y),
	.B(early_flags_pmux_63_1_1_y9),
	.C(emflag_cnt_Z[2]),
	.D(VCC),
	.A(early_flags_pmux_63_1_1_y21),
	.FCI(early_flags_pmux_63_1_1_co0_4)
);
defparam early_flags_pmux_63_1_1_wmux_10.INIT=20'h0EC2C;
// @10:531
  ARI1 early_flags_pmux_63_1_1_wmux_9 (
	.FCO(early_flags_pmux_63_1_1_co0_4),
	.S(early_flags_pmux_63_1_1_wmux_9_S),
	.Y(early_flags_pmux_63_1_1_wmux_9_Y),
	.B(VCC),
	.C(emflag_cnt_Z[2]),
	.D(VCC),
	.A(VCC),
	.FCI(early_flags_pmux_63_1_1_co1_3)
);
defparam early_flags_pmux_63_1_1_wmux_9.INIT=20'h0EC2C;
// @10:531
  ARI1 early_flags_pmux_63_1_1_wmux_8 (
	.FCO(early_flags_pmux_63_1_1_co1_3),
	.S(early_flags_pmux_63_1_1_wmux_8_S),
	.Y(early_flags_pmux_63_1_1_y9),
	.B(early_flags_pmux_63_1_1_y3),
	.C(early_flags_pmux_63_1_1_y1),
	.D(emflag_cnt_Z[3]),
	.A(early_flags_pmux_63_1_1_y0_3),
	.FCI(early_flags_pmux_63_1_1_co0_3)
);
defparam early_flags_pmux_63_1_1_wmux_8.INIT=20'h0FA0C;
// @10:531
  ARI1 early_flags_pmux_63_1_1_wmux_7 (
	.FCO(early_flags_pmux_63_1_1_co0_3),
	.S(early_flags_pmux_63_1_1_wmux_7_S),
	.Y(early_flags_pmux_63_1_1_y0_3),
	.B(early_flags_pmux_63_1_1_y5),
	.C(emflag_cnt_Z[4]),
	.D(emflag_cnt_Z[3]),
	.A(early_flags_pmux_63_1_1_y7),
	.FCI(early_flags_pmux_63_1_1_co1_2)
);
defparam early_flags_pmux_63_1_1_wmux_7.INIT=20'h0EC2C;
// @10:531
  ARI1 early_flags_pmux_63_1_1_wmux_6 (
	.FCO(early_flags_pmux_63_1_1_co1_2),
	.S(early_flags_pmux_63_1_1_wmux_6_S),
	.Y(early_flags_pmux_63_1_1_y7),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_Z[56]),
	.D(early_flags_Z[120]),
	.A(early_flags_pmux_63_1_1_y0_2),
	.FCI(early_flags_pmux_63_1_1_co0_2)
);
defparam early_flags_pmux_63_1_1_wmux_6.INIT=20'h0F588;
// @10:531
  ARI1 early_flags_pmux_63_1_1_wmux_5 (
	.FCO(early_flags_pmux_63_1_1_co0_2),
	.S(early_flags_pmux_63_1_1_wmux_5_S),
	.Y(early_flags_pmux_63_1_1_y0_2),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_Z[24]),
	.D(early_flags_Z[88]),
	.A(emflag_cnt_Z[6]),
	.FCI(early_flags_pmux_63_1_1_co1_1)
);
defparam early_flags_pmux_63_1_1_wmux_5.INIT=20'h0FA44;
// @10:531
  ARI1 early_flags_pmux_63_1_1_wmux_4 (
	.FCO(early_flags_pmux_63_1_1_co1_1),
	.S(early_flags_pmux_63_1_1_wmux_4_S),
	.Y(early_flags_pmux_63_1_1_y5),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_Z[40]),
	.D(early_flags_Z[104]),
	.A(early_flags_pmux_63_1_1_y0_1),
	.FCI(early_flags_pmux_63_1_1_co0_1)
);
defparam early_flags_pmux_63_1_1_wmux_4.INIT=20'h0F588;
// @10:531
  ARI1 early_flags_pmux_63_1_1_wmux_3 (
	.FCO(early_flags_pmux_63_1_1_co0_1),
	.S(early_flags_pmux_63_1_1_wmux_3_S),
	.Y(early_flags_pmux_63_1_1_y0_1),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_Z[8]),
	.D(early_flags_Z[72]),
	.A(emflag_cnt_Z[6]),
	.FCI(early_flags_pmux_63_1_1_co1_0)
);
defparam early_flags_pmux_63_1_1_wmux_3.INIT=20'h0FA44;
// @10:531
  ARI1 early_flags_pmux_63_1_1_wmux_2 (
	.FCO(early_flags_pmux_63_1_1_co1_0),
	.S(early_flags_pmux_63_1_1_wmux_2_S),
	.Y(early_flags_pmux_63_1_1_y3),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_Z[48]),
	.D(early_flags_Z[112]),
	.A(early_flags_pmux_63_1_1_y0_0),
	.FCI(early_flags_pmux_63_1_1_co0_0)
);
defparam early_flags_pmux_63_1_1_wmux_2.INIT=20'h0F588;
// @10:531
  ARI1 early_flags_pmux_63_1_1_wmux_1 (
	.FCO(early_flags_pmux_63_1_1_co0_0),
	.S(early_flags_pmux_63_1_1_wmux_1_S),
	.Y(early_flags_pmux_63_1_1_y0_0),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_Z[16]),
	.D(early_flags_Z[80]),
	.A(emflag_cnt_Z[6]),
	.FCI(early_flags_pmux_63_1_1_co1)
);
defparam early_flags_pmux_63_1_1_wmux_1.INIT=20'h0FA44;
// @10:531
  ARI1 early_flags_pmux_63_1_1_wmux_0 (
	.FCO(early_flags_pmux_63_1_1_co1),
	.S(early_flags_pmux_63_1_1_wmux_0_S),
	.Y(early_flags_pmux_63_1_1_y1),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_Z[32]),
	.D(early_flags_Z[96]),
	.A(early_flags_pmux_63_1_1_y0),
	.FCI(early_flags_pmux_63_1_1_co0)
);
defparam early_flags_pmux_63_1_1_wmux_0.INIT=20'h0F588;
// @10:531
  ARI1 early_flags_pmux_63_1_1_wmux (
	.FCO(early_flags_pmux_63_1_1_co0),
	.S(early_flags_pmux_63_1_1_wmux_S),
	.Y(early_flags_pmux_63_1_1_y0),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_Z[0]),
	.D(early_flags_Z[64]),
	.A(emflag_cnt_Z[6]),
	.FCI(VCC)
);
defparam early_flags_pmux_63_1_1_wmux.INIT=20'h0FA44;
// @10:531
  ARI1 late_flags_pmux_126_1_1_wmux_20 (
	.FCO(late_flags_pmux_126_1_1_co1_9),
	.S(late_flags_pmux_126_1_1_wmux_20_S),
	.Y(late_flags_pmux_126_1_1_y21),
	.B(late_flags_pmux_126_1_1_y3_0),
	.C(late_flags_pmux_126_1_1_y1_0),
	.D(emflag_cnt_Z[3]),
	.A(late_flags_pmux_126_1_1_y0_8),
	.FCI(late_flags_pmux_126_1_1_co0_9)
);
defparam late_flags_pmux_126_1_1_wmux_20.INIT=20'h0FA0C;
// @10:531
  ARI1 late_flags_pmux_126_1_1_wmux_19 (
	.FCO(late_flags_pmux_126_1_1_co0_9),
	.S(late_flags_pmux_126_1_1_wmux_19_S),
	.Y(late_flags_pmux_126_1_1_y0_8),
	.B(late_flags_pmux_126_1_1_y5_0),
	.C(emflag_cnt_Z[4]),
	.D(emflag_cnt_Z[3]),
	.A(late_flags_pmux_126_1_1_y7_0),
	.FCI(late_flags_pmux_126_1_1_co1_8)
);
defparam late_flags_pmux_126_1_1_wmux_19.INIT=20'h0EC2C;
// @10:531
  ARI1 late_flags_pmux_126_1_1_wmux_18 (
	.FCO(late_flags_pmux_126_1_1_co1_8),
	.S(late_flags_pmux_126_1_1_wmux_18_S),
	.Y(late_flags_pmux_126_1_1_y7_0),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_Z[61]),
	.D(late_flags_Z[125]),
	.A(late_flags_pmux_126_1_1_y0_7),
	.FCI(late_flags_pmux_126_1_1_co0_8)
);
defparam late_flags_pmux_126_1_1_wmux_18.INIT=20'h0F588;
// @10:531
  ARI1 late_flags_pmux_126_1_1_wmux_17 (
	.FCO(late_flags_pmux_126_1_1_co0_8),
	.S(late_flags_pmux_126_1_1_wmux_17_S),
	.Y(late_flags_pmux_126_1_1_y0_7),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_Z[29]),
	.D(late_flags_Z[93]),
	.A(emflag_cnt_Z[6]),
	.FCI(late_flags_pmux_126_1_1_co1_7)
);
defparam late_flags_pmux_126_1_1_wmux_17.INIT=20'h0FA44;
// @10:531
  ARI1 late_flags_pmux_126_1_1_wmux_16 (
	.FCO(late_flags_pmux_126_1_1_co1_7),
	.S(late_flags_pmux_126_1_1_wmux_16_S),
	.Y(late_flags_pmux_126_1_1_y5_0),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_Z[45]),
	.D(late_flags_Z[109]),
	.A(late_flags_pmux_126_1_1_y0_6),
	.FCI(late_flags_pmux_126_1_1_co0_7)
);
defparam late_flags_pmux_126_1_1_wmux_16.INIT=20'h0F588;
// @10:531
  ARI1 late_flags_pmux_126_1_1_wmux_15 (
	.FCO(late_flags_pmux_126_1_1_co0_7),
	.S(late_flags_pmux_126_1_1_wmux_15_S),
	.Y(late_flags_pmux_126_1_1_y0_6),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_Z[13]),
	.D(late_flags_Z[77]),
	.A(emflag_cnt_Z[6]),
	.FCI(late_flags_pmux_126_1_1_co1_6)
);
defparam late_flags_pmux_126_1_1_wmux_15.INIT=20'h0FA44;
// @10:531
  ARI1 late_flags_pmux_126_1_1_wmux_14 (
	.FCO(late_flags_pmux_126_1_1_co1_6),
	.S(late_flags_pmux_126_1_1_wmux_14_S),
	.Y(late_flags_pmux_126_1_1_y3_0),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_Z[53]),
	.D(late_flags_Z[117]),
	.A(late_flags_pmux_126_1_1_y0_5),
	.FCI(late_flags_pmux_126_1_1_co0_6)
);
defparam late_flags_pmux_126_1_1_wmux_14.INIT=20'h0F588;
// @10:531
  ARI1 late_flags_pmux_126_1_1_wmux_13 (
	.FCO(late_flags_pmux_126_1_1_co0_6),
	.S(late_flags_pmux_126_1_1_wmux_13_S),
	.Y(late_flags_pmux_126_1_1_y0_5),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_Z[21]),
	.D(late_flags_Z[85]),
	.A(emflag_cnt_Z[6]),
	.FCI(late_flags_pmux_126_1_1_co1_5)
);
defparam late_flags_pmux_126_1_1_wmux_13.INIT=20'h0FA44;
// @10:531
  ARI1 late_flags_pmux_126_1_1_wmux_12 (
	.FCO(late_flags_pmux_126_1_1_co1_5),
	.S(late_flags_pmux_126_1_1_wmux_12_S),
	.Y(late_flags_pmux_126_1_1_y1_0),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_Z[37]),
	.D(late_flags_Z[101]),
	.A(late_flags_pmux_126_1_1_y0_4),
	.FCI(late_flags_pmux_126_1_1_co0_5)
);
defparam late_flags_pmux_126_1_1_wmux_12.INIT=20'h0F588;
// @10:531
  ARI1 late_flags_pmux_126_1_1_wmux_11 (
	.FCO(late_flags_pmux_126_1_1_co0_5),
	.S(late_flags_pmux_126_1_1_wmux_11_S),
	.Y(late_flags_pmux_126_1_1_y0_4),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_Z[5]),
	.D(late_flags_Z[69]),
	.A(emflag_cnt_Z[6]),
	.FCI(late_flags_pmux_126_1_1_co1_4)
);
defparam late_flags_pmux_126_1_1_wmux_11.INIT=20'h0FA44;
// @10:531
  ARI1 late_flags_pmux_126_1_1_wmux_10 (
	.FCO(late_flags_pmux_126_1_1_co1_4),
	.S(late_flags_pmux_126_1_1_wmux_10_S),
	.Y(late_flags_pmux_126_1_1_wmux_10_Y),
	.B(late_flags_pmux_126_1_1_y9),
	.C(emflag_cnt_Z[2]),
	.D(VCC),
	.A(late_flags_pmux_126_1_1_y21),
	.FCI(late_flags_pmux_126_1_1_co0_4)
);
defparam late_flags_pmux_126_1_1_wmux_10.INIT=20'h0EC2C;
// @10:531
  ARI1 late_flags_pmux_126_1_1_wmux_9 (
	.FCO(late_flags_pmux_126_1_1_co0_4),
	.S(late_flags_pmux_126_1_1_wmux_9_S),
	.Y(late_flags_pmux_126_1_1_wmux_9_Y),
	.B(VCC),
	.C(emflag_cnt_Z[2]),
	.D(VCC),
	.A(VCC),
	.FCI(late_flags_pmux_126_1_1_co1_3)
);
defparam late_flags_pmux_126_1_1_wmux_9.INIT=20'h0EC2C;
// @10:531
  ARI1 late_flags_pmux_126_1_1_wmux_8 (
	.FCO(late_flags_pmux_126_1_1_co1_3),
	.S(late_flags_pmux_126_1_1_wmux_8_S),
	.Y(late_flags_pmux_126_1_1_y9),
	.B(late_flags_pmux_126_1_1_y3),
	.C(late_flags_pmux_126_1_1_y1),
	.D(emflag_cnt_Z[3]),
	.A(late_flags_pmux_126_1_1_y0_3),
	.FCI(late_flags_pmux_126_1_1_co0_3)
);
defparam late_flags_pmux_126_1_1_wmux_8.INIT=20'h0FA0C;
// @10:531
  ARI1 late_flags_pmux_126_1_1_wmux_7 (
	.FCO(late_flags_pmux_126_1_1_co0_3),
	.S(late_flags_pmux_126_1_1_wmux_7_S),
	.Y(late_flags_pmux_126_1_1_y0_3),
	.B(late_flags_pmux_126_1_1_y5),
	.C(emflag_cnt_Z[4]),
	.D(emflag_cnt_Z[3]),
	.A(late_flags_pmux_126_1_1_y7),
	.FCI(late_flags_pmux_126_1_1_co1_2)
);
defparam late_flags_pmux_126_1_1_wmux_7.INIT=20'h0EC2C;
// @10:531
  ARI1 late_flags_pmux_126_1_1_wmux_6 (
	.FCO(late_flags_pmux_126_1_1_co1_2),
	.S(late_flags_pmux_126_1_1_wmux_6_S),
	.Y(late_flags_pmux_126_1_1_y7),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_Z[57]),
	.D(late_flags_Z[121]),
	.A(late_flags_pmux_126_1_1_y0_2),
	.FCI(late_flags_pmux_126_1_1_co0_2)
);
defparam late_flags_pmux_126_1_1_wmux_6.INIT=20'h0F588;
// @10:531
  ARI1 late_flags_pmux_126_1_1_wmux_5 (
	.FCO(late_flags_pmux_126_1_1_co0_2),
	.S(late_flags_pmux_126_1_1_wmux_5_S),
	.Y(late_flags_pmux_126_1_1_y0_2),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_Z[25]),
	.D(late_flags_Z[89]),
	.A(emflag_cnt_Z[6]),
	.FCI(late_flags_pmux_126_1_1_co1_1)
);
defparam late_flags_pmux_126_1_1_wmux_5.INIT=20'h0FA44;
// @10:531
  ARI1 late_flags_pmux_126_1_1_wmux_4 (
	.FCO(late_flags_pmux_126_1_1_co1_1),
	.S(late_flags_pmux_126_1_1_wmux_4_S),
	.Y(late_flags_pmux_126_1_1_y5),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_Z[41]),
	.D(late_flags_Z[105]),
	.A(late_flags_pmux_126_1_1_y0_1),
	.FCI(late_flags_pmux_126_1_1_co0_1)
);
defparam late_flags_pmux_126_1_1_wmux_4.INIT=20'h0F588;
// @10:531
  ARI1 late_flags_pmux_126_1_1_wmux_3 (
	.FCO(late_flags_pmux_126_1_1_co0_1),
	.S(late_flags_pmux_126_1_1_wmux_3_S),
	.Y(late_flags_pmux_126_1_1_y0_1),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_Z[9]),
	.D(late_flags_Z[73]),
	.A(emflag_cnt_Z[6]),
	.FCI(late_flags_pmux_126_1_1_co1_0)
);
defparam late_flags_pmux_126_1_1_wmux_3.INIT=20'h0FA44;
// @10:531
  ARI1 late_flags_pmux_126_1_1_wmux_2 (
	.FCO(late_flags_pmux_126_1_1_co1_0),
	.S(late_flags_pmux_126_1_1_wmux_2_S),
	.Y(late_flags_pmux_126_1_1_y3),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_Z[49]),
	.D(late_flags_Z[113]),
	.A(late_flags_pmux_126_1_1_y0_0),
	.FCI(late_flags_pmux_126_1_1_co0_0)
);
defparam late_flags_pmux_126_1_1_wmux_2.INIT=20'h0F588;
// @10:531
  ARI1 late_flags_pmux_126_1_1_wmux_1 (
	.FCO(late_flags_pmux_126_1_1_co0_0),
	.S(late_flags_pmux_126_1_1_wmux_1_S),
	.Y(late_flags_pmux_126_1_1_y0_0),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_Z[17]),
	.D(late_flags_Z[81]),
	.A(emflag_cnt_Z[6]),
	.FCI(late_flags_pmux_126_1_1_co1)
);
defparam late_flags_pmux_126_1_1_wmux_1.INIT=20'h0FA44;
// @10:531
  ARI1 late_flags_pmux_126_1_1_wmux_0 (
	.FCO(late_flags_pmux_126_1_1_co1),
	.S(late_flags_pmux_126_1_1_wmux_0_S),
	.Y(late_flags_pmux_126_1_1_y1),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_Z[33]),
	.D(late_flags_Z[97]),
	.A(late_flags_pmux_126_1_1_y0),
	.FCI(late_flags_pmux_126_1_1_co0)
);
defparam late_flags_pmux_126_1_1_wmux_0.INIT=20'h0F588;
// @10:531
  ARI1 late_flags_pmux_126_1_1_wmux (
	.FCO(late_flags_pmux_126_1_1_co0),
	.S(late_flags_pmux_126_1_1_wmux_S),
	.Y(late_flags_pmux_126_1_1_y0),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_Z[1]),
	.D(late_flags_Z[65]),
	.A(emflag_cnt_Z[6]),
	.FCI(VCC)
);
defparam late_flags_pmux_126_1_1_wmux.INIT=20'h0FA44;
// @10:531
  ARI1 late_flags_pmux_63_1_0_wmux_20 (
	.FCO(late_flags_pmux_63_1_0_co1_9),
	.S(late_flags_pmux_63_1_0_wmux_20_S),
	.Y(late_flags_pmux_63_1_0_0_y21),
	.B(late_flags_pmux_63_1_0_y3_0),
	.C(late_flags_pmux_63_1_0_y1_0),
	.D(emflag_cnt_Z[3]),
	.A(late_flags_pmux_63_1_0_y0_8),
	.FCI(late_flags_pmux_63_1_0_co0_9)
);
defparam late_flags_pmux_63_1_0_wmux_20.INIT=20'h0FA0C;
// @10:531
  ARI1 late_flags_pmux_63_1_0_wmux_19 (
	.FCO(late_flags_pmux_63_1_0_co0_9),
	.S(late_flags_pmux_63_1_0_wmux_19_S),
	.Y(late_flags_pmux_63_1_0_y0_8),
	.B(late_flags_pmux_63_1_0_y5_0),
	.C(emflag_cnt_Z[4]),
	.D(emflag_cnt_Z[3]),
	.A(late_flags_pmux_63_1_0_y7_0),
	.FCI(late_flags_pmux_63_1_0_co1_8)
);
defparam late_flags_pmux_63_1_0_wmux_19.INIT=20'h0EC2C;
// @10:531
  ARI1 late_flags_pmux_63_1_0_wmux_18 (
	.FCO(late_flags_pmux_63_1_0_co1_8),
	.S(late_flags_pmux_63_1_0_wmux_18_S),
	.Y(late_flags_pmux_63_1_0_y7_0),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_Z[62]),
	.D(late_flags_Z[126]),
	.A(late_flags_pmux_63_1_0_y0_7),
	.FCI(late_flags_pmux_63_1_0_co0_8)
);
defparam late_flags_pmux_63_1_0_wmux_18.INIT=20'h0F588;
// @10:531
  ARI1 late_flags_pmux_63_1_0_wmux_17 (
	.FCO(late_flags_pmux_63_1_0_co0_8),
	.S(late_flags_pmux_63_1_0_wmux_17_S),
	.Y(late_flags_pmux_63_1_0_y0_7),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_Z[30]),
	.D(late_flags_Z[94]),
	.A(emflag_cnt_Z[6]),
	.FCI(late_flags_pmux_63_1_0_co1_7)
);
defparam late_flags_pmux_63_1_0_wmux_17.INIT=20'h0FA44;
// @10:531
  ARI1 late_flags_pmux_63_1_0_wmux_16 (
	.FCO(late_flags_pmux_63_1_0_co1_7),
	.S(late_flags_pmux_63_1_0_wmux_16_S),
	.Y(late_flags_pmux_63_1_0_y5_0),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_Z[46]),
	.D(late_flags_Z[110]),
	.A(late_flags_pmux_63_1_0_y0_6),
	.FCI(late_flags_pmux_63_1_0_co0_7)
);
defparam late_flags_pmux_63_1_0_wmux_16.INIT=20'h0F588;
// @10:531
  ARI1 late_flags_pmux_63_1_0_wmux_15 (
	.FCO(late_flags_pmux_63_1_0_co0_7),
	.S(late_flags_pmux_63_1_0_wmux_15_S),
	.Y(late_flags_pmux_63_1_0_y0_6),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_Z[14]),
	.D(late_flags_Z[78]),
	.A(emflag_cnt_Z[6]),
	.FCI(late_flags_pmux_63_1_0_co1_6)
);
defparam late_flags_pmux_63_1_0_wmux_15.INIT=20'h0FA44;
// @10:531
  ARI1 late_flags_pmux_63_1_0_wmux_14 (
	.FCO(late_flags_pmux_63_1_0_co1_6),
	.S(late_flags_pmux_63_1_0_wmux_14_S),
	.Y(late_flags_pmux_63_1_0_y3_0),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_Z[54]),
	.D(late_flags_Z[118]),
	.A(late_flags_pmux_63_1_0_y0_5),
	.FCI(late_flags_pmux_63_1_0_co0_6)
);
defparam late_flags_pmux_63_1_0_wmux_14.INIT=20'h0F588;
// @10:531
  ARI1 late_flags_pmux_63_1_0_wmux_13 (
	.FCO(late_flags_pmux_63_1_0_co0_6),
	.S(late_flags_pmux_63_1_0_wmux_13_S),
	.Y(late_flags_pmux_63_1_0_y0_5),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_Z[22]),
	.D(late_flags_Z[86]),
	.A(emflag_cnt_Z[6]),
	.FCI(late_flags_pmux_63_1_0_co1_5)
);
defparam late_flags_pmux_63_1_0_wmux_13.INIT=20'h0FA44;
// @10:531
  ARI1 late_flags_pmux_63_1_0_wmux_12 (
	.FCO(late_flags_pmux_63_1_0_co1_5),
	.S(late_flags_pmux_63_1_0_wmux_12_S),
	.Y(late_flags_pmux_63_1_0_y1_0),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_Z[38]),
	.D(late_flags_Z[102]),
	.A(late_flags_pmux_63_1_0_y0_4),
	.FCI(late_flags_pmux_63_1_0_co0_5)
);
defparam late_flags_pmux_63_1_0_wmux_12.INIT=20'h0F588;
// @10:531
  ARI1 late_flags_pmux_63_1_0_wmux_11 (
	.FCO(late_flags_pmux_63_1_0_co0_5),
	.S(late_flags_pmux_63_1_0_wmux_11_S),
	.Y(late_flags_pmux_63_1_0_y0_4),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_Z[6]),
	.D(late_flags_Z[70]),
	.A(emflag_cnt_Z[6]),
	.FCI(late_flags_pmux_63_1_0_co1_4)
);
defparam late_flags_pmux_63_1_0_wmux_11.INIT=20'h0FA44;
// @10:531
  ARI1 late_flags_pmux_63_1_0_wmux_10 (
	.FCO(late_flags_pmux_63_1_0_co1_4),
	.S(late_flags_pmux_63_1_0_wmux_10_S),
	.Y(late_flags_pmux_63_1_0_wmux_10_Y),
	.B(late_flags_pmux_63_1_0_0_y9),
	.C(emflag_cnt_Z[2]),
	.D(VCC),
	.A(late_flags_pmux_63_1_0_0_y21),
	.FCI(late_flags_pmux_63_1_0_co0_4)
);
defparam late_flags_pmux_63_1_0_wmux_10.INIT=20'h0EC2C;
// @10:531
  ARI1 late_flags_pmux_63_1_0_wmux_9 (
	.FCO(late_flags_pmux_63_1_0_co0_4),
	.S(late_flags_pmux_63_1_0_wmux_9_S),
	.Y(late_flags_pmux_63_1_0_wmux_9_Y),
	.B(VCC),
	.C(emflag_cnt_Z[2]),
	.D(VCC),
	.A(VCC),
	.FCI(late_flags_pmux_63_1_0_co1_3)
);
defparam late_flags_pmux_63_1_0_wmux_9.INIT=20'h0EC2C;
// @10:531
  ARI1 late_flags_pmux_63_1_0_wmux_8 (
	.FCO(late_flags_pmux_63_1_0_co1_3),
	.S(late_flags_pmux_63_1_0_wmux_8_S),
	.Y(late_flags_pmux_63_1_0_0_y9),
	.B(late_flags_pmux_63_1_0_0_y3),
	.C(late_flags_pmux_63_1_0_0_y1),
	.D(emflag_cnt_Z[3]),
	.A(late_flags_pmux_63_1_0_y0_3),
	.FCI(late_flags_pmux_63_1_0_co0_3)
);
defparam late_flags_pmux_63_1_0_wmux_8.INIT=20'h0FA0C;
// @10:531
  ARI1 late_flags_pmux_63_1_0_wmux_7 (
	.FCO(late_flags_pmux_63_1_0_co0_3),
	.S(late_flags_pmux_63_1_0_wmux_7_S),
	.Y(late_flags_pmux_63_1_0_y0_3),
	.B(late_flags_pmux_63_1_0_0_y5),
	.C(emflag_cnt_Z[4]),
	.D(emflag_cnt_Z[3]),
	.A(late_flags_pmux_63_1_0_0_y7),
	.FCI(late_flags_pmux_63_1_0_co1_2)
);
defparam late_flags_pmux_63_1_0_wmux_7.INIT=20'h0EC2C;
// @10:531
  ARI1 late_flags_pmux_63_1_0_wmux_6 (
	.FCO(late_flags_pmux_63_1_0_co1_2),
	.S(late_flags_pmux_63_1_0_wmux_6_S),
	.Y(late_flags_pmux_63_1_0_0_y7),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_Z[58]),
	.D(late_flags_Z[122]),
	.A(late_flags_pmux_63_1_0_y0_2),
	.FCI(late_flags_pmux_63_1_0_co0_2)
);
defparam late_flags_pmux_63_1_0_wmux_6.INIT=20'h0F588;
// @10:531
  ARI1 late_flags_pmux_63_1_0_wmux_5 (
	.FCO(late_flags_pmux_63_1_0_co0_2),
	.S(late_flags_pmux_63_1_0_wmux_5_S),
	.Y(late_flags_pmux_63_1_0_y0_2),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_Z[26]),
	.D(late_flags_Z[90]),
	.A(emflag_cnt_Z[6]),
	.FCI(late_flags_pmux_63_1_0_co1_1)
);
defparam late_flags_pmux_63_1_0_wmux_5.INIT=20'h0FA44;
// @10:531
  ARI1 late_flags_pmux_63_1_0_wmux_4 (
	.FCO(late_flags_pmux_63_1_0_co1_1),
	.S(late_flags_pmux_63_1_0_wmux_4_S),
	.Y(late_flags_pmux_63_1_0_0_y5),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_Z[42]),
	.D(late_flags_Z[106]),
	.A(late_flags_pmux_63_1_0_y0_1),
	.FCI(late_flags_pmux_63_1_0_co0_1)
);
defparam late_flags_pmux_63_1_0_wmux_4.INIT=20'h0F588;
// @10:531
  ARI1 late_flags_pmux_63_1_0_wmux_3 (
	.FCO(late_flags_pmux_63_1_0_co0_1),
	.S(late_flags_pmux_63_1_0_wmux_3_S),
	.Y(late_flags_pmux_63_1_0_y0_1),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_Z[10]),
	.D(late_flags_Z[74]),
	.A(emflag_cnt_Z[6]),
	.FCI(late_flags_pmux_63_1_0_co1_0)
);
defparam late_flags_pmux_63_1_0_wmux_3.INIT=20'h0FA44;
// @10:531
  ARI1 late_flags_pmux_63_1_0_wmux_2 (
	.FCO(late_flags_pmux_63_1_0_co1_0),
	.S(late_flags_pmux_63_1_0_wmux_2_S),
	.Y(late_flags_pmux_63_1_0_0_y3),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_Z[50]),
	.D(late_flags_Z[114]),
	.A(late_flags_pmux_63_1_0_y0_0),
	.FCI(late_flags_pmux_63_1_0_co0_0)
);
defparam late_flags_pmux_63_1_0_wmux_2.INIT=20'h0F588;
// @10:531
  ARI1 late_flags_pmux_63_1_0_wmux_1 (
	.FCO(late_flags_pmux_63_1_0_co0_0),
	.S(late_flags_pmux_63_1_0_wmux_1_S),
	.Y(late_flags_pmux_63_1_0_y0_0),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_Z[18]),
	.D(late_flags_Z[82]),
	.A(emflag_cnt_Z[6]),
	.FCI(late_flags_pmux_63_1_0_0_co1)
);
defparam late_flags_pmux_63_1_0_wmux_1.INIT=20'h0FA44;
// @10:531
  ARI1 late_flags_pmux_63_1_0_wmux_0 (
	.FCO(late_flags_pmux_63_1_0_0_co1),
	.S(late_flags_pmux_63_1_0_wmux_0_S),
	.Y(late_flags_pmux_63_1_0_0_y1),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_Z[34]),
	.D(late_flags_Z[98]),
	.A(late_flags_pmux_63_1_0_0_y0),
	.FCI(late_flags_pmux_63_1_0_0_co0)
);
defparam late_flags_pmux_63_1_0_wmux_0.INIT=20'h0F588;
// @10:531
  ARI1 late_flags_pmux_63_1_0_0_wmux (
	.FCO(late_flags_pmux_63_1_0_0_co0),
	.S(late_flags_pmux_63_1_0_0_wmux_S),
	.Y(late_flags_pmux_63_1_0_0_y0),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_Z[2]),
	.D(late_flags_Z[66]),
	.A(emflag_cnt_Z[6]),
	.FCI(VCC)
);
defparam late_flags_pmux_63_1_0_0_wmux.INIT=20'h0FA44;
// @10:531
  ARI1 early_flags_pmux_126_1_0_wmux_20 (
	.FCO(early_flags_pmux_126_1_0_co1_9),
	.S(early_flags_pmux_126_1_0_wmux_20_S),
	.Y(early_flags_pmux_126_1_0_0_y21),
	.B(early_flags_pmux_126_1_0_y3_0),
	.C(early_flags_pmux_126_1_0_y1_0),
	.D(emflag_cnt_Z[3]),
	.A(early_flags_pmux_126_1_0_y0_8),
	.FCI(early_flags_pmux_126_1_0_co0_9)
);
defparam early_flags_pmux_126_1_0_wmux_20.INIT=20'h0FA0C;
// @10:531
  ARI1 early_flags_pmux_126_1_0_wmux_19 (
	.FCO(early_flags_pmux_126_1_0_co0_9),
	.S(early_flags_pmux_126_1_0_wmux_19_S),
	.Y(early_flags_pmux_126_1_0_y0_8),
	.B(early_flags_pmux_126_1_0_y5_0),
	.C(emflag_cnt_Z[4]),
	.D(emflag_cnt_Z[3]),
	.A(early_flags_pmux_126_1_0_y7_0),
	.FCI(early_flags_pmux_126_1_0_co1_8)
);
defparam early_flags_pmux_126_1_0_wmux_19.INIT=20'h0EC2C;
// @10:531
  ARI1 early_flags_pmux_126_1_0_wmux_18 (
	.FCO(early_flags_pmux_126_1_0_co1_8),
	.S(early_flags_pmux_126_1_0_wmux_18_S),
	.Y(early_flags_pmux_126_1_0_y7_0),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_Z[63]),
	.D(early_flags_Z[127]),
	.A(early_flags_pmux_126_1_0_y0_7),
	.FCI(early_flags_pmux_126_1_0_co0_8)
);
defparam early_flags_pmux_126_1_0_wmux_18.INIT=20'h0F588;
// @10:531
  ARI1 early_flags_pmux_126_1_0_wmux_17 (
	.FCO(early_flags_pmux_126_1_0_co0_8),
	.S(early_flags_pmux_126_1_0_wmux_17_S),
	.Y(early_flags_pmux_126_1_0_y0_7),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_Z[31]),
	.D(early_flags_Z[95]),
	.A(emflag_cnt_Z[6]),
	.FCI(early_flags_pmux_126_1_0_co1_7)
);
defparam early_flags_pmux_126_1_0_wmux_17.INIT=20'h0FA44;
// @10:531
  ARI1 early_flags_pmux_126_1_0_wmux_16 (
	.FCO(early_flags_pmux_126_1_0_co1_7),
	.S(early_flags_pmux_126_1_0_wmux_16_S),
	.Y(early_flags_pmux_126_1_0_y5_0),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_Z[47]),
	.D(early_flags_Z[111]),
	.A(early_flags_pmux_126_1_0_y0_6),
	.FCI(early_flags_pmux_126_1_0_co0_7)
);
defparam early_flags_pmux_126_1_0_wmux_16.INIT=20'h0F588;
// @10:531
  ARI1 early_flags_pmux_126_1_0_wmux_15 (
	.FCO(early_flags_pmux_126_1_0_co0_7),
	.S(early_flags_pmux_126_1_0_wmux_15_S),
	.Y(early_flags_pmux_126_1_0_y0_6),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_Z[15]),
	.D(early_flags_Z[79]),
	.A(emflag_cnt_Z[6]),
	.FCI(early_flags_pmux_126_1_0_co1_6)
);
defparam early_flags_pmux_126_1_0_wmux_15.INIT=20'h0FA44;
// @10:531
  ARI1 early_flags_pmux_126_1_0_wmux_14 (
	.FCO(early_flags_pmux_126_1_0_co1_6),
	.S(early_flags_pmux_126_1_0_wmux_14_S),
	.Y(early_flags_pmux_126_1_0_y3_0),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_Z[55]),
	.D(early_flags_Z[119]),
	.A(early_flags_pmux_126_1_0_y0_5),
	.FCI(early_flags_pmux_126_1_0_co0_6)
);
defparam early_flags_pmux_126_1_0_wmux_14.INIT=20'h0F588;
// @10:531
  ARI1 early_flags_pmux_126_1_0_wmux_13 (
	.FCO(early_flags_pmux_126_1_0_co0_6),
	.S(early_flags_pmux_126_1_0_wmux_13_S),
	.Y(early_flags_pmux_126_1_0_y0_5),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_Z[23]),
	.D(early_flags_Z[87]),
	.A(emflag_cnt_Z[6]),
	.FCI(early_flags_pmux_126_1_0_co1_5)
);
defparam early_flags_pmux_126_1_0_wmux_13.INIT=20'h0FA44;
// @10:531
  ARI1 early_flags_pmux_126_1_0_wmux_12 (
	.FCO(early_flags_pmux_126_1_0_co1_5),
	.S(early_flags_pmux_126_1_0_wmux_12_S),
	.Y(early_flags_pmux_126_1_0_y1_0),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_Z[39]),
	.D(early_flags_Z[103]),
	.A(early_flags_pmux_126_1_0_y0_4),
	.FCI(early_flags_pmux_126_1_0_co0_5)
);
defparam early_flags_pmux_126_1_0_wmux_12.INIT=20'h0F588;
// @10:531
  ARI1 early_flags_pmux_126_1_0_wmux_11 (
	.FCO(early_flags_pmux_126_1_0_co0_5),
	.S(early_flags_pmux_126_1_0_wmux_11_S),
	.Y(early_flags_pmux_126_1_0_y0_4),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_Z[7]),
	.D(early_flags_Z[71]),
	.A(emflag_cnt_Z[6]),
	.FCI(early_flags_pmux_126_1_0_co1_4)
);
defparam early_flags_pmux_126_1_0_wmux_11.INIT=20'h0FA44;
// @10:531
  ARI1 early_flags_pmux_126_1_0_wmux_10 (
	.FCO(early_flags_pmux_126_1_0_co1_4),
	.S(early_flags_pmux_126_1_0_wmux_10_S),
	.Y(early_flags_pmux_126_1_0_wmux_10_Y),
	.B(early_flags_pmux_126_1_0_0_y9),
	.C(emflag_cnt_Z[2]),
	.D(VCC),
	.A(early_flags_pmux_126_1_0_0_y21),
	.FCI(early_flags_pmux_126_1_0_co0_4)
);
defparam early_flags_pmux_126_1_0_wmux_10.INIT=20'h0EC2C;
// @10:531
  ARI1 early_flags_pmux_126_1_0_wmux_9 (
	.FCO(early_flags_pmux_126_1_0_co0_4),
	.S(early_flags_pmux_126_1_0_wmux_9_S),
	.Y(early_flags_pmux_126_1_0_wmux_9_Y),
	.B(VCC),
	.C(emflag_cnt_Z[2]),
	.D(VCC),
	.A(VCC),
	.FCI(early_flags_pmux_126_1_0_co1_3)
);
defparam early_flags_pmux_126_1_0_wmux_9.INIT=20'h0EC2C;
// @10:531
  ARI1 early_flags_pmux_126_1_0_wmux_8 (
	.FCO(early_flags_pmux_126_1_0_co1_3),
	.S(early_flags_pmux_126_1_0_wmux_8_S),
	.Y(early_flags_pmux_126_1_0_0_y9),
	.B(early_flags_pmux_126_1_0_0_y3),
	.C(early_flags_pmux_126_1_0_0_y1),
	.D(emflag_cnt_Z[3]),
	.A(early_flags_pmux_126_1_0_y0_3),
	.FCI(early_flags_pmux_126_1_0_co0_3)
);
defparam early_flags_pmux_126_1_0_wmux_8.INIT=20'h0FA0C;
// @10:531
  ARI1 early_flags_pmux_126_1_0_wmux_7 (
	.FCO(early_flags_pmux_126_1_0_co0_3),
	.S(early_flags_pmux_126_1_0_wmux_7_S),
	.Y(early_flags_pmux_126_1_0_y0_3),
	.B(early_flags_pmux_126_1_0_0_y5),
	.C(emflag_cnt_Z[4]),
	.D(emflag_cnt_Z[3]),
	.A(early_flags_pmux_126_1_0_0_y7),
	.FCI(early_flags_pmux_126_1_0_co1_2)
);
defparam early_flags_pmux_126_1_0_wmux_7.INIT=20'h0EC2C;
// @10:531
  ARI1 early_flags_pmux_126_1_0_wmux_6 (
	.FCO(early_flags_pmux_126_1_0_co1_2),
	.S(early_flags_pmux_126_1_0_wmux_6_S),
	.Y(early_flags_pmux_126_1_0_0_y7),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_Z[59]),
	.D(early_flags_Z[123]),
	.A(early_flags_pmux_126_1_0_y0_2),
	.FCI(early_flags_pmux_126_1_0_co0_2)
);
defparam early_flags_pmux_126_1_0_wmux_6.INIT=20'h0F588;
// @10:531
  ARI1 early_flags_pmux_126_1_0_wmux_5 (
	.FCO(early_flags_pmux_126_1_0_co0_2),
	.S(early_flags_pmux_126_1_0_wmux_5_S),
	.Y(early_flags_pmux_126_1_0_y0_2),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_Z[27]),
	.D(early_flags_Z[91]),
	.A(emflag_cnt_Z[6]),
	.FCI(early_flags_pmux_126_1_0_co1_1)
);
defparam early_flags_pmux_126_1_0_wmux_5.INIT=20'h0FA44;
// @10:531
  ARI1 early_flags_pmux_126_1_0_wmux_4 (
	.FCO(early_flags_pmux_126_1_0_co1_1),
	.S(early_flags_pmux_126_1_0_wmux_4_S),
	.Y(early_flags_pmux_126_1_0_0_y5),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_Z[43]),
	.D(early_flags_Z[107]),
	.A(early_flags_pmux_126_1_0_y0_1),
	.FCI(early_flags_pmux_126_1_0_co0_1)
);
defparam early_flags_pmux_126_1_0_wmux_4.INIT=20'h0F588;
// @10:531
  ARI1 early_flags_pmux_126_1_0_wmux_3 (
	.FCO(early_flags_pmux_126_1_0_co0_1),
	.S(early_flags_pmux_126_1_0_wmux_3_S),
	.Y(early_flags_pmux_126_1_0_y0_1),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_Z[11]),
	.D(early_flags_Z[75]),
	.A(emflag_cnt_Z[6]),
	.FCI(early_flags_pmux_126_1_0_co1_0)
);
defparam early_flags_pmux_126_1_0_wmux_3.INIT=20'h0FA44;
// @10:531
  ARI1 early_flags_pmux_126_1_0_wmux_2 (
	.FCO(early_flags_pmux_126_1_0_co1_0),
	.S(early_flags_pmux_126_1_0_wmux_2_S),
	.Y(early_flags_pmux_126_1_0_0_y3),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_Z[51]),
	.D(early_flags_Z[115]),
	.A(early_flags_pmux_126_1_0_y0_0),
	.FCI(early_flags_pmux_126_1_0_co0_0)
);
defparam early_flags_pmux_126_1_0_wmux_2.INIT=20'h0F588;
// @10:531
  ARI1 early_flags_pmux_126_1_0_wmux_1 (
	.FCO(early_flags_pmux_126_1_0_co0_0),
	.S(early_flags_pmux_126_1_0_wmux_1_S),
	.Y(early_flags_pmux_126_1_0_y0_0),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_Z[19]),
	.D(early_flags_Z[83]),
	.A(emflag_cnt_Z[6]),
	.FCI(early_flags_pmux_126_1_0_0_co1)
);
defparam early_flags_pmux_126_1_0_wmux_1.INIT=20'h0FA44;
// @10:531
  ARI1 early_flags_pmux_126_1_0_wmux_0 (
	.FCO(early_flags_pmux_126_1_0_0_co1),
	.S(early_flags_pmux_126_1_0_wmux_0_S),
	.Y(early_flags_pmux_126_1_0_0_y1),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_Z[35]),
	.D(early_flags_Z[99]),
	.A(early_flags_pmux_126_1_0_0_y0),
	.FCI(early_flags_pmux_126_1_0_0_co0)
);
defparam early_flags_pmux_126_1_0_wmux_0.INIT=20'h0F588;
// @10:531
  ARI1 early_flags_pmux_126_1_0_0_wmux (
	.FCO(early_flags_pmux_126_1_0_0_co0),
	.S(early_flags_pmux_126_1_0_0_wmux_S),
	.Y(early_flags_pmux_126_1_0_0_y0),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_Z[3]),
	.D(early_flags_Z[67]),
	.A(emflag_cnt_Z[6]),
	.FCI(VCC)
);
defparam early_flags_pmux_126_1_0_0_wmux.INIT=20'h0FA44;
// @10:531
  ARI1 early_flags_pmux_126_1_1_wmux_20 (
	.FCO(early_flags_pmux_126_1_1_co1_9),
	.S(early_flags_pmux_126_1_1_wmux_20_S),
	.Y(early_flags_pmux_126_1_1_y21),
	.B(early_flags_pmux_126_1_1_y3_0),
	.C(early_flags_pmux_126_1_1_y1_0),
	.D(emflag_cnt_Z[3]),
	.A(early_flags_pmux_126_1_1_y0_8),
	.FCI(early_flags_pmux_126_1_1_co0_9)
);
defparam early_flags_pmux_126_1_1_wmux_20.INIT=20'h0FA0C;
// @10:531
  ARI1 early_flags_pmux_126_1_1_wmux_19 (
	.FCO(early_flags_pmux_126_1_1_co0_9),
	.S(early_flags_pmux_126_1_1_wmux_19_S),
	.Y(early_flags_pmux_126_1_1_y0_8),
	.B(early_flags_pmux_126_1_1_y5_0),
	.C(emflag_cnt_Z[4]),
	.D(emflag_cnt_Z[3]),
	.A(early_flags_pmux_126_1_1_y7_0),
	.FCI(early_flags_pmux_126_1_1_co1_8)
);
defparam early_flags_pmux_126_1_1_wmux_19.INIT=20'h0EC2C;
// @10:531
  ARI1 early_flags_pmux_126_1_1_wmux_18 (
	.FCO(early_flags_pmux_126_1_1_co1_8),
	.S(early_flags_pmux_126_1_1_wmux_18_S),
	.Y(early_flags_pmux_126_1_1_y7_0),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_Z[61]),
	.D(early_flags_Z[125]),
	.A(early_flags_pmux_126_1_1_y0_7),
	.FCI(early_flags_pmux_126_1_1_co0_8)
);
defparam early_flags_pmux_126_1_1_wmux_18.INIT=20'h0F588;
// @10:531
  ARI1 early_flags_pmux_126_1_1_wmux_17 (
	.FCO(early_flags_pmux_126_1_1_co0_8),
	.S(early_flags_pmux_126_1_1_wmux_17_S),
	.Y(early_flags_pmux_126_1_1_y0_7),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_Z[29]),
	.D(early_flags_Z[93]),
	.A(emflag_cnt_Z[6]),
	.FCI(early_flags_pmux_126_1_1_co1_7)
);
defparam early_flags_pmux_126_1_1_wmux_17.INIT=20'h0FA44;
// @10:531
  ARI1 early_flags_pmux_126_1_1_wmux_16 (
	.FCO(early_flags_pmux_126_1_1_co1_7),
	.S(early_flags_pmux_126_1_1_wmux_16_S),
	.Y(early_flags_pmux_126_1_1_y5_0),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_Z[45]),
	.D(early_flags_Z[109]),
	.A(early_flags_pmux_126_1_1_y0_6),
	.FCI(early_flags_pmux_126_1_1_co0_7)
);
defparam early_flags_pmux_126_1_1_wmux_16.INIT=20'h0F588;
// @10:531
  ARI1 early_flags_pmux_126_1_1_wmux_15 (
	.FCO(early_flags_pmux_126_1_1_co0_7),
	.S(early_flags_pmux_126_1_1_wmux_15_S),
	.Y(early_flags_pmux_126_1_1_y0_6),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_Z[13]),
	.D(early_flags_Z[77]),
	.A(emflag_cnt_Z[6]),
	.FCI(early_flags_pmux_126_1_1_co1_6)
);
defparam early_flags_pmux_126_1_1_wmux_15.INIT=20'h0FA44;
// @10:531
  ARI1 early_flags_pmux_126_1_1_wmux_14 (
	.FCO(early_flags_pmux_126_1_1_co1_6),
	.S(early_flags_pmux_126_1_1_wmux_14_S),
	.Y(early_flags_pmux_126_1_1_y3_0),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_Z[53]),
	.D(early_flags_Z[117]),
	.A(early_flags_pmux_126_1_1_y0_5),
	.FCI(early_flags_pmux_126_1_1_co0_6)
);
defparam early_flags_pmux_126_1_1_wmux_14.INIT=20'h0F588;
// @10:531
  ARI1 early_flags_pmux_126_1_1_wmux_13 (
	.FCO(early_flags_pmux_126_1_1_co0_6),
	.S(early_flags_pmux_126_1_1_wmux_13_S),
	.Y(early_flags_pmux_126_1_1_y0_5),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_Z[21]),
	.D(early_flags_Z[85]),
	.A(emflag_cnt_Z[6]),
	.FCI(early_flags_pmux_126_1_1_co1_5)
);
defparam early_flags_pmux_126_1_1_wmux_13.INIT=20'h0FA44;
// @10:531
  ARI1 early_flags_pmux_126_1_1_wmux_12 (
	.FCO(early_flags_pmux_126_1_1_co1_5),
	.S(early_flags_pmux_126_1_1_wmux_12_S),
	.Y(early_flags_pmux_126_1_1_y1_0),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_Z[37]),
	.D(early_flags_Z[101]),
	.A(early_flags_pmux_126_1_1_y0_4),
	.FCI(early_flags_pmux_126_1_1_co0_5)
);
defparam early_flags_pmux_126_1_1_wmux_12.INIT=20'h0F588;
// @10:531
  ARI1 early_flags_pmux_126_1_1_wmux_11 (
	.FCO(early_flags_pmux_126_1_1_co0_5),
	.S(early_flags_pmux_126_1_1_wmux_11_S),
	.Y(early_flags_pmux_126_1_1_y0_4),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_Z[5]),
	.D(early_flags_Z[69]),
	.A(emflag_cnt_Z[6]),
	.FCI(early_flags_pmux_126_1_1_co1_4)
);
defparam early_flags_pmux_126_1_1_wmux_11.INIT=20'h0FA44;
// @10:531
  ARI1 early_flags_pmux_126_1_1_wmux_10 (
	.FCO(early_flags_pmux_126_1_1_co1_4),
	.S(early_flags_pmux_126_1_1_wmux_10_S),
	.Y(early_flags_pmux_126_1_1_wmux_10_Y),
	.B(early_flags_pmux_126_1_1_y9),
	.C(emflag_cnt_Z[2]),
	.D(VCC),
	.A(early_flags_pmux_126_1_1_y21),
	.FCI(early_flags_pmux_126_1_1_co0_4)
);
defparam early_flags_pmux_126_1_1_wmux_10.INIT=20'h0EC2C;
// @10:531
  ARI1 early_flags_pmux_126_1_1_wmux_9 (
	.FCO(early_flags_pmux_126_1_1_co0_4),
	.S(early_flags_pmux_126_1_1_wmux_9_S),
	.Y(early_flags_pmux_126_1_1_wmux_9_Y),
	.B(VCC),
	.C(emflag_cnt_Z[2]),
	.D(VCC),
	.A(VCC),
	.FCI(early_flags_pmux_126_1_1_co1_3)
);
defparam early_flags_pmux_126_1_1_wmux_9.INIT=20'h0EC2C;
// @10:531
  ARI1 early_flags_pmux_126_1_1_wmux_8 (
	.FCO(early_flags_pmux_126_1_1_co1_3),
	.S(early_flags_pmux_126_1_1_wmux_8_S),
	.Y(early_flags_pmux_126_1_1_y9),
	.B(early_flags_pmux_126_1_1_y3),
	.C(early_flags_pmux_126_1_1_y1),
	.D(emflag_cnt_Z[3]),
	.A(early_flags_pmux_126_1_1_y0_3),
	.FCI(early_flags_pmux_126_1_1_co0_3)
);
defparam early_flags_pmux_126_1_1_wmux_8.INIT=20'h0FA0C;
// @10:531
  ARI1 early_flags_pmux_126_1_1_wmux_7 (
	.FCO(early_flags_pmux_126_1_1_co0_3),
	.S(early_flags_pmux_126_1_1_wmux_7_S),
	.Y(early_flags_pmux_126_1_1_y0_3),
	.B(early_flags_pmux_126_1_1_y5),
	.C(emflag_cnt_Z[4]),
	.D(emflag_cnt_Z[3]),
	.A(early_flags_pmux_126_1_1_y7),
	.FCI(early_flags_pmux_126_1_1_co1_2)
);
defparam early_flags_pmux_126_1_1_wmux_7.INIT=20'h0EC2C;
// @10:531
  ARI1 early_flags_pmux_126_1_1_wmux_6 (
	.FCO(early_flags_pmux_126_1_1_co1_2),
	.S(early_flags_pmux_126_1_1_wmux_6_S),
	.Y(early_flags_pmux_126_1_1_y7),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_Z[57]),
	.D(early_flags_Z[121]),
	.A(early_flags_pmux_126_1_1_y0_2),
	.FCI(early_flags_pmux_126_1_1_co0_2)
);
defparam early_flags_pmux_126_1_1_wmux_6.INIT=20'h0F588;
// @10:531
  ARI1 early_flags_pmux_126_1_1_wmux_5 (
	.FCO(early_flags_pmux_126_1_1_co0_2),
	.S(early_flags_pmux_126_1_1_wmux_5_S),
	.Y(early_flags_pmux_126_1_1_y0_2),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_Z[25]),
	.D(early_flags_Z[89]),
	.A(emflag_cnt_Z[6]),
	.FCI(early_flags_pmux_126_1_1_co1_1)
);
defparam early_flags_pmux_126_1_1_wmux_5.INIT=20'h0FA44;
// @10:531
  ARI1 early_flags_pmux_126_1_1_wmux_4 (
	.FCO(early_flags_pmux_126_1_1_co1_1),
	.S(early_flags_pmux_126_1_1_wmux_4_S),
	.Y(early_flags_pmux_126_1_1_y5),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_Z[41]),
	.D(early_flags_Z[105]),
	.A(early_flags_pmux_126_1_1_y0_1),
	.FCI(early_flags_pmux_126_1_1_co0_1)
);
defparam early_flags_pmux_126_1_1_wmux_4.INIT=20'h0F588;
// @10:531
  ARI1 early_flags_pmux_126_1_1_wmux_3 (
	.FCO(early_flags_pmux_126_1_1_co0_1),
	.S(early_flags_pmux_126_1_1_wmux_3_S),
	.Y(early_flags_pmux_126_1_1_y0_1),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_Z[9]),
	.D(early_flags_Z[73]),
	.A(emflag_cnt_Z[6]),
	.FCI(early_flags_pmux_126_1_1_co1_0)
);
defparam early_flags_pmux_126_1_1_wmux_3.INIT=20'h0FA44;
// @10:531
  ARI1 early_flags_pmux_126_1_1_wmux_2 (
	.FCO(early_flags_pmux_126_1_1_co1_0),
	.S(early_flags_pmux_126_1_1_wmux_2_S),
	.Y(early_flags_pmux_126_1_1_y3),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_Z[49]),
	.D(early_flags_Z[113]),
	.A(early_flags_pmux_126_1_1_y0_0),
	.FCI(early_flags_pmux_126_1_1_co0_0)
);
defparam early_flags_pmux_126_1_1_wmux_2.INIT=20'h0F588;
// @10:531
  ARI1 early_flags_pmux_126_1_1_wmux_1 (
	.FCO(early_flags_pmux_126_1_1_co0_0),
	.S(early_flags_pmux_126_1_1_wmux_1_S),
	.Y(early_flags_pmux_126_1_1_y0_0),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_Z[17]),
	.D(early_flags_Z[81]),
	.A(emflag_cnt_Z[6]),
	.FCI(early_flags_pmux_126_1_1_co1)
);
defparam early_flags_pmux_126_1_1_wmux_1.INIT=20'h0FA44;
// @10:531
  ARI1 early_flags_pmux_126_1_1_wmux_0 (
	.FCO(early_flags_pmux_126_1_1_co1),
	.S(early_flags_pmux_126_1_1_wmux_0_S),
	.Y(early_flags_pmux_126_1_1_y1),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_Z[33]),
	.D(early_flags_Z[97]),
	.A(early_flags_pmux_126_1_1_y0),
	.FCI(early_flags_pmux_126_1_1_co0)
);
defparam early_flags_pmux_126_1_1_wmux_0.INIT=20'h0F588;
// @10:531
  ARI1 early_flags_pmux_126_1_1_wmux (
	.FCO(early_flags_pmux_126_1_1_co0),
	.S(early_flags_pmux_126_1_1_wmux_S),
	.Y(early_flags_pmux_126_1_1_y0),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_Z[1]),
	.D(early_flags_Z[65]),
	.A(emflag_cnt_Z[6]),
	.FCI(VCC)
);
defparam early_flags_pmux_126_1_1_wmux.INIT=20'h0FA44;
// @10:531
  ARI1 early_flags_pmux_63_1_0_wmux_20 (
	.FCO(early_flags_pmux_63_1_0_co1_9),
	.S(early_flags_pmux_63_1_0_wmux_20_S),
	.Y(early_flags_pmux_63_1_0_0_y21),
	.B(early_flags_pmux_63_1_0_y3_0),
	.C(early_flags_pmux_63_1_0_y1_0),
	.D(emflag_cnt_Z[3]),
	.A(early_flags_pmux_63_1_0_y0_8),
	.FCI(early_flags_pmux_63_1_0_co0_9)
);
defparam early_flags_pmux_63_1_0_wmux_20.INIT=20'h0FA0C;
// @10:531
  ARI1 early_flags_pmux_63_1_0_wmux_19 (
	.FCO(early_flags_pmux_63_1_0_co0_9),
	.S(early_flags_pmux_63_1_0_wmux_19_S),
	.Y(early_flags_pmux_63_1_0_y0_8),
	.B(early_flags_pmux_63_1_0_y5_0),
	.C(emflag_cnt_Z[4]),
	.D(emflag_cnt_Z[3]),
	.A(early_flags_pmux_63_1_0_y7_0),
	.FCI(early_flags_pmux_63_1_0_co1_8)
);
defparam early_flags_pmux_63_1_0_wmux_19.INIT=20'h0EC2C;
// @10:531
  ARI1 early_flags_pmux_63_1_0_wmux_18 (
	.FCO(early_flags_pmux_63_1_0_co1_8),
	.S(early_flags_pmux_63_1_0_wmux_18_S),
	.Y(early_flags_pmux_63_1_0_y7_0),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_Z[62]),
	.D(early_flags_Z[126]),
	.A(early_flags_pmux_63_1_0_y0_7),
	.FCI(early_flags_pmux_63_1_0_co0_8)
);
defparam early_flags_pmux_63_1_0_wmux_18.INIT=20'h0F588;
// @10:531
  ARI1 early_flags_pmux_63_1_0_wmux_17 (
	.FCO(early_flags_pmux_63_1_0_co0_8),
	.S(early_flags_pmux_63_1_0_wmux_17_S),
	.Y(early_flags_pmux_63_1_0_y0_7),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_Z[30]),
	.D(early_flags_Z[94]),
	.A(emflag_cnt_Z[6]),
	.FCI(early_flags_pmux_63_1_0_co1_7)
);
defparam early_flags_pmux_63_1_0_wmux_17.INIT=20'h0FA44;
// @10:531
  ARI1 early_flags_pmux_63_1_0_wmux_16 (
	.FCO(early_flags_pmux_63_1_0_co1_7),
	.S(early_flags_pmux_63_1_0_wmux_16_S),
	.Y(early_flags_pmux_63_1_0_y5_0),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_Z[46]),
	.D(early_flags_Z[110]),
	.A(early_flags_pmux_63_1_0_y0_6),
	.FCI(early_flags_pmux_63_1_0_co0_7)
);
defparam early_flags_pmux_63_1_0_wmux_16.INIT=20'h0F588;
// @10:531
  ARI1 early_flags_pmux_63_1_0_wmux_15 (
	.FCO(early_flags_pmux_63_1_0_co0_7),
	.S(early_flags_pmux_63_1_0_wmux_15_S),
	.Y(early_flags_pmux_63_1_0_y0_6),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_Z[14]),
	.D(early_flags_Z[78]),
	.A(emflag_cnt_Z[6]),
	.FCI(early_flags_pmux_63_1_0_co1_6)
);
defparam early_flags_pmux_63_1_0_wmux_15.INIT=20'h0FA44;
// @10:531
  ARI1 early_flags_pmux_63_1_0_wmux_14 (
	.FCO(early_flags_pmux_63_1_0_co1_6),
	.S(early_flags_pmux_63_1_0_wmux_14_S),
	.Y(early_flags_pmux_63_1_0_y3_0),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_Z[54]),
	.D(early_flags_Z[118]),
	.A(early_flags_pmux_63_1_0_y0_5),
	.FCI(early_flags_pmux_63_1_0_co0_6)
);
defparam early_flags_pmux_63_1_0_wmux_14.INIT=20'h0F588;
// @10:531
  ARI1 early_flags_pmux_63_1_0_wmux_13 (
	.FCO(early_flags_pmux_63_1_0_co0_6),
	.S(early_flags_pmux_63_1_0_wmux_13_S),
	.Y(early_flags_pmux_63_1_0_y0_5),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_Z[22]),
	.D(early_flags_Z[86]),
	.A(emflag_cnt_Z[6]),
	.FCI(early_flags_pmux_63_1_0_co1_5)
);
defparam early_flags_pmux_63_1_0_wmux_13.INIT=20'h0FA44;
// @10:531
  ARI1 early_flags_pmux_63_1_0_wmux_12 (
	.FCO(early_flags_pmux_63_1_0_co1_5),
	.S(early_flags_pmux_63_1_0_wmux_12_S),
	.Y(early_flags_pmux_63_1_0_y1_0),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_Z[38]),
	.D(early_flags_Z[102]),
	.A(early_flags_pmux_63_1_0_y0_4),
	.FCI(early_flags_pmux_63_1_0_co0_5)
);
defparam early_flags_pmux_63_1_0_wmux_12.INIT=20'h0F588;
// @10:531
  ARI1 early_flags_pmux_63_1_0_wmux_11 (
	.FCO(early_flags_pmux_63_1_0_co0_5),
	.S(early_flags_pmux_63_1_0_wmux_11_S),
	.Y(early_flags_pmux_63_1_0_y0_4),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_Z[6]),
	.D(early_flags_Z[70]),
	.A(emflag_cnt_Z[6]),
	.FCI(early_flags_pmux_63_1_0_co1_4)
);
defparam early_flags_pmux_63_1_0_wmux_11.INIT=20'h0FA44;
// @10:531
  ARI1 early_flags_pmux_63_1_0_wmux_10 (
	.FCO(early_flags_pmux_63_1_0_co1_4),
	.S(early_flags_pmux_63_1_0_wmux_10_S),
	.Y(early_flags_pmux_63_1_0_wmux_10_Y),
	.B(early_flags_pmux_63_1_0_0_y9),
	.C(emflag_cnt_Z[2]),
	.D(VCC),
	.A(early_flags_pmux_63_1_0_0_y21),
	.FCI(early_flags_pmux_63_1_0_co0_4)
);
defparam early_flags_pmux_63_1_0_wmux_10.INIT=20'h0EC2C;
// @10:531
  ARI1 early_flags_pmux_63_1_0_wmux_9 (
	.FCO(early_flags_pmux_63_1_0_co0_4),
	.S(early_flags_pmux_63_1_0_wmux_9_S),
	.Y(early_flags_pmux_63_1_0_wmux_9_Y),
	.B(VCC),
	.C(emflag_cnt_Z[2]),
	.D(VCC),
	.A(VCC),
	.FCI(early_flags_pmux_63_1_0_co1_3)
);
defparam early_flags_pmux_63_1_0_wmux_9.INIT=20'h0EC2C;
// @10:531
  ARI1 early_flags_pmux_63_1_0_wmux_8 (
	.FCO(early_flags_pmux_63_1_0_co1_3),
	.S(early_flags_pmux_63_1_0_wmux_8_S),
	.Y(early_flags_pmux_63_1_0_0_y9),
	.B(early_flags_pmux_63_1_0_0_y3),
	.C(early_flags_pmux_63_1_0_0_y1),
	.D(emflag_cnt_Z[3]),
	.A(early_flags_pmux_63_1_0_y0_3),
	.FCI(early_flags_pmux_63_1_0_co0_3)
);
defparam early_flags_pmux_63_1_0_wmux_8.INIT=20'h0FA0C;
// @10:531
  ARI1 early_flags_pmux_63_1_0_wmux_7 (
	.FCO(early_flags_pmux_63_1_0_co0_3),
	.S(early_flags_pmux_63_1_0_wmux_7_S),
	.Y(early_flags_pmux_63_1_0_y0_3),
	.B(early_flags_pmux_63_1_0_0_y5),
	.C(emflag_cnt_Z[4]),
	.D(emflag_cnt_Z[3]),
	.A(early_flags_pmux_63_1_0_0_y7),
	.FCI(early_flags_pmux_63_1_0_co1_2)
);
defparam early_flags_pmux_63_1_0_wmux_7.INIT=20'h0EC2C;
// @10:531
  ARI1 early_flags_pmux_63_1_0_wmux_6 (
	.FCO(early_flags_pmux_63_1_0_co1_2),
	.S(early_flags_pmux_63_1_0_wmux_6_S),
	.Y(early_flags_pmux_63_1_0_0_y7),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_Z[58]),
	.D(early_flags_Z[122]),
	.A(early_flags_pmux_63_1_0_y0_2),
	.FCI(early_flags_pmux_63_1_0_co0_2)
);
defparam early_flags_pmux_63_1_0_wmux_6.INIT=20'h0F588;
// @10:531
  ARI1 early_flags_pmux_63_1_0_wmux_5 (
	.FCO(early_flags_pmux_63_1_0_co0_2),
	.S(early_flags_pmux_63_1_0_wmux_5_S),
	.Y(early_flags_pmux_63_1_0_y0_2),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_Z[26]),
	.D(early_flags_Z[90]),
	.A(emflag_cnt_Z[6]),
	.FCI(early_flags_pmux_63_1_0_co1_1)
);
defparam early_flags_pmux_63_1_0_wmux_5.INIT=20'h0FA44;
// @10:531
  ARI1 early_flags_pmux_63_1_0_wmux_4 (
	.FCO(early_flags_pmux_63_1_0_co1_1),
	.S(early_flags_pmux_63_1_0_wmux_4_S),
	.Y(early_flags_pmux_63_1_0_0_y5),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_Z[42]),
	.D(early_flags_Z[106]),
	.A(early_flags_pmux_63_1_0_y0_1),
	.FCI(early_flags_pmux_63_1_0_co0_1)
);
defparam early_flags_pmux_63_1_0_wmux_4.INIT=20'h0F588;
// @10:531
  ARI1 early_flags_pmux_63_1_0_wmux_3 (
	.FCO(early_flags_pmux_63_1_0_co0_1),
	.S(early_flags_pmux_63_1_0_wmux_3_S),
	.Y(early_flags_pmux_63_1_0_y0_1),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_Z[10]),
	.D(early_flags_Z[74]),
	.A(emflag_cnt_Z[6]),
	.FCI(early_flags_pmux_63_1_0_co1_0)
);
defparam early_flags_pmux_63_1_0_wmux_3.INIT=20'h0FA44;
// @10:531
  ARI1 early_flags_pmux_63_1_0_wmux_2 (
	.FCO(early_flags_pmux_63_1_0_co1_0),
	.S(early_flags_pmux_63_1_0_wmux_2_S),
	.Y(early_flags_pmux_63_1_0_0_y3),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_Z[50]),
	.D(early_flags_Z[114]),
	.A(early_flags_pmux_63_1_0_y0_0),
	.FCI(early_flags_pmux_63_1_0_co0_0)
);
defparam early_flags_pmux_63_1_0_wmux_2.INIT=20'h0F588;
// @10:531
  ARI1 early_flags_pmux_63_1_0_wmux_1 (
	.FCO(early_flags_pmux_63_1_0_co0_0),
	.S(early_flags_pmux_63_1_0_wmux_1_S),
	.Y(early_flags_pmux_63_1_0_y0_0),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_Z[18]),
	.D(early_flags_Z[82]),
	.A(emflag_cnt_Z[6]),
	.FCI(early_flags_pmux_63_1_0_0_co1)
);
defparam early_flags_pmux_63_1_0_wmux_1.INIT=20'h0FA44;
// @10:531
  ARI1 early_flags_pmux_63_1_0_wmux_0 (
	.FCO(early_flags_pmux_63_1_0_0_co1),
	.S(early_flags_pmux_63_1_0_wmux_0_S),
	.Y(early_flags_pmux_63_1_0_0_y1),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_Z[34]),
	.D(early_flags_Z[98]),
	.A(early_flags_pmux_63_1_0_0_y0),
	.FCI(early_flags_pmux_63_1_0_0_co0)
);
defparam early_flags_pmux_63_1_0_wmux_0.INIT=20'h0F588;
// @10:531
  ARI1 early_flags_pmux_63_1_0_0_wmux (
	.FCO(early_flags_pmux_63_1_0_0_co0),
	.S(early_flags_pmux_63_1_0_0_wmux_S),
	.Y(early_flags_pmux_63_1_0_0_y0),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_Z[2]),
	.D(early_flags_Z[66]),
	.A(emflag_cnt_Z[6]),
	.FCI(VCC)
);
defparam early_flags_pmux_63_1_0_0_wmux.INIT=20'h0FA44;
// @10:531
  ARI1 late_flags_pmux_63_1_1_wmux_20 (
	.FCO(late_flags_pmux_63_1_1_co1_9),
	.S(late_flags_pmux_63_1_1_wmux_20_S),
	.Y(late_flags_pmux_63_1_1_y21),
	.B(late_flags_pmux_63_1_1_y3_0),
	.C(late_flags_pmux_63_1_1_y1_0),
	.D(emflag_cnt_Z[3]),
	.A(late_flags_pmux_63_1_1_y0_8),
	.FCI(late_flags_pmux_63_1_1_co0_9)
);
defparam late_flags_pmux_63_1_1_wmux_20.INIT=20'h0FA0C;
// @10:531
  ARI1 late_flags_pmux_63_1_1_wmux_19 (
	.FCO(late_flags_pmux_63_1_1_co0_9),
	.S(late_flags_pmux_63_1_1_wmux_19_S),
	.Y(late_flags_pmux_63_1_1_y0_8),
	.B(late_flags_pmux_63_1_1_y5_0),
	.C(emflag_cnt_Z[4]),
	.D(emflag_cnt_Z[3]),
	.A(late_flags_pmux_63_1_1_y7_0),
	.FCI(late_flags_pmux_63_1_1_co1_8)
);
defparam late_flags_pmux_63_1_1_wmux_19.INIT=20'h0EC2C;
// @10:531
  ARI1 late_flags_pmux_63_1_1_wmux_18 (
	.FCO(late_flags_pmux_63_1_1_co1_8),
	.S(late_flags_pmux_63_1_1_wmux_18_S),
	.Y(late_flags_pmux_63_1_1_y7_0),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_Z[60]),
	.D(late_flags_Z[124]),
	.A(late_flags_pmux_63_1_1_y0_7),
	.FCI(late_flags_pmux_63_1_1_co0_8)
);
defparam late_flags_pmux_63_1_1_wmux_18.INIT=20'h0F588;
// @10:531
  ARI1 late_flags_pmux_63_1_1_wmux_17 (
	.FCO(late_flags_pmux_63_1_1_co0_8),
	.S(late_flags_pmux_63_1_1_wmux_17_S),
	.Y(late_flags_pmux_63_1_1_y0_7),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_Z[28]),
	.D(late_flags_Z[92]),
	.A(emflag_cnt_Z[6]),
	.FCI(late_flags_pmux_63_1_1_co1_7)
);
defparam late_flags_pmux_63_1_1_wmux_17.INIT=20'h0FA44;
// @10:531
  ARI1 late_flags_pmux_63_1_1_wmux_16 (
	.FCO(late_flags_pmux_63_1_1_co1_7),
	.S(late_flags_pmux_63_1_1_wmux_16_S),
	.Y(late_flags_pmux_63_1_1_y5_0),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_Z[44]),
	.D(late_flags_Z[108]),
	.A(late_flags_pmux_63_1_1_y0_6),
	.FCI(late_flags_pmux_63_1_1_co0_7)
);
defparam late_flags_pmux_63_1_1_wmux_16.INIT=20'h0F588;
// @10:531
  ARI1 late_flags_pmux_63_1_1_wmux_15 (
	.FCO(late_flags_pmux_63_1_1_co0_7),
	.S(late_flags_pmux_63_1_1_wmux_15_S),
	.Y(late_flags_pmux_63_1_1_y0_6),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_Z[12]),
	.D(late_flags_Z[76]),
	.A(emflag_cnt_Z[6]),
	.FCI(late_flags_pmux_63_1_1_co1_6)
);
defparam late_flags_pmux_63_1_1_wmux_15.INIT=20'h0FA44;
// @10:531
  ARI1 late_flags_pmux_63_1_1_wmux_14 (
	.FCO(late_flags_pmux_63_1_1_co1_6),
	.S(late_flags_pmux_63_1_1_wmux_14_S),
	.Y(late_flags_pmux_63_1_1_y3_0),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_Z[52]),
	.D(late_flags_Z[116]),
	.A(late_flags_pmux_63_1_1_y0_5),
	.FCI(late_flags_pmux_63_1_1_co0_6)
);
defparam late_flags_pmux_63_1_1_wmux_14.INIT=20'h0F588;
// @10:531
  ARI1 late_flags_pmux_63_1_1_wmux_13 (
	.FCO(late_flags_pmux_63_1_1_co0_6),
	.S(late_flags_pmux_63_1_1_wmux_13_S),
	.Y(late_flags_pmux_63_1_1_y0_5),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_Z[20]),
	.D(late_flags_Z[84]),
	.A(emflag_cnt_Z[6]),
	.FCI(late_flags_pmux_63_1_1_co1_5)
);
defparam late_flags_pmux_63_1_1_wmux_13.INIT=20'h0FA44;
// @10:531
  ARI1 late_flags_pmux_63_1_1_wmux_12 (
	.FCO(late_flags_pmux_63_1_1_co1_5),
	.S(late_flags_pmux_63_1_1_wmux_12_S),
	.Y(late_flags_pmux_63_1_1_y1_0),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_Z[36]),
	.D(late_flags_Z[100]),
	.A(late_flags_pmux_63_1_1_y0_4),
	.FCI(late_flags_pmux_63_1_1_co0_5)
);
defparam late_flags_pmux_63_1_1_wmux_12.INIT=20'h0F588;
// @10:531
  ARI1 late_flags_pmux_63_1_1_wmux_11 (
	.FCO(late_flags_pmux_63_1_1_co0_5),
	.S(late_flags_pmux_63_1_1_wmux_11_S),
	.Y(late_flags_pmux_63_1_1_y0_4),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_Z[4]),
	.D(late_flags_Z[68]),
	.A(emflag_cnt_Z[6]),
	.FCI(late_flags_pmux_63_1_1_co1_4)
);
defparam late_flags_pmux_63_1_1_wmux_11.INIT=20'h0FA44;
// @10:531
  ARI1 late_flags_pmux_63_1_1_wmux_10 (
	.FCO(late_flags_pmux_63_1_1_co1_4),
	.S(late_flags_pmux_63_1_1_wmux_10_S),
	.Y(late_flags_pmux_63_1_1_wmux_10_Y),
	.B(late_flags_pmux_63_1_1_y9),
	.C(emflag_cnt_Z[2]),
	.D(VCC),
	.A(late_flags_pmux_63_1_1_y21),
	.FCI(late_flags_pmux_63_1_1_co0_4)
);
defparam late_flags_pmux_63_1_1_wmux_10.INIT=20'h0EC2C;
// @10:531
  ARI1 late_flags_pmux_63_1_1_wmux_9 (
	.FCO(late_flags_pmux_63_1_1_co0_4),
	.S(late_flags_pmux_63_1_1_wmux_9_S),
	.Y(late_flags_pmux_63_1_1_wmux_9_Y),
	.B(VCC),
	.C(emflag_cnt_Z[2]),
	.D(VCC),
	.A(VCC),
	.FCI(late_flags_pmux_63_1_1_co1_3)
);
defparam late_flags_pmux_63_1_1_wmux_9.INIT=20'h0EC2C;
// @10:531
  ARI1 late_flags_pmux_63_1_1_wmux_8 (
	.FCO(late_flags_pmux_63_1_1_co1_3),
	.S(late_flags_pmux_63_1_1_wmux_8_S),
	.Y(late_flags_pmux_63_1_1_y9),
	.B(late_flags_pmux_63_1_1_y3),
	.C(late_flags_pmux_63_1_1_y1),
	.D(emflag_cnt_Z[3]),
	.A(late_flags_pmux_63_1_1_y0_3),
	.FCI(late_flags_pmux_63_1_1_co0_3)
);
defparam late_flags_pmux_63_1_1_wmux_8.INIT=20'h0FA0C;
// @10:531
  ARI1 late_flags_pmux_63_1_1_wmux_7 (
	.FCO(late_flags_pmux_63_1_1_co0_3),
	.S(late_flags_pmux_63_1_1_wmux_7_S),
	.Y(late_flags_pmux_63_1_1_y0_3),
	.B(late_flags_pmux_63_1_1_y5),
	.C(emflag_cnt_Z[4]),
	.D(emflag_cnt_Z[3]),
	.A(late_flags_pmux_63_1_1_y7),
	.FCI(late_flags_pmux_63_1_1_co1_2)
);
defparam late_flags_pmux_63_1_1_wmux_7.INIT=20'h0EC2C;
// @10:531
  ARI1 late_flags_pmux_63_1_1_wmux_6 (
	.FCO(late_flags_pmux_63_1_1_co1_2),
	.S(late_flags_pmux_63_1_1_wmux_6_S),
	.Y(late_flags_pmux_63_1_1_y7),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_Z[56]),
	.D(late_flags_Z[120]),
	.A(late_flags_pmux_63_1_1_y0_2),
	.FCI(late_flags_pmux_63_1_1_co0_2)
);
defparam late_flags_pmux_63_1_1_wmux_6.INIT=20'h0F588;
// @10:531
  ARI1 late_flags_pmux_63_1_1_wmux_5 (
	.FCO(late_flags_pmux_63_1_1_co0_2),
	.S(late_flags_pmux_63_1_1_wmux_5_S),
	.Y(late_flags_pmux_63_1_1_y0_2),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_Z[24]),
	.D(late_flags_Z[88]),
	.A(emflag_cnt_Z[6]),
	.FCI(late_flags_pmux_63_1_1_co1_1)
);
defparam late_flags_pmux_63_1_1_wmux_5.INIT=20'h0FA44;
// @10:531
  ARI1 late_flags_pmux_63_1_1_wmux_4 (
	.FCO(late_flags_pmux_63_1_1_co1_1),
	.S(late_flags_pmux_63_1_1_wmux_4_S),
	.Y(late_flags_pmux_63_1_1_y5),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_Z[40]),
	.D(late_flags_Z[104]),
	.A(late_flags_pmux_63_1_1_y0_1),
	.FCI(late_flags_pmux_63_1_1_co0_1)
);
defparam late_flags_pmux_63_1_1_wmux_4.INIT=20'h0F588;
// @10:531
  ARI1 late_flags_pmux_63_1_1_wmux_3 (
	.FCO(late_flags_pmux_63_1_1_co0_1),
	.S(late_flags_pmux_63_1_1_wmux_3_S),
	.Y(late_flags_pmux_63_1_1_y0_1),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_Z[8]),
	.D(late_flags_Z[72]),
	.A(emflag_cnt_Z[6]),
	.FCI(late_flags_pmux_63_1_1_co1_0)
);
defparam late_flags_pmux_63_1_1_wmux_3.INIT=20'h0FA44;
// @10:531
  ARI1 late_flags_pmux_63_1_1_wmux_2 (
	.FCO(late_flags_pmux_63_1_1_co1_0),
	.S(late_flags_pmux_63_1_1_wmux_2_S),
	.Y(late_flags_pmux_63_1_1_y3),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_Z[48]),
	.D(late_flags_Z[112]),
	.A(late_flags_pmux_63_1_1_y0_0),
	.FCI(late_flags_pmux_63_1_1_co0_0)
);
defparam late_flags_pmux_63_1_1_wmux_2.INIT=20'h0F588;
// @10:531
  ARI1 late_flags_pmux_63_1_1_wmux_1 (
	.FCO(late_flags_pmux_63_1_1_co0_0),
	.S(late_flags_pmux_63_1_1_wmux_1_S),
	.Y(late_flags_pmux_63_1_1_y0_0),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_Z[16]),
	.D(late_flags_Z[80]),
	.A(emflag_cnt_Z[6]),
	.FCI(late_flags_pmux_63_1_1_co1)
);
defparam late_flags_pmux_63_1_1_wmux_1.INIT=20'h0FA44;
// @10:531
  ARI1 late_flags_pmux_63_1_1_wmux_0 (
	.FCO(late_flags_pmux_63_1_1_co1),
	.S(late_flags_pmux_63_1_1_wmux_0_S),
	.Y(late_flags_pmux_63_1_1_y1),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_Z[32]),
	.D(late_flags_Z[96]),
	.A(late_flags_pmux_63_1_1_y0),
	.FCI(late_flags_pmux_63_1_1_co0)
);
defparam late_flags_pmux_63_1_1_wmux_0.INIT=20'h0F588;
// @10:531
  ARI1 late_flags_pmux_63_1_1_wmux (
	.FCO(late_flags_pmux_63_1_1_co0),
	.S(late_flags_pmux_63_1_1_wmux_S),
	.Y(late_flags_pmux_63_1_1_y0),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_Z[0]),
	.D(late_flags_Z[64]),
	.A(emflag_cnt_Z[6]),
	.FCI(VCC)
);
defparam late_flags_pmux_63_1_1_wmux.INIT=20'h0FA44;
// @10:531
  ARI1 late_flags_pmux_126_1_0_wmux_20 (
	.FCO(late_flags_pmux_126_1_0_co1_9),
	.S(late_flags_pmux_126_1_0_wmux_20_S),
	.Y(late_flags_pmux_126_1_0_0_y21),
	.B(late_flags_pmux_126_1_0_y3_0),
	.C(late_flags_pmux_126_1_0_y1_0),
	.D(emflag_cnt_Z[3]),
	.A(late_flags_pmux_126_1_0_y0_8),
	.FCI(late_flags_pmux_126_1_0_co0_9)
);
defparam late_flags_pmux_126_1_0_wmux_20.INIT=20'h0FA0C;
// @10:531
  ARI1 late_flags_pmux_126_1_0_wmux_19 (
	.FCO(late_flags_pmux_126_1_0_co0_9),
	.S(late_flags_pmux_126_1_0_wmux_19_S),
	.Y(late_flags_pmux_126_1_0_y0_8),
	.B(late_flags_pmux_126_1_0_y5_0),
	.C(emflag_cnt_Z[4]),
	.D(emflag_cnt_Z[3]),
	.A(late_flags_pmux_126_1_0_y7_0),
	.FCI(late_flags_pmux_126_1_0_co1_8)
);
defparam late_flags_pmux_126_1_0_wmux_19.INIT=20'h0EC2C;
// @10:531
  ARI1 late_flags_pmux_126_1_0_wmux_18 (
	.FCO(late_flags_pmux_126_1_0_co1_8),
	.S(late_flags_pmux_126_1_0_wmux_18_S),
	.Y(late_flags_pmux_126_1_0_y7_0),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_Z[63]),
	.D(late_flags_Z[127]),
	.A(late_flags_pmux_126_1_0_y0_7),
	.FCI(late_flags_pmux_126_1_0_co0_8)
);
defparam late_flags_pmux_126_1_0_wmux_18.INIT=20'h0F588;
// @10:531
  ARI1 late_flags_pmux_126_1_0_wmux_17 (
	.FCO(late_flags_pmux_126_1_0_co0_8),
	.S(late_flags_pmux_126_1_0_wmux_17_S),
	.Y(late_flags_pmux_126_1_0_y0_7),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_Z[31]),
	.D(late_flags_Z[95]),
	.A(emflag_cnt_Z[6]),
	.FCI(late_flags_pmux_126_1_0_co1_7)
);
defparam late_flags_pmux_126_1_0_wmux_17.INIT=20'h0FA44;
// @10:531
  ARI1 late_flags_pmux_126_1_0_wmux_16 (
	.FCO(late_flags_pmux_126_1_0_co1_7),
	.S(late_flags_pmux_126_1_0_wmux_16_S),
	.Y(late_flags_pmux_126_1_0_y5_0),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_Z[47]),
	.D(late_flags_Z[111]),
	.A(late_flags_pmux_126_1_0_y0_6),
	.FCI(late_flags_pmux_126_1_0_co0_7)
);
defparam late_flags_pmux_126_1_0_wmux_16.INIT=20'h0F588;
// @10:531
  ARI1 late_flags_pmux_126_1_0_wmux_15 (
	.FCO(late_flags_pmux_126_1_0_co0_7),
	.S(late_flags_pmux_126_1_0_wmux_15_S),
	.Y(late_flags_pmux_126_1_0_y0_6),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_Z[15]),
	.D(late_flags_Z[79]),
	.A(emflag_cnt_Z[6]),
	.FCI(late_flags_pmux_126_1_0_co1_6)
);
defparam late_flags_pmux_126_1_0_wmux_15.INIT=20'h0FA44;
// @10:531
  ARI1 late_flags_pmux_126_1_0_wmux_14 (
	.FCO(late_flags_pmux_126_1_0_co1_6),
	.S(late_flags_pmux_126_1_0_wmux_14_S),
	.Y(late_flags_pmux_126_1_0_y3_0),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_Z[55]),
	.D(late_flags_Z[119]),
	.A(late_flags_pmux_126_1_0_y0_5),
	.FCI(late_flags_pmux_126_1_0_co0_6)
);
defparam late_flags_pmux_126_1_0_wmux_14.INIT=20'h0F588;
// @10:531
  ARI1 late_flags_pmux_126_1_0_wmux_13 (
	.FCO(late_flags_pmux_126_1_0_co0_6),
	.S(late_flags_pmux_126_1_0_wmux_13_S),
	.Y(late_flags_pmux_126_1_0_y0_5),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_Z[23]),
	.D(late_flags_Z[87]),
	.A(emflag_cnt_Z[6]),
	.FCI(late_flags_pmux_126_1_0_co1_5)
);
defparam late_flags_pmux_126_1_0_wmux_13.INIT=20'h0FA44;
// @10:531
  ARI1 late_flags_pmux_126_1_0_wmux_12 (
	.FCO(late_flags_pmux_126_1_0_co1_5),
	.S(late_flags_pmux_126_1_0_wmux_12_S),
	.Y(late_flags_pmux_126_1_0_y1_0),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_Z[39]),
	.D(late_flags_Z[103]),
	.A(late_flags_pmux_126_1_0_y0_4),
	.FCI(late_flags_pmux_126_1_0_co0_5)
);
defparam late_flags_pmux_126_1_0_wmux_12.INIT=20'h0F588;
// @10:531
  ARI1 late_flags_pmux_126_1_0_wmux_11 (
	.FCO(late_flags_pmux_126_1_0_co0_5),
	.S(late_flags_pmux_126_1_0_wmux_11_S),
	.Y(late_flags_pmux_126_1_0_y0_4),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_Z[7]),
	.D(late_flags_Z[71]),
	.A(emflag_cnt_Z[6]),
	.FCI(late_flags_pmux_126_1_0_co1_4)
);
defparam late_flags_pmux_126_1_0_wmux_11.INIT=20'h0FA44;
// @10:531
  ARI1 late_flags_pmux_126_1_0_wmux_10 (
	.FCO(late_flags_pmux_126_1_0_co1_4),
	.S(late_flags_pmux_126_1_0_wmux_10_S),
	.Y(late_flags_pmux_126_1_0_wmux_10_Y),
	.B(late_flags_pmux_126_1_0_0_y9),
	.C(emflag_cnt_Z[2]),
	.D(VCC),
	.A(late_flags_pmux_126_1_0_0_y21),
	.FCI(late_flags_pmux_126_1_0_co0_4)
);
defparam late_flags_pmux_126_1_0_wmux_10.INIT=20'h0EC2C;
// @10:531
  ARI1 late_flags_pmux_126_1_0_wmux_9 (
	.FCO(late_flags_pmux_126_1_0_co0_4),
	.S(late_flags_pmux_126_1_0_wmux_9_S),
	.Y(late_flags_pmux_126_1_0_wmux_9_Y),
	.B(VCC),
	.C(emflag_cnt_Z[2]),
	.D(VCC),
	.A(VCC),
	.FCI(late_flags_pmux_126_1_0_co1_3)
);
defparam late_flags_pmux_126_1_0_wmux_9.INIT=20'h0EC2C;
// @10:531
  ARI1 late_flags_pmux_126_1_0_wmux_8 (
	.FCO(late_flags_pmux_126_1_0_co1_3),
	.S(late_flags_pmux_126_1_0_wmux_8_S),
	.Y(late_flags_pmux_126_1_0_0_y9),
	.B(late_flags_pmux_126_1_0_0_y3),
	.C(late_flags_pmux_126_1_0_0_y1),
	.D(emflag_cnt_Z[3]),
	.A(late_flags_pmux_126_1_0_y0_3),
	.FCI(late_flags_pmux_126_1_0_co0_3)
);
defparam late_flags_pmux_126_1_0_wmux_8.INIT=20'h0FA0C;
// @10:531
  ARI1 late_flags_pmux_126_1_0_wmux_7 (
	.FCO(late_flags_pmux_126_1_0_co0_3),
	.S(late_flags_pmux_126_1_0_wmux_7_S),
	.Y(late_flags_pmux_126_1_0_y0_3),
	.B(late_flags_pmux_126_1_0_0_y5),
	.C(emflag_cnt_Z[4]),
	.D(emflag_cnt_Z[3]),
	.A(late_flags_pmux_126_1_0_0_y7),
	.FCI(late_flags_pmux_126_1_0_co1_2)
);
defparam late_flags_pmux_126_1_0_wmux_7.INIT=20'h0EC2C;
// @10:531
  ARI1 late_flags_pmux_126_1_0_wmux_6 (
	.FCO(late_flags_pmux_126_1_0_co1_2),
	.S(late_flags_pmux_126_1_0_wmux_6_S),
	.Y(late_flags_pmux_126_1_0_0_y7),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_Z[59]),
	.D(late_flags_Z[123]),
	.A(late_flags_pmux_126_1_0_y0_2),
	.FCI(late_flags_pmux_126_1_0_co0_2)
);
defparam late_flags_pmux_126_1_0_wmux_6.INIT=20'h0F588;
// @10:531
  ARI1 late_flags_pmux_126_1_0_wmux_5 (
	.FCO(late_flags_pmux_126_1_0_co0_2),
	.S(late_flags_pmux_126_1_0_wmux_5_S),
	.Y(late_flags_pmux_126_1_0_y0_2),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_Z[27]),
	.D(late_flags_Z[91]),
	.A(emflag_cnt_Z[6]),
	.FCI(late_flags_pmux_126_1_0_co1_1)
);
defparam late_flags_pmux_126_1_0_wmux_5.INIT=20'h0FA44;
// @10:531
  ARI1 late_flags_pmux_126_1_0_wmux_4 (
	.FCO(late_flags_pmux_126_1_0_co1_1),
	.S(late_flags_pmux_126_1_0_wmux_4_S),
	.Y(late_flags_pmux_126_1_0_0_y5),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_Z[43]),
	.D(late_flags_Z[107]),
	.A(late_flags_pmux_126_1_0_y0_1),
	.FCI(late_flags_pmux_126_1_0_co0_1)
);
defparam late_flags_pmux_126_1_0_wmux_4.INIT=20'h0F588;
// @10:531
  ARI1 late_flags_pmux_126_1_0_wmux_3 (
	.FCO(late_flags_pmux_126_1_0_co0_1),
	.S(late_flags_pmux_126_1_0_wmux_3_S),
	.Y(late_flags_pmux_126_1_0_y0_1),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_Z[11]),
	.D(late_flags_Z[75]),
	.A(emflag_cnt_Z[6]),
	.FCI(late_flags_pmux_126_1_0_co1_0)
);
defparam late_flags_pmux_126_1_0_wmux_3.INIT=20'h0FA44;
// @10:531
  ARI1 late_flags_pmux_126_1_0_wmux_2 (
	.FCO(late_flags_pmux_126_1_0_co1_0),
	.S(late_flags_pmux_126_1_0_wmux_2_S),
	.Y(late_flags_pmux_126_1_0_0_y3),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_Z[51]),
	.D(late_flags_Z[115]),
	.A(late_flags_pmux_126_1_0_y0_0),
	.FCI(late_flags_pmux_126_1_0_co0_0)
);
defparam late_flags_pmux_126_1_0_wmux_2.INIT=20'h0F588;
// @10:531
  ARI1 late_flags_pmux_126_1_0_wmux_1 (
	.FCO(late_flags_pmux_126_1_0_co0_0),
	.S(late_flags_pmux_126_1_0_wmux_1_S),
	.Y(late_flags_pmux_126_1_0_y0_0),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_Z[19]),
	.D(late_flags_Z[83]),
	.A(emflag_cnt_Z[6]),
	.FCI(late_flags_pmux_126_1_0_0_co1)
);
defparam late_flags_pmux_126_1_0_wmux_1.INIT=20'h0FA44;
// @10:531
  ARI1 late_flags_pmux_126_1_0_wmux_0 (
	.FCO(late_flags_pmux_126_1_0_0_co1),
	.S(late_flags_pmux_126_1_0_wmux_0_S),
	.Y(late_flags_pmux_126_1_0_0_y1),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_Z[35]),
	.D(late_flags_Z[99]),
	.A(late_flags_pmux_126_1_0_0_y0),
	.FCI(late_flags_pmux_126_1_0_0_co0)
);
defparam late_flags_pmux_126_1_0_wmux_0.INIT=20'h0F588;
// @10:531
  ARI1 late_flags_pmux_126_1_0_0_wmux (
	.FCO(late_flags_pmux_126_1_0_0_co0),
	.S(late_flags_pmux_126_1_0_0_wmux_S),
	.Y(late_flags_pmux_126_1_0_0_y0),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_Z[3]),
	.D(late_flags_Z[67]),
	.A(emflag_cnt_Z[6]),
	.FCI(VCC)
);
defparam late_flags_pmux_126_1_0_0_wmux.INIT=20'h0FA44;
// @10:145
  CFG4 \tapcnt_final_13[6]  (
	.A(tapcnt_final_Z[6]),
	.B(un1_bitalign_curr_state_12_Z),
	.C(un1_restart_trng_fg_10_sn),
	.D(tapcnt_final_13_m1[6]),
	.Y(tapcnt_final_13_Z[6])
);
defparam \tapcnt_final_13[6] .INIT=16'h0B08;
// @10:145
  CFG4 \tapcnt_final_13[5]  (
	.A(tapcnt_final_Z[5]),
	.B(un1_bitalign_curr_state_12_Z),
	.C(un1_restart_trng_fg_10_sn),
	.D(tapcnt_final_13_m1[5]),
	.Y(tapcnt_final_13_Z[5])
);
defparam \tapcnt_final_13[5] .INIT=16'h0B08;
// @10:145
  CFG4 \tapcnt_final_13[4]  (
	.A(tapcnt_final_Z[4]),
	.B(un1_bitalign_curr_state_12_Z),
	.C(un1_restart_trng_fg_10_sn),
	.D(tapcnt_final_13_m1[4]),
	.Y(tapcnt_final_13_Z[4])
);
defparam \tapcnt_final_13[4] .INIT=16'h0B08;
// @10:145
  CFG4 \tapcnt_final_13[3]  (
	.A(tapcnt_final_Z[3]),
	.B(un1_bitalign_curr_state_12_Z),
	.C(un1_restart_trng_fg_10_sn),
	.D(tapcnt_final_13_m1[3]),
	.Y(tapcnt_final_13_Z[3])
);
defparam \tapcnt_final_13[3] .INIT=16'h0B08;
// @10:145
  CFG4 \tapcnt_final_13[2]  (
	.A(tapcnt_final_Z[2]),
	.B(un1_bitalign_curr_state_12_Z),
	.C(un1_restart_trng_fg_10_sn),
	.D(tapcnt_final_13_m1[2]),
	.Y(tapcnt_final_13_Z[2])
);
defparam \tapcnt_final_13[2] .INIT=16'h0B08;
// @10:145
  CFG4 \tapcnt_final_13[1]  (
	.A(tapcnt_final_Z[1]),
	.B(un1_bitalign_curr_state_12_Z),
	.C(un1_restart_trng_fg_10_sn),
	.D(tapcnt_final_13_m1[1]),
	.Y(tapcnt_final_13_Z[1])
);
defparam \tapcnt_final_13[1] .INIT=16'h0B08;
// @10:887
  CFG4 bitalign_curr_state_1_sqmuxa_7_0_a2_0 (
	.A(bitalign_curr_state12_Z),
	.B(bitalign_curr_state148_Z),
	.C(BIT_ALGN_ERR_0_c),
	.D(retrain_reg_Z[2]),
	.Y(N_100)
);
defparam bitalign_curr_state_1_sqmuxa_7_0_a2_0.INIT=16'h0400;
// @10:243
  CFG3 un1_tap_cnt_0_sqmuxa_1 (
	.A(bitalign_curr_state12_Z),
	.B(bitalign_curr_state148_Z),
	.C(bitalign_curr_state_1_sqmuxa_4_Z),
	.Y(un1_tap_cnt_0_sqmuxa_6_0)
);
defparam un1_tap_cnt_0_sqmuxa_1.INIT=8'hF8;
// @10:243
  CFG4 un1_bitalign_curr_state148_9_0 (
	.A(bitalign_curr_state154_Z),
	.B(bitalign_curr_state164_Z),
	.C(bitalign_curr_state41_Z),
	.D(calc_done_0_sqmuxa_Z),
	.Y(un1_bitalign_curr_state148_9_0_Z)
);
defparam un1_bitalign_curr_state148_9_0.INIT=16'h0CAE;
// @10:670
  CFG4 calc_done27 (
	.A(un34),
	.B(un16_tapcnt_final_cry_7_Z),
	.C(calc_done25_Z),
	.D(un1_noearly_nolate_diff_start_valid_Z),
	.Y(calc_done27_Z)
);
defparam calc_done27.INIT=16'h0D00;
// @10:243
  CFG4 un1_early_last_set_1_sqmuxa_1_1_tz (
	.A(bitalign_curr_state160_Z),
	.B(early_cur_set_Z),
	.C(emflag_cnt_0_sqmuxa),
	.D(bitalign_curr_state159_Z),
	.Y(un1_early_last_set_1_sqmuxa_1_1_tz_Z)
);
defparam un1_early_last_set_1_sqmuxa_1_1_tz.INIT=16'hFFF8;
// @10:670
  CFG4 tapcnt_final_3_sqmuxa (
	.A(bitalign_curr_state162_Z),
	.B(un1_calc_done25_5_Z),
	.C(tapcnt_final27),
	.D(un1_early_late_diff_valid_Z),
	.Y(tapcnt_final_3_sqmuxa_Z)
);
defparam tapcnt_final_3_sqmuxa.INIT=16'h2000;
// @10:420
  CFG4 un10_early_flags_118 (
	.A(tap_cnt_Z[3]),
	.B(un10_early_flags_1_Z[6]),
	.C(un10_early_flags_1_Z[64]),
	.D(un10_early_flags_1_Z[48]),
	.Y(un10_early_flags[118])
);
defparam un10_early_flags_118.INIT=16'h4000;
// @10:420
  CFG4 un10_early_flags_54 (
	.A(tap_cnt_Z[6]),
	.B(un10_early_flags_2_Z[6]),
	.C(un10_early_flags_1_Z[6]),
	.D(un10_early_flags_1_Z[48]),
	.Y(un10_early_flags[54])
);
defparam un10_early_flags_54.INIT=16'h4000;
// @10:420
  CFG3 un10_early_flags_45 (
	.A(un10_early_flags_2_0[44]),
	.B(un10_early_flags_1_Z[40]),
	.C(un10_early_flags_1_Z[5]),
	.Y(un10_early_flags[45])
);
defparam un10_early_flags_45.INIT=8'h80;
// @10:420
  CFG4 un10_early_flags_109 (
	.A(un10_early_flags_2_Z[69]),
	.B(tap_cnt_Z[4]),
	.C(un10_early_flags_1_Z[5]),
	.D(un10_early_flags_1_Z[40]),
	.Y(un10_early_flags[109])
);
defparam un10_early_flags_109.INIT=16'h2000;
// @10:420
  CFG4 un10_early_flags_110 (
	.A(un10_early_flags_1_Z[6]),
	.B(un10_early_flags_1_Z[64]),
	.C(tap_cnt_Z[4]),
	.D(un10_early_flags_1_Z[40]),
	.Y(un10_early_flags[110])
);
defparam un10_early_flags_110.INIT=16'h0800;
// @10:420
  CFG4 un10_early_flags_46 (
	.A(un10_early_flags_3_Z[46]),
	.B(tap_cnt_Z[6]),
	.C(un10_early_flags_1_Z[6]),
	.D(un10_early_flags_1_Z[40]),
	.Y(un10_early_flags[46])
);
defparam un10_early_flags_46.INIT=16'h2000;
// @10:420
  CFG3 un10_early_flags_15 (
	.A(un10_early_flags_2_0[0]),
	.B(un10_early_flags_1_Z[3]),
	.C(un10_early_flags_1_Z[12]),
	.Y(un10_early_flags[15])
);
defparam un10_early_flags_15.INIT=8'h80;
// @10:420
  CFG4 un10_early_flags_127 (
	.A(un10_early_flags_1_Z[48]),
	.B(un10_early_flags_1_Z[3]),
	.C(tap_cnt_Z[6]),
	.D(un10_early_flags_1_Z[12]),
	.Y(un10_early_flags[127])
);
defparam un10_early_flags_127.INIT=16'h8000;
// @10:420
  CFG4 un10_early_flags_111 (
	.A(un10_early_flags_1_Z[96]),
	.B(un10_early_flags_1_Z[3]),
	.C(tap_cnt_Z[4]),
	.D(un10_early_flags_1_Z[12]),
	.Y(un10_early_flags[111])
);
defparam un10_early_flags_111.INIT=16'h0800;
// @10:420
  CFG4 un10_early_flags_95 (
	.A(un10_early_flags_1_Z[80]),
	.B(tap_cnt_Z[5]),
	.C(un10_early_flags_1_Z[3]),
	.D(un10_early_flags_1_Z[12]),
	.Y(un10_early_flags[95])
);
defparam un10_early_flags_95.INIT=16'h2000;
// @10:420
  CFG4 un10_early_flags_63 (
	.A(un10_early_flags_1_Z[48]),
	.B(un10_early_flags_1_Z[3]),
	.C(tap_cnt_Z[6]),
	.D(un10_early_flags_1_Z[12]),
	.Y(un10_early_flags[63])
);
defparam un10_early_flags_63.INIT=16'h0800;
// @10:420
  CFG4 un10_early_flags_47 (
	.A(un10_early_flags_47_0_Z),
	.B(tap_cnt_Z[4]),
	.C(un10_early_flags_1_Z[3]),
	.D(un10_early_flags_1_Z[12]),
	.Y(un10_early_flags[47])
);
defparam un10_early_flags_47.INIT=16'h2000;
// @10:420
  CFG4 un10_early_flags_31 (
	.A(un10_early_flags_30_0_Z),
	.B(tap_cnt_Z[4]),
	.C(un10_early_flags_1_Z[3]),
	.D(un10_early_flags_1_Z[12]),
	.Y(un10_early_flags[31])
);
defparam un10_early_flags_31.INIT=16'h8000;
// @10:420
  CFG4 un10_early_flags_122 (
	.A(tap_cnt_Z[2]),
	.B(un10_early_flags_1_Z[10]),
	.C(un10_early_flags_1_Z[64]),
	.D(un10_early_flags_1_Z[48]),
	.Y(un10_early_flags[122])
);
defparam un10_early_flags_122.INIT=16'h4000;
// @10:420
  CFG4 un10_early_flags_58 (
	.A(tap_cnt_Z[6]),
	.B(un10_early_flags_1_Z[10]),
	.C(un10_early_flags_2_Z[10]),
	.D(un10_early_flags_1_Z[48]),
	.Y(un10_early_flags[58])
);
defparam un10_early_flags_58.INIT=16'h4000;
// @10:145
  CFG4 \bitalign_curr_state_34_4_0_.m93  (
	.A(early_flags_dec[127]),
	.B(N_20),
	.C(late_last_set15_Z),
	.D(bitalign_curr_state_Z[0]),
	.Y(N_94)
);
defparam \bitalign_curr_state_34_4_0_.m93 .INIT=16'h5504;
// @10:145
  CFG3 \bitalign_curr_state_34_4_0_.m59  (
	.A(early_flags_dec[127]),
	.B(late_flags_pmux),
	.C(early_flags_pmux),
	.Y(N_60_0)
);
defparam \bitalign_curr_state_34_4_0_.m59 .INIT=8'h51;
// @10:243
  CFG3 mv_dn_fg_0_sqmuxa_i_a2_0 (
	.A(retrain_reg_Z[2]),
	.B(bitalign_curr_state148_Z),
	.C(BIT_ALGN_ERR_0_c),
	.Y(N_98)
);
defparam mv_dn_fg_0_sqmuxa_i_a2_0.INIT=8'h08;
// @10:248
  CFG4 bitalign_curr_state148 (
	.A(bitalign_curr_state_Z[1]),
	.B(bitalign_curr_state_Z[3]),
	.C(bitalign_curr_state148_2_Z),
	.D(bitalign_curr_state_Z[0]),
	.Y(bitalign_curr_state148_Z)
);
defparam bitalign_curr_state148.INIT=16'h0010;
// @10:145
  CFG4 \bitalign_curr_state_34_4_0_.m41  (
	.A(N_40),
	.B(m40_1_1),
	.C(bitalign_curr_state_Z[3]),
	.D(restart_trng_fg_i),
	.Y(bitalign_curr_state_34[0])
);
defparam \bitalign_curr_state_34_4_0_.m41 .INIT=16'h00AC;
// @10:144
  CFG4 early_last_set_0_sqmuxa_i (
	.A(un1_restart_trng_fg_10_sn_1),
	.B(early_last_set_1_sqmuxa_1_3_Z),
	.C(early_val_0_sqmuxa_1_0_Z),
	.D(tap_cnt_0_sqmuxa_1_Z),
	.Y(early_last_set_0_sqmuxa_i_Z)
);
defparam early_last_set_0_sqmuxa_i.INIT=16'hFFFE;
// @10:145
  CFG4 \bitalign_curr_state_34_4_0_.m101  (
	.A(bitalign_curr_state_Z[4]),
	.B(bitalign_curr_state_Z[3]),
	.C(N_100_0),
	.D(m101_1_1),
	.Y(N_102)
);
defparam \bitalign_curr_state_34_4_0_.m101 .INIT=16'h4073;
// @10:145
  CFG4 \bitalign_curr_state_34_4_0_.m101_1_1  (
	.A(bitalign_curr_state161_2_Z),
	.B(bitalign_curr_state_Z[4]),
	.C(N_94),
	.D(N_92),
	.Y(m101_1_1)
);
defparam \bitalign_curr_state_34_4_0_.m101_1_1 .INIT=16'h4C7F;
// @10:145
  CFG4 \bitalign_curr_state_34_4_0_.m91  (
	.A(bitalign_curr_state_Z[2]),
	.B(m91_1),
	.C(N_116_mux),
	.D(m91_1_0),
	.Y(N_92)
);
defparam \bitalign_curr_state_34_4_0_.m91 .INIT=16'hDDEC;
// @10:145
  CFG4 \bitalign_curr_state_34_4_0_.m91_1  (
	.A(bitalign_curr_state_Z[2]),
	.B(bitalign_curr_state_Z[1]),
	.C(un1_retrain_adj_tap_i),
	.D(N_69),
	.Y(m91_1_0)
);
defparam \bitalign_curr_state_34_4_0_.m91_1 .INIT=16'h2232;
// @10:145
  CFG3 \bitalign_curr_state_34_4_0_.m82  (
	.A(bitalign_curr_state_Z[0]),
	.B(m82_1_0),
	.C(m82_1_1),
	.Y(N_83)
);
defparam \bitalign_curr_state_34_4_0_.m82 .INIT=8'h1B;
// @10:145
  CFG4 \bitalign_curr_state_34_4_0_.m82_1_1  (
	.A(bitalign_curr_state_Z[1]),
	.B(early_flags_dec[127]),
	.C(bitalign_curr_state89_Z),
	.D(N_63),
	.Y(m82_1_1)
);
defparam \bitalign_curr_state_34_4_0_.m82_1_1 .INIT=16'h10BA;
// @10:145
  CFG4 \bitalign_curr_state_34_4_0_.m82_1_0  (
	.A(BIT_ALGN_ERR_0_c),
	.B(sig_rx_BIT_ALGN_CLR_FLGS14_Z),
	.C(N_63),
	.D(bitalign_curr_state_Z[1]),
	.Y(m82_1_0)
);
defparam \bitalign_curr_state_34_4_0_.m82_1_0 .INIT=16'h0FEE;
// @10:145
  CFG4 \bitalign_curr_state_34_4_0_.m64  (
	.A(bitalign_curr_state_Z[2]),
	.B(bitalign_curr_state_Z[1]),
	.C(m64_1_1),
	.D(N_63),
	.Y(N_65)
);
defparam \bitalign_curr_state_34_4_0_.m64 .INIT=16'hCA42;
// @10:145
  CFG4 \bitalign_curr_state_34_4_0_.m64_1_1  (
	.A(bitalign_curr_state41_Z),
	.B(N_60_0),
	.C(bitalign_curr_state_Z[1]),
	.D(bitalign_curr_state_Z[0]),
	.Y(m64_1_1)
);
defparam \bitalign_curr_state_34_4_0_.m64_1_1 .INIT=16'h53FF;
// @10:145
  CFG4 \bitalign_curr_state_34_4_0_.m23  (
	.A(N_117_mux_1),
	.B(bitalign_curr_state_Z[1]),
	.C(m23_1_2),
	.D(early_flags_dec[127]),
	.Y(N_124_mux)
);
defparam \bitalign_curr_state_34_4_0_.m23 .INIT=16'h331B;
// @10:145
  CFG3 \bitalign_curr_state_34_4_0_.m23_1_2  (
	.A(late_last_set15_Z),
	.B(late_flags_pmux),
	.C(N_20),
	.Y(m23_1_2)
);
defparam \bitalign_curr_state_34_4_0_.m23_1_2 .INIT=8'h27;
// @10:145
  CFG4 \tapcnt_final_13_RNO_0[6]  (
	.A(tapcnt_final_3_sqmuxa_Z),
	.B(late_val_Z[6]),
	.C(un1_no_early_no_late_val_end1_1_1_Z[6]),
	.D(un1_no_early_no_late_val_st1_1_1[6]),
	.Y(tapcnt_final_13_m1_axb_6_1)
);
defparam \tapcnt_final_13_RNO_0[6] .INIT=16'h2772;
// @10:145
  CFG3 \bitalign_curr_state_34_4_0_.m37  (
	.A(m37_1_1),
	.B(m37),
	.C(early_flags_dec[127]),
	.Y(i12_mux_0)
);
defparam \bitalign_curr_state_34_4_0_.m37 .INIT=8'hCD;
// @10:145
  CFG4 \bitalign_curr_state_34_4_0_.m37_1_1  (
	.A(bitalign_curr_state_Z[1]),
	.B(bitalign_curr_state_Z[0]),
	.C(early_flags_pmux),
	.D(N_35),
	.Y(m37_1_1)
);
defparam \bitalign_curr_state_34_4_0_.m37_1_1 .INIT=16'h71F9;
// @10:145
  CFG4 \bitalign_curr_state_34_4_0_.m7  (
	.A(m7_1_1),
	.B(bitalign_curr_state12_Z),
	.C(bitalign_curr_state_Z[1]),
	.D(bitalign_curr_state_Z[0]),
	.Y(N_8)
);
defparam \bitalign_curr_state_34_4_0_.m7 .INIT=16'hA0A3;
// @10:145
  CFG4 \bitalign_curr_state_34_4_0_.m7_1_0  (
	.A(BIT_ALGN_OOR_c),
	.B(bitalign_curr_state_Z[0]),
	.C(bitalign_curr_state41_Z),
	.D(sig_rx_BIT_ALGN_CLR_FLGS14_Z),
	.Y(m7_1_1)
);
defparam \bitalign_curr_state_34_4_0_.m7_1_0 .INIT=16'h4073;
// @10:145
  CFG3 \early_val_RNI6O2D1[1]  (
	.A(early_val_Z[1]),
	.B(tapcnt_final_3_sqmuxa_Z),
	.C(un1_no_early_no_late_val_st1_1_1[1]),
	.Y(early_val_RNI6O2D1_Z[1])
);
defparam \early_val_RNI6O2D1[1] .INIT=8'h8B;
// @10:145
  CFG3 \no_early_no_late_val_st1_RNIR4921[1]  (
	.A(no_early_no_late_val_st1_Z[1]),
	.B(tapcnt_final_2_sqmuxa_Z),
	.C(no_early_no_late_val_st2_Z[1]),
	.Y(un1_no_early_no_late_val_st1_1_1[1])
);
defparam \no_early_no_late_val_st1_RNIR4921[1] .INIT=8'h1D;
// @10:145
  CFG3 \un1_no_early_no_late_val_end1_1_1_RNIJGIR[1]  (
	.A(late_val_Z[1]),
	.B(tapcnt_final_3_sqmuxa_Z),
	.C(un1_no_early_no_late_val_end1_1_1_Z[1]),
	.Y(un1_no_early_no_late_val_end1_1_1_RNIJGIR_Z[1])
);
defparam \un1_no_early_no_late_val_end1_1_1_RNIJGIR[1] .INIT=8'h8B;
// @10:145
  CFG3 \un1_no_early_no_late_val_end1_1_1[1]  (
	.A(no_early_no_late_val_end1_Z[1]),
	.B(tapcnt_final_2_sqmuxa_Z),
	.C(no_early_no_late_val_end2_Z[1]),
	.Y(un1_no_early_no_late_val_end1_1_1_Z[1])
);
defparam \un1_no_early_no_late_val_end1_1_1[1] .INIT=8'h1D;
// @10:145
  CFG3 \un1_no_early_no_late_val_end1_1_1_RNIROIR[5]  (
	.A(late_val_Z[5]),
	.B(tapcnt_final_3_sqmuxa_Z),
	.C(un1_no_early_no_late_val_end1_1_1_Z[5]),
	.Y(un1_no_early_no_late_val_end1_1_1_RNIROIR_Z[5])
);
defparam \un1_no_early_no_late_val_end1_1_1_RNIROIR[5] .INIT=8'h8B;
// @10:145
  CFG3 \un1_no_early_no_late_val_end1_1_1[5]  (
	.A(no_early_no_late_val_end1_Z[5]),
	.B(tapcnt_final_2_sqmuxa_Z),
	.C(no_early_no_late_val_end2_Z[5]),
	.Y(un1_no_early_no_late_val_end1_1_1_Z[5])
);
defparam \un1_no_early_no_late_val_end1_1_1[5] .INIT=8'h1D;
// @10:145
  CFG3 \un1_no_early_no_late_val_end1_1_1_RNIPMIR[4]  (
	.A(late_val_Z[4]),
	.B(tapcnt_final_3_sqmuxa_Z),
	.C(un1_no_early_no_late_val_end1_1_1_Z[4]),
	.Y(un1_no_early_no_late_val_end1_1_1_RNIPMIR_Z[4])
);
defparam \un1_no_early_no_late_val_end1_1_1_RNIPMIR[4] .INIT=8'h8B;
// @10:145
  CFG3 \un1_no_early_no_late_val_end1_1_1[4]  (
	.A(no_early_no_late_val_end1_Z[4]),
	.B(tapcnt_final_2_sqmuxa_Z),
	.C(no_early_no_late_val_end2_Z[4]),
	.Y(un1_no_early_no_late_val_end1_1_1_Z[4])
);
defparam \un1_no_early_no_late_val_end1_1_1[4] .INIT=8'h1D;
// @10:145
  CFG3 \early_val_RNI3L2D1[0]  (
	.A(early_val_Z[0]),
	.B(tapcnt_final_3_sqmuxa_Z),
	.C(un1_no_early_no_late_val_st1_1_1[0]),
	.Y(early_val_RNI3L2D1_Z[0])
);
defparam \early_val_RNI3L2D1[0] .INIT=8'h8B;
// @10:145
  CFG3 \no_early_no_late_val_st1_RNIP2921[0]  (
	.A(no_early_no_late_val_st1_Z[0]),
	.B(tapcnt_final_2_sqmuxa_Z),
	.C(no_early_no_late_val_st2_Z[0]),
	.Y(un1_no_early_no_late_val_st1_1_1[0])
);
defparam \no_early_no_late_val_st1_RNIP2921[0] .INIT=8'h1D;
// @10:145
  CFG3 \early_val_RNICU2D1[3]  (
	.A(early_val_Z[3]),
	.B(tapcnt_final_3_sqmuxa_Z),
	.C(un1_no_early_no_late_val_st1_1_1[3]),
	.Y(early_val_RNICU2D1_Z[3])
);
defparam \early_val_RNICU2D1[3] .INIT=8'h8B;
// @10:145
  CFG3 \no_early_no_late_val_st1_RNIV8921[3]  (
	.A(no_early_no_late_val_st1_Z[3]),
	.B(tapcnt_final_2_sqmuxa_Z),
	.C(no_early_no_late_val_st2_Z[3]),
	.Y(un1_no_early_no_late_val_st1_1_1[3])
);
defparam \no_early_no_late_val_st1_RNIV8921[3] .INIT=8'h1D;
// @10:145
  CFG3 \un1_no_early_no_late_val_end1_1_1_RNILIIR[2]  (
	.A(late_val_Z[2]),
	.B(tapcnt_final_3_sqmuxa_Z),
	.C(un1_no_early_no_late_val_end1_1_1_Z[2]),
	.Y(un1_no_early_no_late_val_end1_1_1_RNILIIR_Z[2])
);
defparam \un1_no_early_no_late_val_end1_1_1_RNILIIR[2] .INIT=8'h8B;
// @10:145
  CFG3 \un1_no_early_no_late_val_end1_1_1[2]  (
	.A(no_early_no_late_val_end1_Z[2]),
	.B(tapcnt_final_2_sqmuxa_Z),
	.C(no_early_no_late_val_end2_Z[2]),
	.Y(un1_no_early_no_late_val_end1_1_1_Z[2])
);
defparam \un1_no_early_no_late_val_end1_1_1[2] .INIT=8'h1D;
// @10:145
  CFG3 \un1_no_early_no_late_val_end1_1_1_RNINKIR[3]  (
	.A(late_val_Z[3]),
	.B(tapcnt_final_3_sqmuxa_Z),
	.C(un1_no_early_no_late_val_end1_1_1_Z[3]),
	.Y(un1_no_early_no_late_val_end1_1_1_RNINKIR_Z[3])
);
defparam \un1_no_early_no_late_val_end1_1_1_RNINKIR[3] .INIT=8'h8B;
// @10:145
  CFG3 \un1_no_early_no_late_val_end1_1_1[3]  (
	.A(no_early_no_late_val_end1_Z[3]),
	.B(tapcnt_final_2_sqmuxa_Z),
	.C(no_early_no_late_val_end2_Z[3]),
	.Y(un1_no_early_no_late_val_end1_1_1_Z[3])
);
defparam \un1_no_early_no_late_val_end1_1_1[3] .INIT=8'h1D;
// @10:145
  CFG3 \tapcnt_final_13_RNO_1[6]  (
	.A(no_early_no_late_val_st1_Z[6]),
	.B(tapcnt_final_2_sqmuxa_Z),
	.C(no_early_no_late_val_st2_Z[6]),
	.Y(un1_no_early_no_late_val_st1_1_1[6])
);
defparam \tapcnt_final_13_RNO_1[6] .INIT=8'h1D;
// @10:145
  CFG3 \un1_no_early_no_late_val_end1_1_1_RNIHEIR[0]  (
	.A(late_val_Z[0]),
	.B(tapcnt_final_3_sqmuxa_Z),
	.C(un1_no_early_no_late_val_end1_1_1_Z[0]),
	.Y(un1_no_early_no_late_val_end1_1_1_RNIHEIR_Z[0])
);
defparam \un1_no_early_no_late_val_end1_1_1_RNIHEIR[0] .INIT=8'h8B;
// @10:145
  CFG3 \un1_no_early_no_late_val_end1_1_1[0]  (
	.A(no_early_no_late_val_end1_Z[0]),
	.B(tapcnt_final_2_sqmuxa_Z),
	.C(no_early_no_late_val_end2_Z[0]),
	.Y(un1_no_early_no_late_val_end1_1_1_Z[0])
);
defparam \un1_no_early_no_late_val_end1_1_1[0] .INIT=8'h1D;
// @10:145
  CFG3 \un1_no_early_no_late_val_end1_1_1[6]  (
	.A(no_early_no_late_val_end1_Z[6]),
	.B(tapcnt_final_2_sqmuxa_Z),
	.C(no_early_no_late_val_end2_Z[6]),
	.Y(un1_no_early_no_late_val_end1_1_1_Z[6])
);
defparam \un1_no_early_no_late_val_end1_1_1[6] .INIT=8'h1D;
// @10:145
  CFG3 \early_val_RNII43D1[5]  (
	.A(early_val_Z[5]),
	.B(tapcnt_final_3_sqmuxa_Z),
	.C(un1_no_early_no_late_val_st1_1_1[5]),
	.Y(early_val_RNII43D1_Z[5])
);
defparam \early_val_RNII43D1[5] .INIT=8'h8B;
// @10:145
  CFG3 \no_early_no_late_val_st1_RNI3D921[5]  (
	.A(no_early_no_late_val_st1_Z[5]),
	.B(tapcnt_final_2_sqmuxa_Z),
	.C(no_early_no_late_val_st2_Z[5]),
	.Y(un1_no_early_no_late_val_st1_1_1[5])
);
defparam \no_early_no_late_val_st1_RNI3D921[5] .INIT=8'h1D;
// @10:145
  CFG3 \early_val_RNI9R2D1[2]  (
	.A(early_val_Z[2]),
	.B(tapcnt_final_3_sqmuxa_Z),
	.C(un1_no_early_no_late_val_st1_1_1[2]),
	.Y(early_val_RNI9R2D1_Z[2])
);
defparam \early_val_RNI9R2D1[2] .INIT=8'h8B;
// @10:145
  CFG3 \no_early_no_late_val_st1_RNIT6921[2]  (
	.A(no_early_no_late_val_st1_Z[2]),
	.B(tapcnt_final_2_sqmuxa_Z),
	.C(no_early_no_late_val_st2_Z[2]),
	.Y(un1_no_early_no_late_val_st1_1_1[2])
);
defparam \no_early_no_late_val_st1_RNIT6921[2] .INIT=8'h1D;
// @10:145
  CFG3 \early_val_RNIF13D1[4]  (
	.A(early_val_Z[4]),
	.B(tapcnt_final_3_sqmuxa_Z),
	.C(un1_no_early_no_late_val_st1_1_1[4]),
	.Y(early_val_RNIF13D1_Z[4])
);
defparam \early_val_RNIF13D1[4] .INIT=8'h8B;
// @10:145
  CFG3 \no_early_no_late_val_st1_RNI1B921[4]  (
	.A(no_early_no_late_val_st1_Z[4]),
	.B(tapcnt_final_2_sqmuxa_Z),
	.C(no_early_no_late_val_st2_Z[4]),
	.Y(un1_no_early_no_late_val_st1_1_1[4])
);
defparam \no_early_no_late_val_st1_RNI1B921[4] .INIT=8'h1D;
// @10:145
  CFG4 \bitalign_curr_state_34_4_0_.m86  (
	.A(m86_1),
	.B(m85_1),
	.C(bitalign_curr_state_Z[3]),
	.D(restart_trng_fg_i),
	.Y(bitalign_curr_state_34[2])
);
defparam \bitalign_curr_state_34_4_0_.m86 .INIT=16'h00CE;
// @10:145
  CFG4 \bitalign_curr_state_34_4_0_.m86_1  (
	.A(bitalign_curr_state161_2_Z),
	.B(bitalign_curr_state_Z[4]),
	.C(N_76_0),
	.D(N_75_0),
	.Y(m86_1)
);
defparam \bitalign_curr_state_34_4_0_.m86_1 .INIT=16'h083B;
// @10:145
  CFG4 \bitalign_curr_state_34_4_0_.m67  (
	.A(m67_1),
	.B(m66_1),
	.C(bitalign_curr_state_Z[3]),
	.D(restart_trng_fg_i),
	.Y(bitalign_curr_state_34[1])
);
defparam \bitalign_curr_state_34_4_0_.m67 .INIT=16'h00CD;
// @10:145
  CFG4 \bitalign_curr_state_34_4_0_.m67_1  (
	.A(N_51),
	.B(N_119_mux),
	.C(bitalign_curr_state_Z[4]),
	.D(m55_0),
	.Y(m67_1)
);
defparam \bitalign_curr_state_34_4_0_.m67_1 .INIT=16'h3AFA;
// @10:145
  CFG4 \tapcnt_final_13_1[0]  (
	.A(tapcnt_final_13_1_1_0_Z[0]),
	.B(tapcnt_final_13_Z[1]),
	.C(tapcnt_final_13_m0s2_Z),
	.D(un1_tapcnt_final_0_sqmuxa_Z),
	.Y(tapcnt_final_13_1_Z[0])
);
defparam \tapcnt_final_13_1[0] .INIT=16'hA5EC;
// @10:145
  CFG4 \tapcnt_final_13_1_1_0[0]  (
	.A(tapcnt_final_Z[0]),
	.B(un1_restart_trng_fg_10_sn),
	.C(tapcnt_final_13_m0s2_Z),
	.D(early_val_RNIT7HB3_Y[0]),
	.Y(tapcnt_final_13_1_1_0_Z[0])
);
defparam \tapcnt_final_13_1_1_0[0] .INIT=16'h202F;
// @10:145
  CFG4 \bitalign_curr_state_34_4_0_.m40_1_1  (
	.A(bitalign_curr_state_Z[2]),
	.B(bitalign_curr_state_Z[4]),
	.C(N_124_mux),
	.D(N_15),
	.Y(m40_1_1)
);
defparam \bitalign_curr_state_34_4_0_.m40_1_1 .INIT=16'h7340;
// @10:145
  CFG4 \bitalign_curr_state_34_4_0_.m50  (
	.A(bitalign_curr_state_Z[2]),
	.B(bitalign_curr_state_Z[1]),
	.C(m50_1_1),
	.D(N_47),
	.Y(N_51)
);
defparam \bitalign_curr_state_34_4_0_.m50 .INIT=16'h1F0E;
// @10:145
  CFG4 \bitalign_curr_state_34_4_0_.m50_1_1  (
	.A(bitalign_curr_state41_Z),
	.B(N_50),
	.C(bitalign_curr_state_Z[2]),
	.D(bitalign_curr_state_Z[0]),
	.Y(m50_1_1)
);
defparam \bitalign_curr_state_34_4_0_.m50_1_1 .INIT=16'h353F;
// @10:145
  CFG4 \bitalign_curr_state_34_4_0_.m74_1_0  (
	.A(N_9),
	.B(N_11),
	.C(rx_err_Z),
	.D(bitalign_curr_state_Z[1]),
	.Y(m74_1_0)
);
defparam \bitalign_curr_state_34_4_0_.m74_1_0 .INIT=16'hF0CA;
// @10:144
  CFG3 early_cur_set_0_sqmuxa_i (
	.A(un1_tap_cnt_0_sqmuxa_6_0),
	.B(early_cur_set_0_sqmuxa_1_Z),
	.C(early_val_0_sqmuxa_1_0_Z),
	.Y(early_cur_set_0_sqmuxa_i_Z)
);
defparam early_cur_set_0_sqmuxa_i.INIT=8'hFB;
// @10:145
  CFG2 tapcnt_final_13_m0s2 (
	.A(un1_restart_trng_fg_10_sn),
	.B(un1_bitalign_curr_state_12_Z),
	.Y(tapcnt_final_13_m0s2_Z)
);
defparam tapcnt_final_13_m0s2.INIT=4'hE;
// @10:145
  CFG3 un1_tapcnt_final_0_sqmuxa (
	.A(tapcnt_final_5_sqmuxa),
	.B(un1_bitalign_curr_state_12_Z),
	.C(un1_restart_trng_fg_10_sn),
	.Y(un1_tapcnt_final_0_sqmuxa_Z)
);
defparam un1_tapcnt_final_0_sqmuxa.INIT=8'hFE;
// @10:145
  CFG3 un1_bitalign_curr_state_0_sqmuxa_9 (
	.A(rx_err_1_sqmuxa_Z),
	.B(calc_done_4_sqmuxa_0_Z),
	.C(un1_bitalign_curr_state_0_sqmuxa_9_4_Z),
	.Y(un1_bitalign_curr_state_0_sqmuxa_9_i)
);
defparam un1_bitalign_curr_state_0_sqmuxa_9.INIT=8'hFE;
// @10:670
  CFG3 calc_done25 (
	.A(calc_done25_248_Z),
	.B(calc_done25_253_Z),
	.C(calc_done25_249_Z),
	.Y(calc_done25_Z)
);
defparam calc_done25.INIT=8'h80;
// @10:670
  CFG4 calc_done25_253 (
	.A(calc_done25_234_Z),
	.B(calc_done25_235_Z),
	.C(calc_done25_251_Z),
	.D(calc_done25_244_Z),
	.Y(calc_done25_253_Z)
);
defparam calc_done25_253.INIT=16'h8000;
// @10:243
  CFG3 un1_bitalign_curr_state148_5 (
	.A(bitalign_curr_state162_Z),
	.B(un1_bitalign_curr_state148_5_4_Z),
	.C(bitalign_curr_state164_Z),
	.Y(un1_bitalign_curr_state148_5_Z)
);
defparam un1_bitalign_curr_state148_5.INIT=8'hFE;
// @10:670
  CFG4 calc_done25_244 (
	.A(calc_done25_160_Z),
	.B(calc_done25_161_Z),
	.C(calc_done25_233_Z),
	.D(calc_done25_209_Z),
	.Y(calc_done25_244_Z)
);
defparam calc_done25_244.INIT=16'h8000;
// @10:145
  CFG2 \tapcnt_final_upd_8[1]  (
	.A(mv_dn_fg_0_sqmuxa_i_o2_Z),
	.B(tap_cnt_Z[1]),
	.Y(tapcnt_final_upd_8_Z[1])
);
defparam \tapcnt_final_upd_8[1] .INIT=4'h4;
// @10:145
  CFG2 \tapcnt_final_upd_8[0]  (
	.A(mv_dn_fg_0_sqmuxa_i_o2_Z),
	.B(tap_cnt_Z[0]),
	.Y(tapcnt_final_upd_8_Z[0])
);
defparam \tapcnt_final_upd_8[0] .INIT=4'h4;
// @10:675
  CFG2 un34lto7_3 (
	.A(un16_tapcnt_final_6),
	.B(un16_tapcnt_final_7),
	.Y(un34lto7_3_Z)
);
defparam un34lto7_3.INIT=4'hE;
// @10:370
  CFG2 tap_cnt_0_sqmuxa_0 (
	.A(bitalign_curr_state_Z[0]),
	.B(sig_rx_BIT_ALGN_CLR_FLGS14_Z),
	.Y(tap_cnt_0_sqmuxa_0_Z)
);
defparam tap_cnt_0_sqmuxa_0.INIT=4'h8;
// @10:807
  CFG2 rx_BIT_ALGN_ERR_3 (
	.A(timeout_cnt_Z[6]),
	.B(timeout_cnt_Z[7]),
	.Y(rx_BIT_ALGN_ERR_3_Z)
);
defparam rx_BIT_ALGN_ERR_3.INIT=4'h8;
// @10:835
  CFG2 reset_dly_fg4_4 (
	.A(reset_dly_fg_Z),
	.B(rst_cnt_Z[8]),
	.Y(reset_dly_fg4_4_Z)
);
defparam reset_dly_fg4_4.INIT=4'h4;
// @10:243
  CFG2 early_late_diff_0_sqmuxa_1_0 (
	.A(un1_tap_cnt_0_sqmuxa_6_0),
	.B(restart_trng_fg_i),
	.Y(early_late_diff_0_sqmuxa_1_0_Z)
);
defparam early_late_diff_0_sqmuxa_1_0.INIT=4'h1;
// @10:420
  CFG2 un10_early_flags_47_0 (
	.A(tap_cnt_Z[5]),
	.B(tap_cnt_Z[6]),
	.Y(un10_early_flags_47_0_Z)
);
defparam un10_early_flags_47_0.INIT=4'h2;
// @10:420
  CFG2 un10_early_flags_30_0 (
	.A(tap_cnt_Z[5]),
	.B(tap_cnt_Z[6]),
	.Y(un10_early_flags_30_0_Z)
);
defparam un10_early_flags_30_0.INIT=4'h1;
// @10:370
  CFG2 sig_rx_BIT_ALGN_CLR_FLGS_0_sqmuxa_1_0 (
	.A(bitalign_curr_state_Z[4]),
	.B(bitalign_curr_state_Z[3]),
	.Y(tap_cnt_0_sqmuxa_2_0)
);
defparam sig_rx_BIT_ALGN_CLR_FLGS_0_sqmuxa_1_0.INIT=4'h1;
// @10:145
  CFG2 \tap_cnt_17_i_o2[6]  (
	.A(un1_bitalign_curr_state_1_sqmuxa_2_i_0),
	.B(restart_trng_fg_i),
	.Y(N_63_0)
);
defparam \tap_cnt_17_i_o2[6] .INIT=4'hE;
// @10:145
  CFG2 \un1_tap_cnt_0_sqmuxa_14_0_o2_0[1]  (
	.A(un1_bitalign_curr_state_1_sqmuxa_2_i_0),
	.B(rx_BIT_ALGN_MOVE_0_sqmuxa_1_Z),
	.Y(N_82)
);
defparam \un1_tap_cnt_0_sqmuxa_14_0_o2_0[1] .INIT=4'hE;
// @10:420
  CFG2 un10_early_flags_37_2_0_a2 (
	.A(tap_cnt_Z[5]),
	.B(tap_cnt_Z[1]),
	.Y(un10_early_flags_2_Z[37])
);
defparam un10_early_flags_37_2_0_a2.INIT=4'h2;
// @10:420
  CFG2 un10_early_flags_32_1_0_a2 (
	.A(tap_cnt_Z[5]),
	.B(tap_cnt_Z[0]),
	.Y(un10_early_flags_1_Z[32])
);
defparam un10_early_flags_32_1_0_a2.INIT=4'h2;
// @10:420
  CFG2 un10_early_flags_17_1_i (
	.A(tap_cnt_Z[4]),
	.B(tap_cnt_Z[0]),
	.Y(N_1498)
);
defparam un10_early_flags_17_1_i.INIT=4'h7;
// @10:420
  CFG2 un10_early_flags_18_1_i (
	.A(tap_cnt_Z[4]),
	.B(tap_cnt_Z[1]),
	.Y(N_1499)
);
defparam un10_early_flags_18_1_i.INIT=4'h7;
// @10:420
  CFG2 un10_early_flags_101_2 (
	.A(tap_cnt_Z[5]),
	.B(tap_cnt_Z[6]),
	.Y(un10_early_flags_1_Z[96])
);
defparam un10_early_flags_101_2.INIT=4'h8;
// @10:420
  CFG2 un10_early_flags_80_1 (
	.A(tap_cnt_Z[6]),
	.B(tap_cnt_Z[4]),
	.Y(un10_early_flags_1_Z[80])
);
defparam un10_early_flags_80_1.INIT=4'h8;
// @10:420
  CFG2 un10_early_flags_69_2 (
	.A(tap_cnt_Z[6]),
	.B(tap_cnt_Z[1]),
	.Y(un10_early_flags_2_Z[69])
);
defparam un10_early_flags_69_2.INIT=4'h2;
// @10:420
  CFG2 un10_early_flags_67_2 (
	.A(tap_cnt_Z[6]),
	.B(tap_cnt_Z[2]),
	.Y(un10_early_flags_2_Z[67])
);
defparam un10_early_flags_67_2.INIT=4'h2;
// @10:420
  CFG2 un10_early_flags_64_1 (
	.A(tap_cnt_Z[6]),
	.B(tap_cnt_Z[0]),
	.Y(un10_early_flags_1_Z[64])
);
defparam un10_early_flags_64_1.INIT=4'h2;
// @10:420
  CFG2 un10_early_flags_87_3 (
	.A(tap_cnt_Z[6]),
	.B(tap_cnt_Z[3]),
	.Y(un10_early_flags_3_Z[87])
);
defparam un10_early_flags_87_3.INIT=4'h2;
// @10:420
  CFG2 un10_early_flags_48_1 (
	.A(tap_cnt_Z[5]),
	.B(tap_cnt_Z[4]),
	.Y(un10_early_flags_1_Z[48])
);
defparam un10_early_flags_48_1.INIT=4'h8;
// @10:420
  CFG2 un10_early_flags_46_3 (
	.A(tap_cnt_Z[4]),
	.B(tap_cnt_Z[0]),
	.Y(un10_early_flags_3_Z[46])
);
defparam un10_early_flags_46_3.INIT=4'h1;
// @10:420
  CFG2 un10_early_flags_72_1 (
	.A(tap_cnt_Z[6]),
	.B(tap_cnt_Z[3]),
	.Y(un10_early_flags_1_Z[72])
);
defparam un10_early_flags_72_1.INIT=4'h8;
// @10:420
  CFG2 un10_early_flags_40_1 (
	.A(tap_cnt_Z[5]),
	.B(tap_cnt_Z[3]),
	.Y(un10_early_flags_1_Z[40])
);
defparam un10_early_flags_40_1.INIT=4'h8;
// @10:420
  CFG2 un10_early_flags_36_1 (
	.A(tap_cnt_Z[5]),
	.B(tap_cnt_Z[2]),
	.Y(un10_early_flags_1_Z[36])
);
defparam un10_early_flags_36_1.INIT=4'h8;
// @10:420
  CFG2 un10_early_flags_35_2 (
	.A(tap_cnt_Z[5]),
	.B(tap_cnt_Z[2]),
	.Y(un10_early_flags_2_Z[35])
);
defparam un10_early_flags_35_2.INIT=4'h2;
// @10:420
  CFG2 un10_early_flags_24_1 (
	.A(tap_cnt_Z[4]),
	.B(tap_cnt_Z[3]),
	.Y(un10_early_flags_1_Z[24])
);
defparam un10_early_flags_24_1.INIT=4'h8;
// @10:420
  CFG2 un10_early_flags_21_2 (
	.A(tap_cnt_Z[4]),
	.B(tap_cnt_Z[1]),
	.Y(un10_early_flags_2_Z[21])
);
defparam un10_early_flags_21_2.INIT=4'h2;
// @10:420
  CFG2 un10_early_flags_20_1 (
	.A(tap_cnt_Z[4]),
	.B(tap_cnt_Z[2]),
	.Y(un10_early_flags_1_Z[20])
);
defparam un10_early_flags_20_1.INIT=4'h8;
// @10:420
  CFG2 un10_early_flags_16_1 (
	.A(tap_cnt_Z[4]),
	.B(tap_cnt_Z[0]),
	.Y(un10_early_flags_1_Z[16])
);
defparam un10_early_flags_16_1.INIT=4'h2;
// @10:420
  CFG2 un10_early_flags_12_1 (
	.A(tap_cnt_Z[3]),
	.B(tap_cnt_Z[2]),
	.Y(un10_early_flags_1_Z[12])
);
defparam un10_early_flags_12_1.INIT=4'h8;
// @10:420
  CFG2 un10_early_flags_11_1 (
	.A(tap_cnt_Z[0]),
	.B(tap_cnt_Z[1]),
	.Y(un10_early_flags_1_Z[3])
);
defparam un10_early_flags_11_1.INIT=4'h8;
// @10:420
  CFG2 un10_early_flags_10_1 (
	.A(tap_cnt_Z[3]),
	.B(tap_cnt_Z[1]),
	.Y(un10_early_flags_1_Z[10])
);
defparam un10_early_flags_10_1.INIT=4'h8;
// @10:420
  CFG2 un10_early_flags_10_2 (
	.A(tap_cnt_Z[0]),
	.B(tap_cnt_Z[2]),
	.Y(un10_early_flags_2_Z[10])
);
defparam un10_early_flags_10_2.INIT=4'h1;
// @10:420
  CFG2 un10_early_flags_9_1 (
	.A(tap_cnt_Z[3]),
	.B(tap_cnt_Z[0]),
	.Y(un10_early_flags_1_Z[9])
);
defparam un10_early_flags_9_1.INIT=4'h8;
// @10:420
  CFG2 un10_early_flags_8_2 (
	.A(tap_cnt_Z[1]),
	.B(tap_cnt_Z[2]),
	.Y(un10_early_flags_2_Z[8])
);
defparam un10_early_flags_8_2.INIT=4'h1;
// @10:420
  CFG2 un10_early_flags_6_1 (
	.A(tap_cnt_Z[1]),
	.B(tap_cnt_Z[2]),
	.Y(un10_early_flags_1_Z[6])
);
defparam un10_early_flags_6_1.INIT=4'h8;
// @10:420
  CFG2 un10_early_flags_6_2 (
	.A(tap_cnt_Z[3]),
	.B(tap_cnt_Z[0]),
	.Y(un10_early_flags_2_Z[6])
);
defparam un10_early_flags_6_2.INIT=4'h1;
// @10:420
  CFG2 un10_early_flags_4_2 (
	.A(tap_cnt_Z[3]),
	.B(tap_cnt_Z[1]),
	.Y(un10_early_flags_2_Z[4])
);
defparam un10_early_flags_4_2.INIT=4'h1;
// @10:420
  CFG2 un10_early_flags_0_1 (
	.A(tap_cnt_Z[0]),
	.B(tap_cnt_Z[1]),
	.Y(un10_early_flags_1_Z[0])
);
defparam un10_early_flags_0_1.INIT=4'h1;
// @10:420
  CFG2 un10_early_flags_0_2 (
	.A(tap_cnt_Z[3]),
	.B(tap_cnt_Z[2]),
	.Y(un10_early_flags_2_Z[0])
);
defparam un10_early_flags_0_2.INIT=4'h1;
// @10:420
  CFG2 un10_early_flags_13_1 (
	.A(tap_cnt_Z[0]),
	.B(tap_cnt_Z[2]),
	.Y(un10_early_flags_1_Z[5])
);
defparam un10_early_flags_13_1.INIT=4'h8;
// @10:803
  CFG2 un1_retrain_adj_tap (
	.A(mv_up_fg_Z),
	.B(mv_dn_fg_Z),
	.Y(un1_retrain_adj_tap_i)
);
defparam un1_retrain_adj_tap.INIT=4'h8;
// @10:144
  CFG2 rx_trng_done1_2_sqmuxa_0_398_i_a5 (
	.A(mv_up_fg_Z),
	.B(mv_dn_fg_Z),
	.Y(N_1416)
);
defparam rx_trng_done1_2_sqmuxa_0_398_i_a5.INIT=4'h1;
// @10:145
  CFG2 \bitalign_curr_state_34_4_0_.m106_1  (
	.A(bitalign_curr_state_Z[2]),
	.B(bitalign_curr_state_Z[3]),
	.Y(i22_mux_1)
);
defparam \bitalign_curr_state_34_4_0_.m106_1 .INIT=4'h8;
// @10:531
  CFG2 bitalign_curr_state89 (
	.A(early_flags_pmux),
	.B(late_flags_pmux),
	.Y(bitalign_curr_state89_Z)
);
defparam bitalign_curr_state89.INIT=4'h4;
// @10:145
  CFG2 \bitalign_curr_state_34_4_0_.m43_0_a2_0  (
	.A(BIT_ALGN_ERR_0_c),
	.B(retrain_reg_Z[2]),
	.Y(un1_rx_BIT_ALGN_START)
);
defparam \bitalign_curr_state_34_4_0_.m43_0_a2_0 .INIT=4'h4;
// @10:393
  CFG2 bitalign_curr_state152_1 (
	.A(bitalign_curr_state_Z[0]),
	.B(bitalign_curr_state_Z[1]),
	.Y(bitalign_curr_state152_1_Z)
);
defparam bitalign_curr_state152_1.INIT=4'h8;
// @10:145
  CFG2 \bitalign_curr_state_34_4_0_.m8  (
	.A(bitalign_curr_state_Z[0]),
	.B(BIT_ALGN_OOR_c),
	.Y(N_9)
);
defparam \bitalign_curr_state_34_4_0_.m8 .INIT=4'h1;
// @10:145
  CFG2 \bitalign_curr_state_34_4_0_.m34  (
	.A(early_flags_pmux),
	.B(early_cur_set_Z),
	.Y(N_35)
);
defparam \bitalign_curr_state_34_4_0_.m34 .INIT=4'h4;
// @10:248
  CFG2 bitalign_curr_state148_2 (
	.A(bitalign_curr_state_Z[2]),
	.B(bitalign_curr_state_Z[4]),
	.Y(bitalign_curr_state148_2_Z)
);
defparam bitalign_curr_state148_2.INIT=4'h1;
// @10:243
  CFG2 tapcnt_final_upd_2_sqmuxa_1_0_a2 (
	.A(tapcnt_final_upd_1_sqmuxa),
	.B(restart_trng_fg_i),
	.Y(tapcnt_final_upd_2_sqmuxa_1)
);
defparam tapcnt_final_upd_2_sqmuxa_1_0_a2.INIT=4'h2;
// @10:813
  CFG2 un1_sig_re_train (
	.A(rx_trng_done_Z),
	.B(rx_trng_done1_Z),
	.Y(un1_sig_re_train_Z)
);
defparam un1_sig_re_train.INIT=4'hE;
// @10:248
  CFG2 \bitalign_curr_state148.bitalign_curr_state148_3_1  (
	.A(bitalign_curr_state_Z[0]),
	.B(bitalign_curr_state_Z[2]),
	.Y(bitalign_curr_state163_2)
);
defparam \bitalign_curr_state148.bitalign_curr_state148_3_1 .INIT=4'h1;
// @10:800
  CFG2 rx_BIT_ALGN_START (
	.A(bit_align_start_Z),
	.B(BIT_ALGN_ERR_0_c),
	.Y(BIT_ALGN_START_1_c)
);
defparam rx_BIT_ALGN_START.INIT=4'h2;
// @10:801
  CFG2 rx_BIT_ALGN_DONE (
	.A(bit_align_done_Z),
	.B(BIT_ALGN_ERR_0_c),
	.Y(BIT_ALGN_DONE_c)
);
defparam rx_BIT_ALGN_DONE.INIT=4'hE;
// @10:145
  CFG2 un1_restart_trng_fg_5 (
	.A(un1_tap_cnt_0_sqmuxa_6_0),
	.B(restart_trng_fg_i),
	.Y(un1_restart_trng_fg_5_Z)
);
defparam un1_restart_trng_fg_5.INIT=4'hE;
// @10:620
  CFG2 late_last_set15 (
	.A(early_last_set_Z),
	.B(late_last_set_Z),
	.Y(late_last_set15_Z)
);
defparam late_last_set15.INIT=4'h2;
// @10:619
  CFG2 bitalign_curr_state161_2 (
	.A(bitalign_curr_state_Z[1]),
	.B(bitalign_curr_state_Z[2]),
	.Y(bitalign_curr_state161_2_Z)
);
defparam bitalign_curr_state161_2.INIT=4'h1;
// @10:243
  CFG2 un1_bitalign_curr_state_15_1 (
	.A(bitalign_curr_state_Z[0]),
	.B(bitalign_curr_state_Z[4]),
	.Y(un1_bitalign_curr_state_15_1_Z)
);
defparam un1_bitalign_curr_state_15_1.INIT=4'hE;
// @11:71
  CFG2 \bitalign_curr_state_RNISUK8[0]  (
	.A(bitalign_curr_state_Z[0]),
	.B(bitalign_curr_state_Z[2]),
	.Y(N_1456_1)
);
defparam \bitalign_curr_state_RNISUK8[0] .INIT=4'h4;
// @10:145
  CFG2 \bitalign_curr_state_34_4_0_.m98_1  (
	.A(bitalign_curr_state_Z[0]),
	.B(bitalign_curr_state_Z[1]),
	.Y(N_117_mux_1)
);
defparam \bitalign_curr_state_34_4_0_.m98_1 .INIT=4'h1;
// @10:463
  CFG2 bitalign_curr_state155_1 (
	.A(bitalign_curr_state_Z[1]),
	.B(bitalign_curr_state_Z[2]),
	.Y(bitalign_curr_state155_1_Z)
);
defparam bitalign_curr_state155_1.INIT=4'h8;
// @10:571
  CFG2 bitalign_curr_state159_2 (
	.A(bitalign_curr_state_Z[0]),
	.B(bitalign_curr_state_Z[3]),
	.Y(bitalign_curr_state159_2_Z)
);
defparam bitalign_curr_state159_2.INIT=4'h4;
// @10:531
  CFG2 un1_early_flags_pmux_1 (
	.A(early_flags_pmux),
	.B(late_flags_pmux),
	.Y(un1_early_flags_pmux_1_Z)
);
defparam un1_early_flags_pmux_1.INIT=4'hE;
// @10:797
  CFG2 rx_BIT_ALGN_CLR_FLGS (
	.A(rx_trng_done_Z),
	.B(sig_rx_BIT_ALGN_CLR_FLGS_Z),
	.Y(CORERXIODBITALIGN_C0_1_BIT_ALGN_CLR_FLGS)
);
defparam rx_BIT_ALGN_CLR_FLGS.INIT=4'h4;
// @10:882
  CFG2 \cnt_RNO[1]  (
	.A(CO0_0),
	.B(cnt_Z[1]),
	.Y(cnt_RNO_Z[1])
);
defparam \cnt_RNO[1] .INIT=4'h6;
// @10:370
  CFG2 sig_rx_BIT_ALGN_CLR_FLGS14 (
	.A(CO0_0),
	.B(cnt_Z[1]),
	.Y(sig_rx_BIT_ALGN_CLR_FLGS14_Z)
);
defparam sig_rx_BIT_ALGN_CLR_FLGS14.INIT=4'h8;
// @10:809
  CFG2 Restart_trng_edge_det (
	.A(restart_reg_Z[1]),
	.B(restart_reg_Z[2]),
	.Y(Restart_trng_edge_det_Z)
);
defparam Restart_trng_edge_det.INIT=4'h2;
// @10:145
  CFG4 \bitalign_curr_state_34_4_0_.m37_0  (
	.A(bitalign_curr_state_Z[1]),
	.B(bitalign_curr_state_Z[0]),
	.C(sig_rx_BIT_ALGN_CLR_FLGS14_Z),
	.D(BIT_ALGN_ERR_0_c),
	.Y(m37)
);
defparam \bitalign_curr_state_34_4_0_.m37_0 .INIT=16'h1101;
// @10:145
  CFG2 \bitalign_curr_state_34_4_0_.N_29_i  (
	.A(bitalign_curr_state41_Z),
	.B(bitalign_curr_state_Z[0]),
	.Y(N_29_i)
);
defparam \bitalign_curr_state_34_4_0_.N_29_i .INIT=4'h7;
// @10:145
  CFG2 \bitalign_curr_state_34_4_0_.m55_0  (
	.A(bitalign_curr_state161_2_Z),
	.B(bitalign_curr_state_Z[0]),
	.Y(m55_0)
);
defparam \bitalign_curr_state_34_4_0_.m55_0 .INIT=4'h2;
// @10:670
  CFG4 calc_done25_191 (
	.A(early_flags_Z[11]),
	.B(early_flags_Z[10]),
	.C(early_flags_Z[9]),
	.D(early_flags_Z[8]),
	.Y(calc_done25_191_Z)
);
defparam calc_done25_191.INIT=16'h0001;
// @10:670
  CFG4 calc_done25_190 (
	.A(early_flags_Z[15]),
	.B(early_flags_Z[14]),
	.C(early_flags_Z[13]),
	.D(early_flags_Z[12]),
	.Y(calc_done25_190_Z)
);
defparam calc_done25_190.INIT=16'h0001;
// @10:670
  CFG4 calc_done25_189 (
	.A(early_flags_Z[3]),
	.B(early_flags_Z[2]),
	.C(early_flags_Z[1]),
	.D(early_flags_Z[0]),
	.Y(calc_done25_189_Z)
);
defparam calc_done25_189.INIT=16'h0001;
// @10:670
  CFG4 calc_done25_188 (
	.A(early_flags_Z[7]),
	.B(early_flags_Z[6]),
	.C(early_flags_Z[5]),
	.D(early_flags_Z[4]),
	.Y(calc_done25_188_Z)
);
defparam calc_done25_188.INIT=16'h0001;
// @10:670
  CFG4 calc_done25_187 (
	.A(early_flags_Z[27]),
	.B(early_flags_Z[26]),
	.C(early_flags_Z[25]),
	.D(early_flags_Z[24]),
	.Y(calc_done25_187_Z)
);
defparam calc_done25_187.INIT=16'h0001;
// @10:670
  CFG4 calc_done25_186 (
	.A(early_flags_Z[31]),
	.B(early_flags_Z[30]),
	.C(early_flags_Z[29]),
	.D(early_flags_Z[28]),
	.Y(calc_done25_186_Z)
);
defparam calc_done25_186.INIT=16'h0001;
// @10:670
  CFG4 calc_done25_185 (
	.A(early_flags_Z[19]),
	.B(early_flags_Z[18]),
	.C(early_flags_Z[17]),
	.D(early_flags_Z[16]),
	.Y(calc_done25_185_Z)
);
defparam calc_done25_185.INIT=16'h0001;
// @10:670
  CFG4 calc_done25_184 (
	.A(early_flags_Z[23]),
	.B(early_flags_Z[22]),
	.C(early_flags_Z[21]),
	.D(early_flags_Z[20]),
	.Y(calc_done25_184_Z)
);
defparam calc_done25_184.INIT=16'h0001;
// @10:670
  CFG4 calc_done25_183 (
	.A(early_flags_Z[43]),
	.B(early_flags_Z[42]),
	.C(early_flags_Z[41]),
	.D(early_flags_Z[40]),
	.Y(calc_done25_183_Z)
);
defparam calc_done25_183.INIT=16'h0001;
// @10:670
  CFG4 calc_done25_182 (
	.A(early_flags_Z[47]),
	.B(early_flags_Z[46]),
	.C(early_flags_Z[45]),
	.D(early_flags_Z[44]),
	.Y(calc_done25_182_Z)
);
defparam calc_done25_182.INIT=16'h0001;
// @10:670
  CFG4 calc_done25_181 (
	.A(early_flags_Z[35]),
	.B(early_flags_Z[34]),
	.C(early_flags_Z[33]),
	.D(early_flags_Z[32]),
	.Y(calc_done25_181_Z)
);
defparam calc_done25_181.INIT=16'h0001;
// @10:670
  CFG4 calc_done25_180 (
	.A(early_flags_Z[39]),
	.B(early_flags_Z[38]),
	.C(early_flags_Z[37]),
	.D(early_flags_Z[36]),
	.Y(calc_done25_180_Z)
);
defparam calc_done25_180.INIT=16'h0001;
// @10:670
  CFG4 calc_done25_179 (
	.A(early_flags_Z[59]),
	.B(early_flags_Z[58]),
	.C(early_flags_Z[57]),
	.D(early_flags_Z[56]),
	.Y(calc_done25_179_Z)
);
defparam calc_done25_179.INIT=16'h0001;
// @10:670
  CFG4 calc_done25_178 (
	.A(early_flags_Z[63]),
	.B(early_flags_Z[62]),
	.C(early_flags_Z[61]),
	.D(early_flags_Z[60]),
	.Y(calc_done25_178_Z)
);
defparam calc_done25_178.INIT=16'h0001;
// @10:670
  CFG4 calc_done25_177 (
	.A(early_flags_Z[51]),
	.B(early_flags_Z[50]),
	.C(early_flags_Z[49]),
	.D(early_flags_Z[48]),
	.Y(calc_done25_177_Z)
);
defparam calc_done25_177.INIT=16'h0001;
// @10:670
  CFG4 calc_done25_176 (
	.A(early_flags_Z[55]),
	.B(early_flags_Z[54]),
	.C(early_flags_Z[53]),
	.D(early_flags_Z[52]),
	.Y(calc_done25_176_Z)
);
defparam calc_done25_176.INIT=16'h0001;
// @10:670
  CFG4 calc_done25_175 (
	.A(early_flags_Z[75]),
	.B(early_flags_Z[74]),
	.C(early_flags_Z[73]),
	.D(early_flags_Z[72]),
	.Y(calc_done25_175_Z)
);
defparam calc_done25_175.INIT=16'h0001;
// @10:670
  CFG4 calc_done25_174 (
	.A(early_flags_Z[79]),
	.B(early_flags_Z[78]),
	.C(early_flags_Z[77]),
	.D(early_flags_Z[76]),
	.Y(calc_done25_174_Z)
);
defparam calc_done25_174.INIT=16'h0001;
// @10:670
  CFG4 calc_done25_173 (
	.A(early_flags_Z[67]),
	.B(early_flags_Z[66]),
	.C(early_flags_Z[65]),
	.D(early_flags_Z[64]),
	.Y(calc_done25_173_Z)
);
defparam calc_done25_173.INIT=16'h0001;
// @10:670
  CFG4 calc_done25_172 (
	.A(early_flags_Z[71]),
	.B(early_flags_Z[70]),
	.C(early_flags_Z[69]),
	.D(early_flags_Z[68]),
	.Y(calc_done25_172_Z)
);
defparam calc_done25_172.INIT=16'h0001;
// @10:670
  CFG4 calc_done25_171 (
	.A(early_flags_Z[91]),
	.B(early_flags_Z[90]),
	.C(early_flags_Z[89]),
	.D(early_flags_Z[88]),
	.Y(calc_done25_171_Z)
);
defparam calc_done25_171.INIT=16'h0001;
// @10:670
  CFG4 calc_done25_170 (
	.A(early_flags_Z[95]),
	.B(early_flags_Z[94]),
	.C(early_flags_Z[93]),
	.D(early_flags_Z[92]),
	.Y(calc_done25_170_Z)
);
defparam calc_done25_170.INIT=16'h0001;
// @10:670
  CFG4 calc_done25_169 (
	.A(early_flags_Z[83]),
	.B(early_flags_Z[82]),
	.C(early_flags_Z[81]),
	.D(early_flags_Z[80]),
	.Y(calc_done25_169_Z)
);
defparam calc_done25_169.INIT=16'h0001;
// @10:670
  CFG4 calc_done25_168 (
	.A(early_flags_Z[87]),
	.B(early_flags_Z[86]),
	.C(early_flags_Z[85]),
	.D(early_flags_Z[84]),
	.Y(calc_done25_168_Z)
);
defparam calc_done25_168.INIT=16'h0001;
// @10:670
  CFG4 calc_done25_167 (
	.A(early_flags_Z[107]),
	.B(early_flags_Z[106]),
	.C(early_flags_Z[105]),
	.D(early_flags_Z[104]),
	.Y(calc_done25_167_Z)
);
defparam calc_done25_167.INIT=16'h0001;
// @10:670
  CFG4 calc_done25_166 (
	.A(early_flags_Z[111]),
	.B(early_flags_Z[110]),
	.C(early_flags_Z[109]),
	.D(early_flags_Z[108]),
	.Y(calc_done25_166_Z)
);
defparam calc_done25_166.INIT=16'h0001;
// @10:670
  CFG4 calc_done25_165 (
	.A(early_flags_Z[99]),
	.B(early_flags_Z[98]),
	.C(early_flags_Z[97]),
	.D(early_flags_Z[96]),
	.Y(calc_done25_165_Z)
);
defparam calc_done25_165.INIT=16'h0001;
// @10:670
  CFG4 calc_done25_164 (
	.A(early_flags_Z[103]),
	.B(early_flags_Z[102]),
	.C(early_flags_Z[101]),
	.D(early_flags_Z[100]),
	.Y(calc_done25_164_Z)
);
defparam calc_done25_164.INIT=16'h0001;
// @10:670
  CFG4 calc_done25_163 (
	.A(early_flags_Z[123]),
	.B(early_flags_Z[122]),
	.C(early_flags_Z[121]),
	.D(early_flags_Z[120]),
	.Y(calc_done25_163_Z)
);
defparam calc_done25_163.INIT=16'h0001;
// @10:670
  CFG4 calc_done25_162 (
	.A(early_flags_Z[127]),
	.B(early_flags_Z[126]),
	.C(early_flags_Z[125]),
	.D(early_flags_Z[124]),
	.Y(calc_done25_162_Z)
);
defparam calc_done25_162.INIT=16'h0001;
// @10:670
  CFG4 calc_done25_161 (
	.A(early_flags_Z[115]),
	.B(early_flags_Z[114]),
	.C(early_flags_Z[113]),
	.D(early_flags_Z[112]),
	.Y(calc_done25_161_Z)
);
defparam calc_done25_161.INIT=16'h0001;
// @10:670
  CFG4 calc_done25_160 (
	.A(early_flags_Z[119]),
	.B(early_flags_Z[118]),
	.C(early_flags_Z[117]),
	.D(early_flags_Z[116]),
	.Y(calc_done25_160_Z)
);
defparam calc_done25_160.INIT=16'h0001;
// @10:670
  CFG4 calc_done25_159 (
	.A(late_flags_Z[11]),
	.B(late_flags_Z[10]),
	.C(late_flags_Z[9]),
	.D(late_flags_Z[8]),
	.Y(calc_done25_159_Z)
);
defparam calc_done25_159.INIT=16'h0001;
// @10:670
  CFG4 calc_done25_158 (
	.A(late_flags_Z[15]),
	.B(late_flags_Z[14]),
	.C(late_flags_Z[13]),
	.D(late_flags_Z[12]),
	.Y(calc_done25_158_Z)
);
defparam calc_done25_158.INIT=16'h0001;
// @10:670
  CFG4 calc_done25_157 (
	.A(late_flags_Z[3]),
	.B(late_flags_Z[2]),
	.C(late_flags_Z[1]),
	.D(late_flags_Z[0]),
	.Y(calc_done25_157_Z)
);
defparam calc_done25_157.INIT=16'h0001;
// @10:670
  CFG4 calc_done25_156 (
	.A(late_flags_Z[7]),
	.B(late_flags_Z[6]),
	.C(late_flags_Z[5]),
	.D(late_flags_Z[4]),
	.Y(calc_done25_156_Z)
);
defparam calc_done25_156.INIT=16'h0001;
// @10:670
  CFG4 calc_done25_155 (
	.A(late_flags_Z[27]),
	.B(late_flags_Z[26]),
	.C(late_flags_Z[25]),
	.D(late_flags_Z[24]),
	.Y(calc_done25_155_Z)
);
defparam calc_done25_155.INIT=16'h0001;
// @10:670
  CFG4 calc_done25_154 (
	.A(late_flags_Z[31]),
	.B(late_flags_Z[30]),
	.C(late_flags_Z[29]),
	.D(late_flags_Z[28]),
	.Y(calc_done25_154_Z)
);
defparam calc_done25_154.INIT=16'h0001;
// @10:670
  CFG4 calc_done25_153 (
	.A(late_flags_Z[19]),
	.B(late_flags_Z[18]),
	.C(late_flags_Z[17]),
	.D(late_flags_Z[16]),
	.Y(calc_done25_153_Z)
);
defparam calc_done25_153.INIT=16'h0001;
// @10:670
  CFG4 calc_done25_152 (
	.A(late_flags_Z[23]),
	.B(late_flags_Z[22]),
	.C(late_flags_Z[21]),
	.D(late_flags_Z[20]),
	.Y(calc_done25_152_Z)
);
defparam calc_done25_152.INIT=16'h0001;
// @10:670
  CFG4 calc_done25_151 (
	.A(late_flags_Z[43]),
	.B(late_flags_Z[42]),
	.C(late_flags_Z[41]),
	.D(late_flags_Z[40]),
	.Y(calc_done25_151_Z)
);
defparam calc_done25_151.INIT=16'h0001;
// @10:670
  CFG4 calc_done25_150 (
	.A(late_flags_Z[47]),
	.B(late_flags_Z[46]),
	.C(late_flags_Z[45]),
	.D(late_flags_Z[44]),
	.Y(calc_done25_150_Z)
);
defparam calc_done25_150.INIT=16'h0001;
// @10:670
  CFG4 calc_done25_149 (
	.A(late_flags_Z[35]),
	.B(late_flags_Z[34]),
	.C(late_flags_Z[33]),
	.D(late_flags_Z[32]),
	.Y(calc_done25_149_Z)
);
defparam calc_done25_149.INIT=16'h0001;
// @10:670
  CFG4 calc_done25_148 (
	.A(late_flags_Z[39]),
	.B(late_flags_Z[38]),
	.C(late_flags_Z[37]),
	.D(late_flags_Z[36]),
	.Y(calc_done25_148_Z)
);
defparam calc_done25_148.INIT=16'h0001;
// @10:670
  CFG4 calc_done25_147 (
	.A(late_flags_Z[55]),
	.B(late_flags_Z[54]),
	.C(late_flags_Z[53]),
	.D(late_flags_Z[52]),
	.Y(calc_done25_147_Z)
);
defparam calc_done25_147.INIT=16'h0001;
// @10:670
  CFG4 calc_done25_146 (
	.A(late_flags_Z[51]),
	.B(late_flags_Z[50]),
	.C(late_flags_Z[49]),
	.D(late_flags_Z[48]),
	.Y(calc_done25_146_Z)
);
defparam calc_done25_146.INIT=16'h0001;
// @10:670
  CFG4 calc_done25_145 (
	.A(late_flags_Z[59]),
	.B(late_flags_Z[58]),
	.C(late_flags_Z[57]),
	.D(late_flags_Z[56]),
	.Y(calc_done25_145_Z)
);
defparam calc_done25_145.INIT=16'h0001;
// @10:670
  CFG4 calc_done25_144 (
	.A(late_flags_Z[63]),
	.B(late_flags_Z[62]),
	.C(late_flags_Z[61]),
	.D(late_flags_Z[60]),
	.Y(calc_done25_144_Z)
);
defparam calc_done25_144.INIT=16'h0001;
// @10:670
  CFG4 calc_done25_143 (
	.A(late_flags_Z[75]),
	.B(late_flags_Z[74]),
	.C(late_flags_Z[73]),
	.D(late_flags_Z[72]),
	.Y(calc_done25_143_Z)
);
defparam calc_done25_143.INIT=16'h0001;
// @10:670
  CFG4 calc_done25_142 (
	.A(late_flags_Z[79]),
	.B(late_flags_Z[78]),
	.C(late_flags_Z[77]),
	.D(late_flags_Z[76]),
	.Y(calc_done25_142_Z)
);
defparam calc_done25_142.INIT=16'h0001;
// @10:670
  CFG4 calc_done25_141 (
	.A(late_flags_Z[67]),
	.B(late_flags_Z[66]),
	.C(late_flags_Z[65]),
	.D(late_flags_Z[64]),
	.Y(calc_done25_141_Z)
);
defparam calc_done25_141.INIT=16'h0001;
// @10:670
  CFG4 calc_done25_140 (
	.A(late_flags_Z[71]),
	.B(late_flags_Z[70]),
	.C(late_flags_Z[69]),
	.D(late_flags_Z[68]),
	.Y(calc_done25_140_Z)
);
defparam calc_done25_140.INIT=16'h0001;
// @10:670
  CFG4 calc_done25_139 (
	.A(late_flags_Z[91]),
	.B(late_flags_Z[90]),
	.C(late_flags_Z[89]),
	.D(late_flags_Z[88]),
	.Y(calc_done25_139_Z)
);
defparam calc_done25_139.INIT=16'h0001;
// @10:670
  CFG4 calc_done25_138 (
	.A(late_flags_Z[95]),
	.B(late_flags_Z[94]),
	.C(late_flags_Z[93]),
	.D(late_flags_Z[92]),
	.Y(calc_done25_138_Z)
);
defparam calc_done25_138.INIT=16'h0001;
// @10:670
  CFG4 calc_done25_137 (
	.A(late_flags_Z[83]),
	.B(late_flags_Z[82]),
	.C(late_flags_Z[81]),
	.D(late_flags_Z[80]),
	.Y(calc_done25_137_Z)
);
defparam calc_done25_137.INIT=16'h0001;
// @10:670
  CFG4 calc_done25_136 (
	.A(late_flags_Z[87]),
	.B(late_flags_Z[86]),
	.C(late_flags_Z[85]),
	.D(late_flags_Z[84]),
	.Y(calc_done25_136_Z)
);
defparam calc_done25_136.INIT=16'h0001;
// @10:670
  CFG4 calc_done25_135 (
	.A(late_flags_Z[107]),
	.B(late_flags_Z[106]),
	.C(late_flags_Z[105]),
	.D(late_flags_Z[104]),
	.Y(calc_done25_135_Z)
);
defparam calc_done25_135.INIT=16'h0001;
// @10:670
  CFG4 calc_done25_134 (
	.A(late_flags_Z[111]),
	.B(late_flags_Z[110]),
	.C(late_flags_Z[109]),
	.D(late_flags_Z[108]),
	.Y(calc_done25_134_Z)
);
defparam calc_done25_134.INIT=16'h0001;
// @10:670
  CFG4 calc_done25_133 (
	.A(late_flags_Z[99]),
	.B(late_flags_Z[98]),
	.C(late_flags_Z[97]),
	.D(late_flags_Z[96]),
	.Y(calc_done25_133_Z)
);
defparam calc_done25_133.INIT=16'h0001;
// @10:670
  CFG4 calc_done25_132 (
	.A(late_flags_Z[103]),
	.B(late_flags_Z[102]),
	.C(late_flags_Z[101]),
	.D(late_flags_Z[100]),
	.Y(calc_done25_132_Z)
);
defparam calc_done25_132.INIT=16'h0001;
// @10:670
  CFG4 calc_done25_131 (
	.A(late_flags_Z[123]),
	.B(late_flags_Z[122]),
	.C(late_flags_Z[121]),
	.D(late_flags_Z[120]),
	.Y(calc_done25_131_Z)
);
defparam calc_done25_131.INIT=16'h0001;
// @10:670
  CFG4 calc_done25_130 (
	.A(late_flags_Z[127]),
	.B(late_flags_Z[126]),
	.C(late_flags_Z[125]),
	.D(late_flags_Z[124]),
	.Y(calc_done25_130_Z)
);
defparam calc_done25_130.INIT=16'h0001;
// @10:670
  CFG4 calc_done25_129 (
	.A(late_flags_Z[115]),
	.B(late_flags_Z[114]),
	.C(late_flags_Z[113]),
	.D(late_flags_Z[112]),
	.Y(calc_done25_129_Z)
);
defparam calc_done25_129.INIT=16'h0001;
// @10:670
  CFG4 calc_done25_128 (
	.A(late_flags_Z[119]),
	.B(late_flags_Z[118]),
	.C(late_flags_Z[117]),
	.D(late_flags_Z[116]),
	.Y(calc_done25_128_Z)
);
defparam calc_done25_128.INIT=16'h0001;
// @10:531
  CFG3 bitalign_curr_state_2_sqmuxa_4_0_0 (
	.A(bitalign_curr_state_Z[4]),
	.B(bitalign_curr_state_Z[1]),
	.C(bitalign_curr_state_Z[3]),
	.Y(bitalign_curr_state_2_sqmuxa_4_0_0_Z)
);
defparam bitalign_curr_state_2_sqmuxa_4_0_0.INIT=8'h10;
// @10:790
  CFG4 un2_noearly_nolate_diff_start_validlto7_2 (
	.A(un10_tapcnt_final_7),
	.B(un10_tapcnt_final_6),
	.C(un10_tapcnt_final_5),
	.D(un10_tapcnt_final_4),
	.Y(un2_noearly_nolate_diff_start_validlto7_2_Z)
);
defparam un2_noearly_nolate_diff_start_validlto7_2.INIT=16'hFFFE;
// @10:791
  CFG4 un2_noearly_nolate_diff_nxt_validlto7_2 (
	.A(un16_tapcnt_final_7),
	.B(un16_tapcnt_final_6),
	.C(un16_tapcnt_final_5),
	.D(un16_tapcnt_final_4),
	.Y(un2_noearly_nolate_diff_nxt_validlto7_2_Z)
);
defparam un2_noearly_nolate_diff_nxt_validlto7_2.INIT=16'hFFFE;
// @10:531
  CFG4 early_flags_dec_127_4 (
	.A(emflag_cnt_Z[4]),
	.B(emflag_cnt_Z[3]),
	.C(emflag_cnt_Z[6]),
	.D(emflag_cnt_Z[5]),
	.Y(early_flags_dec_127_4_Z)
);
defparam early_flags_dec_127_4.INIT=16'h8000;
// @10:789
  CFG4 un2_early_late_diff_validlto7_2 (
	.A(early_late_diff_Z[7]),
	.B(early_late_diff_Z[6]),
	.C(early_late_diff_Z[5]),
	.D(early_late_diff_Z[4]),
	.Y(un2_early_late_diff_validlto7_2_Z)
);
defparam un2_early_late_diff_validlto7_2.INIT=16'hFFFE;
// @10:370
  CFG3 rx_BIT_ALGN_MOVE_0_sqmuxa_0 (
	.A(bitalign_curr_state_Z[0]),
	.B(tap_cnt_0_sqmuxa_2_0),
	.C(bitalign_curr_state_Z[1]),
	.Y(rx_BIT_ALGN_MOVE_0_sqmuxa_0_Z)
);
defparam rx_BIT_ALGN_MOVE_0_sqmuxa_0.INIT=8'h40;
// @10:675
  CFG4 un34lto7_4 (
	.A(un16_tapcnt_final_3),
	.B(un16_tapcnt_final_2),
	.C(un16_tapcnt_final_1),
	.D(un16_tapcnt_final_0),
	.Y(un34lto7_4_Z)
);
defparam un34lto7_4.INIT=16'hFFFE;
// @10:370
  CFG2 tap_cnt_0_sqmuxa_1_0 (
	.A(tap_cnt_0_sqmuxa_0_Z),
	.B(bitalign_curr_state_Z[1]),
	.Y(tap_cnt_0_sqmuxa_1_0_Z)
);
defparam tap_cnt_0_sqmuxa_1_0.INIT=4'h2;
// @10:807
  CFG4 rx_BIT_ALGN_ERR_4 (
	.A(timeout_cnt_Z[3]),
	.B(timeout_cnt_Z[2]),
	.C(timeout_cnt_Z[1]),
	.D(timeout_cnt_Z[0]),
	.Y(rx_BIT_ALGN_ERR_4_Z)
);
defparam rx_BIT_ALGN_ERR_4.INIT=16'h8000;
// @10:835
  CFG4 reset_dly_fg4_6 (
	.A(rst_cnt_Z[5]),
	.B(rst_cnt_Z[4]),
	.C(rst_cnt_Z[3]),
	.D(rst_cnt_Z[2]),
	.Y(reset_dly_fg4_6_Z)
);
defparam reset_dly_fg4_6.INIT=16'h8000;
// @10:810
  CFG4 restart_trng_fg (
	.A(restart_edge_reg_Z[3]),
	.B(restart_edge_reg_Z[2]),
	.C(restart_edge_reg_Z[1]),
	.D(restart_edge_reg_Z[0]),
	.Y(restart_trng_fg_i)
);
defparam restart_trng_fg.INIT=16'hFFFE;
// @10:144
  CFG3 rx_trng_done_RNO (
	.A(restart_trng_fg_i),
	.B(bitalign_curr_state41_Z),
	.C(bitalign_curr_state_Z[1]),
	.Y(N_1403)
);
defparam rx_trng_done_RNO.INIT=8'h40;
// @10:439
  CFG3 calc_done_0_sqmuxa (
	.A(calc_done_Z),
	.B(sig_rx_BIT_ALGN_CLR_FLGS14_Z),
	.C(rx_err_Z),
	.Y(calc_done_0_sqmuxa_Z)
);
defparam calc_done_0_sqmuxa.INIT=8'h80;
// @10:400
  CFG3 bitalign_curr_state41 (
	.A(wait_cnt_Z[2]),
	.B(wait_cnt_Z[1]),
	.C(wait_cnt_Z[0]),
	.Y(bitalign_curr_state41_Z)
);
defparam bitalign_curr_state41.INIT=8'h01;
// @10:420
  CFG3 un10_early_flags_24_2_0 (
	.A(tap_cnt_Z[5]),
	.B(tap_cnt_Z[2]),
	.C(tap_cnt_Z[6]),
	.Y(un10_early_flags_2_0[24])
);
defparam un10_early_flags_24_2_0.INIT=8'h01;
// @10:420
  CFG3 un10_early_flags_16_2_0 (
	.A(tap_cnt_Z[5]),
	.B(tap_cnt_Z[3]),
	.C(tap_cnt_Z[6]),
	.Y(un10_early_flags_2_0[16])
);
defparam un10_early_flags_16_2_0.INIT=8'h01;
// @10:420
  CFG3 un10_early_flags_0_2_0 (
	.A(tap_cnt_Z[5]),
	.B(tap_cnt_Z[4]),
	.C(tap_cnt_Z[6]),
	.Y(un10_early_flags_2_0[0])
);
defparam un10_early_flags_0_2_0.INIT=8'h01;
// @10:420
  CFG3 un10_early_flags_28_2_0 (
	.A(tap_cnt_Z[5]),
	.B(tap_cnt_Z[1]),
	.C(tap_cnt_Z[6]),
	.Y(un10_early_flags_2_0[28])
);
defparam un10_early_flags_28_2_0.INIT=8'h01;
// @10:145
  CFG3 \tap_cnt_17_i_o2_0[6]  (
	.A(un1_early_flags_1_sqmuxa_i),
	.B(bitalign_curr_state_0_sqmuxa_10),
	.C(rx_BIT_ALGN_MOVE_0_sqmuxa_1_Z),
	.Y(N_60)
);
defparam \tap_cnt_17_i_o2_0[6] .INIT=8'hFB;
// @10:145
  CFG3 \bitalign_curr_state_34_4_0_.m12  (
	.A(sig_rx_BIT_ALGN_CLR_FLGS14_Z),
	.B(bitalign_curr_state_Z[0]),
	.C(bitalign_curr_state61),
	.Y(N_114_mux)
);
defparam \bitalign_curr_state_34_4_0_.m12 .INIT=8'h46;
// @10:145
  CFG3 \bitalign_curr_state_34_4_0_.m72  (
	.A(sig_rx_BIT_ALGN_CLR_FLGS14_Z),
	.B(bitalign_curr_state_Z[0]),
	.C(bitalign_curr_state61),
	.Y(N_116_mux)
);
defparam \bitalign_curr_state_34_4_0_.m72 .INIT=8'h20;
// @10:420
  CFG3 un10_early_flags_32_2_0 (
	.A(tap_cnt_Z[3]),
	.B(tap_cnt_Z[4]),
	.C(tap_cnt_Z[6]),
	.Y(un10_early_flags_2_0[32])
);
defparam un10_early_flags_32_2_0.INIT=8'h01;
// @10:420
  CFG3 un10_early_flags_40_2_0 (
	.A(tap_cnt_Z[2]),
	.B(tap_cnt_Z[4]),
	.C(tap_cnt_Z[6]),
	.Y(un10_early_flags_2_0[40])
);
defparam un10_early_flags_40_2_0.INIT=8'h01;
// @10:420
  CFG3 un10_early_flags_72_2_0 (
	.A(tap_cnt_Z[2]),
	.B(tap_cnt_Z[4]),
	.C(tap_cnt_Z[5]),
	.Y(un10_early_flags_2_0[72])
);
defparam un10_early_flags_72_2_0.INIT=8'h01;
// @10:420
  CFG3 un10_early_flags_44_2_0 (
	.A(tap_cnt_Z[1]),
	.B(tap_cnt_Z[4]),
	.C(tap_cnt_Z[6]),
	.Y(un10_early_flags_2_0[44])
);
defparam un10_early_flags_44_2_0.INIT=8'h01;
// @10:420
  CFG2 un10_early_flags_48_2_0 (
	.A(un10_early_flags_2_Z[0]),
	.B(tap_cnt_Z[6]),
	.Y(un10_early_flags_2_0[48])
);
defparam un10_early_flags_48_2_0.INIT=4'h2;
// @10:420
  CFG2 un10_early_flags_52_2_0 (
	.A(un10_early_flags_2_Z[4]),
	.B(tap_cnt_Z[6]),
	.Y(un10_early_flags_2_0[52])
);
defparam un10_early_flags_52_2_0.INIT=4'h2;
// @10:420
  CFG3 un10_early_flags_64_2_0 (
	.A(tap_cnt_Z[3]),
	.B(tap_cnt_Z[4]),
	.C(tap_cnt_Z[5]),
	.Y(un10_early_flags_2_0[64])
);
defparam un10_early_flags_64_2_0.INIT=8'h01;
// @10:420
  CFG3 un10_early_flags_76_2_0 (
	.A(tap_cnt_Z[1]),
	.B(tap_cnt_Z[4]),
	.C(tap_cnt_Z[5]),
	.Y(un10_early_flags_2_0[76])
);
defparam un10_early_flags_76_2_0.INIT=8'h01;
// @10:420
  CFG2 un10_early_flags_96_2_0 (
	.A(un10_early_flags_2_Z[0]),
	.B(tap_cnt_Z[4]),
	.Y(un10_early_flags_2_0[96])
);
defparam un10_early_flags_96_2_0.INIT=4'h2;
// @10:420
  CFG2 un10_early_flags_100_2_0 (
	.A(un10_early_flags_2_Z[4]),
	.B(tap_cnt_Z[4]),
	.Y(un10_early_flags_2_0[100])
);
defparam un10_early_flags_100_2_0.INIT=4'h2;
// @10:420
  CFG2 un10_early_flags_111_1_0 (
	.A(un10_early_flags_1_Z[3]),
	.B(un10_early_flags_1_Z[12]),
	.Y(un10_early_flags_1_0[15])
);
defparam un10_early_flags_111_1_0.INIT=4'h8;
// @10:791
  CFG3 un2_noearly_nolate_diff_nxt_validlto2 (
	.A(un16_tapcnt_final_2),
	.B(un16_tapcnt_final_1),
	.C(un16_tapcnt_final_0),
	.Y(un2_noearly_nolate_diff_nxt_validlt3)
);
defparam un2_noearly_nolate_diff_nxt_validlto2.INIT=8'hEA;
// @10:145
  CFG2 \bitalign_curr_state_34_4_0_.m43_0_a2  (
	.A(bitalign_curr_state12_Z),
	.B(un1_rx_BIT_ALGN_START),
	.Y(bitalign_curr_state13)
);
defparam \bitalign_curr_state_34_4_0_.m43_0_a2 .INIT=4'h4;
// @10:243
  CFG2 un1_bitalign_curr_state151 (
	.A(bitalign_curr_state_Z[0]),
	.B(bitalign_curr_state_Z[2]),
	.Y(un1_bitalign_curr_state151_Z)
);
defparam un1_bitalign_curr_state151.INIT=4'h9;
// @10:393
  CFG2 bitalign_curr_state152_3 (
	.A(bitalign_curr_state152_1_Z),
	.B(bitalign_curr_state148_2_Z),
	.Y(bitalign_curr_state152_3_Z)
);
defparam bitalign_curr_state152_3.INIT=4'h8;
// @10:435
  CFG4 bitalign_curr_state154_3 (
	.A(bitalign_curr_state_Z[4]),
	.B(bitalign_curr_state_Z[2]),
	.C(bitalign_curr_state_Z[1]),
	.D(bitalign_curr_state_Z[0]),
	.Y(bitalign_curr_state154_3_Z)
);
defparam bitalign_curr_state154_3.INIT=16'h0400;
// @10:790
  CFG3 un2_noearly_nolate_diff_start_validlto2 (
	.A(un10_tapcnt_final_2),
	.B(un10_tapcnt_final_1),
	.C(un10_tapcnt_final_0),
	.Y(un2_noearly_nolate_diff_start_validlt3)
);
defparam un2_noearly_nolate_diff_start_validlto2.INIT=8'hEA;
// @10:145
  CFG4 \bitalign_curr_state_34_4_0_.m30  (
	.A(bitalign_curr_state_Z[0]),
	.B(bitalign_curr_state41_Z),
	.C(bit_align_dly_done_Z),
	.D(bitalign_curr_state_Z[1]),
	.Y(N_31)
);
defparam \bitalign_curr_state_34_4_0_.m30 .INIT=16'h72AA;
// @10:145
  CFG4 \bitalign_curr_state_34_4_0_.m91_2  (
	.A(bitalign_curr_state_Z[1]),
	.B(tap_cnt_0_sqmuxa_0_Z),
	.C(calc_done_Z),
	.D(bitalign_curr_state_Z[2]),
	.Y(m91_1)
);
defparam \bitalign_curr_state_34_4_0_.m91_2 .INIT=16'h0400;
// @10:145
  CFG4 \bitalign_curr_state_34_4_0_.m10  (
	.A(BIT_ALGN_OOR_c),
	.B(calc_done_Z),
	.C(bitalign_curr_state_Z[0]),
	.D(sig_rx_BIT_ALGN_CLR_FLGS14_Z),
	.Y(N_11)
);
defparam \bitalign_curr_state_34_4_0_.m10 .INIT=16'hC505;
// @10:243
  CFG4 un1_bitalign_curr_state_16_1 (
	.A(bitalign_curr_state_Z[2]),
	.B(N_117_mux_1),
	.C(bitalign_curr_state_Z[3]),
	.D(bitalign_curr_state_Z[4]),
	.Y(un1_bitalign_curr_state_16_1_Z)
);
defparam un1_bitalign_curr_state_16_1.INIT=16'hFF3B;
// @10:670
  CFG2 calc_done25_209 (
	.A(calc_done25_162_Z),
	.B(calc_done25_163_Z),
	.Y(calc_done25_209_Z)
);
defparam calc_done25_209.INIT=4'h8;
// @10:250
  CFG4 bitalign_curr_state12_0_0 (
	.A(BIT_ALGN_EYE_IN_c[2]),
	.B(BIT_ALGN_EYE_IN_c[1]),
	.C(BIT_ALGN_EYE_IN_c[0]),
	.D(PLL_LOCK_0),
	.Y(bitalign_curr_state12_0)
);
defparam bitalign_curr_state12_0_0.INIT=16'hFE00;
// @11:71
  CFG4 \emflag_cnt_cry_cy_RNO[0]  (
	.A(bitalign_curr_state_Z[0]),
	.B(restart_trng_fg_i),
	.C(bitalign_curr_state_Z[4]),
	.D(bitalign_curr_state_Z[2]),
	.Y(un1_restart_trng_fg_9_0_443_0)
);
defparam \emflag_cnt_cry_cy_RNO[0] .INIT=16'hCCEF;
// @10:835
  CFG4 reset_dly_fg4_8 (
	.A(rst_cnt_Z[9]),
	.B(rst_cnt_Z[7]),
	.C(rst_cnt_Z[6]),
	.D(reset_dly_fg4_6_Z),
	.Y(reset_dly_fg4_8_Z)
);
defparam reset_dly_fg4_8.INIT=16'h8000;
// @10:807
  CFG4 rx_BIT_ALGN_ERR (
	.A(timeout_cnt_Z[4]),
	.B(timeout_cnt_Z[5]),
	.C(rx_BIT_ALGN_ERR_4_Z),
	.D(rx_BIT_ALGN_ERR_3_Z),
	.Y(BIT_ALGN_ERR_0_c)
);
defparam rx_BIT_ALGN_ERR.INIT=16'h8000;
// @10:619
  CFG4 bitalign_curr_state161 (
	.A(bitalign_curr_state_Z[4]),
	.B(bitalign_curr_state_Z[3]),
	.C(bitalign_curr_state161_2_Z),
	.D(bitalign_curr_state_Z[0]),
	.Y(bitalign_curr_state161_Z)
);
defparam bitalign_curr_state161.INIT=16'h0020;
// @10:571
  CFG3 bitalign_curr_state159 (
	.A(bitalign_curr_state_Z[4]),
	.B(bitalign_curr_state159_2_Z),
	.C(bitalign_curr_state155_1_Z),
	.Y(bitalign_curr_state159_Z)
);
defparam bitalign_curr_state159.INIT=8'h40;
// @10:500
  CFG4 bit_align_dly_done_0_sqmuxa (
	.A(bitalign_curr_state_Z[4]),
	.B(rx_trng_done_Z),
	.C(bitalign_curr_state161_2_Z),
	.D(bitalign_curr_state159_2_Z),
	.Y(bit_align_dly_done_0_sqmuxa_Z)
);
defparam bit_align_dly_done_0_sqmuxa.INIT=16'h4000;
// @10:463
  CFG3 bitalign_curr_state155 (
	.A(un1_bitalign_curr_state_15_1_Z),
	.B(bitalign_curr_state155_1_Z),
	.C(bitalign_curr_state_Z[3]),
	.Y(bitalign_curr_state155_Z)
);
defparam bitalign_curr_state155.INIT=8'h04;
// @10:655
  CFG4 bitalign_curr_state162 (
	.A(bitalign_curr_state_Z[4]),
	.B(bitalign_curr_state_Z[3]),
	.C(bitalign_curr_state161_2_Z),
	.D(bitalign_curr_state_Z[0]),
	.Y(bitalign_curr_state162_Z)
);
defparam bitalign_curr_state162.INIT=16'h2000;
// @10:675
  CFG4 un34lto7 (
	.A(un16_tapcnt_final_4),
	.B(un16_tapcnt_final_5),
	.C(un34lto7_4_Z),
	.D(un34lto7_3_Z),
	.Y(un34)
);
defparam un34lto7.INIT=16'hFFFE;
// @10:400
  CFG4 bitalign_curr_state_0_sqmuxa_8 (
	.A(bitalign_curr_state41_Z),
	.B(bitalign_curr_state152_3_Z),
	.C(BIT_ALGN_OOR_c),
	.D(bitalign_curr_state_Z[3]),
	.Y(bitalign_curr_state_0_sqmuxa_8_Z)
);
defparam bitalign_curr_state_0_sqmuxa_8.INIT=16'h0080;
// @10:414
  CFG4 bitalign_curr_state153 (
	.A(bitalign_curr_state_Z[4]),
	.B(bitalign_curr_state_Z[3]),
	.C(N_1456_1),
	.D(bitalign_curr_state_Z[1]),
	.Y(bitalign_curr_state153_Z)
);
defparam bitalign_curr_state153.INIT=16'h0010;
// @10:813
  CFG4 sig_re_train (
	.A(EYE_MONITOR_LATE_net_0_0),
	.B(EYE_MONITOR_EARLY_net_0_0),
	.C(un1_sig_re_train_Z),
	.D(BIT_ALGN_ERR_0_c),
	.Y(sig_re_train_Z)
);
defparam sig_re_train.INIT=16'h00E0;
// @10:145
  CFG4 \un1_tap_cnt_0_sqmuxa_14_0[1]  (
	.A(restart_trng_fg_i),
	.B(un1_early_flags_1_sqmuxa_i),
	.C(N_82),
	.D(bitalign_curr_state_0_sqmuxa_10),
	.Y(un1_tap_cnt_0_sqmuxa_14_0_Z[1])
);
defparam \un1_tap_cnt_0_sqmuxa_14_0[1] .INIT=16'hBBBA;
// @10:485
  CFG4 bitalign_curr_state156 (
	.A(bitalign_curr_state_Z[4]),
	.B(bitalign_curr_state_Z[3]),
	.C(bitalign_curr_state152_1_Z),
	.D(bitalign_curr_state_Z[2]),
	.Y(bitalign_curr_state156_Z)
);
defparam bitalign_curr_state156.INIT=16'h1000;
// @10:420
  CFG4 un10_early_flags_125 (
	.A(tap_cnt_Z[1]),
	.B(un10_early_flags_1_Z[5]),
	.C(un10_early_flags_1_Z[24]),
	.D(un10_early_flags_1_Z[96]),
	.Y(un10_early_flags[125])
);
defparam un10_early_flags_125.INIT=16'h4000;
// @10:420
  CFG4 un10_early_flags_124 (
	.A(un10_early_flags_1_Z[12]),
	.B(tap_cnt_Z[1]),
	.C(un10_early_flags_1_Z[48]),
	.D(un10_early_flags_1_Z[64]),
	.Y(un10_early_flags[124])
);
defparam un10_early_flags_124.INIT=16'h2000;
// @10:420
  CFG4 un10_early_flags_123 (
	.A(un10_early_flags_1_Z[24]),
	.B(tap_cnt_Z[2]),
	.C(un10_early_flags_1_Z[3]),
	.D(un10_early_flags_1_Z[96]),
	.Y(un10_early_flags[123])
);
defparam un10_early_flags_123.INIT=16'h2000;
// @10:420
  CFG4 un10_early_flags_121 (
	.A(un10_early_flags_1_Z[9]),
	.B(tap_cnt_Z[2]),
	.C(un10_early_flags_1_Z[48]),
	.D(un10_early_flags_2_Z[69]),
	.Y(un10_early_flags[121])
);
defparam un10_early_flags_121.INIT=16'h2000;
// @10:420
  CFG4 un10_early_flags_120 (
	.A(tap_cnt_Z[2]),
	.B(un10_early_flags_1_Z[0]),
	.C(un10_early_flags_1_Z[24]),
	.D(un10_early_flags_1_Z[96]),
	.Y(un10_early_flags[120])
);
defparam un10_early_flags_120.INIT=16'h4000;
// @10:420
  CFG4 un10_early_flags_119 (
	.A(un10_early_flags_1_Z[20]),
	.B(tap_cnt_Z[3]),
	.C(un10_early_flags_1_Z[3]),
	.D(un10_early_flags_1_Z[96]),
	.Y(un10_early_flags[119])
);
defparam un10_early_flags_119.INIT=16'h2000;
// @10:420
  CFG4 un10_early_flags_116 (
	.A(tap_cnt_Z[3]),
	.B(un10_early_flags_1_Z[20]),
	.C(un10_early_flags_1_Z[0]),
	.D(un10_early_flags_1_Z[96]),
	.Y(un10_early_flags[116])
);
defparam un10_early_flags_116.INIT=16'h4000;
// @10:420
  CFG4 un10_early_flags_115 (
	.A(un10_early_flags_1_Z[48]),
	.B(un10_early_flags_1_Z[3]),
	.C(tap_cnt_Z[3]),
	.D(un10_early_flags_2_Z[67]),
	.Y(un10_early_flags[115])
);
defparam un10_early_flags_115.INIT=16'h0800;
// @10:420
  CFG4 un10_early_flags_114 (
	.A(tap_cnt_Z[3]),
	.B(N_1499),
	.C(un10_early_flags_2_Z[10]),
	.D(un10_early_flags_1_Z[96]),
	.Y(un10_early_flags[114])
);
defparam un10_early_flags_114.INIT=16'h1000;
// @10:420
  CFG4 un10_early_flags_113 (
	.A(tap_cnt_Z[3]),
	.B(N_1498),
	.C(un10_early_flags_2_Z[8]),
	.D(un10_early_flags_1_Z[96]),
	.Y(un10_early_flags[113])
);
defparam un10_early_flags_113.INIT=16'h1000;
// @10:420
  CFG4 un10_early_flags_112 (
	.A(un10_early_flags_1_Z[64]),
	.B(un10_early_flags_1_Z[48]),
	.C(tap_cnt_Z[3]),
	.D(un10_early_flags_2_Z[8]),
	.Y(un10_early_flags[112])
);
defparam un10_early_flags_112.INIT=16'h0800;
// @10:420
  CFG4 un10_early_flags_108 (
	.A(tap_cnt_Z[4]),
	.B(un10_early_flags_1_Z[12]),
	.C(un10_early_flags_1_Z[0]),
	.D(un10_early_flags_1_Z[96]),
	.Y(un10_early_flags[108])
);
defparam un10_early_flags_108.INIT=16'h4000;
// @10:420
  CFG4 un10_early_flags_107 (
	.A(un10_early_flags_1_Z[40]),
	.B(un10_early_flags_1_Z[3]),
	.C(tap_cnt_Z[4]),
	.D(un10_early_flags_2_Z[67]),
	.Y(un10_early_flags[107])
);
defparam un10_early_flags_107.INIT=16'h0800;
// @10:420
  CFG4 un10_early_flags_106 (
	.A(un10_early_flags_1_Z[10]),
	.B(tap_cnt_Z[4]),
	.C(un10_early_flags_1_Z[96]),
	.D(un10_early_flags_2_Z[10]),
	.Y(un10_early_flags[106])
);
defparam un10_early_flags_106.INIT=16'h2000;
// @10:420
  CFG4 un10_early_flags_105 (
	.A(un10_early_flags_1_Z[9]),
	.B(tap_cnt_Z[4]),
	.C(un10_early_flags_1_Z[96]),
	.D(un10_early_flags_2_Z[8]),
	.Y(un10_early_flags[105])
);
defparam un10_early_flags_105.INIT=16'h2000;
// @10:420
  CFG4 un10_early_flags_104 (
	.A(un10_early_flags_1_Z[40]),
	.B(tap_cnt_Z[4]),
	.C(un10_early_flags_1_Z[64]),
	.D(un10_early_flags_2_Z[8]),
	.Y(un10_early_flags[104])
);
defparam un10_early_flags_104.INIT=16'h2000;
// @10:420
  CFG4 un10_early_flags_126 (
	.A(tap_cnt_Z[0]),
	.B(un10_early_flags_1_Z[6]),
	.C(un10_early_flags_1_Z[24]),
	.D(un10_early_flags_1_Z[96]),
	.Y(un10_early_flags[126])
);
defparam un10_early_flags_126.INIT=16'h4000;
// @10:420
  CFG3 un10_early_flags_101 (
	.A(un10_early_flags_1_Z[96]),
	.B(un10_early_flags_1_Z[5]),
	.C(un10_early_flags_2_0[100]),
	.Y(un10_early_flags[101])
);
defparam un10_early_flags_101.INIT=8'h80;
// @10:420
  CFG3 un10_early_flags_100 (
	.A(un10_early_flags_1_Z[36]),
	.B(un10_early_flags_1_Z[64]),
	.C(un10_early_flags_2_0[100]),
	.Y(un10_early_flags[100])
);
defparam un10_early_flags_100.INIT=8'h80;
// @10:420
  CFG3 un10_early_flags_99 (
	.A(un10_early_flags_1_Z[3]),
	.B(un10_early_flags_2_0[96]),
	.C(un10_early_flags_1_Z[96]),
	.Y(un10_early_flags[99])
);
defparam un10_early_flags_99.INIT=8'h80;
// @10:420
  CFG4 un10_early_flags_98 (
	.A(tap_cnt_Z[1]),
	.B(tap_cnt_Z[5]),
	.C(un10_early_flags_1_Z[64]),
	.D(un10_early_flags_2_0[96]),
	.Y(un10_early_flags[98])
);
defparam un10_early_flags_98.INIT=16'h8000;
// @10:420
  CFG4 un10_early_flags_97 (
	.A(tap_cnt_Z[0]),
	.B(tap_cnt_Z[5]),
	.C(un10_early_flags_2_Z[69]),
	.D(un10_early_flags_2_0[96]),
	.Y(un10_early_flags[97])
);
defparam un10_early_flags_97.INIT=16'h8000;
// @10:420
  CFG4 un10_early_flags_94 (
	.A(tap_cnt_Z[5]),
	.B(un10_early_flags_1_Z[6]),
	.C(un10_early_flags_1_Z[24]),
	.D(un10_early_flags_1_Z[64]),
	.Y(un10_early_flags[94])
);
defparam un10_early_flags_94.INIT=16'h4000;
// @10:420
  CFG4 un10_early_flags_93 (
	.A(un10_early_flags_1_Z[5]),
	.B(un10_early_flags_1_Z[24]),
	.C(tap_cnt_Z[5]),
	.D(un10_early_flags_2_Z[69]),
	.Y(un10_early_flags[93])
);
defparam un10_early_flags_93.INIT=16'h0800;
// @10:420
  CFG4 un10_early_flags_91 (
	.A(un10_early_flags_1_Z[24]),
	.B(un10_early_flags_1_Z[3]),
	.C(tap_cnt_Z[5]),
	.D(un10_early_flags_2_Z[67]),
	.Y(un10_early_flags[91])
);
defparam un10_early_flags_91.INIT=16'h0800;
// @10:420
  CFG4 un10_early_flags_90 (
	.A(un10_early_flags_1_Z[10]),
	.B(tap_cnt_Z[5]),
	.C(un10_early_flags_1_Z[80]),
	.D(un10_early_flags_2_Z[10]),
	.Y(un10_early_flags[90])
);
defparam un10_early_flags_90.INIT=16'h2000;
// @10:420
  CFG4 un10_early_flags_89 (
	.A(tap_cnt_Z[5]),
	.B(un10_early_flags_1_Z[9]),
	.C(un10_early_flags_1_Z[80]),
	.D(un10_early_flags_2_Z[8]),
	.Y(un10_early_flags[89])
);
defparam un10_early_flags_89.INIT=16'h4000;
// @10:420
  CFG4 un10_early_flags_117 (
	.A(un10_early_flags_1_Z[5]),
	.B(un10_early_flags_1_Z[48]),
	.C(tap_cnt_Z[3]),
	.D(un10_early_flags_2_Z[69]),
	.Y(un10_early_flags[117])
);
defparam un10_early_flags_117.INIT=16'h0800;
// @10:420
  CFG4 un10_early_flags_86 (
	.A(un10_early_flags_1_Z[80]),
	.B(un10_early_flags_1_Z[6]),
	.C(tap_cnt_Z[5]),
	.D(un10_early_flags_2_Z[6]),
	.Y(un10_early_flags[86])
);
defparam un10_early_flags_86.INIT=16'h0800;
// @10:420
  CFG4 un10_early_flags_85 (
	.A(un10_early_flags_1_Z[80]),
	.B(un10_early_flags_1_Z[5]),
	.C(tap_cnt_Z[5]),
	.D(un10_early_flags_2_Z[4]),
	.Y(un10_early_flags[85])
);
defparam un10_early_flags_85.INIT=16'h0800;
// @10:420
  CFG4 un10_early_flags_84 (
	.A(un10_early_flags_1_Z[20]),
	.B(un10_early_flags_1_Z[64]),
	.C(tap_cnt_Z[5]),
	.D(un10_early_flags_2_Z[4]),
	.Y(un10_early_flags[84])
);
defparam un10_early_flags_84.INIT=16'h0800;
// @10:420
  CFG4 un10_early_flags_83 (
	.A(un10_early_flags_1_Z[80]),
	.B(un10_early_flags_1_Z[3]),
	.C(tap_cnt_Z[5]),
	.D(un10_early_flags_2_Z[0]),
	.Y(un10_early_flags[83])
);
defparam un10_early_flags_83.INIT=16'h0800;
// @10:420
  CFG4 un10_early_flags_82 (
	.A(tap_cnt_Z[5]),
	.B(N_1499),
	.C(un10_early_flags_2_Z[0]),
	.D(un10_early_flags_1_Z[64]),
	.Y(un10_early_flags[82])
);
defparam un10_early_flags_82.INIT=16'h1000;
// @10:420
  CFG4 un10_early_flags_81 (
	.A(N_1498),
	.B(tap_cnt_Z[5]),
	.C(un10_early_flags_2_Z[69]),
	.D(un10_early_flags_2_Z[0]),
	.Y(un10_early_flags[81])
);
defparam un10_early_flags_81.INIT=16'h1000;
// @10:420
  CFG4 un10_early_flags_80 (
	.A(un10_early_flags_1_Z[80]),
	.B(un10_early_flags_1_Z[0]),
	.C(tap_cnt_Z[5]),
	.D(un10_early_flags_2_Z[0]),
	.Y(un10_early_flags[80])
);
defparam un10_early_flags_80.INIT=16'h0800;
// @10:420
  CFG4 un10_early_flags_79 (
	.A(tap_cnt_Z[4]),
	.B(tap_cnt_Z[6]),
	.C(tap_cnt_Z[5]),
	.D(un10_early_flags_1_0[15]),
	.Y(un10_early_flags[79])
);
defparam un10_early_flags_79.INIT=16'h0400;
// @10:420
  CFG4 un10_early_flags_78 (
	.A(un10_early_flags_1_Z[72]),
	.B(un10_early_flags_1_Z[6]),
	.C(tap_cnt_Z[5]),
	.D(un10_early_flags_3_Z[46]),
	.Y(un10_early_flags[78])
);
defparam un10_early_flags_78.INIT=16'h0800;
// @10:420
  CFG3 un10_early_flags_77 (
	.A(un10_early_flags_2_0[76]),
	.B(un10_early_flags_1_Z[72]),
	.C(un10_early_flags_1_Z[5]),
	.Y(un10_early_flags[77])
);
defparam un10_early_flags_77.INIT=8'h80;
// @10:420
  CFG3 un10_early_flags_76 (
	.A(un10_early_flags_1_Z[64]),
	.B(un10_early_flags_2_0[76]),
	.C(un10_early_flags_1_Z[12]),
	.Y(un10_early_flags[76])
);
defparam un10_early_flags_76.INIT=8'h80;
// @10:420
  CFG3 un10_early_flags_75 (
	.A(un10_early_flags_2_0[72]),
	.B(un10_early_flags_1_Z[3]),
	.C(un10_early_flags_1_Z[72]),
	.Y(un10_early_flags[75])
);
defparam un10_early_flags_75.INIT=8'h80;
// @10:420
  CFG3 un10_early_flags_74 (
	.A(un10_early_flags_1_Z[64]),
	.B(un10_early_flags_1_Z[10]),
	.C(un10_early_flags_2_0[72]),
	.Y(un10_early_flags[74])
);
defparam un10_early_flags_74.INIT=8'h80;
// @10:420
  CFG4 un10_early_flags_103 (
	.A(un10_early_flags_1_Z[36]),
	.B(un10_early_flags_1_Z[3]),
	.C(tap_cnt_Z[4]),
	.D(un10_early_flags_3_Z[87]),
	.Y(un10_early_flags[103])
);
defparam un10_early_flags_103.INIT=16'h0800;
// @10:420
  CFG4 un10_early_flags_102 (
	.A(un10_early_flags_1_Z[6]),
	.B(un10_early_flags_1_Z[96]),
	.C(tap_cnt_Z[4]),
	.D(un10_early_flags_2_Z[6]),
	.Y(un10_early_flags[102])
);
defparam un10_early_flags_102.INIT=16'h0800;
// @10:420
  CFG4 un10_early_flags_71 (
	.A(tap_cnt_Z[6]),
	.B(tap_cnt_Z[2]),
	.C(un10_early_flags_1_Z[3]),
	.D(un10_early_flags_2_0[64]),
	.Y(un10_early_flags[71])
);
defparam un10_early_flags_71.INIT=16'h8000;
// @10:420
  CFG3 un10_early_flags_70 (
	.A(un10_early_flags_1_Z[6]),
	.B(un10_early_flags_1_Z[64]),
	.C(un10_early_flags_2_0[64]),
	.Y(un10_early_flags[70])
);
defparam un10_early_flags_70.INIT=8'h80;
// @10:420
  CFG3 un10_early_flags_69 (
	.A(un10_early_flags_1_Z[5]),
	.B(un10_early_flags_2_0[64]),
	.C(un10_early_flags_2_Z[69]),
	.Y(un10_early_flags[69])
);
defparam un10_early_flags_69.INIT=8'h80;
// @10:420
  CFG4 un10_early_flags_68 (
	.A(tap_cnt_Z[2]),
	.B(tap_cnt_Z[6]),
	.C(un10_early_flags_1_Z[0]),
	.D(un10_early_flags_2_0[64]),
	.Y(un10_early_flags[68])
);
defparam un10_early_flags_68.INIT=16'h8000;
// @10:420
  CFG3 un10_early_flags_67 (
	.A(un10_early_flags_2_0[64]),
	.B(un10_early_flags_1_Z[3]),
	.C(un10_early_flags_2_Z[67]),
	.Y(un10_early_flags[67])
);
defparam un10_early_flags_67.INIT=8'h80;
// @10:420
  CFG4 un10_early_flags_66 (
	.A(tap_cnt_Z[1]),
	.B(tap_cnt_Z[6]),
	.C(un10_early_flags_2_Z[10]),
	.D(un10_early_flags_2_0[64]),
	.Y(un10_early_flags[66])
);
defparam un10_early_flags_66.INIT=16'h8000;
// @10:420
  CFG4 un10_early_flags_65 (
	.A(tap_cnt_Z[0]),
	.B(tap_cnt_Z[6]),
	.C(un10_early_flags_2_Z[8]),
	.D(un10_early_flags_2_0[64]),
	.Y(un10_early_flags[65])
);
defparam un10_early_flags_65.INIT=16'h8000;
// @10:420
  CFG3 un10_early_flags_64 (
	.A(un10_early_flags_1_Z[64]),
	.B(un10_early_flags_2_0[64]),
	.C(un10_early_flags_2_Z[8]),
	.Y(un10_early_flags[64])
);
defparam un10_early_flags_64.INIT=8'h80;
// @10:420
  CFG4 un10_early_flags_62 (
	.A(un10_early_flags_1_Z[6]),
	.B(un10_early_flags_1_Z[24]),
	.C(tap_cnt_Z[6]),
	.D(un10_early_flags_1_Z[32]),
	.Y(un10_early_flags[62])
);
defparam un10_early_flags_62.INIT=16'h0800;
// @10:420
  CFG4 un10_early_flags_61 (
	.A(un10_early_flags_1_Z[5]),
	.B(un10_early_flags_1_Z[24]),
	.C(tap_cnt_Z[6]),
	.D(un10_early_flags_2_Z[37]),
	.Y(un10_early_flags[61])
);
defparam un10_early_flags_61.INIT=16'h0800;
// @10:420
  CFG4 un10_early_flags_60 (
	.A(tap_cnt_Z[6]),
	.B(un10_early_flags_1_Z[12]),
	.C(un10_early_flags_1_Z[0]),
	.D(un10_early_flags_1_Z[48]),
	.Y(un10_early_flags[60])
);
defparam un10_early_flags_60.INIT=16'h4000;
// @10:420
  CFG4 un10_early_flags_59 (
	.A(un10_early_flags_1_Z[24]),
	.B(un10_early_flags_1_Z[3]),
	.C(tap_cnt_Z[6]),
	.D(un10_early_flags_2_Z[35]),
	.Y(un10_early_flags[59])
);
defparam un10_early_flags_59.INIT=16'h0800;
// @10:420
  CFG4 un10_early_flags_88 (
	.A(un10_early_flags_1_Z[24]),
	.B(un10_early_flags_1_Z[64]),
	.C(tap_cnt_Z[5]),
	.D(un10_early_flags_2_Z[8]),
	.Y(un10_early_flags[88])
);
defparam un10_early_flags_88.INIT=16'h0800;
// @10:420
  CFG4 un10_early_flags_87 (
	.A(un10_early_flags_1_Z[20]),
	.B(un10_early_flags_1_Z[3]),
	.C(tap_cnt_Z[5]),
	.D(un10_early_flags_3_Z[87]),
	.Y(un10_early_flags[87])
);
defparam un10_early_flags_87.INIT=16'h0800;
// @10:420
  CFG4 un10_early_flags_56 (
	.A(un10_early_flags_1_Z[32]),
	.B(tap_cnt_Z[6]),
	.C(un10_early_flags_1_Z[24]),
	.D(un10_early_flags_2_Z[8]),
	.Y(un10_early_flags[56])
);
defparam un10_early_flags_56.INIT=16'h2000;
// @10:420
  CFG4 un10_early_flags_55 (
	.A(un10_early_flags_1_Z[20]),
	.B(un10_early_flags_1_Z[3]),
	.C(tap_cnt_Z[3]),
	.D(un10_early_flags_47_0_Z),
	.Y(un10_early_flags[55])
);
defparam un10_early_flags_55.INIT=16'h0800;
// @10:420
  CFG3 un10_early_flags_52 (
	.A(un10_early_flags_1_Z[20]),
	.B(un10_early_flags_1_Z[32]),
	.C(un10_early_flags_2_0[52]),
	.Y(un10_early_flags[52])
);
defparam un10_early_flags_52.INIT=8'h80;
// @10:420
  CFG3 un10_early_flags_48 (
	.A(un10_early_flags_1_Z[0]),
	.B(un10_early_flags_1_Z[48]),
	.C(un10_early_flags_2_0[48]),
	.Y(un10_early_flags[48])
);
defparam un10_early_flags_48.INIT=8'h80;
// @10:420
  CFG3 un10_early_flags_44 (
	.A(un10_early_flags_2_0[44]),
	.B(un10_early_flags_1_Z[32]),
	.C(un10_early_flags_1_Z[12]),
	.Y(un10_early_flags[44])
);
defparam un10_early_flags_44.INIT=8'h80;
// @10:420
  CFG3 un10_early_flags_73 (
	.A(un10_early_flags_1_Z[9]),
	.B(un10_early_flags_2_Z[69]),
	.C(un10_early_flags_2_0[72]),
	.Y(un10_early_flags[73])
);
defparam un10_early_flags_73.INIT=8'h80;
// @10:420
  CFG3 un10_early_flags_72 (
	.A(un10_early_flags_2_0[72]),
	.B(un10_early_flags_1_Z[0]),
	.C(un10_early_flags_1_Z[72]),
	.Y(un10_early_flags[72])
);
defparam un10_early_flags_72.INIT=8'h80;
// @10:420
  CFG3 un10_early_flags_41 (
	.A(un10_early_flags_1_Z[9]),
	.B(un10_early_flags_2_0[40]),
	.C(un10_early_flags_2_Z[37]),
	.Y(un10_early_flags[41])
);
defparam un10_early_flags_41.INIT=8'h80;
// @10:420
  CFG3 un10_early_flags_40 (
	.A(un10_early_flags_2_0[40]),
	.B(un10_early_flags_1_Z[0]),
	.C(un10_early_flags_1_Z[40]),
	.Y(un10_early_flags[40])
);
defparam un10_early_flags_40.INIT=8'h80;
// @10:420
  CFG3 un10_early_flags_38 (
	.A(un10_early_flags_1_Z[6]),
	.B(un10_early_flags_2_0[32]),
	.C(un10_early_flags_1_Z[32]),
	.Y(un10_early_flags[38])
);
defparam un10_early_flags_38.INIT=8'h80;
// @10:420
  CFG3 un10_early_flags_37 (
	.A(un10_early_flags_1_Z[5]),
	.B(un10_early_flags_2_0[32]),
	.C(un10_early_flags_2_Z[37]),
	.Y(un10_early_flags[37])
);
defparam un10_early_flags_37.INIT=8'h80;
// @10:420
  CFG3 un10_early_flags_36 (
	.A(un10_early_flags_1_Z[0]),
	.B(un10_early_flags_2_0[32]),
	.C(un10_early_flags_1_Z[36]),
	.Y(un10_early_flags[36])
);
defparam un10_early_flags_36.INIT=8'h80;
// @10:420
  CFG3 un10_early_flags_35 (
	.A(un10_early_flags_2_0[32]),
	.B(un10_early_flags_1_Z[3]),
	.C(un10_early_flags_2_Z[35]),
	.Y(un10_early_flags[35])
);
defparam un10_early_flags_35.INIT=8'h80;
// @10:420
  CFG4 un10_early_flags_34 (
	.A(tap_cnt_Z[1]),
	.B(tap_cnt_Z[5]),
	.C(un10_early_flags_2_Z[10]),
	.D(un10_early_flags_2_0[32]),
	.Y(un10_early_flags[34])
);
defparam un10_early_flags_34.INIT=16'h8000;
// @10:420
  CFG4 un10_early_flags_33 (
	.A(tap_cnt_Z[0]),
	.B(tap_cnt_Z[5]),
	.C(un10_early_flags_2_Z[8]),
	.D(un10_early_flags_2_0[32]),
	.Y(un10_early_flags[33])
);
defparam un10_early_flags_33.INIT=16'h8000;
// @10:420
  CFG3 un10_early_flags_32 (
	.A(un10_early_flags_1_Z[32]),
	.B(un10_early_flags_2_Z[8]),
	.C(un10_early_flags_2_0[32]),
	.Y(un10_early_flags[32])
);
defparam un10_early_flags_32.INIT=8'h80;
// @10:420
  CFG4 un10_early_flags_30 (
	.A(un10_early_flags_1_Z[6]),
	.B(un10_early_flags_1_Z[24]),
	.C(tap_cnt_Z[0]),
	.D(un10_early_flags_30_0_Z),
	.Y(un10_early_flags[30])
);
defparam un10_early_flags_30.INIT=16'h0800;
// @10:420
  CFG3 un10_early_flags_26 (
	.A(un10_early_flags_1_Z[10]),
	.B(un10_early_flags_2_0[24]),
	.C(un10_early_flags_1_Z[16]),
	.Y(un10_early_flags[26])
);
defparam un10_early_flags_26.INIT=8'h80;
// @10:420
  CFG3 un10_early_flags_25 (
	.A(un10_early_flags_1_Z[9]),
	.B(un10_early_flags_2_0[24]),
	.C(un10_early_flags_2_Z[21]),
	.Y(un10_early_flags[25])
);
defparam un10_early_flags_25.INIT=8'h80;
// @10:420
  CFG3 un10_early_flags_24 (
	.A(un10_early_flags_1_Z[24]),
	.B(un10_early_flags_2_0[24]),
	.C(un10_early_flags_1_Z[0]),
	.Y(un10_early_flags[24])
);
defparam un10_early_flags_24.INIT=8'h80;
// @10:420
  CFG3 un10_early_flags_22 (
	.A(un10_early_flags_1_Z[6]),
	.B(un10_early_flags_2_0[16]),
	.C(un10_early_flags_1_Z[16]),
	.Y(un10_early_flags[22])
);
defparam un10_early_flags_22.INIT=8'h80;
// @10:420
  CFG3 un10_early_flags_21 (
	.A(un10_early_flags_1_Z[5]),
	.B(un10_early_flags_2_0[16]),
	.C(un10_early_flags_2_Z[21]),
	.Y(un10_early_flags[21])
);
defparam un10_early_flags_21.INIT=8'h80;
// @10:420
  CFG3 un10_early_flags_20 (
	.A(un10_early_flags_1_Z[0]),
	.B(un10_early_flags_2_0[16]),
	.C(un10_early_flags_1_Z[20]),
	.Y(un10_early_flags[20])
);
defparam un10_early_flags_20.INIT=8'h80;
// @10:420
  CFG4 un10_early_flags_19 (
	.A(tap_cnt_Z[4]),
	.B(tap_cnt_Z[2]),
	.C(un10_early_flags_1_Z[3]),
	.D(un10_early_flags_2_0[16]),
	.Y(un10_early_flags[19])
);
defparam un10_early_flags_19.INIT=16'h2000;
// @10:420
  CFG3 un10_early_flags_18 (
	.A(N_1499),
	.B(un10_early_flags_2_Z[10]),
	.C(un10_early_flags_2_0[16]),
	.Y(un10_early_flags[18])
);
defparam un10_early_flags_18.INIT=8'h40;
// @10:420
  CFG3 un10_early_flags_17 (
	.A(N_1498),
	.B(un10_early_flags_2_Z[8]),
	.C(un10_early_flags_2_0[16]),
	.Y(un10_early_flags[17])
);
defparam un10_early_flags_17.INIT=8'h40;
// @10:420
  CFG3 un10_early_flags_16 (
	.A(un10_early_flags_1_Z[16]),
	.B(un10_early_flags_2_Z[8]),
	.C(un10_early_flags_2_0[16]),
	.Y(un10_early_flags[16])
);
defparam un10_early_flags_16.INIT=8'h80;
// @10:420
  CFG4 un10_early_flags_14 (
	.A(tap_cnt_Z[0]),
	.B(tap_cnt_Z[3]),
	.C(un10_early_flags_1_Z[6]),
	.D(un10_early_flags_2_0[0]),
	.Y(un10_early_flags[14])
);
defparam un10_early_flags_14.INIT=16'h4000;
// @10:420
  CFG3 un10_early_flags_42 (
	.A(un10_early_flags_1_Z[10]),
	.B(un10_early_flags_1_Z[32]),
	.C(un10_early_flags_2_0[40]),
	.Y(un10_early_flags[42])
);
defparam un10_early_flags_42.INIT=8'h80;
// @10:420
  CFG4 un10_early_flags_11 (
	.A(tap_cnt_Z[3]),
	.B(tap_cnt_Z[2]),
	.C(un10_early_flags_1_Z[3]),
	.D(un10_early_flags_2_0[0]),
	.Y(un10_early_flags[11])
);
defparam un10_early_flags_11.INIT=16'h2000;
// @10:420
  CFG3 un10_early_flags_10 (
	.A(un10_early_flags_1_Z[10]),
	.B(un10_early_flags_2_Z[10]),
	.C(un10_early_flags_2_0[0]),
	.Y(un10_early_flags[10])
);
defparam un10_early_flags_10.INIT=8'h80;
// @10:420
  CFG3 un10_early_flags_9 (
	.A(un10_early_flags_1_Z[9]),
	.B(un10_early_flags_2_Z[8]),
	.C(un10_early_flags_2_0[0]),
	.Y(un10_early_flags[9])
);
defparam un10_early_flags_9.INIT=8'h80;
// @10:420
  CFG4 un10_early_flags_8 (
	.A(tap_cnt_Z[0]),
	.B(tap_cnt_Z[3]),
	.C(un10_early_flags_2_Z[8]),
	.D(un10_early_flags_2_0[0]),
	.Y(un10_early_flags[8])
);
defparam un10_early_flags_8.INIT=16'h4000;
// @10:420
  CFG4 un10_early_flags_7 (
	.A(tap_cnt_Z[3]),
	.B(tap_cnt_Z[2]),
	.C(un10_early_flags_1_Z[3]),
	.D(un10_early_flags_2_0[0]),
	.Y(un10_early_flags[7])
);
defparam un10_early_flags_7.INIT=16'h4000;
// @10:420
  CFG3 un10_early_flags_6 (
	.A(un10_early_flags_1_Z[6]),
	.B(un10_early_flags_2_0[0]),
	.C(un10_early_flags_2_Z[6]),
	.Y(un10_early_flags[6])
);
defparam un10_early_flags_6.INIT=8'h80;
// @10:420
  CFG3 un10_early_flags_5 (
	.A(un10_early_flags_1_Z[5]),
	.B(un10_early_flags_2_0[0]),
	.C(un10_early_flags_2_Z[4]),
	.Y(un10_early_flags[5])
);
defparam un10_early_flags_5.INIT=8'h80;
// @10:420
  CFG4 un10_early_flags_4 (
	.A(tap_cnt_Z[0]),
	.B(tap_cnt_Z[2]),
	.C(un10_early_flags_2_0[0]),
	.D(un10_early_flags_2_Z[4]),
	.Y(un10_early_flags[4])
);
defparam un10_early_flags_4.INIT=16'h4000;
// @10:420
  CFG3 un10_early_flags_3 (
	.A(un10_early_flags_2_0[0]),
	.B(un10_early_flags_1_Z[3]),
	.C(un10_early_flags_2_Z[0]),
	.Y(un10_early_flags[3])
);
defparam un10_early_flags_3.INIT=8'h80;
// @10:420
  CFG4 un10_early_flags_2 (
	.A(tap_cnt_Z[0]),
	.B(tap_cnt_Z[1]),
	.C(un10_early_flags_2_0[0]),
	.D(un10_early_flags_2_Z[0]),
	.Y(un10_early_flags[2])
);
defparam un10_early_flags_2.INIT=16'h4000;
// @10:420
  CFG4 un10_early_flags_1 (
	.A(tap_cnt_Z[0]),
	.B(tap_cnt_Z[1]),
	.C(un10_early_flags_2_0[0]),
	.D(un10_early_flags_2_Z[0]),
	.Y(un10_early_flags[1])
);
defparam un10_early_flags_1.INIT=16'h2000;
// @10:420
  CFG3 un10_early_flags_0 (
	.A(un10_early_flags_1_Z[0]),
	.B(un10_early_flags_2_0[0]),
	.C(un10_early_flags_2_Z[0]),
	.Y(un10_early_flags[0])
);
defparam un10_early_flags_0.INIT=8'h80;
// @10:420
  CFG3 un10_early_flags_28 (
	.A(un10_early_flags_2_0[28]),
	.B(un10_early_flags_1_Z[16]),
	.C(un10_early_flags_1_Z[12]),
	.Y(un10_early_flags[28])
);
defparam un10_early_flags_28.INIT=8'h80;
// @10:531
  CFG4 early_flags_dec_127 (
	.A(emflag_cnt_Z[2]),
	.B(early_flags_dec_127_4_Z),
	.C(emflag_cnt_Z[1]),
	.D(emflag_cnt_Z[0]),
	.Y(early_flags_dec[127])
);
defparam early_flags_dec_127.INIT=16'h8000;
// @10:420
  CFG4 un10_early_flags_13 (
	.A(tap_cnt_Z[1]),
	.B(tap_cnt_Z[3]),
	.C(un10_early_flags_1_Z[5]),
	.D(un10_early_flags_2_0[0]),
	.Y(un10_early_flags[13])
);
defparam un10_early_flags_13.INIT=16'h4000;
// @10:145
  CFG4 \un1_tap_cnt_0_sqmuxa_14_i_a2[0]  (
	.A(un1_early_flags_1_sqmuxa_i),
	.B(rx_BIT_ALGN_MOVE_0_sqmuxa_1_Z),
	.C(N_63_0),
	.D(bitalign_curr_state_0_sqmuxa_10),
	.Y(N_89)
);
defparam \un1_tap_cnt_0_sqmuxa_14_i_a2[0] .INIT=16'h0001;
// @10:597
  CFG3 bitalign_curr_state160 (
	.A(i22_mux_1),
	.B(bitalign_curr_state152_1_Z),
	.C(bitalign_curr_state_Z[4]),
	.Y(bitalign_curr_state160_Z)
);
defparam bitalign_curr_state160.INIT=8'h08;
// @10:723
  CFG4 bitalign_curr_state163 (
	.A(bitalign_curr_state_Z[4]),
	.B(bitalign_curr_state_Z[3]),
	.C(bitalign_curr_state163_2),
	.D(bitalign_curr_state_Z[1]),
	.Y(bitalign_curr_state163_Z)
);
defparam bitalign_curr_state163.INIT=16'h4000;
// @10:420
  CFG3 un10_early_flags_12 (
	.A(un10_early_flags_1_Z[0]),
	.B(un10_early_flags_2_0[0]),
	.C(un10_early_flags_1_Z[12]),
	.Y(un10_early_flags[12])
);
defparam un10_early_flags_12.INIT=8'h80;
// @10:420
  CFG4 un10_early_flags_92 (
	.A(un10_early_flags_1_Z[12]),
	.B(un10_early_flags_1_Z[0]),
	.C(tap_cnt_Z[5]),
	.D(un10_early_flags_1_Z[80]),
	.Y(un10_early_flags[92])
);
defparam un10_early_flags_92.INIT=16'h0800;
// @10:420
  CFG3 un10_early_flags_96 (
	.A(un10_early_flags_1_Z[0]),
	.B(un10_early_flags_1_Z[96]),
	.C(un10_early_flags_2_0[96]),
	.Y(un10_early_flags[96])
);
defparam un10_early_flags_96.INIT=8'h80;
// @10:420
  CFG3 un10_early_flags_27 (
	.A(un10_early_flags_2_0[24]),
	.B(un10_early_flags_1_Z[24]),
	.C(un10_early_flags_1_Z[3]),
	.Y(un10_early_flags[27])
);
defparam un10_early_flags_27.INIT=8'h80;
// @10:420
  CFG3 un10_early_flags_43 (
	.A(un10_early_flags_2_0[40]),
	.B(un10_early_flags_1_Z[3]),
	.C(un10_early_flags_1_Z[40]),
	.Y(un10_early_flags[43])
);
defparam un10_early_flags_43.INIT=8'h80;
// @10:420
  CFG3 un10_early_flags_23 (
	.A(un10_early_flags_2_0[16]),
	.B(un10_early_flags_1_Z[3]),
	.C(un10_early_flags_1_Z[20]),
	.Y(un10_early_flags[23])
);
defparam un10_early_flags_23.INIT=8'h80;
// @10:420
  CFG4 un10_early_flags_57 (
	.A(un10_early_flags_1_Z[9]),
	.B(tap_cnt_Z[6]),
	.C(un10_early_flags_1_Z[48]),
	.D(un10_early_flags_2_Z[8]),
	.Y(un10_early_flags[57])
);
defparam un10_early_flags_57.INIT=16'h2000;
// @10:420
  CFG3 un10_early_flags_29 (
	.A(un10_early_flags_1_Z[24]),
	.B(un10_early_flags_2_0[28]),
	.C(un10_early_flags_1_Z[5]),
	.Y(un10_early_flags[29])
);
defparam un10_early_flags_29.INIT=8'h80;
// @10:420
  CFG3 un10_early_flags_39 (
	.A(un10_early_flags_2_0[32]),
	.B(un10_early_flags_1_Z[3]),
	.C(un10_early_flags_1_Z[36]),
	.Y(un10_early_flags[39])
);
defparam un10_early_flags_39.INIT=8'h80;
// @10:420
  CFG3 un10_early_flags_51 (
	.A(un10_early_flags_1_Z[3]),
	.B(un10_early_flags_2_0[48]),
	.C(un10_early_flags_1_Z[48]),
	.Y(un10_early_flags[51])
);
defparam un10_early_flags_51.INIT=8'h80;
// @10:420
  CFG3 un10_early_flags_53 (
	.A(un10_early_flags_1_Z[48]),
	.B(un10_early_flags_1_Z[5]),
	.C(un10_early_flags_2_0[52]),
	.Y(un10_early_flags[53])
);
defparam un10_early_flags_53.INIT=8'h80;
// @10:145
  CFG3 \bitalign_curr_state_34_4_0_.m107  (
	.A(early_flags_dec[127]),
	.B(bitalign_curr_state89_Z),
	.C(bitalign_curr_state_Z[0]),
	.Y(N_108)
);
defparam \bitalign_curr_state_34_4_0_.m107 .INIT=8'h40;
// @10:435
  CFG2 bitalign_curr_state154 (
	.A(bitalign_curr_state154_3_Z),
	.B(bitalign_curr_state_Z[3]),
	.Y(bitalign_curr_state154_Z)
);
defparam bitalign_curr_state154.INIT=4'h2;
// @10:322
  CFG3 bitalign_curr_state149 (
	.A(N_117_mux_1),
	.B(bitalign_curr_state_Z[4]),
	.C(i22_mux_1),
	.Y(bitalign_curr_state149_Z)
);
defparam bitalign_curr_state149.INIT=8'h20;
// @10:145
  CFG4 tapcnt_final_1_sqmuxa_2_RNI2NBR (
	.A(restart_trng_fg_i),
	.B(tapcnt_final_1_sqmuxa_2_Z),
	.C(tapcnt_final_2_sqmuxa_Z),
	.D(tapcnt_final_3_sqmuxa_Z),
	.Y(un1_bitalign_curr_state169_12_sn)
);
defparam tapcnt_final_1_sqmuxa_2_RNI2NBR.INIT=16'h5554;
// @10:250
  CFG3 rx_trng_done1_1_sqmuxa_i_o2 (
	.A(un1_rx_BIT_ALGN_START),
	.B(bitalign_curr_state12_Z),
	.C(un1_retrain_adj_tap_i),
	.Y(N_61)
);
defparam rx_trng_done1_1_sqmuxa_i_o2.INIT=8'hEC;
// @10:243
  CFG3 un1_bitalign_curr_state152 (
	.A(bitalign_curr_state_Z[2]),
	.B(bitalign_curr_state_Z[0]),
	.C(bitalign_curr_state155_1_Z),
	.Y(un1_bitalign_curr_state152_Z)
);
defparam un1_bitalign_curr_state152.INIT=8'h74;
// @10:764
  CFG4 un1_restart_trng_fg (
	.A(restart_trng_fg_i),
	.B(bitalign_curr_state148_2_Z),
	.C(bitalign_curr_state_Z[1]),
	.D(bitalign_curr_state_Z[0]),
	.Y(un1_restart_trng_fg_Z)
);
defparam un1_restart_trng_fg.INIT=16'hAAEA;
// @10:145
  CFG4 rx_BIT_ALGN_LOAD_9_iv (
	.A(restart_trng_fg_i),
	.B(rx_err_Z),
	.C(un1_tap_cnt_0_sqmuxa_6_0),
	.D(sig_rx_BIT_ALGN_CLR_FLGS_0_sqmuxa_Z),
	.Y(rx_BIT_ALGN_LOAD_9)
);
defparam rx_BIT_ALGN_LOAD_9_iv.INIT=16'h5150;
// @10:145
  CFG4 sig_rx_BIT_ALGN_CLR_FLGS_11_iv (
	.A(restart_trng_fg_i),
	.B(rx_err_Z),
	.C(un1_bitalign_curr_state_1_sqmuxa_6_i_0),
	.D(sig_rx_BIT_ALGN_CLR_FLGS_0_sqmuxa_Z),
	.Y(sig_rx_BIT_ALGN_CLR_FLGS_11)
);
defparam sig_rx_BIT_ALGN_CLR_FLGS_11_iv.INIT=16'h5150;
// @10:789
  CFG4 un2_early_late_diff_validlto3 (
	.A(early_late_diff_Z[3]),
	.B(early_late_diff_Z[2]),
	.C(early_late_diff_Z[1]),
	.D(early_late_diff_Z[0]),
	.Y(un2_early_late_diff_validlt7)
);
defparam un2_early_late_diff_validlto3.INIT=16'hA888;
// @10:145
  CFG2 \bitalign_curr_state_34_4_0_.m68  (
	.A(bitalign_curr_state13),
	.B(bitalign_curr_state_Z[0]),
	.Y(N_69)
);
defparam \bitalign_curr_state_34_4_0_.m68 .INIT=4'hD;
// @10:735
  CFG4 bitalign_curr_state164 (
	.A(bitalign_curr_state_Z[4]),
	.B(bitalign_curr_state_Z[3]),
	.C(bitalign_curr_state152_1_Z),
	.D(bitalign_curr_state_Z[2]),
	.Y(bitalign_curr_state164_Z)
);
defparam bitalign_curr_state164.INIT=16'h0040;
// @10:144
  CFG4 calc_done_RNO (
	.A(bitalign_curr_state_Z[4]),
	.B(early_flags_dec[127]),
	.C(un1_calc_done25_7_i),
	.D(restart_trng_fg_i),
	.Y(N_1431_i)
);
defparam calc_done_RNO.INIT=16'h00A8;
// @10:144
  CFG2 \tap_cnt_RNO[1]  (
	.A(N_79),
	.B(N_63_0),
	.Y(N_30_i)
);
defparam \tap_cnt_RNO[1] .INIT=4'h2;
// @10:144
  CFG2 \tap_cnt_RNO[6]  (
	.A(N_74),
	.B(N_63_0),
	.Y(N_1496_i)
);
defparam \tap_cnt_RNO[6] .INIT=4'h2;
// @10:144
  CFG2 \tap_cnt_RNO[5]  (
	.A(N_75),
	.B(N_63_0),
	.Y(N_1497_i)
);
defparam \tap_cnt_RNO[5] .INIT=4'h2;
// @10:144
  CFG2 \tap_cnt_RNO[4]  (
	.A(N_76),
	.B(N_63_0),
	.Y(N_24_i)
);
defparam \tap_cnt_RNO[4] .INIT=4'h2;
// @10:144
  CFG2 \tap_cnt_RNO[3]  (
	.A(N_77),
	.B(N_63_0),
	.Y(N_26_i)
);
defparam \tap_cnt_RNO[3] .INIT=4'h2;
// @10:144
  CFG2 \tap_cnt_RNO[2]  (
	.A(N_78),
	.B(N_63_0),
	.Y(N_28_i)
);
defparam \tap_cnt_RNO[2] .INIT=4'h2;
// @10:473
  CFG4 bitalign_curr_state61_0_0 (
	.A(tapcnt_final_upd_Z[0]),
	.B(tapcnt_final_Z[0]),
	.C(tap_cnt_Z[0]),
	.D(N_1416),
	.Y(bitalign_curr_state61_0)
);
defparam bitalign_curr_state61_0_0.INIT=16'h3C5A;
// @10:473
  CFG4 bitalign_curr_state61_1 (
	.A(tapcnt_final_upd_Z[1]),
	.B(tapcnt_final_Z[1]),
	.C(tap_cnt_Z[1]),
	.D(N_1416),
	.Y(bitalign_curr_state61_1_Z)
);
defparam bitalign_curr_state61_1.INIT=16'h3C5A;
// @10:473
  CFG4 bitalign_curr_state61_4 (
	.A(tapcnt_final_upd_Z[4]),
	.B(tapcnt_final_Z[4]),
	.C(tap_cnt_Z[4]),
	.D(N_1416),
	.Y(bitalign_curr_state61_4_Z)
);
defparam bitalign_curr_state61_4.INIT=16'h3C5A;
// @10:473
  CFG4 bitalign_curr_state61_5 (
	.A(tapcnt_final_upd_Z[5]),
	.B(tapcnt_final_Z[5]),
	.C(tap_cnt_Z[5]),
	.D(N_1416),
	.Y(bitalign_curr_state61_5_Z)
);
defparam bitalign_curr_state61_5.INIT=16'h3C5A;
// @10:473
  CFG4 bitalign_curr_state61_6 (
	.A(tapcnt_final_upd_Z[6]),
	.B(tapcnt_final_Z[6]),
	.C(tap_cnt_Z[6]),
	.D(N_1416),
	.Y(bitalign_curr_state61_6_Z)
);
defparam bitalign_curr_state61_6.INIT=16'h3C5A;
// @10:473
  CFG4 bitalign_curr_state61_3 (
	.A(tapcnt_final_upd_Z[3]),
	.B(tapcnt_final_Z[3]),
	.C(tap_cnt_Z[3]),
	.D(N_1416),
	.Y(bitalign_curr_state61_3_Z)
);
defparam bitalign_curr_state61_3.INIT=16'h3C5A;
// @10:473
  CFG4 bitalign_curr_state61_2 (
	.A(tapcnt_final_upd_Z[2]),
	.B(tapcnt_final_Z[2]),
	.C(tap_cnt_Z[2]),
	.D(N_1416),
	.Y(bitalign_curr_state61_2_Z)
);
defparam bitalign_curr_state61_2.INIT=16'h3C5A;
// @10:145
  CFG4 \bitalign_curr_state_34_4_0_.m19  (
	.A(late_cur_set_Z),
	.B(early_cur_set_Z),
	.C(late_flags_pmux),
	.D(early_flags_pmux),
	.Y(N_20)
);
defparam \bitalign_curr_state_34_4_0_.m19 .INIT=16'h1300;
// @10:145
  CFG4 \bitalign_curr_state_34_4_0_.m62  (
	.A(N_35),
	.B(N_60_0),
	.C(bitalign_curr_state_Z[0]),
	.D(early_flags_dec[127]),
	.Y(N_63)
);
defparam \bitalign_curr_state_34_4_0_.m62 .INIT=16'h0C5C;
// @10:145
  CFG4 \bitalign_curr_state_34_4_0_.m46  (
	.A(un1_retrain_adj_tap_i),
	.B(bitalign_curr_state13),
	.C(bitalign_curr_state_Z[0]),
	.D(sig_rx_BIT_ALGN_CLR_FLGS14_Z),
	.Y(N_47)
);
defparam \bitalign_curr_state_34_4_0_.m46 .INIT=16'h0BFB;
// @10:243
  CFG4 un1_bitalign_curr_state_15_0 (
	.A(bitalign_curr_state_Z[1]),
	.B(un1_bitalign_curr_state_15_1_Z),
	.C(bitalign_curr_state_Z[3]),
	.D(bitalign_curr_state_Z[2]),
	.Y(un1_bitalign_curr_state_15_0_Z)
);
defparam un1_bitalign_curr_state_15_0.INIT=16'hECFE;
// @10:670
  CFG4 calc_done25_239 (
	.A(calc_done25_191_Z),
	.B(calc_done25_190_Z),
	.C(calc_done25_189_Z),
	.D(calc_done25_188_Z),
	.Y(calc_done25_239_Z)
);
defparam calc_done25_239.INIT=16'h8000;
// @10:670
  CFG4 calc_done25_238 (
	.A(calc_done25_187_Z),
	.B(calc_done25_186_Z),
	.C(calc_done25_185_Z),
	.D(calc_done25_184_Z),
	.Y(calc_done25_238_Z)
);
defparam calc_done25_238.INIT=16'h8000;
// @10:670
  CFG4 calc_done25_237 (
	.A(calc_done25_183_Z),
	.B(calc_done25_182_Z),
	.C(calc_done25_181_Z),
	.D(calc_done25_180_Z),
	.Y(calc_done25_237_Z)
);
defparam calc_done25_237.INIT=16'h8000;
// @10:670
  CFG4 calc_done25_236 (
	.A(calc_done25_179_Z),
	.B(calc_done25_178_Z),
	.C(calc_done25_177_Z),
	.D(calc_done25_176_Z),
	.Y(calc_done25_236_Z)
);
defparam calc_done25_236.INIT=16'h8000;
// @10:670
  CFG4 calc_done25_235 (
	.A(calc_done25_175_Z),
	.B(calc_done25_174_Z),
	.C(calc_done25_173_Z),
	.D(calc_done25_172_Z),
	.Y(calc_done25_235_Z)
);
defparam calc_done25_235.INIT=16'h8000;
// @10:670
  CFG4 calc_done25_234 (
	.A(calc_done25_171_Z),
	.B(calc_done25_170_Z),
	.C(calc_done25_169_Z),
	.D(calc_done25_168_Z),
	.Y(calc_done25_234_Z)
);
defparam calc_done25_234.INIT=16'h8000;
// @10:670
  CFG4 calc_done25_233 (
	.A(calc_done25_167_Z),
	.B(calc_done25_166_Z),
	.C(calc_done25_165_Z),
	.D(calc_done25_164_Z),
	.Y(calc_done25_233_Z)
);
defparam calc_done25_233.INIT=16'h8000;
// @10:670
  CFG4 calc_done25_231 (
	.A(calc_done25_159_Z),
	.B(calc_done25_158_Z),
	.C(calc_done25_157_Z),
	.D(calc_done25_156_Z),
	.Y(calc_done25_231_Z)
);
defparam calc_done25_231.INIT=16'h8000;
// @10:670
  CFG4 calc_done25_230 (
	.A(calc_done25_155_Z),
	.B(calc_done25_154_Z),
	.C(calc_done25_153_Z),
	.D(calc_done25_152_Z),
	.Y(calc_done25_230_Z)
);
defparam calc_done25_230.INIT=16'h8000;
// @10:670
  CFG4 calc_done25_229 (
	.A(calc_done25_151_Z),
	.B(calc_done25_150_Z),
	.C(calc_done25_149_Z),
	.D(calc_done25_148_Z),
	.Y(calc_done25_229_Z)
);
defparam calc_done25_229.INIT=16'h8000;
// @10:670
  CFG4 calc_done25_228 (
	.A(calc_done25_147_Z),
	.B(calc_done25_146_Z),
	.C(calc_done25_145_Z),
	.D(calc_done25_144_Z),
	.Y(calc_done25_228_Z)
);
defparam calc_done25_228.INIT=16'h8000;
// @10:670
  CFG4 calc_done25_227 (
	.A(calc_done25_143_Z),
	.B(calc_done25_142_Z),
	.C(calc_done25_141_Z),
	.D(calc_done25_140_Z),
	.Y(calc_done25_227_Z)
);
defparam calc_done25_227.INIT=16'h8000;
// @10:670
  CFG4 calc_done25_226 (
	.A(calc_done25_139_Z),
	.B(calc_done25_138_Z),
	.C(calc_done25_137_Z),
	.D(calc_done25_136_Z),
	.Y(calc_done25_226_Z)
);
defparam calc_done25_226.INIT=16'h8000;
// @10:670
  CFG4 calc_done25_225 (
	.A(calc_done25_135_Z),
	.B(calc_done25_134_Z),
	.C(calc_done25_133_Z),
	.D(calc_done25_132_Z),
	.Y(calc_done25_225_Z)
);
defparam calc_done25_225.INIT=16'h8000;
// @10:670
  CFG4 calc_done25_224 (
	.A(calc_done25_131_Z),
	.B(calc_done25_130_Z),
	.C(calc_done25_129_Z),
	.D(calc_done25_128_Z),
	.Y(calc_done25_224_Z)
);
defparam calc_done25_224.INIT=16'h8000;
// @10:531
  CFG4 bitalign_curr_state_2_sqmuxa_4_0 (
	.A(bitalign_curr_state_Z[0]),
	.B(bitalign_curr_state_Z[2]),
	.C(early_flags_dec[127]),
	.D(bitalign_curr_state_2_sqmuxa_4_0_0_Z),
	.Y(emflag_cnt_0_sqmuxa)
);
defparam bitalign_curr_state_2_sqmuxa_4_0.INIT=16'h0800;
// @10:243
  CFG4 un1_bitalign_curr_state148_2 (
	.A(bitalign_curr_state152_1_Z),
	.B(N_117_mux_1),
	.C(bitalign_curr_state_Z[3]),
	.D(bitalign_curr_state_Z[2]),
	.Y(un1_bitalign_curr_state148_2_Z)
);
defparam un1_bitalign_curr_state148_2.INIT=16'hC0AC;
// @10:435
  CFG3 sig_rx_BIT_ALGN_CLR_FLGS_0_sqmuxa (
	.A(sig_rx_BIT_ALGN_CLR_FLGS14_Z),
	.B(bitalign_curr_state154_Z),
	.C(calc_done_Z),
	.Y(sig_rx_BIT_ALGN_CLR_FLGS_0_sqmuxa_Z)
);
defparam sig_rx_BIT_ALGN_CLR_FLGS_0_sqmuxa.INIT=8'h80;
// @10:835
  CFG4 reset_dly_fg4 (
	.A(rst_cnt_Z[0]),
	.B(reset_dly_fg4_8_Z),
	.C(rst_cnt_Z[1]),
	.D(reset_dly_fg4_4_Z),
	.Y(reset_dly_fg4_Z)
);
defparam reset_dly_fg4.INIT=16'h8000;
// @10:370
  CFG3 rx_BIT_ALGN_LOAD_0_sqmuxa (
	.A(sig_rx_BIT_ALGN_CLR_FLGS14_Z),
	.B(tap_cnt_0_sqmuxa_2_0),
	.C(un1_bitalign_curr_state152_Z),
	.Y(rx_BIT_ALGN_LOAD_0_sqmuxa_Z)
);
defparam rx_BIT_ALGN_LOAD_0_sqmuxa.INIT=8'h80;
// @10:370
  CFG4 sig_rx_BIT_ALGN_CLR_FLGS_0_sqmuxa_1 (
	.A(sig_rx_BIT_ALGN_CLR_FLGS14_Z),
	.B(tap_cnt_0_sqmuxa_2_0),
	.C(bitalign_curr_state_Z[1]),
	.D(un1_bitalign_curr_state151_Z),
	.Y(sig_rx_BIT_ALGN_CLR_FLGS_0_sqmuxa_1_Z)
);
defparam sig_rx_BIT_ALGN_CLR_FLGS_0_sqmuxa_1.INIT=16'h8000;
// @10:144
  CFG3 rx_err_2_sqmuxa_0_373_a2 (
	.A(restart_trng_fg_i),
	.B(early_flags_dec[127]),
	.C(bitalign_curr_state162_Z),
	.Y(N_1392)
);
defparam rx_err_2_sqmuxa_0_373_a2.INIT=8'h40;
// @10:243
  CFG4 un1_bitalign_curr_state148_3 (
	.A(bitalign_curr_state_Z[4]),
	.B(bitalign_curr_state_Z[3]),
	.C(bitalign_curr_state_Z[0]),
	.D(bitalign_curr_state_Z[2]),
	.Y(un1_bitalign_curr_state148_3_Z)
);
defparam un1_bitalign_curr_state148_3.INIT=16'h0421;
// @10:145
  CFG4 \late_flags_7_i_o4[49]  (
	.A(tap_cnt_Z[0]),
	.B(tap_cnt_Z[1]),
	.C(un10_early_flags_2_0[48]),
	.D(un10_early_flags_1_Z[48]),
	.Y(N_208)
);
defparam \late_flags_7_i_o4[49] .INIT=16'hDFFF;
// @10:145
  CFG4 \late_flags_7_i_o4[50]  (
	.A(tap_cnt_Z[0]),
	.B(tap_cnt_Z[1]),
	.C(un10_early_flags_2_0[48]),
	.D(un10_early_flags_1_Z[48]),
	.Y(N_209)
);
defparam \late_flags_7_i_o4[50] .INIT=16'hBFFF;
// @10:887
  CFG3 early_flags_0_sqmuxa_1 (
	.A(sig_rx_BIT_ALGN_CLR_FLGS14_Z),
	.B(BIT_ALGN_ERR_0_c),
	.C(bitalign_curr_state149_Z),
	.Y(early_flags_0_sqmuxa_1_Z)
);
defparam early_flags_0_sqmuxa_1.INIT=8'hD0;
// @10:322
  CFG3 bitalign_curr_state_1_sqmuxa_4 (
	.A(sig_rx_BIT_ALGN_CLR_FLGS14_Z),
	.B(bitalign_curr_state149_Z),
	.C(BIT_ALGN_ERR_0_c),
	.Y(bitalign_curr_state_1_sqmuxa_4_Z)
);
defparam bitalign_curr_state_1_sqmuxa_4.INIT=8'h08;
// @10:485
  CFG2 rx_BIT_ALGN_MOVE_0_sqmuxa_1 (
	.A(bitalign_curr_state156_Z),
	.B(sig_rx_BIT_ALGN_CLR_FLGS14_Z),
	.Y(rx_BIT_ALGN_MOVE_0_sqmuxa_1_Z)
);
defparam rx_BIT_ALGN_MOVE_0_sqmuxa_1.INIT=4'h8;
// @10:887
  CFG2 early_flags_1_sqmuxa_1 (
	.A(bitalign_curr_state148_Z),
	.B(bitalign_curr_state12_Z),
	.Y(early_flags_1_sqmuxa_1_Z)
);
defparam early_flags_1_sqmuxa_1.INIT=4'h2;
// @10:250
  CFG2 tap_cnt_0_sqmuxa_1 (
	.A(bitalign_curr_state148_Z),
	.B(bitalign_curr_state12_Z),
	.Y(tap_cnt_0_sqmuxa_1_Z)
);
defparam tap_cnt_0_sqmuxa_1.INIT=4'h8;
// @10:250
  CFG4 bit_align_done_0_sqmuxa_2 (
	.A(un1_retrain_adj_tap_i),
	.B(un1_rx_BIT_ALGN_START),
	.C(bitalign_curr_state12_Z),
	.D(bitalign_curr_state148_Z),
	.Y(bit_align_done_0_sqmuxa_2_Z)
);
defparam bit_align_done_0_sqmuxa_2.INIT=16'hF400;
// @10:250
  CFG2 rx_trng_done1_1_sqmuxa_i (
	.A(N_61),
	.B(bitalign_curr_state148_Z),
	.Y(N_52)
);
defparam rx_trng_done1_1_sqmuxa_i.INIT=4'hB;
// @10:735
  CFG2 rx_trng_done_1_sqmuxa (
	.A(bitalign_curr_state164_Z),
	.B(bitalign_curr_state41_Z),
	.Y(rx_trng_done_1_sqmuxa_Z)
);
defparam rx_trng_done_1_sqmuxa.INIT=4'h2;
// @10:414
  CFG2 early_flags_0_sqmuxa (
	.A(bitalign_curr_state153_Z),
	.B(BIT_ALGN_OOR_c),
	.Y(early_flags_0_sqmuxa_Z)
);
defparam early_flags_0_sqmuxa.INIT=4'h8;
// @10:414
  CFG2 early_flags_1_sqmuxa (
	.A(bitalign_curr_state153_Z),
	.B(BIT_ALGN_OOR_c),
	.Y(early_flags_1_sqmuxa_Z)
);
defparam early_flags_1_sqmuxa.INIT=4'h2;
// @10:764
  CFG3 \wait_cnt_4[0]  (
	.A(bitalign_curr_state152_3_Z),
	.B(wait_cnt_Z[0]),
	.C(un1_restart_trng_fg_Z),
	.Y(wait_cnt_4_Z[0])
);
defparam \wait_cnt_4[0] .INIT=8'hF6;
// @10:775
  CFG3 \wait_cnt_4_RNO[2]  (
	.A(wait_cnt_Z[1]),
	.B(wait_cnt_Z[0]),
	.C(bitalign_curr_state152_3_Z),
	.Y(CO1)
);
defparam \wait_cnt_4_RNO[2] .INIT=8'hE0;
// @10:675
  CFG2 un1_tapcnt_final (
	.A(un34),
	.B(un16_tapcnt_final_cry_7_Z),
	.Y(un1_tapcnt_final_Z)
);
defparam un1_tapcnt_final.INIT=4'h2;
// @10:463
  CFG2 rx_BIT_ALGN_DIR_1_sqmuxa (
	.A(bitalign_curr_state155_Z),
	.B(sig_rx_BIT_ALGN_CLR_FLGS14_Z),
	.Y(rx_BIT_ALGN_DIR_1_sqmuxa_Z)
);
defparam rx_BIT_ALGN_DIR_1_sqmuxa.INIT=4'h2;
// @10:887
  CFG2 early_val_0_sqmuxa_1_0 (
	.A(bitalign_curr_state160_Z),
	.B(early_cur_set_Z),
	.Y(early_val_0_sqmuxa_1_0_Z)
);
defparam early_val_0_sqmuxa_1_0.INIT=4'h8;
// @10:144
  CFG4 sig_rx_BIT_ALGN_CLR_FLGS_0_sqmuxa_2_i (
	.A(sig_rx_BIT_ALGN_CLR_FLGS_0_sqmuxa_Z),
	.B(un1_bitalign_curr_state_1_sqmuxa_6_i_0),
	.C(restart_trng_fg_i),
	.D(un1_rx_BIT_ALGN_LOAD_0_sqmuxa_i_0),
	.Y(sig_rx_BIT_ALGN_CLR_FLGS_0_sqmuxa_2_i_Z)
);
defparam sig_rx_BIT_ALGN_CLR_FLGS_0_sqmuxa_2_i.INIT=16'hFFFE;
// @10:144
  CFG4 rx_BIT_ALGN_LOAD_0_sqmuxa_1_i (
	.A(restart_trng_fg_i),
	.B(rx_BIT_ALGN_LOAD_0_sqmuxa_Z),
	.C(sig_rx_BIT_ALGN_CLR_FLGS_0_sqmuxa_Z),
	.D(un1_tap_cnt_0_sqmuxa_6_0),
	.Y(rx_BIT_ALGN_LOAD_0_sqmuxa_1_i_Z)
);
defparam rx_BIT_ALGN_LOAD_0_sqmuxa_1_i.INIT=16'hFFFE;
// @10:144
  CFG4 rx_trng_done1_RNO (
	.A(restart_trng_fg_i),
	.B(N_1416),
	.C(bitalign_curr_state_Z[3]),
	.D(bitalign_curr_state_Z[2]),
	.Y(N_1415_i)
);
defparam rx_trng_done1_RNO.INIT=16'h0010;
// @10:145
  CFG3 \bitalign_curr_state_34_4_0_.m52  (
	.A(late_last_set15_Z),
	.B(early_flags_dec[127]),
	.C(N_20),
	.Y(N_119_mux)
);
defparam \bitalign_curr_state_34_4_0_.m52 .INIT=8'h10;
// @10:145
  CFG3 \bitalign_curr_state_34_4_0_.m13  (
	.A(bitalign_curr_state_Z[1]),
	.B(N_11),
	.C(N_114_mux),
	.Y(N_14)
);
defparam \bitalign_curr_state_34_4_0_.m13 .INIT=8'hB1;
// @11:71
  CFG3 calc_done_0_sqmuxa_RNIFT9H (
	.A(calc_done_0_sqmuxa_Z),
	.B(restart_trng_fg_i),
	.C(bitalign_curr_state154_Z),
	.Y(timeout_cntlde_0)
);
defparam calc_done_0_sqmuxa_RNIFT9H.INIT=8'hEC;
// @10:243
  CFG4 un1_bitalign_curr_state148_8_0 (
	.A(bit_align_dly_done_Z),
	.B(bitalign_curr_state163_Z),
	.C(bitalign_curr_state154_Z),
	.D(calc_done_0_sqmuxa_Z),
	.Y(un1_bitalign_curr_state148_8_0_Z)
);
defparam un1_bitalign_curr_state148_8_0.INIT=16'h44F4;
// @10:243
  CFG3 un1_bitalign_curr_state148_4_1 (
	.A(bitalign_curr_state164_Z),
	.B(bitalign_curr_state162_Z),
	.C(bitalign_curr_state163_Z),
	.Y(un1_bitalign_curr_state148_4_1_Z)
);
defparam un1_bitalign_curr_state148_4_1.INIT=8'hFE;
// @10:620
  CFG3 early_last_set_1_sqmuxa_1_3 (
	.A(N_20),
	.B(late_last_set15_Z),
	.C(bitalign_curr_state161_Z),
	.Y(early_last_set_1_sqmuxa_1_3_Z)
);
defparam early_last_set_1_sqmuxa_1_3.INIT=8'h20;
// @10:695
  CFG4 un1_early_late_diff_valid (
	.A(late_last_set_Z),
	.B(early_last_set_Z),
	.C(un2_early_late_diff_validlto7_2_Z),
	.D(un2_early_late_diff_validlt7),
	.Y(un1_early_late_diff_valid_Z)
);
defparam un1_early_late_diff_valid.INIT=16'h8880;
// @10:243
  CFG3 bit_align_done_2_sqmuxa (
	.A(bit_align_dly_done_0_sqmuxa_Z),
	.B(sig_re_train_Z),
	.C(restart_trng_fg_i),
	.Y(bit_align_done_2_sqmuxa_Z)
);
defparam bit_align_done_2_sqmuxa.INIT=8'h02;
// @10:887
  CFG3 rx_err_1_sqmuxa (
	.A(bitalign_curr_state162_Z),
	.B(un1_calc_done25_7_i),
	.C(early_flags_dec[127]),
	.Y(rx_err_1_sqmuxa_Z)
);
defparam rx_err_1_sqmuxa.INIT=8'h20;
// @10:473
  CFG3 bitalign_curr_state_0_sqmuxa_9 (
	.A(sig_rx_BIT_ALGN_CLR_FLGS14_Z),
	.B(bitalign_curr_state155_Z),
	.C(bitalign_curr_state61),
	.Y(bitalign_curr_state_0_sqmuxa_9_Z)
);
defparam bitalign_curr_state_0_sqmuxa_9.INIT=8'h80;
// @10:243
  CFG3 un1_bitalign_curr_state148_5_4 (
	.A(bitalign_curr_state154_3_Z),
	.B(bitalign_curr_state149_Z),
	.C(bitalign_curr_state148_Z),
	.Y(un1_bitalign_curr_state148_5_4_Z)
);
defparam un1_bitalign_curr_state148_5_4.INIT=8'hFE;
// @10:243
  CFG3 bit_align_done_0_sqmuxa_3_1 (
	.A(bitalign_curr_state_1_sqmuxa_4_Z),
	.B(restart_trng_fg_i),
	.C(bit_align_dly_done_0_sqmuxa_Z),
	.Y(bit_align_done_0_sqmuxa_3_1_Z)
);
defparam bit_align_done_0_sqmuxa_3_1.INIT=8'h01;
// @10:620
  CFG3 early_late_diff_0_sqmuxa (
	.A(late_flags_pmux),
	.B(late_last_set15_Z),
	.C(bitalign_curr_state161_Z),
	.Y(early_late_diff_0_sqmuxa_Z)
);
defparam early_late_diff_0_sqmuxa.INIT=8'h80;
// @10:243
  CFG2 un1_bitalign_curr_state_13_1 (
	.A(early_flags_0_sqmuxa_1_Z),
	.B(bitalign_curr_state_Z[4]),
	.Y(un1_bitalign_curr_state_13_1_Z)
);
defparam un1_bitalign_curr_state_13_1.INIT=4'hE;
// @10:243
  CFG4 un1_early_flags_1_sqmuxa (
	.A(sig_rx_BIT_ALGN_CLR_FLGS14_Z),
	.B(mv_dn_fg_Z),
	.C(early_flags_1_sqmuxa_Z),
	.D(bitalign_curr_state156_Z),
	.Y(un1_early_flags_1_sqmuxa_i)
);
defparam un1_early_flags_1_sqmuxa.INIT=16'hF2F0;
// @10:243
  CFG3 un1_early_flags_1_sqmuxa_1 (
	.A(sig_rx_BIT_ALGN_CLR_FLGS14_Z),
	.B(early_flags_1_sqmuxa_Z),
	.C(bitalign_curr_state156_Z),
	.Y(un1_early_flags_1_sqmuxa_1_Z)
);
defparam un1_early_flags_1_sqmuxa_1.INIT=8'hDC;
// @10:243
  CFG4 un1_rx_BIT_ALGN_LOAD_0_sqmuxa (
	.A(calc_done_Z),
	.B(sig_rx_BIT_ALGN_CLR_FLGS14_Z),
	.C(bitalign_curr_state154_Z),
	.D(rx_BIT_ALGN_LOAD_0_sqmuxa_Z),
	.Y(un1_rx_BIT_ALGN_LOAD_0_sqmuxa_i_0)
);
defparam un1_rx_BIT_ALGN_LOAD_0_sqmuxa.INIT=16'hFF40;
// @10:250
  CFG2 tapcnt_final_upd_3_sqmuxa (
	.A(early_flags_1_sqmuxa_1_Z),
	.B(un1_rx_BIT_ALGN_START),
	.Y(tapcnt_final_upd_3_sqmuxa_Z)
);
defparam tapcnt_final_upd_3_sqmuxa.INIT=4'h2;
// @10:688
  CFG4 un1_noearly_nolate_diff_nxt_valid (
	.A(un16_tapcnt_final_3),
	.B(un2_noearly_nolate_diff_nxt_validlt3),
	.C(un2_noearly_nolate_diff_nxt_validlto7_2_Z),
	.D(un1_early_late_diff_1_cry_7_Z),
	.Y(un1_noearly_nolate_diff_nxt_valid_Z)
);
defparam un1_noearly_nolate_diff_nxt_valid.INIT=16'hF800;
// @10:145
  CFG2 un1_restart_trng_fg_10_1 (
	.A(bitalign_curr_state_1_sqmuxa_4_Z),
	.B(restart_trng_fg_i),
	.Y(un1_restart_trng_fg_10_sn_1)
);
defparam un1_restart_trng_fg_10_1.INIT=4'hE;
// @10:764
  CFG4 \wait_cnt_4[1]  (
	.A(wait_cnt_Z[0]),
	.B(wait_cnt_Z[1]),
	.C(bitalign_curr_state152_3_Z),
	.D(un1_restart_trng_fg_Z),
	.Y(wait_cnt_4_Z[1])
);
defparam \wait_cnt_4[1] .INIT=16'hFF9C;
// @10:681
  CFG4 un1_noearly_nolate_diff_start_valid (
	.A(un10_tapcnt_final_3),
	.B(un2_noearly_nolate_diff_start_validlt3),
	.C(un2_noearly_nolate_diff_start_validlto7_2_Z),
	.D(un1_early_late_diff_cry_7_Z),
	.Y(un1_noearly_nolate_diff_start_valid_Z)
);
defparam un1_noearly_nolate_diff_start_valid.INIT=16'hF800;
// @10:473
  CFG4 bitalign_curr_state61_NE_4 (
	.A(bitalign_curr_state61_6_Z),
	.B(bitalign_curr_state61_3_Z),
	.C(bitalign_curr_state61_2_Z),
	.D(bitalign_curr_state61_1_Z),
	.Y(bitalign_curr_state61_NE_4_Z)
);
defparam bitalign_curr_state61_NE_4.INIT=16'hFFFE;
// @10:145
  CFG2 \bitalign_curr_state_34_4_0_.m75  (
	.A(N_119_mux),
	.B(bitalign_curr_state_Z[0]),
	.Y(N_76_0)
);
defparam \bitalign_curr_state_34_4_0_.m75 .INIT=4'h1;
// @10:145
  CFG4 \bitalign_curr_state_34_4_0_.m49  (
	.A(N_9),
	.B(N_11),
	.C(rx_err_Z),
	.D(bitalign_curr_state_Z[1]),
	.Y(N_50)
);
defparam \bitalign_curr_state_34_4_0_.m49 .INIT=16'h0053;
// @11:71
  CFG4 bitalign_curr_state163_RNIM5SH (
	.A(bitalign_curr_state163_Z),
	.B(emflag_cnt_0_sqmuxa),
	.C(bit_align_dly_done_Z),
	.D(restart_trng_fg_i),
	.Y(emflag_cntlde_1)
);
defparam bitalign_curr_state163_RNIM5SH.INIT=16'hFFEC;
// @10:145
  CFG4 un1_bitalign_curr_state_0_sqmuxa_9_1 (
	.A(early_flags_0_sqmuxa_Z),
	.B(bitalign_curr_state_0_sqmuxa_8_Z),
	.C(sig_rx_BIT_ALGN_CLR_FLGS14_Z),
	.D(bitalign_curr_state154_Z),
	.Y(un1_bitalign_curr_state_0_sqmuxa_9_1_Z)
);
defparam un1_bitalign_curr_state_0_sqmuxa_9_1.INIT=16'hEFEE;
// @10:145
  CFG2 un1_restart_trng_fg_10_0 (
	.A(un1_restart_trng_fg_10_sn_1),
	.B(tap_cnt_0_sqmuxa_1_Z),
	.Y(un1_restart_trng_fg_10_0_Z)
);
defparam un1_restart_trng_fg_10_0.INIT=4'hE;
// @10:670
  CFG2 calc_done_4_sqmuxa_0 (
	.A(bitalign_curr_state162_Z),
	.B(un1_early_late_diff_valid_Z),
	.Y(calc_done_4_sqmuxa_0_Z)
);
defparam calc_done_4_sqmuxa_0.INIT=4'h8;
// @10:243
  CFG4 rx_BIT_ALGN_MOVE_0_sqmuxa_2_1 (
	.A(sig_rx_BIT_ALGN_CLR_FLGS14_Z),
	.B(rx_BIT_ALGN_MOVE_0_sqmuxa_0_Z),
	.C(un1_early_flags_1_sqmuxa_1_Z),
	.D(rx_BIT_ALGN_MOVE_0_sqmuxa_1_Z),
	.Y(rx_BIT_ALGN_MOVE_0_sqmuxa_2_1_Z)
);
defparam rx_BIT_ALGN_MOVE_0_sqmuxa_2_1.INIT=16'h0007;
// @10:243
  CFG4 un1_bitalign_curr_state_14_1 (
	.A(bitalign_curr_state_Z[2]),
	.B(bitalign_curr_state_Z[3]),
	.C(tapcnt_final_upd_3_sqmuxa_Z),
	.D(N_117_mux_1),
	.Y(un1_bitalign_curr_state_14_1_Z)
);
defparam un1_bitalign_curr_state_14_1.INIT=16'hF6FF;
// @10:670
  CFG4 calc_done25_251 (
	.A(calc_done25_239_Z),
	.B(calc_done25_238_Z),
	.C(calc_done25_237_Z),
	.D(calc_done25_236_Z),
	.Y(calc_done25_251_Z)
);
defparam calc_done25_251.INIT=16'h8000;
// @10:670
  CFG4 calc_done25_249 (
	.A(calc_done25_231_Z),
	.B(calc_done25_230_Z),
	.C(calc_done25_229_Z),
	.D(calc_done25_228_Z),
	.Y(calc_done25_249_Z)
);
defparam calc_done25_249.INIT=16'h8000;
// @10:670
  CFG4 calc_done25_248 (
	.A(calc_done25_227_Z),
	.B(calc_done25_226_Z),
	.C(calc_done25_225_Z),
	.D(calc_done25_224_Z),
	.Y(calc_done25_248_Z)
);
defparam calc_done25_248.INIT=16'h8000;
// @10:250
  CFG4 bitalign_curr_state12 (
	.A(reset_dly_fg_Z),
	.B(bitalign_curr_state12_0),
	.C(BIT_ALGN_ERR_0_c),
	.D(rx_trng_done_Z),
	.Y(bitalign_curr_state12_Z)
);
defparam bitalign_curr_state12.INIT=16'h0008;
// @10:243
  CFG4 un1_bitalign_curr_state_1_sqmuxa_2 (
	.A(tap_cnt_0_sqmuxa_1_0_Z),
	.B(tap_cnt_0_sqmuxa_2_0),
	.C(bitalign_curr_state_1_sqmuxa_4_Z),
	.D(tap_cnt_0_sqmuxa_1_Z),
	.Y(un1_bitalign_curr_state_1_sqmuxa_2_i_0)
);
defparam un1_bitalign_curr_state_1_sqmuxa_2.INIT=16'hFFF8;
// @10:243
  CFG4 mv_dn_fg_0_sqmuxa_i_o2 (
	.A(bitalign_curr_state148_Z),
	.B(bitalign_curr_state_1_sqmuxa_4_Z),
	.C(restart_trng_fg_i),
	.D(N_61),
	.Y(mv_dn_fg_0_sqmuxa_i_o2_Z)
);
defparam mv_dn_fg_0_sqmuxa_i_o2.INIT=16'hFEFC;
// @10:243
  CFG4 un1_bitalign_curr_state_1_sqmuxa_6 (
	.A(sig_rx_BIT_ALGN_CLR_FLGS_0_sqmuxa_1_Z),
	.B(early_flags_0_sqmuxa_Z),
	.C(bitalign_curr_state_1_sqmuxa_4_Z),
	.D(bit_align_done_0_sqmuxa_2_Z),
	.Y(un1_bitalign_curr_state_1_sqmuxa_6_i_0)
);
defparam un1_bitalign_curr_state_1_sqmuxa_6.INIT=16'hFFFE;
// @10:243
  CFG3 un1_bitalign_curr_state_2_sqmuxa (
	.A(emflag_cnt_0_sqmuxa),
	.B(bitalign_curr_state89_Z),
	.C(bitalign_curr_state159_Z),
	.Y(un1_bitalign_curr_state_2_sqmuxa_Z)
);
defparam un1_bitalign_curr_state_2_sqmuxa.INIT=8'hC8;
// @10:243
  CFG2 rx_BIT_ALGN_MOVE_2_sqmuxa (
	.A(un1_early_flags_1_sqmuxa_1_Z),
	.B(restart_trng_fg_i),
	.Y(rx_BIT_ALGN_MOVE_2_sqmuxa_Z)
);
defparam rx_BIT_ALGN_MOVE_2_sqmuxa.INIT=4'h2;
// @10:145
  CFG3 \bitalign_curr_state_34_4_0_.m14  (
	.A(bitalign_curr_state_Z[2]),
	.B(N_8),
	.C(N_14),
	.Y(N_15)
);
defparam \bitalign_curr_state_34_4_0_.m14 .INIT=8'hB1;
// @10:243
  CFG2 early_late_diff_2_sqmuxa (
	.A(early_late_diff_0_sqmuxa_Z),
	.B(restart_trng_fg_i),
	.Y(early_late_diff_2_sqmuxa_Z)
);
defparam early_late_diff_2_sqmuxa.INIT=4'h2;
// @10:243
  CFG2 bit_align_dly_done_2_sqmuxa (
	.A(bitalign_curr_state_0_sqmuxa_9_Z),
	.B(restart_trng_fg_i),
	.Y(bit_align_dly_done_2_sqmuxa_Z)
);
defparam bit_align_dly_done_2_sqmuxa.INIT=4'h2;
// @10:145
  CFG4 \bitalign_curr_state_34_4_0_.m106  (
	.A(N_108),
	.B(N_63),
	.C(bitalign_curr_state_Z[1]),
	.D(i22_mux_1),
	.Y(i22_mux)
);
defparam \bitalign_curr_state_34_4_0_.m106 .INIT=16'h3A00;
// @10:250
  CFG3 tapcnt_final_upd_2_sqmuxa_0_a2 (
	.A(mv_up_fg_Z),
	.B(N_100),
	.C(mv_dn_fg_Z),
	.Y(tapcnt_final_upd_2_sqmuxa)
);
defparam tapcnt_final_upd_2_sqmuxa_0_a2.INIT=8'h08;
// @10:243
  CFG2 tapcnt_final_upd_2_sqmuxa_1_0_a2_RNO (
	.A(N_100),
	.B(mv_up_fg_Z),
	.Y(tapcnt_final_upd_1_sqmuxa)
);
defparam tapcnt_final_upd_2_sqmuxa_1_0_a2_RNO.INIT=4'h2;
// @10:887
  CFG2 bitalign_curr_state_0_sqmuxa_10_0_a2 (
	.A(N_100),
	.B(un1_retrain_adj_tap_i),
	.Y(bitalign_curr_state_0_sqmuxa_10)
);
defparam bitalign_curr_state_0_sqmuxa_10_0_a2.INIT=4'h2;
// @10:243
  CFG3 early_last_set_2_sqmuxa (
	.A(restart_trng_fg_i),
	.B(early_val_0_sqmuxa_1_0_Z),
	.C(early_flags_pmux),
	.Y(early_last_set_2_sqmuxa_Z)
);
defparam early_last_set_2_sqmuxa.INIT=8'h04;
// @10:764
  CFG4 \wait_cnt_4[2]  (
	.A(wait_cnt_Z[2]),
	.B(un1_restart_trng_fg_Z),
	.C(bitalign_curr_state152_3_Z),
	.D(CO1),
	.Y(wait_cnt_4_Z[2])
);
defparam \wait_cnt_4[2] .INIT=16'hEDDE;
// @10:590
  CFG4 emflag_cnt_1_sqmuxa_1 (
	.A(bitalign_curr_state160_Z),
	.B(bitalign_curr_state159_Z),
	.C(early_flags_dec[127]),
	.D(bitalign_curr_state161_Z),
	.Y(emflag_cnt_1_sqmuxa_1_Z)
);
defparam emflag_cnt_1_sqmuxa_1.INIT=16'h0F0E;
// @10:144
  CFG3 un1_early_flags_pmux_1_RNIV4F8 (
	.A(early_late_diff_0_sqmuxa_1_0_Z),
	.B(bitalign_curr_state159_Z),
	.C(un1_early_flags_pmux_1_Z),
	.Y(no_early_no_late_val_end1_0_sqmuxa_1_i)
);
defparam un1_early_flags_pmux_1_RNIV4F8.INIT=8'h5D;
// @10:145
  CFG3 \bitalign_curr_state_34_4_0_.m110  (
	.A(bitalign_curr_state161_2_Z),
	.B(N_76_0),
	.C(bitalign_curr_state_Z[3]),
	.Y(N_130_mux)
);
defparam \bitalign_curr_state_34_4_0_.m110 .INIT=8'h08;
// @10:145
  CFG4 \bitalign_curr_state_34_4_0_.m39  (
	.A(bitalign_curr_state_Z[2]),
	.B(bitalign_curr_state_Z[4]),
	.C(i12_mux_0),
	.D(N_31),
	.Y(N_40)
);
defparam \bitalign_curr_state_34_4_0_.m39 .INIT=16'h1302;
// @10:243
  CFG4 un1_bitalign_curr_state148_8_2 (
	.A(un1_bitalign_curr_state148_5_4_Z),
	.B(un1_bitalign_curr_state148_4_1_Z),
	.C(un1_bitalign_curr_state148_8_0_Z),
	.D(rx_trng_done_1_sqmuxa_Z),
	.Y(un1_bitalign_curr_state148_8_2_Z)
);
defparam un1_bitalign_curr_state148_8_2.INIT=16'hFFF1;
// @10:243
  CFG4 un1_bitalign_curr_state_15_3 (
	.A(rx_BIT_ALGN_DIR_1_sqmuxa_Z),
	.B(early_flags_0_sqmuxa_1_Z),
	.C(un1_bitalign_curr_state_15_0_Z),
	.D(early_flags_0_sqmuxa_Z),
	.Y(un1_bitalign_curr_state_15_3_Z)
);
defparam un1_bitalign_curr_state_15_3.INIT=16'hFFFE;
// @10:243
  CFG4 un1_bitalign_curr_state_12 (
	.A(early_flags_1_sqmuxa_1_Z),
	.B(early_flags_0_sqmuxa_1_Z),
	.C(bitalign_curr_state_Z[1]),
	.D(un1_bitalign_curr_state148_3_Z),
	.Y(un1_bitalign_curr_state_12_Z)
);
defparam un1_bitalign_curr_state_12.INIT=16'hFEFF;
// @10:243
  CFG2 late_cur_set_2_sqmuxa (
	.A(un1_bitalign_curr_state_2_sqmuxa_Z),
	.B(restart_trng_fg_i),
	.Y(late_cur_set_2_sqmuxa_Z)
);
defparam late_cur_set_2_sqmuxa.INIT=4'h2;
// @10:243
  CFG4 mv_dn_fg_0_sqmuxa_i_0 (
	.A(N_98),
	.B(mv_dn_fg_0_sqmuxa_i_o2_Z),
	.C(mv_dn_fg_Z),
	.D(mv_up_fg_Z),
	.Y(mv_dn_fg_0_sqmuxa_i_0_Z)
);
defparam mv_dn_fg_0_sqmuxa_i_0.INIT=16'hCECC;
// @10:145
  CFG4 un1_restart_trng_fg_8 (
	.A(early_flags_pmux),
	.B(un1_tap_cnt_0_sqmuxa_6_0),
	.C(restart_trng_fg_i),
	.D(early_val_0_sqmuxa_1_0_Z),
	.Y(un1_restart_trng_fg_8_Z)
);
defparam un1_restart_trng_fg_8.INIT=16'hFDFC;
// @10:243
  CFG3 mv_up_fg_0_sqmuxa_i_0 (
	.A(N_98),
	.B(mv_dn_fg_0_sqmuxa_i_o2_Z),
	.C(mv_up_fg_Z),
	.Y(mv_up_fg_0_sqmuxa_i_0_Z)
);
defparam mv_up_fg_0_sqmuxa_i_0.INIT=8'hCE;
// @10:243
  CFG2 tapcnt_final_upd_3_sqmuxa_1_0_a2 (
	.A(tapcnt_final_upd_2_sqmuxa),
	.B(restart_trng_fg_i),
	.Y(tapcnt_final_upd_3_sqmuxa_1)
);
defparam tapcnt_final_upd_3_sqmuxa_1_0_a2.INIT=4'h2;
// @10:145
  CFG4 \bitalign_curr_state_34_4_0_.m99  (
	.A(N_117_mux_1),
	.B(N_83),
	.C(rx_trng_done_Z),
	.D(bitalign_curr_state_Z[2]),
	.Y(N_100_0)
);
defparam \bitalign_curr_state_34_4_0_.m99 .INIT=16'hCC5F;
// @10:144
  CFG2 early_late_diff_0_sqmuxa_RNIDTT8 (
	.A(early_late_diff_0_sqmuxa_1_0_Z),
	.B(early_late_diff_0_sqmuxa_Z),
	.Y(early_late_diff_0_sqmuxa_1_i)
);
defparam early_late_diff_0_sqmuxa_RNIDTT8.INIT=4'hD;
// @10:144
  CFG2 bit_align_done_0_sqmuxa_3_i (
	.A(bit_align_done_0_sqmuxa_3_1_Z),
	.B(bit_align_done_0_sqmuxa_2_Z),
	.Y(bit_align_done_0_sqmuxa_3_i_Z)
);
defparam bit_align_done_0_sqmuxa_3_i.INIT=4'hD;
// @10:144
  CFG3 early_flags_1_sqmuxa_RNIRGCS (
	.A(early_flags_1_sqmuxa_Z),
	.B(un1_tap_cnt_0_sqmuxa_6_0),
	.C(restart_trng_fg_i),
	.Y(early_flags_0_sqmuxa_2_i)
);
defparam early_flags_1_sqmuxa_RNIRGCS.INIT=8'hFE;
// @10:144
  CFG4 un1_early_flags_pmux_1_RNI26QC (
	.A(late_last_set15_Z),
	.B(bitalign_curr_state161_Z),
	.C(un1_early_flags_pmux_1_Z),
	.D(early_late_diff_0_sqmuxa_1_0_Z),
	.Y(no_early_no_late_val_end2_0_sqmuxa_i)
);
defparam un1_early_flags_pmux_1_RNI26QC.INIT=16'h08FF;
// @10:144
  CFG3 no_early_no_late_val_st1_0_sqmuxa_i (
	.A(un1_early_flags_pmux_1_Z),
	.B(early_late_diff_0_sqmuxa_1_0_Z),
	.C(emflag_cnt_0_sqmuxa),
	.Y(no_early_no_late_val_st1_0_sqmuxa_i_Z)
);
defparam no_early_no_late_val_st1_0_sqmuxa_i.INIT=8'h73;
// @10:145
  CFG3 \bitalign_curr_state_34_4_0_.m66_2  (
	.A(bitalign_curr_state_Z[3]),
	.B(bitalign_curr_state_Z[4]),
	.C(N_65),
	.Y(m66_1)
);
defparam \bitalign_curr_state_34_4_0_.m66_2 .INIT=8'h20;
// @10:145
  CFG4 \bitalign_curr_state_34_4_0_.m85_2  (
	.A(bitalign_curr_state_Z[2]),
	.B(N_83),
	.C(bitalign_curr_state_Z[3]),
	.D(bitalign_curr_state_Z[4]),
	.Y(m85_1)
);
defparam \bitalign_curr_state_34_4_0_.m85_2 .INIT=16'h0080;
// @10:144
  CFG2 \tap_cnt_RNO[0]  (
	.A(un1_tap_cnt_0_sqmuxa_14_i_a2_RNIG1U11_Y[0]),
	.B(N_63_0),
	.Y(N_32_i)
);
defparam \tap_cnt_RNO[0] .INIT=4'h2;
// @10:145
  CFG4 bitalign_curr_state61_0_0_RNIQOA01 (
	.A(bitalign_curr_state61_0),
	.B(bitalign_curr_state61_NE_4_Z),
	.C(bitalign_curr_state61_5_Z),
	.D(bitalign_curr_state61_4_Z),
	.Y(bitalign_curr_state61)
);
defparam bitalign_curr_state61_0_0_RNIQOA01.INIT=16'h0001;
// @11:71
  CFG4 emflag_cnt_1_sqmuxa_1_RNIGA491 (
	.A(emflag_cnt_1_sqmuxa_1_Z),
	.B(bitalign_curr_state_1_sqmuxa_4_Z),
	.C(tap_cnt_0_sqmuxa_1_Z),
	.D(emflag_cntlde_1),
	.Y(emflag_cntlde_4)
);
defparam emflag_cnt_1_sqmuxa_1_RNIGA491.INIT=16'hFFFE;
// @10:243
  CFG4 un1_bitalign_curr_state148_9_2 (
	.A(un1_bitalign_curr_state148_5_Z),
	.B(un1_bitalign_curr_state148_9_0_Z),
	.C(early_flags_1_sqmuxa_1_Z),
	.D(early_flags_0_sqmuxa_1_Z),
	.Y(un1_bitalign_curr_state148_9_2_Z)
);
defparam un1_bitalign_curr_state148_9_2.INIT=16'hFFFD;
// @11:71
  CFG4 rx_err_1_sqmuxa_RNI2JPB1 (
	.A(timeout_cntlde_0),
	.B(un1_retrain_adj_tap_i),
	.C(rx_err_1_sqmuxa_Z),
	.D(N_100),
	.Y(timeout_cnte)
);
defparam rx_err_1_sqmuxa_RNI2JPB1.INIT=16'hFEFA;
// @10:145
  CFG4 un1_restart_trng_fg_6 (
	.A(bitalign_curr_state155_Z),
	.B(tapcnt_final_upd_2_sqmuxa),
	.C(mv_dn_fg_Z),
	.D(restart_trng_fg_i),
	.Y(un1_restart_trng_fg_6_Z)
);
defparam un1_restart_trng_fg_6.INIT=16'hFF13;
// @10:144
  CFG4 rx_trng_done_0_sqmuxa_i (
	.A(early_flags_1_sqmuxa_1_Z),
	.B(un1_bitalign_curr_state_13_1_Z),
	.C(restart_trng_fg_i),
	.D(un1_bitalign_curr_state148_2_Z),
	.Y(rx_trng_done_0_sqmuxa_i_Z)
);
defparam rx_trng_done_0_sqmuxa_i.INIT=16'hF1F0;
// @10:144
  CFG3 bit_align_dly_done_0_sqmuxa_1_i (
	.A(tap_cnt_0_sqmuxa_1_Z),
	.B(bit_align_done_0_sqmuxa_3_1_Z),
	.C(bitalign_curr_state_0_sqmuxa_9_Z),
	.Y(bit_align_dly_done_0_sqmuxa_1_i_Z)
);
defparam bit_align_dly_done_0_sqmuxa_1_i.INIT=8'hFB;
// @10:144
  CFG4 rx_trng_done1_0_sqmuxa_i (
	.A(restart_trng_fg_i),
	.B(un1_bitalign_curr_state_16_1_Z),
	.C(N_52),
	.D(early_flags_0_sqmuxa_1_Z),
	.Y(rx_trng_done1_0_sqmuxa_i_Z)
);
defparam rx_trng_done1_0_sqmuxa_i.INIT=16'hAABA;
// @10:144
  CFG4 bit_align_start_RNO (
	.A(sig_re_train_Z),
	.B(restart_trng_fg_i),
	.C(bit_align_done_0_sqmuxa_2_Z),
	.D(bitalign_curr_state_1_sqmuxa_4_Z),
	.Y(N_1439_i)
);
defparam bit_align_start_RNO.INIT=16'h3332;
// @11:71
  CFG2 rx_err_1_sqmuxa_RNIG5FO1 (
	.A(rx_err_1_sqmuxa_Z),
	.B(emflag_cntlde_4),
	.Y(emflag_cnte)
);
defparam rx_err_1_sqmuxa_RNIG5FO1.INIT=4'hE;
// @10:145
  CFG4 \bitalign_curr_state_34_4_0_.m112  (
	.A(i22_mux),
	.B(N_130_mux),
	.C(bitalign_curr_state_Z[4]),
	.D(restart_trng_fg_i),
	.Y(bitalign_curr_state_34[4])
);
defparam \bitalign_curr_state_34_4_0_.m112 .INIT=16'h00CA;
// @10:670
  CFG2 calc_done26 (
	.A(calc_done25_Z),
	.B(un1_tapcnt_final_Z),
	.Y(calc_done26_Z)
);
defparam calc_done26.INIT=4'h4;
// @10:243
  CFG4 early_val_2_sqmuxa (
	.A(restart_trng_fg_i),
	.B(un1_early_last_set_1_sqmuxa_1_1_tz_Z),
	.C(early_flags_pmux),
	.D(early_last_set_1_sqmuxa_1_3_Z),
	.Y(early_val_2_sqmuxa_Z)
);
defparam early_val_2_sqmuxa.INIT=16'h5540;
// @10:243
  CFG4 early_cur_set_0_sqmuxa_1 (
	.A(restart_trng_fg_i),
	.B(un1_early_last_set_1_sqmuxa_1_1_tz_Z),
	.C(early_flags_pmux),
	.D(early_last_set_1_sqmuxa_1_3_Z),
	.Y(early_cur_set_0_sqmuxa_1_Z)
);
defparam early_cur_set_0_sqmuxa_1.INIT=16'h0015;
// @10:144
  CFG4 late_cur_set_0_sqmuxa_i (
	.A(un1_restart_trng_fg_10_sn_1),
	.B(tap_cnt_0_sqmuxa_1_Z),
	.C(early_last_set_1_sqmuxa_1_3_Z),
	.D(un1_bitalign_curr_state_2_sqmuxa_Z),
	.Y(late_cur_set_0_sqmuxa_i_Z)
);
defparam late_cur_set_0_sqmuxa_i.INIT=16'hFFFE;
// @10:144
  CFG3 rx_BIT_ALGN_MOVE_0_sqmuxa_2_i (
	.A(rx_BIT_ALGN_MOVE_0_sqmuxa_2_1_Z),
	.B(un1_restart_trng_fg_10_sn_1),
	.C(tap_cnt_0_sqmuxa_1_Z),
	.Y(rx_BIT_ALGN_MOVE_0_sqmuxa_2_i_Z)
);
defparam rx_BIT_ALGN_MOVE_0_sqmuxa_2_i.INIT=8'hFD;
// @10:144
  CFG3 tapcnt_final_upd_0_sqmuxa_i (
	.A(restart_trng_fg_i),
	.B(un1_bitalign_curr_state_13_1_Z),
	.C(un1_bitalign_curr_state_14_1_Z),
	.Y(tapcnt_final_upd_0_sqmuxa_i_Z)
);
defparam tapcnt_final_upd_0_sqmuxa_i.INIT=8'hAB;
// @10:144
  CFG3 rx_BIT_ALGN_DIR_0_sqmuxa_2_i (
	.A(tapcnt_final_upd_3_sqmuxa_Z),
	.B(restart_trng_fg_i),
	.C(un1_bitalign_curr_state_15_3_Z),
	.Y(rx_BIT_ALGN_DIR_0_sqmuxa_2_i_Z)
);
defparam rx_BIT_ALGN_DIR_0_sqmuxa_2_i.INIT=8'hCD;
// @10:144
  CFG4 calc_done_0_sqmuxa_2_i (
	.A(restart_trng_fg_i),
	.B(un1_bitalign_curr_state148_8_2_Z),
	.C(early_flags_0_sqmuxa_1_Z),
	.D(early_flags_1_sqmuxa_1_Z),
	.Y(calc_done_0_sqmuxa_2_i_Z)
);
defparam calc_done_0_sqmuxa_2_i.INIT=16'hAAAB;
// @10:145
  CFG3 \bitalign_curr_state_34_4_0_.m103  (
	.A(un1_bitalign_curr_state_0_sqmuxa_9_i),
	.B(N_102),
	.C(restart_trng_fg_i),
	.Y(bitalign_curr_state_34[3])
);
defparam \bitalign_curr_state_34_4_0_.m103 .INIT=8'h04;
// @10:145
  CFG4 un1_restart_trng_fg_10 (
	.A(calc_done25_Z),
	.B(bitalign_curr_state162_Z),
	.C(un1_calc_done25_7_i),
	.D(un1_restart_trng_fg_10_0_Z),
	.Y(un1_restart_trng_fg_10_sn)
);
defparam un1_restart_trng_fg_10.INIT=16'hFF8C;
// @10:670
  CFG4 un1_calc_done25_5 (
	.A(un1_tapcnt_final_Z),
	.B(un1_noearly_nolate_diff_nxt_valid_Z),
	.C(calc_done25_Z),
	.D(un1_noearly_nolate_diff_start_valid_Z),
	.Y(un1_calc_done25_5_Z)
);
defparam un1_calc_done25_5.INIT=16'hFFFE;
// @10:670
  CFG4 calc_done28 (
	.A(un1_tapcnt_final_Z),
	.B(un1_noearly_nolate_diff_nxt_valid_Z),
	.C(calc_done25_Z),
	.D(un1_noearly_nolate_diff_start_valid_Z),
	.Y(calc_done28_Z)
);
defparam calc_done28.INIT=16'h0004;
// @10:144
  CFG4 rx_err_0_sqmuxa_1_i (
	.A(bitalign_curr_state162_Z),
	.B(restart_trng_fg_i),
	.C(un1_calc_done25_7_i),
	.D(un1_bitalign_curr_state148_9_2_Z),
	.Y(rx_err_0_sqmuxa_1_i_Z)
);
defparam rx_err_0_sqmuxa_1_i.INIT=16'hCCDF;
// @10:144
  CFG2 early_val_0_sqmuxa_1_i (
	.A(early_cur_set_0_sqmuxa_1_Z),
	.B(un1_tap_cnt_0_sqmuxa_6_0),
	.Y(early_val_0_sqmuxa_1_i_Z)
);
defparam early_val_0_sqmuxa_1_i.INIT=4'hD;
// @10:145
  CFG4 un1_bitalign_curr_state_0_sqmuxa_9_2 (
	.A(calc_done25_Z),
	.B(bitalign_curr_state162_Z),
	.C(calc_done26_Z),
	.D(un1_bitalign_curr_state_0_sqmuxa_9_1_Z),
	.Y(un1_bitalign_curr_state_0_sqmuxa_9_2_Z)
);
defparam un1_bitalign_curr_state_0_sqmuxa_9_2.INIT=16'hFFC8;
// @10:670
  CFG2 un1_calc_done25_7 (
	.A(un1_calc_done25_5_Z),
	.B(un1_early_late_diff_valid_Z),
	.Y(un1_calc_done25_7_i)
);
defparam un1_calc_done25_7.INIT=4'hE;
// @10:243
  CFG4 un1_tapcnt_final_0_sqmuxa_RNO (
	.A(calc_done_4_sqmuxa_0_Z),
	.B(un1_calc_done25_5_Z),
	.C(tapcnt_final27),
	.D(restart_trng_fg_i),
	.Y(tapcnt_final_5_sqmuxa)
);
defparam un1_tapcnt_final_0_sqmuxa_RNO.INIT=16'h0002;
// @10:670
  CFG4 tapcnt_final_1_sqmuxa_2 (
	.A(calc_done26_Z),
	.B(calc_done27_Z),
	.C(un10_tapcnt_final_cry_7_Z),
	.D(bitalign_curr_state162_Z),
	.Y(tapcnt_final_1_sqmuxa_2_Z)
);
defparam tapcnt_final_1_sqmuxa_2.INIT=16'hEA00;
// @10:670
  CFG4 tapcnt_final_2_sqmuxa (
	.A(calc_done28_Z),
	.B(calc_done27_Z),
	.C(un10_tapcnt_final_cry_7_Z),
	.D(bitalign_curr_state162_Z),
	.Y(tapcnt_final_2_sqmuxa_Z)
);
defparam tapcnt_final_2_sqmuxa.INIT=16'hAE00;
// @10:145
  CFG4 un1_bitalign_curr_state_0_sqmuxa_9_4 (
	.A(calc_done28_Z),
	.B(bitalign_curr_state162_Z),
	.C(calc_done27_Z),
	.D(un1_bitalign_curr_state_0_sqmuxa_9_2_Z),
	.Y(un1_bitalign_curr_state_0_sqmuxa_9_4_Z)
);
defparam un1_bitalign_curr_state_0_sqmuxa_9_4.INIT=16'hFFC8;
// @10:145
  CFG2 \tapcnt_final_13_1[6]  (
	.A(tapcnt_final_13_Z[6]),
	.B(un1_tapcnt_final_0_sqmuxa_Z),
	.Y(tapcnt_final_13_1_Z[6])
);
defparam \tapcnt_final_13_1[6] .INIT=4'h8;
// @10:145
  CFG3 \tapcnt_final_13_1[5]  (
	.A(tapcnt_final_13_Z[6]),
	.B(un1_tapcnt_final_0_sqmuxa_Z),
	.C(tapcnt_final_13_Z[5]),
	.Y(tapcnt_final_13_1_Z[5])
);
defparam \tapcnt_final_13_1[5] .INIT=8'hE2;
// @10:145
  CFG3 \tapcnt_final_13_1[4]  (
	.A(tapcnt_final_13_Z[5]),
	.B(un1_tapcnt_final_0_sqmuxa_Z),
	.C(tapcnt_final_13_Z[4]),
	.Y(tapcnt_final_13_1_Z[4])
);
defparam \tapcnt_final_13_1[4] .INIT=8'hE2;
// @10:145
  CFG3 \tapcnt_final_13_1[3]  (
	.A(tapcnt_final_13_Z[4]),
	.B(un1_tapcnt_final_0_sqmuxa_Z),
	.C(tapcnt_final_13_Z[3]),
	.Y(tapcnt_final_13_1_Z[3])
);
defparam \tapcnt_final_13_1[3] .INIT=8'hE2;
// @10:145
  CFG3 \tapcnt_final_13_1[2]  (
	.A(tapcnt_final_13_Z[3]),
	.B(un1_tapcnt_final_0_sqmuxa_Z),
	.C(tapcnt_final_13_Z[2]),
	.Y(tapcnt_final_13_1_Z[2])
);
defparam \tapcnt_final_13_1[2] .INIT=8'hE2;
// @10:145
  CFG3 \tapcnt_final_13_1[1]  (
	.A(tapcnt_final_13_Z[2]),
	.B(un1_tapcnt_final_0_sqmuxa_Z),
	.C(tapcnt_final_13_Z[1]),
	.Y(tapcnt_final_13_1_Z[1])
);
defparam \tapcnt_final_13_1[1] .INIT=8'hE2;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* CORERXIODBITALIGN_C0_CORERXIODBITALIGN_C0_0_CORERXIODBITALIGN_TRNG_Z1_1 */

module CORERXIODBITALIGN_C0_CORERXIODBITALIGN_C0_0_CORERXIODBITALIGN_0s_0s_0s_26s_10s_10s_1 (
  EYE_MONITOR_LATE_net_0_0,
  EYE_MONITOR_EARLY_net_0_0,
  BIT_ALGN_EYE_IN_c,
  RX_CLK_ALIGN_DONE_arst,
  PF_IOD_GENERIC_RX_C1_0_RX_CLK_G,
  debouncer_0_DB_OUT,
  CORERXIODBITALIGN_C0_1_BIT_ALGN_LOAD,
  CORERXIODBITALIGN_C0_1_BIT_ALGN_DIR,
  CORERXIODBITALIGN_C0_1_BIT_ALGN_MOVE,
  BIT_ALGN_ERR_0_c,
  BIT_ALGN_OOR_c,
  BIT_ALGN_START_1_c,
  BIT_ALGN_DONE_c,
  CORERXIODBITALIGN_C0_1_BIT_ALGN_CLR_FLGS,
  PLL_LOCK_0
)
;
input EYE_MONITOR_LATE_net_0_0 ;
input EYE_MONITOR_EARLY_net_0_0 ;
input [2:0] BIT_ALGN_EYE_IN_c ;
input RX_CLK_ALIGN_DONE_arst ;
input PF_IOD_GENERIC_RX_C1_0_RX_CLK_G ;
input debouncer_0_DB_OUT ;
output CORERXIODBITALIGN_C0_1_BIT_ALGN_LOAD ;
output CORERXIODBITALIGN_C0_1_BIT_ALGN_DIR ;
output CORERXIODBITALIGN_C0_1_BIT_ALGN_MOVE ;
output BIT_ALGN_ERR_0_c ;
input BIT_ALGN_OOR_c ;
output BIT_ALGN_START_1_c ;
output BIT_ALGN_DONE_c ;
output CORERXIODBITALIGN_C0_1_BIT_ALGN_CLR_FLGS ;
input PLL_LOCK_0 ;
wire EYE_MONITOR_LATE_net_0_0 ;
wire EYE_MONITOR_EARLY_net_0_0 ;
wire RX_CLK_ALIGN_DONE_arst ;
wire PF_IOD_GENERIC_RX_C1_0_RX_CLK_G ;
wire debouncer_0_DB_OUT ;
wire CORERXIODBITALIGN_C0_1_BIT_ALGN_LOAD ;
wire CORERXIODBITALIGN_C0_1_BIT_ALGN_DIR ;
wire CORERXIODBITALIGN_C0_1_BIT_ALGN_MOVE ;
wire BIT_ALGN_ERR_0_c ;
wire BIT_ALGN_OOR_c ;
wire BIT_ALGN_START_1_c ;
wire BIT_ALGN_DONE_c ;
wire CORERXIODBITALIGN_C0_1_BIT_ALGN_CLR_FLGS ;
wire PLL_LOCK_0 ;
wire GND ;
wire VCC ;
// @11:71
  CORERXIODBITALIGN_C0_CORERXIODBITALIGN_C0_0_CORERXIODBITALIGN_TRNG_Z1_1 u_CoreRxIODBitAlign (
	.BIT_ALGN_EYE_IN_c(BIT_ALGN_EYE_IN_c[2:0]),
	.EYE_MONITOR_EARLY_net_0_0(EYE_MONITOR_EARLY_net_0_0),
	.EYE_MONITOR_LATE_net_0_0(EYE_MONITOR_LATE_net_0_0),
	.PLL_LOCK_0(PLL_LOCK_0),
	.CORERXIODBITALIGN_C0_1_BIT_ALGN_CLR_FLGS(CORERXIODBITALIGN_C0_1_BIT_ALGN_CLR_FLGS),
	.BIT_ALGN_DONE_c(BIT_ALGN_DONE_c),
	.BIT_ALGN_START_1_c(BIT_ALGN_START_1_c),
	.BIT_ALGN_OOR_c(BIT_ALGN_OOR_c),
	.BIT_ALGN_ERR_0_c(BIT_ALGN_ERR_0_c),
	.CORERXIODBITALIGN_C0_1_BIT_ALGN_MOVE(CORERXIODBITALIGN_C0_1_BIT_ALGN_MOVE),
	.CORERXIODBITALIGN_C0_1_BIT_ALGN_DIR(CORERXIODBITALIGN_C0_1_BIT_ALGN_DIR),
	.CORERXIODBITALIGN_C0_1_BIT_ALGN_LOAD(CORERXIODBITALIGN_C0_1_BIT_ALGN_LOAD),
	.debouncer_0_DB_OUT(debouncer_0_DB_OUT),
	.PF_IOD_GENERIC_RX_C1_0_RX_CLK_G(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.RX_CLK_ALIGN_DONE_arst(RX_CLK_ALIGN_DONE_arst)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* CORERXIODBITALIGN_C0_CORERXIODBITALIGN_C0_0_CORERXIODBITALIGN_0s_0s_0s_26s_10s_10s_1 */

module CORERXIODBITALIGN_C0_0 (
  BIT_ALGN_EYE_IN_c,
  EYE_MONITOR_EARLY_net_0_0,
  EYE_MONITOR_LATE_net_0_0,
  PLL_LOCK_0,
  CORERXIODBITALIGN_C0_1_BIT_ALGN_CLR_FLGS,
  BIT_ALGN_DONE_c,
  BIT_ALGN_START_1_c,
  BIT_ALGN_OOR_c,
  BIT_ALGN_ERR_0_c,
  CORERXIODBITALIGN_C0_1_BIT_ALGN_MOVE,
  CORERXIODBITALIGN_C0_1_BIT_ALGN_DIR,
  CORERXIODBITALIGN_C0_1_BIT_ALGN_LOAD,
  debouncer_0_DB_OUT,
  PF_IOD_GENERIC_RX_C1_0_RX_CLK_G,
  RX_CLK_ALIGN_DONE_arst
)
;
input [2:0] BIT_ALGN_EYE_IN_c ;
input EYE_MONITOR_EARLY_net_0_0 ;
input EYE_MONITOR_LATE_net_0_0 ;
input PLL_LOCK_0 ;
output CORERXIODBITALIGN_C0_1_BIT_ALGN_CLR_FLGS ;
output BIT_ALGN_DONE_c ;
output BIT_ALGN_START_1_c ;
input BIT_ALGN_OOR_c ;
output BIT_ALGN_ERR_0_c ;
output CORERXIODBITALIGN_C0_1_BIT_ALGN_MOVE ;
output CORERXIODBITALIGN_C0_1_BIT_ALGN_DIR ;
output CORERXIODBITALIGN_C0_1_BIT_ALGN_LOAD ;
input debouncer_0_DB_OUT ;
input PF_IOD_GENERIC_RX_C1_0_RX_CLK_G ;
input RX_CLK_ALIGN_DONE_arst ;
wire EYE_MONITOR_EARLY_net_0_0 ;
wire EYE_MONITOR_LATE_net_0_0 ;
wire PLL_LOCK_0 ;
wire CORERXIODBITALIGN_C0_1_BIT_ALGN_CLR_FLGS ;
wire BIT_ALGN_DONE_c ;
wire BIT_ALGN_START_1_c ;
wire BIT_ALGN_OOR_c ;
wire BIT_ALGN_ERR_0_c ;
wire CORERXIODBITALIGN_C0_1_BIT_ALGN_MOVE ;
wire CORERXIODBITALIGN_C0_1_BIT_ALGN_DIR ;
wire CORERXIODBITALIGN_C0_1_BIT_ALGN_LOAD ;
wire debouncer_0_DB_OUT ;
wire PF_IOD_GENERIC_RX_C1_0_RX_CLK_G ;
wire RX_CLK_ALIGN_DONE_arst ;
wire GND ;
wire VCC ;
// @12:121
  CORERXIODBITALIGN_C0_CORERXIODBITALIGN_C0_0_CORERXIODBITALIGN_0s_0s_0s_26s_10s_10s_1 CORERXIODBITALIGN_C0_0 (
	.EYE_MONITOR_LATE_net_0_0(EYE_MONITOR_LATE_net_0_0),
	.EYE_MONITOR_EARLY_net_0_0(EYE_MONITOR_EARLY_net_0_0),
	.BIT_ALGN_EYE_IN_c(BIT_ALGN_EYE_IN_c[2:0]),
	.RX_CLK_ALIGN_DONE_arst(RX_CLK_ALIGN_DONE_arst),
	.PF_IOD_GENERIC_RX_C1_0_RX_CLK_G(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.debouncer_0_DB_OUT(debouncer_0_DB_OUT),
	.CORERXIODBITALIGN_C0_1_BIT_ALGN_LOAD(CORERXIODBITALIGN_C0_1_BIT_ALGN_LOAD),
	.CORERXIODBITALIGN_C0_1_BIT_ALGN_DIR(CORERXIODBITALIGN_C0_1_BIT_ALGN_DIR),
	.CORERXIODBITALIGN_C0_1_BIT_ALGN_MOVE(CORERXIODBITALIGN_C0_1_BIT_ALGN_MOVE),
	.BIT_ALGN_ERR_0_c(BIT_ALGN_ERR_0_c),
	.BIT_ALGN_OOR_c(BIT_ALGN_OOR_c),
	.BIT_ALGN_START_1_c(BIT_ALGN_START_1_c),
	.BIT_ALGN_DONE_c(BIT_ALGN_DONE_c),
	.CORERXIODBITALIGN_C0_1_BIT_ALGN_CLR_FLGS(CORERXIODBITALIGN_C0_1_BIT_ALGN_CLR_FLGS),
	.PLL_LOCK_0(PLL_LOCK_0)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* CORERXIODBITALIGN_C0_0 */

module ACT_UNIQUE_debouncer_0 (
  PF_IOD_GENERIC_RX_C1_0_RX_CLK_G,
  PLL_LOCK_0,
  debouncer_0_DB_OUT,
  RESTARTN_c
)
;
input PF_IOD_GENERIC_RX_C1_0_RX_CLK_G ;
input PLL_LOCK_0 ;
output debouncer_0_DB_OUT ;
input RESTARTN_c ;
wire PF_IOD_GENERIC_RX_C1_0_RX_CLK_G ;
wire PLL_LOCK_0 ;
wire debouncer_0_DB_OUT ;
wire RESTARTN_c ;
wire [3:0] q_reg_Z;
wire [3:0] q_next_Z;
wire RESTARTN_c_i ;
wire VCC ;
wire DFF2_Z ;
wire GND ;
wire DFF1_Z ;
wire q_reset_0 ;
wire CO1 ;
  CFG1 DFF1_RNO (
	.A(RESTARTN_c),
	.Y(RESTARTN_c_i)
);
defparam DFF1_RNO.INIT=2'h1;
// @6:71
  SLE DB_OUT (
	.Q(debouncer_0_DB_OUT),
	.ADn(VCC),
	.ALn(PLL_LOCK_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(DFF2_Z),
	.EN(q_reg_Z[3]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:54
  SLE \q_reg[0]  (
	.Q(q_reg_Z[0]),
	.ADn(VCC),
	.ALn(PLL_LOCK_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(q_next_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:54
  SLE \q_reg[1]  (
	.Q(q_reg_Z[1]),
	.ADn(VCC),
	.ALn(PLL_LOCK_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(q_next_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:54
  SLE \q_reg[2]  (
	.Q(q_reg_Z[2]),
	.ADn(VCC),
	.ALn(PLL_LOCK_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(q_next_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:54
  SLE \q_reg[3]  (
	.Q(q_reg_Z[3]),
	.ADn(VCC),
	.ALn(PLL_LOCK_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(q_next_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:54
  SLE DFF1 (
	.Q(DFF1_Z),
	.ADn(VCC),
	.ALn(PLL_LOCK_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(RESTARTN_c_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:54
  SLE DFF2 (
	.Q(DFF2_Z),
	.ADn(VCC),
	.ALn(PLL_LOCK_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(DFF1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:37
  CFG2 q_reset (
	.A(DFF1_Z),
	.B(DFF2_Z),
	.Y(q_reset_0)
);
defparam q_reset.INIT=4'h6;
// @6:43
  CFG3 \q_next[0]  (
	.A(q_reg_Z[3]),
	.B(q_reset_0),
	.C(q_reg_Z[0]),
	.Y(q_next_Z[0])
);
defparam \q_next[0] .INIT=8'h21;
// @6:47
  CFG3 \q_reg_RNI26281[1]  (
	.A(q_reg_Z[0]),
	.B(q_reg_Z[3]),
	.C(q_reg_Z[1]),
	.Y(CO1)
);
defparam \q_reg_RNI26281[1] .INIT=8'h20;
// @6:43
  CFG4 \q_next[1]  (
	.A(q_reg_Z[3]),
	.B(q_reset_0),
	.C(q_reg_Z[1]),
	.D(q_reg_Z[0]),
	.Y(q_next_Z[1])
);
defparam \q_next[1] .INIT=16'h2130;
// @6:43
  CFG3 \q_next[2]  (
	.A(q_reg_Z[2]),
	.B(q_reset_0),
	.C(CO1),
	.Y(q_next_Z[2])
);
defparam \q_next[2] .INIT=8'h12;
// @6:43
  CFG4 \q_next[3]  (
	.A(q_reg_Z[3]),
	.B(q_reg_Z[2]),
	.C(CO1),
	.D(q_reset_0),
	.Y(q_next_Z[3])
);
defparam \q_next[3] .INIT=16'h006A;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* ACT_UNIQUE_debouncer_0 */

module PF_CCC_C0_PF_CCC_C0_0_PF_CCC (
  PF_OSC_C1_0_RCOSC_160MHZ_GL,
  PLL_LOCK_0,
  PF_CCC_C0_0_OUT0_FABCLK_0
)
;
input PF_OSC_C1_0_RCOSC_160MHZ_GL ;
output PLL_LOCK_0 ;
output PF_CCC_C0_0_OUT0_FABCLK_0 ;
wire PF_OSC_C1_0_RCOSC_160MHZ_GL ;
wire PLL_LOCK_0 ;
wire PF_CCC_C0_0_OUT0_FABCLK_0 ;
wire [7:0] SSCG_WAVE_TABLE_ADDR_0;
wire [32:0] DRI_RDATA_0;
wire pll_inst_0_clkint_0 ;
wire VCC ;
wire GND ;
wire DELAY_LINE_OUT_OF_RANGE_2 ;
wire OUT1 ;
wire OUT2 ;
wire OUT3 ;
wire DRI_INTERRUPT_0 ;
// @13:16
  CLKINT clkint_0 (
	.Y(PF_CCC_C0_0_OUT0_FABCLK_0),
	.A(pll_inst_0_clkint_0)
);
// @13:37
  PLL pll_inst_0 (
	.POWERDOWN_N(VCC),
	.OUT0_EN(VCC),
	.OUT1_EN(GND),
	.OUT2_EN(GND),
	.OUT3_EN(GND),
	.REF_CLK_SEL(GND),
	.BYPASS_EN_N(VCC),
	.LOAD_PHASE_N(VCC),
	.SSCG_WAVE_TABLE({GND, GND, GND, GND, GND, GND, GND, GND}),
	.PHASE_DIRECTION(GND),
	.PHASE_ROTATE(GND),
	.PHASE_OUT0_SEL(GND),
	.PHASE_OUT1_SEL(GND),
	.PHASE_OUT2_SEL(GND),
	.PHASE_OUT3_SEL(GND),
	.DELAY_LINE_MOVE(GND),
	.DELAY_LINE_DIRECTION(GND),
	.DELAY_LINE_WIDE(GND),
	.DELAY_LINE_LOAD(VCC),
	.LOCK(PLL_LOCK_0),
	.SSCG_WAVE_TABLE_ADDR(SSCG_WAVE_TABLE_ADDR_0[7:0]),
	.DELAY_LINE_OUT_OF_RANGE(DELAY_LINE_OUT_OF_RANGE_2),
	.REFCLK_SYNC_EN(GND),
	.REF_CLK_0(PF_OSC_C1_0_RCOSC_160MHZ_GL),
	.REF_CLK_1(GND),
	.FB_CLK(GND),
	.OUT0(pll_inst_0_clkint_0),
	.OUT1(OUT1),
	.OUT2(OUT2),
	.OUT3(OUT3),
	.DRI_CLK(GND),
	.DRI_CTRL({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.DRI_WDATA({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.DRI_ARST_N(VCC),
	.DRI_RDATA(DRI_RDATA_0[32:0]),
	.DRI_INTERRUPT(DRI_INTERRUPT_0)
);
defparam pll_inst_0.VCOFREQUENCY=5000;
defparam pll_inst_0.DELAY_LINE_SIMULATION_MODE="";
defparam pll_inst_0.DATA_RATE=0.0;
defparam pll_inst_0.FORMAL_NAME="";
defparam pll_inst_0.INTERFACE_NAME="";
defparam pll_inst_0.INTERFACE_LEVEL=32'h00000000;
defparam pll_inst_0.SOFTRESET=32'h00000000;
defparam pll_inst_0.SOFT_POWERDOWN_N=32'h00000001;
defparam pll_inst_0.RFDIV_EN=32'h00000001;
defparam pll_inst_0.OUT0_DIV_EN=32'h00000001;
defparam pll_inst_0.OUT1_DIV_EN=32'h00000000;
defparam pll_inst_0.OUT2_DIV_EN=32'h00000000;
defparam pll_inst_0.OUT3_DIV_EN=32'h00000000;
defparam pll_inst_0.SOFT_REF_CLK_SEL=32'h00000000;
defparam pll_inst_0.RESET_ON_LOCK=32'h00000001;
defparam pll_inst_0.BYPASS_CLK_SEL=32'h00000000;
defparam pll_inst_0.BYPASS_GO_EN_N=32'h00000001;
defparam pll_inst_0.BYPASS_PLL=32'h00000000;
defparam pll_inst_0.BYPASS_OUT_DIVIDER=32'h00000000;
defparam pll_inst_0.FF_REQUIRES_LOCK=32'h00000000;
defparam pll_inst_0.FSE_N=32'h00000000;
defparam pll_inst_0.FB_CLK_SEL_0=32'h00000000;
defparam pll_inst_0.FB_CLK_SEL_1=32'h00000000;
defparam pll_inst_0.RFDIV=32'h00000004;
defparam pll_inst_0.FRAC_EN=32'h00000000;
defparam pll_inst_0.FRAC_DAC_EN=32'h00000000;
defparam pll_inst_0.DIV0_RST_DELAY=32'h00000000;
defparam pll_inst_0.DIV0_VAL=32'h0000000A;
defparam pll_inst_0.DIV1_RST_DELAY=32'h00000000;
defparam pll_inst_0.DIV1_VAL=32'h00000001;
defparam pll_inst_0.DIV2_RST_DELAY=32'h00000000;
defparam pll_inst_0.DIV2_VAL=32'h00000001;
defparam pll_inst_0.DIV3_RST_DELAY=32'h00000000;
defparam pll_inst_0.DIV3_VAL=32'h00000001;
defparam pll_inst_0.DIV3_CLK_SEL=32'h00000000;
defparam pll_inst_0.BW_INT_CTRL=32'h00000000;
defparam pll_inst_0.BW_PROP_CTRL=32'h00000001;
defparam pll_inst_0.IREF_EN=32'h00000001;
defparam pll_inst_0.IREF_TOGGLE=32'h00000000;
defparam pll_inst_0.LOCK_CNT=32'h00000008;
defparam pll_inst_0.DESKEW_CAL_CNT=32'h00000006;
defparam pll_inst_0.DESKEW_CAL_EN=32'h00000001;
defparam pll_inst_0.DESKEW_CAL_BYPASS=32'h00000000;
defparam pll_inst_0.SYNC_REF_DIV_EN=32'h00000000;
defparam pll_inst_0.SYNC_REF_DIV_EN_2=32'h00000000;
defparam pll_inst_0.OUT0_PHASE_SEL=32'h00000000;
defparam pll_inst_0.OUT1_PHASE_SEL=32'h00000000;
defparam pll_inst_0.OUT2_PHASE_SEL=32'h00000000;
defparam pll_inst_0.OUT3_PHASE_SEL=32'h00000000;
defparam pll_inst_0.SOFT_LOAD_PHASE_N=32'h00000001;
defparam pll_inst_0.SSM_DIV_VAL=32'h00000001;
defparam pll_inst_0.FB_FRAC_VAL=32'h00000000;
defparam pll_inst_0.SSM_SPREAD_MODE=32'h00000000;
defparam pll_inst_0.SSM_MODULATION=32'h00000005;
defparam pll_inst_0.FB_INT_VAL=32'h0000007D;
defparam pll_inst_0.SSM_EN_N=32'h00000001;
defparam pll_inst_0.SSM_EXT_WAVE_EN=32'h00000000;
defparam pll_inst_0.SSM_EXT_WAVE_MAX_ADDR=32'h00000000;
defparam pll_inst_0.SSM_RANDOM_EN=32'h00000000;
defparam pll_inst_0.SSM_RANDOM_PATTERN_SEL=32'h00000000;
defparam pll_inst_0.CDMUX0_SEL=32'h00000000;
defparam pll_inst_0.CDMUX1_SEL=32'h00000001;
defparam pll_inst_0.CDMUX2_SEL=32'h00000000;
defparam pll_inst_0.CDELAY0_SEL=32'h00000000;
defparam pll_inst_0.CDELAY0_EN=32'h00000000;
defparam pll_inst_0.DRI_EN=32'h00000001;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* PF_CCC_C0_PF_CCC_C0_0_PF_CCC */

module PF_CCC_C0 (
  PF_CCC_C0_0_OUT0_FABCLK_0,
  PLL_LOCK_0,
  PF_OSC_C1_0_RCOSC_160MHZ_GL
)
;
output PF_CCC_C0_0_OUT0_FABCLK_0 ;
output PLL_LOCK_0 ;
input PF_OSC_C1_0_RCOSC_160MHZ_GL ;
wire PF_CCC_C0_0_OUT0_FABCLK_0 ;
wire PLL_LOCK_0 ;
wire PF_OSC_C1_0_RCOSC_160MHZ_GL ;
wire GND ;
wire VCC ;
// @14:65
  PF_CCC_C0_PF_CCC_C0_0_PF_CCC PF_CCC_C0_0 (
	.PF_OSC_C1_0_RCOSC_160MHZ_GL(PF_OSC_C1_0_RCOSC_160MHZ_GL),
	.PLL_LOCK_0(PLL_LOCK_0),
	.PF_CCC_C0_0_OUT0_FABCLK_0(PF_CCC_C0_0_OUT0_FABCLK_0)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* PF_CCC_C0 */

module ICB_BCLKSCLKALIGN_Z3 (
  current_state_0,
  PF_CLK_DIV_FIFO_DELAY_LINE_OUT_OF_RANGE,
  PF_IOD_GENERIC_RX_C1_0_CLK_TRAIN_DONE,
  CLK_TRAIN_ERROR_c,
  COREBCLKSCLKALIGN_0_BCLKSCLK_ALGN_PAUSE,
  COREBCLKSCLKALIGN_0_ICB_CLK_ALGN_MOV,
  COREBCLKSCLKALIGN_0_ICB_CLK_ALGN_LOAD,
  COREBCLKSCLKALIGN_0_ICB_CLK_ALGN_CLR_FLGS,
  PF_IOD_CLK_TRAINING_EYE_MONITOR_LATE_0,
  PF_IOD_CLK_TRAINING_EYE_MONITOR_EARLY_0,
  RX_CLK_ALIGN_DONE_arst,
  PF_IOD_GENERIC_RX_C1_0_RX_CLK_G
)
;
input current_state_0 ;
input PF_CLK_DIV_FIFO_DELAY_LINE_OUT_OF_RANGE ;
output PF_IOD_GENERIC_RX_C1_0_CLK_TRAIN_DONE ;
output CLK_TRAIN_ERROR_c ;
output COREBCLKSCLKALIGN_0_BCLKSCLK_ALGN_PAUSE ;
output COREBCLKSCLKALIGN_0_ICB_CLK_ALGN_MOV ;
output COREBCLKSCLKALIGN_0_ICB_CLK_ALGN_LOAD ;
output COREBCLKSCLKALIGN_0_ICB_CLK_ALGN_CLR_FLGS ;
input PF_IOD_CLK_TRAINING_EYE_MONITOR_LATE_0 ;
input PF_IOD_CLK_TRAINING_EYE_MONITOR_EARLY_0 ;
output RX_CLK_ALIGN_DONE_arst ;
input PF_IOD_GENERIC_RX_C1_0_RX_CLK_G ;
wire current_state_0 ;
wire PF_CLK_DIV_FIFO_DELAY_LINE_OUT_OF_RANGE ;
wire PF_IOD_GENERIC_RX_C1_0_CLK_TRAIN_DONE ;
wire CLK_TRAIN_ERROR_c ;
wire COREBCLKSCLKALIGN_0_BCLKSCLK_ALGN_PAUSE ;
wire COREBCLKSCLKALIGN_0_ICB_CLK_ALGN_MOV ;
wire COREBCLKSCLKALIGN_0_ICB_CLK_ALGN_LOAD ;
wire COREBCLKSCLKALIGN_0_ICB_CLK_ALGN_CLR_FLGS ;
wire PF_IOD_CLK_TRAINING_EYE_MONITOR_LATE_0 ;
wire PF_IOD_CLK_TRAINING_EYE_MONITOR_EARLY_0 ;
wire RX_CLK_ALIGN_DONE_arst ;
wire PF_IOD_GENERIC_RX_C1_0_RX_CLK_G ;
wire [9:0] rst_cnt_Z;
wire [8:0] rst_cnt_s;
wire [7:0] timeout_cnt_Z;
wire [6:0] timeout_cnt_s;
wire [7:0] sig_tapcnt_final_1_Z;
wire [7:0] sig_tapcnt_final_2_Z;
wire [6:0] sig_tapcnt_final_2_3_Z;
wire [1:1] cnt_Z;
wire [127:0] early_flags_msb_Z;
wire [2:0] wait_cnt_Z;
wire [2:1] wait_cnt_3;
wire [6:0] sig_tapcnt_final_1_3_Z;
wire [127:0] late_flags_lsb_Z;
wire [127:0] late_flags_msb_Z;
wire [7:0] early_late_init_val_Z;
wire [7:0] emflag_cnt_Z;
wire [7:0] tapcnt_final_Z;
wire [7:0] tapcnt_final_11;
wire [7:0] early_late_nxt_val_Z;
wire [7:0] early_late_start_val_Z;
wire [127:0] early_flags_lsb_Z;
wire [7:0] early_late_end_val_Z;
wire [5:0] clkalign_curr_state_Z;
wire [5:1] clkalign_curr_state_ns;
wire [7:0] tapcnt_offset_Z;
wire [7:0] tapcnt_offset_s;
wire [7:0] tap_cnt_Z;
wire [6:0] tap_cnt_s;
wire [7:7] tap_cnt_s_Z;
wire [7:7] timeout_cnt_s_Z;
wire [6:0] emflag_cnt_s;
wire [7:7] emflag_cnt_s_Z;
wire [9:9] rst_cnt_s_Z;
wire [0:0] clkalign_curr_state_RNIJB1J_S;
wire [0:0] clkalign_curr_state_RNIJB1J_Y;
wire [6:0] tapcnt_offset_cry;
wire [0:0] tapcnt_offset_RNIUBO91_Y;
wire [1:1] tapcnt_offset_RNIADF02_Y;
wire [2:2] tapcnt_offset_RNINF6N2_Y;
wire [3:3] tapcnt_offset_RNI5JTD3_Y;
wire [4:4] tapcnt_offset_RNIKNK44_Y;
wire [5:5] tapcnt_offset_RNI4TBR4_Y;
wire [7:7] tapcnt_offset_RNO_FCO;
wire [7:7] tapcnt_offset_RNO_Y;
wire [6:6] tapcnt_offset_RNIL33I5_Y;
wire [0:0] tap_cnt_cry_cy_S;
wire [0:0] tap_cnt_cry_cy_Y;
wire [6:0] tap_cnt_cry_Z;
wire [6:0] tap_cnt_cry_Y;
wire [7:7] tap_cnt_s_FCO;
wire [7:7] tap_cnt_s_Y;
wire [0:0] emflag_cnt_cry_cy_S;
wire [0:0] emflag_cnt_cry_cy_Y;
wire [6:0] emflag_cnt_cry_Z;
wire [6:0] emflag_cnt_cry_Y;
wire [7:7] emflag_cnt_s_FCO;
wire [7:7] emflag_cnt_s_Y;
wire [8:1] rst_cnt_cry_Z;
wire [8:1] rst_cnt_cry_Y;
wire [9:9] rst_cnt_s_FCO;
wire [9:9] rst_cnt_s_Y;
wire [6:1] timeout_cnt_cry_Z;
wire [6:1] timeout_cnt_cry_Y;
wire [7:7] timeout_cnt_s_FCO;
wire [7:7] timeout_cnt_s_Y;
wire [0:0] wait_cnt_3_i_0;
wire [27:27] clkalign_curr_state_d;
wire [0:0] wait_cnt_3_i_a3_2_0;
wire [7:0] tapcnt_final_11_iv_0;
wire [7:0] tapcnt_final_11_iv_1;
wire RX_CLK_ALIGN_DONE_rep_Z ;
wire VCC ;
wire RX_CLK_ALIGN_DONE5 ;
wire GND ;
wire CO0_0 ;
wire CO0_0_i ;
wire clkalign_curr_state_s9_0_a3 ;
wire N_677_i ;
wire un3_sig_tapcnt_final_1_cry_7_Z ;
wire un2_sig_tapcnt_final_2_cry_7_Z ;
wire N_554_i ;
wire un1_early_flags_lsb14_i ;
wire N_673_i ;
wire N_511_i ;
wire un1_early_flags_lsb14_1_i ;
wire un1_clkalign_curr_state_14_0 ;
wire un1_clkalign_curr_state_11_0 ;
wire un1_early_late_nxt_set14_1_0 ;
wire un1_clkalign_curr_state_15_0 ;
wire un1_early_late_end_set12_1_0 ;
wire rx_trng_done_Z ;
wire N_2967 ;
wire un1_clkalign_curr_state_1_0 ;
wire calc_done_Z ;
wire calc_done_0_sqmuxa ;
wire un1_clkalign_curr_state_17_0 ;
wire early_late_end_set_Z ;
wire N_515_i ;
wire early_late_nxt_set_Z ;
wire N_517_i ;
wire rx_err_Z ;
wire timeout_cnte ;
wire N_2939 ;
wire un1_clkalign_curr_state_0_sqmuxa_8_0 ;
wire N_2935_i ;
wire un1_RX_CLK_ALIGN_LOAD5_0 ;
wire N_2924_i ;
wire un1_clkalign_curr_state_1_sqmuxa_5_0 ;
wire RX_RESET_LANE5 ;
wire un1_clkalign_curr_state_0_sqmuxa_3_0 ;
wire reset_dly_fg_Z ;
wire reset_dly_fg4 ;
wire early_late_start_set_Z ;
wire early_late_init_set_Z ;
wire clk_align_done_Z ;
wire clk_align_start6 ;
wire un1_internal_rst_en_2_0 ;
wire N_40_i ;
wire early_found_lsb_d_Z ;
wire early_found_lsb ;
wire late_found_lsb_d_Z ;
wire late_found_lsb ;
wire early_found_msb_d_Z ;
wire early_found_msb ;
wire late_found_msb_d_Z ;
wire late_found_msb ;
wire early_not_found_lsb_d_Z ;
wire early_found_lsb_i ;
wire late_not_found_lsb_d_Z ;
wire late_found_lsb_i ;
wire early_not_found_msb_d_Z ;
wire early_found_msb_i ;
wire late_not_found_msb_d_Z ;
wire late_found_msb_i ;
wire emflag_cnt_done_d_Z ;
wire emflag_cnt_done_Z ;
wire tapcnt_final_1_status_Z ;
wire sig_tapcnt_final_111_Z ;
wire tapcnt_final_2_status_Z ;
wire sig_tapcnt_final_210_Z ;
wire timeout_fg ;
wire early_late_start_end_val_status_Z ;
wire early_late_start_end_val_status5 ;
wire early_late_init_nxt_val_status_Z ;
wire early_late_init_nxt_val_status5 ;
wire start_trng_fg_Z ;
wire start_trng_fg6 ;
wire early_or_late_found_lsb_d_Z ;
wire early_or_late_found_lsb_Z ;
wire early_or_late_found_msb_d_Z ;
wire early_or_late_found_msb_Z ;
wire no_early_and_late_found_lsb_d_Z ;
wire no_early_and_late_found_lsb_Z ;
wire no_early_and_late_found_msb_d_Z ;
wire no_early_and_late_found_msb_Z ;
wire early_late_start_and_end_set_Z ;
wire early_late_start_and_end_set5_Z ;
wire early_late_init_and_nxt_set_Z ;
wire early_late_init_and_nxt_set5_Z ;
wire tapcnt_offsete ;
wire tap_cnte ;
wire emflag_cnte ;
wire tapcnt_offset_cry_cy ;
wire tap_cnt_cry_cy ;
wire emflag_cnt_cry_cy ;
wire N_2979 ;
wire un2_sig_tapcnt_final_2_cry_0_Z ;
wire un2_sig_tapcnt_final_2_cry_0_S ;
wire un2_sig_tapcnt_final_2_cry_0_Y ;
wire un2_sig_tapcnt_final_2_cry_1_Z ;
wire un2_sig_tapcnt_final_2_cry_1_S ;
wire un2_sig_tapcnt_final_2_cry_1_Y ;
wire un2_sig_tapcnt_final_2_cry_2_Z ;
wire un2_sig_tapcnt_final_2_cry_2_S ;
wire un2_sig_tapcnt_final_2_cry_2_Y ;
wire un2_sig_tapcnt_final_2_cry_3_Z ;
wire un2_sig_tapcnt_final_2_cry_3_S ;
wire un2_sig_tapcnt_final_2_cry_3_Y ;
wire un2_sig_tapcnt_final_2_cry_4_Z ;
wire un2_sig_tapcnt_final_2_cry_4_S ;
wire un2_sig_tapcnt_final_2_cry_4_Y ;
wire un2_sig_tapcnt_final_2_cry_5_Z ;
wire un2_sig_tapcnt_final_2_cry_5_S ;
wire un2_sig_tapcnt_final_2_cry_5_Y ;
wire un2_sig_tapcnt_final_2_cry_6_Z ;
wire un2_sig_tapcnt_final_2_cry_6_S ;
wire un2_sig_tapcnt_final_2_cry_6_Y ;
wire un2_sig_tapcnt_final_2_cry_7_S ;
wire un2_sig_tapcnt_final_2_cry_7_Y ;
wire un3_sig_tapcnt_final_1_cry_0_Z ;
wire un3_sig_tapcnt_final_1_cry_0_S ;
wire un3_sig_tapcnt_final_1_cry_0_Y ;
wire un3_sig_tapcnt_final_1_cry_1_Z ;
wire un3_sig_tapcnt_final_1_cry_1_S ;
wire un3_sig_tapcnt_final_1_cry_1_Y ;
wire un3_sig_tapcnt_final_1_cry_2_Z ;
wire un3_sig_tapcnt_final_1_cry_2_S ;
wire un3_sig_tapcnt_final_1_cry_2_Y ;
wire un3_sig_tapcnt_final_1_cry_3_Z ;
wire un3_sig_tapcnt_final_1_cry_3_S ;
wire un3_sig_tapcnt_final_1_cry_3_Y ;
wire un3_sig_tapcnt_final_1_cry_4_Z ;
wire un3_sig_tapcnt_final_1_cry_4_S ;
wire un3_sig_tapcnt_final_1_cry_4_Y ;
wire un3_sig_tapcnt_final_1_cry_5_Z ;
wire un3_sig_tapcnt_final_1_cry_5_S ;
wire un3_sig_tapcnt_final_1_cry_5_Y ;
wire un3_sig_tapcnt_final_1_cry_6_Z ;
wire un3_sig_tapcnt_final_1_cry_6_S ;
wire un3_sig_tapcnt_final_1_cry_6_Y ;
wire un3_sig_tapcnt_final_1_cry_7_S ;
wire un3_sig_tapcnt_final_1_cry_7_Y ;
wire early_late_init_nxt_val_status5_cry_0_Z ;
wire early_late_init_nxt_val_status5_cry_0_S ;
wire early_late_init_nxt_val_status5_cry_0_Y ;
wire early_late_init_nxt_val_status5_cry_1_Z ;
wire early_late_init_nxt_val_status5_cry_1_S ;
wire early_late_init_nxt_val_status5_cry_1_Y ;
wire early_late_init_nxt_val_status5_cry_2_Z ;
wire early_late_init_nxt_val_status5_cry_2_S ;
wire early_late_init_nxt_val_status5_cry_2_Y ;
wire early_late_init_nxt_val_status5_cry_3_Z ;
wire early_late_init_nxt_val_status5_cry_3_S ;
wire early_late_init_nxt_val_status5_cry_3_Y ;
wire early_late_init_nxt_val_status5_cry_4_Z ;
wire early_late_init_nxt_val_status5_cry_4_S ;
wire early_late_init_nxt_val_status5_cry_4_Y ;
wire early_late_init_nxt_val_status5_cry_5_Z ;
wire early_late_init_nxt_val_status5_cry_5_S ;
wire early_late_init_nxt_val_status5_cry_5_Y ;
wire early_late_init_nxt_val_status5_cry_6_Z ;
wire early_late_init_nxt_val_status5_cry_6_S ;
wire early_late_init_nxt_val_status5_cry_6_Y ;
wire early_late_init_nxt_val_status5_cry_7_S ;
wire early_late_init_nxt_val_status5_cry_7_Y ;
wire early_late_start_end_val_status5_cry_0_Z ;
wire early_late_start_end_val_status5_cry_0_S ;
wire early_late_start_end_val_status5_cry_0_Y ;
wire early_late_start_end_val_status5_cry_1_Z ;
wire early_late_start_end_val_status5_cry_1_S ;
wire early_late_start_end_val_status5_cry_1_Y ;
wire early_late_start_end_val_status5_cry_2_Z ;
wire early_late_start_end_val_status5_cry_2_S ;
wire early_late_start_end_val_status5_cry_2_Y ;
wire early_late_start_end_val_status5_cry_3_Z ;
wire early_late_start_end_val_status5_cry_3_S ;
wire early_late_start_end_val_status5_cry_3_Y ;
wire early_late_start_end_val_status5_cry_4_Z ;
wire early_late_start_end_val_status5_cry_4_S ;
wire early_late_start_end_val_status5_cry_4_Y ;
wire early_late_start_end_val_status5_cry_5_Z ;
wire early_late_start_end_val_status5_cry_5_S ;
wire early_late_start_end_val_status5_cry_5_Y ;
wire early_late_start_end_val_status5_cry_6_Z ;
wire early_late_start_end_val_status5_cry_6_S ;
wire early_late_start_end_val_status5_cry_6_Y ;
wire early_late_start_end_val_status5_cry_7_S ;
wire early_late_start_end_val_status5_cry_7_Y ;
wire rst_cnt_s_1133_FCO ;
wire rst_cnt_s_1133_S ;
wire rst_cnt_s_1133_Y ;
wire timeout_cnt_s_1134_FCO ;
wire timeout_cnt_s_1134_S ;
wire timeout_cnt_s_1134_Y ;
wire m70_1_0_co1 ;
wire m70_1_0_wmux_0_S ;
wire N_71 ;
wire N_63 ;
wire i18_mux ;
wire m70_1_0_y0 ;
wire m70_1_0_co0 ;
wire m70_1_0_wmux_S ;
wire N_46 ;
wire N_58 ;
wire early_found_lsb_126_2_1_co1_21 ;
wire early_found_lsb_126_2_1_wmux_44_S ;
wire early_found_lsb_126_2_1_0_y45 ;
wire early_found_lsb_126_2_1_y3_2 ;
wire early_found_lsb_126_2_1_y1_2 ;
wire early_found_lsb_126_2_1_y0_19 ;
wire early_found_lsb_126_2_1_co0_21 ;
wire early_found_lsb_126_2_1_wmux_43_S ;
wire early_found_lsb_126_2_1_y5_2 ;
wire early_found_lsb_126_2_1_y7_2 ;
wire early_found_lsb_126_2_1_co1_20 ;
wire early_found_lsb_126_2_1_wmux_42_S ;
wire early_found_lsb_126_2_1_y0_18 ;
wire early_found_lsb_126_2_1_co0_20 ;
wire early_found_lsb_126_2_1_wmux_41_S ;
wire early_found_lsb_126_2_1_co1_19 ;
wire early_found_lsb_126_2_1_wmux_40_S ;
wire early_found_lsb_126_2_1_y0_17 ;
wire early_found_lsb_126_2_1_co0_19 ;
wire early_found_lsb_126_2_1_wmux_39_S ;
wire early_found_lsb_126_2_1_co1_18 ;
wire early_found_lsb_126_2_1_wmux_38_S ;
wire early_found_lsb_126_2_1_y0_16 ;
wire early_found_lsb_126_2_1_co0_18 ;
wire early_found_lsb_126_2_1_wmux_37_S ;
wire early_found_lsb_126_2_1_co1_17 ;
wire early_found_lsb_126_2_1_wmux_36_S ;
wire early_found_lsb_126_2_1_y0_15 ;
wire early_found_lsb_126_2_1_co0_17 ;
wire early_found_lsb_126_2_1_wmux_35_S ;
wire early_found_lsb_126_2_1_co1_16 ;
wire early_found_lsb_126_2_1_wmux_34_S ;
wire early_found_lsb_126_2_1_wmux_34_Y ;
wire early_found_lsb_126_2_1_co0_16 ;
wire early_found_lsb_126_2_1_wmux_33_S ;
wire early_found_lsb_126_2_1_wmux_33_Y ;
wire early_found_lsb_126_2_1_co1_15 ;
wire early_found_lsb_126_2_1_wmux_32_S ;
wire early_found_lsb_126_2_1_0_y33 ;
wire early_found_lsb_126_2_1_y3_1 ;
wire early_found_lsb_126_2_1_y1_1 ;
wire early_found_lsb_126_2_1_y0_14 ;
wire early_found_lsb_126_2_1_co0_15 ;
wire early_found_lsb_126_2_1_wmux_31_S ;
wire early_found_lsb_126_2_1_y5_1 ;
wire early_found_lsb_126_2_1_y7_1 ;
wire early_found_lsb_126_2_1_co1_14 ;
wire early_found_lsb_126_2_1_wmux_30_S ;
wire early_found_lsb_126_2_1_y0_13 ;
wire early_found_lsb_126_2_1_co0_14 ;
wire early_found_lsb_126_2_1_wmux_29_S ;
wire early_found_lsb_126_2_1_co1_13 ;
wire early_found_lsb_126_2_1_wmux_28_S ;
wire early_found_lsb_126_2_1_y0_12 ;
wire early_found_lsb_126_2_1_co0_13 ;
wire early_found_lsb_126_2_1_wmux_27_S ;
wire early_found_lsb_126_2_1_co1_12 ;
wire early_found_lsb_126_2_1_wmux_26_S ;
wire early_found_lsb_126_2_1_y0_11 ;
wire early_found_lsb_126_2_1_co0_12 ;
wire early_found_lsb_126_2_1_wmux_25_S ;
wire early_found_lsb_126_2_1_co1_11 ;
wire early_found_lsb_126_2_1_wmux_24_S ;
wire early_found_lsb_126_2_1_y0_10 ;
wire early_found_lsb_126_2_1_co0_11 ;
wire early_found_lsb_126_2_1_wmux_23_S ;
wire early_found_lsb_126_2_1_co1_10 ;
wire early_found_lsb_126_2_1_wmux_22_S ;
wire early_found_lsb_126_2_1_wmux_22_Y ;
wire early_found_lsb_126_2_1_co0_10 ;
wire early_found_lsb_126_2_1_wmux_21_S ;
wire early_found_lsb_126_2_1_wmux_21_Y ;
wire early_found_lsb_126_2_1_co1_9 ;
wire early_found_lsb_126_2_1_wmux_20_S ;
wire early_found_lsb_126_2_1_0_y21 ;
wire early_found_lsb_126_2_1_y3_0 ;
wire early_found_lsb_126_2_1_y1_0 ;
wire early_found_lsb_126_2_1_y0_9 ;
wire early_found_lsb_126_2_1_co0_9 ;
wire early_found_lsb_126_2_1_wmux_19_S ;
wire early_found_lsb_126_2_1_y5_0 ;
wire early_found_lsb_126_2_1_y7_0 ;
wire early_found_lsb_126_2_1_co1_8 ;
wire early_found_lsb_126_2_1_wmux_18_S ;
wire early_found_lsb_126_2_1_y0_8 ;
wire early_found_lsb_126_2_1_co0_8 ;
wire early_found_lsb_126_2_1_wmux_17_S ;
wire early_found_lsb_126_2_1_co1_7 ;
wire early_found_lsb_126_2_1_wmux_16_S ;
wire early_found_lsb_126_2_1_y0_7 ;
wire early_found_lsb_126_2_1_co0_7 ;
wire early_found_lsb_126_2_1_wmux_15_S ;
wire early_found_lsb_126_2_1_co1_6 ;
wire early_found_lsb_126_2_1_wmux_14_S ;
wire early_found_lsb_126_2_1_y0_6 ;
wire early_found_lsb_126_2_1_co0_6 ;
wire early_found_lsb_126_2_1_wmux_13_S ;
wire early_found_lsb_126_2_1_co1_5 ;
wire early_found_lsb_126_2_1_wmux_12_S ;
wire early_found_lsb_126_2_1_y0_5 ;
wire early_found_lsb_126_2_1_co0_5 ;
wire early_found_lsb_126_2_1_wmux_11_S ;
wire early_found_lsb_126_2_1_co1_4 ;
wire early_found_lsb_126_2_1_wmux_10_S ;
wire early_found_lsb_126_2_1_y0_4 ;
wire early_found_lsb_126_2_1_0_y9 ;
wire early_found_lsb_126_2_1_co0_4 ;
wire early_found_lsb_126_2_1_wmux_9_S ;
wire N_1967 ;
wire early_found_lsb_126_2_1_co1_3 ;
wire early_found_lsb_126_2_1_wmux_8_S ;
wire early_found_lsb_126_2_1_0_y3 ;
wire early_found_lsb_126_2_1_0_y1 ;
wire early_found_lsb_126_2_1_y0_3 ;
wire early_found_lsb_126_2_1_co0_3 ;
wire early_found_lsb_126_2_1_wmux_7_S ;
wire early_found_lsb_126_2_1_0_y5 ;
wire early_found_lsb_126_2_1_0_y7 ;
wire early_found_lsb_126_2_1_co1_2 ;
wire early_found_lsb_126_2_1_wmux_6_S ;
wire early_found_lsb_126_2_1_y0_2 ;
wire early_found_lsb_126_2_1_co0_2 ;
wire early_found_lsb_126_2_1_wmux_5_S ;
wire early_found_lsb_126_2_1_co1_1 ;
wire early_found_lsb_126_2_1_wmux_4_S ;
wire early_found_lsb_126_2_1_y0_1 ;
wire early_found_lsb_126_2_1_co0_1 ;
wire early_found_lsb_126_2_1_wmux_3_S ;
wire early_found_lsb_126_2_1_co1_0 ;
wire early_found_lsb_126_2_1_wmux_2_S ;
wire early_found_lsb_126_2_1_y0_0 ;
wire early_found_lsb_126_2_1_co0_0 ;
wire early_found_lsb_126_2_1_wmux_1_S ;
wire early_found_lsb_126_2_1_0_co1 ;
wire early_found_lsb_126_2_1_wmux_0_S ;
wire early_found_lsb_126_2_1_0_y0 ;
wire early_found_lsb_126_2_1_0_co0 ;
wire early_found_lsb_126_2_1_0_wmux_S ;
wire late_found_lsb_63_2_1_co1_21 ;
wire late_found_lsb_63_2_1_wmux_44_S ;
wire late_found_lsb_63_2_1_0_y45 ;
wire late_found_lsb_63_2_1_y3_2 ;
wire late_found_lsb_63_2_1_y1_2 ;
wire late_found_lsb_63_2_1_y0_19 ;
wire late_found_lsb_63_2_1_co0_21 ;
wire late_found_lsb_63_2_1_wmux_43_S ;
wire late_found_lsb_63_2_1_y5_2 ;
wire late_found_lsb_63_2_1_y7_2 ;
wire late_found_lsb_63_2_1_co1_20 ;
wire late_found_lsb_63_2_1_wmux_42_S ;
wire late_found_lsb_63_2_1_y0_18 ;
wire late_found_lsb_63_2_1_co0_20 ;
wire late_found_lsb_63_2_1_wmux_41_S ;
wire late_found_lsb_63_2_1_co1_19 ;
wire late_found_lsb_63_2_1_wmux_40_S ;
wire late_found_lsb_63_2_1_y0_17 ;
wire late_found_lsb_63_2_1_co0_19 ;
wire late_found_lsb_63_2_1_wmux_39_S ;
wire late_found_lsb_63_2_1_co1_18 ;
wire late_found_lsb_63_2_1_wmux_38_S ;
wire late_found_lsb_63_2_1_y0_16 ;
wire late_found_lsb_63_2_1_co0_18 ;
wire late_found_lsb_63_2_1_wmux_37_S ;
wire late_found_lsb_63_2_1_co1_17 ;
wire late_found_lsb_63_2_1_wmux_36_S ;
wire late_found_lsb_63_2_1_y0_15 ;
wire late_found_lsb_63_2_1_co0_17 ;
wire late_found_lsb_63_2_1_wmux_35_S ;
wire late_found_lsb_63_2_1_co1_16 ;
wire late_found_lsb_63_2_1_wmux_34_S ;
wire late_found_lsb_63_2_1_wmux_34_Y ;
wire late_found_lsb_63_2_1_co0_16 ;
wire late_found_lsb_63_2_1_wmux_33_S ;
wire late_found_lsb_63_2_1_wmux_33_Y ;
wire late_found_lsb_63_2_1_co1_15 ;
wire late_found_lsb_63_2_1_wmux_32_S ;
wire late_found_lsb_63_2_1_0_y33 ;
wire late_found_lsb_63_2_1_y3_1 ;
wire late_found_lsb_63_2_1_y1_1 ;
wire late_found_lsb_63_2_1_y0_14 ;
wire late_found_lsb_63_2_1_co0_15 ;
wire late_found_lsb_63_2_1_wmux_31_S ;
wire late_found_lsb_63_2_1_y5_1 ;
wire late_found_lsb_63_2_1_y7_1 ;
wire late_found_lsb_63_2_1_co1_14 ;
wire late_found_lsb_63_2_1_wmux_30_S ;
wire late_found_lsb_63_2_1_y0_13 ;
wire late_found_lsb_63_2_1_co0_14 ;
wire late_found_lsb_63_2_1_wmux_29_S ;
wire late_found_lsb_63_2_1_co1_13 ;
wire late_found_lsb_63_2_1_wmux_28_S ;
wire late_found_lsb_63_2_1_y0_12 ;
wire late_found_lsb_63_2_1_co0_13 ;
wire late_found_lsb_63_2_1_wmux_27_S ;
wire late_found_lsb_63_2_1_co1_12 ;
wire late_found_lsb_63_2_1_wmux_26_S ;
wire late_found_lsb_63_2_1_y0_11 ;
wire late_found_lsb_63_2_1_co0_12 ;
wire late_found_lsb_63_2_1_wmux_25_S ;
wire late_found_lsb_63_2_1_co1_11 ;
wire late_found_lsb_63_2_1_wmux_24_S ;
wire late_found_lsb_63_2_1_y0_10 ;
wire late_found_lsb_63_2_1_co0_11 ;
wire late_found_lsb_63_2_1_wmux_23_S ;
wire late_found_lsb_63_2_1_co1_10 ;
wire late_found_lsb_63_2_1_wmux_22_S ;
wire late_found_lsb_63_2_1_wmux_22_Y ;
wire late_found_lsb_63_2_1_co0_10 ;
wire late_found_lsb_63_2_1_wmux_21_S ;
wire late_found_lsb_63_2_1_wmux_21_Y ;
wire late_found_lsb_63_2_1_co1_9 ;
wire late_found_lsb_63_2_1_wmux_20_S ;
wire late_found_lsb_63_2_1_0_y21 ;
wire late_found_lsb_63_2_1_y3_0 ;
wire late_found_lsb_63_2_1_y1_0 ;
wire late_found_lsb_63_2_1_y0_9 ;
wire late_found_lsb_63_2_1_co0_9 ;
wire late_found_lsb_63_2_1_wmux_19_S ;
wire late_found_lsb_63_2_1_y5_0 ;
wire late_found_lsb_63_2_1_y7_0 ;
wire late_found_lsb_63_2_1_co1_8 ;
wire late_found_lsb_63_2_1_wmux_18_S ;
wire late_found_lsb_63_2_1_y0_8 ;
wire late_found_lsb_63_2_1_co0_8 ;
wire late_found_lsb_63_2_1_wmux_17_S ;
wire late_found_lsb_63_2_1_co1_7 ;
wire late_found_lsb_63_2_1_wmux_16_S ;
wire late_found_lsb_63_2_1_y0_7 ;
wire late_found_lsb_63_2_1_co0_7 ;
wire late_found_lsb_63_2_1_wmux_15_S ;
wire late_found_lsb_63_2_1_co1_6 ;
wire late_found_lsb_63_2_1_wmux_14_S ;
wire late_found_lsb_63_2_1_y0_6 ;
wire late_found_lsb_63_2_1_co0_6 ;
wire late_found_lsb_63_2_1_wmux_13_S ;
wire late_found_lsb_63_2_1_co1_5 ;
wire late_found_lsb_63_2_1_wmux_12_S ;
wire late_found_lsb_63_2_1_y0_5 ;
wire late_found_lsb_63_2_1_co0_5 ;
wire late_found_lsb_63_2_1_wmux_11_S ;
wire late_found_lsb_63_2_1_co1_4 ;
wire late_found_lsb_63_2_1_wmux_10_S ;
wire late_found_lsb_63_2_1_y0_4 ;
wire late_found_lsb_63_2_1_0_y9 ;
wire late_found_lsb_63_2_1_co0_4 ;
wire late_found_lsb_63_2_1_wmux_9_S ;
wire N_2031 ;
wire late_found_lsb_63_2_1_co1_3 ;
wire late_found_lsb_63_2_1_wmux_8_S ;
wire late_found_lsb_63_2_1_0_y3 ;
wire late_found_lsb_63_2_1_0_y1 ;
wire late_found_lsb_63_2_1_y0_3 ;
wire late_found_lsb_63_2_1_co0_3 ;
wire late_found_lsb_63_2_1_wmux_7_S ;
wire late_found_lsb_63_2_1_0_y5 ;
wire late_found_lsb_63_2_1_0_y7 ;
wire late_found_lsb_63_2_1_co1_2 ;
wire late_found_lsb_63_2_1_wmux_6_S ;
wire late_found_lsb_63_2_1_y0_2 ;
wire late_found_lsb_63_2_1_co0_2 ;
wire late_found_lsb_63_2_1_wmux_5_S ;
wire late_found_lsb_63_2_1_co1_1 ;
wire late_found_lsb_63_2_1_wmux_4_S ;
wire late_found_lsb_63_2_1_y0_1 ;
wire late_found_lsb_63_2_1_co0_1 ;
wire late_found_lsb_63_2_1_wmux_3_S ;
wire late_found_lsb_63_2_1_co1_0 ;
wire late_found_lsb_63_2_1_wmux_2_S ;
wire late_found_lsb_63_2_1_y0_0 ;
wire late_found_lsb_63_2_1_co0_0 ;
wire late_found_lsb_63_2_1_wmux_1_S ;
wire late_found_lsb_63_2_1_0_co1 ;
wire late_found_lsb_63_2_1_wmux_0_S ;
wire late_found_lsb_63_2_1_0_y0 ;
wire late_found_lsb_63_2_1_0_co0 ;
wire late_found_lsb_63_2_1_0_wmux_S ;
wire early_found_msb_63_2_1_co1_21 ;
wire early_found_msb_63_2_1_wmux_44_S ;
wire early_found_msb_63_2_1_0_y45 ;
wire early_found_msb_63_2_1_y3_2 ;
wire early_found_msb_63_2_1_y1_2 ;
wire early_found_msb_63_2_1_y0_19 ;
wire early_found_msb_63_2_1_co0_21 ;
wire early_found_msb_63_2_1_wmux_43_S ;
wire early_found_msb_63_2_1_y5_2 ;
wire early_found_msb_63_2_1_y7_2 ;
wire early_found_msb_63_2_1_co1_20 ;
wire early_found_msb_63_2_1_wmux_42_S ;
wire early_found_msb_63_2_1_y0_18 ;
wire early_found_msb_63_2_1_co0_20 ;
wire early_found_msb_63_2_1_wmux_41_S ;
wire early_found_msb_63_2_1_co1_19 ;
wire early_found_msb_63_2_1_wmux_40_S ;
wire early_found_msb_63_2_1_y0_17 ;
wire early_found_msb_63_2_1_co0_19 ;
wire early_found_msb_63_2_1_wmux_39_S ;
wire early_found_msb_63_2_1_co1_18 ;
wire early_found_msb_63_2_1_wmux_38_S ;
wire early_found_msb_63_2_1_y0_16 ;
wire early_found_msb_63_2_1_co0_18 ;
wire early_found_msb_63_2_1_wmux_37_S ;
wire early_found_msb_63_2_1_co1_17 ;
wire early_found_msb_63_2_1_wmux_36_S ;
wire early_found_msb_63_2_1_y0_15 ;
wire early_found_msb_63_2_1_co0_17 ;
wire early_found_msb_63_2_1_wmux_35_S ;
wire early_found_msb_63_2_1_co1_16 ;
wire early_found_msb_63_2_1_wmux_34_S ;
wire early_found_msb_63_2_1_wmux_34_Y ;
wire early_found_msb_63_2_1_co0_16 ;
wire early_found_msb_63_2_1_wmux_33_S ;
wire early_found_msb_63_2_1_wmux_33_Y ;
wire early_found_msb_63_2_1_co1_15 ;
wire early_found_msb_63_2_1_wmux_32_S ;
wire early_found_msb_63_2_1_0_y33 ;
wire early_found_msb_63_2_1_y3_1 ;
wire early_found_msb_63_2_1_y1_1 ;
wire early_found_msb_63_2_1_y0_14 ;
wire early_found_msb_63_2_1_co0_15 ;
wire early_found_msb_63_2_1_wmux_31_S ;
wire early_found_msb_63_2_1_y5_1 ;
wire early_found_msb_63_2_1_y7_1 ;
wire early_found_msb_63_2_1_co1_14 ;
wire early_found_msb_63_2_1_wmux_30_S ;
wire early_found_msb_63_2_1_y0_13 ;
wire early_found_msb_63_2_1_co0_14 ;
wire early_found_msb_63_2_1_wmux_29_S ;
wire early_found_msb_63_2_1_co1_13 ;
wire early_found_msb_63_2_1_wmux_28_S ;
wire early_found_msb_63_2_1_y0_12 ;
wire early_found_msb_63_2_1_co0_13 ;
wire early_found_msb_63_2_1_wmux_27_S ;
wire early_found_msb_63_2_1_co1_12 ;
wire early_found_msb_63_2_1_wmux_26_S ;
wire early_found_msb_63_2_1_y0_11 ;
wire early_found_msb_63_2_1_co0_12 ;
wire early_found_msb_63_2_1_wmux_25_S ;
wire early_found_msb_63_2_1_co1_11 ;
wire early_found_msb_63_2_1_wmux_24_S ;
wire early_found_msb_63_2_1_y0_10 ;
wire early_found_msb_63_2_1_co0_11 ;
wire early_found_msb_63_2_1_wmux_23_S ;
wire early_found_msb_63_2_1_co1_10 ;
wire early_found_msb_63_2_1_wmux_22_S ;
wire early_found_msb_63_2_1_wmux_22_Y ;
wire early_found_msb_63_2_1_co0_10 ;
wire early_found_msb_63_2_1_wmux_21_S ;
wire early_found_msb_63_2_1_wmux_21_Y ;
wire early_found_msb_63_2_1_co1_9 ;
wire early_found_msb_63_2_1_wmux_20_S ;
wire early_found_msb_63_2_1_0_y21 ;
wire early_found_msb_63_2_1_y3_0 ;
wire early_found_msb_63_2_1_y1_0 ;
wire early_found_msb_63_2_1_y0_9 ;
wire early_found_msb_63_2_1_co0_9 ;
wire early_found_msb_63_2_1_wmux_19_S ;
wire early_found_msb_63_2_1_y5_0 ;
wire early_found_msb_63_2_1_y7_0 ;
wire early_found_msb_63_2_1_co1_8 ;
wire early_found_msb_63_2_1_wmux_18_S ;
wire early_found_msb_63_2_1_y0_8 ;
wire early_found_msb_63_2_1_co0_8 ;
wire early_found_msb_63_2_1_wmux_17_S ;
wire early_found_msb_63_2_1_co1_7 ;
wire early_found_msb_63_2_1_wmux_16_S ;
wire early_found_msb_63_2_1_y0_7 ;
wire early_found_msb_63_2_1_co0_7 ;
wire early_found_msb_63_2_1_wmux_15_S ;
wire early_found_msb_63_2_1_co1_6 ;
wire early_found_msb_63_2_1_wmux_14_S ;
wire early_found_msb_63_2_1_y0_6 ;
wire early_found_msb_63_2_1_co0_6 ;
wire early_found_msb_63_2_1_wmux_13_S ;
wire early_found_msb_63_2_1_co1_5 ;
wire early_found_msb_63_2_1_wmux_12_S ;
wire early_found_msb_63_2_1_y0_5 ;
wire early_found_msb_63_2_1_co0_5 ;
wire early_found_msb_63_2_1_wmux_11_S ;
wire early_found_msb_63_2_1_co1_4 ;
wire early_found_msb_63_2_1_wmux_10_S ;
wire early_found_msb_63_2_1_y0_4 ;
wire early_found_msb_63_2_1_0_y9 ;
wire early_found_msb_63_2_1_co0_4 ;
wire early_found_msb_63_2_1_wmux_9_S ;
wire N_2158 ;
wire early_found_msb_63_2_1_co1_3 ;
wire early_found_msb_63_2_1_wmux_8_S ;
wire early_found_msb_63_2_1_0_y3 ;
wire early_found_msb_63_2_1_0_y1 ;
wire early_found_msb_63_2_1_y0_3 ;
wire early_found_msb_63_2_1_co0_3 ;
wire early_found_msb_63_2_1_wmux_7_S ;
wire early_found_msb_63_2_1_0_y5 ;
wire early_found_msb_63_2_1_0_y7 ;
wire early_found_msb_63_2_1_co1_2 ;
wire early_found_msb_63_2_1_wmux_6_S ;
wire early_found_msb_63_2_1_y0_2 ;
wire early_found_msb_63_2_1_co0_2 ;
wire early_found_msb_63_2_1_wmux_5_S ;
wire early_found_msb_63_2_1_co1_1 ;
wire early_found_msb_63_2_1_wmux_4_S ;
wire early_found_msb_63_2_1_y0_1 ;
wire early_found_msb_63_2_1_co0_1 ;
wire early_found_msb_63_2_1_wmux_3_S ;
wire early_found_msb_63_2_1_co1_0 ;
wire early_found_msb_63_2_1_wmux_2_S ;
wire early_found_msb_63_2_1_y0_0 ;
wire early_found_msb_63_2_1_co0_0 ;
wire early_found_msb_63_2_1_wmux_1_S ;
wire early_found_msb_63_2_1_0_co1 ;
wire early_found_msb_63_2_1_wmux_0_S ;
wire early_found_msb_63_2_1_0_y0 ;
wire early_found_msb_63_2_1_0_co0 ;
wire early_found_msb_63_2_1_0_wmux_S ;
wire early_found_msb_126_2_1_co1_21 ;
wire early_found_msb_126_2_1_wmux_44_S ;
wire early_found_msb_126_2_1_0_y45 ;
wire early_found_msb_126_2_1_y3_2 ;
wire early_found_msb_126_2_1_y1_2 ;
wire early_found_msb_126_2_1_y0_19 ;
wire early_found_msb_126_2_1_co0_21 ;
wire early_found_msb_126_2_1_wmux_43_S ;
wire early_found_msb_126_2_1_y5_2 ;
wire early_found_msb_126_2_1_y7_2 ;
wire early_found_msb_126_2_1_co1_20 ;
wire early_found_msb_126_2_1_wmux_42_S ;
wire early_found_msb_126_2_1_y0_18 ;
wire early_found_msb_126_2_1_co0_20 ;
wire early_found_msb_126_2_1_wmux_41_S ;
wire early_found_msb_126_2_1_co1_19 ;
wire early_found_msb_126_2_1_wmux_40_S ;
wire early_found_msb_126_2_1_y0_17 ;
wire early_found_msb_126_2_1_co0_19 ;
wire early_found_msb_126_2_1_wmux_39_S ;
wire early_found_msb_126_2_1_co1_18 ;
wire early_found_msb_126_2_1_wmux_38_S ;
wire early_found_msb_126_2_1_y0_16 ;
wire early_found_msb_126_2_1_co0_18 ;
wire early_found_msb_126_2_1_wmux_37_S ;
wire early_found_msb_126_2_1_co1_17 ;
wire early_found_msb_126_2_1_wmux_36_S ;
wire early_found_msb_126_2_1_y0_15 ;
wire early_found_msb_126_2_1_co0_17 ;
wire early_found_msb_126_2_1_wmux_35_S ;
wire early_found_msb_126_2_1_co1_16 ;
wire early_found_msb_126_2_1_wmux_34_S ;
wire early_found_msb_126_2_1_wmux_34_Y ;
wire early_found_msb_126_2_1_co0_16 ;
wire early_found_msb_126_2_1_wmux_33_S ;
wire early_found_msb_126_2_1_wmux_33_Y ;
wire early_found_msb_126_2_1_co1_15 ;
wire early_found_msb_126_2_1_wmux_32_S ;
wire early_found_msb_126_2_1_0_y33 ;
wire early_found_msb_126_2_1_y3_1 ;
wire early_found_msb_126_2_1_y1_1 ;
wire early_found_msb_126_2_1_y0_14 ;
wire early_found_msb_126_2_1_co0_15 ;
wire early_found_msb_126_2_1_wmux_31_S ;
wire early_found_msb_126_2_1_y5_1 ;
wire early_found_msb_126_2_1_y7_1 ;
wire early_found_msb_126_2_1_co1_14 ;
wire early_found_msb_126_2_1_wmux_30_S ;
wire early_found_msb_126_2_1_y0_13 ;
wire early_found_msb_126_2_1_co0_14 ;
wire early_found_msb_126_2_1_wmux_29_S ;
wire early_found_msb_126_2_1_co1_13 ;
wire early_found_msb_126_2_1_wmux_28_S ;
wire early_found_msb_126_2_1_y0_12 ;
wire early_found_msb_126_2_1_co0_13 ;
wire early_found_msb_126_2_1_wmux_27_S ;
wire early_found_msb_126_2_1_co1_12 ;
wire early_found_msb_126_2_1_wmux_26_S ;
wire early_found_msb_126_2_1_y0_11 ;
wire early_found_msb_126_2_1_co0_12 ;
wire early_found_msb_126_2_1_wmux_25_S ;
wire early_found_msb_126_2_1_co1_11 ;
wire early_found_msb_126_2_1_wmux_24_S ;
wire early_found_msb_126_2_1_y0_10 ;
wire early_found_msb_126_2_1_co0_11 ;
wire early_found_msb_126_2_1_wmux_23_S ;
wire early_found_msb_126_2_1_co1_10 ;
wire early_found_msb_126_2_1_wmux_22_S ;
wire early_found_msb_126_2_1_wmux_22_Y ;
wire early_found_msb_126_2_1_co0_10 ;
wire early_found_msb_126_2_1_wmux_21_S ;
wire early_found_msb_126_2_1_wmux_21_Y ;
wire early_found_msb_126_2_1_co1_9 ;
wire early_found_msb_126_2_1_wmux_20_S ;
wire early_found_msb_126_2_1_0_y21 ;
wire early_found_msb_126_2_1_y3_0 ;
wire early_found_msb_126_2_1_y1_0 ;
wire early_found_msb_126_2_1_y0_9 ;
wire early_found_msb_126_2_1_co0_9 ;
wire early_found_msb_126_2_1_wmux_19_S ;
wire early_found_msb_126_2_1_y5_0 ;
wire early_found_msb_126_2_1_y7_0 ;
wire early_found_msb_126_2_1_co1_8 ;
wire early_found_msb_126_2_1_wmux_18_S ;
wire early_found_msb_126_2_1_y0_8 ;
wire early_found_msb_126_2_1_co0_8 ;
wire early_found_msb_126_2_1_wmux_17_S ;
wire early_found_msb_126_2_1_co1_7 ;
wire early_found_msb_126_2_1_wmux_16_S ;
wire early_found_msb_126_2_1_y0_7 ;
wire early_found_msb_126_2_1_co0_7 ;
wire early_found_msb_126_2_1_wmux_15_S ;
wire early_found_msb_126_2_1_co1_6 ;
wire early_found_msb_126_2_1_wmux_14_S ;
wire early_found_msb_126_2_1_y0_6 ;
wire early_found_msb_126_2_1_co0_6 ;
wire early_found_msb_126_2_1_wmux_13_S ;
wire early_found_msb_126_2_1_co1_5 ;
wire early_found_msb_126_2_1_wmux_12_S ;
wire early_found_msb_126_2_1_y0_5 ;
wire early_found_msb_126_2_1_co0_5 ;
wire early_found_msb_126_2_1_wmux_11_S ;
wire early_found_msb_126_2_1_co1_4 ;
wire early_found_msb_126_2_1_wmux_10_S ;
wire early_found_msb_126_2_1_y0_4 ;
wire early_found_msb_126_2_1_0_y9 ;
wire early_found_msb_126_2_1_co0_4 ;
wire early_found_msb_126_2_1_wmux_9_S ;
wire N_2221 ;
wire early_found_msb_126_2_1_co1_3 ;
wire early_found_msb_126_2_1_wmux_8_S ;
wire early_found_msb_126_2_1_0_y3 ;
wire early_found_msb_126_2_1_0_y1 ;
wire early_found_msb_126_2_1_y0_3 ;
wire early_found_msb_126_2_1_co0_3 ;
wire early_found_msb_126_2_1_wmux_7_S ;
wire early_found_msb_126_2_1_0_y5 ;
wire early_found_msb_126_2_1_0_y7 ;
wire early_found_msb_126_2_1_co1_2 ;
wire early_found_msb_126_2_1_wmux_6_S ;
wire early_found_msb_126_2_1_y0_2 ;
wire early_found_msb_126_2_1_co0_2 ;
wire early_found_msb_126_2_1_wmux_5_S ;
wire early_found_msb_126_2_1_co1_1 ;
wire early_found_msb_126_2_1_wmux_4_S ;
wire early_found_msb_126_2_1_y0_1 ;
wire early_found_msb_126_2_1_co0_1 ;
wire early_found_msb_126_2_1_wmux_3_S ;
wire early_found_msb_126_2_1_co1_0 ;
wire early_found_msb_126_2_1_wmux_2_S ;
wire early_found_msb_126_2_1_y0_0 ;
wire early_found_msb_126_2_1_co0_0 ;
wire early_found_msb_126_2_1_wmux_1_S ;
wire early_found_msb_126_2_1_0_co1 ;
wire early_found_msb_126_2_1_wmux_0_S ;
wire early_found_msb_126_2_1_0_y0 ;
wire early_found_msb_126_2_1_0_co0 ;
wire early_found_msb_126_2_1_0_wmux_S ;
wire late_found_msb_63_2_1_co1_21 ;
wire late_found_msb_63_2_1_wmux_44_S ;
wire late_found_msb_63_2_1_0_y45 ;
wire late_found_msb_63_2_1_y3_2 ;
wire late_found_msb_63_2_1_y1_2 ;
wire late_found_msb_63_2_1_y0_19 ;
wire late_found_msb_63_2_1_co0_21 ;
wire late_found_msb_63_2_1_wmux_43_S ;
wire late_found_msb_63_2_1_y5_2 ;
wire late_found_msb_63_2_1_y7_2 ;
wire late_found_msb_63_2_1_co1_20 ;
wire late_found_msb_63_2_1_wmux_42_S ;
wire late_found_msb_63_2_1_y0_18 ;
wire late_found_msb_63_2_1_co0_20 ;
wire late_found_msb_63_2_1_wmux_41_S ;
wire late_found_msb_63_2_1_co1_19 ;
wire late_found_msb_63_2_1_wmux_40_S ;
wire late_found_msb_63_2_1_y0_17 ;
wire late_found_msb_63_2_1_co0_19 ;
wire late_found_msb_63_2_1_wmux_39_S ;
wire late_found_msb_63_2_1_co1_18 ;
wire late_found_msb_63_2_1_wmux_38_S ;
wire late_found_msb_63_2_1_y0_16 ;
wire late_found_msb_63_2_1_co0_18 ;
wire late_found_msb_63_2_1_wmux_37_S ;
wire late_found_msb_63_2_1_co1_17 ;
wire late_found_msb_63_2_1_wmux_36_S ;
wire late_found_msb_63_2_1_y0_15 ;
wire late_found_msb_63_2_1_co0_17 ;
wire late_found_msb_63_2_1_wmux_35_S ;
wire late_found_msb_63_2_1_co1_16 ;
wire late_found_msb_63_2_1_wmux_34_S ;
wire late_found_msb_63_2_1_wmux_34_Y ;
wire late_found_msb_63_2_1_co0_16 ;
wire late_found_msb_63_2_1_wmux_33_S ;
wire late_found_msb_63_2_1_wmux_33_Y ;
wire late_found_msb_63_2_1_co1_15 ;
wire late_found_msb_63_2_1_wmux_32_S ;
wire late_found_msb_63_2_1_0_y33 ;
wire late_found_msb_63_2_1_y3_1 ;
wire late_found_msb_63_2_1_y1_1 ;
wire late_found_msb_63_2_1_y0_14 ;
wire late_found_msb_63_2_1_co0_15 ;
wire late_found_msb_63_2_1_wmux_31_S ;
wire late_found_msb_63_2_1_y5_1 ;
wire late_found_msb_63_2_1_y7_1 ;
wire late_found_msb_63_2_1_co1_14 ;
wire late_found_msb_63_2_1_wmux_30_S ;
wire late_found_msb_63_2_1_y0_13 ;
wire late_found_msb_63_2_1_co0_14 ;
wire late_found_msb_63_2_1_wmux_29_S ;
wire late_found_msb_63_2_1_co1_13 ;
wire late_found_msb_63_2_1_wmux_28_S ;
wire late_found_msb_63_2_1_y0_12 ;
wire late_found_msb_63_2_1_co0_13 ;
wire late_found_msb_63_2_1_wmux_27_S ;
wire late_found_msb_63_2_1_co1_12 ;
wire late_found_msb_63_2_1_wmux_26_S ;
wire late_found_msb_63_2_1_y0_11 ;
wire late_found_msb_63_2_1_co0_12 ;
wire late_found_msb_63_2_1_wmux_25_S ;
wire late_found_msb_63_2_1_co1_11 ;
wire late_found_msb_63_2_1_wmux_24_S ;
wire late_found_msb_63_2_1_y0_10 ;
wire late_found_msb_63_2_1_co0_11 ;
wire late_found_msb_63_2_1_wmux_23_S ;
wire late_found_msb_63_2_1_co1_10 ;
wire late_found_msb_63_2_1_wmux_22_S ;
wire late_found_msb_63_2_1_wmux_22_Y ;
wire late_found_msb_63_2_1_co0_10 ;
wire late_found_msb_63_2_1_wmux_21_S ;
wire late_found_msb_63_2_1_wmux_21_Y ;
wire late_found_msb_63_2_1_co1_9 ;
wire late_found_msb_63_2_1_wmux_20_S ;
wire late_found_msb_63_2_1_0_y21 ;
wire late_found_msb_63_2_1_y3_0 ;
wire late_found_msb_63_2_1_y1_0 ;
wire late_found_msb_63_2_1_y0_9 ;
wire late_found_msb_63_2_1_co0_9 ;
wire late_found_msb_63_2_1_wmux_19_S ;
wire late_found_msb_63_2_1_y5_0 ;
wire late_found_msb_63_2_1_y7_0 ;
wire late_found_msb_63_2_1_co1_8 ;
wire late_found_msb_63_2_1_wmux_18_S ;
wire late_found_msb_63_2_1_y0_8 ;
wire late_found_msb_63_2_1_co0_8 ;
wire late_found_msb_63_2_1_wmux_17_S ;
wire late_found_msb_63_2_1_co1_7 ;
wire late_found_msb_63_2_1_wmux_16_S ;
wire late_found_msb_63_2_1_y0_7 ;
wire late_found_msb_63_2_1_co0_7 ;
wire late_found_msb_63_2_1_wmux_15_S ;
wire late_found_msb_63_2_1_co1_6 ;
wire late_found_msb_63_2_1_wmux_14_S ;
wire late_found_msb_63_2_1_y0_6 ;
wire late_found_msb_63_2_1_co0_6 ;
wire late_found_msb_63_2_1_wmux_13_S ;
wire late_found_msb_63_2_1_co1_5 ;
wire late_found_msb_63_2_1_wmux_12_S ;
wire late_found_msb_63_2_1_y0_5 ;
wire late_found_msb_63_2_1_co0_5 ;
wire late_found_msb_63_2_1_wmux_11_S ;
wire late_found_msb_63_2_1_co1_4 ;
wire late_found_msb_63_2_1_wmux_10_S ;
wire late_found_msb_63_2_1_y0_4 ;
wire late_found_msb_63_2_1_0_y9 ;
wire late_found_msb_63_2_1_co0_4 ;
wire late_found_msb_63_2_1_wmux_9_S ;
wire N_2285 ;
wire late_found_msb_63_2_1_co1_3 ;
wire late_found_msb_63_2_1_wmux_8_S ;
wire late_found_msb_63_2_1_0_y3 ;
wire late_found_msb_63_2_1_0_y1 ;
wire late_found_msb_63_2_1_y0_3 ;
wire late_found_msb_63_2_1_co0_3 ;
wire late_found_msb_63_2_1_wmux_7_S ;
wire late_found_msb_63_2_1_0_y5 ;
wire late_found_msb_63_2_1_0_y7 ;
wire late_found_msb_63_2_1_co1_2 ;
wire late_found_msb_63_2_1_wmux_6_S ;
wire late_found_msb_63_2_1_y0_2 ;
wire late_found_msb_63_2_1_co0_2 ;
wire late_found_msb_63_2_1_wmux_5_S ;
wire late_found_msb_63_2_1_co1_1 ;
wire late_found_msb_63_2_1_wmux_4_S ;
wire late_found_msb_63_2_1_y0_1 ;
wire late_found_msb_63_2_1_co0_1 ;
wire late_found_msb_63_2_1_wmux_3_S ;
wire late_found_msb_63_2_1_co1_0 ;
wire late_found_msb_63_2_1_wmux_2_S ;
wire late_found_msb_63_2_1_y0_0 ;
wire late_found_msb_63_2_1_co0_0 ;
wire late_found_msb_63_2_1_wmux_1_S ;
wire late_found_msb_63_2_1_0_co1 ;
wire late_found_msb_63_2_1_wmux_0_S ;
wire late_found_msb_63_2_1_0_y0 ;
wire late_found_msb_63_2_1_0_co0 ;
wire late_found_msb_63_2_1_0_wmux_S ;
wire late_found_msb_126_2_1_co1_21 ;
wire late_found_msb_126_2_1_wmux_44_S ;
wire late_found_msb_126_2_1_0_y45 ;
wire late_found_msb_126_2_1_y3_2 ;
wire late_found_msb_126_2_1_y1_2 ;
wire late_found_msb_126_2_1_y0_19 ;
wire late_found_msb_126_2_1_co0_21 ;
wire late_found_msb_126_2_1_wmux_43_S ;
wire late_found_msb_126_2_1_y5_2 ;
wire late_found_msb_126_2_1_y7_2 ;
wire late_found_msb_126_2_1_co1_20 ;
wire late_found_msb_126_2_1_wmux_42_S ;
wire late_found_msb_126_2_1_y0_18 ;
wire late_found_msb_126_2_1_co0_20 ;
wire late_found_msb_126_2_1_wmux_41_S ;
wire late_found_msb_126_2_1_co1_19 ;
wire late_found_msb_126_2_1_wmux_40_S ;
wire late_found_msb_126_2_1_y0_17 ;
wire late_found_msb_126_2_1_co0_19 ;
wire late_found_msb_126_2_1_wmux_39_S ;
wire late_found_msb_126_2_1_co1_18 ;
wire late_found_msb_126_2_1_wmux_38_S ;
wire late_found_msb_126_2_1_y0_16 ;
wire late_found_msb_126_2_1_co0_18 ;
wire late_found_msb_126_2_1_wmux_37_S ;
wire late_found_msb_126_2_1_co1_17 ;
wire late_found_msb_126_2_1_wmux_36_S ;
wire late_found_msb_126_2_1_y0_15 ;
wire late_found_msb_126_2_1_co0_17 ;
wire late_found_msb_126_2_1_wmux_35_S ;
wire late_found_msb_126_2_1_co1_16 ;
wire late_found_msb_126_2_1_wmux_34_S ;
wire late_found_msb_126_2_1_wmux_34_Y ;
wire late_found_msb_126_2_1_co0_16 ;
wire late_found_msb_126_2_1_wmux_33_S ;
wire late_found_msb_126_2_1_wmux_33_Y ;
wire late_found_msb_126_2_1_co1_15 ;
wire late_found_msb_126_2_1_wmux_32_S ;
wire late_found_msb_126_2_1_0_y33 ;
wire late_found_msb_126_2_1_y3_1 ;
wire late_found_msb_126_2_1_y1_1 ;
wire late_found_msb_126_2_1_y0_14 ;
wire late_found_msb_126_2_1_co0_15 ;
wire late_found_msb_126_2_1_wmux_31_S ;
wire late_found_msb_126_2_1_y5_1 ;
wire late_found_msb_126_2_1_y7_1 ;
wire late_found_msb_126_2_1_co1_14 ;
wire late_found_msb_126_2_1_wmux_30_S ;
wire late_found_msb_126_2_1_y0_13 ;
wire late_found_msb_126_2_1_co0_14 ;
wire late_found_msb_126_2_1_wmux_29_S ;
wire late_found_msb_126_2_1_co1_13 ;
wire late_found_msb_126_2_1_wmux_28_S ;
wire late_found_msb_126_2_1_y0_12 ;
wire late_found_msb_126_2_1_co0_13 ;
wire late_found_msb_126_2_1_wmux_27_S ;
wire late_found_msb_126_2_1_co1_12 ;
wire late_found_msb_126_2_1_wmux_26_S ;
wire late_found_msb_126_2_1_y0_11 ;
wire late_found_msb_126_2_1_co0_12 ;
wire late_found_msb_126_2_1_wmux_25_S ;
wire late_found_msb_126_2_1_co1_11 ;
wire late_found_msb_126_2_1_wmux_24_S ;
wire late_found_msb_126_2_1_y0_10 ;
wire late_found_msb_126_2_1_co0_11 ;
wire late_found_msb_126_2_1_wmux_23_S ;
wire late_found_msb_126_2_1_co1_10 ;
wire late_found_msb_126_2_1_wmux_22_S ;
wire late_found_msb_126_2_1_wmux_22_Y ;
wire late_found_msb_126_2_1_co0_10 ;
wire late_found_msb_126_2_1_wmux_21_S ;
wire late_found_msb_126_2_1_wmux_21_Y ;
wire late_found_msb_126_2_1_co1_9 ;
wire late_found_msb_126_2_1_wmux_20_S ;
wire late_found_msb_126_2_1_0_y21 ;
wire late_found_msb_126_2_1_y3_0 ;
wire late_found_msb_126_2_1_y1_0 ;
wire late_found_msb_126_2_1_y0_9 ;
wire late_found_msb_126_2_1_co0_9 ;
wire late_found_msb_126_2_1_wmux_19_S ;
wire late_found_msb_126_2_1_y5_0 ;
wire late_found_msb_126_2_1_y7_0 ;
wire late_found_msb_126_2_1_co1_8 ;
wire late_found_msb_126_2_1_wmux_18_S ;
wire late_found_msb_126_2_1_y0_8 ;
wire late_found_msb_126_2_1_co0_8 ;
wire late_found_msb_126_2_1_wmux_17_S ;
wire late_found_msb_126_2_1_co1_7 ;
wire late_found_msb_126_2_1_wmux_16_S ;
wire late_found_msb_126_2_1_y0_7 ;
wire late_found_msb_126_2_1_co0_7 ;
wire late_found_msb_126_2_1_wmux_15_S ;
wire late_found_msb_126_2_1_co1_6 ;
wire late_found_msb_126_2_1_wmux_14_S ;
wire late_found_msb_126_2_1_y0_6 ;
wire late_found_msb_126_2_1_co0_6 ;
wire late_found_msb_126_2_1_wmux_13_S ;
wire late_found_msb_126_2_1_co1_5 ;
wire late_found_msb_126_2_1_wmux_12_S ;
wire late_found_msb_126_2_1_y0_5 ;
wire late_found_msb_126_2_1_co0_5 ;
wire late_found_msb_126_2_1_wmux_11_S ;
wire late_found_msb_126_2_1_co1_4 ;
wire late_found_msb_126_2_1_wmux_10_S ;
wire late_found_msb_126_2_1_y0_4 ;
wire late_found_msb_126_2_1_0_y9 ;
wire late_found_msb_126_2_1_co0_4 ;
wire late_found_msb_126_2_1_wmux_9_S ;
wire N_2348 ;
wire late_found_msb_126_2_1_co1_3 ;
wire late_found_msb_126_2_1_wmux_8_S ;
wire late_found_msb_126_2_1_0_y3 ;
wire late_found_msb_126_2_1_0_y1 ;
wire late_found_msb_126_2_1_y0_3 ;
wire late_found_msb_126_2_1_co0_3 ;
wire late_found_msb_126_2_1_wmux_7_S ;
wire late_found_msb_126_2_1_0_y5 ;
wire late_found_msb_126_2_1_0_y7 ;
wire late_found_msb_126_2_1_co1_2 ;
wire late_found_msb_126_2_1_wmux_6_S ;
wire late_found_msb_126_2_1_y0_2 ;
wire late_found_msb_126_2_1_co0_2 ;
wire late_found_msb_126_2_1_wmux_5_S ;
wire late_found_msb_126_2_1_co1_1 ;
wire late_found_msb_126_2_1_wmux_4_S ;
wire late_found_msb_126_2_1_y0_1 ;
wire late_found_msb_126_2_1_co0_1 ;
wire late_found_msb_126_2_1_wmux_3_S ;
wire late_found_msb_126_2_1_co1_0 ;
wire late_found_msb_126_2_1_wmux_2_S ;
wire late_found_msb_126_2_1_y0_0 ;
wire late_found_msb_126_2_1_co0_0 ;
wire late_found_msb_126_2_1_wmux_1_S ;
wire late_found_msb_126_2_1_0_co1 ;
wire late_found_msb_126_2_1_wmux_0_S ;
wire late_found_msb_126_2_1_0_y0 ;
wire late_found_msb_126_2_1_0_co0 ;
wire late_found_msb_126_2_1_0_wmux_S ;
wire late_found_lsb_126_2_1_co1_21 ;
wire late_found_lsb_126_2_1_wmux_44_S ;
wire late_found_lsb_126_2_1_0_y45 ;
wire late_found_lsb_126_2_1_y3_2 ;
wire late_found_lsb_126_2_1_y1_2 ;
wire late_found_lsb_126_2_1_y0_19 ;
wire late_found_lsb_126_2_1_co0_21 ;
wire late_found_lsb_126_2_1_wmux_43_S ;
wire late_found_lsb_126_2_1_y5_2 ;
wire late_found_lsb_126_2_1_y7_2 ;
wire late_found_lsb_126_2_1_co1_20 ;
wire late_found_lsb_126_2_1_wmux_42_S ;
wire late_found_lsb_126_2_1_y0_18 ;
wire late_found_lsb_126_2_1_co0_20 ;
wire late_found_lsb_126_2_1_wmux_41_S ;
wire late_found_lsb_126_2_1_co1_19 ;
wire late_found_lsb_126_2_1_wmux_40_S ;
wire late_found_lsb_126_2_1_y0_17 ;
wire late_found_lsb_126_2_1_co0_19 ;
wire late_found_lsb_126_2_1_wmux_39_S ;
wire late_found_lsb_126_2_1_co1_18 ;
wire late_found_lsb_126_2_1_wmux_38_S ;
wire late_found_lsb_126_2_1_y0_16 ;
wire late_found_lsb_126_2_1_co0_18 ;
wire late_found_lsb_126_2_1_wmux_37_S ;
wire late_found_lsb_126_2_1_co1_17 ;
wire late_found_lsb_126_2_1_wmux_36_S ;
wire late_found_lsb_126_2_1_y0_15 ;
wire late_found_lsb_126_2_1_co0_17 ;
wire late_found_lsb_126_2_1_wmux_35_S ;
wire late_found_lsb_126_2_1_co1_16 ;
wire late_found_lsb_126_2_1_wmux_34_S ;
wire late_found_lsb_126_2_1_wmux_34_Y ;
wire late_found_lsb_126_2_1_co0_16 ;
wire late_found_lsb_126_2_1_wmux_33_S ;
wire late_found_lsb_126_2_1_wmux_33_Y ;
wire late_found_lsb_126_2_1_co1_15 ;
wire late_found_lsb_126_2_1_wmux_32_S ;
wire late_found_lsb_126_2_1_0_y33 ;
wire late_found_lsb_126_2_1_y3_1 ;
wire late_found_lsb_126_2_1_y1_1 ;
wire late_found_lsb_126_2_1_y0_14 ;
wire late_found_lsb_126_2_1_co0_15 ;
wire late_found_lsb_126_2_1_wmux_31_S ;
wire late_found_lsb_126_2_1_y5_1 ;
wire late_found_lsb_126_2_1_y7_1 ;
wire late_found_lsb_126_2_1_co1_14 ;
wire late_found_lsb_126_2_1_wmux_30_S ;
wire late_found_lsb_126_2_1_y0_13 ;
wire late_found_lsb_126_2_1_co0_14 ;
wire late_found_lsb_126_2_1_wmux_29_S ;
wire late_found_lsb_126_2_1_co1_13 ;
wire late_found_lsb_126_2_1_wmux_28_S ;
wire late_found_lsb_126_2_1_y0_12 ;
wire late_found_lsb_126_2_1_co0_13 ;
wire late_found_lsb_126_2_1_wmux_27_S ;
wire late_found_lsb_126_2_1_co1_12 ;
wire late_found_lsb_126_2_1_wmux_26_S ;
wire late_found_lsb_126_2_1_y0_11 ;
wire late_found_lsb_126_2_1_co0_12 ;
wire late_found_lsb_126_2_1_wmux_25_S ;
wire late_found_lsb_126_2_1_co1_11 ;
wire late_found_lsb_126_2_1_wmux_24_S ;
wire late_found_lsb_126_2_1_y0_10 ;
wire late_found_lsb_126_2_1_co0_11 ;
wire late_found_lsb_126_2_1_wmux_23_S ;
wire late_found_lsb_126_2_1_co1_10 ;
wire late_found_lsb_126_2_1_wmux_22_S ;
wire late_found_lsb_126_2_1_wmux_22_Y ;
wire late_found_lsb_126_2_1_co0_10 ;
wire late_found_lsb_126_2_1_wmux_21_S ;
wire late_found_lsb_126_2_1_wmux_21_Y ;
wire late_found_lsb_126_2_1_co1_9 ;
wire late_found_lsb_126_2_1_wmux_20_S ;
wire late_found_lsb_126_2_1_0_y21 ;
wire late_found_lsb_126_2_1_y3_0 ;
wire late_found_lsb_126_2_1_y1_0 ;
wire late_found_lsb_126_2_1_y0_9 ;
wire late_found_lsb_126_2_1_co0_9 ;
wire late_found_lsb_126_2_1_wmux_19_S ;
wire late_found_lsb_126_2_1_y5_0 ;
wire late_found_lsb_126_2_1_y7_0 ;
wire late_found_lsb_126_2_1_co1_8 ;
wire late_found_lsb_126_2_1_wmux_18_S ;
wire late_found_lsb_126_2_1_y0_8 ;
wire late_found_lsb_126_2_1_co0_8 ;
wire late_found_lsb_126_2_1_wmux_17_S ;
wire late_found_lsb_126_2_1_co1_7 ;
wire late_found_lsb_126_2_1_wmux_16_S ;
wire late_found_lsb_126_2_1_y0_7 ;
wire late_found_lsb_126_2_1_co0_7 ;
wire late_found_lsb_126_2_1_wmux_15_S ;
wire late_found_lsb_126_2_1_co1_6 ;
wire late_found_lsb_126_2_1_wmux_14_S ;
wire late_found_lsb_126_2_1_y0_6 ;
wire late_found_lsb_126_2_1_co0_6 ;
wire late_found_lsb_126_2_1_wmux_13_S ;
wire late_found_lsb_126_2_1_co1_5 ;
wire late_found_lsb_126_2_1_wmux_12_S ;
wire late_found_lsb_126_2_1_y0_5 ;
wire late_found_lsb_126_2_1_co0_5 ;
wire late_found_lsb_126_2_1_wmux_11_S ;
wire late_found_lsb_126_2_1_co1_4 ;
wire late_found_lsb_126_2_1_wmux_10_S ;
wire late_found_lsb_126_2_1_y0_4 ;
wire late_found_lsb_126_2_1_0_y9 ;
wire late_found_lsb_126_2_1_co0_4 ;
wire late_found_lsb_126_2_1_wmux_9_S ;
wire N_2094 ;
wire late_found_lsb_126_2_1_co1_3 ;
wire late_found_lsb_126_2_1_wmux_8_S ;
wire late_found_lsb_126_2_1_0_y3 ;
wire late_found_lsb_126_2_1_0_y1 ;
wire late_found_lsb_126_2_1_y0_3 ;
wire late_found_lsb_126_2_1_co0_3 ;
wire late_found_lsb_126_2_1_wmux_7_S ;
wire late_found_lsb_126_2_1_0_y5 ;
wire late_found_lsb_126_2_1_0_y7 ;
wire late_found_lsb_126_2_1_co1_2 ;
wire late_found_lsb_126_2_1_wmux_6_S ;
wire late_found_lsb_126_2_1_y0_2 ;
wire late_found_lsb_126_2_1_co0_2 ;
wire late_found_lsb_126_2_1_wmux_5_S ;
wire late_found_lsb_126_2_1_co1_1 ;
wire late_found_lsb_126_2_1_wmux_4_S ;
wire late_found_lsb_126_2_1_y0_1 ;
wire late_found_lsb_126_2_1_co0_1 ;
wire late_found_lsb_126_2_1_wmux_3_S ;
wire late_found_lsb_126_2_1_co1_0 ;
wire late_found_lsb_126_2_1_wmux_2_S ;
wire late_found_lsb_126_2_1_y0_0 ;
wire late_found_lsb_126_2_1_co0_0 ;
wire late_found_lsb_126_2_1_wmux_1_S ;
wire late_found_lsb_126_2_1_0_co1 ;
wire late_found_lsb_126_2_1_wmux_0_S ;
wire late_found_lsb_126_2_1_0_y0 ;
wire late_found_lsb_126_2_1_0_co0 ;
wire late_found_lsb_126_2_1_0_wmux_S ;
wire early_found_lsb_63_2_1_co1_21 ;
wire early_found_lsb_63_2_1_wmux_44_S ;
wire early_found_lsb_63_2_1_0_y45 ;
wire early_found_lsb_63_2_1_y3_2 ;
wire early_found_lsb_63_2_1_y1_2 ;
wire early_found_lsb_63_2_1_y0_19 ;
wire early_found_lsb_63_2_1_co0_21 ;
wire early_found_lsb_63_2_1_wmux_43_S ;
wire early_found_lsb_63_2_1_y5_2 ;
wire early_found_lsb_63_2_1_y7_2 ;
wire early_found_lsb_63_2_1_co1_20 ;
wire early_found_lsb_63_2_1_wmux_42_S ;
wire early_found_lsb_63_2_1_y0_18 ;
wire early_found_lsb_63_2_1_co0_20 ;
wire early_found_lsb_63_2_1_wmux_41_S ;
wire early_found_lsb_63_2_1_co1_19 ;
wire early_found_lsb_63_2_1_wmux_40_S ;
wire early_found_lsb_63_2_1_y0_17 ;
wire early_found_lsb_63_2_1_co0_19 ;
wire early_found_lsb_63_2_1_wmux_39_S ;
wire early_found_lsb_63_2_1_co1_18 ;
wire early_found_lsb_63_2_1_wmux_38_S ;
wire early_found_lsb_63_2_1_y0_16 ;
wire early_found_lsb_63_2_1_co0_18 ;
wire early_found_lsb_63_2_1_wmux_37_S ;
wire early_found_lsb_63_2_1_co1_17 ;
wire early_found_lsb_63_2_1_wmux_36_S ;
wire early_found_lsb_63_2_1_y0_15 ;
wire early_found_lsb_63_2_1_co0_17 ;
wire early_found_lsb_63_2_1_wmux_35_S ;
wire early_found_lsb_63_2_1_co1_16 ;
wire early_found_lsb_63_2_1_wmux_34_S ;
wire early_found_lsb_63_2_1_wmux_34_Y ;
wire early_found_lsb_63_2_1_co0_16 ;
wire early_found_lsb_63_2_1_wmux_33_S ;
wire early_found_lsb_63_2_1_wmux_33_Y ;
wire early_found_lsb_63_2_1_co1_15 ;
wire early_found_lsb_63_2_1_wmux_32_S ;
wire early_found_lsb_63_2_1_0_y33 ;
wire early_found_lsb_63_2_1_y3_1 ;
wire early_found_lsb_63_2_1_y1_1 ;
wire early_found_lsb_63_2_1_y0_14 ;
wire early_found_lsb_63_2_1_co0_15 ;
wire early_found_lsb_63_2_1_wmux_31_S ;
wire early_found_lsb_63_2_1_y5_1 ;
wire early_found_lsb_63_2_1_y7_1 ;
wire early_found_lsb_63_2_1_co1_14 ;
wire early_found_lsb_63_2_1_wmux_30_S ;
wire early_found_lsb_63_2_1_y0_13 ;
wire early_found_lsb_63_2_1_co0_14 ;
wire early_found_lsb_63_2_1_wmux_29_S ;
wire early_found_lsb_63_2_1_co1_13 ;
wire early_found_lsb_63_2_1_wmux_28_S ;
wire early_found_lsb_63_2_1_y0_12 ;
wire early_found_lsb_63_2_1_co0_13 ;
wire early_found_lsb_63_2_1_wmux_27_S ;
wire early_found_lsb_63_2_1_co1_12 ;
wire early_found_lsb_63_2_1_wmux_26_S ;
wire early_found_lsb_63_2_1_y0_11 ;
wire early_found_lsb_63_2_1_co0_12 ;
wire early_found_lsb_63_2_1_wmux_25_S ;
wire early_found_lsb_63_2_1_co1_11 ;
wire early_found_lsb_63_2_1_wmux_24_S ;
wire early_found_lsb_63_2_1_y0_10 ;
wire early_found_lsb_63_2_1_co0_11 ;
wire early_found_lsb_63_2_1_wmux_23_S ;
wire early_found_lsb_63_2_1_co1_10 ;
wire early_found_lsb_63_2_1_wmux_22_S ;
wire early_found_lsb_63_2_1_wmux_22_Y ;
wire early_found_lsb_63_2_1_co0_10 ;
wire early_found_lsb_63_2_1_wmux_21_S ;
wire early_found_lsb_63_2_1_wmux_21_Y ;
wire early_found_lsb_63_2_1_co1_9 ;
wire early_found_lsb_63_2_1_wmux_20_S ;
wire early_found_lsb_63_2_1_0_y21 ;
wire early_found_lsb_63_2_1_y3_0 ;
wire early_found_lsb_63_2_1_y1_0 ;
wire early_found_lsb_63_2_1_y0_9 ;
wire early_found_lsb_63_2_1_co0_9 ;
wire early_found_lsb_63_2_1_wmux_19_S ;
wire early_found_lsb_63_2_1_y5_0 ;
wire early_found_lsb_63_2_1_y7_0 ;
wire early_found_lsb_63_2_1_co1_8 ;
wire early_found_lsb_63_2_1_wmux_18_S ;
wire early_found_lsb_63_2_1_y0_8 ;
wire early_found_lsb_63_2_1_co0_8 ;
wire early_found_lsb_63_2_1_wmux_17_S ;
wire early_found_lsb_63_2_1_co1_7 ;
wire early_found_lsb_63_2_1_wmux_16_S ;
wire early_found_lsb_63_2_1_y0_7 ;
wire early_found_lsb_63_2_1_co0_7 ;
wire early_found_lsb_63_2_1_wmux_15_S ;
wire early_found_lsb_63_2_1_co1_6 ;
wire early_found_lsb_63_2_1_wmux_14_S ;
wire early_found_lsb_63_2_1_y0_6 ;
wire early_found_lsb_63_2_1_co0_6 ;
wire early_found_lsb_63_2_1_wmux_13_S ;
wire early_found_lsb_63_2_1_co1_5 ;
wire early_found_lsb_63_2_1_wmux_12_S ;
wire early_found_lsb_63_2_1_y0_5 ;
wire early_found_lsb_63_2_1_co0_5 ;
wire early_found_lsb_63_2_1_wmux_11_S ;
wire early_found_lsb_63_2_1_co1_4 ;
wire early_found_lsb_63_2_1_wmux_10_S ;
wire early_found_lsb_63_2_1_y0_4 ;
wire early_found_lsb_63_2_1_0_y9 ;
wire early_found_lsb_63_2_1_co0_4 ;
wire early_found_lsb_63_2_1_wmux_9_S ;
wire N_1904 ;
wire early_found_lsb_63_2_1_co1_3 ;
wire early_found_lsb_63_2_1_wmux_8_S ;
wire early_found_lsb_63_2_1_0_y3 ;
wire early_found_lsb_63_2_1_0_y1 ;
wire early_found_lsb_63_2_1_y0_3 ;
wire early_found_lsb_63_2_1_co0_3 ;
wire early_found_lsb_63_2_1_wmux_7_S ;
wire early_found_lsb_63_2_1_0_y5 ;
wire early_found_lsb_63_2_1_0_y7 ;
wire early_found_lsb_63_2_1_co1_2 ;
wire early_found_lsb_63_2_1_wmux_6_S ;
wire early_found_lsb_63_2_1_y0_2 ;
wire early_found_lsb_63_2_1_co0_2 ;
wire early_found_lsb_63_2_1_wmux_5_S ;
wire early_found_lsb_63_2_1_co1_1 ;
wire early_found_lsb_63_2_1_wmux_4_S ;
wire early_found_lsb_63_2_1_y0_1 ;
wire early_found_lsb_63_2_1_co0_1 ;
wire early_found_lsb_63_2_1_wmux_3_S ;
wire early_found_lsb_63_2_1_co1_0 ;
wire early_found_lsb_63_2_1_wmux_2_S ;
wire early_found_lsb_63_2_1_y0_0 ;
wire early_found_lsb_63_2_1_co0_0 ;
wire early_found_lsb_63_2_1_wmux_1_S ;
wire early_found_lsb_63_2_1_0_co1 ;
wire early_found_lsb_63_2_1_wmux_0_S ;
wire early_found_lsb_63_2_1_0_y0 ;
wire early_found_lsb_63_2_1_0_co0 ;
wire early_found_lsb_63_2_1_0_wmux_S ;
wire N_643 ;
wire N_526 ;
wire N_642 ;
wire un1_clkalign_curr_state_0_sqmuxa_8_0_0 ;
wire N_525 ;
wire N_533 ;
wire early_or_late_found_Z ;
wire N_109 ;
wire N_61 ;
wire N_627 ;
wire N_78 ;
wire N_546 ;
wire N_540 ;
wire N_32_i ;
wire N_4 ;
wire m37_2_1_1_0 ;
wire N_511_i_1 ;
wire N_537 ;
wire m104_1_2 ;
wire N_97 ;
wire N_105 ;
wire N_102 ;
wire N_82_i ;
wire m86_1_0 ;
wire m86_2 ;
wire N_87 ;
wire N_19_i ;
wire m57_1_2 ;
wire N_55 ;
wire N_130_mux ;
wire m74_1_0 ;
wire N_75 ;
wire N_30 ;
wire m54_1_2 ;
wire m96_1_0 ;
wire N_139_mux ;
wire m114_2_1 ;
wire N_115 ;
wire N_137_mux ;
wire N_12 ;
wire m16_2_0_1_0 ;
wire m16_2_0 ;
wire N_5 ;
wire N_29_i ;
wire m37_2_1_1 ;
wire N_38 ;
wire N_134_mux ;
wire m16_1 ;
wire m16_2 ;
wire N_17 ;
wire N_549 ;
wire N_125_mux ;
wire N_594_1 ;
wire emflag_cnt_done_0_Z ;
wire sig_tapcnt_final_111_3_Z ;
wire sig_tapcnt_final_210_3_Z ;
wire timeout_fg_3 ;
wire reset_dly_fg4_4 ;
wire clkalign_curr_state81_NE_3_Z ;
wire N_634_i ;
wire N_552_i ;
wire N_637 ;
wire N_653 ;
wire N_639 ;
wire N_60 ;
wire N_523 ;
wire N_644 ;
wire N_538_i ;
wire N_585_i ;
wire no_early_and_late_found_Z ;
wire un1_RX_CLK_ALIGN_LOAD5_0_a3_1_1 ;
wire m122_0_0 ;
wire tap_cnt9_i_0 ;
wire un1_early_late_end_set12_3_i_0 ;
wire m44_0 ;
wire sig_tapcnt_final_111_4_Z ;
wire sig_tapcnt_final_210_4_Z ;
wire un1_clkalign_curr_state_1_0_a3_0 ;
wire emflag_cnt10_i_0 ;
wire clkalign_curr_state63_NE_3 ;
wire clkalign_curr_state63_NE_2 ;
wire clkalign_curr_state63_NE_1 ;
wire clkalign_curr_state63_NE_0 ;
wire timeout_fg_4 ;
wire reset_dly_fg4_6 ;
wire clkalign_curr_state81_NE_4_Z ;
wire N_127_mux ;
wire N_619 ;
wire N_620 ;
wire N_128_mux ;
wire tapcnt_final_0_sqmuxa_1 ;
wire N_656 ;
wire N_602_2 ;
wire N_651 ;
wire N_657 ;
wire clkalign_curr_state81 ;
wire N_27 ;
wire N_132_mux ;
wire N_131_mux ;
wire clkalign_curr_state_0_sqmuxa_4_0_a3_0 ;
wire early_late_start_set5_0_a3_1 ;
wire emflag_cnt_done_5_Z ;
wire un1_early_late_end_set12_1_0_a3_1 ;
wire emflag_cnt10_i_1 ;
wire reset_dly_fg4_8 ;
wire N_490 ;
wire clkalign_curr_state_1_sqmuxa_1 ;
wire tapcnt_final_2_sqmuxa_1 ;
wire N_593 ;
wire un1_clkalign_curr_state_0_sqmuxa_3_0_a3_0 ;
wire un1_clkalign_curr_state_0_sqmuxa_3_0_a3_0_0 ;
wire N_622 ;
wire N_606_1 ;
wire N_83 ;
wire N_138_mux ;
wire i22_mux ;
wire un1_clkalign_curr_state_1_sqmuxa_5_0_0 ;
wire un1_clkalign_curr_state_0_sqmuxa_6_0_0_933_1 ;
wire N_607 ;
wire N_116 ;
wire N_93 ;
wire clkalign_curr_state63 ;
wire N_143_mux ;
wire N_101 ;
wire emflag_cnt10_i_3 ;
wire N_118 ;
wire N_659 ;
wire N_621 ;
wire N_594 ;
wire un1_RX_CLK_ALIGN_LOAD5_0_1 ;
wire N_3109_mux ;
wire N_88 ;
wire N_25 ;
wire N_89 ;
wire N_1835 ;
wire N_1828 ;
wire N_1827 ;
wire N_1249 ;
wire N_99 ;
wire N_98 ;
wire N_97_0 ;
wire N_96 ;
wire N_95 ;
wire N_94 ;
wire N_93_0 ;
wire N_92 ;
wire N_91 ;
wire N_90 ;
wire N_89_0 ;
wire N_88_0 ;
wire N_87_0 ;
wire N_86 ;
wire N_85 ;
wire N_84 ;
wire N_83_0 ;
wire N_82 ;
wire N_81 ;
wire N_80 ;
wire N_79 ;
wire N_78_0 ;
wire N_77 ;
wire N_76 ;
wire N_75_0 ;
wire N_74 ;
wire N_73 ;
wire N_72 ;
wire N_71_0 ;
wire N_70 ;
wire N_69 ;
wire N_68 ;
wire N_67 ;
wire N_66 ;
wire N_65 ;
wire N_64 ;
wire N_63_0 ;
wire N_62 ;
wire N_61_0 ;
wire N_60_0 ;
wire N_59 ;
wire N_58_0 ;
wire N_57 ;
wire N_56 ;
wire N_55_0 ;
wire N_54 ;
wire N_53 ;
wire N_52 ;
wire N_51 ;
wire N_50 ;
wire N_49 ;
wire N_48 ;
wire N_47 ;
wire N_46_0 ;
wire N_45 ;
wire N_44 ;
wire N_43 ;
wire N_42 ;
wire N_41 ;
wire N_40 ;
wire N_39 ;
wire N_38_0 ;
wire N_37 ;
wire N_36 ;
wire N_21 ;
wire N_20 ;
wire N_19 ;
wire N_18 ;
wire N_17_0 ;
wire N_16 ;
wire N_15 ;
wire N_14 ;
wire N_13 ;
wire N_12_0 ;
// @22:839
  SLE RX_CLK_ALIGN_DONE_rep (
	.Q(RX_CLK_ALIGN_DONE_rep_Z),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(RX_CLK_ALIGN_DONE5),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:170
  CLKINT RX_CLK_ALIGN_DONE_rep_RNIOGJF (
	.Y(RX_CLK_ALIGN_DONE_arst),
	.A(RX_CLK_ALIGN_DONE_rep_Z)
);
// @24:170
  CFG1 \rst_cnt_RNO[0]  (
	.A(rst_cnt_Z[0]),
	.Y(rst_cnt_s[0])
);
defparam \rst_cnt_RNO[0] .INIT=2'h1;
// @24:170
  CFG1 \timeout_cnt_RNO[0]  (
	.A(timeout_cnt_Z[0]),
	.Y(timeout_cnt_s[0])
);
defparam \timeout_cnt_RNO[0] .INIT=2'h1;
// @24:170
  CFG1 \cnt_RNO[0]  (
	.A(CO0_0),
	.Y(CO0_0_i)
);
defparam \cnt_RNO[0] .INIT=2'h1;
// @24:170
  CFG1 \clkalign_curr_state_ns_5_0_.clkalign_curr_state_s9_0_a3_RNITJ81  (
	.A(clkalign_curr_state_s9_0_a3),
	.Y(N_677_i)
);
defparam \clkalign_curr_state_ns_5_0_.clkalign_curr_state_s9_0_a3_RNITJ81 .INIT=2'h1;
// @22:737
  SLE \sig_tapcnt_final_1[7]  (
	.Q(sig_tapcnt_final_1_Z[7]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(un3_sig_tapcnt_final_1_cry_7_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:761
  SLE \sig_tapcnt_final_2[0]  (
	.Q(sig_tapcnt_final_2_Z[0]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(sig_tapcnt_final_2_3_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:761
  SLE \sig_tapcnt_final_2[1]  (
	.Q(sig_tapcnt_final_2_Z[1]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(sig_tapcnt_final_2_3_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:761
  SLE \sig_tapcnt_final_2[2]  (
	.Q(sig_tapcnt_final_2_Z[2]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(sig_tapcnt_final_2_3_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:761
  SLE \sig_tapcnt_final_2[3]  (
	.Q(sig_tapcnt_final_2_Z[3]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(sig_tapcnt_final_2_3_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:761
  SLE \sig_tapcnt_final_2[4]  (
	.Q(sig_tapcnt_final_2_Z[4]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(sig_tapcnt_final_2_3_Z[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:761
  SLE \sig_tapcnt_final_2[5]  (
	.Q(sig_tapcnt_final_2_Z[5]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(sig_tapcnt_final_2_3_Z[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:761
  SLE \sig_tapcnt_final_2[6]  (
	.Q(sig_tapcnt_final_2_Z[6]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(sig_tapcnt_final_2_3_Z[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:761
  SLE \sig_tapcnt_final_2[7]  (
	.Q(sig_tapcnt_final_2_Z[7]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(un2_sig_tapcnt_final_2_cry_7_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:1232
  SLE \cnt[0]  (
	.Q(CO0_0),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(CO0_0_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:1232
  SLE \cnt[1]  (
	.Q(cnt_Z[1]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(N_554_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:1130
  SLE \early_flags_msb[123]  (
	.Q(early_flags_msb_Z[123]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_msb_Z[124]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_msb[124]  (
	.Q(early_flags_msb_Z[124]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_msb_Z[125]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_msb[125]  (
	.Q(early_flags_msb_Z[125]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_msb_Z[126]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_msb[126]  (
	.Q(early_flags_msb_Z[126]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_msb_Z[127]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_msb[127]  (
	.Q(early_flags_msb_Z[127]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(PF_IOD_CLK_TRAINING_EYE_MONITOR_EARLY_0),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:587
  SLE \wait_cnt[0]  (
	.Q(wait_cnt_Z[0]),
	.ADn(GND),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(N_511_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:587
  SLE \wait_cnt[1]  (
	.Q(wait_cnt_Z[1]),
	.ADn(GND),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(wait_cnt_3[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:587
  SLE \wait_cnt[2]  (
	.Q(wait_cnt_Z[2]),
	.ADn(GND),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(wait_cnt_3[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:737
  SLE \sig_tapcnt_final_1[0]  (
	.Q(sig_tapcnt_final_1_Z[0]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(sig_tapcnt_final_1_3_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:737
  SLE \sig_tapcnt_final_1[1]  (
	.Q(sig_tapcnt_final_1_Z[1]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(sig_tapcnt_final_1_3_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:737
  SLE \sig_tapcnt_final_1[2]  (
	.Q(sig_tapcnt_final_1_Z[2]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(sig_tapcnt_final_1_3_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:737
  SLE \sig_tapcnt_final_1[3]  (
	.Q(sig_tapcnt_final_1_Z[3]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(sig_tapcnt_final_1_3_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:737
  SLE \sig_tapcnt_final_1[4]  (
	.Q(sig_tapcnt_final_1_Z[4]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(sig_tapcnt_final_1_3_Z[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:737
  SLE \sig_tapcnt_final_1[5]  (
	.Q(sig_tapcnt_final_1_Z[5]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(sig_tapcnt_final_1_3_Z[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:737
  SLE \sig_tapcnt_final_1[6]  (
	.Q(sig_tapcnt_final_1_Z[6]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(sig_tapcnt_final_1_3_Z[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:1130
  SLE \early_flags_msb[108]  (
	.Q(early_flags_msb_Z[108]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_msb_Z[109]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_msb[109]  (
	.Q(early_flags_msb_Z[109]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_msb_Z[110]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_msb[110]  (
	.Q(early_flags_msb_Z[110]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_msb_Z[111]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_msb[111]  (
	.Q(early_flags_msb_Z[111]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_msb_Z[112]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_msb[112]  (
	.Q(early_flags_msb_Z[112]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_msb_Z[113]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_msb[113]  (
	.Q(early_flags_msb_Z[113]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_msb_Z[114]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_msb[114]  (
	.Q(early_flags_msb_Z[114]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_msb_Z[115]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_msb[115]  (
	.Q(early_flags_msb_Z[115]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_msb_Z[116]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_msb[116]  (
	.Q(early_flags_msb_Z[116]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_msb_Z[117]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_msb[117]  (
	.Q(early_flags_msb_Z[117]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_msb_Z[118]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_msb[118]  (
	.Q(early_flags_msb_Z[118]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_msb_Z[119]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_msb[119]  (
	.Q(early_flags_msb_Z[119]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_msb_Z[120]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_msb[120]  (
	.Q(early_flags_msb_Z[120]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_msb_Z[121]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_msb[121]  (
	.Q(early_flags_msb_Z[121]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_msb_Z[122]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_msb[122]  (
	.Q(early_flags_msb_Z[122]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_msb_Z[123]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_msb[93]  (
	.Q(early_flags_msb_Z[93]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_msb_Z[94]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_msb[94]  (
	.Q(early_flags_msb_Z[94]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_msb_Z[95]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_msb[95]  (
	.Q(early_flags_msb_Z[95]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_msb_Z[96]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_msb[96]  (
	.Q(early_flags_msb_Z[96]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_msb_Z[97]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_msb[97]  (
	.Q(early_flags_msb_Z[97]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_msb_Z[98]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_msb[98]  (
	.Q(early_flags_msb_Z[98]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_msb_Z[99]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_msb[99]  (
	.Q(early_flags_msb_Z[99]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_msb_Z[100]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_msb[100]  (
	.Q(early_flags_msb_Z[100]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_msb_Z[101]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_msb[101]  (
	.Q(early_flags_msb_Z[101]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_msb_Z[102]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_msb[102]  (
	.Q(early_flags_msb_Z[102]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_msb_Z[103]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_msb[103]  (
	.Q(early_flags_msb_Z[103]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_msb_Z[104]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_msb[104]  (
	.Q(early_flags_msb_Z[104]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_msb_Z[105]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_msb[105]  (
	.Q(early_flags_msb_Z[105]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_msb_Z[106]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_msb[106]  (
	.Q(early_flags_msb_Z[106]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_msb_Z[107]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_msb[107]  (
	.Q(early_flags_msb_Z[107]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_msb_Z[108]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_msb[78]  (
	.Q(early_flags_msb_Z[78]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_msb_Z[79]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_msb[79]  (
	.Q(early_flags_msb_Z[79]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_msb_Z[80]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_msb[80]  (
	.Q(early_flags_msb_Z[80]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_msb_Z[81]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_msb[81]  (
	.Q(early_flags_msb_Z[81]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_msb_Z[82]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_msb[82]  (
	.Q(early_flags_msb_Z[82]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_msb_Z[83]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_msb[83]  (
	.Q(early_flags_msb_Z[83]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_msb_Z[84]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_msb[84]  (
	.Q(early_flags_msb_Z[84]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_msb_Z[85]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_msb[85]  (
	.Q(early_flags_msb_Z[85]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_msb_Z[86]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_msb[86]  (
	.Q(early_flags_msb_Z[86]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_msb_Z[87]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_msb[87]  (
	.Q(early_flags_msb_Z[87]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_msb_Z[88]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_msb[88]  (
	.Q(early_flags_msb_Z[88]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_msb_Z[89]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_msb[89]  (
	.Q(early_flags_msb_Z[89]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_msb_Z[90]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_msb[90]  (
	.Q(early_flags_msb_Z[90]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_msb_Z[91]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_msb[91]  (
	.Q(early_flags_msb_Z[91]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_msb_Z[92]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_msb[92]  (
	.Q(early_flags_msb_Z[92]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_msb_Z[93]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_msb[63]  (
	.Q(early_flags_msb_Z[63]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_msb_Z[64]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_msb[64]  (
	.Q(early_flags_msb_Z[64]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_msb_Z[65]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_msb[65]  (
	.Q(early_flags_msb_Z[65]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_msb_Z[66]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_msb[66]  (
	.Q(early_flags_msb_Z[66]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_msb_Z[67]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_msb[67]  (
	.Q(early_flags_msb_Z[67]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_msb_Z[68]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_msb[68]  (
	.Q(early_flags_msb_Z[68]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_msb_Z[69]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_msb[69]  (
	.Q(early_flags_msb_Z[69]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_msb_Z[70]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_msb[70]  (
	.Q(early_flags_msb_Z[70]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_msb_Z[71]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_msb[71]  (
	.Q(early_flags_msb_Z[71]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_msb_Z[72]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_msb[72]  (
	.Q(early_flags_msb_Z[72]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_msb_Z[73]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_msb[73]  (
	.Q(early_flags_msb_Z[73]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_msb_Z[74]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_msb[74]  (
	.Q(early_flags_msb_Z[74]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_msb_Z[75]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_msb[75]  (
	.Q(early_flags_msb_Z[75]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_msb_Z[76]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_msb[76]  (
	.Q(early_flags_msb_Z[76]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_msb_Z[77]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_msb[77]  (
	.Q(early_flags_msb_Z[77]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_msb_Z[78]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_msb[48]  (
	.Q(early_flags_msb_Z[48]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_msb_Z[49]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_msb[49]  (
	.Q(early_flags_msb_Z[49]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_msb_Z[50]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_msb[50]  (
	.Q(early_flags_msb_Z[50]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_msb_Z[51]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_msb[51]  (
	.Q(early_flags_msb_Z[51]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_msb_Z[52]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_msb[52]  (
	.Q(early_flags_msb_Z[52]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_msb_Z[53]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_msb[53]  (
	.Q(early_flags_msb_Z[53]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_msb_Z[54]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_msb[54]  (
	.Q(early_flags_msb_Z[54]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_msb_Z[55]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_msb[55]  (
	.Q(early_flags_msb_Z[55]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_msb_Z[56]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_msb[56]  (
	.Q(early_flags_msb_Z[56]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_msb_Z[57]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_msb[57]  (
	.Q(early_flags_msb_Z[57]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_msb_Z[58]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_msb[58]  (
	.Q(early_flags_msb_Z[58]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_msb_Z[59]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_msb[59]  (
	.Q(early_flags_msb_Z[59]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_msb_Z[60]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_msb[60]  (
	.Q(early_flags_msb_Z[60]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_msb_Z[61]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_msb[61]  (
	.Q(early_flags_msb_Z[61]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_msb_Z[62]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_msb[62]  (
	.Q(early_flags_msb_Z[62]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_msb_Z[63]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_msb[33]  (
	.Q(early_flags_msb_Z[33]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_msb_Z[34]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_msb[34]  (
	.Q(early_flags_msb_Z[34]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_msb_Z[35]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_msb[35]  (
	.Q(early_flags_msb_Z[35]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_msb_Z[36]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_msb[36]  (
	.Q(early_flags_msb_Z[36]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_msb_Z[37]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_msb[37]  (
	.Q(early_flags_msb_Z[37]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_msb_Z[38]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_msb[38]  (
	.Q(early_flags_msb_Z[38]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_msb_Z[39]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_msb[39]  (
	.Q(early_flags_msb_Z[39]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_msb_Z[40]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_msb[40]  (
	.Q(early_flags_msb_Z[40]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_msb_Z[41]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_msb[41]  (
	.Q(early_flags_msb_Z[41]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_msb_Z[42]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_msb[42]  (
	.Q(early_flags_msb_Z[42]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_msb_Z[43]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_msb[43]  (
	.Q(early_flags_msb_Z[43]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_msb_Z[44]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_msb[44]  (
	.Q(early_flags_msb_Z[44]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_msb_Z[45]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_msb[45]  (
	.Q(early_flags_msb_Z[45]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_msb_Z[46]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_msb[46]  (
	.Q(early_flags_msb_Z[46]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_msb_Z[47]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_msb[47]  (
	.Q(early_flags_msb_Z[47]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_msb_Z[48]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_msb[18]  (
	.Q(early_flags_msb_Z[18]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_msb_Z[19]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_msb[19]  (
	.Q(early_flags_msb_Z[19]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_msb_Z[20]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_msb[20]  (
	.Q(early_flags_msb_Z[20]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_msb_Z[21]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_msb[21]  (
	.Q(early_flags_msb_Z[21]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_msb_Z[22]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_msb[22]  (
	.Q(early_flags_msb_Z[22]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_msb_Z[23]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_msb[23]  (
	.Q(early_flags_msb_Z[23]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_msb_Z[24]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_msb[24]  (
	.Q(early_flags_msb_Z[24]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_msb_Z[25]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_msb[25]  (
	.Q(early_flags_msb_Z[25]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_msb_Z[26]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_msb[26]  (
	.Q(early_flags_msb_Z[26]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_msb_Z[27]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_msb[27]  (
	.Q(early_flags_msb_Z[27]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_msb_Z[28]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_msb[28]  (
	.Q(early_flags_msb_Z[28]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_msb_Z[29]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_msb[29]  (
	.Q(early_flags_msb_Z[29]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_msb_Z[30]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_msb[30]  (
	.Q(early_flags_msb_Z[30]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_msb_Z[31]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_msb[31]  (
	.Q(early_flags_msb_Z[31]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_msb_Z[32]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_msb[32]  (
	.Q(early_flags_msb_Z[32]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_msb_Z[33]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_msb[3]  (
	.Q(early_flags_msb_Z[3]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_msb_Z[4]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_msb[4]  (
	.Q(early_flags_msb_Z[4]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_msb_Z[5]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_msb[5]  (
	.Q(early_flags_msb_Z[5]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_msb_Z[6]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_msb[6]  (
	.Q(early_flags_msb_Z[6]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_msb_Z[7]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_msb[7]  (
	.Q(early_flags_msb_Z[7]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_msb_Z[8]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_msb[8]  (
	.Q(early_flags_msb_Z[8]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_msb_Z[9]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_msb[9]  (
	.Q(early_flags_msb_Z[9]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_msb_Z[10]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_msb[10]  (
	.Q(early_flags_msb_Z[10]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_msb_Z[11]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_msb[11]  (
	.Q(early_flags_msb_Z[11]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_msb_Z[12]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_msb[12]  (
	.Q(early_flags_msb_Z[12]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_msb_Z[13]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_msb[13]  (
	.Q(early_flags_msb_Z[13]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_msb_Z[14]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_msb[14]  (
	.Q(early_flags_msb_Z[14]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_msb_Z[15]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_msb[15]  (
	.Q(early_flags_msb_Z[15]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_msb_Z[16]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_msb[16]  (
	.Q(early_flags_msb_Z[16]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_msb_Z[17]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_msb[17]  (
	.Q(early_flags_msb_Z[17]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_msb_Z[18]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_lsb[116]  (
	.Q(late_flags_lsb_Z[116]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_lsb_Z[117]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_lsb[117]  (
	.Q(late_flags_lsb_Z[117]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_lsb_Z[118]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_lsb[118]  (
	.Q(late_flags_lsb_Z[118]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_lsb_Z[119]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_lsb[119]  (
	.Q(late_flags_lsb_Z[119]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_lsb_Z[120]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_lsb[120]  (
	.Q(late_flags_lsb_Z[120]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_lsb_Z[121]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_lsb[121]  (
	.Q(late_flags_lsb_Z[121]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_lsb_Z[122]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_lsb[122]  (
	.Q(late_flags_lsb_Z[122]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_lsb_Z[123]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_lsb[123]  (
	.Q(late_flags_lsb_Z[123]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_lsb_Z[124]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_lsb[124]  (
	.Q(late_flags_lsb_Z[124]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_lsb_Z[125]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_lsb[125]  (
	.Q(late_flags_lsb_Z[125]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_lsb_Z[126]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_lsb[126]  (
	.Q(late_flags_lsb_Z[126]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_lsb_Z[127]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_lsb[127]  (
	.Q(late_flags_lsb_Z[127]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(PF_IOD_CLK_TRAINING_EYE_MONITOR_LATE_0),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_msb[0]  (
	.Q(early_flags_msb_Z[0]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_msb_Z[1]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_msb[1]  (
	.Q(early_flags_msb_Z[1]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_msb_Z[2]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_msb[2]  (
	.Q(early_flags_msb_Z[2]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_msb_Z[3]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_lsb[101]  (
	.Q(late_flags_lsb_Z[101]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_lsb_Z[102]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_lsb[102]  (
	.Q(late_flags_lsb_Z[102]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_lsb_Z[103]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_lsb[103]  (
	.Q(late_flags_lsb_Z[103]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_lsb_Z[104]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_lsb[104]  (
	.Q(late_flags_lsb_Z[104]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_lsb_Z[105]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_lsb[105]  (
	.Q(late_flags_lsb_Z[105]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_lsb_Z[106]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_lsb[106]  (
	.Q(late_flags_lsb_Z[106]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_lsb_Z[107]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_lsb[107]  (
	.Q(late_flags_lsb_Z[107]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_lsb_Z[108]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_lsb[108]  (
	.Q(late_flags_lsb_Z[108]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_lsb_Z[109]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_lsb[109]  (
	.Q(late_flags_lsb_Z[109]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_lsb_Z[110]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_lsb[110]  (
	.Q(late_flags_lsb_Z[110]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_lsb_Z[111]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_lsb[111]  (
	.Q(late_flags_lsb_Z[111]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_lsb_Z[112]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_lsb[112]  (
	.Q(late_flags_lsb_Z[112]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_lsb_Z[113]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_lsb[113]  (
	.Q(late_flags_lsb_Z[113]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_lsb_Z[114]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_lsb[114]  (
	.Q(late_flags_lsb_Z[114]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_lsb_Z[115]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_lsb[115]  (
	.Q(late_flags_lsb_Z[115]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_lsb_Z[116]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_lsb[86]  (
	.Q(late_flags_lsb_Z[86]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_lsb_Z[87]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_lsb[87]  (
	.Q(late_flags_lsb_Z[87]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_lsb_Z[88]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_lsb[88]  (
	.Q(late_flags_lsb_Z[88]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_lsb_Z[89]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_lsb[89]  (
	.Q(late_flags_lsb_Z[89]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_lsb_Z[90]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_lsb[90]  (
	.Q(late_flags_lsb_Z[90]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_lsb_Z[91]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_lsb[91]  (
	.Q(late_flags_lsb_Z[91]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_lsb_Z[92]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_lsb[92]  (
	.Q(late_flags_lsb_Z[92]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_lsb_Z[93]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_lsb[93]  (
	.Q(late_flags_lsb_Z[93]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_lsb_Z[94]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_lsb[94]  (
	.Q(late_flags_lsb_Z[94]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_lsb_Z[95]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_lsb[95]  (
	.Q(late_flags_lsb_Z[95]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_lsb_Z[96]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_lsb[96]  (
	.Q(late_flags_lsb_Z[96]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_lsb_Z[97]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_lsb[97]  (
	.Q(late_flags_lsb_Z[97]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_lsb_Z[98]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_lsb[98]  (
	.Q(late_flags_lsb_Z[98]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_lsb_Z[99]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_lsb[99]  (
	.Q(late_flags_lsb_Z[99]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_lsb_Z[100]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_lsb[100]  (
	.Q(late_flags_lsb_Z[100]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_lsb_Z[101]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_lsb[71]  (
	.Q(late_flags_lsb_Z[71]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_lsb_Z[72]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_lsb[72]  (
	.Q(late_flags_lsb_Z[72]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_lsb_Z[73]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_lsb[73]  (
	.Q(late_flags_lsb_Z[73]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_lsb_Z[74]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_lsb[74]  (
	.Q(late_flags_lsb_Z[74]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_lsb_Z[75]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_lsb[75]  (
	.Q(late_flags_lsb_Z[75]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_lsb_Z[76]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_lsb[76]  (
	.Q(late_flags_lsb_Z[76]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_lsb_Z[77]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_lsb[77]  (
	.Q(late_flags_lsb_Z[77]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_lsb_Z[78]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_lsb[78]  (
	.Q(late_flags_lsb_Z[78]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_lsb_Z[79]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_lsb[79]  (
	.Q(late_flags_lsb_Z[79]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_lsb_Z[80]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_lsb[80]  (
	.Q(late_flags_lsb_Z[80]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_lsb_Z[81]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_lsb[81]  (
	.Q(late_flags_lsb_Z[81]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_lsb_Z[82]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_lsb[82]  (
	.Q(late_flags_lsb_Z[82]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_lsb_Z[83]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_lsb[83]  (
	.Q(late_flags_lsb_Z[83]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_lsb_Z[84]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_lsb[84]  (
	.Q(late_flags_lsb_Z[84]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_lsb_Z[85]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_lsb[85]  (
	.Q(late_flags_lsb_Z[85]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_lsb_Z[86]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_lsb[56]  (
	.Q(late_flags_lsb_Z[56]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_lsb_Z[57]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_lsb[57]  (
	.Q(late_flags_lsb_Z[57]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_lsb_Z[58]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_lsb[58]  (
	.Q(late_flags_lsb_Z[58]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_lsb_Z[59]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_lsb[59]  (
	.Q(late_flags_lsb_Z[59]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_lsb_Z[60]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_lsb[60]  (
	.Q(late_flags_lsb_Z[60]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_lsb_Z[61]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_lsb[61]  (
	.Q(late_flags_lsb_Z[61]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_lsb_Z[62]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_lsb[62]  (
	.Q(late_flags_lsb_Z[62]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_lsb_Z[63]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_lsb[63]  (
	.Q(late_flags_lsb_Z[63]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_lsb_Z[64]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_lsb[64]  (
	.Q(late_flags_lsb_Z[64]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_lsb_Z[65]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_lsb[65]  (
	.Q(late_flags_lsb_Z[65]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_lsb_Z[66]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_lsb[66]  (
	.Q(late_flags_lsb_Z[66]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_lsb_Z[67]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_lsb[67]  (
	.Q(late_flags_lsb_Z[67]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_lsb_Z[68]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_lsb[68]  (
	.Q(late_flags_lsb_Z[68]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_lsb_Z[69]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_lsb[69]  (
	.Q(late_flags_lsb_Z[69]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_lsb_Z[70]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_lsb[70]  (
	.Q(late_flags_lsb_Z[70]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_lsb_Z[71]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_lsb[41]  (
	.Q(late_flags_lsb_Z[41]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_lsb_Z[42]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_lsb[42]  (
	.Q(late_flags_lsb_Z[42]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_lsb_Z[43]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_lsb[43]  (
	.Q(late_flags_lsb_Z[43]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_lsb_Z[44]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_lsb[44]  (
	.Q(late_flags_lsb_Z[44]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_lsb_Z[45]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_lsb[45]  (
	.Q(late_flags_lsb_Z[45]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_lsb_Z[46]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_lsb[46]  (
	.Q(late_flags_lsb_Z[46]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_lsb_Z[47]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_lsb[47]  (
	.Q(late_flags_lsb_Z[47]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_lsb_Z[48]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_lsb[48]  (
	.Q(late_flags_lsb_Z[48]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_lsb_Z[49]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_lsb[49]  (
	.Q(late_flags_lsb_Z[49]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_lsb_Z[50]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_lsb[50]  (
	.Q(late_flags_lsb_Z[50]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_lsb_Z[51]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_lsb[51]  (
	.Q(late_flags_lsb_Z[51]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_lsb_Z[52]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_lsb[52]  (
	.Q(late_flags_lsb_Z[52]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_lsb_Z[53]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_lsb[53]  (
	.Q(late_flags_lsb_Z[53]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_lsb_Z[54]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_lsb[54]  (
	.Q(late_flags_lsb_Z[54]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_lsb_Z[55]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_lsb[55]  (
	.Q(late_flags_lsb_Z[55]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_lsb_Z[56]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_lsb[26]  (
	.Q(late_flags_lsb_Z[26]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_lsb_Z[27]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_lsb[27]  (
	.Q(late_flags_lsb_Z[27]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_lsb_Z[28]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_lsb[28]  (
	.Q(late_flags_lsb_Z[28]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_lsb_Z[29]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_lsb[29]  (
	.Q(late_flags_lsb_Z[29]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_lsb_Z[30]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_lsb[30]  (
	.Q(late_flags_lsb_Z[30]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_lsb_Z[31]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_lsb[31]  (
	.Q(late_flags_lsb_Z[31]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_lsb_Z[32]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_lsb[32]  (
	.Q(late_flags_lsb_Z[32]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_lsb_Z[33]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_lsb[33]  (
	.Q(late_flags_lsb_Z[33]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_lsb_Z[34]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_lsb[34]  (
	.Q(late_flags_lsb_Z[34]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_lsb_Z[35]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_lsb[35]  (
	.Q(late_flags_lsb_Z[35]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_lsb_Z[36]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_lsb[36]  (
	.Q(late_flags_lsb_Z[36]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_lsb_Z[37]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_lsb[37]  (
	.Q(late_flags_lsb_Z[37]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_lsb_Z[38]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_lsb[38]  (
	.Q(late_flags_lsb_Z[38]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_lsb_Z[39]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_lsb[39]  (
	.Q(late_flags_lsb_Z[39]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_lsb_Z[40]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_lsb[40]  (
	.Q(late_flags_lsb_Z[40]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_lsb_Z[41]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_lsb[11]  (
	.Q(late_flags_lsb_Z[11]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_lsb_Z[12]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_lsb[12]  (
	.Q(late_flags_lsb_Z[12]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_lsb_Z[13]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_lsb[13]  (
	.Q(late_flags_lsb_Z[13]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_lsb_Z[14]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_lsb[14]  (
	.Q(late_flags_lsb_Z[14]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_lsb_Z[15]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_lsb[15]  (
	.Q(late_flags_lsb_Z[15]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_lsb_Z[16]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_lsb[16]  (
	.Q(late_flags_lsb_Z[16]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_lsb_Z[17]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_lsb[17]  (
	.Q(late_flags_lsb_Z[17]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_lsb_Z[18]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_lsb[18]  (
	.Q(late_flags_lsb_Z[18]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_lsb_Z[19]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_lsb[19]  (
	.Q(late_flags_lsb_Z[19]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_lsb_Z[20]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_lsb[20]  (
	.Q(late_flags_lsb_Z[20]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_lsb_Z[21]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_lsb[21]  (
	.Q(late_flags_lsb_Z[21]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_lsb_Z[22]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_lsb[22]  (
	.Q(late_flags_lsb_Z[22]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_lsb_Z[23]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_lsb[23]  (
	.Q(late_flags_lsb_Z[23]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_lsb_Z[24]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_lsb[24]  (
	.Q(late_flags_lsb_Z[24]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_lsb_Z[25]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_lsb[25]  (
	.Q(late_flags_lsb_Z[25]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_lsb_Z[26]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_msb[124]  (
	.Q(late_flags_msb_Z[124]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_msb_Z[125]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_msb[125]  (
	.Q(late_flags_msb_Z[125]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_msb_Z[126]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_msb[126]  (
	.Q(late_flags_msb_Z[126]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_msb_Z[127]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_msb[127]  (
	.Q(late_flags_msb_Z[127]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(PF_IOD_CLK_TRAINING_EYE_MONITOR_LATE_0),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_lsb[0]  (
	.Q(late_flags_lsb_Z[0]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_lsb_Z[1]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_lsb[1]  (
	.Q(late_flags_lsb_Z[1]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_lsb_Z[2]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_lsb[2]  (
	.Q(late_flags_lsb_Z[2]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_lsb_Z[3]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_lsb[3]  (
	.Q(late_flags_lsb_Z[3]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_lsb_Z[4]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_lsb[4]  (
	.Q(late_flags_lsb_Z[4]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_lsb_Z[5]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_lsb[5]  (
	.Q(late_flags_lsb_Z[5]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_lsb_Z[6]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_lsb[6]  (
	.Q(late_flags_lsb_Z[6]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_lsb_Z[7]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_lsb[7]  (
	.Q(late_flags_lsb_Z[7]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_lsb_Z[8]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_lsb[8]  (
	.Q(late_flags_lsb_Z[8]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_lsb_Z[9]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_lsb[9]  (
	.Q(late_flags_lsb_Z[9]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_lsb_Z[10]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_lsb[10]  (
	.Q(late_flags_lsb_Z[10]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_lsb_Z[11]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_msb[109]  (
	.Q(late_flags_msb_Z[109]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_msb_Z[110]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_msb[110]  (
	.Q(late_flags_msb_Z[110]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_msb_Z[111]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_msb[111]  (
	.Q(late_flags_msb_Z[111]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_msb_Z[112]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_msb[112]  (
	.Q(late_flags_msb_Z[112]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_msb_Z[113]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_msb[113]  (
	.Q(late_flags_msb_Z[113]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_msb_Z[114]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_msb[114]  (
	.Q(late_flags_msb_Z[114]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_msb_Z[115]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_msb[115]  (
	.Q(late_flags_msb_Z[115]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_msb_Z[116]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_msb[116]  (
	.Q(late_flags_msb_Z[116]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_msb_Z[117]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_msb[117]  (
	.Q(late_flags_msb_Z[117]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_msb_Z[118]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_msb[118]  (
	.Q(late_flags_msb_Z[118]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_msb_Z[119]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_msb[119]  (
	.Q(late_flags_msb_Z[119]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_msb_Z[120]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_msb[120]  (
	.Q(late_flags_msb_Z[120]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_msb_Z[121]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_msb[121]  (
	.Q(late_flags_msb_Z[121]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_msb_Z[122]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_msb[122]  (
	.Q(late_flags_msb_Z[122]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_msb_Z[123]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_msb[123]  (
	.Q(late_flags_msb_Z[123]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_msb_Z[124]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_msb[94]  (
	.Q(late_flags_msb_Z[94]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_msb_Z[95]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_msb[95]  (
	.Q(late_flags_msb_Z[95]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_msb_Z[96]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_msb[96]  (
	.Q(late_flags_msb_Z[96]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_msb_Z[97]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_msb[97]  (
	.Q(late_flags_msb_Z[97]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_msb_Z[98]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_msb[98]  (
	.Q(late_flags_msb_Z[98]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_msb_Z[99]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_msb[99]  (
	.Q(late_flags_msb_Z[99]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_msb_Z[100]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_msb[100]  (
	.Q(late_flags_msb_Z[100]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_msb_Z[101]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_msb[101]  (
	.Q(late_flags_msb_Z[101]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_msb_Z[102]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_msb[102]  (
	.Q(late_flags_msb_Z[102]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_msb_Z[103]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_msb[103]  (
	.Q(late_flags_msb_Z[103]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_msb_Z[104]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_msb[104]  (
	.Q(late_flags_msb_Z[104]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_msb_Z[105]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_msb[105]  (
	.Q(late_flags_msb_Z[105]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_msb_Z[106]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_msb[106]  (
	.Q(late_flags_msb_Z[106]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_msb_Z[107]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_msb[107]  (
	.Q(late_flags_msb_Z[107]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_msb_Z[108]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_msb[108]  (
	.Q(late_flags_msb_Z[108]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_msb_Z[109]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_msb[79]  (
	.Q(late_flags_msb_Z[79]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_msb_Z[80]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_msb[80]  (
	.Q(late_flags_msb_Z[80]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_msb_Z[81]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_msb[81]  (
	.Q(late_flags_msb_Z[81]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_msb_Z[82]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_msb[82]  (
	.Q(late_flags_msb_Z[82]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_msb_Z[83]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_msb[83]  (
	.Q(late_flags_msb_Z[83]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_msb_Z[84]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_msb[84]  (
	.Q(late_flags_msb_Z[84]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_msb_Z[85]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_msb[85]  (
	.Q(late_flags_msb_Z[85]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_msb_Z[86]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_msb[86]  (
	.Q(late_flags_msb_Z[86]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_msb_Z[87]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_msb[87]  (
	.Q(late_flags_msb_Z[87]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_msb_Z[88]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_msb[88]  (
	.Q(late_flags_msb_Z[88]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_msb_Z[89]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_msb[89]  (
	.Q(late_flags_msb_Z[89]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_msb_Z[90]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_msb[90]  (
	.Q(late_flags_msb_Z[90]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_msb_Z[91]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_msb[91]  (
	.Q(late_flags_msb_Z[91]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_msb_Z[92]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_msb[92]  (
	.Q(late_flags_msb_Z[92]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_msb_Z[93]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_msb[93]  (
	.Q(late_flags_msb_Z[93]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_msb_Z[94]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_msb[64]  (
	.Q(late_flags_msb_Z[64]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_msb_Z[65]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_msb[65]  (
	.Q(late_flags_msb_Z[65]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_msb_Z[66]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_msb[66]  (
	.Q(late_flags_msb_Z[66]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_msb_Z[67]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_msb[67]  (
	.Q(late_flags_msb_Z[67]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_msb_Z[68]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_msb[68]  (
	.Q(late_flags_msb_Z[68]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_msb_Z[69]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_msb[69]  (
	.Q(late_flags_msb_Z[69]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_msb_Z[70]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_msb[70]  (
	.Q(late_flags_msb_Z[70]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_msb_Z[71]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_msb[71]  (
	.Q(late_flags_msb_Z[71]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_msb_Z[72]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_msb[72]  (
	.Q(late_flags_msb_Z[72]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_msb_Z[73]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_msb[73]  (
	.Q(late_flags_msb_Z[73]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_msb_Z[74]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_msb[74]  (
	.Q(late_flags_msb_Z[74]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_msb_Z[75]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_msb[75]  (
	.Q(late_flags_msb_Z[75]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_msb_Z[76]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_msb[76]  (
	.Q(late_flags_msb_Z[76]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_msb_Z[77]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_msb[77]  (
	.Q(late_flags_msb_Z[77]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_msb_Z[78]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_msb[78]  (
	.Q(late_flags_msb_Z[78]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_msb_Z[79]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_msb[49]  (
	.Q(late_flags_msb_Z[49]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_msb_Z[50]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_msb[50]  (
	.Q(late_flags_msb_Z[50]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_msb_Z[51]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_msb[51]  (
	.Q(late_flags_msb_Z[51]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_msb_Z[52]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_msb[52]  (
	.Q(late_flags_msb_Z[52]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_msb_Z[53]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_msb[53]  (
	.Q(late_flags_msb_Z[53]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_msb_Z[54]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_msb[54]  (
	.Q(late_flags_msb_Z[54]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_msb_Z[55]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_msb[55]  (
	.Q(late_flags_msb_Z[55]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_msb_Z[56]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_msb[56]  (
	.Q(late_flags_msb_Z[56]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_msb_Z[57]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_msb[57]  (
	.Q(late_flags_msb_Z[57]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_msb_Z[58]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_msb[58]  (
	.Q(late_flags_msb_Z[58]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_msb_Z[59]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_msb[59]  (
	.Q(late_flags_msb_Z[59]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_msb_Z[60]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_msb[60]  (
	.Q(late_flags_msb_Z[60]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_msb_Z[61]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_msb[61]  (
	.Q(late_flags_msb_Z[61]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_msb_Z[62]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_msb[62]  (
	.Q(late_flags_msb_Z[62]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_msb_Z[63]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_msb[63]  (
	.Q(late_flags_msb_Z[63]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_msb_Z[64]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_msb[34]  (
	.Q(late_flags_msb_Z[34]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_msb_Z[35]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_msb[35]  (
	.Q(late_flags_msb_Z[35]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_msb_Z[36]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_msb[36]  (
	.Q(late_flags_msb_Z[36]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_msb_Z[37]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_msb[37]  (
	.Q(late_flags_msb_Z[37]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_msb_Z[38]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_msb[38]  (
	.Q(late_flags_msb_Z[38]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_msb_Z[39]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_msb[39]  (
	.Q(late_flags_msb_Z[39]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_msb_Z[40]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_msb[40]  (
	.Q(late_flags_msb_Z[40]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_msb_Z[41]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_msb[41]  (
	.Q(late_flags_msb_Z[41]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_msb_Z[42]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_msb[42]  (
	.Q(late_flags_msb_Z[42]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_msb_Z[43]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_msb[43]  (
	.Q(late_flags_msb_Z[43]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_msb_Z[44]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_msb[44]  (
	.Q(late_flags_msb_Z[44]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_msb_Z[45]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_msb[45]  (
	.Q(late_flags_msb_Z[45]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_msb_Z[46]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_msb[46]  (
	.Q(late_flags_msb_Z[46]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_msb_Z[47]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_msb[47]  (
	.Q(late_flags_msb_Z[47]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_msb_Z[48]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_msb[48]  (
	.Q(late_flags_msb_Z[48]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_msb_Z[49]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_msb[19]  (
	.Q(late_flags_msb_Z[19]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_msb_Z[20]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_msb[20]  (
	.Q(late_flags_msb_Z[20]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_msb_Z[21]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_msb[21]  (
	.Q(late_flags_msb_Z[21]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_msb_Z[22]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_msb[22]  (
	.Q(late_flags_msb_Z[22]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_msb_Z[23]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_msb[23]  (
	.Q(late_flags_msb_Z[23]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_msb_Z[24]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_msb[24]  (
	.Q(late_flags_msb_Z[24]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_msb_Z[25]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_msb[25]  (
	.Q(late_flags_msb_Z[25]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_msb_Z[26]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_msb[26]  (
	.Q(late_flags_msb_Z[26]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_msb_Z[27]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_msb[27]  (
	.Q(late_flags_msb_Z[27]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_msb_Z[28]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_msb[28]  (
	.Q(late_flags_msb_Z[28]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_msb_Z[29]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_msb[29]  (
	.Q(late_flags_msb_Z[29]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_msb_Z[30]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_msb[30]  (
	.Q(late_flags_msb_Z[30]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_msb_Z[31]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_msb[31]  (
	.Q(late_flags_msb_Z[31]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_msb_Z[32]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_msb[32]  (
	.Q(late_flags_msb_Z[32]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_msb_Z[33]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_msb[33]  (
	.Q(late_flags_msb_Z[33]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_msb_Z[34]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_msb[4]  (
	.Q(late_flags_msb_Z[4]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_msb_Z[5]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_msb[5]  (
	.Q(late_flags_msb_Z[5]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_msb_Z[6]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_msb[6]  (
	.Q(late_flags_msb_Z[6]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_msb_Z[7]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_msb[7]  (
	.Q(late_flags_msb_Z[7]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_msb_Z[8]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_msb[8]  (
	.Q(late_flags_msb_Z[8]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_msb_Z[9]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_msb[9]  (
	.Q(late_flags_msb_Z[9]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_msb_Z[10]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_msb[10]  (
	.Q(late_flags_msb_Z[10]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_msb_Z[11]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_msb[11]  (
	.Q(late_flags_msb_Z[11]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_msb_Z[12]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_msb[12]  (
	.Q(late_flags_msb_Z[12]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_msb_Z[13]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_msb[13]  (
	.Q(late_flags_msb_Z[13]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_msb_Z[14]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_msb[14]  (
	.Q(late_flags_msb_Z[14]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_msb_Z[15]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_msb[15]  (
	.Q(late_flags_msb_Z[15]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_msb_Z[16]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_msb[16]  (
	.Q(late_flags_msb_Z[16]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_msb_Z[17]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_msb[17]  (
	.Q(late_flags_msb_Z[17]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_msb_Z[18]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_msb[18]  (
	.Q(late_flags_msb_Z[18]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_msb_Z[19]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1035
  SLE \early_late_init_val[5]  (
	.Q(early_late_init_val_Z[5]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(emflag_cnt_Z[5]),
	.EN(un1_clkalign_curr_state_14_0),
	.LAT(GND),
	.SD(GND),
	.SLn(N_677_i)
);
// @22:1035
  SLE \early_late_init_val[6]  (
	.Q(early_late_init_val_Z[6]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(emflag_cnt_Z[6]),
	.EN(un1_clkalign_curr_state_14_0),
	.LAT(GND),
	.SD(GND),
	.SLn(N_677_i)
);
// @22:1035
  SLE \early_late_init_val[7]  (
	.Q(early_late_init_val_Z[7]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(emflag_cnt_Z[7]),
	.EN(un1_clkalign_curr_state_14_0),
	.LAT(GND),
	.SD(GND),
	.SLn(N_677_i)
);
// @22:959
  SLE \tapcnt_final[0]  (
	.Q(tapcnt_final_Z[0]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(tapcnt_final_11[0]),
	.EN(un1_clkalign_curr_state_11_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:959
  SLE \tapcnt_final[1]  (
	.Q(tapcnt_final_Z[1]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(tapcnt_final_11[1]),
	.EN(un1_clkalign_curr_state_11_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:959
  SLE \tapcnt_final[2]  (
	.Q(tapcnt_final_Z[2]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(tapcnt_final_11[2]),
	.EN(un1_clkalign_curr_state_11_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:959
  SLE \tapcnt_final[3]  (
	.Q(tapcnt_final_Z[3]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(tapcnt_final_11[3]),
	.EN(un1_clkalign_curr_state_11_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:959
  SLE \tapcnt_final[4]  (
	.Q(tapcnt_final_Z[4]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(tapcnt_final_11[4]),
	.EN(un1_clkalign_curr_state_11_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:959
  SLE \tapcnt_final[5]  (
	.Q(tapcnt_final_Z[5]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(tapcnt_final_11[5]),
	.EN(un1_clkalign_curr_state_11_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:959
  SLE \tapcnt_final[6]  (
	.Q(tapcnt_final_Z[6]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(tapcnt_final_11[6]),
	.EN(un1_clkalign_curr_state_11_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:959
  SLE \tapcnt_final[7]  (
	.Q(tapcnt_final_Z[7]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(tapcnt_final_11[7]),
	.EN(un1_clkalign_curr_state_11_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:1130
  SLE \late_flags_msb[0]  (
	.Q(late_flags_msb_Z[0]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_msb_Z[1]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_msb[1]  (
	.Q(late_flags_msb_Z[1]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_msb_Z[2]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_msb[2]  (
	.Q(late_flags_msb_Z[2]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_msb_Z[3]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \late_flags_msb[3]  (
	.Q(late_flags_msb_Z[3]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_flags_msb_Z[4]),
	.EN(un1_early_flags_lsb14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1050
  SLE \early_late_nxt_val[6]  (
	.Q(early_late_nxt_val_Z[6]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(emflag_cnt_Z[6]),
	.EN(un1_early_late_nxt_set14_1_0),
	.LAT(GND),
	.SD(GND),
	.SLn(N_677_i)
);
// @22:1050
  SLE \early_late_nxt_val[7]  (
	.Q(early_late_nxt_val_Z[7]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(emflag_cnt_Z[7]),
	.EN(un1_early_late_nxt_set14_1_0),
	.LAT(GND),
	.SD(GND),
	.SLn(N_677_i)
);
// @22:1074
  SLE \early_late_start_val[0]  (
	.Q(early_late_start_val_Z[0]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(emflag_cnt_Z[0]),
	.EN(un1_clkalign_curr_state_15_0),
	.LAT(GND),
	.SD(GND),
	.SLn(N_677_i)
);
// @22:1074
  SLE \early_late_start_val[1]  (
	.Q(early_late_start_val_Z[1]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(emflag_cnt_Z[1]),
	.EN(un1_clkalign_curr_state_15_0),
	.LAT(GND),
	.SD(GND),
	.SLn(N_677_i)
);
// @22:1074
  SLE \early_late_start_val[2]  (
	.Q(early_late_start_val_Z[2]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(emflag_cnt_Z[2]),
	.EN(un1_clkalign_curr_state_15_0),
	.LAT(GND),
	.SD(GND),
	.SLn(N_677_i)
);
// @22:1074
  SLE \early_late_start_val[3]  (
	.Q(early_late_start_val_Z[3]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(emflag_cnt_Z[3]),
	.EN(un1_clkalign_curr_state_15_0),
	.LAT(GND),
	.SD(GND),
	.SLn(N_677_i)
);
// @22:1074
  SLE \early_late_start_val[4]  (
	.Q(early_late_start_val_Z[4]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(emflag_cnt_Z[4]),
	.EN(un1_clkalign_curr_state_15_0),
	.LAT(GND),
	.SD(GND),
	.SLn(N_677_i)
);
// @22:1074
  SLE \early_late_start_val[5]  (
	.Q(early_late_start_val_Z[5]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(emflag_cnt_Z[5]),
	.EN(un1_clkalign_curr_state_15_0),
	.LAT(GND),
	.SD(GND),
	.SLn(N_677_i)
);
// @22:1074
  SLE \early_late_start_val[6]  (
	.Q(early_late_start_val_Z[6]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(emflag_cnt_Z[6]),
	.EN(un1_clkalign_curr_state_15_0),
	.LAT(GND),
	.SD(GND),
	.SLn(N_677_i)
);
// @22:1074
  SLE \early_late_start_val[7]  (
	.Q(early_late_start_val_Z[7]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(emflag_cnt_Z[7]),
	.EN(un1_clkalign_curr_state_15_0),
	.LAT(GND),
	.SD(GND),
	.SLn(N_677_i)
);
// @22:1035
  SLE \early_late_init_val[0]  (
	.Q(early_late_init_val_Z[0]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(emflag_cnt_Z[0]),
	.EN(un1_clkalign_curr_state_14_0),
	.LAT(GND),
	.SD(GND),
	.SLn(N_677_i)
);
// @22:1035
  SLE \early_late_init_val[1]  (
	.Q(early_late_init_val_Z[1]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(emflag_cnt_Z[1]),
	.EN(un1_clkalign_curr_state_14_0),
	.LAT(GND),
	.SD(GND),
	.SLn(N_677_i)
);
// @22:1035
  SLE \early_late_init_val[2]  (
	.Q(early_late_init_val_Z[2]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(emflag_cnt_Z[2]),
	.EN(un1_clkalign_curr_state_14_0),
	.LAT(GND),
	.SD(GND),
	.SLn(N_677_i)
);
// @22:1035
  SLE \early_late_init_val[3]  (
	.Q(early_late_init_val_Z[3]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(emflag_cnt_Z[3]),
	.EN(un1_clkalign_curr_state_14_0),
	.LAT(GND),
	.SD(GND),
	.SLn(N_677_i)
);
// @22:1035
  SLE \early_late_init_val[4]  (
	.Q(early_late_init_val_Z[4]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(emflag_cnt_Z[4]),
	.EN(un1_clkalign_curr_state_14_0),
	.LAT(GND),
	.SD(GND),
	.SLn(N_677_i)
);
// @22:1130
  SLE \early_flags_lsb[127]  (
	.Q(early_flags_lsb_Z[127]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(PF_IOD_CLK_TRAINING_EYE_MONITOR_EARLY_0),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1089
  SLE \early_late_end_val[0]  (
	.Q(early_late_end_val_Z[0]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(emflag_cnt_Z[0]),
	.EN(un1_early_late_end_set12_1_0),
	.LAT(GND),
	.SD(GND),
	.SLn(N_677_i)
);
// @22:1089
  SLE \early_late_end_val[1]  (
	.Q(early_late_end_val_Z[1]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(emflag_cnt_Z[1]),
	.EN(un1_early_late_end_set12_1_0),
	.LAT(GND),
	.SD(GND),
	.SLn(N_677_i)
);
// @22:1089
  SLE \early_late_end_val[2]  (
	.Q(early_late_end_val_Z[2]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(emflag_cnt_Z[2]),
	.EN(un1_early_late_end_set12_1_0),
	.LAT(GND),
	.SD(GND),
	.SLn(N_677_i)
);
// @22:1089
  SLE \early_late_end_val[3]  (
	.Q(early_late_end_val_Z[3]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(emflag_cnt_Z[3]),
	.EN(un1_early_late_end_set12_1_0),
	.LAT(GND),
	.SD(GND),
	.SLn(N_677_i)
);
// @22:1089
  SLE \early_late_end_val[4]  (
	.Q(early_late_end_val_Z[4]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(emflag_cnt_Z[4]),
	.EN(un1_early_late_end_set12_1_0),
	.LAT(GND),
	.SD(GND),
	.SLn(N_677_i)
);
// @22:1089
  SLE \early_late_end_val[5]  (
	.Q(early_late_end_val_Z[5]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(emflag_cnt_Z[5]),
	.EN(un1_early_late_end_set12_1_0),
	.LAT(GND),
	.SD(GND),
	.SLn(N_677_i)
);
// @22:1089
  SLE \early_late_end_val[6]  (
	.Q(early_late_end_val_Z[6]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(emflag_cnt_Z[6]),
	.EN(un1_early_late_end_set12_1_0),
	.LAT(GND),
	.SD(GND),
	.SLn(N_677_i)
);
// @22:1089
  SLE \early_late_end_val[7]  (
	.Q(early_late_end_val_Z[7]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(emflag_cnt_Z[7]),
	.EN(un1_early_late_end_set12_1_0),
	.LAT(GND),
	.SD(GND),
	.SLn(N_677_i)
);
// @22:1050
  SLE \early_late_nxt_val[0]  (
	.Q(early_late_nxt_val_Z[0]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(emflag_cnt_Z[0]),
	.EN(un1_early_late_nxt_set14_1_0),
	.LAT(GND),
	.SD(GND),
	.SLn(N_677_i)
);
// @22:1050
  SLE \early_late_nxt_val[1]  (
	.Q(early_late_nxt_val_Z[1]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(emflag_cnt_Z[1]),
	.EN(un1_early_late_nxt_set14_1_0),
	.LAT(GND),
	.SD(GND),
	.SLn(N_677_i)
);
// @22:1050
  SLE \early_late_nxt_val[2]  (
	.Q(early_late_nxt_val_Z[2]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(emflag_cnt_Z[2]),
	.EN(un1_early_late_nxt_set14_1_0),
	.LAT(GND),
	.SD(GND),
	.SLn(N_677_i)
);
// @22:1050
  SLE \early_late_nxt_val[3]  (
	.Q(early_late_nxt_val_Z[3]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(emflag_cnt_Z[3]),
	.EN(un1_early_late_nxt_set14_1_0),
	.LAT(GND),
	.SD(GND),
	.SLn(N_677_i)
);
// @22:1050
  SLE \early_late_nxt_val[4]  (
	.Q(early_late_nxt_val_Z[4]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(emflag_cnt_Z[4]),
	.EN(un1_early_late_nxt_set14_1_0),
	.LAT(GND),
	.SD(GND),
	.SLn(N_677_i)
);
// @22:1050
  SLE \early_late_nxt_val[5]  (
	.Q(early_late_nxt_val_Z[5]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(emflag_cnt_Z[5]),
	.EN(un1_early_late_nxt_set14_1_0),
	.LAT(GND),
	.SD(GND),
	.SLn(N_677_i)
);
// @22:1130
  SLE \early_flags_lsb[112]  (
	.Q(early_flags_lsb_Z[112]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_lsb_Z[113]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_lsb[113]  (
	.Q(early_flags_lsb_Z[113]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_lsb_Z[114]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_lsb[114]  (
	.Q(early_flags_lsb_Z[114]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_lsb_Z[115]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_lsb[115]  (
	.Q(early_flags_lsb_Z[115]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_lsb_Z[116]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_lsb[116]  (
	.Q(early_flags_lsb_Z[116]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_lsb_Z[117]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_lsb[117]  (
	.Q(early_flags_lsb_Z[117]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_lsb_Z[118]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_lsb[118]  (
	.Q(early_flags_lsb_Z[118]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_lsb_Z[119]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_lsb[119]  (
	.Q(early_flags_lsb_Z[119]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_lsb_Z[120]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_lsb[120]  (
	.Q(early_flags_lsb_Z[120]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_lsb_Z[121]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_lsb[121]  (
	.Q(early_flags_lsb_Z[121]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_lsb_Z[122]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_lsb[122]  (
	.Q(early_flags_lsb_Z[122]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_lsb_Z[123]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_lsb[123]  (
	.Q(early_flags_lsb_Z[123]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_lsb_Z[124]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_lsb[124]  (
	.Q(early_flags_lsb_Z[124]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_lsb_Z[125]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_lsb[125]  (
	.Q(early_flags_lsb_Z[125]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_lsb_Z[126]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_lsb[126]  (
	.Q(early_flags_lsb_Z[126]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_lsb_Z[127]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_lsb[97]  (
	.Q(early_flags_lsb_Z[97]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_lsb_Z[98]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_lsb[98]  (
	.Q(early_flags_lsb_Z[98]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_lsb_Z[99]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_lsb[99]  (
	.Q(early_flags_lsb_Z[99]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_lsb_Z[100]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_lsb[100]  (
	.Q(early_flags_lsb_Z[100]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_lsb_Z[101]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_lsb[101]  (
	.Q(early_flags_lsb_Z[101]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_lsb_Z[102]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_lsb[102]  (
	.Q(early_flags_lsb_Z[102]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_lsb_Z[103]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_lsb[103]  (
	.Q(early_flags_lsb_Z[103]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_lsb_Z[104]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_lsb[104]  (
	.Q(early_flags_lsb_Z[104]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_lsb_Z[105]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_lsb[105]  (
	.Q(early_flags_lsb_Z[105]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_lsb_Z[106]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_lsb[106]  (
	.Q(early_flags_lsb_Z[106]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_lsb_Z[107]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_lsb[107]  (
	.Q(early_flags_lsb_Z[107]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_lsb_Z[108]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_lsb[108]  (
	.Q(early_flags_lsb_Z[108]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_lsb_Z[109]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_lsb[109]  (
	.Q(early_flags_lsb_Z[109]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_lsb_Z[110]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_lsb[110]  (
	.Q(early_flags_lsb_Z[110]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_lsb_Z[111]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_lsb[111]  (
	.Q(early_flags_lsb_Z[111]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_lsb_Z[112]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_lsb[82]  (
	.Q(early_flags_lsb_Z[82]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_lsb_Z[83]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_lsb[83]  (
	.Q(early_flags_lsb_Z[83]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_lsb_Z[84]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_lsb[84]  (
	.Q(early_flags_lsb_Z[84]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_lsb_Z[85]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_lsb[85]  (
	.Q(early_flags_lsb_Z[85]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_lsb_Z[86]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_lsb[86]  (
	.Q(early_flags_lsb_Z[86]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_lsb_Z[87]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_lsb[87]  (
	.Q(early_flags_lsb_Z[87]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_lsb_Z[88]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_lsb[88]  (
	.Q(early_flags_lsb_Z[88]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_lsb_Z[89]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_lsb[89]  (
	.Q(early_flags_lsb_Z[89]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_lsb_Z[90]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_lsb[90]  (
	.Q(early_flags_lsb_Z[90]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_lsb_Z[91]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_lsb[91]  (
	.Q(early_flags_lsb_Z[91]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_lsb_Z[92]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_lsb[92]  (
	.Q(early_flags_lsb_Z[92]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_lsb_Z[93]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_lsb[93]  (
	.Q(early_flags_lsb_Z[93]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_lsb_Z[94]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_lsb[94]  (
	.Q(early_flags_lsb_Z[94]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_lsb_Z[95]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_lsb[95]  (
	.Q(early_flags_lsb_Z[95]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_lsb_Z[96]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_lsb[96]  (
	.Q(early_flags_lsb_Z[96]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_lsb_Z[97]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_lsb[67]  (
	.Q(early_flags_lsb_Z[67]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_lsb_Z[68]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_lsb[68]  (
	.Q(early_flags_lsb_Z[68]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_lsb_Z[69]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_lsb[69]  (
	.Q(early_flags_lsb_Z[69]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_lsb_Z[70]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_lsb[70]  (
	.Q(early_flags_lsb_Z[70]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_lsb_Z[71]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_lsb[71]  (
	.Q(early_flags_lsb_Z[71]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_lsb_Z[72]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_lsb[72]  (
	.Q(early_flags_lsb_Z[72]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_lsb_Z[73]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_lsb[73]  (
	.Q(early_flags_lsb_Z[73]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_lsb_Z[74]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_lsb[74]  (
	.Q(early_flags_lsb_Z[74]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_lsb_Z[75]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_lsb[75]  (
	.Q(early_flags_lsb_Z[75]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_lsb_Z[76]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_lsb[76]  (
	.Q(early_flags_lsb_Z[76]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_lsb_Z[77]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_lsb[77]  (
	.Q(early_flags_lsb_Z[77]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_lsb_Z[78]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_lsb[78]  (
	.Q(early_flags_lsb_Z[78]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_lsb_Z[79]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_lsb[79]  (
	.Q(early_flags_lsb_Z[79]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_lsb_Z[80]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_lsb[80]  (
	.Q(early_flags_lsb_Z[80]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_lsb_Z[81]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_lsb[81]  (
	.Q(early_flags_lsb_Z[81]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_lsb_Z[82]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_lsb[52]  (
	.Q(early_flags_lsb_Z[52]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_lsb_Z[53]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_lsb[53]  (
	.Q(early_flags_lsb_Z[53]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_lsb_Z[54]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_lsb[54]  (
	.Q(early_flags_lsb_Z[54]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_lsb_Z[55]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_lsb[55]  (
	.Q(early_flags_lsb_Z[55]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_lsb_Z[56]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_lsb[56]  (
	.Q(early_flags_lsb_Z[56]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_lsb_Z[57]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_lsb[57]  (
	.Q(early_flags_lsb_Z[57]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_lsb_Z[58]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_lsb[58]  (
	.Q(early_flags_lsb_Z[58]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_lsb_Z[59]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_lsb[59]  (
	.Q(early_flags_lsb_Z[59]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_lsb_Z[60]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_lsb[60]  (
	.Q(early_flags_lsb_Z[60]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_lsb_Z[61]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_lsb[61]  (
	.Q(early_flags_lsb_Z[61]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_lsb_Z[62]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_lsb[62]  (
	.Q(early_flags_lsb_Z[62]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_lsb_Z[63]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_lsb[63]  (
	.Q(early_flags_lsb_Z[63]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_lsb_Z[64]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_lsb[64]  (
	.Q(early_flags_lsb_Z[64]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_lsb_Z[65]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_lsb[65]  (
	.Q(early_flags_lsb_Z[65]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_lsb_Z[66]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_lsb[66]  (
	.Q(early_flags_lsb_Z[66]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_lsb_Z[67]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_lsb[37]  (
	.Q(early_flags_lsb_Z[37]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_lsb_Z[38]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_lsb[38]  (
	.Q(early_flags_lsb_Z[38]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_lsb_Z[39]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_lsb[39]  (
	.Q(early_flags_lsb_Z[39]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_lsb_Z[40]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_lsb[40]  (
	.Q(early_flags_lsb_Z[40]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_lsb_Z[41]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_lsb[41]  (
	.Q(early_flags_lsb_Z[41]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_lsb_Z[42]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_lsb[42]  (
	.Q(early_flags_lsb_Z[42]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_lsb_Z[43]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_lsb[43]  (
	.Q(early_flags_lsb_Z[43]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_lsb_Z[44]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_lsb[44]  (
	.Q(early_flags_lsb_Z[44]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_lsb_Z[45]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_lsb[45]  (
	.Q(early_flags_lsb_Z[45]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_lsb_Z[46]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_lsb[46]  (
	.Q(early_flags_lsb_Z[46]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_lsb_Z[47]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_lsb[47]  (
	.Q(early_flags_lsb_Z[47]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_lsb_Z[48]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_lsb[48]  (
	.Q(early_flags_lsb_Z[48]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_lsb_Z[49]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_lsb[49]  (
	.Q(early_flags_lsb_Z[49]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_lsb_Z[50]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_lsb[50]  (
	.Q(early_flags_lsb_Z[50]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_lsb_Z[51]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_lsb[51]  (
	.Q(early_flags_lsb_Z[51]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_lsb_Z[52]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_lsb[22]  (
	.Q(early_flags_lsb_Z[22]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_lsb_Z[23]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_lsb[23]  (
	.Q(early_flags_lsb_Z[23]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_lsb_Z[24]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_lsb[24]  (
	.Q(early_flags_lsb_Z[24]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_lsb_Z[25]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_lsb[25]  (
	.Q(early_flags_lsb_Z[25]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_lsb_Z[26]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_lsb[26]  (
	.Q(early_flags_lsb_Z[26]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_lsb_Z[27]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_lsb[27]  (
	.Q(early_flags_lsb_Z[27]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_lsb_Z[28]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_lsb[28]  (
	.Q(early_flags_lsb_Z[28]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_lsb_Z[29]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_lsb[29]  (
	.Q(early_flags_lsb_Z[29]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_lsb_Z[30]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_lsb[30]  (
	.Q(early_flags_lsb_Z[30]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_lsb_Z[31]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_lsb[31]  (
	.Q(early_flags_lsb_Z[31]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_lsb_Z[32]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_lsb[32]  (
	.Q(early_flags_lsb_Z[32]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_lsb_Z[33]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_lsb[33]  (
	.Q(early_flags_lsb_Z[33]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_lsb_Z[34]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_lsb[34]  (
	.Q(early_flags_lsb_Z[34]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_lsb_Z[35]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_lsb[35]  (
	.Q(early_flags_lsb_Z[35]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_lsb_Z[36]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_lsb[36]  (
	.Q(early_flags_lsb_Z[36]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_lsb_Z[37]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_lsb[7]  (
	.Q(early_flags_lsb_Z[7]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_lsb_Z[8]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_lsb[8]  (
	.Q(early_flags_lsb_Z[8]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_lsb_Z[9]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_lsb[9]  (
	.Q(early_flags_lsb_Z[9]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_lsb_Z[10]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_lsb[10]  (
	.Q(early_flags_lsb_Z[10]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_lsb_Z[11]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_lsb[11]  (
	.Q(early_flags_lsb_Z[11]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_lsb_Z[12]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_lsb[12]  (
	.Q(early_flags_lsb_Z[12]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_lsb_Z[13]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_lsb[13]  (
	.Q(early_flags_lsb_Z[13]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_lsb_Z[14]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_lsb[14]  (
	.Q(early_flags_lsb_Z[14]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_lsb_Z[15]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_lsb[15]  (
	.Q(early_flags_lsb_Z[15]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_lsb_Z[16]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_lsb[16]  (
	.Q(early_flags_lsb_Z[16]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_lsb_Z[17]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_lsb[17]  (
	.Q(early_flags_lsb_Z[17]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_lsb_Z[18]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_lsb[18]  (
	.Q(early_flags_lsb_Z[18]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_lsb_Z[19]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_lsb[19]  (
	.Q(early_flags_lsb_Z[19]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_lsb_Z[20]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_lsb[20]  (
	.Q(early_flags_lsb_Z[20]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_lsb_Z[21]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_lsb[21]  (
	.Q(early_flags_lsb_Z[21]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_lsb_Z[22]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_lsb[0]  (
	.Q(early_flags_lsb_Z[0]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_lsb_Z[1]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_lsb[1]  (
	.Q(early_flags_lsb_Z[1]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_lsb_Z[2]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_lsb[2]  (
	.Q(early_flags_lsb_Z[2]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_lsb_Z[3]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_lsb[3]  (
	.Q(early_flags_lsb_Z[3]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_lsb_Z[4]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_lsb[4]  (
	.Q(early_flags_lsb_Z[4]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_lsb_Z[5]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_lsb[5]  (
	.Q(early_flags_lsb_Z[5]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_lsb_Z[6]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1130
  SLE \early_flags_lsb[6]  (
	.Q(early_flags_lsb_Z[6]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_flags_lsb_Z[7]),
	.EN(un1_early_flags_lsb14_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_673_i)
);
// @22:1021
  SLE rx_trng_done (
	.Q(rx_trng_done_Z),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(N_2967),
	.EN(un1_clkalign_curr_state_1_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:931
  SLE calc_done (
	.Q(calc_done_Z),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(calc_done_0_sqmuxa),
	.EN(un1_clkalign_curr_state_17_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:1089
  SLE early_late_end_set (
	.Q(early_late_end_set_Z),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(clkalign_curr_state_Z[4]),
	.EN(N_515_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:1050
  SLE early_late_nxt_set (
	.Q(early_late_nxt_set_Z),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(clkalign_curr_state_Z[4]),
	.EN(N_517_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:915
  SLE rx_err (
	.Q(rx_err_Z),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(timeout_cnte),
	.EN(un1_clkalign_curr_state_17_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:874
  SLE RX_CLK_ALIGN_CLR_FLGS (
	.Q(COREBCLKSCLKALIGN_0_ICB_CLK_ALGN_CLR_FLGS),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(N_2939),
	.EN(un1_clkalign_curr_state_0_sqmuxa_8_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:862
  SLE RX_CLK_ALIGN_LOAD (
	.Q(COREBCLKSCLKALIGN_0_ICB_CLK_ALGN_LOAD),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(N_2935_i),
	.EN(un1_RX_CLK_ALIGN_LOAD5_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:892
  SLE RX_CLK_ALIGN_MOVE (
	.Q(COREBCLKSCLKALIGN_0_ICB_CLK_ALGN_MOV),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(N_2924_i),
	.EN(un1_clkalign_curr_state_1_sqmuxa_5_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:852
  SLE RX_RESET_LANE (
	.Q(COREBCLKSCLKALIGN_0_BCLKSCLK_ALGN_PAUSE),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(RX_RESET_LANE5),
	.EN(un1_clkalign_curr_state_0_sqmuxa_3_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:1191
  SLE reset_dly_fg (
	.Q(reset_dly_fg_Z),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(VCC),
	.EN(reset_dly_fg4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:1074
  SLE early_late_start_set (
	.Q(early_late_start_set_Z),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(clkalign_curr_state_Z[1]),
	.EN(un1_clkalign_curr_state_15_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:1035
  SLE early_late_init_set (
	.Q(early_late_init_set_Z),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(clkalign_curr_state_Z[1]),
	.EN(un1_clkalign_curr_state_14_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:1112
  SLE clk_align_done (
	.Q(clk_align_done_Z),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(clk_align_start6),
	.EN(un1_internal_rst_en_2_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:214
  SLE \clkalign_curr_state[3]  (
	.Q(clkalign_curr_state_Z[3]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(clkalign_curr_state_ns[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:214
  SLE \clkalign_curr_state[4]  (
	.Q(clkalign_curr_state_Z[4]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(clkalign_curr_state_ns[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:214
  SLE \clkalign_curr_state[5]  (
	.Q(clkalign_curr_state_Z[5]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(clkalign_curr_state_ns[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:214
  SLE \clkalign_curr_state[0]  (
	.Q(clkalign_curr_state_Z[0]),
	.ADn(GND),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(N_40_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:214
  SLE \clkalign_curr_state[1]  (
	.Q(clkalign_curr_state_Z[1]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(clkalign_curr_state_ns[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:214
  SLE \clkalign_curr_state[2]  (
	.Q(clkalign_curr_state_Z[2]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(clkalign_curr_state_ns[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:668
  SLE early_found_lsb_d (
	.Q(early_found_lsb_d_Z),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_found_lsb),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:668
  SLE late_found_lsb_d (
	.Q(late_found_lsb_d_Z),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_found_lsb),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:687
  SLE early_found_msb_d (
	.Q(early_found_msb_d_Z),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_found_msb),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:687
  SLE late_found_msb_d (
	.Q(late_found_msb_d_Z),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_found_msb),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:668
  SLE early_not_found_lsb_d (
	.Q(early_not_found_lsb_d_Z),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_found_lsb_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:668
  SLE late_not_found_lsb_d (
	.Q(late_not_found_lsb_d_Z),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_found_lsb_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:687
  SLE early_not_found_msb_d (
	.Q(early_not_found_msb_d_Z),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_found_msb_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:687
  SLE late_not_found_msb_d (
	.Q(late_not_found_msb_d_Z),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(late_found_msb_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:725
  SLE emflag_cnt_done_d (
	.Q(emflag_cnt_done_d_Z),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(emflag_cnt_done_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:737
  SLE tapcnt_final_1_status (
	.Q(tapcnt_final_1_status_Z),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(sig_tapcnt_final_111_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:761
  SLE tapcnt_final_2_status (
	.Q(tapcnt_final_2_status_Z),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(sig_tapcnt_final_210_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:821
  SLE RX_CLK_ALIGN_ERR (
	.Q(CLK_TRAIN_ERROR_c),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(timeout_fg),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:799
  SLE early_late_start_end_val_status (
	.Q(early_late_start_end_val_status_Z),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_late_start_end_val_status5),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:807
  SLE early_late_init_nxt_val_status (
	.Q(early_late_init_nxt_val_status_Z),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_late_init_nxt_val_status5),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:839
  SLE RX_CLK_ALIGN_DONE (
	.Q(PF_IOD_GENERIC_RX_C1_0_CLK_TRAIN_DONE),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(RX_CLK_ALIGN_DONE5),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:1160
  SLE start_trng_fg (
	.Q(start_trng_fg_Z),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(start_trng_fg6),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:706
  SLE early_or_late_found_lsb_d (
	.Q(early_or_late_found_lsb_d_Z),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_or_late_found_lsb_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:706
  SLE early_or_late_found_msb_d (
	.Q(early_or_late_found_msb_d_Z),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_or_late_found_msb_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:706
  SLE no_early_and_late_found_lsb_d (
	.Q(no_early_and_late_found_lsb_d_Z),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(no_early_and_late_found_lsb_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:706
  SLE no_early_and_late_found_msb_d (
	.Q(no_early_and_late_found_msb_d_Z),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(no_early_and_late_found_msb_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:783
  SLE early_late_start_and_end_set (
	.Q(early_late_start_and_end_set_Z),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_late_start_and_end_set5_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:791
  SLE early_late_init_and_nxt_set (
	.Q(early_late_init_and_nxt_set_Z),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(early_late_init_and_nxt_set5_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:991
  SLE \tapcnt_offset[0]  (
	.Q(tapcnt_offset_Z[0]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(tapcnt_offset_s[0]),
	.EN(tapcnt_offsete),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:991
  SLE \tapcnt_offset[1]  (
	.Q(tapcnt_offset_Z[1]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(tapcnt_offset_s[1]),
	.EN(tapcnt_offsete),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:991
  SLE \tapcnt_offset[2]  (
	.Q(tapcnt_offset_Z[2]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(tapcnt_offset_s[2]),
	.EN(tapcnt_offsete),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:991
  SLE \tapcnt_offset[3]  (
	.Q(tapcnt_offset_Z[3]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(tapcnt_offset_s[3]),
	.EN(tapcnt_offsete),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:991
  SLE \tapcnt_offset[4]  (
	.Q(tapcnt_offset_Z[4]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(tapcnt_offset_s[4]),
	.EN(tapcnt_offsete),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:991
  SLE \tapcnt_offset[5]  (
	.Q(tapcnt_offset_Z[5]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(tapcnt_offset_s[5]),
	.EN(tapcnt_offsete),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:991
  SLE \tapcnt_offset[6]  (
	.Q(tapcnt_offset_Z[6]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(tapcnt_offset_s[6]),
	.EN(tapcnt_offsete),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:991
  SLE \tapcnt_offset[7]  (
	.Q(tapcnt_offset_Z[7]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(tapcnt_offset_s[7]),
	.EN(tapcnt_offsete),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:947
  SLE \tap_cnt[0]  (
	.Q(tap_cnt_Z[0]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(tap_cnt_s[0]),
	.EN(tap_cnte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:947
  SLE \tap_cnt[1]  (
	.Q(tap_cnt_Z[1]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(tap_cnt_s[1]),
	.EN(tap_cnte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:947
  SLE \tap_cnt[2]  (
	.Q(tap_cnt_Z[2]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(tap_cnt_s[2]),
	.EN(tap_cnte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:947
  SLE \tap_cnt[3]  (
	.Q(tap_cnt_Z[3]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(tap_cnt_s[3]),
	.EN(tap_cnte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:947
  SLE \tap_cnt[4]  (
	.Q(tap_cnt_Z[4]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(tap_cnt_s[4]),
	.EN(tap_cnte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:947
  SLE \tap_cnt[5]  (
	.Q(tap_cnt_Z[5]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(tap_cnt_s[5]),
	.EN(tap_cnte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:947
  SLE \tap_cnt[6]  (
	.Q(tap_cnt_Z[6]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(tap_cnt_s[6]),
	.EN(tap_cnte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:947
  SLE \tap_cnt[7]  (
	.Q(tap_cnt_Z[7]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(tap_cnt_s_Z[7]),
	.EN(tap_cnte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:907
  SLE \timeout_cnt[0]  (
	.Q(timeout_cnt_Z[0]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(timeout_cnt_s[0]),
	.EN(timeout_cnte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:907
  SLE \timeout_cnt[1]  (
	.Q(timeout_cnt_Z[1]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(timeout_cnt_s[1]),
	.EN(timeout_cnte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:907
  SLE \timeout_cnt[2]  (
	.Q(timeout_cnt_Z[2]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(timeout_cnt_s[2]),
	.EN(timeout_cnte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:907
  SLE \timeout_cnt[3]  (
	.Q(timeout_cnt_Z[3]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(timeout_cnt_s[3]),
	.EN(timeout_cnte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:907
  SLE \timeout_cnt[4]  (
	.Q(timeout_cnt_Z[4]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(timeout_cnt_s[4]),
	.EN(timeout_cnte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:907
  SLE \timeout_cnt[5]  (
	.Q(timeout_cnt_Z[5]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(timeout_cnt_s[5]),
	.EN(timeout_cnte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:907
  SLE \timeout_cnt[6]  (
	.Q(timeout_cnt_Z[6]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(timeout_cnt_s[6]),
	.EN(timeout_cnte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:907
  SLE \timeout_cnt[7]  (
	.Q(timeout_cnt_Z[7]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(timeout_cnt_s_Z[7]),
	.EN(timeout_cnte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:1007
  SLE \emflag_cnt[0]  (
	.Q(emflag_cnt_Z[0]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(emflag_cnt_s[0]),
	.EN(emflag_cnte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:1007
  SLE \emflag_cnt[1]  (
	.Q(emflag_cnt_Z[1]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(emflag_cnt_s[1]),
	.EN(emflag_cnte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:1007
  SLE \emflag_cnt[2]  (
	.Q(emflag_cnt_Z[2]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(emflag_cnt_s[2]),
	.EN(emflag_cnte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:1007
  SLE \emflag_cnt[3]  (
	.Q(emflag_cnt_Z[3]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(emflag_cnt_s[3]),
	.EN(emflag_cnte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:1007
  SLE \emflag_cnt[4]  (
	.Q(emflag_cnt_Z[4]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(emflag_cnt_s[4]),
	.EN(emflag_cnte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:1007
  SLE \emflag_cnt[5]  (
	.Q(emflag_cnt_Z[5]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(emflag_cnt_s[5]),
	.EN(emflag_cnte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:1007
  SLE \emflag_cnt[6]  (
	.Q(emflag_cnt_Z[6]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(emflag_cnt_s[6]),
	.EN(emflag_cnte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:1007
  SLE \emflag_cnt[7]  (
	.Q(emflag_cnt_Z[7]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(emflag_cnt_s_Z[7]),
	.EN(emflag_cnte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:1191
  SLE \rst_cnt[0]  (
	.Q(rst_cnt_Z[0]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(rst_cnt_s[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:1191
  SLE \rst_cnt[1]  (
	.Q(rst_cnt_Z[1]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(rst_cnt_s[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:1191
  SLE \rst_cnt[2]  (
	.Q(rst_cnt_Z[2]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(rst_cnt_s[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:1191
  SLE \rst_cnt[3]  (
	.Q(rst_cnt_Z[3]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(rst_cnt_s[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:1191
  SLE \rst_cnt[4]  (
	.Q(rst_cnt_Z[4]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(rst_cnt_s[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:1191
  SLE \rst_cnt[5]  (
	.Q(rst_cnt_Z[5]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(rst_cnt_s[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:1191
  SLE \rst_cnt[6]  (
	.Q(rst_cnt_Z[6]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(rst_cnt_s[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:1191
  SLE \rst_cnt[7]  (
	.Q(rst_cnt_Z[7]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(rst_cnt_s[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:1191
  SLE \rst_cnt[8]  (
	.Q(rst_cnt_Z[8]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(rst_cnt_s[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:1191
  SLE \rst_cnt[9]  (
	.Q(rst_cnt_Z[9]),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(rst_cnt_s_Z[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:899
  ARI1 \clkalign_curr_state_RNIJB1J[0]  (
	.FCO(tapcnt_offset_cry_cy),
	.S(clkalign_curr_state_RNIJB1J_S[0]),
	.Y(clkalign_curr_state_RNIJB1J_Y[0]),
	.B(clkalign_curr_state_Z[0]),
	.C(clkalign_curr_state_Z[3]),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam \clkalign_curr_state_RNIJB1J[0] .INIT=20'h42200;
// @22:899
  ARI1 \tapcnt_offset_RNIUBO91[0]  (
	.FCO(tapcnt_offset_cry[0]),
	.S(tapcnt_offset_s[0]),
	.Y(tapcnt_offset_RNIUBO91_Y[0]),
	.B(clkalign_curr_state_RNIJB1J_Y[0]),
	.C(tapcnt_offset_Z[0]),
	.D(GND),
	.A(VCC),
	.FCI(tapcnt_offset_cry_cy)
);
defparam \tapcnt_offset_RNIUBO91[0] .INIT=20'h48800;
// @22:899
  ARI1 \tapcnt_offset_RNIADF02[1]  (
	.FCO(tapcnt_offset_cry[1]),
	.S(tapcnt_offset_s[1]),
	.Y(tapcnt_offset_RNIADF02_Y[1]),
	.B(clkalign_curr_state_RNIJB1J_Y[0]),
	.C(tapcnt_offset_Z[1]),
	.D(GND),
	.A(VCC),
	.FCI(tapcnt_offset_cry[0])
);
defparam \tapcnt_offset_RNIADF02[1] .INIT=20'h48800;
// @22:899
  ARI1 \tapcnt_offset_RNINF6N2[2]  (
	.FCO(tapcnt_offset_cry[2]),
	.S(tapcnt_offset_s[2]),
	.Y(tapcnt_offset_RNINF6N2_Y[2]),
	.B(clkalign_curr_state_RNIJB1J_Y[0]),
	.C(tapcnt_offset_Z[2]),
	.D(GND),
	.A(VCC),
	.FCI(tapcnt_offset_cry[1])
);
defparam \tapcnt_offset_RNINF6N2[2] .INIT=20'h48800;
// @22:899
  ARI1 \tapcnt_offset_RNI5JTD3[3]  (
	.FCO(tapcnt_offset_cry[3]),
	.S(tapcnt_offset_s[3]),
	.Y(tapcnt_offset_RNI5JTD3_Y[3]),
	.B(clkalign_curr_state_RNIJB1J_Y[0]),
	.C(tapcnt_offset_Z[3]),
	.D(GND),
	.A(VCC),
	.FCI(tapcnt_offset_cry[2])
);
defparam \tapcnt_offset_RNI5JTD3[3] .INIT=20'h48800;
// @22:899
  ARI1 \tapcnt_offset_RNIKNK44[4]  (
	.FCO(tapcnt_offset_cry[4]),
	.S(tapcnt_offset_s[4]),
	.Y(tapcnt_offset_RNIKNK44_Y[4]),
	.B(clkalign_curr_state_RNIJB1J_Y[0]),
	.C(tapcnt_offset_Z[4]),
	.D(GND),
	.A(VCC),
	.FCI(tapcnt_offset_cry[3])
);
defparam \tapcnt_offset_RNIKNK44[4] .INIT=20'h48800;
// @22:899
  ARI1 \tapcnt_offset_RNI4TBR4[5]  (
	.FCO(tapcnt_offset_cry[5]),
	.S(tapcnt_offset_s[5]),
	.Y(tapcnt_offset_RNI4TBR4_Y[5]),
	.B(clkalign_curr_state_RNIJB1J_Y[0]),
	.C(tapcnt_offset_Z[5]),
	.D(GND),
	.A(VCC),
	.FCI(tapcnt_offset_cry[4])
);
defparam \tapcnt_offset_RNI4TBR4[5] .INIT=20'h48800;
// @22:899
  ARI1 \tapcnt_offset_RNO[7]  (
	.FCO(tapcnt_offset_RNO_FCO[7]),
	.S(tapcnt_offset_s[7]),
	.Y(tapcnt_offset_RNO_Y[7]),
	.B(clkalign_curr_state_RNIJB1J_Y[0]),
	.C(tapcnt_offset_Z[7]),
	.D(GND),
	.A(VCC),
	.FCI(tapcnt_offset_cry[6])
);
defparam \tapcnt_offset_RNO[7] .INIT=20'h48800;
// @22:899
  ARI1 \tapcnt_offset_RNIL33I5[6]  (
	.FCO(tapcnt_offset_cry[6]),
	.S(tapcnt_offset_s[6]),
	.Y(tapcnt_offset_RNIL33I5_Y[6]),
	.B(clkalign_curr_state_RNIJB1J_Y[0]),
	.C(tapcnt_offset_Z[6]),
	.D(GND),
	.A(VCC),
	.FCI(tapcnt_offset_cry[5])
);
defparam \tapcnt_offset_RNIL33I5[6] .INIT=20'h48800;
// @22:947
  ARI1 \tap_cnt_cry_cy[0]  (
	.FCO(tap_cnt_cry_cy),
	.S(tap_cnt_cry_cy_S[0]),
	.Y(tap_cnt_cry_cy_Y[0]),
	.B(clkalign_curr_state_Z[0]),
	.C(clkalign_curr_state_Z[2]),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam \tap_cnt_cry_cy[0] .INIT=20'h47700;
// @22:947
  ARI1 \tap_cnt_cry[0]  (
	.FCO(tap_cnt_cry_Z[0]),
	.S(tap_cnt_s[0]),
	.Y(tap_cnt_cry_Y[0]),
	.B(tap_cnt_cry_cy_Y[0]),
	.C(tap_cnt_Z[0]),
	.D(GND),
	.A(VCC),
	.FCI(tap_cnt_cry_cy)
);
defparam \tap_cnt_cry[0] .INIT=20'h48800;
// @22:947
  ARI1 \tap_cnt_cry[1]  (
	.FCO(tap_cnt_cry_Z[1]),
	.S(tap_cnt_s[1]),
	.Y(tap_cnt_cry_Y[1]),
	.B(tap_cnt_cry_cy_Y[0]),
	.C(tap_cnt_Z[1]),
	.D(GND),
	.A(VCC),
	.FCI(tap_cnt_cry_Z[0])
);
defparam \tap_cnt_cry[1] .INIT=20'h48800;
// @22:947
  ARI1 \tap_cnt_cry[2]  (
	.FCO(tap_cnt_cry_Z[2]),
	.S(tap_cnt_s[2]),
	.Y(tap_cnt_cry_Y[2]),
	.B(tap_cnt_cry_cy_Y[0]),
	.C(tap_cnt_Z[2]),
	.D(GND),
	.A(VCC),
	.FCI(tap_cnt_cry_Z[1])
);
defparam \tap_cnt_cry[2] .INIT=20'h48800;
// @22:947
  ARI1 \tap_cnt_cry[3]  (
	.FCO(tap_cnt_cry_Z[3]),
	.S(tap_cnt_s[3]),
	.Y(tap_cnt_cry_Y[3]),
	.B(tap_cnt_cry_cy_Y[0]),
	.C(tap_cnt_Z[3]),
	.D(GND),
	.A(VCC),
	.FCI(tap_cnt_cry_Z[2])
);
defparam \tap_cnt_cry[3] .INIT=20'h48800;
// @22:947
  ARI1 \tap_cnt_cry[4]  (
	.FCO(tap_cnt_cry_Z[4]),
	.S(tap_cnt_s[4]),
	.Y(tap_cnt_cry_Y[4]),
	.B(tap_cnt_cry_cy_Y[0]),
	.C(tap_cnt_Z[4]),
	.D(GND),
	.A(VCC),
	.FCI(tap_cnt_cry_Z[3])
);
defparam \tap_cnt_cry[4] .INIT=20'h48800;
// @22:947
  ARI1 \tap_cnt_cry[5]  (
	.FCO(tap_cnt_cry_Z[5]),
	.S(tap_cnt_s[5]),
	.Y(tap_cnt_cry_Y[5]),
	.B(tap_cnt_cry_cy_Y[0]),
	.C(tap_cnt_Z[5]),
	.D(GND),
	.A(VCC),
	.FCI(tap_cnt_cry_Z[4])
);
defparam \tap_cnt_cry[5] .INIT=20'h48800;
// @22:947
  ARI1 \tap_cnt_s[7]  (
	.FCO(tap_cnt_s_FCO[7]),
	.S(tap_cnt_s_Z[7]),
	.Y(tap_cnt_s_Y[7]),
	.B(tap_cnt_cry_cy_Y[0]),
	.C(tap_cnt_Z[7]),
	.D(GND),
	.A(VCC),
	.FCI(tap_cnt_cry_Z[6])
);
defparam \tap_cnt_s[7] .INIT=20'h48800;
// @22:947
  ARI1 \tap_cnt_cry[6]  (
	.FCO(tap_cnt_cry_Z[6]),
	.S(tap_cnt_s[6]),
	.Y(tap_cnt_cry_Y[6]),
	.B(tap_cnt_cry_cy_Y[0]),
	.C(tap_cnt_Z[6]),
	.D(GND),
	.A(VCC),
	.FCI(tap_cnt_cry_Z[5])
);
defparam \tap_cnt_cry[6] .INIT=20'h48800;
// @22:1007
  ARI1 \emflag_cnt_cry_cy[0]  (
	.FCO(emflag_cnt_cry_cy),
	.S(emflag_cnt_cry_cy_S[0]),
	.Y(emflag_cnt_cry_cy_Y[0]),
	.B(N_2979),
	.C(clkalign_curr_state_Z[0]),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam \emflag_cnt_cry_cy[0] .INIT=20'h44400;
// @22:1007
  ARI1 \emflag_cnt_cry[0]  (
	.FCO(emflag_cnt_cry_Z[0]),
	.S(emflag_cnt_s[0]),
	.Y(emflag_cnt_cry_Y[0]),
	.B(emflag_cnt_cry_cy_Y[0]),
	.C(emflag_cnt_Z[0]),
	.D(GND),
	.A(VCC),
	.FCI(emflag_cnt_cry_cy)
);
defparam \emflag_cnt_cry[0] .INIT=20'h48800;
// @22:1007
  ARI1 \emflag_cnt_cry[1]  (
	.FCO(emflag_cnt_cry_Z[1]),
	.S(emflag_cnt_s[1]),
	.Y(emflag_cnt_cry_Y[1]),
	.B(emflag_cnt_cry_cy_Y[0]),
	.C(emflag_cnt_Z[1]),
	.D(GND),
	.A(VCC),
	.FCI(emflag_cnt_cry_Z[0])
);
defparam \emflag_cnt_cry[1] .INIT=20'h48800;
// @22:1007
  ARI1 \emflag_cnt_cry[2]  (
	.FCO(emflag_cnt_cry_Z[2]),
	.S(emflag_cnt_s[2]),
	.Y(emflag_cnt_cry_Y[2]),
	.B(emflag_cnt_cry_cy_Y[0]),
	.C(emflag_cnt_Z[2]),
	.D(GND),
	.A(VCC),
	.FCI(emflag_cnt_cry_Z[1])
);
defparam \emflag_cnt_cry[2] .INIT=20'h48800;
// @22:1007
  ARI1 \emflag_cnt_cry[3]  (
	.FCO(emflag_cnt_cry_Z[3]),
	.S(emflag_cnt_s[3]),
	.Y(emflag_cnt_cry_Y[3]),
	.B(emflag_cnt_cry_cy_Y[0]),
	.C(emflag_cnt_Z[3]),
	.D(GND),
	.A(VCC),
	.FCI(emflag_cnt_cry_Z[2])
);
defparam \emflag_cnt_cry[3] .INIT=20'h48800;
// @22:1007
  ARI1 \emflag_cnt_cry[4]  (
	.FCO(emflag_cnt_cry_Z[4]),
	.S(emflag_cnt_s[4]),
	.Y(emflag_cnt_cry_Y[4]),
	.B(emflag_cnt_cry_cy_Y[0]),
	.C(emflag_cnt_Z[4]),
	.D(GND),
	.A(VCC),
	.FCI(emflag_cnt_cry_Z[3])
);
defparam \emflag_cnt_cry[4] .INIT=20'h48800;
// @22:1007
  ARI1 \emflag_cnt_cry[5]  (
	.FCO(emflag_cnt_cry_Z[5]),
	.S(emflag_cnt_s[5]),
	.Y(emflag_cnt_cry_Y[5]),
	.B(emflag_cnt_cry_cy_Y[0]),
	.C(emflag_cnt_Z[5]),
	.D(GND),
	.A(VCC),
	.FCI(emflag_cnt_cry_Z[4])
);
defparam \emflag_cnt_cry[5] .INIT=20'h48800;
// @22:1007
  ARI1 \emflag_cnt_s[7]  (
	.FCO(emflag_cnt_s_FCO[7]),
	.S(emflag_cnt_s_Z[7]),
	.Y(emflag_cnt_s_Y[7]),
	.B(emflag_cnt_cry_cy_Y[0]),
	.C(emflag_cnt_Z[7]),
	.D(GND),
	.A(VCC),
	.FCI(emflag_cnt_cry_Z[6])
);
defparam \emflag_cnt_s[7] .INIT=20'h48800;
// @22:1007
  ARI1 \emflag_cnt_cry[6]  (
	.FCO(emflag_cnt_cry_Z[6]),
	.S(emflag_cnt_s[6]),
	.Y(emflag_cnt_cry_Y[6]),
	.B(emflag_cnt_cry_cy_Y[0]),
	.C(emflag_cnt_Z[6]),
	.D(GND),
	.A(VCC),
	.FCI(emflag_cnt_cry_Z[5])
);
defparam \emflag_cnt_cry[6] .INIT=20'h48800;
// @22:778
  ARI1 un2_sig_tapcnt_final_2_cry_0 (
	.FCO(un2_sig_tapcnt_final_2_cry_0_Z),
	.S(un2_sig_tapcnt_final_2_cry_0_S),
	.Y(un2_sig_tapcnt_final_2_cry_0_Y),
	.B(early_late_nxt_val_Z[0]),
	.C(GND),
	.D(GND),
	.A(early_late_init_val_Z[0]),
	.FCI(GND)
);
defparam un2_sig_tapcnt_final_2_cry_0.INIT=20'h555AA;
// @22:778
  ARI1 un2_sig_tapcnt_final_2_cry_1 (
	.FCO(un2_sig_tapcnt_final_2_cry_1_Z),
	.S(un2_sig_tapcnt_final_2_cry_1_S),
	.Y(un2_sig_tapcnt_final_2_cry_1_Y),
	.B(early_late_nxt_val_Z[1]),
	.C(GND),
	.D(GND),
	.A(early_late_init_val_Z[1]),
	.FCI(un2_sig_tapcnt_final_2_cry_0_Z)
);
defparam un2_sig_tapcnt_final_2_cry_1.INIT=20'h555AA;
// @22:778
  ARI1 un2_sig_tapcnt_final_2_cry_2 (
	.FCO(un2_sig_tapcnt_final_2_cry_2_Z),
	.S(un2_sig_tapcnt_final_2_cry_2_S),
	.Y(un2_sig_tapcnt_final_2_cry_2_Y),
	.B(early_late_nxt_val_Z[2]),
	.C(GND),
	.D(GND),
	.A(early_late_init_val_Z[2]),
	.FCI(un2_sig_tapcnt_final_2_cry_1_Z)
);
defparam un2_sig_tapcnt_final_2_cry_2.INIT=20'h555AA;
// @22:778
  ARI1 un2_sig_tapcnt_final_2_cry_3 (
	.FCO(un2_sig_tapcnt_final_2_cry_3_Z),
	.S(un2_sig_tapcnt_final_2_cry_3_S),
	.Y(un2_sig_tapcnt_final_2_cry_3_Y),
	.B(early_late_nxt_val_Z[3]),
	.C(GND),
	.D(GND),
	.A(early_late_init_val_Z[3]),
	.FCI(un2_sig_tapcnt_final_2_cry_2_Z)
);
defparam un2_sig_tapcnt_final_2_cry_3.INIT=20'h555AA;
// @22:778
  ARI1 un2_sig_tapcnt_final_2_cry_4 (
	.FCO(un2_sig_tapcnt_final_2_cry_4_Z),
	.S(un2_sig_tapcnt_final_2_cry_4_S),
	.Y(un2_sig_tapcnt_final_2_cry_4_Y),
	.B(early_late_nxt_val_Z[4]),
	.C(GND),
	.D(GND),
	.A(early_late_init_val_Z[4]),
	.FCI(un2_sig_tapcnt_final_2_cry_3_Z)
);
defparam un2_sig_tapcnt_final_2_cry_4.INIT=20'h555AA;
// @22:778
  ARI1 un2_sig_tapcnt_final_2_cry_5 (
	.FCO(un2_sig_tapcnt_final_2_cry_5_Z),
	.S(un2_sig_tapcnt_final_2_cry_5_S),
	.Y(un2_sig_tapcnt_final_2_cry_5_Y),
	.B(early_late_nxt_val_Z[5]),
	.C(GND),
	.D(GND),
	.A(early_late_init_val_Z[5]),
	.FCI(un2_sig_tapcnt_final_2_cry_4_Z)
);
defparam un2_sig_tapcnt_final_2_cry_5.INIT=20'h555AA;
// @22:778
  ARI1 un2_sig_tapcnt_final_2_cry_6 (
	.FCO(un2_sig_tapcnt_final_2_cry_6_Z),
	.S(un2_sig_tapcnt_final_2_cry_6_S),
	.Y(un2_sig_tapcnt_final_2_cry_6_Y),
	.B(early_late_nxt_val_Z[6]),
	.C(GND),
	.D(GND),
	.A(early_late_init_val_Z[6]),
	.FCI(un2_sig_tapcnt_final_2_cry_5_Z)
);
defparam un2_sig_tapcnt_final_2_cry_6.INIT=20'h555AA;
// @22:778
  ARI1 un2_sig_tapcnt_final_2_cry_7 (
	.FCO(un2_sig_tapcnt_final_2_cry_7_Z),
	.S(un2_sig_tapcnt_final_2_cry_7_S),
	.Y(un2_sig_tapcnt_final_2_cry_7_Y),
	.B(early_late_nxt_val_Z[7]),
	.C(GND),
	.D(GND),
	.A(early_late_init_val_Z[7]),
	.FCI(un2_sig_tapcnt_final_2_cry_6_Z)
);
defparam un2_sig_tapcnt_final_2_cry_7.INIT=20'h555AA;
// @22:754
  ARI1 un3_sig_tapcnt_final_1_cry_0 (
	.FCO(un3_sig_tapcnt_final_1_cry_0_Z),
	.S(un3_sig_tapcnt_final_1_cry_0_S),
	.Y(un3_sig_tapcnt_final_1_cry_0_Y),
	.B(early_late_start_val_Z[0]),
	.C(GND),
	.D(GND),
	.A(early_late_end_val_Z[0]),
	.FCI(GND)
);
defparam un3_sig_tapcnt_final_1_cry_0.INIT=20'h555AA;
// @22:754
  ARI1 un3_sig_tapcnt_final_1_cry_1 (
	.FCO(un3_sig_tapcnt_final_1_cry_1_Z),
	.S(un3_sig_tapcnt_final_1_cry_1_S),
	.Y(un3_sig_tapcnt_final_1_cry_1_Y),
	.B(early_late_start_val_Z[1]),
	.C(GND),
	.D(GND),
	.A(early_late_end_val_Z[1]),
	.FCI(un3_sig_tapcnt_final_1_cry_0_Z)
);
defparam un3_sig_tapcnt_final_1_cry_1.INIT=20'h555AA;
// @22:754
  ARI1 un3_sig_tapcnt_final_1_cry_2 (
	.FCO(un3_sig_tapcnt_final_1_cry_2_Z),
	.S(un3_sig_tapcnt_final_1_cry_2_S),
	.Y(un3_sig_tapcnt_final_1_cry_2_Y),
	.B(early_late_start_val_Z[2]),
	.C(GND),
	.D(GND),
	.A(early_late_end_val_Z[2]),
	.FCI(un3_sig_tapcnt_final_1_cry_1_Z)
);
defparam un3_sig_tapcnt_final_1_cry_2.INIT=20'h555AA;
// @22:754
  ARI1 un3_sig_tapcnt_final_1_cry_3 (
	.FCO(un3_sig_tapcnt_final_1_cry_3_Z),
	.S(un3_sig_tapcnt_final_1_cry_3_S),
	.Y(un3_sig_tapcnt_final_1_cry_3_Y),
	.B(early_late_start_val_Z[3]),
	.C(GND),
	.D(GND),
	.A(early_late_end_val_Z[3]),
	.FCI(un3_sig_tapcnt_final_1_cry_2_Z)
);
defparam un3_sig_tapcnt_final_1_cry_3.INIT=20'h555AA;
// @22:754
  ARI1 un3_sig_tapcnt_final_1_cry_4 (
	.FCO(un3_sig_tapcnt_final_1_cry_4_Z),
	.S(un3_sig_tapcnt_final_1_cry_4_S),
	.Y(un3_sig_tapcnt_final_1_cry_4_Y),
	.B(early_late_start_val_Z[4]),
	.C(GND),
	.D(GND),
	.A(early_late_end_val_Z[4]),
	.FCI(un3_sig_tapcnt_final_1_cry_3_Z)
);
defparam un3_sig_tapcnt_final_1_cry_4.INIT=20'h555AA;
// @22:754
  ARI1 un3_sig_tapcnt_final_1_cry_5 (
	.FCO(un3_sig_tapcnt_final_1_cry_5_Z),
	.S(un3_sig_tapcnt_final_1_cry_5_S),
	.Y(un3_sig_tapcnt_final_1_cry_5_Y),
	.B(early_late_start_val_Z[5]),
	.C(GND),
	.D(GND),
	.A(early_late_end_val_Z[5]),
	.FCI(un3_sig_tapcnt_final_1_cry_4_Z)
);
defparam un3_sig_tapcnt_final_1_cry_5.INIT=20'h555AA;
// @22:754
  ARI1 un3_sig_tapcnt_final_1_cry_6 (
	.FCO(un3_sig_tapcnt_final_1_cry_6_Z),
	.S(un3_sig_tapcnt_final_1_cry_6_S),
	.Y(un3_sig_tapcnt_final_1_cry_6_Y),
	.B(early_late_start_val_Z[6]),
	.C(GND),
	.D(GND),
	.A(early_late_end_val_Z[6]),
	.FCI(un3_sig_tapcnt_final_1_cry_5_Z)
);
defparam un3_sig_tapcnt_final_1_cry_6.INIT=20'h555AA;
// @22:754
  ARI1 un3_sig_tapcnt_final_1_cry_7 (
	.FCO(un3_sig_tapcnt_final_1_cry_7_Z),
	.S(un3_sig_tapcnt_final_1_cry_7_S),
	.Y(un3_sig_tapcnt_final_1_cry_7_Y),
	.B(early_late_start_val_Z[7]),
	.C(GND),
	.D(GND),
	.A(early_late_end_val_Z[7]),
	.FCI(un3_sig_tapcnt_final_1_cry_6_Z)
);
defparam un3_sig_tapcnt_final_1_cry_7.INIT=20'h555AA;
// @22:810
  ARI1 early_late_init_nxt_val_status5_cry_0 (
	.FCO(early_late_init_nxt_val_status5_cry_0_Z),
	.S(early_late_init_nxt_val_status5_cry_0_S),
	.Y(early_late_init_nxt_val_status5_cry_0_Y),
	.B(early_late_init_val_Z[0]),
	.C(GND),
	.D(GND),
	.A(early_late_nxt_val_Z[0]),
	.FCI(GND)
);
defparam early_late_init_nxt_val_status5_cry_0.INIT=20'h5AA55;
// @22:810
  ARI1 early_late_init_nxt_val_status5_cry_1 (
	.FCO(early_late_init_nxt_val_status5_cry_1_Z),
	.S(early_late_init_nxt_val_status5_cry_1_S),
	.Y(early_late_init_nxt_val_status5_cry_1_Y),
	.B(early_late_init_val_Z[1]),
	.C(GND),
	.D(GND),
	.A(early_late_nxt_val_Z[1]),
	.FCI(early_late_init_nxt_val_status5_cry_0_Z)
);
defparam early_late_init_nxt_val_status5_cry_1.INIT=20'h5AA55;
// @22:810
  ARI1 early_late_init_nxt_val_status5_cry_2 (
	.FCO(early_late_init_nxt_val_status5_cry_2_Z),
	.S(early_late_init_nxt_val_status5_cry_2_S),
	.Y(early_late_init_nxt_val_status5_cry_2_Y),
	.B(early_late_init_val_Z[2]),
	.C(GND),
	.D(GND),
	.A(early_late_nxt_val_Z[2]),
	.FCI(early_late_init_nxt_val_status5_cry_1_Z)
);
defparam early_late_init_nxt_val_status5_cry_2.INIT=20'h5AA55;
// @22:810
  ARI1 early_late_init_nxt_val_status5_cry_3 (
	.FCO(early_late_init_nxt_val_status5_cry_3_Z),
	.S(early_late_init_nxt_val_status5_cry_3_S),
	.Y(early_late_init_nxt_val_status5_cry_3_Y),
	.B(early_late_init_val_Z[3]),
	.C(GND),
	.D(GND),
	.A(early_late_nxt_val_Z[3]),
	.FCI(early_late_init_nxt_val_status5_cry_2_Z)
);
defparam early_late_init_nxt_val_status5_cry_3.INIT=20'h5AA55;
// @22:810
  ARI1 early_late_init_nxt_val_status5_cry_4 (
	.FCO(early_late_init_nxt_val_status5_cry_4_Z),
	.S(early_late_init_nxt_val_status5_cry_4_S),
	.Y(early_late_init_nxt_val_status5_cry_4_Y),
	.B(early_late_init_val_Z[4]),
	.C(GND),
	.D(GND),
	.A(early_late_nxt_val_Z[4]),
	.FCI(early_late_init_nxt_val_status5_cry_3_Z)
);
defparam early_late_init_nxt_val_status5_cry_4.INIT=20'h5AA55;
// @22:810
  ARI1 early_late_init_nxt_val_status5_cry_5 (
	.FCO(early_late_init_nxt_val_status5_cry_5_Z),
	.S(early_late_init_nxt_val_status5_cry_5_S),
	.Y(early_late_init_nxt_val_status5_cry_5_Y),
	.B(early_late_init_val_Z[5]),
	.C(GND),
	.D(GND),
	.A(early_late_nxt_val_Z[5]),
	.FCI(early_late_init_nxt_val_status5_cry_4_Z)
);
defparam early_late_init_nxt_val_status5_cry_5.INIT=20'h5AA55;
// @22:810
  ARI1 early_late_init_nxt_val_status5_cry_6 (
	.FCO(early_late_init_nxt_val_status5_cry_6_Z),
	.S(early_late_init_nxt_val_status5_cry_6_S),
	.Y(early_late_init_nxt_val_status5_cry_6_Y),
	.B(early_late_init_val_Z[6]),
	.C(GND),
	.D(GND),
	.A(early_late_nxt_val_Z[6]),
	.FCI(early_late_init_nxt_val_status5_cry_5_Z)
);
defparam early_late_init_nxt_val_status5_cry_6.INIT=20'h5AA55;
// @22:810
  ARI1 early_late_init_nxt_val_status5_cry_7 (
	.FCO(early_late_init_nxt_val_status5),
	.S(early_late_init_nxt_val_status5_cry_7_S),
	.Y(early_late_init_nxt_val_status5_cry_7_Y),
	.B(early_late_init_val_Z[7]),
	.C(GND),
	.D(GND),
	.A(early_late_nxt_val_Z[7]),
	.FCI(early_late_init_nxt_val_status5_cry_6_Z)
);
defparam early_late_init_nxt_val_status5_cry_7.INIT=20'h5AA55;
// @22:802
  ARI1 early_late_start_end_val_status5_cry_0 (
	.FCO(early_late_start_end_val_status5_cry_0_Z),
	.S(early_late_start_end_val_status5_cry_0_S),
	.Y(early_late_start_end_val_status5_cry_0_Y),
	.B(early_late_start_val_Z[0]),
	.C(GND),
	.D(GND),
	.A(early_late_end_val_Z[0]),
	.FCI(GND)
);
defparam early_late_start_end_val_status5_cry_0.INIT=20'h5AA55;
// @22:802
  ARI1 early_late_start_end_val_status5_cry_1 (
	.FCO(early_late_start_end_val_status5_cry_1_Z),
	.S(early_late_start_end_val_status5_cry_1_S),
	.Y(early_late_start_end_val_status5_cry_1_Y),
	.B(early_late_start_val_Z[1]),
	.C(GND),
	.D(GND),
	.A(early_late_end_val_Z[1]),
	.FCI(early_late_start_end_val_status5_cry_0_Z)
);
defparam early_late_start_end_val_status5_cry_1.INIT=20'h5AA55;
// @22:802
  ARI1 early_late_start_end_val_status5_cry_2 (
	.FCO(early_late_start_end_val_status5_cry_2_Z),
	.S(early_late_start_end_val_status5_cry_2_S),
	.Y(early_late_start_end_val_status5_cry_2_Y),
	.B(early_late_start_val_Z[2]),
	.C(GND),
	.D(GND),
	.A(early_late_end_val_Z[2]),
	.FCI(early_late_start_end_val_status5_cry_1_Z)
);
defparam early_late_start_end_val_status5_cry_2.INIT=20'h5AA55;
// @22:802
  ARI1 early_late_start_end_val_status5_cry_3 (
	.FCO(early_late_start_end_val_status5_cry_3_Z),
	.S(early_late_start_end_val_status5_cry_3_S),
	.Y(early_late_start_end_val_status5_cry_3_Y),
	.B(early_late_start_val_Z[3]),
	.C(GND),
	.D(GND),
	.A(early_late_end_val_Z[3]),
	.FCI(early_late_start_end_val_status5_cry_2_Z)
);
defparam early_late_start_end_val_status5_cry_3.INIT=20'h5AA55;
// @22:802
  ARI1 early_late_start_end_val_status5_cry_4 (
	.FCO(early_late_start_end_val_status5_cry_4_Z),
	.S(early_late_start_end_val_status5_cry_4_S),
	.Y(early_late_start_end_val_status5_cry_4_Y),
	.B(early_late_start_val_Z[4]),
	.C(GND),
	.D(GND),
	.A(early_late_end_val_Z[4]),
	.FCI(early_late_start_end_val_status5_cry_3_Z)
);
defparam early_late_start_end_val_status5_cry_4.INIT=20'h5AA55;
// @22:802
  ARI1 early_late_start_end_val_status5_cry_5 (
	.FCO(early_late_start_end_val_status5_cry_5_Z),
	.S(early_late_start_end_val_status5_cry_5_S),
	.Y(early_late_start_end_val_status5_cry_5_Y),
	.B(early_late_start_val_Z[5]),
	.C(GND),
	.D(GND),
	.A(early_late_end_val_Z[5]),
	.FCI(early_late_start_end_val_status5_cry_4_Z)
);
defparam early_late_start_end_val_status5_cry_5.INIT=20'h5AA55;
// @22:802
  ARI1 early_late_start_end_val_status5_cry_6 (
	.FCO(early_late_start_end_val_status5_cry_6_Z),
	.S(early_late_start_end_val_status5_cry_6_S),
	.Y(early_late_start_end_val_status5_cry_6_Y),
	.B(early_late_start_val_Z[6]),
	.C(GND),
	.D(GND),
	.A(early_late_end_val_Z[6]),
	.FCI(early_late_start_end_val_status5_cry_5_Z)
);
defparam early_late_start_end_val_status5_cry_6.INIT=20'h5AA55;
// @22:802
  ARI1 early_late_start_end_val_status5_cry_7 (
	.FCO(early_late_start_end_val_status5),
	.S(early_late_start_end_val_status5_cry_7_S),
	.Y(early_late_start_end_val_status5_cry_7_Y),
	.B(early_late_start_val_Z[7]),
	.C(GND),
	.D(GND),
	.A(early_late_end_val_Z[7]),
	.FCI(early_late_start_end_val_status5_cry_6_Z)
);
defparam early_late_start_end_val_status5_cry_7.INIT=20'h5AA55;
// @22:1191
  ARI1 rst_cnt_s_1133 (
	.FCO(rst_cnt_s_1133_FCO),
	.S(rst_cnt_s_1133_S),
	.Y(rst_cnt_s_1133_Y),
	.B(rst_cnt_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam rst_cnt_s_1133.INIT=20'h4AA00;
// @22:1191
  ARI1 \rst_cnt_cry[1]  (
	.FCO(rst_cnt_cry_Z[1]),
	.S(rst_cnt_s[1]),
	.Y(rst_cnt_cry_Y[1]),
	.B(rst_cnt_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(rst_cnt_s_1133_FCO)
);
defparam \rst_cnt_cry[1] .INIT=20'h4AA00;
// @22:1191
  ARI1 \rst_cnt_cry[2]  (
	.FCO(rst_cnt_cry_Z[2]),
	.S(rst_cnt_s[2]),
	.Y(rst_cnt_cry_Y[2]),
	.B(rst_cnt_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(rst_cnt_cry_Z[1])
);
defparam \rst_cnt_cry[2] .INIT=20'h4AA00;
// @22:1191
  ARI1 \rst_cnt_cry[3]  (
	.FCO(rst_cnt_cry_Z[3]),
	.S(rst_cnt_s[3]),
	.Y(rst_cnt_cry_Y[3]),
	.B(rst_cnt_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(rst_cnt_cry_Z[2])
);
defparam \rst_cnt_cry[3] .INIT=20'h4AA00;
// @22:1191
  ARI1 \rst_cnt_cry[4]  (
	.FCO(rst_cnt_cry_Z[4]),
	.S(rst_cnt_s[4]),
	.Y(rst_cnt_cry_Y[4]),
	.B(rst_cnt_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(rst_cnt_cry_Z[3])
);
defparam \rst_cnt_cry[4] .INIT=20'h4AA00;
// @22:1191
  ARI1 \rst_cnt_cry[5]  (
	.FCO(rst_cnt_cry_Z[5]),
	.S(rst_cnt_s[5]),
	.Y(rst_cnt_cry_Y[5]),
	.B(rst_cnt_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(rst_cnt_cry_Z[4])
);
defparam \rst_cnt_cry[5] .INIT=20'h4AA00;
// @22:1191
  ARI1 \rst_cnt_cry[6]  (
	.FCO(rst_cnt_cry_Z[6]),
	.S(rst_cnt_s[6]),
	.Y(rst_cnt_cry_Y[6]),
	.B(rst_cnt_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(rst_cnt_cry_Z[5])
);
defparam \rst_cnt_cry[6] .INIT=20'h4AA00;
// @22:1191
  ARI1 \rst_cnt_cry[7]  (
	.FCO(rst_cnt_cry_Z[7]),
	.S(rst_cnt_s[7]),
	.Y(rst_cnt_cry_Y[7]),
	.B(rst_cnt_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(rst_cnt_cry_Z[6])
);
defparam \rst_cnt_cry[7] .INIT=20'h4AA00;
// @22:1191
  ARI1 \rst_cnt_s[9]  (
	.FCO(rst_cnt_s_FCO[9]),
	.S(rst_cnt_s_Z[9]),
	.Y(rst_cnt_s_Y[9]),
	.B(rst_cnt_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(rst_cnt_cry_Z[8])
);
defparam \rst_cnt_s[9] .INIT=20'h4AA00;
// @22:1191
  ARI1 \rst_cnt_cry[8]  (
	.FCO(rst_cnt_cry_Z[8]),
	.S(rst_cnt_s[8]),
	.Y(rst_cnt_cry_Y[8]),
	.B(rst_cnt_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(rst_cnt_cry_Z[7])
);
defparam \rst_cnt_cry[8] .INIT=20'h4AA00;
// @22:907
  ARI1 timeout_cnt_s_1134 (
	.FCO(timeout_cnt_s_1134_FCO),
	.S(timeout_cnt_s_1134_S),
	.Y(timeout_cnt_s_1134_Y),
	.B(timeout_cnt_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam timeout_cnt_s_1134.INIT=20'h4AA00;
// @22:907
  ARI1 \timeout_cnt_cry[1]  (
	.FCO(timeout_cnt_cry_Z[1]),
	.S(timeout_cnt_s[1]),
	.Y(timeout_cnt_cry_Y[1]),
	.B(timeout_cnt_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(timeout_cnt_s_1134_FCO)
);
defparam \timeout_cnt_cry[1] .INIT=20'h4AA00;
// @22:907
  ARI1 \timeout_cnt_cry[2]  (
	.FCO(timeout_cnt_cry_Z[2]),
	.S(timeout_cnt_s[2]),
	.Y(timeout_cnt_cry_Y[2]),
	.B(timeout_cnt_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(timeout_cnt_cry_Z[1])
);
defparam \timeout_cnt_cry[2] .INIT=20'h4AA00;
// @22:907
  ARI1 \timeout_cnt_cry[3]  (
	.FCO(timeout_cnt_cry_Z[3]),
	.S(timeout_cnt_s[3]),
	.Y(timeout_cnt_cry_Y[3]),
	.B(timeout_cnt_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(timeout_cnt_cry_Z[2])
);
defparam \timeout_cnt_cry[3] .INIT=20'h4AA00;
// @22:907
  ARI1 \timeout_cnt_cry[4]  (
	.FCO(timeout_cnt_cry_Z[4]),
	.S(timeout_cnt_s[4]),
	.Y(timeout_cnt_cry_Y[4]),
	.B(timeout_cnt_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(timeout_cnt_cry_Z[3])
);
defparam \timeout_cnt_cry[4] .INIT=20'h4AA00;
// @22:907
  ARI1 \timeout_cnt_cry[5]  (
	.FCO(timeout_cnt_cry_Z[5]),
	.S(timeout_cnt_s[5]),
	.Y(timeout_cnt_cry_Y[5]),
	.B(timeout_cnt_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(timeout_cnt_cry_Z[4])
);
defparam \timeout_cnt_cry[5] .INIT=20'h4AA00;
// @22:907
  ARI1 \timeout_cnt_s[7]  (
	.FCO(timeout_cnt_s_FCO[7]),
	.S(timeout_cnt_s_Z[7]),
	.Y(timeout_cnt_s_Y[7]),
	.B(timeout_cnt_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(timeout_cnt_cry_Z[6])
);
defparam \timeout_cnt_s[7] .INIT=20'h4AA00;
// @22:907
  ARI1 \timeout_cnt_cry[6]  (
	.FCO(timeout_cnt_cry_Z[6]),
	.S(timeout_cnt_s[6]),
	.Y(timeout_cnt_cry_Y[6]),
	.B(timeout_cnt_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(timeout_cnt_cry_Z[5])
);
defparam \timeout_cnt_cry[6] .INIT=20'h4AA00;
// @22:214
  ARI1 \clkalign_curr_state_ns_5_0_.m70_1_0_wmux_0  (
	.FCO(m70_1_0_co1),
	.S(m70_1_0_wmux_0_S),
	.Y(N_71),
	.B(clkalign_curr_state_Z[3]),
	.C(N_63),
	.D(i18_mux),
	.A(m70_1_0_y0),
	.FCI(m70_1_0_co0)
);
defparam \clkalign_curr_state_ns_5_0_.m70_1_0_wmux_0 .INIT=20'h0F588;
// @22:214
  ARI1 \clkalign_curr_state_ns_5_0_.m70_1_0_wmux  (
	.FCO(m70_1_0_co0),
	.S(m70_1_0_wmux_S),
	.Y(m70_1_0_y0),
	.B(clkalign_curr_state_Z[3]),
	.C(N_46),
	.D(N_58),
	.A(clkalign_curr_state_Z[2]),
	.FCI(VCC)
);
defparam \clkalign_curr_state_ns_5_0_.m70_1_0_wmux .INIT=20'h0FA44;
// @24:170
  ARI1 early_found_lsb_126_2_1_wmux_44 (
	.FCO(early_found_lsb_126_2_1_co1_21),
	.S(early_found_lsb_126_2_1_wmux_44_S),
	.Y(early_found_lsb_126_2_1_0_y45),
	.B(early_found_lsb_126_2_1_y3_2),
	.C(early_found_lsb_126_2_1_y1_2),
	.D(emflag_cnt_Z[3]),
	.A(early_found_lsb_126_2_1_y0_19),
	.FCI(early_found_lsb_126_2_1_co0_21)
);
defparam early_found_lsb_126_2_1_wmux_44.INIT=20'h0FA0C;
// @24:170
  ARI1 early_found_lsb_126_2_1_wmux_43 (
	.FCO(early_found_lsb_126_2_1_co0_21),
	.S(early_found_lsb_126_2_1_wmux_43_S),
	.Y(early_found_lsb_126_2_1_y0_19),
	.B(early_found_lsb_126_2_1_y5_2),
	.C(emflag_cnt_Z[4]),
	.D(emflag_cnt_Z[3]),
	.A(early_found_lsb_126_2_1_y7_2),
	.FCI(early_found_lsb_126_2_1_co1_20)
);
defparam early_found_lsb_126_2_1_wmux_43.INIT=20'h0EC2C;
// @24:170
  ARI1 early_found_lsb_126_2_1_wmux_42 (
	.FCO(early_found_lsb_126_2_1_co1_20),
	.S(early_found_lsb_126_2_1_wmux_42_S),
	.Y(early_found_lsb_126_2_1_y7_2),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_lsb_Z[63]),
	.D(early_flags_lsb_Z[127]),
	.A(early_found_lsb_126_2_1_y0_18),
	.FCI(early_found_lsb_126_2_1_co0_20)
);
defparam early_found_lsb_126_2_1_wmux_42.INIT=20'h0F588;
// @24:170
  ARI1 early_found_lsb_126_2_1_wmux_41 (
	.FCO(early_found_lsb_126_2_1_co0_20),
	.S(early_found_lsb_126_2_1_wmux_41_S),
	.Y(early_found_lsb_126_2_1_y0_18),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_lsb_Z[31]),
	.D(early_flags_lsb_Z[95]),
	.A(emflag_cnt_Z[6]),
	.FCI(early_found_lsb_126_2_1_co1_19)
);
defparam early_found_lsb_126_2_1_wmux_41.INIT=20'h0FA44;
// @24:170
  ARI1 early_found_lsb_126_2_1_wmux_40 (
	.FCO(early_found_lsb_126_2_1_co1_19),
	.S(early_found_lsb_126_2_1_wmux_40_S),
	.Y(early_found_lsb_126_2_1_y5_2),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_lsb_Z[47]),
	.D(early_flags_lsb_Z[111]),
	.A(early_found_lsb_126_2_1_y0_17),
	.FCI(early_found_lsb_126_2_1_co0_19)
);
defparam early_found_lsb_126_2_1_wmux_40.INIT=20'h0F588;
// @24:170
  ARI1 early_found_lsb_126_2_1_wmux_39 (
	.FCO(early_found_lsb_126_2_1_co0_19),
	.S(early_found_lsb_126_2_1_wmux_39_S),
	.Y(early_found_lsb_126_2_1_y0_17),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_lsb_Z[15]),
	.D(early_flags_lsb_Z[79]),
	.A(emflag_cnt_Z[6]),
	.FCI(early_found_lsb_126_2_1_co1_18)
);
defparam early_found_lsb_126_2_1_wmux_39.INIT=20'h0FA44;
// @24:170
  ARI1 early_found_lsb_126_2_1_wmux_38 (
	.FCO(early_found_lsb_126_2_1_co1_18),
	.S(early_found_lsb_126_2_1_wmux_38_S),
	.Y(early_found_lsb_126_2_1_y3_2),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_lsb_Z[55]),
	.D(early_flags_lsb_Z[119]),
	.A(early_found_lsb_126_2_1_y0_16),
	.FCI(early_found_lsb_126_2_1_co0_18)
);
defparam early_found_lsb_126_2_1_wmux_38.INIT=20'h0F588;
// @24:170
  ARI1 early_found_lsb_126_2_1_wmux_37 (
	.FCO(early_found_lsb_126_2_1_co0_18),
	.S(early_found_lsb_126_2_1_wmux_37_S),
	.Y(early_found_lsb_126_2_1_y0_16),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_lsb_Z[23]),
	.D(early_flags_lsb_Z[87]),
	.A(emflag_cnt_Z[6]),
	.FCI(early_found_lsb_126_2_1_co1_17)
);
defparam early_found_lsb_126_2_1_wmux_37.INIT=20'h0FA44;
// @24:170
  ARI1 early_found_lsb_126_2_1_wmux_36 (
	.FCO(early_found_lsb_126_2_1_co1_17),
	.S(early_found_lsb_126_2_1_wmux_36_S),
	.Y(early_found_lsb_126_2_1_y1_2),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_lsb_Z[39]),
	.D(early_flags_lsb_Z[103]),
	.A(early_found_lsb_126_2_1_y0_15),
	.FCI(early_found_lsb_126_2_1_co0_17)
);
defparam early_found_lsb_126_2_1_wmux_36.INIT=20'h0F588;
// @24:170
  ARI1 early_found_lsb_126_2_1_wmux_35 (
	.FCO(early_found_lsb_126_2_1_co0_17),
	.S(early_found_lsb_126_2_1_wmux_35_S),
	.Y(early_found_lsb_126_2_1_y0_15),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_lsb_Z[7]),
	.D(early_flags_lsb_Z[71]),
	.A(emflag_cnt_Z[6]),
	.FCI(early_found_lsb_126_2_1_co1_16)
);
defparam early_found_lsb_126_2_1_wmux_35.INIT=20'h0FA44;
// @24:170
  ARI1 early_found_lsb_126_2_1_wmux_34 (
	.FCO(early_found_lsb_126_2_1_co1_16),
	.S(early_found_lsb_126_2_1_wmux_34_S),
	.Y(early_found_lsb_126_2_1_wmux_34_Y),
	.B(VCC),
	.C(emflag_cnt_Z[4]),
	.D(VCC),
	.A(VCC),
	.FCI(early_found_lsb_126_2_1_co0_16)
);
defparam early_found_lsb_126_2_1_wmux_34.INIT=20'h0FA0C;
// @24:170
  ARI1 early_found_lsb_126_2_1_wmux_33 (
	.FCO(early_found_lsb_126_2_1_co0_16),
	.S(early_found_lsb_126_2_1_wmux_33_S),
	.Y(early_found_lsb_126_2_1_wmux_33_Y),
	.B(VCC),
	.C(emflag_cnt_Z[4]),
	.D(VCC),
	.A(VCC),
	.FCI(early_found_lsb_126_2_1_co1_15)
);
defparam early_found_lsb_126_2_1_wmux_33.INIT=20'h0FA0C;
// @24:170
  ARI1 early_found_lsb_126_2_1_wmux_32 (
	.FCO(early_found_lsb_126_2_1_co1_15),
	.S(early_found_lsb_126_2_1_wmux_32_S),
	.Y(early_found_lsb_126_2_1_0_y33),
	.B(early_found_lsb_126_2_1_y3_1),
	.C(early_found_lsb_126_2_1_y1_1),
	.D(emflag_cnt_Z[3]),
	.A(early_found_lsb_126_2_1_y0_14),
	.FCI(early_found_lsb_126_2_1_co0_15)
);
defparam early_found_lsb_126_2_1_wmux_32.INIT=20'h0FA0C;
// @24:170
  ARI1 early_found_lsb_126_2_1_wmux_31 (
	.FCO(early_found_lsb_126_2_1_co0_15),
	.S(early_found_lsb_126_2_1_wmux_31_S),
	.Y(early_found_lsb_126_2_1_y0_14),
	.B(early_found_lsb_126_2_1_y5_1),
	.C(emflag_cnt_Z[4]),
	.D(emflag_cnt_Z[3]),
	.A(early_found_lsb_126_2_1_y7_1),
	.FCI(early_found_lsb_126_2_1_co1_14)
);
defparam early_found_lsb_126_2_1_wmux_31.INIT=20'h0EC2C;
// @24:170
  ARI1 early_found_lsb_126_2_1_wmux_30 (
	.FCO(early_found_lsb_126_2_1_co1_14),
	.S(early_found_lsb_126_2_1_wmux_30_S),
	.Y(early_found_lsb_126_2_1_y7_1),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_lsb_Z[59]),
	.D(early_flags_lsb_Z[123]),
	.A(early_found_lsb_126_2_1_y0_13),
	.FCI(early_found_lsb_126_2_1_co0_14)
);
defparam early_found_lsb_126_2_1_wmux_30.INIT=20'h0F588;
// @24:170
  ARI1 early_found_lsb_126_2_1_wmux_29 (
	.FCO(early_found_lsb_126_2_1_co0_14),
	.S(early_found_lsb_126_2_1_wmux_29_S),
	.Y(early_found_lsb_126_2_1_y0_13),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_lsb_Z[27]),
	.D(early_flags_lsb_Z[91]),
	.A(emflag_cnt_Z[6]),
	.FCI(early_found_lsb_126_2_1_co1_13)
);
defparam early_found_lsb_126_2_1_wmux_29.INIT=20'h0FA44;
// @24:170
  ARI1 early_found_lsb_126_2_1_wmux_28 (
	.FCO(early_found_lsb_126_2_1_co1_13),
	.S(early_found_lsb_126_2_1_wmux_28_S),
	.Y(early_found_lsb_126_2_1_y5_1),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_lsb_Z[43]),
	.D(early_flags_lsb_Z[107]),
	.A(early_found_lsb_126_2_1_y0_12),
	.FCI(early_found_lsb_126_2_1_co0_13)
);
defparam early_found_lsb_126_2_1_wmux_28.INIT=20'h0F588;
// @24:170
  ARI1 early_found_lsb_126_2_1_wmux_27 (
	.FCO(early_found_lsb_126_2_1_co0_13),
	.S(early_found_lsb_126_2_1_wmux_27_S),
	.Y(early_found_lsb_126_2_1_y0_12),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_lsb_Z[11]),
	.D(early_flags_lsb_Z[75]),
	.A(emflag_cnt_Z[6]),
	.FCI(early_found_lsb_126_2_1_co1_12)
);
defparam early_found_lsb_126_2_1_wmux_27.INIT=20'h0FA44;
// @24:170
  ARI1 early_found_lsb_126_2_1_wmux_26 (
	.FCO(early_found_lsb_126_2_1_co1_12),
	.S(early_found_lsb_126_2_1_wmux_26_S),
	.Y(early_found_lsb_126_2_1_y3_1),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_lsb_Z[51]),
	.D(early_flags_lsb_Z[115]),
	.A(early_found_lsb_126_2_1_y0_11),
	.FCI(early_found_lsb_126_2_1_co0_12)
);
defparam early_found_lsb_126_2_1_wmux_26.INIT=20'h0F588;
// @24:170
  ARI1 early_found_lsb_126_2_1_wmux_25 (
	.FCO(early_found_lsb_126_2_1_co0_12),
	.S(early_found_lsb_126_2_1_wmux_25_S),
	.Y(early_found_lsb_126_2_1_y0_11),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_lsb_Z[19]),
	.D(early_flags_lsb_Z[83]),
	.A(emflag_cnt_Z[6]),
	.FCI(early_found_lsb_126_2_1_co1_11)
);
defparam early_found_lsb_126_2_1_wmux_25.INIT=20'h0FA44;
// @24:170
  ARI1 early_found_lsb_126_2_1_wmux_24 (
	.FCO(early_found_lsb_126_2_1_co1_11),
	.S(early_found_lsb_126_2_1_wmux_24_S),
	.Y(early_found_lsb_126_2_1_y1_1),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_lsb_Z[35]),
	.D(early_flags_lsb_Z[99]),
	.A(early_found_lsb_126_2_1_y0_10),
	.FCI(early_found_lsb_126_2_1_co0_11)
);
defparam early_found_lsb_126_2_1_wmux_24.INIT=20'h0F588;
// @24:170
  ARI1 early_found_lsb_126_2_1_wmux_23 (
	.FCO(early_found_lsb_126_2_1_co0_11),
	.S(early_found_lsb_126_2_1_wmux_23_S),
	.Y(early_found_lsb_126_2_1_y0_10),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_lsb_Z[3]),
	.D(early_flags_lsb_Z[67]),
	.A(emflag_cnt_Z[6]),
	.FCI(early_found_lsb_126_2_1_co1_10)
);
defparam early_found_lsb_126_2_1_wmux_23.INIT=20'h0FA44;
// @24:170
  ARI1 early_found_lsb_126_2_1_wmux_22 (
	.FCO(early_found_lsb_126_2_1_co1_10),
	.S(early_found_lsb_126_2_1_wmux_22_S),
	.Y(early_found_lsb_126_2_1_wmux_22_Y),
	.B(VCC),
	.C(emflag_cnt_Z[4]),
	.D(VCC),
	.A(VCC),
	.FCI(early_found_lsb_126_2_1_co0_10)
);
defparam early_found_lsb_126_2_1_wmux_22.INIT=20'h0FA0C;
// @24:170
  ARI1 early_found_lsb_126_2_1_wmux_21 (
	.FCO(early_found_lsb_126_2_1_co0_10),
	.S(early_found_lsb_126_2_1_wmux_21_S),
	.Y(early_found_lsb_126_2_1_wmux_21_Y),
	.B(VCC),
	.C(emflag_cnt_Z[4]),
	.D(VCC),
	.A(VCC),
	.FCI(early_found_lsb_126_2_1_co1_9)
);
defparam early_found_lsb_126_2_1_wmux_21.INIT=20'h0FA0C;
// @24:170
  ARI1 early_found_lsb_126_2_1_wmux_20 (
	.FCO(early_found_lsb_126_2_1_co1_9),
	.S(early_found_lsb_126_2_1_wmux_20_S),
	.Y(early_found_lsb_126_2_1_0_y21),
	.B(early_found_lsb_126_2_1_y3_0),
	.C(early_found_lsb_126_2_1_y1_0),
	.D(emflag_cnt_Z[3]),
	.A(early_found_lsb_126_2_1_y0_9),
	.FCI(early_found_lsb_126_2_1_co0_9)
);
defparam early_found_lsb_126_2_1_wmux_20.INIT=20'h0FA0C;
// @24:170
  ARI1 early_found_lsb_126_2_1_wmux_19 (
	.FCO(early_found_lsb_126_2_1_co0_9),
	.S(early_found_lsb_126_2_1_wmux_19_S),
	.Y(early_found_lsb_126_2_1_y0_9),
	.B(early_found_lsb_126_2_1_y5_0),
	.C(emflag_cnt_Z[4]),
	.D(emflag_cnt_Z[3]),
	.A(early_found_lsb_126_2_1_y7_0),
	.FCI(early_found_lsb_126_2_1_co1_8)
);
defparam early_found_lsb_126_2_1_wmux_19.INIT=20'h0EC2C;
// @24:170
  ARI1 early_found_lsb_126_2_1_wmux_18 (
	.FCO(early_found_lsb_126_2_1_co1_8),
	.S(early_found_lsb_126_2_1_wmux_18_S),
	.Y(early_found_lsb_126_2_1_y7_0),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_lsb_Z[61]),
	.D(early_flags_lsb_Z[125]),
	.A(early_found_lsb_126_2_1_y0_8),
	.FCI(early_found_lsb_126_2_1_co0_8)
);
defparam early_found_lsb_126_2_1_wmux_18.INIT=20'h0F588;
// @24:170
  ARI1 early_found_lsb_126_2_1_wmux_17 (
	.FCO(early_found_lsb_126_2_1_co0_8),
	.S(early_found_lsb_126_2_1_wmux_17_S),
	.Y(early_found_lsb_126_2_1_y0_8),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_lsb_Z[29]),
	.D(early_flags_lsb_Z[93]),
	.A(emflag_cnt_Z[6]),
	.FCI(early_found_lsb_126_2_1_co1_7)
);
defparam early_found_lsb_126_2_1_wmux_17.INIT=20'h0FA44;
// @24:170
  ARI1 early_found_lsb_126_2_1_wmux_16 (
	.FCO(early_found_lsb_126_2_1_co1_7),
	.S(early_found_lsb_126_2_1_wmux_16_S),
	.Y(early_found_lsb_126_2_1_y5_0),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_lsb_Z[45]),
	.D(early_flags_lsb_Z[109]),
	.A(early_found_lsb_126_2_1_y0_7),
	.FCI(early_found_lsb_126_2_1_co0_7)
);
defparam early_found_lsb_126_2_1_wmux_16.INIT=20'h0F588;
// @24:170
  ARI1 early_found_lsb_126_2_1_wmux_15 (
	.FCO(early_found_lsb_126_2_1_co0_7),
	.S(early_found_lsb_126_2_1_wmux_15_S),
	.Y(early_found_lsb_126_2_1_y0_7),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_lsb_Z[13]),
	.D(early_flags_lsb_Z[77]),
	.A(emflag_cnt_Z[6]),
	.FCI(early_found_lsb_126_2_1_co1_6)
);
defparam early_found_lsb_126_2_1_wmux_15.INIT=20'h0FA44;
// @24:170
  ARI1 early_found_lsb_126_2_1_wmux_14 (
	.FCO(early_found_lsb_126_2_1_co1_6),
	.S(early_found_lsb_126_2_1_wmux_14_S),
	.Y(early_found_lsb_126_2_1_y3_0),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_lsb_Z[53]),
	.D(early_flags_lsb_Z[117]),
	.A(early_found_lsb_126_2_1_y0_6),
	.FCI(early_found_lsb_126_2_1_co0_6)
);
defparam early_found_lsb_126_2_1_wmux_14.INIT=20'h0F588;
// @24:170
  ARI1 early_found_lsb_126_2_1_wmux_13 (
	.FCO(early_found_lsb_126_2_1_co0_6),
	.S(early_found_lsb_126_2_1_wmux_13_S),
	.Y(early_found_lsb_126_2_1_y0_6),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_lsb_Z[21]),
	.D(early_flags_lsb_Z[85]),
	.A(emflag_cnt_Z[6]),
	.FCI(early_found_lsb_126_2_1_co1_5)
);
defparam early_found_lsb_126_2_1_wmux_13.INIT=20'h0FA44;
// @24:170
  ARI1 early_found_lsb_126_2_1_wmux_12 (
	.FCO(early_found_lsb_126_2_1_co1_5),
	.S(early_found_lsb_126_2_1_wmux_12_S),
	.Y(early_found_lsb_126_2_1_y1_0),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_lsb_Z[37]),
	.D(early_flags_lsb_Z[101]),
	.A(early_found_lsb_126_2_1_y0_5),
	.FCI(early_found_lsb_126_2_1_co0_5)
);
defparam early_found_lsb_126_2_1_wmux_12.INIT=20'h0F588;
// @24:170
  ARI1 early_found_lsb_126_2_1_wmux_11 (
	.FCO(early_found_lsb_126_2_1_co0_5),
	.S(early_found_lsb_126_2_1_wmux_11_S),
	.Y(early_found_lsb_126_2_1_y0_5),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_lsb_Z[5]),
	.D(early_flags_lsb_Z[69]),
	.A(emflag_cnt_Z[6]),
	.FCI(early_found_lsb_126_2_1_co1_4)
);
defparam early_found_lsb_126_2_1_wmux_11.INIT=20'h0FA44;
// @24:170
  ARI1 early_found_lsb_126_2_1_wmux_10 (
	.FCO(early_found_lsb_126_2_1_co1_4),
	.S(early_found_lsb_126_2_1_wmux_10_S),
	.Y(early_found_lsb_126_2_1_y0_4),
	.B(early_found_lsb_126_2_1_0_y9),
	.C(emflag_cnt_Z[2]),
	.D(emflag_cnt_Z[1]),
	.A(early_found_lsb_126_2_1_0_y21),
	.FCI(early_found_lsb_126_2_1_co0_4)
);
defparam early_found_lsb_126_2_1_wmux_10.INIT=20'h0CEC2;
// @24:170
  ARI1 early_found_lsb_126_2_1_wmux_9 (
	.FCO(early_found_lsb_126_2_1_co0_4),
	.S(early_found_lsb_126_2_1_wmux_9_S),
	.Y(N_1967),
	.B(early_found_lsb_126_2_1_y0_4),
	.C(early_found_lsb_126_2_1_0_y33),
	.D(emflag_cnt_Z[1]),
	.A(early_found_lsb_126_2_1_0_y45),
	.FCI(early_found_lsb_126_2_1_co1_3)
);
defparam early_found_lsb_126_2_1_wmux_9.INIT=20'h0EA4A;
// @24:170
  ARI1 early_found_lsb_126_2_1_wmux_8 (
	.FCO(early_found_lsb_126_2_1_co1_3),
	.S(early_found_lsb_126_2_1_wmux_8_S),
	.Y(early_found_lsb_126_2_1_0_y9),
	.B(early_found_lsb_126_2_1_0_y3),
	.C(early_found_lsb_126_2_1_0_y1),
	.D(emflag_cnt_Z[3]),
	.A(early_found_lsb_126_2_1_y0_3),
	.FCI(early_found_lsb_126_2_1_co0_3)
);
defparam early_found_lsb_126_2_1_wmux_8.INIT=20'h0FA0C;
// @24:170
  ARI1 early_found_lsb_126_2_1_wmux_7 (
	.FCO(early_found_lsb_126_2_1_co0_3),
	.S(early_found_lsb_126_2_1_wmux_7_S),
	.Y(early_found_lsb_126_2_1_y0_3),
	.B(early_found_lsb_126_2_1_0_y5),
	.C(emflag_cnt_Z[4]),
	.D(emflag_cnt_Z[3]),
	.A(early_found_lsb_126_2_1_0_y7),
	.FCI(early_found_lsb_126_2_1_co1_2)
);
defparam early_found_lsb_126_2_1_wmux_7.INIT=20'h0EC2C;
// @24:170
  ARI1 early_found_lsb_126_2_1_wmux_6 (
	.FCO(early_found_lsb_126_2_1_co1_2),
	.S(early_found_lsb_126_2_1_wmux_6_S),
	.Y(early_found_lsb_126_2_1_0_y7),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_lsb_Z[57]),
	.D(early_flags_lsb_Z[121]),
	.A(early_found_lsb_126_2_1_y0_2),
	.FCI(early_found_lsb_126_2_1_co0_2)
);
defparam early_found_lsb_126_2_1_wmux_6.INIT=20'h0F588;
// @24:170
  ARI1 early_found_lsb_126_2_1_wmux_5 (
	.FCO(early_found_lsb_126_2_1_co0_2),
	.S(early_found_lsb_126_2_1_wmux_5_S),
	.Y(early_found_lsb_126_2_1_y0_2),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_lsb_Z[25]),
	.D(early_flags_lsb_Z[89]),
	.A(emflag_cnt_Z[6]),
	.FCI(early_found_lsb_126_2_1_co1_1)
);
defparam early_found_lsb_126_2_1_wmux_5.INIT=20'h0FA44;
// @24:170
  ARI1 early_found_lsb_126_2_1_wmux_4 (
	.FCO(early_found_lsb_126_2_1_co1_1),
	.S(early_found_lsb_126_2_1_wmux_4_S),
	.Y(early_found_lsb_126_2_1_0_y5),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_lsb_Z[41]),
	.D(early_flags_lsb_Z[105]),
	.A(early_found_lsb_126_2_1_y0_1),
	.FCI(early_found_lsb_126_2_1_co0_1)
);
defparam early_found_lsb_126_2_1_wmux_4.INIT=20'h0F588;
// @24:170
  ARI1 early_found_lsb_126_2_1_wmux_3 (
	.FCO(early_found_lsb_126_2_1_co0_1),
	.S(early_found_lsb_126_2_1_wmux_3_S),
	.Y(early_found_lsb_126_2_1_y0_1),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_lsb_Z[9]),
	.D(early_flags_lsb_Z[73]),
	.A(emflag_cnt_Z[6]),
	.FCI(early_found_lsb_126_2_1_co1_0)
);
defparam early_found_lsb_126_2_1_wmux_3.INIT=20'h0FA44;
// @24:170
  ARI1 early_found_lsb_126_2_1_wmux_2 (
	.FCO(early_found_lsb_126_2_1_co1_0),
	.S(early_found_lsb_126_2_1_wmux_2_S),
	.Y(early_found_lsb_126_2_1_0_y3),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_lsb_Z[49]),
	.D(early_flags_lsb_Z[113]),
	.A(early_found_lsb_126_2_1_y0_0),
	.FCI(early_found_lsb_126_2_1_co0_0)
);
defparam early_found_lsb_126_2_1_wmux_2.INIT=20'h0F588;
// @24:170
  ARI1 early_found_lsb_126_2_1_wmux_1 (
	.FCO(early_found_lsb_126_2_1_co0_0),
	.S(early_found_lsb_126_2_1_wmux_1_S),
	.Y(early_found_lsb_126_2_1_y0_0),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_lsb_Z[17]),
	.D(early_flags_lsb_Z[81]),
	.A(emflag_cnt_Z[6]),
	.FCI(early_found_lsb_126_2_1_0_co1)
);
defparam early_found_lsb_126_2_1_wmux_1.INIT=20'h0FA44;
// @24:170
  ARI1 early_found_lsb_126_2_1_wmux_0 (
	.FCO(early_found_lsb_126_2_1_0_co1),
	.S(early_found_lsb_126_2_1_wmux_0_S),
	.Y(early_found_lsb_126_2_1_0_y1),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_lsb_Z[33]),
	.D(early_flags_lsb_Z[97]),
	.A(early_found_lsb_126_2_1_0_y0),
	.FCI(early_found_lsb_126_2_1_0_co0)
);
defparam early_found_lsb_126_2_1_wmux_0.INIT=20'h0F588;
// @24:170
  ARI1 early_found_lsb_126_2_1_0_wmux (
	.FCO(early_found_lsb_126_2_1_0_co0),
	.S(early_found_lsb_126_2_1_0_wmux_S),
	.Y(early_found_lsb_126_2_1_0_y0),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_lsb_Z[1]),
	.D(early_flags_lsb_Z[65]),
	.A(emflag_cnt_Z[6]),
	.FCI(VCC)
);
defparam early_found_lsb_126_2_1_0_wmux.INIT=20'h0FA44;
// @24:170
  ARI1 late_found_lsb_63_2_1_wmux_44 (
	.FCO(late_found_lsb_63_2_1_co1_21),
	.S(late_found_lsb_63_2_1_wmux_44_S),
	.Y(late_found_lsb_63_2_1_0_y45),
	.B(late_found_lsb_63_2_1_y3_2),
	.C(late_found_lsb_63_2_1_y1_2),
	.D(emflag_cnt_Z[3]),
	.A(late_found_lsb_63_2_1_y0_19),
	.FCI(late_found_lsb_63_2_1_co0_21)
);
defparam late_found_lsb_63_2_1_wmux_44.INIT=20'h0FA0C;
// @24:170
  ARI1 late_found_lsb_63_2_1_wmux_43 (
	.FCO(late_found_lsb_63_2_1_co0_21),
	.S(late_found_lsb_63_2_1_wmux_43_S),
	.Y(late_found_lsb_63_2_1_y0_19),
	.B(late_found_lsb_63_2_1_y5_2),
	.C(emflag_cnt_Z[4]),
	.D(emflag_cnt_Z[3]),
	.A(late_found_lsb_63_2_1_y7_2),
	.FCI(late_found_lsb_63_2_1_co1_20)
);
defparam late_found_lsb_63_2_1_wmux_43.INIT=20'h0EC2C;
// @24:170
  ARI1 late_found_lsb_63_2_1_wmux_42 (
	.FCO(late_found_lsb_63_2_1_co1_20),
	.S(late_found_lsb_63_2_1_wmux_42_S),
	.Y(late_found_lsb_63_2_1_y7_2),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_lsb_Z[62]),
	.D(late_flags_lsb_Z[126]),
	.A(late_found_lsb_63_2_1_y0_18),
	.FCI(late_found_lsb_63_2_1_co0_20)
);
defparam late_found_lsb_63_2_1_wmux_42.INIT=20'h0F588;
// @24:170
  ARI1 late_found_lsb_63_2_1_wmux_41 (
	.FCO(late_found_lsb_63_2_1_co0_20),
	.S(late_found_lsb_63_2_1_wmux_41_S),
	.Y(late_found_lsb_63_2_1_y0_18),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_lsb_Z[30]),
	.D(late_flags_lsb_Z[94]),
	.A(emflag_cnt_Z[6]),
	.FCI(late_found_lsb_63_2_1_co1_19)
);
defparam late_found_lsb_63_2_1_wmux_41.INIT=20'h0FA44;
// @24:170
  ARI1 late_found_lsb_63_2_1_wmux_40 (
	.FCO(late_found_lsb_63_2_1_co1_19),
	.S(late_found_lsb_63_2_1_wmux_40_S),
	.Y(late_found_lsb_63_2_1_y5_2),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_lsb_Z[46]),
	.D(late_flags_lsb_Z[110]),
	.A(late_found_lsb_63_2_1_y0_17),
	.FCI(late_found_lsb_63_2_1_co0_19)
);
defparam late_found_lsb_63_2_1_wmux_40.INIT=20'h0F588;
// @24:170
  ARI1 late_found_lsb_63_2_1_wmux_39 (
	.FCO(late_found_lsb_63_2_1_co0_19),
	.S(late_found_lsb_63_2_1_wmux_39_S),
	.Y(late_found_lsb_63_2_1_y0_17),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_lsb_Z[14]),
	.D(late_flags_lsb_Z[78]),
	.A(emflag_cnt_Z[6]),
	.FCI(late_found_lsb_63_2_1_co1_18)
);
defparam late_found_lsb_63_2_1_wmux_39.INIT=20'h0FA44;
// @24:170
  ARI1 late_found_lsb_63_2_1_wmux_38 (
	.FCO(late_found_lsb_63_2_1_co1_18),
	.S(late_found_lsb_63_2_1_wmux_38_S),
	.Y(late_found_lsb_63_2_1_y3_2),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_lsb_Z[54]),
	.D(late_flags_lsb_Z[118]),
	.A(late_found_lsb_63_2_1_y0_16),
	.FCI(late_found_lsb_63_2_1_co0_18)
);
defparam late_found_lsb_63_2_1_wmux_38.INIT=20'h0F588;
// @24:170
  ARI1 late_found_lsb_63_2_1_wmux_37 (
	.FCO(late_found_lsb_63_2_1_co0_18),
	.S(late_found_lsb_63_2_1_wmux_37_S),
	.Y(late_found_lsb_63_2_1_y0_16),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_lsb_Z[22]),
	.D(late_flags_lsb_Z[86]),
	.A(emflag_cnt_Z[6]),
	.FCI(late_found_lsb_63_2_1_co1_17)
);
defparam late_found_lsb_63_2_1_wmux_37.INIT=20'h0FA44;
// @24:170
  ARI1 late_found_lsb_63_2_1_wmux_36 (
	.FCO(late_found_lsb_63_2_1_co1_17),
	.S(late_found_lsb_63_2_1_wmux_36_S),
	.Y(late_found_lsb_63_2_1_y1_2),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_lsb_Z[38]),
	.D(late_flags_lsb_Z[102]),
	.A(late_found_lsb_63_2_1_y0_15),
	.FCI(late_found_lsb_63_2_1_co0_17)
);
defparam late_found_lsb_63_2_1_wmux_36.INIT=20'h0F588;
// @24:170
  ARI1 late_found_lsb_63_2_1_wmux_35 (
	.FCO(late_found_lsb_63_2_1_co0_17),
	.S(late_found_lsb_63_2_1_wmux_35_S),
	.Y(late_found_lsb_63_2_1_y0_15),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_lsb_Z[6]),
	.D(late_flags_lsb_Z[70]),
	.A(emflag_cnt_Z[6]),
	.FCI(late_found_lsb_63_2_1_co1_16)
);
defparam late_found_lsb_63_2_1_wmux_35.INIT=20'h0FA44;
// @24:170
  ARI1 late_found_lsb_63_2_1_wmux_34 (
	.FCO(late_found_lsb_63_2_1_co1_16),
	.S(late_found_lsb_63_2_1_wmux_34_S),
	.Y(late_found_lsb_63_2_1_wmux_34_Y),
	.B(VCC),
	.C(emflag_cnt_Z[4]),
	.D(VCC),
	.A(VCC),
	.FCI(late_found_lsb_63_2_1_co0_16)
);
defparam late_found_lsb_63_2_1_wmux_34.INIT=20'h0FA0C;
// @24:170
  ARI1 late_found_lsb_63_2_1_wmux_33 (
	.FCO(late_found_lsb_63_2_1_co0_16),
	.S(late_found_lsb_63_2_1_wmux_33_S),
	.Y(late_found_lsb_63_2_1_wmux_33_Y),
	.B(VCC),
	.C(emflag_cnt_Z[4]),
	.D(VCC),
	.A(VCC),
	.FCI(late_found_lsb_63_2_1_co1_15)
);
defparam late_found_lsb_63_2_1_wmux_33.INIT=20'h0FA0C;
// @24:170
  ARI1 late_found_lsb_63_2_1_wmux_32 (
	.FCO(late_found_lsb_63_2_1_co1_15),
	.S(late_found_lsb_63_2_1_wmux_32_S),
	.Y(late_found_lsb_63_2_1_0_y33),
	.B(late_found_lsb_63_2_1_y3_1),
	.C(late_found_lsb_63_2_1_y1_1),
	.D(emflag_cnt_Z[3]),
	.A(late_found_lsb_63_2_1_y0_14),
	.FCI(late_found_lsb_63_2_1_co0_15)
);
defparam late_found_lsb_63_2_1_wmux_32.INIT=20'h0FA0C;
// @24:170
  ARI1 late_found_lsb_63_2_1_wmux_31 (
	.FCO(late_found_lsb_63_2_1_co0_15),
	.S(late_found_lsb_63_2_1_wmux_31_S),
	.Y(late_found_lsb_63_2_1_y0_14),
	.B(late_found_lsb_63_2_1_y5_1),
	.C(emflag_cnt_Z[4]),
	.D(emflag_cnt_Z[3]),
	.A(late_found_lsb_63_2_1_y7_1),
	.FCI(late_found_lsb_63_2_1_co1_14)
);
defparam late_found_lsb_63_2_1_wmux_31.INIT=20'h0EC2C;
// @24:170
  ARI1 late_found_lsb_63_2_1_wmux_30 (
	.FCO(late_found_lsb_63_2_1_co1_14),
	.S(late_found_lsb_63_2_1_wmux_30_S),
	.Y(late_found_lsb_63_2_1_y7_1),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_lsb_Z[58]),
	.D(late_flags_lsb_Z[122]),
	.A(late_found_lsb_63_2_1_y0_13),
	.FCI(late_found_lsb_63_2_1_co0_14)
);
defparam late_found_lsb_63_2_1_wmux_30.INIT=20'h0F588;
// @24:170
  ARI1 late_found_lsb_63_2_1_wmux_29 (
	.FCO(late_found_lsb_63_2_1_co0_14),
	.S(late_found_lsb_63_2_1_wmux_29_S),
	.Y(late_found_lsb_63_2_1_y0_13),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_lsb_Z[26]),
	.D(late_flags_lsb_Z[90]),
	.A(emflag_cnt_Z[6]),
	.FCI(late_found_lsb_63_2_1_co1_13)
);
defparam late_found_lsb_63_2_1_wmux_29.INIT=20'h0FA44;
// @24:170
  ARI1 late_found_lsb_63_2_1_wmux_28 (
	.FCO(late_found_lsb_63_2_1_co1_13),
	.S(late_found_lsb_63_2_1_wmux_28_S),
	.Y(late_found_lsb_63_2_1_y5_1),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_lsb_Z[42]),
	.D(late_flags_lsb_Z[106]),
	.A(late_found_lsb_63_2_1_y0_12),
	.FCI(late_found_lsb_63_2_1_co0_13)
);
defparam late_found_lsb_63_2_1_wmux_28.INIT=20'h0F588;
// @24:170
  ARI1 late_found_lsb_63_2_1_wmux_27 (
	.FCO(late_found_lsb_63_2_1_co0_13),
	.S(late_found_lsb_63_2_1_wmux_27_S),
	.Y(late_found_lsb_63_2_1_y0_12),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_lsb_Z[10]),
	.D(late_flags_lsb_Z[74]),
	.A(emflag_cnt_Z[6]),
	.FCI(late_found_lsb_63_2_1_co1_12)
);
defparam late_found_lsb_63_2_1_wmux_27.INIT=20'h0FA44;
// @24:170
  ARI1 late_found_lsb_63_2_1_wmux_26 (
	.FCO(late_found_lsb_63_2_1_co1_12),
	.S(late_found_lsb_63_2_1_wmux_26_S),
	.Y(late_found_lsb_63_2_1_y3_1),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_lsb_Z[50]),
	.D(late_flags_lsb_Z[114]),
	.A(late_found_lsb_63_2_1_y0_11),
	.FCI(late_found_lsb_63_2_1_co0_12)
);
defparam late_found_lsb_63_2_1_wmux_26.INIT=20'h0F588;
// @24:170
  ARI1 late_found_lsb_63_2_1_wmux_25 (
	.FCO(late_found_lsb_63_2_1_co0_12),
	.S(late_found_lsb_63_2_1_wmux_25_S),
	.Y(late_found_lsb_63_2_1_y0_11),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_lsb_Z[18]),
	.D(late_flags_lsb_Z[82]),
	.A(emflag_cnt_Z[6]),
	.FCI(late_found_lsb_63_2_1_co1_11)
);
defparam late_found_lsb_63_2_1_wmux_25.INIT=20'h0FA44;
// @24:170
  ARI1 late_found_lsb_63_2_1_wmux_24 (
	.FCO(late_found_lsb_63_2_1_co1_11),
	.S(late_found_lsb_63_2_1_wmux_24_S),
	.Y(late_found_lsb_63_2_1_y1_1),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_lsb_Z[34]),
	.D(late_flags_lsb_Z[98]),
	.A(late_found_lsb_63_2_1_y0_10),
	.FCI(late_found_lsb_63_2_1_co0_11)
);
defparam late_found_lsb_63_2_1_wmux_24.INIT=20'h0F588;
// @24:170
  ARI1 late_found_lsb_63_2_1_wmux_23 (
	.FCO(late_found_lsb_63_2_1_co0_11),
	.S(late_found_lsb_63_2_1_wmux_23_S),
	.Y(late_found_lsb_63_2_1_y0_10),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_lsb_Z[2]),
	.D(late_flags_lsb_Z[66]),
	.A(emflag_cnt_Z[6]),
	.FCI(late_found_lsb_63_2_1_co1_10)
);
defparam late_found_lsb_63_2_1_wmux_23.INIT=20'h0FA44;
// @24:170
  ARI1 late_found_lsb_63_2_1_wmux_22 (
	.FCO(late_found_lsb_63_2_1_co1_10),
	.S(late_found_lsb_63_2_1_wmux_22_S),
	.Y(late_found_lsb_63_2_1_wmux_22_Y),
	.B(VCC),
	.C(emflag_cnt_Z[4]),
	.D(VCC),
	.A(VCC),
	.FCI(late_found_lsb_63_2_1_co0_10)
);
defparam late_found_lsb_63_2_1_wmux_22.INIT=20'h0FA0C;
// @24:170
  ARI1 late_found_lsb_63_2_1_wmux_21 (
	.FCO(late_found_lsb_63_2_1_co0_10),
	.S(late_found_lsb_63_2_1_wmux_21_S),
	.Y(late_found_lsb_63_2_1_wmux_21_Y),
	.B(VCC),
	.C(emflag_cnt_Z[4]),
	.D(VCC),
	.A(VCC),
	.FCI(late_found_lsb_63_2_1_co1_9)
);
defparam late_found_lsb_63_2_1_wmux_21.INIT=20'h0FA0C;
// @24:170
  ARI1 late_found_lsb_63_2_1_wmux_20 (
	.FCO(late_found_lsb_63_2_1_co1_9),
	.S(late_found_lsb_63_2_1_wmux_20_S),
	.Y(late_found_lsb_63_2_1_0_y21),
	.B(late_found_lsb_63_2_1_y3_0),
	.C(late_found_lsb_63_2_1_y1_0),
	.D(emflag_cnt_Z[3]),
	.A(late_found_lsb_63_2_1_y0_9),
	.FCI(late_found_lsb_63_2_1_co0_9)
);
defparam late_found_lsb_63_2_1_wmux_20.INIT=20'h0FA0C;
// @24:170
  ARI1 late_found_lsb_63_2_1_wmux_19 (
	.FCO(late_found_lsb_63_2_1_co0_9),
	.S(late_found_lsb_63_2_1_wmux_19_S),
	.Y(late_found_lsb_63_2_1_y0_9),
	.B(late_found_lsb_63_2_1_y5_0),
	.C(emflag_cnt_Z[4]),
	.D(emflag_cnt_Z[3]),
	.A(late_found_lsb_63_2_1_y7_0),
	.FCI(late_found_lsb_63_2_1_co1_8)
);
defparam late_found_lsb_63_2_1_wmux_19.INIT=20'h0EC2C;
// @24:170
  ARI1 late_found_lsb_63_2_1_wmux_18 (
	.FCO(late_found_lsb_63_2_1_co1_8),
	.S(late_found_lsb_63_2_1_wmux_18_S),
	.Y(late_found_lsb_63_2_1_y7_0),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_lsb_Z[60]),
	.D(late_flags_lsb_Z[124]),
	.A(late_found_lsb_63_2_1_y0_8),
	.FCI(late_found_lsb_63_2_1_co0_8)
);
defparam late_found_lsb_63_2_1_wmux_18.INIT=20'h0F588;
// @24:170
  ARI1 late_found_lsb_63_2_1_wmux_17 (
	.FCO(late_found_lsb_63_2_1_co0_8),
	.S(late_found_lsb_63_2_1_wmux_17_S),
	.Y(late_found_lsb_63_2_1_y0_8),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_lsb_Z[28]),
	.D(late_flags_lsb_Z[92]),
	.A(emflag_cnt_Z[6]),
	.FCI(late_found_lsb_63_2_1_co1_7)
);
defparam late_found_lsb_63_2_1_wmux_17.INIT=20'h0FA44;
// @24:170
  ARI1 late_found_lsb_63_2_1_wmux_16 (
	.FCO(late_found_lsb_63_2_1_co1_7),
	.S(late_found_lsb_63_2_1_wmux_16_S),
	.Y(late_found_lsb_63_2_1_y5_0),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_lsb_Z[44]),
	.D(late_flags_lsb_Z[108]),
	.A(late_found_lsb_63_2_1_y0_7),
	.FCI(late_found_lsb_63_2_1_co0_7)
);
defparam late_found_lsb_63_2_1_wmux_16.INIT=20'h0F588;
// @24:170
  ARI1 late_found_lsb_63_2_1_wmux_15 (
	.FCO(late_found_lsb_63_2_1_co0_7),
	.S(late_found_lsb_63_2_1_wmux_15_S),
	.Y(late_found_lsb_63_2_1_y0_7),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_lsb_Z[12]),
	.D(late_flags_lsb_Z[76]),
	.A(emflag_cnt_Z[6]),
	.FCI(late_found_lsb_63_2_1_co1_6)
);
defparam late_found_lsb_63_2_1_wmux_15.INIT=20'h0FA44;
// @24:170
  ARI1 late_found_lsb_63_2_1_wmux_14 (
	.FCO(late_found_lsb_63_2_1_co1_6),
	.S(late_found_lsb_63_2_1_wmux_14_S),
	.Y(late_found_lsb_63_2_1_y3_0),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_lsb_Z[52]),
	.D(late_flags_lsb_Z[116]),
	.A(late_found_lsb_63_2_1_y0_6),
	.FCI(late_found_lsb_63_2_1_co0_6)
);
defparam late_found_lsb_63_2_1_wmux_14.INIT=20'h0F588;
// @24:170
  ARI1 late_found_lsb_63_2_1_wmux_13 (
	.FCO(late_found_lsb_63_2_1_co0_6),
	.S(late_found_lsb_63_2_1_wmux_13_S),
	.Y(late_found_lsb_63_2_1_y0_6),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_lsb_Z[20]),
	.D(late_flags_lsb_Z[84]),
	.A(emflag_cnt_Z[6]),
	.FCI(late_found_lsb_63_2_1_co1_5)
);
defparam late_found_lsb_63_2_1_wmux_13.INIT=20'h0FA44;
// @24:170
  ARI1 late_found_lsb_63_2_1_wmux_12 (
	.FCO(late_found_lsb_63_2_1_co1_5),
	.S(late_found_lsb_63_2_1_wmux_12_S),
	.Y(late_found_lsb_63_2_1_y1_0),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_lsb_Z[36]),
	.D(late_flags_lsb_Z[100]),
	.A(late_found_lsb_63_2_1_y0_5),
	.FCI(late_found_lsb_63_2_1_co0_5)
);
defparam late_found_lsb_63_2_1_wmux_12.INIT=20'h0F588;
// @24:170
  ARI1 late_found_lsb_63_2_1_wmux_11 (
	.FCO(late_found_lsb_63_2_1_co0_5),
	.S(late_found_lsb_63_2_1_wmux_11_S),
	.Y(late_found_lsb_63_2_1_y0_5),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_lsb_Z[4]),
	.D(late_flags_lsb_Z[68]),
	.A(emflag_cnt_Z[6]),
	.FCI(late_found_lsb_63_2_1_co1_4)
);
defparam late_found_lsb_63_2_1_wmux_11.INIT=20'h0FA44;
// @24:170
  ARI1 late_found_lsb_63_2_1_wmux_10 (
	.FCO(late_found_lsb_63_2_1_co1_4),
	.S(late_found_lsb_63_2_1_wmux_10_S),
	.Y(late_found_lsb_63_2_1_y0_4),
	.B(late_found_lsb_63_2_1_0_y9),
	.C(emflag_cnt_Z[2]),
	.D(emflag_cnt_Z[1]),
	.A(late_found_lsb_63_2_1_0_y21),
	.FCI(late_found_lsb_63_2_1_co0_4)
);
defparam late_found_lsb_63_2_1_wmux_10.INIT=20'h0CEC2;
// @24:170
  ARI1 late_found_lsb_63_2_1_wmux_9 (
	.FCO(late_found_lsb_63_2_1_co0_4),
	.S(late_found_lsb_63_2_1_wmux_9_S),
	.Y(N_2031),
	.B(late_found_lsb_63_2_1_y0_4),
	.C(late_found_lsb_63_2_1_0_y33),
	.D(emflag_cnt_Z[1]),
	.A(late_found_lsb_63_2_1_0_y45),
	.FCI(late_found_lsb_63_2_1_co1_3)
);
defparam late_found_lsb_63_2_1_wmux_9.INIT=20'h0EA4A;
// @24:170
  ARI1 late_found_lsb_63_2_1_wmux_8 (
	.FCO(late_found_lsb_63_2_1_co1_3),
	.S(late_found_lsb_63_2_1_wmux_8_S),
	.Y(late_found_lsb_63_2_1_0_y9),
	.B(late_found_lsb_63_2_1_0_y3),
	.C(late_found_lsb_63_2_1_0_y1),
	.D(emflag_cnt_Z[3]),
	.A(late_found_lsb_63_2_1_y0_3),
	.FCI(late_found_lsb_63_2_1_co0_3)
);
defparam late_found_lsb_63_2_1_wmux_8.INIT=20'h0FA0C;
// @24:170
  ARI1 late_found_lsb_63_2_1_wmux_7 (
	.FCO(late_found_lsb_63_2_1_co0_3),
	.S(late_found_lsb_63_2_1_wmux_7_S),
	.Y(late_found_lsb_63_2_1_y0_3),
	.B(late_found_lsb_63_2_1_0_y5),
	.C(emflag_cnt_Z[4]),
	.D(emflag_cnt_Z[3]),
	.A(late_found_lsb_63_2_1_0_y7),
	.FCI(late_found_lsb_63_2_1_co1_2)
);
defparam late_found_lsb_63_2_1_wmux_7.INIT=20'h0EC2C;
// @24:170
  ARI1 late_found_lsb_63_2_1_wmux_6 (
	.FCO(late_found_lsb_63_2_1_co1_2),
	.S(late_found_lsb_63_2_1_wmux_6_S),
	.Y(late_found_lsb_63_2_1_0_y7),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_lsb_Z[56]),
	.D(late_flags_lsb_Z[120]),
	.A(late_found_lsb_63_2_1_y0_2),
	.FCI(late_found_lsb_63_2_1_co0_2)
);
defparam late_found_lsb_63_2_1_wmux_6.INIT=20'h0F588;
// @24:170
  ARI1 late_found_lsb_63_2_1_wmux_5 (
	.FCO(late_found_lsb_63_2_1_co0_2),
	.S(late_found_lsb_63_2_1_wmux_5_S),
	.Y(late_found_lsb_63_2_1_y0_2),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_lsb_Z[24]),
	.D(late_flags_lsb_Z[88]),
	.A(emflag_cnt_Z[6]),
	.FCI(late_found_lsb_63_2_1_co1_1)
);
defparam late_found_lsb_63_2_1_wmux_5.INIT=20'h0FA44;
// @24:170
  ARI1 late_found_lsb_63_2_1_wmux_4 (
	.FCO(late_found_lsb_63_2_1_co1_1),
	.S(late_found_lsb_63_2_1_wmux_4_S),
	.Y(late_found_lsb_63_2_1_0_y5),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_lsb_Z[40]),
	.D(late_flags_lsb_Z[104]),
	.A(late_found_lsb_63_2_1_y0_1),
	.FCI(late_found_lsb_63_2_1_co0_1)
);
defparam late_found_lsb_63_2_1_wmux_4.INIT=20'h0F588;
// @24:170
  ARI1 late_found_lsb_63_2_1_wmux_3 (
	.FCO(late_found_lsb_63_2_1_co0_1),
	.S(late_found_lsb_63_2_1_wmux_3_S),
	.Y(late_found_lsb_63_2_1_y0_1),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_lsb_Z[8]),
	.D(late_flags_lsb_Z[72]),
	.A(emflag_cnt_Z[6]),
	.FCI(late_found_lsb_63_2_1_co1_0)
);
defparam late_found_lsb_63_2_1_wmux_3.INIT=20'h0FA44;
// @24:170
  ARI1 late_found_lsb_63_2_1_wmux_2 (
	.FCO(late_found_lsb_63_2_1_co1_0),
	.S(late_found_lsb_63_2_1_wmux_2_S),
	.Y(late_found_lsb_63_2_1_0_y3),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_lsb_Z[48]),
	.D(late_flags_lsb_Z[112]),
	.A(late_found_lsb_63_2_1_y0_0),
	.FCI(late_found_lsb_63_2_1_co0_0)
);
defparam late_found_lsb_63_2_1_wmux_2.INIT=20'h0F588;
// @24:170
  ARI1 late_found_lsb_63_2_1_wmux_1 (
	.FCO(late_found_lsb_63_2_1_co0_0),
	.S(late_found_lsb_63_2_1_wmux_1_S),
	.Y(late_found_lsb_63_2_1_y0_0),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_lsb_Z[16]),
	.D(late_flags_lsb_Z[80]),
	.A(emflag_cnt_Z[6]),
	.FCI(late_found_lsb_63_2_1_0_co1)
);
defparam late_found_lsb_63_2_1_wmux_1.INIT=20'h0FA44;
// @24:170
  ARI1 late_found_lsb_63_2_1_wmux_0 (
	.FCO(late_found_lsb_63_2_1_0_co1),
	.S(late_found_lsb_63_2_1_wmux_0_S),
	.Y(late_found_lsb_63_2_1_0_y1),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_lsb_Z[32]),
	.D(late_flags_lsb_Z[96]),
	.A(late_found_lsb_63_2_1_0_y0),
	.FCI(late_found_lsb_63_2_1_0_co0)
);
defparam late_found_lsb_63_2_1_wmux_0.INIT=20'h0F588;
// @24:170
  ARI1 late_found_lsb_63_2_1_0_wmux (
	.FCO(late_found_lsb_63_2_1_0_co0),
	.S(late_found_lsb_63_2_1_0_wmux_S),
	.Y(late_found_lsb_63_2_1_0_y0),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_lsb_Z[0]),
	.D(late_flags_lsb_Z[64]),
	.A(emflag_cnt_Z[6]),
	.FCI(VCC)
);
defparam late_found_lsb_63_2_1_0_wmux.INIT=20'h0FA44;
// @24:170
  ARI1 early_found_msb_63_2_1_wmux_44 (
	.FCO(early_found_msb_63_2_1_co1_21),
	.S(early_found_msb_63_2_1_wmux_44_S),
	.Y(early_found_msb_63_2_1_0_y45),
	.B(early_found_msb_63_2_1_y3_2),
	.C(early_found_msb_63_2_1_y1_2),
	.D(emflag_cnt_Z[3]),
	.A(early_found_msb_63_2_1_y0_19),
	.FCI(early_found_msb_63_2_1_co0_21)
);
defparam early_found_msb_63_2_1_wmux_44.INIT=20'h0FA0C;
// @24:170
  ARI1 early_found_msb_63_2_1_wmux_43 (
	.FCO(early_found_msb_63_2_1_co0_21),
	.S(early_found_msb_63_2_1_wmux_43_S),
	.Y(early_found_msb_63_2_1_y0_19),
	.B(early_found_msb_63_2_1_y5_2),
	.C(emflag_cnt_Z[4]),
	.D(emflag_cnt_Z[3]),
	.A(early_found_msb_63_2_1_y7_2),
	.FCI(early_found_msb_63_2_1_co1_20)
);
defparam early_found_msb_63_2_1_wmux_43.INIT=20'h0EC2C;
// @24:170
  ARI1 early_found_msb_63_2_1_wmux_42 (
	.FCO(early_found_msb_63_2_1_co1_20),
	.S(early_found_msb_63_2_1_wmux_42_S),
	.Y(early_found_msb_63_2_1_y7_2),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_msb_Z[62]),
	.D(early_flags_msb_Z[126]),
	.A(early_found_msb_63_2_1_y0_18),
	.FCI(early_found_msb_63_2_1_co0_20)
);
defparam early_found_msb_63_2_1_wmux_42.INIT=20'h0F588;
// @24:170
  ARI1 early_found_msb_63_2_1_wmux_41 (
	.FCO(early_found_msb_63_2_1_co0_20),
	.S(early_found_msb_63_2_1_wmux_41_S),
	.Y(early_found_msb_63_2_1_y0_18),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_msb_Z[30]),
	.D(early_flags_msb_Z[94]),
	.A(emflag_cnt_Z[6]),
	.FCI(early_found_msb_63_2_1_co1_19)
);
defparam early_found_msb_63_2_1_wmux_41.INIT=20'h0FA44;
// @24:170
  ARI1 early_found_msb_63_2_1_wmux_40 (
	.FCO(early_found_msb_63_2_1_co1_19),
	.S(early_found_msb_63_2_1_wmux_40_S),
	.Y(early_found_msb_63_2_1_y5_2),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_msb_Z[46]),
	.D(early_flags_msb_Z[110]),
	.A(early_found_msb_63_2_1_y0_17),
	.FCI(early_found_msb_63_2_1_co0_19)
);
defparam early_found_msb_63_2_1_wmux_40.INIT=20'h0F588;
// @24:170
  ARI1 early_found_msb_63_2_1_wmux_39 (
	.FCO(early_found_msb_63_2_1_co0_19),
	.S(early_found_msb_63_2_1_wmux_39_S),
	.Y(early_found_msb_63_2_1_y0_17),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_msb_Z[14]),
	.D(early_flags_msb_Z[78]),
	.A(emflag_cnt_Z[6]),
	.FCI(early_found_msb_63_2_1_co1_18)
);
defparam early_found_msb_63_2_1_wmux_39.INIT=20'h0FA44;
// @24:170
  ARI1 early_found_msb_63_2_1_wmux_38 (
	.FCO(early_found_msb_63_2_1_co1_18),
	.S(early_found_msb_63_2_1_wmux_38_S),
	.Y(early_found_msb_63_2_1_y3_2),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_msb_Z[54]),
	.D(early_flags_msb_Z[118]),
	.A(early_found_msb_63_2_1_y0_16),
	.FCI(early_found_msb_63_2_1_co0_18)
);
defparam early_found_msb_63_2_1_wmux_38.INIT=20'h0F588;
// @24:170
  ARI1 early_found_msb_63_2_1_wmux_37 (
	.FCO(early_found_msb_63_2_1_co0_18),
	.S(early_found_msb_63_2_1_wmux_37_S),
	.Y(early_found_msb_63_2_1_y0_16),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_msb_Z[22]),
	.D(early_flags_msb_Z[86]),
	.A(emflag_cnt_Z[6]),
	.FCI(early_found_msb_63_2_1_co1_17)
);
defparam early_found_msb_63_2_1_wmux_37.INIT=20'h0FA44;
// @24:170
  ARI1 early_found_msb_63_2_1_wmux_36 (
	.FCO(early_found_msb_63_2_1_co1_17),
	.S(early_found_msb_63_2_1_wmux_36_S),
	.Y(early_found_msb_63_2_1_y1_2),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_msb_Z[38]),
	.D(early_flags_msb_Z[102]),
	.A(early_found_msb_63_2_1_y0_15),
	.FCI(early_found_msb_63_2_1_co0_17)
);
defparam early_found_msb_63_2_1_wmux_36.INIT=20'h0F588;
// @24:170
  ARI1 early_found_msb_63_2_1_wmux_35 (
	.FCO(early_found_msb_63_2_1_co0_17),
	.S(early_found_msb_63_2_1_wmux_35_S),
	.Y(early_found_msb_63_2_1_y0_15),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_msb_Z[6]),
	.D(early_flags_msb_Z[70]),
	.A(emflag_cnt_Z[6]),
	.FCI(early_found_msb_63_2_1_co1_16)
);
defparam early_found_msb_63_2_1_wmux_35.INIT=20'h0FA44;
// @24:170
  ARI1 early_found_msb_63_2_1_wmux_34 (
	.FCO(early_found_msb_63_2_1_co1_16),
	.S(early_found_msb_63_2_1_wmux_34_S),
	.Y(early_found_msb_63_2_1_wmux_34_Y),
	.B(VCC),
	.C(emflag_cnt_Z[4]),
	.D(VCC),
	.A(VCC),
	.FCI(early_found_msb_63_2_1_co0_16)
);
defparam early_found_msb_63_2_1_wmux_34.INIT=20'h0FA0C;
// @24:170
  ARI1 early_found_msb_63_2_1_wmux_33 (
	.FCO(early_found_msb_63_2_1_co0_16),
	.S(early_found_msb_63_2_1_wmux_33_S),
	.Y(early_found_msb_63_2_1_wmux_33_Y),
	.B(VCC),
	.C(emflag_cnt_Z[4]),
	.D(VCC),
	.A(VCC),
	.FCI(early_found_msb_63_2_1_co1_15)
);
defparam early_found_msb_63_2_1_wmux_33.INIT=20'h0FA0C;
// @24:170
  ARI1 early_found_msb_63_2_1_wmux_32 (
	.FCO(early_found_msb_63_2_1_co1_15),
	.S(early_found_msb_63_2_1_wmux_32_S),
	.Y(early_found_msb_63_2_1_0_y33),
	.B(early_found_msb_63_2_1_y3_1),
	.C(early_found_msb_63_2_1_y1_1),
	.D(emflag_cnt_Z[3]),
	.A(early_found_msb_63_2_1_y0_14),
	.FCI(early_found_msb_63_2_1_co0_15)
);
defparam early_found_msb_63_2_1_wmux_32.INIT=20'h0FA0C;
// @24:170
  ARI1 early_found_msb_63_2_1_wmux_31 (
	.FCO(early_found_msb_63_2_1_co0_15),
	.S(early_found_msb_63_2_1_wmux_31_S),
	.Y(early_found_msb_63_2_1_y0_14),
	.B(early_found_msb_63_2_1_y5_1),
	.C(emflag_cnt_Z[4]),
	.D(emflag_cnt_Z[3]),
	.A(early_found_msb_63_2_1_y7_1),
	.FCI(early_found_msb_63_2_1_co1_14)
);
defparam early_found_msb_63_2_1_wmux_31.INIT=20'h0EC2C;
// @24:170
  ARI1 early_found_msb_63_2_1_wmux_30 (
	.FCO(early_found_msb_63_2_1_co1_14),
	.S(early_found_msb_63_2_1_wmux_30_S),
	.Y(early_found_msb_63_2_1_y7_1),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_msb_Z[58]),
	.D(early_flags_msb_Z[122]),
	.A(early_found_msb_63_2_1_y0_13),
	.FCI(early_found_msb_63_2_1_co0_14)
);
defparam early_found_msb_63_2_1_wmux_30.INIT=20'h0F588;
// @24:170
  ARI1 early_found_msb_63_2_1_wmux_29 (
	.FCO(early_found_msb_63_2_1_co0_14),
	.S(early_found_msb_63_2_1_wmux_29_S),
	.Y(early_found_msb_63_2_1_y0_13),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_msb_Z[26]),
	.D(early_flags_msb_Z[90]),
	.A(emflag_cnt_Z[6]),
	.FCI(early_found_msb_63_2_1_co1_13)
);
defparam early_found_msb_63_2_1_wmux_29.INIT=20'h0FA44;
// @24:170
  ARI1 early_found_msb_63_2_1_wmux_28 (
	.FCO(early_found_msb_63_2_1_co1_13),
	.S(early_found_msb_63_2_1_wmux_28_S),
	.Y(early_found_msb_63_2_1_y5_1),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_msb_Z[42]),
	.D(early_flags_msb_Z[106]),
	.A(early_found_msb_63_2_1_y0_12),
	.FCI(early_found_msb_63_2_1_co0_13)
);
defparam early_found_msb_63_2_1_wmux_28.INIT=20'h0F588;
// @24:170
  ARI1 early_found_msb_63_2_1_wmux_27 (
	.FCO(early_found_msb_63_2_1_co0_13),
	.S(early_found_msb_63_2_1_wmux_27_S),
	.Y(early_found_msb_63_2_1_y0_12),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_msb_Z[10]),
	.D(early_flags_msb_Z[74]),
	.A(emflag_cnt_Z[6]),
	.FCI(early_found_msb_63_2_1_co1_12)
);
defparam early_found_msb_63_2_1_wmux_27.INIT=20'h0FA44;
// @24:170
  ARI1 early_found_msb_63_2_1_wmux_26 (
	.FCO(early_found_msb_63_2_1_co1_12),
	.S(early_found_msb_63_2_1_wmux_26_S),
	.Y(early_found_msb_63_2_1_y3_1),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_msb_Z[50]),
	.D(early_flags_msb_Z[114]),
	.A(early_found_msb_63_2_1_y0_11),
	.FCI(early_found_msb_63_2_1_co0_12)
);
defparam early_found_msb_63_2_1_wmux_26.INIT=20'h0F588;
// @24:170
  ARI1 early_found_msb_63_2_1_wmux_25 (
	.FCO(early_found_msb_63_2_1_co0_12),
	.S(early_found_msb_63_2_1_wmux_25_S),
	.Y(early_found_msb_63_2_1_y0_11),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_msb_Z[18]),
	.D(early_flags_msb_Z[82]),
	.A(emflag_cnt_Z[6]),
	.FCI(early_found_msb_63_2_1_co1_11)
);
defparam early_found_msb_63_2_1_wmux_25.INIT=20'h0FA44;
// @24:170
  ARI1 early_found_msb_63_2_1_wmux_24 (
	.FCO(early_found_msb_63_2_1_co1_11),
	.S(early_found_msb_63_2_1_wmux_24_S),
	.Y(early_found_msb_63_2_1_y1_1),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_msb_Z[34]),
	.D(early_flags_msb_Z[98]),
	.A(early_found_msb_63_2_1_y0_10),
	.FCI(early_found_msb_63_2_1_co0_11)
);
defparam early_found_msb_63_2_1_wmux_24.INIT=20'h0F588;
// @24:170
  ARI1 early_found_msb_63_2_1_wmux_23 (
	.FCO(early_found_msb_63_2_1_co0_11),
	.S(early_found_msb_63_2_1_wmux_23_S),
	.Y(early_found_msb_63_2_1_y0_10),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_msb_Z[2]),
	.D(early_flags_msb_Z[66]),
	.A(emflag_cnt_Z[6]),
	.FCI(early_found_msb_63_2_1_co1_10)
);
defparam early_found_msb_63_2_1_wmux_23.INIT=20'h0FA44;
// @24:170
  ARI1 early_found_msb_63_2_1_wmux_22 (
	.FCO(early_found_msb_63_2_1_co1_10),
	.S(early_found_msb_63_2_1_wmux_22_S),
	.Y(early_found_msb_63_2_1_wmux_22_Y),
	.B(VCC),
	.C(emflag_cnt_Z[4]),
	.D(VCC),
	.A(VCC),
	.FCI(early_found_msb_63_2_1_co0_10)
);
defparam early_found_msb_63_2_1_wmux_22.INIT=20'h0FA0C;
// @24:170
  ARI1 early_found_msb_63_2_1_wmux_21 (
	.FCO(early_found_msb_63_2_1_co0_10),
	.S(early_found_msb_63_2_1_wmux_21_S),
	.Y(early_found_msb_63_2_1_wmux_21_Y),
	.B(VCC),
	.C(emflag_cnt_Z[4]),
	.D(VCC),
	.A(VCC),
	.FCI(early_found_msb_63_2_1_co1_9)
);
defparam early_found_msb_63_2_1_wmux_21.INIT=20'h0FA0C;
// @24:170
  ARI1 early_found_msb_63_2_1_wmux_20 (
	.FCO(early_found_msb_63_2_1_co1_9),
	.S(early_found_msb_63_2_1_wmux_20_S),
	.Y(early_found_msb_63_2_1_0_y21),
	.B(early_found_msb_63_2_1_y3_0),
	.C(early_found_msb_63_2_1_y1_0),
	.D(emflag_cnt_Z[3]),
	.A(early_found_msb_63_2_1_y0_9),
	.FCI(early_found_msb_63_2_1_co0_9)
);
defparam early_found_msb_63_2_1_wmux_20.INIT=20'h0FA0C;
// @24:170
  ARI1 early_found_msb_63_2_1_wmux_19 (
	.FCO(early_found_msb_63_2_1_co0_9),
	.S(early_found_msb_63_2_1_wmux_19_S),
	.Y(early_found_msb_63_2_1_y0_9),
	.B(early_found_msb_63_2_1_y5_0),
	.C(emflag_cnt_Z[4]),
	.D(emflag_cnt_Z[3]),
	.A(early_found_msb_63_2_1_y7_0),
	.FCI(early_found_msb_63_2_1_co1_8)
);
defparam early_found_msb_63_2_1_wmux_19.INIT=20'h0EC2C;
// @24:170
  ARI1 early_found_msb_63_2_1_wmux_18 (
	.FCO(early_found_msb_63_2_1_co1_8),
	.S(early_found_msb_63_2_1_wmux_18_S),
	.Y(early_found_msb_63_2_1_y7_0),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_msb_Z[60]),
	.D(early_flags_msb_Z[124]),
	.A(early_found_msb_63_2_1_y0_8),
	.FCI(early_found_msb_63_2_1_co0_8)
);
defparam early_found_msb_63_2_1_wmux_18.INIT=20'h0F588;
// @24:170
  ARI1 early_found_msb_63_2_1_wmux_17 (
	.FCO(early_found_msb_63_2_1_co0_8),
	.S(early_found_msb_63_2_1_wmux_17_S),
	.Y(early_found_msb_63_2_1_y0_8),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_msb_Z[28]),
	.D(early_flags_msb_Z[92]),
	.A(emflag_cnt_Z[6]),
	.FCI(early_found_msb_63_2_1_co1_7)
);
defparam early_found_msb_63_2_1_wmux_17.INIT=20'h0FA44;
// @24:170
  ARI1 early_found_msb_63_2_1_wmux_16 (
	.FCO(early_found_msb_63_2_1_co1_7),
	.S(early_found_msb_63_2_1_wmux_16_S),
	.Y(early_found_msb_63_2_1_y5_0),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_msb_Z[44]),
	.D(early_flags_msb_Z[108]),
	.A(early_found_msb_63_2_1_y0_7),
	.FCI(early_found_msb_63_2_1_co0_7)
);
defparam early_found_msb_63_2_1_wmux_16.INIT=20'h0F588;
// @24:170
  ARI1 early_found_msb_63_2_1_wmux_15 (
	.FCO(early_found_msb_63_2_1_co0_7),
	.S(early_found_msb_63_2_1_wmux_15_S),
	.Y(early_found_msb_63_2_1_y0_7),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_msb_Z[12]),
	.D(early_flags_msb_Z[76]),
	.A(emflag_cnt_Z[6]),
	.FCI(early_found_msb_63_2_1_co1_6)
);
defparam early_found_msb_63_2_1_wmux_15.INIT=20'h0FA44;
// @24:170
  ARI1 early_found_msb_63_2_1_wmux_14 (
	.FCO(early_found_msb_63_2_1_co1_6),
	.S(early_found_msb_63_2_1_wmux_14_S),
	.Y(early_found_msb_63_2_1_y3_0),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_msb_Z[52]),
	.D(early_flags_msb_Z[116]),
	.A(early_found_msb_63_2_1_y0_6),
	.FCI(early_found_msb_63_2_1_co0_6)
);
defparam early_found_msb_63_2_1_wmux_14.INIT=20'h0F588;
// @24:170
  ARI1 early_found_msb_63_2_1_wmux_13 (
	.FCO(early_found_msb_63_2_1_co0_6),
	.S(early_found_msb_63_2_1_wmux_13_S),
	.Y(early_found_msb_63_2_1_y0_6),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_msb_Z[20]),
	.D(early_flags_msb_Z[84]),
	.A(emflag_cnt_Z[6]),
	.FCI(early_found_msb_63_2_1_co1_5)
);
defparam early_found_msb_63_2_1_wmux_13.INIT=20'h0FA44;
// @24:170
  ARI1 early_found_msb_63_2_1_wmux_12 (
	.FCO(early_found_msb_63_2_1_co1_5),
	.S(early_found_msb_63_2_1_wmux_12_S),
	.Y(early_found_msb_63_2_1_y1_0),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_msb_Z[36]),
	.D(early_flags_msb_Z[100]),
	.A(early_found_msb_63_2_1_y0_5),
	.FCI(early_found_msb_63_2_1_co0_5)
);
defparam early_found_msb_63_2_1_wmux_12.INIT=20'h0F588;
// @24:170
  ARI1 early_found_msb_63_2_1_wmux_11 (
	.FCO(early_found_msb_63_2_1_co0_5),
	.S(early_found_msb_63_2_1_wmux_11_S),
	.Y(early_found_msb_63_2_1_y0_5),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_msb_Z[4]),
	.D(early_flags_msb_Z[68]),
	.A(emflag_cnt_Z[6]),
	.FCI(early_found_msb_63_2_1_co1_4)
);
defparam early_found_msb_63_2_1_wmux_11.INIT=20'h0FA44;
// @24:170
  ARI1 early_found_msb_63_2_1_wmux_10 (
	.FCO(early_found_msb_63_2_1_co1_4),
	.S(early_found_msb_63_2_1_wmux_10_S),
	.Y(early_found_msb_63_2_1_y0_4),
	.B(early_found_msb_63_2_1_0_y9),
	.C(emflag_cnt_Z[2]),
	.D(emflag_cnt_Z[1]),
	.A(early_found_msb_63_2_1_0_y21),
	.FCI(early_found_msb_63_2_1_co0_4)
);
defparam early_found_msb_63_2_1_wmux_10.INIT=20'h0CEC2;
// @24:170
  ARI1 early_found_msb_63_2_1_wmux_9 (
	.FCO(early_found_msb_63_2_1_co0_4),
	.S(early_found_msb_63_2_1_wmux_9_S),
	.Y(N_2158),
	.B(early_found_msb_63_2_1_y0_4),
	.C(early_found_msb_63_2_1_0_y33),
	.D(emflag_cnt_Z[1]),
	.A(early_found_msb_63_2_1_0_y45),
	.FCI(early_found_msb_63_2_1_co1_3)
);
defparam early_found_msb_63_2_1_wmux_9.INIT=20'h0EA4A;
// @24:170
  ARI1 early_found_msb_63_2_1_wmux_8 (
	.FCO(early_found_msb_63_2_1_co1_3),
	.S(early_found_msb_63_2_1_wmux_8_S),
	.Y(early_found_msb_63_2_1_0_y9),
	.B(early_found_msb_63_2_1_0_y3),
	.C(early_found_msb_63_2_1_0_y1),
	.D(emflag_cnt_Z[3]),
	.A(early_found_msb_63_2_1_y0_3),
	.FCI(early_found_msb_63_2_1_co0_3)
);
defparam early_found_msb_63_2_1_wmux_8.INIT=20'h0FA0C;
// @24:170
  ARI1 early_found_msb_63_2_1_wmux_7 (
	.FCO(early_found_msb_63_2_1_co0_3),
	.S(early_found_msb_63_2_1_wmux_7_S),
	.Y(early_found_msb_63_2_1_y0_3),
	.B(early_found_msb_63_2_1_0_y5),
	.C(emflag_cnt_Z[4]),
	.D(emflag_cnt_Z[3]),
	.A(early_found_msb_63_2_1_0_y7),
	.FCI(early_found_msb_63_2_1_co1_2)
);
defparam early_found_msb_63_2_1_wmux_7.INIT=20'h0EC2C;
// @24:170
  ARI1 early_found_msb_63_2_1_wmux_6 (
	.FCO(early_found_msb_63_2_1_co1_2),
	.S(early_found_msb_63_2_1_wmux_6_S),
	.Y(early_found_msb_63_2_1_0_y7),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_msb_Z[56]),
	.D(early_flags_msb_Z[120]),
	.A(early_found_msb_63_2_1_y0_2),
	.FCI(early_found_msb_63_2_1_co0_2)
);
defparam early_found_msb_63_2_1_wmux_6.INIT=20'h0F588;
// @24:170
  ARI1 early_found_msb_63_2_1_wmux_5 (
	.FCO(early_found_msb_63_2_1_co0_2),
	.S(early_found_msb_63_2_1_wmux_5_S),
	.Y(early_found_msb_63_2_1_y0_2),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_msb_Z[24]),
	.D(early_flags_msb_Z[88]),
	.A(emflag_cnt_Z[6]),
	.FCI(early_found_msb_63_2_1_co1_1)
);
defparam early_found_msb_63_2_1_wmux_5.INIT=20'h0FA44;
// @24:170
  ARI1 early_found_msb_63_2_1_wmux_4 (
	.FCO(early_found_msb_63_2_1_co1_1),
	.S(early_found_msb_63_2_1_wmux_4_S),
	.Y(early_found_msb_63_2_1_0_y5),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_msb_Z[40]),
	.D(early_flags_msb_Z[104]),
	.A(early_found_msb_63_2_1_y0_1),
	.FCI(early_found_msb_63_2_1_co0_1)
);
defparam early_found_msb_63_2_1_wmux_4.INIT=20'h0F588;
// @24:170
  ARI1 early_found_msb_63_2_1_wmux_3 (
	.FCO(early_found_msb_63_2_1_co0_1),
	.S(early_found_msb_63_2_1_wmux_3_S),
	.Y(early_found_msb_63_2_1_y0_1),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_msb_Z[8]),
	.D(early_flags_msb_Z[72]),
	.A(emflag_cnt_Z[6]),
	.FCI(early_found_msb_63_2_1_co1_0)
);
defparam early_found_msb_63_2_1_wmux_3.INIT=20'h0FA44;
// @24:170
  ARI1 early_found_msb_63_2_1_wmux_2 (
	.FCO(early_found_msb_63_2_1_co1_0),
	.S(early_found_msb_63_2_1_wmux_2_S),
	.Y(early_found_msb_63_2_1_0_y3),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_msb_Z[48]),
	.D(early_flags_msb_Z[112]),
	.A(early_found_msb_63_2_1_y0_0),
	.FCI(early_found_msb_63_2_1_co0_0)
);
defparam early_found_msb_63_2_1_wmux_2.INIT=20'h0F588;
// @24:170
  ARI1 early_found_msb_63_2_1_wmux_1 (
	.FCO(early_found_msb_63_2_1_co0_0),
	.S(early_found_msb_63_2_1_wmux_1_S),
	.Y(early_found_msb_63_2_1_y0_0),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_msb_Z[16]),
	.D(early_flags_msb_Z[80]),
	.A(emflag_cnt_Z[6]),
	.FCI(early_found_msb_63_2_1_0_co1)
);
defparam early_found_msb_63_2_1_wmux_1.INIT=20'h0FA44;
// @24:170
  ARI1 early_found_msb_63_2_1_wmux_0 (
	.FCO(early_found_msb_63_2_1_0_co1),
	.S(early_found_msb_63_2_1_wmux_0_S),
	.Y(early_found_msb_63_2_1_0_y1),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_msb_Z[32]),
	.D(early_flags_msb_Z[96]),
	.A(early_found_msb_63_2_1_0_y0),
	.FCI(early_found_msb_63_2_1_0_co0)
);
defparam early_found_msb_63_2_1_wmux_0.INIT=20'h0F588;
// @24:170
  ARI1 early_found_msb_63_2_1_0_wmux (
	.FCO(early_found_msb_63_2_1_0_co0),
	.S(early_found_msb_63_2_1_0_wmux_S),
	.Y(early_found_msb_63_2_1_0_y0),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_msb_Z[0]),
	.D(early_flags_msb_Z[64]),
	.A(emflag_cnt_Z[6]),
	.FCI(VCC)
);
defparam early_found_msb_63_2_1_0_wmux.INIT=20'h0FA44;
// @24:170
  ARI1 early_found_msb_126_2_1_wmux_44 (
	.FCO(early_found_msb_126_2_1_co1_21),
	.S(early_found_msb_126_2_1_wmux_44_S),
	.Y(early_found_msb_126_2_1_0_y45),
	.B(early_found_msb_126_2_1_y3_2),
	.C(early_found_msb_126_2_1_y1_2),
	.D(emflag_cnt_Z[3]),
	.A(early_found_msb_126_2_1_y0_19),
	.FCI(early_found_msb_126_2_1_co0_21)
);
defparam early_found_msb_126_2_1_wmux_44.INIT=20'h0FA0C;
// @24:170
  ARI1 early_found_msb_126_2_1_wmux_43 (
	.FCO(early_found_msb_126_2_1_co0_21),
	.S(early_found_msb_126_2_1_wmux_43_S),
	.Y(early_found_msb_126_2_1_y0_19),
	.B(early_found_msb_126_2_1_y5_2),
	.C(emflag_cnt_Z[4]),
	.D(emflag_cnt_Z[3]),
	.A(early_found_msb_126_2_1_y7_2),
	.FCI(early_found_msb_126_2_1_co1_20)
);
defparam early_found_msb_126_2_1_wmux_43.INIT=20'h0EC2C;
// @24:170
  ARI1 early_found_msb_126_2_1_wmux_42 (
	.FCO(early_found_msb_126_2_1_co1_20),
	.S(early_found_msb_126_2_1_wmux_42_S),
	.Y(early_found_msb_126_2_1_y7_2),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_msb_Z[63]),
	.D(early_flags_msb_Z[127]),
	.A(early_found_msb_126_2_1_y0_18),
	.FCI(early_found_msb_126_2_1_co0_20)
);
defparam early_found_msb_126_2_1_wmux_42.INIT=20'h0F588;
// @24:170
  ARI1 early_found_msb_126_2_1_wmux_41 (
	.FCO(early_found_msb_126_2_1_co0_20),
	.S(early_found_msb_126_2_1_wmux_41_S),
	.Y(early_found_msb_126_2_1_y0_18),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_msb_Z[31]),
	.D(early_flags_msb_Z[95]),
	.A(emflag_cnt_Z[6]),
	.FCI(early_found_msb_126_2_1_co1_19)
);
defparam early_found_msb_126_2_1_wmux_41.INIT=20'h0FA44;
// @24:170
  ARI1 early_found_msb_126_2_1_wmux_40 (
	.FCO(early_found_msb_126_2_1_co1_19),
	.S(early_found_msb_126_2_1_wmux_40_S),
	.Y(early_found_msb_126_2_1_y5_2),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_msb_Z[47]),
	.D(early_flags_msb_Z[111]),
	.A(early_found_msb_126_2_1_y0_17),
	.FCI(early_found_msb_126_2_1_co0_19)
);
defparam early_found_msb_126_2_1_wmux_40.INIT=20'h0F588;
// @24:170
  ARI1 early_found_msb_126_2_1_wmux_39 (
	.FCO(early_found_msb_126_2_1_co0_19),
	.S(early_found_msb_126_2_1_wmux_39_S),
	.Y(early_found_msb_126_2_1_y0_17),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_msb_Z[15]),
	.D(early_flags_msb_Z[79]),
	.A(emflag_cnt_Z[6]),
	.FCI(early_found_msb_126_2_1_co1_18)
);
defparam early_found_msb_126_2_1_wmux_39.INIT=20'h0FA44;
// @24:170
  ARI1 early_found_msb_126_2_1_wmux_38 (
	.FCO(early_found_msb_126_2_1_co1_18),
	.S(early_found_msb_126_2_1_wmux_38_S),
	.Y(early_found_msb_126_2_1_y3_2),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_msb_Z[55]),
	.D(early_flags_msb_Z[119]),
	.A(early_found_msb_126_2_1_y0_16),
	.FCI(early_found_msb_126_2_1_co0_18)
);
defparam early_found_msb_126_2_1_wmux_38.INIT=20'h0F588;
// @24:170
  ARI1 early_found_msb_126_2_1_wmux_37 (
	.FCO(early_found_msb_126_2_1_co0_18),
	.S(early_found_msb_126_2_1_wmux_37_S),
	.Y(early_found_msb_126_2_1_y0_16),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_msb_Z[23]),
	.D(early_flags_msb_Z[87]),
	.A(emflag_cnt_Z[6]),
	.FCI(early_found_msb_126_2_1_co1_17)
);
defparam early_found_msb_126_2_1_wmux_37.INIT=20'h0FA44;
// @24:170
  ARI1 early_found_msb_126_2_1_wmux_36 (
	.FCO(early_found_msb_126_2_1_co1_17),
	.S(early_found_msb_126_2_1_wmux_36_S),
	.Y(early_found_msb_126_2_1_y1_2),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_msb_Z[39]),
	.D(early_flags_msb_Z[103]),
	.A(early_found_msb_126_2_1_y0_15),
	.FCI(early_found_msb_126_2_1_co0_17)
);
defparam early_found_msb_126_2_1_wmux_36.INIT=20'h0F588;
// @24:170
  ARI1 early_found_msb_126_2_1_wmux_35 (
	.FCO(early_found_msb_126_2_1_co0_17),
	.S(early_found_msb_126_2_1_wmux_35_S),
	.Y(early_found_msb_126_2_1_y0_15),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_msb_Z[7]),
	.D(early_flags_msb_Z[71]),
	.A(emflag_cnt_Z[6]),
	.FCI(early_found_msb_126_2_1_co1_16)
);
defparam early_found_msb_126_2_1_wmux_35.INIT=20'h0FA44;
// @24:170
  ARI1 early_found_msb_126_2_1_wmux_34 (
	.FCO(early_found_msb_126_2_1_co1_16),
	.S(early_found_msb_126_2_1_wmux_34_S),
	.Y(early_found_msb_126_2_1_wmux_34_Y),
	.B(VCC),
	.C(emflag_cnt_Z[4]),
	.D(VCC),
	.A(VCC),
	.FCI(early_found_msb_126_2_1_co0_16)
);
defparam early_found_msb_126_2_1_wmux_34.INIT=20'h0FA0C;
// @24:170
  ARI1 early_found_msb_126_2_1_wmux_33 (
	.FCO(early_found_msb_126_2_1_co0_16),
	.S(early_found_msb_126_2_1_wmux_33_S),
	.Y(early_found_msb_126_2_1_wmux_33_Y),
	.B(VCC),
	.C(emflag_cnt_Z[4]),
	.D(VCC),
	.A(VCC),
	.FCI(early_found_msb_126_2_1_co1_15)
);
defparam early_found_msb_126_2_1_wmux_33.INIT=20'h0FA0C;
// @24:170
  ARI1 early_found_msb_126_2_1_wmux_32 (
	.FCO(early_found_msb_126_2_1_co1_15),
	.S(early_found_msb_126_2_1_wmux_32_S),
	.Y(early_found_msb_126_2_1_0_y33),
	.B(early_found_msb_126_2_1_y3_1),
	.C(early_found_msb_126_2_1_y1_1),
	.D(emflag_cnt_Z[3]),
	.A(early_found_msb_126_2_1_y0_14),
	.FCI(early_found_msb_126_2_1_co0_15)
);
defparam early_found_msb_126_2_1_wmux_32.INIT=20'h0FA0C;
// @24:170
  ARI1 early_found_msb_126_2_1_wmux_31 (
	.FCO(early_found_msb_126_2_1_co0_15),
	.S(early_found_msb_126_2_1_wmux_31_S),
	.Y(early_found_msb_126_2_1_y0_14),
	.B(early_found_msb_126_2_1_y5_1),
	.C(emflag_cnt_Z[4]),
	.D(emflag_cnt_Z[3]),
	.A(early_found_msb_126_2_1_y7_1),
	.FCI(early_found_msb_126_2_1_co1_14)
);
defparam early_found_msb_126_2_1_wmux_31.INIT=20'h0EC2C;
// @24:170
  ARI1 early_found_msb_126_2_1_wmux_30 (
	.FCO(early_found_msb_126_2_1_co1_14),
	.S(early_found_msb_126_2_1_wmux_30_S),
	.Y(early_found_msb_126_2_1_y7_1),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_msb_Z[59]),
	.D(early_flags_msb_Z[123]),
	.A(early_found_msb_126_2_1_y0_13),
	.FCI(early_found_msb_126_2_1_co0_14)
);
defparam early_found_msb_126_2_1_wmux_30.INIT=20'h0F588;
// @24:170
  ARI1 early_found_msb_126_2_1_wmux_29 (
	.FCO(early_found_msb_126_2_1_co0_14),
	.S(early_found_msb_126_2_1_wmux_29_S),
	.Y(early_found_msb_126_2_1_y0_13),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_msb_Z[27]),
	.D(early_flags_msb_Z[91]),
	.A(emflag_cnt_Z[6]),
	.FCI(early_found_msb_126_2_1_co1_13)
);
defparam early_found_msb_126_2_1_wmux_29.INIT=20'h0FA44;
// @24:170
  ARI1 early_found_msb_126_2_1_wmux_28 (
	.FCO(early_found_msb_126_2_1_co1_13),
	.S(early_found_msb_126_2_1_wmux_28_S),
	.Y(early_found_msb_126_2_1_y5_1),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_msb_Z[43]),
	.D(early_flags_msb_Z[107]),
	.A(early_found_msb_126_2_1_y0_12),
	.FCI(early_found_msb_126_2_1_co0_13)
);
defparam early_found_msb_126_2_1_wmux_28.INIT=20'h0F588;
// @24:170
  ARI1 early_found_msb_126_2_1_wmux_27 (
	.FCO(early_found_msb_126_2_1_co0_13),
	.S(early_found_msb_126_2_1_wmux_27_S),
	.Y(early_found_msb_126_2_1_y0_12),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_msb_Z[11]),
	.D(early_flags_msb_Z[75]),
	.A(emflag_cnt_Z[6]),
	.FCI(early_found_msb_126_2_1_co1_12)
);
defparam early_found_msb_126_2_1_wmux_27.INIT=20'h0FA44;
// @24:170
  ARI1 early_found_msb_126_2_1_wmux_26 (
	.FCO(early_found_msb_126_2_1_co1_12),
	.S(early_found_msb_126_2_1_wmux_26_S),
	.Y(early_found_msb_126_2_1_y3_1),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_msb_Z[51]),
	.D(early_flags_msb_Z[115]),
	.A(early_found_msb_126_2_1_y0_11),
	.FCI(early_found_msb_126_2_1_co0_12)
);
defparam early_found_msb_126_2_1_wmux_26.INIT=20'h0F588;
// @24:170
  ARI1 early_found_msb_126_2_1_wmux_25 (
	.FCO(early_found_msb_126_2_1_co0_12),
	.S(early_found_msb_126_2_1_wmux_25_S),
	.Y(early_found_msb_126_2_1_y0_11),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_msb_Z[19]),
	.D(early_flags_msb_Z[83]),
	.A(emflag_cnt_Z[6]),
	.FCI(early_found_msb_126_2_1_co1_11)
);
defparam early_found_msb_126_2_1_wmux_25.INIT=20'h0FA44;
// @24:170
  ARI1 early_found_msb_126_2_1_wmux_24 (
	.FCO(early_found_msb_126_2_1_co1_11),
	.S(early_found_msb_126_2_1_wmux_24_S),
	.Y(early_found_msb_126_2_1_y1_1),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_msb_Z[35]),
	.D(early_flags_msb_Z[99]),
	.A(early_found_msb_126_2_1_y0_10),
	.FCI(early_found_msb_126_2_1_co0_11)
);
defparam early_found_msb_126_2_1_wmux_24.INIT=20'h0F588;
// @24:170
  ARI1 early_found_msb_126_2_1_wmux_23 (
	.FCO(early_found_msb_126_2_1_co0_11),
	.S(early_found_msb_126_2_1_wmux_23_S),
	.Y(early_found_msb_126_2_1_y0_10),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_msb_Z[3]),
	.D(early_flags_msb_Z[67]),
	.A(emflag_cnt_Z[6]),
	.FCI(early_found_msb_126_2_1_co1_10)
);
defparam early_found_msb_126_2_1_wmux_23.INIT=20'h0FA44;
// @24:170
  ARI1 early_found_msb_126_2_1_wmux_22 (
	.FCO(early_found_msb_126_2_1_co1_10),
	.S(early_found_msb_126_2_1_wmux_22_S),
	.Y(early_found_msb_126_2_1_wmux_22_Y),
	.B(VCC),
	.C(emflag_cnt_Z[4]),
	.D(VCC),
	.A(VCC),
	.FCI(early_found_msb_126_2_1_co0_10)
);
defparam early_found_msb_126_2_1_wmux_22.INIT=20'h0FA0C;
// @24:170
  ARI1 early_found_msb_126_2_1_wmux_21 (
	.FCO(early_found_msb_126_2_1_co0_10),
	.S(early_found_msb_126_2_1_wmux_21_S),
	.Y(early_found_msb_126_2_1_wmux_21_Y),
	.B(VCC),
	.C(emflag_cnt_Z[4]),
	.D(VCC),
	.A(VCC),
	.FCI(early_found_msb_126_2_1_co1_9)
);
defparam early_found_msb_126_2_1_wmux_21.INIT=20'h0FA0C;
// @24:170
  ARI1 early_found_msb_126_2_1_wmux_20 (
	.FCO(early_found_msb_126_2_1_co1_9),
	.S(early_found_msb_126_2_1_wmux_20_S),
	.Y(early_found_msb_126_2_1_0_y21),
	.B(early_found_msb_126_2_1_y3_0),
	.C(early_found_msb_126_2_1_y1_0),
	.D(emflag_cnt_Z[3]),
	.A(early_found_msb_126_2_1_y0_9),
	.FCI(early_found_msb_126_2_1_co0_9)
);
defparam early_found_msb_126_2_1_wmux_20.INIT=20'h0FA0C;
// @24:170
  ARI1 early_found_msb_126_2_1_wmux_19 (
	.FCO(early_found_msb_126_2_1_co0_9),
	.S(early_found_msb_126_2_1_wmux_19_S),
	.Y(early_found_msb_126_2_1_y0_9),
	.B(early_found_msb_126_2_1_y5_0),
	.C(emflag_cnt_Z[4]),
	.D(emflag_cnt_Z[3]),
	.A(early_found_msb_126_2_1_y7_0),
	.FCI(early_found_msb_126_2_1_co1_8)
);
defparam early_found_msb_126_2_1_wmux_19.INIT=20'h0EC2C;
// @24:170
  ARI1 early_found_msb_126_2_1_wmux_18 (
	.FCO(early_found_msb_126_2_1_co1_8),
	.S(early_found_msb_126_2_1_wmux_18_S),
	.Y(early_found_msb_126_2_1_y7_0),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_msb_Z[61]),
	.D(early_flags_msb_Z[125]),
	.A(early_found_msb_126_2_1_y0_8),
	.FCI(early_found_msb_126_2_1_co0_8)
);
defparam early_found_msb_126_2_1_wmux_18.INIT=20'h0F588;
// @24:170
  ARI1 early_found_msb_126_2_1_wmux_17 (
	.FCO(early_found_msb_126_2_1_co0_8),
	.S(early_found_msb_126_2_1_wmux_17_S),
	.Y(early_found_msb_126_2_1_y0_8),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_msb_Z[29]),
	.D(early_flags_msb_Z[93]),
	.A(emflag_cnt_Z[6]),
	.FCI(early_found_msb_126_2_1_co1_7)
);
defparam early_found_msb_126_2_1_wmux_17.INIT=20'h0FA44;
// @24:170
  ARI1 early_found_msb_126_2_1_wmux_16 (
	.FCO(early_found_msb_126_2_1_co1_7),
	.S(early_found_msb_126_2_1_wmux_16_S),
	.Y(early_found_msb_126_2_1_y5_0),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_msb_Z[45]),
	.D(early_flags_msb_Z[109]),
	.A(early_found_msb_126_2_1_y0_7),
	.FCI(early_found_msb_126_2_1_co0_7)
);
defparam early_found_msb_126_2_1_wmux_16.INIT=20'h0F588;
// @24:170
  ARI1 early_found_msb_126_2_1_wmux_15 (
	.FCO(early_found_msb_126_2_1_co0_7),
	.S(early_found_msb_126_2_1_wmux_15_S),
	.Y(early_found_msb_126_2_1_y0_7),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_msb_Z[13]),
	.D(early_flags_msb_Z[77]),
	.A(emflag_cnt_Z[6]),
	.FCI(early_found_msb_126_2_1_co1_6)
);
defparam early_found_msb_126_2_1_wmux_15.INIT=20'h0FA44;
// @24:170
  ARI1 early_found_msb_126_2_1_wmux_14 (
	.FCO(early_found_msb_126_2_1_co1_6),
	.S(early_found_msb_126_2_1_wmux_14_S),
	.Y(early_found_msb_126_2_1_y3_0),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_msb_Z[53]),
	.D(early_flags_msb_Z[117]),
	.A(early_found_msb_126_2_1_y0_6),
	.FCI(early_found_msb_126_2_1_co0_6)
);
defparam early_found_msb_126_2_1_wmux_14.INIT=20'h0F588;
// @24:170
  ARI1 early_found_msb_126_2_1_wmux_13 (
	.FCO(early_found_msb_126_2_1_co0_6),
	.S(early_found_msb_126_2_1_wmux_13_S),
	.Y(early_found_msb_126_2_1_y0_6),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_msb_Z[21]),
	.D(early_flags_msb_Z[85]),
	.A(emflag_cnt_Z[6]),
	.FCI(early_found_msb_126_2_1_co1_5)
);
defparam early_found_msb_126_2_1_wmux_13.INIT=20'h0FA44;
// @24:170
  ARI1 early_found_msb_126_2_1_wmux_12 (
	.FCO(early_found_msb_126_2_1_co1_5),
	.S(early_found_msb_126_2_1_wmux_12_S),
	.Y(early_found_msb_126_2_1_y1_0),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_msb_Z[37]),
	.D(early_flags_msb_Z[101]),
	.A(early_found_msb_126_2_1_y0_5),
	.FCI(early_found_msb_126_2_1_co0_5)
);
defparam early_found_msb_126_2_1_wmux_12.INIT=20'h0F588;
// @24:170
  ARI1 early_found_msb_126_2_1_wmux_11 (
	.FCO(early_found_msb_126_2_1_co0_5),
	.S(early_found_msb_126_2_1_wmux_11_S),
	.Y(early_found_msb_126_2_1_y0_5),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_msb_Z[5]),
	.D(early_flags_msb_Z[69]),
	.A(emflag_cnt_Z[6]),
	.FCI(early_found_msb_126_2_1_co1_4)
);
defparam early_found_msb_126_2_1_wmux_11.INIT=20'h0FA44;
// @24:170
  ARI1 early_found_msb_126_2_1_wmux_10 (
	.FCO(early_found_msb_126_2_1_co1_4),
	.S(early_found_msb_126_2_1_wmux_10_S),
	.Y(early_found_msb_126_2_1_y0_4),
	.B(early_found_msb_126_2_1_0_y9),
	.C(emflag_cnt_Z[2]),
	.D(emflag_cnt_Z[1]),
	.A(early_found_msb_126_2_1_0_y21),
	.FCI(early_found_msb_126_2_1_co0_4)
);
defparam early_found_msb_126_2_1_wmux_10.INIT=20'h0CEC2;
// @24:170
  ARI1 early_found_msb_126_2_1_wmux_9 (
	.FCO(early_found_msb_126_2_1_co0_4),
	.S(early_found_msb_126_2_1_wmux_9_S),
	.Y(N_2221),
	.B(early_found_msb_126_2_1_y0_4),
	.C(early_found_msb_126_2_1_0_y33),
	.D(emflag_cnt_Z[1]),
	.A(early_found_msb_126_2_1_0_y45),
	.FCI(early_found_msb_126_2_1_co1_3)
);
defparam early_found_msb_126_2_1_wmux_9.INIT=20'h0EA4A;
// @24:170
  ARI1 early_found_msb_126_2_1_wmux_8 (
	.FCO(early_found_msb_126_2_1_co1_3),
	.S(early_found_msb_126_2_1_wmux_8_S),
	.Y(early_found_msb_126_2_1_0_y9),
	.B(early_found_msb_126_2_1_0_y3),
	.C(early_found_msb_126_2_1_0_y1),
	.D(emflag_cnt_Z[3]),
	.A(early_found_msb_126_2_1_y0_3),
	.FCI(early_found_msb_126_2_1_co0_3)
);
defparam early_found_msb_126_2_1_wmux_8.INIT=20'h0FA0C;
// @24:170
  ARI1 early_found_msb_126_2_1_wmux_7 (
	.FCO(early_found_msb_126_2_1_co0_3),
	.S(early_found_msb_126_2_1_wmux_7_S),
	.Y(early_found_msb_126_2_1_y0_3),
	.B(early_found_msb_126_2_1_0_y5),
	.C(emflag_cnt_Z[4]),
	.D(emflag_cnt_Z[3]),
	.A(early_found_msb_126_2_1_0_y7),
	.FCI(early_found_msb_126_2_1_co1_2)
);
defparam early_found_msb_126_2_1_wmux_7.INIT=20'h0EC2C;
// @24:170
  ARI1 early_found_msb_126_2_1_wmux_6 (
	.FCO(early_found_msb_126_2_1_co1_2),
	.S(early_found_msb_126_2_1_wmux_6_S),
	.Y(early_found_msb_126_2_1_0_y7),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_msb_Z[57]),
	.D(early_flags_msb_Z[121]),
	.A(early_found_msb_126_2_1_y0_2),
	.FCI(early_found_msb_126_2_1_co0_2)
);
defparam early_found_msb_126_2_1_wmux_6.INIT=20'h0F588;
// @24:170
  ARI1 early_found_msb_126_2_1_wmux_5 (
	.FCO(early_found_msb_126_2_1_co0_2),
	.S(early_found_msb_126_2_1_wmux_5_S),
	.Y(early_found_msb_126_2_1_y0_2),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_msb_Z[25]),
	.D(early_flags_msb_Z[89]),
	.A(emflag_cnt_Z[6]),
	.FCI(early_found_msb_126_2_1_co1_1)
);
defparam early_found_msb_126_2_1_wmux_5.INIT=20'h0FA44;
// @24:170
  ARI1 early_found_msb_126_2_1_wmux_4 (
	.FCO(early_found_msb_126_2_1_co1_1),
	.S(early_found_msb_126_2_1_wmux_4_S),
	.Y(early_found_msb_126_2_1_0_y5),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_msb_Z[41]),
	.D(early_flags_msb_Z[105]),
	.A(early_found_msb_126_2_1_y0_1),
	.FCI(early_found_msb_126_2_1_co0_1)
);
defparam early_found_msb_126_2_1_wmux_4.INIT=20'h0F588;
// @24:170
  ARI1 early_found_msb_126_2_1_wmux_3 (
	.FCO(early_found_msb_126_2_1_co0_1),
	.S(early_found_msb_126_2_1_wmux_3_S),
	.Y(early_found_msb_126_2_1_y0_1),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_msb_Z[9]),
	.D(early_flags_msb_Z[73]),
	.A(emflag_cnt_Z[6]),
	.FCI(early_found_msb_126_2_1_co1_0)
);
defparam early_found_msb_126_2_1_wmux_3.INIT=20'h0FA44;
// @24:170
  ARI1 early_found_msb_126_2_1_wmux_2 (
	.FCO(early_found_msb_126_2_1_co1_0),
	.S(early_found_msb_126_2_1_wmux_2_S),
	.Y(early_found_msb_126_2_1_0_y3),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_msb_Z[49]),
	.D(early_flags_msb_Z[113]),
	.A(early_found_msb_126_2_1_y0_0),
	.FCI(early_found_msb_126_2_1_co0_0)
);
defparam early_found_msb_126_2_1_wmux_2.INIT=20'h0F588;
// @24:170
  ARI1 early_found_msb_126_2_1_wmux_1 (
	.FCO(early_found_msb_126_2_1_co0_0),
	.S(early_found_msb_126_2_1_wmux_1_S),
	.Y(early_found_msb_126_2_1_y0_0),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_msb_Z[17]),
	.D(early_flags_msb_Z[81]),
	.A(emflag_cnt_Z[6]),
	.FCI(early_found_msb_126_2_1_0_co1)
);
defparam early_found_msb_126_2_1_wmux_1.INIT=20'h0FA44;
// @24:170
  ARI1 early_found_msb_126_2_1_wmux_0 (
	.FCO(early_found_msb_126_2_1_0_co1),
	.S(early_found_msb_126_2_1_wmux_0_S),
	.Y(early_found_msb_126_2_1_0_y1),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_msb_Z[33]),
	.D(early_flags_msb_Z[97]),
	.A(early_found_msb_126_2_1_0_y0),
	.FCI(early_found_msb_126_2_1_0_co0)
);
defparam early_found_msb_126_2_1_wmux_0.INIT=20'h0F588;
// @24:170
  ARI1 early_found_msb_126_2_1_0_wmux (
	.FCO(early_found_msb_126_2_1_0_co0),
	.S(early_found_msb_126_2_1_0_wmux_S),
	.Y(early_found_msb_126_2_1_0_y0),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_msb_Z[1]),
	.D(early_flags_msb_Z[65]),
	.A(emflag_cnt_Z[6]),
	.FCI(VCC)
);
defparam early_found_msb_126_2_1_0_wmux.INIT=20'h0FA44;
// @24:170
  ARI1 late_found_msb_63_2_1_wmux_44 (
	.FCO(late_found_msb_63_2_1_co1_21),
	.S(late_found_msb_63_2_1_wmux_44_S),
	.Y(late_found_msb_63_2_1_0_y45),
	.B(late_found_msb_63_2_1_y3_2),
	.C(late_found_msb_63_2_1_y1_2),
	.D(emflag_cnt_Z[3]),
	.A(late_found_msb_63_2_1_y0_19),
	.FCI(late_found_msb_63_2_1_co0_21)
);
defparam late_found_msb_63_2_1_wmux_44.INIT=20'h0FA0C;
// @24:170
  ARI1 late_found_msb_63_2_1_wmux_43 (
	.FCO(late_found_msb_63_2_1_co0_21),
	.S(late_found_msb_63_2_1_wmux_43_S),
	.Y(late_found_msb_63_2_1_y0_19),
	.B(late_found_msb_63_2_1_y5_2),
	.C(emflag_cnt_Z[4]),
	.D(emflag_cnt_Z[3]),
	.A(late_found_msb_63_2_1_y7_2),
	.FCI(late_found_msb_63_2_1_co1_20)
);
defparam late_found_msb_63_2_1_wmux_43.INIT=20'h0EC2C;
// @24:170
  ARI1 late_found_msb_63_2_1_wmux_42 (
	.FCO(late_found_msb_63_2_1_co1_20),
	.S(late_found_msb_63_2_1_wmux_42_S),
	.Y(late_found_msb_63_2_1_y7_2),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_msb_Z[62]),
	.D(late_flags_msb_Z[126]),
	.A(late_found_msb_63_2_1_y0_18),
	.FCI(late_found_msb_63_2_1_co0_20)
);
defparam late_found_msb_63_2_1_wmux_42.INIT=20'h0F588;
// @24:170
  ARI1 late_found_msb_63_2_1_wmux_41 (
	.FCO(late_found_msb_63_2_1_co0_20),
	.S(late_found_msb_63_2_1_wmux_41_S),
	.Y(late_found_msb_63_2_1_y0_18),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_msb_Z[30]),
	.D(late_flags_msb_Z[94]),
	.A(emflag_cnt_Z[6]),
	.FCI(late_found_msb_63_2_1_co1_19)
);
defparam late_found_msb_63_2_1_wmux_41.INIT=20'h0FA44;
// @24:170
  ARI1 late_found_msb_63_2_1_wmux_40 (
	.FCO(late_found_msb_63_2_1_co1_19),
	.S(late_found_msb_63_2_1_wmux_40_S),
	.Y(late_found_msb_63_2_1_y5_2),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_msb_Z[46]),
	.D(late_flags_msb_Z[110]),
	.A(late_found_msb_63_2_1_y0_17),
	.FCI(late_found_msb_63_2_1_co0_19)
);
defparam late_found_msb_63_2_1_wmux_40.INIT=20'h0F588;
// @24:170
  ARI1 late_found_msb_63_2_1_wmux_39 (
	.FCO(late_found_msb_63_2_1_co0_19),
	.S(late_found_msb_63_2_1_wmux_39_S),
	.Y(late_found_msb_63_2_1_y0_17),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_msb_Z[14]),
	.D(late_flags_msb_Z[78]),
	.A(emflag_cnt_Z[6]),
	.FCI(late_found_msb_63_2_1_co1_18)
);
defparam late_found_msb_63_2_1_wmux_39.INIT=20'h0FA44;
// @24:170
  ARI1 late_found_msb_63_2_1_wmux_38 (
	.FCO(late_found_msb_63_2_1_co1_18),
	.S(late_found_msb_63_2_1_wmux_38_S),
	.Y(late_found_msb_63_2_1_y3_2),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_msb_Z[54]),
	.D(late_flags_msb_Z[118]),
	.A(late_found_msb_63_2_1_y0_16),
	.FCI(late_found_msb_63_2_1_co0_18)
);
defparam late_found_msb_63_2_1_wmux_38.INIT=20'h0F588;
// @24:170
  ARI1 late_found_msb_63_2_1_wmux_37 (
	.FCO(late_found_msb_63_2_1_co0_18),
	.S(late_found_msb_63_2_1_wmux_37_S),
	.Y(late_found_msb_63_2_1_y0_16),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_msb_Z[22]),
	.D(late_flags_msb_Z[86]),
	.A(emflag_cnt_Z[6]),
	.FCI(late_found_msb_63_2_1_co1_17)
);
defparam late_found_msb_63_2_1_wmux_37.INIT=20'h0FA44;
// @24:170
  ARI1 late_found_msb_63_2_1_wmux_36 (
	.FCO(late_found_msb_63_2_1_co1_17),
	.S(late_found_msb_63_2_1_wmux_36_S),
	.Y(late_found_msb_63_2_1_y1_2),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_msb_Z[38]),
	.D(late_flags_msb_Z[102]),
	.A(late_found_msb_63_2_1_y0_15),
	.FCI(late_found_msb_63_2_1_co0_17)
);
defparam late_found_msb_63_2_1_wmux_36.INIT=20'h0F588;
// @24:170
  ARI1 late_found_msb_63_2_1_wmux_35 (
	.FCO(late_found_msb_63_2_1_co0_17),
	.S(late_found_msb_63_2_1_wmux_35_S),
	.Y(late_found_msb_63_2_1_y0_15),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_msb_Z[6]),
	.D(late_flags_msb_Z[70]),
	.A(emflag_cnt_Z[6]),
	.FCI(late_found_msb_63_2_1_co1_16)
);
defparam late_found_msb_63_2_1_wmux_35.INIT=20'h0FA44;
// @24:170
  ARI1 late_found_msb_63_2_1_wmux_34 (
	.FCO(late_found_msb_63_2_1_co1_16),
	.S(late_found_msb_63_2_1_wmux_34_S),
	.Y(late_found_msb_63_2_1_wmux_34_Y),
	.B(VCC),
	.C(emflag_cnt_Z[4]),
	.D(VCC),
	.A(VCC),
	.FCI(late_found_msb_63_2_1_co0_16)
);
defparam late_found_msb_63_2_1_wmux_34.INIT=20'h0FA0C;
// @24:170
  ARI1 late_found_msb_63_2_1_wmux_33 (
	.FCO(late_found_msb_63_2_1_co0_16),
	.S(late_found_msb_63_2_1_wmux_33_S),
	.Y(late_found_msb_63_2_1_wmux_33_Y),
	.B(VCC),
	.C(emflag_cnt_Z[4]),
	.D(VCC),
	.A(VCC),
	.FCI(late_found_msb_63_2_1_co1_15)
);
defparam late_found_msb_63_2_1_wmux_33.INIT=20'h0FA0C;
// @24:170
  ARI1 late_found_msb_63_2_1_wmux_32 (
	.FCO(late_found_msb_63_2_1_co1_15),
	.S(late_found_msb_63_2_1_wmux_32_S),
	.Y(late_found_msb_63_2_1_0_y33),
	.B(late_found_msb_63_2_1_y3_1),
	.C(late_found_msb_63_2_1_y1_1),
	.D(emflag_cnt_Z[3]),
	.A(late_found_msb_63_2_1_y0_14),
	.FCI(late_found_msb_63_2_1_co0_15)
);
defparam late_found_msb_63_2_1_wmux_32.INIT=20'h0FA0C;
// @24:170
  ARI1 late_found_msb_63_2_1_wmux_31 (
	.FCO(late_found_msb_63_2_1_co0_15),
	.S(late_found_msb_63_2_1_wmux_31_S),
	.Y(late_found_msb_63_2_1_y0_14),
	.B(late_found_msb_63_2_1_y5_1),
	.C(emflag_cnt_Z[4]),
	.D(emflag_cnt_Z[3]),
	.A(late_found_msb_63_2_1_y7_1),
	.FCI(late_found_msb_63_2_1_co1_14)
);
defparam late_found_msb_63_2_1_wmux_31.INIT=20'h0EC2C;
// @24:170
  ARI1 late_found_msb_63_2_1_wmux_30 (
	.FCO(late_found_msb_63_2_1_co1_14),
	.S(late_found_msb_63_2_1_wmux_30_S),
	.Y(late_found_msb_63_2_1_y7_1),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_msb_Z[58]),
	.D(late_flags_msb_Z[122]),
	.A(late_found_msb_63_2_1_y0_13),
	.FCI(late_found_msb_63_2_1_co0_14)
);
defparam late_found_msb_63_2_1_wmux_30.INIT=20'h0F588;
// @24:170
  ARI1 late_found_msb_63_2_1_wmux_29 (
	.FCO(late_found_msb_63_2_1_co0_14),
	.S(late_found_msb_63_2_1_wmux_29_S),
	.Y(late_found_msb_63_2_1_y0_13),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_msb_Z[26]),
	.D(late_flags_msb_Z[90]),
	.A(emflag_cnt_Z[6]),
	.FCI(late_found_msb_63_2_1_co1_13)
);
defparam late_found_msb_63_2_1_wmux_29.INIT=20'h0FA44;
// @24:170
  ARI1 late_found_msb_63_2_1_wmux_28 (
	.FCO(late_found_msb_63_2_1_co1_13),
	.S(late_found_msb_63_2_1_wmux_28_S),
	.Y(late_found_msb_63_2_1_y5_1),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_msb_Z[42]),
	.D(late_flags_msb_Z[106]),
	.A(late_found_msb_63_2_1_y0_12),
	.FCI(late_found_msb_63_2_1_co0_13)
);
defparam late_found_msb_63_2_1_wmux_28.INIT=20'h0F588;
// @24:170
  ARI1 late_found_msb_63_2_1_wmux_27 (
	.FCO(late_found_msb_63_2_1_co0_13),
	.S(late_found_msb_63_2_1_wmux_27_S),
	.Y(late_found_msb_63_2_1_y0_12),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_msb_Z[10]),
	.D(late_flags_msb_Z[74]),
	.A(emflag_cnt_Z[6]),
	.FCI(late_found_msb_63_2_1_co1_12)
);
defparam late_found_msb_63_2_1_wmux_27.INIT=20'h0FA44;
// @24:170
  ARI1 late_found_msb_63_2_1_wmux_26 (
	.FCO(late_found_msb_63_2_1_co1_12),
	.S(late_found_msb_63_2_1_wmux_26_S),
	.Y(late_found_msb_63_2_1_y3_1),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_msb_Z[50]),
	.D(late_flags_msb_Z[114]),
	.A(late_found_msb_63_2_1_y0_11),
	.FCI(late_found_msb_63_2_1_co0_12)
);
defparam late_found_msb_63_2_1_wmux_26.INIT=20'h0F588;
// @24:170
  ARI1 late_found_msb_63_2_1_wmux_25 (
	.FCO(late_found_msb_63_2_1_co0_12),
	.S(late_found_msb_63_2_1_wmux_25_S),
	.Y(late_found_msb_63_2_1_y0_11),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_msb_Z[18]),
	.D(late_flags_msb_Z[82]),
	.A(emflag_cnt_Z[6]),
	.FCI(late_found_msb_63_2_1_co1_11)
);
defparam late_found_msb_63_2_1_wmux_25.INIT=20'h0FA44;
// @24:170
  ARI1 late_found_msb_63_2_1_wmux_24 (
	.FCO(late_found_msb_63_2_1_co1_11),
	.S(late_found_msb_63_2_1_wmux_24_S),
	.Y(late_found_msb_63_2_1_y1_1),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_msb_Z[34]),
	.D(late_flags_msb_Z[98]),
	.A(late_found_msb_63_2_1_y0_10),
	.FCI(late_found_msb_63_2_1_co0_11)
);
defparam late_found_msb_63_2_1_wmux_24.INIT=20'h0F588;
// @24:170
  ARI1 late_found_msb_63_2_1_wmux_23 (
	.FCO(late_found_msb_63_2_1_co0_11),
	.S(late_found_msb_63_2_1_wmux_23_S),
	.Y(late_found_msb_63_2_1_y0_10),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_msb_Z[2]),
	.D(late_flags_msb_Z[66]),
	.A(emflag_cnt_Z[6]),
	.FCI(late_found_msb_63_2_1_co1_10)
);
defparam late_found_msb_63_2_1_wmux_23.INIT=20'h0FA44;
// @24:170
  ARI1 late_found_msb_63_2_1_wmux_22 (
	.FCO(late_found_msb_63_2_1_co1_10),
	.S(late_found_msb_63_2_1_wmux_22_S),
	.Y(late_found_msb_63_2_1_wmux_22_Y),
	.B(VCC),
	.C(emflag_cnt_Z[4]),
	.D(VCC),
	.A(VCC),
	.FCI(late_found_msb_63_2_1_co0_10)
);
defparam late_found_msb_63_2_1_wmux_22.INIT=20'h0FA0C;
// @24:170
  ARI1 late_found_msb_63_2_1_wmux_21 (
	.FCO(late_found_msb_63_2_1_co0_10),
	.S(late_found_msb_63_2_1_wmux_21_S),
	.Y(late_found_msb_63_2_1_wmux_21_Y),
	.B(VCC),
	.C(emflag_cnt_Z[4]),
	.D(VCC),
	.A(VCC),
	.FCI(late_found_msb_63_2_1_co1_9)
);
defparam late_found_msb_63_2_1_wmux_21.INIT=20'h0FA0C;
// @24:170
  ARI1 late_found_msb_63_2_1_wmux_20 (
	.FCO(late_found_msb_63_2_1_co1_9),
	.S(late_found_msb_63_2_1_wmux_20_S),
	.Y(late_found_msb_63_2_1_0_y21),
	.B(late_found_msb_63_2_1_y3_0),
	.C(late_found_msb_63_2_1_y1_0),
	.D(emflag_cnt_Z[3]),
	.A(late_found_msb_63_2_1_y0_9),
	.FCI(late_found_msb_63_2_1_co0_9)
);
defparam late_found_msb_63_2_1_wmux_20.INIT=20'h0FA0C;
// @24:170
  ARI1 late_found_msb_63_2_1_wmux_19 (
	.FCO(late_found_msb_63_2_1_co0_9),
	.S(late_found_msb_63_2_1_wmux_19_S),
	.Y(late_found_msb_63_2_1_y0_9),
	.B(late_found_msb_63_2_1_y5_0),
	.C(emflag_cnt_Z[4]),
	.D(emflag_cnt_Z[3]),
	.A(late_found_msb_63_2_1_y7_0),
	.FCI(late_found_msb_63_2_1_co1_8)
);
defparam late_found_msb_63_2_1_wmux_19.INIT=20'h0EC2C;
// @24:170
  ARI1 late_found_msb_63_2_1_wmux_18 (
	.FCO(late_found_msb_63_2_1_co1_8),
	.S(late_found_msb_63_2_1_wmux_18_S),
	.Y(late_found_msb_63_2_1_y7_0),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_msb_Z[60]),
	.D(late_flags_msb_Z[124]),
	.A(late_found_msb_63_2_1_y0_8),
	.FCI(late_found_msb_63_2_1_co0_8)
);
defparam late_found_msb_63_2_1_wmux_18.INIT=20'h0F588;
// @24:170
  ARI1 late_found_msb_63_2_1_wmux_17 (
	.FCO(late_found_msb_63_2_1_co0_8),
	.S(late_found_msb_63_2_1_wmux_17_S),
	.Y(late_found_msb_63_2_1_y0_8),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_msb_Z[28]),
	.D(late_flags_msb_Z[92]),
	.A(emflag_cnt_Z[6]),
	.FCI(late_found_msb_63_2_1_co1_7)
);
defparam late_found_msb_63_2_1_wmux_17.INIT=20'h0FA44;
// @24:170
  ARI1 late_found_msb_63_2_1_wmux_16 (
	.FCO(late_found_msb_63_2_1_co1_7),
	.S(late_found_msb_63_2_1_wmux_16_S),
	.Y(late_found_msb_63_2_1_y5_0),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_msb_Z[44]),
	.D(late_flags_msb_Z[108]),
	.A(late_found_msb_63_2_1_y0_7),
	.FCI(late_found_msb_63_2_1_co0_7)
);
defparam late_found_msb_63_2_1_wmux_16.INIT=20'h0F588;
// @24:170
  ARI1 late_found_msb_63_2_1_wmux_15 (
	.FCO(late_found_msb_63_2_1_co0_7),
	.S(late_found_msb_63_2_1_wmux_15_S),
	.Y(late_found_msb_63_2_1_y0_7),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_msb_Z[12]),
	.D(late_flags_msb_Z[76]),
	.A(emflag_cnt_Z[6]),
	.FCI(late_found_msb_63_2_1_co1_6)
);
defparam late_found_msb_63_2_1_wmux_15.INIT=20'h0FA44;
// @24:170
  ARI1 late_found_msb_63_2_1_wmux_14 (
	.FCO(late_found_msb_63_2_1_co1_6),
	.S(late_found_msb_63_2_1_wmux_14_S),
	.Y(late_found_msb_63_2_1_y3_0),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_msb_Z[52]),
	.D(late_flags_msb_Z[116]),
	.A(late_found_msb_63_2_1_y0_6),
	.FCI(late_found_msb_63_2_1_co0_6)
);
defparam late_found_msb_63_2_1_wmux_14.INIT=20'h0F588;
// @24:170
  ARI1 late_found_msb_63_2_1_wmux_13 (
	.FCO(late_found_msb_63_2_1_co0_6),
	.S(late_found_msb_63_2_1_wmux_13_S),
	.Y(late_found_msb_63_2_1_y0_6),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_msb_Z[20]),
	.D(late_flags_msb_Z[84]),
	.A(emflag_cnt_Z[6]),
	.FCI(late_found_msb_63_2_1_co1_5)
);
defparam late_found_msb_63_2_1_wmux_13.INIT=20'h0FA44;
// @24:170
  ARI1 late_found_msb_63_2_1_wmux_12 (
	.FCO(late_found_msb_63_2_1_co1_5),
	.S(late_found_msb_63_2_1_wmux_12_S),
	.Y(late_found_msb_63_2_1_y1_0),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_msb_Z[36]),
	.D(late_flags_msb_Z[100]),
	.A(late_found_msb_63_2_1_y0_5),
	.FCI(late_found_msb_63_2_1_co0_5)
);
defparam late_found_msb_63_2_1_wmux_12.INIT=20'h0F588;
// @24:170
  ARI1 late_found_msb_63_2_1_wmux_11 (
	.FCO(late_found_msb_63_2_1_co0_5),
	.S(late_found_msb_63_2_1_wmux_11_S),
	.Y(late_found_msb_63_2_1_y0_5),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_msb_Z[4]),
	.D(late_flags_msb_Z[68]),
	.A(emflag_cnt_Z[6]),
	.FCI(late_found_msb_63_2_1_co1_4)
);
defparam late_found_msb_63_2_1_wmux_11.INIT=20'h0FA44;
// @24:170
  ARI1 late_found_msb_63_2_1_wmux_10 (
	.FCO(late_found_msb_63_2_1_co1_4),
	.S(late_found_msb_63_2_1_wmux_10_S),
	.Y(late_found_msb_63_2_1_y0_4),
	.B(late_found_msb_63_2_1_0_y9),
	.C(emflag_cnt_Z[2]),
	.D(emflag_cnt_Z[1]),
	.A(late_found_msb_63_2_1_0_y21),
	.FCI(late_found_msb_63_2_1_co0_4)
);
defparam late_found_msb_63_2_1_wmux_10.INIT=20'h0CEC2;
// @24:170
  ARI1 late_found_msb_63_2_1_wmux_9 (
	.FCO(late_found_msb_63_2_1_co0_4),
	.S(late_found_msb_63_2_1_wmux_9_S),
	.Y(N_2285),
	.B(late_found_msb_63_2_1_y0_4),
	.C(late_found_msb_63_2_1_0_y33),
	.D(emflag_cnt_Z[1]),
	.A(late_found_msb_63_2_1_0_y45),
	.FCI(late_found_msb_63_2_1_co1_3)
);
defparam late_found_msb_63_2_1_wmux_9.INIT=20'h0EA4A;
// @24:170
  ARI1 late_found_msb_63_2_1_wmux_8 (
	.FCO(late_found_msb_63_2_1_co1_3),
	.S(late_found_msb_63_2_1_wmux_8_S),
	.Y(late_found_msb_63_2_1_0_y9),
	.B(late_found_msb_63_2_1_0_y3),
	.C(late_found_msb_63_2_1_0_y1),
	.D(emflag_cnt_Z[3]),
	.A(late_found_msb_63_2_1_y0_3),
	.FCI(late_found_msb_63_2_1_co0_3)
);
defparam late_found_msb_63_2_1_wmux_8.INIT=20'h0FA0C;
// @24:170
  ARI1 late_found_msb_63_2_1_wmux_7 (
	.FCO(late_found_msb_63_2_1_co0_3),
	.S(late_found_msb_63_2_1_wmux_7_S),
	.Y(late_found_msb_63_2_1_y0_3),
	.B(late_found_msb_63_2_1_0_y5),
	.C(emflag_cnt_Z[4]),
	.D(emflag_cnt_Z[3]),
	.A(late_found_msb_63_2_1_0_y7),
	.FCI(late_found_msb_63_2_1_co1_2)
);
defparam late_found_msb_63_2_1_wmux_7.INIT=20'h0EC2C;
// @24:170
  ARI1 late_found_msb_63_2_1_wmux_6 (
	.FCO(late_found_msb_63_2_1_co1_2),
	.S(late_found_msb_63_2_1_wmux_6_S),
	.Y(late_found_msb_63_2_1_0_y7),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_msb_Z[56]),
	.D(late_flags_msb_Z[120]),
	.A(late_found_msb_63_2_1_y0_2),
	.FCI(late_found_msb_63_2_1_co0_2)
);
defparam late_found_msb_63_2_1_wmux_6.INIT=20'h0F588;
// @24:170
  ARI1 late_found_msb_63_2_1_wmux_5 (
	.FCO(late_found_msb_63_2_1_co0_2),
	.S(late_found_msb_63_2_1_wmux_5_S),
	.Y(late_found_msb_63_2_1_y0_2),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_msb_Z[24]),
	.D(late_flags_msb_Z[88]),
	.A(emflag_cnt_Z[6]),
	.FCI(late_found_msb_63_2_1_co1_1)
);
defparam late_found_msb_63_2_1_wmux_5.INIT=20'h0FA44;
// @24:170
  ARI1 late_found_msb_63_2_1_wmux_4 (
	.FCO(late_found_msb_63_2_1_co1_1),
	.S(late_found_msb_63_2_1_wmux_4_S),
	.Y(late_found_msb_63_2_1_0_y5),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_msb_Z[40]),
	.D(late_flags_msb_Z[104]),
	.A(late_found_msb_63_2_1_y0_1),
	.FCI(late_found_msb_63_2_1_co0_1)
);
defparam late_found_msb_63_2_1_wmux_4.INIT=20'h0F588;
// @24:170
  ARI1 late_found_msb_63_2_1_wmux_3 (
	.FCO(late_found_msb_63_2_1_co0_1),
	.S(late_found_msb_63_2_1_wmux_3_S),
	.Y(late_found_msb_63_2_1_y0_1),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_msb_Z[8]),
	.D(late_flags_msb_Z[72]),
	.A(emflag_cnt_Z[6]),
	.FCI(late_found_msb_63_2_1_co1_0)
);
defparam late_found_msb_63_2_1_wmux_3.INIT=20'h0FA44;
// @24:170
  ARI1 late_found_msb_63_2_1_wmux_2 (
	.FCO(late_found_msb_63_2_1_co1_0),
	.S(late_found_msb_63_2_1_wmux_2_S),
	.Y(late_found_msb_63_2_1_0_y3),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_msb_Z[48]),
	.D(late_flags_msb_Z[112]),
	.A(late_found_msb_63_2_1_y0_0),
	.FCI(late_found_msb_63_2_1_co0_0)
);
defparam late_found_msb_63_2_1_wmux_2.INIT=20'h0F588;
// @24:170
  ARI1 late_found_msb_63_2_1_wmux_1 (
	.FCO(late_found_msb_63_2_1_co0_0),
	.S(late_found_msb_63_2_1_wmux_1_S),
	.Y(late_found_msb_63_2_1_y0_0),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_msb_Z[16]),
	.D(late_flags_msb_Z[80]),
	.A(emflag_cnt_Z[6]),
	.FCI(late_found_msb_63_2_1_0_co1)
);
defparam late_found_msb_63_2_1_wmux_1.INIT=20'h0FA44;
// @24:170
  ARI1 late_found_msb_63_2_1_wmux_0 (
	.FCO(late_found_msb_63_2_1_0_co1),
	.S(late_found_msb_63_2_1_wmux_0_S),
	.Y(late_found_msb_63_2_1_0_y1),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_msb_Z[32]),
	.D(late_flags_msb_Z[96]),
	.A(late_found_msb_63_2_1_0_y0),
	.FCI(late_found_msb_63_2_1_0_co0)
);
defparam late_found_msb_63_2_1_wmux_0.INIT=20'h0F588;
// @24:170
  ARI1 late_found_msb_63_2_1_0_wmux (
	.FCO(late_found_msb_63_2_1_0_co0),
	.S(late_found_msb_63_2_1_0_wmux_S),
	.Y(late_found_msb_63_2_1_0_y0),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_msb_Z[0]),
	.D(late_flags_msb_Z[64]),
	.A(emflag_cnt_Z[6]),
	.FCI(VCC)
);
defparam late_found_msb_63_2_1_0_wmux.INIT=20'h0FA44;
// @24:170
  ARI1 late_found_msb_126_2_1_wmux_44 (
	.FCO(late_found_msb_126_2_1_co1_21),
	.S(late_found_msb_126_2_1_wmux_44_S),
	.Y(late_found_msb_126_2_1_0_y45),
	.B(late_found_msb_126_2_1_y3_2),
	.C(late_found_msb_126_2_1_y1_2),
	.D(emflag_cnt_Z[3]),
	.A(late_found_msb_126_2_1_y0_19),
	.FCI(late_found_msb_126_2_1_co0_21)
);
defparam late_found_msb_126_2_1_wmux_44.INIT=20'h0FA0C;
// @24:170
  ARI1 late_found_msb_126_2_1_wmux_43 (
	.FCO(late_found_msb_126_2_1_co0_21),
	.S(late_found_msb_126_2_1_wmux_43_S),
	.Y(late_found_msb_126_2_1_y0_19),
	.B(late_found_msb_126_2_1_y5_2),
	.C(emflag_cnt_Z[4]),
	.D(emflag_cnt_Z[3]),
	.A(late_found_msb_126_2_1_y7_2),
	.FCI(late_found_msb_126_2_1_co1_20)
);
defparam late_found_msb_126_2_1_wmux_43.INIT=20'h0EC2C;
// @24:170
  ARI1 late_found_msb_126_2_1_wmux_42 (
	.FCO(late_found_msb_126_2_1_co1_20),
	.S(late_found_msb_126_2_1_wmux_42_S),
	.Y(late_found_msb_126_2_1_y7_2),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_msb_Z[63]),
	.D(late_flags_msb_Z[127]),
	.A(late_found_msb_126_2_1_y0_18),
	.FCI(late_found_msb_126_2_1_co0_20)
);
defparam late_found_msb_126_2_1_wmux_42.INIT=20'h0F588;
// @24:170
  ARI1 late_found_msb_126_2_1_wmux_41 (
	.FCO(late_found_msb_126_2_1_co0_20),
	.S(late_found_msb_126_2_1_wmux_41_S),
	.Y(late_found_msb_126_2_1_y0_18),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_msb_Z[31]),
	.D(late_flags_msb_Z[95]),
	.A(emflag_cnt_Z[6]),
	.FCI(late_found_msb_126_2_1_co1_19)
);
defparam late_found_msb_126_2_1_wmux_41.INIT=20'h0FA44;
// @24:170
  ARI1 late_found_msb_126_2_1_wmux_40 (
	.FCO(late_found_msb_126_2_1_co1_19),
	.S(late_found_msb_126_2_1_wmux_40_S),
	.Y(late_found_msb_126_2_1_y5_2),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_msb_Z[47]),
	.D(late_flags_msb_Z[111]),
	.A(late_found_msb_126_2_1_y0_17),
	.FCI(late_found_msb_126_2_1_co0_19)
);
defparam late_found_msb_126_2_1_wmux_40.INIT=20'h0F588;
// @24:170
  ARI1 late_found_msb_126_2_1_wmux_39 (
	.FCO(late_found_msb_126_2_1_co0_19),
	.S(late_found_msb_126_2_1_wmux_39_S),
	.Y(late_found_msb_126_2_1_y0_17),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_msb_Z[15]),
	.D(late_flags_msb_Z[79]),
	.A(emflag_cnt_Z[6]),
	.FCI(late_found_msb_126_2_1_co1_18)
);
defparam late_found_msb_126_2_1_wmux_39.INIT=20'h0FA44;
// @24:170
  ARI1 late_found_msb_126_2_1_wmux_38 (
	.FCO(late_found_msb_126_2_1_co1_18),
	.S(late_found_msb_126_2_1_wmux_38_S),
	.Y(late_found_msb_126_2_1_y3_2),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_msb_Z[55]),
	.D(late_flags_msb_Z[119]),
	.A(late_found_msb_126_2_1_y0_16),
	.FCI(late_found_msb_126_2_1_co0_18)
);
defparam late_found_msb_126_2_1_wmux_38.INIT=20'h0F588;
// @24:170
  ARI1 late_found_msb_126_2_1_wmux_37 (
	.FCO(late_found_msb_126_2_1_co0_18),
	.S(late_found_msb_126_2_1_wmux_37_S),
	.Y(late_found_msb_126_2_1_y0_16),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_msb_Z[23]),
	.D(late_flags_msb_Z[87]),
	.A(emflag_cnt_Z[6]),
	.FCI(late_found_msb_126_2_1_co1_17)
);
defparam late_found_msb_126_2_1_wmux_37.INIT=20'h0FA44;
// @24:170
  ARI1 late_found_msb_126_2_1_wmux_36 (
	.FCO(late_found_msb_126_2_1_co1_17),
	.S(late_found_msb_126_2_1_wmux_36_S),
	.Y(late_found_msb_126_2_1_y1_2),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_msb_Z[39]),
	.D(late_flags_msb_Z[103]),
	.A(late_found_msb_126_2_1_y0_15),
	.FCI(late_found_msb_126_2_1_co0_17)
);
defparam late_found_msb_126_2_1_wmux_36.INIT=20'h0F588;
// @24:170
  ARI1 late_found_msb_126_2_1_wmux_35 (
	.FCO(late_found_msb_126_2_1_co0_17),
	.S(late_found_msb_126_2_1_wmux_35_S),
	.Y(late_found_msb_126_2_1_y0_15),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_msb_Z[7]),
	.D(late_flags_msb_Z[71]),
	.A(emflag_cnt_Z[6]),
	.FCI(late_found_msb_126_2_1_co1_16)
);
defparam late_found_msb_126_2_1_wmux_35.INIT=20'h0FA44;
// @24:170
  ARI1 late_found_msb_126_2_1_wmux_34 (
	.FCO(late_found_msb_126_2_1_co1_16),
	.S(late_found_msb_126_2_1_wmux_34_S),
	.Y(late_found_msb_126_2_1_wmux_34_Y),
	.B(VCC),
	.C(emflag_cnt_Z[4]),
	.D(VCC),
	.A(VCC),
	.FCI(late_found_msb_126_2_1_co0_16)
);
defparam late_found_msb_126_2_1_wmux_34.INIT=20'h0FA0C;
// @24:170
  ARI1 late_found_msb_126_2_1_wmux_33 (
	.FCO(late_found_msb_126_2_1_co0_16),
	.S(late_found_msb_126_2_1_wmux_33_S),
	.Y(late_found_msb_126_2_1_wmux_33_Y),
	.B(VCC),
	.C(emflag_cnt_Z[4]),
	.D(VCC),
	.A(VCC),
	.FCI(late_found_msb_126_2_1_co1_15)
);
defparam late_found_msb_126_2_1_wmux_33.INIT=20'h0FA0C;
// @24:170
  ARI1 late_found_msb_126_2_1_wmux_32 (
	.FCO(late_found_msb_126_2_1_co1_15),
	.S(late_found_msb_126_2_1_wmux_32_S),
	.Y(late_found_msb_126_2_1_0_y33),
	.B(late_found_msb_126_2_1_y3_1),
	.C(late_found_msb_126_2_1_y1_1),
	.D(emflag_cnt_Z[3]),
	.A(late_found_msb_126_2_1_y0_14),
	.FCI(late_found_msb_126_2_1_co0_15)
);
defparam late_found_msb_126_2_1_wmux_32.INIT=20'h0FA0C;
// @24:170
  ARI1 late_found_msb_126_2_1_wmux_31 (
	.FCO(late_found_msb_126_2_1_co0_15),
	.S(late_found_msb_126_2_1_wmux_31_S),
	.Y(late_found_msb_126_2_1_y0_14),
	.B(late_found_msb_126_2_1_y5_1),
	.C(emflag_cnt_Z[4]),
	.D(emflag_cnt_Z[3]),
	.A(late_found_msb_126_2_1_y7_1),
	.FCI(late_found_msb_126_2_1_co1_14)
);
defparam late_found_msb_126_2_1_wmux_31.INIT=20'h0EC2C;
// @24:170
  ARI1 late_found_msb_126_2_1_wmux_30 (
	.FCO(late_found_msb_126_2_1_co1_14),
	.S(late_found_msb_126_2_1_wmux_30_S),
	.Y(late_found_msb_126_2_1_y7_1),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_msb_Z[59]),
	.D(late_flags_msb_Z[123]),
	.A(late_found_msb_126_2_1_y0_13),
	.FCI(late_found_msb_126_2_1_co0_14)
);
defparam late_found_msb_126_2_1_wmux_30.INIT=20'h0F588;
// @24:170
  ARI1 late_found_msb_126_2_1_wmux_29 (
	.FCO(late_found_msb_126_2_1_co0_14),
	.S(late_found_msb_126_2_1_wmux_29_S),
	.Y(late_found_msb_126_2_1_y0_13),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_msb_Z[27]),
	.D(late_flags_msb_Z[91]),
	.A(emflag_cnt_Z[6]),
	.FCI(late_found_msb_126_2_1_co1_13)
);
defparam late_found_msb_126_2_1_wmux_29.INIT=20'h0FA44;
// @24:170
  ARI1 late_found_msb_126_2_1_wmux_28 (
	.FCO(late_found_msb_126_2_1_co1_13),
	.S(late_found_msb_126_2_1_wmux_28_S),
	.Y(late_found_msb_126_2_1_y5_1),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_msb_Z[43]),
	.D(late_flags_msb_Z[107]),
	.A(late_found_msb_126_2_1_y0_12),
	.FCI(late_found_msb_126_2_1_co0_13)
);
defparam late_found_msb_126_2_1_wmux_28.INIT=20'h0F588;
// @24:170
  ARI1 late_found_msb_126_2_1_wmux_27 (
	.FCO(late_found_msb_126_2_1_co0_13),
	.S(late_found_msb_126_2_1_wmux_27_S),
	.Y(late_found_msb_126_2_1_y0_12),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_msb_Z[11]),
	.D(late_flags_msb_Z[75]),
	.A(emflag_cnt_Z[6]),
	.FCI(late_found_msb_126_2_1_co1_12)
);
defparam late_found_msb_126_2_1_wmux_27.INIT=20'h0FA44;
// @24:170
  ARI1 late_found_msb_126_2_1_wmux_26 (
	.FCO(late_found_msb_126_2_1_co1_12),
	.S(late_found_msb_126_2_1_wmux_26_S),
	.Y(late_found_msb_126_2_1_y3_1),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_msb_Z[51]),
	.D(late_flags_msb_Z[115]),
	.A(late_found_msb_126_2_1_y0_11),
	.FCI(late_found_msb_126_2_1_co0_12)
);
defparam late_found_msb_126_2_1_wmux_26.INIT=20'h0F588;
// @24:170
  ARI1 late_found_msb_126_2_1_wmux_25 (
	.FCO(late_found_msb_126_2_1_co0_12),
	.S(late_found_msb_126_2_1_wmux_25_S),
	.Y(late_found_msb_126_2_1_y0_11),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_msb_Z[19]),
	.D(late_flags_msb_Z[83]),
	.A(emflag_cnt_Z[6]),
	.FCI(late_found_msb_126_2_1_co1_11)
);
defparam late_found_msb_126_2_1_wmux_25.INIT=20'h0FA44;
// @24:170
  ARI1 late_found_msb_126_2_1_wmux_24 (
	.FCO(late_found_msb_126_2_1_co1_11),
	.S(late_found_msb_126_2_1_wmux_24_S),
	.Y(late_found_msb_126_2_1_y1_1),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_msb_Z[35]),
	.D(late_flags_msb_Z[99]),
	.A(late_found_msb_126_2_1_y0_10),
	.FCI(late_found_msb_126_2_1_co0_11)
);
defparam late_found_msb_126_2_1_wmux_24.INIT=20'h0F588;
// @24:170
  ARI1 late_found_msb_126_2_1_wmux_23 (
	.FCO(late_found_msb_126_2_1_co0_11),
	.S(late_found_msb_126_2_1_wmux_23_S),
	.Y(late_found_msb_126_2_1_y0_10),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_msb_Z[3]),
	.D(late_flags_msb_Z[67]),
	.A(emflag_cnt_Z[6]),
	.FCI(late_found_msb_126_2_1_co1_10)
);
defparam late_found_msb_126_2_1_wmux_23.INIT=20'h0FA44;
// @24:170
  ARI1 late_found_msb_126_2_1_wmux_22 (
	.FCO(late_found_msb_126_2_1_co1_10),
	.S(late_found_msb_126_2_1_wmux_22_S),
	.Y(late_found_msb_126_2_1_wmux_22_Y),
	.B(VCC),
	.C(emflag_cnt_Z[4]),
	.D(VCC),
	.A(VCC),
	.FCI(late_found_msb_126_2_1_co0_10)
);
defparam late_found_msb_126_2_1_wmux_22.INIT=20'h0FA0C;
// @24:170
  ARI1 late_found_msb_126_2_1_wmux_21 (
	.FCO(late_found_msb_126_2_1_co0_10),
	.S(late_found_msb_126_2_1_wmux_21_S),
	.Y(late_found_msb_126_2_1_wmux_21_Y),
	.B(VCC),
	.C(emflag_cnt_Z[4]),
	.D(VCC),
	.A(VCC),
	.FCI(late_found_msb_126_2_1_co1_9)
);
defparam late_found_msb_126_2_1_wmux_21.INIT=20'h0FA0C;
// @24:170
  ARI1 late_found_msb_126_2_1_wmux_20 (
	.FCO(late_found_msb_126_2_1_co1_9),
	.S(late_found_msb_126_2_1_wmux_20_S),
	.Y(late_found_msb_126_2_1_0_y21),
	.B(late_found_msb_126_2_1_y3_0),
	.C(late_found_msb_126_2_1_y1_0),
	.D(emflag_cnt_Z[3]),
	.A(late_found_msb_126_2_1_y0_9),
	.FCI(late_found_msb_126_2_1_co0_9)
);
defparam late_found_msb_126_2_1_wmux_20.INIT=20'h0FA0C;
// @24:170
  ARI1 late_found_msb_126_2_1_wmux_19 (
	.FCO(late_found_msb_126_2_1_co0_9),
	.S(late_found_msb_126_2_1_wmux_19_S),
	.Y(late_found_msb_126_2_1_y0_9),
	.B(late_found_msb_126_2_1_y5_0),
	.C(emflag_cnt_Z[4]),
	.D(emflag_cnt_Z[3]),
	.A(late_found_msb_126_2_1_y7_0),
	.FCI(late_found_msb_126_2_1_co1_8)
);
defparam late_found_msb_126_2_1_wmux_19.INIT=20'h0EC2C;
// @24:170
  ARI1 late_found_msb_126_2_1_wmux_18 (
	.FCO(late_found_msb_126_2_1_co1_8),
	.S(late_found_msb_126_2_1_wmux_18_S),
	.Y(late_found_msb_126_2_1_y7_0),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_msb_Z[61]),
	.D(late_flags_msb_Z[125]),
	.A(late_found_msb_126_2_1_y0_8),
	.FCI(late_found_msb_126_2_1_co0_8)
);
defparam late_found_msb_126_2_1_wmux_18.INIT=20'h0F588;
// @24:170
  ARI1 late_found_msb_126_2_1_wmux_17 (
	.FCO(late_found_msb_126_2_1_co0_8),
	.S(late_found_msb_126_2_1_wmux_17_S),
	.Y(late_found_msb_126_2_1_y0_8),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_msb_Z[29]),
	.D(late_flags_msb_Z[93]),
	.A(emflag_cnt_Z[6]),
	.FCI(late_found_msb_126_2_1_co1_7)
);
defparam late_found_msb_126_2_1_wmux_17.INIT=20'h0FA44;
// @24:170
  ARI1 late_found_msb_126_2_1_wmux_16 (
	.FCO(late_found_msb_126_2_1_co1_7),
	.S(late_found_msb_126_2_1_wmux_16_S),
	.Y(late_found_msb_126_2_1_y5_0),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_msb_Z[45]),
	.D(late_flags_msb_Z[109]),
	.A(late_found_msb_126_2_1_y0_7),
	.FCI(late_found_msb_126_2_1_co0_7)
);
defparam late_found_msb_126_2_1_wmux_16.INIT=20'h0F588;
// @24:170
  ARI1 late_found_msb_126_2_1_wmux_15 (
	.FCO(late_found_msb_126_2_1_co0_7),
	.S(late_found_msb_126_2_1_wmux_15_S),
	.Y(late_found_msb_126_2_1_y0_7),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_msb_Z[13]),
	.D(late_flags_msb_Z[77]),
	.A(emflag_cnt_Z[6]),
	.FCI(late_found_msb_126_2_1_co1_6)
);
defparam late_found_msb_126_2_1_wmux_15.INIT=20'h0FA44;
// @24:170
  ARI1 late_found_msb_126_2_1_wmux_14 (
	.FCO(late_found_msb_126_2_1_co1_6),
	.S(late_found_msb_126_2_1_wmux_14_S),
	.Y(late_found_msb_126_2_1_y3_0),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_msb_Z[53]),
	.D(late_flags_msb_Z[117]),
	.A(late_found_msb_126_2_1_y0_6),
	.FCI(late_found_msb_126_2_1_co0_6)
);
defparam late_found_msb_126_2_1_wmux_14.INIT=20'h0F588;
// @24:170
  ARI1 late_found_msb_126_2_1_wmux_13 (
	.FCO(late_found_msb_126_2_1_co0_6),
	.S(late_found_msb_126_2_1_wmux_13_S),
	.Y(late_found_msb_126_2_1_y0_6),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_msb_Z[21]),
	.D(late_flags_msb_Z[85]),
	.A(emflag_cnt_Z[6]),
	.FCI(late_found_msb_126_2_1_co1_5)
);
defparam late_found_msb_126_2_1_wmux_13.INIT=20'h0FA44;
// @24:170
  ARI1 late_found_msb_126_2_1_wmux_12 (
	.FCO(late_found_msb_126_2_1_co1_5),
	.S(late_found_msb_126_2_1_wmux_12_S),
	.Y(late_found_msb_126_2_1_y1_0),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_msb_Z[37]),
	.D(late_flags_msb_Z[101]),
	.A(late_found_msb_126_2_1_y0_5),
	.FCI(late_found_msb_126_2_1_co0_5)
);
defparam late_found_msb_126_2_1_wmux_12.INIT=20'h0F588;
// @24:170
  ARI1 late_found_msb_126_2_1_wmux_11 (
	.FCO(late_found_msb_126_2_1_co0_5),
	.S(late_found_msb_126_2_1_wmux_11_S),
	.Y(late_found_msb_126_2_1_y0_5),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_msb_Z[5]),
	.D(late_flags_msb_Z[69]),
	.A(emflag_cnt_Z[6]),
	.FCI(late_found_msb_126_2_1_co1_4)
);
defparam late_found_msb_126_2_1_wmux_11.INIT=20'h0FA44;
// @24:170
  ARI1 late_found_msb_126_2_1_wmux_10 (
	.FCO(late_found_msb_126_2_1_co1_4),
	.S(late_found_msb_126_2_1_wmux_10_S),
	.Y(late_found_msb_126_2_1_y0_4),
	.B(late_found_msb_126_2_1_0_y9),
	.C(emflag_cnt_Z[2]),
	.D(emflag_cnt_Z[1]),
	.A(late_found_msb_126_2_1_0_y21),
	.FCI(late_found_msb_126_2_1_co0_4)
);
defparam late_found_msb_126_2_1_wmux_10.INIT=20'h0CEC2;
// @24:170
  ARI1 late_found_msb_126_2_1_wmux_9 (
	.FCO(late_found_msb_126_2_1_co0_4),
	.S(late_found_msb_126_2_1_wmux_9_S),
	.Y(N_2348),
	.B(late_found_msb_126_2_1_y0_4),
	.C(late_found_msb_126_2_1_0_y33),
	.D(emflag_cnt_Z[1]),
	.A(late_found_msb_126_2_1_0_y45),
	.FCI(late_found_msb_126_2_1_co1_3)
);
defparam late_found_msb_126_2_1_wmux_9.INIT=20'h0EA4A;
// @24:170
  ARI1 late_found_msb_126_2_1_wmux_8 (
	.FCO(late_found_msb_126_2_1_co1_3),
	.S(late_found_msb_126_2_1_wmux_8_S),
	.Y(late_found_msb_126_2_1_0_y9),
	.B(late_found_msb_126_2_1_0_y3),
	.C(late_found_msb_126_2_1_0_y1),
	.D(emflag_cnt_Z[3]),
	.A(late_found_msb_126_2_1_y0_3),
	.FCI(late_found_msb_126_2_1_co0_3)
);
defparam late_found_msb_126_2_1_wmux_8.INIT=20'h0FA0C;
// @24:170
  ARI1 late_found_msb_126_2_1_wmux_7 (
	.FCO(late_found_msb_126_2_1_co0_3),
	.S(late_found_msb_126_2_1_wmux_7_S),
	.Y(late_found_msb_126_2_1_y0_3),
	.B(late_found_msb_126_2_1_0_y5),
	.C(emflag_cnt_Z[4]),
	.D(emflag_cnt_Z[3]),
	.A(late_found_msb_126_2_1_0_y7),
	.FCI(late_found_msb_126_2_1_co1_2)
);
defparam late_found_msb_126_2_1_wmux_7.INIT=20'h0EC2C;
// @24:170
  ARI1 late_found_msb_126_2_1_wmux_6 (
	.FCO(late_found_msb_126_2_1_co1_2),
	.S(late_found_msb_126_2_1_wmux_6_S),
	.Y(late_found_msb_126_2_1_0_y7),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_msb_Z[57]),
	.D(late_flags_msb_Z[121]),
	.A(late_found_msb_126_2_1_y0_2),
	.FCI(late_found_msb_126_2_1_co0_2)
);
defparam late_found_msb_126_2_1_wmux_6.INIT=20'h0F588;
// @24:170
  ARI1 late_found_msb_126_2_1_wmux_5 (
	.FCO(late_found_msb_126_2_1_co0_2),
	.S(late_found_msb_126_2_1_wmux_5_S),
	.Y(late_found_msb_126_2_1_y0_2),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_msb_Z[25]),
	.D(late_flags_msb_Z[89]),
	.A(emflag_cnt_Z[6]),
	.FCI(late_found_msb_126_2_1_co1_1)
);
defparam late_found_msb_126_2_1_wmux_5.INIT=20'h0FA44;
// @24:170
  ARI1 late_found_msb_126_2_1_wmux_4 (
	.FCO(late_found_msb_126_2_1_co1_1),
	.S(late_found_msb_126_2_1_wmux_4_S),
	.Y(late_found_msb_126_2_1_0_y5),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_msb_Z[41]),
	.D(late_flags_msb_Z[105]),
	.A(late_found_msb_126_2_1_y0_1),
	.FCI(late_found_msb_126_2_1_co0_1)
);
defparam late_found_msb_126_2_1_wmux_4.INIT=20'h0F588;
// @24:170
  ARI1 late_found_msb_126_2_1_wmux_3 (
	.FCO(late_found_msb_126_2_1_co0_1),
	.S(late_found_msb_126_2_1_wmux_3_S),
	.Y(late_found_msb_126_2_1_y0_1),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_msb_Z[9]),
	.D(late_flags_msb_Z[73]),
	.A(emflag_cnt_Z[6]),
	.FCI(late_found_msb_126_2_1_co1_0)
);
defparam late_found_msb_126_2_1_wmux_3.INIT=20'h0FA44;
// @24:170
  ARI1 late_found_msb_126_2_1_wmux_2 (
	.FCO(late_found_msb_126_2_1_co1_0),
	.S(late_found_msb_126_2_1_wmux_2_S),
	.Y(late_found_msb_126_2_1_0_y3),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_msb_Z[49]),
	.D(late_flags_msb_Z[113]),
	.A(late_found_msb_126_2_1_y0_0),
	.FCI(late_found_msb_126_2_1_co0_0)
);
defparam late_found_msb_126_2_1_wmux_2.INIT=20'h0F588;
// @24:170
  ARI1 late_found_msb_126_2_1_wmux_1 (
	.FCO(late_found_msb_126_2_1_co0_0),
	.S(late_found_msb_126_2_1_wmux_1_S),
	.Y(late_found_msb_126_2_1_y0_0),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_msb_Z[17]),
	.D(late_flags_msb_Z[81]),
	.A(emflag_cnt_Z[6]),
	.FCI(late_found_msb_126_2_1_0_co1)
);
defparam late_found_msb_126_2_1_wmux_1.INIT=20'h0FA44;
// @24:170
  ARI1 late_found_msb_126_2_1_wmux_0 (
	.FCO(late_found_msb_126_2_1_0_co1),
	.S(late_found_msb_126_2_1_wmux_0_S),
	.Y(late_found_msb_126_2_1_0_y1),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_msb_Z[33]),
	.D(late_flags_msb_Z[97]),
	.A(late_found_msb_126_2_1_0_y0),
	.FCI(late_found_msb_126_2_1_0_co0)
);
defparam late_found_msb_126_2_1_wmux_0.INIT=20'h0F588;
// @24:170
  ARI1 late_found_msb_126_2_1_0_wmux (
	.FCO(late_found_msb_126_2_1_0_co0),
	.S(late_found_msb_126_2_1_0_wmux_S),
	.Y(late_found_msb_126_2_1_0_y0),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_msb_Z[1]),
	.D(late_flags_msb_Z[65]),
	.A(emflag_cnt_Z[6]),
	.FCI(VCC)
);
defparam late_found_msb_126_2_1_0_wmux.INIT=20'h0FA44;
// @24:170
  ARI1 late_found_lsb_126_2_1_wmux_44 (
	.FCO(late_found_lsb_126_2_1_co1_21),
	.S(late_found_lsb_126_2_1_wmux_44_S),
	.Y(late_found_lsb_126_2_1_0_y45),
	.B(late_found_lsb_126_2_1_y3_2),
	.C(late_found_lsb_126_2_1_y1_2),
	.D(emflag_cnt_Z[3]),
	.A(late_found_lsb_126_2_1_y0_19),
	.FCI(late_found_lsb_126_2_1_co0_21)
);
defparam late_found_lsb_126_2_1_wmux_44.INIT=20'h0FA0C;
// @24:170
  ARI1 late_found_lsb_126_2_1_wmux_43 (
	.FCO(late_found_lsb_126_2_1_co0_21),
	.S(late_found_lsb_126_2_1_wmux_43_S),
	.Y(late_found_lsb_126_2_1_y0_19),
	.B(late_found_lsb_126_2_1_y5_2),
	.C(emflag_cnt_Z[4]),
	.D(emflag_cnt_Z[3]),
	.A(late_found_lsb_126_2_1_y7_2),
	.FCI(late_found_lsb_126_2_1_co1_20)
);
defparam late_found_lsb_126_2_1_wmux_43.INIT=20'h0EC2C;
// @24:170
  ARI1 late_found_lsb_126_2_1_wmux_42 (
	.FCO(late_found_lsb_126_2_1_co1_20),
	.S(late_found_lsb_126_2_1_wmux_42_S),
	.Y(late_found_lsb_126_2_1_y7_2),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_lsb_Z[63]),
	.D(late_flags_lsb_Z[127]),
	.A(late_found_lsb_126_2_1_y0_18),
	.FCI(late_found_lsb_126_2_1_co0_20)
);
defparam late_found_lsb_126_2_1_wmux_42.INIT=20'h0F588;
// @24:170
  ARI1 late_found_lsb_126_2_1_wmux_41 (
	.FCO(late_found_lsb_126_2_1_co0_20),
	.S(late_found_lsb_126_2_1_wmux_41_S),
	.Y(late_found_lsb_126_2_1_y0_18),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_lsb_Z[31]),
	.D(late_flags_lsb_Z[95]),
	.A(emflag_cnt_Z[6]),
	.FCI(late_found_lsb_126_2_1_co1_19)
);
defparam late_found_lsb_126_2_1_wmux_41.INIT=20'h0FA44;
// @24:170
  ARI1 late_found_lsb_126_2_1_wmux_40 (
	.FCO(late_found_lsb_126_2_1_co1_19),
	.S(late_found_lsb_126_2_1_wmux_40_S),
	.Y(late_found_lsb_126_2_1_y5_2),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_lsb_Z[47]),
	.D(late_flags_lsb_Z[111]),
	.A(late_found_lsb_126_2_1_y0_17),
	.FCI(late_found_lsb_126_2_1_co0_19)
);
defparam late_found_lsb_126_2_1_wmux_40.INIT=20'h0F588;
// @24:170
  ARI1 late_found_lsb_126_2_1_wmux_39 (
	.FCO(late_found_lsb_126_2_1_co0_19),
	.S(late_found_lsb_126_2_1_wmux_39_S),
	.Y(late_found_lsb_126_2_1_y0_17),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_lsb_Z[15]),
	.D(late_flags_lsb_Z[79]),
	.A(emflag_cnt_Z[6]),
	.FCI(late_found_lsb_126_2_1_co1_18)
);
defparam late_found_lsb_126_2_1_wmux_39.INIT=20'h0FA44;
// @24:170
  ARI1 late_found_lsb_126_2_1_wmux_38 (
	.FCO(late_found_lsb_126_2_1_co1_18),
	.S(late_found_lsb_126_2_1_wmux_38_S),
	.Y(late_found_lsb_126_2_1_y3_2),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_lsb_Z[55]),
	.D(late_flags_lsb_Z[119]),
	.A(late_found_lsb_126_2_1_y0_16),
	.FCI(late_found_lsb_126_2_1_co0_18)
);
defparam late_found_lsb_126_2_1_wmux_38.INIT=20'h0F588;
// @24:170
  ARI1 late_found_lsb_126_2_1_wmux_37 (
	.FCO(late_found_lsb_126_2_1_co0_18),
	.S(late_found_lsb_126_2_1_wmux_37_S),
	.Y(late_found_lsb_126_2_1_y0_16),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_lsb_Z[23]),
	.D(late_flags_lsb_Z[87]),
	.A(emflag_cnt_Z[6]),
	.FCI(late_found_lsb_126_2_1_co1_17)
);
defparam late_found_lsb_126_2_1_wmux_37.INIT=20'h0FA44;
// @24:170
  ARI1 late_found_lsb_126_2_1_wmux_36 (
	.FCO(late_found_lsb_126_2_1_co1_17),
	.S(late_found_lsb_126_2_1_wmux_36_S),
	.Y(late_found_lsb_126_2_1_y1_2),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_lsb_Z[39]),
	.D(late_flags_lsb_Z[103]),
	.A(late_found_lsb_126_2_1_y0_15),
	.FCI(late_found_lsb_126_2_1_co0_17)
);
defparam late_found_lsb_126_2_1_wmux_36.INIT=20'h0F588;
// @24:170
  ARI1 late_found_lsb_126_2_1_wmux_35 (
	.FCO(late_found_lsb_126_2_1_co0_17),
	.S(late_found_lsb_126_2_1_wmux_35_S),
	.Y(late_found_lsb_126_2_1_y0_15),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_lsb_Z[7]),
	.D(late_flags_lsb_Z[71]),
	.A(emflag_cnt_Z[6]),
	.FCI(late_found_lsb_126_2_1_co1_16)
);
defparam late_found_lsb_126_2_1_wmux_35.INIT=20'h0FA44;
// @24:170
  ARI1 late_found_lsb_126_2_1_wmux_34 (
	.FCO(late_found_lsb_126_2_1_co1_16),
	.S(late_found_lsb_126_2_1_wmux_34_S),
	.Y(late_found_lsb_126_2_1_wmux_34_Y),
	.B(VCC),
	.C(emflag_cnt_Z[4]),
	.D(VCC),
	.A(VCC),
	.FCI(late_found_lsb_126_2_1_co0_16)
);
defparam late_found_lsb_126_2_1_wmux_34.INIT=20'h0FA0C;
// @24:170
  ARI1 late_found_lsb_126_2_1_wmux_33 (
	.FCO(late_found_lsb_126_2_1_co0_16),
	.S(late_found_lsb_126_2_1_wmux_33_S),
	.Y(late_found_lsb_126_2_1_wmux_33_Y),
	.B(VCC),
	.C(emflag_cnt_Z[4]),
	.D(VCC),
	.A(VCC),
	.FCI(late_found_lsb_126_2_1_co1_15)
);
defparam late_found_lsb_126_2_1_wmux_33.INIT=20'h0FA0C;
// @24:170
  ARI1 late_found_lsb_126_2_1_wmux_32 (
	.FCO(late_found_lsb_126_2_1_co1_15),
	.S(late_found_lsb_126_2_1_wmux_32_S),
	.Y(late_found_lsb_126_2_1_0_y33),
	.B(late_found_lsb_126_2_1_y3_1),
	.C(late_found_lsb_126_2_1_y1_1),
	.D(emflag_cnt_Z[3]),
	.A(late_found_lsb_126_2_1_y0_14),
	.FCI(late_found_lsb_126_2_1_co0_15)
);
defparam late_found_lsb_126_2_1_wmux_32.INIT=20'h0FA0C;
// @24:170
  ARI1 late_found_lsb_126_2_1_wmux_31 (
	.FCO(late_found_lsb_126_2_1_co0_15),
	.S(late_found_lsb_126_2_1_wmux_31_S),
	.Y(late_found_lsb_126_2_1_y0_14),
	.B(late_found_lsb_126_2_1_y5_1),
	.C(emflag_cnt_Z[4]),
	.D(emflag_cnt_Z[3]),
	.A(late_found_lsb_126_2_1_y7_1),
	.FCI(late_found_lsb_126_2_1_co1_14)
);
defparam late_found_lsb_126_2_1_wmux_31.INIT=20'h0EC2C;
// @24:170
  ARI1 late_found_lsb_126_2_1_wmux_30 (
	.FCO(late_found_lsb_126_2_1_co1_14),
	.S(late_found_lsb_126_2_1_wmux_30_S),
	.Y(late_found_lsb_126_2_1_y7_1),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_lsb_Z[59]),
	.D(late_flags_lsb_Z[123]),
	.A(late_found_lsb_126_2_1_y0_13),
	.FCI(late_found_lsb_126_2_1_co0_14)
);
defparam late_found_lsb_126_2_1_wmux_30.INIT=20'h0F588;
// @24:170
  ARI1 late_found_lsb_126_2_1_wmux_29 (
	.FCO(late_found_lsb_126_2_1_co0_14),
	.S(late_found_lsb_126_2_1_wmux_29_S),
	.Y(late_found_lsb_126_2_1_y0_13),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_lsb_Z[27]),
	.D(late_flags_lsb_Z[91]),
	.A(emflag_cnt_Z[6]),
	.FCI(late_found_lsb_126_2_1_co1_13)
);
defparam late_found_lsb_126_2_1_wmux_29.INIT=20'h0FA44;
// @24:170
  ARI1 late_found_lsb_126_2_1_wmux_28 (
	.FCO(late_found_lsb_126_2_1_co1_13),
	.S(late_found_lsb_126_2_1_wmux_28_S),
	.Y(late_found_lsb_126_2_1_y5_1),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_lsb_Z[43]),
	.D(late_flags_lsb_Z[107]),
	.A(late_found_lsb_126_2_1_y0_12),
	.FCI(late_found_lsb_126_2_1_co0_13)
);
defparam late_found_lsb_126_2_1_wmux_28.INIT=20'h0F588;
// @24:170
  ARI1 late_found_lsb_126_2_1_wmux_27 (
	.FCO(late_found_lsb_126_2_1_co0_13),
	.S(late_found_lsb_126_2_1_wmux_27_S),
	.Y(late_found_lsb_126_2_1_y0_12),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_lsb_Z[11]),
	.D(late_flags_lsb_Z[75]),
	.A(emflag_cnt_Z[6]),
	.FCI(late_found_lsb_126_2_1_co1_12)
);
defparam late_found_lsb_126_2_1_wmux_27.INIT=20'h0FA44;
// @24:170
  ARI1 late_found_lsb_126_2_1_wmux_26 (
	.FCO(late_found_lsb_126_2_1_co1_12),
	.S(late_found_lsb_126_2_1_wmux_26_S),
	.Y(late_found_lsb_126_2_1_y3_1),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_lsb_Z[51]),
	.D(late_flags_lsb_Z[115]),
	.A(late_found_lsb_126_2_1_y0_11),
	.FCI(late_found_lsb_126_2_1_co0_12)
);
defparam late_found_lsb_126_2_1_wmux_26.INIT=20'h0F588;
// @24:170
  ARI1 late_found_lsb_126_2_1_wmux_25 (
	.FCO(late_found_lsb_126_2_1_co0_12),
	.S(late_found_lsb_126_2_1_wmux_25_S),
	.Y(late_found_lsb_126_2_1_y0_11),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_lsb_Z[19]),
	.D(late_flags_lsb_Z[83]),
	.A(emflag_cnt_Z[6]),
	.FCI(late_found_lsb_126_2_1_co1_11)
);
defparam late_found_lsb_126_2_1_wmux_25.INIT=20'h0FA44;
// @24:170
  ARI1 late_found_lsb_126_2_1_wmux_24 (
	.FCO(late_found_lsb_126_2_1_co1_11),
	.S(late_found_lsb_126_2_1_wmux_24_S),
	.Y(late_found_lsb_126_2_1_y1_1),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_lsb_Z[35]),
	.D(late_flags_lsb_Z[99]),
	.A(late_found_lsb_126_2_1_y0_10),
	.FCI(late_found_lsb_126_2_1_co0_11)
);
defparam late_found_lsb_126_2_1_wmux_24.INIT=20'h0F588;
// @24:170
  ARI1 late_found_lsb_126_2_1_wmux_23 (
	.FCO(late_found_lsb_126_2_1_co0_11),
	.S(late_found_lsb_126_2_1_wmux_23_S),
	.Y(late_found_lsb_126_2_1_y0_10),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_lsb_Z[3]),
	.D(late_flags_lsb_Z[67]),
	.A(emflag_cnt_Z[6]),
	.FCI(late_found_lsb_126_2_1_co1_10)
);
defparam late_found_lsb_126_2_1_wmux_23.INIT=20'h0FA44;
// @24:170
  ARI1 late_found_lsb_126_2_1_wmux_22 (
	.FCO(late_found_lsb_126_2_1_co1_10),
	.S(late_found_lsb_126_2_1_wmux_22_S),
	.Y(late_found_lsb_126_2_1_wmux_22_Y),
	.B(VCC),
	.C(emflag_cnt_Z[4]),
	.D(VCC),
	.A(VCC),
	.FCI(late_found_lsb_126_2_1_co0_10)
);
defparam late_found_lsb_126_2_1_wmux_22.INIT=20'h0FA0C;
// @24:170
  ARI1 late_found_lsb_126_2_1_wmux_21 (
	.FCO(late_found_lsb_126_2_1_co0_10),
	.S(late_found_lsb_126_2_1_wmux_21_S),
	.Y(late_found_lsb_126_2_1_wmux_21_Y),
	.B(VCC),
	.C(emflag_cnt_Z[4]),
	.D(VCC),
	.A(VCC),
	.FCI(late_found_lsb_126_2_1_co1_9)
);
defparam late_found_lsb_126_2_1_wmux_21.INIT=20'h0FA0C;
// @24:170
  ARI1 late_found_lsb_126_2_1_wmux_20 (
	.FCO(late_found_lsb_126_2_1_co1_9),
	.S(late_found_lsb_126_2_1_wmux_20_S),
	.Y(late_found_lsb_126_2_1_0_y21),
	.B(late_found_lsb_126_2_1_y3_0),
	.C(late_found_lsb_126_2_1_y1_0),
	.D(emflag_cnt_Z[3]),
	.A(late_found_lsb_126_2_1_y0_9),
	.FCI(late_found_lsb_126_2_1_co0_9)
);
defparam late_found_lsb_126_2_1_wmux_20.INIT=20'h0FA0C;
// @24:170
  ARI1 late_found_lsb_126_2_1_wmux_19 (
	.FCO(late_found_lsb_126_2_1_co0_9),
	.S(late_found_lsb_126_2_1_wmux_19_S),
	.Y(late_found_lsb_126_2_1_y0_9),
	.B(late_found_lsb_126_2_1_y5_0),
	.C(emflag_cnt_Z[4]),
	.D(emflag_cnt_Z[3]),
	.A(late_found_lsb_126_2_1_y7_0),
	.FCI(late_found_lsb_126_2_1_co1_8)
);
defparam late_found_lsb_126_2_1_wmux_19.INIT=20'h0EC2C;
// @24:170
  ARI1 late_found_lsb_126_2_1_wmux_18 (
	.FCO(late_found_lsb_126_2_1_co1_8),
	.S(late_found_lsb_126_2_1_wmux_18_S),
	.Y(late_found_lsb_126_2_1_y7_0),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_lsb_Z[61]),
	.D(late_flags_lsb_Z[125]),
	.A(late_found_lsb_126_2_1_y0_8),
	.FCI(late_found_lsb_126_2_1_co0_8)
);
defparam late_found_lsb_126_2_1_wmux_18.INIT=20'h0F588;
// @24:170
  ARI1 late_found_lsb_126_2_1_wmux_17 (
	.FCO(late_found_lsb_126_2_1_co0_8),
	.S(late_found_lsb_126_2_1_wmux_17_S),
	.Y(late_found_lsb_126_2_1_y0_8),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_lsb_Z[29]),
	.D(late_flags_lsb_Z[93]),
	.A(emflag_cnt_Z[6]),
	.FCI(late_found_lsb_126_2_1_co1_7)
);
defparam late_found_lsb_126_2_1_wmux_17.INIT=20'h0FA44;
// @24:170
  ARI1 late_found_lsb_126_2_1_wmux_16 (
	.FCO(late_found_lsb_126_2_1_co1_7),
	.S(late_found_lsb_126_2_1_wmux_16_S),
	.Y(late_found_lsb_126_2_1_y5_0),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_lsb_Z[45]),
	.D(late_flags_lsb_Z[109]),
	.A(late_found_lsb_126_2_1_y0_7),
	.FCI(late_found_lsb_126_2_1_co0_7)
);
defparam late_found_lsb_126_2_1_wmux_16.INIT=20'h0F588;
// @24:170
  ARI1 late_found_lsb_126_2_1_wmux_15 (
	.FCO(late_found_lsb_126_2_1_co0_7),
	.S(late_found_lsb_126_2_1_wmux_15_S),
	.Y(late_found_lsb_126_2_1_y0_7),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_lsb_Z[13]),
	.D(late_flags_lsb_Z[77]),
	.A(emflag_cnt_Z[6]),
	.FCI(late_found_lsb_126_2_1_co1_6)
);
defparam late_found_lsb_126_2_1_wmux_15.INIT=20'h0FA44;
// @24:170
  ARI1 late_found_lsb_126_2_1_wmux_14 (
	.FCO(late_found_lsb_126_2_1_co1_6),
	.S(late_found_lsb_126_2_1_wmux_14_S),
	.Y(late_found_lsb_126_2_1_y3_0),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_lsb_Z[53]),
	.D(late_flags_lsb_Z[117]),
	.A(late_found_lsb_126_2_1_y0_6),
	.FCI(late_found_lsb_126_2_1_co0_6)
);
defparam late_found_lsb_126_2_1_wmux_14.INIT=20'h0F588;
// @24:170
  ARI1 late_found_lsb_126_2_1_wmux_13 (
	.FCO(late_found_lsb_126_2_1_co0_6),
	.S(late_found_lsb_126_2_1_wmux_13_S),
	.Y(late_found_lsb_126_2_1_y0_6),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_lsb_Z[21]),
	.D(late_flags_lsb_Z[85]),
	.A(emflag_cnt_Z[6]),
	.FCI(late_found_lsb_126_2_1_co1_5)
);
defparam late_found_lsb_126_2_1_wmux_13.INIT=20'h0FA44;
// @24:170
  ARI1 late_found_lsb_126_2_1_wmux_12 (
	.FCO(late_found_lsb_126_2_1_co1_5),
	.S(late_found_lsb_126_2_1_wmux_12_S),
	.Y(late_found_lsb_126_2_1_y1_0),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_lsb_Z[37]),
	.D(late_flags_lsb_Z[101]),
	.A(late_found_lsb_126_2_1_y0_5),
	.FCI(late_found_lsb_126_2_1_co0_5)
);
defparam late_found_lsb_126_2_1_wmux_12.INIT=20'h0F588;
// @24:170
  ARI1 late_found_lsb_126_2_1_wmux_11 (
	.FCO(late_found_lsb_126_2_1_co0_5),
	.S(late_found_lsb_126_2_1_wmux_11_S),
	.Y(late_found_lsb_126_2_1_y0_5),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_lsb_Z[5]),
	.D(late_flags_lsb_Z[69]),
	.A(emflag_cnt_Z[6]),
	.FCI(late_found_lsb_126_2_1_co1_4)
);
defparam late_found_lsb_126_2_1_wmux_11.INIT=20'h0FA44;
// @24:170
  ARI1 late_found_lsb_126_2_1_wmux_10 (
	.FCO(late_found_lsb_126_2_1_co1_4),
	.S(late_found_lsb_126_2_1_wmux_10_S),
	.Y(late_found_lsb_126_2_1_y0_4),
	.B(late_found_lsb_126_2_1_0_y9),
	.C(emflag_cnt_Z[2]),
	.D(emflag_cnt_Z[1]),
	.A(late_found_lsb_126_2_1_0_y21),
	.FCI(late_found_lsb_126_2_1_co0_4)
);
defparam late_found_lsb_126_2_1_wmux_10.INIT=20'h0CEC2;
// @24:170
  ARI1 late_found_lsb_126_2_1_wmux_9 (
	.FCO(late_found_lsb_126_2_1_co0_4),
	.S(late_found_lsb_126_2_1_wmux_9_S),
	.Y(N_2094),
	.B(late_found_lsb_126_2_1_y0_4),
	.C(late_found_lsb_126_2_1_0_y33),
	.D(emflag_cnt_Z[1]),
	.A(late_found_lsb_126_2_1_0_y45),
	.FCI(late_found_lsb_126_2_1_co1_3)
);
defparam late_found_lsb_126_2_1_wmux_9.INIT=20'h0EA4A;
// @24:170
  ARI1 late_found_lsb_126_2_1_wmux_8 (
	.FCO(late_found_lsb_126_2_1_co1_3),
	.S(late_found_lsb_126_2_1_wmux_8_S),
	.Y(late_found_lsb_126_2_1_0_y9),
	.B(late_found_lsb_126_2_1_0_y3),
	.C(late_found_lsb_126_2_1_0_y1),
	.D(emflag_cnt_Z[3]),
	.A(late_found_lsb_126_2_1_y0_3),
	.FCI(late_found_lsb_126_2_1_co0_3)
);
defparam late_found_lsb_126_2_1_wmux_8.INIT=20'h0FA0C;
// @24:170
  ARI1 late_found_lsb_126_2_1_wmux_7 (
	.FCO(late_found_lsb_126_2_1_co0_3),
	.S(late_found_lsb_126_2_1_wmux_7_S),
	.Y(late_found_lsb_126_2_1_y0_3),
	.B(late_found_lsb_126_2_1_0_y5),
	.C(emflag_cnt_Z[4]),
	.D(emflag_cnt_Z[3]),
	.A(late_found_lsb_126_2_1_0_y7),
	.FCI(late_found_lsb_126_2_1_co1_2)
);
defparam late_found_lsb_126_2_1_wmux_7.INIT=20'h0EC2C;
// @24:170
  ARI1 late_found_lsb_126_2_1_wmux_6 (
	.FCO(late_found_lsb_126_2_1_co1_2),
	.S(late_found_lsb_126_2_1_wmux_6_S),
	.Y(late_found_lsb_126_2_1_0_y7),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_lsb_Z[57]),
	.D(late_flags_lsb_Z[121]),
	.A(late_found_lsb_126_2_1_y0_2),
	.FCI(late_found_lsb_126_2_1_co0_2)
);
defparam late_found_lsb_126_2_1_wmux_6.INIT=20'h0F588;
// @24:170
  ARI1 late_found_lsb_126_2_1_wmux_5 (
	.FCO(late_found_lsb_126_2_1_co0_2),
	.S(late_found_lsb_126_2_1_wmux_5_S),
	.Y(late_found_lsb_126_2_1_y0_2),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_lsb_Z[25]),
	.D(late_flags_lsb_Z[89]),
	.A(emflag_cnt_Z[6]),
	.FCI(late_found_lsb_126_2_1_co1_1)
);
defparam late_found_lsb_126_2_1_wmux_5.INIT=20'h0FA44;
// @24:170
  ARI1 late_found_lsb_126_2_1_wmux_4 (
	.FCO(late_found_lsb_126_2_1_co1_1),
	.S(late_found_lsb_126_2_1_wmux_4_S),
	.Y(late_found_lsb_126_2_1_0_y5),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_lsb_Z[41]),
	.D(late_flags_lsb_Z[105]),
	.A(late_found_lsb_126_2_1_y0_1),
	.FCI(late_found_lsb_126_2_1_co0_1)
);
defparam late_found_lsb_126_2_1_wmux_4.INIT=20'h0F588;
// @24:170
  ARI1 late_found_lsb_126_2_1_wmux_3 (
	.FCO(late_found_lsb_126_2_1_co0_1),
	.S(late_found_lsb_126_2_1_wmux_3_S),
	.Y(late_found_lsb_126_2_1_y0_1),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_lsb_Z[9]),
	.D(late_flags_lsb_Z[73]),
	.A(emflag_cnt_Z[6]),
	.FCI(late_found_lsb_126_2_1_co1_0)
);
defparam late_found_lsb_126_2_1_wmux_3.INIT=20'h0FA44;
// @24:170
  ARI1 late_found_lsb_126_2_1_wmux_2 (
	.FCO(late_found_lsb_126_2_1_co1_0),
	.S(late_found_lsb_126_2_1_wmux_2_S),
	.Y(late_found_lsb_126_2_1_0_y3),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_lsb_Z[49]),
	.D(late_flags_lsb_Z[113]),
	.A(late_found_lsb_126_2_1_y0_0),
	.FCI(late_found_lsb_126_2_1_co0_0)
);
defparam late_found_lsb_126_2_1_wmux_2.INIT=20'h0F588;
// @24:170
  ARI1 late_found_lsb_126_2_1_wmux_1 (
	.FCO(late_found_lsb_126_2_1_co0_0),
	.S(late_found_lsb_126_2_1_wmux_1_S),
	.Y(late_found_lsb_126_2_1_y0_0),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_lsb_Z[17]),
	.D(late_flags_lsb_Z[81]),
	.A(emflag_cnt_Z[6]),
	.FCI(late_found_lsb_126_2_1_0_co1)
);
defparam late_found_lsb_126_2_1_wmux_1.INIT=20'h0FA44;
// @24:170
  ARI1 late_found_lsb_126_2_1_wmux_0 (
	.FCO(late_found_lsb_126_2_1_0_co1),
	.S(late_found_lsb_126_2_1_wmux_0_S),
	.Y(late_found_lsb_126_2_1_0_y1),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_lsb_Z[33]),
	.D(late_flags_lsb_Z[97]),
	.A(late_found_lsb_126_2_1_0_y0),
	.FCI(late_found_lsb_126_2_1_0_co0)
);
defparam late_found_lsb_126_2_1_wmux_0.INIT=20'h0F588;
// @24:170
  ARI1 late_found_lsb_126_2_1_0_wmux (
	.FCO(late_found_lsb_126_2_1_0_co0),
	.S(late_found_lsb_126_2_1_0_wmux_S),
	.Y(late_found_lsb_126_2_1_0_y0),
	.B(emflag_cnt_Z[5]),
	.C(late_flags_lsb_Z[1]),
	.D(late_flags_lsb_Z[65]),
	.A(emflag_cnt_Z[6]),
	.FCI(VCC)
);
defparam late_found_lsb_126_2_1_0_wmux.INIT=20'h0FA44;
// @24:170
  ARI1 early_found_lsb_63_2_1_wmux_44 (
	.FCO(early_found_lsb_63_2_1_co1_21),
	.S(early_found_lsb_63_2_1_wmux_44_S),
	.Y(early_found_lsb_63_2_1_0_y45),
	.B(early_found_lsb_63_2_1_y3_2),
	.C(early_found_lsb_63_2_1_y1_2),
	.D(emflag_cnt_Z[3]),
	.A(early_found_lsb_63_2_1_y0_19),
	.FCI(early_found_lsb_63_2_1_co0_21)
);
defparam early_found_lsb_63_2_1_wmux_44.INIT=20'h0FA0C;
// @24:170
  ARI1 early_found_lsb_63_2_1_wmux_43 (
	.FCO(early_found_lsb_63_2_1_co0_21),
	.S(early_found_lsb_63_2_1_wmux_43_S),
	.Y(early_found_lsb_63_2_1_y0_19),
	.B(early_found_lsb_63_2_1_y5_2),
	.C(emflag_cnt_Z[4]),
	.D(emflag_cnt_Z[3]),
	.A(early_found_lsb_63_2_1_y7_2),
	.FCI(early_found_lsb_63_2_1_co1_20)
);
defparam early_found_lsb_63_2_1_wmux_43.INIT=20'h0EC2C;
// @24:170
  ARI1 early_found_lsb_63_2_1_wmux_42 (
	.FCO(early_found_lsb_63_2_1_co1_20),
	.S(early_found_lsb_63_2_1_wmux_42_S),
	.Y(early_found_lsb_63_2_1_y7_2),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_lsb_Z[62]),
	.D(early_flags_lsb_Z[126]),
	.A(early_found_lsb_63_2_1_y0_18),
	.FCI(early_found_lsb_63_2_1_co0_20)
);
defparam early_found_lsb_63_2_1_wmux_42.INIT=20'h0F588;
// @24:170
  ARI1 early_found_lsb_63_2_1_wmux_41 (
	.FCO(early_found_lsb_63_2_1_co0_20),
	.S(early_found_lsb_63_2_1_wmux_41_S),
	.Y(early_found_lsb_63_2_1_y0_18),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_lsb_Z[30]),
	.D(early_flags_lsb_Z[94]),
	.A(emflag_cnt_Z[6]),
	.FCI(early_found_lsb_63_2_1_co1_19)
);
defparam early_found_lsb_63_2_1_wmux_41.INIT=20'h0FA44;
// @24:170
  ARI1 early_found_lsb_63_2_1_wmux_40 (
	.FCO(early_found_lsb_63_2_1_co1_19),
	.S(early_found_lsb_63_2_1_wmux_40_S),
	.Y(early_found_lsb_63_2_1_y5_2),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_lsb_Z[46]),
	.D(early_flags_lsb_Z[110]),
	.A(early_found_lsb_63_2_1_y0_17),
	.FCI(early_found_lsb_63_2_1_co0_19)
);
defparam early_found_lsb_63_2_1_wmux_40.INIT=20'h0F588;
// @24:170
  ARI1 early_found_lsb_63_2_1_wmux_39 (
	.FCO(early_found_lsb_63_2_1_co0_19),
	.S(early_found_lsb_63_2_1_wmux_39_S),
	.Y(early_found_lsb_63_2_1_y0_17),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_lsb_Z[14]),
	.D(early_flags_lsb_Z[78]),
	.A(emflag_cnt_Z[6]),
	.FCI(early_found_lsb_63_2_1_co1_18)
);
defparam early_found_lsb_63_2_1_wmux_39.INIT=20'h0FA44;
// @24:170
  ARI1 early_found_lsb_63_2_1_wmux_38 (
	.FCO(early_found_lsb_63_2_1_co1_18),
	.S(early_found_lsb_63_2_1_wmux_38_S),
	.Y(early_found_lsb_63_2_1_y3_2),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_lsb_Z[54]),
	.D(early_flags_lsb_Z[118]),
	.A(early_found_lsb_63_2_1_y0_16),
	.FCI(early_found_lsb_63_2_1_co0_18)
);
defparam early_found_lsb_63_2_1_wmux_38.INIT=20'h0F588;
// @24:170
  ARI1 early_found_lsb_63_2_1_wmux_37 (
	.FCO(early_found_lsb_63_2_1_co0_18),
	.S(early_found_lsb_63_2_1_wmux_37_S),
	.Y(early_found_lsb_63_2_1_y0_16),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_lsb_Z[22]),
	.D(early_flags_lsb_Z[86]),
	.A(emflag_cnt_Z[6]),
	.FCI(early_found_lsb_63_2_1_co1_17)
);
defparam early_found_lsb_63_2_1_wmux_37.INIT=20'h0FA44;
// @24:170
  ARI1 early_found_lsb_63_2_1_wmux_36 (
	.FCO(early_found_lsb_63_2_1_co1_17),
	.S(early_found_lsb_63_2_1_wmux_36_S),
	.Y(early_found_lsb_63_2_1_y1_2),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_lsb_Z[38]),
	.D(early_flags_lsb_Z[102]),
	.A(early_found_lsb_63_2_1_y0_15),
	.FCI(early_found_lsb_63_2_1_co0_17)
);
defparam early_found_lsb_63_2_1_wmux_36.INIT=20'h0F588;
// @24:170
  ARI1 early_found_lsb_63_2_1_wmux_35 (
	.FCO(early_found_lsb_63_2_1_co0_17),
	.S(early_found_lsb_63_2_1_wmux_35_S),
	.Y(early_found_lsb_63_2_1_y0_15),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_lsb_Z[6]),
	.D(early_flags_lsb_Z[70]),
	.A(emflag_cnt_Z[6]),
	.FCI(early_found_lsb_63_2_1_co1_16)
);
defparam early_found_lsb_63_2_1_wmux_35.INIT=20'h0FA44;
// @24:170
  ARI1 early_found_lsb_63_2_1_wmux_34 (
	.FCO(early_found_lsb_63_2_1_co1_16),
	.S(early_found_lsb_63_2_1_wmux_34_S),
	.Y(early_found_lsb_63_2_1_wmux_34_Y),
	.B(VCC),
	.C(emflag_cnt_Z[4]),
	.D(VCC),
	.A(VCC),
	.FCI(early_found_lsb_63_2_1_co0_16)
);
defparam early_found_lsb_63_2_1_wmux_34.INIT=20'h0FA0C;
// @24:170
  ARI1 early_found_lsb_63_2_1_wmux_33 (
	.FCO(early_found_lsb_63_2_1_co0_16),
	.S(early_found_lsb_63_2_1_wmux_33_S),
	.Y(early_found_lsb_63_2_1_wmux_33_Y),
	.B(VCC),
	.C(emflag_cnt_Z[4]),
	.D(VCC),
	.A(VCC),
	.FCI(early_found_lsb_63_2_1_co1_15)
);
defparam early_found_lsb_63_2_1_wmux_33.INIT=20'h0FA0C;
// @24:170
  ARI1 early_found_lsb_63_2_1_wmux_32 (
	.FCO(early_found_lsb_63_2_1_co1_15),
	.S(early_found_lsb_63_2_1_wmux_32_S),
	.Y(early_found_lsb_63_2_1_0_y33),
	.B(early_found_lsb_63_2_1_y3_1),
	.C(early_found_lsb_63_2_1_y1_1),
	.D(emflag_cnt_Z[3]),
	.A(early_found_lsb_63_2_1_y0_14),
	.FCI(early_found_lsb_63_2_1_co0_15)
);
defparam early_found_lsb_63_2_1_wmux_32.INIT=20'h0FA0C;
// @24:170
  ARI1 early_found_lsb_63_2_1_wmux_31 (
	.FCO(early_found_lsb_63_2_1_co0_15),
	.S(early_found_lsb_63_2_1_wmux_31_S),
	.Y(early_found_lsb_63_2_1_y0_14),
	.B(early_found_lsb_63_2_1_y5_1),
	.C(emflag_cnt_Z[4]),
	.D(emflag_cnt_Z[3]),
	.A(early_found_lsb_63_2_1_y7_1),
	.FCI(early_found_lsb_63_2_1_co1_14)
);
defparam early_found_lsb_63_2_1_wmux_31.INIT=20'h0EC2C;
// @24:170
  ARI1 early_found_lsb_63_2_1_wmux_30 (
	.FCO(early_found_lsb_63_2_1_co1_14),
	.S(early_found_lsb_63_2_1_wmux_30_S),
	.Y(early_found_lsb_63_2_1_y7_1),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_lsb_Z[58]),
	.D(early_flags_lsb_Z[122]),
	.A(early_found_lsb_63_2_1_y0_13),
	.FCI(early_found_lsb_63_2_1_co0_14)
);
defparam early_found_lsb_63_2_1_wmux_30.INIT=20'h0F588;
// @24:170
  ARI1 early_found_lsb_63_2_1_wmux_29 (
	.FCO(early_found_lsb_63_2_1_co0_14),
	.S(early_found_lsb_63_2_1_wmux_29_S),
	.Y(early_found_lsb_63_2_1_y0_13),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_lsb_Z[26]),
	.D(early_flags_lsb_Z[90]),
	.A(emflag_cnt_Z[6]),
	.FCI(early_found_lsb_63_2_1_co1_13)
);
defparam early_found_lsb_63_2_1_wmux_29.INIT=20'h0FA44;
// @24:170
  ARI1 early_found_lsb_63_2_1_wmux_28 (
	.FCO(early_found_lsb_63_2_1_co1_13),
	.S(early_found_lsb_63_2_1_wmux_28_S),
	.Y(early_found_lsb_63_2_1_y5_1),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_lsb_Z[42]),
	.D(early_flags_lsb_Z[106]),
	.A(early_found_lsb_63_2_1_y0_12),
	.FCI(early_found_lsb_63_2_1_co0_13)
);
defparam early_found_lsb_63_2_1_wmux_28.INIT=20'h0F588;
// @24:170
  ARI1 early_found_lsb_63_2_1_wmux_27 (
	.FCO(early_found_lsb_63_2_1_co0_13),
	.S(early_found_lsb_63_2_1_wmux_27_S),
	.Y(early_found_lsb_63_2_1_y0_12),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_lsb_Z[10]),
	.D(early_flags_lsb_Z[74]),
	.A(emflag_cnt_Z[6]),
	.FCI(early_found_lsb_63_2_1_co1_12)
);
defparam early_found_lsb_63_2_1_wmux_27.INIT=20'h0FA44;
// @24:170
  ARI1 early_found_lsb_63_2_1_wmux_26 (
	.FCO(early_found_lsb_63_2_1_co1_12),
	.S(early_found_lsb_63_2_1_wmux_26_S),
	.Y(early_found_lsb_63_2_1_y3_1),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_lsb_Z[50]),
	.D(early_flags_lsb_Z[114]),
	.A(early_found_lsb_63_2_1_y0_11),
	.FCI(early_found_lsb_63_2_1_co0_12)
);
defparam early_found_lsb_63_2_1_wmux_26.INIT=20'h0F588;
// @24:170
  ARI1 early_found_lsb_63_2_1_wmux_25 (
	.FCO(early_found_lsb_63_2_1_co0_12),
	.S(early_found_lsb_63_2_1_wmux_25_S),
	.Y(early_found_lsb_63_2_1_y0_11),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_lsb_Z[18]),
	.D(early_flags_lsb_Z[82]),
	.A(emflag_cnt_Z[6]),
	.FCI(early_found_lsb_63_2_1_co1_11)
);
defparam early_found_lsb_63_2_1_wmux_25.INIT=20'h0FA44;
// @24:170
  ARI1 early_found_lsb_63_2_1_wmux_24 (
	.FCO(early_found_lsb_63_2_1_co1_11),
	.S(early_found_lsb_63_2_1_wmux_24_S),
	.Y(early_found_lsb_63_2_1_y1_1),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_lsb_Z[34]),
	.D(early_flags_lsb_Z[98]),
	.A(early_found_lsb_63_2_1_y0_10),
	.FCI(early_found_lsb_63_2_1_co0_11)
);
defparam early_found_lsb_63_2_1_wmux_24.INIT=20'h0F588;
// @24:170
  ARI1 early_found_lsb_63_2_1_wmux_23 (
	.FCO(early_found_lsb_63_2_1_co0_11),
	.S(early_found_lsb_63_2_1_wmux_23_S),
	.Y(early_found_lsb_63_2_1_y0_10),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_lsb_Z[2]),
	.D(early_flags_lsb_Z[66]),
	.A(emflag_cnt_Z[6]),
	.FCI(early_found_lsb_63_2_1_co1_10)
);
defparam early_found_lsb_63_2_1_wmux_23.INIT=20'h0FA44;
// @24:170
  ARI1 early_found_lsb_63_2_1_wmux_22 (
	.FCO(early_found_lsb_63_2_1_co1_10),
	.S(early_found_lsb_63_2_1_wmux_22_S),
	.Y(early_found_lsb_63_2_1_wmux_22_Y),
	.B(VCC),
	.C(emflag_cnt_Z[4]),
	.D(VCC),
	.A(VCC),
	.FCI(early_found_lsb_63_2_1_co0_10)
);
defparam early_found_lsb_63_2_1_wmux_22.INIT=20'h0FA0C;
// @24:170
  ARI1 early_found_lsb_63_2_1_wmux_21 (
	.FCO(early_found_lsb_63_2_1_co0_10),
	.S(early_found_lsb_63_2_1_wmux_21_S),
	.Y(early_found_lsb_63_2_1_wmux_21_Y),
	.B(VCC),
	.C(emflag_cnt_Z[4]),
	.D(VCC),
	.A(VCC),
	.FCI(early_found_lsb_63_2_1_co1_9)
);
defparam early_found_lsb_63_2_1_wmux_21.INIT=20'h0FA0C;
// @24:170
  ARI1 early_found_lsb_63_2_1_wmux_20 (
	.FCO(early_found_lsb_63_2_1_co1_9),
	.S(early_found_lsb_63_2_1_wmux_20_S),
	.Y(early_found_lsb_63_2_1_0_y21),
	.B(early_found_lsb_63_2_1_y3_0),
	.C(early_found_lsb_63_2_1_y1_0),
	.D(emflag_cnt_Z[3]),
	.A(early_found_lsb_63_2_1_y0_9),
	.FCI(early_found_lsb_63_2_1_co0_9)
);
defparam early_found_lsb_63_2_1_wmux_20.INIT=20'h0FA0C;
// @24:170
  ARI1 early_found_lsb_63_2_1_wmux_19 (
	.FCO(early_found_lsb_63_2_1_co0_9),
	.S(early_found_lsb_63_2_1_wmux_19_S),
	.Y(early_found_lsb_63_2_1_y0_9),
	.B(early_found_lsb_63_2_1_y5_0),
	.C(emflag_cnt_Z[4]),
	.D(emflag_cnt_Z[3]),
	.A(early_found_lsb_63_2_1_y7_0),
	.FCI(early_found_lsb_63_2_1_co1_8)
);
defparam early_found_lsb_63_2_1_wmux_19.INIT=20'h0EC2C;
// @24:170
  ARI1 early_found_lsb_63_2_1_wmux_18 (
	.FCO(early_found_lsb_63_2_1_co1_8),
	.S(early_found_lsb_63_2_1_wmux_18_S),
	.Y(early_found_lsb_63_2_1_y7_0),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_lsb_Z[60]),
	.D(early_flags_lsb_Z[124]),
	.A(early_found_lsb_63_2_1_y0_8),
	.FCI(early_found_lsb_63_2_1_co0_8)
);
defparam early_found_lsb_63_2_1_wmux_18.INIT=20'h0F588;
// @24:170
  ARI1 early_found_lsb_63_2_1_wmux_17 (
	.FCO(early_found_lsb_63_2_1_co0_8),
	.S(early_found_lsb_63_2_1_wmux_17_S),
	.Y(early_found_lsb_63_2_1_y0_8),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_lsb_Z[28]),
	.D(early_flags_lsb_Z[92]),
	.A(emflag_cnt_Z[6]),
	.FCI(early_found_lsb_63_2_1_co1_7)
);
defparam early_found_lsb_63_2_1_wmux_17.INIT=20'h0FA44;
// @24:170
  ARI1 early_found_lsb_63_2_1_wmux_16 (
	.FCO(early_found_lsb_63_2_1_co1_7),
	.S(early_found_lsb_63_2_1_wmux_16_S),
	.Y(early_found_lsb_63_2_1_y5_0),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_lsb_Z[44]),
	.D(early_flags_lsb_Z[108]),
	.A(early_found_lsb_63_2_1_y0_7),
	.FCI(early_found_lsb_63_2_1_co0_7)
);
defparam early_found_lsb_63_2_1_wmux_16.INIT=20'h0F588;
// @24:170
  ARI1 early_found_lsb_63_2_1_wmux_15 (
	.FCO(early_found_lsb_63_2_1_co0_7),
	.S(early_found_lsb_63_2_1_wmux_15_S),
	.Y(early_found_lsb_63_2_1_y0_7),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_lsb_Z[12]),
	.D(early_flags_lsb_Z[76]),
	.A(emflag_cnt_Z[6]),
	.FCI(early_found_lsb_63_2_1_co1_6)
);
defparam early_found_lsb_63_2_1_wmux_15.INIT=20'h0FA44;
// @24:170
  ARI1 early_found_lsb_63_2_1_wmux_14 (
	.FCO(early_found_lsb_63_2_1_co1_6),
	.S(early_found_lsb_63_2_1_wmux_14_S),
	.Y(early_found_lsb_63_2_1_y3_0),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_lsb_Z[52]),
	.D(early_flags_lsb_Z[116]),
	.A(early_found_lsb_63_2_1_y0_6),
	.FCI(early_found_lsb_63_2_1_co0_6)
);
defparam early_found_lsb_63_2_1_wmux_14.INIT=20'h0F588;
// @24:170
  ARI1 early_found_lsb_63_2_1_wmux_13 (
	.FCO(early_found_lsb_63_2_1_co0_6),
	.S(early_found_lsb_63_2_1_wmux_13_S),
	.Y(early_found_lsb_63_2_1_y0_6),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_lsb_Z[20]),
	.D(early_flags_lsb_Z[84]),
	.A(emflag_cnt_Z[6]),
	.FCI(early_found_lsb_63_2_1_co1_5)
);
defparam early_found_lsb_63_2_1_wmux_13.INIT=20'h0FA44;
// @24:170
  ARI1 early_found_lsb_63_2_1_wmux_12 (
	.FCO(early_found_lsb_63_2_1_co1_5),
	.S(early_found_lsb_63_2_1_wmux_12_S),
	.Y(early_found_lsb_63_2_1_y1_0),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_lsb_Z[36]),
	.D(early_flags_lsb_Z[100]),
	.A(early_found_lsb_63_2_1_y0_5),
	.FCI(early_found_lsb_63_2_1_co0_5)
);
defparam early_found_lsb_63_2_1_wmux_12.INIT=20'h0F588;
// @24:170
  ARI1 early_found_lsb_63_2_1_wmux_11 (
	.FCO(early_found_lsb_63_2_1_co0_5),
	.S(early_found_lsb_63_2_1_wmux_11_S),
	.Y(early_found_lsb_63_2_1_y0_5),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_lsb_Z[4]),
	.D(early_flags_lsb_Z[68]),
	.A(emflag_cnt_Z[6]),
	.FCI(early_found_lsb_63_2_1_co1_4)
);
defparam early_found_lsb_63_2_1_wmux_11.INIT=20'h0FA44;
// @24:170
  ARI1 early_found_lsb_63_2_1_wmux_10 (
	.FCO(early_found_lsb_63_2_1_co1_4),
	.S(early_found_lsb_63_2_1_wmux_10_S),
	.Y(early_found_lsb_63_2_1_y0_4),
	.B(early_found_lsb_63_2_1_0_y9),
	.C(emflag_cnt_Z[2]),
	.D(emflag_cnt_Z[1]),
	.A(early_found_lsb_63_2_1_0_y21),
	.FCI(early_found_lsb_63_2_1_co0_4)
);
defparam early_found_lsb_63_2_1_wmux_10.INIT=20'h0CEC2;
// @24:170
  ARI1 early_found_lsb_63_2_1_wmux_9 (
	.FCO(early_found_lsb_63_2_1_co0_4),
	.S(early_found_lsb_63_2_1_wmux_9_S),
	.Y(N_1904),
	.B(early_found_lsb_63_2_1_y0_4),
	.C(early_found_lsb_63_2_1_0_y33),
	.D(emflag_cnt_Z[1]),
	.A(early_found_lsb_63_2_1_0_y45),
	.FCI(early_found_lsb_63_2_1_co1_3)
);
defparam early_found_lsb_63_2_1_wmux_9.INIT=20'h0EA4A;
// @24:170
  ARI1 early_found_lsb_63_2_1_wmux_8 (
	.FCO(early_found_lsb_63_2_1_co1_3),
	.S(early_found_lsb_63_2_1_wmux_8_S),
	.Y(early_found_lsb_63_2_1_0_y9),
	.B(early_found_lsb_63_2_1_0_y3),
	.C(early_found_lsb_63_2_1_0_y1),
	.D(emflag_cnt_Z[3]),
	.A(early_found_lsb_63_2_1_y0_3),
	.FCI(early_found_lsb_63_2_1_co0_3)
);
defparam early_found_lsb_63_2_1_wmux_8.INIT=20'h0FA0C;
// @24:170
  ARI1 early_found_lsb_63_2_1_wmux_7 (
	.FCO(early_found_lsb_63_2_1_co0_3),
	.S(early_found_lsb_63_2_1_wmux_7_S),
	.Y(early_found_lsb_63_2_1_y0_3),
	.B(early_found_lsb_63_2_1_0_y5),
	.C(emflag_cnt_Z[4]),
	.D(emflag_cnt_Z[3]),
	.A(early_found_lsb_63_2_1_0_y7),
	.FCI(early_found_lsb_63_2_1_co1_2)
);
defparam early_found_lsb_63_2_1_wmux_7.INIT=20'h0EC2C;
// @24:170
  ARI1 early_found_lsb_63_2_1_wmux_6 (
	.FCO(early_found_lsb_63_2_1_co1_2),
	.S(early_found_lsb_63_2_1_wmux_6_S),
	.Y(early_found_lsb_63_2_1_0_y7),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_lsb_Z[56]),
	.D(early_flags_lsb_Z[120]),
	.A(early_found_lsb_63_2_1_y0_2),
	.FCI(early_found_lsb_63_2_1_co0_2)
);
defparam early_found_lsb_63_2_1_wmux_6.INIT=20'h0F588;
// @24:170
  ARI1 early_found_lsb_63_2_1_wmux_5 (
	.FCO(early_found_lsb_63_2_1_co0_2),
	.S(early_found_lsb_63_2_1_wmux_5_S),
	.Y(early_found_lsb_63_2_1_y0_2),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_lsb_Z[24]),
	.D(early_flags_lsb_Z[88]),
	.A(emflag_cnt_Z[6]),
	.FCI(early_found_lsb_63_2_1_co1_1)
);
defparam early_found_lsb_63_2_1_wmux_5.INIT=20'h0FA44;
// @24:170
  ARI1 early_found_lsb_63_2_1_wmux_4 (
	.FCO(early_found_lsb_63_2_1_co1_1),
	.S(early_found_lsb_63_2_1_wmux_4_S),
	.Y(early_found_lsb_63_2_1_0_y5),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_lsb_Z[40]),
	.D(early_flags_lsb_Z[104]),
	.A(early_found_lsb_63_2_1_y0_1),
	.FCI(early_found_lsb_63_2_1_co0_1)
);
defparam early_found_lsb_63_2_1_wmux_4.INIT=20'h0F588;
// @24:170
  ARI1 early_found_lsb_63_2_1_wmux_3 (
	.FCO(early_found_lsb_63_2_1_co0_1),
	.S(early_found_lsb_63_2_1_wmux_3_S),
	.Y(early_found_lsb_63_2_1_y0_1),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_lsb_Z[8]),
	.D(early_flags_lsb_Z[72]),
	.A(emflag_cnt_Z[6]),
	.FCI(early_found_lsb_63_2_1_co1_0)
);
defparam early_found_lsb_63_2_1_wmux_3.INIT=20'h0FA44;
// @24:170
  ARI1 early_found_lsb_63_2_1_wmux_2 (
	.FCO(early_found_lsb_63_2_1_co1_0),
	.S(early_found_lsb_63_2_1_wmux_2_S),
	.Y(early_found_lsb_63_2_1_0_y3),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_lsb_Z[48]),
	.D(early_flags_lsb_Z[112]),
	.A(early_found_lsb_63_2_1_y0_0),
	.FCI(early_found_lsb_63_2_1_co0_0)
);
defparam early_found_lsb_63_2_1_wmux_2.INIT=20'h0F588;
// @24:170
  ARI1 early_found_lsb_63_2_1_wmux_1 (
	.FCO(early_found_lsb_63_2_1_co0_0),
	.S(early_found_lsb_63_2_1_wmux_1_S),
	.Y(early_found_lsb_63_2_1_y0_0),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_lsb_Z[16]),
	.D(early_flags_lsb_Z[80]),
	.A(emflag_cnt_Z[6]),
	.FCI(early_found_lsb_63_2_1_0_co1)
);
defparam early_found_lsb_63_2_1_wmux_1.INIT=20'h0FA44;
// @24:170
  ARI1 early_found_lsb_63_2_1_wmux_0 (
	.FCO(early_found_lsb_63_2_1_0_co1),
	.S(early_found_lsb_63_2_1_wmux_0_S),
	.Y(early_found_lsb_63_2_1_0_y1),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_lsb_Z[32]),
	.D(early_flags_lsb_Z[96]),
	.A(early_found_lsb_63_2_1_0_y0),
	.FCI(early_found_lsb_63_2_1_0_co0)
);
defparam early_found_lsb_63_2_1_wmux_0.INIT=20'h0F588;
// @24:170
  ARI1 early_found_lsb_63_2_1_0_wmux (
	.FCO(early_found_lsb_63_2_1_0_co0),
	.S(early_found_lsb_63_2_1_0_wmux_S),
	.Y(early_found_lsb_63_2_1_0_y0),
	.B(emflag_cnt_Z[5]),
	.C(early_flags_lsb_Z[0]),
	.D(early_flags_lsb_Z[64]),
	.A(emflag_cnt_Z[6]),
	.FCI(VCC)
);
defparam early_found_lsb_63_2_1_0_wmux.INIT=20'h0FA44;
// @22:215
  CFG4 \clkalign_curr_state_ns_5_0_.un1_clkalign_curr_state_0_sqmuxa_8_0  (
	.A(N_643),
	.B(N_526),
	.C(N_642),
	.D(un1_clkalign_curr_state_0_sqmuxa_8_0_0),
	.Y(un1_clkalign_curr_state_0_sqmuxa_8_0)
);
defparam \clkalign_curr_state_ns_5_0_.un1_clkalign_curr_state_0_sqmuxa_8_0 .INIT=16'hFFEA;
// @22:214
  CFG3 \clkalign_curr_state_ns_5_0_.clkalign_curr_state_s9_0_a3  (
	.A(N_2979),
	.B(N_525),
	.C(N_533),
	.Y(clkalign_curr_state_s9_0_a3)
);
defparam \clkalign_curr_state_ns_5_0_.clkalign_curr_state_s9_0_a3 .INIT=8'h02;
// @22:214
  CFG4 \clkalign_curr_state_ns_5_0_.m108  (
	.A(clkalign_curr_state_Z[4]),
	.B(early_or_late_found_Z),
	.C(emflag_cnt_done_d_Z),
	.D(clkalign_curr_state_Z[0]),
	.Y(N_109)
);
defparam \clkalign_curr_state_ns_5_0_.m108 .INIT=16'h5D00;
// @22:214
  CFG3 \clkalign_curr_state_ns_5_0_.m60  (
	.A(early_or_late_found_Z),
	.B(clkalign_curr_state_Z[0]),
	.C(emflag_cnt_done_d_Z),
	.Y(N_61)
);
defparam \clkalign_curr_state_ns_5_0_.m60 .INIT=8'h08;
// @22:215
  CFG4 \clkalign_curr_state_ns_5_0_.un1_clkalign_curr_state_0_sqmuxa_8_0_a2  (
	.A(N_2979),
	.B(N_627),
	.C(CO0_0),
	.D(cnt_Z[1]),
	.Y(N_643)
);
defparam \clkalign_curr_state_ns_5_0_.un1_clkalign_curr_state_0_sqmuxa_8_0_a2 .INIT=16'h8000;
// @22:214
  CFG4 \clkalign_curr_state_ns_5_0_.m77  (
	.A(wait_cnt_Z[0]),
	.B(clkalign_curr_state_Z[0]),
	.C(wait_cnt_Z[2]),
	.D(wait_cnt_Z[1]),
	.Y(N_78)
);
defparam \clkalign_curr_state_ns_5_0_.m77 .INIT=16'h0001;
// @22:595
  CFG4 \clkalign_curr_state_ns_5_0_.wait_cnt_3[2]  (
	.A(wait_cnt_Z[1]),
	.B(N_546),
	.C(N_540),
	.D(wait_cnt_Z[2]),
	.Y(wait_cnt_3[2])
);
defparam \clkalign_curr_state_ns_5_0_.wait_cnt_3[2] .INIT=16'hFEF1;
// @24:170
  CFG4 \clkalign_curr_state_ns_5_0_.m37_2_1_1_0  (
	.A(N_32_i),
	.B(current_state_0),
	.C(clkalign_curr_state_Z[4]),
	.D(N_4),
	.Y(m37_2_1_1_0)
);
defparam \clkalign_curr_state_ns_5_0_.m37_2_1_1_0 .INIT=16'hDD1D;
// @22:587
  CFG4 \clkalign_curr_state_ns_5_0_.wait_cnt_3_i_0_RNIUV6P1[0]  (
	.A(N_511_i_1),
	.B(N_537),
	.C(wait_cnt_Z[0]),
	.D(wait_cnt_3_i_0[0]),
	.Y(N_511_i)
);
defparam \clkalign_curr_state_ns_5_0_.wait_cnt_3_i_0_RNIUV6P1[0] .INIT=16'h00F2;
// @22:587
  CFG3 \clkalign_curr_state_ns_5_0_.N_511_i_1  (
	.A(clkalign_curr_state_Z[5]),
	.B(clkalign_curr_state_Z[3]),
	.C(clkalign_curr_state_Z[0]),
	.Y(N_511_i_1)
);
defparam \clkalign_curr_state_ns_5_0_.N_511_i_1 .INIT=8'h13;
// @22:214
  CFG4 \clkalign_curr_state_ns_5_0_.m104  (
	.A(clkalign_curr_state_Z[3]),
	.B(clkalign_curr_state_Z[2]),
	.C(m104_1_2),
	.D(N_97),
	.Y(N_105)
);
defparam \clkalign_curr_state_ns_5_0_.m104 .INIT=16'hC682;
// @22:214
  CFG4 \clkalign_curr_state_ns_5_0_.m104_1_2  (
	.A(clkalign_curr_state_Z[1]),
	.B(clkalign_curr_state_Z[2]),
	.C(N_102),
	.D(N_82_i),
	.Y(m104_1_2)
);
defparam \clkalign_curr_state_ns_5_0_.m104_1_2 .INIT=16'h158C;
// @22:214
  CFG3 \clkalign_curr_state_ns_5_0_.m86  (
	.A(m86_1_0),
	.B(clkalign_curr_state_Z[4]),
	.C(m86_2),
	.Y(N_87)
);
defparam \clkalign_curr_state_ns_5_0_.m86 .INIT=8'hF2;
// @22:214
  CFG4 \clkalign_curr_state_ns_5_0_.m86_1  (
	.A(calc_done_Z),
	.B(clkalign_curr_state_Z[0]),
	.C(clkalign_curr_state_Z[1]),
	.D(N_19_i),
	.Y(m86_1_0)
);
defparam \clkalign_curr_state_ns_5_0_.m86_1 .INIT=16'h3A30;
// @22:214
  CFG4 \clkalign_curr_state_ns_5_0_.m57  (
	.A(clkalign_curr_state_Z[1]),
	.B(clkalign_curr_state_Z[4]),
	.C(N_19_i),
	.D(m57_1_2),
	.Y(N_58)
);
defparam \clkalign_curr_state_ns_5_0_.m57 .INIT=16'hB975;
// @22:214
  CFG4 \clkalign_curr_state_ns_5_0_.m57_1_2  (
	.A(clkalign_curr_state_Z[0]),
	.B(clkalign_curr_state_Z[1]),
	.C(N_55),
	.D(N_130_mux),
	.Y(m57_1_2)
);
defparam \clkalign_curr_state_ns_5_0_.m57_1_2 .INIT=16'h4073;
// @22:214
  CFG4 \clkalign_curr_state_ns_5_0_.m74  (
	.A(clkalign_curr_state_Z[1]),
	.B(clkalign_curr_state_Z[2]),
	.C(m74_1_0),
	.D(N_32_i),
	.Y(N_75)
);
defparam \clkalign_curr_state_ns_5_0_.m74 .INIT=16'h3928;
// @22:214
  CFG4 \clkalign_curr_state_ns_5_0_.m74_1_1  (
	.A(clkalign_curr_state_Z[2]),
	.B(clkalign_curr_state_Z[4]),
	.C(N_19_i),
	.D(N_30),
	.Y(m74_1_0)
);
defparam \clkalign_curr_state_ns_5_0_.m74_1_1 .INIT=16'h04AE;
// @22:214
  CFG4 \clkalign_curr_state_ns_5_0_.m54  (
	.A(emflag_cnt_done_d_Z),
	.B(m54_1_2),
	.C(early_late_init_and_nxt_set_Z),
	.D(early_late_start_and_end_set_Z),
	.Y(N_55)
);
defparam \clkalign_curr_state_ns_5_0_.m54 .INIT=16'hCCCA;
// @22:214
  CFG3 \clkalign_curr_state_ns_5_0_.m54_1_2  (
	.A(tapcnt_final_2_status_Z),
	.B(tapcnt_final_1_status_Z),
	.C(early_late_start_and_end_set_Z),
	.Y(m54_1_2)
);
defparam \clkalign_curr_state_ns_5_0_.m54_1_2 .INIT=8'h35;
// @22:214
  CFG4 \clkalign_curr_state_ns_5_0_.m96  (
	.A(clkalign_curr_state_Z[1]),
	.B(clkalign_curr_state_Z[4]),
	.C(N_61),
	.D(m96_1_0),
	.Y(N_97)
);
defparam \clkalign_curr_state_ns_5_0_.m96 .INIT=16'h40FB;
// @22:214
  CFG3 \clkalign_curr_state_ns_5_0_.m96_1_1  (
	.A(N_30),
	.B(clkalign_curr_state_Z[1]),
	.C(N_78),
	.Y(m96_1_0)
);
defparam \clkalign_curr_state_ns_5_0_.m96_1_1 .INIT=8'h47;
// @22:214
  CFG4 \clkalign_curr_state_ns_5_0_.m114_2  (
	.A(N_109),
	.B(clkalign_curr_state_Z[1]),
	.C(N_139_mux),
	.D(m114_2_1),
	.Y(N_115)
);
defparam \clkalign_curr_state_ns_5_0_.m114_2 .INIT=16'hEE30;
// @22:214
  CFG4 \clkalign_curr_state_ns_5_0_.m114_2_1  (
	.A(clkalign_curr_state_Z[1]),
	.B(clkalign_curr_state_Z[2]),
	.C(N_137_mux),
	.D(clkalign_curr_state_Z[4]),
	.Y(m114_2_1)
);
defparam \clkalign_curr_state_ns_5_0_.m114_2_1 .INIT=16'h31B9;
// @22:214
  CFG4 \clkalign_curr_state_ns_5_0_.m16_2_0  (
	.A(clkalign_curr_state_Z[1]),
	.B(clkalign_curr_state_Z[4]),
	.C(N_12),
	.D(m16_2_0_1_0),
	.Y(m16_2_0)
);
defparam \clkalign_curr_state_ns_5_0_.m16_2_0 .INIT=16'hDC76;
// @22:214
  CFG3 \clkalign_curr_state_ns_5_0_.m16_2_0_1_0  (
	.A(clkalign_curr_state_Z[0]),
	.B(clkalign_curr_state_Z[4]),
	.C(N_5),
	.Y(m16_2_0_1_0)
);
defparam \clkalign_curr_state_ns_5_0_.m16_2_0_1_0 .INIT=8'h47;
// @24:170
  CFG4 \clkalign_curr_state_ns_5_0_.m37_2_1  (
	.A(clkalign_curr_state_Z[1]),
	.B(N_29_i),
	.C(m37_2_1_1),
	.D(m37_2_1_1_0),
	.Y(N_38)
);
defparam \clkalign_curr_state_ns_5_0_.m37_2_1 .INIT=16'h4A4F;
// @24:170
  CFG4 \clkalign_curr_state_ns_5_0_.m37_2_1_1  (
	.A(clkalign_curr_state_Z[1]),
	.B(clkalign_curr_state_Z[2]),
	.C(N_134_mux),
	.D(N_30),
	.Y(m37_2_1_1)
);
defparam \clkalign_curr_state_ns_5_0_.m37_2_1_1 .INIT=16'h193B;
// @22:214
  CFG2 \clkalign_curr_state_ns_5_0_.m16_1  (
	.A(clkalign_curr_state_Z[4]),
	.B(clkalign_curr_state_Z[1]),
	.Y(m16_1)
);
defparam \clkalign_curr_state_ns_5_0_.m16_1 .INIT=4'h9;
// @24:170
  CFG3 \clkalign_curr_state_ns_5_0_.m16_2_1  (
	.A(m16_2_0),
	.B(clkalign_curr_state_Z[2]),
	.C(m16_2),
	.Y(N_17)
);
defparam \clkalign_curr_state_ns_5_0_.m16_2_1 .INIT=8'hB8;
// @22:214
  CFG4 \clkalign_curr_state_ns_5_0_.m16_2  (
	.A(N_5),
	.B(clkalign_curr_state_Z[1]),
	.C(m16_1),
	.D(N_4),
	.Y(m16_2)
);
defparam \clkalign_curr_state_ns_5_0_.m16_2 .INIT=16'hBCB0;
// @22:621
  CFG3 early_found_lsb_127_i (
	.A(emflag_cnt_Z[0]),
	.B(N_1967),
	.C(N_1904),
	.Y(early_found_lsb_i)
);
defparam early_found_lsb_127_i.INIT=8'h27;
// @22:622
  CFG3 late_found_lsb_127_i (
	.A(emflag_cnt_Z[0]),
	.B(N_2094),
	.C(N_2031),
	.Y(late_found_lsb_i)
);
defparam late_found_lsb_127_i.INIT=8'h27;
// @22:626
  CFG3 early_found_msb_127_i (
	.A(emflag_cnt_Z[0]),
	.B(N_2221),
	.C(N_2158),
	.Y(early_found_msb_i)
);
defparam early_found_msb_127_i.INIT=8'h27;
// @22:627
  CFG3 late_found_msb_127_i (
	.A(emflag_cnt_Z[0]),
	.B(N_2348),
	.C(N_2285),
	.Y(late_found_msb_i)
);
defparam late_found_msb_127_i.INIT=8'h27;
// @22:595
  CFG3 \clkalign_curr_state_ns_5_0_.wait_cnt_3[1]  (
	.A(N_546),
	.B(N_540),
	.C(wait_cnt_Z[1]),
	.Y(wait_cnt_3[1])
);
defparam \clkalign_curr_state_ns_5_0_.wait_cnt_3[1] .INIT=8'hED;
// @22:869
  CFG4 \clkalign_curr_state_ns_5_0_.RX_CLK_ALIGN_LOAD5_0_a3_0_1  (
	.A(N_549),
	.B(N_2979),
	.C(N_125_mux),
	.D(calc_done_Z),
	.Y(N_594_1)
);
defparam \clkalign_curr_state_ns_5_0_.RX_CLK_ALIGN_LOAD5_0_a3_0_1 .INIT=16'h4000;
// @22:615
  CFG2 emflag_cnt_done_0 (
	.A(emflag_cnt_Z[0]),
	.B(emflag_cnt_Z[7]),
	.Y(emflag_cnt_done_0_Z)
);
defparam emflag_cnt_done_0.INIT=4'h8;
// @22:252
  CFG2 sig_tapcnt_final_111_3 (
	.A(early_late_end_val_Z[0]),
	.B(early_late_end_val_Z[3]),
	.Y(sig_tapcnt_final_111_3_Z)
);
defparam sig_tapcnt_final_111_3.INIT=4'h1;
// @22:252
  CFG2 sig_tapcnt_final_210_3 (
	.A(early_late_nxt_val_Z[0]),
	.B(early_late_nxt_val_Z[5]),
	.Y(sig_tapcnt_final_210_3_Z)
);
defparam sig_tapcnt_final_210_3.INIT=4'h1;
// @22:607
  CFG2 \clkalign_curr_state_ns_5_0_.timeout_fg_3  (
	.A(timeout_cnt_Z[0]),
	.B(timeout_cnt_Z[1]),
	.Y(timeout_fg_3)
);
defparam \clkalign_curr_state_ns_5_0_.timeout_fg_3 .INIT=4'h8;
// @22:1196
  CFG2 \clkalign_curr_state_ns_5_0_.reset_dly_fg4_4  (
	.A(reset_dly_fg_Z),
	.B(rst_cnt_Z[8]),
	.Y(reset_dly_fg4_4)
);
defparam \clkalign_curr_state_ns_5_0_.reset_dly_fg4_4 .INIT=4'h4;
// @22:371
  CFG2 clkalign_curr_state81_NE_3 (
	.A(tapcnt_offset_Z[6]),
	.B(tapcnt_offset_Z[7]),
	.Y(clkalign_curr_state81_NE_3_Z)
);
defparam clkalign_curr_state81_NE_3.INIT=4'hE;
// @22:214
  CFG2 \clkalign_curr_state_ns_5_0_.clkalign_curr_state_s27_0_a2  (
	.A(N_634_i),
	.B(clkalign_curr_state_Z[0]),
	.Y(clkalign_curr_state_d[27])
);
defparam \clkalign_curr_state_ns_5_0_.clkalign_curr_state_s27_0_a2 .INIT=4'h2;
// @22:221
  CFG2 \clkalign_curr_state_ns_5_0_.tapcnt_final20_i_o3  (
	.A(early_late_init_and_nxt_set_Z),
	.B(tapcnt_final_2_status_Z),
	.Y(N_552_i)
);
defparam \clkalign_curr_state_ns_5_0_.tapcnt_final20_i_o3 .INIT=4'hD;
// @22:214
  CFG2 \clkalign_curr_state_ns_5_0_.m29  (
	.A(clkalign_curr_state_Z[4]),
	.B(clkalign_curr_state_Z[0]),
	.Y(N_30)
);
defparam \clkalign_curr_state_ns_5_0_.m29 .INIT=4'h2;
// @22:850
  CFG2 \clkalign_curr_state_ns_5_0_.early_late_init_set5_0_a2  (
	.A(clkalign_curr_state_Z[4]),
	.B(clkalign_curr_state_Z[2]),
	.Y(N_637)
);
defparam \clkalign_curr_state_ns_5_0_.early_late_init_set5_0_a2 .INIT=4'h1;
// @22:214
  CFG2 \clkalign_curr_state_ns_5_0_.clkalign_curr_state_s5_0_a2  (
	.A(clkalign_curr_state_Z[3]),
	.B(clkalign_curr_state_Z[5]),
	.Y(N_627)
);
defparam \clkalign_curr_state_ns_5_0_.clkalign_curr_state_s5_0_a2 .INIT=4'h1;
// @22:850
  CFG2 \clkalign_curr_state_ns_5_0_.early_late_start_set5_0_a2  (
	.A(early_or_late_found_Z),
	.B(emflag_cnt_done_d_Z),
	.Y(N_653)
);
defparam \clkalign_curr_state_ns_5_0_.early_late_start_set5_0_a2 .INIT=4'h2;
// @22:215
  CFG2 \clkalign_curr_state_ns_5_0_.un1_early_late_nxt_set14_3_i_o2  (
	.A(clkalign_curr_state_Z[3]),
	.B(clkalign_curr_state_Z[5]),
	.Y(N_533)
);
defparam \clkalign_curr_state_ns_5_0_.un1_early_late_nxt_set14_3_i_o2 .INIT=4'hD;
// @22:214
  CFG2 \clkalign_curr_state_ns_5_0_.clkalign_curr_state_s25_0_a2  (
	.A(clkalign_curr_state_Z[4]),
	.B(clkalign_curr_state_Z[2]),
	.Y(N_639)
);
defparam \clkalign_curr_state_ns_5_0_.clkalign_curr_state_s25_0_a2 .INIT=4'h8;
// @22:1236
  CFG2 \clkalign_curr_state_ns_5_0_.SUM_0_0_x2[1]  (
	.A(CO0_0),
	.B(cnt_Z[1]),
	.Y(N_554_i)
);
defparam \clkalign_curr_state_ns_5_0_.SUM_0_0_x2[1] .INIT=4'h6;
// @22:214
  CFG2 \clkalign_curr_state_ns_5_0_.m59  (
	.A(clkalign_curr_state_Z[0]),
	.B(emflag_cnt_done_d_Z),
	.Y(N_60)
);
defparam \clkalign_curr_state_ns_5_0_.m59 .INIT=4'h2;
// @22:382
  CFG2 \clkalign_curr_state_ns_5_0_.clkalign_curr_state_0_sqmuxa_4_0_o2  (
	.A(clkalign_curr_state_Z[4]),
	.B(clkalign_curr_state_Z[1]),
	.Y(N_523)
);
defparam \clkalign_curr_state_ns_5_0_.clkalign_curr_state_0_sqmuxa_4_0_o2 .INIT=4'h7;
// @24:170
  CFG2 \clkalign_curr_state_ns_5_0_.un1_clkalign_curr_state_13_0_0_974_a3  (
	.A(clkalign_curr_state_Z[4]),
	.B(clkalign_curr_state_Z[2]),
	.Y(N_2979)
);
defparam \clkalign_curr_state_ns_5_0_.un1_clkalign_curr_state_13_0_0_974_a3 .INIT=4'h4;
// @22:869
  CFG2 \clkalign_curr_state_ns_5_0_.un1_RX_CLK_ALIGN_LOAD5_0_o2  (
	.A(clkalign_curr_state_Z[1]),
	.B(clkalign_curr_state_Z[0]),
	.Y(N_525)
);
defparam \clkalign_curr_state_ns_5_0_.un1_RX_CLK_ALIGN_LOAD5_0_o2 .INIT=4'hB;
// @22:214
  CFG2 \clkalign_curr_state_ns_5_0_.clkalign_curr_state_s5_0_a2_0  (
	.A(clkalign_curr_state_Z[1]),
	.B(clkalign_curr_state_Z[0]),
	.Y(N_644)
);
defparam \clkalign_curr_state_ns_5_0_.clkalign_curr_state_s5_0_a2_0 .INIT=4'h8;
// @22:783
  CFG2 \clkalign_curr_state_ns_5_0_.clkalign_curr_state_1_sqmuxa_2_0_o2  (
	.A(early_late_start_and_end_set_Z),
	.B(tapcnt_final_1_status_Z),
	.Y(N_538_i)
);
defparam \clkalign_curr_state_ns_5_0_.clkalign_curr_state_1_sqmuxa_2_0_o2 .INIT=4'hD;
// @22:847
  CFG2 \clkalign_curr_state_ns_5_0_.un1_clkalign_curr_state_11_0  (
	.A(N_585_i),
	.B(N_634_i),
	.Y(un1_clkalign_curr_state_11_0)
);
defparam \clkalign_curr_state_ns_5_0_.un1_clkalign_curr_state_11_0 .INIT=4'hE;
// @22:214
  CFG2 \clkalign_curr_state_ns_5_0_.m2_e  (
	.A(CO0_0),
	.B(cnt_Z[1]),
	.Y(N_125_mux)
);
defparam \clkalign_curr_state_ns_5_0_.m2_e .INIT=4'h8;
// @22:794
  CFG2 early_late_init_and_nxt_set5 (
	.A(early_late_init_set_Z),
	.B(early_late_nxt_set_Z),
	.Y(early_late_init_and_nxt_set5_Z)
);
defparam early_late_init_and_nxt_set5.INIT=4'h8;
// @22:786
  CFG2 early_late_start_and_end_set5 (
	.A(early_late_end_set_Z),
	.B(early_late_start_set_Z),
	.Y(early_late_start_and_end_set5_Z)
);
defparam early_late_start_and_end_set5.INIT=4'h8;
// @22:639
  CFG2 no_early_and_late_found_msb (
	.A(early_not_found_msb_d_Z),
	.B(late_not_found_msb_d_Z),
	.Y(no_early_and_late_found_msb_Z)
);
defparam no_early_and_late_found_msb.INIT=4'h8;
// @22:637
  CFG2 early_or_late_found_msb (
	.A(early_found_msb_d_Z),
	.B(late_found_msb_d_Z),
	.Y(early_or_late_found_msb_Z)
);
defparam early_or_late_found_msb.INIT=4'hE;
// @22:634
  CFG2 no_early_and_late_found_lsb (
	.A(early_not_found_lsb_d_Z),
	.B(late_not_found_lsb_d_Z),
	.Y(no_early_and_late_found_lsb_Z)
);
defparam no_early_and_late_found_lsb.INIT=4'h8;
// @22:632
  CFG2 early_or_late_found_lsb (
	.A(early_found_lsb_d_Z),
	.B(late_found_lsb_d_Z),
	.Y(early_or_late_found_lsb_Z)
);
defparam early_or_late_found_lsb.INIT=4'hE;
// @22:627
  CFG3 late_found_msb_127 (
	.A(emflag_cnt_Z[0]),
	.B(N_2348),
	.C(N_2285),
	.Y(late_found_msb)
);
defparam late_found_msb_127.INIT=8'hD8;
// @22:626
  CFG3 early_found_msb_127 (
	.A(emflag_cnt_Z[0]),
	.B(N_2221),
	.C(N_2158),
	.Y(early_found_msb)
);
defparam early_found_msb_127.INIT=8'hD8;
// @22:622
  CFG3 late_found_lsb_127 (
	.A(emflag_cnt_Z[0]),
	.B(N_2094),
	.C(N_2031),
	.Y(late_found_lsb)
);
defparam late_found_lsb_127.INIT=8'hD8;
// @22:621
  CFG3 early_found_lsb_127 (
	.A(emflag_cnt_Z[0]),
	.B(N_1967),
	.C(N_1904),
	.Y(early_found_lsb)
);
defparam early_found_lsb_127.INIT=8'hD8;
// @22:642
  CFG3 no_early_and_late_found (
	.A(no_early_and_late_found_lsb_d_Z),
	.B(emflag_cnt_Z[7]),
	.C(no_early_and_late_found_msb_d_Z),
	.Y(no_early_and_late_found_Z)
);
defparam no_early_and_late_found.INIT=8'hE2;
// @22:641
  CFG3 early_or_late_found (
	.A(emflag_cnt_Z[7]),
	.B(early_or_late_found_msb_d_Z),
	.C(early_or_late_found_lsb_d_Z),
	.Y(early_or_late_found_Z)
);
defparam early_or_late_found.INIT=8'hD8;
// @22:869
  CFG3 \clkalign_curr_state_ns_5_0_.un1_RX_CLK_ALIGN_LOAD5_0_a3_1_1  (
	.A(clkalign_curr_state_Z[4]),
	.B(clkalign_curr_state_Z[5]),
	.C(clkalign_curr_state_Z[3]),
	.Y(un1_RX_CLK_ALIGN_LOAD5_0_a3_1_1)
);
defparam \clkalign_curr_state_ns_5_0_.un1_RX_CLK_ALIGN_LOAD5_0_a3_1_1 .INIT=8'h08;
// @22:214
  CFG4 \clkalign_curr_state_ns_5_0_.m122_0_0  (
	.A(clkalign_curr_state_Z[1]),
	.B(clkalign_curr_state_Z[4]),
	.C(clkalign_curr_state_Z[3]),
	.D(clkalign_curr_state_Z[2]),
	.Y(m122_0_0)
);
defparam \clkalign_curr_state_ns_5_0_.m122_0_0 .INIT=16'h0004;
// @22:954
  CFG4 \clkalign_curr_state_ns_5_0_.tap_cnt9_i_0  (
	.A(clkalign_curr_state_Z[3]),
	.B(clkalign_curr_state_Z[5]),
	.C(clkalign_curr_state_Z[1]),
	.D(clkalign_curr_state_Z[0]),
	.Y(tap_cnt9_i_0)
);
defparam \clkalign_curr_state_ns_5_0_.tap_cnt9_i_0 .INIT=16'hEDFF;
// @22:215
  CFG3 \clkalign_curr_state_ns_5_0_.un1_early_late_end_set12_3_i_0  (
	.A(clkalign_curr_state_Z[2]),
	.B(clkalign_curr_state_Z[4]),
	.C(clkalign_curr_state_Z[3]),
	.Y(un1_early_late_end_set12_3_i_0)
);
defparam \clkalign_curr_state_ns_5_0_.un1_early_late_end_set12_3_i_0 .INIT=8'hD7;
// @22:214
  CFG2 \clkalign_curr_state_ns_5_0_.m44_0  (
	.A(N_30),
	.B(N_125_mux),
	.Y(m44_0)
);
defparam \clkalign_curr_state_ns_5_0_.m44_0 .INIT=4'h8;
// @22:252
  CFG4 sig_tapcnt_final_111_4 (
	.A(early_late_end_val_Z[7]),
	.B(early_late_end_val_Z[6]),
	.C(early_late_end_val_Z[5]),
	.D(early_late_end_val_Z[4]),
	.Y(sig_tapcnt_final_111_4_Z)
);
defparam sig_tapcnt_final_111_4.INIT=16'h0001;
// @22:252
  CFG4 sig_tapcnt_final_210_4 (
	.A(early_late_nxt_val_Z[7]),
	.B(early_late_nxt_val_Z[6]),
	.C(early_late_nxt_val_Z[4]),
	.D(early_late_nxt_val_Z[1]),
	.Y(sig_tapcnt_final_210_4_Z)
);
defparam sig_tapcnt_final_210_4.INIT=16'h0001;
// @22:598
  CFG4 \clkalign_curr_state_ns_5_0_.un1_clkalign_curr_state_1_0_a3_0  (
	.A(clkalign_curr_state_Z[0]),
	.B(clkalign_curr_state_Z[2]),
	.C(clkalign_curr_state_Z[4]),
	.D(clkalign_curr_state_Z[1]),
	.Y(un1_clkalign_curr_state_1_0_a3_0)
);
defparam \clkalign_curr_state_ns_5_0_.un1_clkalign_curr_state_1_0_a3_0 .INIT=16'h0010;
// @22:850
  CFG4 \clkalign_curr_state_ns_5_0_.emflag_cnt10_i_0  (
	.A(clkalign_curr_state_Z[1]),
	.B(clkalign_curr_state_Z[4]),
	.C(clkalign_curr_state_Z[5]),
	.D(clkalign_curr_state_Z[0]),
	.Y(emflag_cnt10_i_0)
);
defparam \clkalign_curr_state_ns_5_0_.emflag_cnt10_i_0 .INIT=16'hF1FF;
// @22:332
  CFG4 \clkalign_curr_state_ns_5_0_.clkalign_curr_state63_NE_3  (
	.A(tapcnt_final_Z[0]),
	.B(tapcnt_final_Z[7]),
	.C(tap_cnt_Z[7]),
	.D(tap_cnt_Z[0]),
	.Y(clkalign_curr_state63_NE_3)
);
defparam \clkalign_curr_state_ns_5_0_.clkalign_curr_state63_NE_3 .INIT=16'h7DBE;
// @22:332
  CFG4 \clkalign_curr_state_ns_5_0_.clkalign_curr_state63_NE_2  (
	.A(tapcnt_final_Z[2]),
	.B(tapcnt_final_Z[1]),
	.C(tap_cnt_Z[2]),
	.D(tap_cnt_Z[1]),
	.Y(clkalign_curr_state63_NE_2)
);
defparam \clkalign_curr_state_ns_5_0_.clkalign_curr_state63_NE_2 .INIT=16'h7BDE;
// @22:332
  CFG4 \clkalign_curr_state_ns_5_0_.clkalign_curr_state63_NE_1  (
	.A(tapcnt_final_Z[4]),
	.B(tapcnt_final_Z[3]),
	.C(tap_cnt_Z[4]),
	.D(tap_cnt_Z[3]),
	.Y(clkalign_curr_state63_NE_1)
);
defparam \clkalign_curr_state_ns_5_0_.clkalign_curr_state63_NE_1 .INIT=16'h7BDE;
// @22:332
  CFG4 \clkalign_curr_state_ns_5_0_.clkalign_curr_state63_NE_0  (
	.A(tapcnt_final_Z[6]),
	.B(tapcnt_final_Z[5]),
	.C(tap_cnt_Z[6]),
	.D(tap_cnt_Z[5]),
	.Y(clkalign_curr_state63_NE_0)
);
defparam \clkalign_curr_state_ns_5_0_.clkalign_curr_state63_NE_0 .INIT=16'h7BDE;
// @22:607
  CFG4 \clkalign_curr_state_ns_5_0_.timeout_fg_4  (
	.A(timeout_cnt_Z[7]),
	.B(timeout_cnt_Z[6]),
	.C(timeout_cnt_Z[5]),
	.D(timeout_cnt_Z[4]),
	.Y(timeout_fg_4)
);
defparam \clkalign_curr_state_ns_5_0_.timeout_fg_4 .INIT=16'h8000;
// @22:1196
  CFG4 \clkalign_curr_state_ns_5_0_.reset_dly_fg4_6  (
	.A(rst_cnt_Z[5]),
	.B(rst_cnt_Z[4]),
	.C(rst_cnt_Z[3]),
	.D(rst_cnt_Z[2]),
	.Y(reset_dly_fg4_6)
);
defparam \clkalign_curr_state_ns_5_0_.reset_dly_fg4_6 .INIT=16'h8000;
// @22:371
  CFG4 clkalign_curr_state81_NE_4 (
	.A(tapcnt_offset_Z[4]),
	.B(tapcnt_offset_Z[3]),
	.C(tapcnt_offset_Z[1]),
	.D(tapcnt_offset_Z[0]),
	.Y(clkalign_curr_state81_NE_4_Z)
);
defparam clkalign_curr_state81_NE_4.INIT=16'hF7FF;
// @22:214
  CFG3 \clkalign_curr_state_ns_5_0_.m9  (
	.A(wait_cnt_Z[2]),
	.B(wait_cnt_Z[1]),
	.C(wait_cnt_Z[0]),
	.Y(N_127_mux)
);
defparam \clkalign_curr_state_ns_5_0_.m9 .INIT=8'h01;
// @22:215
  CFG4 \clkalign_curr_state_ns_5_0_.un1_early_late_end_set12_3_i_a3  (
	.A(emflag_cnt_done_d_Z),
	.B(clkalign_curr_state_Z[3]),
	.C(early_or_late_found_Z),
	.D(no_early_and_late_found_Z),
	.Y(N_619)
);
defparam \clkalign_curr_state_ns_5_0_.un1_early_late_end_set12_3_i_a3 .INIT=16'h0001;
// @22:215
  CFG4 \clkalign_curr_state_ns_5_0_.un1_early_late_nxt_set14_3_i_a3  (
	.A(emflag_cnt_done_d_Z),
	.B(clkalign_curr_state_Z[4]),
	.C(early_or_late_found_Z),
	.D(no_early_and_late_found_Z),
	.Y(N_620)
);
defparam \clkalign_curr_state_ns_5_0_.un1_early_late_nxt_set14_3_i_a3 .INIT=16'h0004;
// @22:214
  CFG3 \clkalign_curr_state_ns_5_0_.m41  (
	.A(clkalign_curr_state_Z[4]),
	.B(start_trng_fg_Z),
	.C(clkalign_curr_state_Z[0]),
	.Y(N_128_mux)
);
defparam \clkalign_curr_state_ns_5_0_.m41 .INIT=8'h40;
// @22:1021
  CFG4 \clkalign_curr_state_ns_5_0_.rx_trng_done_3_0_0_958_a2  (
	.A(wait_cnt_Z[1]),
	.B(wait_cnt_Z[0]),
	.C(clkalign_curr_state_Z[2]),
	.D(wait_cnt_Z[2]),
	.Y(N_2967)
);
defparam \clkalign_curr_state_ns_5_0_.rx_trng_done_3_0_0_958_a2 .INIT=16'h0001;
// @22:969
  CFG2 \clkalign_curr_state_ns_5_0_.tapcnt_final_0_sqmuxa_1  (
	.A(N_538_i),
	.B(clkalign_curr_state_d[27]),
	.Y(tapcnt_final_0_sqmuxa_1)
);
defparam \clkalign_curr_state_ns_5_0_.tapcnt_final_0_sqmuxa_1 .INIT=4'h4;
// @22:382
  CFG2 \clkalign_curr_state_ns_5_0_.clkalign_curr_state_0_sqmuxa_4_0_a2_0  (
	.A(clkalign_curr_state_RNIJB1J_Y[0]),
	.B(clkalign_curr_state_Z[5]),
	.Y(N_656)
);
defparam \clkalign_curr_state_ns_5_0_.clkalign_curr_state_0_sqmuxa_4_0_a2_0 .INIT=4'h8;
// @22:215
  CFG2 \clkalign_curr_state_ns_5_0_.un1_early_late_nxt_set14_3_i_o3_0  (
	.A(N_525),
	.B(N_533),
	.Y(N_549)
);
defparam \clkalign_curr_state_ns_5_0_.un1_early_late_nxt_set14_3_i_o3_0 .INIT=4'hE;
// @22:303
  CFG3 \clkalign_curr_state_ns_5_0_.clkalign_curr_state_1_sqmuxa_1_0_a3_2  (
	.A(clkalign_curr_state_Z[1]),
	.B(N_533),
	.C(clkalign_curr_state_Z[0]),
	.Y(N_602_2)
);
defparam \clkalign_curr_state_ns_5_0_.clkalign_curr_state_1_sqmuxa_1_0_a3_2 .INIT=8'h01;
// @22:644
  CFG3 \clkalign_curr_state_ns_5_0_.clk_align_start6_0_a2  (
	.A(clkalign_curr_state_Z[5]),
	.B(clkalign_curr_state_Z[3]),
	.C(clkalign_curr_state_Z[0]),
	.Y(N_651)
);
defparam \clkalign_curr_state_ns_5_0_.clk_align_start6_0_a2 .INIT=8'h02;
// @22:850
  CFG2 \clkalign_curr_state_ns_5_0_.emflag_cnt10_i_a2  (
	.A(N_523),
	.B(clkalign_curr_state_Z[2]),
	.Y(N_657)
);
defparam \clkalign_curr_state_ns_5_0_.emflag_cnt10_i_a2 .INIT=4'h1;
// @22:214
  CFG2 \clkalign_curr_state_ns_5_0_.m26  (
	.A(clkalign_curr_state81),
	.B(N_125_mux),
	.Y(N_27)
);
defparam \clkalign_curr_state_ns_5_0_.m26 .INIT=4'h8;
// @22:214
  CFG2 \clkalign_curr_state_ns_5_0_.m3  (
	.A(clkalign_curr_state_Z[0]),
	.B(N_125_mux),
	.Y(N_4)
);
defparam \clkalign_curr_state_ns_5_0_.m3 .INIT=4'h2;
// @22:214
  CFG2 \clkalign_curr_state_ns_5_0_.m4  (
	.A(clkalign_curr_state_Z[0]),
	.B(N_125_mux),
	.Y(N_5)
);
defparam \clkalign_curr_state_ns_5_0_.m4 .INIT=4'h6;
// @22:382
  CFG2 \clkalign_curr_state_ns_5_0_.clkalign_curr_state_0_sqmuxa_4_0_a2  (
	.A(N_125_mux),
	.B(clkalign_curr_state_Z[2]),
	.Y(N_642)
);
defparam \clkalign_curr_state_ns_5_0_.clkalign_curr_state_0_sqmuxa_4_0_a2 .INIT=4'h2;
// @22:214
  CFG2 \clkalign_curr_state_ns_5_0_.m18  (
	.A(clkalign_curr_state_Z[0]),
	.B(N_125_mux),
	.Y(N_19_i)
);
defparam \clkalign_curr_state_ns_5_0_.m18 .INIT=4'h8;
// @22:214
  CFG3 \clkalign_curr_state_ns_5_0_.m81  (
	.A(clkalign_curr_state_Z[4]),
	.B(emflag_cnt_done_d_Z),
	.C(clkalign_curr_state_Z[0]),
	.Y(N_82_i)
);
defparam \clkalign_curr_state_ns_5_0_.m81 .INIT=8'h80;
// @22:214
  CFG4 \clkalign_curr_state_ns_5_0_.m107  (
	.A(clkalign_curr_state_Z[0]),
	.B(clkalign_curr_state_Z[2]),
	.C(clkalign_curr_state_Z[4]),
	.D(clkalign_curr_state_Z[1]),
	.Y(N_132_mux)
);
defparam \clkalign_curr_state_ns_5_0_.m107 .INIT=16'h4F0F;
// @22:214
  CFG4 \clkalign_curr_state_ns_5_0_.m91  (
	.A(clkalign_curr_state_Z[4]),
	.B(current_state_0),
	.C(clkalign_curr_state_Z[0]),
	.D(clkalign_curr_state_Z[1]),
	.Y(N_131_mux)
);
defparam \clkalign_curr_state_ns_5_0_.m91 .INIT=16'h5557;
// @22:214
  CFG4 \clkalign_curr_state_ns_5_0_.m49  (
	.A(emflag_cnt_done_d_Z),
	.B(clkalign_curr_state_Z[0]),
	.C(no_early_and_late_found_Z),
	.D(early_or_late_found_Z),
	.Y(N_130_mux)
);
defparam \clkalign_curr_state_ns_5_0_.m49 .INIT=16'h7737;
// @22:214
  CFG4 \clkalign_curr_state_ns_5_0_.m86_3  (
	.A(clkalign_curr_state_Z[4]),
	.B(N_60),
	.C(no_early_and_late_found_Z),
	.D(clkalign_curr_state_Z[1]),
	.Y(m86_2)
);
defparam \clkalign_curr_state_ns_5_0_.m86_3 .INIT=16'h8000;
// @22:382
  CFG2 \clkalign_curr_state_ns_5_0_.clkalign_curr_state_0_sqmuxa_4_0_a3_0  (
	.A(N_656),
	.B(N_523),
	.Y(clkalign_curr_state_0_sqmuxa_4_0_a3_0)
);
defparam \clkalign_curr_state_ns_5_0_.clkalign_curr_state_0_sqmuxa_4_0_a3_0 .INIT=4'h2;
// @22:850
  CFG4 \clkalign_curr_state_ns_5_0_.early_late_start_set5_0_a3_1  (
	.A(clkalign_curr_state_Z[2]),
	.B(clkalign_curr_state_Z[0]),
	.C(N_533),
	.D(N_523),
	.Y(early_late_start_set5_0_a3_1)
);
defparam \clkalign_curr_state_ns_5_0_.early_late_start_set5_0_a3_1 .INIT=16'h0008;
// @22:615
  CFG4 emflag_cnt_done_5 (
	.A(emflag_cnt_Z[4]),
	.B(emflag_cnt_done_0_Z),
	.C(emflag_cnt_Z[5]),
	.D(emflag_cnt_Z[3]),
	.Y(emflag_cnt_done_5_Z)
);
defparam emflag_cnt_done_5.INIT=16'h8000;
// @22:215
  CFG3 \clkalign_curr_state_ns_5_0_.un1_early_late_end_set12_1_0_a3_1  (
	.A(N_639),
	.B(N_525),
	.C(N_627),
	.Y(un1_early_late_end_set12_1_0_a3_1)
);
defparam \clkalign_curr_state_ns_5_0_.un1_early_late_end_set12_1_0_a3_1 .INIT=8'h20;
// @22:850
  CFG4 \clkalign_curr_state_ns_5_0_.emflag_cnt10_i_1  (
	.A(clkalign_curr_state_Z[3]),
	.B(clkalign_curr_state_Z[2]),
	.C(clkalign_curr_state_Z[1]),
	.D(N_2979),
	.Y(emflag_cnt10_i_1)
);
defparam \clkalign_curr_state_ns_5_0_.emflag_cnt10_i_1 .INIT=16'hFF59;
// @22:1196
  CFG4 \clkalign_curr_state_ns_5_0_.reset_dly_fg4_8  (
	.A(rst_cnt_Z[9]),
	.B(rst_cnt_Z[7]),
	.C(rst_cnt_Z[6]),
	.D(reset_dly_fg4_6),
	.Y(reset_dly_fg4_8)
);
defparam \clkalign_curr_state_ns_5_0_.reset_dly_fg4_8 .INIT=16'h8000;
// @22:595
  CFG3 \clkalign_curr_state_ns_5_0_.wait_cnt_3_i_a3_2_0[0]  (
	.A(clkalign_curr_state_Z[2]),
	.B(N_651),
	.C(N_523),
	.Y(wait_cnt_3_i_a3_2_0[0])
);
defparam \clkalign_curr_state_ns_5_0_.wait_cnt_3_i_a3_2_0[0] .INIT=8'h08;
// @22:252
  CFG4 sig_tapcnt_final_111 (
	.A(early_late_end_val_Z[1]),
	.B(early_late_end_val_Z[2]),
	.C(sig_tapcnt_final_111_4_Z),
	.D(sig_tapcnt_final_111_3_Z),
	.Y(sig_tapcnt_final_111_Z)
);
defparam sig_tapcnt_final_111.INIT=16'h1000;
// @22:252
  CFG4 sig_tapcnt_final_210 (
	.A(early_late_nxt_val_Z[2]),
	.B(early_late_nxt_val_Z[3]),
	.C(sig_tapcnt_final_210_4_Z),
	.D(sig_tapcnt_final_210_3_Z),
	.Y(sig_tapcnt_final_210_Z)
);
defparam sig_tapcnt_final_210.INIT=16'h1000;
// @22:644
  CFG4 \clkalign_curr_state_ns_5_0_.timeout_cnt10_0_a3  (
	.A(clkalign_curr_state_d[27]),
	.B(early_late_init_and_nxt_set_Z),
	.C(early_late_start_and_end_set_Z),
	.D(emflag_cnt_done_d_Z),
	.Y(timeout_cnte)
);
defparam \clkalign_curr_state_ns_5_0_.timeout_cnt10_0_a3 .INIT=16'h0200;
// @22:954
  CFG3 \clkalign_curr_state_ns_5_0_.tap_cnt9_i  (
	.A(tap_cnt9_i_0),
	.B(N_2979),
	.C(N_125_mux),
	.Y(N_490)
);
defparam \clkalign_curr_state_ns_5_0_.tap_cnt9_i .INIT=8'hBF;
// @22:303
  CFG3 \clkalign_curr_state_ns_5_0_.clkalign_curr_state_1_sqmuxa_1_0_a3  (
	.A(N_602_2),
	.B(PF_CLK_DIV_FIFO_DELAY_LINE_OUT_OF_RANGE),
	.C(N_2979),
	.Y(clkalign_curr_state_1_sqmuxa_1)
);
defparam \clkalign_curr_state_ns_5_0_.clkalign_curr_state_1_sqmuxa_1_0_a3 .INIT=8'h20;
// @22:214
  CFG3 \clkalign_curr_state_ns_5_0_.clkalign_curr_state_s5_0_a3  (
	.A(N_627),
	.B(N_644),
	.C(N_2979),
	.Y(N_673_i)
);
defparam \clkalign_curr_state_ns_5_0_.clkalign_curr_state_s5_0_a3 .INIT=8'h7F;
// @22:969
  CFG3 \clkalign_curr_state_ns_5_0_.tapcnt_final_2_sqmuxa_1  (
	.A(clkalign_curr_state_d[27]),
	.B(N_552_i),
	.C(N_538_i),
	.Y(tapcnt_final_2_sqmuxa_1)
);
defparam \clkalign_curr_state_ns_5_0_.tapcnt_final_2_sqmuxa_1 .INIT=8'h20;
// @22:607
  CFG4 \clkalign_curr_state_ns_5_0_.timeout_fg  (
	.A(timeout_cnt_Z[3]),
	.B(timeout_cnt_Z[2]),
	.C(timeout_fg_4),
	.D(timeout_fg_3),
	.Y(timeout_fg)
);
defparam \clkalign_curr_state_ns_5_0_.timeout_fg .INIT=16'h8000;
// @22:850
  CFG3 \clkalign_curr_state_ns_5_0_.early_late_init_set5_0_a3_0  (
	.A(N_533),
	.B(N_637),
	.C(N_644),
	.Y(N_593)
);
defparam \clkalign_curr_state_ns_5_0_.early_late_init_set5_0_a3_0 .INIT=8'h40;
// @22:215
  CFG2 \clkalign_curr_state_ns_5_0_.un1_clkalign_curr_state_0_sqmuxa_3_0_a3_0_1  (
	.A(N_656),
	.B(N_639),
	.Y(un1_clkalign_curr_state_0_sqmuxa_3_0_a3_0)
);
defparam \clkalign_curr_state_ns_5_0_.un1_clkalign_curr_state_0_sqmuxa_3_0_a3_0_1 .INIT=4'h8;
// @22:215
  CFG3 \clkalign_curr_state_ns_5_0_.un1_clkalign_curr_state_0_sqmuxa_3_0_a3_0_0  (
	.A(N_627),
	.B(N_637),
	.C(N_644),
	.Y(un1_clkalign_curr_state_0_sqmuxa_3_0_a3_0_0)
);
defparam \clkalign_curr_state_ns_5_0_.un1_clkalign_curr_state_0_sqmuxa_3_0_a3_0_0 .INIT=8'h80;
// @22:214
  CFG2 \clkalign_curr_state_ns_5_0_.m35  (
	.A(N_30),
	.B(N_127_mux),
	.Y(N_134_mux)
);
defparam \clkalign_curr_state_ns_5_0_.m35 .INIT=4'h2;
// @22:214
  CFG2 \clkalign_curr_state_ns_5_0_.m31  (
	.A(N_19_i),
	.B(clkalign_curr_state_Z[4]),
	.Y(N_32_i)
);
defparam \clkalign_curr_state_ns_5_0_.m31 .INIT=4'h8;
// @22:215
  CFG4 \clkalign_curr_state_ns_5_0_.un1_clkalign_curr_state_0_sqmuxa_8_0_a3_0  (
	.A(N_525),
	.B(N_125_mux),
	.C(clkalign_curr_state_Z[5]),
	.D(N_2979),
	.Y(N_622)
);
defparam \clkalign_curr_state_ns_5_0_.un1_clkalign_curr_state_0_sqmuxa_8_0_a3_0 .INIT=16'h0400;
// @22:847
  CFG3 \clkalign_curr_state_ns_5_0_.un1_clkalign_curr_state_11_0_a2  (
	.A(clkalign_curr_state_Z[2]),
	.B(N_627),
	.C(N_523),
	.Y(N_634_i)
);
defparam \clkalign_curr_state_ns_5_0_.un1_clkalign_curr_state_11_0_a2 .INIT=8'h08;
// @22:869
  CFG3 \clkalign_curr_state_ns_5_0_.un1_RX_CLK_ALIGN_LOAD5_0_a3_0_1  (
	.A(N_523),
	.B(N_642),
	.C(N_627),
	.Y(N_606_1)
);
defparam \clkalign_curr_state_ns_5_0_.un1_RX_CLK_ALIGN_LOAD5_0_a3_0_1 .INIT=8'h40;
// @22:941
  CFG4 \clkalign_curr_state_ns_5_0_.calc_done_0_sqmuxa_0_a3  (
	.A(emflag_cnt_done_d_Z),
	.B(clkalign_curr_state_d[27]),
	.C(N_538_i),
	.D(N_552_i),
	.Y(calc_done_0_sqmuxa)
);
defparam \clkalign_curr_state_ns_5_0_.calc_done_0_sqmuxa_0_a3 .INIT=16'h8CCC;
// @22:892
  CFG2 \clkalign_curr_state_ns_5_0_.N_2924_i  (
	.A(N_125_mux),
	.B(clkalign_curr_state_Z[3]),
	.Y(N_2924_i)
);
defparam \clkalign_curr_state_ns_5_0_.N_2924_i .INIT=4'hD;
// @22:862
  CFG3 \clkalign_curr_state_ns_5_0_.N_2935_i  (
	.A(clkalign_curr_state_Z[1]),
	.B(clkalign_curr_state_Z[2]),
	.C(clkalign_curr_state_Z[0]),
	.Y(N_2935_i)
);
defparam \clkalign_curr_state_ns_5_0_.N_2935_i .INIT=8'h48;
// @22:214
  CFG4 \clkalign_curr_state_ns_5_0_.m111  (
	.A(early_or_late_found_Z),
	.B(no_early_and_late_found_Z),
	.C(N_60),
	.D(clkalign_curr_state_Z[4]),
	.Y(N_137_mux)
);
defparam \clkalign_curr_state_ns_5_0_.m111 .INIT=16'h00BF;
// @22:214
  CFG3 \clkalign_curr_state_ns_5_0_.m82  (
	.A(N_30),
	.B(clkalign_curr_state_Z[1]),
	.C(N_82_i),
	.Y(N_83)
);
defparam \clkalign_curr_state_ns_5_0_.m82 .INIT=8'hB8;
// @22:214
  CFG3 \clkalign_curr_state_ns_5_0_.m67  (
	.A(N_61),
	.B(no_early_and_late_found_Z),
	.C(clkalign_curr_state_Z[1]),
	.Y(N_138_mux)
);
defparam \clkalign_curr_state_ns_5_0_.m67 .INIT=8'h2F;
// @22:214
  CFG4 \clkalign_curr_state_ns_5_0_.m65  (
	.A(clkalign_curr_state_Z[1]),
	.B(N_19_i),
	.C(rx_err_Z),
	.D(calc_done_Z),
	.Y(i22_mux)
);
defparam \clkalign_curr_state_ns_5_0_.m65 .INIT=16'h5111;
// @22:214
  CFG4 \clkalign_curr_state_ns_5_0_.m11  (
	.A(N_125_mux),
	.B(PF_CLK_DIV_FIFO_DELAY_LINE_OUT_OF_RANGE),
	.C(clkalign_curr_state_Z[0]),
	.D(N_127_mux),
	.Y(N_12)
);
defparam \clkalign_curr_state_ns_5_0_.m11 .INIT=16'h5C50;
// @22:899
  CFG3 \clkalign_curr_state_ns_5_0_.un1_clkalign_curr_state_1_sqmuxa_5_0_0  (
	.A(clkalign_curr_state_1_sqmuxa_1),
	.B(clkalign_curr_state_RNIJB1J_Y[0]),
	.C(N_657),
	.Y(un1_clkalign_curr_state_1_sqmuxa_5_0_0)
);
defparam \clkalign_curr_state_ns_5_0_.un1_clkalign_curr_state_1_sqmuxa_5_0_0 .INIT=8'hEA;
// @22:215
  CFG4 \clkalign_curr_state_ns_5_0_.un1_clkalign_curr_state_0_sqmuxa_8_0_0  (
	.A(N_602_2),
	.B(N_622),
	.C(PF_CLK_DIV_FIFO_DELAY_LINE_OUT_OF_RANGE),
	.D(N_2979),
	.Y(un1_clkalign_curr_state_0_sqmuxa_8_0_0)
);
defparam \clkalign_curr_state_ns_5_0_.un1_clkalign_curr_state_0_sqmuxa_8_0_0 .INIT=16'hECCC;
// @22:874
  CFG4 \clkalign_curr_state_ns_5_0_.un1_clkalign_curr_state_0_sqmuxa_6_0_0_933_1  (
	.A(clkalign_curr_state_Z[2]),
	.B(clkalign_curr_state_Z[3]),
	.C(clkalign_curr_state_Z[1]),
	.D(clkalign_curr_state_Z[0]),
	.Y(un1_clkalign_curr_state_0_sqmuxa_6_0_0_933_1)
);
defparam \clkalign_curr_state_ns_5_0_.un1_clkalign_curr_state_0_sqmuxa_6_0_0_933_1 .INIT=16'h52EC;
// @22:615
  CFG4 emflag_cnt_done (
	.A(emflag_cnt_Z[1]),
	.B(emflag_cnt_Z[2]),
	.C(emflag_cnt_done_5_Z),
	.D(emflag_cnt_Z[6]),
	.Y(emflag_cnt_done_Z)
);
defparam emflag_cnt_done.INIT=16'h8000;
// @22:869
  CFG3 \clkalign_curr_state_ns_5_0_.un1_RX_CLK_ALIGN_LOAD5_0_a3_1  (
	.A(N_642),
	.B(un1_RX_CLK_ALIGN_LOAD5_0_a3_1_1),
	.C(N_525),
	.Y(N_607)
);
defparam \clkalign_curr_state_ns_5_0_.un1_RX_CLK_ALIGN_LOAD5_0_a3_1 .INIT=8'h08;
// @22:644
  CFG4 \clkalign_curr_state_ns_5_0_.clk_align_start6_0_a3  (
	.A(N_651),
	.B(current_state_0),
	.C(clkalign_curr_state_Z[1]),
	.D(N_639),
	.Y(clk_align_start6)
);
defparam \clkalign_curr_state_ns_5_0_.clk_align_start6_0_a3 .INIT=16'h0800;
// @22:847
  CFG4 \clkalign_curr_state_ns_5_0_.un1_clkalign_curr_state_11_0_a3  (
	.A(N_525),
	.B(start_trng_fg_Z),
	.C(N_627),
	.D(N_637),
	.Y(N_585_i)
);
defparam \clkalign_curr_state_ns_5_0_.un1_clkalign_curr_state_11_0_a3 .INIT=16'h4000;
// @22:1196
  CFG4 \clkalign_curr_state_ns_5_0_.reset_dly_fg4  (
	.A(rst_cnt_Z[0]),
	.B(reset_dly_fg4_8),
	.C(rst_cnt_Z[1]),
	.D(reset_dly_fg4_4),
	.Y(reset_dly_fg4)
);
defparam \clkalign_curr_state_ns_5_0_.reset_dly_fg4 .INIT=16'h8000;
// @22:842
  CFG2 \clkalign_curr_state_ns_5_0_.RX_CLK_ALIGN_DONE5  (
	.A(timeout_fg),
	.B(clk_align_done_Z),
	.Y(RX_CLK_ALIGN_DONE5)
);
defparam \clkalign_curr_state_ns_5_0_.RX_CLK_ALIGN_DONE5 .INIT=4'hE;
// @22:598
  CFG3 \clkalign_curr_state_ns_5_0_.un1_clkalign_curr_state_1_0  (
	.A(clkalign_curr_state_s9_0_a3),
	.B(un1_clkalign_curr_state_1_0_a3_0),
	.C(N_627),
	.Y(un1_clkalign_curr_state_1_0)
);
defparam \clkalign_curr_state_ns_5_0_.un1_clkalign_curr_state_1_0 .INIT=8'hEA;
// @22:214
  CFG3 \clkalign_curr_state_ns_5_0_.m115  (
	.A(N_115),
	.B(clkalign_curr_state_Z[3]),
	.C(N_132_mux),
	.Y(N_116)
);
defparam \clkalign_curr_state_ns_5_0_.m115 .INIT=8'hB8;
// @22:214
  CFG4 \clkalign_curr_state_ns_5_0_.m92  (
	.A(clkalign_curr_state_Z[1]),
	.B(clkalign_curr_state_Z[2]),
	.C(N_131_mux),
	.D(N_30),
	.Y(N_93)
);
defparam \clkalign_curr_state_ns_5_0_.m92 .INIT=16'hD1F3;
// @22:215
  CFG4 \clkalign_curr_state_ns_5_0_.un1_clkalign_curr_state_0_sqmuxa_8_0_o2  (
	.A(N_627),
	.B(clkalign_curr_state_Z[4]),
	.C(N_656),
	.D(N_523),
	.Y(N_526)
);
defparam \clkalign_curr_state_ns_5_0_.un1_clkalign_curr_state_0_sqmuxa_8_0_o2 .INIT=16'hC0EA;
// @22:857
  CFG4 \clkalign_curr_state_ns_5_0_.RX_RESET_LANE5_0_o3  (
	.A(N_656),
	.B(N_585_i),
	.C(clkalign_curr_state_Z[2]),
	.D(N_523),
	.Y(RX_RESET_LANE5)
);
defparam \clkalign_curr_state_ns_5_0_.RX_RESET_LANE5_0_o3 .INIT=16'hCCEC;
// @22:214
  CFG4 clkalign_curr_state81_NE_i (
	.A(tapcnt_offset_Z[2]),
	.B(tapcnt_offset_Z[5]),
	.C(clkalign_curr_state81_NE_4_Z),
	.D(clkalign_curr_state81_NE_3_Z),
	.Y(clkalign_curr_state81)
);
defparam clkalign_curr_state81_NE_i.INIT=16'h0001;
// @22:762
  CFG2 \sig_tapcnt_final_2_3[6]  (
	.A(sig_tapcnt_final_210_Z),
	.B(un2_sig_tapcnt_final_2_cry_7_S),
	.Y(sig_tapcnt_final_2_3_Z[6])
);
defparam \sig_tapcnt_final_2_3[6] .INIT=4'h4;
// @22:762
  CFG2 \sig_tapcnt_final_2_3[5]  (
	.A(sig_tapcnt_final_210_Z),
	.B(un2_sig_tapcnt_final_2_cry_6_S),
	.Y(sig_tapcnt_final_2_3_Z[5])
);
defparam \sig_tapcnt_final_2_3[5] .INIT=4'h4;
// @22:762
  CFG2 \sig_tapcnt_final_2_3[4]  (
	.A(sig_tapcnt_final_210_Z),
	.B(un2_sig_tapcnt_final_2_cry_5_S),
	.Y(sig_tapcnt_final_2_3_Z[4])
);
defparam \sig_tapcnt_final_2_3[4] .INIT=4'h4;
// @22:762
  CFG2 \sig_tapcnt_final_2_3[3]  (
	.A(sig_tapcnt_final_210_Z),
	.B(un2_sig_tapcnt_final_2_cry_4_S),
	.Y(sig_tapcnt_final_2_3_Z[3])
);
defparam \sig_tapcnt_final_2_3[3] .INIT=4'h4;
// @22:762
  CFG2 \sig_tapcnt_final_2_3[2]  (
	.A(sig_tapcnt_final_210_Z),
	.B(un2_sig_tapcnt_final_2_cry_3_S),
	.Y(sig_tapcnt_final_2_3_Z[2])
);
defparam \sig_tapcnt_final_2_3[2] .INIT=4'h4;
// @22:762
  CFG2 \sig_tapcnt_final_2_3[1]  (
	.A(sig_tapcnt_final_210_Z),
	.B(un2_sig_tapcnt_final_2_cry_2_S),
	.Y(sig_tapcnt_final_2_3_Z[1])
);
defparam \sig_tapcnt_final_2_3[1] .INIT=4'h4;
// @22:762
  CFG2 \sig_tapcnt_final_2_3[0]  (
	.A(sig_tapcnt_final_210_Z),
	.B(un2_sig_tapcnt_final_2_cry_1_S),
	.Y(sig_tapcnt_final_2_3_Z[0])
);
defparam \sig_tapcnt_final_2_3[0] .INIT=4'h4;
// @22:738
  CFG2 \sig_tapcnt_final_1_3[6]  (
	.A(sig_tapcnt_final_111_Z),
	.B(un3_sig_tapcnt_final_1_cry_7_S),
	.Y(sig_tapcnt_final_1_3_Z[6])
);
defparam \sig_tapcnt_final_1_3[6] .INIT=4'h4;
// @22:738
  CFG2 \sig_tapcnt_final_1_3[5]  (
	.A(sig_tapcnt_final_111_Z),
	.B(un3_sig_tapcnt_final_1_cry_6_S),
	.Y(sig_tapcnt_final_1_3_Z[5])
);
defparam \sig_tapcnt_final_1_3[5] .INIT=4'h4;
// @22:738
  CFG2 \sig_tapcnt_final_1_3[4]  (
	.A(sig_tapcnt_final_111_Z),
	.B(un3_sig_tapcnt_final_1_cry_5_S),
	.Y(sig_tapcnt_final_1_3_Z[4])
);
defparam \sig_tapcnt_final_1_3[4] .INIT=4'h4;
// @22:738
  CFG2 \sig_tapcnt_final_1_3[3]  (
	.A(sig_tapcnt_final_111_Z),
	.B(un3_sig_tapcnt_final_1_cry_4_S),
	.Y(sig_tapcnt_final_1_3_Z[3])
);
defparam \sig_tapcnt_final_1_3[3] .INIT=4'h4;
// @22:738
  CFG2 \sig_tapcnt_final_1_3[2]  (
	.A(sig_tapcnt_final_111_Z),
	.B(un3_sig_tapcnt_final_1_cry_3_S),
	.Y(sig_tapcnt_final_1_3_Z[2])
);
defparam \sig_tapcnt_final_1_3[2] .INIT=4'h4;
// @22:738
  CFG2 \sig_tapcnt_final_1_3[1]  (
	.A(sig_tapcnt_final_111_Z),
	.B(un3_sig_tapcnt_final_1_cry_2_S),
	.Y(sig_tapcnt_final_1_3_Z[1])
);
defparam \sig_tapcnt_final_1_3[1] .INIT=4'h4;
// @22:738
  CFG2 \sig_tapcnt_final_1_3[0]  (
	.A(sig_tapcnt_final_111_Z),
	.B(un3_sig_tapcnt_final_1_cry_1_S),
	.Y(sig_tapcnt_final_1_3_Z[0])
);
defparam \sig_tapcnt_final_1_3[0] .INIT=4'h4;
// @22:214
  CFG4 \clkalign_curr_state_ns_5_0_.m21  (
	.A(clkalign_curr_state_Z[4]),
	.B(N_19_i),
	.C(rx_err_Z),
	.D(calc_done_Z),
	.Y(N_139_mux)
);
defparam \clkalign_curr_state_ns_5_0_.m21 .INIT=16'h5155;
// @22:214
  CFG4 \clkalign_curr_state_ns_5_0_.clkalign_curr_state63_NE_i_RNIJNDO2  (
	.A(clkalign_curr_state63),
	.B(clkalign_curr_state_Z[1]),
	.C(N_128_mux),
	.D(m44_0),
	.Y(N_46)
);
defparam \clkalign_curr_state_ns_5_0_.clkalign_curr_state63_NE_i_RNIJNDO2 .INIT=16'h8B03;
// @22:214
  CFG4 \clkalign_curr_state_ns_5_0_.m80  (
	.A(clkalign_curr_state_Z[1]),
	.B(clkalign_curr_state_Z[2]),
	.C(N_78),
	.D(clkalign_curr_state_Z[4]),
	.Y(N_143_mux)
);
defparam \clkalign_curr_state_ns_5_0_.m80 .INIT=16'h3313;
// @22:595
  CFG4 \clkalign_curr_state_ns_5_0_.wait_cnt_3_o2_1_0[1]  (
	.A(clkalign_curr_state_Z[2]),
	.B(clkalign_curr_state_Z[5]),
	.C(clkalign_curr_state_Z[4]),
	.D(clkalign_curr_state_Z[1]),
	.Y(N_537)
);
defparam \clkalign_curr_state_ns_5_0_.wait_cnt_3_o2_1_0[1] .INIT=16'h3EED;
// @22:214
  CFG4 \clkalign_curr_state_ns_5_0_.m28  (
	.A(clkalign_curr_state_Z[4]),
	.B(N_27),
	.C(rx_trng_done_Z),
	.D(clkalign_curr_state_Z[0]),
	.Y(N_29_i)
);
defparam \clkalign_curr_state_ns_5_0_.m28 .INIT=16'h880A;
// @22:214
  CFG4 \clkalign_curr_state_ns_5_0_.m100  (
	.A(calc_done_Z),
	.B(clkalign_curr_state_Z[0]),
	.C(PF_CLK_DIV_FIFO_DELAY_LINE_OUT_OF_RANGE),
	.D(N_125_mux),
	.Y(N_101)
);
defparam \clkalign_curr_state_ns_5_0_.m100 .INIT=16'h74FC;
// @22:960
  CFG4 \clkalign_curr_state_ns_5_0_.tapcnt_final_11_iv_0[4]  (
	.A(early_late_start_end_val_status_Z),
	.B(tapcnt_final_0_sqmuxa_1),
	.C(sig_tapcnt_final_1_Z[4]),
	.D(early_late_start_val_Z[4]),
	.Y(tapcnt_final_11_iv_0[4])
);
defparam \clkalign_curr_state_ns_5_0_.tapcnt_final_11_iv_0[4] .INIT=16'hC480;
// @22:960
  CFG4 \clkalign_curr_state_ns_5_0_.tapcnt_final_11_iv_0[5]  (
	.A(early_late_start_end_val_status_Z),
	.B(tapcnt_final_0_sqmuxa_1),
	.C(sig_tapcnt_final_1_Z[5]),
	.D(early_late_start_val_Z[5]),
	.Y(tapcnt_final_11_iv_0[5])
);
defparam \clkalign_curr_state_ns_5_0_.tapcnt_final_11_iv_0[5] .INIT=16'hC480;
// @22:960
  CFG4 \clkalign_curr_state_ns_5_0_.tapcnt_final_11_iv_0[2]  (
	.A(early_late_start_end_val_status_Z),
	.B(tapcnt_final_0_sqmuxa_1),
	.C(sig_tapcnt_final_1_Z[2]),
	.D(early_late_start_val_Z[2]),
	.Y(tapcnt_final_11_iv_0[2])
);
defparam \clkalign_curr_state_ns_5_0_.tapcnt_final_11_iv_0[2] .INIT=16'hC480;
// @22:960
  CFG4 \clkalign_curr_state_ns_5_0_.tapcnt_final_11_iv_0[3]  (
	.A(early_late_start_end_val_status_Z),
	.B(tapcnt_final_0_sqmuxa_1),
	.C(sig_tapcnt_final_1_Z[3]),
	.D(early_late_start_val_Z[3]),
	.Y(tapcnt_final_11_iv_0[3])
);
defparam \clkalign_curr_state_ns_5_0_.tapcnt_final_11_iv_0[3] .INIT=16'hC480;
// @22:960
  CFG4 \clkalign_curr_state_ns_5_0_.tapcnt_final_11_iv_0[1]  (
	.A(early_late_start_end_val_status_Z),
	.B(tapcnt_final_0_sqmuxa_1),
	.C(sig_tapcnt_final_1_Z[1]),
	.D(early_late_start_val_Z[1]),
	.Y(tapcnt_final_11_iv_0[1])
);
defparam \clkalign_curr_state_ns_5_0_.tapcnt_final_11_iv_0[1] .INIT=16'hC480;
// @22:960
  CFG4 \clkalign_curr_state_ns_5_0_.tapcnt_final_11_iv_0[7]  (
	.A(early_late_start_end_val_status_Z),
	.B(tapcnt_final_0_sqmuxa_1),
	.C(sig_tapcnt_final_1_Z[7]),
	.D(early_late_start_val_Z[7]),
	.Y(tapcnt_final_11_iv_0[7])
);
defparam \clkalign_curr_state_ns_5_0_.tapcnt_final_11_iv_0[7] .INIT=16'hC480;
// @22:960
  CFG4 \clkalign_curr_state_ns_5_0_.tapcnt_final_11_iv_0[0]  (
	.A(early_late_start_end_val_status_Z),
	.B(tapcnt_final_0_sqmuxa_1),
	.C(sig_tapcnt_final_1_Z[0]),
	.D(early_late_start_val_Z[0]),
	.Y(tapcnt_final_11_iv_0[0])
);
defparam \clkalign_curr_state_ns_5_0_.tapcnt_final_11_iv_0[0] .INIT=16'hC480;
// @22:960
  CFG4 \clkalign_curr_state_ns_5_0_.tapcnt_final_11_iv_0[6]  (
	.A(early_late_start_end_val_status_Z),
	.B(tapcnt_final_0_sqmuxa_1),
	.C(sig_tapcnt_final_1_Z[6]),
	.D(early_late_start_val_Z[6]),
	.Y(tapcnt_final_11_iv_0[6])
);
defparam \clkalign_curr_state_ns_5_0_.tapcnt_final_11_iv_0[6] .INIT=16'hC480;
// @22:850
  CFG3 \clkalign_curr_state_ns_5_0_.emflag_cnt10_i_3  (
	.A(emflag_cnt10_i_1),
	.B(N_657),
	.C(emflag_cnt10_i_0),
	.Y(emflag_cnt10_i_3)
);
defparam \clkalign_curr_state_ns_5_0_.emflag_cnt10_i_3 .INIT=8'hFE;
// @24:170
  CFG4 \clkalign_curr_state_ns_5_0_.tap_cnt9_i_RNIN6A01  (
	.A(N_490),
	.B(clkalign_curr_state_Z[0]),
	.C(clkalign_curr_state_1_sqmuxa_1),
	.D(N_606_1),
	.Y(tap_cnte)
);
defparam \clkalign_curr_state_ns_5_0_.tap_cnt9_i_RNIN6A01 .INIT=16'hFDF5;
// @24:170
  CFG4 \clkalign_curr_state_ns_5_0_.clkalign_curr_state_0_sqmuxa_4_0_a3_0_RNIRB5O  (
	.A(clkalign_curr_state_0_sqmuxa_4_0_a3_0),
	.B(N_642),
	.C(clkalign_curr_state_s9_0_a3),
	.D(clkalign_curr_state_d[27]),
	.Y(tapcnt_offsete)
);
defparam \clkalign_curr_state_ns_5_0_.clkalign_curr_state_0_sqmuxa_4_0_a3_0_RNIRB5O .INIT=16'hFFF8;
// @22:874
  CFG4 \clkalign_curr_state_ns_5_0_.un1_clkalign_curr_state_0_sqmuxa_6_0_0_933  (
	.A(rx_err_Z),
	.B(calc_done_Z),
	.C(clkalign_curr_state_Z[3]),
	.D(un1_clkalign_curr_state_0_sqmuxa_6_0_0_933_1),
	.Y(N_2939)
);
defparam \clkalign_curr_state_ns_5_0_.un1_clkalign_curr_state_0_sqmuxa_6_0_0_933 .INIT=16'hFF40;
// @22:155
  CFG3 \clkalign_curr_state_ns_5_0_.start_trng_fg6  (
	.A(timeout_fg),
	.B(current_state_0),
	.C(reset_dly_fg_Z),
	.Y(start_trng_fg6)
);
defparam \clkalign_curr_state_ns_5_0_.start_trng_fg6 .INIT=8'h40;
// @22:215
  CFG4 \clkalign_curr_state_ns_5_0_.un1_early_late_nxt_set14_1_0  (
	.A(clkalign_curr_state_Z[2]),
	.B(clkalign_curr_state_Z[4]),
	.C(N_549),
	.D(N_653),
	.Y(un1_early_late_nxt_set14_1_0)
);
defparam \clkalign_curr_state_ns_5_0_.un1_early_late_nxt_set14_1_0 .INIT=16'h0602;
// @22:850
  CFG3 \clkalign_curr_state_ns_5_0_.un1_clkalign_curr_state_15_0  (
	.A(early_late_start_set5_0_a3_1),
	.B(clkalign_curr_state_s9_0_a3),
	.C(N_653),
	.Y(un1_clkalign_curr_state_15_0)
);
defparam \clkalign_curr_state_ns_5_0_.un1_clkalign_curr_state_15_0 .INIT=8'hEC;
// @22:214
  CFG4 \clkalign_curr_state_ns_5_0_.m62  (
	.A(clkalign_curr_state_Z[4]),
	.B(clkalign_curr_state_Z[1]),
	.C(N_61),
	.D(N_130_mux),
	.Y(N_63)
);
defparam \clkalign_curr_state_ns_5_0_.m62 .INIT=16'h7351;
// @22:214
  CFG3 \clkalign_curr_state_ns_5_0_.m68  (
	.A(clkalign_curr_state_Z[4]),
	.B(N_138_mux),
	.C(i22_mux),
	.Y(i18_mux)
);
defparam \clkalign_curr_state_ns_5_0_.m68 .INIT=8'hD8;
// @22:214
  CFG4 \clkalign_curr_state_ns_5_0_.m117  (
	.A(clkalign_curr_state_Z[2]),
	.B(clkalign_curr_state_Z[3]),
	.C(N_131_mux),
	.D(clkalign_curr_state_Z[4]),
	.Y(N_118)
);
defparam \clkalign_curr_state_ns_5_0_.m117 .INIT=16'h1302;
// @22:215
  CFG3 \clkalign_curr_state_ns_5_0_.un1_early_late_end_set12_1_0  (
	.A(un1_early_late_end_set12_1_0_a3_1),
	.B(clkalign_curr_state_s9_0_a3),
	.C(N_653),
	.Y(un1_early_late_end_set12_1_0)
);
defparam \clkalign_curr_state_ns_5_0_.un1_early_late_end_set12_1_0 .INIT=8'hEC;
// @22:595
  CFG4 \clkalign_curr_state_ns_5_0_.wait_cnt_3_i_a2[0]  (
	.A(clkalign_curr_state_Z[4]),
	.B(N_627),
	.C(clkalign_curr_state_Z[2]),
	.D(clkalign_curr_state_Z[1]),
	.Y(N_659)
);
defparam \clkalign_curr_state_ns_5_0_.wait_cnt_3_i_a2[0] .INIT=16'h0448;
// @22:215
  CFG2 \clkalign_curr_state_ns_5_0_.un1_clkalign_curr_state_0_sqmuxa_8_0_a3  (
	.A(N_642),
	.B(N_526),
	.Y(N_621)
);
defparam \clkalign_curr_state_ns_5_0_.un1_clkalign_curr_state_0_sqmuxa_8_0_a3 .INIT=4'h8;
// @22:215
  CFG2 \clkalign_curr_state_ns_5_0_.un1_internal_rst_en_2_0  (
	.A(clk_align_start6),
	.B(N_585_i),
	.Y(un1_internal_rst_en_2_0)
);
defparam \clkalign_curr_state_ns_5_0_.un1_internal_rst_en_2_0 .INIT=4'hE;
// @22:850
  CFG3 \clkalign_curr_state_ns_5_0_.un1_clkalign_curr_state_14_0  (
	.A(N_653),
	.B(N_593),
	.C(clkalign_curr_state_s9_0_a3),
	.Y(un1_clkalign_curr_state_14_0)
);
defparam \clkalign_curr_state_ns_5_0_.un1_clkalign_curr_state_14_0 .INIT=8'hF8;
// @22:644
  CFG2 \clkalign_curr_state_ns_5_0_.un1_clkalign_curr_state_17_0_a3_0  (
	.A(N_594_1),
	.B(rx_err_Z),
	.Y(N_594)
);
defparam \clkalign_curr_state_ns_5_0_.un1_clkalign_curr_state_17_0_a3_0 .INIT=4'h8;
// @22:1050
  CFG4 \clkalign_curr_state_ns_5_0_.un1_early_late_nxt_set14_3_i_a3_RNI3H371  (
	.A(N_637),
	.B(N_639),
	.C(N_549),
	.D(N_620),
	.Y(N_517_i)
);
defparam \clkalign_curr_state_ns_5_0_.un1_early_late_nxt_set14_3_i_a3_RNI3H371 .INIT=16'h0001;
// @22:1089
  CFG4 \clkalign_curr_state_ns_5_0_.un1_early_late_end_set12_3_i_0_RNI81D21  (
	.A(clkalign_curr_state_Z[5]),
	.B(un1_early_late_end_set12_3_i_0),
	.C(N_525),
	.D(N_619),
	.Y(N_515_i)
);
defparam \clkalign_curr_state_ns_5_0_.un1_early_late_end_set12_3_i_0_RNI81D21 .INIT=16'h0001;
// @22:214
  CFG4 \clkalign_curr_state_ns_5_0_.clkalign_curr_state63_NE_i  (
	.A(clkalign_curr_state63_NE_0),
	.B(clkalign_curr_state63_NE_3),
	.C(clkalign_curr_state63_NE_2),
	.D(clkalign_curr_state63_NE_1),
	.Y(clkalign_curr_state63)
);
defparam \clkalign_curr_state_ns_5_0_.clkalign_curr_state63_NE_i .INIT=16'h0001;
// @22:869
  CFG4 \clkalign_curr_state_ns_5_0_.un1_RX_CLK_ALIGN_LOAD5_0_1  (
	.A(N_643),
	.B(N_594_1),
	.C(N_525),
	.D(rx_err_Z),
	.Y(un1_RX_CLK_ALIGN_LOAD5_0_1)
);
defparam \clkalign_curr_state_ns_5_0_.un1_RX_CLK_ALIGN_LOAD5_0_1 .INIT=16'hA0EC;
// @22:960
  CFG4 \clkalign_curr_state_ns_5_0_.tapcnt_final_11_iv_1[4]  (
	.A(early_late_init_nxt_val_status_Z),
	.B(tapcnt_final_2_sqmuxa_1),
	.C(sig_tapcnt_final_2_Z[4]),
	.D(early_late_init_val_Z[4]),
	.Y(tapcnt_final_11_iv_1[4])
);
defparam \clkalign_curr_state_ns_5_0_.tapcnt_final_11_iv_1[4] .INIT=16'hC480;
// @22:960
  CFG4 \clkalign_curr_state_ns_5_0_.tapcnt_final_11_iv_1[5]  (
	.A(early_late_init_nxt_val_status_Z),
	.B(tapcnt_final_2_sqmuxa_1),
	.C(sig_tapcnt_final_2_Z[5]),
	.D(early_late_init_val_Z[5]),
	.Y(tapcnt_final_11_iv_1[5])
);
defparam \clkalign_curr_state_ns_5_0_.tapcnt_final_11_iv_1[5] .INIT=16'hC480;
// @22:960
  CFG4 \clkalign_curr_state_ns_5_0_.tapcnt_final_11_iv_1[2]  (
	.A(early_late_init_nxt_val_status_Z),
	.B(tapcnt_final_2_sqmuxa_1),
	.C(sig_tapcnt_final_2_Z[2]),
	.D(early_late_init_val_Z[2]),
	.Y(tapcnt_final_11_iv_1[2])
);
defparam \clkalign_curr_state_ns_5_0_.tapcnt_final_11_iv_1[2] .INIT=16'hC480;
// @22:960
  CFG4 \clkalign_curr_state_ns_5_0_.tapcnt_final_11_iv_1[3]  (
	.A(early_late_init_nxt_val_status_Z),
	.B(tapcnt_final_2_sqmuxa_1),
	.C(sig_tapcnt_final_2_Z[3]),
	.D(early_late_init_val_Z[3]),
	.Y(tapcnt_final_11_iv_1[3])
);
defparam \clkalign_curr_state_ns_5_0_.tapcnt_final_11_iv_1[3] .INIT=16'hC480;
// @22:960
  CFG4 \clkalign_curr_state_ns_5_0_.tapcnt_final_11_iv_1[1]  (
	.A(early_late_init_nxt_val_status_Z),
	.B(tapcnt_final_2_sqmuxa_1),
	.C(sig_tapcnt_final_2_Z[1]),
	.D(early_late_init_val_Z[1]),
	.Y(tapcnt_final_11_iv_1[1])
);
defparam \clkalign_curr_state_ns_5_0_.tapcnt_final_11_iv_1[1] .INIT=16'hC480;
// @22:960
  CFG4 \clkalign_curr_state_ns_5_0_.tapcnt_final_11_iv_1[7]  (
	.A(early_late_init_nxt_val_status_Z),
	.B(tapcnt_final_2_sqmuxa_1),
	.C(sig_tapcnt_final_2_Z[7]),
	.D(early_late_init_val_Z[7]),
	.Y(tapcnt_final_11_iv_1[7])
);
defparam \clkalign_curr_state_ns_5_0_.tapcnt_final_11_iv_1[7] .INIT=16'hC480;
// @22:960
  CFG4 \clkalign_curr_state_ns_5_0_.tapcnt_final_11_iv_1[0]  (
	.A(early_late_init_nxt_val_status_Z),
	.B(tapcnt_final_2_sqmuxa_1),
	.C(sig_tapcnt_final_2_Z[0]),
	.D(early_late_init_val_Z[0]),
	.Y(tapcnt_final_11_iv_1[0])
);
defparam \clkalign_curr_state_ns_5_0_.tapcnt_final_11_iv_1[0] .INIT=16'hC480;
// @22:960
  CFG4 \clkalign_curr_state_ns_5_0_.tapcnt_final_11_iv_1[6]  (
	.A(early_late_init_nxt_val_status_Z),
	.B(tapcnt_final_2_sqmuxa_1),
	.C(sig_tapcnt_final_2_Z[6]),
	.D(early_late_init_val_Z[6]),
	.Y(tapcnt_final_11_iv_1[6])
);
defparam \clkalign_curr_state_ns_5_0_.tapcnt_final_11_iv_1[6] .INIT=16'hC480;
// @22:644
  CFG4 \clkalign_curr_state_ns_5_0_.un1_clkalign_curr_state_17_0  (
	.A(N_593),
	.B(clkalign_curr_state_d[27]),
	.C(N_585_i),
	.D(N_594),
	.Y(un1_clkalign_curr_state_17_0)
);
defparam \clkalign_curr_state_ns_5_0_.un1_clkalign_curr_state_17_0 .INIT=16'hFFFE;
// @22:215
  CFG4 \clkalign_curr_state_ns_5_0_.un1_clkalign_curr_state_0_sqmuxa_3_0  (
	.A(un1_clkalign_curr_state_0_sqmuxa_3_0_a3_0),
	.B(un1_clkalign_curr_state_0_sqmuxa_3_0_a3_0_0),
	.C(N_125_mux),
	.D(RX_RESET_LANE5),
	.Y(un1_clkalign_curr_state_0_sqmuxa_3_0)
);
defparam \clkalign_curr_state_ns_5_0_.un1_clkalign_curr_state_0_sqmuxa_3_0 .INIT=16'hFFE0;
// @24:170
  CFG4 \clkalign_curr_state_ns_5_0_.m23  (
	.A(clkalign_curr_state_Z[1]),
	.B(clkalign_curr_state_Z[2]),
	.C(N_139_mux),
	.D(clkalign_curr_state_Z[4]),
	.Y(N_3109_mux)
);
defparam \clkalign_curr_state_ns_5_0_.m23 .INIT=16'h269D;
// @22:595
  CFG4 \clkalign_curr_state_ns_5_0_.wait_cnt_3_o2[1]  (
	.A(N_537),
	.B(wait_cnt_Z[0]),
	.C(clkalign_curr_state_Z[3]),
	.D(clkalign_curr_state_Z[0]),
	.Y(N_546)
);
defparam \clkalign_curr_state_ns_5_0_.wait_cnt_3_o2[1] .INIT=16'hFFFE;
// @22:214
  CFG3 \clkalign_curr_state_ns_5_0_.m118  (
	.A(clkalign_curr_state_Z[5]),
	.B(N_116),
	.C(N_118),
	.Y(clkalign_curr_state_ns[4])
);
defparam \clkalign_curr_state_ns_5_0_.m118 .INIT=8'hB1;
// @22:214
  CFG4 \clkalign_curr_state_ns_5_0_.m123  (
	.A(N_78),
	.B(N_118),
	.C(clkalign_curr_state_Z[5]),
	.D(m122_0_0),
	.Y(clkalign_curr_state_ns[5])
);
defparam \clkalign_curr_state_ns_5_0_.m123 .INIT=16'hCAC0;
// @22:214
  CFG3 \clkalign_curr_state_ns_5_0_.m101  (
	.A(clkalign_curr_state_Z[0]),
	.B(clkalign_curr_state_Z[4]),
	.C(N_101),
	.Y(N_102)
);
defparam \clkalign_curr_state_ns_5_0_.m101 .INIT=8'h47;
// @22:960
  CFG2 \clkalign_curr_state_ns_5_0_.tapcnt_final_11_iv[4]  (
	.A(tapcnt_final_11_iv_1[4]),
	.B(tapcnt_final_11_iv_0[4]),
	.Y(tapcnt_final_11[4])
);
defparam \clkalign_curr_state_ns_5_0_.tapcnt_final_11_iv[4] .INIT=4'hE;
// @22:960
  CFG2 \clkalign_curr_state_ns_5_0_.tapcnt_final_11_iv[3]  (
	.A(tapcnt_final_11_iv_1[3]),
	.B(tapcnt_final_11_iv_0[3]),
	.Y(tapcnt_final_11[3])
);
defparam \clkalign_curr_state_ns_5_0_.tapcnt_final_11_iv[3] .INIT=4'hE;
// @22:960
  CFG2 \clkalign_curr_state_ns_5_0_.tapcnt_final_11_iv[6]  (
	.A(tapcnt_final_11_iv_1[6]),
	.B(tapcnt_final_11_iv_0[6]),
	.Y(tapcnt_final_11[6])
);
defparam \clkalign_curr_state_ns_5_0_.tapcnt_final_11_iv[6] .INIT=4'hE;
// @24:170
  CFG4 \clkalign_curr_state_ns_5_0_.emflag_cnt10_i_3_RNIEGLP  (
	.A(clkalign_curr_state_s9_0_a3),
	.B(emflag_cnt10_i_3),
	.C(emflag_cnt_done_d_Z),
	.D(timeout_cnte),
	.Y(emflag_cnte)
);
defparam \clkalign_curr_state_ns_5_0_.emflag_cnt10_i_3_RNIEGLP .INIT=16'hFFAB;
// @22:960
  CFG2 \clkalign_curr_state_ns_5_0_.tapcnt_final_11_iv[1]  (
	.A(tapcnt_final_11_iv_1[1]),
	.B(tapcnt_final_11_iv_0[1]),
	.Y(tapcnt_final_11[1])
);
defparam \clkalign_curr_state_ns_5_0_.tapcnt_final_11_iv[1] .INIT=4'hE;
// @22:960
  CFG2 \clkalign_curr_state_ns_5_0_.tapcnt_final_11_iv[2]  (
	.A(tapcnt_final_11_iv_1[2]),
	.B(tapcnt_final_11_iv_0[2]),
	.Y(tapcnt_final_11[2])
);
defparam \clkalign_curr_state_ns_5_0_.tapcnt_final_11_iv[2] .INIT=4'hE;
// @22:960
  CFG2 \clkalign_curr_state_ns_5_0_.tapcnt_final_11_iv[5]  (
	.A(tapcnt_final_11_iv_1[5]),
	.B(tapcnt_final_11_iv_0[5]),
	.Y(tapcnt_final_11[5])
);
defparam \clkalign_curr_state_ns_5_0_.tapcnt_final_11_iv[5] .INIT=4'hE;
// @22:869
  CFG4 \clkalign_curr_state_ns_5_0_.un1_RX_CLK_ALIGN_LOAD5_0  (
	.A(un1_RX_CLK_ALIGN_LOAD5_0_1),
	.B(clkalign_curr_state_Z[0]),
	.C(N_606_1),
	.D(N_607),
	.Y(un1_RX_CLK_ALIGN_LOAD5_0)
);
defparam \clkalign_curr_state_ns_5_0_.un1_RX_CLK_ALIGN_LOAD5_0 .INIT=16'hFFBA;
// @22:960
  CFG2 \clkalign_curr_state_ns_5_0_.tapcnt_final_11_iv[7]  (
	.A(tapcnt_final_11_iv_1[7]),
	.B(tapcnt_final_11_iv_0[7]),
	.Y(tapcnt_final_11[7])
);
defparam \clkalign_curr_state_ns_5_0_.tapcnt_final_11_iv[7] .INIT=4'hE;
// @22:899
  CFG4 \clkalign_curr_state_ns_5_0_.un1_clkalign_curr_state_1_sqmuxa_5_0  (
	.A(N_643),
	.B(N_621),
	.C(N_525),
	.D(un1_clkalign_curr_state_1_sqmuxa_5_0_0),
	.Y(un1_clkalign_curr_state_1_sqmuxa_5_0)
);
defparam \clkalign_curr_state_ns_5_0_.un1_clkalign_curr_state_1_sqmuxa_5_0 .INIT=16'hFFCE;
// @22:960
  CFG2 \clkalign_curr_state_ns_5_0_.tapcnt_final_11_iv[0]  (
	.A(tapcnt_final_11_iv_1[0]),
	.B(tapcnt_final_11_iv_0[0]),
	.Y(tapcnt_final_11[0])
);
defparam \clkalign_curr_state_ns_5_0_.tapcnt_final_11_iv[0] .INIT=4'hE;
// @22:595
  CFG4 \clkalign_curr_state_ns_5_0_.wait_cnt_3_o3[1]  (
	.A(N_659),
	.B(N_657),
	.C(clkalign_curr_state_Z[0]),
	.D(N_651),
	.Y(N_540)
);
defparam \clkalign_curr_state_ns_5_0_.wait_cnt_3_o3[1] .INIT=16'hECA0;
// @22:1130
  CFG4 \clkalign_curr_state_ns_5_0_.clkalign_curr_state_1_sqmuxa_1_0_a3_RNIN2AC_0  (
	.A(N_643),
	.B(N_644),
	.C(tap_cnt_Z[7]),
	.D(clkalign_curr_state_1_sqmuxa_1),
	.Y(un1_early_flags_lsb14_1_i)
);
defparam \clkalign_curr_state_ns_5_0_.clkalign_curr_state_1_sqmuxa_1_0_a3_RNIN2AC_0 .INIT=16'h0F88;
// @22:1130
  CFG4 \clkalign_curr_state_ns_5_0_.clkalign_curr_state_1_sqmuxa_1_0_a3_RNIN2AC  (
	.A(N_643),
	.B(N_644),
	.C(tap_cnt_Z[7]),
	.D(clkalign_curr_state_1_sqmuxa_1),
	.Y(un1_early_flags_lsb14_i)
);
defparam \clkalign_curr_state_ns_5_0_.clkalign_curr_state_1_sqmuxa_1_0_a3_RNIN2AC .INIT=16'hF088;
// @22:214
  CFG4 \clkalign_curr_state_ns_5_0_.m76  (
	.A(clkalign_curr_state_Z[5]),
	.B(clkalign_curr_state_Z[3]),
	.C(N_75),
	.D(N_71),
	.Y(clkalign_curr_state_ns[1])
);
defparam \clkalign_curr_state_ns_5_0_.m76 .INIT=16'h2075;
// @22:214
  CFG3 \clkalign_curr_state_ns_5_0_.m87  (
	.A(clkalign_curr_state_Z[2]),
	.B(N_83),
	.C(N_87),
	.Y(N_88)
);
defparam \clkalign_curr_state_ns_5_0_.m87 .INIT=8'hB1;
// @22:214
  CFG3 \clkalign_curr_state_ns_5_0_.m24  (
	.A(N_17),
	.B(N_3109_mux),
	.C(clkalign_curr_state_Z[3]),
	.Y(N_25)
);
defparam \clkalign_curr_state_ns_5_0_.m24 .INIT=8'hC5;
// @22:595
  CFG4 \clkalign_curr_state_ns_5_0_.wait_cnt_3_i_0[0]  (
	.A(N_659),
	.B(clkalign_curr_state_Z[0]),
	.C(wait_cnt_Z[0]),
	.D(wait_cnt_3_i_a3_2_0[0]),
	.Y(wait_cnt_3_i_0[0])
);
defparam \clkalign_curr_state_ns_5_0_.wait_cnt_3_i_0[0] .INIT=16'hF020;
// @22:214
  CFG3 \clkalign_curr_state_ns_5_0_.m88  (
	.A(N_88),
	.B(clkalign_curr_state_Z[3]),
	.C(N_143_mux),
	.Y(N_89)
);
defparam \clkalign_curr_state_ns_5_0_.m88 .INIT=8'hB8;
// @22:214
  CFG4 \clkalign_curr_state_ns_5_0_.N_40_i  (
	.A(clkalign_curr_state_Z[3]),
	.B(clkalign_curr_state_Z[5]),
	.C(N_38),
	.D(N_25),
	.Y(N_40_i)
);
defparam \clkalign_curr_state_ns_5_0_.N_40_i .INIT=16'h8CBF;
// @22:214
  CFG4 \clkalign_curr_state_ns_5_0_.m94  (
	.A(clkalign_curr_state_Z[3]),
	.B(clkalign_curr_state_Z[5]),
	.C(N_93),
	.D(N_89),
	.Y(clkalign_curr_state_ns[2])
);
defparam \clkalign_curr_state_ns_5_0_.m94 .INIT=16'h0437;
// @22:214
  CFG2 \clkalign_curr_state_ns_5_0_.m105  (
	.A(N_105),
	.B(clkalign_curr_state_Z[5]),
	.Y(clkalign_curr_state_ns[3])
);
defparam \clkalign_curr_state_ns_5_0_.m105 .INIT=4'h2;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* ICB_BCLKSCLKALIGN_Z3 */

module PF_IOD_GENERIC_RX_C1_TR_PF_IOD_GENERIC_RX_C1_TR_0_COREBCLKSCLKALIGN_Z2 (
  current_state_0,
  PF_IOD_GENERIC_RX_C1_0_RX_CLK_G,
  RX_CLK_ALIGN_DONE_arst,
  PF_IOD_CLK_TRAINING_EYE_MONITOR_EARLY_0,
  PF_IOD_CLK_TRAINING_EYE_MONITOR_LATE_0,
  COREBCLKSCLKALIGN_0_ICB_CLK_ALGN_CLR_FLGS,
  COREBCLKSCLKALIGN_0_ICB_CLK_ALGN_LOAD,
  COREBCLKSCLKALIGN_0_ICB_CLK_ALGN_MOV,
  COREBCLKSCLKALIGN_0_BCLKSCLK_ALGN_PAUSE,
  CLK_TRAIN_ERROR_c,
  PF_IOD_GENERIC_RX_C1_0_CLK_TRAIN_DONE,
  PF_CLK_DIV_FIFO_DELAY_LINE_OUT_OF_RANGE
)
;
input current_state_0 ;
input PF_IOD_GENERIC_RX_C1_0_RX_CLK_G ;
output RX_CLK_ALIGN_DONE_arst ;
input PF_IOD_CLK_TRAINING_EYE_MONITOR_EARLY_0 ;
input PF_IOD_CLK_TRAINING_EYE_MONITOR_LATE_0 ;
output COREBCLKSCLKALIGN_0_ICB_CLK_ALGN_CLR_FLGS ;
output COREBCLKSCLKALIGN_0_ICB_CLK_ALGN_LOAD ;
output COREBCLKSCLKALIGN_0_ICB_CLK_ALGN_MOV ;
output COREBCLKSCLKALIGN_0_BCLKSCLK_ALGN_PAUSE ;
output CLK_TRAIN_ERROR_c ;
output PF_IOD_GENERIC_RX_C1_0_CLK_TRAIN_DONE ;
input PF_CLK_DIV_FIFO_DELAY_LINE_OUT_OF_RANGE ;
wire current_state_0 ;
wire PF_IOD_GENERIC_RX_C1_0_RX_CLK_G ;
wire RX_CLK_ALIGN_DONE_arst ;
wire PF_IOD_CLK_TRAINING_EYE_MONITOR_EARLY_0 ;
wire PF_IOD_CLK_TRAINING_EYE_MONITOR_LATE_0 ;
wire COREBCLKSCLKALIGN_0_ICB_CLK_ALGN_CLR_FLGS ;
wire COREBCLKSCLKALIGN_0_ICB_CLK_ALGN_LOAD ;
wire COREBCLKSCLKALIGN_0_ICB_CLK_ALGN_MOV ;
wire COREBCLKSCLKALIGN_0_BCLKSCLK_ALGN_PAUSE ;
wire CLK_TRAIN_ERROR_c ;
wire PF_IOD_GENERIC_RX_C1_0_CLK_TRAIN_DONE ;
wire PF_CLK_DIV_FIFO_DELAY_LINE_OUT_OF_RANGE ;
wire GND ;
wire VCC ;
  ICB_BCLKSCLKALIGN_Z3 \genblk1.U_ICB_BCLKSCLKALIGN  (
	.current_state_0(current_state_0),
	.PF_CLK_DIV_FIFO_DELAY_LINE_OUT_OF_RANGE(PF_CLK_DIV_FIFO_DELAY_LINE_OUT_OF_RANGE),
	.PF_IOD_GENERIC_RX_C1_0_CLK_TRAIN_DONE(PF_IOD_GENERIC_RX_C1_0_CLK_TRAIN_DONE),
	.CLK_TRAIN_ERROR_c(CLK_TRAIN_ERROR_c),
	.COREBCLKSCLKALIGN_0_BCLKSCLK_ALGN_PAUSE(COREBCLKSCLKALIGN_0_BCLKSCLK_ALGN_PAUSE),
	.COREBCLKSCLKALIGN_0_ICB_CLK_ALGN_MOV(COREBCLKSCLKALIGN_0_ICB_CLK_ALGN_MOV),
	.COREBCLKSCLKALIGN_0_ICB_CLK_ALGN_LOAD(COREBCLKSCLKALIGN_0_ICB_CLK_ALGN_LOAD),
	.COREBCLKSCLKALIGN_0_ICB_CLK_ALGN_CLR_FLGS(COREBCLKSCLKALIGN_0_ICB_CLK_ALGN_CLR_FLGS),
	.PF_IOD_CLK_TRAINING_EYE_MONITOR_LATE_0(PF_IOD_CLK_TRAINING_EYE_MONITOR_LATE_0),
	.PF_IOD_CLK_TRAINING_EYE_MONITOR_EARLY_0(PF_IOD_CLK_TRAINING_EYE_MONITOR_EARLY_0),
	.RX_CLK_ALIGN_DONE_arst(RX_CLK_ALIGN_DONE_arst),
	.PF_IOD_GENERIC_RX_C1_0_RX_CLK_G(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* PF_IOD_GENERIC_RX_C1_TR_PF_IOD_GENERIC_RX_C1_TR_0_COREBCLKSCLKALIGN_Z2 */

module PF_IOD_GENERIC_RX_C1_TR (
  current_state_0,
  PF_CLK_DIV_FIFO_DELAY_LINE_OUT_OF_RANGE,
  PF_IOD_GENERIC_RX_C1_0_CLK_TRAIN_DONE,
  CLK_TRAIN_ERROR_c,
  COREBCLKSCLKALIGN_0_BCLKSCLK_ALGN_PAUSE,
  COREBCLKSCLKALIGN_0_ICB_CLK_ALGN_MOV,
  COREBCLKSCLKALIGN_0_ICB_CLK_ALGN_LOAD,
  COREBCLKSCLKALIGN_0_ICB_CLK_ALGN_CLR_FLGS,
  PF_IOD_CLK_TRAINING_EYE_MONITOR_LATE_0,
  PF_IOD_CLK_TRAINING_EYE_MONITOR_EARLY_0,
  RX_CLK_ALIGN_DONE_arst,
  PF_IOD_GENERIC_RX_C1_0_RX_CLK_G
)
;
input current_state_0 ;
input PF_CLK_DIV_FIFO_DELAY_LINE_OUT_OF_RANGE ;
output PF_IOD_GENERIC_RX_C1_0_CLK_TRAIN_DONE ;
output CLK_TRAIN_ERROR_c ;
output COREBCLKSCLKALIGN_0_BCLKSCLK_ALGN_PAUSE ;
output COREBCLKSCLKALIGN_0_ICB_CLK_ALGN_MOV ;
output COREBCLKSCLKALIGN_0_ICB_CLK_ALGN_LOAD ;
output COREBCLKSCLKALIGN_0_ICB_CLK_ALGN_CLR_FLGS ;
input PF_IOD_CLK_TRAINING_EYE_MONITOR_LATE_0 ;
input PF_IOD_CLK_TRAINING_EYE_MONITOR_EARLY_0 ;
output RX_CLK_ALIGN_DONE_arst ;
input PF_IOD_GENERIC_RX_C1_0_RX_CLK_G ;
wire current_state_0 ;
wire PF_CLK_DIV_FIFO_DELAY_LINE_OUT_OF_RANGE ;
wire PF_IOD_GENERIC_RX_C1_0_CLK_TRAIN_DONE ;
wire CLK_TRAIN_ERROR_c ;
wire COREBCLKSCLKALIGN_0_BCLKSCLK_ALGN_PAUSE ;
wire COREBCLKSCLKALIGN_0_ICB_CLK_ALGN_MOV ;
wire COREBCLKSCLKALIGN_0_ICB_CLK_ALGN_LOAD ;
wire COREBCLKSCLKALIGN_0_ICB_CLK_ALGN_CLR_FLGS ;
wire PF_IOD_CLK_TRAINING_EYE_MONITOR_LATE_0 ;
wire PF_IOD_CLK_TRAINING_EYE_MONITOR_EARLY_0 ;
wire RX_CLK_ALIGN_DONE_arst ;
wire PF_IOD_GENERIC_RX_C1_0_RX_CLK_G ;
wire GND ;
wire VCC ;
// @24:170
  PF_IOD_GENERIC_RX_C1_TR_PF_IOD_GENERIC_RX_C1_TR_0_COREBCLKSCLKALIGN_Z2 PF_IOD_GENERIC_RX_C1_TR_0 (
	.current_state_0(current_state_0),
	.PF_IOD_GENERIC_RX_C1_0_RX_CLK_G(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.RX_CLK_ALIGN_DONE_arst(RX_CLK_ALIGN_DONE_arst),
	.PF_IOD_CLK_TRAINING_EYE_MONITOR_EARLY_0(PF_IOD_CLK_TRAINING_EYE_MONITOR_EARLY_0),
	.PF_IOD_CLK_TRAINING_EYE_MONITOR_LATE_0(PF_IOD_CLK_TRAINING_EYE_MONITOR_LATE_0),
	.COREBCLKSCLKALIGN_0_ICB_CLK_ALGN_CLR_FLGS(COREBCLKSCLKALIGN_0_ICB_CLK_ALGN_CLR_FLGS),
	.COREBCLKSCLKALIGN_0_ICB_CLK_ALGN_LOAD(COREBCLKSCLKALIGN_0_ICB_CLK_ALGN_LOAD),
	.COREBCLKSCLKALIGN_0_ICB_CLK_ALGN_MOV(COREBCLKSCLKALIGN_0_ICB_CLK_ALGN_MOV),
	.COREBCLKSCLKALIGN_0_BCLKSCLK_ALGN_PAUSE(COREBCLKSCLKALIGN_0_BCLKSCLK_ALGN_PAUSE),
	.CLK_TRAIN_ERROR_c(CLK_TRAIN_ERROR_c),
	.PF_IOD_GENERIC_RX_C1_0_CLK_TRAIN_DONE(PF_IOD_GENERIC_RX_C1_0_CLK_TRAIN_DONE),
	.PF_CLK_DIV_FIFO_DELAY_LINE_OUT_OF_RANGE(PF_CLK_DIV_FIFO_DELAY_LINE_OUT_OF_RANGE)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* PF_IOD_GENERIC_RX_C1_TR */

module PF_IOD_GENERIC_RX_C1_PF_CLK_DIV_FIFO_PF_CLK_DIV_DELAY (
  PF_CLK_DIV_FIFO_CLK_OUT_HS_IO_CLK,
  PF_CLK_DIV_FIFO_CLK_DIV_OUT,
  HS_IO_CLK_CASCADED_Y,
  PF_CLK_DIV_FIFO_DELAY_LINE_OUT_OF_RANGE,
  COREBCLKSCLKALIGN_0_ICB_CLK_ALGN_LOAD,
  COREBCLKSCLKALIGN_0_ICB_CLK_ALGN_MOV
)
;
output PF_CLK_DIV_FIFO_CLK_OUT_HS_IO_CLK ;
output PF_CLK_DIV_FIFO_CLK_DIV_OUT ;
input HS_IO_CLK_CASCADED_Y ;
output PF_CLK_DIV_FIFO_DELAY_LINE_OUT_OF_RANGE ;
input COREBCLKSCLKALIGN_0_ICB_CLK_ALGN_LOAD ;
input COREBCLKSCLKALIGN_0_ICB_CLK_ALGN_MOV ;
wire PF_CLK_DIV_FIFO_CLK_OUT_HS_IO_CLK ;
wire PF_CLK_DIV_FIFO_CLK_DIV_OUT ;
wire HS_IO_CLK_CASCADED_Y ;
wire PF_CLK_DIV_FIFO_DELAY_LINE_OUT_OF_RANGE ;
wire COREBCLKSCLKALIGN_0_ICB_CLK_ALGN_LOAD ;
wire COREBCLKSCLKALIGN_0_ICB_CLK_ALGN_MOV ;
wire VCC ;
wire GND ;
wire Y_2 ;
wire Y_ND ;
// @15:26
  ICB_CLKDIVDELAY I_CDD (
	.DELAY_LINE_DIR(VCC),
	.DELAY_LINE_MOVE(COREBCLKSCLKALIGN_0_ICB_CLK_ALGN_MOV),
	.DELAY_LINE_LOAD(COREBCLKSCLKALIGN_0_ICB_CLK_ALGN_LOAD),
	.RST_N(VCC),
	.BIT_SLIP(GND),
	.DELAY_LINE_OUT_OF_RANGE(PF_CLK_DIV_FIFO_DELAY_LINE_OUT_OF_RANGE),
	.A(HS_IO_CLK_CASCADED_Y),
	.Y_DIV(PF_CLK_DIV_FIFO_CLK_DIV_OUT),
	.Y(Y_2),
	.Y_FB(PF_CLK_DIV_FIFO_CLK_OUT_HS_IO_CLK),
	.Y_ND(Y_ND)
);
defparam I_CDD.DELAY_LINE_SIMULATION_MODE="ENABLED";
defparam I_CDD.DIVIDER=3'h4;
defparam I_CDD.DELAY_LINE_EN=1'b1;
defparam I_CDD.DELAY_LINE_VAL=7'h01;
defparam I_CDD.DELAY_VAL_X2=1'b1;
defparam I_CDD.FB_SOURCE_SEL_0=2'h0;
defparam I_CDD.FB_SOURCE_SEL_1=2'h1;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* PF_IOD_GENERIC_RX_C1_PF_CLK_DIV_FIFO_PF_CLK_DIV_DELAY */

module PF_IOD_GENERIC_RX_C1_PF_CLK_DIV_RXCLK_PF_CLK_DIV_DELAY (
  PF_CLK_DIV_RXCLK_CLK_OUT_HS_IO_CLK,
  HS_IO_CLK_CASCADED_Y
)
;
output PF_CLK_DIV_RXCLK_CLK_OUT_HS_IO_CLK ;
input HS_IO_CLK_CASCADED_Y ;
wire PF_CLK_DIV_RXCLK_CLK_OUT_HS_IO_CLK ;
wire HS_IO_CLK_CASCADED_Y ;
wire GND ;
wire VCC ;
wire DELAY_LINE_OUT_OF_RANGE ;
wire CLK_DIV_OUT ;
wire Y_3 ;
wire Y_ND_0 ;
// @16:18
  ICB_CLKDIVDELAY I_CDD (
	.DELAY_LINE_DIR(GND),
	.DELAY_LINE_MOVE(GND),
	.DELAY_LINE_LOAD(GND),
	.RST_N(VCC),
	.BIT_SLIP(GND),
	.DELAY_LINE_OUT_OF_RANGE(DELAY_LINE_OUT_OF_RANGE),
	.A(HS_IO_CLK_CASCADED_Y),
	.Y_DIV(CLK_DIV_OUT),
	.Y(Y_3),
	.Y_FB(PF_CLK_DIV_RXCLK_CLK_OUT_HS_IO_CLK),
	.Y_ND(Y_ND_0)
);
defparam I_CDD.DELAY_LINE_SIMULATION_MODE="DISABLED";
defparam I_CDD.DIVIDER=3'h4;
defparam I_CDD.DELAY_LINE_EN=1'b1;
defparam I_CDD.DELAY_LINE_VAL=7'h00;
defparam I_CDD.DELAY_VAL_X2=1'b1;
defparam I_CDD.FB_SOURCE_SEL_0=2'h0;
defparam I_CDD.FB_SOURCE_SEL_1=2'h1;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* PF_IOD_GENERIC_RX_C1_PF_CLK_DIV_RXCLK_PF_CLK_DIV_DELAY */

module PF_IOD_GENERIC_RX_C1_PF_IOD_CLK_TRAINING_PF_IOD (
  PF_LANECTRL_0_EYE_MONITOR_WIDTH_OUT,
  HS_IO_CLK_FIFO_Y,
  PF_LANECTRL_0_TX_SYNC_RST,
  PF_LANECTRL_0_RX_SYNC_RST,
  PF_LANECTRL_0_ARST_N,
  PF_IOD_CLK_TRAINING_EYE_MONITOR_LATE_0,
  PF_IOD_CLK_TRAINING_EYE_MONITOR_EARLY_0,
  PF_IOD_GENERIC_RX_C1_0_RX_CLK_G,
  COREBCLKSCLKALIGN_0_ICB_CLK_ALGN_CLR_FLGS
)
;
input [2:0] PF_LANECTRL_0_EYE_MONITOR_WIDTH_OUT ;
input HS_IO_CLK_FIFO_Y ;
input PF_LANECTRL_0_TX_SYNC_RST ;
input PF_LANECTRL_0_RX_SYNC_RST ;
input PF_LANECTRL_0_ARST_N ;
output PF_IOD_CLK_TRAINING_EYE_MONITOR_LATE_0 ;
output PF_IOD_CLK_TRAINING_EYE_MONITOR_EARLY_0 ;
input PF_IOD_GENERIC_RX_C1_0_RX_CLK_G ;
input COREBCLKSCLKALIGN_0_ICB_CLK_ALGN_CLR_FLGS ;
wire HS_IO_CLK_FIFO_Y ;
wire PF_LANECTRL_0_TX_SYNC_RST ;
wire PF_LANECTRL_0_RX_SYNC_RST ;
wire PF_LANECTRL_0_ARST_N ;
wire PF_IOD_CLK_TRAINING_EYE_MONITOR_LATE_0 ;
wire PF_IOD_CLK_TRAINING_EYE_MONITOR_EARLY_0 ;
wire PF_IOD_GENERIC_RX_C1_0_RX_CLK_G ;
wire COREBCLKSCLKALIGN_0_ICB_CLK_ALGN_CLR_FLGS ;
wire [1:0] RX_DATA_1;
wire [9:2] RX_DATA;
wire [10:0] CDR_CLK_B_SEL_1;
wire GND ;
wire DELAY_LINE_OUT_OF_RANGE_0 ;
wire TX_1 ;
wire OE_1 ;
wire DDR_DO_READ_1 ;
wire CDR_CLK_A_SEL_8_1 ;
wire CDR_CLK_A_SEL_9_1 ;
wire CDR_CLK_A_SEL_10_1 ;
wire SWITCH_2 ;
wire CDR_CLR_NEXT_CLK_N_1 ;
wire TX_DATA_OUT_9_1 ;
wire TX_DATA_OUT_8_1 ;
wire AL_N_OUT_1 ;
wire OUTFF_SL_OUT_1 ;
wire OUTFF_EN_OUT_1 ;
wire INFF_SL_OUT_1 ;
wire INFF_EN_OUT_1 ;
wire RX_CLK_OUT_1 ;
wire TX_CLK_OUT_1 ;
wire VCC ;
// @17:44
  IOD I_IOD_0 (
	.TX_DATA({GND, GND, GND, GND, GND, GND, GND, GND}),
	.OE_DATA({GND, GND, GND, GND}),
	.RX_BIT_SLIP(GND),
	.EYE_MONITOR_CLEAR_FLAGS(COREBCLKSCLKALIGN_0_ICB_CLK_ALGN_CLR_FLGS),
	.DELAY_LINE_MOVE(GND),
	.DELAY_LINE_DIRECTION(GND),
	.DELAY_LINE_LOAD(GND),
	.RX_CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.TX_CLK(GND),
	.ODT_EN(GND),
	.INFF_SL(GND),
	.INFF_EN(GND),
	.OUTFF_SL(GND),
	.OUTFF_EN(GND),
	.AL_N(GND),
	.OEFF_LAT_N(GND),
	.OEFF_SD_N(GND),
	.OEFF_AD_N(GND),
	.INFF_LAT_N(GND),
	.INFF_SD_N(GND),
	.INFF_AD_N(GND),
	.OUTFF_LAT_N(GND),
	.OUTFF_SD_N(GND),
	.OUTFF_AD_N(GND),
	.EYE_MONITOR_EARLY(PF_IOD_CLK_TRAINING_EYE_MONITOR_EARLY_0),
	.EYE_MONITOR_LATE(PF_IOD_CLK_TRAINING_EYE_MONITOR_LATE_0),
	.RX_DATA({RX_DATA[9:2], RX_DATA_1[1:0]}),
	.DELAY_LINE_OUT_OF_RANGE(DELAY_LINE_OUT_OF_RANGE_0),
	.RX_P(GND),
	.RX_N(GND),
	.TX_DATA_9(GND),
	.TX_DATA_8(GND),
	.ARST_N(PF_LANECTRL_0_ARST_N),
	.RX_SYNC_RST(PF_LANECTRL_0_RX_SYNC_RST),
	.TX_SYNC_RST(PF_LANECTRL_0_TX_SYNC_RST),
	.HS_IO_CLK({GND, GND, GND, GND, GND, HS_IO_CLK_FIFO_Y}),
	.RX_DQS_90({GND, GND}),
	.TX_DQS(GND),
	.TX_DQS_270(GND),
	.FIFO_WR_PTR({GND, GND, GND}),
	.FIFO_RD_PTR({GND, GND, GND}),
	.TX(TX_1),
	.OE(OE_1),
	.CDR_CLK(GND),
	.CDR_NEXT_CLK(GND),
	.EYE_MONITOR_LANE_WIDTH(PF_LANECTRL_0_EYE_MONITOR_WIDTH_OUT[2:0]),
	.DDR_DO_READ(DDR_DO_READ_1),
	.CDR_CLK_A_SEL_8(CDR_CLK_A_SEL_8_1),
	.CDR_CLK_A_SEL_9(CDR_CLK_A_SEL_9_1),
	.CDR_CLK_A_SEL_10(CDR_CLK_A_SEL_10_1),
	.CDR_CLK_B_SEL(CDR_CLK_B_SEL_1[10:0]),
	.SWITCH(SWITCH_2),
	.CDR_CLR_NEXT_CLK_N(CDR_CLR_NEXT_CLK_N_1),
	.TX_DATA_OUT_9(TX_DATA_OUT_9_1),
	.TX_DATA_OUT_8(TX_DATA_OUT_8_1),
	.AL_N_OUT(AL_N_OUT_1),
	.OUTFF_SL_OUT(OUTFF_SL_OUT_1),
	.OUTFF_EN_OUT(OUTFF_EN_OUT_1),
	.INFF_SL_OUT(INFF_SL_OUT_1),
	.INFF_EN_OUT(INFF_EN_OUT_1),
	.RX_CLK_OUT(RX_CLK_OUT_1),
	.TX_CLK_OUT(TX_CLK_OUT_1)
);
defparam I_IOD_0.DATA_RATE=500.0;
defparam I_IOD_0.FORMAL_NAME="HS_IO_CLK_TRAINING";
defparam I_IOD_0.INTERFACE_NAME="RX_DDRX_B_G_DYN";
defparam I_IOD_0.DELAY_LINE_SIMULATION_MODE="DISABLED";
defparam I_IOD_0.RESERVED_0=1'b0;
defparam I_IOD_0.RX_CLK_EN=1'b1;
defparam I_IOD_0.RX_CLK_INV=1'b0;
defparam I_IOD_0.TX_CLK_EN=1'b0;
defparam I_IOD_0.TX_CLK_INV=1'b0;
defparam I_IOD_0.HS_IO_CLK_SEL=3'h0;
defparam I_IOD_0.QDR_EN=1'b0;
defparam I_IOD_0.EDGE_DETECT_EN=1'b0;
defparam I_IOD_0.DELAY_LINE_MODE=2'h0;
defparam I_IOD_0.RX_MODE=4'h4;
defparam I_IOD_0.EYE_MONITOR_MODE=1'b1;
defparam I_IOD_0.DYN_DELAY_LINE_EN=1'b0;
defparam I_IOD_0.FIFO_WR_EN=1'b0;
defparam I_IOD_0.EYE_MONITOR_EN=1'b1;
defparam I_IOD_0.TX_MODE=7'h00;
defparam I_IOD_0.TX_CLK_SEL=2'h0;
defparam I_IOD_0.TX_OE_MODE=3'h7;
defparam I_IOD_0.TX_OE_CLK_INV=1'b0;
defparam I_IOD_0.RX_DELAY_VAL=7'h01;
defparam I_IOD_0.RX_DELAY_VAL_X2=1'b0;
defparam I_IOD_0.TX_DELAY_VAL=7'h01;
defparam I_IOD_0.EYE_MONITOR_WIDTH=3'h1;
defparam I_IOD_0.EYE_MONITOR_WIDTH_SRC=1'b1;
defparam I_IOD_0.RESERVED_1=1'b0;
defparam I_IOD_0.DISABLE_LANECTRL_RESET=1'b0;
defparam I_IOD_0.INPUT_DELAY_SEL=2'h3;
defparam I_IOD_0.OEFF_EN_INV=1'b0;
defparam I_IOD_0.INFF_EN_INV=1'b0;
defparam I_IOD_0.OUTFF_EN_INV=1'b0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* PF_IOD_GENERIC_RX_C1_PF_IOD_CLK_TRAINING_PF_IOD */

module PF_IOD_GENERIC_RX_C1_PF_IOD_RX_PF_IOD (
  ACT_UNIQUE_rev_bits_0_out_data,
  EYE_MONITOR_LATE_net_0,
  EYE_MONITOR_EARLY_net_0,
  PF_LANECTRL_0_EYE_MONITOR_WIDTH_OUT,
  PF_LANECTRL_0_FIFO_RD_PTR,
  PF_LANECTRL_0_FIFO_WR_PTR,
  PF_LANECTRL_0_RX_DQS_90_0,
  rev_bits_0_out_data_4,
  RXD,
  RXD_N,
  BIT_ALGN_OOR_c,
  CORERXIODBITALIGN_C0_1_BIT_ALGN_LOAD,
  CORERXIODBITALIGN_C0_1_BIT_ALGN_DIR,
  CORERXIODBITALIGN_C0_1_BIT_ALGN_MOVE,
  CORERXIODBITALIGN_C0_1_BIT_ALGN_CLR_FLGS,
  HS_IO_CLK_FIFO_Y,
  PF_LANECTRL_0_TX_SYNC_RST,
  PF_LANECTRL_0_RX_SYNC_RST,
  PF_LANECTRL_0_ARST_N,
  BIT_ALGN_OOR_0_c,
  PF_IOD_GENERIC_RX_C1_0_RX_CLK_G,
  CORERXIODBITALIGN_C0_0_BIT_ALGN_LOAD,
  CORERXIODBITALIGN_C0_0_BIT_ALGN_DIR,
  CORERXIODBITALIGN_C0_0_BIT_ALGN_MOVE,
  CORERXIODBITALIGN_C0_0_BIT_ALGN_CLR_FLGS
)
;
output [7:0] ACT_UNIQUE_rev_bits_0_out_data ;
output [1:0] EYE_MONITOR_LATE_net_0 ;
output [1:0] EYE_MONITOR_EARLY_net_0 ;
input [2:0] PF_LANECTRL_0_EYE_MONITOR_WIDTH_OUT ;
input [2:0] PF_LANECTRL_0_FIFO_RD_PTR ;
input [2:0] PF_LANECTRL_0_FIFO_WR_PTR ;
input PF_LANECTRL_0_RX_DQS_90_0 ;
output [7:0] rev_bits_0_out_data_4 ;
input [1:0] RXD ;
input [1:0] RXD_N ;
output BIT_ALGN_OOR_c ;
input CORERXIODBITALIGN_C0_1_BIT_ALGN_LOAD ;
input CORERXIODBITALIGN_C0_1_BIT_ALGN_DIR ;
input CORERXIODBITALIGN_C0_1_BIT_ALGN_MOVE ;
input CORERXIODBITALIGN_C0_1_BIT_ALGN_CLR_FLGS ;
input HS_IO_CLK_FIFO_Y ;
input PF_LANECTRL_0_TX_SYNC_RST ;
input PF_LANECTRL_0_RX_SYNC_RST ;
input PF_LANECTRL_0_ARST_N ;
output BIT_ALGN_OOR_0_c ;
input PF_IOD_GENERIC_RX_C1_0_RX_CLK_G ;
input CORERXIODBITALIGN_C0_0_BIT_ALGN_LOAD ;
input CORERXIODBITALIGN_C0_0_BIT_ALGN_DIR ;
input CORERXIODBITALIGN_C0_0_BIT_ALGN_MOVE ;
input CORERXIODBITALIGN_C0_0_BIT_ALGN_CLR_FLGS ;
wire PF_LANECTRL_0_RX_DQS_90_0 ;
wire BIT_ALGN_OOR_c ;
wire CORERXIODBITALIGN_C0_1_BIT_ALGN_LOAD ;
wire CORERXIODBITALIGN_C0_1_BIT_ALGN_DIR ;
wire CORERXIODBITALIGN_C0_1_BIT_ALGN_MOVE ;
wire CORERXIODBITALIGN_C0_1_BIT_ALGN_CLR_FLGS ;
wire HS_IO_CLK_FIFO_Y ;
wire PF_LANECTRL_0_TX_SYNC_RST ;
wire PF_LANECTRL_0_RX_SYNC_RST ;
wire PF_LANECTRL_0_ARST_N ;
wire BIT_ALGN_OOR_0_c ;
wire PF_IOD_GENERIC_RX_C1_0_RX_CLK_G ;
wire CORERXIODBITALIGN_C0_0_BIT_ALGN_LOAD ;
wire CORERXIODBITALIGN_C0_0_BIT_ALGN_DIR ;
wire CORERXIODBITALIGN_C0_0_BIT_ALGN_MOVE ;
wire CORERXIODBITALIGN_C0_0_BIT_ALGN_CLR_FLGS ;
wire [1:0] RX_DATA;
wire [10:0] CDR_CLK_B_SEL;
wire [1:0] RX_DATA_0;
wire [10:0] CDR_CLK_B_SEL_0;
wire Y_I_INBUF_DIFF_0_net ;
wire Y_I_INBUF_DIFF_1_net ;
wire GND ;
wire TX ;
wire OE ;
wire DDR_DO_READ ;
wire CDR_CLK_A_SEL_8 ;
wire CDR_CLK_A_SEL_9 ;
wire CDR_CLK_A_SEL_10 ;
wire SWITCH_0 ;
wire CDR_CLR_NEXT_CLK_N ;
wire TX_DATA_OUT_9 ;
wire TX_DATA_OUT_8 ;
wire AL_N_OUT ;
wire OUTFF_SL_OUT ;
wire OUTFF_EN_OUT ;
wire INFF_SL_OUT ;
wire INFF_EN_OUT ;
wire RX_CLK_OUT ;
wire TX_CLK_OUT ;
wire TX_0 ;
wire OE_0 ;
wire DDR_DO_READ_0 ;
wire CDR_CLK_A_SEL_8_0 ;
wire CDR_CLK_A_SEL_9_0 ;
wire CDR_CLK_A_SEL_10_0 ;
wire SWITCH_1 ;
wire CDR_CLR_NEXT_CLK_N_0 ;
wire TX_DATA_OUT_9_0 ;
wire TX_DATA_OUT_8_0 ;
wire AL_N_OUT_0 ;
wire OUTFF_SL_OUT_0 ;
wire OUTFF_EN_OUT_0 ;
wire INFF_SL_OUT_0 ;
wire INFF_EN_OUT_0 ;
wire RX_CLK_OUT_0 ;
wire TX_CLK_OUT_0 ;
wire VCC ;
// @18:107
  INBUF_DIFF I_INBUF_DIFF_0 (
	.Y(Y_I_INBUF_DIFF_0_net),
	.PADN(RXD_N[0]),
	.PADP(RXD[0])
);
// @18:154
  INBUF_DIFF I_INBUF_DIFF_1 (
	.Y(Y_I_INBUF_DIFF_1_net),
	.PADN(RXD_N[1]),
	.PADP(RXD[1])
);
// @18:122
  IOD I_IOD_0 (
	.TX_DATA({GND, GND, GND, GND, GND, GND, GND, GND}),
	.OE_DATA({GND, GND, GND, GND}),
	.RX_BIT_SLIP(GND),
	.EYE_MONITOR_CLEAR_FLAGS(CORERXIODBITALIGN_C0_0_BIT_ALGN_CLR_FLGS),
	.DELAY_LINE_MOVE(CORERXIODBITALIGN_C0_0_BIT_ALGN_MOVE),
	.DELAY_LINE_DIRECTION(CORERXIODBITALIGN_C0_0_BIT_ALGN_DIR),
	.DELAY_LINE_LOAD(CORERXIODBITALIGN_C0_0_BIT_ALGN_LOAD),
	.RX_CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.TX_CLK(GND),
	.ODT_EN(GND),
	.INFF_SL(GND),
	.INFF_EN(GND),
	.OUTFF_SL(GND),
	.OUTFF_EN(GND),
	.AL_N(GND),
	.OEFF_LAT_N(GND),
	.OEFF_SD_N(GND),
	.OEFF_AD_N(GND),
	.INFF_LAT_N(GND),
	.INFF_SD_N(GND),
	.INFF_AD_N(GND),
	.OUTFF_LAT_N(GND),
	.OUTFF_SD_N(GND),
	.OUTFF_AD_N(GND),
	.EYE_MONITOR_EARLY(EYE_MONITOR_EARLY_net_0[0]),
	.EYE_MONITOR_LATE(EYE_MONITOR_LATE_net_0[0]),
	.RX_DATA({rev_bits_0_out_data_4[0], rev_bits_0_out_data_4[1], rev_bits_0_out_data_4[2], rev_bits_0_out_data_4[3], rev_bits_0_out_data_4[4], rev_bits_0_out_data_4[5], rev_bits_0_out_data_4[6], rev_bits_0_out_data_4[7], RX_DATA[1:0]}),
	.DELAY_LINE_OUT_OF_RANGE(BIT_ALGN_OOR_0_c),
	.RX_P(Y_I_INBUF_DIFF_0_net),
	.RX_N(GND),
	.TX_DATA_9(GND),
	.TX_DATA_8(GND),
	.ARST_N(PF_LANECTRL_0_ARST_N),
	.RX_SYNC_RST(PF_LANECTRL_0_RX_SYNC_RST),
	.TX_SYNC_RST(PF_LANECTRL_0_TX_SYNC_RST),
	.HS_IO_CLK({GND, GND, GND, GND, GND, HS_IO_CLK_FIFO_Y}),
	.RX_DQS_90({GND, PF_LANECTRL_0_RX_DQS_90_0}),
	.TX_DQS(GND),
	.TX_DQS_270(GND),
	.FIFO_WR_PTR(PF_LANECTRL_0_FIFO_WR_PTR[2:0]),
	.FIFO_RD_PTR(PF_LANECTRL_0_FIFO_RD_PTR[2:0]),
	.TX(TX),
	.OE(OE),
	.CDR_CLK(GND),
	.CDR_NEXT_CLK(GND),
	.EYE_MONITOR_LANE_WIDTH(PF_LANECTRL_0_EYE_MONITOR_WIDTH_OUT[2:0]),
	.DDR_DO_READ(DDR_DO_READ),
	.CDR_CLK_A_SEL_8(CDR_CLK_A_SEL_8),
	.CDR_CLK_A_SEL_9(CDR_CLK_A_SEL_9),
	.CDR_CLK_A_SEL_10(CDR_CLK_A_SEL_10),
	.CDR_CLK_B_SEL(CDR_CLK_B_SEL[10:0]),
	.SWITCH(SWITCH_0),
	.CDR_CLR_NEXT_CLK_N(CDR_CLR_NEXT_CLK_N),
	.TX_DATA_OUT_9(TX_DATA_OUT_9),
	.TX_DATA_OUT_8(TX_DATA_OUT_8),
	.AL_N_OUT(AL_N_OUT),
	.OUTFF_SL_OUT(OUTFF_SL_OUT),
	.OUTFF_EN_OUT(OUTFF_EN_OUT),
	.INFF_SL_OUT(INFF_SL_OUT),
	.INFF_EN_OUT(INFF_EN_OUT),
	.RX_CLK_OUT(RX_CLK_OUT),
	.TX_CLK_OUT(TX_CLK_OUT)
);
defparam I_IOD_0.DATA_RATE=500.0;
defparam I_IOD_0.FORMAL_NAME="RXD:NO_IOD_N_SIDE%STATIC_DELAY";
defparam I_IOD_0.INTERFACE_NAME="RX_DDRX_B_G_DYN";
defparam I_IOD_0.DELAY_LINE_SIMULATION_MODE="DISABLED";
defparam I_IOD_0.RESERVED_0=1'b0;
defparam I_IOD_0.RX_CLK_EN=1'b1;
defparam I_IOD_0.RX_CLK_INV=1'b0;
defparam I_IOD_0.TX_CLK_EN=1'b0;
defparam I_IOD_0.TX_CLK_INV=1'b0;
defparam I_IOD_0.HS_IO_CLK_SEL=3'h0;
defparam I_IOD_0.QDR_EN=1'b0;
defparam I_IOD_0.EDGE_DETECT_EN=1'b0;
defparam I_IOD_0.DELAY_LINE_MODE=2'h1;
defparam I_IOD_0.RX_MODE=4'hC;
defparam I_IOD_0.EYE_MONITOR_MODE=1'b0;
defparam I_IOD_0.DYN_DELAY_LINE_EN=1'b1;
defparam I_IOD_0.FIFO_WR_EN=1'b1;
defparam I_IOD_0.EYE_MONITOR_EN=1'b1;
defparam I_IOD_0.TX_MODE=7'h00;
defparam I_IOD_0.TX_CLK_SEL=2'h0;
defparam I_IOD_0.TX_OE_MODE=3'h7;
defparam I_IOD_0.TX_OE_CLK_INV=1'b0;
defparam I_IOD_0.RX_DELAY_VAL=7'h01;
defparam I_IOD_0.RX_DELAY_VAL_X2=1'b1;
defparam I_IOD_0.TX_DELAY_VAL=7'h01;
defparam I_IOD_0.EYE_MONITOR_WIDTH=3'h1;
defparam I_IOD_0.EYE_MONITOR_WIDTH_SRC=1'b1;
defparam I_IOD_0.RESERVED_1=1'b0;
defparam I_IOD_0.DISABLE_LANECTRL_RESET=1'b0;
defparam I_IOD_0.INPUT_DELAY_SEL=2'h0;
defparam I_IOD_0.OEFF_EN_INV=1'b0;
defparam I_IOD_0.INFF_EN_INV=1'b0;
defparam I_IOD_0.OUTFF_EN_INV=1'b0;
// @18:74
  IOD I_IOD_1 (
	.TX_DATA({GND, GND, GND, GND, GND, GND, GND, GND}),
	.OE_DATA({GND, GND, GND, GND}),
	.RX_BIT_SLIP(GND),
	.EYE_MONITOR_CLEAR_FLAGS(CORERXIODBITALIGN_C0_1_BIT_ALGN_CLR_FLGS),
	.DELAY_LINE_MOVE(CORERXIODBITALIGN_C0_1_BIT_ALGN_MOVE),
	.DELAY_LINE_DIRECTION(CORERXIODBITALIGN_C0_1_BIT_ALGN_DIR),
	.DELAY_LINE_LOAD(CORERXIODBITALIGN_C0_1_BIT_ALGN_LOAD),
	.RX_CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.TX_CLK(GND),
	.ODT_EN(GND),
	.INFF_SL(GND),
	.INFF_EN(GND),
	.OUTFF_SL(GND),
	.OUTFF_EN(GND),
	.AL_N(GND),
	.OEFF_LAT_N(GND),
	.OEFF_SD_N(GND),
	.OEFF_AD_N(GND),
	.INFF_LAT_N(GND),
	.INFF_SD_N(GND),
	.INFF_AD_N(GND),
	.OUTFF_LAT_N(GND),
	.OUTFF_SD_N(GND),
	.OUTFF_AD_N(GND),
	.EYE_MONITOR_EARLY(EYE_MONITOR_EARLY_net_0[1]),
	.EYE_MONITOR_LATE(EYE_MONITOR_LATE_net_0[1]),
	.RX_DATA({ACT_UNIQUE_rev_bits_0_out_data[0], ACT_UNIQUE_rev_bits_0_out_data[1], ACT_UNIQUE_rev_bits_0_out_data[2], ACT_UNIQUE_rev_bits_0_out_data[3], ACT_UNIQUE_rev_bits_0_out_data[4], ACT_UNIQUE_rev_bits_0_out_data[5], ACT_UNIQUE_rev_bits_0_out_data[6], ACT_UNIQUE_rev_bits_0_out_data[7], RX_DATA_0[1:0]}),
	.DELAY_LINE_OUT_OF_RANGE(BIT_ALGN_OOR_c),
	.RX_P(Y_I_INBUF_DIFF_1_net),
	.RX_N(GND),
	.TX_DATA_9(GND),
	.TX_DATA_8(GND),
	.ARST_N(PF_LANECTRL_0_ARST_N),
	.RX_SYNC_RST(PF_LANECTRL_0_RX_SYNC_RST),
	.TX_SYNC_RST(PF_LANECTRL_0_TX_SYNC_RST),
	.HS_IO_CLK({GND, GND, GND, GND, GND, HS_IO_CLK_FIFO_Y}),
	.RX_DQS_90({GND, PF_LANECTRL_0_RX_DQS_90_0}),
	.TX_DQS(GND),
	.TX_DQS_270(GND),
	.FIFO_WR_PTR(PF_LANECTRL_0_FIFO_WR_PTR[2:0]),
	.FIFO_RD_PTR(PF_LANECTRL_0_FIFO_RD_PTR[2:0]),
	.TX(TX_0),
	.OE(OE_0),
	.CDR_CLK(GND),
	.CDR_NEXT_CLK(GND),
	.EYE_MONITOR_LANE_WIDTH(PF_LANECTRL_0_EYE_MONITOR_WIDTH_OUT[2:0]),
	.DDR_DO_READ(DDR_DO_READ_0),
	.CDR_CLK_A_SEL_8(CDR_CLK_A_SEL_8_0),
	.CDR_CLK_A_SEL_9(CDR_CLK_A_SEL_9_0),
	.CDR_CLK_A_SEL_10(CDR_CLK_A_SEL_10_0),
	.CDR_CLK_B_SEL(CDR_CLK_B_SEL_0[10:0]),
	.SWITCH(SWITCH_1),
	.CDR_CLR_NEXT_CLK_N(CDR_CLR_NEXT_CLK_N_0),
	.TX_DATA_OUT_9(TX_DATA_OUT_9_0),
	.TX_DATA_OUT_8(TX_DATA_OUT_8_0),
	.AL_N_OUT(AL_N_OUT_0),
	.OUTFF_SL_OUT(OUTFF_SL_OUT_0),
	.OUTFF_EN_OUT(OUTFF_EN_OUT_0),
	.INFF_SL_OUT(INFF_SL_OUT_0),
	.INFF_EN_OUT(INFF_EN_OUT_0),
	.RX_CLK_OUT(RX_CLK_OUT_0),
	.TX_CLK_OUT(TX_CLK_OUT_0)
);
defparam I_IOD_1.DATA_RATE=500.0;
defparam I_IOD_1.FORMAL_NAME="RXD%STATIC_DELAY";
defparam I_IOD_1.INTERFACE_NAME="RX_DDRX_B_G_DYN";
defparam I_IOD_1.DELAY_LINE_SIMULATION_MODE="DISABLED";
defparam I_IOD_1.RESERVED_0=1'b0;
defparam I_IOD_1.RX_CLK_EN=1'b1;
defparam I_IOD_1.RX_CLK_INV=1'b0;
defparam I_IOD_1.TX_CLK_EN=1'b0;
defparam I_IOD_1.TX_CLK_INV=1'b0;
defparam I_IOD_1.HS_IO_CLK_SEL=3'h0;
defparam I_IOD_1.QDR_EN=1'b0;
defparam I_IOD_1.EDGE_DETECT_EN=1'b0;
defparam I_IOD_1.DELAY_LINE_MODE=2'h1;
defparam I_IOD_1.RX_MODE=4'hC;
defparam I_IOD_1.EYE_MONITOR_MODE=1'b0;
defparam I_IOD_1.DYN_DELAY_LINE_EN=1'b1;
defparam I_IOD_1.FIFO_WR_EN=1'b1;
defparam I_IOD_1.EYE_MONITOR_EN=1'b1;
defparam I_IOD_1.TX_MODE=7'h00;
defparam I_IOD_1.TX_CLK_SEL=2'h0;
defparam I_IOD_1.TX_OE_MODE=3'h7;
defparam I_IOD_1.TX_OE_CLK_INV=1'b0;
defparam I_IOD_1.RX_DELAY_VAL=7'h01;
defparam I_IOD_1.RX_DELAY_VAL_X2=1'b1;
defparam I_IOD_1.TX_DELAY_VAL=7'h01;
defparam I_IOD_1.EYE_MONITOR_WIDTH=3'h1;
defparam I_IOD_1.EYE_MONITOR_WIDTH_SRC=1'b1;
defparam I_IOD_1.RESERVED_1=1'b0;
defparam I_IOD_1.DISABLE_LANECTRL_RESET=1'b0;
defparam I_IOD_1.INPUT_DELAY_SEL=2'h0;
defparam I_IOD_1.OEFF_EN_INV=1'b0;
defparam I_IOD_1.INFF_EN_INV=1'b0;
defparam I_IOD_1.OUTFF_EN_INV=1'b0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* PF_IOD_GENERIC_RX_C1_PF_IOD_RX_PF_IOD */

module PF_IOD_GENERIC_RX_C1_PF_LANECTRL_0_PF_LANECTRL_PAUSE_SYNC_3 (
  current_state_0,
  HS_IO_CLK_PAUSE_SYNC_I_LANECTRL_PAUSE_SYNC_net,
  PAUSE_MX_0_Y,
  PF_IOD_GENERIC_RX_C1_0_RX_CLK_G
)
;
input current_state_0 ;
output HS_IO_CLK_PAUSE_SYNC_I_LANECTRL_PAUSE_SYNC_net ;
input PAUSE_MX_0_Y ;
input PF_IOD_GENERIC_RX_C1_0_RX_CLK_G ;
wire current_state_0 ;
wire HS_IO_CLK_PAUSE_SYNC_I_LANECTRL_PAUSE_SYNC_net ;
wire PAUSE_MX_0_Y ;
wire PF_IOD_GENERIC_RX_C1_0_RX_CLK_G ;
wire RX_CLK_G_i ;
wire HS_IO_CLK_PAUSE ;
wire VCC ;
wire pause_sync_0_i ;
wire GND ;
// @38:367
  CFG1 \pipe_fall.pause_sync_RNO  (
	.A(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.Y(RX_CLK_G_i)
);
defparam \pipe_fall.pause_sync_RNO .INIT=2'h1;
//@20:98
// @19:90
(* HS_IO_CLK_PAUSE_SYNC=1 *)  SLE \pipe_fall.pause_sync  (
	.Q(HS_IO_CLK_PAUSE_SYNC_I_LANECTRL_PAUSE_SYNC_net),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(RX_CLK_G_i),
	.D(pause_sync_0_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:78
(* HS_IO_CLK_PAUSE_SYNC=1 *)  SLE \pipe_fall.pause_sync_0  (
	.Q(pause_sync_0_i),
	.ADn(VCC),
	.ALn(current_state_0),
	.CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.D(HS_IO_CLK_PAUSE),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
assign HS_IO_CLK_PAUSE = PAUSE_MX_0_Y;
endmodule /* PF_IOD_GENERIC_RX_C1_PF_LANECTRL_0_PF_LANECTRL_PAUSE_SYNC_3 */

module PF_IOD_GENERIC_RX_C1_PF_LANECTRL_0_PF_LANECTRL (
  PF_LANECTRL_0_FIFO_RD_PTR,
  PF_LANECTRL_0_FIFO_WR_PTR,
  PF_LANECTRL_0_RX_DQS_90_0,
  PF_LANECTRL_0_EYE_MONITOR_WIDTH_OUT,
  BIT_ALGN_EYE_IN_c,
  current_state_0,
  PAUSE_MX_0_Y,
  PF_LANECTRL_0_TX_SYNC_RST,
  PF_LANECTRL_0_RX_SYNC_RST,
  PF_LANECTRL_0_ARST_N,
  HS_IO_CLK_RX_Y,
  HS_IO_CLK_FIFO_Y,
  PF_IOD_GENERIC_RX_C1_0_RX_CLK_G
)
;
output [2:0] PF_LANECTRL_0_FIFO_RD_PTR ;
output [2:0] PF_LANECTRL_0_FIFO_WR_PTR ;
output PF_LANECTRL_0_RX_DQS_90_0 ;
output [2:0] PF_LANECTRL_0_EYE_MONITOR_WIDTH_OUT ;
input [2:0] BIT_ALGN_EYE_IN_c ;
input current_state_0 ;
input PAUSE_MX_0_Y ;
output PF_LANECTRL_0_TX_SYNC_RST ;
output PF_LANECTRL_0_RX_SYNC_RST ;
output PF_LANECTRL_0_ARST_N ;
input HS_IO_CLK_RX_Y ;
input HS_IO_CLK_FIFO_Y ;
input PF_IOD_GENERIC_RX_C1_0_RX_CLK_G ;
wire PF_LANECTRL_0_RX_DQS_90_0 ;
wire current_state_0 ;
wire PAUSE_MX_0_Y ;
wire PF_LANECTRL_0_TX_SYNC_RST ;
wire PF_LANECTRL_0_RX_SYNC_RST ;
wire PF_LANECTRL_0_ARST_N ;
wire HS_IO_CLK_RX_Y ;
wire HS_IO_CLK_FIFO_Y ;
wire PF_IOD_GENERIC_RX_C1_0_RX_CLK_G ;
wire [1:1] RX_DQS_90;
wire ARST_N_i ;
wire GND ;
wire HS_IO_CLK_PAUSE_SYNC_I_LANECTRL_PAUSE_SYNC_net ;
wire VCC ;
wire RX_DATA_VALID ;
wire RX_BURST_DETECT ;
wire RX_DELAY_LINE_OUT_OF_RANGE ;
wire TX_DELAY_LINE_OUT_OF_RANGE ;
wire CLK_OUT_R ;
wire A_OUT_RST_N ;
wire ODT_EN_SEL ;
wire TX_DQS ;
wire TX_DQS_270 ;
wire CDR_CLK ;
wire CDR_NEXT_CLK ;
wire ODT_EN_OUT ;
// @38:367
  CFG1 I_LANECTRL_RNO (
	.A(current_state_0),
	.Y(ARST_N_i)
);
defparam I_LANECTRL_RNO.INIT=2'h1;
// @20:66
  LANECTRL I_LANECTRL (
	.FAB_CLK(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.RESET(ARST_N_i),
	.DDR_READ(GND),
	.READ_CLK_SEL({GND, GND, GND}),
	.DELAY_LINE_SEL(GND),
	.DELAY_LINE_LOAD(GND),
	.DELAY_LINE_DIRECTION(GND),
	.DELAY_LINE_MOVE(GND),
	.HS_IO_CLK_PAUSE(HS_IO_CLK_PAUSE_SYNC_I_LANECTRL_PAUSE_SYNC_net),
	.DIV_CLK_EN_N(VCC),
	.RX_BIT_SLIP(GND),
	.CDR_CLK_A_SEL({GND, GND, GND, GND, GND, GND, GND, GND}),
	.EYE_MONITOR_WIDTH_IN(BIT_ALGN_EYE_IN_c[2:0]),
	.ODT_EN(GND),
	.CODE_UPDATE(GND),
	.RX_DATA_VALID(RX_DATA_VALID),
	.RX_BURST_DETECT(RX_BURST_DETECT),
	.RX_DELAY_LINE_OUT_OF_RANGE(RX_DELAY_LINE_OUT_OF_RANGE),
	.TX_DELAY_LINE_OUT_OF_RANGE(TX_DELAY_LINE_OUT_OF_RANGE),
	.CLK_OUT_R(CLK_OUT_R),
	.A_OUT_RST_N(A_OUT_RST_N),
	.DQS(GND),
	.DQS_N(GND),
	.HS_IO_CLK({GND, GND, GND, GND, HS_IO_CLK_RX_Y, HS_IO_CLK_FIFO_Y}),
	.DLL_CODE({GND, GND, GND, GND, GND, GND, GND, GND}),
	.EYE_MONITOR_WIDTH_OUT(PF_LANECTRL_0_EYE_MONITOR_WIDTH_OUT[2:0]),
	.ODT_EN_SEL(ODT_EN_SEL),
	.RX_DQS_90({RX_DQS_90[1], PF_LANECTRL_0_RX_DQS_90_0}),
	.TX_DQS(TX_DQS),
	.TX_DQS_270(TX_DQS_270),
	.FIFO_WR_PTR(PF_LANECTRL_0_FIFO_WR_PTR[2:0]),
	.FIFO_RD_PTR(PF_LANECTRL_0_FIFO_RD_PTR[2:0]),
	.CDR_CLK(CDR_CLK),
	.CDR_NEXT_CLK(CDR_NEXT_CLK),
	.ARST_N(PF_LANECTRL_0_ARST_N),
	.RX_SYNC_RST(PF_LANECTRL_0_RX_SYNC_RST),
	.TX_SYNC_RST(PF_LANECTRL_0_TX_SYNC_RST),
	.ODT_EN_OUT(ODT_EN_OUT),
	.DDR_DO_READ(GND),
	.CDR_CLK_A_SEL_8(GND),
	.CDR_CLK_A_SEL_9(GND),
	.CDR_CLK_A_SEL_10(GND),
	.CDR_CLK_B_SEL({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.SWITCH(GND),
	.CDR_CLR_NEXT_CLK_N(GND)
);
defparam I_LANECTRL.DATA_RATE=500.0;
defparam I_LANECTRL.FORMAL_NAME="RX%DUPLICATE";
defparam I_LANECTRL.INTERFACE_NAME="RX_DDRX_B_G_DYN";
defparam I_LANECTRL.DELAY_LINE_SIMULATION_MODE="DISABLED";
defparam I_LANECTRL.RESERVED_0=1'b0;
defparam I_LANECTRL.RESERVED_1=1'b0;
defparam I_LANECTRL.RESERVED_2=1'b0;
defparam I_LANECTRL.SOFTRESET_EN=1'b0;
defparam I_LANECTRL.SOFTRESET=1'b0;
defparam I_LANECTRL.RX_DQS_DELAY_LINE_EN=1'b1;
defparam I_LANECTRL.TX_DQS_DELAY_LINE_EN=1'b0;
defparam I_LANECTRL.RX_DQS_DELAY_LINE_DIRECTION=1'b1;
defparam I_LANECTRL.TX_DQS_DELAY_LINE_DIRECTION=1'b1;
defparam I_LANECTRL.RX_DQS_DELAY_VAL=8'h01;
defparam I_LANECTRL.TX_DQS_DELAY_VAL=8'h01;
defparam I_LANECTRL.FIFO_EN=1'b1;
defparam I_LANECTRL.FIFO_MODE=1'b0;
defparam I_LANECTRL.FIFO_RD_PTR_MODE=3'h3;
defparam I_LANECTRL.DQS_MODE=3'h3;
defparam I_LANECTRL.CDR_EN=2'h1;
defparam I_LANECTRL.HS_IO_CLK_SEL=9'h1C8;
defparam I_LANECTRL.DLL_CODE_SEL=2'h0;
defparam I_LANECTRL.CDR_CLK_SEL=12'h000;
defparam I_LANECTRL.READ_MARGIN_TEST_EN=1'b1;
defparam I_LANECTRL.WRITE_MARGIN_TEST_EN=1'b0;
defparam I_LANECTRL.CDR_CLK_DIV=3'h4;
defparam I_LANECTRL.DIV_CLK_SEL=2'h0;
defparam I_LANECTRL.HS_IO_CLK_PAUSE_EN=1'b1;
defparam I_LANECTRL.QDR_EN=1'b0;
defparam I_LANECTRL.DYN_ODT_MODE=1'b0;
defparam I_LANECTRL.DIV_CLK_EN_SRC=2'h3;
defparam I_LANECTRL.RANK_2_MODE=1'b0;
// @20:98
  PF_IOD_GENERIC_RX_C1_PF_LANECTRL_0_PF_LANECTRL_PAUSE_SYNC_3 I_LANECTRL_PAUSE_SYNC (
	.current_state_0(current_state_0),
	.HS_IO_CLK_PAUSE_SYNC_I_LANECTRL_PAUSE_SYNC_net(HS_IO_CLK_PAUSE_SYNC_I_LANECTRL_PAUSE_SYNC_net),
	.PAUSE_MX_0_Y(PAUSE_MX_0_Y),
	.PF_IOD_GENERIC_RX_C1_0_RX_CLK_G(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* PF_IOD_GENERIC_RX_C1_PF_LANECTRL_0_PF_LANECTRL */

module PF_IOD_GENERIC_RX_C1 (
  BIT_ALGN_EYE_IN_c,
  RXD_N,
  RXD,
  rev_bits_0_out_data_4,
  EYE_MONITOR_EARLY_net_0,
  EYE_MONITOR_LATE_net_0,
  ACT_UNIQUE_rev_bits_0_out_data,
  current_state_0,
  CORERXIODBITALIGN_C0_0_BIT_ALGN_CLR_FLGS,
  CORERXIODBITALIGN_C0_0_BIT_ALGN_MOVE,
  CORERXIODBITALIGN_C0_0_BIT_ALGN_DIR,
  CORERXIODBITALIGN_C0_0_BIT_ALGN_LOAD,
  BIT_ALGN_OOR_0_c,
  CORERXIODBITALIGN_C0_1_BIT_ALGN_CLR_FLGS,
  CORERXIODBITALIGN_C0_1_BIT_ALGN_MOVE,
  CORERXIODBITALIGN_C0_1_BIT_ALGN_DIR,
  CORERXIODBITALIGN_C0_1_BIT_ALGN_LOAD,
  BIT_ALGN_OOR_c,
  RX_CLK_ALIGN_DONE_arst,
  CLK_TRAIN_ERROR_c,
  RX_CLK_P,
  RX_CLK_N,
  PF_IOD_GENERIC_RX_C1_0_RX_CLK_G
)
;
input [2:0] BIT_ALGN_EYE_IN_c ;
input [1:0] RXD_N ;
input [1:0] RXD ;
output [7:0] rev_bits_0_out_data_4 ;
output [1:0] EYE_MONITOR_EARLY_net_0 ;
output [1:0] EYE_MONITOR_LATE_net_0 ;
output [7:0] ACT_UNIQUE_rev_bits_0_out_data ;
input current_state_0 ;
input CORERXIODBITALIGN_C0_0_BIT_ALGN_CLR_FLGS ;
input CORERXIODBITALIGN_C0_0_BIT_ALGN_MOVE ;
input CORERXIODBITALIGN_C0_0_BIT_ALGN_DIR ;
input CORERXIODBITALIGN_C0_0_BIT_ALGN_LOAD ;
output BIT_ALGN_OOR_0_c ;
input CORERXIODBITALIGN_C0_1_BIT_ALGN_CLR_FLGS ;
input CORERXIODBITALIGN_C0_1_BIT_ALGN_MOVE ;
input CORERXIODBITALIGN_C0_1_BIT_ALGN_DIR ;
input CORERXIODBITALIGN_C0_1_BIT_ALGN_LOAD ;
output BIT_ALGN_OOR_c ;
output RX_CLK_ALIGN_DONE_arst ;
output CLK_TRAIN_ERROR_c ;
input RX_CLK_P ;
input RX_CLK_N ;
output PF_IOD_GENERIC_RX_C1_0_RX_CLK_G ;
wire current_state_0 ;
wire CORERXIODBITALIGN_C0_0_BIT_ALGN_CLR_FLGS ;
wire CORERXIODBITALIGN_C0_0_BIT_ALGN_MOVE ;
wire CORERXIODBITALIGN_C0_0_BIT_ALGN_DIR ;
wire CORERXIODBITALIGN_C0_0_BIT_ALGN_LOAD ;
wire BIT_ALGN_OOR_0_c ;
wire CORERXIODBITALIGN_C0_1_BIT_ALGN_CLR_FLGS ;
wire CORERXIODBITALIGN_C0_1_BIT_ALGN_MOVE ;
wire CORERXIODBITALIGN_C0_1_BIT_ALGN_DIR ;
wire CORERXIODBITALIGN_C0_1_BIT_ALGN_LOAD ;
wire BIT_ALGN_OOR_c ;
wire RX_CLK_ALIGN_DONE_arst ;
wire CLK_TRAIN_ERROR_c ;
wire RX_CLK_P ;
wire RX_CLK_N ;
wire PF_IOD_GENERIC_RX_C1_0_RX_CLK_G ;
wire [2:0] PF_LANECTRL_0_EYE_MONITOR_WIDTH_OUT;
wire [2:0] PF_LANECTRL_0_FIFO_RD_PTR;
wire [2:0] PF_LANECTRL_0_FIFO_WR_PTR;
wire [0:0] PF_LANECTRL_0_RX_DQS_90;
wire HS_IO_CLK_CASCADED_Y ;
wire Y_0 ;
wire HS_IO_CLK_FIFO_Y ;
wire Y_1 ;
wire PF_CLK_DIV_FIFO_CLK_DIV_OUT ;
wire CLK_0_Y ;
wire PAUSE_MX_0_Y ;
wire COREBCLKSCLKALIGN_0_BCLKSCLK_ALGN_PAUSE ;
wire GND ;
wire PF_IOD_GENERIC_RX_C1_0_CLK_TRAIN_DONE ;
wire PF_CLK_DIV_RXCLK_CLK_OUT_HS_IO_CLK ;
wire HS_IO_CLK_RX_Y ;
wire PF_CLK_DIV_FIFO_CLK_OUT_HS_IO_CLK ;
wire PF_CLK_DIV_FIFO_DELAY_LINE_OUT_OF_RANGE ;
wire COREBCLKSCLKALIGN_0_ICB_CLK_ALGN_MOV ;
wire COREBCLKSCLKALIGN_0_ICB_CLK_ALGN_LOAD ;
wire COREBCLKSCLKALIGN_0_ICB_CLK_ALGN_CLR_FLGS ;
wire PF_IOD_CLK_TRAINING_EYE_MONITOR_LATE_0 ;
wire PF_IOD_CLK_TRAINING_EYE_MONITOR_EARLY_0 ;
wire PF_LANECTRL_0_TX_SYNC_RST ;
wire PF_LANECTRL_0_RX_SYNC_RST ;
wire PF_LANECTRL_0_ARST_N ;
wire VCC ;
// @38:367
  CLKINT HS_IO_CLK_CASCADED_RNIIIH5 (
	.Y(HS_IO_CLK_CASCADED_Y),
	.A(Y_0)
);
// @38:367
  CLKINT HS_IO_CLK_FIFO_RNIEMED (
	.Y(HS_IO_CLK_FIFO_Y),
	.A(Y_1)
);
// @25:1245
  CLKINT CLKINT_0 (
	.Y(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.A(PF_CLK_DIV_FIFO_CLK_DIV_OUT)
);
// @25:1236
  INBUF_DIFF CLK_0 (
	.Y(CLK_0_Y),
	.PADN(RX_CLK_N),
	.PADP(RX_CLK_P)
);
// @25:1311
  MX2 PAUSE_MX_0 (
	.Y(PAUSE_MX_0_Y),
	.A(COREBCLKSCLKALIGN_0_BCLKSCLK_ALGN_PAUSE),
	.B(GND),
	.S(PF_IOD_GENERIC_RX_C1_0_CLK_TRAIN_DONE)
);
// @25:1303
  HS_IO_CLK HS_IO_CLK_RX (
	.A(PF_CLK_DIV_RXCLK_CLK_OUT_HS_IO_CLK),
	.Y(HS_IO_CLK_RX_Y)
);
// @25:1295
  HS_IO_CLK HS_IO_CLK_FIFO (
	.A(PF_CLK_DIV_FIFO_CLK_OUT_HS_IO_CLK),
	.Y(Y_1)
);
// @25:1287
  HS_IO_CLK HS_IO_CLK_CASCADED (
	.A(CLK_0_Y),
	.Y(Y_0)
);
// @25:1253
  PF_IOD_GENERIC_RX_C1_TR COREBCLKSCLKALIGN_0 (
	.current_state_0(current_state_0),
	.PF_CLK_DIV_FIFO_DELAY_LINE_OUT_OF_RANGE(PF_CLK_DIV_FIFO_DELAY_LINE_OUT_OF_RANGE),
	.PF_IOD_GENERIC_RX_C1_0_CLK_TRAIN_DONE(PF_IOD_GENERIC_RX_C1_0_CLK_TRAIN_DONE),
	.CLK_TRAIN_ERROR_c(CLK_TRAIN_ERROR_c),
	.COREBCLKSCLKALIGN_0_BCLKSCLK_ALGN_PAUSE(COREBCLKSCLKALIGN_0_BCLKSCLK_ALGN_PAUSE),
	.COREBCLKSCLKALIGN_0_ICB_CLK_ALGN_MOV(COREBCLKSCLKALIGN_0_ICB_CLK_ALGN_MOV),
	.COREBCLKSCLKALIGN_0_ICB_CLK_ALGN_LOAD(COREBCLKSCLKALIGN_0_ICB_CLK_ALGN_LOAD),
	.COREBCLKSCLKALIGN_0_ICB_CLK_ALGN_CLR_FLGS(COREBCLKSCLKALIGN_0_ICB_CLK_ALGN_CLR_FLGS),
	.PF_IOD_CLK_TRAINING_EYE_MONITOR_LATE_0(PF_IOD_CLK_TRAINING_EYE_MONITOR_LATE_0),
	.PF_IOD_CLK_TRAINING_EYE_MONITOR_EARLY_0(PF_IOD_CLK_TRAINING_EYE_MONITOR_EARLY_0),
	.RX_CLK_ALIGN_DONE_arst(RX_CLK_ALIGN_DONE_arst),
	.PF_IOD_GENERIC_RX_C1_0_RX_CLK_G(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G)
);
// @25:1321
  PF_IOD_GENERIC_RX_C1_PF_CLK_DIV_FIFO_PF_CLK_DIV_DELAY PF_CLK_DIV_FIFO (
	.PF_CLK_DIV_FIFO_CLK_OUT_HS_IO_CLK(PF_CLK_DIV_FIFO_CLK_OUT_HS_IO_CLK),
	.PF_CLK_DIV_FIFO_CLK_DIV_OUT(PF_CLK_DIV_FIFO_CLK_DIV_OUT),
	.HS_IO_CLK_CASCADED_Y(HS_IO_CLK_CASCADED_Y),
	.PF_CLK_DIV_FIFO_DELAY_LINE_OUT_OF_RANGE(PF_CLK_DIV_FIFO_DELAY_LINE_OUT_OF_RANGE),
	.COREBCLKSCLKALIGN_0_ICB_CLK_ALGN_LOAD(COREBCLKSCLKALIGN_0_ICB_CLK_ALGN_LOAD),
	.COREBCLKSCLKALIGN_0_ICB_CLK_ALGN_MOV(COREBCLKSCLKALIGN_0_ICB_CLK_ALGN_MOV)
);
// @25:1334
  PF_IOD_GENERIC_RX_C1_PF_CLK_DIV_RXCLK_PF_CLK_DIV_DELAY PF_CLK_DIV_RXCLK (
	.PF_CLK_DIV_RXCLK_CLK_OUT_HS_IO_CLK(PF_CLK_DIV_RXCLK_CLK_OUT_HS_IO_CLK),
	.HS_IO_CLK_CASCADED_Y(HS_IO_CLK_CASCADED_Y)
);
// @25:1343
  PF_IOD_GENERIC_RX_C1_PF_IOD_CLK_TRAINING_PF_IOD PF_IOD_CLK_TRAINING (
	.PF_LANECTRL_0_EYE_MONITOR_WIDTH_OUT(PF_LANECTRL_0_EYE_MONITOR_WIDTH_OUT[2:0]),
	.HS_IO_CLK_FIFO_Y(HS_IO_CLK_FIFO_Y),
	.PF_LANECTRL_0_TX_SYNC_RST(PF_LANECTRL_0_TX_SYNC_RST),
	.PF_LANECTRL_0_RX_SYNC_RST(PF_LANECTRL_0_RX_SYNC_RST),
	.PF_LANECTRL_0_ARST_N(PF_LANECTRL_0_ARST_N),
	.PF_IOD_CLK_TRAINING_EYE_MONITOR_LATE_0(PF_IOD_CLK_TRAINING_EYE_MONITOR_LATE_0),
	.PF_IOD_CLK_TRAINING_EYE_MONITOR_EARLY_0(PF_IOD_CLK_TRAINING_EYE_MONITOR_EARLY_0),
	.PF_IOD_GENERIC_RX_C1_0_RX_CLK_G(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.COREBCLKSCLKALIGN_0_ICB_CLK_ALGN_CLR_FLGS(COREBCLKSCLKALIGN_0_ICB_CLK_ALGN_CLR_FLGS)
);
// @25:1360
  PF_IOD_GENERIC_RX_C1_PF_IOD_RX_PF_IOD PF_IOD_RX (
	.ACT_UNIQUE_rev_bits_0_out_data(ACT_UNIQUE_rev_bits_0_out_data[7:0]),
	.EYE_MONITOR_LATE_net_0(EYE_MONITOR_LATE_net_0[1:0]),
	.EYE_MONITOR_EARLY_net_0(EYE_MONITOR_EARLY_net_0[1:0]),
	.PF_LANECTRL_0_EYE_MONITOR_WIDTH_OUT(PF_LANECTRL_0_EYE_MONITOR_WIDTH_OUT[2:0]),
	.PF_LANECTRL_0_FIFO_RD_PTR(PF_LANECTRL_0_FIFO_RD_PTR[2:0]),
	.PF_LANECTRL_0_FIFO_WR_PTR(PF_LANECTRL_0_FIFO_WR_PTR[2:0]),
	.PF_LANECTRL_0_RX_DQS_90_0(PF_LANECTRL_0_RX_DQS_90[0]),
	.rev_bits_0_out_data_4(rev_bits_0_out_data_4[7:0]),
	.RXD(RXD[1:0]),
	.RXD_N(RXD_N[1:0]),
	.BIT_ALGN_OOR_c(BIT_ALGN_OOR_c),
	.CORERXIODBITALIGN_C0_1_BIT_ALGN_LOAD(CORERXIODBITALIGN_C0_1_BIT_ALGN_LOAD),
	.CORERXIODBITALIGN_C0_1_BIT_ALGN_DIR(CORERXIODBITALIGN_C0_1_BIT_ALGN_DIR),
	.CORERXIODBITALIGN_C0_1_BIT_ALGN_MOVE(CORERXIODBITALIGN_C0_1_BIT_ALGN_MOVE),
	.CORERXIODBITALIGN_C0_1_BIT_ALGN_CLR_FLGS(CORERXIODBITALIGN_C0_1_BIT_ALGN_CLR_FLGS),
	.HS_IO_CLK_FIFO_Y(HS_IO_CLK_FIFO_Y),
	.PF_LANECTRL_0_TX_SYNC_RST(PF_LANECTRL_0_TX_SYNC_RST),
	.PF_LANECTRL_0_RX_SYNC_RST(PF_LANECTRL_0_RX_SYNC_RST),
	.PF_LANECTRL_0_ARST_N(PF_LANECTRL_0_ARST_N),
	.BIT_ALGN_OOR_0_c(BIT_ALGN_OOR_0_c),
	.PF_IOD_GENERIC_RX_C1_0_RX_CLK_G(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.CORERXIODBITALIGN_C0_0_BIT_ALGN_LOAD(CORERXIODBITALIGN_C0_0_BIT_ALGN_LOAD),
	.CORERXIODBITALIGN_C0_0_BIT_ALGN_DIR(CORERXIODBITALIGN_C0_0_BIT_ALGN_DIR),
	.CORERXIODBITALIGN_C0_0_BIT_ALGN_MOVE(CORERXIODBITALIGN_C0_0_BIT_ALGN_MOVE),
	.CORERXIODBITALIGN_C0_0_BIT_ALGN_CLR_FLGS(CORERXIODBITALIGN_C0_0_BIT_ALGN_CLR_FLGS)
);
// @25:1393
  PF_IOD_GENERIC_RX_C1_PF_LANECTRL_0_PF_LANECTRL PF_LANECTRL_0 (
	.PF_LANECTRL_0_FIFO_RD_PTR(PF_LANECTRL_0_FIFO_RD_PTR[2:0]),
	.PF_LANECTRL_0_FIFO_WR_PTR(PF_LANECTRL_0_FIFO_WR_PTR[2:0]),
	.PF_LANECTRL_0_RX_DQS_90_0(PF_LANECTRL_0_RX_DQS_90[0]),
	.PF_LANECTRL_0_EYE_MONITOR_WIDTH_OUT(PF_LANECTRL_0_EYE_MONITOR_WIDTH_OUT[2:0]),
	.BIT_ALGN_EYE_IN_c(BIT_ALGN_EYE_IN_c[2:0]),
	.current_state_0(current_state_0),
	.PAUSE_MX_0_Y(PAUSE_MX_0_Y),
	.PF_LANECTRL_0_TX_SYNC_RST(PF_LANECTRL_0_TX_SYNC_RST),
	.PF_LANECTRL_0_RX_SYNC_RST(PF_LANECTRL_0_RX_SYNC_RST),
	.PF_LANECTRL_0_ARST_N(PF_LANECTRL_0_ARST_N),
	.HS_IO_CLK_RX_Y(HS_IO_CLK_RX_Y),
	.HS_IO_CLK_FIFO_Y(HS_IO_CLK_FIFO_Y),
	.PF_IOD_GENERIC_RX_C1_0_RX_CLK_G(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* PF_IOD_GENERIC_RX_C1 */

module PF_IOD_GENERIC_TX_C0_LANECTRL_ADDR_CMD_0_PF_LANECTRL_PAUSE_SYNC_1 (
  PF_IOD_TX_CCC_C0_0_TX_CLK_G,
  HS_IO_CLK_PAUSE_SYNC_I_LANECTRL_PAUSE_SYNC_net,
  OR2_PAUSE_Y
)
;
input PF_IOD_TX_CCC_C0_0_TX_CLK_G ;
output HS_IO_CLK_PAUSE_SYNC_I_LANECTRL_PAUSE_SYNC_net ;
input OR2_PAUSE_Y ;
wire PF_IOD_TX_CCC_C0_0_TX_CLK_G ;
wire HS_IO_CLK_PAUSE_SYNC_I_LANECTRL_PAUSE_SYNC_net ;
wire OR2_PAUSE_Y ;
wire HS_IO_CLK_PAUSE ;
wire VCC ;
wire pause_sync_0_i ;
wire GND ;
//@27:106
// @26:39
(* HS_IO_CLK_PAUSE_SYNC=1 *)  SLE \pipe.pause_sync  (
	.Q(HS_IO_CLK_PAUSE_SYNC_I_LANECTRL_PAUSE_SYNC_net),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(PF_IOD_TX_CCC_C0_0_TX_CLK_G),
	.D(pause_sync_0_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:27
(* HS_IO_CLK_PAUSE_SYNC=1 *)  SLE \pipe.pause_sync_0  (
	.Q(pause_sync_0_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(PF_IOD_TX_CCC_C0_0_TX_CLK_G),
	.D(HS_IO_CLK_PAUSE),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
assign HS_IO_CLK_PAUSE = OR2_PAUSE_Y;
endmodule /* PF_IOD_GENERIC_TX_C0_LANECTRL_ADDR_CMD_0_PF_LANECTRL_PAUSE_SYNC_1 */

module PF_IOD_GENERIC_TX_C0_LANECTRL_ADDR_CMD_0_PF_LANECTRL (
  OR2_PAUSE_Y,
  LANECTRL_ADDR_CMD_0_TX_SYNC_RST,
  LANECTRL_ADDR_CMD_0_RX_SYNC_RST,
  LANECTRL_ADDR_CMD_0_ARST_N,
  PF_IOD_TX_CCC_C0_0_IOD_TX_CLKS_HS_IO_CLK_0,
  PF_IOD_TX_CCC_C0_0_IOD_TX_CLKS_HS_IO_CLK_90,
  PF_IOD_TX_CCC_C0_0_TX_CLK_G,
  LANECTRL_ADDR_CMD_0_TX_DQS_270,
  LANECTRL_ADDR_CMD_0_TX_DQS
)
;
input OR2_PAUSE_Y ;
output LANECTRL_ADDR_CMD_0_TX_SYNC_RST ;
output LANECTRL_ADDR_CMD_0_RX_SYNC_RST ;
output LANECTRL_ADDR_CMD_0_ARST_N ;
input PF_IOD_TX_CCC_C0_0_IOD_TX_CLKS_HS_IO_CLK_0 ;
input PF_IOD_TX_CCC_C0_0_IOD_TX_CLKS_HS_IO_CLK_90 ;
input PF_IOD_TX_CCC_C0_0_TX_CLK_G ;
output LANECTRL_ADDR_CMD_0_TX_DQS_270 ;
output LANECTRL_ADDR_CMD_0_TX_DQS ;
wire OR2_PAUSE_Y ;
wire LANECTRL_ADDR_CMD_0_TX_SYNC_RST ;
wire LANECTRL_ADDR_CMD_0_RX_SYNC_RST ;
wire LANECTRL_ADDR_CMD_0_ARST_N ;
wire PF_IOD_TX_CCC_C0_0_IOD_TX_CLKS_HS_IO_CLK_0 ;
wire PF_IOD_TX_CCC_C0_0_IOD_TX_CLKS_HS_IO_CLK_90 ;
wire PF_IOD_TX_CCC_C0_0_TX_CLK_G ;
wire LANECTRL_ADDR_CMD_0_TX_DQS_270 ;
wire LANECTRL_ADDR_CMD_0_TX_DQS ;
wire [2:0] EYE_MONITOR_WIDTH_OUT;
wire [0:0] RX_DQS_90;
wire [1:1] RX_DQS_90_0;
wire [2:0] FIFO_WR_PTR;
wire [2:0] FIFO_RD_PTR;
wire TX_DQS ;
wire TX_DQS_270 ;
wire GND ;
wire VCC ;
wire HS_IO_CLK_PAUSE_SYNC_I_LANECTRL_PAUSE_SYNC_net ;
wire RX_DATA_VALID ;
wire RX_BURST_DETECT ;
wire RX_DELAY_LINE_OUT_OF_RANGE ;
wire TX_DELAY_LINE_OUT_OF_RANGE ;
wire CLK_OUT_R_0 ;
wire A_OUT_RST_N ;
wire ODT_EN_SEL_0 ;
wire CDR_CLK_0 ;
wire CDR_NEXT_CLK_0 ;
wire ODT_EN_OUT_0 ;
  CLKINT TX_DQS_inferred_clock_RNIIO99 (
	.Y(LANECTRL_ADDR_CMD_0_TX_DQS),
	.A(TX_DQS)
);
  CLKINT TX_DQS_270_inferred_clock_RNIA404 (
	.Y(LANECTRL_ADDR_CMD_0_TX_DQS_270),
	.A(TX_DQS_270)
);
//@31:1704
//@31:1704
// @27:72
  LANECTRL I_LANECTRL (
	.FAB_CLK(PF_IOD_TX_CCC_C0_0_TX_CLK_G),
	.RESET(GND),
	.DDR_READ(GND),
	.READ_CLK_SEL({GND, GND, GND}),
	.DELAY_LINE_SEL(GND),
	.DELAY_LINE_LOAD(VCC),
	.DELAY_LINE_DIRECTION(GND),
	.DELAY_LINE_MOVE(GND),
	.HS_IO_CLK_PAUSE(HS_IO_CLK_PAUSE_SYNC_I_LANECTRL_PAUSE_SYNC_net),
	.DIV_CLK_EN_N(VCC),
	.RX_BIT_SLIP(GND),
	.CDR_CLK_A_SEL({GND, GND, GND, GND, GND, GND, GND, GND}),
	.EYE_MONITOR_WIDTH_IN({GND, GND, GND}),
	.ODT_EN(GND),
	.CODE_UPDATE(GND),
	.RX_DATA_VALID(RX_DATA_VALID),
	.RX_BURST_DETECT(RX_BURST_DETECT),
	.RX_DELAY_LINE_OUT_OF_RANGE(RX_DELAY_LINE_OUT_OF_RANGE),
	.TX_DELAY_LINE_OUT_OF_RANGE(TX_DELAY_LINE_OUT_OF_RANGE),
	.CLK_OUT_R(CLK_OUT_R_0),
	.A_OUT_RST_N(A_OUT_RST_N),
	.DQS(GND),
	.DQS_N(GND),
	.HS_IO_CLK({GND, GND, GND, GND, PF_IOD_TX_CCC_C0_0_IOD_TX_CLKS_HS_IO_CLK_0, PF_IOD_TX_CCC_C0_0_IOD_TX_CLKS_HS_IO_CLK_90}),
	.DLL_CODE({GND, GND, GND, GND, GND, GND, GND, GND}),
	.EYE_MONITOR_WIDTH_OUT(EYE_MONITOR_WIDTH_OUT[2:0]),
	.ODT_EN_SEL(ODT_EN_SEL_0),
	.RX_DQS_90({RX_DQS_90_0[1], RX_DQS_90[0]}),
	.TX_DQS(TX_DQS),
	.TX_DQS_270(TX_DQS_270),
	.FIFO_WR_PTR(FIFO_WR_PTR[2:0]),
	.FIFO_RD_PTR(FIFO_RD_PTR[2:0]),
	.CDR_CLK(CDR_CLK_0),
	.CDR_NEXT_CLK(CDR_NEXT_CLK_0),
	.ARST_N(LANECTRL_ADDR_CMD_0_ARST_N),
	.RX_SYNC_RST(LANECTRL_ADDR_CMD_0_RX_SYNC_RST),
	.TX_SYNC_RST(LANECTRL_ADDR_CMD_0_TX_SYNC_RST),
	.ODT_EN_OUT(ODT_EN_OUT_0),
	.DDR_DO_READ(GND),
	.CDR_CLK_A_SEL_8(GND),
	.CDR_CLK_A_SEL_9(GND),
	.CDR_CLK_A_SEL_10(GND),
	.CDR_CLK_B_SEL({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.SWITCH(GND),
	.CDR_CLR_NEXT_CLK_N(GND)
);
defparam I_LANECTRL.DATA_RATE=1000.0;
defparam I_LANECTRL.FORMAL_NAME="LANE_RESET%DUPLICATE";
defparam I_LANECTRL.INTERFACE_NAME="TX_DDRX_B_C";
defparam I_LANECTRL.DELAY_LINE_SIMULATION_MODE="DISABLED";
defparam I_LANECTRL.RESERVED_0=1'b0;
defparam I_LANECTRL.RESERVED_1=1'b0;
defparam I_LANECTRL.RESERVED_2=1'b0;
defparam I_LANECTRL.SOFTRESET_EN=1'b0;
defparam I_LANECTRL.SOFTRESET=1'b0;
defparam I_LANECTRL.RX_DQS_DELAY_LINE_EN=1'b0;
defparam I_LANECTRL.TX_DQS_DELAY_LINE_EN=1'b1;
defparam I_LANECTRL.RX_DQS_DELAY_LINE_DIRECTION=1'b1;
defparam I_LANECTRL.TX_DQS_DELAY_LINE_DIRECTION=1'b1;
defparam I_LANECTRL.RX_DQS_DELAY_VAL=8'h01;
defparam I_LANECTRL.TX_DQS_DELAY_VAL=8'h01;
defparam I_LANECTRL.FIFO_EN=1'b1;
defparam I_LANECTRL.FIFO_MODE=1'b0;
defparam I_LANECTRL.FIFO_RD_PTR_MODE=3'h3;
defparam I_LANECTRL.DQS_MODE=3'h3;
defparam I_LANECTRL.CDR_EN=2'h0;
defparam I_LANECTRL.HS_IO_CLK_SEL=9'h1C8;
defparam I_LANECTRL.DLL_CODE_SEL=2'h0;
defparam I_LANECTRL.CDR_CLK_SEL=12'h001;
defparam I_LANECTRL.READ_MARGIN_TEST_EN=1'b0;
defparam I_LANECTRL.WRITE_MARGIN_TEST_EN=1'b1;
defparam I_LANECTRL.CDR_CLK_DIV=3'h0;
defparam I_LANECTRL.DIV_CLK_SEL=2'h0;
defparam I_LANECTRL.HS_IO_CLK_PAUSE_EN=1'b1;
defparam I_LANECTRL.QDR_EN=1'b0;
defparam I_LANECTRL.DYN_ODT_MODE=1'b0;
defparam I_LANECTRL.DIV_CLK_EN_SRC=2'h3;
defparam I_LANECTRL.RANK_2_MODE=1'b0;
// @27:106
  PF_IOD_GENERIC_TX_C0_LANECTRL_ADDR_CMD_0_PF_LANECTRL_PAUSE_SYNC_1 I_LANECTRL_PAUSE_SYNC (
	.PF_IOD_TX_CCC_C0_0_TX_CLK_G(PF_IOD_TX_CCC_C0_0_TX_CLK_G),
	.HS_IO_CLK_PAUSE_SYNC_I_LANECTRL_PAUSE_SYNC_net(HS_IO_CLK_PAUSE_SYNC_I_LANECTRL_PAUSE_SYNC_net),
	.OR2_PAUSE_Y(OR2_PAUSE_Y)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* PF_IOD_GENERIC_TX_C0_LANECTRL_ADDR_CMD_0_PF_LANECTRL */

module PF_IOD_GENERIC_TX_C0_PF_IOD_CLK_TRAINING_PF_IOD (
  PF_IOD_TX_CCC_C0_0_IOD_TX_CLKS_CLK_ALIGN_IOD_RX,
  PF_IOD_TX_CCC_C0_0_IOD_TX_CLKS_HS_IO_CLK_0,
  LANECTRL_ADDR_CMD_0_TX_SYNC_RST,
  LANECTRL_ADDR_CMD_0_RX_SYNC_RST,
  LANECTRL_ADDR_CMD_0_ARST_N,
  PF_IOD_TX_CCC_C0_0_TX_CLK_G
)
;
output [3:0] PF_IOD_TX_CCC_C0_0_IOD_TX_CLKS_CLK_ALIGN_IOD_RX ;
input PF_IOD_TX_CCC_C0_0_IOD_TX_CLKS_HS_IO_CLK_0 ;
input LANECTRL_ADDR_CMD_0_TX_SYNC_RST ;
input LANECTRL_ADDR_CMD_0_RX_SYNC_RST ;
input LANECTRL_ADDR_CMD_0_ARST_N ;
input PF_IOD_TX_CCC_C0_0_TX_CLK_G ;
wire PF_IOD_TX_CCC_C0_0_IOD_TX_CLKS_HS_IO_CLK_0 ;
wire LANECTRL_ADDR_CMD_0_TX_SYNC_RST ;
wire LANECTRL_ADDR_CMD_0_RX_SYNC_RST ;
wire LANECTRL_ADDR_CMD_0_ARST_N ;
wire PF_IOD_TX_CCC_C0_0_TX_CLK_G ;
wire [1:0] RX_DATA_5;
wire [7:1] RX_DATA_0_net_0;
wire [10:0] CDR_CLK_B_SEL_5;
wire GND ;
wire VCC ;
wire EYE_MONITOR_EARLY_2 ;
wire EYE_MONITOR_LATE_2 ;
wire DELAY_LINE_OUT_OF_RANGE_6 ;
wire TX_2 ;
wire OE_5 ;
wire DDR_DO_READ_5 ;
wire CDR_CLK_A_SEL_8_5 ;
wire CDR_CLK_A_SEL_9_5 ;
wire CDR_CLK_A_SEL_10_5 ;
wire SWITCH_6 ;
wire CDR_CLR_NEXT_CLK_N_5 ;
wire TX_DATA_OUT_9_5 ;
wire TX_DATA_OUT_8_5 ;
wire AL_N_OUT_5 ;
wire OUTFF_SL_OUT_5 ;
wire OUTFF_EN_OUT_5 ;
wire INFF_SL_OUT_5 ;
wire INFF_EN_OUT_5 ;
wire RX_CLK_OUT_5 ;
wire TX_CLK_OUT_5 ;
// @28:44
  IOD I_IOD_0 (
	.TX_DATA({GND, GND, GND, GND, GND, GND, GND, GND}),
	.OE_DATA({GND, GND, GND, GND}),
	.RX_BIT_SLIP(GND),
	.EYE_MONITOR_CLEAR_FLAGS(VCC),
	.DELAY_LINE_MOVE(GND),
	.DELAY_LINE_DIRECTION(GND),
	.DELAY_LINE_LOAD(GND),
	.RX_CLK(PF_IOD_TX_CCC_C0_0_TX_CLK_G),
	.TX_CLK(GND),
	.ODT_EN(GND),
	.INFF_SL(GND),
	.INFF_EN(GND),
	.OUTFF_SL(GND),
	.OUTFF_EN(GND),
	.AL_N(GND),
	.OEFF_LAT_N(GND),
	.OEFF_SD_N(GND),
	.OEFF_AD_N(GND),
	.INFF_LAT_N(GND),
	.INFF_SD_N(GND),
	.INFF_AD_N(GND),
	.OUTFF_LAT_N(GND),
	.OUTFF_SD_N(GND),
	.OUTFF_AD_N(GND),
	.EYE_MONITOR_EARLY(EYE_MONITOR_EARLY_2),
	.EYE_MONITOR_LATE(EYE_MONITOR_LATE_2),
	.RX_DATA({RX_DATA_0_net_0[7], PF_IOD_TX_CCC_C0_0_IOD_TX_CLKS_CLK_ALIGN_IOD_RX[3], RX_DATA_0_net_0[5], PF_IOD_TX_CCC_C0_0_IOD_TX_CLKS_CLK_ALIGN_IOD_RX[2], RX_DATA_0_net_0[3], PF_IOD_TX_CCC_C0_0_IOD_TX_CLKS_CLK_ALIGN_IOD_RX[1], RX_DATA_0_net_0[1], PF_IOD_TX_CCC_C0_0_IOD_TX_CLKS_CLK_ALIGN_IOD_RX[0], RX_DATA_5[1:0]}),
	.DELAY_LINE_OUT_OF_RANGE(DELAY_LINE_OUT_OF_RANGE_6),
	.RX_P(GND),
	.RX_N(GND),
	.TX_DATA_9(GND),
	.TX_DATA_8(GND),
	.ARST_N(LANECTRL_ADDR_CMD_0_ARST_N),
	.RX_SYNC_RST(LANECTRL_ADDR_CMD_0_RX_SYNC_RST),
	.TX_SYNC_RST(LANECTRL_ADDR_CMD_0_TX_SYNC_RST),
	.HS_IO_CLK({GND, GND, GND, GND, GND, PF_IOD_TX_CCC_C0_0_IOD_TX_CLKS_HS_IO_CLK_0}),
	.RX_DQS_90({GND, GND}),
	.TX_DQS(GND),
	.TX_DQS_270(GND),
	.FIFO_WR_PTR({GND, GND, GND}),
	.FIFO_RD_PTR({GND, GND, GND}),
	.TX(TX_2),
	.OE(OE_5),
	.CDR_CLK(GND),
	.CDR_NEXT_CLK(GND),
	.EYE_MONITOR_LANE_WIDTH({GND, GND, GND}),
	.DDR_DO_READ(DDR_DO_READ_5),
	.CDR_CLK_A_SEL_8(CDR_CLK_A_SEL_8_5),
	.CDR_CLK_A_SEL_9(CDR_CLK_A_SEL_9_5),
	.CDR_CLK_A_SEL_10(CDR_CLK_A_SEL_10_5),
	.CDR_CLK_B_SEL(CDR_CLK_B_SEL_5[10:0]),
	.SWITCH(SWITCH_6),
	.CDR_CLR_NEXT_CLK_N(CDR_CLR_NEXT_CLK_N_5),
	.TX_DATA_OUT_9(TX_DATA_OUT_9_5),
	.TX_DATA_OUT_8(TX_DATA_OUT_8_5),
	.AL_N_OUT(AL_N_OUT_5),
	.OUTFF_SL_OUT(OUTFF_SL_OUT_5),
	.OUTFF_EN_OUT(OUTFF_EN_OUT_5),
	.INFF_SL_OUT(INFF_SL_OUT_5),
	.INFF_EN_OUT(INFF_EN_OUT_5),
	.RX_CLK_OUT(RX_CLK_OUT_5),
	.TX_CLK_OUT(TX_CLK_OUT_5)
);
defparam I_IOD_0.DATA_RATE=1000.0;
defparam I_IOD_0.FORMAL_NAME="HS_IO_CLK_TRAINING";
defparam I_IOD_0.INTERFACE_NAME="TX_DDRX_B_C";
defparam I_IOD_0.DELAY_LINE_SIMULATION_MODE="DISABLED";
defparam I_IOD_0.RESERVED_0=1'b0;
defparam I_IOD_0.RX_CLK_EN=1'b1;
defparam I_IOD_0.RX_CLK_INV=1'b0;
defparam I_IOD_0.TX_CLK_EN=1'b0;
defparam I_IOD_0.TX_CLK_INV=1'b0;
defparam I_IOD_0.HS_IO_CLK_SEL=3'h0;
defparam I_IOD_0.QDR_EN=1'b0;
defparam I_IOD_0.EDGE_DETECT_EN=1'b0;
defparam I_IOD_0.DELAY_LINE_MODE=2'h0;
defparam I_IOD_0.RX_MODE=4'h4;
defparam I_IOD_0.EYE_MONITOR_MODE=1'b1;
defparam I_IOD_0.DYN_DELAY_LINE_EN=1'b0;
defparam I_IOD_0.FIFO_WR_EN=1'b0;
defparam I_IOD_0.EYE_MONITOR_EN=1'b1;
defparam I_IOD_0.TX_MODE=7'h00;
defparam I_IOD_0.TX_CLK_SEL=2'h0;
defparam I_IOD_0.TX_OE_MODE=3'h7;
defparam I_IOD_0.TX_OE_CLK_INV=1'b0;
defparam I_IOD_0.RX_DELAY_VAL=7'h01;
defparam I_IOD_0.RX_DELAY_VAL_X2=1'b0;
defparam I_IOD_0.TX_DELAY_VAL=7'h01;
defparam I_IOD_0.EYE_MONITOR_WIDTH=3'h1;
defparam I_IOD_0.EYE_MONITOR_WIDTH_SRC=1'b1;
defparam I_IOD_0.RESERVED_1=1'b0;
defparam I_IOD_0.DISABLE_LANECTRL_RESET=1'b0;
defparam I_IOD_0.INPUT_DELAY_SEL=2'h3;
defparam I_IOD_0.OEFF_EN_INV=1'b0;
defparam I_IOD_0.INFF_EN_INV=1'b0;
defparam I_IOD_0.OUTFF_EN_INV=1'b0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* PF_IOD_GENERIC_TX_C0_PF_IOD_CLK_TRAINING_PF_IOD */

module PF_IOD_GENERIC_TX_C0_PF_IOD_TX_PF_IOD (
  TXD,
  TXD_N,
  prbsgen_parallel_fab_0_prbs_out_msb_o_0,
  LANECTRL_ADDR_CMD_0_TX_DQS_270,
  LANECTRL_ADDR_CMD_0_TX_DQS,
  PF_IOD_TX_CCC_C0_0_IOD_TX_CLKS_HS_IO_CLK_0,
  LANECTRL_ADDR_CMD_0_TX_SYNC_RST,
  LANECTRL_ADDR_CMD_0_RX_SYNC_RST,
  LANECTRL_ADDR_CMD_0_ARST_N,
  PF_IOD_TX_CCC_C0_0_TX_CLK_G
)
;
output [1:0] TXD ;
output [1:0] TXD_N ;
input [7:0] prbsgen_parallel_fab_0_prbs_out_msb_o_0 ;
input LANECTRL_ADDR_CMD_0_TX_DQS_270 ;
input LANECTRL_ADDR_CMD_0_TX_DQS ;
input PF_IOD_TX_CCC_C0_0_IOD_TX_CLKS_HS_IO_CLK_0 ;
input LANECTRL_ADDR_CMD_0_TX_SYNC_RST ;
input LANECTRL_ADDR_CMD_0_RX_SYNC_RST ;
input LANECTRL_ADDR_CMD_0_ARST_N ;
input PF_IOD_TX_CCC_C0_0_TX_CLK_G ;
wire LANECTRL_ADDR_CMD_0_TX_DQS_270 ;
wire LANECTRL_ADDR_CMD_0_TX_DQS ;
wire PF_IOD_TX_CCC_C0_0_IOD_TX_CLKS_HS_IO_CLK_0 ;
wire LANECTRL_ADDR_CMD_0_TX_SYNC_RST ;
wire LANECTRL_ADDR_CMD_0_RX_SYNC_RST ;
wire LANECTRL_ADDR_CMD_0_ARST_N ;
wire PF_IOD_TX_CCC_C0_0_TX_CLK_G ;
wire [1:0] RX_DATA_2;
wire [9:2] RX_DATA_0;
wire [10:0] CDR_CLK_B_SEL_2;
wire [1:0] RX_DATA_3;
wire [9:2] RX_DATA_1;
wire [10:0] CDR_CLK_B_SEL_3;
wire VCC ;
wire GND ;
wire EYE_MONITOR_EARLY ;
wire EYE_MONITOR_LATE ;
wire DELAY_LINE_OUT_OF_RANGE_3 ;
wire D_I_OUTBUF_DIFF_0_net ;
wire OE_2 ;
wire DDR_DO_READ_2 ;
wire CDR_CLK_A_SEL_8_2 ;
wire CDR_CLK_A_SEL_9_2 ;
wire CDR_CLK_A_SEL_10_2 ;
wire SWITCH_3 ;
wire CDR_CLR_NEXT_CLK_N_2 ;
wire TX_DATA_OUT_9_2 ;
wire TX_DATA_OUT_8_2 ;
wire AL_N_OUT_2 ;
wire OUTFF_SL_OUT_2 ;
wire OUTFF_EN_OUT_2 ;
wire INFF_SL_OUT_2 ;
wire INFF_EN_OUT_2 ;
wire RX_CLK_OUT_2 ;
wire TX_CLK_OUT_2 ;
wire D_I_OUTBUF_DIFF_1_net ;
wire EYE_MONITOR_EARLY_0 ;
wire EYE_MONITOR_LATE_0 ;
wire DELAY_LINE_OUT_OF_RANGE_4 ;
wire OE_3 ;
wire DDR_DO_READ_3 ;
wire CDR_CLK_A_SEL_8_3 ;
wire CDR_CLK_A_SEL_9_3 ;
wire CDR_CLK_A_SEL_10_3 ;
wire SWITCH_4 ;
wire CDR_CLR_NEXT_CLK_N_3 ;
wire TX_DATA_OUT_9_3 ;
wire TX_DATA_OUT_8_3 ;
wire AL_N_OUT_3 ;
wire OUTFF_SL_OUT_3 ;
wire OUTFF_EN_OUT_3 ;
wire INFF_SL_OUT_3 ;
wire INFF_EN_OUT_3 ;
wire RX_CLK_OUT_3 ;
wire TX_CLK_OUT_3 ;
// @30:97
  IOD I_IOD_0 (
	.TX_DATA(prbsgen_parallel_fab_0_prbs_out_msb_o_0[7:0]),
	.OE_DATA({VCC, VCC, VCC, VCC}),
	.RX_BIT_SLIP(GND),
	.EYE_MONITOR_CLEAR_FLAGS(GND),
	.DELAY_LINE_MOVE(GND),
	.DELAY_LINE_DIRECTION(GND),
	.DELAY_LINE_LOAD(GND),
	.RX_CLK(GND),
	.TX_CLK(PF_IOD_TX_CCC_C0_0_TX_CLK_G),
	.ODT_EN(GND),
	.INFF_SL(GND),
	.INFF_EN(GND),
	.OUTFF_SL(GND),
	.OUTFF_EN(GND),
	.AL_N(GND),
	.OEFF_LAT_N(GND),
	.OEFF_SD_N(GND),
	.OEFF_AD_N(GND),
	.INFF_LAT_N(GND),
	.INFF_SD_N(GND),
	.INFF_AD_N(GND),
	.OUTFF_LAT_N(GND),
	.OUTFF_SD_N(GND),
	.OUTFF_AD_N(GND),
	.EYE_MONITOR_EARLY(EYE_MONITOR_EARLY),
	.EYE_MONITOR_LATE(EYE_MONITOR_LATE),
	.RX_DATA({RX_DATA_0[9:2], RX_DATA_2[1:0]}),
	.DELAY_LINE_OUT_OF_RANGE(DELAY_LINE_OUT_OF_RANGE_3),
	.RX_P(GND),
	.RX_N(GND),
	.TX_DATA_9(GND),
	.TX_DATA_8(GND),
	.ARST_N(LANECTRL_ADDR_CMD_0_ARST_N),
	.RX_SYNC_RST(LANECTRL_ADDR_CMD_0_RX_SYNC_RST),
	.TX_SYNC_RST(LANECTRL_ADDR_CMD_0_TX_SYNC_RST),
	.HS_IO_CLK({GND, GND, GND, GND, GND, PF_IOD_TX_CCC_C0_0_IOD_TX_CLKS_HS_IO_CLK_0}),
	.RX_DQS_90({GND, GND}),
	.TX_DQS(LANECTRL_ADDR_CMD_0_TX_DQS),
	.TX_DQS_270(LANECTRL_ADDR_CMD_0_TX_DQS_270),
	.FIFO_WR_PTR({GND, GND, GND}),
	.FIFO_RD_PTR({GND, GND, GND}),
	.TX(D_I_OUTBUF_DIFF_0_net),
	.OE(OE_2),
	.CDR_CLK(GND),
	.CDR_NEXT_CLK(GND),
	.EYE_MONITOR_LANE_WIDTH({GND, GND, GND}),
	.DDR_DO_READ(DDR_DO_READ_2),
	.CDR_CLK_A_SEL_8(CDR_CLK_A_SEL_8_2),
	.CDR_CLK_A_SEL_9(CDR_CLK_A_SEL_9_2),
	.CDR_CLK_A_SEL_10(CDR_CLK_A_SEL_10_2),
	.CDR_CLK_B_SEL(CDR_CLK_B_SEL_2[10:0]),
	.SWITCH(SWITCH_3),
	.CDR_CLR_NEXT_CLK_N(CDR_CLR_NEXT_CLK_N_2),
	.TX_DATA_OUT_9(TX_DATA_OUT_9_2),
	.TX_DATA_OUT_8(TX_DATA_OUT_8_2),
	.AL_N_OUT(AL_N_OUT_2),
	.OUTFF_SL_OUT(OUTFF_SL_OUT_2),
	.OUTFF_EN_OUT(OUTFF_EN_OUT_2),
	.INFF_SL_OUT(INFF_SL_OUT_2),
	.INFF_EN_OUT(INFF_EN_OUT_2),
	.RX_CLK_OUT(RX_CLK_OUT_2),
	.TX_CLK_OUT(TX_CLK_OUT_2)
);
defparam I_IOD_0.DATA_RATE=1000.0;
defparam I_IOD_0.FORMAL_NAME="TXD:NO_IOD_N_SIDE";
defparam I_IOD_0.INTERFACE_NAME="TX_DDRX_B_C";
defparam I_IOD_0.DELAY_LINE_SIMULATION_MODE="DISABLED";
defparam I_IOD_0.RESERVED_0=1'b0;
defparam I_IOD_0.RX_CLK_EN=1'b0;
defparam I_IOD_0.RX_CLK_INV=1'b0;
defparam I_IOD_0.TX_CLK_EN=1'b1;
defparam I_IOD_0.TX_CLK_INV=1'b0;
defparam I_IOD_0.HS_IO_CLK_SEL=3'h0;
defparam I_IOD_0.QDR_EN=1'b0;
defparam I_IOD_0.EDGE_DETECT_EN=1'b0;
defparam I_IOD_0.DELAY_LINE_MODE=2'h2;
defparam I_IOD_0.RX_MODE=4'h0;
defparam I_IOD_0.EYE_MONITOR_MODE=1'b0;
defparam I_IOD_0.DYN_DELAY_LINE_EN=1'b0;
defparam I_IOD_0.FIFO_WR_EN=1'b0;
defparam I_IOD_0.EYE_MONITOR_EN=1'b0;
defparam I_IOD_0.TX_MODE=7'h44;
defparam I_IOD_0.TX_CLK_SEL=2'h3;
defparam I_IOD_0.TX_OE_MODE=3'h2;
defparam I_IOD_0.TX_OE_CLK_INV=1'b0;
defparam I_IOD_0.RX_DELAY_VAL=7'h01;
defparam I_IOD_0.RX_DELAY_VAL_X2=1'b0;
defparam I_IOD_0.TX_DELAY_VAL=7'h01;
defparam I_IOD_0.EYE_MONITOR_WIDTH=3'h1;
defparam I_IOD_0.EYE_MONITOR_WIDTH_SRC=1'b0;
defparam I_IOD_0.RESERVED_1=1'b0;
defparam I_IOD_0.DISABLE_LANECTRL_RESET=1'b0;
defparam I_IOD_0.INPUT_DELAY_SEL=2'h0;
defparam I_IOD_0.OEFF_EN_INV=1'b0;
defparam I_IOD_0.INFF_EN_INV=1'b0;
defparam I_IOD_0.OUTFF_EN_INV=1'b0;
// @30:85
(* SLEW="0" *)  OUTBUF_DIFF I_OUTBUF_DIFF_1 (
	.PADN(TXD_N[1]),
	.PADP(TXD[1]),
	.D(D_I_OUTBUF_DIFF_1_net)
);
defparam I_OUTBUF_DIFF_1.SLEW=2'h0;
// @30:53
  IOD I_IOD_1 (
	.TX_DATA(prbsgen_parallel_fab_0_prbs_out_msb_o_0[7:0]),
	.OE_DATA({VCC, VCC, VCC, VCC}),
	.RX_BIT_SLIP(GND),
	.EYE_MONITOR_CLEAR_FLAGS(GND),
	.DELAY_LINE_MOVE(GND),
	.DELAY_LINE_DIRECTION(GND),
	.DELAY_LINE_LOAD(GND),
	.RX_CLK(GND),
	.TX_CLK(PF_IOD_TX_CCC_C0_0_TX_CLK_G),
	.ODT_EN(GND),
	.INFF_SL(GND),
	.INFF_EN(GND),
	.OUTFF_SL(GND),
	.OUTFF_EN(GND),
	.AL_N(GND),
	.OEFF_LAT_N(GND),
	.OEFF_SD_N(GND),
	.OEFF_AD_N(GND),
	.INFF_LAT_N(GND),
	.INFF_SD_N(GND),
	.INFF_AD_N(GND),
	.OUTFF_LAT_N(GND),
	.OUTFF_SD_N(GND),
	.OUTFF_AD_N(GND),
	.EYE_MONITOR_EARLY(EYE_MONITOR_EARLY_0),
	.EYE_MONITOR_LATE(EYE_MONITOR_LATE_0),
	.RX_DATA({RX_DATA_1[9:2], RX_DATA_3[1:0]}),
	.DELAY_LINE_OUT_OF_RANGE(DELAY_LINE_OUT_OF_RANGE_4),
	.RX_P(GND),
	.RX_N(GND),
	.TX_DATA_9(GND),
	.TX_DATA_8(GND),
	.ARST_N(LANECTRL_ADDR_CMD_0_ARST_N),
	.RX_SYNC_RST(LANECTRL_ADDR_CMD_0_RX_SYNC_RST),
	.TX_SYNC_RST(LANECTRL_ADDR_CMD_0_TX_SYNC_RST),
	.HS_IO_CLK({GND, GND, GND, GND, GND, PF_IOD_TX_CCC_C0_0_IOD_TX_CLKS_HS_IO_CLK_0}),
	.RX_DQS_90({GND, GND}),
	.TX_DQS(LANECTRL_ADDR_CMD_0_TX_DQS),
	.TX_DQS_270(LANECTRL_ADDR_CMD_0_TX_DQS_270),
	.FIFO_WR_PTR({GND, GND, GND}),
	.FIFO_RD_PTR({GND, GND, GND}),
	.TX(D_I_OUTBUF_DIFF_1_net),
	.OE(OE_3),
	.CDR_CLK(GND),
	.CDR_NEXT_CLK(GND),
	.EYE_MONITOR_LANE_WIDTH({GND, GND, GND}),
	.DDR_DO_READ(DDR_DO_READ_3),
	.CDR_CLK_A_SEL_8(CDR_CLK_A_SEL_8_3),
	.CDR_CLK_A_SEL_9(CDR_CLK_A_SEL_9_3),
	.CDR_CLK_A_SEL_10(CDR_CLK_A_SEL_10_3),
	.CDR_CLK_B_SEL(CDR_CLK_B_SEL_3[10:0]),
	.SWITCH(SWITCH_4),
	.CDR_CLR_NEXT_CLK_N(CDR_CLR_NEXT_CLK_N_3),
	.TX_DATA_OUT_9(TX_DATA_OUT_9_3),
	.TX_DATA_OUT_8(TX_DATA_OUT_8_3),
	.AL_N_OUT(AL_N_OUT_3),
	.OUTFF_SL_OUT(OUTFF_SL_OUT_3),
	.OUTFF_EN_OUT(OUTFF_EN_OUT_3),
	.INFF_SL_OUT(INFF_SL_OUT_3),
	.INFF_EN_OUT(INFF_EN_OUT_3),
	.RX_CLK_OUT(RX_CLK_OUT_3),
	.TX_CLK_OUT(TX_CLK_OUT_3)
);
defparam I_IOD_1.DATA_RATE=1000.0;
defparam I_IOD_1.FORMAL_NAME="TXD";
defparam I_IOD_1.INTERFACE_NAME="TX_DDRX_B_C";
defparam I_IOD_1.DELAY_LINE_SIMULATION_MODE="DISABLED";
defparam I_IOD_1.RESERVED_0=1'b0;
defparam I_IOD_1.RX_CLK_EN=1'b0;
defparam I_IOD_1.RX_CLK_INV=1'b0;
defparam I_IOD_1.TX_CLK_EN=1'b1;
defparam I_IOD_1.TX_CLK_INV=1'b0;
defparam I_IOD_1.HS_IO_CLK_SEL=3'h0;
defparam I_IOD_1.QDR_EN=1'b0;
defparam I_IOD_1.EDGE_DETECT_EN=1'b0;
defparam I_IOD_1.DELAY_LINE_MODE=2'h2;
defparam I_IOD_1.RX_MODE=4'h0;
defparam I_IOD_1.EYE_MONITOR_MODE=1'b0;
defparam I_IOD_1.DYN_DELAY_LINE_EN=1'b0;
defparam I_IOD_1.FIFO_WR_EN=1'b0;
defparam I_IOD_1.EYE_MONITOR_EN=1'b0;
defparam I_IOD_1.TX_MODE=7'h44;
defparam I_IOD_1.TX_CLK_SEL=2'h3;
defparam I_IOD_1.TX_OE_MODE=3'h2;
defparam I_IOD_1.TX_OE_CLK_INV=1'b0;
defparam I_IOD_1.RX_DELAY_VAL=7'h01;
defparam I_IOD_1.RX_DELAY_VAL_X2=1'b0;
defparam I_IOD_1.TX_DELAY_VAL=7'h01;
defparam I_IOD_1.EYE_MONITOR_WIDTH=3'h1;
defparam I_IOD_1.EYE_MONITOR_WIDTH_SRC=1'b0;
defparam I_IOD_1.RESERVED_1=1'b0;
defparam I_IOD_1.DISABLE_LANECTRL_RESET=1'b0;
defparam I_IOD_1.INPUT_DELAY_SEL=2'h0;
defparam I_IOD_1.OEFF_EN_INV=1'b0;
defparam I_IOD_1.INFF_EN_INV=1'b0;
defparam I_IOD_1.OUTFF_EN_INV=1'b0;
// @30:41
(* SLEW="0" *)  OUTBUF_DIFF I_OUTBUF_DIFF_0 (
	.PADN(TXD_N[0]),
	.PADP(TXD[0]),
	.D(D_I_OUTBUF_DIFF_0_net)
);
defparam I_OUTBUF_DIFF_0.SLEW=2'h0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* PF_IOD_GENERIC_TX_C0_PF_IOD_TX_PF_IOD */

module PF_IOD_GENERIC_TX_C0_PF_IOD_TX_CLK_PF_IOD (
  TX_CLK,
  TX_CLK_N,
  LANECTRL_ADDR_CMD_0_TX_DQS_270,
  LANECTRL_ADDR_CMD_0_TX_DQS,
  PF_IOD_TX_CCC_C0_0_IOD_TX_CLKS_HS_IO_CLK_90,
  LANECTRL_ADDR_CMD_0_TX_SYNC_RST,
  LANECTRL_ADDR_CMD_0_RX_SYNC_RST,
  LANECTRL_ADDR_CMD_0_ARST_N,
  PF_IOD_TX_CCC_C0_0_TX_CLK_G
)
;
output TX_CLK ;
output TX_CLK_N ;
input LANECTRL_ADDR_CMD_0_TX_DQS_270 ;
input LANECTRL_ADDR_CMD_0_TX_DQS ;
input PF_IOD_TX_CCC_C0_0_IOD_TX_CLKS_HS_IO_CLK_90 ;
input LANECTRL_ADDR_CMD_0_TX_SYNC_RST ;
input LANECTRL_ADDR_CMD_0_RX_SYNC_RST ;
input LANECTRL_ADDR_CMD_0_ARST_N ;
input PF_IOD_TX_CCC_C0_0_TX_CLK_G ;
wire TX_CLK ;
wire TX_CLK_N ;
wire LANECTRL_ADDR_CMD_0_TX_DQS_270 ;
wire LANECTRL_ADDR_CMD_0_TX_DQS ;
wire PF_IOD_TX_CCC_C0_0_IOD_TX_CLKS_HS_IO_CLK_90 ;
wire LANECTRL_ADDR_CMD_0_TX_SYNC_RST ;
wire LANECTRL_ADDR_CMD_0_RX_SYNC_RST ;
wire LANECTRL_ADDR_CMD_0_ARST_N ;
wire PF_IOD_TX_CCC_C0_0_TX_CLK_G ;
wire [1:0] RX_DATA_4;
wire [9:2] RX_DATA_2;
wire [10:0] CDR_CLK_B_SEL_4;
wire VCC ;
wire GND ;
wire EYE_MONITOR_EARLY_1 ;
wire EYE_MONITOR_LATE_1 ;
wire DELAY_LINE_OUT_OF_RANGE_5 ;
wire D_I_OUTBUF_DIFF_0_net ;
wire OE_4 ;
wire DDR_DO_READ_4 ;
wire CDR_CLK_A_SEL_8_4 ;
wire CDR_CLK_A_SEL_9_4 ;
wire CDR_CLK_A_SEL_10_4 ;
wire SWITCH_5 ;
wire CDR_CLR_NEXT_CLK_N_4 ;
wire TX_DATA_OUT_9_4 ;
wire TX_DATA_OUT_8_4 ;
wire AL_N_OUT_4 ;
wire OUTFF_SL_OUT_4 ;
wire OUTFF_EN_OUT_4 ;
wire INFF_SL_OUT_4 ;
wire INFF_EN_OUT_4 ;
wire RX_CLK_OUT_4 ;
wire TX_CLK_OUT_4 ;
// @29:48
  IOD I_IOD_0 (
	.TX_DATA({GND, GND, GND, GND, GND, VCC, GND, VCC}),
	.OE_DATA({GND, GND, VCC, VCC}),
	.RX_BIT_SLIP(GND),
	.EYE_MONITOR_CLEAR_FLAGS(GND),
	.DELAY_LINE_MOVE(GND),
	.DELAY_LINE_DIRECTION(GND),
	.DELAY_LINE_LOAD(GND),
	.RX_CLK(GND),
	.TX_CLK(PF_IOD_TX_CCC_C0_0_TX_CLK_G),
	.ODT_EN(GND),
	.INFF_SL(GND),
	.INFF_EN(GND),
	.OUTFF_SL(GND),
	.OUTFF_EN(GND),
	.AL_N(GND),
	.OEFF_LAT_N(GND),
	.OEFF_SD_N(GND),
	.OEFF_AD_N(GND),
	.INFF_LAT_N(GND),
	.INFF_SD_N(GND),
	.INFF_AD_N(GND),
	.OUTFF_LAT_N(GND),
	.OUTFF_SD_N(GND),
	.OUTFF_AD_N(GND),
	.EYE_MONITOR_EARLY(EYE_MONITOR_EARLY_1),
	.EYE_MONITOR_LATE(EYE_MONITOR_LATE_1),
	.RX_DATA({RX_DATA_2[9:2], RX_DATA_4[1:0]}),
	.DELAY_LINE_OUT_OF_RANGE(DELAY_LINE_OUT_OF_RANGE_5),
	.RX_P(GND),
	.RX_N(GND),
	.TX_DATA_9(GND),
	.TX_DATA_8(GND),
	.ARST_N(LANECTRL_ADDR_CMD_0_ARST_N),
	.RX_SYNC_RST(LANECTRL_ADDR_CMD_0_RX_SYNC_RST),
	.TX_SYNC_RST(LANECTRL_ADDR_CMD_0_TX_SYNC_RST),
	.HS_IO_CLK({GND, GND, GND, GND, GND, PF_IOD_TX_CCC_C0_0_IOD_TX_CLKS_HS_IO_CLK_90}),
	.RX_DQS_90({GND, GND}),
	.TX_DQS(LANECTRL_ADDR_CMD_0_TX_DQS),
	.TX_DQS_270(LANECTRL_ADDR_CMD_0_TX_DQS_270),
	.FIFO_WR_PTR({GND, GND, GND}),
	.FIFO_RD_PTR({GND, GND, GND}),
	.TX(D_I_OUTBUF_DIFF_0_net),
	.OE(OE_4),
	.CDR_CLK(GND),
	.CDR_NEXT_CLK(GND),
	.EYE_MONITOR_LANE_WIDTH({GND, GND, GND}),
	.DDR_DO_READ(DDR_DO_READ_4),
	.CDR_CLK_A_SEL_8(CDR_CLK_A_SEL_8_4),
	.CDR_CLK_A_SEL_9(CDR_CLK_A_SEL_9_4),
	.CDR_CLK_A_SEL_10(CDR_CLK_A_SEL_10_4),
	.CDR_CLK_B_SEL(CDR_CLK_B_SEL_4[10:0]),
	.SWITCH(SWITCH_5),
	.CDR_CLR_NEXT_CLK_N(CDR_CLR_NEXT_CLK_N_4),
	.TX_DATA_OUT_9(TX_DATA_OUT_9_4),
	.TX_DATA_OUT_8(TX_DATA_OUT_8_4),
	.AL_N_OUT(AL_N_OUT_4),
	.OUTFF_SL_OUT(OUTFF_SL_OUT_4),
	.OUTFF_EN_OUT(OUTFF_EN_OUT_4),
	.INFF_SL_OUT(INFF_SL_OUT_4),
	.INFF_EN_OUT(INFF_EN_OUT_4),
	.RX_CLK_OUT(RX_CLK_OUT_4),
	.TX_CLK_OUT(TX_CLK_OUT_4)
);
defparam I_IOD_0.DATA_RATE=1000.0;
defparam I_IOD_0.FORMAL_NAME="TX_CLK";
defparam I_IOD_0.INTERFACE_NAME="TX_DDRX_B_C";
defparam I_IOD_0.DELAY_LINE_SIMULATION_MODE="DISABLED";
defparam I_IOD_0.RESERVED_0=1'b0;
defparam I_IOD_0.RX_CLK_EN=1'b0;
defparam I_IOD_0.RX_CLK_INV=1'b0;
defparam I_IOD_0.TX_CLK_EN=1'b1;
defparam I_IOD_0.TX_CLK_INV=1'b0;
defparam I_IOD_0.HS_IO_CLK_SEL=3'h0;
defparam I_IOD_0.QDR_EN=1'b0;
defparam I_IOD_0.EDGE_DETECT_EN=1'b0;
defparam I_IOD_0.DELAY_LINE_MODE=2'h2;
defparam I_IOD_0.RX_MODE=4'h0;
defparam I_IOD_0.EYE_MONITOR_MODE=1'b0;
defparam I_IOD_0.DYN_DELAY_LINE_EN=1'b0;
defparam I_IOD_0.FIFO_WR_EN=1'b0;
defparam I_IOD_0.EYE_MONITOR_EN=1'b0;
defparam I_IOD_0.TX_MODE=7'h42;
defparam I_IOD_0.TX_CLK_SEL=2'h2;
defparam I_IOD_0.TX_OE_MODE=3'h2;
defparam I_IOD_0.TX_OE_CLK_INV=1'b0;
defparam I_IOD_0.RX_DELAY_VAL=7'h01;
defparam I_IOD_0.RX_DELAY_VAL_X2=1'b0;
defparam I_IOD_0.TX_DELAY_VAL=7'h01;
defparam I_IOD_0.EYE_MONITOR_WIDTH=3'h1;
defparam I_IOD_0.EYE_MONITOR_WIDTH_SRC=1'b0;
defparam I_IOD_0.RESERVED_1=1'b0;
defparam I_IOD_0.DISABLE_LANECTRL_RESET=1'b0;
defparam I_IOD_0.INPUT_DELAY_SEL=2'h0;
defparam I_IOD_0.OEFF_EN_INV=1'b0;
defparam I_IOD_0.INFF_EN_INV=1'b0;
defparam I_IOD_0.OUTFF_EN_INV=1'b0;
// @29:34
(* SLEW="0" *)  OUTBUF_DIFF I_OUTBUF_DIFF_0 (
	.PADN(TX_CLK_N),
	.PADP(TX_CLK),
	.D(D_I_OUTBUF_DIFF_0_net)
);
defparam I_OUTBUF_DIFF_0.SLEW=2'h0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* PF_IOD_GENERIC_TX_C0_PF_IOD_TX_CLK_PF_IOD */

module PF_IOD_GENERIC_TX_C0 (
  prbsgen_parallel_fab_0_prbs_out_msb_o_0,
  TXD_N,
  TXD,
  PF_IOD_TX_CCC_C0_0_IOD_TX_CLKS_CLK_ALIGN_IOD_RX,
  TX_CLK_N,
  TX_CLK,
  PF_IOD_TX_CCC_C0_0_TX_CLK_G,
  PF_IOD_TX_CCC_C0_0_IOD_TX_CLKS_HS_IO_CLK_90,
  PF_IOD_TX_CCC_C0_0_IOD_TX_CLKS_HS_IO_CLK_0,
  PLL_LOCK_c_i,
  N_81
)
;
input [7:0] prbsgen_parallel_fab_0_prbs_out_msb_o_0 ;
output [1:0] TXD_N ;
output [1:0] TXD ;
output [3:0] PF_IOD_TX_CCC_C0_0_IOD_TX_CLKS_CLK_ALIGN_IOD_RX ;
output TX_CLK_N ;
output TX_CLK ;
input PF_IOD_TX_CCC_C0_0_TX_CLK_G ;
input PF_IOD_TX_CCC_C0_0_IOD_TX_CLKS_HS_IO_CLK_90 ;
input PF_IOD_TX_CCC_C0_0_IOD_TX_CLKS_HS_IO_CLK_0 ;
input PLL_LOCK_c_i ;
input N_81 ;
wire TX_CLK_N ;
wire TX_CLK ;
wire PF_IOD_TX_CCC_C0_0_TX_CLK_G ;
wire PF_IOD_TX_CCC_C0_0_IOD_TX_CLKS_HS_IO_CLK_90 ;
wire PF_IOD_TX_CCC_C0_0_IOD_TX_CLKS_HS_IO_CLK_0 ;
wire PLL_LOCK_c_i ;
wire N_81 ;
wire OR2_PAUSE_Y ;
wire LANECTRL_ADDR_CMD_0_TX_SYNC_RST ;
wire LANECTRL_ADDR_CMD_0_RX_SYNC_RST ;
wire LANECTRL_ADDR_CMD_0_ARST_N ;
wire LANECTRL_ADDR_CMD_0_TX_DQS_270 ;
wire LANECTRL_ADDR_CMD_0_TX_DQS ;
wire GND ;
wire VCC ;
// @31:1735
  OR2 OR2_PAUSE (
	.Y(OR2_PAUSE_Y),
	.A(N_81),
	.B(PLL_LOCK_c_i)
);
// @31:1704
  PF_IOD_GENERIC_TX_C0_LANECTRL_ADDR_CMD_0_PF_LANECTRL LANECTRL_ADDR_CMD_0 (
	.OR2_PAUSE_Y(OR2_PAUSE_Y),
	.LANECTRL_ADDR_CMD_0_TX_SYNC_RST(LANECTRL_ADDR_CMD_0_TX_SYNC_RST),
	.LANECTRL_ADDR_CMD_0_RX_SYNC_RST(LANECTRL_ADDR_CMD_0_RX_SYNC_RST),
	.LANECTRL_ADDR_CMD_0_ARST_N(LANECTRL_ADDR_CMD_0_ARST_N),
	.PF_IOD_TX_CCC_C0_0_IOD_TX_CLKS_HS_IO_CLK_0(PF_IOD_TX_CCC_C0_0_IOD_TX_CLKS_HS_IO_CLK_0),
	.PF_IOD_TX_CCC_C0_0_IOD_TX_CLKS_HS_IO_CLK_90(PF_IOD_TX_CCC_C0_0_IOD_TX_CLKS_HS_IO_CLK_90),
	.PF_IOD_TX_CCC_C0_0_TX_CLK_G(PF_IOD_TX_CCC_C0_0_TX_CLK_G),
	.LANECTRL_ADDR_CMD_0_TX_DQS_270(LANECTRL_ADDR_CMD_0_TX_DQS_270),
	.LANECTRL_ADDR_CMD_0_TX_DQS(LANECTRL_ADDR_CMD_0_TX_DQS)
);
// @31:1744
  PF_IOD_GENERIC_TX_C0_PF_IOD_CLK_TRAINING_PF_IOD PF_IOD_CLK_TRAINING (
	.PF_IOD_TX_CCC_C0_0_IOD_TX_CLKS_CLK_ALIGN_IOD_RX(PF_IOD_TX_CCC_C0_0_IOD_TX_CLKS_CLK_ALIGN_IOD_RX[3:0]),
	.PF_IOD_TX_CCC_C0_0_IOD_TX_CLKS_HS_IO_CLK_0(PF_IOD_TX_CCC_C0_0_IOD_TX_CLKS_HS_IO_CLK_0),
	.LANECTRL_ADDR_CMD_0_TX_SYNC_RST(LANECTRL_ADDR_CMD_0_TX_SYNC_RST),
	.LANECTRL_ADDR_CMD_0_RX_SYNC_RST(LANECTRL_ADDR_CMD_0_RX_SYNC_RST),
	.LANECTRL_ADDR_CMD_0_ARST_N(LANECTRL_ADDR_CMD_0_ARST_N),
	.PF_IOD_TX_CCC_C0_0_TX_CLK_G(PF_IOD_TX_CCC_C0_0_TX_CLK_G)
);
// @31:1761
  PF_IOD_GENERIC_TX_C0_PF_IOD_TX_PF_IOD PF_IOD_TX (
	.TXD(TXD[1:0]),
	.TXD_N(TXD_N[1:0]),
	.prbsgen_parallel_fab_0_prbs_out_msb_o_0(prbsgen_parallel_fab_0_prbs_out_msb_o_0[7:0]),
	.LANECTRL_ADDR_CMD_0_TX_DQS_270(LANECTRL_ADDR_CMD_0_TX_DQS_270),
	.LANECTRL_ADDR_CMD_0_TX_DQS(LANECTRL_ADDR_CMD_0_TX_DQS),
	.PF_IOD_TX_CCC_C0_0_IOD_TX_CLKS_HS_IO_CLK_0(PF_IOD_TX_CCC_C0_0_IOD_TX_CLKS_HS_IO_CLK_0),
	.LANECTRL_ADDR_CMD_0_TX_SYNC_RST(LANECTRL_ADDR_CMD_0_TX_SYNC_RST),
	.LANECTRL_ADDR_CMD_0_RX_SYNC_RST(LANECTRL_ADDR_CMD_0_RX_SYNC_RST),
	.LANECTRL_ADDR_CMD_0_ARST_N(LANECTRL_ADDR_CMD_0_ARST_N),
	.PF_IOD_TX_CCC_C0_0_TX_CLK_G(PF_IOD_TX_CCC_C0_0_TX_CLK_G)
);
// @31:1782
  PF_IOD_GENERIC_TX_C0_PF_IOD_TX_CLK_PF_IOD PF_IOD_TX_CLK (
	.TX_CLK(TX_CLK),
	.TX_CLK_N(TX_CLK_N),
	.LANECTRL_ADDR_CMD_0_TX_DQS_270(LANECTRL_ADDR_CMD_0_TX_DQS_270),
	.LANECTRL_ADDR_CMD_0_TX_DQS(LANECTRL_ADDR_CMD_0_TX_DQS),
	.PF_IOD_TX_CCC_C0_0_IOD_TX_CLKS_HS_IO_CLK_90(PF_IOD_TX_CCC_C0_0_IOD_TX_CLKS_HS_IO_CLK_90),
	.LANECTRL_ADDR_CMD_0_TX_SYNC_RST(LANECTRL_ADDR_CMD_0_TX_SYNC_RST),
	.LANECTRL_ADDR_CMD_0_RX_SYNC_RST(LANECTRL_ADDR_CMD_0_RX_SYNC_RST),
	.LANECTRL_ADDR_CMD_0_ARST_N(LANECTRL_ADDR_CMD_0_ARST_N),
	.PF_IOD_TX_CCC_C0_0_TX_CLK_G(PF_IOD_TX_CCC_C0_0_TX_CLK_G)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* PF_IOD_GENERIC_TX_C0 */

module PLL_BCLKSCLKALIGN_Z5 (
  current_state_RNI00O7_Y_0,
  current_state_0,
  PF_IOD_TX_CCC_C0_0_IOD_TX_CLKS_CLK_ALIGN_IOD_RX,
  N_386_i,
  PLL_LOCK_0,
  COREBCLKSCLKALIGN_0_PLL_VCOPHSEL_BCLK_SEL,
  N_81,
  PF_IOD_TX_CCC_C0_0_TX_CLK_G,
  DB_OUT
)
;
output current_state_RNI00O7_Y_0 ;
output current_state_0 ;
input [3:0] PF_IOD_TX_CCC_C0_0_IOD_TX_CLKS_CLK_ALIGN_IOD_RX ;
output N_386_i ;
input PLL_LOCK_0 ;
output COREBCLKSCLKALIGN_0_PLL_VCOPHSEL_BCLK_SEL ;
output N_81 ;
input PF_IOD_TX_CCC_C0_0_TX_CLK_G ;
input DB_OUT ;
wire current_state_RNI00O7_Y_0 ;
wire current_state_0 ;
wire N_386_i ;
wire PLL_LOCK_0 ;
wire COREBCLKSCLKALIGN_0_PLL_VCOPHSEL_BCLK_SEL ;
wire N_81 ;
wire PF_IOD_TX_CCC_C0_0_TX_CLK_G ;
wire DB_OUT ;
wire [4:0] dly_cnt_Z;
wire [3:0] reset_cycle_count_Z;
wire [2:2] rotate_count_Z;
wire [2:2] rotate_count_4;
wire [3:0] bclk_igear_rx_reg_Z;
wire [15:0] current_state_Z;
wire [15:0] current_state_ns;
wire [9:0] transition_check_counter_Z;
wire [8:0] transition_check_counter_s;
wire [9:9] transition_check_counter_s_Z;
wire [6:0] vcophsel_bclk_Z;
wire [6:0] vcophsel_bclk_s;
wire [0:0] transition_check_counter_cry_cy_S;
wire [0:0] transition_check_counter_cry_cy_Y;
wire [8:0] transition_check_counter_cry_Z;
wire [8:0] transition_check_counter_cry_Y;
wire [9:9] transition_check_counter_s_FCO;
wire [9:9] transition_check_counter_s_Y;
wire [1:1] current_state_RNI00O7_S;
wire [5:0] vcophsel_bclk_cry;
wire [0:0] vcophsel_bclk_RNIRNHR_Y;
wire [1:1] vcophsel_bclk_RNINGBF1_Y;
wire [2:2] vcophsel_bclk_RNIKA532_Y;
wire [3:3] vcophsel_bclk_RNII5VM2_Y;
wire [4:4] vcophsel_bclk_RNIH1PA3_Y;
wire [6:6] vcophsel_bclk_RNO_FCO;
wire [6:6] vcophsel_bclk_RNO_Y;
wire [5:5] vcophsel_bclk_RNIHUIU3_Y;
wire [0:0] current_state_ns_a2_0_a2_5_Z;
wire [0:0] current_state_ns_a2_0_a2_3_Z;
wire [4:4] current_state_ns_a2_1_6_Z;
wire [4:4] current_state_ns_a2_1_5_Z;
wire [0:0] current_state_ns_a2_0_a2_7_Z;
wire VCC ;
wire N_23 ;
wire N_97_i ;
wire GND ;
wire N_88_i ;
wire N_91_i ;
wire N_82_i ;
wire N_85_i ;
wire N_47_i ;
wire next_state43_0 ;
wire N_77_i ;
wire next_state43_1 ;
wire N_78_i_i ;
wire N_374_i ;
wire N_53_i ;
wire N_51_i ;
wire N_49_i ;
wire N_315_i_0 ;
wire N_59_i ;
wire N_64 ;
wire N_38_i ;
wire N_281_i ;
wire N_41_i ;
wire N_284_i ;
wire N_287_i ;
wire N_354_i ;
wire transition_detected_Z ;
wire transition_detected_3 ;
wire N_126_i ;
wire transition_check_counter_cry_cy ;
wire vcophsel_bclk_cry_cy ;
wire N_69 ;
wire N_62_i ;
wire N_144 ;
wire un4_transition_detected_1 ;
wire un4_transition_detected_0 ;
wire un1_vcophsel_bclk_1_4_Z ;
wire N_145 ;
wire un8_transition_detected ;
wire un10_transition_detected ;
wire N_68 ;
wire N_72 ;
wire un1_vcophsel_bclk_1_Z ;
wire N_212 ;
wire un1_rst_clk_align_trng_1_0_0_Z ;
wire N_76 ;
wire N_436 ;
wire N_435 ;
wire N_434 ;
wire N_412 ;
wire N_411 ;
wire N_410 ;
wire N_409 ;
wire N_408 ;
wire N_407 ;
wire N_406 ;
wire N_405 ;
wire N_404 ;
wire N_403 ;
wire N_402 ;
wire N_401 ;
wire N_400 ;
wire N_399 ;
wire N_398 ;
wire N_397 ;
wire N_396 ;
wire N_395 ;
wire N_394 ;
wire N_393 ;
wire N_46 ;
wire N_45 ;
wire N_44 ;
wire N_43 ;
wire N_42 ;
wire N_41 ;
wire N_40 ;
wire N_39 ;
wire N_38 ;
wire N_37 ;
wire N_36 ;
wire N_35 ;
wire N_34 ;
wire N_33 ;
wire N_32 ;
wire N_31 ;
wire N_30 ;
wire N_29 ;
wire N_28 ;
wire N_27 ;
wire N_26 ;
wire N_25 ;
wire N_24 ;
wire N_23_0 ;
wire N_22 ;
wire N_21 ;
wire N_20 ;
wire N_19 ;
wire N_18 ;
wire N_17 ;
wire N_16 ;
wire N_15 ;
wire N_7 ;
// @21:290
  SLE \dly_cnt[2]  (
	.Q(dly_cnt_Z[2]),
	.ADn(VCC),
	.ALn(DB_OUT),
	.CLK(PF_IOD_TX_CCC_C0_0_TX_CLK_G),
	.D(N_23),
	.EN(N_97_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:290
  SLE \dly_cnt[3]  (
	.Q(dly_cnt_Z[3]),
	.ADn(VCC),
	.ALn(DB_OUT),
	.CLK(PF_IOD_TX_CCC_C0_0_TX_CLK_G),
	.D(N_88_i),
	.EN(N_97_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:290
  SLE \dly_cnt[4]  (
	.Q(dly_cnt_Z[4]),
	.ADn(VCC),
	.ALn(DB_OUT),
	.CLK(PF_IOD_TX_CCC_C0_0_TX_CLK_G),
	.D(N_91_i),
	.EN(N_97_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:290
  SLE \dly_cnt[0]  (
	.Q(dly_cnt_Z[0]),
	.ADn(VCC),
	.ALn(DB_OUT),
	.CLK(PF_IOD_TX_CCC_C0_0_TX_CLK_G),
	.D(N_82_i),
	.EN(N_97_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:290
  SLE \dly_cnt[1]  (
	.Q(dly_cnt_Z[1]),
	.ADn(VCC),
	.ALn(DB_OUT),
	.CLK(PF_IOD_TX_CCC_C0_0_TX_CLK_G),
	.D(N_85_i),
	.EN(N_97_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:269
  SLE \reset_cycle_count[3]  (
	.Q(reset_cycle_count_Z[3]),
	.ADn(VCC),
	.ALn(DB_OUT),
	.CLK(PF_IOD_TX_CCC_C0_0_TX_CLK_G),
	.D(N_47_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:210
  SLE \rotate_count[0]  (
	.Q(next_state43_0),
	.ADn(VCC),
	.ALn(DB_OUT),
	.CLK(PF_IOD_TX_CCC_C0_0_TX_CLK_G),
	.D(N_77_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:210
  SLE \rotate_count[1]  (
	.Q(next_state43_1),
	.ADn(VCC),
	.ALn(DB_OUT),
	.CLK(PF_IOD_TX_CCC_C0_0_TX_CLK_G),
	.D(N_78_i_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:210
  SLE \rotate_count[2]  (
	.Q(rotate_count_Z[2]),
	.ADn(VCC),
	.ALn(DB_OUT),
	.CLK(PF_IOD_TX_CCC_C0_0_TX_CLK_G),
	.D(rotate_count_4[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:210
  SLE \bclk_igear_rx_reg[0]  (
	.Q(bclk_igear_rx_reg_Z[0]),
	.ADn(VCC),
	.ALn(DB_OUT),
	.CLK(PF_IOD_TX_CCC_C0_0_TX_CLK_G),
	.D(PF_IOD_TX_CCC_C0_0_IOD_TX_CLKS_CLK_ALIGN_IOD_RX[0]),
	.EN(N_374_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:210
  SLE \bclk_igear_rx_reg[1]  (
	.Q(bclk_igear_rx_reg_Z[1]),
	.ADn(VCC),
	.ALn(DB_OUT),
	.CLK(PF_IOD_TX_CCC_C0_0_TX_CLK_G),
	.D(PF_IOD_TX_CCC_C0_0_IOD_TX_CLKS_CLK_ALIGN_IOD_RX[1]),
	.EN(N_374_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:210
  SLE \bclk_igear_rx_reg[2]  (
	.Q(bclk_igear_rx_reg_Z[2]),
	.ADn(VCC),
	.ALn(DB_OUT),
	.CLK(PF_IOD_TX_CCC_C0_0_TX_CLK_G),
	.D(PF_IOD_TX_CCC_C0_0_IOD_TX_CLKS_CLK_ALIGN_IOD_RX[2]),
	.EN(N_374_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:210
  SLE \bclk_igear_rx_reg[3]  (
	.Q(bclk_igear_rx_reg_Z[3]),
	.ADn(VCC),
	.ALn(DB_OUT),
	.CLK(PF_IOD_TX_CCC_C0_0_TX_CLK_G),
	.D(PF_IOD_TX_CCC_C0_0_IOD_TX_CLKS_CLK_ALIGN_IOD_RX[3]),
	.EN(N_374_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:269
  SLE \reset_cycle_count[0]  (
	.Q(reset_cycle_count_Z[0]),
	.ADn(VCC),
	.ALn(DB_OUT),
	.CLK(PF_IOD_TX_CCC_C0_0_TX_CLK_G),
	.D(N_53_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:269
  SLE \reset_cycle_count[1]  (
	.Q(reset_cycle_count_Z[1]),
	.ADn(VCC),
	.ALn(DB_OUT),
	.CLK(PF_IOD_TX_CCC_C0_0_TX_CLK_G),
	.D(N_51_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:269
  SLE \reset_cycle_count[2]  (
	.Q(reset_cycle_count_Z[2]),
	.ADn(VCC),
	.ALn(DB_OUT),
	.CLK(PF_IOD_TX_CCC_C0_0_TX_CLK_G),
	.D(N_49_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:314
  SLE \current_state[3]  (
	.Q(current_state_Z[3]),
	.ADn(VCC),
	.ALn(DB_OUT),
	.CLK(PF_IOD_TX_CCC_C0_0_TX_CLK_G),
	.D(current_state_Z[2]),
	.EN(N_315_i_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:314
  SLE \current_state[4]  (
	.Q(current_state_Z[4]),
	.ADn(VCC),
	.ALn(DB_OUT),
	.CLK(PF_IOD_TX_CCC_C0_0_TX_CLK_G),
	.D(N_59_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:314
  SLE \current_state[5]  (
	.Q(current_state_Z[5]),
	.ADn(VCC),
	.ALn(DB_OUT),
	.CLK(PF_IOD_TX_CCC_C0_0_TX_CLK_G),
	.D(current_state_ns[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:314
  SLE \current_state[6]  (
	.Q(current_state_Z[6]),
	.ADn(VCC),
	.ALn(DB_OUT),
	.CLK(PF_IOD_TX_CCC_C0_0_TX_CLK_G),
	.D(N_64),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:314
  SLE \current_state[7]  (
	.Q(current_state_0),
	.ADn(VCC),
	.ALn(DB_OUT),
	.CLK(PF_IOD_TX_CCC_C0_0_TX_CLK_G),
	.D(current_state_ns[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:314
  SLE \current_state[8]  (
	.Q(current_state_Z[8]),
	.ADn(VCC),
	.ALn(DB_OUT),
	.CLK(PF_IOD_TX_CCC_C0_0_TX_CLK_G),
	.D(N_38_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:314
  SLE \current_state[9]  (
	.Q(current_state_Z[9]),
	.ADn(VCC),
	.ALn(DB_OUT),
	.CLK(PF_IOD_TX_CCC_C0_0_TX_CLK_G),
	.D(current_state_ns[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:314
  SLE \current_state[10]  (
	.Q(current_state_Z[10]),
	.ADn(VCC),
	.ALn(DB_OUT),
	.CLK(PF_IOD_TX_CCC_C0_0_TX_CLK_G),
	.D(N_281_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:314
  SLE \current_state[11]  (
	.Q(current_state_Z[11]),
	.ADn(VCC),
	.ALn(DB_OUT),
	.CLK(PF_IOD_TX_CCC_C0_0_TX_CLK_G),
	.D(N_41_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:314
  SLE \current_state[12]  (
	.Q(current_state_Z[12]),
	.ADn(VCC),
	.ALn(DB_OUT),
	.CLK(PF_IOD_TX_CCC_C0_0_TX_CLK_G),
	.D(N_284_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:314
  SLE \current_state[13]  (
	.Q(current_state_Z[13]),
	.ADn(VCC),
	.ALn(DB_OUT),
	.CLK(PF_IOD_TX_CCC_C0_0_TX_CLK_G),
	.D(current_state_ns[13]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:314
  SLE \current_state[14]  (
	.Q(current_state_Z[14]),
	.ADn(VCC),
	.ALn(DB_OUT),
	.CLK(PF_IOD_TX_CCC_C0_0_TX_CLK_G),
	.D(N_287_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:314
  SLE \current_state[15]  (
	.Q(current_state_Z[15]),
	.ADn(VCC),
	.ALn(DB_OUT),
	.CLK(PF_IOD_TX_CCC_C0_0_TX_CLK_G),
	.D(current_state_ns[15]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:314
  SLE \current_state[0]  (
	.Q(current_state_Z[0]),
	.ADn(GND),
	.ALn(DB_OUT),
	.CLK(PF_IOD_TX_CCC_C0_0_TX_CLK_G),
	.D(current_state_ns[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:314
  SLE \current_state[1]  (
	.Q(current_state_Z[1]),
	.ADn(VCC),
	.ALn(DB_OUT),
	.CLK(PF_IOD_TX_CCC_C0_0_TX_CLK_G),
	.D(current_state_ns[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:314
  SLE \current_state[2]  (
	.Q(current_state_Z[2]),
	.ADn(VCC),
	.ALn(DB_OUT),
	.CLK(PF_IOD_TX_CCC_C0_0_TX_CLK_G),
	.D(N_354_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:210
  SLE transition_detected (
	.Q(transition_detected_Z),
	.ADn(VCC),
	.ALn(DB_OUT),
	.CLK(PF_IOD_TX_CCC_C0_0_TX_CLK_G),
	.D(transition_detected_3),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:179
  SLE \transition_check_counter[0]  (
	.Q(transition_check_counter_Z[0]),
	.ADn(GND),
	.ALn(DB_OUT),
	.CLK(PF_IOD_TX_CCC_C0_0_TX_CLK_G),
	.D(transition_check_counter_s[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:179
  SLE \transition_check_counter[1]  (
	.Q(transition_check_counter_Z[1]),
	.ADn(GND),
	.ALn(DB_OUT),
	.CLK(PF_IOD_TX_CCC_C0_0_TX_CLK_G),
	.D(transition_check_counter_s[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:179
  SLE \transition_check_counter[2]  (
	.Q(transition_check_counter_Z[2]),
	.ADn(GND),
	.ALn(DB_OUT),
	.CLK(PF_IOD_TX_CCC_C0_0_TX_CLK_G),
	.D(transition_check_counter_s[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:179
  SLE \transition_check_counter[3]  (
	.Q(transition_check_counter_Z[3]),
	.ADn(GND),
	.ALn(DB_OUT),
	.CLK(PF_IOD_TX_CCC_C0_0_TX_CLK_G),
	.D(transition_check_counter_s[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:179
  SLE \transition_check_counter[4]  (
	.Q(transition_check_counter_Z[4]),
	.ADn(GND),
	.ALn(DB_OUT),
	.CLK(PF_IOD_TX_CCC_C0_0_TX_CLK_G),
	.D(transition_check_counter_s[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:179
  SLE \transition_check_counter[5]  (
	.Q(transition_check_counter_Z[5]),
	.ADn(GND),
	.ALn(DB_OUT),
	.CLK(PF_IOD_TX_CCC_C0_0_TX_CLK_G),
	.D(transition_check_counter_s[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:179
  SLE \transition_check_counter[6]  (
	.Q(transition_check_counter_Z[6]),
	.ADn(GND),
	.ALn(DB_OUT),
	.CLK(PF_IOD_TX_CCC_C0_0_TX_CLK_G),
	.D(transition_check_counter_s[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:179
  SLE \transition_check_counter[7]  (
	.Q(transition_check_counter_Z[7]),
	.ADn(GND),
	.ALn(DB_OUT),
	.CLK(PF_IOD_TX_CCC_C0_0_TX_CLK_G),
	.D(transition_check_counter_s[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:179
  SLE \transition_check_counter[8]  (
	.Q(transition_check_counter_Z[8]),
	.ADn(GND),
	.ALn(DB_OUT),
	.CLK(PF_IOD_TX_CCC_C0_0_TX_CLK_G),
	.D(transition_check_counter_s[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:179
  SLE \transition_check_counter[9]  (
	.Q(transition_check_counter_Z[9]),
	.ADn(GND),
	.ALn(DB_OUT),
	.CLK(PF_IOD_TX_CCC_C0_0_TX_CLK_G),
	.D(transition_check_counter_s_Z[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:251
  SLE \vcophsel_bclk[0]  (
	.Q(vcophsel_bclk_Z[0]),
	.ADn(VCC),
	.ALn(DB_OUT),
	.CLK(PF_IOD_TX_CCC_C0_0_TX_CLK_G),
	.D(vcophsel_bclk_s[0]),
	.EN(N_126_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:251
  SLE \vcophsel_bclk[1]  (
	.Q(vcophsel_bclk_Z[1]),
	.ADn(VCC),
	.ALn(DB_OUT),
	.CLK(PF_IOD_TX_CCC_C0_0_TX_CLK_G),
	.D(vcophsel_bclk_s[1]),
	.EN(N_126_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:251
  SLE \vcophsel_bclk[2]  (
	.Q(vcophsel_bclk_Z[2]),
	.ADn(VCC),
	.ALn(DB_OUT),
	.CLK(PF_IOD_TX_CCC_C0_0_TX_CLK_G),
	.D(vcophsel_bclk_s[2]),
	.EN(N_126_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:251
  SLE \vcophsel_bclk[3]  (
	.Q(vcophsel_bclk_Z[3]),
	.ADn(VCC),
	.ALn(DB_OUT),
	.CLK(PF_IOD_TX_CCC_C0_0_TX_CLK_G),
	.D(vcophsel_bclk_s[3]),
	.EN(N_126_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:251
  SLE \vcophsel_bclk[4]  (
	.Q(vcophsel_bclk_Z[4]),
	.ADn(VCC),
	.ALn(DB_OUT),
	.CLK(PF_IOD_TX_CCC_C0_0_TX_CLK_G),
	.D(vcophsel_bclk_s[4]),
	.EN(N_126_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:251
  SLE \vcophsel_bclk[5]  (
	.Q(vcophsel_bclk_Z[5]),
	.ADn(VCC),
	.ALn(DB_OUT),
	.CLK(PF_IOD_TX_CCC_C0_0_TX_CLK_G),
	.D(vcophsel_bclk_s[5]),
	.EN(N_126_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:251
  SLE \vcophsel_bclk[6]  (
	.Q(vcophsel_bclk_Z[6]),
	.ADn(VCC),
	.ALn(DB_OUT),
	.CLK(PF_IOD_TX_CCC_C0_0_TX_CLK_G),
	.D(vcophsel_bclk_s[6]),
	.EN(N_126_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:179
  ARI1 \transition_check_counter_cry_cy[0]  (
	.FCO(transition_check_counter_cry_cy),
	.S(transition_check_counter_cry_cy_S[0]),
	.Y(transition_check_counter_cry_cy_Y[0]),
	.B(current_state_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam \transition_check_counter_cry_cy[0] .INIT=20'h45500;
// @21:179
  ARI1 \transition_check_counter_cry[0]  (
	.FCO(transition_check_counter_cry_Z[0]),
	.S(transition_check_counter_s[0]),
	.Y(transition_check_counter_cry_Y[0]),
	.B(current_state_Z[5]),
	.C(transition_check_counter_Z[0]),
	.D(GND),
	.A(VCC),
	.FCI(transition_check_counter_cry_cy)
);
defparam \transition_check_counter_cry[0] .INIT=20'h62200;
// @21:179
  ARI1 \transition_check_counter_cry[1]  (
	.FCO(transition_check_counter_cry_Z[1]),
	.S(transition_check_counter_s[1]),
	.Y(transition_check_counter_cry_Y[1]),
	.B(current_state_Z[5]),
	.C(transition_check_counter_Z[1]),
	.D(GND),
	.A(VCC),
	.FCI(transition_check_counter_cry_Z[0])
);
defparam \transition_check_counter_cry[1] .INIT=20'h62200;
// @21:179
  ARI1 \transition_check_counter_cry[2]  (
	.FCO(transition_check_counter_cry_Z[2]),
	.S(transition_check_counter_s[2]),
	.Y(transition_check_counter_cry_Y[2]),
	.B(current_state_Z[5]),
	.C(transition_check_counter_Z[2]),
	.D(GND),
	.A(VCC),
	.FCI(transition_check_counter_cry_Z[1])
);
defparam \transition_check_counter_cry[2] .INIT=20'h62200;
// @21:179
  ARI1 \transition_check_counter_cry[3]  (
	.FCO(transition_check_counter_cry_Z[3]),
	.S(transition_check_counter_s[3]),
	.Y(transition_check_counter_cry_Y[3]),
	.B(current_state_Z[5]),
	.C(transition_check_counter_Z[3]),
	.D(GND),
	.A(VCC),
	.FCI(transition_check_counter_cry_Z[2])
);
defparam \transition_check_counter_cry[3] .INIT=20'h62200;
// @21:179
  ARI1 \transition_check_counter_cry[4]  (
	.FCO(transition_check_counter_cry_Z[4]),
	.S(transition_check_counter_s[4]),
	.Y(transition_check_counter_cry_Y[4]),
	.B(current_state_Z[5]),
	.C(transition_check_counter_Z[4]),
	.D(GND),
	.A(VCC),
	.FCI(transition_check_counter_cry_Z[3])
);
defparam \transition_check_counter_cry[4] .INIT=20'h62200;
// @21:179
  ARI1 \transition_check_counter_cry[5]  (
	.FCO(transition_check_counter_cry_Z[5]),
	.S(transition_check_counter_s[5]),
	.Y(transition_check_counter_cry_Y[5]),
	.B(current_state_Z[5]),
	.C(transition_check_counter_Z[5]),
	.D(GND),
	.A(VCC),
	.FCI(transition_check_counter_cry_Z[4])
);
defparam \transition_check_counter_cry[5] .INIT=20'h62200;
// @21:179
  ARI1 \transition_check_counter_cry[6]  (
	.FCO(transition_check_counter_cry_Z[6]),
	.S(transition_check_counter_s[6]),
	.Y(transition_check_counter_cry_Y[6]),
	.B(current_state_Z[5]),
	.C(transition_check_counter_Z[6]),
	.D(GND),
	.A(VCC),
	.FCI(transition_check_counter_cry_Z[5])
);
defparam \transition_check_counter_cry[6] .INIT=20'h62200;
// @21:179
  ARI1 \transition_check_counter_cry[7]  (
	.FCO(transition_check_counter_cry_Z[7]),
	.S(transition_check_counter_s[7]),
	.Y(transition_check_counter_cry_Y[7]),
	.B(current_state_Z[5]),
	.C(transition_check_counter_Z[7]),
	.D(GND),
	.A(VCC),
	.FCI(transition_check_counter_cry_Z[6])
);
defparam \transition_check_counter_cry[7] .INIT=20'h62200;
// @21:179
  ARI1 \transition_check_counter_s[9]  (
	.FCO(transition_check_counter_s_FCO[9]),
	.S(transition_check_counter_s_Z[9]),
	.Y(transition_check_counter_s_Y[9]),
	.B(current_state_Z[5]),
	.C(transition_check_counter_Z[9]),
	.D(GND),
	.A(VCC),
	.FCI(transition_check_counter_cry_Z[8])
);
defparam \transition_check_counter_s[9] .INIT=20'h42200;
// @21:179
  ARI1 \transition_check_counter_cry[8]  (
	.FCO(transition_check_counter_cry_Z[8]),
	.S(transition_check_counter_s[8]),
	.Y(transition_check_counter_cry_Y[8]),
	.B(current_state_Z[5]),
	.C(transition_check_counter_Z[8]),
	.D(GND),
	.A(VCC),
	.FCI(transition_check_counter_cry_Z[7])
);
defparam \transition_check_counter_cry[8] .INIT=20'h62200;
// @21:316
  ARI1 \current_state_RNI00O7[1]  (
	.FCO(vcophsel_bclk_cry_cy),
	.S(current_state_RNI00O7_S[1]),
	.Y(current_state_RNI00O7_Y_0),
	.B(current_state_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam \current_state_RNI00O7[1] .INIT=20'h45500;
// @21:316
  ARI1 \vcophsel_bclk_RNIRNHR[0]  (
	.FCO(vcophsel_bclk_cry[0]),
	.S(vcophsel_bclk_s[0]),
	.Y(vcophsel_bclk_RNIRNHR_Y[0]),
	.B(current_state_Z[1]),
	.C(vcophsel_bclk_Z[0]),
	.D(GND),
	.A(VCC),
	.FCI(vcophsel_bclk_cry_cy)
);
defparam \vcophsel_bclk_RNIRNHR[0] .INIT=20'h44400;
// @21:316
  ARI1 \vcophsel_bclk_RNINGBF1[1]  (
	.FCO(vcophsel_bclk_cry[1]),
	.S(vcophsel_bclk_s[1]),
	.Y(vcophsel_bclk_RNINGBF1_Y[1]),
	.B(current_state_Z[1]),
	.C(vcophsel_bclk_Z[1]),
	.D(GND),
	.A(VCC),
	.FCI(vcophsel_bclk_cry[0])
);
defparam \vcophsel_bclk_RNINGBF1[1] .INIT=20'h44400;
// @21:316
  ARI1 \vcophsel_bclk_RNIKA532[2]  (
	.FCO(vcophsel_bclk_cry[2]),
	.S(vcophsel_bclk_s[2]),
	.Y(vcophsel_bclk_RNIKA532_Y[2]),
	.B(current_state_Z[1]),
	.C(vcophsel_bclk_Z[2]),
	.D(GND),
	.A(VCC),
	.FCI(vcophsel_bclk_cry[1])
);
defparam \vcophsel_bclk_RNIKA532[2] .INIT=20'h44400;
// @21:316
  ARI1 \vcophsel_bclk_RNII5VM2[3]  (
	.FCO(vcophsel_bclk_cry[3]),
	.S(vcophsel_bclk_s[3]),
	.Y(vcophsel_bclk_RNII5VM2_Y[3]),
	.B(current_state_Z[1]),
	.C(vcophsel_bclk_Z[3]),
	.D(GND),
	.A(VCC),
	.FCI(vcophsel_bclk_cry[2])
);
defparam \vcophsel_bclk_RNII5VM2[3] .INIT=20'h44400;
// @21:316
  ARI1 \vcophsel_bclk_RNIH1PA3[4]  (
	.FCO(vcophsel_bclk_cry[4]),
	.S(vcophsel_bclk_s[4]),
	.Y(vcophsel_bclk_RNIH1PA3_Y[4]),
	.B(current_state_Z[1]),
	.C(vcophsel_bclk_Z[4]),
	.D(GND),
	.A(VCC),
	.FCI(vcophsel_bclk_cry[3])
);
defparam \vcophsel_bclk_RNIH1PA3[4] .INIT=20'h44400;
// @21:316
  ARI1 \vcophsel_bclk_RNO[6]  (
	.FCO(vcophsel_bclk_RNO_FCO[6]),
	.S(vcophsel_bclk_s[6]),
	.Y(vcophsel_bclk_RNO_Y[6]),
	.B(current_state_Z[1]),
	.C(vcophsel_bclk_Z[6]),
	.D(GND),
	.A(VCC),
	.FCI(vcophsel_bclk_cry[5])
);
defparam \vcophsel_bclk_RNO[6] .INIT=20'h44400;
// @21:316
  ARI1 \vcophsel_bclk_RNIHUIU3[5]  (
	.FCO(vcophsel_bclk_cry[5]),
	.S(vcophsel_bclk_s[5]),
	.Y(vcophsel_bclk_RNIHUIU3_Y[5]),
	.B(current_state_Z[1]),
	.C(vcophsel_bclk_Z[5]),
	.D(GND),
	.A(VCC),
	.FCI(vcophsel_bclk_cry[4])
);
defparam \vcophsel_bclk_RNIHUIU3[5] .INIT=20'h44400;
// @21:314
  CFG4 \current_state_RNO[14]  (
	.A(current_state_Z[13]),
	.B(current_state_Z[14]),
	.C(dly_cnt_Z[4]),
	.D(N_69),
	.Y(N_287_i)
);
defparam \current_state_RNO[14] .INIT=16'hEEE2;
// @21:314
  CFG3 \current_state_ns_a2_0_a2[1]  (
	.A(current_state_Z[12]),
	.B(dly_cnt_Z[4]),
	.C(N_69),
	.Y(current_state_ns[1])
);
defparam \current_state_ns_a2_0_a2[1] .INIT=8'h02;
// @21:314
  CFG4 \current_state_RNO[2]  (
	.A(current_state_Z[2]),
	.B(dly_cnt_Z[4]),
	.C(N_126_i),
	.D(N_69),
	.Y(N_354_i)
);
defparam \current_state_RNO[2] .INIT=16'hFAF8;
// @21:314
  CFG4 \current_state_RNO[12]  (
	.A(current_state_Z[12]),
	.B(current_state_Z[11]),
	.C(N_69),
	.D(dly_cnt_Z[4]),
	.Y(N_284_i)
);
defparam \current_state_RNO[12] .INIT=16'hEEEC;
// @21:314
  CFG4 \current_state_RNO[10]  (
	.A(current_state_Z[10]),
	.B(current_state_Z[9]),
	.C(dly_cnt_Z[4]),
	.D(N_69),
	.Y(N_281_i)
);
defparam \current_state_RNO[10] .INIT=16'hEEEC;
// @21:314
  CFG3 \current_state_ns_i_0_a2_0[14]  (
	.A(current_state_Z[14]),
	.B(dly_cnt_Z[4]),
	.C(N_69),
	.Y(current_state_ns[15])
);
defparam \current_state_ns_i_0_a2_0[14] .INIT=8'h02;
// @21:290
  CFG4 \current_state_RNI6LRI2[9]  (
	.A(current_state_Z[4]),
	.B(current_state_Z[9]),
	.C(N_315_i_0),
	.D(N_62_i),
	.Y(N_97_i)
);
defparam \current_state_RNI6LRI2[9] .INIT=16'hEFFF;
// @33:223
  CFG3 \current_state_RNIFOTE1[9]  (
	.A(current_state_Z[4]),
	.B(N_62_i),
	.C(current_state_Z[9]),
	.Y(N_144)
);
defparam \current_state_RNIFOTE1[9] .INIT=8'h04;
// @21:314
  CFG4 \dly_cnt_RNIARNS[3]  (
	.A(dly_cnt_Z[3]),
	.B(dly_cnt_Z[2]),
	.C(dly_cnt_Z[1]),
	.D(dly_cnt_Z[0]),
	.Y(N_69)
);
defparam \dly_cnt_RNIARNS[3] .INIT=16'hFFFE;
// @21:170
  CFG2 reset_lane_i_a3_i_o2 (
	.A(N_62_i),
	.B(current_state_Z[9]),
	.Y(N_81)
);
defparam reset_lane_i_a3_i_o2.INIT=4'hD;
// @21:241
  CFG2 \rotate_count_RNO[0]  (
	.A(current_state_Z[8]),
	.B(next_state43_0),
	.Y(N_77_i)
);
defparam \rotate_count_RNO[0] .INIT=4'h6;
// @21:165
  CFG2 vcophsel_bclk90_sel_0_a2_0_a2 (
	.A(current_state_Z[0]),
	.B(current_state_0),
	.Y(COREBCLKSCLKALIGN_0_PLL_VCOPHSEL_BCLK_SEL)
);
defparam vcophsel_bclk90_sel_0_a2_0_a2.INIT=4'h1;
// @33:223
  CFG2 \current_state_RNI33GF[4]  (
	.A(current_state_Z[1]),
	.B(current_state_Z[4]),
	.Y(N_126_i)
);
defparam \current_state_RNI33GF[4] .INIT=4'hE;
// @21:232
  CFG4 \register_rx.un4_transition_detected_1  (
	.A(bclk_igear_rx_reg_Z[3]),
	.B(bclk_igear_rx_reg_Z[2]),
	.C(PF_IOD_TX_CCC_C0_0_IOD_TX_CLKS_CLK_ALIGN_IOD_RX[3]),
	.D(PF_IOD_TX_CCC_C0_0_IOD_TX_CLKS_CLK_ALIGN_IOD_RX[2]),
	.Y(un4_transition_detected_1)
);
defparam \register_rx.un4_transition_detected_1 .INIT=16'h7BDE;
// @21:232
  CFG4 \register_rx.un4_transition_detected_0  (
	.A(bclk_igear_rx_reg_Z[1]),
	.B(bclk_igear_rx_reg_Z[0]),
	.C(PF_IOD_TX_CCC_C0_0_IOD_TX_CLKS_CLK_ALIGN_IOD_RX[1]),
	.D(PF_IOD_TX_CCC_C0_0_IOD_TX_CLKS_CLK_ALIGN_IOD_RX[0]),
	.Y(un4_transition_detected_0)
);
defparam \register_rx.un4_transition_detected_0 .INIT=16'h7BDE;
// @21:314
  CFG4 \current_state_ns_a2_0_a2_5[0]  (
	.A(current_state_Z[14]),
	.B(current_state_Z[12]),
	.C(current_state_Z[10]),
	.D(current_state_Z[6]),
	.Y(current_state_ns_a2_0_a2_5_Z[0])
);
defparam \current_state_ns_a2_0_a2_5[0] .INIT=16'h0001;
// @21:314
  CFG3 \current_state_ns_a2_0_a2_3[0]  (
	.A(current_state_Z[15]),
	.B(PLL_LOCK_0),
	.C(current_state_Z[3]),
	.Y(current_state_ns_a2_0_a2_3_Z[0])
);
defparam \current_state_ns_a2_0_a2_3[0] .INIT=8'h01;
// @21:314
  CFG4 \current_state_ns_a2_1_6[4]  (
	.A(transition_check_counter_Z[3]),
	.B(transition_check_counter_Z[2]),
	.C(transition_check_counter_Z[1]),
	.D(transition_check_counter_Z[0]),
	.Y(current_state_ns_a2_1_6_Z[4])
);
defparam \current_state_ns_a2_1_6[4] .INIT=16'h0001;
// @21:314
  CFG4 \current_state_ns_a2_1_5[4]  (
	.A(transition_check_counter_Z[9]),
	.B(transition_check_counter_Z[8]),
	.C(transition_check_counter_Z[5]),
	.D(transition_check_counter_Z[4]),
	.Y(current_state_ns_a2_1_5_Z[4])
);
defparam \current_state_ns_a2_1_5[4] .INIT=16'h0001;
// @21:381
  CFG4 un1_vcophsel_bclk_1_4 (
	.A(vcophsel_bclk_Z[5]),
	.B(vcophsel_bclk_Z[4]),
	.C(vcophsel_bclk_Z[3]),
	.D(vcophsel_bclk_Z[2]),
	.Y(un1_vcophsel_bclk_1_4_Z)
);
defparam un1_vcophsel_bclk_1_4.INIT=16'h0010;
// @21:314
  CFG4 \current_state_ns_a2_0_a2_0[13]  (
	.A(reset_cycle_count_Z[3]),
	.B(reset_cycle_count_Z[2]),
	.C(reset_cycle_count_Z[1]),
	.D(reset_cycle_count_Z[0]),
	.Y(N_145)
);
defparam \current_state_ns_a2_0_a2_0[13] .INIT=16'h0002;
// @21:232
  CFG4 \register_rx.un8_transition_detected  (
	.A(PF_IOD_TX_CCC_C0_0_IOD_TX_CLKS_CLK_ALIGN_IOD_RX[1]),
	.B(PF_IOD_TX_CCC_C0_0_IOD_TX_CLKS_CLK_ALIGN_IOD_RX[0]),
	.C(PF_IOD_TX_CCC_C0_0_IOD_TX_CLKS_CLK_ALIGN_IOD_RX[3]),
	.D(PF_IOD_TX_CCC_C0_0_IOD_TX_CLKS_CLK_ALIGN_IOD_RX[2]),
	.Y(un8_transition_detected)
);
defparam \register_rx.un8_transition_detected .INIT=16'hFFFE;
// @21:232
  CFG4 \register_rx.un10_transition_detected  (
	.A(bclk_igear_rx_reg_Z[3]),
	.B(bclk_igear_rx_reg_Z[2]),
	.C(bclk_igear_rx_reg_Z[1]),
	.D(bclk_igear_rx_reg_Z[0]),
	.Y(un10_transition_detected)
);
defparam \register_rx.un10_transition_detected .INIT=16'hFFFE;
// @21:290
  CFG3 dly_cnt_n2_i_o2_0 (
	.A(dly_cnt_Z[2]),
	.B(dly_cnt_Z[1]),
	.C(dly_cnt_Z[0]),
	.Y(N_68)
);
defparam dly_cnt_n2_i_o2_0.INIT=8'hFE;
// @21:271
  CFG3 \reset_cycle_counter.reset_cycle_count_5_i_o2[2]  (
	.A(reset_cycle_count_Z[1]),
	.B(reset_cycle_count_Z[0]),
	.C(current_state_Z[4]),
	.Y(N_72)
);
defparam \reset_cycle_counter.reset_cycle_count_5_i_o2[2] .INIT=8'h7F;
// @32:57
  CFG2 \current_state_RNIAAGF[8]  (
	.A(current_state_Z[4]),
	.B(current_state_Z[8]),
	.Y(N_386_i)
);
defparam \current_state_RNIAAGF[8] .INIT=4'hE;
// @21:314
  CFG2 \current_state_RNO[11]  (
	.A(current_state_Z[0]),
	.B(PLL_LOCK_0),
	.Y(N_41_i)
);
defparam \current_state_RNO[11] .INIT=4'h8;
// @21:292
  CFG2 \current_state_RNI4DDV[11]  (
	.A(current_state_Z[11]),
	.B(current_state_Z[13]),
	.Y(N_62_i)
);
defparam \current_state_RNI4DDV[11] .INIT=4'h1;
// @21:381
  CFG4 un1_vcophsel_bclk_1 (
	.A(vcophsel_bclk_Z[6]),
	.B(vcophsel_bclk_Z[1]),
	.C(vcophsel_bclk_Z[0]),
	.D(un1_vcophsel_bclk_1_4_Z),
	.Y(un1_vcophsel_bclk_1_Z)
);
defparam un1_vcophsel_bclk_1.INIT=16'h0200;
// @21:314
  CFG4 \current_state_ns_a2_0_a2[9]  (
	.A(next_state43_1),
	.B(next_state43_0),
	.C(rotate_count_Z[2]),
	.D(current_state_Z[6]),
	.Y(current_state_ns[9])
);
defparam \current_state_ns_a2_0_a2[9] .INIT=16'h1000;
// @21:210
  CFG3 \current_state_RNIPT6V[15]  (
	.A(current_state_Z[15]),
	.B(current_state_Z[1]),
	.C(current_state_Z[5]),
	.Y(N_374_i)
);
defparam \current_state_RNIPT6V[15] .INIT=8'hFE;
// @21:210
  CFG3 \rotate_count_RNO[1]  (
	.A(next_state43_1),
	.B(next_state43_0),
	.C(current_state_Z[8]),
	.Y(N_78_i_i)
);
defparam \rotate_count_RNO[1] .INIT=8'h6A;
// @21:314
  CFG4 \current_state_ns_a2_0_a2_7[0]  (
	.A(current_state_Z[5]),
	.B(current_state_Z[8]),
	.C(current_state_ns_a2_0_a2_5_Z[0]),
	.D(current_state_ns_a2_0_a2_3_Z[0]),
	.Y(current_state_ns_a2_0_a2_7_Z[0])
);
defparam \current_state_ns_a2_0_a2_7[0] .INIT=16'h1000;
// @21:212
  CFG4 \register_rx.transition_detected_3  (
	.A(un8_transition_detected),
	.B(un10_transition_detected),
	.C(un4_transition_detected_1),
	.D(un4_transition_detected_0),
	.Y(transition_detected_3)
);
defparam \register_rx.transition_detected_3 .INIT=16'h8880;
// @21:241
  CFG4 \rotate_count_RNO[2]  (
	.A(rotate_count_Z[2]),
	.B(next_state43_1),
	.C(next_state43_0),
	.D(current_state_Z[8]),
	.Y(rotate_count_4[2])
);
defparam \rotate_count_RNO[2] .INIT=16'h6AAA;
// @21:290
  CFG4 dly_cnt_n2_i (
	.A(dly_cnt_Z[2]),
	.B(dly_cnt_Z[1]),
	.C(dly_cnt_Z[0]),
	.D(N_144),
	.Y(N_23)
);
defparam dly_cnt_n2_i.INIT=16'hA9FF;
// @21:314
  CFG4 \current_state_ns_a2_1[4]  (
	.A(transition_check_counter_Z[7]),
	.B(transition_check_counter_Z[6]),
	.C(current_state_ns_a2_1_6_Z[4]),
	.D(current_state_ns_a2_1_5_Z[4]),
	.Y(N_212)
);
defparam \current_state_ns_a2_1[4] .INIT=16'h1000;
// @21:314
  CFG2 \dly_cnt_RNINST31[4]  (
	.A(N_69),
	.B(dly_cnt_Z[4]),
	.Y(N_315_i_0)
);
defparam \dly_cnt_RNINST31[4] .INIT=4'h1;
// @21:271
  CFG3 un1_rst_clk_align_trng_1_0_0 (
	.A(current_state_Z[4]),
	.B(current_state_Z[1]),
	.C(N_145),
	.Y(un1_rst_clk_align_trng_1_0_0_Z)
);
defparam un1_rst_clk_align_trng_1_0_0.INIT=8'hEC;
// @21:314
  CFG4 \current_state_RNO[8]  (
	.A(next_state43_1),
	.B(next_state43_0),
	.C(rotate_count_Z[2]),
	.D(current_state_Z[6]),
	.Y(N_38_i)
);
defparam \current_state_RNO[8] .INIT=16'hEF00;
// @21:269
  CFG3 \reset_cycle_count_RNO[0]  (
	.A(reset_cycle_count_Z[0]),
	.B(current_state_Z[4]),
	.C(un1_rst_clk_align_trng_1_0_0_Z),
	.Y(N_53_i)
);
defparam \reset_cycle_count_RNO[0] .INIT=8'h06;
// @21:290
  CFG4 \dly_cnt_RNO[1]  (
	.A(dly_cnt_Z[1]),
	.B(dly_cnt_Z[0]),
	.C(N_62_i),
	.D(N_144),
	.Y(N_85_i)
);
defparam \dly_cnt_RNO[1] .INIT=16'h990F;
// @21:290
  CFG3 \dly_cnt_RNO[0]  (
	.A(dly_cnt_Z[0]),
	.B(N_62_i),
	.C(N_144),
	.Y(N_82_i)
);
defparam \dly_cnt_RNO[0] .INIT=8'h53;
// @21:314
  CFG3 \current_state_ns_0_o2[5]  (
	.A(transition_detected_Z),
	.B(current_state_Z[5]),
	.C(un1_vcophsel_bclk_1_Z),
	.Y(N_76)
);
defparam \current_state_ns_0_o2[5] .INIT=8'hFB;
// @21:269
  CFG4 \reset_cycle_count_RNO[1]  (
	.A(reset_cycle_count_Z[1]),
	.B(reset_cycle_count_Z[0]),
	.C(current_state_Z[4]),
	.D(un1_rst_clk_align_trng_1_0_0_Z),
	.Y(N_51_i)
);
defparam \reset_cycle_count_RNO[1] .INIT=16'h006A;
// @21:290
  CFG4 \dly_cnt_RNO[3]  (
	.A(N_62_i),
	.B(dly_cnt_Z[3]),
	.C(N_144),
	.D(N_68),
	.Y(N_88_i)
);
defparam \dly_cnt_RNO[3] .INIT=16'hC535;
// @21:314
  CFG4 \current_state_ns_a2_0_a2[0]  (
	.A(current_state_ns_a2_0_a2_7_Z[0]),
	.B(N_81),
	.C(current_state_Z[2]),
	.D(N_126_i),
	.Y(current_state_ns[0])
);
defparam \current_state_ns_a2_0_a2[0] .INIT=16'h0002;
// @21:314
  CFG4 \current_state_ns_i_a2_i[6]  (
	.A(transition_detected_Z),
	.B(current_state_Z[8]),
	.C(current_state_Z[5]),
	.D(un1_vcophsel_bclk_1_Z),
	.Y(N_64)
);
defparam \current_state_ns_i_a2_i[6] .INIT=16'hFCEC;
// @21:314
  CFG4 \current_state_ns_0[7]  (
	.A(PLL_LOCK_0),
	.B(current_state_Z[10]),
	.C(current_state_0),
	.D(N_315_i_0),
	.Y(current_state_ns[7])
);
defparam \current_state_ns_0[7] .INIT=16'hECA0;
// @21:269
  CFG3 \reset_cycle_count_RNO[2]  (
	.A(un1_rst_clk_align_trng_1_0_0_Z),
	.B(reset_cycle_count_Z[2]),
	.C(N_72),
	.Y(N_49_i)
);
defparam \reset_cycle_count_RNO[2] .INIT=8'h41;
// @21:269
  CFG4 \reset_cycle_count_RNO[3]  (
	.A(reset_cycle_count_Z[2]),
	.B(reset_cycle_count_Z[3]),
	.C(un1_rst_clk_align_trng_1_0_0_Z),
	.D(N_72),
	.Y(N_47_i)
);
defparam \reset_cycle_count_RNO[3] .INIT=16'h0C06;
// @21:290
  CFG4 \dly_cnt_RNO[4]  (
	.A(N_62_i),
	.B(dly_cnt_Z[4]),
	.C(N_144),
	.D(N_69),
	.Y(N_91_i)
);
defparam \dly_cnt_RNO[4] .INIT=16'hC535;
// @21:314
  CFG4 \current_state_ns_0[5]  (
	.A(N_212),
	.B(current_state_Z[3]),
	.C(N_315_i_0),
	.D(N_76),
	.Y(current_state_ns[5])
);
defparam \current_state_ns_0[5] .INIT=16'hC0D5;
// @21:314
  CFG3 \current_state_ns_a2_0_a2[13]  (
	.A(N_212),
	.B(N_145),
	.C(N_76),
	.Y(current_state_ns[13])
);
defparam \current_state_ns_a2_0_a2[13] .INIT=8'h08;
// @21:314
  CFG4 \current_state_RNO[4]  (
	.A(current_state_Z[15]),
	.B(N_212),
	.C(N_145),
	.D(N_76),
	.Y(N_59_i)
);
defparam \current_state_RNO[4] .INIT=16'hAAAE;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* PLL_BCLKSCLKALIGN_Z5 */

module PF_IOD_TX_CCC_C0_TR_PF_IOD_TX_CCC_C0_TR_0_COREBCLKSCLKALIGN_Z4 (
  PF_IOD_TX_CCC_C0_0_IOD_TX_CLKS_CLK_ALIGN_IOD_RX,
  current_state_0,
  current_state_RNI00O7_Y_0,
  DB_OUT,
  PF_IOD_TX_CCC_C0_0_TX_CLK_G,
  N_81,
  COREBCLKSCLKALIGN_0_PLL_VCOPHSEL_BCLK_SEL,
  PLL_LOCK_0,
  N_386_i
)
;
input [3:0] PF_IOD_TX_CCC_C0_0_IOD_TX_CLKS_CLK_ALIGN_IOD_RX ;
output current_state_0 ;
output current_state_RNI00O7_Y_0 ;
input DB_OUT ;
input PF_IOD_TX_CCC_C0_0_TX_CLK_G ;
output N_81 ;
output COREBCLKSCLKALIGN_0_PLL_VCOPHSEL_BCLK_SEL ;
input PLL_LOCK_0 ;
output N_386_i ;
wire current_state_0 ;
wire current_state_RNI00O7_Y_0 ;
wire DB_OUT ;
wire PF_IOD_TX_CCC_C0_0_TX_CLK_G ;
wire N_81 ;
wire COREBCLKSCLKALIGN_0_PLL_VCOPHSEL_BCLK_SEL ;
wire PLL_LOCK_0 ;
wire N_386_i ;
wire GND ;
wire VCC ;
// @33:223
  PLL_BCLKSCLKALIGN_Z5 \genblk1.U_PLL_BCLKSCLKALIGN  (
	.current_state_RNI00O7_Y_0(current_state_RNI00O7_Y_0),
	.current_state_0(current_state_0),
	.PF_IOD_TX_CCC_C0_0_IOD_TX_CLKS_CLK_ALIGN_IOD_RX(PF_IOD_TX_CCC_C0_0_IOD_TX_CLKS_CLK_ALIGN_IOD_RX[3:0]),
	.N_386_i(N_386_i),
	.PLL_LOCK_0(PLL_LOCK_0),
	.COREBCLKSCLKALIGN_0_PLL_VCOPHSEL_BCLK_SEL(COREBCLKSCLKALIGN_0_PLL_VCOPHSEL_BCLK_SEL),
	.N_81(N_81),
	.PF_IOD_TX_CCC_C0_0_TX_CLK_G(PF_IOD_TX_CCC_C0_0_TX_CLK_G),
	.DB_OUT(DB_OUT)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* PF_IOD_TX_CCC_C0_TR_PF_IOD_TX_CCC_C0_TR_0_COREBCLKSCLKALIGN_Z4 */

module PF_IOD_TX_CCC_C0_TR (
  current_state_RNI00O7_Y_0,
  current_state_0,
  PF_IOD_TX_CCC_C0_0_IOD_TX_CLKS_CLK_ALIGN_IOD_RX,
  N_386_i,
  PLL_LOCK_0,
  COREBCLKSCLKALIGN_0_PLL_VCOPHSEL_BCLK_SEL,
  N_81,
  PF_IOD_TX_CCC_C0_0_TX_CLK_G,
  DB_OUT
)
;
output current_state_RNI00O7_Y_0 ;
output current_state_0 ;
input [3:0] PF_IOD_TX_CCC_C0_0_IOD_TX_CLKS_CLK_ALIGN_IOD_RX ;
output N_386_i ;
input PLL_LOCK_0 ;
output COREBCLKSCLKALIGN_0_PLL_VCOPHSEL_BCLK_SEL ;
output N_81 ;
input PF_IOD_TX_CCC_C0_0_TX_CLK_G ;
input DB_OUT ;
wire current_state_RNI00O7_Y_0 ;
wire current_state_0 ;
wire N_386_i ;
wire PLL_LOCK_0 ;
wire COREBCLKSCLKALIGN_0_PLL_VCOPHSEL_BCLK_SEL ;
wire N_81 ;
wire PF_IOD_TX_CCC_C0_0_TX_CLK_G ;
wire DB_OUT ;
wire GND ;
wire VCC ;
// @34:170
  PF_IOD_TX_CCC_C0_TR_PF_IOD_TX_CCC_C0_TR_0_COREBCLKSCLKALIGN_Z4 PF_IOD_TX_CCC_C0_TR_0 (
	.PF_IOD_TX_CCC_C0_0_IOD_TX_CLKS_CLK_ALIGN_IOD_RX(PF_IOD_TX_CCC_C0_0_IOD_TX_CLKS_CLK_ALIGN_IOD_RX[3:0]),
	.current_state_0(current_state_0),
	.current_state_RNI00O7_Y_0(current_state_RNI00O7_Y_0),
	.DB_OUT(DB_OUT),
	.PF_IOD_TX_CCC_C0_0_TX_CLK_G(PF_IOD_TX_CCC_C0_0_TX_CLK_G),
	.N_81(N_81),
	.COREBCLKSCLKALIGN_0_PLL_VCOPHSEL_BCLK_SEL(COREBCLKSCLKALIGN_0_PLL_VCOPHSEL_BCLK_SEL),
	.PLL_LOCK_0(PLL_LOCK_0),
	.N_386_i(N_386_i)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* PF_IOD_TX_CCC_C0_TR */

module PF_IOD_TX_CCC_C0_PF_CCC_0_PF_CCC (
  current_state_RNI00O7_Y_0,
  PF_CCC_C0_0_OUT0_FABCLK_0,
  COREBCLKSCLKALIGN_0_PLL_VCOPHSEL_BCLK_SEL,
  N_386_i,
  DB_OUT,
  PF_IOD_TX_CCC_C0_0_TX_CLK_G,
  PLL_LOCK_c_i,
  PLL_LOCK_0,
  PF_IOD_TX_CCC_C0_0_IOD_TX_CLKS_HS_IO_CLK_0,
  PF_IOD_TX_CCC_C0_0_IOD_TX_CLKS_HS_IO_CLK_90
)
;
input current_state_RNI00O7_Y_0 ;
input PF_CCC_C0_0_OUT0_FABCLK_0 ;
input COREBCLKSCLKALIGN_0_PLL_VCOPHSEL_BCLK_SEL ;
input N_386_i ;
input DB_OUT ;
output PF_IOD_TX_CCC_C0_0_TX_CLK_G ;
output PLL_LOCK_c_i ;
output PLL_LOCK_0 ;
output PF_IOD_TX_CCC_C0_0_IOD_TX_CLKS_HS_IO_CLK_0 ;
output PF_IOD_TX_CCC_C0_0_IOD_TX_CLKS_HS_IO_CLK_90 ;
wire current_state_RNI00O7_Y_0 ;
wire PF_CCC_C0_0_OUT0_FABCLK_0 ;
wire COREBCLKSCLKALIGN_0_PLL_VCOPHSEL_BCLK_SEL ;
wire N_386_i ;
wire DB_OUT ;
wire PF_IOD_TX_CCC_C0_0_TX_CLK_G ;
wire PLL_LOCK_c_i ;
wire PLL_LOCK_0 ;
wire PF_IOD_TX_CCC_C0_0_IOD_TX_CLKS_HS_IO_CLK_0 ;
wire PF_IOD_TX_CCC_C0_0_IOD_TX_CLKS_HS_IO_CLK_90 ;
wire [7:0] SSCG_WAVE_TABLE_ADDR;
wire [32:0] DRI_RDATA;
wire Y_4 ;
wire Y_5 ;
wire pll_inst_0_clkint_8 ;
wire pll_inst_0_hs_io_clk_3 ;
wire pll_inst_0_hs_io_clk_7 ;
wire VCC ;
wire GND ;
wire DELAY_LINE_OUT_OF_RANGE_1 ;
wire pll_inst_0_clkint_12 ;
wire DRI_INTERRUPT ;
  CLKINT hs_io_clk_7_RNIF7AB (
	.Y(PF_IOD_TX_CCC_C0_0_IOD_TX_CLKS_HS_IO_CLK_90),
	.A(Y_4)
);
  CLKINT hs_io_clk_3_RNIB7AB (
	.Y(PF_IOD_TX_CCC_C0_0_IOD_TX_CLKS_HS_IO_CLK_0),
	.A(Y_5)
);
  CFG1 pll_inst_0_RNI2EDF (
	.A(PLL_LOCK_0),
	.Y(PLL_LOCK_c_i)
);
defparam pll_inst_0_RNI2EDF.INIT=2'h1;
// @32:36
  CLKINT clkint_8 (
	.Y(PF_IOD_TX_CCC_C0_0_TX_CLK_G),
	.A(pll_inst_0_clkint_8)
);
// @32:89
  HS_IO_CLK hs_io_clk_3 (
	.A(pll_inst_0_hs_io_clk_3),
	.Y(Y_5)
);
// @32:87
  HS_IO_CLK hs_io_clk_7 (
	.A(pll_inst_0_hs_io_clk_7),
	.Y(Y_4)
);
// @32:57
  PLL pll_inst_0 (
	.POWERDOWN_N(DB_OUT),
	.OUT0_EN(VCC),
	.OUT1_EN(VCC),
	.OUT2_EN(VCC),
	.OUT3_EN(VCC),
	.REF_CLK_SEL(GND),
	.BYPASS_EN_N(VCC),
	.LOAD_PHASE_N(current_state_RNI00O7_Y_0),
	.SSCG_WAVE_TABLE({GND, GND, GND, GND, GND, GND, GND, GND}),
	.PHASE_DIRECTION(VCC),
	.PHASE_ROTATE(N_386_i),
	.PHASE_OUT0_SEL(COREBCLKSCLKALIGN_0_PLL_VCOPHSEL_BCLK_SEL),
	.PHASE_OUT1_SEL(COREBCLKSCLKALIGN_0_PLL_VCOPHSEL_BCLK_SEL),
	.PHASE_OUT2_SEL(GND),
	.PHASE_OUT3_SEL(GND),
	.DELAY_LINE_MOVE(GND),
	.DELAY_LINE_DIRECTION(GND),
	.DELAY_LINE_WIDE(GND),
	.DELAY_LINE_LOAD(VCC),
	.LOCK(PLL_LOCK_0),
	.SSCG_WAVE_TABLE_ADDR(SSCG_WAVE_TABLE_ADDR[7:0]),
	.DELAY_LINE_OUT_OF_RANGE(DELAY_LINE_OUT_OF_RANGE_1),
	.REFCLK_SYNC_EN(GND),
	.REF_CLK_0(PF_CCC_C0_0_OUT0_FABCLK_0),
	.REF_CLK_1(GND),
	.FB_CLK(GND),
	.OUT0(pll_inst_0_hs_io_clk_3),
	.OUT1(pll_inst_0_hs_io_clk_7),
	.OUT2(pll_inst_0_clkint_8),
	.OUT3(pll_inst_0_clkint_12),
	.DRI_CLK(GND),
	.DRI_CTRL({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.DRI_WDATA({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.DRI_ARST_N(VCC),
	.DRI_RDATA(DRI_RDATA[32:0]),
	.DRI_INTERRUPT(DRI_INTERRUPT)
);
defparam pll_inst_0.VCOFREQUENCY=2000;
defparam pll_inst_0.DELAY_LINE_SIMULATION_MODE="";
defparam pll_inst_0.DATA_RATE=0.0;
defparam pll_inst_0.FORMAL_NAME="";
defparam pll_inst_0.INTERFACE_NAME="";
defparam pll_inst_0.INTERFACE_LEVEL=32'h00000000;
defparam pll_inst_0.SOFTRESET=32'h00000000;
defparam pll_inst_0.SOFT_POWERDOWN_N=32'h00000001;
defparam pll_inst_0.RFDIV_EN=32'h00000001;
defparam pll_inst_0.OUT0_DIV_EN=32'h00000001;
defparam pll_inst_0.OUT1_DIV_EN=32'h00000001;
defparam pll_inst_0.OUT2_DIV_EN=32'h00000001;
defparam pll_inst_0.OUT3_DIV_EN=32'h00000001;
defparam pll_inst_0.SOFT_REF_CLK_SEL=32'h00000000;
defparam pll_inst_0.RESET_ON_LOCK=32'h00000001;
defparam pll_inst_0.BYPASS_CLK_SEL=32'h00000000;
defparam pll_inst_0.BYPASS_GO_EN_N=32'h00000001;
defparam pll_inst_0.BYPASS_PLL=32'h00000000;
defparam pll_inst_0.BYPASS_OUT_DIVIDER=32'h00000000;
defparam pll_inst_0.FF_REQUIRES_LOCK=32'h00000000;
defparam pll_inst_0.FSE_N=32'h00000000;
defparam pll_inst_0.FB_CLK_SEL_0=32'h00000000;
defparam pll_inst_0.FB_CLK_SEL_1=32'h00000000;
defparam pll_inst_0.RFDIV=32'h00000001;
defparam pll_inst_0.FRAC_EN=32'h00000000;
defparam pll_inst_0.FRAC_DAC_EN=32'h00000000;
defparam pll_inst_0.DIV0_RST_DELAY=32'h00000000;
defparam pll_inst_0.DIV0_VAL=32'h00000001;
defparam pll_inst_0.DIV1_RST_DELAY=32'h00000000;
defparam pll_inst_0.DIV1_VAL=32'h00000001;
defparam pll_inst_0.DIV2_RST_DELAY=32'h00000000;
defparam pll_inst_0.DIV2_VAL=32'h00000004;
defparam pll_inst_0.DIV3_RST_DELAY=32'h00000000;
defparam pll_inst_0.DIV3_VAL=32'h00000004;
defparam pll_inst_0.DIV3_CLK_SEL=32'h00000000;
defparam pll_inst_0.BW_INT_CTRL=32'h00000000;
defparam pll_inst_0.BW_PROP_CTRL=32'h00000001;
defparam pll_inst_0.IREF_EN=32'h00000001;
defparam pll_inst_0.IREF_TOGGLE=32'h00000000;
defparam pll_inst_0.LOCK_CNT=32'h00000008;
defparam pll_inst_0.DESKEW_CAL_CNT=32'h00000006;
defparam pll_inst_0.DESKEW_CAL_EN=32'h00000001;
defparam pll_inst_0.DESKEW_CAL_BYPASS=32'h00000000;
defparam pll_inst_0.SYNC_REF_DIV_EN=32'h00000000;
defparam pll_inst_0.SYNC_REF_DIV_EN_2=32'h00000000;
defparam pll_inst_0.OUT0_PHASE_SEL=32'h00000000;
defparam pll_inst_0.OUT1_PHASE_SEL=32'h00000002;
defparam pll_inst_0.OUT2_PHASE_SEL=32'h00000000;
defparam pll_inst_0.OUT3_PHASE_SEL=32'h00000000;
defparam pll_inst_0.SOFT_LOAD_PHASE_N=32'h00000001;
defparam pll_inst_0.SSM_DIV_VAL=32'h00000001;
defparam pll_inst_0.FB_FRAC_VAL=32'h00000000;
defparam pll_inst_0.SSM_SPREAD_MODE=32'h00000000;
defparam pll_inst_0.SSM_MODULATION=32'h00000005;
defparam pll_inst_0.FB_INT_VAL=32'h00000010;
defparam pll_inst_0.SSM_EN_N=32'h00000001;
defparam pll_inst_0.SSM_EXT_WAVE_EN=32'h00000000;
defparam pll_inst_0.SSM_EXT_WAVE_MAX_ADDR=32'h00000000;
defparam pll_inst_0.SSM_RANDOM_EN=32'h00000000;
defparam pll_inst_0.SSM_RANDOM_PATTERN_SEL=32'h00000000;
defparam pll_inst_0.CDMUX0_SEL=32'h00000000;
defparam pll_inst_0.CDMUX1_SEL=32'h00000001;
defparam pll_inst_0.CDMUX2_SEL=32'h00000000;
defparam pll_inst_0.CDELAY0_SEL=32'h00000000;
defparam pll_inst_0.CDELAY0_EN=32'h00000000;
defparam pll_inst_0.DRI_EN=32'h00000001;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* PF_IOD_TX_CCC_C0_PF_CCC_0_PF_CCC */

module PF_IOD_TX_CCC_C0 (
  PF_IOD_TX_CCC_C0_0_IOD_TX_CLKS_CLK_ALIGN_IOD_RX,
  current_state_0,
  PF_IOD_TX_CCC_C0_0_IOD_TX_CLKS_HS_IO_CLK_90,
  PF_IOD_TX_CCC_C0_0_IOD_TX_CLKS_HS_IO_CLK_0,
  PLL_LOCK_c_i,
  PF_CCC_C0_0_OUT0_FABCLK_0,
  DB_OUT,
  PF_IOD_TX_CCC_C0_0_TX_CLK_G,
  N_81,
  PLL_LOCK_0
)
;
input [3:0] PF_IOD_TX_CCC_C0_0_IOD_TX_CLKS_CLK_ALIGN_IOD_RX ;
output current_state_0 ;
output PF_IOD_TX_CCC_C0_0_IOD_TX_CLKS_HS_IO_CLK_90 ;
output PF_IOD_TX_CCC_C0_0_IOD_TX_CLKS_HS_IO_CLK_0 ;
output PLL_LOCK_c_i ;
input PF_CCC_C0_0_OUT0_FABCLK_0 ;
input DB_OUT ;
output PF_IOD_TX_CCC_C0_0_TX_CLK_G ;
output N_81 ;
output PLL_LOCK_0 ;
wire current_state_0 ;
wire PF_IOD_TX_CCC_C0_0_IOD_TX_CLKS_HS_IO_CLK_90 ;
wire PF_IOD_TX_CCC_C0_0_IOD_TX_CLKS_HS_IO_CLK_0 ;
wire PLL_LOCK_c_i ;
wire PF_CCC_C0_0_OUT0_FABCLK_0 ;
wire DB_OUT ;
wire PF_IOD_TX_CCC_C0_0_TX_CLK_G ;
wire N_81 ;
wire PLL_LOCK_0 ;
wire [1:1] current_state_RNI00O7_Y;
wire N_386_i ;
wire COREBCLKSCLKALIGN_0_PLL_VCOPHSEL_BCLK_SEL ;
wire GND ;
wire VCC ;
// @35:115
  PF_IOD_TX_CCC_C0_TR COREBCLKSCLKALIGN_0 (
	.current_state_RNI00O7_Y_0(current_state_RNI00O7_Y[1]),
	.current_state_0(current_state_0),
	.PF_IOD_TX_CCC_C0_0_IOD_TX_CLKS_CLK_ALIGN_IOD_RX(PF_IOD_TX_CCC_C0_0_IOD_TX_CLKS_CLK_ALIGN_IOD_RX[3:0]),
	.N_386_i(N_386_i),
	.PLL_LOCK_0(PLL_LOCK_0),
	.COREBCLKSCLKALIGN_0_PLL_VCOPHSEL_BCLK_SEL(COREBCLKSCLKALIGN_0_PLL_VCOPHSEL_BCLK_SEL),
	.N_81(N_81),
	.PF_IOD_TX_CCC_C0_0_TX_CLK_G(PF_IOD_TX_CCC_C0_0_TX_CLK_G),
	.DB_OUT(DB_OUT)
);
// @35:149
  PF_IOD_TX_CCC_C0_PF_CCC_0_PF_CCC PF_CCC_0 (
	.current_state_RNI00O7_Y_0(current_state_RNI00O7_Y[1]),
	.PF_CCC_C0_0_OUT0_FABCLK_0(PF_CCC_C0_0_OUT0_FABCLK_0),
	.COREBCLKSCLKALIGN_0_PLL_VCOPHSEL_BCLK_SEL(COREBCLKSCLKALIGN_0_PLL_VCOPHSEL_BCLK_SEL),
	.N_386_i(N_386_i),
	.DB_OUT(DB_OUT),
	.PF_IOD_TX_CCC_C0_0_TX_CLK_G(PF_IOD_TX_CCC_C0_0_TX_CLK_G),
	.PLL_LOCK_c_i(PLL_LOCK_c_i),
	.PLL_LOCK_0(PLL_LOCK_0),
	.PF_IOD_TX_CCC_C0_0_IOD_TX_CLKS_HS_IO_CLK_0(PF_IOD_TX_CCC_C0_0_IOD_TX_CLKS_HS_IO_CLK_0),
	.PF_IOD_TX_CCC_C0_0_IOD_TX_CLKS_HS_IO_CLK_90(PF_IOD_TX_CCC_C0_0_IOD_TX_CLKS_HS_IO_CLK_90)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* PF_IOD_TX_CCC_C0 */

module PF_OSC_C1_PF_OSC_C1_0_PF_OSC (
  PF_OSC_C1_0_RCOSC_160MHZ_GL
)
;
output PF_OSC_C1_0_RCOSC_160MHZ_GL ;
wire PF_OSC_C1_0_RCOSC_160MHZ_GL ;
wire I_OSC_160_CLK_c ;
wire VCC ;
wire GND ;
// @36:16
  CLKINT I_OSC_160_INT (
	.Y(PF_OSC_C1_0_RCOSC_160MHZ_GL),
	.A(I_OSC_160_CLK_c)
);
// @36:13
  OSC_RC160MHZ I_OSC_160 (
	.OSC_160MHZ_ON(VCC),
	.CLK(I_OSC_160_CLK_c)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* PF_OSC_C1_PF_OSC_C1_0_PF_OSC */

module PF_OSC_C1 (
  PF_OSC_C1_0_RCOSC_160MHZ_GL
)
;
output PF_OSC_C1_0_RCOSC_160MHZ_GL ;
wire PF_OSC_C1_0_RCOSC_160MHZ_GL ;
wire GND ;
wire VCC ;
// @37:32
  PF_OSC_C1_PF_OSC_C1_0_PF_OSC PF_OSC_C1_0 (
	.PF_OSC_C1_0_RCOSC_160MHZ_GL(PF_OSC_C1_0_RCOSC_160MHZ_GL)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* PF_OSC_C1 */

module ACT_UNIQUE_prbsgen_parallel_fab (
  prbsgen_parallel_fab_0_prbs_out_msb_o_0,
  current_state_0,
  PF_IOD_TX_CCC_C0_0_TX_CLK_G
)
;
output [7:0] prbsgen_parallel_fab_0_prbs_out_msb_o_0 ;
input current_state_0 ;
input PF_IOD_TX_CCC_C0_0_TX_CLK_G ;
wire current_state_0 ;
wire PF_IOD_TX_CCC_C0_0_TX_CLK_G ;
wire [7:0] s_prbsin_Z;
wire GND ;
wire VCC ;
// @8:55
  SLE \prbs_out_o[4]  (
	.Q(prbsgen_parallel_fab_0_prbs_out_msb_o_0[3]),
	.ADn(GND),
	.ALn(current_state_0),
	.CLK(PF_IOD_TX_CCC_C0_0_TX_CLK_G),
	.D(s_prbsin_Z[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @8:55
  SLE \prbs_out_o[5]  (
	.Q(prbsgen_parallel_fab_0_prbs_out_msb_o_0[2]),
	.ADn(GND),
	.ALn(current_state_0),
	.CLK(PF_IOD_TX_CCC_C0_0_TX_CLK_G),
	.D(s_prbsin_Z[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @8:55
  SLE \prbs_out_o[6]  (
	.Q(prbsgen_parallel_fab_0_prbs_out_msb_o_0[1]),
	.ADn(GND),
	.ALn(current_state_0),
	.CLK(PF_IOD_TX_CCC_C0_0_TX_CLK_G),
	.D(s_prbsin_Z[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @8:55
  SLE \prbs_out_o[7]  (
	.Q(prbsgen_parallel_fab_0_prbs_out_msb_o_0[0]),
	.ADn(GND),
	.ALn(current_state_0),
	.CLK(PF_IOD_TX_CCC_C0_0_TX_CLK_G),
	.D(s_prbsin_Z[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @8:55
  SLE \prbs_out_o[0]  (
	.Q(prbsgen_parallel_fab_0_prbs_out_msb_o_0[7]),
	.ADn(GND),
	.ALn(current_state_0),
	.CLK(PF_IOD_TX_CCC_C0_0_TX_CLK_G),
	.D(s_prbsin_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @8:55
  SLE \prbs_out_o[1]  (
	.Q(prbsgen_parallel_fab_0_prbs_out_msb_o_0[6]),
	.ADn(GND),
	.ALn(current_state_0),
	.CLK(PF_IOD_TX_CCC_C0_0_TX_CLK_G),
	.D(s_prbsin_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @8:55
  SLE \prbs_out_o[2]  (
	.Q(prbsgen_parallel_fab_0_prbs_out_msb_o_0[5]),
	.ADn(GND),
	.ALn(current_state_0),
	.CLK(PF_IOD_TX_CCC_C0_0_TX_CLK_G),
	.D(s_prbsin_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @8:55
  SLE \prbs_out_o[3]  (
	.Q(prbsgen_parallel_fab_0_prbs_out_msb_o_0[4]),
	.ADn(GND),
	.ALn(current_state_0),
	.CLK(PF_IOD_TX_CCC_C0_0_TX_CLK_G),
	.D(s_prbsin_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @8:51
  CFG2 \s_prbsin[0]  (
	.A(prbsgen_parallel_fab_0_prbs_out_msb_o_0[1]),
	.B(prbsgen_parallel_fab_0_prbs_out_msb_o_0[3]),
	.Y(s_prbsin_Z[0])
);
defparam \s_prbsin[0] .INIT=4'h6;
// @8:51
  CFG2 \s_prbsin[2]  (
	.A(prbsgen_parallel_fab_0_prbs_out_msb_o_0[6]),
	.B(prbsgen_parallel_fab_0_prbs_out_msb_o_0[7]),
	.Y(s_prbsin_Z[2])
);
defparam \s_prbsin[2] .INIT=4'h6;
// @8:51
  CFG2 \s_prbsin[3]  (
	.A(prbsgen_parallel_fab_0_prbs_out_msb_o_0[5]),
	.B(prbsgen_parallel_fab_0_prbs_out_msb_o_0[6]),
	.Y(s_prbsin_Z[3])
);
defparam \s_prbsin[3] .INIT=4'h6;
// @8:51
  CFG2 \s_prbsin[4]  (
	.A(prbsgen_parallel_fab_0_prbs_out_msb_o_0[4]),
	.B(prbsgen_parallel_fab_0_prbs_out_msb_o_0[5]),
	.Y(s_prbsin_Z[4])
);
defparam \s_prbsin[4] .INIT=4'h6;
// @8:51
  CFG2 \s_prbsin[5]  (
	.A(prbsgen_parallel_fab_0_prbs_out_msb_o_0[3]),
	.B(prbsgen_parallel_fab_0_prbs_out_msb_o_0[4]),
	.Y(s_prbsin_Z[5])
);
defparam \s_prbsin[5] .INIT=4'h6;
// @8:51
  CFG2 \s_prbsin[6]  (
	.A(prbsgen_parallel_fab_0_prbs_out_msb_o_0[2]),
	.B(prbsgen_parallel_fab_0_prbs_out_msb_o_0[3]),
	.Y(s_prbsin_Z[6])
);
defparam \s_prbsin[6] .INIT=4'h6;
// @8:51
  CFG2 \s_prbsin[7]  (
	.A(prbsgen_parallel_fab_0_prbs_out_msb_o_0[1]),
	.B(prbsgen_parallel_fab_0_prbs_out_msb_o_0[2]),
	.Y(s_prbsin_Z[7])
);
defparam \s_prbsin[7] .INIT=4'h6;
// @8:51
  CFG2 \s_prbsin[1]  (
	.A(s_prbsin_Z[7]),
	.B(prbsgen_parallel_fab_0_prbs_out_msb_o_0[7]),
	.Y(s_prbsin_Z[1])
);
defparam \s_prbsin[1] .INIT=4'h6;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* ACT_UNIQUE_prbsgen_parallel_fab */

module IOG_IOD_DDRX4_COMP (
  BIT_ALGN_EYE_IN,
  RESTARTN,
  RXD,
  RXD_N,
  RX_CLK_N,
  RX_CLK_P,
  SWITCH,
  Algn_Done,
  Algn_Err,
  BIT_ALGN_DONE,
  BIT_ALGN_DONE_0,
  BIT_ALGN_ERR,
  BIT_ALGN_ERR_0,
  BIT_ALGN_OOR,
  BIT_ALGN_OOR_0,
  BIT_ALGN_START,
  BIT_ALGN_START_0,
  BIT_ALGN_START_1,
  CLK_TRAIN_ERROR,
  PLL_LOCK,
  PLL_LOCK_0,
  PRBS_ERR,
  PRBS_ERR_0,
  TXD,
  TXD_N,
  TX_CLK,
  TX_CLK_N,
  Y,
  prbs_chk_error_o_1
)
;
input [2:0] BIT_ALGN_EYE_IN ;
input RESTARTN ;
input [1:0] RXD ;
input [1:0] RXD_N ;
input RX_CLK_N ;
input RX_CLK_P ;
input SWITCH ;
output Algn_Done ;
output Algn_Err ;
output BIT_ALGN_DONE ;
output BIT_ALGN_DONE_0 ;
output BIT_ALGN_ERR ;
output BIT_ALGN_ERR_0 ;
output BIT_ALGN_OOR ;
output BIT_ALGN_OOR_0 ;
output BIT_ALGN_START ;
output BIT_ALGN_START_0 ;
output BIT_ALGN_START_1 ;
output CLK_TRAIN_ERROR ;
output PLL_LOCK ;
output PLL_LOCK_0 ;
output PRBS_ERR ;
output PRBS_ERR_0 ;
output [1:0] TXD ;
output [1:0] TXD_N ;
output TX_CLK ;
output TX_CLK_N ;
output Y ;
output prbs_chk_error_o_1 ;
wire RESTARTN ;
wire RX_CLK_N ;
wire RX_CLK_P ;
wire SWITCH ;
wire Algn_Done ;
wire Algn_Err ;
wire BIT_ALGN_DONE ;
wire BIT_ALGN_DONE_0 ;
wire BIT_ALGN_ERR ;
wire BIT_ALGN_ERR_0 ;
wire BIT_ALGN_OOR ;
wire BIT_ALGN_OOR_0 ;
wire BIT_ALGN_START ;
wire BIT_ALGN_START_0 ;
wire BIT_ALGN_START_1 ;
wire CLK_TRAIN_ERROR ;
wire PLL_LOCK ;
wire PLL_LOCK_0 ;
wire PRBS_ERR ;
wire PRBS_ERR_0 ;
wire TX_CLK ;
wire TX_CLK_N ;
wire Y ;
wire prbs_chk_error_o_1 ;
wire [7:0] ACT_UNIQUE_rev_bits_0_out_data;
wire [1:0] EYE_MONITOR_EARLY_net_0;
wire [1:0] EYE_MONITOR_LATE_net_0;
wire [7:0] rev_bits_0_out_data_4;
wire [7:0] prbsgen_parallel_fab_0_prbs_out_msb_o_0;
wire [3:0] PF_IOD_TX_CCC_C0_0_IOD_TX_CLKS_CLK_ALIGN_IOD_RX;
wire [2:0] \CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.rx_BIT_ALGN_EYE_OUT ;
wire [2:0] \CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.rx_BIT_ALGN_EYE_OUT ;
wire [7:7] \PF_IOD_TX_CCC_C0_0.COREBCLKSCLKALIGN_0.PF_IOD_TX_CCC_C0_TR_0.genblk1.U_PLL_BCLKSCLKALIGN.current_state ;
wire [2:0] BIT_ALGN_EYE_IN_c;
wire [7:0] \PF_IOD_GENERIC_RX_C1_0.un1_COREBCLKSCLKALIGN_0 ;
wire [7:0] \PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.ICB_CLK_ALGN_TAPDLY ;
wire [7:0] \PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.ICB_CLK_ALGN_TAPDLY ;
wire PF_CCC_C0_0_OUT0_FABCLK_0 ;
wire PF_IOD_GENERIC_RX_C1_0_RX_CLK_G ;
wire debouncer_0_DB_OUT ;
wire CORERXIODBITALIGN_C0_0_BIT_ALGN_CLR_FLGS ;
wire CORERXIODBITALIGN_C0_0_BIT_ALGN_DIR ;
wire CORERXIODBITALIGN_C0_0_BIT_ALGN_LOAD ;
wire CORERXIODBITALIGN_C0_0_BIT_ALGN_MOVE ;
wire CORERXIODBITALIGN_C0_1_BIT_ALGN_CLR_FLGS ;
wire CORERXIODBITALIGN_C0_1_BIT_ALGN_DIR ;
wire CORERXIODBITALIGN_C0_1_BIT_ALGN_LOAD ;
wire CORERXIODBITALIGN_C0_1_BIT_ALGN_MOVE ;
wire PF_OSC_C1_0_RCOSC_160MHZ_GL ;
wire PF_IOD_TX_CCC_C0_0_IOD_TX_CLKS_HS_IO_CLK_0 ;
wire PF_IOD_TX_CCC_C0_0_IOD_TX_CLKS_HS_IO_CLK_90 ;
wire PF_IOD_TX_CCC_C0_0_TX_CLK_G ;
wire VCC ;
wire GND ;
wire RX_CLK_ALIGN_DONE_arst ;
wire \CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.popfeedthru_unused  ;
wire \CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.popfeedthru_unused  ;
wire \PF_CCC_C0_0.PF_CCC_C0_0.PLL_LOCK_0  ;
wire \PF_IOD_TX_CCC_C0_0.PF_CCC_0.PLL_LOCK_0  ;
wire \ACT_UNIQUE_debouncer_0.DB_OUT  ;
wire N_81 ;
wire RESTARTN_c ;
wire SWITCH_c ;
wire BIT_ALGN_DONE_c ;
wire BIT_ALGN_DONE_0_c ;
wire BIT_ALGN_ERR_c ;
wire BIT_ALGN_ERR_0_c ;
wire BIT_ALGN_OOR_c ;
wire BIT_ALGN_OOR_0_c ;
wire BIT_ALGN_START_0_c ;
wire BIT_ALGN_START_1_c ;
wire CLK_TRAIN_ERROR_c ;
wire PRBS_ERR_0_c ;
wire Y_c ;
wire prbs_chk_error_o_1_c ;
wire PLL_LOCK_c_i ;
wire \PF_IOD_GENERIC_RX_C1_0.N_1  ;
wire \PF_IOD_GENERIC_RX_C1_0.N_2  ;
wire \PF_IOD_GENERIC_RX_C1_0.N_3  ;
wire \PF_IOD_GENERIC_RX_C1_0.N_4  ;
wire \PF_IOD_GENERIC_RX_C1_0.N_5  ;
wire \PF_IOD_GENERIC_RX_C1_0.N_6  ;
wire \PF_IOD_GENERIC_RX_C1_0.N_7  ;
wire \PF_IOD_GENERIC_RX_C1_0.N_8  ;
wire \PF_IOD_GENERIC_RX_C1_0.N_9  ;
wire \PF_IOD_GENERIC_RX_C1_0.N_10  ;
wire \PF_IOD_GENERIC_RX_C1_0.N_11  ;
wire \PF_IOD_GENERIC_RX_C1_0.N_12  ;
wire \PF_IOD_GENERIC_RX_C1_0.N_13  ;
wire \PF_IOD_GENERIC_RX_C1_0.N_14  ;
wire \PF_IOD_GENERIC_RX_C1_0.N_16  ;
wire \PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.N_1  ;
wire \PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.N_2  ;
wire \PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.N_3  ;
wire \PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.N_4  ;
wire \PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.N_5  ;
wire \PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.N_6  ;
wire \PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.N_7  ;
wire \PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.N_8  ;
wire \PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.N_9  ;
wire \PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.N_10  ;
wire \PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.N_11  ;
wire \PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.N_12  ;
wire \PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.N_13  ;
wire \PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.N_14  ;
wire \PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.N_33  ;
wire \PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1.un1_U_ICB_BCLKSCLKALIGN  ;
wire \PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.N_1  ;
// @38:46
  INBUF \BIT_ALGN_EYE_IN_ibuf[0]  (
	.Y(BIT_ALGN_EYE_IN_c[0]),
	.PAD(BIT_ALGN_EYE_IN[0])
);
// @38:46
  INBUF \BIT_ALGN_EYE_IN_ibuf[1]  (
	.Y(BIT_ALGN_EYE_IN_c[1]),
	.PAD(BIT_ALGN_EYE_IN[1])
);
// @38:46
  INBUF \BIT_ALGN_EYE_IN_ibuf[2]  (
	.Y(BIT_ALGN_EYE_IN_c[2]),
	.PAD(BIT_ALGN_EYE_IN[2])
);
// @38:47
  INBUF RESTARTN_ibuf (
	.Y(RESTARTN_c),
	.PAD(RESTARTN)
);
// @38:52
  INBUF SWITCH_ibuf (
	.Y(SWITCH_c),
	.PAD(SWITCH)
);
// @38:56
  OUTBUF Algn_Done_obuf (
	.PAD(Algn_Done),
	.D(BIT_ALGN_DONE_0_c)
);
// @38:57
  OUTBUF Algn_Err_obuf (
	.PAD(Algn_Err),
	.D(BIT_ALGN_ERR_c)
);
// @38:58
  OUTBUF BIT_ALGN_DONE_obuf (
	.PAD(BIT_ALGN_DONE),
	.D(BIT_ALGN_DONE_c)
);
// @38:59
  OUTBUF BIT_ALGN_DONE_0_obuf (
	.PAD(BIT_ALGN_DONE_0),
	.D(BIT_ALGN_DONE_0_c)
);
// @38:60
  OUTBUF BIT_ALGN_ERR_obuf (
	.PAD(BIT_ALGN_ERR),
	.D(BIT_ALGN_ERR_c)
);
// @38:61
  OUTBUF BIT_ALGN_ERR_0_obuf (
	.PAD(BIT_ALGN_ERR_0),
	.D(BIT_ALGN_ERR_0_c)
);
// @38:62
  OUTBUF BIT_ALGN_OOR_obuf (
	.PAD(BIT_ALGN_OOR),
	.D(BIT_ALGN_OOR_c)
);
// @38:63
  OUTBUF BIT_ALGN_OOR_0_obuf (
	.PAD(BIT_ALGN_OOR_0),
	.D(BIT_ALGN_OOR_0_c)
);
// @38:64
  OUTBUF BIT_ALGN_START_obuf (
	.PAD(BIT_ALGN_START),
	.D(BIT_ALGN_START_0_c)
);
// @38:65
  OUTBUF BIT_ALGN_START_0_obuf (
	.PAD(BIT_ALGN_START_0),
	.D(BIT_ALGN_START_0_c)
);
// @38:66
  OUTBUF BIT_ALGN_START_1_obuf (
	.PAD(BIT_ALGN_START_1),
	.D(BIT_ALGN_START_1_c)
);
// @38:67
  OUTBUF CLK_TRAIN_ERROR_obuf (
	.PAD(CLK_TRAIN_ERROR),
	.D(CLK_TRAIN_ERROR_c)
);
// @38:68
  OUTBUF PLL_LOCK_obuf (
	.PAD(PLL_LOCK),
	.D(\PF_IOD_TX_CCC_C0_0.PF_CCC_0.PLL_LOCK_0 )
);
// @38:69
  OUTBUF PLL_LOCK_0_obuf (
	.PAD(PLL_LOCK_0),
	.D(\PF_CCC_C0_0.PF_CCC_C0_0.PLL_LOCK_0 )
);
// @38:70
  OUTBUF PRBS_ERR_obuf (
	.PAD(PRBS_ERR),
	.D(PRBS_ERR_0_c)
);
// @38:71
  OUTBUF PRBS_ERR_0_obuf (
	.PAD(PRBS_ERR_0),
	.D(PRBS_ERR_0_c)
);
// @38:76
  OUTBUF Y_obuf (
	.PAD(Y),
	.D(Y_c)
);
// @38:77
  OUTBUF prbs_chk_error_o_1_obuf (
	.PAD(prbs_chk_error_o_1),
	.D(prbs_chk_error_o_1_c)
);
// @38:292
  BUFF BUFF_0 (
	.Y(Y_c),
	.A(RESTARTN_c)
);
// @38:252
  ACT_UNIQUE_debouncer_1 ACT_UNIQUE_debouncer_0 (
	.SWITCH_c(SWITCH_c),
	.PF_CCC_C0_0_OUT0_FABCLK_0(PF_CCC_C0_0_OUT0_FABCLK_0),
	.PLL_LOCK_0(\PF_CCC_C0_0.PF_CCC_C0_0.PLL_LOCK_0 ),
	.DB_OUT_1z(\ACT_UNIQUE_debouncer_0.DB_OUT )
);
// @38:262
  ACT_UNIQUE_prbscheck_parallel_fab ACT_UNIQUE_prbscheck_parallel_fab_0 (
	.rev_bits_0_out_data_4(rev_bits_0_out_data_4[7:0]),
	.PRBS_ERR_0_c(PRBS_ERR_0_c),
	.PF_IOD_GENERIC_RX_C1_0_RX_CLK_G(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.RX_CLK_ALIGN_DONE_arst(RX_CLK_ALIGN_DONE_arst)
);
// @38:273
  ACT_UNIQUE_prbscheck_parallel_fab_1 ACT_UNIQUE_prbscheck_parallel_fab_1 (
	.ACT_UNIQUE_rev_bits_0_out_data(ACT_UNIQUE_rev_bits_0_out_data[7:0]),
	.prbs_chk_error_o_1_c(prbs_chk_error_o_1_c),
	.PF_IOD_GENERIC_RX_C1_0_RX_CLK_G(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.RX_CLK_ALIGN_DONE_arst(RX_CLK_ALIGN_DONE_arst)
);
// @38:300
  CORERXIODBITALIGN_C0_1 CORERXIODBITALIGN_C0_0 (
	.BIT_ALGN_EYE_IN_c(BIT_ALGN_EYE_IN_c[2:0]),
	.EYE_MONITOR_EARLY_net_0_0(EYE_MONITOR_EARLY_net_0[0]),
	.EYE_MONITOR_LATE_net_0_0(EYE_MONITOR_LATE_net_0[0]),
	.PLL_LOCK_0(\PF_IOD_TX_CCC_C0_0.PF_CCC_0.PLL_LOCK_0 ),
	.CORERXIODBITALIGN_C0_0_BIT_ALGN_CLR_FLGS(CORERXIODBITALIGN_C0_0_BIT_ALGN_CLR_FLGS),
	.BIT_ALGN_DONE_0_c(BIT_ALGN_DONE_0_c),
	.BIT_ALGN_START_0_c(BIT_ALGN_START_0_c),
	.BIT_ALGN_OOR_0_c(BIT_ALGN_OOR_0_c),
	.BIT_ALGN_ERR_c(BIT_ALGN_ERR_c),
	.CORERXIODBITALIGN_C0_0_BIT_ALGN_MOVE(CORERXIODBITALIGN_C0_0_BIT_ALGN_MOVE),
	.CORERXIODBITALIGN_C0_0_BIT_ALGN_DIR(CORERXIODBITALIGN_C0_0_BIT_ALGN_DIR),
	.CORERXIODBITALIGN_C0_0_BIT_ALGN_LOAD(CORERXIODBITALIGN_C0_0_BIT_ALGN_LOAD),
	.debouncer_0_DB_OUT(debouncer_0_DB_OUT),
	.PF_IOD_GENERIC_RX_C1_0_RX_CLK_G(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.RX_CLK_ALIGN_DONE_arst(RX_CLK_ALIGN_DONE_arst)
);
// @38:324
  CORERXIODBITALIGN_C0_0 CORERXIODBITALIGN_C0_1 (
	.BIT_ALGN_EYE_IN_c(BIT_ALGN_EYE_IN_c[2:0]),
	.EYE_MONITOR_EARLY_net_0_0(EYE_MONITOR_EARLY_net_0[1]),
	.EYE_MONITOR_LATE_net_0_0(EYE_MONITOR_LATE_net_0[1]),
	.PLL_LOCK_0(\PF_IOD_TX_CCC_C0_0.PF_CCC_0.PLL_LOCK_0 ),
	.CORERXIODBITALIGN_C0_1_BIT_ALGN_CLR_FLGS(CORERXIODBITALIGN_C0_1_BIT_ALGN_CLR_FLGS),
	.BIT_ALGN_DONE_c(BIT_ALGN_DONE_c),
	.BIT_ALGN_START_1_c(BIT_ALGN_START_1_c),
	.BIT_ALGN_OOR_c(BIT_ALGN_OOR_c),
	.BIT_ALGN_ERR_0_c(BIT_ALGN_ERR_0_c),
	.CORERXIODBITALIGN_C0_1_BIT_ALGN_MOVE(CORERXIODBITALIGN_C0_1_BIT_ALGN_MOVE),
	.CORERXIODBITALIGN_C0_1_BIT_ALGN_DIR(CORERXIODBITALIGN_C0_1_BIT_ALGN_DIR),
	.CORERXIODBITALIGN_C0_1_BIT_ALGN_LOAD(CORERXIODBITALIGN_C0_1_BIT_ALGN_LOAD),
	.debouncer_0_DB_OUT(debouncer_0_DB_OUT),
	.PF_IOD_GENERIC_RX_C1_0_RX_CLK_G(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.RX_CLK_ALIGN_DONE_arst(RX_CLK_ALIGN_DONE_arst)
);
// @38:348
  ACT_UNIQUE_debouncer_0 debouncer_0 (
	.PF_IOD_GENERIC_RX_C1_0_RX_CLK_G(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G),
	.PLL_LOCK_0(\PF_IOD_TX_CCC_C0_0.PF_CCC_0.PLL_LOCK_0 ),
	.debouncer_0_DB_OUT(debouncer_0_DB_OUT),
	.RESTARTN_c(RESTARTN_c)
);
// @38:358
  PF_CCC_C0 PF_CCC_C0_0 (
	.PF_CCC_C0_0_OUT0_FABCLK_0(PF_CCC_C0_0_OUT0_FABCLK_0),
	.PLL_LOCK_0(\PF_CCC_C0_0.PF_CCC_C0_0.PLL_LOCK_0 ),
	.PF_OSC_C1_0_RCOSC_160MHZ_GL(PF_OSC_C1_0_RCOSC_160MHZ_GL)
);
// @38:367
  PF_IOD_GENERIC_RX_C1 PF_IOD_GENERIC_RX_C1_0 (
	.BIT_ALGN_EYE_IN_c(BIT_ALGN_EYE_IN_c[2:0]),
	.RXD_N(RXD_N[1:0]),
	.RXD(RXD[1:0]),
	.rev_bits_0_out_data_4(rev_bits_0_out_data_4[7:0]),
	.EYE_MONITOR_EARLY_net_0(EYE_MONITOR_EARLY_net_0[1:0]),
	.EYE_MONITOR_LATE_net_0(EYE_MONITOR_LATE_net_0[1:0]),
	.ACT_UNIQUE_rev_bits_0_out_data(ACT_UNIQUE_rev_bits_0_out_data[7:0]),
	.current_state_0(\PF_IOD_TX_CCC_C0_0.COREBCLKSCLKALIGN_0.PF_IOD_TX_CCC_C0_TR_0.genblk1.U_PLL_BCLKSCLKALIGN.current_state [7]),
	.CORERXIODBITALIGN_C0_0_BIT_ALGN_CLR_FLGS(CORERXIODBITALIGN_C0_0_BIT_ALGN_CLR_FLGS),
	.CORERXIODBITALIGN_C0_0_BIT_ALGN_MOVE(CORERXIODBITALIGN_C0_0_BIT_ALGN_MOVE),
	.CORERXIODBITALIGN_C0_0_BIT_ALGN_DIR(CORERXIODBITALIGN_C0_0_BIT_ALGN_DIR),
	.CORERXIODBITALIGN_C0_0_BIT_ALGN_LOAD(CORERXIODBITALIGN_C0_0_BIT_ALGN_LOAD),
	.BIT_ALGN_OOR_0_c(BIT_ALGN_OOR_0_c),
	.CORERXIODBITALIGN_C0_1_BIT_ALGN_CLR_FLGS(CORERXIODBITALIGN_C0_1_BIT_ALGN_CLR_FLGS),
	.CORERXIODBITALIGN_C0_1_BIT_ALGN_MOVE(CORERXIODBITALIGN_C0_1_BIT_ALGN_MOVE),
	.CORERXIODBITALIGN_C0_1_BIT_ALGN_DIR(CORERXIODBITALIGN_C0_1_BIT_ALGN_DIR),
	.CORERXIODBITALIGN_C0_1_BIT_ALGN_LOAD(CORERXIODBITALIGN_C0_1_BIT_ALGN_LOAD),
	.BIT_ALGN_OOR_c(BIT_ALGN_OOR_c),
	.RX_CLK_ALIGN_DONE_arst(RX_CLK_ALIGN_DONE_arst),
	.CLK_TRAIN_ERROR_c(CLK_TRAIN_ERROR_c),
	.RX_CLK_P(RX_CLK_P),
	.RX_CLK_N(RX_CLK_N),
	.PF_IOD_GENERIC_RX_C1_0_RX_CLK_G(PF_IOD_GENERIC_RX_C1_0_RX_CLK_G)
);
// @38:392
  PF_IOD_GENERIC_TX_C0 PF_IOD_GENERIC_TX_C0_0 (
	.prbsgen_parallel_fab_0_prbs_out_msb_o_0(prbsgen_parallel_fab_0_prbs_out_msb_o_0[7:0]),
	.TXD_N(TXD_N[1:0]),
	.TXD(TXD[1:0]),
	.PF_IOD_TX_CCC_C0_0_IOD_TX_CLKS_CLK_ALIGN_IOD_RX(PF_IOD_TX_CCC_C0_0_IOD_TX_CLKS_CLK_ALIGN_IOD_RX[3:0]),
	.TX_CLK_N(TX_CLK_N),
	.TX_CLK(TX_CLK),
	.PF_IOD_TX_CCC_C0_0_TX_CLK_G(PF_IOD_TX_CCC_C0_0_TX_CLK_G),
	.PF_IOD_TX_CCC_C0_0_IOD_TX_CLKS_HS_IO_CLK_90(PF_IOD_TX_CCC_C0_0_IOD_TX_CLKS_HS_IO_CLK_90),
	.PF_IOD_TX_CCC_C0_0_IOD_TX_CLKS_HS_IO_CLK_0(PF_IOD_TX_CCC_C0_0_IOD_TX_CLKS_HS_IO_CLK_0),
	.PLL_LOCK_c_i(PLL_LOCK_c_i),
	.N_81(N_81)
);
// @38:410
  PF_IOD_TX_CCC_C0 PF_IOD_TX_CCC_C0_0 (
	.PF_IOD_TX_CCC_C0_0_IOD_TX_CLKS_CLK_ALIGN_IOD_RX(PF_IOD_TX_CCC_C0_0_IOD_TX_CLKS_CLK_ALIGN_IOD_RX[3:0]),
	.current_state_0(\PF_IOD_TX_CCC_C0_0.COREBCLKSCLKALIGN_0.PF_IOD_TX_CCC_C0_TR_0.genblk1.U_PLL_BCLKSCLKALIGN.current_state [7]),
	.PF_IOD_TX_CCC_C0_0_IOD_TX_CLKS_HS_IO_CLK_90(PF_IOD_TX_CCC_C0_0_IOD_TX_CLKS_HS_IO_CLK_90),
	.PF_IOD_TX_CCC_C0_0_IOD_TX_CLKS_HS_IO_CLK_0(PF_IOD_TX_CCC_C0_0_IOD_TX_CLKS_HS_IO_CLK_0),
	.PLL_LOCK_c_i(PLL_LOCK_c_i),
	.PF_CCC_C0_0_OUT0_FABCLK_0(PF_CCC_C0_0_OUT0_FABCLK_0),
	.DB_OUT(\ACT_UNIQUE_debouncer_0.DB_OUT ),
	.PF_IOD_TX_CCC_C0_0_TX_CLK_G(PF_IOD_TX_CCC_C0_0_TX_CLK_G),
	.N_81(N_81),
	.PLL_LOCK_0(\PF_IOD_TX_CCC_C0_0.PF_CCC_0.PLL_LOCK_0 )
);
// @38:427
  PF_OSC_C1 PF_OSC_C1_0 (
	.PF_OSC_C1_0_RCOSC_160MHZ_GL(PF_OSC_C1_0_RCOSC_160MHZ_GL)
);
// @38:433
  ACT_UNIQUE_prbsgen_parallel_fab prbsgen_parallel_fab_0 (
	.prbsgen_parallel_fab_0_prbs_out_msb_o_0(prbsgen_parallel_fab_0_prbs_out_msb_o_0[7:0]),
	.current_state_0(\PF_IOD_TX_CCC_C0_0.COREBCLKSCLKALIGN_0.PF_IOD_TX_CCC_C0_TR_0.genblk1.U_PLL_BCLKSCLKALIGN.current_state [7]),
	.PF_IOD_TX_CCC_C0_0_TX_CLK_G(PF_IOD_TX_CCC_C0_0_TX_CLK_G)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IOG_IOD_DDRX4_COMP */

