Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Fri Dec 22 11:17:22 2023
| Host         : Alvaro running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file TOP_timing_summary_routed.rpt -pb TOP_timing_summary_routed.pb -rpx TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     135         
LUTAR-1    Warning           LUT drives async reset alert    4           
TIMING-20  Warning           Non-clocked latch               5           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (148)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (271)
5. checking no_input_delay (4)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (148)
--------------------------
 There are 90 register/latch pins with no clock driven by root clock pin: CLK (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: Crono1/Inst_clk1hz/temporal_reg/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: Dispalys1/Inst_clk10khz/temporal_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: GestorEntradas1/DetectorFlanco2/sreg_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: GestorEntradas1/DetectorFlanco2/sreg_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: GestorEntradas1/DetectorFlanco2/sreg_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: GestorEntradas1/DetectorFlanco3/sreg_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: GestorEntradas1/DetectorFlanco3/sreg_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: GestorEntradas1/DetectorFlanco3/sreg_reg[2]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: Inverso1/Inst_clk1hz/temporal_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MaquinaEstados1/FSM_sequential_actual_state_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (271)
--------------------------------------------------
 There are 271 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  286          inf        0.000                      0                  286           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           286 Endpoints
Min Delay           286 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Dispalys1/refresh_reg[6]/C
                            (rising edge-triggered cell FDSE)
  Destination:            refresh[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.905ns  (logic 4.036ns (45.318%)  route 4.869ns (54.682%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDSE                         0.000     0.000 r  Dispalys1/refresh_reg[6]/C
    SLICE_X2Y83          FDSE (Prop_fdse_C_Q)         0.518     0.518 r  Dispalys1/refresh_reg[6]/Q
                         net (fo=1, routed)           4.869     5.387    refresh_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.518     8.905 r  refresh_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.905    refresh[6]
    K2                                                                r  refresh[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Dispalys1/dis_exit_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dis_exit[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.948ns  (logic 4.033ns (58.047%)  route 2.915ns (41.953%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y84          FDRE                         0.000     0.000 r  Dispalys1/dis_exit_reg[6]/C
    SLICE_X4Y84          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Dispalys1/dis_exit_reg[6]/Q
                         net (fo=1, routed)           2.915     3.371    dis_exit_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         3.577     6.948 r  dis_exit_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.948    dis_exit[6]
    T10                                                               r  dis_exit[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Dispalys1/refresh_reg[3]/C
                            (rising edge-triggered cell FDSE)
  Destination:            refresh[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.817ns  (logic 4.146ns (60.818%)  route 2.671ns (39.182%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDSE                         0.000     0.000 r  Dispalys1/refresh_reg[3]/C
    SLICE_X0Y82          FDSE (Prop_fdse_C_Q)         0.419     0.419 r  Dispalys1/refresh_reg[3]/Q
                         net (fo=1, routed)           2.671     3.090    refresh_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         3.727     6.817 r  refresh_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.817    refresh[3]
    J14                                                               r  refresh[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Dispalys1/dis_exit_reg[5]/C
                            (rising edge-triggered cell FDSE)
  Destination:            dis_exit[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.738ns  (logic 4.011ns (59.535%)  route 2.727ns (40.465%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDSE                         0.000     0.000 r  Dispalys1/dis_exit_reg[5]/C
    SLICE_X1Y82          FDSE (Prop_fdse_C_Q)         0.456     0.456 r  Dispalys1/dis_exit_reg[5]/Q
                         net (fo=1, routed)           2.727     3.183    dis_exit_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         3.555     6.738 r  dis_exit_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.738    dis_exit[5]
    R10                                                               r  dis_exit[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Dispalys1/refresh_reg[7]/C
                            (rising edge-triggered cell FDSE)
  Destination:            refresh[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.728ns  (logic 4.009ns (59.593%)  route 2.719ns (40.407%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDSE                         0.000     0.000 r  Dispalys1/refresh_reg[7]/C
    SLICE_X0Y81          FDSE (Prop_fdse_C_Q)         0.456     0.456 r  Dispalys1/refresh_reg[7]/Q
                         net (fo=1, routed)           2.719     3.175    refresh_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.553     6.728 r  refresh_OBUF[7]_inst/O
                         net (fo=0)                   0.000     6.728    refresh[7]
    U13                                                               r  refresh[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Dispalys1/dis_exit_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dis_exit[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.710ns  (logic 4.006ns (59.703%)  route 2.704ns (40.297%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE                         0.000     0.000 r  Dispalys1/dis_exit_reg[3]/C
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Dispalys1/dis_exit_reg[3]/Q
                         net (fo=1, routed)           2.704     3.160    dis_exit_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550     6.710 r  dis_exit_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.710    dis_exit[3]
    K13                                                               r  dis_exit[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Dispalys1/refresh_reg[2]/C
                            (rising edge-triggered cell FDSE)
  Destination:            refresh[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.617ns  (logic 4.030ns (60.912%)  route 2.586ns (39.088%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDSE                         0.000     0.000 r  Dispalys1/refresh_reg[2]/C
    SLICE_X0Y82          FDSE (Prop_fdse_C_Q)         0.456     0.456 r  Dispalys1/refresh_reg[2]/Q
                         net (fo=1, routed)           2.586     3.042    refresh_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574     6.617 r  refresh_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.617    refresh[2]
    T9                                                                r  refresh[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Dispalys1/dis_exit_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dis_exit[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.359ns  (logic 4.017ns (63.161%)  route 2.343ns (36.839%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE                         0.000     0.000 r  Dispalys1/dis_exit_reg[1]/C
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Dispalys1/dis_exit_reg[1]/Q
                         net (fo=1, routed)           2.343     2.799    dis_exit_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         3.561     6.359 r  dis_exit_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.359    dis_exit[1]
    T11                                                               r  dis_exit[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Dispalys1/refresh_reg[1]/C
                            (rising edge-triggered cell FDSE)
  Destination:            refresh[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.289ns  (logic 3.992ns (63.471%)  route 2.297ns (36.529%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y83          FDSE                         0.000     0.000 r  Dispalys1/refresh_reg[1]/C
    SLICE_X1Y83          FDSE (Prop_fdse_C_Q)         0.456     0.456 r  Dispalys1/refresh_reg[1]/Q
                         net (fo=1, routed)           2.297     2.753    refresh_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         3.536     6.289 r  refresh_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.289    refresh[1]
    J18                                                               r  refresh[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Dispalys1/refresh_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            refresh[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.253ns  (logic 3.992ns (63.836%)  route 2.261ns (36.164%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDSE                         0.000     0.000 r  Dispalys1/refresh_reg[0]/C
    SLICE_X0Y85          FDSE (Prop_fdse_C_Q)         0.456     0.456 r  Dispalys1/refresh_reg[0]/Q
                         net (fo=1, routed)           2.261     2.717    refresh_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.536     6.253 r  refresh_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.253    refresh[0]
    J17                                                               r  refresh[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Dispalys1/Inst_clk10khz/contador_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Dispalys1/Inst_clk10khz/temporal_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.268ns  (logic 0.186ns (69.458%)  route 0.082ns (30.542%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          FDRE                         0.000     0.000 r  Dispalys1/Inst_clk10khz/contador_reg[7]/C
    SLICE_X5Y86          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Dispalys1/Inst_clk10khz/contador_reg[7]/Q
                         net (fo=3, routed)           0.082     0.223    Dispalys1/Inst_clk10khz/contador_reg_n_0_[7]
    SLICE_X4Y86          LUT6 (Prop_lut6_I2_O)        0.045     0.268 r  Dispalys1/Inst_clk10khz/temporal_i_1__1/O
                         net (fo=1, routed)           0.000     0.268    Dispalys1/Inst_clk10khz/temporal_i_1__1_n_0
    SLICE_X4Y86          FDRE                                         r  Dispalys1/Inst_clk10khz/temporal_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GestorEntradas1/DetectorFlanco/sreg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            GestorEntradas1/DetectorFlanco/sreg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.141ns (51.633%)  route 0.132ns (48.367%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y83          FDRE                         0.000     0.000 r  GestorEntradas1/DetectorFlanco/sreg_reg[1]/C
    SLICE_X7Y83          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  GestorEntradas1/DetectorFlanco/sreg_reg[1]/Q
                         net (fo=6, routed)           0.132     0.273    GestorEntradas1/DetectorFlanco/sreg[1]
    SLICE_X7Y82          FDRE                                         r  GestorEntradas1/DetectorFlanco/sreg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GestorEntradas1/DetectorFlanco2/sreg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            GestorEntradas1/DetectorFlanco2/sreg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.282ns  (logic 0.148ns (52.572%)  route 0.134ns (47.428%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDRE                         0.000     0.000 r  GestorEntradas1/DetectorFlanco2/sreg_reg[1]/C
    SLICE_X2Y81          FDRE (Prop_fdre_C_Q)         0.148     0.148 r  GestorEntradas1/DetectorFlanco2/sreg_reg[1]/Q
                         net (fo=2, routed)           0.134     0.282    GestorEntradas1/DetectorFlanco2/sreg[1]
    SLICE_X2Y81          FDRE                                         r  GestorEntradas1/DetectorFlanco2/sreg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GestorEntradas1/Sincronizador1/sreg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            GestorEntradas1/Sincronizador1/SYNC_OUT_reg_srl2/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.304ns  (logic 0.141ns (46.390%)  route 0.163ns (53.610%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE                         0.000     0.000 r  GestorEntradas1/Sincronizador1/sreg_reg[0]/C
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  GestorEntradas1/Sincronizador1/sreg_reg[0]/Q
                         net (fo=1, routed)           0.163     0.304    GestorEntradas1/Sincronizador1/sreg_reg_n_0_[0]
    SLICE_X2Y79          SRL16E                                       r  GestorEntradas1/Sincronizador1/SYNC_OUT_reg_srl2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GestorEntradas1/Sincronizador3/sreg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            GestorEntradas1/Sincronizador3/SYNC_OUT_reg_srl2/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.304ns  (logic 0.141ns (46.390%)  route 0.163ns (53.610%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE                         0.000     0.000 r  GestorEntradas1/Sincronizador3/sreg_reg[0]/C
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  GestorEntradas1/Sincronizador3/sreg_reg[0]/Q
                         net (fo=1, routed)           0.163     0.304    GestorEntradas1/Sincronizador3/sreg_reg_n_0_[0]
    SLICE_X2Y85          SRL16E                                       r  GestorEntradas1/Sincronizador3/SYNC_OUT_reg_srl2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GestorEntradas1/DetectorFlanco5/sreg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            GestorEntradas1/DetectorFlanco5/sreg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.327ns  (logic 0.148ns (45.274%)  route 0.179ns (54.726%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDRE                         0.000     0.000 r  GestorEntradas1/DetectorFlanco5/sreg_reg[0]/C
    SLICE_X2Y85          FDRE (Prop_fdre_C_Q)         0.148     0.148 r  GestorEntradas1/DetectorFlanco5/sreg_reg[0]/Q
                         net (fo=3, routed)           0.179     0.327    GestorEntradas1/DetectorFlanco5/sreg[0]
    SLICE_X3Y85          FDRE                                         r  GestorEntradas1/DetectorFlanco5/sreg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GestorEntradas1/DetectorFlanco2/sreg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            GestorEntradas1/DetectorFlanco2/sreg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.332ns  (logic 0.148ns (44.564%)  route 0.184ns (55.436%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y79          FDRE                         0.000     0.000 r  GestorEntradas1/DetectorFlanco2/sreg_reg[0]/C
    SLICE_X2Y79          FDRE (Prop_fdre_C_Q)         0.148     0.148 r  GestorEntradas1/DetectorFlanco2/sreg_reg[0]/Q
                         net (fo=2, routed)           0.184     0.332    GestorEntradas1/DetectorFlanco2/sreg[0]
    SLICE_X2Y81          FDRE                                         r  GestorEntradas1/DetectorFlanco2/sreg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Dispalys1/FSM_sequential_flag_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Dispalys1/dis_exit_reg[4]/S
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.334ns  (logic 0.128ns (38.346%)  route 0.206ns (61.654%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDRE                         0.000     0.000 r  Dispalys1/FSM_sequential_flag_reg[2]/C
    SLICE_X4Y85          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  Dispalys1/FSM_sequential_flag_reg[2]/Q
                         net (fo=15, routed)          0.206     0.334    Dispalys1/flag[2]
    SLICE_X2Y84          FDSE                                         r  Dispalys1/dis_exit_reg[4]/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GestorEntradas1/Sincronizador2/sreg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            GestorEntradas1/Sincronizador2/SYNC_OUT_reg_srl2/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.334ns  (logic 0.164ns (49.062%)  route 0.170ns (50.938%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y80          FDRE                         0.000     0.000 r  GestorEntradas1/Sincronizador2/sreg_reg[0]/C
    SLICE_X2Y80          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  GestorEntradas1/Sincronizador2/sreg_reg[0]/Q
                         net (fo=1, routed)           0.170     0.334    GestorEntradas1/Sincronizador2/sreg_reg_n_0_[0]
    SLICE_X2Y79          SRL16E                                       r  GestorEntradas1/Sincronizador2/SYNC_OUT_reg_srl2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inverso1/unit_min_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Inverso1/unit_min_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.334ns  (logic 0.246ns (73.561%)  route 0.088ns (26.439%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y82          FDCE                         0.000     0.000 r  Inverso1/unit_min_reg[3]/C
    SLICE_X6Y82          FDCE (Prop_fdce_C_Q)         0.148     0.148 r  Inverso1/unit_min_reg[3]/Q
                         net (fo=4, routed)           0.088     0.236    Inverso1/unit_min_reg[3]_0[3]
    SLICE_X6Y82          LUT4 (Prop_lut4_I1_O)        0.098     0.334 r  Inverso1/unit_min[1]_i_1/O
                         net (fo=1, routed)           0.000     0.334    Inverso1/unit_min[1]_i_1_n_0
    SLICE_X6Y82          FDCE                                         r  Inverso1/unit_min_reg[1]/D
  -------------------------------------------------------------------    -------------------





