if {![file exists "/home/bernd/Dokumente/Projekte/fpga_lernen/testprojekte/memory_mapped_periphery/fpga_workspace/memory_mapped_periphery_test/test_led_output/test_led_output.mpf"]} { 
	project new "/home/bernd/Dokumente/Projekte/fpga_lernen/testprojekte/memory_mapped_periphery/fpga_workspace/memory_mapped_periphery_test/test_led_output" test_led_output
	project addfile "/home/bernd/Dokumente/Projekte/fpga_lernen/testprojekte/memory_mapped_periphery/fpga_workspace/memory_mapped_periphery_test/led_output.vhd"
	project addfile "/home/bernd/Dokumente/Projekte/fpga_lernen/testprojekte/memory_mapped_periphery/fpga_workspace/memory_mapped_periphery_test/testbench_led_output.vhd"
	vlib  work
	vdel -lib work -all 
	vlib work
	vcom -work work "/home/bernd/Dokumente/Projekte/fpga_lernen/testprojekte/memory_mapped_periphery/fpga_workspace/memory_mapped_periphery_test/led_output.vhd"
	vcom -work work "/home/bernd/Dokumente/Projekte/fpga_lernen/testprojekte/memory_mapped_periphery/fpga_workspace/memory_mapped_periphery_test/testbench_led_output.vhd"
} else {
	project open "/home/bernd/Dokumente/Projekte/fpga_lernen/testprojekte/memory_mapped_periphery/fpga_workspace/memory_mapped_periphery_test/test_led_output/test_led_output"
	project compileoutofdate
}
vsim -voptargs=+acc -L work -L pmi_work -L ovi_xp2  led_output_tb
view wave
add wave /*
run 1000ns
