# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../DELAYLINE_TEST.ip_user_files/bd/DELAYLINE/ip/DELAYLINE_xlslice_0_0/sim/DELAYLINE_xlslice_0_0.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
