INFO: [VRFC 10-2263] Analyzing Verilog file "/home/muheet/Desktop/nova_project/nova_project.ip_user_files/bd/xlx_design_subsystem/ip/xlx_design_subsystem_axi_dwidth_converter_0_0/sim/xlx_design_subsystem_axi_dwidth_converter_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xlx_design_subsystem_axi_dwidth_converter_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/muheet/Desktop/nova_project/nova_project.ip_user_files/bd/xlx_design_subsystem/ip/xlx_design_subsystem_axi_protocol_convert_0_0/sim/xlx_design_subsystem_axi_protocol_convert_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xlx_design_subsystem_axi_protocol_convert_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/muheet/Desktop/nova_project/nova_project.ip_user_files/bd/xlx_design_subsystem/ip/xlx_design_subsystem_axi_crossbar_0_0/sim/xlx_design_subsystem_axi_crossbar_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xlx_design_subsystem_axi_crossbar_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/muheet/Desktop/nova_project/nova_project.ip_user_files/bd/xlx_design_subsystem/ip/xlx_design_subsystem_blk_mem_gen_0_0/sim/xlx_design_subsystem_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xlx_design_subsystem_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/muheet/Desktop/nova_project/nova_project.ip_user_files/bd/xlx_design_subsystem/ip/xlx_design_subsystem_axi_crossbar_1_0/sim/xlx_design_subsystem_axi_crossbar_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xlx_design_subsystem_axi_crossbar_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/muheet/Desktop/nova_project/nova_project.ip_user_files/bd/xlx_design_subsystem/sim/xlx_design_subsystem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xlx_design_subsystem
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/muheet/Desktop/nova_project/nova_project.gen/sources_1/bd/xlx_design_subsystem/hdl/xlx_design_subsystem_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xlx_design_subsystem_wrapper
INFO: [VRFC 10-163] Analyzing VHDL file "/home/muheet/Desktop/nova_project/nova_project.ip_user_files/bd/xlx_design_subsystem/ip/xlx_design_subsystem_axi_bram_ctrl_0_0/sim/xlx_design_subsystem_axi_bram_ctrl_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'xlx_design_subsystem_axi_bram_ctrl_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/muheet/Desktop/nova_project/nova_project.ip_user_files/bd/xlx_design_subsystem/ip/xlx_design_subsystem_axi_uartlite_0_0/sim/xlx_design_subsystem_axi_uartlite_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'xlx_design_subsystem_axi_uartlite_0_0'
