<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 1748</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:11px;font-family:Times;color:#0860a8;}
	.ft02{font-size:11px;font-family:Times;color:#000000;}
	.ft03{font-size:14px;font-family:Times;color:#0860a8;}
	.ft04{font-size:12px;font-family:Times;color:#0860a8;}
	.ft05{font-size:11px;line-height:16px;font-family:Times;color:#000000;}
	.ft06{font-size:11px;line-height:22px;font-family:Times;color:#000000;}
	.ft07{font-size:11px;line-height:20px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page1748-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_fe12b1e2a880e0ce1748.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:68px;white-space:nowrap" class="ft00">36-64&#160;Vol. 3C</p>
<p style="position:absolute;top:47px;left:68px;white-space:nowrap" class="ft01">INTEL® PROCESSOR TRACE</p>
<p style="position:absolute;top:106px;left:68px;white-space:nowrap" class="ft05">When tracing only the&#160;host,&#160;the decoder&#160;does&#160;not need&#160;information&#160;about the&#160;guests, the VMCS controls for&#160;<br/>suppressing&#160;VMX-specific packets&#160;can be set to&#160;reduce&#160;the packets&#160;generated.&#160;VMCS&#160;packets will still be generated&#160;<br/>on successful VMPTRLD and&#160;in PSB+&#160;generated&#160;in&#160;the Host,&#160;but these will be unused&#160;by the&#160;decoder.<br/>The packets&#160;of interests to&#160;a decoder when trace packets&#160;are&#160;collected for&#160;host-only tracing&#160;<a href="o_fe12b1e2a880e0ce-1748.html">are shown in&#160;Table&#160;36-<br/>48.</a></p>
<p style="position:absolute;top:391px;left:68px;white-space:nowrap" class="ft03">36.5.2.3 &#160;&#160;Guest-Only Tracing</p>
<p style="position:absolute;top:412px;left:68px;white-space:nowrap" class="ft05">A VMM can&#160;configure trace&#160;packet generation while in non-root operation for&#160;guests executing normally.&#160;This&#160;is&#160;<br/>accomplished&#160;by utilizing the MSR load lists across&#160;VM exit&#160;and VM entry&#160;to confine trace packet&#160;generation&#160;to&#160;<br/>stay&#160;within&#160;the guest environment.&#160;<br/>For this usage,&#160;the&#160;VM-entry&#160;MSR load list is programmed&#160;to&#160;turn on&#160;trace&#160;packet generation. The VM-exit MSR&#160;<br/>load list is used&#160;to&#160;clear TraceEn=0 to&#160;disable&#160;trace packet&#160;generation in&#160;the host.&#160;Further,&#160;if it is&#160;preferred that&#160;<br/>the guest packet stream contain no indication&#160;that execution was&#160;in&#160;VMX non-root operation, the&#160;VMM should set&#160;<br/>the VMCS controls describ<a href="o_fe12b1e2a880e0ce-1746.html">ed in Table 36-46</a>.</p>
<p style="position:absolute;top:559px;left:68px;white-space:nowrap" class="ft03">36.5.2.4 &#160;&#160;Virtualization of&#160;Guest&#160;Output Packet&#160;Streams</p>
<p style="position:absolute;top:586px;left:68px;white-space:nowrap" class="ft05">Each Intel PT aware guest OS&#160;can produce one&#160;or more&#160;output&#160;packet streams&#160;to destination addresses&#160;specified&#160;<br/>as guest physical address (GPA) using context-switched&#160;IA32_RTIT_OUTPUT_BASE within the guest.&#160;The processor&#160;<br/>generates&#160;trace&#160;packets to&#160;the platform physical address specified&#160;in IA32_RTIT_OUTPUT_BASE, and&#160;those speci-<br/>fied in&#160;the&#160;ToPA&#160;tables.&#160;Thus,&#160;a VMM that&#160;supports Intel PT&#160;aware&#160;guest OS&#160;may wish to virtualize the&#160;output config-<br/>urations of IA32_RTIT_OUTPUT_BASE&#160;and ToPA&#160;for each&#160;trace configuration state of all&#160;the guests.&#160;</p>
<p style="position:absolute;top:697px;left:68px;white-space:nowrap" class="ft03">36.5.2.5 &#160;&#160;Emulation of&#160;Intel PT&#160;Traced&#160;State</p>
<p style="position:absolute;top:724px;left:68px;white-space:nowrap" class="ft05">If a VMM emulates an element&#160;of&#160;processor state by&#160;taking a&#160;VM exit on reads and/or writes to&#160;that&#160;piece of&#160;state,&#160;<br/>and the&#160;state&#160;element&#160;impacts&#160;Intel PT packet&#160;generation&#160;or values, it&#160;may be incumbent&#160;upon the&#160;VMM to&#160;insert&#160;<br/>or modify the&#160;output trace data.<br/>If&#160;a VM exit&#160;is taken on a&#160;guest&#160;write&#160;to&#160;CR3&#160;(including&#160;“MOV&#160;CR3” as&#160;well&#160;as task&#160;switches),&#160;the&#160;PIP packet&#160;<br/>normally generated on the&#160;CR3 write&#160;will&#160;be&#160;missing.<br/>To&#160;avoid decoder&#160;confusion when the&#160;guest trace is&#160;decoded,&#160;the&#160;VMM should&#160;emulate&#160;the&#160;missing PIP by writing it&#160;<br/>into&#160;the guest output&#160;buffer.&#160;If the&#160;guest&#160;CR3 value&#160;is&#160;manipulated, the&#160;VMM may&#160;also need to&#160;manipulate the&#160;<br/>IA32_RTIT_CR3_MATCH&#160;value,&#160;in&#160;order to&#160;ensure&#160;the&#160;trace behavior matches&#160;the guest's&#160;expectation.<br/>Similarly,&#160;if&#160;a VMM&#160;emulates the&#160;TSC&#160;value by taking&#160;a VM&#160;exit on RDTSC,&#160;the TSC packets&#160;generated&#160;in the&#160;trace&#160;<br/>may&#160;mismatch&#160;the TSC&#160;values returned by the VMM on&#160;RDTSC.&#160;To&#160;ensure&#160;that the&#160;trace&#160;can be properly&#160;aligned&#160;<br/>with&#160;software&#160;logs&#160;based on&#160;RDTSC,&#160;the&#160;VMM&#160;should&#160;either make&#160;corresponding modifications&#160;to&#160;the&#160;TSC packet&#160;<br/>values&#160;in&#160;the guest trace,&#160;or use&#160;mechanisms&#160;such&#160;as TSC offsetting&#160;or TSC&#160;scaling&#160;in&#160;place&#160;of exiting.</p>
<p style="position:absolute;top:967px;left:68px;white-space:nowrap" class="ft03">36.5.2.6 &#160;&#160;TSC&#160;Scaling</p>
<p style="position:absolute;top:994px;left:68px;white-space:nowrap" class="ft05">When TSC scaling is&#160;enabled for a&#160;guest&#160;using Intel&#160;PT,&#160;the&#160;VMM should&#160;ensure that&#160;the value of&#160;Maximum Non-<br/>Turbo&#160;Ratio[15:8]&#160;in&#160;MSR_PLATFORM_INFO (MSR&#160;0CEH) and&#160;the TSC/”core crystal clock” ratio (EBX/EAX) in CPUID&#160;<br/>leaf 15H are set in a manner consistent with the resulting&#160;TSC rate&#160;that will be visible&#160;to the&#160;VM. This will allow the&#160;<br/>decoder to&#160;properly&#160;apply&#160;TSC packets, MTC packets (based&#160;on the&#160;core crystal&#160;clock&#160;or ART,&#160;whose frequency&#160;is&#160;<br/>indicated by CPUID&#160;leaf 15H), and CBR&#160;packets (which indicate the&#160;ratio of&#160;the processor frequency&#160;to&#160;the Max&#160;</p>
<p style="position:absolute;top:209px;left:249px;white-space:nowrap" class="ft04">Table&#160;36-48. Packets&#160;on&#160;VMX&#160;Transitions (Host-Only Tracing)</p>
<p style="position:absolute;top:234px;left:91px;white-space:nowrap" class="ft02">Event</p>
<p style="position:absolute;top:234px;left:195px;white-space:nowrap" class="ft02">Packets Description</p>
<p style="position:absolute;top:258px;left:74px;white-space:nowrap" class="ft02">VM&#160;exit</p>
<p style="position:absolute;top:258px;left:155px;white-space:nowrap" class="ft02">TIP.PGE(HostIP)</p>
<p style="position:absolute;top:258px;left:295px;white-space:nowrap" class="ft02">The&#160;TIP.PGE indicates that&#160;trace packet&#160;generation&#160;is&#160;enabled&#160;and gives the IP of&#160;the first&#160;</p>
<p style="position:absolute;top:274px;left:295px;white-space:nowrap" class="ft07">instruction&#160;to&#160;be&#160;executed&#160;in&#160;VMX root&#160;operation.<br/>Note, this&#160;packet&#160;could be&#160;preceded&#160;by&#160;a MODE.Exec packet&#160;(<a href="o_fe12b1e2a880e0ce-1730.html">Section 36.4.2.8</a>). This is&#160;</p>
<p style="position:absolute;top:312px;left:295px;white-space:nowrap" class="ft02">generated only in&#160;cases&#160;where&#160;CS.D or&#160;(CS.L &amp; EFER.LMA) change during&#160;the transition.</p>
<p style="position:absolute;top:335px;left:74px;white-space:nowrap" class="ft02">VM&#160;entry</p>
<p style="position:absolute;top:335px;left:155px;white-space:nowrap" class="ft02">TIP.PGD()</p>
<p style="position:absolute;top:335px;left:295px;white-space:nowrap" class="ft02">The TIP&#160;indicates that&#160;trace packet&#160;generation&#160;was disabled. This&#160;ensure&#160;that&#160;all buffered&#160;</p>
<p style="position:absolute;top:352px;left:295px;white-space:nowrap" class="ft02">packets&#160;are flushed&#160;out.</p>
</div>
</body>
</html>
