# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../1_2_SevenSegment.ip_user_files/bd/design_1/ipshared/usu.edu/sevensegmentdriver_v1_0/ThePlexer.v"
verilog xil_defaultlib  "../../../1_2_SevenSegment.ip_user_files/bd/design_1/ipshared/usu.edu/sevensegmentdriver_v1_0/clkB.v"
verilog xil_defaultlib  "../../../1_2_SevenSegment.ip_user_files/bd/design_1/ipshared/usu.edu/sevensegmentdriver_v1_0/SevenSegmentTruthTable.v"
verilog xil_defaultlib  "../../../1_2_SevenSegment.ip_user_files/bd/design_1/ipshared/usu.edu/sevensegmentdriver_v1_0/bcd.v"
verilog xil_defaultlib  "../../../1_2_SevenSegment.ip_user_files/bd/design_1/ipshared/usu.edu/sevensegmentdriver_v1_0/SevenSegmentTop.v"
verilog xil_defaultlib  "../../../1_2_SevenSegment.ip_user_files/bd/design_1/ip/design_1_SevenSegmentDriver_0_0/sim/design_1_SevenSegmentDriver_0_0.v"
verilog xil_defaultlib  "../../../1_2_SevenSegment.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v"
verilog xil_defaultlib  "../../../1_2_SevenSegment.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v"
verilog xil_defaultlib  "../../../1_2_SevenSegment.ip_user_files/bd/design_1/ipshared/xilinx.com/xlconcat_v2_1/xlconcat.v"
verilog xil_defaultlib  "../../../1_2_SevenSegment.ip_user_files/bd/design_1/ip/design_1_xlconcat_0_0/sim/design_1_xlconcat_0_0.v"
verilog xil_defaultlib  "../../../1_2_SevenSegment.ip_user_files/bd/design_1/hdl/design_1.v"
verilog xil_defaultlib  "../../../1_2_SevenSegment.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
