
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.080630                       # Number of seconds simulated
sim_ticks                                 80629639500                       # Number of ticks simulated
final_tick                                80629639500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  41231                       # Simulator instruction rate (inst/s)
host_op_rate                                    47803                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               16762817                       # Simulator tick rate (ticks/s)
host_mem_usage                                 677620                       # Number of bytes of host memory used
host_seconds                                  4810.03                       # Real time elapsed on the host
sim_insts                                   198322271                       # Number of instructions simulated
sim_ops                                     229933664                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  80629639500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst         1172928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data         2488896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::l2.prefetcher      3621440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            7283264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst      1172928                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1172928                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      2923968                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2923968                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst            18327                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data            38889                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::l2.prefetcher        56585                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              113801                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         45687                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              45687                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst           14547107                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           30868252                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::l2.prefetcher      44914501                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              90329859                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst      14547107                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         14547107                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        36264183                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             36264183                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        36264183                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst          14547107                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          30868252                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::l2.prefetcher     44914501                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            126594042                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      113802                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      45687                       # Number of write requests accepted
system.mem_ctrls.readBursts                    113802                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    45687                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                7175040                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  108288                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2921984                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 7283328                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2923968                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   1692                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     2                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              6510                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              4363                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9194                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              6395                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              5732                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              5523                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             11826                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              9811                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              6706                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              4852                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10935                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             7683                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             4105                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             4768                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             7317                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6390                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2231                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2393                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3362                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3715                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3489                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2338                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              4458                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2914                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2153                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1886                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2692                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             3371                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2723                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2691                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2158                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             3082                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   80629627500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                113802                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                45687                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   61732                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   19089                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    9892                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    5740                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    3862                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    3298                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    2716                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    2161                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    1520                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     767                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    530                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    346                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    269                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    188                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1898                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2406                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2566                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2673                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2767                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2855                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2878                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2893                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2990                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2999                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2975                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2913                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2866                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2723                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2693                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     45                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        43915                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    229.882637                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   145.094261                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   261.285640                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        19009     43.29%     43.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        12167     27.71%     70.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4545     10.35%     81.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2312      5.26%     86.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1469      3.35%     89.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          863      1.97%     91.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          612      1.39%     93.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          450      1.02%     94.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2488      5.67%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        43915                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2667                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      42.025872                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     35.685357                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    107.309770                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          2666     99.96%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5376-5631            1      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2667                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2667                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.118860                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.061227                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.453108                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1473     55.23%     55.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               43      1.61%     56.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              810     30.37%     87.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              194      7.27%     94.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               64      2.40%     96.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               44      1.65%     98.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               21      0.79%     99.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               12      0.45%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                2      0.07%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                3      0.11%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2667                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   4696277587                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              6798340087                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  560550000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     41889.91                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                60639.91                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        88.99                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        36.24                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     90.33                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     36.26                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.98                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.70                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.28                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.34                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.70                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    83522                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   30317                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.50                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                66.36                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     505549.77                       # Average gap between requests
system.mem_ctrls.pageHitRate                    72.14                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                159850320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 84947280                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               423780420                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy              129978000                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         5104585200.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           2587070970                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy            265234560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy     12449225790                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy      7310350560                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       7613728500                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            36131025900                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            448.110969                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime          74260404618                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE    496914250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    2169464000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  27922164750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN  19037345278                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    3702856632                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  27300894590                       # Time in different power states
system.mem_ctrls_1.actEnergy                153781320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 81710145                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               376677840                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy              108346320                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         4879012320.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           2643577350                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            254201760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy     11620438950                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy      7028828640                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy       8172665400                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            35320519305                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            438.058753                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime          74167213401                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE    472839752                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    2073696000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  30379826250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN  18304296119                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    3915614097                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN  25483367282                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  80629639500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                43988556                       # Number of BP lookups
system.cpu.branchPred.condPredicted          25132735                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           1926485                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             23639414                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                19611653                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             82.961672                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                 6766697                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect             206294                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         2220053                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits            2164763                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            55290                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted        94963                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  80629639500                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  80629639500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  80629639500                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  80629639500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                    75                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     80629639500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        161259280                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            6104143                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      255038406                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    43988556                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           28543113                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                     150699539                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 3874190                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                 9365                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           246                       # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles        17228                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                  86269809                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 75181                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          158767616                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.855289                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.081769                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 17404702     10.96%     10.96% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                 53832902     33.91%     44.87% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 21863169     13.77%     58.64% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                 65666843     41.36%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                3                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            158767616                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.272782                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.581543                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 12549756                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              20796483                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                 117107588                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               6407161                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                1906628                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved             18595856                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                 31244                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts              273893703                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts               7806960                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                1906628                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 21174020                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                11720506                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles         280839                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                 114607928                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               9077695                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              266215636                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts               3654172                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents               2516379                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                1976783                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 224445                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                2207393                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands           356127448                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups            1257715193                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        353214181                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups                16                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             305760562                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 50366885                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts               9139                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts           6164                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  12643279                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             30265165                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            24087031                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           1178534                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          5845580                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  262581852                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded               11887                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 244654929                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued           2344767                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        32660074                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined    101426794                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            372                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     158767616                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.540962                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.041076                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            34465415     21.71%     21.71% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            34273286     21.59%     43.30% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            61241986     38.57%     81.87% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            27250461     17.16%     99.03% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1536052      0.97%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                 416      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       158767616                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                38122245     74.89%     74.89% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                   1161      0.00%     74.89% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     74.89% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     74.89% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     74.89% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     74.89% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     74.89% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     74.89% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     74.89% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     74.89% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     74.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     74.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     74.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     74.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     74.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     74.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     74.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     74.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     74.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     74.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     74.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     74.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     74.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     74.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     74.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     74.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     74.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     74.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     74.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     74.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     74.89% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                8195203     16.10%     90.99% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite               4587835      9.01%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               14      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 8      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             190237947     77.76%     77.76% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult              1799381      0.74%     78.49% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     78.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     78.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     78.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     78.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     78.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     78.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     78.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     78.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     78.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     78.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     78.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     78.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     78.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     78.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     78.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     78.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     78.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     78.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     78.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     78.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     78.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     78.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     78.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     78.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc           2956      0.00%     78.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     78.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.49% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             29818798     12.19%     90.68% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            22795823      9.32%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             16      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              244654929                       # Type of FU issued
system.cpu.iq.rate                           1.517153                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                    50906458                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.208075                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          701328653                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         295265215                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    240192309                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                  46                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                 16                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses           16                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              295561349                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                      30                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           693455                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      4653965                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses         4605                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation        11556                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores      2285749                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads      1052525                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked         65713                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                1906628                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                 3545741                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                271173                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           262593773                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              30265165                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             24087031                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts               6136                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                  20748                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                234826                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents          11556                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect        1138209                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       836425                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts              1974634                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             242143666                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              28916153                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           2511263                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                            34                       # number of nop insts executed
system.cpu.iew.exec_refs                     51353902                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 35999958                       # Number of branches executed
system.cpu.iew.exec_stores                   22437749                       # Number of stores executed
system.cpu.iew.exec_rate                     1.501580                       # Inst execution rate
system.cpu.iew.wb_sent                      240348185                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     240192325                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 155871517                       # num instructions producing a value
system.cpu.iew.wb_consumers                 361585943                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.489479                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.431077                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts        29125803                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           11515                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           1896024                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    154185798                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.491277                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.807967                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     51327984     33.29%     33.29% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     50440764     32.71%     66.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     24791627     16.08%     82.08% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      9550484      6.19%     88.28% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      6516928      4.23%     92.50% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      3538958      2.30%     94.80% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      2606995      1.69%     96.49% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7      1442742      0.94%     97.43% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      3969316      2.57%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    154185798                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            198322271                       # Number of instructions committed
system.cpu.commit.committedOps              229933664                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       47412482                       # Number of memory references committed
system.cpu.commit.loads                      25611200                       # Number of loads committed
system.cpu.commit.membars                        5751                       # Number of memory barriers committed
system.cpu.commit.branches                   34643063                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                         16                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 213035272                       # Number of committed integer instructions.
system.cpu.commit.function_calls              8279493                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        180897224     78.67%     78.67% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult         1621002      0.70%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc         2956      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        25611200     11.14%     90.52% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       21801266      9.48%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         229933664                       # Class of committed instruction
system.cpu.commit.bw_lim_events               3969316                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                    409274987                       # The number of ROB reads
system.cpu.rob.rob_writes                   522707243                       # The number of ROB writes
system.cpu.timesIdled                           31063                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                         2491664                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   198322271                       # Number of Instructions Simulated
system.cpu.committedOps                     229933664                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.813117                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.813117                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.229835                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.229835                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                300033480                       # number of integer regfile reads
system.cpu.int_regfile_writes               171743587                       # number of integer regfile writes
system.cpu.fp_regfile_reads                        16                       # number of floating regfile reads
system.cpu.cc_regfile_reads                 826921626                       # number of cc regfile reads
system.cpu.cc_regfile_writes                142955551                       # number of cc regfile writes
system.cpu.misc_regfile_reads                48872452                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  22757                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  80629639500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements            689287                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1023.287481                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            46568034                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            690311                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             67.459499                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            167500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1023.287481                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999304                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999304                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           72                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          304                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          648                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          96615833                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         96615833                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  80629639500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     25848998                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        25848998                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     20707355                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       20707355                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data         5903                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         5903                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data         5689                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         5689                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data      46556353                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         46556353                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     46556353                       # number of overall hits
system.cpu.dcache.overall_hits::total        46556353                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       689773                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        689773                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       704952                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       704952                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data           91                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total           91                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data      1394725                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1394725                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      1394725                       # number of overall misses
system.cpu.dcache.overall_misses::total       1394725                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  10141515500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  10141515500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   7957740004                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   7957740004                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data       934500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       934500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  18099255504                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  18099255504                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  18099255504                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  18099255504                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     26538771                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     26538771                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     21412307                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     21412307                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data         5994                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         5994                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data         5689                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         5689                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     47951078                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     47951078                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     47951078                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     47951078                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.025991                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.025991                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.032923                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.032923                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.015182                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.015182                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.029086                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.029086                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.029086                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.029086                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 14702.685521                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 14702.685521                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 11288.343042                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 11288.343042                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 10269.230769                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 10269.230769                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 12976.934883                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 12976.934883                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 12976.934883                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 12976.934883                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         5791                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets       629434                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               441                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           56024                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    13.131519                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    11.235078                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks       689287                       # number of writebacks
system.cpu.dcache.writebacks::total            689287                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data       185957                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       185957                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data       518442                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       518442                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data           91                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total           91                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data       704399                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       704399                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data       704399                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       704399                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       503816                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       503816                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       186510                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       186510                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       690326                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       690326                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       690326                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       690326                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   6890888500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   6890888500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   2576969685                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2576969685                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   9467858185                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   9467858185                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   9467858185                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   9467858185                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.018984                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.018984                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.008710                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.008710                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.014396                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.014396                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.014396                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.014396                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 13677.391151                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 13677.391151                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 13816.790976                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 13816.790976                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 13715.053735                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 13715.053735                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 13715.053735                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 13715.053735                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  80629639500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  80629639500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  80629639500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements            297023                       # number of replacements
system.cpu.icache.tags.tagsinuse           255.952373                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            85957585                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            297279                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            289.147854                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             83500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   255.952373                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999814                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999814                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           75                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          166                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         172836669                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        172836669                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  80629639500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     85957589                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        85957589                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      85957589                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         85957589                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     85957589                       # number of overall hits
system.cpu.icache.overall_hits::total        85957589                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst       312099                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        312099                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst       312099                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         312099                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst       312099                       # number of overall misses
system.cpu.icache.overall_misses::total        312099                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst   4437488651                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   4437488651                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst   4437488651                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   4437488651                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst   4437488651                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   4437488651                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     86269688                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     86269688                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     86269688                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     86269688                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     86269688                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     86269688                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.003618                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003618                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.003618                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003618                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.003618                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003618                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 14218.208488                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 14218.208488                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 14218.208488                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 14218.208488                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 14218.208488                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 14218.208488                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs       407806                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets           55                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs             17267                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    23.617652                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets    27.500000                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks       297023                       # number of writebacks
system.cpu.icache.writebacks::total            297023                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst        14804                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        14804                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst        14804                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        14804                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst        14804                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        14804                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst       297295                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       297295                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst       297295                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       297295                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst       297295                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       297295                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst   3996670686                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   3996670686                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst   3996670686                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   3996670686                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst   3996670686                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   3996670686                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.003446                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003446                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.003446                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003446                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.003446                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003446                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 13443.450734                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 13443.450734                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 13443.450734                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 13443.450734                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 13443.450734                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 13443.450734                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  80629639500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  80629639500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED  80629639500                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.num_hwpf_issued          1428071                       # number of hwpf issued
system.l2.prefetcher.pfIdentified             1430283                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                 1946                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                173381                       # number of prefetches not generated due to page crossing
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  80629639500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                    103313                       # number of replacements
system.l2.tags.tagsinuse                  3950.249337                       # Cycle average of tags in use
system.l2.tags.total_refs                           0                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    107349                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                             0                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                   2395000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     3668.700884                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::l2.prefetcher   281.548452                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.895679                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::l2.prefetcher     0.068737                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.964416                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022           149                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          3887                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2          124                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3           11                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          146                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          664                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2851                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          226                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.036377                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.948975                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  16787243                       # Number of tag accesses
system.l2.tags.data_accesses                 16787243                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED  80629639500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks       537055                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           537055                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks       444035                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           444035                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data             172745                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                172745                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst          278946                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             278946                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data         475949                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            475949                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                278946                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                648694                       # number of demand (read+write) hits
system.l2.demand_hits::total                   927640                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst               278946                       # number of overall hits
system.l2.overall_hits::cpu.data               648694                       # number of overall hits
system.l2.overall_hits::total                  927640                       # number of overall hits
system.l2.UpgradeReq_misses::cpu.data              15                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 15                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::cpu.data            13764                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               13764                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst         18334                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            18334                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data        27853                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           27853                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst               18334                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data               41617                       # number of demand (read+write) misses
system.l2.demand_misses::total                  59951                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst              18334                       # number of overall misses
system.l2.overall_misses::cpu.data              41617                       # number of overall misses
system.l2.overall_misses::total                 59951                       # number of overall misses
system.l2.UpgradeReq_miss_latency::cpu.data        21500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        21500                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data   1147339000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1147339000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst   1864821000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   1864821000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data   3020789000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   3020789000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst    1864821000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data    4168128000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       6032949000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst   1864821000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data   4168128000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      6032949000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks       537055                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       537055                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks       444035                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       444035                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data            15                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               15                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         186509                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            186509                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst       297280                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         297280                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data       503802                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        503802                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst            297280                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data            690311                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               987591                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst           297280                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data           690311                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              987591                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::cpu.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total               1                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.073798                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.073798                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.061672                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.061672                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.055286                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.055286                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.061672                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.060287                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.060704                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.061672                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.060287                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.060704                       # miss rate for overall accesses
system.l2.UpgradeReq_avg_miss_latency::cpu.data  1433.333333                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  1433.333333                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 83357.962802                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 83357.962802                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 101713.810407                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 101713.810407                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 108454.708649                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 108454.708649                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 101713.810407                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 100154.456112                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 100631.332255                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 101713.810407                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 100154.456112                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 100631.332255                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                     11320                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::writebacks                45687                       # number of writebacks
system.l2.writebacks::total                     45687                       # number of writebacks
system.l2.ReadExReq_mshr_hits::cpu.data          2211                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total             2211                       # number of ReadExReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu.inst            5                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             5                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu.data          517                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total          517                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::cpu.inst                5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu.data             2728                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                2733                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu.inst               5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu.data            2728                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               2733                       # number of overall MSHR hits
system.l2.HardPFReq_mshr_misses::l2.prefetcher       241657                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total         241657                       # number of HardPFReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu.data           15                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            15                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data        11553                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          11553                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst        18329                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        18329                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data        27336                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        27336                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst          18329                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data          38889                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             57218                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst         18329                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data         38889                       # number of overall MSHR misses
system.l2.overall_mshr_misses::l2.prefetcher       241657                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           298875                       # number of overall MSHR misses
system.l2.HardPFReq_mshr_miss_latency::l2.prefetcher   5132089458                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total   5132089458                       # number of HardPFReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu.data       235500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       235500                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data    991172500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    991172500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst   1754540000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   1754540000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data   2827283000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   2827283000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst   1754540000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data   3818455500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   5572995500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst   1754540000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data   3818455500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::l2.prefetcher   5132089458                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  10705084958                       # number of overall MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.061943                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.061943                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.061656                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.061656                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.054259                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.054259                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.061656                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.056335                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.057937                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.061656                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.056335                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.302630                       # mshr miss rate for overall accesses
system.l2.HardPFReq_avg_mshr_miss_latency::l2.prefetcher 21237.081723                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 21237.081723                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu.data        15700                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        15700                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 85793.516835                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 85793.516835                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 95724.807682                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 95724.807682                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 103427.092479                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 103427.092479                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 95724.807682                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 98188.575175                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 97399.341116                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 95724.807682                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 98188.575175                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::l2.prefetcher 21237.081723                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 35817.933778                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests        217130                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       108518                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  80629639500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             102248                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        45687                       # Transaction distribution
system.membus.trans_dist::CleanEvict            57626                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               15                       # Transaction distribution
system.membus.trans_dist::ReadExReq             11553                       # Transaction distribution
system.membus.trans_dist::ReadExResp            11553                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         102249                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       330931                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 330931                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     10207232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                10207232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            113817                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  113817    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              113817                       # Request fanout histogram
system.membus.reqLayer0.occupancy           447219126                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy          598758528                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.7                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      1973931                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       986329                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests         5271                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops         185094                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops       185094                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  80629639500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            801095                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       582742                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       449255                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           57626                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq           263402                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              15                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             15                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           186509                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          186509                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        297295                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       503802                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       891596                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2069939                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2961535                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     38035264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     88294272                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              126329536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          366730                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2924928                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1354336                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.140573                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.347581                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1163953     85.94%     85.94% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 190383     14.06%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1354336                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1973275500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         446011356                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1035515916                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.3                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
