# compile vhdl design source files
vhdl work  "../../../crystand_hw1_0_fw1_0.srcs/sources_1/imports/sources_1/import/main/Fdcr.vhd"
vhdl work  "../../../crystand_hw1_0_fw1_0.srcs/sources_1/imports/sources_1/import/main/DoubleNibbleDetect.vhd"
vhdl work  "../../../crystand_hw1_0_fw1_0.srcs/sources_1/imports/sources_1/import/main/GenPulse.vhd"
vhdl work  "../../../crystand_hw1_0_fw1_0.srcs/sources_1/imports/sources_1/import/main/AdcClock.vhd"
vhdl work  "../../../crystand_hw1_0_fw1_0.srcs/sources_1/imports/sources_1/import/main/AdcData.vhd"
vhdl work  "../../../crystand_hw1_0_fw1_0.srcs/sources_1/imports/sources_1/import/main/AdcFrame.vhd"
vhdl work  "../../../crystand_hw1_0_fw1_0.srcs/sources_1/new/new_types.vhd"
vhdl work  "../../../crystand_hw1_0_fw1_0.ip_user_files/ip/c_counter_binary_ch/sim/c_counter_binary_ch.vhd"
vhdl work  "../../../crystand_hw1_0_fw1_0.srcs/sources_1/new/adc_deser.vhd"
vhdl work  "../../../crystand_hw1_0_fw1_0.srcs/sources_1/new/bound_comparator.vhd"
vhdl work  "../../../crystand_hw1_0_fw1_0.srcs/sources_1/new/buffers_block.vhd"
vhdl work  "../../../crystand_hw1_0_fw1_0.srcs/sources_1/new/shaper_controller.vhd"
vhdl work  "../../../crystand_hw1_0_fw1_0.srcs/sources_1/new/trigg_system.vhd"
vhdl work  "../../../crystand_hw1_0_fw1_0.srcs/sources_1/new/infrastructure_top.vhd"
vhdl work  "../../../crystand_hw1_0_fw1_0.srcs/sources_1/imports/new/pl_top.vhd"
vhdl work  "../../../crystand_hw1_0_fw1_0.srcs/sim_1/imports/new/tb_adc.vhd"
vhdl work  "../../../crystand_hw1_0_fw1_0.srcs/sim_1/new/tb_pl_top.vhd"

# Do not sort compile order
nosort
