Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b9aa6fe52c7d46f3a60d82952641c482 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 9 for port 'in1' [C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/new/CPU.v:199]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Mux2_32
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IF_ID_Registers
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.Sign_extend
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.Mux2_9
Compiling module xil_defaultlib.HazardDetectionUnit
Compiling module xil_defaultlib.ID_EX_Registers
Compiling module xil_defaultlib.ForwardingUnit
Compiling module xil_defaultlib.Mux3_32
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.Mux2_5
Compiling module xil_defaultlib.EX_MEM_Registers
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEM_WB_Registers
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
