vendor_name = ModelSim
source_file = 1, C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/synthesis/EmbarcadoVGA.qip
source_file = 1, C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/synthesis/EmbarcadoVGA.v
source_file = 1, C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/synthesis/submodules/altera_reset_controller.v
source_file = 1, C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/synthesis/submodules/altera_reset_synchronizer.v
source_file = 1, C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/synthesis/submodules/altera_reset_controller.sdc
source_file = 1, C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/synthesis/submodules/EmbarcadoVGA_mm_interconnect_0.v
source_file = 1, C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/synthesis/submodules/altera_merlin_slave_translator.sv
source_file = 1, C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/synthesis/submodules/altera_merlin_master_translator.sv
source_file = 1, C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/synthesis/submodules/EmbarcadoVGA_sdram_controller.v
source_file = 1, C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/synthesis/submodules/EmbarcadoVGA_sdram_controller_test_component.v
source_file = 1, C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/synthesis/submodules/Master_Interface.v
source_file = 1, C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/clockDivider.v
source_file = 1, C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/vgaController.v
source_file = 1, C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/doubleBuffer.v
source_file = 1, C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/top.v
source_file = 1, C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/ModuloVgaController.bdf
source_file = 1, C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/ModelSim/vgaController_TB.v
source_file = 1, run_module.do
source_file = 1, C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/clkDivider.qip
source_file = 1, C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/clkDivider.vhd
source_file = 1, C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/fifo_dualClock.qip
source_file = 1, C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/fifo_dualClock.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_counter.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_graycounter.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fefifo.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_gray2bin.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dffpipe.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_sync_fifo.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram_fifo.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/db/dcfifo_9lf1.tdf
source_file = 1, C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/db/a_graycounter_3p6.tdf
source_file = 1, C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/db/a_graycounter_v6c.tdf
source_file = 1, C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/db/altsyncram_0c41.tdf
source_file = 1, C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/db/alt_synch_pipe_pal.tdf
source_file = 1, C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/db/dffpipe_a09.tdf
source_file = 1, C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/db/alt_synch_pipe_qal.tdf
source_file = 1, C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/db/dffpipe_b09.tdf
source_file = 1, C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/db/cmpr_n76.tdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_pll.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratixii_pll.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/cycloneii_pll.inc
source_file = 1, C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/db/clkdivider_altpll.v
design_name = ModuloVgaController
instance = comp, \outRequest~output , outRequest~output, ModuloVgaController, 1
instance = comp, \locked~output , locked~output, ModuloVgaController, 1
instance = comp, \VGA_HS~output , VGA_HS~output, ModuloVgaController, 1
instance = comp, \VGA_VS~output , VGA_VS~output, ModuloVgaController, 1
instance = comp, \VGA_BLANK_N~output , VGA_BLANK_N~output, ModuloVgaController, 1
instance = comp, \VGA_SYNC_N~output , VGA_SYNC_N~output, ModuloVgaController, 1
instance = comp, \VGA_CLK~output , VGA_CLK~output, ModuloVgaController, 1
instance = comp, \DRAM_CAS_N~output , DRAM_CAS_N~output, ModuloVgaController, 1
instance = comp, \DRAM_CKE~output , DRAM_CKE~output, ModuloVgaController, 1
instance = comp, \DRAM_CS_N~output , DRAM_CS_N~output, ModuloVgaController, 1
instance = comp, \DRAM_RAS_N~output , DRAM_RAS_N~output, ModuloVgaController, 1
instance = comp, \DRAM_WE_N~output , DRAM_WE_N~output, ModuloVgaController, 1
instance = comp, \DRAM_ADDR[12]~output , DRAM_ADDR[12]~output, ModuloVgaController, 1
instance = comp, \DRAM_ADDR[11]~output , DRAM_ADDR[11]~output, ModuloVgaController, 1
instance = comp, \DRAM_ADDR[10]~output , DRAM_ADDR[10]~output, ModuloVgaController, 1
instance = comp, \DRAM_ADDR[9]~output , DRAM_ADDR[9]~output, ModuloVgaController, 1
instance = comp, \DRAM_ADDR[8]~output , DRAM_ADDR[8]~output, ModuloVgaController, 1
instance = comp, \DRAM_ADDR[7]~output , DRAM_ADDR[7]~output, ModuloVgaController, 1
instance = comp, \DRAM_ADDR[6]~output , DRAM_ADDR[6]~output, ModuloVgaController, 1
instance = comp, \DRAM_ADDR[5]~output , DRAM_ADDR[5]~output, ModuloVgaController, 1
instance = comp, \DRAM_ADDR[4]~output , DRAM_ADDR[4]~output, ModuloVgaController, 1
instance = comp, \DRAM_ADDR[3]~output , DRAM_ADDR[3]~output, ModuloVgaController, 1
instance = comp, \DRAM_ADDR[2]~output , DRAM_ADDR[2]~output, ModuloVgaController, 1
instance = comp, \DRAM_ADDR[1]~output , DRAM_ADDR[1]~output, ModuloVgaController, 1
instance = comp, \DRAM_ADDR[0]~output , DRAM_ADDR[0]~output, ModuloVgaController, 1
instance = comp, \DRAM_BA[1]~output , DRAM_BA[1]~output, ModuloVgaController, 1
instance = comp, \DRAM_BA[0]~output , DRAM_BA[0]~output, ModuloVgaController, 1
instance = comp, \DRAM_DQM[3]~output , DRAM_DQM[3]~output, ModuloVgaController, 1
instance = comp, \DRAM_DQM[2]~output , DRAM_DQM[2]~output, ModuloVgaController, 1
instance = comp, \DRAM_DQM[1]~output , DRAM_DQM[1]~output, ModuloVgaController, 1
instance = comp, \DRAM_DQM[0]~output , DRAM_DQM[0]~output, ModuloVgaController, 1
instance = comp, \outX[9]~output , outX[9]~output, ModuloVgaController, 1
instance = comp, \outX[8]~output , outX[8]~output, ModuloVgaController, 1
instance = comp, \outX[7]~output , outX[7]~output, ModuloVgaController, 1
instance = comp, \outX[6]~output , outX[6]~output, ModuloVgaController, 1
instance = comp, \outX[5]~output , outX[5]~output, ModuloVgaController, 1
instance = comp, \outX[4]~output , outX[4]~output, ModuloVgaController, 1
instance = comp, \outX[3]~output , outX[3]~output, ModuloVgaController, 1
instance = comp, \outX[2]~output , outX[2]~output, ModuloVgaController, 1
instance = comp, \outX[1]~output , outX[1]~output, ModuloVgaController, 1
instance = comp, \outX[0]~output , outX[0]~output, ModuloVgaController, 1
instance = comp, \outY[9]~output , outY[9]~output, ModuloVgaController, 1
instance = comp, \outY[8]~output , outY[8]~output, ModuloVgaController, 1
instance = comp, \outY[7]~output , outY[7]~output, ModuloVgaController, 1
instance = comp, \outY[6]~output , outY[6]~output, ModuloVgaController, 1
instance = comp, \outY[5]~output , outY[5]~output, ModuloVgaController, 1
instance = comp, \outY[4]~output , outY[4]~output, ModuloVgaController, 1
instance = comp, \outY[3]~output , outY[3]~output, ModuloVgaController, 1
instance = comp, \outY[2]~output , outY[2]~output, ModuloVgaController, 1
instance = comp, \outY[1]~output , outY[1]~output, ModuloVgaController, 1
instance = comp, \outY[0]~output , outY[0]~output, ModuloVgaController, 1
instance = comp, \VGA_B[7]~output , VGA_B[7]~output, ModuloVgaController, 1
instance = comp, \VGA_B[6]~output , VGA_B[6]~output, ModuloVgaController, 1
instance = comp, \VGA_B[5]~output , VGA_B[5]~output, ModuloVgaController, 1
instance = comp, \VGA_B[4]~output , VGA_B[4]~output, ModuloVgaController, 1
instance = comp, \VGA_B[3]~output , VGA_B[3]~output, ModuloVgaController, 1
instance = comp, \VGA_B[2]~output , VGA_B[2]~output, ModuloVgaController, 1
instance = comp, \VGA_B[1]~output , VGA_B[1]~output, ModuloVgaController, 1
instance = comp, \VGA_B[0]~output , VGA_B[0]~output, ModuloVgaController, 1
instance = comp, \VGA_G[7]~output , VGA_G[7]~output, ModuloVgaController, 1
instance = comp, \VGA_G[6]~output , VGA_G[6]~output, ModuloVgaController, 1
instance = comp, \VGA_G[5]~output , VGA_G[5]~output, ModuloVgaController, 1
instance = comp, \VGA_G[4]~output , VGA_G[4]~output, ModuloVgaController, 1
instance = comp, \VGA_G[3]~output , VGA_G[3]~output, ModuloVgaController, 1
instance = comp, \VGA_G[2]~output , VGA_G[2]~output, ModuloVgaController, 1
instance = comp, \VGA_G[1]~output , VGA_G[1]~output, ModuloVgaController, 1
instance = comp, \VGA_G[0]~output , VGA_G[0]~output, ModuloVgaController, 1
instance = comp, \VGA_R[7]~output , VGA_R[7]~output, ModuloVgaController, 1
instance = comp, \VGA_R[6]~output , VGA_R[6]~output, ModuloVgaController, 1
instance = comp, \VGA_R[5]~output , VGA_R[5]~output, ModuloVgaController, 1
instance = comp, \VGA_R[4]~output , VGA_R[4]~output, ModuloVgaController, 1
instance = comp, \VGA_R[3]~output , VGA_R[3]~output, ModuloVgaController, 1
instance = comp, \VGA_R[2]~output , VGA_R[2]~output, ModuloVgaController, 1
instance = comp, \VGA_R[1]~output , VGA_R[1]~output, ModuloVgaController, 1
instance = comp, \VGA_R[0]~output , VGA_R[0]~output, ModuloVgaController, 1
instance = comp, \DRAM_DQ[31]~output , DRAM_DQ[31]~output, ModuloVgaController, 1
instance = comp, \DRAM_DQ[30]~output , DRAM_DQ[30]~output, ModuloVgaController, 1
instance = comp, \DRAM_DQ[29]~output , DRAM_DQ[29]~output, ModuloVgaController, 1
instance = comp, \DRAM_DQ[28]~output , DRAM_DQ[28]~output, ModuloVgaController, 1
instance = comp, \DRAM_DQ[27]~output , DRAM_DQ[27]~output, ModuloVgaController, 1
instance = comp, \DRAM_DQ[26]~output , DRAM_DQ[26]~output, ModuloVgaController, 1
instance = comp, \DRAM_DQ[25]~output , DRAM_DQ[25]~output, ModuloVgaController, 1
instance = comp, \DRAM_DQ[24]~output , DRAM_DQ[24]~output, ModuloVgaController, 1
instance = comp, \DRAM_DQ[23]~output , DRAM_DQ[23]~output, ModuloVgaController, 1
instance = comp, \DRAM_DQ[22]~output , DRAM_DQ[22]~output, ModuloVgaController, 1
instance = comp, \DRAM_DQ[21]~output , DRAM_DQ[21]~output, ModuloVgaController, 1
instance = comp, \DRAM_DQ[20]~output , DRAM_DQ[20]~output, ModuloVgaController, 1
instance = comp, \DRAM_DQ[19]~output , DRAM_DQ[19]~output, ModuloVgaController, 1
instance = comp, \DRAM_DQ[18]~output , DRAM_DQ[18]~output, ModuloVgaController, 1
instance = comp, \DRAM_DQ[17]~output , DRAM_DQ[17]~output, ModuloVgaController, 1
instance = comp, \DRAM_DQ[16]~output , DRAM_DQ[16]~output, ModuloVgaController, 1
instance = comp, \DRAM_DQ[15]~output , DRAM_DQ[15]~output, ModuloVgaController, 1
instance = comp, \DRAM_DQ[14]~output , DRAM_DQ[14]~output, ModuloVgaController, 1
instance = comp, \DRAM_DQ[13]~output , DRAM_DQ[13]~output, ModuloVgaController, 1
instance = comp, \DRAM_DQ[12]~output , DRAM_DQ[12]~output, ModuloVgaController, 1
instance = comp, \DRAM_DQ[11]~output , DRAM_DQ[11]~output, ModuloVgaController, 1
instance = comp, \DRAM_DQ[10]~output , DRAM_DQ[10]~output, ModuloVgaController, 1
instance = comp, \DRAM_DQ[9]~output , DRAM_DQ[9]~output, ModuloVgaController, 1
instance = comp, \DRAM_DQ[8]~output , DRAM_DQ[8]~output, ModuloVgaController, 1
instance = comp, \DRAM_DQ[7]~output , DRAM_DQ[7]~output, ModuloVgaController, 1
instance = comp, \DRAM_DQ[6]~output , DRAM_DQ[6]~output, ModuloVgaController, 1
instance = comp, \DRAM_DQ[5]~output , DRAM_DQ[5]~output, ModuloVgaController, 1
instance = comp, \DRAM_DQ[4]~output , DRAM_DQ[4]~output, ModuloVgaController, 1
instance = comp, \DRAM_DQ[3]~output , DRAM_DQ[3]~output, ModuloVgaController, 1
instance = comp, \DRAM_DQ[2]~output , DRAM_DQ[2]~output, ModuloVgaController, 1
instance = comp, \DRAM_DQ[1]~output , DRAM_DQ[1]~output, ModuloVgaController, 1
instance = comp, \DRAM_DQ[0]~output , DRAM_DQ[0]~output, ModuloVgaController, 1
instance = comp, \~ALTERA_DCLK~~obuf , ~ALTERA_DCLK~~obuf, ModuloVgaController, 1
instance = comp, \~ALTERA_nCEO~~obuf , ~ALTERA_nCEO~~obuf, ModuloVgaController, 1
instance = comp, \CLOCK_50~input , CLOCK_50~input, ModuloVgaController, 1
instance = comp, \inst|altpll_component|auto_generated|pll1 , inst|altpll_component|auto_generated|pll1, ModuloVgaController, 1
instance = comp, \inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl , inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl, ModuloVgaController, 1
instance = comp, \inst1|vCount[0]~10 , inst1|vCount[0]~10, ModuloVgaController, 1
instance = comp, \KEY[0]~input , KEY[0]~input, ModuloVgaController, 1
instance = comp, \inst1|vCount[1]~12 , inst1|vCount[1]~12, ModuloVgaController, 1
instance = comp, \inst1|hCount[0]~10 , inst1|hCount[0]~10, ModuloVgaController, 1
instance = comp, \inst1|hCount[5]~20 , inst1|hCount[5]~20, ModuloVgaController, 1
instance = comp, \inst1|hCount[6]~23 , inst1|hCount[6]~23, ModuloVgaController, 1
instance = comp, \inst1|hCount[6] , inst1|hCount[6], ModuloVgaController, 1
instance = comp, \inst1|hCount[7]~25 , inst1|hCount[7]~25, ModuloVgaController, 1
instance = comp, \inst1|hCount[7] , inst1|hCount[7], ModuloVgaController, 1
instance = comp, \inst1|LessThan2~0 , inst1|LessThan2~0, ModuloVgaController, 1
instance = comp, \inst1|hCount[8]~27 , inst1|hCount[8]~27, ModuloVgaController, 1
instance = comp, \inst1|hCount[8] , inst1|hCount[8], ModuloVgaController, 1
instance = comp, \inst1|hCount[9]~29 , inst1|hCount[9]~29, ModuloVgaController, 1
instance = comp, \inst1|hCount[9] , inst1|hCount[9], ModuloVgaController, 1
instance = comp, \inst1|hCount[6]~22 , inst1|hCount[6]~22, ModuloVgaController, 1
instance = comp, \inst1|hCount[0] , inst1|hCount[0], ModuloVgaController, 1
instance = comp, \inst1|hCount[1]~12 , inst1|hCount[1]~12, ModuloVgaController, 1
instance = comp, \inst1|hCount[1] , inst1|hCount[1], ModuloVgaController, 1
instance = comp, \inst1|hCount[2]~14 , inst1|hCount[2]~14, ModuloVgaController, 1
instance = comp, \inst1|hCount[2] , inst1|hCount[2], ModuloVgaController, 1
instance = comp, \inst1|hCount[3]~16 , inst1|hCount[3]~16, ModuloVgaController, 1
instance = comp, \inst1|hCount[3] , inst1|hCount[3], ModuloVgaController, 1
instance = comp, \inst1|hCount[4]~18 , inst1|hCount[4]~18, ModuloVgaController, 1
instance = comp, \inst1|hCount[4] , inst1|hCount[4], ModuloVgaController, 1
instance = comp, \inst1|hCount[5] , inst1|hCount[5], ModuloVgaController, 1
instance = comp, \inst1|LessThan3~1 , inst1|LessThan3~1, ModuloVgaController, 1
instance = comp, \inst1|LessThan3~0 , inst1|LessThan3~0, ModuloVgaController, 1
instance = comp, \inst1|Equal0~1 , inst1|Equal0~1, ModuloVgaController, 1
instance = comp, \inst1|vCount[1]~13 , inst1|vCount[1]~13, ModuloVgaController, 1
instance = comp, \inst1|vCount[0] , inst1|vCount[0], ModuloVgaController, 1
instance = comp, \inst1|vCount[1]~14 , inst1|vCount[1]~14, ModuloVgaController, 1
instance = comp, \inst1|vCount[1] , inst1|vCount[1], ModuloVgaController, 1
instance = comp, \inst1|vCount[2]~16 , inst1|vCount[2]~16, ModuloVgaController, 1
instance = comp, \inst1|vCount[2] , inst1|vCount[2], ModuloVgaController, 1
instance = comp, \inst1|vCount[3]~18 , inst1|vCount[3]~18, ModuloVgaController, 1
instance = comp, \inst1|vCount[3] , inst1|vCount[3], ModuloVgaController, 1
instance = comp, \inst1|LessThan5~0 , inst1|LessThan5~0, ModuloVgaController, 1
instance = comp, \inst1|vCount[4]~20 , inst1|vCount[4]~20, ModuloVgaController, 1
instance = comp, \inst1|vCount[4] , inst1|vCount[4], ModuloVgaController, 1
instance = comp, \inst1|vCount[5]~22 , inst1|vCount[5]~22, ModuloVgaController, 1
instance = comp, \inst1|vCount[5] , inst1|vCount[5], ModuloVgaController, 1
instance = comp, \inst1|vCount[6]~24 , inst1|vCount[6]~24, ModuloVgaController, 1
instance = comp, \inst1|vCount[6] , inst1|vCount[6], ModuloVgaController, 1
instance = comp, \inst1|vCount[7]~26 , inst1|vCount[7]~26, ModuloVgaController, 1
instance = comp, \inst1|vCount[7] , inst1|vCount[7], ModuloVgaController, 1
instance = comp, \inst1|vCount[8]~28 , inst1|vCount[8]~28, ModuloVgaController, 1
instance = comp, \inst1|vCount[8] , inst1|vCount[8], ModuloVgaController, 1
instance = comp, \inst1|LessThan6~0 , inst1|LessThan6~0, ModuloVgaController, 1
instance = comp, \inst1|vCount[9]~30 , inst1|vCount[9]~30, ModuloVgaController, 1
instance = comp, \inst1|vCount[9] , inst1|vCount[9], ModuloVgaController, 1
instance = comp, \inst1|LessThan6~1 , inst1|LessThan6~1, ModuloVgaController, 1
instance = comp, \inst1|LessThan5~1 , inst1|LessThan5~1, ModuloVgaController, 1
instance = comp, \inst1|LessThan5~2 , inst1|LessThan5~2, ModuloVgaController, 1
instance = comp, \inst1|Equal0~0 , inst1|Equal0~0, ModuloVgaController, 1
instance = comp, \inst1|outRequest~0 , inst1|outRequest~0, ModuloVgaController, 1
instance = comp, \inst1|outRequest , inst1|outRequest, ModuloVgaController, 1
instance = comp, \inst1|hs~_Duplicate_1 , inst1|hs~_Duplicate_1, ModuloVgaController, 1
instance = comp, \inst1|hs~0 , inst1|hs~0, ModuloVgaController, 1
instance = comp, \inst1|hs , inst1|hs, ModuloVgaController, 1
instance = comp, \inst1|vs~0 , inst1|vs~0, ModuloVgaController, 1
instance = comp, \inst1|vs~1 , inst1|vs~1, ModuloVgaController, 1
instance = comp, \inst1|vs~2 , inst1|vs~2, ModuloVgaController, 1
instance = comp, \inst1|vs~_Duplicate_1 , inst1|vs~_Duplicate_1, ModuloVgaController, 1
instance = comp, \inst1|vs~3 , inst1|vs~3, ModuloVgaController, 1
instance = comp, \inst1|vs , inst1|vs, ModuloVgaController, 1
instance = comp, \inst1|vgaBlankN~0 , inst1|vgaBlankN~0, ModuloVgaController, 1
instance = comp, \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl , inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|always2~0 , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|always2~0, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Add0~0 , inst2|sdram_controller|Add0~0, ModuloVgaController, 1
instance = comp, \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder , inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder, ModuloVgaController, 1
instance = comp, \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] , inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1], ModuloVgaController, 1
instance = comp, \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] , inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0], ModuloVgaController, 1
instance = comp, \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out , inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out, ModuloVgaController, 1
instance = comp, \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl , inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|refresh_counter[0] , inst2|sdram_controller|refresh_counter[0], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Add0~2 , inst2|sdram_controller|Add0~2, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|refresh_counter~7 , inst2|sdram_controller|refresh_counter~7, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|refresh_counter[1] , inst2|sdram_controller|refresh_counter[1], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Add0~4 , inst2|sdram_controller|Add0~4, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|refresh_counter[2] , inst2|sdram_controller|refresh_counter[2], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Add0~6 , inst2|sdram_controller|Add0~6, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|refresh_counter[3]~12 , inst2|sdram_controller|refresh_counter[3]~12, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|refresh_counter[3] , inst2|sdram_controller|refresh_counter[3], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Add0~8 , inst2|sdram_controller|Add0~8, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|refresh_counter~6 , inst2|sdram_controller|refresh_counter~6, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|refresh_counter[4] , inst2|sdram_controller|refresh_counter[4], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Add0~10 , inst2|sdram_controller|Add0~10, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|refresh_counter~5 , inst2|sdram_controller|refresh_counter~5, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|refresh_counter[5] , inst2|sdram_controller|refresh_counter[5], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Add0~12 , inst2|sdram_controller|Add0~12, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|refresh_counter~4 , inst2|sdram_controller|refresh_counter~4, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|refresh_counter[6] , inst2|sdram_controller|refresh_counter[6], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Add0~14 , inst2|sdram_controller|Add0~14, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|refresh_counter~3 , inst2|sdram_controller|refresh_counter~3, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|refresh_counter[7] , inst2|sdram_controller|refresh_counter[7], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Add0~16 , inst2|sdram_controller|Add0~16, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|refresh_counter[8]~10 , inst2|sdram_controller|refresh_counter[8]~10, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|refresh_counter[8] , inst2|sdram_controller|refresh_counter[8], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Equal0~1 , inst2|sdram_controller|Equal0~1, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Add0~18 , inst2|sdram_controller|Add0~18, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|refresh_counter[9]~9 , inst2|sdram_controller|refresh_counter[9]~9, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|refresh_counter[9] , inst2|sdram_controller|refresh_counter[9], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Add0~20 , inst2|sdram_controller|Add0~20, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|refresh_counter~2 , inst2|sdram_controller|refresh_counter~2, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|refresh_counter[10] , inst2|sdram_controller|refresh_counter[10], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Add0~22 , inst2|sdram_controller|Add0~22, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|refresh_counter~1 , inst2|sdram_controller|refresh_counter~1, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|refresh_counter[11] , inst2|sdram_controller|refresh_counter[11], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Add0~24 , inst2|sdram_controller|Add0~24, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|refresh_counter~0 , inst2|sdram_controller|refresh_counter~0, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|refresh_counter[12] , inst2|sdram_controller|refresh_counter[12], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Equal0~0 , inst2|sdram_controller|Equal0~0, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Equal0~2 , inst2|sdram_controller|Equal0~2, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Equal0~3 , inst2|sdram_controller|Equal0~3, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Selector8~0 , inst2|sdram_controller|Selector8~0, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|i_state.001 , inst2|sdram_controller|i_state.001, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Selector10~0 , inst2|sdram_controller|Selector10~0, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Selector10~1 , inst2|sdram_controller|Selector10~1, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|i_state.011 , inst2|sdram_controller|i_state.011, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|i_next.000~0 , inst2|sdram_controller|i_next.000~0, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|i_next.000 , inst2|sdram_controller|i_next.000, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|i_count[1]~0 , inst2|sdram_controller|i_count[1]~0, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Selector7~0 , inst2|sdram_controller|Selector7~0, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|i_state.000 , inst2|sdram_controller|i_state.000, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|i_count[1]~1 , inst2|sdram_controller|i_count[1]~1, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|i_count[1]~2 , inst2|sdram_controller|i_count[1]~2, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|i_count[1]~3 , inst2|sdram_controller|i_count[1]~3, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|i_count[1] , inst2|sdram_controller|i_count[1], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Selector16~0 , inst2|sdram_controller|Selector16~0, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Selector6~0 , inst2|sdram_controller|Selector6~0, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|i_refs[0] , inst2|sdram_controller|i_refs[0], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Selector5~0 , inst2|sdram_controller|Selector5~0, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|i_refs[1] , inst2|sdram_controller|i_refs[1], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Selector4~0 , inst2|sdram_controller|Selector4~0, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Selector4~1 , inst2|sdram_controller|Selector4~1, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|i_refs[2] , inst2|sdram_controller|i_refs[2], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Selector18~0 , inst2|sdram_controller|Selector18~0, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Selector16~1 , inst2|sdram_controller|Selector16~1, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|i_next.010 , inst2|sdram_controller|i_next.010, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Selector9~0 , inst2|sdram_controller|Selector9~0, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|i_state.010 , inst2|sdram_controller|i_state.010, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|i_count[0]~4 , inst2|sdram_controller|i_count[0]~4, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|i_count[0]~5 , inst2|sdram_controller|i_count[0]~5, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|i_count[0] , inst2|sdram_controller|i_count[0], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Selector13~0 , inst2|sdram_controller|Selector13~0, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Selector13~1 , inst2|sdram_controller|Selector13~1, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|i_count[2] , inst2|sdram_controller|i_count[2], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Selector18~1 , inst2|sdram_controller|Selector18~1, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Selector18~2 , inst2|sdram_controller|Selector18~2, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|i_next.111 , inst2|sdram_controller|i_next.111, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Selector12~0 , inst2|sdram_controller|Selector12~0, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|i_state.111 , inst2|sdram_controller|i_state.111, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|WideOr6~0 , inst2|sdram_controller|WideOr6~0, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Selector17~0 , inst2|sdram_controller|Selector17~0, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|i_next.101 , inst2|sdram_controller|i_next.101, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|i_state.101~0 , inst2|sdram_controller|i_state.101~0, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|i_state.101 , inst2|sdram_controller|i_state.101, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|init_done~0 , inst2|sdram_controller|init_done~0, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|init_done , inst2|sdram_controller|init_done, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Selector41~4 , inst2|sdram_controller|Selector41~4, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Selector41~5 , inst2|sdram_controller|Selector41~5, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|f_pop , inst2|sdram_controller|f_pop, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_address~0 , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_address~0, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_address , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_address, ModuloVgaController, 1
instance = comp, \inst2|master_interface|Add0~44 , inst2|master_interface|Add0~44, ModuloVgaController, 1
instance = comp, \inst2|master_interface|Add0~46 , inst2|master_interface|Add0~46, ModuloVgaController, 1
instance = comp, \inst2|master_interface|addr_counter[23] , inst2|master_interface|addr_counter[23], ModuloVgaController, 1
instance = comp, \inst2|master_interface|Add0~48 , inst2|master_interface|Add0~48, ModuloVgaController, 1
instance = comp, \inst2|master_interface|addr_counter[24] , inst2|master_interface|addr_counter[24], ModuloVgaController, 1
instance = comp, \inst2|master_interface|Add0~50 , inst2|master_interface|Add0~50, ModuloVgaController, 1
instance = comp, \inst2|master_interface|addr_counter[25] , inst2|master_interface|addr_counter[25], ModuloVgaController, 1
instance = comp, \inst2|master_interface|Add0~52 , inst2|master_interface|Add0~52, ModuloVgaController, 1
instance = comp, \inst2|master_interface|addr_counter[26] , inst2|master_interface|addr_counter[26], ModuloVgaController, 1
instance = comp, \inst2|master_interface|Add0~54 , inst2|master_interface|Add0~54, ModuloVgaController, 1
instance = comp, \inst2|master_interface|addr_counter[27] , inst2|master_interface|addr_counter[27], ModuloVgaController, 1
instance = comp, \inst2|master_interface|Add0~56 , inst2|master_interface|Add0~56, ModuloVgaController, 1
instance = comp, \inst2|master_interface|addr_counter[28] , inst2|master_interface|addr_counter[28], ModuloVgaController, 1
instance = comp, \inst2|master_interface|Add0~58 , inst2|master_interface|Add0~58, ModuloVgaController, 1
instance = comp, \inst2|master_interface|addr_counter[29] , inst2|master_interface|addr_counter[29], ModuloVgaController, 1
instance = comp, \inst2|master_interface|Equal0~0 , inst2|master_interface|Equal0~0, ModuloVgaController, 1
instance = comp, \inst2|master_interface|Equal0~1 , inst2|master_interface|Equal0~1, ModuloVgaController, 1
instance = comp, \inst2|master_interface|Add0~0 , inst2|master_interface|Add0~0, ModuloVgaController, 1
instance = comp, \inst2|master_interface|addr_counter[0] , inst2|master_interface|addr_counter[0], ModuloVgaController, 1
instance = comp, \inst2|master_interface|Add0~2 , inst2|master_interface|Add0~2, ModuloVgaController, 1
instance = comp, \inst2|master_interface|addr_counter[1] , inst2|master_interface|addr_counter[1], ModuloVgaController, 1
instance = comp, \inst2|master_interface|Add0~4 , inst2|master_interface|Add0~4, ModuloVgaController, 1
instance = comp, \inst2|master_interface|addr_counter[2] , inst2|master_interface|addr_counter[2], ModuloVgaController, 1
instance = comp, \inst2|master_interface|Add0~6 , inst2|master_interface|Add0~6, ModuloVgaController, 1
instance = comp, \inst2|master_interface|addr_counter[3] , inst2|master_interface|addr_counter[3], ModuloVgaController, 1
instance = comp, \inst2|master_interface|Add0~8 , inst2|master_interface|Add0~8, ModuloVgaController, 1
instance = comp, \inst2|master_interface|addr_counter[4] , inst2|master_interface|addr_counter[4], ModuloVgaController, 1
instance = comp, \inst2|master_interface|Add0~10 , inst2|master_interface|Add0~10, ModuloVgaController, 1
instance = comp, \inst2|master_interface|addr_counter[5] , inst2|master_interface|addr_counter[5], ModuloVgaController, 1
instance = comp, \inst2|master_interface|Add0~12 , inst2|master_interface|Add0~12, ModuloVgaController, 1
instance = comp, \inst2|master_interface|addr_counter[6] , inst2|master_interface|addr_counter[6], ModuloVgaController, 1
instance = comp, \inst2|master_interface|Add0~14 , inst2|master_interface|Add0~14, ModuloVgaController, 1
instance = comp, \inst2|master_interface|addr_counter[7] , inst2|master_interface|addr_counter[7], ModuloVgaController, 1
instance = comp, \inst2|master_interface|Add0~16 , inst2|master_interface|Add0~16, ModuloVgaController, 1
instance = comp, \inst2|master_interface|addr_counter[8] , inst2|master_interface|addr_counter[8], ModuloVgaController, 1
instance = comp, \inst2|master_interface|Add0~18 , inst2|master_interface|Add0~18, ModuloVgaController, 1
instance = comp, \inst2|master_interface|addr_counter[9] , inst2|master_interface|addr_counter[9], ModuloVgaController, 1
instance = comp, \inst2|master_interface|Add0~20 , inst2|master_interface|Add0~20, ModuloVgaController, 1
instance = comp, \inst2|master_interface|addr_counter[10] , inst2|master_interface|addr_counter[10], ModuloVgaController, 1
instance = comp, \inst2|master_interface|Add0~22 , inst2|master_interface|Add0~22, ModuloVgaController, 1
instance = comp, \inst2|master_interface|addr_counter[11] , inst2|master_interface|addr_counter[11], ModuloVgaController, 1
instance = comp, \inst2|master_interface|Add0~24 , inst2|master_interface|Add0~24, ModuloVgaController, 1
instance = comp, \inst2|master_interface|addr_counter~0 , inst2|master_interface|addr_counter~0, ModuloVgaController, 1
instance = comp, \inst2|master_interface|addr_counter[12] , inst2|master_interface|addr_counter[12], ModuloVgaController, 1
instance = comp, \inst2|master_interface|Add0~26 , inst2|master_interface|Add0~26, ModuloVgaController, 1
instance = comp, \inst2|master_interface|addr_counter~1 , inst2|master_interface|addr_counter~1, ModuloVgaController, 1
instance = comp, \inst2|master_interface|addr_counter[13] , inst2|master_interface|addr_counter[13], ModuloVgaController, 1
instance = comp, \inst2|master_interface|Add0~28 , inst2|master_interface|Add0~28, ModuloVgaController, 1
instance = comp, \inst2|master_interface|addr_counter[14] , inst2|master_interface|addr_counter[14], ModuloVgaController, 1
instance = comp, \inst2|master_interface|Add0~30 , inst2|master_interface|Add0~30, ModuloVgaController, 1
instance = comp, \inst2|master_interface|addr_counter~2 , inst2|master_interface|addr_counter~2, ModuloVgaController, 1
instance = comp, \inst2|master_interface|addr_counter[15] , inst2|master_interface|addr_counter[15], ModuloVgaController, 1
instance = comp, \inst2|master_interface|Add0~32 , inst2|master_interface|Add0~32, ModuloVgaController, 1
instance = comp, \inst2|master_interface|addr_counter[16] , inst2|master_interface|addr_counter[16], ModuloVgaController, 1
instance = comp, \inst2|master_interface|Add0~34 , inst2|master_interface|Add0~34, ModuloVgaController, 1
instance = comp, \inst2|master_interface|addr_counter[17] , inst2|master_interface|addr_counter[17], ModuloVgaController, 1
instance = comp, \inst2|master_interface|Equal0~3 , inst2|master_interface|Equal0~3, ModuloVgaController, 1
instance = comp, \inst2|master_interface|Equal0~2 , inst2|master_interface|Equal0~2, ModuloVgaController, 1
instance = comp, \inst2|master_interface|Equal0~4 , inst2|master_interface|Equal0~4, ModuloVgaController, 1
instance = comp, \inst2|master_interface|Equal0~7 , inst2|master_interface|Equal0~7, ModuloVgaController, 1
instance = comp, \inst2|master_interface|Equal0~8 , inst2|master_interface|Equal0~8, ModuloVgaController, 1
instance = comp, \inst2|master_interface|Equal0~5 , inst2|master_interface|Equal0~5, ModuloVgaController, 1
instance = comp, \inst2|master_interface|Equal0~6 , inst2|master_interface|Equal0~6, ModuloVgaController, 1
instance = comp, \inst2|master_interface|Equal0~9 , inst2|master_interface|Equal0~9, ModuloVgaController, 1
instance = comp, \inst2|master_interface|Add0~36 , inst2|master_interface|Add0~36, ModuloVgaController, 1
instance = comp, \inst2|master_interface|addr_counter~3 , inst2|master_interface|addr_counter~3, ModuloVgaController, 1
instance = comp, \inst2|master_interface|addr_counter[18] , inst2|master_interface|addr_counter[18], ModuloVgaController, 1
instance = comp, \inst2|master_interface|Add0~38 , inst2|master_interface|Add0~38, ModuloVgaController, 1
instance = comp, \inst2|master_interface|addr_counter[19] , inst2|master_interface|addr_counter[19], ModuloVgaController, 1
instance = comp, \inst2|master_interface|Add0~40 , inst2|master_interface|Add0~40, ModuloVgaController, 1
instance = comp, \inst2|master_interface|addr_counter[20] , inst2|master_interface|addr_counter[20], ModuloVgaController, 1
instance = comp, \inst2|master_interface|Add0~42 , inst2|master_interface|Add0~42, ModuloVgaController, 1
instance = comp, \inst2|master_interface|addr_counter[21] , inst2|master_interface|addr_counter[21], ModuloVgaController, 1
instance = comp, \inst2|master_interface|addr_counter[22] , inst2|master_interface|addr_counter[22], ModuloVgaController, 1
instance = comp, \inst2|master_interface|address[22]~feeder , inst2|master_interface|address[22]~feeder, ModuloVgaController, 1
instance = comp, \inst2|master_interface|address[22] , inst2|master_interface|address[22], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|wr_address~0 , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|wr_address~0, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|wr_address , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|wr_address, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[59]~0 , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[59]~0, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[56] , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[56], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[56]~feeder , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[56]~feeder, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[59]~0 , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[59]~0, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[56] , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[56], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[56]~10 , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[56]~10, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|active_addr[23]~0 , inst2|sdram_controller|active_addr[23]~0, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Selector32~0 , inst2|sdram_controller|Selector32~0, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Selector32~1 , inst2|sdram_controller|Selector32~1, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|m_state.100000000 , inst2|sdram_controller|m_state.100000000, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|active_addr[23]~1 , inst2|sdram_controller|active_addr[23]~1, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|active_addr[23]~2 , inst2|sdram_controller|active_addr[23]~2, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|active_addr[23]~3 , inst2|sdram_controller|active_addr[23]~3, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|active_addr[20] , inst2|sdram_controller|active_addr[20], ModuloVgaController, 1
instance = comp, \inst2|master_interface|address[21] , inst2|master_interface|address[21], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[55]~feeder , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[55]~feeder, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[55] , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[55], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[55]~feeder , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[55]~feeder, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[55] , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[55], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[55]~9 , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[55]~9, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|active_addr[19] , inst2|sdram_controller|active_addr[19], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|pending~7 , inst2|sdram_controller|pending~7, ModuloVgaController, 1
instance = comp, \inst2|master_interface|address[24] , inst2|master_interface|address[24], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[58]~feeder , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[58]~feeder, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[58] , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[58], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[58] , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[58], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[58]~13 , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[58]~13, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|active_addr[22] , inst2|sdram_controller|active_addr[22], ModuloVgaController, 1
instance = comp, \inst2|master_interface|address[23]~feeder , inst2|master_interface|address[23]~feeder, ModuloVgaController, 1
instance = comp, \inst2|master_interface|address[23] , inst2|master_interface|address[23], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[57] , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[57], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[57] , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[57], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[57]~12 , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[57]~12, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|active_addr[21] , inst2|sdram_controller|active_addr[21], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|pending~9 , inst2|sdram_controller|pending~9, ModuloVgaController, 1
instance = comp, \inst2|master_interface|address[25] , inst2|master_interface|address[25], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[59] , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[59], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[59] , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[59], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[59]~14 , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[59]~14, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|active_addr[23] , inst2|sdram_controller|active_addr[23], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|active_cs_n~0 , inst2|sdram_controller|active_cs_n~0, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|active_cs_n~1 , inst2|sdram_controller|active_cs_n~1, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|active_cs_n , inst2|sdram_controller|active_cs_n, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|pending~10 , inst2|sdram_controller|pending~10, ModuloVgaController, 1
instance = comp, \inst2|master_interface|address[20]~feeder , inst2|master_interface|address[20]~feeder, ModuloVgaController, 1
instance = comp, \inst2|master_interface|address[20] , inst2|master_interface|address[20], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[54] , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[54], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[54] , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[54], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[54]~8 , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[54]~8, ModuloVgaController, 1
instance = comp, \inst2|master_interface|address[19] , inst2|master_interface|address[19], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[53]~feeder , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[53]~feeder, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[53] , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[53], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[53] , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[53], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[53]~11 , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[53]~11, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|active_addr[17] , inst2|sdram_controller|active_addr[17], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|active_addr[18]~feeder , inst2|sdram_controller|active_addr[18]~feeder, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|active_addr[18] , inst2|sdram_controller|active_addr[18], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|pending~11 , inst2|sdram_controller|pending~11, ModuloVgaController, 1
instance = comp, \inst2|master_interface|address[17] , inst2|master_interface|address[17], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[51]~feeder , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[51]~feeder, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[51] , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[51], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[51]~feeder , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[51]~feeder, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[51] , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[51], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[51]~6 , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[51]~6, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|active_addr[15] , inst2|sdram_controller|active_addr[15], ModuloVgaController, 1
instance = comp, \inst2|master_interface|address[18] , inst2|master_interface|address[18], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[52]~feeder , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[52]~feeder, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[52] , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[52], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[52]~feeder , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[52]~feeder, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[52] , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[52], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[52]~7 , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[52]~7, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|active_addr[16] , inst2|sdram_controller|active_addr[16], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|pending~5 , inst2|sdram_controller|pending~5, ModuloVgaController, 1
instance = comp, \inst2|master_interface|address[15]~feeder , inst2|master_interface|address[15]~feeder, ModuloVgaController, 1
instance = comp, \inst2|master_interface|address[15] , inst2|master_interface|address[15], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[49]~feeder , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[49]~feeder, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[49] , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[49], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[49] , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[49], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[49]~4 , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[49]~4, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|active_addr[13] , inst2|sdram_controller|active_addr[13], ModuloVgaController, 1
instance = comp, \inst2|master_interface|address[16]~feeder , inst2|master_interface|address[16]~feeder, ModuloVgaController, 1
instance = comp, \inst2|master_interface|address[16] , inst2|master_interface|address[16], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[50] , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[50], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[50]~feeder , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[50]~feeder, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[50] , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[50], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[50]~5 , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[50]~5, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|active_addr[14] , inst2|sdram_controller|active_addr[14], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|pending~4 , inst2|sdram_controller|pending~4, ModuloVgaController, 1
instance = comp, \inst2|master_interface|address[26]~feeder , inst2|master_interface|address[26]~feeder, ModuloVgaController, 1
instance = comp, \inst2|master_interface|address[26] , inst2|master_interface|address[26], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[60] , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[60], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[60]~feeder , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[60]~feeder, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[60] , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[60], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[60]~1 , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[60]~1, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|active_addr[24] , inst2|sdram_controller|active_addr[24], ModuloVgaController, 1
instance = comp, \inst2|master_interface|address[12] , inst2|master_interface|address[12], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[46] , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[46], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[46]~feeder , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[46]~feeder, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[46] , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[46], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[46]~0 , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[46]~0, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|active_addr[10] , inst2|sdram_controller|active_addr[10], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|pending~2 , inst2|sdram_controller|pending~2, ModuloVgaController, 1
instance = comp, \inst2|master_interface|address[14]~feeder , inst2|master_interface|address[14]~feeder, ModuloVgaController, 1
instance = comp, \inst2|master_interface|address[14] , inst2|master_interface|address[14], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[48]~feeder , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[48]~feeder, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[48] , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[48], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[48] , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[48], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[48]~3 , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[48]~3, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|active_addr[12] , inst2|sdram_controller|active_addr[12], ModuloVgaController, 1
instance = comp, \inst2|master_interface|address[13] , inst2|master_interface|address[13], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[47]~feeder , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[47]~feeder, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[47] , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[47], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[47]~feeder , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[47]~feeder, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[47] , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[47], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[47]~2 , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[47]~2, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|active_addr[11] , inst2|sdram_controller|active_addr[11], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|pending~3 , inst2|sdram_controller|pending~3, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|pending~6 , inst2|sdram_controller|pending~6, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|pending~12 , inst2|sdram_controller|pending~12, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Selector29~0 , inst2|sdram_controller|Selector29~0, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Selector27~3 , inst2|sdram_controller|Selector27~3, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Selector41~6 , inst2|sdram_controller|Selector41~6, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|m_state.000000010 , inst2|sdram_controller|m_state.000000010, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|m_next~20 , inst2|sdram_controller|m_next~20, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Selector34~0 , inst2|sdram_controller|Selector34~0, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Selector34~1 , inst2|sdram_controller|Selector34~1, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Selector34~2 , inst2|sdram_controller|Selector34~2, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|m_next.000001000 , inst2|sdram_controller|m_next.000001000, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Selector29~1 , inst2|sdram_controller|Selector29~1, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|m_state.000100000 , inst2|sdram_controller|m_state.000100000, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Selector30~0 , inst2|sdram_controller|Selector30~0, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Selector30~1 , inst2|sdram_controller|Selector30~1, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|m_state.001000000 , inst2|sdram_controller|m_state.001000000, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Selector31~0 , inst2|sdram_controller|Selector31~0, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Selector38~4 , inst2|sdram_controller|Selector38~4, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Selector39~0 , inst2|sdram_controller|Selector39~0, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|m_next~19 , inst2|sdram_controller|m_next~19, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Selector39~1 , inst2|sdram_controller|Selector39~1, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Selector39~2 , inst2|sdram_controller|Selector39~2, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Selector39~3 , inst2|sdram_controller|Selector39~3, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|m_count[0] , inst2|sdram_controller|m_count[0], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Selector38~1 , inst2|sdram_controller|Selector38~1, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Selector38~2 , inst2|sdram_controller|Selector38~2, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Selector38~0 , inst2|sdram_controller|Selector38~0, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Selector38~3 , inst2|sdram_controller|Selector38~3, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Selector38~5 , inst2|sdram_controller|Selector38~5, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|m_count[1] , inst2|sdram_controller|m_count[1], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Selector27~4 , inst2|sdram_controller|Selector27~4, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|m_state.000001000 , inst2|sdram_controller|m_state.000001000, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Selector27~2 , inst2|sdram_controller|Selector27~2, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Selector26~0 , inst2|sdram_controller|Selector26~0, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Selector26~1 , inst2|sdram_controller|Selector26~1, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Selector26~2 , inst2|sdram_controller|Selector26~2, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|m_state.000000100 , inst2|sdram_controller|m_state.000000100, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Selector36~0 , inst2|sdram_controller|Selector36~0, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Selector36~1 , inst2|sdram_controller|Selector36~1, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Selector36~2 , inst2|sdram_controller|Selector36~2, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Selector36~3 , inst2|sdram_controller|Selector36~3, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|m_next.010000000 , inst2|sdram_controller|m_next.010000000, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Selector31~1 , inst2|sdram_controller|Selector31~1, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|m_state.010000000 , inst2|sdram_controller|m_state.010000000, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Selector23~0 , inst2|sdram_controller|Selector23~0, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|ack_refresh_request , inst2|sdram_controller|ack_refresh_request, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|refresh_request~0 , inst2|sdram_controller|refresh_request~0, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|refresh_request , inst2|sdram_controller|refresh_request, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Selector24~0 , inst2|sdram_controller|Selector24~0, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Selector33~0 , inst2|sdram_controller|Selector33~0, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Selector33~1 , inst2|sdram_controller|Selector33~1, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Selector33~2 , inst2|sdram_controller|Selector33~2, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Selector33~3 , inst2|sdram_controller|Selector33~3, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|m_next.000000001 , inst2|sdram_controller|m_next.000000001, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Selector24~1 , inst2|sdram_controller|Selector24~1, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Selector24~2 , inst2|sdram_controller|Selector24~2, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|m_state.000000001 , inst2|sdram_controller|m_state.000000001, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Selector3~0 , inst2|sdram_controller|Selector3~0, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|i_cmd[0] , inst2|sdram_controller|i_cmd[0], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Selector22~0 , inst2|sdram_controller|Selector22~0, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|m_cmd[0]~_Duplicate_1 , inst2|sdram_controller|m_cmd[0]~_Duplicate_1, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|m_cmd[1]~_Duplicate_1 , inst2|sdram_controller|m_cmd[1]~_Duplicate_1, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|WideOr8~0 , inst2|sdram_controller|WideOr8~0, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Selector1~0 , inst2|sdram_controller|Selector1~0, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|i_cmd[2] , inst2|sdram_controller|i_cmd[2], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Selector20~0 , inst2|sdram_controller|Selector20~0, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|m_cmd[2]~_Duplicate_1 , inst2|sdram_controller|m_cmd[2]~_Duplicate_1, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Equal4~0 , inst2|sdram_controller|Equal4~0, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|rd_valid[0] , inst2|sdram_controller|rd_valid[0], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|rd_valid[1]~feeder , inst2|sdram_controller|rd_valid[1]~feeder, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|rd_valid[1] , inst2|sdram_controller|rd_valid[1], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|rd_valid[2] , inst2|sdram_controller|rd_valid[2], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|za_valid , inst2|sdram_controller|za_valid, ModuloVgaController, 1
instance = comp, \inst2|master_interface|Selector1~1 , inst2|master_interface|Selector1~1, ModuloVgaController, 1
instance = comp, \inst2|master_interface|state.WAIT_READ , inst2|master_interface|state.WAIT_READ, ModuloVgaController, 1
instance = comp, \inst2|master_interface|fifo_wr_en~0 , inst2|master_interface|fifo_wr_en~0, ModuloVgaController, 1
instance = comp, \inst2|master_interface|fifo_wr_en~feeder , inst2|master_interface|fifo_wr_en~feeder, ModuloVgaController, 1
instance = comp, \inst2|master_interface|fifo_wr_en , inst2|master_interface|fifo_wr_en, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|wrptr_g1p|_~1 , inst3|dcfifo_component|auto_generated|wrptr_g1p|_~1, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0 , inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a3 , inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a3, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|wrptr_g1p|_~8 , inst3|dcfifo_component|auto_generated|wrptr_g1p|_~8, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0] , inst3|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0], ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0 , inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a4 , inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a4, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|wrptr_g1p|_~3 , inst3|dcfifo_component|auto_generated|wrptr_g1p|_~3, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0 , inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a5 , inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a5, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0 , inst3|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0 , inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a6 , inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a6, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0 , inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a7 , inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a7, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|wrptr_g1p|_~7 , inst3|dcfifo_component|auto_generated|wrptr_g1p|_~7, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1] , inst3|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1], ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|wrptr_g1p|_~2 , inst3|dcfifo_component|auto_generated|wrptr_g1p|_~2, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0 , inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a9 , inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a9, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0 , inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a8 , inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a8, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|wrptr_g1p|_~6 , inst3|dcfifo_component|auto_generated|wrptr_g1p|_~6, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[2] , inst3|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[2], ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|wrptr_g1p|_~5 , inst3|dcfifo_component|auto_generated|wrptr_g1p|_~5, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|wrptr_g1p|parity9 , inst3|dcfifo_component|auto_generated|wrptr_g1p|parity9, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|wrptr_g1p|_~0 , inst3|dcfifo_component|auto_generated|wrptr_g1p|_~0, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a0 , inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a0, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|wrptr_g[0]~0 , inst3|dcfifo_component|auto_generated|wrptr_g[0]~0, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|wrptr_g[0] , inst3|dcfifo_component|auto_generated|wrptr_g[0], ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|wrptr_g[1]~feeder , inst3|dcfifo_component|auto_generated|wrptr_g[1]~feeder, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|wrptr_g[1] , inst3|dcfifo_component|auto_generated|wrptr_g[1], ModuloVgaController, 1
instance = comp, \inst1|LessThan2~1 , inst1|LessThan2~1, ModuloVgaController, 1
instance = comp, \inst1|LessThan4~0 , inst1|LessThan4~0, ModuloVgaController, 1
instance = comp, \inst1|LessThan3~2 , inst1|LessThan3~2, ModuloVgaController, 1
instance = comp, \inst1|always1~0 , inst1|always1~0, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|rdptr_g1p|_~1 , inst3|dcfifo_component|auto_generated|rdptr_g1p|_~1, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 , inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a2 , inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a2, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|rdptr_g1p|_~2 , inst3|dcfifo_component|auto_generated|rdptr_g1p|_~2, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0 , inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a3 , inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a3, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0 , inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a4 , inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a4, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|rdptr_g1p|_~3 , inst3|dcfifo_component|auto_generated|rdptr_g1p|_~3, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0 , inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a5 , inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a5, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0 , inst3|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0 , inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a6 , inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a6, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0 , inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a7 , inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a7, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|rdptr_g1p|_~4 , inst3|dcfifo_component|auto_generated|rdptr_g1p|_~4, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0 , inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a9 , inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a9, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0 , inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a8 , inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a8, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|ram_address_b[8] , inst3|dcfifo_component|auto_generated|ram_address_b[8], ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[2] , inst3|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[2], ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|rdptr_g1p|_~7 , inst3|dcfifo_component|auto_generated|rdptr_g1p|_~7, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0] , inst3|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0], ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|rdptr_g1p|_~6 , inst3|dcfifo_component|auto_generated|rdptr_g1p|_~6, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1] , inst3|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1], ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|rdptr_g1p|_~5 , inst3|dcfifo_component|auto_generated|rdptr_g1p|_~5, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|rdptr_g1p|parity6 , inst3|dcfifo_component|auto_generated|rdptr_g1p|parity6, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|rdptr_g1p|_~0 , inst3|dcfifo_component|auto_generated|rdptr_g1p|_~0, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a0 , inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a0, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|rdptr_g[0]~0 , inst3|dcfifo_component|auto_generated|rdptr_g[0]~0, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|rdptr_g[0] , inst3|dcfifo_component|auto_generated|rdptr_g[0], ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder , inst3|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|delayed_wrptr_g[1] , inst3|dcfifo_component|auto_generated|delayed_wrptr_g[1], ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[1]~feeder , inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[1]~feeder, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[1] , inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[1], ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[1] , inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[1], ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder , inst3|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|delayed_wrptr_g[0] , inst3|dcfifo_component|auto_generated|delayed_wrptr_g[0], ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[0] , inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[0], ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[0]~feeder , inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[0]~feeder, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[0] , inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[0], ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 , inst3|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|rdptr_g[5]~feeder , inst3|dcfifo_component|auto_generated|rdptr_g[5]~feeder, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|rdptr_g[5] , inst3|dcfifo_component|auto_generated|rdptr_g[5], ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|rdptr_g[4]~feeder , inst3|dcfifo_component|auto_generated|rdptr_g[4]~feeder, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|rdptr_g[4] , inst3|dcfifo_component|auto_generated|rdptr_g[4], ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|wrptr_g[5]~feeder , inst3|dcfifo_component|auto_generated|wrptr_g[5]~feeder, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|wrptr_g[5] , inst3|dcfifo_component|auto_generated|wrptr_g[5], ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder , inst3|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|delayed_wrptr_g[5] , inst3|dcfifo_component|auto_generated|delayed_wrptr_g[5], ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[5]~feeder , inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[5]~feeder, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[5] , inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[5], ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[5] , inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[5], ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|wrptr_g[4]~feeder , inst3|dcfifo_component|auto_generated|wrptr_g[4]~feeder, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|wrptr_g[4] , inst3|dcfifo_component|auto_generated|wrptr_g[4], ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|delayed_wrptr_g[4] , inst3|dcfifo_component|auto_generated|delayed_wrptr_g[4], ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[4]~feeder , inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[4]~feeder, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[4] , inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[4], ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[4]~feeder , inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[4]~feeder, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[4] , inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[4], ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3 , inst3|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|rdptr_g[6]~feeder , inst3|dcfifo_component|auto_generated|rdptr_g[6]~feeder, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|rdptr_g[6] , inst3|dcfifo_component|auto_generated|rdptr_g[6], ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|rdptr_g[7]~feeder , inst3|dcfifo_component|auto_generated|rdptr_g[7]~feeder, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|rdptr_g[7] , inst3|dcfifo_component|auto_generated|rdptr_g[7], ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|wrptr_g[7] , inst3|dcfifo_component|auto_generated|wrptr_g[7], ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder , inst3|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|delayed_wrptr_g[7] , inst3|dcfifo_component|auto_generated|delayed_wrptr_g[7], ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[7] , inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[7], ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[7] , inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[7], ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|wrptr_g[6]~feeder , inst3|dcfifo_component|auto_generated|wrptr_g[6]~feeder, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|wrptr_g[6] , inst3|dcfifo_component|auto_generated|wrptr_g[6], ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder , inst3|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|delayed_wrptr_g[6] , inst3|dcfifo_component|auto_generated|delayed_wrptr_g[6], ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[6]~feeder , inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[6]~feeder, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[6] , inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[6], ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[6]~feeder , inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[6]~feeder, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[6] , inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[6], ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2 , inst3|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|rdptr_g[9]~feeder , inst3|dcfifo_component|auto_generated|rdptr_g[9]~feeder, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|rdptr_g[9] , inst3|dcfifo_component|auto_generated|rdptr_g[9], ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|rdptr_g[8] , inst3|dcfifo_component|auto_generated|rdptr_g[8], ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|wrptr_g[9]~feeder , inst3|dcfifo_component|auto_generated|wrptr_g[9]~feeder, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|wrptr_g[9] , inst3|dcfifo_component|auto_generated|wrptr_g[9], ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|delayed_wrptr_g[9] , inst3|dcfifo_component|auto_generated|delayed_wrptr_g[9], ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[9]~feeder , inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[9]~feeder, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[9] , inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[9], ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[9] , inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[9], ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|wrptr_g[8]~feeder , inst3|dcfifo_component|auto_generated|wrptr_g[8]~feeder, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|wrptr_g[8] , inst3|dcfifo_component|auto_generated|wrptr_g[8], ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|delayed_wrptr_g[8] , inst3|dcfifo_component|auto_generated|delayed_wrptr_g[8], ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[8]~feeder , inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[8]~feeder, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[8] , inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[8], ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[8]~feeder , inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[8]~feeder, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[8] , inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[8], ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1 , inst3|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|rdptr_g[2]~feeder , inst3|dcfifo_component|auto_generated|rdptr_g[2]~feeder, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|rdptr_g[2] , inst3|dcfifo_component|auto_generated|rdptr_g[2], ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|rdptr_g[3] , inst3|dcfifo_component|auto_generated|rdptr_g[3], ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|wrptr_g[3] , inst3|dcfifo_component|auto_generated|wrptr_g[3], ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder , inst3|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|delayed_wrptr_g[3] , inst3|dcfifo_component|auto_generated|delayed_wrptr_g[3], ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[3]~feeder , inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[3]~feeder, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[3] , inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[3], ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[3] , inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[3], ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|delayed_wrptr_g[2] , inst3|dcfifo_component|auto_generated|delayed_wrptr_g[2], ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[2]~feeder , inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[2]~feeder, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[2] , inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[2], ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[2]~feeder , inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[2]~feeder, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[2] , inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[2], ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4 , inst3|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5 , inst3|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0] , inst3|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0], ModuloVgaController, 1
instance = comp, \inst1|always1~1 , inst1|always1~1, ModuloVgaController, 1
instance = comp, \inst1|fifo_rd_en , inst1|fifo_rd_en, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|valid_rdreq~0 , inst3|dcfifo_component|auto_generated|valid_rdreq~0, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 , inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a1 , inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a1, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|rdptr_g[1] , inst3|dcfifo_component|auto_generated|rdptr_g[1], ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[1]~feeder , inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[1]~feeder, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[1] , inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[1], ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[1] , inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[1], ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[0] , inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[0], ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[0]~feeder , inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[0]~feeder, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[0] , inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[0], ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 , inst3|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[5]~feeder , inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[5]~feeder, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[5] , inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[5], ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[5] , inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[5], ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[4]~feeder , inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[4]~feeder, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[4] , inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[4], ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[4]~feeder , inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[4]~feeder, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[4] , inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[4], ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3 , inst3|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5 , inst3|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[8]~feeder , inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[8]~feeder, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[8] , inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[8], ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[8] , inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[8], ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[9] , inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[9], ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[9]~feeder , inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[9]~feeder, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[9] , inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[9], ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1 , inst3|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[7]~feeder , inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[7]~feeder, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[7] , inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[7], ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[7] , inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[7], ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[6]~feeder , inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[6]~feeder, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[6] , inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[6], ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[6] , inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[6], ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[5]~0 , inst3|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[5]~0, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 , inst3|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|valid_wrreq~0 , inst3|dcfifo_component|auto_generated|valid_wrreq~0, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0 , inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a1 , inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a1, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|wrptr_g1p|_~4 , inst3|dcfifo_component|auto_generated|wrptr_g1p|_~4, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0 , inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a2 , inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a2, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|wrptr_g[2]~feeder , inst3|dcfifo_component|auto_generated|wrptr_g[2]~feeder, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|wrptr_g[2] , inst3|dcfifo_component|auto_generated|wrptr_g[2], ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[3] , inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[3], ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[3] , inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[3], ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[2]~feeder , inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[2]~feeder, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[2] , inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[2], ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[2]~feeder , inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[2]~feeder, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[2] , inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[2], ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4 , inst3|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0] , inst3|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0], ModuloVgaController, 1
instance = comp, \inst2|master_interface|Selector0~0 , inst2|master_interface|Selector0~0, ModuloVgaController, 1
instance = comp, \inst2|master_interface|state.IDLE , inst2|master_interface|state.IDLE, ModuloVgaController, 1
instance = comp, \inst2|master_interface|Selector1~0 , inst2|master_interface|Selector1~0, ModuloVgaController, 1
instance = comp, \inst2|master_interface|read , inst2|master_interface|read, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|f_select , inst2|sdram_controller|f_select, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entries[0]~3 , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entries[0]~3, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entries[0] , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entries[0], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entries[1]~2 , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entries[1]~2, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entries[1] , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entries[1], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|Equal1~0 , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|Equal1~0, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|pending~13 , inst2|sdram_controller|pending~13, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|pending~8 , inst2|sdram_controller|pending~8, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|pending , inst2|sdram_controller|pending, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Selector2~0 , inst2|sdram_controller|Selector2~0, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|i_cmd[1] , inst2|sdram_controller|i_cmd[1], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|WideOr9~0 , inst2|sdram_controller|WideOr9~0, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Selector21~0 , inst2|sdram_controller|Selector21~0, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Selector21~1 , inst2|sdram_controller|Selector21~1, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|m_cmd[1] , inst2|sdram_controller|m_cmd[1], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Selector19~1 , inst2|sdram_controller|Selector19~1, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Selector19~2 , inst2|sdram_controller|Selector19~2, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Selector0~0 , inst2|sdram_controller|Selector0~0, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|i_cmd[3] , inst2|sdram_controller|i_cmd[3], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Selector19~0 , inst2|sdram_controller|Selector19~0, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Selector19~3 , inst2|sdram_controller|Selector19~3, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|m_cmd[3] , inst2|sdram_controller|m_cmd[3], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|m_cmd[2] , inst2|sdram_controller|m_cmd[2], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|m_cmd[0] , inst2|sdram_controller|m_cmd[0], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|i_addr[12]~feeder , inst2|sdram_controller|i_addr[12]~feeder, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|i_addr[12] , inst2|sdram_controller|i_addr[12], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Selector104~0 , inst2|sdram_controller|Selector104~0, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Selector104~1 , inst2|sdram_controller|Selector104~1, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|m_addr[12]~2 , inst2|sdram_controller|m_addr[12]~2, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|m_addr[12]~4 , inst2|sdram_controller|m_addr[12]~4, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|m_addr[12] , inst2|sdram_controller|m_addr[12], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Selector105~0 , inst2|sdram_controller|Selector105~0, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Selector105~1 , inst2|sdram_controller|Selector105~1, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|m_addr[11] , inst2|sdram_controller|m_addr[11], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Selector106~0 , inst2|sdram_controller|Selector106~0, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Selector106~1 , inst2|sdram_controller|Selector106~1, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|m_addr[10] , inst2|sdram_controller|m_addr[10], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|m_addr[9]~3 , inst2|sdram_controller|m_addr[9]~3, ModuloVgaController, 1
instance = comp, \inst2|master_interface|address[11]~feeder , inst2|master_interface|address[11]~feeder, ModuloVgaController, 1
instance = comp, \inst2|master_interface|address[11] , inst2|master_interface|address[11], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[45]~feeder , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[45]~feeder, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[45] , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[45], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[45]~feeder , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[45]~feeder, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[45] , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[45], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[45]~15 , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[45]~15, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|active_addr[9] , inst2|sdram_controller|active_addr[9], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Selector107~0 , inst2|sdram_controller|Selector107~0, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Selector107~1 , inst2|sdram_controller|Selector107~1, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|m_addr[9] , inst2|sdram_controller|m_addr[9], ModuloVgaController, 1
instance = comp, \inst2|master_interface|address[10]~feeder , inst2|master_interface|address[10]~feeder, ModuloVgaController, 1
instance = comp, \inst2|master_interface|address[10] , inst2|master_interface|address[10], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[44] , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[44], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[44]~feeder , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[44]~feeder, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[44] , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[44], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[44]~16 , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[44]~16, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|active_addr[8] , inst2|sdram_controller|active_addr[8], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Selector108~0 , inst2|sdram_controller|Selector108~0, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Selector108~1 , inst2|sdram_controller|Selector108~1, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|m_addr[8] , inst2|sdram_controller|m_addr[8], ModuloVgaController, 1
instance = comp, \inst2|master_interface|address[9]~feeder , inst2|master_interface|address[9]~feeder, ModuloVgaController, 1
instance = comp, \inst2|master_interface|address[9] , inst2|master_interface|address[9], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[43]~feeder , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[43]~feeder, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[43] , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[43], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[43] , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[43], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[43]~17 , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[43]~17, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|active_addr[7] , inst2|sdram_controller|active_addr[7], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Selector109~0 , inst2|sdram_controller|Selector109~0, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Selector109~1 , inst2|sdram_controller|Selector109~1, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|m_addr[7] , inst2|sdram_controller|m_addr[7], ModuloVgaController, 1
instance = comp, \inst2|master_interface|address[8]~feeder , inst2|master_interface|address[8]~feeder, ModuloVgaController, 1
instance = comp, \inst2|master_interface|address[8] , inst2|master_interface|address[8], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[42] , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[42], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[42]~feeder , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[42]~feeder, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[42] , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[42], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[42]~18 , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[42]~18, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|active_addr[6] , inst2|sdram_controller|active_addr[6], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Selector110~0 , inst2|sdram_controller|Selector110~0, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Selector110~1 , inst2|sdram_controller|Selector110~1, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|m_addr[6] , inst2|sdram_controller|m_addr[6], ModuloVgaController, 1
instance = comp, \inst2|master_interface|address[7]~feeder , inst2|master_interface|address[7]~feeder, ModuloVgaController, 1
instance = comp, \inst2|master_interface|address[7] , inst2|master_interface|address[7], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[41]~feeder , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[41]~feeder, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[41] , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[41], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[41]~feeder , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[41]~feeder, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[41] , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[41], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[41]~19 , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[41]~19, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Selector111~0 , inst2|sdram_controller|Selector111~0, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|active_addr[5] , inst2|sdram_controller|active_addr[5], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Selector111~1 , inst2|sdram_controller|Selector111~1, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|m_addr[5] , inst2|sdram_controller|m_addr[5], ModuloVgaController, 1
instance = comp, \inst2|master_interface|address[6] , inst2|master_interface|address[6], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[40]~feeder , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[40]~feeder, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[40] , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[40], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[40]~feeder , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[40]~feeder, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[40] , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[40], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[40]~20 , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[40]~20, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|active_addr[4] , inst2|sdram_controller|active_addr[4], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Selector112~0 , inst2|sdram_controller|Selector112~0, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Selector112~1 , inst2|sdram_controller|Selector112~1, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|m_addr[4] , inst2|sdram_controller|m_addr[4], ModuloVgaController, 1
instance = comp, \inst2|master_interface|address[5]~feeder , inst2|master_interface|address[5]~feeder, ModuloVgaController, 1
instance = comp, \inst2|master_interface|address[5] , inst2|master_interface|address[5], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[39]~feeder , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[39]~feeder, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[39] , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[39], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[39]~feeder , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[39]~feeder, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[39] , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[39], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[39]~21 , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[39]~21, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|active_addr[3] , inst2|sdram_controller|active_addr[3], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Selector113~0 , inst2|sdram_controller|Selector113~0, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Selector113~1 , inst2|sdram_controller|Selector113~1, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|m_addr[3] , inst2|sdram_controller|m_addr[3], ModuloVgaController, 1
instance = comp, \inst2|master_interface|address[4]~feeder , inst2|master_interface|address[4]~feeder, ModuloVgaController, 1
instance = comp, \inst2|master_interface|address[4] , inst2|master_interface|address[4], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[38]~feeder , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[38]~feeder, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[38] , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[38], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[38]~feeder , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[38]~feeder, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[38] , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[38], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[38]~22 , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[38]~22, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|active_addr[2] , inst2|sdram_controller|active_addr[2], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Selector114~0 , inst2|sdram_controller|Selector114~0, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Selector114~1 , inst2|sdram_controller|Selector114~1, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|m_addr[2] , inst2|sdram_controller|m_addr[2], ModuloVgaController, 1
instance = comp, \inst2|master_interface|address[3]~feeder , inst2|master_interface|address[3]~feeder, ModuloVgaController, 1
instance = comp, \inst2|master_interface|address[3] , inst2|master_interface|address[3], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[37]~feeder , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[37]~feeder, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[37] , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[37], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[37]~feeder , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[37]~feeder, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[37] , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[37], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[37]~23 , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[37]~23, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|active_addr[1] , inst2|sdram_controller|active_addr[1], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Selector115~0 , inst2|sdram_controller|Selector115~0, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Selector115~1 , inst2|sdram_controller|Selector115~1, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|m_addr[1] , inst2|sdram_controller|m_addr[1], ModuloVgaController, 1
instance = comp, \inst2|master_interface|address[2]~feeder , inst2|master_interface|address[2]~feeder, ModuloVgaController, 1
instance = comp, \inst2|master_interface|address[2] , inst2|master_interface|address[2], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[36] , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[36], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[36]~feeder , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[36]~feeder, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[36] , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[36], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[36]~24 , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[36]~24, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|active_addr[0] , inst2|sdram_controller|active_addr[0], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Selector116~0 , inst2|sdram_controller|Selector116~0, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Selector116~1 , inst2|sdram_controller|Selector116~1, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|m_addr[0] , inst2|sdram_controller|m_addr[0], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Selector117~0 , inst2|sdram_controller|Selector117~0, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|WideOr16~0 , inst2|sdram_controller|WideOr16~0, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|m_bank[1] , inst2|sdram_controller|m_bank[1], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Selector118~0 , inst2|sdram_controller|Selector118~0, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|m_bank[0] , inst2|sdram_controller|m_bank[0], ModuloVgaController, 1
instance = comp, \inst1|Add0~0 , inst1|Add0~0, ModuloVgaController, 1
instance = comp, \inst1|Add0~2 , inst1|Add0~2, ModuloVgaController, 1
instance = comp, \inst1|Add0~4 , inst1|Add0~4, ModuloVgaController, 1
instance = comp, \inst1|Add0~6 , inst1|Add0~6, ModuloVgaController, 1
instance = comp, \inst1|Add0~8 , inst1|Add0~8, ModuloVgaController, 1
instance = comp, \inst1|Add0~10 , inst1|Add0~10, ModuloVgaController, 1
instance = comp, \inst1|Add0~11 , inst1|Add0~11, ModuloVgaController, 1
instance = comp, \inst1|Add0~12 , inst1|Add0~12, ModuloVgaController, 1
instance = comp, \inst1|Add0~13 , inst1|Add0~13, ModuloVgaController, 1
instance = comp, \inst1|Add0~14 , inst1|Add0~14, ModuloVgaController, 1
instance = comp, \inst1|outX[4]~0 , inst1|outX[4]~0, ModuloVgaController, 1
instance = comp, \inst1|outX[3]~1 , inst1|outX[3]~1, ModuloVgaController, 1
instance = comp, \inst1|outX[2]~2 , inst1|outX[2]~2, ModuloVgaController, 1
instance = comp, \inst1|outX[1]~3 , inst1|outX[1]~3, ModuloVgaController, 1
instance = comp, \inst1|outX[0]~4 , inst1|outX[0]~4, ModuloVgaController, 1
instance = comp, \inst1|Add1~0 , inst1|Add1~0, ModuloVgaController, 1
instance = comp, \inst1|Add1~2 , inst1|Add1~2, ModuloVgaController, 1
instance = comp, \inst1|Add1~4 , inst1|Add1~4, ModuloVgaController, 1
instance = comp, \inst1|Add1~6 , inst1|Add1~6, ModuloVgaController, 1
instance = comp, \inst1|Add1~8 , inst1|Add1~8, ModuloVgaController, 1
instance = comp, \inst1|Add1~10 , inst1|Add1~10, ModuloVgaController, 1
instance = comp, \inst1|Add1~12 , inst1|Add1~12, ModuloVgaController, 1
instance = comp, \inst1|Add1~14 , inst1|Add1~14, ModuloVgaController, 1
instance = comp, \inst1|Add1~16 , inst1|Add1~16, ModuloVgaController, 1
instance = comp, \inst1|Add1~18 , inst1|Add1~18, ModuloVgaController, 1
instance = comp, \inst1|Add1~20 , inst1|Add1~20, ModuloVgaController, 1
instance = comp, \inst1|Add1~21 , inst1|Add1~21, ModuloVgaController, 1
instance = comp, \inst1|Add1~22 , inst1|Add1~22, ModuloVgaController, 1
instance = comp, \inst1|Add1~23 , inst1|Add1~23, ModuloVgaController, 1
instance = comp, \inst1|Add1~24 , inst1|Add1~24, ModuloVgaController, 1
instance = comp, \inst1|Add1~25 , inst1|Add1~25, ModuloVgaController, 1
instance = comp, \inst1|Add1~26 , inst1|Add1~26, ModuloVgaController, 1
instance = comp, \inst1|Add1~27 , inst1|Add1~27, ModuloVgaController, 1
instance = comp, \inst1|Add1~28 , inst1|Add1~28, ModuloVgaController, 1
instance = comp, \inst1|Add1~29 , inst1|Add1~29, ModuloVgaController, 1
instance = comp, \DRAM_DQ[0]~input , DRAM_DQ[0]~input, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|za_data[0] , inst2|sdram_controller|za_data[0], ModuloVgaController, 1
instance = comp, \inst2|master_interface|exportdata[0]~feeder , inst2|master_interface|exportdata[0]~feeder, ModuloVgaController, 1
instance = comp, \inst2|master_interface|exportdata[0] , inst2|master_interface|exportdata[0], ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|ram_address_a[8] , inst3|dcfifo_component|auto_generated|ram_address_a[8], ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell , inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell, ModuloVgaController, 1
instance = comp, \DRAM_DQ[1]~input , DRAM_DQ[1]~input, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|za_data[1] , inst2|sdram_controller|za_data[1], ModuloVgaController, 1
instance = comp, \inst2|master_interface|exportdata[1] , inst2|master_interface|exportdata[1], ModuloVgaController, 1
instance = comp, \DRAM_DQ[2]~input , DRAM_DQ[2]~input, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|za_data[2] , inst2|sdram_controller|za_data[2], ModuloVgaController, 1
instance = comp, \inst2|master_interface|exportdata[2]~feeder , inst2|master_interface|exportdata[2]~feeder, ModuloVgaController, 1
instance = comp, \inst2|master_interface|exportdata[2] , inst2|master_interface|exportdata[2], ModuloVgaController, 1
instance = comp, \DRAM_DQ[3]~input , DRAM_DQ[3]~input, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|za_data[3] , inst2|sdram_controller|za_data[3], ModuloVgaController, 1
instance = comp, \inst2|master_interface|exportdata[3]~feeder , inst2|master_interface|exportdata[3]~feeder, ModuloVgaController, 1
instance = comp, \inst2|master_interface|exportdata[3] , inst2|master_interface|exportdata[3], ModuloVgaController, 1
instance = comp, \DRAM_DQ[4]~input , DRAM_DQ[4]~input, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|za_data[4] , inst2|sdram_controller|za_data[4], ModuloVgaController, 1
instance = comp, \inst2|master_interface|exportdata[4]~feeder , inst2|master_interface|exportdata[4]~feeder, ModuloVgaController, 1
instance = comp, \inst2|master_interface|exportdata[4] , inst2|master_interface|exportdata[4], ModuloVgaController, 1
instance = comp, \DRAM_DQ[5]~input , DRAM_DQ[5]~input, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|za_data[5] , inst2|sdram_controller|za_data[5], ModuloVgaController, 1
instance = comp, \inst2|master_interface|exportdata[5]~feeder , inst2|master_interface|exportdata[5]~feeder, ModuloVgaController, 1
instance = comp, \inst2|master_interface|exportdata[5] , inst2|master_interface|exportdata[5], ModuloVgaController, 1
instance = comp, \DRAM_DQ[6]~input , DRAM_DQ[6]~input, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|za_data[6] , inst2|sdram_controller|za_data[6], ModuloVgaController, 1
instance = comp, \inst2|master_interface|exportdata[6]~feeder , inst2|master_interface|exportdata[6]~feeder, ModuloVgaController, 1
instance = comp, \inst2|master_interface|exportdata[6] , inst2|master_interface|exportdata[6], ModuloVgaController, 1
instance = comp, \DRAM_DQ[7]~input , DRAM_DQ[7]~input, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|za_data[7] , inst2|sdram_controller|za_data[7], ModuloVgaController, 1
instance = comp, \inst2|master_interface|exportdata[7] , inst2|master_interface|exportdata[7], ModuloVgaController, 1
instance = comp, \DRAM_DQ[8]~input , DRAM_DQ[8]~input, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|za_data[8] , inst2|sdram_controller|za_data[8], ModuloVgaController, 1
instance = comp, \inst2|master_interface|exportdata[8]~feeder , inst2|master_interface|exportdata[8]~feeder, ModuloVgaController, 1
instance = comp, \inst2|master_interface|exportdata[8] , inst2|master_interface|exportdata[8], ModuloVgaController, 1
instance = comp, \DRAM_DQ[9]~input , DRAM_DQ[9]~input, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|za_data[9] , inst2|sdram_controller|za_data[9], ModuloVgaController, 1
instance = comp, \inst2|master_interface|exportdata[9] , inst2|master_interface|exportdata[9], ModuloVgaController, 1
instance = comp, \DRAM_DQ[10]~input , DRAM_DQ[10]~input, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|za_data[10] , inst2|sdram_controller|za_data[10], ModuloVgaController, 1
instance = comp, \inst2|master_interface|exportdata[10] , inst2|master_interface|exportdata[10], ModuloVgaController, 1
instance = comp, \DRAM_DQ[11]~input , DRAM_DQ[11]~input, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|za_data[11] , inst2|sdram_controller|za_data[11], ModuloVgaController, 1
instance = comp, \inst2|master_interface|exportdata[11]~feeder , inst2|master_interface|exportdata[11]~feeder, ModuloVgaController, 1
instance = comp, \inst2|master_interface|exportdata[11] , inst2|master_interface|exportdata[11], ModuloVgaController, 1
instance = comp, \DRAM_DQ[12]~input , DRAM_DQ[12]~input, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|za_data[12] , inst2|sdram_controller|za_data[12], ModuloVgaController, 1
instance = comp, \inst2|master_interface|exportdata[12] , inst2|master_interface|exportdata[12], ModuloVgaController, 1
instance = comp, \DRAM_DQ[13]~input , DRAM_DQ[13]~input, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|za_data[13] , inst2|sdram_controller|za_data[13], ModuloVgaController, 1
instance = comp, \inst2|master_interface|exportdata[13]~feeder , inst2|master_interface|exportdata[13]~feeder, ModuloVgaController, 1
instance = comp, \inst2|master_interface|exportdata[13] , inst2|master_interface|exportdata[13], ModuloVgaController, 1
instance = comp, \DRAM_DQ[14]~input , DRAM_DQ[14]~input, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|za_data[14] , inst2|sdram_controller|za_data[14], ModuloVgaController, 1
instance = comp, \inst2|master_interface|exportdata[14]~feeder , inst2|master_interface|exportdata[14]~feeder, ModuloVgaController, 1
instance = comp, \inst2|master_interface|exportdata[14] , inst2|master_interface|exportdata[14], ModuloVgaController, 1
instance = comp, \DRAM_DQ[15]~input , DRAM_DQ[15]~input, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|za_data[15] , inst2|sdram_controller|za_data[15], ModuloVgaController, 1
instance = comp, \inst2|master_interface|exportdata[15] , inst2|master_interface|exportdata[15], ModuloVgaController, 1
instance = comp, \DRAM_DQ[22]~input , DRAM_DQ[22]~input, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|za_data[22] , inst2|sdram_controller|za_data[22], ModuloVgaController, 1
instance = comp, \inst2|master_interface|exportdata[22]~feeder , inst2|master_interface|exportdata[22]~feeder, ModuloVgaController, 1
instance = comp, \inst2|master_interface|exportdata[22] , inst2|master_interface|exportdata[22], ModuloVgaController, 1
instance = comp, \DRAM_DQ[23]~input , DRAM_DQ[23]~input, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|za_data[23] , inst2|sdram_controller|za_data[23], ModuloVgaController, 1
instance = comp, \inst2|master_interface|exportdata[23] , inst2|master_interface|exportdata[23], ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 , inst3|dcfifo_component|auto_generated|fifo_ram|ram_block11a0, ModuloVgaController, 1
instance = comp, \inst1|current_pixel[7] , inst1|current_pixel[7], ModuloVgaController, 1
instance = comp, \inst1|current_pixel[6] , inst1|current_pixel[6], ModuloVgaController, 1
instance = comp, \inst1|current_pixel[5] , inst1|current_pixel[5], ModuloVgaController, 1
instance = comp, \inst1|current_pixel[4] , inst1|current_pixel[4], ModuloVgaController, 1
instance = comp, \inst1|current_pixel[3] , inst1|current_pixel[3], ModuloVgaController, 1
instance = comp, \inst1|current_pixel[2] , inst1|current_pixel[2], ModuloVgaController, 1
instance = comp, \inst1|current_pixel[1] , inst1|current_pixel[1], ModuloVgaController, 1
instance = comp, \inst1|current_pixel[0] , inst1|current_pixel[0], ModuloVgaController, 1
instance = comp, \inst1|current_pixel[15] , inst1|current_pixel[15], ModuloVgaController, 1
instance = comp, \inst1|current_pixel[14] , inst1|current_pixel[14], ModuloVgaController, 1
instance = comp, \inst1|current_pixel[13] , inst1|current_pixel[13], ModuloVgaController, 1
instance = comp, \inst1|current_pixel[12] , inst1|current_pixel[12], ModuloVgaController, 1
instance = comp, \inst1|current_pixel[11] , inst1|current_pixel[11], ModuloVgaController, 1
instance = comp, \inst1|current_pixel[10] , inst1|current_pixel[10], ModuloVgaController, 1
instance = comp, \inst1|current_pixel[9] , inst1|current_pixel[9], ModuloVgaController, 1
instance = comp, \inst1|current_pixel[8] , inst1|current_pixel[8], ModuloVgaController, 1
instance = comp, \inst1|current_pixel[23] , inst1|current_pixel[23], ModuloVgaController, 1
instance = comp, \inst1|current_pixel[22] , inst1|current_pixel[22], ModuloVgaController, 1
instance = comp, \DRAM_DQ[16]~input , DRAM_DQ[16]~input, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|za_data[16] , inst2|sdram_controller|za_data[16], ModuloVgaController, 1
instance = comp, \inst2|master_interface|exportdata[16] , inst2|master_interface|exportdata[16], ModuloVgaController, 1
instance = comp, \DRAM_DQ[17]~input , DRAM_DQ[17]~input, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|za_data[17] , inst2|sdram_controller|za_data[17], ModuloVgaController, 1
instance = comp, \inst2|master_interface|exportdata[17]~feeder , inst2|master_interface|exportdata[17]~feeder, ModuloVgaController, 1
instance = comp, \inst2|master_interface|exportdata[17] , inst2|master_interface|exportdata[17], ModuloVgaController, 1
instance = comp, \DRAM_DQ[18]~input , DRAM_DQ[18]~input, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|za_data[18] , inst2|sdram_controller|za_data[18], ModuloVgaController, 1
instance = comp, \inst2|master_interface|exportdata[18]~feeder , inst2|master_interface|exportdata[18]~feeder, ModuloVgaController, 1
instance = comp, \inst2|master_interface|exportdata[18] , inst2|master_interface|exportdata[18], ModuloVgaController, 1
instance = comp, \DRAM_DQ[19]~input , DRAM_DQ[19]~input, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|za_data[19] , inst2|sdram_controller|za_data[19], ModuloVgaController, 1
instance = comp, \inst2|master_interface|exportdata[19]~feeder , inst2|master_interface|exportdata[19]~feeder, ModuloVgaController, 1
instance = comp, \inst2|master_interface|exportdata[19] , inst2|master_interface|exportdata[19], ModuloVgaController, 1
instance = comp, \DRAM_DQ[20]~input , DRAM_DQ[20]~input, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|za_data[20] , inst2|sdram_controller|za_data[20], ModuloVgaController, 1
instance = comp, \inst2|master_interface|exportdata[20] , inst2|master_interface|exportdata[20], ModuloVgaController, 1
instance = comp, \DRAM_DQ[21]~input , DRAM_DQ[21]~input, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|za_data[21] , inst2|sdram_controller|za_data[21], ModuloVgaController, 1
instance = comp, \inst2|master_interface|exportdata[21] , inst2|master_interface|exportdata[21], ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|fifo_ram|ram_block11a16 , inst3|dcfifo_component|auto_generated|fifo_ram|ram_block11a16, ModuloVgaController, 1
instance = comp, \inst1|current_pixel[21] , inst1|current_pixel[21], ModuloVgaController, 1
instance = comp, \inst1|current_pixel[20] , inst1|current_pixel[20], ModuloVgaController, 1
instance = comp, \inst1|current_pixel[19] , inst1|current_pixel[19], ModuloVgaController, 1
instance = comp, \inst1|current_pixel[18] , inst1|current_pixel[18], ModuloVgaController, 1
instance = comp, \inst1|current_pixel[17] , inst1|current_pixel[17], ModuloVgaController, 1
instance = comp, \inst1|current_pixel[16] , inst1|current_pixel[16], ModuloVgaController, 1
instance = comp, \DRAM_DQ[31]~input , DRAM_DQ[31]~input, ModuloVgaController, 1
instance = comp, \DRAM_DQ[30]~input , DRAM_DQ[30]~input, ModuloVgaController, 1
instance = comp, \DRAM_DQ[29]~input , DRAM_DQ[29]~input, ModuloVgaController, 1
instance = comp, \DRAM_DQ[28]~input , DRAM_DQ[28]~input, ModuloVgaController, 1
instance = comp, \DRAM_DQ[27]~input , DRAM_DQ[27]~input, ModuloVgaController, 1
instance = comp, \DRAM_DQ[26]~input , DRAM_DQ[26]~input, ModuloVgaController, 1
instance = comp, \DRAM_DQ[25]~input , DRAM_DQ[25]~input, ModuloVgaController, 1
instance = comp, \DRAM_DQ[24]~input , DRAM_DQ[24]~input, ModuloVgaController, 1
instance = comp, \~ALTERA_ASDO_DATA1~~ibuf , ~ALTERA_ASDO_DATA1~~ibuf, ModuloVgaController, 1
instance = comp, \~ALTERA_FLASH_nCE_nCSO~~ibuf , ~ALTERA_FLASH_nCE_nCSO~~ibuf, ModuloVgaController, 1
instance = comp, \~ALTERA_DATA0~~ibuf , ~ALTERA_DATA0~~ibuf, ModuloVgaController, 1
