{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1564667859807 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1564667859807 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DDR3_VIP 5CSEBA6U23I7 " "Selected device 5CSEBA6U23I7 for design \"DDR3_VIP\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1564667860070 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1564667860263 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1564667860263 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK soc_system:u0\|soc_system_pll_0:pll_0\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"soc_system:u0\|soc_system_pll_0:pll_0\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1564667860619 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1564667862075 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1564667862250 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1564667866793 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1564667867590 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "72 145 " "No exact pin location assignment(s) for 72 pins of 145 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1564667869148 ""}
{ "Critical Warning" "WFOCT_PINS_MISSING_LOCATION_INFO" "1 1 " "No exact pin location assignment(s) for 1 RUP, RDN, or RZQ pins of 1 total RUP, RDN or RZQ pins" { { "Info" "IFOCT_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_RZQ " "RUP, RDN, or RZQ pin HPS_DDR3_RZQ not assigned to an exact location on the device" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_RZQ } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_RZQ" } } } } { "DDR3_VIP.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/" { { 0 { 0 ""} 0 520 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174074 "RUP, RDN, or RZQ pin %1!s! not assigned to an exact location on the device" 0 0 "Design Software" 0 -1 1564667869212 ""}  } {  } 1 174073 "No exact pin location assignment(s) for %1!d! RUP, RDN, or RZQ pins of %2!d! total RUP, RDN or RZQ pins" 0 0 "Fitter" 0 -1 1564667869212 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1564667964229 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "3 s (3 global) " "Promoted 3 clocks (3 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_fpga_interfaces:fpga_interfaces\|h2f_rst_n\[0\]~CLKENA0 13 global CLKCTRL_G10 " "soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_fpga_interfaces:fpga_interfaces\|h2f_rst_n\[0\]~CLKENA0 with 13 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1564667990637 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "soc_system:u0\|soc_system_pll_0:pll_0\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 3945 global CLKCTRL_G0 " "soc_system:u0\|soc_system_pll_0:pll_0\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 3945 fanout uses global clock CLKCTRL_G0" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1564667990637 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "soc_system:u0\|soc_system_pll_0:pll_0\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 335 global CLKCTRL_G7 " "soc_system:u0\|soc_system_pll_0:pll_0\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 with 335 fanout uses global clock CLKCTRL_G7" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1564667990637 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1564667990637 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "2 s (2 global) " "Automatically promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "FPGA_CLK1_50~inputCLKENA0 19 global CLKCTRL_G5 " "FPGA_CLK1_50~inputCLKENA0 with 19 fanout uses global clock CLKCTRL_G5" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1564667990637 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "FPGA_CLK2_50~inputCLKENA0 16 global CLKCTRL_G4 " "FPGA_CLK2_50~inputCLKENA0 with 16 fanout uses global clock CLKCTRL_G4" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1564667990637 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1564667990637 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:26 " "Fitter periphery placement operations ending: elapsed time is 00:00:26" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1564667990637 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\] " "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1564668009268 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1564668009268 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1564668009268 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1564668009268 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1564668009268 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1564668009268 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1564668009268 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1564668009268 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1564668009268 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical BITP7563_0\] " "set_disable_timing \[get_cells -hierarchical BITP7563_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1564668009268 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1564668009268 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_vip_common_sync " "Entity alt_vip_common_sync" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers *data_out_sync0*\] " "set_false_path -to \[get_keepers *data_out_sync0*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1564668009268 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers *data_out_sync0*\] " "set_false_path -to \[get_keepers *data_out_sync0*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1564668009268 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers *data_out_sync0*\] " "set_false_path -to \[get_keepers *data_out_sync0*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1564668009268 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers *data_out_sync0*\] " "set_false_path -to \[get_keepers *data_out_sync0*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1564668009268 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1564668009268 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_qpq1 " "Entity dcfifo_qpq1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_te9:dffpipe18\|dffe19a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_te9:dffpipe18\|dffe19a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1564668009268 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_se9:dffpipe15\|dffe16a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_se9:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1564668009268 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1564668009268 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1564668009268 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1564668009268 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1564668009268 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1564668009268 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1564668009268 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1564668009268 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1564668009268 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'soc_system/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1564668009494 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system/synthesis/submodules/hps_sdram_p0.sdc " "Reading SDC File: 'soc_system/synthesis/submodules/hps_sdram_p0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1564668009541 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1564668009635 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 551 *:u0\|*:ddr3_0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(551): *:u0\|*:ddr3_0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1564668010651 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 551 Argument <from> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(551): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\] " "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\]" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668010651 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1564668010651 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 552 *:u0\|*:ddr3_0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(552): *:u0\|*:ddr3_0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1564668010651 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 552 Argument <to> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(552): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] " "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\]" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668010651 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1564668010651 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc " "Reading SDC File: 'soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1564668010666 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ddr3_0_hps_fpga_interfaces.sdc 5 *fpga_interfaces\|f2sdram~FF_3770 register " "Ignored filter at soc_system_ddr3_0_hps_fpga_interfaces.sdc(5): *fpga_interfaces\|f2sdram~FF_3770 could not be matched with a register" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" 5 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1564668010682 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ddr3_0_hps_fpga_interfaces.sdc 5 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ddr3_0_hps_fpga_interfaces.sdc(5): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3770\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3770\}\]" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" 5 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668010682 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" 5 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1564668010682 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ddr3_0_hps_fpga_interfaces.sdc 6 *fpga_interfaces\|f2sdram~FF_3771 register " "Ignored filter at soc_system_ddr3_0_hps_fpga_interfaces.sdc(6): *fpga_interfaces\|f2sdram~FF_3771 could not be matched with a register" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" 6 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1564668010698 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ddr3_0_hps_fpga_interfaces.sdc 6 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ddr3_0_hps_fpga_interfaces.sdc(6): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3771\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3771\}\]" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" 6 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668010698 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" 6 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1564668010698 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ddr3_0_hps_fpga_interfaces.sdc 9 *fpga_interfaces\|f2sdram~FF_3775 register " "Ignored filter at soc_system_ddr3_0_hps_fpga_interfaces.sdc(9): *fpga_interfaces\|f2sdram~FF_3775 could not be matched with a register" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1564668010698 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ddr3_0_hps_fpga_interfaces.sdc 9 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ddr3_0_hps_fpga_interfaces.sdc(9): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3775\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3775\}\]" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668010698 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1564668010698 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ddr3_0_hps_fpga_interfaces.sdc 10 *fpga_interfaces\|f2sdram~FF_3776 register " "Ignored filter at soc_system_ddr3_0_hps_fpga_interfaces.sdc(10): *fpga_interfaces\|f2sdram~FF_3776 could not be matched with a register" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1564668010698 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ddr3_0_hps_fpga_interfaces.sdc 10 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ddr3_0_hps_fpga_interfaces.sdc(10): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3776\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3776\}\]" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668010698 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1564668010698 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ddr3_0_hps_fpga_interfaces.sdc 13 *fpga_interfaces\|f2sdram~FF_3780 register " "Ignored filter at soc_system_ddr3_0_hps_fpga_interfaces.sdc(13): *fpga_interfaces\|f2sdram~FF_3780 could not be matched with a register" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" 13 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1564668010698 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ddr3_0_hps_fpga_interfaces.sdc 13 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ddr3_0_hps_fpga_interfaces.sdc(13): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3780\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3780\}\]" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" 13 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668010698 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" 13 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1564668010698 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ddr3_0_hps_fpga_interfaces.sdc 14 *fpga_interfaces\|f2sdram~FF_3781 register " "Ignored filter at soc_system_ddr3_0_hps_fpga_interfaces.sdc(14): *fpga_interfaces\|f2sdram~FF_3781 could not be matched with a register" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1564668010698 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ddr3_0_hps_fpga_interfaces.sdc 14 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ddr3_0_hps_fpga_interfaces.sdc(14): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3781\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3781\}\]" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668010698 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1564668010698 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ddr3_0_hps_fpga_interfaces.sdc 20 *fpga_interfaces\|f2sdram~FF_3792 register " "Ignored filter at soc_system_ddr3_0_hps_fpga_interfaces.sdc(20): *fpga_interfaces\|f2sdram~FF_3792 could not be matched with a register" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" 20 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1564668010713 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ddr3_0_hps_fpga_interfaces.sdc 20 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ddr3_0_hps_fpga_interfaces.sdc(20): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3792\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3792\}\]" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" 20 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668010713 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" 20 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1564668010713 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ddr3_0_hps_fpga_interfaces.sdc 21 *fpga_interfaces\|f2sdram~FF_3793 register " "Ignored filter at soc_system_ddr3_0_hps_fpga_interfaces.sdc(21): *fpga_interfaces\|f2sdram~FF_3793 could not be matched with a register" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" 21 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1564668010713 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ddr3_0_hps_fpga_interfaces.sdc 21 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ddr3_0_hps_fpga_interfaces.sdc(21): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3793\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3793\}\]" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" 21 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668010713 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1564668010713 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ddr3_0_hps_fpga_interfaces.sdc 23 *fpga_interfaces\|f2sdram~FF_3796 register " "Ignored filter at soc_system_ddr3_0_hps_fpga_interfaces.sdc(23): *fpga_interfaces\|f2sdram~FF_3796 could not be matched with a register" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" 23 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1564668010713 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ddr3_0_hps_fpga_interfaces.sdc 23 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ddr3_0_hps_fpga_interfaces.sdc(23): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3796\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3796\}\]" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" 23 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668010713 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" 23 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1564668010713 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ddr3_0_hps_fpga_interfaces.sdc 24 *fpga_interfaces\|f2sdram~FF_3797 register " "Ignored filter at soc_system_ddr3_0_hps_fpga_interfaces.sdc(24): *fpga_interfaces\|f2sdram~FF_3797 could not be matched with a register" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" 24 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1564668010713 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ddr3_0_hps_fpga_interfaces.sdc 24 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ddr3_0_hps_fpga_interfaces.sdc(24): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3797\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3797\}\]" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" 24 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668010713 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" 24 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1564668010713 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ddr3_0_hps_fpga_interfaces.sdc 27 *fpga_interfaces\|f2sdram~FF_3800 register " "Ignored filter at soc_system_ddr3_0_hps_fpga_interfaces.sdc(27): *fpga_interfaces\|f2sdram~FF_3800 could not be matched with a register" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" 27 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1564668010713 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ddr3_0_hps_fpga_interfaces.sdc 27 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ddr3_0_hps_fpga_interfaces.sdc(27): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3800\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3800\}\]" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" 27 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668010729 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1564668010729 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ddr3_0_hps_fpga_interfaces.sdc 30 *fpga_interfaces\|f2sdram~FF_3805 register " "Ignored filter at soc_system_ddr3_0_hps_fpga_interfaces.sdc(30): *fpga_interfaces\|f2sdram~FF_3805 could not be matched with a register" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" 30 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1564668010729 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ddr3_0_hps_fpga_interfaces.sdc 30 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ddr3_0_hps_fpga_interfaces.sdc(30): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3805\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3805\}\]" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" 30 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668010729 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1564668010729 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ddr3_0_hps_fpga_interfaces.sdc 35 *fpga_interfaces\|f2sdram~FF_3812 register " "Ignored filter at soc_system_ddr3_0_hps_fpga_interfaces.sdc(35): *fpga_interfaces\|f2sdram~FF_3812 could not be matched with a register" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" 35 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1564668010729 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ddr3_0_hps_fpga_interfaces.sdc 35 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ddr3_0_hps_fpga_interfaces.sdc(35): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3812\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3812\}\]" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" 35 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668010729 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" 35 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1564668010729 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ddr3_0_hps_fpga_interfaces.sdc 36 *fpga_interfaces\|f2sdram~FF_3813 register " "Ignored filter at soc_system_ddr3_0_hps_fpga_interfaces.sdc(36): *fpga_interfaces\|f2sdram~FF_3813 could not be matched with a register" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" 36 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1564668010729 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ddr3_0_hps_fpga_interfaces.sdc 36 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ddr3_0_hps_fpga_interfaces.sdc(36): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3813\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3813\}\]" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" 36 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668010729 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" 36 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1564668010729 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ddr3_0_hps_fpga_interfaces.sdc 39 *fpga_interfaces\|f2sdram~FF_3817 register " "Ignored filter at soc_system_ddr3_0_hps_fpga_interfaces.sdc(39): *fpga_interfaces\|f2sdram~FF_3817 could not be matched with a register" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" 39 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1564668010729 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ddr3_0_hps_fpga_interfaces.sdc 39 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ddr3_0_hps_fpga_interfaces.sdc(39): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3817\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3817\}\]" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" 39 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668010729 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" 39 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1564668010729 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ddr3_0_hps_fpga_interfaces.sdc 40 *fpga_interfaces\|f2sdram~FF_3818 register " "Ignored filter at soc_system_ddr3_0_hps_fpga_interfaces.sdc(40): *fpga_interfaces\|f2sdram~FF_3818 could not be matched with a register" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" 40 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1564668010729 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ddr3_0_hps_fpga_interfaces.sdc 40 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ddr3_0_hps_fpga_interfaces.sdc(40): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3818\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3818\}\]" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" 40 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668010744 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" 40 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1564668010744 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ddr3_0_hps_fpga_interfaces.sdc 43 *fpga_interfaces\|f2sdram~FF_3822 register " "Ignored filter at soc_system_ddr3_0_hps_fpga_interfaces.sdc(43): *fpga_interfaces\|f2sdram~FF_3822 could not be matched with a register" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" 43 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1564668010744 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ddr3_0_hps_fpga_interfaces.sdc 43 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ddr3_0_hps_fpga_interfaces.sdc(43): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3822\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3822\}\]" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" 43 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668010744 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" 43 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1564668010744 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ddr3_0_hps_fpga_interfaces.sdc 44 *fpga_interfaces\|f2sdram~FF_3823 register " "Ignored filter at soc_system_ddr3_0_hps_fpga_interfaces.sdc(44): *fpga_interfaces\|f2sdram~FF_3823 could not be matched with a register" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" 44 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1564668010744 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ddr3_0_hps_fpga_interfaces.sdc 44 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ddr3_0_hps_fpga_interfaces.sdc(44): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3823\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3823\}\]" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" 44 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668010744 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" 44 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1564668010744 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ddr3_0_hps_fpga_interfaces.sdc 47 *fpga_interfaces\|f2sdram~FF_3832 register " "Ignored filter at soc_system_ddr3_0_hps_fpga_interfaces.sdc(47): *fpga_interfaces\|f2sdram~FF_3832 could not be matched with a register" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1564668010744 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ddr3_0_hps_fpga_interfaces.sdc 47 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ddr3_0_hps_fpga_interfaces.sdc(47): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3832\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3832\}\]" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668010744 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1564668010744 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ddr3_0_hps_fpga_interfaces.sdc 50 *fpga_interfaces\|f2sdram~FF_3837 register " "Ignored filter at soc_system_ddr3_0_hps_fpga_interfaces.sdc(50): *fpga_interfaces\|f2sdram~FF_3837 could not be matched with a register" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1564668010744 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ddr3_0_hps_fpga_interfaces.sdc 50 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ddr3_0_hps_fpga_interfaces.sdc(50): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3837\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3837\}\]" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668010760 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1564668010760 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ddr3_0_hps_fpga_interfaces.sdc 66 *fpga_interfaces\|f2sdram~FF_1056 register " "Ignored filter at soc_system_ddr3_0_hps_fpga_interfaces.sdc(66): *fpga_interfaces\|f2sdram~FF_1056 could not be matched with a register" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" 66 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1564668010760 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ddr3_0_hps_fpga_interfaces.sdc 66 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ddr3_0_hps_fpga_interfaces.sdc(66): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1056\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1056\}\]" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668010760 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1564668010760 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ddr3_0_hps_fpga_interfaces.sdc 67 *fpga_interfaces\|f2sdram~FF_1057 register " "Ignored filter at soc_system_ddr3_0_hps_fpga_interfaces.sdc(67): *fpga_interfaces\|f2sdram~FF_1057 could not be matched with a register" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1564668010760 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ddr3_0_hps_fpga_interfaces.sdc 67 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ddr3_0_hps_fpga_interfaces.sdc(67): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1057\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1057\}\]" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668010760 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1564668010760 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ddr3_0_hps_fpga_interfaces.sdc 70 *fpga_interfaces\|f2sdram~FF_1120 register " "Ignored filter at soc_system_ddr3_0_hps_fpga_interfaces.sdc(70): *fpga_interfaces\|f2sdram~FF_1120 could not be matched with a register" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" 70 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1564668010760 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ddr3_0_hps_fpga_interfaces.sdc 70 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ddr3_0_hps_fpga_interfaces.sdc(70): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1120\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1120\}\]" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668010760 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1564668010760 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ddr3_0_hps_fpga_interfaces.sdc 71 *fpga_interfaces\|f2sdram~FF_1121 register " "Ignored filter at soc_system_ddr3_0_hps_fpga_interfaces.sdc(71): *fpga_interfaces\|f2sdram~FF_1121 could not be matched with a register" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" 71 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1564668010776 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ddr3_0_hps_fpga_interfaces.sdc 71 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ddr3_0_hps_fpga_interfaces.sdc(71): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1121\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1121\}\]" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668010776 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1564668010776 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ddr3_0_hps_fpga_interfaces.sdc 72 *fpga_interfaces\|f2sdram~FF_3405 register " "Ignored filter at soc_system_ddr3_0_hps_fpga_interfaces.sdc(72): *fpga_interfaces\|f2sdram~FF_3405 could not be matched with a register" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" 72 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1564668010776 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ddr3_0_hps_fpga_interfaces.sdc 72 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ddr3_0_hps_fpga_interfaces.sdc(72): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3405\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3405\}\]" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668010776 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1564668010776 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ddr3_0_hps_fpga_interfaces.sdc 74 *fpga_interfaces\|f2sdram~FF_3409 register " "Ignored filter at soc_system_ddr3_0_hps_fpga_interfaces.sdc(74): *fpga_interfaces\|f2sdram~FF_3409 could not be matched with a register" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" 74 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1564668010776 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ddr3_0_hps_fpga_interfaces.sdc 74 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ddr3_0_hps_fpga_interfaces.sdc(74): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3409\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3409\}\]" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668010776 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1564668010776 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ddr3_0_hps_fpga_interfaces.sdc 75 *fpga_interfaces\|f2sdram~FF_3410 register " "Ignored filter at soc_system_ddr3_0_hps_fpga_interfaces.sdc(75): *fpga_interfaces\|f2sdram~FF_3410 could not be matched with a register" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" 75 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1564668010776 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ddr3_0_hps_fpga_interfaces.sdc 75 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ddr3_0_hps_fpga_interfaces.sdc(75): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3410\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3410\}\]" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668010776 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1564668010776 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ddr3_0_hps_fpga_interfaces.sdc 76 *fpga_interfaces\|f2sdram~FF_3414 register " "Ignored filter at soc_system_ddr3_0_hps_fpga_interfaces.sdc(76): *fpga_interfaces\|f2sdram~FF_3414 could not be matched with a register" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" 76 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1564668010791 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ddr3_0_hps_fpga_interfaces.sdc 76 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ddr3_0_hps_fpga_interfaces.sdc(76): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3414\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3414\}\]" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668010791 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1564668010791 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ddr3_0_hps_fpga_interfaces.sdc 78 *fpga_interfaces\|f2sdram~FF_3418 register " "Ignored filter at soc_system_ddr3_0_hps_fpga_interfaces.sdc(78): *fpga_interfaces\|f2sdram~FF_3418 could not be matched with a register" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" 78 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1564668010791 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ddr3_0_hps_fpga_interfaces.sdc 78 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ddr3_0_hps_fpga_interfaces.sdc(78): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3418\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3418\}\]" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668010791 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1564668010791 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ddr3_0_hps_fpga_interfaces.sdc 79 *fpga_interfaces\|f2sdram~FF_3419 register " "Ignored filter at soc_system_ddr3_0_hps_fpga_interfaces.sdc(79): *fpga_interfaces\|f2sdram~FF_3419 could not be matched with a register" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" 79 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1564668010791 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ddr3_0_hps_fpga_interfaces.sdc 79 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ddr3_0_hps_fpga_interfaces.sdc(79): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3419\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3419\}\]" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668010791 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1564668010791 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ddr3_0_hps_fpga_interfaces.sdc 86 *fpga_interfaces\|f2sdram~FF_864 register " "Ignored filter at soc_system_ddr3_0_hps_fpga_interfaces.sdc(86): *fpga_interfaces\|f2sdram~FF_864 could not be matched with a register" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" 86 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1564668010791 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ddr3_0_hps_fpga_interfaces.sdc 86 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ddr3_0_hps_fpga_interfaces.sdc(86): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_864\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_864\}\]" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" 86 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668010791 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1564668010791 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ddr3_0_hps_fpga_interfaces.sdc 87 *fpga_interfaces\|f2sdram~FF_865 register " "Ignored filter at soc_system_ddr3_0_hps_fpga_interfaces.sdc(87): *fpga_interfaces\|f2sdram~FF_865 could not be matched with a register" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" 87 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1564668010791 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ddr3_0_hps_fpga_interfaces.sdc 87 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ddr3_0_hps_fpga_interfaces.sdc(87): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_865\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_865\}\]" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" 87 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668010807 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1564668010807 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ddr3_0_hps_fpga_interfaces.sdc 90 *fpga_interfaces\|f2sdram~FF_928 register " "Ignored filter at soc_system_ddr3_0_hps_fpga_interfaces.sdc(90): *fpga_interfaces\|f2sdram~FF_928 could not be matched with a register" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" 90 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1564668010807 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ddr3_0_hps_fpga_interfaces.sdc 90 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ddr3_0_hps_fpga_interfaces.sdc(90): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_928\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_928\}\]" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" 90 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668010807 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1564668010807 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ddr3_0_hps_fpga_interfaces.sdc 91 *fpga_interfaces\|f2sdram~FF_929 register " "Ignored filter at soc_system_ddr3_0_hps_fpga_interfaces.sdc(91): *fpga_interfaces\|f2sdram~FF_929 could not be matched with a register" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" 91 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1564668010807 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ddr3_0_hps_fpga_interfaces.sdc 91 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ddr3_0_hps_fpga_interfaces.sdc(91): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_929\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_929\}\]" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" 91 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668010807 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1564668010807 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ddr3_0_hps_fpga_interfaces.sdc 94 *fpga_interfaces\|f2sdram~FF_992 register " "Ignored filter at soc_system_ddr3_0_hps_fpga_interfaces.sdc(94): *fpga_interfaces\|f2sdram~FF_992 could not be matched with a register" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" 94 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1564668010807 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ddr3_0_hps_fpga_interfaces.sdc 94 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ddr3_0_hps_fpga_interfaces.sdc(94): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_992\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_992\}\]" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668010807 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1564668010807 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ddr3_0_hps_fpga_interfaces.sdc 95 *fpga_interfaces\|f2sdram~FF_993 register " "Ignored filter at soc_system_ddr3_0_hps_fpga_interfaces.sdc(95): *fpga_interfaces\|f2sdram~FF_993 could not be matched with a register" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" 95 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1564668010807 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ddr3_0_hps_fpga_interfaces.sdc 95 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ddr3_0_hps_fpga_interfaces.sdc(95): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_993\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_993\}\]" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" 95 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668010807 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" 95 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1564668010807 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system/synthesis/submodules/modules/alt_vip_common_dc_mixed_widths_fifo/src_hdl/alt_vip_common_dc_mixed_widths_fifo.sdc " "Reading SDC File: 'soc_system/synthesis/submodules/modules/alt_vip_common_dc_mixed_widths_fifo/src_hdl/alt_vip_common_dc_mixed_widths_fifo.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1564668010823 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_common_dc_mixed_widths_fifo.sdc 105 u0\|alt_vip_cl_vfb_0\|pkt_trans_rd\|READ_BLOCK.read_proc_instance\|load_msg_queue\|*ws_dgrp\|dffpipe* keeper " "Ignored filter at alt_vip_common_dc_mixed_widths_fifo.sdc(105): u0\|alt_vip_cl_vfb_0\|pkt_trans_rd\|READ_BLOCK.read_proc_instance\|load_msg_queue\|*ws_dgrp\|dffpipe* could not be matched with a keeper" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/modules/alt_vip_common_dc_mixed_widths_fifo/src_hdl/alt_vip_common_dc_mixed_widths_fifo.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/modules/alt_vip_common_dc_mixed_widths_fifo/src_hdl/alt_vip_common_dc_mixed_widths_fifo.sdc" 105 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1564668010854 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay alt_vip_common_dc_mixed_widths_fifo.sdc 105 argument -to with value \[get_keepers \{u0\|alt_vip_cl_vfb_0\|pkt_trans_rd\|READ_BLOCK.read_proc_instance\|load_msg_queue\|*ws_dgrp\|dffpipe*\}\] contains zero elements " "Ignored set_net_delay at alt_vip_common_dc_mixed_widths_fifo.sdc(105): argument -to with value \[get_keepers \{u0\|alt_vip_cl_vfb_0\|pkt_trans_rd\|READ_BLOCK.read_proc_instance\|load_msg_queue\|*ws_dgrp\|dffpipe*\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode \"\$\{fifo_name\}rdptr_g\[*\]*\"\] -to \[get_keepers \"\$\{fifo_name\}ws_dgrp\|dffpipe*\"\] -max 2 " "set_net_delay -from \[get_pins -compatibility_mode \"\$\{fifo_name\}rdptr_g\[*\]*\"\] -to \[get_keepers \"\$\{fifo_name\}ws_dgrp\|dffpipe*\"\] -max 2" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/modules/alt_vip_common_dc_mixed_widths_fifo/src_hdl/alt_vip_common_dc_mixed_widths_fifo.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/modules/alt_vip_common_dc_mixed_widths_fifo/src_hdl/alt_vip_common_dc_mixed_widths_fifo.sdc" 105 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668010854 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/modules/alt_vip_common_dc_mixed_widths_fifo/src_hdl/alt_vip_common_dc_mixed_widths_fifo.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/modules/alt_vip_common_dc_mixed_widths_fifo/src_hdl/alt_vip_common_dc_mixed_widths_fifo.sdc" 105 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1564668010854 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sdc " "Reading SDC File: 'soc_system/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1564668010869 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system/synthesis/submodules/alt_vip_packet_transfer.sdc " "Reading SDC File: 'soc_system/synthesis/submodules/alt_vip_packet_transfer.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1564668010932 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_packet_transfer.sdc 178 *packet_transfer*read_proc_instance\|*context_expecting_valid_ptr* keeper " "Ignored filter at alt_vip_packet_transfer.sdc(178): *packet_transfer*read_proc_instance\|*context_expecting_valid_ptr* could not be matched with a keeper" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_packet_transfer.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_packet_transfer.sdc" 178 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1564668011176 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_packet_transfer.sdc 178 *packet_transfer*read_proc_instance\|*csel_expecting_valid_ptr* keeper " "Ignored filter at alt_vip_packet_transfer.sdc(178): *packet_transfer*read_proc_instance\|*csel_expecting_valid_ptr* could not be matched with a keeper" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_packet_transfer.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_packet_transfer.sdc" 178 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1564668011178 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_packet_transfer.sdc 178 *packet_transfer*read_proc_instance\|*current_ctxt_id* keeper " "Ignored filter at alt_vip_packet_transfer.sdc(178): *packet_transfer*read_proc_instance\|*current_ctxt_id* could not be matched with a keeper" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_packet_transfer.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_packet_transfer.sdc" 178 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1564668011179 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_packet_transfer.sdc 178 *packet_transfer*read_proc_instance\|*period_expecting_valid_ptr* keeper " "Ignored filter at alt_vip_packet_transfer.sdc(178): *packet_transfer*read_proc_instance\|*period_expecting_valid_ptr* could not be matched with a keeper" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_packet_transfer.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_packet_transfer.sdc" 178 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1564668011180 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_packet_transfer.sdc 184 *packet_transfer*read_proc_instance\|*mm_msg_din* keeper " "Ignored filter at alt_vip_packet_transfer.sdc(184): *packet_transfer*read_proc_instance\|*mm_msg_din* could not be matched with a keeper" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_packet_transfer.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_packet_transfer.sdc" 184 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1564668011190 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_packet_transfer.sdc 201 *packet_transfer*read_proc_instance\|*context_expecting_valid_ptr* keeper " "Ignored filter at alt_vip_packet_transfer.sdc(201): *packet_transfer*read_proc_instance\|*context_expecting_valid_ptr* could not be matched with a keeper" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_packet_transfer.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_packet_transfer.sdc" 201 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1564668011193 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_packet_transfer.sdc 201 *packet_transfer*read_proc_instance\|*csel_expecting_valid_ptr* keeper " "Ignored filter at alt_vip_packet_transfer.sdc(201): *packet_transfer*read_proc_instance\|*csel_expecting_valid_ptr* could not be matched with a keeper" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_packet_transfer.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_packet_transfer.sdc" 201 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1564668011194 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_packet_transfer.sdc 201 *packet_transfer*read_proc_instance\|*current_ctxt_id* keeper " "Ignored filter at alt_vip_packet_transfer.sdc(201): *packet_transfer*read_proc_instance\|*current_ctxt_id* could not be matched with a keeper" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_packet_transfer.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_packet_transfer.sdc" 201 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1564668011195 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_packet_transfer.sdc 201 *packet_transfer*read_proc_instance\|*period_expecting_valid_ptr* keeper " "Ignored filter at alt_vip_packet_transfer.sdc(201): *packet_transfer*read_proc_instance\|*period_expecting_valid_ptr* could not be matched with a keeper" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_packet_transfer.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_packet_transfer.sdc" 201 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1564668011196 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_packet_transfer.sdc 207 *packet_transfer*read_proc_instance\|*mm_msg_din* keeper " "Ignored filter at alt_vip_packet_transfer.sdc(207): *packet_transfer*read_proc_instance\|*mm_msg_din* could not be matched with a keeper" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_packet_transfer.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_packet_transfer.sdc" 207 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1564668011208 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_packet_transfer.sdc 223 *packet_transfer*read_proc_instance\|*context_target_addr* keeper " "Ignored filter at alt_vip_packet_transfer.sdc(223): *packet_transfer*read_proc_instance\|*context_target_addr* could not be matched with a keeper" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_packet_transfer.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_packet_transfer.sdc" 223 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1564668011223 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_packet_transfer.sdc 223 *packet_transfer*read_proc_instance\|*csel_target_addr* keeper " "Ignored filter at alt_vip_packet_transfer.sdc(223): *packet_transfer*read_proc_instance\|*csel_target_addr* could not be matched with a keeper" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_packet_transfer.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_packet_transfer.sdc" 223 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1564668011225 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_packet_transfer.sdc 223 *packet_transfer*read_proc_instance\|*current_ctxt_id* keeper " "Ignored filter at alt_vip_packet_transfer.sdc(223): *packet_transfer*read_proc_instance\|*current_ctxt_id* could not be matched with a keeper" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_packet_transfer.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_packet_transfer.sdc" 223 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1564668011226 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_packet_transfer.sdc 223 *packet_transfer*read_proc_instance\|*period_targer_addr_start* keeper " "Ignored filter at alt_vip_packet_transfer.sdc(223): *packet_transfer*read_proc_instance\|*period_targer_addr_start* could not be matched with a keeper" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_packet_transfer.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_packet_transfer.sdc" 223 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1564668011227 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_packet_transfer.sdc 237 *packet_transfer*read_proc_instance\|*context_target_addr* keeper " "Ignored filter at alt_vip_packet_transfer.sdc(237): *packet_transfer*read_proc_instance\|*context_target_addr* could not be matched with a keeper" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_packet_transfer.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_packet_transfer.sdc" 237 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1564668011247 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_packet_transfer.sdc 237 *packet_transfer*read_proc_instance\|*csel_target_addr* keeper " "Ignored filter at alt_vip_packet_transfer.sdc(237): *packet_transfer*read_proc_instance\|*csel_target_addr* could not be matched with a keeper" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_packet_transfer.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_packet_transfer.sdc" 237 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1564668011248 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_packet_transfer.sdc 237 *packet_transfer*read_proc_instance\|*current_ctxt_id* keeper " "Ignored filter at alt_vip_packet_transfer.sdc(237): *packet_transfer*read_proc_instance\|*current_ctxt_id* could not be matched with a keeper" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_packet_transfer.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_packet_transfer.sdc" 237 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1564668011249 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_packet_transfer.sdc 237 *packet_transfer*read_proc_instance\|*period_targer_addr_start* keeper " "Ignored filter at alt_vip_packet_transfer.sdc(237): *packet_transfer*read_proc_instance\|*period_targer_addr_start* could not be matched with a keeper" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_packet_transfer.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_packet_transfer.sdc" 237 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1564668011251 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system/synthesis/submodules/modules/alt_vip_common_fifo/src_hdl/alt_vip_common_fifo.sdc " "Reading SDC File: 'soc_system/synthesis/submodules/modules/alt_vip_common_fifo/src_hdl/alt_vip_common_fifo.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1564668011261 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system/synthesis/submodules/alt_vip_cvo_core.sdc " "Reading SDC File: 'soc_system/synthesis/submodules/alt_vip_cvo_core.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1564668011401 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 25 *\|cvo_core*\|mode_banks\|u_calculate_mode_dynamic\|* net " "Ignored filter at alt_vip_cvo_core.sdc(25): *\|cvo_core*\|mode_banks\|u_calculate_mode_dynamic\|* could not be matched with a net" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 25 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1564668011463 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path alt_vip_cvo_core.sdc 25 Argument <through> is an empty collection " "Ignored set_multicycle_path at alt_vip_cvo_core.sdc(25): Argument <through> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -setup -start -through \[get_nets \"*\|\$\{corename\}*\|mode_banks\|u_calculate_mode_dynamic\|*\"\] 2 " "set_multicycle_path -setup -start -through \[get_nets \"*\|\$\{corename\}*\|mode_banks\|u_calculate_mode_dynamic\|*\"\] 2" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 25 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668011463 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 25 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1564668011463 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path alt_vip_cvo_core.sdc 26 Argument <through> is an empty collection " "Ignored set_multicycle_path at alt_vip_cvo_core.sdc(26): Argument <through> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -hold -start -through \[get_nets \"*\|\$\{corename\}*\|mode_banks\|u_calculate_mode_dynamic\|*\"\] 1 " "set_multicycle_path -hold -start -through \[get_nets \"*\|\$\{corename\}*\|mode_banks\|u_calculate_mode_dynamic\|*\"\] 1" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 26 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668011463 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 26 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1564668011463 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 29 *\|cvo_core*\|mode_banks\|interlaced_reg keeper " "Ignored filter at alt_vip_cvo_core.sdc(29): *\|cvo_core*\|mode_banks\|interlaced_reg could not be matched with a keeper" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 29 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1564668011479 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 29 *\|cvo_core*\|mode_banks\|vid_interlaced keeper " "Ignored filter at alt_vip_cvo_core.sdc(29): *\|cvo_core*\|mode_banks\|vid_interlaced could not be matched with a keeper" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 29 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1564668011479 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 29 Argument <from> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(29): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|interlaced_reg\"\]              -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_interlaced\"\]           100 " "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|interlaced_reg\"\]              -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_interlaced\"\]           100" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 29 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668011479 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 29 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1564668011479 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 29 Argument <to> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(29): Argument <to> is an empty collection" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 29 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1564668011479 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 30 *\|cvo_core*\|mode_banks\|h_total_minus_one_reg\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(30): *\|cvo_core*\|mode_banks\|h_total_minus_one_reg\[*\] could not be matched with a keeper" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 30 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1564668011479 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 30 *\|cvo_core*\|mode_banks\|vid_h_total_minus_one\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(30): *\|cvo_core*\|mode_banks\|vid_h_total_minus_one\[*\] could not be matched with a keeper" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 30 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1564668011479 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 30 Argument <from> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(30): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_total_minus_one_reg\[*\]\"\]    -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_total_minus_one\[*\]\"\] 100 " "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_total_minus_one_reg\[*\]\"\]    -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_total_minus_one\[*\]\"\] 100" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 30 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668011494 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1564668011494 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 30 Argument <to> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(30): Argument <to> is an empty collection" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1564668011494 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 31 *\|cvo_core*\|mode_banks\|v_total_minus_one_reg\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(31): *\|cvo_core*\|mode_banks\|v_total_minus_one_reg\[*\] could not be matched with a keeper" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 31 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1564668011494 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 31 *\|cvo_core*\|mode_banks\|vid_v_total_minus_one\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(31): *\|cvo_core*\|mode_banks\|vid_v_total_minus_one\[*\] could not be matched with a keeper" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 31 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1564668011494 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 31 Argument <from> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(31): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|v_total_minus_one_reg\[*\]\"\]    -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_v_total_minus_one\[*\]\"\] 100 " "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|v_total_minus_one_reg\[*\]\"\]    -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_v_total_minus_one\[*\]\"\] 100" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 31 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668011494 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 31 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1564668011494 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 31 Argument <to> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(31): Argument <to> is an empty collection" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 31 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1564668011494 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 32 *\|cvo_core*\|mode_banks\|h_total_minus_two_reg\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(32): *\|cvo_core*\|mode_banks\|h_total_minus_two_reg\[*\] could not be matched with a keeper" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 32 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1564668011494 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 32 *\|cvo_core*\|mode_banks\|vid_h_total_minus_two\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(32): *\|cvo_core*\|mode_banks\|vid_h_total_minus_two\[*\] could not be matched with a keeper" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 32 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1564668011510 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 32 Argument <from> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(32): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_total_minus_two_reg\[*\]\"\]    -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_total_minus_two\[*\]\"\] 100 " "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_total_minus_two_reg\[*\]\"\]    -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_total_minus_two\[*\]\"\] 100" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 32 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668011510 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 32 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1564668011510 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 32 Argument <to> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(32): Argument <to> is an empty collection" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 32 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1564668011510 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 33 *\|cvo_core*\|mode_banks\|h_total_reg\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(33): *\|cvo_core*\|mode_banks\|h_total_reg\[*\] could not be matched with a keeper" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 33 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1564668011510 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 33 *\|cvo_core*\|mode_banks\|vid_h_total\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(33): *\|cvo_core*\|mode_banks\|vid_h_total\[*\] could not be matched with a keeper" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 33 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1564668011510 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 33 Argument <from> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(33): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_total_reg\[*\]\"\]              -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_total\[*\]\"\]           100 " "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_total_reg\[*\]\"\]              -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_total\[*\]\"\]           100" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 33 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668011510 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 33 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1564668011510 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 33 Argument <to> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(33): Argument <to> is an empty collection" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 33 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1564668011510 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 34 *\|cvo_core*\|mode_banks\|v_total_reg\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(34): *\|cvo_core*\|mode_banks\|v_total_reg\[*\] could not be matched with a keeper" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 34 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1564668011510 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 34 *\|cvo_core*\|mode_banks\|vid_v_total\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(34): *\|cvo_core*\|mode_banks\|vid_v_total\[*\] could not be matched with a keeper" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 34 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1564668011510 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 34 Argument <from> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(34): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|v_total_reg\[*\]\"\]              -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_v_total\[*\]\"\]           100 " "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|v_total_reg\[*\]\"\]              -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_v_total\[*\]\"\]           100" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 34 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668011510 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 34 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1564668011510 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 34 Argument <to> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(34): Argument <to> is an empty collection" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 34 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1564668011510 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 35 *\|cvo_core*\|mode_banks\|h_blank_reg\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(35): *\|cvo_core*\|mode_banks\|h_blank_reg\[*\] could not be matched with a keeper" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 35 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1564668011526 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 35 *\|cvo_core*\|mode_banks\|vid_h_blank\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(35): *\|cvo_core*\|mode_banks\|vid_h_blank\[*\] could not be matched with a keeper" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 35 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1564668011526 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 35 Argument <from> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(35): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_blank_reg\[*\]\"\]              -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_blank\[*\]\"\]           100 " "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_blank_reg\[*\]\"\]              -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_blank\[*\]\"\]           100" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 35 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668011526 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 35 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1564668011526 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 35 Argument <to> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(35): Argument <to> is an empty collection" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 35 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1564668011526 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 36 *\|cvo_core*\|mode_banks\|h_sync_start_reg\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(36): *\|cvo_core*\|mode_banks\|h_sync_start_reg\[*\] could not be matched with a keeper" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 36 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1564668011526 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 36 *\|cvo_core*\|mode_banks\|vid_h_sync_start\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(36): *\|cvo_core*\|mode_banks\|vid_h_sync_start\[*\] could not be matched with a keeper" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 36 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1564668011526 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 36 Argument <from> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(36): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_sync_start_reg\[*\]\"\]         -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_sync_start\[*\]\"\]      100 " "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_sync_start_reg\[*\]\"\]         -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_sync_start\[*\]\"\]      100" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 36 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668011526 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 36 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1564668011526 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 36 Argument <to> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(36): Argument <to> is an empty collection" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 36 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1564668011541 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 37 *\|cvo_core*\|mode_banks\|h_sync_end_reg\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(37): *\|cvo_core*\|mode_banks\|h_sync_end_reg\[*\] could not be matched with a keeper" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 37 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1564668011541 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 37 *\|cvo_core*\|mode_banks\|vid_h_sync_end\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(37): *\|cvo_core*\|mode_banks\|vid_h_sync_end\[*\] could not be matched with a keeper" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 37 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1564668011541 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 37 Argument <from> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(37): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_sync_end_reg\[*\]\"\]           -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_sync_end\[*\]\"\]        100 " "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_sync_end_reg\[*\]\"\]           -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_sync_end\[*\]\"\]        100" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 37 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668011541 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 37 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1564668011541 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 37 Argument <to> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(37): Argument <to> is an empty collection" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 37 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1564668011541 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 38 *\|cvo_core*\|mode_banks\|f2_v_start_reg\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(38): *\|cvo_core*\|mode_banks\|f2_v_start_reg\[*\] could not be matched with a keeper" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 38 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1564668011541 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 38 *\|cvo_core*\|mode_banks\|vid_f2_v_start\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(38): *\|cvo_core*\|mode_banks\|vid_f2_v_start\[*\] could not be matched with a keeper" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 38 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1564668011541 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 38 Argument <from> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(38): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f2_v_start_reg\[*\]\"\]           -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f2_v_start\[*\]\"\]        100 " "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f2_v_start_reg\[*\]\"\]           -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f2_v_start\[*\]\"\]        100" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 38 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668011541 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 38 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1564668011541 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 38 Argument <to> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(38): Argument <to> is an empty collection" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 38 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1564668011541 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 39 *\|cvo_core*\|mode_banks\|f1_v_start_reg\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(39): *\|cvo_core*\|mode_banks\|f1_v_start_reg\[*\] could not be matched with a keeper" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 39 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1564668011557 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 39 *\|cvo_core*\|mode_banks\|vid_f1_v_start\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(39): *\|cvo_core*\|mode_banks\|vid_f1_v_start\[*\] could not be matched with a keeper" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 39 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1564668011557 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 39 Argument <from> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(39): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f1_v_start_reg\[*\]\"\]           -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f1_v_start\[*\]\"\]        100 " "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f1_v_start_reg\[*\]\"\]           -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f1_v_start\[*\]\"\]        100" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 39 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668011557 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 39 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1564668011557 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 39 Argument <to> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(39): Argument <to> is an empty collection" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 39 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1564668011557 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 40 *\|cvo_core*\|mode_banks\|f1_v_end_reg\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(40): *\|cvo_core*\|mode_banks\|f1_v_end_reg\[*\] could not be matched with a keeper" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 40 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1564668011557 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 40 *\|cvo_core*\|mode_banks\|vid_f1_v_end\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(40): *\|cvo_core*\|mode_banks\|vid_f1_v_end\[*\] could not be matched with a keeper" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 40 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1564668011557 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 40 Argument <from> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(40): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f1_v_end_reg\[*\]\"\]             -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f1_v_end\[*\]\"\]          100 " "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f1_v_end_reg\[*\]\"\]             -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f1_v_end\[*\]\"\]          100" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 40 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668011557 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 40 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1564668011557 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 40 Argument <to> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(40): Argument <to> is an empty collection" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 40 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1564668011557 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 41 *\|cvo_core*\|mode_banks\|f2_v_sync_start_reg\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(41): *\|cvo_core*\|mode_banks\|f2_v_sync_start_reg\[*\] could not be matched with a keeper" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 41 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1564668011557 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 41 *\|cvo_core*\|mode_banks\|vid_f2_v_sync_start\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(41): *\|cvo_core*\|mode_banks\|vid_f2_v_sync_start\[*\] could not be matched with a keeper" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 41 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1564668011557 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 41 Argument <from> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(41): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f2_v_sync_start_reg\[*\]\"\]      -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f2_v_sync_start\[*\]\"\]   100 " "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f2_v_sync_start_reg\[*\]\"\]      -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f2_v_sync_start\[*\]\"\]   100" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 41 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668011557 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 41 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1564668011557 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 41 Argument <to> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(41): Argument <to> is an empty collection" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 41 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1564668011573 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 42 *\|cvo_core*\|mode_banks\|f2_v_sync_end_reg\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(42): *\|cvo_core*\|mode_banks\|f2_v_sync_end_reg\[*\] could not be matched with a keeper" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 42 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1564668011573 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 42 *\|cvo_core*\|mode_banks\|vid_f2_v_sync_end\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(42): *\|cvo_core*\|mode_banks\|vid_f2_v_sync_end\[*\] could not be matched with a keeper" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 42 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1564668011573 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 42 Argument <from> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(42): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f2_v_sync_end_reg\[*\]\"\]        -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f2_v_sync_end\[*\]\"\]     100 " "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f2_v_sync_end_reg\[*\]\"\]        -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f2_v_sync_end\[*\]\"\]     100" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 42 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668011573 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1564668011573 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 42 Argument <to> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(42): Argument <to> is an empty collection" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1564668011573 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 43 *\|cvo_core*\|mode_banks\|f1_v_sync_start_reg\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(43): *\|cvo_core*\|mode_banks\|f1_v_sync_start_reg\[*\] could not be matched with a keeper" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 43 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1564668011573 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 43 *\|cvo_core*\|mode_banks\|vid_f1_v_sync_start\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(43): *\|cvo_core*\|mode_banks\|vid_f1_v_sync_start\[*\] could not be matched with a keeper" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 43 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1564668011573 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 43 Argument <from> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(43): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f1_v_sync_start_reg\[*\]\"\]      -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f1_v_sync_start\[*\]\"\]   100 " "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f1_v_sync_start_reg\[*\]\"\]      -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f1_v_sync_start\[*\]\"\]   100" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 43 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668011573 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 43 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1564668011573 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 43 Argument <to> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(43): Argument <to> is an empty collection" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 43 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1564668011573 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 44 *\|cvo_core*\|mode_banks\|f1_v_sync_end_reg\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(44): *\|cvo_core*\|mode_banks\|f1_v_sync_end_reg\[*\] could not be matched with a keeper" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 44 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1564668011573 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 44 *\|cvo_core*\|mode_banks\|vid_f1_v_sync_end\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(44): *\|cvo_core*\|mode_banks\|vid_f1_v_sync_end\[*\] could not be matched with a keeper" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 44 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1564668011588 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 44 Argument <from> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(44): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f1_v_sync_end_reg\[*\]\"\]        -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f1_v_sync_end\[*\]\"\]     100 " "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f1_v_sync_end_reg\[*\]\"\]        -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f1_v_sync_end\[*\]\"\]     100" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 44 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668011588 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 44 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1564668011588 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 44 Argument <to> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(44): Argument <to> is an empty collection" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 44 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1564668011588 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 45 *\|cvo_core*\|mode_banks\|f_rising_edge_reg\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(45): *\|cvo_core*\|mode_banks\|f_rising_edge_reg\[*\] could not be matched with a keeper" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 45 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1564668011588 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 45 *\|cvo_core*\|mode_banks\|vid_f_rising_edge\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(45): *\|cvo_core*\|mode_banks\|vid_f_rising_edge\[*\] could not be matched with a keeper" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 45 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1564668011588 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 45 Argument <from> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(45): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f_rising_edge_reg\[*\]\"\]        -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f_rising_edge\[*\]\"\]     100 " "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f_rising_edge_reg\[*\]\"\]        -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f_rising_edge\[*\]\"\]     100" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 45 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668011588 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 45 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1564668011588 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 45 Argument <to> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(45): Argument <to> is an empty collection" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 45 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1564668011588 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 46 *\|cvo_core*\|mode_banks\|f_falling_edge_reg\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(46): *\|cvo_core*\|mode_banks\|f_falling_edge_reg\[*\] could not be matched with a keeper" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1564668011588 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 46 *\|cvo_core*\|mode_banks\|vid_f_falling_edge\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(46): *\|cvo_core*\|mode_banks\|vid_f_falling_edge\[*\] could not be matched with a keeper" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1564668011588 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 46 Argument <from> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(46): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f_falling_edge_reg\[*\]\"\]       -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f_falling_edge\[*\]\"\]    100 " "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f_falling_edge_reg\[*\]\"\]       -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f_falling_edge\[*\]\"\]    100" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668011588 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1564668011588 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 46 Argument <to> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(46): Argument <to> is an empty collection" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1564668011604 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 47 *\|cvo_core*\|mode_banks\|f1_v_end_nxt_reg\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(47): *\|cvo_core*\|mode_banks\|f1_v_end_nxt_reg\[*\] could not be matched with a keeper" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1564668011604 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 47 *\|cvo_core*\|mode_banks\|vid_f1_v_end_nxt\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(47): *\|cvo_core*\|mode_banks\|vid_f1_v_end_nxt\[*\] could not be matched with a keeper" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1564668011604 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 47 Argument <from> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(47): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f1_v_end_nxt_reg\[*\]\"\]         -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f1_v_end_nxt\[*\]\"\]      100 " "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f1_v_end_nxt_reg\[*\]\"\]         -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f1_v_end_nxt\[*\]\"\]      100" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668011604 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1564668011604 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 47 Argument <to> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(47): Argument <to> is an empty collection" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1564668011604 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 48 *\|cvo_core*\|mode_banks\|f2_anc_v_start_reg\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(48): *\|cvo_core*\|mode_banks\|f2_anc_v_start_reg\[*\] could not be matched with a keeper" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1564668011604 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 48 *\|cvo_core*\|mode_banks\|vid_f2_anc_v_start\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(48): *\|cvo_core*\|mode_banks\|vid_f2_anc_v_start\[*\] could not be matched with a keeper" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1564668011604 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 48 Argument <from> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(48): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f2_anc_v_start_reg\[*\]\"\]       -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f2_anc_v_start\[*\]\"\]    100 " "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f2_anc_v_start_reg\[*\]\"\]       -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f2_anc_v_start\[*\]\"\]    100" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 48 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668011604 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1564668011604 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 48 Argument <to> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(48): Argument <to> is an empty collection" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1564668011604 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 49 *\|cvo_core*\|mode_banks\|f1_anc_v_start_reg\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(49): *\|cvo_core*\|mode_banks\|f1_anc_v_start_reg\[*\] could not be matched with a keeper" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1564668011604 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 49 *\|cvo_core*\|mode_banks\|vid_f1_anc_v_start\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(49): *\|cvo_core*\|mode_banks\|vid_f1_anc_v_start\[*\] could not be matched with a keeper" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1564668011604 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 49 Argument <from> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(49): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f1_anc_v_start_reg\[*\]\"\]       -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f1_anc_v_start\[*\]\"\]    100 " "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f1_anc_v_start_reg\[*\]\"\]       -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f1_anc_v_start\[*\]\"\]    100" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668011619 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1564668011619 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 49 Argument <to> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(49): Argument <to> is an empty collection" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1564668011619 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 50 *\|cvo_core*\|mode_banks\|h_sync_polarity_reg keeper " "Ignored filter at alt_vip_cvo_core.sdc(50): *\|cvo_core*\|mode_banks\|h_sync_polarity_reg could not be matched with a keeper" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1564668011619 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 50 *\|cvo_core*\|mode_banks\|vid_h_sync_polarity keeper " "Ignored filter at alt_vip_cvo_core.sdc(50): *\|cvo_core*\|mode_banks\|vid_h_sync_polarity could not be matched with a keeper" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1564668011619 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 50 Argument <from> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(50): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_sync_polarity_reg\"\]         -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_sync_polarity\"\]      100 " "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_sync_polarity_reg\"\]         -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_sync_polarity\"\]      100" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668011619 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1564668011619 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 50 Argument <to> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(50): Argument <to> is an empty collection" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1564668011619 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 51 *\|cvo_core*\|mode_banks\|v_sync_polarity_reg keeper " "Ignored filter at alt_vip_cvo_core.sdc(51): *\|cvo_core*\|mode_banks\|v_sync_polarity_reg could not be matched with a keeper" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1564668011619 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 51 *\|cvo_core*\|mode_banks\|vid_v_sync_polarity keeper " "Ignored filter at alt_vip_cvo_core.sdc(51): *\|cvo_core*\|mode_banks\|vid_v_sync_polarity could not be matched with a keeper" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1564668011619 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 51 Argument <from> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(51): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|v_sync_polarity_reg\"\]         -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_v_sync_polarity\"\]      100 " "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|v_sync_polarity_reg\"\]         -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_v_sync_polarity\"\]      100" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668011619 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1564668011619 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 51 Argument <to> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(51): Argument <to> is an empty collection" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1564668011635 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 52 *\|cvo_core*\|mode_banks\|h_total_check_reg\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(52): *\|cvo_core*\|mode_banks\|h_total_check_reg\[*\] could not be matched with a keeper" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 52 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1564668011635 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 52 *\|cvo_core*\|mode_banks\|vid_h_total_check\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(52): *\|cvo_core*\|mode_banks\|vid_h_total_check\[*\] could not be matched with a keeper" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 52 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1564668011635 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 52 Argument <from> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(52): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_total_check_reg\[*\]\"\]        -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_total_check\[*\]\"\]     100 " "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_total_check_reg\[*\]\"\]        -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_total_check\[*\]\"\]     100" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668011635 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1564668011635 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 52 Argument <to> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(52): Argument <to> is an empty collection" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1564668011635 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 53 *\|cvo_core*\|mode_banks\|ap_start_reg\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(53): *\|cvo_core*\|mode_banks\|ap_start_reg\[*\] could not be matched with a keeper" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1564668011635 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 53 *\|cvo_core*\|mode_banks\|vid_ap_start\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(53): *\|cvo_core*\|mode_banks\|vid_ap_start\[*\] could not be matched with a keeper" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1564668011635 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 53 Argument <from> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(53): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|ap_start_reg\[*\]\"\]             -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_ap_start\[*\]\"\]          100 " "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|ap_start_reg\[*\]\"\]             -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_ap_start\[*\]\"\]          100" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668011635 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1564668011635 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 53 Argument <to> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(53): Argument <to> is an empty collection" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1564668011635 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 54 *\|cvo_core*\|mode_banks\|h_frame_complete_point_reg\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(54): *\|cvo_core*\|mode_banks\|h_frame_complete_point_reg\[*\] could not be matched with a keeper" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 54 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1564668011635 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 54 *\|cvo_core*\|mode_banks\|vid_h_frame_complete_point\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(54): *\|cvo_core*\|mode_banks\|vid_h_frame_complete_point\[*\] could not be matched with a keeper" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 54 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1564668011651 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 54 Argument <from> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(54): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_frame_complete_point_reg\[*\]\"\]  -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_frame_complete_point\[*\]\"\] 100 " "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_frame_complete_point_reg\[*\]\"\]  -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_frame_complete_point\[*\]\"\] 100" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 54 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668011651 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1564668011651 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 54 Argument <to> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(54): Argument <to> is an empty collection" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1564668011651 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 57 Argument <from> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(57): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|interlaced_reg\"\]              -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_interlaced\"\]           -100 " "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|interlaced_reg\"\]              -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_interlaced\"\]           -100" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 57 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668011651 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1564668011651 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 57 Argument <to> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(57): Argument <to> is an empty collection" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1564668011651 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 58 Argument <from> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(58): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_total_minus_one_reg\[*\]\"\]    -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_total_minus_one\[*\]\"\] -100 " "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_total_minus_one_reg\[*\]\"\]    -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_total_minus_one\[*\]\"\] -100" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 58 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668011651 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1564668011651 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 58 Argument <to> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(58): Argument <to> is an empty collection" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1564668011651 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 59 Argument <from> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(59): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|v_total_minus_one_reg\[*\]\"\]    -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_v_total_minus_one\[*\]\"\] -100 " "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|v_total_minus_one_reg\[*\]\"\]    -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_v_total_minus_one\[*\]\"\] -100" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 59 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668011651 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1564668011651 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 59 Argument <to> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(59): Argument <to> is an empty collection" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1564668011651 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 60 Argument <from> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(60): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_total_minus_two_reg\[*\]\"\]    -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_total_minus_two\[*\]\"\] -100 " "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_total_minus_two_reg\[*\]\"\]    -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_total_minus_two\[*\]\"\] -100" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 60 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668011651 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1564668011651 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 60 Argument <to> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(60): Argument <to> is an empty collection" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1564668011666 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 61 Argument <from> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(61): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_total_reg\[*\]\"\]              -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_total\[*\]\"\]           -100 " "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_total_reg\[*\]\"\]              -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_total\[*\]\"\]           -100" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 61 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668011666 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1564668011666 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 61 Argument <to> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(61): Argument <to> is an empty collection" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1564668011666 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 62 Argument <from> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(62): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|v_total_reg\[*\]\"\]              -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_v_total\[*\]\"\]           -100 " "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|v_total_reg\[*\]\"\]              -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_v_total\[*\]\"\]           -100" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 62 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668011666 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1564668011666 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 62 Argument <to> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(62): Argument <to> is an empty collection" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1564668011666 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 63 Argument <from> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(63): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_blank_reg\[*\]\"\]              -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_blank\[*\]\"\]           -100 " "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_blank_reg\[*\]\"\]              -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_blank\[*\]\"\]           -100" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668011666 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1564668011666 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 63 Argument <to> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(63): Argument <to> is an empty collection" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1564668011666 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 64 Argument <from> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(64): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_sync_start_reg\[*\]\"\]         -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_sync_start\[*\]\"\]      -100 " "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_sync_start_reg\[*\]\"\]         -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_sync_start\[*\]\"\]      -100" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668011682 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1564668011682 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 64 Argument <to> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(64): Argument <to> is an empty collection" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1564668011682 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 65 Argument <from> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(65): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_sync_end_reg\[*\]\"\]           -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_sync_end\[*\]\"\]        -100 " "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_sync_end_reg\[*\]\"\]           -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_sync_end\[*\]\"\]        -100" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668011682 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1564668011682 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 65 Argument <to> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(65): Argument <to> is an empty collection" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1564668011682 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 66 Argument <from> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(66): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f2_v_start_reg\[*\]\"\]           -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f2_v_start\[*\]\"\]        -100 " "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f2_v_start_reg\[*\]\"\]           -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f2_v_start\[*\]\"\]        -100" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668011682 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1564668011682 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 66 Argument <to> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(66): Argument <to> is an empty collection" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1564668011682 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 67 Argument <from> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(67): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f1_v_start_reg\[*\]\"\]           -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f1_v_start\[*\]\"\]        -100 " "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f1_v_start_reg\[*\]\"\]           -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f1_v_start\[*\]\"\]        -100" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668011682 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1564668011682 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 67 Argument <to> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(67): Argument <to> is an empty collection" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1564668011682 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 68 Argument <from> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(68): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f1_v_end_reg\[*\]\"\]             -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f1_v_end\[*\]\"\]          -100 " "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f1_v_end_reg\[*\]\"\]             -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f1_v_end\[*\]\"\]          -100" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668011682 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1564668011682 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 68 Argument <to> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(68): Argument <to> is an empty collection" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1564668011698 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 69 Argument <from> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(69): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f2_v_sync_start_reg\[*\]\"\]      -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f2_v_sync_start\[*\]\"\]   -100 " "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f2_v_sync_start_reg\[*\]\"\]      -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f2_v_sync_start\[*\]\"\]   -100" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668011698 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1564668011698 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 69 Argument <to> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(69): Argument <to> is an empty collection" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1564668011698 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 70 Argument <from> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(70): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f2_v_sync_end_reg\[*\]\"\]        -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f2_v_sync_end\[*\]\"\]     -100 " "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f2_v_sync_end_reg\[*\]\"\]        -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f2_v_sync_end\[*\]\"\]     -100" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668011698 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1564668011698 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 70 Argument <to> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(70): Argument <to> is an empty collection" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1564668011698 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 71 Argument <from> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(71): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f1_v_sync_start_reg\[*\]\"\]      -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f1_v_sync_start\[*\]\"\]   -100 " "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f1_v_sync_start_reg\[*\]\"\]      -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f1_v_sync_start\[*\]\"\]   -100" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668011698 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1564668011698 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 71 Argument <to> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(71): Argument <to> is an empty collection" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1564668011698 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 72 Argument <from> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(72): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f1_v_sync_end_reg\[*\]\"\]        -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f1_v_sync_end\[*\]\"\]     -100 " "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f1_v_sync_end_reg\[*\]\"\]        -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f1_v_sync_end\[*\]\"\]     -100" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668011698 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1564668011698 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 72 Argument <to> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(72): Argument <to> is an empty collection" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1564668011698 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 73 Argument <from> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(73): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f_rising_edge_reg\[*\]\"\]        -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f_rising_edge\[*\]\"\]     -100 " "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f_rising_edge_reg\[*\]\"\]        -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f_rising_edge\[*\]\"\]     -100" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668011698 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1564668011698 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 73 Argument <to> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(73): Argument <to> is an empty collection" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1564668011698 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 74 Argument <from> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(74): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f_falling_edge_reg\[*\]\"\]       -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f_falling_edge\[*\]\"\]    -100 " "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f_falling_edge_reg\[*\]\"\]       -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f_falling_edge\[*\]\"\]    -100" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668011713 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1564668011713 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 74 Argument <to> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(74): Argument <to> is an empty collection" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1564668011713 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 75 Argument <from> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(75): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f1_v_end_nxt_reg\[*\]\"\]         -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f1_v_end_nxt\[*\]\"\]      -100 " "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f1_v_end_nxt_reg\[*\]\"\]         -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f1_v_end_nxt\[*\]\"\]      -100" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668011713 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1564668011713 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 75 Argument <to> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(75): Argument <to> is an empty collection" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1564668011713 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 76 Argument <from> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(76): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f2_anc_v_start_reg\[*\]\"\]       -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f2_anc_v_start\[*\]\"\]    -100 " "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f2_anc_v_start_reg\[*\]\"\]       -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f2_anc_v_start\[*\]\"\]    -100" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668011713 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1564668011713 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 76 Argument <to> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(76): Argument <to> is an empty collection" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1564668011713 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 77 Argument <from> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(77): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f1_anc_v_start_reg\[*\]\"\]       -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f1_anc_v_start\[*\]\"\]    -100 " "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f1_anc_v_start_reg\[*\]\"\]       -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f1_anc_v_start\[*\]\"\]    -100" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668011713 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1564668011713 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 77 Argument <to> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(77): Argument <to> is an empty collection" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1564668011713 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 78 Argument <from> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(78): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_sync_polarity_reg\"\]         -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_sync_polarity\"\]      -100 " "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_sync_polarity_reg\"\]         -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_sync_polarity\"\]      -100" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668011713 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1564668011713 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 78 Argument <to> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(78): Argument <to> is an empty collection" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1564668011713 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 79 Argument <from> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(79): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|v_sync_polarity_reg\"\]         -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_v_sync_polarity\"\]      -100 " "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|v_sync_polarity_reg\"\]         -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_v_sync_polarity\"\]      -100" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668011713 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1564668011713 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 79 Argument <to> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(79): Argument <to> is an empty collection" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1564668011713 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 80 Argument <from> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(80): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_total_check_reg\[*\]\"\]        -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_total_check\[*\]\"\]     -100 " "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_total_check_reg\[*\]\"\]        -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_total_check\[*\]\"\]     -100" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668011729 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1564668011729 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 80 Argument <to> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(80): Argument <to> is an empty collection" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1564668011729 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 81 Argument <from> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(81): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|ap_start_reg\[*\]\"\]             -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_ap_start\[*\]\"\]          -100 " "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|ap_start_reg\[*\]\"\]             -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_ap_start\[*\]\"\]          -100" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668011729 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1564668011729 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 81 Argument <to> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(81): Argument <to> is an empty collection" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1564668011729 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 82 Argument <from> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(82): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_frame_complete_point_reg\[*\]\"\] -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_frame_complete_point\[*\]\"\] -100 " "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_frame_complete_point_reg\[*\]\"\] -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_frame_complete_point\[*\]\"\] -100" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668011729 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1564668011729 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 82 Argument <to> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(82): Argument <to> is an empty collection" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1564668011729 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay alt_vip_cvo_core.sdc 86 argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|interlaced_reg\}\] contains zero elements " "Ignored set_net_delay at alt_vip_cvo_core.sdc(86): argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|interlaced_reg\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|interlaced_reg\"\]              -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_interlaced\"\]           -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 " "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|interlaced_reg\"\]              -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_interlaced\"\]           -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 86 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668011729 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1564668011729 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay alt_vip_cvo_core.sdc 87 argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|h_total_minus_one_reg\[*\]\}\] contains zero elements " "Ignored set_net_delay at alt_vip_cvo_core.sdc(87): argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|h_total_minus_one_reg\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_total_minus_one_reg\[*\]\"\]    -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_total_minus_one\[*\]\"\] -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 " "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_total_minus_one_reg\[*\]\"\]    -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_total_minus_one\[*\]\"\] -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 87 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668011729 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1564668011729 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay alt_vip_cvo_core.sdc 88 argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|v_total_minus_one_reg\[*\]\}\] contains zero elements " "Ignored set_net_delay at alt_vip_cvo_core.sdc(88): argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|v_total_minus_one_reg\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|v_total_minus_one_reg\[*\]\"\]    -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_v_total_minus_one\[*\]\"\] -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 " "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|v_total_minus_one_reg\[*\]\"\]    -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_v_total_minus_one\[*\]\"\] -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 88 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668011729 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1564668011729 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay alt_vip_cvo_core.sdc 89 argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|h_total_minus_two_reg\[*\]\}\] contains zero elements " "Ignored set_net_delay at alt_vip_cvo_core.sdc(89): argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|h_total_minus_two_reg\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_total_minus_two_reg\[*\]\"\]    -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_total_minus_two\[*\]\"\] -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 " "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_total_minus_two_reg\[*\]\"\]    -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_total_minus_two\[*\]\"\] -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 89 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668011729 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1564668011729 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay alt_vip_cvo_core.sdc 90 argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|h_total_reg\[*\]\}\] contains zero elements " "Ignored set_net_delay at alt_vip_cvo_core.sdc(90): argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|h_total_reg\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_total_reg\[*\]\"\]              -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_total\[*\]\"\]           -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 " "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_total_reg\[*\]\"\]              -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_total\[*\]\"\]           -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 90 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668011744 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1564668011744 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay alt_vip_cvo_core.sdc 91 argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|v_total_reg\[*\]\}\] contains zero elements " "Ignored set_net_delay at alt_vip_cvo_core.sdc(91): argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|v_total_reg\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|v_total_reg\[*\]\"\]              -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_v_total\[*\]\"\]           -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 " "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|v_total_reg\[*\]\"\]              -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_v_total\[*\]\"\]           -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 91 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668011744 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1564668011744 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay alt_vip_cvo_core.sdc 92 argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|h_blank_reg\[*\]\}\] contains zero elements " "Ignored set_net_delay at alt_vip_cvo_core.sdc(92): argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|h_blank_reg\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_blank_reg\[*\]\"\]              -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_blank\[*\]\"\]           -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 " "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_blank_reg\[*\]\"\]              -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_blank\[*\]\"\]           -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 92 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668011744 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1564668011744 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay alt_vip_cvo_core.sdc 93 argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|h_sync_start_reg\[*\]\}\] contains zero elements " "Ignored set_net_delay at alt_vip_cvo_core.sdc(93): argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|h_sync_start_reg\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_sync_start_reg\[*\]\"\]         -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_sync_start\[*\]\"\]      -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 " "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_sync_start_reg\[*\]\"\]         -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_sync_start\[*\]\"\]      -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668011744 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1564668011744 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay alt_vip_cvo_core.sdc 94 argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|h_sync_end_reg\[*\]\}\] contains zero elements " "Ignored set_net_delay at alt_vip_cvo_core.sdc(94): argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|h_sync_end_reg\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_sync_end_reg\[*\]\"\]           -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_sync_end\[*\]\"\]        -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 " "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_sync_end_reg\[*\]\"\]           -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_sync_end\[*\]\"\]        -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668011744 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1564668011744 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay alt_vip_cvo_core.sdc 95 argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|f2_v_start_reg\[*\]\}\] contains zero elements " "Ignored set_net_delay at alt_vip_cvo_core.sdc(95): argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|f2_v_start_reg\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f2_v_start_reg\[*\]\"\]           -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f2_v_start\[*\]\"\]        -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 " "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f2_v_start_reg\[*\]\"\]           -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f2_v_start\[*\]\"\]        -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 95 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668011744 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 95 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1564668011744 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay alt_vip_cvo_core.sdc 96 argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|f1_v_start_reg\[*\]\}\] contains zero elements " "Ignored set_net_delay at alt_vip_cvo_core.sdc(96): argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|f1_v_start_reg\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f1_v_start_reg\[*\]\"\]           -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f1_v_start\[*\]\"\]        -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 " "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f1_v_start_reg\[*\]\"\]           -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f1_v_start\[*\]\"\]        -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 96 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668011744 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 96 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1564668011744 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay alt_vip_cvo_core.sdc 97 argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|f1_v_end_reg\[*\]\}\] contains zero elements " "Ignored set_net_delay at alt_vip_cvo_core.sdc(97): argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|f1_v_end_reg\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f1_v_end_reg\[*\]\"\]             -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f1_v_end\[*\]\"\]          -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 " "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f1_v_end_reg\[*\]\"\]             -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f1_v_end\[*\]\"\]          -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 97 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668011744 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 97 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1564668011744 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay alt_vip_cvo_core.sdc 98 argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|f2_v_sync_start_reg\[*\]\}\] contains zero elements " "Ignored set_net_delay at alt_vip_cvo_core.sdc(98): argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|f2_v_sync_start_reg\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f2_v_sync_start_reg\[*\]\"\]      -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f2_v_sync_start\[*\]\"\]   -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 " "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f2_v_sync_start_reg\[*\]\"\]      -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f2_v_sync_start\[*\]\"\]   -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 98 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668011744 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 98 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1564668011744 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay alt_vip_cvo_core.sdc 99 argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|f2_v_sync_end_reg\[*\]\}\] contains zero elements " "Ignored set_net_delay at alt_vip_cvo_core.sdc(99): argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|f2_v_sync_end_reg\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f2_v_sync_end_reg\[*\]\"\]        -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f2_v_sync_end\[*\]\"\]     -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 " "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f2_v_sync_end_reg\[*\]\"\]        -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f2_v_sync_end\[*\]\"\]     -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 99 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668011760 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 99 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1564668011760 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay alt_vip_cvo_core.sdc 100 argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|f1_v_sync_start_reg\[*\]\}\] contains zero elements " "Ignored set_net_delay at alt_vip_cvo_core.sdc(100): argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|f1_v_sync_start_reg\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f1_v_sync_start_reg\[*\]\"\]      -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f1_v_sync_start\[*\]\"\]   -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 " "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f1_v_sync_start_reg\[*\]\"\]      -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f1_v_sync_start\[*\]\"\]   -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 100 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668011760 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 100 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1564668011760 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay alt_vip_cvo_core.sdc 101 argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|f1_v_sync_end_reg\[*\]\}\] contains zero elements " "Ignored set_net_delay at alt_vip_cvo_core.sdc(101): argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|f1_v_sync_end_reg\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f1_v_sync_end_reg\[*\]\"\]        -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f1_v_sync_end\[*\]\"\]     -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 " "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f1_v_sync_end_reg\[*\]\"\]        -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f1_v_sync_end\[*\]\"\]     -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 101 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668011760 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 101 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1564668011760 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay alt_vip_cvo_core.sdc 102 argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|f_rising_edge_reg\[*\]\}\] contains zero elements " "Ignored set_net_delay at alt_vip_cvo_core.sdc(102): argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|f_rising_edge_reg\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f_rising_edge_reg\[*\]\"\]        -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f_rising_edge\[*\]\"\]     -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 " "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f_rising_edge_reg\[*\]\"\]        -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f_rising_edge\[*\]\"\]     -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 102 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668011760 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 102 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1564668011760 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay alt_vip_cvo_core.sdc 103 argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|f_falling_edge_reg\[*\]\}\] contains zero elements " "Ignored set_net_delay at alt_vip_cvo_core.sdc(103): argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|f_falling_edge_reg\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f_falling_edge_reg\[*\]\"\]       -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f_falling_edge\[*\]\"\]    -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 " "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f_falling_edge_reg\[*\]\"\]       -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f_falling_edge\[*\]\"\]    -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 103 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668011760 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 103 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1564668011760 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay alt_vip_cvo_core.sdc 104 argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|f1_v_end_nxt_reg\[*\]\}\] contains zero elements " "Ignored set_net_delay at alt_vip_cvo_core.sdc(104): argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|f1_v_end_nxt_reg\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f1_v_end_nxt_reg\[*\]\"\]         -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f1_v_end_nxt\[*\]\"\]      -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 " "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f1_v_end_nxt_reg\[*\]\"\]         -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f1_v_end_nxt\[*\]\"\]      -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 104 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668011760 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 104 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1564668011760 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay alt_vip_cvo_core.sdc 105 argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|f2_anc_v_start_reg\[*\]\}\] contains zero elements " "Ignored set_net_delay at alt_vip_cvo_core.sdc(105): argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|f2_anc_v_start_reg\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f2_anc_v_start_reg\[*\]\"\]       -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f2_anc_v_start\[*\]\"\]    -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 " "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f2_anc_v_start_reg\[*\]\"\]       -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f2_anc_v_start\[*\]\"\]    -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 105 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668011760 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 105 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1564668011760 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay alt_vip_cvo_core.sdc 106 argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|f1_anc_v_start_reg\[*\]\}\] contains zero elements " "Ignored set_net_delay at alt_vip_cvo_core.sdc(106): argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|f1_anc_v_start_reg\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f1_anc_v_start_reg\[*\]\"\]       -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f1_anc_v_start\[*\]\"\]    -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 " "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f1_anc_v_start_reg\[*\]\"\]       -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f1_anc_v_start\[*\]\"\]    -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 106 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668011760 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 106 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1564668011760 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay alt_vip_cvo_core.sdc 107 argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|h_sync_polarity_reg\}\] contains zero elements " "Ignored set_net_delay at alt_vip_cvo_core.sdc(107): argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|h_sync_polarity_reg\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_sync_polarity_reg\"\]         -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_sync_polarity\"\]      -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 " "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_sync_polarity_reg\"\]         -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_sync_polarity\"\]      -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 107 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668011776 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 107 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1564668011776 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay alt_vip_cvo_core.sdc 108 argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|v_sync_polarity_reg\}\] contains zero elements " "Ignored set_net_delay at alt_vip_cvo_core.sdc(108): argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|v_sync_polarity_reg\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|v_sync_polarity_reg\"\]         -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_v_sync_polarity\"\]      -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 " "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|v_sync_polarity_reg\"\]         -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_v_sync_polarity\"\]      -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 108 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668011776 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 108 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1564668011776 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay alt_vip_cvo_core.sdc 109 argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|h_total_check_reg\[*\]\}\] contains zero elements " "Ignored set_net_delay at alt_vip_cvo_core.sdc(109): argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|h_total_check_reg\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_total_check_reg\[*\]\"\]        -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_total_check\[*\]\"\]     -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 " "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_total_check_reg\[*\]\"\]        -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_total_check\[*\]\"\]     -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 109 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668011776 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 109 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1564668011776 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay alt_vip_cvo_core.sdc 110 argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|ap_start_reg\[*\]\}\] contains zero elements " "Ignored set_net_delay at alt_vip_cvo_core.sdc(110): argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|ap_start_reg\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|ap_start_reg\[*\]\"\]             -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_ap_start\[*\]\"\]          -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 " "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|ap_start_reg\[*\]\"\]             -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_ap_start\[*\]\"\]          -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 110 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668011776 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 110 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1564668011776 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay alt_vip_cvo_core.sdc 111 argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|h_frame_complete_point_reg\[*\]\}\] contains zero elements " "Ignored set_net_delay at alt_vip_cvo_core.sdc(111): argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|h_frame_complete_point_reg\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_frame_complete_point_reg\[*\]\"\] -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_frame_complete_point\[*\]\"\] -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 " "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_frame_complete_point_reg\[*\]\"\] -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_frame_complete_point\[*\]\"\] -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 111 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668011776 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 111 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1564668011776 ""}
{ "Info" "ISTA_SDC_FOUND" "DDR3_VIP.SDC " "Reading SDC File: 'DDR3_VIP.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1564668011791 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1564668011807 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 26 -duty_cycle 50.00 -name \{u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 26 -duty_cycle 50.00 -name \{u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1564668011823 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 13 -duty_cycle 50.00 -name \{u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 13 -duty_cycle 50.00 -name \{u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1564668011823 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 20 -duty_cycle 50.00 -name \{u0\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{u0\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 20 -duty_cycle 50.00 -name \{u0\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1564668011823 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1564668011823 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1564668011823 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "I2C_HDMI_Config:u_I2C_HDMI_Config\|mI2C_CTRL_CLK " "Node: I2C_HDMI_Config:u_I2C_HDMI_Config\|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register I2C_HDMI_Config:u_I2C_HDMI_Config\|I2C_Controller:u0\|I2C_WRITE_WDATA:wrd\|SDAO I2C_HDMI_Config:u_I2C_HDMI_Config\|mI2C_CTRL_CLK " "Register I2C_HDMI_Config:u_I2C_HDMI_Config\|I2C_Controller:u0\|I2C_WRITE_WDATA:wrd\|SDAO is being clocked by I2C_HDMI_Config:u_I2C_HDMI_Config\|mI2C_CTRL_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1564668011885 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1564668011885 "|DDR3_VIP|I2C_HDMI_Config:u_I2C_HDMI_Config|mI2C_CTRL_CLK"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|ddr3_0\|hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_0  to: soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_4498 " "From: u0\|ddr3_0\|hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_0  to: soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_4498" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1564668011963 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|ddr3_0\|hps\|fpga_interfaces\|f2sdram\|rd_clk_0  to: soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_7 " "From: u0\|ddr3_0\|hps\|fpga_interfaces\|f2sdram\|rd_clk_0  to: soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_7" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1564668011963 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|ddr3_0\|hps\|fpga_interfaces\|f2sdram\|rd_clk_1  to: soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1875 " "From: u0\|ddr3_0\|hps\|fpga_interfaces\|f2sdram\|rd_clk_1  to: soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1875" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1564668011963 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|ddr3_0\|hps\|fpga_interfaces\|f2sdram\|wr_clk_0  to: soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3 " "From: u0\|ddr3_0\|hps\|fpga_interfaces\|f2sdram\|wr_clk_0  to: soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1564668011963 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|ddr3_0\|hps\|fpga_interfaces\|f2sdram\|wr_clk_1  to: soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2 " "From: u0\|ddr3_0\|hps\|fpga_interfaces\|f2sdram\|wr_clk_1  to: soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1564668011963 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1564668011963 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1564668011963 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1564668011963 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1564668011963 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1564668011963 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1564668011963 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1564668011963 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1564668011963 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1564668011963 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1564668011963 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1564668011963 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1564668011963 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1564668011963 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1564668011963 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1564668011963 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1564668011963 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1564668011963 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1564668011963 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1564668011963 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1564668011963 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1564668011963 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1564668011963 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1564668012479 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1564668012479 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668012494 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668012494 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668012494 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668012494 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668012494 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668012494 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668012494 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668012494 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668012494 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668012494 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668012494 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668012494 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668012494 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668012494 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668012494 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668012494 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668012494 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668012494 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668012494 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668012494 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668012494 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668012494 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668012494 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668012494 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668012494 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668012494 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668012494 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668012494 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668012494 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668012494 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668012494 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668012494 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668012494 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668012494 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668012494 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668012494 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668012494 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668012494 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668012494 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668012494 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668012494 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668012494 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668012494 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668012494 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668012494 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668012494 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668012494 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668012494 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668012494 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668012494 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668012494 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668012494 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668012494 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668012494 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668012494 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668012494 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668012494 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668012494 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668012494 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668012494 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668012494 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668012494 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668012494 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668012494 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1564668012494 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1564668012494 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 24 clocks " "Found 24 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1564668012510 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1564668012510 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 altera_reserved_tck " "  40.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1564668012510 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 FPGA_CLK1_50 " "  20.000 FPGA_CLK1_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1564668012510 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 FPGA_CLK2_50 " "  20.000 FPGA_CLK2_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1564668012510 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 FPGA_CLK3_50 " "  20.000 FPGA_CLK3_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1564668012510 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_CK_N " "   2.500 HPS_DDR3_CK_N" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1564668012510 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_CK_P " "   2.500 HPS_DDR3_CK_P" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1564668012510 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_N\[0\]_OUT " "   2.500 HPS_DDR3_DQS_N\[0\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1564668012510 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_N\[1\]_OUT " "   2.500 HPS_DDR3_DQS_N\[1\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1564668012510 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_N\[2\]_OUT " "   2.500 HPS_DDR3_DQS_N\[2\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1564668012510 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_N\[3\]_OUT " "   2.500 HPS_DDR3_DQS_N\[3\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1564668012510 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[0\]_IN " "   2.500 HPS_DDR3_DQS_P\[0\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1564668012510 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[0\]_OUT " "   2.500 HPS_DDR3_DQS_P\[0\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1564668012510 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[1\]_IN " "   2.500 HPS_DDR3_DQS_P\[1\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1564668012510 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[1\]_OUT " "   2.500 HPS_DDR3_DQS_P\[1\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1564668012510 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[2\]_IN " "   2.500 HPS_DDR3_DQS_P\[2\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1564668012510 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[2\]_OUT " "   2.500 HPS_DDR3_DQS_P\[2\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1564668012510 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[3\]_IN " "   2.500 HPS_DDR3_DQS_P\[3\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1564668012510 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[3\]_OUT " "   2.500 HPS_DDR3_DQS_P\[3\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1564668012510 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "   2.500 soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1564668012510 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " "   2.500 soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1564668012510 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock " "   2.500 u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1564668012510 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.769 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "   0.769 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1564668012510 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "  10.000 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1564668012510 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  15.384 u0\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " "  15.384 u0\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1564668012510 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1564668012510 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1564668013464 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1564668013464 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1564668013479 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1564668013526 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1564668013604 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1564668013651 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1564668013651 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1564668013683 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1564668017801 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "128 Block RAM " "Packed 128 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1564668017832 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "101 DSP block " "Packed 101 registers into blocks of type DSP block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1564668017832 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "28 " "Created 28 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1564668017832 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1564668017832 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:02:34 " "Fitter preparation operations ending: elapsed time is 00:02:34" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1564668020387 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1564668036418 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1564668044012 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:54 " "Fitter placement preparation operations ending: elapsed time is 00:00:54" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1564668091573 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1564668136979 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1564668155870 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:20 " "Fitter placement operations ending: elapsed time is 00:00:20" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1564668155870 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1564668171165 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "18 X33_Y58 X44_Y69 " "Router estimated peak interconnect usage is 18% of the available device resources in the region that extends from location X33_Y58 to location X44_Y69" {  } { { "loc" "" { Generic "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/" { { 1 { 0 "Router estimated peak interconnect usage is 18% of the available device resources in the region that extends from location X33_Y58 to location X44_Y69"} { { 12 { 0 ""} 33 58 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1564668204307 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1564668204307 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1564668217117 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1564668217117 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:31 " "Fitter routing operations ending: elapsed time is 00:00:31" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1564668217132 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 36.51 " "Total time spent on timing analysis during the Fitter is 36.51 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1564668236169 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1564668236573 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1564668247957 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1564668247973 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1564668267269 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:01:23 " "Fitter post-fit operations ending: elapsed time is 00:01:23" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1564668319744 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1564668322401 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "22 " "Following 22 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[0\] a permanently disabled " "Pin ARDUINO_IO\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[0\]" } } } } { "DDR3_VIP.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/" { { 0 { 0 ""} 0 377 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1564668322542 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[1\] a permanently disabled " "Pin ARDUINO_IO\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[1\]" } } } } { "DDR3_VIP.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/" { { 0 { 0 ""} 0 378 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1564668322542 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[2\] a permanently disabled " "Pin ARDUINO_IO\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[2\]" } } } } { "DDR3_VIP.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/" { { 0 { 0 ""} 0 379 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1564668322542 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[3\] a permanently disabled " "Pin ARDUINO_IO\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[3\]" } } } } { "DDR3_VIP.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/" { { 0 { 0 ""} 0 380 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1564668322542 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[4\] a permanently disabled " "Pin ARDUINO_IO\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[4\]" } } } } { "DDR3_VIP.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/" { { 0 { 0 ""} 0 381 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1564668322542 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[5\] a permanently disabled " "Pin ARDUINO_IO\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[5\]" } } } } { "DDR3_VIP.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/" { { 0 { 0 ""} 0 382 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1564668322542 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[6\] a permanently disabled " "Pin ARDUINO_IO\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[6\]" } } } } { "DDR3_VIP.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/" { { 0 { 0 ""} 0 383 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1564668322542 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[7\] a permanently disabled " "Pin ARDUINO_IO\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[7] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[7\]" } } } } { "DDR3_VIP.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/" { { 0 { 0 ""} 0 384 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1564668322542 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[8\] a permanently disabled " "Pin ARDUINO_IO\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[8] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[8\]" } } } } { "DDR3_VIP.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/" { { 0 { 0 ""} 0 385 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1564668322542 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[9\] a permanently disabled " "Pin ARDUINO_IO\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[9] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[9\]" } } } } { "DDR3_VIP.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/" { { 0 { 0 ""} 0 386 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1564668322542 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[10\] a permanently disabled " "Pin ARDUINO_IO\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[10] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[10\]" } } } } { "DDR3_VIP.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/" { { 0 { 0 ""} 0 387 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1564668322542 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[11\] a permanently disabled " "Pin ARDUINO_IO\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[11] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[11\]" } } } } { "DDR3_VIP.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/" { { 0 { 0 ""} 0 388 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1564668322542 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[12\] a permanently disabled " "Pin ARDUINO_IO\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[12] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[12\]" } } } } { "DDR3_VIP.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/" { { 0 { 0 ""} 0 389 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1564668322542 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[13\] a permanently disabled " "Pin ARDUINO_IO\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[13] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[13\]" } } } } { "DDR3_VIP.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/" { { 0 { 0 ""} 0 390 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1564668322542 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[14\] a permanently disabled " "Pin ARDUINO_IO\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[14] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[14\]" } } } } { "DDR3_VIP.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/" { { 0 { 0 ""} 0 391 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1564668322542 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[15\] a permanently disabled " "Pin ARDUINO_IO\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[15] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[15\]" } } } } { "DDR3_VIP.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/" { { 0 { 0 ""} 0 392 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1564668322542 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_RESET_N a permanently disabled " "Pin ARDUINO_RESET_N has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_RESET_N } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_RESET_N" } } } } { "DDR3_VIP.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/" { { 0 { 0 ""} 0 497 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1564668322542 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HDMI_I2S a permanently disabled " "Pin HDMI_I2S has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HDMI_I2S } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_I2S" } } } } { "DDR3_VIP.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/" { { 0 { 0 ""} 0 503 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1564668322542 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HDMI_LRCLK a permanently disabled " "Pin HDMI_LRCLK has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HDMI_LRCLK } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_LRCLK" } } } } { "DDR3_VIP.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/" { { 0 { 0 ""} 0 504 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1564668322542 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HDMI_MCLK a permanently disabled " "Pin HDMI_MCLK has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HDMI_MCLK } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_MCLK" } } } } { "DDR3_VIP.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/" { { 0 { 0 ""} 0 505 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1564668322542 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HDMI_SCLK a permanently disabled " "Pin HDMI_SCLK has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HDMI_SCLK } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_SCLK" } } } } { "DDR3_VIP.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/" { { 0 { 0 ""} 0 506 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1564668322542 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HDMI_I2C_SCL a permanently enabled " "Pin HDMI_I2C_SCL has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HDMI_I2C_SCL } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_I2C_SCL" } } } } { "DDR3_VIP.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/" { { 0 { 0 ""} 0 501 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1564668322542 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1564668322542 ""}
{ "Info" "IFIOMGR_ALL_DYN_OCT_GROUPS" "" "Following groups of pins have the same dynamic on-chip termination control" { { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[8\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[8\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[8] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[8\]" } } } } { "DDR3_VIP.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/" { { 0 { 0 ""} 0 447 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1564668322557 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1564668322557 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[0\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[0\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[0\]" } } } } { "DDR3_VIP.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/" { { 0 { 0 ""} 0 439 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1564668322557 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1564668322557 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[1\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[1\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[1\]" } } } } { "DDR3_VIP.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/" { { 0 { 0 ""} 0 440 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1564668322557 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1564668322557 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[2\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[2\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[2\]" } } } } { "DDR3_VIP.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/" { { 0 { 0 ""} 0 441 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1564668322557 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1564668322557 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[3\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[3\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[3\]" } } } } { "DDR3_VIP.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/" { { 0 { 0 ""} 0 442 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1564668322557 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1564668322557 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[4\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[4\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[4\]" } } } } { "DDR3_VIP.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/" { { 0 { 0 ""} 0 443 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1564668322557 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1564668322557 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[5\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[5\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[5\]" } } } } { "DDR3_VIP.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/" { { 0 { 0 ""} 0 444 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1564668322557 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1564668322557 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[6\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[6\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[6\]" } } } } { "DDR3_VIP.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/" { { 0 { 0 ""} 0 445 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1564668322557 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1564668322557 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[7\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[7\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[7] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[7\]" } } } } { "DDR3_VIP.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/" { { 0 { 0 ""} 0 446 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1564668322557 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1564668322557 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[9\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[9\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[9] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[9\]" } } } } { "DDR3_VIP.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/" { { 0 { 0 ""} 0 448 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1564668322557 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1564668322557 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[10\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[10\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[10] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[10\]" } } } } { "DDR3_VIP.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/" { { 0 { 0 ""} 0 449 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1564668322557 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1564668322557 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[11\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[11\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[11] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[11\]" } } } } { "DDR3_VIP.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/" { { 0 { 0 ""} 0 450 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1564668322557 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1564668322557 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[12\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[12\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[12] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[12\]" } } } } { "DDR3_VIP.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/" { { 0 { 0 ""} 0 451 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1564668322557 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1564668322557 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[13\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[13\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[13] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[13\]" } } } } { "DDR3_VIP.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/" { { 0 { 0 ""} 0 452 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1564668322557 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1564668322557 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[14\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[14\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[14] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[14\]" } } } } { "DDR3_VIP.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/" { { 0 { 0 ""} 0 453 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1564668322557 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1564668322557 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[15\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[15\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[15] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[15\]" } } } } { "DDR3_VIP.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/" { { 0 { 0 ""} 0 454 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1564668322557 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1564668322557 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[16\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[16\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[16] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[16\]" } } } } { "DDR3_VIP.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/" { { 0 { 0 ""} 0 455 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1564668322557 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1564668322557 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[17\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[17\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[17] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[17\]" } } } } { "DDR3_VIP.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/" { { 0 { 0 ""} 0 456 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1564668322557 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1564668322557 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[18\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[18\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[18] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[18\]" } } } } { "DDR3_VIP.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/" { { 0 { 0 ""} 0 457 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1564668322557 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1564668322557 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[19\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[19\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[19] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[19\]" } } } } { "DDR3_VIP.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/" { { 0 { 0 ""} 0 458 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1564668322557 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1564668322557 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[20\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[20\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[20] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[20\]" } } } } { "DDR3_VIP.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/" { { 0 { 0 ""} 0 459 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1564668322557 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1564668322557 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[21\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[21\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[21] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[21\]" } } } } { "DDR3_VIP.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/" { { 0 { 0 ""} 0 460 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1564668322557 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1564668322557 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[22\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[22\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[22] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[22\]" } } } } { "DDR3_VIP.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/" { { 0 { 0 ""} 0 461 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1564668322557 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1564668322557 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[23\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[23\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[23] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[23\]" } } } } { "DDR3_VIP.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/" { { 0 { 0 ""} 0 462 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1564668322557 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1564668322557 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[24\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[24\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[24] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[24\]" } } } } { "DDR3_VIP.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/" { { 0 { 0 ""} 0 463 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1564668322557 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1564668322557 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[25\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[25\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[25] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[25\]" } } } } { "DDR3_VIP.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/" { { 0 { 0 ""} 0 464 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1564668322557 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1564668322557 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[26\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[26\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[26] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[26\]" } } } } { "DDR3_VIP.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/" { { 0 { 0 ""} 0 465 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1564668322557 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1564668322557 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[27\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[27\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[27] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[27\]" } } } } { "DDR3_VIP.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/" { { 0 { 0 ""} 0 466 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1564668322557 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1564668322557 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[28\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[28\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[28] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[28\]" } } } } { "DDR3_VIP.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/" { { 0 { 0 ""} 0 467 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1564668322557 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1564668322557 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[29\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[29\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[29] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[29\]" } } } } { "DDR3_VIP.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/" { { 0 { 0 ""} 0 468 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1564668322557 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1564668322557 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[30\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[30\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[30] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[30\]" } } } } { "DDR3_VIP.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/" { { 0 { 0 ""} 0 469 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1564668322557 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1564668322557 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[31\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[31\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[31] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[31\]" } } } } { "DDR3_VIP.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/" { { 0 { 0 ""} 0 470 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1564668322557 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1564668322557 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_N\[0\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_N\[0\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[0\]" } } } } { "DDR3_VIP.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/" { { 0 { 0 ""} 0 471 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1564668322557 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1564668322557 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_N\[1\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_N\[1\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[1\]" } } } } { "DDR3_VIP.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/" { { 0 { 0 ""} 0 472 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1564668322557 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1564668322557 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_N\[2\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_N\[2\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[2\]" } } } } { "DDR3_VIP.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/" { { 0 { 0 ""} 0 473 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1564668322557 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1564668322557 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_N\[3\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_N\[3\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[3\]" } } } } { "DDR3_VIP.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/" { { 0 { 0 ""} 0 474 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1564668322557 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1564668322557 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_P\[0\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_P\[0\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[0\]" } } } } { "DDR3_VIP.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/" { { 0 { 0 ""} 0 475 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1564668322557 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1564668322557 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_P\[1\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_P\[1\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[1\]" } } } } { "DDR3_VIP.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/" { { 0 { 0 ""} 0 476 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1564668322557 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1564668322557 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_P\[2\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_P\[2\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[2\]" } } } } { "DDR3_VIP.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/" { { 0 { 0 ""} 0 477 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1564668322557 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1564668322557 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_P\[3\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_P\[3\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[3\]" } } } } { "DDR3_VIP.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/" { { 0 { 0 ""} 0 478 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1564668322557 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1564668322557 ""}  } {  } 0 169186 "Following groups of pins have the same dynamic on-chip termination control" 0 0 "Fitter" 0 -1 1564668322557 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.fit.smsg " "Generated suppressed messages file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1564668324027 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 291 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 291 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "7122 " "Peak virtual memory: 7122 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1564668340371 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 01 16:05:40 2019 " "Processing ended: Thu Aug 01 16:05:40 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1564668340371 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:08:15 " "Elapsed time: 00:08:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1564668340371 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:11:23 " "Total CPU time (on all processors): 00:11:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1564668340371 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1564668340371 ""}
