[*]
[*] GTKWave Analyzer v3.3.121 (w)1999-2024 BSI
[*] Sat Aug 23 13:46:59 2025
[*]
[dumpfile] "/Users/damien/workspace/hdl/axi-crossbar/test/svut/axicb_crossbar_top_testbench.fst"
[dumpfile_mtime] "Sat Aug 23 13:46:57 2025"
[dumpfile_size] 20504660
[savefile] "/Users/damien/workspace/hdl/axi-crossbar/test/svut/axicb_crossbar_top_testbench.gtkw"
[timestart] 43395500
[size] 2560 1440
[pos] -1 -26
*-15.245701 43558000 76139000 76491000 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
[treeopen] axicb_crossbar_top_testbench.
[treeopen] axicb_crossbar_top_testbench.dut.
[treeopen] axicb_crossbar_top_testbench.dut.switchs.
[treeopen] axicb_crossbar_top_testbench.dut.switchs.MST_SWITCHS_GEN[0].mst_switch.
[treeopen] axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[0].slv_switch.slv_switch_rd.rresp_ooo.NO_PATH_CPL.
[treeopen] axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[0].slv_switch.slv_switch_wr.bresp_ooo.NO_PATH_CPL.
[treeopen] axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[3].
[treeopen] axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[3].slv_switch.
[treeopen] axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[3].slv_switch.slv_switch_rd.
[treeopen] axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[3].slv_switch.slv_switch_rd.rresp_ooo.
[treeopen] axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[3].slv_switch.slv_switch_rd.rresp_ooo.CPL_PATH.
[treeopen] axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[3].slv_switch.slv_switch_wr.bresp_ooo.
[sst_width] 442
[signals_width] 331
[sst_expanded] 1
[sst_vpaned_height] 712
@200
-
@420
axicb_crossbar_top_testbench.svut_test_number
@28
axicb_crossbar_top_testbench.aclk
axicb_crossbar_top_testbench.aresetn
@22
axicb_crossbar_top_testbench.error[7:0]
axicb_crossbar_top_testbench.mst_en[3:0]
@420
axicb_crossbar_top_testbench.nb_reqs
axicb_crossbar_top_testbench.timeout
@200
-
@c00200
-Mst0
@28
axicb_crossbar_top_testbench.mst0_aclk
axicb_crossbar_top_testbench.mst0_aresetn
@200
-
@420
axicb_crossbar_top_testbench.mst_driver0.MST_OSTDREQ_NUM
axicb_crossbar_top_testbench.mst_driver0.OSTDREQ_NUM
@200
-
@22
[color] 6
axicb_crossbar_top_testbench.mst0_araddr[15:0]
[color] 6
axicb_crossbar_top_testbench.mst0_arid[7:0]
axicb_crossbar_top_testbench.mst0_arlen[7:0]
@28
axicb_crossbar_top_testbench.mst0_arvalid
axicb_crossbar_top_testbench.mst0_arready
@200
-
@22
axicb_crossbar_top_testbench.mst0_rdata[31:0]
axicb_crossbar_top_testbench.mst0_rid[7:0]
@28
axicb_crossbar_top_testbench.mst0_rvalid
axicb_crossbar_top_testbench.mst0_rready
axicb_crossbar_top_testbench.mst0_rlast
@200
-
@22
axicb_crossbar_top_testbench.mst0_awaddr[15:0]
axicb_crossbar_top_testbench.mst0_awid[7:0]
axicb_crossbar_top_testbench.mst0_awlen[7:0]
@28
axicb_crossbar_top_testbench.mst0_awvalid
axicb_crossbar_top_testbench.mst0_awready
@200
-
-
@22
axicb_crossbar_top_testbench.mst0_bid[7:0]
@28
axicb_crossbar_top_testbench.mst0_bresp[1:0]
axicb_crossbar_top_testbench.mst0_bvalid
axicb_crossbar_top_testbench.mst0_bready
@200
-
@1401200
-Mst0
@200
-
@c00200
-Mst1
@28
axicb_crossbar_top_testbench.mst1_aclk
axicb_crossbar_top_testbench.mst1_aresetn
@200
-
@22
axicb_crossbar_top_testbench.mst1_araddr[15:0]
axicb_crossbar_top_testbench.mst1_arid[7:0]
axicb_crossbar_top_testbench.mst1_arlen[7:0]
@28
axicb_crossbar_top_testbench.mst1_arvalid
axicb_crossbar_top_testbench.mst1_arready
@200
-
@22
axicb_crossbar_top_testbench.mst1_rdata[31:0]
axicb_crossbar_top_testbench.mst1_rid[7:0]
@28
axicb_crossbar_top_testbench.mst1_rvalid
axicb_crossbar_top_testbench.mst1_rready
axicb_crossbar_top_testbench.mst1_rlast
@200
-
@22
axicb_crossbar_top_testbench.mst1_awaddr[15:0]
axicb_crossbar_top_testbench.mst1_awid[7:0]
axicb_crossbar_top_testbench.mst1_awlen[7:0]
@28
axicb_crossbar_top_testbench.mst1_awvalid
axicb_crossbar_top_testbench.mst1_awready
@200
-
@22
axicb_crossbar_top_testbench.mst1_wdata[31:0]
axicb_crossbar_top_testbench.mst1_wstrb[3:0]
@28
axicb_crossbar_top_testbench.mst1_wvalid
axicb_crossbar_top_testbench.mst1_wready
axicb_crossbar_top_testbench.mst1_wlast
@200
-
@22
axicb_crossbar_top_testbench.mst1_bid[7:0]
@28
axicb_crossbar_top_testbench.mst1_bresp[1:0]
axicb_crossbar_top_testbench.mst1_bvalid
axicb_crossbar_top_testbench.mst1_bready
@1401200
-Mst1
@200
-
@c00200
-Mst2
@28
axicb_crossbar_top_testbench.mst2_aclk
axicb_crossbar_top_testbench.mst2_aresetn
@200
-
@22
axicb_crossbar_top_testbench.mst2_araddr[15:0]
axicb_crossbar_top_testbench.mst2_arid[7:0]
axicb_crossbar_top_testbench.mst2_arlen[7:0]
@28
axicb_crossbar_top_testbench.mst2_arvalid
axicb_crossbar_top_testbench.mst2_arready
@200
-
@22
axicb_crossbar_top_testbench.mst2_rdata[31:0]
axicb_crossbar_top_testbench.mst2_rid[7:0]
@28
axicb_crossbar_top_testbench.mst2_rvalid
axicb_crossbar_top_testbench.mst2_rready
axicb_crossbar_top_testbench.mst2_rlast
@200
-
@22
axicb_crossbar_top_testbench.mst2_awaddr[15:0]
axicb_crossbar_top_testbench.mst2_awid[7:0]
axicb_crossbar_top_testbench.mst2_awlen[7:0]
@28
axicb_crossbar_top_testbench.mst2_awvalid
axicb_crossbar_top_testbench.mst2_awready
@200
-
@22
axicb_crossbar_top_testbench.mst2_wdata[31:0]
axicb_crossbar_top_testbench.mst2_wstrb[3:0]
@28
axicb_crossbar_top_testbench.mst2_wvalid
axicb_crossbar_top_testbench.mst2_wready
axicb_crossbar_top_testbench.mst2_wlast
@200
-
@22
axicb_crossbar_top_testbench.mst2_bid[7:0]
@28
axicb_crossbar_top_testbench.mst2_bresp[1:0]
axicb_crossbar_top_testbench.mst2_bvalid
axicb_crossbar_top_testbench.mst2_bready
@1401200
-Mst2
@200
-
@800200
-Mst3
@22
axicb_crossbar_top_testbench.mst3_araddr[15:0]
[color] 7
axicb_crossbar_top_testbench.mst3_arid[7:0]
[color] 2
axicb_crossbar_top_testbench.mst3_arlen[7:0]
@28
axicb_crossbar_top_testbench.mst3_arvalid
axicb_crossbar_top_testbench.mst3_arready
@200
-
@22
axicb_crossbar_top_testbench.mst3_rdata[31:0]
[color] 7
axicb_crossbar_top_testbench.mst3_rid[7:0]
@28
axicb_crossbar_top_testbench.mst3_rresp[1:0]
axicb_crossbar_top_testbench.mst3_rvalid
axicb_crossbar_top_testbench.mst3_rready
axicb_crossbar_top_testbench.mst3_rlast
@1000200
-Mst3
@200
-
@c00200
-Slv Switch 0
@22
axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[0].slv_switch.slv_switch_rd.i_arch[56:0]
@28
axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[0].slv_switch.slv_switch_rd.i_arready
axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[0].slv_switch.slv_switch_rd.i_arvalid
@200
-
@28
axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[0].slv_switch.slv_switch_rd.ar_misrouting
axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[0].slv_switch.slv_switch_rd.ar_misrouting_c
@200
-
@22
axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[0].slv_switch.slv_switch_rd.i_rch[45:0]
@28
axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[0].slv_switch.slv_switch_rd.i_rvalid
axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[0].slv_switch.slv_switch_rd.i_rready
axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[0].slv_switch.slv_switch_rd.i_rlast
@200
-
@22
axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[0].slv_switch.slv_switch_rd.o_arch[56:0]
axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[0].slv_switch.slv_switch_rd.o_arready[3:0]
axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[0].slv_switch.slv_switch_rd.o_arvalid[3:0]
@200
-
@22
axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[0].slv_switch.slv_switch_rd.o_rch[183:0]
axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[0].slv_switch.slv_switch_rd.o_rvalid[3:0]
axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[0].slv_switch.slv_switch_rd.o_rready[3:0]
axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[0].slv_switch.slv_switch_rd.o_rlast[3:0]
@200
-
@28
axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[0].slv_switch.slv_switch_rd.rch_en
axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[0].slv_switch.slv_switch_rd.rch_en_r
axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[0].slv_switch.slv_switch_rd.rch_full
axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[0].slv_switch.slv_switch_rd.rfirst
@22
axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[0].slv_switch.slv_switch_rd.rlen[7:0]
@200
-
-
@420
axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[0].slv_switch.slv_switch_rd.rresp_ooo.OSTDREQ_NUM
axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[0].slv_switch.slv_switch_rd.rresp_ooo.NB_ID
@200
-
@28
axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[0].slv_switch.slv_switch_rd.rresp_ooo.a_full
@22
axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[0].slv_switch.slv_switch_rd.rresp_ooo.a_id[7:0]
axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[0].slv_switch.slv_switch_rd.rresp_ooo.a_ix[3:0]
axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[0].slv_switch.slv_switch_rd.rresp_ooo.a_len[7:0]
@28
axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[0].slv_switch.slv_switch_rd.rresp_ooo.a_mr
axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[0].slv_switch.slv_switch_rd.rresp_ooo.a_valid
axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[0].slv_switch.slv_switch_rd.rresp_ooo.a_ready
@200
-
@28
axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[0].slv_switch.slv_switch_rd.rresp_ooo.c_en
@22
axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[0].slv_switch.slv_switch_rd.rresp_ooo.c_valid[3:0]
@28
axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[0].slv_switch.slv_switch_rd.rresp_ooo.c_ready
axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[0].slv_switch.slv_switch_rd.rresp_ooo.c_end
@22
axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[0].slv_switch.slv_switch_rd.rresp_ooo.c_grant[3:0]
axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[0].slv_switch.slv_switch_rd.rresp_ooo.c_id[7:0]
axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[0].slv_switch.slv_switch_rd.rresp_ooo.c_len[7:0]
@28
axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[0].slv_switch.slv_switch_rd.rresp_ooo.c_mr
@200
-
@28
axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[0].slv_switch.slv_switch_rd.rresp_ooo.NO_PATH_CPL.pipe_aready
@22
axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[0].slv_switch.slv_switch_rd.rresp_ooo.NO_PATH_CPL.pipe_in[16:0]
axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[0].slv_switch.slv_switch_rd.rresp_ooo.NO_PATH_CPL.pipe_out[16:0]
@28
axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[0].slv_switch.slv_switch_rd.rresp_ooo.NO_PATH_CPL.pipe_valid
@1401200
-Slv Switch 0
@200
-
@22
axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[3].slv_switch.slv_switch_rd.i_arch[56:0]
@28
axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[3].slv_switch.slv_switch_rd.i_arvalid
axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[3].slv_switch.slv_switch_rd.i_arready
axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[3].slv_switch.slv_switch_rd.ar_misrouting
axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[3].slv_switch.slv_switch_rd.ar_misrouting_c
@200
-
@22
axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[3].slv_switch.slv_switch_rd.i_rch[45:0]
@28
axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[3].slv_switch.slv_switch_rd.i_rvalid
axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[3].slv_switch.slv_switch_rd.i_rready
axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[3].slv_switch.slv_switch_rd.i_rlast
@200
-
@22
[color] 7
axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[3].slv_switch.slv_switch_rd.rresp_ooo.a_id[7:0]
axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[3].slv_switch.slv_switch_rd.rresp_ooo.a_ix[3:0]
[color] 2
axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[3].slv_switch.slv_switch_rd.rresp_ooo.a_len[7:0]
@28
axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[3].slv_switch.slv_switch_rd.rresp_ooo.a_mr
axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[3].slv_switch.slv_switch_rd.rresp_ooo.a_valid
axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[3].slv_switch.slv_switch_rd.rresp_ooo.a_ready
axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[3].slv_switch.slv_switch_rd.rresp_ooo.a_full
@200
-
@28
axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[3].slv_switch.slv_switch_rd.rch_en
axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[3].slv_switch.slv_switch_rd.rch_en_r
axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[3].slv_switch.slv_switch_rd.rfirst
@22
axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[3].slv_switch.slv_switch_rd.rlen[7:0]
@200
-
@28
axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[3].slv_switch.slv_switch_rd.rresp_ooo.c_en
@22
axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[3].slv_switch.slv_switch_rd.rresp_ooo.c_grant[3:0]
[color] 7
axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[3].slv_switch.slv_switch_rd.rresp_ooo.c_id[7:0]
axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[3].slv_switch.slv_switch_rd.rresp_ooo.c_len[7:0]
@28
axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[3].slv_switch.slv_switch_rd.rresp_ooo.c_mr
@22
axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[3].slv_switch.slv_switch_rd.rresp_ooo.c_valid[3:0]
@28
axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[3].slv_switch.slv_switch_rd.rresp_ooo.c_ready
axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[3].slv_switch.slv_switch_rd.rresp_ooo.c_end
@200
-
@22
axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[3].slv_switch.slv_switch_rd.rresp_ooo.id_empty[7:0]
axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[3].slv_switch.slv_switch_rd.rresp_ooo.id_full[7:0]
@200
-
@201
-
@29
axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[3].slv_switch.slv_switch_rd.rresp_ooo.CPL_PATH.cch_round_robin.en
@23
axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[3].slv_switch.slv_switch_rd.rresp_ooo.CPL_PATH.cch_round_robin.req[7:0]
axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[3].slv_switch.slv_switch_rd.rresp_ooo.CPL_PATH.cch_round_robin.grant[7:0]
[pattern_trace] 1
[pattern_trace] 0
