# Stopwatch
A Simple Stopwatch implemented on an FPGA board in Verilog HDL.



https://github.com/user-attachments/assets/363f51cf-bc92-4d77-8ea8-29f2da4883fe


# RTL Elaborated Design

<img width="1860" height="830" alt="image" src="https://github.com/user-attachments/assets/063f03c9-4952-41b8-ab9c-2988083fe28d" />

# Post Synthesis Schematic

<img width="1857" height="826" alt="image" src="https://github.com/user-attachments/assets/eeec4906-8a0a-4c77-b6a4-6d942a3c5d6e" />
