# //  Questa Sim-64
# //  Version 10.2c_5 linux_x86_64 Nov 19 2013
# //
# //  Copyright 1991-2013 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
project open /afs/tu-berlin.de/home/v/vincenthp2603/irb-ubuntu/HardwarePratikum/Blatt01/Vivado_WORK/Tutorial/project1
# Loading project project1
vcom -work ./work/ ./src/*.vhd
# QuestaSim-64 vcom 10.2c_5 Compiler 2013.11 Nov 19 2013
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ArmTypes
# -- Compiling package ArmConfiguration
# -- Compiling entity ArmDataReplication
# -- Compiling architecture behave of ArmDataReplication
# -- Loading package std_logic_textio
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ArmDataReplication_TB
# -- Compiling architecture testbench_arch of ArmDataReplication_TB
# ** Warning: ./src/ArmDataReplication_tb.vhd(29): (vcom-1236) Shared variables must be of a protected type.
# ** Warning: ./src/ArmDataReplication_tb.vhd(30): (vcom-1236) Shared variables must be of a protected type.
# -- Compiling package ArmFilePaths
# -- Compiling package body ArmFilePaths
# -- Loading package ArmFilePaths
# -- Compiling entity ArmInstructionAddressRegister
# -- Compiling architecture behave of ArmInstructionAddressRegister
# -- Loading package ArmConfiguration
# -- Loading package ArmFilePaths
# -- Loading package TB_Tools
# -- Compiling entity ArmInstructionAddressRegister_tb
# -- Compiling architecture behavior of ArmInstructionAddressRegister_tb
# -- Compiling entity ArmRamBuffer
# -- Compiling architecture behavioral of ArmRamBuffer
# -- Compiling package ArmTypes
# -- Compiling package body ArmTypes
# -- Loading package ArmTypes
# -- Loading package ArmTypes
# -- Loading package ArmConfiguration
# -- Compiling package TB_Tools
# ** Warning: ./src/TB_Tools.vhd(152): (vcom-1236) Shared variables must be of a protected type.
# ** Warning: ./src/TB_Tools.vhd(153): (vcom-1236) Shared variables must be of a protected type.
# -- Compiling package body TB_Tools
# -- Loading package TB_Tools
vsim -voptargs=+acc work.arminstructionaddressregister_tb
# vsim -voptargs=+acc work.arminstructionaddressregister_tb 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.armtypes(body)
# Loading work.armconfiguration
# Loading ieee.std_logic_textio(body)
# Loading work.armfilepaths(body)
# Loading work.tb_tools(body)
# Loading work.arminstructionaddressregister_tb(behavior)
# Loading work.arminstructionaddressregister(behave)
# Loading work.armrambuffer(behavioral)
run 10000ns
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /arminstructionaddressregister_tb
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /arminstructionaddressregister_tb
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /arminstructionaddressregister_tb/uut/IAR_HISTORY_BUFFER
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /arminstructionaddressregister_tb
# ** Note: Testcase : 1: Test des Instruktionsadressregisters, 0 nach Reset und halten des Initialwertes
#    Time: 1025 ns  Iteration: 0  Instance: /arminstructionaddressregister_tb
# ** Note: Testcase 1 korrekt.
#    Time: 1175 ns  Iteration: 0  Instance: /arminstructionaddressregister_tb
# ** Note: --------------------------------------------------------------------------------
#    Time: 1175 ns  Iteration: 0  Instance: /arminstructionaddressregister_tb
# ** Note: --------------------------------------------------------------------------------
#    Time: 1175 ns  Iteration: 0  Instance: /arminstructionaddressregister_tb
# ** Note: --------------------------------------------------------------------------------
#    Time: 1175 ns  Iteration: 0  Instance: /arminstructionaddressregister_tb
# ** Note: Testcase : 2: Test des Instruktionsadressregisters, inkrementieren
#    Time: 1175 ns  Iteration: 0  Instance: /arminstructionaddressregister_tb
# ** Note: Testcase 2 korrekt.
#    Time: 1475 ns  Iteration: 0  Instance: /arminstructionaddressregister_tb
# ** Note: --------------------------------------------------------------------------------
#    Time: 1475 ns  Iteration: 0  Instance: /arminstructionaddressregister_tb
# ** Note: --------------------------------------------------------------------------------
#    Time: 1475 ns  Iteration: 0  Instance: /arminstructionaddressregister_tb
# ** Note: --------------------------------------------------------------------------------
#    Time: 1475 ns  Iteration: 0  Instance: /arminstructionaddressregister_tb
# ** Note: Testcase : 3: Test des Instruktionsadressregisters, laden
#    Time: 1475 ns  Iteration: 0  Instance: /arminstructionaddressregister_tb
# ** Note: Testcase 3 korrekt.
#    Time: 1675 ns  Iteration: 0  Instance: /arminstructionaddressregister_tb
# ** Note: --------------------------------------------------------------------------------
#    Time: 1675 ns  Iteration: 0  Instance: /arminstructionaddressregister_tb
# ** Note: --------------------------------------------------------------------------------
#    Time: 1675 ns  Iteration: 0  Instance: /arminstructionaddressregister_tb
# ** Note: --------------------------------------------------------------------------------
#    Time: 1675 ns  Iteration: 0  Instance: /arminstructionaddressregister_tb
# ** Note: Testcase : 4: Test des Instruktionsadressregisters, gleichzeitiges Inkrementieren und Laden, Laden ist priorisiert.
#    Time: 1675 ns  Iteration: 0  Instance: /arminstructionaddressregister_tb
# ** Note: Testcase 4 korrekt.
#    Time: 1875 ns  Iteration: 0  Instance: /arminstructionaddressregister_tb
# ** Note: --------------------------------------------------------------------------------
#    Time: 1875 ns  Iteration: 0  Instance: /arminstructionaddressregister_tb
# ** Note: --------------------------------------------------------------------------------
#    Time: 1875 ns  Iteration: 0  Instance: /arminstructionaddressregister_tb
# ** Note: --------------------------------------------------------------------------------
#    Time: 1875 ns  Iteration: 0  Instance: /arminstructionaddressregister_tb
# ** Note: Testcase : 5: Test des Instruktionsadressregisters, Puffern und Rekonstruieren von Adressen. Schreibzugriffe erfolgen synchron, lesen mit IAR_REVOKE = 1 und verschiedenen Werten fuer HISTORY_ID erfolgt asynchron
#    Time: 1875 ns  Iteration: 0  Instance: /arminstructionaddressregister_tb
# ** Note: Testcase 5 korrekt.
#    Time: 2575 ns  Iteration: 0  Instance: /arminstructionaddressregister_tb
# ** Note: --------------------------------------------------------------------------------
#    Time: 2575 ns  Iteration: 0  Instance: /arminstructionaddressregister_tb
# ** Note: --------------------------------------------------------------------------------
#    Time: 2575 ns  Iteration: 0  Instance: /arminstructionaddressregister_tb
# ** Note: --------------------------------------------------------------------------------
#    Time: 2575 ns  Iteration: 0  Instance: /arminstructionaddressregister_tb
# ** Note: --------------------------------------------------------------------------------
#    Time: 2575 ns  Iteration: 0  Instance: /arminstructionaddressregister_tb
# ** Note: --------------------------------------------------------------------------------
#    Time: 2575 ns  Iteration: 0  Instance: /arminstructionaddressregister_tb
# ** Note: ...Simulation beendet
#    Time: 2575 ns  Iteration: 0  Instance: /arminstructionaddressregister_tb
# ** Note: --------------------------------------------------------------------------------
#    Time: 2575 ns  Iteration: 0  Instance: /arminstructionaddressregister_tb
# ** Note: --------------------------------------------------------------------------------
#    Time: 2575 ns  Iteration: 0  Instance: /arminstructionaddressregister_tb
# ** Note: Testcase 1: 0 Fehler
#    Time: 2575 ns  Iteration: 0  Instance: /arminstructionaddressregister_tb
# ** Note: Testcase 2: 0 Fehler
#    Time: 2575 ns  Iteration: 0  Instance: /arminstructionaddressregister_tb
# ** Note: Testcase 3: 0 Fehler
#    Time: 2575 ns  Iteration: 0  Instance: /arminstructionaddressregister_tb
# ** Note: Testcase 4: 0 Fehler
#    Time: 2575 ns  Iteration: 0  Instance: /arminstructionaddressregister_tb
# ** Note: Testcase 5: 0 Fehler
#    Time: 2575 ns  Iteration: 0  Instance: /arminstructionaddressregister_tb
# ** Note: --------------------------------------------------------------------------------
#    Time: 2575 ns  Iteration: 0  Instance: /arminstructionaddressregister_tb
# ** Note: Errechnung der Punkte:
#    Time: 2575 ns  Iteration: 0  Instance: /arminstructionaddressregister_tb
# ** Note: 	1 Punkt Abzug pro fehlerhaftem Testcase, minimal 0 Punkte, maximal 3 Punkte
#    Time: 2575 ns  Iteration: 0  Instance: /arminstructionaddressregister_tb
# ** Note: erzielte Punkte:
#    Time: 2575 ns  Iteration: 0  Instance: /arminstructionaddressregister_tb
# ** Note: 	IAR: 3/3 Punkte
#    Time: 2575 ns  Iteration: 0  Instance: /arminstructionaddressregister_tb
# ** Note: 	Gesamt: 3/3 Punkte
#    Time: 2575 ns  Iteration: 0  Instance: /arminstructionaddressregister_tb
# ** Note: Funktionstest bestanden
#    Time: 2575 ns  Iteration: 0  Instance: /arminstructionaddressregister_tb
# ** Note: --------------------------------------------------------------------------------
#    Time: 2575 ns  Iteration: 0  Instance: /arminstructionaddressregister_tb
# ** Note: --------------------------------------------------------------------------------
#    Time: 2575 ns  Iteration: 0  Instance: /arminstructionaddressregister_tb
# ** Failure:  EOT (END OF TEST) - Diese Fehlermeldung stoppt den Simulator unabhaengig von tatsaechlich aufgetretenen Fehlern!
#    Time: 2575 ns  Iteration: 0  Process: /arminstructionaddressregister_tb/tb File: ./src/ArmInstructionAddressRegister_tb.vhd
# Break in Process tb at ./src/ArmInstructionAddressRegister_tb.vhd line 333
quit
