Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sun Apr  2 17:36:12 2023
| Host         : NRG-Laptop running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Wrapper_control_sets_placed.rpt
| Design       : Wrapper
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    22 |
|    Minimum number of control sets                        |    22 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    40 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    22 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    20 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              44 |           10 |
| No           | No                    | Yes                    |             187 |          133 |
| No           | Yes                   | No                     |              66 |           18 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             555 |          216 |
| Yes          | Yes                   | No                     |               4 |            1 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------+------------------------------------------------------+----------------------------------+------------------+----------------+--------------+
|    Clock Signal    |                     Enable Signal                    |         Set/Reset Signal         | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------+------------------------------------------------------+----------------------------------+------------------+----------------+--------------+
|  clock_IBUF_BUFG   |                                                      |                                  |                2 |              2 |         1.00 |
|  segmentClock_BUFG | SwitchToSegment/SEG[5]_i_2_n_0                       | SwitchToSegment/SEG[5]_i_1_n_0   |                1 |              4 |         4.00 |
|  clk_BUFG          | RegisterFile/selectWriteReg/q_reg_6                  | reset_IBUF                       |                7 |             32 |         4.57 |
|  clk_BUFG          | RegisterFile/selectWriteReg/q_reg_5                  | reset_IBUF                       |               26 |             32 |         1.23 |
|  clk_BUFG          | RegisterFile/selectWriteReg/q_reg_0                  | reset_IBUF                       |               11 |             32 |         2.91 |
|  clk_BUFG          | RegisterFile/selectWriteReg/q_reg_9                  | reset_IBUF                       |               14 |             32 |         2.29 |
|  clk_BUFG          | RegisterFile/selectWriteReg/q_reg_3                  | reset_IBUF                       |                7 |             32 |         4.57 |
|  clk_BUFG          | RegisterFile/selectWriteReg/q_reg                    | reset_IBUF                       |               28 |             32 |         1.14 |
|  clk_BUFG          | RegisterFile/selectWriteReg/q_reg_2                  | reset_IBUF                       |                9 |             32 |         3.56 |
|  clk_BUFG          | RegisterFile/selectWriteReg/q_reg_10                 | reset_IBUF                       |                6 |             32 |         5.33 |
|  clk_BUFG          | CPU/memoryWritebackLatch/regIR/dffe_reg[27]/q_reg_5  | reset_IBUF                       |                7 |             32 |         4.57 |
|  clk_BUFG          | CPU/memoryWritebackLatch/regIR/dffe_reg[27]/q_reg_8  | reset_IBUF                       |               30 |             32 |         1.07 |
|  clk_BUFG          | CPU/memoryWritebackLatch/regIR/dffe_reg[27]/q_reg_15 | reset_IBUF                       |                9 |             32 |         3.56 |
|  clk_BUFG          | CPU/memoryWritebackLatch/regIR/dffe_reg[27]/q_reg_12 | reset_IBUF                       |               12 |             32 |         2.67 |
|  clk_BUFG          | CPU/memoryWritebackLatch/regIR/dffe_reg[27]/q_reg_13 | reset_IBUF                       |               14 |             32 |         2.29 |
|  clk_BUFG          | CPU/memoryWritebackLatch/regIR/dffe_reg[27]/q_reg_10 | reset_IBUF                       |                7 |             32 |         4.57 |
|  clk_BUFG          | CPU/memoryWritebackLatch/regIR/dffe_reg[27]/q_reg_6  | reset_IBUF                       |                5 |             32 |         6.40 |
|  clock_IBUF_BUFG   |                                                      | mainClockDiv/count[0]_i_1__0_n_0 |                9 |             33 |         3.67 |
|  clock_IBUF_BUFG   |                                                      | segmentClockDiv/clear            |                9 |             33 |         3.67 |
|  segmentClock_BUFG |                                                      |                                  |                8 |             42 |         5.25 |
| ~clk_BUFG          | CPU/fetchDecodeLatch/reg1/dffe_reg[27]/q_reg_1       | reset_IBUF                       |               24 |             75 |         3.12 |
| ~clk_BUFG          |                                                      | reset_IBUF                       |              133 |            187 |         1.41 |
+--------------------+------------------------------------------------------+----------------------------------+------------------+----------------+--------------+


