

================================================================
== Vitis HLS Report for 'sqrt_fixed_33_33_s'
================================================================
* Date:           Tue Mar 22 12:32:11 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        EucHLS
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010i-clg400-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.259 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        7|        7|  70.000 ns|  70.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.86>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%x_read = read i27 @_ssdm_op_Read.ap_auto.i27, i27 %x"   --->   Operation 9 'read' 'x_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sext_ln666 = sext i27 %x_read"   --->   Operation 10 'sext' 'sext_ln666' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%zext_ln666 = zext i32 %sext_ln666"   --->   Operation 11 'zext' 'zext_ln666' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %x_read, i32 26"   --->   Operation 12 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns) (grouped into LUT with out node x_l_I_V_31)   --->   "%select_ln277 = select i1 %tmp, i4 2, i4 15"   --->   Operation 13 'select' 'select_ln277' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns) (grouped into LUT with out node x_l_I_V_31)   --->   "%p_Result_48 = partset i36 @llvm.part.set.i36.i4, i36 %zext_ln666, i4 %select_ln277, i32 30, i32 33"   --->   Operation 14 'partset' 'p_Result_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.12ns) (out node of the LUT)   --->   "%x_l_I_V_31 = select i1 %tmp, i36 %p_Result_48, i36 %zext_ln666"   --->   Operation 15 'select' 'x_l_I_V_31' <Predicate = true> <Delay = 1.12> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.78ns)   --->   "%select_ln239 = select i1 %tmp, i17 32768, i17 0" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:239]   --->   Operation 16 'select' 'select_ln239' <Predicate = true> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.99ns)   --->   "%select_ln443 = select i1 %tmp, i2 2, i2 0"   --->   Operation 17 'select' 'select_ln443' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %select_ln443, i1 1"   --->   Operation 18 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_Result_49 = partselect i5 @_ssdm_op_PartSelect.i5.i36.i32.i32, i36 %x_l_I_V_31, i32 28, i32 32"   --->   Operation 19 'partselect' 'p_Result_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln443 = zext i3 %tmp_2"   --->   Operation 20 'zext' 'zext_ln443' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.36ns)   --->   "%icmp_ln443 = icmp_ult  i5 %p_Result_49, i5 %zext_ln443"   --->   Operation 21 'icmp' 'icmp_ln443' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.50> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (1.78ns)   --->   "%sub_ln212 = sub i5 %p_Result_49, i5 %zext_ln443"   --->   Operation 22 'sub' 'sub_ln212' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_Result_50 = partset i36 @llvm.part.set.i36.i5, i36 %x_l_I_V_31, i5 %sub_ln212, i32 28, i32 32"   --->   Operation 23 'partset' 'p_Result_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_Result_51 = bitset i17 @_ssdm_op_BitSet.i17.i17.i32.i1, i17 %select_ln239, i32 14, i1 1"   --->   Operation 24 'bitset' 'p_Result_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.12ns)   --->   "%x_l_I_V_32 = select i1 %icmp_ln443, i36 %x_l_I_V_31, i36 %p_Result_50"   --->   Operation 25 'select' 'x_l_I_V_32' <Predicate = true> <Delay = 1.12> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.78ns)   --->   "%res_I_V_31 = select i1 %icmp_ln443, i17 %select_ln239, i17 %p_Result_51"   --->   Operation 26 'select' 'res_I_V_31' <Predicate = true> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_Result_8 = partselect i4 @_ssdm_op_PartSelect.i4.i17.i32.i32, i17 %res_I_V_31, i32 13, i32 16"   --->   Operation 27 'partselect' 'p_Result_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %p_Result_8, i1 1"   --->   Operation 28 'bitconcatenate' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%p_Result_52 = partselect i6 @_ssdm_op_PartSelect.i6.i36.i32.i32, i36 %x_l_I_V_32, i32 26, i32 31"   --->   Operation 29 'partselect' 'p_Result_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln443_1 = zext i5 %tmp_3"   --->   Operation 30 'zext' 'zext_ln443_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.42ns)   --->   "%icmp_ln443_1 = icmp_ult  i6 %p_Result_52, i6 %zext_ln443_1"   --->   Operation 31 'icmp' 'icmp_ln443_1' <Predicate = true> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.50> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (1.82ns)   --->   "%sub_ln212_1 = sub i6 %p_Result_52, i6 %zext_ln443_1"   --->   Operation 32 'sub' 'sub_ln212_1' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 6.04>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%p_Result_53 = partset i36 @llvm.part.set.i36.i6, i36 %x_l_I_V_32, i6 %sub_ln212_1, i32 26, i32 31"   --->   Operation 33 'partset' 'p_Result_53' <Predicate = (!icmp_ln443_1)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%p_Result_54 = bitset i17 @_ssdm_op_BitSet.i17.i17.i32.i1, i17 %res_I_V_31, i32 13, i1 1"   --->   Operation 34 'bitset' 'p_Result_54' <Predicate = (!icmp_ln443_1)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (1.12ns)   --->   "%x_l_I_V_33 = select i1 %icmp_ln443_1, i36 %x_l_I_V_32, i36 %p_Result_53"   --->   Operation 35 'select' 'x_l_I_V_33' <Predicate = true> <Delay = 1.12> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.78ns)   --->   "%res_I_V_32 = select i1 %icmp_ln443_1, i17 %res_I_V_31, i17 %p_Result_54"   --->   Operation 36 'select' 'res_I_V_32' <Predicate = true> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%p_Result_s = partselect i5 @_ssdm_op_PartSelect.i5.i17.i32.i32, i17 %res_I_V_32, i32 12, i32 16"   --->   Operation 37 'partselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %p_Result_s, i1 1"   --->   Operation 38 'bitconcatenate' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%p_Result_55 = partselect i7 @_ssdm_op_PartSelect.i7.i36.i32.i32, i36 %x_l_I_V_33, i32 24, i32 30"   --->   Operation 39 'partselect' 'p_Result_55' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln443_2 = zext i6 %tmp_4"   --->   Operation 40 'zext' 'zext_ln443_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (1.48ns)   --->   "%icmp_ln443_2 = icmp_ult  i7 %p_Result_55, i7 %zext_ln443_2"   --->   Operation 41 'icmp' 'icmp_ln443_2' <Predicate = true> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.50> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (1.87ns)   --->   "%sub_ln212_2 = sub i7 %p_Result_55, i7 %zext_ln443_2"   --->   Operation 42 'sub' 'sub_ln212_2' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%p_Result_56 = partset i36 @llvm.part.set.i36.i7, i36 %x_l_I_V_33, i7 %sub_ln212_2, i32 24, i32 30"   --->   Operation 43 'partset' 'p_Result_56' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%p_Result_57 = bitset i17 @_ssdm_op_BitSet.i17.i17.i32.i1, i17 %res_I_V_32, i32 12, i1 1"   --->   Operation 44 'bitset' 'p_Result_57' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (1.12ns)   --->   "%x_l_I_V_34 = select i1 %icmp_ln443_2, i36 %x_l_I_V_33, i36 %p_Result_56"   --->   Operation 45 'select' 'x_l_I_V_34' <Predicate = true> <Delay = 1.12> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.78ns)   --->   "%res_I_V_33 = select i1 %icmp_ln443_2, i17 %res_I_V_32, i17 %p_Result_57"   --->   Operation 46 'select' 'res_I_V_33' <Predicate = true> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%p_Result_5 = partselect i6 @_ssdm_op_PartSelect.i6.i17.i32.i32, i17 %res_I_V_33, i32 11, i32 16"   --->   Operation 47 'partselect' 'p_Result_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %p_Result_5, i1 1"   --->   Operation 48 'bitconcatenate' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%p_Result_58 = partselect i8 @_ssdm_op_PartSelect.i8.i36.i32.i32, i36 %x_l_I_V_34, i32 22, i32 29"   --->   Operation 49 'partselect' 'p_Result_58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln443_3 = zext i7 %tmp_5"   --->   Operation 50 'zext' 'zext_ln443_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (1.55ns)   --->   "%icmp_ln443_3 = icmp_ult  i8 %p_Result_58, i8 %zext_ln443_3"   --->   Operation 51 'icmp' 'icmp_ln443_3' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.50> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (1.91ns)   --->   "%sub_ln212_3 = sub i8 %p_Result_58, i8 %zext_ln443_3"   --->   Operation 52 'sub' 'sub_ln212_3' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 5.85>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%p_Result_59 = partset i36 @llvm.part.set.i36.i8, i36 %x_l_I_V_34, i8 %sub_ln212_3, i32 22, i32 29"   --->   Operation 53 'partset' 'p_Result_59' <Predicate = (!icmp_ln443_3)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%p_Result_60 = bitset i17 @_ssdm_op_BitSet.i17.i17.i32.i1, i17 %res_I_V_33, i32 11, i1 1"   --->   Operation 54 'bitset' 'p_Result_60' <Predicate = (!icmp_ln443_3)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (1.12ns)   --->   "%x_l_I_V_35 = select i1 %icmp_ln443_3, i36 %x_l_I_V_34, i36 %p_Result_59"   --->   Operation 55 'select' 'x_l_I_V_35' <Predicate = true> <Delay = 1.12> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.78ns)   --->   "%res_I_V_34 = select i1 %icmp_ln443_3, i17 %res_I_V_33, i17 %p_Result_60"   --->   Operation 56 'select' 'res_I_V_34' <Predicate = true> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%p_Result_10 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %res_I_V_34, i32 10, i32 16"   --->   Operation 57 'partselect' 'p_Result_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %p_Result_10, i1 1"   --->   Operation 58 'bitconcatenate' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%p_Result_61 = partselect i9 @_ssdm_op_PartSelect.i9.i36.i32.i32, i36 %x_l_I_V_35, i32 20, i32 28"   --->   Operation 59 'partselect' 'p_Result_61' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln443_4 = zext i8 %tmp_6"   --->   Operation 60 'zext' 'zext_ln443_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (1.66ns)   --->   "%icmp_ln443_4 = icmp_ult  i9 %p_Result_61, i9 %zext_ln443_4"   --->   Operation 61 'icmp' 'icmp_ln443_4' <Predicate = true> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.50> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (1.82ns)   --->   "%sub_ln212_4 = sub i9 %p_Result_61, i9 %zext_ln443_4"   --->   Operation 62 'sub' 'sub_ln212_4' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%p_Result_62 = partset i36 @llvm.part.set.i36.i9, i36 %x_l_I_V_35, i9 %sub_ln212_4, i32 20, i32 28"   --->   Operation 63 'partset' 'p_Result_62' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%p_Result_63 = bitset i17 @_ssdm_op_BitSet.i17.i17.i32.i1, i17 %res_I_V_34, i32 10, i1 1"   --->   Operation 64 'bitset' 'p_Result_63' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (1.12ns)   --->   "%x_l_I_V = select i1 %icmp_ln443_4, i36 %x_l_I_V_35, i36 %p_Result_62"   --->   Operation 65 'select' 'x_l_I_V' <Predicate = true> <Delay = 1.12> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.78ns)   --->   "%res_I_V_35 = select i1 %icmp_ln443_4, i17 %res_I_V_34, i17 %p_Result_63"   --->   Operation 66 'select' 'res_I_V_35' <Predicate = true> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%p_Result_14 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %res_I_V_35, i32 9, i32 16"   --->   Operation 67 'partselect' 'p_Result_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_7 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_Result_14, i1 1"   --->   Operation 68 'bitconcatenate' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%p_Result_64 = partselect i10 @_ssdm_op_PartSelect.i10.i36.i32.i32, i36 %x_l_I_V, i32 18, i32 27"   --->   Operation 69 'partselect' 'p_Result_64' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln443_5 = zext i9 %tmp_7"   --->   Operation 70 'zext' 'zext_ln443_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (1.77ns)   --->   "%icmp_ln443_5 = icmp_ult  i10 %p_Result_64, i10 %zext_ln443_5"   --->   Operation 71 'icmp' 'icmp_ln443_5' <Predicate = true> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.50> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (1.73ns)   --->   "%sub_ln212_5 = sub i10 %p_Result_64, i10 %zext_ln443_5"   --->   Operation 72 'sub' 'sub_ln212_5' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.25>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%p_Result_65 = partset i36 @llvm.part.set.i36.i10, i36 %x_l_I_V, i10 %sub_ln212_5, i32 18, i32 27"   --->   Operation 73 'partset' 'p_Result_65' <Predicate = (!icmp_ln443_5)> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%p_Result_66 = bitset i17 @_ssdm_op_BitSet.i17.i17.i32.i1, i17 %res_I_V_35, i32 9, i1 1"   --->   Operation 74 'bitset' 'p_Result_66' <Predicate = (!icmp_ln443_5)> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (1.12ns)   --->   "%x_l_I_V_36 = select i1 %icmp_ln443_5, i36 %x_l_I_V, i36 %p_Result_65"   --->   Operation 75 'select' 'x_l_I_V_36' <Predicate = true> <Delay = 1.12> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 76 [1/1] (0.78ns)   --->   "%res_I_V = select i1 %icmp_ln443_5, i17 %res_I_V_35, i17 %p_Result_66"   --->   Operation 76 'select' 'res_I_V' <Predicate = true> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%p_Result_18 = partselect i9 @_ssdm_op_PartSelect.i9.i17.i32.i32, i17 %res_I_V, i32 8, i32 16"   --->   Operation 77 'partselect' 'p_Result_18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_8 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %p_Result_18, i1 1"   --->   Operation 78 'bitconcatenate' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%p_Result_67 = partselect i11 @_ssdm_op_PartSelect.i11.i36.i32.i32, i36 %x_l_I_V_36, i32 16, i32 26"   --->   Operation 79 'partselect' 'p_Result_67' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln443_6 = zext i10 %tmp_8"   --->   Operation 80 'zext' 'zext_ln443_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (1.88ns)   --->   "%icmp_ln443_6 = icmp_ult  i11 %p_Result_67, i11 %zext_ln443_6"   --->   Operation 81 'icmp' 'icmp_ln443_6' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.50> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 82 [1/1] (1.63ns)   --->   "%sub_ln212_6 = sub i11 %p_Result_67, i11 %zext_ln443_6"   --->   Operation 82 'sub' 'sub_ln212_6' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%p_Result_68 = partset i36 @llvm.part.set.i36.i11, i36 %x_l_I_V_36, i11 %sub_ln212_6, i32 16, i32 26"   --->   Operation 83 'partset' 'p_Result_68' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%p_Result_69 = bitset i17 @_ssdm_op_BitSet.i17.i17.i32.i1, i17 %res_I_V, i32 8, i1 1"   --->   Operation 84 'bitset' 'p_Result_69' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (1.12ns)   --->   "%x_l_I_V_37 = select i1 %icmp_ln443_6, i36 %x_l_I_V_36, i36 %p_Result_68"   --->   Operation 85 'select' 'x_l_I_V_37' <Predicate = true> <Delay = 1.12> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 86 [1/1] (0.78ns)   --->   "%res_I_V_36 = select i1 %icmp_ln443_6, i17 %res_I_V, i17 %p_Result_69"   --->   Operation 86 'select' 'res_I_V_36' <Predicate = true> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%p_Result_21 = partselect i10 @_ssdm_op_PartSelect.i10.i17.i32.i32, i17 %res_I_V_36, i32 7, i32 16"   --->   Operation 87 'partselect' 'p_Result_21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_9 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %p_Result_21, i1 1"   --->   Operation 88 'bitconcatenate' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%p_Result_70 = partselect i12 @_ssdm_op_PartSelect.i12.i36.i32.i32, i36 %x_l_I_V_37, i32 14, i32 25"   --->   Operation 89 'partselect' 'p_Result_70' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln443_7 = zext i11 %tmp_9"   --->   Operation 90 'zext' 'zext_ln443_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (1.99ns)   --->   "%icmp_ln443_7 = icmp_ult  i12 %p_Result_70, i12 %zext_ln443_7"   --->   Operation 91 'icmp' 'icmp_ln443_7' <Predicate = true> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.50> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 92 [1/1] (1.54ns)   --->   "%sub_ln212_7 = sub i12 %p_Result_70, i12 %zext_ln443_7"   --->   Operation 92 'sub' 'sub_ln212_7' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%p_Result_71 = partset i36 @llvm.part.set.i36.i12, i36 %x_l_I_V_37, i12 %sub_ln212_7, i32 14, i32 25"   --->   Operation 93 'partset' 'p_Result_71' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%p_Result_72 = bitset i17 @_ssdm_op_BitSet.i17.i17.i32.i1, i17 %res_I_V_36, i32 7, i1 1"   --->   Operation 94 'bitset' 'p_Result_72' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (1.12ns)   --->   "%x_l_I_V_38 = select i1 %icmp_ln443_7, i36 %x_l_I_V_37, i36 %p_Result_71"   --->   Operation 95 'select' 'x_l_I_V_38' <Predicate = true> <Delay = 1.12> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 96 [1/1] (0.78ns)   --->   "%res_I_V_37 = select i1 %icmp_ln443_7, i17 %res_I_V_36, i17 %p_Result_72"   --->   Operation 96 'select' 'res_I_V_37' <Predicate = true> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%p_Result_24 = partselect i11 @_ssdm_op_PartSelect.i11.i17.i32.i32, i17 %res_I_V_37, i32 6, i32 16"   --->   Operation 97 'partselect' 'p_Result_24' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%p_Result_73 = partselect i13 @_ssdm_op_PartSelect.i13.i36.i32.i32, i36 %x_l_I_V_38, i32 12, i32 24"   --->   Operation 98 'partselect' 'p_Result_73' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 6.56>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i11.i1, i11 %p_Result_24, i1 1"   --->   Operation 99 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln443_8 = zext i12 %tmp_s"   --->   Operation 100 'zext' 'zext_ln443_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (2.09ns)   --->   "%icmp_ln443_8 = icmp_ult  i13 %p_Result_73, i13 %zext_ln443_8"   --->   Operation 101 'icmp' 'icmp_ln443_8' <Predicate = true> <Delay = 2.09> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.50> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 102 [1/1] (1.67ns)   --->   "%sub_ln212_8 = sub i13 %p_Result_73, i13 %zext_ln443_8"   --->   Operation 102 'sub' 'sub_ln212_8' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%p_Result_74 = partset i36 @llvm.part.set.i36.i13, i36 %x_l_I_V_38, i13 %sub_ln212_8, i32 12, i32 24"   --->   Operation 103 'partset' 'p_Result_74' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%p_Result_75 = bitset i17 @_ssdm_op_BitSet.i17.i17.i32.i1, i17 %res_I_V_37, i32 6, i1 1"   --->   Operation 104 'bitset' 'p_Result_75' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 105 [1/1] (1.12ns)   --->   "%x_l_I_V_39 = select i1 %icmp_ln443_8, i36 %x_l_I_V_38, i36 %p_Result_74"   --->   Operation 105 'select' 'x_l_I_V_39' <Predicate = true> <Delay = 1.12> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 106 [1/1] (0.78ns)   --->   "%res_I_V_38 = select i1 %icmp_ln443_8, i17 %res_I_V_37, i17 %p_Result_75"   --->   Operation 106 'select' 'res_I_V_38' <Predicate = true> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%p_Result_27 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %res_I_V_38, i32 5, i32 16"   --->   Operation 107 'partselect' 'p_Result_27' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i12.i1, i12 %p_Result_27, i1 1"   --->   Operation 108 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%p_Result_76 = partselect i14 @_ssdm_op_PartSelect.i14.i36.i32.i32, i36 %x_l_I_V_39, i32 10, i32 23"   --->   Operation 109 'partselect' 'p_Result_76' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln443_9 = zext i13 %tmp_1"   --->   Operation 110 'zext' 'zext_ln443_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 111 [1/1] (2.20ns)   --->   "%icmp_ln443_9 = icmp_ult  i14 %p_Result_76, i14 %zext_ln443_9"   --->   Operation 111 'icmp' 'icmp_ln443_9' <Predicate = true> <Delay = 2.20> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.50> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 112 [1/1] (1.81ns)   --->   "%sub_ln212_9 = sub i14 %p_Result_76, i14 %zext_ln443_9"   --->   Operation 112 'sub' 'sub_ln212_9' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 113 [1/1] (0.00ns)   --->   "%p_Result_77 = partset i36 @llvm.part.set.i36.i14, i36 %x_l_I_V_39, i14 %sub_ln212_9, i32 10, i32 23"   --->   Operation 113 'partset' 'p_Result_77' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "%p_Result_78 = bitset i17 @_ssdm_op_BitSet.i17.i17.i32.i1, i17 %res_I_V_38, i32 5, i1 1"   --->   Operation 114 'bitset' 'p_Result_78' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 115 [1/1] (1.12ns)   --->   "%x_l_I_V_40 = select i1 %icmp_ln443_9, i36 %x_l_I_V_39, i36 %p_Result_77"   --->   Operation 115 'select' 'x_l_I_V_40' <Predicate = true> <Delay = 1.12> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 116 [1/1] (0.78ns)   --->   "%res_I_V_39 = select i1 %icmp_ln443_9, i17 %res_I_V_38, i17 %p_Result_78"   --->   Operation 116 'select' 'res_I_V_39' <Predicate = true> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 117 [1/1] (0.00ns)   --->   "%p_Result_30 = partselect i13 @_ssdm_op_PartSelect.i13.i17.i32.i32, i17 %res_I_V_39, i32 4, i32 16"   --->   Operation 117 'partselect' 'p_Result_30' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 118 [1/1] (0.00ns)   --->   "%p_Result_79 = partselect i15 @_ssdm_op_PartSelect.i15.i36.i32.i32, i36 %x_l_I_V_40, i32 8, i32 22"   --->   Operation 118 'partselect' 'p_Result_79' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 7.00>
ST_6 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_10 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i13.i1, i13 %p_Result_30, i1 1"   --->   Operation 119 'bitconcatenate' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln443_10 = zext i14 %tmp_10"   --->   Operation 120 'zext' 'zext_ln443_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 121 [1/1] (2.31ns)   --->   "%icmp_ln443_10 = icmp_ult  i15 %p_Result_79, i15 %zext_ln443_10"   --->   Operation 121 'icmp' 'icmp_ln443_10' <Predicate = true> <Delay = 2.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.50> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 122 [1/1] (1.94ns)   --->   "%sub_ln212_10 = sub i15 %p_Result_79, i15 %zext_ln443_10"   --->   Operation 122 'sub' 'sub_ln212_10' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 123 [1/1] (0.00ns)   --->   "%p_Result_80 = partset i36 @llvm.part.set.i36.i15, i36 %x_l_I_V_40, i15 %sub_ln212_10, i32 8, i32 22"   --->   Operation 123 'partset' 'p_Result_80' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 124 [1/1] (0.00ns)   --->   "%p_Result_81 = bitset i17 @_ssdm_op_BitSet.i17.i17.i32.i1, i17 %res_I_V_39, i32 4, i1 1"   --->   Operation 124 'bitset' 'p_Result_81' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 125 [1/1] (1.12ns)   --->   "%x_l_I_V_41 = select i1 %icmp_ln443_10, i36 %x_l_I_V_40, i36 %p_Result_80"   --->   Operation 125 'select' 'x_l_I_V_41' <Predicate = true> <Delay = 1.12> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 126 [1/1] (0.78ns)   --->   "%res_I_V_40 = select i1 %icmp_ln443_10, i17 %res_I_V_39, i17 %p_Result_81"   --->   Operation 126 'select' 'res_I_V_40' <Predicate = true> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 127 [1/1] (0.00ns)   --->   "%p_Result_33 = partselect i14 @_ssdm_op_PartSelect.i14.i17.i32.i32, i17 %res_I_V_40, i32 3, i32 16"   --->   Operation 127 'partselect' 'p_Result_33' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_11 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i14.i1, i14 %p_Result_33, i1 1"   --->   Operation 128 'bitconcatenate' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 129 [1/1] (0.00ns)   --->   "%p_Result_82 = partselect i16 @_ssdm_op_PartSelect.i16.i36.i32.i32, i36 %x_l_I_V_41, i32 6, i32 21"   --->   Operation 129 'partselect' 'p_Result_82' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 130 [1/1] (0.00ns)   --->   "%zext_ln443_11 = zext i15 %tmp_11"   --->   Operation 130 'zext' 'zext_ln443_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 131 [1/1] (2.42ns)   --->   "%icmp_ln443_11 = icmp_ult  i16 %p_Result_82, i16 %zext_ln443_11"   --->   Operation 131 'icmp' 'icmp_ln443_11' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.50> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 132 [1/1] (2.07ns)   --->   "%sub_ln212_11 = sub i16 %p_Result_82, i16 %zext_ln443_11"   --->   Operation 132 'sub' 'sub_ln212_11' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 133 [1/1] (0.00ns)   --->   "%p_Result_83 = partset i36 @llvm.part.set.i36.i16, i36 %x_l_I_V_41, i16 %sub_ln212_11, i32 6, i32 21"   --->   Operation 133 'partset' 'p_Result_83' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 134 [1/1] (0.00ns)   --->   "%p_Result_84 = bitset i17 @_ssdm_op_BitSet.i17.i17.i32.i1, i17 %res_I_V_40, i32 3, i1 1"   --->   Operation 134 'bitset' 'p_Result_84' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 135 [1/1] (1.12ns)   --->   "%x_l_I_V_42 = select i1 %icmp_ln443_11, i36 %x_l_I_V_41, i36 %p_Result_83"   --->   Operation 135 'select' 'x_l_I_V_42' <Predicate = true> <Delay = 1.12> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 136 [1/1] (0.78ns)   --->   "%res_I_V_41 = select i1 %icmp_ln443_11, i17 %res_I_V_40, i17 %p_Result_84"   --->   Operation 136 'select' 'res_I_V_41' <Predicate = true> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 137 [1/1] (0.00ns)   --->   "%p_Result_36 = partselect i15 @_ssdm_op_PartSelect.i15.i17.i32.i32, i17 %res_I_V_41, i32 2, i32 16"   --->   Operation 137 'partselect' 'p_Result_36' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 138 [1/1] (0.00ns)   --->   "%p_Result_85 = partselect i17 @_ssdm_op_PartSelect.i17.i36.i32.i32, i36 %x_l_I_V_42, i32 4, i32 20"   --->   Operation 138 'partselect' 'p_Result_85' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 7.12>
ST_7 : Operation 139 [1/1] (0.00ns)   --->   "%tmp_12 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i15.i1, i15 %p_Result_36, i1 1"   --->   Operation 139 'bitconcatenate' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 140 [1/1] (0.00ns)   --->   "%zext_ln443_12 = zext i16 %tmp_12"   --->   Operation 140 'zext' 'zext_ln443_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 141 [1/1] (2.43ns)   --->   "%icmp_ln443_12 = icmp_ult  i17 %p_Result_85, i17 %zext_ln443_12"   --->   Operation 141 'icmp' 'icmp_ln443_12' <Predicate = true> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.50> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 142 [1/1] (2.10ns)   --->   "%sub_ln212_12 = sub i17 %p_Result_85, i17 %zext_ln443_12"   --->   Operation 142 'sub' 'sub_ln212_12' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 143 [1/1] (0.00ns)   --->   "%p_Result_86 = partset i36 @llvm.part.set.i36.i17, i36 %x_l_I_V_42, i17 %sub_ln212_12, i32 4, i32 20"   --->   Operation 143 'partset' 'p_Result_86' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 144 [1/1] (0.00ns)   --->   "%p_Result_87 = bitset i17 @_ssdm_op_BitSet.i17.i17.i32.i1, i17 %res_I_V_41, i32 2, i1 1"   --->   Operation 144 'bitset' 'p_Result_87' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 145 [1/1] (1.12ns)   --->   "%x_l_I_V_43 = select i1 %icmp_ln443_12, i36 %x_l_I_V_42, i36 %p_Result_86"   --->   Operation 145 'select' 'x_l_I_V_43' <Predicate = true> <Delay = 1.12> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 146 [1/1] (0.78ns)   --->   "%res_I_V_42 = select i1 %icmp_ln443_12, i17 %res_I_V_41, i17 %p_Result_87"   --->   Operation 146 'select' 'res_I_V_42' <Predicate = true> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 147 [1/1] (0.00ns)   --->   "%p_Result_39 = partselect i16 @_ssdm_op_PartSelect.i16.i17.i32.i32, i17 %res_I_V_42, i32 1, i32 16"   --->   Operation 147 'partselect' 'p_Result_39' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 148 [1/1] (0.00ns)   --->   "%tmp_13 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_Result_39, i1 1"   --->   Operation 148 'bitconcatenate' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 149 [1/1] (0.00ns)   --->   "%p_Result_88 = partselect i18 @_ssdm_op_PartSelect.i18.i36.i32.i32, i36 %x_l_I_V_43, i32 2, i32 19"   --->   Operation 149 'partselect' 'p_Result_88' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 150 [1/1] (0.00ns)   --->   "%zext_ln443_13 = zext i17 %tmp_13"   --->   Operation 150 'zext' 'zext_ln443_13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 151 [1/1] (2.43ns)   --->   "%icmp_ln443_13 = icmp_ult  i18 %p_Result_88, i18 %zext_ln443_13"   --->   Operation 151 'icmp' 'icmp_ln443_13' <Predicate = true> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.50> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 152 [1/1] (2.13ns)   --->   "%sub_ln212_13 = sub i18 %p_Result_88, i18 %zext_ln443_13"   --->   Operation 152 'sub' 'sub_ln212_13' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 153 [1/1] (0.00ns)   --->   "%p_Result_89 = partset i36 @llvm.part.set.i36.i18, i36 %x_l_I_V_43, i18 %sub_ln212_13, i32 2, i32 19"   --->   Operation 153 'partset' 'p_Result_89' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 154 [1/1] (0.00ns)   --->   "%p_Result_90 = bitset i17 @_ssdm_op_BitSet.i17.i17.i32.i1, i17 %res_I_V_42, i32 1, i1 1"   --->   Operation 154 'bitset' 'p_Result_90' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 155 [1/1] (1.12ns)   --->   "%x_l_I_V_44 = select i1 %icmp_ln443_13, i36 %x_l_I_V_43, i36 %p_Result_89"   --->   Operation 155 'select' 'x_l_I_V_44' <Predicate = true> <Delay = 1.12> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 156 [1/1] (0.78ns)   --->   "%res_I_V_43 = select i1 %icmp_ln443_13, i17 %res_I_V_42, i17 %p_Result_90"   --->   Operation 156 'select' 'res_I_V_43' <Predicate = true> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 157 [1/1] (0.00ns)   --->   "%p_Result_91 = trunc i36 %x_l_I_V_44"   --->   Operation 157 'trunc' 'p_Result_91' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 6.50>
ST_8 : Operation 158 [1/1] (0.00ns)   --->   "%specpipeline_ln42 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:42]   --->   Operation 158 'specpipeline' 'specpipeline_ln42' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 159 [1/1] (0.00ns)   --->   "%tmp_14 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i17.i1, i17 %res_I_V_43, i1 1"   --->   Operation 159 'bitconcatenate' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 160 [1/1] (0.00ns)   --->   "%zext_ln443_14 = zext i18 %tmp_14"   --->   Operation 160 'zext' 'zext_ln443_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 161 [1/1] (2.43ns)   --->   "%icmp_ln443_14 = icmp_ult  i19 %p_Result_91, i19 %zext_ln443_14"   --->   Operation 161 'icmp' 'icmp_ln443_14' <Predicate = true> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.50> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 162 [1/1] (2.16ns)   --->   "%sub_ln212_14 = sub i19 %p_Result_91, i19 %zext_ln443_14"   --->   Operation 162 'sub' 'sub_ln212_14' <Predicate = true> <Delay = 2.16> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s_56)   --->   "%p_Result_92 = partset i36 @llvm.part.set.i36.i19, i36 %x_l_I_V_44, i19 %sub_ln212_14, i32 0, i32 18"   --->   Operation 163 'partset' 'p_Result_92' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 164 [1/1] (0.00ns)   --->   "%p_Result_93 = bitset i17 @_ssdm_op_BitSet.i17.i17.i32.i1, i17 %res_I_V_43, i32 0, i1 1"   --->   Operation 164 'bitset' 'p_Result_93' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s_56)   --->   "%x_l_I_V_45 = select i1 %icmp_ln443_14, i36 %x_l_I_V_44, i36 %p_Result_92"   --->   Operation 165 'select' 'x_l_I_V_45' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 166 [1/1] (0.78ns)   --->   "%res_I_V_44 = select i1 %icmp_ln443_14, i17 %res_I_V_43, i17 %p_Result_93"   --->   Operation 166 'select' 'res_I_V_44' <Predicate = true> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s_56)   --->   "%mul_I_V = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i17.i17, i17 0, i17 %res_I_V_44"   --->   Operation 167 'bitconcatenate' 'mul_I_V' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s_56)   --->   "%zext_ln671 = zext i34 %mul_I_V"   --->   Operation 168 'zext' 'zext_ln671' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 169 [1/1] (2.50ns) (out node of the LUT)   --->   "%p_Result_s_56 = icmp_ugt  i36 %x_l_I_V_45, i36 %zext_ln671"   --->   Operation 169 'icmp' 'p_Result_s_56' <Predicate = true> <Delay = 2.50> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.50> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 170 [1/1] (2.10ns)   --->   "%res_I_V_29 = add i17 %res_I_V_44, i17 1"   --->   Operation 170 'add' 'res_I_V_29' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 171 [1/1] (0.78ns)   --->   "%res_I_V_45 = select i1 %p_Result_s_56, i17 %res_I_V_29, i17 %res_I_V_44" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:363]   --->   Operation 171 'select' 'res_I_V_45' <Predicate = true> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 172 [1/1] (0.00ns)   --->   "%ret_ln372 = ret i17 %res_I_V_45" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:372]   --->   Operation 172 'ret' 'ret_ln372' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 5.86ns
The critical path consists of the following:
	wire read operation ('x_read') on port 'x' [2]  (0 ns)
	'select' operation ('x_l_I.V') [9]  (1.13 ns)
	'sub' operation ('sub_ln212') [16]  (1.78 ns)
	'select' operation ('x_l_I.V') [19]  (1.13 ns)
	'sub' operation ('sub_ln212_1') [26]  (1.83 ns)

 <State 2>: 6.04ns
The critical path consists of the following:
	'select' operation ('x_l_I.V') [29]  (1.13 ns)
	'sub' operation ('sub_ln212_2') [36]  (1.87 ns)
	'select' operation ('x_l_I.V') [39]  (1.13 ns)
	'sub' operation ('sub_ln212_3') [46]  (1.92 ns)

 <State 3>: 5.85ns
The critical path consists of the following:
	'select' operation ('x_l_I.V') [49]  (1.13 ns)
	'sub' operation ('sub_ln212_4') [56]  (1.82 ns)
	'select' operation ('x_l_I.V') [59]  (1.13 ns)
	'icmp' operation ('icmp_ln443_5') [65]  (1.77 ns)

 <State 4>: 7.26ns
The critical path consists of the following:
	'select' operation ('x_l_I.V') [69]  (1.13 ns)
	'icmp' operation ('icmp_ln443_6') [75]  (1.88 ns)
	'select' operation ('x_l_I.V') [79]  (1.13 ns)
	'icmp' operation ('icmp_ln443_7') [85]  (1.99 ns)
	'select' operation ('x_l_I.V') [89]  (1.13 ns)

 <State 5>: 6.57ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln443_8') [95]  (2.1 ns)
	'select' operation ('x_l_I.V') [99]  (1.13 ns)
	'icmp' operation ('icmp_ln443_9') [105]  (2.21 ns)
	'select' operation ('x_l_I.V') [109]  (1.13 ns)

 <State 6>: 7.01ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln443_10') [115]  (2.32 ns)
	'select' operation ('x_l_I.V') [119]  (1.13 ns)
	'icmp' operation ('icmp_ln443_11') [125]  (2.43 ns)
	'select' operation ('x_l_I.V') [129]  (1.13 ns)

 <State 7>: 7.13ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln443_12') [135]  (2.43 ns)
	'select' operation ('x_l_I.V') [139]  (1.13 ns)
	'icmp' operation ('icmp_ln443_13') [145]  (2.43 ns)
	'select' operation ('x_l_I.V') [149]  (1.13 ns)

 <State 8>: 6.5ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln443_14') [154]  (2.44 ns)
	'select' operation ('res_I.V') [159]  (0.781 ns)
	'icmp' operation ('__Result__') [162]  (2.5 ns)
	'select' operation ('res_I.V', r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:363) [164]  (0.781 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
