 
################################################################################
##
## (c) Copyright 2010-2014 Xilinx, Inc. All rights reserved.
##
## This file contains confidential and proprietary information
## of Xilinx, Inc. and is protected under U.S. and
## international copyright and other intellectual property
## laws.
##
## DISCLAIMER
## This disclaimer is not a license and does not grant any
## rights to the materials distributed herewith. Except as
## otherwise provided in a valid license issued to you by
## Xilinx, and to the maximum extent permitted by applicable
## law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
## WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
## AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
## BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
## INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
## (2) Xilinx shall not be liable (whether in contract or tort,
## including negligence, or under any other theory of
## liability) for any loss or damage of any kind or nature
## related to, arising under or in connection with these
## materials, including for any direct, or any indirect,
## special, incidental, or consequential loss or damage
## (including loss of data, profits, goodwill, or any type of
## loss or damage suffered as a result of any action brought
## by a third party) even if such damage or loss was
## reasonably foreseeable or Xilinx had been advised of the
## possibility of the same.
##
## CRITICAL APPLICATIONS
## Xilinx products are not designed or intended to be fail-
## safe, or for use in any application requiring fail-safe
## performance, such as life-support or safety devices or
## systems, Class III medical devices, nuclear facilities,
## applications related to the deployment of airbags, or any
## other applications that could lead to death, personal
## injury, or severe property or environmental damage
## (individually and collectively, "Critical
## Applications"). Customer assumes the sole risk and
## liability of any use of Xilinx products in Critical
## Applications, subject only to applicable laws and
## regulations governing limitations on product liability.
##
## THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
## PART OF THIS FILE AT ALL TIMES.
##
##
################################################################################
## XDC generated for xc7vx485t-ffg1761-2 device
# 275.0MHz GT Reference clock constraint
create_clock -name GT_REFCLK1 -period 3.636	 [get_pins fmc1_gtx_clk_i/O]
####################### GT reference clock LOC #######################
set_property LOC E9 [get_ports aurora_clk_fmc1_gtx_clk_n_v]
set_property LOC E10 [get_ports aurora_clk_fmc1_gtx_clk_p_v]
# TXOUTCLK Constraint: Value is selected based on the line rate (4.4 Gbps) and lane width (4-Byte)
#create_clock -name tx_out_clk_i -period 9.091	 [get_pins aurora_module_i/aurora_8b10b_fmc1_i/inst/gt_wrapper_i/aurora_8b10b_fmc1_multi_gt_i/gt0_aurora_8b10b_fmc1_i/gtxe2_i/TXOUTCLK]
# USER_CLK Constraint : Value is selected based on the line rate (4.4 Gbps) and lane width (4-Byte)

create_clock -name user_clk_i -period 9.091	 [get_pins */auroraIntraImport1/aurora_module_i/clock_module_i/user_clk_buf_i/O]
# 20.0 ns period Board Clock Constraint 
#create_clock -name init_clk_i -period 20.0 [get_pins */auroraIntraImport1/aurora_module_i/clock_module_i/init_clk_ibufg_i/O]
create_clock -name init_clk_i -period 20.0 [get_pins */auroraIntraClockDiv4_slowbuf/O]
# 20.0 ns period DRP Clock Constraint 
#TODO #create_clock -name drp_clk_i -period 20.0 [get_ports DRP_CLK_IN]
create_clock -name drp_clk_i -period 20.0 [get_pins */auroraIntraClockDiv4_slowbuf/O] -add

###### CDC in RESET_LOGIC from INIT_CLK to USER_CLK ##############
set_max_delay -from [get_clocks init_clk_i] -to [get_clocks user_clk_i] -datapath_only 9.091	 




############################### GT LOC ###################################
set_property LOC GTXE2_CHANNEL_X1Y20 [get_cells auroraIntraImport1/aurora_module_i/aurora_8b10b_fmc1_i/inst/gt_wrapper_i/aurora_8b10b_fmc1_multi_gt_i/gt0_aurora_8b10b_fmc1_i/gtxe2_i]
set_property LOC GTXE2_CHANNEL_X1Y21 [get_cells auroraIntraImport1/aurora_module_i/aurora_8b10b_fmc1_i/inst/gt_wrapper_i/aurora_8b10b_fmc1_multi_gt_i/gt1_aurora_8b10b_fmc1_i/gtxe2_i]
set_property LOC GTXE2_CHANNEL_X1Y22 [get_cells auroraIntraImport1/aurora_module_i/aurora_8b10b_fmc1_i/inst/gt_wrapper_i/aurora_8b10b_fmc1_multi_gt_i/gt2_aurora_8b10b_fmc1_i/gtxe2_i]
set_property LOC GTXE2_CHANNEL_X1Y23 [get_cells auroraIntraImport1/aurora_module_i/aurora_8b10b_fmc1_i/inst/gt_wrapper_i/aurora_8b10b_fmc1_multi_gt_i/gt3_aurora_8b10b_fmc1_i/gtxe2_i]

  
 # X1Y20
 set_property LOC J2 [get_ports { aurora_fmc1_TXP[3] }]
 set_property LOC J1 [get_ports { aurora_fmc1_TXN[3] }]
 set_property LOC H8 [get_ports { aurora_fmc1_rxp_i[3] }]
 set_property LOC H7 [get_ports { aurora_fmc1_rxn_i[3] }]
  # X1Y21
 set_property LOC H4 [get_ports { aurora_fmc1_TXP[2] }]
 set_property LOC H3 [get_ports { aurora_fmc1_TXN[2] }]
 set_property LOC G6 [get_ports { aurora_fmc1_rxp_i[2] }]
 set_property LOC G5 [get_ports { aurora_fmc1_rxn_i[2] }]
  # X1Y22
 set_property LOC G2 [get_ports { aurora_fmc1_TXP[1] }]
 set_property LOC G1 [get_ports { aurora_fmc1_TXN[1] }]
 set_property LOC F8 [get_ports { aurora_fmc1_rxp_i[1] }]
 set_property LOC F7 [get_ports { aurora_fmc1_rxn_i[1] }]
  # X1Y23
 set_property LOC F4 [get_ports { aurora_fmc1_TXP[0] }]
 set_property LOC F3 [get_ports { aurora_fmc1_TXN[0] }]
 set_property LOC E6 [get_ports { aurora_fmc1_rxp_i[0] }]
 set_property LOC E5 [get_ports { aurora_fmc1_rxn_i[0] }]
