#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Oct 24 11:49:42 2018
# Process ID: 4147
# Current directory: /home/tj/Documents/Xilinx/Projects/unity_exercise/unity_exercise.runs/impl_1
# Command line: vivado -log unity_excercise_design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source unity_excercise_design_1_wrapper.tcl -notrace
# Log file: /home/tj/Documents/Xilinx/Projects/unity_exercise/unity_exercise.runs/impl_1/unity_excercise_design_1_wrapper.vdi
# Journal file: /home/tj/Documents/Xilinx/Projects/unity_exercise/unity_exercise.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source unity_excercise_design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/tj/Documents/Xilinx/Vivado/2018.2/data/ip'.
Command: link_design -top unity_excercise_design_1_wrapper -part xc7z010clg225-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/tj/Documents/Xilinx/Projects/unity_exercise/unity_exercise.srcs/sources_1/bd/unity_excercise_design_1/ip/unity_excercise_design_1_axi_uartlite_0_1/unity_excercise_design_1_axi_uartlite_0_1.dcp' for cell 'unity_excercise_design_1_i/axi_uartlite_0'
INFO: [Project 1-454] Reading design checkpoint '/home/tj/Documents/Xilinx/Projects/unity_exercise/unity_exercise.srcs/sources_1/bd/unity_excercise_design_1/ip/unity_excercise_design_1_pl_top_0_0/unity_excercise_design_1_pl_top_0_0.dcp' for cell 'unity_excercise_design_1_i/pl_top_0'
INFO: [Project 1-454] Reading design checkpoint '/home/tj/Documents/Xilinx/Projects/unity_exercise/unity_exercise.srcs/sources_1/bd/unity_excercise_design_1/ip/unity_excercise_design_1_processing_system7_0_0/unity_excercise_design_1_processing_system7_0_0.dcp' for cell 'unity_excercise_design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/tj/Documents/Xilinx/Projects/unity_exercise/unity_exercise.srcs/sources_1/bd/unity_excercise_design_1/ip/unity_excercise_design_1_rst_ps7_0_50M_1/unity_excercise_design_1_rst_ps7_0_50M_1.dcp' for cell 'unity_excercise_design_1_i/rst_ps7_0_50M'
INFO: [Project 1-454] Reading design checkpoint '/home/tj/Documents/Xilinx/Projects/unity_exercise/unity_exercise.srcs/sources_1/bd/unity_excercise_design_1/ip/unity_excercise_design_1_auto_pc_0/unity_excercise_design_1_auto_pc_0.dcp' for cell 'unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 87 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7z010clg225-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/tj/Documents/Xilinx/Projects/unity_exercise/unity_exercise.srcs/sources_1/bd/unity_excercise_design_1/ip/unity_excercise_design_1_processing_system7_0_0/unity_excercise_design_1_processing_system7_0_0.xdc] for cell 'unity_excercise_design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/tj/Documents/Xilinx/Projects/unity_exercise/unity_exercise.srcs/sources_1/bd/unity_excercise_design_1/ip/unity_excercise_design_1_processing_system7_0_0/unity_excercise_design_1_processing_system7_0_0.xdc] for cell 'unity_excercise_design_1_i/processing_system7_0/inst'
Parsing XDC File [/home/tj/Documents/Xilinx/Projects/unity_exercise/unity_exercise.srcs/sources_1/bd/unity_excercise_design_1/ip/unity_excercise_design_1_axi_uartlite_0_1/unity_excercise_design_1_axi_uartlite_0_1_board.xdc] for cell 'unity_excercise_design_1_i/axi_uartlite_0/U0'
Finished Parsing XDC File [/home/tj/Documents/Xilinx/Projects/unity_exercise/unity_exercise.srcs/sources_1/bd/unity_excercise_design_1/ip/unity_excercise_design_1_axi_uartlite_0_1/unity_excercise_design_1_axi_uartlite_0_1_board.xdc] for cell 'unity_excercise_design_1_i/axi_uartlite_0/U0'
Parsing XDC File [/home/tj/Documents/Xilinx/Projects/unity_exercise/unity_exercise.srcs/sources_1/bd/unity_excercise_design_1/ip/unity_excercise_design_1_axi_uartlite_0_1/unity_excercise_design_1_axi_uartlite_0_1.xdc] for cell 'unity_excercise_design_1_i/axi_uartlite_0/U0'
Finished Parsing XDC File [/home/tj/Documents/Xilinx/Projects/unity_exercise/unity_exercise.srcs/sources_1/bd/unity_excercise_design_1/ip/unity_excercise_design_1_axi_uartlite_0_1/unity_excercise_design_1_axi_uartlite_0_1.xdc] for cell 'unity_excercise_design_1_i/axi_uartlite_0/U0'
Parsing XDC File [/home/tj/Documents/Xilinx/Projects/unity_exercise/unity_exercise.srcs/sources_1/bd/unity_excercise_design_1/ip/unity_excercise_design_1_rst_ps7_0_50M_1/unity_excercise_design_1_rst_ps7_0_50M_1_board.xdc] for cell 'unity_excercise_design_1_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/home/tj/Documents/Xilinx/Projects/unity_exercise/unity_exercise.srcs/sources_1/bd/unity_excercise_design_1/ip/unity_excercise_design_1_rst_ps7_0_50M_1/unity_excercise_design_1_rst_ps7_0_50M_1_board.xdc] for cell 'unity_excercise_design_1_i/rst_ps7_0_50M/U0'
Parsing XDC File [/home/tj/Documents/Xilinx/Projects/unity_exercise/unity_exercise.srcs/sources_1/bd/unity_excercise_design_1/ip/unity_excercise_design_1_rst_ps7_0_50M_1/unity_excercise_design_1_rst_ps7_0_50M_1.xdc] for cell 'unity_excercise_design_1_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/home/tj/Documents/Xilinx/Projects/unity_exercise/unity_exercise.srcs/sources_1/bd/unity_excercise_design_1/ip/unity_excercise_design_1_rst_ps7_0_50M_1/unity_excercise_design_1_rst_ps7_0_50M_1.xdc] for cell 'unity_excercise_design_1_i/rst_ps7_0_50M/U0'
Parsing XDC File [/home/tj/Documents/Xilinx/Projects/unity_exercise/unity_exercise.srcs/constrs_1/new/new_cnstr.xdc]
Finished Parsing XDC File [/home/tj/Documents/Xilinx/Projects/unity_exercise/unity_exercise.srcs/constrs_1/new/new_cnstr.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 26 instances were transformed.
  RAM16X1S => RAM32X1S (RAMS32): 12 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 8 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 6 instances

15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:40 . Memory (MB): peak = 1650.715 ; gain = 343.098 ; free physical = 2280 ; free virtual = 3836
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1650.715 ; gain = 0.000 ; free physical = 2273 ; free virtual = 3830

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
Ending Cache Timing Information Task | Checksum: 10156e452

Time (s): cpu = 00:00:12 ; elapsed = 00:00:30 . Memory (MB): peak = 2070.258 ; gain = 418.543 ; free physical = 1905 ; free virtual = 3461

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 129a8ca87

Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2070.258 ; gain = 0.000 ; free physical = 1906 ; free virtual = 3462
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1f1c42825

Time (s): cpu = 00:00:00.60 ; elapsed = 00:00:00.48 . Memory (MB): peak = 2070.258 ; gain = 0.000 ; free physical = 1906 ; free virtual = 3462
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 100 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1dcd36c24

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2070.258 ; gain = 0.000 ; free physical = 1906 ; free virtual = 3462
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 400 cells

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk_BUFG_inst to drive 425 load(s) on clock net unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/unity_clk
INFO: [Opt 31-194] Inserted BUFG unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_uart_BUFG_inst to drive 63 load(s) on clock net unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_uart_BUFG
INFO: [Opt 31-193] Inserted 2 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: 1be6c3d05

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2070.258 ; gain = 0.000 ; free physical = 1906 ; free virtual = 3462
INFO: [Opt 31-662] Phase BUFG optimization created 2 cells of which 2 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 176d9fece

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2070.258 ; gain = 0.000 ; free physical = 1905 ; free virtual = 3462
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 176d9fece

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2070.258 ; gain = 0.000 ; free physical = 1905 ; free virtual = 3462
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2070.258 ; gain = 0.000 ; free physical = 1905 ; free virtual = 3462
Ending Logic Optimization Task | Checksum: 176d9fece

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2070.258 ; gain = 0.000 ; free physical = 1905 ; free virtual = 3462

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.307 | TNS=-96.852 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 1 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 1 Total Ports: 2
Ending PowerOpt Patch Enables Task | Checksum: 21e4f1d3d

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2446.738 ; gain = 0.000 ; free physical = 1890 ; free virtual = 3447
Ending Power Optimization Task | Checksum: 21e4f1d3d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2446.738 ; gain = 376.480 ; free physical = 1895 ; free virtual = 3452

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 21e4f1d3d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2446.738 ; gain = 0.000 ; free physical = 1895 ; free virtual = 3452
INFO: [Common 17-83] Releasing license: Implementation
41 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:36 . Memory (MB): peak = 2446.738 ; gain = 796.023 ; free physical = 1895 ; free virtual = 3452
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2446.738 ; gain = 0.000 ; free physical = 1889 ; free virtual = 3448
INFO: [Common 17-1381] The checkpoint '/home/tj/Documents/Xilinx/Projects/unity_exercise/unity_exercise.runs/impl_1/unity_excercise_design_1_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file unity_excercise_design_1_wrapper_drc_opted.rpt -pb unity_excercise_design_1_wrapper_drc_opted.pb -rpx unity_excercise_design_1_wrapper_drc_opted.rpx
Command: report_drc -file unity_excercise_design_1_wrapper_drc_opted.rpt -pb unity_excercise_design_1_wrapper_drc_opted.pb -rpx unity_excercise_design_1_wrapper_drc_opted.rpx
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/tj/Documents/Xilinx/Projects/unity_exercise/unity_exercise.runs/impl_1/unity_excercise_design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2446.738 ; gain = 0.000 ; free physical = 1882 ; free virtual = 3440
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1b0412148

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2446.738 ; gain = 0.000 ; free physical = 1882 ; free virtual = 3440
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2446.738 ; gain = 0.000 ; free physical = 1885 ; free virtual = 3442

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 14e51a9fb

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2446.738 ; gain = 0.000 ; free physical = 1885 ; free virtual = 3443

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1ddf51b46

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2446.738 ; gain = 0.000 ; free physical = 1879 ; free virtual = 3437

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1ddf51b46

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2446.738 ; gain = 0.000 ; free physical = 1879 ; free virtual = 3437
Phase 1 Placer Initialization | Checksum: 1ddf51b46

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2446.738 ; gain = 0.000 ; free physical = 1879 ; free virtual = 3437

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1aa9e5ccd

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2454.742 ; gain = 8.004 ; free physical = 1876 ; free virtual = 3434

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2454.742 ; gain = 0.000 ; free physical = 1867 ; free virtual = 3426

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 1fc624963

Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 2454.742 ; gain = 8.004 ; free physical = 1867 ; free virtual = 3426
Phase 2 Global Placement | Checksum: 20a4c8886

Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 2454.742 ; gain = 8.004 ; free physical = 1866 ; free virtual = 3426

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 20a4c8886

Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 2454.742 ; gain = 8.004 ; free physical = 1866 ; free virtual = 3426

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 146389e93

Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 2454.742 ; gain = 8.004 ; free physical = 1866 ; free virtual = 3425

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: bc020441

Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 2454.742 ; gain = 8.004 ; free physical = 1866 ; free virtual = 3425

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 197e0a9ff

Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 2454.742 ; gain = 8.004 ; free physical = 1866 ; free virtual = 3425

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 197e0a9ff

Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 2454.742 ; gain = 8.004 ; free physical = 1866 ; free virtual = 3425

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 12c272019

Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 2454.742 ; gain = 8.004 ; free physical = 1864 ; free virtual = 3423

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: f3207ed3

Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 2454.742 ; gain = 8.004 ; free physical = 1864 ; free virtual = 3423

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 11bb24958

Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 2454.742 ; gain = 8.004 ; free physical = 1864 ; free virtual = 3423

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 11bb24958

Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 2454.742 ; gain = 8.004 ; free physical = 1864 ; free virtual = 3423

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 11bb24958

Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 2454.742 ; gain = 8.004 ; free physical = 1864 ; free virtual = 3423
Phase 3 Detail Placement | Checksum: 11bb24958

Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 2454.742 ; gain = 8.004 ; free physical = 1864 ; free virtual = 3423

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1a2d7a851

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1a2d7a851

Time (s): cpu = 00:00:19 ; elapsed = 00:00:08 . Memory (MB): peak = 2454.742 ; gain = 8.004 ; free physical = 1865 ; free virtual = 3424
INFO: [Place 30-746] Post Placement Timing Summary WNS=-2.274. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1e7370424

Time (s): cpu = 00:00:30 ; elapsed = 00:00:19 . Memory (MB): peak = 2454.742 ; gain = 8.004 ; free physical = 1864 ; free virtual = 3423
Phase 4.1 Post Commit Optimization | Checksum: 1e7370424

Time (s): cpu = 00:00:30 ; elapsed = 00:00:19 . Memory (MB): peak = 2454.742 ; gain = 8.004 ; free physical = 1864 ; free virtual = 3423

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1e7370424

Time (s): cpu = 00:00:30 ; elapsed = 00:00:19 . Memory (MB): peak = 2454.742 ; gain = 8.004 ; free physical = 1864 ; free virtual = 3423

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1e7370424

Time (s): cpu = 00:00:30 ; elapsed = 00:00:19 . Memory (MB): peak = 2454.742 ; gain = 8.004 ; free physical = 1864 ; free virtual = 3423

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 199a2564e

Time (s): cpu = 00:00:30 ; elapsed = 00:00:19 . Memory (MB): peak = 2454.742 ; gain = 8.004 ; free physical = 1864 ; free virtual = 3423
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 199a2564e

Time (s): cpu = 00:00:30 ; elapsed = 00:00:19 . Memory (MB): peak = 2454.742 ; gain = 8.004 ; free physical = 1864 ; free virtual = 3423
Ending Placer Task | Checksum: d931e5a2

Time (s): cpu = 00:00:30 ; elapsed = 00:00:19 . Memory (MB): peak = 2454.742 ; gain = 8.004 ; free physical = 1867 ; free virtual = 3426
INFO: [Common 17-83] Releasing license: Implementation
64 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:21 . Memory (MB): peak = 2454.742 ; gain = 8.004 ; free physical = 1867 ; free virtual = 3426
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2454.742 ; gain = 0.000 ; free physical = 1859 ; free virtual = 3424
INFO: [Common 17-1381] The checkpoint '/home/tj/Documents/Xilinx/Projects/unity_exercise/unity_exercise.runs/impl_1/unity_excercise_design_1_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file unity_excercise_design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2454.742 ; gain = 0.000 ; free physical = 1858 ; free virtual = 3419
INFO: [runtcl-4] Executing : report_utilization -file unity_excercise_design_1_wrapper_utilization_placed.rpt -pb unity_excercise_design_1_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2454.742 ; gain = 0.000 ; free physical = 1862 ; free virtual = 3423
INFO: [runtcl-4] Executing : report_control_sets -verbose -file unity_excercise_design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2454.742 ; gain = 0.000 ; free physical = 1861 ; free virtual = 3422
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 5706ccc7 ConstDB: 0 ShapeSum: 822b18db RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 11951b46f

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2454.742 ; gain = 0.000 ; free physical = 1785 ; free virtual = 3346
Post Restoration Checksum: NetGraph: 5590d58f NumContArr: c3c0dee0 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 11951b46f

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2454.742 ; gain = 0.000 ; free physical = 1785 ; free virtual = 3346

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 11951b46f

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2454.742 ; gain = 0.000 ; free physical = 1756 ; free virtual = 3317

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 11951b46f

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2454.742 ; gain = 0.000 ; free physical = 1756 ; free virtual = 3317
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 24d2666ad

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2454.742 ; gain = 0.000 ; free physical = 1748 ; free virtual = 3310
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.348 | TNS=-98.847| WHS=-0.329 | THS=-47.667|

Phase 2 Router Initialization | Checksum: 1e1104cfa

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 2454.742 ; gain = 0.000 ; free physical = 1747 ; free virtual = 3309

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 246d78663

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 2454.742 ; gain = 0.000 ; free physical = 1741 ; free virtual = 3303

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 359
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.399 | TNS=-131.911| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1ceb52a67

Time (s): cpu = 00:00:26 ; elapsed = 00:00:15 . Memory (MB): peak = 2454.742 ; gain = 0.000 ; free physical = 1738 ; free virtual = 3300

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.387 | TNS=-134.258| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 170c42b18

Time (s): cpu = 00:00:27 ; elapsed = 00:00:16 . Memory (MB): peak = 2454.742 ; gain = 0.000 ; free physical = 1738 ; free virtual = 3300
Phase 4 Rip-up And Reroute | Checksum: 170c42b18

Time (s): cpu = 00:00:27 ; elapsed = 00:00:16 . Memory (MB): peak = 2454.742 ; gain = 0.000 ; free physical = 1738 ; free virtual = 3300

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1c88517e7

Time (s): cpu = 00:00:28 ; elapsed = 00:00:16 . Memory (MB): peak = 2454.742 ; gain = 0.000 ; free physical = 1738 ; free virtual = 3300
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.387 | TNS=-134.258| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 2056a3ef3

Time (s): cpu = 00:00:28 ; elapsed = 00:00:16 . Memory (MB): peak = 2454.742 ; gain = 0.000 ; free physical = 1738 ; free virtual = 3300

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 2056a3ef3

Time (s): cpu = 00:00:28 ; elapsed = 00:00:16 . Memory (MB): peak = 2454.742 ; gain = 0.000 ; free physical = 1738 ; free virtual = 3300
Phase 5 Delay and Skew Optimization | Checksum: 2056a3ef3

Time (s): cpu = 00:00:28 ; elapsed = 00:00:16 . Memory (MB): peak = 2454.742 ; gain = 0.000 ; free physical = 1738 ; free virtual = 3300

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 212bbeab2

Time (s): cpu = 00:00:28 ; elapsed = 00:00:16 . Memory (MB): peak = 2454.742 ; gain = 0.000 ; free physical = 1738 ; free virtual = 3300
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.387 | TNS=-134.258| WHS=0.022  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 190fc048a

Time (s): cpu = 00:00:28 ; elapsed = 00:00:16 . Memory (MB): peak = 2454.742 ; gain = 0.000 ; free physical = 1739 ; free virtual = 3300
Phase 6 Post Hold Fix | Checksum: 190fc048a

Time (s): cpu = 00:00:28 ; elapsed = 00:00:16 . Memory (MB): peak = 2454.742 ; gain = 0.000 ; free physical = 1739 ; free virtual = 3300

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.900901 %
  Global Horizontal Routing Utilization  = 1.23529 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 44.1441%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 33.3333%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 52.9412%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 47.0588%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 19433e8e5

Time (s): cpu = 00:00:29 ; elapsed = 00:00:16 . Memory (MB): peak = 2454.742 ; gain = 0.000 ; free physical = 1739 ; free virtual = 3300

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 19433e8e5

Time (s): cpu = 00:00:29 ; elapsed = 00:00:16 . Memory (MB): peak = 2454.742 ; gain = 0.000 ; free physical = 1738 ; free virtual = 3299

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1d5587af0

Time (s): cpu = 00:00:29 ; elapsed = 00:00:16 . Memory (MB): peak = 2454.742 ; gain = 0.000 ; free physical = 1738 ; free virtual = 3299

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-2.387 | TNS=-134.258| WHS=0.022  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1d5587af0

Time (s): cpu = 00:00:29 ; elapsed = 00:00:16 . Memory (MB): peak = 2454.742 ; gain = 0.000 ; free physical = 1738 ; free virtual = 3299
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:29 ; elapsed = 00:00:16 . Memory (MB): peak = 2454.742 ; gain = 0.000 ; free physical = 1772 ; free virtual = 3333

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
82 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:19 . Memory (MB): peak = 2454.742 ; gain = 0.000 ; free physical = 1772 ; free virtual = 3333
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2454.742 ; gain = 0.000 ; free physical = 1765 ; free virtual = 3333
INFO: [Common 17-1381] The checkpoint '/home/tj/Documents/Xilinx/Projects/unity_exercise/unity_exercise.runs/impl_1/unity_excercise_design_1_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file unity_excercise_design_1_wrapper_drc_routed.rpt -pb unity_excercise_design_1_wrapper_drc_routed.pb -rpx unity_excercise_design_1_wrapper_drc_routed.rpx
Command: report_drc -file unity_excercise_design_1_wrapper_drc_routed.rpt -pb unity_excercise_design_1_wrapper_drc_routed.pb -rpx unity_excercise_design_1_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/tj/Documents/Xilinx/Projects/unity_exercise/unity_exercise.runs/impl_1/unity_excercise_design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2454.742 ; gain = 0.000 ; free physical = 1763 ; free virtual = 3327
INFO: [runtcl-4] Executing : report_methodology -file unity_excercise_design_1_wrapper_methodology_drc_routed.rpt -pb unity_excercise_design_1_wrapper_methodology_drc_routed.pb -rpx unity_excercise_design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file unity_excercise_design_1_wrapper_methodology_drc_routed.rpt -pb unity_excercise_design_1_wrapper_methodology_drc_routed.pb -rpx unity_excercise_design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/tj/Documents/Xilinx/Projects/unity_exercise/unity_exercise.runs/impl_1/unity_excercise_design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2454.742 ; gain = 0.000 ; free physical = 1754 ; free virtual = 3318
INFO: [runtcl-4] Executing : report_power -file unity_excercise_design_1_wrapper_power_routed.rpt -pb unity_excercise_design_1_wrapper_power_summary_routed.pb -rpx unity_excercise_design_1_wrapper_power_routed.rpx
Command: report_power -file unity_excercise_design_1_wrapper_power_routed.rpt -pb unity_excercise_design_1_wrapper_power_summary_routed.pb -rpx unity_excercise_design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
94 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file unity_excercise_design_1_wrapper_route_status.rpt -pb unity_excercise_design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file unity_excercise_design_1_wrapper_timing_summary_routed.rpt -pb unity_excercise_design_1_wrapper_timing_summary_routed.pb -rpx unity_excercise_design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file unity_excercise_design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file unity_excercise_design_1_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file unity_excercise_design_1_wrapper_bus_skew_routed.rpt -pb unity_excercise_design_1_wrapper_bus_skew_routed.pb -rpx unity_excercise_design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force unity_excercise_design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC PDRC-153] Gated clock check: Net unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/mem_data_in_reg[3]_i_1_n_0 is a gated clock net sourced by a combinational pin unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/mem_data_in_reg[3]_i_1/O, cell unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/mem_data_in_reg[3]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./unity_excercise_design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/tj/Documents/Xilinx/Projects/unity_exercise/unity_exercise.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Wed Oct 24 11:54:36 2018. For additional details about this file, please refer to the WebTalk help file at /home/tj/Documents/Xilinx/Vivado/2018.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
113 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:15 ; elapsed = 00:02:25 . Memory (MB): peak = 2570.109 ; gain = 115.367 ; free physical = 1736 ; free virtual = 3306
INFO: [Common 17-206] Exiting Vivado at Wed Oct 24 11:54:36 2018...
