$comment
	File created using the following command:
		vcd file hw.msim.vcd -direction
$end
$date
	Sun Sep 29 22:14:02 2019
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module hw1_vlg_vec_tst $end
$var reg 5 ! dsw [4:0] $end
$var reg 1 " f $end
$var reg 1 # sel $end
$var wire 1 $ _7seg1 [6] $end
$var wire 1 % _7seg1 [5] $end
$var wire 1 & _7seg1 [4] $end
$var wire 1 ' _7seg1 [3] $end
$var wire 1 ( _7seg1 [2] $end
$var wire 1 ) _7seg1 [1] $end
$var wire 1 * _7seg1 [0] $end
$var wire 1 + _7seg2 [6] $end
$var wire 1 , _7seg2 [5] $end
$var wire 1 - _7seg2 [4] $end
$var wire 1 . _7seg2 [3] $end
$var wire 1 / _7seg2 [2] $end
$var wire 1 0 _7seg2 [1] $end
$var wire 1 1 _7seg2 [0] $end
$var wire 1 2 sampler $end
$scope module i1 $end
$var wire 1 3 gnd $end
$var wire 1 4 vcc $end
$var wire 1 5 unknown $end
$var tri1 1 6 devclrn $end
$var tri1 1 7 devpor $end
$var tri1 1 8 devoe $end
$var wire 1 9 inst4|count[0]~32_combout $end
$var wire 1 : inst4|count[0]~33 $end
$var wire 1 ; inst4|count[1]~34_combout $end
$var wire 1 < inst4|count[1]~35 $end
$var wire 1 = inst4|count[2]~36_combout $end
$var wire 1 > inst4|count[2]~37 $end
$var wire 1 ? inst4|count[3]~38_combout $end
$var wire 1 @ inst4|count[3]~39 $end
$var wire 1 A inst4|count[4]~40_combout $end
$var wire 1 B inst4|count[4]~41 $end
$var wire 1 C inst4|count[5]~42_combout $end
$var wire 1 D inst4|count[5]~43 $end
$var wire 1 E inst4|count[6]~44_combout $end
$var wire 1 F inst4|count[6]~45 $end
$var wire 1 G inst4|count[7]~46_combout $end
$var wire 1 H inst4|count[7]~47 $end
$var wire 1 I inst4|count[8]~48_combout $end
$var wire 1 J inst4|count[8]~49 $end
$var wire 1 K inst4|count[9]~50_combout $end
$var wire 1 L inst4|count[9]~51 $end
$var wire 1 M inst4|count[10]~52_combout $end
$var wire 1 N inst4|count[10]~53 $end
$var wire 1 O inst4|count[11]~54_combout $end
$var wire 1 P inst4|count[11]~55 $end
$var wire 1 Q inst4|count[12]~56_combout $end
$var wire 1 R inst4|count[12]~57 $end
$var wire 1 S inst4|count[13]~58_combout $end
$var wire 1 T inst4|count[13]~59 $end
$var wire 1 U inst4|count[14]~60_combout $end
$var wire 1 V inst4|count[14]~61 $end
$var wire 1 W inst4|count[15]~62_combout $end
$var wire 1 X inst4|count[15]~63 $end
$var wire 1 Y inst4|count[16]~64_combout $end
$var wire 1 Z inst4|count[16]~65 $end
$var wire 1 [ inst4|count[17]~66_combout $end
$var wire 1 \ inst4|count[17]~67 $end
$var wire 1 ] inst4|count[18]~68_combout $end
$var wire 1 ^ inst4|count[18]~69 $end
$var wire 1 _ inst4|count[19]~70_combout $end
$var wire 1 ` inst4|count[19]~71 $end
$var wire 1 a inst4|count[20]~72_combout $end
$var wire 1 b inst4|count[20]~73 $end
$var wire 1 c inst4|count[21]~74_combout $end
$var wire 1 d inst4|count[21]~75 $end
$var wire 1 e inst4|count[22]~76_combout $end
$var wire 1 f inst4|count[22]~77 $end
$var wire 1 g inst4|count[23]~78_combout $end
$var wire 1 h inst4|count[23]~79 $end
$var wire 1 i inst4|count[24]~80_combout $end
$var wire 1 j inst4|count[24]~81 $end
$var wire 1 k inst4|count[25]~82_combout $end
$var wire 1 l inst4|count[25]~83 $end
$var wire 1 m inst4|count[26]~84_combout $end
$var wire 1 n inst4|count[26]~85 $end
$var wire 1 o inst4|count[27]~86_combout $end
$var wire 1 p inst4|count[27]~87 $end
$var wire 1 q inst4|count[28]~88_combout $end
$var wire 1 r inst4|count[28]~89 $end
$var wire 1 s inst4|count[29]~90_combout $end
$var wire 1 t inst4|count[29]~91 $end
$var wire 1 u inst4|count[30]~92_combout $end
$var wire 1 v inst4|count[30]~93 $end
$var wire 1 w inst4|count[31]~94_combout $end
$var wire 1 x inst4|fout~regout $end
$var wire 1 y inst4|LessThan1~0_combout $end
$var wire 1 z inst4|LessThan1~1_combout $end
$var wire 1 { inst4|LessThan1~2_combout $end
$var wire 1 | inst4|LessThan1~3_combout $end
$var wire 1 } inst4|LessThan1~4_combout $end
$var wire 1 ~ inst4|LessThan1~5_combout $end
$var wire 1 !! inst4|LessThan1~6_combout $end
$var wire 1 "! inst4|LessThan1~7_combout $end
$var wire 1 #! inst4|LessThan1~8_combout $end
$var wire 1 $! inst4|LessThan1~9_combout $end
$var wire 1 %! inst4|LessThan0~0_combout $end
$var wire 1 &! inst4|LessThan0~1_combout $end
$var wire 1 '! inst4|LessThan0~2_combout $end
$var wire 1 (! inst4|LessThan0~3_combout $end
$var wire 1 )! inst4|LessThan0~4_combout $end
$var wire 1 *! inst4|LessThan0~5_combout $end
$var wire 1 +! inst4|fout~clkctrl_outclk $end
$var wire 1 ,! f~combout $end
$var wire 1 -! f~clkctrl_outclk $end
$var wire 1 .! ~GND~combout $end
$var wire 1 /! inst3|A[0]~12_combout $end
$var wire 1 0! inst1|Y[0]~0_combout $end
$var wire 1 1! inst3|A[1]~4_combout $end
$var wire 1 2! inst1|Y[1]~1_combout $end
$var wire 1 3! inst3|A[1]~5 $end
$var wire 1 4! inst3|A[2]~6_combout $end
$var wire 1 5! inst1|Y[2]~2_combout $end
$var wire 1 6! inst3|A[2]~7 $end
$var wire 1 7! inst3|A[3]~8_combout $end
$var wire 1 8! sel~combout $end
$var wire 1 9! inst1|Y[3]~3_combout $end
$var wire 1 :! inst3|A[3]~9 $end
$var wire 1 ;! inst3|A[4]~10_combout $end
$var wire 1 <! inst1|Y[4]~4_combout $end
$var wire 1 =! inst2|WideOr0~0_combout $end
$var wire 1 >! inst2|WideOr1~0_combout $end
$var wire 1 ?! inst2|WideOr2~0_combout $end
$var wire 1 @! inst2|WideOr3~0_combout $end
$var wire 1 A! inst2|WideOr4~0_combout $end
$var wire 1 B! inst2|WideOr5~0_combout $end
$var wire 1 C! inst2|WideOr6~0_combout $end
$var wire 1 D! inst5|WideOr0~0_combout $end
$var wire 1 E! inst5|WideOr1~0_combout $end
$var wire 1 F! inst5|WideOr2~0_combout $end
$var wire 1 G! inst5|WideOr3~0_combout $end
$var wire 1 H! inst5|WideOr4~0_combout $end
$var wire 1 I! inst5|WideOr5~0_combout $end
$var wire 1 J! inst5|WideOr6~0_combout $end
$var wire 1 K! inst|altsyncram_component|auto_generated|q_a [7] $end
$var wire 1 L! inst|altsyncram_component|auto_generated|q_a [6] $end
$var wire 1 M! inst|altsyncram_component|auto_generated|q_a [5] $end
$var wire 1 N! inst|altsyncram_component|auto_generated|q_a [4] $end
$var wire 1 O! inst|altsyncram_component|auto_generated|q_a [3] $end
$var wire 1 P! inst|altsyncram_component|auto_generated|q_a [2] $end
$var wire 1 Q! inst|altsyncram_component|auto_generated|q_a [1] $end
$var wire 1 R! inst|altsyncram_component|auto_generated|q_a [0] $end
$var wire 1 S! inst4|count [31] $end
$var wire 1 T! inst4|count [30] $end
$var wire 1 U! inst4|count [29] $end
$var wire 1 V! inst4|count [28] $end
$var wire 1 W! inst4|count [27] $end
$var wire 1 X! inst4|count [26] $end
$var wire 1 Y! inst4|count [25] $end
$var wire 1 Z! inst4|count [24] $end
$var wire 1 [! inst4|count [23] $end
$var wire 1 \! inst4|count [22] $end
$var wire 1 ]! inst4|count [21] $end
$var wire 1 ^! inst4|count [20] $end
$var wire 1 _! inst4|count [19] $end
$var wire 1 `! inst4|count [18] $end
$var wire 1 a! inst4|count [17] $end
$var wire 1 b! inst4|count [16] $end
$var wire 1 c! inst4|count [15] $end
$var wire 1 d! inst4|count [14] $end
$var wire 1 e! inst4|count [13] $end
$var wire 1 f! inst4|count [12] $end
$var wire 1 g! inst4|count [11] $end
$var wire 1 h! inst4|count [10] $end
$var wire 1 i! inst4|count [9] $end
$var wire 1 j! inst4|count [8] $end
$var wire 1 k! inst4|count [7] $end
$var wire 1 l! inst4|count [6] $end
$var wire 1 m! inst4|count [5] $end
$var wire 1 n! inst4|count [4] $end
$var wire 1 o! inst4|count [3] $end
$var wire 1 p! inst4|count [2] $end
$var wire 1 q! inst4|count [1] $end
$var wire 1 r! inst4|count [0] $end
$var wire 1 s! dsw~combout [4] $end
$var wire 1 t! dsw~combout [3] $end
$var wire 1 u! dsw~combout [2] $end
$var wire 1 v! dsw~combout [1] $end
$var wire 1 w! dsw~combout [0] $end
$var wire 1 x! inst3|A [4] $end
$var wire 1 y! inst3|A [3] $end
$var wire 1 z! inst3|A [2] $end
$var wire 1 {! inst3|A [1] $end
$var wire 1 |! inst3|A [0] $end
$var wire 1 }! inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7] $end
$var wire 1 ~! inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6] $end
$var wire 1 !" inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5] $end
$var wire 1 "" inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4] $end
$var wire 1 #" inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3] $end
$var wire 1 $" inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2] $end
$var wire 1 %" inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1] $end
$var wire 1 &" inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 !
0"
0#
0*
0)
0(
0'
0&
0%
1$
01
00
0/
0.
0-
0,
1+
x2
03
14
x5
16
17
18
19
0:
0;
1<
0=
0>
0?
1@
0A
0B
0C
1D
0E
0F
0G
1H
0I
0J
0K
1L
0M
0N
0O
1P
0Q
0R
0S
1T
0U
0V
0W
1X
0Y
0Z
0[
1\
0]
0^
0_
1`
0a
0b
0c
1d
0e
0f
0g
1h
0i
0j
0k
1l
0m
0n
0o
1p
0q
0r
0s
1t
0u
0v
0w
0x
1y
1z
1{
1|
0}
0~
1!!
1"!
1#!
1$!
1%!
1&!
1'!
1(!
1)!
0*!
0+!
0,!
0-!
0.!
1/!
00!
01!
02!
03!
04!
05!
16!
07!
08!
09!
0:!
0;!
0<!
0=!
0>!
0?!
0@!
0A!
0B!
0C!
0D!
0E!
0F!
0G!
0H!
0I!
0J!
0R!
0Q!
0P!
0O!
0N!
0M!
0L!
0K!
0r!
0q!
0p!
0o!
0n!
0m!
0l!
0k!
0j!
0i!
0h!
0g!
0f!
0e!
0d!
0c!
0b!
0a!
0`!
0_!
0^!
0]!
0\!
0[!
0Z!
0Y!
0X!
0W!
0V!
0U!
0T!
0S!
0w!
0v!
0u!
0t!
0s!
0|!
0{!
0z!
0y!
0x!
0&"
0%"
0$"
0#"
0""
0!"
0~!
0}!
$end
#18519
1"
1,!
1-!
02
1r!
1:
09
1;
#37037
0"
0,!
0-!
12
1x
1+!
1|!
11!
0/!
#55556
1"
1,!
1-!
02
0r!
1q!
0:
19
0<
0;
1<
1;
1=
0=
#74074
0"
0,!
0-!
12
#92593
1"
1,!
1-!
02
1r!
1:
09
0<
0;
1=
#111111
0"
0,!
0-!
12
#129630
1"
1,!
1-!
02
0r!
0q!
1p!
0:
19
1<
1;
1>
0=
0;
0>
1=
1?
0?
#148148
0"
0,!
0-!
12
#166667
1"
1,!
1-!
02
1r!
1:
09
1;
#185185
0"
0,!
0-!
12
#203704
1"
1,!
1-!
02
0r!
1q!
0:
19
0<
0;
1<
1;
1>
0=
0>
1=
1?
0?
#222222
0"
0,!
0-!
12
#240741
1"
1,!
1-!
02
1r!
1:
09
0<
0;
1>
0=
1?
#259259
0"
0,!
0-!
12
#277778
1"
1,!
1-!
02
0r!
0q!
0p!
1o!
0:
19
1<
1;
0>
1=
0@
0?
0;
0=
1@
1?
1A
0A
#296296
0"
0,!
0-!
12
#314815
1"
1,!
1-!
02
1r!
1:
09
1;
#333333
0"
0,!
0-!
12
#351852
1"
1,!
1-!
02
0r!
1q!
0:
19
0<
0;
1<
1;
1=
0=
#370370
0"
0,!
0-!
12
#388889
1"
1,!
1-!
02
1r!
1:
09
0<
0;
1=
#407407
0"
0,!
0-!
12
#425926
1"
1,!
1-!
02
0r!
0q!
1p!
0:
19
1<
1;
1>
0=
0;
0>
1=
0@
0?
1@
1?
1A
0A
#444444
0"
0,!
0-!
12
#462963
1"
1,!
1-!
02
1r!
1:
09
1;
#481481
0"
0,!
0-!
12
#500000
1#
1"
18!
1,!
1-!
02
10!
0r!
1q!
0:
19
0<
0;
1<
1;
1>
0=
0>
1=
0@
0?
1@
1?
1A
0A
#518518
0"
0,!
0-!
12
#537037
1"
1,!
1-!
02
1r!
1:
09
0<
0;
1>
0=
0@
0?
1A
#555555
0"
0,!
0-!
12
#574074
1"
1,!
1-!
02
0r!
0q!
0p!
0o!
1n!
0:
19
1<
1;
0>
1=
1@
1?
1B
0A
0;
0=
0?
0B
1A
1C
0C
#590000
0#
08!
12
00!
#592592
0"
0,!
0-!
02
#611111
1"
1,!
1-!
12
1r!
1:
09
1;
#629629
0"
0,!
0-!
02
#648148
1"
1,!
1-!
12
0r!
1q!
0:
19
0<
0;
1<
1;
1=
0=
#666666
0"
0,!
0-!
02
#685185
1"
1,!
1-!
12
1r!
1:
09
0<
0;
1=
#703703
0"
0,!
0-!
02
#722222
1"
1,!
1-!
12
0r!
0q!
1p!
0:
19
1<
1;
1>
0=
0;
0>
1=
1?
0?
#740740
0"
0,!
0-!
02
#759259
1"
1,!
1-!
12
1r!
1:
09
1;
#777777
0"
0,!
0-!
02
#796296
1"
1,!
1-!
12
0r!
1q!
0:
19
0<
0;
1<
1;
1>
0=
0>
1=
1?
0?
#814814
0"
0,!
0-!
02
#833333
1"
1,!
1-!
12
1r!
1:
09
0<
0;
1>
0=
1?
#851851
0"
0,!
0-!
02
#870370
1"
1,!
1-!
12
0r!
0q!
0p!
1o!
0:
19
1<
1;
0>
1=
0@
0?
0;
0=
1@
1?
1B
0A
0B
1A
1C
0C
#888888
0"
0,!
0-!
02
#907407
1"
1,!
1-!
12
1r!
1:
09
1;
#925925
0"
0,!
0-!
02
#944444
1"
1,!
1-!
12
0r!
1q!
0:
19
0<
0;
1<
1;
1=
0=
#962962
0"
0,!
0-!
02
#981481
1"
1,!
1-!
12
1r!
1:
09
0<
0;
1=
#999999
0"
0,!
0-!
02
#1000000
