---
title: "Rapid design space exploration of two-level unified caches"
authors: ['Jingyu Deng', 'Yun Liang 0001', 'Guojie Luo', 'Guangyu Sun 0003']
authors-key: ['dengjingyu', 'liangyun', 'luoguojie', 'sunguangyu']
year: "2014"
article-link: "https://doi.org/10.1109/ISCAS.2014.6865540"
venue: "ISCAS"
bibex: "@inproceedings{DBLP:conf/iscas/DengLLS14,
  author    = {Jingyu Deng and
               Yun Liang and
               Guojie Luo and
               Guangyu Sun},
  title     = {Rapid design space exploration of two-level unified caches},
  booktitle = {{IEEE} International Symposium on Circuits and Systemss, {ISCAS} 2014,
               Melbourne, Victoria, Australia, June 1-5, 2014},
  pages     = {1937--1940},
  publisher = {{IEEE}},
  year      = {2014},
  url       = {https://doi.org/10.1109/ISCAS.2014.6865540},
  doi       = {10.1109/ISCAS.2014.6865540},
  timestamp = {Mon, 16 Dec 2019 13:26:25 +0100},
  biburl    = {https://dblp.org/rec/conf/iscas/DengLLS14.bib},
  bibsource = {dblp computer science bibliography, https://dblp.org}
}"
---
