<?xml version="1.0" encoding="UTF-8"?>
<probeData version="1" minor="1">
  <probeset name="EDA_PROBESET" active="true">
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq4&apos;hX"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="eth_wrap/eth_wrapper_internals"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="4"/>
      </probeOptions>
      <nets>
        <net name="eth_wrap/state[3]"/>
        <net name="eth_wrap/state[2]"/>
        <net name="eth_wrap/state[1]"/>
        <net name="eth_wrap/state[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="eth_wrap/eth_wrapper_internals"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="32"/>
      </probeOptions>
      <nets>
        <net name="eth_wrap/axis_fifo_data_count[31]"/>
        <net name="eth_wrap/axis_fifo_data_count[30]"/>
        <net name="eth_wrap/axis_fifo_data_count[29]"/>
        <net name="eth_wrap/axis_fifo_data_count[28]"/>
        <net name="eth_wrap/axis_fifo_data_count[27]"/>
        <net name="eth_wrap/axis_fifo_data_count[26]"/>
        <net name="eth_wrap/axis_fifo_data_count[25]"/>
        <net name="eth_wrap/axis_fifo_data_count[24]"/>
        <net name="eth_wrap/axis_fifo_data_count[23]"/>
        <net name="eth_wrap/axis_fifo_data_count[22]"/>
        <net name="eth_wrap/axis_fifo_data_count[21]"/>
        <net name="eth_wrap/axis_fifo_data_count[20]"/>
        <net name="eth_wrap/axis_fifo_data_count[19]"/>
        <net name="eth_wrap/axis_fifo_data_count[18]"/>
        <net name="eth_wrap/axis_fifo_data_count[17]"/>
        <net name="eth_wrap/axis_fifo_data_count[16]"/>
        <net name="eth_wrap/axis_fifo_data_count[15]"/>
        <net name="eth_wrap/axis_fifo_data_count[14]"/>
        <net name="eth_wrap/axis_fifo_data_count[13]"/>
        <net name="eth_wrap/axis_fifo_data_count[12]"/>
        <net name="eth_wrap/axis_fifo_data_count[11]"/>
        <net name="eth_wrap/axis_fifo_data_count[10]"/>
        <net name="eth_wrap/axis_fifo_data_count[9]"/>
        <net name="eth_wrap/axis_fifo_data_count[8]"/>
        <net name="eth_wrap/axis_fifo_data_count[7]"/>
        <net name="eth_wrap/axis_fifo_data_count[6]"/>
        <net name="eth_wrap/axis_fifo_data_count[5]"/>
        <net name="eth_wrap/axis_fifo_data_count[4]"/>
        <net name="eth_wrap/axis_fifo_data_count[3]"/>
        <net name="eth_wrap/axis_fifo_data_count[2]"/>
        <net name="eth_wrap/axis_fifo_data_count[1]"/>
        <net name="eth_wrap/axis_fifo_data_count[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="eth_wrap/eth_wrapper_internals"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="eth_wrap/tx_axis_fifo_out_tvalid"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="eth_wrap/eth_wrapper_internals"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="eth_wrap/tx_axis_fifo_out_tready"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq64&apos;hXXXX_XXXX_XXXX_XXXX"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="eth_wrap/eth_wrapper_internals"/>
        <Option Id="PROBE_PORT" value="4"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="64"/>
      </probeOptions>
      <nets>
        <net name="eth_wrap/tx_axis_fifo_out_tdata[63]"/>
        <net name="eth_wrap/tx_axis_fifo_out_tdata[62]"/>
        <net name="eth_wrap/tx_axis_fifo_out_tdata[61]"/>
        <net name="eth_wrap/tx_axis_fifo_out_tdata[60]"/>
        <net name="eth_wrap/tx_axis_fifo_out_tdata[59]"/>
        <net name="eth_wrap/tx_axis_fifo_out_tdata[58]"/>
        <net name="eth_wrap/tx_axis_fifo_out_tdata[57]"/>
        <net name="eth_wrap/tx_axis_fifo_out_tdata[56]"/>
        <net name="eth_wrap/tx_axis_fifo_out_tdata[55]"/>
        <net name="eth_wrap/tx_axis_fifo_out_tdata[54]"/>
        <net name="eth_wrap/tx_axis_fifo_out_tdata[53]"/>
        <net name="eth_wrap/tx_axis_fifo_out_tdata[52]"/>
        <net name="eth_wrap/tx_axis_fifo_out_tdata[51]"/>
        <net name="eth_wrap/tx_axis_fifo_out_tdata[50]"/>
        <net name="eth_wrap/tx_axis_fifo_out_tdata[49]"/>
        <net name="eth_wrap/tx_axis_fifo_out_tdata[48]"/>
        <net name="eth_wrap/tx_axis_fifo_out_tdata[47]"/>
        <net name="eth_wrap/tx_axis_fifo_out_tdata[46]"/>
        <net name="eth_wrap/tx_axis_fifo_out_tdata[45]"/>
        <net name="eth_wrap/tx_axis_fifo_out_tdata[44]"/>
        <net name="eth_wrap/tx_axis_fifo_out_tdata[43]"/>
        <net name="eth_wrap/tx_axis_fifo_out_tdata[42]"/>
        <net name="eth_wrap/tx_axis_fifo_out_tdata[41]"/>
        <net name="eth_wrap/tx_axis_fifo_out_tdata[40]"/>
        <net name="eth_wrap/tx_axis_fifo_out_tdata[39]"/>
        <net name="eth_wrap/tx_axis_fifo_out_tdata[38]"/>
        <net name="eth_wrap/tx_axis_fifo_out_tdata[37]"/>
        <net name="eth_wrap/tx_axis_fifo_out_tdata[36]"/>
        <net name="eth_wrap/tx_axis_fifo_out_tdata[35]"/>
        <net name="eth_wrap/tx_axis_fifo_out_tdata[34]"/>
        <net name="eth_wrap/tx_axis_fifo_out_tdata[33]"/>
        <net name="eth_wrap/tx_axis_fifo_out_tdata[32]"/>
        <net name="eth_wrap/tx_axis_fifo_out_tdata[31]"/>
        <net name="eth_wrap/tx_axis_fifo_out_tdata[30]"/>
        <net name="eth_wrap/tx_axis_fifo_out_tdata[29]"/>
        <net name="eth_wrap/tx_axis_fifo_out_tdata[28]"/>
        <net name="eth_wrap/tx_axis_fifo_out_tdata[27]"/>
        <net name="eth_wrap/tx_axis_fifo_out_tdata[26]"/>
        <net name="eth_wrap/tx_axis_fifo_out_tdata[25]"/>
        <net name="eth_wrap/tx_axis_fifo_out_tdata[24]"/>
        <net name="eth_wrap/tx_axis_fifo_out_tdata[23]"/>
        <net name="eth_wrap/tx_axis_fifo_out_tdata[22]"/>
        <net name="eth_wrap/tx_axis_fifo_out_tdata[21]"/>
        <net name="eth_wrap/tx_axis_fifo_out_tdata[20]"/>
        <net name="eth_wrap/tx_axis_fifo_out_tdata[19]"/>
        <net name="eth_wrap/tx_axis_fifo_out_tdata[18]"/>
        <net name="eth_wrap/tx_axis_fifo_out_tdata[17]"/>
        <net name="eth_wrap/tx_axis_fifo_out_tdata[16]"/>
        <net name="eth_wrap/tx_axis_fifo_out_tdata[15]"/>
        <net name="eth_wrap/tx_axis_fifo_out_tdata[14]"/>
        <net name="eth_wrap/tx_axis_fifo_out_tdata[13]"/>
        <net name="eth_wrap/tx_axis_fifo_out_tdata[12]"/>
        <net name="eth_wrap/tx_axis_fifo_out_tdata[11]"/>
        <net name="eth_wrap/tx_axis_fifo_out_tdata[10]"/>
        <net name="eth_wrap/tx_axis_fifo_out_tdata[9]"/>
        <net name="eth_wrap/tx_axis_fifo_out_tdata[8]"/>
        <net name="eth_wrap/tx_axis_fifo_out_tdata[7]"/>
        <net name="eth_wrap/tx_axis_fifo_out_tdata[6]"/>
        <net name="eth_wrap/tx_axis_fifo_out_tdata[5]"/>
        <net name="eth_wrap/tx_axis_fifo_out_tdata[4]"/>
        <net name="eth_wrap/tx_axis_fifo_out_tdata[3]"/>
        <net name="eth_wrap/tx_axis_fifo_out_tdata[2]"/>
        <net name="eth_wrap/tx_axis_fifo_out_tdata[1]"/>
        <net name="eth_wrap/tx_axis_fifo_out_tdata[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq8&apos;hXX"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="eth_wrap/eth_wrapper_internals"/>
        <Option Id="PROBE_PORT" value="5"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="8"/>
      </probeOptions>
      <nets>
        <net name="eth_wrap/tx_axis_fifo_out_tkeep[7]"/>
        <net name="eth_wrap/tx_axis_fifo_out_tkeep[6]"/>
        <net name="eth_wrap/tx_axis_fifo_out_tkeep[5]"/>
        <net name="eth_wrap/tx_axis_fifo_out_tkeep[4]"/>
        <net name="eth_wrap/tx_axis_fifo_out_tkeep[3]"/>
        <net name="eth_wrap/tx_axis_fifo_out_tkeep[2]"/>
        <net name="eth_wrap/tx_axis_fifo_out_tkeep[1]"/>
        <net name="eth_wrap/tx_axis_fifo_out_tkeep[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="eth_wrap/eth_wrapper_internals"/>
        <Option Id="PROBE_PORT" value="6"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="eth_wrap/tx_axis_fifo_out_tlast"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="eth_wrap/eth_wrapper_internals"/>
        <Option Id="PROBE_PORT" value="7"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="eth_wrap/tx_axis_frame_tready"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq64&apos;hXXXX_XXXX_XXXX_XXXX"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="eth_wrap/eth_wrapper_internals"/>
        <Option Id="PROBE_PORT" value="8"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="64"/>
      </probeOptions>
      <nets>
        <net name="eth_wrap/tx_axis_eth_tdata[63]"/>
        <net name="eth_wrap/tx_axis_eth_tdata[62]"/>
        <net name="eth_wrap/tx_axis_eth_tdata[61]"/>
        <net name="eth_wrap/tx_axis_eth_tdata[60]"/>
        <net name="eth_wrap/tx_axis_eth_tdata[59]"/>
        <net name="eth_wrap/tx_axis_eth_tdata[58]"/>
        <net name="eth_wrap/tx_axis_eth_tdata[57]"/>
        <net name="eth_wrap/tx_axis_eth_tdata[56]"/>
        <net name="eth_wrap/tx_axis_eth_tdata[55]"/>
        <net name="eth_wrap/tx_axis_eth_tdata[54]"/>
        <net name="eth_wrap/tx_axis_eth_tdata[53]"/>
        <net name="eth_wrap/tx_axis_eth_tdata[52]"/>
        <net name="eth_wrap/tx_axis_eth_tdata[51]"/>
        <net name="eth_wrap/tx_axis_eth_tdata[50]"/>
        <net name="eth_wrap/tx_axis_eth_tdata[49]"/>
        <net name="eth_wrap/tx_axis_eth_tdata[48]"/>
        <net name="eth_wrap/tx_axis_eth_tdata[47]"/>
        <net name="eth_wrap/tx_axis_eth_tdata[46]"/>
        <net name="eth_wrap/tx_axis_eth_tdata[45]"/>
        <net name="eth_wrap/tx_axis_eth_tdata[44]"/>
        <net name="eth_wrap/tx_axis_eth_tdata[43]"/>
        <net name="eth_wrap/tx_axis_eth_tdata[42]"/>
        <net name="eth_wrap/tx_axis_eth_tdata[41]"/>
        <net name="eth_wrap/tx_axis_eth_tdata[40]"/>
        <net name="eth_wrap/tx_axis_eth_tdata[39]"/>
        <net name="eth_wrap/tx_axis_eth_tdata[38]"/>
        <net name="eth_wrap/tx_axis_eth_tdata[37]"/>
        <net name="eth_wrap/tx_axis_eth_tdata[36]"/>
        <net name="eth_wrap/tx_axis_eth_tdata[35]"/>
        <net name="eth_wrap/tx_axis_eth_tdata[34]"/>
        <net name="eth_wrap/tx_axis_eth_tdata[33]"/>
        <net name="eth_wrap/tx_axis_eth_tdata[32]"/>
        <net name="eth_wrap/tx_axis_eth_tdata[31]"/>
        <net name="eth_wrap/tx_axis_eth_tdata[30]"/>
        <net name="eth_wrap/tx_axis_eth_tdata[29]"/>
        <net name="eth_wrap/tx_axis_eth_tdata[28]"/>
        <net name="eth_wrap/tx_axis_eth_tdata[27]"/>
        <net name="eth_wrap/tx_axis_eth_tdata[26]"/>
        <net name="eth_wrap/tx_axis_eth_tdata[25]"/>
        <net name="eth_wrap/tx_axis_eth_tdata[24]"/>
        <net name="eth_wrap/tx_axis_eth_tdata[23]"/>
        <net name="eth_wrap/tx_axis_eth_tdata[22]"/>
        <net name="eth_wrap/tx_axis_eth_tdata[21]"/>
        <net name="eth_wrap/tx_axis_eth_tdata[20]"/>
        <net name="eth_wrap/tx_axis_eth_tdata[19]"/>
        <net name="eth_wrap/tx_axis_eth_tdata[18]"/>
        <net name="eth_wrap/tx_axis_eth_tdata[17]"/>
        <net name="eth_wrap/tx_axis_eth_tdata[16]"/>
        <net name="eth_wrap/tx_axis_eth_tdata[15]"/>
        <net name="eth_wrap/tx_axis_eth_tdata[14]"/>
        <net name="eth_wrap/tx_axis_eth_tdata[13]"/>
        <net name="eth_wrap/tx_axis_eth_tdata[12]"/>
        <net name="eth_wrap/tx_axis_eth_tdata[11]"/>
        <net name="eth_wrap/tx_axis_eth_tdata[10]"/>
        <net name="eth_wrap/tx_axis_eth_tdata[9]"/>
        <net name="eth_wrap/tx_axis_eth_tdata[8]"/>
        <net name="eth_wrap/tx_axis_eth_tdata[7]"/>
        <net name="eth_wrap/tx_axis_eth_tdata[6]"/>
        <net name="eth_wrap/tx_axis_eth_tdata[5]"/>
        <net name="eth_wrap/tx_axis_eth_tdata[4]"/>
        <net name="eth_wrap/tx_axis_eth_tdata[3]"/>
        <net name="eth_wrap/tx_axis_eth_tdata[2]"/>
        <net name="eth_wrap/tx_axis_eth_tdata[1]"/>
        <net name="eth_wrap/tx_axis_eth_tdata[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq8&apos;hXX"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="eth_wrap/eth_wrapper_internals"/>
        <Option Id="PROBE_PORT" value="9"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="8"/>
      </probeOptions>
      <nets>
        <net name="eth_wrap/tx_axis_eth_tkeep[7]"/>
        <net name="eth_wrap/tx_axis_eth_tkeep[6]"/>
        <net name="eth_wrap/tx_axis_eth_tkeep[5]"/>
        <net name="eth_wrap/tx_axis_eth_tkeep[4]"/>
        <net name="eth_wrap/tx_axis_eth_tkeep[3]"/>
        <net name="eth_wrap/tx_axis_eth_tkeep[2]"/>
        <net name="eth_wrap/tx_axis_eth_tkeep[1]"/>
        <net name="eth_wrap/tx_axis_eth_tkeep[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="eth_wrap/eth_wrapper_internals"/>
        <Option Id="PROBE_PORT" value="10"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="eth_wrap/in00"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="eth_wrap/eth_wrapper_internals"/>
        <Option Id="PROBE_PORT" value="11"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="eth_wrap/tx_axis_eth_tlast"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="eth_wrap/eth_wrapper_internals"/>
        <Option Id="PROBE_PORT" value="12"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="eth_wrap/tx_axis_eth_tready"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="example_design/your_instance_name"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="example_design/tx_axis_aresetn"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="example_design/your_instance_name"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="example_design/pat_gen_start"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="example_design/your_instance_name"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="example_design/reset_error_sync"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="example_design/your_instance_name"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="example_design/n_0_0"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="example_design/your_instance_name"/>
        <Option Id="PROBE_PORT" value="4"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="example_design/n_0_2"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="example_design/your_instance_name"/>
        <Option Id="PROBE_PORT" value="5"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="example_design/frame_error"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="example_design/your_instance_name"/>
        <Option Id="PROBE_PORT" value="6"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="example_design/gen_active_flash"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="example_design/your_instance_name"/>
        <Option Id="PROBE_PORT" value="7"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="example_design/check_active_flash"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq64&apos;hXXXX_XXXX_XXXX_XXXX"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="example_design/your_instance_name"/>
        <Option Id="PROBE_PORT" value="8"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="64"/>
      </probeOptions>
      <nets>
        <net name="example_design/tx_axis_tdata[63]"/>
        <net name="example_design/tx_axis_tdata[62]"/>
        <net name="example_design/tx_axis_tdata[61]"/>
        <net name="example_design/tx_axis_tdata[60]"/>
        <net name="example_design/tx_axis_tdata[59]"/>
        <net name="example_design/tx_axis_tdata[58]"/>
        <net name="example_design/tx_axis_tdata[57]"/>
        <net name="example_design/tx_axis_tdata[56]"/>
        <net name="example_design/tx_axis_tdata[55]"/>
        <net name="example_design/tx_axis_tdata[54]"/>
        <net name="example_design/tx_axis_tdata[53]"/>
        <net name="example_design/tx_axis_tdata[52]"/>
        <net name="example_design/tx_axis_tdata[51]"/>
        <net name="example_design/tx_axis_tdata[50]"/>
        <net name="example_design/tx_axis_tdata[49]"/>
        <net name="example_design/tx_axis_tdata[48]"/>
        <net name="example_design/tx_axis_tdata[47]"/>
        <net name="example_design/tx_axis_tdata[46]"/>
        <net name="example_design/tx_axis_tdata[45]"/>
        <net name="example_design/tx_axis_tdata[44]"/>
        <net name="example_design/tx_axis_tdata[43]"/>
        <net name="example_design/tx_axis_tdata[42]"/>
        <net name="example_design/tx_axis_tdata[41]"/>
        <net name="example_design/tx_axis_tdata[40]"/>
        <net name="example_design/tx_axis_tdata[39]"/>
        <net name="example_design/tx_axis_tdata[38]"/>
        <net name="example_design/tx_axis_tdata[37]"/>
        <net name="example_design/tx_axis_tdata[36]"/>
        <net name="example_design/tx_axis_tdata[35]"/>
        <net name="example_design/tx_axis_tdata[34]"/>
        <net name="example_design/tx_axis_tdata[33]"/>
        <net name="example_design/tx_axis_tdata[32]"/>
        <net name="example_design/tx_axis_tdata[31]"/>
        <net name="example_design/tx_axis_tdata[30]"/>
        <net name="example_design/tx_axis_tdata[29]"/>
        <net name="example_design/tx_axis_tdata[28]"/>
        <net name="example_design/tx_axis_tdata[27]"/>
        <net name="example_design/tx_axis_tdata[26]"/>
        <net name="example_design/tx_axis_tdata[25]"/>
        <net name="example_design/tx_axis_tdata[24]"/>
        <net name="example_design/tx_axis_tdata[23]"/>
        <net name="example_design/tx_axis_tdata[22]"/>
        <net name="example_design/tx_axis_tdata[21]"/>
        <net name="example_design/tx_axis_tdata[20]"/>
        <net name="example_design/tx_axis_tdata[19]"/>
        <net name="example_design/tx_axis_tdata[18]"/>
        <net name="example_design/tx_axis_tdata[17]"/>
        <net name="example_design/tx_axis_tdata[16]"/>
        <net name="example_design/tx_axis_tdata[15]"/>
        <net name="example_design/tx_axis_tdata[14]"/>
        <net name="example_design/tx_axis_tdata[13]"/>
        <net name="example_design/tx_axis_tdata[12]"/>
        <net name="example_design/tx_axis_tdata[11]"/>
        <net name="example_design/tx_axis_tdata[10]"/>
        <net name="example_design/tx_axis_tdata[9]"/>
        <net name="example_design/tx_axis_tdata[8]"/>
        <net name="example_design/tx_axis_tdata[7]"/>
        <net name="example_design/tx_axis_tdata[6]"/>
        <net name="example_design/tx_axis_tdata[5]"/>
        <net name="example_design/tx_axis_tdata[4]"/>
        <net name="example_design/tx_axis_tdata[3]"/>
        <net name="example_design/tx_axis_tdata[2]"/>
        <net name="example_design/tx_axis_tdata[1]"/>
        <net name="example_design/tx_axis_tdata[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq8&apos;hXX"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="example_design/your_instance_name"/>
        <Option Id="PROBE_PORT" value="9"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="8"/>
      </probeOptions>
      <nets>
        <net name="example_design/tx_axis_tkeep[7]"/>
        <net name="example_design/tx_axis_tkeep[6]"/>
        <net name="example_design/tx_axis_tkeep[5]"/>
        <net name="example_design/tx_axis_tkeep[4]"/>
        <net name="example_design/tx_axis_tkeep[3]"/>
        <net name="example_design/tx_axis_tkeep[2]"/>
        <net name="example_design/tx_axis_tkeep[1]"/>
        <net name="example_design/tx_axis_tkeep[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="example_design/your_instance_name"/>
        <Option Id="PROBE_PORT" value="10"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="example_design/tx_axis_tvalid"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="example_design/your_instance_name"/>
        <Option Id="PROBE_PORT" value="11"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="example_design/tx_axis_tlast"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="example_design/your_instance_name"/>
        <Option Id="PROBE_PORT" value="12"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="example_design/tx_axis_tready"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq64&apos;hXXXX_XXXX_XXXX_XXXX"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="example_design/your_instance_name"/>
        <Option Id="PROBE_PORT" value="13"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="64"/>
      </probeOptions>
      <nets>
        <net name="example_design/tx_axis_frame_tdata[63]"/>
        <net name="example_design/tx_axis_frame_tdata[62]"/>
        <net name="example_design/tx_axis_frame_tdata[61]"/>
        <net name="example_design/tx_axis_frame_tdata[60]"/>
        <net name="example_design/tx_axis_frame_tdata[59]"/>
        <net name="example_design/tx_axis_frame_tdata[58]"/>
        <net name="example_design/tx_axis_frame_tdata[57]"/>
        <net name="example_design/tx_axis_frame_tdata[56]"/>
        <net name="example_design/tx_axis_frame_tdata[55]"/>
        <net name="example_design/tx_axis_frame_tdata[54]"/>
        <net name="example_design/tx_axis_frame_tdata[53]"/>
        <net name="example_design/tx_axis_frame_tdata[52]"/>
        <net name="example_design/tx_axis_frame_tdata[51]"/>
        <net name="example_design/tx_axis_frame_tdata[50]"/>
        <net name="example_design/tx_axis_frame_tdata[49]"/>
        <net name="example_design/tx_axis_frame_tdata[48]"/>
        <net name="example_design/tx_axis_frame_tdata[47]"/>
        <net name="example_design/tx_axis_frame_tdata[46]"/>
        <net name="example_design/tx_axis_frame_tdata[45]"/>
        <net name="example_design/tx_axis_frame_tdata[44]"/>
        <net name="example_design/tx_axis_frame_tdata[43]"/>
        <net name="example_design/tx_axis_frame_tdata[42]"/>
        <net name="example_design/tx_axis_frame_tdata[41]"/>
        <net name="example_design/tx_axis_frame_tdata[40]"/>
        <net name="example_design/tx_axis_frame_tdata[39]"/>
        <net name="example_design/tx_axis_frame_tdata[38]"/>
        <net name="example_design/tx_axis_frame_tdata[37]"/>
        <net name="example_design/tx_axis_frame_tdata[36]"/>
        <net name="example_design/tx_axis_frame_tdata[35]"/>
        <net name="example_design/tx_axis_frame_tdata[34]"/>
        <net name="example_design/tx_axis_frame_tdata[33]"/>
        <net name="example_design/tx_axis_frame_tdata[32]"/>
        <net name="example_design/tx_axis_frame_tdata[31]"/>
        <net name="example_design/tx_axis_frame_tdata[30]"/>
        <net name="example_design/tx_axis_frame_tdata[29]"/>
        <net name="example_design/tx_axis_frame_tdata[28]"/>
        <net name="example_design/tx_axis_frame_tdata[27]"/>
        <net name="example_design/tx_axis_frame_tdata[26]"/>
        <net name="example_design/tx_axis_frame_tdata[25]"/>
        <net name="example_design/tx_axis_frame_tdata[24]"/>
        <net name="example_design/tx_axis_frame_tdata[23]"/>
        <net name="example_design/tx_axis_frame_tdata[22]"/>
        <net name="example_design/tx_axis_frame_tdata[21]"/>
        <net name="example_design/tx_axis_frame_tdata[20]"/>
        <net name="example_design/tx_axis_frame_tdata[19]"/>
        <net name="example_design/tx_axis_frame_tdata[18]"/>
        <net name="example_design/tx_axis_frame_tdata[17]"/>
        <net name="example_design/tx_axis_frame_tdata[16]"/>
        <net name="example_design/tx_axis_frame_tdata[15]"/>
        <net name="example_design/tx_axis_frame_tdata[14]"/>
        <net name="example_design/tx_axis_frame_tdata[13]"/>
        <net name="example_design/tx_axis_frame_tdata[12]"/>
        <net name="example_design/tx_axis_frame_tdata[11]"/>
        <net name="example_design/tx_axis_frame_tdata[10]"/>
        <net name="example_design/tx_axis_frame_tdata[9]"/>
        <net name="example_design/tx_axis_frame_tdata[8]"/>
        <net name="example_design/tx_axis_frame_tdata[7]"/>
        <net name="example_design/tx_axis_frame_tdata[6]"/>
        <net name="example_design/tx_axis_frame_tdata[5]"/>
        <net name="example_design/tx_axis_frame_tdata[4]"/>
        <net name="example_design/tx_axis_frame_tdata[3]"/>
        <net name="example_design/tx_axis_frame_tdata[2]"/>
        <net name="example_design/tx_axis_frame_tdata[1]"/>
        <net name="example_design/tx_axis_frame_tdata[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq8&apos;hXX"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="example_design/your_instance_name"/>
        <Option Id="PROBE_PORT" value="14"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="8"/>
      </probeOptions>
      <nets>
        <net name="example_design/tx_axis_frame_tkeep[7]"/>
        <net name="example_design/tx_axis_frame_tkeep[6]"/>
        <net name="example_design/tx_axis_frame_tkeep[5]"/>
        <net name="example_design/tx_axis_frame_tkeep[4]"/>
        <net name="example_design/tx_axis_frame_tkeep[3]"/>
        <net name="example_design/tx_axis_frame_tkeep[2]"/>
        <net name="example_design/tx_axis_frame_tkeep[1]"/>
        <net name="example_design/tx_axis_frame_tkeep[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="example_design/your_instance_name"/>
        <Option Id="PROBE_PORT" value="15"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="example_design/tx_axis_frame_tvalid"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="example_design/your_instance_name"/>
        <Option Id="PROBE_PORT" value="16"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="example_design/tx_axis_frame_tlast"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="example_design/your_instance_name"/>
        <Option Id="PROBE_PORT" value="17"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="example_design/tx_axis_frame_tready"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="CORE_LOCATION" value="1:2"/>
        <Option Id="HW_ILA" value="frm_buffer/dpr_signals"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="32"/>
      </probeOptions>
      <nets>
        <net name="frm_buffer/write_data[31]"/>
        <net name="frm_buffer/write_data[30]"/>
        <net name="frm_buffer/write_data[29]"/>
        <net name="frm_buffer/write_data[28]"/>
        <net name="frm_buffer/write_data[27]"/>
        <net name="frm_buffer/write_data[26]"/>
        <net name="frm_buffer/write_data[25]"/>
        <net name="frm_buffer/write_data[24]"/>
        <net name="frm_buffer/write_data[23]"/>
        <net name="frm_buffer/write_data[22]"/>
        <net name="frm_buffer/write_data[21]"/>
        <net name="frm_buffer/write_data[20]"/>
        <net name="frm_buffer/write_data[19]"/>
        <net name="frm_buffer/write_data[18]"/>
        <net name="frm_buffer/write_data[17]"/>
        <net name="frm_buffer/write_data[16]"/>
        <net name="frm_buffer/write_data[15]"/>
        <net name="frm_buffer/write_data[14]"/>
        <net name="frm_buffer/write_data[13]"/>
        <net name="frm_buffer/write_data[12]"/>
        <net name="frm_buffer/write_data[11]"/>
        <net name="frm_buffer/write_data[10]"/>
        <net name="frm_buffer/write_data[9]"/>
        <net name="frm_buffer/write_data[8]"/>
        <net name="frm_buffer/write_data[7]"/>
        <net name="frm_buffer/write_data[6]"/>
        <net name="frm_buffer/write_data[5]"/>
        <net name="frm_buffer/write_data[4]"/>
        <net name="frm_buffer/write_data[3]"/>
        <net name="frm_buffer/write_data[2]"/>
        <net name="frm_buffer/write_data[1]"/>
        <net name="frm_buffer/write_data[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq3&apos;hX"/>
        <Option Id="CORE_LOCATION" value="1:2"/>
        <Option Id="HW_ILA" value="frm_buffer/dpr_signals"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="3"/>
      </probeOptions>
      <nets>
        <net name="frm_buffer/write_state[2]"/>
        <net name="frm_buffer/write_state[1]"/>
        <net name="frm_buffer/write_state[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="CORE_LOCATION" value="1:2"/>
        <Option Id="HW_ILA" value="frm_buffer/dpr_signals"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="frm_buffer/write_enable"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq12&apos;hXXX"/>
        <Option Id="CORE_LOCATION" value="1:2"/>
        <Option Id="HW_ILA" value="frm_buffer/dpr_signals"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="12"/>
      </probeOptions>
      <nets>
        <net name="frm_buffer/write_address[11]"/>
        <net name="frm_buffer/write_address[10]"/>
        <net name="frm_buffer/write_address[9]"/>
        <net name="frm_buffer/write_address[8]"/>
        <net name="frm_buffer/write_address[7]"/>
        <net name="frm_buffer/write_address[6]"/>
        <net name="frm_buffer/write_address[5]"/>
        <net name="frm_buffer/write_address[4]"/>
        <net name="frm_buffer/write_address[3]"/>
        <net name="frm_buffer/write_address[2]"/>
        <net name="frm_buffer/write_address[1]"/>
        <net name="frm_buffer/write_address[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="CORE_LOCATION" value="1:2"/>
        <Option Id="HW_ILA" value="frm_buffer/dpr_signals"/>
        <Option Id="PROBE_PORT" value="4"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="frm_buffer/is_area_a_written"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq3&apos;hX"/>
        <Option Id="CORE_LOCATION" value="1:2"/>
        <Option Id="HW_ILA" value="frm_buffer/dpr_signals"/>
        <Option Id="PROBE_PORT" value="5"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="3"/>
      </probeOptions>
      <nets>
        <net name="frm_buffer/write_delay_clk[2]"/>
        <net name="frm_buffer/write_delay_clk[1]"/>
        <net name="frm_buffer/write_delay_clk[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="CORE_LOCATION" value="1:2"/>
        <Option Id="HW_ILA" value="frm_buffer/dpr_signals"/>
        <Option Id="PROBE_PORT" value="6"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="frm_buffer/dpr_write_enable"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="CORE_LOCATION" value="1:2"/>
        <Option Id="HW_ILA" value="frm_buffer/dpr_signals"/>
        <Option Id="PROBE_PORT" value="7"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="frm_buffer/area_a_valid"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="CORE_LOCATION" value="1:2"/>
        <Option Id="HW_ILA" value="frm_buffer/dpr_signals"/>
        <Option Id="PROBE_PORT" value="8"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="frm_buffer/area_b_valid"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq12&apos;hXXX"/>
        <Option Id="CORE_LOCATION" value="1:2"/>
        <Option Id="HW_ILA" value="frm_buffer/dpr_signals"/>
        <Option Id="PROBE_PORT" value="9"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="12"/>
      </probeOptions>
      <nets>
        <net name="frm_buffer/maximal_write_address[11]"/>
        <net name="frm_buffer/maximal_write_address[10]"/>
        <net name="frm_buffer/maximal_write_address[9]"/>
        <net name="frm_buffer/maximal_write_address[8]"/>
        <net name="frm_buffer/maximal_write_address[7]"/>
        <net name="frm_buffer/maximal_write_address[6]"/>
        <net name="frm_buffer/maximal_write_address[5]"/>
        <net name="frm_buffer/maximal_write_address[4]"/>
        <net name="frm_buffer/maximal_write_address[3]"/>
        <net name="frm_buffer/maximal_write_address[2]"/>
        <net name="frm_buffer/maximal_write_address[1]"/>
        <net name="frm_buffer/maximal_write_address[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="CORE_LOCATION" value="1:2"/>
        <Option Id="HW_ILA" value="frm_buffer/dpr_signals"/>
        <Option Id="PROBE_PORT" value="10"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="32"/>
      </probeOptions>
      <nets>
        <net name="frm_buffer/prev_wrFrameId_1[31]"/>
        <net name="frm_buffer/prev_wrFrameId_1[30]"/>
        <net name="frm_buffer/prev_wrFrameId_1[29]"/>
        <net name="frm_buffer/prev_wrFrameId_1[28]"/>
        <net name="frm_buffer/prev_wrFrameId_1[27]"/>
        <net name="frm_buffer/prev_wrFrameId_1[26]"/>
        <net name="frm_buffer/prev_wrFrameId_1[25]"/>
        <net name="frm_buffer/prev_wrFrameId_1[24]"/>
        <net name="frm_buffer/prev_wrFrameId_1[23]"/>
        <net name="frm_buffer/prev_wrFrameId_1[22]"/>
        <net name="frm_buffer/prev_wrFrameId_1[21]"/>
        <net name="frm_buffer/prev_wrFrameId_1[20]"/>
        <net name="frm_buffer/prev_wrFrameId_1[19]"/>
        <net name="frm_buffer/prev_wrFrameId_1[18]"/>
        <net name="frm_buffer/prev_wrFrameId_1[17]"/>
        <net name="frm_buffer/prev_wrFrameId_1[16]"/>
        <net name="frm_buffer/prev_wrFrameId_1[15]"/>
        <net name="frm_buffer/prev_wrFrameId_1[14]"/>
        <net name="frm_buffer/prev_wrFrameId_1[13]"/>
        <net name="frm_buffer/prev_wrFrameId_1[12]"/>
        <net name="frm_buffer/prev_wrFrameId_1[11]"/>
        <net name="frm_buffer/prev_wrFrameId_1[10]"/>
        <net name="frm_buffer/prev_wrFrameId_1[9]"/>
        <net name="frm_buffer/prev_wrFrameId_1[8]"/>
        <net name="frm_buffer/prev_wrFrameId_1[7]"/>
        <net name="frm_buffer/prev_wrFrameId_1[6]"/>
        <net name="frm_buffer/prev_wrFrameId_1[5]"/>
        <net name="frm_buffer/prev_wrFrameId_1[4]"/>
        <net name="frm_buffer/prev_wrFrameId_1[3]"/>
        <net name="frm_buffer/prev_wrFrameId_1[2]"/>
        <net name="frm_buffer/prev_wrFrameId_1[1]"/>
        <net name="frm_buffer/prev_wrFrameId_1[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="CORE_LOCATION" value="1:2"/>
        <Option Id="HW_ILA" value="frm_buffer/dpr_signals"/>
        <Option Id="PROBE_PORT" value="11"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="32"/>
      </probeOptions>
      <nets>
        <net name="frm_buffer/wrFrameId[31]"/>
        <net name="frm_buffer/wrFrameId[30]"/>
        <net name="frm_buffer/wrFrameId[29]"/>
        <net name="frm_buffer/wrFrameId[28]"/>
        <net name="frm_buffer/wrFrameId[27]"/>
        <net name="frm_buffer/wrFrameId[26]"/>
        <net name="frm_buffer/wrFrameId[25]"/>
        <net name="frm_buffer/wrFrameId[24]"/>
        <net name="frm_buffer/wrFrameId[23]"/>
        <net name="frm_buffer/wrFrameId[22]"/>
        <net name="frm_buffer/wrFrameId[21]"/>
        <net name="frm_buffer/wrFrameId[20]"/>
        <net name="frm_buffer/wrFrameId[19]"/>
        <net name="frm_buffer/wrFrameId[18]"/>
        <net name="frm_buffer/wrFrameId[17]"/>
        <net name="frm_buffer/wrFrameId[16]"/>
        <net name="frm_buffer/wrFrameId[15]"/>
        <net name="frm_buffer/wrFrameId[14]"/>
        <net name="frm_buffer/wrFrameId[13]"/>
        <net name="frm_buffer/wrFrameId[12]"/>
        <net name="frm_buffer/wrFrameId[11]"/>
        <net name="frm_buffer/wrFrameId[10]"/>
        <net name="frm_buffer/wrFrameId[9]"/>
        <net name="frm_buffer/wrFrameId[8]"/>
        <net name="frm_buffer/wrFrameId[7]"/>
        <net name="frm_buffer/wrFrameId[6]"/>
        <net name="frm_buffer/wrFrameId[5]"/>
        <net name="frm_buffer/wrFrameId[4]"/>
        <net name="frm_buffer/wrFrameId[3]"/>
        <net name="frm_buffer/wrFrameId[2]"/>
        <net name="frm_buffer/wrFrameId[1]"/>
        <net name="frm_buffer/wrFrameId[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq12&apos;hXXX"/>
        <Option Id="CORE_LOCATION" value="1:3"/>
        <Option Id="HW_ILA" value="frm_buffer/ila_dpr_read_part"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="12"/>
      </probeOptions>
      <nets>
        <net name="frm_buffer/maximal_read_address[11]"/>
        <net name="frm_buffer/maximal_read_address[10]"/>
        <net name="frm_buffer/maximal_read_address[9]"/>
        <net name="frm_buffer/maximal_read_address[8]"/>
        <net name="frm_buffer/maximal_read_address[7]"/>
        <net name="frm_buffer/maximal_read_address[6]"/>
        <net name="frm_buffer/maximal_read_address[5]"/>
        <net name="frm_buffer/maximal_read_address[4]"/>
        <net name="frm_buffer/maximal_read_address[3]"/>
        <net name="frm_buffer/maximal_read_address[2]"/>
        <net name="frm_buffer/maximal_read_address[1]"/>
        <net name="frm_buffer/maximal_read_address[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="CORE_LOCATION" value="1:3"/>
        <Option Id="HW_ILA" value="frm_buffer/ila_dpr_read_part"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="frm_buffer/read_area_is_a"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="CORE_LOCATION" value="1:3"/>
        <Option Id="HW_ILA" value="frm_buffer/ila_dpr_read_part"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="frm_buffer/prev_is_area_a_written"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="CORE_LOCATION" value="1:3"/>
        <Option Id="HW_ILA" value="frm_buffer/ila_dpr_read_part"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="32"/>
      </probeOptions>
      <nets>
        <net name="frm_buffer/swaped_data_from_dpr_1[63]"/>
        <net name="frm_buffer/swaped_data_from_dpr_1[62]"/>
        <net name="frm_buffer/swaped_data_from_dpr_1[61]"/>
        <net name="frm_buffer/swaped_data_from_dpr_1[60]"/>
        <net name="frm_buffer/swaped_data_from_dpr_1[59]"/>
        <net name="frm_buffer/swaped_data_from_dpr_1[58]"/>
        <net name="frm_buffer/swaped_data_from_dpr_1[57]"/>
        <net name="frm_buffer/swaped_data_from_dpr_1[56]"/>
        <net name="frm_buffer/swaped_data_from_dpr_1[55]"/>
        <net name="frm_buffer/swaped_data_from_dpr_1[54]"/>
        <net name="frm_buffer/swaped_data_from_dpr_1[53]"/>
        <net name="frm_buffer/swaped_data_from_dpr_1[52]"/>
        <net name="frm_buffer/swaped_data_from_dpr_1[51]"/>
        <net name="frm_buffer/swaped_data_from_dpr_1[50]"/>
        <net name="frm_buffer/swaped_data_from_dpr_1[49]"/>
        <net name="frm_buffer/swaped_data_from_dpr_1[48]"/>
        <net name="frm_buffer/swaped_data_from_dpr_1[47]"/>
        <net name="frm_buffer/swaped_data_from_dpr_1[46]"/>
        <net name="frm_buffer/swaped_data_from_dpr_1[45]"/>
        <net name="frm_buffer/swaped_data_from_dpr_1[44]"/>
        <net name="frm_buffer/swaped_data_from_dpr_1[43]"/>
        <net name="frm_buffer/swaped_data_from_dpr_1[42]"/>
        <net name="frm_buffer/swaped_data_from_dpr_1[41]"/>
        <net name="frm_buffer/swaped_data_from_dpr_1[40]"/>
        <net name="frm_buffer/swaped_data_from_dpr_1[39]"/>
        <net name="frm_buffer/swaped_data_from_dpr_1[38]"/>
        <net name="frm_buffer/swaped_data_from_dpr_1[37]"/>
        <net name="frm_buffer/swaped_data_from_dpr_1[36]"/>
        <net name="frm_buffer/swaped_data_from_dpr_1[35]"/>
        <net name="frm_buffer/swaped_data_from_dpr_1[34]"/>
        <net name="frm_buffer/swaped_data_from_dpr_1[33]"/>
        <net name="frm_buffer/swaped_data_from_dpr_1[32]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="CORE_LOCATION" value="1:3"/>
        <Option Id="HW_ILA" value="frm_buffer/ila_dpr_read_part"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="32"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="32"/>
      </probeOptions>
      <nets>
        <net name="frm_buffer/swaped_data_from_dpr_2[31]"/>
        <net name="frm_buffer/swaped_data_from_dpr_2[30]"/>
        <net name="frm_buffer/swaped_data_from_dpr_2[29]"/>
        <net name="frm_buffer/swaped_data_from_dpr_2[28]"/>
        <net name="frm_buffer/swaped_data_from_dpr_2[27]"/>
        <net name="frm_buffer/swaped_data_from_dpr_2[26]"/>
        <net name="frm_buffer/swaped_data_from_dpr_2[25]"/>
        <net name="frm_buffer/swaped_data_from_dpr_2[24]"/>
        <net name="frm_buffer/swaped_data_from_dpr_2[23]"/>
        <net name="frm_buffer/swaped_data_from_dpr_2[22]"/>
        <net name="frm_buffer/swaped_data_from_dpr_2[21]"/>
        <net name="frm_buffer/swaped_data_from_dpr_2[20]"/>
        <net name="frm_buffer/swaped_data_from_dpr_2[19]"/>
        <net name="frm_buffer/swaped_data_from_dpr_2[18]"/>
        <net name="frm_buffer/swaped_data_from_dpr_2[17]"/>
        <net name="frm_buffer/swaped_data_from_dpr_2[16]"/>
        <net name="frm_buffer/swaped_data_from_dpr_2[15]"/>
        <net name="frm_buffer/swaped_data_from_dpr_2[14]"/>
        <net name="frm_buffer/swaped_data_from_dpr_2[13]"/>
        <net name="frm_buffer/swaped_data_from_dpr_2[12]"/>
        <net name="frm_buffer/swaped_data_from_dpr_2[11]"/>
        <net name="frm_buffer/swaped_data_from_dpr_2[10]"/>
        <net name="frm_buffer/swaped_data_from_dpr_2[9]"/>
        <net name="frm_buffer/swaped_data_from_dpr_2[8]"/>
        <net name="frm_buffer/swaped_data_from_dpr_2[7]"/>
        <net name="frm_buffer/swaped_data_from_dpr_2[6]"/>
        <net name="frm_buffer/swaped_data_from_dpr_2[5]"/>
        <net name="frm_buffer/swaped_data_from_dpr_2[4]"/>
        <net name="frm_buffer/swaped_data_from_dpr_2[3]"/>
        <net name="frm_buffer/swaped_data_from_dpr_2[2]"/>
        <net name="frm_buffer/swaped_data_from_dpr_2[1]"/>
        <net name="frm_buffer/swaped_data_from_dpr_2[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="CORE_LOCATION" value="1:3"/>
        <Option Id="HW_ILA" value="frm_buffer/ila_dpr_read_part"/>
        <Option Id="PROBE_PORT" value="4"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="frm_buffer/at_least_one_readable_area"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="CORE_LOCATION" value="1:3"/>
        <Option Id="HW_ILA" value="frm_buffer/ila_dpr_read_part"/>
        <Option Id="PROBE_PORT" value="5"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="frm_buffer/data_from_dpr_valid"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="CORE_LOCATION" value="1:3"/>
        <Option Id="HW_ILA" value="frm_buffer/ila_dpr_read_part"/>
        <Option Id="PROBE_PORT" value="6"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="frm_buffer/start_read"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="CORE_LOCATION" value="1:3"/>
        <Option Id="HW_ILA" value="frm_buffer/ila_dpr_read_part"/>
        <Option Id="PROBE_PORT" value="7"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="32"/>
      </probeOptions>
      <nets>
        <net name="frm_buffer/prev_wrFrameId[31]"/>
        <net name="frm_buffer/prev_wrFrameId[30]"/>
        <net name="frm_buffer/prev_wrFrameId[29]"/>
        <net name="frm_buffer/prev_wrFrameId[28]"/>
        <net name="frm_buffer/prev_wrFrameId[27]"/>
        <net name="frm_buffer/prev_wrFrameId[26]"/>
        <net name="frm_buffer/prev_wrFrameId[25]"/>
        <net name="frm_buffer/prev_wrFrameId[24]"/>
        <net name="frm_buffer/prev_wrFrameId[23]"/>
        <net name="frm_buffer/prev_wrFrameId[22]"/>
        <net name="frm_buffer/prev_wrFrameId[21]"/>
        <net name="frm_buffer/prev_wrFrameId[20]"/>
        <net name="frm_buffer/prev_wrFrameId[19]"/>
        <net name="frm_buffer/prev_wrFrameId[18]"/>
        <net name="frm_buffer/prev_wrFrameId[17]"/>
        <net name="frm_buffer/prev_wrFrameId[16]"/>
        <net name="frm_buffer/prev_wrFrameId[15]"/>
        <net name="frm_buffer/prev_wrFrameId[14]"/>
        <net name="frm_buffer/prev_wrFrameId[13]"/>
        <net name="frm_buffer/prev_wrFrameId[12]"/>
        <net name="frm_buffer/prev_wrFrameId[11]"/>
        <net name="frm_buffer/prev_wrFrameId[10]"/>
        <net name="frm_buffer/prev_wrFrameId[9]"/>
        <net name="frm_buffer/prev_wrFrameId[8]"/>
        <net name="frm_buffer/prev_wrFrameId[7]"/>
        <net name="frm_buffer/prev_wrFrameId[6]"/>
        <net name="frm_buffer/prev_wrFrameId[5]"/>
        <net name="frm_buffer/prev_wrFrameId[4]"/>
        <net name="frm_buffer/prev_wrFrameId[3]"/>
        <net name="frm_buffer/prev_wrFrameId[2]"/>
        <net name="frm_buffer/prev_wrFrameId[1]"/>
        <net name="frm_buffer/prev_wrFrameId[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="CORE_LOCATION" value="1:3"/>
        <Option Id="HW_ILA" value="frm_buffer/ila_dpr_read_part"/>
        <Option Id="PROBE_PORT" value="8"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="frm_buffer/active_area_changed"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq11&apos;hXXX"/>
        <Option Id="CORE_LOCATION" value="1:3"/>
        <Option Id="HW_ILA" value="frm_buffer/ila_dpr_read_part"/>
        <Option Id="PROBE_PORT" value="9"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="11"/>
      </probeOptions>
      <nets>
        <net name="frm_buffer/read_address[10]"/>
        <net name="frm_buffer/read_address[9]"/>
        <net name="frm_buffer/read_address[8]"/>
        <net name="frm_buffer/read_address[7]"/>
        <net name="frm_buffer/read_address[6]"/>
        <net name="frm_buffer/read_address[5]"/>
        <net name="frm_buffer/read_address[4]"/>
        <net name="frm_buffer/read_address[3]"/>
        <net name="frm_buffer/read_address[2]"/>
        <net name="frm_buffer/read_address[1]"/>
        <net name="frm_buffer/read_address[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq5&apos;hXX"/>
        <Option Id="CORE_LOCATION" value="1:3"/>
        <Option Id="HW_ILA" value="frm_buffer/ila_dpr_read_part"/>
        <Option Id="PROBE_PORT" value="10"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="5"/>
      </probeOptions>
      <nets>
        <net name="frm_buffer/read_state[4]"/>
        <net name="frm_buffer/read_state[3]"/>
        <net name="frm_buffer/read_state[2]"/>
        <net name="frm_buffer/read_state[1]"/>
        <net name="frm_buffer/read_state[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq6&apos;hXX"/>
        <Option Id="CORE_LOCATION" value="1:3"/>
        <Option Id="HW_ILA" value="frm_buffer/ila_dpr_read_part"/>
        <Option Id="PROBE_PORT" value="11"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="6"/>
      </probeOptions>
      <nets>
        <net name="frm_buffer/column_id[5]"/>
        <net name="frm_buffer/column_id[4]"/>
        <net name="frm_buffer/column_id[3]"/>
        <net name="frm_buffer/column_id[2]"/>
        <net name="frm_buffer/column_id[1]"/>
        <net name="frm_buffer/column_id[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq3&apos;hX"/>
        <Option Id="CORE_LOCATION" value="1:3"/>
        <Option Id="HW_ILA" value="frm_buffer/ila_dpr_read_part"/>
        <Option Id="PROBE_PORT" value="12"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="3"/>
      </probeOptions>
      <nets>
        <net name="frm_buffer/pixels_block_in_column_id[2]"/>
        <net name="frm_buffer/pixels_block_in_column_id[1]"/>
        <net name="frm_buffer/pixels_block_in_column_id[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq8&apos;hXX"/>
        <Option Id="CORE_LOCATION" value="1:3"/>
        <Option Id="HW_ILA" value="frm_buffer/ila_dpr_read_part"/>
        <Option Id="PROBE_PORT" value="13"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="8"/>
      </probeOptions>
      <nets>
        <net name="frm_buffer/last_pixel_in_block[7]"/>
        <net name="frm_buffer/last_pixel_in_block[6]"/>
        <net name="frm_buffer/last_pixel_in_block[5]"/>
        <net name="frm_buffer/last_pixel_in_block[4]"/>
        <net name="frm_buffer/last_pixel_in_block[3]"/>
        <net name="frm_buffer/last_pixel_in_block[2]"/>
        <net name="frm_buffer/last_pixel_in_block[1]"/>
        <net name="frm_buffer/last_pixel_in_block[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq64&apos;hXXXX_XXXX_XXXX_XXXX"/>
        <Option Id="CORE_LOCATION" value="1:3"/>
        <Option Id="HW_ILA" value="frm_buffer/ila_dpr_read_part"/>
        <Option Id="PROBE_PORT" value="14"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="64"/>
      </probeOptions>
      <nets>
        <net name="frm_buffer/swaped_data_from_dpr[63]"/>
        <net name="frm_buffer/swaped_data_from_dpr[62]"/>
        <net name="frm_buffer/swaped_data_from_dpr[61]"/>
        <net name="frm_buffer/swaped_data_from_dpr[60]"/>
        <net name="frm_buffer/swaped_data_from_dpr[59]"/>
        <net name="frm_buffer/swaped_data_from_dpr[58]"/>
        <net name="frm_buffer/swaped_data_from_dpr[57]"/>
        <net name="frm_buffer/swaped_data_from_dpr[56]"/>
        <net name="frm_buffer/swaped_data_from_dpr[55]"/>
        <net name="frm_buffer/swaped_data_from_dpr[54]"/>
        <net name="frm_buffer/swaped_data_from_dpr[53]"/>
        <net name="frm_buffer/swaped_data_from_dpr[52]"/>
        <net name="frm_buffer/swaped_data_from_dpr[51]"/>
        <net name="frm_buffer/swaped_data_from_dpr[50]"/>
        <net name="frm_buffer/swaped_data_from_dpr[49]"/>
        <net name="frm_buffer/swaped_data_from_dpr[48]"/>
        <net name="frm_buffer/swaped_data_from_dpr[47]"/>
        <net name="frm_buffer/swaped_data_from_dpr[46]"/>
        <net name="frm_buffer/swaped_data_from_dpr[45]"/>
        <net name="frm_buffer/swaped_data_from_dpr[44]"/>
        <net name="frm_buffer/swaped_data_from_dpr[43]"/>
        <net name="frm_buffer/swaped_data_from_dpr[42]"/>
        <net name="frm_buffer/swaped_data_from_dpr[41]"/>
        <net name="frm_buffer/swaped_data_from_dpr[40]"/>
        <net name="frm_buffer/swaped_data_from_dpr[39]"/>
        <net name="frm_buffer/swaped_data_from_dpr[38]"/>
        <net name="frm_buffer/swaped_data_from_dpr[37]"/>
        <net name="frm_buffer/swaped_data_from_dpr[36]"/>
        <net name="frm_buffer/swaped_data_from_dpr[35]"/>
        <net name="frm_buffer/swaped_data_from_dpr[34]"/>
        <net name="frm_buffer/swaped_data_from_dpr[33]"/>
        <net name="frm_buffer/swaped_data_from_dpr[32]"/>
        <net name="frm_buffer/swaped_data_from_dpr[31]"/>
        <net name="frm_buffer/swaped_data_from_dpr[30]"/>
        <net name="frm_buffer/swaped_data_from_dpr[29]"/>
        <net name="frm_buffer/swaped_data_from_dpr[28]"/>
        <net name="frm_buffer/swaped_data_from_dpr[27]"/>
        <net name="frm_buffer/swaped_data_from_dpr[26]"/>
        <net name="frm_buffer/swaped_data_from_dpr[25]"/>
        <net name="frm_buffer/swaped_data_from_dpr[24]"/>
        <net name="frm_buffer/swaped_data_from_dpr[23]"/>
        <net name="frm_buffer/swaped_data_from_dpr[22]"/>
        <net name="frm_buffer/swaped_data_from_dpr[21]"/>
        <net name="frm_buffer/swaped_data_from_dpr[20]"/>
        <net name="frm_buffer/swaped_data_from_dpr[19]"/>
        <net name="frm_buffer/swaped_data_from_dpr[18]"/>
        <net name="frm_buffer/swaped_data_from_dpr[17]"/>
        <net name="frm_buffer/swaped_data_from_dpr[16]"/>
        <net name="frm_buffer/swaped_data_from_dpr[15]"/>
        <net name="frm_buffer/swaped_data_from_dpr[14]"/>
        <net name="frm_buffer/swaped_data_from_dpr[13]"/>
        <net name="frm_buffer/swaped_data_from_dpr[12]"/>
        <net name="frm_buffer/swaped_data_from_dpr[11]"/>
        <net name="frm_buffer/swaped_data_from_dpr[10]"/>
        <net name="frm_buffer/swaped_data_from_dpr[9]"/>
        <net name="frm_buffer/swaped_data_from_dpr[8]"/>
        <net name="frm_buffer/swaped_data_from_dpr[7]"/>
        <net name="frm_buffer/swaped_data_from_dpr[6]"/>
        <net name="frm_buffer/swaped_data_from_dpr[5]"/>
        <net name="frm_buffer/swaped_data_from_dpr[4]"/>
        <net name="frm_buffer/swaped_data_from_dpr[3]"/>
        <net name="frm_buffer/swaped_data_from_dpr[2]"/>
        <net name="frm_buffer/swaped_data_from_dpr[1]"/>
        <net name="frm_buffer/swaped_data_from_dpr[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq64&apos;hXXXX_XXXX_XXXX_XXXX"/>
        <Option Id="CORE_LOCATION" value="1:3"/>
        <Option Id="HW_ILA" value="frm_buffer/ila_dpr_read_part"/>
        <Option Id="PROBE_PORT" value="15"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="64"/>
      </probeOptions>
      <nets>
        <net name="frm_buffer/tx_axis_frame_tdata[63]"/>
        <net name="frm_buffer/tx_axis_frame_tdata[62]"/>
        <net name="frm_buffer/tx_axis_frame_tdata[61]"/>
        <net name="frm_buffer/tx_axis_frame_tdata[60]"/>
        <net name="frm_buffer/tx_axis_frame_tdata[59]"/>
        <net name="frm_buffer/tx_axis_frame_tdata[58]"/>
        <net name="frm_buffer/tx_axis_frame_tdata[57]"/>
        <net name="frm_buffer/tx_axis_frame_tdata[56]"/>
        <net name="frm_buffer/tx_axis_frame_tdata[55]"/>
        <net name="frm_buffer/tx_axis_frame_tdata[54]"/>
        <net name="frm_buffer/tx_axis_frame_tdata[53]"/>
        <net name="frm_buffer/tx_axis_frame_tdata[52]"/>
        <net name="frm_buffer/tx_axis_frame_tdata[51]"/>
        <net name="frm_buffer/tx_axis_frame_tdata[50]"/>
        <net name="frm_buffer/tx_axis_frame_tdata[49]"/>
        <net name="frm_buffer/tx_axis_frame_tdata[48]"/>
        <net name="frm_buffer/tx_axis_frame_tdata[47]"/>
        <net name="frm_buffer/tx_axis_frame_tdata[46]"/>
        <net name="frm_buffer/tx_axis_frame_tdata[45]"/>
        <net name="frm_buffer/tx_axis_frame_tdata[44]"/>
        <net name="frm_buffer/tx_axis_frame_tdata[43]"/>
        <net name="frm_buffer/tx_axis_frame_tdata[42]"/>
        <net name="frm_buffer/tx_axis_frame_tdata[41]"/>
        <net name="frm_buffer/tx_axis_frame_tdata[40]"/>
        <net name="frm_buffer/tx_axis_frame_tdata[39]"/>
        <net name="frm_buffer/tx_axis_frame_tdata[38]"/>
        <net name="frm_buffer/tx_axis_frame_tdata[37]"/>
        <net name="frm_buffer/tx_axis_frame_tdata[36]"/>
        <net name="frm_buffer/tx_axis_frame_tdata[35]"/>
        <net name="frm_buffer/tx_axis_frame_tdata[34]"/>
        <net name="frm_buffer/tx_axis_frame_tdata[33]"/>
        <net name="frm_buffer/tx_axis_frame_tdata[32]"/>
        <net name="frm_buffer/tx_axis_frame_tdata[31]"/>
        <net name="frm_buffer/tx_axis_frame_tdata[30]"/>
        <net name="frm_buffer/tx_axis_frame_tdata[29]"/>
        <net name="frm_buffer/tx_axis_frame_tdata[28]"/>
        <net name="frm_buffer/tx_axis_frame_tdata[27]"/>
        <net name="frm_buffer/tx_axis_frame_tdata[26]"/>
        <net name="frm_buffer/tx_axis_frame_tdata[25]"/>
        <net name="frm_buffer/tx_axis_frame_tdata[24]"/>
        <net name="frm_buffer/tx_axis_frame_tdata[23]"/>
        <net name="frm_buffer/tx_axis_frame_tdata[22]"/>
        <net name="frm_buffer/tx_axis_frame_tdata[21]"/>
        <net name="frm_buffer/tx_axis_frame_tdata[20]"/>
        <net name="frm_buffer/tx_axis_frame_tdata[19]"/>
        <net name="frm_buffer/tx_axis_frame_tdata[18]"/>
        <net name="frm_buffer/tx_axis_frame_tdata[17]"/>
        <net name="frm_buffer/tx_axis_frame_tdata[16]"/>
        <net name="frm_buffer/tx_axis_frame_tdata[15]"/>
        <net name="frm_buffer/tx_axis_frame_tdata[14]"/>
        <net name="frm_buffer/tx_axis_frame_tdata[13]"/>
        <net name="frm_buffer/tx_axis_frame_tdata[12]"/>
        <net name="frm_buffer/tx_axis_frame_tdata[11]"/>
        <net name="frm_buffer/tx_axis_frame_tdata[10]"/>
        <net name="frm_buffer/tx_axis_frame_tdata[9]"/>
        <net name="frm_buffer/tx_axis_frame_tdata[8]"/>
        <net name="frm_buffer/tx_axis_frame_tdata[7]"/>
        <net name="frm_buffer/tx_axis_frame_tdata[6]"/>
        <net name="frm_buffer/tx_axis_frame_tdata[5]"/>
        <net name="frm_buffer/tx_axis_frame_tdata[4]"/>
        <net name="frm_buffer/tx_axis_frame_tdata[3]"/>
        <net name="frm_buffer/tx_axis_frame_tdata[2]"/>
        <net name="frm_buffer/tx_axis_frame_tdata[1]"/>
        <net name="frm_buffer/tx_axis_frame_tdata[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq2&apos;hX"/>
        <Option Id="CORE_LOCATION" value="1:3"/>
        <Option Id="HW_ILA" value="frm_buffer/ila_dpr_read_part"/>
        <Option Id="PROBE_PORT" value="16"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="2"/>
      </probeOptions>
      <nets>
        <net name="frm_buffer/tx_axis_frame_tkeep_1[1]"/>
        <net name="frm_buffer/tx_axis_frame_tkeep_1[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="CORE_LOCATION" value="1:3"/>
        <Option Id="HW_ILA" value="frm_buffer/ila_dpr_read_part"/>
        <Option Id="PROBE_PORT" value="16"/>
        <Option Id="PROBE_PORT_BITS" value="2"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="frm_buffer/tx_axis_frame_tkeep_2[1]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="CORE_LOCATION" value="1:3"/>
        <Option Id="HW_ILA" value="frm_buffer/ila_dpr_read_part"/>
        <Option Id="PROBE_PORT" value="16"/>
        <Option Id="PROBE_PORT_BITS" value="3"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="frm_buffer/tx_axis_frame_tkeep_3[1]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="CORE_LOCATION" value="1:3"/>
        <Option Id="HW_ILA" value="frm_buffer/ila_dpr_read_part"/>
        <Option Id="PROBE_PORT" value="16"/>
        <Option Id="PROBE_PORT_BITS" value="4"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="frm_buffer/tx_axis_frame_tkeep_4[1]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="CORE_LOCATION" value="1:3"/>
        <Option Id="HW_ILA" value="frm_buffer/ila_dpr_read_part"/>
        <Option Id="PROBE_PORT" value="16"/>
        <Option Id="PROBE_PORT_BITS" value="5"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="frm_buffer/tx_axis_frame_tkeep_5[1]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="CORE_LOCATION" value="1:3"/>
        <Option Id="HW_ILA" value="frm_buffer/ila_dpr_read_part"/>
        <Option Id="PROBE_PORT" value="16"/>
        <Option Id="PROBE_PORT_BITS" value="6"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="frm_buffer/tx_axis_frame_tkeep_6[1]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="CORE_LOCATION" value="1:3"/>
        <Option Id="HW_ILA" value="frm_buffer/ila_dpr_read_part"/>
        <Option Id="PROBE_PORT" value="16"/>
        <Option Id="PROBE_PORT_BITS" value="7"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="frm_buffer/tx_axis_frame_tkeep[1]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="CORE_LOCATION" value="1:3"/>
        <Option Id="HW_ILA" value="frm_buffer/ila_dpr_read_part"/>
        <Option Id="PROBE_PORT" value="17"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="frm_buffer/tx_axis_frame_tvalid"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="CORE_LOCATION" value="1:3"/>
        <Option Id="HW_ILA" value="frm_buffer/ila_dpr_read_part"/>
        <Option Id="PROBE_PORT" value="18"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="frm_buffer/in00"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="CORE_LOCATION" value="1:3"/>
        <Option Id="HW_ILA" value="frm_buffer/ila_dpr_read_part"/>
        <Option Id="PROBE_PORT" value="19"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="frm_buffer/tx_axis_frame_tready"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="CORE_LOCATION" value="1:4"/>
        <Option Id="HW_ILA" value="input_to_eth_wrapper"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="clk_156MHz_1"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq64&apos;hXXXX_XXXX_XXXX_XXXX"/>
        <Option Id="CORE_LOCATION" value="1:4"/>
        <Option Id="HW_ILA" value="input_to_eth_wrapper"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="64"/>
      </probeOptions>
      <nets>
        <net name="tx_axis_frame_tdata[63]"/>
        <net name="tx_axis_frame_tdata[62]"/>
        <net name="tx_axis_frame_tdata[61]"/>
        <net name="tx_axis_frame_tdata[60]"/>
        <net name="tx_axis_frame_tdata[59]"/>
        <net name="tx_axis_frame_tdata[58]"/>
        <net name="tx_axis_frame_tdata[57]"/>
        <net name="tx_axis_frame_tdata[56]"/>
        <net name="tx_axis_frame_tdata[55]"/>
        <net name="tx_axis_frame_tdata[54]"/>
        <net name="tx_axis_frame_tdata[53]"/>
        <net name="tx_axis_frame_tdata[52]"/>
        <net name="tx_axis_frame_tdata[51]"/>
        <net name="tx_axis_frame_tdata[50]"/>
        <net name="tx_axis_frame_tdata[49]"/>
        <net name="tx_axis_frame_tdata[48]"/>
        <net name="tx_axis_frame_tdata[47]"/>
        <net name="tx_axis_frame_tdata[46]"/>
        <net name="tx_axis_frame_tdata[45]"/>
        <net name="tx_axis_frame_tdata[44]"/>
        <net name="tx_axis_frame_tdata[43]"/>
        <net name="tx_axis_frame_tdata[42]"/>
        <net name="tx_axis_frame_tdata[41]"/>
        <net name="tx_axis_frame_tdata[40]"/>
        <net name="tx_axis_frame_tdata[39]"/>
        <net name="tx_axis_frame_tdata[38]"/>
        <net name="tx_axis_frame_tdata[37]"/>
        <net name="tx_axis_frame_tdata[36]"/>
        <net name="tx_axis_frame_tdata[35]"/>
        <net name="tx_axis_frame_tdata[34]"/>
        <net name="tx_axis_frame_tdata[33]"/>
        <net name="tx_axis_frame_tdata[32]"/>
        <net name="tx_axis_frame_tdata[31]"/>
        <net name="tx_axis_frame_tdata[30]"/>
        <net name="tx_axis_frame_tdata[29]"/>
        <net name="tx_axis_frame_tdata[28]"/>
        <net name="tx_axis_frame_tdata[27]"/>
        <net name="tx_axis_frame_tdata[26]"/>
        <net name="tx_axis_frame_tdata[25]"/>
        <net name="tx_axis_frame_tdata[24]"/>
        <net name="tx_axis_frame_tdata[23]"/>
        <net name="tx_axis_frame_tdata[22]"/>
        <net name="tx_axis_frame_tdata[21]"/>
        <net name="tx_axis_frame_tdata[20]"/>
        <net name="tx_axis_frame_tdata[19]"/>
        <net name="tx_axis_frame_tdata[18]"/>
        <net name="tx_axis_frame_tdata[17]"/>
        <net name="tx_axis_frame_tdata[16]"/>
        <net name="tx_axis_frame_tdata[15]"/>
        <net name="tx_axis_frame_tdata[14]"/>
        <net name="tx_axis_frame_tdata[13]"/>
        <net name="tx_axis_frame_tdata[12]"/>
        <net name="tx_axis_frame_tdata[11]"/>
        <net name="tx_axis_frame_tdata[10]"/>
        <net name="tx_axis_frame_tdata[9]"/>
        <net name="tx_axis_frame_tdata[8]"/>
        <net name="tx_axis_frame_tdata[7]"/>
        <net name="tx_axis_frame_tdata[6]"/>
        <net name="tx_axis_frame_tdata[5]"/>
        <net name="tx_axis_frame_tdata[4]"/>
        <net name="tx_axis_frame_tdata[3]"/>
        <net name="tx_axis_frame_tdata[2]"/>
        <net name="tx_axis_frame_tdata[1]"/>
        <net name="tx_axis_frame_tdata[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq8&apos;hXX"/>
        <Option Id="CORE_LOCATION" value="1:4"/>
        <Option Id="HW_ILA" value="input_to_eth_wrapper"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="8"/>
      </probeOptions>
      <nets>
        <net name="tx_axis_frame_tkeep[7]"/>
        <net name="tx_axis_frame_tkeep[6]"/>
        <net name="tx_axis_frame_tkeep[5]"/>
        <net name="tx_axis_frame_tkeep[4]"/>
        <net name="tx_axis_frame_tkeep[3]"/>
        <net name="tx_axis_frame_tkeep[2]"/>
        <net name="tx_axis_frame_tkeep[1]"/>
        <net name="tx_axis_frame_tkeep[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="CORE_LOCATION" value="1:4"/>
        <Option Id="HW_ILA" value="input_to_eth_wrapper"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="tx_axis_frame_tvalid"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="CORE_LOCATION" value="1:4"/>
        <Option Id="HW_ILA" value="input_to_eth_wrapper"/>
        <Option Id="PROBE_PORT" value="4"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="tx_axis_frame_tlast"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="CORE_LOCATION" value="1:4"/>
        <Option Id="HW_ILA" value="input_to_eth_wrapper"/>
        <Option Id="PROBE_PORT" value="5"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="tx_axis_frame_tready"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="CORE_LOCATION" value="1:5"/>
        <Option Id="HW_ILA" value="input_to_example_design"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="clk_156MHz"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq64&apos;hXXXX_XXXX_XXXX_XXXX"/>
        <Option Id="CORE_LOCATION" value="1:5"/>
        <Option Id="HW_ILA" value="input_to_example_design"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="64"/>
      </probeOptions>
      <nets>
        <net name="tx_axis_frame_eth_tdata[63]"/>
        <net name="tx_axis_frame_eth_tdata[62]"/>
        <net name="tx_axis_frame_eth_tdata[61]"/>
        <net name="tx_axis_frame_eth_tdata[60]"/>
        <net name="tx_axis_frame_eth_tdata[59]"/>
        <net name="tx_axis_frame_eth_tdata[58]"/>
        <net name="tx_axis_frame_eth_tdata[57]"/>
        <net name="tx_axis_frame_eth_tdata[56]"/>
        <net name="tx_axis_frame_eth_tdata[55]"/>
        <net name="tx_axis_frame_eth_tdata[54]"/>
        <net name="tx_axis_frame_eth_tdata[53]"/>
        <net name="tx_axis_frame_eth_tdata[52]"/>
        <net name="tx_axis_frame_eth_tdata[51]"/>
        <net name="tx_axis_frame_eth_tdata[50]"/>
        <net name="tx_axis_frame_eth_tdata[49]"/>
        <net name="tx_axis_frame_eth_tdata[48]"/>
        <net name="tx_axis_frame_eth_tdata[47]"/>
        <net name="tx_axis_frame_eth_tdata[46]"/>
        <net name="tx_axis_frame_eth_tdata[45]"/>
        <net name="tx_axis_frame_eth_tdata[44]"/>
        <net name="tx_axis_frame_eth_tdata[43]"/>
        <net name="tx_axis_frame_eth_tdata[42]"/>
        <net name="tx_axis_frame_eth_tdata[41]"/>
        <net name="tx_axis_frame_eth_tdata[40]"/>
        <net name="tx_axis_frame_eth_tdata[39]"/>
        <net name="tx_axis_frame_eth_tdata[38]"/>
        <net name="tx_axis_frame_eth_tdata[37]"/>
        <net name="tx_axis_frame_eth_tdata[36]"/>
        <net name="tx_axis_frame_eth_tdata[35]"/>
        <net name="tx_axis_frame_eth_tdata[34]"/>
        <net name="tx_axis_frame_eth_tdata[33]"/>
        <net name="tx_axis_frame_eth_tdata[32]"/>
        <net name="tx_axis_frame_eth_tdata[31]"/>
        <net name="tx_axis_frame_eth_tdata[30]"/>
        <net name="tx_axis_frame_eth_tdata[29]"/>
        <net name="tx_axis_frame_eth_tdata[28]"/>
        <net name="tx_axis_frame_eth_tdata[27]"/>
        <net name="tx_axis_frame_eth_tdata[26]"/>
        <net name="tx_axis_frame_eth_tdata[25]"/>
        <net name="tx_axis_frame_eth_tdata[24]"/>
        <net name="tx_axis_frame_eth_tdata[23]"/>
        <net name="tx_axis_frame_eth_tdata[22]"/>
        <net name="tx_axis_frame_eth_tdata[21]"/>
        <net name="tx_axis_frame_eth_tdata[20]"/>
        <net name="tx_axis_frame_eth_tdata[19]"/>
        <net name="tx_axis_frame_eth_tdata[18]"/>
        <net name="tx_axis_frame_eth_tdata[17]"/>
        <net name="tx_axis_frame_eth_tdata[16]"/>
        <net name="tx_axis_frame_eth_tdata[15]"/>
        <net name="tx_axis_frame_eth_tdata[14]"/>
        <net name="tx_axis_frame_eth_tdata[13]"/>
        <net name="tx_axis_frame_eth_tdata[12]"/>
        <net name="tx_axis_frame_eth_tdata[11]"/>
        <net name="tx_axis_frame_eth_tdata[10]"/>
        <net name="tx_axis_frame_eth_tdata[9]"/>
        <net name="tx_axis_frame_eth_tdata[8]"/>
        <net name="tx_axis_frame_eth_tdata[7]"/>
        <net name="tx_axis_frame_eth_tdata[6]"/>
        <net name="tx_axis_frame_eth_tdata[5]"/>
        <net name="tx_axis_frame_eth_tdata[4]"/>
        <net name="tx_axis_frame_eth_tdata[3]"/>
        <net name="tx_axis_frame_eth_tdata[2]"/>
        <net name="tx_axis_frame_eth_tdata[1]"/>
        <net name="tx_axis_frame_eth_tdata[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq8&apos;hXX"/>
        <Option Id="CORE_LOCATION" value="1:5"/>
        <Option Id="HW_ILA" value="input_to_example_design"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="8"/>
      </probeOptions>
      <nets>
        <net name="tx_axis_frame_eth_tkeep[7]"/>
        <net name="tx_axis_frame_eth_tkeep[6]"/>
        <net name="tx_axis_frame_eth_tkeep[5]"/>
        <net name="tx_axis_frame_eth_tkeep[4]"/>
        <net name="tx_axis_frame_eth_tkeep[3]"/>
        <net name="tx_axis_frame_eth_tkeep[2]"/>
        <net name="tx_axis_frame_eth_tkeep[1]"/>
        <net name="tx_axis_frame_eth_tkeep[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="CORE_LOCATION" value="1:5"/>
        <Option Id="HW_ILA" value="input_to_example_design"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="tx_axis_frame_eth_tvalid"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="CORE_LOCATION" value="1:5"/>
        <Option Id="HW_ILA" value="input_to_example_design"/>
        <Option Id="PROBE_PORT" value="4"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="tx_axis_frame_eth_tlast"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="CORE_LOCATION" value="1:5"/>
        <Option Id="HW_ILA" value="input_to_example_design"/>
        <Option Id="PROBE_PORT" value="5"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="tx_axis_frame_eth_tready"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="CORE_LOCATION" value="1:6"/>
        <Option Id="HW_ILA" value="input_to_frm_buffer"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="clk_100MHz"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="CORE_LOCATION" value="1:6"/>
        <Option Id="HW_ILA" value="input_to_frm_buffer"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="32"/>
      </probeOptions>
      <nets>
        <net name="to_dpr_frame_id[31]"/>
        <net name="to_dpr_frame_id[30]"/>
        <net name="to_dpr_frame_id[29]"/>
        <net name="to_dpr_frame_id[28]"/>
        <net name="to_dpr_frame_id[27]"/>
        <net name="to_dpr_frame_id[26]"/>
        <net name="to_dpr_frame_id[25]"/>
        <net name="to_dpr_frame_id[24]"/>
        <net name="to_dpr_frame_id[23]"/>
        <net name="to_dpr_frame_id[22]"/>
        <net name="to_dpr_frame_id[21]"/>
        <net name="to_dpr_frame_id[20]"/>
        <net name="to_dpr_frame_id[19]"/>
        <net name="to_dpr_frame_id[18]"/>
        <net name="to_dpr_frame_id[17]"/>
        <net name="to_dpr_frame_id[16]"/>
        <net name="to_dpr_frame_id[15]"/>
        <net name="to_dpr_frame_id[14]"/>
        <net name="to_dpr_frame_id[13]"/>
        <net name="to_dpr_frame_id[12]"/>
        <net name="to_dpr_frame_id[11]"/>
        <net name="to_dpr_frame_id[10]"/>
        <net name="to_dpr_frame_id[9]"/>
        <net name="to_dpr_frame_id[8]"/>
        <net name="to_dpr_frame_id[7]"/>
        <net name="to_dpr_frame_id[6]"/>
        <net name="to_dpr_frame_id[5]"/>
        <net name="to_dpr_frame_id[4]"/>
        <net name="to_dpr_frame_id[3]"/>
        <net name="to_dpr_frame_id[2]"/>
        <net name="to_dpr_frame_id[1]"/>
        <net name="to_dpr_frame_id[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq4&apos;hX"/>
        <Option Id="CORE_LOCATION" value="1:6"/>
        <Option Id="HW_ILA" value="input_to_frm_buffer"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="4"/>
      </probeOptions>
      <nets>
        <net name="to_dpr_row_set[3]"/>
        <net name="to_dpr_row_set[2]"/>
        <net name="to_dpr_row_set[1]"/>
        <net name="to_dpr_row_set[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq6&apos;hXX"/>
        <Option Id="CORE_LOCATION" value="1:6"/>
        <Option Id="HW_ILA" value="input_to_frm_buffer"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="6"/>
      </probeOptions>
      <nets>
        <net name="to_dpr_col_set[5]"/>
        <net name="to_dpr_col_set[4]"/>
        <net name="to_dpr_col_set[3]"/>
        <net name="to_dpr_col_set[2]"/>
        <net name="to_dpr_col_set[1]"/>
        <net name="to_dpr_col_set[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="CORE_LOCATION" value="1:6"/>
        <Option Id="HW_ILA" value="input_to_frm_buffer"/>
        <Option Id="PROBE_PORT" value="4"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="to_dpr_read_enable"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq8&apos;hXX"/>
        <Option Id="CORE_LOCATION" value="1:6"/>
        <Option Id="HW_ILA" value="input_to_frm_buffer"/>
        <Option Id="PROBE_PORT" value="5"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="8"/>
      </probeOptions>
      <nets>
        <net name="to_dpr_pixel_out0[7]"/>
        <net name="to_dpr_pixel_out0[6]"/>
        <net name="to_dpr_pixel_out0[5]"/>
        <net name="to_dpr_pixel_out0[4]"/>
        <net name="to_dpr_pixel_out0[3]"/>
        <net name="to_dpr_pixel_out0[2]"/>
        <net name="to_dpr_pixel_out0[1]"/>
        <net name="to_dpr_pixel_out0[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq8&apos;hXX"/>
        <Option Id="CORE_LOCATION" value="1:6"/>
        <Option Id="HW_ILA" value="input_to_frm_buffer"/>
        <Option Id="PROBE_PORT" value="6"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="8"/>
      </probeOptions>
      <nets>
        <net name="to_dpr_pixel_out1[7]"/>
        <net name="to_dpr_pixel_out1[6]"/>
        <net name="to_dpr_pixel_out1[5]"/>
        <net name="to_dpr_pixel_out1[4]"/>
        <net name="to_dpr_pixel_out1[3]"/>
        <net name="to_dpr_pixel_out1[2]"/>
        <net name="to_dpr_pixel_out1[1]"/>
        <net name="to_dpr_pixel_out1[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq8&apos;hXX"/>
        <Option Id="CORE_LOCATION" value="1:6"/>
        <Option Id="HW_ILA" value="input_to_frm_buffer"/>
        <Option Id="PROBE_PORT" value="7"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="8"/>
      </probeOptions>
      <nets>
        <net name="to_dpr_pixel_out2[7]"/>
        <net name="to_dpr_pixel_out2[6]"/>
        <net name="to_dpr_pixel_out2[5]"/>
        <net name="to_dpr_pixel_out2[4]"/>
        <net name="to_dpr_pixel_out2[3]"/>
        <net name="to_dpr_pixel_out2[2]"/>
        <net name="to_dpr_pixel_out2[1]"/>
        <net name="to_dpr_pixel_out2[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq8&apos;hXX"/>
        <Option Id="CORE_LOCATION" value="1:6"/>
        <Option Id="HW_ILA" value="input_to_frm_buffer"/>
        <Option Id="PROBE_PORT" value="8"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="8"/>
      </probeOptions>
      <nets>
        <net name="to_dpr_pixel_out3[7]"/>
        <net name="to_dpr_pixel_out3[6]"/>
        <net name="to_dpr_pixel_out3[5]"/>
        <net name="to_dpr_pixel_out3[4]"/>
        <net name="to_dpr_pixel_out3[3]"/>
        <net name="to_dpr_pixel_out3[2]"/>
        <net name="to_dpr_pixel_out3[1]"/>
        <net name="to_dpr_pixel_out3[0]"/>
      </nets>
    </probe>
  </probeset>
</probeData>
