{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1481619830108 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1481619830108 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 13 17:03:49 2016 " "Processing started: Tue Dec 13 17:03:49 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1481619830108 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1481619830108 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ddsgenerator -c ddsgenerator " "Command: quartus_map --read_settings_files=on --write_settings_files=off ddsgenerator -c ddsgenerator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1481619830108 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1481619830639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddsgenerator.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ddsgenerator.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddsgenerator " "Found entity 1: ddsgenerator" {  } { { "ddsgenerator.bdf" "" { Schematic "C:/altera/project/ddsgenerator.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481619846498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481619846498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "romchoose.v 1 1 " "Found 1 design units, including 1 entities, in source file romchoose.v" { { "Info" "ISGN_ENTITY_NAME" "1 romchoose " "Found entity 1: romchoose" {  } { { "romchoose.v" "" { Text "C:/altera/project/romchoose.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481619846498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481619846498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.v" "" { Text "C:/altera/project/pll.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481619846498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481619846498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll/pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_0002 " "Found entity 1: pll_0002" {  } { { "pll/pll_0002.v" "" { Text "C:/altera/project/pll/pll_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481619846498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481619846498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phaseadd.v 1 1 " "Found 1 design units, including 1 entities, in source file phaseadd.v" { { "Info" "ISGN_ENTITY_NAME" "1 phaseadd " "Found entity 1: phaseadd" {  } { { "phaseadd.v" "" { Text "C:/altera/project/phaseadd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481619846498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481619846498 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "22 keygenerator.v(28) " "Verilog HDL Expression warning at keygenerator.v(28): truncated literal to match 22 bits" {  } { { "keygenerator.v" "" { Text "C:/altera/project/keygenerator.v" 28 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1481619846514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keygenerator.v 1 1 " "Found 1 design units, including 1 entities, in source file keygenerator.v" { { "Info" "ISGN_ENTITY_NAME" "1 keygenerator " "Found entity 1: keygenerator" {  } { { "keygenerator.v" "" { Text "C:/altera/project/keygenerator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481619846514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481619846514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freshow.v 1 1 " "Found 1 design units, including 1 entities, in source file freshow.v" { { "Info" "ISGN_ENTITY_NAME" "1 freshow " "Found entity 1: freshow" {  } { { "freshow.v" "" { Text "C:/altera/project/freshow.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481619846514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481619846514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sinrom.v 1 1 " "Found 1 design units, including 1 entities, in source file sinrom.v" { { "Info" "ISGN_ENTITY_NAME" "1 sinrom " "Found entity 1: sinrom" {  } { { "sinrom.v" "" { Text "C:/altera/project/sinrom.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481619846514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481619846514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "square.v 1 1 " "Found 1 design units, including 1 entities, in source file square.v" { { "Info" "ISGN_ENTITY_NAME" "1 square " "Found entity 1: square" {  } { { "square.v" "" { Text "C:/altera/project/square.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481619846514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481619846514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triangle.v 1 1 " "Found 1 design units, including 1 entities, in source file triangle.v" { { "Info" "ISGN_ENTITY_NAME" "1 triangle " "Found entity 1: triangle" {  } { { "triangle.v" "" { Text "C:/altera/project/triangle.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481619846514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481619846514 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ddsgenerator " "Elaborating entity \"ddsgenerator\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1481619846561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "romchoose romchoose:inst4 " "Elaborating entity \"romchoose\" for hierarchy \"romchoose:inst4\"" {  } { { "ddsgenerator.bdf" "inst4" { Schematic "C:/altera/project/ddsgenerator.bdf" { { 232 552 752 344 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481619846623 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "q1 romchoose.v(18) " "Verilog HDL Always Construct warning at romchoose.v(18): variable \"q1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "romchoose.v" "" { Text "C:/altera/project/romchoose.v" 18 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1481619846639 "|ddsgenerator|romchoose:inst4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "q2 romchoose.v(19) " "Verilog HDL Always Construct warning at romchoose.v(19): variable \"q2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "romchoose.v" "" { Text "C:/altera/project/romchoose.v" 19 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1481619846639 "|ddsgenerator|romchoose:inst4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "q3 romchoose.v(20) " "Verilog HDL Always Construct warning at romchoose.v(20): variable \"q3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "romchoose.v" "" { Text "C:/altera/project/romchoose.v" 20 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1481619846639 "|ddsgenerator|romchoose:inst4"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "romchoose.v(17) " "Verilog HDL Case Statement warning at romchoose.v(17): incomplete case statement has no default case item" {  } { { "romchoose.v" "" { Text "C:/altera/project/romchoose.v" 17 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1481619846639 "|ddsgenerator|romchoose:inst4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "signalout romchoose.v(15) " "Verilog HDL Always Construct warning at romchoose.v(15): inferring latch(es) for variable \"signalout\", which holds its previous value in one or more paths through the always construct" {  } { { "romchoose.v" "" { Text "C:/altera/project/romchoose.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1481619846639 "|ddsgenerator|romchoose:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signalout\[0\] romchoose.v(15) " "Inferred latch for \"signalout\[0\]\" at romchoose.v(15)" {  } { { "romchoose.v" "" { Text "C:/altera/project/romchoose.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481619846639 "|ddsgenerator|romchoose:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signalout\[1\] romchoose.v(15) " "Inferred latch for \"signalout\[1\]\" at romchoose.v(15)" {  } { { "romchoose.v" "" { Text "C:/altera/project/romchoose.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481619846639 "|ddsgenerator|romchoose:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signalout\[2\] romchoose.v(15) " "Inferred latch for \"signalout\[2\]\" at romchoose.v(15)" {  } { { "romchoose.v" "" { Text "C:/altera/project/romchoose.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481619846639 "|ddsgenerator|romchoose:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signalout\[3\] romchoose.v(15) " "Inferred latch for \"signalout\[3\]\" at romchoose.v(15)" {  } { { "romchoose.v" "" { Text "C:/altera/project/romchoose.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481619846639 "|ddsgenerator|romchoose:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signalout\[4\] romchoose.v(15) " "Inferred latch for \"signalout\[4\]\" at romchoose.v(15)" {  } { { "romchoose.v" "" { Text "C:/altera/project/romchoose.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481619846639 "|ddsgenerator|romchoose:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signalout\[5\] romchoose.v(15) " "Inferred latch for \"signalout\[5\]\" at romchoose.v(15)" {  } { { "romchoose.v" "" { Text "C:/altera/project/romchoose.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481619846639 "|ddsgenerator|romchoose:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signalout\[6\] romchoose.v(15) " "Inferred latch for \"signalout\[6\]\" at romchoose.v(15)" {  } { { "romchoose.v" "" { Text "C:/altera/project/romchoose.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481619846639 "|ddsgenerator|romchoose:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signalout\[7\] romchoose.v(15) " "Inferred latch for \"signalout\[7\]\" at romchoose.v(15)" {  } { { "romchoose.v" "" { Text "C:/altera/project/romchoose.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481619846639 "|ddsgenerator|romchoose:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sinrom romchoose:inst4\|sinrom:sin_inst " "Elaborating entity \"sinrom\" for hierarchy \"romchoose:inst4\|sinrom:sin_inst\"" {  } { { "romchoose.v" "sin_inst" { Text "C:/altera/project/romchoose.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481619846733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram romchoose:inst4\|sinrom:sin_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"romchoose:inst4\|sinrom:sin_inst\|altsyncram:altsyncram_component\"" {  } { { "sinrom.v" "altsyncram_component" { Text "C:/altera/project/sinrom.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481619846905 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "romchoose:inst4\|sinrom:sin_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"romchoose:inst4\|sinrom:sin_inst\|altsyncram:altsyncram_component\"" {  } { { "sinrom.v" "" { Text "C:/altera/project/sinrom.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481619846936 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "romchoose:inst4\|sinrom:sin_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"romchoose:inst4\|sinrom:sin_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481619846936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481619846936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481619846936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file sin.mif " "Parameter \"init_file\" = \"sin.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481619846936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481619846936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481619846936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481619846936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481619846936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481619846936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481619846936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481619846936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481619846936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481619846936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481619846936 ""}  } { { "sinrom.v" "" { Text "C:/altera/project/sinrom.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1481619846936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_d7f1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_d7f1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_d7f1 " "Found entity 1: altsyncram_d7f1" {  } { { "db/altsyncram_d7f1.tdf" "" { Text "C:/altera/project/db/altsyncram_d7f1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481619847014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481619847014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_d7f1 romchoose:inst4\|sinrom:sin_inst\|altsyncram:altsyncram_component\|altsyncram_d7f1:auto_generated " "Elaborating entity \"altsyncram_d7f1\" for hierarchy \"romchoose:inst4\|sinrom:sin_inst\|altsyncram:altsyncram_component\|altsyncram_d7f1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481619847014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "square romchoose:inst4\|square:square_inst " "Elaborating entity \"square\" for hierarchy \"romchoose:inst4\|square:square_inst\"" {  } { { "romchoose.v" "square_inst" { Text "C:/altera/project/romchoose.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481619847108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram romchoose:inst4\|square:square_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"romchoose:inst4\|square:square_inst\|altsyncram:altsyncram_component\"" {  } { { "square.v" "altsyncram_component" { Text "C:/altera/project/square.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481619847139 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "romchoose:inst4\|square:square_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"romchoose:inst4\|square:square_inst\|altsyncram:altsyncram_component\"" {  } { { "square.v" "" { Text "C:/altera/project/square.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481619847186 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "romchoose:inst4\|square:square_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"romchoose:inst4\|square:square_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481619847186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481619847186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481619847186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file square.mif " "Parameter \"init_file\" = \"square.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481619847186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481619847186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481619847186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481619847186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481619847186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481619847186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481619847186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481619847186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481619847186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481619847186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481619847186 ""}  } { { "square.v" "" { Text "C:/altera/project/square.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1481619847186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_khf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_khf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_khf1 " "Found entity 1: altsyncram_khf1" {  } { { "db/altsyncram_khf1.tdf" "" { Text "C:/altera/project/db/altsyncram_khf1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481619847249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481619847249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_khf1 romchoose:inst4\|square:square_inst\|altsyncram:altsyncram_component\|altsyncram_khf1:auto_generated " "Elaborating entity \"altsyncram_khf1\" for hierarchy \"romchoose:inst4\|square:square_inst\|altsyncram:altsyncram_component\|altsyncram_khf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481619847249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triangle romchoose:inst4\|triangle:tri_inst " "Elaborating entity \"triangle\" for hierarchy \"romchoose:inst4\|triangle:tri_inst\"" {  } { { "romchoose.v" "tri_inst" { Text "C:/altera/project/romchoose.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481619847295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram romchoose:inst4\|triangle:tri_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"romchoose:inst4\|triangle:tri_inst\|altsyncram:altsyncram_component\"" {  } { { "triangle.v" "altsyncram_component" { Text "C:/altera/project/triangle.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481619847327 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "romchoose:inst4\|triangle:tri_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"romchoose:inst4\|triangle:tri_inst\|altsyncram:altsyncram_component\"" {  } { { "triangle.v" "" { Text "C:/altera/project/triangle.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481619847358 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "romchoose:inst4\|triangle:tri_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"romchoose:inst4\|triangle:tri_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481619847358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481619847358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481619847358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file tri.mif " "Parameter \"init_file\" = \"tri.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481619847358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481619847358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481619847358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481619847358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481619847358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481619847358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481619847358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481619847358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481619847358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481619847358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481619847358 ""}  } { { "triangle.v" "" { Text "C:/altera/project/triangle.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1481619847358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_i7f1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_i7f1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_i7f1 " "Found entity 1: altsyncram_i7f1" {  } { { "db/altsyncram_i7f1.tdf" "" { Text "C:/altera/project/db/altsyncram_i7f1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481619847420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481619847420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_i7f1 romchoose:inst4\|triangle:tri_inst\|altsyncram:altsyncram_component\|altsyncram_i7f1:auto_generated " "Elaborating entity \"altsyncram_i7f1\" for hierarchy \"romchoose:inst4\|triangle:tri_inst\|altsyncram:altsyncram_component\|altsyncram_i7f1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481619847420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:inst " "Elaborating entity \"pll\" for hierarchy \"pll:inst\"" {  } { { "ddsgenerator.bdf" "inst" { Schematic "C:/altera/project/ddsgenerator.bdf" { { 64 -720 -560 208 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481619847467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_0002 pll:inst\|pll_0002:pll_inst " "Elaborating entity \"pll_0002\" for hierarchy \"pll:inst\|pll_0002:pll_inst\"" {  } { { "pll.v" "pll_inst" { Text "C:/altera/project/pll.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481619847483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll pll:inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"pll:inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\"" {  } { { "pll/pll_0002.v" "altera_pll_i" { Text "C:/altera/project/pll/pll_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481619847577 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1481619847608 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"pll:inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\"" {  } { { "pll/pll_0002.v" "" { Text "C:/altera/project/pll/pll_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481619847639 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"pll:inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481619847639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481619847639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481619847639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481619847639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 10.240000 MHz " "Parameter \"output_clock_frequency0\" = \"10.240000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481619847639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481619847639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481619847639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481619847639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481619847639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481619847639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481619847639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481619847639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481619847639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481619847639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481619847639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481619847639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481619847639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481619847639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481619847639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481619847639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481619847639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481619847639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481619847639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481619847639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481619847639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481619847639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481619847639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481619847639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481619847639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481619847639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481619847639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481619847639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481619847639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481619847639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481619847639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481619847639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481619847639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481619847639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481619847639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481619847639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481619847639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481619847639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481619847639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481619847639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481619847639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481619847639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481619847639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481619847639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481619847639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481619847639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481619847639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481619847639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481619847639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481619847639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481619847639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481619847639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481619847639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481619847639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481619847639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481619847639 ""}  } { { "pll/pll_0002.v" "" { Text "C:/altera/project/pll/pll_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1481619847639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "phaseadd phaseadd:inst5 " "Elaborating entity \"phaseadd\" for hierarchy \"phaseadd:inst5\"" {  } { { "ddsgenerator.bdf" "inst5" { Schematic "C:/altera/project/ddsgenerator.bdf" { { 248 112 288 328 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481619847639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keygenerator keygenerator:inst1 " "Elaborating entity \"keygenerator\" for hierarchy \"keygenerator:inst1\"" {  } { { "ddsgenerator.bdf" "inst1" { Schematic "C:/altera/project/ddsgenerator.bdf" { { 264 -240 -72 376 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481619847670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freshow freshow:inst8 " "Elaborating entity \"freshow\" for hierarchy \"freshow:inst8\"" {  } { { "ddsgenerator.bdf" "inst8" { Schematic "C:/altera/project/ddsgenerator.bdf" { { 456 96 280 568 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481619847702 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 freshow.v(6) " "Verilog HDL assignment warning at freshow.v(6): truncated value with size 32 to match size of target (4)" {  } { { "freshow.v" "" { Text "C:/altera/project/freshow.v" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1481619847702 "|ddsgenerator|freshow:inst8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 freshow.v(7) " "Verilog HDL assignment warning at freshow.v(7): truncated value with size 32 to match size of target (4)" {  } { { "freshow.v" "" { Text "C:/altera/project/freshow.v" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1481619847702 "|ddsgenerator|freshow:inst8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 freshow.v(8) " "Verilog HDL assignment warning at freshow.v(8): truncated value with size 32 to match size of target (4)" {  } { { "freshow.v" "" { Text "C:/altera/project/freshow.v" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1481619847702 "|ddsgenerator|freshow:inst8"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "freshow.v(12) " "Verilog HDL Case Statement warning at freshow.v(12): incomplete case statement has no default case item" {  } { { "freshow.v" "" { Text "C:/altera/project/freshow.v" 12 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1481619847702 "|ddsgenerator|freshow:inst8"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hundr freshow.v(10) " "Verilog HDL Always Construct warning at freshow.v(10): inferring latch(es) for variable \"hundr\", which holds its previous value in one or more paths through the always construct" {  } { { "freshow.v" "" { Text "C:/altera/project/freshow.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1481619847702 "|ddsgenerator|freshow:inst8"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "freshow.v(28) " "Verilog HDL Case Statement warning at freshow.v(28): incomplete case statement has no default case item" {  } { { "freshow.v" "" { Text "C:/altera/project/freshow.v" 28 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1481619847702 "|ddsgenerator|freshow:inst8"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dec freshow.v(26) " "Verilog HDL Always Construct warning at freshow.v(26): inferring latch(es) for variable \"dec\", which holds its previous value in one or more paths through the always construct" {  } { { "freshow.v" "" { Text "C:/altera/project/freshow.v" 26 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1481619847702 "|ddsgenerator|freshow:inst8"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "freshow.v(44) " "Verilog HDL Case Statement warning at freshow.v(44): incomplete case statement has no default case item" {  } { { "freshow.v" "" { Text "C:/altera/project/freshow.v" 44 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1481619847702 "|ddsgenerator|freshow:inst8"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "uni freshow.v(42) " "Verilog HDL Always Construct warning at freshow.v(42): inferring latch(es) for variable \"uni\", which holds its previous value in one or more paths through the always construct" {  } { { "freshow.v" "" { Text "C:/altera/project/freshow.v" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1481619847702 "|ddsgenerator|freshow:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uni\[0\] freshow.v(42) " "Inferred latch for \"uni\[0\]\" at freshow.v(42)" {  } { { "freshow.v" "" { Text "C:/altera/project/freshow.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481619847702 "|ddsgenerator|freshow:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uni\[1\] freshow.v(42) " "Inferred latch for \"uni\[1\]\" at freshow.v(42)" {  } { { "freshow.v" "" { Text "C:/altera/project/freshow.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481619847702 "|ddsgenerator|freshow:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uni\[2\] freshow.v(42) " "Inferred latch for \"uni\[2\]\" at freshow.v(42)" {  } { { "freshow.v" "" { Text "C:/altera/project/freshow.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481619847702 "|ddsgenerator|freshow:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uni\[3\] freshow.v(42) " "Inferred latch for \"uni\[3\]\" at freshow.v(42)" {  } { { "freshow.v" "" { Text "C:/altera/project/freshow.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481619847702 "|ddsgenerator|freshow:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uni\[4\] freshow.v(42) " "Inferred latch for \"uni\[4\]\" at freshow.v(42)" {  } { { "freshow.v" "" { Text "C:/altera/project/freshow.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481619847702 "|ddsgenerator|freshow:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uni\[5\] freshow.v(42) " "Inferred latch for \"uni\[5\]\" at freshow.v(42)" {  } { { "freshow.v" "" { Text "C:/altera/project/freshow.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481619847702 "|ddsgenerator|freshow:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uni\[6\] freshow.v(42) " "Inferred latch for \"uni\[6\]\" at freshow.v(42)" {  } { { "freshow.v" "" { Text "C:/altera/project/freshow.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481619847702 "|ddsgenerator|freshow:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dec\[0\] freshow.v(26) " "Inferred latch for \"dec\[0\]\" at freshow.v(26)" {  } { { "freshow.v" "" { Text "C:/altera/project/freshow.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481619847702 "|ddsgenerator|freshow:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dec\[1\] freshow.v(26) " "Inferred latch for \"dec\[1\]\" at freshow.v(26)" {  } { { "freshow.v" "" { Text "C:/altera/project/freshow.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481619847702 "|ddsgenerator|freshow:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dec\[2\] freshow.v(26) " "Inferred latch for \"dec\[2\]\" at freshow.v(26)" {  } { { "freshow.v" "" { Text "C:/altera/project/freshow.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481619847702 "|ddsgenerator|freshow:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dec\[3\] freshow.v(26) " "Inferred latch for \"dec\[3\]\" at freshow.v(26)" {  } { { "freshow.v" "" { Text "C:/altera/project/freshow.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481619847702 "|ddsgenerator|freshow:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dec\[4\] freshow.v(26) " "Inferred latch for \"dec\[4\]\" at freshow.v(26)" {  } { { "freshow.v" "" { Text "C:/altera/project/freshow.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481619847702 "|ddsgenerator|freshow:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dec\[5\] freshow.v(26) " "Inferred latch for \"dec\[5\]\" at freshow.v(26)" {  } { { "freshow.v" "" { Text "C:/altera/project/freshow.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481619847702 "|ddsgenerator|freshow:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dec\[6\] freshow.v(26) " "Inferred latch for \"dec\[6\]\" at freshow.v(26)" {  } { { "freshow.v" "" { Text "C:/altera/project/freshow.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481619847702 "|ddsgenerator|freshow:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hundr\[0\] freshow.v(10) " "Inferred latch for \"hundr\[0\]\" at freshow.v(10)" {  } { { "freshow.v" "" { Text "C:/altera/project/freshow.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481619847702 "|ddsgenerator|freshow:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hundr\[1\] freshow.v(10) " "Inferred latch for \"hundr\[1\]\" at freshow.v(10)" {  } { { "freshow.v" "" { Text "C:/altera/project/freshow.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481619847702 "|ddsgenerator|freshow:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hundr\[2\] freshow.v(10) " "Inferred latch for \"hundr\[2\]\" at freshow.v(10)" {  } { { "freshow.v" "" { Text "C:/altera/project/freshow.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481619847702 "|ddsgenerator|freshow:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hundr\[3\] freshow.v(10) " "Inferred latch for \"hundr\[3\]\" at freshow.v(10)" {  } { { "freshow.v" "" { Text "C:/altera/project/freshow.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481619847702 "|ddsgenerator|freshow:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hundr\[4\] freshow.v(10) " "Inferred latch for \"hundr\[4\]\" at freshow.v(10)" {  } { { "freshow.v" "" { Text "C:/altera/project/freshow.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481619847702 "|ddsgenerator|freshow:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hundr\[5\] freshow.v(10) " "Inferred latch for \"hundr\[5\]\" at freshow.v(10)" {  } { { "freshow.v" "" { Text "C:/altera/project/freshow.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481619847702 "|ddsgenerator|freshow:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hundr\[6\] freshow.v(10) " "Inferred latch for \"hundr\[6\]\" at freshow.v(10)" {  } { { "freshow.v" "" { Text "C:/altera/project/freshow.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481619847702 "|ddsgenerator|freshow:inst8"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "freshow:inst8\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"freshow:inst8\|Mod0\"" {  } { { "freshow.v" "Mod0" { Text "C:/altera/project/freshow.v" 7 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481619848639 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "freshow:inst8\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"freshow:inst8\|Div1\"" {  } { { "freshow.v" "Div1" { Text "C:/altera/project/freshow.v" 7 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481619848639 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "freshow:inst8\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"freshow:inst8\|Div0\"" {  } { { "freshow.v" "Div0" { Text "C:/altera/project/freshow.v" 6 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481619848639 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "freshow:inst8\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"freshow:inst8\|Mod1\"" {  } { { "freshow.v" "Mod1" { Text "C:/altera/project/freshow.v" 8 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481619848639 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1481619848639 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "freshow:inst8\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"freshow:inst8\|lpm_divide:Mod0\"" {  } { { "freshow.v" "" { Text "C:/altera/project/freshow.v" 7 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481619848905 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "freshow:inst8\|lpm_divide:Mod0 " "Instantiated megafunction \"freshow:inst8\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 9 " "Parameter \"LPM_WIDTHN\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481619848905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481619848905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481619848905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481619848905 ""}  } { { "freshow.v" "" { Text "C:/altera/project/freshow.v" 7 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1481619848905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_c2m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_c2m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_c2m " "Found entity 1: lpm_divide_c2m" {  } { { "db/lpm_divide_c2m.tdf" "" { Text "C:/altera/project/db/lpm_divide_c2m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481619848953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481619848953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_fkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_fkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_fkh " "Found entity 1: sign_div_unsign_fkh" {  } { { "db/sign_div_unsign_fkh.tdf" "" { Text "C:/altera/project/db/sign_div_unsign_fkh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481619848998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481619848998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_4te.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_4te.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_4te " "Found entity 1: alt_u_div_4te" {  } { { "db/alt_u_div_4te.tdf" "" { Text "C:/altera/project/db/alt_u_div_4te.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481619849030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481619849030 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "freshow:inst8\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"freshow:inst8\|lpm_divide:Div1\"" {  } { { "freshow.v" "" { Text "C:/altera/project/freshow.v" 7 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481619849139 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "freshow:inst8\|lpm_divide:Div1 " "Instantiated megafunction \"freshow:inst8\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481619849139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481619849139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481619849139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481619849139 ""}  } { { "freshow.v" "" { Text "C:/altera/project/freshow.v" 7 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1481619849139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_4am.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_4am.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_4am " "Found entity 1: lpm_divide_4am" {  } { { "db/lpm_divide_4am.tdf" "" { Text "C:/altera/project/db/lpm_divide_4am.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481619849186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481619849186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_akh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_akh " "Found entity 1: sign_div_unsign_akh" {  } { { "db/sign_div_unsign_akh.tdf" "" { Text "C:/altera/project/db/sign_div_unsign_akh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481619849233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481619849233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_qse.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_qse.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_qse " "Found entity 1: alt_u_div_qse" {  } { { "db/alt_u_div_qse.tdf" "" { Text "C:/altera/project/db/alt_u_div_qse.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481619849264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481619849264 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "freshow:inst8\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"freshow:inst8\|lpm_divide:Div0\"" {  } { { "freshow.v" "" { Text "C:/altera/project/freshow.v" 6 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481619849327 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "freshow:inst8\|lpm_divide:Div0 " "Instantiated megafunction \"freshow:inst8\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 9 " "Parameter \"LPM_WIDTHN\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481619849327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481619849327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481619849327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481619849327 ""}  } { { "freshow.v" "" { Text "C:/altera/project/freshow.v" 6 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1481619849327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_9am.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_9am.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_9am " "Found entity 1: lpm_divide_9am" {  } { { "db/lpm_divide_9am.tdf" "" { Text "C:/altera/project/db/lpm_divide_9am.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481619849390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481619849390 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "freshow:inst8\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"freshow:inst8\|lpm_divide:Mod1\"" {  } { { "freshow.v" "" { Text "C:/altera/project/freshow.v" 8 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481619849545 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "freshow:inst8\|lpm_divide:Mod1 " "Instantiated megafunction \"freshow:inst8\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 9 " "Parameter \"LPM_WIDTHN\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481619849545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481619849545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481619849545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481619849545 ""}  } { { "freshow.v" "" { Text "C:/altera/project/freshow.v" 8 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1481619849545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_92m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_92m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_92m " "Found entity 1: lpm_divide_92m" {  } { { "db/lpm_divide_92m.tdf" "" { Text "C:/altera/project/db/lpm_divide_92m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481619849609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481619849609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ckh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ckh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ckh " "Found entity 1: sign_div_unsign_ckh" {  } { { "db/sign_div_unsign_ckh.tdf" "" { Text "C:/altera/project/db/sign_div_unsign_ckh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481619849640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481619849640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_use.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_use.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_use " "Found entity 1: alt_u_div_use" {  } { { "db/alt_u_div_use.tdf" "" { Text "C:/altera/project/db/alt_u_div_use.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481619849671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481619849671 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "freshow:inst8\|hundr\[6\] " "LATCH primitive \"freshow:inst8\|hundr\[6\]\" is permanently enabled" {  } { { "freshow.v" "" { Text "C:/altera/project/freshow.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1481619849780 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "freshow:inst8\|hundr\[5\] " "LATCH primitive \"freshow:inst8\|hundr\[5\]\" is permanently enabled" {  } { { "freshow.v" "" { Text "C:/altera/project/freshow.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1481619849780 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "freshow:inst8\|hundr\[4\] " "LATCH primitive \"freshow:inst8\|hundr\[4\]\" is permanently enabled" {  } { { "freshow.v" "" { Text "C:/altera/project/freshow.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1481619849780 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "freshow:inst8\|hundr\[3\] " "LATCH primitive \"freshow:inst8\|hundr\[3\]\" is permanently enabled" {  } { { "freshow.v" "" { Text "C:/altera/project/freshow.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1481619849780 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "freshow:inst8\|hundr\[2\] " "LATCH primitive \"freshow:inst8\|hundr\[2\]\" is permanently enabled" {  } { { "freshow.v" "" { Text "C:/altera/project/freshow.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1481619849780 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "freshow:inst8\|hundr\[1\] " "LATCH primitive \"freshow:inst8\|hundr\[1\]\" is permanently enabled" {  } { { "freshow.v" "" { Text "C:/altera/project/freshow.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1481619849780 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "freshow:inst8\|hundr\[0\] " "LATCH primitive \"freshow:inst8\|hundr\[0\]\" is permanently enabled" {  } { { "freshow.v" "" { Text "C:/altera/project/freshow.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1481619849780 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "romchoose:inst4\|signalout\[7\] " "Latch romchoose:inst4\|signalout\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA select\[1\] " "Ports D and ENA on the latch are fed by the same signal select\[1\]" {  } { { "ddsgenerator.bdf" "" { Schematic "C:/altera/project/ddsgenerator.bdf" { { 368 240 416 384 "select\[1..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1481619850061 ""}  } { { "romchoose.v" "" { Text "C:/altera/project/romchoose.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1481619850061 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "romchoose:inst4\|signalout\[6\] " "Latch romchoose:inst4\|signalout\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA select\[1\] " "Ports D and ENA on the latch are fed by the same signal select\[1\]" {  } { { "ddsgenerator.bdf" "" { Schematic "C:/altera/project/ddsgenerator.bdf" { { 368 240 416 384 "select\[1..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1481619850061 ""}  } { { "romchoose.v" "" { Text "C:/altera/project/romchoose.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1481619850061 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "romchoose:inst4\|signalout\[5\] " "Latch romchoose:inst4\|signalout\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA select\[1\] " "Ports D and ENA on the latch are fed by the same signal select\[1\]" {  } { { "ddsgenerator.bdf" "" { Schematic "C:/altera/project/ddsgenerator.bdf" { { 368 240 416 384 "select\[1..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1481619850061 ""}  } { { "romchoose.v" "" { Text "C:/altera/project/romchoose.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1481619850061 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "romchoose:inst4\|signalout\[4\] " "Latch romchoose:inst4\|signalout\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA select\[1\] " "Ports D and ENA on the latch are fed by the same signal select\[1\]" {  } { { "ddsgenerator.bdf" "" { Schematic "C:/altera/project/ddsgenerator.bdf" { { 368 240 416 384 "select\[1..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1481619850061 ""}  } { { "romchoose.v" "" { Text "C:/altera/project/romchoose.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1481619850061 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "romchoose:inst4\|signalout\[3\] " "Latch romchoose:inst4\|signalout\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA select\[1\] " "Ports D and ENA on the latch are fed by the same signal select\[1\]" {  } { { "ddsgenerator.bdf" "" { Schematic "C:/altera/project/ddsgenerator.bdf" { { 368 240 416 384 "select\[1..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1481619850061 ""}  } { { "romchoose.v" "" { Text "C:/altera/project/romchoose.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1481619850061 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "romchoose:inst4\|signalout\[2\] " "Latch romchoose:inst4\|signalout\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA select\[1\] " "Ports D and ENA on the latch are fed by the same signal select\[1\]" {  } { { "ddsgenerator.bdf" "" { Schematic "C:/altera/project/ddsgenerator.bdf" { { 368 240 416 384 "select\[1..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1481619850061 ""}  } { { "romchoose.v" "" { Text "C:/altera/project/romchoose.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1481619850061 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "romchoose:inst4\|signalout\[1\] " "Latch romchoose:inst4\|signalout\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA select\[1\] " "Ports D and ENA on the latch are fed by the same signal select\[1\]" {  } { { "ddsgenerator.bdf" "" { Schematic "C:/altera/project/ddsgenerator.bdf" { { 368 240 416 384 "select\[1..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1481619850061 ""}  } { { "romchoose.v" "" { Text "C:/altera/project/romchoose.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1481619850061 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "romchoose:inst4\|signalout\[0\] " "Latch romchoose:inst4\|signalout\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA select\[1\] " "Ports D and ENA on the latch are fed by the same signal select\[1\]" {  } { { "ddsgenerator.bdf" "" { Schematic "C:/altera/project/ddsgenerator.bdf" { { 368 240 416 384 "select\[1..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1481619850061 ""}  } { { "romchoose.v" "" { Text "C:/altera/project/romchoose.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1481619850061 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "freshow:inst8\|dec\[6\] " "Latch freshow:inst8\|dec\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA freshow:inst8\|lpm_divide:Div1\|lpm_divide_4am:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_qse:divider\|op_6~synth " "Ports D and ENA on the latch are fed by the same signal freshow:inst8\|lpm_divide:Div1\|lpm_divide_4am:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_qse:divider\|op_6~synth" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1481619850061 ""}  } { { "freshow.v" "" { Text "C:/altera/project/freshow.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1481619850061 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "freshow:inst8\|dec\[5\] " "Latch freshow:inst8\|dec\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA freshow:inst8\|lpm_divide:Div1\|lpm_divide_4am:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_qse:divider\|op_6~synth " "Ports D and ENA on the latch are fed by the same signal freshow:inst8\|lpm_divide:Div1\|lpm_divide_4am:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_qse:divider\|op_6~synth" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1481619850061 ""}  } { { "freshow.v" "" { Text "C:/altera/project/freshow.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1481619850061 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "freshow:inst8\|dec\[4\] " "Latch freshow:inst8\|dec\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA freshow:inst8\|lpm_divide:Div1\|lpm_divide_4am:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_qse:divider\|op_5~synth " "Ports D and ENA on the latch are fed by the same signal freshow:inst8\|lpm_divide:Div1\|lpm_divide_4am:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_qse:divider\|op_5~synth" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1481619850061 ""}  } { { "freshow.v" "" { Text "C:/altera/project/freshow.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1481619850061 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "freshow:inst8\|dec\[3\] " "Latch freshow:inst8\|dec\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA freshow:inst8\|lpm_divide:Div1\|lpm_divide_4am:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_qse:divider\|op_6~synth " "Ports D and ENA on the latch are fed by the same signal freshow:inst8\|lpm_divide:Div1\|lpm_divide_4am:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_qse:divider\|op_6~synth" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1481619850061 ""}  } { { "freshow.v" "" { Text "C:/altera/project/freshow.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1481619850061 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "freshow:inst8\|dec\[2\] " "Latch freshow:inst8\|dec\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA freshow:inst8\|lpm_divide:Div1\|lpm_divide_4am:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_qse:divider\|op_5~synth " "Ports D and ENA on the latch are fed by the same signal freshow:inst8\|lpm_divide:Div1\|lpm_divide_4am:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_qse:divider\|op_5~synth" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1481619850061 ""}  } { { "freshow.v" "" { Text "C:/altera/project/freshow.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1481619850061 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "freshow:inst8\|dec\[1\] " "Latch freshow:inst8\|dec\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA freshow:inst8\|lpm_divide:Div1\|lpm_divide_4am:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_qse:divider\|op_5~synth " "Ports D and ENA on the latch are fed by the same signal freshow:inst8\|lpm_divide:Div1\|lpm_divide_4am:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_qse:divider\|op_5~synth" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1481619850061 ""}  } { { "freshow.v" "" { Text "C:/altera/project/freshow.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1481619850061 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "freshow:inst8\|dec\[0\] " "Latch freshow:inst8\|dec\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA freshow:inst8\|lpm_divide:Div1\|lpm_divide_4am:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_qse:divider\|op_6~synth " "Ports D and ENA on the latch are fed by the same signal freshow:inst8\|lpm_divide:Div1\|lpm_divide_4am:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_qse:divider\|op_6~synth" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1481619850061 ""}  } { { "freshow.v" "" { Text "C:/altera/project/freshow.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1481619850061 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "freshow:inst8\|uni\[6\] " "Latch freshow:inst8\|uni\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA keygenerator:inst1\|key_scan\[1\] " "Ports D and ENA on the latch are fed by the same signal keygenerator:inst1\|key_scan\[1\]" {  } { { "keygenerator.v" "" { Text "C:/altera/project/keygenerator.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1481619850061 ""}  } { { "freshow.v" "" { Text "C:/altera/project/freshow.v" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1481619850061 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "freshow:inst8\|uni\[5\] " "Latch freshow:inst8\|uni\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA keygenerator:inst1\|key_scan\[1\] " "Ports D and ENA on the latch are fed by the same signal keygenerator:inst1\|key_scan\[1\]" {  } { { "keygenerator.v" "" { Text "C:/altera/project/keygenerator.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1481619850061 ""}  } { { "freshow.v" "" { Text "C:/altera/project/freshow.v" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1481619850061 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "freshow:inst8\|uni\[4\] " "Latch freshow:inst8\|uni\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA keygenerator:inst1\|key_scan\[1\] " "Ports D and ENA on the latch are fed by the same signal keygenerator:inst1\|key_scan\[1\]" {  } { { "keygenerator.v" "" { Text "C:/altera/project/keygenerator.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1481619850061 ""}  } { { "freshow.v" "" { Text "C:/altera/project/freshow.v" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1481619850061 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "freshow:inst8\|uni\[3\] " "Latch freshow:inst8\|uni\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA keygenerator:inst1\|key_scan\[1\] " "Ports D and ENA on the latch are fed by the same signal keygenerator:inst1\|key_scan\[1\]" {  } { { "keygenerator.v" "" { Text "C:/altera/project/keygenerator.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1481619850061 ""}  } { { "freshow.v" "" { Text "C:/altera/project/freshow.v" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1481619850061 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "freshow:inst8\|uni\[2\] " "Latch freshow:inst8\|uni\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA keygenerator:inst1\|key_scan\[1\] " "Ports D and ENA on the latch are fed by the same signal keygenerator:inst1\|key_scan\[1\]" {  } { { "keygenerator.v" "" { Text "C:/altera/project/keygenerator.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1481619850061 ""}  } { { "freshow.v" "" { Text "C:/altera/project/freshow.v" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1481619850061 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "freshow:inst8\|uni\[1\] " "Latch freshow:inst8\|uni\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA keygenerator:inst1\|key_scan\[1\] " "Ports D and ENA on the latch are fed by the same signal keygenerator:inst1\|key_scan\[1\]" {  } { { "keygenerator.v" "" { Text "C:/altera/project/keygenerator.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1481619850061 ""}  } { { "freshow.v" "" { Text "C:/altera/project/freshow.v" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1481619850061 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "freshow:inst8\|uni\[0\] " "Latch freshow:inst8\|uni\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA keygenerator:inst1\|key_scan\[1\] " "Ports D and ENA on the latch are fed by the same signal keygenerator:inst1\|key_scan\[1\]" {  } { { "keygenerator.v" "" { Text "C:/altera/project/keygenerator.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1481619850061 ""}  } { { "freshow.v" "" { Text "C:/altera/project/freshow.v" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1481619850061 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ge\[6\] VCC " "Pin \"ge\[6\]\" is stuck at VCC" {  } { { "ddsgenerator.bdf" "" { Schematic "C:/altera/project/ddsgenerator.bdf" { { 600 320 496 616 "ge\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481619850202 "|ddsgenerator|ge[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ge\[5\] GND " "Pin \"ge\[5\]\" is stuck at GND" {  } { { "ddsgenerator.bdf" "" { Schematic "C:/altera/project/ddsgenerator.bdf" { { 600 320 496 616 "ge\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481619850202 "|ddsgenerator|ge[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ge\[4\] GND " "Pin \"ge\[4\]\" is stuck at GND" {  } { { "ddsgenerator.bdf" "" { Schematic "C:/altera/project/ddsgenerator.bdf" { { 600 320 496 616 "ge\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481619850202 "|ddsgenerator|ge[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ge\[3\] GND " "Pin \"ge\[3\]\" is stuck at GND" {  } { { "ddsgenerator.bdf" "" { Schematic "C:/altera/project/ddsgenerator.bdf" { { 600 320 496 616 "ge\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481619850202 "|ddsgenerator|ge[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ge\[2\] GND " "Pin \"ge\[2\]\" is stuck at GND" {  } { { "ddsgenerator.bdf" "" { Schematic "C:/altera/project/ddsgenerator.bdf" { { 600 320 496 616 "ge\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481619850202 "|ddsgenerator|ge[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ge\[1\] GND " "Pin \"ge\[1\]\" is stuck at GND" {  } { { "ddsgenerator.bdf" "" { Schematic "C:/altera/project/ddsgenerator.bdf" { { 600 320 496 616 "ge\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481619850202 "|ddsgenerator|ge[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ge\[0\] GND " "Pin \"ge\[0\]\" is stuck at GND" {  } { { "ddsgenerator.bdf" "" { Schematic "C:/altera/project/ddsgenerator.bdf" { { 600 320 496 616 "ge\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481619850202 "|ddsgenerator|ge[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1481619850202 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1481619850405 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "5 0 1 0 0 " "Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1481619851639 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481619851639 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "385 " "Implemented 385 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1481619852233 ""} { "Info" "ICUT_CUT_TM_OPINS" "36 " "Implemented 36 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1481619852233 ""} { "Info" "ICUT_CUT_TM_LCELLS" "318 " "Implemented 318 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1481619852233 ""} { "Info" "ICUT_CUT_TM_RAMS" "24 " "Implemented 24 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1481619852233 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1481619852233 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1481619852233 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 75 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 75 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "753 " "Peak virtual memory: 753 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1481619852295 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 13 17:04:12 2016 " "Processing ended: Tue Dec 13 17:04:12 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1481619852295 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1481619852295 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1481619852295 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1481619852295 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1481619856384 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1481619856384 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 13 17:04:15 2016 " "Processing started: Tue Dec 13 17:04:15 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1481619856384 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1481619856384 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ddsgenerator -c ddsgenerator " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ddsgenerator -c ddsgenerator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1481619856384 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1481619857681 ""}
{ "Info" "0" "" "Project  = ddsgenerator" {  } {  } 0 0 "Project  = ddsgenerator" 0 0 "Fitter" 0 0 1481619857681 ""}
{ "Info" "0" "" "Revision = ddsgenerator" {  } {  } 0 0 "Revision = ddsgenerator" 0 0 "Fitter" 0 0 1481619857681 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1481619857946 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ddsgenerator 5CEBA4F23C7 " "Selected device 5CEBA4F23C7 for design \"ddsgenerator\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1481619857978 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1481619858040 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1481619858040 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK pll:inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"pll:inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1481619858243 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1481619858650 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1481619858791 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1481619859161 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1481619859192 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "42 42 " "No exact pin location assignment(s) for 42 pins of 42 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1481619859521 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1481619866067 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "1  (1 global) " "Promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "pll:inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 65 global CLKCTRL_G13 " "pll:inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 65 fanout uses global clock CLKCTRL_G13" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1481619866349 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1481619866349 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1481619866442 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "22 " "TimeQuest Timing Analyzer is analyzing 22 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1481619868911 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ddsgenerator.sdc " "Synopsys Design Constraints File file not found: 'ddsgenerator.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1481619868927 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1481619868942 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1481619868958 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|StageOut\[15\]~5  from: dataa  to: combout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|StageOut\[15\]~5  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619868989 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|StageOut\[15\]~5  from: datae  to: combout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|StageOut\[15\]~5  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619868989 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|StageOut\[16\]~1  from: dataa  to: combout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|StageOut\[16\]~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619868989 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|StageOut\[17\]~4  from: dataa  to: combout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|StageOut\[17\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619868989 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|StageOut\[17\]~7  from: dataa  to: combout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|StageOut\[17\]~7  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619868989 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|StageOut\[17\]~7  from: datae  to: combout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|StageOut\[17\]~7  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619868989 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_4~13  from: cin  to: sumout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_4~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619868989 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_4~13  from: dataa  to: sumout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_4~13  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619868989 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_4~13  from: datac  to: sumout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_4~13  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619868989 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_4~17  from: dataa  to: cout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_4~17  from: dataa  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619868989 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_4~17  from: datac  to: sumout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_4~17  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619868989 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_4~1  from: cin  to: sumout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_4~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619868989 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_4~5  from: cin  to: sumout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_4~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619868989 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_4~5  from: dataa  to: sumout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_4~5  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619868989 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_4~5  from: datac  to: sumout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_4~5  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619868989 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_4~9  from: cin  to: sumout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_4~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619868989 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_4~9  from: dataa  to: sumout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_4~9  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619868989 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_4~9  from: datad  to: sumout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_4~9  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619868989 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_5~13  from: cin  to: sumout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_5~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619868989 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_5~13  from: datad  to: sumout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_5~13  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619868989 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_5~17  from: cin  to: sumout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_5~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619868989 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_5~17  from: datad  to: sumout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_5~17  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619868989 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_5~1  from: cin  to: sumout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_5~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619868989 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_5~21  from: dataa  to: cout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_5~21  from: dataa  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619868989 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_5~21  from: datac  to: sumout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_5~21  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619868989 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_5~6  from: datab  to: cout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_5~6  from: datab  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619868989 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_5~9  from: cin  to: sumout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_5~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619868989 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_5~9  from: dataa  to: sumout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_5~9  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619868989 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_5~9  from: datab  to: sumout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_5~9  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619868989 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_5~9  from: datac  to: sumout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_5~9  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619868989 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_5~9  from: datad  to: sumout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_5~9  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619868989 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_6~13  from: cin  to: sumout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_6~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619868989 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_6~13  from: dataa  to: sumout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_6~13  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619868989 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_6~13  from: datac  to: sumout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_6~13  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619868989 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_6~13  from: datad  to: sumout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_6~13  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619868989 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_6~17  from: cin  to: sumout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_6~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619868989 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_6~17  from: dataa  to: sumout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_6~17  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619868989 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_6~17  from: datab  to: sumout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_6~17  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619868989 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_6~17  from: datac  to: sumout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_6~17  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619868989 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_6~17  from: datad  to: sumout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_6~17  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619868989 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_6~1  from: cin  to: sumout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_6~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619868989 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_6~21  from: dataa  to: cout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_6~21  from: dataa  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619868989 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_6~21  from: datac  to: sumout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_6~21  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619868989 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_6~6  from: dataa  to: cout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_6~6  from: dataa  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619868989 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_6~9  from: cin  to: sumout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_6~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619868989 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_6~9  from: dataa  to: sumout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_6~9  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619868989 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_6~9  from: datac  to: sumout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_6~9  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619868989 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_6~9  from: datad  to: sumout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_6~9  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619868989 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Mod0\|auto_generated\|divider\|divider\|op_9~13  from: cin  to: sumout " "Cell: inst8\|Mod0\|auto_generated\|divider\|divider\|op_9~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619868989 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Mod0\|auto_generated\|divider\|divider\|op_9~1  from: cin  to: sumout " "Cell: inst8\|Mod0\|auto_generated\|divider\|divider\|op_9~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619868989 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Mod0\|auto_generated\|divider\|divider\|op_9~21  from: cin  to: sumout " "Cell: inst8\|Mod0\|auto_generated\|divider\|divider\|op_9~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619868989 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Mod0\|auto_generated\|divider\|divider\|op_9~25  from: cin  to: sumout " "Cell: inst8\|Mod0\|auto_generated\|divider\|divider\|op_9~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619868989 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Mod0\|auto_generated\|divider\|divider\|op_9~29  from: cin  to: sumout " "Cell: inst8\|Mod0\|auto_generated\|divider\|divider\|op_9~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619868989 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Mod0\|auto_generated\|divider\|divider\|op_9~33  from: datad  to: sumout " "Cell: inst8\|Mod0\|auto_generated\|divider\|divider\|op_9~33  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619868989 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Mod0\|auto_generated\|divider\|divider\|op_9~5  from: cin  to: sumout " "Cell: inst8\|Mod0\|auto_generated\|divider\|divider\|op_9~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619868989 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Mod0\|auto_generated\|divider\|divider\|op_9~9  from: cin  to: sumout " "Cell: inst8\|Mod0\|auto_generated\|divider\|divider\|op_9~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619868989 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Mod1\|auto_generated\|divider\|divider\|StageOut\[41\]~1  from: datad  to: combout " "Cell: inst8\|Mod1\|auto_generated\|divider\|divider\|StageOut\[41\]~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619868989 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Mod1\|auto_generated\|divider\|divider\|StageOut\[42\]~3  from: datad  to: combout " "Cell: inst8\|Mod1\|auto_generated\|divider\|divider\|StageOut\[42\]~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619868989 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Mod1\|auto_generated\|divider\|divider\|StageOut\[43\]~6  from: datad  to: combout " "Cell: inst8\|Mod1\|auto_generated\|divider\|divider\|StageOut\[43\]~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619868989 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Mod1\|auto_generated\|divider\|divider\|op_9~13  from: cin  to: sumout " "Cell: inst8\|Mod1\|auto_generated\|divider\|divider\|op_9~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619868989 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Mod1\|auto_generated\|divider\|divider\|op_9~17  from: cin  to: sumout " "Cell: inst8\|Mod1\|auto_generated\|divider\|divider\|op_9~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619868989 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Mod1\|auto_generated\|divider\|divider\|op_9~1  from: cin  to: sumout " "Cell: inst8\|Mod1\|auto_generated\|divider\|divider\|op_9~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619868989 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Mod1\|auto_generated\|divider\|divider\|op_9~5  from: datad  to: sumout " "Cell: inst8\|Mod1\|auto_generated\|divider\|divider\|op_9~5  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619868989 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Mod1\|auto_generated\|divider\|divider\|op_9~9  from: cin  to: sumout " "Cell: inst8\|Mod1\|auto_generated\|divider\|divider\|op_9~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619868989 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619868989 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619868989 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619868989 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1481619868989 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1481619868989 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1481619869005 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1481619869005 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1481619869146 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1481619869146 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1481619869146 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1481619869146 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1481619869161 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1481619869161 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1481619869161 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1481619869161 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1481619869161 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:10 " "Fitter preparation operations ending: elapsed time is 00:00:10" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1481619869270 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1481619876208 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1481619876802 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:05 " "Fitter placement preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1481619881505 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1481619888630 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1481619890536 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:09 " "Fitter placement operations ending: elapsed time is 00:00:09" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1481619890536 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1481619896130 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "6 X11_Y0 X21_Y10 " "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X11_Y0 to location X21_Y10" {  } { { "loc" "" { Generic "C:/altera/project/" { { 1 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X11_Y0 to location X21_Y10"} { { 12 { 0 ""} 11 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1481619910005 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1481619910005 ""}
{ "Info" "IVPR20K_VPR_STATUS_ROUTER_HOLD_BACKOFF_ENGAGED" "" "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." {  } {  } 0 188005 "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." 0 0 "Fitter" 0 -1 1481619933755 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:37 " "Fitter routing operations ending: elapsed time is 00:00:37" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1481619943067 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1481619943067 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1481619943067 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 2.09 " "Total time spent on timing analysis during the Fitter is 2.09 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1481619947911 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1481619948255 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1481619950271 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1481619950505 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1481619952146 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:13 " "Fitter post-fit operations ending: elapsed time is 00:00:13" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1481619960349 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/project/output_files/ddsgenerator.fit.smsg " "Generated suppressed messages file C:/altera/project/output_files/ddsgenerator.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1481619961349 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1757 " "Peak virtual memory: 1757 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1481619962927 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 13 17:06:02 2016 " "Processing ended: Tue Dec 13 17:06:02 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1481619962927 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:47 " "Elapsed time: 00:01:47" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1481619962927 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:45 " "Total CPU time (on all processors): 00:01:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1481619962927 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1481619962927 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1481619968724 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1481619968739 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 13 17:06:08 2016 " "Processing started: Tue Dec 13 17:06:08 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1481619968739 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1481619968739 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ddsgenerator -c ddsgenerator " "Command: quartus_asm --read_settings_files=off --write_settings_files=off ddsgenerator -c ddsgenerator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1481619968739 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1481619977416 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "741 " "Peak virtual memory: 741 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1481619979181 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 13 17:06:19 2016 " "Processing ended: Tue Dec 13 17:06:19 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1481619979181 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1481619979181 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1481619979181 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1481619979181 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1481619979901 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1481619982635 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1481619982635 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 13 17:06:21 2016 " "Processing started: Tue Dec 13 17:06:21 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1481619982635 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1481619982635 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ddsgenerator -c ddsgenerator " "Command: quartus_sta ddsgenerator -c ddsgenerator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1481619982635 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #11" {  } {  } 0 0 "qsta_default_script.tcl version: #11" 0 0 "Quartus II" 0 0 1481619983603 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1481619984572 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1481619984666 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1481619984666 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "22 " "TimeQuest Timing Analyzer is analyzing 22 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1481619985931 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ddsgenerator.sdc " "Synopsys Design Constraints File file not found: 'ddsgenerator.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1481619986197 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1481619986214 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clock clock " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clock clock" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1481619986214 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 9 -multiply_by 94 -duty_cycle 50.00 -name \{inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 9 -multiply_by 94 -duty_cycle 50.00 -name \{inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1481619986214 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 51 -duty_cycle 50.00 -name \{inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 51 -duty_cycle 50.00 -name \{inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1481619986214 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1481619986214 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1481619986214 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name select\[0\] select\[0\] " "create_clock -period 1.000 -name select\[0\] select\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1481619986214 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name keygenerator:inst1\|key_scan\[0\] keygenerator:inst1\|key_scan\[0\] " "create_clock -period 1.000 -name keygenerator:inst1\|key_scan\[0\] keygenerator:inst1\|key_scan\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1481619986214 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1481619986214 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|StageOut\[15\]~5  from: datab  to: combout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|StageOut\[15\]~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619986229 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|StageOut\[15\]~5  from: datad  to: combout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|StageOut\[15\]~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619986229 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|StageOut\[16\]~1  from: datad  to: combout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|StageOut\[16\]~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619986229 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|StageOut\[17\]~4  from: datad  to: combout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|StageOut\[17\]~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619986229 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|StageOut\[17\]~7  from: datae  to: combout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|StageOut\[17\]~7  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619986229 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|StageOut\[17\]~7  from: dataf  to: combout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|StageOut\[17\]~7  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619986229 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_4~13  from: cin  to: sumout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_4~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619986229 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_4~13  from: datab  to: sumout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_4~13  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619986229 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_4~13  from: datac  to: sumout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_4~13  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619986229 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_4~17  from: datab  to: sumout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_4~17  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619986229 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_4~17  from: datac  to: sumout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_4~17  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619986229 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_4~1  from: cin  to: sumout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_4~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619986229 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_4~5  from: cin  to: sumout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_4~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619986229 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_4~5  from: datab  to: sumout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_4~5  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619986229 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_4~5  from: datac  to: sumout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_4~5  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619986229 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_4~9  from: cin  to: sumout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_4~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619986229 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_4~9  from: datab  to: sumout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_4~9  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619986229 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_4~9  from: datad  to: sumout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_4~9  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619986229 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_5~13  from: cin  to: sumout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_5~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619986229 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_5~13  from: datad  to: sumout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_5~13  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619986229 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_5~17  from: cin  to: sumout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_5~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619986229 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_5~17  from: datad  to: sumout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_5~17  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619986229 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_5~1  from: cin  to: sumout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_5~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619986229 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_5~21  from: datab  to: sumout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_5~21  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619986229 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_5~21  from: datac  to: sumout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_5~21  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619986229 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_5~6  from: dataa  to: cout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_5~6  from: dataa  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619986229 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_5~9  from: cin  to: sumout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_5~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619986229 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_5~9  from: dataa  to: sumout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_5~9  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619986229 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_5~9  from: datab  to: sumout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_5~9  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619986229 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_5~9  from: datac  to: sumout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_5~9  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619986229 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_5~9  from: datad  to: sumout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_5~9  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619986229 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_6~13  from: cin  to: sumout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_6~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619986229 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_6~13  from: datab  to: sumout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_6~13  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619986229 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_6~13  from: datac  to: sumout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_6~13  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619986229 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_6~13  from: datad  to: sumout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_6~13  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619986229 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_6~17  from: cin  to: sumout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_6~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619986229 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_6~17  from: dataa  to: sumout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_6~17  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619986229 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_6~17  from: datab  to: sumout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_6~17  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619986229 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_6~17  from: datac  to: sumout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_6~17  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619986229 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_6~17  from: datad  to: sumout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_6~17  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619986229 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_6~1  from: cin  to: sumout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_6~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619986229 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_6~21  from: dataa  to: sumout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_6~21  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619986229 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_6~21  from: datac  to: sumout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_6~21  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619986229 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_6~6  from: dataa  to: cout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_6~6  from: dataa  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619986229 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_6~9  from: cin  to: sumout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_6~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619986229 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_6~9  from: dataa  to: sumout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_6~9  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619986229 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_6~9  from: datac  to: sumout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_6~9  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619986229 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_6~9  from: datad  to: sumout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_6~9  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619986229 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Mod0\|auto_generated\|divider\|divider\|op_9~13  from: cin  to: sumout " "Cell: inst8\|Mod0\|auto_generated\|divider\|divider\|op_9~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619986229 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Mod0\|auto_generated\|divider\|divider\|op_9~1  from: cin  to: sumout " "Cell: inst8\|Mod0\|auto_generated\|divider\|divider\|op_9~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619986229 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Mod0\|auto_generated\|divider\|divider\|op_9~21  from: cin  to: sumout " "Cell: inst8\|Mod0\|auto_generated\|divider\|divider\|op_9~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619986229 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Mod0\|auto_generated\|divider\|divider\|op_9~25  from: cin  to: sumout " "Cell: inst8\|Mod0\|auto_generated\|divider\|divider\|op_9~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619986229 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Mod0\|auto_generated\|divider\|divider\|op_9~29  from: cin  to: sumout " "Cell: inst8\|Mod0\|auto_generated\|divider\|divider\|op_9~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619986229 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Mod0\|auto_generated\|divider\|divider\|op_9~33  from: dataa  to: sumout " "Cell: inst8\|Mod0\|auto_generated\|divider\|divider\|op_9~33  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619986229 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Mod0\|auto_generated\|divider\|divider\|op_9~5  from: cin  to: sumout " "Cell: inst8\|Mod0\|auto_generated\|divider\|divider\|op_9~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619986229 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Mod0\|auto_generated\|divider\|divider\|op_9~9  from: cin  to: sumout " "Cell: inst8\|Mod0\|auto_generated\|divider\|divider\|op_9~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619986229 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Mod1\|auto_generated\|divider\|divider\|StageOut\[41\]~1  from: datac  to: combout " "Cell: inst8\|Mod1\|auto_generated\|divider\|divider\|StageOut\[41\]~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619986229 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Mod1\|auto_generated\|divider\|divider\|StageOut\[42\]~3  from: dataa  to: combout " "Cell: inst8\|Mod1\|auto_generated\|divider\|divider\|StageOut\[42\]~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619986229 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Mod1\|auto_generated\|divider\|divider\|StageOut\[43\]~6  from: datac  to: combout " "Cell: inst8\|Mod1\|auto_generated\|divider\|divider\|StageOut\[43\]~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619986229 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Mod1\|auto_generated\|divider\|divider\|op_9~13  from: cin  to: sumout " "Cell: inst8\|Mod1\|auto_generated\|divider\|divider\|op_9~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619986229 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Mod1\|auto_generated\|divider\|divider\|op_9~17  from: cin  to: sumout " "Cell: inst8\|Mod1\|auto_generated\|divider\|divider\|op_9~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619986229 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Mod1\|auto_generated\|divider\|divider\|op_9~1  from: cin  to: sumout " "Cell: inst8\|Mod1\|auto_generated\|divider\|divider\|op_9~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619986229 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Mod1\|auto_generated\|divider\|divider\|op_9~5  from: datad  to: sumout " "Cell: inst8\|Mod1\|auto_generated\|divider\|divider\|op_9~5  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619986229 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Mod1\|auto_generated\|divider\|divider\|op_9~9  from: cin  to: sumout " "Cell: inst8\|Mod1\|auto_generated\|divider\|divider\|op_9~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619986229 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619986229 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619986229 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619986229 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1481619986229 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1481619986260 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1481619986260 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1481619986260 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Quartus II" 0 0 1481619986275 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1481619986353 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1481619986353 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -30.383 " "Worst-case setup slack is -30.383" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1481619986369 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1481619986369 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -30.383            -362.150 keygenerator:inst1\|key_scan\[0\]  " "  -30.383            -362.150 keygenerator:inst1\|key_scan\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1481619986369 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.882             -68.594 select\[0\]  " "   -9.882             -68.594 select\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1481619986369 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.081            -162.436 inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -5.081            -162.436 inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1481619986369 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1481619986369 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -7.205 " "Worst-case hold slack is -7.205" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1481619986385 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1481619986385 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.205             -51.478 keygenerator:inst1\|key_scan\[0\]  " "   -7.205             -51.478 keygenerator:inst1\|key_scan\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1481619986385 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.910             -14.456 inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -1.910             -14.456 inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1481619986385 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.015               0.000 select\[0\]  " "    0.015               0.000 select\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1481619986385 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1481619986385 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1481619986385 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1481619986400 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -5.295 " "Worst-case minimum pulse width slack is -5.295" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1481619986416 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1481619986416 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.295            -571.539 keygenerator:inst1\|key_scan\[0\]  " "   -5.295            -571.539 keygenerator:inst1\|key_scan\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1481619986416 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.301               0.000 select\[0\]  " "    0.301               0.000 select\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1481619986416 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.957               0.000 inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.957               0.000 inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1481619986416 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.949               0.000 clock  " "    9.949               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1481619986416 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.463               0.000 inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   47.463               0.000 inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1481619986416 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1481619986416 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Quartus II" 0 0 1481619986463 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1481619986556 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1481619989635 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|StageOut\[15\]~5  from: datab  to: combout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|StageOut\[15\]~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619989792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|StageOut\[15\]~5  from: datad  to: combout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|StageOut\[15\]~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619989792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|StageOut\[16\]~1  from: datad  to: combout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|StageOut\[16\]~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619989792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|StageOut\[17\]~4  from: datad  to: combout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|StageOut\[17\]~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619989792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|StageOut\[17\]~7  from: datae  to: combout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|StageOut\[17\]~7  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619989792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|StageOut\[17\]~7  from: dataf  to: combout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|StageOut\[17\]~7  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619989792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_4~13  from: cin  to: sumout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_4~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619989792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_4~13  from: datab  to: sumout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_4~13  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619989792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_4~13  from: datac  to: sumout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_4~13  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619989792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_4~17  from: datab  to: sumout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_4~17  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619989792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_4~17  from: datac  to: sumout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_4~17  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619989792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_4~1  from: cin  to: sumout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_4~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619989792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_4~5  from: cin  to: sumout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_4~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619989792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_4~5  from: datab  to: sumout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_4~5  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619989792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_4~5  from: datac  to: sumout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_4~5  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619989792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_4~9  from: cin  to: sumout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_4~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619989792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_4~9  from: datab  to: sumout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_4~9  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619989792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_4~9  from: datad  to: sumout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_4~9  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619989792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_5~13  from: cin  to: sumout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_5~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619989792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_5~13  from: datad  to: sumout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_5~13  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619989792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_5~17  from: cin  to: sumout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_5~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619989792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_5~17  from: datad  to: sumout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_5~17  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619989792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_5~1  from: cin  to: sumout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_5~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619989792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_5~21  from: datab  to: sumout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_5~21  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619989792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_5~21  from: datac  to: sumout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_5~21  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619989792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_5~6  from: dataa  to: cout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_5~6  from: dataa  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619989792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_5~9  from: cin  to: sumout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_5~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619989792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_5~9  from: dataa  to: sumout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_5~9  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619989792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_5~9  from: datab  to: sumout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_5~9  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619989792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_5~9  from: datac  to: sumout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_5~9  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619989792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_5~9  from: datad  to: sumout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_5~9  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619989792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_6~13  from: cin  to: sumout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_6~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619989792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_6~13  from: datab  to: sumout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_6~13  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619989792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_6~13  from: datac  to: sumout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_6~13  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619989792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_6~13  from: datad  to: sumout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_6~13  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619989792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_6~17  from: cin  to: sumout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_6~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619989792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_6~17  from: dataa  to: sumout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_6~17  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619989792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_6~17  from: datab  to: sumout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_6~17  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619989792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_6~17  from: datac  to: sumout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_6~17  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619989792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_6~17  from: datad  to: sumout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_6~17  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619989792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_6~1  from: cin  to: sumout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_6~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619989792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_6~21  from: dataa  to: sumout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_6~21  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619989792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_6~21  from: datac  to: sumout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_6~21  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619989792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_6~6  from: dataa  to: cout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_6~6  from: dataa  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619989792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_6~9  from: cin  to: sumout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_6~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619989792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_6~9  from: dataa  to: sumout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_6~9  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619989792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_6~9  from: datac  to: sumout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_6~9  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619989792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_6~9  from: datad  to: sumout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_6~9  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619989792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Mod0\|auto_generated\|divider\|divider\|op_9~13  from: cin  to: sumout " "Cell: inst8\|Mod0\|auto_generated\|divider\|divider\|op_9~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619989792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Mod0\|auto_generated\|divider\|divider\|op_9~1  from: cin  to: sumout " "Cell: inst8\|Mod0\|auto_generated\|divider\|divider\|op_9~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619989792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Mod0\|auto_generated\|divider\|divider\|op_9~21  from: cin  to: sumout " "Cell: inst8\|Mod0\|auto_generated\|divider\|divider\|op_9~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619989792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Mod0\|auto_generated\|divider\|divider\|op_9~25  from: cin  to: sumout " "Cell: inst8\|Mod0\|auto_generated\|divider\|divider\|op_9~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619989792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Mod0\|auto_generated\|divider\|divider\|op_9~29  from: cin  to: sumout " "Cell: inst8\|Mod0\|auto_generated\|divider\|divider\|op_9~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619989792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Mod0\|auto_generated\|divider\|divider\|op_9~33  from: dataa  to: sumout " "Cell: inst8\|Mod0\|auto_generated\|divider\|divider\|op_9~33  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619989792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Mod0\|auto_generated\|divider\|divider\|op_9~5  from: cin  to: sumout " "Cell: inst8\|Mod0\|auto_generated\|divider\|divider\|op_9~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619989792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Mod0\|auto_generated\|divider\|divider\|op_9~9  from: cin  to: sumout " "Cell: inst8\|Mod0\|auto_generated\|divider\|divider\|op_9~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619989792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Mod1\|auto_generated\|divider\|divider\|StageOut\[41\]~1  from: datac  to: combout " "Cell: inst8\|Mod1\|auto_generated\|divider\|divider\|StageOut\[41\]~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619989792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Mod1\|auto_generated\|divider\|divider\|StageOut\[42\]~3  from: dataa  to: combout " "Cell: inst8\|Mod1\|auto_generated\|divider\|divider\|StageOut\[42\]~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619989792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Mod1\|auto_generated\|divider\|divider\|StageOut\[43\]~6  from: datac  to: combout " "Cell: inst8\|Mod1\|auto_generated\|divider\|divider\|StageOut\[43\]~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619989792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Mod1\|auto_generated\|divider\|divider\|op_9~13  from: cin  to: sumout " "Cell: inst8\|Mod1\|auto_generated\|divider\|divider\|op_9~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619989792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Mod1\|auto_generated\|divider\|divider\|op_9~17  from: cin  to: sumout " "Cell: inst8\|Mod1\|auto_generated\|divider\|divider\|op_9~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619989792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Mod1\|auto_generated\|divider\|divider\|op_9~1  from: cin  to: sumout " "Cell: inst8\|Mod1\|auto_generated\|divider\|divider\|op_9~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619989792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Mod1\|auto_generated\|divider\|divider\|op_9~5  from: datad  to: sumout " "Cell: inst8\|Mod1\|auto_generated\|divider\|divider\|op_9~5  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619989792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Mod1\|auto_generated\|divider\|divider\|op_9~9  from: cin  to: sumout " "Cell: inst8\|Mod1\|auto_generated\|divider\|divider\|op_9~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619989792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619989792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619989792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619989792 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1481619989792 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1481619989806 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1481619989822 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1481619989822 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -30.364 " "Worst-case setup slack is -30.364" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1481619989838 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1481619989838 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -30.364            -368.609 keygenerator:inst1\|key_scan\[0\]  " "  -30.364            -368.609 keygenerator:inst1\|key_scan\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1481619989838 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.943             -69.526 select\[0\]  " "   -9.943             -69.526 select\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1481619989838 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.689            -146.413 inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -4.689            -146.413 inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1481619989838 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1481619989838 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -7.607 " "Worst-case hold slack is -7.607" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1481619989854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1481619989854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.607             -56.515 keygenerator:inst1\|key_scan\[0\]  " "   -7.607             -56.515 keygenerator:inst1\|key_scan\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1481619989854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.064             -19.048 inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -2.064             -19.048 inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1481619989854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.039              -0.077 select\[0\]  " "   -0.039              -0.077 select\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1481619989854 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1481619989854 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1481619989854 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1481619989869 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -5.696 " "Worst-case minimum pulse width slack is -5.696" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1481619989869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1481619989869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.696            -629.397 keygenerator:inst1\|key_scan\[0\]  " "   -5.696            -629.397 keygenerator:inst1\|key_scan\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1481619989869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.308               0.000 select\[0\]  " "    0.308               0.000 select\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1481619989869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.957               0.000 inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.957               0.000 inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1481619989869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.980               0.000 clock  " "    9.980               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1481619989869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.405               0.000 inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   47.405               0.000 inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1481619989869 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1481619989869 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Quartus II" 0 0 1481619989916 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1481619990260 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1481619993010 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|StageOut\[15\]~5  from: datab  to: combout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|StageOut\[15\]~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619993167 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|StageOut\[15\]~5  from: datad  to: combout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|StageOut\[15\]~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619993167 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|StageOut\[16\]~1  from: datad  to: combout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|StageOut\[16\]~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619993167 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|StageOut\[17\]~4  from: datad  to: combout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|StageOut\[17\]~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619993167 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|StageOut\[17\]~7  from: datae  to: combout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|StageOut\[17\]~7  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619993167 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|StageOut\[17\]~7  from: dataf  to: combout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|StageOut\[17\]~7  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619993167 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_4~13  from: cin  to: sumout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_4~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619993167 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_4~13  from: datab  to: sumout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_4~13  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619993167 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_4~13  from: datac  to: sumout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_4~13  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619993167 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_4~17  from: datab  to: sumout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_4~17  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619993167 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_4~17  from: datac  to: sumout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_4~17  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619993167 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_4~1  from: cin  to: sumout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_4~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619993167 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_4~5  from: cin  to: sumout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_4~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619993167 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_4~5  from: datab  to: sumout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_4~5  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619993167 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_4~5  from: datac  to: sumout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_4~5  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619993167 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_4~9  from: cin  to: sumout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_4~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619993167 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_4~9  from: datab  to: sumout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_4~9  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619993167 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_4~9  from: datad  to: sumout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_4~9  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619993167 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_5~13  from: cin  to: sumout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_5~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619993167 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_5~13  from: datad  to: sumout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_5~13  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619993167 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_5~17  from: cin  to: sumout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_5~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619993167 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_5~17  from: datad  to: sumout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_5~17  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619993167 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_5~1  from: cin  to: sumout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_5~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619993167 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_5~21  from: datab  to: sumout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_5~21  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619993167 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_5~21  from: datac  to: sumout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_5~21  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619993167 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_5~6  from: dataa  to: cout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_5~6  from: dataa  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619993167 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_5~9  from: cin  to: sumout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_5~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619993167 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_5~9  from: dataa  to: sumout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_5~9  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619993167 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_5~9  from: datab  to: sumout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_5~9  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619993167 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_5~9  from: datac  to: sumout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_5~9  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619993167 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_5~9  from: datad  to: sumout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_5~9  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619993167 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_6~13  from: cin  to: sumout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_6~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619993167 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_6~13  from: datab  to: sumout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_6~13  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619993167 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_6~13  from: datac  to: sumout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_6~13  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619993167 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_6~13  from: datad  to: sumout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_6~13  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619993167 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_6~17  from: cin  to: sumout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_6~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619993167 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_6~17  from: dataa  to: sumout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_6~17  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619993167 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_6~17  from: datab  to: sumout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_6~17  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619993167 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_6~17  from: datac  to: sumout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_6~17  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619993167 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_6~17  from: datad  to: sumout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_6~17  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619993167 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_6~1  from: cin  to: sumout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_6~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619993167 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_6~21  from: dataa  to: sumout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_6~21  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619993167 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_6~21  from: datac  to: sumout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_6~21  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619993167 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_6~6  from: dataa  to: cout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_6~6  from: dataa  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619993167 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_6~9  from: cin  to: sumout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_6~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619993167 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_6~9  from: dataa  to: sumout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_6~9  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619993167 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_6~9  from: datac  to: sumout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_6~9  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619993167 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_6~9  from: datad  to: sumout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_6~9  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619993167 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Mod0\|auto_generated\|divider\|divider\|op_9~13  from: cin  to: sumout " "Cell: inst8\|Mod0\|auto_generated\|divider\|divider\|op_9~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619993167 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Mod0\|auto_generated\|divider\|divider\|op_9~1  from: cin  to: sumout " "Cell: inst8\|Mod0\|auto_generated\|divider\|divider\|op_9~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619993167 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Mod0\|auto_generated\|divider\|divider\|op_9~21  from: cin  to: sumout " "Cell: inst8\|Mod0\|auto_generated\|divider\|divider\|op_9~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619993167 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Mod0\|auto_generated\|divider\|divider\|op_9~25  from: cin  to: sumout " "Cell: inst8\|Mod0\|auto_generated\|divider\|divider\|op_9~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619993167 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Mod0\|auto_generated\|divider\|divider\|op_9~29  from: cin  to: sumout " "Cell: inst8\|Mod0\|auto_generated\|divider\|divider\|op_9~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619993167 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Mod0\|auto_generated\|divider\|divider\|op_9~33  from: dataa  to: sumout " "Cell: inst8\|Mod0\|auto_generated\|divider\|divider\|op_9~33  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619993167 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Mod0\|auto_generated\|divider\|divider\|op_9~5  from: cin  to: sumout " "Cell: inst8\|Mod0\|auto_generated\|divider\|divider\|op_9~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619993167 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Mod0\|auto_generated\|divider\|divider\|op_9~9  from: cin  to: sumout " "Cell: inst8\|Mod0\|auto_generated\|divider\|divider\|op_9~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619993167 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Mod1\|auto_generated\|divider\|divider\|StageOut\[41\]~1  from: datac  to: combout " "Cell: inst8\|Mod1\|auto_generated\|divider\|divider\|StageOut\[41\]~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619993167 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Mod1\|auto_generated\|divider\|divider\|StageOut\[42\]~3  from: dataa  to: combout " "Cell: inst8\|Mod1\|auto_generated\|divider\|divider\|StageOut\[42\]~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619993167 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Mod1\|auto_generated\|divider\|divider\|StageOut\[43\]~6  from: datac  to: combout " "Cell: inst8\|Mod1\|auto_generated\|divider\|divider\|StageOut\[43\]~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619993167 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Mod1\|auto_generated\|divider\|divider\|op_9~13  from: cin  to: sumout " "Cell: inst8\|Mod1\|auto_generated\|divider\|divider\|op_9~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619993167 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Mod1\|auto_generated\|divider\|divider\|op_9~17  from: cin  to: sumout " "Cell: inst8\|Mod1\|auto_generated\|divider\|divider\|op_9~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619993167 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Mod1\|auto_generated\|divider\|divider\|op_9~1  from: cin  to: sumout " "Cell: inst8\|Mod1\|auto_generated\|divider\|divider\|op_9~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619993167 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Mod1\|auto_generated\|divider\|divider\|op_9~5  from: datad  to: sumout " "Cell: inst8\|Mod1\|auto_generated\|divider\|divider\|op_9~5  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619993167 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Mod1\|auto_generated\|divider\|divider\|op_9~9  from: cin  to: sumout " "Cell: inst8\|Mod1\|auto_generated\|divider\|divider\|op_9~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619993167 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619993167 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619993167 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619993167 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1481619993167 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1481619993167 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1481619993181 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1481619993181 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -16.083 " "Worst-case setup slack is -16.083" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1481619993181 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1481619993181 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -16.083            -180.627 keygenerator:inst1\|key_scan\[0\]  " "  -16.083            -180.627 keygenerator:inst1\|key_scan\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1481619993181 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.401             -36.923 select\[0\]  " "   -5.401             -36.923 select\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1481619993181 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.019            -121.404 inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -4.019            -121.404 inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1481619993181 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1481619993181 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.288 " "Worst-case hold slack is -3.288" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1481619993197 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1481619993197 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.288             -21.413 keygenerator:inst1\|key_scan\[0\]  " "   -3.288             -21.413 keygenerator:inst1\|key_scan\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1481619993197 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.674              -3.810 inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -0.674              -3.810 inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1481619993197 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.022               0.000 select\[0\]  " "    0.022               0.000 select\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1481619993197 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1481619993197 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1481619993213 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1481619993244 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.180 " "Worst-case minimum pulse width slack is -2.180" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1481619993261 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1481619993261 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.180            -176.443 keygenerator:inst1\|key_scan\[0\]  " "   -2.180            -176.443 keygenerator:inst1\|key_scan\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1481619993261 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.031               0.000 select\[0\]  " "    0.031               0.000 select\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1481619993261 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.957               0.000 inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.957               0.000 inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1481619993261 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.643               0.000 clock  " "    9.643               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1481619993261 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.719               0.000 inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   47.719               0.000 inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1481619993261 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1481619993261 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Quartus II" 0 0 1481619993306 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|StageOut\[15\]~5  from: datab  to: combout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|StageOut\[15\]~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619994353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|StageOut\[15\]~5  from: datad  to: combout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|StageOut\[15\]~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619994353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|StageOut\[16\]~1  from: datad  to: combout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|StageOut\[16\]~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619994353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|StageOut\[17\]~4  from: datad  to: combout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|StageOut\[17\]~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619994353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|StageOut\[17\]~7  from: datae  to: combout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|StageOut\[17\]~7  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619994353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|StageOut\[17\]~7  from: dataf  to: combout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|StageOut\[17\]~7  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619994353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_4~13  from: cin  to: sumout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_4~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619994353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_4~13  from: datab  to: sumout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_4~13  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619994353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_4~13  from: datac  to: sumout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_4~13  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619994353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_4~17  from: datab  to: sumout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_4~17  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619994353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_4~17  from: datac  to: sumout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_4~17  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619994353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_4~1  from: cin  to: sumout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_4~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619994353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_4~5  from: cin  to: sumout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_4~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619994353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_4~5  from: datab  to: sumout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_4~5  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619994353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_4~5  from: datac  to: sumout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_4~5  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619994353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_4~9  from: cin  to: sumout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_4~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619994353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_4~9  from: datab  to: sumout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_4~9  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619994353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_4~9  from: datad  to: sumout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_4~9  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619994353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_5~13  from: cin  to: sumout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_5~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619994353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_5~13  from: datad  to: sumout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_5~13  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619994353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_5~17  from: cin  to: sumout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_5~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619994353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_5~17  from: datad  to: sumout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_5~17  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619994353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_5~1  from: cin  to: sumout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_5~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619994353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_5~21  from: datab  to: sumout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_5~21  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619994353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_5~21  from: datac  to: sumout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_5~21  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619994353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_5~6  from: dataa  to: cout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_5~6  from: dataa  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619994353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_5~9  from: cin  to: sumout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_5~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619994353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_5~9  from: dataa  to: sumout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_5~9  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619994353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_5~9  from: datab  to: sumout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_5~9  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619994353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_5~9  from: datac  to: sumout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_5~9  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619994353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_5~9  from: datad  to: sumout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_5~9  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619994353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_6~13  from: cin  to: sumout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_6~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619994353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_6~13  from: datab  to: sumout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_6~13  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619994353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_6~13  from: datac  to: sumout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_6~13  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619994353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_6~13  from: datad  to: sumout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_6~13  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619994353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_6~17  from: cin  to: sumout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_6~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619994353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_6~17  from: dataa  to: sumout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_6~17  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619994353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_6~17  from: datab  to: sumout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_6~17  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619994353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_6~17  from: datac  to: sumout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_6~17  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619994353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_6~17  from: datad  to: sumout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_6~17  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619994353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_6~1  from: cin  to: sumout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_6~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619994353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_6~21  from: dataa  to: sumout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_6~21  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619994353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_6~21  from: datac  to: sumout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_6~21  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619994353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_6~6  from: dataa  to: cout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_6~6  from: dataa  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619994353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_6~9  from: cin  to: sumout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_6~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619994353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_6~9  from: dataa  to: sumout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_6~9  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619994353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_6~9  from: datac  to: sumout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_6~9  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619994353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_6~9  from: datad  to: sumout " "Cell: inst8\|Div1\|auto_generated\|divider\|divider\|op_6~9  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619994353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Mod0\|auto_generated\|divider\|divider\|op_9~13  from: cin  to: sumout " "Cell: inst8\|Mod0\|auto_generated\|divider\|divider\|op_9~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619994353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Mod0\|auto_generated\|divider\|divider\|op_9~1  from: cin  to: sumout " "Cell: inst8\|Mod0\|auto_generated\|divider\|divider\|op_9~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619994353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Mod0\|auto_generated\|divider\|divider\|op_9~21  from: cin  to: sumout " "Cell: inst8\|Mod0\|auto_generated\|divider\|divider\|op_9~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619994353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Mod0\|auto_generated\|divider\|divider\|op_9~25  from: cin  to: sumout " "Cell: inst8\|Mod0\|auto_generated\|divider\|divider\|op_9~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619994353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Mod0\|auto_generated\|divider\|divider\|op_9~29  from: cin  to: sumout " "Cell: inst8\|Mod0\|auto_generated\|divider\|divider\|op_9~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619994353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Mod0\|auto_generated\|divider\|divider\|op_9~33  from: dataa  to: sumout " "Cell: inst8\|Mod0\|auto_generated\|divider\|divider\|op_9~33  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619994353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Mod0\|auto_generated\|divider\|divider\|op_9~5  from: cin  to: sumout " "Cell: inst8\|Mod0\|auto_generated\|divider\|divider\|op_9~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619994353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Mod0\|auto_generated\|divider\|divider\|op_9~9  from: cin  to: sumout " "Cell: inst8\|Mod0\|auto_generated\|divider\|divider\|op_9~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619994353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Mod1\|auto_generated\|divider\|divider\|StageOut\[41\]~1  from: datac  to: combout " "Cell: inst8\|Mod1\|auto_generated\|divider\|divider\|StageOut\[41\]~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619994353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Mod1\|auto_generated\|divider\|divider\|StageOut\[42\]~3  from: dataa  to: combout " "Cell: inst8\|Mod1\|auto_generated\|divider\|divider\|StageOut\[42\]~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619994353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Mod1\|auto_generated\|divider\|divider\|StageOut\[43\]~6  from: datac  to: combout " "Cell: inst8\|Mod1\|auto_generated\|divider\|divider\|StageOut\[43\]~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619994353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Mod1\|auto_generated\|divider\|divider\|op_9~13  from: cin  to: sumout " "Cell: inst8\|Mod1\|auto_generated\|divider\|divider\|op_9~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619994353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Mod1\|auto_generated\|divider\|divider\|op_9~17  from: cin  to: sumout " "Cell: inst8\|Mod1\|auto_generated\|divider\|divider\|op_9~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619994353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Mod1\|auto_generated\|divider\|divider\|op_9~1  from: cin  to: sumout " "Cell: inst8\|Mod1\|auto_generated\|divider\|divider\|op_9~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619994353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Mod1\|auto_generated\|divider\|divider\|op_9~5  from: datad  to: sumout " "Cell: inst8\|Mod1\|auto_generated\|divider\|divider\|op_9~5  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619994353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Mod1\|auto_generated\|divider\|divider\|op_9~9  from: cin  to: sumout " "Cell: inst8\|Mod1\|auto_generated\|divider\|divider\|op_9~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619994353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619994353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619994353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481619994353 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1481619994353 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1481619994353 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1481619994353 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1481619994353 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -14.654 " "Worst-case setup slack is -14.654" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1481619994370 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1481619994370 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.654            -167.687 keygenerator:inst1\|key_scan\[0\]  " "  -14.654            -167.687 keygenerator:inst1\|key_scan\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1481619994370 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.088             -35.189 select\[0\]  " "   -5.088             -35.189 select\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1481619994370 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.202             -94.105 inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -3.202             -94.105 inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1481619994370 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1481619994370 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.100 " "Worst-case hold slack is -3.100" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1481619994385 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1481619994385 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.100             -20.778 keygenerator:inst1\|key_scan\[0\]  " "   -3.100             -20.778 keygenerator:inst1\|key_scan\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1481619994385 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.870              -5.339 inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -0.870              -5.339 inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1481619994385 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.002               0.000 select\[0\]  " "    0.002               0.000 select\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1481619994385 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1481619994385 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1481619994400 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1481619994400 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.013 " "Worst-case minimum pulse width slack is -2.013" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1481619994416 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1481619994416 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.013            -164.118 keygenerator:inst1\|key_scan\[0\]  " "   -2.013            -164.118 keygenerator:inst1\|key_scan\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1481619994416 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.028               0.000 select\[0\]  " "    0.028               0.000 select\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1481619994416 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.957               0.000 inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.957               0.000 inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1481619994416 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.632               0.000 clock  " "    9.632               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1481619994416 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.719               0.000 inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   47.719               0.000 inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1481619994416 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1481619994416 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1481619997166 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1481619997166 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1020 " "Peak virtual memory: 1020 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1481619997432 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 13 17:06:37 2016 " "Processing ended: Tue Dec 13 17:06:37 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1481619997432 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1481619997432 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1481619997432 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1481619997432 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1481620001416 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1481620001431 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 13 17:06:41 2016 " "Processing started: Tue Dec 13 17:06:41 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1481620001431 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1481620001431 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off ddsgenerator -c ddsgenerator " "Command: quartus_eda --read_settings_files=off --write_settings_files=off ddsgenerator -c ddsgenerator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1481620001431 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation files although EDA timing simulation option is chosen." {  } {  } 0 10905 "Generated the EDA functional simulation files although EDA timing simulation option is chosen." 0 0 "Quartus II" 0 -1 1481620005306 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ddsgenerator.vo C:/altera/project/simulation/modelsim/ simulation " "Generated file ddsgenerator.vo in folder \"C:/altera/project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1481620006135 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "731 " "Peak virtual memory: 731 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1481620006291 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 13 17:06:46 2016 " "Processing ended: Tue Dec 13 17:06:46 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1481620006291 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1481620006291 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1481620006291 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1481620006291 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 90 s " "Quartus II Full Compilation was successful. 0 errors, 90 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1481620007025 ""}
