#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Wed May 10 12:57:03 2023
# Process ID: 21484
# Current directory: C:/Users/86134/Desktop/lab/SingleCycleCPU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16896 C:\Users\86134\Desktop\lab\SingleCycleCPU\SingleCycleCPU.xpr
# Log file: C:/Users/86134/Desktop/lab/SingleCycleCPU/vivado.log
# Journal file: C:/Users/86134/Desktop/lab/SingleCycleCPU\vivado.jou
# Running On: LAPTOP-R672LTNG, OS: Windows, CPU Frequency: 1498 MHz, CPU Physical cores: 4, Host memory: 8278 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.xpr
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/DM.v] -no_script -reset -force -quiet
remove_files  C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/DM.v
remove_files  C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/DM.v
export_ip_user_files -of_objects  [get_files C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/IM.v] -no_script -reset -force -quiet
remove_files  C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/IM.v
remove_files  C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/IM.v
remove_files  C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/IM.v
create_ip -name dist_mem_gen -vendor xilinx.com -library ip -version 8.0 -module_name IM
set_property -dict [list \
  CONFIG.Component_Name {IM} \
  CONFIG.coefficient_file {C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/Testcase/test_text.coe} \
  CONFIG.data_width {32} \
  CONFIG.depth {256} \
  CONFIG.memory_type {rom} \
] [get_ips IM]
generate_target {instantiation_template} [get_files c:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/ip/IM/IM.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  c:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/ip/IM/IM.xci]
catch { config_ip_cache -export [get_ips -all IM] }
export_ip_user_files -of_objects [get_files c:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/ip/IM/IM.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/ip/IM/IM.xci]
launch_runs IM_synth_1 -jobs 4
wait_on_run IM_synth_1
export_simulation -of_objects [get_files c:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/ip/IM/IM.xci] -directory C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.ip_user_files -ipstatic_source_dir C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.cache/compile_simlib/modelsim} {questa=C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.cache/compile_simlib/questa} {riviera=C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.cache/compile_simlib/riviera} {activehdl=C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name dist_mem_gen -vendor xilinx.com -library ip -version 8.0 -module_name DM
set_property -dict [list \
  CONFIG.Component_Name {DM} \
  CONFIG.coefficient_file {C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/Testcase/test_data.coe} \
  CONFIG.data_width {32} \
  CONFIG.depth {256} \
  CONFIG.memory_type {dual_port_ram} \
] [get_ips DM]
generate_target {instantiation_template} [get_files c:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/ip/DM/DM.xci]
generate_target all [get_files  c:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/ip/DM/DM.xci]
catch { config_ip_cache -export [get_ips -all DM] }
export_ip_user_files -of_objects [get_files c:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/ip/DM/DM.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/ip/DM/DM.xci]
launch_runs DM_synth_1 -jobs 4
wait_on_run DM_synth_1
export_simulation -of_objects [get_files c:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/ip/DM/DM.xci] -directory C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.ip_user_files -ipstatic_source_dir C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.cache/compile_simlib/modelsim} {questa=C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.cache/compile_simlib/questa} {riviera=C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.cache/compile_simlib/riviera} {activehdl=C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
file mkdir C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sim_1/new/simulation.v w ]
add_files -fileset sim_1 C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sim_1/new/simulation.v
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top simulation [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
launch_simulation
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
launch_simulation
source simulation.tcl
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
run all
current_wave_config {Untitled 1}
add_wave {{/simulation/cpu/rf/regfile}} 
relaunch_sim
